Analysis & Synthesis report for nios_with_sdraomcontroller
Fri May 04 13:12:47 2018
Quartus Prime Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. State Machine - |nios_with_sdram|nios_with_sdram_nios2_gen2_0:nios2_gen2_0|nios_with_sdram_nios2_gen2_0_cpu:cpu|nios_with_sdram_nios2_gen2_0_cpu_nios2_oci:the_nios_with_sdram_nios2_gen2_0_cpu_nios2_oci|nios_with_sdram_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_with_sdram_nios2_gen2_0_cpu_debug_slave_wrapper|nios_with_sdram_nios2_gen2_0_cpu_debug_slave_tck:the_nios_with_sdram_nios2_gen2_0_cpu_debug_slave_tck|DRsize
 11. State Machine - |nios_with_sdram|sdram_controller:my_sdram_0|cmd_d
 12. State Machine - |nios_with_sdram|sdram_controller:my_sdram_0|p_s
 13. Registers Protected by Synthesis
 14. Registers Removed During Synthesis
 15. Removed Registers Triggering Further Register Optimizations
 16. General Register Statistics
 17. Inverted Register Statistics
 18. Multiplexer Restructuring Statistics (Restructuring Performed)
 19. Source assignments for nios_with_sdram_jtag_uart_0:jtag_uart_0|nios_with_sdram_jtag_uart_0_scfifo_w:the_nios_with_sdram_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram
 20. Source assignments for nios_with_sdram_jtag_uart_0:jtag_uart_0|nios_with_sdram_jtag_uart_0_scfifo_r:the_nios_with_sdram_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram
 21. Source assignments for nios_with_sdram_nios2_gen2_0:nios2_gen2_0|nios_with_sdram_nios2_gen2_0_cpu:cpu|nios_with_sdram_nios2_gen2_0_cpu_register_bank_a_module:nios_with_sdram_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated
 22. Source assignments for nios_with_sdram_nios2_gen2_0:nios2_gen2_0|nios_with_sdram_nios2_gen2_0_cpu:cpu|nios_with_sdram_nios2_gen2_0_cpu_register_bank_b_module:nios_with_sdram_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated
 23. Source assignments for nios_with_sdram_nios2_gen2_0:nios2_gen2_0|nios_with_sdram_nios2_gen2_0_cpu:cpu|nios_with_sdram_nios2_gen2_0_cpu_nios2_oci:the_nios_with_sdram_nios2_gen2_0_cpu_nios2_oci|nios_with_sdram_nios2_gen2_0_cpu_nios2_oci_debug:the_nios_with_sdram_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer
 24. Source assignments for nios_with_sdram_nios2_gen2_0:nios2_gen2_0|nios_with_sdram_nios2_gen2_0_cpu:cpu|nios_with_sdram_nios2_gen2_0_cpu_nios2_oci:the_nios_with_sdram_nios2_gen2_0_cpu_nios2_oci|nios_with_sdram_nios2_gen2_0_cpu_nios2_ocimem:the_nios_with_sdram_nios2_gen2_0_cpu_nios2_ocimem|nios_with_sdram_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_with_sdram_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_ac71:auto_generated
 25. Source assignments for nios_with_sdram_nios2_gen2_0:nios2_gen2_0|nios_with_sdram_nios2_gen2_0_cpu:cpu|nios_with_sdram_nios2_gen2_0_cpu_nios2_oci:the_nios_with_sdram_nios2_gen2_0_cpu_nios2_oci|nios_with_sdram_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_with_sdram_nios2_gen2_0_cpu_debug_slave_wrapper|nios_with_sdram_nios2_gen2_0_cpu_debug_slave_tck:the_nios_with_sdram_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1
 26. Source assignments for nios_with_sdram_nios2_gen2_0:nios2_gen2_0|nios_with_sdram_nios2_gen2_0_cpu:cpu|nios_with_sdram_nios2_gen2_0_cpu_nios2_oci:the_nios_with_sdram_nios2_gen2_0_cpu_nios2_oci|nios_with_sdram_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_with_sdram_nios2_gen2_0_cpu_debug_slave_wrapper|nios_with_sdram_nios2_gen2_0_cpu_debug_slave_tck:the_nios_with_sdram_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2
 27. Source assignments for nios_with_sdram_nios2_gen2_0:nios2_gen2_0|nios_with_sdram_nios2_gen2_0_cpu:cpu|nios_with_sdram_nios2_gen2_0_cpu_nios2_oci:the_nios_with_sdram_nios2_gen2_0_cpu_nios2_oci|nios_with_sdram_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_with_sdram_nios2_gen2_0_cpu_debug_slave_wrapper|nios_with_sdram_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_with_sdram_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3
 28. Source assignments for nios_with_sdram_nios2_gen2_0:nios2_gen2_0|nios_with_sdram_nios2_gen2_0_cpu:cpu|nios_with_sdram_nios2_gen2_0_cpu_nios2_oci:the_nios_with_sdram_nios2_gen2_0_cpu_nios2_oci|nios_with_sdram_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_with_sdram_nios2_gen2_0_cpu_debug_slave_wrapper|nios_with_sdram_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_with_sdram_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4
 29. Source assignments for nios_with_sdram_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_d0i1:auto_generated
 30. Source assignments for nios_with_sdram_shift_clk:shift_clk
 31. Source assignments for nios_with_sdram_shift_clk:shift_clk|nios_with_sdram_shift_clk_stdsync_sv6:stdsync2|nios_with_sdram_shift_clk_dffpipe_l2c:dffpipe3
 32. Source assignments for nios_with_sdram_mm_interconnect_0:mm_interconnect_0|nios_with_sdram_mm_interconnect_0_cmd_demux:cmd_demux
 33. Source assignments for nios_with_sdram_mm_interconnect_0:mm_interconnect_0|nios_with_sdram_mm_interconnect_0_cmd_demux:cmd_demux_001
 34. Source assignments for nios_with_sdram_mm_interconnect_0:mm_interconnect_0|nios_with_sdram_mm_interconnect_0_rsp_demux:rsp_demux
 35. Source assignments for nios_with_sdram_mm_interconnect_0:mm_interconnect_0|nios_with_sdram_mm_interconnect_0_rsp_demux:rsp_demux_001
 36. Source assignments for nios_with_sdram_mm_interconnect_0:mm_interconnect_0|nios_with_sdram_mm_interconnect_0_rsp_demux:rsp_demux_002
 37. Source assignments for nios_with_sdram_mm_interconnect_0:mm_interconnect_0|nios_with_sdram_mm_interconnect_0_rsp_demux:rsp_demux_003
 38. Source assignments for nios_with_sdram_mm_interconnect_0:mm_interconnect_0|nios_with_sdram_mm_interconnect_0_rsp_demux:rsp_demux_004
 39. Source assignments for altera_reset_controller:rst_controller
 40. Source assignments for altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
 41. Source assignments for altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
 42. Source assignments for sld_signaltap:auto_signaltap_0
 43. Parameter Settings for User Entity Instance: nios_with_sdram_jtag_uart_0:jtag_uart_0|nios_with_sdram_jtag_uart_0_scfifo_w:the_nios_with_sdram_jtag_uart_0_scfifo_w|scfifo:wfifo
 44. Parameter Settings for User Entity Instance: nios_with_sdram_jtag_uart_0:jtag_uart_0|nios_with_sdram_jtag_uart_0_scfifo_r:the_nios_with_sdram_jtag_uart_0_scfifo_r|scfifo:rfifo
 45. Parameter Settings for User Entity Instance: nios_with_sdram_nios2_gen2_0:nios2_gen2_0|nios_with_sdram_nios2_gen2_0_cpu:cpu|nios_with_sdram_nios2_gen2_0_cpu_register_bank_a_module:nios_with_sdram_nios2_gen2_0_cpu_register_bank_a
 46. Parameter Settings for User Entity Instance: nios_with_sdram_nios2_gen2_0:nios2_gen2_0|nios_with_sdram_nios2_gen2_0_cpu:cpu|nios_with_sdram_nios2_gen2_0_cpu_register_bank_a_module:nios_with_sdram_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram
 47. Parameter Settings for User Entity Instance: nios_with_sdram_nios2_gen2_0:nios2_gen2_0|nios_with_sdram_nios2_gen2_0_cpu:cpu|nios_with_sdram_nios2_gen2_0_cpu_register_bank_b_module:nios_with_sdram_nios2_gen2_0_cpu_register_bank_b
 48. Parameter Settings for User Entity Instance: nios_with_sdram_nios2_gen2_0:nios2_gen2_0|nios_with_sdram_nios2_gen2_0_cpu:cpu|nios_with_sdram_nios2_gen2_0_cpu_register_bank_b_module:nios_with_sdram_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram
 49. Parameter Settings for User Entity Instance: nios_with_sdram_nios2_gen2_0:nios2_gen2_0|nios_with_sdram_nios2_gen2_0_cpu:cpu|nios_with_sdram_nios2_gen2_0_cpu_nios2_oci:the_nios_with_sdram_nios2_gen2_0_cpu_nios2_oci|nios_with_sdram_nios2_gen2_0_cpu_nios2_oci_debug:the_nios_with_sdram_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer
 50. Parameter Settings for User Entity Instance: nios_with_sdram_nios2_gen2_0:nios2_gen2_0|nios_with_sdram_nios2_gen2_0_cpu:cpu|nios_with_sdram_nios2_gen2_0_cpu_nios2_oci:the_nios_with_sdram_nios2_gen2_0_cpu_nios2_oci|nios_with_sdram_nios2_gen2_0_cpu_nios2_ocimem:the_nios_with_sdram_nios2_gen2_0_cpu_nios2_ocimem|nios_with_sdram_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_with_sdram_nios2_gen2_0_cpu_ociram_sp_ram
 51. Parameter Settings for User Entity Instance: nios_with_sdram_nios2_gen2_0:nios2_gen2_0|nios_with_sdram_nios2_gen2_0_cpu:cpu|nios_with_sdram_nios2_gen2_0_cpu_nios2_oci:the_nios_with_sdram_nios2_gen2_0_cpu_nios2_oci|nios_with_sdram_nios2_gen2_0_cpu_nios2_ocimem:the_nios_with_sdram_nios2_gen2_0_cpu_nios2_ocimem|nios_with_sdram_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_with_sdram_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram
 52. Parameter Settings for User Entity Instance: nios_with_sdram_nios2_gen2_0:nios2_gen2_0|nios_with_sdram_nios2_gen2_0_cpu:cpu|nios_with_sdram_nios2_gen2_0_cpu_nios2_oci:the_nios_with_sdram_nios2_gen2_0_cpu_nios2_oci|nios_with_sdram_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_with_sdram_nios2_gen2_0_cpu_debug_slave_wrapper|nios_with_sdram_nios2_gen2_0_cpu_debug_slave_tck:the_nios_with_sdram_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1
 53. Parameter Settings for User Entity Instance: nios_with_sdram_nios2_gen2_0:nios2_gen2_0|nios_with_sdram_nios2_gen2_0_cpu:cpu|nios_with_sdram_nios2_gen2_0_cpu_nios2_oci:the_nios_with_sdram_nios2_gen2_0_cpu_nios2_oci|nios_with_sdram_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_with_sdram_nios2_gen2_0_cpu_debug_slave_wrapper|nios_with_sdram_nios2_gen2_0_cpu_debug_slave_tck:the_nios_with_sdram_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2
 54. Parameter Settings for User Entity Instance: nios_with_sdram_nios2_gen2_0:nios2_gen2_0|nios_with_sdram_nios2_gen2_0_cpu:cpu|nios_with_sdram_nios2_gen2_0_cpu_nios2_oci:the_nios_with_sdram_nios2_gen2_0_cpu_nios2_oci|nios_with_sdram_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_with_sdram_nios2_gen2_0_cpu_debug_slave_wrapper|nios_with_sdram_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_with_sdram_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3
 55. Parameter Settings for User Entity Instance: nios_with_sdram_nios2_gen2_0:nios2_gen2_0|nios_with_sdram_nios2_gen2_0_cpu:cpu|nios_with_sdram_nios2_gen2_0_cpu_nios2_oci:the_nios_with_sdram_nios2_gen2_0_cpu_nios2_oci|nios_with_sdram_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_with_sdram_nios2_gen2_0_cpu_debug_slave_wrapper|nios_with_sdram_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_with_sdram_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4
 56. Parameter Settings for User Entity Instance: nios_with_sdram_nios2_gen2_0:nios2_gen2_0|nios_with_sdram_nios2_gen2_0_cpu:cpu|nios_with_sdram_nios2_gen2_0_cpu_nios2_oci:the_nios_with_sdram_nios2_gen2_0_cpu_nios2_oci|nios_with_sdram_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_with_sdram_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:nios_with_sdram_nios2_gen2_0_cpu_debug_slave_phy
 57. Parameter Settings for User Entity Instance: nios_with_sdram_onchip_memory2_0:onchip_memory2_0
 58. Parameter Settings for User Entity Instance: nios_with_sdram_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram
 59. Parameter Settings for User Entity Instance: nios_with_sdram_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator
 60. Parameter Settings for User Entity Instance: nios_with_sdram_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator
 61. Parameter Settings for User Entity Instance: nios_with_sdram_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator
 62. Parameter Settings for User Entity Instance: nios_with_sdram_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:my_sdram_0_avalon_slave_0_translator
 63. Parameter Settings for User Entity Instance: nios_with_sdram_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator
 64. Parameter Settings for User Entity Instance: nios_with_sdram_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:shift_clk_pll_slave_translator
 65. Parameter Settings for User Entity Instance: nios_with_sdram_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator
 66. Parameter Settings for User Entity Instance: nios_with_sdram_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent
 67. Parameter Settings for User Entity Instance: nios_with_sdram_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent
 68. Parameter Settings for User Entity Instance: nios_with_sdram_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent
 69. Parameter Settings for User Entity Instance: nios_with_sdram_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor
 70. Parameter Settings for User Entity Instance: nios_with_sdram_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo
 71. Parameter Settings for User Entity Instance: nios_with_sdram_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:my_sdram_0_avalon_slave_0_agent
 72. Parameter Settings for User Entity Instance: nios_with_sdram_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:my_sdram_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor
 73. Parameter Settings for User Entity Instance: nios_with_sdram_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:my_sdram_0_avalon_slave_0_agent_rsp_fifo
 74. Parameter Settings for User Entity Instance: nios_with_sdram_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent
 75. Parameter Settings for User Entity Instance: nios_with_sdram_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor
 76. Parameter Settings for User Entity Instance: nios_with_sdram_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo
 77. Parameter Settings for User Entity Instance: nios_with_sdram_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:shift_clk_pll_slave_agent
 78. Parameter Settings for User Entity Instance: nios_with_sdram_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:shift_clk_pll_slave_agent|altera_merlin_burst_uncompressor:uncompressor
 79. Parameter Settings for User Entity Instance: nios_with_sdram_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:shift_clk_pll_slave_agent_rsp_fifo
 80. Parameter Settings for User Entity Instance: nios_with_sdram_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent
 81. Parameter Settings for User Entity Instance: nios_with_sdram_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor
 82. Parameter Settings for User Entity Instance: nios_with_sdram_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo
 83. Parameter Settings for User Entity Instance: nios_with_sdram_mm_interconnect_0:mm_interconnect_0|nios_with_sdram_mm_interconnect_0_router:router|nios_with_sdram_mm_interconnect_0_router_default_decode:the_default_decode
 84. Parameter Settings for User Entity Instance: nios_with_sdram_mm_interconnect_0:mm_interconnect_0|nios_with_sdram_mm_interconnect_0_router:router_001|nios_with_sdram_mm_interconnect_0_router_default_decode:the_default_decode
 85. Parameter Settings for User Entity Instance: nios_with_sdram_mm_interconnect_0:mm_interconnect_0|nios_with_sdram_mm_interconnect_0_router_002:router_002|nios_with_sdram_mm_interconnect_0_router_002_default_decode:the_default_decode
 86. Parameter Settings for User Entity Instance: nios_with_sdram_mm_interconnect_0:mm_interconnect_0|nios_with_sdram_mm_interconnect_0_router_003:router_003|nios_with_sdram_mm_interconnect_0_router_003_default_decode:the_default_decode
 87. Parameter Settings for User Entity Instance: nios_with_sdram_mm_interconnect_0:mm_interconnect_0|nios_with_sdram_mm_interconnect_0_router_002:router_004|nios_with_sdram_mm_interconnect_0_router_002_default_decode:the_default_decode
 88. Parameter Settings for User Entity Instance: nios_with_sdram_mm_interconnect_0:mm_interconnect_0|nios_with_sdram_mm_interconnect_0_router_002:router_005|nios_with_sdram_mm_interconnect_0_router_002_default_decode:the_default_decode
 89. Parameter Settings for User Entity Instance: nios_with_sdram_mm_interconnect_0:mm_interconnect_0|nios_with_sdram_mm_interconnect_0_router_002:router_006|nios_with_sdram_mm_interconnect_0_router_002_default_decode:the_default_decode
 90. Parameter Settings for User Entity Instance: nios_with_sdram_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:my_sdram_0_avalon_slave_0_burst_adapter
 91. Parameter Settings for User Entity Instance: nios_with_sdram_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:my_sdram_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter
 92. Parameter Settings for User Entity Instance: nios_with_sdram_mm_interconnect_0:mm_interconnect_0|nios_with_sdram_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb
 93. Parameter Settings for User Entity Instance: nios_with_sdram_mm_interconnect_0:mm_interconnect_0|nios_with_sdram_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
 94. Parameter Settings for User Entity Instance: nios_with_sdram_mm_interconnect_0:mm_interconnect_0|nios_with_sdram_mm_interconnect_0_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb
 95. Parameter Settings for User Entity Instance: nios_with_sdram_mm_interconnect_0:mm_interconnect_0|nios_with_sdram_mm_interconnect_0_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
 96. Parameter Settings for User Entity Instance: nios_with_sdram_mm_interconnect_0:mm_interconnect_0|nios_with_sdram_mm_interconnect_0_cmd_mux:cmd_mux_002|altera_merlin_arbitrator:arb
 97. Parameter Settings for User Entity Instance: nios_with_sdram_mm_interconnect_0:mm_interconnect_0|nios_with_sdram_mm_interconnect_0_cmd_mux:cmd_mux_002|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
 98. Parameter Settings for User Entity Instance: nios_with_sdram_mm_interconnect_0:mm_interconnect_0|nios_with_sdram_mm_interconnect_0_cmd_mux:cmd_mux_003|altera_merlin_arbitrator:arb
 99. Parameter Settings for User Entity Instance: nios_with_sdram_mm_interconnect_0:mm_interconnect_0|nios_with_sdram_mm_interconnect_0_cmd_mux:cmd_mux_003|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
100. Parameter Settings for User Entity Instance: nios_with_sdram_mm_interconnect_0:mm_interconnect_0|nios_with_sdram_mm_interconnect_0_cmd_mux:cmd_mux_004|altera_merlin_arbitrator:arb
101. Parameter Settings for User Entity Instance: nios_with_sdram_mm_interconnect_0:mm_interconnect_0|nios_with_sdram_mm_interconnect_0_cmd_mux:cmd_mux_004|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
102. Parameter Settings for User Entity Instance: nios_with_sdram_mm_interconnect_0:mm_interconnect_0|nios_with_sdram_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb
103. Parameter Settings for User Entity Instance: nios_with_sdram_mm_interconnect_0:mm_interconnect_0|nios_with_sdram_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
104. Parameter Settings for User Entity Instance: nios_with_sdram_mm_interconnect_0:mm_interconnect_0|nios_with_sdram_mm_interconnect_0_rsp_mux:rsp_mux_001|altera_merlin_arbitrator:arb
105. Parameter Settings for User Entity Instance: nios_with_sdram_mm_interconnect_0:mm_interconnect_0|nios_with_sdram_mm_interconnect_0_rsp_mux:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
106. Parameter Settings for User Entity Instance: nios_with_sdram_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:my_sdram_0_avalon_slave_0_rsp_width_adapter
107. Parameter Settings for User Entity Instance: nios_with_sdram_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:my_sdram_0_avalon_slave_0_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor
108. Parameter Settings for User Entity Instance: nios_with_sdram_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:my_sdram_0_avalon_slave_0_cmd_width_adapter
109. Parameter Settings for User Entity Instance: nios_with_sdram_mm_interconnect_0:mm_interconnect_0|nios_with_sdram_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter
110. Parameter Settings for User Entity Instance: nios_with_sdram_mm_interconnect_0:mm_interconnect_0|nios_with_sdram_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_001
111. Parameter Settings for User Entity Instance: nios_with_sdram_mm_interconnect_0:mm_interconnect_0|nios_with_sdram_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_002
112. Parameter Settings for User Entity Instance: nios_with_sdram_mm_interconnect_0:mm_interconnect_0|nios_with_sdram_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_003
113. Parameter Settings for User Entity Instance: nios_with_sdram_mm_interconnect_0:mm_interconnect_0|nios_with_sdram_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_004
114. Parameter Settings for User Entity Instance: altera_reset_controller:rst_controller
115. Parameter Settings for User Entity Instance: altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
116. Parameter Settings for User Entity Instance: altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
117. Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0
118. scfifo Parameter Settings by Entity Instance
119. altsyncram Parameter Settings by Entity Instance
120. Port Connectivity Checks: "altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1"
121. Port Connectivity Checks: "altera_reset_controller:rst_controller"
122. Port Connectivity Checks: "nios_with_sdram_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:my_sdram_0_avalon_slave_0_cmd_width_adapter"
123. Port Connectivity Checks: "nios_with_sdram_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:my_sdram_0_avalon_slave_0_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor"
124. Port Connectivity Checks: "nios_with_sdram_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:my_sdram_0_avalon_slave_0_rsp_width_adapter"
125. Port Connectivity Checks: "nios_with_sdram_mm_interconnect_0:mm_interconnect_0|nios_with_sdram_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
126. Port Connectivity Checks: "nios_with_sdram_mm_interconnect_0:mm_interconnect_0|nios_with_sdram_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
127. Port Connectivity Checks: "nios_with_sdram_mm_interconnect_0:mm_interconnect_0|nios_with_sdram_mm_interconnect_0_router_003:router_003|nios_with_sdram_mm_interconnect_0_router_003_default_decode:the_default_decode"
128. Port Connectivity Checks: "nios_with_sdram_mm_interconnect_0:mm_interconnect_0|nios_with_sdram_mm_interconnect_0_router_002:router_002|nios_with_sdram_mm_interconnect_0_router_002_default_decode:the_default_decode"
129. Port Connectivity Checks: "nios_with_sdram_mm_interconnect_0:mm_interconnect_0|nios_with_sdram_mm_interconnect_0_router:router|nios_with_sdram_mm_interconnect_0_router_default_decode:the_default_decode"
130. Port Connectivity Checks: "nios_with_sdram_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo"
131. Port Connectivity Checks: "nios_with_sdram_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent"
132. Port Connectivity Checks: "nios_with_sdram_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:shift_clk_pll_slave_agent_rsp_fifo"
133. Port Connectivity Checks: "nios_with_sdram_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:shift_clk_pll_slave_agent"
134. Port Connectivity Checks: "nios_with_sdram_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo"
135. Port Connectivity Checks: "nios_with_sdram_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent"
136. Port Connectivity Checks: "nios_with_sdram_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:my_sdram_0_avalon_slave_0_agent_rsp_fifo"
137. Port Connectivity Checks: "nios_with_sdram_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:my_sdram_0_avalon_slave_0_agent"
138. Port Connectivity Checks: "nios_with_sdram_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo"
139. Port Connectivity Checks: "nios_with_sdram_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent"
140. Port Connectivity Checks: "nios_with_sdram_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent"
141. Port Connectivity Checks: "nios_with_sdram_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent"
142. Port Connectivity Checks: "nios_with_sdram_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator"
143. Port Connectivity Checks: "nios_with_sdram_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:shift_clk_pll_slave_translator"
144. Port Connectivity Checks: "nios_with_sdram_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator"
145. Port Connectivity Checks: "nios_with_sdram_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:my_sdram_0_avalon_slave_0_translator"
146. Port Connectivity Checks: "nios_with_sdram_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator"
147. Port Connectivity Checks: "nios_with_sdram_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator"
148. Port Connectivity Checks: "nios_with_sdram_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator"
149. Port Connectivity Checks: "nios_with_sdram_shift_clk:shift_clk|nios_with_sdram_shift_clk_altpll_l942:sd1"
150. Port Connectivity Checks: "nios_with_sdram_shift_clk:shift_clk"
151. Port Connectivity Checks: "nios_with_sdram_onchip_memory2_0:onchip_memory2_0"
152. Port Connectivity Checks: "nios_with_sdram_nios2_gen2_0:nios2_gen2_0|nios_with_sdram_nios2_gen2_0_cpu:cpu|nios_with_sdram_nios2_gen2_0_cpu_nios2_oci:the_nios_with_sdram_nios2_gen2_0_cpu_nios2_oci|nios_with_sdram_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_with_sdram_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:nios_with_sdram_nios2_gen2_0_cpu_debug_slave_phy"
153. Port Connectivity Checks: "nios_with_sdram_nios2_gen2_0:nios2_gen2_0|nios_with_sdram_nios2_gen2_0_cpu:cpu|nios_with_sdram_nios2_gen2_0_cpu_nios2_oci:the_nios_with_sdram_nios2_gen2_0_cpu_nios2_oci|nios_with_sdram_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_with_sdram_nios2_gen2_0_cpu_debug_slave_wrapper|nios_with_sdram_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_with_sdram_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4"
154. Port Connectivity Checks: "nios_with_sdram_nios2_gen2_0:nios2_gen2_0|nios_with_sdram_nios2_gen2_0_cpu:cpu|nios_with_sdram_nios2_gen2_0_cpu_nios2_oci:the_nios_with_sdram_nios2_gen2_0_cpu_nios2_oci|nios_with_sdram_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_with_sdram_nios2_gen2_0_cpu_debug_slave_wrapper|nios_with_sdram_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_with_sdram_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3"
155. Port Connectivity Checks: "nios_with_sdram_nios2_gen2_0:nios2_gen2_0|nios_with_sdram_nios2_gen2_0_cpu:cpu|nios_with_sdram_nios2_gen2_0_cpu_nios2_oci:the_nios_with_sdram_nios2_gen2_0_cpu_nios2_oci|nios_with_sdram_nios2_gen2_0_cpu_nios2_oci_pib:the_nios_with_sdram_nios2_gen2_0_cpu_nios2_oci_pib"
156. Port Connectivity Checks: "nios_with_sdram_nios2_gen2_0:nios2_gen2_0|nios_with_sdram_nios2_gen2_0_cpu:cpu|nios_with_sdram_nios2_gen2_0_cpu_nios2_oci:the_nios_with_sdram_nios2_gen2_0_cpu_nios2_oci|nios_with_sdram_nios2_gen2_0_cpu_nios2_oci_fifo:the_nios_with_sdram_nios2_gen2_0_cpu_nios2_oci_fifo|nios_with_sdram_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_nios_with_sdram_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc"
157. Port Connectivity Checks: "nios_with_sdram_nios2_gen2_0:nios2_gen2_0|nios_with_sdram_nios2_gen2_0_cpu:cpu|nios_with_sdram_nios2_gen2_0_cpu_nios2_oci:the_nios_with_sdram_nios2_gen2_0_cpu_nios2_oci|nios_with_sdram_nios2_gen2_0_cpu_nios2_oci_dtrace:the_nios_with_sdram_nios2_gen2_0_cpu_nios2_oci_dtrace|nios_with_sdram_nios2_gen2_0_cpu_nios2_oci_td_mode:nios_with_sdram_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode"
158. Port Connectivity Checks: "nios_with_sdram_nios2_gen2_0:nios2_gen2_0|nios_with_sdram_nios2_gen2_0_cpu:cpu|nios_with_sdram_nios2_gen2_0_cpu_nios2_oci:the_nios_with_sdram_nios2_gen2_0_cpu_nios2_oci|nios_with_sdram_nios2_gen2_0_cpu_nios2_oci_itrace:the_nios_with_sdram_nios2_gen2_0_cpu_nios2_oci_itrace"
159. Port Connectivity Checks: "nios_with_sdram_nios2_gen2_0:nios2_gen2_0|nios_with_sdram_nios2_gen2_0_cpu:cpu|nios_with_sdram_nios2_gen2_0_cpu_nios2_oci:the_nios_with_sdram_nios2_gen2_0_cpu_nios2_oci|nios_with_sdram_nios2_gen2_0_cpu_nios2_oci_dbrk:the_nios_with_sdram_nios2_gen2_0_cpu_nios2_oci_dbrk"
160. Port Connectivity Checks: "nios_with_sdram_nios2_gen2_0:nios2_gen2_0|nios_with_sdram_nios2_gen2_0_cpu:cpu|nios_with_sdram_nios2_gen2_0_cpu_nios2_oci:the_nios_with_sdram_nios2_gen2_0_cpu_nios2_oci|nios_with_sdram_nios2_gen2_0_cpu_nios2_oci_xbrk:the_nios_with_sdram_nios2_gen2_0_cpu_nios2_oci_xbrk"
161. Port Connectivity Checks: "nios_with_sdram_nios2_gen2_0:nios2_gen2_0|nios_with_sdram_nios2_gen2_0_cpu:cpu|nios_with_sdram_nios2_gen2_0_cpu_nios2_oci:the_nios_with_sdram_nios2_gen2_0_cpu_nios2_oci|nios_with_sdram_nios2_gen2_0_cpu_nios2_oci_debug:the_nios_with_sdram_nios2_gen2_0_cpu_nios2_oci_debug"
162. Port Connectivity Checks: "nios_with_sdram_nios2_gen2_0:nios2_gen2_0|nios_with_sdram_nios2_gen2_0_cpu:cpu|nios_with_sdram_nios2_gen2_0_cpu_nios2_oci:the_nios_with_sdram_nios2_gen2_0_cpu_nios2_oci"
163. Port Connectivity Checks: "nios_with_sdram_nios2_gen2_0:nios2_gen2_0|nios_with_sdram_nios2_gen2_0_cpu:cpu|nios_with_sdram_nios2_gen2_0_cpu_test_bench:the_nios_with_sdram_nios2_gen2_0_cpu_test_bench"
164. Port Connectivity Checks: "nios_with_sdram_nios2_gen2_0:nios2_gen2_0"
165. Port Connectivity Checks: "sdram_controller:my_sdram_0"
166. Port Connectivity Checks: "nios_with_sdram_jtag_uart_0:jtag_uart_0"
167. Signal Tap Logic Analyzer Settings
168. Post-Synthesis Netlist Statistics for Top Partition
169. Elapsed Time Per Partition
170. Connections to In-System Debugging Instance "auto_signaltap_0"
171. Analysis & Synthesis Messages
172. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2017  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Fri May 04 13:12:46 2018       ;
; Quartus Prime Version              ; 17.1.0 Build 590 10/25/2017 SJ Lite Edition ;
; Revision Name                      ; nios_with_sdraomcontroller                  ;
; Top-level Entity Name              ; nios_with_sdram                             ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; 3,352                                       ;
;     Total combinational functions  ; 2,546                                       ;
;     Dedicated logic registers      ; 2,023                                       ;
; Total registers                    ; 2023                                        ;
; Total pins                         ; 42                                          ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 441,344                                     ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 1                                           ;
+------------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                                ;
+----------------------------------------------------------------------------+--------------------+----------------------------+
; Option                                                                     ; Setting            ; Default Value              ;
+----------------------------------------------------------------------------+--------------------+----------------------------+
; Device                                                                     ; EP4CE22F17C6       ;                            ;
; Top-level entity name                                                      ; nios_with_sdram    ; nios_with_sdraomcontroller ;
; Family name                                                                ; Cyclone IV E       ; Cyclone V                  ;
; Use smart compilation                                                      ; Off                ; Off                        ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                         ;
; Enable compact report table                                                ; Off                ; Off                        ;
; Restructure Multiplexers                                                   ; Auto               ; Auto                       ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                        ;
; Preserve fewer node names                                                  ; On                 ; On                         ;
; Intel FPGA IP Evaluation Mode                                              ; Enable             ; Enable                     ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001               ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993                  ;
; State Machine Processing                                                   ; Auto               ; Auto                       ;
; Safe State Machine                                                         ; Off                ; Off                        ;
; Extract Verilog State Machines                                             ; On                 ; On                         ;
; Extract VHDL State Machines                                                ; On                 ; On                         ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                        ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000                       ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                        ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                         ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                         ;
; Parallel Synthesis                                                         ; On                 ; On                         ;
; DSP Block Balancing                                                        ; Auto               ; Auto                       ;
; NOT Gate Push-Back                                                         ; On                 ; On                         ;
; Power-Up Don't Care                                                        ; On                 ; On                         ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                        ;
; Remove Duplicate Registers                                                 ; On                 ; On                         ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                        ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                        ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                        ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                        ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                        ;
; Ignore SOFT Buffers                                                        ; On                 ; On                         ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                        ;
; Optimization Technique                                                     ; Balanced           ; Balanced                   ;
; Carry Chain Length                                                         ; 70                 ; 70                         ;
; Auto Carry Chains                                                          ; On                 ; On                         ;
; Auto Open-Drain Pins                                                       ; On                 ; On                         ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                        ;
; Auto ROM Replacement                                                       ; On                 ; On                         ;
; Auto RAM Replacement                                                       ; On                 ; On                         ;
; Auto DSP Block Replacement                                                 ; On                 ; On                         ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto                       ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto                       ;
; Auto Clock Enable Replacement                                              ; On                 ; On                         ;
; Strict RAM Replacement                                                     ; Off                ; Off                        ;
; Allow Synchronous Control Signals                                          ; On                 ; On                         ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                        ;
; Auto RAM Block Balancing                                                   ; On                 ; On                         ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                        ;
; Auto Resource Sharing                                                      ; Off                ; Off                        ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                        ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                        ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                        ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                         ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                        ;
; Timing-Driven Synthesis                                                    ; On                 ; On                         ;
; Report Parameter Settings                                                  ; On                 ; On                         ;
; Report Source Assignments                                                  ; On                 ; On                         ;
; Report Connectivity Checks                                                 ; On                 ; On                         ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                        ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                          ;
; Power Optimization During Synthesis                                        ; Normal compilation ; Normal compilation         ;
; HDL message level                                                          ; Level2             ; Level2                     ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                        ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000                       ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000                       ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                        ;
; Clock MUX Protection                                                       ; On                 ; On                         ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                        ;
; Block Design Naming                                                        ; Auto               ; Auto                       ;
; SDC constraint protection                                                  ; Off                ; Off                        ;
; Synthesis Effort                                                           ; Auto               ; Auto                       ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                         ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                        ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium                     ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto                       ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                         ;
+----------------------------------------------------------------------------+--------------------+----------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                                                                                                                   ;
+-----------------------------------------------------------------------------------------------------------------+-----------------+----------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+
; File Name with User-Entered Path                                                                                ; Used in Netlist ; File Type                                    ; File Name with Absolute Path                                                                                                                            ; Library     ;
+-----------------------------------------------------------------------------------------------------------------+-----------------+----------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+
; nios_with_sdram/synthesis/nios_with_sdram.v                                                                     ; yes             ; User Verilog HDL File                        ; C:/Users/Ranjith/Desktop/nios_withsdram/nios_with_sdram/synthesis/nios_with_sdram.v                                                                     ;             ;
; nios_with_sdram/synthesis/submodules/sdram_controller.vhd                                                       ; yes             ; User VHDL File                               ; C:/Users/Ranjith/Desktop/nios_withsdram/nios_with_sdram/synthesis/submodules/sdram_controller.vhd                                                       ;             ;
; nios_with_sdram/synthesis/submodules/nios_with_sdram_shift_clk.v                                                ; yes             ; User Verilog HDL File                        ; C:/Users/Ranjith/Desktop/nios_withsdram/nios_with_sdram/synthesis/submodules/nios_with_sdram_shift_clk.v                                                ;             ;
; nios_with_sdram/synthesis/submodules/nios_with_sdram_onchip_memory2_0.v                                         ; yes             ; User Verilog HDL File                        ; C:/Users/Ranjith/Desktop/nios_withsdram/nios_with_sdram/synthesis/submodules/nios_with_sdram_onchip_memory2_0.v                                         ;             ;
; nios_with_sdram/synthesis/submodules/nios_with_sdram_nios2_gen2_0_cpu_test_bench.v                              ; yes             ; User Verilog HDL File                        ; C:/Users/Ranjith/Desktop/nios_withsdram/nios_with_sdram/synthesis/submodules/nios_with_sdram_nios2_gen2_0_cpu_test_bench.v                              ;             ;
; nios_with_sdram/synthesis/submodules/nios_with_sdram_nios2_gen2_0_cpu_debug_slave_wrapper.v                     ; yes             ; User Verilog HDL File                        ; C:/Users/Ranjith/Desktop/nios_withsdram/nios_with_sdram/synthesis/submodules/nios_with_sdram_nios2_gen2_0_cpu_debug_slave_wrapper.v                     ;             ;
; nios_with_sdram/synthesis/submodules/nios_with_sdram_nios2_gen2_0_cpu_debug_slave_tck.v                         ; yes             ; User Verilog HDL File                        ; C:/Users/Ranjith/Desktop/nios_withsdram/nios_with_sdram/synthesis/submodules/nios_with_sdram_nios2_gen2_0_cpu_debug_slave_tck.v                         ;             ;
; nios_with_sdram/synthesis/submodules/nios_with_sdram_nios2_gen2_0_cpu_debug_slave_sysclk.v                      ; yes             ; User Verilog HDL File                        ; C:/Users/Ranjith/Desktop/nios_withsdram/nios_with_sdram/synthesis/submodules/nios_with_sdram_nios2_gen2_0_cpu_debug_slave_sysclk.v                      ;             ;
; nios_with_sdram/synthesis/submodules/nios_with_sdram_nios2_gen2_0_cpu.v                                         ; yes             ; User Verilog HDL File                        ; C:/Users/Ranjith/Desktop/nios_withsdram/nios_with_sdram/synthesis/submodules/nios_with_sdram_nios2_gen2_0_cpu.v                                         ;             ;
; nios_with_sdram/synthesis/submodules/nios_with_sdram_nios2_gen2_0.v                                             ; yes             ; User Verilog HDL File                        ; C:/Users/Ranjith/Desktop/nios_withsdram/nios_with_sdram/synthesis/submodules/nios_with_sdram_nios2_gen2_0.v                                             ;             ;
; nios_with_sdram/synthesis/submodules/nios_with_sdram_mm_interconnect_0_rsp_mux.sv                               ; yes             ; User SystemVerilog HDL File                  ; C:/Users/Ranjith/Desktop/nios_withsdram/nios_with_sdram/synthesis/submodules/nios_with_sdram_mm_interconnect_0_rsp_mux.sv                               ;             ;
; nios_with_sdram/synthesis/submodules/nios_with_sdram_mm_interconnect_0_rsp_demux.sv                             ; yes             ; User SystemVerilog HDL File                  ; C:/Users/Ranjith/Desktop/nios_withsdram/nios_with_sdram/synthesis/submodules/nios_with_sdram_mm_interconnect_0_rsp_demux.sv                             ;             ;
; nios_with_sdram/synthesis/submodules/nios_with_sdram_mm_interconnect_0_router_003.sv                            ; yes             ; User SystemVerilog HDL File                  ; C:/Users/Ranjith/Desktop/nios_withsdram/nios_with_sdram/synthesis/submodules/nios_with_sdram_mm_interconnect_0_router_003.sv                            ;             ;
; nios_with_sdram/synthesis/submodules/nios_with_sdram_mm_interconnect_0_router_002.sv                            ; yes             ; User SystemVerilog HDL File                  ; C:/Users/Ranjith/Desktop/nios_withsdram/nios_with_sdram/synthesis/submodules/nios_with_sdram_mm_interconnect_0_router_002.sv                            ;             ;
; nios_with_sdram/synthesis/submodules/nios_with_sdram_mm_interconnect_0_router.sv                                ; yes             ; User SystemVerilog HDL File                  ; C:/Users/Ranjith/Desktop/nios_withsdram/nios_with_sdram/synthesis/submodules/nios_with_sdram_mm_interconnect_0_router.sv                                ;             ;
; nios_with_sdram/synthesis/submodules/nios_with_sdram_mm_interconnect_0_cmd_mux.sv                               ; yes             ; User SystemVerilog HDL File                  ; C:/Users/Ranjith/Desktop/nios_withsdram/nios_with_sdram/synthesis/submodules/nios_with_sdram_mm_interconnect_0_cmd_mux.sv                               ;             ;
; nios_with_sdram/synthesis/submodules/nios_with_sdram_mm_interconnect_0_cmd_demux.sv                             ; yes             ; User SystemVerilog HDL File                  ; C:/Users/Ranjith/Desktop/nios_withsdram/nios_with_sdram/synthesis/submodules/nios_with_sdram_mm_interconnect_0_cmd_demux.sv                             ;             ;
; nios_with_sdram/synthesis/submodules/nios_with_sdram_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv     ; yes             ; User SystemVerilog HDL File                  ; C:/Users/Ranjith/Desktop/nios_withsdram/nios_with_sdram/synthesis/submodules/nios_with_sdram_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv     ;             ;
; nios_with_sdram/synthesis/submodules/nios_with_sdram_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv ; yes             ; User SystemVerilog HDL File                  ; C:/Users/Ranjith/Desktop/nios_withsdram/nios_with_sdram/synthesis/submodules/nios_with_sdram_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv ;             ;
; nios_with_sdram/synthesis/submodules/nios_with_sdram_mm_interconnect_0_avalon_st_adapter_001.v                  ; yes             ; User Verilog HDL File                        ; C:/Users/Ranjith/Desktop/nios_withsdram/nios_with_sdram/synthesis/submodules/nios_with_sdram_mm_interconnect_0_avalon_st_adapter_001.v                  ;             ;
; nios_with_sdram/synthesis/submodules/nios_with_sdram_mm_interconnect_0_avalon_st_adapter.v                      ; yes             ; User Verilog HDL File                        ; C:/Users/Ranjith/Desktop/nios_withsdram/nios_with_sdram/synthesis/submodules/nios_with_sdram_mm_interconnect_0_avalon_st_adapter.v                      ;             ;
; nios_with_sdram/synthesis/submodules/nios_with_sdram_mm_interconnect_0.v                                        ; yes             ; User Verilog HDL File                        ; C:/Users/Ranjith/Desktop/nios_withsdram/nios_with_sdram/synthesis/submodules/nios_with_sdram_mm_interconnect_0.v                                        ;             ;
; nios_with_sdram/synthesis/submodules/nios_with_sdram_jtag_uart_0.v                                              ; yes             ; User Verilog HDL File                        ; C:/Users/Ranjith/Desktop/nios_withsdram/nios_with_sdram/synthesis/submodules/nios_with_sdram_jtag_uart_0.v                                              ;             ;
; nios_with_sdram/synthesis/submodules/nios_with_sdram_irq_mapper.sv                                              ; yes             ; User SystemVerilog HDL File                  ; C:/Users/Ranjith/Desktop/nios_withsdram/nios_with_sdram/synthesis/submodules/nios_with_sdram_irq_mapper.sv                                              ;             ;
; nios_with_sdram/synthesis/submodules/altera_reset_synchronizer.v                                                ; yes             ; User Verilog HDL File                        ; C:/Users/Ranjith/Desktop/nios_withsdram/nios_with_sdram/synthesis/submodules/altera_reset_synchronizer.v                                                ;             ;
; nios_with_sdram/synthesis/submodules/altera_reset_controller.v                                                  ; yes             ; User Verilog HDL File                        ; C:/Users/Ranjith/Desktop/nios_withsdram/nios_with_sdram/synthesis/submodules/altera_reset_controller.v                                                  ;             ;
; nios_with_sdram/synthesis/submodules/altera_merlin_width_adapter.sv                                             ; yes             ; User SystemVerilog HDL File                  ; C:/Users/Ranjith/Desktop/nios_withsdram/nios_with_sdram/synthesis/submodules/altera_merlin_width_adapter.sv                                             ;             ;
; nios_with_sdram/synthesis/submodules/altera_merlin_slave_translator.sv                                          ; yes             ; User SystemVerilog HDL File                  ; C:/Users/Ranjith/Desktop/nios_withsdram/nios_with_sdram/synthesis/submodules/altera_merlin_slave_translator.sv                                          ;             ;
; nios_with_sdram/synthesis/submodules/altera_merlin_slave_agent.sv                                               ; yes             ; User SystemVerilog HDL File                  ; C:/Users/Ranjith/Desktop/nios_withsdram/nios_with_sdram/synthesis/submodules/altera_merlin_slave_agent.sv                                               ;             ;
; nios_with_sdram/synthesis/submodules/altera_merlin_master_translator.sv                                         ; yes             ; User SystemVerilog HDL File                  ; C:/Users/Ranjith/Desktop/nios_withsdram/nios_with_sdram/synthesis/submodules/altera_merlin_master_translator.sv                                         ;             ;
; nios_with_sdram/synthesis/submodules/altera_merlin_master_agent.sv                                              ; yes             ; User SystemVerilog HDL File                  ; C:/Users/Ranjith/Desktop/nios_withsdram/nios_with_sdram/synthesis/submodules/altera_merlin_master_agent.sv                                              ;             ;
; nios_with_sdram/synthesis/submodules/altera_merlin_burst_uncompressor.sv                                        ; yes             ; User SystemVerilog HDL File                  ; C:/Users/Ranjith/Desktop/nios_withsdram/nios_with_sdram/synthesis/submodules/altera_merlin_burst_uncompressor.sv                                        ;             ;
; nios_with_sdram/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv                                      ; yes             ; User SystemVerilog HDL File                  ; C:/Users/Ranjith/Desktop/nios_withsdram/nios_with_sdram/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv                                      ;             ;
; nios_with_sdram/synthesis/submodules/altera_merlin_burst_adapter.sv                                             ; yes             ; User SystemVerilog HDL File                  ; C:/Users/Ranjith/Desktop/nios_withsdram/nios_with_sdram/synthesis/submodules/altera_merlin_burst_adapter.sv                                             ;             ;
; nios_with_sdram/synthesis/submodules/altera_merlin_arbitrator.sv                                                ; yes             ; User SystemVerilog HDL File                  ; C:/Users/Ranjith/Desktop/nios_withsdram/nios_with_sdram/synthesis/submodules/altera_merlin_arbitrator.sv                                                ;             ;
; nios_with_sdram/synthesis/submodules/altera_avalon_sc_fifo.v                                                    ; yes             ; User Verilog HDL File                        ; C:/Users/Ranjith/Desktop/nios_withsdram/nios_with_sdram/synthesis/submodules/altera_avalon_sc_fifo.v                                                    ;             ;
; scfifo.tdf                                                                                                      ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/scfifo.tdf                                                                                       ;             ;
; a_regfifo.inc                                                                                                   ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/a_regfifo.inc                                                                                    ;             ;
; a_dpfifo.inc                                                                                                    ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/a_dpfifo.inc                                                                                     ;             ;
; a_i2fifo.inc                                                                                                    ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/a_i2fifo.inc                                                                                     ;             ;
; a_fffifo.inc                                                                                                    ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/a_fffifo.inc                                                                                     ;             ;
; a_f2fifo.inc                                                                                                    ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/a_f2fifo.inc                                                                                     ;             ;
; aglobal171.inc                                                                                                  ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/aglobal171.inc                                                                                   ;             ;
; db/scfifo_jr21.tdf                                                                                              ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Ranjith/Desktop/nios_withsdram/db/scfifo_jr21.tdf                                                                                              ;             ;
; db/a_dpfifo_l011.tdf                                                                                            ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Ranjith/Desktop/nios_withsdram/db/a_dpfifo_l011.tdf                                                                                            ;             ;
; db/a_fefifo_7cf.tdf                                                                                             ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Ranjith/Desktop/nios_withsdram/db/a_fefifo_7cf.tdf                                                                                             ;             ;
; db/cntr_do7.tdf                                                                                                 ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Ranjith/Desktop/nios_withsdram/db/cntr_do7.tdf                                                                                                 ;             ;
; db/altsyncram_nio1.tdf                                                                                          ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Ranjith/Desktop/nios_withsdram/db/altsyncram_nio1.tdf                                                                                          ;             ;
; db/cntr_1ob.tdf                                                                                                 ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Ranjith/Desktop/nios_withsdram/db/cntr_1ob.tdf                                                                                                 ;             ;
; alt_jtag_atlantic.v                                                                                             ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v                                                                              ;             ;
; altera_sld_agent_endpoint.vhd                                                                                   ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altera_sld_agent_endpoint.vhd                                                                    ;             ;
; altera_fabric_endpoint.vhd                                                                                      ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altera_fabric_endpoint.vhd                                                                       ;             ;
; altsyncram.tdf                                                                                                  ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf                                                                                   ;             ;
; stratix_ram_block.inc                                                                                           ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/stratix_ram_block.inc                                                                            ;             ;
; lpm_mux.inc                                                                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_mux.inc                                                                                      ;             ;
; lpm_decode.inc                                                                                                  ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_decode.inc                                                                                   ;             ;
; a_rdenreg.inc                                                                                                   ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/a_rdenreg.inc                                                                                    ;             ;
; altrom.inc                                                                                                      ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altrom.inc                                                                                       ;             ;
; altram.inc                                                                                                      ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altram.inc                                                                                       ;             ;
; altdpram.inc                                                                                                    ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altdpram.inc                                                                                     ;             ;
; db/altsyncram_6mc1.tdf                                                                                          ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Ranjith/Desktop/nios_withsdram/db/altsyncram_6mc1.tdf                                                                                          ;             ;
; altera_std_synchronizer.v                                                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altera_std_synchronizer.v                                                                        ;             ;
; db/altsyncram_ac71.tdf                                                                                          ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Ranjith/Desktop/nios_withsdram/db/altsyncram_ac71.tdf                                                                                          ;             ;
; sld_virtual_jtag_basic.v                                                                                        ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v                                                                         ;             ;
; sld_jtag_endpoint_adapter.vhd                                                                                   ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd                                                                    ;             ;
; sld_jtag_endpoint_adapter_impl.sv                                                                               ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter_impl.sv                                                                ;             ;
; db/altsyncram_d0i1.tdf                                                                                          ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Ranjith/Desktop/nios_withsdram/db/altsyncram_d0i1.tdf                                                                                          ;             ;
; nios_with_sdram/synthesis/submodules/nios_with_sdram_onchip_memory2_0.hex                                       ; yes             ; Auto-Found Memory Initialization File        ; C:/Users/Ranjith/Desktop/nios_withsdram/nios_with_sdram/synthesis/submodules/nios_with_sdram_onchip_memory2_0.hex                                       ;             ;
; sld_signaltap.vhd                                                                                               ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd                                                                                ;             ;
; sld_signaltap_impl.vhd                                                                                          ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd                                                                           ;             ;
; sld_ela_control.vhd                                                                                             ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/sld_ela_control.vhd                                                                              ;             ;
; lpm_shiftreg.tdf                                                                                                ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_shiftreg.tdf                                                                                 ;             ;
; lpm_constant.inc                                                                                                ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_constant.inc                                                                                 ;             ;
; dffeea.inc                                                                                                      ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/dffeea.inc                                                                                       ;             ;
; sld_ela_trigger.tdf                                                                                             ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/sld_ela_trigger.tdf                                                                              ;             ;
; db/sld_ela_trigger_jlq.tdf                                                                                      ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Ranjith/Desktop/nios_withsdram/db/sld_ela_trigger_jlq.tdf                                                                                      ;             ;
; db/sld_reserved_nios_with_sdraomcontroller_auto_signaltap_0_1_78d.v                                             ; yes             ; Encrypted Auto-Generated Megafunction        ; C:/Users/Ranjith/Desktop/nios_withsdram/db/sld_reserved_nios_with_sdraomcontroller_auto_signaltap_0_1_78d.v                                             ;             ;
; sld_alt_reduction.vhd                                                                                           ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/sld_alt_reduction.vhd                                                                            ;             ;
; sld_mbpmg.vhd                                                                                                   ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/sld_mbpmg.vhd                                                                                    ;             ;
; sld_ela_trigger_flow_mgr.vhd                                                                                    ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/sld_ela_trigger_flow_mgr.vhd                                                                     ;             ;
; sld_buffer_manager.vhd                                                                                          ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/sld_buffer_manager.vhd                                                                           ;             ;
; db/altsyncram_8b24.tdf                                                                                          ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Ranjith/Desktop/nios_withsdram/db/altsyncram_8b24.tdf                                                                                          ;             ;
; altdpram.tdf                                                                                                    ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altdpram.tdf                                                                                     ;             ;
; memmodes.inc                                                                                                    ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/others/maxplus2/memmodes.inc                                                                                   ;             ;
; a_hdffe.inc                                                                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/a_hdffe.inc                                                                                      ;             ;
; alt_le_rden_reg.inc                                                                                             ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/alt_le_rden_reg.inc                                                                              ;             ;
; altsyncram.inc                                                                                                  ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.inc                                                                                   ;             ;
; lpm_mux.tdf                                                                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_mux.tdf                                                                                      ;             ;
; muxlut.inc                                                                                                      ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/muxlut.inc                                                                                       ;             ;
; bypassff.inc                                                                                                    ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/bypassff.inc                                                                                     ;             ;
; altshift.inc                                                                                                    ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altshift.inc                                                                                     ;             ;
; db/mux_tsc.tdf                                                                                                  ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Ranjith/Desktop/nios_withsdram/db/mux_tsc.tdf                                                                                                  ;             ;
; lpm_decode.tdf                                                                                                  ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_decode.tdf                                                                                   ;             ;
; declut.inc                                                                                                      ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/declut.inc                                                                                       ;             ;
; lpm_compare.inc                                                                                                 ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_compare.inc                                                                                  ;             ;
; db/decode_dvf.tdf                                                                                               ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Ranjith/Desktop/nios_withsdram/db/decode_dvf.tdf                                                                                               ;             ;
; lpm_counter.tdf                                                                                                 ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_counter.tdf                                                                                  ;             ;
; lpm_add_sub.inc                                                                                                 ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_add_sub.inc                                                                                  ;             ;
; cmpconst.inc                                                                                                    ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/cmpconst.inc                                                                                     ;             ;
; lpm_counter.inc                                                                                                 ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_counter.inc                                                                                  ;             ;
; alt_counter_stratix.inc                                                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/alt_counter_stratix.inc                                                                          ;             ;
; db/cntr_hgi.tdf                                                                                                 ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Ranjith/Desktop/nios_withsdram/db/cntr_hgi.tdf                                                                                                 ;             ;
; db/cmpr_sgc.tdf                                                                                                 ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Ranjith/Desktop/nios_withsdram/db/cmpr_sgc.tdf                                                                                                 ;             ;
; db/cntr_m9j.tdf                                                                                                 ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Ranjith/Desktop/nios_withsdram/db/cntr_m9j.tdf                                                                                                 ;             ;
; db/cntr_ggi.tdf                                                                                                 ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Ranjith/Desktop/nios_withsdram/db/cntr_ggi.tdf                                                                                                 ;             ;
; db/cmpr_rgc.tdf                                                                                                 ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Ranjith/Desktop/nios_withsdram/db/cmpr_rgc.tdf                                                                                                 ;             ;
; db/cntr_23j.tdf                                                                                                 ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Ranjith/Desktop/nios_withsdram/db/cntr_23j.tdf                                                                                                 ;             ;
; db/cmpr_ngc.tdf                                                                                                 ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Ranjith/Desktop/nios_withsdram/db/cmpr_ngc.tdf                                                                                                 ;             ;
; sld_rom_sr.vhd                                                                                                  ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/sld_rom_sr.vhd                                                                                   ;             ;
; sld_hub.vhd                                                                                                     ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/sld_hub.vhd                                                                                      ; altera_sld  ;
; db/ip/sld4f35c43d/alt_sld_fab.v                                                                                 ; yes             ; Encrypted Auto-Found Verilog HDL File        ; C:/Users/Ranjith/Desktop/nios_withsdram/db/ip/sld4f35c43d/alt_sld_fab.v                                                                                 ; alt_sld_fab ;
; db/ip/sld4f35c43d/submodules/alt_sld_fab_alt_sld_fab.v                                                          ; yes             ; Encrypted Auto-Found Verilog HDL File        ; C:/Users/Ranjith/Desktop/nios_withsdram/db/ip/sld4f35c43d/submodules/alt_sld_fab_alt_sld_fab.v                                                          ; alt_sld_fab ;
; db/ip/sld4f35c43d/submodules/alt_sld_fab_alt_sld_fab_ident.sv                                                   ; yes             ; Auto-Found SystemVerilog HDL File            ; C:/Users/Ranjith/Desktop/nios_withsdram/db/ip/sld4f35c43d/submodules/alt_sld_fab_alt_sld_fab_ident.sv                                                   ; alt_sld_fab ;
; db/ip/sld4f35c43d/submodules/alt_sld_fab_alt_sld_fab_presplit.sv                                                ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; C:/Users/Ranjith/Desktop/nios_withsdram/db/ip/sld4f35c43d/submodules/alt_sld_fab_alt_sld_fab_presplit.sv                                                ; alt_sld_fab ;
; db/ip/sld4f35c43d/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd                                              ; yes             ; Encrypted Auto-Found VHDL File               ; C:/Users/Ranjith/Desktop/nios_withsdram/db/ip/sld4f35c43d/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd                                              ; alt_sld_fab ;
; db/ip/sld4f35c43d/submodules/alt_sld_fab_alt_sld_fab_splitter.sv                                                ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; C:/Users/Ranjith/Desktop/nios_withsdram/db/ip/sld4f35c43d/submodules/alt_sld_fab_alt_sld_fab_splitter.sv                                                ; alt_sld_fab ;
; sld_jtag_hub.vhd                                                                                                ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd                                                                                 ;             ;
+-----------------------------------------------------------------------------------------------------------------+-----------------+----------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+


+-------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                 ;
+---------------------------------------------+---------------+
; Resource                                    ; Usage         ;
+---------------------------------------------+---------------+
; Estimated Total logic elements              ; 3,352         ;
;                                             ;               ;
; Total combinational functions               ; 2546          ;
; Logic element usage by number of LUT inputs ;               ;
;     -- 4 input functions                    ; 1288          ;
;     -- 3 input functions                    ; 698           ;
;     -- <=2 input functions                  ; 560           ;
;                                             ;               ;
; Logic elements by mode                      ;               ;
;     -- normal mode                          ; 2313          ;
;     -- arithmetic mode                      ; 233           ;
;                                             ;               ;
; Total registers                             ; 2023          ;
;     -- Dedicated logic registers            ; 2023          ;
;     -- I/O registers                        ; 0             ;
;                                             ;               ;
; I/O pins                                    ; 42            ;
; Total memory bits                           ; 441344        ;
;                                             ;               ;
; Embedded Multiplier 9-bit elements          ; 0             ;
;                                             ;               ;
; Total PLLs                                  ; 1             ;
;     -- PLLs                                 ; 1             ;
;                                             ;               ;
; Maximum fan-out node                        ; clk_clk~input ;
; Maximum fan-out                             ; 1582          ;
; Total fan-out                               ; 18438         ;
; Average fan-out                             ; 3.79          ;
+---------------------------------------------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                                                                                                              ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; Entity Name                                                    ; Library Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------+--------------+
; |nios_with_sdram                                                                                                                        ; 2546 (3)            ; 2023 (0)                  ; 441344      ; 0            ; 0       ; 0         ; 42   ; 0            ; |nios_with_sdram                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; nios_with_sdram                                                ; work         ;
;    |altera_reset_controller:rst_controller|                                                                                             ; 6 (5)               ; 16 (10)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nios_with_sdram|altera_reset_controller:rst_controller                                                                                                                                                                                                                                                                                                                                                                                                                  ; altera_reset_controller                                        ; work         ;
;       |altera_reset_synchronizer:alt_rst_req_sync_uq1|                                                                                  ; 1 (1)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nios_with_sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1                                                                                                                                                                                                                                                                                                                                                                   ; altera_reset_synchronizer                                      ; work         ;
;       |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                      ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nios_with_sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                                                                                                                                                       ; altera_reset_synchronizer                                      ; work         ;
;    |nios_with_sdram_jtag_uart_0:jtag_uart_0|                                                                                            ; 144 (38)            ; 113 (13)                  ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |nios_with_sdram|nios_with_sdram_jtag_uart_0:jtag_uart_0                                                                                                                                                                                                                                                                                                                                                                                                                 ; nios_with_sdram_jtag_uart_0                                    ; work         ;
;       |alt_jtag_atlantic:nios_with_sdram_jtag_uart_0_alt_jtag_atlantic|                                                                 ; 55 (55)             ; 60 (60)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nios_with_sdram|nios_with_sdram_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_with_sdram_jtag_uart_0_alt_jtag_atlantic                                                                                                                                                                                                                                                                                                                                                 ; alt_jtag_atlantic                                              ; work         ;
;       |nios_with_sdram_jtag_uart_0_scfifo_r:the_nios_with_sdram_jtag_uart_0_scfifo_r|                                                   ; 26 (0)              ; 20 (0)                    ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |nios_with_sdram|nios_with_sdram_jtag_uart_0:jtag_uart_0|nios_with_sdram_jtag_uart_0_scfifo_r:the_nios_with_sdram_jtag_uart_0_scfifo_r                                                                                                                                                                                                                                                                                                                                   ; nios_with_sdram_jtag_uart_0_scfifo_r                           ; work         ;
;          |scfifo:rfifo|                                                                                                                 ; 26 (0)              ; 20 (0)                    ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |nios_with_sdram|nios_with_sdram_jtag_uart_0:jtag_uart_0|nios_with_sdram_jtag_uart_0_scfifo_r:the_nios_with_sdram_jtag_uart_0_scfifo_r|scfifo:rfifo                                                                                                                                                                                                                                                                                                                      ; scfifo                                                         ; work         ;
;             |scfifo_jr21:auto_generated|                                                                                                ; 26 (0)              ; 20 (0)                    ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |nios_with_sdram|nios_with_sdram_jtag_uart_0:jtag_uart_0|nios_with_sdram_jtag_uart_0_scfifo_r:the_nios_with_sdram_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated                                                                                                                                                                                                                                                                                           ; scfifo_jr21                                                    ; work         ;
;                |a_dpfifo_l011:dpfifo|                                                                                                   ; 26 (0)              ; 20 (0)                    ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |nios_with_sdram|nios_with_sdram_jtag_uart_0:jtag_uart_0|nios_with_sdram_jtag_uart_0_scfifo_r:the_nios_with_sdram_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo                                                                                                                                                                                                                                                                      ; a_dpfifo_l011                                                  ; work         ;
;                   |a_fefifo_7cf:fifo_state|                                                                                             ; 14 (8)              ; 8 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nios_with_sdram|nios_with_sdram_jtag_uart_0:jtag_uart_0|nios_with_sdram_jtag_uart_0_scfifo_r:the_nios_with_sdram_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state                                                                                                                                                                                                                                              ; a_fefifo_7cf                                                   ; work         ;
;                      |cntr_do7:count_usedw|                                                                                             ; 6 (6)               ; 6 (6)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nios_with_sdram|nios_with_sdram_jtag_uart_0:jtag_uart_0|nios_with_sdram_jtag_uart_0_scfifo_r:the_nios_with_sdram_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw                                                                                                                                                                                                                         ; cntr_do7                                                       ; work         ;
;                   |altsyncram_nio1:FIFOram|                                                                                             ; 0 (0)               ; 0 (0)                     ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |nios_with_sdram|nios_with_sdram_jtag_uart_0:jtag_uart_0|nios_with_sdram_jtag_uart_0_scfifo_r:the_nios_with_sdram_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram                                                                                                                                                                                                                                              ; altsyncram_nio1                                                ; work         ;
;                   |cntr_1ob:rd_ptr_count|                                                                                               ; 6 (6)               ; 6 (6)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nios_with_sdram|nios_with_sdram_jtag_uart_0:jtag_uart_0|nios_with_sdram_jtag_uart_0_scfifo_r:the_nios_with_sdram_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:rd_ptr_count                                                                                                                                                                                                                                                ; cntr_1ob                                                       ; work         ;
;                   |cntr_1ob:wr_ptr|                                                                                                     ; 6 (6)               ; 6 (6)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nios_with_sdram|nios_with_sdram_jtag_uart_0:jtag_uart_0|nios_with_sdram_jtag_uart_0_scfifo_r:the_nios_with_sdram_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr                                                                                                                                                                                                                                                      ; cntr_1ob                                                       ; work         ;
;       |nios_with_sdram_jtag_uart_0_scfifo_w:the_nios_with_sdram_jtag_uart_0_scfifo_w|                                                   ; 25 (0)              ; 20 (0)                    ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |nios_with_sdram|nios_with_sdram_jtag_uart_0:jtag_uart_0|nios_with_sdram_jtag_uart_0_scfifo_w:the_nios_with_sdram_jtag_uart_0_scfifo_w                                                                                                                                                                                                                                                                                                                                   ; nios_with_sdram_jtag_uart_0_scfifo_w                           ; work         ;
;          |scfifo:wfifo|                                                                                                                 ; 25 (0)              ; 20 (0)                    ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |nios_with_sdram|nios_with_sdram_jtag_uart_0:jtag_uart_0|nios_with_sdram_jtag_uart_0_scfifo_w:the_nios_with_sdram_jtag_uart_0_scfifo_w|scfifo:wfifo                                                                                                                                                                                                                                                                                                                      ; scfifo                                                         ; work         ;
;             |scfifo_jr21:auto_generated|                                                                                                ; 25 (0)              ; 20 (0)                    ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |nios_with_sdram|nios_with_sdram_jtag_uart_0:jtag_uart_0|nios_with_sdram_jtag_uart_0_scfifo_w:the_nios_with_sdram_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated                                                                                                                                                                                                                                                                                           ; scfifo_jr21                                                    ; work         ;
;                |a_dpfifo_l011:dpfifo|                                                                                                   ; 25 (0)              ; 20 (0)                    ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |nios_with_sdram|nios_with_sdram_jtag_uart_0:jtag_uart_0|nios_with_sdram_jtag_uart_0_scfifo_w:the_nios_with_sdram_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo                                                                                                                                                                                                                                                                      ; a_dpfifo_l011                                                  ; work         ;
;                   |a_fefifo_7cf:fifo_state|                                                                                             ; 13 (7)              ; 8 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nios_with_sdram|nios_with_sdram_jtag_uart_0:jtag_uart_0|nios_with_sdram_jtag_uart_0_scfifo_w:the_nios_with_sdram_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state                                                                                                                                                                                                                                              ; a_fefifo_7cf                                                   ; work         ;
;                      |cntr_do7:count_usedw|                                                                                             ; 6 (6)               ; 6 (6)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nios_with_sdram|nios_with_sdram_jtag_uart_0:jtag_uart_0|nios_with_sdram_jtag_uart_0_scfifo_w:the_nios_with_sdram_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw                                                                                                                                                                                                                         ; cntr_do7                                                       ; work         ;
;                   |altsyncram_nio1:FIFOram|                                                                                             ; 0 (0)               ; 0 (0)                     ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |nios_with_sdram|nios_with_sdram_jtag_uart_0:jtag_uart_0|nios_with_sdram_jtag_uart_0_scfifo_w:the_nios_with_sdram_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram                                                                                                                                                                                                                                              ; altsyncram_nio1                                                ; work         ;
;                   |cntr_1ob:rd_ptr_count|                                                                                               ; 6 (6)               ; 6 (6)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nios_with_sdram|nios_with_sdram_jtag_uart_0:jtag_uart_0|nios_with_sdram_jtag_uart_0_scfifo_w:the_nios_with_sdram_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:rd_ptr_count                                                                                                                                                                                                                                                ; cntr_1ob                                                       ; work         ;
;                   |cntr_1ob:wr_ptr|                                                                                                     ; 6 (6)               ; 6 (6)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nios_with_sdram|nios_with_sdram_jtag_uart_0:jtag_uart_0|nios_with_sdram_jtag_uart_0_scfifo_w:the_nios_with_sdram_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr                                                                                                                                                                                                                                                      ; cntr_1ob                                                       ; work         ;
;    |nios_with_sdram_mm_interconnect_0:mm_interconnect_0|                                                                                ; 453 (0)             ; 210 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nios_with_sdram|nios_with_sdram_mm_interconnect_0:mm_interconnect_0                                                                                                                                                                                                                                                                                                                                                                                                     ; nios_with_sdram_mm_interconnect_0                              ; work         ;
;       |altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|                                                              ; 7 (7)               ; 6 (6)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nios_with_sdram|nios_with_sdram_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                                  ; altera_avalon_sc_fifo                                          ; work         ;
;       |altera_avalon_sc_fifo:my_sdram_0_avalon_slave_0_agent_rsp_fifo|                                                                  ; 15 (15)             ; 16 (16)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nios_with_sdram|nios_with_sdram_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:my_sdram_0_avalon_slave_0_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                                      ; altera_avalon_sc_fifo                                          ; work         ;
;       |altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|                                                               ; 8 (8)               ; 6 (6)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nios_with_sdram|nios_with_sdram_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                                   ; altera_avalon_sc_fifo                                          ; work         ;
;       |altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|                                                                        ; 7 (7)               ; 6 (6)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nios_with_sdram|nios_with_sdram_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                                            ; altera_avalon_sc_fifo                                          ; work         ;
;       |altera_avalon_sc_fifo:shift_clk_pll_slave_agent_rsp_fifo|                                                                        ; 8 (8)               ; 6 (6)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nios_with_sdram|nios_with_sdram_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:shift_clk_pll_slave_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                                            ; altera_avalon_sc_fifo                                          ; work         ;
;       |altera_merlin_master_agent:nios2_gen2_0_data_master_agent|                                                                       ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nios_with_sdram|nios_with_sdram_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent                                                                                                                                                                                                                                                                                                                                           ; altera_merlin_master_agent                                     ; work         ;
;       |altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent|                                                                ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nios_with_sdram|nios_with_sdram_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent                                                                                                                                                                                                                                                                                                                                    ; altera_merlin_master_agent                                     ; work         ;
;       |altera_merlin_master_translator:nios2_gen2_0_data_master_translator|                                                             ; 10 (10)             ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nios_with_sdram|nios_with_sdram_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator                                                                                                                                                                                                                                                                                                                                 ; altera_merlin_master_translator                                ; work         ;
;       |altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator|                                                      ; 10 (10)             ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nios_with_sdram|nios_with_sdram_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator                                                                                                                                                                                                                                                                                                                          ; altera_merlin_master_translator                                ; work         ;
;       |altera_merlin_slave_agent:my_sdram_0_avalon_slave_0_agent|                                                                       ; 19 (10)             ; 3 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nios_with_sdram|nios_with_sdram_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:my_sdram_0_avalon_slave_0_agent                                                                                                                                                                                                                                                                                                                                           ; altera_merlin_slave_agent                                      ; work         ;
;          |altera_merlin_burst_uncompressor:uncompressor|                                                                                ; 9 (9)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nios_with_sdram|nios_with_sdram_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:my_sdram_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                                                                                                                                             ; altera_merlin_burst_uncompressor                               ; work         ;
;       |altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent|                                                                    ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nios_with_sdram|nios_with_sdram_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent                                                                                                                                                                                                                                                                                                                                        ; altera_merlin_slave_agent                                      ; work         ;
;       |altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|                                                         ; 9 (9)               ; 23 (23)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nios_with_sdram|nios_with_sdram_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator                                                                                                                                                                                                                                                                                                                             ; altera_merlin_slave_translator                                 ; work         ;
;       |altera_merlin_slave_translator:my_sdram_0_avalon_slave_0_translator|                                                             ; 1 (1)               ; 17 (17)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nios_with_sdram|nios_with_sdram_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:my_sdram_0_avalon_slave_0_translator                                                                                                                                                                                                                                                                                                                                 ; altera_merlin_slave_translator                                 ; work         ;
;       |altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|                                                          ; 1 (1)               ; 33 (33)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nios_with_sdram|nios_with_sdram_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator                                                                                                                                                                                                                                                                                                                              ; altera_merlin_slave_translator                                 ; work         ;
;       |altera_merlin_slave_translator:onchip_memory2_0_s1_translator|                                                                   ; 1 (1)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nios_with_sdram|nios_with_sdram_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator                                                                                                                                                                                                                                                                                                                                       ; altera_merlin_slave_translator                                 ; work         ;
;       |altera_merlin_slave_translator:shift_clk_pll_slave_translator|                                                                   ; 1 (1)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nios_with_sdram|nios_with_sdram_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:shift_clk_pll_slave_translator                                                                                                                                                                                                                                                                                                                                       ; altera_merlin_slave_translator                                 ; work         ;
;       |altera_merlin_width_adapter:my_sdram_0_avalon_slave_0_cmd_width_adapter|                                                         ; 4 (4)               ; 45 (45)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nios_with_sdram|nios_with_sdram_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:my_sdram_0_avalon_slave_0_cmd_width_adapter                                                                                                                                                                                                                                                                                                                             ; altera_merlin_width_adapter                                    ; work         ;
;       |altera_merlin_width_adapter:my_sdram_0_avalon_slave_0_rsp_width_adapter|                                                         ; 18 (18)             ; 16 (16)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nios_with_sdram|nios_with_sdram_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:my_sdram_0_avalon_slave_0_rsp_width_adapter                                                                                                                                                                                                                                                                                                                             ; altera_merlin_width_adapter                                    ; work         ;
;       |nios_with_sdram_mm_interconnect_0_cmd_demux:cmd_demux_001|                                                                       ; 5 (5)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nios_with_sdram|nios_with_sdram_mm_interconnect_0:mm_interconnect_0|nios_with_sdram_mm_interconnect_0_cmd_demux:cmd_demux_001                                                                                                                                                                                                                                                                                                                                           ; nios_with_sdram_mm_interconnect_0_cmd_demux                    ; work         ;
;       |nios_with_sdram_mm_interconnect_0_cmd_demux:cmd_demux|                                                                           ; 12 (12)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nios_with_sdram|nios_with_sdram_mm_interconnect_0:mm_interconnect_0|nios_with_sdram_mm_interconnect_0_cmd_demux:cmd_demux                                                                                                                                                                                                                                                                                                                                               ; nios_with_sdram_mm_interconnect_0_cmd_demux                    ; work         ;
;       |nios_with_sdram_mm_interconnect_0_cmd_mux:cmd_mux_001|                                                                           ; 72 (68)             ; 5 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nios_with_sdram|nios_with_sdram_mm_interconnect_0:mm_interconnect_0|nios_with_sdram_mm_interconnect_0_cmd_mux:cmd_mux_001                                                                                                                                                                                                                                                                                                                                               ; nios_with_sdram_mm_interconnect_0_cmd_mux                      ; work         ;
;          |altera_merlin_arbitrator:arb|                                                                                                 ; 4 (4)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nios_with_sdram|nios_with_sdram_mm_interconnect_0:mm_interconnect_0|nios_with_sdram_mm_interconnect_0_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                                                                                  ; altera_merlin_arbitrator                                       ; work         ;
;       |nios_with_sdram_mm_interconnect_0_cmd_mux:cmd_mux_002|                                                                           ; 55 (51)             ; 5 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nios_with_sdram|nios_with_sdram_mm_interconnect_0:mm_interconnect_0|nios_with_sdram_mm_interconnect_0_cmd_mux:cmd_mux_002                                                                                                                                                                                                                                                                                                                                               ; nios_with_sdram_mm_interconnect_0_cmd_mux                      ; work         ;
;          |altera_merlin_arbitrator:arb|                                                                                                 ; 4 (4)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nios_with_sdram|nios_with_sdram_mm_interconnect_0:mm_interconnect_0|nios_with_sdram_mm_interconnect_0_cmd_mux:cmd_mux_002|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                                                                                  ; altera_merlin_arbitrator                                       ; work         ;
;       |nios_with_sdram_mm_interconnect_0_cmd_mux:cmd_mux_003|                                                                           ; 11 (7)              ; 5 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nios_with_sdram|nios_with_sdram_mm_interconnect_0:mm_interconnect_0|nios_with_sdram_mm_interconnect_0_cmd_mux:cmd_mux_003                                                                                                                                                                                                                                                                                                                                               ; nios_with_sdram_mm_interconnect_0_cmd_mux                      ; work         ;
;          |altera_merlin_arbitrator:arb|                                                                                                 ; 4 (4)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nios_with_sdram|nios_with_sdram_mm_interconnect_0:mm_interconnect_0|nios_with_sdram_mm_interconnect_0_cmd_mux:cmd_mux_003|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                                                                                  ; altera_merlin_arbitrator                                       ; work         ;
;       |nios_with_sdram_mm_interconnect_0_cmd_mux:cmd_mux_004|                                                                           ; 58 (54)             ; 5 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nios_with_sdram|nios_with_sdram_mm_interconnect_0:mm_interconnect_0|nios_with_sdram_mm_interconnect_0_cmd_mux:cmd_mux_004                                                                                                                                                                                                                                                                                                                                               ; nios_with_sdram_mm_interconnect_0_cmd_mux                      ; work         ;
;          |altera_merlin_arbitrator:arb|                                                                                                 ; 4 (4)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nios_with_sdram|nios_with_sdram_mm_interconnect_0:mm_interconnect_0|nios_with_sdram_mm_interconnect_0_cmd_mux:cmd_mux_004|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                                                                                  ; altera_merlin_arbitrator                                       ; work         ;
;       |nios_with_sdram_mm_interconnect_0_cmd_mux:cmd_mux|                                                                               ; 19 (15)             ; 5 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nios_with_sdram|nios_with_sdram_mm_interconnect_0:mm_interconnect_0|nios_with_sdram_mm_interconnect_0_cmd_mux:cmd_mux                                                                                                                                                                                                                                                                                                                                                   ; nios_with_sdram_mm_interconnect_0_cmd_mux                      ; work         ;
;          |altera_merlin_arbitrator:arb|                                                                                                 ; 4 (4)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nios_with_sdram|nios_with_sdram_mm_interconnect_0:mm_interconnect_0|nios_with_sdram_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                                                                                      ; altera_merlin_arbitrator                                       ; work         ;
;       |nios_with_sdram_mm_interconnect_0_router:router_001|                                                                             ; 16 (16)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nios_with_sdram|nios_with_sdram_mm_interconnect_0:mm_interconnect_0|nios_with_sdram_mm_interconnect_0_router:router_001                                                                                                                                                                                                                                                                                                                                                 ; nios_with_sdram_mm_interconnect_0_router                       ; work         ;
;       |nios_with_sdram_mm_interconnect_0_router:router|                                                                                 ; 16 (16)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nios_with_sdram|nios_with_sdram_mm_interconnect_0:mm_interconnect_0|nios_with_sdram_mm_interconnect_0_router:router                                                                                                                                                                                                                                                                                                                                                     ; nios_with_sdram_mm_interconnect_0_router                       ; work         ;
;       |nios_with_sdram_mm_interconnect_0_rsp_demux:rsp_demux_001|                                                                       ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nios_with_sdram|nios_with_sdram_mm_interconnect_0:mm_interconnect_0|nios_with_sdram_mm_interconnect_0_rsp_demux:rsp_demux_001                                                                                                                                                                                                                                                                                                                                           ; nios_with_sdram_mm_interconnect_0_rsp_demux                    ; work         ;
;       |nios_with_sdram_mm_interconnect_0_rsp_demux:rsp_demux_002|                                                                       ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nios_with_sdram|nios_with_sdram_mm_interconnect_0:mm_interconnect_0|nios_with_sdram_mm_interconnect_0_rsp_demux:rsp_demux_002                                                                                                                                                                                                                                                                                                                                           ; nios_with_sdram_mm_interconnect_0_rsp_demux                    ; work         ;
;       |nios_with_sdram_mm_interconnect_0_rsp_demux:rsp_demux_003|                                                                       ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nios_with_sdram|nios_with_sdram_mm_interconnect_0:mm_interconnect_0|nios_with_sdram_mm_interconnect_0_rsp_demux:rsp_demux_003                                                                                                                                                                                                                                                                                                                                           ; nios_with_sdram_mm_interconnect_0_rsp_demux                    ; work         ;
;       |nios_with_sdram_mm_interconnect_0_rsp_demux:rsp_demux_004|                                                                       ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nios_with_sdram|nios_with_sdram_mm_interconnect_0:mm_interconnect_0|nios_with_sdram_mm_interconnect_0_rsp_demux:rsp_demux_004                                                                                                                                                                                                                                                                                                                                           ; nios_with_sdram_mm_interconnect_0_rsp_demux                    ; work         ;
;       |nios_with_sdram_mm_interconnect_0_rsp_demux:rsp_demux|                                                                           ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nios_with_sdram|nios_with_sdram_mm_interconnect_0:mm_interconnect_0|nios_with_sdram_mm_interconnect_0_rsp_demux:rsp_demux                                                                                                                                                                                                                                                                                                                                               ; nios_with_sdram_mm_interconnect_0_rsp_demux                    ; work         ;
;       |nios_with_sdram_mm_interconnect_0_rsp_mux:rsp_mux_001|                                                                           ; 5 (5)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nios_with_sdram|nios_with_sdram_mm_interconnect_0:mm_interconnect_0|nios_with_sdram_mm_interconnect_0_rsp_mux:rsp_mux_001                                                                                                                                                                                                                                                                                                                                               ; nios_with_sdram_mm_interconnect_0_rsp_mux                      ; work         ;
;       |nios_with_sdram_mm_interconnect_0_rsp_mux:rsp_mux|                                                                               ; 52 (52)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nios_with_sdram|nios_with_sdram_mm_interconnect_0:mm_interconnect_0|nios_with_sdram_mm_interconnect_0_rsp_mux:rsp_mux                                                                                                                                                                                                                                                                                                                                                   ; nios_with_sdram_mm_interconnect_0_rsp_mux                      ; work         ;
;    |nios_with_sdram_nios2_gen2_0:nios2_gen2_0|                                                                                          ; 1042 (0)            ; 583 (0)                   ; 10240       ; 0            ; 0       ; 0         ; 0    ; 0            ; |nios_with_sdram|nios_with_sdram_nios2_gen2_0:nios2_gen2_0                                                                                                                                                                                                                                                                                                                                                                                                               ; nios_with_sdram_nios2_gen2_0                                   ; work         ;
;       |nios_with_sdram_nios2_gen2_0_cpu:cpu|                                                                                            ; 1042 (754)          ; 583 (315)                 ; 10240       ; 0            ; 0       ; 0         ; 0    ; 0            ; |nios_with_sdram|nios_with_sdram_nios2_gen2_0:nios2_gen2_0|nios_with_sdram_nios2_gen2_0_cpu:cpu                                                                                                                                                                                                                                                                                                                                                                          ; nios_with_sdram_nios2_gen2_0_cpu                               ; work         ;
;          |nios_with_sdram_nios2_gen2_0_cpu_nios2_oci:the_nios_with_sdram_nios2_gen2_0_cpu_nios2_oci|                                    ; 288 (34)            ; 268 (80)                  ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |nios_with_sdram|nios_with_sdram_nios2_gen2_0:nios2_gen2_0|nios_with_sdram_nios2_gen2_0_cpu:cpu|nios_with_sdram_nios2_gen2_0_cpu_nios2_oci:the_nios_with_sdram_nios2_gen2_0_cpu_nios2_oci                                                                                                                                                                                                                                                                                ; nios_with_sdram_nios2_gen2_0_cpu_nios2_oci                     ; work         ;
;             |nios_with_sdram_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_with_sdram_nios2_gen2_0_cpu_debug_slave_wrapper|             ; 91 (0)              ; 96 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nios_with_sdram|nios_with_sdram_nios2_gen2_0:nios2_gen2_0|nios_with_sdram_nios2_gen2_0_cpu:cpu|nios_with_sdram_nios2_gen2_0_cpu_nios2_oci:the_nios_with_sdram_nios2_gen2_0_cpu_nios2_oci|nios_with_sdram_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_with_sdram_nios2_gen2_0_cpu_debug_slave_wrapper                                                                                                                                                                  ; nios_with_sdram_nios2_gen2_0_cpu_debug_slave_wrapper           ; work         ;
;                |nios_with_sdram_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_with_sdram_nios2_gen2_0_cpu_debug_slave_sysclk|            ; 6 (6)               ; 49 (45)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nios_with_sdram|nios_with_sdram_nios2_gen2_0:nios2_gen2_0|nios_with_sdram_nios2_gen2_0_cpu:cpu|nios_with_sdram_nios2_gen2_0_cpu_nios2_oci:the_nios_with_sdram_nios2_gen2_0_cpu_nios2_oci|nios_with_sdram_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_with_sdram_nios2_gen2_0_cpu_debug_slave_wrapper|nios_with_sdram_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_with_sdram_nios2_gen2_0_cpu_debug_slave_sysclk                                                      ; nios_with_sdram_nios2_gen2_0_cpu_debug_slave_sysclk            ; work         ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer3|                                                                ; 0 (0)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nios_with_sdram|nios_with_sdram_nios2_gen2_0:nios2_gen2_0|nios_with_sdram_nios2_gen2_0_cpu:cpu|nios_with_sdram_nios2_gen2_0_cpu_nios2_oci:the_nios_with_sdram_nios2_gen2_0_cpu_nios2_oci|nios_with_sdram_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_with_sdram_nios2_gen2_0_cpu_debug_slave_wrapper|nios_with_sdram_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_with_sdram_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3 ; altera_std_synchronizer                                        ; work         ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer4|                                                                ; 0 (0)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nios_with_sdram|nios_with_sdram_nios2_gen2_0:nios2_gen2_0|nios_with_sdram_nios2_gen2_0_cpu:cpu|nios_with_sdram_nios2_gen2_0_cpu_nios2_oci:the_nios_with_sdram_nios2_gen2_0_cpu_nios2_oci|nios_with_sdram_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_with_sdram_nios2_gen2_0_cpu_debug_slave_wrapper|nios_with_sdram_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_with_sdram_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4 ; altera_std_synchronizer                                        ; work         ;
;                |nios_with_sdram_nios2_gen2_0_cpu_debug_slave_tck:the_nios_with_sdram_nios2_gen2_0_cpu_debug_slave_tck|                  ; 81 (81)             ; 47 (43)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nios_with_sdram|nios_with_sdram_nios2_gen2_0:nios2_gen2_0|nios_with_sdram_nios2_gen2_0_cpu:cpu|nios_with_sdram_nios2_gen2_0_cpu_nios2_oci:the_nios_with_sdram_nios2_gen2_0_cpu_nios2_oci|nios_with_sdram_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_with_sdram_nios2_gen2_0_cpu_debug_slave_wrapper|nios_with_sdram_nios2_gen2_0_cpu_debug_slave_tck:the_nios_with_sdram_nios2_gen2_0_cpu_debug_slave_tck                                                            ; nios_with_sdram_nios2_gen2_0_cpu_debug_slave_tck               ; work         ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer1|                                                                ; 0 (0)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nios_with_sdram|nios_with_sdram_nios2_gen2_0:nios2_gen2_0|nios_with_sdram_nios2_gen2_0_cpu:cpu|nios_with_sdram_nios2_gen2_0_cpu_nios2_oci:the_nios_with_sdram_nios2_gen2_0_cpu_nios2_oci|nios_with_sdram_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_with_sdram_nios2_gen2_0_cpu_debug_slave_wrapper|nios_with_sdram_nios2_gen2_0_cpu_debug_slave_tck:the_nios_with_sdram_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1       ; altera_std_synchronizer                                        ; work         ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer2|                                                                ; 0 (0)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nios_with_sdram|nios_with_sdram_nios2_gen2_0:nios2_gen2_0|nios_with_sdram_nios2_gen2_0_cpu:cpu|nios_with_sdram_nios2_gen2_0_cpu_nios2_oci:the_nios_with_sdram_nios2_gen2_0_cpu_nios2_oci|nios_with_sdram_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_with_sdram_nios2_gen2_0_cpu_debug_slave_wrapper|nios_with_sdram_nios2_gen2_0_cpu_debug_slave_tck:the_nios_with_sdram_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2       ; altera_std_synchronizer                                        ; work         ;
;                |sld_virtual_jtag_basic:nios_with_sdram_nios2_gen2_0_cpu_debug_slave_phy|                                                ; 4 (4)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nios_with_sdram|nios_with_sdram_nios2_gen2_0:nios2_gen2_0|nios_with_sdram_nios2_gen2_0_cpu:cpu|nios_with_sdram_nios2_gen2_0_cpu_nios2_oci:the_nios_with_sdram_nios2_gen2_0_cpu_nios2_oci|nios_with_sdram_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_with_sdram_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:nios_with_sdram_nios2_gen2_0_cpu_debug_slave_phy                                                                                          ; sld_virtual_jtag_basic                                         ; work         ;
;             |nios_with_sdram_nios2_gen2_0_cpu_nios2_avalon_reg:the_nios_with_sdram_nios2_gen2_0_cpu_nios2_avalon_reg|                   ; 9 (9)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nios_with_sdram|nios_with_sdram_nios2_gen2_0:nios2_gen2_0|nios_with_sdram_nios2_gen2_0_cpu:cpu|nios_with_sdram_nios2_gen2_0_cpu_nios2_oci:the_nios_with_sdram_nios2_gen2_0_cpu_nios2_oci|nios_with_sdram_nios2_gen2_0_cpu_nios2_avalon_reg:the_nios_with_sdram_nios2_gen2_0_cpu_nios2_avalon_reg                                                                                                                                                                        ; nios_with_sdram_nios2_gen2_0_cpu_nios2_avalon_reg              ; work         ;
;             |nios_with_sdram_nios2_gen2_0_cpu_nios2_oci_break:the_nios_with_sdram_nios2_gen2_0_cpu_nios2_oci_break|                     ; 33 (33)             ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nios_with_sdram|nios_with_sdram_nios2_gen2_0:nios2_gen2_0|nios_with_sdram_nios2_gen2_0_cpu:cpu|nios_with_sdram_nios2_gen2_0_cpu_nios2_oci:the_nios_with_sdram_nios2_gen2_0_cpu_nios2_oci|nios_with_sdram_nios2_gen2_0_cpu_nios2_oci_break:the_nios_with_sdram_nios2_gen2_0_cpu_nios2_oci_break                                                                                                                                                                          ; nios_with_sdram_nios2_gen2_0_cpu_nios2_oci_break               ; work         ;
;             |nios_with_sdram_nios2_gen2_0_cpu_nios2_oci_debug:the_nios_with_sdram_nios2_gen2_0_cpu_nios2_oci_debug|                     ; 8 (8)               ; 8 (6)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nios_with_sdram|nios_with_sdram_nios2_gen2_0:nios2_gen2_0|nios_with_sdram_nios2_gen2_0_cpu:cpu|nios_with_sdram_nios2_gen2_0_cpu_nios2_oci:the_nios_with_sdram_nios2_gen2_0_cpu_nios2_oci|nios_with_sdram_nios2_gen2_0_cpu_nios2_oci_debug:the_nios_with_sdram_nios2_gen2_0_cpu_nios2_oci_debug                                                                                                                                                                          ; nios_with_sdram_nios2_gen2_0_cpu_nios2_oci_debug               ; work         ;
;                |altera_std_synchronizer:the_altera_std_synchronizer|                                                                    ; 0 (0)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nios_with_sdram|nios_with_sdram_nios2_gen2_0:nios2_gen2_0|nios_with_sdram_nios2_gen2_0_cpu:cpu|nios_with_sdram_nios2_gen2_0_cpu_nios2_oci:the_nios_with_sdram_nios2_gen2_0_cpu_nios2_oci|nios_with_sdram_nios2_gen2_0_cpu_nios2_oci_debug:the_nios_with_sdram_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer                                                                                                                      ; altera_std_synchronizer                                        ; work         ;
;             |nios_with_sdram_nios2_gen2_0_cpu_nios2_ocimem:the_nios_with_sdram_nios2_gen2_0_cpu_nios2_ocimem|                           ; 113 (113)           ; 49 (49)                   ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |nios_with_sdram|nios_with_sdram_nios2_gen2_0:nios2_gen2_0|nios_with_sdram_nios2_gen2_0_cpu:cpu|nios_with_sdram_nios2_gen2_0_cpu_nios2_oci:the_nios_with_sdram_nios2_gen2_0_cpu_nios2_oci|nios_with_sdram_nios2_gen2_0_cpu_nios2_ocimem:the_nios_with_sdram_nios2_gen2_0_cpu_nios2_ocimem                                                                                                                                                                                ; nios_with_sdram_nios2_gen2_0_cpu_nios2_ocimem                  ; work         ;
;                |nios_with_sdram_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_with_sdram_nios2_gen2_0_cpu_ociram_sp_ram|                   ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |nios_with_sdram|nios_with_sdram_nios2_gen2_0:nios2_gen2_0|nios_with_sdram_nios2_gen2_0_cpu:cpu|nios_with_sdram_nios2_gen2_0_cpu_nios2_oci:the_nios_with_sdram_nios2_gen2_0_cpu_nios2_oci|nios_with_sdram_nios2_gen2_0_cpu_nios2_ocimem:the_nios_with_sdram_nios2_gen2_0_cpu_nios2_ocimem|nios_with_sdram_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_with_sdram_nios2_gen2_0_cpu_ociram_sp_ram                                                                           ; nios_with_sdram_nios2_gen2_0_cpu_ociram_sp_ram_module          ; work         ;
;                   |altsyncram:the_altsyncram|                                                                                           ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |nios_with_sdram|nios_with_sdram_nios2_gen2_0:nios2_gen2_0|nios_with_sdram_nios2_gen2_0_cpu:cpu|nios_with_sdram_nios2_gen2_0_cpu_nios2_oci:the_nios_with_sdram_nios2_gen2_0_cpu_nios2_oci|nios_with_sdram_nios2_gen2_0_cpu_nios2_ocimem:the_nios_with_sdram_nios2_gen2_0_cpu_nios2_ocimem|nios_with_sdram_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_with_sdram_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram                                                 ; altsyncram                                                     ; work         ;
;                      |altsyncram_ac71:auto_generated|                                                                                   ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |nios_with_sdram|nios_with_sdram_nios2_gen2_0:nios2_gen2_0|nios_with_sdram_nios2_gen2_0_cpu:cpu|nios_with_sdram_nios2_gen2_0_cpu_nios2_oci:the_nios_with_sdram_nios2_gen2_0_cpu_nios2_oci|nios_with_sdram_nios2_gen2_0_cpu_nios2_ocimem:the_nios_with_sdram_nios2_gen2_0_cpu_nios2_ocimem|nios_with_sdram_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_with_sdram_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_ac71:auto_generated                  ; altsyncram_ac71                                                ; work         ;
;          |nios_with_sdram_nios2_gen2_0_cpu_register_bank_a_module:nios_with_sdram_nios2_gen2_0_cpu_register_bank_a|                     ; 0 (0)               ; 0 (0)                     ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |nios_with_sdram|nios_with_sdram_nios2_gen2_0:nios2_gen2_0|nios_with_sdram_nios2_gen2_0_cpu:cpu|nios_with_sdram_nios2_gen2_0_cpu_register_bank_a_module:nios_with_sdram_nios2_gen2_0_cpu_register_bank_a                                                                                                                                                                                                                                                                 ; nios_with_sdram_nios2_gen2_0_cpu_register_bank_a_module        ; work         ;
;             |altsyncram:the_altsyncram|                                                                                                 ; 0 (0)               ; 0 (0)                     ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |nios_with_sdram|nios_with_sdram_nios2_gen2_0:nios2_gen2_0|nios_with_sdram_nios2_gen2_0_cpu:cpu|nios_with_sdram_nios2_gen2_0_cpu_register_bank_a_module:nios_with_sdram_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram                                                                                                                                                                                                                                       ; altsyncram                                                     ; work         ;
;                |altsyncram_6mc1:auto_generated|                                                                                         ; 0 (0)               ; 0 (0)                     ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |nios_with_sdram|nios_with_sdram_nios2_gen2_0:nios2_gen2_0|nios_with_sdram_nios2_gen2_0_cpu:cpu|nios_with_sdram_nios2_gen2_0_cpu_register_bank_a_module:nios_with_sdram_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated                                                                                                                                                                                                        ; altsyncram_6mc1                                                ; work         ;
;          |nios_with_sdram_nios2_gen2_0_cpu_register_bank_b_module:nios_with_sdram_nios2_gen2_0_cpu_register_bank_b|                     ; 0 (0)               ; 0 (0)                     ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |nios_with_sdram|nios_with_sdram_nios2_gen2_0:nios2_gen2_0|nios_with_sdram_nios2_gen2_0_cpu:cpu|nios_with_sdram_nios2_gen2_0_cpu_register_bank_b_module:nios_with_sdram_nios2_gen2_0_cpu_register_bank_b                                                                                                                                                                                                                                                                 ; nios_with_sdram_nios2_gen2_0_cpu_register_bank_b_module        ; work         ;
;             |altsyncram:the_altsyncram|                                                                                                 ; 0 (0)               ; 0 (0)                     ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |nios_with_sdram|nios_with_sdram_nios2_gen2_0:nios2_gen2_0|nios_with_sdram_nios2_gen2_0_cpu:cpu|nios_with_sdram_nios2_gen2_0_cpu_register_bank_b_module:nios_with_sdram_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram                                                                                                                                                                                                                                       ; altsyncram                                                     ; work         ;
;                |altsyncram_6mc1:auto_generated|                                                                                         ; 0 (0)               ; 0 (0)                     ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |nios_with_sdram|nios_with_sdram_nios2_gen2_0:nios2_gen2_0|nios_with_sdram_nios2_gen2_0_cpu:cpu|nios_with_sdram_nios2_gen2_0_cpu_register_bank_b_module:nios_with_sdram_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated                                                                                                                                                                                                        ; altsyncram_6mc1                                                ; work         ;
;    |nios_with_sdram_onchip_memory2_0:onchip_memory2_0|                                                                                  ; 1 (1)               ; 0 (0)                     ; 262144      ; 0            ; 0       ; 0         ; 0    ; 0            ; |nios_with_sdram|nios_with_sdram_onchip_memory2_0:onchip_memory2_0                                                                                                                                                                                                                                                                                                                                                                                                       ; nios_with_sdram_onchip_memory2_0                               ; work         ;
;       |altsyncram:the_altsyncram|                                                                                                       ; 0 (0)               ; 0 (0)                     ; 262144      ; 0            ; 0       ; 0         ; 0    ; 0            ; |nios_with_sdram|nios_with_sdram_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram                                                                                                                                                                                                                                                                                                                                                                             ; altsyncram                                                     ; work         ;
;          |altsyncram_d0i1:auto_generated|                                                                                               ; 0 (0)               ; 0 (0)                     ; 262144      ; 0            ; 0       ; 0         ; 0    ; 0            ; |nios_with_sdram|nios_with_sdram_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_d0i1:auto_generated                                                                                                                                                                                                                                                                                                                                              ; altsyncram_d0i1                                                ; work         ;
;    |nios_with_sdram_shift_clk:shift_clk|                                                                                                ; 8 (7)               ; 6 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nios_with_sdram|nios_with_sdram_shift_clk:shift_clk                                                                                                                                                                                                                                                                                                                                                                                                                     ; nios_with_sdram_shift_clk                                      ; work         ;
;       |nios_with_sdram_shift_clk_altpll_l942:sd1|                                                                                       ; 1 (1)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nios_with_sdram|nios_with_sdram_shift_clk:shift_clk|nios_with_sdram_shift_clk_altpll_l942:sd1                                                                                                                                                                                                                                                                                                                                                                           ; nios_with_sdram_shift_clk_altpll_l942                          ; work         ;
;       |nios_with_sdram_shift_clk_stdsync_sv6:stdsync2|                                                                                  ; 0 (0)               ; 3 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nios_with_sdram|nios_with_sdram_shift_clk:shift_clk|nios_with_sdram_shift_clk_stdsync_sv6:stdsync2                                                                                                                                                                                                                                                                                                                                                                      ; nios_with_sdram_shift_clk_stdsync_sv6                          ; work         ;
;          |nios_with_sdram_shift_clk_dffpipe_l2c:dffpipe3|                                                                               ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nios_with_sdram|nios_with_sdram_shift_clk:shift_clk|nios_with_sdram_shift_clk_stdsync_sv6:stdsync2|nios_with_sdram_shift_clk_dffpipe_l2c:dffpipe3                                                                                                                                                                                                                                                                                                                       ; nios_with_sdram_shift_clk_dffpipe_l2c                          ; work         ;
;    |sdram_controller:my_sdram_0|                                                                                                        ; 130 (130)           ; 112 (112)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nios_with_sdram|sdram_controller:my_sdram_0                                                                                                                                                                                                                                                                                                                                                                                                                             ; sdram_controller                                               ; work         ;
;    |sld_hub:auto_hub|                                                                                                                   ; 188 (1)             ; 112 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nios_with_sdram|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                                                                                                                                        ; sld_hub                                                        ; altera_sld   ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric| ; 187 (0)             ; 112 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nios_with_sdram|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                                                                                                                                        ; alt_sld_fab_with_jtag_input                                    ; altera_sld   ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                           ; 187 (0)             ; 112 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nios_with_sdram|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                                                                                                                                     ; alt_sld_fab                                                    ; alt_sld_fab  ;
;             |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                       ; 187 (1)             ; 112 (7)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nios_with_sdram|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                                                                                                                                 ; alt_sld_fab_alt_sld_fab                                        ; alt_sld_fab  ;
;                |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                            ; 186 (0)             ; 105 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nios_with_sdram|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                                                                                                                                     ; alt_sld_fab_alt_sld_fab_sldfabric                              ; alt_sld_fab  ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                        ; 186 (143)           ; 105 (76)                  ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nios_with_sdram|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                                                                                                                                        ; sld_jtag_hub                                                   ; work         ;
;                      |sld_rom_sr:hub_info_reg|                                                                                          ; 25 (25)             ; 10 (10)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nios_with_sdram|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg                                                                                                                ; sld_rom_sr                                                     ; work         ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                        ; 18 (18)             ; 19 (19)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nios_with_sdram|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm                                                                                                              ; sld_shadow_jsm                                                 ; altera_sld   ;
;    |sld_signaltap:auto_signaltap_0|                                                                                                     ; 571 (2)             ; 871 (82)                  ; 167936      ; 0            ; 0       ; 0         ; 0    ; 0            ; |nios_with_sdram|sld_signaltap:auto_signaltap_0                                                                                                                                                                                                                                                                                                                                                                                                                          ; sld_signaltap                                                  ; work         ;
;       |sld_signaltap_impl:sld_signaltap_body|                                                                                           ; 569 (0)             ; 789 (0)                   ; 167936      ; 0            ; 0       ; 0         ; 0    ; 0            ; |nios_with_sdram|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body                                                                                                                                                                                                                                                                                                                                                                                    ; sld_signaltap_impl                                             ; work         ;
;          |sld_signaltap_implb:sld_signaltap_body|                                                                                       ; 569 (86)            ; 789 (248)                 ; 167936      ; 0            ; 0       ; 0         ; 0    ; 0            ; |nios_with_sdram|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body                                                                                                                                                                                                                                                                                                                                             ; sld_signaltap_implb                                            ; work         ;
;             |altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|                                                            ; 27 (0)              ; 76 (76)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nios_with_sdram|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem                                                                                                                                                                                                                                                                              ; altdpram                                                       ; work         ;
;                |lpm_decode:wdecoder|                                                                                                    ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nios_with_sdram|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder                                                                                                                                                                                                                                                          ; lpm_decode                                                     ; work         ;
;                   |decode_dvf:auto_generated|                                                                                           ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nios_with_sdram|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_dvf:auto_generated                                                                                                                                                                                                                                ; decode_dvf                                                     ; work         ;
;                |lpm_mux:mux|                                                                                                            ; 25 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nios_with_sdram|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux                                                                                                                                                                                                                                                                  ; lpm_mux                                                        ; work         ;
;                   |mux_tsc:auto_generated|                                                                                              ; 25 (25)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nios_with_sdram|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux|mux_tsc:auto_generated                                                                                                                                                                                                                                           ; mux_tsc                                                        ; work         ;
;             |altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|                                                                           ; 0 (0)               ; 0 (0)                     ; 167936      ; 0            ; 0       ; 0         ; 0    ; 0            ; |nios_with_sdram|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram                                                                                                                                                                                                                                                                                             ; altsyncram                                                     ; work         ;
;                |altsyncram_8b24:auto_generated|                                                                                         ; 0 (0)               ; 0 (0)                     ; 167936      ; 0            ; 0       ; 0         ; 0    ; 0            ; |nios_with_sdram|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8b24:auto_generated                                                                                                                                                                                                                                                              ; altsyncram_8b24                                                ; work         ;
;             |lpm_shiftreg:segment_offset_config_deserialize|                                                                            ; 0 (0)               ; 12 (12)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nios_with_sdram|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize                                                                                                                                                                                                                                                                                              ; lpm_shiftreg                                                   ; work         ;
;             |lpm_shiftreg:status_register|                                                                                              ; 17 (17)             ; 17 (17)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nios_with_sdram|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register                                                                                                                                                                                                                                                                                                                ; lpm_shiftreg                                                   ; work         ;
;             |serial_crc_16:\tdo_crc_gen:tdo_crc_calc|                                                                                   ; 14 (14)             ; 13 (13)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nios_with_sdram|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc                                                                                                                                                                                                                                                                                                     ; serial_crc_16                                                  ; work         ;
;             |sld_buffer_manager:sld_buffer_manager_inst|                                                                                ; 90 (90)             ; 69 (69)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nios_with_sdram|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst                                                                                                                                                                                                                                                                                                  ; sld_buffer_manager                                             ; work         ;
;             |sld_ela_control:ela_control|                                                                                               ; 173 (1)             ; 231 (1)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nios_with_sdram|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control                                                                                                                                                                                                                                                                                                                 ; sld_ela_control                                                ; work         ;
;                |lpm_shiftreg:trigger_config_deserialize|                                                                                ; 0 (0)               ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nios_with_sdram|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize                                                                                                                                                                                                                                                                         ; lpm_shiftreg                                                   ; work         ;
;                |sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|                                             ; 171 (0)             ; 215 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nios_with_sdram|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper                                                                                                                                                                                                                                      ; sld_ela_trigger                                                ; work         ;
;                   |sld_ela_trigger_jlq:auto_generated|                                                                                  ; 171 (0)             ; 215 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nios_with_sdram|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_jlq:auto_generated                                                                                                                                                                                                   ; sld_ela_trigger_jlq                                            ; work         ;
;                      |sld_reserved_nios_with_sdraomcontroller_auto_signaltap_0_1_78d:mgl_prim1|                                         ; 171 (123)           ; 215 (1)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nios_with_sdram|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_jlq:auto_generated|sld_reserved_nios_with_sdraomcontroller_auto_signaltap_0_1_78d:mgl_prim1                                                                                                                          ; sld_reserved_nios_with_sdraomcontroller_auto_signaltap_0_1_78d ; work         ;
;                         |lpm_shiftreg:config_shiftreg_100|                                                                              ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nios_with_sdram|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_jlq:auto_generated|sld_reserved_nios_with_sdraomcontroller_auto_signaltap_0_1_78d:mgl_prim1|lpm_shiftreg:config_shiftreg_100                                                                                         ; lpm_shiftreg                                                   ; work         ;
;                         |lpm_shiftreg:config_shiftreg_101|                                                                              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nios_with_sdram|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_jlq:auto_generated|sld_reserved_nios_with_sdraomcontroller_auto_signaltap_0_1_78d:mgl_prim1|lpm_shiftreg:config_shiftreg_101                                                                                         ; lpm_shiftreg                                                   ; work         ;
;                         |lpm_shiftreg:config_shiftreg_103|                                                                              ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nios_with_sdram|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_jlq:auto_generated|sld_reserved_nios_with_sdraomcontroller_auto_signaltap_0_1_78d:mgl_prim1|lpm_shiftreg:config_shiftreg_103                                                                                         ; lpm_shiftreg                                                   ; work         ;
;                         |lpm_shiftreg:config_shiftreg_104|                                                                              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nios_with_sdram|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_jlq:auto_generated|sld_reserved_nios_with_sdraomcontroller_auto_signaltap_0_1_78d:mgl_prim1|lpm_shiftreg:config_shiftreg_104                                                                                         ; lpm_shiftreg                                                   ; work         ;
;                         |lpm_shiftreg:config_shiftreg_106|                                                                              ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nios_with_sdram|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_jlq:auto_generated|sld_reserved_nios_with_sdraomcontroller_auto_signaltap_0_1_78d:mgl_prim1|lpm_shiftreg:config_shiftreg_106                                                                                         ; lpm_shiftreg                                                   ; work         ;
;                         |lpm_shiftreg:config_shiftreg_107|                                                                              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nios_with_sdram|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_jlq:auto_generated|sld_reserved_nios_with_sdraomcontroller_auto_signaltap_0_1_78d:mgl_prim1|lpm_shiftreg:config_shiftreg_107                                                                                         ; lpm_shiftreg                                                   ; work         ;
;                         |lpm_shiftreg:config_shiftreg_109|                                                                              ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nios_with_sdram|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_jlq:auto_generated|sld_reserved_nios_with_sdraomcontroller_auto_signaltap_0_1_78d:mgl_prim1|lpm_shiftreg:config_shiftreg_109                                                                                         ; lpm_shiftreg                                                   ; work         ;
;                         |lpm_shiftreg:config_shiftreg_10|                                                                               ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nios_with_sdram|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_jlq:auto_generated|sld_reserved_nios_with_sdraomcontroller_auto_signaltap_0_1_78d:mgl_prim1|lpm_shiftreg:config_shiftreg_10                                                                                          ; lpm_shiftreg                                                   ; work         ;
;                         |lpm_shiftreg:config_shiftreg_110|                                                                              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nios_with_sdram|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_jlq:auto_generated|sld_reserved_nios_with_sdraomcontroller_auto_signaltap_0_1_78d:mgl_prim1|lpm_shiftreg:config_shiftreg_110                                                                                         ; lpm_shiftreg                                                   ; work         ;
;                         |lpm_shiftreg:config_shiftreg_112|                                                                              ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nios_with_sdram|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_jlq:auto_generated|sld_reserved_nios_with_sdraomcontroller_auto_signaltap_0_1_78d:mgl_prim1|lpm_shiftreg:config_shiftreg_112                                                                                         ; lpm_shiftreg                                                   ; work         ;
;                         |lpm_shiftreg:config_shiftreg_113|                                                                              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nios_with_sdram|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_jlq:auto_generated|sld_reserved_nios_with_sdraomcontroller_auto_signaltap_0_1_78d:mgl_prim1|lpm_shiftreg:config_shiftreg_113                                                                                         ; lpm_shiftreg                                                   ; work         ;
;                         |lpm_shiftreg:config_shiftreg_115|                                                                              ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nios_with_sdram|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_jlq:auto_generated|sld_reserved_nios_with_sdraomcontroller_auto_signaltap_0_1_78d:mgl_prim1|lpm_shiftreg:config_shiftreg_115                                                                                         ; lpm_shiftreg                                                   ; work         ;
;                         |lpm_shiftreg:config_shiftreg_116|                                                                              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nios_with_sdram|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_jlq:auto_generated|sld_reserved_nios_with_sdraomcontroller_auto_signaltap_0_1_78d:mgl_prim1|lpm_shiftreg:config_shiftreg_116                                                                                         ; lpm_shiftreg                                                   ; work         ;
;                         |lpm_shiftreg:config_shiftreg_118|                                                                              ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nios_with_sdram|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_jlq:auto_generated|sld_reserved_nios_with_sdraomcontroller_auto_signaltap_0_1_78d:mgl_prim1|lpm_shiftreg:config_shiftreg_118                                                                                         ; lpm_shiftreg                                                   ; work         ;
;                         |lpm_shiftreg:config_shiftreg_119|                                                                              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nios_with_sdram|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_jlq:auto_generated|sld_reserved_nios_with_sdraomcontroller_auto_signaltap_0_1_78d:mgl_prim1|lpm_shiftreg:config_shiftreg_119                                                                                         ; lpm_shiftreg                                                   ; work         ;
;                         |lpm_shiftreg:config_shiftreg_11|                                                                               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nios_with_sdram|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_jlq:auto_generated|sld_reserved_nios_with_sdraomcontroller_auto_signaltap_0_1_78d:mgl_prim1|lpm_shiftreg:config_shiftreg_11                                                                                          ; lpm_shiftreg                                                   ; work         ;
;                         |lpm_shiftreg:config_shiftreg_121|                                                                              ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nios_with_sdram|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_jlq:auto_generated|sld_reserved_nios_with_sdraomcontroller_auto_signaltap_0_1_78d:mgl_prim1|lpm_shiftreg:config_shiftreg_121                                                                                         ; lpm_shiftreg                                                   ; work         ;
;                         |lpm_shiftreg:config_shiftreg_122|                                                                              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nios_with_sdram|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_jlq:auto_generated|sld_reserved_nios_with_sdraomcontroller_auto_signaltap_0_1_78d:mgl_prim1|lpm_shiftreg:config_shiftreg_122                                                                                         ; lpm_shiftreg                                                   ; work         ;
;                         |lpm_shiftreg:config_shiftreg_124|                                                                              ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nios_with_sdram|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_jlq:auto_generated|sld_reserved_nios_with_sdraomcontroller_auto_signaltap_0_1_78d:mgl_prim1|lpm_shiftreg:config_shiftreg_124                                                                                         ; lpm_shiftreg                                                   ; work         ;
;                         |lpm_shiftreg:config_shiftreg_125|                                                                              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nios_with_sdram|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_jlq:auto_generated|sld_reserved_nios_with_sdraomcontroller_auto_signaltap_0_1_78d:mgl_prim1|lpm_shiftreg:config_shiftreg_125                                                                                         ; lpm_shiftreg                                                   ; work         ;
;                         |lpm_shiftreg:config_shiftreg_127|                                                                              ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nios_with_sdram|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_jlq:auto_generated|sld_reserved_nios_with_sdraomcontroller_auto_signaltap_0_1_78d:mgl_prim1|lpm_shiftreg:config_shiftreg_127                                                                                         ; lpm_shiftreg                                                   ; work         ;
;                         |lpm_shiftreg:config_shiftreg_128|                                                                              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nios_with_sdram|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_jlq:auto_generated|sld_reserved_nios_with_sdraomcontroller_auto_signaltap_0_1_78d:mgl_prim1|lpm_shiftreg:config_shiftreg_128                                                                                         ; lpm_shiftreg                                                   ; work         ;
;                         |lpm_shiftreg:config_shiftreg_129|                                                                              ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nios_with_sdram|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_jlq:auto_generated|sld_reserved_nios_with_sdraomcontroller_auto_signaltap_0_1_78d:mgl_prim1|lpm_shiftreg:config_shiftreg_129                                                                                         ; lpm_shiftreg                                                   ; work         ;
;                         |lpm_shiftreg:config_shiftreg_13|                                                                               ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nios_with_sdram|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_jlq:auto_generated|sld_reserved_nios_with_sdraomcontroller_auto_signaltap_0_1_78d:mgl_prim1|lpm_shiftreg:config_shiftreg_13                                                                                          ; lpm_shiftreg                                                   ; work         ;
;                         |lpm_shiftreg:config_shiftreg_14|                                                                               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nios_with_sdram|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_jlq:auto_generated|sld_reserved_nios_with_sdraomcontroller_auto_signaltap_0_1_78d:mgl_prim1|lpm_shiftreg:config_shiftreg_14                                                                                          ; lpm_shiftreg                                                   ; work         ;
;                         |lpm_shiftreg:config_shiftreg_16|                                                                               ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nios_with_sdram|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_jlq:auto_generated|sld_reserved_nios_with_sdraomcontroller_auto_signaltap_0_1_78d:mgl_prim1|lpm_shiftreg:config_shiftreg_16                                                                                          ; lpm_shiftreg                                                   ; work         ;
;                         |lpm_shiftreg:config_shiftreg_17|                                                                               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nios_with_sdram|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_jlq:auto_generated|sld_reserved_nios_with_sdraomcontroller_auto_signaltap_0_1_78d:mgl_prim1|lpm_shiftreg:config_shiftreg_17                                                                                          ; lpm_shiftreg                                                   ; work         ;
;                         |lpm_shiftreg:config_shiftreg_19|                                                                               ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nios_with_sdram|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_jlq:auto_generated|sld_reserved_nios_with_sdraomcontroller_auto_signaltap_0_1_78d:mgl_prim1|lpm_shiftreg:config_shiftreg_19                                                                                          ; lpm_shiftreg                                                   ; work         ;
;                         |lpm_shiftreg:config_shiftreg_20|                                                                               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nios_with_sdram|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_jlq:auto_generated|sld_reserved_nios_with_sdraomcontroller_auto_signaltap_0_1_78d:mgl_prim1|lpm_shiftreg:config_shiftreg_20                                                                                          ; lpm_shiftreg                                                   ; work         ;
;                         |lpm_shiftreg:config_shiftreg_22|                                                                               ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nios_with_sdram|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_jlq:auto_generated|sld_reserved_nios_with_sdraomcontroller_auto_signaltap_0_1_78d:mgl_prim1|lpm_shiftreg:config_shiftreg_22                                                                                          ; lpm_shiftreg                                                   ; work         ;
;                         |lpm_shiftreg:config_shiftreg_23|                                                                               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nios_with_sdram|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_jlq:auto_generated|sld_reserved_nios_with_sdraomcontroller_auto_signaltap_0_1_78d:mgl_prim1|lpm_shiftreg:config_shiftreg_23                                                                                          ; lpm_shiftreg                                                   ; work         ;
;                         |lpm_shiftreg:config_shiftreg_25|                                                                               ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nios_with_sdram|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_jlq:auto_generated|sld_reserved_nios_with_sdraomcontroller_auto_signaltap_0_1_78d:mgl_prim1|lpm_shiftreg:config_shiftreg_25                                                                                          ; lpm_shiftreg                                                   ; work         ;
;                         |lpm_shiftreg:config_shiftreg_26|                                                                               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nios_with_sdram|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_jlq:auto_generated|sld_reserved_nios_with_sdraomcontroller_auto_signaltap_0_1_78d:mgl_prim1|lpm_shiftreg:config_shiftreg_26                                                                                          ; lpm_shiftreg                                                   ; work         ;
;                         |lpm_shiftreg:config_shiftreg_28|                                                                               ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nios_with_sdram|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_jlq:auto_generated|sld_reserved_nios_with_sdraomcontroller_auto_signaltap_0_1_78d:mgl_prim1|lpm_shiftreg:config_shiftreg_28                                                                                          ; lpm_shiftreg                                                   ; work         ;
;                         |lpm_shiftreg:config_shiftreg_29|                                                                               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nios_with_sdram|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_jlq:auto_generated|sld_reserved_nios_with_sdraomcontroller_auto_signaltap_0_1_78d:mgl_prim1|lpm_shiftreg:config_shiftreg_29                                                                                          ; lpm_shiftreg                                                   ; work         ;
;                         |lpm_shiftreg:config_shiftreg_31|                                                                               ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nios_with_sdram|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_jlq:auto_generated|sld_reserved_nios_with_sdraomcontroller_auto_signaltap_0_1_78d:mgl_prim1|lpm_shiftreg:config_shiftreg_31                                                                                          ; lpm_shiftreg                                                   ; work         ;
;                         |lpm_shiftreg:config_shiftreg_32|                                                                               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nios_with_sdram|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_jlq:auto_generated|sld_reserved_nios_with_sdraomcontroller_auto_signaltap_0_1_78d:mgl_prim1|lpm_shiftreg:config_shiftreg_32                                                                                          ; lpm_shiftreg                                                   ; work         ;
;                         |lpm_shiftreg:config_shiftreg_34|                                                                               ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nios_with_sdram|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_jlq:auto_generated|sld_reserved_nios_with_sdraomcontroller_auto_signaltap_0_1_78d:mgl_prim1|lpm_shiftreg:config_shiftreg_34                                                                                          ; lpm_shiftreg                                                   ; work         ;
;                         |lpm_shiftreg:config_shiftreg_35|                                                                               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nios_with_sdram|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_jlq:auto_generated|sld_reserved_nios_with_sdraomcontroller_auto_signaltap_0_1_78d:mgl_prim1|lpm_shiftreg:config_shiftreg_35                                                                                          ; lpm_shiftreg                                                   ; work         ;
;                         |lpm_shiftreg:config_shiftreg_37|                                                                               ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nios_with_sdram|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_jlq:auto_generated|sld_reserved_nios_with_sdraomcontroller_auto_signaltap_0_1_78d:mgl_prim1|lpm_shiftreg:config_shiftreg_37                                                                                          ; lpm_shiftreg                                                   ; work         ;
;                         |lpm_shiftreg:config_shiftreg_38|                                                                               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nios_with_sdram|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_jlq:auto_generated|sld_reserved_nios_with_sdraomcontroller_auto_signaltap_0_1_78d:mgl_prim1|lpm_shiftreg:config_shiftreg_38                                                                                          ; lpm_shiftreg                                                   ; work         ;
;                         |lpm_shiftreg:config_shiftreg_40|                                                                               ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nios_with_sdram|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_jlq:auto_generated|sld_reserved_nios_with_sdraomcontroller_auto_signaltap_0_1_78d:mgl_prim1|lpm_shiftreg:config_shiftreg_40                                                                                          ; lpm_shiftreg                                                   ; work         ;
;                         |lpm_shiftreg:config_shiftreg_41|                                                                               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nios_with_sdram|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_jlq:auto_generated|sld_reserved_nios_with_sdraomcontroller_auto_signaltap_0_1_78d:mgl_prim1|lpm_shiftreg:config_shiftreg_41                                                                                          ; lpm_shiftreg                                                   ; work         ;
;                         |lpm_shiftreg:config_shiftreg_43|                                                                               ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nios_with_sdram|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_jlq:auto_generated|sld_reserved_nios_with_sdraomcontroller_auto_signaltap_0_1_78d:mgl_prim1|lpm_shiftreg:config_shiftreg_43                                                                                          ; lpm_shiftreg                                                   ; work         ;
;                         |lpm_shiftreg:config_shiftreg_44|                                                                               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nios_with_sdram|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_jlq:auto_generated|sld_reserved_nios_with_sdraomcontroller_auto_signaltap_0_1_78d:mgl_prim1|lpm_shiftreg:config_shiftreg_44                                                                                          ; lpm_shiftreg                                                   ; work         ;
;                         |lpm_shiftreg:config_shiftreg_46|                                                                               ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nios_with_sdram|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_jlq:auto_generated|sld_reserved_nios_with_sdraomcontroller_auto_signaltap_0_1_78d:mgl_prim1|lpm_shiftreg:config_shiftreg_46                                                                                          ; lpm_shiftreg                                                   ; work         ;
;                         |lpm_shiftreg:config_shiftreg_47|                                                                               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nios_with_sdram|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_jlq:auto_generated|sld_reserved_nios_with_sdraomcontroller_auto_signaltap_0_1_78d:mgl_prim1|lpm_shiftreg:config_shiftreg_47                                                                                          ; lpm_shiftreg                                                   ; work         ;
;                         |lpm_shiftreg:config_shiftreg_49|                                                                               ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nios_with_sdram|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_jlq:auto_generated|sld_reserved_nios_with_sdraomcontroller_auto_signaltap_0_1_78d:mgl_prim1|lpm_shiftreg:config_shiftreg_49                                                                                          ; lpm_shiftreg                                                   ; work         ;
;                         |lpm_shiftreg:config_shiftreg_4|                                                                                ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nios_with_sdram|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_jlq:auto_generated|sld_reserved_nios_with_sdraomcontroller_auto_signaltap_0_1_78d:mgl_prim1|lpm_shiftreg:config_shiftreg_4                                                                                           ; lpm_shiftreg                                                   ; work         ;
;                         |lpm_shiftreg:config_shiftreg_50|                                                                               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nios_with_sdram|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_jlq:auto_generated|sld_reserved_nios_with_sdraomcontroller_auto_signaltap_0_1_78d:mgl_prim1|lpm_shiftreg:config_shiftreg_50                                                                                          ; lpm_shiftreg                                                   ; work         ;
;                         |lpm_shiftreg:config_shiftreg_51|                                                                               ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nios_with_sdram|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_jlq:auto_generated|sld_reserved_nios_with_sdraomcontroller_auto_signaltap_0_1_78d:mgl_prim1|lpm_shiftreg:config_shiftreg_51                                                                                          ; lpm_shiftreg                                                   ; work         ;
;                         |lpm_shiftreg:config_shiftreg_54|                                                                               ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nios_with_sdram|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_jlq:auto_generated|sld_reserved_nios_with_sdraomcontroller_auto_signaltap_0_1_78d:mgl_prim1|lpm_shiftreg:config_shiftreg_54                                                                                          ; lpm_shiftreg                                                   ; work         ;
;                         |lpm_shiftreg:config_shiftreg_55|                                                                               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nios_with_sdram|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_jlq:auto_generated|sld_reserved_nios_with_sdraomcontroller_auto_signaltap_0_1_78d:mgl_prim1|lpm_shiftreg:config_shiftreg_55                                                                                          ; lpm_shiftreg                                                   ; work         ;
;                         |lpm_shiftreg:config_shiftreg_57|                                                                               ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nios_with_sdram|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_jlq:auto_generated|sld_reserved_nios_with_sdraomcontroller_auto_signaltap_0_1_78d:mgl_prim1|lpm_shiftreg:config_shiftreg_57                                                                                          ; lpm_shiftreg                                                   ; work         ;
;                         |lpm_shiftreg:config_shiftreg_58|                                                                               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nios_with_sdram|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_jlq:auto_generated|sld_reserved_nios_with_sdraomcontroller_auto_signaltap_0_1_78d:mgl_prim1|lpm_shiftreg:config_shiftreg_58                                                                                          ; lpm_shiftreg                                                   ; work         ;
;                         |lpm_shiftreg:config_shiftreg_5|                                                                                ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nios_with_sdram|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_jlq:auto_generated|sld_reserved_nios_with_sdraomcontroller_auto_signaltap_0_1_78d:mgl_prim1|lpm_shiftreg:config_shiftreg_5                                                                                           ; lpm_shiftreg                                                   ; work         ;
;                         |lpm_shiftreg:config_shiftreg_60|                                                                               ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nios_with_sdram|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_jlq:auto_generated|sld_reserved_nios_with_sdraomcontroller_auto_signaltap_0_1_78d:mgl_prim1|lpm_shiftreg:config_shiftreg_60                                                                                          ; lpm_shiftreg                                                   ; work         ;
;                         |lpm_shiftreg:config_shiftreg_61|                                                                               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nios_with_sdram|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_jlq:auto_generated|sld_reserved_nios_with_sdraomcontroller_auto_signaltap_0_1_78d:mgl_prim1|lpm_shiftreg:config_shiftreg_61                                                                                          ; lpm_shiftreg                                                   ; work         ;
;                         |lpm_shiftreg:config_shiftreg_63|                                                                               ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nios_with_sdram|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_jlq:auto_generated|sld_reserved_nios_with_sdraomcontroller_auto_signaltap_0_1_78d:mgl_prim1|lpm_shiftreg:config_shiftreg_63                                                                                          ; lpm_shiftreg                                                   ; work         ;
;                         |lpm_shiftreg:config_shiftreg_64|                                                                               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nios_with_sdram|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_jlq:auto_generated|sld_reserved_nios_with_sdraomcontroller_auto_signaltap_0_1_78d:mgl_prim1|lpm_shiftreg:config_shiftreg_64                                                                                          ; lpm_shiftreg                                                   ; work         ;
;                         |lpm_shiftreg:config_shiftreg_66|                                                                               ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nios_with_sdram|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_jlq:auto_generated|sld_reserved_nios_with_sdraomcontroller_auto_signaltap_0_1_78d:mgl_prim1|lpm_shiftreg:config_shiftreg_66                                                                                          ; lpm_shiftreg                                                   ; work         ;
;                         |lpm_shiftreg:config_shiftreg_67|                                                                               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nios_with_sdram|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_jlq:auto_generated|sld_reserved_nios_with_sdraomcontroller_auto_signaltap_0_1_78d:mgl_prim1|lpm_shiftreg:config_shiftreg_67                                                                                          ; lpm_shiftreg                                                   ; work         ;
;                         |lpm_shiftreg:config_shiftreg_69|                                                                               ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nios_with_sdram|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_jlq:auto_generated|sld_reserved_nios_with_sdraomcontroller_auto_signaltap_0_1_78d:mgl_prim1|lpm_shiftreg:config_shiftreg_69                                                                                          ; lpm_shiftreg                                                   ; work         ;
;                         |lpm_shiftreg:config_shiftreg_70|                                                                               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nios_with_sdram|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_jlq:auto_generated|sld_reserved_nios_with_sdraomcontroller_auto_signaltap_0_1_78d:mgl_prim1|lpm_shiftreg:config_shiftreg_70                                                                                          ; lpm_shiftreg                                                   ; work         ;
;                         |lpm_shiftreg:config_shiftreg_72|                                                                               ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nios_with_sdram|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_jlq:auto_generated|sld_reserved_nios_with_sdraomcontroller_auto_signaltap_0_1_78d:mgl_prim1|lpm_shiftreg:config_shiftreg_72                                                                                          ; lpm_shiftreg                                                   ; work         ;
;                         |lpm_shiftreg:config_shiftreg_73|                                                                               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nios_with_sdram|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_jlq:auto_generated|sld_reserved_nios_with_sdraomcontroller_auto_signaltap_0_1_78d:mgl_prim1|lpm_shiftreg:config_shiftreg_73                                                                                          ; lpm_shiftreg                                                   ; work         ;
;                         |lpm_shiftreg:config_shiftreg_75|                                                                               ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nios_with_sdram|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_jlq:auto_generated|sld_reserved_nios_with_sdraomcontroller_auto_signaltap_0_1_78d:mgl_prim1|lpm_shiftreg:config_shiftreg_75                                                                                          ; lpm_shiftreg                                                   ; work         ;
;                         |lpm_shiftreg:config_shiftreg_76|                                                                               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nios_with_sdram|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_jlq:auto_generated|sld_reserved_nios_with_sdraomcontroller_auto_signaltap_0_1_78d:mgl_prim1|lpm_shiftreg:config_shiftreg_76                                                                                          ; lpm_shiftreg                                                   ; work         ;
;                         |lpm_shiftreg:config_shiftreg_78|                                                                               ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nios_with_sdram|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_jlq:auto_generated|sld_reserved_nios_with_sdraomcontroller_auto_signaltap_0_1_78d:mgl_prim1|lpm_shiftreg:config_shiftreg_78                                                                                          ; lpm_shiftreg                                                   ; work         ;
;                         |lpm_shiftreg:config_shiftreg_79|                                                                               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nios_with_sdram|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_jlq:auto_generated|sld_reserved_nios_with_sdraomcontroller_auto_signaltap_0_1_78d:mgl_prim1|lpm_shiftreg:config_shiftreg_79                                                                                          ; lpm_shiftreg                                                   ; work         ;
;                         |lpm_shiftreg:config_shiftreg_7|                                                                                ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nios_with_sdram|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_jlq:auto_generated|sld_reserved_nios_with_sdraomcontroller_auto_signaltap_0_1_78d:mgl_prim1|lpm_shiftreg:config_shiftreg_7                                                                                           ; lpm_shiftreg                                                   ; work         ;
;                         |lpm_shiftreg:config_shiftreg_81|                                                                               ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nios_with_sdram|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_jlq:auto_generated|sld_reserved_nios_with_sdraomcontroller_auto_signaltap_0_1_78d:mgl_prim1|lpm_shiftreg:config_shiftreg_81                                                                                          ; lpm_shiftreg                                                   ; work         ;
;                         |lpm_shiftreg:config_shiftreg_82|                                                                               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nios_with_sdram|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_jlq:auto_generated|sld_reserved_nios_with_sdraomcontroller_auto_signaltap_0_1_78d:mgl_prim1|lpm_shiftreg:config_shiftreg_82                                                                                          ; lpm_shiftreg                                                   ; work         ;
;                         |lpm_shiftreg:config_shiftreg_84|                                                                               ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nios_with_sdram|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_jlq:auto_generated|sld_reserved_nios_with_sdraomcontroller_auto_signaltap_0_1_78d:mgl_prim1|lpm_shiftreg:config_shiftreg_84                                                                                          ; lpm_shiftreg                                                   ; work         ;
;                         |lpm_shiftreg:config_shiftreg_85|                                                                               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nios_with_sdram|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_jlq:auto_generated|sld_reserved_nios_with_sdraomcontroller_auto_signaltap_0_1_78d:mgl_prim1|lpm_shiftreg:config_shiftreg_85                                                                                          ; lpm_shiftreg                                                   ; work         ;
;                         |lpm_shiftreg:config_shiftreg_87|                                                                               ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nios_with_sdram|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_jlq:auto_generated|sld_reserved_nios_with_sdraomcontroller_auto_signaltap_0_1_78d:mgl_prim1|lpm_shiftreg:config_shiftreg_87                                                                                          ; lpm_shiftreg                                                   ; work         ;
;                         |lpm_shiftreg:config_shiftreg_88|                                                                               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nios_with_sdram|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_jlq:auto_generated|sld_reserved_nios_with_sdraomcontroller_auto_signaltap_0_1_78d:mgl_prim1|lpm_shiftreg:config_shiftreg_88                                                                                          ; lpm_shiftreg                                                   ; work         ;
;                         |lpm_shiftreg:config_shiftreg_8|                                                                                ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nios_with_sdram|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_jlq:auto_generated|sld_reserved_nios_with_sdraomcontroller_auto_signaltap_0_1_78d:mgl_prim1|lpm_shiftreg:config_shiftreg_8                                                                                           ; lpm_shiftreg                                                   ; work         ;
;                         |lpm_shiftreg:config_shiftreg_90|                                                                               ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nios_with_sdram|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_jlq:auto_generated|sld_reserved_nios_with_sdraomcontroller_auto_signaltap_0_1_78d:mgl_prim1|lpm_shiftreg:config_shiftreg_90                                                                                          ; lpm_shiftreg                                                   ; work         ;
;                         |lpm_shiftreg:config_shiftreg_91|                                                                               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nios_with_sdram|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_jlq:auto_generated|sld_reserved_nios_with_sdraomcontroller_auto_signaltap_0_1_78d:mgl_prim1|lpm_shiftreg:config_shiftreg_91                                                                                          ; lpm_shiftreg                                                   ; work         ;
;                         |lpm_shiftreg:config_shiftreg_92|                                                                               ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nios_with_sdram|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_jlq:auto_generated|sld_reserved_nios_with_sdraomcontroller_auto_signaltap_0_1_78d:mgl_prim1|lpm_shiftreg:config_shiftreg_92                                                                                          ; lpm_shiftreg                                                   ; work         ;
;                         |lpm_shiftreg:config_shiftreg_94|                                                                               ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nios_with_sdram|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_jlq:auto_generated|sld_reserved_nios_with_sdraomcontroller_auto_signaltap_0_1_78d:mgl_prim1|lpm_shiftreg:config_shiftreg_94                                                                                          ; lpm_shiftreg                                                   ; work         ;
;                         |lpm_shiftreg:config_shiftreg_95|                                                                               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nios_with_sdram|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_jlq:auto_generated|sld_reserved_nios_with_sdraomcontroller_auto_signaltap_0_1_78d:mgl_prim1|lpm_shiftreg:config_shiftreg_95                                                                                          ; lpm_shiftreg                                                   ; work         ;
;                         |lpm_shiftreg:config_shiftreg_97|                                                                               ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nios_with_sdram|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_jlq:auto_generated|sld_reserved_nios_with_sdraomcontroller_auto_signaltap_0_1_78d:mgl_prim1|lpm_shiftreg:config_shiftreg_97                                                                                          ; lpm_shiftreg                                                   ; work         ;
;                         |lpm_shiftreg:config_shiftreg_98|                                                                               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nios_with_sdram|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_jlq:auto_generated|sld_reserved_nios_with_sdraomcontroller_auto_signaltap_0_1_78d:mgl_prim1|lpm_shiftreg:config_shiftreg_98                                                                                          ; lpm_shiftreg                                                   ; work         ;
;                         |sld_alt_reduction:unary_1|                                                                                     ; 17 (17)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nios_with_sdram|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_jlq:auto_generated|sld_reserved_nios_with_sdraomcontroller_auto_signaltap_0_1_78d:mgl_prim1|sld_alt_reduction:unary_1                                                                                                ; sld_alt_reduction                                              ; work         ;
;                         |sld_alt_reduction:unary_2|                                                                                     ; 17 (17)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nios_with_sdram|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_jlq:auto_generated|sld_reserved_nios_with_sdraomcontroller_auto_signaltap_0_1_78d:mgl_prim1|sld_alt_reduction:unary_2                                                                                                ; sld_alt_reduction                                              ; work         ;
;                         |sld_alt_reduction:unary_52|                                                                                    ; 14 (14)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nios_with_sdram|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_jlq:auto_generated|sld_reserved_nios_with_sdraomcontroller_auto_signaltap_0_1_78d:mgl_prim1|sld_alt_reduction:unary_52                                                                                               ; sld_alt_reduction                                              ; work         ;
;                         |sld_mbpmg:mbpm_102|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nios_with_sdram|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_jlq:auto_generated|sld_reserved_nios_with_sdraomcontroller_auto_signaltap_0_1_78d:mgl_prim1|sld_mbpmg:mbpm_102                                                                                                       ; sld_mbpmg                                                      ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nios_with_sdram|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_jlq:auto_generated|sld_reserved_nios_with_sdraomcontroller_auto_signaltap_0_1_78d:mgl_prim1|sld_mbpmg:mbpm_102|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                                 ; sld_sbpmg                                                      ; work         ;
;                         |sld_mbpmg:mbpm_105|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nios_with_sdram|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_jlq:auto_generated|sld_reserved_nios_with_sdraomcontroller_auto_signaltap_0_1_78d:mgl_prim1|sld_mbpmg:mbpm_105                                                                                                       ; sld_mbpmg                                                      ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nios_with_sdram|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_jlq:auto_generated|sld_reserved_nios_with_sdraomcontroller_auto_signaltap_0_1_78d:mgl_prim1|sld_mbpmg:mbpm_105|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                                 ; sld_sbpmg                                                      ; work         ;
;                         |sld_mbpmg:mbpm_108|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nios_with_sdram|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_jlq:auto_generated|sld_reserved_nios_with_sdraomcontroller_auto_signaltap_0_1_78d:mgl_prim1|sld_mbpmg:mbpm_108                                                                                                       ; sld_mbpmg                                                      ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nios_with_sdram|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_jlq:auto_generated|sld_reserved_nios_with_sdraomcontroller_auto_signaltap_0_1_78d:mgl_prim1|sld_mbpmg:mbpm_108|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                                 ; sld_sbpmg                                                      ; work         ;
;                         |sld_mbpmg:mbpm_111|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nios_with_sdram|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_jlq:auto_generated|sld_reserved_nios_with_sdraomcontroller_auto_signaltap_0_1_78d:mgl_prim1|sld_mbpmg:mbpm_111                                                                                                       ; sld_mbpmg                                                      ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nios_with_sdram|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_jlq:auto_generated|sld_reserved_nios_with_sdraomcontroller_auto_signaltap_0_1_78d:mgl_prim1|sld_mbpmg:mbpm_111|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                                 ; sld_sbpmg                                                      ; work         ;
;                         |sld_mbpmg:mbpm_114|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nios_with_sdram|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_jlq:auto_generated|sld_reserved_nios_with_sdraomcontroller_auto_signaltap_0_1_78d:mgl_prim1|sld_mbpmg:mbpm_114                                                                                                       ; sld_mbpmg                                                      ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nios_with_sdram|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_jlq:auto_generated|sld_reserved_nios_with_sdraomcontroller_auto_signaltap_0_1_78d:mgl_prim1|sld_mbpmg:mbpm_114|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                                 ; sld_sbpmg                                                      ; work         ;
;                         |sld_mbpmg:mbpm_117|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nios_with_sdram|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_jlq:auto_generated|sld_reserved_nios_with_sdraomcontroller_auto_signaltap_0_1_78d:mgl_prim1|sld_mbpmg:mbpm_117                                                                                                       ; sld_mbpmg                                                      ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nios_with_sdram|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_jlq:auto_generated|sld_reserved_nios_with_sdraomcontroller_auto_signaltap_0_1_78d:mgl_prim1|sld_mbpmg:mbpm_117|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                                 ; sld_sbpmg                                                      ; work         ;
;                         |sld_mbpmg:mbpm_120|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nios_with_sdram|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_jlq:auto_generated|sld_reserved_nios_with_sdraomcontroller_auto_signaltap_0_1_78d:mgl_prim1|sld_mbpmg:mbpm_120                                                                                                       ; sld_mbpmg                                                      ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nios_with_sdram|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_jlq:auto_generated|sld_reserved_nios_with_sdraomcontroller_auto_signaltap_0_1_78d:mgl_prim1|sld_mbpmg:mbpm_120|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                                 ; sld_sbpmg                                                      ; work         ;
;                         |sld_mbpmg:mbpm_123|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nios_with_sdram|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_jlq:auto_generated|sld_reserved_nios_with_sdraomcontroller_auto_signaltap_0_1_78d:mgl_prim1|sld_mbpmg:mbpm_123                                                                                                       ; sld_mbpmg                                                      ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nios_with_sdram|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_jlq:auto_generated|sld_reserved_nios_with_sdraomcontroller_auto_signaltap_0_1_78d:mgl_prim1|sld_mbpmg:mbpm_123|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                                 ; sld_sbpmg                                                      ; work         ;
;                         |sld_mbpmg:mbpm_126|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nios_with_sdram|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_jlq:auto_generated|sld_reserved_nios_with_sdraomcontroller_auto_signaltap_0_1_78d:mgl_prim1|sld_mbpmg:mbpm_126                                                                                                       ; sld_mbpmg                                                      ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nios_with_sdram|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_jlq:auto_generated|sld_reserved_nios_with_sdraomcontroller_auto_signaltap_0_1_78d:mgl_prim1|sld_mbpmg:mbpm_126|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                                 ; sld_sbpmg                                                      ; work         ;
;                         |sld_mbpmg:mbpm_12|                                                                                             ; 0 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nios_with_sdram|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_jlq:auto_generated|sld_reserved_nios_with_sdraomcontroller_auto_signaltap_0_1_78d:mgl_prim1|sld_mbpmg:mbpm_12                                                                                                        ; sld_mbpmg                                                      ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nios_with_sdram|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_jlq:auto_generated|sld_reserved_nios_with_sdraomcontroller_auto_signaltap_0_1_78d:mgl_prim1|sld_mbpmg:mbpm_12|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                                  ; sld_sbpmg                                                      ; work         ;
;                         |sld_mbpmg:mbpm_15|                                                                                             ; 0 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nios_with_sdram|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_jlq:auto_generated|sld_reserved_nios_with_sdraomcontroller_auto_signaltap_0_1_78d:mgl_prim1|sld_mbpmg:mbpm_15                                                                                                        ; sld_mbpmg                                                      ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nios_with_sdram|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_jlq:auto_generated|sld_reserved_nios_with_sdraomcontroller_auto_signaltap_0_1_78d:mgl_prim1|sld_mbpmg:mbpm_15|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                                  ; sld_sbpmg                                                      ; work         ;
;                         |sld_mbpmg:mbpm_18|                                                                                             ; 0 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nios_with_sdram|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_jlq:auto_generated|sld_reserved_nios_with_sdraomcontroller_auto_signaltap_0_1_78d:mgl_prim1|sld_mbpmg:mbpm_18                                                                                                        ; sld_mbpmg                                                      ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nios_with_sdram|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_jlq:auto_generated|sld_reserved_nios_with_sdraomcontroller_auto_signaltap_0_1_78d:mgl_prim1|sld_mbpmg:mbpm_18|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                                  ; sld_sbpmg                                                      ; work         ;
;                         |sld_mbpmg:mbpm_21|                                                                                             ; 0 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nios_with_sdram|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_jlq:auto_generated|sld_reserved_nios_with_sdraomcontroller_auto_signaltap_0_1_78d:mgl_prim1|sld_mbpmg:mbpm_21                                                                                                        ; sld_mbpmg                                                      ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nios_with_sdram|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_jlq:auto_generated|sld_reserved_nios_with_sdraomcontroller_auto_signaltap_0_1_78d:mgl_prim1|sld_mbpmg:mbpm_21|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                                  ; sld_sbpmg                                                      ; work         ;
;                         |sld_mbpmg:mbpm_24|                                                                                             ; 0 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nios_with_sdram|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_jlq:auto_generated|sld_reserved_nios_with_sdraomcontroller_auto_signaltap_0_1_78d:mgl_prim1|sld_mbpmg:mbpm_24                                                                                                        ; sld_mbpmg                                                      ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nios_with_sdram|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_jlq:auto_generated|sld_reserved_nios_with_sdraomcontroller_auto_signaltap_0_1_78d:mgl_prim1|sld_mbpmg:mbpm_24|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                                  ; sld_sbpmg                                                      ; work         ;
;                         |sld_mbpmg:mbpm_27|                                                                                             ; 0 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nios_with_sdram|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_jlq:auto_generated|sld_reserved_nios_with_sdraomcontroller_auto_signaltap_0_1_78d:mgl_prim1|sld_mbpmg:mbpm_27                                                                                                        ; sld_mbpmg                                                      ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nios_with_sdram|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_jlq:auto_generated|sld_reserved_nios_with_sdraomcontroller_auto_signaltap_0_1_78d:mgl_prim1|sld_mbpmg:mbpm_27|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                                  ; sld_sbpmg                                                      ; work         ;
;                         |sld_mbpmg:mbpm_30|                                                                                             ; 0 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nios_with_sdram|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_jlq:auto_generated|sld_reserved_nios_with_sdraomcontroller_auto_signaltap_0_1_78d:mgl_prim1|sld_mbpmg:mbpm_30                                                                                                        ; sld_mbpmg                                                      ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nios_with_sdram|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_jlq:auto_generated|sld_reserved_nios_with_sdraomcontroller_auto_signaltap_0_1_78d:mgl_prim1|sld_mbpmg:mbpm_30|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                                  ; sld_sbpmg                                                      ; work         ;
;                         |sld_mbpmg:mbpm_33|                                                                                             ; 0 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nios_with_sdram|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_jlq:auto_generated|sld_reserved_nios_with_sdraomcontroller_auto_signaltap_0_1_78d:mgl_prim1|sld_mbpmg:mbpm_33                                                                                                        ; sld_mbpmg                                                      ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nios_with_sdram|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_jlq:auto_generated|sld_reserved_nios_with_sdraomcontroller_auto_signaltap_0_1_78d:mgl_prim1|sld_mbpmg:mbpm_33|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                                  ; sld_sbpmg                                                      ; work         ;
;                         |sld_mbpmg:mbpm_36|                                                                                             ; 0 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nios_with_sdram|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_jlq:auto_generated|sld_reserved_nios_with_sdraomcontroller_auto_signaltap_0_1_78d:mgl_prim1|sld_mbpmg:mbpm_36                                                                                                        ; sld_mbpmg                                                      ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nios_with_sdram|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_jlq:auto_generated|sld_reserved_nios_with_sdraomcontroller_auto_signaltap_0_1_78d:mgl_prim1|sld_mbpmg:mbpm_36|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                                  ; sld_sbpmg                                                      ; work         ;
;                         |sld_mbpmg:mbpm_39|                                                                                             ; 0 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nios_with_sdram|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_jlq:auto_generated|sld_reserved_nios_with_sdraomcontroller_auto_signaltap_0_1_78d:mgl_prim1|sld_mbpmg:mbpm_39                                                                                                        ; sld_mbpmg                                                      ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nios_with_sdram|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_jlq:auto_generated|sld_reserved_nios_with_sdraomcontroller_auto_signaltap_0_1_78d:mgl_prim1|sld_mbpmg:mbpm_39|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                                  ; sld_sbpmg                                                      ; work         ;
;                         |sld_mbpmg:mbpm_3|                                                                                              ; 0 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nios_with_sdram|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_jlq:auto_generated|sld_reserved_nios_with_sdraomcontroller_auto_signaltap_0_1_78d:mgl_prim1|sld_mbpmg:mbpm_3                                                                                                         ; sld_mbpmg                                                      ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nios_with_sdram|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_jlq:auto_generated|sld_reserved_nios_with_sdraomcontroller_auto_signaltap_0_1_78d:mgl_prim1|sld_mbpmg:mbpm_3|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                                   ; sld_sbpmg                                                      ; work         ;
;                         |sld_mbpmg:mbpm_42|                                                                                             ; 0 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nios_with_sdram|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_jlq:auto_generated|sld_reserved_nios_with_sdraomcontroller_auto_signaltap_0_1_78d:mgl_prim1|sld_mbpmg:mbpm_42                                                                                                        ; sld_mbpmg                                                      ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nios_with_sdram|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_jlq:auto_generated|sld_reserved_nios_with_sdraomcontroller_auto_signaltap_0_1_78d:mgl_prim1|sld_mbpmg:mbpm_42|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                                  ; sld_sbpmg                                                      ; work         ;
;                         |sld_mbpmg:mbpm_45|                                                                                             ; 0 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nios_with_sdram|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_jlq:auto_generated|sld_reserved_nios_with_sdraomcontroller_auto_signaltap_0_1_78d:mgl_prim1|sld_mbpmg:mbpm_45                                                                                                        ; sld_mbpmg                                                      ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nios_with_sdram|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_jlq:auto_generated|sld_reserved_nios_with_sdraomcontroller_auto_signaltap_0_1_78d:mgl_prim1|sld_mbpmg:mbpm_45|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                                  ; sld_sbpmg                                                      ; work         ;
;                         |sld_mbpmg:mbpm_48|                                                                                             ; 0 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nios_with_sdram|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_jlq:auto_generated|sld_reserved_nios_with_sdraomcontroller_auto_signaltap_0_1_78d:mgl_prim1|sld_mbpmg:mbpm_48                                                                                                        ; sld_mbpmg                                                      ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nios_with_sdram|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_jlq:auto_generated|sld_reserved_nios_with_sdraomcontroller_auto_signaltap_0_1_78d:mgl_prim1|sld_mbpmg:mbpm_48|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                                  ; sld_sbpmg                                                      ; work         ;
;                         |sld_mbpmg:mbpm_53|                                                                                             ; 0 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nios_with_sdram|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_jlq:auto_generated|sld_reserved_nios_with_sdraomcontroller_auto_signaltap_0_1_78d:mgl_prim1|sld_mbpmg:mbpm_53                                                                                                        ; sld_mbpmg                                                      ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nios_with_sdram|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_jlq:auto_generated|sld_reserved_nios_with_sdraomcontroller_auto_signaltap_0_1_78d:mgl_prim1|sld_mbpmg:mbpm_53|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                                  ; sld_sbpmg                                                      ; work         ;
;                         |sld_mbpmg:mbpm_56|                                                                                             ; 0 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nios_with_sdram|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_jlq:auto_generated|sld_reserved_nios_with_sdraomcontroller_auto_signaltap_0_1_78d:mgl_prim1|sld_mbpmg:mbpm_56                                                                                                        ; sld_mbpmg                                                      ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nios_with_sdram|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_jlq:auto_generated|sld_reserved_nios_with_sdraomcontroller_auto_signaltap_0_1_78d:mgl_prim1|sld_mbpmg:mbpm_56|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                                  ; sld_sbpmg                                                      ; work         ;
;                         |sld_mbpmg:mbpm_59|                                                                                             ; 0 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nios_with_sdram|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_jlq:auto_generated|sld_reserved_nios_with_sdraomcontroller_auto_signaltap_0_1_78d:mgl_prim1|sld_mbpmg:mbpm_59                                                                                                        ; sld_mbpmg                                                      ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nios_with_sdram|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_jlq:auto_generated|sld_reserved_nios_with_sdraomcontroller_auto_signaltap_0_1_78d:mgl_prim1|sld_mbpmg:mbpm_59|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                                  ; sld_sbpmg                                                      ; work         ;
;                         |sld_mbpmg:mbpm_62|                                                                                             ; 0 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nios_with_sdram|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_jlq:auto_generated|sld_reserved_nios_with_sdraomcontroller_auto_signaltap_0_1_78d:mgl_prim1|sld_mbpmg:mbpm_62                                                                                                        ; sld_mbpmg                                                      ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nios_with_sdram|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_jlq:auto_generated|sld_reserved_nios_with_sdraomcontroller_auto_signaltap_0_1_78d:mgl_prim1|sld_mbpmg:mbpm_62|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                                  ; sld_sbpmg                                                      ; work         ;
;                         |sld_mbpmg:mbpm_65|                                                                                             ; 0 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nios_with_sdram|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_jlq:auto_generated|sld_reserved_nios_with_sdraomcontroller_auto_signaltap_0_1_78d:mgl_prim1|sld_mbpmg:mbpm_65                                                                                                        ; sld_mbpmg                                                      ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nios_with_sdram|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_jlq:auto_generated|sld_reserved_nios_with_sdraomcontroller_auto_signaltap_0_1_78d:mgl_prim1|sld_mbpmg:mbpm_65|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                                  ; sld_sbpmg                                                      ; work         ;
;                         |sld_mbpmg:mbpm_68|                                                                                             ; 0 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nios_with_sdram|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_jlq:auto_generated|sld_reserved_nios_with_sdraomcontroller_auto_signaltap_0_1_78d:mgl_prim1|sld_mbpmg:mbpm_68                                                                                                        ; sld_mbpmg                                                      ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nios_with_sdram|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_jlq:auto_generated|sld_reserved_nios_with_sdraomcontroller_auto_signaltap_0_1_78d:mgl_prim1|sld_mbpmg:mbpm_68|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                                  ; sld_sbpmg                                                      ; work         ;
;                         |sld_mbpmg:mbpm_6|                                                                                              ; 0 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nios_with_sdram|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_jlq:auto_generated|sld_reserved_nios_with_sdraomcontroller_auto_signaltap_0_1_78d:mgl_prim1|sld_mbpmg:mbpm_6                                                                                                         ; sld_mbpmg                                                      ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nios_with_sdram|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_jlq:auto_generated|sld_reserved_nios_with_sdraomcontroller_auto_signaltap_0_1_78d:mgl_prim1|sld_mbpmg:mbpm_6|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                                   ; sld_sbpmg                                                      ; work         ;
;                         |sld_mbpmg:mbpm_71|                                                                                             ; 0 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nios_with_sdram|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_jlq:auto_generated|sld_reserved_nios_with_sdraomcontroller_auto_signaltap_0_1_78d:mgl_prim1|sld_mbpmg:mbpm_71                                                                                                        ; sld_mbpmg                                                      ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nios_with_sdram|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_jlq:auto_generated|sld_reserved_nios_with_sdraomcontroller_auto_signaltap_0_1_78d:mgl_prim1|sld_mbpmg:mbpm_71|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                                  ; sld_sbpmg                                                      ; work         ;
;                         |sld_mbpmg:mbpm_74|                                                                                             ; 0 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nios_with_sdram|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_jlq:auto_generated|sld_reserved_nios_with_sdraomcontroller_auto_signaltap_0_1_78d:mgl_prim1|sld_mbpmg:mbpm_74                                                                                                        ; sld_mbpmg                                                      ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nios_with_sdram|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_jlq:auto_generated|sld_reserved_nios_with_sdraomcontroller_auto_signaltap_0_1_78d:mgl_prim1|sld_mbpmg:mbpm_74|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                                  ; sld_sbpmg                                                      ; work         ;
;                         |sld_mbpmg:mbpm_77|                                                                                             ; 0 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nios_with_sdram|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_jlq:auto_generated|sld_reserved_nios_with_sdraomcontroller_auto_signaltap_0_1_78d:mgl_prim1|sld_mbpmg:mbpm_77                                                                                                        ; sld_mbpmg                                                      ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nios_with_sdram|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_jlq:auto_generated|sld_reserved_nios_with_sdraomcontroller_auto_signaltap_0_1_78d:mgl_prim1|sld_mbpmg:mbpm_77|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                                  ; sld_sbpmg                                                      ; work         ;
;                         |sld_mbpmg:mbpm_80|                                                                                             ; 0 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nios_with_sdram|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_jlq:auto_generated|sld_reserved_nios_with_sdraomcontroller_auto_signaltap_0_1_78d:mgl_prim1|sld_mbpmg:mbpm_80                                                                                                        ; sld_mbpmg                                                      ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nios_with_sdram|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_jlq:auto_generated|sld_reserved_nios_with_sdraomcontroller_auto_signaltap_0_1_78d:mgl_prim1|sld_mbpmg:mbpm_80|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                                  ; sld_sbpmg                                                      ; work         ;
;                         |sld_mbpmg:mbpm_83|                                                                                             ; 0 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nios_with_sdram|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_jlq:auto_generated|sld_reserved_nios_with_sdraomcontroller_auto_signaltap_0_1_78d:mgl_prim1|sld_mbpmg:mbpm_83                                                                                                        ; sld_mbpmg                                                      ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nios_with_sdram|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_jlq:auto_generated|sld_reserved_nios_with_sdraomcontroller_auto_signaltap_0_1_78d:mgl_prim1|sld_mbpmg:mbpm_83|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                                  ; sld_sbpmg                                                      ; work         ;
;                         |sld_mbpmg:mbpm_86|                                                                                             ; 0 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nios_with_sdram|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_jlq:auto_generated|sld_reserved_nios_with_sdraomcontroller_auto_signaltap_0_1_78d:mgl_prim1|sld_mbpmg:mbpm_86                                                                                                        ; sld_mbpmg                                                      ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nios_with_sdram|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_jlq:auto_generated|sld_reserved_nios_with_sdraomcontroller_auto_signaltap_0_1_78d:mgl_prim1|sld_mbpmg:mbpm_86|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                                  ; sld_sbpmg                                                      ; work         ;
;                         |sld_mbpmg:mbpm_89|                                                                                             ; 0 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nios_with_sdram|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_jlq:auto_generated|sld_reserved_nios_with_sdraomcontroller_auto_signaltap_0_1_78d:mgl_prim1|sld_mbpmg:mbpm_89                                                                                                        ; sld_mbpmg                                                      ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nios_with_sdram|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_jlq:auto_generated|sld_reserved_nios_with_sdraomcontroller_auto_signaltap_0_1_78d:mgl_prim1|sld_mbpmg:mbpm_89|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                                  ; sld_sbpmg                                                      ; work         ;
;                         |sld_mbpmg:mbpm_93|                                                                                             ; 0 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nios_with_sdram|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_jlq:auto_generated|sld_reserved_nios_with_sdraomcontroller_auto_signaltap_0_1_78d:mgl_prim1|sld_mbpmg:mbpm_93                                                                                                        ; sld_mbpmg                                                      ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nios_with_sdram|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_jlq:auto_generated|sld_reserved_nios_with_sdraomcontroller_auto_signaltap_0_1_78d:mgl_prim1|sld_mbpmg:mbpm_93|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                                  ; sld_sbpmg                                                      ; work         ;
;                         |sld_mbpmg:mbpm_96|                                                                                             ; 0 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nios_with_sdram|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_jlq:auto_generated|sld_reserved_nios_with_sdraomcontroller_auto_signaltap_0_1_78d:mgl_prim1|sld_mbpmg:mbpm_96                                                                                                        ; sld_mbpmg                                                      ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nios_with_sdram|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_jlq:auto_generated|sld_reserved_nios_with_sdraomcontroller_auto_signaltap_0_1_78d:mgl_prim1|sld_mbpmg:mbpm_96|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                                  ; sld_sbpmg                                                      ; work         ;
;                         |sld_mbpmg:mbpm_99|                                                                                             ; 0 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nios_with_sdram|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_jlq:auto_generated|sld_reserved_nios_with_sdraomcontroller_auto_signaltap_0_1_78d:mgl_prim1|sld_mbpmg:mbpm_99                                                                                                        ; sld_mbpmg                                                      ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nios_with_sdram|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_jlq:auto_generated|sld_reserved_nios_with_sdraomcontroller_auto_signaltap_0_1_78d:mgl_prim1|sld_mbpmg:mbpm_99|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                                  ; sld_sbpmg                                                      ; work         ;
;                         |sld_mbpmg:mbpm_9|                                                                                              ; 0 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nios_with_sdram|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_jlq:auto_generated|sld_reserved_nios_with_sdraomcontroller_auto_signaltap_0_1_78d:mgl_prim1|sld_mbpmg:mbpm_9                                                                                                         ; sld_mbpmg                                                      ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nios_with_sdram|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_jlq:auto_generated|sld_reserved_nios_with_sdraomcontroller_auto_signaltap_0_1_78d:mgl_prim1|sld_mbpmg:mbpm_9|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                                   ; sld_sbpmg                                                      ; work         ;
;                |sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|                                                          ; 1 (1)               ; 11 (1)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nios_with_sdram|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity                                                                                                                                                                                                                                                   ; sld_ela_trigger_flow_mgr                                       ; work         ;
;                   |lpm_shiftreg:trigger_config_deserialize|                                                                             ; 0 (0)               ; 10 (10)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nios_with_sdram|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize                                                                                                                                                                                                           ; lpm_shiftreg                                                   ; work         ;
;             |sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|                                          ; 132 (11)            ; 115 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nios_with_sdram|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst                                                                                                                                                                                                                                                            ; sld_offload_buffer_mgr                                         ; work         ;
;                |lpm_counter:\adv_point_3_and_more:advance_pointer_counter|                                                              ; 8 (0)               ; 6 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nios_with_sdram|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter                                                                                                                                                                                                  ; lpm_counter                                                    ; work         ;
;                   |cntr_hgi:auto_generated|                                                                                             ; 8 (8)               ; 6 (6)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nios_with_sdram|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_hgi:auto_generated                                                                                                                                                                          ; cntr_hgi                                                       ; work         ;
;                |lpm_counter:read_pointer_counter|                                                                                       ; 12 (0)              ; 12 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nios_with_sdram|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter                                                                                                                                                                                                                           ; lpm_counter                                                    ; work         ;
;                   |cntr_m9j:auto_generated|                                                                                             ; 12 (12)             ; 12 (12)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nios_with_sdram|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_m9j:auto_generated                                                                                                                                                                                                   ; cntr_m9j                                                       ; work         ;
;                |lpm_counter:status_advance_pointer_counter|                                                                             ; 7 (0)               ; 5 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nios_with_sdram|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter                                                                                                                                                                                                                 ; lpm_counter                                                    ; work         ;
;                   |cntr_ggi:auto_generated|                                                                                             ; 7 (7)               ; 5 (5)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nios_with_sdram|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_ggi:auto_generated                                                                                                                                                                                         ; cntr_ggi                                                       ; work         ;
;                |lpm_counter:status_read_pointer_counter|                                                                                ; 3 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nios_with_sdram|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter                                                                                                                                                                                                                    ; lpm_counter                                                    ; work         ;
;                   |cntr_23j:auto_generated|                                                                                             ; 3 (3)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nios_with_sdram|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_23j:auto_generated                                                                                                                                                                                            ; cntr_23j                                                       ; work         ;
;                |lpm_shiftreg:info_data_shift_out|                                                                                       ; 25 (25)             ; 25 (25)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nios_with_sdram|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out                                                                                                                                                                                                                           ; lpm_shiftreg                                                   ; work         ;
;                |lpm_shiftreg:ram_data_shift_out|                                                                                        ; 41 (41)             ; 41 (41)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nios_with_sdram|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out                                                                                                                                                                                                                            ; lpm_shiftreg                                                   ; work         ;
;                |lpm_shiftreg:status_data_shift_out|                                                                                     ; 25 (25)             ; 25 (25)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nios_with_sdram|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out                                                                                                                                                                                                                         ; lpm_shiftreg                                                   ; work         ;
;             |sld_rom_sr:crc_rom_sr|                                                                                                     ; 30 (30)             ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nios_with_sdram|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr                                                                                                                                                                                                                                                                                                                       ; sld_rom_sr                                                     ; work         ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+--------------------------------------+
; Name                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size   ; MIF                                  ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+--------------------------------------+
; nios_with_sdram_jtag_uart_0:jtag_uart_0|nios_with_sdram_jtag_uart_0_scfifo_r:the_nios_with_sdram_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ALTSYNCRAM                                                                                                                                                                                                                             ; AUTO ; Simple Dual Port ; 64           ; 8            ; 64           ; 8            ; 512    ; None                                 ;
; nios_with_sdram_jtag_uart_0:jtag_uart_0|nios_with_sdram_jtag_uart_0_scfifo_w:the_nios_with_sdram_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ALTSYNCRAM                                                                                                                                                                                                                             ; AUTO ; Simple Dual Port ; 64           ; 8            ; 64           ; 8            ; 512    ; None                                 ;
; nios_with_sdram_nios2_gen2_0:nios2_gen2_0|nios_with_sdram_nios2_gen2_0_cpu:cpu|nios_with_sdram_nios2_gen2_0_cpu_nios2_oci:the_nios_with_sdram_nios2_gen2_0_cpu_nios2_oci|nios_with_sdram_nios2_gen2_0_cpu_nios2_ocimem:the_nios_with_sdram_nios2_gen2_0_cpu_nios2_ocimem|nios_with_sdram_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_with_sdram_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_ac71:auto_generated|ALTSYNCRAM ; AUTO ; Single Port      ; 256          ; 32           ; --           ; --           ; 8192   ; None                                 ;
; nios_with_sdram_nios2_gen2_0:nios2_gen2_0|nios_with_sdram_nios2_gen2_0_cpu:cpu|nios_with_sdram_nios2_gen2_0_cpu_register_bank_a_module:nios_with_sdram_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated|ALTSYNCRAM                                                                                                                                                                                       ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024   ; None                                 ;
; nios_with_sdram_nios2_gen2_0:nios2_gen2_0|nios_with_sdram_nios2_gen2_0_cpu:cpu|nios_with_sdram_nios2_gen2_0_cpu_register_bank_b_module:nios_with_sdram_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated|ALTSYNCRAM                                                                                                                                                                                       ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024   ; None                                 ;
; nios_with_sdram_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_d0i1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                                                                                             ; AUTO ; Single Port      ; 8192         ; 32           ; --           ; --           ; 262144 ; nios_with_sdram_onchip_memory2_0.hex ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8b24:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                             ; AUTO ; Simple Dual Port ; 4096         ; 41           ; 4096         ; 41           ; 167936 ; None                                 ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+--------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                                                                                                                                             ;
+--------+--------------+---------+--------------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                                                                                                                                                                                                                                                                                                                 ; IP Include File ;
+--------+--------------+---------+--------------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |nios_with_sdram|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                            ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |nios_with_sdram|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                        ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |nios_with_sdram|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_presplit:presplit                                                              ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |nios_with_sdram|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                            ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |nios_with_sdram|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_splitter:splitter                                                              ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |nios_with_sdram|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_jlq:auto_generated|sld_reserved_nios_with_sdraomcontroller_auto_signaltap_0_1_78d:mgl_prim1 ;                 ;
+--------+--------------+---------+--------------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |nios_with_sdram|nios_with_sdram_nios2_gen2_0:nios2_gen2_0|nios_with_sdram_nios2_gen2_0_cpu:cpu|nios_with_sdram_nios2_gen2_0_cpu_nios2_oci:the_nios_with_sdram_nios2_gen2_0_cpu_nios2_oci|nios_with_sdram_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_with_sdram_nios2_gen2_0_cpu_debug_slave_wrapper|nios_with_sdram_nios2_gen2_0_cpu_debug_slave_tck:the_nios_with_sdram_nios2_gen2_0_cpu_debug_slave_tck|DRsize ;
+------------+------------+------------+------------+------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name       ; DRsize.101 ; DRsize.100 ; DRsize.011 ; DRsize.010 ; DRsize.001 ; DRsize.000                                                                                                                                                                                                                                                                                                                                             ;
+------------+------------+------------+------------+------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DRsize.000 ; 0          ; 0          ; 0          ; 0          ; 0          ; 0                                                                                                                                                                                                                                                                                                                                                      ;
; DRsize.001 ; 0          ; 0          ; 0          ; 0          ; 1          ; 1                                                                                                                                                                                                                                                                                                                                                      ;
; DRsize.010 ; 0          ; 0          ; 0          ; 1          ; 0          ; 1                                                                                                                                                                                                                                                                                                                                                      ;
; DRsize.011 ; 0          ; 0          ; 1          ; 0          ; 0          ; 1                                                                                                                                                                                                                                                                                                                                                      ;
; DRsize.100 ; 0          ; 1          ; 0          ; 0          ; 0          ; 1                                                                                                                                                                                                                                                                                                                                                      ;
; DRsize.101 ; 1          ; 0          ; 0          ; 0          ; 0          ; 1                                                                                                                                                                                                                                                                                                                                                      ;
+------------+------------+------------+------------+------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |nios_with_sdram|sdram_controller:my_sdram_0|cmd_d                                                                                                                      ;
+--------------+-------------+-----------+------------+-----------+------------+-----------+-----------+--------------+--------------+-------------+-------------+-----------+------------+
; Name         ; cmd_d.idle1 ; cmd_d.mrs ; cmd_d.self ; cmd_d.ref ; cmd_d.pall ; cmd_d.pre ; cmd_d.act ; cmd_d.writea ; cmd_d.write1 ; cmd_d.reada ; cmd_d.read1 ; cmd_d.nop ; cmd_d.desl ;
+--------------+-------------+-----------+------------+-----------+------------+-----------+-----------+--------------+--------------+-------------+-------------+-----------+------------+
; cmd_d.desl   ; 0           ; 0         ; 0          ; 0         ; 0          ; 0         ; 0         ; 0            ; 0            ; 0           ; 0           ; 0         ; 0          ;
; cmd_d.nop    ; 0           ; 0         ; 0          ; 0         ; 0          ; 0         ; 0         ; 0            ; 0            ; 0           ; 0           ; 1         ; 1          ;
; cmd_d.read1  ; 0           ; 0         ; 0          ; 0         ; 0          ; 0         ; 0         ; 0            ; 0            ; 0           ; 1           ; 0         ; 1          ;
; cmd_d.reada  ; 0           ; 0         ; 0          ; 0         ; 0          ; 0         ; 0         ; 0            ; 0            ; 1           ; 0           ; 0         ; 1          ;
; cmd_d.write1 ; 0           ; 0         ; 0          ; 0         ; 0          ; 0         ; 0         ; 0            ; 1            ; 0           ; 0           ; 0         ; 1          ;
; cmd_d.writea ; 0           ; 0         ; 0          ; 0         ; 0          ; 0         ; 0         ; 1            ; 0            ; 0           ; 0           ; 0         ; 1          ;
; cmd_d.act    ; 0           ; 0         ; 0          ; 0         ; 0          ; 0         ; 1         ; 0            ; 0            ; 0           ; 0           ; 0         ; 1          ;
; cmd_d.pre    ; 0           ; 0         ; 0          ; 0         ; 0          ; 1         ; 0         ; 0            ; 0            ; 0           ; 0           ; 0         ; 1          ;
; cmd_d.pall   ; 0           ; 0         ; 0          ; 0         ; 1          ; 0         ; 0         ; 0            ; 0            ; 0           ; 0           ; 0         ; 1          ;
; cmd_d.ref    ; 0           ; 0         ; 0          ; 1         ; 0          ; 0         ; 0         ; 0            ; 0            ; 0           ; 0           ; 0         ; 1          ;
; cmd_d.self   ; 0           ; 0         ; 1          ; 0         ; 0          ; 0         ; 0         ; 0            ; 0            ; 0           ; 0           ; 0         ; 1          ;
; cmd_d.mrs    ; 0           ; 1         ; 0          ; 0         ; 0          ; 0         ; 0         ; 0            ; 0            ; 0           ; 0           ; 0         ; 1          ;
; cmd_d.idle1  ; 1           ; 0         ; 0          ; 0         ; 0          ; 0         ; 0         ; 0            ; 0            ; 0           ; 0           ; 0         ; 1          ;
+--------------+-------------+-----------+------------+-----------+------------+-----------+-----------+--------------+--------------+-------------+-------------+-----------+------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |nios_with_sdram|sdram_controller:my_sdram_0|p_s                                                                                                                                                                                                                                                                                            ;
+----------------+---------+--------------+-------------+---------------+---------------+--------------+---------------+--------------+---------------+----------------+----------------+----------------+---------------+----------+---------------+--------------+---------------+-------------+---------------+---------------+---------------+------------+
; Name           ; p_s.ref ; p_s.ref_nop2 ; p_s.ref_nop ; p_s.read_nop3 ; p_s.read_nop2 ; p_s.read_cas ; p_s.read_nop1 ; p_s.read_act ; p_s.write_cas ; p_s.write_nop3 ; p_s.write_nop2 ; p_s.write_nop1 ; p_s.write_act ; p_s.idle ; p_s.init_nop4 ; p_s.init_msr ; p_s.init_nop3 ; p_s.init_ar ; p_s.init_nop2 ; p_s.init_pall ; p_s.init_nop1 ; p_s.init_s ;
+----------------+---------+--------------+-------------+---------------+---------------+--------------+---------------+--------------+---------------+----------------+----------------+----------------+---------------+----------+---------------+--------------+---------------+-------------+---------------+---------------+---------------+------------+
; p_s.init_s     ; 0       ; 0            ; 0           ; 0             ; 0             ; 0            ; 0             ; 0            ; 0             ; 0              ; 0              ; 0              ; 0             ; 0        ; 0             ; 0            ; 0             ; 0           ; 0             ; 0             ; 0             ; 0          ;
; p_s.init_nop1  ; 0       ; 0            ; 0           ; 0             ; 0             ; 0            ; 0             ; 0            ; 0             ; 0              ; 0              ; 0              ; 0             ; 0        ; 0             ; 0            ; 0             ; 0           ; 0             ; 0             ; 1             ; 1          ;
; p_s.init_pall  ; 0       ; 0            ; 0           ; 0             ; 0             ; 0            ; 0             ; 0            ; 0             ; 0              ; 0              ; 0              ; 0             ; 0        ; 0             ; 0            ; 0             ; 0           ; 0             ; 1             ; 0             ; 1          ;
; p_s.init_nop2  ; 0       ; 0            ; 0           ; 0             ; 0             ; 0            ; 0             ; 0            ; 0             ; 0              ; 0              ; 0              ; 0             ; 0        ; 0             ; 0            ; 0             ; 0           ; 1             ; 0             ; 0             ; 1          ;
; p_s.init_ar    ; 0       ; 0            ; 0           ; 0             ; 0             ; 0            ; 0             ; 0            ; 0             ; 0              ; 0              ; 0              ; 0             ; 0        ; 0             ; 0            ; 0             ; 1           ; 0             ; 0             ; 0             ; 1          ;
; p_s.init_nop3  ; 0       ; 0            ; 0           ; 0             ; 0             ; 0            ; 0             ; 0            ; 0             ; 0              ; 0              ; 0              ; 0             ; 0        ; 0             ; 0            ; 1             ; 0           ; 0             ; 0             ; 0             ; 1          ;
; p_s.init_msr   ; 0       ; 0            ; 0           ; 0             ; 0             ; 0            ; 0             ; 0            ; 0             ; 0              ; 0              ; 0              ; 0             ; 0        ; 0             ; 1            ; 0             ; 0           ; 0             ; 0             ; 0             ; 1          ;
; p_s.init_nop4  ; 0       ; 0            ; 0           ; 0             ; 0             ; 0            ; 0             ; 0            ; 0             ; 0              ; 0              ; 0              ; 0             ; 0        ; 1             ; 0            ; 0             ; 0           ; 0             ; 0             ; 0             ; 1          ;
; p_s.idle       ; 0       ; 0            ; 0           ; 0             ; 0             ; 0            ; 0             ; 0            ; 0             ; 0              ; 0              ; 0              ; 0             ; 1        ; 0             ; 0            ; 0             ; 0           ; 0             ; 0             ; 0             ; 1          ;
; p_s.write_act  ; 0       ; 0            ; 0           ; 0             ; 0             ; 0            ; 0             ; 0            ; 0             ; 0              ; 0              ; 0              ; 1             ; 0        ; 0             ; 0            ; 0             ; 0           ; 0             ; 0             ; 0             ; 1          ;
; p_s.write_nop1 ; 0       ; 0            ; 0           ; 0             ; 0             ; 0            ; 0             ; 0            ; 0             ; 0              ; 0              ; 1              ; 0             ; 0        ; 0             ; 0            ; 0             ; 0           ; 0             ; 0             ; 0             ; 1          ;
; p_s.write_nop2 ; 0       ; 0            ; 0           ; 0             ; 0             ; 0            ; 0             ; 0            ; 0             ; 0              ; 1              ; 0              ; 0             ; 0        ; 0             ; 0            ; 0             ; 0           ; 0             ; 0             ; 0             ; 1          ;
; p_s.write_nop3 ; 0       ; 0            ; 0           ; 0             ; 0             ; 0            ; 0             ; 0            ; 0             ; 1              ; 0              ; 0              ; 0             ; 0        ; 0             ; 0            ; 0             ; 0           ; 0             ; 0             ; 0             ; 1          ;
; p_s.write_cas  ; 0       ; 0            ; 0           ; 0             ; 0             ; 0            ; 0             ; 0            ; 1             ; 0              ; 0              ; 0              ; 0             ; 0        ; 0             ; 0            ; 0             ; 0           ; 0             ; 0             ; 0             ; 1          ;
; p_s.read_act   ; 0       ; 0            ; 0           ; 0             ; 0             ; 0            ; 0             ; 1            ; 0             ; 0              ; 0              ; 0              ; 0             ; 0        ; 0             ; 0            ; 0             ; 0           ; 0             ; 0             ; 0             ; 1          ;
; p_s.read_nop1  ; 0       ; 0            ; 0           ; 0             ; 0             ; 0            ; 1             ; 0            ; 0             ; 0              ; 0              ; 0              ; 0             ; 0        ; 0             ; 0            ; 0             ; 0           ; 0             ; 0             ; 0             ; 1          ;
; p_s.read_cas   ; 0       ; 0            ; 0           ; 0             ; 0             ; 1            ; 0             ; 0            ; 0             ; 0              ; 0              ; 0              ; 0             ; 0        ; 0             ; 0            ; 0             ; 0           ; 0             ; 0             ; 0             ; 1          ;
; p_s.read_nop2  ; 0       ; 0            ; 0           ; 0             ; 1             ; 0            ; 0             ; 0            ; 0             ; 0              ; 0              ; 0              ; 0             ; 0        ; 0             ; 0            ; 0             ; 0           ; 0             ; 0             ; 0             ; 1          ;
; p_s.read_nop3  ; 0       ; 0            ; 0           ; 1             ; 0             ; 0            ; 0             ; 0            ; 0             ; 0              ; 0              ; 0              ; 0             ; 0        ; 0             ; 0            ; 0             ; 0           ; 0             ; 0             ; 0             ; 1          ;
; p_s.ref_nop    ; 0       ; 0            ; 1           ; 0             ; 0             ; 0            ; 0             ; 0            ; 0             ; 0              ; 0              ; 0              ; 0             ; 0        ; 0             ; 0            ; 0             ; 0           ; 0             ; 0             ; 0             ; 1          ;
; p_s.ref_nop2   ; 0       ; 1            ; 0           ; 0             ; 0             ; 0            ; 0             ; 0            ; 0             ; 0              ; 0              ; 0              ; 0             ; 0        ; 0             ; 0            ; 0             ; 0           ; 0             ; 0             ; 0             ; 1          ;
; p_s.ref        ; 1       ; 0            ; 0           ; 0             ; 0             ; 0            ; 0             ; 0            ; 0             ; 0              ; 0              ; 0              ; 0             ; 0        ; 0             ; 0            ; 0             ; 0           ; 0             ; 0             ; 0             ; 1          ;
+----------------+---------+--------------+-------------+---------------+---------------+--------------+---------------+--------------+---------------+----------------+----------------+----------------+---------------+----------+---------------+--------------+---------------+-------------+---------------+---------------+---------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Protected by Synthesis                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; Register Name                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Protected by Synthesis Attribute or Preserve Register Assignment ; Not to be Touched by Netlist Optimizations ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; nios_with_sdram_nios2_gen2_0:nios2_gen2_0|nios_with_sdram_nios2_gen2_0_cpu:cpu|nios_with_sdram_nios2_gen2_0_cpu_nios2_oci:the_nios_with_sdram_nios2_gen2_0_cpu_nios2_oci|nios_with_sdram_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_with_sdram_nios2_gen2_0_cpu_debug_slave_wrapper|nios_with_sdram_nios2_gen2_0_cpu_debug_slave_tck:the_nios_with_sdram_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0]       ; yes                                                              ; yes                                        ;
; nios_with_sdram_nios2_gen2_0:nios2_gen2_0|nios_with_sdram_nios2_gen2_0_cpu:cpu|nios_with_sdram_nios2_gen2_0_cpu_nios2_oci:the_nios_with_sdram_nios2_gen2_0_cpu_nios2_oci|nios_with_sdram_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_with_sdram_nios2_gen2_0_cpu_debug_slave_wrapper|nios_with_sdram_nios2_gen2_0_cpu_debug_slave_tck:the_nios_with_sdram_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0]       ; yes                                                              ; yes                                        ;
; altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[4]                                                                                                                                                                                                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; nios_with_sdram_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_with_sdram_jtag_uart_0_alt_jtag_atlantic|rvalid                                                                                                                                                                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; nios_with_sdram_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_with_sdram_jtag_uart_0_alt_jtag_atlantic|tck_t_dav                                                                                                                                                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; nios_with_sdram_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_with_sdram_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                                                                                                                                         ; yes                                                              ; yes                                        ;
; nios_with_sdram_nios2_gen2_0:nios2_gen2_0|nios_with_sdram_nios2_gen2_0_cpu:cpu|nios_with_sdram_nios2_gen2_0_cpu_nios2_oci:the_nios_with_sdram_nios2_gen2_0_cpu_nios2_oci|nios_with_sdram_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_with_sdram_nios2_gen2_0_cpu_debug_slave_wrapper|nios_with_sdram_nios2_gen2_0_cpu_debug_slave_tck:the_nios_with_sdram_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1        ; yes                                                              ; yes                                        ;
; nios_with_sdram_nios2_gen2_0:nios2_gen2_0|nios_with_sdram_nios2_gen2_0_cpu:cpu|nios_with_sdram_nios2_gen2_0_cpu_nios2_oci:the_nios_with_sdram_nios2_gen2_0_cpu_nios2_oci|nios_with_sdram_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_with_sdram_nios2_gen2_0_cpu_debug_slave_wrapper|nios_with_sdram_nios2_gen2_0_cpu_debug_slave_tck:the_nios_with_sdram_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1        ; yes                                                              ; yes                                        ;
; altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[3]                                                                                                                                                                                                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[2]                                                                                                                                                                                                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; nios_with_sdram_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_with_sdram_jtag_uart_0_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; nios_with_sdram_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_with_sdram_jtag_uart_0_alt_jtag_atlantic|rdata[7]                                                                                                                                                                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; nios_with_sdram_nios2_gen2_0:nios2_gen2_0|nios_with_sdram_nios2_gen2_0_cpu:cpu|nios_with_sdram_nios2_gen2_0_cpu_nios2_oci:the_nios_with_sdram_nios2_gen2_0_cpu_nios2_oci|nios_with_sdram_nios2_gen2_0_cpu_nios2_oci_debug:the_nios_with_sdram_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0]                                                                                                                      ; yes                                                              ; yes                                        ;
; nios_with_sdram_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_with_sdram_jtag_uart_0_alt_jtag_atlantic|rdata[0]                                                                                                                                                                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; nios_with_sdram_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_with_sdram_jtag_uart_0_alt_jtag_atlantic|read_req                                                                                                                                                                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; nios_with_sdram_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_with_sdram_jtag_uart_0_alt_jtag_atlantic|wdata[4]                                                                                                                                                                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; nios_with_sdram_nios2_gen2_0:nios2_gen2_0|nios_with_sdram_nios2_gen2_0_cpu:cpu|nios_with_sdram_nios2_gen2_0_cpu_nios2_oci:the_nios_with_sdram_nios2_gen2_0_cpu_nios2_oci|nios_with_sdram_nios2_gen2_0_cpu_nios2_oci_debug:the_nios_with_sdram_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|din_s1                                                                                                                       ; yes                                                              ; yes                                        ;
; nios_with_sdram_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_with_sdram_jtag_uart_0_alt_jtag_atlantic|wdata[0]                                                                                                                                                                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; nios_with_sdram_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_with_sdram_jtag_uart_0_alt_jtag_atlantic|wdata[1]                                                                                                                                                                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; nios_with_sdram_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_with_sdram_jtag_uart_0_alt_jtag_atlantic|wdata[2]                                                                                                                                                                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; nios_with_sdram_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_with_sdram_jtag_uart_0_alt_jtag_atlantic|wdata[3]                                                                                                                                                                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; nios_with_sdram_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_with_sdram_jtag_uart_0_alt_jtag_atlantic|wdata[5]                                                                                                                                                                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; nios_with_sdram_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_with_sdram_jtag_uart_0_alt_jtag_atlantic|wdata[7]                                                                                                                                                                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; nios_with_sdram_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_with_sdram_jtag_uart_0_alt_jtag_atlantic|wdata[6]                                                                                                                                                                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; nios_with_sdram_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_with_sdram_jtag_uart_0_alt_jtag_atlantic|rdata[1]                                                                                                                                                                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; nios_with_sdram_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_with_sdram_jtag_uart_0_alt_jtag_atlantic|read                                                                                                                                                                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; nios_with_sdram_nios2_gen2_0:nios2_gen2_0|nios_with_sdram_nios2_gen2_0_cpu:cpu|nios_with_sdram_nios2_gen2_0_cpu_nios2_oci:the_nios_with_sdram_nios2_gen2_0_cpu_nios2_oci|nios_with_sdram_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_with_sdram_nios2_gen2_0_cpu_debug_slave_wrapper|nios_with_sdram_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_with_sdram_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0] ; yes                                                              ; yes                                        ;
; nios_with_sdram_nios2_gen2_0:nios2_gen2_0|nios_with_sdram_nios2_gen2_0_cpu:cpu|nios_with_sdram_nios2_gen2_0_cpu_nios2_oci:the_nios_with_sdram_nios2_gen2_0_cpu_nios2_oci|nios_with_sdram_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_with_sdram_nios2_gen2_0_cpu_debug_slave_wrapper|nios_with_sdram_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_with_sdram_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|dreg[0] ; yes                                                              ; yes                                        ;
; nios_with_sdram_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_with_sdram_jtag_uart_0_alt_jtag_atlantic|write_valid                                                                                                                                                                                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; nios_with_sdram_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_with_sdram_jtag_uart_0_alt_jtag_atlantic|rdata[2]                                                                                                                                                                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; nios_with_sdram_nios2_gen2_0:nios2_gen2_0|nios_with_sdram_nios2_gen2_0_cpu:cpu|nios_with_sdram_nios2_gen2_0_cpu_nios2_oci:the_nios_with_sdram_nios2_gen2_0_cpu_nios2_oci|nios_with_sdram_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_with_sdram_nios2_gen2_0_cpu_debug_slave_wrapper|nios_with_sdram_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_with_sdram_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1  ; yes                                                              ; yes                                        ;
; nios_with_sdram_nios2_gen2_0:nios2_gen2_0|nios_with_sdram_nios2_gen2_0_cpu:cpu|nios_with_sdram_nios2_gen2_0_cpu_nios2_oci:the_nios_with_sdram_nios2_gen2_0_cpu_nios2_oci|nios_with_sdram_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_with_sdram_nios2_gen2_0_cpu_debug_slave_wrapper|nios_with_sdram_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_with_sdram_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|din_s1  ; yes                                                              ; yes                                        ;
; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; nios_with_sdram_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_with_sdram_jtag_uart_0_alt_jtag_atlantic|write                                                                                                                                                                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; nios_with_sdram_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_with_sdram_jtag_uart_0_alt_jtag_atlantic|rdata[6]                                                                                                                                                                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; nios_with_sdram_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_with_sdram_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; nios_with_sdram_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_with_sdram_jtag_uart_0_alt_jtag_atlantic|rdata[3]                                                                                                                                                                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; nios_with_sdram_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_with_sdram_jtag_uart_0_alt_jtag_atlantic|rdata[4]                                                                                                                                                                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; nios_with_sdram_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_with_sdram_jtag_uart_0_alt_jtag_atlantic|rdata[5]                                                                                                                                                                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; Total number of protected registers is 44                                                                                                                                                                                                                                                                                                                                                                                                                       ;                                                                  ;                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                                                                                                                                                                                                                           ; Reason for Removal                                                                                                                                                                                                                                                                                                                                                                                                  ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; nios_with_sdram_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:my_sdram_0_avalon_slave_0_rsp_width_adapter|p0_use_reg                                                                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                              ;
; nios_with_sdram_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:my_sdram_0_avalon_slave_0_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                                         ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                                                                                                                                                         ;
; nios_with_sdram_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:my_sdram_0_avalon_slave_0_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                                                                                           ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                                                                                                                                                         ;
; nios_with_sdram_mm_interconnect_0:mm_interconnect_0|nios_with_sdram_mm_interconnect_0_cmd_mux:cmd_mux_004|locked[0,1]                                                                                                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                              ;
; nios_with_sdram_mm_interconnect_0:mm_interconnect_0|nios_with_sdram_mm_interconnect_0_cmd_mux:cmd_mux_003|locked[0,1]                                                                                                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                              ;
; nios_with_sdram_mm_interconnect_0:mm_interconnect_0|nios_with_sdram_mm_interconnect_0_cmd_mux:cmd_mux_002|locked[0,1]                                                                                                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                              ;
; nios_with_sdram_mm_interconnect_0:mm_interconnect_0|nios_with_sdram_mm_interconnect_0_cmd_mux:cmd_mux_001|locked[0,1]                                                                                                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                              ;
; nios_with_sdram_mm_interconnect_0:mm_interconnect_0|nios_with_sdram_mm_interconnect_0_cmd_mux:cmd_mux|locked[0,1]                                                                                                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                              ;
; nios_with_sdram_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator|av_chipselect_pre                                                                                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                              ;
; nios_with_sdram_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:shift_clk_pll_slave_translator|av_readdata_pre[2..31]                                                                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                              ;
; nios_with_sdram_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[11,23..31]                                                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                              ;
; nios_with_sdram_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_chipselect_pre                                                                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                              ;
; nios_with_sdram_nios2_gen2_0:nios2_gen2_0|nios_with_sdram_nios2_gen2_0_cpu:cpu|W_rf_ecc_recoverable_valid                                                                                                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                              ;
; nios_with_sdram_nios2_gen2_0:nios2_gen2_0|nios_with_sdram_nios2_gen2_0_cpu:cpu|W1_rf_ecc_recoverable_valid                                                                                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                              ;
; nios_with_sdram_nios2_gen2_0:nios2_gen2_0|nios_with_sdram_nios2_gen2_0_cpu:cpu|W_rf_ecc_unrecoverable_valid                                                                                                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                              ;
; nios_with_sdram_nios2_gen2_0:nios2_gen2_0|nios_with_sdram_nios2_gen2_0_cpu:cpu|W_ienable_reg[1..31]                                                                                                                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                              ;
; nios_with_sdram_nios2_gen2_0:nios2_gen2_0|nios_with_sdram_nios2_gen2_0_cpu:cpu|W_ipending_reg[1..31]                                                                                                                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                              ;
; nios_with_sdram_nios2_gen2_0:nios2_gen2_0|nios_with_sdram_nios2_gen2_0_cpu:cpu|W_cdsr_reg[0..31]                                                                                                                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                              ;
; nios_with_sdram_nios2_gen2_0:nios2_gen2_0|nios_with_sdram_nios2_gen2_0_cpu:cpu|R_ctrl_custom                                                                                                                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                              ;
; nios_with_sdram_nios2_gen2_0:nios2_gen2_0|nios_with_sdram_nios2_gen2_0_cpu:cpu|R_ctrl_crst                                                                                                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                              ;
; nios_with_sdram_nios2_gen2_0:nios2_gen2_0|nios_with_sdram_nios2_gen2_0_cpu:cpu|R_ctrl_ld_ex                                                                                                                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                              ;
; nios_with_sdram_nios2_gen2_0:nios2_gen2_0|nios_with_sdram_nios2_gen2_0_cpu:cpu|R_ctrl_st_ex                                                                                                                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                              ;
; nios_with_sdram_nios2_gen2_0:nios2_gen2_0|nios_with_sdram_nios2_gen2_0_cpu:cpu|nios_with_sdram_nios2_gen2_0_cpu_nios2_oci:the_nios_with_sdram_nios2_gen2_0_cpu_nios2_oci|nios_with_sdram_nios2_gen2_0_cpu_nios2_oci_im:the_nios_with_sdram_nios2_gen2_0_cpu_nios2_oci_im|trc_wrap                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                              ;
; nios_with_sdram_nios2_gen2_0:nios2_gen2_0|nios_with_sdram_nios2_gen2_0_cpu:cpu|nios_with_sdram_nios2_gen2_0_cpu_nios2_oci:the_nios_with_sdram_nios2_gen2_0_cpu_nios2_oci|nios_with_sdram_nios2_gen2_0_cpu_nios2_oci_im:the_nios_with_sdram_nios2_gen2_0_cpu_nios2_oci_im|trc_im_addr[0..6]                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                              ;
; nios_with_sdram_nios2_gen2_0:nios2_gen2_0|nios_with_sdram_nios2_gen2_0_cpu:cpu|nios_with_sdram_nios2_gen2_0_cpu_nios2_oci:the_nios_with_sdram_nios2_gen2_0_cpu_nios2_oci|nios_with_sdram_nios2_gen2_0_cpu_nios2_oci_dbrk:the_nios_with_sdram_nios2_gen2_0_cpu_nios2_oci_dbrk|dbrk_goto1                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                              ;
; nios_with_sdram_nios2_gen2_0:nios2_gen2_0|nios_with_sdram_nios2_gen2_0_cpu:cpu|nios_with_sdram_nios2_gen2_0_cpu_nios2_oci:the_nios_with_sdram_nios2_gen2_0_cpu_nios2_oci|nios_with_sdram_nios2_gen2_0_cpu_nios2_oci_dbrk:the_nios_with_sdram_nios2_gen2_0_cpu_nios2_oci_dbrk|dbrk_break_pulse                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                              ;
; nios_with_sdram_nios2_gen2_0:nios2_gen2_0|nios_with_sdram_nios2_gen2_0_cpu:cpu|nios_with_sdram_nios2_gen2_0_cpu_nios2_oci:the_nios_with_sdram_nios2_gen2_0_cpu_nios2_oci|nios_with_sdram_nios2_gen2_0_cpu_nios2_oci_dbrk:the_nios_with_sdram_nios2_gen2_0_cpu_nios2_oci_dbrk|dbrk_goto0                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                              ;
; nios_with_sdram_nios2_gen2_0:nios2_gen2_0|nios_with_sdram_nios2_gen2_0_cpu:cpu|nios_with_sdram_nios2_gen2_0_cpu_nios2_oci:the_nios_with_sdram_nios2_gen2_0_cpu_nios2_oci|nios_with_sdram_nios2_gen2_0_cpu_nios2_oci_xbrk:the_nios_with_sdram_nios2_gen2_0_cpu_nios2_oci_xbrk|xbrk_break                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                              ;
; sdram_controller:my_sdram_0|command[7]                                                                                                                                                                                                                                                                                                                                                                  ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                              ;
; sdram_controller:my_sdram_0|command[1,2,6]                                                                                                                                                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                              ;
; nios_with_sdram_nios2_gen2_0:nios2_gen2_0|nios_with_sdram_nios2_gen2_0_cpu:cpu|W_control_rd_data[1..31]                                                                                                                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                              ;
; nios_with_sdram_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:my_sdram_0_avalon_slave_0_rsp_width_adapter|p0_reg_endofpacket                                                                                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                         ;
; nios_with_sdram_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:my_sdram_0_avalon_slave_0_rsp_width_adapter|p0_reg_data_field[0..15]                                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                         ;
; nios_with_sdram_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:my_sdram_0_avalon_slave_0_rsp_width_adapter|p0_reg_address_field[1]                                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                         ;
; nios_with_sdram_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:my_sdram_0_avalon_slave_0_rsp_width_adapter|p0_reg_byte_cnt_field[0..2]                                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                         ;
; nios_with_sdram_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:my_sdram_0_avalon_slave_0_rsp_width_adapter|p0_reg_channel[0,1]                                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                         ;
; nios_with_sdram_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:my_sdram_0_avalon_slave_0_rsp_width_adapter|p0_reg_ori_burst_size[0..2]                                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                         ;
; nios_with_sdram_nios2_gen2_0:nios2_gen2_0|nios_with_sdram_nios2_gen2_0_cpu:cpu|W_up_ex_mon_state                                                                                                                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                         ;
; nios_with_sdram_nios2_gen2_0:nios2_gen2_0|nios_with_sdram_nios2_gen2_0_cpu:cpu|nios_with_sdram_nios2_gen2_0_cpu_nios2_oci:the_nios_with_sdram_nios2_gen2_0_cpu_nios2_oci|nios_with_sdram_nios2_gen2_0_cpu_nios2_avalon_reg:the_nios_with_sdram_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[1]                                                                                                         ; Merged with nios_with_sdram_nios2_gen2_0:nios2_gen2_0|nios_with_sdram_nios2_gen2_0_cpu:cpu|nios_with_sdram_nios2_gen2_0_cpu_nios2_oci:the_nios_with_sdram_nios2_gen2_0_cpu_nios2_oci|nios_with_sdram_nios2_gen2_0_cpu_nios2_avalon_reg:the_nios_with_sdram_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[2]                                                                                                         ;
; nios_with_sdram_nios2_gen2_0:nios2_gen2_0|nios_with_sdram_nios2_gen2_0_cpu:cpu|nios_with_sdram_nios2_gen2_0_cpu_nios2_oci:the_nios_with_sdram_nios2_gen2_0_cpu_nios2_oci|nios_with_sdram_nios2_gen2_0_cpu_nios2_avalon_reg:the_nios_with_sdram_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[2]                                                                                                         ; Merged with nios_with_sdram_nios2_gen2_0:nios2_gen2_0|nios_with_sdram_nios2_gen2_0_cpu:cpu|nios_with_sdram_nios2_gen2_0_cpu_nios2_oci:the_nios_with_sdram_nios2_gen2_0_cpu_nios2_oci|nios_with_sdram_nios2_gen2_0_cpu_nios2_avalon_reg:the_nios_with_sdram_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[3]                                                                                                         ;
; nios_with_sdram_nios2_gen2_0:nios2_gen2_0|nios_with_sdram_nios2_gen2_0_cpu:cpu|nios_with_sdram_nios2_gen2_0_cpu_nios2_oci:the_nios_with_sdram_nios2_gen2_0_cpu_nios2_oci|nios_with_sdram_nios2_gen2_0_cpu_nios2_avalon_reg:the_nios_with_sdram_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[3]                                                                                                         ; Merged with nios_with_sdram_nios2_gen2_0:nios2_gen2_0|nios_with_sdram_nios2_gen2_0_cpu:cpu|nios_with_sdram_nios2_gen2_0_cpu_nios2_oci:the_nios_with_sdram_nios2_gen2_0_cpu_nios2_oci|nios_with_sdram_nios2_gen2_0_cpu_nios2_avalon_reg:the_nios_with_sdram_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[4]                                                                                                         ;
; nios_with_sdram_nios2_gen2_0:nios2_gen2_0|nios_with_sdram_nios2_gen2_0_cpu:cpu|nios_with_sdram_nios2_gen2_0_cpu_nios2_oci:the_nios_with_sdram_nios2_gen2_0_cpu_nios2_oci|nios_with_sdram_nios2_gen2_0_cpu_nios2_avalon_reg:the_nios_with_sdram_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[4]                                                                                                         ; Merged with nios_with_sdram_nios2_gen2_0:nios2_gen2_0|nios_with_sdram_nios2_gen2_0_cpu:cpu|nios_with_sdram_nios2_gen2_0_cpu_nios2_oci:the_nios_with_sdram_nios2_gen2_0_cpu_nios2_oci|nios_with_sdram_nios2_gen2_0_cpu_nios2_avalon_reg:the_nios_with_sdram_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[5]                                                                                                         ;
; nios_with_sdram_nios2_gen2_0:nios2_gen2_0|nios_with_sdram_nios2_gen2_0_cpu:cpu|nios_with_sdram_nios2_gen2_0_cpu_nios2_oci:the_nios_with_sdram_nios2_gen2_0_cpu_nios2_oci|nios_with_sdram_nios2_gen2_0_cpu_nios2_avalon_reg:the_nios_with_sdram_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[5]                                                                                                         ; Merged with nios_with_sdram_nios2_gen2_0:nios2_gen2_0|nios_with_sdram_nios2_gen2_0_cpu:cpu|nios_with_sdram_nios2_gen2_0_cpu_nios2_oci:the_nios_with_sdram_nios2_gen2_0_cpu_nios2_oci|nios_with_sdram_nios2_gen2_0_cpu_nios2_avalon_reg:the_nios_with_sdram_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[6]                                                                                                         ;
; nios_with_sdram_nios2_gen2_0:nios2_gen2_0|nios_with_sdram_nios2_gen2_0_cpu:cpu|nios_with_sdram_nios2_gen2_0_cpu_nios2_oci:the_nios_with_sdram_nios2_gen2_0_cpu_nios2_oci|nios_with_sdram_nios2_gen2_0_cpu_nios2_avalon_reg:the_nios_with_sdram_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[6]                                                                                                         ; Merged with nios_with_sdram_nios2_gen2_0:nios2_gen2_0|nios_with_sdram_nios2_gen2_0_cpu:cpu|nios_with_sdram_nios2_gen2_0_cpu_nios2_oci:the_nios_with_sdram_nios2_gen2_0_cpu_nios2_oci|nios_with_sdram_nios2_gen2_0_cpu_nios2_avalon_reg:the_nios_with_sdram_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[7]                                                                                                         ;
; nios_with_sdram_nios2_gen2_0:nios2_gen2_0|nios_with_sdram_nios2_gen2_0_cpu:cpu|nios_with_sdram_nios2_gen2_0_cpu_nios2_oci:the_nios_with_sdram_nios2_gen2_0_cpu_nios2_oci|nios_with_sdram_nios2_gen2_0_cpu_nios2_avalon_reg:the_nios_with_sdram_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[7]                                                                                                         ; Merged with nios_with_sdram_nios2_gen2_0:nios2_gen2_0|nios_with_sdram_nios2_gen2_0_cpu:cpu|nios_with_sdram_nios2_gen2_0_cpu_nios2_oci:the_nios_with_sdram_nios2_gen2_0_cpu_nios2_oci|nios_with_sdram_nios2_gen2_0_cpu_nios2_avalon_reg:the_nios_with_sdram_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[8]                                                                                                         ;
; nios_with_sdram_nios2_gen2_0:nios2_gen2_0|nios_with_sdram_nios2_gen2_0_cpu:cpu|nios_with_sdram_nios2_gen2_0_cpu_nios2_oci:the_nios_with_sdram_nios2_gen2_0_cpu_nios2_oci|nios_with_sdram_nios2_gen2_0_cpu_nios2_avalon_reg:the_nios_with_sdram_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[8]                                                                                                         ; Merged with nios_with_sdram_nios2_gen2_0:nios2_gen2_0|nios_with_sdram_nios2_gen2_0_cpu:cpu|nios_with_sdram_nios2_gen2_0_cpu_nios2_oci:the_nios_with_sdram_nios2_gen2_0_cpu_nios2_oci|nios_with_sdram_nios2_gen2_0_cpu_nios2_avalon_reg:the_nios_with_sdram_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[9]                                                                                                         ;
; nios_with_sdram_nios2_gen2_0:nios2_gen2_0|nios_with_sdram_nios2_gen2_0_cpu:cpu|nios_with_sdram_nios2_gen2_0_cpu_nios2_oci:the_nios_with_sdram_nios2_gen2_0_cpu_nios2_oci|nios_with_sdram_nios2_gen2_0_cpu_nios2_avalon_reg:the_nios_with_sdram_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[9]                                                                                                         ; Merged with nios_with_sdram_nios2_gen2_0:nios2_gen2_0|nios_with_sdram_nios2_gen2_0_cpu:cpu|nios_with_sdram_nios2_gen2_0_cpu_nios2_oci:the_nios_with_sdram_nios2_gen2_0_cpu_nios2_oci|nios_with_sdram_nios2_gen2_0_cpu_nios2_avalon_reg:the_nios_with_sdram_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[10]                                                                                                        ;
; nios_with_sdram_nios2_gen2_0:nios2_gen2_0|nios_with_sdram_nios2_gen2_0_cpu:cpu|nios_with_sdram_nios2_gen2_0_cpu_nios2_oci:the_nios_with_sdram_nios2_gen2_0_cpu_nios2_oci|nios_with_sdram_nios2_gen2_0_cpu_nios2_avalon_reg:the_nios_with_sdram_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[10]                                                                                                        ; Merged with nios_with_sdram_nios2_gen2_0:nios2_gen2_0|nios_with_sdram_nios2_gen2_0_cpu:cpu|nios_with_sdram_nios2_gen2_0_cpu_nios2_oci:the_nios_with_sdram_nios2_gen2_0_cpu_nios2_oci|nios_with_sdram_nios2_gen2_0_cpu_nios2_avalon_reg:the_nios_with_sdram_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[11]                                                                                                        ;
; nios_with_sdram_nios2_gen2_0:nios2_gen2_0|nios_with_sdram_nios2_gen2_0_cpu:cpu|nios_with_sdram_nios2_gen2_0_cpu_nios2_oci:the_nios_with_sdram_nios2_gen2_0_cpu_nios2_oci|nios_with_sdram_nios2_gen2_0_cpu_nios2_avalon_reg:the_nios_with_sdram_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[11]                                                                                                        ; Merged with nios_with_sdram_nios2_gen2_0:nios2_gen2_0|nios_with_sdram_nios2_gen2_0_cpu:cpu|nios_with_sdram_nios2_gen2_0_cpu_nios2_oci:the_nios_with_sdram_nios2_gen2_0_cpu_nios2_oci|nios_with_sdram_nios2_gen2_0_cpu_nios2_avalon_reg:the_nios_with_sdram_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[12]                                                                                                        ;
; nios_with_sdram_nios2_gen2_0:nios2_gen2_0|nios_with_sdram_nios2_gen2_0_cpu:cpu|nios_with_sdram_nios2_gen2_0_cpu_nios2_oci:the_nios_with_sdram_nios2_gen2_0_cpu_nios2_oci|nios_with_sdram_nios2_gen2_0_cpu_nios2_avalon_reg:the_nios_with_sdram_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[12]                                                                                                        ; Merged with nios_with_sdram_nios2_gen2_0:nios2_gen2_0|nios_with_sdram_nios2_gen2_0_cpu:cpu|nios_with_sdram_nios2_gen2_0_cpu_nios2_oci:the_nios_with_sdram_nios2_gen2_0_cpu_nios2_oci|nios_with_sdram_nios2_gen2_0_cpu_nios2_avalon_reg:the_nios_with_sdram_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[13]                                                                                                        ;
; nios_with_sdram_nios2_gen2_0:nios2_gen2_0|nios_with_sdram_nios2_gen2_0_cpu:cpu|nios_with_sdram_nios2_gen2_0_cpu_nios2_oci:the_nios_with_sdram_nios2_gen2_0_cpu_nios2_oci|nios_with_sdram_nios2_gen2_0_cpu_nios2_avalon_reg:the_nios_with_sdram_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[13]                                                                                                        ; Merged with nios_with_sdram_nios2_gen2_0:nios2_gen2_0|nios_with_sdram_nios2_gen2_0_cpu:cpu|nios_with_sdram_nios2_gen2_0_cpu_nios2_oci:the_nios_with_sdram_nios2_gen2_0_cpu_nios2_oci|nios_with_sdram_nios2_gen2_0_cpu_nios2_avalon_reg:the_nios_with_sdram_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[14]                                                                                                        ;
; nios_with_sdram_nios2_gen2_0:nios2_gen2_0|nios_with_sdram_nios2_gen2_0_cpu:cpu|nios_with_sdram_nios2_gen2_0_cpu_nios2_oci:the_nios_with_sdram_nios2_gen2_0_cpu_nios2_oci|nios_with_sdram_nios2_gen2_0_cpu_nios2_avalon_reg:the_nios_with_sdram_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[14]                                                                                                        ; Merged with nios_with_sdram_nios2_gen2_0:nios2_gen2_0|nios_with_sdram_nios2_gen2_0_cpu:cpu|nios_with_sdram_nios2_gen2_0_cpu_nios2_oci:the_nios_with_sdram_nios2_gen2_0_cpu_nios2_oci|nios_with_sdram_nios2_gen2_0_cpu_nios2_avalon_reg:the_nios_with_sdram_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[15]                                                                                                        ;
; nios_with_sdram_nios2_gen2_0:nios2_gen2_0|nios_with_sdram_nios2_gen2_0_cpu:cpu|nios_with_sdram_nios2_gen2_0_cpu_nios2_oci:the_nios_with_sdram_nios2_gen2_0_cpu_nios2_oci|nios_with_sdram_nios2_gen2_0_cpu_nios2_avalon_reg:the_nios_with_sdram_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[15]                                                                                                        ; Merged with nios_with_sdram_nios2_gen2_0:nios2_gen2_0|nios_with_sdram_nios2_gen2_0_cpu:cpu|nios_with_sdram_nios2_gen2_0_cpu_nios2_oci:the_nios_with_sdram_nios2_gen2_0_cpu_nios2_oci|nios_with_sdram_nios2_gen2_0_cpu_nios2_avalon_reg:the_nios_with_sdram_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[16]                                                                                                        ;
; nios_with_sdram_nios2_gen2_0:nios2_gen2_0|nios_with_sdram_nios2_gen2_0_cpu:cpu|nios_with_sdram_nios2_gen2_0_cpu_nios2_oci:the_nios_with_sdram_nios2_gen2_0_cpu_nios2_oci|nios_with_sdram_nios2_gen2_0_cpu_nios2_avalon_reg:the_nios_with_sdram_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[16]                                                                                                        ; Merged with nios_with_sdram_nios2_gen2_0:nios2_gen2_0|nios_with_sdram_nios2_gen2_0_cpu:cpu|nios_with_sdram_nios2_gen2_0_cpu_nios2_oci:the_nios_with_sdram_nios2_gen2_0_cpu_nios2_oci|nios_with_sdram_nios2_gen2_0_cpu_nios2_avalon_reg:the_nios_with_sdram_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[17]                                                                                                        ;
; nios_with_sdram_nios2_gen2_0:nios2_gen2_0|nios_with_sdram_nios2_gen2_0_cpu:cpu|nios_with_sdram_nios2_gen2_0_cpu_nios2_oci:the_nios_with_sdram_nios2_gen2_0_cpu_nios2_oci|nios_with_sdram_nios2_gen2_0_cpu_nios2_avalon_reg:the_nios_with_sdram_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[17]                                                                                                        ; Merged with nios_with_sdram_nios2_gen2_0:nios2_gen2_0|nios_with_sdram_nios2_gen2_0_cpu:cpu|nios_with_sdram_nios2_gen2_0_cpu_nios2_oci:the_nios_with_sdram_nios2_gen2_0_cpu_nios2_oci|nios_with_sdram_nios2_gen2_0_cpu_nios2_avalon_reg:the_nios_with_sdram_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[18]                                                                                                        ;
; nios_with_sdram_nios2_gen2_0:nios2_gen2_0|nios_with_sdram_nios2_gen2_0_cpu:cpu|nios_with_sdram_nios2_gen2_0_cpu_nios2_oci:the_nios_with_sdram_nios2_gen2_0_cpu_nios2_oci|nios_with_sdram_nios2_gen2_0_cpu_nios2_avalon_reg:the_nios_with_sdram_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[18]                                                                                                        ; Merged with nios_with_sdram_nios2_gen2_0:nios2_gen2_0|nios_with_sdram_nios2_gen2_0_cpu:cpu|nios_with_sdram_nios2_gen2_0_cpu_nios2_oci:the_nios_with_sdram_nios2_gen2_0_cpu_nios2_oci|nios_with_sdram_nios2_gen2_0_cpu_nios2_avalon_reg:the_nios_with_sdram_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[19]                                                                                                        ;
; nios_with_sdram_nios2_gen2_0:nios2_gen2_0|nios_with_sdram_nios2_gen2_0_cpu:cpu|nios_with_sdram_nios2_gen2_0_cpu_nios2_oci:the_nios_with_sdram_nios2_gen2_0_cpu_nios2_oci|nios_with_sdram_nios2_gen2_0_cpu_nios2_avalon_reg:the_nios_with_sdram_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[19]                                                                                                        ; Merged with nios_with_sdram_nios2_gen2_0:nios2_gen2_0|nios_with_sdram_nios2_gen2_0_cpu:cpu|nios_with_sdram_nios2_gen2_0_cpu_nios2_oci:the_nios_with_sdram_nios2_gen2_0_cpu_nios2_oci|nios_with_sdram_nios2_gen2_0_cpu_nios2_avalon_reg:the_nios_with_sdram_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[20]                                                                                                        ;
; nios_with_sdram_nios2_gen2_0:nios2_gen2_0|nios_with_sdram_nios2_gen2_0_cpu:cpu|nios_with_sdram_nios2_gen2_0_cpu_nios2_oci:the_nios_with_sdram_nios2_gen2_0_cpu_nios2_oci|nios_with_sdram_nios2_gen2_0_cpu_nios2_avalon_reg:the_nios_with_sdram_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[20]                                                                                                        ; Merged with nios_with_sdram_nios2_gen2_0:nios2_gen2_0|nios_with_sdram_nios2_gen2_0_cpu:cpu|nios_with_sdram_nios2_gen2_0_cpu_nios2_oci:the_nios_with_sdram_nios2_gen2_0_cpu_nios2_oci|nios_with_sdram_nios2_gen2_0_cpu_nios2_avalon_reg:the_nios_with_sdram_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[21]                                                                                                        ;
; nios_with_sdram_nios2_gen2_0:nios2_gen2_0|nios_with_sdram_nios2_gen2_0_cpu:cpu|nios_with_sdram_nios2_gen2_0_cpu_nios2_oci:the_nios_with_sdram_nios2_gen2_0_cpu_nios2_oci|nios_with_sdram_nios2_gen2_0_cpu_nios2_avalon_reg:the_nios_with_sdram_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[21]                                                                                                        ; Merged with nios_with_sdram_nios2_gen2_0:nios2_gen2_0|nios_with_sdram_nios2_gen2_0_cpu:cpu|nios_with_sdram_nios2_gen2_0_cpu_nios2_oci:the_nios_with_sdram_nios2_gen2_0_cpu_nios2_oci|nios_with_sdram_nios2_gen2_0_cpu_nios2_avalon_reg:the_nios_with_sdram_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[22]                                                                                                        ;
; nios_with_sdram_nios2_gen2_0:nios2_gen2_0|nios_with_sdram_nios2_gen2_0_cpu:cpu|nios_with_sdram_nios2_gen2_0_cpu_nios2_oci:the_nios_with_sdram_nios2_gen2_0_cpu_nios2_oci|nios_with_sdram_nios2_gen2_0_cpu_nios2_avalon_reg:the_nios_with_sdram_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[22]                                                                                                        ; Merged with nios_with_sdram_nios2_gen2_0:nios2_gen2_0|nios_with_sdram_nios2_gen2_0_cpu:cpu|nios_with_sdram_nios2_gen2_0_cpu_nios2_oci:the_nios_with_sdram_nios2_gen2_0_cpu_nios2_oci|nios_with_sdram_nios2_gen2_0_cpu_nios2_avalon_reg:the_nios_with_sdram_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[23]                                                                                                        ;
; nios_with_sdram_nios2_gen2_0:nios2_gen2_0|nios_with_sdram_nios2_gen2_0_cpu:cpu|nios_with_sdram_nios2_gen2_0_cpu_nios2_oci:the_nios_with_sdram_nios2_gen2_0_cpu_nios2_oci|nios_with_sdram_nios2_gen2_0_cpu_nios2_avalon_reg:the_nios_with_sdram_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[23]                                                                                                        ; Merged with nios_with_sdram_nios2_gen2_0:nios2_gen2_0|nios_with_sdram_nios2_gen2_0_cpu:cpu|nios_with_sdram_nios2_gen2_0_cpu_nios2_oci:the_nios_with_sdram_nios2_gen2_0_cpu_nios2_oci|nios_with_sdram_nios2_gen2_0_cpu_nios2_avalon_reg:the_nios_with_sdram_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[24]                                                                                                        ;
; nios_with_sdram_nios2_gen2_0:nios2_gen2_0|nios_with_sdram_nios2_gen2_0_cpu:cpu|nios_with_sdram_nios2_gen2_0_cpu_nios2_oci:the_nios_with_sdram_nios2_gen2_0_cpu_nios2_oci|nios_with_sdram_nios2_gen2_0_cpu_nios2_avalon_reg:the_nios_with_sdram_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[24]                                                                                                        ; Merged with nios_with_sdram_nios2_gen2_0:nios2_gen2_0|nios_with_sdram_nios2_gen2_0_cpu:cpu|nios_with_sdram_nios2_gen2_0_cpu_nios2_oci:the_nios_with_sdram_nios2_gen2_0_cpu_nios2_oci|nios_with_sdram_nios2_gen2_0_cpu_nios2_avalon_reg:the_nios_with_sdram_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[25]                                                                                                        ;
; nios_with_sdram_nios2_gen2_0:nios2_gen2_0|nios_with_sdram_nios2_gen2_0_cpu:cpu|nios_with_sdram_nios2_gen2_0_cpu_nios2_oci:the_nios_with_sdram_nios2_gen2_0_cpu_nios2_oci|nios_with_sdram_nios2_gen2_0_cpu_nios2_avalon_reg:the_nios_with_sdram_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[25]                                                                                                        ; Merged with nios_with_sdram_nios2_gen2_0:nios2_gen2_0|nios_with_sdram_nios2_gen2_0_cpu:cpu|nios_with_sdram_nios2_gen2_0_cpu_nios2_oci:the_nios_with_sdram_nios2_gen2_0_cpu_nios2_oci|nios_with_sdram_nios2_gen2_0_cpu_nios2_avalon_reg:the_nios_with_sdram_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[26]                                                                                                        ;
; nios_with_sdram_nios2_gen2_0:nios2_gen2_0|nios_with_sdram_nios2_gen2_0_cpu:cpu|nios_with_sdram_nios2_gen2_0_cpu_nios2_oci:the_nios_with_sdram_nios2_gen2_0_cpu_nios2_oci|nios_with_sdram_nios2_gen2_0_cpu_nios2_avalon_reg:the_nios_with_sdram_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[26]                                                                                                        ; Merged with nios_with_sdram_nios2_gen2_0:nios2_gen2_0|nios_with_sdram_nios2_gen2_0_cpu:cpu|nios_with_sdram_nios2_gen2_0_cpu_nios2_oci:the_nios_with_sdram_nios2_gen2_0_cpu_nios2_oci|nios_with_sdram_nios2_gen2_0_cpu_nios2_avalon_reg:the_nios_with_sdram_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[27]                                                                                                        ;
; nios_with_sdram_nios2_gen2_0:nios2_gen2_0|nios_with_sdram_nios2_gen2_0_cpu:cpu|nios_with_sdram_nios2_gen2_0_cpu_nios2_oci:the_nios_with_sdram_nios2_gen2_0_cpu_nios2_oci|nios_with_sdram_nios2_gen2_0_cpu_nios2_avalon_reg:the_nios_with_sdram_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[27]                                                                                                        ; Merged with nios_with_sdram_nios2_gen2_0:nios2_gen2_0|nios_with_sdram_nios2_gen2_0_cpu:cpu|nios_with_sdram_nios2_gen2_0_cpu_nios2_oci:the_nios_with_sdram_nios2_gen2_0_cpu_nios2_oci|nios_with_sdram_nios2_gen2_0_cpu_nios2_avalon_reg:the_nios_with_sdram_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[28]                                                                                                        ;
; nios_with_sdram_nios2_gen2_0:nios2_gen2_0|nios_with_sdram_nios2_gen2_0_cpu:cpu|nios_with_sdram_nios2_gen2_0_cpu_nios2_oci:the_nios_with_sdram_nios2_gen2_0_cpu_nios2_oci|nios_with_sdram_nios2_gen2_0_cpu_nios2_avalon_reg:the_nios_with_sdram_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[28]                                                                                                        ; Merged with nios_with_sdram_nios2_gen2_0:nios2_gen2_0|nios_with_sdram_nios2_gen2_0_cpu:cpu|nios_with_sdram_nios2_gen2_0_cpu_nios2_oci:the_nios_with_sdram_nios2_gen2_0_cpu_nios2_oci|nios_with_sdram_nios2_gen2_0_cpu_nios2_avalon_reg:the_nios_with_sdram_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[29]                                                                                                        ;
; nios_with_sdram_nios2_gen2_0:nios2_gen2_0|nios_with_sdram_nios2_gen2_0_cpu:cpu|nios_with_sdram_nios2_gen2_0_cpu_nios2_oci:the_nios_with_sdram_nios2_gen2_0_cpu_nios2_oci|nios_with_sdram_nios2_gen2_0_cpu_nios2_avalon_reg:the_nios_with_sdram_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[29]                                                                                                        ; Merged with nios_with_sdram_nios2_gen2_0:nios2_gen2_0|nios_with_sdram_nios2_gen2_0_cpu:cpu|nios_with_sdram_nios2_gen2_0_cpu_nios2_oci:the_nios_with_sdram_nios2_gen2_0_cpu_nios2_oci|nios_with_sdram_nios2_gen2_0_cpu_nios2_avalon_reg:the_nios_with_sdram_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[30]                                                                                                        ;
; nios_with_sdram_nios2_gen2_0:nios2_gen2_0|nios_with_sdram_nios2_gen2_0_cpu:cpu|nios_with_sdram_nios2_gen2_0_cpu_nios2_oci:the_nios_with_sdram_nios2_gen2_0_cpu_nios2_oci|nios_with_sdram_nios2_gen2_0_cpu_nios2_avalon_reg:the_nios_with_sdram_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[30]                                                                                                        ; Merged with nios_with_sdram_nios2_gen2_0:nios2_gen2_0|nios_with_sdram_nios2_gen2_0_cpu:cpu|nios_with_sdram_nios2_gen2_0_cpu_nios2_oci:the_nios_with_sdram_nios2_gen2_0_cpu_nios2_oci|nios_with_sdram_nios2_gen2_0_cpu_nios2_avalon_reg:the_nios_with_sdram_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[31]                                                                                                        ;
; nios_with_sdram_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:my_sdram_0_avalon_slave_0_cmd_width_adapter|byteen_reg[2]                                                                                                                                                                                                                                                               ; Merged with nios_with_sdram_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:my_sdram_0_avalon_slave_0_cmd_width_adapter|byteen_reg[3]                                                                                                                                                                                                                                                               ;
; nios_with_sdram_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][69]                                                                                                                                                                                                                                                                                 ; Merged with nios_with_sdram_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                                                                                 ;
; nios_with_sdram_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][63]                                                                                                                                                                                                                                                                                 ; Merged with nios_with_sdram_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                                                                                 ;
; nios_with_sdram_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][85]                                                                                                                                                                                                                                                                                 ; Merged with nios_with_sdram_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                                                                                 ;
; nios_with_sdram_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][70]                                                                                                                                                                                                                                                                                 ; Merged with nios_with_sdram_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                                                                                 ;
; nios_with_sdram_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:shift_clk_pll_slave_agent_rsp_fifo|mem[1][63]                                                                                                                                                                                                                                                                                 ; Merged with nios_with_sdram_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:shift_clk_pll_slave_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                                                                                 ;
; nios_with_sdram_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:shift_clk_pll_slave_agent_rsp_fifo|mem[1][85]                                                                                                                                                                                                                                                                                 ; Merged with nios_with_sdram_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:shift_clk_pll_slave_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                                                                                 ;
; nios_with_sdram_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:shift_clk_pll_slave_agent_rsp_fifo|mem[1][70]                                                                                                                                                                                                                                                                                 ; Merged with nios_with_sdram_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:shift_clk_pll_slave_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                                                                                 ;
; nios_with_sdram_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:shift_clk_pll_slave_agent_rsp_fifo|mem[1][69]                                                                                                                                                                                                                                                                                 ; Merged with nios_with_sdram_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:shift_clk_pll_slave_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                                                                                 ;
; nios_with_sdram_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][85]                                                                                                                                                                                                                                                                        ; Merged with nios_with_sdram_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                                                                        ;
; nios_with_sdram_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][69]                                                                                                                                                                                                                                                                        ; Merged with nios_with_sdram_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                                                                        ;
; nios_with_sdram_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][63]                                                                                                                                                                                                                                                                        ; Merged with nios_with_sdram_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                                                                        ;
; nios_with_sdram_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][70]                                                                                                                                                                                                                                                                        ; Merged with nios_with_sdram_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                                                                        ;
; nios_with_sdram_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:my_sdram_0_avalon_slave_0_agent_rsp_fifo|mem[1][59]                                                                                                                                                                                                                                                                           ; Merged with nios_with_sdram_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:my_sdram_0_avalon_slave_0_agent_rsp_fifo|mem[1][84]                                                                                                                                                                                                                                                                           ;
; nios_with_sdram_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:my_sdram_0_avalon_slave_0_agent_rsp_fifo|mem[1][82]                                                                                                                                                                                                                                                                           ; Merged with nios_with_sdram_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:my_sdram_0_avalon_slave_0_agent_rsp_fifo|mem[1][84]                                                                                                                                                                                                                                                                           ;
; nios_with_sdram_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:my_sdram_0_avalon_slave_0_agent_rsp_fifo|mem[1][53]                                                                                                                                                                                                                                                                           ; Merged with nios_with_sdram_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:my_sdram_0_avalon_slave_0_agent_rsp_fifo|mem[1][84]                                                                                                                                                                                                                                                                           ;
; nios_with_sdram_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:my_sdram_0_avalon_slave_0_agent_rsp_fifo|mem[1][67]                                                                                                                                                                                                                                                                           ; Merged with nios_with_sdram_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:my_sdram_0_avalon_slave_0_agent_rsp_fifo|mem[1][84]                                                                                                                                                                                                                                                                           ;
; nios_with_sdram_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:my_sdram_0_avalon_slave_0_agent_rsp_fifo|mem[1][68]                                                                                                                                                                                                                                                                           ; Merged with nios_with_sdram_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:my_sdram_0_avalon_slave_0_agent_rsp_fifo|mem[1][84]                                                                                                                                                                                                                                                                           ;
; nios_with_sdram_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:my_sdram_0_avalon_slave_0_agent_rsp_fifo|mem[1][45]                                                                                                                                                                                                                                                                           ; Merged with nios_with_sdram_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:my_sdram_0_avalon_slave_0_agent_rsp_fifo|mem[1][84]                                                                                                                                                                                                                                                                           ;
; nios_with_sdram_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:my_sdram_0_avalon_slave_0_agent_rsp_fifo|mem[1][51]                                                                                                                                                                                                                                                                           ; Merged with nios_with_sdram_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:my_sdram_0_avalon_slave_0_agent_rsp_fifo|mem[1][84]                                                                                                                                                                                                                                                                           ;
; nios_with_sdram_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:my_sdram_0_avalon_slave_0_agent_rsp_fifo|mem[1][55]                                                                                                                                                                                                                                                                           ; Merged with nios_with_sdram_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:my_sdram_0_avalon_slave_0_agent_rsp_fifo|mem[1][83]                                                                                                                                                                                                                                                                           ;
; nios_with_sdram_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:my_sdram_0_avalon_slave_0_agent_rsp_fifo|mem[1][54]                                                                                                                                                                                                                                                                           ; Merged with nios_with_sdram_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:my_sdram_0_avalon_slave_0_agent_rsp_fifo|mem[1][83]                                                                                                                                                                                                                                                                           ;
; nios_with_sdram_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][63]                                                                                                                                                                                                                                                                       ; Merged with nios_with_sdram_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                                                                       ;
; nios_with_sdram_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][69]                                                                                                                                                                                                                                                                       ; Merged with nios_with_sdram_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                                                                       ;
; nios_with_sdram_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][70]                                                                                                                                                                                                                                                                       ; Merged with nios_with_sdram_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                                                                       ;
; nios_with_sdram_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][85]                                                                                                                                                                                                                                                                       ; Merged with nios_with_sdram_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                                                                       ;
; sdram_controller:my_sdram_0|dqm_l_temp                                                                                                                                                                                                                                                                                                                                                                  ; Merged with sdram_controller:my_sdram_0|dqm_h_temp                                                                                                                                                                                                                                                                                                                                                                  ;
; nios_with_sdram_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent|hold_waitrequest                                                                                                                                                                                                                                                                          ; Merged with nios_with_sdram_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_with_sdram_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                                                                                                                                            ;
; nios_with_sdram_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent|hold_waitrequest                                                                                                                                                                                                                                                                   ; Merged with nios_with_sdram_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_with_sdram_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                                                                                                                                            ;
; nios_with_sdram_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|waitrequest_reset_override                                                                                                                                                                                                                                                  ; Merged with nios_with_sdram_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_with_sdram_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                                                                                                                                            ;
; nios_with_sdram_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:my_sdram_0_avalon_slave_0_translator|waitrequest_reset_override                                                                                                                                                                                                                                                      ; Merged with nios_with_sdram_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_with_sdram_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                                                                                                                                            ;
; nios_with_sdram_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|waitrequest_reset_override                                                                                                                                                                                                                                                   ; Merged with nios_with_sdram_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_with_sdram_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                                                                                                                                            ;
; nios_with_sdram_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator|waitrequest_reset_override                                                                                                                                                                                                                                                            ; Merged with nios_with_sdram_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_with_sdram_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                                                                                                                                            ;
; nios_with_sdram_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:shift_clk_pll_slave_translator|waitrequest_reset_override                                                                                                                                                                                                                                                            ; Merged with nios_with_sdram_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_with_sdram_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                                                                                                                                            ;
; nios_with_sdram_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][69]                                                                                                                                                                                                                                                                       ; Merged with nios_with_sdram_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][63]                                                                                                                                                                                                                                                                       ;
; nios_with_sdram_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][70]                                                                                                                                                                                                                                                                       ; Merged with nios_with_sdram_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][63]                                                                                                                                                                                                                                                                       ;
; nios_with_sdram_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][85]                                                                                                                                                                                                                                                                       ; Merged with nios_with_sdram_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][63]                                                                                                                                                                                                                                                                       ;
; nios_with_sdram_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                                                                                                       ; Merged with nios_with_sdram_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][63]                                                                                                                                                                                                                                                                       ;
; nios_with_sdram_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:my_sdram_0_avalon_slave_0_agent_rsp_fifo|mem[0][51]                                                                                                                                                                                                                                                                           ; Merged with nios_with_sdram_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:my_sdram_0_avalon_slave_0_agent_rsp_fifo|mem[0][45]                                                                                                                                                                                                                                                                           ;
; nios_with_sdram_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:my_sdram_0_avalon_slave_0_agent_rsp_fifo|mem[0][53]                                                                                                                                                                                                                                                                           ; Merged with nios_with_sdram_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:my_sdram_0_avalon_slave_0_agent_rsp_fifo|mem[0][45]                                                                                                                                                                                                                                                                           ;
; nios_with_sdram_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:my_sdram_0_avalon_slave_0_agent_rsp_fifo|mem[0][59]                                                                                                                                                                                                                                                                           ; Merged with nios_with_sdram_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:my_sdram_0_avalon_slave_0_agent_rsp_fifo|mem[0][45]                                                                                                                                                                                                                                                                           ;
; nios_with_sdram_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:my_sdram_0_avalon_slave_0_agent_rsp_fifo|mem[0][67]                                                                                                                                                                                                                                                                           ; Merged with nios_with_sdram_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:my_sdram_0_avalon_slave_0_agent_rsp_fifo|mem[0][45]                                                                                                                                                                                                                                                                           ;
; nios_with_sdram_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:my_sdram_0_avalon_slave_0_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                                                                                                           ; Merged with nios_with_sdram_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:my_sdram_0_avalon_slave_0_agent_rsp_fifo|mem[0][45]                                                                                                                                                                                                                                                                           ;
; nios_with_sdram_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:my_sdram_0_avalon_slave_0_agent_rsp_fifo|mem[0][82]                                                                                                                                                                                                                                                                           ; Merged with nios_with_sdram_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:my_sdram_0_avalon_slave_0_agent_rsp_fifo|mem[0][45]                                                                                                                                                                                                                                                                           ;
; nios_with_sdram_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:my_sdram_0_avalon_slave_0_agent_rsp_fifo|mem[0][84]                                                                                                                                                                                                                                                                           ; Merged with nios_with_sdram_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:my_sdram_0_avalon_slave_0_agent_rsp_fifo|mem[0][45]                                                                                                                                                                                                                                                                           ;
; nios_with_sdram_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:my_sdram_0_avalon_slave_0_agent_rsp_fifo|mem[0][55]                                                                                                                                                                                                                                                                           ; Merged with nios_with_sdram_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:my_sdram_0_avalon_slave_0_agent_rsp_fifo|mem[0][54]                                                                                                                                                                                                                                                                           ;
; nios_with_sdram_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:my_sdram_0_avalon_slave_0_agent_rsp_fifo|mem[0][83]                                                                                                                                                                                                                                                                           ; Merged with nios_with_sdram_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:my_sdram_0_avalon_slave_0_agent_rsp_fifo|mem[0][54]                                                                                                                                                                                                                                                                           ;
; nios_with_sdram_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][69]                                                                                                                                                                                                                                                                        ; Merged with nios_with_sdram_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][63]                                                                                                                                                                                                                                                                        ;
; nios_with_sdram_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][70]                                                                                                                                                                                                                                                                        ; Merged with nios_with_sdram_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][63]                                                                                                                                                                                                                                                                        ;
; nios_with_sdram_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][85]                                                                                                                                                                                                                                                                        ; Merged with nios_with_sdram_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][63]                                                                                                                                                                                                                                                                        ;
; nios_with_sdram_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                                                                                                        ; Merged with nios_with_sdram_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][63]                                                                                                                                                                                                                                                                        ;
; nios_with_sdram_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:shift_clk_pll_slave_agent_rsp_fifo|mem[0][69]                                                                                                                                                                                                                                                                                 ; Merged with nios_with_sdram_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:shift_clk_pll_slave_agent_rsp_fifo|mem[0][63]                                                                                                                                                                                                                                                                                 ;
; nios_with_sdram_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:shift_clk_pll_slave_agent_rsp_fifo|mem[0][70]                                                                                                                                                                                                                                                                                 ; Merged with nios_with_sdram_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:shift_clk_pll_slave_agent_rsp_fifo|mem[0][63]                                                                                                                                                                                                                                                                                 ;
; nios_with_sdram_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:shift_clk_pll_slave_agent_rsp_fifo|mem[0][85]                                                                                                                                                                                                                                                                                 ; Merged with nios_with_sdram_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:shift_clk_pll_slave_agent_rsp_fifo|mem[0][63]                                                                                                                                                                                                                                                                                 ;
; nios_with_sdram_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:shift_clk_pll_slave_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                                                                                                                 ; Merged with nios_with_sdram_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:shift_clk_pll_slave_agent_rsp_fifo|mem[0][63]                                                                                                                                                                                                                                                                                 ;
; nios_with_sdram_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][69]                                                                                                                                                                                                                                                                                 ; Merged with nios_with_sdram_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][63]                                                                                                                                                                                                                                                                                 ;
; nios_with_sdram_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][70]                                                                                                                                                                                                                                                                                 ; Merged with nios_with_sdram_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][63]                                                                                                                                                                                                                                                                                 ;
; nios_with_sdram_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][85]                                                                                                                                                                                                                                                                                 ; Merged with nios_with_sdram_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][63]                                                                                                                                                                                                                                                                                 ;
; nios_with_sdram_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                                                                                                                 ; Merged with nios_with_sdram_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][63]                                                                                                                                                                                                                                                                                 ;
; nios_with_sdram_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:my_sdram_0_avalon_slave_0_cmd_width_adapter|address_reg[0]                                                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                              ;
; nios_with_sdram_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:my_sdram_0_avalon_slave_0_cmd_width_adapter|byteen_reg[3]                                                                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                              ;
; nios_with_sdram_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                              ;
; nios_with_sdram_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:shift_clk_pll_slave_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                              ;
; nios_with_sdram_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                              ;
; nios_with_sdram_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:my_sdram_0_avalon_slave_0_agent_rsp_fifo|mem[1][84]                                                                                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                              ;
; nios_with_sdram_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                              ;
; nios_with_sdram_nios2_gen2_0:nios2_gen2_0|nios_with_sdram_nios2_gen2_0_cpu:cpu|nios_with_sdram_nios2_gen2_0_cpu_nios2_oci:the_nios_with_sdram_nios2_gen2_0_cpu_nios2_oci|nios_with_sdram_nios2_gen2_0_cpu_nios2_oci_break:the_nios_with_sdram_nios2_gen2_0_cpu_nios2_oci_break|trigger_state                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                              ;
; nios_with_sdram_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][63]                                                                                                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                              ;
; nios_with_sdram_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                              ;
; nios_with_sdram_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                              ;
; nios_with_sdram_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:shift_clk_pll_slave_agent_rsp_fifo|mem[0][63]                                                                                                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                              ;
; nios_with_sdram_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:shift_clk_pll_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                              ;
; nios_with_sdram_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:shift_clk_pll_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                              ;
; nios_with_sdram_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][63]                                                                                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                              ;
; nios_with_sdram_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                              ;
; nios_with_sdram_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                              ;
; nios_with_sdram_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:my_sdram_0_avalon_slave_0_agent_rsp_fifo|mem[0][45]                                                                                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                              ;
; nios_with_sdram_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:my_sdram_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                              ;
; nios_with_sdram_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:my_sdram_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                              ;
; nios_with_sdram_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][63]                                                                                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                              ;
; nios_with_sdram_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                              ;
; nios_with_sdram_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                              ;
; nios_with_sdram_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:my_sdram_0_avalon_slave_0_agent_rsp_fifo|mem[1][18]                                                                                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                              ;
; nios_with_sdram_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:my_sdram_0_avalon_slave_0_agent_rsp_fifo|mem[0][18]                                                                                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                              ;
; nios_with_sdram_nios2_gen2_0:nios2_gen2_0|nios_with_sdram_nios2_gen2_0_cpu:cpu|nios_with_sdram_nios2_gen2_0_cpu_nios2_oci:the_nios_with_sdram_nios2_gen2_0_cpu_nios2_oci|nios_with_sdram_nios2_gen2_0_cpu_nios2_oci_dbrk:the_nios_with_sdram_nios2_gen2_0_cpu_nios2_oci_dbrk|dbrk_break                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                              ;
; nios_with_sdram_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:my_sdram_0_avalon_slave_0_agent_rsp_fifo|mem[1][58]                                                                                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                              ;
; nios_with_sdram_nios2_gen2_0:nios2_gen2_0|nios_with_sdram_nios2_gen2_0_cpu:cpu|nios_with_sdram_nios2_gen2_0_cpu_nios2_oci:the_nios_with_sdram_nios2_gen2_0_cpu_nios2_oci|nios_with_sdram_nios2_gen2_0_cpu_nios2_oci_break:the_nios_with_sdram_nios2_gen2_0_cpu_nios2_oci_break|trigbrktype                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                              ;
; nios_with_sdram_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:my_sdram_0_avalon_slave_0_agent_rsp_fifo|mem[0][58]                                                                                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                              ;
; nios_with_sdram_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:my_sdram_0_avalon_slave_0_agent_rsp_fifo|mem[1][52]                                                                                                                                                                                                                                                                           ; Merged with nios_with_sdram_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:my_sdram_0_avalon_slave_0_agent_rsp_fifo|mem[1][57]                                                                                                                                                                                                                                                                           ;
; nios_with_sdram_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                         ;
; nios_with_sdram_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:shift_clk_pll_slave_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                         ;
; nios_with_sdram_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                         ;
; nios_with_sdram_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                         ;
; nios_with_sdram_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][103]                                                                                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                              ;
; nios_with_sdram_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][103]                                                                                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                              ;
; nios_with_sdram_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:shift_clk_pll_slave_agent_rsp_fifo|mem[1][103]                                                                                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                              ;
; nios_with_sdram_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][103]                                                                                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                              ;
; nios_with_sdram_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][103]                                                                                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                              ;
; nios_with_sdram_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][103]                                                                                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                              ;
; nios_with_sdram_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:shift_clk_pll_slave_agent_rsp_fifo|mem[0][103]                                                                                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                              ;
; nios_with_sdram_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][103]                                                                                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                              ;
; nios_with_sdram_mm_interconnect_0:mm_interconnect_0|nios_with_sdram_mm_interconnect_0_cmd_mux:cmd_mux_001|share_count_zero_flag                                                                                                                                                                                                                                                                         ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                              ;
; nios_with_sdram_mm_interconnect_0:mm_interconnect_0|nios_with_sdram_mm_interconnect_0_cmd_mux:cmd_mux|share_count_zero_flag                                                                                                                                                                                                                                                                             ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                              ;
; nios_with_sdram_mm_interconnect_0:mm_interconnect_0|nios_with_sdram_mm_interconnect_0_cmd_mux:cmd_mux_002|share_count_zero_flag                                                                                                                                                                                                                                                                         ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                              ;
; nios_with_sdram_mm_interconnect_0:mm_interconnect_0|nios_with_sdram_mm_interconnect_0_cmd_mux:cmd_mux_003|share_count_zero_flag                                                                                                                                                                                                                                                                         ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                              ;
; nios_with_sdram_mm_interconnect_0:mm_interconnect_0|nios_with_sdram_mm_interconnect_0_cmd_mux:cmd_mux_004|share_count_zero_flag                                                                                                                                                                                                                                                                         ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                              ;
; nios_with_sdram_mm_interconnect_0:mm_interconnect_0|nios_with_sdram_mm_interconnect_0_cmd_mux:cmd_mux_001|share_count[0]                                                                                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                              ;
; nios_with_sdram_mm_interconnect_0:mm_interconnect_0|nios_with_sdram_mm_interconnect_0_cmd_mux:cmd_mux|share_count[0]                                                                                                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                              ;
; nios_with_sdram_mm_interconnect_0:mm_interconnect_0|nios_with_sdram_mm_interconnect_0_cmd_mux:cmd_mux_002|share_count[0]                                                                                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                              ;
; nios_with_sdram_mm_interconnect_0:mm_interconnect_0|nios_with_sdram_mm_interconnect_0_cmd_mux:cmd_mux_003|share_count[0]                                                                                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                              ;
; nios_with_sdram_mm_interconnect_0:mm_interconnect_0|nios_with_sdram_mm_interconnect_0_cmd_mux:cmd_mux_004|share_count[0]                                                                                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                              ;
; nios_with_sdram_nios2_gen2_0:nios2_gen2_0|nios_with_sdram_nios2_gen2_0_cpu:cpu|nios_with_sdram_nios2_gen2_0_cpu_nios2_oci:the_nios_with_sdram_nios2_gen2_0_cpu_nios2_oci|nios_with_sdram_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_with_sdram_nios2_gen2_0_cpu_debug_slave_wrapper|nios_with_sdram_nios2_gen2_0_cpu_debug_slave_tck:the_nios_with_sdram_nios2_gen2_0_cpu_debug_slave_tck|DRsize~3   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                         ;
; nios_with_sdram_nios2_gen2_0:nios2_gen2_0|nios_with_sdram_nios2_gen2_0_cpu:cpu|nios_with_sdram_nios2_gen2_0_cpu_nios2_oci:the_nios_with_sdram_nios2_gen2_0_cpu_nios2_oci|nios_with_sdram_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_with_sdram_nios2_gen2_0_cpu_debug_slave_wrapper|nios_with_sdram_nios2_gen2_0_cpu_debug_slave_tck:the_nios_with_sdram_nios2_gen2_0_cpu_debug_slave_tck|DRsize~4   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                         ;
; nios_with_sdram_nios2_gen2_0:nios2_gen2_0|nios_with_sdram_nios2_gen2_0_cpu:cpu|nios_with_sdram_nios2_gen2_0_cpu_nios2_oci:the_nios_with_sdram_nios2_gen2_0_cpu_nios2_oci|nios_with_sdram_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_with_sdram_nios2_gen2_0_cpu_debug_slave_wrapper|nios_with_sdram_nios2_gen2_0_cpu_debug_slave_tck:the_nios_with_sdram_nios2_gen2_0_cpu_debug_slave_tck|DRsize~5   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                         ;
; nios_with_sdram_nios2_gen2_0:nios2_gen2_0|nios_with_sdram_nios2_gen2_0_cpu:cpu|nios_with_sdram_nios2_gen2_0_cpu_nios2_oci:the_nios_with_sdram_nios2_gen2_0_cpu_nios2_oci|nios_with_sdram_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_with_sdram_nios2_gen2_0_cpu_debug_slave_wrapper|nios_with_sdram_nios2_gen2_0_cpu_debug_slave_tck:the_nios_with_sdram_nios2_gen2_0_cpu_debug_slave_tck|DRsize.101 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                         ;
; sdram_controller:my_sdram_0|cmd_d.desl                                                                                                                                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                         ;
; sdram_controller:my_sdram_0|cmd_d.nop                                                                                                                                                                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                         ;
; sdram_controller:my_sdram_0|cmd_d.read1                                                                                                                                                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                         ;
; sdram_controller:my_sdram_0|cmd_d.reada                                                                                                                                                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                         ;
; sdram_controller:my_sdram_0|cmd_d.write1                                                                                                                                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                         ;
; sdram_controller:my_sdram_0|cmd_d.writea                                                                                                                                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                         ;
; sdram_controller:my_sdram_0|cmd_d.act                                                                                                                                                                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                         ;
; sdram_controller:my_sdram_0|cmd_d.pre                                                                                                                                                                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                         ;
; sdram_controller:my_sdram_0|cmd_d.pall                                                                                                                                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                         ;
; sdram_controller:my_sdram_0|cmd_d.ref                                                                                                                                                                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                         ;
; sdram_controller:my_sdram_0|cmd_d.self                                                                                                                                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                         ;
; sdram_controller:my_sdram_0|cmd_d.mrs                                                                                                                                                                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                         ;
; sdram_controller:my_sdram_0|cmd_d.idle1                                                                                                                                                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                         ;
; nios_with_sdram_nios2_gen2_0:nios2_gen2_0|nios_with_sdram_nios2_gen2_0_cpu:cpu|nios_with_sdram_nios2_gen2_0_cpu_nios2_oci:the_nios_with_sdram_nios2_gen2_0_cpu_nios2_oci|nios_with_sdram_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_with_sdram_nios2_gen2_0_cpu_debug_slave_wrapper|nios_with_sdram_nios2_gen2_0_cpu_debug_slave_tck:the_nios_with_sdram_nios2_gen2_0_cpu_debug_slave_tck|DRsize.011 ; Merged with nios_with_sdram_nios2_gen2_0:nios2_gen2_0|nios_with_sdram_nios2_gen2_0_cpu:cpu|nios_with_sdram_nios2_gen2_0_cpu_nios2_oci:the_nios_with_sdram_nios2_gen2_0_cpu_nios2_oci|nios_with_sdram_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_with_sdram_nios2_gen2_0_cpu_debug_slave_wrapper|nios_with_sdram_nios2_gen2_0_cpu_debug_slave_tck:the_nios_with_sdram_nios2_gen2_0_cpu_debug_slave_tck|DRsize.001 ;
; nios_with_sdram_nios2_gen2_0:nios2_gen2_0|nios_with_sdram_nios2_gen2_0_cpu:cpu|nios_with_sdram_nios2_gen2_0_cpu_nios2_oci:the_nios_with_sdram_nios2_gen2_0_cpu_nios2_oci|nios_with_sdram_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_with_sdram_nios2_gen2_0_cpu_debug_slave_wrapper|nios_with_sdram_nios2_gen2_0_cpu_debug_slave_tck:the_nios_with_sdram_nios2_gen2_0_cpu_debug_slave_tck|DRsize.001 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                              ;
; nios_with_sdram_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:my_sdram_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[26]                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                         ;
; nios_with_sdram_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:my_sdram_0_avalon_slave_0_agent_rsp_fifo|mem[0][44]                                                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                         ;
; nios_with_sdram_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:my_sdram_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[25]                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                         ;
; nios_with_sdram_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:my_sdram_0_avalon_slave_0_agent_rsp_fifo|mem[0][43]                                                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                         ;
; nios_with_sdram_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:my_sdram_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[24]                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                         ;
; nios_with_sdram_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:my_sdram_0_avalon_slave_0_agent_rsp_fifo|mem[0][42]                                                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                         ;
; nios_with_sdram_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:my_sdram_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[23]                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                         ;
; nios_with_sdram_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:my_sdram_0_avalon_slave_0_agent_rsp_fifo|mem[0][41]                                                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                         ;
; nios_with_sdram_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:my_sdram_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[22]                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                         ;
; nios_with_sdram_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:my_sdram_0_avalon_slave_0_agent_rsp_fifo|mem[0][40]                                                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                         ;
; nios_with_sdram_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:my_sdram_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[21]                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                         ;
; nios_with_sdram_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:my_sdram_0_avalon_slave_0_agent_rsp_fifo|mem[0][39]                                                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                         ;
; nios_with_sdram_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:my_sdram_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[20]                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                         ;
; nios_with_sdram_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:my_sdram_0_avalon_slave_0_agent_rsp_fifo|mem[0][38]                                                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                         ;
; nios_with_sdram_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:my_sdram_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[19]                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                         ;
; nios_with_sdram_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:my_sdram_0_avalon_slave_0_agent_rsp_fifo|mem[0][37]                                                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                         ;
; nios_with_sdram_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:my_sdram_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[18]                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                         ;
; nios_with_sdram_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:my_sdram_0_avalon_slave_0_agent_rsp_fifo|mem[0][36]                                                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                         ;
; nios_with_sdram_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:my_sdram_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[17]                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                         ;
; nios_with_sdram_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:my_sdram_0_avalon_slave_0_agent_rsp_fifo|mem[0][35]                                                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                         ;
; nios_with_sdram_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:my_sdram_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[16]                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                         ;
; nios_with_sdram_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:my_sdram_0_avalon_slave_0_agent_rsp_fifo|mem[0][34]                                                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                         ;
; nios_with_sdram_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:my_sdram_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[15]                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                         ;
; nios_with_sdram_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:my_sdram_0_avalon_slave_0_agent_rsp_fifo|mem[0][33]                                                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                         ;
; nios_with_sdram_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:my_sdram_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[14]                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                         ;
; nios_with_sdram_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:my_sdram_0_avalon_slave_0_agent_rsp_fifo|mem[0][32]                                                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                         ;
; nios_with_sdram_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:my_sdram_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[13]                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                         ;
; nios_with_sdram_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:my_sdram_0_avalon_slave_0_agent_rsp_fifo|mem[0][31]                                                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                         ;
; nios_with_sdram_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:my_sdram_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[12]                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                         ;
; nios_with_sdram_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:my_sdram_0_avalon_slave_0_agent_rsp_fifo|mem[0][30]                                                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                         ;
; nios_with_sdram_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:my_sdram_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[11]                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                         ;
; nios_with_sdram_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:my_sdram_0_avalon_slave_0_agent_rsp_fifo|mem[0][29]                                                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                         ;
; nios_with_sdram_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:my_sdram_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[10]                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                         ;
; nios_with_sdram_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:my_sdram_0_avalon_slave_0_agent_rsp_fifo|mem[0][28]                                                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                         ;
; nios_with_sdram_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:my_sdram_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[9]                                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                         ;
; nios_with_sdram_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:my_sdram_0_avalon_slave_0_agent_rsp_fifo|mem[0][27]                                                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                         ;
; nios_with_sdram_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:my_sdram_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[8]                                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                         ;
; nios_with_sdram_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:my_sdram_0_avalon_slave_0_agent_rsp_fifo|mem[0][26]                                                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                         ;
; nios_with_sdram_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:my_sdram_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[7]                                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                         ;
; nios_with_sdram_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:my_sdram_0_avalon_slave_0_agent_rsp_fifo|mem[0][25]                                                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                         ;
; nios_with_sdram_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:my_sdram_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[6]                                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                         ;
; nios_with_sdram_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:my_sdram_0_avalon_slave_0_agent_rsp_fifo|mem[0][24]                                                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                         ;
; nios_with_sdram_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:my_sdram_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[5]                                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                         ;
; nios_with_sdram_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:my_sdram_0_avalon_slave_0_agent_rsp_fifo|mem[0][23]                                                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                         ;
; nios_with_sdram_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:my_sdram_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[4]                                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                         ;
; nios_with_sdram_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:my_sdram_0_avalon_slave_0_agent_rsp_fifo|mem[0][22]                                                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                         ;
; nios_with_sdram_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:my_sdram_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[3]                                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                         ;
; nios_with_sdram_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:my_sdram_0_avalon_slave_0_agent_rsp_fifo|mem[0][21]                                                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                         ;
; nios_with_sdram_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:my_sdram_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[2]                                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                         ;
; nios_with_sdram_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:my_sdram_0_avalon_slave_0_agent_rsp_fifo|mem[0][20]                                                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                         ;
; nios_with_sdram_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:my_sdram_0_avalon_slave_0_agent_rsp_fifo|mem[0][56]                                                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                         ;
; nios_with_sdram_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:my_sdram_0_avalon_slave_0_agent_rsp_fifo|mem[1][44]                                                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                         ;
; nios_with_sdram_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:my_sdram_0_avalon_slave_0_cmd_width_adapter|address_reg[26]                                                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                         ;
; nios_with_sdram_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:my_sdram_0_avalon_slave_0_agent_rsp_fifo|mem[1][43]                                                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                         ;
; nios_with_sdram_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:my_sdram_0_avalon_slave_0_cmd_width_adapter|address_reg[25]                                                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                         ;
; nios_with_sdram_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:my_sdram_0_avalon_slave_0_agent_rsp_fifo|mem[1][42]                                                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                         ;
; nios_with_sdram_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:my_sdram_0_avalon_slave_0_agent_rsp_fifo|mem[1][41]                                                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                         ;
; nios_with_sdram_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:my_sdram_0_avalon_slave_0_agent_rsp_fifo|mem[1][40]                                                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                         ;
; nios_with_sdram_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:my_sdram_0_avalon_slave_0_agent_rsp_fifo|mem[1][39]                                                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                         ;
; nios_with_sdram_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:my_sdram_0_avalon_slave_0_agent_rsp_fifo|mem[1][38]                                                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                         ;
; nios_with_sdram_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:my_sdram_0_avalon_slave_0_agent_rsp_fifo|mem[1][37]                                                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                         ;
; nios_with_sdram_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:my_sdram_0_avalon_slave_0_agent_rsp_fifo|mem[1][36]                                                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                         ;
; nios_with_sdram_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:my_sdram_0_avalon_slave_0_agent_rsp_fifo|mem[1][35]                                                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                         ;
; nios_with_sdram_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:my_sdram_0_avalon_slave_0_agent_rsp_fifo|mem[1][34]                                                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                         ;
; nios_with_sdram_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:my_sdram_0_avalon_slave_0_agent_rsp_fifo|mem[1][33]                                                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                         ;
; nios_with_sdram_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:my_sdram_0_avalon_slave_0_agent_rsp_fifo|mem[1][32]                                                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                         ;
; nios_with_sdram_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:my_sdram_0_avalon_slave_0_agent_rsp_fifo|mem[1][31]                                                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                         ;
; nios_with_sdram_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:my_sdram_0_avalon_slave_0_agent_rsp_fifo|mem[1][30]                                                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                         ;
; nios_with_sdram_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:my_sdram_0_avalon_slave_0_agent_rsp_fifo|mem[1][29]                                                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                         ;
; nios_with_sdram_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:my_sdram_0_avalon_slave_0_agent_rsp_fifo|mem[1][28]                                                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                         ;
; nios_with_sdram_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:my_sdram_0_avalon_slave_0_agent_rsp_fifo|mem[1][27]                                                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                         ;
; nios_with_sdram_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:my_sdram_0_avalon_slave_0_agent_rsp_fifo|mem[1][26]                                                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                         ;
; nios_with_sdram_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:my_sdram_0_avalon_slave_0_agent_rsp_fifo|mem[1][25]                                                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                         ;
; nios_with_sdram_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:my_sdram_0_avalon_slave_0_agent_rsp_fifo|mem[1][24]                                                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                         ;
; nios_with_sdram_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:my_sdram_0_avalon_slave_0_agent_rsp_fifo|mem[1][23]                                                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                         ;
; nios_with_sdram_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:my_sdram_0_avalon_slave_0_agent_rsp_fifo|mem[1][22]                                                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                         ;
; nios_with_sdram_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:my_sdram_0_avalon_slave_0_agent_rsp_fifo|mem[1][21]                                                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                         ;
; nios_with_sdram_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:my_sdram_0_avalon_slave_0_agent_rsp_fifo|mem[1][20]                                                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                         ;
; nios_with_sdram_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:my_sdram_0_avalon_slave_0_agent_rsp_fifo|mem[1][56]                                                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                         ;
; sdram_controller:my_sdram_0|cnt_ar_reg[3]                                                                                                                                                                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                              ;
; Total Number of Removed Registers = 488                                                                                                                                                                                                                                                                                                                                                                 ;                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                                                                                                                                                                                                                         ; Reason for Removal             ; Registers Removed due to This Register                                                                                                                                                                                                                                                                                                                                                                  ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; nios_with_sdram_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:my_sdram_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                                                     ; Stuck at GND                   ; nios_with_sdram_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:my_sdram_0_avalon_slave_0_agent_rsp_fifo|mem[0][44],                                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ; nios_with_sdram_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:my_sdram_0_avalon_slave_0_agent_rsp_fifo|mem[0][43],                                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                                       ;                                ; nios_with_sdram_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:my_sdram_0_avalon_slave_0_agent_rsp_fifo|mem[0][42],                                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                                       ;                                ; nios_with_sdram_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:my_sdram_0_avalon_slave_0_agent_rsp_fifo|mem[0][41],                                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                                       ;                                ; nios_with_sdram_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:my_sdram_0_avalon_slave_0_agent_rsp_fifo|mem[0][40],                                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                                       ;                                ; nios_with_sdram_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:my_sdram_0_avalon_slave_0_agent_rsp_fifo|mem[0][39],                                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                                       ;                                ; nios_with_sdram_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:my_sdram_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[20],                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                                                       ;                                ; nios_with_sdram_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:my_sdram_0_avalon_slave_0_agent_rsp_fifo|mem[0][38],                                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                                       ;                                ; nios_with_sdram_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:my_sdram_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[19],                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                                                       ;                                ; nios_with_sdram_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:my_sdram_0_avalon_slave_0_agent_rsp_fifo|mem[0][37],                                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                                       ;                                ; nios_with_sdram_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:my_sdram_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[18],                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                                                       ;                                ; nios_with_sdram_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:my_sdram_0_avalon_slave_0_agent_rsp_fifo|mem[0][36],                                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                                       ;                                ; nios_with_sdram_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:my_sdram_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[17],                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                                                       ;                                ; nios_with_sdram_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:my_sdram_0_avalon_slave_0_agent_rsp_fifo|mem[0][35],                                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                                       ;                                ; nios_with_sdram_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:my_sdram_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[16],                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                                                       ;                                ; nios_with_sdram_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:my_sdram_0_avalon_slave_0_agent_rsp_fifo|mem[0][34],                                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                                       ;                                ; nios_with_sdram_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:my_sdram_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[15],                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                                                       ;                                ; nios_with_sdram_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:my_sdram_0_avalon_slave_0_agent_rsp_fifo|mem[0][33],                                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                                       ;                                ; nios_with_sdram_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:my_sdram_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[14],                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                                                       ;                                ; nios_with_sdram_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:my_sdram_0_avalon_slave_0_agent_rsp_fifo|mem[0][32],                                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                                       ;                                ; nios_with_sdram_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:my_sdram_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[13],                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                                                       ;                                ; nios_with_sdram_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:my_sdram_0_avalon_slave_0_agent_rsp_fifo|mem[0][31],                                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                                       ;                                ; nios_with_sdram_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:my_sdram_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[12],                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                                                       ;                                ; nios_with_sdram_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:my_sdram_0_avalon_slave_0_agent_rsp_fifo|mem[0][30],                                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                                       ;                                ; nios_with_sdram_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:my_sdram_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[11],                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                                                       ;                                ; nios_with_sdram_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:my_sdram_0_avalon_slave_0_agent_rsp_fifo|mem[0][29],                                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                                       ;                                ; nios_with_sdram_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:my_sdram_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[10],                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                                                       ;                                ; nios_with_sdram_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:my_sdram_0_avalon_slave_0_agent_rsp_fifo|mem[0][28],                                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                                       ;                                ; nios_with_sdram_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:my_sdram_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[9],                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                                                       ;                                ; nios_with_sdram_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:my_sdram_0_avalon_slave_0_agent_rsp_fifo|mem[0][27],                                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                                       ;                                ; nios_with_sdram_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:my_sdram_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[8],                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                                                       ;                                ; nios_with_sdram_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:my_sdram_0_avalon_slave_0_agent_rsp_fifo|mem[0][26],                                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                                       ;                                ; nios_with_sdram_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:my_sdram_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[7],                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                                                       ;                                ; nios_with_sdram_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:my_sdram_0_avalon_slave_0_agent_rsp_fifo|mem[0][25],                                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                                       ;                                ; nios_with_sdram_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:my_sdram_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[6],                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                                                       ;                                ; nios_with_sdram_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:my_sdram_0_avalon_slave_0_agent_rsp_fifo|mem[0][24],                                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                                       ;                                ; nios_with_sdram_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:my_sdram_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[5],                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                                                       ;                                ; nios_with_sdram_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:my_sdram_0_avalon_slave_0_agent_rsp_fifo|mem[0][23],                                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                                       ;                                ; nios_with_sdram_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:my_sdram_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[4],                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                                                       ;                                ; nios_with_sdram_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:my_sdram_0_avalon_slave_0_agent_rsp_fifo|mem[0][22],                                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                                       ;                                ; nios_with_sdram_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:my_sdram_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[3],                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                                                       ;                                ; nios_with_sdram_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:my_sdram_0_avalon_slave_0_agent_rsp_fifo|mem[0][21],                                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                                       ;                                ; nios_with_sdram_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:my_sdram_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[2],                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                                                       ;                                ; nios_with_sdram_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:my_sdram_0_avalon_slave_0_agent_rsp_fifo|mem[0][20],                                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                                       ;                                ; nios_with_sdram_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:my_sdram_0_avalon_slave_0_agent_rsp_fifo|mem[1][44],                                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                                       ;                                ; nios_with_sdram_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:my_sdram_0_avalon_slave_0_cmd_width_adapter|address_reg[26],                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                       ;                                ; nios_with_sdram_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:my_sdram_0_avalon_slave_0_agent_rsp_fifo|mem[1][43],                                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                                       ;                                ; nios_with_sdram_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:my_sdram_0_avalon_slave_0_cmd_width_adapter|address_reg[25],                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                       ;                                ; nios_with_sdram_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:my_sdram_0_avalon_slave_0_agent_rsp_fifo|mem[1][42],                                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                                       ;                                ; nios_with_sdram_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:my_sdram_0_avalon_slave_0_agent_rsp_fifo|mem[1][41],                                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                                       ;                                ; nios_with_sdram_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:my_sdram_0_avalon_slave_0_agent_rsp_fifo|mem[1][40],                                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                                       ;                                ; nios_with_sdram_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:my_sdram_0_avalon_slave_0_agent_rsp_fifo|mem[1][39],                                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                                       ;                                ; nios_with_sdram_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:my_sdram_0_avalon_slave_0_agent_rsp_fifo|mem[1][38],                                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                                       ;                                ; nios_with_sdram_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:my_sdram_0_avalon_slave_0_agent_rsp_fifo|mem[1][37],                                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                                       ;                                ; nios_with_sdram_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:my_sdram_0_avalon_slave_0_agent_rsp_fifo|mem[1][36],                                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                                       ;                                ; nios_with_sdram_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:my_sdram_0_avalon_slave_0_agent_rsp_fifo|mem[1][35],                                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                                       ;                                ; nios_with_sdram_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:my_sdram_0_avalon_slave_0_agent_rsp_fifo|mem[1][34],                                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                                       ;                                ; nios_with_sdram_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:my_sdram_0_avalon_slave_0_agent_rsp_fifo|mem[1][33],                                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                                       ;                                ; nios_with_sdram_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:my_sdram_0_avalon_slave_0_agent_rsp_fifo|mem[1][32],                                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                                       ;                                ; nios_with_sdram_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:my_sdram_0_avalon_slave_0_agent_rsp_fifo|mem[1][31],                                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                                       ;                                ; nios_with_sdram_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:my_sdram_0_avalon_slave_0_agent_rsp_fifo|mem[1][30],                                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                                       ;                                ; nios_with_sdram_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:my_sdram_0_avalon_slave_0_agent_rsp_fifo|mem[1][29],                                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                                       ;                                ; nios_with_sdram_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:my_sdram_0_avalon_slave_0_agent_rsp_fifo|mem[1][28],                                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                                       ;                                ; nios_with_sdram_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:my_sdram_0_avalon_slave_0_agent_rsp_fifo|mem[1][27],                                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                                       ;                                ; nios_with_sdram_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:my_sdram_0_avalon_slave_0_agent_rsp_fifo|mem[1][26],                                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                                       ;                                ; nios_with_sdram_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:my_sdram_0_avalon_slave_0_agent_rsp_fifo|mem[1][25],                                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                                       ;                                ; nios_with_sdram_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:my_sdram_0_avalon_slave_0_agent_rsp_fifo|mem[1][24],                                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                                       ;                                ; nios_with_sdram_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:my_sdram_0_avalon_slave_0_agent_rsp_fifo|mem[1][23],                                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                                       ;                                ; nios_with_sdram_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:my_sdram_0_avalon_slave_0_agent_rsp_fifo|mem[1][22],                                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                                       ;                                ; nios_with_sdram_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:my_sdram_0_avalon_slave_0_agent_rsp_fifo|mem[1][21],                                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                                       ;                                ; nios_with_sdram_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:my_sdram_0_avalon_slave_0_agent_rsp_fifo|mem[1][20]                                                                                                                                                                                                                                                                           ;
; nios_with_sdram_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:my_sdram_0_avalon_slave_0_rsp_width_adapter|p0_use_reg                                                                                                                                                                                                                                                                ; Stuck at GND                   ; nios_with_sdram_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:my_sdram_0_avalon_slave_0_rsp_width_adapter|p0_reg_endofpacket,                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ; nios_with_sdram_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:my_sdram_0_avalon_slave_0_rsp_width_adapter|p0_reg_data_field[15],                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                                       ;                                ; nios_with_sdram_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:my_sdram_0_avalon_slave_0_rsp_width_adapter|p0_reg_data_field[12],                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                                       ;                                ; nios_with_sdram_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:my_sdram_0_avalon_slave_0_rsp_width_adapter|p0_reg_data_field[11],                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                                       ;                                ; nios_with_sdram_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:my_sdram_0_avalon_slave_0_rsp_width_adapter|p0_reg_data_field[10],                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                                       ;                                ; nios_with_sdram_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:my_sdram_0_avalon_slave_0_rsp_width_adapter|p0_reg_data_field[9],                                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                                                       ;                                ; nios_with_sdram_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:my_sdram_0_avalon_slave_0_rsp_width_adapter|p0_reg_data_field[8],                                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                                                       ;                                ; nios_with_sdram_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:my_sdram_0_avalon_slave_0_rsp_width_adapter|p0_reg_data_field[7],                                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                                                       ;                                ; nios_with_sdram_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:my_sdram_0_avalon_slave_0_rsp_width_adapter|p0_reg_data_field[6],                                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                                                       ;                                ; nios_with_sdram_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:my_sdram_0_avalon_slave_0_rsp_width_adapter|p0_reg_data_field[5],                                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                                                       ;                                ; nios_with_sdram_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:my_sdram_0_avalon_slave_0_rsp_width_adapter|p0_reg_data_field[4],                                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                                                       ;                                ; nios_with_sdram_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:my_sdram_0_avalon_slave_0_rsp_width_adapter|p0_reg_data_field[3],                                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                                                       ;                                ; nios_with_sdram_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:my_sdram_0_avalon_slave_0_rsp_width_adapter|p0_reg_data_field[2],                                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                                                       ;                                ; nios_with_sdram_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:my_sdram_0_avalon_slave_0_rsp_width_adapter|p0_reg_data_field[1],                                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                                                       ;                                ; nios_with_sdram_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:my_sdram_0_avalon_slave_0_rsp_width_adapter|p0_reg_data_field[0],                                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                                                       ;                                ; nios_with_sdram_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:my_sdram_0_avalon_slave_0_rsp_width_adapter|p0_reg_byte_cnt_field[2],                                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                                                       ;                                ; nios_with_sdram_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:my_sdram_0_avalon_slave_0_rsp_width_adapter|p0_reg_channel[1],                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                                       ;                                ; nios_with_sdram_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:my_sdram_0_avalon_slave_0_rsp_width_adapter|p0_reg_channel[0],                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                                       ;                                ; nios_with_sdram_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:my_sdram_0_avalon_slave_0_rsp_width_adapter|p0_reg_ori_burst_size[2],                                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                                                       ;                                ; nios_with_sdram_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:my_sdram_0_avalon_slave_0_rsp_width_adapter|p0_reg_ori_burst_size[1],                                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                                                       ;                                ; nios_with_sdram_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:my_sdram_0_avalon_slave_0_rsp_width_adapter|p0_reg_ori_burst_size[0],                                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                                                       ;                                ; nios_with_sdram_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:my_sdram_0_avalon_slave_0_agent_rsp_fifo|mem[0][45],                                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                                       ;                                ; nios_with_sdram_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:my_sdram_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                                                       ;                                ; nios_with_sdram_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:my_sdram_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                                                       ;                                ; nios_with_sdram_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:my_sdram_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                                                       ;                                ; nios_with_sdram_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:my_sdram_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0],                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                                                       ;                                ; nios_with_sdram_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:my_sdram_0_avalon_slave_0_agent_rsp_fifo|mem[0][18],                                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                                       ;                                ; nios_with_sdram_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:my_sdram_0_avalon_slave_0_agent_rsp_fifo|mem[0][58],                                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                                       ;                                ; nios_with_sdram_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:my_sdram_0_avalon_slave_0_agent_rsp_fifo|mem[0][56],                                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                                       ;                                ; nios_with_sdram_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:my_sdram_0_avalon_slave_0_agent_rsp_fifo|mem[1][56]                                                                                                                                                                                                                                                                           ;
; nios_with_sdram_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:my_sdram_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[26]                                                                                                                                                                                                       ; Lost Fanouts                   ; nios_with_sdram_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:my_sdram_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[25],                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                                                       ;                                ; nios_with_sdram_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:my_sdram_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[24],                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                                                       ;                                ; nios_with_sdram_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:my_sdram_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[23],                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                                                       ;                                ; nios_with_sdram_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:my_sdram_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[22],                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                                                       ;                                ; nios_with_sdram_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:my_sdram_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[21]                                                                                                                                                                                                         ;
; nios_with_sdram_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                                                                               ; Stuck at GND                   ; nios_with_sdram_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][63],                                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ; nios_with_sdram_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                                       ;                                ; nios_with_sdram_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                                       ;                                ; nios_with_sdram_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                                       ;                                ; nios_with_sdram_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                                                                                  ;
; nios_with_sdram_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:shift_clk_pll_slave_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                                                                               ; Stuck at GND                   ; nios_with_sdram_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:shift_clk_pll_slave_agent_rsp_fifo|mem[0][63],                                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ; nios_with_sdram_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:shift_clk_pll_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                                       ;                                ; nios_with_sdram_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:shift_clk_pll_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                                       ;                                ; nios_with_sdram_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:shift_clk_pll_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                                       ;                                ; nios_with_sdram_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:shift_clk_pll_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                                                                                  ;
; nios_with_sdram_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                                                                      ; Stuck at GND                   ; nios_with_sdram_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][63],                                                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ; nios_with_sdram_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                                                       ;                                ; nios_with_sdram_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                                                       ;                                ; nios_with_sdram_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                                                       ;                                ; nios_with_sdram_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                                                                         ;
; nios_with_sdram_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                                                                     ; Stuck at GND                   ; nios_with_sdram_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][63],                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ; nios_with_sdram_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                                                       ;                                ; nios_with_sdram_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                                                       ;                                ; nios_with_sdram_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                                                       ;                                ; nios_with_sdram_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                                                                        ;
; nios_with_sdram_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:my_sdram_0_avalon_slave_0_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                                       ; Stuck at GND                   ; nios_with_sdram_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:my_sdram_0_avalon_slave_0_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port clock_enable ; nios_with_sdram_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:my_sdram_0_avalon_slave_0_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                                       ;                                ; nios_with_sdram_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:my_sdram_0_avalon_slave_0_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                                                              ;
; nios_with_sdram_nios2_gen2_0:nios2_gen2_0|nios_with_sdram_nios2_gen2_0_cpu:cpu|nios_with_sdram_nios2_gen2_0_cpu_nios2_oci:the_nios_with_sdram_nios2_gen2_0_cpu_nios2_oci|nios_with_sdram_nios2_gen2_0_cpu_nios2_oci_dbrk:the_nios_with_sdram_nios2_gen2_0_cpu_nios2_oci_dbrk|dbrk_break_pulse                                                                                                         ; Stuck at GND                   ; nios_with_sdram_nios2_gen2_0:nios2_gen2_0|nios_with_sdram_nios2_gen2_0_cpu:cpu|nios_with_sdram_nios2_gen2_0_cpu_nios2_oci:the_nios_with_sdram_nios2_gen2_0_cpu_nios2_oci|nios_with_sdram_nios2_gen2_0_cpu_nios2_oci_dbrk:the_nios_with_sdram_nios2_gen2_0_cpu_nios2_oci_dbrk|dbrk_break,                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ; nios_with_sdram_nios2_gen2_0:nios2_gen2_0|nios_with_sdram_nios2_gen2_0_cpu:cpu|nios_with_sdram_nios2_gen2_0_cpu_nios2_oci:the_nios_with_sdram_nios2_gen2_0_cpu_nios2_oci|nios_with_sdram_nios2_gen2_0_cpu_nios2_oci_break:the_nios_with_sdram_nios2_gen2_0_cpu_nios2_oci_break|trigbrktype                                                                                                              ;
; nios_with_sdram_nios2_gen2_0:nios2_gen2_0|nios_with_sdram_nios2_gen2_0_cpu:cpu|W_ienable_reg[25]                                                                                                                                                                                                                                                                                                      ; Stuck at GND                   ; nios_with_sdram_nios2_gen2_0:nios2_gen2_0|nios_with_sdram_nios2_gen2_0_cpu:cpu|W_control_rd_data[25]                                                                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                         ;
; nios_with_sdram_nios2_gen2_0:nios2_gen2_0|nios_with_sdram_nios2_gen2_0_cpu:cpu|W_ienable_reg[24]                                                                                                                                                                                                                                                                                                      ; Stuck at GND                   ; nios_with_sdram_nios2_gen2_0:nios2_gen2_0|nios_with_sdram_nios2_gen2_0_cpu:cpu|W_control_rd_data[24]                                                                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                         ;
; nios_with_sdram_nios2_gen2_0:nios2_gen2_0|nios_with_sdram_nios2_gen2_0_cpu:cpu|W_ienable_reg[23]                                                                                                                                                                                                                                                                                                      ; Stuck at GND                   ; nios_with_sdram_nios2_gen2_0:nios2_gen2_0|nios_with_sdram_nios2_gen2_0_cpu:cpu|W_control_rd_data[23]                                                                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                         ;
; nios_with_sdram_nios2_gen2_0:nios2_gen2_0|nios_with_sdram_nios2_gen2_0_cpu:cpu|W_ienable_reg[22]                                                                                                                                                                                                                                                                                                      ; Stuck at GND                   ; nios_with_sdram_nios2_gen2_0:nios2_gen2_0|nios_with_sdram_nios2_gen2_0_cpu:cpu|W_control_rd_data[22]                                                                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                         ;
; nios_with_sdram_nios2_gen2_0:nios2_gen2_0|nios_with_sdram_nios2_gen2_0_cpu:cpu|W_ienable_reg[21]                                                                                                                                                                                                                                                                                                      ; Stuck at GND                   ; nios_with_sdram_nios2_gen2_0:nios2_gen2_0|nios_with_sdram_nios2_gen2_0_cpu:cpu|W_control_rd_data[21]                                                                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                         ;
; nios_with_sdram_nios2_gen2_0:nios2_gen2_0|nios_with_sdram_nios2_gen2_0_cpu:cpu|W_ienable_reg[20]                                                                                                                                                                                                                                                                                                      ; Stuck at GND                   ; nios_with_sdram_nios2_gen2_0:nios2_gen2_0|nios_with_sdram_nios2_gen2_0_cpu:cpu|W_control_rd_data[20]                                                                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                         ;
; nios_with_sdram_nios2_gen2_0:nios2_gen2_0|nios_with_sdram_nios2_gen2_0_cpu:cpu|W_ienable_reg[19]                                                                                                                                                                                                                                                                                                      ; Stuck at GND                   ; nios_with_sdram_nios2_gen2_0:nios2_gen2_0|nios_with_sdram_nios2_gen2_0_cpu:cpu|W_control_rd_data[19]                                                                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                         ;
; nios_with_sdram_nios2_gen2_0:nios2_gen2_0|nios_with_sdram_nios2_gen2_0_cpu:cpu|W_ienable_reg[18]                                                                                                                                                                                                                                                                                                      ; Stuck at GND                   ; nios_with_sdram_nios2_gen2_0:nios2_gen2_0|nios_with_sdram_nios2_gen2_0_cpu:cpu|W_control_rd_data[18]                                                                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                         ;
; nios_with_sdram_nios2_gen2_0:nios2_gen2_0|nios_with_sdram_nios2_gen2_0_cpu:cpu|W_ienable_reg[17]                                                                                                                                                                                                                                                                                                      ; Stuck at GND                   ; nios_with_sdram_nios2_gen2_0:nios2_gen2_0|nios_with_sdram_nios2_gen2_0_cpu:cpu|W_control_rd_data[17]                                                                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                         ;
; nios_with_sdram_nios2_gen2_0:nios2_gen2_0|nios_with_sdram_nios2_gen2_0_cpu:cpu|W_ienable_reg[16]                                                                                                                                                                                                                                                                                                      ; Stuck at GND                   ; nios_with_sdram_nios2_gen2_0:nios2_gen2_0|nios_with_sdram_nios2_gen2_0_cpu:cpu|W_control_rd_data[16]                                                                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                         ;
; nios_with_sdram_nios2_gen2_0:nios2_gen2_0|nios_with_sdram_nios2_gen2_0_cpu:cpu|W_ienable_reg[15]                                                                                                                                                                                                                                                                                                      ; Stuck at GND                   ; nios_with_sdram_nios2_gen2_0:nios2_gen2_0|nios_with_sdram_nios2_gen2_0_cpu:cpu|W_control_rd_data[15]                                                                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                         ;
; nios_with_sdram_nios2_gen2_0:nios2_gen2_0|nios_with_sdram_nios2_gen2_0_cpu:cpu|W_ienable_reg[14]                                                                                                                                                                                                                                                                                                      ; Stuck at GND                   ; nios_with_sdram_nios2_gen2_0:nios2_gen2_0|nios_with_sdram_nios2_gen2_0_cpu:cpu|W_control_rd_data[14]                                                                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                         ;
; nios_with_sdram_nios2_gen2_0:nios2_gen2_0|nios_with_sdram_nios2_gen2_0_cpu:cpu|W_ienable_reg[13]                                                                                                                                                                                                                                                                                                      ; Stuck at GND                   ; nios_with_sdram_nios2_gen2_0:nios2_gen2_0|nios_with_sdram_nios2_gen2_0_cpu:cpu|W_control_rd_data[13]                                                                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                         ;
; nios_with_sdram_nios2_gen2_0:nios2_gen2_0|nios_with_sdram_nios2_gen2_0_cpu:cpu|W_ienable_reg[12]                                                                                                                                                                                                                                                                                                      ; Stuck at GND                   ; nios_with_sdram_nios2_gen2_0:nios2_gen2_0|nios_with_sdram_nios2_gen2_0_cpu:cpu|W_control_rd_data[12]                                                                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                         ;
; nios_with_sdram_nios2_gen2_0:nios2_gen2_0|nios_with_sdram_nios2_gen2_0_cpu:cpu|W_ienable_reg[11]                                                                                                                                                                                                                                                                                                      ; Stuck at GND                   ; nios_with_sdram_nios2_gen2_0:nios2_gen2_0|nios_with_sdram_nios2_gen2_0_cpu:cpu|W_control_rd_data[11]                                                                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                         ;
; nios_with_sdram_nios2_gen2_0:nios2_gen2_0|nios_with_sdram_nios2_gen2_0_cpu:cpu|W_ienable_reg[10]                                                                                                                                                                                                                                                                                                      ; Stuck at GND                   ; nios_with_sdram_nios2_gen2_0:nios2_gen2_0|nios_with_sdram_nios2_gen2_0_cpu:cpu|W_control_rd_data[10]                                                                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                         ;
; nios_with_sdram_nios2_gen2_0:nios2_gen2_0|nios_with_sdram_nios2_gen2_0_cpu:cpu|W_ienable_reg[9]                                                                                                                                                                                                                                                                                                       ; Stuck at GND                   ; nios_with_sdram_nios2_gen2_0:nios2_gen2_0|nios_with_sdram_nios2_gen2_0_cpu:cpu|W_control_rd_data[9]                                                                                                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                         ;
; nios_with_sdram_nios2_gen2_0:nios2_gen2_0|nios_with_sdram_nios2_gen2_0_cpu:cpu|W_ienable_reg[28]                                                                                                                                                                                                                                                                                                      ; Stuck at GND                   ; nios_with_sdram_nios2_gen2_0:nios2_gen2_0|nios_with_sdram_nios2_gen2_0_cpu:cpu|W_control_rd_data[28]                                                                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                         ;
; nios_with_sdram_nios2_gen2_0:nios2_gen2_0|nios_with_sdram_nios2_gen2_0_cpu:cpu|W_ienable_reg[7]                                                                                                                                                                                                                                                                                                       ; Stuck at GND                   ; nios_with_sdram_nios2_gen2_0:nios2_gen2_0|nios_with_sdram_nios2_gen2_0_cpu:cpu|W_control_rd_data[7]                                                                                                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                         ;
; nios_with_sdram_nios2_gen2_0:nios2_gen2_0|nios_with_sdram_nios2_gen2_0_cpu:cpu|W_ienable_reg[6]                                                                                                                                                                                                                                                                                                       ; Stuck at GND                   ; nios_with_sdram_nios2_gen2_0:nios2_gen2_0|nios_with_sdram_nios2_gen2_0_cpu:cpu|W_control_rd_data[6]                                                                                                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                         ;
; nios_with_sdram_nios2_gen2_0:nios2_gen2_0|nios_with_sdram_nios2_gen2_0_cpu:cpu|W_ienable_reg[5]                                                                                                                                                                                                                                                                                                       ; Stuck at GND                   ; nios_with_sdram_nios2_gen2_0:nios2_gen2_0|nios_with_sdram_nios2_gen2_0_cpu:cpu|W_control_rd_data[5]                                                                                                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                         ;
; nios_with_sdram_nios2_gen2_0:nios2_gen2_0|nios_with_sdram_nios2_gen2_0_cpu:cpu|W_ienable_reg[4]                                                                                                                                                                                                                                                                                                       ; Stuck at GND                   ; nios_with_sdram_nios2_gen2_0:nios2_gen2_0|nios_with_sdram_nios2_gen2_0_cpu:cpu|W_control_rd_data[4]                                                                                                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                         ;
; nios_with_sdram_nios2_gen2_0:nios2_gen2_0|nios_with_sdram_nios2_gen2_0_cpu:cpu|W_ienable_reg[3]                                                                                                                                                                                                                                                                                                       ; Stuck at GND                   ; nios_with_sdram_nios2_gen2_0:nios2_gen2_0|nios_with_sdram_nios2_gen2_0_cpu:cpu|W_control_rd_data[3]                                                                                                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                         ;
; nios_with_sdram_nios2_gen2_0:nios2_gen2_0|nios_with_sdram_nios2_gen2_0_cpu:cpu|W_ienable_reg[2]                                                                                                                                                                                                                                                                                                       ; Stuck at GND                   ; nios_with_sdram_nios2_gen2_0:nios2_gen2_0|nios_with_sdram_nios2_gen2_0_cpu:cpu|W_control_rd_data[2]                                                                                                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                         ;
; nios_with_sdram_nios2_gen2_0:nios2_gen2_0|nios_with_sdram_nios2_gen2_0_cpu:cpu|W_ienable_reg[1]                                                                                                                                                                                                                                                                                                       ; Stuck at GND                   ; nios_with_sdram_nios2_gen2_0:nios2_gen2_0|nios_with_sdram_nios2_gen2_0_cpu:cpu|W_control_rd_data[1]                                                                                                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                         ;
; nios_with_sdram_nios2_gen2_0:nios2_gen2_0|nios_with_sdram_nios2_gen2_0_cpu:cpu|nios_with_sdram_nios2_gen2_0_cpu_nios2_oci:the_nios_with_sdram_nios2_gen2_0_cpu_nios2_oci|nios_with_sdram_nios2_gen2_0_cpu_nios2_oci_dbrk:the_nios_with_sdram_nios2_gen2_0_cpu_nios2_oci_dbrk|dbrk_goto1                                                                                                               ; Stuck at GND                   ; nios_with_sdram_nios2_gen2_0:nios2_gen2_0|nios_with_sdram_nios2_gen2_0_cpu:cpu|nios_with_sdram_nios2_gen2_0_cpu_nios2_oci:the_nios_with_sdram_nios2_gen2_0_cpu_nios2_oci|nios_with_sdram_nios2_gen2_0_cpu_nios2_oci_break:the_nios_with_sdram_nios2_gen2_0_cpu_nios2_oci_break|trigger_state                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                         ;
; nios_with_sdram_nios2_gen2_0:nios2_gen2_0|nios_with_sdram_nios2_gen2_0_cpu:cpu|W1_rf_ecc_recoverable_valid                                                                                                                                                                                                                                                                                            ; Stuck at GND                   ; nios_with_sdram_nios2_gen2_0:nios2_gen2_0|nios_with_sdram_nios2_gen2_0_cpu:cpu|W_up_ex_mon_state                                                                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                         ;
; nios_with_sdram_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:my_sdram_0_avalon_slave_0_cmd_width_adapter|address_reg[0]                                                                                                                                                                                                                                                            ; Stuck at GND                   ; nios_with_sdram_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:my_sdram_0_avalon_slave_0_agent_rsp_fifo|mem[1][18]                                                                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                         ;
; nios_with_sdram_nios2_gen2_0:nios2_gen2_0|nios_with_sdram_nios2_gen2_0_cpu:cpu|W_ienable_reg[31]                                                                                                                                                                                                                                                                                                      ; Stuck at GND                   ; nios_with_sdram_nios2_gen2_0:nios2_gen2_0|nios_with_sdram_nios2_gen2_0_cpu:cpu|W_control_rd_data[31]                                                                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                         ;
; nios_with_sdram_nios2_gen2_0:nios2_gen2_0|nios_with_sdram_nios2_gen2_0_cpu:cpu|W_ienable_reg[30]                                                                                                                                                                                                                                                                                                      ; Stuck at GND                   ; nios_with_sdram_nios2_gen2_0:nios2_gen2_0|nios_with_sdram_nios2_gen2_0_cpu:cpu|W_control_rd_data[30]                                                                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                         ;
; nios_with_sdram_nios2_gen2_0:nios2_gen2_0|nios_with_sdram_nios2_gen2_0_cpu:cpu|W_ienable_reg[29]                                                                                                                                                                                                                                                                                                      ; Stuck at GND                   ; nios_with_sdram_nios2_gen2_0:nios2_gen2_0|nios_with_sdram_nios2_gen2_0_cpu:cpu|W_control_rd_data[29]                                                                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                         ;
; nios_with_sdram_nios2_gen2_0:nios2_gen2_0|nios_with_sdram_nios2_gen2_0_cpu:cpu|W_ienable_reg[27]                                                                                                                                                                                                                                                                                                      ; Stuck at GND                   ; nios_with_sdram_nios2_gen2_0:nios2_gen2_0|nios_with_sdram_nios2_gen2_0_cpu:cpu|W_control_rd_data[27]                                                                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                         ;
; nios_with_sdram_nios2_gen2_0:nios2_gen2_0|nios_with_sdram_nios2_gen2_0_cpu:cpu|W_ienable_reg[26]                                                                                                                                                                                                                                                                                                      ; Stuck at GND                   ; nios_with_sdram_nios2_gen2_0:nios2_gen2_0|nios_with_sdram_nios2_gen2_0_cpu:cpu|W_control_rd_data[26]                                                                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                         ;
; nios_with_sdram_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][103]                                                                                                                                                                                                                                                                    ; Stuck at GND                   ; nios_with_sdram_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][103]                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                         ;
; nios_with_sdram_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][103]                                                                                                                                                                                                                                                                     ; Stuck at GND                   ; nios_with_sdram_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][103]                                                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                         ;
; nios_with_sdram_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:shift_clk_pll_slave_agent_rsp_fifo|mem[1][103]                                                                                                                                                                                                                                                                              ; Stuck at GND                   ; nios_with_sdram_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:shift_clk_pll_slave_agent_rsp_fifo|mem[0][103]                                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                         ;
; nios_with_sdram_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][103]                                                                                                                                                                                                                                                                              ; Stuck at GND                   ; nios_with_sdram_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][103]                                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                         ;
; nios_with_sdram_nios2_gen2_0:nios2_gen2_0|nios_with_sdram_nios2_gen2_0_cpu:cpu|W_ienable_reg[8]                                                                                                                                                                                                                                                                                                       ; Stuck at GND                   ; nios_with_sdram_nios2_gen2_0:nios2_gen2_0|nios_with_sdram_nios2_gen2_0_cpu:cpu|W_control_rd_data[8]                                                                                                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                         ;
; nios_with_sdram_mm_interconnect_0:mm_interconnect_0|nios_with_sdram_mm_interconnect_0_cmd_mux:cmd_mux|share_count_zero_flag                                                                                                                                                                                                                                                                           ; Stuck at VCC                   ; nios_with_sdram_mm_interconnect_0:mm_interconnect_0|nios_with_sdram_mm_interconnect_0_cmd_mux:cmd_mux|share_count[0]                                                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                         ;
; nios_with_sdram_mm_interconnect_0:mm_interconnect_0|nios_with_sdram_mm_interconnect_0_cmd_mux:cmd_mux_002|share_count_zero_flag                                                                                                                                                                                                                                                                       ; Stuck at VCC                   ; nios_with_sdram_mm_interconnect_0:mm_interconnect_0|nios_with_sdram_mm_interconnect_0_cmd_mux:cmd_mux_002|share_count[0]                                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                         ;
; nios_with_sdram_mm_interconnect_0:mm_interconnect_0|nios_with_sdram_mm_interconnect_0_cmd_mux:cmd_mux_003|share_count_zero_flag                                                                                                                                                                                                                                                                       ; Stuck at VCC                   ; nios_with_sdram_mm_interconnect_0:mm_interconnect_0|nios_with_sdram_mm_interconnect_0_cmd_mux:cmd_mux_003|share_count[0]                                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                         ;
; nios_with_sdram_mm_interconnect_0:mm_interconnect_0|nios_with_sdram_mm_interconnect_0_cmd_mux:cmd_mux_004|share_count_zero_flag                                                                                                                                                                                                                                                                       ; Stuck at VCC                   ; nios_with_sdram_mm_interconnect_0:mm_interconnect_0|nios_with_sdram_mm_interconnect_0_cmd_mux:cmd_mux_004|share_count[0]                                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                         ;
; nios_with_sdram_nios2_gen2_0:nios2_gen2_0|nios_with_sdram_nios2_gen2_0_cpu:cpu|nios_with_sdram_nios2_gen2_0_cpu_nios2_oci:the_nios_with_sdram_nios2_gen2_0_cpu_nios2_oci|nios_with_sdram_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_with_sdram_nios2_gen2_0_cpu_debug_slave_wrapper|nios_with_sdram_nios2_gen2_0_cpu_debug_slave_tck:the_nios_with_sdram_nios2_gen2_0_cpu_debug_slave_tck|DRsize~3 ; Lost Fanouts                   ; nios_with_sdram_nios2_gen2_0:nios2_gen2_0|nios_with_sdram_nios2_gen2_0_cpu:cpu|nios_with_sdram_nios2_gen2_0_cpu_nios2_oci:the_nios_with_sdram_nios2_gen2_0_cpu_nios2_oci|nios_with_sdram_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_with_sdram_nios2_gen2_0_cpu_debug_slave_wrapper|nios_with_sdram_nios2_gen2_0_cpu_debug_slave_tck:the_nios_with_sdram_nios2_gen2_0_cpu_debug_slave_tck|DRsize.101 ;
; nios_with_sdram_mm_interconnect_0:mm_interconnect_0|nios_with_sdram_mm_interconnect_0_cmd_mux:cmd_mux_001|share_count_zero_flag                                                                                                                                                                                                                                                                       ; Stuck at VCC                   ; nios_with_sdram_mm_interconnect_0:mm_interconnect_0|nios_with_sdram_mm_interconnect_0_cmd_mux:cmd_mux_001|share_count[0]                                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                         ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 2023  ;
; Number of registers using Synchronous Clear  ; 118   ;
; Number of registers using Synchronous Load   ; 279   ;
; Number of registers using Asynchronous Clear ; 1094  ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 986   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                                                                                                                                                                              ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                                                                                                                                                                               ; Fan out ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; sdram_controller:my_sdram_0|dqm_l                                                                                                                                                                                                                                                                                               ; 2       ;
; sdram_controller:my_sdram_0|dqm_h                                                                                                                                                                                                                                                                                               ; 2       ;
; nios_with_sdram_nios2_gen2_0:nios2_gen2_0|nios_with_sdram_nios2_gen2_0_cpu:cpu|F_pc[13]                                                                                                                                                                                                                                         ; 4       ;
; sdram_controller:my_sdram_0|wait0                                                                                                                                                                                                                                                                                               ; 5       ;
; nios_with_sdram_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_with_sdram_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                                                                    ; 19      ;
; nios_with_sdram_nios2_gen2_0:nios2_gen2_0|nios_with_sdram_nios2_gen2_0_cpu:cpu|i_read                                                                                                                                                                                                                                           ; 7       ;
; nios_with_sdram_nios2_gen2_0:nios2_gen2_0|nios_with_sdram_nios2_gen2_0_cpu:cpu|F_pc[24]                                                                                                                                                                                                                                         ; 7       ;
; nios_with_sdram_mm_interconnect_0:mm_interconnect_0|nios_with_sdram_mm_interconnect_0_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                                      ; 2       ;
; sdram_controller:my_sdram_0|busy                                                                                                                                                                                                                                                                                                ; 3       ;
; sdram_controller:my_sdram_0|cnt_ar_reg[1]                                                                                                                                                                                                                                                                                       ; 4       ;
; altera_reset_controller:rst_controller|r_sync_rst_chain[1]                                                                                                                                                                                                                                                                      ; 1       ;
; nios_with_sdram_jtag_uart_0:jtag_uart_0|av_waitrequest                                                                                                                                                                                                                                                                          ; 5       ;
; nios_with_sdram_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_with_sdram_jtag_uart_0_alt_jtag_atlantic|count[9]                                                                                                                                                                                                                ; 11      ;
; sdram_controller:my_sdram_0|dqm_h_temp                                                                                                                                                                                                                                                                                          ; 1       ;
; nios_with_sdram_mm_interconnect_0:mm_interconnect_0|nios_with_sdram_mm_interconnect_0_cmd_mux:cmd_mux_003|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                                      ; 2       ;
; altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[3]                                                                                                                                                                                                                                                   ; 1       ;
; altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[2]                                                                                                                                                                                                                                                   ; 4       ;
; altera_reset_controller:rst_controller|r_sync_rst_chain[2]                                                                                                                                                                                                                                                                      ; 2       ;
; nios_with_sdram_nios2_gen2_0:nios2_gen2_0|nios_with_sdram_nios2_gen2_0_cpu:cpu|hbreak_enabled                                                                                                                                                                                                                                   ; 9       ;
; nios_with_sdram_mm_interconnect_0:mm_interconnect_0|nios_with_sdram_mm_interconnect_0_cmd_mux:cmd_mux_002|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                                      ; 2       ;
; nios_with_sdram_mm_interconnect_0:mm_interconnect_0|nios_with_sdram_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                                          ; 2       ;
; nios_with_sdram_mm_interconnect_0:mm_interconnect_0|nios_with_sdram_mm_interconnect_0_cmd_mux:cmd_mux_004|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                                      ; 2       ;
; nios_with_sdram_jtag_uart_0:jtag_uart_0|t_dav                                                                                                                                                                                                                                                                                   ; 3       ;
; altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                                   ; 1       ;
; altera_reset_controller:rst_controller|r_sync_rst_chain[3]                                                                                                                                                                                                                                                                      ; 1       ;
; nios_with_sdram_nios2_gen2_0:nios2_gen2_0|nios_with_sdram_nios2_gen2_0_cpu:cpu|nios_with_sdram_nios2_gen2_0_cpu_nios2_oci:the_nios_with_sdram_nios2_gen2_0_cpu_nios2_oci|nios_with_sdram_nios2_gen2_0_cpu_nios2_avalon_reg:the_nios_with_sdram_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[0]                                 ; 2       ;
; nios_with_sdram_shift_clk:shift_clk|pfdena_reg                                                                                                                                                                                                                                                                                  ; 2       ;
; nios_with_sdram_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_with_sdram_jtag_uart_0_alt_jtag_atlantic|rst2                                                                                                                                                                                                                    ; 3       ;
; altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                                   ; 1       ;
; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                                       ; 1       ;
; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                        ; 1       ;
; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                        ; 1       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] ; 2       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[1]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[2]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[3]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[4]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[5]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[6]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[7]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[8]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[9]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[12]                                                                                                                                                  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[10]                                                                                                                                                  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[11]                                                                                                                                                  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[0]                                                                                                                                                   ; 1       ;
; Total number of inverted registers = 47                                                                                                                                                                                                                                                                                         ;         ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                                                                                                                                                                                                                                                                           ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 18 bits   ; 36 LEs        ; 18 LEs               ; 18 LEs                 ; Yes        ; |nios_with_sdram|nios_with_sdram_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:my_sdram_0_avalon_slave_0_cmd_width_adapter|byteen_reg[0]                                                                                                                                                                                                                                                           ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |nios_with_sdram|sdram_controller:my_sdram_0|cnt_setup_reg[12]                                                                                                                                                                                                                                                                                                                                                       ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |nios_with_sdram|nios_with_sdram_nios2_gen2_0:nios2_gen2_0|nios_with_sdram_nios2_gen2_0_cpu:cpu|d_byteenable[1]                                                                                                                                                                                                                                                                                                      ;
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |nios_with_sdram|sdram_controller:my_sdram_0|refresh_cnt_reg[1]                                                                                                                                                                                                                                                                                                                                                      ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |nios_with_sdram|nios_with_sdram_nios2_gen2_0:nios2_gen2_0|nios_with_sdram_nios2_gen2_0_cpu:cpu|E_src2[0]                                                                                                                                                                                                                                                                                                            ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |nios_with_sdram|nios_with_sdram_nios2_gen2_0:nios2_gen2_0|nios_with_sdram_nios2_gen2_0_cpu:cpu|E_src1[1]                                                                                                                                                                                                                                                                                                            ;
; 3:1                ; 25 bits   ; 50 LEs        ; 50 LEs               ; 0 LEs                  ; Yes        ; |nios_with_sdram|nios_with_sdram_nios2_gen2_0:nios2_gen2_0|nios_with_sdram_nios2_gen2_0_cpu:cpu|E_src1[14]                                                                                                                                                                                                                                                                                                           ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |nios_with_sdram|nios_with_sdram_nios2_gen2_0:nios2_gen2_0|nios_with_sdram_nios2_gen2_0_cpu:cpu|E_shift_rot_result[29]                                                                                                                                                                                                                                                                                               ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |nios_with_sdram|nios_with_sdram_nios2_gen2_0:nios2_gen2_0|nios_with_sdram_nios2_gen2_0_cpu:cpu|av_ld_byte0_data[3]                                                                                                                                                                                                                                                                                                  ;
; 3:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |nios_with_sdram|nios_with_sdram_nios2_gen2_0:nios2_gen2_0|nios_with_sdram_nios2_gen2_0_cpu:cpu|av_ld_byte2_data[7]                                                                                                                                                                                                                                                                                                  ;
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |nios_with_sdram|nios_with_sdram_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_with_sdram_jtag_uart_0_alt_jtag_atlantic|count[7]                                                                                                                                                                                                                                                                                    ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |nios_with_sdram|nios_with_sdram_nios2_gen2_0:nios2_gen2_0|nios_with_sdram_nios2_gen2_0_cpu:cpu|D_iw[6]                                                                                                                                                                                                                                                                                                              ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |nios_with_sdram|nios_with_sdram_nios2_gen2_0:nios2_gen2_0|nios_with_sdram_nios2_gen2_0_cpu:cpu|nios_with_sdram_nios2_gen2_0_cpu_nios2_oci:the_nios_with_sdram_nios2_gen2_0_cpu_nios2_oci|readdata[3]                                                                                                                                                                                                                ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |nios_with_sdram|nios_with_sdram_nios2_gen2_0:nios2_gen2_0|nios_with_sdram_nios2_gen2_0_cpu:cpu|d_writedata[31]                                                                                                                                                                                                                                                                                                      ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |nios_with_sdram|nios_with_sdram_nios2_gen2_0:nios2_gen2_0|nios_with_sdram_nios2_gen2_0_cpu:cpu|W_alu_result[30]                                                                                                                                                                                                                                                                                                     ;
; 4:1                ; 11 bits   ; 22 LEs        ; 22 LEs               ; 0 LEs                  ; Yes        ; |nios_with_sdram|nios_with_sdram_nios2_gen2_0:nios2_gen2_0|nios_with_sdram_nios2_gen2_0_cpu:cpu|E_src2[9]                                                                                                                                                                                                                                                                                                            ;
; 4:1                ; 15 bits   ; 30 LEs        ; 30 LEs               ; 0 LEs                  ; Yes        ; |nios_with_sdram|nios_with_sdram_nios2_gen2_0:nios2_gen2_0|nios_with_sdram_nios2_gen2_0_cpu:cpu|E_src2[24]                                                                                                                                                                                                                                                                                                           ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |nios_with_sdram|nios_with_sdram_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_with_sdram_jtag_uart_0_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                                                                                                                                 ;
; 4:1                ; 19 bits   ; 38 LEs        ; 38 LEs               ; 0 LEs                  ; Yes        ; |nios_with_sdram|nios_with_sdram_nios2_gen2_0:nios2_gen2_0|nios_with_sdram_nios2_gen2_0_cpu:cpu|nios_with_sdram_nios2_gen2_0_cpu_nios2_oci:the_nios_with_sdram_nios2_gen2_0_cpu_nios2_oci|nios_with_sdram_nios2_gen2_0_cpu_nios2_ocimem:the_nios_with_sdram_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[28]                                                                                                                ;
; 4:1                ; 12 bits   ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; Yes        ; |nios_with_sdram|nios_with_sdram_nios2_gen2_0:nios2_gen2_0|nios_with_sdram_nios2_gen2_0_cpu:cpu|nios_with_sdram_nios2_gen2_0_cpu_nios2_oci:the_nios_with_sdram_nios2_gen2_0_cpu_nios2_oci|nios_with_sdram_nios2_gen2_0_cpu_nios2_ocimem:the_nios_with_sdram_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[0]                                                                                                                 ;
; 4:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |nios_with_sdram|nios_with_sdram_nios2_gen2_0:nios2_gen2_0|nios_with_sdram_nios2_gen2_0_cpu:cpu|nios_with_sdram_nios2_gen2_0_cpu_nios2_oci:the_nios_with_sdram_nios2_gen2_0_cpu_nios2_oci|nios_with_sdram_nios2_gen2_0_cpu_nios2_oci_break:the_nios_with_sdram_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[19]                                                                                                    ;
; 6:1                ; 2 bits    ; 8 LEs         ; 2 LEs                ; 6 LEs                  ; Yes        ; |nios_with_sdram|nios_with_sdram_nios2_gen2_0:nios2_gen2_0|nios_with_sdram_nios2_gen2_0_cpu:cpu|nios_with_sdram_nios2_gen2_0_cpu_nios2_oci:the_nios_with_sdram_nios2_gen2_0_cpu_nios2_oci|nios_with_sdram_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_with_sdram_nios2_gen2_0_cpu_debug_slave_wrapper|nios_with_sdram_nios2_gen2_0_cpu_debug_slave_tck:the_nios_with_sdram_nios2_gen2_0_cpu_debug_slave_tck|sr[36] ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |nios_with_sdram|nios_with_sdram_nios2_gen2_0:nios2_gen2_0|nios_with_sdram_nios2_gen2_0_cpu:cpu|nios_with_sdram_nios2_gen2_0_cpu_nios2_oci:the_nios_with_sdram_nios2_gen2_0_cpu_nios2_oci|nios_with_sdram_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_with_sdram_nios2_gen2_0_cpu_debug_slave_wrapper|nios_with_sdram_nios2_gen2_0_cpu_debug_slave_tck:the_nios_with_sdram_nios2_gen2_0_cpu_debug_slave_tck|sr[33] ;
; 6:1                ; 13 bits   ; 52 LEs        ; 26 LEs               ; 26 LEs                 ; Yes        ; |nios_with_sdram|nios_with_sdram_nios2_gen2_0:nios2_gen2_0|nios_with_sdram_nios2_gen2_0_cpu:cpu|nios_with_sdram_nios2_gen2_0_cpu_nios2_oci:the_nios_with_sdram_nios2_gen2_0_cpu_nios2_oci|nios_with_sdram_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_with_sdram_nios2_gen2_0_cpu_debug_slave_wrapper|nios_with_sdram_nios2_gen2_0_cpu_debug_slave_tck:the_nios_with_sdram_nios2_gen2_0_cpu_debug_slave_tck|sr[2]  ;
; 6:1                ; 16 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |nios_with_sdram|nios_with_sdram_nios2_gen2_0:nios2_gen2_0|nios_with_sdram_nios2_gen2_0_cpu:cpu|nios_with_sdram_nios2_gen2_0_cpu_nios2_oci:the_nios_with_sdram_nios2_gen2_0_cpu_nios2_oci|nios_with_sdram_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_with_sdram_nios2_gen2_0_cpu_debug_slave_wrapper|nios_with_sdram_nios2_gen2_0_cpu_debug_slave_tck:the_nios_with_sdram_nios2_gen2_0_cpu_debug_slave_tck|sr[30] ;
; 4:1                ; 23 bits   ; 46 LEs        ; 46 LEs               ; 0 LEs                  ; Yes        ; |nios_with_sdram|nios_with_sdram_nios2_gen2_0:nios2_gen2_0|nios_with_sdram_nios2_gen2_0_cpu:cpu|F_pc[7]                                                                                                                                                                                                                                                                                                              ;
; 5:1                ; 3 bits    ; 9 LEs         ; 6 LEs                ; 3 LEs                  ; Yes        ; |nios_with_sdram|nios_with_sdram_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_with_sdram_jtag_uart_0_alt_jtag_atlantic|td_shift[4]                                                                                                                                                                                                                                                                                 ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |nios_with_sdram|nios_with_sdram_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_with_sdram_jtag_uart_0_alt_jtag_atlantic|td_shift[5]                                                                                                                                                                                                                                                                                 ;
; 4:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; Yes        ; |nios_with_sdram|nios_with_sdram_nios2_gen2_0:nios2_gen2_0|nios_with_sdram_nios2_gen2_0_cpu:cpu|nios_with_sdram_nios2_gen2_0_cpu_nios2_oci:the_nios_with_sdram_nios2_gen2_0_cpu_nios2_oci|nios_with_sdram_nios2_gen2_0_cpu_nios2_ocimem:the_nios_with_sdram_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[6]                                                                                                                 ;
; 5:1                ; 2 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |nios_with_sdram|nios_with_sdram_nios2_gen2_0:nios2_gen2_0|nios_with_sdram_nios2_gen2_0_cpu:cpu|d_byteenable[2]                                                                                                                                                                                                                                                                                                      ;
; 11:1               ; 4 bits    ; 28 LEs        ; 24 LEs               ; 4 LEs                  ; Yes        ; |nios_with_sdram|sdram_controller:my_sdram_0|cnt_state_reg[3]                                                                                                                                                                                                                                                                                                                                                        ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |nios_with_sdram|nios_with_sdram_nios2_gen2_0:nios2_gen2_0|nios_with_sdram_nios2_gen2_0_cpu:cpu|F_pc[24]                                                                                                                                                                                                                                                                                                             ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |nios_with_sdram|nios_with_sdram_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:my_sdram_0_avalon_slave_0_agent_rsp_fifo|mem                                                                                                                                                                                                                                                                              ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |nios_with_sdram|nios_with_sdram_nios2_gen2_0:nios2_gen2_0|nios_with_sdram_nios2_gen2_0_cpu:cpu|E_logic_result[19]                                                                                                                                                                                                                                                                                                   ;
; 4:1                ; 31 bits   ; 62 LEs        ; 62 LEs               ; 0 LEs                  ; No         ; |nios_with_sdram|nios_with_sdram_nios2_gen2_0:nios2_gen2_0|nios_with_sdram_nios2_gen2_0_cpu:cpu|W_rf_wr_data[31]                                                                                                                                                                                                                                                                                                     ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |nios_with_sdram|nios_with_sdram_nios2_gen2_0:nios2_gen2_0|nios_with_sdram_nios2_gen2_0_cpu:cpu|D_dst_regnum[1]                                                                                                                                                                                                                                                                                                      ;
; 5:1                ; 2 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |nios_with_sdram|nios_with_sdram_mm_interconnect_0:mm_interconnect_0|nios_with_sdram_mm_interconnect_0_router:router|src_channel[3]                                                                                                                                                                                                                                                                                  ;
; 5:1                ; 2 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |nios_with_sdram|nios_with_sdram_mm_interconnect_0:mm_interconnect_0|nios_with_sdram_mm_interconnect_0_router:router_001|src_channel[1]                                                                                                                                                                                                                                                                              ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for nios_with_sdram_jtag_uart_0:jtag_uart_0|nios_with_sdram_jtag_uart_0_scfifo_w:the_nios_with_sdram_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                  ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                   ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for nios_with_sdram_jtag_uart_0:jtag_uart_0|nios_with_sdram_jtag_uart_0_scfifo_r:the_nios_with_sdram_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                  ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                   ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for nios_with_sdram_nios2_gen2_0:nios2_gen2_0|nios_with_sdram_nios2_gen2_0_cpu:cpu|nios_with_sdram_nios2_gen2_0_cpu_register_bank_a_module:nios_with_sdram_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                                        ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                                         ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for nios_with_sdram_nios2_gen2_0:nios2_gen2_0|nios_with_sdram_nios2_gen2_0_cpu:cpu|nios_with_sdram_nios2_gen2_0_cpu_register_bank_b_module:nios_with_sdram_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                                        ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                                         ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for nios_with_sdram_nios2_gen2_0:nios2_gen2_0|nios_with_sdram_nios2_gen2_0_cpu:cpu|nios_with_sdram_nios2_gen2_0_cpu_nios2_oci:the_nios_with_sdram_nios2_gen2_0_cpu_nios2_oci|nios_with_sdram_nios2_gen2_0_cpu_nios2_oci_debug:the_nios_with_sdram_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                                                          ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                                                                                                                                                                     ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                                                                     ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                     ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                     ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                                                                                                                                                                      ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                                                                      ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                      ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                      ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for nios_with_sdram_nios2_gen2_0:nios2_gen2_0|nios_with_sdram_nios2_gen2_0_cpu:cpu|nios_with_sdram_nios2_gen2_0_cpu_nios2_oci:the_nios_with_sdram_nios2_gen2_0_cpu_nios2_oci|nios_with_sdram_nios2_gen2_0_cpu_nios2_ocimem:the_nios_with_sdram_nios2_gen2_0_cpu_nios2_ocimem|nios_with_sdram_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_with_sdram_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_ac71:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                                                                                                                                                                                                                              ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                                                                                                                                                                                                                               ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for nios_with_sdram_nios2_gen2_0:nios2_gen2_0|nios_with_sdram_nios2_gen2_0_cpu:cpu|nios_with_sdram_nios2_gen2_0_cpu_nios2_oci:the_nios_with_sdram_nios2_gen2_0_cpu_nios2_oci|nios_with_sdram_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_with_sdram_nios2_gen2_0_cpu_debug_slave_wrapper|nios_with_sdram_nios2_gen2_0_cpu_debug_slave_tck:the_nios_with_sdram_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1 ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                                                                                                                                                                         ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                                                                    ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                                                                    ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                                                                    ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                                                                    ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                                                                     ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                                                                     ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                                                                     ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                                                                     ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for nios_with_sdram_nios2_gen2_0:nios2_gen2_0|nios_with_sdram_nios2_gen2_0_cpu:cpu|nios_with_sdram_nios2_gen2_0_cpu_nios2_oci:the_nios_with_sdram_nios2_gen2_0_cpu_nios2_oci|nios_with_sdram_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_with_sdram_nios2_gen2_0_cpu_debug_slave_wrapper|nios_with_sdram_nios2_gen2_0_cpu_debug_slave_tck:the_nios_with_sdram_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2 ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                                                                                                                                                                         ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                                                                    ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                                                                    ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                                                                    ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                                                                    ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                                                                     ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                                                                     ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                                                                     ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                                                                     ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for nios_with_sdram_nios2_gen2_0:nios2_gen2_0|nios_with_sdram_nios2_gen2_0_cpu:cpu|nios_with_sdram_nios2_gen2_0_cpu_nios2_oci:the_nios_with_sdram_nios2_gen2_0_cpu_nios2_oci|nios_with_sdram_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_with_sdram_nios2_gen2_0_cpu_debug_slave_wrapper|nios_with_sdram_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_with_sdram_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3 ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                                                                                                                                                                               ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                                                                          ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                                                                          ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                                                                          ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                                                                          ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                                                                           ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                                                                           ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                                                                           ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for nios_with_sdram_nios2_gen2_0:nios2_gen2_0|nios_with_sdram_nios2_gen2_0_cpu:cpu|nios_with_sdram_nios2_gen2_0_cpu_nios2_oci:the_nios_with_sdram_nios2_gen2_0_cpu_nios2_oci|nios_with_sdram_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_with_sdram_nios2_gen2_0_cpu_debug_slave_wrapper|nios_with_sdram_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_with_sdram_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4 ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                                                                                                                                                                               ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                                                                          ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                                                                          ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                                                                          ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                                                                          ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                                                                           ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                                                                           ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                                                                           ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for nios_with_sdram_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_d0i1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                  ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                   ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------+


+------------------------------------------------------------+
; Source assignments for nios_with_sdram_shift_clk:shift_clk ;
+----------------+-------+------+----------------------------+
; Assignment     ; Value ; From ; To                         ;
+----------------+-------+------+----------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; pfdena_reg                 ;
+----------------+-------+------+----------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for nios_with_sdram_shift_clk:shift_clk|nios_with_sdram_shift_clk_stdsync_sv6:stdsync2|nios_with_sdram_shift_clk_dffpipe_l2c:dffpipe3 ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                      ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                       ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for nios_with_sdram_mm_interconnect_0:mm_interconnect_0|nios_with_sdram_mm_interconnect_0_cmd_demux:cmd_demux ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                              ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                             ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                           ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for nios_with_sdram_mm_interconnect_0:mm_interconnect_0|nios_with_sdram_mm_interconnect_0_cmd_demux:cmd_demux_001 ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                  ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                 ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                               ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for nios_with_sdram_mm_interconnect_0:mm_interconnect_0|nios_with_sdram_mm_interconnect_0_rsp_demux:rsp_demux ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                              ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                             ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                           ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for nios_with_sdram_mm_interconnect_0:mm_interconnect_0|nios_with_sdram_mm_interconnect_0_rsp_demux:rsp_demux_001 ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                  ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                 ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                               ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for nios_with_sdram_mm_interconnect_0:mm_interconnect_0|nios_with_sdram_mm_interconnect_0_rsp_demux:rsp_demux_002 ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                  ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                 ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                               ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for nios_with_sdram_mm_interconnect_0:mm_interconnect_0|nios_with_sdram_mm_interconnect_0_rsp_demux:rsp_demux_003 ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                  ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                 ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                               ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for nios_with_sdram_mm_interconnect_0:mm_interconnect_0|nios_with_sdram_mm_interconnect_0_rsp_demux:rsp_demux_004 ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                  ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                 ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                               ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------+
; Source assignments for altera_reset_controller:rst_controller             ;
+-------------------+-------+------+----------------------------------------+
; Assignment        ; Value ; From ; To                                     ;
+-------------------+-------+------+----------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[4] ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[3] ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[2] ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1] ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0] ;
+-------------------+-------+------+----------------------------------------+


+----------------------------------------------------------------------------------------------------------+
; Source assignments for altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+-----------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                    ;
+-------------------+-------+------+-----------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                ;
+-------------------+-------+------+-----------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Source assignments for altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+-------------------+-------+------+---------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                        ;
+-------------------+-------+------+---------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                    ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                    ;
+-------------------+-------+------+---------------------------------------------------------------------------+


+-------------------------------------------------------+
; Source assignments for sld_signaltap:auto_signaltap_0 ;
+-----------------+-------+------+----------------------+
; Assignment      ; Value ; From ; To                   ;
+-----------------+-------+------+----------------------+
; MESSAGE_DISABLE ; 13410 ; -    ; -                    ;
+-----------------+-------+------+----------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios_with_sdram_jtag_uart_0:jtag_uart_0|nios_with_sdram_jtag_uart_0_scfifo_w:the_nios_with_sdram_jtag_uart_0_scfifo_w|scfifo:wfifo ;
+-------------------------+--------------+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value        ; Type                                                                                                                                   ;
+-------------------------+--------------+----------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON           ; AUTO_CARRY                                                                                                                             ;
; IGNORE_CARRY_BUFFERS    ; OFF          ; IGNORE_CARRY                                                                                                                           ;
; AUTO_CASCADE_CHAINS     ; ON           ; AUTO_CASCADE                                                                                                                           ;
; IGNORE_CASCADE_BUFFERS  ; OFF          ; IGNORE_CASCADE                                                                                                                         ;
; lpm_width               ; 8            ; Signed Integer                                                                                                                         ;
; LPM_NUMWORDS            ; 64           ; Signed Integer                                                                                                                         ;
; LPM_WIDTHU              ; 6            ; Signed Integer                                                                                                                         ;
; LPM_SHOWAHEAD           ; OFF          ; Untyped                                                                                                                                ;
; UNDERFLOW_CHECKING      ; OFF          ; Untyped                                                                                                                                ;
; OVERFLOW_CHECKING       ; OFF          ; Untyped                                                                                                                                ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF          ; Untyped                                                                                                                                ;
; ADD_RAM_OUTPUT_REGISTER ; OFF          ; Untyped                                                                                                                                ;
; ALMOST_FULL_VALUE       ; 0            ; Untyped                                                                                                                                ;
; ALMOST_EMPTY_VALUE      ; 0            ; Untyped                                                                                                                                ;
; ENABLE_ECC              ; FALSE        ; Untyped                                                                                                                                ;
; USE_EAB                 ; ON           ; Untyped                                                                                                                                ;
; MAXIMIZE_SPEED          ; 5            ; Untyped                                                                                                                                ;
; DEVICE_FAMILY           ; Cyclone IV E ; Untyped                                                                                                                                ;
; OPTIMIZE_FOR_SPEED      ; 5            ; Untyped                                                                                                                                ;
; CBXI_PARAMETER          ; scfifo_jr21  ; Untyped                                                                                                                                ;
+-------------------------+--------------+----------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios_with_sdram_jtag_uart_0:jtag_uart_0|nios_with_sdram_jtag_uart_0_scfifo_r:the_nios_with_sdram_jtag_uart_0_scfifo_r|scfifo:rfifo ;
+-------------------------+--------------+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value        ; Type                                                                                                                                   ;
+-------------------------+--------------+----------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON           ; AUTO_CARRY                                                                                                                             ;
; IGNORE_CARRY_BUFFERS    ; OFF          ; IGNORE_CARRY                                                                                                                           ;
; AUTO_CASCADE_CHAINS     ; ON           ; AUTO_CASCADE                                                                                                                           ;
; IGNORE_CASCADE_BUFFERS  ; OFF          ; IGNORE_CASCADE                                                                                                                         ;
; lpm_width               ; 8            ; Signed Integer                                                                                                                         ;
; LPM_NUMWORDS            ; 64           ; Signed Integer                                                                                                                         ;
; LPM_WIDTHU              ; 6            ; Signed Integer                                                                                                                         ;
; LPM_SHOWAHEAD           ; OFF          ; Untyped                                                                                                                                ;
; UNDERFLOW_CHECKING      ; OFF          ; Untyped                                                                                                                                ;
; OVERFLOW_CHECKING       ; OFF          ; Untyped                                                                                                                                ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF          ; Untyped                                                                                                                                ;
; ADD_RAM_OUTPUT_REGISTER ; OFF          ; Untyped                                                                                                                                ;
; ALMOST_FULL_VALUE       ; 0            ; Untyped                                                                                                                                ;
; ALMOST_EMPTY_VALUE      ; 0            ; Untyped                                                                                                                                ;
; ENABLE_ECC              ; FALSE        ; Untyped                                                                                                                                ;
; USE_EAB                 ; ON           ; Untyped                                                                                                                                ;
; MAXIMIZE_SPEED          ; 5            ; Untyped                                                                                                                                ;
; DEVICE_FAMILY           ; Cyclone IV E ; Untyped                                                                                                                                ;
; OPTIMIZE_FOR_SPEED      ; 5            ; Untyped                                                                                                                                ;
; CBXI_PARAMETER          ; scfifo_jr21  ; Untyped                                                                                                                                ;
+-------------------------+--------------+----------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios_with_sdram_nios2_gen2_0:nios2_gen2_0|nios_with_sdram_nios2_gen2_0_cpu:cpu|nios_with_sdram_nios2_gen2_0_cpu_register_bank_a_module:nios_with_sdram_nios2_gen2_0_cpu_register_bank_a ;
+----------------+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                                                                                       ;
+----------------+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; lpm_file       ; UNUSED ; String                                                                                                                                                                                                     ;
+----------------+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios_with_sdram_nios2_gen2_0:nios2_gen2_0|nios_with_sdram_nios2_gen2_0_cpu:cpu|nios_with_sdram_nios2_gen2_0_cpu_register_bank_a_module:nios_with_sdram_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                                                                                               ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                                                                                            ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                                                                                         ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                                                                                                       ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                                                                                                       ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                                                                                                     ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                                                                                            ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                                                                                                            ;
; WIDTH_A                            ; 32                   ; Signed Integer                                                                                                                                                                                     ;
; WIDTHAD_A                          ; 5                    ; Signed Integer                                                                                                                                                                                     ;
; NUMWORDS_A                         ; 32                   ; Signed Integer                                                                                                                                                                                     ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                                                                                            ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                            ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                            ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                                                                                            ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                                                                                            ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                            ;
; WIDTH_B                            ; 32                   ; Signed Integer                                                                                                                                                                                     ;
; WIDTHAD_B                          ; 5                    ; Signed Integer                                                                                                                                                                                     ;
; NUMWORDS_B                         ; 32                   ; Signed Integer                                                                                                                                                                                     ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                                                                                            ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                                                                                            ;
; RDCONTROL_REG_B                    ; CLOCK0               ; Untyped                                                                                                                                                                                            ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                                                                                                                            ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                                                                                                            ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                                                                            ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                                                                                            ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                                            ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                            ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                            ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                                            ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                            ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                                                                                                                            ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                                                                                                            ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                                                                                                            ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                                                                                                            ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                                                                                                            ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                                            ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                                            ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                                                                                                            ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                                                                                            ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                                                                                                                                                                     ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                                                                                            ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                                                                                            ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                                                                                            ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                                                                                            ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                                            ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                                            ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                                                                                            ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                                                                                                            ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                                                                                                            ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                                                                                                                                                            ;
; CBXI_PARAMETER                     ; altsyncram_6mc1      ; Untyped                                                                                                                                                                                            ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios_with_sdram_nios2_gen2_0:nios2_gen2_0|nios_with_sdram_nios2_gen2_0_cpu:cpu|nios_with_sdram_nios2_gen2_0_cpu_register_bank_b_module:nios_with_sdram_nios2_gen2_0_cpu_register_bank_b ;
+----------------+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                                                                                       ;
+----------------+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; lpm_file       ; UNUSED ; String                                                                                                                                                                                                     ;
+----------------+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios_with_sdram_nios2_gen2_0:nios2_gen2_0|nios_with_sdram_nios2_gen2_0_cpu:cpu|nios_with_sdram_nios2_gen2_0_cpu_register_bank_b_module:nios_with_sdram_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                                                                                               ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                                                                                            ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                                                                                         ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                                                                                                       ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                                                                                                       ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                                                                                                     ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                                                                                            ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                                                                                                            ;
; WIDTH_A                            ; 32                   ; Signed Integer                                                                                                                                                                                     ;
; WIDTHAD_A                          ; 5                    ; Signed Integer                                                                                                                                                                                     ;
; NUMWORDS_A                         ; 32                   ; Signed Integer                                                                                                                                                                                     ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                                                                                            ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                            ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                            ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                                                                                            ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                                                                                            ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                            ;
; WIDTH_B                            ; 32                   ; Signed Integer                                                                                                                                                                                     ;
; WIDTHAD_B                          ; 5                    ; Signed Integer                                                                                                                                                                                     ;
; NUMWORDS_B                         ; 32                   ; Signed Integer                                                                                                                                                                                     ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                                                                                            ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                                                                                            ;
; RDCONTROL_REG_B                    ; CLOCK0               ; Untyped                                                                                                                                                                                            ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                                                                                                                            ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                                                                                                            ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                                                                            ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                                                                                            ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                                            ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                            ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                            ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                                            ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                            ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                                                                                                                            ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                                                                                                            ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                                                                                                            ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                                                                                                            ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                                                                                                            ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                                            ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                                            ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                                                                                                            ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                                                                                            ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                                                                                                                                                                     ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                                                                                            ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                                                                                            ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                                                                                            ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                                                                                            ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                                            ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                                            ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                                                                                            ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                                                                                                            ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                                                                                                            ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                                                                                                                                                            ;
; CBXI_PARAMETER                     ; altsyncram_6mc1      ; Untyped                                                                                                                                                                                            ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios_with_sdram_nios2_gen2_0:nios2_gen2_0|nios_with_sdram_nios2_gen2_0_cpu:cpu|nios_with_sdram_nios2_gen2_0_cpu_nios2_oci:the_nios_with_sdram_nios2_gen2_0_cpu_nios2_oci|nios_with_sdram_nios2_gen2_0_cpu_nios2_oci_debug:the_nios_with_sdram_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios_with_sdram_nios2_gen2_0:nios2_gen2_0|nios_with_sdram_nios2_gen2_0_cpu:cpu|nios_with_sdram_nios2_gen2_0_cpu_nios2_oci:the_nios_with_sdram_nios2_gen2_0_cpu_nios2_oci|nios_with_sdram_nios2_gen2_0_cpu_nios2_ocimem:the_nios_with_sdram_nios2_gen2_0_cpu_nios2_ocimem|nios_with_sdram_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_with_sdram_nios2_gen2_0_cpu_ociram_sp_ram ;
+----------------+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                                                                                                                                                                                                                                                                             ;
+----------------+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; lpm_file       ; UNUSED ; String                                                                                                                                                                                                                                                                                                                                                                                           ;
+----------------+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios_with_sdram_nios2_gen2_0:nios2_gen2_0|nios_with_sdram_nios2_gen2_0_cpu:cpu|nios_with_sdram_nios2_gen2_0_cpu_nios2_oci:the_nios_with_sdram_nios2_gen2_0_cpu_nios2_oci|nios_with_sdram_nios2_gen2_0_cpu_nios2_ocimem:the_nios_with_sdram_nios2_gen2_0_cpu_nios2_ocimem|nios_with_sdram_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_with_sdram_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                                                                                                                                                                                                                                                                                     ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                                                                                                                                                                                                                                                                                  ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                                                                                                                                                                                                                                                                               ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                                                                                                                                                                                                                                                                                             ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                                                                                                                                                                                                                                                                                             ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                                                                                                                                                                                                                                                                                           ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                                                                                                                                                                                                                                                                                  ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                                                                                                                                                                                                                                                                                                                                                                  ;
; WIDTH_A                            ; 32                   ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                           ;
; WIDTHAD_A                          ; 8                    ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                           ;
; NUMWORDS_A                         ; 256                  ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                           ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                                                                                                                                                                                                                                                                                  ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                                                                                  ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                                                                                  ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                                                                                  ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                                                                                  ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                                                                                  ;
; WIDTH_B                            ; 1                    ; Untyped                                                                                                                                                                                                                                                                                                                                                                                  ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                                                                                                                                                                                                                                                                                                                                                  ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                                                                                                                                                                                                                                                                                                                                  ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                                                                                                                                                                                                                                                                                  ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                                                                                                                                                                                                                                                                                  ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                                                                                                                                                                                                                                                                                                  ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                                                                                                                                                                                                                                                                  ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                                                                                                                                                                                                                                                                                                  ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                                                                                                                                                                                                                                                                  ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                                                                                  ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                                                                                  ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                                                                                  ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                                                                                  ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                                                                                  ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                                                                                  ;
; WIDTH_BYTEENA_A                    ; 4                    ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                           ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                                                                                                                                                                                                                                                                                                  ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                                                                                                                                                                                                                                                                                                  ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                                                                                                                                                                                                                                                                                                  ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                                                                                                                                                                                                                                                                                                  ;
; READ_DURING_WRITE_MODE_PORT_A      ; DONT_CARE            ; Untyped                                                                                                                                                                                                                                                                                                                                                                                  ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                                                                                                                                                                                                                                  ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                                                                                                                                                                                                                                                                                                  ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                                                                                                                                                                                                                                                                                  ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                           ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                                                                                                                                                                                                                                                                                  ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                                                                                                                                                                                                                                                                                  ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                                                                                                                                                                                                                                                                                  ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                                                                                                                                                                                                                                                                                  ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                                                                                                                                                                                                                                  ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                                                                                                                                                                                                                                  ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                                                                                                                                                                                                                                                                                  ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                                                                                                                                                                                                                                                                                                  ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                                                                                                                                                                                                                                                                                                  ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                                                                                                                                                                                                                                                                                                                                                  ;
; CBXI_PARAMETER                     ; altsyncram_ac71      ; Untyped                                                                                                                                                                                                                                                                                                                                                                                  ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios_with_sdram_nios2_gen2_0:nios2_gen2_0|nios_with_sdram_nios2_gen2_0_cpu:cpu|nios_with_sdram_nios2_gen2_0_cpu_nios2_oci:the_nios_with_sdram_nios2_gen2_0_cpu_nios2_oci|nios_with_sdram_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_with_sdram_nios2_gen2_0_cpu_debug_slave_wrapper|nios_with_sdram_nios2_gen2_0_cpu_debug_slave_tck:the_nios_with_sdram_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios_with_sdram_nios2_gen2_0:nios2_gen2_0|nios_with_sdram_nios2_gen2_0_cpu:cpu|nios_with_sdram_nios2_gen2_0_cpu_nios2_oci:the_nios_with_sdram_nios2_gen2_0_cpu_nios2_oci|nios_with_sdram_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_with_sdram_nios2_gen2_0_cpu_debug_slave_wrapper|nios_with_sdram_nios2_gen2_0_cpu_debug_slave_tck:the_nios_with_sdram_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios_with_sdram_nios2_gen2_0:nios2_gen2_0|nios_with_sdram_nios2_gen2_0_cpu:cpu|nios_with_sdram_nios2_gen2_0_cpu_nios2_oci:the_nios_with_sdram_nios2_gen2_0_cpu_nios2_oci|nios_with_sdram_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_with_sdram_nios2_gen2_0_cpu_debug_slave_wrapper|nios_with_sdram_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_with_sdram_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios_with_sdram_nios2_gen2_0:nios2_gen2_0|nios_with_sdram_nios2_gen2_0_cpu:cpu|nios_with_sdram_nios2_gen2_0_cpu_nios2_oci:the_nios_with_sdram_nios2_gen2_0_cpu_nios2_oci|nios_with_sdram_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_with_sdram_nios2_gen2_0_cpu_debug_slave_wrapper|nios_with_sdram_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_with_sdram_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios_with_sdram_nios2_gen2_0:nios2_gen2_0|nios_with_sdram_nios2_gen2_0_cpu:cpu|nios_with_sdram_nios2_gen2_0_cpu_nios2_oci:the_nios_with_sdram_nios2_gen2_0_cpu_nios2_oci|nios_with_sdram_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_with_sdram_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:nios_with_sdram_nios2_gen2_0_cpu_debug_slave_phy ;
+-------------------------+------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value                  ; Type                                                                                                                                                                                                                                                                                                                                                     ;
+-------------------------+------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; sld_mfg_id              ; 70                     ; Signed Integer                                                                                                                                                                                                                                                                                                                                           ;
; sld_type_id             ; 34                     ; Signed Integer                                                                                                                                                                                                                                                                                                                                           ;
; sld_version             ; 3                      ; Signed Integer                                                                                                                                                                                                                                                                                                                                           ;
; sld_instance_index      ; 0                      ; Signed Integer                                                                                                                                                                                                                                                                                                                                           ;
; sld_auto_instance_index ; YES                    ; String                                                                                                                                                                                                                                                                                                                                                   ;
; sld_ir_width            ; 2                      ; Signed Integer                                                                                                                                                                                                                                                                                                                                           ;
; sld_sim_n_scan          ; 0                      ; Signed Integer                                                                                                                                                                                                                                                                                                                                           ;
; sld_sim_action          ;                        ; String                                                                                                                                                                                                                                                                                                                                                   ;
; sld_sim_total_length    ; 0                      ; Signed Integer                                                                                                                                                                                                                                                                                                                                           ;
; lpm_type                ; sld_virtual_jtag_basic ; String                                                                                                                                                                                                                                                                                                                                                   ;
; lpm_hint                ; UNUSED                 ; String                                                                                                                                                                                                                                                                                                                                                   ;
+-------------------------+------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios_with_sdram_onchip_memory2_0:onchip_memory2_0 ;
+----------------+--------------------------------------+----------------------------------------+
; Parameter Name ; Value                                ; Type                                   ;
+----------------+--------------------------------------+----------------------------------------+
; INIT_FILE      ; nios_with_sdram_onchip_memory2_0.hex ; String                                 ;
+----------------+--------------------------------------+----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios_with_sdram_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram ;
+------------------------------------+--------------------------------------+----------------------------------------------+
; Parameter Name                     ; Value                                ; Type                                         ;
+------------------------------------+--------------------------------------+----------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                    ; Untyped                                      ;
; AUTO_CARRY_CHAINS                  ; ON                                   ; AUTO_CARRY                                   ;
; IGNORE_CARRY_BUFFERS               ; OFF                                  ; IGNORE_CARRY                                 ;
; AUTO_CASCADE_CHAINS                ; ON                                   ; AUTO_CASCADE                                 ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                  ; IGNORE_CASCADE                               ;
; WIDTH_BYTEENA                      ; 1                                    ; Untyped                                      ;
; OPERATION_MODE                     ; SINGLE_PORT                          ; Untyped                                      ;
; WIDTH_A                            ; 32                                   ; Signed Integer                               ;
; WIDTHAD_A                          ; 13                                   ; Signed Integer                               ;
; NUMWORDS_A                         ; 8192                                 ; Signed Integer                               ;
; OUTDATA_REG_A                      ; UNREGISTERED                         ; Untyped                                      ;
; ADDRESS_ACLR_A                     ; NONE                                 ; Untyped                                      ;
; OUTDATA_ACLR_A                     ; NONE                                 ; Untyped                                      ;
; WRCONTROL_ACLR_A                   ; NONE                                 ; Untyped                                      ;
; INDATA_ACLR_A                      ; NONE                                 ; Untyped                                      ;
; BYTEENA_ACLR_A                     ; NONE                                 ; Untyped                                      ;
; WIDTH_B                            ; 1                                    ; Untyped                                      ;
; WIDTHAD_B                          ; 1                                    ; Untyped                                      ;
; NUMWORDS_B                         ; 1                                    ; Untyped                                      ;
; INDATA_REG_B                       ; CLOCK1                               ; Untyped                                      ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                               ; Untyped                                      ;
; RDCONTROL_REG_B                    ; CLOCK1                               ; Untyped                                      ;
; ADDRESS_REG_B                      ; CLOCK1                               ; Untyped                                      ;
; OUTDATA_REG_B                      ; UNREGISTERED                         ; Untyped                                      ;
; BYTEENA_REG_B                      ; CLOCK1                               ; Untyped                                      ;
; INDATA_ACLR_B                      ; NONE                                 ; Untyped                                      ;
; WRCONTROL_ACLR_B                   ; NONE                                 ; Untyped                                      ;
; ADDRESS_ACLR_B                     ; NONE                                 ; Untyped                                      ;
; OUTDATA_ACLR_B                     ; NONE                                 ; Untyped                                      ;
; RDCONTROL_ACLR_B                   ; NONE                                 ; Untyped                                      ;
; BYTEENA_ACLR_B                     ; NONE                                 ; Untyped                                      ;
; WIDTH_BYTEENA_A                    ; 4                                    ; Signed Integer                               ;
; WIDTH_BYTEENA_B                    ; 1                                    ; Untyped                                      ;
; RAM_BLOCK_TYPE                     ; AUTO                                 ; Untyped                                      ;
; BYTE_SIZE                          ; 8                                    ; Signed Integer                               ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                            ; Untyped                                      ;
; READ_DURING_WRITE_MODE_PORT_A      ; DONT_CARE                            ; Untyped                                      ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                 ; Untyped                                      ;
; INIT_FILE                          ; nios_with_sdram_onchip_memory2_0.hex ; Untyped                                      ;
; INIT_FILE_LAYOUT                   ; PORT_A                               ; Untyped                                      ;
; MAXIMUM_DEPTH                      ; 8192                                 ; Signed Integer                               ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                               ; Untyped                                      ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                               ; Untyped                                      ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                               ; Untyped                                      ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                               ; Untyped                                      ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                      ; Untyped                                      ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                      ; Untyped                                      ;
; ENABLE_ECC                         ; FALSE                                ; Untyped                                      ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                ; Untyped                                      ;
; WIDTH_ECCSTATUS                    ; 3                                    ; Untyped                                      ;
; DEVICE_FAMILY                      ; Cyclone IV E                         ; Untyped                                      ;
; CBXI_PARAMETER                     ; altsyncram_d0i1                      ; Untyped                                      ;
+------------------------------------+--------------------------------------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios_with_sdram_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator ;
+-----------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                                                                           ;
+-----------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                ; 27    ; Signed Integer                                                                                                                 ;
; AV_DATA_W                   ; 32    ; Signed Integer                                                                                                                 ;
; AV_BURSTCOUNT_W             ; 1     ; Signed Integer                                                                                                                 ;
; AV_BYTEENABLE_W             ; 4     ; Signed Integer                                                                                                                 ;
; UAV_ADDRESS_W               ; 27    ; Signed Integer                                                                                                                 ;
; UAV_BURSTCOUNT_W            ; 3     ; Signed Integer                                                                                                                 ;
; USE_BURSTCOUNT              ; 0     ; Signed Integer                                                                                                                 ;
; USE_BEGINBURSTTRANSFER      ; 0     ; Signed Integer                                                                                                                 ;
; USE_BEGINTRANSFER           ; 0     ; Signed Integer                                                                                                                 ;
; USE_CHIPSELECT              ; 0     ; Signed Integer                                                                                                                 ;
; USE_READ                    ; 1     ; Signed Integer                                                                                                                 ;
; USE_READDATAVALID           ; 0     ; Signed Integer                                                                                                                 ;
; USE_WRITE                   ; 1     ; Signed Integer                                                                                                                 ;
; USE_WAITREQUEST             ; 1     ; Signed Integer                                                                                                                 ;
; USE_WRITERESPONSE           ; 0     ; Signed Integer                                                                                                                 ;
; USE_READRESPONSE            ; 0     ; Signed Integer                                                                                                                 ;
; AV_REGISTERINCOMINGSIGNALS  ; 1     ; Signed Integer                                                                                                                 ;
; AV_SYMBOLS_PER_WORD         ; 4     ; Signed Integer                                                                                                                 ;
; AV_ADDRESS_SYMBOLS          ; 1     ; Signed Integer                                                                                                                 ;
; AV_CONSTANT_BURST_BEHAVIOR  ; 0     ; Signed Integer                                                                                                                 ;
; UAV_CONSTANT_BURST_BEHAVIOR ; 0     ; Signed Integer                                                                                                                 ;
; AV_BURSTCOUNT_SYMBOLS       ; 0     ; Signed Integer                                                                                                                 ;
; AV_LINEWRAPBURSTS           ; 0     ; Signed Integer                                                                                                                 ;
+-----------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios_with_sdram_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator ;
+-----------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                                                                                  ;
+-----------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                ; 27    ; Signed Integer                                                                                                                        ;
; AV_DATA_W                   ; 32    ; Signed Integer                                                                                                                        ;
; AV_BURSTCOUNT_W             ; 1     ; Signed Integer                                                                                                                        ;
; AV_BYTEENABLE_W             ; 4     ; Signed Integer                                                                                                                        ;
; UAV_ADDRESS_W               ; 27    ; Signed Integer                                                                                                                        ;
; UAV_BURSTCOUNT_W            ; 3     ; Signed Integer                                                                                                                        ;
; USE_BURSTCOUNT              ; 0     ; Signed Integer                                                                                                                        ;
; USE_BEGINBURSTTRANSFER      ; 0     ; Signed Integer                                                                                                                        ;
; USE_BEGINTRANSFER           ; 0     ; Signed Integer                                                                                                                        ;
; USE_CHIPSELECT              ; 0     ; Signed Integer                                                                                                                        ;
; USE_READ                    ; 1     ; Signed Integer                                                                                                                        ;
; USE_READDATAVALID           ; 0     ; Signed Integer                                                                                                                        ;
; USE_WRITE                   ; 0     ; Signed Integer                                                                                                                        ;
; USE_WAITREQUEST             ; 1     ; Signed Integer                                                                                                                        ;
; USE_WRITERESPONSE           ; 0     ; Signed Integer                                                                                                                        ;
; USE_READRESPONSE            ; 0     ; Signed Integer                                                                                                                        ;
; AV_REGISTERINCOMINGSIGNALS  ; 0     ; Signed Integer                                                                                                                        ;
; AV_SYMBOLS_PER_WORD         ; 4     ; Signed Integer                                                                                                                        ;
; AV_ADDRESS_SYMBOLS          ; 1     ; Signed Integer                                                                                                                        ;
; AV_CONSTANT_BURST_BEHAVIOR  ; 0     ; Signed Integer                                                                                                                        ;
; UAV_CONSTANT_BURST_BEHAVIOR ; 0     ; Signed Integer                                                                                                                        ;
; AV_BURSTCOUNT_SYMBOLS       ; 0     ; Signed Integer                                                                                                                        ;
; AV_LINEWRAPBURSTS           ; 1     ; Signed Integer                                                                                                                        ;
+-----------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios_with_sdram_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                            ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 1     ; Signed Integer                                                                                                                  ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                  ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                  ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                                  ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                  ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                  ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                                  ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                  ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                  ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                  ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                  ;
; USE_WAITREQUEST                ; 1     ; Signed Integer                                                                                                                  ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                  ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                  ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                  ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                  ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                  ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                  ;
; UAV_ADDRESS_W                  ; 27    ; Signed Integer                                                                                                                  ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                  ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                  ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                  ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                  ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                  ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                  ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                  ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios_with_sdram_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:my_sdram_0_avalon_slave_0_translator ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                        ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 24    ; Signed Integer                                                                                                              ;
; AV_DATA_W                      ; 16    ; Signed Integer                                                                                                              ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                              ;
; AV_BYTEENABLE_W                ; 2     ; Signed Integer                                                                                                              ;
; UAV_BYTEENABLE_W               ; 2     ; Signed Integer                                                                                                              ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                              ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                              ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                              ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                              ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                              ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                              ;
; USE_WAITREQUEST                ; 1     ; Signed Integer                                                                                                              ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                              ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                              ;
; AV_SYMBOLS_PER_WORD            ; 2     ; Signed Integer                                                                                                              ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                              ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                              ;
; BITS_PER_WORD                  ; 1     ; Signed Integer                                                                                                              ;
; UAV_ADDRESS_W                  ; 27    ; Signed Integer                                                                                                              ;
; UAV_BURSTCOUNT_W               ; 2     ; Signed Integer                                                                                                              ;
; UAV_DATA_W                     ; 16    ; Signed Integer                                                                                                              ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                              ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                              ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                              ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                              ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                              ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios_with_sdram_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                           ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 9     ; Signed Integer                                                                                                                 ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                 ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                 ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                                 ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                 ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                 ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                                 ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                 ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                 ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                 ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                 ;
; USE_WAITREQUEST                ; 1     ; Signed Integer                                                                                                                 ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                 ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                 ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                 ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                 ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                 ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                 ;
; UAV_ADDRESS_W                  ; 27    ; Signed Integer                                                                                                                 ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                 ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                 ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                 ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                 ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                 ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                 ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                 ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios_with_sdram_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:shift_clk_pll_slave_translator ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                  ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                                        ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                        ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                        ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                        ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                        ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                        ;
; AV_READ_WAIT_CYCLES            ; 0     ; Signed Integer                                                                                                        ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                        ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                        ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                        ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                        ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                        ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                        ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                        ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                        ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                        ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                        ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                        ;
; UAV_ADDRESS_W                  ; 27    ; Signed Integer                                                                                                        ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                        ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                        ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                        ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                        ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                        ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                        ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                        ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios_with_sdram_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                  ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 13    ; Signed Integer                                                                                                        ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                        ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                        ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                        ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                        ;
; AV_READLATENCY                 ; 1     ; Signed Integer                                                                                                        ;
; AV_READ_WAIT_CYCLES            ; 0     ; Signed Integer                                                                                                        ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                        ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                        ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                        ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                        ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                        ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                        ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                        ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                        ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                        ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                        ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                        ;
; UAV_ADDRESS_W                  ; 27    ; Signed Integer                                                                                                        ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                        ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                        ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                        ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                        ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                        ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                        ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                        ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios_with_sdram_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                   ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------+
; PKT_QOS_H                 ; 83    ; Signed Integer                                                                                                         ;
; PKT_QOS_L                 ; 83    ; Signed Integer                                                                                                         ;
; PKT_DATA_SIDEBAND_H       ; 81    ; Signed Integer                                                                                                         ;
; PKT_DATA_SIDEBAND_L       ; 81    ; Signed Integer                                                                                                         ;
; PKT_ADDR_SIDEBAND_H       ; 80    ; Signed Integer                                                                                                         ;
; PKT_ADDR_SIDEBAND_L       ; 80    ; Signed Integer                                                                                                         ;
; PKT_CACHE_H               ; 97    ; Signed Integer                                                                                                         ;
; PKT_CACHE_L               ; 94    ; Signed Integer                                                                                                         ;
; PKT_THREAD_ID_H           ; 90    ; Signed Integer                                                                                                         ;
; PKT_THREAD_ID_L           ; 90    ; Signed Integer                                                                                                         ;
; PKT_BEGIN_BURST           ; 82    ; Signed Integer                                                                                                         ;
; PKT_PROTECTION_H          ; 93    ; Signed Integer                                                                                                         ;
; PKT_PROTECTION_L          ; 91    ; Signed Integer                                                                                                         ;
; PKT_BURSTWRAP_H           ; 74    ; Signed Integer                                                                                                         ;
; PKT_BURSTWRAP_L           ; 72    ; Signed Integer                                                                                                         ;
; PKT_BYTE_CNT_H            ; 71    ; Signed Integer                                                                                                         ;
; PKT_BYTE_CNT_L            ; 69    ; Signed Integer                                                                                                         ;
; PKT_ADDR_H                ; 62    ; Signed Integer                                                                                                         ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                         ;
; PKT_BURST_SIZE_H          ; 77    ; Signed Integer                                                                                                         ;
; PKT_BURST_SIZE_L          ; 75    ; Signed Integer                                                                                                         ;
; PKT_BURST_TYPE_H          ; 79    ; Signed Integer                                                                                                         ;
; PKT_BURST_TYPE_L          ; 78    ; Signed Integer                                                                                                         ;
; PKT_TRANS_EXCLUSIVE       ; 68    ; Signed Integer                                                                                                         ;
; PKT_TRANS_LOCK            ; 67    ; Signed Integer                                                                                                         ;
; PKT_TRANS_COMPRESSED_READ ; 63    ; Signed Integer                                                                                                         ;
; PKT_TRANS_POSTED          ; 64    ; Signed Integer                                                                                                         ;
; PKT_TRANS_WRITE           ; 65    ; Signed Integer                                                                                                         ;
; PKT_TRANS_READ            ; 66    ; Signed Integer                                                                                                         ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                         ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                         ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                         ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                         ;
; PKT_SRC_ID_H              ; 86    ; Signed Integer                                                                                                         ;
; PKT_SRC_ID_L              ; 84    ; Signed Integer                                                                                                         ;
; PKT_DEST_ID_H             ; 89    ; Signed Integer                                                                                                         ;
; PKT_DEST_ID_L             ; 87    ; Signed Integer                                                                                                         ;
; PKT_RESPONSE_STATUS_L     ; 98    ; Signed Integer                                                                                                         ;
; PKT_RESPONSE_STATUS_H     ; 99    ; Signed Integer                                                                                                         ;
; PKT_ORI_BURST_SIZE_L      ; 100   ; Signed Integer                                                                                                         ;
; PKT_ORI_BURST_SIZE_H      ; 102   ; Signed Integer                                                                                                         ;
; ST_DATA_W                 ; 103   ; Signed Integer                                                                                                         ;
; ST_CHANNEL_W              ; 5     ; Signed Integer                                                                                                         ;
; AV_BURSTCOUNT_W           ; 3     ; Signed Integer                                                                                                         ;
; ID                        ; 0     ; Signed Integer                                                                                                         ;
; SUPPRESS_0_BYTEEN_RSP     ; 0     ; Signed Integer                                                                                                         ;
; BURSTWRAP_VALUE           ; 7     ; Signed Integer                                                                                                         ;
; CACHE_VALUE               ; 0     ; Signed Integer                                                                                                         ;
; SECURE_ACCESS_BIT         ; 1     ; Signed Integer                                                                                                         ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                         ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                         ;
; PKT_BURSTWRAP_W           ; 3     ; Signed Integer                                                                                                         ;
; PKT_BYTE_CNT_W            ; 3     ; Signed Integer                                                                                                         ;
; PKT_PROTECTION_W          ; 3     ; Signed Integer                                                                                                         ;
; PKT_ADDR_W                ; 27    ; Signed Integer                                                                                                         ;
; PKT_DATA_W                ; 32    ; Signed Integer                                                                                                         ;
; PKT_BYTEEN_W              ; 4     ; Signed Integer                                                                                                         ;
; PKT_SRC_ID_W              ; 3     ; Signed Integer                                                                                                         ;
; PKT_DEST_ID_W             ; 3     ; Signed Integer                                                                                                         ;
; PKT_BURST_SIZE_W          ; 3     ; Signed Integer                                                                                                         ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios_with_sdram_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                          ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; PKT_QOS_H                 ; 83    ; Signed Integer                                                                                                                ;
; PKT_QOS_L                 ; 83    ; Signed Integer                                                                                                                ;
; PKT_DATA_SIDEBAND_H       ; 81    ; Signed Integer                                                                                                                ;
; PKT_DATA_SIDEBAND_L       ; 81    ; Signed Integer                                                                                                                ;
; PKT_ADDR_SIDEBAND_H       ; 80    ; Signed Integer                                                                                                                ;
; PKT_ADDR_SIDEBAND_L       ; 80    ; Signed Integer                                                                                                                ;
; PKT_CACHE_H               ; 97    ; Signed Integer                                                                                                                ;
; PKT_CACHE_L               ; 94    ; Signed Integer                                                                                                                ;
; PKT_THREAD_ID_H           ; 90    ; Signed Integer                                                                                                                ;
; PKT_THREAD_ID_L           ; 90    ; Signed Integer                                                                                                                ;
; PKT_BEGIN_BURST           ; 82    ; Signed Integer                                                                                                                ;
; PKT_PROTECTION_H          ; 93    ; Signed Integer                                                                                                                ;
; PKT_PROTECTION_L          ; 91    ; Signed Integer                                                                                                                ;
; PKT_BURSTWRAP_H           ; 74    ; Signed Integer                                                                                                                ;
; PKT_BURSTWRAP_L           ; 72    ; Signed Integer                                                                                                                ;
; PKT_BYTE_CNT_H            ; 71    ; Signed Integer                                                                                                                ;
; PKT_BYTE_CNT_L            ; 69    ; Signed Integer                                                                                                                ;
; PKT_ADDR_H                ; 62    ; Signed Integer                                                                                                                ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                ;
; PKT_BURST_SIZE_H          ; 77    ; Signed Integer                                                                                                                ;
; PKT_BURST_SIZE_L          ; 75    ; Signed Integer                                                                                                                ;
; PKT_BURST_TYPE_H          ; 79    ; Signed Integer                                                                                                                ;
; PKT_BURST_TYPE_L          ; 78    ; Signed Integer                                                                                                                ;
; PKT_TRANS_EXCLUSIVE       ; 68    ; Signed Integer                                                                                                                ;
; PKT_TRANS_LOCK            ; 67    ; Signed Integer                                                                                                                ;
; PKT_TRANS_COMPRESSED_READ ; 63    ; Signed Integer                                                                                                                ;
; PKT_TRANS_POSTED          ; 64    ; Signed Integer                                                                                                                ;
; PKT_TRANS_WRITE           ; 65    ; Signed Integer                                                                                                                ;
; PKT_TRANS_READ            ; 66    ; Signed Integer                                                                                                                ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                ;
; PKT_SRC_ID_H              ; 86    ; Signed Integer                                                                                                                ;
; PKT_SRC_ID_L              ; 84    ; Signed Integer                                                                                                                ;
; PKT_DEST_ID_H             ; 89    ; Signed Integer                                                                                                                ;
; PKT_DEST_ID_L             ; 87    ; Signed Integer                                                                                                                ;
; PKT_RESPONSE_STATUS_L     ; 98    ; Signed Integer                                                                                                                ;
; PKT_RESPONSE_STATUS_H     ; 99    ; Signed Integer                                                                                                                ;
; PKT_ORI_BURST_SIZE_L      ; 100   ; Signed Integer                                                                                                                ;
; PKT_ORI_BURST_SIZE_H      ; 102   ; Signed Integer                                                                                                                ;
; ST_DATA_W                 ; 103   ; Signed Integer                                                                                                                ;
; ST_CHANNEL_W              ; 5     ; Signed Integer                                                                                                                ;
; AV_BURSTCOUNT_W           ; 3     ; Signed Integer                                                                                                                ;
; ID                        ; 1     ; Signed Integer                                                                                                                ;
; SUPPRESS_0_BYTEEN_RSP     ; 0     ; Signed Integer                                                                                                                ;
; BURSTWRAP_VALUE           ; 3     ; Signed Integer                                                                                                                ;
; CACHE_VALUE               ; 0     ; Signed Integer                                                                                                                ;
; SECURE_ACCESS_BIT         ; 1     ; Signed Integer                                                                                                                ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                ;
; PKT_BURSTWRAP_W           ; 3     ; Signed Integer                                                                                                                ;
; PKT_BYTE_CNT_W            ; 3     ; Signed Integer                                                                                                                ;
; PKT_PROTECTION_W          ; 3     ; Signed Integer                                                                                                                ;
; PKT_ADDR_W                ; 27    ; Signed Integer                                                                                                                ;
; PKT_DATA_W                ; 32    ; Signed Integer                                                                                                                ;
; PKT_BYTEEN_W              ; 4     ; Signed Integer                                                                                                                ;
; PKT_SRC_ID_W              ; 3     ; Signed Integer                                                                                                                ;
; PKT_DEST_ID_W             ; 3     ; Signed Integer                                                                                                                ;
; PKT_BURST_SIZE_W          ; 3     ; Signed Integer                                                                                                                ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios_with_sdram_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                       ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 82    ; Signed Integer                                                                                                             ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                             ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                             ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                             ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                             ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                             ;
; PKT_ADDR_H                ; 62    ; Signed Integer                                                                                                             ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                             ;
; PKT_TRANS_LOCK            ; 67    ; Signed Integer                                                                                                             ;
; PKT_TRANS_COMPRESSED_READ ; 63    ; Signed Integer                                                                                                             ;
; PKT_TRANS_POSTED          ; 64    ; Signed Integer                                                                                                             ;
; PKT_TRANS_WRITE           ; 65    ; Signed Integer                                                                                                             ;
; PKT_TRANS_READ            ; 66    ; Signed Integer                                                                                                             ;
; PKT_SRC_ID_H              ; 86    ; Signed Integer                                                                                                             ;
; PKT_SRC_ID_L              ; 84    ; Signed Integer                                                                                                             ;
; PKT_DEST_ID_H             ; 89    ; Signed Integer                                                                                                             ;
; PKT_DEST_ID_L             ; 87    ; Signed Integer                                                                                                             ;
; PKT_BURSTWRAP_H           ; 74    ; Signed Integer                                                                                                             ;
; PKT_BURSTWRAP_L           ; 72    ; Signed Integer                                                                                                             ;
; PKT_BYTE_CNT_H            ; 71    ; Signed Integer                                                                                                             ;
; PKT_BYTE_CNT_L            ; 69    ; Signed Integer                                                                                                             ;
; PKT_PROTECTION_H          ; 93    ; Signed Integer                                                                                                             ;
; PKT_PROTECTION_L          ; 91    ; Signed Integer                                                                                                             ;
; PKT_RESPONSE_STATUS_H     ; 99    ; Signed Integer                                                                                                             ;
; PKT_RESPONSE_STATUS_L     ; 98    ; Signed Integer                                                                                                             ;
; PKT_BURST_SIZE_H          ; 77    ; Signed Integer                                                                                                             ;
; PKT_BURST_SIZE_L          ; 75    ; Signed Integer                                                                                                             ;
; PKT_ORI_BURST_SIZE_L      ; 100   ; Signed Integer                                                                                                             ;
; PKT_ORI_BURST_SIZE_H      ; 102   ; Signed Integer                                                                                                             ;
; ST_DATA_W                 ; 103   ; Signed Integer                                                                                                             ;
; ST_CHANNEL_W              ; 5     ; Signed Integer                                                                                                             ;
; ADDR_W                    ; 27    ; Signed Integer                                                                                                             ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                             ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                             ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                             ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                             ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                             ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                             ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                             ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                             ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                             ;
; FIFO_DATA_W               ; 104   ; Signed Integer                                                                                                             ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                             ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios_with_sdram_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 27    ; Signed Integer                                                                                                                                                                      ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                      ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                      ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                      ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios_with_sdram_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                  ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                        ;
; BITS_PER_SYMBOL     ; 104   ; Signed Integer                                                                                                                        ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                        ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                        ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                        ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                        ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                        ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                        ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                        ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                        ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                        ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                        ;
; DATA_WIDTH          ; 104   ; Signed Integer                                                                                                                        ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                        ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios_with_sdram_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:my_sdram_0_avalon_slave_0_agent ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                   ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 64    ; Signed Integer                                                                                                         ;
; PKT_DATA_H                ; 15    ; Signed Integer                                                                                                         ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                         ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                         ;
; PKT_BYTEEN_H              ; 17    ; Signed Integer                                                                                                         ;
; PKT_BYTEEN_L              ; 16    ; Signed Integer                                                                                                         ;
; PKT_ADDR_H                ; 44    ; Signed Integer                                                                                                         ;
; PKT_ADDR_L                ; 18    ; Signed Integer                                                                                                         ;
; PKT_TRANS_LOCK            ; 49    ; Signed Integer                                                                                                         ;
; PKT_TRANS_COMPRESSED_READ ; 45    ; Signed Integer                                                                                                         ;
; PKT_TRANS_POSTED          ; 46    ; Signed Integer                                                                                                         ;
; PKT_TRANS_WRITE           ; 47    ; Signed Integer                                                                                                         ;
; PKT_TRANS_READ            ; 48    ; Signed Integer                                                                                                         ;
; PKT_SRC_ID_H              ; 68    ; Signed Integer                                                                                                         ;
; PKT_SRC_ID_L              ; 66    ; Signed Integer                                                                                                         ;
; PKT_DEST_ID_H             ; 71    ; Signed Integer                                                                                                         ;
; PKT_DEST_ID_L             ; 69    ; Signed Integer                                                                                                         ;
; PKT_BURSTWRAP_H           ; 56    ; Signed Integer                                                                                                         ;
; PKT_BURSTWRAP_L           ; 54    ; Signed Integer                                                                                                         ;
; PKT_BYTE_CNT_H            ; 53    ; Signed Integer                                                                                                         ;
; PKT_BYTE_CNT_L            ; 51    ; Signed Integer                                                                                                         ;
; PKT_PROTECTION_H          ; 75    ; Signed Integer                                                                                                         ;
; PKT_PROTECTION_L          ; 73    ; Signed Integer                                                                                                         ;
; PKT_RESPONSE_STATUS_H     ; 81    ; Signed Integer                                                                                                         ;
; PKT_RESPONSE_STATUS_L     ; 80    ; Signed Integer                                                                                                         ;
; PKT_BURST_SIZE_H          ; 59    ; Signed Integer                                                                                                         ;
; PKT_BURST_SIZE_L          ; 57    ; Signed Integer                                                                                                         ;
; PKT_ORI_BURST_SIZE_L      ; 82    ; Signed Integer                                                                                                         ;
; PKT_ORI_BURST_SIZE_H      ; 84    ; Signed Integer                                                                                                         ;
; ST_DATA_W                 ; 85    ; Signed Integer                                                                                                         ;
; ST_CHANNEL_W              ; 5     ; Signed Integer                                                                                                         ;
; ADDR_W                    ; 27    ; Signed Integer                                                                                                         ;
; AVS_DATA_W                ; 16    ; Signed Integer                                                                                                         ;
; AVS_BURSTCOUNT_W          ; 2     ; Signed Integer                                                                                                         ;
; PKT_SYMBOLS               ; 2     ; Signed Integer                                                                                                         ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                         ;
; SUPPRESS_0_BYTEEN_CMD     ; 1     ; Signed Integer                                                                                                         ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                         ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                         ;
; AVS_BE_W                  ; 2     ; Signed Integer                                                                                                         ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                         ;
; FIFO_DATA_W               ; 86    ; Signed Integer                                                                                                         ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                         ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios_with_sdram_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:my_sdram_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 27    ; Signed Integer                                                                                                                                                                  ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                  ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                  ;
; PKT_SYMBOLS    ; 2     ; Signed Integer                                                                                                                                                                  ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios_with_sdram_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:my_sdram_0_avalon_slave_0_agent_rsp_fifo ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                              ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                    ;
; BITS_PER_SYMBOL     ; 86    ; Signed Integer                                                                                                                    ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                    ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                    ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                    ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                    ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                    ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                    ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                    ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                    ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                    ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                    ;
; DATA_WIDTH          ; 86    ; Signed Integer                                                                                                                    ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                    ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios_with_sdram_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                      ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 82    ; Signed Integer                                                                                                            ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                            ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                            ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                            ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                            ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                            ;
; PKT_ADDR_H                ; 62    ; Signed Integer                                                                                                            ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                            ;
; PKT_TRANS_LOCK            ; 67    ; Signed Integer                                                                                                            ;
; PKT_TRANS_COMPRESSED_READ ; 63    ; Signed Integer                                                                                                            ;
; PKT_TRANS_POSTED          ; 64    ; Signed Integer                                                                                                            ;
; PKT_TRANS_WRITE           ; 65    ; Signed Integer                                                                                                            ;
; PKT_TRANS_READ            ; 66    ; Signed Integer                                                                                                            ;
; PKT_SRC_ID_H              ; 86    ; Signed Integer                                                                                                            ;
; PKT_SRC_ID_L              ; 84    ; Signed Integer                                                                                                            ;
; PKT_DEST_ID_H             ; 89    ; Signed Integer                                                                                                            ;
; PKT_DEST_ID_L             ; 87    ; Signed Integer                                                                                                            ;
; PKT_BURSTWRAP_H           ; 74    ; Signed Integer                                                                                                            ;
; PKT_BURSTWRAP_L           ; 72    ; Signed Integer                                                                                                            ;
; PKT_BYTE_CNT_H            ; 71    ; Signed Integer                                                                                                            ;
; PKT_BYTE_CNT_L            ; 69    ; Signed Integer                                                                                                            ;
; PKT_PROTECTION_H          ; 93    ; Signed Integer                                                                                                            ;
; PKT_PROTECTION_L          ; 91    ; Signed Integer                                                                                                            ;
; PKT_RESPONSE_STATUS_H     ; 99    ; Signed Integer                                                                                                            ;
; PKT_RESPONSE_STATUS_L     ; 98    ; Signed Integer                                                                                                            ;
; PKT_BURST_SIZE_H          ; 77    ; Signed Integer                                                                                                            ;
; PKT_BURST_SIZE_L          ; 75    ; Signed Integer                                                                                                            ;
; PKT_ORI_BURST_SIZE_L      ; 100   ; Signed Integer                                                                                                            ;
; PKT_ORI_BURST_SIZE_H      ; 102   ; Signed Integer                                                                                                            ;
; ST_DATA_W                 ; 103   ; Signed Integer                                                                                                            ;
; ST_CHANNEL_W              ; 5     ; Signed Integer                                                                                                            ;
; ADDR_W                    ; 27    ; Signed Integer                                                                                                            ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                            ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                            ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                            ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                            ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                            ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                            ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                            ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                            ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                            ;
; FIFO_DATA_W               ; 104   ; Signed Integer                                                                                                            ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                            ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios_with_sdram_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 27    ; Signed Integer                                                                                                                                                                     ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                     ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                     ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                     ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios_with_sdram_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                 ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                       ;
; BITS_PER_SYMBOL     ; 104   ; Signed Integer                                                                                                                       ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                       ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                       ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                       ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                       ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                       ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                       ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                       ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                       ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                       ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                       ;
; DATA_WIDTH          ; 104   ; Signed Integer                                                                                                                       ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                       ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios_with_sdram_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:shift_clk_pll_slave_agent ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                             ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 82    ; Signed Integer                                                                                                   ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                   ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                   ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                   ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                   ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                   ;
; PKT_ADDR_H                ; 62    ; Signed Integer                                                                                                   ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                   ;
; PKT_TRANS_LOCK            ; 67    ; Signed Integer                                                                                                   ;
; PKT_TRANS_COMPRESSED_READ ; 63    ; Signed Integer                                                                                                   ;
; PKT_TRANS_POSTED          ; 64    ; Signed Integer                                                                                                   ;
; PKT_TRANS_WRITE           ; 65    ; Signed Integer                                                                                                   ;
; PKT_TRANS_READ            ; 66    ; Signed Integer                                                                                                   ;
; PKT_SRC_ID_H              ; 86    ; Signed Integer                                                                                                   ;
; PKT_SRC_ID_L              ; 84    ; Signed Integer                                                                                                   ;
; PKT_DEST_ID_H             ; 89    ; Signed Integer                                                                                                   ;
; PKT_DEST_ID_L             ; 87    ; Signed Integer                                                                                                   ;
; PKT_BURSTWRAP_H           ; 74    ; Signed Integer                                                                                                   ;
; PKT_BURSTWRAP_L           ; 72    ; Signed Integer                                                                                                   ;
; PKT_BYTE_CNT_H            ; 71    ; Signed Integer                                                                                                   ;
; PKT_BYTE_CNT_L            ; 69    ; Signed Integer                                                                                                   ;
; PKT_PROTECTION_H          ; 93    ; Signed Integer                                                                                                   ;
; PKT_PROTECTION_L          ; 91    ; Signed Integer                                                                                                   ;
; PKT_RESPONSE_STATUS_H     ; 99    ; Signed Integer                                                                                                   ;
; PKT_RESPONSE_STATUS_L     ; 98    ; Signed Integer                                                                                                   ;
; PKT_BURST_SIZE_H          ; 77    ; Signed Integer                                                                                                   ;
; PKT_BURST_SIZE_L          ; 75    ; Signed Integer                                                                                                   ;
; PKT_ORI_BURST_SIZE_L      ; 100   ; Signed Integer                                                                                                   ;
; PKT_ORI_BURST_SIZE_H      ; 102   ; Signed Integer                                                                                                   ;
; ST_DATA_W                 ; 103   ; Signed Integer                                                                                                   ;
; ST_CHANNEL_W              ; 5     ; Signed Integer                                                                                                   ;
; ADDR_W                    ; 27    ; Signed Integer                                                                                                   ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                   ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                   ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                   ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                   ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                   ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                   ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                   ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                   ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                   ;
; FIFO_DATA_W               ; 104   ; Signed Integer                                                                                                   ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                   ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios_with_sdram_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:shift_clk_pll_slave_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 27    ; Signed Integer                                                                                                                                                            ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                            ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                            ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                            ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios_with_sdram_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:shift_clk_pll_slave_agent_rsp_fifo ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                        ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                              ;
; BITS_PER_SYMBOL     ; 104   ; Signed Integer                                                                                                              ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                              ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                              ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                              ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                              ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                              ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                              ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                              ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                              ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                              ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                              ;
; DATA_WIDTH          ; 104   ; Signed Integer                                                                                                              ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                              ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios_with_sdram_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                             ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 82    ; Signed Integer                                                                                                   ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                   ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                   ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                   ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                   ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                   ;
; PKT_ADDR_H                ; 62    ; Signed Integer                                                                                                   ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                   ;
; PKT_TRANS_LOCK            ; 67    ; Signed Integer                                                                                                   ;
; PKT_TRANS_COMPRESSED_READ ; 63    ; Signed Integer                                                                                                   ;
; PKT_TRANS_POSTED          ; 64    ; Signed Integer                                                                                                   ;
; PKT_TRANS_WRITE           ; 65    ; Signed Integer                                                                                                   ;
; PKT_TRANS_READ            ; 66    ; Signed Integer                                                                                                   ;
; PKT_SRC_ID_H              ; 86    ; Signed Integer                                                                                                   ;
; PKT_SRC_ID_L              ; 84    ; Signed Integer                                                                                                   ;
; PKT_DEST_ID_H             ; 89    ; Signed Integer                                                                                                   ;
; PKT_DEST_ID_L             ; 87    ; Signed Integer                                                                                                   ;
; PKT_BURSTWRAP_H           ; 74    ; Signed Integer                                                                                                   ;
; PKT_BURSTWRAP_L           ; 72    ; Signed Integer                                                                                                   ;
; PKT_BYTE_CNT_H            ; 71    ; Signed Integer                                                                                                   ;
; PKT_BYTE_CNT_L            ; 69    ; Signed Integer                                                                                                   ;
; PKT_PROTECTION_H          ; 93    ; Signed Integer                                                                                                   ;
; PKT_PROTECTION_L          ; 91    ; Signed Integer                                                                                                   ;
; PKT_RESPONSE_STATUS_H     ; 99    ; Signed Integer                                                                                                   ;
; PKT_RESPONSE_STATUS_L     ; 98    ; Signed Integer                                                                                                   ;
; PKT_BURST_SIZE_H          ; 77    ; Signed Integer                                                                                                   ;
; PKT_BURST_SIZE_L          ; 75    ; Signed Integer                                                                                                   ;
; PKT_ORI_BURST_SIZE_L      ; 100   ; Signed Integer                                                                                                   ;
; PKT_ORI_BURST_SIZE_H      ; 102   ; Signed Integer                                                                                                   ;
; ST_DATA_W                 ; 103   ; Signed Integer                                                                                                   ;
; ST_CHANNEL_W              ; 5     ; Signed Integer                                                                                                   ;
; ADDR_W                    ; 27    ; Signed Integer                                                                                                   ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                   ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                   ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                   ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                   ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                   ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                   ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                   ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                   ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                   ;
; FIFO_DATA_W               ; 104   ; Signed Integer                                                                                                   ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                   ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios_with_sdram_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 27    ; Signed Integer                                                                                                                                                            ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                            ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                            ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                            ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios_with_sdram_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                        ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                              ;
; BITS_PER_SYMBOL     ; 104   ; Signed Integer                                                                                                              ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                              ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                              ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                              ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                              ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                              ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                              ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                              ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                              ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                              ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                              ;
; DATA_WIDTH          ; 104   ; Signed Integer                                                                                                              ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                              ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios_with_sdram_mm_interconnect_0:mm_interconnect_0|nios_with_sdram_mm_interconnect_0_router:router|nios_with_sdram_mm_interconnect_0_router_default_decode:the_default_decode ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                           ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 1     ; Signed Integer                                                                                                                                                                                 ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                 ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                 ;
; DEFAULT_DESTID     ; 1     ; Signed Integer                                                                                                                                                                                 ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios_with_sdram_mm_interconnect_0:mm_interconnect_0|nios_with_sdram_mm_interconnect_0_router:router_001|nios_with_sdram_mm_interconnect_0_router_default_decode:the_default_decode ;
+--------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                               ;
+--------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 1     ; Signed Integer                                                                                                                                                                                     ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                     ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                     ;
; DEFAULT_DESTID     ; 1     ; Signed Integer                                                                                                                                                                                     ;
+--------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios_with_sdram_mm_interconnect_0:mm_interconnect_0|nios_with_sdram_mm_interconnect_0_router_002:router_002|nios_with_sdram_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                       ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                             ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                             ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                             ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                             ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios_with_sdram_mm_interconnect_0:mm_interconnect_0|nios_with_sdram_mm_interconnect_0_router_003:router_003|nios_with_sdram_mm_interconnect_0_router_003_default_decode:the_default_decode ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                       ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                             ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                             ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                             ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                             ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios_with_sdram_mm_interconnect_0:mm_interconnect_0|nios_with_sdram_mm_interconnect_0_router_002:router_004|nios_with_sdram_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                       ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                             ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                             ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                             ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                             ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios_with_sdram_mm_interconnect_0:mm_interconnect_0|nios_with_sdram_mm_interconnect_0_router_002:router_005|nios_with_sdram_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                       ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                             ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                             ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                             ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                             ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios_with_sdram_mm_interconnect_0:mm_interconnect_0|nios_with_sdram_mm_interconnect_0_router_002:router_006|nios_with_sdram_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                       ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                             ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                             ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                             ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                             ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios_with_sdram_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:my_sdram_0_avalon_slave_0_burst_adapter ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                             ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; ADAPTER_VERSION           ; 13.1  ; String                                                                                                                           ;
; COMPRESSED_READ_SUPPORT   ; 0     ; Signed Integer                                                                                                                   ;
; PKT_BEGIN_BURST           ; 64    ; Signed Integer                                                                                                                   ;
; PKT_ADDR_H                ; 44    ; Signed Integer                                                                                                                   ;
; PKT_ADDR_L                ; 18    ; Signed Integer                                                                                                                   ;
; PKT_BYTE_CNT_H            ; 53    ; Signed Integer                                                                                                                   ;
; PKT_BYTE_CNT_L            ; 51    ; Signed Integer                                                                                                                   ;
; PKT_BURSTWRAP_H           ; 56    ; Signed Integer                                                                                                                   ;
; PKT_BURSTWRAP_L           ; 54    ; Signed Integer                                                                                                                   ;
; PKT_TRANS_COMPRESSED_READ ; 45    ; Signed Integer                                                                                                                   ;
; PKT_TRANS_WRITE           ; 47    ; Signed Integer                                                                                                                   ;
; PKT_TRANS_READ            ; 48    ; Signed Integer                                                                                                                   ;
; PKT_BYTEEN_H              ; 17    ; Signed Integer                                                                                                                   ;
; PKT_BYTEEN_L              ; 16    ; Signed Integer                                                                                                                   ;
; PKT_BURST_TYPE_H          ; 61    ; Signed Integer                                                                                                                   ;
; PKT_BURST_TYPE_L          ; 60    ; Signed Integer                                                                                                                   ;
; PKT_BURST_SIZE_H          ; 59    ; Signed Integer                                                                                                                   ;
; PKT_BURST_SIZE_L          ; 57    ; Signed Integer                                                                                                                   ;
; ST_DATA_W                 ; 85    ; Signed Integer                                                                                                                   ;
; ST_CHANNEL_W              ; 5     ; Signed Integer                                                                                                                   ;
; IN_NARROW_SIZE            ; 0     ; Signed Integer                                                                                                                   ;
; NO_WRAP_SUPPORT           ; 0     ; Signed Integer                                                                                                                   ;
; INCOMPLETE_WRAP_SUPPORT   ; 0     ; Signed Integer                                                                                                                   ;
; BURSTWRAP_CONST_MASK      ; 3     ; Signed Integer                                                                                                                   ;
; BURSTWRAP_CONST_VALUE     ; 3     ; Signed Integer                                                                                                                   ;
; OUT_NARROW_SIZE           ; 0     ; Signed Integer                                                                                                                   ;
; OUT_FIXED                 ; 0     ; Signed Integer                                                                                                                   ;
; OUT_COMPLETE_WRAP         ; 0     ; Signed Integer                                                                                                                   ;
; BYTEENABLE_SYNTHESIS      ; 1     ; Signed Integer                                                                                                                   ;
; PIPE_INPUTS               ; 0     ; Signed Integer                                                                                                                   ;
; OUT_BYTE_CNT_H            ; 52    ; Signed Integer                                                                                                                   ;
; OUT_BURSTWRAP_H           ; 56    ; Signed Integer                                                                                                                   ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios_with_sdram_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:my_sdram_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BYTE_CNT_H ; 53    ; Signed Integer                                                                                                                                                                                                                                        ;
; PKT_BYTE_CNT_L ; 51    ; Signed Integer                                                                                                                                                                                                                                        ;
; PKT_BYTEEN_H   ; 17    ; Signed Integer                                                                                                                                                                                                                                        ;
; PKT_BYTEEN_L   ; 16    ; Signed Integer                                                                                                                                                                                                                                        ;
; ST_DATA_W      ; 85    ; Signed Integer                                                                                                                                                                                                                                        ;
; ST_CHANNEL_W   ; 5     ; Signed Integer                                                                                                                                                                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios_with_sdram_mm_interconnect_0:mm_interconnect_0|nios_with_sdram_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb ;
+----------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                             ;
+----------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                                   ;
; SCHEME         ; round-robin ; String                                                                                                                                           ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                                   ;
+----------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios_with_sdram_mm_interconnect_0:mm_interconnect_0|nios_with_sdram_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios_with_sdram_mm_interconnect_0:mm_interconnect_0|nios_with_sdram_mm_interconnect_0_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb ;
+----------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                                 ;
+----------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                                       ;
; SCHEME         ; round-robin ; String                                                                                                                                               ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                                       ;
+----------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios_with_sdram_mm_interconnect_0:mm_interconnect_0|nios_with_sdram_mm_interconnect_0_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios_with_sdram_mm_interconnect_0:mm_interconnect_0|nios_with_sdram_mm_interconnect_0_cmd_mux:cmd_mux_002|altera_merlin_arbitrator:arb ;
+----------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                                 ;
+----------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                                       ;
; SCHEME         ; round-robin ; String                                                                                                                                               ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                                       ;
+----------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios_with_sdram_mm_interconnect_0:mm_interconnect_0|nios_with_sdram_mm_interconnect_0_cmd_mux:cmd_mux_002|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios_with_sdram_mm_interconnect_0:mm_interconnect_0|nios_with_sdram_mm_interconnect_0_cmd_mux:cmd_mux_003|altera_merlin_arbitrator:arb ;
+----------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                                 ;
+----------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                                       ;
; SCHEME         ; round-robin ; String                                                                                                                                               ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                                       ;
+----------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios_with_sdram_mm_interconnect_0:mm_interconnect_0|nios_with_sdram_mm_interconnect_0_cmd_mux:cmd_mux_003|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios_with_sdram_mm_interconnect_0:mm_interconnect_0|nios_with_sdram_mm_interconnect_0_cmd_mux:cmd_mux_004|altera_merlin_arbitrator:arb ;
+----------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                                 ;
+----------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                                       ;
; SCHEME         ; round-robin ; String                                                                                                                                               ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                                       ;
+----------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios_with_sdram_mm_interconnect_0:mm_interconnect_0|nios_with_sdram_mm_interconnect_0_cmd_mux:cmd_mux_004|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios_with_sdram_mm_interconnect_0:mm_interconnect_0|nios_with_sdram_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb ;
+----------------+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                                  ;
+----------------+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 5      ; Signed Integer                                                                                                                                        ;
; SCHEME         ; no-arb ; String                                                                                                                                                ;
; PIPELINE       ; 0      ; Signed Integer                                                                                                                                        ;
+----------------+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios_with_sdram_mm_interconnect_0:mm_interconnect_0|nios_with_sdram_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 10    ; Signed Integer                                                                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios_with_sdram_mm_interconnect_0:mm_interconnect_0|nios_with_sdram_mm_interconnect_0_rsp_mux:rsp_mux_001|altera_merlin_arbitrator:arb ;
+----------------+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                                      ;
+----------------+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 5      ; Signed Integer                                                                                                                                            ;
; SCHEME         ; no-arb ; String                                                                                                                                                    ;
; PIPELINE       ; 0      ; Signed Integer                                                                                                                                            ;
+----------------+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios_with_sdram_mm_interconnect_0:mm_interconnect_0|nios_with_sdram_mm_interconnect_0_rsp_mux:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 10    ; Signed Integer                                                                                                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios_with_sdram_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:my_sdram_0_avalon_slave_0_rsp_width_adapter ;
+-------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                ; Value ; Type                                                                                                                             ;
+-------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; IN_PKT_ADDR_L                 ; 18    ; Signed Integer                                                                                                                   ;
; IN_PKT_ADDR_H                 ; 44    ; Signed Integer                                                                                                                   ;
; IN_PKT_DATA_L                 ; 0     ; Signed Integer                                                                                                                   ;
; IN_PKT_DATA_H                 ; 15    ; Signed Integer                                                                                                                   ;
; IN_PKT_BYTEEN_L               ; 16    ; Signed Integer                                                                                                                   ;
; IN_PKT_BYTEEN_H               ; 17    ; Signed Integer                                                                                                                   ;
; IN_PKT_TRANS_COMPRESSED_READ  ; 45    ; Signed Integer                                                                                                                   ;
; IN_PKT_BYTE_CNT_L             ; 51    ; Signed Integer                                                                                                                   ;
; IN_PKT_BYTE_CNT_H             ; 53    ; Signed Integer                                                                                                                   ;
; IN_PKT_BURSTWRAP_L            ; 54    ; Signed Integer                                                                                                                   ;
; IN_PKT_BURSTWRAP_H            ; 56    ; Signed Integer                                                                                                                   ;
; IN_PKT_BURST_SIZE_L           ; 57    ; Signed Integer                                                                                                                   ;
; IN_PKT_BURST_SIZE_H           ; 59    ; Signed Integer                                                                                                                   ;
; IN_PKT_RESPONSE_STATUS_L      ; 80    ; Signed Integer                                                                                                                   ;
; IN_PKT_RESPONSE_STATUS_H      ; 81    ; Signed Integer                                                                                                                   ;
; IN_PKT_TRANS_EXCLUSIVE        ; 50    ; Signed Integer                                                                                                                   ;
; IN_PKT_BURST_TYPE_L           ; 60    ; Signed Integer                                                                                                                   ;
; IN_PKT_BURST_TYPE_H           ; 61    ; Signed Integer                                                                                                                   ;
; IN_PKT_ORI_BURST_SIZE_L       ; 82    ; Signed Integer                                                                                                                   ;
; IN_PKT_ORI_BURST_SIZE_H       ; 84    ; Signed Integer                                                                                                                   ;
; IN_PKT_TRANS_WRITE            ; 47    ; Signed Integer                                                                                                                   ;
; IN_ST_DATA_W                  ; 85    ; Signed Integer                                                                                                                   ;
; OUT_PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                   ;
; OUT_PKT_ADDR_H                ; 62    ; Signed Integer                                                                                                                   ;
; OUT_PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                   ;
; OUT_PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                   ;
; OUT_PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                   ;
; OUT_PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                   ;
; OUT_PKT_TRANS_COMPRESSED_READ ; 63    ; Signed Integer                                                                                                                   ;
; OUT_PKT_BYTE_CNT_L            ; 69    ; Signed Integer                                                                                                                   ;
; OUT_PKT_BYTE_CNT_H            ; 71    ; Signed Integer                                                                                                                   ;
; OUT_PKT_BURST_SIZE_L          ; 75    ; Signed Integer                                                                                                                   ;
; OUT_PKT_BURST_SIZE_H          ; 77    ; Signed Integer                                                                                                                   ;
; OUT_PKT_RESPONSE_STATUS_L     ; 98    ; Signed Integer                                                                                                                   ;
; OUT_PKT_RESPONSE_STATUS_H     ; 99    ; Signed Integer                                                                                                                   ;
; OUT_PKT_TRANS_EXCLUSIVE       ; 68    ; Signed Integer                                                                                                                   ;
; OUT_PKT_BURST_TYPE_L          ; 78    ; Signed Integer                                                                                                                   ;
; OUT_PKT_BURST_TYPE_H          ; 79    ; Signed Integer                                                                                                                   ;
; OUT_PKT_ORI_BURST_SIZE_L      ; 100   ; Signed Integer                                                                                                                   ;
; OUT_PKT_ORI_BURST_SIZE_H      ; 102   ; Signed Integer                                                                                                                   ;
; OUT_ST_DATA_W                 ; 103   ; Signed Integer                                                                                                                   ;
; ST_CHANNEL_W                  ; 5     ; Signed Integer                                                                                                                   ;
; OPTIMIZE_FOR_RSP              ; 1     ; Signed Integer                                                                                                                   ;
; PACKING                       ; 1     ; Signed Integer                                                                                                                   ;
; CONSTANT_BURST_SIZE           ; 1     ; Signed Integer                                                                                                                   ;
; RESPONSE_PATH                 ; 1     ; Signed Integer                                                                                                                   ;
; ENABLE_ADDRESS_ALIGNMENT      ; 0     ; Signed Integer                                                                                                                   ;
+-------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios_with_sdram_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:my_sdram_0_avalon_slave_0_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 27    ; Signed Integer                                                                                                                                                                                ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                                ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                                ;
; PKT_SYMBOLS    ; 2     ; Signed Integer                                                                                                                                                                                ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios_with_sdram_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:my_sdram_0_avalon_slave_0_cmd_width_adapter ;
+-------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                ; Value ; Type                                                                                                                             ;
+-------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; IN_PKT_ADDR_L                 ; 36    ; Signed Integer                                                                                                                   ;
; IN_PKT_ADDR_H                 ; 62    ; Signed Integer                                                                                                                   ;
; IN_PKT_DATA_L                 ; 0     ; Signed Integer                                                                                                                   ;
; IN_PKT_DATA_H                 ; 31    ; Signed Integer                                                                                                                   ;
; IN_PKT_BYTEEN_L               ; 32    ; Signed Integer                                                                                                                   ;
; IN_PKT_BYTEEN_H               ; 35    ; Signed Integer                                                                                                                   ;
; IN_PKT_TRANS_COMPRESSED_READ  ; 63    ; Signed Integer                                                                                                                   ;
; IN_PKT_BYTE_CNT_L             ; 69    ; Signed Integer                                                                                                                   ;
; IN_PKT_BYTE_CNT_H             ; 71    ; Signed Integer                                                                                                                   ;
; IN_PKT_BURSTWRAP_L            ; 72    ; Signed Integer                                                                                                                   ;
; IN_PKT_BURSTWRAP_H            ; 74    ; Signed Integer                                                                                                                   ;
; IN_PKT_BURST_SIZE_L           ; 75    ; Signed Integer                                                                                                                   ;
; IN_PKT_BURST_SIZE_H           ; 77    ; Signed Integer                                                                                                                   ;
; IN_PKT_RESPONSE_STATUS_L      ; 98    ; Signed Integer                                                                                                                   ;
; IN_PKT_RESPONSE_STATUS_H      ; 99    ; Signed Integer                                                                                                                   ;
; IN_PKT_TRANS_EXCLUSIVE        ; 68    ; Signed Integer                                                                                                                   ;
; IN_PKT_BURST_TYPE_L           ; 78    ; Signed Integer                                                                                                                   ;
; IN_PKT_BURST_TYPE_H           ; 79    ; Signed Integer                                                                                                                   ;
; IN_PKT_ORI_BURST_SIZE_L       ; 100   ; Signed Integer                                                                                                                   ;
; IN_PKT_ORI_BURST_SIZE_H       ; 102   ; Signed Integer                                                                                                                   ;
; IN_PKT_TRANS_WRITE            ; 65    ; Signed Integer                                                                                                                   ;
; IN_ST_DATA_W                  ; 103   ; Signed Integer                                                                                                                   ;
; OUT_PKT_ADDR_L                ; 18    ; Signed Integer                                                                                                                   ;
; OUT_PKT_ADDR_H                ; 44    ; Signed Integer                                                                                                                   ;
; OUT_PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                   ;
; OUT_PKT_DATA_H                ; 15    ; Signed Integer                                                                                                                   ;
; OUT_PKT_BYTEEN_L              ; 16    ; Signed Integer                                                                                                                   ;
; OUT_PKT_BYTEEN_H              ; 17    ; Signed Integer                                                                                                                   ;
; OUT_PKT_TRANS_COMPRESSED_READ ; 45    ; Signed Integer                                                                                                                   ;
; OUT_PKT_BYTE_CNT_L            ; 51    ; Signed Integer                                                                                                                   ;
; OUT_PKT_BYTE_CNT_H            ; 53    ; Signed Integer                                                                                                                   ;
; OUT_PKT_BURST_SIZE_L          ; 57    ; Signed Integer                                                                                                                   ;
; OUT_PKT_BURST_SIZE_H          ; 59    ; Signed Integer                                                                                                                   ;
; OUT_PKT_RESPONSE_STATUS_L     ; 80    ; Signed Integer                                                                                                                   ;
; OUT_PKT_RESPONSE_STATUS_H     ; 81    ; Signed Integer                                                                                                                   ;
; OUT_PKT_TRANS_EXCLUSIVE       ; 50    ; Signed Integer                                                                                                                   ;
; OUT_PKT_BURST_TYPE_L          ; 60    ; Signed Integer                                                                                                                   ;
; OUT_PKT_BURST_TYPE_H          ; 61    ; Signed Integer                                                                                                                   ;
; OUT_PKT_ORI_BURST_SIZE_L      ; 82    ; Signed Integer                                                                                                                   ;
; OUT_PKT_ORI_BURST_SIZE_H      ; 84    ; Signed Integer                                                                                                                   ;
; OUT_ST_DATA_W                 ; 85    ; Signed Integer                                                                                                                   ;
; ST_CHANNEL_W                  ; 5     ; Signed Integer                                                                                                                   ;
; OPTIMIZE_FOR_RSP              ; 0     ; Signed Integer                                                                                                                   ;
; PACKING                       ; 1     ; Signed Integer                                                                                                                   ;
; CONSTANT_BURST_SIZE           ; 1     ; Signed Integer                                                                                                                   ;
; RESPONSE_PATH                 ; 0     ; Signed Integer                                                                                                                   ;
; ENABLE_ADDRESS_ALIGNMENT      ; 0     ; Signed Integer                                                                                                                   ;
+-------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios_with_sdram_mm_interconnect_0:mm_interconnect_0|nios_with_sdram_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                         ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                               ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                               ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                               ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                               ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                               ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                               ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                               ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                               ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                               ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                               ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                               ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                               ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                               ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                               ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                               ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                               ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios_with_sdram_mm_interconnect_0:mm_interconnect_0|nios_with_sdram_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_001 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 18    ; Signed Integer                                                                                                                                       ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                       ;
; inDataWidth     ; 18    ; Signed Integer                                                                                                                                       ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                       ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                       ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                       ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                       ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                       ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                       ;
; outDataWidth    ; 18    ; Signed Integer                                                                                                                                       ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                       ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                       ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                       ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                       ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                       ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                       ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios_with_sdram_mm_interconnect_0:mm_interconnect_0|nios_with_sdram_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_002 ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                             ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                   ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                   ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                   ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                   ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                   ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                   ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                   ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                   ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                   ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                   ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                   ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                   ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                   ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                   ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                   ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                   ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios_with_sdram_mm_interconnect_0:mm_interconnect_0|nios_with_sdram_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_003 ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                             ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                   ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                   ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                   ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                   ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                   ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                   ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                   ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                   ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                   ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                   ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                   ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                   ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                   ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                   ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                   ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                   ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios_with_sdram_mm_interconnect_0:mm_interconnect_0|nios_with_sdram_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_004 ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                             ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                   ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                   ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                   ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                   ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                   ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                   ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                   ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                   ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                   ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                   ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                   ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                   ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                   ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                   ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                   ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                   ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_reset_controller:rst_controller ;
+---------------------------+----------+----------------------------------------------+
; Parameter Name            ; Value    ; Type                                         ;
+---------------------------+----------+----------------------------------------------+
; NUM_RESET_INPUTS          ; 1        ; Signed Integer                               ;
; USE_RESET_REQUEST_IN0     ; 0        ; Signed Integer                               ;
; USE_RESET_REQUEST_IN1     ; 0        ; Signed Integer                               ;
; USE_RESET_REQUEST_IN2     ; 0        ; Signed Integer                               ;
; USE_RESET_REQUEST_IN3     ; 0        ; Signed Integer                               ;
; USE_RESET_REQUEST_IN4     ; 0        ; Signed Integer                               ;
; USE_RESET_REQUEST_IN5     ; 0        ; Signed Integer                               ;
; USE_RESET_REQUEST_IN6     ; 0        ; Signed Integer                               ;
; USE_RESET_REQUEST_IN7     ; 0        ; Signed Integer                               ;
; USE_RESET_REQUEST_IN8     ; 0        ; Signed Integer                               ;
; USE_RESET_REQUEST_IN9     ; 0        ; Signed Integer                               ;
; USE_RESET_REQUEST_IN10    ; 0        ; Signed Integer                               ;
; USE_RESET_REQUEST_IN11    ; 0        ; Signed Integer                               ;
; USE_RESET_REQUEST_IN12    ; 0        ; Signed Integer                               ;
; USE_RESET_REQUEST_IN13    ; 0        ; Signed Integer                               ;
; USE_RESET_REQUEST_IN14    ; 0        ; Signed Integer                               ;
; USE_RESET_REQUEST_IN15    ; 0        ; Signed Integer                               ;
; OUTPUT_RESET_SYNC_EDGES   ; deassert ; String                                       ;
; SYNC_DEPTH                ; 2        ; Signed Integer                               ;
; RESET_REQUEST_PRESENT     ; 1        ; Signed Integer                               ;
; RESET_REQ_WAIT_TIME       ; 1        ; Signed Integer                               ;
; MIN_RST_ASSERTION_TIME    ; 3        ; Signed Integer                               ;
; RESET_REQ_EARLY_DSRT_TIME ; 1        ; Signed Integer                               ;
; ADAPT_RESET_REQUEST       ; 0        ; Signed Integer                               ;
+---------------------------+----------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+-------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                       ;
; DEPTH          ; 2     ; Signed Integer                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 0     ; Signed Integer                                                                                            ;
; DEPTH          ; 2     ; Signed Integer                                                                                            ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0                                                    ;
+-------------------------------------------------+-----------------------------------------------------------------+----------------+
; Parameter Name                                  ; Value                                                           ; Type           ;
+-------------------------------------------------+-----------------------------------------------------------------+----------------+
; lpm_type                                        ; sld_signaltap                                                   ; String         ;
; sld_node_info                                   ; 805334528                                                       ; Untyped        ;
; SLD_SECTION_ID                                  ; hdl_signaltap_0                                                 ; String         ;
; SLD_IP_VERSION                                  ; 6                                                               ; Signed Integer ;
; SLD_IP_MINOR_VERSION                            ; 0                                                               ; Signed Integer ;
; SLD_COMMON_IP_VERSION                           ; 0                                                               ; Signed Integer ;
; sld_data_bits                                   ; 41                                                              ; Untyped        ;
; sld_trigger_bits                                ; 41                                                              ; Untyped        ;
; SLD_NODE_CRC_BITS                               ; 32                                                              ; Signed Integer ;
; SLD_NODE_CRC_HIWORD                             ; 41394                                                           ; Signed Integer ;
; SLD_NODE_CRC_LOWORD                             ; 50132                                                           ; Signed Integer ;
; sld_incremental_routing                         ; 1                                                               ; Untyped        ;
; sld_sample_depth                                ; 4096                                                            ; Untyped        ;
; sld_segment_size                                ; 4096                                                            ; Untyped        ;
; sld_ram_block_type                              ; AUTO                                                            ; Untyped        ;
; sld_state_bits                                  ; 11                                                              ; Untyped        ;
; sld_buffer_full_stop                            ; 1                                                               ; Untyped        ;
; SLD_MEM_ADDRESS_BITS                            ; 7                                                               ; Signed Integer ;
; SLD_DATA_BIT_CNTR_BITS                          ; 4                                                               ; Signed Integer ;
; sld_trigger_level                               ; 1                                                               ; Untyped        ;
; sld_trigger_in_enabled                          ; 0                                                               ; Untyped        ;
; SLD_HPS_TRIGGER_IN_ENABLED                      ; 0                                                               ; Signed Integer ;
; SLD_HPS_TRIGGER_OUT_ENABLED                     ; 0                                                               ; Signed Integer ;
; SLD_HPS_EVENT_ENABLED                           ; 0                                                               ; Signed Integer ;
; SLD_HPS_EVENT_ID                                ; 0                                                               ; Signed Integer ;
; sld_advanced_trigger_entity                     ; sld_reserved_nios_with_sdraomcontroller_auto_signaltap_0_1_78d, ; Untyped        ;
; sld_trigger_level_pipeline                      ; 1                                                               ; Untyped        ;
; sld_trigger_pipeline                            ; 0                                                               ; Untyped        ;
; sld_ram_pipeline                                ; 0                                                               ; Untyped        ;
; sld_counter_pipeline                            ; 0                                                               ; Untyped        ;
; sld_enable_advanced_trigger                     ; 1                                                               ; Untyped        ;
; SLD_ADVANCED_TRIGGER_1                          ; NONE                                                            ; String         ;
; SLD_ADVANCED_TRIGGER_2                          ; NONE                                                            ; String         ;
; SLD_ADVANCED_TRIGGER_3                          ; NONE                                                            ; String         ;
; SLD_ADVANCED_TRIGGER_4                          ; NONE                                                            ; String         ;
; SLD_ADVANCED_TRIGGER_5                          ; NONE                                                            ; String         ;
; SLD_ADVANCED_TRIGGER_6                          ; NONE                                                            ; String         ;
; SLD_ADVANCED_TRIGGER_7                          ; NONE                                                            ; String         ;
; SLD_ADVANCED_TRIGGER_8                          ; NONE                                                            ; String         ;
; SLD_ADVANCED_TRIGGER_9                          ; NONE                                                            ; String         ;
; SLD_ADVANCED_TRIGGER_10                         ; NONE                                                            ; String         ;
; sld_inversion_mask_length                       ; 26                                                              ; Untyped        ;
; sld_inversion_mask                              ; 00000000000000000000000000                                      ; Untyped        ;
; sld_power_up_trigger                            ; 0                                                               ; Untyped        ;
; SLD_STATE_FLOW_MGR_ENTITY                       ; state_flow_mgr_entity.vhd                                       ; String         ;
; sld_state_flow_use_generated                    ; 0                                                               ; Untyped        ;
; sld_current_resource_width                      ; 1                                                               ; Untyped        ;
; sld_attribute_mem_mode                          ; OFF                                                             ; Untyped        ;
; sld_storage_qualifier_bits                      ; 41                                                              ; Untyped        ;
; SLD_STORAGE_QUALIFIER_GAP_RECORD                ; 0                                                               ; Signed Integer ;
; SLD_STORAGE_QUALIFIER_MODE                      ; OFF                                                             ; String         ;
; SLD_STORAGE_QUALIFIER_ENABLE_ADVANCED_CONDITION ; 0                                                               ; Signed Integer ;
; sld_storage_qualifier_inversion_mask_length     ; 0                                                               ; Untyped        ;
; SLD_STORAGE_QUALIFIER_ADVANCED_CONDITION_ENTITY ; basic                                                           ; String         ;
; SLD_STORAGE_QUALIFIER_PIPELINE                  ; 0                                                               ; Signed Integer ;
; SLD_CREATE_MONITOR_INTERFACE                    ; 0                                                               ; Signed Integer ;
; SLD_USE_JTAG_SIGNAL_ADAPTER                     ; 1                                                               ; Signed Integer ;
+-------------------------------------------------+-----------------------------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; scfifo Parameter Settings by Entity Instance                                                                                                                    ;
+----------------------------+------------------------------------------------------------------------------------------------------------------------------------+
; Name                       ; Value                                                                                                                              ;
+----------------------------+------------------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances ; 2                                                                                                                                  ;
; Entity Instance            ; nios_with_sdram_jtag_uart_0:jtag_uart_0|nios_with_sdram_jtag_uart_0_scfifo_w:the_nios_with_sdram_jtag_uart_0_scfifo_w|scfifo:wfifo ;
;     -- FIFO Type           ; Single Clock                                                                                                                       ;
;     -- lpm_width           ; 8                                                                                                                                  ;
;     -- LPM_NUMWORDS        ; 64                                                                                                                                 ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                                                                ;
;     -- USE_EAB             ; ON                                                                                                                                 ;
; Entity Instance            ; nios_with_sdram_jtag_uart_0:jtag_uart_0|nios_with_sdram_jtag_uart_0_scfifo_r:the_nios_with_sdram_jtag_uart_0_scfifo_r|scfifo:rfifo ;
;     -- FIFO Type           ; Single Clock                                                                                                                       ;
;     -- lpm_width           ; 8                                                                                                                                  ;
;     -- LPM_NUMWORDS        ; 64                                                                                                                                 ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                                                                ;
;     -- USE_EAB             ; ON                                                                                                                                 ;
+----------------------------+------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                                                                                                                                                                                                                                                                                                                                                    ;
+-------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                                      ; Value                                                                                                                                                                                                                                                                                                                                                                                                   ;
+-------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances                ; 4                                                                                                                                                                                                                                                                                                                                                                                                       ;
; Entity Instance                           ; nios_with_sdram_nios2_gen2_0:nios2_gen2_0|nios_with_sdram_nios2_gen2_0_cpu:cpu|nios_with_sdram_nios2_gen2_0_cpu_register_bank_a_module:nios_with_sdram_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram                                                                                                                                                                                       ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                                                                                                                                                                                                                                               ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                                                                                                                                                                                                                                      ;
;     -- NUMWORDS_A                         ; 32                                                                                                                                                                                                                                                                                                                                                                                                      ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                                                            ;
;     -- WIDTH_B                            ; 32                                                                                                                                                                                                                                                                                                                                                                                                      ;
;     -- NUMWORDS_B                         ; 32                                                                                                                                                                                                                                                                                                                                                                                                      ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                                                                                                                                                                                                                                                  ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                                                            ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                                                                                                                                    ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                                                                                                                                                               ;
; Entity Instance                           ; nios_with_sdram_nios2_gen2_0:nios2_gen2_0|nios_with_sdram_nios2_gen2_0_cpu:cpu|nios_with_sdram_nios2_gen2_0_cpu_register_bank_b_module:nios_with_sdram_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram                                                                                                                                                                                       ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                                                                                                                                                                                                                                               ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                                                                                                                                                                                                                                      ;
;     -- NUMWORDS_A                         ; 32                                                                                                                                                                                                                                                                                                                                                                                                      ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                                                            ;
;     -- WIDTH_B                            ; 32                                                                                                                                                                                                                                                                                                                                                                                                      ;
;     -- NUMWORDS_B                         ; 32                                                                                                                                                                                                                                                                                                                                                                                                      ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                                                                                                                                                                                                                                                  ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                                                            ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                                                                                                                                    ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                                                                                                                                                               ;
; Entity Instance                           ; nios_with_sdram_nios2_gen2_0:nios2_gen2_0|nios_with_sdram_nios2_gen2_0_cpu:cpu|nios_with_sdram_nios2_gen2_0_cpu_nios2_oci:the_nios_with_sdram_nios2_gen2_0_cpu_nios2_oci|nios_with_sdram_nios2_gen2_0_cpu_nios2_ocimem:the_nios_with_sdram_nios2_gen2_0_cpu_nios2_ocimem|nios_with_sdram_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_with_sdram_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                                                                                                                                                                                                                                                                                                                             ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                                                                                                                                                                                                                                      ;
;     -- NUMWORDS_A                         ; 256                                                                                                                                                                                                                                                                                                                                                                                                     ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                                                            ;
;     -- WIDTH_B                            ; 1                                                                                                                                                                                                                                                                                                                                                                                                       ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                                                                                                                                                                                                                                                                                       ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                                                                                                                                                                                                                                                  ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                                                            ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                                                                                                                                    ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                                                                                                                                                               ;
; Entity Instance                           ; nios_with_sdram_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram                                                                                                                                                                                                                                                                                                                             ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                                                                                                                                                                                                                                                                                                                             ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                                                                                                                                                                                                                                      ;
;     -- NUMWORDS_A                         ; 8192                                                                                                                                                                                                                                                                                                                                                                                                    ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                                                            ;
;     -- WIDTH_B                            ; 1                                                                                                                                                                                                                                                                                                                                                                                                       ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                                                                                                                                                                                                                                                                                       ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                                                                                                                                                                                                                                                  ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                                                            ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                                                                                                                                    ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                                                                                                                                                               ;
+-------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1" ;
+----------+-------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                             ;
+----------+-------+----------+-------------------------------------------------------------------------------------+
; reset_in ; Input ; Info     ; Stuck at GND                                                                        ;
+----------+-------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------+
; Port Connectivity Checks: "altera_reset_controller:rst_controller" ;
+----------------+-------+----------+--------------------------------+
; Port           ; Type  ; Severity ; Details                        ;
+----------------+-------+----------+--------------------------------+
; reset_req_in0  ; Input ; Info     ; Stuck at GND                   ;
; reset_in1      ; Input ; Info     ; Stuck at GND                   ;
; reset_req_in1  ; Input ; Info     ; Stuck at GND                   ;
; reset_in2      ; Input ; Info     ; Stuck at GND                   ;
; reset_req_in2  ; Input ; Info     ; Stuck at GND                   ;
; reset_in3      ; Input ; Info     ; Stuck at GND                   ;
; reset_req_in3  ; Input ; Info     ; Stuck at GND                   ;
; reset_in4      ; Input ; Info     ; Stuck at GND                   ;
; reset_req_in4  ; Input ; Info     ; Stuck at GND                   ;
; reset_in5      ; Input ; Info     ; Stuck at GND                   ;
; reset_req_in5  ; Input ; Info     ; Stuck at GND                   ;
; reset_in6      ; Input ; Info     ; Stuck at GND                   ;
; reset_req_in6  ; Input ; Info     ; Stuck at GND                   ;
; reset_in7      ; Input ; Info     ; Stuck at GND                   ;
; reset_req_in7  ; Input ; Info     ; Stuck at GND                   ;
; reset_in8      ; Input ; Info     ; Stuck at GND                   ;
; reset_req_in8  ; Input ; Info     ; Stuck at GND                   ;
; reset_in9      ; Input ; Info     ; Stuck at GND                   ;
; reset_req_in9  ; Input ; Info     ; Stuck at GND                   ;
; reset_in10     ; Input ; Info     ; Stuck at GND                   ;
; reset_req_in10 ; Input ; Info     ; Stuck at GND                   ;
; reset_in11     ; Input ; Info     ; Stuck at GND                   ;
; reset_req_in11 ; Input ; Info     ; Stuck at GND                   ;
; reset_in12     ; Input ; Info     ; Stuck at GND                   ;
; reset_req_in12 ; Input ; Info     ; Stuck at GND                   ;
; reset_in13     ; Input ; Info     ; Stuck at GND                   ;
; reset_req_in13 ; Input ; Info     ; Stuck at GND                   ;
; reset_in14     ; Input ; Info     ; Stuck at GND                   ;
; reset_req_in14 ; Input ; Info     ; Stuck at GND                   ;
; reset_in15     ; Input ; Info     ; Stuck at GND                   ;
; reset_req_in15 ; Input ; Info     ; Stuck at GND                   ;
+----------------+-------+----------+--------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "nios_with_sdram_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:my_sdram_0_avalon_slave_0_cmd_width_adapter" ;
+----------------------+-------+----------+---------------------------------------------------------------------------------------------------------------+
; Port                 ; Type  ; Severity ; Details                                                                                                       ;
+----------------------+-------+----------+---------------------------------------------------------------------------------------------------------------+
; in_command_size_data ; Input ; Info     ; Stuck at GND                                                                                                  ;
+----------------------+-------+----------+---------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "nios_with_sdram_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:my_sdram_0_avalon_slave_0_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor" ;
+----------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                 ; Type   ; Severity ; Details                                                                                                                                                    ;
+----------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; sink_valid           ; Input  ; Info     ; Stuck at GND                                                                                                                                               ;
; sink_ready           ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                        ;
; sink_is_compressed   ; Input  ; Info     ; Stuck at VCC                                                                                                                                               ;
; sink_burstsize[2..1] ; Input  ; Info     ; Stuck at GND                                                                                                                                               ;
; sink_burstsize[0]    ; Input  ; Info     ; Stuck at VCC                                                                                                                                               ;
; source_startofpacket ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                        ;
; source_valid         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                        ;
; source_addr          ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                        ;
; source_burstwrap     ; Output ; Info     ; Explicitly unconnected                                                                                                                                     ;
; source_byte_cnt      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                        ;
; source_is_compressed ; Output ; Info     ; Explicitly unconnected                                                                                                                                     ;
; source_burstsize     ; Output ; Info     ; Explicitly unconnected                                                                                                                                     ;
+----------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "nios_with_sdram_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:my_sdram_0_avalon_slave_0_rsp_width_adapter" ;
+----------------------+-------+----------+---------------------------------------------------------------------------------------------------------------+
; Port                 ; Type  ; Severity ; Details                                                                                                       ;
+----------------------+-------+----------+---------------------------------------------------------------------------------------------------------------+
; in_command_size_data ; Input ; Info     ; Stuck at GND                                                                                                  ;
+----------------------+-------+----------+---------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "nios_with_sdram_mm_interconnect_0:mm_interconnect_0|nios_with_sdram_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                        ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; b[9..1] ; Input  ; Info     ; Stuck at GND                                                                                                                                                   ;
; b[0]    ; Input  ; Info     ; Stuck at VCC                                                                                                                                                   ;
; sum     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                            ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "nios_with_sdram_mm_interconnect_0:mm_interconnect_0|nios_with_sdram_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                         ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; b[3..2] ; Input ; Info     ; Stuck at GND                                                                                                                                                    ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "nios_with_sdram_mm_interconnect_0:mm_interconnect_0|nios_with_sdram_mm_interconnect_0_router_003:router_003|nios_with_sdram_mm_interconnect_0_router_003_default_decode:the_default_decode" ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                                                   ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Explicitly unconnected                                                                                                                                                    ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                    ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                    ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "nios_with_sdram_mm_interconnect_0:mm_interconnect_0|nios_with_sdram_mm_interconnect_0_router_002:router_002|nios_with_sdram_mm_interconnect_0_router_002_default_decode:the_default_decode" ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                                                   ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Explicitly unconnected                                                                                                                                                    ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                    ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                    ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "nios_with_sdram_mm_interconnect_0:mm_interconnect_0|nios_with_sdram_mm_interconnect_0_router:router|nios_with_sdram_mm_interconnect_0_router_default_decode:the_default_decode" ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                                           ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_wr_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                                            ;
; default_rd_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                                            ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "nios_with_sdram_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                          ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                     ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                     ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                     ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                           ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                     ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                           ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                           ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                     ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                           ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                     ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                           ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                     ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                           ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "nios_with_sdram_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent" ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                  ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                             ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                             ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "nios_with_sdram_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:shift_clk_pll_slave_agent_rsp_fifo" ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                          ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                     ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                     ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                     ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                           ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                     ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                           ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                           ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                     ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                           ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                     ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                           ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                     ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                           ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "nios_with_sdram_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:shift_clk_pll_slave_agent" ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                  ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                             ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                             ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "nios_with_sdram_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo" ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                   ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                              ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                              ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                              ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                              ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                              ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                              ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                              ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                    ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "nios_with_sdram_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent" ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                           ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                      ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                      ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "nios_with_sdram_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:my_sdram_0_avalon_slave_0_agent_rsp_fifo" ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                           ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                           ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                           ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                           ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                           ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                           ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                           ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                 ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "nios_with_sdram_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:my_sdram_0_avalon_slave_0_agent" ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                        ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                   ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                   ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "nios_with_sdram_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo" ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                    ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                               ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                               ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                               ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                               ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                               ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                               ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                               ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                     ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "nios_with_sdram_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent" ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                            ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                       ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                       ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "nios_with_sdram_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent" ;
+-----------------------+--------+----------+------------------------------------------------------------------------------------------------------+
; Port                  ; Type   ; Severity ; Details                                                                                              ;
+-----------------------+--------+----------+------------------------------------------------------------------------------------------------------+
; av_response           ; Output ; Info     ; Explicitly unconnected                                                                               ;
; av_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                               ;
+-----------------------+--------+----------+------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "nios_with_sdram_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent" ;
+-----------------------+--------+----------+-----------------------------------------------------------------------------------------------+
; Port                  ; Type   ; Severity ; Details                                                                                       ;
+-----------------------+--------+----------+-----------------------------------------------------------------------------------------------+
; av_response           ; Output ; Info     ; Explicitly unconnected                                                                        ;
; av_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                        ;
+-----------------------+--------+----------+-----------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "nios_with_sdram_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator" ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                          ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                     ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                     ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                           ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                     ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                           ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                     ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                     ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "nios_with_sdram_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:shift_clk_pll_slave_translator" ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                          ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                     ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                     ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_chipselect          ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                           ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                     ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                           ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                     ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                     ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "nios_with_sdram_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator" ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                   ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                              ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; av_chipselect          ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                              ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                              ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                              ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "nios_with_sdram_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:my_sdram_0_avalon_slave_0_translator" ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                           ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; av_chipselect          ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                           ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                           ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                           ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "nios_with_sdram_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator" ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                    ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                               ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                               ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                               ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                               ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "nios_with_sdram_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator" ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                       ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------+
; av_burstcount          ; Input  ; Info     ; Stuck at VCC                                                                                                  ;
; av_byteenable          ; Input  ; Info     ; Stuck at VCC                                                                                                  ;
; av_beginbursttransfer  ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; av_begintransfer       ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; av_chipselect          ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; av_readdatavalid       ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; av_write               ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; av_writedata           ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; av_lock                ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; av_debugaccess         ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; uav_clken              ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; av_clken               ; Input  ; Info     ; Stuck at VCC                                                                                                  ;
; uav_response           ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; av_response            ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; uav_writeresponsevalid ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; av_writeresponsevalid  ; Output ; Info     ; Explicitly unconnected                                                                                        ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "nios_with_sdram_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator" ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------+
; av_burstcount          ; Input  ; Info     ; Stuck at VCC                                                                                           ;
; av_beginbursttransfer  ; Input  ; Info     ; Stuck at GND                                                                                           ;
; av_begintransfer       ; Input  ; Info     ; Stuck at GND                                                                                           ;
; av_chipselect          ; Input  ; Info     ; Stuck at GND                                                                                           ;
; av_readdatavalid       ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; av_lock                ; Input  ; Info     ; Stuck at GND                                                                                           ;
; uav_clken              ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; av_clken               ; Input  ; Info     ; Stuck at VCC                                                                                           ;
; uav_response           ; Input  ; Info     ; Stuck at GND                                                                                           ;
; av_response            ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; uav_writeresponsevalid ; Input  ; Info     ; Stuck at GND                                                                                           ;
; av_writeresponsevalid  ; Output ; Info     ; Explicitly unconnected                                                                                 ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "nios_with_sdram_shift_clk:shift_clk|nios_with_sdram_shift_clk_altpll_l942:sd1"           ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                             ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; clk[4..1] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; inclk[1]  ; Input  ; Info     ; Stuck at GND                                                                        ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------+
; Port Connectivity Checks: "nios_with_sdram_shift_clk:shift_clk" ;
+--------------------+--------+----------+------------------------+
; Port               ; Type   ; Severity ; Details                ;
+--------------------+--------+----------+------------------------+
; scandone           ; Output ; Info     ; Explicitly unconnected ;
; scandataout        ; Output ; Info     ; Explicitly unconnected ;
; areset             ; Input  ; Info     ; Stuck at GND           ;
; locked             ; Output ; Info     ; Explicitly unconnected ;
; phasedone          ; Output ; Info     ; Explicitly unconnected ;
; phasecounterselect ; Input  ; Info     ; Stuck at GND           ;
; phaseupdown        ; Input  ; Info     ; Stuck at GND           ;
; phasestep          ; Input  ; Info     ; Stuck at GND           ;
; scanclk            ; Input  ; Info     ; Stuck at GND           ;
; scanclkena         ; Input  ; Info     ; Stuck at GND           ;
; scandata           ; Input  ; Info     ; Stuck at GND           ;
; configupdate       ; Input  ; Info     ; Stuck at GND           ;
+--------------------+--------+----------+------------------------+


+-------------------------------------------------------------------------------+
; Port Connectivity Checks: "nios_with_sdram_onchip_memory2_0:onchip_memory2_0" ;
+--------+-------+----------+---------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                           ;
+--------+-------+----------+---------------------------------------------------+
; freeze ; Input ; Info     ; Stuck at GND                                      ;
+--------+-------+----------+---------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "nios_with_sdram_nios2_gen2_0:nios2_gen2_0|nios_with_sdram_nios2_gen2_0_cpu:cpu|nios_with_sdram_nios2_gen2_0_cpu_nios2_oci:the_nios_with_sdram_nios2_gen2_0_cpu_nios2_oci|nios_with_sdram_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_with_sdram_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:nios_with_sdram_nios2_gen2_0_cpu_debug_slave_phy" ;
+--------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                                           ;
+--------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; virtual_state_e1dr ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                          ;
; virtual_state_pdr  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                          ;
; virtual_state_e2dr ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                          ;
; virtual_state_cir  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                          ;
; tms                ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                          ;
; jtag_state_tlr     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                          ;
; jtag_state_sdrs    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                          ;
; jtag_state_cdr     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                          ;
; jtag_state_sdr     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                          ;
; jtag_state_e1dr    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                          ;
; jtag_state_pdr     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                          ;
; jtag_state_e2dr    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                          ;
; jtag_state_udr     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                          ;
; jtag_state_sirs    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                          ;
; jtag_state_cir     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                          ;
; jtag_state_sir     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                          ;
; jtag_state_e1ir    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                          ;
; jtag_state_pir     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                          ;
; jtag_state_e2ir    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                          ;
; jtag_state_uir     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                          ;
+--------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "nios_with_sdram_nios2_gen2_0:nios2_gen2_0|nios_with_sdram_nios2_gen2_0_cpu:cpu|nios_with_sdram_nios2_gen2_0_cpu_nios2_oci:the_nios_with_sdram_nios2_gen2_0_cpu_nios2_oci|nios_with_sdram_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_with_sdram_nios2_gen2_0_cpu_debug_slave_wrapper|nios_with_sdram_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_with_sdram_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4" ;
+---------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+---------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; reset_n ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "nios_with_sdram_nios2_gen2_0:nios2_gen2_0|nios_with_sdram_nios2_gen2_0_cpu:cpu|nios_with_sdram_nios2_gen2_0_cpu_nios2_oci:the_nios_with_sdram_nios2_gen2_0_cpu_nios2_oci|nios_with_sdram_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_with_sdram_nios2_gen2_0_cpu_debug_slave_wrapper|nios_with_sdram_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_with_sdram_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3" ;
+---------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+---------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; reset_n ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "nios_with_sdram_nios2_gen2_0:nios2_gen2_0|nios_with_sdram_nios2_gen2_0_cpu:cpu|nios_with_sdram_nios2_gen2_0_cpu_nios2_oci:the_nios_with_sdram_nios2_gen2_0_cpu_nios2_oci|nios_with_sdram_nios2_gen2_0_cpu_nios2_oci_pib:the_nios_with_sdram_nios2_gen2_0_cpu_nios2_oci_pib" ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                  ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tr_data ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                      ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "nios_with_sdram_nios2_gen2_0:nios2_gen2_0|nios_with_sdram_nios2_gen2_0_cpu:cpu|nios_with_sdram_nios2_gen2_0_cpu_nios2_oci:the_nios_with_sdram_nios2_gen2_0_cpu_nios2_oci|nios_with_sdram_nios2_gen2_0_cpu_nios2_oci_fifo:the_nios_with_sdram_nios2_gen2_0_cpu_nios2_oci_fifo|nios_with_sdram_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_nios_with_sdram_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" ;
+----------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                                                                                     ;
+----------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; fifo_wrptr_inc ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                                                         ;
+----------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "nios_with_sdram_nios2_gen2_0:nios2_gen2_0|nios_with_sdram_nios2_gen2_0_cpu:cpu|nios_with_sdram_nios2_gen2_0_cpu_nios2_oci:the_nios_with_sdram_nios2_gen2_0_cpu_nios2_oci|nios_with_sdram_nios2_gen2_0_cpu_nios2_oci_dtrace:the_nios_with_sdram_nios2_gen2_0_cpu_nios2_oci_dtrace|nios_with_sdram_nios2_gen2_0_cpu_nios2_oci_td_mode:nios_with_sdram_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode" ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                                                                                       ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; td_mode ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                                                           ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "nios_with_sdram_nios2_gen2_0:nios2_gen2_0|nios_with_sdram_nios2_gen2_0_cpu:cpu|nios_with_sdram_nios2_gen2_0_cpu_nios2_oci:the_nios_with_sdram_nios2_gen2_0_cpu_nios2_oci|nios_with_sdram_nios2_gen2_0_cpu_nios2_oci_itrace:the_nios_with_sdram_nios2_gen2_0_cpu_nios2_oci_itrace" ;
+------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                            ;
+------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; jdo  ; Input ; Warning  ; Input port expression (38 bits) is wider than the input port (16 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts.                                                                                                ;
+------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "nios_with_sdram_nios2_gen2_0:nios2_gen2_0|nios_with_sdram_nios2_gen2_0_cpu:cpu|nios_with_sdram_nios2_gen2_0_cpu_nios2_oci:the_nios_with_sdram_nios2_gen2_0_cpu_nios2_oci|nios_with_sdram_nios2_gen2_0_cpu_nios2_oci_dbrk:the_nios_with_sdram_nios2_gen2_0_cpu_nios2_oci_dbrk" ;
+--------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                                                                                                                                                                               ;
+--------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; dbrk_trigout ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                   ;
+--------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "nios_with_sdram_nios2_gen2_0:nios2_gen2_0|nios_with_sdram_nios2_gen2_0_cpu:cpu|nios_with_sdram_nios2_gen2_0_cpu_nios2_oci:the_nios_with_sdram_nios2_gen2_0_cpu_nios2_oci|nios_with_sdram_nios2_gen2_0_cpu_nios2_oci_xbrk:the_nios_with_sdram_nios2_gen2_0_cpu_nios2_oci_xbrk" ;
+--------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                                                                                                                                                                               ;
+--------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; xbrk_trigout ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                   ;
+--------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "nios_with_sdram_nios2_gen2_0:nios2_gen2_0|nios_with_sdram_nios2_gen2_0_cpu:cpu|nios_with_sdram_nios2_gen2_0_cpu_nios2_oci:the_nios_with_sdram_nios2_gen2_0_cpu_nios2_oci|nios_with_sdram_nios2_gen2_0_cpu_nios2_oci_debug:the_nios_with_sdram_nios2_gen2_0_cpu_nios2_oci_debug" ;
+----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                      ;
+----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; debugreq ; Input ; Info     ; Stuck at GND                                                                                                                                                                                                                                                                 ;
+----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "nios_with_sdram_nios2_gen2_0:nios2_gen2_0|nios_with_sdram_nios2_gen2_0_cpu:cpu|nios_with_sdram_nios2_gen2_0_cpu_nios2_oci:the_nios_with_sdram_nios2_gen2_0_cpu_nios2_oci" ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                                     ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; oci_ienable[31..1] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                         ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "nios_with_sdram_nios2_gen2_0:nios2_gen2_0|nios_with_sdram_nios2_gen2_0_cpu:cpu|nios_with_sdram_nios2_gen2_0_cpu_test_bench:the_nios_with_sdram_nios2_gen2_0_cpu_test_bench" ;
+-----------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port            ; Type   ; Severity ; Details                                                                                                                                                          ;
+-----------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; F_pcb[1..0]     ; Input  ; Info     ; Stuck at GND                                                                                                                                                     ;
; i_address[1..0] ; Input  ; Info     ; Stuck at GND                                                                                                                                                     ;
; test_has_ended  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                              ;
+-----------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------+
; Port Connectivity Checks: "nios_with_sdram_nios2_gen2_0:nios2_gen2_0" ;
+---------------------+--------+----------+-----------------------------+
; Port                ; Type   ; Severity ; Details                     ;
+---------------------+--------+----------+-----------------------------+
; debug_reset_request ; Output ; Info     ; Explicitly unconnected      ;
; dummy_ci_port       ; Output ; Info     ; Explicitly unconnected      ;
+---------------------+--------+----------+-----------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "sdram_controller:my_sdram_0"                                                                              ;
+-------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                                                  ;
+-------+--------+----------+----------------------------------------------------------------------------------------------------------+
; ready ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+-------+--------+----------+----------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "nios_with_sdram_jtag_uart_0:jtag_uart_0"                                                                          ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                                                  ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; dataavailable ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; readyfordata  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Tap Logic Analyzer Settings                                                                                                                                                                                                                                      ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; Instance Index ; Instance Name    ; Trigger Input Width ; Data Input Width ; Sample Depth ; Segments ; Storage Qualifier Type ; Trigger Flow Control ; Trigger Conditions ; Advanced Trigger Conditions ; Trigger In Used ; Trigger Out Used ; Power-Up Trigger Enabled ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; 0              ; auto_signaltap_0 ; 41                  ; 41               ; 4096         ; 1        ; continuous             ; sequential           ; 1                  ; 1                           ; no              ; no               ; no                       ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 96                          ;
; cycloneiii_ff         ; 1040                        ;
;     CLR               ; 285                         ;
;     CLR SCLR          ; 1                           ;
;     CLR SCLR SLD      ; 47                          ;
;     CLR SLD           ; 88                          ;
;     ENA               ; 157                         ;
;     ENA CLR           ; 236                         ;
;     ENA CLR SCLR      ; 21                          ;
;     ENA CLR SLD       ; 8                           ;
;     ENA SLD           ; 39                          ;
;     SLD               ; 26                          ;
;     plain             ; 132                         ;
; cycloneiii_io_obuf    ; 16                          ;
; cycloneiii_lcell_comb ; 1786                        ;
;     arith             ; 136                         ;
;         2 data inputs ; 92                          ;
;         3 data inputs ; 44                          ;
;     normal            ; 1650                        ;
;         0 data inputs ; 4                           ;
;         1 data inputs ; 34                          ;
;         2 data inputs ; 253                         ;
;         3 data inputs ; 433                         ;
;         4 data inputs ; 926                         ;
; cycloneiii_pll        ; 1                           ;
; cycloneiii_ram_block  ; 144                         ;
;                       ;                             ;
; Max LUT depth         ; 9.00                        ;
; Average LUT depth     ; 2.94                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:10     ;
+----------------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Connections to In-System Debugging Instance "auto_signaltap_0"                                                                                                                                                                                                                                                                    ;
+-----------------------------------+---------------+-----------+--------------------------------+-------------------+---------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                              ; Type          ; Status    ; Partition Name                 ; Netlist Type Used ; Actual Connection                           ; Details                                                                                                                                                        ;
+-----------------------------------+---------------+-----------+--------------------------------+-------------------+---------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; my_sdram_0_wires_address[0]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sdram_controller:my_sdram_0|address_out[0]  ; N/A                                                                                                                                                            ;
; my_sdram_0_wires_address[0]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sdram_controller:my_sdram_0|address_out[0]  ; N/A                                                                                                                                                            ;
; my_sdram_0_wires_address[10]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sdram_controller:my_sdram_0|address_out[10] ; N/A                                                                                                                                                            ;
; my_sdram_0_wires_address[10]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sdram_controller:my_sdram_0|address_out[10] ; N/A                                                                                                                                                            ;
; my_sdram_0_wires_address[11]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sdram_controller:my_sdram_0|address_out[11] ; N/A                                                                                                                                                            ;
; my_sdram_0_wires_address[11]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sdram_controller:my_sdram_0|address_out[11] ; N/A                                                                                                                                                            ;
; my_sdram_0_wires_address[12]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sdram_controller:my_sdram_0|address_out[12] ; N/A                                                                                                                                                            ;
; my_sdram_0_wires_address[12]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sdram_controller:my_sdram_0|address_out[12] ; N/A                                                                                                                                                            ;
; my_sdram_0_wires_address[1]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sdram_controller:my_sdram_0|address_out[1]  ; N/A                                                                                                                                                            ;
; my_sdram_0_wires_address[1]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sdram_controller:my_sdram_0|address_out[1]  ; N/A                                                                                                                                                            ;
; my_sdram_0_wires_address[2]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sdram_controller:my_sdram_0|address_out[2]  ; N/A                                                                                                                                                            ;
; my_sdram_0_wires_address[2]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sdram_controller:my_sdram_0|address_out[2]  ; N/A                                                                                                                                                            ;
; my_sdram_0_wires_address[3]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sdram_controller:my_sdram_0|address_out[3]  ; N/A                                                                                                                                                            ;
; my_sdram_0_wires_address[3]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sdram_controller:my_sdram_0|address_out[3]  ; N/A                                                                                                                                                            ;
; my_sdram_0_wires_address[4]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sdram_controller:my_sdram_0|address_out[4]  ; N/A                                                                                                                                                            ;
; my_sdram_0_wires_address[4]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sdram_controller:my_sdram_0|address_out[4]  ; N/A                                                                                                                                                            ;
; my_sdram_0_wires_address[5]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sdram_controller:my_sdram_0|address_out[5]  ; N/A                                                                                                                                                            ;
; my_sdram_0_wires_address[5]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sdram_controller:my_sdram_0|address_out[5]  ; N/A                                                                                                                                                            ;
; my_sdram_0_wires_address[6]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sdram_controller:my_sdram_0|address_out[6]  ; N/A                                                                                                                                                            ;
; my_sdram_0_wires_address[6]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sdram_controller:my_sdram_0|address_out[6]  ; N/A                                                                                                                                                            ;
; my_sdram_0_wires_address[7]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sdram_controller:my_sdram_0|address_out[7]  ; N/A                                                                                                                                                            ;
; my_sdram_0_wires_address[7]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sdram_controller:my_sdram_0|address_out[7]  ; N/A                                                                                                                                                            ;
; my_sdram_0_wires_address[8]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sdram_controller:my_sdram_0|address_out[8]  ; N/A                                                                                                                                                            ;
; my_sdram_0_wires_address[8]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sdram_controller:my_sdram_0|address_out[8]  ; N/A                                                                                                                                                            ;
; my_sdram_0_wires_address[9]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sdram_controller:my_sdram_0|address_out[9]  ; N/A                                                                                                                                                            ;
; my_sdram_0_wires_address[9]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sdram_controller:my_sdram_0|address_out[9]  ; N/A                                                                                                                                                            ;
; my_sdram_0_wires_ba_0_export      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sdram_controller:my_sdram_0|ba_0~0          ; N/A                                                                                                                                                            ;
; my_sdram_0_wires_ba_0_export      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sdram_controller:my_sdram_0|ba_0~0          ; N/A                                                                                                                                                            ;
; my_sdram_0_wires_ba_1_export      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sdram_controller:my_sdram_0|ba_1~0          ; N/A                                                                                                                                                            ;
; my_sdram_0_wires_ba_1_export      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sdram_controller:my_sdram_0|ba_1~0          ; N/A                                                                                                                                                            ;
; my_sdram_0_wires_cas_b_export     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sdram_controller:my_sdram_0|command[4]      ; N/A                                                                                                                                                            ;
; my_sdram_0_wires_cas_b_export     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sdram_controller:my_sdram_0|command[4]      ; N/A                                                                                                                                                            ;
; my_sdram_0_wires_cke_export       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ~VCC                                        ; N/A                                                                                                                                                            ;
; my_sdram_0_wires_cke_export       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ~VCC                                        ; N/A                                                                                                                                                            ;
; my_sdram_0_wires_cs_b_export      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ~GND                                        ; N/A                                                                                                                                                            ;
; my_sdram_0_wires_cs_b_export      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ~GND                                        ; N/A                                                                                                                                                            ;
; my_sdram_0_wires_dbus_export[0]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; my_sdram_0_wires_dbus_export[0]             ; N/A                                                                                                                                                            ;
; my_sdram_0_wires_dbus_export[0]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; my_sdram_0_wires_dbus_export[0]             ; N/A                                                                                                                                                            ;
; my_sdram_0_wires_dbus_export[10]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; my_sdram_0_wires_dbus_export[10]            ; N/A                                                                                                                                                            ;
; my_sdram_0_wires_dbus_export[10]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; my_sdram_0_wires_dbus_export[10]            ; N/A                                                                                                                                                            ;
; my_sdram_0_wires_dbus_export[11]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; my_sdram_0_wires_dbus_export[11]            ; N/A                                                                                                                                                            ;
; my_sdram_0_wires_dbus_export[11]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; my_sdram_0_wires_dbus_export[11]            ; N/A                                                                                                                                                            ;
; my_sdram_0_wires_dbus_export[12]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; my_sdram_0_wires_dbus_export[12]            ; N/A                                                                                                                                                            ;
; my_sdram_0_wires_dbus_export[12]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; my_sdram_0_wires_dbus_export[12]            ; N/A                                                                                                                                                            ;
; my_sdram_0_wires_dbus_export[13]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; my_sdram_0_wires_dbus_export[13]            ; N/A                                                                                                                                                            ;
; my_sdram_0_wires_dbus_export[13]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; my_sdram_0_wires_dbus_export[13]            ; N/A                                                                                                                                                            ;
; my_sdram_0_wires_dbus_export[14]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; my_sdram_0_wires_dbus_export[14]            ; N/A                                                                                                                                                            ;
; my_sdram_0_wires_dbus_export[14]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; my_sdram_0_wires_dbus_export[14]            ; N/A                                                                                                                                                            ;
; my_sdram_0_wires_dbus_export[15]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; my_sdram_0_wires_dbus_export[15]            ; N/A                                                                                                                                                            ;
; my_sdram_0_wires_dbus_export[15]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; my_sdram_0_wires_dbus_export[15]            ; N/A                                                                                                                                                            ;
; my_sdram_0_wires_dbus_export[1]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; my_sdram_0_wires_dbus_export[1]             ; N/A                                                                                                                                                            ;
; my_sdram_0_wires_dbus_export[1]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; my_sdram_0_wires_dbus_export[1]             ; N/A                                                                                                                                                            ;
; my_sdram_0_wires_dbus_export[2]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; my_sdram_0_wires_dbus_export[2]             ; N/A                                                                                                                                                            ;
; my_sdram_0_wires_dbus_export[2]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; my_sdram_0_wires_dbus_export[2]             ; N/A                                                                                                                                                            ;
; my_sdram_0_wires_dbus_export[3]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; my_sdram_0_wires_dbus_export[3]             ; N/A                                                                                                                                                            ;
; my_sdram_0_wires_dbus_export[3]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; my_sdram_0_wires_dbus_export[3]             ; N/A                                                                                                                                                            ;
; my_sdram_0_wires_dbus_export[4]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; my_sdram_0_wires_dbus_export[4]             ; N/A                                                                                                                                                            ;
; my_sdram_0_wires_dbus_export[4]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; my_sdram_0_wires_dbus_export[4]             ; N/A                                                                                                                                                            ;
; my_sdram_0_wires_dbus_export[5]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; my_sdram_0_wires_dbus_export[5]             ; N/A                                                                                                                                                            ;
; my_sdram_0_wires_dbus_export[5]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; my_sdram_0_wires_dbus_export[5]             ; N/A                                                                                                                                                            ;
; my_sdram_0_wires_dbus_export[6]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; my_sdram_0_wires_dbus_export[6]             ; N/A                                                                                                                                                            ;
; my_sdram_0_wires_dbus_export[6]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; my_sdram_0_wires_dbus_export[6]             ; N/A                                                                                                                                                            ;
; my_sdram_0_wires_dbus_export[7]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; my_sdram_0_wires_dbus_export[7]             ; N/A                                                                                                                                                            ;
; my_sdram_0_wires_dbus_export[7]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; my_sdram_0_wires_dbus_export[7]             ; N/A                                                                                                                                                            ;
; my_sdram_0_wires_dbus_export[8]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; my_sdram_0_wires_dbus_export[8]             ; N/A                                                                                                                                                            ;
; my_sdram_0_wires_dbus_export[8]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; my_sdram_0_wires_dbus_export[8]             ; N/A                                                                                                                                                            ;
; my_sdram_0_wires_dbus_export[9]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; my_sdram_0_wires_dbus_export[9]             ; N/A                                                                                                                                                            ;
; my_sdram_0_wires_dbus_export[9]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; my_sdram_0_wires_dbus_export[9]             ; N/A                                                                                                                                                            ;
; my_sdram_0_wires_dqm_1_export     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sdram_controller:my_sdram_0|dqm_l~_wirecell ; N/A                                                                                                                                                            ;
; my_sdram_0_wires_dqm_1_export     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sdram_controller:my_sdram_0|dqm_l~_wirecell ; N/A                                                                                                                                                            ;
; my_sdram_0_wires_dqm_h_export     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sdram_controller:my_sdram_0|dqm_h~_wirecell ; N/A                                                                                                                                                            ;
; my_sdram_0_wires_dqm_h_export     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sdram_controller:my_sdram_0|dqm_h~_wirecell ; N/A                                                                                                                                                            ;
; my_sdram_0_wires_init_export      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; my_sdram_0_wires_init_export                ; N/A                                                                                                                                                            ;
; my_sdram_0_wires_init_export      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; my_sdram_0_wires_init_export                ; N/A                                                                                                                                                            ;
; my_sdram_0_wires_ras_b_export     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sdram_controller:my_sdram_0|command[5]      ; N/A                                                                                                                                                            ;
; my_sdram_0_wires_ras_b_export     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sdram_controller:my_sdram_0|command[5]      ; N/A                                                                                                                                                            ;
; my_sdram_0_wires_we_b_export      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sdram_controller:my_sdram_0|command[3]      ; N/A                                                                                                                                                            ;
; my_sdram_0_wires_we_b_export      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sdram_controller:my_sdram_0|command[3]      ; N/A                                                                                                                                                            ;
; reset_reset_n                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; reset_reset_n                               ; N/A                                                                                                                                                            ;
; reset_reset_n                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; reset_reset_n                               ; N/A                                                                                                                                                            ;
; sdram_controller:my_sdram_0|clk_0 ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                         ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; sdram_controller:my_sdram_0|clk_0 ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                         ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; auto_signaltap_0|gnd              ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND         ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd              ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND         ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd              ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND         ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd              ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND         ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd              ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND         ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd              ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND         ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd              ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND         ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd              ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND         ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd              ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND         ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd              ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND         ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd              ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND         ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd              ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND         ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd              ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND         ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd              ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND         ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd              ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND         ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd              ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND         ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd              ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND         ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd              ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND         ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd              ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND         ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc              ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC         ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc              ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC         ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc              ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC         ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc              ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC         ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc              ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC         ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc              ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC         ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc              ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC         ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc              ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC         ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc              ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC         ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc              ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC         ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc              ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC         ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc              ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC         ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc              ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC         ; N/A                                                                                                                                                            ;
; clk_clk                           ; post-fitting  ; connected ; Top                            ; post-synthesis    ; clk_clk                                     ; N/A                                                                                                                                                            ;
+-----------------------------------+---------------+-----------+--------------------------------+-------------------+---------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition
    Info: Processing started: Fri May 04 13:11:44 2018
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off nios_with_sdraomcontroller -c nios_with_sdraomcontroller
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file nios_with_sdram/synthesis/nios_with_sdram.v
    Info (12023): Found entity 1: nios_with_sdram File: C:/Users/Ranjith/Desktop/nios_withsdram/nios_with_sdram/synthesis/nios_with_sdram.v Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file nios_with_sdram/synthesis/submodules/sdram_controller.vhd
    Info (12022): Found design unit 1: sdram_controller-sdram_controller_arc File: C:/Users/Ranjith/Desktop/nios_withsdram/nios_with_sdram/synthesis/submodules/sdram_controller.vhd Line: 19
    Info (12023): Found entity 1: sdram_controller File: C:/Users/Ranjith/Desktop/nios_withsdram/nios_with_sdram/synthesis/submodules/sdram_controller.vhd Line: 6
Info (12021): Found 4 design units, including 4 entities, in source file nios_with_sdram/synthesis/submodules/nios_with_sdram_shift_clk.v
    Info (12023): Found entity 1: nios_with_sdram_shift_clk_dffpipe_l2c File: C:/Users/Ranjith/Desktop/nios_withsdram/nios_with_sdram/synthesis/submodules/nios_with_sdram_shift_clk.v Line: 37
    Info (12023): Found entity 2: nios_with_sdram_shift_clk_stdsync_sv6 File: C:/Users/Ranjith/Desktop/nios_withsdram/nios_with_sdram/synthesis/submodules/nios_with_sdram_shift_clk.v Line: 98
    Info (12023): Found entity 3: nios_with_sdram_shift_clk_altpll_l942 File: C:/Users/Ranjith/Desktop/nios_withsdram/nios_with_sdram/synthesis/submodules/nios_with_sdram_shift_clk.v Line: 130
    Info (12023): Found entity 4: nios_with_sdram_shift_clk File: C:/Users/Ranjith/Desktop/nios_withsdram/nios_with_sdram/synthesis/submodules/nios_with_sdram_shift_clk.v Line: 213
Info (12021): Found 1 design units, including 1 entities, in source file nios_with_sdram/synthesis/submodules/nios_with_sdram_onchip_memory2_0.v
    Info (12023): Found entity 1: nios_with_sdram_onchip_memory2_0 File: C:/Users/Ranjith/Desktop/nios_withsdram/nios_with_sdram/synthesis/submodules/nios_with_sdram_onchip_memory2_0.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file nios_with_sdram/synthesis/submodules/nios_with_sdram_nios2_gen2_0_cpu_test_bench.v
    Info (12023): Found entity 1: nios_with_sdram_nios2_gen2_0_cpu_test_bench File: C:/Users/Ranjith/Desktop/nios_withsdram/nios_with_sdram/synthesis/submodules/nios_with_sdram_nios2_gen2_0_cpu_test_bench.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file nios_with_sdram/synthesis/submodules/nios_with_sdram_nios2_gen2_0_cpu_debug_slave_wrapper.v
    Info (12023): Found entity 1: nios_with_sdram_nios2_gen2_0_cpu_debug_slave_wrapper File: C:/Users/Ranjith/Desktop/nios_withsdram/nios_with_sdram/synthesis/submodules/nios_with_sdram_nios2_gen2_0_cpu_debug_slave_wrapper.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file nios_with_sdram/synthesis/submodules/nios_with_sdram_nios2_gen2_0_cpu_debug_slave_tck.v
    Info (12023): Found entity 1: nios_with_sdram_nios2_gen2_0_cpu_debug_slave_tck File: C:/Users/Ranjith/Desktop/nios_withsdram/nios_with_sdram/synthesis/submodules/nios_with_sdram_nios2_gen2_0_cpu_debug_slave_tck.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file nios_with_sdram/synthesis/submodules/nios_with_sdram_nios2_gen2_0_cpu_debug_slave_sysclk.v
    Info (12023): Found entity 1: nios_with_sdram_nios2_gen2_0_cpu_debug_slave_sysclk File: C:/Users/Ranjith/Desktop/nios_withsdram/nios_with_sdram/synthesis/submodules/nios_with_sdram_nios2_gen2_0_cpu_debug_slave_sysclk.v Line: 21
Info (12021): Found 21 design units, including 21 entities, in source file nios_with_sdram/synthesis/submodules/nios_with_sdram_nios2_gen2_0_cpu.v
    Info (12023): Found entity 1: nios_with_sdram_nios2_gen2_0_cpu_register_bank_a_module File: C:/Users/Ranjith/Desktop/nios_withsdram/nios_with_sdram/synthesis/submodules/nios_with_sdram_nios2_gen2_0_cpu.v Line: 21
    Info (12023): Found entity 2: nios_with_sdram_nios2_gen2_0_cpu_register_bank_b_module File: C:/Users/Ranjith/Desktop/nios_withsdram/nios_with_sdram/synthesis/submodules/nios_with_sdram_nios2_gen2_0_cpu.v Line: 87
    Info (12023): Found entity 3: nios_with_sdram_nios2_gen2_0_cpu_nios2_oci_debug File: C:/Users/Ranjith/Desktop/nios_withsdram/nios_with_sdram/synthesis/submodules/nios_with_sdram_nios2_gen2_0_cpu.v Line: 153
    Info (12023): Found entity 4: nios_with_sdram_nios2_gen2_0_cpu_nios2_oci_break File: C:/Users/Ranjith/Desktop/nios_withsdram/nios_with_sdram/synthesis/submodules/nios_with_sdram_nios2_gen2_0_cpu.v Line: 295
    Info (12023): Found entity 5: nios_with_sdram_nios2_gen2_0_cpu_nios2_oci_xbrk File: C:/Users/Ranjith/Desktop/nios_withsdram/nios_with_sdram/synthesis/submodules/nios_with_sdram_nios2_gen2_0_cpu.v Line: 588
    Info (12023): Found entity 6: nios_with_sdram_nios2_gen2_0_cpu_nios2_oci_dbrk File: C:/Users/Ranjith/Desktop/nios_withsdram/nios_with_sdram/synthesis/submodules/nios_with_sdram_nios2_gen2_0_cpu.v Line: 795
    Info (12023): Found entity 7: nios_with_sdram_nios2_gen2_0_cpu_nios2_oci_itrace File: C:/Users/Ranjith/Desktop/nios_withsdram/nios_with_sdram/synthesis/submodules/nios_with_sdram_nios2_gen2_0_cpu.v Line: 982
    Info (12023): Found entity 8: nios_with_sdram_nios2_gen2_0_cpu_nios2_oci_td_mode File: C:/Users/Ranjith/Desktop/nios_withsdram/nios_with_sdram/synthesis/submodules/nios_with_sdram_nios2_gen2_0_cpu.v Line: 1115
    Info (12023): Found entity 9: nios_with_sdram_nios2_gen2_0_cpu_nios2_oci_dtrace File: C:/Users/Ranjith/Desktop/nios_withsdram/nios_with_sdram/synthesis/submodules/nios_with_sdram_nios2_gen2_0_cpu.v Line: 1183
    Info (12023): Found entity 10: nios_with_sdram_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt File: C:/Users/Ranjith/Desktop/nios_withsdram/nios_with_sdram/synthesis/submodules/nios_with_sdram_nios2_gen2_0_cpu.v Line: 1265
    Info (12023): Found entity 11: nios_with_sdram_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc File: C:/Users/Ranjith/Desktop/nios_withsdram/nios_with_sdram/synthesis/submodules/nios_with_sdram_nios2_gen2_0_cpu.v Line: 1337
    Info (12023): Found entity 12: nios_with_sdram_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc File: C:/Users/Ranjith/Desktop/nios_withsdram/nios_with_sdram/synthesis/submodules/nios_with_sdram_nios2_gen2_0_cpu.v Line: 1380
    Info (12023): Found entity 13: nios_with_sdram_nios2_gen2_0_cpu_nios2_oci_fifo File: C:/Users/Ranjith/Desktop/nios_withsdram/nios_with_sdram/synthesis/submodules/nios_with_sdram_nios2_gen2_0_cpu.v Line: 1427
    Info (12023): Found entity 14: nios_with_sdram_nios2_gen2_0_cpu_nios2_oci_pib File: C:/Users/Ranjith/Desktop/nios_withsdram/nios_with_sdram/synthesis/submodules/nios_with_sdram_nios2_gen2_0_cpu.v Line: 1913
    Info (12023): Found entity 15: nios_with_sdram_nios2_gen2_0_cpu_nios2_oci_im File: C:/Users/Ranjith/Desktop/nios_withsdram/nios_with_sdram/synthesis/submodules/nios_with_sdram_nios2_gen2_0_cpu.v Line: 1936
    Info (12023): Found entity 16: nios_with_sdram_nios2_gen2_0_cpu_nios2_performance_monitors File: C:/Users/Ranjith/Desktop/nios_withsdram/nios_with_sdram/synthesis/submodules/nios_with_sdram_nios2_gen2_0_cpu.v Line: 2006
    Info (12023): Found entity 17: nios_with_sdram_nios2_gen2_0_cpu_nios2_avalon_reg File: C:/Users/Ranjith/Desktop/nios_withsdram/nios_with_sdram/synthesis/submodules/nios_with_sdram_nios2_gen2_0_cpu.v Line: 2023
    Info (12023): Found entity 18: nios_with_sdram_nios2_gen2_0_cpu_ociram_sp_ram_module File: C:/Users/Ranjith/Desktop/nios_withsdram/nios_with_sdram/synthesis/submodules/nios_with_sdram_nios2_gen2_0_cpu.v Line: 2116
    Info (12023): Found entity 19: nios_with_sdram_nios2_gen2_0_cpu_nios2_ocimem File: C:/Users/Ranjith/Desktop/nios_withsdram/nios_with_sdram/synthesis/submodules/nios_with_sdram_nios2_gen2_0_cpu.v Line: 2181
    Info (12023): Found entity 20: nios_with_sdram_nios2_gen2_0_cpu_nios2_oci File: C:/Users/Ranjith/Desktop/nios_withsdram/nios_with_sdram/synthesis/submodules/nios_with_sdram_nios2_gen2_0_cpu.v Line: 2362
    Info (12023): Found entity 21: nios_with_sdram_nios2_gen2_0_cpu File: C:/Users/Ranjith/Desktop/nios_withsdram/nios_with_sdram/synthesis/submodules/nios_with_sdram_nios2_gen2_0_cpu.v Line: 2834
Info (12021): Found 1 design units, including 1 entities, in source file nios_with_sdram/synthesis/submodules/nios_with_sdram_nios2_gen2_0.v
    Info (12023): Found entity 1: nios_with_sdram_nios2_gen2_0 File: C:/Users/Ranjith/Desktop/nios_withsdram/nios_with_sdram/synthesis/submodules/nios_with_sdram_nios2_gen2_0.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file nios_with_sdram/synthesis/submodules/nios_with_sdram_mm_interconnect_0_rsp_mux.sv
    Info (12023): Found entity 1: nios_with_sdram_mm_interconnect_0_rsp_mux File: C:/Users/Ranjith/Desktop/nios_withsdram/nios_with_sdram/synthesis/submodules/nios_with_sdram_mm_interconnect_0_rsp_mux.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file nios_with_sdram/synthesis/submodules/nios_with_sdram_mm_interconnect_0_rsp_demux.sv
    Info (12023): Found entity 1: nios_with_sdram_mm_interconnect_0_rsp_demux File: C:/Users/Ranjith/Desktop/nios_withsdram/nios_with_sdram/synthesis/submodules/nios_with_sdram_mm_interconnect_0_rsp_demux.sv Line: 43
Info (12021): Found 2 design units, including 2 entities, in source file nios_with_sdram/synthesis/submodules/nios_with_sdram_mm_interconnect_0_router_003.sv
    Info (12023): Found entity 1: nios_with_sdram_mm_interconnect_0_router_003_default_decode File: C:/Users/Ranjith/Desktop/nios_withsdram/nios_with_sdram/synthesis/submodules/nios_with_sdram_mm_interconnect_0_router_003.sv Line: 45
    Info (12023): Found entity 2: nios_with_sdram_mm_interconnect_0_router_003 File: C:/Users/Ranjith/Desktop/nios_withsdram/nios_with_sdram/synthesis/submodules/nios_with_sdram_mm_interconnect_0_router_003.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file nios_with_sdram/synthesis/submodules/nios_with_sdram_mm_interconnect_0_router_002.sv
    Info (12023): Found entity 1: nios_with_sdram_mm_interconnect_0_router_002_default_decode File: C:/Users/Ranjith/Desktop/nios_withsdram/nios_with_sdram/synthesis/submodules/nios_with_sdram_mm_interconnect_0_router_002.sv Line: 45
    Info (12023): Found entity 2: nios_with_sdram_mm_interconnect_0_router_002 File: C:/Users/Ranjith/Desktop/nios_withsdram/nios_with_sdram/synthesis/submodules/nios_with_sdram_mm_interconnect_0_router_002.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file nios_with_sdram/synthesis/submodules/nios_with_sdram_mm_interconnect_0_router.sv
    Info (12023): Found entity 1: nios_with_sdram_mm_interconnect_0_router_default_decode File: C:/Users/Ranjith/Desktop/nios_withsdram/nios_with_sdram/synthesis/submodules/nios_with_sdram_mm_interconnect_0_router.sv Line: 45
    Info (12023): Found entity 2: nios_with_sdram_mm_interconnect_0_router File: C:/Users/Ranjith/Desktop/nios_withsdram/nios_with_sdram/synthesis/submodules/nios_with_sdram_mm_interconnect_0_router.sv Line: 84
Info (12021): Found 1 design units, including 1 entities, in source file nios_with_sdram/synthesis/submodules/nios_with_sdram_mm_interconnect_0_cmd_mux.sv
    Info (12023): Found entity 1: nios_with_sdram_mm_interconnect_0_cmd_mux File: C:/Users/Ranjith/Desktop/nios_withsdram/nios_with_sdram/synthesis/submodules/nios_with_sdram_mm_interconnect_0_cmd_mux.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file nios_with_sdram/synthesis/submodules/nios_with_sdram_mm_interconnect_0_cmd_demux.sv
    Info (12023): Found entity 1: nios_with_sdram_mm_interconnect_0_cmd_demux File: C:/Users/Ranjith/Desktop/nios_withsdram/nios_with_sdram/synthesis/submodules/nios_with_sdram_mm_interconnect_0_cmd_demux.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file nios_with_sdram/synthesis/submodules/nios_with_sdram_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv
    Info (12023): Found entity 1: nios_with_sdram_mm_interconnect_0_avalon_st_adapter_error_adapter_0 File: C:/Users/Ranjith/Desktop/nios_withsdram/nios_with_sdram/synthesis/submodules/nios_with_sdram_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv Line: 66
Info (12021): Found 1 design units, including 1 entities, in source file nios_with_sdram/synthesis/submodules/nios_with_sdram_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv
    Info (12023): Found entity 1: nios_with_sdram_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0 File: C:/Users/Ranjith/Desktop/nios_withsdram/nios_with_sdram/synthesis/submodules/nios_with_sdram_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv Line: 66
Info (12021): Found 1 design units, including 1 entities, in source file nios_with_sdram/synthesis/submodules/nios_with_sdram_mm_interconnect_0_avalon_st_adapter_001.v
    Info (12023): Found entity 1: nios_with_sdram_mm_interconnect_0_avalon_st_adapter_001 File: C:/Users/Ranjith/Desktop/nios_withsdram/nios_with_sdram/synthesis/submodules/nios_with_sdram_mm_interconnect_0_avalon_st_adapter_001.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file nios_with_sdram/synthesis/submodules/nios_with_sdram_mm_interconnect_0_avalon_st_adapter.v
    Info (12023): Found entity 1: nios_with_sdram_mm_interconnect_0_avalon_st_adapter File: C:/Users/Ranjith/Desktop/nios_withsdram/nios_with_sdram/synthesis/submodules/nios_with_sdram_mm_interconnect_0_avalon_st_adapter.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file nios_with_sdram/synthesis/submodules/nios_with_sdram_mm_interconnect_0.v
    Info (12023): Found entity 1: nios_with_sdram_mm_interconnect_0 File: C:/Users/Ranjith/Desktop/nios_withsdram/nios_with_sdram/synthesis/submodules/nios_with_sdram_mm_interconnect_0.v Line: 9
Info (12021): Found 5 design units, including 5 entities, in source file nios_with_sdram/synthesis/submodules/nios_with_sdram_jtag_uart_0.v
    Info (12023): Found entity 1: nios_with_sdram_jtag_uart_0_sim_scfifo_w File: C:/Users/Ranjith/Desktop/nios_withsdram/nios_with_sdram/synthesis/submodules/nios_with_sdram_jtag_uart_0.v Line: 21
    Info (12023): Found entity 2: nios_with_sdram_jtag_uart_0_scfifo_w File: C:/Users/Ranjith/Desktop/nios_withsdram/nios_with_sdram/synthesis/submodules/nios_with_sdram_jtag_uart_0.v Line: 78
    Info (12023): Found entity 3: nios_with_sdram_jtag_uart_0_sim_scfifo_r File: C:/Users/Ranjith/Desktop/nios_withsdram/nios_with_sdram/synthesis/submodules/nios_with_sdram_jtag_uart_0.v Line: 164
    Info (12023): Found entity 4: nios_with_sdram_jtag_uart_0_scfifo_r File: C:/Users/Ranjith/Desktop/nios_withsdram/nios_with_sdram/synthesis/submodules/nios_with_sdram_jtag_uart_0.v Line: 243
    Info (12023): Found entity 5: nios_with_sdram_jtag_uart_0 File: C:/Users/Ranjith/Desktop/nios_withsdram/nios_with_sdram/synthesis/submodules/nios_with_sdram_jtag_uart_0.v Line: 331
Info (12021): Found 1 design units, including 1 entities, in source file nios_with_sdram/synthesis/submodules/nios_with_sdram_irq_mapper.sv
    Info (12023): Found entity 1: nios_with_sdram_irq_mapper File: C:/Users/Ranjith/Desktop/nios_withsdram/nios_with_sdram/synthesis/submodules/nios_with_sdram_irq_mapper.sv Line: 31
Info (12021): Found 4 design units, including 4 entities, in source file nios_with_sdram/synthesis/submodules/nios_with_sdram_altpll_0.v
    Info (12023): Found entity 1: nios_with_sdram_altpll_0_dffpipe_l2c File: C:/Users/Ranjith/Desktop/nios_withsdram/nios_with_sdram/synthesis/submodules/nios_with_sdram_altpll_0.v Line: 37
    Info (12023): Found entity 2: nios_with_sdram_altpll_0_stdsync_sv6 File: C:/Users/Ranjith/Desktop/nios_withsdram/nios_with_sdram/synthesis/submodules/nios_with_sdram_altpll_0.v Line: 98
    Info (12023): Found entity 3: nios_with_sdram_altpll_0_altpll_l942 File: C:/Users/Ranjith/Desktop/nios_withsdram/nios_with_sdram/synthesis/submodules/nios_with_sdram_altpll_0.v Line: 130
    Info (12023): Found entity 4: nios_with_sdram_altpll_0 File: C:/Users/Ranjith/Desktop/nios_withsdram/nios_with_sdram/synthesis/submodules/nios_with_sdram_altpll_0.v Line: 213
Info (12021): Found 1 design units, including 1 entities, in source file nios_with_sdram/synthesis/submodules/altera_wrap_burst_converter.sv
    Info (12023): Found entity 1: altera_wrap_burst_converter File: C:/Users/Ranjith/Desktop/nios_withsdram/nios_with_sdram/synthesis/submodules/altera_wrap_burst_converter.sv Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file nios_with_sdram/synthesis/submodules/altera_reset_synchronizer.v
    Info (12023): Found entity 1: altera_reset_synchronizer File: C:/Users/Ranjith/Desktop/nios_withsdram/nios_with_sdram/synthesis/submodules/altera_reset_synchronizer.v Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file nios_with_sdram/synthesis/submodules/altera_reset_controller.v
    Info (12023): Found entity 1: altera_reset_controller File: C:/Users/Ranjith/Desktop/nios_withsdram/nios_with_sdram/synthesis/submodules/altera_reset_controller.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file nios_with_sdram/synthesis/submodules/altera_merlin_width_adapter.sv
    Info (12023): Found entity 1: altera_merlin_width_adapter File: C:/Users/Ranjith/Desktop/nios_withsdram/nios_with_sdram/synthesis/submodules/altera_merlin_width_adapter.sv Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file nios_with_sdram/synthesis/submodules/altera_merlin_slave_translator.sv
    Info (12023): Found entity 1: altera_merlin_slave_translator File: C:/Users/Ranjith/Desktop/nios_withsdram/nios_with_sdram/synthesis/submodules/altera_merlin_slave_translator.sv Line: 35
Info (12021): Found 1 design units, including 1 entities, in source file nios_with_sdram/synthesis/submodules/altera_merlin_slave_agent.sv
    Info (12023): Found entity 1: altera_merlin_slave_agent File: C:/Users/Ranjith/Desktop/nios_withsdram/nios_with_sdram/synthesis/submodules/altera_merlin_slave_agent.sv Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file nios_with_sdram/synthesis/submodules/altera_merlin_master_translator.sv
    Info (12023): Found entity 1: altera_merlin_master_translator File: C:/Users/Ranjith/Desktop/nios_withsdram/nios_with_sdram/synthesis/submodules/altera_merlin_master_translator.sv Line: 32
Info (12021): Found 1 design units, including 1 entities, in source file nios_with_sdram/synthesis/submodules/altera_merlin_master_agent.sv
    Info (12023): Found entity 1: altera_merlin_master_agent File: C:/Users/Ranjith/Desktop/nios_withsdram/nios_with_sdram/synthesis/submodules/altera_merlin_master_agent.sv Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file nios_with_sdram/synthesis/submodules/altera_merlin_burst_uncompressor.sv
    Info (12023): Found entity 1: altera_merlin_burst_uncompressor File: C:/Users/Ranjith/Desktop/nios_withsdram/nios_with_sdram/synthesis/submodules/altera_merlin_burst_uncompressor.sv Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file nios_with_sdram/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv
    Info (12023): Found entity 1: altera_merlin_burst_adapter_uncompressed_only File: C:/Users/Ranjith/Desktop/nios_withsdram/nios_with_sdram/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file nios_with_sdram/synthesis/submodules/altera_merlin_burst_adapter_new.sv
    Info (12023): Found entity 1: altera_merlin_burst_adapter_new File: C:/Users/Ranjith/Desktop/nios_withsdram/nios_with_sdram/synthesis/submodules/altera_merlin_burst_adapter_new.sv Line: 25
Info (12021): Found 5 design units, including 5 entities, in source file nios_with_sdram/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv
    Info (12023): Found entity 1: altera_merlin_burst_adapter_burstwrap_increment File: C:/Users/Ranjith/Desktop/nios_withsdram/nios_with_sdram/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv Line: 40
    Info (12023): Found entity 2: altera_merlin_burst_adapter_adder File: C:/Users/Ranjith/Desktop/nios_withsdram/nios_with_sdram/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv Line: 55
    Info (12023): Found entity 3: altera_merlin_burst_adapter_subtractor File: C:/Users/Ranjith/Desktop/nios_withsdram/nios_with_sdram/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv Line: 77
    Info (12023): Found entity 4: altera_merlin_burst_adapter_min File: C:/Users/Ranjith/Desktop/nios_withsdram/nios_with_sdram/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv Line: 98
    Info (12023): Found entity 5: altera_merlin_burst_adapter_13_1 File: C:/Users/Ranjith/Desktop/nios_withsdram/nios_with_sdram/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv Line: 264
Info (12021): Found 1 design units, including 1 entities, in source file nios_with_sdram/synthesis/submodules/altera_merlin_burst_adapter.sv
    Info (12023): Found entity 1: altera_merlin_burst_adapter File: C:/Users/Ranjith/Desktop/nios_withsdram/nios_with_sdram/synthesis/submodules/altera_merlin_burst_adapter.sv Line: 21
Info (12021): Found 2 design units, including 2 entities, in source file nios_with_sdram/synthesis/submodules/altera_merlin_arbitrator.sv
    Info (12023): Found entity 1: altera_merlin_arbitrator File: C:/Users/Ranjith/Desktop/nios_withsdram/nios_with_sdram/synthesis/submodules/altera_merlin_arbitrator.sv Line: 103
    Info (12023): Found entity 2: altera_merlin_arb_adder File: C:/Users/Ranjith/Desktop/nios_withsdram/nios_with_sdram/synthesis/submodules/altera_merlin_arbitrator.sv Line: 228
Info (12021): Found 1 design units, including 1 entities, in source file nios_with_sdram/synthesis/submodules/altera_merlin_address_alignment.sv
    Info (12023): Found entity 1: altera_merlin_address_alignment File: C:/Users/Ranjith/Desktop/nios_withsdram/nios_with_sdram/synthesis/submodules/altera_merlin_address_alignment.sv Line: 26
Info (12021): Found 1 design units, including 1 entities, in source file nios_with_sdram/synthesis/submodules/altera_incr_burst_converter.sv
    Info (12023): Found entity 1: altera_incr_burst_converter File: C:/Users/Ranjith/Desktop/nios_withsdram/nios_with_sdram/synthesis/submodules/altera_incr_burst_converter.sv Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file nios_with_sdram/synthesis/submodules/altera_default_burst_converter.sv
    Info (12023): Found entity 1: altera_default_burst_converter File: C:/Users/Ranjith/Desktop/nios_withsdram/nios_with_sdram/synthesis/submodules/altera_default_burst_converter.sv Line: 30
Info (12021): Found 1 design units, including 1 entities, in source file nios_with_sdram/synthesis/submodules/altera_avalon_st_pipeline_stage.sv
    Info (12023): Found entity 1: altera_avalon_st_pipeline_stage File: C:/Users/Ranjith/Desktop/nios_withsdram/nios_with_sdram/synthesis/submodules/altera_avalon_st_pipeline_stage.sv Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file nios_with_sdram/synthesis/submodules/altera_avalon_st_pipeline_base.v
    Info (12023): Found entity 1: altera_avalon_st_pipeline_base File: C:/Users/Ranjith/Desktop/nios_withsdram/nios_with_sdram/synthesis/submodules/altera_avalon_st_pipeline_base.v Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file nios_with_sdram/synthesis/submodules/altera_avalon_sc_fifo.v
    Info (12023): Found entity 1: altera_avalon_sc_fifo File: C:/Users/Ranjith/Desktop/nios_withsdram/nios_with_sdram/synthesis/submodules/altera_avalon_sc_fifo.v Line: 21
Info (12127): Elaborating entity "nios_with_sdram" for the top level hierarchy
Info (12128): Elaborating entity "nios_with_sdram_jtag_uart_0" for hierarchy "nios_with_sdram_jtag_uart_0:jtag_uart_0" File: C:/Users/Ranjith/Desktop/nios_withsdram/nios_with_sdram/synthesis/nios_with_sdram.v Line: 85
Info (12128): Elaborating entity "nios_with_sdram_jtag_uart_0_scfifo_w" for hierarchy "nios_with_sdram_jtag_uart_0:jtag_uart_0|nios_with_sdram_jtag_uart_0_scfifo_w:the_nios_with_sdram_jtag_uart_0_scfifo_w" File: C:/Users/Ranjith/Desktop/nios_withsdram/nios_with_sdram/synthesis/submodules/nios_with_sdram_jtag_uart_0.v Line: 420
Info (12128): Elaborating entity "scfifo" for hierarchy "nios_with_sdram_jtag_uart_0:jtag_uart_0|nios_with_sdram_jtag_uart_0_scfifo_w:the_nios_with_sdram_jtag_uart_0_scfifo_w|scfifo:wfifo" File: C:/Users/Ranjith/Desktop/nios_withsdram/nios_with_sdram/synthesis/submodules/nios_with_sdram_jtag_uart_0.v Line: 139
Info (12130): Elaborated megafunction instantiation "nios_with_sdram_jtag_uart_0:jtag_uart_0|nios_with_sdram_jtag_uart_0_scfifo_w:the_nios_with_sdram_jtag_uart_0_scfifo_w|scfifo:wfifo" File: C:/Users/Ranjith/Desktop/nios_withsdram/nios_with_sdram/synthesis/submodules/nios_with_sdram_jtag_uart_0.v Line: 139
Info (12133): Instantiated megafunction "nios_with_sdram_jtag_uart_0:jtag_uart_0|nios_with_sdram_jtag_uart_0_scfifo_w:the_nios_with_sdram_jtag_uart_0_scfifo_w|scfifo:wfifo" with the following parameter: File: C:/Users/Ranjith/Desktop/nios_withsdram/nios_with_sdram/synthesis/submodules/nios_with_sdram_jtag_uart_0.v Line: 139
    Info (12134): Parameter "lpm_hint" = "RAM_BLOCK_TYPE=AUTO"
    Info (12134): Parameter "lpm_numwords" = "64"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "scfifo"
    Info (12134): Parameter "lpm_width" = "8"
    Info (12134): Parameter "lpm_widthu" = "6"
    Info (12134): Parameter "overflow_checking" = "OFF"
    Info (12134): Parameter "underflow_checking" = "OFF"
    Info (12134): Parameter "use_eab" = "ON"
Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_jr21.tdf
    Info (12023): Found entity 1: scfifo_jr21 File: C:/Users/Ranjith/Desktop/nios_withsdram/db/scfifo_jr21.tdf Line: 24
Info (12128): Elaborating entity "scfifo_jr21" for hierarchy "nios_with_sdram_jtag_uart_0:jtag_uart_0|nios_with_sdram_jtag_uart_0_scfifo_w:the_nios_with_sdram_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated" File: c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/scfifo.tdf Line: 299
Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_l011.tdf
    Info (12023): Found entity 1: a_dpfifo_l011 File: C:/Users/Ranjith/Desktop/nios_withsdram/db/a_dpfifo_l011.tdf Line: 28
Info (12128): Elaborating entity "a_dpfifo_l011" for hierarchy "nios_with_sdram_jtag_uart_0:jtag_uart_0|nios_with_sdram_jtag_uart_0_scfifo_w:the_nios_with_sdram_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo" File: C:/Users/Ranjith/Desktop/nios_withsdram/db/scfifo_jr21.tdf Line: 37
Info (12021): Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf
    Info (12023): Found entity 1: a_fefifo_7cf File: C:/Users/Ranjith/Desktop/nios_withsdram/db/a_fefifo_7cf.tdf Line: 24
Info (12128): Elaborating entity "a_fefifo_7cf" for hierarchy "nios_with_sdram_jtag_uart_0:jtag_uart_0|nios_with_sdram_jtag_uart_0_scfifo_w:the_nios_with_sdram_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state" File: C:/Users/Ranjith/Desktop/nios_withsdram/db/a_dpfifo_l011.tdf Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_do7.tdf
    Info (12023): Found entity 1: cntr_do7 File: C:/Users/Ranjith/Desktop/nios_withsdram/db/cntr_do7.tdf Line: 25
Info (12128): Elaborating entity "cntr_do7" for hierarchy "nios_with_sdram_jtag_uart_0:jtag_uart_0|nios_with_sdram_jtag_uart_0_scfifo_w:the_nios_with_sdram_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw" File: C:/Users/Ranjith/Desktop/nios_withsdram/db/a_fefifo_7cf.tdf Line: 38
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_nio1.tdf
    Info (12023): Found entity 1: altsyncram_nio1 File: C:/Users/Ranjith/Desktop/nios_withsdram/db/altsyncram_nio1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_nio1" for hierarchy "nios_with_sdram_jtag_uart_0:jtag_uart_0|nios_with_sdram_jtag_uart_0_scfifo_w:the_nios_with_sdram_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram" File: C:/Users/Ranjith/Desktop/nios_withsdram/db/a_dpfifo_l011.tdf Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_1ob.tdf
    Info (12023): Found entity 1: cntr_1ob File: C:/Users/Ranjith/Desktop/nios_withsdram/db/cntr_1ob.tdf Line: 25
Info (12128): Elaborating entity "cntr_1ob" for hierarchy "nios_with_sdram_jtag_uart_0:jtag_uart_0|nios_with_sdram_jtag_uart_0_scfifo_w:the_nios_with_sdram_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:rd_ptr_count" File: C:/Users/Ranjith/Desktop/nios_withsdram/db/a_dpfifo_l011.tdf Line: 44
Info (12128): Elaborating entity "nios_with_sdram_jtag_uart_0_scfifo_r" for hierarchy "nios_with_sdram_jtag_uart_0:jtag_uart_0|nios_with_sdram_jtag_uart_0_scfifo_r:the_nios_with_sdram_jtag_uart_0_scfifo_r" File: C:/Users/Ranjith/Desktop/nios_withsdram/nios_with_sdram/synthesis/submodules/nios_with_sdram_jtag_uart_0.v Line: 434
Info (12128): Elaborating entity "alt_jtag_atlantic" for hierarchy "nios_with_sdram_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_with_sdram_jtag_uart_0_alt_jtag_atlantic" File: C:/Users/Ranjith/Desktop/nios_withsdram/nios_with_sdram/synthesis/submodules/nios_with_sdram_jtag_uart_0.v Line: 569
Info (12130): Elaborated megafunction instantiation "nios_with_sdram_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_with_sdram_jtag_uart_0_alt_jtag_atlantic" File: C:/Users/Ranjith/Desktop/nios_withsdram/nios_with_sdram/synthesis/submodules/nios_with_sdram_jtag_uart_0.v Line: 569
Info (12133): Instantiated megafunction "nios_with_sdram_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_with_sdram_jtag_uart_0_alt_jtag_atlantic" with the following parameter: File: C:/Users/Ranjith/Desktop/nios_withsdram/nios_with_sdram/synthesis/submodules/nios_with_sdram_jtag_uart_0.v Line: 569
    Info (12134): Parameter "INSTANCE_ID" = "0"
    Info (12134): Parameter "LOG2_RXFIFO_DEPTH" = "6"
    Info (12134): Parameter "LOG2_TXFIFO_DEPTH" = "6"
    Info (12134): Parameter "SLD_AUTO_INSTANCE_INDEX" = "YES"
Info (12128): Elaborating entity "altera_sld_agent_endpoint" for hierarchy "nios_with_sdram_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_with_sdram_jtag_uart_0_alt_jtag_atlantic|altera_sld_agent_endpoint:inst" File: c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v Line: 240
Info (12131): Elaborated megafunction instantiation "nios_with_sdram_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_with_sdram_jtag_uart_0_alt_jtag_atlantic|altera_sld_agent_endpoint:inst", which is child of megafunction instantiation "nios_with_sdram_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_with_sdram_jtag_uart_0_alt_jtag_atlantic" File: c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v Line: 240
Info (12128): Elaborating entity "altera_fabric_endpoint" for hierarchy "nios_with_sdram_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_with_sdram_jtag_uart_0_alt_jtag_atlantic|altera_sld_agent_endpoint:inst|altera_fabric_endpoint:ep" File: c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altera_sld_agent_endpoint.vhd Line: 254
Info (12131): Elaborated megafunction instantiation "nios_with_sdram_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_with_sdram_jtag_uart_0_alt_jtag_atlantic|altera_sld_agent_endpoint:inst|altera_fabric_endpoint:ep", which is child of megafunction instantiation "nios_with_sdram_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_with_sdram_jtag_uart_0_alt_jtag_atlantic" File: c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altera_sld_agent_endpoint.vhd Line: 254
Info (12128): Elaborating entity "sdram_controller" for hierarchy "sdram_controller:my_sdram_0" File: C:/Users/Ranjith/Desktop/nios_withsdram/nios_with_sdram/synthesis/nios_with_sdram.v Line: 108
Warning (10036): Verilog HDL or VHDL warning at sdram_controller.vhd(29): object "cmd_d" assigned a value but never read File: C:/Users/Ranjith/Desktop/nios_withsdram/nios_with_sdram/synthesis/submodules/sdram_controller.vhd Line: 29
Warning (10036): Verilog HDL or VHDL warning at sdram_controller.vhd(30): object "cnt_ar" assigned a value but never read File: C:/Users/Ranjith/Desktop/nios_withsdram/nios_with_sdram/synthesis/submodules/sdram_controller.vhd Line: 30
Info (12128): Elaborating entity "nios_with_sdram_nios2_gen2_0" for hierarchy "nios_with_sdram_nios2_gen2_0:nios2_gen2_0" File: C:/Users/Ranjith/Desktop/nios_withsdram/nios_with_sdram/synthesis/nios_with_sdram.v Line: 137
Info (12128): Elaborating entity "nios_with_sdram_nios2_gen2_0_cpu" for hierarchy "nios_with_sdram_nios2_gen2_0:nios2_gen2_0|nios_with_sdram_nios2_gen2_0_cpu:cpu" File: C:/Users/Ranjith/Desktop/nios_withsdram/nios_with_sdram/synthesis/submodules/nios_with_sdram_nios2_gen2_0.v Line: 65
Info (12128): Elaborating entity "nios_with_sdram_nios2_gen2_0_cpu_test_bench" for hierarchy "nios_with_sdram_nios2_gen2_0:nios2_gen2_0|nios_with_sdram_nios2_gen2_0_cpu:cpu|nios_with_sdram_nios2_gen2_0_cpu_test_bench:the_nios_with_sdram_nios2_gen2_0_cpu_test_bench" File: C:/Users/Ranjith/Desktop/nios_withsdram/nios_with_sdram/synthesis/submodules/nios_with_sdram_nios2_gen2_0_cpu.v Line: 3545
Info (12128): Elaborating entity "nios_with_sdram_nios2_gen2_0_cpu_register_bank_a_module" for hierarchy "nios_with_sdram_nios2_gen2_0:nios2_gen2_0|nios_with_sdram_nios2_gen2_0_cpu:cpu|nios_with_sdram_nios2_gen2_0_cpu_register_bank_a_module:nios_with_sdram_nios2_gen2_0_cpu_register_bank_a" File: C:/Users/Ranjith/Desktop/nios_withsdram/nios_with_sdram/synthesis/submodules/nios_with_sdram_nios2_gen2_0_cpu.v Line: 4061
Info (12128): Elaborating entity "altsyncram" for hierarchy "nios_with_sdram_nios2_gen2_0:nios2_gen2_0|nios_with_sdram_nios2_gen2_0_cpu:cpu|nios_with_sdram_nios2_gen2_0_cpu_register_bank_a_module:nios_with_sdram_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram" File: C:/Users/Ranjith/Desktop/nios_withsdram/nios_with_sdram/synthesis/submodules/nios_with_sdram_nios2_gen2_0_cpu.v Line: 58
Info (12130): Elaborated megafunction instantiation "nios_with_sdram_nios2_gen2_0:nios2_gen2_0|nios_with_sdram_nios2_gen2_0_cpu:cpu|nios_with_sdram_nios2_gen2_0_cpu_register_bank_a_module:nios_with_sdram_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram" File: C:/Users/Ranjith/Desktop/nios_withsdram/nios_with_sdram/synthesis/submodules/nios_with_sdram_nios2_gen2_0_cpu.v Line: 58
Info (12133): Instantiated megafunction "nios_with_sdram_nios2_gen2_0:nios2_gen2_0|nios_with_sdram_nios2_gen2_0_cpu:cpu|nios_with_sdram_nios2_gen2_0_cpu_register_bank_a_module:nios_with_sdram_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram" with the following parameter: File: C:/Users/Ranjith/Desktop/nios_withsdram/nios_with_sdram/synthesis/submodules/nios_with_sdram_nios2_gen2_0_cpu.v Line: 58
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "init_file" = "UNUSED"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "32"
    Info (12134): Parameter "numwords_b" = "32"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "32"
    Info (12134): Parameter "widthad_a" = "5"
    Info (12134): Parameter "widthad_b" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_6mc1.tdf
    Info (12023): Found entity 1: altsyncram_6mc1 File: C:/Users/Ranjith/Desktop/nios_withsdram/db/altsyncram_6mc1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_6mc1" for hierarchy "nios_with_sdram_nios2_gen2_0:nios2_gen2_0|nios_with_sdram_nios2_gen2_0_cpu:cpu|nios_with_sdram_nios2_gen2_0_cpu_register_bank_a_module:nios_with_sdram_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated" File: c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "nios_with_sdram_nios2_gen2_0_cpu_register_bank_b_module" for hierarchy "nios_with_sdram_nios2_gen2_0:nios2_gen2_0|nios_with_sdram_nios2_gen2_0_cpu:cpu|nios_with_sdram_nios2_gen2_0_cpu_register_bank_b_module:nios_with_sdram_nios2_gen2_0_cpu_register_bank_b" File: C:/Users/Ranjith/Desktop/nios_withsdram/nios_with_sdram/synthesis/submodules/nios_with_sdram_nios2_gen2_0_cpu.v Line: 4079
Info (12128): Elaborating entity "nios_with_sdram_nios2_gen2_0_cpu_nios2_oci" for hierarchy "nios_with_sdram_nios2_gen2_0:nios2_gen2_0|nios_with_sdram_nios2_gen2_0_cpu:cpu|nios_with_sdram_nios2_gen2_0_cpu_nios2_oci:the_nios_with_sdram_nios2_gen2_0_cpu_nios2_oci" File: C:/Users/Ranjith/Desktop/nios_withsdram/nios_with_sdram/synthesis/submodules/nios_with_sdram_nios2_gen2_0_cpu.v Line: 4575
Info (12128): Elaborating entity "nios_with_sdram_nios2_gen2_0_cpu_nios2_oci_debug" for hierarchy "nios_with_sdram_nios2_gen2_0:nios2_gen2_0|nios_with_sdram_nios2_gen2_0_cpu:cpu|nios_with_sdram_nios2_gen2_0_cpu_nios2_oci:the_nios_with_sdram_nios2_gen2_0_cpu_nios2_oci|nios_with_sdram_nios2_gen2_0_cpu_nios2_oci_debug:the_nios_with_sdram_nios2_gen2_0_cpu_nios2_oci_debug" File: C:/Users/Ranjith/Desktop/nios_withsdram/nios_with_sdram/synthesis/submodules/nios_with_sdram_nios2_gen2_0_cpu.v Line: 2531
Info (12128): Elaborating entity "altera_std_synchronizer" for hierarchy "nios_with_sdram_nios2_gen2_0:nios2_gen2_0|nios_with_sdram_nios2_gen2_0_cpu:cpu|nios_with_sdram_nios2_gen2_0_cpu_nios2_oci:the_nios_with_sdram_nios2_gen2_0_cpu_nios2_oci|nios_with_sdram_nios2_gen2_0_cpu_nios2_oci_debug:the_nios_with_sdram_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer" File: C:/Users/Ranjith/Desktop/nios_withsdram/nios_with_sdram/synthesis/submodules/nios_with_sdram_nios2_gen2_0_cpu.v Line: 220
Info (12130): Elaborated megafunction instantiation "nios_with_sdram_nios2_gen2_0:nios2_gen2_0|nios_with_sdram_nios2_gen2_0_cpu:cpu|nios_with_sdram_nios2_gen2_0_cpu_nios2_oci:the_nios_with_sdram_nios2_gen2_0_cpu_nios2_oci|nios_with_sdram_nios2_gen2_0_cpu_nios2_oci_debug:the_nios_with_sdram_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer" File: C:/Users/Ranjith/Desktop/nios_withsdram/nios_with_sdram/synthesis/submodules/nios_with_sdram_nios2_gen2_0_cpu.v Line: 220
Info (12133): Instantiated megafunction "nios_with_sdram_nios2_gen2_0:nios2_gen2_0|nios_with_sdram_nios2_gen2_0_cpu:cpu|nios_with_sdram_nios2_gen2_0_cpu_nios2_oci:the_nios_with_sdram_nios2_gen2_0_cpu_nios2_oci|nios_with_sdram_nios2_gen2_0_cpu_nios2_oci_debug:the_nios_with_sdram_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer" with the following parameter: File: C:/Users/Ranjith/Desktop/nios_withsdram/nios_with_sdram/synthesis/submodules/nios_with_sdram_nios2_gen2_0_cpu.v Line: 220
    Info (12134): Parameter "depth" = "2"
Info (12128): Elaborating entity "nios_with_sdram_nios2_gen2_0_cpu_nios2_oci_break" for hierarchy "nios_with_sdram_nios2_gen2_0:nios2_gen2_0|nios_with_sdram_nios2_gen2_0_cpu:cpu|nios_with_sdram_nios2_gen2_0_cpu_nios2_oci:the_nios_with_sdram_nios2_gen2_0_cpu_nios2_oci|nios_with_sdram_nios2_gen2_0_cpu_nios2_oci_break:the_nios_with_sdram_nios2_gen2_0_cpu_nios2_oci_break" File: C:/Users/Ranjith/Desktop/nios_withsdram/nios_with_sdram/synthesis/submodules/nios_with_sdram_nios2_gen2_0_cpu.v Line: 2561
Info (12128): Elaborating entity "nios_with_sdram_nios2_gen2_0_cpu_nios2_oci_xbrk" for hierarchy "nios_with_sdram_nios2_gen2_0:nios2_gen2_0|nios_with_sdram_nios2_gen2_0_cpu:cpu|nios_with_sdram_nios2_gen2_0_cpu_nios2_oci:the_nios_with_sdram_nios2_gen2_0_cpu_nios2_oci|nios_with_sdram_nios2_gen2_0_cpu_nios2_oci_xbrk:the_nios_with_sdram_nios2_gen2_0_cpu_nios2_oci_xbrk" File: C:/Users/Ranjith/Desktop/nios_withsdram/nios_with_sdram/synthesis/submodules/nios_with_sdram_nios2_gen2_0_cpu.v Line: 2582
Info (12128): Elaborating entity "nios_with_sdram_nios2_gen2_0_cpu_nios2_oci_dbrk" for hierarchy "nios_with_sdram_nios2_gen2_0:nios2_gen2_0|nios_with_sdram_nios2_gen2_0_cpu:cpu|nios_with_sdram_nios2_gen2_0_cpu_nios2_oci:the_nios_with_sdram_nios2_gen2_0_cpu_nios2_oci|nios_with_sdram_nios2_gen2_0_cpu_nios2_oci_dbrk:the_nios_with_sdram_nios2_gen2_0_cpu_nios2_oci_dbrk" File: C:/Users/Ranjith/Desktop/nios_withsdram/nios_with_sdram/synthesis/submodules/nios_with_sdram_nios2_gen2_0_cpu.v Line: 2608
Info (12128): Elaborating entity "nios_with_sdram_nios2_gen2_0_cpu_nios2_oci_itrace" for hierarchy "nios_with_sdram_nios2_gen2_0:nios2_gen2_0|nios_with_sdram_nios2_gen2_0_cpu:cpu|nios_with_sdram_nios2_gen2_0_cpu_nios2_oci:the_nios_with_sdram_nios2_gen2_0_cpu_nios2_oci|nios_with_sdram_nios2_gen2_0_cpu_nios2_oci_itrace:the_nios_with_sdram_nios2_gen2_0_cpu_nios2_oci_itrace" File: C:/Users/Ranjith/Desktop/nios_withsdram/nios_with_sdram/synthesis/submodules/nios_with_sdram_nios2_gen2_0_cpu.v Line: 2624
Info (12128): Elaborating entity "nios_with_sdram_nios2_gen2_0_cpu_nios2_oci_dtrace" for hierarchy "nios_with_sdram_nios2_gen2_0:nios2_gen2_0|nios_with_sdram_nios2_gen2_0_cpu:cpu|nios_with_sdram_nios2_gen2_0_cpu_nios2_oci:the_nios_with_sdram_nios2_gen2_0_cpu_nios2_oci|nios_with_sdram_nios2_gen2_0_cpu_nios2_oci_dtrace:the_nios_with_sdram_nios2_gen2_0_cpu_nios2_oci_dtrace" File: C:/Users/Ranjith/Desktop/nios_withsdram/nios_with_sdram/synthesis/submodules/nios_with_sdram_nios2_gen2_0_cpu.v Line: 2639
Info (12128): Elaborating entity "nios_with_sdram_nios2_gen2_0_cpu_nios2_oci_td_mode" for hierarchy "nios_with_sdram_nios2_gen2_0:nios2_gen2_0|nios_with_sdram_nios2_gen2_0_cpu:cpu|nios_with_sdram_nios2_gen2_0_cpu_nios2_oci:the_nios_with_sdram_nios2_gen2_0_cpu_nios2_oci|nios_with_sdram_nios2_gen2_0_cpu_nios2_oci_dtrace:the_nios_with_sdram_nios2_gen2_0_cpu_nios2_oci_dtrace|nios_with_sdram_nios2_gen2_0_cpu_nios2_oci_td_mode:nios_with_sdram_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode" File: C:/Users/Ranjith/Desktop/nios_withsdram/nios_with_sdram/synthesis/submodules/nios_with_sdram_nios2_gen2_0_cpu.v Line: 1233
Info (12128): Elaborating entity "nios_with_sdram_nios2_gen2_0_cpu_nios2_oci_fifo" for hierarchy "nios_with_sdram_nios2_gen2_0:nios2_gen2_0|nios_with_sdram_nios2_gen2_0_cpu:cpu|nios_with_sdram_nios2_gen2_0_cpu_nios2_oci:the_nios_with_sdram_nios2_gen2_0_cpu_nios2_oci|nios_with_sdram_nios2_gen2_0_cpu_nios2_oci_fifo:the_nios_with_sdram_nios2_gen2_0_cpu_nios2_oci_fifo" File: C:/Users/Ranjith/Desktop/nios_withsdram/nios_with_sdram/synthesis/submodules/nios_with_sdram_nios2_gen2_0_cpu.v Line: 2654
Info (12128): Elaborating entity "nios_with_sdram_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" for hierarchy "nios_with_sdram_nios2_gen2_0:nios2_gen2_0|nios_with_sdram_nios2_gen2_0_cpu:cpu|nios_with_sdram_nios2_gen2_0_cpu_nios2_oci:the_nios_with_sdram_nios2_gen2_0_cpu_nios2_oci|nios_with_sdram_nios2_gen2_0_cpu_nios2_oci_fifo:the_nios_with_sdram_nios2_gen2_0_cpu_nios2_oci_fifo|nios_with_sdram_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt:the_nios_with_sdram_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" File: C:/Users/Ranjith/Desktop/nios_withsdram/nios_with_sdram/synthesis/submodules/nios_with_sdram_nios2_gen2_0_cpu.v Line: 1546
Info (12128): Elaborating entity "nios_with_sdram_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" for hierarchy "nios_with_sdram_nios2_gen2_0:nios2_gen2_0|nios_with_sdram_nios2_gen2_0_cpu:cpu|nios_with_sdram_nios2_gen2_0_cpu_nios2_oci:the_nios_with_sdram_nios2_gen2_0_cpu_nios2_oci|nios_with_sdram_nios2_gen2_0_cpu_nios2_oci_fifo:the_nios_with_sdram_nios2_gen2_0_cpu_nios2_oci_fifo|nios_with_sdram_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_nios_with_sdram_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" File: C:/Users/Ranjith/Desktop/nios_withsdram/nios_with_sdram/synthesis/submodules/nios_with_sdram_nios2_gen2_0_cpu.v Line: 1555
Info (12128): Elaborating entity "nios_with_sdram_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" for hierarchy "nios_with_sdram_nios2_gen2_0:nios2_gen2_0|nios_with_sdram_nios2_gen2_0_cpu:cpu|nios_with_sdram_nios2_gen2_0_cpu_nios2_oci:the_nios_with_sdram_nios2_gen2_0_cpu_nios2_oci|nios_with_sdram_nios2_gen2_0_cpu_nios2_oci_fifo:the_nios_with_sdram_nios2_gen2_0_cpu_nios2_oci_fifo|nios_with_sdram_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc:the_nios_with_sdram_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" File: C:/Users/Ranjith/Desktop/nios_withsdram/nios_with_sdram/synthesis/submodules/nios_with_sdram_nios2_gen2_0_cpu.v Line: 1564
Info (12128): Elaborating entity "nios_with_sdram_nios2_gen2_0_cpu_nios2_oci_pib" for hierarchy "nios_with_sdram_nios2_gen2_0:nios2_gen2_0|nios_with_sdram_nios2_gen2_0_cpu:cpu|nios_with_sdram_nios2_gen2_0_cpu_nios2_oci:the_nios_with_sdram_nios2_gen2_0_cpu_nios2_oci|nios_with_sdram_nios2_gen2_0_cpu_nios2_oci_pib:the_nios_with_sdram_nios2_gen2_0_cpu_nios2_oci_pib" File: C:/Users/Ranjith/Desktop/nios_withsdram/nios_with_sdram/synthesis/submodules/nios_with_sdram_nios2_gen2_0_cpu.v Line: 2659
Info (12128): Elaborating entity "nios_with_sdram_nios2_gen2_0_cpu_nios2_oci_im" for hierarchy "nios_with_sdram_nios2_gen2_0:nios2_gen2_0|nios_with_sdram_nios2_gen2_0_cpu:cpu|nios_with_sdram_nios2_gen2_0_cpu_nios2_oci:the_nios_with_sdram_nios2_gen2_0_cpu_nios2_oci|nios_with_sdram_nios2_gen2_0_cpu_nios2_oci_im:the_nios_with_sdram_nios2_gen2_0_cpu_nios2_oci_im" File: C:/Users/Ranjith/Desktop/nios_withsdram/nios_with_sdram/synthesis/submodules/nios_with_sdram_nios2_gen2_0_cpu.v Line: 2673
Info (12128): Elaborating entity "nios_with_sdram_nios2_gen2_0_cpu_nios2_avalon_reg" for hierarchy "nios_with_sdram_nios2_gen2_0:nios2_gen2_0|nios_with_sdram_nios2_gen2_0_cpu:cpu|nios_with_sdram_nios2_gen2_0_cpu_nios2_oci:the_nios_with_sdram_nios2_gen2_0_cpu_nios2_oci|nios_with_sdram_nios2_gen2_0_cpu_nios2_avalon_reg:the_nios_with_sdram_nios2_gen2_0_cpu_nios2_avalon_reg" File: C:/Users/Ranjith/Desktop/nios_withsdram/nios_with_sdram/synthesis/submodules/nios_with_sdram_nios2_gen2_0_cpu.v Line: 2692
Info (12128): Elaborating entity "nios_with_sdram_nios2_gen2_0_cpu_nios2_ocimem" for hierarchy "nios_with_sdram_nios2_gen2_0:nios2_gen2_0|nios_with_sdram_nios2_gen2_0_cpu:cpu|nios_with_sdram_nios2_gen2_0_cpu_nios2_oci:the_nios_with_sdram_nios2_gen2_0_cpu_nios2_oci|nios_with_sdram_nios2_gen2_0_cpu_nios2_ocimem:the_nios_with_sdram_nios2_gen2_0_cpu_nios2_ocimem" File: C:/Users/Ranjith/Desktop/nios_withsdram/nios_with_sdram/synthesis/submodules/nios_with_sdram_nios2_gen2_0_cpu.v Line: 2712
Info (12128): Elaborating entity "nios_with_sdram_nios2_gen2_0_cpu_ociram_sp_ram_module" for hierarchy "nios_with_sdram_nios2_gen2_0:nios2_gen2_0|nios_with_sdram_nios2_gen2_0_cpu:cpu|nios_with_sdram_nios2_gen2_0_cpu_nios2_oci:the_nios_with_sdram_nios2_gen2_0_cpu_nios2_oci|nios_with_sdram_nios2_gen2_0_cpu_nios2_ocimem:the_nios_with_sdram_nios2_gen2_0_cpu_nios2_ocimem|nios_with_sdram_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_with_sdram_nios2_gen2_0_cpu_ociram_sp_ram" File: C:/Users/Ranjith/Desktop/nios_withsdram/nios_with_sdram/synthesis/submodules/nios_with_sdram_nios2_gen2_0_cpu.v Line: 2332
Info (12128): Elaborating entity "altsyncram" for hierarchy "nios_with_sdram_nios2_gen2_0:nios2_gen2_0|nios_with_sdram_nios2_gen2_0_cpu:cpu|nios_with_sdram_nios2_gen2_0_cpu_nios2_oci:the_nios_with_sdram_nios2_gen2_0_cpu_nios2_oci|nios_with_sdram_nios2_gen2_0_cpu_nios2_ocimem:the_nios_with_sdram_nios2_gen2_0_cpu_nios2_ocimem|nios_with_sdram_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_with_sdram_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram" File: C:/Users/Ranjith/Desktop/nios_withsdram/nios_with_sdram/synthesis/submodules/nios_with_sdram_nios2_gen2_0_cpu.v Line: 2156
Info (12130): Elaborated megafunction instantiation "nios_with_sdram_nios2_gen2_0:nios2_gen2_0|nios_with_sdram_nios2_gen2_0_cpu:cpu|nios_with_sdram_nios2_gen2_0_cpu_nios2_oci:the_nios_with_sdram_nios2_gen2_0_cpu_nios2_oci|nios_with_sdram_nios2_gen2_0_cpu_nios2_ocimem:the_nios_with_sdram_nios2_gen2_0_cpu_nios2_ocimem|nios_with_sdram_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_with_sdram_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram" File: C:/Users/Ranjith/Desktop/nios_withsdram/nios_with_sdram/synthesis/submodules/nios_with_sdram_nios2_gen2_0_cpu.v Line: 2156
Info (12133): Instantiated megafunction "nios_with_sdram_nios2_gen2_0:nios2_gen2_0|nios_with_sdram_nios2_gen2_0_cpu:cpu|nios_with_sdram_nios2_gen2_0_cpu_nios2_oci:the_nios_with_sdram_nios2_gen2_0_cpu_nios2_oci|nios_with_sdram_nios2_gen2_0_cpu_nios2_ocimem:the_nios_with_sdram_nios2_gen2_0_cpu_nios2_ocimem|nios_with_sdram_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_with_sdram_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram" with the following parameter: File: C:/Users/Ranjith/Desktop/nios_withsdram/nios_with_sdram/synthesis/submodules/nios_with_sdram_nios2_gen2_0_cpu.v Line: 2156
    Info (12134): Parameter "init_file" = "UNUSED"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "256"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "read_during_write_mode_port_a" = "DONT_CARE"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_byteena_a" = "4"
    Info (12134): Parameter "widthad_a" = "8"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_ac71.tdf
    Info (12023): Found entity 1: altsyncram_ac71 File: C:/Users/Ranjith/Desktop/nios_withsdram/db/altsyncram_ac71.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_ac71" for hierarchy "nios_with_sdram_nios2_gen2_0:nios2_gen2_0|nios_with_sdram_nios2_gen2_0_cpu:cpu|nios_with_sdram_nios2_gen2_0_cpu_nios2_oci:the_nios_with_sdram_nios2_gen2_0_cpu_nios2_oci|nios_with_sdram_nios2_gen2_0_cpu_nios2_ocimem:the_nios_with_sdram_nios2_gen2_0_cpu_nios2_ocimem|nios_with_sdram_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_with_sdram_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_ac71:auto_generated" File: c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "nios_with_sdram_nios2_gen2_0_cpu_debug_slave_wrapper" for hierarchy "nios_with_sdram_nios2_gen2_0:nios2_gen2_0|nios_with_sdram_nios2_gen2_0_cpu:cpu|nios_with_sdram_nios2_gen2_0_cpu_nios2_oci:the_nios_with_sdram_nios2_gen2_0_cpu_nios2_oci|nios_with_sdram_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_with_sdram_nios2_gen2_0_cpu_debug_slave_wrapper" File: C:/Users/Ranjith/Desktop/nios_withsdram/nios_with_sdram/synthesis/submodules/nios_with_sdram_nios2_gen2_0_cpu.v Line: 2814
Info (12128): Elaborating entity "nios_with_sdram_nios2_gen2_0_cpu_debug_slave_tck" for hierarchy "nios_with_sdram_nios2_gen2_0:nios2_gen2_0|nios_with_sdram_nios2_gen2_0_cpu:cpu|nios_with_sdram_nios2_gen2_0_cpu_nios2_oci:the_nios_with_sdram_nios2_gen2_0_cpu_nios2_oci|nios_with_sdram_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_with_sdram_nios2_gen2_0_cpu_debug_slave_wrapper|nios_with_sdram_nios2_gen2_0_cpu_debug_slave_tck:the_nios_with_sdram_nios2_gen2_0_cpu_debug_slave_tck" File: C:/Users/Ranjith/Desktop/nios_withsdram/nios_with_sdram/synthesis/submodules/nios_with_sdram_nios2_gen2_0_cpu_debug_slave_wrapper.v Line: 157
Info (12128): Elaborating entity "nios_with_sdram_nios2_gen2_0_cpu_debug_slave_sysclk" for hierarchy "nios_with_sdram_nios2_gen2_0:nios2_gen2_0|nios_with_sdram_nios2_gen2_0_cpu:cpu|nios_with_sdram_nios2_gen2_0_cpu_nios2_oci:the_nios_with_sdram_nios2_gen2_0_cpu_nios2_oci|nios_with_sdram_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_with_sdram_nios2_gen2_0_cpu_debug_slave_wrapper|nios_with_sdram_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_with_sdram_nios2_gen2_0_cpu_debug_slave_sysclk" File: C:/Users/Ranjith/Desktop/nios_withsdram/nios_with_sdram/synthesis/submodules/nios_with_sdram_nios2_gen2_0_cpu_debug_slave_wrapper.v Line: 177
Info (12128): Elaborating entity "sld_virtual_jtag_basic" for hierarchy "nios_with_sdram_nios2_gen2_0:nios2_gen2_0|nios_with_sdram_nios2_gen2_0_cpu:cpu|nios_with_sdram_nios2_gen2_0_cpu_nios2_oci:the_nios_with_sdram_nios2_gen2_0_cpu_nios2_oci|nios_with_sdram_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_with_sdram_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:nios_with_sdram_nios2_gen2_0_cpu_debug_slave_phy" File: C:/Users/Ranjith/Desktop/nios_withsdram/nios_with_sdram/synthesis/submodules/nios_with_sdram_nios2_gen2_0_cpu_debug_slave_wrapper.v Line: 207
Info (12130): Elaborated megafunction instantiation "nios_with_sdram_nios2_gen2_0:nios2_gen2_0|nios_with_sdram_nios2_gen2_0_cpu:cpu|nios_with_sdram_nios2_gen2_0_cpu_nios2_oci:the_nios_with_sdram_nios2_gen2_0_cpu_nios2_oci|nios_with_sdram_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_with_sdram_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:nios_with_sdram_nios2_gen2_0_cpu_debug_slave_phy" File: C:/Users/Ranjith/Desktop/nios_withsdram/nios_with_sdram/synthesis/submodules/nios_with_sdram_nios2_gen2_0_cpu_debug_slave_wrapper.v Line: 207
Info (12133): Instantiated megafunction "nios_with_sdram_nios2_gen2_0:nios2_gen2_0|nios_with_sdram_nios2_gen2_0_cpu:cpu|nios_with_sdram_nios2_gen2_0_cpu_nios2_oci:the_nios_with_sdram_nios2_gen2_0_cpu_nios2_oci|nios_with_sdram_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_with_sdram_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:nios_with_sdram_nios2_gen2_0_cpu_debug_slave_phy" with the following parameter: File: C:/Users/Ranjith/Desktop/nios_withsdram/nios_with_sdram/synthesis/submodules/nios_with_sdram_nios2_gen2_0_cpu_debug_slave_wrapper.v Line: 207
    Info (12134): Parameter "sld_auto_instance_index" = "YES"
    Info (12134): Parameter "sld_instance_index" = "0"
    Info (12134): Parameter "sld_ir_width" = "2"
    Info (12134): Parameter "sld_mfg_id" = "70"
    Info (12134): Parameter "sld_sim_action" = ""
    Info (12134): Parameter "sld_sim_n_scan" = "0"
    Info (12134): Parameter "sld_sim_total_length" = "0"
    Info (12134): Parameter "sld_type_id" = "34"
    Info (12134): Parameter "sld_version" = "3"
Info (12128): Elaborating entity "sld_virtual_jtag_impl" for hierarchy "nios_with_sdram_nios2_gen2_0:nios2_gen2_0|nios_with_sdram_nios2_gen2_0_cpu:cpu|nios_with_sdram_nios2_gen2_0_cpu_nios2_oci:the_nios_with_sdram_nios2_gen2_0_cpu_nios2_oci|nios_with_sdram_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_with_sdram_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:nios_with_sdram_nios2_gen2_0_cpu_debug_slave_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst" File: c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v Line: 151
Info (12131): Elaborated megafunction instantiation "nios_with_sdram_nios2_gen2_0:nios2_gen2_0|nios_with_sdram_nios2_gen2_0_cpu:cpu|nios_with_sdram_nios2_gen2_0_cpu_nios2_oci:the_nios_with_sdram_nios2_gen2_0_cpu_nios2_oci|nios_with_sdram_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_with_sdram_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:nios_with_sdram_nios2_gen2_0_cpu_debug_slave_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst", which is child of megafunction instantiation "nios_with_sdram_nios2_gen2_0:nios2_gen2_0|nios_with_sdram_nios2_gen2_0_cpu:cpu|nios_with_sdram_nios2_gen2_0_cpu_nios2_oci:the_nios_with_sdram_nios2_gen2_0_cpu_nios2_oci|nios_with_sdram_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_with_sdram_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:nios_with_sdram_nios2_gen2_0_cpu_debug_slave_phy" File: c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v Line: 151
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter" for hierarchy "nios_with_sdram_nios2_gen2_0:nios2_gen2_0|nios_with_sdram_nios2_gen2_0_cpu:cpu|nios_with_sdram_nios2_gen2_0_cpu_nios2_oci:the_nios_with_sdram_nios2_gen2_0_cpu_nios2_oci|nios_with_sdram_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_with_sdram_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:nios_with_sdram_nios2_gen2_0_cpu_debug_slave_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst|sld_jtag_endpoint_adapter:jtag_signal_adapter" File: c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v Line: 414
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter_impl" for hierarchy "nios_with_sdram_nios2_gen2_0:nios2_gen2_0|nios_with_sdram_nios2_gen2_0_cpu:cpu|nios_with_sdram_nios2_gen2_0_cpu_nios2_oci:the_nios_with_sdram_nios2_gen2_0_cpu_nios2_oci|nios_with_sdram_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_with_sdram_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:nios_with_sdram_nios2_gen2_0_cpu_debug_slave_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst|sld_jtag_endpoint_adapter:jtag_signal_adapter|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst" File: c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd Line: 232
Info (12128): Elaborating entity "nios_with_sdram_onchip_memory2_0" for hierarchy "nios_with_sdram_onchip_memory2_0:onchip_memory2_0" File: C:/Users/Ranjith/Desktop/nios_withsdram/nios_with_sdram/synthesis/nios_with_sdram.v Line: 151
Info (12128): Elaborating entity "altsyncram" for hierarchy "nios_with_sdram_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram" File: C:/Users/Ranjith/Desktop/nios_withsdram/nios_with_sdram/synthesis/submodules/nios_with_sdram_onchip_memory2_0.v Line: 69
Info (12130): Elaborated megafunction instantiation "nios_with_sdram_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram" File: C:/Users/Ranjith/Desktop/nios_withsdram/nios_with_sdram/synthesis/submodules/nios_with_sdram_onchip_memory2_0.v Line: 69
Info (12133): Instantiated megafunction "nios_with_sdram_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram" with the following parameter: File: C:/Users/Ranjith/Desktop/nios_withsdram/nios_with_sdram/synthesis/submodules/nios_with_sdram_onchip_memory2_0.v Line: 69
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "init_file" = "nios_with_sdram_onchip_memory2_0.hex"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "maximum_depth" = "8192"
    Info (12134): Parameter "numwords_a" = "8192"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "DONT_CARE"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_byteena_a" = "4"
    Info (12134): Parameter "widthad_a" = "13"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_d0i1.tdf
    Info (12023): Found entity 1: altsyncram_d0i1 File: C:/Users/Ranjith/Desktop/nios_withsdram/db/altsyncram_d0i1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_d0i1" for hierarchy "nios_with_sdram_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_d0i1:auto_generated" File: c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "nios_with_sdram_shift_clk" for hierarchy "nios_with_sdram_shift_clk:shift_clk" File: C:/Users/Ranjith/Desktop/nios_withsdram/nios_with_sdram/synthesis/nios_with_sdram.v Line: 174
Info (12128): Elaborating entity "nios_with_sdram_shift_clk_stdsync_sv6" for hierarchy "nios_with_sdram_shift_clk:shift_clk|nios_with_sdram_shift_clk_stdsync_sv6:stdsync2" File: C:/Users/Ranjith/Desktop/nios_withsdram/nios_with_sdram/synthesis/submodules/nios_with_sdram_shift_clk.v Line: 276
Info (12128): Elaborating entity "nios_with_sdram_shift_clk_dffpipe_l2c" for hierarchy "nios_with_sdram_shift_clk:shift_clk|nios_with_sdram_shift_clk_stdsync_sv6:stdsync2|nios_with_sdram_shift_clk_dffpipe_l2c:dffpipe3" File: C:/Users/Ranjith/Desktop/nios_withsdram/nios_with_sdram/synthesis/submodules/nios_with_sdram_shift_clk.v Line: 116
Info (12128): Elaborating entity "nios_with_sdram_shift_clk_altpll_l942" for hierarchy "nios_with_sdram_shift_clk:shift_clk|nios_with_sdram_shift_clk_altpll_l942:sd1" File: C:/Users/Ranjith/Desktop/nios_withsdram/nios_with_sdram/synthesis/submodules/nios_with_sdram_shift_clk.v Line: 282
Info (12128): Elaborating entity "nios_with_sdram_mm_interconnect_0" for hierarchy "nios_with_sdram_mm_interconnect_0:mm_interconnect_0" File: C:/Users/Ranjith/Desktop/nios_withsdram/nios_with_sdram/synthesis/nios_with_sdram.v Line: 224
Info (12128): Elaborating entity "altera_merlin_master_translator" for hierarchy "nios_with_sdram_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator" File: C:/Users/Ranjith/Desktop/nios_withsdram/nios_with_sdram/synthesis/submodules/nios_with_sdram_mm_interconnect_0.v Line: 537
Info (12128): Elaborating entity "altera_merlin_master_translator" for hierarchy "nios_with_sdram_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator" File: C:/Users/Ranjith/Desktop/nios_withsdram/nios_with_sdram/synthesis/submodules/nios_with_sdram_mm_interconnect_0.v Line: 597
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "nios_with_sdram_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator" File: C:/Users/Ranjith/Desktop/nios_withsdram/nios_with_sdram/synthesis/submodules/nios_with_sdram_mm_interconnect_0.v Line: 661
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "nios_with_sdram_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:my_sdram_0_avalon_slave_0_translator" File: C:/Users/Ranjith/Desktop/nios_withsdram/nios_with_sdram/synthesis/submodules/nios_with_sdram_mm_interconnect_0.v Line: 725
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "nios_with_sdram_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator" File: C:/Users/Ranjith/Desktop/nios_withsdram/nios_with_sdram/synthesis/submodules/nios_with_sdram_mm_interconnect_0.v Line: 789
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "nios_with_sdram_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:shift_clk_pll_slave_translator" File: C:/Users/Ranjith/Desktop/nios_withsdram/nios_with_sdram/synthesis/submodules/nios_with_sdram_mm_interconnect_0.v Line: 853
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "nios_with_sdram_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator" File: C:/Users/Ranjith/Desktop/nios_withsdram/nios_with_sdram/synthesis/submodules/nios_with_sdram_mm_interconnect_0.v Line: 917
Info (12128): Elaborating entity "altera_merlin_master_agent" for hierarchy "nios_with_sdram_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent" File: C:/Users/Ranjith/Desktop/nios_withsdram/nios_with_sdram/synthesis/submodules/nios_with_sdram_mm_interconnect_0.v Line: 998
Info (12128): Elaborating entity "altera_merlin_master_agent" for hierarchy "nios_with_sdram_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent" File: C:/Users/Ranjith/Desktop/nios_withsdram/nios_with_sdram/synthesis/submodules/nios_with_sdram_mm_interconnect_0.v Line: 1079
Info (12128): Elaborating entity "altera_merlin_slave_agent" for hierarchy "nios_with_sdram_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent" File: C:/Users/Ranjith/Desktop/nios_withsdram/nios_with_sdram/synthesis/submodules/nios_with_sdram_mm_interconnect_0.v Line: 1163
Info (12128): Elaborating entity "altera_merlin_burst_uncompressor" for hierarchy "nios_with_sdram_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor" File: C:/Users/Ranjith/Desktop/nios_withsdram/nios_with_sdram/synthesis/submodules/altera_merlin_slave_agent.sv Line: 608
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "nios_with_sdram_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo" File: C:/Users/Ranjith/Desktop/nios_withsdram/nios_with_sdram/synthesis/submodules/nios_with_sdram_mm_interconnect_0.v Line: 1204
Info (12128): Elaborating entity "altera_merlin_slave_agent" for hierarchy "nios_with_sdram_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:my_sdram_0_avalon_slave_0_agent" File: C:/Users/Ranjith/Desktop/nios_withsdram/nios_with_sdram/synthesis/submodules/nios_with_sdram_mm_interconnect_0.v Line: 1288
Info (12128): Elaborating entity "altera_merlin_burst_uncompressor" for hierarchy "nios_with_sdram_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:my_sdram_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor" File: C:/Users/Ranjith/Desktop/nios_withsdram/nios_with_sdram/synthesis/submodules/altera_merlin_slave_agent.sv Line: 608
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "nios_with_sdram_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:my_sdram_0_avalon_slave_0_agent_rsp_fifo" File: C:/Users/Ranjith/Desktop/nios_withsdram/nios_with_sdram/synthesis/submodules/nios_with_sdram_mm_interconnect_0.v Line: 1329
Info (12128): Elaborating entity "nios_with_sdram_mm_interconnect_0_router" for hierarchy "nios_with_sdram_mm_interconnect_0:mm_interconnect_0|nios_with_sdram_mm_interconnect_0_router:router" File: C:/Users/Ranjith/Desktop/nios_withsdram/nios_with_sdram/synthesis/submodules/nios_with_sdram_mm_interconnect_0.v Line: 1720
Info (12128): Elaborating entity "nios_with_sdram_mm_interconnect_0_router_default_decode" for hierarchy "nios_with_sdram_mm_interconnect_0:mm_interconnect_0|nios_with_sdram_mm_interconnect_0_router:router|nios_with_sdram_mm_interconnect_0_router_default_decode:the_default_decode" File: C:/Users/Ranjith/Desktop/nios_withsdram/nios_with_sdram/synthesis/submodules/nios_with_sdram_mm_interconnect_0_router.sv Line: 183
Info (12128): Elaborating entity "nios_with_sdram_mm_interconnect_0_router_002" for hierarchy "nios_with_sdram_mm_interconnect_0:mm_interconnect_0|nios_with_sdram_mm_interconnect_0_router_002:router_002" File: C:/Users/Ranjith/Desktop/nios_withsdram/nios_with_sdram/synthesis/submodules/nios_with_sdram_mm_interconnect_0.v Line: 1752
Info (12128): Elaborating entity "nios_with_sdram_mm_interconnect_0_router_002_default_decode" for hierarchy "nios_with_sdram_mm_interconnect_0:mm_interconnect_0|nios_with_sdram_mm_interconnect_0_router_002:router_002|nios_with_sdram_mm_interconnect_0_router_002_default_decode:the_default_decode" File: C:/Users/Ranjith/Desktop/nios_withsdram/nios_with_sdram/synthesis/submodules/nios_with_sdram_mm_interconnect_0_router_002.sv Line: 178
Info (12128): Elaborating entity "nios_with_sdram_mm_interconnect_0_router_003" for hierarchy "nios_with_sdram_mm_interconnect_0:mm_interconnect_0|nios_with_sdram_mm_interconnect_0_router_003:router_003" File: C:/Users/Ranjith/Desktop/nios_withsdram/nios_with_sdram/synthesis/submodules/nios_with_sdram_mm_interconnect_0.v Line: 1768
Info (12128): Elaborating entity "nios_with_sdram_mm_interconnect_0_router_003_default_decode" for hierarchy "nios_with_sdram_mm_interconnect_0:mm_interconnect_0|nios_with_sdram_mm_interconnect_0_router_003:router_003|nios_with_sdram_mm_interconnect_0_router_003_default_decode:the_default_decode" File: C:/Users/Ranjith/Desktop/nios_withsdram/nios_with_sdram/synthesis/submodules/nios_with_sdram_mm_interconnect_0_router_003.sv Line: 178
Info (12128): Elaborating entity "altera_merlin_burst_adapter" for hierarchy "nios_with_sdram_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:my_sdram_0_avalon_slave_0_burst_adapter" File: C:/Users/Ranjith/Desktop/nios_withsdram/nios_with_sdram/synthesis/submodules/nios_with_sdram_mm_interconnect_0.v Line: 1866
Info (12128): Elaborating entity "altera_merlin_burst_adapter_uncompressed_only" for hierarchy "nios_with_sdram_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:my_sdram_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter" File: C:/Users/Ranjith/Desktop/nios_withsdram/nios_with_sdram/synthesis/submodules/altera_merlin_burst_adapter.sv Line: 126
Info (12128): Elaborating entity "nios_with_sdram_mm_interconnect_0_cmd_demux" for hierarchy "nios_with_sdram_mm_interconnect_0:mm_interconnect_0|nios_with_sdram_mm_interconnect_0_cmd_demux:cmd_demux" File: C:/Users/Ranjith/Desktop/nios_withsdram/nios_with_sdram/synthesis/submodules/nios_with_sdram_mm_interconnect_0.v Line: 1907
Info (12128): Elaborating entity "nios_with_sdram_mm_interconnect_0_cmd_mux" for hierarchy "nios_with_sdram_mm_interconnect_0:mm_interconnect_0|nios_with_sdram_mm_interconnect_0_cmd_mux:cmd_mux" File: C:/Users/Ranjith/Desktop/nios_withsdram/nios_with_sdram/synthesis/submodules/nios_with_sdram_mm_interconnect_0.v Line: 1971
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "nios_with_sdram_mm_interconnect_0:mm_interconnect_0|nios_with_sdram_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb" File: C:/Users/Ranjith/Desktop/nios_withsdram/nios_with_sdram/synthesis/submodules/nios_with_sdram_mm_interconnect_0_cmd_mux.sv Line: 287
Info (12128): Elaborating entity "altera_merlin_arb_adder" for hierarchy "nios_with_sdram_mm_interconnect_0:mm_interconnect_0|nios_with_sdram_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" File: C:/Users/Ranjith/Desktop/nios_withsdram/nios_with_sdram/synthesis/submodules/altera_merlin_arbitrator.sv Line: 169
Info (12128): Elaborating entity "nios_with_sdram_mm_interconnect_0_rsp_demux" for hierarchy "nios_with_sdram_mm_interconnect_0:mm_interconnect_0|nios_with_sdram_mm_interconnect_0_rsp_demux:rsp_demux" File: C:/Users/Ranjith/Desktop/nios_withsdram/nios_with_sdram/synthesis/submodules/nios_with_sdram_mm_interconnect_0.v Line: 2086
Info (12128): Elaborating entity "nios_with_sdram_mm_interconnect_0_rsp_mux" for hierarchy "nios_with_sdram_mm_interconnect_0:mm_interconnect_0|nios_with_sdram_mm_interconnect_0_rsp_mux:rsp_mux" File: C:/Users/Ranjith/Desktop/nios_withsdram/nios_with_sdram/synthesis/submodules/nios_with_sdram_mm_interconnect_0.v Line: 2219
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "nios_with_sdram_mm_interconnect_0:mm_interconnect_0|nios_with_sdram_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb" File: C:/Users/Ranjith/Desktop/nios_withsdram/nios_with_sdram/synthesis/submodules/nios_with_sdram_mm_interconnect_0_rsp_mux.sv Line: 358
Info (12128): Elaborating entity "altera_merlin_arb_adder" for hierarchy "nios_with_sdram_mm_interconnect_0:mm_interconnect_0|nios_with_sdram_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" File: C:/Users/Ranjith/Desktop/nios_withsdram/nios_with_sdram/synthesis/submodules/altera_merlin_arbitrator.sv Line: 169
Info (12128): Elaborating entity "altera_merlin_width_adapter" for hierarchy "nios_with_sdram_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:my_sdram_0_avalon_slave_0_rsp_width_adapter" File: C:/Users/Ranjith/Desktop/nios_withsdram/nios_with_sdram/synthesis/submodules/nios_with_sdram_mm_interconnect_0.v Line: 2326
Warning (10036): Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(283): object "in_write" assigned a value but never read File: C:/Users/Ranjith/Desktop/nios_withsdram/nios_with_sdram/synthesis/submodules/altera_merlin_width_adapter.sv Line: 283
Warning (10036): Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(742): object "aligned_addr" assigned a value but never read File: C:/Users/Ranjith/Desktop/nios_withsdram/nios_with_sdram/synthesis/submodules/altera_merlin_width_adapter.sv Line: 742
Warning (10036): Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(743): object "aligned_byte_cnt" assigned a value but never read File: C:/Users/Ranjith/Desktop/nios_withsdram/nios_with_sdram/synthesis/submodules/altera_merlin_width_adapter.sv Line: 743
Info (12128): Elaborating entity "altera_merlin_width_adapter" for hierarchy "nios_with_sdram_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:my_sdram_0_avalon_slave_0_cmd_width_adapter" File: C:/Users/Ranjith/Desktop/nios_withsdram/nios_with_sdram/synthesis/submodules/nios_with_sdram_mm_interconnect_0.v Line: 2392
Info (12128): Elaborating entity "nios_with_sdram_mm_interconnect_0_avalon_st_adapter" for hierarchy "nios_with_sdram_mm_interconnect_0:mm_interconnect_0|nios_with_sdram_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter" File: C:/Users/Ranjith/Desktop/nios_withsdram/nios_with_sdram/synthesis/submodules/nios_with_sdram_mm_interconnect_0.v Line: 2421
Info (12128): Elaborating entity "nios_with_sdram_mm_interconnect_0_avalon_st_adapter_error_adapter_0" for hierarchy "nios_with_sdram_mm_interconnect_0:mm_interconnect_0|nios_with_sdram_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter|nios_with_sdram_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0" File: C:/Users/Ranjith/Desktop/nios_withsdram/nios_with_sdram/synthesis/submodules/nios_with_sdram_mm_interconnect_0_avalon_st_adapter.v Line: 200
Info (12128): Elaborating entity "nios_with_sdram_mm_interconnect_0_avalon_st_adapter_001" for hierarchy "nios_with_sdram_mm_interconnect_0:mm_interconnect_0|nios_with_sdram_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_001" File: C:/Users/Ranjith/Desktop/nios_withsdram/nios_with_sdram/synthesis/submodules/nios_with_sdram_mm_interconnect_0.v Line: 2450
Info (12128): Elaborating entity "nios_with_sdram_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0" for hierarchy "nios_with_sdram_mm_interconnect_0:mm_interconnect_0|nios_with_sdram_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_001|nios_with_sdram_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0:error_adapter_0" File: C:/Users/Ranjith/Desktop/nios_withsdram/nios_with_sdram/synthesis/submodules/nios_with_sdram_mm_interconnect_0_avalon_st_adapter_001.v Line: 200
Info (12128): Elaborating entity "nios_with_sdram_irq_mapper" for hierarchy "nios_with_sdram_irq_mapper:irq_mapper" File: C:/Users/Ranjith/Desktop/nios_withsdram/nios_with_sdram/synthesis/nios_with_sdram.v Line: 231
Info (12128): Elaborating entity "altera_reset_controller" for hierarchy "altera_reset_controller:rst_controller" File: C:/Users/Ranjith/Desktop/nios_withsdram/nios_with_sdram/synthesis/nios_with_sdram.v Line: 294
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1" File: C:/Users/Ranjith/Desktop/nios_withsdram/nios_with_sdram/synthesis/submodules/altera_reset_controller.v Line: 208
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1" File: C:/Users/Ranjith/Desktop/nios_withsdram/nios_with_sdram/synthesis/submodules/altera_reset_controller.v Line: 220
Info (12021): Found 1 design units, including 1 entities, in source file db/sld_ela_trigger_jlq.tdf
    Info (12023): Found entity 1: sld_ela_trigger_jlq File: C:/Users/Ranjith/Desktop/nios_withsdram/db/sld_ela_trigger_jlq.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/sld_reserved_nios_with_sdraomcontroller_auto_signaltap_0_1_78d.v
    Info (12023): Found entity 1: sld_reserved_nios_with_sdraomcontroller_auto_signaltap_0_1_78d File: C:/Users/Ranjith/Desktop/nios_withsdram/db/sld_reserved_nios_with_sdraomcontroller_auto_signaltap_0_1_78d.v Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_8b24.tdf
    Info (12023): Found entity 1: altsyncram_8b24 File: C:/Users/Ranjith/Desktop/nios_withsdram/db/altsyncram_8b24.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_tsc.tdf
    Info (12023): Found entity 1: mux_tsc File: C:/Users/Ranjith/Desktop/nios_withsdram/db/mux_tsc.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_dvf.tdf
    Info (12023): Found entity 1: decode_dvf File: C:/Users/Ranjith/Desktop/nios_withsdram/db/decode_dvf.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_hgi.tdf
    Info (12023): Found entity 1: cntr_hgi File: C:/Users/Ranjith/Desktop/nios_withsdram/db/cntr_hgi.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_sgc.tdf
    Info (12023): Found entity 1: cmpr_sgc File: C:/Users/Ranjith/Desktop/nios_withsdram/db/cmpr_sgc.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_m9j.tdf
    Info (12023): Found entity 1: cntr_m9j File: C:/Users/Ranjith/Desktop/nios_withsdram/db/cntr_m9j.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_ggi.tdf
    Info (12023): Found entity 1: cntr_ggi File: C:/Users/Ranjith/Desktop/nios_withsdram/db/cntr_ggi.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_rgc.tdf
    Info (12023): Found entity 1: cmpr_rgc File: C:/Users/Ranjith/Desktop/nios_withsdram/db/cmpr_rgc.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_23j.tdf
    Info (12023): Found entity 1: cntr_23j File: C:/Users/Ranjith/Desktop/nios_withsdram/db/cntr_23j.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_ngc.tdf
    Info (12023): Found entity 1: cmpr_ngc File: C:/Users/Ranjith/Desktop/nios_withsdram/db/cmpr_ngc.tdf Line: 22
Info (12033): Analysis and Synthesis generated Signal Tap or debug node instance "auto_signaltap_0"
Info (11170): Starting IP generation for the debug fabric: alt_sld_fab.
Info (11172): 2018.05.04.13:12:18 Progress: Loading sld4f35c43d/alt_sld_fab_wrapper_hw.tcl
Info (11172): Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG
Info (11172): Alt_sld_fab: Generating alt_sld_fab "alt_sld_fab" for QUARTUS_SYNTH
Info (11172): Alt_sld_fab: "alt_sld_fab" instantiated alt_sld_fab "alt_sld_fab"
Info (11172): Presplit: "alt_sld_fab" instantiated altera_super_splitter "presplit"
Info (11172): Splitter: "alt_sld_fab" instantiated altera_sld_splitter "splitter"
Info (11172): Sldfabric: "alt_sld_fab" instantiated altera_sld_jtag_hub "sldfabric"
Info (11172): Ident: "alt_sld_fab" instantiated altera_connection_identification_hub "ident"
Info (11172): Alt_sld_fab: Done "alt_sld_fab" with 6 modules, 6 files
Info (11171): Finished IP generation for the debug fabric: alt_sld_fab.
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld4f35c43d/alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab File: C:/Users/Ranjith/Desktop/nios_withsdram/db/ip/sld4f35c43d/alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld4f35c43d/submodules/alt_sld_fab_alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab File: C:/Users/Ranjith/Desktop/nios_withsdram/db/ip/sld4f35c43d/submodules/alt_sld_fab_alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld4f35c43d/submodules/alt_sld_fab_alt_sld_fab_ident.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_ident File: C:/Users/Ranjith/Desktop/nios_withsdram/db/ip/sld4f35c43d/submodules/alt_sld_fab_alt_sld_fab_ident.sv Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld4f35c43d/submodules/alt_sld_fab_alt_sld_fab_presplit.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_presplit File: C:/Users/Ranjith/Desktop/nios_withsdram/db/ip/sld4f35c43d/submodules/alt_sld_fab_alt_sld_fab_presplit.sv Line: 3
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/sld4f35c43d/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd
    Info (12022): Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl File: C:/Users/Ranjith/Desktop/nios_withsdram/db/ip/sld4f35c43d/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 182
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric File: C:/Users/Ranjith/Desktop/nios_withsdram/db/ip/sld4f35c43d/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld4f35c43d/submodules/alt_sld_fab_alt_sld_fab_splitter.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_splitter File: C:/Users/Ranjith/Desktop/nios_withsdram/db/ip/sld4f35c43d/submodules/alt_sld_fab_alt_sld_fab_splitter.sv Line: 3
Warning (12241): 4 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (13000): Registers with preset signals will power-up high File: C:/Users/Ranjith/Desktop/nios_withsdram/nios_with_sdram/synthesis/submodules/sdram_controller.vhd Line: 11
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "my_sdram_0_wires_cke_export" is stuck at VCC File: C:/Users/Ranjith/Desktop/nios_withsdram/nios_with_sdram/synthesis/nios_with_sdram.v Line: 12
    Warning (13410): Pin "my_sdram_0_wires_cs_b_export" is stuck at GND File: C:/Users/Ranjith/Desktop/nios_withsdram/nios_with_sdram/synthesis/nios_with_sdram.v Line: 13
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Info (17049): 127 registers lost all their fanouts during netlist optimizations.
Info (144001): Generated suppressed messages file C:/Users/Ranjith/Desktop/nios_withsdram/output_files/nios_with_sdraomcontroller.map.smsg
Critical Warning (35025): Partially connected in-system debug instance "auto_signaltap_0" to 113 of its 115 required data inputs, trigger inputs, acquisition clocks, and dynamic pins.  There were 0 illegal, 0 inaccessible, and 2 missing sources or connections.
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 3682 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 6 input pins
    Info (21059): Implemented 24 output pins
    Info (21060): Implemented 16 bidirectional pins
    Info (21061): Implemented 3449 logic cells
    Info (21064): Implemented 185 RAM segments
    Info (21065): Implemented 1 PLLs
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 11 warnings
    Info: Peak virtual memory: 842 megabytes
    Info: Processing ended: Fri May 04 13:12:47 2018
    Info: Elapsed time: 00:01:03
    Info: Total CPU time (on all processors): 00:01:28


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/Ranjith/Desktop/nios_withsdram/output_files/nios_with_sdraomcontroller.map.smsg.


