<head>
<link rel="stylesheet" href="../../style.css" type="text/css">
</head>
<a href="javascript:history.go(-1)" onMouseOver="self.status=document.referrer;return true">Go Back</a>
<p align='right'><a href='som_arm9_cycloneivgx.tar.gz'>Source code</a></p>
<body>
<div class="main">
 <div class="mid" id="dm">
  <div class="content" id="dmc">
   <h2>
    Details
   </h2>
   <p>
    Name: som_arm9_cycloneivgx
    <br/>
    Created: May  7, 2012
    <br/>
    Updated: May 29, 2012
    <br/>
    SVN Updated: Jun  4, 2012
    
    
    
    
    
    
   </p>
   <h2>
    Other project properties
   </h2>
   <p>
    Category:
    
     System on Module
    
    <br/>
    Language:
    
     Verilog
    
    <br/>
    Development status:
    
     Planning
    
    <br/>
    Additional info:
    <br/>
    WishBone Compliant: No
    <br/>
    License: LGPL
   </p>
   <div id="d_Description">
    <h2>
     
     
     Description
    </h2>
    <p id="p_Description">
     System-on-Module based on an ARM SoC in combination with an ALTERA FPGA. Focus for this module is connectivity, flexibility
     <br/>
     and a high performance/price ratio.
    </p>
   </div>
   <div id="d_Form factor">
    <h2>
     
     
     Form factor
    </h2>
    <p id="p_Form factor">
     The form factor for this module is 200 pin SO-DIMM.
    </p>
   </div>
   <div id="d_Connectivity">
    <h2>
     
     
     Connectivity
    </h2>
    <p id="p_Connectivity">
     Module has a rich flavor of connectivity available.
     <br/>
     The ARM SoC from Micrel contains a manageable 4+1 port 10/100 Mbps
     <br/>
     switch. The switch has built-in Fast Ethernet PHY for this. Two port can optionally support 100FX.
     <br/>
     The swicth can be used in scenarios with 1 WAN port and 4 LAN ports.
     <br/>
     Connected over the KSZ8095P PCI bus is a USB hub with 5 hi-speed USB2.0 compliant ports. Device contains
     <br/>
     PHY for these channels.
     <br/>
     From the FPGA four full duplex SERDES channels are available. These are fully configurable and can optionally
     <br/>
     support PCI express.
    </p>
   </div>
   <div id="d_Flexibilty">
    <h2>
     
     
     Flexibilty
    </h2>
    <p id="p_Flexibilty">
     A total of 48 IO signals are available on the edge connector. Out of these 22 signals have configurable IO levels.
     <br/>
     The on board ALTERA FPGA can be used for a wide variety of functions including:
     <br/>
     peripherals (UARTs, I2C, SPI, I2S, AC'97, LPC ...)
     <br/>
     coprocessor (connected over PCI sharing main memory with ARM CPU)
     <br/>
     DSP functions (FFT, IIR and FIR filter ...)
     <br/>
     Crypto (MD5, AES, 3DES ...)
    </p>
   </div>
  </div>
  <div style="clear:both;margin-left:200px;">
  </div>
 </div>
</div>
</body>
<p id='foot'>Database updated on 12 June 2015</p>
