//! **************************************************************************
// Written by: Map O.76xd on Tue Oct 01 16:02:29 2013
//! **************************************************************************

SCHEMATIC START;
COMP "FlashCS" LOCATE = SITE "V3" LEVEL 1;
COMP "ddr_d_dqs" LOCATE = SITE "L4" LEVEL 1;
COMP "ddr_s_cke" LOCATE = SITE "H7" LEVEL 1;
COMP "ddr_s_odt" LOCATE = SITE "K6" LEVEL 1;
COMP "ddr_s_udm" LOCATE = SITE "K4" LEVEL 1;
COMP "ddr_s_zio" LOCATE = SITE "C2" LEVEL 1;
COMP "ddr_s_rzq" LOCATE = SITE "L6" LEVEL 1;
COMP "FlashCLK" LOCATE = SITE "R15" LEVEL 1;
COMP "reset_ex_n" LOCATE = SITE "T15" LEVEL 1;
COMP "clk_100" LOCATE = SITE "L15" LEVEL 1;
COMP "switches<0>" LOCATE = SITE "A10" LEVEL 1;
COMP "switches<1>" LOCATE = SITE "D14" LEVEL 1;
COMP "switches<2>" LOCATE = SITE "C14" LEVEL 1;
COMP "switches<3>" LOCATE = SITE "P15" LEVEL 1;
COMP "switches<4>" LOCATE = SITE "P12" LEVEL 1;
COMP "switches<5>" LOCATE = SITE "R5" LEVEL 1;
COMP "switches<6>" LOCATE = SITE "T5" LEVEL 1;
COMP "switches<7>" LOCATE = SITE "E4" LEVEL 1;
COMP "leds<0>" LOCATE = SITE "U18" LEVEL 1;
COMP "leds<1>" LOCATE = SITE "M14" LEVEL 1;
COMP "leds<2>" LOCATE = SITE "N14" LEVEL 1;
COMP "leds<3>" LOCATE = SITE "L14" LEVEL 1;
COMP "leds<4>" LOCATE = SITE "M13" LEVEL 1;
COMP "leds<5>" LOCATE = SITE "D4" LEVEL 1;
COMP "leds<6>" LOCATE = SITE "P16" LEVEL 1;
COMP "leds<7>" LOCATE = SITE "N12" LEVEL 1;
COMP "pmod<0>" LOCATE = SITE "T3" LEVEL 1;
COMP "pmod<1>" LOCATE = SITE "R3" LEVEL 1;
COMP "pmod<2>" LOCATE = SITE "P6" LEVEL 1;
COMP "pmod<3>" LOCATE = SITE "N5" LEVEL 1;
COMP "pmod<4>" LOCATE = SITE "V9" LEVEL 1;
COMP "pmod<5>" LOCATE = SITE "T9" LEVEL 1;
COMP "pmod<6>" LOCATE = SITE "V4" LEVEL 1;
COMP "pmod<7>" LOCATE = SITE "T4" LEVEL 1;
COMP "ddr_d_ck_n" LOCATE = SITE "G1" LEVEL 1;
COMP "ddr_s_a<0>" LOCATE = SITE "J7" LEVEL 1;
COMP "ddr_s_a<1>" LOCATE = SITE "J6" LEVEL 1;
COMP "ddr_s_a<2>" LOCATE = SITE "H5" LEVEL 1;
COMP "ddr_s_a<3>" LOCATE = SITE "L7" LEVEL 1;
COMP "ddr_s_a<4>" LOCATE = SITE "F3" LEVEL 1;
COMP "ddr_s_a<5>" LOCATE = SITE "H4" LEVEL 1;
COMP "ddr_s_a<6>" LOCATE = SITE "H3" LEVEL 1;
COMP "ddr_s_a<7>" LOCATE = SITE "H6" LEVEL 1;
COMP "ddr_s_a<8>" LOCATE = SITE "D2" LEVEL 1;
COMP "ddr_s_a<9>" LOCATE = SITE "D1" LEVEL 1;
COMP "ddr_d_udqs" LOCATE = SITE "P2" LEVEL 1;
COMP "ddr_s_we_n" LOCATE = SITE "E3" LEVEL 1;
COMP "FlashMemDq<0>" LOCATE = SITE "T13" LEVEL 1;
COMP "FlashMemDq<1>" LOCATE = SITE "R13" LEVEL 1;
COMP "FlashMemDq<2>" LOCATE = SITE "T14" LEVEL 1;
COMP "FlashMemDq<3>" LOCATE = SITE "V14" LEVEL 1;
COMP "ddr_d_udqs_n" LOCATE = SITE "P1" LEVEL 1;
COMP "ddr_d_ck" LOCATE = SITE "G3" LEVEL 1;
COMP "UartRx" LOCATE = SITE "A16" LEVEL 1;
COMP "UartTx" LOCATE = SITE "B16" LEVEL 1;
COMP "ddr_s_dm" LOCATE = SITE "K3" LEVEL 1;
COMP "ddr_s_dq<10>" LOCATE = SITE "N2" LEVEL 1;
COMP "ddr_s_dq<11>" LOCATE = SITE "N1" LEVEL 1;
COMP "ddr_s_dq<12>" LOCATE = SITE "T2" LEVEL 1;
COMP "ddr_s_dq<13>" LOCATE = SITE "T1" LEVEL 1;
COMP "ddr_s_dq<14>" LOCATE = SITE "U2" LEVEL 1;
COMP "ddr_s_dq<15>" LOCATE = SITE "U1" LEVEL 1;
COMP "ddr_d_dqs_n" LOCATE = SITE "L3" LEVEL 1;
COMP "ddr_s_a<10>" LOCATE = SITE "F4" LEVEL 1;
COMP "ddr_s_a<11>" LOCATE = SITE "D3" LEVEL 1;
COMP "ddr_s_a<12>" LOCATE = SITE "G6" LEVEL 1;
COMP "ddr_s_ba<0>" LOCATE = SITE "F2" LEVEL 1;
COMP "ddr_s_ba<1>" LOCATE = SITE "F1" LEVEL 1;
COMP "ddr_s_ba<2>" LOCATE = SITE "E1" LEVEL 1;
COMP "ddr_s_dq<0>" LOCATE = SITE "L2" LEVEL 1;
COMP "ddr_s_dq<1>" LOCATE = SITE "L1" LEVEL 1;
COMP "ddr_s_dq<2>" LOCATE = SITE "K2" LEVEL 1;
COMP "ddr_s_dq<3>" LOCATE = SITE "K1" LEVEL 1;
COMP "ddr_s_dq<4>" LOCATE = SITE "H2" LEVEL 1;
COMP "ddr_s_dq<5>" LOCATE = SITE "H1" LEVEL 1;
COMP "ddr_s_dq<6>" LOCATE = SITE "J3" LEVEL 1;
COMP "ddr_s_dq<7>" LOCATE = SITE "J1" LEVEL 1;
COMP "ddr_s_dq<8>" LOCATE = SITE "M3" LEVEL 1;
COMP "ddr_s_dq<9>" LOCATE = SITE "M1" LEVEL 1;
COMP "ddr_s_cas_n" LOCATE = SITE "K5" LEVEL 1;
COMP "ddr_s_ras_n" LOCATE = SITE "L5" LEVEL 1;
COMP "buttons<0>" LOCATE = SITE "N4" LEVEL 1;
COMP "buttons<1>" LOCATE = SITE "P4" LEVEL 1;
COMP "buttons<2>" LOCATE = SITE "P3" LEVEL 1;
COMP "buttons<3>" LOCATE = SITE "F6" LEVEL 1;
COMP "buttons<4>" LOCATE = SITE "F5" LEVEL 1;
PIN
        MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0_pins<109>
        = BEL
        "MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0"
        PINNAME P0CMDCLK;
PIN
        MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0_pins<129>
        = BEL
        "MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0"
        PINNAME P0RDCLK;
PIN
        MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0_pins<168>
        = BEL
        "MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0"
        PINNAME P0WRCLK;
PIN MCU/u1_plasma/NOT_SIM.u2_prog_ram/RAMB16_S9_inst0_pins<11> = BEL
        "MCU/u1_plasma/NOT_SIM.u2_prog_ram/RAMB16_S9_inst0" PINNAME CLKA;
PIN MCU/u1_plasma/NOT_SIM.u2_prog_ram/RAMB16_S9_inst1_pins<11> = BEL
        "MCU/u1_plasma/NOT_SIM.u2_prog_ram/RAMB16_S9_inst1" PINNAME CLKA;
PIN MCU/u1_plasma/NOT_SIM.u2_prog_ram/RAMB16_S9_inst2_pins<11> = BEL
        "MCU/u1_plasma/NOT_SIM.u2_prog_ram/RAMB16_S9_inst2" PINNAME CLKA;
PIN MCU/u1_plasma/NOT_SIM.u2_prog_ram/RAMB16_S9_inst3_pins<11> = BEL
        "MCU/u1_plasma/NOT_SIM.u2_prog_ram/RAMB16_S9_inst3" PINNAME CLKA;
PIN MCU/u1_plasma/u3_ram/Mram_ram_04_pins<13> = BEL
        "MCU/u1_plasma/u3_ram/Mram_ram_04" PINNAME CLKA;
PIN MCU/u1_plasma/u3_ram/Mram_ram_03_pins<13> = BEL
        "MCU/u1_plasma/u3_ram/Mram_ram_03" PINNAME CLKA;
PIN MCU/u1_plasma/u3_ram/Mram_ram_02_pins<13> = BEL
        "MCU/u1_plasma/u3_ram/Mram_ram_02" PINNAME CLKA;
PIN MCU/u1_plasma/u3_ram/Mram_ram_01_pins<13> = BEL
        "MCU/u1_plasma/u3_ram/Mram_ram_01" PINNAME CLKA;
PIN MCU/u1_plasma/u3_ram/Mram_ram_14_pins<13> = BEL
        "MCU/u1_plasma/u3_ram/Mram_ram_14" PINNAME CLKA;
PIN MCU/u1_plasma/u3_ram/Mram_ram_13_pins<13> = BEL
        "MCU/u1_plasma/u3_ram/Mram_ram_13" PINNAME CLKA;
PIN MCU/u1_plasma/u3_ram/Mram_ram_11_pins<13> = BEL
        "MCU/u1_plasma/u3_ram/Mram_ram_11" PINNAME CLKA;
PIN MCU/u1_plasma/u3_ram/Mram_ram_24_pins<13> = BEL
        "MCU/u1_plasma/u3_ram/Mram_ram_24" PINNAME CLKA;
PIN MCU/u1_plasma/u3_ram/Mram_ram_12_pins<13> = BEL
        "MCU/u1_plasma/u3_ram/Mram_ram_12" PINNAME CLKA;
PIN MCU/u1_plasma/u3_ram/Mram_ram_23_pins<13> = BEL
        "MCU/u1_plasma/u3_ram/Mram_ram_23" PINNAME CLKA;
PIN MCU/u1_plasma/u3_ram/Mram_ram_22_pins<13> = BEL
        "MCU/u1_plasma/u3_ram/Mram_ram_22" PINNAME CLKA;
PIN MCU/u1_plasma/u3_ram/Mram_ram_21_pins<13> = BEL
        "MCU/u1_plasma/u3_ram/Mram_ram_21" PINNAME CLKA;
PIN MCU/u1_plasma/u3_ram/Mram_ram_34_pins<13> = BEL
        "MCU/u1_plasma/u3_ram/Mram_ram_34" PINNAME CLKA;
PIN MCU/u1_plasma/u3_ram/Mram_ram_33_pins<13> = BEL
        "MCU/u1_plasma/u3_ram/Mram_ram_33" PINNAME CLKA;
PIN MCU/u1_plasma/u3_ram/Mram_ram_32_pins<13> = BEL
        "MCU/u1_plasma/u3_ram/Mram_ram_32" PINNAME CLKA;
PIN MCU/u1_plasma/u3_ram/Mram_ram_31_pins<13> = BEL
        "MCU/u1_plasma/u3_ram/Mram_ram_31" PINNAME CLKA;
PIN MCU/DDR_RAM.u3_memCache/u1_cache/Mram_ram_0_pins<20> = BEL
        "MCU/DDR_RAM.u3_memCache/u1_cache/Mram_ram_0" PINNAME CLKAWRCLK;
PIN MCU/DDR_RAM.u3_memCache/u1_cache/Mram_ram_0_pins<21> = BEL
        "MCU/DDR_RAM.u3_memCache/u1_cache/Mram_ram_0" PINNAME CLKBRDCLK;
PIN MCU/DDR_RAM.u3_memCache/u1_cache/Mram_ram_1_pins<20> = BEL
        "MCU/DDR_RAM.u3_memCache/u1_cache/Mram_ram_1" PINNAME CLKAWRCLK;
PIN MCU/DDR_RAM.u3_memCache/u1_cache/Mram_ram_1_pins<21> = BEL
        "MCU/DDR_RAM.u3_memCache/u1_cache/Mram_ram_1" PINNAME CLKBRDCLK;
PIN MCU/DDR_RAM.u3_memCache/u1_cache/Mram_ram_3_pins<20> = BEL
        "MCU/DDR_RAM.u3_memCache/u1_cache/Mram_ram_3" PINNAME CLKAWRCLK;
PIN MCU/DDR_RAM.u3_memCache/u1_cache/Mram_ram_3_pins<21> = BEL
        "MCU/DDR_RAM.u3_memCache/u1_cache/Mram_ram_3" PINNAME CLKBRDCLK;
PIN MCU/DDR_RAM.u3_memCache/u1_cache/Mram_ram_2_pins<20> = BEL
        "MCU/DDR_RAM.u3_memCache/u1_cache/Mram_ram_2" PINNAME CLKAWRCLK;
PIN MCU/DDR_RAM.u3_memCache/u1_cache/Mram_ram_2_pins<21> = BEL
        "MCU/DDR_RAM.u3_memCache/u1_cache/Mram_ram_2" PINNAME CLKBRDCLK;
PIN
        MCU/u4_uart/BIDIR_BUFFER/RX_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>
        = BEL
        "MCU/u4_uart/BIDIR_BUFFER/RX_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKA;
PIN
        MCU/u4_uart/BIDIR_BUFFER/RX_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>
        = BEL
        "MCU/u4_uart/BIDIR_BUFFER/RX_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKB;
PIN
        MCU/u4_uart/BIDIR_BUFFER/TX_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>
        = BEL
        "MCU/u4_uart/BIDIR_BUFFER/TX_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKA;
PIN
        MCU/u4_uart/BIDIR_BUFFER/TX_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>
        = BEL
        "MCU/u4_uart/BIDIR_BUFFER/TX_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKB;
PIN
        MCU/FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>
        = BEL
        "MCU/FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKA;
PIN
        MCU/FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>
        = BEL
        "MCU/FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKB;
TIMEGRP
        MCU_DDR_RAM_u2_memory_NOT_SIM_u1_sdram_memc3_infrastructure_inst_clk0_bufg_in
        = BEL "MCU/DDR_RAM.u3_memCache/readCounter_31" BEL
        "MCU/DDR_RAM.u3_memCache/readCounter_30" BEL
        "MCU/DDR_RAM.u3_memCache/readCounter_29" BEL
        "MCU/DDR_RAM.u3_memCache/readCounter_28" BEL
        "MCU/DDR_RAM.u3_memCache/readCounter_27" BEL
        "MCU/DDR_RAM.u3_memCache/readCounter_26" BEL
        "MCU/DDR_RAM.u3_memCache/readCounter_25" BEL
        "MCU/DDR_RAM.u3_memCache/readCounter_24" BEL
        "MCU/DDR_RAM.u3_memCache/readCounter_23" BEL
        "MCU/DDR_RAM.u3_memCache/readCounter_22" BEL
        "MCU/DDR_RAM.u3_memCache/readCounter_21" BEL
        "MCU/DDR_RAM.u3_memCache/readCounter_20" BEL
        "MCU/DDR_RAM.u3_memCache/readCounter_19" BEL
        "MCU/DDR_RAM.u3_memCache/readCounter_18" BEL
        "MCU/DDR_RAM.u3_memCache/readCounter_17" BEL
        "MCU/DDR_RAM.u3_memCache/readCounter_16" BEL
        "MCU/DDR_RAM.u3_memCache/readCounter_15" BEL
        "MCU/DDR_RAM.u3_memCache/readCounter_14" BEL
        "MCU/DDR_RAM.u3_memCache/readCounter_13" BEL
        "MCU/DDR_RAM.u3_memCache/readCounter_12" BEL
        "MCU/DDR_RAM.u3_memCache/readCounter_11" BEL
        "MCU/DDR_RAM.u3_memCache/readCounter_10" BEL
        "MCU/DDR_RAM.u3_memCache/readCounter_9" BEL
        "MCU/DDR_RAM.u3_memCache/readCounter_8" BEL
        "MCU/DDR_RAM.u3_memCache/readCounter_7" BEL
        "MCU/DDR_RAM.u3_memCache/readCounter_6" BEL
        "MCU/DDR_RAM.u3_memCache/readCounter_5" BEL
        "MCU/DDR_RAM.u3_memCache/readCounter_4" BEL
        "MCU/DDR_RAM.u3_memCache/readCounter_3" BEL
        "MCU/DDR_RAM.u3_memCache/readCounter_2" BEL
        "MCU/DDR_RAM.u3_memCache/readCounter_1" BEL
        "MCU/DDR_RAM.u3_memCache/readCounter_0" BEL
        "MCU/DDR_RAM.u3_memCache/hitCounter_31" BEL
        "MCU/DDR_RAM.u3_memCache/hitCounter_30" BEL
        "MCU/DDR_RAM.u3_memCache/hitCounter_29" BEL
        "MCU/DDR_RAM.u3_memCache/hitCounter_28" BEL
        "MCU/DDR_RAM.u3_memCache/hitCounter_27" BEL
        "MCU/DDR_RAM.u3_memCache/hitCounter_26" BEL
        "MCU/DDR_RAM.u3_memCache/hitCounter_25" BEL
        "MCU/DDR_RAM.u3_memCache/hitCounter_24" BEL
        "MCU/DDR_RAM.u3_memCache/hitCounter_23" BEL
        "MCU/DDR_RAM.u3_memCache/hitCounter_22" BEL
        "MCU/DDR_RAM.u3_memCache/hitCounter_21" BEL
        "MCU/DDR_RAM.u3_memCache/hitCounter_20" BEL
        "MCU/DDR_RAM.u3_memCache/hitCounter_19" BEL
        "MCU/DDR_RAM.u3_memCache/hitCounter_18" BEL
        "MCU/DDR_RAM.u3_memCache/hitCounter_17" BEL
        "MCU/DDR_RAM.u3_memCache/hitCounter_16" BEL
        "MCU/DDR_RAM.u3_memCache/hitCounter_15" BEL
        "MCU/DDR_RAM.u3_memCache/hitCounter_14" BEL
        "MCU/DDR_RAM.u3_memCache/hitCounter_13" BEL
        "MCU/DDR_RAM.u3_memCache/hitCounter_12" BEL
        "MCU/DDR_RAM.u3_memCache/hitCounter_11" BEL
        "MCU/DDR_RAM.u3_memCache/hitCounter_10" BEL
        "MCU/DDR_RAM.u3_memCache/hitCounter_9" BEL
        "MCU/DDR_RAM.u3_memCache/hitCounter_8" BEL
        "MCU/DDR_RAM.u3_memCache/hitCounter_7" BEL
        "MCU/DDR_RAM.u3_memCache/hitCounter_6" BEL
        "MCU/DDR_RAM.u3_memCache/hitCounter_5" BEL
        "MCU/DDR_RAM.u3_memCache/hitCounter_4" BEL
        "MCU/DDR_RAM.u3_memCache/hitCounter_3" BEL
        "MCU/DDR_RAM.u3_memCache/hitCounter_2" BEL
        "MCU/DDR_RAM.u3_memCache/hitCounter_1" BEL
        "MCU/DDR_RAM.u3_memCache/hitCounter_0" BEL
        "MCU/DDR_RAM.u3_memCache/mig_read_busy_sys" BEL
        "MCU/u1_plasma/ex_ram_en1" BEL "MCU/u1_plasma/mem_pause_int" BEL
        "MCU/DDR_RAM.u3_memCache/ddr_hold_1" BEL "MCU/buttons_reg2" BEL
        "MCU/DDR_RAM.u3_memCache/mig_cmd_byte_addr_26" BEL
        "MCU/DDR_RAM.u3_memCache/mig_cmd_byte_addr_25" BEL
        "MCU/DDR_RAM.u3_memCache/mig_cmd_byte_addr_24" BEL
        "MCU/DDR_RAM.u3_memCache/mig_cmd_byte_addr_23" BEL
        "MCU/DDR_RAM.u3_memCache/mig_cmd_byte_addr_22" BEL
        "MCU/DDR_RAM.u3_memCache/mig_cmd_byte_addr_21" BEL
        "MCU/DDR_RAM.u3_memCache/mig_cmd_byte_addr_20" BEL
        "MCU/DDR_RAM.u3_memCache/mig_cmd_byte_addr_19" BEL
        "MCU/DDR_RAM.u3_memCache/mig_cmd_byte_addr_18" BEL
        "MCU/DDR_RAM.u3_memCache/mig_cmd_byte_addr_17" BEL
        "MCU/DDR_RAM.u3_memCache/mig_cmd_byte_addr_16" BEL
        "MCU/DDR_RAM.u3_memCache/mig_cmd_byte_addr_15" BEL
        "MCU/DDR_RAM.u3_memCache/mig_cmd_byte_addr_14" BEL
        "MCU/DDR_RAM.u3_memCache/mig_cmd_byte_addr_13" BEL
        "MCU/DDR_RAM.u3_memCache/mig_cmd_byte_addr_12" BEL
        "MCU/DDR_RAM.u3_memCache/mig_cmd_byte_addr_11" BEL
        "MCU/DDR_RAM.u3_memCache/mig_cmd_byte_addr_10" BEL
        "MCU/DDR_RAM.u3_memCache/mig_cmd_byte_addr_9" BEL
        "MCU/DDR_RAM.u3_memCache/mig_cmd_byte_addr_8" BEL
        "MCU/DDR_RAM.u3_memCache/mig_cmd_byte_addr_7" BEL
        "MCU/DDR_RAM.u3_memCache/mig_cmd_byte_addr_6" BEL
        "MCU/DDR_RAM.u3_memCache/mig_cmd_byte_addr_5" BEL
        "MCU/DDR_RAM.u3_memCache/mig_cmd_byte_addr_4" BEL
        "MCU/DDR_RAM.u3_memCache/mig_cmd_byte_addr_3" BEL
        "MCU/DDR_RAM.u3_memCache/mig_cmd_byte_addr_2" BEL
        "MCU/DDR_RAM.u3_memCache/mig_cmd_en" BEL
        "MCU/DDR_RAM.u3_memCache/mig_cmd_instr" BEL
        "MCU/DDR_RAM.u3_memCache/addr_reg_7" BEL
        "MCU/DDR_RAM.u3_memCache/addr_reg_6" BEL
        "MCU/DDR_RAM.u3_memCache/addr_reg_5" BEL
        "MCU/DDR_RAM.u3_memCache/addr_reg_4" BEL
        "MCU/DDR_RAM.u3_memCache/addr_reg_3" BEL
        "MCU/DDR_RAM.u3_memCache/addr_reg_2" BEL
        "MCU/DDR_RAM.u3_memCache/addrToInsert_19" BEL
        "MCU/DDR_RAM.u3_memCache/addrToInsert_18" BEL
        "MCU/DDR_RAM.u3_memCache/addrToInsert_17" BEL
        "MCU/DDR_RAM.u3_memCache/addrToInsert_16" BEL
        "MCU/DDR_RAM.u3_memCache/addrToInsert_15" BEL
        "MCU/DDR_RAM.u3_memCache/addrToInsert_14" BEL
        "MCU/DDR_RAM.u3_memCache/addrToInsert_13" BEL
        "MCU/DDR_RAM.u3_memCache/addrToInsert_12" BEL
        "MCU/DDR_RAM.u3_memCache/addrToInsert_11" BEL
        "MCU/DDR_RAM.u3_memCache/addrToInsert_10" BEL
        "MCU/DDR_RAM.u3_memCache/addrToInsert_9" BEL
        "MCU/DDR_RAM.u3_memCache/addrToInsert_8" BEL
        "MCU/DDR_RAM.u3_memCache/addrToInsert_7" BEL
        "MCU/DDR_RAM.u3_memCache/addrToInsert_6" BEL
        "MCU/DDR_RAM.u3_memCache/addrToInsert_5" BEL
        "MCU/DDR_RAM.u3_memCache/addrToInsert_4" BEL
        "MCU/DDR_RAM.u3_memCache/addrToInsert_3" BEL
        "MCU/DDR_RAM.u3_memCache/addrToInsert_2" BEL
        "MCU/DDR_RAM.u3_memCache/addrToInsert_1" BEL
        "MCU/DDR_RAM.u3_memCache/addrToInsert_0" BEL
        "MCU/u1_plasma/ex_ram_addr_27" BEL "MCU/u1_plasma/ex_ram_addr_26" BEL
        "MCU/u1_plasma/ex_ram_addr_25" BEL "MCU/u1_plasma/ex_ram_addr_24" BEL
        "MCU/u1_plasma/ex_ram_addr_23" BEL "MCU/u1_plasma/ex_ram_addr_22" BEL
        "MCU/u1_plasma/ex_ram_addr_21" BEL "MCU/u1_plasma/ex_ram_addr_20" BEL
        "MCU/u1_plasma/ex_ram_addr_19" BEL "MCU/u1_plasma/ex_ram_addr_18" BEL
        "MCU/u1_plasma/ex_ram_addr_17" BEL "MCU/u1_plasma/ex_ram_addr_16" BEL
        "MCU/u1_plasma/ex_ram_addr_15" BEL "MCU/u1_plasma/ex_ram_addr_14" BEL
        "MCU/u1_plasma/ex_ram_addr_13" BEL "MCU/u1_plasma/ex_ram_addr_12" BEL
        "MCU/u1_plasma/ex_ram_addr_11" BEL "MCU/u1_plasma/ex_ram_addr_10" BEL
        "MCU/u1_plasma/ex_ram_addr_9" BEL "MCU/u1_plasma/ex_ram_addr_8" BEL
        "MCU/u1_plasma/ex_ram_addr_7" BEL "MCU/u1_plasma/ex_ram_addr_6" BEL
        "MCU/u1_plasma/ex_ram_addr_5" BEL "MCU/u1_plasma/ex_ram_addr_4" BEL
        "MCU/u1_plasma/ex_ram_addr_3" BEL "MCU/u1_plasma/ex_ram_addr_2" BEL
        "MCU/counter1_31" BEL "MCU/counter1_30" BEL "MCU/counter1_29" BEL
        "MCU/counter1_28" BEL "MCU/counter1_27" BEL "MCU/counter1_26" BEL
        "MCU/counter1_25" BEL "MCU/counter1_24" BEL "MCU/counter1_23" BEL
        "MCU/counter1_22" BEL "MCU/counter1_21" BEL "MCU/counter1_20" BEL
        "MCU/counter1_19" BEL "MCU/counter1_18" BEL "MCU/counter1_17" BEL
        "MCU/counter1_16" BEL "MCU/counter1_15" BEL "MCU/counter1_14" BEL
        "MCU/counter1_13" BEL "MCU/counter1_12" BEL "MCU/counter1_11" BEL
        "MCU/counter1_10" BEL "MCU/counter1_9" BEL "MCU/counter1_8" BEL
        "MCU/counter1_7" BEL "MCU/counter1_6" BEL "MCU/counter1_5" BEL
        "MCU/counter1_4" BEL "MCU/counter1_3" BEL "MCU/counter1_2" BEL
        "MCU/counter1_1" BEL "MCU/counter1_0" BEL "MCU/irq_status_31" BEL
        "MCU/irq_status_30" BEL "MCU/irq_status_29" BEL "MCU/irq_status_28"
        BEL "MCU/irq_status_27" BEL "MCU/irq_status_26" BEL
        "MCU/irq_status_25" BEL "MCU/irq_status_24" BEL "MCU/irq_status_23"
        BEL "MCU/irq_status_22" BEL "MCU/irq_status_21" BEL
        "MCU/irq_status_20" BEL "MCU/irq_status_19" BEL "MCU/irq_status_18"
        BEL "MCU/irq_status_17" BEL "MCU/irq_status_16" BEL
        "MCU/irq_status_15" BEL "MCU/irq_status_14" BEL "MCU/irq_status_13"
        BEL "MCU/irq_status_12" BEL "MCU/irq_status_11" BEL
        "MCU/irq_status_10" BEL "MCU/irq_status_9" BEL "MCU/irq_status_8" BEL
        "MCU/irq_status_7" BEL "MCU/irq_status_6" BEL "MCU/irq_status_5" BEL
        "MCU/irq_status_4" BEL "MCU/irq_status_3" BEL "MCU/irq_status_2" BEL
        "MCU/irq_status_1" BEL "MCU/irq_status_0" BEL
        "MCU/DDR_RAM.u3_memCache/cache_write_addr_9" BEL
        "MCU/DDR_RAM.u3_memCache/cache_write_addr_8" BEL
        "MCU/DDR_RAM.u3_memCache/cache_write_addr_7" BEL
        "MCU/DDR_RAM.u3_memCache/cache_write_addr_6" BEL
        "MCU/DDR_RAM.u3_memCache/cache_write_addr_5" BEL
        "MCU/DDR_RAM.u3_memCache/cache_write_addr_4" BEL
        "MCU/DDR_RAM.u3_memCache/cache_write_addr_3" BEL
        "MCU/DDR_RAM.u3_memCache/cache_write_addr_2" BEL
        "MCU/DDR_RAM.u3_memCache/cache_write_addr_1" BEL
        "MCU/DDR_RAM.u3_memCache/cache_write_addr_0" BEL "MCU/counter1_psc_31"
        BEL "MCU/counter1_psc_30" BEL "MCU/counter1_psc_29" BEL
        "MCU/counter1_psc_28" BEL "MCU/counter1_psc_27" BEL
        "MCU/counter1_psc_26" BEL "MCU/counter1_psc_25" BEL
        "MCU/counter1_psc_24" BEL "MCU/counter1_psc_23" BEL
        "MCU/counter1_psc_22" BEL "MCU/counter1_psc_21" BEL
        "MCU/counter1_psc_20" BEL "MCU/counter1_psc_19" BEL
        "MCU/counter1_psc_18" BEL "MCU/counter1_psc_17" BEL
        "MCU/counter1_psc_16" BEL "MCU/counter1_psc_15" BEL
        "MCU/counter1_psc_14" BEL "MCU/counter1_psc_13" BEL
        "MCU/counter1_psc_12" BEL "MCU/counter1_psc_11" BEL
        "MCU/counter1_psc_10" BEL "MCU/counter1_psc_9" BEL
        "MCU/counter1_psc_8" BEL "MCU/counter1_psc_7" BEL "MCU/counter1_psc_6"
        BEL "MCU/counter1_psc_5" BEL "MCU/counter1_psc_4" BEL
        "MCU/counter1_psc_3" BEL "MCU/counter1_psc_2" BEL "MCU/counter1_psc_1"
        BEL "MCU/counter1_psc_0" BEL "MCU/DDR_RAM.u3_memCache/ddr_wbe_3" BEL
        "MCU/DDR_RAM.u3_memCache/ddr_wbe_2" BEL
        "MCU/DDR_RAM.u3_memCache/ddr_wbe_1" BEL
        "MCU/DDR_RAM.u3_memCache/ddr_wbe_0" BEL
        "MCU/DDR_RAM.u3_memCache/mig_rd_count_7" BEL
        "MCU/DDR_RAM.u3_memCache/mig_rd_count_6" BEL
        "MCU/DDR_RAM.u3_memCache/mig_rd_count_5" BEL
        "MCU/DDR_RAM.u3_memCache/mig_rd_count_4" BEL
        "MCU/DDR_RAM.u3_memCache/mig_rd_count_3" BEL
        "MCU/DDR_RAM.u3_memCache/mig_rd_count_2" BEL
        "MCU/DDR_RAM.u3_memCache/mig_rd_count_1" BEL
        "MCU/DDR_RAM.u3_memCache/mig_rd_count_0" BEL "MCU/irq_mask_31" BEL
        "MCU/irq_mask_30" BEL "MCU/irq_mask_29" BEL "MCU/irq_mask_28" BEL
        "MCU/irq_mask_27" BEL "MCU/irq_mask_26" BEL "MCU/irq_mask_25" BEL
        "MCU/irq_mask_24" BEL "MCU/irq_mask_23" BEL "MCU/irq_mask_22" BEL
        "MCU/irq_mask_21" BEL "MCU/irq_mask_20" BEL "MCU/irq_mask_19" BEL
        "MCU/irq_mask_18" BEL "MCU/irq_mask_17" BEL "MCU/irq_mask_16" BEL
        "MCU/irq_mask_15" BEL "MCU/irq_mask_14" BEL "MCU/irq_mask_13" BEL
        "MCU/irq_mask_12" BEL "MCU/irq_mask_11" BEL "MCU/irq_mask_10" BEL
        "MCU/irq_mask_9" BEL "MCU/irq_mask_8" BEL "MCU/irq_mask_7" BEL
        "MCU/irq_mask_6" BEL "MCU/irq_mask_5" BEL "MCU/irq_mask_4" BEL
        "MCU/irq_mask_3" BEL "MCU/irq_mask_2" BEL "MCU/irq_mask_1" BEL
        "MCU/irq_mask_0" BEL "MCU/DDR_RAM.u3_memCache/ddr_re" BEL
        "MCU/periph_address_31" BEL "MCU/periph_address_30" BEL
        "MCU/periph_address_29" BEL "MCU/periph_address_28" BEL
        "MCU/periph_address_27" BEL "MCU/periph_address_26" BEL
        "MCU/periph_address_25" BEL "MCU/periph_address_24" BEL
        "MCU/periph_address_23" BEL "MCU/periph_address_22" BEL
        "MCU/periph_address_21" BEL "MCU/periph_address_20" BEL
        "MCU/periph_address_19" BEL "MCU/periph_address_18" BEL
        "MCU/periph_address_17" BEL "MCU/periph_address_16" BEL
        "MCU/periph_address_15" BEL "MCU/periph_address_14" BEL
        "MCU/periph_address_13" BEL "MCU/periph_address_12" BEL
        "MCU/periph_address_11" BEL "MCU/periph_address_10" BEL
        "MCU/periph_address_9" BEL "MCU/periph_address_8" BEL
        "MCU/periph_address_7" BEL "MCU/periph_address_6" BEL
        "MCU/periph_address_5" BEL "MCU/fifoClear_c" BEL
        "MCU/u1_plasma/mem_wbe_reg_3" BEL "MCU/u1_plasma/mem_wbe_reg_2" BEL
        "MCU/u1_plasma/mem_wbe_reg_1" BEL "MCU/u1_plasma/mem_wbe_reg_0" BEL
        "MCU/u1_plasma/mem_address_reg_31" BEL
        "MCU/u1_plasma/mem_address_reg_30" BEL
        "MCU/u1_plasma/mem_address_reg_29" BEL
        "MCU/u1_plasma/mem_address_reg_28" BEL
        "MCU/u1_plasma/mem_address_reg_27" BEL
        "MCU/u1_plasma/mem_address_reg_26" BEL
        "MCU/u1_plasma/mem_address_reg_25" BEL
        "MCU/u1_plasma/mem_address_reg_24" BEL
        "MCU/u1_plasma/mem_address_reg_23" BEL
        "MCU/u1_plasma/mem_address_reg_22" BEL
        "MCU/u1_plasma/mem_address_reg_21" BEL
        "MCU/u1_plasma/mem_address_reg_20" BEL
        "MCU/u1_plasma/mem_address_reg_19" BEL
        "MCU/u1_plasma/mem_address_reg_18" BEL
        "MCU/u1_plasma/mem_address_reg_17" BEL
        "MCU/u1_plasma/mem_address_reg_16" BEL
        "MCU/u1_plasma/mem_address_reg_15" BEL
        "MCU/u1_plasma/mem_address_reg_14" BEL
        "MCU/u1_plasma/mem_address_reg_13" BEL
        "MCU/u1_plasma/mem_address_reg_12" BEL
        "MCU/u1_plasma/mem_address_reg_11" BEL
        "MCU/u1_plasma/mem_address_reg_10" BEL
        "MCU/u1_plasma/mem_address_reg_9" BEL
        "MCU/u1_plasma/mem_address_reg_8" BEL
        "MCU/u1_plasma/mem_address_reg_7" BEL
        "MCU/u1_plasma/mem_address_reg_6" BEL
        "MCU/u1_plasma/mem_address_reg_5" BEL
        "MCU/u1_plasma/mem_address_reg_4" BEL
        "MCU/u1_plasma/mem_address_reg_3" BEL
        "MCU/u1_plasma/mem_address_reg_2" BEL
        "MCU/DDR_RAM.u3_memCache/mig_rd_dout_31" BEL
        "MCU/DDR_RAM.u3_memCache/mig_rd_dout_30" BEL
        "MCU/DDR_RAM.u3_memCache/mig_rd_dout_29" BEL
        "MCU/DDR_RAM.u3_memCache/mig_rd_dout_28" BEL
        "MCU/DDR_RAM.u3_memCache/mig_rd_dout_27" BEL
        "MCU/DDR_RAM.u3_memCache/mig_rd_dout_26" BEL
        "MCU/DDR_RAM.u3_memCache/mig_rd_dout_25" BEL
        "MCU/DDR_RAM.u3_memCache/mig_rd_dout_24" BEL
        "MCU/DDR_RAM.u3_memCache/mig_rd_dout_23" BEL
        "MCU/DDR_RAM.u3_memCache/mig_rd_dout_22" BEL
        "MCU/DDR_RAM.u3_memCache/mig_rd_dout_21" BEL
        "MCU/DDR_RAM.u3_memCache/mig_rd_dout_20" BEL
        "MCU/DDR_RAM.u3_memCache/mig_rd_dout_19" BEL
        "MCU/DDR_RAM.u3_memCache/mig_rd_dout_18" BEL
        "MCU/DDR_RAM.u3_memCache/mig_rd_dout_17" BEL
        "MCU/DDR_RAM.u3_memCache/mig_rd_dout_16" BEL
        "MCU/DDR_RAM.u3_memCache/mig_rd_dout_15" BEL
        "MCU/DDR_RAM.u3_memCache/mig_rd_dout_14" BEL
        "MCU/DDR_RAM.u3_memCache/mig_rd_dout_13" BEL
        "MCU/DDR_RAM.u3_memCache/mig_rd_dout_12" BEL
        "MCU/DDR_RAM.u3_memCache/mig_rd_dout_11" BEL
        "MCU/DDR_RAM.u3_memCache/mig_rd_dout_10" BEL
        "MCU/DDR_RAM.u3_memCache/mig_rd_dout_9" BEL
        "MCU/DDR_RAM.u3_memCache/mig_rd_dout_8" BEL
        "MCU/DDR_RAM.u3_memCache/mig_rd_dout_7" BEL
        "MCU/DDR_RAM.u3_memCache/mig_rd_dout_6" BEL
        "MCU/DDR_RAM.u3_memCache/mig_rd_dout_5" BEL
        "MCU/DDR_RAM.u3_memCache/mig_rd_dout_4" BEL
        "MCU/DDR_RAM.u3_memCache/mig_rd_dout_3" BEL
        "MCU/DDR_RAM.u3_memCache/mig_rd_dout_2" BEL
        "MCU/DDR_RAM.u3_memCache/mig_rd_dout_1" BEL
        "MCU/DDR_RAM.u3_memCache/mig_rd_dout_0" BEL
        "MCU/DDR_RAM.u3_memCache/cache_din_31" BEL
        "MCU/DDR_RAM.u3_memCache/cache_din_30" BEL
        "MCU/DDR_RAM.u3_memCache/cache_din_29" BEL
        "MCU/DDR_RAM.u3_memCache/cache_din_28" BEL
        "MCU/DDR_RAM.u3_memCache/cache_din_27" BEL
        "MCU/DDR_RAM.u3_memCache/cache_din_26" BEL
        "MCU/DDR_RAM.u3_memCache/cache_din_25" BEL
        "MCU/DDR_RAM.u3_memCache/cache_din_24" BEL
        "MCU/DDR_RAM.u3_memCache/cache_din_23" BEL
        "MCU/DDR_RAM.u3_memCache/cache_din_22" BEL
        "MCU/DDR_RAM.u3_memCache/cache_din_21" BEL
        "MCU/DDR_RAM.u3_memCache/cache_din_20" BEL
        "MCU/DDR_RAM.u3_memCache/cache_din_19" BEL
        "MCU/DDR_RAM.u3_memCache/cache_din_18" BEL
        "MCU/DDR_RAM.u3_memCache/cache_din_17" BEL
        "MCU/DDR_RAM.u3_memCache/cache_din_16" BEL
        "MCU/DDR_RAM.u3_memCache/cache_din_15" BEL
        "MCU/DDR_RAM.u3_memCache/cache_din_14" BEL
        "MCU/DDR_RAM.u3_memCache/cache_din_13" BEL
        "MCU/DDR_RAM.u3_memCache/cache_din_12" BEL
        "MCU/DDR_RAM.u3_memCache/cache_din_11" BEL
        "MCU/DDR_RAM.u3_memCache/cache_din_10" BEL
        "MCU/DDR_RAM.u3_memCache/cache_din_9" BEL
        "MCU/DDR_RAM.u3_memCache/cache_din_8" BEL
        "MCU/DDR_RAM.u3_memCache/cache_din_7" BEL
        "MCU/DDR_RAM.u3_memCache/cache_din_6" BEL
        "MCU/DDR_RAM.u3_memCache/cache_din_5" BEL
        "MCU/DDR_RAM.u3_memCache/cache_din_4" BEL
        "MCU/DDR_RAM.u3_memCache/cache_din_3" BEL
        "MCU/DDR_RAM.u3_memCache/cache_din_2" BEL
        "MCU/DDR_RAM.u3_memCache/cache_din_1" BEL
        "MCU/DDR_RAM.u3_memCache/cache_din_0" BEL
        "MCU/DDR_RAM.u3_memCache/mig_addr_offset_3" BEL
        "MCU/DDR_RAM.u3_memCache/mig_addr_offset_2" BEL
        "MCU/DDR_RAM.u3_memCache/mig_addr_offset_1" BEL
        "MCU/DDR_RAM.u3_memCache/mig_addr_offset_0" BEL
        "MCU/DDR_RAM.u3_memCache/cache_we_0" BEL "MCU/intr_vector_31" BEL
        "MCU/intr_vector_30" BEL "MCU/intr_vector_29" BEL "MCU/intr_vector_28"
        BEL "MCU/intr_vector_27" BEL "MCU/intr_vector_26" BEL
        "MCU/intr_vector_25" BEL "MCU/intr_vector_24" BEL "MCU/intr_vector_23"
        BEL "MCU/intr_vector_22" BEL "MCU/intr_vector_21" BEL
        "MCU/intr_vector_20" BEL "MCU/intr_vector_19" BEL "MCU/intr_vector_18"
        BEL "MCU/intr_vector_17" BEL "MCU/intr_vector_16" BEL
        "MCU/intr_vector_15" BEL "MCU/intr_vector_14" BEL "MCU/intr_vector_13"
        BEL "MCU/intr_vector_12" BEL "MCU/intr_vector_11" BEL
        "MCU/intr_vector_10" BEL "MCU/intr_vector_9" BEL "MCU/intr_vector_8"
        BEL "MCU/intr_vector_7" BEL "MCU/intr_vector_6" BEL
        "MCU/intr_vector_5" BEL "MCU/intr_vector_4" BEL "MCU/intr_vector_3"
        BEL "MCU/intr_vector_2" BEL "MCU/intr_vector_1" BEL
        "MCU/intr_vector_0" BEL "MCU/counter1_ps_31" BEL "MCU/counter1_ps_30"
        BEL "MCU/counter1_ps_29" BEL "MCU/counter1_ps_28" BEL
        "MCU/counter1_ps_27" BEL "MCU/counter1_ps_26" BEL "MCU/counter1_ps_25"
        BEL "MCU/counter1_ps_24" BEL "MCU/counter1_ps_23" BEL
        "MCU/counter1_ps_22" BEL "MCU/counter1_ps_21" BEL "MCU/counter1_ps_20"
        BEL "MCU/counter1_ps_19" BEL "MCU/counter1_ps_18" BEL
        "MCU/counter1_ps_17" BEL "MCU/counter1_ps_16" BEL "MCU/counter1_ps_15"
        BEL "MCU/counter1_ps_14" BEL "MCU/counter1_ps_13" BEL
        "MCU/counter1_ps_12" BEL "MCU/counter1_ps_11" BEL "MCU/counter1_ps_10"
        BEL "MCU/counter1_ps_9" BEL "MCU/counter1_ps_8" BEL
        "MCU/counter1_ps_7" BEL "MCU/counter1_ps_6" BEL "MCU/counter1_ps_5"
        BEL "MCU/counter1_ps_4" BEL "MCU/counter1_ps_3" BEL
        "MCU/counter1_ps_2" BEL "MCU/counter1_ps_1" BEL "MCU/counter1_ps_0"
        BEL "MCU/Flash_sclk" BEL "MCU/Flash_cs" BEL "MCU/counter1_tc_31" BEL
        "MCU/counter1_tc_30" BEL "MCU/counter1_tc_29" BEL "MCU/counter1_tc_28"
        BEL "MCU/counter1_tc_27" BEL "MCU/counter1_tc_26" BEL
        "MCU/counter1_tc_25" BEL "MCU/counter1_tc_24" BEL "MCU/counter1_tc_23"
        BEL "MCU/counter1_tc_22" BEL "MCU/counter1_tc_21" BEL
        "MCU/counter1_tc_20" BEL "MCU/counter1_tc_19" BEL "MCU/counter1_tc_18"
        BEL "MCU/counter1_tc_17" BEL "MCU/counter1_tc_16" BEL
        "MCU/counter1_tc_15" BEL "MCU/counter1_tc_14" BEL "MCU/counter1_tc_13"
        BEL "MCU/counter1_tc_12" BEL "MCU/counter1_tc_11" BEL
        "MCU/counter1_tc_10" BEL "MCU/counter1_tc_9" BEL "MCU/counter1_tc_8"
        BEL "MCU/counter1_tc_7" BEL "MCU/counter1_tc_6" BEL
        "MCU/counter1_tc_5" BEL "MCU/counter1_tc_4" BEL "MCU/counter1_tc_3"
        BEL "MCU/counter1_tc_2" BEL "MCU/counter1_tc_1" BEL
        "MCU/counter1_tc_0" PIN
        "MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0_pins<109>"
        PIN
        "MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0_pins<129>"
        PIN
        "MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0_pins<168>"
        PIN
        "MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0_pins<109>"
        PIN
        "MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0_pins<129>"
        PIN
        "MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0_pins<168>"
        PIN
        "MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0_pins<109>"
        PIN
        "MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0_pins<129>"
        PIN
        "MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0_pins<168>"
        BEL "MCU/u6_pmod/reg_addr1_2" BEL "MCU/u6_pmod/reg_addr1_1" BEL
        "MCU/u6_pmod/reg_addr1_0" BEL "MCU/u7_switches/counters_0_10" BEL
        "MCU/u7_switches/counters_0_9" BEL "MCU/u7_switches/counters_0_11" BEL
        "MCU/u7_switches/counters_0_7" BEL "MCU/u7_switches/counters_0_6" BEL
        "MCU/u7_switches/counters_0_8" BEL "MCU/u7_switches/counters_0_4" BEL
        "MCU/u7_switches/counters_0_3" BEL "MCU/u7_switches/counters_0_5" BEL
        "MCU/u7_switches/counters_0_2" BEL "MCU/u7_switches/counters_0_1" BEL
        "MCU/u7_switches/counters_0_0" BEL "MCU/u7_switches/counters_7_10" BEL
        "MCU/u7_switches/counters_7_9" BEL "MCU/u7_switches/counters_7_11" BEL
        "MCU/u7_switches/counters_7_7" BEL "MCU/u7_switches/counters_7_6" BEL
        "MCU/u7_switches/counters_7_8" BEL "MCU/u7_switches/counters_7_4" BEL
        "MCU/u7_switches/counters_7_3" BEL "MCU/u7_switches/counters_7_5" BEL
        "MCU/u7_switches/counters_7_2" BEL "MCU/u7_switches/counters_7_1" BEL
        "MCU/u7_switches/counters_7_0" BEL "MCU/u7_switches/counters_6_10" BEL
        "MCU/u7_switches/counters_6_9" BEL "MCU/u7_switches/counters_6_11" BEL
        "MCU/u7_switches/counters_6_7" BEL "MCU/u7_switches/counters_6_6" BEL
        "MCU/u7_switches/counters_6_8" BEL "MCU/u7_switches/counters_6_4" BEL
        "MCU/u7_switches/counters_6_3" BEL "MCU/u7_switches/counters_6_5" BEL
        "MCU/u7_switches/counters_6_2" BEL "MCU/u7_switches/counters_6_1" BEL
        "MCU/u7_switches/counters_6_0" BEL "MCU/u7_switches/counters_4_10" BEL
        "MCU/u7_switches/counters_4_9" BEL "MCU/u7_switches/counters_4_11" BEL
        "MCU/u7_switches/counters_4_7" BEL "MCU/u7_switches/counters_4_6" BEL
        "MCU/u7_switches/counters_4_8" BEL "MCU/u7_switches/counters_4_4" BEL
        "MCU/u7_switches/counters_4_3" BEL "MCU/u7_switches/counters_4_5" BEL
        "MCU/u7_switches/counters_4_2" BEL "MCU/u7_switches/counters_4_1" BEL
        "MCU/u7_switches/counters_4_0" BEL "MCU/u7_switches/counters_5_10" BEL
        "MCU/u7_switches/counters_5_9" BEL "MCU/u7_switches/counters_5_11" BEL
        "MCU/u7_switches/counters_5_7" BEL "MCU/u7_switches/counters_5_6" BEL
        "MCU/u7_switches/counters_5_8" BEL "MCU/u7_switches/counters_5_4" BEL
        "MCU/u7_switches/counters_5_3" BEL "MCU/u7_switches/counters_5_5" BEL
        "MCU/u7_switches/counters_5_2" BEL "MCU/u7_switches/counters_5_1" BEL
        "MCU/u7_switches/counters_5_0" BEL "MCU/u7_switches/counters_3_10" BEL
        "MCU/u7_switches/counters_3_9" BEL "MCU/u7_switches/counters_3_11" BEL
        "MCU/u7_switches/counters_3_7" BEL "MCU/u7_switches/counters_3_6" BEL
        "MCU/u7_switches/counters_3_8" BEL "MCU/u7_switches/counters_3_4" BEL
        "MCU/u7_switches/counters_3_3" BEL "MCU/u7_switches/counters_3_5" BEL
        "MCU/u7_switches/counters_3_2" BEL "MCU/u7_switches/counters_3_1" BEL
        "MCU/u7_switches/counters_3_0" BEL "MCU/u7_switches/counters_2_10" BEL
        "MCU/u7_switches/counters_2_9" BEL "MCU/u7_switches/counters_2_11" BEL
        "MCU/u7_switches/counters_2_7" BEL "MCU/u7_switches/counters_2_6" BEL
        "MCU/u7_switches/counters_2_8" BEL "MCU/u7_switches/counters_2_4" BEL
        "MCU/u7_switches/counters_2_3" BEL "MCU/u7_switches/counters_2_5" BEL
        "MCU/u7_switches/counters_2_2" BEL "MCU/u7_switches/counters_2_1" BEL
        "MCU/u7_switches/counters_2_0" BEL "MCU/u7_switches/counters_1_10" BEL
        "MCU/u7_switches/counters_1_9" BEL "MCU/u7_switches/counters_1_11" BEL
        "MCU/u7_switches/counters_1_7" BEL "MCU/u7_switches/counters_1_6" BEL
        "MCU/u7_switches/counters_1_8" BEL "MCU/u7_switches/counters_1_4" BEL
        "MCU/u7_switches/counters_1_3" BEL "MCU/u7_switches/counters_1_5" BEL
        "MCU/u7_switches/counters_1_2" BEL "MCU/u7_switches/counters_1_1" BEL
        "MCU/u7_switches/counters_1_0" BEL "MCU/u7_switches/reg_i_7" BEL
        "MCU/u7_switches/reg_i_6" BEL "MCU/u7_switches/reg_i_5" BEL
        "MCU/u7_switches/reg_i_4" BEL "MCU/u7_switches/reg_i_3" BEL
        "MCU/u7_switches/reg_i_2" BEL "MCU/u7_switches/reg_i_1" BEL
        "MCU/u7_switches/reg_i_0" BEL "MCU/u7_switches/port_reg_7" BEL
        "MCU/u7_switches/port_reg_6" BEL "MCU/u7_switches/port_reg_5" BEL
        "MCU/u7_switches/port_reg_4" BEL "MCU/u7_switches/port_reg_3" BEL
        "MCU/u7_switches/port_reg_2" BEL "MCU/u7_switches/port_reg_0" BEL
        "MCU/u7_switches/port_reg_1" BEL "MCU/u8_buttons/counters_0_11" BEL
        "MCU/u8_buttons/counters_0_10" BEL "MCU/u8_buttons/counters_0_9" BEL
        "MCU/u8_buttons/counters_0_8" BEL "MCU/u8_buttons/counters_0_7" BEL
        "MCU/u8_buttons/counters_0_6" BEL "MCU/u8_buttons/counters_0_5" BEL
        "MCU/u8_buttons/counters_0_4" BEL "MCU/u8_buttons/counters_0_3" BEL
        "MCU/u8_buttons/counters_0_2" BEL "MCU/u8_buttons/counters_0_1" BEL
        "MCU/u8_buttons/counters_0_0" BEL "MCU/u8_buttons/counters_3_11" BEL
        "MCU/u8_buttons/counters_3_10" BEL "MCU/u8_buttons/counters_3_9" BEL
        "MCU/u8_buttons/counters_3_8" BEL "MCU/u8_buttons/counters_3_7" BEL
        "MCU/u8_buttons/counters_3_6" BEL "MCU/u8_buttons/counters_3_5" BEL
        "MCU/u8_buttons/counters_3_4" BEL "MCU/u8_buttons/counters_3_3" BEL
        "MCU/u8_buttons/counters_3_2" BEL "MCU/u8_buttons/counters_3_1" BEL
        "MCU/u8_buttons/counters_3_0" BEL "MCU/u8_buttons/counters_2_11" BEL
        "MCU/u8_buttons/counters_2_10" BEL "MCU/u8_buttons/counters_2_9" BEL
        "MCU/u8_buttons/counters_2_8" BEL "MCU/u8_buttons/counters_2_7" BEL
        "MCU/u8_buttons/counters_2_6" BEL "MCU/u8_buttons/counters_2_5" BEL
        "MCU/u8_buttons/counters_2_4" BEL "MCU/u8_buttons/counters_2_3" BEL
        "MCU/u8_buttons/counters_2_2" BEL "MCU/u8_buttons/counters_2_1" BEL
        "MCU/u8_buttons/counters_2_0" BEL "MCU/u8_buttons/counters_1_11" BEL
        "MCU/u8_buttons/counters_1_10" BEL "MCU/u8_buttons/counters_1_9" BEL
        "MCU/u8_buttons/counters_1_8" BEL "MCU/u8_buttons/counters_1_7" BEL
        "MCU/u8_buttons/counters_1_6" BEL "MCU/u8_buttons/counters_1_5" BEL
        "MCU/u8_buttons/counters_1_4" BEL "MCU/u8_buttons/counters_1_3" BEL
        "MCU/u8_buttons/counters_1_2" BEL "MCU/u8_buttons/counters_1_1" BEL
        "MCU/u8_buttons/counters_1_0" BEL "MCU/u8_buttons/counters_4_11" BEL
        "MCU/u8_buttons/counters_4_10" BEL "MCU/u8_buttons/counters_4_9" BEL
        "MCU/u8_buttons/counters_4_8" BEL "MCU/u8_buttons/counters_4_7" BEL
        "MCU/u8_buttons/counters_4_6" BEL "MCU/u8_buttons/counters_4_5" BEL
        "MCU/u8_buttons/counters_4_4" BEL "MCU/u8_buttons/counters_4_3" BEL
        "MCU/u8_buttons/counters_4_2" BEL "MCU/u8_buttons/counters_4_0" BEL
        "MCU/u8_buttons/counters_4_1" BEL "MCU/u8_buttons/reg_i_4" BEL
        "MCU/u8_buttons/reg_i_3" BEL "MCU/u8_buttons/reg_i_2" BEL
        "MCU/u8_buttons/reg_i_1" BEL "MCU/u8_buttons/reg_i_0" BEL
        "MCU/u8_buttons/port_reg_3" BEL "MCU/u8_buttons/port_reg_4" BEL
        "MCU/u8_buttons/port_reg_2" BEL "MCU/u8_buttons/port_reg_0" BEL
        "MCU/u8_buttons/port_reg_1" BEL
        "MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_infrastructure_inst/U_BUFG_CLK0"
        BEL
        "MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_infrastructure_inst/syn_clk0_powerup_pll_locked"
        BEL
        "MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_infrastructure_inst/rst0_sync_r_24"
        BEL
        "MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_infrastructure_inst/rst0_sync_r_23"
        BEL
        "MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_infrastructure_inst/rst0_sync_r_22"
        BEL
        "MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_infrastructure_inst/rst0_sync_r_21"
        BEL
        "MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_infrastructure_inst/rst0_sync_r_20"
        BEL
        "MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_infrastructure_inst/rst0_sync_r_19"
        BEL
        "MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_infrastructure_inst/rst0_sync_r_18"
        BEL
        "MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_infrastructure_inst/rst0_sync_r_17"
        BEL
        "MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_infrastructure_inst/rst0_sync_r_16"
        BEL
        "MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_infrastructure_inst/rst0_sync_r_15"
        BEL
        "MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_infrastructure_inst/rst0_sync_r_14"
        BEL
        "MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_infrastructure_inst/rst0_sync_r_13"
        BEL
        "MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_infrastructure_inst/rst0_sync_r_12"
        BEL
        "MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_infrastructure_inst/rst0_sync_r_11"
        BEL
        "MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_infrastructure_inst/rst0_sync_r_10"
        BEL
        "MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_infrastructure_inst/rst0_sync_r_9"
        BEL
        "MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_infrastructure_inst/rst0_sync_r_8"
        BEL
        "MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_infrastructure_inst/rst0_sync_r_7"
        BEL
        "MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_infrastructure_inst/rst0_sync_r_6"
        BEL
        "MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_infrastructure_inst/rst0_sync_r_5"
        BEL
        "MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_infrastructure_inst/rst0_sync_r_4"
        BEL
        "MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_infrastructure_inst/rst0_sync_r_3"
        BEL
        "MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_infrastructure_inst/rst0_sync_r_2"
        BEL
        "MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_infrastructure_inst/rst0_sync_r_1"
        BEL
        "MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_infrastructure_inst/rst0_sync_r_0"
        BEL "MCU/u4_uart/uart_reset_cnt_1" BEL "MCU/u4_uart/uart_reset_cnt_0"
        BEL "MCU/u4_uart/uart_tx_not_empty" BEL "MCU/u4_uart/uart_busy_sc2"
        BEL "MCU/u4_uart/uart_busy_sc" BEL "MCU/u4_uart/uart_busy_uc" BEL
        "MCU/u4_uart/rx_fifo_reset" BEL "MCU/u4_uart/tx_fifo_reset" BEL
        "MCU/u4_uart/tx_fifo_we" BEL "MCU/u4_uart/baud_div_uc_7" BEL
        "MCU/u4_uart/baud_div_uc_6" BEL "MCU/u4_uart/baud_div_uc_5" BEL
        "MCU/u4_uart/baud_div_uc_4" BEL "MCU/u4_uart/baud_div_uc_3" BEL
        "MCU/u4_uart/baud_div_uc_2" BEL "MCU/u4_uart/baud_div_uc_1" BEL
        "MCU/u4_uart/baud_div_uc_0" BEL "MCU/u4_uart/rx_uc" BEL
        "MCU/u4_uart/baud_divider_7" BEL "MCU/u4_uart/baud_divider_6" BEL
        "MCU/u4_uart/baud_divider_5" BEL "MCU/u4_uart/baud_divider_4" BEL
        "MCU/u4_uart/baud_divider_3" BEL "MCU/u4_uart/baud_divider_2" BEL
        "MCU/u4_uart/baud_divider_1" BEL "MCU/u4_uart/baud_divider_0" BEL
        "MCU/u4_uart/tx_fifo_din_7" BEL "MCU/u4_uart/tx_fifo_din_6" BEL
        "MCU/u4_uart/tx_fifo_din_5" BEL "MCU/u4_uart/tx_fifo_din_4" BEL
        "MCU/u4_uart/tx_fifo_din_3" BEL "MCU/u4_uart/tx_fifo_din_2" BEL
        "MCU/u4_uart/tx_fifo_din_1" BEL "MCU/u4_uart/tx_fifo_din_0" BEL
        "MCU/u4_uart/UART_CORE/bits_read_reg_3" BEL
        "MCU/u4_uart/UART_CORE/bits_read_reg_2" BEL
        "MCU/u4_uart/UART_CORE/bits_read_reg_1" BEL
        "MCU/u4_uart/UART_CORE/bits_read_reg_0" BEL
        "MCU/u4_uart/UART_CORE/bits_write_reg_3" BEL
        "MCU/u4_uart/UART_CORE/bits_write_reg_2" BEL
        "MCU/u4_uart/UART_CORE/bits_write_reg_1" BEL
        "MCU/u4_uart/UART_CORE/bits_write_reg_0" BEL
        "MCU/u4_uart/UART_CORE/prescale_count_7" BEL
        "MCU/u4_uart/UART_CORE/prescale_count_6" BEL
        "MCU/u4_uart/UART_CORE/prescale_count_5" BEL
        "MCU/u4_uart/UART_CORE/prescale_count_4" BEL
        "MCU/u4_uart/UART_CORE/prescale_count_3" BEL
        "MCU/u4_uart/UART_CORE/prescale_count_2" BEL
        "MCU/u4_uart/UART_CORE/prescale_count_1" BEL
        "MCU/u4_uart/UART_CORE/prescale_count_0" BEL
        "MCU/u4_uart/UART_CORE/delay_read_reg_11" BEL
        "MCU/u4_uart/UART_CORE/delay_read_reg_10" BEL
        "MCU/u4_uart/UART_CORE/delay_read_reg_9" BEL
        "MCU/u4_uart/UART_CORE/delay_read_reg_8" BEL
        "MCU/u4_uart/UART_CORE/delay_read_reg_7" BEL
        "MCU/u4_uart/UART_CORE/delay_read_reg_6" BEL
        "MCU/u4_uart/UART_CORE/delay_read_reg_5" BEL
        "MCU/u4_uart/UART_CORE/delay_read_reg_4" BEL
        "MCU/u4_uart/UART_CORE/delay_read_reg_3" BEL
        "MCU/u4_uart/UART_CORE/delay_read_reg_2" BEL
        "MCU/u4_uart/UART_CORE/delay_read_reg_1" BEL
        "MCU/u4_uart/UART_CORE/delay_read_reg_0" BEL
        "MCU/u4_uart/UART_CORE/delay_write_reg_11" BEL
        "MCU/u4_uart/UART_CORE/delay_write_reg_10" BEL
        "MCU/u4_uart/UART_CORE/delay_write_reg_9" BEL
        "MCU/u4_uart/UART_CORE/delay_write_reg_8" BEL
        "MCU/u4_uart/UART_CORE/delay_write_reg_7" BEL
        "MCU/u4_uart/UART_CORE/delay_write_reg_6" BEL
        "MCU/u4_uart/UART_CORE/delay_write_reg_5" BEL
        "MCU/u4_uart/UART_CORE/delay_write_reg_4" BEL
        "MCU/u4_uart/UART_CORE/delay_write_reg_3" BEL
        "MCU/u4_uart/UART_CORE/delay_write_reg_2" BEL
        "MCU/u4_uart/UART_CORE/delay_write_reg_1" BEL
        "MCU/u4_uart/UART_CORE/delay_write_reg_0" BEL
        "MCU/u4_uart/UART_CORE/rx_prescale_count_7" BEL
        "MCU/u4_uart/UART_CORE/rx_prescale_count_6" BEL
        "MCU/u4_uart/UART_CORE/rx_prescale_count_5" BEL
        "MCU/u4_uart/UART_CORE/rx_prescale_count_4" BEL
        "MCU/u4_uart/UART_CORE/rx_prescale_count_3" BEL
        "MCU/u4_uart/UART_CORE/rx_prescale_count_2" BEL
        "MCU/u4_uart/UART_CORE/rx_prescale_count_1" BEL
        "MCU/u4_uart/UART_CORE/rx_prescale_count_0" BEL
        "MCU/u4_uart/UART_CORE/data_out_7" BEL
        "MCU/u4_uart/UART_CORE/data_out_6" BEL
        "MCU/u4_uart/UART_CORE/data_out_5" BEL
        "MCU/u4_uart/UART_CORE/data_out_4" BEL
        "MCU/u4_uart/UART_CORE/data_out_3" BEL
        "MCU/u4_uart/UART_CORE/data_out_2" BEL
        "MCU/u4_uart/UART_CORE/data_out_1" BEL
        "MCU/u4_uart/UART_CORE/data_out_0" BEL
        "MCU/u4_uart/UART_CORE/data_write_reg_8" BEL
        "MCU/u4_uart/UART_CORE/data_write_reg_7" BEL
        "MCU/u4_uart/UART_CORE/data_write_reg_6" BEL
        "MCU/u4_uart/UART_CORE/data_write_reg_5" BEL
        "MCU/u4_uart/UART_CORE/data_write_reg_4" BEL
        "MCU/u4_uart/UART_CORE/data_write_reg_3" BEL
        "MCU/u4_uart/UART_CORE/data_write_reg_2" BEL
        "MCU/u4_uart/UART_CORE/data_write_reg_1" BEL
        "MCU/u4_uart/UART_CORE/data_write_reg_0" BEL
        "MCU/u4_uart/UART_CORE/data_read_reg_7" BEL
        "MCU/u4_uart/UART_CORE/data_read_reg_6" BEL
        "MCU/u4_uart/UART_CORE/data_read_reg_5" BEL
        "MCU/u4_uart/UART_CORE/data_read_reg_4" BEL
        "MCU/u4_uart/UART_CORE/data_read_reg_3" BEL
        "MCU/u4_uart/UART_CORE/data_read_reg_2" BEL
        "MCU/u4_uart/UART_CORE/data_read_reg_1" BEL
        "MCU/u4_uart/UART_CORE/data_read_reg_0" BEL
        "MCU/u4_uart/UART_CORE/rx_ps_enable" BEL
        "MCU/u4_uart/UART_CORE/ps_enable" BEL
        "MCU/u4_uart/UART_CORE/rx_start_delay_2" BEL
        "MCU/u4_uart/UART_CORE/rx_start_delay_1" BEL
        "MCU/u4_uart/UART_CORE/rx_start_delay_0" BEL
        "MCU/u4_uart/UART_CORE/u1_rx_in/counters_0_3" BEL
        "MCU/u4_uart/UART_CORE/u1_rx_in/counters_0_2" BEL
        "MCU/u4_uart/UART_CORE/u1_rx_in/counters_0_0" BEL
        "MCU/u4_uart/UART_CORE/u1_rx_in/counters_0_1" BEL
        "MCU/u4_uart/UART_CORE/u1_rx_in/reg_i_0" BEL
        "MCU/u4_uart/UART_CORE/u1_rx_in/port_reg_0" BEL
        "MCU/DDR_RAM.u3_memCache/u2_cacheTable/nextLineToReplace_3" BEL
        "MCU/DDR_RAM.u3_memCache/u2_cacheTable/nextLineToReplace_2" BEL
        "MCU/DDR_RAM.u3_memCache/u2_cacheTable/nextLineToReplace_1" BEL
        "MCU/DDR_RAM.u3_memCache/u2_cacheTable/nextLineToReplace_0" BEL
        "MCU/DDR_RAM.u3_memCache/u2_cacheTable/tableValid_15" BEL
        "MCU/DDR_RAM.u3_memCache/u2_cacheTable/tableValid_14" BEL
        "MCU/DDR_RAM.u3_memCache/u2_cacheTable/tableValid_13" BEL
        "MCU/DDR_RAM.u3_memCache/u2_cacheTable/tableValid_12" BEL
        "MCU/DDR_RAM.u3_memCache/u2_cacheTable/tableValid_11" BEL
        "MCU/DDR_RAM.u3_memCache/u2_cacheTable/tableValid_10" BEL
        "MCU/DDR_RAM.u3_memCache/u2_cacheTable/tableValid_9" BEL
        "MCU/DDR_RAM.u3_memCache/u2_cacheTable/tableValid_8" BEL
        "MCU/DDR_RAM.u3_memCache/u2_cacheTable/tableValid_7" BEL
        "MCU/DDR_RAM.u3_memCache/u2_cacheTable/tableValid_6" BEL
        "MCU/DDR_RAM.u3_memCache/u2_cacheTable/tableValid_5" BEL
        "MCU/DDR_RAM.u3_memCache/u2_cacheTable/tableValid_4" BEL
        "MCU/DDR_RAM.u3_memCache/u2_cacheTable/tableValid_3" BEL
        "MCU/DDR_RAM.u3_memCache/u2_cacheTable/tableValid_2" BEL
        "MCU/DDR_RAM.u3_memCache/u2_cacheTable/tableValid_1" BEL
        "MCU/DDR_RAM.u3_memCache/u2_cacheTable/tableValid_0" BEL
        "MCU/DDR_RAM.u3_memCache/u2_cacheTable/table_0_19" BEL
        "MCU/DDR_RAM.u3_memCache/u2_cacheTable/table_0_18" BEL
        "MCU/DDR_RAM.u3_memCache/u2_cacheTable/table_0_17" BEL
        "MCU/DDR_RAM.u3_memCache/u2_cacheTable/table_0_16" BEL
        "MCU/DDR_RAM.u3_memCache/u2_cacheTable/table_0_15" BEL
        "MCU/DDR_RAM.u3_memCache/u2_cacheTable/table_0_14" BEL
        "MCU/DDR_RAM.u3_memCache/u2_cacheTable/table_0_13" BEL
        "MCU/DDR_RAM.u3_memCache/u2_cacheTable/table_0_12" BEL
        "MCU/DDR_RAM.u3_memCache/u2_cacheTable/table_0_11" BEL
        "MCU/DDR_RAM.u3_memCache/u2_cacheTable/table_0_10" BEL
        "MCU/DDR_RAM.u3_memCache/u2_cacheTable/table_0_9" BEL
        "MCU/DDR_RAM.u3_memCache/u2_cacheTable/table_0_8" BEL
        "MCU/DDR_RAM.u3_memCache/u2_cacheTable/table_0_7" BEL
        "MCU/DDR_RAM.u3_memCache/u2_cacheTable/table_0_6" BEL
        "MCU/DDR_RAM.u3_memCache/u2_cacheTable/table_0_5" BEL
        "MCU/DDR_RAM.u3_memCache/u2_cacheTable/table_0_4" BEL
        "MCU/DDR_RAM.u3_memCache/u2_cacheTable/table_0_3" BEL
        "MCU/DDR_RAM.u3_memCache/u2_cacheTable/table_0_2" BEL
        "MCU/DDR_RAM.u3_memCache/u2_cacheTable/table_0_1" BEL
        "MCU/DDR_RAM.u3_memCache/u2_cacheTable/table_0_0" BEL
        "MCU/DDR_RAM.u3_memCache/u2_cacheTable/table_15_19" BEL
        "MCU/DDR_RAM.u3_memCache/u2_cacheTable/table_15_18" BEL
        "MCU/DDR_RAM.u3_memCache/u2_cacheTable/table_15_17" BEL
        "MCU/DDR_RAM.u3_memCache/u2_cacheTable/table_15_16" BEL
        "MCU/DDR_RAM.u3_memCache/u2_cacheTable/table_15_15" BEL
        "MCU/DDR_RAM.u3_memCache/u2_cacheTable/table_15_14" BEL
        "MCU/DDR_RAM.u3_memCache/u2_cacheTable/table_15_13" BEL
        "MCU/DDR_RAM.u3_memCache/u2_cacheTable/table_15_12" BEL
        "MCU/DDR_RAM.u3_memCache/u2_cacheTable/table_15_11" BEL
        "MCU/DDR_RAM.u3_memCache/u2_cacheTable/table_15_10" BEL
        "MCU/DDR_RAM.u3_memCache/u2_cacheTable/table_15_9" BEL
        "MCU/DDR_RAM.u3_memCache/u2_cacheTable/table_15_8" BEL
        "MCU/DDR_RAM.u3_memCache/u2_cacheTable/table_15_7" BEL
        "MCU/DDR_RAM.u3_memCache/u2_cacheTable/table_15_6" BEL
        "MCU/DDR_RAM.u3_memCache/u2_cacheTable/table_15_5" BEL
        "MCU/DDR_RAM.u3_memCache/u2_cacheTable/table_15_4" BEL
        "MCU/DDR_RAM.u3_memCache/u2_cacheTable/table_15_3" BEL
        "MCU/DDR_RAM.u3_memCache/u2_cacheTable/table_15_2" BEL
        "MCU/DDR_RAM.u3_memCache/u2_cacheTable/table_15_1" BEL
        "MCU/DDR_RAM.u3_memCache/u2_cacheTable/table_15_0" BEL
        "MCU/DDR_RAM.u3_memCache/u2_cacheTable/table_14_19" BEL
        "MCU/DDR_RAM.u3_memCache/u2_cacheTable/table_14_18" BEL
        "MCU/DDR_RAM.u3_memCache/u2_cacheTable/table_14_17" BEL
        "MCU/DDR_RAM.u3_memCache/u2_cacheTable/table_14_16" BEL
        "MCU/DDR_RAM.u3_memCache/u2_cacheTable/table_14_15" BEL
        "MCU/DDR_RAM.u3_memCache/u2_cacheTable/table_14_14" BEL
        "MCU/DDR_RAM.u3_memCache/u2_cacheTable/table_14_13" BEL
        "MCU/DDR_RAM.u3_memCache/u2_cacheTable/table_14_12" BEL
        "MCU/DDR_RAM.u3_memCache/u2_cacheTable/table_14_11" BEL
        "MCU/DDR_RAM.u3_memCache/u2_cacheTable/table_14_10" BEL
        "MCU/DDR_RAM.u3_memCache/u2_cacheTable/table_14_9" BEL
        "MCU/DDR_RAM.u3_memCache/u2_cacheTable/table_14_8" BEL
        "MCU/DDR_RAM.u3_memCache/u2_cacheTable/table_14_7" BEL
        "MCU/DDR_RAM.u3_memCache/u2_cacheTable/table_14_6" BEL
        "MCU/DDR_RAM.u3_memCache/u2_cacheTable/table_14_5" BEL
        "MCU/DDR_RAM.u3_memCache/u2_cacheTable/table_14_4" BEL
        "MCU/DDR_RAM.u3_memCache/u2_cacheTable/table_14_3" BEL
        "MCU/DDR_RAM.u3_memCache/u2_cacheTable/table_14_2" BEL
        "MCU/DDR_RAM.u3_memCache/u2_cacheTable/table_14_1" BEL
        "MCU/DDR_RAM.u3_memCache/u2_cacheTable/table_14_0" BEL
        "MCU/DDR_RAM.u3_memCache/u2_cacheTable/table_13_19" BEL
        "MCU/DDR_RAM.u3_memCache/u2_cacheTable/table_13_18" BEL
        "MCU/DDR_RAM.u3_memCache/u2_cacheTable/table_13_17" BEL
        "MCU/DDR_RAM.u3_memCache/u2_cacheTable/table_13_16" BEL
        "MCU/DDR_RAM.u3_memCache/u2_cacheTable/table_13_15" BEL
        "MCU/DDR_RAM.u3_memCache/u2_cacheTable/table_13_14" BEL
        "MCU/DDR_RAM.u3_memCache/u2_cacheTable/table_13_13" BEL
        "MCU/DDR_RAM.u3_memCache/u2_cacheTable/table_13_12" BEL
        "MCU/DDR_RAM.u3_memCache/u2_cacheTable/table_13_11" BEL
        "MCU/DDR_RAM.u3_memCache/u2_cacheTable/table_13_10" BEL
        "MCU/DDR_RAM.u3_memCache/u2_cacheTable/table_13_9" BEL
        "MCU/DDR_RAM.u3_memCache/u2_cacheTable/table_13_8" BEL
        "MCU/DDR_RAM.u3_memCache/u2_cacheTable/table_13_7" BEL
        "MCU/DDR_RAM.u3_memCache/u2_cacheTable/table_13_6" BEL
        "MCU/DDR_RAM.u3_memCache/u2_cacheTable/table_13_5" BEL
        "MCU/DDR_RAM.u3_memCache/u2_cacheTable/table_13_4" BEL
        "MCU/DDR_RAM.u3_memCache/u2_cacheTable/table_13_3" BEL
        "MCU/DDR_RAM.u3_memCache/u2_cacheTable/table_13_2" BEL
        "MCU/DDR_RAM.u3_memCache/u2_cacheTable/table_13_1" BEL
        "MCU/DDR_RAM.u3_memCache/u2_cacheTable/table_13_0" BEL
        "MCU/DDR_RAM.u3_memCache/u2_cacheTable/table_11_19" BEL
        "MCU/DDR_RAM.u3_memCache/u2_cacheTable/table_11_18" BEL
        "MCU/DDR_RAM.u3_memCache/u2_cacheTable/table_11_17" BEL
        "MCU/DDR_RAM.u3_memCache/u2_cacheTable/table_11_16" BEL
        "MCU/DDR_RAM.u3_memCache/u2_cacheTable/table_11_15" BEL
        "MCU/DDR_RAM.u3_memCache/u2_cacheTable/table_11_14" BEL
        "MCU/DDR_RAM.u3_memCache/u2_cacheTable/table_11_13" BEL
        "MCU/DDR_RAM.u3_memCache/u2_cacheTable/table_11_12" BEL
        "MCU/DDR_RAM.u3_memCache/u2_cacheTable/table_11_11" BEL
        "MCU/DDR_RAM.u3_memCache/u2_cacheTable/table_11_10" BEL
        "MCU/DDR_RAM.u3_memCache/u2_cacheTable/table_11_9" BEL
        "MCU/DDR_RAM.u3_memCache/u2_cacheTable/table_11_8" BEL
        "MCU/DDR_RAM.u3_memCache/u2_cacheTable/table_11_7" BEL
        "MCU/DDR_RAM.u3_memCache/u2_cacheTable/table_11_6" BEL
        "MCU/DDR_RAM.u3_memCache/u2_cacheTable/table_11_5" BEL
        "MCU/DDR_RAM.u3_memCache/u2_cacheTable/table_11_4" BEL
        "MCU/DDR_RAM.u3_memCache/u2_cacheTable/table_11_3" BEL
        "MCU/DDR_RAM.u3_memCache/u2_cacheTable/table_11_2" BEL
        "MCU/DDR_RAM.u3_memCache/u2_cacheTable/table_11_1" BEL
        "MCU/DDR_RAM.u3_memCache/u2_cacheTable/table_11_0" BEL
        "MCU/DDR_RAM.u3_memCache/u2_cacheTable/table_10_19" BEL
        "MCU/DDR_RAM.u3_memCache/u2_cacheTable/table_10_18" BEL
        "MCU/DDR_RAM.u3_memCache/u2_cacheTable/table_10_17" BEL
        "MCU/DDR_RAM.u3_memCache/u2_cacheTable/table_10_16" BEL
        "MCU/DDR_RAM.u3_memCache/u2_cacheTable/table_10_15" BEL
        "MCU/DDR_RAM.u3_memCache/u2_cacheTable/table_10_14" BEL
        "MCU/DDR_RAM.u3_memCache/u2_cacheTable/table_10_13" BEL
        "MCU/DDR_RAM.u3_memCache/u2_cacheTable/table_10_12" BEL
        "MCU/DDR_RAM.u3_memCache/u2_cacheTable/table_10_11" BEL
        "MCU/DDR_RAM.u3_memCache/u2_cacheTable/table_10_10" BEL
        "MCU/DDR_RAM.u3_memCache/u2_cacheTable/table_10_9" BEL
        "MCU/DDR_RAM.u3_memCache/u2_cacheTable/table_10_8" BEL
        "MCU/DDR_RAM.u3_memCache/u2_cacheTable/table_10_7" BEL
        "MCU/DDR_RAM.u3_memCache/u2_cacheTable/table_10_6" BEL
        "MCU/DDR_RAM.u3_memCache/u2_cacheTable/table_10_5" BEL
        "MCU/DDR_RAM.u3_memCache/u2_cacheTable/table_10_4" BEL
        "MCU/DDR_RAM.u3_memCache/u2_cacheTable/table_10_3" BEL
        "MCU/DDR_RAM.u3_memCache/u2_cacheTable/table_10_2" BEL
        "MCU/DDR_RAM.u3_memCache/u2_cacheTable/table_10_1" BEL
        "MCU/DDR_RAM.u3_memCache/u2_cacheTable/table_10_0" BEL
        "MCU/DDR_RAM.u3_memCache/u2_cacheTable/table_12_19" BEL
        "MCU/DDR_RAM.u3_memCache/u2_cacheTable/table_12_18" BEL
        "MCU/DDR_RAM.u3_memCache/u2_cacheTable/table_12_17" BEL
        "MCU/DDR_RAM.u3_memCache/u2_cacheTable/table_12_16" BEL
        "MCU/DDR_RAM.u3_memCache/u2_cacheTable/table_12_15" BEL
        "MCU/DDR_RAM.u3_memCache/u2_cacheTable/table_12_14" BEL
        "MCU/DDR_RAM.u3_memCache/u2_cacheTable/table_12_13" BEL
        "MCU/DDR_RAM.u3_memCache/u2_cacheTable/table_12_12" BEL
        "MCU/DDR_RAM.u3_memCache/u2_cacheTable/table_12_11" BEL
        "MCU/DDR_RAM.u3_memCache/u2_cacheTable/table_12_10" BEL
        "MCU/DDR_RAM.u3_memCache/u2_cacheTable/table_12_9" BEL
        "MCU/DDR_RAM.u3_memCache/u2_cacheTable/table_12_8" BEL
        "MCU/DDR_RAM.u3_memCache/u2_cacheTable/table_12_7" BEL
        "MCU/DDR_RAM.u3_memCache/u2_cacheTable/table_12_6" BEL
        "MCU/DDR_RAM.u3_memCache/u2_cacheTable/table_12_5" BEL
        "MCU/DDR_RAM.u3_memCache/u2_cacheTable/table_12_4" BEL
        "MCU/DDR_RAM.u3_memCache/u2_cacheTable/table_12_3" BEL
        "MCU/DDR_RAM.u3_memCache/u2_cacheTable/table_12_2" BEL
        "MCU/DDR_RAM.u3_memCache/u2_cacheTable/table_12_1" BEL
        "MCU/DDR_RAM.u3_memCache/u2_cacheTable/table_12_0" BEL
        "MCU/DDR_RAM.u3_memCache/u2_cacheTable/table_9_19" BEL
        "MCU/DDR_RAM.u3_memCache/u2_cacheTable/table_9_18" BEL
        "MCU/DDR_RAM.u3_memCache/u2_cacheTable/table_9_17" BEL
        "MCU/DDR_RAM.u3_memCache/u2_cacheTable/table_9_16" BEL
        "MCU/DDR_RAM.u3_memCache/u2_cacheTable/table_9_15" BEL
        "MCU/DDR_RAM.u3_memCache/u2_cacheTable/table_9_14" BEL
        "MCU/DDR_RAM.u3_memCache/u2_cacheTable/table_9_13" BEL
        "MCU/DDR_RAM.u3_memCache/u2_cacheTable/table_9_12" BEL
        "MCU/DDR_RAM.u3_memCache/u2_cacheTable/table_9_11" BEL
        "MCU/DDR_RAM.u3_memCache/u2_cacheTable/table_9_10" BEL
        "MCU/DDR_RAM.u3_memCache/u2_cacheTable/table_9_9" BEL
        "MCU/DDR_RAM.u3_memCache/u2_cacheTable/table_9_8" BEL
        "MCU/DDR_RAM.u3_memCache/u2_cacheTable/table_9_7" BEL
        "MCU/DDR_RAM.u3_memCache/u2_cacheTable/table_9_6" BEL
        "MCU/DDR_RAM.u3_memCache/u2_cacheTable/table_9_5" BEL
        "MCU/DDR_RAM.u3_memCache/u2_cacheTable/table_9_4" BEL
        "MCU/DDR_RAM.u3_memCache/u2_cacheTable/table_9_3" BEL
        "MCU/DDR_RAM.u3_memCache/u2_cacheTable/table_9_2" BEL
        "MCU/DDR_RAM.u3_memCache/u2_cacheTable/table_9_1" BEL
        "MCU/DDR_RAM.u3_memCache/u2_cacheTable/table_9_0" BEL
        "MCU/DDR_RAM.u3_memCache/u2_cacheTable/table_8_19" BEL
        "MCU/DDR_RAM.u3_memCache/u2_cacheTable/table_8_18" BEL
        "MCU/DDR_RAM.u3_memCache/u2_cacheTable/table_8_17" BEL
        "MCU/DDR_RAM.u3_memCache/u2_cacheTable/table_8_16" BEL
        "MCU/DDR_RAM.u3_memCache/u2_cacheTable/table_8_15" BEL
        "MCU/DDR_RAM.u3_memCache/u2_cacheTable/table_8_14" BEL
        "MCU/DDR_RAM.u3_memCache/u2_cacheTable/table_8_13" BEL
        "MCU/DDR_RAM.u3_memCache/u2_cacheTable/table_8_12" BEL
        "MCU/DDR_RAM.u3_memCache/u2_cacheTable/table_8_11" BEL
        "MCU/DDR_RAM.u3_memCache/u2_cacheTable/table_8_10" BEL
        "MCU/DDR_RAM.u3_memCache/u2_cacheTable/table_8_9" BEL
        "MCU/DDR_RAM.u3_memCache/u2_cacheTable/table_8_8" BEL
        "MCU/DDR_RAM.u3_memCache/u2_cacheTable/table_8_7" BEL
        "MCU/DDR_RAM.u3_memCache/u2_cacheTable/table_8_6" BEL
        "MCU/DDR_RAM.u3_memCache/u2_cacheTable/table_8_5" BEL
        "MCU/DDR_RAM.u3_memCache/u2_cacheTable/table_8_4" BEL
        "MCU/DDR_RAM.u3_memCache/u2_cacheTable/table_8_3" BEL
        "MCU/DDR_RAM.u3_memCache/u2_cacheTable/table_8_2" BEL
        "MCU/DDR_RAM.u3_memCache/u2_cacheTable/table_8_1" BEL
        "MCU/DDR_RAM.u3_memCache/u2_cacheTable/table_8_0" BEL
        "MCU/DDR_RAM.u3_memCache/u2_cacheTable/table_6_19" BEL
        "MCU/DDR_RAM.u3_memCache/u2_cacheTable/table_6_18" BEL
        "MCU/DDR_RAM.u3_memCache/u2_cacheTable/table_6_17" BEL
        "MCU/DDR_RAM.u3_memCache/u2_cacheTable/table_6_16" BEL
        "MCU/DDR_RAM.u3_memCache/u2_cacheTable/table_6_15" BEL
        "MCU/DDR_RAM.u3_memCache/u2_cacheTable/table_6_14" BEL
        "MCU/DDR_RAM.u3_memCache/u2_cacheTable/table_6_13" BEL
        "MCU/DDR_RAM.u3_memCache/u2_cacheTable/table_6_12" BEL
        "MCU/DDR_RAM.u3_memCache/u2_cacheTable/table_6_11" BEL
        "MCU/DDR_RAM.u3_memCache/u2_cacheTable/table_6_10" BEL
        "MCU/DDR_RAM.u3_memCache/u2_cacheTable/table_6_9" BEL
        "MCU/DDR_RAM.u3_memCache/u2_cacheTable/table_6_8" BEL
        "MCU/DDR_RAM.u3_memCache/u2_cacheTable/table_6_7" BEL
        "MCU/DDR_RAM.u3_memCache/u2_cacheTable/table_6_6" BEL
        "MCU/DDR_RAM.u3_memCache/u2_cacheTable/table_6_5" BEL
        "MCU/DDR_RAM.u3_memCache/u2_cacheTable/table_6_4" BEL
        "MCU/DDR_RAM.u3_memCache/u2_cacheTable/table_6_3" BEL
        "MCU/DDR_RAM.u3_memCache/u2_cacheTable/table_6_2" BEL
        "MCU/DDR_RAM.u3_memCache/u2_cacheTable/table_6_1" BEL
        "MCU/DDR_RAM.u3_memCache/u2_cacheTable/table_6_0" BEL
        "MCU/DDR_RAM.u3_memCache/u2_cacheTable/table_5_19" BEL
        "MCU/DDR_RAM.u3_memCache/u2_cacheTable/table_5_18" BEL
        "MCU/DDR_RAM.u3_memCache/u2_cacheTable/table_5_17" BEL
        "MCU/DDR_RAM.u3_memCache/u2_cacheTable/table_5_16" BEL
        "MCU/DDR_RAM.u3_memCache/u2_cacheTable/table_5_15" BEL
        "MCU/DDR_RAM.u3_memCache/u2_cacheTable/table_5_14" BEL
        "MCU/DDR_RAM.u3_memCache/u2_cacheTable/table_5_13" BEL
        "MCU/DDR_RAM.u3_memCache/u2_cacheTable/table_5_12" BEL
        "MCU/DDR_RAM.u3_memCache/u2_cacheTable/table_5_11" BEL
        "MCU/DDR_RAM.u3_memCache/u2_cacheTable/table_5_10" BEL
        "MCU/DDR_RAM.u3_memCache/u2_cacheTable/table_5_9" BEL
        "MCU/DDR_RAM.u3_memCache/u2_cacheTable/table_5_8" BEL
        "MCU/DDR_RAM.u3_memCache/u2_cacheTable/table_5_7" BEL
        "MCU/DDR_RAM.u3_memCache/u2_cacheTable/table_5_6" BEL
        "MCU/DDR_RAM.u3_memCache/u2_cacheTable/table_5_5" BEL
        "MCU/DDR_RAM.u3_memCache/u2_cacheTable/table_5_4" BEL
        "MCU/DDR_RAM.u3_memCache/u2_cacheTable/table_5_3" BEL
        "MCU/DDR_RAM.u3_memCache/u2_cacheTable/table_5_2" BEL
        "MCU/DDR_RAM.u3_memCache/u2_cacheTable/table_5_1" BEL
        "MCU/DDR_RAM.u3_memCache/u2_cacheTable/table_5_0" BEL
        "MCU/DDR_RAM.u3_memCache/u2_cacheTable/table_7_19" BEL
        "MCU/DDR_RAM.u3_memCache/u2_cacheTable/table_7_18" BEL
        "MCU/DDR_RAM.u3_memCache/u2_cacheTable/table_7_17" BEL
        "MCU/DDR_RAM.u3_memCache/u2_cacheTable/table_7_16" BEL
        "MCU/DDR_RAM.u3_memCache/u2_cacheTable/table_7_15" BEL
        "MCU/DDR_RAM.u3_memCache/u2_cacheTable/table_7_14" BEL
        "MCU/DDR_RAM.u3_memCache/u2_cacheTable/table_7_13" BEL
        "MCU/DDR_RAM.u3_memCache/u2_cacheTable/table_7_12" BEL
        "MCU/DDR_RAM.u3_memCache/u2_cacheTable/table_7_11" BEL
        "MCU/DDR_RAM.u3_memCache/u2_cacheTable/table_7_10" BEL
        "MCU/DDR_RAM.u3_memCache/u2_cacheTable/table_7_9" BEL
        "MCU/DDR_RAM.u3_memCache/u2_cacheTable/table_7_8" BEL
        "MCU/DDR_RAM.u3_memCache/u2_cacheTable/table_7_7" BEL
        "MCU/DDR_RAM.u3_memCache/u2_cacheTable/table_7_6" BEL
        "MCU/DDR_RAM.u3_memCache/u2_cacheTable/table_7_5" BEL
        "MCU/DDR_RAM.u3_memCache/u2_cacheTable/table_7_4" BEL
        "MCU/DDR_RAM.u3_memCache/u2_cacheTable/table_7_3" BEL
        "MCU/DDR_RAM.u3_memCache/u2_cacheTable/table_7_2" BEL
        "MCU/DDR_RAM.u3_memCache/u2_cacheTable/table_7_1" BEL
        "MCU/DDR_RAM.u3_memCache/u2_cacheTable/table_7_0" BEL
        "MCU/DDR_RAM.u3_memCache/u2_cacheTable/table_4_19" BEL
        "MCU/DDR_RAM.u3_memCache/u2_cacheTable/table_4_18" BEL
        "MCU/DDR_RAM.u3_memCache/u2_cacheTable/table_4_17" BEL
        "MCU/DDR_RAM.u3_memCache/u2_cacheTable/table_4_16" BEL
        "MCU/DDR_RAM.u3_memCache/u2_cacheTable/table_4_15" BEL
        "MCU/DDR_RAM.u3_memCache/u2_cacheTable/table_4_14" BEL
        "MCU/DDR_RAM.u3_memCache/u2_cacheTable/table_4_13" BEL
        "MCU/DDR_RAM.u3_memCache/u2_cacheTable/table_4_12" BEL
        "MCU/DDR_RAM.u3_memCache/u2_cacheTable/table_4_11" BEL
        "MCU/DDR_RAM.u3_memCache/u2_cacheTable/table_4_10" BEL
        "MCU/DDR_RAM.u3_memCache/u2_cacheTable/table_4_9" BEL
        "MCU/DDR_RAM.u3_memCache/u2_cacheTable/table_4_8" BEL
        "MCU/DDR_RAM.u3_memCache/u2_cacheTable/table_4_7" BEL
        "MCU/DDR_RAM.u3_memCache/u2_cacheTable/table_4_6" BEL
        "MCU/DDR_RAM.u3_memCache/u2_cacheTable/table_4_5" BEL
        "MCU/DDR_RAM.u3_memCache/u2_cacheTable/table_4_4" BEL
        "MCU/DDR_RAM.u3_memCache/u2_cacheTable/table_4_3" BEL
        "MCU/DDR_RAM.u3_memCache/u2_cacheTable/table_4_2" BEL
        "MCU/DDR_RAM.u3_memCache/u2_cacheTable/table_4_1" BEL
        "MCU/DDR_RAM.u3_memCache/u2_cacheTable/table_4_0" BEL
        "MCU/DDR_RAM.u3_memCache/u2_cacheTable/table_3_19" BEL
        "MCU/DDR_RAM.u3_memCache/u2_cacheTable/table_3_18" BEL
        "MCU/DDR_RAM.u3_memCache/u2_cacheTable/table_3_17" BEL
        "MCU/DDR_RAM.u3_memCache/u2_cacheTable/table_3_16" BEL
        "MCU/DDR_RAM.u3_memCache/u2_cacheTable/table_3_15" BEL
        "MCU/DDR_RAM.u3_memCache/u2_cacheTable/table_3_14" BEL
        "MCU/DDR_RAM.u3_memCache/u2_cacheTable/table_3_13" BEL
        "MCU/DDR_RAM.u3_memCache/u2_cacheTable/table_3_12" BEL
        "MCU/DDR_RAM.u3_memCache/u2_cacheTable/table_3_11" BEL
        "MCU/DDR_RAM.u3_memCache/u2_cacheTable/table_3_10" BEL
        "MCU/DDR_RAM.u3_memCache/u2_cacheTable/table_3_9" BEL
        "MCU/DDR_RAM.u3_memCache/u2_cacheTable/table_3_8" BEL
        "MCU/DDR_RAM.u3_memCache/u2_cacheTable/table_3_7" BEL
        "MCU/DDR_RAM.u3_memCache/u2_cacheTable/table_3_6" BEL
        "MCU/DDR_RAM.u3_memCache/u2_cacheTable/table_3_5" BEL
        "MCU/DDR_RAM.u3_memCache/u2_cacheTable/table_3_4" BEL
        "MCU/DDR_RAM.u3_memCache/u2_cacheTable/table_3_3" BEL
        "MCU/DDR_RAM.u3_memCache/u2_cacheTable/table_3_2" BEL
        "MCU/DDR_RAM.u3_memCache/u2_cacheTable/table_3_1" BEL
        "MCU/DDR_RAM.u3_memCache/u2_cacheTable/table_3_0" BEL
        "MCU/DDR_RAM.u3_memCache/u2_cacheTable/table_1_19" BEL
        "MCU/DDR_RAM.u3_memCache/u2_cacheTable/table_1_18" BEL
        "MCU/DDR_RAM.u3_memCache/u2_cacheTable/table_1_17" BEL
        "MCU/DDR_RAM.u3_memCache/u2_cacheTable/table_1_16" BEL
        "MCU/DDR_RAM.u3_memCache/u2_cacheTable/table_1_15" BEL
        "MCU/DDR_RAM.u3_memCache/u2_cacheTable/table_1_14" BEL
        "MCU/DDR_RAM.u3_memCache/u2_cacheTable/table_1_13" BEL
        "MCU/DDR_RAM.u3_memCache/u2_cacheTable/table_1_12" BEL
        "MCU/DDR_RAM.u3_memCache/u2_cacheTable/table_1_11" BEL
        "MCU/DDR_RAM.u3_memCache/u2_cacheTable/table_1_10" BEL
        "MCU/DDR_RAM.u3_memCache/u2_cacheTable/table_1_9" BEL
        "MCU/DDR_RAM.u3_memCache/u2_cacheTable/table_1_8" BEL
        "MCU/DDR_RAM.u3_memCache/u2_cacheTable/table_1_7" BEL
        "MCU/DDR_RAM.u3_memCache/u2_cacheTable/table_1_6" BEL
        "MCU/DDR_RAM.u3_memCache/u2_cacheTable/table_1_5" BEL
        "MCU/DDR_RAM.u3_memCache/u2_cacheTable/table_1_4" BEL
        "MCU/DDR_RAM.u3_memCache/u2_cacheTable/table_1_3" BEL
        "MCU/DDR_RAM.u3_memCache/u2_cacheTable/table_1_2" BEL
        "MCU/DDR_RAM.u3_memCache/u2_cacheTable/table_1_1" BEL
        "MCU/DDR_RAM.u3_memCache/u2_cacheTable/table_1_0" BEL
        "MCU/DDR_RAM.u3_memCache/u2_cacheTable/table_2_19" BEL
        "MCU/DDR_RAM.u3_memCache/u2_cacheTable/table_2_18" BEL
        "MCU/DDR_RAM.u3_memCache/u2_cacheTable/table_2_17" BEL
        "MCU/DDR_RAM.u3_memCache/u2_cacheTable/table_2_16" BEL
        "MCU/DDR_RAM.u3_memCache/u2_cacheTable/table_2_15" BEL
        "MCU/DDR_RAM.u3_memCache/u2_cacheTable/table_2_14" BEL
        "MCU/DDR_RAM.u3_memCache/u2_cacheTable/table_2_13" BEL
        "MCU/DDR_RAM.u3_memCache/u2_cacheTable/table_2_12" BEL
        "MCU/DDR_RAM.u3_memCache/u2_cacheTable/table_2_11" BEL
        "MCU/DDR_RAM.u3_memCache/u2_cacheTable/table_2_10" BEL
        "MCU/DDR_RAM.u3_memCache/u2_cacheTable/table_2_9" BEL
        "MCU/DDR_RAM.u3_memCache/u2_cacheTable/table_2_8" BEL
        "MCU/DDR_RAM.u3_memCache/u2_cacheTable/table_2_7" BEL
        "MCU/DDR_RAM.u3_memCache/u2_cacheTable/table_2_6" BEL
        "MCU/DDR_RAM.u3_memCache/u2_cacheTable/table_2_5" BEL
        "MCU/DDR_RAM.u3_memCache/u2_cacheTable/table_2_4" BEL
        "MCU/DDR_RAM.u3_memCache/u2_cacheTable/table_2_3" BEL
        "MCU/DDR_RAM.u3_memCache/u2_cacheTable/table_2_2" BEL
        "MCU/DDR_RAM.u3_memCache/u2_cacheTable/table_2_1" BEL
        "MCU/DDR_RAM.u3_memCache/u2_cacheTable/table_2_0" BEL
        "MCU/u1_plasma/u1_cpu/reset_reg_3" BEL
        "MCU/u1_plasma/u1_cpu/reset_reg_2" BEL
        "MCU/u1_plasma/u1_cpu/reset_reg_1" BEL
        "MCU/u1_plasma/u1_cpu/reset_reg_0" BEL
        "MCU/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_31" BEL
        "MCU/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_30" BEL
        "MCU/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_29" BEL
        "MCU/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_28" BEL
        "MCU/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_27" BEL
        "MCU/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_26" BEL
        "MCU/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_25" BEL
        "MCU/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_24" BEL
        "MCU/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_23" BEL
        "MCU/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_22" BEL
        "MCU/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_21" BEL
        "MCU/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_20" BEL
        "MCU/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_19" BEL
        "MCU/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_18" BEL
        "MCU/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_17" BEL
        "MCU/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_16" BEL
        "MCU/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_15" BEL
        "MCU/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_14" BEL
        "MCU/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_13" BEL
        "MCU/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_12" BEL
        "MCU/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_11" BEL
        "MCU/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_10" BEL
        "MCU/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_9" BEL
        "MCU/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_8" BEL
        "MCU/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_7" BEL
        "MCU/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_6" BEL
        "MCU/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_5" BEL
        "MCU/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_4" BEL
        "MCU/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_3" BEL
        "MCU/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_2" BEL
        "MCU/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_1" BEL
        "MCU/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_0" BEL
        "MCU/u1_plasma/u1_cpu/u2_mem_ctrl/next_opcode_reg_31" BEL
        "MCU/u1_plasma/u1_cpu/u2_mem_ctrl/next_opcode_reg_30" BEL
        "MCU/u1_plasma/u1_cpu/u2_mem_ctrl/next_opcode_reg_29" BEL
        "MCU/u1_plasma/u1_cpu/u2_mem_ctrl/next_opcode_reg_28" BEL
        "MCU/u1_plasma/u1_cpu/u2_mem_ctrl/next_opcode_reg_27" BEL
        "MCU/u1_plasma/u1_cpu/u2_mem_ctrl/next_opcode_reg_26" BEL
        "MCU/u1_plasma/u1_cpu/u2_mem_ctrl/next_opcode_reg_25" BEL
        "MCU/u1_plasma/u1_cpu/u2_mem_ctrl/next_opcode_reg_24" BEL
        "MCU/u1_plasma/u1_cpu/u2_mem_ctrl/next_opcode_reg_23" BEL
        "MCU/u1_plasma/u1_cpu/u2_mem_ctrl/next_opcode_reg_22" BEL
        "MCU/u1_plasma/u1_cpu/u2_mem_ctrl/next_opcode_reg_21" BEL
        "MCU/u1_plasma/u1_cpu/u2_mem_ctrl/next_opcode_reg_20" BEL
        "MCU/u1_plasma/u1_cpu/u2_mem_ctrl/next_opcode_reg_19" BEL
        "MCU/u1_plasma/u1_cpu/u2_mem_ctrl/next_opcode_reg_18" BEL
        "MCU/u1_plasma/u1_cpu/u2_mem_ctrl/next_opcode_reg_17" BEL
        "MCU/u1_plasma/u1_cpu/u2_mem_ctrl/next_opcode_reg_16" BEL
        "MCU/u1_plasma/u1_cpu/u2_mem_ctrl/next_opcode_reg_15" BEL
        "MCU/u1_plasma/u1_cpu/u2_mem_ctrl/next_opcode_reg_14" BEL
        "MCU/u1_plasma/u1_cpu/u2_mem_ctrl/next_opcode_reg_13" BEL
        "MCU/u1_plasma/u1_cpu/u2_mem_ctrl/next_opcode_reg_12" BEL
        "MCU/u1_plasma/u1_cpu/u2_mem_ctrl/next_opcode_reg_11" BEL
        "MCU/u1_plasma/u1_cpu/u2_mem_ctrl/next_opcode_reg_10" BEL
        "MCU/u1_plasma/u1_cpu/u2_mem_ctrl/next_opcode_reg_9" BEL
        "MCU/u1_plasma/u1_cpu/u2_mem_ctrl/next_opcode_reg_8" BEL
        "MCU/u1_plasma/u1_cpu/u2_mem_ctrl/next_opcode_reg_7" BEL
        "MCU/u1_plasma/u1_cpu/u2_mem_ctrl/next_opcode_reg_6" BEL
        "MCU/u1_plasma/u1_cpu/u2_mem_ctrl/next_opcode_reg_5" BEL
        "MCU/u1_plasma/u1_cpu/u2_mem_ctrl/next_opcode_reg_4" BEL
        "MCU/u1_plasma/u1_cpu/u2_mem_ctrl/next_opcode_reg_3" BEL
        "MCU/u1_plasma/u1_cpu/u2_mem_ctrl/next_opcode_reg_2" BEL
        "MCU/u1_plasma/u1_cpu/u2_mem_ctrl/next_opcode_reg_1" BEL
        "MCU/u1_plasma/u1_cpu/u2_mem_ctrl/next_opcode_reg_0" BEL
        "MCU/u1_plasma/u1_cpu/u1_pc_next/pc_reg_31" BEL
        "MCU/u1_plasma/u1_cpu/u1_pc_next/pc_reg_30" BEL
        "MCU/u1_plasma/u1_cpu/u1_pc_next/pc_reg_29" BEL
        "MCU/u1_plasma/u1_cpu/u1_pc_next/pc_reg_28" BEL
        "MCU/u1_plasma/u1_cpu/u1_pc_next/pc_reg_27" BEL
        "MCU/u1_plasma/u1_cpu/u1_pc_next/pc_reg_26" BEL
        "MCU/u1_plasma/u1_cpu/u1_pc_next/pc_reg_25" BEL
        "MCU/u1_plasma/u1_cpu/u1_pc_next/pc_reg_24" BEL
        "MCU/u1_plasma/u1_cpu/u1_pc_next/pc_reg_23" BEL
        "MCU/u1_plasma/u1_cpu/u1_pc_next/pc_reg_22" BEL
        "MCU/u1_plasma/u1_cpu/u1_pc_next/pc_reg_21" BEL
        "MCU/u1_plasma/u1_cpu/u1_pc_next/pc_reg_20" BEL
        "MCU/u1_plasma/u1_cpu/u1_pc_next/pc_reg_19" BEL
        "MCU/u1_plasma/u1_cpu/u1_pc_next/pc_reg_18" BEL
        "MCU/u1_plasma/u1_cpu/u1_pc_next/pc_reg_17" BEL
        "MCU/u1_plasma/u1_cpu/u1_pc_next/pc_reg_16" BEL
        "MCU/u1_plasma/u1_cpu/u1_pc_next/pc_reg_15" BEL
        "MCU/u1_plasma/u1_cpu/u1_pc_next/pc_reg_14" BEL
        "MCU/u1_plasma/u1_cpu/u1_pc_next/pc_reg_13" BEL
        "MCU/u1_plasma/u1_cpu/u1_pc_next/pc_reg_12" BEL
        "MCU/u1_plasma/u1_cpu/u1_pc_next/pc_reg_11" BEL
        "MCU/u1_plasma/u1_cpu/u1_pc_next/pc_reg_10" BEL
        "MCU/u1_plasma/u1_cpu/u1_pc_next/pc_reg_9" BEL
        "MCU/u1_plasma/u1_cpu/u1_pc_next/pc_reg_8" BEL
        "MCU/u1_plasma/u1_cpu/u1_pc_next/pc_reg_7" BEL
        "MCU/u1_plasma/u1_cpu/u1_pc_next/pc_reg_6" BEL
        "MCU/u1_plasma/u1_cpu/u1_pc_next/pc_reg_5" BEL
        "MCU/u1_plasma/u1_cpu/u1_pc_next/pc_reg_4" BEL
        "MCU/u1_plasma/u1_cpu/u1_pc_next/pc_reg_3" BEL
        "MCU/u1_plasma/u1_cpu/u1_pc_next/pc_reg_2" BEL
        "MCU/u1_plasma/u1_cpu/u8_mult/count_reg_5" BEL
        "MCU/u1_plasma/u1_cpu/u8_mult/count_reg_4" BEL
        "MCU/u1_plasma/u1_cpu/u8_mult/count_reg_3" BEL
        "MCU/u1_plasma/u1_cpu/u8_mult/count_reg_2" BEL
        "MCU/u1_plasma/u1_cpu/u8_mult/count_reg_1" BEL
        "MCU/u1_plasma/u1_cpu/u8_mult/count_reg_0" BEL
        "MCU/u1_plasma/u1_cpu/u8_mult/aa_reg_31" BEL
        "MCU/u1_plasma/u1_cpu/u8_mult/aa_reg_30" BEL
        "MCU/u1_plasma/u1_cpu/u8_mult/aa_reg_29" BEL
        "MCU/u1_plasma/u1_cpu/u8_mult/aa_reg_28" BEL
        "MCU/u1_plasma/u1_cpu/u8_mult/aa_reg_27" BEL
        "MCU/u1_plasma/u1_cpu/u8_mult/aa_reg_26" BEL
        "MCU/u1_plasma/u1_cpu/u8_mult/aa_reg_25" BEL
        "MCU/u1_plasma/u1_cpu/u8_mult/aa_reg_24" BEL
        "MCU/u1_plasma/u1_cpu/u8_mult/aa_reg_23" BEL
        "MCU/u1_plasma/u1_cpu/u8_mult/aa_reg_22" BEL
        "MCU/u1_plasma/u1_cpu/u8_mult/aa_reg_21" BEL
        "MCU/u1_plasma/u1_cpu/u8_mult/aa_reg_20" BEL
        "MCU/u1_plasma/u1_cpu/u8_mult/aa_reg_19" BEL
        "MCU/u1_plasma/u1_cpu/u8_mult/aa_reg_18" BEL
        "MCU/u1_plasma/u1_cpu/u8_mult/aa_reg_17" BEL
        "MCU/u1_plasma/u1_cpu/u8_mult/aa_reg_16" BEL
        "MCU/u1_plasma/u1_cpu/u8_mult/aa_reg_15" BEL
        "MCU/u1_plasma/u1_cpu/u8_mult/aa_reg_14" BEL
        "MCU/u1_plasma/u1_cpu/u8_mult/aa_reg_13" BEL
        "MCU/u1_plasma/u1_cpu/u8_mult/aa_reg_12" BEL
        "MCU/u1_plasma/u1_cpu/u8_mult/aa_reg_11" BEL
        "MCU/u1_plasma/u1_cpu/u8_mult/aa_reg_10" BEL
        "MCU/u1_plasma/u1_cpu/u8_mult/aa_reg_9" BEL
        "MCU/u1_plasma/u1_cpu/u8_mult/aa_reg_8" BEL
        "MCU/u1_plasma/u1_cpu/u8_mult/aa_reg_7" BEL
        "MCU/u1_plasma/u1_cpu/u8_mult/aa_reg_6" BEL
        "MCU/u1_plasma/u1_cpu/u8_mult/aa_reg_5" BEL
        "MCU/u1_plasma/u1_cpu/u8_mult/aa_reg_4" BEL
        "MCU/u1_plasma/u1_cpu/u8_mult/aa_reg_3" BEL
        "MCU/u1_plasma/u1_cpu/u8_mult/aa_reg_2" BEL
        "MCU/u1_plasma/u1_cpu/u8_mult/aa_reg_1" BEL
        "MCU/u1_plasma/u1_cpu/u8_mult/aa_reg_0" BEL
        "MCU/u1_plasma/u1_cpu/u8_mult/bb_reg_31" BEL
        "MCU/u1_plasma/u1_cpu/u8_mult/bb_reg_30" BEL
        "MCU/u1_plasma/u1_cpu/u8_mult/bb_reg_29" BEL
        "MCU/u1_plasma/u1_cpu/u8_mult/bb_reg_28" BEL
        "MCU/u1_plasma/u1_cpu/u8_mult/bb_reg_27" BEL
        "MCU/u1_plasma/u1_cpu/u8_mult/bb_reg_26" BEL
        "MCU/u1_plasma/u1_cpu/u8_mult/bb_reg_25" BEL
        "MCU/u1_plasma/u1_cpu/u8_mult/bb_reg_24" BEL
        "MCU/u1_plasma/u1_cpu/u8_mult/bb_reg_23" BEL
        "MCU/u1_plasma/u1_cpu/u8_mult/bb_reg_22" BEL
        "MCU/u1_plasma/u1_cpu/u8_mult/bb_reg_21" BEL
        "MCU/u1_plasma/u1_cpu/u8_mult/bb_reg_20" BEL
        "MCU/u1_plasma/u1_cpu/u8_mult/bb_reg_19" BEL
        "MCU/u1_plasma/u1_cpu/u8_mult/bb_reg_18" BEL
        "MCU/u1_plasma/u1_cpu/u8_mult/bb_reg_17" BEL
        "MCU/u1_plasma/u1_cpu/u8_mult/bb_reg_16" BEL
        "MCU/u1_plasma/u1_cpu/u8_mult/bb_reg_15" BEL
        "MCU/u1_plasma/u1_cpu/u8_mult/bb_reg_14" BEL
        "MCU/u1_plasma/u1_cpu/u8_mult/bb_reg_13" BEL
        "MCU/u1_plasma/u1_cpu/u8_mult/bb_reg_12" BEL
        "MCU/u1_plasma/u1_cpu/u8_mult/bb_reg_11" BEL
        "MCU/u1_plasma/u1_cpu/u8_mult/bb_reg_10" BEL
        "MCU/u1_plasma/u1_cpu/u8_mult/bb_reg_9" BEL
        "MCU/u1_plasma/u1_cpu/u8_mult/bb_reg_8" BEL
        "MCU/u1_plasma/u1_cpu/u8_mult/bb_reg_7" BEL
        "MCU/u1_plasma/u1_cpu/u8_mult/bb_reg_6" BEL
        "MCU/u1_plasma/u1_cpu/u8_mult/bb_reg_5" BEL
        "MCU/u1_plasma/u1_cpu/u8_mult/bb_reg_4" BEL
        "MCU/u1_plasma/u1_cpu/u8_mult/bb_reg_3" BEL
        "MCU/u1_plasma/u1_cpu/u8_mult/bb_reg_2" BEL
        "MCU/u1_plasma/u1_cpu/u8_mult/bb_reg_1" BEL
        "MCU/u1_plasma/u1_cpu/u8_mult/bb_reg_0" BEL
        "MCU/u1_plasma/u1_cpu/u8_mult/sign_reg" BEL
        "MCU/u1_plasma/u1_cpu/u8_mult/sign2_reg" BEL
        "MCU/u1_plasma/u1_cpu/u8_mult/lower_reg_31" BEL
        "MCU/u1_plasma/u1_cpu/u8_mult/lower_reg_30" BEL
        "MCU/u1_plasma/u1_cpu/u8_mult/lower_reg_29" BEL
        "MCU/u1_plasma/u1_cpu/u8_mult/lower_reg_28" BEL
        "MCU/u1_plasma/u1_cpu/u8_mult/lower_reg_27" BEL
        "MCU/u1_plasma/u1_cpu/u8_mult/lower_reg_26" BEL
        "MCU/u1_plasma/u1_cpu/u8_mult/lower_reg_25" BEL
        "MCU/u1_plasma/u1_cpu/u8_mult/lower_reg_24" BEL
        "MCU/u1_plasma/u1_cpu/u8_mult/lower_reg_23" BEL
        "MCU/u1_plasma/u1_cpu/u8_mult/lower_reg_22" BEL
        "MCU/u1_plasma/u1_cpu/u8_mult/lower_reg_21" BEL
        "MCU/u1_plasma/u1_cpu/u8_mult/lower_reg_20" BEL
        "MCU/u1_plasma/u1_cpu/u8_mult/lower_reg_19" BEL
        "MCU/u1_plasma/u1_cpu/u8_mult/lower_reg_18" BEL
        "MCU/u1_plasma/u1_cpu/u8_mult/lower_reg_17" BEL
        "MCU/u1_plasma/u1_cpu/u8_mult/lower_reg_16" BEL
        "MCU/u1_plasma/u1_cpu/u8_mult/lower_reg_15" BEL
        "MCU/u1_plasma/u1_cpu/u8_mult/lower_reg_14" BEL
        "MCU/u1_plasma/u1_cpu/u8_mult/lower_reg_13" BEL
        "MCU/u1_plasma/u1_cpu/u8_mult/lower_reg_12" BEL
        "MCU/u1_plasma/u1_cpu/u8_mult/lower_reg_11" BEL
        "MCU/u1_plasma/u1_cpu/u8_mult/lower_reg_10" BEL
        "MCU/u1_plasma/u1_cpu/u8_mult/lower_reg_9" BEL
        "MCU/u1_plasma/u1_cpu/u8_mult/lower_reg_8" BEL
        "MCU/u1_plasma/u1_cpu/u8_mult/lower_reg_7" BEL
        "MCU/u1_plasma/u1_cpu/u8_mult/lower_reg_6" BEL
        "MCU/u1_plasma/u1_cpu/u8_mult/lower_reg_5" BEL
        "MCU/u1_plasma/u1_cpu/u8_mult/lower_reg_4" BEL
        "MCU/u1_plasma/u1_cpu/u8_mult/lower_reg_3" BEL
        "MCU/u1_plasma/u1_cpu/u8_mult/lower_reg_2" BEL
        "MCU/u1_plasma/u1_cpu/u8_mult/lower_reg_1" BEL
        "MCU/u1_plasma/u1_cpu/u8_mult/lower_reg_0" BEL
        "MCU/u5_leds/port_reg_31" BEL "MCU/u5_leds/port_reg_30" BEL
        "MCU/u5_leds/port_reg_29" BEL "MCU/u5_leds/port_reg_28" BEL
        "MCU/u5_leds/port_reg_27" BEL "MCU/u5_leds/port_reg_26" BEL
        "MCU/u5_leds/port_reg_25" BEL "MCU/u5_leds/port_reg_24" BEL
        "MCU/u5_leds/port_reg_23" BEL "MCU/u5_leds/port_reg_22" BEL
        "MCU/u5_leds/port_reg_21" BEL "MCU/u5_leds/port_reg_20" BEL
        "MCU/u5_leds/port_reg_19" BEL "MCU/u5_leds/port_reg_18" BEL
        "MCU/u5_leds/port_reg_17" BEL "MCU/u5_leds/port_reg_16" BEL
        "MCU/u5_leds/port_reg_15" BEL "MCU/u5_leds/port_reg_14" BEL
        "MCU/u5_leds/port_reg_13" BEL "MCU/u5_leds/port_reg_12" BEL
        "MCU/u5_leds/port_reg_11" BEL "MCU/u5_leds/port_reg_10" BEL
        "MCU/u5_leds/port_reg_9" BEL "MCU/u5_leds/port_reg_8" BEL
        "MCU/u5_leds/port_reg_7" BEL "MCU/u5_leds/port_reg_6" BEL
        "MCU/u5_leds/port_reg_5" BEL "MCU/u5_leds/port_reg_4" BEL
        "MCU/u5_leds/port_reg_3" BEL "MCU/u5_leds/port_reg_2" BEL
        "MCU/u5_leds/port_reg_1" BEL "MCU/u5_leds/port_reg_0" BEL
        "MCU/u6_pmod/u1_in/reg_i_7" BEL "MCU/u6_pmod/u1_in/reg_i_6" BEL
        "MCU/u6_pmod/u1_in/reg_i_5" BEL "MCU/u6_pmod/u1_in/reg_i_4" BEL
        "MCU/u6_pmod/u1_in/reg_i_3" BEL "MCU/u6_pmod/u1_in/reg_i_2" BEL
        "MCU/u6_pmod/u1_in/reg_i_1" BEL "MCU/u6_pmod/u1_in/reg_i_0" BEL
        "MCU/DDR_RAM.u3_memCache/mig_read_busy" BEL
        "MCU/u4_uart/UART_CORE/uartTX" BEL "MCU/u1_plasma/u1_cpu/intr_signal"
        BEL "MCU/u1_plasma/u1_cpu/u2_mem_ctrl/mem_state_reg" BEL
        "MCU/u1_plasma/u1_cpu/u4_reg_bank/intr_enable_reg" BEL
        "MCU/u1_plasma/u1_cpu/u8_mult/mode_reg" BEL
        "MCU/u1_plasma/u1_cpu/u8_mult/negate_reg" BEL
        "MCU/u6_pmod/u1_in/counters_0_0" BEL "MCU/u6_pmod/u1_in/counters_7_0"
        BEL "MCU/u6_pmod/u1_in/counters_5_0" BEL
        "MCU/u6_pmod/u1_in/counters_6_0" BEL "MCU/u6_pmod/u1_in/counters_4_0"
        BEL "MCU/u6_pmod/u1_in/counters_2_0" BEL
        "MCU/u6_pmod/u1_in/counters_3_0" BEL "MCU/u6_pmod/u1_in/counters_1_0"
        BEL "MCU/u4_uart/BIDIR_BUFFER/io_tx_we" BEL
        "MCU/u4_uart/UART_CORE/data_avail" BEL
        "MCU/u1_plasma/u1_cpu/u8_mult/upper_reg_31" BEL
        "MCU/u1_plasma/u1_cpu/u8_mult/upper_reg_30" BEL
        "MCU/u1_plasma/u1_cpu/u8_mult/upper_reg_28" BEL
        "MCU/u1_plasma/u1_cpu/u8_mult/upper_reg_3" BEL
        "MCU/u1_plasma/u1_cpu/u8_mult/upper_reg_0" BEL
        "MCU/u1_plasma/u1_cpu/u8_mult/upper_reg_29" BEL
        "MCU/u1_plasma/u1_cpu/u8_mult/upper_reg_27" BEL
        "MCU/u1_plasma/u1_cpu/u8_mult/upper_reg_26" BEL
        "MCU/u1_plasma/u1_cpu/u8_mult/upper_reg_25" BEL
        "MCU/u1_plasma/u1_cpu/u8_mult/upper_reg_24" BEL
        "MCU/u1_plasma/u1_cpu/u8_mult/upper_reg_23" BEL
        "MCU/u1_plasma/u1_cpu/u8_mult/upper_reg_22" BEL
        "MCU/u1_plasma/u1_cpu/u8_mult/upper_reg_21" BEL
        "MCU/u1_plasma/u1_cpu/u8_mult/upper_reg_20" BEL
        "MCU/u1_plasma/u1_cpu/u8_mult/upper_reg_19" BEL
        "MCU/u1_plasma/u1_cpu/u8_mult/upper_reg_18" BEL
        "MCU/u1_plasma/u1_cpu/u8_mult/upper_reg_17" BEL
        "MCU/u1_plasma/u1_cpu/u8_mult/upper_reg_16" BEL
        "MCU/u1_plasma/u1_cpu/u8_mult/upper_reg_15" BEL
        "MCU/u1_plasma/u1_cpu/u8_mult/upper_reg_14" BEL
        "MCU/u1_plasma/u1_cpu/u8_mult/upper_reg_13" BEL
        "MCU/u1_plasma/u1_cpu/u8_mult/upper_reg_12" BEL
        "MCU/u1_plasma/u1_cpu/u8_mult/upper_reg_11" BEL
        "MCU/u1_plasma/u1_cpu/u8_mult/upper_reg_10" BEL
        "MCU/u1_plasma/u1_cpu/u8_mult/upper_reg_9" BEL
        "MCU/u1_plasma/u1_cpu/u8_mult/upper_reg_8" BEL
        "MCU/u1_plasma/u1_cpu/u8_mult/upper_reg_7" BEL
        "MCU/u1_plasma/u1_cpu/u8_mult/upper_reg_6" BEL
        "MCU/u1_plasma/u1_cpu/u8_mult/upper_reg_5" BEL
        "MCU/u1_plasma/u1_cpu/u8_mult/upper_reg_4" BEL
        "MCU/u1_plasma/u1_cpu/u8_mult/upper_reg_2" BEL
        "MCU/u1_plasma/u1_cpu/u8_mult/upper_reg_1" BEL
        "MCU/u9_random/randomValue_31" BEL "MCU/u9_random/randomValue_30" BEL
        "MCU/u9_random/randomValue_29" BEL "MCU/u9_random/randomValue_28" BEL
        "MCU/u9_random/randomValue_27" BEL "MCU/u9_random/randomValue_26" BEL
        "MCU/u9_random/randomValue_25" BEL "MCU/u9_random/randomValue_24" BEL
        "MCU/u9_random/randomValue_23" BEL "MCU/u9_random/randomValue_22" BEL
        "MCU/u9_random/randomValue_21" BEL "MCU/u9_random/randomValue_20" BEL
        "MCU/u9_random/randomValue_19" BEL "MCU/u9_random/randomValue_18" BEL
        "MCU/u9_random/randomValue_17" BEL "MCU/u9_random/randomValue_16" BEL
        "MCU/u9_random/randomValue_15" BEL "MCU/u9_random/randomValue_14" BEL
        "MCU/u9_random/randomValue_13" BEL "MCU/u9_random/randomValue_12" BEL
        "MCU/u9_random/randomValue_11" BEL "MCU/u9_random/randomValue_10" BEL
        "MCU/u9_random/randomValue_9" BEL "MCU/u9_random/randomValue_8" BEL
        "MCU/u9_random/randomValue_7" BEL "MCU/u9_random/randomValue_6" BEL
        "MCU/u9_random/randomValue_5" BEL "MCU/u9_random/randomValue_4" BEL
        "MCU/u9_random/randomValue_3" BEL "MCU/u9_random/randomValue_2" BEL
        "MCU/u9_random/randomValue_1" BEL "MCU/u9_random/randomValue_0" BEL
        "MCU/u1_plasma/u1_cpu/u8_mult/mode_reg_1" BEL
        "MCU/u1_plasma/u1_cpu/intr_signal_1" BEL
        "MCU/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_15_1" BEL
        "MCU/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_30_1" BEL
        "MCU/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_28_1" BEL
        "MCU/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_27_1" BEL
        "MCU/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_31_1" BEL
        "MCU/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_29_1" BEL
        "MCU/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_23_1" BEL
        "MCU/u1_plasma/u1_cpu/intr_signal_2" BEL
        "MCU/u1_plasma/u1_cpu/intr_signal_3" BEL
        "MCU/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_30_2" BEL
        "MCU/u1_plasma/u1_cpu/intr_signal_4" BEL
        "MCU/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_27_2" BEL
        "MCU/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_23_2" BEL
        "MCU/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_31_2" BEL
        "MCU/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_15_2" BEL
        "MCU/u1_plasma/u1_cpu/u8_mult/mode_reg_2" BEL
        "MCU/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_30_3" BEL
        "MCU/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_26_1" BEL
        "MCU/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_29_2" BEL
        "MCU/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_28_2" BEL
        "MCU/u1_plasma/u1_cpu/intr_signal_5" BEL
        "MCU/u6_pmod/u1_in/port_reg_7" BEL "MCU/u6_pmod/tris_7" BEL
        "MCU/u6_pmod/u2_out/port_reg_7" BEL "MCU/u6_pmod/u1_in/port_reg_6" BEL
        "MCU/u6_pmod/tris_6" BEL "MCU/u6_pmod/u2_out/port_reg_6" BEL
        "MCU/u6_pmod/u1_in/port_reg_5" BEL "MCU/u6_pmod/tris_5" BEL
        "MCU/u6_pmod/u2_out/port_reg_5" BEL "MCU/u6_pmod/u1_in/port_reg_4" BEL
        "MCU/u6_pmod/tris_4" BEL "MCU/u6_pmod/u2_out/port_reg_4" BEL
        "MCU/u6_pmod/u1_in/port_reg_3" BEL "MCU/u6_pmod/tris_3" BEL
        "MCU/u6_pmod/u2_out/port_reg_3" BEL "MCU/u6_pmod/u1_in/port_reg_2" BEL
        "MCU/u6_pmod/tris_2" BEL "MCU/u6_pmod/u2_out/port_reg_2" BEL
        "MCU/u6_pmod/u1_in/port_reg_1" BEL "MCU/u6_pmod/tris_1" BEL
        "MCU/u6_pmod/u2_out/port_reg_1" BEL "MCU/u6_pmod/u1_in/port_reg_0" BEL
        "MCU/u6_pmod/tris_0" BEL "MCU/u6_pmod/u2_out/port_reg_0" BEL
        "MCU/Flash_dq_in_3" BEL "MCU/Flash_tris_3" BEL "MCU/Flash_dq_out_3"
        BEL "MCU/Flash_dq_in_2" BEL "MCU/Flash_tris_2" BEL
        "MCU/Flash_dq_out_2" BEL "MCU/Flash_dq_in_1" BEL "MCU/Flash_tris_1"
        BEL "MCU/Flash_dq_out_1" BEL "MCU/Flash_dq_in_0" BEL
        "MCU/Flash_tris_0" BEL "MCU/Flash_dq_out_0" PIN
        "MCU/u1_plasma/NOT_SIM.u2_prog_ram/RAMB16_S9_inst0_pins<11>" PIN
        "MCU/u1_plasma/NOT_SIM.u2_prog_ram/RAMB16_S9_inst1_pins<11>" PIN
        "MCU/u1_plasma/NOT_SIM.u2_prog_ram/RAMB16_S9_inst2_pins<11>" PIN
        "MCU/u1_plasma/NOT_SIM.u2_prog_ram/RAMB16_S9_inst3_pins<11>" PIN
        "MCU/u1_plasma/u3_ram/Mram_ram_04_pins<13>" PIN
        "MCU/u1_plasma/u3_ram/Mram_ram_03_pins<13>" PIN
        "MCU/u1_plasma/u3_ram/Mram_ram_02_pins<13>" PIN
        "MCU/u1_plasma/u3_ram/Mram_ram_01_pins<13>" PIN
        "MCU/u1_plasma/u3_ram/Mram_ram_14_pins<13>" PIN
        "MCU/u1_plasma/u3_ram/Mram_ram_13_pins<13>" PIN
        "MCU/u1_plasma/u3_ram/Mram_ram_11_pins<13>" PIN
        "MCU/u1_plasma/u3_ram/Mram_ram_24_pins<13>" PIN
        "MCU/u1_plasma/u3_ram/Mram_ram_12_pins<13>" PIN
        "MCU/u1_plasma/u3_ram/Mram_ram_23_pins<13>" PIN
        "MCU/u1_plasma/u3_ram/Mram_ram_22_pins<13>" PIN
        "MCU/u1_plasma/u3_ram/Mram_ram_21_pins<13>" PIN
        "MCU/u1_plasma/u3_ram/Mram_ram_34_pins<13>" PIN
        "MCU/u1_plasma/u3_ram/Mram_ram_33_pins<13>" PIN
        "MCU/u1_plasma/u3_ram/Mram_ram_32_pins<13>" PIN
        "MCU/u1_plasma/u3_ram/Mram_ram_31_pins<13>" PIN
        "MCU/DDR_RAM.u3_memCache/u1_cache/Mram_ram_0_pins<20>" PIN
        "MCU/DDR_RAM.u3_memCache/u1_cache/Mram_ram_0_pins<21>" PIN
        "MCU/DDR_RAM.u3_memCache/u1_cache/Mram_ram_1_pins<20>" PIN
        "MCU/DDR_RAM.u3_memCache/u1_cache/Mram_ram_1_pins<21>" PIN
        "MCU/DDR_RAM.u3_memCache/u1_cache/Mram_ram_3_pins<20>" PIN
        "MCU/DDR_RAM.u3_memCache/u1_cache/Mram_ram_3_pins<21>" PIN
        "MCU/DDR_RAM.u3_memCache/u1_cache/Mram_ram_2_pins<20>" PIN
        "MCU/DDR_RAM.u3_memCache/u1_cache/Mram_ram_2_pins<21>" BEL
        "MCU/u4_uart/BIDIR_BUFFER/Mshreg_tx_fifo_empty_cc2" BEL
        "MCU/u4_uart/BIDIR_BUFFER/tx_fifo_empty_cc2" BEL
        "MCU/u4_uart/BIDIR_BUFFER/Mshreg_rx_fifo_full_cc2" BEL
        "MCU/u4_uart/BIDIR_BUFFER/rx_fifo_full_cc2" BEL
        "MCU/u4_uart/BIDIR_BUFFER/RX_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i"
        BEL
        "MCU/u4_uart/BIDIR_BUFFER/RX_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i"
        BEL
        "MCU/u4_uart/BIDIR_BUFFER/RX_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i"
        BEL
        "MCU/u4_uart/BIDIR_BUFFER/RX_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i"
        BEL
        "MCU/u4_uart/BIDIR_BUFFER/RX_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/RST_FULL_GEN"
        BEL
        "MCU/u4_uart/BIDIR_BUFFER/RX_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d2"
        BEL
        "MCU/u4_uart/BIDIR_BUFFER/RX_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_d2"
        BEL
        "MCU/u4_uart/BIDIR_BUFFER/RX_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d3"
        BEL
        "MCU/u4_uart/BIDIR_BUFFER/RX_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d1"
        BEL
        "MCU/u4_uart/BIDIR_BUFFER/RX_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_d1"
        BEL
        "MCU/u4_uart/BIDIR_BUFFER/RX_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d2"
        BEL
        "MCU/u4_uart/BIDIR_BUFFER/RX_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2"
        BEL
        "MCU/u4_uart/BIDIR_BUFFER/RX_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1"
        BEL
        "MCU/u4_uart/BIDIR_BUFFER/RX_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg"
        BEL
        "MCU/u4_uart/BIDIR_BUFFER/RX_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1"
        BEL
        "MCU/u4_uart/BIDIR_BUFFER/RX_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0"
        BEL
        "MCU/u4_uart/BIDIR_BUFFER/RX_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d1"
        BEL
        "MCU/u4_uart/BIDIR_BUFFER/RX_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_10"
        BEL
        "MCU/u4_uart/BIDIR_BUFFER/RX_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_9"
        BEL
        "MCU/u4_uart/BIDIR_BUFFER/RX_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_8"
        BEL
        "MCU/u4_uart/BIDIR_BUFFER/RX_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_7"
        BEL
        "MCU/u4_uart/BIDIR_BUFFER/RX_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_6"
        BEL
        "MCU/u4_uart/BIDIR_BUFFER/RX_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_5"
        BEL
        "MCU/u4_uart/BIDIR_BUFFER/RX_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_4"
        BEL
        "MCU/u4_uart/BIDIR_BUFFER/RX_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_3"
        BEL
        "MCU/u4_uart/BIDIR_BUFFER/RX_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_2"
        BEL
        "MCU/u4_uart/BIDIR_BUFFER/RX_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_1"
        BEL
        "MCU/u4_uart/BIDIR_BUFFER/RX_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_0"
        BEL
        "MCU/u4_uart/BIDIR_BUFFER/RX_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_10"
        BEL
        "MCU/u4_uart/BIDIR_BUFFER/RX_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_9"
        BEL
        "MCU/u4_uart/BIDIR_BUFFER/RX_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_8"
        BEL
        "MCU/u4_uart/BIDIR_BUFFER/RX_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_7"
        BEL
        "MCU/u4_uart/BIDIR_BUFFER/RX_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_6"
        BEL
        "MCU/u4_uart/BIDIR_BUFFER/RX_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_5"
        BEL
        "MCU/u4_uart/BIDIR_BUFFER/RX_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_4"
        BEL
        "MCU/u4_uart/BIDIR_BUFFER/RX_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_3"
        BEL
        "MCU/u4_uart/BIDIR_BUFFER/RX_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_2"
        BEL
        "MCU/u4_uart/BIDIR_BUFFER/RX_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_1"
        BEL
        "MCU/u4_uart/BIDIR_BUFFER/RX_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_10"
        BEL
        "MCU/u4_uart/BIDIR_BUFFER/RX_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_9"
        BEL
        "MCU/u4_uart/BIDIR_BUFFER/RX_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_8"
        BEL
        "MCU/u4_uart/BIDIR_BUFFER/RX_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_7"
        BEL
        "MCU/u4_uart/BIDIR_BUFFER/RX_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_6"
        BEL
        "MCU/u4_uart/BIDIR_BUFFER/RX_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_5"
        BEL
        "MCU/u4_uart/BIDIR_BUFFER/RX_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_4"
        BEL
        "MCU/u4_uart/BIDIR_BUFFER/RX_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_3"
        BEL
        "MCU/u4_uart/BIDIR_BUFFER/RX_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_2"
        BEL
        "MCU/u4_uart/BIDIR_BUFFER/RX_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_10"
        BEL
        "MCU/u4_uart/BIDIR_BUFFER/RX_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_9"
        BEL
        "MCU/u4_uart/BIDIR_BUFFER/RX_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_8"
        BEL
        "MCU/u4_uart/BIDIR_BUFFER/RX_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_7"
        BEL
        "MCU/u4_uart/BIDIR_BUFFER/RX_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_6"
        BEL
        "MCU/u4_uart/BIDIR_BUFFER/RX_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_5"
        BEL
        "MCU/u4_uart/BIDIR_BUFFER/RX_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_4"
        BEL
        "MCU/u4_uart/BIDIR_BUFFER/RX_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_3"
        BEL
        "MCU/u4_uart/BIDIR_BUFFER/RX_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_2"
        BEL
        "MCU/u4_uart/BIDIR_BUFFER/RX_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_1"
        BEL
        "MCU/u4_uart/BIDIR_BUFFER/RX_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_0"
        BEL
        "MCU/u4_uart/BIDIR_BUFFER/RX_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_10"
        BEL
        "MCU/u4_uart/BIDIR_BUFFER/RX_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_9"
        BEL
        "MCU/u4_uart/BIDIR_BUFFER/RX_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_8"
        BEL
        "MCU/u4_uart/BIDIR_BUFFER/RX_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_7"
        BEL
        "MCU/u4_uart/BIDIR_BUFFER/RX_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_6"
        BEL
        "MCU/u4_uart/BIDIR_BUFFER/RX_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_5"
        BEL
        "MCU/u4_uart/BIDIR_BUFFER/RX_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_4"
        BEL
        "MCU/u4_uart/BIDIR_BUFFER/RX_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_3"
        BEL
        "MCU/u4_uart/BIDIR_BUFFER/RX_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_2"
        BEL
        "MCU/u4_uart/BIDIR_BUFFER/RX_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_1"
        BEL
        "MCU/u4_uart/BIDIR_BUFFER/RX_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_10"
        BEL
        "MCU/u4_uart/BIDIR_BUFFER/RX_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_9"
        BEL
        "MCU/u4_uart/BIDIR_BUFFER/RX_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_8"
        BEL
        "MCU/u4_uart/BIDIR_BUFFER/RX_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_7"
        BEL
        "MCU/u4_uart/BIDIR_BUFFER/RX_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_6"
        BEL
        "MCU/u4_uart/BIDIR_BUFFER/RX_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_5"
        BEL
        "MCU/u4_uart/BIDIR_BUFFER/RX_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_4"
        BEL
        "MCU/u4_uart/BIDIR_BUFFER/RX_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_3"
        BEL
        "MCU/u4_uart/BIDIR_BUFFER/RX_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_2"
        BEL
        "MCU/u4_uart/BIDIR_BUFFER/RX_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_1"
        BEL
        "MCU/u4_uart/BIDIR_BUFFER/RX_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_0"
        BEL
        "MCU/u4_uart/BIDIR_BUFFER/RX_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_10"
        BEL
        "MCU/u4_uart/BIDIR_BUFFER/RX_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_9"
        BEL
        "MCU/u4_uart/BIDIR_BUFFER/RX_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_8"
        BEL
        "MCU/u4_uart/BIDIR_BUFFER/RX_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_7"
        BEL
        "MCU/u4_uart/BIDIR_BUFFER/RX_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_6"
        BEL
        "MCU/u4_uart/BIDIR_BUFFER/RX_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_5"
        BEL
        "MCU/u4_uart/BIDIR_BUFFER/RX_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_4"
        BEL
        "MCU/u4_uart/BIDIR_BUFFER/RX_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_3"
        BEL
        "MCU/u4_uart/BIDIR_BUFFER/RX_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_2"
        BEL
        "MCU/u4_uart/BIDIR_BUFFER/RX_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_1"
        BEL
        "MCU/u4_uart/BIDIR_BUFFER/RX_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_0"
        BEL
        "MCU/u4_uart/BIDIR_BUFFER/RX_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_last_10"
        BEL
        "MCU/u4_uart/BIDIR_BUFFER/RX_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_last_9"
        BEL
        "MCU/u4_uart/BIDIR_BUFFER/RX_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_last_8"
        BEL
        "MCU/u4_uart/BIDIR_BUFFER/RX_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_last_7"
        BEL
        "MCU/u4_uart/BIDIR_BUFFER/RX_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_last_6"
        BEL
        "MCU/u4_uart/BIDIR_BUFFER/RX_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_last_5"
        BEL
        "MCU/u4_uart/BIDIR_BUFFER/RX_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_last_4"
        BEL
        "MCU/u4_uart/BIDIR_BUFFER/RX_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_last_3"
        BEL
        "MCU/u4_uart/BIDIR_BUFFER/RX_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_last_2"
        BEL
        "MCU/u4_uart/BIDIR_BUFFER/RX_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_last_1"
        BEL
        "MCU/u4_uart/BIDIR_BUFFER/RX_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_last_0"
        BEL
        "MCU/u4_uart/BIDIR_BUFFER/RX_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_last_10"
        BEL
        "MCU/u4_uart/BIDIR_BUFFER/RX_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_last_9"
        BEL
        "MCU/u4_uart/BIDIR_BUFFER/RX_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_last_8"
        BEL
        "MCU/u4_uart/BIDIR_BUFFER/RX_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_last_7"
        BEL
        "MCU/u4_uart/BIDIR_BUFFER/RX_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_last_6"
        BEL
        "MCU/u4_uart/BIDIR_BUFFER/RX_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_last_5"
        BEL
        "MCU/u4_uart/BIDIR_BUFFER/RX_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_last_4"
        BEL
        "MCU/u4_uart/BIDIR_BUFFER/RX_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_last_3"
        BEL
        "MCU/u4_uart/BIDIR_BUFFER/RX_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_last_2"
        BEL
        "MCU/u4_uart/BIDIR_BUFFER/RX_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_last_1"
        BEL
        "MCU/u4_uart/BIDIR_BUFFER/RX_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_last_0"
        BEL
        "MCU/u4_uart/BIDIR_BUFFER/RX_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_10"
        BEL
        "MCU/u4_uart/BIDIR_BUFFER/RX_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_9"
        BEL
        "MCU/u4_uart/BIDIR_BUFFER/RX_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_8"
        BEL
        "MCU/u4_uart/BIDIR_BUFFER/RX_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_7"
        BEL
        "MCU/u4_uart/BIDIR_BUFFER/RX_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_6"
        BEL
        "MCU/u4_uart/BIDIR_BUFFER/RX_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_5"
        BEL
        "MCU/u4_uart/BIDIR_BUFFER/RX_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_4"
        BEL
        "MCU/u4_uart/BIDIR_BUFFER/RX_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_3"
        BEL
        "MCU/u4_uart/BIDIR_BUFFER/RX_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_2"
        BEL
        "MCU/u4_uart/BIDIR_BUFFER/RX_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_1"
        BEL
        "MCU/u4_uart/BIDIR_BUFFER/RX_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_0"
        BEL
        "MCU/u4_uart/BIDIR_BUFFER/RX_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_10"
        BEL
        "MCU/u4_uart/BIDIR_BUFFER/RX_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_9"
        BEL
        "MCU/u4_uart/BIDIR_BUFFER/RX_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_8"
        BEL
        "MCU/u4_uart/BIDIR_BUFFER/RX_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_7"
        BEL
        "MCU/u4_uart/BIDIR_BUFFER/RX_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_6"
        BEL
        "MCU/u4_uart/BIDIR_BUFFER/RX_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_5"
        BEL
        "MCU/u4_uart/BIDIR_BUFFER/RX_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_4"
        BEL
        "MCU/u4_uart/BIDIR_BUFFER/RX_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_3"
        BEL
        "MCU/u4_uart/BIDIR_BUFFER/RX_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_2"
        BEL
        "MCU/u4_uart/BIDIR_BUFFER/RX_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_1"
        BEL
        "MCU/u4_uart/BIDIR_BUFFER/RX_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_0"
        BEL
        "MCU/u4_uart/BIDIR_BUFFER/RX_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_10"
        BEL
        "MCU/u4_uart/BIDIR_BUFFER/RX_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_9"
        BEL
        "MCU/u4_uart/BIDIR_BUFFER/RX_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_8"
        BEL
        "MCU/u4_uart/BIDIR_BUFFER/RX_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_7"
        BEL
        "MCU/u4_uart/BIDIR_BUFFER/RX_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_6"
        BEL
        "MCU/u4_uart/BIDIR_BUFFER/RX_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_5"
        BEL
        "MCU/u4_uart/BIDIR_BUFFER/RX_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_4"
        BEL
        "MCU/u4_uart/BIDIR_BUFFER/RX_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_3"
        BEL
        "MCU/u4_uart/BIDIR_BUFFER/RX_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_2"
        BEL
        "MCU/u4_uart/BIDIR_BUFFER/RX_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_1"
        BEL
        "MCU/u4_uart/BIDIR_BUFFER/RX_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_0"
        BEL
        "MCU/u4_uart/BIDIR_BUFFER/RX_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_10"
        BEL
        "MCU/u4_uart/BIDIR_BUFFER/RX_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_9"
        BEL
        "MCU/u4_uart/BIDIR_BUFFER/RX_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_8"
        BEL
        "MCU/u4_uart/BIDIR_BUFFER/RX_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_7"
        BEL
        "MCU/u4_uart/BIDIR_BUFFER/RX_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_6"
        BEL
        "MCU/u4_uart/BIDIR_BUFFER/RX_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_5"
        BEL
        "MCU/u4_uart/BIDIR_BUFFER/RX_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_4"
        BEL
        "MCU/u4_uart/BIDIR_BUFFER/RX_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_3"
        BEL
        "MCU/u4_uart/BIDIR_BUFFER/RX_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_2"
        BEL
        "MCU/u4_uart/BIDIR_BUFFER/RX_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_1"
        BEL
        "MCU/u4_uart/BIDIR_BUFFER/RX_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_0"
        BEL
        "MCU/u4_uart/BIDIR_BUFFER/RX_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg"
        PIN
        "MCU/u4_uart/BIDIR_BUFFER/RX_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>"
        PIN
        "MCU/u4_uart/BIDIR_BUFFER/RX_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>"
        BEL
        "MCU/u4_uart/BIDIR_BUFFER/TX_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i"
        BEL
        "MCU/u4_uart/BIDIR_BUFFER/TX_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i"
        BEL
        "MCU/u4_uart/BIDIR_BUFFER/TX_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i"
        BEL
        "MCU/u4_uart/BIDIR_BUFFER/TX_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i"
        BEL
        "MCU/u4_uart/BIDIR_BUFFER/TX_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/RST_FULL_GEN"
        BEL
        "MCU/u4_uart/BIDIR_BUFFER/TX_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d2"
        BEL
        "MCU/u4_uart/BIDIR_BUFFER/TX_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_d2"
        BEL
        "MCU/u4_uart/BIDIR_BUFFER/TX_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d3"
        BEL
        "MCU/u4_uart/BIDIR_BUFFER/TX_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d1"
        BEL
        "MCU/u4_uart/BIDIR_BUFFER/TX_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_d1"
        BEL
        "MCU/u4_uart/BIDIR_BUFFER/TX_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d2"
        BEL
        "MCU/u4_uart/BIDIR_BUFFER/TX_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2"
        BEL
        "MCU/u4_uart/BIDIR_BUFFER/TX_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1"
        BEL
        "MCU/u4_uart/BIDIR_BUFFER/TX_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg"
        BEL
        "MCU/u4_uart/BIDIR_BUFFER/TX_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1"
        BEL
        "MCU/u4_uart/BIDIR_BUFFER/TX_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0"
        BEL
        "MCU/u4_uart/BIDIR_BUFFER/TX_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d1"
        BEL
        "MCU/u4_uart/BIDIR_BUFFER/TX_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_10"
        BEL
        "MCU/u4_uart/BIDIR_BUFFER/TX_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_9"
        BEL
        "MCU/u4_uart/BIDIR_BUFFER/TX_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_8"
        BEL
        "MCU/u4_uart/BIDIR_BUFFER/TX_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_7"
        BEL
        "MCU/u4_uart/BIDIR_BUFFER/TX_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_6"
        BEL
        "MCU/u4_uart/BIDIR_BUFFER/TX_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_5"
        BEL
        "MCU/u4_uart/BIDIR_BUFFER/TX_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_4"
        BEL
        "MCU/u4_uart/BIDIR_BUFFER/TX_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_3"
        BEL
        "MCU/u4_uart/BIDIR_BUFFER/TX_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_2"
        BEL
        "MCU/u4_uart/BIDIR_BUFFER/TX_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_1"
        BEL
        "MCU/u4_uart/BIDIR_BUFFER/TX_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_0"
        BEL
        "MCU/u4_uart/BIDIR_BUFFER/TX_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_10"
        BEL
        "MCU/u4_uart/BIDIR_BUFFER/TX_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_9"
        BEL
        "MCU/u4_uart/BIDIR_BUFFER/TX_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_8"
        BEL
        "MCU/u4_uart/BIDIR_BUFFER/TX_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_7"
        BEL
        "MCU/u4_uart/BIDIR_BUFFER/TX_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_6"
        BEL
        "MCU/u4_uart/BIDIR_BUFFER/TX_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_5"
        BEL
        "MCU/u4_uart/BIDIR_BUFFER/TX_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_4"
        BEL
        "MCU/u4_uart/BIDIR_BUFFER/TX_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_3"
        BEL
        "MCU/u4_uart/BIDIR_BUFFER/TX_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_2"
        BEL
        "MCU/u4_uart/BIDIR_BUFFER/TX_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_1"
        BEL
        "MCU/u4_uart/BIDIR_BUFFER/TX_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_10"
        BEL
        "MCU/u4_uart/BIDIR_BUFFER/TX_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_9"
        BEL
        "MCU/u4_uart/BIDIR_BUFFER/TX_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_8"
        BEL
        "MCU/u4_uart/BIDIR_BUFFER/TX_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_7"
        BEL
        "MCU/u4_uart/BIDIR_BUFFER/TX_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_6"
        BEL
        "MCU/u4_uart/BIDIR_BUFFER/TX_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_5"
        BEL
        "MCU/u4_uart/BIDIR_BUFFER/TX_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_4"
        BEL
        "MCU/u4_uart/BIDIR_BUFFER/TX_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_3"
        BEL
        "MCU/u4_uart/BIDIR_BUFFER/TX_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_2"
        BEL
        "MCU/u4_uart/BIDIR_BUFFER/TX_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_10"
        BEL
        "MCU/u4_uart/BIDIR_BUFFER/TX_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_9"
        BEL
        "MCU/u4_uart/BIDIR_BUFFER/TX_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_8"
        BEL
        "MCU/u4_uart/BIDIR_BUFFER/TX_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_7"
        BEL
        "MCU/u4_uart/BIDIR_BUFFER/TX_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_6"
        BEL
        "MCU/u4_uart/BIDIR_BUFFER/TX_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_5"
        BEL
        "MCU/u4_uart/BIDIR_BUFFER/TX_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_4"
        BEL
        "MCU/u4_uart/BIDIR_BUFFER/TX_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_3"
        BEL
        "MCU/u4_uart/BIDIR_BUFFER/TX_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_2"
        BEL
        "MCU/u4_uart/BIDIR_BUFFER/TX_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_1"
        BEL
        "MCU/u4_uart/BIDIR_BUFFER/TX_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_0"
        BEL
        "MCU/u4_uart/BIDIR_BUFFER/TX_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_10"
        BEL
        "MCU/u4_uart/BIDIR_BUFFER/TX_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_9"
        BEL
        "MCU/u4_uart/BIDIR_BUFFER/TX_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_8"
        BEL
        "MCU/u4_uart/BIDIR_BUFFER/TX_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_7"
        BEL
        "MCU/u4_uart/BIDIR_BUFFER/TX_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_6"
        BEL
        "MCU/u4_uart/BIDIR_BUFFER/TX_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_5"
        BEL
        "MCU/u4_uart/BIDIR_BUFFER/TX_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_4"
        BEL
        "MCU/u4_uart/BIDIR_BUFFER/TX_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_3"
        BEL
        "MCU/u4_uart/BIDIR_BUFFER/TX_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_2"
        BEL
        "MCU/u4_uart/BIDIR_BUFFER/TX_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_1"
        BEL
        "MCU/u4_uart/BIDIR_BUFFER/TX_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_10"
        BEL
        "MCU/u4_uart/BIDIR_BUFFER/TX_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_9"
        BEL
        "MCU/u4_uart/BIDIR_BUFFER/TX_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_8"
        BEL
        "MCU/u4_uart/BIDIR_BUFFER/TX_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_7"
        BEL
        "MCU/u4_uart/BIDIR_BUFFER/TX_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_6"
        BEL
        "MCU/u4_uart/BIDIR_BUFFER/TX_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_5"
        BEL
        "MCU/u4_uart/BIDIR_BUFFER/TX_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_4"
        BEL
        "MCU/u4_uart/BIDIR_BUFFER/TX_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_3"
        BEL
        "MCU/u4_uart/BIDIR_BUFFER/TX_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_2"
        BEL
        "MCU/u4_uart/BIDIR_BUFFER/TX_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_1"
        BEL
        "MCU/u4_uart/BIDIR_BUFFER/TX_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_0"
        BEL
        "MCU/u4_uart/BIDIR_BUFFER/TX_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_10"
        BEL
        "MCU/u4_uart/BIDIR_BUFFER/TX_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_9"
        BEL
        "MCU/u4_uart/BIDIR_BUFFER/TX_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_8"
        BEL
        "MCU/u4_uart/BIDIR_BUFFER/TX_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_7"
        BEL
        "MCU/u4_uart/BIDIR_BUFFER/TX_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_6"
        BEL
        "MCU/u4_uart/BIDIR_BUFFER/TX_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_5"
        BEL
        "MCU/u4_uart/BIDIR_BUFFER/TX_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_4"
        BEL
        "MCU/u4_uart/BIDIR_BUFFER/TX_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_3"
        BEL
        "MCU/u4_uart/BIDIR_BUFFER/TX_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_2"
        BEL
        "MCU/u4_uart/BIDIR_BUFFER/TX_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_1"
        BEL
        "MCU/u4_uart/BIDIR_BUFFER/TX_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_0"
        BEL
        "MCU/u4_uart/BIDIR_BUFFER/TX_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_last_10"
        BEL
        "MCU/u4_uart/BIDIR_BUFFER/TX_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_last_9"
        BEL
        "MCU/u4_uart/BIDIR_BUFFER/TX_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_last_8"
        BEL
        "MCU/u4_uart/BIDIR_BUFFER/TX_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_last_7"
        BEL
        "MCU/u4_uart/BIDIR_BUFFER/TX_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_last_6"
        BEL
        "MCU/u4_uart/BIDIR_BUFFER/TX_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_last_5"
        BEL
        "MCU/u4_uart/BIDIR_BUFFER/TX_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_last_4"
        BEL
        "MCU/u4_uart/BIDIR_BUFFER/TX_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_last_3"
        BEL
        "MCU/u4_uart/BIDIR_BUFFER/TX_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_last_2"
        BEL
        "MCU/u4_uart/BIDIR_BUFFER/TX_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_last_1"
        BEL
        "MCU/u4_uart/BIDIR_BUFFER/TX_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_last_0"
        BEL
        "MCU/u4_uart/BIDIR_BUFFER/TX_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_last_10"
        BEL
        "MCU/u4_uart/BIDIR_BUFFER/TX_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_last_9"
        BEL
        "MCU/u4_uart/BIDIR_BUFFER/TX_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_last_8"
        BEL
        "MCU/u4_uart/BIDIR_BUFFER/TX_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_last_7"
        BEL
        "MCU/u4_uart/BIDIR_BUFFER/TX_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_last_6"
        BEL
        "MCU/u4_uart/BIDIR_BUFFER/TX_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_last_5"
        BEL
        "MCU/u4_uart/BIDIR_BUFFER/TX_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_last_4"
        BEL
        "MCU/u4_uart/BIDIR_BUFFER/TX_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_last_3"
        BEL
        "MCU/u4_uart/BIDIR_BUFFER/TX_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_last_2"
        BEL
        "MCU/u4_uart/BIDIR_BUFFER/TX_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_last_1"
        BEL
        "MCU/u4_uart/BIDIR_BUFFER/TX_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_last_0"
        BEL
        "MCU/u4_uart/BIDIR_BUFFER/TX_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_10"
        BEL
        "MCU/u4_uart/BIDIR_BUFFER/TX_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_9"
        BEL
        "MCU/u4_uart/BIDIR_BUFFER/TX_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_8"
        BEL
        "MCU/u4_uart/BIDIR_BUFFER/TX_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_7"
        BEL
        "MCU/u4_uart/BIDIR_BUFFER/TX_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_6"
        BEL
        "MCU/u4_uart/BIDIR_BUFFER/TX_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_5"
        BEL
        "MCU/u4_uart/BIDIR_BUFFER/TX_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_4"
        BEL
        "MCU/u4_uart/BIDIR_BUFFER/TX_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_3"
        BEL
        "MCU/u4_uart/BIDIR_BUFFER/TX_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_2"
        BEL
        "MCU/u4_uart/BIDIR_BUFFER/TX_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_1"
        BEL
        "MCU/u4_uart/BIDIR_BUFFER/TX_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_0"
        BEL
        "MCU/u4_uart/BIDIR_BUFFER/TX_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_10"
        BEL
        "MCU/u4_uart/BIDIR_BUFFER/TX_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_9"
        BEL
        "MCU/u4_uart/BIDIR_BUFFER/TX_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_8"
        BEL
        "MCU/u4_uart/BIDIR_BUFFER/TX_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_7"
        BEL
        "MCU/u4_uart/BIDIR_BUFFER/TX_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_6"
        BEL
        "MCU/u4_uart/BIDIR_BUFFER/TX_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_5"
        BEL
        "MCU/u4_uart/BIDIR_BUFFER/TX_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_4"
        BEL
        "MCU/u4_uart/BIDIR_BUFFER/TX_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_3"
        BEL
        "MCU/u4_uart/BIDIR_BUFFER/TX_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_2"
        BEL
        "MCU/u4_uart/BIDIR_BUFFER/TX_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_1"
        BEL
        "MCU/u4_uart/BIDIR_BUFFER/TX_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_0"
        BEL
        "MCU/u4_uart/BIDIR_BUFFER/TX_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_10"
        BEL
        "MCU/u4_uart/BIDIR_BUFFER/TX_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_9"
        BEL
        "MCU/u4_uart/BIDIR_BUFFER/TX_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_8"
        BEL
        "MCU/u4_uart/BIDIR_BUFFER/TX_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_7"
        BEL
        "MCU/u4_uart/BIDIR_BUFFER/TX_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_6"
        BEL
        "MCU/u4_uart/BIDIR_BUFFER/TX_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_5"
        BEL
        "MCU/u4_uart/BIDIR_BUFFER/TX_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_4"
        BEL
        "MCU/u4_uart/BIDIR_BUFFER/TX_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_3"
        BEL
        "MCU/u4_uart/BIDIR_BUFFER/TX_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_2"
        BEL
        "MCU/u4_uart/BIDIR_BUFFER/TX_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_1"
        BEL
        "MCU/u4_uart/BIDIR_BUFFER/TX_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_0"
        BEL
        "MCU/u4_uart/BIDIR_BUFFER/TX_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_10"
        BEL
        "MCU/u4_uart/BIDIR_BUFFER/TX_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_9"
        BEL
        "MCU/u4_uart/BIDIR_BUFFER/TX_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_8"
        BEL
        "MCU/u4_uart/BIDIR_BUFFER/TX_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_7"
        BEL
        "MCU/u4_uart/BIDIR_BUFFER/TX_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_6"
        BEL
        "MCU/u4_uart/BIDIR_BUFFER/TX_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_5"
        BEL
        "MCU/u4_uart/BIDIR_BUFFER/TX_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_4"
        BEL
        "MCU/u4_uart/BIDIR_BUFFER/TX_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_3"
        BEL
        "MCU/u4_uart/BIDIR_BUFFER/TX_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_2"
        BEL
        "MCU/u4_uart/BIDIR_BUFFER/TX_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_1"
        BEL
        "MCU/u4_uart/BIDIR_BUFFER/TX_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_0"
        BEL
        "MCU/u4_uart/BIDIR_BUFFER/TX_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg"
        PIN
        "MCU/u4_uart/BIDIR_BUFFER/TX_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>"
        PIN
        "MCU/u4_uart/BIDIR_BUFFER/TX_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>"
        BEL
        "MCU/FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i"
        BEL
        "MCU/FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i"
        BEL
        "MCU/FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i"
        BEL
        "MCU/FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i"
        BEL
        "MCU/FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/RST_FULL_GEN"
        BEL
        "MCU/FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d2"
        BEL
        "MCU/FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_d2"
        BEL
        "MCU/FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d3"
        BEL
        "MCU/FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d1"
        BEL
        "MCU/FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_d1"
        BEL
        "MCU/FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d2"
        BEL
        "MCU/FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2"
        BEL
        "MCU/FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1"
        BEL
        "MCU/FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg"
        BEL
        "MCU/FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1"
        BEL
        "MCU/FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0"
        BEL
        "MCU/FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d1"
        BEL
        "MCU/FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_10"
        BEL
        "MCU/FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_9"
        BEL
        "MCU/FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_8"
        BEL
        "MCU/FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_7"
        BEL
        "MCU/FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_6"
        BEL
        "MCU/FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_5"
        BEL
        "MCU/FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_4"
        BEL
        "MCU/FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_3"
        BEL
        "MCU/FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_2"
        BEL
        "MCU/FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_1"
        BEL
        "MCU/FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_0"
        BEL
        "MCU/FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_10"
        BEL
        "MCU/FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_9"
        BEL
        "MCU/FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_8"
        BEL
        "MCU/FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_7"
        BEL
        "MCU/FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_6"
        BEL
        "MCU/FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_5"
        BEL
        "MCU/FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_4"
        BEL
        "MCU/FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_3"
        BEL
        "MCU/FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_2"
        BEL
        "MCU/FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_1"
        BEL
        "MCU/FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_10"
        BEL
        "MCU/FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_9"
        BEL
        "MCU/FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_8"
        BEL
        "MCU/FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_7"
        BEL
        "MCU/FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_6"
        BEL
        "MCU/FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_5"
        BEL
        "MCU/FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_4"
        BEL
        "MCU/FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_3"
        BEL
        "MCU/FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_2"
        BEL
        "MCU/FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_10"
        BEL
        "MCU/FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_9"
        BEL
        "MCU/FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_8"
        BEL
        "MCU/FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_7"
        BEL
        "MCU/FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_6"
        BEL
        "MCU/FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_5"
        BEL
        "MCU/FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_4"
        BEL
        "MCU/FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_3"
        BEL
        "MCU/FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_2"
        BEL
        "MCU/FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_1"
        BEL
        "MCU/FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_0"
        BEL
        "MCU/FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_10"
        BEL
        "MCU/FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_9"
        BEL
        "MCU/FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_8"
        BEL
        "MCU/FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_7"
        BEL
        "MCU/FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_6"
        BEL
        "MCU/FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_5"
        BEL
        "MCU/FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_4"
        BEL
        "MCU/FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_3"
        BEL
        "MCU/FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_2"
        BEL
        "MCU/FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_1"
        BEL
        "MCU/FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_10"
        BEL
        "MCU/FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_9"
        BEL
        "MCU/FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_8"
        BEL
        "MCU/FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_7"
        BEL
        "MCU/FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_6"
        BEL
        "MCU/FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_5"
        BEL
        "MCU/FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_4"
        BEL
        "MCU/FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_3"
        BEL
        "MCU/FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_2"
        BEL
        "MCU/FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_1"
        BEL
        "MCU/FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_0"
        BEL
        "MCU/FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_10"
        BEL
        "MCU/FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_9"
        BEL
        "MCU/FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_8"
        BEL
        "MCU/FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_7"
        BEL
        "MCU/FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_6"
        BEL
        "MCU/FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_5"
        BEL
        "MCU/FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_4"
        BEL
        "MCU/FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_3"
        BEL
        "MCU/FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_2"
        BEL
        "MCU/FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_1"
        BEL
        "MCU/FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_0"
        BEL
        "MCU/FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_last_10"
        BEL
        "MCU/FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_last_9"
        BEL
        "MCU/FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_last_8"
        BEL
        "MCU/FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_last_7"
        BEL
        "MCU/FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_last_6"
        BEL
        "MCU/FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_last_5"
        BEL
        "MCU/FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_last_4"
        BEL
        "MCU/FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_last_3"
        BEL
        "MCU/FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_last_2"
        BEL
        "MCU/FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_last_1"
        BEL
        "MCU/FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_last_0"
        BEL
        "MCU/FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_last_10"
        BEL
        "MCU/FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_last_9"
        BEL
        "MCU/FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_last_8"
        BEL
        "MCU/FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_last_7"
        BEL
        "MCU/FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_last_6"
        BEL
        "MCU/FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_last_5"
        BEL
        "MCU/FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_last_4"
        BEL
        "MCU/FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_last_3"
        BEL
        "MCU/FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_last_2"
        BEL
        "MCU/FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_last_1"
        BEL
        "MCU/FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_last_0"
        BEL
        "MCU/FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_10"
        BEL
        "MCU/FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_9"
        BEL
        "MCU/FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_8"
        BEL
        "MCU/FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_7"
        BEL
        "MCU/FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_6"
        BEL
        "MCU/FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_5"
        BEL
        "MCU/FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_4"
        BEL
        "MCU/FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_3"
        BEL
        "MCU/FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_2"
        BEL
        "MCU/FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_1"
        BEL
        "MCU/FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_0"
        BEL
        "MCU/FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_10"
        BEL
        "MCU/FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_9"
        BEL
        "MCU/FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_8"
        BEL
        "MCU/FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_7"
        BEL
        "MCU/FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_6"
        BEL
        "MCU/FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_5"
        BEL
        "MCU/FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_4"
        BEL
        "MCU/FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_3"
        BEL
        "MCU/FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_2"
        BEL
        "MCU/FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_1"
        BEL
        "MCU/FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_0"
        BEL
        "MCU/FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_10"
        BEL
        "MCU/FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_9"
        BEL
        "MCU/FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_8"
        BEL
        "MCU/FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_7"
        BEL
        "MCU/FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_6"
        BEL
        "MCU/FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_5"
        BEL
        "MCU/FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_4"
        BEL
        "MCU/FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_3"
        BEL
        "MCU/FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_2"
        BEL
        "MCU/FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_1"
        BEL
        "MCU/FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_0"
        BEL
        "MCU/FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_10"
        BEL
        "MCU/FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_9"
        BEL
        "MCU/FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_8"
        BEL
        "MCU/FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_7"
        BEL
        "MCU/FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_6"
        BEL
        "MCU/FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_5"
        BEL
        "MCU/FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_4"
        BEL
        "MCU/FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_3"
        BEL
        "MCU/FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_2"
        BEL
        "MCU/FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_1"
        BEL
        "MCU/FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_0"
        BEL
        "MCU/FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg"
        PIN
        "MCU/FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>"
        PIN
        "MCU/FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>"
        BEL
        "MCU/u1_plasma/u1_cpu/u4_reg_bank/xilinx_16x1d.reg_loop[31].reg_bit2b/SP"
        BEL
        "MCU/u1_plasma/u1_cpu/u4_reg_bank/xilinx_16x1d.reg_loop[31].reg_bit2b/DP"
        BEL
        "MCU/u1_plasma/u1_cpu/u4_reg_bank/xilinx_16x1d.reg_loop[31].reg_bit2a/SP"
        BEL
        "MCU/u1_plasma/u1_cpu/u4_reg_bank/xilinx_16x1d.reg_loop[31].reg_bit2a/DP"
        BEL
        "MCU/u1_plasma/u1_cpu/u4_reg_bank/xilinx_16x1d.reg_loop[31].reg_bit1b/SP"
        BEL
        "MCU/u1_plasma/u1_cpu/u4_reg_bank/xilinx_16x1d.reg_loop[31].reg_bit1b/DP"
        BEL
        "MCU/u1_plasma/u1_cpu/u4_reg_bank/xilinx_16x1d.reg_loop[31].reg_bit1a/SP"
        BEL
        "MCU/u1_plasma/u1_cpu/u4_reg_bank/xilinx_16x1d.reg_loop[31].reg_bit1a/DP"
        BEL
        "MCU/u1_plasma/u1_cpu/u4_reg_bank/xilinx_16x1d.reg_loop[30].reg_bit2b/SP"
        BEL
        "MCU/u1_plasma/u1_cpu/u4_reg_bank/xilinx_16x1d.reg_loop[30].reg_bit2b/DP"
        BEL
        "MCU/u1_plasma/u1_cpu/u4_reg_bank/xilinx_16x1d.reg_loop[30].reg_bit2a/SP"
        BEL
        "MCU/u1_plasma/u1_cpu/u4_reg_bank/xilinx_16x1d.reg_loop[30].reg_bit2a/DP"
        BEL
        "MCU/u1_plasma/u1_cpu/u4_reg_bank/xilinx_16x1d.reg_loop[30].reg_bit1b/SP"
        BEL
        "MCU/u1_plasma/u1_cpu/u4_reg_bank/xilinx_16x1d.reg_loop[30].reg_bit1b/DP"
        BEL
        "MCU/u1_plasma/u1_cpu/u4_reg_bank/xilinx_16x1d.reg_loop[30].reg_bit1a/SP"
        BEL
        "MCU/u1_plasma/u1_cpu/u4_reg_bank/xilinx_16x1d.reg_loop[30].reg_bit1a/DP"
        BEL
        "MCU/u1_plasma/u1_cpu/u4_reg_bank/xilinx_16x1d.reg_loop[29].reg_bit2b/SP"
        BEL
        "MCU/u1_plasma/u1_cpu/u4_reg_bank/xilinx_16x1d.reg_loop[29].reg_bit2b/DP"
        BEL
        "MCU/u1_plasma/u1_cpu/u4_reg_bank/xilinx_16x1d.reg_loop[29].reg_bit2a/SP"
        BEL
        "MCU/u1_plasma/u1_cpu/u4_reg_bank/xilinx_16x1d.reg_loop[29].reg_bit2a/DP"
        BEL
        "MCU/u1_plasma/u1_cpu/u4_reg_bank/xilinx_16x1d.reg_loop[29].reg_bit1b/SP"
        BEL
        "MCU/u1_plasma/u1_cpu/u4_reg_bank/xilinx_16x1d.reg_loop[29].reg_bit1b/DP"
        BEL
        "MCU/u1_plasma/u1_cpu/u4_reg_bank/xilinx_16x1d.reg_loop[29].reg_bit1a/SP"
        BEL
        "MCU/u1_plasma/u1_cpu/u4_reg_bank/xilinx_16x1d.reg_loop[29].reg_bit1a/DP"
        BEL
        "MCU/u1_plasma/u1_cpu/u4_reg_bank/xilinx_16x1d.reg_loop[28].reg_bit2b/SP"
        BEL
        "MCU/u1_plasma/u1_cpu/u4_reg_bank/xilinx_16x1d.reg_loop[28].reg_bit2b/DP"
        BEL
        "MCU/u1_plasma/u1_cpu/u4_reg_bank/xilinx_16x1d.reg_loop[28].reg_bit2a/SP"
        BEL
        "MCU/u1_plasma/u1_cpu/u4_reg_bank/xilinx_16x1d.reg_loop[28].reg_bit2a/DP"
        BEL
        "MCU/u1_plasma/u1_cpu/u4_reg_bank/xilinx_16x1d.reg_loop[28].reg_bit1b/SP"
        BEL
        "MCU/u1_plasma/u1_cpu/u4_reg_bank/xilinx_16x1d.reg_loop[28].reg_bit1b/DP"
        BEL
        "MCU/u1_plasma/u1_cpu/u4_reg_bank/xilinx_16x1d.reg_loop[28].reg_bit1a/SP"
        BEL
        "MCU/u1_plasma/u1_cpu/u4_reg_bank/xilinx_16x1d.reg_loop[28].reg_bit1a/DP"
        BEL
        "MCU/u1_plasma/u1_cpu/u4_reg_bank/xilinx_16x1d.reg_loop[27].reg_bit2b/SP"
        BEL
        "MCU/u1_plasma/u1_cpu/u4_reg_bank/xilinx_16x1d.reg_loop[27].reg_bit2b/DP"
        BEL
        "MCU/u1_plasma/u1_cpu/u4_reg_bank/xilinx_16x1d.reg_loop[27].reg_bit2a/SP"
        BEL
        "MCU/u1_plasma/u1_cpu/u4_reg_bank/xilinx_16x1d.reg_loop[27].reg_bit2a/DP"
        BEL
        "MCU/u1_plasma/u1_cpu/u4_reg_bank/xilinx_16x1d.reg_loop[27].reg_bit1b/SP"
        BEL
        "MCU/u1_plasma/u1_cpu/u4_reg_bank/xilinx_16x1d.reg_loop[27].reg_bit1b/DP"
        BEL
        "MCU/u1_plasma/u1_cpu/u4_reg_bank/xilinx_16x1d.reg_loop[27].reg_bit1a/SP"
        BEL
        "MCU/u1_plasma/u1_cpu/u4_reg_bank/xilinx_16x1d.reg_loop[27].reg_bit1a/DP"
        BEL
        "MCU/u1_plasma/u1_cpu/u4_reg_bank/xilinx_16x1d.reg_loop[26].reg_bit2b/SP"
        BEL
        "MCU/u1_plasma/u1_cpu/u4_reg_bank/xilinx_16x1d.reg_loop[26].reg_bit2b/DP"
        BEL
        "MCU/u1_plasma/u1_cpu/u4_reg_bank/xilinx_16x1d.reg_loop[26].reg_bit2a/SP"
        BEL
        "MCU/u1_plasma/u1_cpu/u4_reg_bank/xilinx_16x1d.reg_loop[26].reg_bit2a/DP"
        BEL
        "MCU/u1_plasma/u1_cpu/u4_reg_bank/xilinx_16x1d.reg_loop[26].reg_bit1b/SP"
        BEL
        "MCU/u1_plasma/u1_cpu/u4_reg_bank/xilinx_16x1d.reg_loop[26].reg_bit1b/DP"
        BEL
        "MCU/u1_plasma/u1_cpu/u4_reg_bank/xilinx_16x1d.reg_loop[26].reg_bit1a/SP"
        BEL
        "MCU/u1_plasma/u1_cpu/u4_reg_bank/xilinx_16x1d.reg_loop[26].reg_bit1a/DP"
        BEL
        "MCU/u1_plasma/u1_cpu/u4_reg_bank/xilinx_16x1d.reg_loop[25].reg_bit2b/SP"
        BEL
        "MCU/u1_plasma/u1_cpu/u4_reg_bank/xilinx_16x1d.reg_loop[25].reg_bit2b/DP"
        BEL
        "MCU/u1_plasma/u1_cpu/u4_reg_bank/xilinx_16x1d.reg_loop[25].reg_bit2a/SP"
        BEL
        "MCU/u1_plasma/u1_cpu/u4_reg_bank/xilinx_16x1d.reg_loop[25].reg_bit2a/DP"
        BEL
        "MCU/u1_plasma/u1_cpu/u4_reg_bank/xilinx_16x1d.reg_loop[25].reg_bit1b/SP"
        BEL
        "MCU/u1_plasma/u1_cpu/u4_reg_bank/xilinx_16x1d.reg_loop[25].reg_bit1b/DP"
        BEL
        "MCU/u1_plasma/u1_cpu/u4_reg_bank/xilinx_16x1d.reg_loop[25].reg_bit1a/SP"
        BEL
        "MCU/u1_plasma/u1_cpu/u4_reg_bank/xilinx_16x1d.reg_loop[25].reg_bit1a/DP"
        BEL
        "MCU/u1_plasma/u1_cpu/u4_reg_bank/xilinx_16x1d.reg_loop[24].reg_bit2b/SP"
        BEL
        "MCU/u1_plasma/u1_cpu/u4_reg_bank/xilinx_16x1d.reg_loop[24].reg_bit2b/DP"
        BEL
        "MCU/u1_plasma/u1_cpu/u4_reg_bank/xilinx_16x1d.reg_loop[24].reg_bit2a/SP"
        BEL
        "MCU/u1_plasma/u1_cpu/u4_reg_bank/xilinx_16x1d.reg_loop[24].reg_bit2a/DP"
        BEL
        "MCU/u1_plasma/u1_cpu/u4_reg_bank/xilinx_16x1d.reg_loop[24].reg_bit1b/SP"
        BEL
        "MCU/u1_plasma/u1_cpu/u4_reg_bank/xilinx_16x1d.reg_loop[24].reg_bit1b/DP"
        BEL
        "MCU/u1_plasma/u1_cpu/u4_reg_bank/xilinx_16x1d.reg_loop[24].reg_bit1a/SP"
        BEL
        "MCU/u1_plasma/u1_cpu/u4_reg_bank/xilinx_16x1d.reg_loop[24].reg_bit1a/DP"
        BEL
        "MCU/u1_plasma/u1_cpu/u4_reg_bank/xilinx_16x1d.reg_loop[23].reg_bit2b/SP"
        BEL
        "MCU/u1_plasma/u1_cpu/u4_reg_bank/xilinx_16x1d.reg_loop[23].reg_bit2b/DP"
        BEL
        "MCU/u1_plasma/u1_cpu/u4_reg_bank/xilinx_16x1d.reg_loop[23].reg_bit2a/SP"
        BEL
        "MCU/u1_plasma/u1_cpu/u4_reg_bank/xilinx_16x1d.reg_loop[23].reg_bit2a/DP"
        BEL
        "MCU/u1_plasma/u1_cpu/u4_reg_bank/xilinx_16x1d.reg_loop[23].reg_bit1b/SP"
        BEL
        "MCU/u1_plasma/u1_cpu/u4_reg_bank/xilinx_16x1d.reg_loop[23].reg_bit1b/DP"
        BEL
        "MCU/u1_plasma/u1_cpu/u4_reg_bank/xilinx_16x1d.reg_loop[23].reg_bit1a/SP"
        BEL
        "MCU/u1_plasma/u1_cpu/u4_reg_bank/xilinx_16x1d.reg_loop[23].reg_bit1a/DP"
        BEL
        "MCU/u1_plasma/u1_cpu/u4_reg_bank/xilinx_16x1d.reg_loop[22].reg_bit2b/SP"
        BEL
        "MCU/u1_plasma/u1_cpu/u4_reg_bank/xilinx_16x1d.reg_loop[22].reg_bit2b/DP"
        BEL
        "MCU/u1_plasma/u1_cpu/u4_reg_bank/xilinx_16x1d.reg_loop[22].reg_bit2a/SP"
        BEL
        "MCU/u1_plasma/u1_cpu/u4_reg_bank/xilinx_16x1d.reg_loop[22].reg_bit2a/DP"
        BEL
        "MCU/u1_plasma/u1_cpu/u4_reg_bank/xilinx_16x1d.reg_loop[22].reg_bit1b/SP"
        BEL
        "MCU/u1_plasma/u1_cpu/u4_reg_bank/xilinx_16x1d.reg_loop[22].reg_bit1b/DP"
        BEL
        "MCU/u1_plasma/u1_cpu/u4_reg_bank/xilinx_16x1d.reg_loop[22].reg_bit1a/SP"
        BEL
        "MCU/u1_plasma/u1_cpu/u4_reg_bank/xilinx_16x1d.reg_loop[22].reg_bit1a/DP"
        BEL
        "MCU/u1_plasma/u1_cpu/u4_reg_bank/xilinx_16x1d.reg_loop[21].reg_bit2b/SP"
        BEL
        "MCU/u1_plasma/u1_cpu/u4_reg_bank/xilinx_16x1d.reg_loop[21].reg_bit2b/DP"
        BEL
        "MCU/u1_plasma/u1_cpu/u4_reg_bank/xilinx_16x1d.reg_loop[21].reg_bit2a/SP"
        BEL
        "MCU/u1_plasma/u1_cpu/u4_reg_bank/xilinx_16x1d.reg_loop[21].reg_bit2a/DP"
        BEL
        "MCU/u1_plasma/u1_cpu/u4_reg_bank/xilinx_16x1d.reg_loop[21].reg_bit1b/SP"
        BEL
        "MCU/u1_plasma/u1_cpu/u4_reg_bank/xilinx_16x1d.reg_loop[21].reg_bit1b/DP"
        BEL
        "MCU/u1_plasma/u1_cpu/u4_reg_bank/xilinx_16x1d.reg_loop[21].reg_bit1a/SP"
        BEL
        "MCU/u1_plasma/u1_cpu/u4_reg_bank/xilinx_16x1d.reg_loop[21].reg_bit1a/DP"
        BEL
        "MCU/u1_plasma/u1_cpu/u4_reg_bank/xilinx_16x1d.reg_loop[20].reg_bit2b/SP"
        BEL
        "MCU/u1_plasma/u1_cpu/u4_reg_bank/xilinx_16x1d.reg_loop[20].reg_bit2b/DP"
        BEL
        "MCU/u1_plasma/u1_cpu/u4_reg_bank/xilinx_16x1d.reg_loop[20].reg_bit2a/SP"
        BEL
        "MCU/u1_plasma/u1_cpu/u4_reg_bank/xilinx_16x1d.reg_loop[20].reg_bit2a/DP"
        BEL
        "MCU/u1_plasma/u1_cpu/u4_reg_bank/xilinx_16x1d.reg_loop[20].reg_bit1b/SP"
        BEL
        "MCU/u1_plasma/u1_cpu/u4_reg_bank/xilinx_16x1d.reg_loop[20].reg_bit1b/DP"
        BEL
        "MCU/u1_plasma/u1_cpu/u4_reg_bank/xilinx_16x1d.reg_loop[20].reg_bit1a/SP"
        BEL
        "MCU/u1_plasma/u1_cpu/u4_reg_bank/xilinx_16x1d.reg_loop[20].reg_bit1a/DP"
        BEL
        "MCU/u1_plasma/u1_cpu/u4_reg_bank/xilinx_16x1d.reg_loop[19].reg_bit2b/SP"
        BEL
        "MCU/u1_plasma/u1_cpu/u4_reg_bank/xilinx_16x1d.reg_loop[19].reg_bit2b/DP"
        BEL
        "MCU/u1_plasma/u1_cpu/u4_reg_bank/xilinx_16x1d.reg_loop[19].reg_bit2a/SP"
        BEL
        "MCU/u1_plasma/u1_cpu/u4_reg_bank/xilinx_16x1d.reg_loop[19].reg_bit2a/DP"
        BEL
        "MCU/u1_plasma/u1_cpu/u4_reg_bank/xilinx_16x1d.reg_loop[19].reg_bit1b/SP"
        BEL
        "MCU/u1_plasma/u1_cpu/u4_reg_bank/xilinx_16x1d.reg_loop[19].reg_bit1b/DP"
        BEL
        "MCU/u1_plasma/u1_cpu/u4_reg_bank/xilinx_16x1d.reg_loop[19].reg_bit1a/SP"
        BEL
        "MCU/u1_plasma/u1_cpu/u4_reg_bank/xilinx_16x1d.reg_loop[19].reg_bit1a/DP"
        BEL
        "MCU/u1_plasma/u1_cpu/u4_reg_bank/xilinx_16x1d.reg_loop[18].reg_bit2b/SP"
        BEL
        "MCU/u1_plasma/u1_cpu/u4_reg_bank/xilinx_16x1d.reg_loop[18].reg_bit2b/DP"
        BEL
        "MCU/u1_plasma/u1_cpu/u4_reg_bank/xilinx_16x1d.reg_loop[18].reg_bit2a/SP"
        BEL
        "MCU/u1_plasma/u1_cpu/u4_reg_bank/xilinx_16x1d.reg_loop[18].reg_bit2a/DP"
        BEL
        "MCU/u1_plasma/u1_cpu/u4_reg_bank/xilinx_16x1d.reg_loop[18].reg_bit1b/SP"
        BEL
        "MCU/u1_plasma/u1_cpu/u4_reg_bank/xilinx_16x1d.reg_loop[18].reg_bit1b/DP"
        BEL
        "MCU/u1_plasma/u1_cpu/u4_reg_bank/xilinx_16x1d.reg_loop[18].reg_bit1a/SP"
        BEL
        "MCU/u1_plasma/u1_cpu/u4_reg_bank/xilinx_16x1d.reg_loop[18].reg_bit1a/DP"
        BEL
        "MCU/u1_plasma/u1_cpu/u4_reg_bank/xilinx_16x1d.reg_loop[17].reg_bit2b/SP"
        BEL
        "MCU/u1_plasma/u1_cpu/u4_reg_bank/xilinx_16x1d.reg_loop[17].reg_bit2b/DP"
        BEL
        "MCU/u1_plasma/u1_cpu/u4_reg_bank/xilinx_16x1d.reg_loop[17].reg_bit2a/SP"
        BEL
        "MCU/u1_plasma/u1_cpu/u4_reg_bank/xilinx_16x1d.reg_loop[17].reg_bit2a/DP"
        BEL
        "MCU/u1_plasma/u1_cpu/u4_reg_bank/xilinx_16x1d.reg_loop[17].reg_bit1b/SP"
        BEL
        "MCU/u1_plasma/u1_cpu/u4_reg_bank/xilinx_16x1d.reg_loop[17].reg_bit1b/DP"
        BEL
        "MCU/u1_plasma/u1_cpu/u4_reg_bank/xilinx_16x1d.reg_loop[17].reg_bit1a/SP"
        BEL
        "MCU/u1_plasma/u1_cpu/u4_reg_bank/xilinx_16x1d.reg_loop[17].reg_bit1a/DP"
        BEL
        "MCU/u1_plasma/u1_cpu/u4_reg_bank/xilinx_16x1d.reg_loop[16].reg_bit2b/SP"
        BEL
        "MCU/u1_plasma/u1_cpu/u4_reg_bank/xilinx_16x1d.reg_loop[16].reg_bit2b/DP"
        BEL
        "MCU/u1_plasma/u1_cpu/u4_reg_bank/xilinx_16x1d.reg_loop[16].reg_bit2a/SP"
        BEL
        "MCU/u1_plasma/u1_cpu/u4_reg_bank/xilinx_16x1d.reg_loop[16].reg_bit2a/DP"
        BEL
        "MCU/u1_plasma/u1_cpu/u4_reg_bank/xilinx_16x1d.reg_loop[16].reg_bit1b/SP"
        BEL
        "MCU/u1_plasma/u1_cpu/u4_reg_bank/xilinx_16x1d.reg_loop[16].reg_bit1b/DP"
        BEL
        "MCU/u1_plasma/u1_cpu/u4_reg_bank/xilinx_16x1d.reg_loop[16].reg_bit1a/SP"
        BEL
        "MCU/u1_plasma/u1_cpu/u4_reg_bank/xilinx_16x1d.reg_loop[16].reg_bit1a/DP"
        BEL
        "MCU/u1_plasma/u1_cpu/u4_reg_bank/xilinx_16x1d.reg_loop[15].reg_bit2b/SP"
        BEL
        "MCU/u1_plasma/u1_cpu/u4_reg_bank/xilinx_16x1d.reg_loop[15].reg_bit2b/DP"
        BEL
        "MCU/u1_plasma/u1_cpu/u4_reg_bank/xilinx_16x1d.reg_loop[15].reg_bit2a/SP"
        BEL
        "MCU/u1_plasma/u1_cpu/u4_reg_bank/xilinx_16x1d.reg_loop[15].reg_bit2a/DP"
        BEL
        "MCU/u1_plasma/u1_cpu/u4_reg_bank/xilinx_16x1d.reg_loop[15].reg_bit1b/SP"
        BEL
        "MCU/u1_plasma/u1_cpu/u4_reg_bank/xilinx_16x1d.reg_loop[15].reg_bit1b/DP"
        BEL
        "MCU/u1_plasma/u1_cpu/u4_reg_bank/xilinx_16x1d.reg_loop[15].reg_bit1a/SP"
        BEL
        "MCU/u1_plasma/u1_cpu/u4_reg_bank/xilinx_16x1d.reg_loop[15].reg_bit1a/DP"
        BEL
        "MCU/u1_plasma/u1_cpu/u4_reg_bank/xilinx_16x1d.reg_loop[14].reg_bit2b/SP"
        BEL
        "MCU/u1_plasma/u1_cpu/u4_reg_bank/xilinx_16x1d.reg_loop[14].reg_bit2b/DP"
        BEL
        "MCU/u1_plasma/u1_cpu/u4_reg_bank/xilinx_16x1d.reg_loop[14].reg_bit2a/SP"
        BEL
        "MCU/u1_plasma/u1_cpu/u4_reg_bank/xilinx_16x1d.reg_loop[14].reg_bit2a/DP"
        BEL
        "MCU/u1_plasma/u1_cpu/u4_reg_bank/xilinx_16x1d.reg_loop[14].reg_bit1b/SP"
        BEL
        "MCU/u1_plasma/u1_cpu/u4_reg_bank/xilinx_16x1d.reg_loop[14].reg_bit1b/DP"
        BEL
        "MCU/u1_plasma/u1_cpu/u4_reg_bank/xilinx_16x1d.reg_loop[14].reg_bit1a/SP"
        BEL
        "MCU/u1_plasma/u1_cpu/u4_reg_bank/xilinx_16x1d.reg_loop[14].reg_bit1a/DP"
        BEL
        "MCU/u1_plasma/u1_cpu/u4_reg_bank/xilinx_16x1d.reg_loop[13].reg_bit2b/SP"
        BEL
        "MCU/u1_plasma/u1_cpu/u4_reg_bank/xilinx_16x1d.reg_loop[13].reg_bit2b/DP"
        BEL
        "MCU/u1_plasma/u1_cpu/u4_reg_bank/xilinx_16x1d.reg_loop[13].reg_bit2a/SP"
        BEL
        "MCU/u1_plasma/u1_cpu/u4_reg_bank/xilinx_16x1d.reg_loop[13].reg_bit2a/DP"
        BEL
        "MCU/u1_plasma/u1_cpu/u4_reg_bank/xilinx_16x1d.reg_loop[13].reg_bit1b/SP"
        BEL
        "MCU/u1_plasma/u1_cpu/u4_reg_bank/xilinx_16x1d.reg_loop[13].reg_bit1b/DP"
        BEL
        "MCU/u1_plasma/u1_cpu/u4_reg_bank/xilinx_16x1d.reg_loop[13].reg_bit1a/SP"
        BEL
        "MCU/u1_plasma/u1_cpu/u4_reg_bank/xilinx_16x1d.reg_loop[13].reg_bit1a/DP"
        BEL
        "MCU/u1_plasma/u1_cpu/u4_reg_bank/xilinx_16x1d.reg_loop[12].reg_bit2b/SP"
        BEL
        "MCU/u1_plasma/u1_cpu/u4_reg_bank/xilinx_16x1d.reg_loop[12].reg_bit2b/DP"
        BEL
        "MCU/u1_plasma/u1_cpu/u4_reg_bank/xilinx_16x1d.reg_loop[12].reg_bit2a/SP"
        BEL
        "MCU/u1_plasma/u1_cpu/u4_reg_bank/xilinx_16x1d.reg_loop[12].reg_bit2a/DP"
        BEL
        "MCU/u1_plasma/u1_cpu/u4_reg_bank/xilinx_16x1d.reg_loop[12].reg_bit1b/SP"
        BEL
        "MCU/u1_plasma/u1_cpu/u4_reg_bank/xilinx_16x1d.reg_loop[12].reg_bit1b/DP"
        BEL
        "MCU/u1_plasma/u1_cpu/u4_reg_bank/xilinx_16x1d.reg_loop[12].reg_bit1a/SP"
        BEL
        "MCU/u1_plasma/u1_cpu/u4_reg_bank/xilinx_16x1d.reg_loop[12].reg_bit1a/DP"
        BEL
        "MCU/u1_plasma/u1_cpu/u4_reg_bank/xilinx_16x1d.reg_loop[11].reg_bit2b/SP"
        BEL
        "MCU/u1_plasma/u1_cpu/u4_reg_bank/xilinx_16x1d.reg_loop[11].reg_bit2b/DP"
        BEL
        "MCU/u1_plasma/u1_cpu/u4_reg_bank/xilinx_16x1d.reg_loop[11].reg_bit2a/SP"
        BEL
        "MCU/u1_plasma/u1_cpu/u4_reg_bank/xilinx_16x1d.reg_loop[11].reg_bit2a/DP"
        BEL
        "MCU/u1_plasma/u1_cpu/u4_reg_bank/xilinx_16x1d.reg_loop[11].reg_bit1b/SP"
        BEL
        "MCU/u1_plasma/u1_cpu/u4_reg_bank/xilinx_16x1d.reg_loop[11].reg_bit1b/DP"
        BEL
        "MCU/u1_plasma/u1_cpu/u4_reg_bank/xilinx_16x1d.reg_loop[11].reg_bit1a/SP"
        BEL
        "MCU/u1_plasma/u1_cpu/u4_reg_bank/xilinx_16x1d.reg_loop[11].reg_bit1a/DP"
        BEL
        "MCU/u1_plasma/u1_cpu/u4_reg_bank/xilinx_16x1d.reg_loop[10].reg_bit2b/SP"
        BEL
        "MCU/u1_plasma/u1_cpu/u4_reg_bank/xilinx_16x1d.reg_loop[10].reg_bit2b/DP"
        BEL
        "MCU/u1_plasma/u1_cpu/u4_reg_bank/xilinx_16x1d.reg_loop[10].reg_bit2a/SP"
        BEL
        "MCU/u1_plasma/u1_cpu/u4_reg_bank/xilinx_16x1d.reg_loop[10].reg_bit2a/DP"
        BEL
        "MCU/u1_plasma/u1_cpu/u4_reg_bank/xilinx_16x1d.reg_loop[10].reg_bit1b/SP"
        BEL
        "MCU/u1_plasma/u1_cpu/u4_reg_bank/xilinx_16x1d.reg_loop[10].reg_bit1b/DP"
        BEL
        "MCU/u1_plasma/u1_cpu/u4_reg_bank/xilinx_16x1d.reg_loop[10].reg_bit1a/SP"
        BEL
        "MCU/u1_plasma/u1_cpu/u4_reg_bank/xilinx_16x1d.reg_loop[10].reg_bit1a/DP"
        BEL
        "MCU/u1_plasma/u1_cpu/u4_reg_bank/xilinx_16x1d.reg_loop[9].reg_bit2b/SP"
        BEL
        "MCU/u1_plasma/u1_cpu/u4_reg_bank/xilinx_16x1d.reg_loop[9].reg_bit2b/DP"
        BEL
        "MCU/u1_plasma/u1_cpu/u4_reg_bank/xilinx_16x1d.reg_loop[9].reg_bit2a/SP"
        BEL
        "MCU/u1_plasma/u1_cpu/u4_reg_bank/xilinx_16x1d.reg_loop[9].reg_bit2a/DP"
        BEL
        "MCU/u1_plasma/u1_cpu/u4_reg_bank/xilinx_16x1d.reg_loop[9].reg_bit1b/SP"
        BEL
        "MCU/u1_plasma/u1_cpu/u4_reg_bank/xilinx_16x1d.reg_loop[9].reg_bit1b/DP"
        BEL
        "MCU/u1_plasma/u1_cpu/u4_reg_bank/xilinx_16x1d.reg_loop[9].reg_bit1a/SP"
        BEL
        "MCU/u1_plasma/u1_cpu/u4_reg_bank/xilinx_16x1d.reg_loop[9].reg_bit1a/DP"
        BEL
        "MCU/u1_plasma/u1_cpu/u4_reg_bank/xilinx_16x1d.reg_loop[8].reg_bit2b/SP"
        BEL
        "MCU/u1_plasma/u1_cpu/u4_reg_bank/xilinx_16x1d.reg_loop[8].reg_bit2b/DP"
        BEL
        "MCU/u1_plasma/u1_cpu/u4_reg_bank/xilinx_16x1d.reg_loop[8].reg_bit2a/SP"
        BEL
        "MCU/u1_plasma/u1_cpu/u4_reg_bank/xilinx_16x1d.reg_loop[8].reg_bit2a/DP"
        BEL
        "MCU/u1_plasma/u1_cpu/u4_reg_bank/xilinx_16x1d.reg_loop[8].reg_bit1b/SP"
        BEL
        "MCU/u1_plasma/u1_cpu/u4_reg_bank/xilinx_16x1d.reg_loop[8].reg_bit1b/DP"
        BEL
        "MCU/u1_plasma/u1_cpu/u4_reg_bank/xilinx_16x1d.reg_loop[8].reg_bit1a/SP"
        BEL
        "MCU/u1_plasma/u1_cpu/u4_reg_bank/xilinx_16x1d.reg_loop[8].reg_bit1a/DP"
        BEL
        "MCU/u1_plasma/u1_cpu/u4_reg_bank/xilinx_16x1d.reg_loop[7].reg_bit2b/SP"
        BEL
        "MCU/u1_plasma/u1_cpu/u4_reg_bank/xilinx_16x1d.reg_loop[7].reg_bit2b/DP"
        BEL
        "MCU/u1_plasma/u1_cpu/u4_reg_bank/xilinx_16x1d.reg_loop[7].reg_bit2a/SP"
        BEL
        "MCU/u1_plasma/u1_cpu/u4_reg_bank/xilinx_16x1d.reg_loop[7].reg_bit2a/DP"
        BEL
        "MCU/u1_plasma/u1_cpu/u4_reg_bank/xilinx_16x1d.reg_loop[7].reg_bit1b/SP"
        BEL
        "MCU/u1_plasma/u1_cpu/u4_reg_bank/xilinx_16x1d.reg_loop[7].reg_bit1b/DP"
        BEL
        "MCU/u1_plasma/u1_cpu/u4_reg_bank/xilinx_16x1d.reg_loop[7].reg_bit1a/SP"
        BEL
        "MCU/u1_plasma/u1_cpu/u4_reg_bank/xilinx_16x1d.reg_loop[7].reg_bit1a/DP"
        BEL
        "MCU/u1_plasma/u1_cpu/u4_reg_bank/xilinx_16x1d.reg_loop[6].reg_bit2b/SP"
        BEL
        "MCU/u1_plasma/u1_cpu/u4_reg_bank/xilinx_16x1d.reg_loop[6].reg_bit2b/DP"
        BEL
        "MCU/u1_plasma/u1_cpu/u4_reg_bank/xilinx_16x1d.reg_loop[6].reg_bit2a/SP"
        BEL
        "MCU/u1_plasma/u1_cpu/u4_reg_bank/xilinx_16x1d.reg_loop[6].reg_bit2a/DP"
        BEL
        "MCU/u1_plasma/u1_cpu/u4_reg_bank/xilinx_16x1d.reg_loop[6].reg_bit1b/SP"
        BEL
        "MCU/u1_plasma/u1_cpu/u4_reg_bank/xilinx_16x1d.reg_loop[6].reg_bit1b/DP"
        BEL
        "MCU/u1_plasma/u1_cpu/u4_reg_bank/xilinx_16x1d.reg_loop[6].reg_bit1a/SP"
        BEL
        "MCU/u1_plasma/u1_cpu/u4_reg_bank/xilinx_16x1d.reg_loop[6].reg_bit1a/DP"
        BEL
        "MCU/u1_plasma/u1_cpu/u4_reg_bank/xilinx_16x1d.reg_loop[5].reg_bit2b/SP"
        BEL
        "MCU/u1_plasma/u1_cpu/u4_reg_bank/xilinx_16x1d.reg_loop[5].reg_bit2b/DP"
        BEL
        "MCU/u1_plasma/u1_cpu/u4_reg_bank/xilinx_16x1d.reg_loop[5].reg_bit2a/SP"
        BEL
        "MCU/u1_plasma/u1_cpu/u4_reg_bank/xilinx_16x1d.reg_loop[5].reg_bit2a/DP"
        BEL
        "MCU/u1_plasma/u1_cpu/u4_reg_bank/xilinx_16x1d.reg_loop[5].reg_bit1b/SP"
        BEL
        "MCU/u1_plasma/u1_cpu/u4_reg_bank/xilinx_16x1d.reg_loop[5].reg_bit1b/DP"
        BEL
        "MCU/u1_plasma/u1_cpu/u4_reg_bank/xilinx_16x1d.reg_loop[5].reg_bit1a/SP"
        BEL
        "MCU/u1_plasma/u1_cpu/u4_reg_bank/xilinx_16x1d.reg_loop[5].reg_bit1a/DP"
        BEL
        "MCU/u1_plasma/u1_cpu/u4_reg_bank/xilinx_16x1d.reg_loop[4].reg_bit2b/SP"
        BEL
        "MCU/u1_plasma/u1_cpu/u4_reg_bank/xilinx_16x1d.reg_loop[4].reg_bit2b/DP"
        BEL
        "MCU/u1_plasma/u1_cpu/u4_reg_bank/xilinx_16x1d.reg_loop[4].reg_bit2a/SP"
        BEL
        "MCU/u1_plasma/u1_cpu/u4_reg_bank/xilinx_16x1d.reg_loop[4].reg_bit2a/DP"
        BEL
        "MCU/u1_plasma/u1_cpu/u4_reg_bank/xilinx_16x1d.reg_loop[4].reg_bit1b/SP"
        BEL
        "MCU/u1_plasma/u1_cpu/u4_reg_bank/xilinx_16x1d.reg_loop[4].reg_bit1b/DP"
        BEL
        "MCU/u1_plasma/u1_cpu/u4_reg_bank/xilinx_16x1d.reg_loop[4].reg_bit1a/SP"
        BEL
        "MCU/u1_plasma/u1_cpu/u4_reg_bank/xilinx_16x1d.reg_loop[4].reg_bit1a/DP"
        BEL
        "MCU/u1_plasma/u1_cpu/u4_reg_bank/xilinx_16x1d.reg_loop[3].reg_bit2b/SP"
        BEL
        "MCU/u1_plasma/u1_cpu/u4_reg_bank/xilinx_16x1d.reg_loop[3].reg_bit2b/DP"
        BEL
        "MCU/u1_plasma/u1_cpu/u4_reg_bank/xilinx_16x1d.reg_loop[3].reg_bit2a/SP"
        BEL
        "MCU/u1_plasma/u1_cpu/u4_reg_bank/xilinx_16x1d.reg_loop[3].reg_bit2a/DP"
        BEL
        "MCU/u1_plasma/u1_cpu/u4_reg_bank/xilinx_16x1d.reg_loop[3].reg_bit1b/SP"
        BEL
        "MCU/u1_plasma/u1_cpu/u4_reg_bank/xilinx_16x1d.reg_loop[3].reg_bit1b/DP"
        BEL
        "MCU/u1_plasma/u1_cpu/u4_reg_bank/xilinx_16x1d.reg_loop[3].reg_bit1a/SP"
        BEL
        "MCU/u1_plasma/u1_cpu/u4_reg_bank/xilinx_16x1d.reg_loop[3].reg_bit1a/DP"
        BEL
        "MCU/u1_plasma/u1_cpu/u4_reg_bank/xilinx_16x1d.reg_loop[2].reg_bit2b/SP"
        BEL
        "MCU/u1_plasma/u1_cpu/u4_reg_bank/xilinx_16x1d.reg_loop[2].reg_bit2b/DP"
        BEL
        "MCU/u1_plasma/u1_cpu/u4_reg_bank/xilinx_16x1d.reg_loop[2].reg_bit2a/SP"
        BEL
        "MCU/u1_plasma/u1_cpu/u4_reg_bank/xilinx_16x1d.reg_loop[2].reg_bit2a/DP"
        BEL
        "MCU/u1_plasma/u1_cpu/u4_reg_bank/xilinx_16x1d.reg_loop[2].reg_bit1b/SP"
        BEL
        "MCU/u1_plasma/u1_cpu/u4_reg_bank/xilinx_16x1d.reg_loop[2].reg_bit1b/DP"
        BEL
        "MCU/u1_plasma/u1_cpu/u4_reg_bank/xilinx_16x1d.reg_loop[2].reg_bit1a/SP"
        BEL
        "MCU/u1_plasma/u1_cpu/u4_reg_bank/xilinx_16x1d.reg_loop[2].reg_bit1a/DP"
        BEL
        "MCU/u1_plasma/u1_cpu/u4_reg_bank/xilinx_16x1d.reg_loop[1].reg_bit2b/SP"
        BEL
        "MCU/u1_plasma/u1_cpu/u4_reg_bank/xilinx_16x1d.reg_loop[1].reg_bit2b/DP"
        BEL
        "MCU/u1_plasma/u1_cpu/u4_reg_bank/xilinx_16x1d.reg_loop[1].reg_bit2a/SP"
        BEL
        "MCU/u1_plasma/u1_cpu/u4_reg_bank/xilinx_16x1d.reg_loop[1].reg_bit2a/DP"
        BEL
        "MCU/u1_plasma/u1_cpu/u4_reg_bank/xilinx_16x1d.reg_loop[1].reg_bit1b/SP"
        BEL
        "MCU/u1_plasma/u1_cpu/u4_reg_bank/xilinx_16x1d.reg_loop[1].reg_bit1b/DP"
        BEL
        "MCU/u1_plasma/u1_cpu/u4_reg_bank/xilinx_16x1d.reg_loop[1].reg_bit1a/SP"
        BEL
        "MCU/u1_plasma/u1_cpu/u4_reg_bank/xilinx_16x1d.reg_loop[1].reg_bit1a/DP"
        BEL
        "MCU/u1_plasma/u1_cpu/u4_reg_bank/xilinx_16x1d.reg_loop[0].reg_bit2b/SP"
        BEL
        "MCU/u1_plasma/u1_cpu/u4_reg_bank/xilinx_16x1d.reg_loop[0].reg_bit2b/DP"
        BEL
        "MCU/u1_plasma/u1_cpu/u4_reg_bank/xilinx_16x1d.reg_loop[0].reg_bit2a/SP"
        BEL
        "MCU/u1_plasma/u1_cpu/u4_reg_bank/xilinx_16x1d.reg_loop[0].reg_bit2a/DP"
        BEL
        "MCU/u1_plasma/u1_cpu/u4_reg_bank/xilinx_16x1d.reg_loop[0].reg_bit1b/SP"
        BEL
        "MCU/u1_plasma/u1_cpu/u4_reg_bank/xilinx_16x1d.reg_loop[0].reg_bit1b/DP"
        BEL
        "MCU/u1_plasma/u1_cpu/u4_reg_bank/xilinx_16x1d.reg_loop[0].reg_bit1a/SP"
        BEL
        "MCU/u1_plasma/u1_cpu/u4_reg_bank/xilinx_16x1d.reg_loop[0].reg_bit1a/DP";
PIN
        MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_dq[15].oserdes2_dq_0_pins<0>
        = BEL
        "MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_dq[15].oserdes2_dq_0"
        PINNAME CLK0;
PIN
        MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_dq[14].oserdes2_dq_0_pins<0>
        = BEL
        "MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_dq[14].oserdes2_dq_0"
        PINNAME CLK0;
PIN
        MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_dq[13].oserdes2_dq_0_pins<0>
        = BEL
        "MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_dq[13].oserdes2_dq_0"
        PINNAME CLK0;
PIN
        MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_dq[12].oserdes2_dq_0_pins<0>
        = BEL
        "MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_dq[12].oserdes2_dq_0"
        PINNAME CLK0;
PIN
        MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_dq[11].oserdes2_dq_0_pins<0>
        = BEL
        "MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_dq[11].oserdes2_dq_0"
        PINNAME CLK0;
PIN
        MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_dq[10].oserdes2_dq_0_pins<0>
        = BEL
        "MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_dq[10].oserdes2_dq_0"
        PINNAME CLK0;
PIN
        MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_dq[9].oserdes2_dq_0_pins<0>
        = BEL
        "MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_dq[9].oserdes2_dq_0"
        PINNAME CLK0;
PIN
        MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_dq[8].oserdes2_dq_0_pins<0>
        = BEL
        "MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_dq[8].oserdes2_dq_0"
        PINNAME CLK0;
PIN
        MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_dq[7].oserdes2_dq_0_pins<0>
        = BEL
        "MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_dq[7].oserdes2_dq_0"
        PINNAME CLK0;
PIN
        MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_dq[6].oserdes2_dq_0_pins<0>
        = BEL
        "MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_dq[6].oserdes2_dq_0"
        PINNAME CLK0;
PIN
        MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_dq[5].oserdes2_dq_0_pins<0>
        = BEL
        "MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_dq[5].oserdes2_dq_0"
        PINNAME CLK0;
PIN
        MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_dq[4].oserdes2_dq_0_pins<0>
        = BEL
        "MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_dq[4].oserdes2_dq_0"
        PINNAME CLK0;
PIN
        MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_dq[3].oserdes2_dq_0_pins<0>
        = BEL
        "MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_dq[3].oserdes2_dq_0"
        PINNAME CLK0;
PIN
        MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_dq[2].oserdes2_dq_0_pins<0>
        = BEL
        "MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_dq[2].oserdes2_dq_0"
        PINNAME CLK0;
PIN
        MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_dq[1].oserdes2_dq_0_pins<0>
        = BEL
        "MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_dq[1].oserdes2_dq_0"
        PINNAME CLK0;
PIN
        MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_dq[0].oserdes2_dq_0_pins<0>
        = BEL
        "MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_dq[0].oserdes2_dq_0"
        PINNAME CLK0;
PIN
        MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/ioi_ldm_0_pins<0>
        = BEL
        "MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/ioi_ldm_0"
        PINNAME CLK0;
PIN
        MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/ioi_udm_0_pins<0>
        = BEL
        "MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/ioi_udm_0"
        PINNAME CLK0;
PIN
        MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0_pins<607>
        = BEL
        "MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0"
        PINNAME PLLCLK1;
TIMEGRP
        MCU_DDR_RAM_u2_memory_NOT_SIM_u1_sdram_memc3_infrastructure_inst_clk_2x_180
        = PIN
        "MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_dq[15].oserdes2_dq_0_pins<0>"
        PIN
        "MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_dq[14].oserdes2_dq_0_pins<0>"
        PIN
        "MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_dq[13].oserdes2_dq_0_pins<0>"
        PIN
        "MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_dq[12].oserdes2_dq_0_pins<0>"
        PIN
        "MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_dq[11].oserdes2_dq_0_pins<0>"
        PIN
        "MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_dq[10].oserdes2_dq_0_pins<0>"
        PIN
        "MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_dq[9].oserdes2_dq_0_pins<0>"
        PIN
        "MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_dq[8].oserdes2_dq_0_pins<0>"
        PIN
        "MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_dq[7].oserdes2_dq_0_pins<0>"
        PIN
        "MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_dq[6].oserdes2_dq_0_pins<0>"
        PIN
        "MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_dq[5].oserdes2_dq_0_pins<0>"
        PIN
        "MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_dq[4].oserdes2_dq_0_pins<0>"
        PIN
        "MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_dq[3].oserdes2_dq_0_pins<0>"
        PIN
        "MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_dq[2].oserdes2_dq_0_pins<0>"
        PIN
        "MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_dq[1].oserdes2_dq_0_pins<0>"
        PIN
        "MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_dq[0].oserdes2_dq_0_pins<0>"
        PIN
        "MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/ioi_ldm_0_pins<0>"
        PIN
        "MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/ioi_udm_0_pins<0>"
        PIN
        "MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0_pins<607>";
PIN
        MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/oserdes2_udqsn_0_pins<0>
        = BEL
        "MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/oserdes2_udqsn_0"
        PINNAME CLK0;
PIN
        MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/oserdeS2_UDQSP_0_pins<0>
        = BEL
        "MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/oserdeS2_UDQSP_0"
        PINNAME CLK0;
PIN
        MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/oserdes2_dqsn_0_pins<0>
        = BEL
        "MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/oserdes2_dqsn_0"
        PINNAME CLK0;
PIN
        MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/oserdes2_dqsp_0_pins<0>
        = BEL
        "MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/oserdes2_dqsp_0"
        PINNAME CLK0;
PIN
        MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/ioi_we_0_pins<0>
        = BEL
        "MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/ioi_we_0"
        PINNAME CLK0;
PIN
        MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/ioi_ras_0_pins<0>
        = BEL
        "MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/ioi_ras_0"
        PINNAME CLK0;
PIN
        MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/xhdl330.ioi_odt_0_pins<0>
        = BEL
        "MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/xhdl330.ioi_odt_0"
        PINNAME CLK0;
PIN
        MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/ioi_cke_0_pins<0>
        = BEL
        "MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/ioi_cke_0"
        PINNAME CLK0;
PIN
        MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/ioi_cas_0_pins<0>
        = BEL
        "MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/ioi_cas_0"
        PINNAME CLK0;
PIN
        MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_ba_oserdes2[2].ioi_ba_0_pins<0>
        = BEL
        "MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_ba_oserdes2[2].ioi_ba_0"
        PINNAME CLK0;
PIN
        MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_ba_oserdes2[1].ioi_ba_0_pins<0>
        = BEL
        "MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_ba_oserdes2[1].ioi_ba_0"
        PINNAME CLK0;
PIN
        MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_ba_oserdes2[0].ioi_ba_0_pins<0>
        = BEL
        "MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_ba_oserdes2[0].ioi_ba_0"
        PINNAME CLK0;
PIN
        MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_addr_oserdes2[12].ioi_addr_0_pins<0>
        = BEL
        "MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_addr_oserdes2[12].ioi_addr_0"
        PINNAME CLK0;
PIN
        MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_addr_oserdes2[11].ioi_addr_0_pins<0>
        = BEL
        "MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_addr_oserdes2[11].ioi_addr_0"
        PINNAME CLK0;
PIN
        MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_addr_oserdes2[10].ioi_addr_0_pins<0>
        = BEL
        "MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_addr_oserdes2[10].ioi_addr_0"
        PINNAME CLK0;
PIN
        MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_addr_oserdes2[9].ioi_addr_0_pins<0>
        = BEL
        "MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_addr_oserdes2[9].ioi_addr_0"
        PINNAME CLK0;
PIN
        MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_addr_oserdes2[8].ioi_addr_0_pins<0>
        = BEL
        "MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_addr_oserdes2[8].ioi_addr_0"
        PINNAME CLK0;
PIN
        MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_addr_oserdes2[7].ioi_addr_0_pins<0>
        = BEL
        "MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_addr_oserdes2[7].ioi_addr_0"
        PINNAME CLK0;
PIN
        MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_addr_oserdes2[6].ioi_addr_0_pins<0>
        = BEL
        "MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_addr_oserdes2[6].ioi_addr_0"
        PINNAME CLK0;
PIN
        MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_addr_oserdes2[5].ioi_addr_0_pins<0>
        = BEL
        "MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_addr_oserdes2[5].ioi_addr_0"
        PINNAME CLK0;
PIN
        MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_addr_oserdes2[4].ioi_addr_0_pins<0>
        = BEL
        "MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_addr_oserdes2[4].ioi_addr_0"
        PINNAME CLK0;
PIN
        MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_addr_oserdes2[3].ioi_addr_0_pins<0>
        = BEL
        "MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_addr_oserdes2[3].ioi_addr_0"
        PINNAME CLK0;
PIN
        MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_addr_oserdes2[2].ioi_addr_0_pins<0>
        = BEL
        "MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_addr_oserdes2[2].ioi_addr_0"
        PINNAME CLK0;
PIN
        MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_addr_oserdes2[1].ioi_addr_0_pins<0>
        = BEL
        "MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_addr_oserdes2[1].ioi_addr_0"
        PINNAME CLK0;
PIN
        MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_addr_oserdes2[0].ioi_addr_0_pins<0>
        = BEL
        "MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_addr_oserdes2[0].ioi_addr_0"
        PINNAME CLK0;
PIN
        MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0_pins<606>
        = BEL
        "MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0"
        PINNAME PLLCLK0;
PIN
        MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/ioi_ck_0/N_pins<0>
        = BEL
        "MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/ioi_ck_0/N"
        PINNAME CLK0;
PIN
        MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/ioi_ck_0_pins<0>
        = BEL
        "MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/ioi_ck_0"
        PINNAME CLK0;
TIMEGRP
        MCU_DDR_RAM_u2_memory_NOT_SIM_u1_sdram_memc3_infrastructure_inst_clk_2x_0
        = PIN
        "MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/oserdes2_udqsn_0_pins<0>"
        PIN
        "MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/oserdeS2_UDQSP_0_pins<0>"
        PIN
        "MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/oserdes2_dqsn_0_pins<0>"
        PIN
        "MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/oserdes2_dqsp_0_pins<0>"
        PIN
        "MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/ioi_we_0_pins<0>"
        PIN
        "MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/ioi_ras_0_pins<0>"
        PIN
        "MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/xhdl330.ioi_odt_0_pins<0>"
        PIN
        "MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/ioi_cke_0_pins<0>"
        PIN
        "MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/ioi_cas_0_pins<0>"
        PIN
        "MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_ba_oserdes2[2].ioi_ba_0_pins<0>"
        PIN
        "MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_ba_oserdes2[1].ioi_ba_0_pins<0>"
        PIN
        "MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_ba_oserdes2[0].ioi_ba_0_pins<0>"
        PIN
        "MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_addr_oserdes2[12].ioi_addr_0_pins<0>"
        PIN
        "MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_addr_oserdes2[11].ioi_addr_0_pins<0>"
        PIN
        "MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_addr_oserdes2[10].ioi_addr_0_pins<0>"
        PIN
        "MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_addr_oserdes2[9].ioi_addr_0_pins<0>"
        PIN
        "MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_addr_oserdes2[8].ioi_addr_0_pins<0>"
        PIN
        "MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_addr_oserdes2[7].ioi_addr_0_pins<0>"
        PIN
        "MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_addr_oserdes2[6].ioi_addr_0_pins<0>"
        PIN
        "MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_addr_oserdes2[5].ioi_addr_0_pins<0>"
        PIN
        "MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_addr_oserdes2[4].ioi_addr_0_pins<0>"
        PIN
        "MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_addr_oserdes2[3].ioi_addr_0_pins<0>"
        PIN
        "MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_addr_oserdes2[2].ioi_addr_0_pins<0>"
        PIN
        "MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_addr_oserdes2[1].ioi_addr_0_pins<0>"
        PIN
        "MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_addr_oserdes2[0].ioi_addr_0_pins<0>"
        PIN
        "MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0_pins<606>"
        PIN
        "MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/ioi_ck_0/N_pins<0>"
        PIN
        "MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/ioi_ck_0_pins<0>";
PIN
        MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0_pins<625>
        = BEL
        "MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0"
        PINNAME UICLK;
TIMEGRP
        MCU_DDR_RAM_u2_memory_NOT_SIM_u1_sdram_memc3_infrastructure_inst_mcb_drp_clk_bufg_in
        = PIN
        "MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0_pins<625>"
        BEL
        "MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/gen_zio.IODRP2_ZIO"
        BEL
        "MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/IODRP2_RZQ"
        BEL
        "MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/RZQ_IN_R2"
        BEL
        "MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/ZIO_IN_R2"
        BEL
        "MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/ZIO_IN_R1"
        BEL
        "MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/RZQ_IN_R1"
        BEL
        "MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/count_0"
        BEL
        "MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_15"
        BEL
        "MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_14"
        BEL
        "MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_13"
        BEL
        "MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_12"
        BEL
        "MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_11"
        BEL
        "MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_10"
        BEL
        "MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_9"
        BEL
        "MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_8"
        BEL
        "MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_7"
        BEL
        "MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_6"
        BEL
        "MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_5"
        BEL
        "MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_4"
        BEL
        "MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_3"
        BEL
        "MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_2"
        BEL
        "MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_1"
        BEL
        "MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_0"
        BEL
        "MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_7"
        BEL
        "MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_6"
        BEL
        "MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_5"
        BEL
        "MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_4"
        BEL
        "MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_3"
        BEL
        "MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_2"
        BEL
        "MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_1"
        BEL
        "MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_0"
        BEL
        "MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_7"
        BEL
        "MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_6"
        BEL
        "MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_5"
        BEL
        "MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_4"
        BEL
        "MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_3"
        BEL
        "MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_2"
        BEL
        "MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_1"
        BEL
        "MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_0"
        BEL
        "MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2"
        BEL
        "MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4"
        BEL
        "MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5"
        BEL
        "MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3"
        BEL
        "MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd6"
        BEL
        "MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd7"
        BEL
        "MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd8"
        BEL
        "MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd9"
        BEL
        "MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd11"
        BEL
        "MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd12"
        BEL
        "MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd10"
        BEL
        "MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd14"
        BEL
        "MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd15"
        BEL
        "MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd13"
        BEL
        "MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd17"
        BEL
        "MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd16"
        BEL
        "MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd19"
        BEL
        "MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd20"
        BEL
        "MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd21"
        BEL
        "MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd22"
        BEL
        "MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd24"
        BEL
        "MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd25"
        BEL
        "MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd23"
        BEL
        "MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd27"
        BEL
        "MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd28"
        BEL
        "MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd26"
        BEL
        "MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd30"
        BEL
        "MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd31"
        BEL
        "MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd29"
        BEL
        "MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd32"
        BEL
        "MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd33"
        BEL
        "MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd34"
        BEL
        "MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd35"
        BEL
        "MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd37"
        BEL
        "MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd38"
        BEL
        "MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd36"
        BEL
        "MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd39"
        BEL
        "MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd40"
        BEL
        "MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd41"
        BEL
        "MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd42"
        BEL
        "MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd44"
        BEL
        "MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd45"
        BEL
        "MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd43"
        BEL
        "MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd46"
        BEL
        "MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd47"
        BEL
        "MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd48"
        BEL
        "MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd49"
        BEL
        "MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd51"
        BEL
        "MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd52"
        BEL
        "MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd50"
        BEL
        "MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd54"
        BEL
        "MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd55"
        BEL
        "MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd53"
        BEL
        "MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd57"
        BEL
        "MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd58"
        BEL
        "MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd56"
        BEL
        "MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_7"
        BEL
        "MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_6"
        BEL
        "MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_5"
        BEL
        "MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_4"
        BEL
        "MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_3"
        BEL
        "MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_2"
        BEL
        "MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_1"
        BEL
        "MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_0"
        BEL
        "MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RstCounter_9"
        BEL
        "MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RstCounter_8"
        BEL
        "MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RstCounter_7"
        BEL
        "MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RstCounter_6"
        BEL
        "MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RstCounter_5"
        BEL
        "MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RstCounter_4"
        BEL
        "MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RstCounter_3"
        BEL
        "MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RstCounter_2"
        BEL
        "MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RstCounter_1"
        BEL
        "MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RstCounter_0"
        BEL
        "MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/count_4"
        BEL
        "MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/count_3"
        BEL
        "MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/count_5"
        BEL
        "MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/count_1"
        BEL
        "MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/count_2"
        BEL
        "MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Active_IODRP_1"
        BEL
        "MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Active_IODRP_0"
        BEL
        "MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_MEMCELL_ADDR_7"
        BEL
        "MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_MEMCELL_ADDR_3"
        BEL
        "MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_MEMCELL_ADDR_1"
        BEL
        "MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_MEMCELL_ADDR_0"
        BEL
        "MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_CMD_VALID"
        BEL
        "MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_WRITE_DATA_6"
        BEL
        "MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_WRITE_DATA_5"
        BEL
        "MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_WRITE_DATA_4"
        BEL
        "MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_WRITE_DATA_3"
        BEL
        "MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_WRITE_DATA_2"
        BEL
        "MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_WRITE_DATA_1"
        BEL
        "MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_WRITE_DATA_0"
        BEL
        "MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_6"
        BEL
        "MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_5"
        BEL
        "MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_4"
        BEL
        "MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_3"
        BEL
        "MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_2"
        BEL
        "MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_1"
        BEL
        "MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_0"
        BEL
        "MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_Prev_5"
        BEL
        "MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_Prev_4"
        BEL
        "MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_Prev_3"
        BEL
        "MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_Prev_2"
        BEL
        "MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_Prev_1"
        BEL
        "MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_Prev_0"
        BEL
        "MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_INITIAL_6"
        BEL
        "MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_INITIAL_5"
        BEL
        "MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_INITIAL_4"
        BEL
        "MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_INITIAL_3"
        BEL
        "MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_INITIAL_2"
        BEL
        "MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_INITIAL_1"
        BEL
        "MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_INITIAL_0"
        BEL
        "MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_6"
        BEL
        "MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_5"
        BEL
        "MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_4"
        BEL
        "MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_3"
        BEL
        "MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_2"
        BEL
        "MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_1"
        BEL
        "MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_0"
        BEL
        "MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_5"
        BEL
        "MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_4"
        BEL
        "MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_3"
        BEL
        "MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_2"
        BEL
        "MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_1"
        BEL
        "MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_0"
        BEL
        "MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Block_Reset"
        BEL
        "MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_6"
        BEL
        "MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_5"
        BEL
        "MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_4"
        BEL
        "MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_3"
        BEL
        "MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_2"
        BEL
        "MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_1"
        BEL
        "MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_0"
        BEL
        "MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_7"
        BEL
        "MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_6"
        BEL
        "MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_5"
        BEL
        "MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_4"
        BEL
        "MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_3"
        BEL
        "MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_2"
        BEL
        "MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_1"
        BEL
        "MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_0"
        BEL
        "MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_s_6"
        BEL
        "MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_s_5"
        BEL
        "MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_s_4"
        BEL
        "MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_s_3"
        BEL
        "MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_s_2"
        BEL
        "MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_s_1"
        BEL
        "MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_s_0"
        BEL
        "MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_7"
        BEL
        "MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_6"
        BEL
        "MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_5"
        BEL
        "MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_4"
        BEL
        "MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_3"
        BEL
        "MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_2"
        BEL
        "MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_1"
        BEL
        "MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_0"
        BEL
        "MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_w_5"
        BEL
        "MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_w_4"
        BEL
        "MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_w_3"
        BEL
        "MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_w_2"
        BEL
        "MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_w_1"
        BEL
        "MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_w_0"
        BEL
        "MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_w_6"
        BEL
        "MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_w_5"
        BEL
        "MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_w_4"
        BEL
        "MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_w_3"
        BEL
        "MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_w_2"
        BEL
        "MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_w_1"
        BEL
        "MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_w_0"
        BEL
        "MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_s_5"
        BEL
        "MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_s_4"
        BEL
        "MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_s_3"
        BEL
        "MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_s_2"
        BEL
        "MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_s_1"
        BEL
        "MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_s_0"
        BEL
        "MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_UIADDR_int_2"
        BEL
        "MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_UIADDR_int_1"
        BEL
        "MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_UIADDR_int_0"
        BEL
        "MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_en"
        BEL
        "MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_R_WB"
        BEL
        "MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_USE_BKST"
        BEL
        "MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_CMD_VALID"
        BEL
        "MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RST_reg"
        BEL
        "MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/PLL_LOCK_R2"
        BEL
        "MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/SELFREFRESH_MCB_MODE_R2"
        BEL
        "MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/CKE_Train"
        BEL
        "MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/PLL_LOCK_R1"
        BEL
        "MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/SELFREFRESH_MCB_MODE_R1"
        BEL
        "MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/state_FSM_FFd2"
        BEL
        "MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/state_FSM_FFd3"
        BEL
        "MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/state_FSM_FFd1"
        BEL
        "MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/state_FSM_FFd5"
        BEL
        "MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/state_FSM_FFd6"
        BEL
        "MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/state_FSM_FFd7"
        BEL
        "MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/bit_cnt_2"
        BEL
        "MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/bit_cnt_1"
        BEL
        "MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/bit_cnt_0"
        BEL
        "MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/state_FSM_FFd8"
        BEL
        "MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/read_data_7"
        BEL
        "MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/read_data_6"
        BEL
        "MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/read_data_5"
        BEL
        "MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/read_data_4"
        BEL
        "MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/read_data_3"
        BEL
        "MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/read_data_2"
        BEL
        "MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/read_data_1"
        BEL
        "MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/read_data_0"
        BEL
        "MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/shift_through_reg_7"
        BEL
        "MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/shift_through_reg_6"
        BEL
        "MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/shift_through_reg_5"
        BEL
        "MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/shift_through_reg_4"
        BEL
        "MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/shift_through_reg_3"
        BEL
        "MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/shift_through_reg_2"
        BEL
        "MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/shift_through_reg_1"
        BEL
        "MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/shift_through_reg_0"
        BEL
        "MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/DRP_ADD"
        BEL
        "MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/data_reg_6"
        BEL
        "MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/data_reg_5"
        BEL
        "MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/data_reg_4"
        BEL
        "MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/data_reg_3"
        BEL
        "MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/data_reg_2"
        BEL
        "MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/data_reg_1"
        BEL
        "MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/data_reg_0"
        BEL
        "MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/memcell_addr_reg_7"
        BEL
        "MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/memcell_addr_reg_3"
        BEL
        "MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/memcell_addr_reg_1"
        BEL
        "MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/memcell_addr_reg_0"
        BEL
        "MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/DRP_CS"
        BEL
        "MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/AddressPhase"
        BEL
        "MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/rd_not_write_reg"
        BEL
        "MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/bit_cnt_2"
        BEL
        "MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/bit_cnt_1"
        BEL
        "MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/bit_cnt_0"
        BEL
        "MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/state_FSM_FFd2"
        BEL
        "MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/state_FSM_FFd3"
        BEL
        "MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/state_FSM_FFd4"
        BEL
        "MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/shift_through_reg_7"
        BEL
        "MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/shift_through_reg_6"
        BEL
        "MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/shift_through_reg_5"
        BEL
        "MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/shift_through_reg_4"
        BEL
        "MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/shift_through_reg_3"
        BEL
        "MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/shift_through_reg_2"
        BEL
        "MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/shift_through_reg_1"
        BEL
        "MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/shift_through_reg_0"
        BEL
        "MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/DRP_ADD_xilinx0"
        BEL
        "MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/DRP_BKST"
        BEL
        "MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/data_reg_6"
        BEL
        "MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/data_reg_5"
        BEL
        "MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/data_reg_4"
        BEL
        "MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/data_reg_3"
        BEL
        "MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/data_reg_2"
        BEL
        "MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/data_reg_1"
        BEL
        "MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/data_reg_0"
        BEL
        "MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/memcell_addr_reg_7"
        BEL
        "MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/memcell_addr_reg_3"
        BEL
        "MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/memcell_addr_reg_1"
        BEL
        "MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/memcell_addr_reg_0"
        BEL
        "MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/DRP_CS_xilinx1"
        BEL
        "MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/AddressPhase"
        BEL
        "MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/rd_not_write_reg"
        BEL
        "MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_infrastructure_inst/U_BUFG_CLK1"
        BEL
        "MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_infrastructure_inst/powerup_pll_locked"
        BEL
        "MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_UIDRPUPDATE"
        BEL
        "MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_UICMDEN"
        BEL
        "MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_UIDONECAL_xilinx7"
        BEL
        "MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Pre_SYSRST"
        BEL
        "MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/First_Dyn_Cal_Done"
        BEL
        "MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/First_In_Term_Done"
        BEL
        "MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/syn_uiclk_pll_lock"
        BEL
        "MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1"
        BEL
        "MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd18"
        BEL
        "MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Rst_condition1"
        BEL
        "MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_UILDQSDEC"
        BEL
        "MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_UILDQSINC"
        BEL
        "MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DONE_SOFTANDHARD_CAL"
        BEL
        "MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/state_FSM_FFd4"
        BEL
        "MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/state_FSM_FFd1"
        BEL
        "MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/MCB_UIREAD"
        BEL
        "MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/normal_operation_window"
        BEL
        "MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/SELFREFRESH_MODE_xilinx11"
        BEL
        "MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd46_1";
PIN SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_0_pins<0> = BEL
        "SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_0" PINNAME DIVCLK;
PIN
        MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_infrastructure_inst/u_pll_adv_pins<2>
        = BEL
        "MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_infrastructure_inst/u_pll_adv"
        PINNAME CLKIN1;
TIMEGRP clk_100 = PIN "SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_0_pins<0>" PIN
        "MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_infrastructure_inst/u_pll_adv_pins<2>";
TS_clk_100 = PERIOD TIMEGRP "clk_100" 10 ns HIGH 50%;
        TS_MCU_DDR_RAM_u2_memory_NOT_SIM_u1_sdram_memc3_infrastructure_inst_mcb_drp_clk_bufg_in
        = PERIOD TIMEGRP
        "MCU_DDR_RAM_u2_memory_NOT_SIM_u1_sdram_memc3_infrastructure_inst_mcb_drp_clk_bufg_in"
        TS_clk_100 HIGH 50%;
        TS_MCU_DDR_RAM_u2_memory_NOT_SIM_u1_sdram_memc3_infrastructure_inst_clk_2x_180
        = PERIOD TIMEGRP
        "MCU_DDR_RAM_u2_memory_NOT_SIM_u1_sdram_memc3_infrastructure_inst_clk_2x_180"
        TS_clk_100 / 6 PHASE 0.833333333 ns HIGH 50%;
TS_MCU_DDR_RAM_u2_memory_NOT_SIM_u1_sdram_memc3_infrastructure_inst_clk_2x_0 =
        PERIOD TIMEGRP
        "MCU_DDR_RAM_u2_memory_NOT_SIM_u1_sdram_memc3_infrastructure_inst_clk_2x_0"
        TS_clk_100 / 6 HIGH 50%;
        TS_MCU_DDR_RAM_u2_memory_NOT_SIM_u1_sdram_memc3_infrastructure_inst_clk0_bufg_in
        = PERIOD TIMEGRP
        "MCU_DDR_RAM_u2_memory_NOT_SIM_u1_sdram_memc3_infrastructure_inst_clk0_bufg_in"
        TS_clk_100 / 0.5 HIGH 50%;
PIN
        MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0_pins<612>
        = BEL
        "MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0"
        PINNAME SELFREFRESHMODE;
PIN
        MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/CKE_Train_pins<2>
        = BEL
        "MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/CKE_Train"
        PINNAME Q;
PIN
        MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_infrastructure_inst/BUFPLL_MCB_INST_pins<3>
        = BEL
        "MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_infrastructure_inst/BUFPLL_MCB_INST"
        PINNAME LOCK;
PIN
        MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DONE_SOFTANDHARD_CAL_rstpot_pins<2>
        = BEL
        "MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DONE_SOFTANDHARD_CAL_rstpot"
        PINNAME O6;
PIN
        MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DONE_SOFTANDHARD_CAL_pins<2>
        = BEL
        "MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DONE_SOFTANDHARD_CAL"
        PINNAME Q;
PIN
        "MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0_pins<612>"
        TIG;
PIN
        "MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/CKE_Train_pins<2>"
        TIG;
PIN
        "MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_infrastructure_inst/BUFPLL_MCB_INST_pins<3>"
        TIG;
PIN
        "MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DONE_SOFTANDHARD_CAL_rstpot_pins<2>"
        TIG;
PIN
        "MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DONE_SOFTANDHARD_CAL_pins<2>"
        TIG;
SCHEMATIC END;

