// Seed: 3871020979
module module_0 (
    output wor id_0,
    output tri id_1,
    input tri id_2,
    output supply0 id_3,
    output supply0 id_4,
    input wand id_5,
    input tri1 id_6,
    output wire id_7
);
  logic [1 : 1] id_9;
  ;
endmodule
module module_1 #(
    parameter id_2 = 32'd31
) (
    input tri1 id_0,
    input uwire id_1,
    input wire _id_2,
    output tri1 id_3,
    input wand id_4,
    inout tri id_5,
    input wand id_6,
    output tri0 id_7,
    output wire id_8,
    input supply0 id_9
    , id_25,
    input tri1 id_10,
    output wire id_11,
    input wand id_12,
    output tri1 id_13,
    input supply0 id_14,
    output wor id_15,
    input supply0 id_16,
    output uwire id_17,
    output uwire id_18,
    input uwire id_19,
    input wire id_20,
    input uwire id_21
    , id_26, id_27,
    input uwire id_22,
    output tri id_23
);
  logic id_28;
  ;
  assign id_25[id_2] = id_22 !== -1 ? -1 : id_27;
  assign id_17 = -1;
  wire id_29;
  module_0 modCall_1 (
      id_8,
      id_23,
      id_16,
      id_18,
      id_11,
      id_22,
      id_14,
      id_23
  );
  assign modCall_1.id_2 = 0;
  logic [-1 : -1] id_30;
endmodule : SymbolIdentifier
