INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/it/eda_training/Digital_System_Design/Exam/Exam.srcs/sources_1/new/tb_xor_rege.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_xor_rege
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/it/eda_training/Digital_System_Design/Exam/Exam.srcs/sources_1/new/xor_rege.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xor_rege
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/it/eda_training/Digital_System_Design/Exam/Exam.srcs/sources_1/new/register.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/it/eda_training/Digital_System_Design/Exam/Exam.srcs/sources_1/new/task1_1.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter_8bits
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/it/eda_training/Digital_System_Design/Exam/Exam.srcs/sources_1/new/full_addre_4bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module full_addre_4bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/it/eda_training/Digital_System_Design/Exam/Exam.srcs/sources_1/new/tb_full_adder4bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_full_adder4bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/it/eda_training/Digital_System_Design/Exam/Exam.srcs/sources_1/new/ful_addre_8bits.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ful_addre_8bits
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/it/eda_training/Digital_System_Design/Exam/Exam.srcs/sources_1/new/tb_full_adder_8bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_full_adder_8bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/it/eda_training/Digital_System_Design/Exam/Exam.srcs/sim_1/new/tb_task1_1.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_counter_8bits
