#! /usr/bin/vvp
:ivl_version "12.0 (stable)" "(v12_0-dirty)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/usr/lib/ivl/system.vpi";
:vpi_module "/usr/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/ivl/va_math.vpi";
:vpi_module "/usr/lib/ivl/v2009.vpi";
S_0x586dd97b1610 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x586dd97f9350 .scope module, "testbench" "testbench" 3 1;
 .timescale 0 0;
P_0x586dd97d0d10 .param/l "SZ" 1 3 2, +C4<00000000000000000000000000001000>;
P_0x586dd97d0d50 .param/l "WSZ" 1 3 3, +C4<00000000000000000000000000001000>;
v0x586dd981fab0_0 .net "cpu_addr", 7 0, L_0x586dd97ef920;  1 drivers
v0x586dd981fb90_0 .net "cpu_clk", 0 0, v0x586dd97f8a40_0;  1 drivers
RS_0x7c53382d11c8 .resolv tri, L_0x586dd9821080, L_0x586dd9821120;
v0x586dd981fce0_0 .net8 "cpu_data", 7 0, RS_0x7c53382d11c8;  2 drivers
v0x586dd981fd80_0 .net "cpu_rx_interrupt", 0 0, v0x586dd981c2d0_0;  1 drivers
v0x586dd981fe70_0 .net "cpu_tx_interrupt", 0 0, v0x586dd981b260_0;  1 drivers
v0x586dd981ffb0_0 .net "cpu_w_notr", 0 0, v0x586dd981b320_0;  1 drivers
RS_0x7c53382d14c8 .resolv tri, L_0x586dd9820d90, L_0x586dd98212e0;
v0x586dd98200a0_0 .net8 "io_addr", 7 0, RS_0x7c53382d14c8;  2 drivers
v0x586dd9820190_0 .net "io_clk", 0 0, v0x586dd981dd20_0;  1 drivers
RS_0x7c53382d1588 .resolv tri, L_0x586dd9820cf0, L_0x586dd9821440;
v0x586dd9820230_0 .net8 "io_data", 7 0, RS_0x7c53382d1588;  2 drivers
v0x586dd9820380_0 .net "io_rx_interrupt", 0 0, v0x586dd981caa0_0;  1 drivers
v0x586dd9820470_0 .net "io_tx_interrupt", 0 0, v0x586dd981ece0_0;  1 drivers
v0x586dd9820560_0 .net "io_w_notr", 0 0, v0x586dd981edb0_0;  1 drivers
v0x586dd9820650_0 .net "ram_address", 7 0, v0x586dd981d040_0;  1 drivers
RS_0x7c53382d1738 .resolv tri, L_0x586dd9820c00, L_0x586dd9820ec0;
v0x586dd9820760_0 .net8 "ram_data", 7 0, RS_0x7c53382d1738;  2 drivers
v0x586dd9820870_0 .net "ram_w_notr", 0 0, v0x586dd981d200_0;  1 drivers
v0x586dd9820960_0 .var "rst", 0 0;
S_0x586dd97c0870 .scope module, "_cpu" "cpu" 3 67, 4 1 0, S_0x586dd97f9350;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "rx_interrupt";
    .port_info 1 /OUTPUT 1 "tx_interrupt";
    .port_info 2 /INOUT 8 "addr";
    .port_info 3 /OUTPUT 1 "w_notr";
    .port_info 4 /INOUT 8 "data";
    .port_info 5 /OUTPUT 1 "clk";
    .port_info 6 /INPUT 1 "rst";
P_0x586dd9780230 .param/l "CLK_PERIOD" 0 4 4, +C4<00000000000000000000000000000001>;
P_0x586dd9780270 .param/l "SZ" 0 4 2, +C4<00000000000000000000000000001000>;
P_0x586dd97802b0 .param/l "WSZ" 0 4 3, +C4<00000000000000000000000000001000>;
L_0x586dd97ef920 .functor BUFZ 8, v0x586dd97b2a00_0, C4<00000000>, C4<00000000>, C4<00000000>;
o0x7c53382d10d8 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
; Elide local net with no drivers, v0x586dd97b3aa0_0 name=_ivl_2
v0x586dd97b3200_0 .net "addr", 7 0, L_0x586dd97ef920;  alias, 1 drivers
v0x586dd97b2a00_0 .var "bus_write_addr", 7 0;
v0x586dd97b2200_0 .var "bus_write_data", 7 0;
v0x586dd97b0bd0_0 .net "clk", 0 0, v0x586dd97f8a40_0;  alias, 1 drivers
v0x586dd981af50_0 .var "command_state", 1 0;
v0x586dd981b010_0 .net8 "data", 7 0, RS_0x7c53382d11c8;  alias, 2 drivers
v0x586dd981b0f0_0 .net "rst", 0 0, v0x586dd9820960_0;  1 drivers
v0x586dd981b1c0_0 .net "rx_interrupt", 0 0, v0x586dd981c2d0_0;  alias, 1 drivers
v0x586dd981b260_0 .var "tx_interrupt", 0 0;
v0x586dd981b320_0 .var "w_notr", 0 0;
E_0x586dd97df0b0/0 .event negedge, v0x586dd97f0ae0_0;
E_0x586dd97df0b0/1 .event posedge, v0x586dd97f8a40_0;
E_0x586dd97df0b0 .event/or E_0x586dd97df0b0/0, E_0x586dd97df0b0/1;
L_0x586dd9821120 .functor MUXZ 8, o0x7c53382d10d8, v0x586dd97b2200_0, v0x586dd981b320_0, C4<>;
S_0x586dd97ccbc0 .scope module, "_clk_gen" "clk_gen" 4 14, 5 1 0, S_0x586dd97c0870;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "rst";
    .port_info 1 /OUTPUT 1 "clk";
P_0x586dd97ccda0 .param/l "PRD" 0 5 2, +C4<00000000000000000000000000000001>;
v0x586dd97f8a40_0 .var "clk", 0 0;
v0x586dd97f0ae0_0 .net "rst", 0 0, v0x586dd9820960_0;  alias, 1 drivers
S_0x586dd981b4c0 .scope module, "_dma" "dma" 3 42, 6 1 0, S_0x586dd97f9350;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "cpu_rx_interrupt";
    .port_info 1 /INPUT 1 "cpu_tx_interrupt";
    .port_info 2 /INOUT 8 "cpu_addr";
    .port_info 3 /INPUT 1 "cpu_w_notr";
    .port_info 4 /INOUT 8 "cpu_data";
    .port_info 5 /INPUT 1 "cpu_clk";
    .port_info 6 /OUTPUT 8 "ram_addr";
    .port_info 7 /OUTPUT 1 "ram_w_notr";
    .port_info 8 /INOUT 8 "ram_data";
    .port_info 9 /OUTPUT 1 "io_rx_interrupt";
    .port_info 10 /INPUT 1 "io_tx_interrupt";
    .port_info 11 /INOUT 8 "io_addr";
    .port_info 12 /INPUT 1 "io_w_notr";
    .port_info 13 /INOUT 8 "io_data";
    .port_info 14 /INPUT 1 "io_clk";
    .port_info 15 /INPUT 1 "rst";
P_0x586dd97f9e80 .param/l "SZ" 0 6 2, +C4<00000000000000000000000000001000>;
P_0x586dd97f9ec0 .param/l "WSZ" 0 6 3, +C4<00000000000000000000000000001000>;
o0x7c53382d13d8 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
; Elide local net with no drivers, v0x586dd981b9b0_0 name=_ivl_0
o0x7c53382d1408 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
; Elide local net with no drivers, v0x586dd981bab0_0 name=_ivl_12
o0x7c53382d1438 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
; Elide local net with no drivers, v0x586dd981bb90_0 name=_ivl_4
o0x7c53382d1468 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
; Elide local net with no drivers, v0x586dd981bc80_0 name=_ivl_8
v0x586dd981bd60_0 .net "cpu_addr", 7 0, L_0x586dd97ef920;  alias, 1 drivers
v0x586dd981be70 .array "cpu_addr_buffer", 1 0, 7 0;
v0x586dd981bf10_0 .var "cpu_buffer_ptr", 1 0;
v0x586dd981bff0_0 .net "cpu_clk", 0 0, v0x586dd97f8a40_0;  alias, 1 drivers
v0x586dd981c0e0_0 .net8 "cpu_data", 7 0, RS_0x7c53382d11c8;  alias, 2 drivers
v0x586dd981c230 .array "cpu_data_buffer", 1 0, 7 0;
v0x586dd981c2d0_0 .var "cpu_rx_interrupt", 0 0;
v0x586dd981c3a0_0 .net "cpu_tx_interrupt", 0 0, v0x586dd981b260_0;  alias, 1 drivers
v0x586dd981c470_0 .net "cpu_w_notr", 0 0, v0x586dd981b320_0;  alias, 1 drivers
v0x586dd981c540_0 .net8 "io_addr", 7 0, RS_0x7c53382d14c8;  alias, 2 drivers
v0x586dd981c5e0 .array "io_addr_buffer", 3 0, 7 0;
v0x586dd981c680_0 .var "io_buffer_ptr", 1 0;
v0x586dd981c760_0 .var "io_buffer_write_status", 1 0;
v0x586dd981c840_0 .net "io_clk", 0 0, v0x586dd981dd20_0;  alias, 1 drivers
v0x586dd981c900_0 .net8 "io_data", 7 0, RS_0x7c53382d1588;  alias, 2 drivers
v0x586dd981c9e0 .array "io_data_buffer", 3 0, 7 0;
v0x586dd981caa0_0 .var "io_rx_interrupt", 0 0;
v0x586dd981cb60_0 .var "io_rx_interrupt_status", 1 0;
v0x586dd981cc40_0 .net "io_tx_interrupt", 0 0, v0x586dd981ece0_0;  alias, 1 drivers
v0x586dd981cd00_0 .var "io_tx_interrupt_buffer", 0 0;
v0x586dd981cdc0_0 .net "io_w_notr", 0 0, v0x586dd981edb0_0;  alias, 1 drivers
v0x586dd981ce80_0 .var "io_write_addr", 7 0;
v0x586dd981cf60_0 .var "io_write_data", 7 0;
v0x586dd981d040_0 .var "ram_addr", 7 0;
v0x586dd981d120_0 .net8 "ram_data", 7 0, RS_0x7c53382d1738;  alias, 2 drivers
v0x586dd981d200_0 .var "ram_w_notr", 0 0;
v0x586dd981d2c0_0 .var "ram_write_data", 7 0;
v0x586dd981d3a0_0 .net "rst", 0 0, v0x586dd9820960_0;  alias, 1 drivers
E_0x586dd97deb60/0 .event negedge, v0x586dd97f0ae0_0;
E_0x586dd97deb60/1 .event posedge, v0x586dd981c840_0;
E_0x586dd97deb60 .event/or E_0x586dd97deb60/0, E_0x586dd97deb60/1;
L_0x586dd9820cf0 .functor MUXZ 8, o0x7c53382d13d8, v0x586dd981cf60_0, v0x586dd981caa0_0, C4<>;
L_0x586dd9820d90 .functor MUXZ 8, o0x7c53382d1438, v0x586dd981ce80_0, v0x586dd981caa0_0, C4<>;
L_0x586dd9820ec0 .functor MUXZ 8, o0x7c53382d1468, v0x586dd981d2c0_0, v0x586dd981d200_0, C4<>;
L_0x586dd9821080 .functor MUXZ 8, RS_0x7c53382d1738, o0x7c53382d1408, v0x586dd981b320_0, C4<>;
S_0x586dd981d640 .scope module, "_io" "io" 3 80, 7 1 0, S_0x586dd97f9350;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "rx_interrupt";
    .port_info 1 /OUTPUT 1 "tx_interrupt";
    .port_info 2 /INOUT 8 "addr";
    .port_info 3 /OUTPUT 1 "w_notr";
    .port_info 4 /INOUT 8 "data";
    .port_info 5 /OUTPUT 1 "clk";
    .port_info 6 /INPUT 1 "rst";
P_0x586dd9780c70 .param/l "CLK_PERIOD" 0 7 4, +C4<00000000000000000000000000000001>;
P_0x586dd9780cb0 .param/l "SZ" 0 7 2, +C4<00000000000000000000000000001000>;
P_0x586dd9780cf0 .param/l "WSZ" 0 7 3, +C4<00000000000000000000000000001000>;
o0x7c53382d1b28 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
; Elide local net with no drivers, v0x586dd981def0_0 name=_ivl_0
o0x7c53382d1b58 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
; Elide local net with no drivers, v0x586dd981dfd0_0 name=_ivl_4
v0x586dd981e0b0_0 .net8 "addr", 7 0, RS_0x7c53382d14c8;  alias, 2 drivers
v0x586dd981e1b0_0 .var "bus_write_addr", 7 0;
v0x586dd981e270_0 .var "bus_write_data", 7 0;
v0x586dd981e3a0_0 .net "clk", 0 0, v0x586dd981dd20_0;  alias, 1 drivers
v0x586dd981e490_0 .var "command_addr", 7 0;
v0x586dd981e570_0 .var "command_length", 7 0;
v0x586dd981e650_0 .var "command_mem_addr", 7 0;
v0x586dd981e730_0 .var "command_state", 1 0;
v0x586dd981e810_0 .var "command_w_notr", 0 0;
v0x586dd981e8d0_0 .net8 "data", 7 0, RS_0x7c53382d1588;  alias, 2 drivers
v0x586dd981e990_0 .var "indx", 4 0;
v0x586dd981ea50 .array "internal_data", 15 0, 7 0;
v0x586dd981eb10_0 .net "rst", 0 0, v0x586dd9820960_0;  alias, 1 drivers
v0x586dd981ec40_0 .net "rx_interrupt", 0 0, v0x586dd981caa0_0;  alias, 1 drivers
v0x586dd981ece0_0 .var "tx_interrupt", 0 0;
v0x586dd981edb0_0 .var "w_notr", 0 0;
L_0x586dd98212e0 .functor MUXZ 8, v0x586dd981e1b0_0, o0x7c53382d1b28, v0x586dd981caa0_0, C4<>;
L_0x586dd9821440 .functor MUXZ 8, o0x7c53382d1b58, v0x586dd981e270_0, v0x586dd981edb0_0, C4<>;
S_0x586dd981da50 .scope module, "_clk_gen" "clk_gen" 7 16, 5 1 0, S_0x586dd981d640;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "rst";
    .port_info 1 /OUTPUT 1 "clk";
P_0x586dd981dc30 .param/l "PRD" 0 5 2, +C4<00000000000000000000000000000001>;
v0x586dd981dd20_0 .var "clk", 0 0;
v0x586dd981de10_0 .net "rst", 0 0, v0x586dd9820960_0;  alias, 1 drivers
S_0x586dd981ef40 .scope module, "_ram" "ram" 3 32, 8 1 0, S_0x586dd97f9350;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "addr";
    .port_info 1 /INPUT 1 "w_notr";
    .port_info 2 /INOUT 8 "data";
    .port_info 3 /INPUT 1 "clk";
P_0x586dd981b6c0 .param/l "SZ" 0 8 2, +C4<00000000000000000000000000001000>;
P_0x586dd981b700 .param/l "WSZ" 0 8 3, +C4<00000000000000000000000000001000>;
o0x7c53382d1e58 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
; Elide local net with no drivers, v0x586dd981f2d0_0 name=_ivl_0
v0x586dd981f3d0_0 .net *"_ivl_2", 7 0, L_0x586dd9820a00;  1 drivers
v0x586dd981f4b0_0 .net *"_ivl_4", 9 0, L_0x586dd9820ac0;  1 drivers
L_0x7c5338288018 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x586dd981f5a0_0 .net *"_ivl_7", 1 0, L_0x7c5338288018;  1 drivers
v0x586dd981f680_0 .net "addr", 7 0, v0x586dd981d040_0;  alias, 1 drivers
v0x586dd981f740_0 .net "clk", 0 0, v0x586dd97f8a40_0;  alias, 1 drivers
v0x586dd981f7e0_0 .net8 "data", 7 0, RS_0x7c53382d1738;  alias, 2 drivers
v0x586dd981f8b0 .array "storage", 254 0, 7 0;
v0x586dd981f950_0 .net "w_notr", 0 0, v0x586dd981d200_0;  alias, 1 drivers
E_0x586dd97ef9f0 .event posedge, v0x586dd97f8a40_0;
L_0x586dd9820a00 .array/port v0x586dd981f8b0, L_0x586dd9820ac0;
L_0x586dd9820ac0 .concat [ 8 2 0 0], v0x586dd981d040_0, L_0x7c5338288018;
L_0x586dd9820c00 .functor MUXZ 8, L_0x586dd9820a00, o0x7c53382d1e58, v0x586dd981d200_0, C4<>;
    .scope S_0x586dd981ef40;
T_0 ;
    %wait E_0x586dd97ef9f0;
    %load/vec4 v0x586dd981f950_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %load/vec4 v0x586dd981f7e0_0;
    %load/vec4 v0x586dd981f680_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x586dd981f8b0, 0, 4;
T_0.0 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x586dd981b4c0;
T_1 ;
    %wait E_0x586dd97deb60;
    %load/vec4 v0x586dd981d3a0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x586dd981caa0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x586dd981cd00_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x586dd981c680_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x586dd981cb60_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x586dd981bf10_0;
    %pad/u 32;
    %cmpi/e 2, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_1.4, 4;
    %load/vec4 v0x586dd981cb60_0;
    %pad/u 32;
    %cmpi/u 2, 0, 32;
    %flag_get/vec4 5;
    %and;
T_1.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x586dd981caa0_0, 0;
    %load/vec4 v0x586dd981cb60_0;
    %parti/s 1, 0, 2;
    %pad/u 3;
    %ix/vec4 4;
    %load/vec4a v0x586dd981be70, 4;
    %assign/vec4 v0x586dd981ce80_0, 0;
    %load/vec4 v0x586dd981cb60_0;
    %parti/s 1, 0, 2;
    %pad/u 3;
    %ix/vec4 4;
    %load/vec4a v0x586dd981c230, 4;
    %assign/vec4 v0x586dd981cf60_0, 0;
    %load/vec4 v0x586dd981cb60_0;
    %addi 1, 0, 2;
    %assign/vec4 v0x586dd981cb60_0, 0;
    %jmp T_1.3;
T_1.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x586dd981caa0_0, 0;
    %load/vec4 v0x586dd981cdc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.5, 8;
    %vpi_call/w 6 53 "$display", $time, " dma : io_enque mem[%d] = %x", v0x586dd981c540_0, v0x586dd981c900_0 {0 0 0};
    %load/vec4 v0x586dd981c540_0;
    %load/vec4 v0x586dd981c680_0;
    %pad/u 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x586dd981c5e0, 0, 4;
    %load/vec4 v0x586dd981c900_0;
    %load/vec4 v0x586dd981c680_0;
    %pad/u 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x586dd981c9e0, 0, 4;
    %load/vec4 v0x586dd981cc40_0;
    %assign/vec4 v0x586dd981cd00_0, 0;
    %load/vec4 v0x586dd981c680_0;
    %addi 1, 0, 2;
    %assign/vec4 v0x586dd981c680_0, 0;
T_1.5 ;
T_1.3 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x586dd981b4c0;
T_2 ;
    %wait E_0x586dd97df0b0;
    %load/vec4 v0x586dd981d3a0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x586dd981bf10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x586dd981c2d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x586dd981d200_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x586dd981c760_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x586dd981c3a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %vpi_call/w 6 80 "$display", $time, " dma : cpu tx interrupt => %d , %d ", v0x586dd981bd60_0, v0x586dd981c0e0_0 {0 0 0};
    %load/vec4 v0x586dd981bd60_0;
    %load/vec4 v0x586dd981bf10_0;
    %parti/s 1, 0, 2;
    %pad/u 3;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x586dd981be70, 0, 4;
    %load/vec4 v0x586dd981c0e0_0;
    %load/vec4 v0x586dd981bf10_0;
    %parti/s 1, 0, 2;
    %pad/u 3;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x586dd981c230, 0, 4;
    %load/vec4 v0x586dd981bf10_0;
    %addi 1, 0, 2;
    %assign/vec4 v0x586dd981bf10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x586dd981d200_0, 0;
    %jmp T_2.3;
T_2.2 ;
    %load/vec4 v0x586dd981cd00_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.6, 9;
    %load/vec4 v0x586dd981c760_0;
    %load/vec4 v0x586dd981c680_0;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
T_2.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.4, 8;
    %load/vec4 v0x586dd981c760_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0x586dd981c5e0, 4;
    %load/vec4 v0x586dd981c760_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0x586dd981c9e0, 4;
    %vpi_call/w 6 86 "$display", $time, " dma : io_deque mem[%d] = %x", S<1,vec4,u8>, S<0,vec4,u8> {2 0 0};
    %load/vec4 v0x586dd981c760_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0x586dd981c5e0, 4;
    %assign/vec4 v0x586dd981d040_0, 0;
    %load/vec4 v0x586dd981c760_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0x586dd981c9e0, 4;
    %assign/vec4 v0x586dd981d2c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x586dd981d200_0, 0;
    %load/vec4 v0x586dd981c760_0;
    %addi 1, 0, 2;
    %assign/vec4 v0x586dd981c760_0, 0;
    %jmp T_2.5;
T_2.4 ;
    %vpi_call/w 6 95 "$display", $time, " dma : cpu_access mem[%d] =%d= %x", v0x586dd981bd60_0, v0x586dd981c470_0, v0x586dd981c0e0_0 {0 0 0};
    %load/vec4 v0x586dd981c470_0;
    %assign/vec4 v0x586dd981d200_0, 0;
    %load/vec4 v0x586dd981bd60_0;
    %assign/vec4 v0x586dd981d040_0, 0;
    %load/vec4 v0x586dd981c0e0_0;
    %assign/vec4 v0x586dd981d2c0_0, 0;
    %load/vec4 v0x586dd981c760_0;
    %load/vec4 v0x586dd981c680_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/0 T_2.9, 4;
    %load/vec4 v0x586dd981c680_0;
    %or/r;
    %and;
T_2.9;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.7, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x586dd981c2d0_0, 0;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0x586dd981c760_0, 0;
T_2.7 ;
    %vpi_func 6 104 "$time" 64 {0 0 0};
    %cmpi/u 100, 0, 64;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_2.10, 5;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x586dd981c2d0_0, 0;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0x586dd981c760_0, 0;
T_2.10 ;
T_2.5 ;
T_2.3 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x586dd97ccbc0;
T_3 ;
    %delay 1, 0;
    %load/vec4 v0x586dd97f0ae0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x586dd97f8a40_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x586dd97f8a40_0;
    %nor/r;
    %assign/vec4 v0x586dd97f8a40_0, 0;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x586dd97c0870;
T_4 ;
    %wait E_0x586dd97df0b0;
    %load/vec4 v0x586dd981b0f0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x586dd981af50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x586dd981b260_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x586dd981b320_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x586dd981b1c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %vpi_call/w 4 39 "$display", $time, " cpu : job is done" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x586dd981b320_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x586dd981b260_0, 0;
    %pushi/vec4 10, 0, 8;
    %assign/vec4 v0x586dd97b2a00_0, 0;
    %delay 4, 0;
    %vpi_call/w 4 44 "$display", $time, " ram[%d] = %x", v0x586dd97b2a00_0, v0x586dd981b010_0 {0 0 0};
    %pushi/vec4 11, 0, 8;
    %assign/vec4 v0x586dd97b2a00_0, 0;
    %delay 4, 0;
    %vpi_call/w 4 46 "$display", $time, " ram[%d] = %x", v0x586dd97b2a00_0, v0x586dd981b010_0 {0 0 0};
    %pushi/vec4 12, 0, 8;
    %assign/vec4 v0x586dd97b2a00_0, 0;
    %delay 4, 0;
    %vpi_call/w 4 48 "$display", $time, " ram[%d] = %x", v0x586dd97b2a00_0, v0x586dd981b010_0 {0 0 0};
    %pushi/vec4 13, 0, 8;
    %assign/vec4 v0x586dd97b2a00_0, 0;
    %delay 4, 0;
    %vpi_call/w 4 50 "$display", $time, " ram[%d] = %x", v0x586dd97b2a00_0, v0x586dd981b010_0 {0 0 0};
    %pushi/vec4 14, 0, 8;
    %assign/vec4 v0x586dd97b2a00_0, 0;
    %delay 4, 0;
    %vpi_call/w 4 52 "$display", $time, " ram[%d] = %x", v0x586dd97b2a00_0, v0x586dd981b010_0 {0 0 0};
    %pushi/vec4 15, 0, 8;
    %assign/vec4 v0x586dd97b2a00_0, 0;
    %delay 4, 0;
    %vpi_call/w 4 54 "$display", $time, " ram[%d] = %x", v0x586dd97b2a00_0, v0x586dd981b010_0 {0 0 0};
    %vpi_call/w 4 56 "$finish", 32'sb00000000000000000000000000000000 {0 0 0};
    %jmp T_4.3;
T_4.2 ;
    %load/vec4 v0x586dd981af50_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_4.4, 4;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x586dd981af50_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x586dd981b320_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x586dd981b260_0, 0;
    %pushi/vec4 5, 0, 8;
    %assign/vec4 v0x586dd97b2a00_0, 0;
    %pushi/vec4 3, 0, 8;
    %assign/vec4 v0x586dd97b2200_0, 0;
    %vpi_call/w 4 65 "$display", $time, " cpu : read[5,6,7]" {0 0 0};
    %jmp T_4.5;
T_4.4 ;
    %load/vec4 v0x586dd981af50_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_4.6, 4;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x586dd981af50_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x586dd981b320_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x586dd981b260_0, 0;
    %pushi/vec4 12, 0, 8;
    %assign/vec4 v0x586dd97b2a00_0, 0;
    %pushi/vec4 1, 0, 8;
    %assign/vec4 v0x586dd97b2200_0, 0;
    %vpi_call/w 4 73 "$display", $time, " cpu : write_to[12,13,14]" {0 0 0};
    %jmp T_4.7;
T_4.6 ;
    %load/vec4 v0x586dd981af50_0;
    %pad/u 32;
    %cmpi/e 2, 0, 32;
    %jmp/0xz  T_4.8, 4;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0x586dd981af50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x586dd981b260_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x586dd981b320_0, 0;
    %pushi/vec4 15, 0, 8;
    %assign/vec4 v0x586dd97b2a00_0, 0;
    %pushi/vec4 221, 0, 8;
    %assign/vec4 v0x586dd97b2200_0, 0;
    %vpi_call/w 4 81 "$display", $time, " cpu : mem[15] := dd" {0 0 0};
    %delay 4, 0;
    %pushi/vec4 10, 0, 8;
    %assign/vec4 v0x586dd97b2a00_0, 0;
    %pushi/vec4 238, 0, 8;
    %assign/vec4 v0x586dd97b2200_0, 0;
    %vpi_call/w 4 84 "$display", $time, " cpu : mem[10] := ee" {0 0 0};
    %delay 4, 0;
    %pushi/vec4 12, 0, 8;
    %assign/vec4 v0x586dd97b2a00_0, 0;
    %pushi/vec4 255, 0, 8;
    %assign/vec4 v0x586dd97b2200_0, 0;
    %vpi_call/w 4 87 "$display", $time, " cpu : mem[10] := ee" {0 0 0};
    %delay 4, 0;
    %pushi/vec4 13, 0, 8;
    %assign/vec4 v0x586dd97b2a00_0, 0;
    %pushi/vec4 170, 0, 8;
    %assign/vec4 v0x586dd97b2200_0, 0;
    %vpi_call/w 4 90 "$display", $time, " cpu : mem[10] := ee" {0 0 0};
    %jmp T_4.9;
T_4.8 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x586dd981b320_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x586dd981b260_0, 0;
T_4.9 ;
T_4.7 ;
T_4.5 ;
T_4.3 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x586dd981da50;
T_5 ;
    %delay 1, 0;
    %load/vec4 v0x586dd981de10_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x586dd981dd20_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x586dd981dd20_0;
    %nor/r;
    %assign/vec4 v0x586dd981dd20_0, 0;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x586dd981d640;
T_6 ;
    %wait E_0x586dd97deb60;
    %load/vec4 v0x586dd981eb10_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x586dd981e730_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x586dd981edb0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x586dd981ece0_0, 0;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x586dd981e990_0, 0, 5;
T_6.2 ;
    %load/vec4 v0x586dd981e990_0;
    %pad/u 32;
    %cmpi/u 16, 0, 32;
    %jmp/0xz T_6.3, 5;
    %vpi_func 7 43 "$urandom" 32 {0 0 0};
    %pad/u 8;
    %load/vec4 v0x586dd981e990_0;
    %pad/u 6;
    %ix/vec4 4;
    %store/vec4a v0x586dd981ea50, 4, 0;
    %load/vec4 v0x586dd981e990_0;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v0x586dd981ea50, 4;
    %vpi_call/w 7 44 "$display", $time, " io : data[%d] = %x", v0x586dd981e990_0, S<0,vec4,u8> {1 0 0};
    %load/vec4 v0x586dd981e990_0;
    %addi 1, 0, 5;
    %store/vec4 v0x586dd981e990_0, 0, 5;
    %jmp T_6.2;
T_6.3 ;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x586dd981ec40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.4, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x586dd981edb0_0, 0;
    %load/vec4 v0x586dd981e730_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_6.6, 4;
    %load/vec4 v0x586dd981e0b0_0;
    %pad/u 32;
    %load/vec4 v0x586dd981e8d0_0;
    %pad/u 32;
    %add;
    %subi 1, 0, 32;
    %vpi_call/w 7 51 "$display", $time, " io : read[%d,...,%d]", v0x586dd981e0b0_0, S<0,vec4,u32> {1 0 0};
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x586dd981e730_0, 0;
    %load/vec4 v0x586dd981e0b0_0;
    %assign/vec4 v0x586dd981e490_0, 0;
    %load/vec4 v0x586dd981e8d0_0;
    %assign/vec4 v0x586dd981e570_0, 0;
    %jmp T_6.7;
T_6.6 ;
    %load/vec4 v0x586dd981e730_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_6.8, 4;
    %load/vec4 v0x586dd981e0b0_0;
    %pad/u 32;
    %load/vec4 v0x586dd981e570_0;
    %pad/u 32;
    %add;
    %subi 1, 0, 32;
    %vpi_call/w 7 57 "$display", $time, " io : write_to[%d,...,%d]", v0x586dd981e0b0_0, S<0,vec4,u32> {1 0 0};
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x586dd981e730_0, 0;
    %load/vec4 v0x586dd981e0b0_0;
    %assign/vec4 v0x586dd981e650_0, 0;
    %load/vec4 v0x586dd981e8d0_0;
    %parti/s 1, 0, 2;
    %assign/vec4 v0x586dd981e810_0, 0;
T_6.8 ;
T_6.7 ;
    %jmp T_6.5;
T_6.4 ;
    %load/vec4 v0x586dd981e730_0;
    %pad/u 32;
    %cmpi/e 2, 0, 32;
    %jmp/0xz  T_6.10, 4;
    %load/vec4 v0x586dd981e570_0;
    %or/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.12, 8;
    %load/vec4 v0x586dd981e490_0;
    %parti/s 4, 0, 2;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v0x586dd981ea50, 4;
    %vpi_call/w 7 65 "$display", $time, " io : request mem[%d] = %x", v0x586dd981e650_0, S<0,vec4,u8> {1 0 0};
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x586dd981edb0_0, 0;
    %load/vec4 v0x586dd981e650_0;
    %assign/vec4 v0x586dd981e1b0_0, 0;
    %load/vec4 v0x586dd981e490_0;
    %parti/s 4, 0, 2;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v0x586dd981ea50, 4;
    %assign/vec4 v0x586dd981e270_0, 0;
    %load/vec4 v0x586dd981e490_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x586dd981e490_0, 0;
    %load/vec4 v0x586dd981e650_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x586dd981e650_0, 0;
    %load/vec4 v0x586dd981e570_0;
    %subi 1, 0, 8;
    %assign/vec4 v0x586dd981e570_0, 0;
    %load/vec4 v0x586dd981e570_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_6.14, 4;
    %vpi_call/w 7 75 "$display", $time, " io : request complete" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x586dd981ece0_0, 0;
T_6.14 ;
    %jmp T_6.13;
T_6.12 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x586dd981edb0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x586dd981e730_0, 0;
T_6.13 ;
T_6.10 ;
T_6.5 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x586dd97f9350;
T_7 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x586dd9820960_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x586dd9820960_0, 0, 1;
    %end;
    .thread T_7;
# The file index is used to find the file name in the following table.
:file_names 9;
    "N/A";
    "<interactive>";
    "-";
    "testbench.v";
    "cpu.v";
    "clk_gen.v";
    "dma.v";
    "io.v";
    "ram.v";
