<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<title>display-training: include/regs/xmega_spi.h File Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<link href="doxygen.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<!-- Generated by Doxygen 1.6.3 -->
<div class="navigation" id="top">
  <div class="tabs">
    <ul>
      <li><a href="index.html"><span>Main&nbsp;Page</span></a></li>
      <li><a href="pages.html"><span>Related&nbsp;Pages</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="annotated.html"><span>Data&nbsp;Structures</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
    </ul>
  </div>
  <div class="tabs">
    <ul>
      <li><a href="files.html"><span>File&nbsp;List</span></a></li>
      <li><a href="globals.html"><span>Globals</span></a></li>
    </ul>
  </div>
</div>
<div class="contents">
<h1>include/regs/xmega_spi.h File Reference</h1>
<p>ATxmega SPI registers.  
<a href="#_details">More...</a></p>
<code>#include &lt;<a class="el" href="cpu_2xmega_2include_2cpu_2io_8h_source.html">io.h</a>&gt;</code><br/>

<p><a href="xmega__spi_8h_source.html">Go to the source code of this file.</a></p>
<table border="0" cellpadding="0" cellspacing="0">
<tr><td colspan="2"><h2>Defines</h2></td></tr>
<tr><td colspan="2"><div class="groupHeader">Register Offset</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p><a class="anchor" id="amgrp8687b22adec236de12f0cf97184a554f"></a> </p>
</div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__spi__regs__group.html#ga1d3a4472cc551e5edaf4f4db7f8facdb">SPI_CTRL</a>&nbsp;&nbsp;&nbsp;0</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Control Register.  <a href="group__spi__regs__group.html#ga1d3a4472cc551e5edaf4f4db7f8facdb"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__spi__regs__group.html#ga03c7919db12c61815e317460b7a19998">SPI_INTCTRL</a>&nbsp;&nbsp;&nbsp;1</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Interrupt Control Register.  <a href="group__spi__regs__group.html#ga03c7919db12c61815e317460b7a19998"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__spi__regs__group.html#gaa7acbab1db0937d58825b8a27eaa1bf2">SPI_STATUS</a>&nbsp;&nbsp;&nbsp;2</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Status Register.  <a href="group__spi__regs__group.html#gaa7acbab1db0937d58825b8a27eaa1bf2"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__spi__regs__group.html#gaa79aac51310b95b0cea54f2b44550f2a">SPI_DATA</a>&nbsp;&nbsp;&nbsp;3</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Data Register.  <a href="group__spi__regs__group.html#gaa79aac51310b95b0cea54f2b44550f2a"></a><br/></td></tr>
<tr><td colspan="2"><div class="groupHeader"></div></td></tr>
<tr><td colspan="2"><div class="groupText"><p><a class="anchor" id="amgrpd41d8cd98f00b204e9800998ecf8427e"></a> </p>
</div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__spi__regs__group.html#gaf5a5620b2abb308ff5024068743c8bc0">SPI_CTRL_PRESCALER_START</a>&nbsp;&nbsp;&nbsp;0</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Clock Prescaler.  <a href="group__spi__regs__group.html#gaf5a5620b2abb308ff5024068743c8bc0"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__spi__regs__group.html#ga09fc8f42690596efd659c8aead203a3a">SPI_CTRL_PRESCALER_SIZE</a>&nbsp;&nbsp;&nbsp;2</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Clock Prescaler.  <a href="group__spi__regs__group.html#ga09fc8f42690596efd659c8aead203a3a"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__spi__regs__group.html#ga84b414ee00e3a91bf386012eb40ecabb">SPI_CTRL_MODE_START</a>&nbsp;&nbsp;&nbsp;2</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Mode.  <a href="group__spi__regs__group.html#ga84b414ee00e3a91bf386012eb40ecabb"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__spi__regs__group.html#ga9d299a1975f2731315f8f726640eeab5">SPI_CTRL_MODE_SIZE</a>&nbsp;&nbsp;&nbsp;2</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Mode.  <a href="group__spi__regs__group.html#ga9d299a1975f2731315f8f726640eeab5"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__spi__regs__group.html#gab18c18517d7725c64b7c78a1caab8314">SPI_CTRL_MASTER_BIT</a>&nbsp;&nbsp;&nbsp;4</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Master/Slave Select.  <a href="group__spi__regs__group.html#gab18c18517d7725c64b7c78a1caab8314"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__spi__regs__group.html#gae4dd757e4c6bfc07a767efe9dd28bcd1">SPI_CTRL_DORD_BIT</a>&nbsp;&nbsp;&nbsp;5</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Data Order.  <a href="group__spi__regs__group.html#gae4dd757e4c6bfc07a767efe9dd28bcd1"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__spi__regs__group.html#ga980d99f0d2d171a37a529483d1c1fc0a">SPI_CTRL_ENABLE_BIT</a>&nbsp;&nbsp;&nbsp;6</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Enable.  <a href="group__spi__regs__group.html#ga980d99f0d2d171a37a529483d1c1fc0a"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__spi__regs__group.html#gae343ca38b15add68fa9a0ece789f5937">SPI_CTRL_CLK2X_BIT</a>&nbsp;&nbsp;&nbsp;7</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Clock Double.  <a href="group__spi__regs__group.html#gae343ca38b15add68fa9a0ece789f5937"></a><br/></td></tr>
<tr><td colspan="2"><div class="groupHeader"></div></td></tr>
<tr><td colspan="2"><div class="groupText"><p><a class="anchor" id="amgrpd41d8cd98f00b204e9800998ecf8427e"></a> </p>
</div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__spi__regs__group.html#gaf406304c4df9edb04cd9003ea4af9085">SPI_INTCTRL_INTLVL_START</a>&nbsp;&nbsp;&nbsp;0</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Interrupt Level.  <a href="group__spi__regs__group.html#gaf406304c4df9edb04cd9003ea4af9085"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__spi__regs__group.html#ga950c5402d19807064d508fda850a9b49">SPI_INTCTRL_INTLVL_SIZE</a>&nbsp;&nbsp;&nbsp;2</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Interrupt Level.  <a href="group__spi__regs__group.html#ga950c5402d19807064d508fda850a9b49"></a><br/></td></tr>
<tr><td colspan="2"><div class="groupHeader"></div></td></tr>
<tr><td colspan="2"><div class="groupText"><p><a class="anchor" id="amgrpd41d8cd98f00b204e9800998ecf8427e"></a> </p>
</div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__spi__regs__group.html#ga24d8f181c915b0b54e511d15da0199fe">SPI_STATUS_WRCOL_BIT</a>&nbsp;&nbsp;&nbsp;6</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Write Collision Flag.  <a href="group__spi__regs__group.html#ga24d8f181c915b0b54e511d15da0199fe"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__spi__regs__group.html#ga1996ed040808af18bb57e4f233051094">SPI_STATUS_IF_BIT</a>&nbsp;&nbsp;&nbsp;7</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Interrupt Flag.  <a href="group__spi__regs__group.html#ga1996ed040808af18bb57e4f233051094"></a><br/></td></tr>
<tr><td colspan="2"><div class="groupHeader">Bit manipulation macros</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p><a class="anchor" id="amgrp985364f9862511c06835e6b4d720df5f"></a> </p>
</div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__spi__regs__group.html#gad0c8bf2c94390504b79a0b0ca5b68b9e">SPI_BIT</a>(name)&nbsp;&nbsp;&nbsp;(1 &lt;&lt; SPI_##name##_BIT)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Create a mask with bit <em>name</em> set.  <a href="group__spi__regs__group.html#gad0c8bf2c94390504b79a0b0ca5b68b9e"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__spi__regs__group.html#ga6906442ea3965402221d142816b5761b">SPI_BF</a>(name, value)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Create a mask with bitfield <em>name</em> set to <em>value</em>.  <a href="group__spi__regs__group.html#ga6906442ea3965402221d142816b5761b"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__spi__regs__group.html#ga31661bb40066b79999cb519dfca2953b">SPI_BFEXT</a>(name, value)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Extract the value of bitfield <em>name</em> from <em>regval</em>.  <a href="group__spi__regs__group.html#ga31661bb40066b79999cb519dfca2953b"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__spi__regs__group.html#gaa38a1683eede40c925b2da285b3ff4b8">SPI_BFINS</a>(name, value, old)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Return <em>regval</em> with bitfield <em>name</em> set to <em>value</em>.  <a href="group__spi__regs__group.html#gaa38a1683eede40c925b2da285b3ff4b8"></a><br/></td></tr>
<tr><td colspan="2"><div class="groupHeader">Register access macros</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p><a class="anchor" id="amgrp7dbcd9758a0808fd96aaaf6d942fa607"></a> </p>
</div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__spi__regs__group.html#ga9a6130350b7926704a9ddfc248559bcc">spi_write_reg</a>(spi, reg, value)&nbsp;&nbsp;&nbsp;mmio_write8((void *)((<a class="el" href="group__stdint__group.html#ga2f2d463af0e2a9da3ecdd102ce312832">uintptr_t</a>)(spi) + SPI_##reg), value)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Write <em>value</em> to SPI register <em>reg</em>.  <a href="group__spi__regs__group.html#ga9a6130350b7926704a9ddfc248559bcc"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__spi__regs__group.html#ga3df8c2bdc458ea3fff382a67ff5498a9">spi_read_reg</a>(spi, reg)&nbsp;&nbsp;&nbsp;mmio_read8((void *)((<a class="el" href="group__stdint__group.html#ga2f2d463af0e2a9da3ecdd102ce312832">uintptr_t</a>)(spi) + SPI_##reg))</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Read the value of SPI register <em>reg</em>.  <a href="group__spi__regs__group.html#ga3df8c2bdc458ea3fff382a67ff5498a9"></a><br/></td></tr>
</table>
<hr/><a name="_details"></a><h2>Detailed Description</h2>
<p>ATxmega SPI registers. </p>
<p>Copyright (C) 2009 Atmel Corporation. All rights reserved. </p>

<p>Definition in file <a class="el" href="xmega__spi_8h_source.html">xmega_spi.h</a>.</p>
</div>
<hr class="footer"/><address style="text-align: right;"><small>Generated on Thu Apr 29 15:18:22 2010 for display-training by&nbsp;
<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.6.3 </small></address>
</body>
</html>
