
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//bridge_gcc_-Os:     file format elf64-littleaarch64


Disassembly of section .init:

0000000000401e20 <.init>:
  401e20:	stp	x29, x30, [sp, #-16]!
  401e24:	mov	x29, sp
  401e28:	bl	40293c <ferror@plt+0x4bc>
  401e2c:	ldp	x29, x30, [sp], #16
  401e30:	ret

Disassembly of section .plt:

0000000000401e40 <memcpy@plt-0x20>:
  401e40:	stp	x16, x30, [sp, #-16]!
  401e44:	adrp	x16, 423000 <ferror@plt+0x20b80>
  401e48:	ldr	x17, [x16, #4088]
  401e4c:	add	x16, x16, #0xff8
  401e50:	br	x17
  401e54:	nop
  401e58:	nop
  401e5c:	nop

0000000000401e60 <memcpy@plt>:
  401e60:	adrp	x16, 424000 <ferror@plt+0x21b80>
  401e64:	ldr	x17, [x16]
  401e68:	add	x16, x16, #0x0
  401e6c:	br	x17

0000000000401e70 <freopen64@plt>:
  401e70:	adrp	x16, 424000 <ferror@plt+0x21b80>
  401e74:	ldr	x17, [x16, #8]
  401e78:	add	x16, x16, #0x8
  401e7c:	br	x17

0000000000401e80 <recvmsg@plt>:
  401e80:	adrp	x16, 424000 <ferror@plt+0x21b80>
  401e84:	ldr	x17, [x16, #16]
  401e88:	add	x16, x16, #0x10
  401e8c:	br	x17

0000000000401e90 <strtoul@plt>:
  401e90:	adrp	x16, 424000 <ferror@plt+0x21b80>
  401e94:	ldr	x17, [x16, #24]
  401e98:	add	x16, x16, #0x18
  401e9c:	br	x17

0000000000401ea0 <strlen@plt>:
  401ea0:	adrp	x16, 424000 <ferror@plt+0x21b80>
  401ea4:	ldr	x17, [x16, #32]
  401ea8:	add	x16, x16, #0x20
  401eac:	br	x17

0000000000401eb0 <fputs@plt>:
  401eb0:	adrp	x16, 424000 <ferror@plt+0x21b80>
  401eb4:	ldr	x17, [x16, #40]
  401eb8:	add	x16, x16, #0x28
  401ebc:	br	x17

0000000000401ec0 <exit@plt>:
  401ec0:	adrp	x16, 424000 <ferror@plt+0x21b80>
  401ec4:	ldr	x17, [x16, #48]
  401ec8:	add	x16, x16, #0x30
  401ecc:	br	x17

0000000000401ed0 <mount@plt>:
  401ed0:	adrp	x16, 424000 <ferror@plt+0x21b80>
  401ed4:	ldr	x17, [x16, #56]
  401ed8:	add	x16, x16, #0x38
  401edc:	br	x17

0000000000401ee0 <perror@plt>:
  401ee0:	adrp	x16, 424000 <ferror@plt+0x21b80>
  401ee4:	ldr	x17, [x16, #64]
  401ee8:	add	x16, x16, #0x40
  401eec:	br	x17

0000000000401ef0 <__cmsg_nxthdr@plt>:
  401ef0:	adrp	x16, 424000 <ferror@plt+0x21b80>
  401ef4:	ldr	x17, [x16, #72]
  401ef8:	add	x16, x16, #0x48
  401efc:	br	x17

0000000000401f00 <strtoll@plt>:
  401f00:	adrp	x16, 424000 <ferror@plt+0x21b80>
  401f04:	ldr	x17, [x16, #80]
  401f08:	add	x16, x16, #0x50
  401f0c:	br	x17

0000000000401f10 <strtod@plt>:
  401f10:	adrp	x16, 424000 <ferror@plt+0x21b80>
  401f14:	ldr	x17, [x16, #88]
  401f18:	add	x16, x16, #0x58
  401f1c:	br	x17

0000000000401f20 <geteuid@plt>:
  401f20:	adrp	x16, 424000 <ferror@plt+0x21b80>
  401f24:	ldr	x17, [x16, #96]
  401f28:	add	x16, x16, #0x60
  401f2c:	br	x17

0000000000401f30 <sethostent@plt>:
  401f30:	adrp	x16, 424000 <ferror@plt+0x21b80>
  401f34:	ldr	x17, [x16, #104]
  401f38:	add	x16, x16, #0x68
  401f3c:	br	x17

0000000000401f40 <bind@plt>:
  401f40:	adrp	x16, 424000 <ferror@plt+0x21b80>
  401f44:	ldr	x17, [x16, #112]
  401f48:	add	x16, x16, #0x70
  401f4c:	br	x17

0000000000401f50 <ftell@plt>:
  401f50:	adrp	x16, 424000 <ferror@plt+0x21b80>
  401f54:	ldr	x17, [x16, #120]
  401f58:	add	x16, x16, #0x78
  401f5c:	br	x17

0000000000401f60 <sprintf@plt>:
  401f60:	adrp	x16, 424000 <ferror@plt+0x21b80>
  401f64:	ldr	x17, [x16, #128]
  401f68:	add	x16, x16, #0x80
  401f6c:	br	x17

0000000000401f70 <getuid@plt>:
  401f70:	adrp	x16, 424000 <ferror@plt+0x21b80>
  401f74:	ldr	x17, [x16, #136]
  401f78:	add	x16, x16, #0x88
  401f7c:	br	x17

0000000000401f80 <putc@plt>:
  401f80:	adrp	x16, 424000 <ferror@plt+0x21b80>
  401f84:	ldr	x17, [x16, #144]
  401f88:	add	x16, x16, #0x90
  401f8c:	br	x17

0000000000401f90 <opendir@plt>:
  401f90:	adrp	x16, 424000 <ferror@plt+0x21b80>
  401f94:	ldr	x17, [x16, #152]
  401f98:	add	x16, x16, #0x98
  401f9c:	br	x17

0000000000401fa0 <strftime@plt>:
  401fa0:	adrp	x16, 424000 <ferror@plt+0x21b80>
  401fa4:	ldr	x17, [x16, #160]
  401fa8:	add	x16, x16, #0xa0
  401fac:	br	x17

0000000000401fb0 <fputc@plt>:
  401fb0:	adrp	x16, 424000 <ferror@plt+0x21b80>
  401fb4:	ldr	x17, [x16, #168]
  401fb8:	add	x16, x16, #0xa8
  401fbc:	br	x17

0000000000401fc0 <unshare@plt>:
  401fc0:	adrp	x16, 424000 <ferror@plt+0x21b80>
  401fc4:	ldr	x17, [x16, #176]
  401fc8:	add	x16, x16, #0xb0
  401fcc:	br	x17

0000000000401fd0 <snprintf@plt>:
  401fd0:	adrp	x16, 424000 <ferror@plt+0x21b80>
  401fd4:	ldr	x17, [x16, #184]
  401fd8:	add	x16, x16, #0xb8
  401fdc:	br	x17

0000000000401fe0 <umount2@plt>:
  401fe0:	adrp	x16, 424000 <ferror@plt+0x21b80>
  401fe4:	ldr	x17, [x16, #192]
  401fe8:	add	x16, x16, #0xc0
  401fec:	br	x17

0000000000401ff0 <fileno@plt>:
  401ff0:	adrp	x16, 424000 <ferror@plt+0x21b80>
  401ff4:	ldr	x17, [x16, #200]
  401ff8:	add	x16, x16, #0xc8
  401ffc:	br	x17

0000000000402000 <localtime@plt>:
  402000:	adrp	x16, 424000 <ferror@plt+0x21b80>
  402004:	ldr	x17, [x16, #208]
  402008:	add	x16, x16, #0xd0
  40200c:	br	x17

0000000000402010 <fclose@plt>:
  402010:	adrp	x16, 424000 <ferror@plt+0x21b80>
  402014:	ldr	x17, [x16, #216]
  402018:	add	x16, x16, #0xd8
  40201c:	br	x17

0000000000402020 <atoi@plt>:
  402020:	adrp	x16, 424000 <ferror@plt+0x21b80>
  402024:	ldr	x17, [x16, #224]
  402028:	add	x16, x16, #0xe0
  40202c:	br	x17

0000000000402030 <time@plt>:
  402030:	adrp	x16, 424000 <ferror@plt+0x21b80>
  402034:	ldr	x17, [x16, #232]
  402038:	add	x16, x16, #0xe8
  40203c:	br	x17

0000000000402040 <malloc@plt>:
  402040:	adrp	x16, 424000 <ferror@plt+0x21b80>
  402044:	ldr	x17, [x16, #240]
  402048:	add	x16, x16, #0xf0
  40204c:	br	x17

0000000000402050 <setsockopt@plt>:
  402050:	adrp	x16, 424000 <ferror@plt+0x21b80>
  402054:	ldr	x17, [x16, #248]
  402058:	add	x16, x16, #0xf8
  40205c:	br	x17

0000000000402060 <__isoc99_fscanf@plt>:
  402060:	adrp	x16, 424000 <ferror@plt+0x21b80>
  402064:	ldr	x17, [x16, #256]
  402068:	add	x16, x16, #0x100
  40206c:	br	x17

0000000000402070 <__libc_start_main@plt>:
  402070:	adrp	x16, 424000 <ferror@plt+0x21b80>
  402074:	ldr	x17, [x16, #264]
  402078:	add	x16, x16, #0x108
  40207c:	br	x17

0000000000402080 <strcat@plt>:
  402080:	adrp	x16, 424000 <ferror@plt+0x21b80>
  402084:	ldr	x17, [x16, #272]
  402088:	add	x16, x16, #0x110
  40208c:	br	x17

0000000000402090 <if_indextoname@plt>:
  402090:	adrp	x16, 424000 <ferror@plt+0x21b80>
  402094:	ldr	x17, [x16, #280]
  402098:	add	x16, x16, #0x118
  40209c:	br	x17

00000000004020a0 <memset@plt>:
  4020a0:	adrp	x16, 424000 <ferror@plt+0x21b80>
  4020a4:	ldr	x17, [x16, #288]
  4020a8:	add	x16, x16, #0x120
  4020ac:	br	x17

00000000004020b0 <gettimeofday@plt>:
  4020b0:	adrp	x16, 424000 <ferror@plt+0x21b80>
  4020b4:	ldr	x17, [x16, #296]
  4020b8:	add	x16, x16, #0x128
  4020bc:	br	x17

00000000004020c0 <sendmsg@plt>:
  4020c0:	adrp	x16, 424000 <ferror@plt+0x21b80>
  4020c4:	ldr	x17, [x16, #304]
  4020c8:	add	x16, x16, #0x130
  4020cc:	br	x17

00000000004020d0 <cap_get_flag@plt>:
  4020d0:	adrp	x16, 424000 <ferror@plt+0x21b80>
  4020d4:	ldr	x17, [x16, #312]
  4020d8:	add	x16, x16, #0x138
  4020dc:	br	x17

00000000004020e0 <strcasecmp@plt>:
  4020e0:	adrp	x16, 424000 <ferror@plt+0x21b80>
  4020e4:	ldr	x17, [x16, #320]
  4020e8:	add	x16, x16, #0x140
  4020ec:	br	x17

00000000004020f0 <realloc@plt>:
  4020f0:	adrp	x16, 424000 <ferror@plt+0x21b80>
  4020f4:	ldr	x17, [x16, #328]
  4020f8:	add	x16, x16, #0x148
  4020fc:	br	x17

0000000000402100 <cap_set_proc@plt>:
  402100:	adrp	x16, 424000 <ferror@plt+0x21b80>
  402104:	ldr	x17, [x16, #336]
  402108:	add	x16, x16, #0x150
  40210c:	br	x17

0000000000402110 <strdup@plt>:
  402110:	adrp	x16, 424000 <ferror@plt+0x21b80>
  402114:	ldr	x17, [x16, #344]
  402118:	add	x16, x16, #0x158
  40211c:	br	x17

0000000000402120 <closedir@plt>:
  402120:	adrp	x16, 424000 <ferror@plt+0x21b80>
  402124:	ldr	x17, [x16, #352]
  402128:	add	x16, x16, #0x160
  40212c:	br	x17

0000000000402130 <strerror@plt>:
  402130:	adrp	x16, 424000 <ferror@plt+0x21b80>
  402134:	ldr	x17, [x16, #360]
  402138:	add	x16, x16, #0x168
  40213c:	br	x17

0000000000402140 <close@plt>:
  402140:	adrp	x16, 424000 <ferror@plt+0x21b80>
  402144:	ldr	x17, [x16, #368]
  402148:	add	x16, x16, #0x170
  40214c:	br	x17

0000000000402150 <strrchr@plt>:
  402150:	adrp	x16, 424000 <ferror@plt+0x21b80>
  402154:	ldr	x17, [x16, #376]
  402158:	add	x16, x16, #0x178
  40215c:	br	x17

0000000000402160 <recv@plt>:
  402160:	adrp	x16, 424000 <ferror@plt+0x21b80>
  402164:	ldr	x17, [x16, #384]
  402168:	add	x16, x16, #0x180
  40216c:	br	x17

0000000000402170 <__gmon_start__@plt>:
  402170:	adrp	x16, 424000 <ferror@plt+0x21b80>
  402174:	ldr	x17, [x16, #392]
  402178:	add	x16, x16, #0x188
  40217c:	br	x17

0000000000402180 <abort@plt>:
  402180:	adrp	x16, 424000 <ferror@plt+0x21b80>
  402184:	ldr	x17, [x16, #400]
  402188:	add	x16, x16, #0x190
  40218c:	br	x17

0000000000402190 <feof@plt>:
  402190:	adrp	x16, 424000 <ferror@plt+0x21b80>
  402194:	ldr	x17, [x16, #408]
  402198:	add	x16, x16, #0x198
  40219c:	br	x17

00000000004021a0 <puts@plt>:
  4021a0:	adrp	x16, 424000 <ferror@plt+0x21b80>
  4021a4:	ldr	x17, [x16, #416]
  4021a8:	add	x16, x16, #0x1a0
  4021ac:	br	x17

00000000004021b0 <memcmp@plt>:
  4021b0:	adrp	x16, 424000 <ferror@plt+0x21b80>
  4021b4:	ldr	x17, [x16, #424]
  4021b8:	add	x16, x16, #0x1a8
  4021bc:	br	x17

00000000004021c0 <strcmp@plt>:
  4021c0:	adrp	x16, 424000 <ferror@plt+0x21b80>
  4021c4:	ldr	x17, [x16, #432]
  4021c8:	add	x16, x16, #0x1b0
  4021cc:	br	x17

00000000004021d0 <__ctype_b_loc@plt>:
  4021d0:	adrp	x16, 424000 <ferror@plt+0x21b80>
  4021d4:	ldr	x17, [x16, #440]
  4021d8:	add	x16, x16, #0x1b8
  4021dc:	br	x17

00000000004021e0 <strtol@plt>:
  4021e0:	adrp	x16, 424000 <ferror@plt+0x21b80>
  4021e4:	ldr	x17, [x16, #448]
  4021e8:	add	x16, x16, #0x1c0
  4021ec:	br	x17

00000000004021f0 <cap_get_proc@plt>:
  4021f0:	adrp	x16, 424000 <ferror@plt+0x21b80>
  4021f4:	ldr	x17, [x16, #456]
  4021f8:	add	x16, x16, #0x1c8
  4021fc:	br	x17

0000000000402200 <fread@plt>:
  402200:	adrp	x16, 424000 <ferror@plt+0x21b80>
  402204:	ldr	x17, [x16, #464]
  402208:	add	x16, x16, #0x1d0
  40220c:	br	x17

0000000000402210 <getline@plt>:
  402210:	adrp	x16, 424000 <ferror@plt+0x21b80>
  402214:	ldr	x17, [x16, #472]
  402218:	add	x16, x16, #0x1d8
  40221c:	br	x17

0000000000402220 <gethostbyaddr@plt>:
  402220:	adrp	x16, 424000 <ferror@plt+0x21b80>
  402224:	ldr	x17, [x16, #480]
  402228:	add	x16, x16, #0x1e0
  40222c:	br	x17

0000000000402230 <statvfs64@plt>:
  402230:	adrp	x16, 424000 <ferror@plt+0x21b80>
  402234:	ldr	x17, [x16, #488]
  402238:	add	x16, x16, #0x1e8
  40223c:	br	x17

0000000000402240 <free@plt>:
  402240:	adrp	x16, 424000 <ferror@plt+0x21b80>
  402244:	ldr	x17, [x16, #496]
  402248:	add	x16, x16, #0x1f0
  40224c:	br	x17

0000000000402250 <inet_pton@plt>:
  402250:	adrp	x16, 424000 <ferror@plt+0x21b80>
  402254:	ldr	x17, [x16, #504]
  402258:	add	x16, x16, #0x1f8
  40225c:	br	x17

0000000000402260 <readdir64@plt>:
  402260:	adrp	x16, 424000 <ferror@plt+0x21b80>
  402264:	ldr	x17, [x16, #512]
  402268:	add	x16, x16, #0x200
  40226c:	br	x17

0000000000402270 <send@plt>:
  402270:	adrp	x16, 424000 <ferror@plt+0x21b80>
  402274:	ldr	x17, [x16, #520]
  402278:	add	x16, x16, #0x208
  40227c:	br	x17

0000000000402280 <strspn@plt>:
  402280:	adrp	x16, 424000 <ferror@plt+0x21b80>
  402284:	ldr	x17, [x16, #528]
  402288:	add	x16, x16, #0x210
  40228c:	br	x17

0000000000402290 <strchr@plt>:
  402290:	adrp	x16, 424000 <ferror@plt+0x21b80>
  402294:	ldr	x17, [x16, #536]
  402298:	add	x16, x16, #0x218
  40229c:	br	x17

00000000004022a0 <strtoull@plt>:
  4022a0:	adrp	x16, 424000 <ferror@plt+0x21b80>
  4022a4:	ldr	x17, [x16, #544]
  4022a8:	add	x16, x16, #0x220
  4022ac:	br	x17

00000000004022b0 <fwrite@plt>:
  4022b0:	adrp	x16, 424000 <ferror@plt+0x21b80>
  4022b4:	ldr	x17, [x16, #552]
  4022b8:	add	x16, x16, #0x228
  4022bc:	br	x17

00000000004022c0 <socket@plt>:
  4022c0:	adrp	x16, 424000 <ferror@plt+0x21b80>
  4022c4:	ldr	x17, [x16, #560]
  4022c8:	add	x16, x16, #0x230
  4022cc:	br	x17

00000000004022d0 <fflush@plt>:
  4022d0:	adrp	x16, 424000 <ferror@plt+0x21b80>
  4022d4:	ldr	x17, [x16, #568]
  4022d8:	add	x16, x16, #0x238
  4022dc:	br	x17

00000000004022e0 <strcpy@plt>:
  4022e0:	adrp	x16, 424000 <ferror@plt+0x21b80>
  4022e4:	ldr	x17, [x16, #576]
  4022e8:	add	x16, x16, #0x240
  4022ec:	br	x17

00000000004022f0 <fopen64@plt>:
  4022f0:	adrp	x16, 424000 <ferror@plt+0x21b80>
  4022f4:	ldr	x17, [x16, #584]
  4022f8:	add	x16, x16, #0x248
  4022fc:	br	x17

0000000000402300 <setns@plt>:
  402300:	adrp	x16, 424000 <ferror@plt+0x21b80>
  402304:	ldr	x17, [x16, #592]
  402308:	add	x16, x16, #0x250
  40230c:	br	x17

0000000000402310 <cap_clear@plt>:
  402310:	adrp	x16, 424000 <ferror@plt+0x21b80>
  402314:	ldr	x17, [x16, #600]
  402318:	add	x16, x16, #0x258
  40231c:	br	x17

0000000000402320 <isatty@plt>:
  402320:	adrp	x16, 424000 <ferror@plt+0x21b80>
  402324:	ldr	x17, [x16, #608]
  402328:	add	x16, x16, #0x260
  40232c:	br	x17

0000000000402330 <sysconf@plt>:
  402330:	adrp	x16, 424000 <ferror@plt+0x21b80>
  402334:	ldr	x17, [x16, #616]
  402338:	add	x16, x16, #0x268
  40233c:	br	x17

0000000000402340 <open64@plt>:
  402340:	adrp	x16, 424000 <ferror@plt+0x21b80>
  402344:	ldr	x17, [x16, #624]
  402348:	add	x16, x16, #0x270
  40234c:	br	x17

0000000000402350 <asctime@plt>:
  402350:	adrp	x16, 424000 <ferror@plt+0x21b80>
  402354:	ldr	x17, [x16, #632]
  402358:	add	x16, x16, #0x278
  40235c:	br	x17

0000000000402360 <cap_free@plt>:
  402360:	adrp	x16, 424000 <ferror@plt+0x21b80>
  402364:	ldr	x17, [x16, #640]
  402368:	add	x16, x16, #0x280
  40236c:	br	x17

0000000000402370 <if_nametoindex@plt>:
  402370:	adrp	x16, 424000 <ferror@plt+0x21b80>
  402374:	ldr	x17, [x16, #648]
  402378:	add	x16, x16, #0x288
  40237c:	br	x17

0000000000402380 <strchrnul@plt>:
  402380:	adrp	x16, 424000 <ferror@plt+0x21b80>
  402384:	ldr	x17, [x16, #656]
  402388:	add	x16, x16, #0x290
  40238c:	br	x17

0000000000402390 <strstr@plt>:
  402390:	adrp	x16, 424000 <ferror@plt+0x21b80>
  402394:	ldr	x17, [x16, #664]
  402398:	add	x16, x16, #0x298
  40239c:	br	x17

00000000004023a0 <__isoc99_sscanf@plt>:
  4023a0:	adrp	x16, 424000 <ferror@plt+0x21b80>
  4023a4:	ldr	x17, [x16, #672]
  4023a8:	add	x16, x16, #0x2a0
  4023ac:	br	x17

00000000004023b0 <strncpy@plt>:
  4023b0:	adrp	x16, 424000 <ferror@plt+0x21b80>
  4023b4:	ldr	x17, [x16, #680]
  4023b8:	add	x16, x16, #0x2a8
  4023bc:	br	x17

00000000004023c0 <strcspn@plt>:
  4023c0:	adrp	x16, 424000 <ferror@plt+0x21b80>
  4023c4:	ldr	x17, [x16, #688]
  4023c8:	add	x16, x16, #0x2b0
  4023cc:	br	x17

00000000004023d0 <vfprintf@plt>:
  4023d0:	adrp	x16, 424000 <ferror@plt+0x21b80>
  4023d4:	ldr	x17, [x16, #696]
  4023d8:	add	x16, x16, #0x2b8
  4023dc:	br	x17

00000000004023e0 <printf@plt>:
  4023e0:	adrp	x16, 424000 <ferror@plt+0x21b80>
  4023e4:	ldr	x17, [x16, #704]
  4023e8:	add	x16, x16, #0x2c0
  4023ec:	br	x17

00000000004023f0 <__assert_fail@plt>:
  4023f0:	adrp	x16, 424000 <ferror@plt+0x21b80>
  4023f4:	ldr	x17, [x16, #712]
  4023f8:	add	x16, x16, #0x2c8
  4023fc:	br	x17

0000000000402400 <__errno_location@plt>:
  402400:	adrp	x16, 424000 <ferror@plt+0x21b80>
  402404:	ldr	x17, [x16, #720]
  402408:	add	x16, x16, #0x2d0
  40240c:	br	x17

0000000000402410 <getenv@plt>:
  402410:	adrp	x16, 424000 <ferror@plt+0x21b80>
  402414:	ldr	x17, [x16, #728]
  402418:	add	x16, x16, #0x2d8
  40241c:	br	x17

0000000000402420 <putchar@plt>:
  402420:	adrp	x16, 424000 <ferror@plt+0x21b80>
  402424:	ldr	x17, [x16, #736]
  402428:	add	x16, x16, #0x2e0
  40242c:	br	x17

0000000000402430 <getsockname@plt>:
  402430:	adrp	x16, 424000 <ferror@plt+0x21b80>
  402434:	ldr	x17, [x16, #744]
  402438:	add	x16, x16, #0x2e8
  40243c:	br	x17

0000000000402440 <getservbyname@plt>:
  402440:	adrp	x16, 424000 <ferror@plt+0x21b80>
  402444:	ldr	x17, [x16, #752]
  402448:	add	x16, x16, #0x2f0
  40244c:	br	x17

0000000000402450 <fprintf@plt>:
  402450:	adrp	x16, 424000 <ferror@plt+0x21b80>
  402454:	ldr	x17, [x16, #760]
  402458:	add	x16, x16, #0x2f8
  40245c:	br	x17

0000000000402460 <fgets@plt>:
  402460:	adrp	x16, 424000 <ferror@plt+0x21b80>
  402464:	ldr	x17, [x16, #768]
  402468:	add	x16, x16, #0x300
  40246c:	br	x17

0000000000402470 <inet_ntop@plt>:
  402470:	adrp	x16, 424000 <ferror@plt+0x21b80>
  402474:	ldr	x17, [x16, #776]
  402478:	add	x16, x16, #0x308
  40247c:	br	x17

0000000000402480 <ferror@plt>:
  402480:	adrp	x16, 424000 <ferror@plt+0x21b80>
  402484:	ldr	x17, [x16, #784]
  402488:	add	x16, x16, #0x310
  40248c:	br	x17

Disassembly of section .text:

0000000000402490 <.text>:
  402490:	stp	x29, x30, [sp, #-80]!
  402494:	mov	x29, sp
  402498:	stp	x21, x22, [sp, #32]
  40249c:	adrp	x22, 424000 <ferror@plt+0x21b80>
  4024a0:	add	x22, x22, #0x390
  4024a4:	mov	w21, w0
  4024a8:	stp	x19, x20, [sp, #16]
  4024ac:	mov	x20, x1
  4024b0:	stp	x23, x24, [sp, #48]
  4024b4:	adrp	x24, 40e000 <ferror@plt+0xbb80>
  4024b8:	add	x24, x24, #0x42a
  4024bc:	stp	x25, x26, [sp, #64]
  4024c0:	add	x26, x22, #0x4
  4024c4:	cmp	w21, #0x1
  4024c8:	b.le	4024e8 <ferror@plt+0x68>
  4024cc:	ldr	x19, [x20, #8]
  4024d0:	mov	x1, x24
  4024d4:	mov	x0, x19
  4024d8:	bl	4021c0 <strcmp@plt>
  4024dc:	cbnz	w0, 402548 <ferror@plt+0xc8>
  4024e0:	sub	w21, w21, #0x1
  4024e4:	add	x20, x20, #0x8
  4024e8:	adrp	x0, 428000 <stdin@@GLIBC_2.17+0x3c80>
  4024ec:	adrp	x1, 40f000 <ferror@plt+0xcb80>
  4024f0:	add	x1, x1, #0xfdc
  4024f4:	adrp	x19, 424000 <ferror@plt+0x21b80>
  4024f8:	ldr	w2, [x0, #3692]
  4024fc:	adrp	x0, 40f000 <ferror@plt+0xcb80>
  402500:	add	x0, x0, #0xe93
  402504:	add	x19, x19, #0x390
  402508:	cmp	w2, #0x0
  40250c:	csel	x0, x0, x1, ne  // ne = any
  402510:	adrp	x1, 424000 <ferror@plt+0x21b80>
  402514:	str	x0, [x1, #864]
  402518:	adrp	x0, 428000 <stdin@@GLIBC_2.17+0x3c80>
  40251c:	ldr	w1, [x0, #3676]
  402520:	ldr	w0, [x19, #4]
  402524:	bl	40b69c <ferror@plt+0x921c>
  402528:	ldr	x0, [x19, #8]
  40252c:	cbz	x0, 40288c <ferror@plt+0x40c>
  402530:	ldp	x19, x20, [sp, #16]
  402534:	ldp	x21, x22, [sp, #32]
  402538:	ldp	x23, x24, [sp, #48]
  40253c:	ldp	x25, x26, [sp, #64]
  402540:	ldp	x29, x30, [sp], #80
  402544:	b	402ad8 <ferror@plt+0x658>
  402548:	ldrb	w0, [x19]
  40254c:	cmp	w0, #0x2d
  402550:	b.ne	4024e8 <ferror@plt+0x68>  // b.any
  402554:	ldrb	w0, [x19, #1]
  402558:	cmp	w0, #0x2d
  40255c:	b.ne	402564 <ferror@plt+0xe4>  // b.any
  402560:	add	x19, x19, #0x1
  402564:	mov	x0, x19
  402568:	adrp	x1, 40e000 <ferror@plt+0xbb80>
  40256c:	add	x1, x1, #0x42d
  402570:	bl	4088a4 <ferror@plt+0x6424>
  402574:	tst	w0, #0xff
  402578:	b.ne	402580 <ferror@plt+0x100>  // b.any
  40257c:	bl	402a18 <ferror@plt+0x598>
  402580:	mov	x0, x19
  402584:	adrp	x1, 40e000 <ferror@plt+0xbb80>
  402588:	add	x1, x1, #0x433
  40258c:	bl	4088a4 <ferror@plt+0x6424>
  402590:	tst	w0, #0xff
  402594:	b.ne	4025ac <ferror@plt+0x12c>  // b.any
  402598:	adrp	x0, 40e000 <ferror@plt+0xbb80>
  40259c:	add	x0, x0, #0x43c
  4025a0:	bl	4021a0 <puts@plt>
  4025a4:	mov	w0, #0x0                   	// #0
  4025a8:	bl	401ec0 <exit@plt>
  4025ac:	mov	x0, x19
  4025b0:	adrp	x1, 40e000 <ferror@plt+0xbb80>
  4025b4:	add	x1, x1, #0x450
  4025b8:	bl	4088a4 <ferror@plt+0x6424>
  4025bc:	tst	w0, #0xff
  4025c0:	b.ne	4025e0 <ferror@plt+0x160>  // b.any
  4025c4:	adrp	x1, 428000 <stdin@@GLIBC_2.17+0x3c80>
  4025c8:	ldr	w0, [x1, #3696]
  4025cc:	add	w0, w0, #0x1
  4025d0:	str	w0, [x1, #3696]
  4025d4:	sub	w21, w21, #0x1
  4025d8:	add	x20, x20, #0x8
  4025dc:	b	4024c4 <ferror@plt+0x44>
  4025e0:	mov	x0, x19
  4025e4:	adrp	x1, 40e000 <ferror@plt+0xbb80>
  4025e8:	add	x1, x1, #0x457
  4025ec:	bl	4088a4 <ferror@plt+0x6424>
  4025f0:	tst	w0, #0xff
  4025f4:	b.eq	4025c4 <ferror@plt+0x144>  // b.none
  4025f8:	mov	x0, x19
  4025fc:	adrp	x1, 40e000 <ferror@plt+0xbb80>
  402600:	add	x1, x1, #0x463
  402604:	bl	4088a4 <ferror@plt+0x6424>
  402608:	tst	w0, #0xff
  40260c:	b.ne	402624 <ferror@plt+0x1a4>  // b.any
  402610:	adrp	x1, 428000 <stdin@@GLIBC_2.17+0x3c80>
  402614:	ldr	w0, [x1, #3680]
  402618:	add	w0, w0, #0x1
  40261c:	str	w0, [x1, #3680]
  402620:	b	4025d4 <ferror@plt+0x154>
  402624:	mov	x0, x19
  402628:	adrp	x1, 40e000 <ferror@plt+0xbb80>
  40262c:	add	x1, x1, #0x46c
  402630:	bl	4088a4 <ferror@plt+0x6424>
  402634:	tst	w0, #0xff
  402638:	b.ne	402650 <ferror@plt+0x1d0>  // b.any
  40263c:	adrp	x1, 428000 <stdin@@GLIBC_2.17+0x3c80>
  402640:	ldr	w0, [x1, #3692]
  402644:	add	w0, w0, #0x1
  402648:	str	w0, [x1, #3692]
  40264c:	b	4025d4 <ferror@plt+0x154>
  402650:	mov	x0, x19
  402654:	adrp	x1, 40e000 <ferror@plt+0xbb80>
  402658:	add	x1, x1, #0x475
  40265c:	bl	4088a4 <ferror@plt+0x6424>
  402660:	tst	w0, #0xff
  402664:	b.ne	40267c <ferror@plt+0x1fc>  // b.any
  402668:	adrp	x1, 428000 <stdin@@GLIBC_2.17+0x3c80>
  40266c:	ldr	w0, [x1, #3672]
  402670:	add	w0, w0, #0x1
  402674:	str	w0, [x1, #3672]
  402678:	b	4025d4 <ferror@plt+0x154>
  40267c:	mov	x0, x19
  402680:	adrp	x1, 40e000 <ferror@plt+0xbb80>
  402684:	sub	w25, w21, #0x1
  402688:	add	x1, x1, #0x480
  40268c:	add	x23, x20, #0x8
  402690:	bl	4088a4 <ferror@plt+0x6424>
  402694:	tst	w0, #0xff
  402698:	b.ne	402710 <ferror@plt+0x290>  // b.any
  40269c:	mov	w21, w25
  4026a0:	cmp	w25, #0x1
  4026a4:	b.eq	40257c <ferror@plt+0xfc>  // b.none
  4026a8:	ldr	x19, [x20, #16]
  4026ac:	adrp	x1, 40e000 <ferror@plt+0xbb80>
  4026b0:	add	x1, x1, #0x488
  4026b4:	mov	x0, x19
  4026b8:	bl	4021c0 <strcmp@plt>
  4026bc:	cbnz	w0, 4026d0 <ferror@plt+0x250>
  4026c0:	mov	w0, #0x2                   	// #2
  4026c4:	str	w0, [x22]
  4026c8:	mov	x20, x23
  4026cc:	b	4025d4 <ferror@plt+0x154>
  4026d0:	adrp	x1, 40e000 <ferror@plt+0xbb80>
  4026d4:	mov	x0, x19
  4026d8:	add	x1, x1, #0x48d
  4026dc:	bl	4021c0 <strcmp@plt>
  4026e0:	cbnz	w0, 4026ec <ferror@plt+0x26c>
  4026e4:	mov	w0, #0xa                   	// #10
  4026e8:	b	4026c4 <ferror@plt+0x244>
  4026ec:	adrp	x1, 40e000 <ferror@plt+0xbb80>
  4026f0:	mov	x0, x19
  4026f4:	add	x1, x1, #0x42e
  4026f8:	bl	4021c0 <strcmp@plt>
  4026fc:	cbz	w0, 40257c <ferror@plt+0xfc>
  402700:	adrp	x0, 40e000 <ferror@plt+0xbb80>
  402704:	mov	x1, x19
  402708:	add	x0, x0, #0x493
  40270c:	bl	4086e0 <ferror@plt+0x6260>
  402710:	adrp	x1, 40e000 <ferror@plt+0xbb80>
  402714:	mov	x0, x19
  402718:	add	x1, x1, #0x4ab
  40271c:	bl	4021c0 <strcmp@plt>
  402720:	cbnz	w0, 402730 <ferror@plt+0x2b0>
  402724:	mov	w0, #0x2                   	// #2
  402728:	str	w0, [x22]
  40272c:	b	4025d4 <ferror@plt+0x154>
  402730:	adrp	x1, 40e000 <ferror@plt+0xbb80>
  402734:	mov	x0, x19
  402738:	add	x1, x1, #0x4ae
  40273c:	bl	4021c0 <strcmp@plt>
  402740:	cbnz	w0, 40274c <ferror@plt+0x2cc>
  402744:	mov	w0, #0xa                   	// #10
  402748:	b	402728 <ferror@plt+0x2a8>
  40274c:	mov	x0, x19
  402750:	adrp	x1, 40e000 <ferror@plt+0xbb80>
  402754:	add	x1, x1, #0x4b1
  402758:	bl	4088a4 <ferror@plt+0x6424>
  40275c:	tst	w0, #0xff
  402760:	b.ne	40277c <ferror@plt+0x2fc>  // b.any
  402764:	ldr	x0, [x20, #16]
  402768:	mov	w21, w25
  40276c:	bl	40a99c <ferror@plt+0x851c>
  402770:	cbz	w0, 4026c8 <ferror@plt+0x248>
  402774:	mov	w0, #0xffffffff            	// #-1
  402778:	b	4025a8 <ferror@plt+0x128>
  40277c:	mov	x0, x19
  402780:	adrp	x1, 40e000 <ferror@plt+0xbb80>
  402784:	add	x1, x1, #0x4b8
  402788:	bl	4088a4 <ferror@plt+0x6424>
  40278c:	tst	w0, #0xff
  402790:	b.ne	4027a8 <ferror@plt+0x328>  // b.any
  402794:	adrp	x1, 428000 <stdin@@GLIBC_2.17+0x3c80>
  402798:	ldr	w0, [x1, #3684]
  40279c:	add	w0, w0, #0x1
  4027a0:	str	w0, [x1, #3684]
  4027a4:	b	4025d4 <ferror@plt+0x154>
  4027a8:	mov	x1, x26
  4027ac:	mov	x0, x19
  4027b0:	bl	40b754 <ferror@plt+0x92d4>
  4027b4:	tst	w0, #0xff
  4027b8:	b.ne	4025d4 <ferror@plt+0x154>  // b.any
  4027bc:	mov	x0, x19
  4027c0:	adrp	x1, 40e000 <ferror@plt+0xbb80>
  4027c4:	add	x1, x1, #0x4c7
  4027c8:	bl	4088a4 <ferror@plt+0x6424>
  4027cc:	tst	w0, #0xff
  4027d0:	b.ne	4027e8 <ferror@plt+0x368>  // b.any
  4027d4:	adrp	x1, 428000 <stdin@@GLIBC_2.17+0x3c80>
  4027d8:	ldr	w0, [x1, #3688]
  4027dc:	add	w0, w0, #0x1
  4027e0:	str	w0, [x1, #3688]
  4027e4:	b	4025d4 <ferror@plt+0x154>
  4027e8:	mov	x0, x19
  4027ec:	adrp	x1, 40e000 <ferror@plt+0xbb80>
  4027f0:	add	x1, x1, #0x4ce
  4027f4:	bl	4088a4 <ferror@plt+0x6424>
  4027f8:	tst	w0, #0xff
  4027fc:	b.ne	402814 <ferror@plt+0x394>  // b.any
  402800:	adrp	x1, 428000 <stdin@@GLIBC_2.17+0x3c80>
  402804:	ldr	w0, [x1, #3676]
  402808:	add	w0, w0, #0x1
  40280c:	str	w0, [x1, #3676]
  402810:	b	4025d4 <ferror@plt+0x154>
  402814:	mov	x0, x19
  402818:	adrp	x1, 40e000 <ferror@plt+0xbb80>
  40281c:	add	x1, x1, #0x4d4
  402820:	bl	4088a4 <ferror@plt+0x6424>
  402824:	tst	w0, #0xff
  402828:	b.ne	402840 <ferror@plt+0x3c0>  // b.any
  40282c:	adrp	x1, 428000 <stdin@@GLIBC_2.17+0x3c80>
  402830:	ldr	w0, [x1, #3712]
  402834:	add	w0, w0, #0x1
  402838:	str	w0, [x1, #3712]
  40283c:	b	4025d4 <ferror@plt+0x154>
  402840:	mov	x0, x19
  402844:	adrp	x1, 40e000 <ferror@plt+0xbb80>
  402848:	add	x1, x1, #0x4dc
  40284c:	bl	4088a4 <ferror@plt+0x6424>
  402850:	tst	w0, #0xff
  402854:	b.ne	402870 <ferror@plt+0x3f0>  // b.any
  402858:	mov	w21, w25
  40285c:	cmp	w25, #0x1
  402860:	b.eq	40257c <ferror@plt+0xfc>  // b.none
  402864:	ldr	x0, [x20, #16]
  402868:	str	x0, [x22, #8]
  40286c:	b	4026c8 <ferror@plt+0x248>
  402870:	adrp	x0, 424000 <ferror@plt+0x21b80>
  402874:	mov	x2, x19
  402878:	adrp	x1, 40e000 <ferror@plt+0xbb80>
  40287c:	add	x1, x1, #0x4e3
  402880:	ldr	x0, [x0, #880]
  402884:	bl	402450 <fprintf@plt>
  402888:	b	402774 <ferror@plt+0x2f4>
  40288c:	adrp	x19, 424000 <ferror@plt+0x21b80>
  402890:	add	x19, x19, #0x328
  402894:	mov	x0, x19
  402898:	mov	w1, #0x0                   	// #0
  40289c:	bl	40caa8 <ferror@plt+0xa628>
  4028a0:	tbz	w0, #31, 4028ac <ferror@plt+0x42c>
  4028a4:	mov	w0, #0x1                   	// #1
  4028a8:	b	4025a8 <ferror@plt+0x128>
  4028ac:	mov	x0, x19
  4028b0:	bl	40c874 <ferror@plt+0xa3f4>
  4028b4:	cmp	w21, #0x1
  4028b8:	b.le	4028e0 <ferror@plt+0x460>
  4028bc:	add	x2, x20, #0x8
  4028c0:	sub	w1, w21, #0x1
  4028c4:	ldr	x0, [x20, #8]
  4028c8:	ldp	x19, x20, [sp, #16]
  4028cc:	ldp	x21, x22, [sp, #32]
  4028d0:	ldp	x23, x24, [sp, #48]
  4028d4:	ldp	x25, x26, [sp, #64]
  4028d8:	ldp	x29, x30, [sp], #80
  4028dc:	b	402a48 <ferror@plt+0x5c8>
  4028e0:	mov	x0, x19
  4028e4:	bl	40c8ec <ferror@plt+0xa46c>
  4028e8:	b	40257c <ferror@plt+0xfc>
  4028ec:	mov	x29, #0x0                   	// #0
  4028f0:	mov	x30, #0x0                   	// #0
  4028f4:	mov	x5, x0
  4028f8:	ldr	x1, [sp]
  4028fc:	add	x2, sp, #0x8
  402900:	mov	x6, sp
  402904:	movz	x0, #0x0, lsl #48
  402908:	movk	x0, #0x0, lsl #32
  40290c:	movk	x0, #0x40, lsl #16
  402910:	movk	x0, #0x2490
  402914:	movz	x3, #0x0, lsl #48
  402918:	movk	x3, #0x0, lsl #32
  40291c:	movk	x3, #0x40, lsl #16
  402920:	movk	x3, #0xe1c8
  402924:	movz	x4, #0x0, lsl #48
  402928:	movk	x4, #0x0, lsl #32
  40292c:	movk	x4, #0x40, lsl #16
  402930:	movk	x4, #0xe248
  402934:	bl	402070 <__libc_start_main@plt>
  402938:	bl	402180 <abort@plt>
  40293c:	adrp	x0, 423000 <ferror@plt+0x20b80>
  402940:	ldr	x0, [x0, #4040]
  402944:	cbz	x0, 40294c <ferror@plt+0x4cc>
  402948:	b	402170 <__gmon_start__@plt>
  40294c:	ret
  402950:	adrp	x0, 424000 <ferror@plt+0x21b80>
  402954:	add	x1, x0, #0x370
  402958:	adrp	x0, 424000 <ferror@plt+0x21b80>
  40295c:	add	x0, x0, #0x370
  402960:	cmp	x1, x0
  402964:	b.eq	402990 <ferror@plt+0x510>  // b.none
  402968:	sub	sp, sp, #0x10
  40296c:	adrp	x1, 40e000 <ferror@plt+0xbb80>
  402970:	ldr	x1, [x1, #616]
  402974:	str	x1, [sp, #8]
  402978:	cbz	x1, 402988 <ferror@plt+0x508>
  40297c:	mov	x16, x1
  402980:	add	sp, sp, #0x10
  402984:	br	x16
  402988:	add	sp, sp, #0x10
  40298c:	ret
  402990:	ret
  402994:	adrp	x0, 424000 <ferror@plt+0x21b80>
  402998:	add	x1, x0, #0x370
  40299c:	adrp	x0, 424000 <ferror@plt+0x21b80>
  4029a0:	add	x0, x0, #0x370
  4029a4:	sub	x1, x1, x0
  4029a8:	mov	x2, #0x2                   	// #2
  4029ac:	asr	x1, x1, #3
  4029b0:	sdiv	x1, x1, x2
  4029b4:	cbz	x1, 4029e0 <ferror@plt+0x560>
  4029b8:	sub	sp, sp, #0x10
  4029bc:	adrp	x2, 40e000 <ferror@plt+0xbb80>
  4029c0:	ldr	x2, [x2, #624]
  4029c4:	str	x2, [sp, #8]
  4029c8:	cbz	x2, 4029d8 <ferror@plt+0x558>
  4029cc:	mov	x16, x2
  4029d0:	add	sp, sp, #0x10
  4029d4:	br	x16
  4029d8:	add	sp, sp, #0x10
  4029dc:	ret
  4029e0:	ret
  4029e4:	stp	x29, x30, [sp, #-32]!
  4029e8:	mov	x29, sp
  4029ec:	str	x19, [sp, #16]
  4029f0:	adrp	x19, 424000 <ferror@plt+0x21b80>
  4029f4:	ldrb	w0, [x19, #904]
  4029f8:	cbnz	w0, 402a08 <ferror@plt+0x588>
  4029fc:	bl	402950 <ferror@plt+0x4d0>
  402a00:	mov	w0, #0x1                   	// #1
  402a04:	strb	w0, [x19, #904]
  402a08:	ldr	x19, [sp, #16]
  402a0c:	ldp	x29, x30, [sp], #32
  402a10:	ret
  402a14:	b	402994 <ferror@plt+0x514>
  402a18:	stp	x29, x30, [sp, #-16]!
  402a1c:	adrp	x0, 424000 <ferror@plt+0x21b80>
  402a20:	mov	x29, sp
  402a24:	ldr	x1, [x0, #880]
  402a28:	adrp	x0, 40e000 <ferror@plt+0xbb80>
  402a2c:	add	x0, x0, #0x278
  402a30:	bl	401eb0 <fputs@plt>
  402a34:	mov	w0, #0xffffffff            	// #-1
  402a38:	bl	401ec0 <exit@plt>
  402a3c:	stp	x29, x30, [sp, #-16]!
  402a40:	mov	x29, sp
  402a44:	bl	402a18 <ferror@plt+0x598>
  402a48:	stp	x29, x30, [sp, #-48]!
  402a4c:	mov	x29, sp
  402a50:	stp	x19, x20, [sp, #16]
  402a54:	adrp	x19, 40e000 <ferror@plt+0xbb80>
  402a58:	mov	x20, x0
  402a5c:	add	x19, x19, #0x528
  402a60:	stp	x21, x22, [sp, #32]
  402a64:	mov	w21, w1
  402a68:	mov	x22, x2
  402a6c:	ldr	x1, [x19]
  402a70:	cbnz	x1, 402aa0 <ferror@plt+0x620>
  402a74:	adrp	x0, 424000 <ferror@plt+0x21b80>
  402a78:	mov	x2, x20
  402a7c:	adrp	x1, 40e000 <ferror@plt+0xbb80>
  402a80:	add	x1, x1, #0x3aa
  402a84:	ldr	x0, [x0, #880]
  402a88:	bl	402450 <fprintf@plt>
  402a8c:	mov	w0, #0xffffffff            	// #-1
  402a90:	ldp	x19, x20, [sp, #16]
  402a94:	ldp	x21, x22, [sp, #32]
  402a98:	ldp	x29, x30, [sp], #48
  402a9c:	ret
  402aa0:	mov	x0, x20
  402aa4:	bl	4088a4 <ferror@plt+0x6424>
  402aa8:	tst	w0, #0xff
  402aac:	b.ne	402ad0 <ferror@plt+0x650>  // b.any
  402ab0:	add	x1, x22, #0x8
  402ab4:	sub	w0, w21, #0x1
  402ab8:	ldr	x2, [x19, #8]
  402abc:	ldp	x19, x20, [sp, #16]
  402ac0:	mov	x16, x2
  402ac4:	ldp	x21, x22, [sp, #32]
  402ac8:	ldp	x29, x30, [sp], #48
  402acc:	br	x16
  402ad0:	add	x19, x19, #0x10
  402ad4:	b	402a6c <ferror@plt+0x5ec>
  402ad8:	sub	sp, sp, #0x370
  402adc:	stp	x29, x30, [sp]
  402ae0:	mov	x29, sp
  402ae4:	stp	x19, x20, [sp, #16]
  402ae8:	mov	x19, x0
  402aec:	stp	x21, x22, [sp, #32]
  402af0:	str	x23, [sp, #48]
  402af4:	stp	xzr, xzr, [sp, #64]
  402af8:	cbz	x0, 402b74 <ferror@plt+0x6f4>
  402afc:	adrp	x1, 40e000 <ferror@plt+0xbb80>
  402b00:	add	x1, x1, #0x42b
  402b04:	bl	4021c0 <strcmp@plt>
  402b08:	cbz	w0, 402b74 <ferror@plt+0x6f4>
  402b0c:	adrp	x0, 424000 <ferror@plt+0x21b80>
  402b10:	adrp	x1, 40f000 <ferror@plt+0xcb80>
  402b14:	add	x1, x1, #0xe8a
  402b18:	ldr	x2, [x0, #896]
  402b1c:	mov	x0, x19
  402b20:	bl	401e70 <freopen64@plt>
  402b24:	cbnz	x0, 402b74 <ferror@plt+0x6f4>
  402b28:	adrp	x0, 424000 <ferror@plt+0x21b80>
  402b2c:	ldr	x20, [x0, #880]
  402b30:	bl	402400 <__errno_location@plt>
  402b34:	ldr	w0, [x0]
  402b38:	bl	402130 <strerror@plt>
  402b3c:	mov	x3, x0
  402b40:	adrp	x1, 40e000 <ferror@plt+0xbb80>
  402b44:	mov	x2, x19
  402b48:	add	x1, x1, #0x3d6
  402b4c:	mov	x0, x20
  402b50:	bl	402450 <fprintf@plt>
  402b54:	mov	w20, #0x1                   	// #1
  402b58:	mov	w0, w20
  402b5c:	ldp	x29, x30, [sp]
  402b60:	ldp	x19, x20, [sp, #16]
  402b64:	ldp	x21, x22, [sp, #32]
  402b68:	ldr	x23, [sp, #48]
  402b6c:	add	sp, sp, #0x370
  402b70:	ret
  402b74:	adrp	x21, 424000 <ferror@plt+0x21b80>
  402b78:	add	x21, x21, #0x328
  402b7c:	mov	x0, x21
  402b80:	mov	w1, #0x0                   	// #0
  402b84:	bl	40caa8 <ferror@plt+0xa628>
  402b88:	tbz	w0, #31, 402ba4 <ferror@plt+0x724>
  402b8c:	adrp	x0, 424000 <ferror@plt+0x21b80>
  402b90:	ldr	x1, [x0, #880]
  402b94:	adrp	x0, 40e000 <ferror@plt+0xbb80>
  402b98:	add	x0, x0, #0x3fd
  402b9c:	bl	401eb0 <fputs@plt>
  402ba0:	b	402b54 <ferror@plt+0x6d4>
  402ba4:	mov	x0, x21
  402ba8:	bl	40c874 <ferror@plt+0xa3f4>
  402bac:	adrp	x0, 428000 <stdin@@GLIBC_2.17+0x3c80>
  402bb0:	adrp	x22, 40e000 <ferror@plt+0xbb80>
  402bb4:	mov	x23, x0
  402bb8:	add	x22, x22, #0x414
  402bbc:	str	wzr, [x0, #3700]
  402bc0:	mov	w20, #0x0                   	// #0
  402bc4:	adrp	x0, 424000 <ferror@plt+0x21b80>
  402bc8:	add	x1, sp, #0x48
  402bcc:	ldr	x2, [x0, #896]
  402bd0:	add	x0, sp, #0x40
  402bd4:	bl	4094f4 <ferror@plt+0x7074>
  402bd8:	cmn	x0, #0x1
  402bdc:	b.eq	402c30 <ferror@plt+0x7b0>  // b.none
  402be0:	ldr	x0, [sp, #64]
  402be4:	add	x1, sp, #0x50
  402be8:	mov	w2, #0x64                  	// #100
  402bec:	bl	409670 <ferror@plt+0x71f0>
  402bf0:	mov	w1, w0
  402bf4:	cbz	w0, 402bc4 <ferror@plt+0x744>
  402bf8:	ldr	x0, [sp, #80]
  402bfc:	add	x2, sp, #0x50
  402c00:	bl	402a48 <ferror@plt+0x5c8>
  402c04:	cbz	w0, 402bc4 <ferror@plt+0x744>
  402c08:	adrp	x0, 424000 <ferror@plt+0x21b80>
  402c0c:	ldr	w3, [x23, #3700]
  402c10:	mov	x2, x19
  402c14:	mov	x1, x22
  402c18:	ldr	x0, [x0, #880]
  402c1c:	mov	w20, #0x1                   	// #1
  402c20:	bl	402450 <fprintf@plt>
  402c24:	adrp	x0, 428000 <stdin@@GLIBC_2.17+0x3c80>
  402c28:	ldr	w0, [x0, #3688]
  402c2c:	cbnz	w0, 402bc4 <ferror@plt+0x744>
  402c30:	ldr	x0, [sp, #64]
  402c34:	cbz	x0, 402c3c <ferror@plt+0x7bc>
  402c38:	bl	402240 <free@plt>
  402c3c:	mov	x0, x21
  402c40:	bl	40c8ec <ferror@plt+0xa46c>
  402c44:	b	402b58 <ferror@plt+0x6d8>
  402c48:	stp	x29, x30, [sp, #-16]!
  402c4c:	adrp	x0, 424000 <ferror@plt+0x21b80>
  402c50:	mov	x29, sp
  402c54:	ldr	x1, [x0, #880]
  402c58:	adrp	x0, 40e000 <ferror@plt+0xbb80>
  402c5c:	add	x0, x0, #0x598
  402c60:	bl	401eb0 <fputs@plt>
  402c64:	mov	w0, #0xffffffff            	// #-1
  402c68:	bl	401ec0 <exit@plt>
  402c6c:	adrp	x2, 424000 <ferror@plt+0x21b80>
  402c70:	ldr	w3, [x2, #928]
  402c74:	cbz	w3, 402c7c <ferror@plt+0x7fc>
  402c78:	str	w3, [x0, #20]
  402c7c:	add	x2, x2, #0x3a0
  402c80:	ldr	w3, [x2, #4]
  402c84:	cbz	w3, 402c90 <ferror@plt+0x810>
  402c88:	mov	w2, #0xa                   	// #10
  402c8c:	b	40dbe4 <ferror@plt+0xb764>
  402c90:	mov	w0, #0x0                   	// #0
  402c94:	ret
  402c98:	adrp	x2, 424000 <ferror@plt+0x21b80>
  402c9c:	ldr	w3, [x2, #928]
  402ca0:	cbz	w3, 402ca8 <ferror@plt+0x828>
  402ca4:	str	w3, [x0, #20]
  402ca8:	add	x2, x2, #0x3a0
  402cac:	ldr	w3, [x2, #4]
  402cb0:	cbz	w3, 402cbc <ferror@plt+0x83c>
  402cb4:	mov	w2, #0x9                   	// #9
  402cb8:	b	40dbe4 <ferror@plt+0xb764>
  402cbc:	mov	w0, #0x0                   	// #0
  402cc0:	ret
  402cc4:	sub	sp, sp, #0x2c0
  402cc8:	stp	x29, x30, [sp]
  402ccc:	mov	x29, sp
  402cd0:	stp	x19, x20, [sp, #16]
  402cd4:	mov	w20, w2
  402cd8:	mov	x19, x3
  402cdc:	mov	x2, #0x11c                 	// #284
  402ce0:	stp	x21, x22, [sp, #32]
  402ce4:	mov	w22, w0
  402ce8:	mov	w21, w1
  402cec:	add	x0, sp, #0x1a0
  402cf0:	mov	w1, #0x0                   	// #0
  402cf4:	stp	x23, x24, [sp, #48]
  402cf8:	orr	w21, w21, #0x1
  402cfc:	stp	x25, x26, [sp, #64]
  402d00:	mov	x24, #0xffffffffffffffff    	// #-1
  402d04:	mov	w25, #0x0                   	// #0
  402d08:	stp	x27, x28, [sp, #80]
  402d0c:	bl	4020a0 <memset@plt>
  402d10:	mov	w0, #0x1c                  	// #28
  402d14:	str	w0, [sp, #416]
  402d18:	mov	w0, #0x7                   	// #7
  402d1c:	strb	w0, [sp, #432]
  402d20:	mov	w0, #0x40                  	// #64
  402d24:	strh	w0, [sp, #440]
  402d28:	mov	w0, #0xffffffff            	// #-1
  402d2c:	str	w0, [sp, #104]
  402d30:	adrp	x0, 40e000 <ferror@plt+0xbb80>
  402d34:	add	x0, x0, #0x77a
  402d38:	mov	x28, #0x0                   	// #0
  402d3c:	mov	x27, #0x0                   	// #0
  402d40:	str	x24, [sp, #96]
  402d44:	str	wzr, [sp, #108]
  402d48:	str	x0, [sp, #120]
  402d4c:	adrp	x0, 40e000 <ferror@plt+0xbb80>
  402d50:	add	x0, x0, #0x77e
  402d54:	str	x0, [sp, #112]
  402d58:	strh	w22, [sp, #420]
  402d5c:	strh	w21, [sp, #422]
  402d60:	mov	x21, #0x0                   	// #0
  402d64:	cbnz	w20, 402dac <ferror@plt+0x92c>
  402d68:	cmp	x28, #0x0
  402d6c:	ccmp	x27, #0x0, #0x4, ne  // ne = any
  402d70:	b.ne	4031c8 <ferror@plt+0xd48>  // b.any
  402d74:	adrp	x0, 424000 <ferror@plt+0x21b80>
  402d78:	ldr	x1, [x0, #880]
  402d7c:	adrp	x0, 40e000 <ferror@plt+0xbb80>
  402d80:	add	x0, x0, #0x80d
  402d84:	bl	401eb0 <fputs@plt>
  402d88:	mov	w0, #0xffffffff            	// #-1
  402d8c:	ldp	x29, x30, [sp]
  402d90:	ldp	x19, x20, [sp, #16]
  402d94:	ldp	x21, x22, [sp, #32]
  402d98:	ldp	x23, x24, [sp, #48]
  402d9c:	ldp	x25, x26, [sp, #64]
  402da0:	ldp	x27, x28, [sp, #80]
  402da4:	add	sp, sp, #0x2c0
  402da8:	ret
  402dac:	mov	x22, x19
  402db0:	sub	w23, w20, #0x1
  402db4:	ldr	x1, [sp, #120]
  402db8:	ldr	x26, [x22], #8
  402dbc:	mov	x0, x26
  402dc0:	bl	4021c0 <strcmp@plt>
  402dc4:	cbnz	w0, 402de0 <ferror@plt+0x960>
  402dc8:	mov	w20, w23
  402dcc:	cbnz	w23, 402dd4 <ferror@plt+0x954>
  402dd0:	bl	40868c <ferror@plt+0x620c>
  402dd4:	ldr	x28, [x19, #8]
  402dd8:	mov	x19, x22
  402ddc:	b	402e28 <ferror@plt+0x9a8>
  402de0:	ldr	x1, [sp, #112]
  402de4:	mov	x0, x26
  402de8:	bl	4021c0 <strcmp@plt>
  402dec:	cbnz	w0, 402e34 <ferror@plt+0x9b4>
  402df0:	mov	w20, w23
  402df4:	cbz	w23, 402dd0 <ferror@plt+0x950>
  402df8:	ldr	w0, [sp, #108]
  402dfc:	ldr	x1, [x19, #8]
  402e00:	cbz	w0, 402e0c <ferror@plt+0x98c>
  402e04:	ldr	x0, [sp, #112]
  402e08:	bl	408740 <ferror@plt+0x62c0>
  402e0c:	adrp	x0, 424000 <ferror@plt+0x21b80>
  402e10:	mov	x19, x22
  402e14:	ldr	w2, [x0, #912]
  402e18:	add	x0, sp, #0x98
  402e1c:	bl	408d84 <ferror@plt+0x6904>
  402e20:	mov	w0, #0x1                   	// #1
  402e24:	str	w0, [sp, #108]
  402e28:	sub	w20, w20, #0x1
  402e2c:	add	x19, x19, #0x8
  402e30:	b	402d64 <ferror@plt+0x8e4>
  402e34:	adrp	x1, 40f000 <ferror@plt+0xcb80>
  402e38:	mov	x0, x26
  402e3c:	add	x1, x1, #0x3a
  402e40:	bl	4021c0 <strcmp@plt>
  402e44:	cbnz	w0, 402eb8 <ferror@plt+0xa38>
  402e48:	mov	w20, w23
  402e4c:	cbz	w23, 402dd0 <ferror@plt+0x950>
  402e50:	ldr	x0, [x19, #8]
  402e54:	add	x1, sp, #0x90
  402e58:	mov	w2, #0x0                   	// #0
  402e5c:	bl	401e90 <strtoul@plt>
  402e60:	mov	x21, x0
  402e64:	ldr	x0, [sp, #144]
  402e68:	cbz	x0, 402ea8 <ferror@plt+0xa28>
  402e6c:	ldrb	w0, [x0]
  402e70:	cbz	w0, 402ea8 <ferror@plt+0xa28>
  402e74:	ldr	x0, [x19, #8]
  402e78:	adrp	x1, 40e000 <ferror@plt+0xbb80>
  402e7c:	add	x1, x1, #0x782
  402e80:	bl	402440 <getservbyname@plt>
  402e84:	cbnz	x0, 402e98 <ferror@plt+0xa18>
  402e88:	ldr	x1, [x19, #8]
  402e8c:	adrp	x0, 40e000 <ferror@plt+0xbb80>
  402e90:	add	x0, x0, #0x786
  402e94:	bl	4086e0 <ferror@plt+0x6260>
  402e98:	ldr	w21, [x0, #16]
  402e9c:	rev16	w21, w21
  402ea0:	and	x21, x21, #0xffff
  402ea4:	b	402dd8 <ferror@plt+0x958>
  402ea8:	mov	x0, #0xffff                	// #65535
  402eac:	cmp	x21, x0
  402eb0:	b.ls	402dd8 <ferror@plt+0x958>  // b.plast
  402eb4:	b	402e88 <ferror@plt+0xa08>
  402eb8:	adrp	x1, 40e000 <ferror@plt+0xbb80>
  402ebc:	mov	x0, x26
  402ec0:	add	x1, x1, #0x7a5
  402ec4:	bl	4021c0 <strcmp@plt>
  402ec8:	cbnz	w0, 402f14 <ferror@plt+0xa94>
  402ecc:	mov	w20, w23
  402ed0:	cbz	w23, 402dd0 <ferror@plt+0x950>
  402ed4:	ldr	x0, [x19, #8]
  402ed8:	add	x1, sp, #0x90
  402edc:	mov	w2, #0x0                   	// #0
  402ee0:	bl	401e90 <strtoul@plt>
  402ee4:	str	x0, [sp, #96]
  402ee8:	ldr	x0, [sp, #144]
  402eec:	cbz	x0, 402ef8 <ferror@plt+0xa78>
  402ef0:	ldrb	w0, [x0]
  402ef4:	cbnz	w0, 402f04 <ferror@plt+0xa84>
  402ef8:	ldr	x0, [sp, #96]
  402efc:	cmp	xzr, x0, lsr #24
  402f00:	b.eq	402dd8 <ferror@plt+0x958>  // b.none
  402f04:	adrp	x0, 40e000 <ferror@plt+0xbb80>
  402f08:	add	x0, x0, #0x794
  402f0c:	ldr	x1, [x19, #8]
  402f10:	b	402e94 <ferror@plt+0xa14>
  402f14:	adrp	x1, 40e000 <ferror@plt+0xbb80>
  402f18:	mov	x0, x26
  402f1c:	add	x1, x1, #0x7a1
  402f20:	bl	4021c0 <strcmp@plt>
  402f24:	cbnz	w0, 402f6c <ferror@plt+0xaec>
  402f28:	mov	w20, w23
  402f2c:	cbz	w23, 402dd0 <ferror@plt+0x950>
  402f30:	ldr	x0, [x19, #8]
  402f34:	add	x1, sp, #0x90
  402f38:	mov	w2, #0x0                   	// #0
  402f3c:	bl	401e90 <strtoul@plt>
  402f40:	mov	x24, x0
  402f44:	ldr	x0, [sp, #144]
  402f48:	cbz	x0, 402f54 <ferror@plt+0xad4>
  402f4c:	ldrb	w0, [x0]
  402f50:	cbnz	w0, 402f5c <ferror@plt+0xadc>
  402f54:	cmp	xzr, x24, lsr #24
  402f58:	b.eq	402dd8 <ferror@plt+0x958>  // b.none
  402f5c:	adrp	x0, 40e000 <ferror@plt+0xbb80>
  402f60:	add	x0, x0, #0x7a9
  402f64:	ldr	x1, [x19, #8]
  402f68:	b	402e94 <ferror@plt+0xa14>
  402f6c:	adrp	x1, 40e000 <ferror@plt+0xbb80>
  402f70:	mov	x0, x26
  402f74:	add	x1, x1, #0x7ba
  402f78:	bl	4021c0 <strcmp@plt>
  402f7c:	cbnz	w0, 402fa4 <ferror@plt+0xb24>
  402f80:	mov	w20, w23
  402f84:	cbz	w23, 402dd0 <ferror@plt+0x950>
  402f88:	ldr	x0, [x19, #8]
  402f8c:	bl	40a608 <ferror@plt+0x8188>
  402f90:	mov	w25, w0
  402f94:	cbnz	w0, 402dd8 <ferror@plt+0x958>
  402f98:	ldr	x0, [x19, #8]
  402f9c:	bl	408770 <ferror@plt+0x62f0>
  402fa0:	bl	401ec0 <exit@plt>
  402fa4:	adrp	x1, 40e000 <ferror@plt+0xbb80>
  402fa8:	mov	x0, x26
  402fac:	add	x1, x1, #0x7be
  402fb0:	bl	4021c0 <strcmp@plt>
  402fb4:	cbnz	w0, 402fc8 <ferror@plt+0xb48>
  402fb8:	ldrb	w0, [sp, #442]
  402fbc:	orr	w0, w0, #0x2
  402fc0:	strb	w0, [sp, #442]
  402fc4:	b	402e28 <ferror@plt+0x9a8>
  402fc8:	mov	x0, x26
  402fcc:	adrp	x1, 40e000 <ferror@plt+0xbb80>
  402fd0:	add	x1, x1, #0x7c3
  402fd4:	bl	4088a4 <ferror@plt+0x6424>
  402fd8:	tst	w0, #0xff
  402fdc:	b.ne	402fec <ferror@plt+0xb6c>  // b.any
  402fe0:	ldrb	w0, [sp, #442]
  402fe4:	orr	w0, w0, #0x4
  402fe8:	b	402fc0 <ferror@plt+0xb40>
  402fec:	ldr	x0, [x19]
  402ff0:	adrp	x1, 40e000 <ferror@plt+0xbb80>
  402ff4:	add	x1, x1, #0x7ca
  402ff8:	bl	4088a4 <ferror@plt+0x6424>
  402ffc:	tst	w0, #0xff
  403000:	b.ne	403010 <ferror@plt+0xb90>  // b.any
  403004:	ldrb	w0, [sp, #442]
  403008:	orr	w0, w0, #0xffffff80
  40300c:	b	402fc0 <ferror@plt+0xb40>
  403010:	ldr	x0, [x19]
  403014:	adrp	x1, 40e000 <ferror@plt+0xbb80>
  403018:	add	x1, x1, #0x7d1
  40301c:	bl	4088a4 <ferror@plt+0x6424>
  403020:	tst	w0, #0xff
  403024:	b.ne	403038 <ferror@plt+0xbb8>  // b.any
  403028:	ldrh	w0, [sp, #440]
  40302c:	orr	w0, w0, #0x80
  403030:	strh	w0, [sp, #440]
  403034:	b	402e28 <ferror@plt+0x9a8>
  403038:	ldr	x0, [x19]
  40303c:	adrp	x1, 40e000 <ferror@plt+0xbb80>
  403040:	add	x1, x1, #0x7d7
  403044:	bl	4088a4 <ferror@plt+0x6424>
  403048:	tst	w0, #0xff
  40304c:	b.eq	403028 <ferror@plt+0xba8>  // b.none
  403050:	ldr	x0, [x19]
  403054:	adrp	x1, 40e000 <ferror@plt+0xbb80>
  403058:	add	x1, x1, #0x7e1
  40305c:	bl	4088a4 <ferror@plt+0x6424>
  403060:	tst	w0, #0xff
  403064:	b.ne	403074 <ferror@plt+0xbf4>  // b.any
  403068:	ldrh	w0, [sp, #440]
  40306c:	orr	w0, w0, #0x2
  403070:	b	403030 <ferror@plt+0xbb0>
  403074:	ldr	x0, [x19]
  403078:	adrp	x1, 40e000 <ferror@plt+0xbb80>
  40307c:	add	x1, x1, #0x7e6
  403080:	bl	4088a4 <ferror@plt+0x6424>
  403084:	tst	w0, #0xff
  403088:	b.eq	403068 <ferror@plt+0xbe8>  // b.none
  40308c:	ldr	x0, [x19]
  403090:	adrp	x1, 40e000 <ferror@plt+0xbb80>
  403094:	add	x1, x1, #0x7ed
  403098:	bl	4088a4 <ferror@plt+0x6424>
  40309c:	tst	w0, #0xff
  4030a0:	b.ne	4030b0 <ferror@plt+0xc30>  // b.any
  4030a4:	ldrh	w0, [sp, #440]
  4030a8:	and	w0, w0, #0xffffffbf
  4030ac:	b	40306c <ferror@plt+0xbec>
  4030b0:	ldr	x0, [x19]
  4030b4:	adrp	x2, 40e000 <ferror@plt+0xbb80>
  4030b8:	add	x2, x2, #0x517
  4030bc:	mov	x1, x2
  4030c0:	bl	4088a4 <ferror@plt+0x6424>
  4030c4:	tst	w0, #0xff
  4030c8:	b.ne	403104 <ferror@plt+0xc84>  // b.any
  4030cc:	ldr	w0, [sp, #104]
  4030d0:	adrp	x1, 40e000 <ferror@plt+0xbb80>
  4030d4:	add	x2, x1, #0x517
  4030d8:	tbnz	w0, #31, 4030e8 <ferror@plt+0xc68>
  4030dc:	ldr	x1, [x19]
  4030e0:	mov	x0, x2
  4030e4:	b	402e08 <ferror@plt+0x988>
  4030e8:	mov	w20, w23
  4030ec:	cbz	w23, 402dd0 <ferror@plt+0x950>
  4030f0:	ldr	x0, [x19, #8]
  4030f4:	bl	402020 <atoi@plt>
  4030f8:	sxth	w0, w0
  4030fc:	str	w0, [sp, #104]
  403100:	b	402dd8 <ferror@plt+0x958>
  403104:	ldr	x0, [x19]
  403108:	adrp	x1, 40e000 <ferror@plt+0xbb80>
  40310c:	add	x1, x1, #0x7f5
  403110:	bl	4088a4 <ferror@plt+0x6424>
  403114:	tst	w0, #0xff
  403118:	b.ne	403128 <ferror@plt+0xca8>  // b.any
  40311c:	ldrb	w0, [sp, #442]
  403120:	orr	w0, w0, #0x1
  403124:	b	402fc0 <ferror@plt+0xb40>
  403128:	ldr	x0, [x19]
  40312c:	adrp	x1, 40e000 <ferror@plt+0xbb80>
  403130:	add	x1, x1, #0x7f9
  403134:	bl	4088a4 <ferror@plt+0x6424>
  403138:	tst	w0, #0xff
  40313c:	b.ne	40314c <ferror@plt+0xccc>  // b.any
  403140:	ldrb	w0, [sp, #442]
  403144:	orr	w0, w0, #0x10
  403148:	b	402fc0 <ferror@plt+0xb40>
  40314c:	ldr	x0, [x19]
  403150:	adrp	x1, 40e000 <ferror@plt+0xbb80>
  403154:	add	x1, x1, #0x806
  403158:	bl	4088a4 <ferror@plt+0x6424>
  40315c:	tst	w0, #0xff
  403160:	b.ne	403170 <ferror@plt+0xcf0>  // b.any
  403164:	ldrb	w0, [sp, #442]
  403168:	orr	w0, w0, #0x40
  40316c:	b	402fc0 <ferror@plt+0xb40>
  403170:	ldr	x0, [x19]
  403174:	adrp	x2, 40f000 <ferror@plt+0xcb80>
  403178:	add	x2, x2, #0xda2
  40317c:	mov	x1, x2
  403180:	bl	4021c0 <strcmp@plt>
  403184:	cbnz	w0, 403194 <ferror@plt+0xd14>
  403188:	mov	x19, x22
  40318c:	mov	w20, w23
  403190:	cbz	w23, 402dd0 <ferror@plt+0x950>
  403194:	ldr	x0, [x19]
  403198:	adrp	x1, 40e000 <ferror@plt+0xbb80>
  40319c:	add	x1, x1, #0x42e
  4031a0:	bl	4088a4 <ferror@plt+0x6424>
  4031a4:	tst	w0, #0xff
  4031a8:	adrp	x0, 40f000 <ferror@plt+0xcb80>
  4031ac:	add	x2, x0, #0xda2
  4031b0:	b.ne	4031b8 <ferror@plt+0xd38>  // b.any
  4031b4:	bl	402c48 <ferror@plt+0x7c8>
  4031b8:	ldr	x1, [x19]
  4031bc:	cbnz	x27, 4030e0 <ferror@plt+0xc60>
  4031c0:	mov	x27, x1
  4031c4:	b	402e28 <ferror@plt+0x9a8>
  4031c8:	ldrb	w0, [sp, #442]
  4031cc:	tst	w0, #0x6
  4031d0:	b.ne	4031dc <ferror@plt+0xd5c>  // b.any
  4031d4:	orr	w0, w0, #0x2
  4031d8:	strb	w0, [sp, #442]
  4031dc:	ldrh	w0, [sp, #440]
  4031e0:	mov	w1, #0x82                  	// #130
  4031e4:	tst	w0, w1
  4031e8:	b.ne	4031f4 <ferror@plt+0xd74>  // b.any
  4031ec:	orr	w0, w0, #0x80
  4031f0:	strh	w0, [sp, #440]
  4031f4:	add	x0, sp, #0x88
  4031f8:	add	x7, sp, #0x8d
  4031fc:	add	x4, x0, #0x2
  403200:	add	x6, x0, #0x4
  403204:	add	x5, x0, #0x3
  403208:	add	x3, x0, #0x1
  40320c:	mov	x2, x0
  403210:	adrp	x1, 40e000 <ferror@plt+0xbb80>
  403214:	mov	x0, x27
  403218:	add	x1, x1, #0x839
  40321c:	bl	4023a0 <__isoc99_sscanf@plt>
  403220:	mov	w4, w0
  403224:	cmp	w0, #0x6
  403228:	b.eq	403248 <ferror@plt+0xdc8>  // b.none
  40322c:	adrp	x0, 424000 <ferror@plt+0x21b80>
  403230:	mov	x2, x27
  403234:	adrp	x1, 40e000 <ferror@plt+0xbb80>
  403238:	add	x1, x1, #0x857
  40323c:	ldr	x0, [x0, #880]
  403240:	bl	402450 <fprintf@plt>
  403244:	b	402d88 <ferror@plt+0x908>
  403248:	add	x3, sp, #0x88
  40324c:	add	x0, sp, #0x1a0
  403250:	mov	w2, #0x2                   	// #2
  403254:	mov	w1, #0x11c                 	// #284
  403258:	bl	40dafc <ferror@plt+0xb67c>
  40325c:	ldr	w0, [sp, #108]
  403260:	cbz	w0, 40327c <ferror@plt+0xdfc>
  403264:	ldrh	w4, [sp, #154]
  403268:	add	x3, sp, #0xa0
  40326c:	add	x0, sp, #0x1a0
  403270:	mov	w2, #0x1                   	// #1
  403274:	mov	w1, #0x11c                 	// #284
  403278:	bl	40dafc <ferror@plt+0xb67c>
  40327c:	ldr	w0, [sp, #104]
  403280:	tbnz	w0, #31, 403298 <ferror@plt+0xe18>
  403284:	ldrh	w3, [sp, #104]
  403288:	add	x0, sp, #0x1a0
  40328c:	mov	w2, #0x5                   	// #5
  403290:	mov	w1, #0x11c                 	// #284
  403294:	bl	40dbc4 <ferror@plt+0xb744>
  403298:	cbz	x21, 4032b0 <ferror@plt+0xe30>
  40329c:	rev16	w3, w21
  4032a0:	add	x0, sp, #0x1a0
  4032a4:	mov	w2, #0x6                   	// #6
  4032a8:	mov	w1, #0x11c                 	// #284
  4032ac:	bl	40dbc4 <ferror@plt+0xb744>
  4032b0:	ldr	x0, [sp, #96]
  4032b4:	cmn	x0, #0x1
  4032b8:	b.eq	4032d0 <ferror@plt+0xe50>  // b.none
  4032bc:	ldr	w3, [sp, #96]
  4032c0:	add	x0, sp, #0x1a0
  4032c4:	mov	w2, #0x7                   	// #7
  4032c8:	mov	w1, #0x11c                 	// #284
  4032cc:	bl	40dbe4 <ferror@plt+0xb764>
  4032d0:	cmn	x24, #0x1
  4032d4:	b.eq	4032ec <ferror@plt+0xe6c>  // b.none
  4032d8:	mov	w3, w24
  4032dc:	add	x0, sp, #0x1a0
  4032e0:	mov	w2, #0xb                   	// #11
  4032e4:	mov	w1, #0x11c                 	// #284
  4032e8:	bl	40dbe4 <ferror@plt+0xb764>
  4032ec:	cbz	w25, 403304 <ferror@plt+0xe84>
  4032f0:	mov	w3, w25
  4032f4:	add	x0, sp, #0x1a0
  4032f8:	mov	w2, #0x8                   	// #8
  4032fc:	mov	w1, #0x11c                 	// #284
  403300:	bl	40dbe4 <ferror@plt+0xb764>
  403304:	mov	x0, x28
  403308:	bl	40a608 <ferror@plt+0x8188>
  40330c:	str	w0, [sp, #436]
  403310:	cbnz	w0, 403320 <ferror@plt+0xea0>
  403314:	mov	x0, x28
  403318:	bl	408770 <ferror@plt+0x62f0>
  40331c:	b	402d8c <ferror@plt+0x90c>
  403320:	add	x1, sp, #0x1a0
  403324:	mov	x2, #0x0                   	// #0
  403328:	adrp	x0, 424000 <ferror@plt+0x21b80>
  40332c:	add	x0, x0, #0x328
  403330:	bl	40d660 <ferror@plt+0xb1e0>
  403334:	asr	w0, w0, #31
  403338:	b	402d8c <ferror@plt+0x90c>
  40333c:	stp	x29, x30, [sp, #-112]!
  403340:	mov	x29, sp
  403344:	stp	x19, x20, [sp, #16]
  403348:	mov	x20, x1
  40334c:	mov	w19, w0
  403350:	stp	x25, x26, [sp, #64]
  403354:	adrp	x25, 40e000 <ferror@plt+0xbb80>
  403358:	adrp	x26, 40e000 <ferror@plt+0xbb80>
  40335c:	add	x25, x25, #0x86f
  403360:	add	x26, x26, #0x77a
  403364:	stp	x21, x22, [sp, #32]
  403368:	stp	x23, x24, [sp, #48]
  40336c:	mov	x24, #0x0                   	// #0
  403370:	mov	x23, #0x0                   	// #0
  403374:	stp	x27, x28, [sp, #80]
  403378:	cbnz	w19, 4033c8 <ferror@plt+0xf48>
  40337c:	cbz	x24, 4035d4 <ferror@plt+0x1154>
  403380:	mov	x0, x24
  403384:	bl	40a608 <ferror@plt+0x8188>
  403388:	cbnz	w0, 4035cc <ferror@plt+0x114c>
  40338c:	adrp	x0, 424000 <ferror@plt+0x21b80>
  403390:	mov	w19, #0xffffffff            	// #-1
  403394:	mov	x2, x24
  403398:	adrp	x1, 40e000 <ferror@plt+0xbb80>
  40339c:	ldr	x0, [x0, #880]
  4033a0:	add	x1, x1, #0x89b
  4033a4:	bl	402450 <fprintf@plt>
  4033a8:	mov	w0, w19
  4033ac:	ldp	x19, x20, [sp, #16]
  4033b0:	ldp	x21, x22, [sp, #32]
  4033b4:	ldp	x23, x24, [sp, #48]
  4033b8:	ldp	x25, x26, [sp, #64]
  4033bc:	ldp	x27, x28, [sp, #80]
  4033c0:	ldp	x29, x30, [sp], #112
  4033c4:	ret
  4033c8:	mov	x22, x20
  4033cc:	mov	x1, x25
  4033d0:	sub	w27, w19, #0x1
  4033d4:	ldr	x21, [x22], #8
  4033d8:	mov	x0, x21
  4033dc:	bl	4021c0 <strcmp@plt>
  4033e0:	cbz	w0, 4033f4 <ferror@plt+0xf74>
  4033e4:	mov	x1, x26
  4033e8:	mov	x0, x21
  4033ec:	bl	4021c0 <strcmp@plt>
  4033f0:	cbnz	w0, 403414 <ferror@plt+0xf94>
  4033f4:	mov	w19, w27
  4033f8:	cbnz	w27, 403400 <ferror@plt+0xf80>
  4033fc:	bl	40868c <ferror@plt+0x620c>
  403400:	ldr	x23, [x20, #8]
  403404:	mov	x20, x22
  403408:	sub	w19, w19, #0x1
  40340c:	add	x20, x20, #0x8
  403410:	b	403378 <ferror@plt+0xef8>
  403414:	adrp	x1, 40e000 <ferror@plt+0xbb80>
  403418:	mov	x0, x21
  40341c:	add	x1, x1, #0x876
  403420:	bl	4021c0 <strcmp@plt>
  403424:	cbnz	w0, 403438 <ferror@plt+0xfb8>
  403428:	mov	w19, w27
  40342c:	cbz	w27, 4033fc <ferror@plt+0xf7c>
  403430:	ldr	x24, [x20, #8]
  403434:	b	403404 <ferror@plt+0xf84>
  403438:	adrp	x28, 40e000 <ferror@plt+0xbb80>
  40343c:	add	x28, x28, #0x517
  403440:	mov	x1, x28
  403444:	mov	x0, x21
  403448:	bl	4021c0 <strcmp@plt>
  40344c:	cbnz	w0, 403484 <ferror@plt+0x1004>
  403450:	mov	w19, w27
  403454:	cbz	w27, 4033fc <ferror@plt+0xf7c>
  403458:	ldr	x0, [x20, #8]
  40345c:	adrp	x20, 424000 <ferror@plt+0x21b80>
  403460:	add	x20, x20, #0x3a0
  403464:	ldr	w1, [x20, #8]
  403468:	cbz	w1, 403478 <ferror@plt+0xff8>
  40346c:	mov	x1, x0
  403470:	mov	x0, x28
  403474:	bl	408710 <ferror@plt+0x6290>
  403478:	bl	402020 <atoi@plt>
  40347c:	str	w0, [x20, #8]
  403480:	b	403404 <ferror@plt+0xf84>
  403484:	adrp	x1, 40e000 <ferror@plt+0xbb80>
  403488:	mov	x0, x21
  40348c:	add	x1, x1, #0x895
  403490:	bl	4021c0 <strcmp@plt>
  403494:	cbnz	w0, 4035b0 <ferror@plt+0x1130>
  403498:	mov	w19, w27
  40349c:	cbz	w27, 4033fc <ferror@plt+0xf7c>
  4034a0:	ldr	x21, [x20, #8]
  4034a4:	adrp	x1, 40e000 <ferror@plt+0xbb80>
  4034a8:	add	x1, x1, #0x7d7
  4034ac:	mov	x0, x21
  4034b0:	bl	4088a4 <ferror@plt+0x6424>
  4034b4:	tst	w0, #0xff
  4034b8:	b.ne	4034e0 <ferror@plt+0x1060>  // b.any
  4034bc:	mov	w0, #0x80                  	// #128
  4034c0:	str	w0, [sp, #108]
  4034c4:	adrp	x0, 424000 <ferror@plt+0x21b80>
  4034c8:	add	x0, x0, #0x3a0
  4034cc:	ldr	w2, [sp, #108]
  4034d0:	ldr	w1, [x0, #12]
  4034d4:	orr	w1, w1, w2
  4034d8:	str	w1, [x0, #12]
  4034dc:	b	403404 <ferror@plt+0xf84>
  4034e0:	mov	x0, x21
  4034e4:	adrp	x1, 40e000 <ferror@plt+0xbb80>
  4034e8:	add	x1, x1, #0x7e6
  4034ec:	bl	4088a4 <ferror@plt+0x6424>
  4034f0:	tst	w0, #0xff
  4034f4:	b.ne	403500 <ferror@plt+0x1080>  // b.any
  4034f8:	mov	w0, #0x40                  	// #64
  4034fc:	b	4034c0 <ferror@plt+0x1040>
  403500:	mov	x0, x21
  403504:	adrp	x1, 40e000 <ferror@plt+0xbb80>
  403508:	add	x1, x1, #0x7e1
  40350c:	bl	4088a4 <ferror@plt+0x6424>
  403510:	tst	w0, #0xff
  403514:	b.eq	4034f8 <ferror@plt+0x1078>  // b.none
  403518:	mov	x0, x21
  40351c:	adrp	x1, 40e000 <ferror@plt+0xbb80>
  403520:	add	x1, x1, #0x879
  403524:	bl	4088a4 <ferror@plt+0x6424>
  403528:	tst	w0, #0xff
  40352c:	b.ne	403538 <ferror@plt+0x10b8>  // b.any
  403530:	mov	w0, #0x4                   	// #4
  403534:	b	4034c0 <ferror@plt+0x1040>
  403538:	mov	x0, x21
  40353c:	adrp	x1, 40e000 <ferror@plt+0xbb80>
  403540:	add	x1, x1, #0x87f
  403544:	bl	4088a4 <ferror@plt+0x6424>
  403548:	tst	w0, #0xff
  40354c:	b.ne	403558 <ferror@plt+0x10d8>  // b.any
  403550:	mov	w0, #0x2                   	// #2
  403554:	b	4034c0 <ferror@plt+0x1040>
  403558:	mov	x0, x21
  40355c:	adrp	x1, 40e000 <ferror@plt+0xbb80>
  403560:	add	x1, x1, #0x7ed
  403564:	bl	4088a4 <ferror@plt+0x6424>
  403568:	tst	w0, #0xff
  40356c:	b.eq	403550 <ferror@plt+0x10d0>  // b.none
  403570:	adrp	x1, 40e000 <ferror@plt+0xbb80>
  403574:	mov	x0, x21
  403578:	add	x1, x1, #0x889
  40357c:	bl	4021c0 <strcmp@plt>
  403580:	cbnz	w0, 40358c <ferror@plt+0x110c>
  403584:	mov	w0, #0xffffffff            	// #-1
  403588:	b	4034c0 <ferror@plt+0x1040>
  40358c:	mov	x1, x21
  403590:	add	x0, sp, #0x6c
  403594:	mov	w2, #0x0                   	// #0
  403598:	bl	407bb4 <ferror@plt+0x5734>
  40359c:	cbz	w0, 4034c4 <ferror@plt+0x1044>
  4035a0:	ldr	x1, [x20, #8]
  4035a4:	adrp	x0, 40e000 <ferror@plt+0xbb80>
  4035a8:	add	x0, x0, #0x88d
  4035ac:	bl	4086e0 <ferror@plt+0x6260>
  4035b0:	mov	x0, x21
  4035b4:	adrp	x1, 40e000 <ferror@plt+0xbb80>
  4035b8:	add	x1, x1, #0x42e
  4035bc:	bl	4088a4 <ferror@plt+0x6424>
  4035c0:	tst	w0, #0xff
  4035c4:	b.ne	403408 <ferror@plt+0xf88>  // b.any
  4035c8:	bl	402c48 <ferror@plt+0x7c8>
  4035cc:	adrp	x1, 424000 <ferror@plt+0x21b80>
  4035d0:	str	w0, [x1, #932]
  4035d4:	cbz	x23, 4035fc <ferror@plt+0x117c>
  4035d8:	mov	x0, x23
  4035dc:	bl	40a608 <ferror@plt+0x8188>
  4035e0:	adrp	x1, 424000 <ferror@plt+0x21b80>
  4035e4:	str	w0, [x1, #928]
  4035e8:	cbnz	w0, 4035fc <ferror@plt+0x117c>
  4035ec:	mov	x0, x23
  4035f0:	bl	408770 <ferror@plt+0x62f0>
  4035f4:	mov	w19, w0
  4035f8:	b	4033a8 <ferror@plt+0xf28>
  4035fc:	adrp	x20, 424000 <ferror@plt+0x21b80>
  403600:	add	x20, x20, #0x328
  403604:	ldr	w0, [x20, #48]
  403608:	tbz	w0, #2, 403638 <ferror@plt+0x11b8>
  40360c:	adrp	x2, 402000 <localtime@plt>
  403610:	mov	x0, x20
  403614:	add	x2, x2, #0xc98
  403618:	mov	w1, #0x7                   	// #7
  40361c:	bl	40cd00 <ferror@plt+0xa880>
  403620:	tbz	w0, #31, 40364c <ferror@plt+0x11cc>
  403624:	adrp	x0, 40e000 <ferror@plt+0xbb80>
  403628:	add	x0, x0, #0x8bb
  40362c:	bl	401ee0 <perror@plt>
  403630:	mov	w0, #0x1                   	// #1
  403634:	bl	401ec0 <exit@plt>
  403638:	mov	x0, x20
  40363c:	adrp	x1, 402000 <localtime@plt>
  403640:	add	x1, x1, #0xc6c
  403644:	bl	40d048 <ferror@plt+0xabc8>
  403648:	b	403620 <ferror@plt+0x11a0>
  40364c:	adrp	x0, 428000 <stdin@@GLIBC_2.17+0x3c80>
  403650:	adrp	x21, 424000 <ferror@plt+0x21b80>
  403654:	ldr	w0, [x0, #3676]
  403658:	bl	40ae70 <ferror@plt+0x89f0>
  40365c:	ldr	x2, [x21, #888]
  403660:	adrp	x1, 403000 <ferror@plt+0xb80>
  403664:	mov	x0, x20
  403668:	add	x1, x1, #0x6a0
  40366c:	mov	w3, #0x0                   	// #0
  403670:	bl	40d340 <ferror@plt+0xaec0>
  403674:	tbz	w0, #31, 403690 <ferror@plt+0x1210>
  403678:	adrp	x0, 424000 <ferror@plt+0x21b80>
  40367c:	ldr	x1, [x0, #880]
  403680:	adrp	x0, 40e000 <ferror@plt+0xbb80>
  403684:	add	x0, x0, #0x8d4
  403688:	bl	401eb0 <fputs@plt>
  40368c:	b	403630 <ferror@plt+0x11b0>
  403690:	bl	40ae78 <ferror@plt+0x89f8>
  403694:	ldr	x0, [x21, #888]
  403698:	bl	4022d0 <fflush@plt>
  40369c:	b	4033a8 <ferror@plt+0xf28>
  4036a0:	stp	x29, x30, [sp, #-256]!
  4036a4:	mov	x29, sp
  4036a8:	ldrh	w3, [x0, #4]
  4036ac:	ldr	w2, [x0]
  4036b0:	stp	x19, x20, [sp, #16]
  4036b4:	mov	x20, x0
  4036b8:	sub	w0, w3, #0x1c
  4036bc:	stp	x21, x22, [sp, #32]
  4036c0:	and	w0, w0, #0xffff
  4036c4:	cmp	w0, #0x1
  4036c8:	stp	x23, x24, [sp, #48]
  4036cc:	str	x25, [sp, #64]
  4036d0:	b.ls	4036f4 <ferror@plt+0x1274>  // b.plast
  4036d4:	adrp	x0, 424000 <ferror@plt+0x21b80>
  4036d8:	ldrh	w4, [x20, #6]
  4036dc:	adrp	x1, 40e000 <ferror@plt+0xbb80>
  4036e0:	add	x1, x1, #0x8eb
  4036e4:	ldr	x0, [x0, #880]
  4036e8:	bl	402450 <fprintf@plt>
  4036ec:	mov	w0, #0x0                   	// #0
  4036f0:	b	403714 <ferror@plt+0x1294>
  4036f4:	subs	w2, w2, #0x1c
  4036f8:	b.pl	40372c <ferror@plt+0x12ac>  // b.nfrst
  4036fc:	adrp	x0, 424000 <ferror@plt+0x21b80>
  403700:	adrp	x1, 40e000 <ferror@plt+0xbb80>
  403704:	add	x1, x1, #0x90d
  403708:	ldr	x0, [x0, #880]
  40370c:	bl	402450 <fprintf@plt>
  403710:	mov	w0, #0xffffffff            	// #-1
  403714:	ldp	x19, x20, [sp, #16]
  403718:	ldp	x21, x22, [sp, #32]
  40371c:	ldp	x23, x24, [sp, #48]
  403720:	ldr	x25, [sp, #64]
  403724:	ldp	x29, x30, [sp], #256
  403728:	ret
  40372c:	ldrb	w0, [x20, #16]
  403730:	add	x22, x20, #0x10
  403734:	cmp	w0, #0x7
  403738:	b.ne	4036ec <ferror@plt+0x126c>  // b.any
  40373c:	adrp	x23, 424000 <ferror@plt+0x21b80>
  403740:	mov	x21, x1
  403744:	ldr	w0, [x23, #928]
  403748:	cbz	w0, 403758 <ferror@plt+0x12d8>
  40374c:	ldr	w1, [x22, #4]
  403750:	cmp	w0, w1
  403754:	b.ne	4036ec <ferror@plt+0x126c>  // b.any
  403758:	add	x19, x23, #0x3a0
  40375c:	ldr	w0, [x19, #12]
  403760:	cbz	w0, 403770 <ferror@plt+0x12f0>
  403764:	ldrh	w1, [x22, #8]
  403768:	tst	w1, w0
  40376c:	b.eq	4036ec <ferror@plt+0x126c>  // b.none
  403770:	mov	w3, w2
  403774:	add	x0, sp, #0x98
  403778:	add	x2, x20, #0x1c
  40377c:	mov	w1, #0xc                   	// #12
  403780:	bl	40e0d8 <ferror@plt+0xbc58>
  403784:	ldr	x0, [sp, #192]
  403788:	cbz	x0, 403bd0 <ferror@plt+0x1750>
  40378c:	ldrh	w24, [x0, #4]
  403790:	ldr	w0, [x19, #8]
  403794:	cbz	w0, 4037a0 <ferror@plt+0x1320>
  403798:	cmp	w0, w24
  40379c:	b.ne	4036ec <ferror@plt+0x126c>  // b.any
  4037a0:	mov	x0, #0x0                   	// #0
  4037a4:	bl	40aef4 <ferror@plt+0x8a74>
  4037a8:	ldrh	w0, [x20, #4]
  4037ac:	cmp	w0, #0x1d
  4037b0:	b.ne	4037d4 <ferror@plt+0x1354>  // b.any
  4037b4:	adrp	x3, 40e000 <ferror@plt+0xbb80>
  4037b8:	adrp	x2, 40e000 <ferror@plt+0xbb80>
  4037bc:	add	x3, x3, #0x926
  4037c0:	add	x2, x2, #0x92f
  4037c4:	mov	w4, #0x1                   	// #1
  4037c8:	mov	w1, #0x6                   	// #6
  4037cc:	mov	w0, #0x4                   	// #4
  4037d0:	bl	40b478 <ferror@plt+0x8ff8>
  4037d4:	ldr	x20, [sp, #168]
  4037d8:	cbz	x20, 403824 <ferror@plt+0x13a4>
  4037dc:	ldr	w0, [x22, #4]
  4037e0:	ldrh	w25, [x20], #4
  4037e4:	sub	w25, w25, #0x4
  4037e8:	bl	40a5a8 <ferror@plt+0x8128>
  4037ec:	mov	w2, w0
  4037f0:	add	x3, sp, #0x58
  4037f4:	mov	w1, w25
  4037f8:	mov	w4, #0x40                  	// #64
  4037fc:	mov	x0, x20
  403800:	bl	40a778 <ferror@plt+0x82f8>
  403804:	mov	x4, x0
  403808:	adrp	x3, 40e000 <ferror@plt+0xbb80>
  40380c:	adrp	x2, 40e000 <ferror@plt+0xbb80>
  403810:	add	x3, x3, #0x990
  403814:	add	x2, x2, #0x937
  403818:	mov	w1, #0x1                   	// #1
  40381c:	mov	w0, #0x4                   	// #4
  403820:	bl	40b3a0 <ferror@plt+0x8f20>
  403824:	ldr	w0, [x23, #928]
  403828:	cbnz	w0, 403858 <ferror@plt+0x13d8>
  40382c:	ldr	w0, [x22, #4]
  403830:	cbz	w0, 403858 <ferror@plt+0x13d8>
  403834:	bl	40a514 <ferror@plt+0x8094>
  403838:	mov	x4, x0
  40383c:	adrp	x3, 40e000 <ferror@plt+0xbb80>
  403840:	adrp	x2, 40e000 <ferror@plt+0xbb80>
  403844:	add	x3, x3, #0x93b
  403848:	add	x2, x2, #0x943
  40384c:	mov	w1, #0x0                   	// #0
  403850:	mov	w0, #0x4                   	// #4
  403854:	bl	40b3a0 <ferror@plt+0x8f20>
  403858:	ldr	x2, [sp, #160]
  40385c:	cbz	x2, 4038ac <ferror@plt+0x142c>
  403860:	ldrh	w1, [x2], #4
  403864:	mov	w0, #0xa                   	// #10
  403868:	mov	w20, #0x2                   	// #2
  40386c:	cmp	w1, #0x14
  403870:	sub	w1, w1, #0x4
  403874:	csel	w20, w20, w0, ne  // ne = any
  403878:	mov	w0, w20
  40387c:	bl	408fe0 <ferror@plt+0x6b60>
  403880:	mov	x23, x0
  403884:	mov	w0, w20
  403888:	bl	40b988 <ferror@plt+0x9508>
  40388c:	adrp	x3, 40e000 <ferror@plt+0xbb80>
  403890:	mov	w1, w0
  403894:	adrp	x2, 40e000 <ferror@plt+0xbb80>
  403898:	mov	x4, x23
  40389c:	add	x3, x3, #0x94a
  4038a0:	add	x2, x2, #0x77e
  4038a4:	mov	w0, #0x4                   	// #4
  4038a8:	bl	40b3a0 <ferror@plt+0x8f20>
  4038ac:	cbz	w24, 4038d0 <ferror@plt+0x1450>
  4038b0:	adrp	x3, 40e000 <ferror@plt+0xbb80>
  4038b4:	adrp	x2, 40e000 <ferror@plt+0xbb80>
  4038b8:	mov	w4, w24
  4038bc:	add	x3, x3, #0x952
  4038c0:	add	x2, x2, #0x517
  4038c4:	mov	w1, #0x6                   	// #6
  4038c8:	mov	w0, #0x4                   	// #4
  4038cc:	bl	40b168 <ferror@plt+0x8ce8>
  4038d0:	ldr	x0, [sp, #200]
  4038d4:	cbz	x0, 403900 <ferror@plt+0x1480>
  4038d8:	ldrh	w4, [x0, #4]
  4038dc:	adrp	x3, 40e000 <ferror@plt+0xbb80>
  4038e0:	adrp	x2, 40f000 <ferror@plt+0xcb80>
  4038e4:	add	x3, x3, #0x95c
  4038e8:	rev16	w4, w4
  4038ec:	add	x2, x2, #0x3a
  4038f0:	and	w4, w4, #0xffff
  4038f4:	mov	w1, #0x6                   	// #6
  4038f8:	mov	w0, #0x4                   	// #4
  4038fc:	bl	40b168 <ferror@plt+0x8ce8>
  403900:	ldr	x0, [sp, #208]
  403904:	cbz	x0, 403928 <ferror@plt+0x14a8>
  403908:	ldr	w4, [x0, #4]
  40390c:	adrp	x3, 40e000 <ferror@plt+0xbb80>
  403910:	adrp	x2, 40e000 <ferror@plt+0xbb80>
  403914:	add	x3, x3, #0x969
  403918:	add	x2, x2, #0x7a5
  40391c:	mov	w1, #0x6                   	// #6
  403920:	mov	w0, #0x4                   	// #4
  403924:	bl	40b168 <ferror@plt+0x8ce8>
  403928:	ldr	x0, [sp, #240]
  40392c:	cbz	x0, 403950 <ferror@plt+0x14d0>
  403930:	ldr	w4, [x0, #4]
  403934:	adrp	x3, 40e000 <ferror@plt+0xbb80>
  403938:	adrp	x2, 40e000 <ferror@plt+0xbb80>
  40393c:	add	x3, x3, #0x965
  403940:	add	x2, x2, #0x7a1
  403944:	mov	w1, #0x6                   	// #6
  403948:	mov	w0, #0x4                   	// #4
  40394c:	bl	40b168 <ferror@plt+0x8ce8>
  403950:	ldr	x0, [sp, #216]
  403954:	cbz	x0, 403984 <ferror@plt+0x1504>
  403958:	ldr	x1, [sp, #232]
  40395c:	ldr	w0, [x0, #4]
  403960:	cbz	x1, 403bd8 <ferror@plt+0x1758>
  403964:	mov	w4, w0
  403968:	adrp	x3, 40e000 <ferror@plt+0xbb80>
  40396c:	adrp	x2, 40e000 <ferror@plt+0xbb80>
  403970:	add	x3, x3, #0x971
  403974:	add	x2, x2, #0x981
  403978:	mov	w1, #0x6                   	// #6
  40397c:	mov	w0, #0x4                   	// #4
  403980:	bl	40b168 <ferror@plt+0x8ce8>
  403984:	ldr	x0, [sp, #232]
  403988:	cbz	x0, 4039ac <ferror@plt+0x152c>
  40398c:	ldr	w4, [x0, #4]
  403990:	adrp	x3, 40e000 <ferror@plt+0xbb80>
  403994:	adrp	x2, 40e000 <ferror@plt+0xbb80>
  403998:	add	x3, x3, #0x99a
  40399c:	add	x2, x2, #0x9ab
  4039a0:	mov	w1, #0x6                   	// #6
  4039a4:	mov	w0, #0x4                   	// #4
  4039a8:	bl	40b168 <ferror@plt+0x8ce8>
  4039ac:	adrp	x0, 428000 <stdin@@GLIBC_2.17+0x3c80>
  4039b0:	ldr	w0, [x0, #3696]
  4039b4:	cbz	w0, 403a3c <ferror@plt+0x15bc>
  4039b8:	ldr	x20, [sp, #176]
  4039bc:	cbz	x20, 403a3c <ferror@plt+0x15bc>
  4039c0:	ldr	w0, [x19, #48]
  4039c4:	cbnz	w0, 4039e4 <ferror@plt+0x1564>
  4039c8:	adrp	x23, 428000 <stdin@@GLIBC_2.17+0x3c80>
  4039cc:	ldr	w0, [x23, #3720]
  4039d0:	cbnz	w0, 4039dc <ferror@plt+0x155c>
  4039d4:	bl	408af4 <ferror@plt+0x6674>
  4039d8:	str	w0, [x23, #3720]
  4039dc:	ldr	w0, [x23, #3720]
  4039e0:	str	w0, [x19, #48]
  4039e4:	bl	40aed4 <ferror@plt+0x8a54>
  4039e8:	add	x20, x20, #0x4
  4039ec:	tst	w0, #0xff
  4039f0:	b.eq	403c00 <ferror@plt+0x1780>  // b.none
  4039f4:	ldr	w0, [x19, #48]
  4039f8:	mov	x3, #0x0                   	// #0
  4039fc:	ldr	w4, [x20, #4]
  403a00:	mov	w1, #0x6                   	// #6
  403a04:	adrp	x2, 40e000 <ferror@plt+0xbb80>
  403a08:	add	x2, x2, #0x9b7
  403a0c:	udiv	w4, w4, w0
  403a10:	mov	w0, #0x2                   	// #2
  403a14:	bl	40b168 <ferror@plt+0x8ce8>
  403a18:	ldr	w0, [x19, #48]
  403a1c:	adrp	x2, 40e000 <ferror@plt+0xbb80>
  403a20:	ldr	w4, [x20, #8]
  403a24:	add	x2, x2, #0x9bc
  403a28:	mov	x3, #0x0                   	// #0
  403a2c:	mov	w1, #0x6                   	// #6
  403a30:	udiv	w4, w4, w0
  403a34:	mov	w0, #0x2                   	// #2
  403a38:	bl	40b168 <ferror@plt+0x8ce8>
  403a3c:	ldrb	w20, [x22, #10]
  403a40:	bl	40aed4 <ferror@plt+0x8a54>
  403a44:	adrp	x2, 40e000 <ferror@plt+0xbb80>
  403a48:	tst	w0, #0xff
  403a4c:	add	x2, x2, #0x8e5
  403a50:	adrp	x1, 40f000 <ferror@plt+0xcb80>
  403a54:	add	x1, x1, #0xfdd
  403a58:	mov	w0, #0x2                   	// #2
  403a5c:	csel	x1, x2, x1, ne  // ne = any
  403a60:	bl	40af44 <ferror@plt+0x8ac4>
  403a64:	tbz	w20, #1, 403a88 <ferror@plt+0x1608>
  403a68:	adrp	x4, 40e000 <ferror@plt+0xbb80>
  403a6c:	adrp	x3, 40e000 <ferror@plt+0xbb80>
  403a70:	add	x4, x4, #0x7be
  403a74:	add	x3, x3, #0x990
  403a78:	mov	x2, #0x0                   	// #0
  403a7c:	mov	w1, #0x6                   	// #6
  403a80:	mov	w0, #0x4                   	// #4
  403a84:	bl	40b3a0 <ferror@plt+0x8f20>
  403a88:	tbz	w20, #7, 403aac <ferror@plt+0x162c>
  403a8c:	adrp	x4, 40e000 <ferror@plt+0xbb80>
  403a90:	adrp	x3, 40e000 <ferror@plt+0xbb80>
  403a94:	add	x4, x4, #0x7ca
  403a98:	add	x3, x3, #0x990
  403a9c:	mov	x2, #0x0                   	// #0
  403aa0:	mov	w1, #0x6                   	// #6
  403aa4:	mov	w0, #0x4                   	// #4
  403aa8:	bl	40b3a0 <ferror@plt+0x8f20>
  403aac:	tbz	w20, #4, 403ad0 <ferror@plt+0x1650>
  403ab0:	adrp	x4, 40e000 <ferror@plt+0xbb80>
  403ab4:	adrp	x3, 40e000 <ferror@plt+0xbb80>
  403ab8:	add	x4, x4, #0x7f9
  403abc:	add	x3, x3, #0x990
  403ac0:	mov	x2, #0x0                   	// #0
  403ac4:	mov	w1, #0x6                   	// #6
  403ac8:	mov	w0, #0x4                   	// #4
  403acc:	bl	40b3a0 <ferror@plt+0x8f20>
  403ad0:	tbz	w20, #5, 403af4 <ferror@plt+0x1674>
  403ad4:	adrp	x4, 40e000 <ferror@plt+0xbb80>
  403ad8:	adrp	x3, 40e000 <ferror@plt+0xbb80>
  403adc:	add	x4, x4, #0x9d0
  403ae0:	add	x3, x3, #0x990
  403ae4:	mov	x2, #0x0                   	// #0
  403ae8:	mov	w1, #0x6                   	// #6
  403aec:	mov	w0, #0x4                   	// #4
  403af0:	bl	40b3a0 <ferror@plt+0x8f20>
  403af4:	tbz	w20, #2, 403b18 <ferror@plt+0x1698>
  403af8:	adrp	x4, 40e000 <ferror@plt+0xbb80>
  403afc:	adrp	x3, 40e000 <ferror@plt+0xbb80>
  403b00:	add	x4, x4, #0x7c3
  403b04:	add	x3, x3, #0x990
  403b08:	mov	x2, #0x0                   	// #0
  403b0c:	mov	w1, #0x6                   	// #6
  403b10:	mov	w0, #0x4                   	// #4
  403b14:	bl	40b3a0 <ferror@plt+0x8f20>
  403b18:	tbz	w20, #6, 403b3c <ferror@plt+0x16bc>
  403b1c:	adrp	x4, 40e000 <ferror@plt+0xbb80>
  403b20:	adrp	x3, 40e000 <ferror@plt+0xbb80>
  403b24:	add	x4, x4, #0x806
  403b28:	add	x3, x3, #0x990
  403b2c:	mov	x2, #0x0                   	// #0
  403b30:	mov	w1, #0x6                   	// #6
  403b34:	mov	w0, #0x4                   	// #4
  403b38:	bl	40b3a0 <ferror@plt+0x8f20>
  403b3c:	mov	w0, #0x2                   	// #2
  403b40:	mov	x1, #0x0                   	// #0
  403b44:	bl	40afac <ferror@plt+0x8b2c>
  403b48:	ldr	x0, [sp, #224]
  403b4c:	cbz	x0, 403b78 <ferror@plt+0x16f8>
  403b50:	ldr	w0, [x0, #4]
  403b54:	bl	40a514 <ferror@plt+0x8094>
  403b58:	mov	x4, x0
  403b5c:	adrp	x3, 40e000 <ferror@plt+0xbb80>
  403b60:	adrp	x2, 40e000 <ferror@plt+0xbb80>
  403b64:	add	x3, x3, #0x9d8
  403b68:	add	x2, x2, #0x7c3
  403b6c:	mov	w1, #0x6                   	// #6
  403b70:	mov	w0, #0x4                   	// #4
  403b74:	bl	40b3a0 <ferror@plt+0x8f20>
  403b78:	ldrh	w2, [x22, #8]
  403b7c:	tbnz	w2, #7, 403c24 <ferror@plt+0x17a4>
  403b80:	tbnz	w2, #6, 403c30 <ferror@plt+0x17b0>
  403b84:	tbnz	w2, #2, 403c3c <ferror@plt+0x17bc>
  403b88:	tbnz	w2, #1, 403c48 <ferror@plt+0x17c8>
  403b8c:	add	x19, x19, #0x10
  403b90:	adrp	x1, 40e000 <ferror@plt+0xbb80>
  403b94:	mov	x0, x19
  403b98:	add	x1, x1, #0x9e3
  403b9c:	bl	401f60 <sprintf@plt>
  403ba0:	mov	x4, x19
  403ba4:	adrp	x3, 40f000 <ferror@plt+0xcb80>
  403ba8:	adrp	x2, 40e000 <ferror@plt+0xbb80>
  403bac:	add	x3, x3, #0xc96
  403bb0:	add	x2, x2, #0x895
  403bb4:	mov	w1, #0x6                   	// #6
  403bb8:	mov	w0, #0x4                   	// #4
  403bbc:	bl	40b3a0 <ferror@plt+0x8f20>
  403bc0:	bl	40af30 <ferror@plt+0x8ab0>
  403bc4:	mov	x0, x21
  403bc8:	bl	4022d0 <fflush@plt>
  403bcc:	b	4036ec <ferror@plt+0x126c>
  403bd0:	mov	w24, #0x0                   	// #0
  403bd4:	b	403790 <ferror@plt+0x1310>
  403bd8:	bl	40a514 <ferror@plt+0x8094>
  403bdc:	mov	x4, x0
  403be0:	adrp	x3, 40e000 <ferror@plt+0xbb80>
  403be4:	adrp	x2, 40e000 <ferror@plt+0xbb80>
  403be8:	add	x3, x3, #0x98c
  403bec:	add	x2, x2, #0x994
  403bf0:	mov	w1, #0x6                   	// #6
  403bf4:	mov	w0, #0x4                   	// #4
  403bf8:	bl	40b3a0 <ferror@plt+0x8f20>
  403bfc:	b	403984 <ferror@plt+0x1504>
  403c00:	ldr	w0, [x19, #48]
  403c04:	adrp	x1, 40e000 <ferror@plt+0xbb80>
  403c08:	ldp	w2, w3, [x20, #4]
  403c0c:	add	x1, x1, #0x9c4
  403c10:	udiv	w3, w3, w0
  403c14:	udiv	w2, w2, w0
  403c18:	mov	x0, x21
  403c1c:	bl	402450 <fprintf@plt>
  403c20:	b	403a3c <ferror@plt+0x15bc>
  403c24:	adrp	x4, 40e000 <ferror@plt+0xbb80>
  403c28:	add	x4, x4, #0x7d7
  403c2c:	b	403ba4 <ferror@plt+0x1724>
  403c30:	adrp	x4, 40e000 <ferror@plt+0xbb80>
  403c34:	add	x4, x4, #0x7e6
  403c38:	b	403ba4 <ferror@plt+0x1724>
  403c3c:	adrp	x4, 40e000 <ferror@plt+0xbb80>
  403c40:	add	x4, x4, #0x879
  403c44:	b	403ba4 <ferror@plt+0x1724>
  403c48:	adrp	x4, 40f000 <ferror@plt+0xcb80>
  403c4c:	add	x4, x4, #0xfdd
  403c50:	b	403ba4 <ferror@plt+0x1724>
  403c54:	sub	sp, sp, #0x4b0
  403c58:	mov	x2, #0x41c                 	// #1052
  403c5c:	stp	x29, x30, [sp]
  403c60:	mov	x29, sp
  403c64:	stp	x19, x20, [sp, #16]
  403c68:	mov	w19, w0
  403c6c:	mov	x20, x1
  403c70:	add	x0, sp, #0x90
  403c74:	mov	w1, #0x0                   	// #0
  403c78:	stp	x21, x22, [sp, #32]
  403c7c:	mov	w22, #0xffffffff            	// #-1
  403c80:	mov	x21, #0xffffffffffffffff    	// #-1
  403c84:	stp	x23, x24, [sp, #48]
  403c88:	mov	x23, #0x0                   	// #0
  403c8c:	mov	x24, #0x0                   	// #0
  403c90:	stp	x25, x26, [sp, #64]
  403c94:	mov	x25, #0x0                   	// #0
  403c98:	stp	x27, x28, [sp, #80]
  403c9c:	bl	4020a0 <memset@plt>
  403ca0:	mov	x0, #0x1c                  	// #28
  403ca4:	movk	x0, #0x1e, lsl #32
  403ca8:	adrp	x27, 40e000 <ferror@plt+0xbb80>
  403cac:	movk	x0, #0x1, lsl #48
  403cb0:	str	x0, [sp, #144]
  403cb4:	mov	w0, #0x7                   	// #7
  403cb8:	strb	w0, [sp, #160]
  403cbc:	add	x0, x27, #0x86f
  403cc0:	adrp	x28, 40e000 <ferror@plt+0xbb80>
  403cc4:	str	x0, [sp, #96]
  403cc8:	add	x0, x28, #0x77a
  403ccc:	str	x0, [sp, #104]
  403cd0:	cbnz	w19, 403cf8 <ferror@plt+0x1878>
  403cd4:	orr	x0, x24, x23
  403cd8:	cbz	x0, 403ce0 <ferror@plt+0x1860>
  403cdc:	cbnz	x25, 403eb8 <ferror@plt+0x1a38>
  403ce0:	adrp	x0, 424000 <ferror@plt+0x21b80>
  403ce4:	ldr	x1, [x0, #880]
  403ce8:	adrp	x0, 40e000 <ferror@plt+0xbb80>
  403cec:	add	x0, x0, #0x9ed
  403cf0:	bl	401eb0 <fputs@plt>
  403cf4:	b	403f08 <ferror@plt+0x1a88>
  403cf8:	ldr	x1, [sp, #96]
  403cfc:	sub	w26, w19, #0x1
  403d00:	ldr	x27, [x20]
  403d04:	mov	x0, x27
  403d08:	bl	4021c0 <strcmp@plt>
  403d0c:	cbz	w0, 403d20 <ferror@plt+0x18a0>
  403d10:	ldr	x1, [sp, #104]
  403d14:	mov	x0, x27
  403d18:	bl	4021c0 <strcmp@plt>
  403d1c:	cbnz	w0, 403d40 <ferror@plt+0x18c0>
  403d20:	add	x27, x20, #0x8
  403d24:	mov	w19, w26
  403d28:	cbnz	w26, 403d30 <ferror@plt+0x18b0>
  403d2c:	bl	40868c <ferror@plt+0x620c>
  403d30:	ldr	x24, [x20, #8]
  403d34:	sub	w19, w19, #0x1
  403d38:	add	x20, x27, #0x8
  403d3c:	b	403cd0 <ferror@plt+0x1850>
  403d40:	adrp	x1, 40e000 <ferror@plt+0xbb80>
  403d44:	mov	x0, x27
  403d48:	add	x1, x1, #0x876
  403d4c:	bl	4021c0 <strcmp@plt>
  403d50:	cbnz	w0, 403d68 <ferror@plt+0x18e8>
  403d54:	add	x27, x20, #0x8
  403d58:	mov	w19, w26
  403d5c:	cbz	w26, 403d2c <ferror@plt+0x18ac>
  403d60:	ldr	x23, [x20, #8]
  403d64:	b	403d34 <ferror@plt+0x18b4>
  403d68:	adrp	x1, 40e000 <ferror@plt+0xbb80>
  403d6c:	mov	x0, x27
  403d70:	add	x1, x1, #0x7a5
  403d74:	bl	4021c0 <strcmp@plt>
  403d78:	cbnz	w0, 403dc4 <ferror@plt+0x1944>
  403d7c:	add	x27, x20, #0x8
  403d80:	mov	w19, w26
  403d84:	cbz	w26, 403d2c <ferror@plt+0x18ac>
  403d88:	ldr	x0, [x20, #8]
  403d8c:	add	x1, sp, #0x88
  403d90:	mov	w2, #0x0                   	// #0
  403d94:	bl	401e90 <strtoul@plt>
  403d98:	mov	x21, x0
  403d9c:	ldr	x0, [sp, #136]
  403da0:	cbz	x0, 403dac <ferror@plt+0x192c>
  403da4:	ldrb	w0, [x0]
  403da8:	cbnz	w0, 403db4 <ferror@plt+0x1934>
  403dac:	cmp	xzr, x21, lsr #24
  403db0:	b.eq	403d34 <ferror@plt+0x18b4>  // b.none
  403db4:	ldr	x1, [x20, #8]
  403db8:	adrp	x0, 40e000 <ferror@plt+0xbb80>
  403dbc:	add	x0, x0, #0x794
  403dc0:	bl	4086e0 <ferror@plt+0x6260>
  403dc4:	adrp	x1, 40e000 <ferror@plt+0xbb80>
  403dc8:	mov	x0, x27
  403dcc:	add	x1, x1, #0x7be
  403dd0:	bl	4021c0 <strcmp@plt>
  403dd4:	cbnz	w0, 403dec <ferror@plt+0x196c>
  403dd8:	ldrb	w0, [sp, #170]
  403ddc:	orr	w0, w0, #0x2
  403de0:	mov	x27, x20
  403de4:	strb	w0, [sp, #170]
  403de8:	b	403d34 <ferror@plt+0x18b4>
  403dec:	mov	x0, x27
  403df0:	adrp	x1, 40e000 <ferror@plt+0xbb80>
  403df4:	add	x1, x1, #0x7c3
  403df8:	bl	4088a4 <ferror@plt+0x6424>
  403dfc:	tst	w0, #0xff
  403e00:	b.ne	403e10 <ferror@plt+0x1990>  // b.any
  403e04:	ldrb	w0, [sp, #170]
  403e08:	orr	w0, w0, #0x4
  403e0c:	b	403de0 <ferror@plt+0x1960>
  403e10:	ldr	x0, [x20]
  403e14:	adrp	x2, 40e000 <ferror@plt+0xbb80>
  403e18:	add	x27, x2, #0x517
  403e1c:	mov	x1, x27
  403e20:	bl	4088a4 <ferror@plt+0x6424>
  403e24:	tst	w0, #0xff
  403e28:	b.ne	403e58 <ferror@plt+0x19d8>  // b.any
  403e2c:	tbnz	w22, #31, 403e3c <ferror@plt+0x19bc>
  403e30:	ldr	x1, [x20]
  403e34:	mov	x0, x27
  403e38:	bl	408740 <ferror@plt+0x62c0>
  403e3c:	add	x27, x20, #0x8
  403e40:	mov	w19, w26
  403e44:	cbz	w26, 403d2c <ferror@plt+0x18ac>
  403e48:	ldr	x0, [x20, #8]
  403e4c:	bl	402020 <atoi@plt>
  403e50:	sxth	w22, w0
  403e54:	b	403d34 <ferror@plt+0x18b4>
  403e58:	ldr	x0, [x20]
  403e5c:	adrp	x2, 40f000 <ferror@plt+0xcb80>
  403e60:	add	x28, x2, #0xda2
  403e64:	mov	x1, x28
  403e68:	bl	4021c0 <strcmp@plt>
  403e6c:	cbnz	w0, 403e98 <ferror@plt+0x1a18>
  403e70:	add	x27, x20, #0x8
  403e74:	mov	w19, w26
  403e78:	cbz	w26, 403d2c <ferror@plt+0x18ac>
  403e7c:	ldr	x0, [x27]
  403e80:	adrp	x1, 40e000 <ferror@plt+0xbb80>
  403e84:	add	x1, x1, #0x42e
  403e88:	bl	4088a4 <ferror@plt+0x6424>
  403e8c:	tst	w0, #0xff
  403e90:	b.ne	403ea0 <ferror@plt+0x1a20>  // b.any
  403e94:	bl	402c48 <ferror@plt+0x7c8>
  403e98:	mov	x27, x20
  403e9c:	b	403e7c <ferror@plt+0x19fc>
  403ea0:	ldr	x1, [x27]
  403ea4:	cbz	x25, 403eb0 <ferror@plt+0x1a30>
  403ea8:	mov	x0, x28
  403eac:	b	403e38 <ferror@plt+0x19b8>
  403eb0:	mov	x25, x1
  403eb4:	b	403d34 <ferror@plt+0x18b4>
  403eb8:	add	x0, sp, #0x78
  403ebc:	add	x7, sp, #0x7d
  403ec0:	add	x4, x0, #0x2
  403ec4:	add	x6, x0, #0x4
  403ec8:	add	x5, x0, #0x3
  403ecc:	add	x3, x0, #0x1
  403ed0:	mov	x2, x0
  403ed4:	adrp	x1, 40e000 <ferror@plt+0xbb80>
  403ed8:	mov	x0, x25
  403edc:	add	x1, x1, #0x839
  403ee0:	bl	4023a0 <__isoc99_sscanf@plt>
  403ee4:	mov	w4, w0
  403ee8:	cmp	w0, #0x6
  403eec:	b.eq	403f30 <ferror@plt+0x1ab0>  // b.none
  403ef0:	adrp	x1, 40e000 <ferror@plt+0xbb80>
  403ef4:	mov	x2, x25
  403ef8:	add	x1, x1, #0x857
  403efc:	adrp	x0, 424000 <ferror@plt+0x21b80>
  403f00:	ldr	x0, [x0, #880]
  403f04:	bl	402450 <fprintf@plt>
  403f08:	mov	w19, #0xffffffff            	// #-1
  403f0c:	mov	w0, w19
  403f10:	ldp	x29, x30, [sp]
  403f14:	ldp	x19, x20, [sp, #16]
  403f18:	ldp	x21, x22, [sp, #32]
  403f1c:	ldp	x23, x24, [sp, #48]
  403f20:	ldp	x25, x26, [sp, #64]
  403f24:	ldp	x27, x28, [sp, #80]
  403f28:	add	sp, sp, #0x4b0
  403f2c:	ret
  403f30:	add	x3, sp, #0x78
  403f34:	add	x0, sp, #0x90
  403f38:	mov	w2, #0x2                   	// #2
  403f3c:	mov	w1, #0x41c                 	// #1052
  403f40:	bl	40dafc <ferror@plt+0xb67c>
  403f44:	tbnz	w22, #31, 403f5c <ferror@plt+0x1adc>
  403f48:	mov	w3, w22
  403f4c:	add	x0, sp, #0x90
  403f50:	mov	w2, #0x5                   	// #5
  403f54:	mov	w1, #0x41c                 	// #1052
  403f58:	bl	40dbc4 <ferror@plt+0xb744>
  403f5c:	cmn	x21, #0x1
  403f60:	b.eq	403f78 <ferror@plt+0x1af8>  // b.none
  403f64:	mov	w3, w21
  403f68:	add	x0, sp, #0x90
  403f6c:	mov	w2, #0x7                   	// #7
  403f70:	mov	w1, #0x41c                 	// #1052
  403f74:	bl	40dbe4 <ferror@plt+0xb764>
  403f78:	cbz	x24, 403f9c <ferror@plt+0x1b1c>
  403f7c:	mov	x0, x24
  403f80:	bl	40a608 <ferror@plt+0x8188>
  403f84:	str	w0, [sp, #164]
  403f88:	cbnz	w0, 403f9c <ferror@plt+0x1b1c>
  403f8c:	adrp	x1, 40e000 <ferror@plt+0xbb80>
  403f90:	mov	x2, x24
  403f94:	add	x1, x1, #0xa23
  403f98:	b	403efc <ferror@plt+0x1a7c>
  403f9c:	cbz	x23, 403fd0 <ferror@plt+0x1b50>
  403fa0:	mov	x0, x23
  403fa4:	bl	40a608 <ferror@plt+0x8188>
  403fa8:	mov	w3, w0
  403fac:	cbnz	w0, 403fc0 <ferror@plt+0x1b40>
  403fb0:	adrp	x1, 40e000 <ferror@plt+0xbb80>
  403fb4:	mov	x2, x23
  403fb8:	add	x1, x1, #0x89b
  403fbc:	b	403efc <ferror@plt+0x1a7c>
  403fc0:	add	x0, sp, #0x90
  403fc4:	mov	w2, #0x9                   	// #9
  403fc8:	mov	w1, #0x41c                 	// #1052
  403fcc:	bl	40dbe4 <ferror@plt+0xb764>
  403fd0:	adrp	x0, 424000 <ferror@plt+0x21b80>
  403fd4:	add	x2, sp, #0x80
  403fd8:	add	x1, sp, #0x90
  403fdc:	add	x0, x0, #0x328
  403fe0:	bl	40d660 <ferror@plt+0xb1e0>
  403fe4:	tbnz	w0, #31, 404010 <ferror@plt+0x1b90>
  403fe8:	adrp	x0, 424000 <ferror@plt+0x21b80>
  403fec:	ldr	x1, [x0, #888]
  403ff0:	ldr	x0, [sp, #128]
  403ff4:	bl	4036a0 <ferror@plt+0x1220>
  403ff8:	tbz	w0, #31, 403f0c <ferror@plt+0x1a8c>
  403ffc:	adrp	x0, 424000 <ferror@plt+0x21b80>
  404000:	ldr	x1, [x0, #880]
  404004:	adrp	x0, 40e000 <ferror@plt+0xbb80>
  404008:	add	x0, x0, #0xa3c
  40400c:	b	403cf0 <ferror@plt+0x1870>
  404010:	mov	w19, #0xfffffffe            	// #-2
  404014:	b	403f0c <ferror@plt+0x1a8c>
  404018:	stp	x29, x30, [sp, #-32]!
  40401c:	mov	x29, sp
  404020:	stp	x19, x20, [sp, #16]
  404024:	mov	w20, w0
  404028:	mov	x19, x1
  40402c:	adrp	x0, 424000 <ferror@plt+0x21b80>
  404030:	add	x0, x0, #0x328
  404034:	bl	40a6f0 <ferror@plt+0x8270>
  404038:	cmp	w20, #0x0
  40403c:	b.le	404194 <ferror@plt+0x1d14>
  404040:	ldr	x0, [x19]
  404044:	adrp	x1, 40e000 <ferror@plt+0xbb80>
  404048:	add	x1, x1, #0xa4a
  40404c:	bl	4088a4 <ferror@plt+0x6424>
  404050:	tst	w0, #0xff
  404054:	b.ne	404074 <ferror@plt+0x1bf4>  // b.any
  404058:	add	x3, x19, #0x8
  40405c:	sub	w2, w20, #0x1
  404060:	mov	w1, #0x600                 	// #1536
  404064:	mov	w0, #0x1c                  	// #28
  404068:	ldp	x19, x20, [sp, #16]
  40406c:	ldp	x29, x30, [sp], #32
  404070:	b	402cc4 <ferror@plt+0x844>
  404074:	ldr	x0, [x19]
  404078:	adrp	x1, 40e000 <ferror@plt+0xbb80>
  40407c:	add	x1, x1, #0xa4e
  404080:	bl	4088a4 <ferror@plt+0x6424>
  404084:	tst	w0, #0xff
  404088:	b.ne	40409c <ferror@plt+0x1c1c>  // b.any
  40408c:	add	x3, x19, #0x8
  404090:	sub	w2, w20, #0x1
  404094:	mov	w1, #0xc00                 	// #3072
  404098:	b	404064 <ferror@plt+0x1be4>
  40409c:	ldr	x0, [x19]
  4040a0:	adrp	x1, 40e000 <ferror@plt+0xbb80>
  4040a4:	add	x1, x1, #0xa55
  4040a8:	bl	4088a4 <ferror@plt+0x6424>
  4040ac:	tst	w0, #0xff
  4040b0:	b.ne	4040c4 <ferror@plt+0x1c44>  // b.any
  4040b4:	add	x3, x19, #0x8
  4040b8:	sub	w2, w20, #0x1
  4040bc:	mov	w1, #0x500                 	// #1280
  4040c0:	b	404064 <ferror@plt+0x1be4>
  4040c4:	ldr	x0, [x19]
  4040c8:	adrp	x1, 40e000 <ferror@plt+0xbb80>
  4040cc:	add	x1, x1, #0xa5d
  4040d0:	bl	4088a4 <ferror@plt+0x6424>
  4040d4:	tst	w0, #0xff
  4040d8:	b.ne	4040f0 <ferror@plt+0x1c70>  // b.any
  4040dc:	add	x3, x19, #0x8
  4040e0:	sub	w2, w20, #0x1
  4040e4:	mov	w1, #0x0                   	// #0
  4040e8:	mov	w0, #0x1d                  	// #29
  4040ec:	b	404068 <ferror@plt+0x1be8>
  4040f0:	ldr	x0, [x19]
  4040f4:	adrp	x1, 40e000 <ferror@plt+0xbb80>
  4040f8:	add	x1, x1, #0xa64
  4040fc:	bl	4088a4 <ferror@plt+0x6424>
  404100:	tst	w0, #0xff
  404104:	b.ne	40411c <ferror@plt+0x1c9c>  // b.any
  404108:	add	x1, x19, #0x8
  40410c:	sub	w0, w20, #0x1
  404110:	ldp	x19, x20, [sp, #16]
  404114:	ldp	x29, x30, [sp], #32
  404118:	b	403c54 <ferror@plt+0x17d4>
  40411c:	ldr	x0, [x19]
  404120:	adrp	x1, 40f000 <ferror@plt+0xcb80>
  404124:	add	x1, x1, #0x63e
  404128:	bl	4088a4 <ferror@plt+0x6424>
  40412c:	tst	w0, #0xff
  404130:	b.ne	404148 <ferror@plt+0x1cc8>  // b.any
  404134:	add	x1, x19, #0x8
  404138:	sub	w0, w20, #0x1
  40413c:	ldp	x19, x20, [sp, #16]
  404140:	ldp	x29, x30, [sp], #32
  404144:	b	40333c <ferror@plt+0xebc>
  404148:	ldr	x0, [x19]
  40414c:	adrp	x1, 40e000 <ferror@plt+0xbb80>
  404150:	add	x1, x1, #0xa68
  404154:	bl	4088a4 <ferror@plt+0x6424>
  404158:	tst	w0, #0xff
  40415c:	b.eq	404134 <ferror@plt+0x1cb4>  // b.none
  404160:	ldr	x0, [x19]
  404164:	adrp	x1, 40e000 <ferror@plt+0xbb80>
  404168:	add	x1, x1, #0xa6c
  40416c:	bl	4088a4 <ferror@plt+0x6424>
  404170:	tst	w0, #0xff
  404174:	b.eq	404134 <ferror@plt+0x1cb4>  // b.none
  404178:	ldr	x0, [x19]
  40417c:	adrp	x1, 40e000 <ferror@plt+0xbb80>
  404180:	add	x1, x1, #0x42e
  404184:	bl	4088a4 <ferror@plt+0x6424>
  404188:	tst	w0, #0xff
  40418c:	b.ne	4041a0 <ferror@plt+0x1d20>  // b.any
  404190:	bl	402c48 <ferror@plt+0x7c8>
  404194:	mov	x1, #0x0                   	// #0
  404198:	mov	w0, #0x0                   	// #0
  40419c:	b	40413c <ferror@plt+0x1cbc>
  4041a0:	adrp	x0, 424000 <ferror@plt+0x21b80>
  4041a4:	adrp	x1, 40e000 <ferror@plt+0xbb80>
  4041a8:	ldr	x2, [x19]
  4041ac:	add	x1, x1, #0xa71
  4041b0:	ldr	x0, [x0, #880]
  4041b4:	bl	402450 <fprintf@plt>
  4041b8:	mov	w0, #0xffffffff            	// #-1
  4041bc:	bl	401ec0 <exit@plt>
  4041c0:	stp	x29, x30, [sp, #-32]!
  4041c4:	adrp	x0, 428000 <stdin@@GLIBC_2.17+0x3c80>
  4041c8:	mov	x29, sp
  4041cc:	ldr	w0, [x0, #3672]
  4041d0:	stp	x19, x20, [sp, #16]
  4041d4:	mov	x20, x1
  4041d8:	mov	x19, x2
  4041dc:	cbz	w0, 4041e8 <ferror@plt+0x1d68>
  4041e0:	mov	x0, x2
  4041e4:	bl	409304 <ferror@plt+0x6e84>
  4041e8:	ldrh	w0, [x20, #4]
  4041ec:	cmp	w0, #0x1d
  4041f0:	b.hi	404244 <ferror@plt+0x1dc4>  // b.pmore
  4041f4:	cmp	w0, #0x1b
  4041f8:	b.hi	404264 <ferror@plt+0x1de4>  // b.pmore
  4041fc:	cmp	w0, #0xf
  404200:	b.eq	4042c4 <ferror@plt+0x1e44>  // b.none
  404204:	sub	w0, w0, #0x10
  404208:	and	w0, w0, #0xffff
  40420c:	cmp	w0, #0x1
  404210:	b.hi	404254 <ferror@plt+0x1dd4>  // b.pmore
  404214:	adrp	x0, 424000 <ferror@plt+0x21b80>
  404218:	ldr	w0, [x0, #980]
  40421c:	cbz	w0, 404230 <ferror@plt+0x1db0>
  404220:	adrp	x0, 40e000 <ferror@plt+0xbb80>
  404224:	mov	x1, x19
  404228:	add	x0, x0, #0xaa2
  40422c:	bl	401eb0 <fputs@plt>
  404230:	mov	x1, x19
  404234:	mov	x0, x20
  404238:	ldp	x19, x20, [sp, #16]
  40423c:	ldp	x29, x30, [sp], #32
  404240:	b	40503c <ferror@plt+0x2bbc>
  404244:	sub	w0, w0, #0x54
  404248:	and	w0, w0, #0xffff
  40424c:	cmp	w0, #0x1
  404250:	b.ls	404294 <ferror@plt+0x1e14>  // b.plast
  404254:	mov	w0, #0x0                   	// #0
  404258:	ldp	x19, x20, [sp, #16]
  40425c:	ldp	x29, x30, [sp], #32
  404260:	ret
  404264:	adrp	x0, 424000 <ferror@plt+0x21b80>
  404268:	ldr	w0, [x0, #980]
  40426c:	cbz	w0, 404280 <ferror@plt+0x1e00>
  404270:	adrp	x0, 40e000 <ferror@plt+0xbb80>
  404274:	mov	x1, x19
  404278:	add	x0, x0, #0xaa9
  40427c:	bl	401eb0 <fputs@plt>
  404280:	mov	x1, x19
  404284:	mov	x0, x20
  404288:	ldp	x19, x20, [sp, #16]
  40428c:	ldp	x29, x30, [sp], #32
  404290:	b	4036a0 <ferror@plt+0x1220>
  404294:	adrp	x0, 424000 <ferror@plt+0x21b80>
  404298:	ldr	w0, [x0, #980]
  40429c:	cbz	w0, 4042b0 <ferror@plt+0x1e30>
  4042a0:	adrp	x0, 40e000 <ferror@plt+0xbb80>
  4042a4:	mov	x1, x19
  4042a8:	add	x0, x0, #0xab1
  4042ac:	bl	401eb0 <fputs@plt>
  4042b0:	mov	x1, x19
  4042b4:	mov	x0, x20
  4042b8:	ldp	x19, x20, [sp, #16]
  4042bc:	ldp	x29, x30, [sp], #32
  4042c0:	b	406530 <ferror@plt+0x40b0>
  4042c4:	mov	x1, x20
  4042c8:	mov	x0, x19
  4042cc:	bl	409784 <ferror@plt+0x7304>
  4042d0:	b	404254 <ferror@plt+0x1dd4>
  4042d4:	stp	x29, x30, [sp, #-112]!
  4042d8:	mov	x29, sp
  4042dc:	stp	x21, x22, [sp, #32]
  4042e0:	adrp	x21, 424000 <ferror@plt+0x21b80>
  4042e4:	add	x21, x21, #0x328
  4042e8:	stp	x19, x20, [sp, #16]
  4042ec:	mov	w20, w0
  4042f0:	mov	x19, x1
  4042f4:	mov	x0, x21
  4042f8:	stp	x23, x24, [sp, #48]
  4042fc:	adrp	x23, 40e000 <ferror@plt+0xbb80>
  404300:	adrp	x24, 40f000 <ferror@plt+0xcb80>
  404304:	add	x23, x23, #0xab7
  404308:	add	x24, x24, #0xf4e
  40430c:	stp	x25, x26, [sp, #64]
  404310:	mov	x22, #0x0                   	// #0
  404314:	stp	x27, x28, [sp, #80]
  404318:	bl	40c8ec <ferror@plt+0xa46c>
  40431c:	mov	w25, #0x0                   	// #0
  404320:	mov	w26, #0x0                   	// #0
  404324:	mov	w27, #0x0                   	// #0
  404328:	mov	w2, #0xfffffff7            	// #-9
  40432c:	mov	w28, #0x1                   	// #1
  404330:	cmp	w20, #0x0
  404334:	b.gt	404388 <ferror@plt+0x1f08>
  404338:	cbz	w27, 404340 <ferror@plt+0x1ec0>
  40433c:	orr	w2, w2, #0x1
  404340:	cbz	w26, 404348 <ferror@plt+0x1ec8>
  404344:	orr	w2, w2, #0x4
  404348:	cbz	w25, 404350 <ferror@plt+0x1ed0>
  40434c:	orr	w2, w2, #0x2000000
  404350:	adrp	x19, 404000 <ferror@plt+0x1b80>
  404354:	adrp	x23, 424000 <ferror@plt+0x21b80>
  404358:	add	x19, x19, #0x1c0
  40435c:	cbz	x22, 4044dc <ferror@plt+0x205c>
  404360:	mov	x0, x22
  404364:	adrp	x1, 40f000 <ferror@plt+0xcb80>
  404368:	add	x1, x1, #0xe8a
  40436c:	bl	4022f0 <fopen64@plt>
  404370:	mov	x20, x0
  404374:	cbnz	x0, 4044a4 <ferror@plt+0x2024>
  404378:	adrp	x0, 40e000 <ferror@plt+0xbb80>
  40437c:	add	x0, x0, #0xb29
  404380:	bl	401ee0 <perror@plt>
  404384:	b	404468 <ferror@plt+0x1fe8>
  404388:	ldr	x0, [x19]
  40438c:	mov	x1, x23
  404390:	str	w2, [sp, #104]
  404394:	bl	4088a4 <ferror@plt+0x6424>
  404398:	tst	w0, #0xff
  40439c:	b.ne	4043c8 <ferror@plt+0x1f48>  // b.any
  4043a0:	ldr	w2, [sp, #104]
  4043a4:	add	x0, x19, #0x8
  4043a8:	subs	w20, w20, #0x1
  4043ac:	b.ne	4043b4 <ferror@plt+0x1f34>  // b.any
  4043b0:	bl	40868c <ferror@plt+0x620c>
  4043b4:	ldr	x22, [x19, #8]
  4043b8:	mov	x19, x0
  4043bc:	sub	w20, w20, #0x1
  4043c0:	add	x19, x19, #0x8
  4043c4:	b	404330 <ferror@plt+0x1eb0>
  4043c8:	ldr	x0, [x19]
  4043cc:	mov	x1, x24
  4043d0:	bl	4088a4 <ferror@plt+0x6424>
  4043d4:	tst	w0, #0xff
  4043d8:	b.eq	404488 <ferror@plt+0x2008>  // b.none
  4043dc:	ldr	x0, [x19]
  4043e0:	adrp	x1, 40e000 <ferror@plt+0xbb80>
  4043e4:	add	x1, x1, #0x50f
  4043e8:	bl	4088a4 <ferror@plt+0x6424>
  4043ec:	tst	w0, #0xff
  4043f0:	b.eq	404494 <ferror@plt+0x2014>  // b.none
  4043f4:	ldr	x0, [x19]
  4043f8:	adrp	x1, 40e000 <ferror@plt+0xbb80>
  4043fc:	add	x1, x1, #0x513
  404400:	bl	4088a4 <ferror@plt+0x6424>
  404404:	tst	w0, #0xff
  404408:	b.eq	40449c <ferror@plt+0x201c>  // b.none
  40440c:	ldr	x2, [x19]
  404410:	adrp	x1, 40e000 <ferror@plt+0xbb80>
  404414:	add	x1, x1, #0x889
  404418:	str	x2, [sp, #104]
  40441c:	mov	x0, x2
  404420:	bl	4021c0 <strcmp@plt>
  404424:	ldr	x2, [sp, #104]
  404428:	cbnz	w0, 40443c <ferror@plt+0x1fbc>
  40442c:	adrp	x0, 424000 <ferror@plt+0x21b80>
  404430:	mov	w2, #0xfffffff7            	// #-9
  404434:	str	w28, [x0, #980]
  404438:	b	4043bc <ferror@plt+0x1f3c>
  40443c:	mov	x0, x2
  404440:	adrp	x1, 40e000 <ferror@plt+0xbb80>
  404444:	add	x1, x1, #0x42e
  404448:	bl	4088a4 <ferror@plt+0x6424>
  40444c:	tst	w0, #0xff
  404450:	adrp	x0, 424000 <ferror@plt+0x21b80>
  404454:	b.ne	404470 <ferror@plt+0x1ff0>  // b.any
  404458:	ldr	x1, [x0, #880]
  40445c:	adrp	x0, 40e000 <ferror@plt+0xbb80>
  404460:	add	x0, x0, #0xabc
  404464:	bl	401eb0 <fputs@plt>
  404468:	mov	w0, #0xffffffff            	// #-1
  40446c:	bl	401ec0 <exit@plt>
  404470:	ldr	x0, [x0, #880]
  404474:	adrp	x1, 40e000 <ferror@plt+0xbb80>
  404478:	ldr	x2, [x19]
  40447c:	add	x1, x1, #0xaf3
  404480:	bl	402450 <fprintf@plt>
  404484:	b	404468 <ferror@plt+0x1fe8>
  404488:	mov	w27, #0x1                   	// #1
  40448c:	mov	w2, #0x0                   	// #0
  404490:	b	4043bc <ferror@plt+0x1f3c>
  404494:	mov	w26, #0x1                   	// #1
  404498:	b	40448c <ferror@plt+0x200c>
  40449c:	mov	w25, #0x1                   	// #1
  4044a0:	b	40448c <ferror@plt+0x200c>
  4044a4:	ldr	x2, [x23, #888]
  4044a8:	mov	x1, x19
  4044ac:	bl	40d9b4 <ferror@plt+0xb534>
  4044b0:	mov	w19, w0
  4044b4:	mov	x0, x20
  4044b8:	bl	402010 <fclose@plt>
  4044bc:	mov	w0, w19
  4044c0:	ldp	x19, x20, [sp, #16]
  4044c4:	ldp	x21, x22, [sp, #32]
  4044c8:	ldp	x23, x24, [sp, #48]
  4044cc:	ldp	x25, x26, [sp, #64]
  4044d0:	ldp	x27, x28, [sp, #80]
  4044d4:	ldp	x29, x30, [sp], #112
  4044d8:	ret
  4044dc:	mov	w1, w2
  4044e0:	mov	x0, x21
  4044e4:	bl	40caa8 <ferror@plt+0xa628>
  4044e8:	tbz	w0, #31, 4044f4 <ferror@plt+0x2074>
  4044ec:	mov	w0, #0x1                   	// #1
  4044f0:	b	40446c <ferror@plt+0x1fec>
  4044f4:	mov	x0, x21
  4044f8:	bl	40a6f0 <ferror@plt+0x8270>
  4044fc:	ldr	x2, [x23, #888]
  404500:	mov	x1, x19
  404504:	mov	x0, x21
  404508:	mov	w19, #0x0                   	// #0
  40450c:	bl	40d72c <ferror@plt+0xb2ac>
  404510:	tbz	w0, #31, 4044bc <ferror@plt+0x203c>
  404514:	mov	w0, #0x2                   	// #2
  404518:	b	40446c <ferror@plt+0x1fec>
  40451c:	mov	x4, x3
  404520:	mov	x3, x2
  404524:	mov	x2, x1
  404528:	mov	w1, #0x6                   	// #6
  40452c:	b	40b3a0 <ferror@plt+0x8f20>
  404530:	stp	x29, x30, [sp, #-16]!
  404534:	adrp	x0, 424000 <ferror@plt+0x21b80>
  404538:	mov	x29, sp
  40453c:	ldr	x1, [x0, #880]
  404540:	adrp	x0, 40e000 <ferror@plt+0xbb80>
  404544:	add	x0, x0, #0xb36
  404548:	bl	401eb0 <fputs@plt>
  40454c:	mov	w0, #0xffffffff            	// #-1
  404550:	bl	401ec0 <exit@plt>
  404554:	stp	x29, x30, [sp, #-48]!
  404558:	mov	x29, sp
  40455c:	stp	x19, x20, [sp, #16]
  404560:	mov	x20, x1
  404564:	mov	w19, w0
  404568:	stp	x21, x22, [sp, #32]
  40456c:	adrp	x22, 40e000 <ferror@plt+0xbb80>
  404570:	add	x22, x22, #0x77a
  404574:	mov	x21, #0x0                   	// #0
  404578:	cbnz	w19, 4045a8 <ferror@plt+0x2128>
  40457c:	cbz	x21, 4045e8 <ferror@plt+0x2168>
  404580:	mov	x0, x21
  404584:	bl	40a608 <ferror@plt+0x8188>
  404588:	adrp	x1, 424000 <ferror@plt+0x21b80>
  40458c:	str	w0, [x1, #984]
  404590:	cbnz	w0, 4045e8 <ferror@plt+0x2168>
  404594:	mov	x0, x21
  404598:	ldp	x19, x20, [sp, #16]
  40459c:	ldp	x21, x22, [sp, #32]
  4045a0:	ldp	x29, x30, [sp], #48
  4045a4:	b	408770 <ferror@plt+0x62f0>
  4045a8:	ldr	x0, [x20]
  4045ac:	mov	x1, x22
  4045b0:	bl	4021c0 <strcmp@plt>
  4045b4:	cbnz	w0, 4045d4 <ferror@plt+0x2154>
  4045b8:	subs	w19, w19, #0x1
  4045bc:	b.ne	4045c4 <ferror@plt+0x2144>  // b.any
  4045c0:	bl	40868c <ferror@plt+0x620c>
  4045c4:	ldr	x1, [x20, #8]
  4045c8:	cbnz	x21, 4045e0 <ferror@plt+0x2160>
  4045cc:	add	x20, x20, #0x8
  4045d0:	mov	x21, x1
  4045d4:	sub	w19, w19, #0x1
  4045d8:	add	x20, x20, #0x8
  4045dc:	b	404578 <ferror@plt+0x20f8>
  4045e0:	mov	x0, x22
  4045e4:	bl	408710 <ferror@plt+0x6290>
  4045e8:	adrp	x0, 428000 <stdin@@GLIBC_2.17+0x3c80>
  4045ec:	adrp	x19, 424000 <ferror@plt+0x21b80>
  4045f0:	add	x19, x19, #0x328
  4045f4:	ldr	w0, [x0, #3680]
  4045f8:	cbz	w0, 404638 <ferror@plt+0x21b8>
  4045fc:	adrp	x0, 428000 <stdin@@GLIBC_2.17+0x3c80>
  404600:	mov	w2, #0x4                   	// #4
  404604:	mov	w1, #0x7                   	// #7
  404608:	ldr	w0, [x0, #3684]
  40460c:	cmp	w0, #0x0
  404610:	mov	w0, #0x2                   	// #2
  404614:	csel	w2, w2, w0, ne  // ne = any
  404618:	mov	x0, x19
  40461c:	bl	40cf10 <ferror@plt+0xaa90>
  404620:	tbz	w0, #31, 404648 <ferror@plt+0x21c8>
  404624:	adrp	x0, 40e000 <ferror@plt+0xbb80>
  404628:	add	x0, x0, #0xf03
  40462c:	bl	401ee0 <perror@plt>
  404630:	mov	w0, #0x1                   	// #1
  404634:	bl	401ec0 <exit@plt>
  404638:	mov	x0, x19
  40463c:	mov	w1, #0x7                   	// #7
  404640:	bl	40cf88 <ferror@plt+0xab08>
  404644:	b	404620 <ferror@plt+0x21a0>
  404648:	adrp	x0, 428000 <stdin@@GLIBC_2.17+0x3c80>
  40464c:	adrp	x20, 424000 <ferror@plt+0x21b80>
  404650:	ldr	w0, [x0, #3676]
  404654:	bl	40ae70 <ferror@plt+0x89f0>
  404658:	ldr	x2, [x20, #888]
  40465c:	adrp	x1, 405000 <ferror@plt+0x2b80>
  404660:	mov	x0, x19
  404664:	add	x1, x1, #0x3c
  404668:	mov	w3, #0x0                   	// #0
  40466c:	bl	40d340 <ferror@plt+0xaec0>
  404670:	tbz	w0, #31, 40468c <ferror@plt+0x220c>
  404674:	adrp	x0, 424000 <ferror@plt+0x21b80>
  404678:	ldr	x1, [x0, #880]
  40467c:	adrp	x0, 40e000 <ferror@plt+0xbb80>
  404680:	add	x0, x0, #0x8d4
  404684:	bl	401eb0 <fputs@plt>
  404688:	b	404630 <ferror@plt+0x21b0>
  40468c:	bl	40ae78 <ferror@plt+0x89f8>
  404690:	ldr	x0, [x20, #888]
  404694:	bl	4022d0 <fflush@plt>
  404698:	mov	w0, #0x0                   	// #0
  40469c:	ldp	x19, x20, [sp, #16]
  4046a0:	ldp	x21, x22, [sp, #32]
  4046a4:	ldp	x29, x30, [sp], #48
  4046a8:	ret
  4046ac:	stp	x29, x30, [sp, #-48]!
  4046b0:	mov	x29, sp
  4046b4:	stp	x19, x20, [sp, #16]
  4046b8:	mov	x19, x1
  4046bc:	mov	x20, x2
  4046c0:	adrp	x1, 40e000 <ferror@plt+0xbb80>
  4046c4:	add	x1, x1, #0x439
  4046c8:	str	x21, [sp, #32]
  4046cc:	mov	x21, x0
  4046d0:	mov	x0, x2
  4046d4:	bl	4021c0 <strcmp@plt>
  4046d8:	cbnz	w0, 4046f8 <ferror@plt+0x2278>
  4046dc:	mov	w0, #0x1                   	// #1
  4046e0:	strb	w0, [x19]
  4046e4:	mov	w0, #0x1                   	// #1
  4046e8:	ldp	x19, x20, [sp, #16]
  4046ec:	ldr	x21, [sp, #32]
  4046f0:	ldp	x29, x30, [sp], #48
  4046f4:	ret
  4046f8:	adrp	x1, 40e000 <ferror@plt+0xbb80>
  4046fc:	mov	x0, x20
  404700:	add	x1, x1, #0xf1c
  404704:	bl	4021c0 <strcmp@plt>
  404708:	cbnz	w0, 404714 <ferror@plt+0x2294>
  40470c:	strb	wzr, [x19]
  404710:	b	4046e4 <ferror@plt+0x2264>
  404714:	adrp	x0, 424000 <ferror@plt+0x21b80>
  404718:	mov	x2, x21
  40471c:	adrp	x1, 40e000 <ferror@plt+0xbb80>
  404720:	add	x1, x1, #0xf20
  404724:	ldr	x0, [x0, #880]
  404728:	bl	402450 <fprintf@plt>
  40472c:	mov	w0, #0x0                   	// #0
  404730:	b	4046e8 <ferror@plt+0x2268>
  404734:	sub	sp, sp, #0x2c0
  404738:	mov	x2, #0x220                 	// #544
  40473c:	stp	x29, x30, [sp]
  404740:	mov	x29, sp
  404744:	stp	x19, x20, [sp, #16]
  404748:	mov	w20, w0
  40474c:	mov	x19, x1
  404750:	add	x0, sp, #0xa0
  404754:	mov	w1, #0x0                   	// #0
  404758:	stp	x21, x22, [sp, #32]
  40475c:	stp	x23, x24, [sp, #48]
  404760:	mov	w24, #0x0                   	// #0
  404764:	stp	x25, x26, [sp, #64]
  404768:	mov	w25, #0xffffffff            	// #-1
  40476c:	mov	w26, w25
  404770:	stp	x27, x28, [sp, #80]
  404774:	bl	4020a0 <memset@plt>
  404778:	mov	x0, #0x20                  	// #32
  40477c:	movk	x0, #0x13, lsl #32
  404780:	mov	w23, w25
  404784:	movk	x0, #0x1, lsl #48
  404788:	str	x0, [sp, #160]
  40478c:	mov	w0, #0x7                   	// #7
  404790:	strb	w0, [sp, #176]
  404794:	mov	w0, #0xffffffff            	// #-1
  404798:	strb	w0, [sp, #140]
  40479c:	strb	w0, [sp, #141]
  4047a0:	mov	w27, #0x0                   	// #0
  4047a4:	strb	w0, [sp, #142]
  4047a8:	mov	x28, #0x0                   	// #0
  4047ac:	strb	w0, [sp, #143]
  4047b0:	strb	w0, [sp, #144]
  4047b4:	strb	w0, [sp, #145]
  4047b8:	strb	w0, [sp, #146]
  4047bc:	strb	w0, [sp, #147]
  4047c0:	strb	w0, [sp, #148]
  4047c4:	strb	w0, [sp, #149]
  4047c8:	strb	w0, [sp, #150]
  4047cc:	strb	w0, [sp, #151]
  4047d0:	adrp	x0, 40e000 <ferror@plt+0xbb80>
  4047d4:	add	x0, x0, #0x77a
  4047d8:	str	w25, [sp, #100]
  4047dc:	str	x0, [sp, #112]
  4047e0:	adrp	x0, 40e000 <ferror@plt+0xbb80>
  4047e4:	add	x0, x0, #0xf4f
  4047e8:	str	x0, [sp, #104]
  4047ec:	cbnz	w20, 404808 <ferror@plt+0x2388>
  4047f0:	cbnz	x28, 404d00 <ferror@plt+0x2880>
  4047f4:	adrp	x0, 424000 <ferror@plt+0x21b80>
  4047f8:	ldr	x1, [x0, #880]
  4047fc:	adrp	x0, 40f000 <ferror@plt+0xcb80>
  404800:	add	x0, x0, #0x3f
  404804:	b	404b94 <ferror@plt+0x2714>
  404808:	ldr	x1, [sp, #112]
  40480c:	sub	w22, w20, #0x1
  404810:	ldr	x21, [x19]
  404814:	mov	x0, x21
  404818:	bl	4021c0 <strcmp@plt>
  40481c:	cbnz	w0, 404840 <ferror@plt+0x23c0>
  404820:	add	x21, x19, #0x8
  404824:	mov	w20, w22
  404828:	cbnz	w22, 404830 <ferror@plt+0x23b0>
  40482c:	bl	40868c <ferror@plt+0x620c>
  404830:	ldr	x28, [x19, #8]
  404834:	sub	w20, w20, #0x1
  404838:	add	x19, x21, #0x8
  40483c:	b	4047ec <ferror@plt+0x236c>
  404840:	ldr	x1, [sp, #104]
  404844:	mov	x0, x21
  404848:	bl	4021c0 <strcmp@plt>
  40484c:	cbnz	w0, 40487c <ferror@plt+0x23fc>
  404850:	add	x21, x19, #0x8
  404854:	mov	w20, w22
  404858:	cbz	w22, 40482c <ferror@plt+0x23ac>
  40485c:	ldr	x2, [x19, #8]
  404860:	add	x1, sp, #0x95
  404864:	ldr	x0, [sp, #104]
  404868:	bl	4046ac <ferror@plt+0x222c>
  40486c:	tst	w0, #0xff
  404870:	b.ne	404834 <ferror@plt+0x23b4>  // b.any
  404874:	mov	w0, #0xffffffff            	// #-1
  404878:	b	404f4c <ferror@plt+0x2acc>
  40487c:	adrp	x3, 40e000 <ferror@plt+0xbb80>
  404880:	add	x3, x3, #0xf55
  404884:	mov	x1, x3
  404888:	mov	x0, x21
  40488c:	bl	4021c0 <strcmp@plt>
  404890:	cbnz	w0, 4048b8 <ferror@plt+0x2438>
  404894:	add	x21, x19, #0x8
  404898:	mov	w20, w22
  40489c:	cbz	w22, 40482c <ferror@plt+0x23ac>
  4048a0:	ldr	x2, [x19, #8]
  4048a4:	adrp	x0, 40e000 <ferror@plt+0xbb80>
  4048a8:	add	x1, sp, #0x94
  4048ac:	add	x3, x0, #0xf55
  4048b0:	mov	x0, x3
  4048b4:	b	404868 <ferror@plt+0x23e8>
  4048b8:	adrp	x3, 40e000 <ferror@plt+0xbb80>
  4048bc:	add	x3, x3, #0xf5d
  4048c0:	mov	x1, x3
  4048c4:	mov	x0, x21
  4048c8:	bl	4021c0 <strcmp@plt>
  4048cc:	cbnz	w0, 4048f0 <ferror@plt+0x2470>
  4048d0:	add	x21, x19, #0x8
  4048d4:	mov	w20, w22
  4048d8:	cbz	w22, 40482c <ferror@plt+0x23ac>
  4048dc:	adrp	x0, 40e000 <ferror@plt+0xbb80>
  4048e0:	add	x1, sp, #0x96
  4048e4:	add	x3, x0, #0xf5d
  4048e8:	ldr	x2, [x19, #8]
  4048ec:	b	4048b0 <ferror@plt+0x2430>
  4048f0:	adrp	x3, 40e000 <ferror@plt+0xbb80>
  4048f4:	add	x3, x3, #0xf67
  4048f8:	mov	x1, x3
  4048fc:	mov	x0, x21
  404900:	bl	4021c0 <strcmp@plt>
  404904:	cbnz	w0, 404928 <ferror@plt+0x24a8>
  404908:	add	x21, x19, #0x8
  40490c:	mov	w20, w22
  404910:	cbz	w22, 40482c <ferror@plt+0x23ac>
  404914:	adrp	x0, 40e000 <ferror@plt+0xbb80>
  404918:	add	x1, sp, #0x97
  40491c:	add	x3, x0, #0xf67
  404920:	ldr	x2, [x19, #8]
  404924:	b	4048b0 <ferror@plt+0x2430>
  404928:	adrp	x3, 40e000 <ferror@plt+0xbb80>
  40492c:	add	x3, x3, #0xf72
  404930:	mov	x1, x3
  404934:	mov	x0, x21
  404938:	bl	4021c0 <strcmp@plt>
  40493c:	cbnz	w0, 404960 <ferror@plt+0x24e0>
  404940:	add	x21, x19, #0x8
  404944:	mov	w20, w22
  404948:	cbz	w22, 40482c <ferror@plt+0x23ac>
  40494c:	adrp	x0, 40e000 <ferror@plt+0xbb80>
  404950:	add	x1, sp, #0x8d
  404954:	add	x3, x0, #0xf72
  404958:	ldr	x2, [x19, #8]
  40495c:	b	4048b0 <ferror@plt+0x2430>
  404960:	adrp	x3, 40e000 <ferror@plt+0xbb80>
  404964:	add	x3, x3, #0xf7b
  404968:	mov	x1, x3
  40496c:	mov	x0, x21
  404970:	bl	4021c0 <strcmp@plt>
  404974:	cbnz	w0, 404998 <ferror@plt+0x2518>
  404978:	add	x21, x19, #0x8
  40497c:	mov	w20, w22
  404980:	cbz	w22, 40482c <ferror@plt+0x23ac>
  404984:	adrp	x0, 40e000 <ferror@plt+0xbb80>
  404988:	add	x1, sp, #0x8e
  40498c:	add	x3, x0, #0xf7b
  404990:	ldr	x2, [x19, #8]
  404994:	b	4048b0 <ferror@plt+0x2430>
  404998:	adrp	x3, 40e000 <ferror@plt+0xbb80>
  40499c:	add	x3, x3, #0xf8f
  4049a0:	mov	x1, x3
  4049a4:	mov	x0, x21
  4049a8:	bl	4021c0 <strcmp@plt>
  4049ac:	cbnz	w0, 4049d0 <ferror@plt+0x2550>
  4049b0:	add	x21, x19, #0x8
  4049b4:	mov	w20, w22
  4049b8:	cbz	w22, 40482c <ferror@plt+0x23ac>
  4049bc:	adrp	x0, 40e000 <ferror@plt+0xbb80>
  4049c0:	add	x1, sp, #0x8f
  4049c4:	add	x3, x0, #0xf8f
  4049c8:	ldr	x2, [x19, #8]
  4049cc:	b	4048b0 <ferror@plt+0x2430>
  4049d0:	adrp	x3, 40e000 <ferror@plt+0xbb80>
  4049d4:	add	x3, x3, #0xf89
  4049d8:	mov	x1, x3
  4049dc:	mov	x0, x21
  4049e0:	bl	4021c0 <strcmp@plt>
  4049e4:	cbnz	w0, 404a08 <ferror@plt+0x2588>
  4049e8:	add	x21, x19, #0x8
  4049ec:	mov	w20, w22
  4049f0:	cbz	w22, 40482c <ferror@plt+0x23ac>
  4049f4:	adrp	x0, 40e000 <ferror@plt+0xbb80>
  4049f8:	add	x1, sp, #0x91
  4049fc:	add	x3, x0, #0xf89
  404a00:	ldr	x2, [x19, #8]
  404a04:	b	4048b0 <ferror@plt+0x2430>
  404a08:	adrp	x3, 40e000 <ferror@plt+0xbb80>
  404a0c:	add	x3, x3, #0xf95
  404a10:	mov	x1, x3
  404a14:	mov	x0, x21
  404a18:	bl	4021c0 <strcmp@plt>
  404a1c:	cbnz	w0, 404a40 <ferror@plt+0x25c0>
  404a20:	add	x21, x19, #0x8
  404a24:	mov	w20, w22
  404a28:	cbz	w22, 40482c <ferror@plt+0x23ac>
  404a2c:	adrp	x0, 40e000 <ferror@plt+0xbb80>
  404a30:	add	x1, sp, #0x92
  404a34:	add	x3, x0, #0xf95
  404a38:	ldr	x2, [x19, #8]
  404a3c:	b	4048b0 <ferror@plt+0x2430>
  404a40:	adrp	x1, 40e000 <ferror@plt+0xbb80>
  404a44:	mov	x0, x21
  404a48:	add	x1, x1, #0xfa6
  404a4c:	bl	4021c0 <strcmp@plt>
  404a50:	cbnz	w0, 404a70 <ferror@plt+0x25f0>
  404a54:	add	x21, x19, #0x8
  404a58:	mov	w20, w22
  404a5c:	cbz	w22, 40482c <ferror@plt+0x23ac>
  404a60:	ldr	x0, [x19, #8]
  404a64:	bl	402020 <atoi@plt>
  404a68:	mov	w27, w0
  404a6c:	b	404834 <ferror@plt+0x23b4>
  404a70:	adrp	x1, 40e000 <ferror@plt+0xbb80>
  404a74:	mov	x0, x21
  404a78:	add	x1, x1, #0xfab
  404a7c:	bl	4021c0 <strcmp@plt>
  404a80:	cbnz	w0, 404aa4 <ferror@plt+0x2624>
  404a84:	add	x21, x19, #0x8
  404a88:	mov	w20, w22
  404a8c:	cbz	w22, 40482c <ferror@plt+0x23ac>
  404a90:	ldr	x0, [x19, #8]
  404a94:	bl	402020 <atoi@plt>
  404a98:	sxth	w0, w0
  404a9c:	str	w0, [sp, #100]
  404aa0:	b	404834 <ferror@plt+0x23b4>
  404aa4:	adrp	x1, 40e000 <ferror@plt+0xbb80>
  404aa8:	mov	x0, x21
  404aac:	add	x1, x1, #0x895
  404ab0:	bl	4021c0 <strcmp@plt>
  404ab4:	cbnz	w0, 404b38 <ferror@plt+0x26b8>
  404ab8:	add	x21, x19, #0x8
  404abc:	mov	w20, w22
  404ac0:	cbz	w22, 40482c <ferror@plt+0x23ac>
  404ac4:	ldr	x0, [x19, #8]
  404ac8:	add	x1, sp, #0x98
  404acc:	mov	w2, #0xa                   	// #10
  404ad0:	bl	4021e0 <strtol@plt>
  404ad4:	ldr	x1, [x19, #8]
  404ad8:	ldrb	w2, [x1]
  404adc:	cbz	w2, 404aec <ferror@plt+0x266c>
  404ae0:	ldr	x2, [sp, #152]
  404ae4:	ldrb	w2, [x2]
  404ae8:	cbz	w2, 404b30 <ferror@plt+0x26b0>
  404aec:	adrp	x22, 40f000 <ferror@plt+0xcb80>
  404af0:	add	x22, x22, #0x230
  404af4:	mov	x19, #0x0                   	// #0
  404af8:	ldr	x0, [x22, x19, lsl #3]
  404afc:	sxtb	w26, w19
  404b00:	str	x1, [sp, #120]
  404b04:	bl	4021c0 <strcmp@plt>
  404b08:	cbz	w0, 404834 <ferror@plt+0x23b4>
  404b0c:	add	x19, x19, #0x1
  404b10:	cmp	x19, #0x5
  404b14:	ldr	x1, [sp, #120]
  404b18:	b.ne	404af8 <ferror@plt+0x2678>  // b.any
  404b1c:	adrp	x0, 424000 <ferror@plt+0x21b80>
  404b20:	ldr	x1, [x0, #880]
  404b24:	adrp	x0, 40f000 <ferror@plt+0xcb80>
  404b28:	add	x0, x0, #0x5f
  404b2c:	b	404b94 <ferror@plt+0x2714>
  404b30:	sxtb	w26, w0
  404b34:	b	404834 <ferror@plt+0x23b4>
  404b38:	adrp	x1, 40e000 <ferror@plt+0xbb80>
  404b3c:	mov	x0, x21
  404b40:	add	x1, x1, #0xfb4
  404b44:	bl	4021c0 <strcmp@plt>
  404b48:	cbnz	w0, 404b9c <ferror@plt+0x271c>
  404b4c:	add	x21, x19, #0x8
  404b50:	mov	w20, w22
  404b54:	cbz	w22, 40482c <ferror@plt+0x23ac>
  404b58:	ldr	x19, [x19, #8]
  404b5c:	adrp	x1, 40e000 <ferror@plt+0xbb80>
  404b60:	add	x1, x1, #0xfbb
  404b64:	mov	x0, x19
  404b68:	bl	4021c0 <strcmp@plt>
  404b6c:	cbz	w0, 404ce8 <ferror@plt+0x2868>
  404b70:	adrp	x1, 40e000 <ferror@plt+0xbb80>
  404b74:	mov	x0, x19
  404b78:	add	x1, x1, #0xfc0
  404b7c:	bl	4021c0 <strcmp@plt>
  404b80:	cbz	w0, 404cf4 <ferror@plt+0x2874>
  404b84:	adrp	x0, 424000 <ferror@plt+0x21b80>
  404b88:	ldr	x1, [x0, #880]
  404b8c:	adrp	x0, 40e000 <ferror@plt+0xbb80>
  404b90:	add	x0, x0, #0xfc4
  404b94:	bl	401eb0 <fputs@plt>
  404b98:	b	404874 <ferror@plt+0x23f4>
  404b9c:	adrp	x1, 40e000 <ferror@plt+0xbb80>
  404ba0:	mov	x0, x21
  404ba4:	add	x1, x1, #0x7be
  404ba8:	bl	4021c0 <strcmp@plt>
  404bac:	cbnz	w0, 404bbc <ferror@plt+0x273c>
  404bb0:	orr	w24, w24, #0x2
  404bb4:	mov	x21, x19
  404bb8:	b	404834 <ferror@plt+0x23b4>
  404bbc:	adrp	x1, 40e000 <ferror@plt+0xbb80>
  404bc0:	mov	x0, x21
  404bc4:	add	x1, x1, #0x7c3
  404bc8:	bl	4021c0 <strcmp@plt>
  404bcc:	cbnz	w0, 404bd8 <ferror@plt+0x2758>
  404bd0:	orr	w24, w24, #0x1
  404bd4:	b	404bb4 <ferror@plt+0x2734>
  404bd8:	adrp	x3, 40e000 <ferror@plt+0xbb80>
  404bdc:	add	x3, x3, #0xfec
  404be0:	mov	x1, x3
  404be4:	mov	x0, x21
  404be8:	bl	4021c0 <strcmp@plt>
  404bec:	cbnz	w0, 404c10 <ferror@plt+0x2790>
  404bf0:	add	x21, x19, #0x8
  404bf4:	mov	w20, w22
  404bf8:	cbz	w22, 40482c <ferror@plt+0x23ac>
  404bfc:	adrp	x0, 40e000 <ferror@plt+0xbb80>
  404c00:	add	x1, sp, #0x8c
  404c04:	add	x3, x0, #0xfec
  404c08:	ldr	x2, [x19, #8]
  404c0c:	b	4048b0 <ferror@plt+0x2430>
  404c10:	adrp	x3, 40e000 <ferror@plt+0xbb80>
  404c14:	add	x3, x3, #0xffb
  404c18:	mov	x1, x3
  404c1c:	mov	x0, x21
  404c20:	bl	4021c0 <strcmp@plt>
  404c24:	cbnz	w0, 404c48 <ferror@plt+0x27c8>
  404c28:	add	x21, x19, #0x8
  404c2c:	mov	w20, w22
  404c30:	cbz	w22, 40482c <ferror@plt+0x23ac>
  404c34:	adrp	x0, 40e000 <ferror@plt+0xbb80>
  404c38:	add	x1, sp, #0x90
  404c3c:	add	x3, x0, #0xffb
  404c40:	ldr	x2, [x19, #8]
  404c44:	b	4048b0 <ferror@plt+0x2430>
  404c48:	adrp	x3, 40f000 <ferror@plt+0xcb80>
  404c4c:	add	x3, x3, #0x7
  404c50:	mov	x1, x3
  404c54:	mov	x0, x21
  404c58:	bl	4021c0 <strcmp@plt>
  404c5c:	cbnz	w0, 404c80 <ferror@plt+0x2800>
  404c60:	add	x21, x19, #0x8
  404c64:	mov	w20, w22
  404c68:	cbz	w22, 40482c <ferror@plt+0x23ac>
  404c6c:	adrp	x0, 40f000 <ferror@plt+0xcb80>
  404c70:	add	x1, sp, #0x93
  404c74:	add	x3, x0, #0x7
  404c78:	ldr	x2, [x19, #8]
  404c7c:	b	4048b0 <ferror@plt+0x2430>
  404c80:	adrp	x1, 40f000 <ferror@plt+0xcb80>
  404c84:	mov	x0, x21
  404c88:	add	x1, x1, #0x33
  404c8c:	bl	4021c0 <strcmp@plt>
  404c90:	cbnz	w0, 404ccc <ferror@plt+0x284c>
  404c94:	add	x21, x19, #0x8
  404c98:	mov	w20, w22
  404c9c:	cbz	w22, 40482c <ferror@plt+0x23ac>
  404ca0:	ldr	x0, [x19, #8]
  404ca4:	bl	40a608 <ferror@plt+0x8188>
  404ca8:	mov	w23, w0
  404cac:	cbnz	w0, 404834 <ferror@plt+0x23b4>
  404cb0:	ldr	x2, [x19, #8]
  404cb4:	adrp	x1, 40f000 <ferror@plt+0xcb80>
  404cb8:	add	x1, x1, #0x10
  404cbc:	adrp	x0, 424000 <ferror@plt+0x21b80>
  404cc0:	ldr	x0, [x0, #880]
  404cc4:	bl	402450 <fprintf@plt>
  404cc8:	b	404874 <ferror@plt+0x23f4>
  404ccc:	mov	x0, x21
  404cd0:	adrp	x1, 40f000 <ferror@plt+0xcb80>
  404cd4:	add	x1, x1, #0x31
  404cd8:	bl	4021c0 <strcmp@plt>
  404cdc:	mov	w23, w0
  404ce0:	cbz	w0, 404bb4 <ferror@plt+0x2734>
  404ce4:	bl	404530 <ferror@plt+0x20b0>
  404ce8:	mov	w24, #0x2                   	// #2
  404cec:	mov	w25, #0x1                   	// #1
  404cf0:	b	404834 <ferror@plt+0x23b4>
  404cf4:	mov	w24, #0x2                   	// #2
  404cf8:	mov	w25, #0x0                   	// #0
  404cfc:	b	404834 <ferror@plt+0x23b4>
  404d00:	mov	x0, x28
  404d04:	bl	40a608 <ferror@plt+0x8188>
  404d08:	str	w0, [sp, #180]
  404d0c:	cbnz	w0, 404d20 <ferror@plt+0x28a0>
  404d10:	adrp	x1, 40e000 <ferror@plt+0xbb80>
  404d14:	mov	x2, x28
  404d18:	add	x1, x1, #0x89b
  404d1c:	b	404cbc <ferror@plt+0x283c>
  404d20:	add	x0, sp, #0xa0
  404d24:	mov	w2, #0x800c                	// #32780
  404d28:	mov	w1, #0x220                 	// #544
  404d2c:	bl	40dd2c <ferror@plt+0xb8ac>
  404d30:	ldrsb	w3, [sp, #149]
  404d34:	mov	x19, x0
  404d38:	tbnz	w3, #31, 404d4c <ferror@plt+0x28cc>
  404d3c:	add	x0, sp, #0xa0
  404d40:	mov	w2, #0x5                   	// #5
  404d44:	mov	w1, #0x220                 	// #544
  404d48:	bl	40dba4 <ferror@plt+0xb724>
  404d4c:	ldrsb	w3, [sp, #148]
  404d50:	tbnz	w3, #31, 404d64 <ferror@plt+0x28e4>
  404d54:	add	x0, sp, #0xa0
  404d58:	mov	w2, #0x4                   	// #4
  404d5c:	mov	w1, #0x220                 	// #544
  404d60:	bl	40dba4 <ferror@plt+0xb724>
  404d64:	ldrsb	w3, [sp, #150]
  404d68:	tbnz	w3, #31, 404d7c <ferror@plt+0x28fc>
  404d6c:	add	x0, sp, #0xa0
  404d70:	mov	w2, #0x7                   	// #7
  404d74:	mov	w1, #0x220                 	// #544
  404d78:	bl	40dba4 <ferror@plt+0xb724>
  404d7c:	ldrsb	w3, [sp, #151]
  404d80:	tbnz	w3, #31, 404d94 <ferror@plt+0x2914>
  404d84:	add	x0, sp, #0xa0
  404d88:	mov	w2, #0x6                   	// #6
  404d8c:	mov	w1, #0x220                 	// #544
  404d90:	bl	40dba4 <ferror@plt+0xb724>
  404d94:	ldrsb	w3, [sp, #143]
  404d98:	tbnz	w3, #31, 404dac <ferror@plt+0x292c>
  404d9c:	add	x0, sp, #0xa0
  404da0:	mov	w2, #0x9                   	// #9
  404da4:	mov	w1, #0x220                 	// #544
  404da8:	bl	40dba4 <ferror@plt+0xb724>
  404dac:	ldrsb	w3, [sp, #145]
  404db0:	tbnz	w3, #31, 404dc4 <ferror@plt+0x2944>
  404db4:	add	x0, sp, #0xa0
  404db8:	mov	w2, #0x1b                  	// #27
  404dbc:	mov	w1, #0x220                 	// #544
  404dc0:	bl	40dba4 <ferror@plt+0xb724>
  404dc4:	ldrsb	w3, [sp, #146]
  404dc8:	tbnz	w3, #31, 404ddc <ferror@plt+0x295c>
  404dcc:	add	x0, sp, #0xa0
  404dd0:	mov	w2, #0x1c                  	// #28
  404dd4:	mov	w1, #0x220                 	// #544
  404dd8:	bl	40dba4 <ferror@plt+0xb724>
  404ddc:	ldrsb	w3, [sp, #141]
  404de0:	tbnz	w3, #31, 404df4 <ferror@plt+0x2974>
  404de4:	add	x0, sp, #0xa0
  404de8:	mov	w2, #0x8                   	// #8
  404dec:	mov	w1, #0x220                 	// #544
  404df0:	bl	40dba4 <ferror@plt+0xb724>
  404df4:	ldrsb	w3, [sp, #142]
  404df8:	tbnz	w3, #31, 404e0c <ferror@plt+0x298c>
  404dfc:	add	x0, sp, #0xa0
  404e00:	mov	w2, #0xb                   	// #11
  404e04:	mov	w1, #0x220                 	// #544
  404e08:	bl	40dba4 <ferror@plt+0xb724>
  404e0c:	cbz	w27, 404e24 <ferror@plt+0x29a4>
  404e10:	mov	w3, w27
  404e14:	add	x0, sp, #0xa0
  404e18:	mov	w2, #0x3                   	// #3
  404e1c:	mov	w1, #0x220                 	// #544
  404e20:	bl	40dbe4 <ferror@plt+0xb764>
  404e24:	ldr	w0, [sp, #100]
  404e28:	tbnz	w0, #31, 404e40 <ferror@plt+0x29c0>
  404e2c:	ldrh	w3, [sp, #100]
  404e30:	add	x0, sp, #0xa0
  404e34:	mov	w2, #0x2                   	// #2
  404e38:	mov	w1, #0x220                 	// #544
  404e3c:	bl	40dbc4 <ferror@plt+0xb744>
  404e40:	tbnz	w26, #31, 404e58 <ferror@plt+0x29d8>
  404e44:	mov	w3, w26
  404e48:	add	x0, sp, #0xa0
  404e4c:	mov	w2, #0x1                   	// #1
  404e50:	mov	w1, #0x220                 	// #544
  404e54:	bl	40dba4 <ferror@plt+0xb724>
  404e58:	ldrsb	w3, [sp, #140]
  404e5c:	cmn	w3, #0x1
  404e60:	b.eq	404e74 <ferror@plt+0x29f4>  // b.none
  404e64:	add	x0, sp, #0xa0
  404e68:	mov	w2, #0x20                  	// #32
  404e6c:	mov	w1, #0x220                 	// #544
  404e70:	bl	40dba4 <ferror@plt+0xb724>
  404e74:	ldrsb	w3, [sp, #144]
  404e78:	cmn	w3, #0x1
  404e7c:	b.eq	404e90 <ferror@plt+0x2a10>  // b.none
  404e80:	add	x0, sp, #0xa0
  404e84:	mov	w2, #0x1d                  	// #29
  404e88:	mov	w1, #0x220                 	// #544
  404e8c:	bl	40dba4 <ferror@plt+0xb724>
  404e90:	ldrsb	w3, [sp, #147]
  404e94:	cmn	w3, #0x1
  404e98:	b.eq	404eac <ferror@plt+0x2a2c>  // b.none
  404e9c:	add	x0, sp, #0xa0
  404ea0:	mov	w2, #0x21                  	// #33
  404ea4:	mov	w1, #0x220                 	// #544
  404ea8:	bl	40dba4 <ferror@plt+0xb724>
  404eac:	cmn	w23, #0x1
  404eb0:	b.eq	404ec8 <ferror@plt+0x2a48>  // b.none
  404eb4:	mov	w3, w23
  404eb8:	add	x0, sp, #0xa0
  404ebc:	mov	w2, #0x22                  	// #34
  404ec0:	mov	w1, #0x220                 	// #544
  404ec4:	bl	40dbe4 <ferror@plt+0xb764>
  404ec8:	mov	x1, x19
  404ecc:	add	x0, sp, #0xa0
  404ed0:	bl	40dd64 <ferror@plt+0xb8e4>
  404ed4:	cmp	w25, #0x0
  404ed8:	ccmp	w24, #0x0, #0x0, lt  // lt = tstop
  404edc:	b.eq	404f34 <ferror@plt+0x2ab4>  // b.none
  404ee0:	add	x0, sp, #0xa0
  404ee4:	mov	w2, #0x1a                  	// #26
  404ee8:	mov	w1, #0x220                 	// #544
  404eec:	bl	40dd2c <ferror@plt+0xb8ac>
  404ef0:	mov	x19, x0
  404ef4:	cbz	w24, 404f0c <ferror@plt+0x2a8c>
  404ef8:	mov	w3, w24
  404efc:	add	x0, sp, #0xa0
  404f00:	mov	w2, #0x0                   	// #0
  404f04:	mov	w1, #0x220                 	// #544
  404f08:	bl	40dbc4 <ferror@plt+0xb744>
  404f0c:	cmn	w25, #0x1
  404f10:	b.eq	404f28 <ferror@plt+0x2aa8>  // b.none
  404f14:	mov	w3, w25
  404f18:	add	x0, sp, #0xa0
  404f1c:	mov	w2, #0x1                   	// #1
  404f20:	mov	w1, #0x220                 	// #544
  404f24:	bl	40dbc4 <ferror@plt+0xb744>
  404f28:	mov	x1, x19
  404f2c:	add	x0, sp, #0xa0
  404f30:	bl	40dd64 <ferror@plt+0xb8e4>
  404f34:	add	x1, sp, #0xa0
  404f38:	mov	x2, #0x0                   	// #0
  404f3c:	adrp	x0, 424000 <ferror@plt+0x21b80>
  404f40:	add	x0, x0, #0x328
  404f44:	bl	40d660 <ferror@plt+0xb1e0>
  404f48:	asr	w0, w0, #31
  404f4c:	ldp	x29, x30, [sp]
  404f50:	ldp	x19, x20, [sp, #16]
  404f54:	ldp	x21, x22, [sp, #32]
  404f58:	ldp	x23, x24, [sp, #48]
  404f5c:	ldp	x25, x26, [sp, #64]
  404f60:	ldp	x27, x28, [sp, #80]
  404f64:	add	sp, sp, #0x2c0
  404f68:	ret
  404f6c:	stp	x29, x30, [sp, #-48]!
  404f70:	mov	x29, sp
  404f74:	stp	x19, x20, [sp, #16]
  404f78:	mov	x20, x0
  404f7c:	mov	x19, x1
  404f80:	str	x21, [sp, #32]
  404f84:	and	w21, w2, #0xff
  404f88:	bl	40aed4 <ferror@plt+0x8a54>
  404f8c:	tst	w0, #0xff
  404f90:	b.eq	404fbc <ferror@plt+0x2b3c>  // b.none
  404f94:	cmp	w21, #0x0
  404f98:	mov	x2, x19
  404f9c:	ldp	x19, x20, [sp, #16]
  404fa0:	cset	w4, ne  // ne = any
  404fa4:	ldr	x21, [sp, #32]
  404fa8:	mov	x3, #0x0                   	// #0
  404fac:	ldp	x29, x30, [sp], #48
  404fb0:	mov	w1, #0x6                   	// #6
  404fb4:	mov	w0, #0x2                   	// #2
  404fb8:	b	40b478 <ferror@plt+0x8ff8>
  404fbc:	cmp	w21, #0x0
  404fc0:	adrp	x0, 40e000 <ferror@plt+0xbb80>
  404fc4:	adrp	x3, 40e000 <ferror@plt+0xbb80>
  404fc8:	add	x0, x0, #0xf1c
  404fcc:	add	x3, x3, #0x439
  404fd0:	mov	x2, x19
  404fd4:	csel	x3, x3, x0, ne  // ne = any
  404fd8:	mov	x0, x20
  404fdc:	ldp	x19, x20, [sp, #16]
  404fe0:	adrp	x1, 40f000 <ferror@plt+0xcb80>
  404fe4:	ldr	x21, [sp, #32]
  404fe8:	add	x1, x1, #0x7e
  404fec:	ldp	x29, x30, [sp], #48
  404ff0:	b	402450 <fprintf@plt>
  404ff4:	and	w4, w0, #0xff
  404ff8:	adrp	x1, 40e000 <ferror@plt+0xbb80>
  404ffc:	cmp	w4, #0x4
  405000:	add	x1, x1, #0x895
  405004:	b.hi	405024 <ferror@plt+0x2ba4>  // b.pmore
  405008:	adrp	x0, 40f000 <ferror@plt+0xcb80>
  40500c:	add	x0, x0, #0x230
  405010:	adrp	x2, 40f000 <ferror@plt+0xcb80>
  405014:	add	x2, x2, #0x85
  405018:	ldr	x3, [x0, w4, sxtw #3]
  40501c:	mov	w0, #0x4                   	// #4
  405020:	b	40451c <ferror@plt+0x209c>
  405024:	mov	x2, x1
  405028:	adrp	x3, 40f000 <ferror@plt+0xcb80>
  40502c:	mov	w1, #0x6                   	// #6
  405030:	add	x3, x3, #0x8f
  405034:	mov	w0, #0x4                   	// #4
  405038:	b	40b168 <ferror@plt+0x8ce8>
  40503c:	sub	sp, sp, #0x310
  405040:	stp	x29, x30, [sp]
  405044:	mov	x29, sp
  405048:	ldr	w3, [x0]
  40504c:	stp	x19, x20, [sp, #16]
  405050:	subs	w3, w3, #0x20
  405054:	stp	x21, x22, [sp, #32]
  405058:	str	x23, [sp, #48]
  40505c:	b.pl	40507c <ferror@plt+0x2bfc>  // b.nfrst
  405060:	adrp	x0, 424000 <ferror@plt+0x21b80>
  405064:	ldr	x1, [x0, #880]
  405068:	adrp	x0, 40f000 <ferror@plt+0xcb80>
  40506c:	add	x0, x0, #0xa1
  405070:	bl	401eb0 <fputs@plt>
  405074:	mov	w0, #0xffffffff            	// #-1
  405078:	b	4057bc <ferror@plt+0x333c>
  40507c:	mov	x22, x0
  405080:	ldrb	w0, [x0, #16]
  405084:	cmp	w0, #0x0
  405088:	ccmp	w0, #0x7, #0x4, ne  // ne = any
  40508c:	b.ne	4057b8 <ferror@plt+0x3338>  // b.any
  405090:	adrp	x0, 424000 <ferror@plt+0x21b80>
  405094:	mov	x21, x1
  405098:	ldr	w0, [x0, #984]
  40509c:	cbz	w0, 4050ac <ferror@plt+0x2c2c>
  4050a0:	ldr	w1, [x22, #20]
  4050a4:	cmp	w0, w1
  4050a8:	b.ne	4057b8 <ferror@plt+0x3338>  // b.any
  4050ac:	add	x2, x22, #0x20
  4050b0:	mov	w4, #0xffff8000            	// #-32768
  4050b4:	mov	w1, #0x35                  	// #53
  4050b8:	add	x0, sp, #0x160
  4050bc:	bl	40e008 <ferror@plt+0xbb88>
  4050c0:	ldr	w0, [x22, #20]
  4050c4:	ldr	x1, [sp, #376]
  4050c8:	bl	408844 <ferror@plt+0x63c4>
  4050cc:	mov	x19, x0
  4050d0:	cbz	x0, 405074 <ferror@plt+0x2bf4>
  4050d4:	mov	x0, #0x0                   	// #0
  4050d8:	bl	40aef4 <ferror@plt+0x8a74>
  4050dc:	ldrh	w0, [x22, #4]
  4050e0:	cmp	w0, #0x11
  4050e4:	b.ne	405108 <ferror@plt+0x2c88>  // b.any
  4050e8:	adrp	x3, 40e000 <ferror@plt+0xbb80>
  4050ec:	adrp	x2, 40e000 <ferror@plt+0xbb80>
  4050f0:	add	x3, x3, #0x926
  4050f4:	add	x2, x2, #0x92f
  4050f8:	mov	w4, #0x1                   	// #1
  4050fc:	mov	w1, #0x6                   	// #6
  405100:	mov	w0, #0x4                   	// #4
  405104:	bl	40b478 <ferror@plt+0x8ff8>
  405108:	ldr	w4, [x22, #20]
  40510c:	mov	w1, #0x6                   	// #6
  405110:	mov	w0, #0x4                   	// #4
  405114:	adrp	x3, 40f000 <ferror@plt+0xcb80>
  405118:	adrp	x2, 40f000 <ferror@plt+0xcb80>
  40511c:	add	x3, x3, #0xb5
  405120:	add	x2, x2, #0xba
  405124:	bl	40afe8 <ferror@plt+0x8b68>
  405128:	mov	x1, x19
  40512c:	add	x2, sp, #0x160
  405130:	adrp	x0, 40f000 <ferror@plt+0xcb80>
  405134:	add	x0, x0, #0x3aa
  405138:	bl	4093a8 <ferror@plt+0x6f28>
  40513c:	ldr	w19, [x22, #24]
  405140:	mov	w23, w0
  405144:	bl	40aed4 <ferror@plt+0x8a54>
  405148:	adrp	x2, 40e000 <ferror@plt+0xbb80>
  40514c:	tst	w0, #0xff
  405150:	add	x2, x2, #0x8e5
  405154:	adrp	x1, 40f000 <ferror@plt+0xcb80>
  405158:	add	x1, x1, #0x9b
  40515c:	mov	w0, #0x4                   	// #4
  405160:	csel	x1, x2, x1, ne  // ne = any
  405164:	bl	40af44 <ferror@plt+0x8ac4>
  405168:	mov	w0, #0x41                  	// #65
  40516c:	and	w0, w19, w0
  405170:	cmp	w0, #0x1
  405174:	b.ne	405194 <ferror@plt+0x2d14>  // b.any
  405178:	adrp	x3, 40f000 <ferror@plt+0xcb80>
  40517c:	adrp	x2, 40f000 <ferror@plt+0xcb80>
  405180:	add	x3, x3, #0xc2
  405184:	add	x2, x2, #0x9d
  405188:	mov	x1, #0x0                   	// #0
  40518c:	mov	w0, #0x4                   	// #4
  405190:	bl	40451c <ferror@plt+0x209c>
  405194:	adrp	x20, 40f000 <ferror@plt+0xcb80>
  405198:	add	x20, x20, #0x87d
  40519c:	tbnz	w19, #3, 4057d4 <ferror@plt+0x3354>
  4051a0:	and	w19, w19, #0xffffffbf
  4051a4:	tbz	w19, #1, 4051cc <ferror@plt+0x2d4c>
  4051a8:	ands	w19, w19, #0xfffffffd
  4051ac:	adrp	x2, 40f000 <ferror@plt+0xcb80>
  4051b0:	add	x2, x2, #0x9d
  4051b4:	adrp	x3, 40f000 <ferror@plt+0xcb80>
  4051b8:	csel	x2, x2, x20, ne  // ne = any
  4051bc:	add	x3, x3, #0xd6
  4051c0:	mov	x1, #0x0                   	// #0
  4051c4:	mov	w0, #0x4                   	// #4
  4051c8:	bl	40451c <ferror@plt+0x209c>
  4051cc:	tbz	w19, #4, 4051f4 <ferror@plt+0x2d74>
  4051d0:	ands	w19, w19, #0xffffffef
  4051d4:	adrp	x2, 40f000 <ferror@plt+0xcb80>
  4051d8:	add	x2, x2, #0x9d
  4051dc:	adrp	x3, 40f000 <ferror@plt+0xcb80>
  4051e0:	csel	x2, x2, x20, ne  // ne = any
  4051e4:	add	x3, x3, #0xe0
  4051e8:	mov	x1, #0x0                   	// #0
  4051ec:	mov	w0, #0x4                   	// #4
  4051f0:	bl	40451c <ferror@plt+0x209c>
  4051f4:	tbz	w19, #12, 40521c <ferror@plt+0x2d9c>
  4051f8:	ands	w19, w19, #0xffffefff
  4051fc:	adrp	x2, 40f000 <ferror@plt+0xcb80>
  405200:	add	x2, x2, #0x9d
  405204:	adrp	x3, 40f000 <ferror@plt+0xcb80>
  405208:	csel	x2, x2, x20, ne  // ne = any
  40520c:	add	x3, x3, #0xec
  405210:	mov	x1, #0x0                   	// #0
  405214:	mov	w0, #0x4                   	// #4
  405218:	bl	40451c <ferror@plt+0x209c>
  40521c:	tbz	w19, #7, 405244 <ferror@plt+0x2dc4>
  405220:	ands	w19, w19, #0xffffff7f
  405224:	adrp	x2, 40f000 <ferror@plt+0xcb80>
  405228:	add	x2, x2, #0x9d
  40522c:	adrp	x3, 40f000 <ferror@plt+0xcb80>
  405230:	csel	x2, x2, x20, ne  // ne = any
  405234:	add	x3, x3, #0xf6
  405238:	mov	x1, #0x0                   	// #0
  40523c:	mov	w0, #0x4                   	// #4
  405240:	bl	40451c <ferror@plt+0x209c>
  405244:	tbz	w19, #9, 40526c <ferror@plt+0x2dec>
  405248:	ands	w19, w19, #0xfffffdff
  40524c:	adrp	x2, 40f000 <ferror@plt+0xcb80>
  405250:	add	x2, x2, #0x9d
  405254:	adrp	x3, 40f000 <ferror@plt+0xcb80>
  405258:	csel	x2, x2, x20, ne  // ne = any
  40525c:	add	x3, x3, #0xfc
  405260:	mov	x1, #0x0                   	// #0
  405264:	mov	w0, #0x4                   	// #4
  405268:	bl	40451c <ferror@plt+0x209c>
  40526c:	tbz	w19, #8, 405294 <ferror@plt+0x2e14>
  405270:	ands	w19, w19, #0xfffffeff
  405274:	adrp	x2, 40f000 <ferror@plt+0xcb80>
  405278:	add	x2, x2, #0x9d
  40527c:	adrp	x3, 40f000 <ferror@plt+0xcb80>
  405280:	csel	x2, x2, x20, ne  // ne = any
  405284:	add	x3, x3, #0x105
  405288:	mov	x1, #0x0                   	// #0
  40528c:	mov	w0, #0x4                   	// #4
  405290:	bl	40451c <ferror@plt+0x209c>
  405294:	tbz	w19, #10, 4052bc <ferror@plt+0x2e3c>
  405298:	ands	w19, w19, #0xfffffbff
  40529c:	adrp	x2, 40f000 <ferror@plt+0xcb80>
  4052a0:	add	x2, x2, #0x9d
  4052a4:	adrp	x3, 40f000 <ferror@plt+0xcb80>
  4052a8:	csel	x2, x2, x20, ne  // ne = any
  4052ac:	add	x3, x3, #0x10d
  4052b0:	mov	x1, #0x0                   	// #0
  4052b4:	mov	w0, #0x4                   	// #4
  4052b8:	bl	40451c <ferror@plt+0x209c>
  4052bc:	tbz	w19, #11, 4052e4 <ferror@plt+0x2e64>
  4052c0:	ands	w19, w19, #0xfffff7ff
  4052c4:	adrp	x2, 40f000 <ferror@plt+0xcb80>
  4052c8:	add	x2, x2, #0x9d
  4052cc:	adrp	x3, 40f000 <ferror@plt+0xcb80>
  4052d0:	csel	x2, x2, x20, ne  // ne = any
  4052d4:	add	x3, x3, #0x114
  4052d8:	mov	x1, #0x0                   	// #0
  4052dc:	mov	w0, #0x4                   	// #4
  4052e0:	bl	40451c <ferror@plt+0x209c>
  4052e4:	tbz	w19, #2, 40530c <ferror@plt+0x2e8c>
  4052e8:	ands	w19, w19, #0xfffffffb
  4052ec:	adrp	x2, 40f000 <ferror@plt+0xcb80>
  4052f0:	add	x2, x2, #0x9d
  4052f4:	adrp	x3, 40f000 <ferror@plt+0xcb80>
  4052f8:	csel	x2, x2, x20, ne  // ne = any
  4052fc:	add	x3, x3, #0x11a
  405300:	mov	x1, #0x0                   	// #0
  405304:	mov	w0, #0x4                   	// #4
  405308:	bl	40451c <ferror@plt+0x209c>
  40530c:	tbz	w19, #15, 405334 <ferror@plt+0x2eb4>
  405310:	ands	w19, w19, #0xffff7fff
  405314:	adrp	x2, 40f000 <ferror@plt+0xcb80>
  405318:	add	x2, x2, #0x9d
  40531c:	adrp	x3, 40f000 <ferror@plt+0xcb80>
  405320:	csel	x2, x2, x20, ne  // ne = any
  405324:	add	x3, x3, #0x120
  405328:	mov	x1, #0x0                   	// #0
  40532c:	mov	w0, #0x4                   	// #4
  405330:	bl	40451c <ferror@plt+0x209c>
  405334:	tbz	w19, #14, 40535c <ferror@plt+0x2edc>
  405338:	ands	w19, w19, #0xffffbfff
  40533c:	adrp	x2, 40f000 <ferror@plt+0xcb80>
  405340:	add	x2, x2, #0x9d
  405344:	adrp	x3, 40f000 <ferror@plt+0xcb80>
  405348:	csel	x2, x2, x20, ne  // ne = any
  40534c:	add	x3, x3, #0x128
  405350:	mov	x1, #0x0                   	// #0
  405354:	mov	w0, #0x4                   	// #4
  405358:	bl	40451c <ferror@plt+0x209c>
  40535c:	tbz	w19, #13, 405384 <ferror@plt+0x2f04>
  405360:	ands	w19, w19, #0xffffdfff
  405364:	adrp	x2, 40f000 <ferror@plt+0xcb80>
  405368:	add	x2, x2, #0x9d
  40536c:	adrp	x3, 40f000 <ferror@plt+0xcb80>
  405370:	csel	x2, x2, x20, ne  // ne = any
  405374:	add	x3, x3, #0x132
  405378:	mov	x1, #0x0                   	// #0
  40537c:	mov	w0, #0x4                   	// #4
  405380:	bl	40451c <ferror@plt+0x209c>
  405384:	tbz	w19, #5, 4053ac <ferror@plt+0x2f2c>
  405388:	ands	w19, w19, #0xffffffdf
  40538c:	adrp	x2, 40f000 <ferror@plt+0xcb80>
  405390:	add	x2, x2, #0x9d
  405394:	adrp	x3, 40f000 <ferror@plt+0xcb80>
  405398:	csel	x2, x2, x20, ne  // ne = any
  40539c:	add	x3, x3, #0x13a
  4053a0:	mov	x1, #0x0                   	// #0
  4053a4:	mov	w0, #0x4                   	// #4
  4053a8:	bl	40451c <ferror@plt+0x209c>
  4053ac:	tbz	w19, #0, 4053d4 <ferror@plt+0x2f54>
  4053b0:	ands	w19, w19, #0xfffffffe
  4053b4:	adrp	x2, 40f000 <ferror@plt+0xcb80>
  4053b8:	add	x2, x2, #0x9d
  4053bc:	adrp	x3, 40f000 <ferror@plt+0xcb80>
  4053c0:	csel	x2, x2, x20, ne  // ne = any
  4053c4:	add	x3, x3, #0x14b
  4053c8:	mov	x1, #0x0                   	// #0
  4053cc:	mov	w0, #0x4                   	// #4
  4053d0:	bl	40451c <ferror@plt+0x209c>
  4053d4:	tbz	w19, #16, 4053fc <ferror@plt+0x2f7c>
  4053d8:	ands	w19, w19, #0xfffeffff
  4053dc:	adrp	x2, 40f000 <ferror@plt+0xcb80>
  4053e0:	add	x2, x2, #0x9d
  4053e4:	adrp	x3, 40f000 <ferror@plt+0xcb80>
  4053e8:	csel	x2, x2, x20, ne  // ne = any
  4053ec:	add	x3, x3, #0x145
  4053f0:	mov	x1, #0x0                   	// #0
  4053f4:	mov	w0, #0x4                   	// #4
  4053f8:	bl	40451c <ferror@plt+0x209c>
  4053fc:	tbz	w19, #17, 405424 <ferror@plt+0x2fa4>
  405400:	ands	w19, w19, #0xfffdffff
  405404:	adrp	x2, 40f000 <ferror@plt+0xcb80>
  405408:	add	x2, x2, #0x9d
  40540c:	adrp	x3, 40f000 <ferror@plt+0xcb80>
  405410:	csel	x2, x2, x20, ne  // ne = any
  405414:	add	x3, x3, #0x14e
  405418:	mov	x1, #0x0                   	// #0
  40541c:	mov	w0, #0x4                   	// #4
  405420:	bl	40451c <ferror@plt+0x209c>
  405424:	tbz	w19, #18, 40544c <ferror@plt+0x2fcc>
  405428:	ands	w19, w19, #0xfffbffff
  40542c:	adrp	x2, 40f000 <ferror@plt+0xcb80>
  405430:	add	x2, x2, #0x9d
  405434:	adrp	x3, 40f000 <ferror@plt+0xcb80>
  405438:	csel	x2, x2, x20, ne  // ne = any
  40543c:	add	x3, x3, #0x156
  405440:	mov	x1, #0x0                   	// #0
  405444:	mov	w0, #0x4                   	// #4
  405448:	bl	40451c <ferror@plt+0x209c>
  40544c:	cbz	w19, 40546c <ferror@plt+0x2fec>
  405450:	adrp	x3, 40f000 <ferror@plt+0xcb80>
  405454:	mov	w4, w19
  405458:	add	x3, x3, #0x15b
  40545c:	mov	x2, #0x0                   	// #0
  405460:	mov	w1, #0x6                   	// #6
  405464:	mov	w0, #0x4                   	// #4
  405468:	bl	40b57c <ferror@plt+0x90fc>
  40546c:	cbz	w23, 40548c <ferror@plt+0x300c>
  405470:	adrp	x3, 40f000 <ferror@plt+0xcb80>
  405474:	adrp	x2, 40f000 <ferror@plt+0xcb80>
  405478:	add	x3, x3, #0x15e
  40547c:	add	x2, x2, #0x165
  405480:	mov	x1, #0x0                   	// #0
  405484:	mov	w0, #0x4                   	// #4
  405488:	bl	40451c <ferror@plt+0x209c>
  40548c:	mov	w0, #0x4                   	// #4
  405490:	adrp	x1, 40f000 <ferror@plt+0xcb80>
  405494:	add	x1, x1, #0x169
  405498:	bl	40afac <ferror@plt+0x8b2c>
  40549c:	ldr	x0, [sp, #384]
  4054a0:	cbz	x0, 4054c4 <ferror@plt+0x3044>
  4054a4:	ldr	w4, [x0, #4]
  4054a8:	adrp	x3, 40f000 <ferror@plt+0xcb80>
  4054ac:	adrp	x2, 40f000 <ferror@plt+0xcb80>
  4054b0:	add	x3, x3, #0x16c
  4054b4:	add	x2, x2, #0x174
  4054b8:	mov	w1, #0x6                   	// #6
  4054bc:	mov	w0, #0x4                   	// #4
  4054c0:	bl	40afe8 <ferror@plt+0x8b68>
  4054c4:	ldr	x0, [sp, #432]
  4054c8:	cbz	x0, 4054f0 <ferror@plt+0x3070>
  4054cc:	ldr	w0, [x0, #4]
  4054d0:	bl	40a514 <ferror@plt+0x8094>
  4054d4:	mov	x3, x0
  4054d8:	adrp	x2, 40e000 <ferror@plt+0xbb80>
  4054dc:	adrp	x1, 40e000 <ferror@plt+0xbb80>
  4054e0:	add	x2, x2, #0x9d8
  4054e4:	add	x1, x1, #0x7c3
  4054e8:	mov	w0, #0x4                   	// #4
  4054ec:	bl	40451c <ferror@plt+0x209c>
  4054f0:	ldr	x2, [sp, #448]
  4054f4:	cbz	x2, 405720 <ferror@plt+0x32a0>
  4054f8:	ldrsh	w0, [x2, #2]
  4054fc:	tbz	w0, #31, 405800 <ferror@plt+0x3380>
  405500:	ldrh	w3, [x2], #4
  405504:	add	x0, sp, #0x48
  405508:	mov	w1, #0x22                  	// #34
  40550c:	sub	w3, w3, #0x4
  405510:	bl	40e0d8 <ferror@plt+0xbc58>
  405514:	ldr	x0, [sp, #80]
  405518:	cbz	x0, 405524 <ferror@plt+0x30a4>
  40551c:	ldrb	w0, [x0, #4]
  405520:	bl	404ff4 <ferror@plt+0x2b74>
  405524:	ldr	x0, [sp, #88]
  405528:	cbz	x0, 40554c <ferror@plt+0x30cc>
  40552c:	ldrh	w4, [x0, #4]
  405530:	adrp	x3, 40f000 <ferror@plt+0xcb80>
  405534:	adrp	x2, 40e000 <ferror@plt+0xbb80>
  405538:	add	x3, x3, #0x178
  40553c:	add	x2, x2, #0xfab
  405540:	mov	w1, #0x6                   	// #6
  405544:	mov	w0, #0x4                   	// #4
  405548:	bl	40b168 <ferror@plt+0x8ce8>
  40554c:	ldr	x0, [sp, #96]
  405550:	cbz	x0, 405574 <ferror@plt+0x30f4>
  405554:	ldr	w4, [x0, #4]
  405558:	adrp	x3, 40f000 <ferror@plt+0xcb80>
  40555c:	adrp	x2, 40e000 <ferror@plt+0xbb80>
  405560:	add	x3, x3, #0x185
  405564:	add	x2, x2, #0xfa6
  405568:	mov	w1, #0x6                   	// #6
  40556c:	mov	w0, #0x4                   	// #4
  405570:	bl	40b168 <ferror@plt+0x8ce8>
  405574:	adrp	x0, 428000 <stdin@@GLIBC_2.17+0x3c80>
  405578:	ldr	w0, [x0, #3680]
  40557c:	cbz	w0, 405720 <ferror@plt+0x32a0>
  405580:	bl	40aed4 <ferror@plt+0x8a54>
  405584:	tst	w0, #0xff
  405588:	b.ne	4055a4 <ferror@plt+0x3124>  // b.any
  40558c:	adrp	x0, 424000 <ferror@plt+0x21b80>
  405590:	adrp	x1, 40f000 <ferror@plt+0xcb80>
  405594:	add	x1, x1, #0x18e
  405598:	ldr	x2, [x0, #864]
  40559c:	mov	x0, x21
  4055a0:	bl	402450 <fprintf@plt>
  4055a4:	ldr	x0, [sp, #104]
  4055a8:	cbz	x0, 4055c0 <ferror@plt+0x3140>
  4055ac:	ldrb	w2, [x0, #4]
  4055b0:	adrp	x1, 40e000 <ferror@plt+0xbb80>
  4055b4:	mov	x0, x21
  4055b8:	add	x1, x1, #0xf55
  4055bc:	bl	404f6c <ferror@plt+0x2aec>
  4055c0:	ldr	x0, [sp, #112]
  4055c4:	cbz	x0, 4055dc <ferror@plt+0x315c>
  4055c8:	ldrb	w2, [x0, #4]
  4055cc:	adrp	x1, 40e000 <ferror@plt+0xbb80>
  4055d0:	mov	x0, x21
  4055d4:	add	x1, x1, #0xf4f
  4055d8:	bl	404f6c <ferror@plt+0x2aec>
  4055dc:	ldr	x0, [sp, #120]
  4055e0:	cbz	x0, 4055f8 <ferror@plt+0x3178>
  4055e4:	ldrb	w2, [x0, #4]
  4055e8:	adrp	x1, 40e000 <ferror@plt+0xbb80>
  4055ec:	mov	x0, x21
  4055f0:	add	x1, x1, #0xf67
  4055f4:	bl	404f6c <ferror@plt+0x2aec>
  4055f8:	ldr	x0, [sp, #128]
  4055fc:	cbz	x0, 405614 <ferror@plt+0x3194>
  405600:	ldrb	w2, [x0, #4]
  405604:	adrp	x1, 40e000 <ferror@plt+0xbb80>
  405608:	mov	x0, x21
  40560c:	add	x1, x1, #0xf5d
  405610:	bl	404f6c <ferror@plt+0x2aec>
  405614:	ldr	x0, [sp, #136]
  405618:	cbz	x0, 405630 <ferror@plt+0x31b0>
  40561c:	ldrb	w2, [x0, #4]
  405620:	adrp	x1, 40e000 <ferror@plt+0xbb80>
  405624:	mov	x0, x21
  405628:	add	x1, x1, #0xf72
  40562c:	bl	404f6c <ferror@plt+0x2aec>
  405630:	ldr	x0, [sp, #160]
  405634:	cbz	x0, 40564c <ferror@plt+0x31cc>
  405638:	ldrb	w2, [x0, #4]
  40563c:	adrp	x1, 40e000 <ferror@plt+0xbb80>
  405640:	mov	x0, x21
  405644:	add	x1, x1, #0xf7b
  405648:	bl	404f6c <ferror@plt+0x2aec>
  40564c:	ldr	x0, [sp, #144]
  405650:	cbz	x0, 405668 <ferror@plt+0x31e8>
  405654:	ldrb	w2, [x0, #4]
  405658:	adrp	x1, 40e000 <ferror@plt+0xbb80>
  40565c:	mov	x0, x21
  405660:	add	x1, x1, #0xf8f
  405664:	bl	404f6c <ferror@plt+0x2aec>
  405668:	ldr	x0, [sp, #288]
  40566c:	cbz	x0, 405684 <ferror@plt+0x3204>
  405670:	ldrb	w2, [x0, #4]
  405674:	adrp	x1, 40e000 <ferror@plt+0xbb80>
  405678:	mov	x0, x21
  40567c:	add	x1, x1, #0xf89
  405680:	bl	404f6c <ferror@plt+0x2aec>
  405684:	ldr	x0, [sp, #296]
  405688:	cbz	x0, 4056a0 <ferror@plt+0x3220>
  40568c:	ldrb	w2, [x0, #4]
  405690:	adrp	x1, 40e000 <ferror@plt+0xbb80>
  405694:	mov	x0, x21
  405698:	add	x1, x1, #0xf95
  40569c:	bl	404f6c <ferror@plt+0x2aec>
  4056a0:	ldr	x0, [sp, #328]
  4056a4:	cbz	x0, 4056bc <ferror@plt+0x323c>
  4056a8:	ldrb	w2, [x0, #4]
  4056ac:	adrp	x1, 40e000 <ferror@plt+0xbb80>
  4056b0:	mov	x0, x21
  4056b4:	add	x1, x1, #0xfec
  4056b8:	bl	404f6c <ferror@plt+0x2aec>
  4056bc:	ldr	x0, [sp, #304]
  4056c0:	cbz	x0, 4056d8 <ferror@plt+0x3258>
  4056c4:	ldrb	w2, [x0, #4]
  4056c8:	adrp	x1, 40e000 <ferror@plt+0xbb80>
  4056cc:	mov	x0, x21
  4056d0:	add	x1, x1, #0xffb
  4056d4:	bl	404f6c <ferror@plt+0x2aec>
  4056d8:	ldr	x0, [sp, #344]
  4056dc:	cbz	x0, 405704 <ferror@plt+0x3284>
  4056e0:	ldr	w0, [x0, #4]
  4056e4:	bl	40a514 <ferror@plt+0x8094>
  4056e8:	mov	x3, x0
  4056ec:	adrp	x2, 40f000 <ferror@plt+0xcb80>
  4056f0:	adrp	x1, 40f000 <ferror@plt+0xcb80>
  4056f4:	add	x2, x2, #0x195
  4056f8:	add	x1, x1, #0x33
  4056fc:	mov	w0, #0x4                   	// #4
  405700:	bl	40451c <ferror@plt+0x209c>
  405704:	ldr	x0, [sp, #336]
  405708:	cbz	x0, 405720 <ferror@plt+0x32a0>
  40570c:	ldrb	w2, [x0, #4]
  405710:	adrp	x1, 40f000 <ferror@plt+0xcb80>
  405714:	mov	x0, x21
  405718:	add	x1, x1, #0x7
  40571c:	bl	404f6c <ferror@plt+0x2aec>
  405720:	ldr	x2, [sp, #560]
  405724:	cbz	x2, 405794 <ferror@plt+0x3314>
  405728:	ldrh	w3, [x2], #4
  40572c:	add	x0, sp, #0x48
  405730:	ldr	w19, [x22, #20]
  405734:	mov	w1, #0x3                   	// #3
  405738:	sub	w3, w3, #0x4
  40573c:	bl	40e0d8 <ferror@plt+0xbc58>
  405740:	ldr	x0, [sp, #80]
  405744:	cbz	x0, 405778 <ferror@plt+0x32f8>
  405748:	ldrh	w4, [x0, #4]
  40574c:	adrp	x1, 40e000 <ferror@plt+0xbb80>
  405750:	add	x1, x1, #0xfb4
  405754:	cmp	w4, #0x1
  405758:	b.ls	40580c <ferror@plt+0x338c>  // b.plast
  40575c:	mov	x2, x1
  405760:	adrp	x3, 40f000 <ferror@plt+0xcb80>
  405764:	and	x4, x4, #0xffff
  405768:	add	x3, x3, #0x1a5
  40576c:	mov	w1, #0x6                   	// #6
  405770:	mov	w0, #0x4                   	// #4
  405774:	bl	40b4f0 <ferror@plt+0x9070>
  405778:	adrp	x0, 428000 <stdin@@GLIBC_2.17+0x3c80>
  40577c:	ldr	w0, [x0, #3680]
  405780:	cbz	w0, 405794 <ferror@plt+0x3314>
  405784:	ldr	x0, [sp, #88]
  405788:	cbz	x0, 405794 <ferror@plt+0x3314>
  40578c:	mov	w1, w19
  405790:	bl	4072f0 <ferror@plt+0x4e70>
  405794:	mov	x2, x20
  405798:	adrp	x3, 40f000 <ferror@plt+0xcb80>
  40579c:	add	x3, x3, #0xfdc
  4057a0:	mov	w0, #0x1                   	// #1
  4057a4:	mov	x1, #0x0                   	// #0
  4057a8:	bl	40451c <ferror@plt+0x209c>
  4057ac:	bl	40af30 <ferror@plt+0x8ab0>
  4057b0:	mov	x0, x21
  4057b4:	bl	4022d0 <fflush@plt>
  4057b8:	mov	w0, #0x0                   	// #0
  4057bc:	ldp	x29, x30, [sp]
  4057c0:	ldp	x19, x20, [sp, #16]
  4057c4:	ldp	x21, x22, [sp, #32]
  4057c8:	ldr	x23, [sp, #48]
  4057cc:	add	sp, sp, #0x310
  4057d0:	ret
  4057d4:	mov	w4, #0xffffffb7            	// #-73
  4057d8:	ands	w19, w19, w4
  4057dc:	adrp	x2, 40f000 <ferror@plt+0xcb80>
  4057e0:	add	x2, x2, #0x9d
  4057e4:	csel	x2, x2, x20, ne  // ne = any
  4057e8:	adrp	x3, 40f000 <ferror@plt+0xcb80>
  4057ec:	mov	x1, #0x0                   	// #0
  4057f0:	add	x3, x3, #0xcd
  4057f4:	mov	w0, #0x4                   	// #4
  4057f8:	bl	40451c <ferror@plt+0x209c>
  4057fc:	b	4051a4 <ferror@plt+0x2d24>
  405800:	ldrb	w0, [x2, #4]
  405804:	bl	404ff4 <ferror@plt+0x2b74>
  405808:	b	405720 <ferror@plt+0x32a0>
  40580c:	adrp	x0, 40f000 <ferror@plt+0xcb80>
  405810:	add	x0, x0, #0x230
  405814:	add	x4, x0, w4, sxtw #3
  405818:	adrp	x2, 40f000 <ferror@plt+0xcb80>
  40581c:	mov	w0, #0x4                   	// #4
  405820:	add	x2, x2, #0x1b3
  405824:	ldr	x3, [x4, #40]
  405828:	bl	40451c <ferror@plt+0x209c>
  40582c:	b	405778 <ferror@plt+0x32f8>
  405830:	stp	x29, x30, [sp, #-32]!
  405834:	mov	x29, sp
  405838:	stp	x19, x20, [sp, #16]
  40583c:	mov	w20, w0
  405840:	mov	x19, x1
  405844:	adrp	x0, 424000 <ferror@plt+0x21b80>
  405848:	add	x0, x0, #0x328
  40584c:	bl	40a6f0 <ferror@plt+0x8270>
  405850:	cmp	w20, #0x0
  405854:	b.le	405914 <ferror@plt+0x3494>
  405858:	ldr	x0, [x19]
  40585c:	adrp	x1, 40f000 <ferror@plt+0xcb80>
  405860:	add	x1, x1, #0x1be
  405864:	bl	4088a4 <ferror@plt+0x6424>
  405868:	tst	w0, #0xff
  40586c:	b.ne	405884 <ferror@plt+0x3404>  // b.any
  405870:	add	x1, x19, #0x8
  405874:	sub	w0, w20, #0x1
  405878:	ldp	x19, x20, [sp, #16]
  40587c:	ldp	x29, x30, [sp], #32
  405880:	b	404734 <ferror@plt+0x22b4>
  405884:	ldr	x0, [x19]
  405888:	adrp	x1, 40f000 <ferror@plt+0xcb80>
  40588c:	add	x1, x1, #0x1c2
  405890:	bl	4088a4 <ferror@plt+0x6424>
  405894:	tst	w0, #0xff
  405898:	b.eq	405870 <ferror@plt+0x33f0>  // b.none
  40589c:	ldr	x0, [x19]
  4058a0:	adrp	x1, 40f000 <ferror@plt+0xcb80>
  4058a4:	add	x1, x1, #0x63e
  4058a8:	bl	4088a4 <ferror@plt+0x6424>
  4058ac:	tst	w0, #0xff
  4058b0:	b.ne	4058c8 <ferror@plt+0x3448>  // b.any
  4058b4:	add	x1, x19, #0x8
  4058b8:	sub	w0, w20, #0x1
  4058bc:	ldp	x19, x20, [sp, #16]
  4058c0:	ldp	x29, x30, [sp], #32
  4058c4:	b	404554 <ferror@plt+0x20d4>
  4058c8:	ldr	x0, [x19]
  4058cc:	adrp	x1, 40e000 <ferror@plt+0xbb80>
  4058d0:	add	x1, x1, #0xa68
  4058d4:	bl	4088a4 <ferror@plt+0x6424>
  4058d8:	tst	w0, #0xff
  4058dc:	b.eq	4058b4 <ferror@plt+0x3434>  // b.none
  4058e0:	ldr	x0, [x19]
  4058e4:	adrp	x1, 40e000 <ferror@plt+0xbb80>
  4058e8:	add	x1, x1, #0xa6c
  4058ec:	bl	4088a4 <ferror@plt+0x6424>
  4058f0:	tst	w0, #0xff
  4058f4:	b.eq	4058b4 <ferror@plt+0x3434>  // b.none
  4058f8:	ldr	x0, [x19]
  4058fc:	adrp	x1, 40e000 <ferror@plt+0xbb80>
  405900:	add	x1, x1, #0x42e
  405904:	bl	4088a4 <ferror@plt+0x6424>
  405908:	tst	w0, #0xff
  40590c:	b.ne	405920 <ferror@plt+0x34a0>  // b.any
  405910:	bl	404530 <ferror@plt+0x20b0>
  405914:	mov	x1, #0x0                   	// #0
  405918:	mov	w0, #0x0                   	// #0
  40591c:	b	4058bc <ferror@plt+0x343c>
  405920:	adrp	x0, 424000 <ferror@plt+0x21b80>
  405924:	adrp	x1, 40f000 <ferror@plt+0xcb80>
  405928:	ldr	x2, [x19]
  40592c:	add	x1, x1, #0x1c9
  405930:	ldr	x0, [x0, #880]
  405934:	bl	402450 <fprintf@plt>
  405938:	mov	w0, #0xffffffff            	// #-1
  40593c:	bl	401ec0 <exit@plt>
  405940:	mov	x4, x0
  405944:	stp	x29, x30, [sp, #-16]!
  405948:	mov	x0, x1
  40594c:	mov	x29, sp
  405950:	ldrh	w3, [x4, #4]
  405954:	ldr	w2, [x4]
  405958:	sub	w1, w3, #0x54
  40595c:	and	w1, w1, #0xffff
  405960:	cmp	w1, #0x2
  405964:	b.ls	405988 <ferror@plt+0x3508>  // b.plast
  405968:	adrp	x0, 424000 <ferror@plt+0x21b80>
  40596c:	ldrh	w4, [x4, #6]
  405970:	adrp	x1, 40f000 <ferror@plt+0xcb80>
  405974:	add	x1, x1, #0x268
  405978:	ldr	x0, [x0, #880]
  40597c:	bl	402450 <fprintf@plt>
  405980:	mov	w0, #0x0                   	// #0
  405984:	b	4059a8 <ferror@plt+0x3528>
  405988:	subs	w2, w2, #0x18
  40598c:	b.pl	4059b0 <ferror@plt+0x3530>  // b.nfrst
  405990:	adrp	x0, 424000 <ferror@plt+0x21b80>
  405994:	adrp	x1, 40e000 <ferror@plt+0xbb80>
  405998:	add	x1, x1, #0x90d
  40599c:	ldr	x0, [x0, #880]
  4059a0:	bl	402450 <fprintf@plt>
  4059a4:	mov	w0, #0xffffffff            	// #-1
  4059a8:	ldp	x29, x30, [sp], #16
  4059ac:	ret
  4059b0:	adrp	x1, 424000 <ferror@plt+0x21b80>
  4059b4:	ldr	w1, [x1, #988]
  4059b8:	cbz	w1, 4059c8 <ferror@plt+0x3548>
  4059bc:	ldr	w3, [x4, #20]
  4059c0:	cmp	w1, w3
  4059c4:	b.ne	405980 <ferror@plt+0x3500>  // b.any
  4059c8:	mov	w3, w2
  4059cc:	mov	w1, #0x2                   	// #2
  4059d0:	add	x2, x4, #0x18
  4059d4:	bl	40e0d8 <ferror@plt+0xbc58>
  4059d8:	mov	w0, #0x1                   	// #1
  4059dc:	b	4059a8 <ferror@plt+0x3528>
  4059e0:	mov	w4, #0x2710                	// #10000
  4059e4:	stp	x29, x30, [sp, #-32]!
  4059e8:	mov	x1, #0x20                  	// #32
  4059ec:	umull	x0, w0, w4
  4059f0:	mov	x4, #0x4240                	// #16960
  4059f4:	movk	x4, #0xf, lsl #16
  4059f8:	mov	x29, sp
  4059fc:	adrp	x2, 40f000 <ferror@plt+0xcb80>
  405a00:	str	x19, [sp, #16]
  405a04:	adrp	x19, 424000 <ferror@plt+0x21b80>
  405a08:	udiv	x3, x0, x4
  405a0c:	add	x19, x19, #0x3dc
  405a10:	add	x19, x19, #0x4
  405a14:	add	x2, x2, #0x2a2
  405a18:	msub	x4, x3, x4, x0
  405a1c:	mov	x0, #0x2710                	// #10000
  405a20:	udiv	x4, x4, x0
  405a24:	mov	x0, x19
  405a28:	bl	401fd0 <snprintf@plt>
  405a2c:	mov	x0, x19
  405a30:	ldr	x19, [sp, #16]
  405a34:	ldp	x29, x30, [sp], #32
  405a38:	ret
  405a3c:	stp	x29, x30, [sp, #-16]!
  405a40:	adrp	x0, 424000 <ferror@plt+0x21b80>
  405a44:	mov	x29, sp
  405a48:	ldr	x1, [x0, #880]
  405a4c:	adrp	x0, 40f000 <ferror@plt+0xcb80>
  405a50:	add	x0, x0, #0x2ad
  405a54:	bl	401eb0 <fputs@plt>
  405a58:	mov	w0, #0xffffffff            	// #-1
  405a5c:	bl	401ec0 <exit@plt>
  405a60:	sub	sp, sp, #0x4b0
  405a64:	stp	x29, x30, [sp]
  405a68:	mov	x29, sp
  405a6c:	stp	x19, x20, [sp, #16]
  405a70:	mov	w19, w2
  405a74:	mov	x20, x3
  405a78:	mov	x2, #0x418                 	// #1048
  405a7c:	stp	x21, x22, [sp, #32]
  405a80:	mov	w21, w1
  405a84:	mov	w1, #0x0                   	// #0
  405a88:	stp	x23, x24, [sp, #48]
  405a8c:	orr	w21, w21, #0x1
  405a90:	stp	x25, x26, [sp, #64]
  405a94:	mov	w26, w0
  405a98:	add	x0, sp, #0x98
  405a9c:	stp	x27, x28, [sp, #80]
  405aa0:	bl	4020a0 <memset@plt>
  405aa4:	mov	w0, #0x18                  	// #24
  405aa8:	str	w0, [sp, #152]
  405aac:	mov	w0, #0x7                   	// #7
  405ab0:	strb	w0, [sp, #168]
  405ab4:	adrp	x0, 40e000 <ferror@plt+0xbb80>
  405ab8:	add	x0, x0, #0x77a
  405abc:	adrp	x28, 40f000 <ferror@plt+0xcb80>
  405ac0:	mov	w23, #0x0                   	// #0
  405ac4:	mov	x22, #0x0                   	// #0
  405ac8:	mov	x24, #0x0                   	// #0
  405acc:	mov	x25, #0x0                   	// #0
  405ad0:	str	x0, [sp, #96]
  405ad4:	add	x0, x28, #0x338
  405ad8:	str	x0, [sp, #104]
  405adc:	stp	xzr, xzr, [sp, #120]
  405ae0:	str	xzr, [sp, #136]
  405ae4:	str	wzr, [sp, #144]
  405ae8:	strh	w26, [sp, #156]
  405aec:	strh	w21, [sp, #158]
  405af0:	cbnz	w19, 405b20 <ferror@plt+0x36a0>
  405af4:	cmp	x25, #0x0
  405af8:	ccmp	x22, #0x0, #0x4, ne  // ne = any
  405afc:	b.eq	405b04 <ferror@plt+0x3684>  // b.none
  405b00:	cbnz	x24, 405c28 <ferror@plt+0x37a8>
  405b04:	adrp	x0, 424000 <ferror@plt+0x21b80>
  405b08:	ldr	x1, [x0, #880]
  405b0c:	adrp	x0, 40f000 <ferror@plt+0xcb80>
  405b10:	add	x0, x0, #0x33c
  405b14:	bl	401eb0 <fputs@plt>
  405b18:	mov	w0, #0xffffffff            	// #-1
  405b1c:	b	405c40 <ferror@plt+0x37c0>
  405b20:	mov	x21, x20
  405b24:	sub	w27, w19, #0x1
  405b28:	ldr	x1, [sp, #96]
  405b2c:	ldr	x28, [x21], #8
  405b30:	mov	x0, x28
  405b34:	bl	4021c0 <strcmp@plt>
  405b38:	cbnz	w0, 405b5c <ferror@plt+0x36dc>
  405b3c:	mov	w19, w27
  405b40:	cbnz	w27, 405b48 <ferror@plt+0x36c8>
  405b44:	bl	40868c <ferror@plt+0x620c>
  405b48:	ldr	x25, [x20, #8]
  405b4c:	mov	x20, x21
  405b50:	sub	w19, w19, #0x1
  405b54:	add	x20, x20, #0x8
  405b58:	b	405af0 <ferror@plt+0x3670>
  405b5c:	ldr	x1, [sp, #104]
  405b60:	mov	x0, x28
  405b64:	bl	4021c0 <strcmp@plt>
  405b68:	cbnz	w0, 405b7c <ferror@plt+0x36fc>
  405b6c:	mov	w19, w27
  405b70:	cbz	w27, 405b44 <ferror@plt+0x36c4>
  405b74:	ldr	x22, [x20, #8]
  405b78:	b	405b4c <ferror@plt+0x36cc>
  405b7c:	adrp	x0, 40f000 <ferror@plt+0xcb80>
  405b80:	add	x1, x0, #0x3a
  405b84:	mov	x0, x28
  405b88:	bl	4021c0 <strcmp@plt>
  405b8c:	cbnz	w0, 405ba0 <ferror@plt+0x3720>
  405b90:	mov	w19, w27
  405b94:	cbz	w27, 405b44 <ferror@plt+0x36c4>
  405b98:	ldr	x24, [x20, #8]
  405b9c:	b	405b4c <ferror@plt+0x36cc>
  405ba0:	adrp	x1, 40e000 <ferror@plt+0xbb80>
  405ba4:	mov	x0, x28
  405ba8:	add	x1, x1, #0x7d7
  405bac:	bl	4021c0 <strcmp@plt>
  405bb0:	cbnz	w0, 405bcc <ferror@plt+0x374c>
  405bb4:	cmp	w26, #0x54
  405bb8:	b.ne	405b50 <ferror@plt+0x36d0>  // b.any
  405bbc:	ldrb	w0, [sp, #124]
  405bc0:	orr	w0, w0, #0x1
  405bc4:	strb	w0, [sp, #124]
  405bc8:	b	405b50 <ferror@plt+0x36d0>
  405bcc:	adrp	x1, 40e000 <ferror@plt+0xbb80>
  405bd0:	mov	x0, x28
  405bd4:	add	x1, x1, #0x7e1
  405bd8:	bl	4021c0 <strcmp@plt>
  405bdc:	cbz	w0, 405b50 <ferror@plt+0x36d0>
  405be0:	adrp	x1, 40f000 <ferror@plt+0xcb80>
  405be4:	mov	x0, x28
  405be8:	add	x1, x1, #0x497
  405bec:	bl	4021c0 <strcmp@plt>
  405bf0:	cbnz	w0, 405c0c <ferror@plt+0x378c>
  405bf4:	mov	w19, w27
  405bf8:	cbz	w27, 405b44 <ferror@plt+0x36c4>
  405bfc:	ldr	x0, [x20, #8]
  405c00:	bl	402020 <atoi@plt>
  405c04:	sxth	w23, w0
  405c08:	b	405b4c <ferror@plt+0x36cc>
  405c0c:	mov	x0, x28
  405c10:	adrp	x1, 40e000 <ferror@plt+0xbb80>
  405c14:	add	x1, x1, #0x42e
  405c18:	bl	4088a4 <ferror@plt+0x6424>
  405c1c:	tst	w0, #0xff
  405c20:	b.ne	405b50 <ferror@plt+0x36d0>  // b.any
  405c24:	bl	405a3c <ferror@plt+0x35bc>
  405c28:	mov	x0, x25
  405c2c:	bl	40a608 <ferror@plt+0x8188>
  405c30:	str	w0, [sp, #172]
  405c34:	cbnz	w0, 405c60 <ferror@plt+0x37e0>
  405c38:	mov	x0, x25
  405c3c:	bl	408770 <ferror@plt+0x62f0>
  405c40:	ldp	x29, x30, [sp]
  405c44:	ldp	x19, x20, [sp, #16]
  405c48:	ldp	x21, x22, [sp, #32]
  405c4c:	ldp	x23, x24, [sp, #48]
  405c50:	ldp	x25, x26, [sp, #64]
  405c54:	ldp	x27, x28, [sp, #80]
  405c58:	add	sp, sp, #0x4b0
  405c5c:	ret
  405c60:	mov	x0, x24
  405c64:	bl	40a608 <ferror@plt+0x8188>
  405c68:	str	w0, [sp, #120]
  405c6c:	cbnz	w0, 405c78 <ferror@plt+0x37f8>
  405c70:	mov	x0, x24
  405c74:	b	405c3c <ferror@plt+0x37bc>
  405c78:	add	x19, sp, #0x80
  405c7c:	mov	x1, x22
  405c80:	mov	x2, x19
  405c84:	mov	w0, #0x2                   	// #2
  405c88:	bl	402250 <inet_pton@plt>
  405c8c:	cbnz	w0, 405d00 <ferror@plt+0x3880>
  405c90:	mov	x2, x19
  405c94:	mov	x1, x22
  405c98:	mov	w0, #0xa                   	// #10
  405c9c:	bl	402250 <inet_pton@plt>
  405ca0:	cbnz	w0, 405cc0 <ferror@plt+0x3840>
  405ca4:	adrp	x0, 424000 <ferror@plt+0x21b80>
  405ca8:	mov	x2, x22
  405cac:	adrp	x1, 40f000 <ferror@plt+0xcb80>
  405cb0:	add	x1, x1, #0x379
  405cb4:	ldr	x0, [x0, #880]
  405cb8:	bl	402450 <fprintf@plt>
  405cbc:	b	405b18 <ferror@plt+0x3698>
  405cc0:	mov	w0, #0xffffdd86            	// #-8826
  405cc4:	add	x3, sp, #0x78
  405cc8:	mov	w4, #0x1c                  	// #28
  405ccc:	mov	w2, #0x1                   	// #1
  405cd0:	mov	w1, #0x418                 	// #1048
  405cd4:	strh	w23, [sp, #126]
  405cd8:	strh	w0, [sp, #144]
  405cdc:	add	x0, sp, #0x98
  405ce0:	bl	40dafc <ferror@plt+0xb67c>
  405ce4:	add	x1, sp, #0x98
  405ce8:	mov	x2, #0x0                   	// #0
  405cec:	adrp	x0, 424000 <ferror@plt+0x21b80>
  405cf0:	add	x0, x0, #0x328
  405cf4:	bl	40d660 <ferror@plt+0xb1e0>
  405cf8:	asr	w0, w0, #31
  405cfc:	b	405c40 <ferror@plt+0x37c0>
  405d00:	mov	w0, #0x8                   	// #8
  405d04:	b	405cc4 <ferror@plt+0x3844>
  405d08:	stp	x29, x30, [sp, #-96]!
  405d0c:	mov	x29, sp
  405d10:	stp	x19, x20, [sp, #16]
  405d14:	mov	x20, x1
  405d18:	mov	w19, w0
  405d1c:	stp	x21, x22, [sp, #32]
  405d20:	adrp	x22, 40e000 <ferror@plt+0xbb80>
  405d24:	add	x22, x22, #0x77a
  405d28:	stp	x23, x24, [sp, #48]
  405d2c:	adrp	x23, 40f000 <ferror@plt+0xcb80>
  405d30:	adrp	x24, 424000 <ferror@plt+0x21b80>
  405d34:	add	x23, x23, #0x497
  405d38:	add	x24, x24, #0x3dc
  405d3c:	mov	x21, #0x0                   	// #0
  405d40:	stp	x25, x26, [sp, #64]
  405d44:	str	x27, [sp, #80]
  405d48:	cbnz	w19, 405d84 <ferror@plt+0x3904>
  405d4c:	cbz	x21, 405e0c <ferror@plt+0x398c>
  405d50:	mov	x0, x21
  405d54:	bl	40a608 <ferror@plt+0x8188>
  405d58:	adrp	x1, 424000 <ferror@plt+0x21b80>
  405d5c:	str	w0, [x1, #988]
  405d60:	cbnz	w0, 405e0c <ferror@plt+0x398c>
  405d64:	mov	x0, x21
  405d68:	ldp	x19, x20, [sp, #16]
  405d6c:	ldp	x21, x22, [sp, #32]
  405d70:	ldp	x23, x24, [sp, #48]
  405d74:	ldp	x25, x26, [sp, #64]
  405d78:	ldr	x27, [sp, #80]
  405d7c:	ldp	x29, x30, [sp], #96
  405d80:	b	408770 <ferror@plt+0x62f0>
  405d84:	mov	x25, x20
  405d88:	mov	x1, x22
  405d8c:	sub	w26, w19, #0x1
  405d90:	ldr	x27, [x25], #8
  405d94:	mov	x0, x27
  405d98:	bl	4021c0 <strcmp@plt>
  405d9c:	cbnz	w0, 405db8 <ferror@plt+0x3938>
  405da0:	cbnz	w26, 405da8 <ferror@plt+0x3928>
  405da4:	bl	40868c <ferror@plt+0x620c>
  405da8:	ldr	x1, [x20, #8]
  405dac:	cbz	x21, 405df8 <ferror@plt+0x3978>
  405db0:	mov	x0, x22
  405db4:	bl	408710 <ferror@plt+0x6290>
  405db8:	mov	x1, x23
  405dbc:	mov	x0, x27
  405dc0:	bl	4021c0 <strcmp@plt>
  405dc4:	cbnz	w0, 405e00 <ferror@plt+0x3980>
  405dc8:	cbz	w26, 405da4 <ferror@plt+0x3924>
  405dcc:	ldr	w1, [x24, #36]
  405dd0:	ldr	x0, [x20, #8]
  405dd4:	cbz	w1, 405de4 <ferror@plt+0x3964>
  405dd8:	mov	x1, x0
  405ddc:	mov	x0, x23
  405de0:	b	405db4 <ferror@plt+0x3934>
  405de4:	bl	402020 <atoi@plt>
  405de8:	str	w0, [x24, #36]
  405dec:	sub	w19, w26, #0x1
  405df0:	add	x20, x25, #0x8
  405df4:	b	405d48 <ferror@plt+0x38c8>
  405df8:	mov	x21, x1
  405dfc:	b	405dec <ferror@plt+0x396c>
  405e00:	mov	x25, x20
  405e04:	mov	w26, w19
  405e08:	b	405dec <ferror@plt+0x396c>
  405e0c:	adrp	x0, 428000 <stdin@@GLIBC_2.17+0x3c80>
  405e10:	adrp	x20, 424000 <ferror@plt+0x21b80>
  405e14:	add	x20, x20, #0x328
  405e18:	ldr	w0, [x0, #3676]
  405e1c:	bl	40ae70 <ferror@plt+0x89f0>
  405e20:	mov	x0, #0x0                   	// #0
  405e24:	bl	40aef4 <ferror@plt+0x8a74>
  405e28:	mov	x0, x20
  405e2c:	mov	w1, #0x7                   	// #7
  405e30:	bl	40cddc <ferror@plt+0xa95c>
  405e34:	tbz	w0, #31, 405e68 <ferror@plt+0x39e8>
  405e38:	adrp	x0, 40e000 <ferror@plt+0xbb80>
  405e3c:	add	x0, x0, #0x8bb
  405e40:	bl	401ee0 <perror@plt>
  405e44:	mov	w19, #0xffffffff            	// #-1
  405e48:	mov	w0, w19
  405e4c:	ldp	x19, x20, [sp, #16]
  405e50:	ldp	x21, x22, [sp, #32]
  405e54:	ldp	x23, x24, [sp, #48]
  405e58:	ldp	x25, x26, [sp, #64]
  405e5c:	ldr	x27, [sp, #80]
  405e60:	ldp	x29, x30, [sp], #96
  405e64:	ret
  405e68:	adrp	x21, 424000 <ferror@plt+0x21b80>
  405e6c:	mov	w0, #0x2                   	// #2
  405e70:	adrp	x1, 40e000 <ferror@plt+0xbb80>
  405e74:	add	x1, x1, #0x513
  405e78:	bl	40af44 <ferror@plt+0x8ac4>
  405e7c:	ldr	x2, [x21, #888]
  405e80:	adrp	x1, 406000 <ferror@plt+0x3b80>
  405e84:	mov	x0, x20
  405e88:	add	x1, x1, #0x4f0
  405e8c:	mov	w3, #0x0                   	// #0
  405e90:	bl	40d340 <ferror@plt+0xaec0>
  405e94:	tbz	w0, #31, 405eb0 <ferror@plt+0x3a30>
  405e98:	adrp	x0, 424000 <ferror@plt+0x21b80>
  405e9c:	ldr	x1, [x0, #880]
  405ea0:	adrp	x0, 40e000 <ferror@plt+0xbb80>
  405ea4:	add	x0, x0, #0x8d4
  405ea8:	bl	401eb0 <fputs@plt>
  405eac:	b	405e44 <ferror@plt+0x39c4>
  405eb0:	mov	x1, #0x0                   	// #0
  405eb4:	mov	w0, #0x2                   	// #2
  405eb8:	bl	40afac <ferror@plt+0x8b2c>
  405ebc:	mov	x0, x20
  405ec0:	mov	w1, #0x7                   	// #7
  405ec4:	bl	40cddc <ferror@plt+0xa95c>
  405ec8:	tbnz	w0, #31, 405e38 <ferror@plt+0x39b8>
  405ecc:	adrp	x0, 40e000 <ferror@plt+0xbb80>
  405ed0:	add	x0, x0, #0x7ca
  405ed4:	bl	40aef4 <ferror@plt+0x8a74>
  405ed8:	ldr	x2, [x21, #888]
  405edc:	adrp	x1, 406000 <ferror@plt+0x3b80>
  405ee0:	mov	x0, x20
  405ee4:	add	x1, x1, #0x1ec
  405ee8:	mov	w3, #0x0                   	// #0
  405eec:	bl	40d340 <ferror@plt+0xaec0>
  405ef0:	tbnz	w0, #31, 405e98 <ferror@plt+0x3a18>
  405ef4:	bl	40af30 <ferror@plt+0x8ab0>
  405ef8:	bl	40af30 <ferror@plt+0x8ab0>
  405efc:	bl	40ae78 <ferror@plt+0x89f8>
  405f00:	ldr	x0, [x21, #888]
  405f04:	bl	4022d0 <fflush@plt>
  405f08:	b	405e48 <ferror@plt+0x39c8>
  405f0c:	mov	x2, x0
  405f10:	stp	x29, x30, [sp, #-48]!
  405f14:	mov	w1, #0x2                   	// #2
  405f18:	mov	x29, sp
  405f1c:	ldrh	w3, [x2], #8
  405f20:	add	x0, sp, #0x18
  405f24:	sub	w3, w3, #0x8
  405f28:	bl	40e0d8 <ferror@plt+0xbc58>
  405f2c:	ldr	x0, [sp, #32]
  405f30:	cbz	x0, 405f5c <ferror@plt+0x3adc>
  405f34:	ldr	w0, [x0, #4]
  405f38:	bl	4059e0 <ferror@plt+0x3560>
  405f3c:	mov	x4, x0
  405f40:	adrp	x3, 40f000 <ferror@plt+0xcb80>
  405f44:	adrp	x2, 40f000 <ferror@plt+0xcb80>
  405f48:	add	x3, x3, #0x87c
  405f4c:	add	x2, x2, #0x38f
  405f50:	mov	w1, #0x6                   	// #6
  405f54:	mov	w0, #0x4                   	// #4
  405f58:	bl	40b3a0 <ferror@plt+0x8f20>
  405f5c:	ldr	x0, [sp, #40]
  405f60:	cbz	x0, 405fa4 <ferror@plt+0x3b24>
  405f64:	ldrb	w0, [x0, #4]
  405f68:	adrp	x4, 40e000 <ferror@plt+0xbb80>
  405f6c:	adrp	x1, 40e000 <ferror@plt+0xbb80>
  405f70:	adrp	x3, 40f000 <ferror@plt+0xcb80>
  405f74:	and	w0, w0, #0xfffffffd
  405f78:	adrp	x2, 40f000 <ferror@plt+0xcb80>
  405f7c:	and	w0, w0, #0xff
  405f80:	add	x3, x3, #0x87c
  405f84:	cmp	w0, #0x1
  405f88:	add	x0, x4, #0x7d7
  405f8c:	add	x4, x1, #0x7e1
  405f90:	add	x2, x2, #0x395
  405f94:	csel	x4, x4, x0, eq  // eq = none
  405f98:	mov	w1, #0x6                   	// #6
  405f9c:	mov	w0, #0x4                   	// #4
  405fa0:	bl	40b3a0 <ferror@plt+0x8f20>
  405fa4:	ldp	x29, x30, [sp], #48
  405fa8:	ret
  405fac:	stp	x29, x30, [sp, #-96]!
  405fb0:	mov	x29, sp
  405fb4:	stp	x21, x22, [sp, #32]
  405fb8:	mov	x22, x1
  405fbc:	stp	x19, x20, [sp, #16]
  405fc0:	mov	x20, x0
  405fc4:	mov	x19, x3
  405fc8:	mov	w0, w2
  405fcc:	stp	x23, x24, [sp, #48]
  405fd0:	stp	x25, x26, [sp, #64]
  405fd4:	str	x27, [sp, #80]
  405fd8:	bl	40a514 <ferror@plt+0x8094>
  405fdc:	mov	x21, x0
  405fe0:	ldrh	w0, [x22]
  405fe4:	cmp	w0, #0x56
  405fe8:	b.ne	406150 <ferror@plt+0x3cd0>  // b.any
  405fec:	adrp	x0, 428000 <stdin@@GLIBC_2.17+0x3c80>
  405ff0:	ldr	w0, [x0, #3680]
  405ff4:	cbz	w0, 4061d0 <ferror@plt+0x3d50>
  405ff8:	ldrh	w22, [x19]
  405ffc:	adrp	x25, 428000 <stdin@@GLIBC_2.17+0x3c80>
  406000:	bl	40aed4 <ferror@plt+0x8a54>
  406004:	tst	w0, #0xff
  406008:	sub	w22, w22, #0x4
  40600c:	b.eq	406080 <ferror@plt+0x3c00>  // b.none
  406010:	mov	x1, x21
  406014:	mov	w0, #0x2                   	// #2
  406018:	bl	40af44 <ferror@plt+0x8ac4>
  40601c:	adrp	x23, 428000 <stdin@@GLIBC_2.17+0x3c80>
  406020:	adrp	x24, 40e000 <ferror@plt+0xbb80>
  406024:	add	x19, x19, #0x4
  406028:	add	x23, x23, #0xe70
  40602c:	add	x24, x24, #0x990
  406030:	adrp	x26, 40f000 <ferror@plt+0xcb80>
  406034:	cmp	w22, #0x3
  406038:	b.le	406050 <ferror@plt+0x3bd0>
  40603c:	ldrh	w0, [x19]
  406040:	cmp	w0, #0x3
  406044:	b.ls	406050 <ferror@plt+0x3bd0>  // b.plast
  406048:	cmp	w22, w0
  40604c:	b.ge	4060a0 <ferror@plt+0x3c20>  // b.tcont
  406050:	ldr	w0, [x25, #3696]
  406054:	cbnz	w0, 40605c <ferror@plt+0x3bdc>
  406058:	bl	40b674 <ferror@plt+0x91f4>
  40605c:	ldp	x19, x20, [sp, #16]
  406060:	mov	x1, #0x0                   	// #0
  406064:	ldp	x21, x22, [sp, #32]
  406068:	mov	w0, #0x2                   	// #2
  40606c:	ldp	x23, x24, [sp, #48]
  406070:	ldp	x25, x26, [sp, #64]
  406074:	ldr	x27, [sp, #80]
  406078:	ldp	x29, x30, [sp], #96
  40607c:	b	40afac <ferror@plt+0x8b2c>
  406080:	ldr	w0, [x25, #3696]
  406084:	cbnz	w0, 40601c <ferror@plt+0x3b9c>
  406088:	mov	x2, x21
  40608c:	mov	x0, x20
  406090:	adrp	x1, 40f000 <ferror@plt+0xcb80>
  406094:	add	x1, x1, #0x39a
  406098:	bl	402450 <fprintf@plt>
  40609c:	b	40601c <ferror@plt+0x3b9c>
  4060a0:	ldr	w0, [x19, #4]
  4060a4:	bl	40a514 <ferror@plt+0x8094>
  4060a8:	mov	x27, x0
  4060ac:	bl	40aed4 <ferror@plt+0x8a54>
  4060b0:	tst	w0, #0xff
  4060b4:	b.eq	406108 <ferror@plt+0x3c88>  // b.none
  4060b8:	mov	x0, #0x0                   	// #0
  4060bc:	bl	40aef4 <ferror@plt+0x8a74>
  4060c0:	mov	w0, #0x2                   	// #2
  4060c4:	mov	x4, x27
  4060c8:	mov	x3, #0x0                   	// #0
  4060cc:	adrp	x2, 40f000 <ferror@plt+0xcb80>
  4060d0:	mov	w1, #0x6                   	// #6
  4060d4:	add	x2, x2, #0x3a
  4060d8:	bl	40b3a0 <ferror@plt+0x8f20>
  4060dc:	ldr	w0, [x23]
  4060e0:	cbz	w0, 4060ec <ferror@plt+0x3c6c>
  4060e4:	mov	x0, x19
  4060e8:	bl	405f0c <ferror@plt+0x3a8c>
  4060ec:	bl	40af30 <ferror@plt+0x8ab0>
  4060f0:	ldrh	w0, [x19]
  4060f4:	add	w0, w0, #0x3
  4060f8:	and	w0, w0, #0xfffffffc
  4060fc:	sub	w22, w22, w0
  406100:	add	x19, x19, w0, uxtw
  406104:	b	406034 <ferror@plt+0x3bb4>
  406108:	ldr	w0, [x23]
  40610c:	cbz	w0, 40613c <ferror@plt+0x3cbc>
  406110:	add	x1, x26, #0x3af
  406114:	mov	x3, x27
  406118:	mov	x2, x21
  40611c:	mov	x0, x20
  406120:	bl	402450 <fprintf@plt>
  406124:	mov	x0, x19
  406128:	bl	405f0c <ferror@plt+0x3a8c>
  40612c:	mov	x1, x20
  406130:	mov	w0, #0xa                   	// #10
  406134:	bl	401fb0 <fputc@plt>
  406138:	b	4060f0 <ferror@plt+0x3c70>
  40613c:	mov	x2, x27
  406140:	mov	x1, x24
  406144:	mov	x0, x20
  406148:	bl	402450 <fprintf@plt>
  40614c:	b	4060f0 <ferror@plt+0x3c70>
  406150:	ldr	w0, [x19, #8]
  406154:	bl	40a514 <ferror@plt+0x8094>
  406158:	mov	x19, x0
  40615c:	bl	40aed4 <ferror@plt+0x8a54>
  406160:	tst	w0, #0xff
  406164:	b.eq	4061a0 <ferror@plt+0x3d20>  // b.none
  406168:	mov	x1, x21
  40616c:	mov	w0, #0x2                   	// #2
  406170:	bl	40af44 <ferror@plt+0x8ac4>
  406174:	mov	x0, #0x0                   	// #0
  406178:	bl	40aef4 <ferror@plt+0x8a74>
  40617c:	mov	x4, x19
  406180:	adrp	x2, 40f000 <ferror@plt+0xcb80>
  406184:	add	x2, x2, #0x3a
  406188:	mov	x3, #0x0                   	// #0
  40618c:	mov	w1, #0x6                   	// #6
  406190:	mov	w0, #0x2                   	// #2
  406194:	bl	40b3a0 <ferror@plt+0x8f20>
  406198:	bl	40af30 <ferror@plt+0x8ab0>
  40619c:	b	40605c <ferror@plt+0x3bdc>
  4061a0:	mov	x3, x21
  4061a4:	mov	x2, x19
  4061a8:	mov	x0, x20
  4061ac:	adrp	x1, 40f000 <ferror@plt+0xcb80>
  4061b0:	ldp	x19, x20, [sp, #16]
  4061b4:	add	x1, x1, #0x3c6
  4061b8:	ldp	x21, x22, [sp, #32]
  4061bc:	ldp	x23, x24, [sp, #48]
  4061c0:	ldp	x25, x26, [sp, #64]
  4061c4:	ldr	x27, [sp, #80]
  4061c8:	ldp	x29, x30, [sp], #96
  4061cc:	b	402450 <fprintf@plt>
  4061d0:	ldp	x19, x20, [sp, #16]
  4061d4:	ldp	x21, x22, [sp, #32]
  4061d8:	ldp	x23, x24, [sp, #48]
  4061dc:	ldp	x25, x26, [sp, #64]
  4061e0:	ldr	x27, [sp, #80]
  4061e4:	ldp	x29, x30, [sp], #96
  4061e8:	ret
  4061ec:	stp	x29, x30, [sp, #-64]!
  4061f0:	mov	x29, sp
  4061f4:	stp	x19, x20, [sp, #16]
  4061f8:	mov	x19, x0
  4061fc:	mov	x20, x1
  406200:	add	x1, sp, #0x28
  406204:	bl	405940 <ferror@plt+0x34c0>
  406208:	cmp	w0, #0x1
  40620c:	b.ne	40622c <ferror@plt+0x3dac>  // b.any
  406210:	ldr	x3, [sp, #56]
  406214:	cbz	x3, 406228 <ferror@plt+0x3da8>
  406218:	ldr	w2, [x19, #20]
  40621c:	add	x1, x19, #0x4
  406220:	mov	x0, x20
  406224:	bl	405fac <ferror@plt+0x3b2c>
  406228:	mov	w0, #0x0                   	// #0
  40622c:	ldp	x19, x20, [sp, #16]
  406230:	ldp	x29, x30, [sp], #64
  406234:	ret
  406238:	stp	x29, x30, [sp, #-192]!
  40623c:	mov	x29, sp
  406240:	stp	x19, x20, [sp, #16]
  406244:	mov	x19, x1
  406248:	stp	x21, x22, [sp, #32]
  40624c:	ldrh	w22, [x19], #4
  406250:	stp	x23, x24, [sp, #48]
  406254:	adrp	x24, 424000 <ferror@plt+0x21b80>
  406258:	mov	w23, w0
  40625c:	sub	w22, w22, #0x4
  406260:	add	x24, x24, #0x3dc
  406264:	stp	x25, x26, [sp, #64]
  406268:	stp	x27, x28, [sp, #80]
  40626c:	cmp	w22, #0x3
  406270:	b.le	406288 <ferror@plt+0x3e08>
  406274:	ldrh	w20, [x19]
  406278:	cmp	w20, #0x3
  40627c:	b.ls	406288 <ferror@plt+0x3e08>  // b.plast
  406280:	cmp	w22, w20
  406284:	b.ge	4062a4 <ferror@plt+0x3e24>  // b.tcont
  406288:	ldp	x19, x20, [sp, #16]
  40628c:	ldp	x21, x22, [sp, #32]
  406290:	ldp	x23, x24, [sp, #48]
  406294:	ldp	x25, x26, [sp, #64]
  406298:	ldp	x27, x28, [sp, #80]
  40629c:	ldp	x29, x30, [sp], #192
  4062a0:	ret
  4062a4:	adrp	x25, 40f000 <ferror@plt+0xcb80>
  4062a8:	sub	w20, w20, #0x4
  4062ac:	add	x21, x19, #0x4
  4062b0:	add	x25, x25, #0xb4d
  4062b4:	cmp	w20, #0x3
  4062b8:	b.le	4062d0 <ferror@plt+0x3e50>
  4062bc:	ldrh	w3, [x21]
  4062c0:	cmp	w3, #0x3
  4062c4:	b.ls	4062d0 <ferror@plt+0x3e50>  // b.plast
  4062c8:	cmp	w20, w3
  4062cc:	b.ge	4062e8 <ferror@plt+0x3e68>  // b.tcont
  4062d0:	ldrh	w1, [x19]
  4062d4:	add	w1, w1, #0x3
  4062d8:	and	w1, w1, #0xfffffffc
  4062dc:	sub	w22, w22, w1
  4062e0:	add	x19, x19, w1, uxtw
  4062e4:	b	40626c <ferror@plt+0x3dec>
  4062e8:	sub	w3, w3, #0x20
  4062ec:	add	x2, x21, #0x20
  4062f0:	add	x0, sp, #0x70
  4062f4:	mov	w1, #0x1                   	// #1
  4062f8:	bl	40e0d8 <ferror@plt+0xbc58>
  4062fc:	add	x26, x21, #0x4
  406300:	ldr	w0, [x24, #36]
  406304:	cbz	w0, 406314 <ferror@plt+0x3e94>
  406308:	ldrh	w1, [x26, #6]
  40630c:	cmp	w0, w1
  406310:	b.ne	4064d8 <ferror@plt+0x4058>  // b.any
  406314:	ldrh	w0, [x26, #24]
  406318:	add	x6, x21, #0xc
  40631c:	mov	w28, #0x2                   	// #2
  406320:	mov	w27, #0xa                   	// #10
  406324:	cmp	w0, #0x8
  406328:	mov	w0, w23
  40632c:	csel	w27, w27, w28, ne  // ne = any
  406330:	str	x6, [sp, #104]
  406334:	bl	40a514 <ferror@plt+0x8094>
  406338:	mov	x5, x0
  40633c:	mov	x0, #0x0                   	// #0
  406340:	str	x5, [sp, #96]
  406344:	bl	40aef4 <ferror@plt+0x8a74>
  406348:	mov	w4, w23
  40634c:	mov	x2, x25
  406350:	mov	w0, w28
  406354:	mov	x3, #0x0                   	// #0
  406358:	mov	w1, #0x6                   	// #6
  40635c:	bl	40afe8 <ferror@plt+0x8b68>
  406360:	ldr	x5, [sp, #96]
  406364:	mov	w1, #0x0                   	// #0
  406368:	mov	w0, #0x4                   	// #4
  40636c:	adrp	x3, 40f000 <ferror@plt+0xcb80>
  406370:	mov	x4, x5
  406374:	add	x3, x3, #0x3e4
  406378:	adrp	x2, 40e000 <ferror@plt+0xbb80>
  40637c:	add	x2, x2, #0x77a
  406380:	bl	40b3a0 <ferror@plt+0x8f20>
  406384:	ldr	w0, [x26]
  406388:	bl	40a514 <ferror@plt+0x8094>
  40638c:	mov	x4, x0
  406390:	adrp	x3, 40f000 <ferror@plt+0xcb80>
  406394:	adrp	x2, 40f000 <ferror@plt+0xcb80>
  406398:	add	x3, x3, #0x3eb
  40639c:	add	x2, x2, #0x3a
  4063a0:	mov	w1, #0x6                   	// #6
  4063a4:	mov	w0, #0x4                   	// #4
  4063a8:	bl	40b3a0 <ferror@plt+0x8f20>
  4063ac:	mov	w0, w27
  4063b0:	bl	40b988 <ferror@plt+0x9508>
  4063b4:	ldr	x6, [sp, #104]
  4063b8:	mov	w5, w0
  4063bc:	add	x2, sp, #0x80
  4063c0:	mov	w0, w27
  4063c4:	mov	x1, x6
  4063c8:	mov	w3, #0x40                  	// #64
  4063cc:	str	w5, [sp, #96]
  4063d0:	bl	402470 <inet_ntop@plt>
  4063d4:	ldr	w5, [sp, #96]
  4063d8:	mov	x4, x0
  4063dc:	adrp	x3, 40f000 <ferror@plt+0xcb80>
  4063e0:	mov	w0, #0x4                   	// #4
  4063e4:	mov	w1, w5
  4063e8:	add	x3, x3, #0x3f4
  4063ec:	adrp	x2, 40f000 <ferror@plt+0xcb80>
  4063f0:	add	x2, x2, #0x338
  4063f4:	bl	40b3a0 <ferror@plt+0x8f20>
  4063f8:	adrp	x27, 40f000 <ferror@plt+0xcb80>
  4063fc:	ldrb	w1, [x26, #4]
  406400:	add	x27, x27, #0x87c
  406404:	adrp	x0, 40e000 <ferror@plt+0xbb80>
  406408:	adrp	x4, 40e000 <ferror@plt+0xbb80>
  40640c:	add	x0, x0, #0x7e1
  406410:	add	x4, x4, #0x7d7
  406414:	tst	x1, #0x1
  406418:	mov	x3, x27
  40641c:	csel	x4, x4, x0, ne  // ne = any
  406420:	adrp	x2, 40e000 <ferror@plt+0xbb80>
  406424:	add	x2, x2, #0x895
  406428:	mov	w1, #0x6                   	// #6
  40642c:	mov	w0, #0x4                   	// #4
  406430:	bl	40b3a0 <ferror@plt+0x8f20>
  406434:	mov	w0, w28
  406438:	adrp	x1, 40e000 <ferror@plt+0xbb80>
  40643c:	add	x1, x1, #0x8e5
  406440:	bl	40af44 <ferror@plt+0x8ac4>
  406444:	ldrb	w0, [x26, #5]
  406448:	tbz	w0, #0, 406468 <ferror@plt+0x3fe8>
  40644c:	adrp	x4, 40e000 <ferror@plt+0xbb80>
  406450:	mov	x3, x27
  406454:	add	x4, x4, #0x9d0
  406458:	mov	x2, #0x0                   	// #0
  40645c:	mov	w1, #0x6                   	// #6
  406460:	mov	w0, #0x4                   	// #4
  406464:	bl	40b3a0 <ferror@plt+0x8f20>
  406468:	mov	x1, #0x0                   	// #0
  40646c:	mov	w0, #0x2                   	// #2
  406470:	bl	40afac <ferror@plt+0x8b2c>
  406474:	ldrh	w4, [x26, #6]
  406478:	cbz	w4, 406498 <ferror@plt+0x4018>
  40647c:	adrp	x3, 40f000 <ferror@plt+0xcb80>
  406480:	adrp	x2, 40f000 <ferror@plt+0xcb80>
  406484:	add	x3, x3, #0x3fc
  406488:	add	x2, x2, #0x497
  40648c:	mov	w1, #0x6                   	// #6
  406490:	mov	w0, #0x4                   	// #4
  406494:	bl	40b168 <ferror@plt+0x8ce8>
  406498:	adrp	x0, 428000 <stdin@@GLIBC_2.17+0x3c80>
  40649c:	ldr	w0, [x0, #3696]
  4064a0:	cbz	w0, 4064d0 <ferror@plt+0x4050>
  4064a4:	ldr	x0, [sp, #120]
  4064a8:	cbz	x0, 4064d0 <ferror@plt+0x4050>
  4064ac:	ldr	w0, [x0, #4]
  4064b0:	bl	4059e0 <ferror@plt+0x3560>
  4064b4:	mov	x4, x0
  4064b8:	adrp	x2, 40f000 <ferror@plt+0xcb80>
  4064bc:	mov	x3, x27
  4064c0:	add	x2, x2, #0x38f
  4064c4:	mov	w1, #0x6                   	// #6
  4064c8:	mov	w0, #0x4                   	// #4
  4064cc:	bl	40b3a0 <ferror@plt+0x8f20>
  4064d0:	bl	40b674 <ferror@plt+0x91f4>
  4064d4:	bl	40af30 <ferror@plt+0x8ab0>
  4064d8:	ldrh	w0, [x21]
  4064dc:	add	w0, w0, #0x3
  4064e0:	and	w0, w0, #0xfffffffc
  4064e4:	sub	w20, w20, w0
  4064e8:	add	x21, x21, w0, uxtw
  4064ec:	b	4062b4 <ferror@plt+0x3e34>
  4064f0:	stp	x29, x30, [sp, #-64]!
  4064f4:	mov	x29, sp
  4064f8:	add	x1, sp, #0x28
  4064fc:	str	x19, [sp, #16]
  406500:	mov	x19, x0
  406504:	bl	405940 <ferror@plt+0x34c0>
  406508:	cmp	w0, #0x1
  40650c:	b.ne	406524 <ferror@plt+0x40a4>  // b.any
  406510:	ldr	x1, [sp, #48]
  406514:	cbz	x1, 406520 <ferror@plt+0x40a0>
  406518:	ldr	w0, [x19, #20]
  40651c:	bl	406238 <ferror@plt+0x3db8>
  406520:	mov	w0, #0x0                   	// #0
  406524:	ldr	x19, [sp, #16]
  406528:	ldp	x29, x30, [sp], #64
  40652c:	ret
  406530:	stp	x29, x30, [sp, #-64]!
  406534:	mov	x29, sp
  406538:	stp	x19, x20, [sp, #16]
  40653c:	mov	x19, x0
  406540:	mov	x20, x1
  406544:	add	x1, sp, #0x28
  406548:	bl	405940 <ferror@plt+0x34c0>
  40654c:	cmp	w0, #0x1
  406550:	b.ne	4065ac <ferror@plt+0x412c>  // b.any
  406554:	ldrh	w1, [x19, #4]
  406558:	cmp	w1, #0x55
  40655c:	b.ne	406580 <ferror@plt+0x4100>  // b.any
  406560:	mov	w4, w0
  406564:	adrp	x3, 40e000 <ferror@plt+0xbb80>
  406568:	adrp	x2, 40e000 <ferror@plt+0xbb80>
  40656c:	add	x3, x3, #0x926
  406570:	add	x2, x2, #0x92f
  406574:	mov	w1, #0x6                   	// #6
  406578:	mov	w0, #0x4                   	// #4
  40657c:	bl	40b478 <ferror@plt+0x8ff8>
  406580:	ldr	x1, [sp, #48]
  406584:	cbz	x1, 406590 <ferror@plt+0x4110>
  406588:	ldr	w0, [x19, #20]
  40658c:	bl	406238 <ferror@plt+0x3db8>
  406590:	ldr	x3, [sp, #56]
  406594:	cbz	x3, 4065a8 <ferror@plt+0x4128>
  406598:	ldr	w2, [x19, #20]
  40659c:	add	x1, x19, #0x4
  4065a0:	mov	x0, x20
  4065a4:	bl	405fac <ferror@plt+0x3b2c>
  4065a8:	mov	w0, #0x0                   	// #0
  4065ac:	ldp	x19, x20, [sp, #16]
  4065b0:	ldp	x29, x30, [sp], #64
  4065b4:	ret
  4065b8:	stp	x29, x30, [sp, #-32]!
  4065bc:	mov	x29, sp
  4065c0:	stp	x19, x20, [sp, #16]
  4065c4:	mov	w20, w0
  4065c8:	mov	x19, x1
  4065cc:	adrp	x0, 424000 <ferror@plt+0x21b80>
  4065d0:	add	x0, x0, #0x328
  4065d4:	bl	40a6f0 <ferror@plt+0x8270>
  4065d8:	cmp	w20, #0x0
  4065dc:	b.le	4066b8 <ferror@plt+0x4238>
  4065e0:	ldr	x0, [x19]
  4065e4:	adrp	x1, 40e000 <ferror@plt+0xbb80>
  4065e8:	add	x1, x1, #0xa4a
  4065ec:	bl	4088a4 <ferror@plt+0x6424>
  4065f0:	tst	w0, #0xff
  4065f4:	b.ne	406614 <ferror@plt+0x4194>  // b.any
  4065f8:	add	x3, x19, #0x8
  4065fc:	sub	w2, w20, #0x1
  406600:	mov	w1, #0x600                 	// #1536
  406604:	mov	w0, #0x54                  	// #84
  406608:	ldp	x19, x20, [sp, #16]
  40660c:	ldp	x29, x30, [sp], #32
  406610:	b	405a60 <ferror@plt+0x35e0>
  406614:	ldr	x0, [x19]
  406618:	adrp	x1, 40e000 <ferror@plt+0xbb80>
  40661c:	add	x1, x1, #0xa5d
  406620:	bl	4088a4 <ferror@plt+0x6424>
  406624:	tst	w0, #0xff
  406628:	b.ne	406640 <ferror@plt+0x41c0>  // b.any
  40662c:	add	x3, x19, #0x8
  406630:	sub	w2, w20, #0x1
  406634:	mov	w1, #0x0                   	// #0
  406638:	mov	w0, #0x55                  	// #85
  40663c:	b	406608 <ferror@plt+0x4188>
  406640:	ldr	x0, [x19]
  406644:	adrp	x1, 40f000 <ferror@plt+0xcb80>
  406648:	add	x1, x1, #0x63e
  40664c:	bl	4088a4 <ferror@plt+0x6424>
  406650:	tst	w0, #0xff
  406654:	b.ne	40666c <ferror@plt+0x41ec>  // b.any
  406658:	add	x1, x19, #0x8
  40665c:	sub	w0, w20, #0x1
  406660:	ldp	x19, x20, [sp, #16]
  406664:	ldp	x29, x30, [sp], #32
  406668:	b	405d08 <ferror@plt+0x3888>
  40666c:	ldr	x0, [x19]
  406670:	adrp	x1, 40e000 <ferror@plt+0xbb80>
  406674:	add	x1, x1, #0xa68
  406678:	bl	4088a4 <ferror@plt+0x6424>
  40667c:	tst	w0, #0xff
  406680:	b.eq	406658 <ferror@plt+0x41d8>  // b.none
  406684:	ldr	x0, [x19]
  406688:	adrp	x1, 40e000 <ferror@plt+0xbb80>
  40668c:	add	x1, x1, #0xa6c
  406690:	bl	4088a4 <ferror@plt+0x6424>
  406694:	tst	w0, #0xff
  406698:	b.eq	406658 <ferror@plt+0x41d8>  // b.none
  40669c:	ldr	x0, [x19]
  4066a0:	adrp	x1, 40e000 <ferror@plt+0xbb80>
  4066a4:	add	x1, x1, #0x42e
  4066a8:	bl	4088a4 <ferror@plt+0x6424>
  4066ac:	tst	w0, #0xff
  4066b0:	b.ne	4066c4 <ferror@plt+0x4244>  // b.any
  4066b4:	bl	405a3c <ferror@plt+0x35bc>
  4066b8:	mov	x1, #0x0                   	// #0
  4066bc:	mov	w0, #0x0                   	// #0
  4066c0:	b	406660 <ferror@plt+0x41e0>
  4066c4:	adrp	x0, 424000 <ferror@plt+0x21b80>
  4066c8:	adrp	x1, 40f000 <ferror@plt+0xcb80>
  4066cc:	ldr	x2, [x19]
  4066d0:	add	x1, x1, #0x404
  4066d4:	ldr	x0, [x0, #880]
  4066d8:	bl	402450 <fprintf@plt>
  4066dc:	mov	w0, #0xffffffff            	// #-1
  4066e0:	bl	401ec0 <exit@plt>
  4066e4:	adrp	x2, 424000 <ferror@plt+0x21b80>
  4066e8:	and	w0, w0, #0xffff
  4066ec:	and	w1, w1, #0xffff
  4066f0:	ldr	w2, [x2, #1028]
  4066f4:	cbz	w2, 406704 <ferror@plt+0x4284>
  4066f8:	cmp	w2, w0
  4066fc:	b.cs	406704 <ferror@plt+0x4284>  // b.hs, b.nlast
  406700:	tbz	w1, #4, 406714 <ferror@plt+0x4294>
  406704:	tbnz	w1, #3, 40671c <ferror@plt+0x429c>
  406708:	cmp	w2, w0
  40670c:	cset	w0, ls  // ls = plast
  406710:	ret
  406714:	mov	w0, #0xffffffff            	// #-1
  406718:	b	406710 <ferror@plt+0x4290>
  40671c:	mov	w0, #0x0                   	// #0
  406720:	b	406710 <ferror@plt+0x4290>
  406724:	stp	x29, x30, [sp, #-48]!
  406728:	mov	x29, sp
  40672c:	stp	x19, x20, [sp, #16]
  406730:	mov	x20, x1
  406734:	mov	w19, w2
  406738:	str	x21, [sp, #32]
  40673c:	mov	w21, w0
  406740:	mov	x0, #0x0                   	// #0
  406744:	bl	40aef4 <ferror@plt+0x8a74>
  406748:	mov	w0, w21
  40674c:	bl	40a514 <ferror@plt+0x8094>
  406750:	mov	x3, x20
  406754:	mov	x4, x0
  406758:	mov	w1, #0x0                   	// #0
  40675c:	mov	w0, #0x4                   	// #4
  406760:	adrp	x2, 40e000 <ferror@plt+0xbb80>
  406764:	add	x2, x2, #0x943
  406768:	bl	40b3a0 <ferror@plt+0x8f20>
  40676c:	cmp	w19, #0x0
  406770:	adrp	x0, 40f000 <ferror@plt+0xcb80>
  406774:	ldp	x19, x20, [sp, #16]
  406778:	add	x0, x0, #0x435
  40677c:	ldr	x21, [sp, #32]
  406780:	adrp	x1, 40e000 <ferror@plt+0xbb80>
  406784:	ldp	x29, x30, [sp], #48
  406788:	add	x1, x1, #0x4c1
  40678c:	csel	x1, x1, x0, eq  // eq = none
  406790:	mov	w0, #0x2                   	// #2
  406794:	b	40af44 <ferror@plt+0x8ac4>
  406798:	stp	x29, x30, [sp, #-16]!
  40679c:	mov	x1, #0x0                   	// #0
  4067a0:	mov	w0, #0x2                   	// #2
  4067a4:	mov	x29, sp
  4067a8:	bl	40afac <ferror@plt+0x8b2c>
  4067ac:	ldp	x29, x30, [sp], #16
  4067b0:	b	40af30 <ferror@plt+0x8ab0>
  4067b4:	stp	x29, x30, [sp, #-112]!
  4067b8:	mov	x29, sp
  4067bc:	stp	x19, x20, [sp, #16]
  4067c0:	mov	x20, x1
  4067c4:	mov	w19, w0
  4067c8:	stp	x21, x22, [sp, #32]
  4067cc:	adrp	x22, 40e000 <ferror@plt+0xbb80>
  4067d0:	add	x22, x22, #0x77a
  4067d4:	stp	x23, x24, [sp, #48]
  4067d8:	adrp	x23, 40f000 <ferror@plt+0xcb80>
  4067dc:	adrp	x24, 424000 <ferror@plt+0x21b80>
  4067e0:	add	x23, x23, #0x497
  4067e4:	add	x24, x24, #0x404
  4067e8:	mov	x21, #0x0                   	// #0
  4067ec:	stp	x25, x26, [sp, #64]
  4067f0:	str	x27, [sp, #80]
  4067f4:	str	w2, [sp, #108]
  4067f8:	cbnz	w19, 406840 <ferror@plt+0x43c0>
  4067fc:	cbz	x21, 4068c8 <ferror@plt+0x4448>
  406800:	mov	x0, x21
  406804:	bl	40a608 <ferror@plt+0x8188>
  406808:	adrp	x1, 424000 <ferror@plt+0x21b80>
  40680c:	str	w0, [x1, #1032]
  406810:	cbnz	w0, 4068c8 <ferror@plt+0x4448>
  406814:	mov	x0, x21
  406818:	bl	408770 <ferror@plt+0x62f0>
  40681c:	mov	w19, w0
  406820:	mov	w0, w19
  406824:	ldp	x19, x20, [sp, #16]
  406828:	ldp	x21, x22, [sp, #32]
  40682c:	ldp	x23, x24, [sp, #48]
  406830:	ldp	x25, x26, [sp, #64]
  406834:	ldr	x27, [sp, #80]
  406838:	ldp	x29, x30, [sp], #112
  40683c:	ret
  406840:	mov	x25, x20
  406844:	mov	x1, x22
  406848:	sub	w26, w19, #0x1
  40684c:	ldr	x27, [x25], #8
  406850:	mov	x0, x27
  406854:	bl	4021c0 <strcmp@plt>
  406858:	cbnz	w0, 406874 <ferror@plt+0x43f4>
  40685c:	cbnz	w26, 406864 <ferror@plt+0x43e4>
  406860:	bl	40868c <ferror@plt+0x620c>
  406864:	ldr	x1, [x20, #8]
  406868:	cbz	x21, 4068b4 <ferror@plt+0x4434>
  40686c:	mov	x0, x22
  406870:	bl	408710 <ferror@plt+0x6290>
  406874:	mov	x1, x23
  406878:	mov	x0, x27
  40687c:	bl	4021c0 <strcmp@plt>
  406880:	cbnz	w0, 4068bc <ferror@plt+0x443c>
  406884:	cbz	w26, 406860 <ferror@plt+0x43e0>
  406888:	ldr	w1, [x24]
  40688c:	ldr	x0, [x20, #8]
  406890:	cbz	w1, 4068a0 <ferror@plt+0x4420>
  406894:	mov	x1, x0
  406898:	mov	x0, x23
  40689c:	b	406870 <ferror@plt+0x43f0>
  4068a0:	bl	402020 <atoi@plt>
  4068a4:	str	w0, [x24]
  4068a8:	sub	w19, w26, #0x1
  4068ac:	add	x20, x25, #0x8
  4068b0:	b	4067f8 <ferror@plt+0x4378>
  4068b4:	mov	x21, x1
  4068b8:	b	4068a8 <ferror@plt+0x4428>
  4068bc:	mov	x25, x20
  4068c0:	mov	w26, w19
  4068c4:	b	4068a8 <ferror@plt+0x4428>
  4068c8:	adrp	x0, 428000 <stdin@@GLIBC_2.17+0x3c80>
  4068cc:	adrp	x20, 424000 <ferror@plt+0x21b80>
  4068d0:	adrp	x22, 424000 <ferror@plt+0x21b80>
  4068d4:	add	x20, x20, #0x328
  4068d8:	ldr	w0, [x0, #3676]
  4068dc:	bl	40ae70 <ferror@plt+0x89f0>
  4068e0:	adrp	x0, 428000 <stdin@@GLIBC_2.17+0x3c80>
  4068e4:	ldr	w0, [x0, #3696]
  4068e8:	cbnz	w0, 406994 <ferror@plt+0x4514>
  4068ec:	adrp	x0, 428000 <stdin@@GLIBC_2.17+0x3c80>
  4068f0:	mov	w2, #0x4                   	// #4
  4068f4:	mov	w1, #0x7                   	// #7
  4068f8:	ldr	w0, [x0, #3684]
  4068fc:	cmp	w0, #0x0
  406900:	mov	w0, #0x2                   	// #2
  406904:	csel	w2, w2, w0, ne  // ne = any
  406908:	mov	x0, x20
  40690c:	bl	40cf10 <ferror@plt+0xaa90>
  406910:	tbz	w0, #31, 406928 <ferror@plt+0x44a8>
  406914:	adrp	x0, 40e000 <ferror@plt+0xbb80>
  406918:	add	x0, x0, #0x8bb
  40691c:	bl	401ee0 <perror@plt>
  406920:	mov	w0, #0x1                   	// #1
  406924:	bl	401ec0 <exit@plt>
  406928:	bl	40aed4 <ferror@plt+0x8a54>
  40692c:	tst	w0, #0xff
  406930:	b.ne	406960 <ferror@plt+0x44e0>  // b.any
  406934:	adrp	x0, 40f000 <ferror@plt+0xcb80>
  406938:	add	x0, x0, #0x43d
  40693c:	bl	4023e0 <printf@plt>
  406940:	ldr	w0, [sp, #108]
  406944:	cmp	w0, #0x1
  406948:	b.ne	406958 <ferror@plt+0x44d8>  // b.any
  40694c:	adrp	x0, 40f000 <ferror@plt+0xcb80>
  406950:	add	x0, x0, #0x44b
  406954:	bl	4023e0 <printf@plt>
  406958:	mov	w0, #0xa                   	// #10
  40695c:	bl	402420 <putchar@plt>
  406960:	adrp	x1, 407000 <ferror@plt+0x4b80>
  406964:	add	x2, sp, #0x6c
  406968:	add	x1, x1, #0x3ec
  40696c:	mov	x0, x20
  406970:	mov	w3, #0x0                   	// #0
  406974:	bl	40d340 <ferror@plt+0xaec0>
  406978:	tbz	w0, #31, 406a34 <ferror@plt+0x45b4>
  40697c:	adrp	x0, 424000 <ferror@plt+0x21b80>
  406980:	ldr	x1, [x0, #880]
  406984:	adrp	x0, 40f000 <ferror@plt+0xcb80>
  406988:	add	x0, x0, #0x456
  40698c:	bl	401eb0 <fputs@plt>
  406990:	b	406920 <ferror@plt+0x44a0>
  406994:	mov	x0, x20
  406998:	mov	w2, #0x2                   	// #2
  40699c:	mov	w1, #0x0                   	// #0
  4069a0:	bl	40d0d0 <ferror@plt+0xac50>
  4069a4:	tbnz	w0, #31, 406914 <ferror@plt+0x4494>
  4069a8:	bl	40aed4 <ferror@plt+0x8a54>
  4069ac:	tst	w0, #0xff
  4069b0:	b.ne	4069c8 <ferror@plt+0x4548>  // b.any
  4069b4:	adrp	x1, 40f000 <ferror@plt+0xcb80>
  4069b8:	adrp	x0, 40f000 <ferror@plt+0xcb80>
  4069bc:	add	x1, x1, #0x3a
  4069c0:	add	x0, x0, #0x468
  4069c4:	bl	4023e0 <printf@plt>
  4069c8:	ldr	x2, [x22, #888]
  4069cc:	adrp	x21, 407000 <ferror@plt+0x4b80>
  4069d0:	add	x21, x21, #0x250
  4069d4:	mov	x0, x20
  4069d8:	mov	x1, x21
  4069dc:	mov	w3, #0x0                   	// #0
  4069e0:	bl	40d340 <ferror@plt+0xaec0>
  4069e4:	tbz	w0, #31, 4069fc <ferror@plt+0x457c>
  4069e8:	adrp	x0, 424000 <ferror@plt+0x21b80>
  4069ec:	ldr	x1, [x0, #880]
  4069f0:	adrp	x0, 40e000 <ferror@plt+0xbb80>
  4069f4:	add	x0, x0, #0x8d4
  4069f8:	b	40698c <ferror@plt+0x450c>
  4069fc:	mov	x0, x20
  406a00:	mov	w2, #0x4                   	// #4
  406a04:	mov	w1, #0x0                   	// #0
  406a08:	bl	40d0d0 <ferror@plt+0xac50>
  406a0c:	tbz	w0, #31, 406a1c <ferror@plt+0x459c>
  406a10:	adrp	x0, 40f000 <ferror@plt+0xcb80>
  406a14:	add	x0, x0, #0x477
  406a18:	b	40691c <ferror@plt+0x449c>
  406a1c:	ldr	x2, [x22, #888]
  406a20:	mov	x1, x21
  406a24:	mov	x0, x20
  406a28:	mov	w3, #0x0                   	// #0
  406a2c:	bl	40d340 <ferror@plt+0xaec0>
  406a30:	tbnz	w0, #31, 4069e8 <ferror@plt+0x4568>
  406a34:	bl	40ae78 <ferror@plt+0x89f8>
  406a38:	ldr	x0, [x22, #888]
  406a3c:	bl	4022d0 <fflush@plt>
  406a40:	b	406820 <ferror@plt+0x43a0>
  406a44:	stp	x29, x30, [sp, #-64]!
  406a48:	mov	x29, sp
  406a4c:	stp	x19, x20, [sp, #16]
  406a50:	mov	x19, x0
  406a54:	stp	x21, x22, [sp, #32]
  406a58:	and	w22, w3, #0xffff
  406a5c:	mov	w21, w2
  406a60:	mov	w2, #0x3                   	// #3
  406a64:	str	x23, [sp, #48]
  406a68:	and	w23, w1, #0xffff
  406a6c:	mov	w1, #0x420                 	// #1056
  406a70:	bl	40dd2c <ferror@plt+0xb8ac>
  406a74:	mov	x20, x0
  406a78:	mov	w3, w21
  406a7c:	mov	x0, x19
  406a80:	mov	w2, #0x1                   	// #1
  406a84:	mov	w1, #0x420                 	// #1056
  406a88:	bl	40dbe4 <ferror@plt+0xb764>
  406a8c:	mov	w3, w23
  406a90:	mov	x0, x19
  406a94:	mov	w2, #0x2                   	// #2
  406a98:	mov	w1, #0x420                 	// #1056
  406a9c:	bl	40dbc4 <ferror@plt+0xb744>
  406aa0:	mov	w3, w22
  406aa4:	mov	w2, #0x3                   	// #3
  406aa8:	mov	x0, x19
  406aac:	mov	w1, #0x420                 	// #1056
  406ab0:	bl	40dbc4 <ferror@plt+0xb744>
  406ab4:	mov	x1, x20
  406ab8:	mov	x0, x19
  406abc:	bl	40dd64 <ferror@plt+0xb8e4>
  406ac0:	mov	w0, #0x0                   	// #0
  406ac4:	ldp	x19, x20, [sp, #16]
  406ac8:	ldp	x21, x22, [sp, #32]
  406acc:	ldr	x23, [sp, #48]
  406ad0:	ldp	x29, x30, [sp], #64
  406ad4:	ret
  406ad8:	sub	sp, sp, #0x4a0
  406adc:	stp	x29, x30, [sp]
  406ae0:	mov	x29, sp
  406ae4:	stp	x19, x20, [sp, #16]
  406ae8:	mov	w20, w1
  406aec:	mov	x19, x2
  406af0:	mov	w1, #0x0                   	// #0
  406af4:	mov	x2, #0x420                 	// #1056
  406af8:	stp	x21, x22, [sp, #32]
  406afc:	mov	w21, w0
  406b00:	add	x0, sp, #0x80
  406b04:	stp	x23, x24, [sp, #48]
  406b08:	mov	w22, #0xffffffff            	// #-1
  406b0c:	mov	w23, #0x0                   	// #0
  406b10:	stp	x25, x26, [sp, #64]
  406b14:	mov	w24, #0x0                   	// #0
  406b18:	mov	w26, #0x0                   	// #0
  406b1c:	stp	x27, x28, [sp, #80]
  406b20:	bl	4020a0 <memset@plt>
  406b24:	mov	w0, #0x20                  	// #32
  406b28:	str	w0, [sp, #128]
  406b2c:	mov	w0, #0x1                   	// #1
  406b30:	adrp	x27, 40f000 <ferror@plt+0xcb80>
  406b34:	add	x27, x27, #0x497
  406b38:	strh	w21, [sp, #132]
  406b3c:	mov	w21, w22
  406b40:	strh	w0, [sp, #134]
  406b44:	mov	w0, #0x7                   	// #7
  406b48:	mov	x25, #0x0                   	// #0
  406b4c:	stp	wzr, wzr, [sp, #120]
  406b50:	strb	w0, [sp, #144]
  406b54:	adrp	x0, 40e000 <ferror@plt+0xbb80>
  406b58:	add	x0, x0, #0x77a
  406b5c:	str	x0, [sp, #96]
  406b60:	cmp	w20, #0x0
  406b64:	b.gt	406b8c <ferror@plt+0x470c>
  406b68:	cmp	x25, #0x0
  406b6c:	ccmn	w21, #0x1, #0x4, ne  // ne = any
  406b70:	b.ne	406dc4 <ferror@plt+0x4944>  // b.any
  406b74:	adrp	x0, 424000 <ferror@plt+0x21b80>
  406b78:	ldr	x1, [x0, #880]
  406b7c:	adrp	x0, 40f000 <ferror@plt+0xcb80>
  406b80:	add	x0, x0, #0x4d2
  406b84:	bl	401eb0 <fputs@plt>
  406b88:	b	406dec <ferror@plt+0x496c>
  406b8c:	ldr	x1, [sp, #96]
  406b90:	ldr	x28, [x19]
  406b94:	mov	x0, x28
  406b98:	bl	4021c0 <strcmp@plt>
  406b9c:	cbnz	w0, 406bc4 <ferror@plt+0x4744>
  406ba0:	add	x0, x19, #0x8
  406ba4:	subs	w20, w20, #0x1
  406ba8:	b.ne	406bb0 <ferror@plt+0x4730>  // b.any
  406bac:	bl	40868c <ferror@plt+0x620c>
  406bb0:	ldr	x25, [x19, #8]
  406bb4:	mov	x19, x0
  406bb8:	sub	w20, w20, #0x1
  406bbc:	add	x19, x19, #0x8
  406bc0:	b	406b60 <ferror@plt+0x46e0>
  406bc4:	mov	x1, x27
  406bc8:	mov	x0, x28
  406bcc:	bl	4021c0 <strcmp@plt>
  406bd0:	cbnz	w0, 406c30 <ferror@plt+0x47b0>
  406bd4:	add	x28, x19, #0x8
  406bd8:	subs	w20, w20, #0x1
  406bdc:	b.eq	406bac <ferror@plt+0x472c>  // b.none
  406be0:	ldr	x21, [x19, #8]
  406be4:	mov	w1, #0x2d                  	// #45
  406be8:	mov	x0, x21
  406bec:	bl	402290 <strchr@plt>
  406bf0:	cbz	x0, 406c20 <ferror@plt+0x47a0>
  406bf4:	mov	x22, x0
  406bf8:	orr	w23, w23, #0x8
  406bfc:	strb	wzr, [x22], #1
  406c00:	ldr	x0, [x19, #8]
  406c04:	bl	402020 <atoi@plt>
  406c08:	sxth	w21, w0
  406c0c:	mov	x0, x22
  406c10:	bl	402020 <atoi@plt>
  406c14:	sxth	w22, w0
  406c18:	mov	x19, x28
  406c1c:	b	406bb8 <ferror@plt+0x4738>
  406c20:	mov	x0, x21
  406c24:	bl	402020 <atoi@plt>
  406c28:	sxth	w21, w0
  406c2c:	b	406c18 <ferror@plt+0x4798>
  406c30:	adrp	x1, 40e000 <ferror@plt+0xbb80>
  406c34:	mov	x0, x28
  406c38:	add	x1, x1, #0x7be
  406c3c:	bl	4021c0 <strcmp@plt>
  406c40:	cbnz	w0, 406c4c <ferror@plt+0x47cc>
  406c44:	orr	w24, w24, #0x2
  406c48:	b	406bb8 <ferror@plt+0x4738>
  406c4c:	adrp	x1, 40e000 <ferror@plt+0xbb80>
  406c50:	mov	x0, x28
  406c54:	add	x1, x1, #0x7c3
  406c58:	bl	4021c0 <strcmp@plt>
  406c5c:	cbnz	w0, 406c68 <ferror@plt+0x47e8>
  406c60:	orr	w24, w24, #0x1
  406c64:	b	406bb8 <ferror@plt+0x4738>
  406c68:	adrp	x1, 40f000 <ferror@plt+0xcb80>
  406c6c:	mov	x0, x28
  406c70:	add	x1, x1, #0x496
  406c74:	bl	4021c0 <strcmp@plt>
  406c78:	cbnz	w0, 406c84 <ferror@plt+0x4804>
  406c7c:	orr	w23, w23, #0x2
  406c80:	b	406bb8 <ferror@plt+0x4738>
  406c84:	adrp	x1, 40f000 <ferror@plt+0xcb80>
  406c88:	mov	x0, x28
  406c8c:	add	x1, x1, #0x49b
  406c90:	bl	4021c0 <strcmp@plt>
  406c94:	cbnz	w0, 406ca0 <ferror@plt+0x4820>
  406c98:	orr	w23, w23, #0x4
  406c9c:	b	406bb8 <ferror@plt+0x4738>
  406ca0:	adrp	x1, 40f000 <ferror@plt+0xcb80>
  406ca4:	mov	x0, x28
  406ca8:	add	x1, x1, #0x4a4
  406cac:	bl	4021c0 <strcmp@plt>
  406cb0:	cbnz	w0, 406d9c <ferror@plt+0x491c>
  406cb4:	cmp	w20, #0x1
  406cb8:	b.eq	406bac <ferror@plt+0x472c>  // b.none
  406cbc:	ldr	x0, [x19, #8]
  406cc0:	adrp	x1, 40f000 <ferror@plt+0xcb80>
  406cc4:	add	x1, x1, #0x453
  406cc8:	bl	4088a4 <ferror@plt+0x6424>
  406ccc:	tst	w0, #0xff
  406cd0:	b.ne	406d8c <ferror@plt+0x490c>  // b.any
  406cd4:	add	x26, x19, #0x10
  406cd8:	subs	w20, w20, #0x2
  406cdc:	b.eq	406bac <ferror@plt+0x472c>  // b.none
  406ce0:	ldr	x3, [x19, #16]
  406ce4:	mov	w1, #0x2d                  	// #45
  406ce8:	str	x3, [sp, #104]
  406cec:	mov	x0, x3
  406cf0:	bl	402290 <strchr@plt>
  406cf4:	mov	x28, x0
  406cf8:	ldr	x3, [sp, #104]
  406cfc:	cbz	x0, 406d68 <ferror@plt+0x48e8>
  406d00:	strb	wzr, [x0]
  406d04:	mov	w2, #0x0                   	// #0
  406d08:	add	x0, sp, #0x78
  406d0c:	ldr	x1, [x19, #16]
  406d10:	bl	407e54 <ferror@plt+0x59d4>
  406d14:	cbnz	w0, 406d28 <ferror@plt+0x48a8>
  406d18:	ldr	w0, [sp, #120]
  406d1c:	mov	w3, #0xffffff              	// #16777215
  406d20:	cmp	w0, w3
  406d24:	b.ls	406d38 <ferror@plt+0x48b8>  // b.plast
  406d28:	ldr	x1, [x19, #16]
  406d2c:	adrp	x0, 40f000 <ferror@plt+0xcb80>
  406d30:	add	x0, x0, #0x4b0
  406d34:	bl	4086e0 <ferror@plt+0x6260>
  406d38:	add	x1, x28, #0x1
  406d3c:	add	x0, sp, #0x7c
  406d40:	mov	w2, #0x0                   	// #0
  406d44:	bl	407e54 <ferror@plt+0x59d4>
  406d48:	cbnz	w0, 406d28 <ferror@plt+0x48a8>
  406d4c:	ldr	w0, [sp, #124]
  406d50:	mov	w3, #0xffffff              	// #16777215
  406d54:	cmp	w0, w3
  406d58:	b.hi	406d28 <ferror@plt+0x48a8>  // b.pmore
  406d5c:	mov	x19, x26
  406d60:	mov	w26, #0x1                   	// #1
  406d64:	b	406bb8 <ferror@plt+0x4738>
  406d68:	mov	x1, x3
  406d6c:	add	x0, sp, #0x78
  406d70:	mov	w2, #0x0                   	// #0
  406d74:	bl	407e54 <ferror@plt+0x59d4>
  406d78:	cbnz	w0, 406d28 <ferror@plt+0x48a8>
  406d7c:	ldr	w1, [sp, #120]
  406d80:	mov	w0, #0xffffff              	// #16777215
  406d84:	cmp	w1, w0
  406d88:	b	406d58 <ferror@plt+0x48d8>
  406d8c:	adrp	x0, 40f000 <ferror@plt+0xcb80>
  406d90:	add	x0, x0, #0x4bf
  406d94:	ldr	x1, [x19, #8]
  406d98:	b	406d34 <ferror@plt+0x48b4>
  406d9c:	mov	x0, x28
  406da0:	adrp	x1, 40e000 <ferror@plt+0xbb80>
  406da4:	add	x1, x1, #0x42e
  406da8:	bl	4088a4 <ferror@plt+0x6424>
  406dac:	tst	w0, #0xff
  406db0:	b.ne	406bb8 <ferror@plt+0x4738>  // b.any
  406db4:	subs	w20, w20, #0x1
  406db8:	b.eq	406bac <ferror@plt+0x472c>  // b.none
  406dbc:	add	x19, x19, #0x8
  406dc0:	b	406bb8 <ferror@plt+0x4738>
  406dc4:	mov	x0, x25
  406dc8:	bl	40a608 <ferror@plt+0x8188>
  406dcc:	str	w0, [sp, #148]
  406dd0:	cbnz	w0, 406e10 <ferror@plt+0x4990>
  406dd4:	adrp	x0, 424000 <ferror@plt+0x21b80>
  406dd8:	adrp	x1, 40e000 <ferror@plt+0xbb80>
  406ddc:	mov	x2, x25
  406de0:	add	x1, x1, #0x89b
  406de4:	ldr	x0, [x0, #880]
  406de8:	bl	402450 <fprintf@plt>
  406dec:	mov	w0, #0xffffffff            	// #-1
  406df0:	ldp	x29, x30, [sp]
  406df4:	ldp	x19, x20, [sp, #16]
  406df8:	ldp	x21, x22, [sp, #32]
  406dfc:	ldp	x23, x24, [sp, #48]
  406e00:	ldp	x25, x26, [sp, #64]
  406e04:	ldp	x27, x28, [sp, #80]
  406e08:	add	sp, sp, #0x4a0
  406e0c:	ret
  406e10:	cmp	w21, #0xfff
  406e14:	b.le	406e34 <ferror@plt+0x49b4>
  406e18:	adrp	x0, 424000 <ferror@plt+0x21b80>
  406e1c:	mov	w2, w21
  406e20:	adrp	x1, 40f000 <ferror@plt+0xcb80>
  406e24:	add	x1, x1, #0x4fe
  406e28:	ldr	x0, [x0, #880]
  406e2c:	bl	402450 <fprintf@plt>
  406e30:	b	406dec <ferror@plt+0x496c>
  406e34:	tbz	w23, #3, 406e84 <ferror@plt+0x4a04>
  406e38:	cmp	w22, #0xfff
  406e3c:	ccmn	w22, #0x1, #0x4, le
  406e40:	b.eq	406e4c <ferror@plt+0x49cc>  // b.none
  406e44:	cmp	w21, w22
  406e48:	b.lt	406e6c <ferror@plt+0x49ec>  // b.tstop
  406e4c:	adrp	x0, 424000 <ferror@plt+0x21b80>
  406e50:	mov	w3, w22
  406e54:	mov	w2, w21
  406e58:	adrp	x1, 40f000 <ferror@plt+0xcb80>
  406e5c:	ldr	x0, [x0, #880]
  406e60:	add	x1, x1, #0x515
  406e64:	bl	402450 <fprintf@plt>
  406e68:	b	406dec <ferror@plt+0x496c>
  406e6c:	tbz	w23, #1, 406e84 <ferror@plt+0x4a04>
  406e70:	adrp	x0, 424000 <ferror@plt+0x21b80>
  406e74:	ldr	x1, [x0, #880]
  406e78:	adrp	x0, 40f000 <ferror@plt+0xcb80>
  406e7c:	add	x0, x0, #0x533
  406e80:	b	406b84 <ferror@plt+0x4704>
  406e84:	add	x0, sp, #0x80
  406e88:	mov	w2, #0x1a                  	// #26
  406e8c:	mov	w1, #0x420                 	// #1056
  406e90:	bl	40dd2c <ferror@plt+0xb8ac>
  406e94:	mov	x19, x0
  406e98:	cbz	w24, 406eb0 <ferror@plt+0x4a30>
  406e9c:	mov	w3, w24
  406ea0:	add	x0, sp, #0x80
  406ea4:	mov	w2, #0x0                   	// #0
  406ea8:	mov	w1, #0x420                 	// #1056
  406eac:	bl	40dbc4 <ferror@plt+0xb744>
  406eb0:	and	w1, w21, #0xffff
  406eb4:	cbz	w26, 406f24 <ferror@plt+0x4aa4>
  406eb8:	ldr	w2, [sp, #120]
  406ebc:	cmn	w22, #0x1
  406ec0:	b.eq	406f1c <ferror@plt+0x4a9c>  // b.none
  406ec4:	sub	w0, w22, w1
  406ec8:	cmp	w0, #0x0
  406ecc:	b.le	406f1c <ferror@plt+0x4a9c>
  406ed0:	ldr	w20, [sp, #124]
  406ed4:	mov	w3, #0x8                   	// #8
  406ed8:	add	x0, sp, #0x80
  406edc:	bl	406a44 <ferror@plt+0x45c4>
  406ee0:	mov	w2, w20
  406ee4:	mov	w1, w22
  406ee8:	mov	w3, #0x10                  	// #16
  406eec:	add	x0, sp, #0x80
  406ef0:	bl	406a44 <ferror@plt+0x45c4>
  406ef4:	mov	x1, x19
  406ef8:	add	x0, sp, #0x80
  406efc:	bl	40dd64 <ferror@plt+0xb8e4>
  406f00:	add	x1, sp, #0x80
  406f04:	mov	x2, #0x0                   	// #0
  406f08:	adrp	x0, 424000 <ferror@plt+0x21b80>
  406f0c:	add	x0, x0, #0x328
  406f10:	bl	40d660 <ferror@plt+0xb1e0>
  406f14:	asr	w0, w0, #31
  406f18:	b	406df0 <ferror@plt+0x4970>
  406f1c:	mov	w3, #0x0                   	// #0
  406f20:	b	406eec <ferror@plt+0x4a6c>
  406f24:	strh	w23, [sp, #112]
  406f28:	add	x3, sp, #0x70
  406f2c:	strh	w1, [sp, #114]
  406f30:	add	x0, sp, #0x80
  406f34:	cmn	w22, #0x1
  406f38:	mov	w4, #0x4                   	// #4
  406f3c:	mov	w2, #0x2                   	// #2
  406f40:	mov	w1, #0x420                 	// #1056
  406f44:	b.eq	406f74 <ferror@plt+0x4af4>  // b.none
  406f48:	bl	40dafc <ferror@plt+0xb67c>
  406f4c:	strh	w22, [sp, #114]
  406f50:	ldrh	w1, [sp, #112]
  406f54:	add	x3, sp, #0x70
  406f58:	add	x0, sp, #0x80
  406f5c:	mov	w4, #0x4                   	// #4
  406f60:	and	w1, w1, #0xfffffff7
  406f64:	mov	w2, #0x2                   	// #2
  406f68:	orr	w1, w1, #0x10
  406f6c:	strh	w1, [sp, #112]
  406f70:	mov	w1, #0x420                 	// #1056
  406f74:	bl	40dafc <ferror@plt+0xb67c>
  406f78:	b	406ef4 <ferror@plt+0x4a74>
  406f7c:	stp	x29, x30, [sp, #-112]!
  406f80:	mov	x3, x0
  406f84:	mov	x29, sp
  406f88:	stp	x19, x20, [sp, #16]
  406f8c:	mov	w20, w1
  406f90:	mov	w19, w2
  406f94:	mov	x1, #0x40                  	// #64
  406f98:	adrp	x2, 40f000 <ferror@plt+0xcb80>
  406f9c:	add	x2, x2, #0x55f
  406fa0:	str	x21, [sp, #32]
  406fa4:	mov	x21, x0
  406fa8:	add	x0, sp, #0x30
  406fac:	bl	401fd0 <snprintf@plt>
  406fb0:	mov	w4, w20
  406fb4:	mov	x2, x21
  406fb8:	adrp	x3, 40f000 <ferror@plt+0xcb80>
  406fbc:	mov	w1, #0x6                   	// #6
  406fc0:	add	x3, x3, #0x565
  406fc4:	mov	w0, #0x4                   	// #4
  406fc8:	bl	40b168 <ferror@plt+0x8ce8>
  406fcc:	cmp	w20, w19
  406fd0:	b.eq	406ff0 <ferror@plt+0x4b70>  // b.none
  406fd4:	adrp	x3, 40f000 <ferror@plt+0xcb80>
  406fd8:	mov	w4, w19
  406fdc:	add	x3, x3, #0x56a
  406fe0:	add	x2, sp, #0x30
  406fe4:	mov	w1, #0x6                   	// #6
  406fe8:	mov	w0, #0x4                   	// #4
  406fec:	bl	40b168 <ferror@plt+0x8ce8>
  406ff0:	ldp	x19, x20, [sp, #16]
  406ff4:	ldr	x21, [sp, #32]
  406ff8:	ldp	x29, x30, [sp], #112
  406ffc:	ret
  407000:	stp	x29, x30, [sp, #-32]!
  407004:	adrp	x1, 40e000 <ferror@plt+0xbb80>
  407008:	add	x1, x1, #0x8e5
  40700c:	mov	x29, sp
  407010:	str	x19, [sp, #16]
  407014:	and	w19, w0, #0xffff
  407018:	mov	w0, #0x2                   	// #2
  40701c:	bl	40af44 <ferror@plt+0x8ac4>
  407020:	tbz	w19, #1, 407044 <ferror@plt+0x4bc4>
  407024:	adrp	x4, 40f000 <ferror@plt+0xcb80>
  407028:	adrp	x3, 40f000 <ferror@plt+0xcb80>
  40702c:	add	x4, x4, #0x56e
  407030:	add	x3, x3, #0x87c
  407034:	mov	x2, #0x0                   	// #0
  407038:	mov	w1, #0x6                   	// #6
  40703c:	mov	w0, #0x4                   	// #4
  407040:	bl	40b3a0 <ferror@plt+0x8f20>
  407044:	tbz	w19, #2, 407068 <ferror@plt+0x4be8>
  407048:	adrp	x4, 40f000 <ferror@plt+0xcb80>
  40704c:	adrp	x3, 40f000 <ferror@plt+0xcb80>
  407050:	add	x4, x4, #0x573
  407054:	add	x3, x3, #0x87c
  407058:	mov	x2, #0x0                   	// #0
  40705c:	mov	w1, #0x6                   	// #6
  407060:	mov	w0, #0x4                   	// #4
  407064:	bl	40b3a0 <ferror@plt+0x8f20>
  407068:	ldr	x19, [sp, #16]
  40706c:	mov	x1, #0x0                   	// #0
  407070:	ldp	x29, x30, [sp], #32
  407074:	mov	w0, #0x2                   	// #2
  407078:	b	40afac <ferror@plt+0x8b2c>
  40707c:	mov	x2, x0
  407080:	stp	x29, x30, [sp, #-112]!
  407084:	mov	x29, sp
  407088:	ldrh	w3, [x2], #4
  40708c:	add	x0, sp, #0x58
  407090:	stp	x19, x20, [sp, #16]
  407094:	sub	w3, w3, #0x4
  407098:	stp	x21, x22, [sp, #32]
  40709c:	stp	x23, x24, [sp, #48]
  4070a0:	mov	w23, w1
  4070a4:	mov	w1, #0x2                   	// #2
  4070a8:	stp	x25, x26, [sp, #64]
  4070ac:	bl	40e0d8 <ferror@plt+0xbc58>
  4070b0:	ldr	x19, [sp, #96]
  4070b4:	cbz	x19, 4070fc <ferror@plt+0x4c7c>
  4070b8:	ldrh	w21, [x19], #4
  4070bc:	adrp	x24, 424000 <ferror@plt+0x21b80>
  4070c0:	adrp	x22, 40f000 <ferror@plt+0xcb80>
  4070c4:	add	x24, x24, #0x404
  4070c8:	sub	w21, w21, #0x4
  4070cc:	add	x22, x22, #0x583
  4070d0:	mov	w1, #0x0                   	// #0
  4070d4:	mov	w25, #0x21                  	// #33
  4070d8:	cmp	w21, #0x3
  4070dc:	b.le	4070f4 <ferror@plt+0x4c74>
  4070e0:	ldrh	w0, [x19]
  4070e4:	cmp	w0, #0x3
  4070e8:	b.ls	4070f4 <ferror@plt+0x4c74>  // b.plast
  4070ec:	cmp	w0, w21
  4070f0:	b.le	407114 <ferror@plt+0x4c94>
  4070f4:	cbz	w1, 4070fc <ferror@plt+0x4c7c>
  4070f8:	bl	406798 <ferror@plt+0x4318>
  4070fc:	ldp	x19, x20, [sp, #16]
  407100:	ldp	x21, x22, [sp, #32]
  407104:	ldp	x23, x24, [sp, #48]
  407108:	ldp	x25, x26, [sp, #64]
  40710c:	ldp	x29, x30, [sp], #112
  407110:	ret
  407114:	ldrh	w0, [x19, #2]
  407118:	cmp	w0, #0x1
  40711c:	b.ne	407218 <ferror@plt+0x4d98>  // b.any
  407120:	ldr	w0, [x24]
  407124:	add	x20, x19, #0x4
  407128:	cbz	w0, 407138 <ferror@plt+0x4cb8>
  40712c:	ldrh	w2, [x20, #32]
  407130:	cmp	w0, w2
  407134:	b.ne	407218 <ferror@plt+0x4d98>  // b.any
  407138:	ldrh	w0, [x20, #34]
  40713c:	and	w0, w25, w0
  407140:	cmp	w0, #0x1
  407144:	b.eq	407218 <ferror@plt+0x4d98>  // b.none
  407148:	cbnz	w1, 407230 <ferror@plt+0x4db0>
  40714c:	mov	x1, x22
  407150:	mov	w0, w23
  407154:	mov	w2, #0x0                   	// #0
  407158:	bl	406724 <ferror@plt+0x42a4>
  40715c:	mov	x0, #0x0                   	// #0
  407160:	bl	40aef4 <ferror@plt+0x8a74>
  407164:	ldrh	w4, [x20, #32]
  407168:	mov	w0, #0x4                   	// #4
  40716c:	adrp	x3, 40f000 <ferror@plt+0xcb80>
  407170:	adrp	x2, 40f000 <ferror@plt+0xcb80>
  407174:	add	x3, x3, #0x589
  407178:	add	x2, x2, #0x497
  40717c:	mov	w1, #0x6                   	// #6
  407180:	bl	40b108 <ferror@plt+0x8c88>
  407184:	ldrh	w0, [x20, #34]
  407188:	cbz	w0, 407190 <ferror@plt+0x4d10>
  40718c:	bl	407000 <ferror@plt+0x4b80>
  407190:	ldr	x4, [x20]
  407194:	mov	w1, #0x6                   	// #6
  407198:	mov	w0, #0x4                   	// #4
  40719c:	adrp	x3, 40f000 <ferror@plt+0xcb80>
  4071a0:	adrp	x2, 40f000 <ferror@plt+0xcb80>
  4071a4:	add	x3, x3, #0x58e
  4071a8:	add	x2, x2, #0x5b1
  4071ac:	bl	40b288 <ferror@plt+0x8e08>
  4071b0:	ldr	x4, [x20, #8]
  4071b4:	adrp	x26, 40f000 <ferror@plt+0xcb80>
  4071b8:	add	x26, x26, #0x5ba
  4071bc:	mov	w1, #0x6                   	// #6
  4071c0:	mov	x3, x26
  4071c4:	mov	w0, #0x4                   	// #4
  4071c8:	adrp	x2, 40f000 <ferror@plt+0xcb80>
  4071cc:	add	x2, x2, #0x5c9
  4071d0:	bl	40b288 <ferror@plt+0x8e08>
  4071d4:	ldr	x4, [x20, #16]
  4071d8:	mov	w1, #0x6                   	// #6
  4071dc:	mov	w0, #0x4                   	// #4
  4071e0:	adrp	x3, 40f000 <ferror@plt+0xcb80>
  4071e4:	adrp	x2, 40f000 <ferror@plt+0xcb80>
  4071e8:	add	x3, x3, #0x5d4
  4071ec:	add	x2, x2, #0x5f6
  4071f0:	bl	40b288 <ferror@plt+0x8e08>
  4071f4:	ldr	x4, [x20, #24]
  4071f8:	mov	x3, x26
  4071fc:	adrp	x2, 40f000 <ferror@plt+0xcb80>
  407200:	add	x2, x2, #0x5ff
  407204:	mov	w1, #0x6                   	// #6
  407208:	mov	w0, #0x4                   	// #4
  40720c:	bl	40b288 <ferror@plt+0x8e08>
  407210:	bl	40af30 <ferror@plt+0x8ab0>
  407214:	mov	w1, #0x1                   	// #1
  407218:	ldrh	w0, [x19]
  40721c:	add	w0, w0, #0x3
  407220:	and	w0, w0, #0xfffffffc
  407224:	sub	w21, w21, w0
  407228:	add	x19, x19, w0, uxtw
  40722c:	b	4070d8 <ferror@plt+0x4c58>
  407230:	mov	x3, x22
  407234:	adrp	x4, 40f000 <ferror@plt+0xcb80>
  407238:	mov	x2, #0x0                   	// #0
  40723c:	add	x4, x4, #0xfdd
  407240:	mov	w1, #0x6                   	// #6
  407244:	mov	w0, #0x1                   	// #1
  407248:	bl	40b3a0 <ferror@plt+0x8f20>
  40724c:	b	40715c <ferror@plt+0x4cdc>
  407250:	stp	x29, x30, [sp, #-80]!
  407254:	mov	x29, sp
  407258:	ldr	w2, [x0]
  40725c:	stp	x19, x20, [sp, #16]
  407260:	subs	w2, w2, #0x1c
  407264:	b.pl	40728c <ferror@plt+0x4e0c>  // b.nfrst
  407268:	adrp	x0, 424000 <ferror@plt+0x21b80>
  40726c:	adrp	x1, 40e000 <ferror@plt+0xbb80>
  407270:	add	x1, x1, #0x90d
  407274:	ldr	x0, [x0, #880]
  407278:	bl	402450 <fprintf@plt>
  40727c:	mov	w0, #0xffffffff            	// #-1
  407280:	ldp	x19, x20, [sp, #16]
  407284:	ldp	x29, x30, [sp], #80
  407288:	ret
  40728c:	mov	x19, x0
  407290:	adrp	x0, 424000 <ferror@plt+0x21b80>
  407294:	mov	x20, x1
  407298:	ldr	w0, [x0, #1032]
  40729c:	cbz	w0, 4072ac <ferror@plt+0x4e2c>
  4072a0:	ldr	w1, [x19, #20]
  4072a4:	cmp	w0, w1
  4072a8:	b.ne	4072e8 <ferror@plt+0x4e68>  // b.any
  4072ac:	mov	w3, w2
  4072b0:	add	x0, sp, #0x20
  4072b4:	add	x2, x19, #0x1c
  4072b8:	mov	w1, #0x5                   	// #5
  4072bc:	bl	40e0d8 <ferror@plt+0xbc58>
  4072c0:	ldr	x0, [sp, #48]
  4072c4:	cbz	x0, 4072d0 <ferror@plt+0x4e50>
  4072c8:	ldr	w1, [x19, #20]
  4072cc:	bl	40707c <ferror@plt+0x4bfc>
  4072d0:	ldr	x0, [sp, #56]
  4072d4:	cbz	x0, 4072e0 <ferror@plt+0x4e60>
  4072d8:	ldr	w1, [x19, #20]
  4072dc:	bl	40707c <ferror@plt+0x4bfc>
  4072e0:	mov	x0, x20
  4072e4:	bl	4022d0 <fflush@plt>
  4072e8:	mov	w0, #0x0                   	// #0
  4072ec:	b	407280 <ferror@plt+0x4e00>
  4072f0:	stp	x29, x30, [sp, #-64]!
  4072f4:	mov	w2, #0x0                   	// #0
  4072f8:	mov	x29, sp
  4072fc:	stp	x19, x20, [sp, #16]
  407300:	mov	x19, x0
  407304:	mov	w0, w1
  407308:	stp	x23, x24, [sp, #48]
  40730c:	adrp	x23, 40e000 <ferror@plt+0xbb80>
  407310:	ldrh	w20, [x19], #4
  407314:	add	x23, x23, #0x517
  407318:	adrp	x24, 424000 <ferror@plt+0x21b80>
  40731c:	sub	w20, w20, #0x4
  407320:	stp	x21, x22, [sp, #32]
  407324:	mov	w22, #0x0                   	// #0
  407328:	adrp	x21, 40f000 <ferror@plt+0xcb80>
  40732c:	add	x21, x21, #0x87d
  407330:	mov	x1, x21
  407334:	bl	406724 <ferror@plt+0x42a4>
  407338:	cmp	w20, #0x3
  40733c:	b.le	407354 <ferror@plt+0x4ed4>
  407340:	ldrh	w0, [x19]
  407344:	cmp	w0, #0x3
  407348:	b.ls	407354 <ferror@plt+0x4ed4>  // b.plast
  40734c:	cmp	w0, w20
  407350:	b.le	407368 <ferror@plt+0x4ee8>
  407354:	ldp	x19, x20, [sp, #16]
  407358:	ldp	x21, x22, [sp, #32]
  40735c:	ldp	x23, x24, [sp, #48]
  407360:	ldp	x29, x30, [sp], #64
  407364:	b	406798 <ferror@plt+0x4318>
  407368:	ldrh	w0, [x19, #2]
  40736c:	cmp	w0, #0x2
  407370:	b.ne	4073d4 <ferror@plt+0x4f54>  // b.any
  407374:	ldrh	w1, [x19, #4]
  407378:	ldrh	w0, [x19, #6]
  40737c:	tst	x1, #0x10
  407380:	csel	w22, w22, w0, ne  // ne = any
  407384:	bl	4066e4 <ferror@plt+0x4264>
  407388:	cmn	w0, #0x1
  40738c:	b.eq	407354 <ferror@plt+0x4ed4>  // b.none
  407390:	cbz	w0, 4073d4 <ferror@plt+0x4f54>
  407394:	mov	x0, #0x0                   	// #0
  407398:	bl	40aef4 <ferror@plt+0x8a74>
  40739c:	ldrh	w2, [x19, #6]
  4073a0:	mov	x0, x23
  4073a4:	mov	w1, w22
  4073a8:	bl	406f7c <ferror@plt+0x4afc>
  4073ac:	ldrh	w0, [x19, #4]
  4073b0:	cbz	w0, 4073b8 <ferror@plt+0x4f38>
  4073b4:	bl	407000 <ferror@plt+0x4b80>
  4073b8:	bl	40af30 <ferror@plt+0x8ab0>
  4073bc:	ldr	x4, [x24, #864]
  4073c0:	mov	x3, x21
  4073c4:	mov	x2, #0x0                   	// #0
  4073c8:	mov	w1, #0x6                   	// #6
  4073cc:	mov	w0, #0x1                   	// #1
  4073d0:	bl	40b3a0 <ferror@plt+0x8f20>
  4073d4:	ldrh	w0, [x19]
  4073d8:	add	w0, w0, #0x3
  4073dc:	and	w0, w0, #0xfffffffc
  4073e0:	sub	w20, w20, w0
  4073e4:	add	x19, x19, w0, uxtw
  4073e8:	b	407338 <ferror@plt+0x4eb8>
  4073ec:	sub	sp, sp, #0x230
  4073f0:	stp	x29, x30, [sp]
  4073f4:	mov	x29, sp
  4073f8:	ldrh	w3, [x0, #4]
  4073fc:	ldr	w2, [x0]
  407400:	stp	x19, x20, [sp, #16]
  407404:	cmp	w3, #0x10
  407408:	mov	x20, x0
  40740c:	stp	x21, x22, [sp, #32]
  407410:	stp	x23, x24, [sp, #48]
  407414:	stp	x25, x26, [sp, #64]
  407418:	str	x27, [sp, #80]
  40741c:	b.eq	407440 <ferror@plt+0x4fc0>  // b.none
  407420:	ldrh	w4, [x0, #6]
  407424:	adrp	x0, 424000 <ferror@plt+0x21b80>
  407428:	adrp	x1, 40f000 <ferror@plt+0xcb80>
  40742c:	add	x1, x1, #0x60a
  407430:	ldr	x0, [x0, #880]
  407434:	bl	402450 <fprintf@plt>
  407438:	mov	w0, #0x0                   	// #0
  40743c:	b	407460 <ferror@plt+0x4fe0>
  407440:	subs	w2, w2, #0x20
  407444:	b.pl	407480 <ferror@plt+0x5000>  // b.nfrst
  407448:	adrp	x0, 424000 <ferror@plt+0x21b80>
  40744c:	adrp	x1, 40e000 <ferror@plt+0xbb80>
  407450:	add	x1, x1, #0x90d
  407454:	ldr	x0, [x0, #880]
  407458:	bl	402450 <fprintf@plt>
  40745c:	mov	w0, #0xffffffff            	// #-1
  407460:	ldp	x29, x30, [sp]
  407464:	ldp	x19, x20, [sp, #16]
  407468:	ldp	x21, x22, [sp, #32]
  40746c:	ldp	x23, x24, [sp, #48]
  407470:	ldp	x25, x26, [sp, #64]
  407474:	ldr	x27, [sp, #80]
  407478:	add	sp, sp, #0x230
  40747c:	ret
  407480:	ldrb	w0, [x0, #16]
  407484:	cmp	w0, #0x7
  407488:	b.ne	407438 <ferror@plt+0x4fb8>  // b.any
  40748c:	adrp	x0, 424000 <ferror@plt+0x21b80>
  407490:	mov	x19, x1
  407494:	add	x1, x0, #0x404
  407498:	mov	x21, x0
  40749c:	ldr	w1, [x1, #4]
  4074a0:	cbz	w1, 4074b0 <ferror@plt+0x5030>
  4074a4:	ldr	w0, [x20, #20]
  4074a8:	cmp	w1, w0
  4074ac:	b.ne	407438 <ferror@plt+0x4fb8>  // b.any
  4074b0:	mov	w3, w2
  4074b4:	add	x0, sp, #0x80
  4074b8:	add	x2, x20, #0x20
  4074bc:	mov	w1, #0x35                  	// #53
  4074c0:	bl	40e0d8 <ferror@plt+0xbc58>
  4074c4:	ldr	x0, [sp, #336]
  4074c8:	cbnz	x0, 40751c <ferror@plt+0x509c>
  4074cc:	ldr	w0, [x21, #1028]
  4074d0:	cbnz	w0, 407438 <ferror@plt+0x4fb8>
  4074d4:	bl	40aed4 <ferror@plt+0x8a54>
  4074d8:	tst	w0, #0xff
  4074dc:	b.ne	407438 <ferror@plt+0x4fb8>  // b.any
  4074e0:	adrp	x19, 424000 <ferror@plt+0x21b80>
  4074e4:	ldr	w0, [x20, #20]
  4074e8:	ldr	x21, [x19, #888]
  4074ec:	bl	40a514 <ferror@plt+0x8094>
  4074f0:	mov	x3, x0
  4074f4:	mov	w1, #0x0                   	// #0
  4074f8:	mov	x0, x21
  4074fc:	adrp	x2, 40f000 <ferror@plt+0xcb80>
  407500:	add	x2, x2, #0x87d
  407504:	bl	40b84c <ferror@plt+0x93cc>
  407508:	ldr	x1, [x19, #888]
  40750c:	adrp	x0, 40f000 <ferror@plt+0xcb80>
  407510:	add	x0, x0, #0x62b
  407514:	bl	401eb0 <fputs@plt>
  407518:	b	407438 <ferror@plt+0x4fb8>
  40751c:	ldr	w2, [x19]
  407520:	adrp	x22, 40f000 <ferror@plt+0xcb80>
  407524:	add	x22, x22, #0x87d
  407528:	cbz	w2, 407560 <ferror@plt+0x50e0>
  40752c:	cmp	w2, #0x1
  407530:	b.eq	40756c <ferror@plt+0x50ec>  // b.none
  407534:	adrp	x0, 424000 <ferror@plt+0x21b80>
  407538:	mov	x3, x22
  40753c:	mov	x2, #0x0                   	// #0
  407540:	mov	w1, #0x6                   	// #6
  407544:	ldr	x4, [x0, #864]
  407548:	mov	w0, #0x1                   	// #1
  40754c:	bl	40b3a0 <ferror@plt+0x8f20>
  407550:	adrp	x0, 424000 <ferror@plt+0x21b80>
  407554:	ldr	x0, [x0, #888]
  407558:	bl	4022d0 <fflush@plt>
  40755c:	b	407438 <ferror@plt+0x4fb8>
  407560:	ldr	w1, [x20, #20]
  407564:	bl	4072f0 <ferror@plt+0x4e70>
  407568:	b	407534 <ferror@plt+0x50b4>
  40756c:	mov	x19, x0
  407570:	ldr	w0, [x20, #20]
  407574:	adrp	x24, 40e000 <ferror@plt+0xbb80>
  407578:	adrp	x25, 40f000 <ferror@plt+0xcb80>
  40757c:	add	x24, x24, #0x517
  407580:	add	x25, x25, #0x632
  407584:	ldrh	w21, [x19], #4
  407588:	mov	w23, #0x0                   	// #0
  40758c:	mov	w20, #0x0                   	// #0
  407590:	mov	x1, x22
  407594:	sub	w21, w21, #0x4
  407598:	bl	406724 <ferror@plt+0x42a4>
  40759c:	cmp	w21, #0x3
  4075a0:	b.le	4075b8 <ferror@plt+0x5138>
  4075a4:	ldrh	w3, [x19]
  4075a8:	cmp	w3, #0x3
  4075ac:	b.ls	4075b8 <ferror@plt+0x5138>  // b.plast
  4075b0:	cmp	w21, w3
  4075b4:	b.ge	4075c0 <ferror@plt+0x5140>  // b.tcont
  4075b8:	bl	406798 <ferror@plt+0x4318>
  4075bc:	b	407534 <ferror@plt+0x50b4>
  4075c0:	ldrh	w1, [x19, #2]
  4075c4:	cmp	w1, #0x3
  4075c8:	b.ne	40766c <ferror@plt+0x51ec>  // b.any
  4075cc:	sub	w3, w3, #0x4
  4075d0:	add	x2, x19, #0x4
  4075d4:	add	x0, sp, #0x60
  4075d8:	bl	40e0d8 <ferror@plt+0xbc58>
  4075dc:	ldr	x0, [sp, #112]
  4075e0:	cbz	x0, 40766c <ferror@plt+0x51ec>
  4075e4:	ldrh	w27, [x0, #4]
  4075e8:	ldr	x0, [sp, #104]
  4075ec:	cbz	x0, 407684 <ferror@plt+0x5204>
  4075f0:	ldr	w26, [x0, #4]
  4075f4:	ldr	x0, [sp, #120]
  4075f8:	cbz	x0, 40768c <ferror@plt+0x520c>
  4075fc:	ldrh	w1, [x0, #4]
  407600:	ands	w0, w1, #0x10
  407604:	csel	w23, w23, w26, ne  // ne = any
  407608:	cmp	w0, #0x0
  40760c:	csel	w20, w20, w27, ne  // ne = any
  407610:	mov	w0, w27
  407614:	bl	4066e4 <ferror@plt+0x4264>
  407618:	cmn	w0, #0x1
  40761c:	b.eq	4075b8 <ferror@plt+0x5138>  // b.none
  407620:	cbz	w0, 40766c <ferror@plt+0x51ec>
  407624:	mov	x0, #0x0                   	// #0
  407628:	bl	40aef4 <ferror@plt+0x8a74>
  40762c:	mov	w2, w27
  407630:	mov	w1, w20
  407634:	mov	x0, x24
  407638:	bl	406f7c <ferror@plt+0x4afc>
  40763c:	mov	w2, w26
  407640:	mov	w1, w23
  407644:	mov	x0, x25
  407648:	bl	406f7c <ferror@plt+0x4afc>
  40764c:	bl	40af30 <ferror@plt+0x8ab0>
  407650:	adrp	x0, 424000 <ferror@plt+0x21b80>
  407654:	mov	x3, x22
  407658:	mov	x2, #0x0                   	// #0
  40765c:	mov	w1, #0x6                   	// #6
  407660:	ldr	x4, [x0, #864]
  407664:	mov	w0, #0x1                   	// #1
  407668:	bl	40b3a0 <ferror@plt+0x8f20>
  40766c:	ldrh	w0, [x19]
  407670:	add	w0, w0, #0x3
  407674:	and	w0, w0, #0xfffffffc
  407678:	sub	w21, w21, w0
  40767c:	add	x19, x19, w0, uxtw
  407680:	b	40759c <ferror@plt+0x511c>
  407684:	mov	w26, #0x0                   	// #0
  407688:	b	4075f4 <ferror@plt+0x5174>
  40768c:	mov	w23, w26
  407690:	mov	w20, w27
  407694:	mov	w1, #0x0                   	// #0
  407698:	b	407610 <ferror@plt+0x5190>
  40769c:	stp	x29, x30, [sp, #-32]!
  4076a0:	mov	x29, sp
  4076a4:	stp	x19, x20, [sp, #16]
  4076a8:	mov	w20, w0
  4076ac:	mov	x19, x1
  4076b0:	adrp	x0, 424000 <ferror@plt+0x21b80>
  4076b4:	add	x0, x0, #0x328
  4076b8:	bl	40a6f0 <ferror@plt+0x8270>
  4076bc:	cmp	w20, #0x0
  4076c0:	b.le	4077d0 <ferror@plt+0x5350>
  4076c4:	ldr	x0, [x19]
  4076c8:	adrp	x1, 40e000 <ferror@plt+0xbb80>
  4076cc:	add	x1, x1, #0xa4a
  4076d0:	bl	4088a4 <ferror@plt+0x6424>
  4076d4:	tst	w0, #0xff
  4076d8:	b.ne	4076f4 <ferror@plt+0x5274>  // b.any
  4076dc:	add	x2, x19, #0x8
  4076e0:	sub	w1, w20, #0x1
  4076e4:	mov	w0, #0x13                  	// #19
  4076e8:	ldp	x19, x20, [sp, #16]
  4076ec:	ldp	x29, x30, [sp], #32
  4076f0:	b	406ad8 <ferror@plt+0x4658>
  4076f4:	ldr	x0, [x19]
  4076f8:	adrp	x1, 40e000 <ferror@plt+0xbb80>
  4076fc:	add	x1, x1, #0xa5d
  407700:	bl	4088a4 <ferror@plt+0x6424>
  407704:	tst	w0, #0xff
  407708:	b.ne	40771c <ferror@plt+0x529c>  // b.any
  40770c:	add	x2, x19, #0x8
  407710:	sub	w1, w20, #0x1
  407714:	mov	w0, #0x11                  	// #17
  407718:	b	4076e8 <ferror@plt+0x5268>
  40771c:	ldr	x0, [x19]
  407720:	adrp	x1, 40f000 <ferror@plt+0xcb80>
  407724:	add	x1, x1, #0x63e
  407728:	bl	4088a4 <ferror@plt+0x6424>
  40772c:	tst	w0, #0xff
  407730:	b.ne	40774c <ferror@plt+0x52cc>  // b.any
  407734:	mov	w2, #0x0                   	// #0
  407738:	add	x1, x19, #0x8
  40773c:	sub	w0, w20, #0x1
  407740:	ldp	x19, x20, [sp, #16]
  407744:	ldp	x29, x30, [sp], #32
  407748:	b	4067b4 <ferror@plt+0x4334>
  40774c:	ldr	x0, [x19]
  407750:	adrp	x1, 40e000 <ferror@plt+0xbb80>
  407754:	add	x1, x1, #0xa68
  407758:	bl	4088a4 <ferror@plt+0x6424>
  40775c:	tst	w0, #0xff
  407760:	b.eq	407734 <ferror@plt+0x52b4>  // b.none
  407764:	ldr	x0, [x19]
  407768:	adrp	x1, 40e000 <ferror@plt+0xbb80>
  40776c:	add	x1, x1, #0xa6c
  407770:	bl	4088a4 <ferror@plt+0x6424>
  407774:	tst	w0, #0xff
  407778:	b.eq	407734 <ferror@plt+0x52b4>  // b.none
  40777c:	ldr	x0, [x19]
  407780:	adrp	x1, 40f000 <ferror@plt+0xcb80>
  407784:	add	x1, x1, #0x638
  407788:	bl	4088a4 <ferror@plt+0x6424>
  40778c:	tst	w0, #0xff
  407790:	b.ne	40779c <ferror@plt+0x531c>  // b.any
  407794:	mov	w2, #0x1                   	// #1
  407798:	b	407738 <ferror@plt+0x52b8>
  40779c:	ldr	x0, [x19]
  4077a0:	adrp	x1, 40e000 <ferror@plt+0xbb80>
  4077a4:	add	x1, x1, #0x42e
  4077a8:	bl	4088a4 <ferror@plt+0x6424>
  4077ac:	tst	w0, #0xff
  4077b0:	adrp	x0, 424000 <ferror@plt+0x21b80>
  4077b4:	b.ne	4077e0 <ferror@plt+0x5360>  // b.any
  4077b8:	ldr	x1, [x0, #880]
  4077bc:	adrp	x0, 40f000 <ferror@plt+0xcb80>
  4077c0:	add	x0, x0, #0x643
  4077c4:	bl	401eb0 <fputs@plt>
  4077c8:	mov	w0, #0xffffffff            	// #-1
  4077cc:	bl	401ec0 <exit@plt>
  4077d0:	mov	w2, #0x0                   	// #0
  4077d4:	mov	x1, #0x0                   	// #0
  4077d8:	mov	w0, #0x0                   	// #0
  4077dc:	b	407740 <ferror@plt+0x52c0>
  4077e0:	ldr	x0, [x0, #880]
  4077e4:	adrp	x1, 40f000 <ferror@plt+0xcb80>
  4077e8:	ldr	x2, [x19]
  4077ec:	add	x1, x1, #0x7a0
  4077f0:	bl	402450 <fprintf@plt>
  4077f4:	b	4077c8 <ferror@plt+0x5348>
  4077f8:	ldrh	w1, [x0, #6]
  4077fc:	cmp	w1, #0x2
  407800:	b.eq	407810 <ferror@plt+0x5390>  // b.none
  407804:	cmp	w1, #0xa
  407808:	b.eq	407844 <ferror@plt+0x53c4>  // b.none
  40780c:	ret
  407810:	ldr	w2, [x0, #8]
  407814:	ldrh	w1, [x0]
  407818:	cbnz	w2, 407824 <ferror@plt+0x53a4>
  40781c:	orr	w1, w1, #0x6
  407820:	b	40783c <ferror@plt+0x53bc>
  407824:	and	w2, w2, #0xf0
  407828:	orr	w3, w1, #0x2
  40782c:	cmp	w2, #0xe0
  407830:	mov	w4, #0xa                   	// #10
  407834:	orr	w1, w1, w4
  407838:	csel	w1, w1, w3, eq  // eq = none
  40783c:	strh	w1, [x0]
  407840:	b	40780c <ferror@plt+0x538c>
  407844:	ldr	w2, [x0, #8]
  407848:	ldrh	w1, [x0]
  40784c:	cbnz	w2, 407868 <ferror@plt+0x53e8>
  407850:	ldr	w2, [x0, #12]
  407854:	cbnz	w2, 407868 <ferror@plt+0x53e8>
  407858:	ldr	w2, [x0, #16]
  40785c:	cbnz	w2, 407868 <ferror@plt+0x53e8>
  407860:	ldr	w2, [x0, #20]
  407864:	cbz	w2, 40781c <ferror@plt+0x539c>
  407868:	ldrb	w3, [x0, #8]
  40786c:	orr	w2, w1, #0x2
  407870:	mov	w4, #0xa                   	// #10
  407874:	orr	w1, w1, w4
  407878:	cmp	w3, #0xff
  40787c:	csel	w1, w1, w2, eq  // eq = none
  407880:	b	40783c <ferror@plt+0x53bc>
  407884:	stp	x29, x30, [sp, #-32]!
  407888:	mov	x29, sp
  40788c:	stp	x19, x20, [sp, #16]
  407890:	mov	x20, x0
  407894:	ldrb	w19, [x20]
  407898:	cbnz	w19, 4078ac <ferror@plt+0x542c>
  40789c:	mov	w0, #0x0                   	// #0
  4078a0:	ldp	x19, x20, [sp, #16]
  4078a4:	ldp	x29, x30, [sp], #32
  4078a8:	ret
  4078ac:	cmp	w19, #0x2f
  4078b0:	b.eq	4078d0 <ferror@plt+0x5450>  // b.none
  4078b4:	bl	4021d0 <__ctype_b_loc@plt>
  4078b8:	ubfiz	x19, x19, #1, #8
  4078bc:	ldr	x0, [x0]
  4078c0:	ldrh	w0, [x0, x19]
  4078c4:	tbnz	w0, #13, 4078d0 <ferror@plt+0x5450>
  4078c8:	add	x20, x20, #0x1
  4078cc:	b	407894 <ferror@plt+0x5414>
  4078d0:	mov	w0, #0xffffffff            	// #-1
  4078d4:	b	4078a0 <ferror@plt+0x5420>
  4078d8:	stp	x29, x30, [sp, #-288]!
  4078dc:	mov	x4, x1
  4078e0:	mov	x3, x0
  4078e4:	mov	x29, sp
  4078e8:	stp	x19, x20, [sp, #16]
  4078ec:	add	x19, sp, #0xa0
  4078f0:	mov	x0, x19
  4078f4:	stp	x21, x22, [sp, #32]
  4078f8:	mov	x22, x1
  4078fc:	mov	x1, #0x80                  	// #128
  407900:	str	x23, [sp, #48]
  407904:	mov	x23, x2
  407908:	adrp	x2, 40f000 <ferror@plt+0xcb80>
  40790c:	add	x2, x2, #0x7d2
  407910:	bl	401fd0 <snprintf@plt>
  407914:	sub	w0, w0, #0x1
  407918:	cmp	w0, #0x7e
  40791c:	b.ls	407940 <ferror@plt+0x54c0>  // b.plast
  407920:	adrp	x0, 423000 <ferror@plt+0x20b80>
  407924:	ldr	x0, [x0, #3992]
  407928:	ldr	x1, [x0]
  40792c:	adrp	x0, 40f000 <ferror@plt+0xcb80>
  407930:	add	x0, x0, #0x7e7
  407934:	bl	401eb0 <fputs@plt>
  407938:	mov	w0, #0xffffffff            	// #-1
  40793c:	b	407aa4 <ferror@plt+0x5624>
  407940:	mov	x0, x19
  407944:	adrp	x1, 40f000 <ferror@plt+0xcb80>
  407948:	add	x1, x1, #0xe8a
  40794c:	bl	4022f0 <fopen64@plt>
  407950:	mov	x20, x0
  407954:	cbnz	x0, 40798c <ferror@plt+0x550c>
  407958:	adrp	x0, 423000 <ferror@plt+0x20b80>
  40795c:	ldr	x0, [x0, #3992]
  407960:	ldr	x20, [x0]
  407964:	bl	402400 <__errno_location@plt>
  407968:	ldr	w0, [x0]
  40796c:	bl	402130 <strerror@plt>
  407970:	mov	x3, x0
  407974:	mov	x2, x19
  407978:	mov	x0, x20
  40797c:	adrp	x1, 40f000 <ferror@plt+0xcb80>
  407980:	add	x1, x1, #0x80e
  407984:	bl	402450 <fprintf@plt>
  407988:	b	407938 <ferror@plt+0x54b8>
  40798c:	add	x21, sp, #0x50
  407990:	mov	x2, x0
  407994:	mov	w1, #0x50                  	// #80
  407998:	mov	x0, x21
  40799c:	bl	402460 <fgets@plt>
  4079a0:	cbnz	x0, 4079ec <ferror@plt+0x556c>
  4079a4:	adrp	x0, 423000 <ferror@plt+0x20b80>
  4079a8:	mov	x3, x19
  4079ac:	mov	x2, x22
  4079b0:	adrp	x1, 40f000 <ferror@plt+0xcb80>
  4079b4:	ldr	x0, [x0, #3992]
  4079b8:	add	x1, x1, #0x81c
  4079bc:	ldr	x0, [x0]
  4079c0:	bl	402450 <fprintf@plt>
  4079c4:	mov	x0, x20
  4079c8:	bl	402010 <fclose@plt>
  4079cc:	adrp	x0, 423000 <ferror@plt+0x20b80>
  4079d0:	mov	x2, x19
  4079d4:	adrp	x1, 40f000 <ferror@plt+0xcb80>
  4079d8:	add	x1, x1, #0x880
  4079dc:	ldr	x0, [x0, #3992]
  4079e0:	ldr	x0, [x0]
  4079e4:	bl	402450 <fprintf@plt>
  4079e8:	b	407938 <ferror@plt+0x54b8>
  4079ec:	mov	x0, x21
  4079f0:	mov	w1, #0xa                   	// #10
  4079f4:	bl	402290 <strchr@plt>
  4079f8:	cbz	x0, 407a00 <ferror@plt+0x5580>
  4079fc:	strb	wzr, [x0]
  407a00:	mov	x0, x20
  407a04:	bl	402010 <fclose@plt>
  407a08:	add	x1, sp, #0x48
  407a0c:	mov	x0, x21
  407a10:	mov	w2, #0x0                   	// #0
  407a14:	bl	4021e0 <strtol@plt>
  407a18:	mov	x20, x0
  407a1c:	ldr	x0, [sp, #72]
  407a20:	ldrb	w1, [x0]
  407a24:	cbnz	w1, 407a30 <ferror@plt+0x55b0>
  407a28:	cmp	x0, x21
  407a2c:	b.ne	407a54 <ferror@plt+0x55d4>  // b.any
  407a30:	adrp	x0, 423000 <ferror@plt+0x20b80>
  407a34:	adrp	x1, 40f000 <ferror@plt+0xcb80>
  407a38:	mov	x3, x19
  407a3c:	mov	x2, x21
  407a40:	ldr	x0, [x0, #3992]
  407a44:	add	x1, x1, #0x84b
  407a48:	ldr	x0, [x0]
  407a4c:	bl	402450 <fprintf@plt>
  407a50:	b	4079cc <ferror@plt+0x554c>
  407a54:	mov	x0, #0x7fffffffffffffff    	// #9223372036854775807
  407a58:	add	x0, x20, x0
  407a5c:	cmn	x0, #0x3
  407a60:	b.ls	407a9c <ferror@plt+0x561c>  // b.plast
  407a64:	bl	402400 <__errno_location@plt>
  407a68:	ldr	w0, [x0]
  407a6c:	cmp	w0, #0x22
  407a70:	b.ne	407a9c <ferror@plt+0x561c>  // b.any
  407a74:	adrp	x1, 423000 <ferror@plt+0x20b80>
  407a78:	ldr	x1, [x1, #3992]
  407a7c:	ldr	x20, [x1]
  407a80:	bl	402130 <strerror@plt>
  407a84:	adrp	x1, 40f000 <ferror@plt+0xcb80>
  407a88:	mov	x3, x0
  407a8c:	mov	x2, x19
  407a90:	add	x1, x1, #0x872
  407a94:	mov	x0, x20
  407a98:	b	407a4c <ferror@plt+0x55cc>
  407a9c:	mov	w0, #0x0                   	// #0
  407aa0:	str	x20, [x23]
  407aa4:	ldp	x19, x20, [sp, #16]
  407aa8:	ldp	x21, x22, [sp, #32]
  407aac:	ldr	x23, [sp, #48]
  407ab0:	ldp	x29, x30, [sp], #288
  407ab4:	ret
  407ab8:	and	w0, w0, #0xff
  407abc:	sub	w1, w0, #0x41
  407ac0:	and	w1, w1, #0xff
  407ac4:	cmp	w1, #0x5
  407ac8:	b.hi	407ad4 <ferror@plt+0x5654>  // b.pmore
  407acc:	sub	w0, w0, #0x37
  407ad0:	ret
  407ad4:	sub	w1, w0, #0x61
  407ad8:	and	w1, w1, #0xff
  407adc:	cmp	w1, #0x5
  407ae0:	b.hi	407aec <ferror@plt+0x566c>  // b.pmore
  407ae4:	sub	w0, w0, #0x57
  407ae8:	b	407ad0 <ferror@plt+0x5650>
  407aec:	sub	w0, w0, #0x30
  407af0:	and	w1, w0, #0xff
  407af4:	cmp	w1, #0x9
  407af8:	csinv	w0, w0, wzr, ls  // ls = plast
  407afc:	b	407ad0 <ferror@plt+0x5650>
  407b00:	cbnz	x1, 407b0c <ferror@plt+0x568c>
  407b04:	mov	w0, #0xffffffff            	// #-1
  407b08:	ret
  407b0c:	stp	x29, x30, [sp, #-48]!
  407b10:	mov	x29, sp
  407b14:	stp	x19, x20, [sp, #16]
  407b18:	mov	x20, x0
  407b1c:	mov	x19, x1
  407b20:	ldrb	w0, [x1]
  407b24:	cbz	w0, 407b84 <ferror@plt+0x5704>
  407b28:	add	x1, sp, #0x28
  407b2c:	mov	x0, x19
  407b30:	bl	4021e0 <strtol@plt>
  407b34:	ldr	x1, [sp, #40]
  407b38:	cbz	x1, 407b84 <ferror@plt+0x5704>
  407b3c:	cmp	x1, x19
  407b40:	b.eq	407b84 <ferror@plt+0x5704>  // b.none
  407b44:	ldrb	w1, [x1]
  407b48:	cbnz	w1, 407b84 <ferror@plt+0x5704>
  407b4c:	mov	x1, #0x7fffffffffffffff    	// #9223372036854775807
  407b50:	add	x1, x0, x1
  407b54:	cmn	x1, #0x3
  407b58:	b.hi	407b84 <ferror@plt+0x5704>  // b.pmore
  407b5c:	mov	x1, #0x80000000            	// #2147483648
  407b60:	add	x1, x0, x1
  407b64:	mov	x2, #0xffffffff            	// #4294967295
  407b68:	cmp	x1, x2
  407b6c:	b.hi	407b84 <ferror@plt+0x5704>  // b.pmore
  407b70:	str	w0, [x20]
  407b74:	mov	w0, #0x0                   	// #0
  407b78:	ldp	x19, x20, [sp, #16]
  407b7c:	ldp	x29, x30, [sp], #48
  407b80:	ret
  407b84:	mov	w0, #0xffffffff            	// #-1
  407b88:	b	407b78 <ferror@plt+0x56f8>
  407b8c:	rev	w1, w0
  407b90:	neg	w0, w1
  407b94:	bics	w0, w0, w1
  407b98:	b.eq	407bac <ferror@plt+0x572c>  // b.none
  407b9c:	mov	w0, #0xffffffff            	// #-1
  407ba0:	b	407bb0 <ferror@plt+0x5730>
  407ba4:	add	w0, w0, #0x1
  407ba8:	lsl	w1, w1, #1
  407bac:	cbnz	w1, 407ba4 <ferror@plt+0x5724>
  407bb0:	ret
  407bb4:	cbnz	x1, 407bd0 <ferror@plt+0x5750>
  407bb8:	mov	w0, #0xffffffff            	// #-1
  407bbc:	ret
  407bc0:	mov	w0, #0xffffffff            	// #-1
  407bc4:	ldp	x19, x20, [sp, #16]
  407bc8:	ldp	x29, x30, [sp], #48
  407bcc:	ret
  407bd0:	stp	x29, x30, [sp, #-48]!
  407bd4:	mov	x29, sp
  407bd8:	stp	x19, x20, [sp, #16]
  407bdc:	mov	x20, x0
  407be0:	mov	x19, x1
  407be4:	ldrb	w0, [x1]
  407be8:	cbz	w0, 407bc0 <ferror@plt+0x5740>
  407bec:	add	x1, sp, #0x28
  407bf0:	mov	x0, x19
  407bf4:	bl	401e90 <strtoul@plt>
  407bf8:	ldr	x1, [sp, #40]
  407bfc:	cbz	x1, 407bc0 <ferror@plt+0x5740>
  407c00:	cmp	x1, x19
  407c04:	b.eq	407bc0 <ferror@plt+0x5740>  // b.none
  407c08:	ldrb	w1, [x1]
  407c0c:	cbnz	w1, 407bc0 <ferror@plt+0x5740>
  407c10:	mov	x1, #0xffffffff            	// #4294967295
  407c14:	cmp	x0, x1
  407c18:	b.hi	407bc0 <ferror@plt+0x5740>  // b.pmore
  407c1c:	str	w0, [x20]
  407c20:	mov	w0, #0x0                   	// #0
  407c24:	b	407bc4 <ferror@plt+0x5744>
  407c28:	stp	x29, x30, [sp, #-80]!
  407c2c:	mov	x29, sp
  407c30:	stp	x19, x20, [sp, #16]
  407c34:	mov	x20, x1
  407c38:	mov	w1, #0x2e                  	// #46
  407c3c:	stp	x21, x22, [sp, #32]
  407c40:	mov	x21, x0
  407c44:	mov	x22, x2
  407c48:	mov	x0, x20
  407c4c:	str	d8, [sp, #48]
  407c50:	bl	402290 <strchr@plt>
  407c54:	add	x1, sp, #0x48
  407c58:	cbz	x0, 407d40 <ferror@plt+0x58c0>
  407c5c:	mov	x0, x20
  407c60:	bl	401f10 <strtod@plt>
  407c64:	fcmpe	d0, #0.0
  407c68:	fmov	d8, d0
  407c6c:	b.pl	407c88 <ferror@plt+0x5808>  // b.nfrst
  407c70:	mov	w0, #0xffffffff            	// #-1
  407c74:	ldp	x19, x20, [sp, #16]
  407c78:	ldp	x21, x22, [sp, #32]
  407c7c:	ldr	d8, [sp, #48]
  407c80:	ldp	x29, x30, [sp], #80
  407c84:	ret
  407c88:	ldr	x0, [sp, #72]
  407c8c:	cbz	x0, 407c70 <ferror@plt+0x57f0>
  407c90:	cmp	x0, x20
  407c94:	b.eq	407c70 <ferror@plt+0x57f0>  // b.none
  407c98:	mov	x0, #0x7ff0000000000000    	// #9218868437227405312
  407c9c:	fmov	d0, x0
  407ca0:	fcmp	d8, d0
  407ca4:	b.ne	407cb8 <ferror@plt+0x5838>  // b.any
  407ca8:	bl	402400 <__errno_location@plt>
  407cac:	ldr	w0, [x0]
  407cb0:	cmp	w0, #0x22
  407cb4:	b.eq	407c70 <ferror@plt+0x57f0>  // b.none
  407cb8:	ldr	x19, [sp, #72]
  407cbc:	cmp	x19, x20
  407cc0:	b.eq	407c70 <ferror@plt+0x57f0>  // b.none
  407cc4:	mov	w0, #0x1                   	// #1
  407cc8:	str	w0, [x22]
  407ccc:	ldrb	w0, [x19]
  407cd0:	cbz	w0, 407d24 <ferror@plt+0x58a4>
  407cd4:	str	wzr, [x22]
  407cd8:	adrp	x1, 40f000 <ferror@plt+0xcb80>
  407cdc:	mov	x0, x19
  407ce0:	add	x1, x1, #0x87e
  407ce4:	bl	4020e0 <strcasecmp@plt>
  407ce8:	cbz	w0, 407d14 <ferror@plt+0x5894>
  407cec:	adrp	x1, 40f000 <ferror@plt+0xcb80>
  407cf0:	mov	x0, x19
  407cf4:	add	x1, x1, #0x895
  407cf8:	bl	4020e0 <strcasecmp@plt>
  407cfc:	cbz	w0, 407d14 <ferror@plt+0x5894>
  407d00:	adrp	x1, 40f000 <ferror@plt+0xcb80>
  407d04:	mov	x0, x19
  407d08:	add	x1, x1, #0x89a
  407d0c:	bl	4020e0 <strcasecmp@plt>
  407d10:	cbnz	w0, 407d80 <ferror@plt+0x5900>
  407d14:	mov	x0, #0x400000000000        	// #70368744177664
  407d18:	movk	x0, #0x408f, lsl #48
  407d1c:	fmov	d0, x0
  407d20:	fmul	d8, d8, d0
  407d24:	fcvtzu	w1, d8
  407d28:	ucvtf	d0, w1
  407d2c:	fcmpe	d0, d8
  407d30:	b.mi	407dc0 <ferror@plt+0x5940>  // b.first
  407d34:	mov	w0, #0x0                   	// #0
  407d38:	str	w1, [x21]
  407d3c:	b	407c74 <ferror@plt+0x57f4>
  407d40:	mov	x0, x20
  407d44:	mov	w2, #0x0                   	// #0
  407d48:	bl	401e90 <strtoul@plt>
  407d4c:	mov	x19, x0
  407d50:	ldr	x0, [sp, #72]
  407d54:	cbz	x0, 407c70 <ferror@plt+0x57f0>
  407d58:	cmp	x0, x20
  407d5c:	b.eq	407c70 <ferror@plt+0x57f0>  // b.none
  407d60:	cmn	x19, #0x1
  407d64:	b.ne	407d78 <ferror@plt+0x58f8>  // b.any
  407d68:	bl	402400 <__errno_location@plt>
  407d6c:	ldr	w0, [x0]
  407d70:	cmp	w0, #0x22
  407d74:	b.eq	407c70 <ferror@plt+0x57f0>  // b.none
  407d78:	ucvtf	d8, x19
  407d7c:	b	407cb8 <ferror@plt+0x5838>
  407d80:	adrp	x1, 40f000 <ferror@plt+0xcb80>
  407d84:	mov	x0, x19
  407d88:	add	x1, x1, #0xbef
  407d8c:	bl	4020e0 <strcasecmp@plt>
  407d90:	cbz	w0, 407d24 <ferror@plt+0x58a4>
  407d94:	adrp	x1, 40f000 <ferror@plt+0xcb80>
  407d98:	mov	x0, x19
  407d9c:	add	x1, x1, #0x894
  407da0:	bl	4020e0 <strcasecmp@plt>
  407da4:	cbz	w0, 407d24 <ferror@plt+0x58a4>
  407da8:	adrp	x1, 40f000 <ferror@plt+0xcb80>
  407dac:	mov	x0, x19
  407db0:	add	x1, x1, #0x899
  407db4:	bl	4020e0 <strcasecmp@plt>
  407db8:	cbz	w0, 407d24 <ferror@plt+0x58a4>
  407dbc:	b	407c70 <ferror@plt+0x57f0>
  407dc0:	add	w1, w1, #0x1
  407dc4:	b	407d34 <ferror@plt+0x58b4>
  407dc8:	cbnz	x1, 407de8 <ferror@plt+0x5968>
  407dcc:	mov	w0, #0xffffffff            	// #-1
  407dd0:	ret
  407dd4:	mov	w0, #0xffffffff            	// #-1
  407dd8:	ldp	x19, x20, [sp, #16]
  407ddc:	ldr	x21, [sp, #32]
  407de0:	ldp	x29, x30, [sp], #64
  407de4:	ret
  407de8:	stp	x29, x30, [sp, #-64]!
  407dec:	mov	x29, sp
  407df0:	stp	x19, x20, [sp, #16]
  407df4:	mov	x19, x1
  407df8:	str	x21, [sp, #32]
  407dfc:	mov	x21, x0
  407e00:	ldrb	w0, [x1]
  407e04:	cbz	w0, 407dd4 <ferror@plt+0x5954>
  407e08:	add	x1, sp, #0x38
  407e0c:	mov	x0, x19
  407e10:	bl	4022a0 <strtoull@plt>
  407e14:	mov	x20, x0
  407e18:	ldr	x0, [sp, #56]
  407e1c:	cbz	x0, 407dd4 <ferror@plt+0x5954>
  407e20:	cmp	x0, x19
  407e24:	b.eq	407dd4 <ferror@plt+0x5954>  // b.none
  407e28:	ldrb	w0, [x0]
  407e2c:	cbnz	w0, 407dd4 <ferror@plt+0x5954>
  407e30:	cmn	x20, #0x1
  407e34:	b.ne	407e48 <ferror@plt+0x59c8>  // b.any
  407e38:	bl	402400 <__errno_location@plt>
  407e3c:	ldr	w0, [x0]
  407e40:	cmp	w0, #0x22
  407e44:	b.eq	407dd4 <ferror@plt+0x5954>  // b.none
  407e48:	mov	w0, #0x0                   	// #0
  407e4c:	str	x20, [x21]
  407e50:	b	407dd8 <ferror@plt+0x5958>
  407e54:	b	407bb4 <ferror@plt+0x5734>
  407e58:	cbnz	x1, 407e74 <ferror@plt+0x59f4>
  407e5c:	mov	w0, #0xffffffff            	// #-1
  407e60:	ret
  407e64:	mov	w0, #0xffffffff            	// #-1
  407e68:	ldp	x19, x20, [sp, #16]
  407e6c:	ldp	x29, x30, [sp], #48
  407e70:	ret
  407e74:	stp	x29, x30, [sp, #-48]!
  407e78:	mov	x29, sp
  407e7c:	stp	x19, x20, [sp, #16]
  407e80:	mov	x20, x0
  407e84:	mov	x19, x1
  407e88:	ldrb	w0, [x1]
  407e8c:	cbz	w0, 407e64 <ferror@plt+0x59e4>
  407e90:	add	x1, sp, #0x28
  407e94:	mov	x0, x19
  407e98:	bl	401e90 <strtoul@plt>
  407e9c:	ldr	x1, [sp, #40]
  407ea0:	cbz	x1, 407e64 <ferror@plt+0x59e4>
  407ea4:	cmp	x1, x19
  407ea8:	b.eq	407e64 <ferror@plt+0x59e4>  // b.none
  407eac:	ldrb	w1, [x1]
  407eb0:	cbnz	w1, 407e64 <ferror@plt+0x59e4>
  407eb4:	mov	x1, #0xffff                	// #65535
  407eb8:	cmp	x0, x1
  407ebc:	b.hi	407e64 <ferror@plt+0x59e4>  // b.pmore
  407ec0:	strh	w0, [x20]
  407ec4:	mov	w0, #0x0                   	// #0
  407ec8:	b	407e68 <ferror@plt+0x59e8>
  407ecc:	cbnz	x1, 407ee8 <ferror@plt+0x5a68>
  407ed0:	mov	w0, #0xffffffff            	// #-1
  407ed4:	ret
  407ed8:	mov	w0, #0xffffffff            	// #-1
  407edc:	ldp	x19, x20, [sp, #16]
  407ee0:	ldp	x29, x30, [sp], #48
  407ee4:	ret
  407ee8:	stp	x29, x30, [sp, #-48]!
  407eec:	mov	x29, sp
  407ef0:	stp	x19, x20, [sp, #16]
  407ef4:	mov	x20, x0
  407ef8:	mov	x19, x1
  407efc:	ldrb	w0, [x1]
  407f00:	cbz	w0, 407ed8 <ferror@plt+0x5a58>
  407f04:	add	x1, sp, #0x28
  407f08:	mov	x0, x19
  407f0c:	bl	401e90 <strtoul@plt>
  407f10:	ldr	x1, [sp, #40]
  407f14:	cbz	x1, 407ed8 <ferror@plt+0x5a58>
  407f18:	cmp	x1, x19
  407f1c:	b.eq	407ed8 <ferror@plt+0x5a58>  // b.none
  407f20:	ldrb	w1, [x1]
  407f24:	cbnz	w1, 407ed8 <ferror@plt+0x5a58>
  407f28:	cmp	x0, #0xff
  407f2c:	b.hi	407ed8 <ferror@plt+0x5a58>  // b.pmore
  407f30:	strb	w0, [x20]
  407f34:	mov	w0, #0x0                   	// #0
  407f38:	b	407edc <ferror@plt+0x5a5c>
  407f3c:	stp	x29, x30, [sp, #-64]!
  407f40:	mov	x29, sp
  407f44:	stp	x19, x20, [sp, #16]
  407f48:	mov	x19, x1
  407f4c:	stp	x21, x22, [sp, #32]
  407f50:	mov	x21, x0
  407f54:	mov	w22, w2
  407f58:	bl	402400 <__errno_location@plt>
  407f5c:	str	wzr, [x0]
  407f60:	cbnz	x19, 407f78 <ferror@plt+0x5af8>
  407f64:	mov	w0, #0xffffffff            	// #-1
  407f68:	ldp	x19, x20, [sp, #16]
  407f6c:	ldp	x21, x22, [sp, #32]
  407f70:	ldp	x29, x30, [sp], #64
  407f74:	ret
  407f78:	mov	x20, x0
  407f7c:	ldrb	w0, [x19]
  407f80:	cbz	w0, 407f64 <ferror@plt+0x5ae4>
  407f84:	add	x1, sp, #0x38
  407f88:	mov	w2, w22
  407f8c:	mov	x0, x19
  407f90:	bl	401f00 <strtoll@plt>
  407f94:	ldr	x1, [sp, #56]
  407f98:	cbz	x1, 407f64 <ferror@plt+0x5ae4>
  407f9c:	cmp	x1, x19
  407fa0:	b.eq	407f64 <ferror@plt+0x5ae4>  // b.none
  407fa4:	ldrb	w1, [x1]
  407fa8:	cbnz	w1, 407f64 <ferror@plt+0x5ae4>
  407fac:	mov	x1, #0x7fffffffffffffff    	// #9223372036854775807
  407fb0:	add	x1, x0, x1
  407fb4:	cmn	x1, #0x3
  407fb8:	b.ls	407fc8 <ferror@plt+0x5b48>  // b.plast
  407fbc:	ldr	w1, [x20]
  407fc0:	cmp	w1, #0x22
  407fc4:	b.eq	407f64 <ferror@plt+0x5ae4>  // b.none
  407fc8:	str	x0, [x21]
  407fcc:	mov	w0, #0x0                   	// #0
  407fd0:	b	407f68 <ferror@plt+0x5ae8>
  407fd4:	stp	x29, x30, [sp, #-64]!
  407fd8:	mov	x29, sp
  407fdc:	stp	x19, x20, [sp, #16]
  407fe0:	mov	x20, x0
  407fe4:	mov	x19, x1
  407fe8:	str	x21, [sp, #32]
  407fec:	mov	w21, w2
  407ff0:	bl	402400 <__errno_location@plt>
  407ff4:	str	wzr, [x0]
  407ff8:	cbnz	x19, 408004 <ferror@plt+0x5b84>
  407ffc:	mov	w0, #0xffffffff            	// #-1
  408000:	b	408060 <ferror@plt+0x5be0>
  408004:	ldrb	w0, [x19]
  408008:	cbz	w0, 407ffc <ferror@plt+0x5b7c>
  40800c:	add	x1, sp, #0x38
  408010:	mov	w2, w21
  408014:	mov	x0, x19
  408018:	bl	4021e0 <strtol@plt>
  40801c:	ldr	x1, [sp, #56]
  408020:	cbz	x1, 407ffc <ferror@plt+0x5b7c>
  408024:	cmp	x1, x19
  408028:	b.eq	407ffc <ferror@plt+0x5b7c>  // b.none
  40802c:	ldrb	w1, [x1]
  408030:	cbnz	w1, 407ffc <ferror@plt+0x5b7c>
  408034:	mov	x1, #0x7fffffffffffffff    	// #9223372036854775807
  408038:	add	x1, x0, x1
  40803c:	cmn	x1, #0x3
  408040:	b.hi	407ffc <ferror@plt+0x5b7c>  // b.pmore
  408044:	mov	x1, #0x80000000            	// #2147483648
  408048:	add	x1, x0, x1
  40804c:	mov	x2, #0xffffffff            	// #4294967295
  408050:	cmp	x1, x2
  408054:	b.hi	407ffc <ferror@plt+0x5b7c>  // b.pmore
  408058:	str	w0, [x20]
  40805c:	mov	w0, #0x0                   	// #0
  408060:	ldp	x19, x20, [sp, #16]
  408064:	ldr	x21, [sp, #32]
  408068:	ldp	x29, x30, [sp], #64
  40806c:	ret
  408070:	stp	x29, x30, [sp, #-48]!
  408074:	mov	x29, sp
  408078:	str	x19, [sp, #16]
  40807c:	mov	x19, x0
  408080:	add	x0, sp, #0x28
  408084:	bl	407dc8 <ferror@plt+0x5948>
  408088:	cbnz	w0, 4080a4 <ferror@plt+0x5c24>
  40808c:	ldr	x1, [sp, #40]
  408090:	lsr	x2, x1, #32
  408094:	rev	w1, w1
  408098:	rev	w2, w2
  40809c:	orr	x1, x2, x1, lsl #32
  4080a0:	str	x1, [x19]
  4080a4:	ldr	x19, [sp, #16]
  4080a8:	ldp	x29, x30, [sp], #48
  4080ac:	ret
  4080b0:	stp	x29, x30, [sp, #-48]!
  4080b4:	mov	x29, sp
  4080b8:	str	x19, [sp, #16]
  4080bc:	mov	x19, x0
  4080c0:	add	x0, sp, #0x2c
  4080c4:	bl	407e54 <ferror@plt+0x59d4>
  4080c8:	cbnz	w0, 4080d8 <ferror@plt+0x5c58>
  4080cc:	ldr	w1, [sp, #44]
  4080d0:	rev	w1, w1
  4080d4:	str	w1, [x19]
  4080d8:	ldr	x19, [sp, #16]
  4080dc:	ldp	x29, x30, [sp], #48
  4080e0:	ret
  4080e4:	stp	x29, x30, [sp, #-48]!
  4080e8:	mov	x29, sp
  4080ec:	str	x19, [sp, #16]
  4080f0:	mov	x19, x0
  4080f4:	add	x0, sp, #0x2e
  4080f8:	bl	407e58 <ferror@plt+0x59d8>
  4080fc:	cbnz	w0, 40810c <ferror@plt+0x5c8c>
  408100:	ldrh	w1, [sp, #46]
  408104:	rev16	w1, w1
  408108:	strh	w1, [x19]
  40810c:	ldr	x19, [sp, #16]
  408110:	ldp	x29, x30, [sp], #48
  408114:	ret
  408118:	stp	x29, x30, [sp, #-80]!
  40811c:	mov	x29, sp
  408120:	stp	x19, x20, [sp, #16]
  408124:	mov	x19, x1
  408128:	mov	x20, #0x0                   	// #0
  40812c:	stp	x21, x22, [sp, #32]
  408130:	mov	x21, x0
  408134:	mov	x22, #0xffff                	// #65535
  408138:	stp	x23, x24, [sp, #48]
  40813c:	add	x23, sp, #0x48
  408140:	add	x24, sp, #0x40
  408144:	mov	x1, x23
  408148:	mov	x0, x19
  40814c:	mov	w2, #0x10                  	// #16
  408150:	bl	401e90 <strtoul@plt>
  408154:	cmp	x0, x22
  408158:	b.ls	408174 <ferror@plt+0x5cf4>  // b.plast
  40815c:	mov	w0, #0xffffffff            	// #-1
  408160:	ldp	x19, x20, [sp, #16]
  408164:	ldp	x21, x22, [sp, #32]
  408168:	ldp	x23, x24, [sp, #48]
  40816c:	ldp	x29, x30, [sp], #80
  408170:	ret
  408174:	ldr	x3, [sp, #72]
  408178:	cmp	x3, x19
  40817c:	b.eq	40815c <ferror@plt+0x5cdc>  // b.none
  408180:	rev16	w2, w0
  408184:	ldrb	w0, [x3]
  408188:	strh	w2, [x24, x20, lsl #1]
  40818c:	cbz	w0, 4081ac <ferror@plt+0x5d2c>
  408190:	cmp	x20, #0x3
  408194:	b.eq	40815c <ferror@plt+0x5cdc>  // b.none
  408198:	add	x20, x20, #0x1
  40819c:	cmp	w0, #0x3a
  4081a0:	b.ne	40815c <ferror@plt+0x5cdc>  // b.any
  4081a4:	add	x19, x3, #0x1
  4081a8:	b	408144 <ferror@plt+0x5cc4>
  4081ac:	ldr	x0, [sp, #64]
  4081b0:	str	x0, [x21]
  4081b4:	mov	w0, #0x1                   	// #1
  4081b8:	b	408160 <ferror@plt+0x5ce0>
  4081bc:	sub	w0, w0, #0x2
  4081c0:	cmp	w0, #0x1a
  4081c4:	b.hi	4081d8 <ferror@plt+0x5d58>  // b.pmore
  4081c8:	adrp	x1, 40f000 <ferror@plt+0xcb80>
  4081cc:	add	x1, x1, #0xc1d
  4081d0:	ldrb	w0, [x1, w0, uxtw]
  4081d4:	ret
  4081d8:	mov	w0, #0x0                   	// #0
  4081dc:	b	4081d4 <ferror@plt+0x5d54>
  4081e0:	stp	x29, x30, [sp, #-80]!
  4081e4:	mov	x29, sp
  4081e8:	stp	x19, x20, [sp, #16]
  4081ec:	mov	w20, w2
  4081f0:	mov	x2, #0x108                 	// #264
  4081f4:	mov	x19, x0
  4081f8:	stp	x21, x22, [sp, #32]
  4081fc:	mov	x21, x1
  408200:	mov	w1, #0x0                   	// #0
  408204:	str	x23, [sp, #48]
  408208:	bl	4020a0 <memset@plt>
  40820c:	adrp	x1, 40f000 <ferror@plt+0xcb80>
  408210:	mov	x0, x21
  408214:	add	x1, x1, #0x89f
  408218:	bl	4021c0 <strcmp@plt>
  40821c:	cbnz	w0, 408280 <ferror@plt+0x5e00>
  408220:	and	w0, w20, #0xffffffef
  408224:	cmp	w0, #0xc
  408228:	b.ne	408244 <ferror@plt+0x5dc4>  // b.any
  40822c:	mov	w0, #0xffffffff            	// #-1
  408230:	ldp	x19, x20, [sp, #16]
  408234:	ldp	x21, x22, [sp, #32]
  408238:	ldr	x23, [sp, #48]
  40823c:	ldp	x29, x30, [sp], #80
  408240:	ret
  408244:	strh	w20, [x19, #6]
  408248:	and	w0, w20, #0xffff
  40824c:	bl	4081bc <ferror@plt+0x5d3c>
  408250:	mov	w1, #0x8                   	// #8
  408254:	sdiv	w0, w0, w1
  408258:	strh	w0, [x19, #2]
  40825c:	mov	w0, #0xfffffffe            	// #-2
  408260:	strh	w0, [x19, #4]
  408264:	ldrh	w0, [x19]
  408268:	orr	w0, w0, #0x1
  40826c:	strh	w0, [x19]
  408270:	mov	x0, x19
  408274:	bl	4077f8 <ferror@plt+0x5378>
  408278:	mov	w0, #0x0                   	// #0
  40827c:	b	408230 <ferror@plt+0x5db0>
  408280:	adrp	x1, 40e000 <ferror@plt+0xbb80>
  408284:	mov	x0, x21
  408288:	add	x1, x1, #0x889
  40828c:	bl	4021c0 <strcmp@plt>
  408290:	cbz	w0, 4082a8 <ferror@plt+0x5e28>
  408294:	adrp	x1, 40f000 <ferror@plt+0xcb80>
  408298:	mov	x0, x21
  40829c:	add	x1, x1, #0x8a7
  4082a0:	bl	4021c0 <strcmp@plt>
  4082a4:	cbnz	w0, 4082c4 <ferror@plt+0x5e44>
  4082a8:	and	w0, w20, #0xffffffef
  4082ac:	cmp	w0, #0xc
  4082b0:	b.eq	40822c <ferror@plt+0x5dac>  // b.none
  4082b4:	mov	w0, #0xfffffffe            	// #-2
  4082b8:	strh	w20, [x19, #6]
  4082bc:	strh	w0, [x19, #4]
  4082c0:	b	408270 <ferror@plt+0x5df0>
  4082c4:	cmp	w20, #0x11
  4082c8:	b.ne	4082f4 <ferror@plt+0x5e74>  // b.any
  4082cc:	mov	x2, x21
  4082d0:	add	x0, x19, #0x8
  4082d4:	mov	w1, #0x100                 	// #256
  4082d8:	bl	40a890 <ferror@plt+0x8410>
  4082dc:	tbnz	w0, #31, 40822c <ferror@plt+0x5dac>
  4082e0:	and	w0, w0, #0xffff
  4082e4:	strh	w0, [x19, #2]
  4082e8:	strh	w20, [x19, #6]
  4082ec:	ubfiz	w0, w0, #3, #13
  4082f0:	b	4082bc <ferror@plt+0x5e3c>
  4082f4:	mov	x0, x21
  4082f8:	mov	w1, #0x3a                  	// #58
  4082fc:	bl	402290 <strchr@plt>
  408300:	cbz	x0, 40833c <ferror@plt+0x5ebc>
  408304:	mov	w0, #0xa                   	// #10
  408308:	strh	w0, [x19, #6]
  40830c:	cmp	w20, #0x0
  408310:	ccmp	w20, #0xa, #0x4, ne  // ne = any
  408314:	b.ne	40822c <ferror@plt+0x5dac>  // b.any
  408318:	add	x2, x19, #0x8
  40831c:	mov	x1, x21
  408320:	mov	w0, #0xa                   	// #10
  408324:	bl	402250 <inet_pton@plt>
  408328:	cmp	w0, #0x0
  40832c:	b.le	40822c <ferror@plt+0x5dac>
  408330:	mov	w0, #0xffff0010            	// #-65520
  408334:	stur	w0, [x19, #2]
  408338:	b	408270 <ferror@plt+0x5df0>
  40833c:	cmp	w20, #0x1c
  408340:	b.ne	4083a0 <ferror@plt+0x5f20>  // b.any
  408344:	strh	w20, [x19, #6]
  408348:	add	x2, x19, #0x8
  40834c:	mov	x1, x21
  408350:	mov	w0, w20
  408354:	mov	x3, #0x100                 	// #256
  408358:	bl	40ba94 <ferror@plt+0x9614>
  40835c:	cmp	w0, #0x0
  408360:	b.le	40822c <ferror@plt+0x5dac>
  408364:	mov	w0, #0x4                   	// #4
  408368:	add	x2, x19, #0x4
  40836c:	movk	w0, #0x14, lsl #16
  408370:	stur	w0, [x19, #2]
  408374:	mov	x0, #0x1                   	// #1
  408378:	ldr	w1, [x2, x0, lsl #2]
  40837c:	rev	w1, w1
  408380:	tbz	w1, #8, 408390 <ferror@plt+0x5f10>
  408384:	ubfiz	w0, w0, #2, #14
  408388:	strh	w0, [x19, #2]
  40838c:	b	408270 <ferror@plt+0x5df0>
  408390:	add	x0, x0, #0x1
  408394:	cmp	x0, #0x41
  408398:	b.ne	408378 <ferror@plt+0x5ef8>  // b.any
  40839c:	b	408270 <ferror@plt+0x5df0>
  4083a0:	mov	w0, #0x2                   	// #2
  4083a4:	strh	w0, [x19, #6]
  4083a8:	tst	w20, #0xfffffffd
  4083ac:	b.ne	40822c <ferror@plt+0x5dac>  // b.any
  4083b0:	add	x20, x19, #0x8
  4083b4:	add	x23, x19, #0xb
  4083b8:	add	x22, sp, #0x48
  4083bc:	mov	x1, x22
  4083c0:	mov	x0, x21
  4083c4:	mov	w2, #0x0                   	// #0
  4083c8:	bl	401e90 <strtoul@plt>
  4083cc:	cmp	x0, #0xff
  4083d0:	b.hi	40822c <ferror@plt+0x5dac>  // b.pmore
  4083d4:	ldr	x2, [sp, #72]
  4083d8:	cmp	x2, x21
  4083dc:	b.eq	40822c <ferror@plt+0x5dac>  // b.none
  4083e0:	strb	w0, [x20]
  4083e4:	ldrb	w0, [x2]
  4083e8:	cbz	w0, 408408 <ferror@plt+0x5f88>
  4083ec:	cmp	x20, x23
  4083f0:	b.eq	40822c <ferror@plt+0x5dac>  // b.none
  4083f4:	add	x20, x20, #0x1
  4083f8:	cmp	w0, #0x2e
  4083fc:	b.ne	40822c <ferror@plt+0x5dac>  // b.any
  408400:	add	x21, x2, #0x1
  408404:	b	4083bc <ferror@plt+0x5f3c>
  408408:	mov	w0, #0xffff0004            	// #-65532
  40840c:	b	408334 <ferror@plt+0x5eb4>
  408410:	stp	x29, x30, [sp, #-320]!
  408414:	mov	w2, #0x0                   	// #0
  408418:	mov	x29, sp
  40841c:	stp	x19, x20, [sp, #16]
  408420:	mov	x20, x0
  408424:	str	x21, [sp, #32]
  408428:	mov	x21, x1
  40842c:	bl	407bb4 <ferror@plt+0x5734>
  408430:	mov	w19, w0
  408434:	cbz	w0, 408454 <ferror@plt+0x5fd4>
  408438:	mov	x1, x21
  40843c:	add	x0, sp, #0x38
  408440:	mov	w2, #0x2                   	// #2
  408444:	bl	4081e0 <ferror@plt+0x5d60>
  408448:	mov	w19, w0
  40844c:	cbz	w0, 408468 <ferror@plt+0x5fe8>
  408450:	mov	w19, #0xffffffff            	// #-1
  408454:	mov	w0, w19
  408458:	ldp	x19, x20, [sp, #16]
  40845c:	ldr	x21, [sp, #32]
  408460:	ldp	x29, x30, [sp], #320
  408464:	ret
  408468:	ldrh	w0, [sp, #62]
  40846c:	cmp	w0, #0x2
  408470:	b.ne	408450 <ferror@plt+0x5fd0>  // b.any
  408474:	ldr	w0, [sp, #64]
  408478:	bl	407b8c <ferror@plt+0x570c>
  40847c:	tbnz	w0, #31, 408450 <ferror@plt+0x5fd0>
  408480:	str	w0, [x20]
  408484:	b	408454 <ferror@plt+0x5fd4>
  408488:	stp	x29, x30, [sp, #-64]!
  40848c:	mov	x29, sp
  408490:	stp	x21, x22, [sp, #32]
  408494:	mov	x21, x1
  408498:	mov	w22, w2
  40849c:	mov	w1, #0x2f                  	// #47
  4084a0:	stp	x19, x20, [sp, #16]
  4084a4:	mov	x19, x0
  4084a8:	mov	x0, x21
  4084ac:	bl	402290 <strchr@plt>
  4084b0:	mov	x20, x0
  4084b4:	cbz	x0, 4084bc <ferror@plt+0x603c>
  4084b8:	strb	wzr, [x0]
  4084bc:	mov	w2, w22
  4084c0:	mov	x1, x21
  4084c4:	mov	x0, x19
  4084c8:	bl	4081e0 <ferror@plt+0x5d60>
  4084cc:	mov	w22, w0
  4084d0:	cbz	x20, 4084dc <ferror@plt+0x605c>
  4084d4:	mov	w0, #0x2f                  	// #47
  4084d8:	strb	w0, [x20]
  4084dc:	cbnz	w22, 408538 <ferror@plt+0x60b8>
  4084e0:	ldrh	w0, [x19, #6]
  4084e4:	bl	4081bc <ferror@plt+0x5d3c>
  4084e8:	mov	w21, w0
  4084ec:	ldrsh	w1, [x19, #4]
  4084f0:	cbz	x20, 40854c <ferror@plt+0x60cc>
  4084f4:	cmn	w1, #0x2
  4084f8:	b.eq	408534 <ferror@plt+0x60b4>  // b.none
  4084fc:	add	x1, x20, #0x1
  408500:	add	x0, sp, #0x3c
  408504:	bl	408410 <ferror@plt+0x5f90>
  408508:	cbnz	w0, 408534 <ferror@plt+0x60b4>
  40850c:	ldr	w0, [sp, #60]
  408510:	cmp	w0, w21
  408514:	b.hi	408534 <ferror@plt+0x60b4>  // b.pmore
  408518:	mov	w21, w0
  40851c:	mov	w0, #0x1                   	// #1
  408520:	ldrh	w1, [x19]
  408524:	strh	w21, [x19, #4]
  408528:	orr	w0, w0, w1
  40852c:	strh	w0, [x19]
  408530:	b	408538 <ferror@plt+0x60b8>
  408534:	mov	w22, #0xffffffff            	// #-1
  408538:	mov	w0, w22
  40853c:	ldp	x19, x20, [sp, #16]
  408540:	ldp	x21, x22, [sp, #32]
  408544:	ldp	x29, x30, [sp], #64
  408548:	ret
  40854c:	cmn	w1, #0x2
  408550:	mov	w0, #0x0                   	// #0
  408554:	csel	w21, w21, wzr, ne  // ne = any
  408558:	b	408520 <ferror@plt+0x60a0>
  40855c:	ldrh	w3, [x1]
  408560:	sub	w3, w3, #0x4
  408564:	cmp	w3, #0xa
  408568:	b.eq	40860c <ferror@plt+0x618c>  // b.none
  40856c:	b.hi	408588 <ferror@plt+0x6108>  // b.pmore
  408570:	cmp	w3, #0x2
  408574:	b.eq	4085f4 <ferror@plt+0x6174>  // b.none
  408578:	cmp	w3, #0x4
  40857c:	b.eq	4085ac <ferror@plt+0x612c>  // b.none
  408580:	mov	w0, #0xffffffff            	// #-1
  408584:	ret
  408588:	cmp	w3, #0x10
  40858c:	b.ne	408580 <ferror@plt+0x6100>  // b.any
  408590:	add	x1, x1, #0x4
  408594:	mov	w4, #0xa                   	// #10
  408598:	strh	w3, [x0, #2]
  40859c:	strh	w4, [x0, #6]
  4085a0:	ldp	x4, x5, [x1]
  4085a4:	stp	x4, x5, [x0, #8]
  4085a8:	b	4085c0 <ferror@plt+0x6140>
  4085ac:	mov	w4, #0x2                   	// #2
  4085b0:	strh	w3, [x0, #2]
  4085b4:	strh	w4, [x0, #6]
  4085b8:	ldr	w1, [x1, #4]
  4085bc:	str	w1, [x0, #8]
  4085c0:	cbz	w2, 4085d0 <ferror@plt+0x6150>
  4085c4:	ldrh	w1, [x0, #6]
  4085c8:	cmp	w1, w2
  4085cc:	b.ne	40862c <ferror@plt+0x61ac>  // b.any
  4085d0:	stp	x29, x30, [sp, #-16]!
  4085d4:	mov	w1, #0xffffffff            	// #-1
  4085d8:	mov	x29, sp
  4085dc:	strh	wzr, [x0]
  4085e0:	strh	w1, [x0, #4]
  4085e4:	bl	4077f8 <ferror@plt+0x5378>
  4085e8:	mov	w0, #0x0                   	// #0
  4085ec:	ldp	x29, x30, [sp], #16
  4085f0:	ret
  4085f4:	mov	w4, #0xc                   	// #12
  4085f8:	strh	w3, [x0, #2]
  4085fc:	strh	w4, [x0, #6]
  408600:	ldrh	w1, [x1, #4]
  408604:	strh	w1, [x0, #8]
  408608:	b	4085c0 <ferror@plt+0x6140>
  40860c:	mov	w4, #0x4                   	// #4
  408610:	strh	w3, [x0, #2]
  408614:	strh	w4, [x0, #6]
  408618:	ldur	x3, [x1, #4]
  40861c:	str	x3, [x0, #8]
  408620:	ldrh	w1, [x1, #12]
  408624:	strh	w1, [x0, #16]
  408628:	b	4085c0 <ferror@plt+0x6140>
  40862c:	mov	w0, #0xfffffffe            	// #-2
  408630:	ret
  408634:	stp	x29, x30, [sp, #-304]!
  408638:	mov	x1, x0
  40863c:	mov	w2, #0x2                   	// #2
  408640:	mov	x29, sp
  408644:	str	x19, [sp, #16]
  408648:	mov	x19, x0
  40864c:	add	x0, sp, #0x28
  408650:	bl	4081e0 <ferror@plt+0x5d60>
  408654:	cbz	w0, 40867c <ferror@plt+0x61fc>
  408658:	adrp	x0, 423000 <ferror@plt+0x20b80>
  40865c:	mov	x2, x19
  408660:	adrp	x1, 40f000 <ferror@plt+0xcb80>
  408664:	add	x1, x1, #0x8ab
  408668:	ldr	x0, [x0, #3992]
  40866c:	ldr	x0, [x0]
  408670:	bl	402450 <fprintf@plt>
  408674:	mov	w0, #0x1                   	// #1
  408678:	bl	401ec0 <exit@plt>
  40867c:	ldr	w0, [sp, #48]
  408680:	ldr	x19, [sp, #16]
  408684:	ldp	x29, x30, [sp], #304
  408688:	ret
  40868c:	stp	x29, x30, [sp, #-16]!
  408690:	adrp	x0, 423000 <ferror@plt+0x20b80>
  408694:	mov	x29, sp
  408698:	ldr	x0, [x0, #3992]
  40869c:	ldr	x1, [x0]
  4086a0:	adrp	x0, 40f000 <ferror@plt+0xcb80>
  4086a4:	add	x0, x0, #0x8de
  4086a8:	bl	401eb0 <fputs@plt>
  4086ac:	mov	w0, #0xffffffff            	// #-1
  4086b0:	bl	401ec0 <exit@plt>
  4086b4:	stp	x29, x30, [sp, #-16]!
  4086b8:	mov	x2, x0
  4086bc:	adrp	x0, 423000 <ferror@plt+0x20b80>
  4086c0:	mov	x29, sp
  4086c4:	ldr	x0, [x0, #3992]
  4086c8:	adrp	x1, 40f000 <ferror@plt+0xcb80>
  4086cc:	add	x1, x1, #0x90f
  4086d0:	ldr	x0, [x0]
  4086d4:	bl	402450 <fprintf@plt>
  4086d8:	mov	w0, #0xffffffff            	// #-1
  4086dc:	bl	401ec0 <exit@plt>
  4086e0:	stp	x29, x30, [sp, #-16]!
  4086e4:	mov	x3, x0
  4086e8:	adrp	x0, 423000 <ferror@plt+0x20b80>
  4086ec:	mov	x29, sp
  4086f0:	ldr	x0, [x0, #3992]
  4086f4:	mov	x2, x1
  4086f8:	adrp	x1, 40f000 <ferror@plt+0xcb80>
  4086fc:	add	x1, x1, #0x931
  408700:	ldr	x0, [x0]
  408704:	bl	402450 <fprintf@plt>
  408708:	mov	w0, #0xffffffff            	// #-1
  40870c:	bl	401ec0 <exit@plt>
  408710:	stp	x29, x30, [sp, #-16]!
  408714:	mov	x2, x0
  408718:	adrp	x0, 423000 <ferror@plt+0x20b80>
  40871c:	mov	x29, sp
  408720:	ldr	x0, [x0, #3992]
  408724:	mov	x3, x1
  408728:	adrp	x1, 40f000 <ferror@plt+0xcb80>
  40872c:	add	x1, x1, #0x954
  408730:	ldr	x0, [x0]
  408734:	bl	402450 <fprintf@plt>
  408738:	mov	w0, #0xffffffff            	// #-1
  40873c:	bl	401ec0 <exit@plt>
  408740:	stp	x29, x30, [sp, #-16]!
  408744:	mov	x2, x0
  408748:	adrp	x0, 423000 <ferror@plt+0x20b80>
  40874c:	mov	x29, sp
  408750:	ldr	x0, [x0, #3992]
  408754:	mov	x3, x1
  408758:	adrp	x1, 40f000 <ferror@plt+0xcb80>
  40875c:	add	x1, x1, #0x986
  408760:	ldr	x0, [x0]
  408764:	bl	402450 <fprintf@plt>
  408768:	mov	w0, #0xffffffff            	// #-1
  40876c:	bl	401ec0 <exit@plt>
  408770:	stp	x29, x30, [sp, #-16]!
  408774:	mov	x2, x0
  408778:	adrp	x0, 423000 <ferror@plt+0x20b80>
  40877c:	mov	x29, sp
  408780:	ldr	x0, [x0, #3992]
  408784:	adrp	x1, 40e000 <ferror@plt+0xbb80>
  408788:	add	x1, x1, #0xa23
  40878c:	ldr	x0, [x0]
  408790:	bl	402450 <fprintf@plt>
  408794:	mov	w0, #0xffffffff            	// #-1
  408798:	ldp	x29, x30, [sp], #16
  40879c:	ret
  4087a0:	stp	x29, x30, [sp, #-32]!
  4087a4:	mov	x29, sp
  4087a8:	str	x19, [sp, #16]
  4087ac:	mov	x19, x0
  4087b0:	bl	401ea0 <strlen@plt>
  4087b4:	cmp	x0, #0xf
  4087b8:	b.hi	4087d4 <ferror@plt+0x6354>  // b.pmore
  4087bc:	ldrb	w0, [x19]
  4087c0:	cbz	w0, 4087d4 <ferror@plt+0x6354>
  4087c4:	mov	x0, x19
  4087c8:	ldr	x19, [sp, #16]
  4087cc:	ldp	x29, x30, [sp], #32
  4087d0:	b	407884 <ferror@plt+0x5404>
  4087d4:	mov	w0, #0xffffffff            	// #-1
  4087d8:	ldr	x19, [sp, #16]
  4087dc:	ldp	x29, x30, [sp], #32
  4087e0:	ret
  4087e4:	ldrb	w1, [x0]
  4087e8:	cbz	w1, 4087f0 <ferror@plt+0x6370>
  4087ec:	b	407884 <ferror@plt+0x5404>
  4087f0:	mov	w0, #0xffffffff            	// #-1
  4087f4:	ret
  4087f8:	stp	x29, x30, [sp, #-48]!
  4087fc:	mov	x29, sp
  408800:	stp	x19, x20, [sp, #16]
  408804:	mov	x20, x1
  408808:	str	x21, [sp, #32]
  40880c:	mov	x21, x0
  408810:	mov	x0, x1
  408814:	bl	4087a0 <ferror@plt+0x6320>
  408818:	mov	w19, w0
  40881c:	cbnz	w0, 408830 <ferror@plt+0x63b0>
  408820:	mov	x1, x20
  408824:	mov	x0, x21
  408828:	mov	x2, #0x10                  	// #16
  40882c:	bl	4023b0 <strncpy@plt>
  408830:	mov	w0, w19
  408834:	ldp	x19, x20, [sp, #16]
  408838:	ldr	x21, [sp, #32]
  40883c:	ldp	x29, x30, [sp], #48
  408840:	ret
  408844:	stp	x29, x30, [sp, #-32]!
  408848:	mov	x29, sp
  40884c:	str	x19, [sp, #16]
  408850:	cbz	x1, 408874 <ferror@plt+0x63f4>
  408854:	add	x19, x1, #0x4
  408858:	mov	x0, x19
  40885c:	bl	4087a0 <ferror@plt+0x6320>
  408860:	cmp	w0, #0x0
  408864:	csel	x0, x19, xzr, eq  // eq = none
  408868:	ldr	x19, [sp, #16]
  40886c:	ldp	x29, x30, [sp], #32
  408870:	ret
  408874:	mov	w19, w0
  408878:	mov	w2, w0
  40887c:	adrp	x0, 423000 <ferror@plt+0x20b80>
  408880:	adrp	x1, 40f000 <ferror@plt+0xcb80>
  408884:	add	x1, x1, #0x9be
  408888:	ldr	x0, [x0, #3992]
  40888c:	ldr	x0, [x0]
  408890:	bl	402450 <fprintf@plt>
  408894:	mov	w0, w19
  408898:	bl	40a4d8 <ferror@plt+0x8058>
  40889c:	mov	x19, x0
  4088a0:	b	408858 <ferror@plt+0x63d8>
  4088a4:	ldrb	w2, [x0]
  4088a8:	cbz	w2, 4088d4 <ferror@plt+0x6454>
  4088ac:	mov	x2, #0x0                   	// #0
  4088b0:	ldrb	w4, [x1, x2]
  4088b4:	ldrb	w3, [x0, x2]
  4088b8:	cbz	w4, 4088c8 <ferror@plt+0x6448>
  4088bc:	add	x2, x2, #0x1
  4088c0:	cmp	w4, w3
  4088c4:	b.eq	4088b0 <ferror@plt+0x6430>  // b.none
  4088c8:	cmp	w3, #0x0
  4088cc:	cset	w0, ne  // ne = any
  4088d0:	ret
  4088d4:	mov	w0, #0x1                   	// #1
  4088d8:	b	4088d0 <ferror@plt+0x6450>
  4088dc:	stp	x29, x30, [sp, #-48]!
  4088e0:	cmp	wzr, w2, asr #5
  4088e4:	mov	x29, sp
  4088e8:	stp	x19, x20, [sp, #16]
  4088ec:	asr	w20, w2, #5
  4088f0:	and	w19, w2, #0x1f
  4088f4:	stp	x21, x22, [sp, #32]
  4088f8:	add	x22, x0, #0x8
  4088fc:	add	x21, x1, #0x8
  408900:	b.eq	40891c <ferror@plt+0x649c>  // b.none
  408904:	lsl	w2, w20, #2
  408908:	mov	x1, x21
  40890c:	mov	x0, x22
  408910:	sxtw	x2, w2
  408914:	bl	4021b0 <memcmp@plt>
  408918:	cbnz	w0, 40895c <ferror@plt+0x64dc>
  40891c:	cbz	w19, 408948 <ferror@plt+0x64c8>
  408920:	sbfiz	x20, x20, #2, #32
  408924:	neg	w19, w19
  408928:	mov	w2, #0xffffffff            	// #-1
  40892c:	lsl	w19, w2, w19
  408930:	rev	w19, w19
  408934:	ldr	w0, [x22, x20]
  408938:	ldr	w1, [x21, x20]
  40893c:	eor	w0, w0, w1
  408940:	tst	w0, w19
  408944:	cset	w19, ne  // ne = any
  408948:	mov	w0, w19
  40894c:	ldp	x19, x20, [sp, #16]
  408950:	ldp	x21, x22, [sp, #32]
  408954:	ldp	x29, x30, [sp], #48
  408958:	ret
  40895c:	mov	w19, #0xffffffff            	// #-1
  408960:	b	408948 <ferror@plt+0x64c8>
  408964:	cbz	x1, 4089b8 <ferror@plt+0x6538>
  408968:	stp	x29, x30, [sp, #-304]!
  40896c:	mov	x29, sp
  408970:	ldrh	w2, [x0, #6]
  408974:	stp	x19, x20, [sp, #16]
  408978:	mov	x19, x0
  40897c:	cbz	w2, 4089c0 <ferror@plt+0x6540>
  408980:	ldrsh	w0, [x0, #4]
  408984:	cmp	w0, #0x0
  408988:	b.le	4089c0 <ferror@plt+0x6540>
  40898c:	add	x20, sp, #0x28
  408990:	mov	x0, x20
  408994:	bl	40855c <ferror@plt+0x60dc>
  408998:	cbnz	w0, 4089c8 <ferror@plt+0x6548>
  40899c:	ldrsh	w2, [x19, #4]
  4089a0:	mov	x1, x19
  4089a4:	mov	x0, x20
  4089a8:	bl	4088dc <ferror@plt+0x645c>
  4089ac:	ldp	x19, x20, [sp, #16]
  4089b0:	ldp	x29, x30, [sp], #304
  4089b4:	ret
  4089b8:	mov	w0, #0x0                   	// #0
  4089bc:	ret
  4089c0:	mov	w0, #0x0                   	// #0
  4089c4:	b	4089ac <ferror@plt+0x652c>
  4089c8:	mov	w0, #0xffffffff            	// #-1
  4089cc:	b	4089ac <ferror@plt+0x652c>
  4089d0:	sub	sp, sp, #0x430
  4089d4:	stp	x29, x30, [sp]
  4089d8:	mov	x29, sp
  4089dc:	stp	x19, x20, [sp, #16]
  4089e0:	adrp	x19, 40f000 <ferror@plt+0xcb80>
  4089e4:	add	x19, x19, #0x9ea
  4089e8:	mov	x0, x19
  4089ec:	bl	402410 <getenv@plt>
  4089f0:	cbz	x0, 408a20 <ferror@plt+0x65a0>
  4089f4:	mov	x0, x19
  4089f8:	bl	402410 <getenv@plt>
  4089fc:	bl	402020 <atoi@plt>
  408a00:	mov	w19, w0
  408a04:	cbnz	w19, 408a0c <ferror@plt+0x658c>
  408a08:	mov	w19, #0x64                  	// #100
  408a0c:	mov	w0, w19
  408a10:	ldp	x29, x30, [sp]
  408a14:	ldp	x19, x20, [sp, #16]
  408a18:	add	sp, sp, #0x430
  408a1c:	ret
  408a20:	adrp	x20, 40f000 <ferror@plt+0xcb80>
  408a24:	add	x20, x20, #0x9ed
  408a28:	mov	x0, x20
  408a2c:	add	x19, sp, #0x30
  408a30:	bl	402410 <getenv@plt>
  408a34:	cbz	x0, 408aac <ferror@plt+0x662c>
  408a38:	mov	x0, x20
  408a3c:	bl	402410 <getenv@plt>
  408a40:	adrp	x2, 40f000 <ferror@plt+0xcb80>
  408a44:	mov	x3, x0
  408a48:	add	x2, x2, #0x87d
  408a4c:	mov	x0, x19
  408a50:	mov	x1, #0x3ff                 	// #1023
  408a54:	bl	401fd0 <snprintf@plt>
  408a58:	mov	x0, x19
  408a5c:	adrp	x1, 40f000 <ferror@plt+0xcb80>
  408a60:	add	x1, x1, #0xe8a
  408a64:	bl	4022f0 <fopen64@plt>
  408a68:	mov	x20, x0
  408a6c:	cbz	x0, 408a08 <ferror@plt+0x6588>
  408a70:	add	x3, sp, #0x2c
  408a74:	add	x2, sp, #0x28
  408a78:	adrp	x1, 40f000 <ferror@plt+0xcb80>
  408a7c:	add	x1, x1, #0xa26
  408a80:	bl	402060 <__isoc99_fscanf@plt>
  408a84:	cmp	w0, #0x2
  408a88:	b.ne	408aec <ferror@plt+0x666c>  // b.any
  408a8c:	ldp	w1, w19, [sp, #40]
  408a90:	mov	w0, #0x4240                	// #16960
  408a94:	movk	w0, #0xf, lsl #16
  408a98:	cmp	w1, w0
  408a9c:	csel	w19, w19, wzr, eq  // eq = none
  408aa0:	mov	x0, x20
  408aa4:	bl	402010 <fclose@plt>
  408aa8:	b	408a04 <ferror@plt+0x6584>
  408aac:	adrp	x20, 40f000 <ferror@plt+0xcb80>
  408ab0:	add	x20, x20, #0x9fd
  408ab4:	mov	x0, x20
  408ab8:	bl	402410 <getenv@plt>
  408abc:	cbz	x0, 408ad8 <ferror@plt+0x6658>
  408ac0:	mov	x0, x20
  408ac4:	bl	402410 <getenv@plt>
  408ac8:	adrp	x2, 40f000 <ferror@plt+0xcb80>
  408acc:	mov	x3, x0
  408ad0:	add	x2, x2, #0xa07
  408ad4:	b	408a4c <ferror@plt+0x65cc>
  408ad8:	mov	x0, x19
  408adc:	adrp	x1, 40f000 <ferror@plt+0xcb80>
  408ae0:	add	x1, x1, #0xa15
  408ae4:	bl	4022e0 <strcpy@plt>
  408ae8:	b	408a58 <ferror@plt+0x65d8>
  408aec:	mov	w19, #0x0                   	// #0
  408af0:	b	408aa0 <ferror@plt+0x6620>
  408af4:	stp	x29, x30, [sp, #-16]!
  408af8:	mov	w0, #0x2                   	// #2
  408afc:	mov	x29, sp
  408b00:	bl	402330 <sysconf@plt>
  408b04:	ldp	x29, x30, [sp], #16
  408b08:	ret
  408b0c:	mov	x5, x2
  408b10:	cmp	w0, #0x11
  408b14:	mov	x2, x3
  408b18:	b.eq	408b60 <ferror@plt+0x66e0>  // b.none
  408b1c:	b.gt	408b40 <ferror@plt+0x66c0>
  408b20:	cmp	w0, #0x7
  408b24:	b.eq	408b6c <ferror@plt+0x66ec>  // b.none
  408b28:	and	w6, w0, #0xfffffff7
  408b2c:	cmp	w6, #0x2
  408b30:	b.eq	408b54 <ferror@plt+0x66d4>  // b.none
  408b34:	adrp	x0, 40f000 <ferror@plt+0xcb80>
  408b38:	add	x0, x0, #0xa39
  408b3c:	ret
  408b40:	cmp	w0, #0x1c
  408b44:	b.ne	408b34 <ferror@plt+0x66b4>  // b.any
  408b48:	sxtw	x3, w4
  408b4c:	mov	x1, x5
  408b50:	b	40b9d0 <ferror@plt+0x9550>
  408b54:	mov	w3, w4
  408b58:	mov	x1, x5
  408b5c:	b	402470 <inet_ntop@plt>
  408b60:	mov	x0, x5
  408b64:	mov	w2, #0xffff                	// #65535
  408b68:	b	40a778 <ferror@plt+0x82f8>
  408b6c:	ldrh	w0, [x5]
  408b70:	cmp	w0, #0x2
  408b74:	b.eq	408b8c <ferror@plt+0x670c>  // b.none
  408b78:	cmp	w0, #0xa
  408b7c:	b.ne	408b34 <ferror@plt+0x66b4>  // b.any
  408b80:	mov	w3, w4
  408b84:	add	x1, x5, #0x8
  408b88:	b	408b5c <ferror@plt+0x66dc>
  408b8c:	mov	w3, w4
  408b90:	add	x1, x5, #0x4
  408b94:	b	408b5c <ferror@plt+0x66dc>
  408b98:	mov	w4, #0x100                 	// #256
  408b9c:	adrp	x3, 424000 <ferror@plt+0x21b80>
  408ba0:	add	x3, x3, #0x410
  408ba4:	b	408b0c <ferror@plt+0x668c>
  408ba8:	stp	x29, x30, [sp, #-32]!
  408bac:	adrp	x1, 40e000 <ferror@plt+0xbb80>
  408bb0:	add	x1, x1, #0x488
  408bb4:	mov	x29, sp
  408bb8:	str	x19, [sp, #16]
  408bbc:	mov	x19, x0
  408bc0:	bl	4021c0 <strcmp@plt>
  408bc4:	cbz	w0, 408c40 <ferror@plt+0x67c0>
  408bc8:	adrp	x1, 40e000 <ferror@plt+0xbb80>
  408bcc:	mov	x0, x19
  408bd0:	add	x1, x1, #0x48d
  408bd4:	bl	4021c0 <strcmp@plt>
  408bd8:	cbz	w0, 408c48 <ferror@plt+0x67c8>
  408bdc:	adrp	x1, 40f000 <ferror@plt+0xcb80>
  408be0:	mov	x0, x19
  408be4:	add	x1, x1, #0xf4e
  408be8:	bl	4021c0 <strcmp@plt>
  408bec:	cbz	w0, 408c50 <ferror@plt+0x67d0>
  408bf0:	adrp	x1, 40f000 <ferror@plt+0xcb80>
  408bf4:	mov	x0, x19
  408bf8:	add	x1, x1, #0xa3d
  408bfc:	bl	4021c0 <strcmp@plt>
  408c00:	cbz	w0, 408c58 <ferror@plt+0x67d8>
  408c04:	adrp	x1, 40f000 <ferror@plt+0xcb80>
  408c08:	mov	x0, x19
  408c0c:	add	x1, x1, #0xa41
  408c10:	bl	4021c0 <strcmp@plt>
  408c14:	cbz	w0, 408c60 <ferror@plt+0x67e0>
  408c18:	mov	x0, x19
  408c1c:	adrp	x1, 40f000 <ferror@plt+0xcb80>
  408c20:	add	x1, x1, #0xa46
  408c24:	bl	4021c0 <strcmp@plt>
  408c28:	cmp	w0, #0x0
  408c2c:	mov	w0, #0x7                   	// #7
  408c30:	csel	w0, wzr, w0, ne  // ne = any
  408c34:	ldr	x19, [sp, #16]
  408c38:	ldp	x29, x30, [sp], #32
  408c3c:	ret
  408c40:	mov	w0, #0x2                   	// #2
  408c44:	b	408c34 <ferror@plt+0x67b4>
  408c48:	mov	w0, #0xa                   	// #10
  408c4c:	b	408c34 <ferror@plt+0x67b4>
  408c50:	mov	w0, #0x11                  	// #17
  408c54:	b	408c34 <ferror@plt+0x67b4>
  408c58:	mov	w0, #0x4                   	// #4
  408c5c:	b	408c34 <ferror@plt+0x67b4>
  408c60:	mov	w0, #0x1c                  	// #28
  408c64:	b	408c34 <ferror@plt+0x67b4>
  408c68:	cmp	w0, #0x2
  408c6c:	b.eq	408cac <ferror@plt+0x682c>  // b.none
  408c70:	cmp	w0, #0xa
  408c74:	b.eq	408cb8 <ferror@plt+0x6838>  // b.none
  408c78:	cmp	w0, #0x11
  408c7c:	b.eq	408cc4 <ferror@plt+0x6844>  // b.none
  408c80:	cmp	w0, #0x4
  408c84:	b.eq	408cd0 <ferror@plt+0x6850>  // b.none
  408c88:	cmp	w0, #0x1c
  408c8c:	b.eq	408cdc <ferror@plt+0x685c>  // b.none
  408c90:	cmp	w0, #0x7
  408c94:	adrp	x2, 40f000 <ferror@plt+0xcb80>
  408c98:	adrp	x1, 40f000 <ferror@plt+0xcb80>
  408c9c:	add	x2, x2, #0xa46
  408ca0:	add	x0, x1, #0xa39
  408ca4:	csel	x0, x0, x2, ne  // ne = any
  408ca8:	ret
  408cac:	adrp	x0, 40e000 <ferror@plt+0xbb80>
  408cb0:	add	x0, x0, #0x488
  408cb4:	b	408ca8 <ferror@plt+0x6828>
  408cb8:	adrp	x0, 40e000 <ferror@plt+0xbb80>
  408cbc:	add	x0, x0, #0x48d
  408cc0:	b	408ca8 <ferror@plt+0x6828>
  408cc4:	adrp	x0, 40f000 <ferror@plt+0xcb80>
  408cc8:	add	x0, x0, #0xf4e
  408ccc:	b	408ca8 <ferror@plt+0x6828>
  408cd0:	adrp	x0, 40f000 <ferror@plt+0xcb80>
  408cd4:	add	x0, x0, #0xa3d
  408cd8:	b	408ca8 <ferror@plt+0x6828>
  408cdc:	adrp	x0, 40f000 <ferror@plt+0xcb80>
  408ce0:	add	x0, x0, #0xa41
  408ce4:	b	408ca8 <ferror@plt+0x6828>
  408ce8:	stp	x29, x30, [sp, #-48]!
  408cec:	cmp	w2, #0x11
  408cf0:	mov	x29, sp
  408cf4:	stp	x19, x20, [sp, #16]
  408cf8:	mov	x20, x1
  408cfc:	str	x21, [sp, #32]
  408d00:	b.ne	408d28 <ferror@plt+0x68a8>  // b.any
  408d04:	adrp	x0, 423000 <ferror@plt+0x20b80>
  408d08:	mov	x2, x1
  408d0c:	adrp	x1, 40f000 <ferror@plt+0xcb80>
  408d10:	add	x1, x1, #0xa57
  408d14:	ldr	x0, [x0, #3992]
  408d18:	ldr	x0, [x0]
  408d1c:	bl	402450 <fprintf@plt>
  408d20:	mov	w0, #0x1                   	// #1
  408d24:	bl	401ec0 <exit@plt>
  408d28:	mov	w19, w2
  408d2c:	bl	408488 <ferror@plt+0x6008>
  408d30:	cbz	w0, 408d74 <ferror@plt+0x68f4>
  408d34:	adrp	x0, 423000 <ferror@plt+0x20b80>
  408d38:	ldr	x0, [x0, #3992]
  408d3c:	ldr	x21, [x0]
  408d40:	cbz	w19, 408d68 <ferror@plt+0x68e8>
  408d44:	mov	w0, w19
  408d48:	bl	408c68 <ferror@plt+0x67e8>
  408d4c:	mov	x2, x0
  408d50:	mov	x3, x20
  408d54:	mov	x0, x21
  408d58:	adrp	x1, 40f000 <ferror@plt+0xcb80>
  408d5c:	add	x1, x1, #0xa9f
  408d60:	bl	402450 <fprintf@plt>
  408d64:	b	408d20 <ferror@plt+0x68a0>
  408d68:	adrp	x2, 40f000 <ferror@plt+0xcb80>
  408d6c:	add	x2, x2, #0xa4d
  408d70:	b	408d50 <ferror@plt+0x68d0>
  408d74:	ldp	x19, x20, [sp, #16]
  408d78:	ldr	x21, [sp, #32]
  408d7c:	ldp	x29, x30, [sp], #48
  408d80:	ret
  408d84:	stp	x29, x30, [sp, #-48]!
  408d88:	mov	x29, sp
  408d8c:	stp	x19, x20, [sp, #16]
  408d90:	mov	x20, x1
  408d94:	mov	w19, w2
  408d98:	str	x21, [sp, #32]
  408d9c:	bl	4081e0 <ferror@plt+0x5d60>
  408da0:	cbz	w0, 408de8 <ferror@plt+0x6968>
  408da4:	adrp	x0, 423000 <ferror@plt+0x20b80>
  408da8:	ldr	x0, [x0, #3992]
  408dac:	ldr	x21, [x0]
  408db0:	cbz	w19, 408ddc <ferror@plt+0x695c>
  408db4:	mov	w0, w19
  408db8:	bl	408c68 <ferror@plt+0x67e8>
  408dbc:	mov	x2, x0
  408dc0:	mov	x3, x20
  408dc4:	adrp	x1, 40f000 <ferror@plt+0xcb80>
  408dc8:	add	x1, x1, #0xacf
  408dcc:	mov	x0, x21
  408dd0:	bl	402450 <fprintf@plt>
  408dd4:	mov	w0, #0x1                   	// #1
  408dd8:	bl	401ec0 <exit@plt>
  408ddc:	adrp	x2, 40f000 <ferror@plt+0xcb80>
  408de0:	add	x2, x2, #0xa4d
  408de4:	b	408dc0 <ferror@plt+0x6940>
  408de8:	ldp	x19, x20, [sp, #16]
  408dec:	ldr	x21, [sp, #32]
  408df0:	ldp	x29, x30, [sp], #48
  408df4:	ret
  408df8:	stp	x29, x30, [sp, #-128]!
  408dfc:	mov	x29, sp
  408e00:	stp	x19, x20, [sp, #16]
  408e04:	mov	w19, w1
  408e08:	adrp	x1, 423000 <ferror@plt+0x20b80>
  408e0c:	stp	x21, x22, [sp, #32]
  408e10:	mov	x20, x2
  408e14:	mov	w22, w0
  408e18:	ldr	x1, [x1, #4064]
  408e1c:	stp	x23, x24, [sp, #48]
  408e20:	stp	x25, x26, [sp, #64]
  408e24:	ldr	w1, [x1]
  408e28:	stp	x27, x28, [sp, #80]
  408e2c:	str	x3, [sp, #112]
  408e30:	str	w4, [sp, #124]
  408e34:	cbz	w1, 408f8c <ferror@plt+0x6b0c>
  408e38:	cmp	w19, #0x0
  408e3c:	b.gt	408e54 <ferror@plt+0x69d4>
  408e40:	mov	w19, #0x8                   	// #8
  408e44:	bl	4081bc <ferror@plt+0x5d3c>
  408e48:	cmp	w0, #0x7
  408e4c:	sdiv	w19, w0, w19
  408e50:	b.le	408f8c <ferror@plt+0x6b0c>
  408e54:	cmp	w22, #0xa
  408e58:	b.ne	408f48 <ferror@plt+0x6ac8>  // b.any
  408e5c:	ldr	w0, [x20]
  408e60:	cbnz	w0, 408f48 <ferror@plt+0x6ac8>
  408e64:	ldr	w0, [x20, #4]
  408e68:	cbnz	w0, 408f48 <ferror@plt+0x6ac8>
  408e6c:	ldr	w0, [x20, #8]
  408e70:	cmn	w0, #0x10, lsl #12
  408e74:	b.ne	408f48 <ferror@plt+0x6ac8>  // b.any
  408e78:	add	x26, x20, #0xc
  408e7c:	mov	w24, #0x2                   	// #2
  408e80:	mov	w27, #0x4                   	// #4
  408e84:	add	x0, x26, w27, sxtw
  408e88:	adrp	x23, 424000 <ferror@plt+0x21b80>
  408e8c:	add	x1, x23, #0x410
  408e90:	sxtw	x28, w27
  408e94:	add	x1, x1, #0x100
  408e98:	ldur	w25, [x0, #-4]
  408e9c:	mov	w0, #0x101                 	// #257
  408ea0:	udiv	w0, w25, w0
  408ea4:	add	w0, w0, w0, lsl #8
  408ea8:	sub	w25, w25, w0
  408eac:	ldr	x0, [x1, x25, lsl #3]
  408eb0:	str	x0, [sp, #104]
  408eb4:	mov	x21, x0
  408eb8:	cbnz	x21, 408f58 <ferror@plt+0x6ad8>
  408ebc:	mov	x0, #0x118                 	// #280
  408ec0:	bl	402040 <malloc@plt>
  408ec4:	mov	x21, x0
  408ec8:	cbz	x0, 408f8c <ferror@plt+0x6b0c>
  408ecc:	strh	w27, [x0, #18]
  408ed0:	mov	x2, x28
  408ed4:	strh	w24, [x0, #22]
  408ed8:	mov	x1, x26
  408edc:	str	xzr, [x21, #8]
  408ee0:	add	x0, x0, #0x18
  408ee4:	add	x23, x23, #0x410
  408ee8:	bl	401e60 <memcpy@plt>
  408eec:	ldr	x0, [sp, #104]
  408ef0:	str	x0, [x21]
  408ef4:	add	x0, x23, #0x100
  408ef8:	str	x21, [x0, x25, lsl #3]
  408efc:	ldr	w0, [x23, #2312]
  408f00:	add	w0, w0, #0x1
  408f04:	str	w0, [x23, #2312]
  408f08:	cmp	w0, #0x1
  408f0c:	b.ne	408f14 <ferror@plt+0x6a94>  // b.any
  408f10:	bl	401f30 <sethostent@plt>
  408f14:	adrp	x0, 423000 <ferror@plt+0x20b80>
  408f18:	ldr	x0, [x0, #4016]
  408f1c:	ldr	x0, [x0]
  408f20:	bl	4022d0 <fflush@plt>
  408f24:	mov	w2, w24
  408f28:	mov	w1, w27
  408f2c:	mov	x0, x26
  408f30:	bl	402220 <gethostbyaddr@plt>
  408f34:	cbz	x0, 408f84 <ferror@plt+0x6b04>
  408f38:	ldr	x0, [x0]
  408f3c:	bl	402110 <strdup@plt>
  408f40:	str	x0, [x21, #8]
  408f44:	b	408f84 <ferror@plt+0x6b04>
  408f48:	mov	w24, w22
  408f4c:	mov	w27, w19
  408f50:	mov	x26, x20
  408f54:	b	408e84 <ferror@plt+0x6a04>
  408f58:	ldrh	w0, [x21, #22]
  408f5c:	cmp	w0, w24
  408f60:	b.ne	408fbc <ferror@plt+0x6b3c>  // b.any
  408f64:	ldrh	w0, [x21, #18]
  408f68:	cmp	w27, w0
  408f6c:	b.ne	408fbc <ferror@plt+0x6b3c>  // b.any
  408f70:	mov	x2, x28
  408f74:	mov	x1, x26
  408f78:	add	x0, x21, #0x18
  408f7c:	bl	4021b0 <memcmp@plt>
  408f80:	cbnz	w0, 408fbc <ferror@plt+0x6b3c>
  408f84:	ldr	x0, [x21, #8]
  408f88:	cbnz	x0, 408fc4 <ferror@plt+0x6b44>
  408f8c:	ldr	w4, [sp, #124]
  408f90:	mov	x2, x20
  408f94:	mov	w1, w19
  408f98:	mov	w0, w22
  408f9c:	ldp	x19, x20, [sp, #16]
  408fa0:	ldp	x21, x22, [sp, #32]
  408fa4:	ldp	x23, x24, [sp, #48]
  408fa8:	ldp	x25, x26, [sp, #64]
  408fac:	ldp	x27, x28, [sp, #80]
  408fb0:	ldr	x3, [sp, #112]
  408fb4:	ldp	x29, x30, [sp], #128
  408fb8:	b	408b0c <ferror@plt+0x668c>
  408fbc:	ldr	x21, [x21]
  408fc0:	b	408eb8 <ferror@plt+0x6a38>
  408fc4:	ldp	x19, x20, [sp, #16]
  408fc8:	ldp	x21, x22, [sp, #32]
  408fcc:	ldp	x23, x24, [sp, #48]
  408fd0:	ldp	x25, x26, [sp, #64]
  408fd4:	ldp	x27, x28, [sp, #80]
  408fd8:	ldp	x29, x30, [sp], #128
  408fdc:	ret
  408fe0:	adrp	x3, 424000 <ferror@plt+0x21b80>
  408fe4:	add	x3, x3, #0x410
  408fe8:	add	x3, x3, #0x90c
  408fec:	mov	w4, #0x100                 	// #256
  408ff0:	b	408df8 <ferror@plt+0x6978>
  408ff4:	stp	x29, x30, [sp, #-64]!
  408ff8:	mov	x29, sp
  408ffc:	stp	x19, x20, [sp, #16]
  409000:	mov	x20, x2
  409004:	mov	x19, #0x0                   	// #0
  409008:	stp	x21, x22, [sp, #32]
  40900c:	mov	x22, x0
  409010:	mov	w21, w1
  409014:	stp	x23, x24, [sp, #48]
  409018:	adrp	x24, 40f000 <ferror@plt+0xcb80>
  40901c:	mov	w23, w3
  409020:	add	x24, x24, #0xc45
  409024:	add	x0, x20, x19, lsl #1
  409028:	cmp	w21, w19
  40902c:	b.gt	409048 <ferror@plt+0x6bc8>
  409030:	mov	x0, x20
  409034:	ldp	x19, x20, [sp, #16]
  409038:	ldp	x21, x22, [sp, #32]
  40903c:	ldp	x23, x24, [sp, #48]
  409040:	ldp	x29, x30, [sp], #64
  409044:	ret
  409048:	sub	w1, w23, w19, lsl #1
  40904c:	cmp	w1, #0x2
  409050:	b.le	409030 <ferror@plt+0x6bb0>
  409054:	ldrb	w2, [x22, x19]
  409058:	mov	x1, x24
  40905c:	add	x19, x19, #0x1
  409060:	bl	401f60 <sprintf@plt>
  409064:	b	409024 <ferror@plt+0x6ba4>
  409068:	stp	x29, x30, [sp, #-112]!
  40906c:	mov	x29, sp
  409070:	stp	x19, x20, [sp, #16]
  409074:	mov	x19, x1
  409078:	stp	x21, x22, [sp, #32]
  40907c:	mov	x21, x3
  409080:	stp	x23, x24, [sp, #48]
  409084:	mov	x23, x0
  409088:	mov	w24, w2
  40908c:	stp	x25, x26, [sp, #64]
  409090:	str	x27, [sp, #80]
  409094:	bl	401ea0 <strlen@plt>
  409098:	tbnz	w0, #0, 409144 <ferror@plt+0x6cc4>
  40909c:	and	x20, x0, #0x1
  4090a0:	add	x25, sp, #0x60
  4090a4:	add	x26, sp, #0x68
  4090a8:	add	x22, x23, x20, lsl #1
  4090ac:	mov	w27, w20
  4090b0:	cmp	w24, w20
  4090b4:	b.hi	4090e8 <ferror@plt+0x6c68>  // b.pmore
  4090b8:	cbnz	x21, 40914c <ferror@plt+0x6ccc>
  4090bc:	mov	x0, x19
  4090c0:	ldp	x19, x20, [sp, #16]
  4090c4:	ldp	x21, x22, [sp, #32]
  4090c8:	ldp	x23, x24, [sp, #48]
  4090cc:	ldp	x25, x26, [sp, #64]
  4090d0:	ldr	x27, [sp, #80]
  4090d4:	ldp	x29, x30, [sp], #112
  4090d8:	ret
  4090dc:	strb	w0, [x19, x20]
  4090e0:	add	x20, x20, #0x1
  4090e4:	b	4090a8 <ferror@plt+0x6c28>
  4090e8:	mov	x0, x22
  4090ec:	bl	401ea0 <strlen@plt>
  4090f0:	cmp	x0, #0x1
  4090f4:	b.ls	4090b8 <ferror@plt+0x6c38>  // b.plast
  4090f8:	mov	x1, x22
  4090fc:	mov	x2, #0x2                   	// #2
  409100:	mov	x0, x25
  409104:	bl	4023b0 <strncpy@plt>
  409108:	strb	wzr, [sp, #98]
  40910c:	bl	402400 <__errno_location@plt>
  409110:	mov	x22, x0
  409114:	mov	x1, x26
  409118:	mov	x0, x25
  40911c:	mov	w2, #0x10                  	// #16
  409120:	str	wzr, [x22]
  409124:	bl	401e90 <strtoul@plt>
  409128:	ldr	w1, [x22]
  40912c:	cbnz	w1, 409144 <ferror@plt+0x6cc4>
  409130:	cmp	w0, #0xff
  409134:	b.hi	409144 <ferror@plt+0x6cc4>  // b.pmore
  409138:	ldr	x1, [sp, #104]
  40913c:	ldrb	w1, [x1]
  409140:	cbz	w1, 4090dc <ferror@plt+0x6c5c>
  409144:	mov	x19, #0x0                   	// #0
  409148:	b	4090bc <ferror@plt+0x6c3c>
  40914c:	str	w27, [x21]
  409150:	b	4090bc <ferror@plt+0x6c3c>
  409154:	stp	x29, x30, [sp, #-48]!
  409158:	mov	x29, sp
  40915c:	stp	x19, x20, [sp, #16]
  409160:	mov	x20, x0
  409164:	mov	x19, #0x0                   	// #0
  409168:	stp	x21, x22, [sp, #32]
  40916c:	mov	x22, x1
  409170:	mov	w21, w2
  409174:	cmp	w21, w19
  409178:	b.gt	409184 <ferror@plt+0x6d04>
  40917c:	mov	w0, #0x0                   	// #0
  409180:	b	409194 <ferror@plt+0x6d14>
  409184:	ldrb	w0, [x20]
  409188:	bl	407ab8 <ferror@plt+0x5638>
  40918c:	tbz	w0, #31, 4091a4 <ferror@plt+0x6d24>
  409190:	mov	w0, #0xffffffff            	// #-1
  409194:	ldp	x19, x20, [sp, #16]
  409198:	ldp	x21, x22, [sp, #32]
  40919c:	ldp	x29, x30, [sp], #48
  4091a0:	ret
  4091a4:	ubfiz	w0, w0, #4, #4
  4091a8:	strb	w0, [x22, x19]
  4091ac:	add	x20, x20, #0x2
  4091b0:	ldurb	w0, [x20, #-1]
  4091b4:	bl	407ab8 <ferror@plt+0x5638>
  4091b8:	tbnz	w0, #31, 409190 <ferror@plt+0x6d10>
  4091bc:	ldrb	w1, [x22, x19]
  4091c0:	orr	w0, w0, w1
  4091c4:	strb	w0, [x22, x19]
  4091c8:	add	x19, x19, #0x1
  4091cc:	b	409174 <ferror@plt+0x6cf4>
  4091d0:	stp	x29, x30, [sp, #-96]!
  4091d4:	mov	x29, sp
  4091d8:	stp	x21, x22, [sp, #32]
  4091dc:	adrp	x21, 40f000 <ferror@plt+0xcb80>
  4091e0:	mov	x22, x1
  4091e4:	add	x21, x21, #0xb00
  4091e8:	stp	x23, x24, [sp, #48]
  4091ec:	adrp	x24, 40f000 <ferror@plt+0xcb80>
  4091f0:	mov	x23, x2
  4091f4:	add	x24, x24, #0xb02
  4091f8:	stp	x25, x26, [sp, #64]
  4091fc:	adrp	x25, 40f000 <ferror@plt+0xcb80>
  409200:	add	x26, sp, #0x58
  409204:	add	x25, x25, #0xfdd
  409208:	stp	x19, x20, [sp, #16]
  40920c:	mov	x19, #0x0                   	// #0
  409210:	mov	x20, #0x0                   	// #0
  409214:	str	x0, [sp, #88]
  409218:	cmp	x19, #0x3
  40921c:	ldrh	w3, [x26, x19, lsl #1]
  409220:	csel	x21, x21, x25, ne  // ne = any
  409224:	mov	x2, x24
  409228:	rev16	w3, w3
  40922c:	mov	x4, x21
  409230:	and	w3, w3, #0xffff
  409234:	sub	x1, x23, x20
  409238:	add	x0, x22, x20
  40923c:	bl	401fd0 <snprintf@plt>
  409240:	tbnz	w0, #31, 409258 <ferror@plt+0x6dd8>
  409244:	add	x19, x19, #0x1
  409248:	add	x20, x20, w0, sxtw
  40924c:	cmp	x19, #0x4
  409250:	b.ne	409218 <ferror@plt+0x6d98>  // b.any
  409254:	mov	w0, w20
  409258:	ldp	x19, x20, [sp, #16]
  40925c:	ldp	x21, x22, [sp, #32]
  409260:	ldp	x23, x24, [sp, #48]
  409264:	ldp	x25, x26, [sp, #64]
  409268:	ldp	x29, x30, [sp], #96
  40926c:	ret
  409270:	stp	x29, x30, [sp, #-64]!
  409274:	mov	x29, sp
  409278:	stp	x19, x20, [sp, #16]
  40927c:	mov	x19, x0
  409280:	stp	x21, x22, [sp, #32]
  409284:	mov	x22, x2
  409288:	add	x21, x0, x1
  40928c:	str	x23, [sp, #48]
  409290:	adrp	x23, 40f000 <ferror@plt+0xcb80>
  409294:	add	x23, x23, #0xb07
  409298:	cmp	x19, x21
  40929c:	b.ne	4092b4 <ferror@plt+0x6e34>  // b.any
  4092a0:	ldp	x19, x20, [sp, #16]
  4092a4:	ldp	x21, x22, [sp, #32]
  4092a8:	ldr	x23, [sp, #48]
  4092ac:	ldp	x29, x30, [sp], #64
  4092b0:	ret
  4092b4:	bl	4021d0 <__ctype_b_loc@plt>
  4092b8:	ldrb	w20, [x19]
  4092bc:	ldrb	w1, [x19]
  4092c0:	ldr	x0, [x0]
  4092c4:	ldrh	w0, [x0, x1, lsl #1]
  4092c8:	tbz	w0, #14, 4092f4 <ferror@plt+0x6e74>
  4092cc:	cmp	w20, #0x5c
  4092d0:	b.eq	4092f4 <ferror@plt+0x6e74>  // b.none
  4092d4:	mov	w1, w20
  4092d8:	mov	x0, x22
  4092dc:	bl	402290 <strchr@plt>
  4092e0:	cbnz	x0, 4092f4 <ferror@plt+0x6e74>
  4092e4:	mov	w0, w20
  4092e8:	bl	402420 <putchar@plt>
  4092ec:	add	x19, x19, #0x1
  4092f0:	b	409298 <ferror@plt+0x6e18>
  4092f4:	mov	w1, w20
  4092f8:	mov	x0, x23
  4092fc:	bl	4023e0 <printf@plt>
  409300:	b	4092ec <ferror@plt+0x6e6c>
  409304:	stp	x29, x30, [sp, #-96]!
  409308:	mov	x1, #0x0                   	// #0
  40930c:	mov	x29, sp
  409310:	stp	x19, x20, [sp, #16]
  409314:	add	x20, sp, #0x28
  409318:	mov	x19, x0
  40931c:	mov	x0, x20
  409320:	bl	4020b0 <gettimeofday@plt>
  409324:	mov	x0, x20
  409328:	bl	402000 <localtime@plt>
  40932c:	adrp	x1, 423000 <ferror@plt+0x20b80>
  409330:	ldr	x1, [x1, #4032]
  409334:	ldr	w1, [x1]
  409338:	cbz	w1, 409380 <ferror@plt+0x6f00>
  40933c:	add	x20, sp, #0x38
  409340:	mov	x3, x0
  409344:	mov	x1, #0x28                  	// #40
  409348:	mov	x0, x20
  40934c:	adrp	x2, 40f000 <ferror@plt+0xcb80>
  409350:	add	x2, x2, #0xb0d
  409354:	bl	401fa0 <strftime@plt>
  409358:	ldr	x3, [sp, #48]
  40935c:	adrp	x1, 40f000 <ferror@plt+0xcb80>
  409360:	mov	x2, x20
  409364:	add	x1, x1, #0xb1f
  409368:	mov	x0, x19
  40936c:	bl	402450 <fprintf@plt>
  409370:	mov	w0, #0x0                   	// #0
  409374:	ldp	x19, x20, [sp, #16]
  409378:	ldp	x29, x30, [sp], #96
  40937c:	ret
  409380:	bl	402350 <asctime@plt>
  409384:	mov	x20, x0
  409388:	bl	401ea0 <strlen@plt>
  40938c:	add	x0, x20, x0
  409390:	adrp	x1, 40f000 <ferror@plt+0xcb80>
  409394:	mov	x2, x20
  409398:	add	x1, x1, #0xb2b
  40939c:	sturb	wzr, [x0, #-1]
  4093a0:	ldr	x3, [sp, #48]
  4093a4:	b	409368 <ferror@plt+0x6ee8>
  4093a8:	stp	x29, x30, [sp, #-112]!
  4093ac:	mov	x29, sp
  4093b0:	stp	x21, x22, [sp, #32]
  4093b4:	mov	x22, x0
  4093b8:	mov	x21, x1
  4093bc:	ldr	x0, [x2, #40]
  4093c0:	stp	x19, x20, [sp, #16]
  4093c4:	cbz	x0, 409400 <ferror@plt+0x6f80>
  4093c8:	ldr	w20, [x0, #4]
  4093cc:	cbz	w20, 4094b8 <ferror@plt+0x7038>
  4093d0:	ldr	x0, [x2, #296]
  4093d4:	cbz	x0, 40946c <ferror@plt+0x6fec>
  4093d8:	bl	40aed4 <ferror@plt+0x8a54>
  4093dc:	tst	w0, #0xff
  4093e0:	b.eq	409408 <ferror@plt+0x6f88>  // b.none
  4093e4:	adrp	x2, 40f000 <ferror@plt+0xcb80>
  4093e8:	mov	w4, w20
  4093ec:	add	x2, x2, #0xb48
  4093f0:	mov	x3, #0x0                   	// #0
  4093f4:	mov	w1, #0x6                   	// #6
  4093f8:	mov	w0, #0x2                   	// #2
  4093fc:	bl	40afe8 <ferror@plt+0x8b68>
  409400:	mov	w20, #0x0                   	// #0
  409404:	b	40943c <ferror@plt+0x6fbc>
  409408:	mov	w0, w20
  40940c:	bl	40a4d8 <ferror@plt+0x8058>
  409410:	mov	x19, x0
  409414:	mov	w20, #0x0                   	// #0
  409418:	cbz	x19, 40943c <ferror@plt+0x6fbc>
  40941c:	add	x0, sp, #0x30
  409420:	mov	x3, x21
  409424:	adrp	x2, 40f000 <ferror@plt+0xcb80>
  409428:	mov	x4, x19
  40942c:	add	x2, x2, #0xb53
  409430:	mov	x21, x0
  409434:	mov	x1, #0x40                  	// #64
  409438:	bl	401fd0 <snprintf@plt>
  40943c:	mov	x4, x21
  409440:	mov	x3, x22
  409444:	mov	w1, #0x0                   	// #0
  409448:	mov	w0, #0x4                   	// #4
  40944c:	adrp	x2, 40e000 <ferror@plt+0xbb80>
  409450:	add	x2, x2, #0x943
  409454:	bl	40b3a0 <ferror@plt+0x8f20>
  409458:	mov	w0, w20
  40945c:	ldp	x19, x20, [sp, #16]
  409460:	ldp	x21, x22, [sp, #32]
  409464:	ldp	x29, x30, [sp], #112
  409468:	ret
  40946c:	mov	w0, w20
  409470:	bl	40a514 <ferror@plt+0x8094>
  409474:	mov	x19, x0
  409478:	bl	40aed4 <ferror@plt+0x8a54>
  40947c:	tst	w0, #0xff
  409480:	b.eq	4094a4 <ferror@plt+0x7024>  // b.none
  409484:	mov	x4, x19
  409488:	mov	x19, #0x0                   	// #0
  40948c:	mov	x3, #0x0                   	// #0
  409490:	adrp	x2, 40f000 <ferror@plt+0xcb80>
  409494:	mov	w1, #0x6                   	// #6
  409498:	add	x2, x2, #0xf4e
  40949c:	mov	w0, #0x2                   	// #2
  4094a0:	bl	40b3a0 <ferror@plt+0x8f20>
  4094a4:	mov	w0, w20
  4094a8:	bl	40a5d8 <ferror@plt+0x8158>
  4094ac:	mvn	w20, w0
  4094b0:	and	w20, w20, #0x1
  4094b4:	b	409418 <ferror@plt+0x6f98>
  4094b8:	bl	40aed4 <ferror@plt+0x8a54>
  4094bc:	tst	w0, #0xff
  4094c0:	b.eq	4094e4 <ferror@plt+0x7064>  // b.none
  4094c4:	mov	x4, #0x0                   	// #0
  4094c8:	mov	x3, #0x0                   	// #0
  4094cc:	adrp	x2, 40f000 <ferror@plt+0xcb80>
  4094d0:	mov	w1, #0x6                   	// #6
  4094d4:	add	x2, x2, #0xf4e
  4094d8:	mov	w0, #0x2                   	// #2
  4094dc:	bl	40b61c <ferror@plt+0x919c>
  4094e0:	b	409400 <ferror@plt+0x6f80>
  4094e4:	adrp	x19, 40f000 <ferror@plt+0xcb80>
  4094e8:	mov	w20, #0x0                   	// #0
  4094ec:	add	x19, x19, #0xb43
  4094f0:	b	40941c <ferror@plt+0x6f9c>
  4094f4:	stp	x29, x30, [sp, #-128]!
  4094f8:	mov	x29, sp
  4094fc:	stp	x19, x20, [sp, #16]
  409500:	stp	x21, x22, [sp, #32]
  409504:	mov	x22, x0
  409508:	stp	x23, x24, [sp, #48]
  40950c:	mov	x23, x1
  409510:	stp	x25, x26, [sp, #64]
  409514:	mov	x25, x2
  409518:	stp	x27, x28, [sp, #80]
  40951c:	bl	402210 <getline@plt>
  409520:	mov	x20, x0
  409524:	tbnz	x0, #63, 4095b0 <ferror@plt+0x7130>
  409528:	adrp	x21, 423000 <ferror@plt+0x20b80>
  40952c:	ldr	x1, [x21, #4000]
  409530:	ldr	w0, [x1]
  409534:	add	w0, w0, #0x1
  409538:	str	w0, [x1]
  40953c:	ldr	x0, [x22]
  409540:	mov	w1, #0x23                  	// #35
  409544:	bl	402290 <strchr@plt>
  409548:	cbz	x0, 409550 <ferror@plt+0x70d0>
  40954c:	strb	wzr, [x0]
  409550:	ldr	x21, [x21, #4000]
  409554:	adrp	x24, 40f000 <ferror@plt+0xcb80>
  409558:	add	x26, sp, #0x78
  40955c:	add	x24, x24, #0xb83
  409560:	add	x27, sp, #0x70
  409564:	ldr	x0, [x22]
  409568:	mov	x1, x24
  40956c:	bl	402390 <strstr@plt>
  409570:	mov	x28, x0
  409574:	cbz	x0, 4095b0 <ferror@plt+0x7130>
  409578:	mov	x2, x25
  40957c:	mov	x1, x26
  409580:	mov	x0, x27
  409584:	stp	xzr, xzr, [sp, #112]
  409588:	bl	402210 <getline@plt>
  40958c:	mov	x19, x0
  409590:	tbz	x0, #63, 4095d0 <ferror@plt+0x7150>
  409594:	adrp	x0, 423000 <ferror@plt+0x20b80>
  409598:	ldr	x0, [x0, #3992]
  40959c:	ldr	x1, [x0]
  4095a0:	adrp	x0, 40f000 <ferror@plt+0xcb80>
  4095a4:	add	x0, x0, #0xb59
  4095a8:	bl	401eb0 <fputs@plt>
  4095ac:	mov	x20, x19
  4095b0:	mov	x0, x20
  4095b4:	ldp	x19, x20, [sp, #16]
  4095b8:	ldp	x21, x22, [sp, #32]
  4095bc:	ldp	x23, x24, [sp, #48]
  4095c0:	ldp	x25, x26, [sp, #64]
  4095c4:	ldp	x27, x28, [sp, #80]
  4095c8:	ldp	x29, x30, [sp], #128
  4095cc:	ret
  4095d0:	ldr	w0, [x21]
  4095d4:	mov	w1, #0x23                  	// #35
  4095d8:	add	w0, w0, #0x1
  4095dc:	str	w0, [x21]
  4095e0:	strb	wzr, [x28]
  4095e4:	ldr	x0, [sp, #112]
  4095e8:	bl	402290 <strchr@plt>
  4095ec:	cbz	x0, 4095f4 <ferror@plt+0x7174>
  4095f0:	strb	wzr, [x0]
  4095f4:	ldr	x2, [x22]
  4095f8:	str	x2, [sp, #104]
  4095fc:	mov	x0, x2
  409600:	bl	401ea0 <strlen@plt>
  409604:	mov	x28, x0
  409608:	ldr	x0, [sp, #112]
  40960c:	bl	401ea0 <strlen@plt>
  409610:	add	x1, x28, x0
  409614:	ldr	x2, [sp, #104]
  409618:	add	x1, x1, #0x1
  40961c:	str	x1, [x23]
  409620:	mov	x0, x2
  409624:	bl	4020f0 <realloc@plt>
  409628:	str	x0, [x22]
  40962c:	cbnz	x0, 409654 <ferror@plt+0x71d4>
  409630:	adrp	x0, 423000 <ferror@plt+0x20b80>
  409634:	mov	x19, #0xffffffffffffffff    	// #-1
  409638:	ldr	x0, [x0, #3992]
  40963c:	ldr	x1, [x0]
  409640:	adrp	x0, 40f000 <ferror@plt+0xcb80>
  409644:	add	x0, x0, #0xb74
  409648:	bl	401eb0 <fputs@plt>
  40964c:	str	xzr, [x23]
  409650:	b	4095ac <ferror@plt+0x712c>
  409654:	ldr	x1, [sp, #112]
  409658:	sub	x19, x19, #0x2
  40965c:	add	x20, x20, x19
  409660:	bl	402080 <strcat@plt>
  409664:	ldr	x0, [sp, #112]
  409668:	bl	402240 <free@plt>
  40966c:	b	409564 <ferror@plt+0x70e4>
  409670:	stp	x29, x30, [sp, #-96]!
  409674:	mov	x29, sp
  409678:	stp	x21, x22, [sp, #32]
  40967c:	adrp	x22, 40f000 <ferror@plt+0xcb80>
  409680:	add	x22, x22, #0xc1d
  409684:	add	x22, x22, #0x1b
  409688:	stp	x19, x20, [sp, #16]
  40968c:	mov	x19, x0
  409690:	stp	x23, x24, [sp, #48]
  409694:	mov	x23, x1
  409698:	sub	w24, w2, #0x1
  40969c:	mov	x21, #0x0                   	// #0
  4096a0:	stp	x25, x26, [sp, #64]
  4096a4:	mov	w25, #0x22                  	// #34
  4096a8:	str	x27, [sp, #80]
  4096ac:	ldrb	w0, [x19]
  4096b0:	mov	w27, w21
  4096b4:	mov	w26, w21
  4096b8:	cbnz	w0, 4096e0 <ferror@plt+0x7260>
  4096bc:	str	xzr, [x23, w26, sxtw #3]
  4096c0:	mov	w0, w26
  4096c4:	ldp	x19, x20, [sp, #16]
  4096c8:	ldp	x21, x22, [sp, #32]
  4096cc:	ldp	x23, x24, [sp, #48]
  4096d0:	ldp	x25, x26, [sp, #64]
  4096d4:	ldr	x27, [sp, #80]
  4096d8:	ldp	x29, x30, [sp], #96
  4096dc:	ret
  4096e0:	mov	x1, x22
  4096e4:	mov	x0, x19
  4096e8:	bl	402280 <strspn@plt>
  4096ec:	ldrb	w1, [x19, x0]
  4096f0:	add	x20, x19, x0
  4096f4:	cbz	w1, 4096bc <ferror@plt+0x723c>
  4096f8:	cmp	w24, w21
  4096fc:	b.gt	409720 <ferror@plt+0x72a0>
  409700:	adrp	x0, 423000 <ferror@plt+0x20b80>
  409704:	ldr	x0, [x0, #3992]
  409708:	ldr	x1, [x0]
  40970c:	adrp	x0, 40f000 <ferror@plt+0xcb80>
  409710:	add	x0, x0, #0xb86
  409714:	bl	401eb0 <fputs@plt>
  409718:	mov	w0, #0x1                   	// #1
  40971c:	bl	401ec0 <exit@plt>
  409720:	cmp	w1, #0x27
  409724:	add	w26, w27, #0x1
  409728:	ccmp	w1, w25, #0x4, ne  // ne = any
  40972c:	b.ne	40975c <ferror@plt+0x72dc>  // b.any
  409730:	add	x0, x20, #0x1
  409734:	str	x0, [x23, x21, lsl #3]
  409738:	bl	402290 <strchr@plt>
  40973c:	mov	x19, x0
  409740:	cbnz	x0, 409778 <ferror@plt+0x72f8>
  409744:	adrp	x0, 423000 <ferror@plt+0x20b80>
  409748:	ldr	x0, [x0, #3992]
  40974c:	ldr	x1, [x0]
  409750:	adrp	x0, 40f000 <ferror@plt+0xcb80>
  409754:	add	x0, x0, #0xba5
  409758:	b	409714 <ferror@plt+0x7294>
  40975c:	str	x20, [x23, x21, lsl #3]
  409760:	mov	x1, x22
  409764:	mov	x0, x20
  409768:	bl	4023c0 <strcspn@plt>
  40976c:	add	x19, x20, x0
  409770:	ldrb	w0, [x20, x0]
  409774:	cbz	w0, 4096bc <ferror@plt+0x723c>
  409778:	add	x21, x21, #0x1
  40977c:	strb	wzr, [x19], #1
  409780:	b	4096ac <ferror@plt+0x722c>
  409784:	stp	x29, x30, [sp, #-64]!
  409788:	mov	x29, sp
  40978c:	stp	x19, x20, [sp, #16]
  409790:	mov	x20, x0
  409794:	ldr	w0, [x1, #16]
  409798:	str	x21, [sp, #32]
  40979c:	ldr	w21, [x1, #20]
  4097a0:	str	x0, [sp, #56]
  4097a4:	add	x0, sp, #0x38
  4097a8:	bl	402000 <localtime@plt>
  4097ac:	bl	402350 <asctime@plt>
  4097b0:	mov	x19, x0
  4097b4:	bl	401ea0 <strlen@plt>
  4097b8:	add	x0, x19, x0
  4097bc:	mov	x3, x21
  4097c0:	mov	x2, x19
  4097c4:	adrp	x1, 40f000 <ferror@plt+0xcb80>
  4097c8:	add	x1, x1, #0xbc1
  4097cc:	sturb	wzr, [x0, #-1]
  4097d0:	mov	x0, x20
  4097d4:	bl	402450 <fprintf@plt>
  4097d8:	ldp	x19, x20, [sp, #16]
  4097dc:	ldr	x21, [sp, #32]
  4097e0:	ldp	x29, x30, [sp], #64
  4097e4:	ret
  4097e8:	stp	x29, x30, [sp, #-32]!
  4097ec:	mov	w2, w0
  4097f0:	mov	x29, sp
  4097f4:	str	x19, [sp, #16]
  4097f8:	mov	x19, x1
  4097fc:	mov	x0, x19
  409800:	adrp	x1, 40f000 <ferror@plt+0xcb80>
  409804:	add	x1, x1, #0xbd7
  409808:	bl	401f60 <sprintf@plt>
  40980c:	mov	x0, x19
  409810:	ldr	x19, [sp, #16]
  409814:	ldp	x29, x30, [sp], #32
  409818:	ret
  40981c:	stp	x29, x30, [sp, #-64]!
  409820:	mov	x29, sp
  409824:	stp	x19, x20, [sp, #16]
  409828:	mov	x19, x1
  40982c:	stp	x21, x22, [sp, #32]
  409830:	mov	x21, x0
  409834:	mov	x0, x1
  409838:	bl	401ea0 <strlen@plt>
  40983c:	cmp	x0, #0x17
  409840:	b.ne	4098cc <ferror@plt+0x744c>  // b.any
  409844:	add	x20, x19, #0x2
  409848:	add	x19, x19, #0x17
  40984c:	mov	x0, x20
  409850:	ldrb	w1, [x0]
  409854:	cmp	w1, #0x3a
  409858:	b.ne	4098cc <ferror@plt+0x744c>  // b.any
  40985c:	add	x0, x0, #0x3
  409860:	cmp	x0, x19
  409864:	b.ne	409850 <ferror@plt+0x73d0>  // b.any
  409868:	add	x22, sp, #0x38
  40986c:	mov	w19, #0x38                  	// #56
  409870:	str	xzr, [x21]
  409874:	mov	x1, x22
  409878:	sub	x0, x20, #0x2
  40987c:	mov	w2, #0x10                  	// #16
  409880:	bl	401e90 <strtoul@plt>
  409884:	ldr	x1, [sp, #56]
  409888:	cmp	x1, x20
  40988c:	b.ne	4098cc <ferror@plt+0x744c>  // b.any
  409890:	cmp	x0, #0xff
  409894:	b.hi	4098cc <ferror@plt+0x744c>  // b.pmore
  409898:	lsl	x2, x0, x19
  40989c:	sub	w19, w19, #0x8
  4098a0:	ldr	x0, [x21]
  4098a4:	add	x20, x20, #0x3
  4098a8:	cmn	w19, #0x8
  4098ac:	orr	x0, x0, x2
  4098b0:	str	x0, [x21]
  4098b4:	b.ne	409874 <ferror@plt+0x73f4>  // b.any
  4098b8:	mov	w0, #0x0                   	// #0
  4098bc:	ldp	x19, x20, [sp, #16]
  4098c0:	ldp	x21, x22, [sp, #32]
  4098c4:	ldp	x29, x30, [sp], #64
  4098c8:	ret
  4098cc:	mov	w0, #0xffffffff            	// #-1
  4098d0:	b	4098bc <ferror@plt+0x743c>
  4098d4:	cmp	w0, #0x5
  4098d8:	b.ne	4098f0 <ferror@plt+0x7470>  // b.any
  4098dc:	cmp	w1, #0x80
  4098e0:	b.eq	4098f8 <ferror@plt+0x7478>  // b.none
  4098e4:	cmp	w1, #0x81
  4098e8:	mov	w0, #0xa                   	// #10
  4098ec:	csel	w1, w1, w0, ne  // ne = any
  4098f0:	mov	w0, w1
  4098f4:	ret
  4098f8:	mov	w1, #0x2                   	// #2
  4098fc:	b	4098f0 <ferror@plt+0x7470>
  409900:	sub	sp, sp, #0x990
  409904:	stp	x29, x30, [sp]
  409908:	mov	x29, sp
  40990c:	str	x23, [sp, #48]
  409910:	ldr	x23, [x1, #184]
  409914:	stp	x19, x20, [sp, #16]
  409918:	mov	x19, x0
  40991c:	stp	x21, x22, [sp, #32]
  409920:	cbnz	x23, 4099c0 <ferror@plt+0x7540>
  409924:	ldr	x23, [x1, #56]
  409928:	cbnz	x23, 409a20 <ferror@plt+0x75a0>
  40992c:	ldr	x2, [x1, #96]
  409930:	cbz	x2, 409a34 <ferror@plt+0x75b4>
  409934:	ldrh	w3, [x2], #4
  409938:	add	x0, sp, #0x48
  40993c:	mov	w1, #0x128                 	// #296
  409940:	sub	w3, w3, #0x4
  409944:	bl	40e0d8 <ferror@plt+0xbc58>
  409948:	ldr	x20, [sp, #96]
  40994c:	cbz	x20, 4099a0 <ferror@plt+0x7520>
  409950:	mov	x0, x19
  409954:	mov	x2, #0xc0                  	// #192
  409958:	mov	w1, #0x0                   	// #0
  40995c:	bl	4020a0 <memset@plt>
  409960:	ldur	x0, [x20, #12]
  409964:	str	x0, [x19]
  409968:	ldur	x0, [x20, #20]
  40996c:	str	x0, [x19, #16]
  409970:	ldur	x0, [x20, #44]
  409974:	str	x0, [x19, #8]
  409978:	ldur	x0, [x20, #52]
  40997c:	str	x0, [x19, #24]
  409980:	ldur	x0, [x20, #108]
  409984:	str	x0, [x19, #32]
  409988:	ldur	x0, [x20, #116]
  40998c:	str	x0, [x19, #40]
  409990:	ldur	x0, [x20, #188]
  409994:	str	x0, [x19, #64]
  409998:	ldur	x0, [x20, #252]
  40999c:	str	x0, [x19, #104]
  4099a0:	mov	w20, #0xc0                  	// #192
  4099a4:	mov	w0, w20
  4099a8:	ldp	x29, x30, [sp]
  4099ac:	ldp	x19, x20, [sp, #16]
  4099b0:	ldp	x21, x22, [sp, #32]
  4099b4:	ldr	x23, [sp, #48]
  4099b8:	add	sp, sp, #0x990
  4099bc:	ret
  4099c0:	mov	x22, x0
  4099c4:	mov	w20, #0xc0                  	// #192
  4099c8:	ldrh	w21, [x23]
  4099cc:	sub	w21, w21, #0x4
  4099d0:	cmp	w20, w21
  4099d4:	b.le	409a2c <ferror@plt+0x75ac>
  4099d8:	sub	w2, w20, w21
  4099dc:	add	x0, x22, w21, sxtw
  4099e0:	mov	w1, #0x0                   	// #0
  4099e4:	sxtw	x2, w2
  4099e8:	bl	4020a0 <memset@plt>
  4099ec:	sxtw	x2, w21
  4099f0:	add	x1, x23, #0x4
  4099f4:	mov	x0, x22
  4099f8:	bl	401e60 <memcpy@plt>
  4099fc:	cmp	x22, x19
  409a00:	b.eq	4099a4 <ferror@plt+0x7524>  // b.none
  409a04:	mov	x0, #0x0                   	// #0
  409a08:	ldr	w1, [x22, x0, lsl #2]
  409a0c:	str	x1, [x19, x0, lsl #3]
  409a10:	add	x0, x0, #0x1
  409a14:	cmp	x0, #0x18
  409a18:	b.ne	409a08 <ferror@plt+0x7588>  // b.any
  409a1c:	b	4099a4 <ferror@plt+0x7524>
  409a20:	add	x22, sp, #0x48
  409a24:	mov	w20, #0x60                  	// #96
  409a28:	b	4099c8 <ferror@plt+0x7548>
  409a2c:	mov	w21, w20
  409a30:	b	4099ec <ferror@plt+0x756c>
  409a34:	mov	w20, #0xffffffff            	// #-1
  409a38:	b	4099a4 <ferror@plt+0x7524>
  409a3c:	stp	x29, x30, [sp, #-48]!
  409a40:	mov	x29, sp
  409a44:	stp	x19, x20, [sp, #16]
  409a48:	mov	x19, x2
  409a4c:	stp	x21, x22, [sp, #32]
  409a50:	mov	x21, x0
  409a54:	mov	x22, x1
  409a58:	mov	x0, x1
  409a5c:	bl	401ea0 <strlen@plt>
  409a60:	mov	x20, x0
  409a64:	cbz	x19, 409a88 <ferror@plt+0x7608>
  409a68:	sub	x19, x19, #0x1
  409a6c:	mov	x1, x22
  409a70:	cmp	x19, x0
  409a74:	csel	x19, x19, x0, ls  // ls = plast
  409a78:	mov	x0, x21
  409a7c:	mov	x2, x19
  409a80:	bl	401e60 <memcpy@plt>
  409a84:	strb	wzr, [x21, x19]
  409a88:	mov	x0, x20
  409a8c:	ldp	x19, x20, [sp, #16]
  409a90:	ldp	x21, x22, [sp, #32]
  409a94:	ldp	x29, x30, [sp], #48
  409a98:	ret
  409a9c:	stp	x29, x30, [sp, #-48]!
  409aa0:	mov	x29, sp
  409aa4:	stp	x21, x22, [sp, #32]
  409aa8:	mov	x21, x2
  409aac:	mov	x22, x0
  409ab0:	stp	x19, x20, [sp, #16]
  409ab4:	mov	x20, x1
  409ab8:	bl	401ea0 <strlen@plt>
  409abc:	mov	x19, x0
  409ac0:	cmp	x0, x21
  409ac4:	b.cc	409ae4 <ferror@plt+0x7664>  // b.lo, b.ul, b.last
  409ac8:	mov	x0, x20
  409acc:	bl	401ea0 <strlen@plt>
  409ad0:	add	x0, x0, x19
  409ad4:	ldp	x19, x20, [sp, #16]
  409ad8:	ldp	x21, x22, [sp, #32]
  409adc:	ldp	x29, x30, [sp], #48
  409ae0:	ret
  409ae4:	sub	x2, x21, x0
  409ae8:	mov	x1, x20
  409aec:	add	x0, x22, x0
  409af0:	bl	409a3c <ferror@plt+0x75bc>
  409af4:	b	409ad0 <ferror@plt+0x7650>
  409af8:	stp	x29, x30, [sp, #-48]!
  409afc:	mov	x29, sp
  409b00:	str	x19, [sp, #16]
  409b04:	bl	401f70 <getuid@plt>
  409b08:	cbz	w0, 409b64 <ferror@plt+0x76e4>
  409b0c:	bl	401f20 <geteuid@plt>
  409b10:	cbz	w0, 409b64 <ferror@plt+0x76e4>
  409b14:	bl	4021f0 <cap_get_proc@plt>
  409b18:	mov	x19, x0
  409b1c:	cbnz	x0, 409b28 <ferror@plt+0x76a8>
  409b20:	mov	w0, #0x1                   	// #1
  409b24:	bl	401ec0 <exit@plt>
  409b28:	add	x3, sp, #0x2c
  409b2c:	mov	w2, #0x2                   	// #2
  409b30:	mov	w1, #0xc                   	// #12
  409b34:	bl	4020d0 <cap_get_flag@plt>
  409b38:	cbnz	w0, 409b20 <ferror@plt+0x76a0>
  409b3c:	ldr	w0, [sp, #44]
  409b40:	cbnz	w0, 409b5c <ferror@plt+0x76dc>
  409b44:	mov	x0, x19
  409b48:	bl	402310 <cap_clear@plt>
  409b4c:	cbnz	w0, 409b20 <ferror@plt+0x76a0>
  409b50:	mov	x0, x19
  409b54:	bl	402100 <cap_set_proc@plt>
  409b58:	cbnz	w0, 409b20 <ferror@plt+0x76a0>
  409b5c:	mov	x0, x19
  409b60:	bl	402360 <cap_free@plt>
  409b64:	ldr	x19, [sp, #16]
  409b68:	ldp	x29, x30, [sp], #48
  409b6c:	ret
  409b70:	stp	x29, x30, [sp, #-64]!
  409b74:	mov	x29, sp
  409b78:	stp	x19, x20, [sp, #16]
  409b7c:	mov	x20, x1
  409b80:	add	x1, sp, #0x38
  409b84:	str	x21, [sp, #32]
  409b88:	mov	x21, x0
  409b8c:	mov	x0, x20
  409b90:	str	d8, [sp, #40]
  409b94:	bl	401f10 <strtod@plt>
  409b98:	ldr	x19, [sp, #56]
  409b9c:	cmp	x19, x20
  409ba0:	b.eq	409ca0 <ferror@plt+0x7820>  // b.none
  409ba4:	ldrb	w0, [x19]
  409ba8:	fmov	d8, d0
  409bac:	cbz	w0, 409bfc <ferror@plt+0x777c>
  409bb0:	adrp	x1, 40f000 <ferror@plt+0xcb80>
  409bb4:	mov	x0, x19
  409bb8:	add	x1, x1, #0x87e
  409bbc:	bl	4020e0 <strcasecmp@plt>
  409bc0:	cbz	w0, 409bec <ferror@plt+0x776c>
  409bc4:	adrp	x1, 40f000 <ferror@plt+0xcb80>
  409bc8:	mov	x0, x19
  409bcc:	add	x1, x1, #0x895
  409bd0:	bl	4020e0 <strcasecmp@plt>
  409bd4:	cbz	w0, 409bec <ferror@plt+0x776c>
  409bd8:	adrp	x1, 40f000 <ferror@plt+0xcb80>
  409bdc:	mov	x0, x19
  409be0:	add	x1, x1, #0x89a
  409be4:	bl	4020e0 <strcasecmp@plt>
  409be8:	cbnz	w0, 409c1c <ferror@plt+0x779c>
  409bec:	mov	x0, #0x848000000000        	// #145685290680320
  409bf0:	movk	x0, #0x412e, lsl #48
  409bf4:	fmov	d0, x0
  409bf8:	fmul	d8, d8, d0
  409bfc:	fcvtzu	w1, d8
  409c00:	mov	w0, #0x0                   	// #0
  409c04:	str	w1, [x21]
  409c08:	ldp	x19, x20, [sp, #16]
  409c0c:	ldr	x21, [sp, #32]
  409c10:	ldr	d8, [sp, #40]
  409c14:	ldp	x29, x30, [sp], #64
  409c18:	ret
  409c1c:	adrp	x1, 40f000 <ferror@plt+0xcb80>
  409c20:	mov	x0, x19
  409c24:	add	x1, x1, #0xbef
  409c28:	bl	4020e0 <strcasecmp@plt>
  409c2c:	cbz	w0, 409c58 <ferror@plt+0x77d8>
  409c30:	adrp	x1, 40f000 <ferror@plt+0xcb80>
  409c34:	mov	x0, x19
  409c38:	add	x1, x1, #0x894
  409c3c:	bl	4020e0 <strcasecmp@plt>
  409c40:	cbz	w0, 409c58 <ferror@plt+0x77d8>
  409c44:	adrp	x1, 40f000 <ferror@plt+0xcb80>
  409c48:	mov	x0, x19
  409c4c:	add	x1, x1, #0x899
  409c50:	bl	4020e0 <strcasecmp@plt>
  409c54:	cbnz	w0, 409c64 <ferror@plt+0x77e4>
  409c58:	mov	x0, #0x400000000000        	// #70368744177664
  409c5c:	movk	x0, #0x408f, lsl #48
  409c60:	b	409bf4 <ferror@plt+0x7774>
  409c64:	adrp	x1, 40f000 <ferror@plt+0xcb80>
  409c68:	mov	x0, x19
  409c6c:	add	x1, x1, #0xc13
  409c70:	bl	4020e0 <strcasecmp@plt>
  409c74:	cbz	w0, 409bfc <ferror@plt+0x777c>
  409c78:	adrp	x1, 40f000 <ferror@plt+0xcb80>
  409c7c:	mov	x0, x19
  409c80:	add	x1, x1, #0xbda
  409c84:	bl	4020e0 <strcasecmp@plt>
  409c88:	cbz	w0, 409bfc <ferror@plt+0x777c>
  409c8c:	adrp	x1, 40f000 <ferror@plt+0xcb80>
  409c90:	mov	x0, x19
  409c94:	add	x1, x1, #0xbdf
  409c98:	bl	4020e0 <strcasecmp@plt>
  409c9c:	cbz	w0, 409bfc <ferror@plt+0x777c>
  409ca0:	mov	w0, #0xffffffff            	// #-1
  409ca4:	b	409c08 <ferror@plt+0x7788>
  409ca8:	stp	x29, x30, [sp, #-32]!
  409cac:	mov	w3, w0
  409cb0:	ucvtf	d0, w0
  409cb4:	mov	x29, sp
  409cb8:	str	x19, [sp, #16]
  409cbc:	mov	w0, #0x423f                	// #16959
  409cc0:	movk	w0, #0xf, lsl #16
  409cc4:	mov	x19, x1
  409cc8:	cmp	w3, w0
  409ccc:	b.ls	409d04 <ferror@plt+0x7884>  // b.plast
  409cd0:	mov	x0, #0x848000000000        	// #145685290680320
  409cd4:	adrp	x2, 40f000 <ferror@plt+0xcb80>
  409cd8:	movk	x0, #0x412e, lsl #48
  409cdc:	fmov	d1, x0
  409ce0:	add	x2, x2, #0xbe5
  409ce4:	fdiv	d0, d0, d1
  409ce8:	mov	x0, x19
  409cec:	mov	x1, #0x3f                  	// #63
  409cf0:	bl	401fd0 <snprintf@plt>
  409cf4:	mov	x0, x19
  409cf8:	ldr	x19, [sp, #16]
  409cfc:	ldp	x29, x30, [sp], #32
  409d00:	ret
  409d04:	cmp	w3, #0x3e7
  409d08:	b.ls	409d28 <ferror@plt+0x78a8>  // b.plast
  409d0c:	mov	x0, #0x400000000000        	// #70368744177664
  409d10:	adrp	x2, 40f000 <ferror@plt+0xcb80>
  409d14:	movk	x0, #0x408f, lsl #48
  409d18:	fmov	d1, x0
  409d1c:	add	x2, x2, #0xbeb
  409d20:	fdiv	d0, d0, d1
  409d24:	b	409ce8 <ferror@plt+0x7868>
  409d28:	mov	x0, x19
  409d2c:	adrp	x2, 40f000 <ferror@plt+0xcb80>
  409d30:	mov	x1, #0x3f                  	// #63
  409d34:	add	x2, x2, #0xbf2
  409d38:	bl	401fd0 <snprintf@plt>
  409d3c:	b	409cf4 <ferror@plt+0x7874>
  409d40:	stp	x29, x30, [sp, #-64]!
  409d44:	mov	x29, sp
  409d48:	stp	x19, x20, [sp, #16]
  409d4c:	mov	x20, x1
  409d50:	add	x1, sp, #0x38
  409d54:	str	x21, [sp, #32]
  409d58:	mov	x21, x0
  409d5c:	mov	x0, x20
  409d60:	str	d8, [sp, #40]
  409d64:	bl	401f10 <strtod@plt>
  409d68:	ldr	x19, [sp, #56]
  409d6c:	cmp	x19, x20
  409d70:	b.eq	409eb8 <ferror@plt+0x7a38>  // b.none
  409d74:	ldrb	w0, [x19]
  409d78:	fmov	d8, d0
  409d7c:	cbz	w0, 409dcc <ferror@plt+0x794c>
  409d80:	adrp	x1, 40f000 <ferror@plt+0xcb80>
  409d84:	mov	x0, x19
  409d88:	add	x1, x1, #0x87e
  409d8c:	bl	4020e0 <strcasecmp@plt>
  409d90:	cbz	w0, 409dbc <ferror@plt+0x793c>
  409d94:	adrp	x1, 40f000 <ferror@plt+0xcb80>
  409d98:	mov	x0, x19
  409d9c:	add	x1, x1, #0x895
  409da0:	bl	4020e0 <strcasecmp@plt>
  409da4:	cbz	w0, 409dbc <ferror@plt+0x793c>
  409da8:	adrp	x1, 40f000 <ferror@plt+0xcb80>
  409dac:	mov	x0, x19
  409db0:	add	x1, x1, #0x89a
  409db4:	bl	4020e0 <strcasecmp@plt>
  409db8:	cbnz	w0, 409dec <ferror@plt+0x796c>
  409dbc:	mov	x0, #0xcd6500000000        	// #225833675390976
  409dc0:	movk	x0, #0x41cd, lsl #48
  409dc4:	fmov	d0, x0
  409dc8:	fmul	d8, d8, d0
  409dcc:	fcvtzs	d8, d8
  409dd0:	mov	w0, #0x0                   	// #0
  409dd4:	str	d8, [x21]
  409dd8:	ldp	x19, x20, [sp, #16]
  409ddc:	ldr	x21, [sp, #32]
  409de0:	ldr	d8, [sp, #40]
  409de4:	ldp	x29, x30, [sp], #64
  409de8:	ret
  409dec:	adrp	x1, 40f000 <ferror@plt+0xcb80>
  409df0:	mov	x0, x19
  409df4:	add	x1, x1, #0xbef
  409df8:	bl	4020e0 <strcasecmp@plt>
  409dfc:	cbz	w0, 409e28 <ferror@plt+0x79a8>
  409e00:	adrp	x1, 40f000 <ferror@plt+0xcb80>
  409e04:	mov	x0, x19
  409e08:	add	x1, x1, #0x894
  409e0c:	bl	4020e0 <strcasecmp@plt>
  409e10:	cbz	w0, 409e28 <ferror@plt+0x79a8>
  409e14:	adrp	x1, 40f000 <ferror@plt+0xcb80>
  409e18:	mov	x0, x19
  409e1c:	add	x1, x1, #0x899
  409e20:	bl	4020e0 <strcasecmp@plt>
  409e24:	cbnz	w0, 409e34 <ferror@plt+0x79b4>
  409e28:	mov	x0, #0x848000000000        	// #145685290680320
  409e2c:	movk	x0, #0x412e, lsl #48
  409e30:	b	409dc4 <ferror@plt+0x7944>
  409e34:	adrp	x1, 40f000 <ferror@plt+0xcb80>
  409e38:	mov	x0, x19
  409e3c:	add	x1, x1, #0xc13
  409e40:	bl	4020e0 <strcasecmp@plt>
  409e44:	cbz	w0, 409e70 <ferror@plt+0x79f0>
  409e48:	adrp	x1, 40f000 <ferror@plt+0xcb80>
  409e4c:	mov	x0, x19
  409e50:	add	x1, x1, #0xbda
  409e54:	bl	4020e0 <strcasecmp@plt>
  409e58:	cbz	w0, 409e70 <ferror@plt+0x79f0>
  409e5c:	adrp	x1, 40f000 <ferror@plt+0xcb80>
  409e60:	mov	x0, x19
  409e64:	add	x1, x1, #0xbdf
  409e68:	bl	4020e0 <strcasecmp@plt>
  409e6c:	cbnz	w0, 409e7c <ferror@plt+0x79fc>
  409e70:	mov	x0, #0x400000000000        	// #70368744177664
  409e74:	movk	x0, #0x408f, lsl #48
  409e78:	b	409dc4 <ferror@plt+0x7944>
  409e7c:	adrp	x1, 40e000 <ferror@plt+0xbb80>
  409e80:	mov	x0, x19
  409e84:	add	x1, x1, #0x4c4
  409e88:	bl	4020e0 <strcasecmp@plt>
  409e8c:	cbz	w0, 409dcc <ferror@plt+0x794c>
  409e90:	adrp	x1, 40f000 <ferror@plt+0xcb80>
  409e94:	mov	x0, x19
  409e98:	add	x1, x1, #0xbf7
  409e9c:	bl	4020e0 <strcasecmp@plt>
  409ea0:	cbz	w0, 409dcc <ferror@plt+0x794c>
  409ea4:	adrp	x1, 40f000 <ferror@plt+0xcb80>
  409ea8:	mov	x0, x19
  409eac:	add	x1, x1, #0xbfc
  409eb0:	bl	4020e0 <strcasecmp@plt>
  409eb4:	cbz	w0, 409dcc <ferror@plt+0x794c>
  409eb8:	mov	w0, #0xffffffff            	// #-1
  409ebc:	b	409dd8 <ferror@plt+0x7958>
  409ec0:	stp	x29, x30, [sp, #-32]!
  409ec4:	mov	x3, x0
  409ec8:	scvtf	d0, x0
  409ecc:	mov	x29, sp
  409ed0:	str	x19, [sp, #16]
  409ed4:	mov	x0, #0xc9ff                	// #51711
  409ed8:	movk	x0, #0x3b9a, lsl #16
  409edc:	mov	x19, x1
  409ee0:	cmp	x3, x0
  409ee4:	b.le	409f1c <ferror@plt+0x7a9c>
  409ee8:	mov	x0, #0xcd6500000000        	// #225833675390976
  409eec:	adrp	x2, 40f000 <ferror@plt+0xcb80>
  409ef0:	movk	x0, #0x41cd, lsl #48
  409ef4:	fmov	d1, x0
  409ef8:	add	x2, x2, #0xc02
  409efc:	fdiv	d0, d0, d1
  409f00:	mov	x0, x19
  409f04:	mov	x1, #0x3f                  	// #63
  409f08:	bl	401fd0 <snprintf@plt>
  409f0c:	mov	x0, x19
  409f10:	ldr	x19, [sp, #16]
  409f14:	ldp	x29, x30, [sp], #32
  409f18:	ret
  409f1c:	mov	x0, #0x423f                	// #16959
  409f20:	movk	x0, #0xf, lsl #16
  409f24:	cmp	x3, x0
  409f28:	b.le	409f48 <ferror@plt+0x7ac8>
  409f2c:	mov	x0, #0x848000000000        	// #145685290680320
  409f30:	adrp	x2, 40f000 <ferror@plt+0xcb80>
  409f34:	movk	x0, #0x412e, lsl #48
  409f38:	fmov	d1, x0
  409f3c:	add	x2, x2, #0xc08
  409f40:	fdiv	d0, d0, d1
  409f44:	b	409f00 <ferror@plt+0x7a80>
  409f48:	cmp	x3, #0x3e7
  409f4c:	b.le	409f6c <ferror@plt+0x7aec>
  409f50:	mov	x0, #0x400000000000        	// #70368744177664
  409f54:	adrp	x2, 40f000 <ferror@plt+0xcb80>
  409f58:	movk	x0, #0x408f, lsl #48
  409f5c:	fmov	d1, x0
  409f60:	add	x2, x2, #0xc0f
  409f64:	fdiv	d0, d0, d1
  409f68:	b	409f00 <ferror@plt+0x7a80>
  409f6c:	mov	x0, x19
  409f70:	adrp	x2, 40f000 <ferror@plt+0xcb80>
  409f74:	mov	x1, #0x3f                  	// #63
  409f78:	add	x2, x2, #0xc16
  409f7c:	bl	401fd0 <snprintf@plt>
  409f80:	b	409f0c <ferror@plt+0x7a8c>
  409f84:	ldp	x1, x0, [x0]
  409f88:	str	x1, [x0]
  409f8c:	cbz	x1, 409f94 <ferror@plt+0x7b14>
  409f90:	str	x0, [x1, #8]
  409f94:	ret
  409f98:	mov	w1, w0
  409f9c:	adrp	x0, 426000 <stdin@@GLIBC_2.17+0x1c80>
  409fa0:	and	x2, x1, #0x3ff
  409fa4:	add	x0, x0, #0xe48
  409fa8:	ldr	x0, [x0, x2, lsl #3]
  409fac:	cbnz	x0, 409fb4 <ferror@plt+0x7b34>
  409fb0:	ret
  409fb4:	ldr	w2, [x0, #36]
  409fb8:	cmp	w2, w1
  409fbc:	b.eq	409fb0 <ferror@plt+0x7b30>  // b.none
  409fc0:	ldr	x0, [x0]
  409fc4:	b	409fac <ferror@plt+0x7b2c>
  409fc8:	stp	x29, x30, [sp, #-32]!
  409fcc:	mov	x29, sp
  409fd0:	ldr	x2, [x0, #48]
  409fd4:	stp	x19, x20, [sp, #16]
  409fd8:	mov	x20, x0
  409fdc:	ldr	x19, [x2], #-48
  409fe0:	sub	x19, x19, #0x30
  409fe4:	cmp	x2, x20
  409fe8:	b.ne	409ff8 <ferror@plt+0x7b78>  // b.any
  409fec:	ldp	x19, x20, [sp, #16]
  409ff0:	ldp	x29, x30, [sp], #32
  409ff4:	ret
  409ff8:	add	x0, x2, #0x10
  409ffc:	bl	409f84 <ferror@plt+0x7b04>
  40a000:	ldp	x1, x0, [x2, #48]
  40a004:	str	x0, [x1, #8]
  40a008:	str	x1, [x0]
  40a00c:	mov	x0, x2
  40a010:	bl	402240 <free@plt>
  40a014:	ldr	x0, [x19, #48]
  40a018:	mov	x2, x19
  40a01c:	sub	x19, x0, #0x30
  40a020:	b	409fe4 <ferror@plt+0x7b64>
  40a024:	mov	x1, x0
  40a028:	mov	w0, #0x1505                	// #5381
  40a02c:	ldrb	w2, [x1]
  40a030:	cbnz	w2, 40a038 <ferror@plt+0x7bb8>
  40a034:	ret
  40a038:	add	w2, w2, w0, lsl #5
  40a03c:	add	x1, x1, #0x1
  40a040:	add	w0, w0, w2
  40a044:	b	40a02c <ferror@plt+0x7bac>
  40a048:	stp	x29, x30, [sp, #-64]!
  40a04c:	mov	x29, sp
  40a050:	stp	x19, x20, [sp, #16]
  40a054:	mov	x20, x2
  40a058:	stp	x21, x22, [sp, #32]
  40a05c:	mov	x22, x1
  40a060:	str	x23, [sp, #48]
  40a064:	mov	x23, x0
  40a068:	mov	x0, x1
  40a06c:	bl	401ea0 <strlen@plt>
  40a070:	add	x0, x0, #0x41
  40a074:	bl	402040 <malloc@plt>
  40a078:	mov	x19, x0
  40a07c:	cbz	x0, 40a100 <ferror@plt+0x7c80>
  40a080:	ldr	w21, [x23, #4]
  40a084:	mov	x1, x22
  40a088:	add	x0, x0, #0x40
  40a08c:	str	w21, [x19, #36]
  40a090:	bl	4022e0 <strcpy@plt>
  40a094:	ldrh	w0, [x23, #2]
  40a098:	add	x1, x19, #0x30
  40a09c:	strh	w0, [x19, #40]
  40a0a0:	ldr	w0, [x23, #8]
  40a0a4:	str	w0, [x19, #32]
  40a0a8:	cbz	x20, 40a118 <ferror@plt+0x7c98>
  40a0ac:	ldr	x0, [x20, #56]
  40a0b0:	add	x20, x20, #0x30
  40a0b4:	str	x1, [x20, #8]
  40a0b8:	str	x20, [x19, #48]
  40a0bc:	str	x0, [x19, #56]
  40a0c0:	str	x1, [x0]
  40a0c4:	mov	x0, x22
  40a0c8:	bl	40a024 <ferror@plt+0x7ba4>
  40a0cc:	adrp	x1, 424000 <ferror@plt+0x21b80>
  40a0d0:	and	x3, x0, #0x3ff
  40a0d4:	add	x2, x1, #0xe48
  40a0d8:	ubfiz	x0, x0, #3, #10
  40a0dc:	add	x0, x0, x2
  40a0e0:	add	x4, x19, #0x10
  40a0e4:	ldr	x2, [x2, x3, lsl #3]
  40a0e8:	str	x2, [x19, #16]
  40a0ec:	cbz	x2, 40a0f4 <ferror@plt+0x7c74>
  40a0f0:	str	x4, [x2, #8]
  40a0f4:	add	x1, x1, #0xe48
  40a0f8:	str	x0, [x19, #24]
  40a0fc:	str	x4, [x1, x3, lsl #3]
  40a100:	mov	x0, x19
  40a104:	ldp	x19, x20, [sp, #16]
  40a108:	ldp	x21, x22, [sp, #32]
  40a10c:	ldr	x23, [sp, #48]
  40a110:	ldp	x29, x30, [sp], #64
  40a114:	ret
  40a118:	and	x3, x21, #0x3ff
  40a11c:	adrp	x0, 426000 <stdin@@GLIBC_2.17+0x1c80>
  40a120:	add	x2, x0, #0xe48
  40a124:	ubfiz	x21, x21, #3, #10
  40a128:	add	x21, x21, x2
  40a12c:	ldr	x2, [x2, x3, lsl #3]
  40a130:	str	x2, [x19]
  40a134:	cbz	x2, 40a13c <ferror@plt+0x7cbc>
  40a138:	str	x19, [x2, #8]
  40a13c:	add	x0, x0, #0xe48
  40a140:	str	x21, [x19, #8]
  40a144:	stp	x1, x1, [x19, #48]
  40a148:	str	x19, [x0, x3, lsl #3]
  40a14c:	b	40a0c4 <ferror@plt+0x7c44>
  40a150:	stp	x29, x30, [sp, #-48]!
  40a154:	mov	x29, sp
  40a158:	stp	x19, x20, [sp, #16]
  40a15c:	ldr	x19, [x2, #416]
  40a160:	stp	x21, x22, [sp, #32]
  40a164:	cbz	x19, 40a194 <ferror@plt+0x7d14>
  40a168:	ldrh	w20, [x19], #4
  40a16c:	mov	x21, x0
  40a170:	mov	x22, x1
  40a174:	sub	w20, w20, #0x4
  40a178:	cmp	w20, #0x3
  40a17c:	b.le	40a194 <ferror@plt+0x7d14>
  40a180:	ldrh	w0, [x19]
  40a184:	cmp	w0, #0x3
  40a188:	b.ls	40a194 <ferror@plt+0x7d14>  // b.plast
  40a18c:	cmp	w0, w20
  40a190:	b.le	40a1a4 <ferror@plt+0x7d24>
  40a194:	ldp	x19, x20, [sp, #16]
  40a198:	ldp	x21, x22, [sp, #32]
  40a19c:	ldp	x29, x30, [sp], #48
  40a1a0:	ret
  40a1a4:	ldrh	w0, [x19, #2]
  40a1a8:	cmp	w0, #0x35
  40a1ac:	b.ne	40a1c0 <ferror@plt+0x7d40>  // b.any
  40a1b0:	mov	x2, x21
  40a1b4:	add	x1, x19, #0x4
  40a1b8:	mov	x0, x22
  40a1bc:	bl	40a048 <ferror@plt+0x7bc8>
  40a1c0:	ldrh	w2, [x19]
  40a1c4:	add	w2, w2, #0x3
  40a1c8:	and	w2, w2, #0xfffffffc
  40a1cc:	sub	w20, w20, w2
  40a1d0:	add	x19, x19, w2, uxtw
  40a1d4:	b	40a178 <ferror@plt+0x7cf8>
  40a1d8:	sub	sp, sp, #0x200
  40a1dc:	stp	x29, x30, [sp]
  40a1e0:	mov	x29, sp
  40a1e4:	ldrh	w4, [x0, #4]
  40a1e8:	stp	x19, x20, [sp, #16]
  40a1ec:	mov	x20, x0
  40a1f0:	sub	w0, w4, #0x10
  40a1f4:	stp	x21, x22, [sp, #32]
  40a1f8:	and	w0, w0, #0xffff
  40a1fc:	cmp	w0, #0x1
  40a200:	stp	x23, x24, [sp, #48]
  40a204:	str	x25, [sp, #64]
  40a208:	b.ls	40a22c <ferror@plt+0x7dac>  // b.plast
  40a20c:	mov	w0, #0x0                   	// #0
  40a210:	ldp	x29, x30, [sp]
  40a214:	ldp	x19, x20, [sp, #16]
  40a218:	ldp	x21, x22, [sp, #32]
  40a21c:	ldp	x23, x24, [sp, #48]
  40a220:	ldr	x25, [sp, #64]
  40a224:	add	sp, sp, #0x200
  40a228:	ret
  40a22c:	ldr	w3, [x20]
  40a230:	cmp	w3, #0x1f
  40a234:	b.ls	40a3b4 <ferror@plt+0x7f34>  // b.plast
  40a238:	ldr	w0, [x20, #20]
  40a23c:	bl	409f98 <ferror@plt+0x7b18>
  40a240:	mov	x19, x0
  40a244:	cmp	w4, #0x11
  40a248:	b.ne	40a270 <ferror@plt+0x7df0>  // b.any
  40a24c:	cbz	x0, 40a20c <ferror@plt+0x7d8c>
  40a250:	bl	409fc8 <ferror@plt+0x7b48>
  40a254:	add	x0, x19, #0x10
  40a258:	bl	409f84 <ferror@plt+0x7b04>
  40a25c:	mov	x0, x19
  40a260:	bl	409f84 <ferror@plt+0x7b04>
  40a264:	mov	x0, x19
  40a268:	bl	402240 <free@plt>
  40a26c:	b	40a20c <ferror@plt+0x7d8c>
  40a270:	add	x23, sp, #0x50
  40a274:	mov	w1, #0x35                  	// #53
  40a278:	sub	w3, w3, #0x20
  40a27c:	add	x2, x20, #0x20
  40a280:	mov	x0, x23
  40a284:	mov	w4, #0xffff8000            	// #-32768
  40a288:	bl	40e008 <ferror@plt+0xbb88>
  40a28c:	add	x22, x20, #0x10
  40a290:	ldr	x1, [sp, #104]
  40a294:	cbz	x19, 40a390 <ferror@plt+0x7f10>
  40a298:	cbz	x1, 40a2fc <ferror@plt+0x7e7c>
  40a29c:	ldr	w0, [x20, #24]
  40a2a0:	add	x21, x1, #0x4
  40a2a4:	str	w0, [x19, #32]
  40a2a8:	mov	x1, x21
  40a2ac:	add	x0, x19, #0x40
  40a2b0:	bl	4021c0 <strcmp@plt>
  40a2b4:	cbz	w0, 40a2fc <ferror@plt+0x7e7c>
  40a2b8:	add	x20, x19, #0x10
  40a2bc:	mov	x0, x20
  40a2c0:	bl	409f84 <ferror@plt+0x7b04>
  40a2c4:	mov	x0, x21
  40a2c8:	bl	40a024 <ferror@plt+0x7ba4>
  40a2cc:	adrp	x1, 424000 <ferror@plt+0x21b80>
  40a2d0:	and	x3, x0, #0x3ff
  40a2d4:	add	x2, x1, #0xe48
  40a2d8:	ubfiz	x0, x0, #3, #10
  40a2dc:	add	x0, x0, x2
  40a2e0:	ldr	x2, [x2, x3, lsl #3]
  40a2e4:	str	x2, [x19, #16]
  40a2e8:	cbz	x2, 40a2f0 <ferror@plt+0x7e70>
  40a2ec:	str	x20, [x2, #8]
  40a2f0:	add	x1, x1, #0xe48
  40a2f4:	str	x20, [x1, x3, lsl #3]
  40a2f8:	str	x0, [x19, #24]
  40a2fc:	ldr	x20, [sp, #496]
  40a300:	cbnz	x20, 40a310 <ferror@plt+0x7e90>
  40a304:	mov	x0, x19
  40a308:	bl	409fc8 <ferror@plt+0x7b48>
  40a30c:	b	40a20c <ferror@plt+0x7d8c>
  40a310:	ldr	x24, [x19, #48]
  40a314:	ldrh	w25, [x20], #4
  40a318:	sub	x24, x24, #0x30
  40a31c:	sub	w25, w25, #0x4
  40a320:	cmp	w25, #0x3
  40a324:	b.le	40a33c <ferror@plt+0x7ebc>
  40a328:	ldrh	w21, [x20]
  40a32c:	cmp	w21, #0x3
  40a330:	b.ls	40a33c <ferror@plt+0x7ebc>  // b.plast
  40a334:	cmp	w25, w21
  40a338:	b.ge	40a358 <ferror@plt+0x7ed8>  // b.tcont
  40a33c:	mov	x0, x19
  40a340:	bl	409fc8 <ferror@plt+0x7b48>
  40a344:	mov	x2, x23
  40a348:	mov	x1, x22
  40a34c:	mov	x0, x19
  40a350:	bl	40a150 <ferror@plt+0x7cd0>
  40a354:	b	40a20c <ferror@plt+0x7d8c>
  40a358:	ldrh	w0, [x20, #2]
  40a35c:	cmp	w0, #0x35
  40a360:	b.ne	40a37c <ferror@plt+0x7efc>  // b.any
  40a364:	add	x1, x24, #0x40
  40a368:	add	x0, x20, #0x4
  40a36c:	bl	4021c0 <strcmp@plt>
  40a370:	cbnz	w0, 40a33c <ferror@plt+0x7ebc>
  40a374:	ldr	x24, [x24, #48]
  40a378:	sub	x24, x24, #0x30
  40a37c:	add	w21, w21, #0x3
  40a380:	and	w21, w21, #0xfffffffc
  40a384:	sub	w25, w25, w21
  40a388:	add	x20, x20, w21, uxtw
  40a38c:	b	40a320 <ferror@plt+0x7ea0>
  40a390:	cbz	x1, 40a20c <ferror@plt+0x7d8c>
  40a394:	add	x1, x1, #0x4
  40a398:	mov	x0, x22
  40a39c:	mov	x2, #0x0                   	// #0
  40a3a0:	bl	40a048 <ferror@plt+0x7bc8>
  40a3a4:	cbz	x0, 40a20c <ferror@plt+0x7d8c>
  40a3a8:	mov	x2, x23
  40a3ac:	mov	x1, x22
  40a3b0:	b	40a350 <ferror@plt+0x7ed0>
  40a3b4:	mov	w0, #0xffffffff            	// #-1
  40a3b8:	b	40a210 <ferror@plt+0x7d90>
  40a3bc:	sub	sp, sp, #0x490
  40a3c0:	mov	x2, #0x420                 	// #1056
  40a3c4:	stp	x29, x30, [sp]
  40a3c8:	mov	x29, sp
  40a3cc:	stp	x19, x20, [sp, #16]
  40a3d0:	add	x20, sp, #0x70
  40a3d4:	mov	x19, x0
  40a3d8:	mov	x0, x20
  40a3dc:	stp	x21, x22, [sp, #32]
  40a3e0:	mov	w21, w1
  40a3e4:	mov	w1, #0x0                   	// #0
  40a3e8:	bl	4020a0 <memset@plt>
  40a3ec:	mov	x0, #0x20                  	// #32
  40a3f0:	str	w21, [sp, #132]
  40a3f4:	movk	x0, #0x12, lsl #32
  40a3f8:	add	x21, sp, #0x38
  40a3fc:	movk	x0, #0x1, lsl #48
  40a400:	mov	w1, #0x0                   	// #0
  40a404:	stp	xzr, xzr, [sp, #56]
  40a408:	stp	xzr, xzr, [sp, #72]
  40a40c:	stp	xzr, xzr, [sp, #88]
  40a410:	stp	xzr, x0, [sp, #104]
  40a414:	mov	x0, x21
  40a418:	bl	40caa8 <ferror@plt+0xa628>
  40a41c:	tbnz	w0, #31, 40a4d0 <ferror@plt+0x8050>
  40a420:	mov	x0, x20
  40a424:	mov	w3, #0x9                   	// #9
  40a428:	mov	w2, #0x1d                  	// #29
  40a42c:	mov	w1, #0x420                 	// #1056
  40a430:	bl	40dbe4 <ferror@plt+0xb764>
  40a434:	cbz	x19, 40a470 <ferror@plt+0x7ff0>
  40a438:	mov	x0, x19
  40a43c:	bl	4087a0 <ferror@plt+0x6320>
  40a440:	cmp	w0, #0x0
  40a444:	mov	w2, #0x35                  	// #53
  40a448:	mov	x0, x19
  40a44c:	mov	w22, #0x3                   	// #3
  40a450:	csel	w22, w22, w2, eq  // eq = none
  40a454:	bl	401ea0 <strlen@plt>
  40a458:	add	w4, w0, #0x1
  40a45c:	mov	x3, x19
  40a460:	mov	w2, w22
  40a464:	mov	x0, x20
  40a468:	mov	w1, #0x420                 	// #1056
  40a46c:	bl	40dafc <ferror@plt+0xb67c>
  40a470:	add	x2, sp, #0x30
  40a474:	mov	x1, x20
  40a478:	mov	x0, x21
  40a47c:	bl	40d698 <ferror@plt+0xb218>
  40a480:	tbnz	w0, #31, 40a4c8 <ferror@plt+0x8048>
  40a484:	ldr	x0, [sp, #48]
  40a488:	mov	x1, #0x0                   	// #0
  40a48c:	bl	40a1d8 <ferror@plt+0x7d58>
  40a490:	mov	w19, w0
  40a494:	cbnz	w0, 40a4a0 <ferror@plt+0x8020>
  40a498:	ldr	x0, [sp, #48]
  40a49c:	ldr	w19, [x0, #20]
  40a4a0:	ldr	x0, [sp, #48]
  40a4a4:	bl	402240 <free@plt>
  40a4a8:	mov	x0, x21
  40a4ac:	bl	40c8ec <ferror@plt+0xa46c>
  40a4b0:	mov	w0, w19
  40a4b4:	ldp	x29, x30, [sp]
  40a4b8:	ldp	x19, x20, [sp, #16]
  40a4bc:	ldp	x21, x22, [sp, #32]
  40a4c0:	add	sp, sp, #0x490
  40a4c4:	ret
  40a4c8:	mov	w19, #0x0                   	// #0
  40a4cc:	b	40a4a8 <ferror@plt+0x8028>
  40a4d0:	mov	w19, #0x0                   	// #0
  40a4d4:	b	40a4b0 <ferror@plt+0x8030>
  40a4d8:	stp	x29, x30, [sp, #-32]!
  40a4dc:	mov	w3, w0
  40a4e0:	mov	x1, #0x10                  	// #16
  40a4e4:	mov	x29, sp
  40a4e8:	str	x19, [sp, #16]
  40a4ec:	adrp	x19, 424000 <ferror@plt+0x21b80>
  40a4f0:	add	x19, x19, #0xe20
  40a4f4:	adrp	x2, 40f000 <ferror@plt+0xcb80>
  40a4f8:	mov	x0, x19
  40a4fc:	add	x2, x2, #0xc3d
  40a500:	bl	401fd0 <snprintf@plt>
  40a504:	mov	x0, x19
  40a508:	ldr	x19, [sp, #16]
  40a50c:	ldp	x29, x30, [sp], #32
  40a510:	ret
  40a514:	cbz	w0, 40a59c <ferror@plt+0x811c>
  40a518:	stp	x29, x30, [sp, #-32]!
  40a51c:	mov	x29, sp
  40a520:	stp	x19, x20, [sp, #16]
  40a524:	mov	w20, w0
  40a528:	bl	409f98 <ferror@plt+0x7b18>
  40a52c:	cbz	x0, 40a540 <ferror@plt+0x80c0>
  40a530:	add	x0, x0, #0x40
  40a534:	ldp	x19, x20, [sp, #16]
  40a538:	ldp	x29, x30, [sp], #32
  40a53c:	ret
  40a540:	mov	w1, w20
  40a544:	bl	40a3bc <ferror@plt+0x7f3c>
  40a548:	cmp	w0, w20
  40a54c:	b.ne	40a560 <ferror@plt+0x80e0>  // b.any
  40a550:	bl	409f98 <ferror@plt+0x7b18>
  40a554:	cbz	x0, 40a560 <ferror@plt+0x80e0>
  40a558:	add	x0, x0, #0x40
  40a55c:	b	40a534 <ferror@plt+0x80b4>
  40a560:	adrp	x19, 424000 <ferror@plt+0x21b80>
  40a564:	add	x0, x19, #0xe20
  40a568:	add	x19, x0, #0x10
  40a56c:	mov	w0, w20
  40a570:	mov	x1, x19
  40a574:	bl	402090 <if_indextoname@plt>
  40a578:	cbnz	x0, 40a594 <ferror@plt+0x8114>
  40a57c:	adrp	x2, 40f000 <ferror@plt+0xcb80>
  40a580:	mov	w3, w20
  40a584:	add	x2, x2, #0xc3d
  40a588:	mov	x0, x19
  40a58c:	mov	x1, #0x10                  	// #16
  40a590:	bl	401fd0 <snprintf@plt>
  40a594:	mov	x0, x19
  40a598:	b	40a534 <ferror@plt+0x80b4>
  40a59c:	adrp	x0, 40f000 <ferror@plt+0xcb80>
  40a5a0:	add	x0, x0, #0xc42
  40a5a4:	ret
  40a5a8:	cbz	w0, 40a5c8 <ferror@plt+0x8148>
  40a5ac:	stp	x29, x30, [sp, #-16]!
  40a5b0:	mov	x29, sp
  40a5b4:	bl	409f98 <ferror@plt+0x7b18>
  40a5b8:	cbz	x0, 40a5d0 <ferror@plt+0x8150>
  40a5bc:	ldrh	w0, [x0, #40]
  40a5c0:	ldp	x29, x30, [sp], #16
  40a5c4:	ret
  40a5c8:	mov	w0, #0xffffffff            	// #-1
  40a5cc:	ret
  40a5d0:	mov	w0, #0xffffffff            	// #-1
  40a5d4:	b	40a5c0 <ferror@plt+0x8140>
  40a5d8:	cbz	w0, 40a5f8 <ferror@plt+0x8178>
  40a5dc:	stp	x29, x30, [sp, #-16]!
  40a5e0:	mov	x29, sp
  40a5e4:	bl	409f98 <ferror@plt+0x7b18>
  40a5e8:	cbz	x0, 40a600 <ferror@plt+0x8180>
  40a5ec:	ldr	w0, [x0, #32]
  40a5f0:	ldp	x29, x30, [sp], #16
  40a5f4:	ret
  40a5f8:	mov	w0, #0x0                   	// #0
  40a5fc:	ret
  40a600:	mov	w0, #0xffffffff            	// #-1
  40a604:	b	40a5f0 <ferror@plt+0x8170>
  40a608:	stp	x29, x30, [sp, #-64]!
  40a60c:	mov	x29, sp
  40a610:	stp	x19, x20, [sp, #16]
  40a614:	str	x21, [sp, #32]
  40a618:	cbz	x0, 40a6ac <ferror@plt+0x822c>
  40a61c:	mov	x20, x0
  40a620:	bl	40a024 <ferror@plt+0x7ba4>
  40a624:	adrp	x1, 424000 <ferror@plt+0x21b80>
  40a628:	and	x0, x0, #0x3ff
  40a62c:	add	x1, x1, #0xe48
  40a630:	ldr	x19, [x1, x0, lsl #3]
  40a634:	cbnz	x19, 40a690 <ferror@plt+0x8210>
  40a638:	mov	x0, x20
  40a63c:	mov	w1, #0x0                   	// #0
  40a640:	bl	40a3bc <ferror@plt+0x7f3c>
  40a644:	mov	w19, w0
  40a648:	cbnz	w0, 40a67c <ferror@plt+0x81fc>
  40a64c:	mov	x0, x20
  40a650:	bl	402370 <if_nametoindex@plt>
  40a654:	mov	w19, w0
  40a658:	cbnz	w0, 40a67c <ferror@plt+0x81fc>
  40a65c:	add	x2, sp, #0x3c
  40a660:	mov	x0, x20
  40a664:	adrp	x1, 40f000 <ferror@plt+0xcb80>
  40a668:	add	x1, x1, #0xc3d
  40a66c:	bl	4023a0 <__isoc99_sscanf@plt>
  40a670:	cmp	w0, #0x1
  40a674:	b.ne	40a67c <ferror@plt+0x81fc>  // b.any
  40a678:	ldr	w19, [sp, #60]
  40a67c:	mov	w0, w19
  40a680:	ldp	x19, x20, [sp, #16]
  40a684:	ldr	x21, [sp, #32]
  40a688:	ldp	x29, x30, [sp], #64
  40a68c:	ret
  40a690:	sub	x21, x19, #0x10
  40a694:	mov	x1, x20
  40a698:	add	x0, x19, #0x30
  40a69c:	bl	4021c0 <strcmp@plt>
  40a6a0:	cbz	w0, 40a6b4 <ferror@plt+0x8234>
  40a6a4:	ldr	x19, [x19]
  40a6a8:	b	40a634 <ferror@plt+0x81b4>
  40a6ac:	mov	w19, #0x0                   	// #0
  40a6b0:	b	40a67c <ferror@plt+0x81fc>
  40a6b4:	ldr	w19, [x21, #36]
  40a6b8:	b	40a67c <ferror@plt+0x81fc>
  40a6bc:	stp	x29, x30, [sp, #-16]!
  40a6c0:	mov	x29, sp
  40a6c4:	bl	409f98 <ferror@plt+0x7b18>
  40a6c8:	cbz	x0, 40a6e8 <ferror@plt+0x8268>
  40a6cc:	mov	x2, x0
  40a6d0:	bl	409f84 <ferror@plt+0x7b04>
  40a6d4:	add	x0, x2, #0x10
  40a6d8:	bl	409f84 <ferror@plt+0x7b04>
  40a6dc:	mov	x0, x2
  40a6e0:	ldp	x29, x30, [sp], #16
  40a6e4:	b	402240 <free@plt>
  40a6e8:	ldp	x29, x30, [sp], #16
  40a6ec:	ret
  40a6f0:	stp	x29, x30, [sp, #-32]!
  40a6f4:	mov	x29, sp
  40a6f8:	stp	x19, x20, [sp, #16]
  40a6fc:	adrp	x19, 424000 <ferror@plt+0x21b80>
  40a700:	add	x19, x19, #0xe20
  40a704:	ldr	w1, [x19, #32]
  40a708:	cbnz	w1, 40a76c <ferror@plt+0x82ec>
  40a70c:	mov	x20, x0
  40a710:	bl	40cf88 <ferror@plt+0xab08>
  40a714:	tbz	w0, #31, 40a72c <ferror@plt+0x82ac>
  40a718:	adrp	x0, 40e000 <ferror@plt+0xbb80>
  40a71c:	add	x0, x0, #0x8bb
  40a720:	bl	401ee0 <perror@plt>
  40a724:	mov	w0, #0x1                   	// #1
  40a728:	bl	401ec0 <exit@plt>
  40a72c:	adrp	x1, 423000 <ferror@plt+0x20b80>
  40a730:	mov	x0, x20
  40a734:	mov	w3, #0x0                   	// #0
  40a738:	mov	x2, #0x0                   	// #0
  40a73c:	ldr	x1, [x1, #4008]
  40a740:	bl	40d340 <ferror@plt+0xaec0>
  40a744:	tbz	w0, #31, 40a764 <ferror@plt+0x82e4>
  40a748:	adrp	x0, 423000 <ferror@plt+0x20b80>
  40a74c:	ldr	x0, [x0, #3992]
  40a750:	ldr	x1, [x0]
  40a754:	adrp	x0, 40e000 <ferror@plt+0xbb80>
  40a758:	add	x0, x0, #0x8d4
  40a75c:	bl	401eb0 <fputs@plt>
  40a760:	b	40a724 <ferror@plt+0x82a4>
  40a764:	mov	w0, #0x1                   	// #1
  40a768:	str	w0, [x19, #32]
  40a76c:	ldp	x19, x20, [sp, #16]
  40a770:	ldp	x29, x30, [sp], #32
  40a774:	ret
  40a778:	stp	x29, x30, [sp, #-80]!
  40a77c:	cmp	w1, #0x4
  40a780:	mov	x29, sp
  40a784:	stp	x19, x20, [sp, #16]
  40a788:	mov	x19, x3
  40a78c:	stp	x21, x22, [sp, #32]
  40a790:	mov	x22, x0
  40a794:	mov	w21, w4
  40a798:	stp	x23, x24, [sp, #48]
  40a79c:	mov	w24, w1
  40a7a0:	stp	x25, x26, [sp, #64]
  40a7a4:	b.ne	40a7e4 <ferror@plt+0x8364>  // b.any
  40a7a8:	and	w0, w2, #0xfffffff7
  40a7ac:	cmp	w0, #0x300
  40a7b0:	b.eq	40a7bc <ferror@plt+0x833c>  // b.none
  40a7b4:	cmp	w2, #0x30a
  40a7b8:	b.ne	40a810 <ferror@plt+0x8390>  // b.any
  40a7bc:	mov	w3, w21
  40a7c0:	mov	x2, x19
  40a7c4:	mov	x1, x22
  40a7c8:	mov	w0, #0x2                   	// #2
  40a7cc:	ldp	x19, x20, [sp, #16]
  40a7d0:	ldp	x21, x22, [sp, #32]
  40a7d4:	ldp	x23, x24, [sp, #48]
  40a7d8:	ldp	x25, x26, [sp, #64]
  40a7dc:	ldp	x29, x30, [sp], #80
  40a7e0:	b	402470 <inet_ntop@plt>
  40a7e4:	cmp	w1, #0x10
  40a7e8:	b.ne	40a810 <ferror@plt+0x8390>  // b.any
  40a7ec:	cmp	w2, #0x301
  40a7f0:	mov	w0, #0x337                 	// #823
  40a7f4:	ccmp	w2, w0, #0x4, ne  // ne = any
  40a7f8:	b.ne	40a810 <ferror@plt+0x8390>  // b.any
  40a7fc:	mov	w3, w4
  40a800:	mov	x2, x19
  40a804:	mov	x1, x22
  40a808:	mov	w0, #0xa                   	// #10
  40a80c:	b	40a7cc <ferror@plt+0x834c>
  40a810:	sxtw	x23, w21
  40a814:	ldrb	w3, [x22]
  40a818:	mov	x1, x23
  40a81c:	adrp	x26, 40f000 <ferror@plt+0xcb80>
  40a820:	add	x25, x19, #0x2
  40a824:	add	x26, x26, #0xc44
  40a828:	add	x23, x19, x23
  40a82c:	mov	x20, #0x1                   	// #1
  40a830:	mov	x0, x19
  40a834:	adrp	x2, 40f000 <ferror@plt+0xcb80>
  40a838:	add	x2, x2, #0xc45
  40a83c:	bl	401fd0 <snprintf@plt>
  40a840:	add	w0, w20, w20, lsl #1
  40a844:	sub	w0, w0, #0x1
  40a848:	cmp	w21, w0
  40a84c:	ccmp	w24, w20, #0x4, gt
  40a850:	b.gt	40a870 <ferror@plt+0x83f0>
  40a854:	mov	x0, x19
  40a858:	ldp	x19, x20, [sp, #16]
  40a85c:	ldp	x21, x22, [sp, #32]
  40a860:	ldp	x23, x24, [sp, #48]
  40a864:	ldp	x25, x26, [sp, #64]
  40a868:	ldp	x29, x30, [sp], #80
  40a86c:	ret
  40a870:	ldrb	w3, [x22, x20]
  40a874:	sub	x1, x23, x25
  40a878:	mov	x0, x25
  40a87c:	mov	x2, x26
  40a880:	add	x20, x20, #0x1
  40a884:	add	x25, x25, #0x3
  40a888:	bl	401fd0 <snprintf@plt>
  40a88c:	b	40a840 <ferror@plt+0x83c0>
  40a890:	stp	x29, x30, [sp, #-352]!
  40a894:	mov	x29, sp
  40a898:	stp	x19, x20, [sp, #16]
  40a89c:	mov	x19, x2
  40a8a0:	stp	x21, x22, [sp, #32]
  40a8a4:	stp	x23, x24, [sp, #48]
  40a8a8:	mov	x24, x0
  40a8ac:	mov	w23, w1
  40a8b0:	mov	x0, x2
  40a8b4:	mov	w1, #0x2e                  	// #46
  40a8b8:	stp	x25, x26, [sp, #64]
  40a8bc:	bl	402290 <strchr@plt>
  40a8c0:	cbz	x0, 40a988 <ferror@plt+0x8508>
  40a8c4:	mov	x1, x19
  40a8c8:	add	x0, sp, #0x58
  40a8cc:	mov	w2, #0x2                   	// #2
  40a8d0:	bl	4081e0 <ferror@plt+0x5d60>
  40a8d4:	cbz	w0, 40a8fc <ferror@plt+0x847c>
  40a8d8:	adrp	x0, 423000 <ferror@plt+0x20b80>
  40a8dc:	adrp	x1, 40f000 <ferror@plt+0xcb80>
  40a8e0:	mov	x2, x19
  40a8e4:	add	x1, x1, #0xc4a
  40a8e8:	ldr	x0, [x0, #3992]
  40a8ec:	ldr	x0, [x0]
  40a8f0:	bl	402450 <fprintf@plt>
  40a8f4:	mov	w0, #0xffffffff            	// #-1
  40a8f8:	b	40a910 <ferror@plt+0x8490>
  40a8fc:	cmp	w23, #0x3
  40a900:	b.le	40a8f4 <ferror@plt+0x8474>
  40a904:	ldr	w0, [sp, #96]
  40a908:	str	w0, [x24]
  40a90c:	mov	w0, #0x4                   	// #4
  40a910:	ldp	x19, x20, [sp, #16]
  40a914:	ldp	x21, x22, [sp, #32]
  40a918:	ldp	x23, x24, [sp, #48]
  40a91c:	ldp	x25, x26, [sp, #64]
  40a920:	ldp	x29, x30, [sp], #352
  40a924:	ret
  40a928:	mov	x0, x19
  40a92c:	mov	w1, #0x3a                  	// #58
  40a930:	bl	402290 <strchr@plt>
  40a934:	mov	x21, x0
  40a938:	cbz	x0, 40a940 <ferror@plt+0x84c0>
  40a93c:	strb	wzr, [x21], #1
  40a940:	mov	x2, x26
  40a944:	mov	x1, x25
  40a948:	mov	x0, x19
  40a94c:	bl	4023a0 <__isoc99_sscanf@plt>
  40a950:	cmp	w0, #0x1
  40a954:	b.ne	40a8d8 <ferror@plt+0x8458>  // b.any
  40a958:	ldr	w0, [sp, #88]
  40a95c:	cmp	w0, #0xff
  40a960:	b.hi	40a8d8 <ferror@plt+0x8458>  // b.pmore
  40a964:	strb	w0, [x24, x22]
  40a968:	add	x22, x22, #0x1
  40a96c:	cbz	x21, 40a980 <ferror@plt+0x8500>
  40a970:	mov	x19, x21
  40a974:	mov	w20, w22
  40a978:	cmp	w23, w22
  40a97c:	b.gt	40a928 <ferror@plt+0x84a8>
  40a980:	add	w0, w20, #0x1
  40a984:	b	40a910 <ferror@plt+0x8490>
  40a988:	adrp	x25, 40f000 <ferror@plt+0xcb80>
  40a98c:	add	x26, sp, #0x58
  40a990:	add	x25, x25, #0x15b
  40a994:	mov	x22, #0x0                   	// #0
  40a998:	b	40a974 <ferror@plt+0x84f4>
  40a99c:	mov	x12, #0x31e0                	// #12768
  40a9a0:	sub	sp, sp, x12
  40a9a4:	mov	x4, x0
  40a9a8:	adrp	x3, 40f000 <ferror@plt+0xcb80>
  40a9ac:	add	x3, x3, #0xc63
  40a9b0:	mov	x1, #0x1000                	// #4096
  40a9b4:	stp	x29, x30, [sp]
  40a9b8:	mov	x29, sp
  40a9bc:	stp	x21, x22, [sp, #32]
  40a9c0:	adrp	x22, 40f000 <ferror@plt+0xcb80>
  40a9c4:	add	x2, x22, #0x7e1
  40a9c8:	stp	x19, x20, [sp, #16]
  40a9cc:	add	x19, sp, #0x1e0
  40a9d0:	mov	x20, x0
  40a9d4:	mov	x0, x19
  40a9d8:	stp	x23, x24, [sp, #48]
  40a9dc:	stp	x25, x26, [sp, #64]
  40a9e0:	stp	x27, x28, [sp, #80]
  40a9e4:	bl	401fd0 <snprintf@plt>
  40a9e8:	mov	x0, x19
  40a9ec:	mov	w1, #0x80000               	// #524288
  40a9f0:	bl	402340 <open64@plt>
  40a9f4:	tbz	w0, #31, 40aa54 <ferror@plt+0x85d4>
  40a9f8:	adrp	x0, 423000 <ferror@plt+0x20b80>
  40a9fc:	ldr	x0, [x0, #3992]
  40aa00:	ldr	x19, [x0]
  40aa04:	bl	402400 <__errno_location@plt>
  40aa08:	ldr	w0, [x0]
  40aa0c:	bl	402130 <strerror@plt>
  40aa10:	mov	x3, x0
  40aa14:	adrp	x1, 40f000 <ferror@plt+0xcb80>
  40aa18:	mov	x2, x20
  40aa1c:	add	x1, x1, #0xc72
  40aa20:	mov	x0, x19
  40aa24:	bl	402450 <fprintf@plt>
  40aa28:	mov	w19, #0xffffffff            	// #-1
  40aa2c:	mov	w0, w19
  40aa30:	mov	x12, #0x31e0                	// #12768
  40aa34:	ldp	x29, x30, [sp]
  40aa38:	ldp	x19, x20, [sp, #16]
  40aa3c:	ldp	x21, x22, [sp, #32]
  40aa40:	ldp	x23, x24, [sp, #48]
  40aa44:	ldp	x25, x26, [sp, #64]
  40aa48:	ldp	x27, x28, [sp, #80]
  40aa4c:	add	sp, sp, x12
  40aa50:	ret
  40aa54:	mov	w19, w0
  40aa58:	mov	w1, #0x40000000            	// #1073741824
  40aa5c:	bl	402300 <setns@plt>
  40aa60:	tbz	w0, #31, 40aaa0 <ferror@plt+0x8620>
  40aa64:	adrp	x0, 423000 <ferror@plt+0x20b80>
  40aa68:	ldr	x0, [x0, #3992]
  40aa6c:	ldr	x21, [x0]
  40aa70:	bl	402400 <__errno_location@plt>
  40aa74:	ldr	w0, [x0]
  40aa78:	bl	402130 <strerror@plt>
  40aa7c:	mov	x3, x0
  40aa80:	mov	x2, x20
  40aa84:	adrp	x1, 40f000 <ferror@plt+0xcb80>
  40aa88:	add	x1, x1, #0xc9a
  40aa8c:	mov	x0, x21
  40aa90:	bl	402450 <fprintf@plt>
  40aa94:	mov	w0, w19
  40aa98:	bl	402140 <close@plt>
  40aa9c:	b	40aa28 <ferror@plt+0x85a8>
  40aaa0:	mov	w0, w19
  40aaa4:	bl	402140 <close@plt>
  40aaa8:	mov	w0, #0x20000               	// #131072
  40aaac:	bl	401fc0 <unshare@plt>
  40aab0:	tbz	w0, #31, 40aae4 <ferror@plt+0x8664>
  40aab4:	adrp	x0, 423000 <ferror@plt+0x20b80>
  40aab8:	ldr	x0, [x0, #3992]
  40aabc:	ldr	x19, [x0]
  40aac0:	bl	402400 <__errno_location@plt>
  40aac4:	ldr	w0, [x0]
  40aac8:	bl	402130 <strerror@plt>
  40aacc:	mov	x2, x0
  40aad0:	adrp	x1, 40f000 <ferror@plt+0xcb80>
  40aad4:	add	x1, x1, #0xcc9
  40aad8:	mov	x0, x19
  40aadc:	bl	402450 <fprintf@plt>
  40aae0:	b	40aa28 <ferror@plt+0x85a8>
  40aae4:	mov	x3, #0x4000                	// #16384
  40aae8:	adrp	x23, 40f000 <ferror@plt+0xcb80>
  40aaec:	mov	x4, #0x0                   	// #0
  40aaf0:	add	x2, x23, #0xcdd
  40aaf4:	movk	x3, #0x8, lsl #16
  40aaf8:	adrp	x1, 40f000 <ferror@plt+0xcb80>
  40aafc:	adrp	x0, 40f000 <ferror@plt+0xcb80>
  40ab00:	add	x1, x1, #0xce2
  40ab04:	add	x0, x0, #0xfdd
  40ab08:	bl	401ed0 <mount@plt>
  40ab0c:	mov	w19, w0
  40ab10:	cbz	w0, 40ab3c <ferror@plt+0x86bc>
  40ab14:	adrp	x0, 423000 <ferror@plt+0x20b80>
  40ab18:	ldr	x0, [x0, #3992]
  40ab1c:	ldr	x19, [x0]
  40ab20:	bl	402400 <__errno_location@plt>
  40ab24:	ldr	w0, [x0]
  40ab28:	bl	402130 <strerror@plt>
  40ab2c:	mov	x2, x0
  40ab30:	adrp	x1, 40f000 <ferror@plt+0xcb80>
  40ab34:	add	x1, x1, #0xce4
  40ab38:	b	40aad8 <ferror@plt+0x8658>
  40ab3c:	adrp	x21, 40f000 <ferror@plt+0xcb80>
  40ab40:	add	x24, x21, #0xd08
  40ab44:	mov	x0, x24
  40ab48:	mov	w1, #0x2                   	// #2
  40ab4c:	bl	401fe0 <umount2@plt>
  40ab50:	tbnz	w0, #31, 40ab9c <ferror@plt+0x871c>
  40ab54:	mov	x3, #0x0                   	// #0
  40ab58:	adrp	x2, 40f000 <ferror@plt+0xcb80>
  40ab5c:	add	x1, x21, #0xd08
  40ab60:	add	x2, x2, #0xd0d
  40ab64:	mov	x0, x20
  40ab68:	mov	x4, #0x0                   	// #0
  40ab6c:	bl	401ed0 <mount@plt>
  40ab70:	tbz	w0, #31, 40abb8 <ferror@plt+0x8738>
  40ab74:	adrp	x0, 423000 <ferror@plt+0x20b80>
  40ab78:	ldr	x0, [x0, #3992]
  40ab7c:	ldr	x19, [x0]
  40ab80:	bl	402400 <__errno_location@plt>
  40ab84:	ldr	w0, [x0]
  40ab88:	bl	402130 <strerror@plt>
  40ab8c:	mov	x2, x0
  40ab90:	adrp	x1, 40f000 <ferror@plt+0xcb80>
  40ab94:	add	x1, x1, #0xd13
  40ab98:	b	40aad8 <ferror@plt+0x8658>
  40ab9c:	add	x1, sp, #0x60
  40aba0:	mov	x0, x24
  40aba4:	bl	402230 <statvfs64@plt>
  40aba8:	cbnz	w0, 40ab54 <ferror@plt+0x86d4>
  40abac:	ldr	x3, [sp, #168]
  40abb0:	and	x3, x3, #0x1
  40abb4:	b	40ab58 <ferror@plt+0x86d8>
  40abb8:	mov	x0, x20
  40abbc:	bl	401ea0 <strlen@plt>
  40abc0:	cmp	x0, #0xfe
  40abc4:	b.hi	40aa2c <ferror@plt+0x85ac>  // b.pmore
  40abc8:	mov	x4, x20
  40abcc:	add	x2, x22, #0x7e1
  40abd0:	adrp	x3, 40f000 <ferror@plt+0xcb80>
  40abd4:	add	x3, x3, #0xd2d
  40abd8:	add	x24, sp, #0xd0
  40abdc:	mov	x1, #0x10a                 	// #266
  40abe0:	mov	x0, x24
  40abe4:	bl	401fd0 <snprintf@plt>
  40abe8:	mov	x0, x24
  40abec:	bl	401f90 <opendir@plt>
  40abf0:	mov	x21, x0
  40abf4:	cbz	x0, 40aa2c <ferror@plt+0x85ac>
  40abf8:	adrp	x25, 40f000 <ferror@plt+0xcb80>
  40abfc:	adrp	x26, 40f000 <ferror@plt+0xcb80>
  40ac00:	mov	x1, #0x11e0                	// #4576
  40ac04:	add	x25, x25, #0xd39
  40ac08:	add	x26, x26, #0xd38
  40ac0c:	add	x27, sp, x1
  40ac10:	mov	x0, x21
  40ac14:	bl	402260 <readdir64@plt>
  40ac18:	cbnz	x0, 40ac28 <ferror@plt+0x87a8>
  40ac1c:	mov	x0, x21
  40ac20:	bl	402120 <closedir@plt>
  40ac24:	b	40aa2c <ferror@plt+0x85ac>
  40ac28:	add	x20, x0, #0x13
  40ac2c:	mov	x1, x25
  40ac30:	mov	x0, x20
  40ac34:	bl	4021c0 <strcmp@plt>
  40ac38:	cbz	w0, 40ac10 <ferror@plt+0x8790>
  40ac3c:	mov	x1, x26
  40ac40:	mov	x0, x20
  40ac44:	bl	4021c0 <strcmp@plt>
  40ac48:	cbz	w0, 40ac10 <ferror@plt+0x8790>
  40ac4c:	mov	x4, x20
  40ac50:	mov	x3, x24
  40ac54:	add	x2, x22, #0x7e1
  40ac58:	mov	x1, #0x1000                	// #4096
  40ac5c:	mov	x0, x27
  40ac60:	bl	401fd0 <snprintf@plt>
  40ac64:	mov	x0, #0x21e0                	// #8672
  40ac68:	add	x28, sp, x0
  40ac6c:	mov	x3, x20
  40ac70:	mov	x1, #0x1000                	// #4096
  40ac74:	mov	x0, x28
  40ac78:	adrp	x2, 40f000 <ferror@plt+0xcb80>
  40ac7c:	add	x2, x2, #0xd3b
  40ac80:	bl	401fd0 <snprintf@plt>
  40ac84:	add	x2, x23, #0xcdd
  40ac88:	mov	x1, x28
  40ac8c:	mov	x0, x27
  40ac90:	mov	x4, #0x0                   	// #0
  40ac94:	mov	x3, #0x1000                	// #4096
  40ac98:	bl	401ed0 <mount@plt>
  40ac9c:	tbz	w0, #31, 40ac10 <ferror@plt+0x8790>
  40aca0:	adrp	x0, 423000 <ferror@plt+0x20b80>
  40aca4:	ldr	x0, [x0, #3992]
  40aca8:	ldr	x20, [x0]
  40acac:	bl	402400 <__errno_location@plt>
  40acb0:	ldr	w0, [x0]
  40acb4:	bl	402130 <strerror@plt>
  40acb8:	mov	x4, x0
  40acbc:	mov	x3, x28
  40acc0:	mov	x2, x27
  40acc4:	mov	x0, x20
  40acc8:	adrp	x1, 40f000 <ferror@plt+0xcb80>
  40accc:	add	x1, x1, #0xd43
  40acd0:	bl	402450 <fprintf@plt>
  40acd4:	b	40ac10 <ferror@plt+0x8790>
  40acd8:	mov	x12, #0x1020                	// #4128
  40acdc:	sub	sp, sp, x12
  40ace0:	mov	w1, #0x2f                  	// #47
  40ace4:	stp	x29, x30, [sp]
  40ace8:	mov	x29, sp
  40acec:	str	x19, [sp, #16]
  40acf0:	mov	x19, x0
  40acf4:	bl	402290 <strchr@plt>
  40acf8:	cbnz	x0, 40ad20 <ferror@plt+0x88a0>
  40acfc:	add	x0, sp, #0x20
  40ad00:	mov	x4, x19
  40ad04:	adrp	x3, 40f000 <ferror@plt+0xcb80>
  40ad08:	adrp	x2, 40f000 <ferror@plt+0xcb80>
  40ad0c:	add	x3, x3, #0xc63
  40ad10:	add	x2, x2, #0x7e1
  40ad14:	mov	x19, x0
  40ad18:	mov	x1, #0x1000                	// #4096
  40ad1c:	bl	401fd0 <snprintf@plt>
  40ad20:	mov	x0, x19
  40ad24:	mov	w1, #0x0                   	// #0
  40ad28:	bl	402340 <open64@plt>
  40ad2c:	mov	x12, #0x1020                	// #4128
  40ad30:	ldp	x29, x30, [sp]
  40ad34:	ldr	x19, [sp, #16]
  40ad38:	add	sp, sp, x12
  40ad3c:	ret
  40ad40:	stp	x29, x30, [sp, #-64]!
  40ad44:	mov	x29, sp
  40ad48:	stp	x19, x20, [sp, #16]
  40ad4c:	stp	x21, x22, [sp, #32]
  40ad50:	mov	x21, x0
  40ad54:	mov	x22, x1
  40ad58:	adrp	x0, 40f000 <ferror@plt+0xcb80>
  40ad5c:	add	x0, x0, #0xc63
  40ad60:	stp	x23, x24, [sp, #48]
  40ad64:	bl	401f90 <opendir@plt>
  40ad68:	cbz	x0, 40ade4 <ferror@plt+0x8964>
  40ad6c:	adrp	x23, 40f000 <ferror@plt+0xcb80>
  40ad70:	adrp	x24, 40f000 <ferror@plt+0xcb80>
  40ad74:	mov	x20, x0
  40ad78:	add	x23, x23, #0xd39
  40ad7c:	add	x24, x24, #0xd38
  40ad80:	mov	x0, x20
  40ad84:	bl	402260 <readdir64@plt>
  40ad88:	mov	x19, x0
  40ad8c:	cbz	x0, 40adc4 <ferror@plt+0x8944>
  40ad90:	add	x19, x19, #0x13
  40ad94:	mov	x1, x23
  40ad98:	mov	x0, x19
  40ad9c:	bl	4021c0 <strcmp@plt>
  40ada0:	cbz	w0, 40ad80 <ferror@plt+0x8900>
  40ada4:	mov	x1, x24
  40ada8:	mov	x0, x19
  40adac:	bl	4021c0 <strcmp@plt>
  40adb0:	cbz	w0, 40ad80 <ferror@plt+0x8900>
  40adb4:	mov	x1, x22
  40adb8:	mov	x0, x19
  40adbc:	blr	x21
  40adc0:	cbz	w0, 40ad80 <ferror@plt+0x8900>
  40adc4:	mov	x0, x20
  40adc8:	bl	402120 <closedir@plt>
  40adcc:	mov	w0, #0x0                   	// #0
  40add0:	ldp	x19, x20, [sp, #16]
  40add4:	ldp	x21, x22, [sp, #32]
  40add8:	ldp	x23, x24, [sp, #48]
  40addc:	ldp	x29, x30, [sp], #64
  40ade0:	ret
  40ade4:	mov	w0, #0xffffffff            	// #-1
  40ade8:	b	40add0 <ferror@plt+0x8950>
  40adec:	cbz	w0, 40ae6c <ferror@plt+0x89ec>
  40adf0:	stp	x29, x30, [sp, #-32]!
  40adf4:	adrp	x0, 423000 <ferror@plt+0x20b80>
  40adf8:	mov	x29, sp
  40adfc:	ldr	x0, [x0, #4016]
  40ae00:	stp	x19, x20, [sp, #16]
  40ae04:	and	w20, w1, #0xff
  40ae08:	ldr	x0, [x0]
  40ae0c:	bl	40bd44 <ferror@plt+0x98c4>
  40ae10:	adrp	x1, 428000 <stdin@@GLIBC_2.17+0x3c80>
  40ae14:	mov	x19, x1
  40ae18:	str	x0, [x1, #3656]
  40ae1c:	cbnz	x0, 40ae34 <ferror@plt+0x89b4>
  40ae20:	adrp	x0, 40f000 <ferror@plt+0xcb80>
  40ae24:	add	x0, x0, #0xd5d
  40ae28:	bl	401ee0 <perror@plt>
  40ae2c:	mov	w0, #0x1                   	// #1
  40ae30:	bl	401ec0 <exit@plt>
  40ae34:	adrp	x1, 423000 <ferror@plt+0x20b80>
  40ae38:	ldr	x1, [x1, #4056]
  40ae3c:	ldr	w1, [x1]
  40ae40:	cbz	w1, 40ae4c <ferror@plt+0x89cc>
  40ae44:	mov	w1, #0x1                   	// #1
  40ae48:	bl	40bde4 <ferror@plt+0x9964>
  40ae4c:	cbz	w20, 40ae60 <ferror@plt+0x89e0>
  40ae50:	ldr	x0, [x19, #3656]
  40ae54:	ldp	x19, x20, [sp, #16]
  40ae58:	ldp	x29, x30, [sp], #32
  40ae5c:	b	40bf7c <ferror@plt+0x9afc>
  40ae60:	ldp	x19, x20, [sp, #16]
  40ae64:	ldp	x29, x30, [sp], #32
  40ae68:	ret
  40ae6c:	ret
  40ae70:	mov	w1, #0x1                   	// #1
  40ae74:	b	40adec <ferror@plt+0x896c>
  40ae78:	stp	x29, x30, [sp, #-32]!
  40ae7c:	adrp	x0, 428000 <stdin@@GLIBC_2.17+0x3c80>
  40ae80:	mov	x29, sp
  40ae84:	str	x19, [sp, #16]
  40ae88:	add	x19, x0, #0xe48
  40ae8c:	ldr	x0, [x0, #3656]
  40ae90:	cbz	x0, 40aea8 <ferror@plt+0x8a28>
  40ae94:	bl	40bfd4 <ferror@plt+0x9b54>
  40ae98:	mov	x0, x19
  40ae9c:	ldr	x19, [sp, #16]
  40aea0:	ldp	x29, x30, [sp], #32
  40aea4:	b	40bd78 <ferror@plt+0x98f8>
  40aea8:	ldr	x19, [sp, #16]
  40aeac:	ldp	x29, x30, [sp], #32
  40aeb0:	ret
  40aeb4:	mov	w1, #0x0                   	// #0
  40aeb8:	b	40adec <ferror@plt+0x896c>
  40aebc:	adrp	x1, 428000 <stdin@@GLIBC_2.17+0x3c80>
  40aec0:	add	x0, x1, #0xe48
  40aec4:	ldr	x1, [x1, #3656]
  40aec8:	cbz	x1, 40aed0 <ferror@plt+0x8a50>
  40aecc:	b	40bd78 <ferror@plt+0x98f8>
  40aed0:	ret
  40aed4:	adrp	x0, 428000 <stdin@@GLIBC_2.17+0x3c80>
  40aed8:	ldr	x0, [x0, #3656]
  40aedc:	cmp	x0, #0x0
  40aee0:	cset	w0, ne  // ne = any
  40aee4:	ret
  40aee8:	adrp	x0, 428000 <stdin@@GLIBC_2.17+0x3c80>
  40aeec:	ldr	x0, [x0, #3656]
  40aef0:	ret
  40aef4:	adrp	x2, 428000 <stdin@@GLIBC_2.17+0x3c80>
  40aef8:	mov	x1, x0
  40aefc:	ldr	x0, [x2, #3656]
  40af00:	cbz	x0, 40af2c <ferror@plt+0x8aac>
  40af04:	stp	x29, x30, [sp, #-32]!
  40af08:	mov	x29, sp
  40af0c:	str	x19, [sp, #16]
  40af10:	mov	x19, x2
  40af14:	cbz	x1, 40af1c <ferror@plt+0x8a9c>
  40af18:	bl	40bdec <ferror@plt+0x996c>
  40af1c:	ldr	x0, [x19, #3656]
  40af20:	ldr	x19, [sp, #16]
  40af24:	ldp	x29, x30, [sp], #32
  40af28:	b	40bee8 <ferror@plt+0x9a68>
  40af2c:	ret
  40af30:	adrp	x0, 428000 <stdin@@GLIBC_2.17+0x3c80>
  40af34:	ldr	x0, [x0, #3656]
  40af38:	cbz	x0, 40af40 <ferror@plt+0x8ac0>
  40af3c:	b	40bf24 <ferror@plt+0x9aa4>
  40af40:	ret
  40af44:	adrp	x4, 428000 <stdin@@GLIBC_2.17+0x3c80>
  40af48:	mov	w3, w0
  40af4c:	mov	x2, x1
  40af50:	tst	w3, #0x6
  40af54:	ldr	x0, [x4, #3656]
  40af58:	b.eq	40af88 <ferror@plt+0x8b08>  // b.none
  40af5c:	cbz	x0, 40af8c <ferror@plt+0x8b0c>
  40af60:	stp	x29, x30, [sp, #-32]!
  40af64:	mov	x29, sp
  40af68:	str	x19, [sp, #16]
  40af6c:	mov	x19, x4
  40af70:	cbz	x1, 40af78 <ferror@plt+0x8af8>
  40af74:	bl	40bdec <ferror@plt+0x996c>
  40af78:	ldr	x0, [x19, #3656]
  40af7c:	ldr	x19, [sp, #16]
  40af80:	ldp	x29, x30, [sp], #32
  40af84:	b	40bf7c <ferror@plt+0x9afc>
  40af88:	cbnz	x0, 40afa8 <ferror@plt+0x8b28>
  40af8c:	mov	w0, #0x5                   	// #5
  40af90:	tst	w3, w0
  40af94:	b.eq	40afa8 <ferror@plt+0x8b28>  // b.none
  40af98:	adrp	x0, 40f000 <ferror@plt+0xcb80>
  40af9c:	mov	x1, x2
  40afa0:	add	x0, x0, #0x87d
  40afa4:	b	4023e0 <printf@plt>
  40afa8:	ret
  40afac:	mov	w2, w0
  40afb0:	adrp	x0, 428000 <stdin@@GLIBC_2.17+0x3c80>
  40afb4:	tst	w2, #0x6
  40afb8:	ldr	x0, [x0, #3656]
  40afbc:	b.eq	40afc8 <ferror@plt+0x8b48>  // b.none
  40afc0:	cbz	x0, 40afcc <ferror@plt+0x8b4c>
  40afc4:	b	40bfd4 <ferror@plt+0x9b54>
  40afc8:	cbnz	x0, 40afe4 <ferror@plt+0x8b64>
  40afcc:	mov	w0, #0x5                   	// #5
  40afd0:	tst	w2, w0
  40afd4:	b.eq	40afe4 <ferror@plt+0x8b64>  // b.none
  40afd8:	adrp	x0, 40f000 <ferror@plt+0xcb80>
  40afdc:	add	x0, x0, #0x87d
  40afe0:	b	4023e0 <printf@plt>
  40afe4:	ret
  40afe8:	mov	w5, w0
  40afec:	adrp	x0, 428000 <stdin@@GLIBC_2.17+0x3c80>
  40aff0:	mov	x6, x2
  40aff4:	tst	w5, #0x6
  40aff8:	mov	x2, x3
  40affc:	mov	w3, w4
  40b000:	ldr	x0, [x0, #3656]
  40b004:	b.eq	40b024 <ferror@plt+0x8ba4>  // b.none
  40b008:	cbz	x0, 40b028 <ferror@plt+0x8ba8>
  40b00c:	cbnz	x6, 40b018 <ferror@plt+0x8b98>
  40b010:	mov	w1, w4
  40b014:	b	40c104 <ferror@plt+0x9c84>
  40b018:	mov	w2, w4
  40b01c:	mov	x1, x6
  40b020:	b	40c2e4 <ferror@plt+0x9e64>
  40b024:	cbnz	x0, 40b044 <ferror@plt+0x8bc4>
  40b028:	mov	w0, #0x5                   	// #5
  40b02c:	tst	w5, w0
  40b030:	b.eq	40b044 <ferror@plt+0x8bc4>  // b.none
  40b034:	adrp	x0, 423000 <ferror@plt+0x20b80>
  40b038:	ldr	x0, [x0, #4016]
  40b03c:	ldr	x0, [x0]
  40b040:	b	40b84c <ferror@plt+0x93cc>
  40b044:	ret
  40b048:	mov	w5, w0
  40b04c:	adrp	x0, 428000 <stdin@@GLIBC_2.17+0x3c80>
  40b050:	mov	x6, x2
  40b054:	tst	w5, #0x6
  40b058:	mov	x2, x3
  40b05c:	mov	x3, x4
  40b060:	ldr	x0, [x0, #3656]
  40b064:	b.eq	40b084 <ferror@plt+0x8c04>  // b.none
  40b068:	cbz	x0, 40b088 <ferror@plt+0x8c08>
  40b06c:	cbnz	x6, 40b078 <ferror@plt+0x8bf8>
  40b070:	mov	x1, x4
  40b074:	b	40c114 <ferror@plt+0x9c94>
  40b078:	mov	x2, x4
  40b07c:	mov	x1, x6
  40b080:	b	40c310 <ferror@plt+0x9e90>
  40b084:	cbnz	x0, 40b0a4 <ferror@plt+0x8c24>
  40b088:	mov	w0, #0x5                   	// #5
  40b08c:	tst	w5, w0
  40b090:	b.eq	40b0a4 <ferror@plt+0x8c24>  // b.none
  40b094:	adrp	x0, 423000 <ferror@plt+0x20b80>
  40b098:	ldr	x0, [x0, #4016]
  40b09c:	ldr	x0, [x0]
  40b0a0:	b	40b84c <ferror@plt+0x93cc>
  40b0a4:	ret
  40b0a8:	mov	w5, w0
  40b0ac:	adrp	x0, 428000 <stdin@@GLIBC_2.17+0x3c80>
  40b0b0:	mov	x6, x2
  40b0b4:	tst	w5, #0x6
  40b0b8:	mov	x2, x3
  40b0bc:	and	w3, w4, #0xff
  40b0c0:	ldr	x0, [x0, #3656]
  40b0c4:	b.eq	40b0e4 <ferror@plt+0x8c64>  // b.none
  40b0c8:	cbz	x0, 40b0e8 <ferror@plt+0x8c68>
  40b0cc:	cbnz	x6, 40b0d8 <ferror@plt+0x8c58>
  40b0d0:	mov	w1, w3
  40b0d4:	b	40c0a0 <ferror@plt+0x9c20>
  40b0d8:	mov	w2, w3
  40b0dc:	mov	x1, x6
  40b0e0:	b	40c234 <ferror@plt+0x9db4>
  40b0e4:	cbnz	x0, 40b104 <ferror@plt+0x8c84>
  40b0e8:	mov	w0, #0x5                   	// #5
  40b0ec:	tst	w5, w0
  40b0f0:	b.eq	40b104 <ferror@plt+0x8c84>  // b.none
  40b0f4:	adrp	x0, 423000 <ferror@plt+0x20b80>
  40b0f8:	ldr	x0, [x0, #4016]
  40b0fc:	ldr	x0, [x0]
  40b100:	b	40b84c <ferror@plt+0x93cc>
  40b104:	ret
  40b108:	mov	w5, w0
  40b10c:	adrp	x0, 428000 <stdin@@GLIBC_2.17+0x3c80>
  40b110:	mov	x6, x2
  40b114:	tst	w5, #0x6
  40b118:	mov	x2, x3
  40b11c:	and	w3, w4, #0xffff
  40b120:	ldr	x0, [x0, #3656]
  40b124:	b.eq	40b144 <ferror@plt+0x8cc4>  // b.none
  40b128:	cbz	x0, 40b148 <ferror@plt+0x8cc8>
  40b12c:	cbnz	x6, 40b138 <ferror@plt+0x8cb8>
  40b130:	mov	w1, w3
  40b134:	b	40c0b0 <ferror@plt+0x9c30>
  40b138:	mov	w2, w3
  40b13c:	mov	x1, x6
  40b140:	b	40c260 <ferror@plt+0x9de0>
  40b144:	cbnz	x0, 40b164 <ferror@plt+0x8ce4>
  40b148:	mov	w0, #0x5                   	// #5
  40b14c:	tst	w5, w0
  40b150:	b.eq	40b164 <ferror@plt+0x8ce4>  // b.none
  40b154:	adrp	x0, 423000 <ferror@plt+0x20b80>
  40b158:	ldr	x0, [x0, #4016]
  40b15c:	ldr	x0, [x0]
  40b160:	b	40b84c <ferror@plt+0x93cc>
  40b164:	ret
  40b168:	mov	w5, w0
  40b16c:	adrp	x0, 428000 <stdin@@GLIBC_2.17+0x3c80>
  40b170:	mov	x6, x2
  40b174:	tst	w5, #0x6
  40b178:	mov	x2, x3
  40b17c:	mov	w3, w4
  40b180:	ldr	x0, [x0, #3656]
  40b184:	b.eq	40b1a4 <ferror@plt+0x8d24>  // b.none
  40b188:	cbz	x0, 40b1a8 <ferror@plt+0x8d28>
  40b18c:	cbnz	x6, 40b198 <ferror@plt+0x8d18>
  40b190:	mov	w1, w4
  40b194:	b	40c0c0 <ferror@plt+0x9c40>
  40b198:	mov	w2, w4
  40b19c:	mov	x1, x6
  40b1a0:	b	40c1b0 <ferror@plt+0x9d30>
  40b1a4:	cbnz	x0, 40b1c4 <ferror@plt+0x8d44>
  40b1a8:	mov	w0, #0x5                   	// #5
  40b1ac:	tst	w5, w0
  40b1b0:	b.eq	40b1c4 <ferror@plt+0x8d44>  // b.none
  40b1b4:	adrp	x0, 423000 <ferror@plt+0x20b80>
  40b1b8:	ldr	x0, [x0, #4016]
  40b1bc:	ldr	x0, [x0]
  40b1c0:	b	40b84c <ferror@plt+0x93cc>
  40b1c4:	ret
  40b1c8:	mov	w5, w0
  40b1cc:	adrp	x0, 428000 <stdin@@GLIBC_2.17+0x3c80>
  40b1d0:	mov	x6, x2
  40b1d4:	tst	w5, #0x6
  40b1d8:	mov	x2, x3
  40b1dc:	mov	x3, x4
  40b1e0:	ldr	x0, [x0, #3656]
  40b1e4:	b.eq	40b204 <ferror@plt+0x8d84>  // b.none
  40b1e8:	cbz	x0, 40b208 <ferror@plt+0x8d88>
  40b1ec:	cbnz	x6, 40b1f8 <ferror@plt+0x8d78>
  40b1f0:	mov	x1, x4
  40b1f4:	b	40c0d0 <ferror@plt+0x9c50>
  40b1f8:	mov	x2, x4
  40b1fc:	mov	x1, x6
  40b200:	b	40c1dc <ferror@plt+0x9d5c>
  40b204:	cbnz	x0, 40b224 <ferror@plt+0x8da4>
  40b208:	mov	w0, #0x5                   	// #5
  40b20c:	tst	w5, w0
  40b210:	b.eq	40b224 <ferror@plt+0x8da4>  // b.none
  40b214:	adrp	x0, 423000 <ferror@plt+0x20b80>
  40b218:	ldr	x0, [x0, #4016]
  40b21c:	ldr	x0, [x0]
  40b220:	b	40b84c <ferror@plt+0x93cc>
  40b224:	ret
  40b228:	mov	w5, w0
  40b22c:	adrp	x0, 428000 <stdin@@GLIBC_2.17+0x3c80>
  40b230:	mov	x6, x2
  40b234:	tst	w5, #0x6
  40b238:	mov	x2, x3
  40b23c:	mov	x3, x4
  40b240:	ldr	x0, [x0, #3656]
  40b244:	b.eq	40b264 <ferror@plt+0x8de4>  // b.none
  40b248:	cbz	x0, 40b268 <ferror@plt+0x8de8>
  40b24c:	cbnz	x6, 40b258 <ferror@plt+0x8dd8>
  40b250:	mov	x1, x4
  40b254:	b	40c0f0 <ferror@plt+0x9c70>
  40b258:	mov	x2, x4
  40b25c:	mov	x1, x6
  40b260:	b	40c28c <ferror@plt+0x9e0c>
  40b264:	cbnz	x0, 40b284 <ferror@plt+0x8e04>
  40b268:	mov	w0, #0x5                   	// #5
  40b26c:	tst	w5, w0
  40b270:	b.eq	40b284 <ferror@plt+0x8e04>  // b.none
  40b274:	adrp	x0, 423000 <ferror@plt+0x20b80>
  40b278:	ldr	x0, [x0, #4016]
  40b27c:	ldr	x0, [x0]
  40b280:	b	40b84c <ferror@plt+0x93cc>
  40b284:	ret
  40b288:	mov	w5, w0
  40b28c:	adrp	x0, 428000 <stdin@@GLIBC_2.17+0x3c80>
  40b290:	mov	x6, x2
  40b294:	tst	w5, #0x6
  40b298:	mov	x2, x3
  40b29c:	mov	x3, x4
  40b2a0:	ldr	x0, [x0, #3656]
  40b2a4:	b.eq	40b2c4 <ferror@plt+0x8e44>  // b.none
  40b2a8:	cbz	x0, 40b2c8 <ferror@plt+0x8e48>
  40b2ac:	cbnz	x6, 40b2b8 <ferror@plt+0x8e38>
  40b2b0:	mov	x1, x4
  40b2b4:	b	40c0f4 <ferror@plt+0x9c74>
  40b2b8:	mov	x2, x4
  40b2bc:	mov	x1, x6
  40b2c0:	b	40c2b8 <ferror@plt+0x9e38>
  40b2c4:	cbnz	x0, 40b2e4 <ferror@plt+0x8e64>
  40b2c8:	mov	w0, #0x5                   	// #5
  40b2cc:	tst	w5, w0
  40b2d0:	b.eq	40b2e4 <ferror@plt+0x8e64>  // b.none
  40b2d4:	adrp	x0, 423000 <ferror@plt+0x20b80>
  40b2d8:	ldr	x0, [x0, #4016]
  40b2dc:	ldr	x0, [x0]
  40b2e0:	b	40b84c <ferror@plt+0x93cc>
  40b2e4:	ret
  40b2e8:	mov	w4, w0
  40b2ec:	adrp	x0, 428000 <stdin@@GLIBC_2.17+0x3c80>
  40b2f0:	mov	x5, x2
  40b2f4:	fmov	d1, d0
  40b2f8:	ldr	x0, [x0, #3656]
  40b2fc:	mov	x2, x3
  40b300:	tst	w4, #0x6
  40b304:	b.eq	40b31c <ferror@plt+0x8e9c>  // b.none
  40b308:	cbz	x0, 40b320 <ferror@plt+0x8ea0>
  40b30c:	cbnz	x5, 40b314 <ferror@plt+0x8e94>
  40b310:	b	40c094 <ferror@plt+0x9c14>
  40b314:	mov	x1, x5
  40b318:	b	40c17c <ferror@plt+0x9cfc>
  40b31c:	cbnz	x0, 40b340 <ferror@plt+0x8ec0>
  40b320:	mov	w0, #0x5                   	// #5
  40b324:	tst	w4, w0
  40b328:	b.eq	40b340 <ferror@plt+0x8ec0>  // b.none
  40b32c:	adrp	x0, 423000 <ferror@plt+0x20b80>
  40b330:	fmov	d0, d1
  40b334:	ldr	x0, [x0, #4016]
  40b338:	ldr	x0, [x0]
  40b33c:	b	40b84c <ferror@plt+0x93cc>
  40b340:	ret
  40b344:	stp	x29, x30, [sp, #-112]!
  40b348:	mov	x3, x0
  40b34c:	adrp	x2, 40f000 <ferror@plt+0xcb80>
  40b350:	mov	x29, sp
  40b354:	stp	x19, x20, [sp, #16]
  40b358:	add	x20, sp, #0x30
  40b35c:	mov	x19, x0
  40b360:	add	x2, x2, #0xd69
  40b364:	mov	x0, x20
  40b368:	str	x21, [sp, #32]
  40b36c:	mov	w21, w1
  40b370:	mov	x1, #0x40                  	// #64
  40b374:	bl	401fd0 <snprintf@plt>
  40b378:	mov	w4, w21
  40b37c:	mov	x3, x20
  40b380:	mov	x2, x19
  40b384:	mov	w1, #0x6                   	// #6
  40b388:	mov	w0, #0x4                   	// #4
  40b38c:	bl	40b168 <ferror@plt+0x8ce8>
  40b390:	ldp	x19, x20, [sp, #16]
  40b394:	ldr	x21, [sp, #32]
  40b398:	ldp	x29, x30, [sp], #112
  40b39c:	ret
  40b3a0:	mov	w5, w0
  40b3a4:	adrp	x0, 428000 <stdin@@GLIBC_2.17+0x3c80>
  40b3a8:	mov	w6, w1
  40b3ac:	tst	w5, #0x6
  40b3b0:	mov	x1, x2
  40b3b4:	mov	x2, x3
  40b3b8:	ldr	x0, [x0, #3656]
  40b3bc:	mov	x3, x4
  40b3c0:	b.eq	40b3f4 <ferror@plt+0x8f74>  // b.none
  40b3c4:	cbz	x0, 40b3f8 <ferror@plt+0x8f78>
  40b3c8:	cmp	x1, #0x0
  40b3cc:	ccmp	x4, #0x0, #0x0, ne  // ne = any
  40b3d0:	b.ne	40b3d8 <ferror@plt+0x8f58>  // b.any
  40b3d4:	b	40bdec <ferror@plt+0x996c>
  40b3d8:	cmp	x1, #0x0
  40b3dc:	ccmp	x4, #0x0, #0x4, eq  // eq = none
  40b3e0:	b.eq	40b3ec <ferror@plt+0x8f6c>  // b.none
  40b3e4:	mov	x1, x4
  40b3e8:	b	40c038 <ferror@plt+0x9bb8>
  40b3ec:	mov	x2, x4
  40b3f0:	b	40c124 <ferror@plt+0x9ca4>
  40b3f4:	cbnz	x0, 40b418 <ferror@plt+0x8f98>
  40b3f8:	mov	w0, #0x5                   	// #5
  40b3fc:	tst	w5, w0
  40b400:	b.eq	40b418 <ferror@plt+0x8f98>  // b.none
  40b404:	adrp	x0, 423000 <ferror@plt+0x20b80>
  40b408:	mov	w1, w6
  40b40c:	ldr	x0, [x0, #4016]
  40b410:	ldr	x0, [x0]
  40b414:	b	40b84c <ferror@plt+0x93cc>
  40b418:	ret
  40b41c:	stp	x29, x30, [sp, #-112]!
  40b420:	mov	x3, x0
  40b424:	adrp	x2, 40f000 <ferror@plt+0xcb80>
  40b428:	mov	x29, sp
  40b42c:	stp	x19, x20, [sp, #16]
  40b430:	add	x20, sp, #0x30
  40b434:	mov	x19, x0
  40b438:	add	x2, x2, #0xd70
  40b43c:	mov	x0, x20
  40b440:	str	x21, [sp, #32]
  40b444:	mov	x21, x1
  40b448:	mov	x1, #0x40                  	// #64
  40b44c:	bl	401fd0 <snprintf@plt>
  40b450:	mov	x4, x21
  40b454:	mov	x3, x20
  40b458:	mov	x2, x19
  40b45c:	mov	w1, #0x6                   	// #6
  40b460:	mov	w0, #0x4                   	// #4
  40b464:	bl	40b3a0 <ferror@plt+0x8f20>
  40b468:	ldp	x19, x20, [sp, #16]
  40b46c:	ldr	x21, [sp, #32]
  40b470:	ldp	x29, x30, [sp], #112
  40b474:	ret
  40b478:	mov	w5, w0
  40b47c:	adrp	x0, 428000 <stdin@@GLIBC_2.17+0x3c80>
  40b480:	mov	x6, x2
  40b484:	and	w4, w4, #0xff
  40b488:	ldr	x0, [x0, #3656]
  40b48c:	mov	x2, x3
  40b490:	tst	w5, #0x6
  40b494:	b.eq	40b4b4 <ferror@plt+0x9034>  // b.none
  40b498:	cbz	x0, 40b4b8 <ferror@plt+0x9038>
  40b49c:	cbz	x6, 40b4ac <ferror@plt+0x902c>
  40b4a0:	mov	w2, w4
  40b4a4:	mov	x1, x6
  40b4a8:	b	40c150 <ferror@plt+0x9cd0>
  40b4ac:	mov	w1, w4
  40b4b0:	b	40c064 <ferror@plt+0x9be4>
  40b4b4:	cbnz	x0, 40b4ec <ferror@plt+0x906c>
  40b4b8:	mov	w0, #0x5                   	// #5
  40b4bc:	tst	w5, w0
  40b4c0:	b.eq	40b4ec <ferror@plt+0x906c>  // b.none
  40b4c4:	cmp	w4, #0x0
  40b4c8:	adrp	x3, 40f000 <ferror@plt+0xcb80>
  40b4cc:	adrp	x0, 40f000 <ferror@plt+0xcb80>
  40b4d0:	add	x3, x3, #0xd7c
  40b4d4:	add	x0, x0, #0xd77
  40b4d8:	csel	x3, x0, x3, ne  // ne = any
  40b4dc:	adrp	x0, 423000 <ferror@plt+0x20b80>
  40b4e0:	ldr	x0, [x0, #4016]
  40b4e4:	ldr	x0, [x0]
  40b4e8:	b	40b84c <ferror@plt+0x93cc>
  40b4ec:	ret
  40b4f0:	stp	x29, x30, [sp, #-96]!
  40b4f4:	tst	w0, #0x6
  40b4f8:	mov	x29, sp
  40b4fc:	stp	x19, x20, [sp, #16]
  40b500:	mov	x20, x2
  40b504:	mov	x2, x3
  40b508:	mov	x3, x4
  40b50c:	adrp	x4, 428000 <stdin@@GLIBC_2.17+0x3c80>
  40b510:	ldr	x4, [x4, #3656]
  40b514:	b.eq	40b558 <ferror@plt+0x90d8>  // b.none
  40b518:	cbz	x4, 40b55c <ferror@plt+0x90dc>
  40b51c:	add	x19, sp, #0x20
  40b520:	mov	x1, #0x40                  	// #64
  40b524:	mov	x0, x19
  40b528:	adrp	x2, 40f000 <ferror@plt+0xcb80>
  40b52c:	add	x2, x2, #0xd82
  40b530:	bl	401fd0 <snprintf@plt>
  40b534:	mov	x4, x19
  40b538:	mov	x2, x20
  40b53c:	mov	x3, #0x0                   	// #0
  40b540:	mov	w1, #0x6                   	// #6
  40b544:	mov	w0, #0x2                   	// #2
  40b548:	bl	40b3a0 <ferror@plt+0x8f20>
  40b54c:	ldp	x19, x20, [sp, #16]
  40b550:	ldp	x29, x30, [sp], #96
  40b554:	ret
  40b558:	cbnz	x4, 40b54c <ferror@plt+0x90cc>
  40b55c:	mov	w4, #0x5                   	// #5
  40b560:	tst	w0, w4
  40b564:	b.eq	40b54c <ferror@plt+0x90cc>  // b.none
  40b568:	adrp	x0, 423000 <ferror@plt+0x20b80>
  40b56c:	ldr	x0, [x0, #4016]
  40b570:	ldr	x0, [x0]
  40b574:	bl	40b84c <ferror@plt+0x93cc>
  40b578:	b	40b54c <ferror@plt+0x90cc>
  40b57c:	stp	x29, x30, [sp, #-112]!
  40b580:	tst	w0, #0x6
  40b584:	mov	x29, sp
  40b588:	stp	x19, x20, [sp, #16]
  40b58c:	adrp	x20, 428000 <stdin@@GLIBC_2.17+0x3c80>
  40b590:	mov	x19, x2
  40b594:	str	x21, [sp, #32]
  40b598:	mov	x2, x3
  40b59c:	mov	w3, w4
  40b5a0:	ldr	x4, [x20, #3656]
  40b5a4:	b.eq	40b5f8 <ferror@plt+0x9178>  // b.none
  40b5a8:	cbz	x4, 40b5fc <ferror@plt+0x917c>
  40b5ac:	add	x21, sp, #0x30
  40b5b0:	adrp	x2, 40f000 <ferror@plt+0xcb80>
  40b5b4:	mov	x0, x21
  40b5b8:	add	x2, x2, #0x15b
  40b5bc:	mov	x1, #0x40                  	// #64
  40b5c0:	bl	401fd0 <snprintf@plt>
  40b5c4:	cbz	x19, 40b5e8 <ferror@plt+0x9168>
  40b5c8:	ldr	x0, [x20, #3656]
  40b5cc:	mov	x2, x21
  40b5d0:	mov	x1, x19
  40b5d4:	bl	40c124 <ferror@plt+0x9ca4>
  40b5d8:	ldp	x19, x20, [sp, #16]
  40b5dc:	ldr	x21, [sp, #32]
  40b5e0:	ldp	x29, x30, [sp], #112
  40b5e4:	ret
  40b5e8:	ldr	x0, [x20, #3656]
  40b5ec:	mov	x1, x21
  40b5f0:	bl	40c038 <ferror@plt+0x9bb8>
  40b5f4:	b	40b5d8 <ferror@plt+0x9158>
  40b5f8:	cbnz	x4, 40b5d8 <ferror@plt+0x9158>
  40b5fc:	mov	w4, #0x5                   	// #5
  40b600:	tst	w0, w4
  40b604:	b.eq	40b5d8 <ferror@plt+0x9158>  // b.none
  40b608:	adrp	x0, 423000 <ferror@plt+0x20b80>
  40b60c:	ldr	x0, [x0, #4016]
  40b610:	ldr	x0, [x0]
  40b614:	bl	40b84c <ferror@plt+0x93cc>
  40b618:	b	40b5d8 <ferror@plt+0x9158>
  40b61c:	mov	w5, w0
  40b620:	adrp	x0, 428000 <stdin@@GLIBC_2.17+0x3c80>
  40b624:	mov	x6, x2
  40b628:	tst	w5, #0x6
  40b62c:	mov	x2, x3
  40b630:	mov	x3, x4
  40b634:	ldr	x0, [x0, #3656]
  40b638:	b.eq	40b650 <ferror@plt+0x91d0>  // b.none
  40b63c:	cbz	x0, 40b654 <ferror@plt+0x91d4>
  40b640:	cbz	x6, 40b64c <ferror@plt+0x91cc>
  40b644:	mov	x1, x6
  40b648:	b	40c33c <ferror@plt+0x9ebc>
  40b64c:	b	40c088 <ferror@plt+0x9c08>
  40b650:	cbnz	x0, 40b670 <ferror@plt+0x91f0>
  40b654:	mov	w0, #0x5                   	// #5
  40b658:	tst	w5, w0
  40b65c:	b.eq	40b670 <ferror@plt+0x91f0>  // b.none
  40b660:	adrp	x0, 423000 <ferror@plt+0x20b80>
  40b664:	ldr	x0, [x0, #4016]
  40b668:	ldr	x0, [x0]
  40b66c:	b	40b84c <ferror@plt+0x93cc>
  40b670:	ret
  40b674:	adrp	x0, 428000 <stdin@@GLIBC_2.17+0x3c80>
  40b678:	ldr	x0, [x0, #3656]
  40b67c:	cbnz	x0, 40b698 <ferror@plt+0x9218>
  40b680:	adrp	x0, 423000 <ferror@plt+0x20b80>
  40b684:	ldr	x0, [x0, #4048]
  40b688:	ldr	x1, [x0]
  40b68c:	adrp	x0, 40f000 <ferror@plt+0xcb80>
  40b690:	add	x0, x0, #0x87d
  40b694:	b	4023e0 <printf@plt>
  40b698:	ret
  40b69c:	cmp	w1, #0x0
  40b6a0:	ccmp	w0, #0x0, #0x4, eq  // eq = none
  40b6a4:	b.ne	40b6b0 <ferror@plt+0x9230>  // b.any
  40b6a8:	mov	w0, #0x0                   	// #0
  40b6ac:	ret
  40b6b0:	stp	x29, x30, [sp, #-32]!
  40b6b4:	cmp	w0, #0x2
  40b6b8:	mov	x29, sp
  40b6bc:	stp	x19, x20, [sp, #16]
  40b6c0:	b.ne	40b6ec <ferror@plt+0x926c>  // b.any
  40b6c4:	adrp	x0, 428000 <stdin@@GLIBC_2.17+0x3c80>
  40b6c8:	mov	w19, #0x1                   	// #1
  40b6cc:	add	x20, x0, #0xe50
  40b6d0:	str	w19, [x0, #3664]
  40b6d4:	adrp	x0, 40f000 <ferror@plt+0xcb80>
  40b6d8:	add	x0, x0, #0xd88
  40b6dc:	bl	402410 <getenv@plt>
  40b6e0:	cbnz	x0, 40b714 <ferror@plt+0x9294>
  40b6e4:	mov	w0, w19
  40b6e8:	b	40b708 <ferror@plt+0x9288>
  40b6ec:	adrp	x0, 423000 <ferror@plt+0x20b80>
  40b6f0:	ldr	x0, [x0, #4016]
  40b6f4:	ldr	x0, [x0]
  40b6f8:	bl	401ff0 <fileno@plt>
  40b6fc:	bl	402320 <isatty@plt>
  40b700:	cbnz	w0, 40b6c4 <ferror@plt+0x9244>
  40b704:	mov	w0, #0x0                   	// #0
  40b708:	ldp	x19, x20, [sp, #16]
  40b70c:	ldp	x29, x30, [sp], #32
  40b710:	ret
  40b714:	mov	w1, #0x3b                  	// #59
  40b718:	bl	402150 <strrchr@plt>
  40b71c:	mov	x2, x0
  40b720:	cbz	x0, 40b6e4 <ferror@plt+0x9264>
  40b724:	ldrb	w3, [x0, #1]
  40b728:	sub	w0, w3, #0x30
  40b72c:	and	w0, w0, #0xff
  40b730:	cmp	w0, #0x6
  40b734:	cset	w1, ls  // ls = plast
  40b738:	cmp	w3, #0x38
  40b73c:	csinc	w0, w1, wzr, ne  // ne = any
  40b740:	cbz	w0, 40b6e4 <ferror@plt+0x9264>
  40b744:	ldrb	w1, [x2, #2]
  40b748:	cbnz	w1, 40b708 <ferror@plt+0x9288>
  40b74c:	str	w19, [x20, #4]
  40b750:	b	40b708 <ferror@plt+0x9288>
  40b754:	cbnz	x1, 40b778 <ferror@plt+0x92f8>
  40b758:	mov	w0, #0x0                   	// #0
  40b75c:	ret
  40b760:	mov	w0, #0x0                   	// #0
  40b764:	mov	sp, x29
  40b768:	ldp	x19, x20, [sp, #16]
  40b76c:	ldr	x21, [sp, #32]
  40b770:	ldp	x29, x30, [sp], #48
  40b774:	ret
  40b778:	stp	x29, x30, [sp, #-48]!
  40b77c:	mov	x29, sp
  40b780:	stp	x19, x20, [sp, #16]
  40b784:	mov	x19, x0
  40b788:	mov	x20, x1
  40b78c:	str	x21, [sp, #32]
  40b790:	bl	401ea0 <strlen@plt>
  40b794:	add	x1, x0, #0x10
  40b798:	add	x2, x0, #0x1
  40b79c:	and	x1, x1, #0xfffffffffffffff0
  40b7a0:	sub	sp, sp, x1
  40b7a4:	mov	x1, x19
  40b7a8:	mov	x0, sp
  40b7ac:	bl	401e60 <memcpy@plt>
  40b7b0:	mov	w1, #0x3d                  	// #61
  40b7b4:	mov	x21, x0
  40b7b8:	bl	402380 <strchrnul@plt>
  40b7bc:	mov	x19, x0
  40b7c0:	ldrb	w0, [x0]
  40b7c4:	cbz	w0, 40b7cc <ferror@plt+0x934c>
  40b7c8:	strb	wzr, [x19], #1
  40b7cc:	mov	x0, x21
  40b7d0:	adrp	x1, 40f000 <ferror@plt+0xcb80>
  40b7d4:	add	x1, x1, #0xd92
  40b7d8:	bl	4088a4 <ferror@plt+0x6424>
  40b7dc:	tst	w0, #0xff
  40b7e0:	b.ne	40b760 <ferror@plt+0x92e0>  // b.any
  40b7e4:	ldrb	w0, [x19]
  40b7e8:	cbz	w0, 40b800 <ferror@plt+0x9380>
  40b7ec:	adrp	x1, 40f000 <ferror@plt+0xcb80>
  40b7f0:	mov	x0, x19
  40b7f4:	add	x1, x1, #0xd99
  40b7f8:	bl	4021c0 <strcmp@plt>
  40b7fc:	cbnz	w0, 40b810 <ferror@plt+0x9390>
  40b800:	mov	w0, #0x2                   	// #2
  40b804:	str	w0, [x20]
  40b808:	mov	w0, #0x1                   	// #1
  40b80c:	b	40b764 <ferror@plt+0x92e4>
  40b810:	adrp	x1, 40f000 <ferror@plt+0xcb80>
  40b814:	mov	x0, x19
  40b818:	add	x1, x1, #0xda0
  40b81c:	bl	4021c0 <strcmp@plt>
  40b820:	cbnz	w0, 40b830 <ferror@plt+0x93b0>
  40b824:	mov	w0, #0x1                   	// #1
  40b828:	str	w0, [x20]
  40b82c:	b	40b764 <ferror@plt+0x92e4>
  40b830:	adrp	x1, 40f000 <ferror@plt+0xcb80>
  40b834:	mov	x0, x19
  40b838:	add	x1, x1, #0xda5
  40b83c:	bl	4021c0 <strcmp@plt>
  40b840:	cbnz	w0, 40b760 <ferror@plt+0x92e0>
  40b844:	str	wzr, [x20]
  40b848:	b	40b808 <ferror@plt+0x9388>
  40b84c:	stp	x29, x30, [sp, #-304]!
  40b850:	mov	x29, sp
  40b854:	stp	x19, x20, [sp, #16]
  40b858:	mov	x20, x0
  40b85c:	add	x0, sp, #0x130
  40b860:	stp	x0, x0, [sp, #96]
  40b864:	add	x0, sp, #0x100
  40b868:	str	x0, [sp, #112]
  40b86c:	mov	w0, #0xffffffd8            	// #-40
  40b870:	str	w0, [sp, #120]
  40b874:	mov	w0, #0xffffff80            	// #-128
  40b878:	str	w0, [sp, #124]
  40b87c:	adrp	x0, 428000 <stdin@@GLIBC_2.17+0x3c80>
  40b880:	stp	x21, x22, [sp, #32]
  40b884:	mov	x22, x2
  40b888:	add	x2, x0, #0xe50
  40b88c:	ldr	w0, [x0, #3664]
  40b890:	str	x23, [sp, #48]
  40b894:	add	x23, sp, #0x40
  40b898:	str	q0, [sp, #128]
  40b89c:	str	q1, [sp, #144]
  40b8a0:	str	q2, [sp, #160]
  40b8a4:	str	q3, [sp, #176]
  40b8a8:	str	q4, [sp, #192]
  40b8ac:	str	q5, [sp, #208]
  40b8b0:	str	q6, [sp, #224]
  40b8b4:	str	q7, [sp, #240]
  40b8b8:	stp	x3, x4, [sp, #264]
  40b8bc:	stp	x5, x6, [sp, #280]
  40b8c0:	str	x7, [sp, #296]
  40b8c4:	cbz	w0, 40b8d0 <ferror@plt+0x9450>
  40b8c8:	cmp	w1, #0x6
  40b8cc:	b.ne	40b904 <ferror@plt+0x9484>  // b.any
  40b8d0:	ldp	x0, x1, [sp, #96]
  40b8d4:	stp	x0, x1, [sp, #64]
  40b8d8:	mov	x2, x23
  40b8dc:	ldp	x0, x1, [sp, #112]
  40b8e0:	stp	x0, x1, [sp, #80]
  40b8e4:	mov	x1, x22
  40b8e8:	mov	x0, x20
  40b8ec:	bl	4023d0 <vfprintf@plt>
  40b8f0:	ldp	x19, x20, [sp, #16]
  40b8f4:	ldp	x21, x22, [sp, #32]
  40b8f8:	ldr	x23, [sp, #48]
  40b8fc:	ldp	x29, x30, [sp], #304
  40b900:	ret
  40b904:	ldr	w0, [x2, #4]
  40b908:	adrp	x3, 40f000 <ferror@plt+0xcb80>
  40b90c:	mov	w1, w1
  40b910:	add	x3, x3, #0xe14
  40b914:	cbz	w0, 40b980 <ferror@plt+0x9500>
  40b918:	ldr	w1, [x3, x1, lsl #2]
  40b91c:	adrp	x0, 423000 <ferror@plt+0x20b80>
  40b920:	add	x0, x0, #0xd10
  40b924:	adrp	x21, 40f000 <ferror@plt+0xcb80>
  40b928:	add	x21, x21, #0x87d
  40b92c:	ldr	x2, [x0, w1, uxtw #3]
  40b930:	mov	x1, x21
  40b934:	mov	x0, x20
  40b938:	bl	402450 <fprintf@plt>
  40b93c:	mov	w19, w0
  40b940:	ldp	x0, x1, [sp, #96]
  40b944:	stp	x0, x1, [sp, #64]
  40b948:	mov	x2, x23
  40b94c:	ldp	x0, x1, [sp, #112]
  40b950:	stp	x0, x1, [sp, #80]
  40b954:	mov	x1, x22
  40b958:	mov	x0, x20
  40b95c:	bl	4023d0 <vfprintf@plt>
  40b960:	add	w19, w19, w0
  40b964:	mov	x1, x21
  40b968:	mov	x0, x20
  40b96c:	adrp	x2, 40f000 <ferror@plt+0xcb80>
  40b970:	add	x2, x2, #0xdab
  40b974:	bl	402450 <fprintf@plt>
  40b978:	add	w0, w19, w0
  40b97c:	b	40b8f0 <ferror@plt+0x9470>
  40b980:	add	x3, x3, #0x1c
  40b984:	b	40b918 <ferror@plt+0x9498>
  40b988:	and	w0, w0, #0xff
  40b98c:	cmp	w0, #0x2
  40b990:	b.eq	40b9a4 <ferror@plt+0x9524>  // b.none
  40b994:	cmp	w0, #0xa
  40b998:	mov	w1, #0x3                   	// #3
  40b99c:	mov	w0, #0x6                   	// #6
  40b9a0:	csel	w0, w0, w1, ne  // ne = any
  40b9a4:	ret
  40b9a8:	and	w0, w0, #0xff
  40b9ac:	cmp	w0, #0x2
  40b9b0:	b.eq	40b9c8 <ferror@plt+0x9548>  // b.none
  40b9b4:	cmp	w0, #0x6
  40b9b8:	mov	w1, #0x4                   	// #4
  40b9bc:	mov	w0, #0x6                   	// #6
  40b9c0:	csel	w0, w0, w1, ne  // ne = any
  40b9c4:	ret
  40b9c8:	mov	w0, #0x5                   	// #5
  40b9cc:	b	40b9c4 <ferror@plt+0x9544>
  40b9d0:	stp	x29, x30, [sp, #-80]!
  40b9d4:	mov	x29, sp
  40b9d8:	stp	x19, x20, [sp, #16]
  40b9dc:	mov	x19, x1
  40b9e0:	mov	x20, x2
  40b9e4:	stp	x21, x22, [sp, #32]
  40b9e8:	mov	x21, x3
  40b9ec:	stp	x23, x24, [sp, #48]
  40b9f0:	mov	w23, w0
  40b9f4:	stp	x25, x26, [sp, #64]
  40b9f8:	bl	402400 <__errno_location@plt>
  40b9fc:	cmp	w23, #0x1c
  40ba00:	mov	x22, x0
  40ba04:	b.ne	40ba8c <ferror@plt+0x960c>  // b.any
  40ba08:	adrp	x25, 40f000 <ferror@plt+0xcb80>
  40ba0c:	mov	x23, x20
  40ba10:	add	x25, x25, #0x567
  40ba14:	mov	w26, #0x2f                  	// #47
  40ba18:	str	wzr, [x0]
  40ba1c:	ldr	w24, [x19]
  40ba20:	mov	x1, x21
  40ba24:	mov	x2, x25
  40ba28:	mov	x0, x23
  40ba2c:	rev	w24, w24
  40ba30:	lsr	w3, w24, #12
  40ba34:	bl	401fd0 <snprintf@plt>
  40ba38:	sxtw	x1, w0
  40ba3c:	cmp	x21, w0, sxtw
  40ba40:	b.ls	40ba64 <ferror@plt+0x95e4>  // b.plast
  40ba44:	add	x19, x19, #0x4
  40ba48:	tbnz	w24, #8, 40ba70 <ferror@plt+0x95f0>
  40ba4c:	add	x0, x23, x1
  40ba50:	strb	w26, [x23, x1]
  40ba54:	mvn	x1, x1
  40ba58:	add	x23, x0, #0x1
  40ba5c:	add	x21, x21, x1
  40ba60:	b	40ba1c <ferror@plt+0x959c>
  40ba64:	mov	w0, #0xfffffff9            	// #-7
  40ba68:	mov	x20, #0x0                   	// #0
  40ba6c:	str	w0, [x22]
  40ba70:	mov	x0, x20
  40ba74:	ldp	x19, x20, [sp, #16]
  40ba78:	ldp	x21, x22, [sp, #32]
  40ba7c:	ldp	x23, x24, [sp, #48]
  40ba80:	ldp	x25, x26, [sp, #64]
  40ba84:	ldp	x29, x30, [sp], #80
  40ba88:	ret
  40ba8c:	mov	w0, #0x61                  	// #97
  40ba90:	b	40ba68 <ferror@plt+0x95e8>
  40ba94:	stp	x29, x30, [sp, #-80]!
  40ba98:	mov	x29, sp
  40ba9c:	stp	x19, x20, [sp, #16]
  40baa0:	mov	x19, x2
  40baa4:	lsr	x20, x3, #2
  40baa8:	stp	x21, x22, [sp, #32]
  40baac:	mov	w22, w0
  40bab0:	mov	x21, x1
  40bab4:	str	x23, [sp, #48]
  40bab8:	bl	402400 <__errno_location@plt>
  40babc:	cmp	w22, #0x1c
  40bac0:	b.ne	40bb6c <ferror@plt+0x96ec>  // b.any
  40bac4:	add	x20, x19, w20, uxtw #2
  40bac8:	add	x22, sp, #0x48
  40bacc:	mov	x23, #0xfffff               	// #1048575
  40bad0:	str	wzr, [x0]
  40bad4:	cmp	x20, x19
  40bad8:	b.ne	40baf8 <ferror@plt+0x9678>  // b.any
  40badc:	adrp	x0, 423000 <ferror@plt+0x20b80>
  40bae0:	ldr	x0, [x0, #3992]
  40bae4:	ldr	x1, [x0]
  40bae8:	adrp	x0, 40f000 <ferror@plt+0xcb80>
  40baec:	add	x0, x0, #0xe4c
  40baf0:	bl	401eb0 <fputs@plt>
  40baf4:	b	40bb10 <ferror@plt+0x9690>
  40baf8:	mov	x1, x22
  40bafc:	mov	x0, x21
  40bb00:	mov	w2, #0x0                   	// #0
  40bb04:	bl	401e90 <strtoul@plt>
  40bb08:	cmp	x0, x23
  40bb0c:	b.ls	40bb18 <ferror@plt+0x9698>  // b.plast
  40bb10:	mov	w0, #0x0                   	// #0
  40bb14:	b	40bb44 <ferror@plt+0x96c4>
  40bb18:	ldr	x2, [sp, #72]
  40bb1c:	cmp	x21, x2
  40bb20:	b.eq	40bb10 <ferror@plt+0x9690>  // b.none
  40bb24:	lsl	w0, w0, #12
  40bb28:	rev	w0, w0
  40bb2c:	str	w0, [x19]
  40bb30:	ldrb	w3, [x2]
  40bb34:	cbnz	w3, 40bb58 <ferror@plt+0x96d8>
  40bb38:	orr	w0, w0, #0x10000
  40bb3c:	str	w0, [x19]
  40bb40:	mov	w0, #0x1                   	// #1
  40bb44:	ldp	x19, x20, [sp, #16]
  40bb48:	ldp	x21, x22, [sp, #32]
  40bb4c:	ldr	x23, [sp, #48]
  40bb50:	ldp	x29, x30, [sp], #80
  40bb54:	ret
  40bb58:	cmp	w3, #0x2f
  40bb5c:	b.ne	40bb10 <ferror@plt+0x9690>  // b.any
  40bb60:	add	x21, x2, #0x1
  40bb64:	add	x19, x19, #0x4
  40bb68:	b	40bad4 <ferror@plt+0x9654>
  40bb6c:	mov	w1, #0x61                  	// #97
  40bb70:	str	w1, [x0]
  40bb74:	mov	w0, #0xffffffff            	// #-1
  40bb78:	b	40bb44 <ferror@plt+0x96c4>
  40bb7c:	stp	x29, x30, [sp, #-32]!
  40bb80:	mov	x29, sp
  40bb84:	str	x19, [sp, #16]
  40bb88:	mov	x19, x0
  40bb8c:	ldrb	w0, [x0, #13]
  40bb90:	cbz	w0, 40bb9c <ferror@plt+0x971c>
  40bb94:	ldr	x1, [x19]
  40bb98:	bl	401f80 <putc@plt>
  40bb9c:	mov	w0, #0x2c                  	// #44
  40bba0:	strb	w0, [x19, #13]
  40bba4:	ldr	x19, [sp, #16]
  40bba8:	ldp	x29, x30, [sp], #32
  40bbac:	ret
  40bbb0:	stp	x29, x30, [sp, #-48]!
  40bbb4:	mov	x29, sp
  40bbb8:	ldr	x1, [x0]
  40bbbc:	str	x21, [sp, #32]
  40bbc0:	adrp	x21, 40f000 <ferror@plt+0xcb80>
  40bbc4:	add	x21, x21, #0x190
  40bbc8:	stp	x19, x20, [sp, #16]
  40bbcc:	mov	w20, #0x0                   	// #0
  40bbd0:	mov	x19, x0
  40bbd4:	mov	w0, #0xa                   	// #10
  40bbd8:	bl	401f80 <putc@plt>
  40bbdc:	ldr	w0, [x19, #8]
  40bbe0:	cmp	w20, w0
  40bbe4:	b.cc	40bbf8 <ferror@plt+0x9778>  // b.lo, b.ul, b.last
  40bbe8:	ldp	x19, x20, [sp, #16]
  40bbec:	ldr	x21, [sp, #32]
  40bbf0:	ldp	x29, x30, [sp], #48
  40bbf4:	ret
  40bbf8:	ldr	x1, [x19]
  40bbfc:	mov	x0, x21
  40bc00:	add	w20, w20, #0x1
  40bc04:	bl	401eb0 <fputs@plt>
  40bc08:	b	40bbdc <ferror@plt+0x975c>
  40bc0c:	stp	x29, x30, [sp, #-16]!
  40bc10:	adrp	x3, 40f000 <ferror@plt+0xcb80>
  40bc14:	adrp	x1, 40f000 <ferror@plt+0xcb80>
  40bc18:	mov	x29, sp
  40bc1c:	adrp	x0, 40f000 <ferror@plt+0xcb80>
  40bc20:	add	x3, x3, #0xed2
  40bc24:	add	x1, x1, #0xe65
  40bc28:	add	x0, x0, #0xe73
  40bc2c:	mov	w2, #0x85                  	// #133
  40bc30:	bl	4023f0 <__assert_fail@plt>
  40bc34:	stp	x29, x30, [sp, #-64]!
  40bc38:	mov	x29, sp
  40bc3c:	stp	x19, x20, [sp, #16]
  40bc40:	mov	x19, x1
  40bc44:	mov	x20, x0
  40bc48:	ldr	x1, [x0]
  40bc4c:	stp	x21, x22, [sp, #32]
  40bc50:	adrp	x21, 40f000 <ferror@plt+0xcb80>
  40bc54:	adrp	x22, 40f000 <ferror@plt+0xcb80>
  40bc58:	add	x21, x21, #0xe98
  40bc5c:	add	x22, x22, #0xe92
  40bc60:	str	x23, [sp, #48]
  40bc64:	adrp	x23, 40f000 <ferror@plt+0xcb80>
  40bc68:	mov	w0, #0x22                  	// #34
  40bc6c:	bl	401f80 <putc@plt>
  40bc70:	ldrb	w0, [x19]
  40bc74:	ldr	x1, [x20]
  40bc78:	cbnz	w0, 40bc94 <ferror@plt+0x9814>
  40bc7c:	ldp	x19, x20, [sp, #16]
  40bc80:	mov	w0, #0x22                  	// #34
  40bc84:	ldp	x21, x22, [sp, #32]
  40bc88:	ldr	x23, [sp, #48]
  40bc8c:	ldp	x29, x30, [sp], #64
  40bc90:	b	401f80 <putc@plt>
  40bc94:	cmp	w0, #0xd
  40bc98:	b.hi	40bcc8 <ferror@plt+0x9848>  // b.pmore
  40bc9c:	cmp	w0, #0x7
  40bca0:	b.ls	40bce0 <ferror@plt+0x9860>  // b.plast
  40bca4:	sub	w3, w0, #0x8
  40bca8:	cmp	w3, #0x5
  40bcac:	b.hi	40bce0 <ferror@plt+0x9860>  // b.pmore
  40bcb0:	adrp	x2, 40f000 <ferror@plt+0xcb80>
  40bcb4:	add	x2, x2, #0xecc
  40bcb8:	ldrb	w2, [x2, w3, uxtw]
  40bcbc:	adr	x3, 40bcc8 <ferror@plt+0x9848>
  40bcc0:	add	x2, x3, w2, sxtb #2
  40bcc4:	br	x2
  40bcc8:	cmp	w0, #0x27
  40bccc:	b.eq	40bd3c <ferror@plt+0x98bc>  // b.none
  40bcd0:	cmp	w0, #0x5c
  40bcd4:	b.eq	40bd2c <ferror@plt+0x98ac>  // b.none
  40bcd8:	cmp	w0, #0x22
  40bcdc:	b.eq	40bd34 <ferror@plt+0x98b4>  // b.none
  40bce0:	bl	401f80 <putc@plt>
  40bce4:	b	40bcf4 <ferror@plt+0x9874>
  40bce8:	adrp	x0, 40f000 <ferror@plt+0xcb80>
  40bcec:	add	x0, x0, #0xe83
  40bcf0:	bl	401eb0 <fputs@plt>
  40bcf4:	add	x19, x19, #0x1
  40bcf8:	b	40bc70 <ferror@plt+0x97f0>
  40bcfc:	adrp	x0, 40f000 <ferror@plt+0xcb80>
  40bd00:	add	x0, x0, #0xe86
  40bd04:	b	40bcf0 <ferror@plt+0x9870>
  40bd08:	adrp	x0, 40f000 <ferror@plt+0xcb80>
  40bd0c:	add	x0, x0, #0xe89
  40bd10:	b	40bcf0 <ferror@plt+0x9870>
  40bd14:	adrp	x0, 40f000 <ferror@plt+0xcb80>
  40bd18:	add	x0, x0, #0xe8c
  40bd1c:	b	40bcf0 <ferror@plt+0x9870>
  40bd20:	adrp	x0, 40f000 <ferror@plt+0xcb80>
  40bd24:	add	x0, x0, #0xe8f
  40bd28:	b	40bcf0 <ferror@plt+0x9870>
  40bd2c:	mov	x0, x22
  40bd30:	b	40bcf0 <ferror@plt+0x9870>
  40bd34:	add	x0, x23, #0xe95
  40bd38:	b	40bcf0 <ferror@plt+0x9870>
  40bd3c:	mov	x0, x21
  40bd40:	b	40bcf0 <ferror@plt+0x9870>
  40bd44:	stp	x29, x30, [sp, #-32]!
  40bd48:	mov	x29, sp
  40bd4c:	str	x19, [sp, #16]
  40bd50:	mov	x19, x0
  40bd54:	mov	x0, #0x10                  	// #16
  40bd58:	bl	402040 <malloc@plt>
  40bd5c:	cbz	x0, 40bd6c <ferror@plt+0x98ec>
  40bd60:	str	x19, [x0]
  40bd64:	str	wzr, [x0, #8]
  40bd68:	strh	wzr, [x0, #12]
  40bd6c:	ldr	x19, [sp, #16]
  40bd70:	ldp	x29, x30, [sp], #32
  40bd74:	ret
  40bd78:	stp	x29, x30, [sp, #-32]!
  40bd7c:	mov	x29, sp
  40bd80:	stp	x19, x20, [sp, #16]
  40bd84:	mov	x19, x0
  40bd88:	ldr	x20, [x0]
  40bd8c:	ldr	w0, [x20, #8]
  40bd90:	cbz	w0, 40bdb8 <ferror@plt+0x9938>
  40bd94:	adrp	x3, 40f000 <ferror@plt+0xcb80>
  40bd98:	add	x3, x3, #0xed2
  40bd9c:	adrp	x1, 40f000 <ferror@plt+0xcb80>
  40bda0:	adrp	x0, 40f000 <ferror@plt+0xcb80>
  40bda4:	add	x3, x3, #0xa
  40bda8:	add	x1, x1, #0xe65
  40bdac:	add	x0, x0, #0xe9b
  40bdb0:	mov	w2, #0x6e                  	// #110
  40bdb4:	bl	4023f0 <__assert_fail@plt>
  40bdb8:	ldr	x1, [x20]
  40bdbc:	mov	w0, #0xa                   	// #10
  40bdc0:	bl	401fb0 <fputc@plt>
  40bdc4:	ldr	x0, [x20]
  40bdc8:	bl	4022d0 <fflush@plt>
  40bdcc:	mov	x0, x20
  40bdd0:	bl	402240 <free@plt>
  40bdd4:	str	xzr, [x19]
  40bdd8:	ldp	x19, x20, [sp, #16]
  40bddc:	ldp	x29, x30, [sp], #32
  40bde0:	ret
  40bde4:	strb	w1, [x0, #12]
  40bde8:	ret
  40bdec:	stp	x29, x30, [sp, #-32]!
  40bdf0:	mov	x29, sp
  40bdf4:	stp	x19, x20, [sp, #16]
  40bdf8:	mov	x19, x0
  40bdfc:	mov	x20, x1
  40be00:	bl	40bb7c <ferror@plt+0x96fc>
  40be04:	ldrb	w0, [x19, #12]
  40be08:	cbz	w0, 40be14 <ferror@plt+0x9994>
  40be0c:	mov	x0, x19
  40be10:	bl	40bbb0 <ferror@plt+0x9730>
  40be14:	strb	wzr, [x19, #13]
  40be18:	mov	x1, x20
  40be1c:	mov	x0, x19
  40be20:	bl	40bc34 <ferror@plt+0x97b4>
  40be24:	ldr	x1, [x19]
  40be28:	mov	w0, #0x3a                  	// #58
  40be2c:	bl	401f80 <putc@plt>
  40be30:	ldrb	w0, [x19, #12]
  40be34:	cbz	w0, 40be4c <ferror@plt+0x99cc>
  40be38:	ldr	x1, [x19]
  40be3c:	mov	w0, #0x20                  	// #32
  40be40:	ldp	x19, x20, [sp, #16]
  40be44:	ldp	x29, x30, [sp], #32
  40be48:	b	401f80 <putc@plt>
  40be4c:	ldp	x19, x20, [sp, #16]
  40be50:	ldp	x29, x30, [sp], #32
  40be54:	ret
  40be58:	stp	x29, x30, [sp, #-272]!
  40be5c:	mov	x29, sp
  40be60:	stp	x19, x20, [sp, #16]
  40be64:	mov	x20, x1
  40be68:	add	x1, sp, #0x110
  40be6c:	stp	x1, x1, [sp, #64]
  40be70:	add	x1, sp, #0xe0
  40be74:	mov	x19, x0
  40be78:	str	x1, [sp, #80]
  40be7c:	mov	w1, #0xffffffd0            	// #-48
  40be80:	str	w1, [sp, #88]
  40be84:	mov	w1, #0xffffff80            	// #-128
  40be88:	str	w1, [sp, #92]
  40be8c:	str	q0, [sp, #96]
  40be90:	str	q1, [sp, #112]
  40be94:	str	q2, [sp, #128]
  40be98:	str	q3, [sp, #144]
  40be9c:	str	q4, [sp, #160]
  40bea0:	str	q5, [sp, #176]
  40bea4:	str	q6, [sp, #192]
  40bea8:	str	q7, [sp, #208]
  40beac:	stp	x2, x3, [sp, #224]
  40beb0:	stp	x4, x5, [sp, #240]
  40beb4:	stp	x6, x7, [sp, #256]
  40beb8:	bl	40bb7c <ferror@plt+0x96fc>
  40bebc:	add	x2, sp, #0x20
  40bec0:	ldp	x0, x1, [sp, #64]
  40bec4:	stp	x0, x1, [sp, #32]
  40bec8:	ldp	x0, x1, [sp, #80]
  40becc:	stp	x0, x1, [sp, #48]
  40bed0:	ldr	x0, [x19]
  40bed4:	mov	x1, x20
  40bed8:	bl	4023d0 <vfprintf@plt>
  40bedc:	ldp	x19, x20, [sp, #16]
  40bee0:	ldp	x29, x30, [sp], #272
  40bee4:	ret
  40bee8:	stp	x29, x30, [sp, #-32]!
  40beec:	mov	x29, sp
  40bef0:	str	x19, [sp, #16]
  40bef4:	mov	x19, x0
  40bef8:	bl	40bb7c <ferror@plt+0x96fc>
  40befc:	mov	w0, #0x7b                  	// #123
  40bf00:	ldr	x1, [x19]
  40bf04:	bl	401f80 <putc@plt>
  40bf08:	strb	wzr, [x19, #13]
  40bf0c:	ldr	w0, [x19, #8]
  40bf10:	add	w0, w0, #0x1
  40bf14:	str	w0, [x19, #8]
  40bf18:	ldr	x19, [sp, #16]
  40bf1c:	ldp	x29, x30, [sp], #32
  40bf20:	ret
  40bf24:	stp	x29, x30, [sp, #-32]!
  40bf28:	mov	x29, sp
  40bf2c:	ldr	w1, [x0, #8]
  40bf30:	str	x19, [sp, #16]
  40bf34:	cbnz	w1, 40bf3c <ferror@plt+0x9abc>
  40bf38:	bl	40bc0c <ferror@plt+0x978c>
  40bf3c:	sub	w1, w1, #0x1
  40bf40:	str	w1, [x0, #8]
  40bf44:	ldrb	w1, [x0, #13]
  40bf48:	mov	x19, x0
  40bf4c:	cbz	w1, 40bf5c <ferror@plt+0x9adc>
  40bf50:	ldrb	w1, [x0, #12]
  40bf54:	cbz	w1, 40bf5c <ferror@plt+0x9adc>
  40bf58:	bl	40bbb0 <ferror@plt+0x9730>
  40bf5c:	ldr	x1, [x19]
  40bf60:	mov	w0, #0x7d                  	// #125
  40bf64:	bl	401f80 <putc@plt>
  40bf68:	mov	w0, #0x2c                  	// #44
  40bf6c:	strb	w0, [x19, #13]
  40bf70:	ldr	x19, [sp, #16]
  40bf74:	ldp	x29, x30, [sp], #32
  40bf78:	ret
  40bf7c:	stp	x29, x30, [sp, #-32]!
  40bf80:	mov	x29, sp
  40bf84:	str	x19, [sp, #16]
  40bf88:	mov	x19, x0
  40bf8c:	bl	40bb7c <ferror@plt+0x96fc>
  40bf90:	mov	w0, #0x5b                  	// #91
  40bf94:	ldr	x1, [x19]
  40bf98:	bl	401f80 <putc@plt>
  40bf9c:	strb	wzr, [x19, #13]
  40bfa0:	ldr	w0, [x19, #8]
  40bfa4:	add	w0, w0, #0x1
  40bfa8:	str	w0, [x19, #8]
  40bfac:	ldrb	w0, [x19, #12]
  40bfb0:	cbz	w0, 40bfc8 <ferror@plt+0x9b48>
  40bfb4:	ldr	x1, [x19]
  40bfb8:	mov	w0, #0x20                  	// #32
  40bfbc:	ldr	x19, [sp, #16]
  40bfc0:	ldp	x29, x30, [sp], #32
  40bfc4:	b	401f80 <putc@plt>
  40bfc8:	ldr	x19, [sp, #16]
  40bfcc:	ldp	x29, x30, [sp], #32
  40bfd0:	ret
  40bfd4:	stp	x29, x30, [sp, #-32]!
  40bfd8:	mov	x29, sp
  40bfdc:	str	x19, [sp, #16]
  40bfe0:	mov	x19, x0
  40bfe4:	ldrb	w0, [x0, #12]
  40bfe8:	cbz	w0, 40c000 <ferror@plt+0x9b80>
  40bfec:	ldrb	w0, [x19, #13]
  40bff0:	cbz	w0, 40c000 <ferror@plt+0x9b80>
  40bff4:	ldr	x1, [x19]
  40bff8:	mov	w0, #0x20                  	// #32
  40bffc:	bl	401f80 <putc@plt>
  40c000:	ldr	w0, [x19, #8]
  40c004:	strb	wzr, [x19, #13]
  40c008:	cbnz	w0, 40c010 <ferror@plt+0x9b90>
  40c00c:	bl	40bc0c <ferror@plt+0x978c>
  40c010:	ldr	x1, [x19]
  40c014:	sub	w0, w0, #0x1
  40c018:	str	w0, [x19, #8]
  40c01c:	mov	w0, #0x5d                  	// #93
  40c020:	bl	401f80 <putc@plt>
  40c024:	mov	w0, #0x2c                  	// #44
  40c028:	strb	w0, [x19, #13]
  40c02c:	ldr	x19, [sp, #16]
  40c030:	ldp	x29, x30, [sp], #32
  40c034:	ret
  40c038:	stp	x29, x30, [sp, #-32]!
  40c03c:	mov	x29, sp
  40c040:	stp	x19, x20, [sp, #16]
  40c044:	mov	x19, x0
  40c048:	mov	x20, x1
  40c04c:	bl	40bb7c <ferror@plt+0x96fc>
  40c050:	mov	x1, x20
  40c054:	mov	x0, x19
  40c058:	ldp	x19, x20, [sp, #16]
  40c05c:	ldp	x29, x30, [sp], #32
  40c060:	b	40bc34 <ferror@plt+0x97b4>
  40c064:	tst	w1, #0xff
  40c068:	adrp	x2, 40f000 <ferror@plt+0xcb80>
  40c06c:	adrp	x3, 40f000 <ferror@plt+0xcb80>
  40c070:	add	x2, x2, #0xd7c
  40c074:	add	x3, x3, #0xd77
  40c078:	adrp	x1, 40f000 <ferror@plt+0xcb80>
  40c07c:	csel	x2, x3, x2, ne  // ne = any
  40c080:	add	x1, x1, #0x87d
  40c084:	b	40be58 <ferror@plt+0x99d8>
  40c088:	adrp	x1, 40f000 <ferror@plt+0xcb80>
  40c08c:	add	x1, x1, #0xeac
  40c090:	b	40be58 <ferror@plt+0x99d8>
  40c094:	adrp	x1, 40f000 <ferror@plt+0xcb80>
  40c098:	add	x1, x1, #0xeb1
  40c09c:	b	40be58 <ferror@plt+0x99d8>
  40c0a0:	and	w2, w1, #0xff
  40c0a4:	adrp	x1, 40f000 <ferror@plt+0xcb80>
  40c0a8:	add	x1, x1, #0xeb4
  40c0ac:	b	40be58 <ferror@plt+0x99d8>
  40c0b0:	and	w2, w1, #0xffff
  40c0b4:	adrp	x1, 40f000 <ferror@plt+0xcb80>
  40c0b8:	add	x1, x1, #0x58a
  40c0bc:	b	40be58 <ferror@plt+0x99d8>
  40c0c0:	mov	w2, w1
  40c0c4:	adrp	x1, 40f000 <ferror@plt+0xcb80>
  40c0c8:	add	x1, x1, #0x567
  40c0cc:	b	40be58 <ferror@plt+0x99d8>
  40c0d0:	mov	x2, x1
  40c0d4:	adrp	x1, 40f000 <ferror@plt+0xcb80>
  40c0d8:	add	x1, x1, #0xeb9
  40c0dc:	b	40be58 <ferror@plt+0x99d8>
  40c0e0:	mov	x2, x1
  40c0e4:	adrp	x1, 40f000 <ferror@plt+0xcb80>
  40c0e8:	add	x1, x1, #0xebd
  40c0ec:	b	40be58 <ferror@plt+0x99d8>
  40c0f0:	b	40c0d0 <ferror@plt+0x9c50>
  40c0f4:	mov	x2, x1
  40c0f8:	adrp	x1, 40f000 <ferror@plt+0xcb80>
  40c0fc:	add	x1, x1, #0xec1
  40c100:	b	40be58 <ferror@plt+0x99d8>
  40c104:	mov	w2, w1
  40c108:	adrp	x1, 40f000 <ferror@plt+0xcb80>
  40c10c:	add	x1, x1, #0xbd7
  40c110:	b	40be58 <ferror@plt+0x99d8>
  40c114:	mov	x2, x1
  40c118:	adrp	x1, 40f000 <ferror@plt+0xcb80>
  40c11c:	add	x1, x1, #0xec6
  40c120:	b	40be58 <ferror@plt+0x99d8>
  40c124:	stp	x29, x30, [sp, #-32]!
  40c128:	mov	x29, sp
  40c12c:	stp	x19, x20, [sp, #16]
  40c130:	mov	x20, x2
  40c134:	mov	x19, x0
  40c138:	bl	40bdec <ferror@plt+0x996c>
  40c13c:	mov	x1, x20
  40c140:	mov	x0, x19
  40c144:	ldp	x19, x20, [sp, #16]
  40c148:	ldp	x29, x30, [sp], #32
  40c14c:	b	40c038 <ferror@plt+0x9bb8>
  40c150:	stp	x29, x30, [sp, #-32]!
  40c154:	mov	x29, sp
  40c158:	stp	x19, x20, [sp, #16]
  40c15c:	and	w20, w2, #0xff
  40c160:	mov	x19, x0
  40c164:	bl	40bdec <ferror@plt+0x996c>
  40c168:	mov	w1, w20
  40c16c:	mov	x0, x19
  40c170:	ldp	x19, x20, [sp, #16]
  40c174:	ldp	x29, x30, [sp], #32
  40c178:	b	40c064 <ferror@plt+0x9be4>
  40c17c:	stp	x29, x30, [sp, #-32]!
  40c180:	mov	x29, sp
  40c184:	str	d8, [sp, #24]
  40c188:	fmov	d8, d0
  40c18c:	str	x19, [sp, #16]
  40c190:	mov	x19, x0
  40c194:	bl	40bdec <ferror@plt+0x996c>
  40c198:	fmov	d0, d8
  40c19c:	mov	x0, x19
  40c1a0:	ldr	d8, [sp, #24]
  40c1a4:	ldr	x19, [sp, #16]
  40c1a8:	ldp	x29, x30, [sp], #32
  40c1ac:	b	40c094 <ferror@plt+0x9c14>
  40c1b0:	stp	x29, x30, [sp, #-32]!
  40c1b4:	mov	x29, sp
  40c1b8:	stp	x19, x20, [sp, #16]
  40c1bc:	mov	w20, w2
  40c1c0:	mov	x19, x0
  40c1c4:	bl	40bdec <ferror@plt+0x996c>
  40c1c8:	mov	w1, w20
  40c1cc:	mov	x0, x19
  40c1d0:	ldp	x19, x20, [sp, #16]
  40c1d4:	ldp	x29, x30, [sp], #32
  40c1d8:	b	40c0c0 <ferror@plt+0x9c40>
  40c1dc:	stp	x29, x30, [sp, #-32]!
  40c1e0:	mov	x29, sp
  40c1e4:	stp	x19, x20, [sp, #16]
  40c1e8:	mov	x20, x2
  40c1ec:	mov	x19, x0
  40c1f0:	bl	40bdec <ferror@plt+0x996c>
  40c1f4:	mov	x1, x20
  40c1f8:	mov	x0, x19
  40c1fc:	ldp	x19, x20, [sp, #16]
  40c200:	ldp	x29, x30, [sp], #32
  40c204:	b	40c0d0 <ferror@plt+0x9c50>
  40c208:	stp	x29, x30, [sp, #-32]!
  40c20c:	mov	x29, sp
  40c210:	stp	x19, x20, [sp, #16]
  40c214:	mov	x20, x2
  40c218:	mov	x19, x0
  40c21c:	bl	40bdec <ferror@plt+0x996c>
  40c220:	mov	x1, x20
  40c224:	mov	x0, x19
  40c228:	ldp	x19, x20, [sp, #16]
  40c22c:	ldp	x29, x30, [sp], #32
  40c230:	b	40c0e0 <ferror@plt+0x9c60>
  40c234:	stp	x29, x30, [sp, #-32]!
  40c238:	mov	x29, sp
  40c23c:	stp	x19, x20, [sp, #16]
  40c240:	and	w20, w2, #0xff
  40c244:	mov	x19, x0
  40c248:	bl	40bdec <ferror@plt+0x996c>
  40c24c:	mov	w1, w20
  40c250:	mov	x0, x19
  40c254:	ldp	x19, x20, [sp, #16]
  40c258:	ldp	x29, x30, [sp], #32
  40c25c:	b	40c0a0 <ferror@plt+0x9c20>
  40c260:	stp	x29, x30, [sp, #-32]!
  40c264:	mov	x29, sp
  40c268:	stp	x19, x20, [sp, #16]
  40c26c:	and	w20, w2, #0xffff
  40c270:	mov	x19, x0
  40c274:	bl	40bdec <ferror@plt+0x996c>
  40c278:	mov	w1, w20
  40c27c:	mov	x0, x19
  40c280:	ldp	x19, x20, [sp, #16]
  40c284:	ldp	x29, x30, [sp], #32
  40c288:	b	40c0b0 <ferror@plt+0x9c30>
  40c28c:	stp	x29, x30, [sp, #-32]!
  40c290:	mov	x29, sp
  40c294:	stp	x19, x20, [sp, #16]
  40c298:	mov	x20, x2
  40c29c:	mov	x19, x0
  40c2a0:	bl	40bdec <ferror@plt+0x996c>
  40c2a4:	mov	x1, x20
  40c2a8:	mov	x0, x19
  40c2ac:	ldp	x19, x20, [sp, #16]
  40c2b0:	ldp	x29, x30, [sp], #32
  40c2b4:	b	40c0f0 <ferror@plt+0x9c70>
  40c2b8:	stp	x29, x30, [sp, #-32]!
  40c2bc:	mov	x29, sp
  40c2c0:	stp	x19, x20, [sp, #16]
  40c2c4:	mov	x20, x2
  40c2c8:	mov	x19, x0
  40c2cc:	bl	40bdec <ferror@plt+0x996c>
  40c2d0:	mov	x1, x20
  40c2d4:	mov	x0, x19
  40c2d8:	ldp	x19, x20, [sp, #16]
  40c2dc:	ldp	x29, x30, [sp], #32
  40c2e0:	b	40c0f4 <ferror@plt+0x9c74>
  40c2e4:	stp	x29, x30, [sp, #-32]!
  40c2e8:	mov	x29, sp
  40c2ec:	stp	x19, x20, [sp, #16]
  40c2f0:	mov	w20, w2
  40c2f4:	mov	x19, x0
  40c2f8:	bl	40bdec <ferror@plt+0x996c>
  40c2fc:	mov	w1, w20
  40c300:	mov	x0, x19
  40c304:	ldp	x19, x20, [sp, #16]
  40c308:	ldp	x29, x30, [sp], #32
  40c30c:	b	40c104 <ferror@plt+0x9c84>
  40c310:	stp	x29, x30, [sp, #-32]!
  40c314:	mov	x29, sp
  40c318:	stp	x19, x20, [sp, #16]
  40c31c:	mov	x20, x2
  40c320:	mov	x19, x0
  40c324:	bl	40bdec <ferror@plt+0x996c>
  40c328:	mov	x1, x20
  40c32c:	mov	x0, x19
  40c330:	ldp	x19, x20, [sp, #16]
  40c334:	ldp	x29, x30, [sp], #32
  40c338:	b	40c114 <ferror@plt+0x9c94>
  40c33c:	stp	x29, x30, [sp, #-32]!
  40c340:	mov	x29, sp
  40c344:	str	x19, [sp, #16]
  40c348:	mov	x19, x0
  40c34c:	bl	40bdec <ferror@plt+0x996c>
  40c350:	mov	x0, x19
  40c354:	ldr	x19, [sp, #16]
  40c358:	ldp	x29, x30, [sp], #32
  40c35c:	b	40c088 <ferror@plt+0x9c08>
  40c360:	stp	x29, x30, [sp, #-48]!
  40c364:	mov	x2, #0x20                  	// #32
  40c368:	movk	x2, #0x12, lsl #32
  40c36c:	mov	x29, sp
  40c370:	movk	x2, #0x301, lsl #48
  40c374:	mov	w3, #0x0                   	// #0
  40c378:	str	x2, [sp, #16]
  40c37c:	ldr	w2, [x0, #28]
  40c380:	stp	xzr, xzr, [sp, #24]
  40c384:	add	w2, w2, #0x1
  40c388:	stp	w2, w2, [x0, #28]
  40c38c:	ldr	w0, [x0]
  40c390:	str	w2, [sp, #24]
  40c394:	mov	x2, #0x20                  	// #32
  40c398:	strb	w1, [sp, #32]
  40c39c:	add	x1, sp, #0x10
  40c3a0:	str	xzr, [sp, #40]
  40c3a4:	bl	402270 <send@plt>
  40c3a8:	ldp	x29, x30, [sp], #48
  40c3ac:	ret
  40c3b0:	stp	x29, x30, [sp, #-48]!
  40c3b4:	mov	x29, sp
  40c3b8:	stp	x19, x20, [sp, #16]
  40c3bc:	mov	w20, w0
  40c3c0:	stp	x21, x22, [sp, #32]
  40c3c4:	mov	x21, x1
  40c3c8:	mov	w22, w2
  40c3cc:	mov	w2, w22
  40c3d0:	mov	x1, x21
  40c3d4:	mov	w0, w20
  40c3d8:	bl	401e80 <recvmsg@plt>
  40c3dc:	tbz	w0, #31, 40c42c <ferror@plt+0x9fac>
  40c3e0:	bl	402400 <__errno_location@plt>
  40c3e4:	mov	x19, x0
  40c3e8:	ldr	w0, [x0]
  40c3ec:	cmp	w0, #0x4
  40c3f0:	ccmp	w0, #0xb, #0x4, ne  // ne = any
  40c3f4:	b.eq	40c3cc <ferror@plt+0x9f4c>  // b.none
  40c3f8:	adrp	x1, 423000 <ferror@plt+0x20b80>
  40c3fc:	ldr	x1, [x1, #3992]
  40c400:	ldr	x20, [x1]
  40c404:	bl	402130 <strerror@plt>
  40c408:	ldr	w3, [x19]
  40c40c:	mov	x2, x0
  40c410:	adrp	x1, 40f000 <ferror@plt+0xcb80>
  40c414:	mov	x0, x20
  40c418:	add	x1, x1, #0xefa
  40c41c:	bl	402450 <fprintf@plt>
  40c420:	ldr	w0, [x19]
  40c424:	neg	w0, w0
  40c428:	b	40c44c <ferror@plt+0x9fcc>
  40c42c:	cbnz	w0, 40c44c <ferror@plt+0x9fcc>
  40c430:	adrp	x0, 423000 <ferror@plt+0x20b80>
  40c434:	ldr	x0, [x0, #3992]
  40c438:	ldr	x1, [x0]
  40c43c:	adrp	x0, 40f000 <ferror@plt+0xcb80>
  40c440:	add	x0, x0, #0xeea
  40c444:	bl	401eb0 <fputs@plt>
  40c448:	mov	w0, #0xffffffc3            	// #-61
  40c44c:	ldp	x19, x20, [sp, #16]
  40c450:	ldp	x21, x22, [sp, #32]
  40c454:	ldp	x29, x30, [sp], #48
  40c458:	ret
  40c45c:	stp	x29, x30, [sp, #-64]!
  40c460:	mov	x29, sp
  40c464:	stp	x21, x22, [sp, #32]
  40c468:	mov	x21, x1
  40c46c:	ldr	x22, [x1, #16]
  40c470:	stp	x19, x20, [sp, #16]
  40c474:	stp	x23, x24, [sp, #48]
  40c478:	mov	w24, w0
  40c47c:	mov	x23, x2
  40c480:	stp	xzr, xzr, [x22]
  40c484:	mov	w2, #0x22                  	// #34
  40c488:	bl	40c3b0 <ferror@plt+0x9f30>
  40c48c:	sxtw	x19, w0
  40c490:	tbnz	w19, #31, 40c4cc <ferror@plt+0xa04c>
  40c494:	cmp	w19, #0x8, lsl #12
  40c498:	mov	x0, #0x8000                	// #32768
  40c49c:	csel	x19, x19, x0, ge  // ge = tcont
  40c4a0:	mov	x0, x19
  40c4a4:	bl	402040 <malloc@plt>
  40c4a8:	mov	x20, x0
  40c4ac:	cbnz	x0, 40c4e4 <ferror@plt+0xa064>
  40c4b0:	adrp	x0, 423000 <ferror@plt+0x20b80>
  40c4b4:	mov	w19, #0xfffffff4            	// #-12
  40c4b8:	ldr	x0, [x0, #3992]
  40c4bc:	ldr	x1, [x0]
  40c4c0:	adrp	x0, 40f000 <ferror@plt+0xcb80>
  40c4c4:	add	x0, x0, #0xf19
  40c4c8:	bl	401eb0 <fputs@plt>
  40c4cc:	mov	w0, w19
  40c4d0:	ldp	x19, x20, [sp, #16]
  40c4d4:	ldp	x21, x22, [sp, #32]
  40c4d8:	ldp	x23, x24, [sp, #48]
  40c4dc:	ldp	x29, x30, [sp], #64
  40c4e0:	ret
  40c4e4:	stp	x20, x19, [x22]
  40c4e8:	mov	x1, x21
  40c4ec:	mov	w0, w24
  40c4f0:	mov	w2, #0x0                   	// #0
  40c4f4:	bl	40c3b0 <ferror@plt+0x9f30>
  40c4f8:	mov	w19, w0
  40c4fc:	tbz	w0, #31, 40c50c <ferror@plt+0xa08c>
  40c500:	mov	x0, x20
  40c504:	bl	402240 <free@plt>
  40c508:	b	40c4cc <ferror@plt+0xa04c>
  40c50c:	str	x20, [x23]
  40c510:	b	40c4cc <ferror@plt+0xa04c>
  40c514:	mov	w0, #0x0                   	// #0
  40c518:	ret
  40c51c:	stp	x29, x30, [sp, #-224]!
  40c520:	mov	x29, sp
  40c524:	stp	x19, x20, [sp, #16]
  40c528:	mov	x19, x0
  40c52c:	and	w0, w4, #0xff
  40c530:	str	w0, [sp, #120]
  40c534:	mov	w0, #0x10                  	// #16
  40c538:	str	xzr, [sp, #136]
  40c53c:	mov	w20, #0x0                   	// #0
  40c540:	stp	x21, x22, [sp, #32]
  40c544:	mov	x21, x3
  40c548:	mov	x22, x2
  40c54c:	add	x3, x1, x2, lsl #4
  40c550:	strh	w0, [sp, #136]
  40c554:	add	x0, sp, #0x88
  40c558:	stp	xzr, xzr, [sp, #176]
  40c55c:	stp	xzr, xzr, [sp, #192]
  40c560:	stp	x23, x24, [sp, #48]
  40c564:	stp	x25, x26, [sp, #64]
  40c568:	stp	x27, x28, [sp, #80]
  40c56c:	str	wzr, [sp, #144]
  40c570:	str	x0, [sp, #168]
  40c574:	mov	w0, #0xc                   	// #12
  40c578:	str	w0, [sp, #176]
  40c57c:	stp	x1, x2, [sp, #184]
  40c580:	stp	xzr, xzr, [sp, #208]
  40c584:	cmp	x1, x3
  40c588:	b.ne	40c5d4 <ferror@plt+0xa154>  // b.any
  40c58c:	ldr	w0, [x19]
  40c590:	add	x26, sp, #0xa8
  40c594:	mov	x1, x26
  40c598:	mov	w2, #0x0                   	// #0
  40c59c:	bl	4020c0 <sendmsg@plt>
  40c5a0:	tbz	w0, #31, 40c600 <ferror@plt+0xa180>
  40c5a4:	adrp	x0, 40f000 <ferror@plt+0xcb80>
  40c5a8:	add	x0, x0, #0xf3a
  40c5ac:	bl	401ee0 <perror@plt>
  40c5b0:	mov	w28, #0xffffffff            	// #-1
  40c5b4:	mov	w0, w28
  40c5b8:	ldp	x19, x20, [sp, #16]
  40c5bc:	ldp	x21, x22, [sp, #32]
  40c5c0:	ldp	x23, x24, [sp, #48]
  40c5c4:	ldp	x25, x26, [sp, #64]
  40c5c8:	ldp	x27, x28, [sp, #80]
  40c5cc:	ldp	x29, x30, [sp], #224
  40c5d0:	ret
  40c5d4:	ldr	x0, [x1]
  40c5d8:	ldr	w20, [x19, #28]
  40c5dc:	add	w20, w20, #0x1
  40c5e0:	str	w20, [x19, #28]
  40c5e4:	str	w20, [x0, #8]
  40c5e8:	cbnz	x21, 40c5f8 <ferror@plt+0xa178>
  40c5ec:	ldrh	w2, [x0, #6]
  40c5f0:	orr	w2, w2, #0x4
  40c5f4:	strh	w2, [x0, #6]
  40c5f8:	add	x1, x1, #0x10
  40c5fc:	b	40c584 <ferror@plt+0xa104>
  40c600:	add	x0, sp, #0x98
  40c604:	mov	w24, w20
  40c608:	add	x27, sp, #0x80
  40c60c:	str	x0, [sp, #184]
  40c610:	mov	x0, #0x1                   	// #1
  40c614:	mov	x23, #0x0                   	// #0
  40c618:	adrp	x25, 423000 <ferror@plt+0x20b80>
  40c61c:	str	x0, [sp, #192]
  40c620:	sub	x0, x24, x22
  40c624:	str	x0, [sp, #104]
  40c628:	ldr	w0, [x19]
  40c62c:	mov	x2, x27
  40c630:	mov	x1, x26
  40c634:	str	w23, [sp, #100]
  40c638:	bl	40c45c <ferror@plt+0x9fdc>
  40c63c:	mov	w28, w0
  40c640:	tbnz	w0, #31, 40c5b4 <ferror@plt+0xa134>
  40c644:	ldr	w2, [sp, #176]
  40c648:	cmp	w2, #0xc
  40c64c:	b.eq	40c668 <ferror@plt+0xa1e8>  // b.none
  40c650:	adrp	x1, 40f000 <ferror@plt+0xcb80>
  40c654:	add	x1, x1, #0xf53
  40c658:	adrp	x0, 423000 <ferror@plt+0x20b80>
  40c65c:	ldr	x0, [x0, #3992]
  40c660:	ldr	x0, [x0]
  40c664:	b	40c6c0 <ferror@plt+0xa240>
  40c668:	ldr	x5, [x25, #3992]
  40c66c:	ldr	x24, [sp, #128]
  40c670:	adrp	x6, 40f000 <ferror@plt+0xcb80>
  40c674:	b	40c70c <ferror@plt+0xa28c>
  40c678:	ldr	w2, [x24]
  40c67c:	subs	w1, w2, #0x10
  40c680:	ccmp	w2, w28, #0x0, pl  // pl = nfrst
  40c684:	b.le	40c6cc <ferror@plt+0xa24c>
  40c688:	adrp	x0, 423000 <ferror@plt+0x20b80>
  40c68c:	ldr	w1, [sp, #216]
  40c690:	ldr	x0, [x0, #3992]
  40c694:	ldr	x0, [x0]
  40c698:	tbz	w1, #5, 40c6b8 <ferror@plt+0xa238>
  40c69c:	mov	x1, x0
  40c6a0:	adrp	x0, 40f000 <ferror@plt+0xcb80>
  40c6a4:	add	x0, x0, #0xf70
  40c6a8:	bl	401eb0 <fputs@plt>
  40c6ac:	ldr	x0, [sp, #128]
  40c6b0:	bl	402240 <free@plt>
  40c6b4:	b	40c5b0 <ferror@plt+0xa130>
  40c6b8:	adrp	x1, 40f000 <ferror@plt+0xcb80>
  40c6bc:	add	x1, x1, #0xf83
  40c6c0:	bl	402450 <fprintf@plt>
  40c6c4:	mov	w0, #0x1                   	// #1
  40c6c8:	bl	401ec0 <exit@plt>
  40c6cc:	ldr	w0, [sp, #140]
  40c6d0:	cbnz	w0, 40c6fc <ferror@plt+0xa27c>
  40c6d4:	ldr	w0, [x19, #8]
  40c6d8:	ldr	w7, [x24, #12]
  40c6dc:	cmp	w7, w0
  40c6e0:	b.ne	40c6fc <ferror@plt+0xa27c>  // b.any
  40c6e4:	ldr	w0, [x24, #8]
  40c6e8:	cmp	w0, w20
  40c6ec:	b.hi	40c6fc <ferror@plt+0xa27c>  // b.pmore
  40c6f0:	ldr	x3, [sp, #104]
  40c6f4:	cmp	x3, w0, uxtw
  40c6f8:	b.ls	40c740 <ferror@plt+0xa2c0>  // b.plast
  40c6fc:	add	w2, w2, #0x3
  40c700:	and	w2, w2, #0xfffffffc
  40c704:	sub	w28, w28, w2
  40c708:	add	x24, x24, w2, uxtw
  40c70c:	cmp	w28, #0xf
  40c710:	b.hi	40c678 <ferror@plt+0xa1f8>  // b.pmore
  40c714:	ldr	x0, [sp, #128]
  40c718:	bl	402240 <free@plt>
  40c71c:	ldr	w0, [sp, #216]
  40c720:	tbz	w0, #5, 40c858 <ferror@plt+0xa3d8>
  40c724:	ldr	x0, [x25, #3992]
  40c728:	ldr	x1, [x0]
  40c72c:	adrp	x0, 40f000 <ferror@plt+0xcb80>
  40c730:	add	x0, x0, #0xfde
  40c734:	bl	401eb0 <fputs@plt>
  40c738:	add	x23, x23, #0x1
  40c73c:	b	40c628 <ferror@plt+0xa1a8>
  40c740:	ldrh	w0, [x24, #4]
  40c744:	cmp	w0, #0x2
  40c748:	b.ne	40c814 <ferror@plt+0xa394>  // b.any
  40c74c:	ldr	w28, [x24, #16]
  40c750:	cmp	w1, #0x13
  40c754:	b.hi	40c770 <ferror@plt+0xa2f0>  // b.pmore
  40c758:	adrp	x0, 423000 <ferror@plt+0x20b80>
  40c75c:	ldr	x0, [x0, #3992]
  40c760:	ldr	x1, [x0]
  40c764:	adrp	x0, 40f000 <ferror@plt+0xcb80>
  40c768:	add	x0, x0, #0xfa1
  40c76c:	b	40c6a8 <ferror@plt+0xa228>
  40c770:	cbnz	w28, 40c7a8 <ferror@plt+0xa328>
  40c774:	mov	x0, x24
  40c778:	mov	x1, #0x0                   	// #0
  40c77c:	bl	40c514 <ferror@plt+0xa094>
  40c780:	ldr	x0, [sp, #128]
  40c784:	cbz	x21, 40c80c <ferror@plt+0xa38c>
  40c788:	str	x0, [x21]
  40c78c:	add	x0, x23, #0x1
  40c790:	cmp	x22, x0
  40c794:	b.hi	40c738 <ferror@plt+0xa2b8>  // b.pmore
  40c798:	cbz	w28, 40c5b4 <ferror@plt+0xa134>
  40c79c:	ldr	w0, [sp, #100]
  40c7a0:	mvn	w28, w0
  40c7a4:	b	40c5b4 <ferror@plt+0xa134>
  40c7a8:	bl	402400 <__errno_location@plt>
  40c7ac:	neg	w1, w28
  40c7b0:	str	w1, [x0]
  40c7b4:	ldr	w0, [x19, #36]
  40c7b8:	cmp	w0, #0x4
  40c7bc:	b.eq	40c780 <ferror@plt+0xa300>  // b.none
  40c7c0:	ldr	w0, [sp, #120]
  40c7c4:	cbz	w0, 40c780 <ferror@plt+0xa300>
  40c7c8:	mov	x0, x24
  40c7cc:	mov	x1, #0x0                   	// #0
  40c7d0:	bl	40c514 <ferror@plt+0xa094>
  40c7d4:	cbnz	w0, 40c780 <ferror@plt+0xa300>
  40c7d8:	ldr	x0, [x25, #3992]
  40c7dc:	ldr	x5, [x0]
  40c7e0:	str	x5, [sp, #112]
  40c7e4:	ldr	w0, [x24, #16]
  40c7e8:	neg	w0, w0
  40c7ec:	bl	402130 <strerror@plt>
  40c7f0:	ldr	x5, [sp, #112]
  40c7f4:	mov	x2, x0
  40c7f8:	adrp	x1, 40f000 <ferror@plt+0xcb80>
  40c7fc:	add	x1, x1, #0xfb2
  40c800:	mov	x0, x5
  40c804:	bl	402450 <fprintf@plt>
  40c808:	b	40c780 <ferror@plt+0xa300>
  40c80c:	bl	402240 <free@plt>
  40c810:	b	40c78c <ferror@plt+0xa30c>
  40c814:	cbz	x21, 40c828 <ferror@plt+0xa3a8>
  40c818:	ldr	x0, [sp, #128]
  40c81c:	mov	w28, #0x0                   	// #0
  40c820:	str	x0, [x21]
  40c824:	b	40c5b4 <ferror@plt+0xa134>
  40c828:	ldr	x1, [x5]
  40c82c:	add	x0, x6, #0xfc9
  40c830:	str	x5, [sp, #112]
  40c834:	str	w2, [sp, #124]
  40c838:	bl	401eb0 <fputs@plt>
  40c83c:	ldr	w2, [sp, #124]
  40c840:	ldr	x5, [sp, #112]
  40c844:	add	w2, w2, #0x3
  40c848:	and	w2, w2, #0xfffffffc
  40c84c:	sub	w28, w28, w2
  40c850:	add	x24, x24, w2, uxtw
  40c854:	b	40c670 <ferror@plt+0xa1f0>
  40c858:	cbz	w28, 40c738 <ferror@plt+0xa2b8>
  40c85c:	adrp	x1, 40f000 <ferror@plt+0xcb80>
  40c860:	mov	w2, w28
  40c864:	add	x1, x1, #0xff1
  40c868:	b	40c658 <ferror@plt+0xa1d8>
  40c86c:	mov	w0, #0x0                   	// #0
  40c870:	ret
  40c874:	stp	x29, x30, [sp, #-48]!
  40c878:	mov	w4, #0x4                   	// #4
  40c87c:	mov	w2, #0xc                   	// #12
  40c880:	mov	x29, sp
  40c884:	str	x19, [sp, #16]
  40c888:	mov	x19, x0
  40c88c:	mov	w0, #0x1                   	// #1
  40c890:	str	w0, [sp, #44]
  40c894:	add	x3, sp, #0x2c
  40c898:	mov	w1, #0x10e                 	// #270
  40c89c:	ldr	w0, [x19]
  40c8a0:	bl	402050 <setsockopt@plt>
  40c8a4:	tbnz	w0, #31, 40c8b4 <ferror@plt+0xa434>
  40c8a8:	ldr	w0, [x19, #48]
  40c8ac:	orr	w0, w0, #0x4
  40c8b0:	str	w0, [x19, #48]
  40c8b4:	ldr	x19, [sp, #16]
  40c8b8:	ldp	x29, x30, [sp], #48
  40c8bc:	ret
  40c8c0:	stp	x29, x30, [sp, #-32]!
  40c8c4:	mov	w4, #0x4                   	// #4
  40c8c8:	mov	w2, #0x1                   	// #1
  40c8cc:	mov	x29, sp
  40c8d0:	ldr	w0, [x0]
  40c8d4:	add	x3, sp, #0x1c
  40c8d8:	str	w1, [sp, #28]
  40c8dc:	mov	w1, #0x10e                 	// #270
  40c8e0:	bl	402050 <setsockopt@plt>
  40c8e4:	ldp	x29, x30, [sp], #32
  40c8e8:	ret
  40c8ec:	stp	x29, x30, [sp, #-32]!
  40c8f0:	mov	x29, sp
  40c8f4:	str	x19, [sp, #16]
  40c8f8:	mov	x19, x0
  40c8fc:	ldr	w0, [x0]
  40c900:	tbnz	w0, #31, 40c910 <ferror@plt+0xa490>
  40c904:	bl	402140 <close@plt>
  40c908:	mov	w0, #0xffffffff            	// #-1
  40c90c:	str	w0, [x19]
  40c910:	ldr	x19, [sp, #16]
  40c914:	ldp	x29, x30, [sp], #32
  40c918:	ret
  40c91c:	stp	x29, x30, [sp, #-64]!
  40c920:	mov	x29, sp
  40c924:	stp	x19, x20, [sp, #16]
  40c928:	mov	x19, x0
  40c92c:	mov	w0, #0x8000                	// #32768
  40c930:	mov	w20, #0x1                   	// #1
  40c934:	stp	w0, w20, [sp, #56]
  40c938:	stp	xzr, xzr, [x19, #32]
  40c93c:	mov	w0, #0x10                  	// #16
  40c940:	stp	xzr, xzr, [x19]
  40c944:	stp	xzr, xzr, [x19, #16]
  40c948:	str	w2, [x19, #36]
  40c94c:	str	xzr, [x19, #48]
  40c950:	str	x21, [sp, #32]
  40c954:	mov	w21, w1
  40c958:	mov	w1, #0x3                   	// #3
  40c95c:	movk	w1, #0x8, lsl #16
  40c960:	bl	4022c0 <socket@plt>
  40c964:	str	w0, [x19]
  40c968:	tbz	w0, #31, 40c98c <ferror@plt+0xa50c>
  40c96c:	adrp	x0, 410000 <ferror@plt+0xdb80>
  40c970:	add	x0, x0, #0x8
  40c974:	bl	401ee0 <perror@plt>
  40c978:	mov	w0, #0xffffffff            	// #-1
  40c97c:	ldp	x19, x20, [sp, #16]
  40c980:	ldr	x21, [sp, #32]
  40c984:	ldp	x29, x30, [sp], #64
  40c988:	ret
  40c98c:	add	x3, sp, #0x38
  40c990:	mov	w1, w20
  40c994:	mov	w4, #0x4                   	// #4
  40c998:	mov	w2, #0x7                   	// #7
  40c99c:	bl	402050 <setsockopt@plt>
  40c9a0:	tbz	w0, #31, 40c9b0 <ferror@plt+0xa530>
  40c9a4:	adrp	x0, 410000 <ferror@plt+0xdb80>
  40c9a8:	add	x0, x0, #0x23
  40c9ac:	b	40c974 <ferror@plt+0xa4f4>
  40c9b0:	adrp	x3, 423000 <ferror@plt+0x20b80>
  40c9b4:	ldr	w0, [x19]
  40c9b8:	mov	w1, w20
  40c9bc:	mov	w4, #0x4                   	// #4
  40c9c0:	ldr	x3, [x3, #4024]
  40c9c4:	mov	w2, #0x8                   	// #8
  40c9c8:	bl	402050 <setsockopt@plt>
  40c9cc:	tbz	w0, #31, 40c9dc <ferror@plt+0xa55c>
  40c9d0:	adrp	x0, 410000 <ferror@plt+0xdb80>
  40c9d4:	add	x0, x0, #0x2d
  40c9d8:	b	40c974 <ferror@plt+0xa4f4>
  40c9dc:	mov	x20, x19
  40c9e0:	mov	w2, #0xb                   	// #11
  40c9e4:	mov	w1, #0x10e                 	// #270
  40c9e8:	add	x3, sp, #0x3c
  40c9ec:	mov	w4, #0x4                   	// #4
  40c9f0:	ldr	w0, [x20], #4
  40c9f4:	bl	402050 <setsockopt@plt>
  40c9f8:	stur	wzr, [x19, #6]
  40c9fc:	mov	w0, #0x10                  	// #16
  40ca00:	strh	w0, [x19, #4]
  40ca04:	ldr	w0, [x19]
  40ca08:	mov	x1, x20
  40ca0c:	strh	wzr, [x19, #10]
  40ca10:	mov	w2, #0xc                   	// #12
  40ca14:	str	w21, [x19, #12]
  40ca18:	bl	401f40 <bind@plt>
  40ca1c:	tbz	w0, #31, 40ca2c <ferror@plt+0xa5ac>
  40ca20:	adrp	x0, 410000 <ferror@plt+0xdb80>
  40ca24:	add	x0, x0, #0x37
  40ca28:	b	40c974 <ferror@plt+0xa4f4>
  40ca2c:	mov	w0, #0xc                   	// #12
  40ca30:	str	w0, [sp, #52]
  40ca34:	ldr	w0, [x19]
  40ca38:	add	x2, sp, #0x34
  40ca3c:	mov	x1, x20
  40ca40:	bl	402430 <getsockname@plt>
  40ca44:	tbz	w0, #31, 40ca54 <ferror@plt+0xa5d4>
  40ca48:	adrp	x0, 410000 <ferror@plt+0xdb80>
  40ca4c:	add	x0, x0, #0x52
  40ca50:	b	40c974 <ferror@plt+0xa4f4>
  40ca54:	ldr	w2, [sp, #52]
  40ca58:	cmp	w2, #0xc
  40ca5c:	b.eq	40ca7c <ferror@plt+0xa5fc>  // b.none
  40ca60:	adrp	x1, 410000 <ferror@plt+0xdb80>
  40ca64:	add	x1, x1, #0x65
  40ca68:	adrp	x0, 423000 <ferror@plt+0x20b80>
  40ca6c:	ldr	x0, [x0, #3992]
  40ca70:	ldr	x0, [x0]
  40ca74:	bl	402450 <fprintf@plt>
  40ca78:	b	40c978 <ferror@plt+0xa4f8>
  40ca7c:	ldrh	w2, [x19, #4]
  40ca80:	cmp	w2, #0x10
  40ca84:	b.eq	40ca94 <ferror@plt+0xa614>  // b.none
  40ca88:	adrp	x1, 410000 <ferror@plt+0xdb80>
  40ca8c:	add	x1, x1, #0x7e
  40ca90:	b	40ca68 <ferror@plt+0xa5e8>
  40ca94:	mov	x0, #0x0                   	// #0
  40ca98:	bl	402030 <time@plt>
  40ca9c:	str	w0, [x19, #28]
  40caa0:	mov	w0, #0x0                   	// #0
  40caa4:	b	40c97c <ferror@plt+0xa4fc>
  40caa8:	mov	w2, #0x0                   	// #0
  40caac:	b	40c91c <ferror@plt+0xa49c>
  40cab0:	stp	x29, x30, [sp, #-208]!
  40cab4:	mov	x29, sp
  40cab8:	stp	x19, x20, [sp, #16]
  40cabc:	mov	x19, x0
  40cac0:	mov	x20, x2
  40cac4:	add	x0, sp, #0x40
  40cac8:	mov	x2, #0x90                  	// #144
  40cacc:	str	x21, [sp, #32]
  40cad0:	mov	w21, w1
  40cad4:	mov	w1, #0x0                   	// #0
  40cad8:	bl	4020a0 <memset@plt>
  40cadc:	mov	x0, #0x18                  	// #24
  40cae0:	strb	w21, [sp, #72]
  40cae4:	movk	x0, #0x6a, lsl #32
  40cae8:	add	x21, sp, #0x38
  40caec:	movk	x0, #0x301, lsl #48
  40caf0:	str	x0, [sp, #56]
  40caf4:	ldr	w0, [x19, #28]
  40caf8:	add	w0, w0, #0x1
  40cafc:	stp	w0, w0, [x19, #28]
  40cb00:	str	w0, [sp, #64]
  40cb04:	cbnz	x20, 40cb2c <ferror@plt+0xa6ac>
  40cb08:	ldr	w0, [x19]
  40cb0c:	mov	x1, x21
  40cb10:	mov	w3, #0x0                   	// #0
  40cb14:	mov	x2, #0x98                  	// #152
  40cb18:	bl	402270 <send@plt>
  40cb1c:	ldp	x19, x20, [sp, #16]
  40cb20:	ldr	x21, [sp, #32]
  40cb24:	ldp	x29, x30, [sp], #208
  40cb28:	ret
  40cb2c:	mov	x0, x21
  40cb30:	mov	w1, #0x98                  	// #152
  40cb34:	blr	x20
  40cb38:	cbz	w0, 40cb08 <ferror@plt+0xa688>
  40cb3c:	b	40cb1c <ferror@plt+0xa69c>
  40cb40:	stp	x29, x30, [sp, #-208]!
  40cb44:	mov	x29, sp
  40cb48:	stp	x19, x20, [sp, #16]
  40cb4c:	mov	x19, x0
  40cb50:	mov	x20, x2
  40cb54:	add	x0, sp, #0x40
  40cb58:	mov	x2, #0x90                  	// #144
  40cb5c:	str	x21, [sp, #32]
  40cb60:	mov	w21, w1
  40cb64:	mov	w1, #0x0                   	// #0
  40cb68:	bl	4020a0 <memset@plt>
  40cb6c:	mov	x0, #0x18                  	// #24
  40cb70:	strb	w21, [sp, #72]
  40cb74:	movk	x0, #0x16, lsl #32
  40cb78:	add	x21, sp, #0x38
  40cb7c:	movk	x0, #0x301, lsl #48
  40cb80:	str	x0, [sp, #56]
  40cb84:	ldr	w0, [x19, #28]
  40cb88:	add	w0, w0, #0x1
  40cb8c:	stp	w0, w0, [x19, #28]
  40cb90:	str	w0, [sp, #64]
  40cb94:	cbnz	x20, 40cbbc <ferror@plt+0xa73c>
  40cb98:	ldr	w0, [x19]
  40cb9c:	mov	x1, x21
  40cba0:	mov	w3, #0x0                   	// #0
  40cba4:	mov	x2, #0x98                  	// #152
  40cba8:	bl	402270 <send@plt>
  40cbac:	ldp	x19, x20, [sp, #16]
  40cbb0:	ldr	x21, [sp, #32]
  40cbb4:	ldp	x29, x30, [sp], #208
  40cbb8:	ret
  40cbbc:	mov	x0, x21
  40cbc0:	mov	w1, #0x98                  	// #152
  40cbc4:	blr	x20
  40cbc8:	cbz	w0, 40cb98 <ferror@plt+0xa718>
  40cbcc:	b	40cbac <ferror@plt+0xa72c>
  40cbd0:	stp	x29, x30, [sp, #-48]!
  40cbd4:	mov	x2, #0x1c                  	// #28
  40cbd8:	movk	x2, #0x4a, lsl #32
  40cbdc:	mov	x29, sp
  40cbe0:	movk	x2, #0x301, lsl #48
  40cbe4:	mov	w3, #0x0                   	// #0
  40cbe8:	str	x2, [sp, #16]
  40cbec:	ldr	w2, [x0, #28]
  40cbf0:	stp	xzr, xzr, [sp, #24]
  40cbf4:	add	w2, w2, #0x1
  40cbf8:	stp	w2, w2, [x0, #28]
  40cbfc:	ldr	w0, [x0]
  40cc00:	str	w2, [sp, #24]
  40cc04:	mov	x2, #0x1c                  	// #28
  40cc08:	strb	w1, [sp, #32]
  40cc0c:	add	x1, sp, #0x10
  40cc10:	str	wzr, [sp, #40]
  40cc14:	bl	402270 <send@plt>
  40cc18:	ldp	x29, x30, [sp], #48
  40cc1c:	ret
  40cc20:	stp	x29, x30, [sp, #-208]!
  40cc24:	mov	x29, sp
  40cc28:	stp	x19, x20, [sp, #16]
  40cc2c:	mov	x19, x0
  40cc30:	mov	x20, x2
  40cc34:	add	x0, sp, #0x38
  40cc38:	mov	x2, #0x94                  	// #148
  40cc3c:	str	x21, [sp, #32]
  40cc40:	mov	w21, w1
  40cc44:	mov	w1, #0x0                   	// #0
  40cc48:	bl	4020a0 <memset@plt>
  40cc4c:	mov	x0, #0x1c                  	// #28
  40cc50:	strb	w21, [sp, #64]
  40cc54:	movk	x0, #0x1a, lsl #32
  40cc58:	add	x21, sp, #0x30
  40cc5c:	movk	x0, #0x301, lsl #48
  40cc60:	str	x0, [sp, #48]
  40cc64:	ldr	w0, [x19, #28]
  40cc68:	add	w0, w0, #0x1
  40cc6c:	stp	w0, w0, [x19, #28]
  40cc70:	str	w0, [sp, #56]
  40cc74:	cbnz	x20, 40cc9c <ferror@plt+0xa81c>
  40cc78:	ldr	w0, [x19]
  40cc7c:	mov	x1, x21
  40cc80:	mov	w3, #0x0                   	// #0
  40cc84:	mov	x2, #0x9c                  	// #156
  40cc88:	bl	402270 <send@plt>
  40cc8c:	ldp	x19, x20, [sp, #16]
  40cc90:	ldr	x21, [sp, #32]
  40cc94:	ldp	x29, x30, [sp], #208
  40cc98:	ret
  40cc9c:	mov	x0, x21
  40cca0:	mov	w1, #0x9c                  	// #156
  40cca4:	blr	x20
  40cca8:	cbz	w0, 40cc78 <ferror@plt+0xa7f8>
  40ccac:	b	40cc8c <ferror@plt+0xa80c>
  40ccb0:	stp	x29, x30, [sp, #-48]!
  40ccb4:	mov	x2, #0x1c                  	// #28
  40ccb8:	movk	x2, #0x22, lsl #32
  40ccbc:	mov	x29, sp
  40ccc0:	movk	x2, #0x301, lsl #48
  40ccc4:	mov	w3, #0x0                   	// #0
  40ccc8:	str	x2, [sp, #16]
  40cccc:	ldr	w2, [x0, #28]
  40ccd0:	stp	xzr, xzr, [sp, #24]
  40ccd4:	add	w2, w2, #0x1
  40ccd8:	stp	w2, w2, [x0, #28]
  40ccdc:	ldr	w0, [x0]
  40cce0:	str	w2, [sp, #24]
  40cce4:	mov	x2, #0x1c                  	// #28
  40cce8:	strb	w1, [sp, #32]
  40ccec:	add	x1, sp, #0x10
  40ccf0:	str	wzr, [sp, #40]
  40ccf4:	bl	402270 <send@plt>
  40ccf8:	ldp	x29, x30, [sp], #48
  40ccfc:	ret
  40cd00:	stp	x29, x30, [sp, #-336]!
  40cd04:	mov	x29, sp
  40cd08:	stp	x21, x22, [sp, #32]
  40cd0c:	add	x21, sp, #0x30
  40cd10:	mov	w22, w1
  40cd14:	mov	w1, #0x0                   	// #0
  40cd18:	stp	x19, x20, [sp, #16]
  40cd1c:	mov	x19, x0
  40cd20:	mov	x20, x2
  40cd24:	mov	x0, x21
  40cd28:	mov	x2, #0x11c                 	// #284
  40cd2c:	bl	4020a0 <memset@plt>
  40cd30:	mov	x0, #0x1c                  	// #28
  40cd34:	strb	w22, [sp, #64]
  40cd38:	movk	x0, #0x1e, lsl #32
  40cd3c:	movk	x0, #0x301, lsl #48
  40cd40:	str	x0, [sp, #48]
  40cd44:	ldr	w0, [x19, #28]
  40cd48:	add	w0, w0, #0x1
  40cd4c:	stp	w0, w0, [x19, #28]
  40cd50:	str	w0, [sp, #56]
  40cd54:	cbnz	x20, 40cd7c <ferror@plt+0xa8fc>
  40cd58:	ldr	w0, [x19]
  40cd5c:	mov	x1, x21
  40cd60:	mov	w3, #0x0                   	// #0
  40cd64:	mov	x2, #0x11c                 	// #284
  40cd68:	bl	402270 <send@plt>
  40cd6c:	ldp	x19, x20, [sp, #16]
  40cd70:	ldp	x21, x22, [sp, #32]
  40cd74:	ldp	x29, x30, [sp], #336
  40cd78:	ret
  40cd7c:	mov	x0, x21
  40cd80:	mov	w1, #0x11c                 	// #284
  40cd84:	blr	x20
  40cd88:	cbz	w0, 40cd58 <ferror@plt+0xa8d8>
  40cd8c:	b	40cd6c <ferror@plt+0xa8ec>
  40cd90:	stp	x29, x30, [sp, #-48]!
  40cd94:	mov	x2, #0x14                  	// #20
  40cd98:	movk	x2, #0x42, lsl #32
  40cd9c:	mov	x29, sp
  40cda0:	movk	x2, #0x301, lsl #48
  40cda4:	mov	w3, #0x0                   	// #0
  40cda8:	str	x2, [sp, #24]
  40cdac:	ldr	w2, [x0, #28]
  40cdb0:	stur	xzr, [sp, #36]
  40cdb4:	add	w2, w2, #0x1
  40cdb8:	stp	w2, w2, [x0, #28]
  40cdbc:	ldr	w0, [x0]
  40cdc0:	str	w2, [sp, #32]
  40cdc4:	mov	x2, #0x14                  	// #20
  40cdc8:	strb	w1, [sp, #40]
  40cdcc:	add	x1, sp, #0x18
  40cdd0:	bl	402270 <send@plt>
  40cdd4:	ldp	x29, x30, [sp], #48
  40cdd8:	ret
  40cddc:	stp	x29, x30, [sp, #-48]!
  40cde0:	mov	x2, #0x18                  	// #24
  40cde4:	movk	x2, #0x56, lsl #32
  40cde8:	mov	x29, sp
  40cdec:	movk	x2, #0x301, lsl #48
  40cdf0:	mov	w3, #0x0                   	// #0
  40cdf4:	str	x2, [sp, #24]
  40cdf8:	ldr	w2, [x0, #28]
  40cdfc:	stp	xzr, xzr, [sp, #32]
  40ce00:	add	w2, w2, #0x1
  40ce04:	stp	w2, w2, [x0, #28]
  40ce08:	ldr	w0, [x0]
  40ce0c:	str	w2, [sp, #32]
  40ce10:	mov	x2, #0x18                  	// #24
  40ce14:	strb	w1, [sp, #40]
  40ce18:	add	x1, sp, x2
  40ce1c:	bl	402270 <send@plt>
  40ce20:	ldp	x29, x30, [sp], #48
  40ce24:	ret
  40ce28:	stp	x29, x30, [sp, #-48]!
  40ce2c:	mov	x2, #0x14                  	// #20
  40ce30:	movk	x2, #0x52, lsl #32
  40ce34:	mov	x29, sp
  40ce38:	movk	x2, #0x301, lsl #48
  40ce3c:	mov	w3, #0x0                   	// #0
  40ce40:	str	x2, [sp, #24]
  40ce44:	ldr	w2, [x0, #28]
  40ce48:	stur	xzr, [sp, #36]
  40ce4c:	add	w2, w2, #0x1
  40ce50:	stp	w2, w2, [x0, #28]
  40ce54:	ldr	w0, [x0]
  40ce58:	str	w2, [sp, #32]
  40ce5c:	mov	x2, #0x14                  	// #20
  40ce60:	strb	w1, [sp, #40]
  40ce64:	add	x1, sp, #0x18
  40ce68:	bl	402270 <send@plt>
  40ce6c:	ldp	x29, x30, [sp], #48
  40ce70:	ret
  40ce74:	sub	sp, sp, #0x450
  40ce78:	stp	x29, x30, [sp]
  40ce7c:	mov	x29, sp
  40ce80:	stp	x21, x22, [sp, #32]
  40ce84:	add	x21, sp, #0x38
  40ce88:	mov	w22, w1
  40ce8c:	mov	w1, #0x0                   	// #0
  40ce90:	stp	x19, x20, [sp, #16]
  40ce94:	mov	x19, x0
  40ce98:	mov	x20, x2
  40ce9c:	mov	x0, x21
  40cea0:	mov	x2, #0x414                 	// #1044
  40cea4:	bl	4020a0 <memset@plt>
  40cea8:	mov	x0, #0x14                  	// #20
  40ceac:	strb	w22, [sp, #72]
  40ceb0:	movk	x0, #0x5a, lsl #32
  40ceb4:	movk	x0, #0x301, lsl #48
  40ceb8:	str	x0, [sp, #56]
  40cebc:	ldr	w0, [x19, #28]
  40cec0:	add	w0, w0, #0x1
  40cec4:	stp	w0, w0, [x19, #28]
  40cec8:	str	w0, [sp, #64]
  40cecc:	cbz	x20, 40cf08 <ferror@plt+0xaa88>
  40ced0:	mov	x0, x21
  40ced4:	mov	w1, #0x414                 	// #1044
  40ced8:	blr	x20
  40cedc:	cbnz	w0, 40cef4 <ferror@plt+0xaa74>
  40cee0:	ldr	w0, [x19]
  40cee4:	mov	x1, x21
  40cee8:	ldr	w2, [sp, #56]
  40ceec:	mov	w3, #0x0                   	// #0
  40cef0:	bl	402270 <send@plt>
  40cef4:	ldp	x29, x30, [sp]
  40cef8:	ldp	x19, x20, [sp, #16]
  40cefc:	ldp	x21, x22, [sp, #32]
  40cf00:	add	sp, sp, #0x450
  40cf04:	ret
  40cf08:	mov	w0, #0xffffffea            	// #-22
  40cf0c:	b	40cef4 <ferror@plt+0xaa74>
  40cf10:	stp	x29, x30, [sp, #-64]!
  40cf14:	cmp	w1, #0x0
  40cf18:	ccmp	w1, #0x7, #0x4, ne  // ne = any
  40cf1c:	mov	x29, sp
  40cf20:	b.ne	40cf80 <ferror@plt+0xab00>  // b.any
  40cf24:	mov	x4, x0
  40cf28:	mov	x0, #0x28                  	// #40
  40cf2c:	movk	x0, #0x12, lsl #32
  40cf30:	stp	xzr, xzr, [sp, #32]
  40cf34:	movk	x0, #0x301, lsl #48
  40cf38:	str	x0, [sp, #24]
  40cf3c:	mov	w3, #0x0                   	// #0
  40cf40:	ldr	w0, [x4, #28]
  40cf44:	strb	w1, [sp, #40]
  40cf48:	add	x1, sp, #0x18
  40cf4c:	add	w0, w0, #0x1
  40cf50:	stp	w0, w0, [x4, #28]
  40cf54:	str	w0, [sp, #32]
  40cf58:	mov	w0, #0x8                   	// #8
  40cf5c:	movk	w0, #0x1d, lsl #16
  40cf60:	str	w0, [sp, #56]
  40cf64:	ldr	w0, [x4]
  40cf68:	str	xzr, [sp, #48]
  40cf6c:	str	w2, [sp, #60]
  40cf70:	mov	x2, #0x28                  	// #40
  40cf74:	bl	402270 <send@plt>
  40cf78:	ldp	x29, x30, [sp], #64
  40cf7c:	ret
  40cf80:	bl	40c360 <ferror@plt+0x9ee0>
  40cf84:	b	40cf78 <ferror@plt+0xaaf8>
  40cf88:	cbnz	w1, 40cf94 <ferror@plt+0xab14>
  40cf8c:	mov	w2, #0x1                   	// #1
  40cf90:	b	40cf10 <ferror@plt+0xaa90>
  40cf94:	b	40c360 <ferror@plt+0x9ee0>
  40cf98:	sub	sp, sp, #0x450
  40cf9c:	cmp	w1, #0x0
  40cfa0:	ccmp	w1, #0x11, #0x4, ne  // ne = any
  40cfa4:	stp	x29, x30, [sp]
  40cfa8:	mov	x29, sp
  40cfac:	stp	x19, x20, [sp, #16]
  40cfb0:	stp	x21, x22, [sp, #32]
  40cfb4:	b.ne	40d040 <ferror@plt+0xabc0>  // b.any
  40cfb8:	add	x22, sp, #0x30
  40cfbc:	mov	x19, x0
  40cfc0:	mov	w20, w1
  40cfc4:	mov	x21, x2
  40cfc8:	mov	x0, x22
  40cfcc:	mov	x2, #0x420                 	// #1056
  40cfd0:	mov	w1, #0x0                   	// #0
  40cfd4:	bl	4020a0 <memset@plt>
  40cfd8:	mov	x0, #0x20                  	// #32
  40cfdc:	strb	w20, [sp, #64]
  40cfe0:	movk	x0, #0x12, lsl #32
  40cfe4:	movk	x0, #0x301, lsl #48
  40cfe8:	str	x0, [sp, #48]
  40cfec:	ldr	w0, [x19, #28]
  40cff0:	add	w0, w0, #0x1
  40cff4:	stp	w0, w0, [x19, #28]
  40cff8:	str	w0, [sp, #56]
  40cffc:	cbz	x21, 40d038 <ferror@plt+0xabb8>
  40d000:	mov	x0, x22
  40d004:	mov	w1, #0x420                 	// #1056
  40d008:	blr	x21
  40d00c:	cbnz	w0, 40d024 <ferror@plt+0xaba4>
  40d010:	ldr	w0, [x19]
  40d014:	mov	x1, x22
  40d018:	ldr	w2, [sp, #48]
  40d01c:	mov	w3, #0x0                   	// #0
  40d020:	bl	402270 <send@plt>
  40d024:	ldp	x29, x30, [sp]
  40d028:	ldp	x19, x20, [sp, #16]
  40d02c:	ldp	x21, x22, [sp, #32]
  40d030:	add	sp, sp, #0x450
  40d034:	ret
  40d038:	mov	w0, #0xffffffea            	// #-22
  40d03c:	b	40d024 <ferror@plt+0xaba4>
  40d040:	bl	40c360 <ferror@plt+0x9ee0>
  40d044:	b	40d024 <ferror@plt+0xaba4>
  40d048:	stp	x29, x30, [sp, #-208]!
  40d04c:	mov	x2, #0x98                  	// #152
  40d050:	mov	x29, sp
  40d054:	stp	x19, x20, [sp, #16]
  40d058:	mov	x19, x0
  40d05c:	mov	x20, x1
  40d060:	add	x0, sp, #0x38
  40d064:	mov	w1, #0x0                   	// #0
  40d068:	str	x21, [sp, #32]
  40d06c:	bl	4020a0 <memset@plt>
  40d070:	mov	x0, #0x20                  	// #32
  40d074:	add	x21, sp, #0x30
  40d078:	movk	x0, #0x1e, lsl #32
  40d07c:	mov	w1, #0xa0                  	// #160
  40d080:	movk	x0, #0x301, lsl #48
  40d084:	str	x0, [sp, #48]
  40d088:	ldr	w0, [x19, #28]
  40d08c:	add	w0, w0, #0x1
  40d090:	stp	w0, w0, [x19, #28]
  40d094:	str	w0, [sp, #56]
  40d098:	mov	w0, #0x7                   	// #7
  40d09c:	strb	w0, [sp, #64]
  40d0a0:	mov	x0, x21
  40d0a4:	blr	x20
  40d0a8:	cbnz	w0, 40d0c0 <ferror@plt+0xac40>
  40d0ac:	ldr	w0, [x19]
  40d0b0:	mov	x1, x21
  40d0b4:	mov	w3, #0x0                   	// #0
  40d0b8:	mov	x2, #0xa0                  	// #160
  40d0bc:	bl	402270 <send@plt>
  40d0c0:	ldp	x19, x20, [sp, #16]
  40d0c4:	ldr	x21, [sp, #32]
  40d0c8:	ldp	x29, x30, [sp], #208
  40d0cc:	ret
  40d0d0:	stp	x29, x30, [sp, #-48]!
  40d0d4:	mov	x3, #0x1c                  	// #28
  40d0d8:	movk	x3, #0x5e, lsl #32
  40d0dc:	mov	x29, sp
  40d0e0:	movk	x3, #0x301, lsl #48
  40d0e4:	str	x3, [sp, #16]
  40d0e8:	ldr	w3, [x0, #28]
  40d0ec:	stp	xzr, xzr, [sp, #24]
  40d0f0:	add	w3, w3, #0x1
  40d0f4:	stp	w3, w3, [x0, #28]
  40d0f8:	ldr	w0, [x0]
  40d0fc:	str	w3, [sp, #24]
  40d100:	mov	w3, #0x0                   	// #0
  40d104:	strb	w1, [sp, #32]
  40d108:	add	x1, sp, #0x10
  40d10c:	str	w2, [sp, #40]
  40d110:	mov	x2, #0x1c                  	// #28
  40d114:	bl	402270 <send@plt>
  40d118:	ldp	x29, x30, [sp], #48
  40d11c:	ret
  40d120:	stp	x29, x30, [sp, #-16]!
  40d124:	sxtw	x2, w2
  40d128:	mov	w3, #0x0                   	// #0
  40d12c:	mov	x29, sp
  40d130:	ldr	w0, [x0]
  40d134:	bl	402270 <send@plt>
  40d138:	ldp	x29, x30, [sp], #16
  40d13c:	ret
  40d140:	sub	sp, sp, #0x420
  40d144:	sxtw	x2, w2
  40d148:	mov	w3, #0x0                   	// #0
  40d14c:	stp	x29, x30, [sp]
  40d150:	mov	x29, sp
  40d154:	stp	x19, x20, [sp, #16]
  40d158:	mov	x20, x0
  40d15c:	ldr	w0, [x0]
  40d160:	bl	402270 <send@plt>
  40d164:	tbnz	w0, #31, 40d198 <ferror@plt+0xad18>
  40d168:	ldr	w0, [x20]
  40d16c:	add	x19, sp, #0x20
  40d170:	mov	x1, x19
  40d174:	mov	w3, #0x42                  	// #66
  40d178:	mov	x2, #0x400                 	// #1024
  40d17c:	bl	402160 <recv@plt>
  40d180:	mov	w1, w0
  40d184:	tbz	w0, #31, 40d200 <ferror@plt+0xad80>
  40d188:	bl	402400 <__errno_location@plt>
  40d18c:	ldr	w0, [x0]
  40d190:	cmp	w0, #0xb
  40d194:	csetm	w0, ne  // ne = any
  40d198:	ldp	x29, x30, [sp]
  40d19c:	ldp	x19, x20, [sp, #16]
  40d1a0:	add	sp, sp, #0x420
  40d1a4:	ret
  40d1a8:	ldrh	w2, [x19, #4]
  40d1ac:	cmp	w2, #0x2
  40d1b0:	b.ne	40d1f0 <ferror@plt+0xad70>  // b.any
  40d1b4:	cmp	w0, #0x23
  40d1b8:	b.hi	40d1dc <ferror@plt+0xad5c>  // b.pmore
  40d1bc:	adrp	x0, 423000 <ferror@plt+0x20b80>
  40d1c0:	ldr	x0, [x0, #3992]
  40d1c4:	ldr	x1, [x0]
  40d1c8:	adrp	x0, 40f000 <ferror@plt+0xcb80>
  40d1cc:	add	x0, x0, #0xfa1
  40d1d0:	bl	401eb0 <fputs@plt>
  40d1d4:	mov	w0, #0xffffffff            	// #-1
  40d1d8:	b	40d198 <ferror@plt+0xad18>
  40d1dc:	bl	402400 <__errno_location@plt>
  40d1e0:	ldr	w1, [x19, #16]
  40d1e4:	neg	w1, w1
  40d1e8:	str	w1, [x0]
  40d1ec:	b	40d1d4 <ferror@plt+0xad54>
  40d1f0:	add	w0, w0, #0x3
  40d1f4:	and	w0, w0, #0xfffffffc
  40d1f8:	sub	w1, w1, w0
  40d1fc:	add	x19, x19, w0, uxtw
  40d200:	cmp	w1, #0xf
  40d204:	b.le	40d21c <ferror@plt+0xad9c>
  40d208:	ldr	w0, [x19]
  40d20c:	cmp	w0, #0xf
  40d210:	b.ls	40d21c <ferror@plt+0xad9c>  // b.plast
  40d214:	cmp	w0, w1
  40d218:	b.ls	40d1a8 <ferror@plt+0xad28>  // b.plast
  40d21c:	mov	w0, #0x0                   	// #0
  40d220:	b	40d198 <ferror@plt+0xad18>
  40d224:	stp	x29, x30, [sp, #-144]!
  40d228:	add	w4, w3, #0x10
  40d22c:	sxtw	x3, w3
  40d230:	mov	x29, sp
  40d234:	strh	w1, [sp, #44]
  40d238:	mov	w1, #0x301                 	// #769
  40d23c:	strh	w1, [sp, #46]
  40d240:	ldr	w1, [x0, #28]
  40d244:	str	xzr, [sp, #24]
  40d248:	add	w1, w1, #0x1
  40d24c:	stp	w1, w1, [x0, #28]
  40d250:	stp	w1, wzr, [sp, #48]
  40d254:	mov	w1, #0x10                  	// #16
  40d258:	strh	w1, [sp, #24]
  40d25c:	add	x1, sp, #0x28
  40d260:	str	x1, [sp, #56]
  40d264:	mov	x1, #0x10                  	// #16
  40d268:	ldr	w0, [x0]
  40d26c:	str	x1, [sp, #64]
  40d270:	add	x1, sp, #0x18
  40d274:	str	x1, [sp, #88]
  40d278:	mov	w1, #0xc                   	// #12
  40d27c:	stp	xzr, xzr, [sp, #96]
  40d280:	str	w1, [sp, #96]
  40d284:	add	x1, sp, #0x38
  40d288:	str	x1, [sp, #104]
  40d28c:	mov	x1, #0x2                   	// #2
  40d290:	stp	xzr, xzr, [sp, #112]
  40d294:	str	wzr, [sp, #32]
  40d298:	str	w4, [sp, #40]
  40d29c:	stp	x2, x3, [sp, #72]
  40d2a0:	mov	w2, #0x0                   	// #0
  40d2a4:	str	x1, [sp, #112]
  40d2a8:	add	x1, sp, #0x58
  40d2ac:	stp	xzr, xzr, [sp, #128]
  40d2b0:	bl	4020c0 <sendmsg@plt>
  40d2b4:	ldp	x29, x30, [sp], #144
  40d2b8:	ret
  40d2bc:	stp	x29, x30, [sp, #-112]!
  40d2c0:	mov	w2, #0x10                  	// #16
  40d2c4:	mov	x29, sp
  40d2c8:	str	xzr, [sp, #24]
  40d2cc:	strh	w2, [sp, #24]
  40d2d0:	ldr	w2, [x1]
  40d2d4:	str	x2, [sp, #48]
  40d2d8:	add	x2, sp, #0x18
  40d2dc:	str	x2, [sp, #56]
  40d2e0:	mov	w2, #0xc                   	// #12
  40d2e4:	stp	xzr, xzr, [sp, #64]
  40d2e8:	str	w2, [sp, #64]
  40d2ec:	add	x2, sp, #0x28
  40d2f0:	str	x2, [sp, #72]
  40d2f4:	mov	x2, #0x1                   	// #1
  40d2f8:	stp	xzr, xzr, [sp, #80]
  40d2fc:	str	x2, [sp, #80]
  40d300:	mov	w2, #0x301                 	// #769
  40d304:	strh	w2, [x1, #6]
  40d308:	ldr	w2, [x0, #28]
  40d30c:	str	wzr, [x1, #12]
  40d310:	add	w2, w2, #0x1
  40d314:	stp	w2, w2, [x0, #28]
  40d318:	ldr	w0, [x0]
  40d31c:	str	w2, [x1, #8]
  40d320:	mov	w2, #0x0                   	// #0
  40d324:	str	wzr, [sp, #32]
  40d328:	str	x1, [sp, #40]
  40d32c:	add	x1, sp, #0x38
  40d330:	stp	xzr, xzr, [sp, #96]
  40d334:	bl	4020c0 <sendmsg@plt>
  40d338:	ldp	x29, x30, [sp], #112
  40d33c:	ret
  40d340:	stp	x29, x30, [sp, #-256]!
  40d344:	mov	x29, sp
  40d348:	stp	x21, x22, [sp, #32]
  40d34c:	mov	x21, x0
  40d350:	add	x0, sp, #0x78
  40d354:	stp	x25, x26, [sp, #64]
  40d358:	add	x26, sp, #0x70
  40d35c:	stp	x27, x28, [sp, #80]
  40d360:	add	x27, sp, #0xc8
  40d364:	str	x0, [sp, #200]
  40d368:	mov	w0, #0xc                   	// #12
  40d36c:	stp	xzr, xzr, [sp, #208]
  40d370:	stp	xzr, xzr, [sp, #224]
  40d374:	stp	x19, x20, [sp, #16]
  40d378:	mov	w20, #0x0                   	// #0
  40d37c:	stp	x23, x24, [sp, #48]
  40d380:	mov	x24, #0x1                   	// #1
  40d384:	stp	x1, x2, [sp, #152]
  40d388:	strh	w3, [sp, #168]
  40d38c:	stp	xzr, xzr, [sp, #176]
  40d390:	strh	wzr, [sp, #192]
  40d394:	str	w0, [sp, #208]
  40d398:	add	x0, sp, #0x88
  40d39c:	str	x0, [sp, #216]
  40d3a0:	str	x24, [sp, #224]
  40d3a4:	stp	xzr, xzr, [sp, #240]
  40d3a8:	ldr	w0, [x21]
  40d3ac:	mov	x2, x26
  40d3b0:	mov	x1, x27
  40d3b4:	bl	40c45c <ferror@plt+0x9fdc>
  40d3b8:	mov	w23, w0
  40d3bc:	tbnz	w0, #31, 40d658 <ferror@plt+0xb1d8>
  40d3c0:	ldr	x3, [x21, #40]
  40d3c4:	cbz	x3, 40d3dc <ferror@plt+0xaf5c>
  40d3c8:	add	w2, w0, #0x3
  40d3cc:	mov	x1, #0x1                   	// #1
  40d3d0:	ldr	x0, [sp, #112]
  40d3d4:	and	x2, x2, #0xfffffffc
  40d3d8:	bl	4022b0 <fwrite@plt>
  40d3dc:	add	x28, sp, #0x98
  40d3e0:	mov	w22, #0x0                   	// #0
  40d3e4:	mov	w25, #0x0                   	// #0
  40d3e8:	ldr	x2, [x28]
  40d3ec:	ldr	x19, [sp, #112]
  40d3f0:	cbnz	x2, 40d604 <ferror@plt+0xb184>
  40d3f4:	mov	x0, x19
  40d3f8:	bl	402240 <free@plt>
  40d3fc:	cbz	w25, 40d60c <ferror@plt+0xb18c>
  40d400:	cbz	w20, 40d468 <ferror@plt+0xafe8>
  40d404:	adrp	x0, 423000 <ferror@plt+0x20b80>
  40d408:	mov	w20, #0x0                   	// #0
  40d40c:	ldr	x0, [x0, #3992]
  40d410:	ldr	x1, [x0]
  40d414:	adrp	x0, 410000 <ferror@plt+0xdb80>
  40d418:	add	x0, x0, #0xde
  40d41c:	bl	401eb0 <fputs@plt>
  40d420:	b	40d468 <ferror@plt+0xafe8>
  40d424:	tbz	w25, #31, 40d4a0 <ferror@plt+0xb020>
  40d428:	mov	w1, w25
  40d42c:	mov	x0, x19
  40d430:	bl	40c86c <ferror@plt+0xa3ec>
  40d434:	cbnz	w0, 40d45c <ferror@plt+0xafdc>
  40d438:	bl	402400 <__errno_location@plt>
  40d43c:	neg	w1, w25
  40d440:	str	w1, [x0]
  40d444:	cmn	w25, #0x5a
  40d448:	b.eq	40d488 <ferror@plt+0xb008>  // b.none
  40d44c:	cmn	w25, #0x5f
  40d450:	b.eq	40d45c <ferror@plt+0xafdc>  // b.none
  40d454:	cmn	w25, #0x2
  40d458:	b.ne	40d510 <ferror@plt+0xb090>  // b.any
  40d45c:	ldr	x0, [sp, #112]
  40d460:	mov	w20, #0xffffffff            	// #-1
  40d464:	bl	402240 <free@plt>
  40d468:	mov	w0, w20
  40d46c:	ldp	x19, x20, [sp, #16]
  40d470:	ldp	x21, x22, [sp, #32]
  40d474:	ldp	x23, x24, [sp, #48]
  40d478:	ldp	x25, x26, [sp, #64]
  40d47c:	ldp	x27, x28, [sp, #80]
  40d480:	ldp	x29, x30, [sp], #256
  40d484:	ret
  40d488:	adrp	x0, 423000 <ferror@plt+0x20b80>
  40d48c:	ldr	x0, [x0, #3992]
  40d490:	ldr	x1, [x0]
  40d494:	adrp	x0, 410000 <ferror@plt+0xdb80>
  40d498:	add	x0, x0, #0xa7
  40d49c:	b	40d5fc <ferror@plt+0xb17c>
  40d4a0:	mov	w25, #0x1                   	// #1
  40d4a4:	mov	x0, x19
  40d4a8:	mov	x1, #0x0                   	// #0
  40d4ac:	bl	40c514 <ferror@plt+0xa094>
  40d4b0:	add	x28, x28, #0x18
  40d4b4:	b	40d3e8 <ferror@plt+0xaf68>
  40d4b8:	cmp	w0, #0x2
  40d4bc:	b.ne	40d520 <ferror@plt+0xb0a0>  // b.any
  40d4c0:	cmp	w1, #0x23
  40d4c4:	b.hi	40d4e0 <ferror@plt+0xb060>  // b.pmore
  40d4c8:	adrp	x0, 423000 <ferror@plt+0x20b80>
  40d4cc:	ldr	x0, [x0, #3992]
  40d4d0:	ldr	x1, [x0]
  40d4d4:	adrp	x0, 40f000 <ferror@plt+0xcb80>
  40d4d8:	add	x0, x0, #0xfa1
  40d4dc:	b	40d5fc <ferror@plt+0xb17c>
  40d4e0:	bl	402400 <__errno_location@plt>
  40d4e4:	ldr	w19, [x19, #16]
  40d4e8:	neg	w1, w19
  40d4ec:	str	w1, [x0]
  40d4f0:	ldr	w0, [x21, #36]
  40d4f4:	cmp	w0, #0x4
  40d4f8:	b.ne	40d508 <ferror@plt+0xb088>  // b.any
  40d4fc:	cmn	w19, #0x5f
  40d500:	ccmn	w19, #0x2, #0x4, ne  // ne = any
  40d504:	b.eq	40d45c <ferror@plt+0xafdc>  // b.none
  40d508:	ldr	w0, [x21, #48]
  40d50c:	tbnz	w0, #1, 40d45c <ferror@plt+0xafdc>
  40d510:	adrp	x0, 410000 <ferror@plt+0xdb80>
  40d514:	add	x0, x0, #0xcc
  40d518:	bl	401ee0 <perror@plt>
  40d51c:	b	40d45c <ferror@plt+0xafdc>
  40d520:	ldr	x0, [x21, #40]
  40d524:	cbnz	x0, 40d55c <ferror@plt+0xb0dc>
  40d528:	ldr	x1, [x28, #8]
  40d52c:	mov	x0, x19
  40d530:	str	x2, [sp, #104]
  40d534:	blr	x2
  40d538:	mov	w1, w0
  40d53c:	ldr	x2, [sp, #104]
  40d540:	tbz	w0, #31, 40d55c <ferror@plt+0xb0dc>
  40d544:	ldr	x0, [sp, #112]
  40d548:	str	w1, [sp, #104]
  40d54c:	bl	402240 <free@plt>
  40d550:	ldr	w1, [sp, #104]
  40d554:	mov	w20, w1
  40d558:	b	40d468 <ferror@plt+0xafe8>
  40d55c:	ldr	w0, [x19]
  40d560:	add	w0, w0, #0x3
  40d564:	and	w0, w0, #0xfffffffc
  40d568:	sub	w22, w22, w0
  40d56c:	add	x19, x19, w0, uxtw
  40d570:	cmp	w22, #0xf
  40d574:	b.le	40d4b0 <ferror@plt+0xb030>
  40d578:	ldr	w1, [x19]
  40d57c:	cmp	w1, #0xf
  40d580:	b.ls	40d4b0 <ferror@plt+0xb030>  // b.plast
  40d584:	cmp	w22, w1
  40d588:	b.cc	40d4b0 <ferror@plt+0xb030>  // b.lo, b.ul, b.last
  40d58c:	ldrh	w3, [x19, #6]
  40d590:	ldrh	w0, [x28, #16]
  40d594:	bic	w0, w3, w0
  40d598:	ldr	w3, [sp, #124]
  40d59c:	and	w0, w0, #0xffff
  40d5a0:	strh	w0, [x19, #6]
  40d5a4:	cbnz	w3, 40d55c <ferror@plt+0xb0dc>
  40d5a8:	ldr	w4, [x19, #12]
  40d5ac:	ldr	w3, [x21, #8]
  40d5b0:	cmp	w4, w3
  40d5b4:	b.ne	40d55c <ferror@plt+0xb0dc>  // b.any
  40d5b8:	ldr	w4, [x19, #8]
  40d5bc:	ldr	w3, [x21, #32]
  40d5c0:	cmp	w4, w3
  40d5c4:	b.ne	40d55c <ferror@plt+0xb0dc>  // b.any
  40d5c8:	tst	x0, #0x10
  40d5cc:	ldrh	w0, [x19, #4]
  40d5d0:	csel	w20, w20, w24, eq  // eq = none
  40d5d4:	cmp	w0, #0x3
  40d5d8:	b.ne	40d4b8 <ferror@plt+0xb038>  // b.any
  40d5dc:	ldr	w25, [x19, #16]
  40d5e0:	cmp	w1, #0x13
  40d5e4:	b.hi	40d424 <ferror@plt+0xafa4>  // b.pmore
  40d5e8:	adrp	x0, 423000 <ferror@plt+0x20b80>
  40d5ec:	ldr	x0, [x0, #3992]
  40d5f0:	ldr	x1, [x0]
  40d5f4:	adrp	x0, 410000 <ferror@plt+0xdb80>
  40d5f8:	add	x0, x0, #0x97
  40d5fc:	bl	401eb0 <fputs@plt>
  40d600:	b	40d45c <ferror@plt+0xafdc>
  40d604:	mov	w22, w23
  40d608:	b	40d570 <ferror@plt+0xb0f0>
  40d60c:	ldr	w0, [sp, #248]
  40d610:	tbz	w0, #5, 40d630 <ferror@plt+0xb1b0>
  40d614:	adrp	x0, 423000 <ferror@plt+0x20b80>
  40d618:	ldr	x0, [x0, #3992]
  40d61c:	ldr	x1, [x0]
  40d620:	adrp	x0, 40f000 <ferror@plt+0xcb80>
  40d624:	add	x0, x0, #0xfde
  40d628:	bl	401eb0 <fputs@plt>
  40d62c:	b	40d3a8 <ferror@plt+0xaf28>
  40d630:	cbz	w22, 40d3a8 <ferror@plt+0xaf28>
  40d634:	adrp	x0, 423000 <ferror@plt+0x20b80>
  40d638:	mov	w2, w22
  40d63c:	adrp	x1, 40f000 <ferror@plt+0xcb80>
  40d640:	add	x1, x1, #0xff1
  40d644:	ldr	x0, [x0, #3992]
  40d648:	ldr	x0, [x0]
  40d64c:	bl	402450 <fprintf@plt>
  40d650:	mov	w0, #0x1                   	// #1
  40d654:	bl	401ec0 <exit@plt>
  40d658:	mov	w20, w0
  40d65c:	b	40d468 <ferror@plt+0xafe8>
  40d660:	stp	x29, x30, [sp, #-32]!
  40d664:	mov	x3, x2
  40d668:	mov	w4, #0x1                   	// #1
  40d66c:	mov	x29, sp
  40d670:	str	x1, [sp, #16]
  40d674:	mov	x2, #0x1                   	// #1
  40d678:	ldr	w1, [x1]
  40d67c:	str	x1, [sp, #24]
  40d680:	add	x1, sp, #0x10
  40d684:	bl	40c51c <ferror@plt+0xa09c>
  40d688:	ldp	x29, x30, [sp], #32
  40d68c:	ret
  40d690:	mov	w4, #0x1                   	// #1
  40d694:	b	40c51c <ferror@plt+0xa09c>
  40d698:	stp	x29, x30, [sp, #-32]!
  40d69c:	mov	x3, x2
  40d6a0:	mov	w4, #0x0                   	// #0
  40d6a4:	mov	x29, sp
  40d6a8:	str	x1, [sp, #16]
  40d6ac:	mov	x2, #0x1                   	// #1
  40d6b0:	ldr	w1, [x1]
  40d6b4:	str	x1, [sp, #24]
  40d6b8:	add	x1, sp, #0x10
  40d6bc:	bl	40c51c <ferror@plt+0xa09c>
  40d6c0:	ldp	x29, x30, [sp], #32
  40d6c4:	ret
  40d6c8:	stp	x29, x30, [sp, #-48]!
  40d6cc:	mov	w4, #0x4                   	// #4
  40d6d0:	mov	w2, #0x8                   	// #8
  40d6d4:	mov	x29, sp
  40d6d8:	str	x19, [sp, #16]
  40d6dc:	mov	x19, x0
  40d6e0:	mov	w0, #0x1                   	// #1
  40d6e4:	str	w0, [sp, #44]
  40d6e8:	add	x3, sp, #0x2c
  40d6ec:	mov	w1, #0x10e                 	// #270
  40d6f0:	ldr	w0, [x19]
  40d6f4:	bl	402050 <setsockopt@plt>
  40d6f8:	tbz	w0, #31, 40d718 <ferror@plt+0xb298>
  40d6fc:	adrp	x0, 410000 <ferror@plt+0xdb80>
  40d700:	add	x0, x0, #0x10d
  40d704:	bl	401ee0 <perror@plt>
  40d708:	mov	w0, #0xffffffff            	// #-1
  40d70c:	ldr	x19, [sp, #16]
  40d710:	ldp	x29, x30, [sp], #48
  40d714:	ret
  40d718:	ldr	w0, [x19, #48]
  40d71c:	orr	w0, w0, #0x1
  40d720:	str	w0, [x19, #48]
  40d724:	mov	w0, #0x0                   	// #0
  40d728:	b	40d70c <ferror@plt+0xb28c>
  40d72c:	mov	x12, #0x60c0                	// #24768
  40d730:	sub	sp, sp, x12
  40d734:	stp	x29, x30, [sp]
  40d738:	mov	x29, sp
  40d73c:	stp	x19, x20, [sp, #16]
  40d740:	mov	x20, x0
  40d744:	mov	w0, #0x10                  	// #16
  40d748:	str	xzr, [sp, #104]
  40d74c:	strh	w0, [sp, #104]
  40d750:	add	x0, sp, #0x68
  40d754:	str	x0, [sp, #136]
  40d758:	mov	w0, #0xc                   	// #12
  40d75c:	stp	xzr, xzr, [sp, #144]
  40d760:	str	w0, [sp, #144]
  40d764:	add	x0, sp, #0x78
  40d768:	str	x0, [sp, #152]
  40d76c:	mov	x0, #0x1                   	// #1
  40d770:	stp	xzr, xzr, [sp, #160]
  40d774:	str	x0, [sp, #160]
  40d778:	ldr	w0, [x20, #48]
  40d77c:	stp	x21, x22, [sp, #32]
  40d780:	mov	x21, x1
  40d784:	mov	x22, x2
  40d788:	stp	x23, x24, [sp, #48]
  40d78c:	stp	x25, x26, [sp, #64]
  40d790:	stp	x27, x28, [sp, #80]
  40d794:	str	wzr, [sp, #112]
  40d798:	stp	xzr, xzr, [sp, #176]
  40d79c:	tbz	w0, #0, 40d7b0 <ferror@plt+0xb330>
  40d7a0:	add	x0, sp, #0xc0
  40d7a4:	str	x0, [sp, #168]
  40d7a8:	mov	x0, #0x2000                	// #8192
  40d7ac:	str	x0, [sp, #176]
  40d7b0:	mov	x25, #0x10e                 	// #270
  40d7b4:	add	x24, sp, #0x88
  40d7b8:	add	x26, sp, #0x60
  40d7bc:	mov	x0, #0x20c0                	// #8384
  40d7c0:	movk	x25, #0x8, lsl #32
  40d7c4:	add	x23, sp, x0
  40d7c8:	str	x23, [sp, #120]
  40d7cc:	mov	x0, #0x4000                	// #16384
  40d7d0:	str	x0, [sp, #128]
  40d7d4:	ldr	w0, [x20]
  40d7d8:	mov	x1, x24
  40d7dc:	mov	w2, #0x0                   	// #0
  40d7e0:	bl	401e80 <recvmsg@plt>
  40d7e4:	mov	w27, w0
  40d7e8:	cmp	w0, #0x0
  40d7ec:	b.ge	40d864 <ferror@plt+0xb3e4>  // b.tcont
  40d7f0:	bl	402400 <__errno_location@plt>
  40d7f4:	mov	x19, x0
  40d7f8:	ldr	w0, [x0]
  40d7fc:	cmp	w0, #0x4
  40d800:	ccmp	w0, #0xb, #0x4, ne  // ne = any
  40d804:	b.eq	40d7cc <ferror@plt+0xb34c>  // b.none
  40d808:	adrp	x1, 423000 <ferror@plt+0x20b80>
  40d80c:	ldr	x1, [x1, #3992]
  40d810:	ldr	x27, [x1]
  40d814:	bl	402130 <strerror@plt>
  40d818:	ldr	w3, [x19]
  40d81c:	mov	x2, x0
  40d820:	adrp	x1, 40f000 <ferror@plt+0xcb80>
  40d824:	mov	x0, x27
  40d828:	add	x1, x1, #0xefa
  40d82c:	bl	402450 <fprintf@plt>
  40d830:	ldr	w0, [x19]
  40d834:	cmp	w0, #0x69
  40d838:	b.eq	40d7cc <ferror@plt+0xb34c>  // b.none
  40d83c:	mov	w0, #0xffffffff            	// #-1
  40d840:	mov	x12, #0x60c0                	// #24768
  40d844:	ldp	x29, x30, [sp]
  40d848:	ldp	x19, x20, [sp, #16]
  40d84c:	ldp	x21, x22, [sp, #32]
  40d850:	ldp	x23, x24, [sp, #48]
  40d854:	ldp	x25, x26, [sp, #64]
  40d858:	ldp	x27, x28, [sp, #80]
  40d85c:	add	sp, sp, x12
  40d860:	ret
  40d864:	b.ne	40d884 <ferror@plt+0xb404>  // b.any
  40d868:	adrp	x0, 423000 <ferror@plt+0x20b80>
  40d86c:	ldr	x0, [x0, #3992]
  40d870:	ldr	x1, [x0]
  40d874:	adrp	x0, 40f000 <ferror@plt+0xcb80>
  40d878:	add	x0, x0, #0xeea
  40d87c:	bl	401eb0 <fputs@plt>
  40d880:	b	40d83c <ferror@plt+0xb3bc>
  40d884:	ldr	w2, [sp, #144]
  40d888:	cmp	w2, #0xc
  40d88c:	b.eq	40d8a8 <ferror@plt+0xb428>  // b.none
  40d890:	adrp	x1, 410000 <ferror@plt+0xdb80>
  40d894:	add	x1, x1, #0x125
  40d898:	adrp	x0, 423000 <ferror@plt+0x20b80>
  40d89c:	ldr	x0, [x0, #3992]
  40d8a0:	ldr	x0, [x0]
  40d8a4:	b	40d96c <ferror@plt+0xb4ec>
  40d8a8:	ldr	w0, [x20, #48]
  40d8ac:	tbnz	w0, #0, 40d8e0 <ferror@plt+0xb460>
  40d8b0:	mov	x28, x23
  40d8b4:	cmp	w27, #0xf
  40d8b8:	b.hi	40d92c <ferror@plt+0xb4ac>  // b.pmore
  40d8bc:	ldr	w0, [sp, #184]
  40d8c0:	tbz	w0, #5, 40d9a0 <ferror@plt+0xb520>
  40d8c4:	adrp	x0, 423000 <ferror@plt+0x20b80>
  40d8c8:	ldr	x0, [x0, #3992]
  40d8cc:	ldr	x1, [x0]
  40d8d0:	adrp	x0, 40f000 <ferror@plt+0xcb80>
  40d8d4:	add	x0, x0, #0xfde
  40d8d8:	bl	401eb0 <fputs@plt>
  40d8dc:	b	40d7cc <ferror@plt+0xb34c>
  40d8e0:	mov	w0, #0xffffffff            	// #-1
  40d8e4:	str	w0, [sp, #96]
  40d8e8:	ldr	x0, [sp, #176]
  40d8ec:	cmp	x0, #0xf
  40d8f0:	b.ls	40d8b0 <ferror@plt+0xb430>  // b.plast
  40d8f4:	ldr	x1, [sp, #168]
  40d8f8:	cbz	x1, 40d8b0 <ferror@plt+0xb430>
  40d8fc:	ldr	x0, [x1, #8]
  40d900:	cmp	x0, x25
  40d904:	b.ne	40d91c <ferror@plt+0xb49c>  // b.any
  40d908:	ldr	x0, [x1]
  40d90c:	cmp	x0, #0x14
  40d910:	b.ne	40d91c <ferror@plt+0xb49c>  // b.any
  40d914:	ldr	w0, [x1, #16]
  40d918:	str	w0, [sp, #96]
  40d91c:	mov	x0, x24
  40d920:	bl	401ef0 <__cmsg_nxthdr@plt>
  40d924:	mov	x1, x0
  40d928:	b	40d8f8 <ferror@plt+0xb478>
  40d92c:	ldr	w19, [x28]
  40d930:	cmp	w19, #0x10
  40d934:	ccmp	w27, w19, #0x1, pl  // pl = nfrst
  40d938:	b.ge	40d978 <ferror@plt+0xb4f8>  // b.tcont
  40d93c:	adrp	x0, 423000 <ferror@plt+0x20b80>
  40d940:	ldr	w1, [sp, #184]
  40d944:	ldr	x0, [x0, #3992]
  40d948:	ldr	x0, [x0]
  40d94c:	tbz	w1, #5, 40d960 <ferror@plt+0xb4e0>
  40d950:	mov	x1, x0
  40d954:	adrp	x0, 40f000 <ferror@plt+0xcb80>
  40d958:	add	x0, x0, #0xf70
  40d95c:	b	40d87c <ferror@plt+0xb3fc>
  40d960:	adrp	x1, 40f000 <ferror@plt+0xcb80>
  40d964:	mov	w2, w19
  40d968:	add	x1, x1, #0xf83
  40d96c:	bl	402450 <fprintf@plt>
  40d970:	mov	w0, #0x1                   	// #1
  40d974:	bl	401ec0 <exit@plt>
  40d978:	mov	x2, x22
  40d97c:	mov	x1, x28
  40d980:	mov	x0, x26
  40d984:	blr	x21
  40d988:	tbnz	w0, #31, 40d840 <ferror@plt+0xb3c0>
  40d98c:	add	w19, w19, #0x3
  40d990:	and	w19, w19, #0xfffffffc
  40d994:	sub	w27, w27, w19
  40d998:	add	x28, x28, w19, uxtw
  40d99c:	b	40d8b4 <ferror@plt+0xb434>
  40d9a0:	cbz	w27, 40d7cc <ferror@plt+0xb34c>
  40d9a4:	adrp	x1, 40f000 <ferror@plt+0xcb80>
  40d9a8:	mov	w2, w27
  40d9ac:	add	x1, x1, #0xff1
  40d9b0:	b	40d898 <ferror@plt+0xb418>
  40d9b4:	mov	x12, #0x4050                	// #16464
  40d9b8:	sub	sp, sp, x12
  40d9bc:	stp	x29, x30, [sp]
  40d9c0:	mov	x29, sp
  40d9c4:	stp	x21, x22, [sp, #32]
  40d9c8:	add	x22, sp, #0x50
  40d9cc:	mov	x21, x1
  40d9d0:	stp	x19, x20, [sp, #16]
  40d9d4:	mov	x19, x0
  40d9d8:	stp	x23, x24, [sp, #48]
  40d9dc:	mov	x23, x2
  40d9e0:	mov	w24, #0x3ff0                	// #16368
  40d9e4:	str	x25, [sp, #64]
  40d9e8:	add	x25, x22, #0x10
  40d9ec:	mov	x3, x19
  40d9f0:	mov	x0, x22
  40d9f4:	mov	x2, #0x10                  	// #16
  40d9f8:	mov	x1, #0x1                   	// #1
  40d9fc:	bl	402200 <fread@plt>
  40da00:	cbnz	x0, 40da50 <ferror@plt+0xb5d0>
  40da04:	mov	x0, x19
  40da08:	bl	402190 <feof@plt>
  40da0c:	cbnz	w0, 40daf4 <ferror@plt+0xb674>
  40da10:	mov	x0, x19
  40da14:	bl	402480 <ferror@plt>
  40da18:	cbz	w0, 40da28 <ferror@plt+0xb5a8>
  40da1c:	adrp	x0, 410000 <ferror@plt+0xdb80>
  40da20:	add	x0, x0, #0x142
  40da24:	bl	401ee0 <perror@plt>
  40da28:	mov	x0, x19
  40da2c:	bl	402190 <feof@plt>
  40da30:	cbz	w0, 40da94 <ferror@plt+0xb614>
  40da34:	adrp	x0, 423000 <ferror@plt+0x20b80>
  40da38:	ldr	x0, [x0, #3992]
  40da3c:	ldr	x1, [x0]
  40da40:	adrp	x0, 410000 <ferror@plt+0xdb80>
  40da44:	add	x0, x0, #0x158
  40da48:	bl	401eb0 <fputs@plt>
  40da4c:	b	40da94 <ferror@plt+0xb614>
  40da50:	cmp	x0, #0x10
  40da54:	b.ne	40da10 <ferror@plt+0xb590>  // b.any
  40da58:	ldr	w20, [sp, #80]
  40da5c:	sub	w0, w20, #0x10
  40da60:	cmp	w0, w24
  40da64:	b.ls	40dab8 <ferror@plt+0xb638>  // b.plast
  40da68:	adrp	x0, 423000 <ferror@plt+0x20b80>
  40da6c:	ldr	x0, [x0, #3992]
  40da70:	ldr	x21, [x0]
  40da74:	mov	x0, x19
  40da78:	bl	401f50 <ftell@plt>
  40da7c:	mov	x3, x0
  40da80:	adrp	x1, 410000 <ferror@plt+0xdb80>
  40da84:	mov	w2, w20
  40da88:	add	x1, x1, #0x17b
  40da8c:	mov	x0, x21
  40da90:	bl	402450 <fprintf@plt>
  40da94:	mov	w0, #0xffffffff            	// #-1
  40da98:	mov	x12, #0x4050                	// #16464
  40da9c:	ldp	x29, x30, [sp]
  40daa0:	ldp	x19, x20, [sp, #16]
  40daa4:	ldp	x21, x22, [sp, #32]
  40daa8:	ldp	x23, x24, [sp, #48]
  40daac:	ldr	x25, [sp, #64]
  40dab0:	add	sp, sp, x12
  40dab4:	ret
  40dab8:	sub	w20, w20, #0xd
  40dabc:	mov	x3, x19
  40dac0:	and	x20, x20, #0xfffffffc
  40dac4:	mov	x0, x25
  40dac8:	mov	x2, x20
  40dacc:	mov	x1, #0x1                   	// #1
  40dad0:	bl	402200 <fread@plt>
  40dad4:	cmp	x20, x0
  40dad8:	b.ne	40da10 <ferror@plt+0xb590>  // b.any
  40dadc:	mov	x2, x23
  40dae0:	mov	x1, x22
  40dae4:	mov	x0, #0x0                   	// #0
  40dae8:	blr	x21
  40daec:	tbz	w0, #31, 40d9ec <ferror@plt+0xb56c>
  40daf0:	b	40da98 <ferror@plt+0xb618>
  40daf4:	mov	w0, #0x0                   	// #0
  40daf8:	b	40da98 <ferror@plt+0xb618>
  40dafc:	stp	x29, x30, [sp, #-32]!
  40db00:	mov	x29, sp
  40db04:	ldr	w5, [x0]
  40db08:	stp	x19, x20, [sp, #16]
  40db0c:	mov	x19, x0
  40db10:	add	w5, w5, #0x3
  40db14:	add	w0, w4, #0x7
  40db18:	and	w5, w5, #0xfffffffc
  40db1c:	and	w20, w0, #0xfffffffc
  40db20:	add	w0, w5, w20
  40db24:	cmp	w0, w1
  40db28:	b.ls	40db58 <ferror@plt+0xb6d8>  // b.plast
  40db2c:	adrp	x0, 423000 <ferror@plt+0x20b80>
  40db30:	mov	w2, w1
  40db34:	adrp	x1, 410000 <ferror@plt+0xdb80>
  40db38:	add	x1, x1, #0x19e
  40db3c:	ldr	x0, [x0, #3992]
  40db40:	ldr	x0, [x0]
  40db44:	bl	402450 <fprintf@plt>
  40db48:	mov	w0, #0xffffffff            	// #-1
  40db4c:	ldp	x19, x20, [sp, #16]
  40db50:	ldp	x29, x30, [sp], #32
  40db54:	ret
  40db58:	add	x0, x19, w5, uxtw
  40db5c:	mov	x1, x3
  40db60:	add	w3, w4, #0x4
  40db64:	strh	w2, [x0, #2]
  40db68:	strh	w3, [x19, w5, uxtw]
  40db6c:	cbz	w4, 40db7c <ferror@plt+0xb6fc>
  40db70:	sxtw	x2, w4
  40db74:	add	x0, x0, #0x4
  40db78:	bl	401e60 <memcpy@plt>
  40db7c:	ldr	w0, [x19]
  40db80:	add	w0, w0, #0x3
  40db84:	and	w0, w0, #0xfffffffc
  40db88:	add	w0, w0, w20
  40db8c:	str	w0, [x19]
  40db90:	mov	w0, #0x0                   	// #0
  40db94:	b	40db4c <ferror@plt+0xb6cc>
  40db98:	mov	w4, #0x0                   	// #0
  40db9c:	mov	x3, #0x0                   	// #0
  40dba0:	b	40dafc <ferror@plt+0xb67c>
  40dba4:	stp	x29, x30, [sp, #-32]!
  40dba8:	mov	w4, #0x1                   	// #1
  40dbac:	mov	x29, sp
  40dbb0:	strb	w3, [sp, #31]
  40dbb4:	add	x3, sp, #0x1f
  40dbb8:	bl	40dafc <ferror@plt+0xb67c>
  40dbbc:	ldp	x29, x30, [sp], #32
  40dbc0:	ret
  40dbc4:	stp	x29, x30, [sp, #-32]!
  40dbc8:	mov	w4, #0x2                   	// #2
  40dbcc:	mov	x29, sp
  40dbd0:	strh	w3, [sp, #30]
  40dbd4:	add	x3, sp, #0x1e
  40dbd8:	bl	40dafc <ferror@plt+0xb67c>
  40dbdc:	ldp	x29, x30, [sp], #32
  40dbe0:	ret
  40dbe4:	stp	x29, x30, [sp, #-32]!
  40dbe8:	mov	w4, #0x4                   	// #4
  40dbec:	mov	x29, sp
  40dbf0:	str	w3, [sp, #28]
  40dbf4:	add	x3, sp, #0x1c
  40dbf8:	bl	40dafc <ferror@plt+0xb67c>
  40dbfc:	ldp	x29, x30, [sp], #32
  40dc00:	ret
  40dc04:	stp	x29, x30, [sp, #-32]!
  40dc08:	mov	w4, #0x8                   	// #8
  40dc0c:	mov	x29, sp
  40dc10:	str	x3, [sp, #24]
  40dc14:	add	x3, sp, #0x18
  40dc18:	bl	40dafc <ferror@plt+0xb67c>
  40dc1c:	ldp	x29, x30, [sp], #32
  40dc20:	ret
  40dc24:	stp	x29, x30, [sp, #-48]!
  40dc28:	mov	x29, sp
  40dc2c:	stp	x19, x20, [sp, #16]
  40dc30:	mov	x20, x0
  40dc34:	mov	x19, x3
  40dc38:	mov	x0, x3
  40dc3c:	stp	x21, x22, [sp, #32]
  40dc40:	mov	w21, w1
  40dc44:	mov	w22, w2
  40dc48:	bl	401ea0 <strlen@plt>
  40dc4c:	mov	x3, x19
  40dc50:	add	w4, w0, #0x1
  40dc54:	mov	w2, w22
  40dc58:	mov	w1, w21
  40dc5c:	mov	x0, x20
  40dc60:	ldp	x19, x20, [sp, #16]
  40dc64:	ldp	x21, x22, [sp, #32]
  40dc68:	ldp	x29, x30, [sp], #48
  40dc6c:	b	40dafc <ferror@plt+0xb67c>
  40dc70:	stp	x29, x30, [sp, #-48]!
  40dc74:	mov	w4, w1
  40dc78:	mov	x1, x2
  40dc7c:	mov	x29, sp
  40dc80:	stp	x19, x20, [sp, #16]
  40dc84:	mov	x19, x0
  40dc88:	ldr	w0, [x0]
  40dc8c:	add	w20, w3, #0x3
  40dc90:	stp	x21, x22, [sp, #32]
  40dc94:	add	w0, w0, #0x3
  40dc98:	and	w20, w20, #0xfffffffc
  40dc9c:	and	w0, w0, #0xfffffffc
  40dca0:	add	w2, w0, w20
  40dca4:	cmp	w2, w4
  40dca8:	b.ls	40dcdc <ferror@plt+0xb85c>  // b.plast
  40dcac:	adrp	x0, 423000 <ferror@plt+0x20b80>
  40dcb0:	mov	w2, w4
  40dcb4:	adrp	x1, 410000 <ferror@plt+0xdb80>
  40dcb8:	add	x1, x1, #0x1cd
  40dcbc:	ldr	x0, [x0, #3992]
  40dcc0:	ldr	x0, [x0]
  40dcc4:	bl	402450 <fprintf@plt>
  40dcc8:	mov	w0, #0xffffffff            	// #-1
  40dccc:	ldp	x19, x20, [sp, #16]
  40dcd0:	ldp	x21, x22, [sp, #32]
  40dcd4:	ldp	x29, x30, [sp], #48
  40dcd8:	ret
  40dcdc:	sxtw	x22, w3
  40dce0:	mov	w21, w3
  40dce4:	mov	x2, x22
  40dce8:	add	x0, x19, w0, uxtw
  40dcec:	bl	401e60 <memcpy@plt>
  40dcf0:	ldr	w0, [x19]
  40dcf4:	sub	w2, w20, w21
  40dcf8:	mov	w1, #0x0                   	// #0
  40dcfc:	add	w0, w0, #0x3
  40dd00:	and	x0, x0, #0xfffffffc
  40dd04:	add	x0, x0, x22
  40dd08:	add	x0, x19, x0
  40dd0c:	bl	4020a0 <memset@plt>
  40dd10:	ldr	w0, [x19]
  40dd14:	add	w0, w0, #0x3
  40dd18:	and	w0, w0, #0xfffffffc
  40dd1c:	add	w0, w0, w20
  40dd20:	str	w0, [x19]
  40dd24:	mov	w0, #0x0                   	// #0
  40dd28:	b	40dccc <ferror@plt+0xb84c>
  40dd2c:	stp	x29, x30, [sp, #-32]!
  40dd30:	mov	w4, #0x0                   	// #0
  40dd34:	mov	x3, #0x0                   	// #0
  40dd38:	mov	x29, sp
  40dd3c:	str	x19, [sp, #16]
  40dd40:	ldr	w19, [x0]
  40dd44:	add	w19, w19, #0x3
  40dd48:	and	x19, x19, #0xfffffffc
  40dd4c:	add	x19, x0, x19
  40dd50:	bl	40dafc <ferror@plt+0xb67c>
  40dd54:	mov	x0, x19
  40dd58:	ldr	x19, [sp, #16]
  40dd5c:	ldp	x29, x30, [sp], #32
  40dd60:	ret
  40dd64:	mov	x2, x0
  40dd68:	ldr	w0, [x0]
  40dd6c:	add	w3, w0, #0x3
  40dd70:	and	x3, x3, #0xfffffffc
  40dd74:	add	x2, x2, x3
  40dd78:	sub	x2, x2, x1
  40dd7c:	strh	w2, [x1]
  40dd80:	ret
  40dd84:	stp	x29, x30, [sp, #-48]!
  40dd88:	mov	x29, sp
  40dd8c:	stp	x19, x20, [sp, #16]
  40dd90:	mov	x20, x0
  40dd94:	ldr	w19, [x0]
  40dd98:	stp	x21, x22, [sp, #32]
  40dd9c:	mov	w21, w1
  40dda0:	add	w19, w19, #0x3
  40dda4:	and	x19, x19, #0xfffffffc
  40dda8:	mov	w22, w2
  40ddac:	add	x19, x0, x19
  40ddb0:	bl	40dafc <ferror@plt+0xb67c>
  40ddb4:	mov	w2, w22
  40ddb8:	mov	w1, w21
  40ddbc:	mov	x0, x20
  40ddc0:	bl	40dd2c <ferror@plt+0xb8ac>
  40ddc4:	mov	x0, x19
  40ddc8:	ldp	x19, x20, [sp, #16]
  40ddcc:	ldp	x21, x22, [sp, #32]
  40ddd0:	ldp	x29, x30, [sp], #48
  40ddd4:	ret
  40ddd8:	stp	x29, x30, [sp, #-32]!
  40dddc:	mov	x29, sp
  40dde0:	ldr	w2, [x0]
  40dde4:	ldrh	w3, [x1]
  40dde8:	add	w2, w2, #0x3
  40ddec:	str	x19, [sp, #16]
  40ddf0:	and	x2, x2, #0xfffffffc
  40ddf4:	add	w3, w3, #0x3
  40ddf8:	add	x2, x0, x2
  40ddfc:	and	x3, x3, #0x1fffc
  40de00:	sub	x2, x2, x1
  40de04:	mov	x19, x0
  40de08:	strh	w2, [x1]
  40de0c:	add	x1, x1, x3
  40de10:	bl	40dd64 <ferror@plt+0xb8e4>
  40de14:	ldr	w0, [x19]
  40de18:	ldr	x19, [sp, #16]
  40de1c:	ldp	x29, x30, [sp], #32
  40de20:	ret
  40de24:	ldrh	w4, [x0]
  40de28:	add	w4, w4, #0x3
  40de2c:	and	w4, w4, #0xfffffffc
  40de30:	add	w5, w4, #0x8
  40de34:	cmp	w5, w1
  40de38:	b.ls	40de6c <ferror@plt+0xb9ec>  // b.plast
  40de3c:	stp	x29, x30, [sp, #-16]!
  40de40:	adrp	x0, 423000 <ferror@plt+0x20b80>
  40de44:	mov	w2, w1
  40de48:	mov	x29, sp
  40de4c:	ldr	x0, [x0, #3992]
  40de50:	adrp	x1, 410000 <ferror@plt+0xdb80>
  40de54:	add	x1, x1, #0x1fb
  40de58:	ldr	x0, [x0]
  40de5c:	bl	402450 <fprintf@plt>
  40de60:	mov	w0, #0xffffffff            	// #-1
  40de64:	ldp	x29, x30, [sp], #16
  40de68:	ret
  40de6c:	add	x1, x0, w4, uxtw
  40de70:	strh	w2, [x1, #2]
  40de74:	mov	w2, #0x8                   	// #8
  40de78:	strh	w2, [x0, w4, uxtw]
  40de7c:	str	w3, [x1, #4]
  40de80:	ldrh	w1, [x0]
  40de84:	add	w1, w1, #0x3
  40de88:	and	w1, w1, #0xfffffffc
  40de8c:	add	w1, w1, #0x8
  40de90:	strh	w1, [x0]
  40de94:	mov	w0, #0x0                   	// #0
  40de98:	ret
  40de9c:	stp	x29, x30, [sp, #-32]!
  40dea0:	mov	x29, sp
  40dea4:	ldrh	w5, [x0]
  40dea8:	stp	x19, x20, [sp, #16]
  40deac:	mov	x20, x0
  40deb0:	add	w5, w5, #0x3
  40deb4:	add	w0, w4, #0x7
  40deb8:	and	w5, w5, #0xfffffffc
  40debc:	and	w0, w0, #0xfffffffc
  40dec0:	add	w0, w0, w5
  40dec4:	cmp	w0, w1
  40dec8:	b.ls	40def8 <ferror@plt+0xba78>  // b.plast
  40decc:	adrp	x0, 423000 <ferror@plt+0x20b80>
  40ded0:	mov	w2, w1
  40ded4:	adrp	x1, 410000 <ferror@plt+0xdb80>
  40ded8:	add	x1, x1, #0x230
  40dedc:	ldr	x0, [x0, #3992]
  40dee0:	ldr	x0, [x0]
  40dee4:	bl	402450 <fprintf@plt>
  40dee8:	mov	w0, #0xffffffff            	// #-1
  40deec:	ldp	x19, x20, [sp, #16]
  40def0:	ldp	x29, x30, [sp], #32
  40def4:	ret
  40def8:	add	x0, x20, w5, uxtw
  40defc:	add	w19, w4, #0x4
  40df00:	and	w19, w19, #0xffff
  40df04:	strh	w2, [x0, #2]
  40df08:	strh	w19, [x20, w5, uxtw]
  40df0c:	cbz	w4, 40df20 <ferror@plt+0xbaa0>
  40df10:	mov	x1, x3
  40df14:	sxtw	x2, w4
  40df18:	add	x0, x0, #0x4
  40df1c:	bl	401e60 <memcpy@plt>
  40df20:	ldrh	w0, [x20]
  40df24:	add	w19, w19, #0x3
  40df28:	and	w19, w19, #0xfffffffc
  40df2c:	add	w0, w0, #0x3
  40df30:	and	w0, w0, #0xfffffffc
  40df34:	add	w19, w0, w19
  40df38:	mov	w0, #0x0                   	// #0
  40df3c:	strh	w19, [x20]
  40df40:	b	40deec <ferror@plt+0xba6c>
  40df44:	stp	x29, x30, [sp, #-32]!
  40df48:	mov	w4, #0x1                   	// #1
  40df4c:	mov	x29, sp
  40df50:	strb	w3, [sp, #31]
  40df54:	add	x3, sp, #0x1f
  40df58:	bl	40de9c <ferror@plt+0xba1c>
  40df5c:	ldp	x29, x30, [sp], #32
  40df60:	ret
  40df64:	stp	x29, x30, [sp, #-32]!
  40df68:	mov	w4, #0x2                   	// #2
  40df6c:	mov	x29, sp
  40df70:	strh	w3, [sp, #30]
  40df74:	add	x3, sp, #0x1e
  40df78:	bl	40de9c <ferror@plt+0xba1c>
  40df7c:	ldp	x29, x30, [sp], #32
  40df80:	ret
  40df84:	stp	x29, x30, [sp, #-32]!
  40df88:	mov	w4, #0x8                   	// #8
  40df8c:	mov	x29, sp
  40df90:	str	x3, [sp, #24]
  40df94:	add	x3, sp, #0x18
  40df98:	bl	40de9c <ferror@plt+0xba1c>
  40df9c:	ldp	x29, x30, [sp], #32
  40dfa0:	ret
  40dfa4:	stp	x29, x30, [sp, #-32]!
  40dfa8:	mov	w4, #0x0                   	// #0
  40dfac:	mov	x29, sp
  40dfb0:	ldrh	w3, [x0]
  40dfb4:	str	x19, [sp, #16]
  40dfb8:	add	w3, w3, #0x3
  40dfbc:	and	x3, x3, #0x1fffc
  40dfc0:	add	x19, x0, x3
  40dfc4:	mov	x3, #0x0                   	// #0
  40dfc8:	bl	40de9c <ferror@plt+0xba1c>
  40dfcc:	ldrh	w0, [x19, #2]
  40dfd0:	orr	w0, w0, #0xffff8000
  40dfd4:	strh	w0, [x19, #2]
  40dfd8:	mov	x0, x19
  40dfdc:	ldr	x19, [sp, #16]
  40dfe0:	ldp	x29, x30, [sp], #32
  40dfe4:	ret
  40dfe8:	ldrh	w2, [x0]
  40dfec:	add	w2, w2, #0x3
  40dff0:	and	x2, x2, #0x1fffc
  40dff4:	add	x2, x0, x2
  40dff8:	sub	x2, x2, x1
  40dffc:	strh	w2, [x1]
  40e000:	ldrh	w0, [x0]
  40e004:	ret
  40e008:	stp	x29, x30, [sp, #-64]!
  40e00c:	mov	x29, sp
  40e010:	str	x23, [sp, #48]
  40e014:	and	w23, w4, #0xffff
  40e018:	mvn	w23, w23
  40e01c:	stp	x19, x20, [sp, #16]
  40e020:	mov	x20, x2
  40e024:	add	w2, w1, #0x1
  40e028:	mov	w19, w3
  40e02c:	stp	x21, x22, [sp, #32]
  40e030:	mov	x21, x0
  40e034:	mov	w22, w1
  40e038:	sbfiz	x2, x2, #3, #32
  40e03c:	mov	w1, #0x0                   	// #0
  40e040:	bl	4020a0 <memset@plt>
  40e044:	cmp	w19, #0x3
  40e048:	b.le	40e0bc <ferror@plt+0xbc3c>
  40e04c:	ldrh	w2, [x20]
  40e050:	cmp	w2, #0x3
  40e054:	b.ls	40e060 <ferror@plt+0xbbe0>  // b.plast
  40e058:	cmp	w2, w19
  40e05c:	b.le	40e084 <ferror@plt+0xbc04>
  40e060:	adrp	x0, 423000 <ferror@plt+0x20b80>
  40e064:	ldrh	w3, [x20]
  40e068:	mov	w2, w19
  40e06c:	adrp	x1, 410000 <ferror@plt+0xdb80>
  40e070:	ldr	x0, [x0, #3992]
  40e074:	add	x1, x1, #0x265
  40e078:	ldr	x0, [x0]
  40e07c:	bl	402450 <fprintf@plt>
  40e080:	b	40e0c0 <ferror@plt+0xbc40>
  40e084:	ldrh	w1, [x20, #2]
  40e088:	and	w1, w23, w1
  40e08c:	and	w0, w1, #0xffff
  40e090:	cmp	w22, w1, uxth
  40e094:	b.lt	40e0a8 <ferror@plt+0xbc28>  // b.tstop
  40e098:	ubfiz	x0, x0, #3, #16
  40e09c:	ldr	x1, [x21, x0]
  40e0a0:	cbnz	x1, 40e0a8 <ferror@plt+0xbc28>
  40e0a4:	str	x20, [x21, x0]
  40e0a8:	add	w2, w2, #0x3
  40e0ac:	and	w2, w2, #0xfffffffc
  40e0b0:	sub	w19, w19, w2
  40e0b4:	add	x20, x20, w2, uxtw
  40e0b8:	b	40e044 <ferror@plt+0xbbc4>
  40e0bc:	cbnz	w19, 40e060 <ferror@plt+0xbbe0>
  40e0c0:	mov	w0, #0x0                   	// #0
  40e0c4:	ldp	x19, x20, [sp, #16]
  40e0c8:	ldp	x21, x22, [sp, #32]
  40e0cc:	ldr	x23, [sp, #48]
  40e0d0:	ldp	x29, x30, [sp], #64
  40e0d4:	ret
  40e0d8:	mov	w4, #0x0                   	// #0
  40e0dc:	b	40e008 <ferror@plt+0xbb88>
  40e0e0:	mov	w3, w0
  40e0e4:	mov	x0, x1
  40e0e8:	cmp	w2, #0x3
  40e0ec:	b.le	40e154 <ferror@plt+0xbcd4>
  40e0f0:	ldrh	w1, [x0]
  40e0f4:	cmp	w1, #0x3
  40e0f8:	b.ls	40e104 <ferror@plt+0xbc84>  // b.plast
  40e0fc:	cmp	w1, w2
  40e100:	b.le	40e134 <ferror@plt+0xbcb4>
  40e104:	stp	x29, x30, [sp, #-16]!
  40e108:	adrp	x1, 410000 <ferror@plt+0xdb80>
  40e10c:	add	x1, x1, #0x265
  40e110:	mov	x29, sp
  40e114:	ldrh	w3, [x0]
  40e118:	adrp	x0, 423000 <ferror@plt+0x20b80>
  40e11c:	ldr	x0, [x0, #3992]
  40e120:	ldr	x0, [x0]
  40e124:	bl	402450 <fprintf@plt>
  40e128:	mov	x0, #0x0                   	// #0
  40e12c:	ldp	x29, x30, [sp], #16
  40e130:	ret
  40e134:	ldrh	w4, [x0, #2]
  40e138:	cmp	w4, w3
  40e13c:	b.eq	40e160 <ferror@plt+0xbce0>  // b.none
  40e140:	add	w1, w1, #0x3
  40e144:	and	w1, w1, #0xfffffffc
  40e148:	sub	w2, w2, w1
  40e14c:	add	x0, x0, w1, uxtw
  40e150:	b	40e0e8 <ferror@plt+0xbc68>
  40e154:	cbnz	w2, 40e104 <ferror@plt+0xbc84>
  40e158:	mov	x0, #0x0                   	// #0
  40e15c:	ret
  40e160:	ret
  40e164:	ldrh	w5, [x2]
  40e168:	sub	x5, x5, #0x4
  40e16c:	cmp	x5, w3, sxtw
  40e170:	b.cc	40e1c0 <ferror@plt+0xbd40>  // b.lo, b.ul, b.last
  40e174:	add	w3, w3, #0x3
  40e178:	and	x3, x3, #0xfffffffc
  40e17c:	add	x3, x3, #0x4
  40e180:	cmp	x5, x3
  40e184:	b.cc	40e19c <ferror@plt+0xbd1c>  // b.lo, b.ul, b.last
  40e188:	add	x4, x2, x3
  40e18c:	ldrh	w3, [x2, x3]
  40e190:	add	x2, x4, #0x4
  40e194:	sub	w3, w3, #0x4
  40e198:	b	40e0d8 <ferror@plt+0xbc58>
  40e19c:	stp	x29, x30, [sp, #-16]!
  40e1a0:	add	w2, w1, #0x1
  40e1a4:	mov	w1, #0x0                   	// #0
  40e1a8:	mov	x29, sp
  40e1ac:	sbfiz	x2, x2, #3, #32
  40e1b0:	bl	4020a0 <memset@plt>
  40e1b4:	mov	w0, #0x0                   	// #0
  40e1b8:	ldp	x29, x30, [sp], #16
  40e1bc:	ret
  40e1c0:	mov	w0, #0xffffffff            	// #-1
  40e1c4:	ret
  40e1c8:	stp	x29, x30, [sp, #-64]!
  40e1cc:	mov	x29, sp
  40e1d0:	stp	x19, x20, [sp, #16]
  40e1d4:	adrp	x20, 423000 <ferror@plt+0x20b80>
  40e1d8:	add	x20, x20, #0xd08
  40e1dc:	stp	x21, x22, [sp, #32]
  40e1e0:	adrp	x21, 423000 <ferror@plt+0x20b80>
  40e1e4:	add	x21, x21, #0xd00
  40e1e8:	sub	x20, x20, x21
  40e1ec:	mov	w22, w0
  40e1f0:	stp	x23, x24, [sp, #48]
  40e1f4:	mov	x23, x1
  40e1f8:	mov	x24, x2
  40e1fc:	bl	401e20 <memcpy@plt-0x40>
  40e200:	cmp	xzr, x20, asr #3
  40e204:	b.eq	40e230 <ferror@plt+0xbdb0>  // b.none
  40e208:	asr	x20, x20, #3
  40e20c:	mov	x19, #0x0                   	// #0
  40e210:	ldr	x3, [x21, x19, lsl #3]
  40e214:	mov	x2, x24
  40e218:	add	x19, x19, #0x1
  40e21c:	mov	x1, x23
  40e220:	mov	w0, w22
  40e224:	blr	x3
  40e228:	cmp	x20, x19
  40e22c:	b.ne	40e210 <ferror@plt+0xbd90>  // b.any
  40e230:	ldp	x19, x20, [sp, #16]
  40e234:	ldp	x21, x22, [sp, #32]
  40e238:	ldp	x23, x24, [sp, #48]
  40e23c:	ldp	x29, x30, [sp], #64
  40e240:	ret
  40e244:	nop
  40e248:	ret

Disassembly of section .fini:

000000000040e24c <.fini>:
  40e24c:	stp	x29, x30, [sp, #-16]!
  40e250:	mov	x29, sp
  40e254:	ldp	x29, x30, [sp], #16
  40e258:	ret
