// Seed: 1209039557
module module_0 (
    input wor id_0,
    input tri id_1,
    output tri1 id_2,
    output supply1 id_3,
    input tri1 id_4,
    input uwire id_5,
    output supply1 id_6
);
  assign id_3 = -1 - id_5;
  assign id_2 = -1;
  assign module_1.id_7 = 0;
endmodule
module module_1 #(
    parameter id_16 = 32'd71
) (
    input supply0 id_0,
    input uwire id_1,
    input tri id_2,
    output tri0 id_3,
    input supply1 id_4,
    input tri0 id_5#(
        .id_20(-1),
        .id_21(1),
        .id_22(1),
        .id_23(SystemTFIdentifier(1, 1))
    ),
    input tri0 id_6,
    output wand id_7,
    input wire id_8,
    input wire id_9,
    output wand id_10,
    input wor id_11,
    input wire id_12,
    input supply1 id_13,
    output wor id_14,
    input tri id_15,
    input uwire _id_16,
    input supply0 id_17,
    output uwire id_18
);
  logic [id_16 : 1] id_24;
  module_0 modCall_1 (
      id_0,
      id_11,
      id_3,
      id_10,
      id_11,
      id_0,
      id_14
  );
  wire id_25;
endmodule
