

================================================================
== Vivado HLS Report for 'store_weights_5'
================================================================
* Date:           Wed Oct 31 20:16:22 2018

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        lenet
* Solution:       lenet
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.750|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-------+-------+-------+-------+---------+
    |    Latency    |    Interval   | Pipeline|
    |  min  |  max  |  min  |  max  |   Type  |
    +-------+-------+-------+-------+---------+
    |  48012|  48012|  48012|  48012|   none  |
    +-------+-------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-------+-------+----------+-----------+-----------+-------+----------+
        |          |    Latency    | Iteration|  Initiation Interval  |  Trip |          |
        | Loop Name|  min  |  max  |  Latency |  achieved |   target  | Count | Pipelined|
        +----------+-------+-------+----------+-----------+-----------+-------+----------+
        |- Loop 1  |  48010|  48010|        12|          1|          1|  48000|    yes   |
        +----------+-------+-------+----------+-----------+-----------+-------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 12


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 14
* Pipeline : 1
  Pipeline-0 : II = 1, D = 12, States = { 2 3 4 5 6 7 8 9 10 11 12 13 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	14  / (exitcond_flatten2)
	3  / (!exitcond_flatten2)
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	2  / true
14 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%weights_offset_read = call i30 @_ssdm_op_Read.ap_auto.i30(i30 %weights_offset)"   --->   Operation 15 'read' 'weights_offset_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(float* %weights, [6 x i8]* @p_str6, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 48000, [12 x i8]* @p_str9, [6 x i8]* @p_str8, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 16 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%sext = zext i30 %weights_offset_read to i64"   --->   Operation 17 'zext' 'sext' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (1.76ns)   --->   "br label %.preheader" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:45]   --->   Operation 18 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 8.31>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%indvar_flatten1 = phi i16 [ 0, %0 ], [ %indvar_flatten_next2, %.preheader5.preheader ]"   --->   Operation 19 'phi' 'indvar_flatten1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%i = phi i7 [ 0, %0 ], [ %tmp_mid2_v, %.preheader5.preheader ]" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:53]   --->   Operation 20 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%indvar_flatten2 = phi i10 [ 0, %0 ], [ %indvar_flatten_next1, %.preheader5.preheader ]"   --->   Operation 21 'phi' 'indvar_flatten2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%l = phi i5 [ 0, %0 ], [ %tmp_2_mid2, %.preheader5.preheader ]" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:53]   --->   Operation 22 'phi' 'l' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i6 [ 0, %0 ], [ %indvar_flatten_next, %.preheader5.preheader ]" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:50]   --->   Operation 23 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%j = phi i3 [ 0, %0 ], [ %tmp_4_mid2, %.preheader5.preheader ]" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:53]   --->   Operation 24 'phi' 'j' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%k = phi i3 [ 0, %0 ], [ %k_1, %.preheader5.preheader ]"   --->   Operation 25 'phi' 'k' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (2.42ns)   --->   "%exitcond_flatten2 = icmp eq i16 %indvar_flatten1, -17536"   --->   Operation 26 'icmp' 'exitcond_flatten2' <Predicate = true> <Delay = 2.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 48000, i64 48000, i64 48000)"   --->   Operation 27 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (2.07ns)   --->   "%indvar_flatten_next2 = add i16 %indvar_flatten1, 1"   --->   Operation 28 'add' 'indvar_flatten_next2' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "br i1 %exitcond_flatten2, label %1, label %.preheader5.preheader"   --->   Operation 29 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (1.87ns)   --->   "%i_1 = add i7 1, %i" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:45]   --->   Operation 30 'add' 'i_1' <Predicate = (!exitcond_flatten2)> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 31 [1/1] (1.77ns)   --->   "%exitcond_flatten = icmp eq i10 %indvar_flatten2, 400"   --->   Operation 31 'icmp' 'exitcond_flatten' <Predicate = (!exitcond_flatten2)> <Delay = 1.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 32 [1/1] (1.21ns)   --->   "%l_mid = select i1 %exitcond_flatten, i5 0, i5 %l" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:53]   --->   Operation 32 'select' 'l_mid' <Predicate = (!exitcond_flatten2)> <Delay = 1.21> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 33 [1/1] (0.99ns)   --->   "%tmp_mid2_v = select i1 %exitcond_flatten, i7 %i_1, i7 %i" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:53]   --->   Operation 33 'select' 'tmp_mid2_v' <Predicate = (!exitcond_flatten2)> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 34 [1/1] (0.97ns)   --->   "%not_exitcond_flatten = xor i1 %exitcond_flatten, true" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:50]   --->   Operation 34 'xor' 'not_exitcond_flatten' <Predicate = (!exitcond_flatten2)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 35 [1/1] (1.13ns)   --->   "%exitcond = icmp eq i3 %k, -3" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:50]   --->   Operation 35 'icmp' 'exitcond' <Predicate = (!exitcond_flatten2)> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 36 [1/1] (0.00ns) (grouped into LUT with out node exitcond_mid1)   --->   "%exitcond_mid = and i1 %exitcond, %not_exitcond_flatten" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:50]   --->   Operation 36 'and' 'exitcond_mid' <Predicate = (!exitcond_flatten2)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 37 [1/1] (1.42ns)   --->   "%exitcond_flatten1 = icmp eq i6 %indvar_flatten, 25" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:50]   --->   Operation 37 'icmp' 'exitcond_flatten1' <Predicate = (!exitcond_flatten2)> <Delay = 1.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 38 [1/1] (0.97ns)   --->   "%exitcond_flatten_mid = and i1 %exitcond_flatten1, %not_exitcond_flatten" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:50]   --->   Operation 38 'and' 'exitcond_flatten_mid' <Predicate = (!exitcond_flatten2)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 39 [1/1] (1.78ns)   --->   "%l_1 = add i5 1, %l_mid" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:47]   --->   Operation 39 'add' 'l_1' <Predicate = (!exitcond_flatten2)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 40 [1/1] (0.97ns)   --->   "%tmp_5 = or i1 %exitcond_flatten_mid, %exitcond_flatten" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:50]   --->   Operation 40 'or' 'tmp_5' <Predicate = (!exitcond_flatten2)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 41 [1/1] (0.98ns)   --->   "%j_mid = select i1 %tmp_5, i3 0, i3 %j" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:50]   --->   Operation 41 'select' 'j_mid' <Predicate = (!exitcond_flatten2)> <Delay = 0.98> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 42 [1/1] (1.21ns)   --->   "%tmp_2_mid2 = select i1 %exitcond_flatten_mid, i5 %l_1, i5 %l_mid" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:53]   --->   Operation 42 'select' 'tmp_2_mid2' <Predicate = (!exitcond_flatten2)> <Delay = 1.21> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 43 [1/1] (0.00ns) (grouped into LUT with out node exitcond_mid1)   --->   "%exitcond_flatten_not = xor i1 %exitcond_flatten1, true" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:50]   --->   Operation 43 'xor' 'exitcond_flatten_not' <Predicate = (!exitcond_flatten2)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 44 [1/1] (0.00ns) (grouped into LUT with out node exitcond_mid1)   --->   "%not_exitcond_flatten_1 = or i1 %exitcond_flatten, %exitcond_flatten_not" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:50]   --->   Operation 44 'or' 'not_exitcond_flatten_1' <Predicate = (!exitcond_flatten2)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 45 [1/1] (0.97ns) (out node of the LUT)   --->   "%exitcond_mid1 = and i1 %exitcond_mid, %not_exitcond_flatten_1" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:50]   --->   Operation 45 'and' 'exitcond_mid1' <Predicate = (!exitcond_flatten2)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 46 [1/1] (1.65ns)   --->   "%j_1 = add i3 1, %j_mid" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:48]   --->   Operation 46 'add' 'j_1' <Predicate = (!exitcond_flatten2)> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 47 [1/1] (0.00ns) (grouped into LUT with out node k_mid2)   --->   "%tmp_s = or i1 %exitcond_mid1, %exitcond_flatten_mid" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:50]   --->   Operation 47 'or' 'tmp_s' <Predicate = (!exitcond_flatten2)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 48 [1/1] (0.00ns) (grouped into LUT with out node k_mid2)   --->   "%tmp_3 = or i1 %tmp_s, %exitcond_flatten" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:50]   --->   Operation 48 'or' 'tmp_3' <Predicate = (!exitcond_flatten2)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 49 [1/1] (0.98ns) (out node of the LUT)   --->   "%k_mid2 = select i1 %tmp_3, i3 0, i3 %k" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:50]   --->   Operation 49 'select' 'k_mid2' <Predicate = (!exitcond_flatten2)> <Delay = 0.98> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 50 [1/1] (0.98ns)   --->   "%tmp_4_mid2 = select i1 %exitcond_mid1, i3 %j_1, i3 %j_mid" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:53]   --->   Operation 50 'select' 'tmp_4_mid2' <Predicate = (!exitcond_flatten2)> <Delay = 0.98> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 51 [1/1] (1.65ns)   --->   "%k_1 = add i3 1, %k_mid2" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:50]   --->   Operation 51 'add' 'k_1' <Predicate = (!exitcond_flatten2)> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 52 [1/1] (1.82ns)   --->   "%indvar_flatten_op = add i6 1, %indvar_flatten" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:50]   --->   Operation 52 'add' 'indvar_flatten_op' <Predicate = (!exitcond_flatten2)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 53 [1/1] (1.18ns)   --->   "%indvar_flatten_next = select i1 %tmp_5, i6 1, i6 %indvar_flatten_op" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:50]   --->   Operation 53 'select' 'indvar_flatten_next' <Predicate = (!exitcond_flatten2)> <Delay = 1.18> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 54 [1/1] (1.73ns)   --->   "%indvar_flatten13_op = add i10 1, %indvar_flatten2"   --->   Operation 54 'add' 'indvar_flatten13_op' <Predicate = (!exitcond_flatten2)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 55 [1/1] (0.68ns)   --->   "%indvar_flatten_next1 = select i1 %exitcond_flatten, i10 1, i10 %indvar_flatten13_op"   --->   Operation 55 'select' 'indvar_flatten_next1' <Predicate = (!exitcond_flatten2)> <Delay = 0.68> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 3 <SV = 2> <Delay = 5.51>
ST_3 : Operation 56 [1/1] (0.00ns)   --->   "%tmp = call i11 @_ssdm_op_BitConcatenate.i11.i7.i4(i7 %tmp_mid2_v, i4 0)" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:53]   --->   Operation 56 'bitconcatenate' 'tmp' <Predicate = (!exitcond_flatten2)> <Delay = 0.00>
ST_3 : Operation 57 [1/1] (0.00ns)   --->   "%tmp_3_cast = zext i11 %tmp to i12" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:53]   --->   Operation 57 'zext' 'tmp_3_cast' <Predicate = (!exitcond_flatten2)> <Delay = 0.00>
ST_3 : Operation 58 [1/1] (0.00ns)   --->   "%tmp_2_mid2_cast = zext i5 %tmp_2_mid2 to i12" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:53]   --->   Operation 58 'zext' 'tmp_2_mid2_cast' <Predicate = (!exitcond_flatten2)> <Delay = 0.00>
ST_3 : Operation 59 [1/1] (1.63ns)   --->   "%tmp_7 = add i12 %tmp_3_cast, %tmp_2_mid2_cast" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:53]   --->   Operation 59 'add' 'tmp_7' <Predicate = (!exitcond_flatten2)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 60 [1/1] (0.00ns)   --->   "%tmp_7_cast = zext i12 %tmp_7 to i64" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:53]   --->   Operation 60 'zext' 'tmp_7_cast' <Predicate = (!exitcond_flatten2)> <Delay = 0.00>
ST_3 : Operation 61 [1/1] (0.00ns)   --->   "%tmp_2 = call i14 @_ssdm_op_BitConcatenate.i14.i12.i2(i12 %tmp_7, i2 0)" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:53]   --->   Operation 61 'bitconcatenate' 'tmp_2' <Predicate = (!exitcond_flatten2)> <Delay = 0.00>
ST_3 : Operation 62 [1/1] (0.00ns)   --->   "%p_shl1 = zext i14 %tmp_2 to i64" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:53]   --->   Operation 62 'zext' 'p_shl1' <Predicate = (!exitcond_flatten2)> <Delay = 0.00>
ST_3 : Operation 63 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp_9 = add i64 %tmp_7_cast, %p_shl1" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:53]   --->   Operation 63 'add' 'tmp_9' <Predicate = (!exitcond_flatten2)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.99> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 64 [1/1] (0.00ns)   --->   "%tmp_4_mid2_cast = zext i3 %tmp_4_mid2 to i64" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:53]   --->   Operation 64 'zext' 'tmp_4_mid2_cast' <Predicate = (!exitcond_flatten2)> <Delay = 0.00>
ST_3 : Operation 65 [1/1] (3.87ns) (root node of TernaryAdder)   --->   "%tmp_4 = add i64 %tmp_9, %tmp_4_mid2_cast" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:53]   --->   Operation 65 'add' 'tmp_4' <Predicate = (!exitcond_flatten2)> <Delay = 3.87> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.99> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 4 <SV = 3> <Delay = 6.48>
ST_4 : Operation 66 [1/1] (0.00ns)   --->   "%tmp_8 = shl i64 %tmp_4, 2" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:53]   --->   Operation 66 'shl' 'tmp_8' <Predicate = (!exitcond_flatten2)> <Delay = 0.00>
ST_4 : Operation 67 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp_10 = add i64 %tmp_4, %tmp_8" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:53]   --->   Operation 67 'add' 'tmp_10' <Predicate = (!exitcond_flatten2)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.99> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 68 [1/1] (0.00ns)   --->   "%tmp_6 = zext i3 %k_mid2 to i64" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:53]   --->   Operation 68 'zext' 'tmp_6' <Predicate = (!exitcond_flatten2)> <Delay = 0.00>
ST_4 : Operation 69 [1/1] (3.99ns) (root node of TernaryAdder)   --->   "%tmp_11 = add i64 %tmp_10, %tmp_6" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:53]   --->   Operation 69 'add' 'tmp_11' <Predicate = (!exitcond_flatten2)> <Delay = 3.99> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.99> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 70 [1/1] (2.49ns)   --->   "%sum = add i64 %sext, %tmp_11" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:53]   --->   Operation 70 'add' 'sum' <Predicate = (!exitcond_flatten2)> <Delay = 2.49> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 71 [1/1] (0.00ns)   --->   "%weights_addr = getelementptr float* %weights, i64 %sum" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:53]   --->   Operation 71 'getelementptr' 'weights_addr' <Predicate = (!exitcond_flatten2)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 8.75>
ST_5 : Operation 72 [7/7] (8.75ns)   --->   "%weights_load_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %weights_addr, i32 1)" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:53]   --->   Operation 72 'readreq' 'weights_load_req' <Predicate = (!exitcond_flatten2)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 8.75>
ST_6 : Operation 73 [6/7] (8.75ns)   --->   "%weights_load_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %weights_addr, i32 1)" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:53]   --->   Operation 73 'readreq' 'weights_load_req' <Predicate = (!exitcond_flatten2)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 8.75>
ST_7 : Operation 74 [5/7] (8.75ns)   --->   "%weights_load_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %weights_addr, i32 1)" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:53]   --->   Operation 74 'readreq' 'weights_load_req' <Predicate = (!exitcond_flatten2)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 8.75>
ST_8 : Operation 75 [4/7] (8.75ns)   --->   "%weights_load_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %weights_addr, i32 1)" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:53]   --->   Operation 75 'readreq' 'weights_load_req' <Predicate = (!exitcond_flatten2)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 8.75>
ST_9 : Operation 76 [3/7] (8.75ns)   --->   "%weights_load_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %weights_addr, i32 1)" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:53]   --->   Operation 76 'readreq' 'weights_load_req' <Predicate = (!exitcond_flatten2)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 9> <Delay = 8.75>
ST_10 : Operation 77 [2/7] (8.75ns)   --->   "%weights_load_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %weights_addr, i32 1)" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:53]   --->   Operation 77 'readreq' 'weights_load_req' <Predicate = (!exitcond_flatten2)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 11 <SV = 10> <Delay = 8.75>
ST_11 : Operation 78 [1/7] (8.75ns)   --->   "%weights_load_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %weights_addr, i32 1)" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:53]   --->   Operation 78 'readreq' 'weights_load_req' <Predicate = (!exitcond_flatten2)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 12 <SV = 11> <Delay = 8.75>
ST_12 : Operation 79 [1/1] (8.75ns)   --->   "%weights_addr_read = call float @_ssdm_op_Read.m_axi.floatP(float* %weights_addr)" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:53]   --->   Operation 79 'read' 'weights_addr_read' <Predicate = (!exitcond_flatten2)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 13 <SV = 12> <Delay = 3.25>
ST_13 : Operation 80 [1/1] (0.00ns)   --->   "%tmp_1 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str)" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:51]   --->   Operation 80 'specregionbegin' 'tmp_1' <Predicate = (!exitcond_flatten2)> <Delay = 0.00>
ST_13 : Operation 81 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:52]   --->   Operation 81 'specpipeline' <Predicate = (!exitcond_flatten2)> <Delay = 0.00>
ST_13 : Operation 82 [1/1] (0.00ns)   --->   "%weights_oc_addr = getelementptr [48000 x float]* %weights_oc, i64 0, i64 %tmp_11" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:53]   --->   Operation 82 'getelementptr' 'weights_oc_addr' <Predicate = (!exitcond_flatten2)> <Delay = 0.00>
ST_13 : Operation 83 [1/1] (3.25ns)   --->   "store float %weights_addr_read, float* %weights_oc_addr, align 4" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:53]   --->   Operation 83 'store' <Predicate = (!exitcond_flatten2)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48000> <RAM>
ST_13 : Operation 84 [1/1] (0.00ns)   --->   "%empty_5 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str, i32 %tmp_1)" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:54]   --->   Operation 84 'specregionend' 'empty_5' <Predicate = (!exitcond_flatten2)> <Delay = 0.00>
ST_13 : Operation 85 [1/1] (0.00ns)   --->   "br label %.preheader" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:50]   --->   Operation 85 'br' <Predicate = (!exitcond_flatten2)> <Delay = 0.00>

State 14 <SV = 2> <Delay = 0.00>
ST_14 : Operation 86 [1/1] (0.00ns)   --->   "ret void" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:57]   --->   Operation 86 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ weights]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ weights_offset]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ weights_oc]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
weights_offset_read    (read             ) [ 000000000000000]
StgValue_16            (specinterface    ) [ 000000000000000]
sext                   (zext             ) [ 001111111111110]
StgValue_18            (br               ) [ 011111111111110]
indvar_flatten1        (phi              ) [ 001000000000000]
i                      (phi              ) [ 001000000000000]
indvar_flatten2        (phi              ) [ 001000000000000]
l                      (phi              ) [ 001000000000000]
indvar_flatten         (phi              ) [ 001000000000000]
j                      (phi              ) [ 001000000000000]
k                      (phi              ) [ 001000000000000]
exitcond_flatten2      (icmp             ) [ 001111111111110]
empty                  (speclooptripcount) [ 000000000000000]
indvar_flatten_next2   (add              ) [ 011111111111110]
StgValue_29            (br               ) [ 000000000000000]
i_1                    (add              ) [ 000000000000000]
exitcond_flatten       (icmp             ) [ 000000000000000]
l_mid                  (select           ) [ 000000000000000]
tmp_mid2_v             (select           ) [ 011111111111110]
not_exitcond_flatten   (xor              ) [ 000000000000000]
exitcond               (icmp             ) [ 000000000000000]
exitcond_mid           (and              ) [ 000000000000000]
exitcond_flatten1      (icmp             ) [ 000000000000000]
exitcond_flatten_mid   (and              ) [ 000000000000000]
l_1                    (add              ) [ 000000000000000]
tmp_5                  (or               ) [ 000000000000000]
j_mid                  (select           ) [ 000000000000000]
tmp_2_mid2             (select           ) [ 011111111111110]
exitcond_flatten_not   (xor              ) [ 000000000000000]
not_exitcond_flatten_1 (or               ) [ 000000000000000]
exitcond_mid1          (and              ) [ 000000000000000]
j_1                    (add              ) [ 000000000000000]
tmp_s                  (or               ) [ 000000000000000]
tmp_3                  (or               ) [ 000000000000000]
k_mid2                 (select           ) [ 001110000000000]
tmp_4_mid2             (select           ) [ 011111111111110]
k_1                    (add              ) [ 011111111111110]
indvar_flatten_op      (add              ) [ 000000000000000]
indvar_flatten_next    (select           ) [ 011111111111110]
indvar_flatten13_op    (add              ) [ 000000000000000]
indvar_flatten_next1   (select           ) [ 011111111111110]
tmp                    (bitconcatenate   ) [ 000000000000000]
tmp_3_cast             (zext             ) [ 000000000000000]
tmp_2_mid2_cast        (zext             ) [ 000000000000000]
tmp_7                  (add              ) [ 000000000000000]
tmp_7_cast             (zext             ) [ 000000000000000]
tmp_2                  (bitconcatenate   ) [ 000000000000000]
p_shl1                 (zext             ) [ 000000000000000]
tmp_9                  (add              ) [ 000000000000000]
tmp_4_mid2_cast        (zext             ) [ 000000000000000]
tmp_4                  (add              ) [ 001010000000000]
tmp_8                  (shl              ) [ 000000000000000]
tmp_10                 (add              ) [ 000000000000000]
tmp_6                  (zext             ) [ 000000000000000]
tmp_11                 (add              ) [ 001001111111110]
sum                    (add              ) [ 000000000000000]
weights_addr           (getelementptr    ) [ 001001111111100]
weights_load_req       (readreq          ) [ 000000000000000]
weights_addr_read      (read             ) [ 001000000000010]
tmp_1                  (specregionbegin  ) [ 000000000000000]
StgValue_81            (specpipeline     ) [ 000000000000000]
weights_oc_addr        (getelementptr    ) [ 000000000000000]
StgValue_83            (store            ) [ 000000000000000]
empty_5                (specregionend    ) [ 000000000000000]
StgValue_85            (br               ) [ 011111111111110]
StgValue_86            (ret              ) [ 000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="weights">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="weights_offset">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights_offset"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="weights_oc">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights_oc"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i30"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str6"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str9"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str8"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i11.i7.i4"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i14.i12.i2"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_ReadReq.m_axi.floatP"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.m_axi.floatP"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="88" class="1004" name="weights_offset_read_read_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="30" slack="0"/>
<pin id="90" dir="0" index="1" bw="30" slack="0"/>
<pin id="91" dir="1" index="2" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="weights_offset_read/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="grp_readreq_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="1" slack="0"/>
<pin id="96" dir="0" index="1" bw="32" slack="1"/>
<pin id="97" dir="0" index="2" bw="1" slack="0"/>
<pin id="98" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="weights_load_req/5 "/>
</bind>
</comp>

<comp id="101" class="1004" name="weights_addr_read_read_fu_101">
<pin_list>
<pin id="102" dir="0" index="0" bw="32" slack="0"/>
<pin id="103" dir="0" index="1" bw="32" slack="8"/>
<pin id="104" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="weights_addr_read/12 "/>
</bind>
</comp>

<comp id="106" class="1004" name="weights_oc_addr_gep_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="32" slack="0"/>
<pin id="108" dir="0" index="1" bw="1" slack="0"/>
<pin id="109" dir="0" index="2" bw="20" slack="9"/>
<pin id="110" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="weights_oc_addr/13 "/>
</bind>
</comp>

<comp id="113" class="1004" name="StgValue_83_access_fu_113">
<pin_list>
<pin id="114" dir="0" index="0" bw="16" slack="0"/>
<pin id="115" dir="0" index="1" bw="32" slack="1"/>
<pin id="116" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="117" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_83/13 "/>
</bind>
</comp>

<comp id="119" class="1005" name="indvar_flatten1_reg_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="16" slack="1"/>
<pin id="121" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten1 (phireg) "/>
</bind>
</comp>

<comp id="123" class="1004" name="indvar_flatten1_phi_fu_123">
<pin_list>
<pin id="124" dir="0" index="0" bw="1" slack="1"/>
<pin id="125" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="126" dir="0" index="2" bw="16" slack="0"/>
<pin id="127" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="128" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten1/2 "/>
</bind>
</comp>

<comp id="130" class="1005" name="i_reg_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="7" slack="1"/>
<pin id="132" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="134" class="1004" name="i_phi_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="1" slack="1"/>
<pin id="136" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="137" dir="0" index="2" bw="7" slack="0"/>
<pin id="138" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="139" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="141" class="1005" name="indvar_flatten2_reg_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="10" slack="1"/>
<pin id="143" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten2 (phireg) "/>
</bind>
</comp>

<comp id="145" class="1004" name="indvar_flatten2_phi_fu_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="1" slack="1"/>
<pin id="147" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="148" dir="0" index="2" bw="10" slack="0"/>
<pin id="149" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="150" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten2/2 "/>
</bind>
</comp>

<comp id="152" class="1005" name="l_reg_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="5" slack="1"/>
<pin id="154" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="l (phireg) "/>
</bind>
</comp>

<comp id="156" class="1004" name="l_phi_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="1" slack="1"/>
<pin id="158" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="159" dir="0" index="2" bw="5" slack="0"/>
<pin id="160" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="161" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="l/2 "/>
</bind>
</comp>

<comp id="163" class="1005" name="indvar_flatten_reg_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="6" slack="1"/>
<pin id="165" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten (phireg) "/>
</bind>
</comp>

<comp id="167" class="1004" name="indvar_flatten_phi_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="1" slack="1"/>
<pin id="169" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="170" dir="0" index="2" bw="6" slack="0"/>
<pin id="171" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="172" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten/2 "/>
</bind>
</comp>

<comp id="174" class="1005" name="j_reg_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="3" slack="1"/>
<pin id="176" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="j (phireg) "/>
</bind>
</comp>

<comp id="178" class="1004" name="j_phi_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="1" slack="1"/>
<pin id="180" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="181" dir="0" index="2" bw="3" slack="0"/>
<pin id="182" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="183" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j/2 "/>
</bind>
</comp>

<comp id="185" class="1005" name="k_reg_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="3" slack="1"/>
<pin id="187" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="k (phireg) "/>
</bind>
</comp>

<comp id="189" class="1004" name="k_phi_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="1" slack="1"/>
<pin id="191" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="192" dir="0" index="2" bw="3" slack="0"/>
<pin id="193" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="194" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="k/2 "/>
</bind>
</comp>

<comp id="196" class="1004" name="sext_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="30" slack="0"/>
<pin id="198" dir="1" index="1" bw="64" slack="3"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="sext/1 "/>
</bind>
</comp>

<comp id="200" class="1004" name="exitcond_flatten2_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="16" slack="0"/>
<pin id="202" dir="0" index="1" bw="16" slack="0"/>
<pin id="203" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond_flatten2/2 "/>
</bind>
</comp>

<comp id="206" class="1004" name="indvar_flatten_next2_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="16" slack="0"/>
<pin id="208" dir="0" index="1" bw="1" slack="0"/>
<pin id="209" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="indvar_flatten_next2/2 "/>
</bind>
</comp>

<comp id="212" class="1004" name="i_1_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="1" slack="0"/>
<pin id="214" dir="0" index="1" bw="7" slack="0"/>
<pin id="215" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_1/2 "/>
</bind>
</comp>

<comp id="218" class="1004" name="exitcond_flatten_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="10" slack="0"/>
<pin id="220" dir="0" index="1" bw="10" slack="0"/>
<pin id="221" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond_flatten/2 "/>
</bind>
</comp>

<comp id="224" class="1004" name="l_mid_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="1" slack="0"/>
<pin id="226" dir="0" index="1" bw="1" slack="0"/>
<pin id="227" dir="0" index="2" bw="5" slack="0"/>
<pin id="228" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="l_mid/2 "/>
</bind>
</comp>

<comp id="232" class="1004" name="tmp_mid2_v_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="1" slack="0"/>
<pin id="234" dir="0" index="1" bw="7" slack="0"/>
<pin id="235" dir="0" index="2" bw="7" slack="0"/>
<pin id="236" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_mid2_v/2 "/>
</bind>
</comp>

<comp id="240" class="1004" name="not_exitcond_flatten_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="1" slack="0"/>
<pin id="242" dir="0" index="1" bw="1" slack="0"/>
<pin id="243" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="not_exitcond_flatten/2 "/>
</bind>
</comp>

<comp id="246" class="1004" name="exitcond_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="3" slack="0"/>
<pin id="248" dir="0" index="1" bw="3" slack="0"/>
<pin id="249" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond/2 "/>
</bind>
</comp>

<comp id="252" class="1004" name="exitcond_mid_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="1" slack="0"/>
<pin id="254" dir="0" index="1" bw="1" slack="0"/>
<pin id="255" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="exitcond_mid/2 "/>
</bind>
</comp>

<comp id="258" class="1004" name="exitcond_flatten1_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="6" slack="0"/>
<pin id="260" dir="0" index="1" bw="6" slack="0"/>
<pin id="261" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond_flatten1/2 "/>
</bind>
</comp>

<comp id="264" class="1004" name="exitcond_flatten_mid_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="1" slack="0"/>
<pin id="266" dir="0" index="1" bw="1" slack="0"/>
<pin id="267" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="exitcond_flatten_mid/2 "/>
</bind>
</comp>

<comp id="270" class="1004" name="l_1_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="1" slack="0"/>
<pin id="272" dir="0" index="1" bw="5" slack="0"/>
<pin id="273" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="l_1/2 "/>
</bind>
</comp>

<comp id="276" class="1004" name="tmp_5_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="1" slack="0"/>
<pin id="278" dir="0" index="1" bw="1" slack="0"/>
<pin id="279" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_5/2 "/>
</bind>
</comp>

<comp id="282" class="1004" name="j_mid_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="1" slack="0"/>
<pin id="284" dir="0" index="1" bw="1" slack="0"/>
<pin id="285" dir="0" index="2" bw="3" slack="0"/>
<pin id="286" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="j_mid/2 "/>
</bind>
</comp>

<comp id="290" class="1004" name="tmp_2_mid2_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="1" slack="0"/>
<pin id="292" dir="0" index="1" bw="5" slack="0"/>
<pin id="293" dir="0" index="2" bw="5" slack="0"/>
<pin id="294" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_2_mid2/2 "/>
</bind>
</comp>

<comp id="298" class="1004" name="exitcond_flatten_not_fu_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="1" slack="0"/>
<pin id="300" dir="0" index="1" bw="1" slack="0"/>
<pin id="301" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="exitcond_flatten_not/2 "/>
</bind>
</comp>

<comp id="304" class="1004" name="not_exitcond_flatten_1_fu_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="1" slack="0"/>
<pin id="306" dir="0" index="1" bw="1" slack="0"/>
<pin id="307" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="not_exitcond_flatten_1/2 "/>
</bind>
</comp>

<comp id="310" class="1004" name="exitcond_mid1_fu_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="1" slack="0"/>
<pin id="312" dir="0" index="1" bw="1" slack="0"/>
<pin id="313" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="exitcond_mid1/2 "/>
</bind>
</comp>

<comp id="316" class="1004" name="j_1_fu_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="1" slack="0"/>
<pin id="318" dir="0" index="1" bw="3" slack="0"/>
<pin id="319" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_1/2 "/>
</bind>
</comp>

<comp id="322" class="1004" name="tmp_s_fu_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="1" slack="0"/>
<pin id="324" dir="0" index="1" bw="1" slack="0"/>
<pin id="325" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_s/2 "/>
</bind>
</comp>

<comp id="328" class="1004" name="tmp_3_fu_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="1" slack="0"/>
<pin id="330" dir="0" index="1" bw="1" slack="0"/>
<pin id="331" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_3/2 "/>
</bind>
</comp>

<comp id="334" class="1004" name="k_mid2_fu_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="1" slack="0"/>
<pin id="336" dir="0" index="1" bw="1" slack="0"/>
<pin id="337" dir="0" index="2" bw="3" slack="0"/>
<pin id="338" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="k_mid2/2 "/>
</bind>
</comp>

<comp id="342" class="1004" name="tmp_4_mid2_fu_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="1" slack="0"/>
<pin id="344" dir="0" index="1" bw="3" slack="0"/>
<pin id="345" dir="0" index="2" bw="3" slack="0"/>
<pin id="346" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_4_mid2/2 "/>
</bind>
</comp>

<comp id="350" class="1004" name="k_1_fu_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="1" slack="0"/>
<pin id="352" dir="0" index="1" bw="3" slack="0"/>
<pin id="353" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="k_1/2 "/>
</bind>
</comp>

<comp id="356" class="1004" name="indvar_flatten_op_fu_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="1" slack="0"/>
<pin id="358" dir="0" index="1" bw="6" slack="0"/>
<pin id="359" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="indvar_flatten_op/2 "/>
</bind>
</comp>

<comp id="362" class="1004" name="indvar_flatten_next_fu_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="1" slack="0"/>
<pin id="364" dir="0" index="1" bw="1" slack="0"/>
<pin id="365" dir="0" index="2" bw="6" slack="0"/>
<pin id="366" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="indvar_flatten_next/2 "/>
</bind>
</comp>

<comp id="370" class="1004" name="indvar_flatten13_op_fu_370">
<pin_list>
<pin id="371" dir="0" index="0" bw="1" slack="0"/>
<pin id="372" dir="0" index="1" bw="10" slack="0"/>
<pin id="373" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="indvar_flatten13_op/2 "/>
</bind>
</comp>

<comp id="376" class="1004" name="indvar_flatten_next1_fu_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="1" slack="0"/>
<pin id="378" dir="0" index="1" bw="1" slack="0"/>
<pin id="379" dir="0" index="2" bw="10" slack="0"/>
<pin id="380" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="indvar_flatten_next1/2 "/>
</bind>
</comp>

<comp id="384" class="1004" name="tmp_fu_384">
<pin_list>
<pin id="385" dir="0" index="0" bw="11" slack="0"/>
<pin id="386" dir="0" index="1" bw="7" slack="1"/>
<pin id="387" dir="0" index="2" bw="1" slack="0"/>
<pin id="388" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp/3 "/>
</bind>
</comp>

<comp id="391" class="1004" name="tmp_3_cast_fu_391">
<pin_list>
<pin id="392" dir="0" index="0" bw="11" slack="0"/>
<pin id="393" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_3_cast/3 "/>
</bind>
</comp>

<comp id="395" class="1004" name="tmp_2_mid2_cast_fu_395">
<pin_list>
<pin id="396" dir="0" index="0" bw="5" slack="1"/>
<pin id="397" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_2_mid2_cast/3 "/>
</bind>
</comp>

<comp id="398" class="1004" name="tmp_7_fu_398">
<pin_list>
<pin id="399" dir="0" index="0" bw="11" slack="0"/>
<pin id="400" dir="0" index="1" bw="5" slack="0"/>
<pin id="401" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_7/3 "/>
</bind>
</comp>

<comp id="404" class="1004" name="tmp_7_cast_fu_404">
<pin_list>
<pin id="405" dir="0" index="0" bw="12" slack="0"/>
<pin id="406" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_7_cast/3 "/>
</bind>
</comp>

<comp id="408" class="1004" name="tmp_2_fu_408">
<pin_list>
<pin id="409" dir="0" index="0" bw="14" slack="0"/>
<pin id="410" dir="0" index="1" bw="12" slack="0"/>
<pin id="411" dir="0" index="2" bw="1" slack="0"/>
<pin id="412" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_2/3 "/>
</bind>
</comp>

<comp id="416" class="1004" name="p_shl1_fu_416">
<pin_list>
<pin id="417" dir="0" index="0" bw="14" slack="0"/>
<pin id="418" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl1/3 "/>
</bind>
</comp>

<comp id="420" class="1004" name="tmp_9_fu_420">
<pin_list>
<pin id="421" dir="0" index="0" bw="12" slack="0"/>
<pin id="422" dir="0" index="1" bw="14" slack="0"/>
<pin id="423" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_9/3 "/>
</bind>
</comp>

<comp id="426" class="1004" name="tmp_4_mid2_cast_fu_426">
<pin_list>
<pin id="427" dir="0" index="0" bw="3" slack="1"/>
<pin id="428" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_4_mid2_cast/3 "/>
</bind>
</comp>

<comp id="429" class="1004" name="tmp_4_fu_429">
<pin_list>
<pin id="430" dir="0" index="0" bw="15" slack="0"/>
<pin id="431" dir="0" index="1" bw="3" slack="0"/>
<pin id="432" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_4/3 "/>
</bind>
</comp>

<comp id="435" class="1004" name="tmp_8_fu_435">
<pin_list>
<pin id="436" dir="0" index="0" bw="16" slack="1"/>
<pin id="437" dir="0" index="1" bw="3" slack="0"/>
<pin id="438" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="tmp_8/4 "/>
</bind>
</comp>

<comp id="440" class="1004" name="tmp_10_fu_440">
<pin_list>
<pin id="441" dir="0" index="0" bw="16" slack="1"/>
<pin id="442" dir="0" index="1" bw="18" slack="0"/>
<pin id="443" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_10/4 "/>
</bind>
</comp>

<comp id="445" class="1004" name="tmp_6_fu_445">
<pin_list>
<pin id="446" dir="0" index="0" bw="3" slack="2"/>
<pin id="447" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_6/4 "/>
</bind>
</comp>

<comp id="448" class="1004" name="tmp_11_fu_448">
<pin_list>
<pin id="449" dir="0" index="0" bw="19" slack="0"/>
<pin id="450" dir="0" index="1" bw="3" slack="0"/>
<pin id="451" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_11/4 "/>
</bind>
</comp>

<comp id="454" class="1004" name="sum_fu_454">
<pin_list>
<pin id="455" dir="0" index="0" bw="30" slack="3"/>
<pin id="456" dir="0" index="1" bw="20" slack="0"/>
<pin id="457" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="sum/4 "/>
</bind>
</comp>

<comp id="459" class="1004" name="weights_addr_fu_459">
<pin_list>
<pin id="460" dir="0" index="0" bw="32" slack="0"/>
<pin id="461" dir="0" index="1" bw="31" slack="0"/>
<pin id="462" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="weights_addr/4 "/>
</bind>
</comp>

<comp id="465" class="1005" name="sext_reg_465">
<pin_list>
<pin id="466" dir="0" index="0" bw="64" slack="3"/>
<pin id="467" dir="1" index="1" bw="64" slack="3"/>
</pin_list>
<bind>
<opset="sext "/>
</bind>
</comp>

<comp id="470" class="1005" name="exitcond_flatten2_reg_470">
<pin_list>
<pin id="471" dir="0" index="0" bw="1" slack="1"/>
<pin id="472" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond_flatten2 "/>
</bind>
</comp>

<comp id="474" class="1005" name="indvar_flatten_next2_reg_474">
<pin_list>
<pin id="475" dir="0" index="0" bw="16" slack="0"/>
<pin id="476" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten_next2 "/>
</bind>
</comp>

<comp id="479" class="1005" name="tmp_mid2_v_reg_479">
<pin_list>
<pin id="480" dir="0" index="0" bw="7" slack="0"/>
<pin id="481" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="tmp_mid2_v "/>
</bind>
</comp>

<comp id="485" class="1005" name="tmp_2_mid2_reg_485">
<pin_list>
<pin id="486" dir="0" index="0" bw="5" slack="0"/>
<pin id="487" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="tmp_2_mid2 "/>
</bind>
</comp>

<comp id="491" class="1005" name="k_mid2_reg_491">
<pin_list>
<pin id="492" dir="0" index="0" bw="3" slack="2"/>
<pin id="493" dir="1" index="1" bw="3" slack="2"/>
</pin_list>
<bind>
<opset="k_mid2 "/>
</bind>
</comp>

<comp id="496" class="1005" name="tmp_4_mid2_reg_496">
<pin_list>
<pin id="497" dir="0" index="0" bw="3" slack="0"/>
<pin id="498" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="tmp_4_mid2 "/>
</bind>
</comp>

<comp id="502" class="1005" name="k_1_reg_502">
<pin_list>
<pin id="503" dir="0" index="0" bw="3" slack="0"/>
<pin id="504" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="k_1 "/>
</bind>
</comp>

<comp id="507" class="1005" name="indvar_flatten_next_reg_507">
<pin_list>
<pin id="508" dir="0" index="0" bw="6" slack="0"/>
<pin id="509" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten_next "/>
</bind>
</comp>

<comp id="512" class="1005" name="indvar_flatten_next1_reg_512">
<pin_list>
<pin id="513" dir="0" index="0" bw="10" slack="0"/>
<pin id="514" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten_next1 "/>
</bind>
</comp>

<comp id="517" class="1005" name="tmp_4_reg_517">
<pin_list>
<pin id="518" dir="0" index="0" bw="64" slack="1"/>
<pin id="519" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_4 "/>
</bind>
</comp>

<comp id="523" class="1005" name="tmp_11_reg_523">
<pin_list>
<pin id="524" dir="0" index="0" bw="64" slack="9"/>
<pin id="525" dir="1" index="1" bw="64" slack="9"/>
</pin_list>
<bind>
<opset="tmp_11 "/>
</bind>
</comp>

<comp id="528" class="1005" name="weights_addr_reg_528">
<pin_list>
<pin id="529" dir="0" index="0" bw="32" slack="1"/>
<pin id="530" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="weights_addr "/>
</bind>
</comp>

<comp id="534" class="1005" name="weights_addr_read_reg_534">
<pin_list>
<pin id="535" dir="0" index="0" bw="32" slack="1"/>
<pin id="536" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="weights_addr_read "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="92"><net_src comp="6" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="93"><net_src comp="2" pin="0"/><net_sink comp="88" pin=1"/></net>

<net id="99"><net_src comp="72" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="100"><net_src comp="74" pin="0"/><net_sink comp="94" pin=2"/></net>

<net id="105"><net_src comp="76" pin="0"/><net_sink comp="101" pin=0"/></net>

<net id="111"><net_src comp="4" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="112"><net_src comp="84" pin="0"/><net_sink comp="106" pin=1"/></net>

<net id="118"><net_src comp="106" pin="3"/><net_sink comp="113" pin=0"/></net>

<net id="122"><net_src comp="24" pin="0"/><net_sink comp="119" pin=0"/></net>

<net id="129"><net_src comp="119" pin="1"/><net_sink comp="123" pin=0"/></net>

<net id="133"><net_src comp="26" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="140"><net_src comp="130" pin="1"/><net_sink comp="134" pin=0"/></net>

<net id="144"><net_src comp="28" pin="0"/><net_sink comp="141" pin=0"/></net>

<net id="151"><net_src comp="141" pin="1"/><net_sink comp="145" pin=0"/></net>

<net id="155"><net_src comp="30" pin="0"/><net_sink comp="152" pin=0"/></net>

<net id="162"><net_src comp="152" pin="1"/><net_sink comp="156" pin=0"/></net>

<net id="166"><net_src comp="32" pin="0"/><net_sink comp="163" pin=0"/></net>

<net id="173"><net_src comp="163" pin="1"/><net_sink comp="167" pin=0"/></net>

<net id="177"><net_src comp="34" pin="0"/><net_sink comp="174" pin=0"/></net>

<net id="184"><net_src comp="174" pin="1"/><net_sink comp="178" pin=0"/></net>

<net id="188"><net_src comp="34" pin="0"/><net_sink comp="185" pin=0"/></net>

<net id="195"><net_src comp="185" pin="1"/><net_sink comp="189" pin=0"/></net>

<net id="199"><net_src comp="88" pin="2"/><net_sink comp="196" pin=0"/></net>

<net id="204"><net_src comp="123" pin="4"/><net_sink comp="200" pin=0"/></net>

<net id="205"><net_src comp="36" pin="0"/><net_sink comp="200" pin=1"/></net>

<net id="210"><net_src comp="123" pin="4"/><net_sink comp="206" pin=0"/></net>

<net id="211"><net_src comp="42" pin="0"/><net_sink comp="206" pin=1"/></net>

<net id="216"><net_src comp="44" pin="0"/><net_sink comp="212" pin=0"/></net>

<net id="217"><net_src comp="134" pin="4"/><net_sink comp="212" pin=1"/></net>

<net id="222"><net_src comp="145" pin="4"/><net_sink comp="218" pin=0"/></net>

<net id="223"><net_src comp="46" pin="0"/><net_sink comp="218" pin=1"/></net>

<net id="229"><net_src comp="218" pin="2"/><net_sink comp="224" pin=0"/></net>

<net id="230"><net_src comp="30" pin="0"/><net_sink comp="224" pin=1"/></net>

<net id="231"><net_src comp="156" pin="4"/><net_sink comp="224" pin=2"/></net>

<net id="237"><net_src comp="218" pin="2"/><net_sink comp="232" pin=0"/></net>

<net id="238"><net_src comp="212" pin="2"/><net_sink comp="232" pin=1"/></net>

<net id="239"><net_src comp="134" pin="4"/><net_sink comp="232" pin=2"/></net>

<net id="244"><net_src comp="218" pin="2"/><net_sink comp="240" pin=0"/></net>

<net id="245"><net_src comp="48" pin="0"/><net_sink comp="240" pin=1"/></net>

<net id="250"><net_src comp="189" pin="4"/><net_sink comp="246" pin=0"/></net>

<net id="251"><net_src comp="50" pin="0"/><net_sink comp="246" pin=1"/></net>

<net id="256"><net_src comp="246" pin="2"/><net_sink comp="252" pin=0"/></net>

<net id="257"><net_src comp="240" pin="2"/><net_sink comp="252" pin=1"/></net>

<net id="262"><net_src comp="167" pin="4"/><net_sink comp="258" pin=0"/></net>

<net id="263"><net_src comp="52" pin="0"/><net_sink comp="258" pin=1"/></net>

<net id="268"><net_src comp="258" pin="2"/><net_sink comp="264" pin=0"/></net>

<net id="269"><net_src comp="240" pin="2"/><net_sink comp="264" pin=1"/></net>

<net id="274"><net_src comp="54" pin="0"/><net_sink comp="270" pin=0"/></net>

<net id="275"><net_src comp="224" pin="3"/><net_sink comp="270" pin=1"/></net>

<net id="280"><net_src comp="264" pin="2"/><net_sink comp="276" pin=0"/></net>

<net id="281"><net_src comp="218" pin="2"/><net_sink comp="276" pin=1"/></net>

<net id="287"><net_src comp="276" pin="2"/><net_sink comp="282" pin=0"/></net>

<net id="288"><net_src comp="34" pin="0"/><net_sink comp="282" pin=1"/></net>

<net id="289"><net_src comp="178" pin="4"/><net_sink comp="282" pin=2"/></net>

<net id="295"><net_src comp="264" pin="2"/><net_sink comp="290" pin=0"/></net>

<net id="296"><net_src comp="270" pin="2"/><net_sink comp="290" pin=1"/></net>

<net id="297"><net_src comp="224" pin="3"/><net_sink comp="290" pin=2"/></net>

<net id="302"><net_src comp="258" pin="2"/><net_sink comp="298" pin=0"/></net>

<net id="303"><net_src comp="48" pin="0"/><net_sink comp="298" pin=1"/></net>

<net id="308"><net_src comp="218" pin="2"/><net_sink comp="304" pin=0"/></net>

<net id="309"><net_src comp="298" pin="2"/><net_sink comp="304" pin=1"/></net>

<net id="314"><net_src comp="252" pin="2"/><net_sink comp="310" pin=0"/></net>

<net id="315"><net_src comp="304" pin="2"/><net_sink comp="310" pin=1"/></net>

<net id="320"><net_src comp="56" pin="0"/><net_sink comp="316" pin=0"/></net>

<net id="321"><net_src comp="282" pin="3"/><net_sink comp="316" pin=1"/></net>

<net id="326"><net_src comp="310" pin="2"/><net_sink comp="322" pin=0"/></net>

<net id="327"><net_src comp="264" pin="2"/><net_sink comp="322" pin=1"/></net>

<net id="332"><net_src comp="322" pin="2"/><net_sink comp="328" pin=0"/></net>

<net id="333"><net_src comp="218" pin="2"/><net_sink comp="328" pin=1"/></net>

<net id="339"><net_src comp="328" pin="2"/><net_sink comp="334" pin=0"/></net>

<net id="340"><net_src comp="34" pin="0"/><net_sink comp="334" pin=1"/></net>

<net id="341"><net_src comp="189" pin="4"/><net_sink comp="334" pin=2"/></net>

<net id="347"><net_src comp="310" pin="2"/><net_sink comp="342" pin=0"/></net>

<net id="348"><net_src comp="316" pin="2"/><net_sink comp="342" pin=1"/></net>

<net id="349"><net_src comp="282" pin="3"/><net_sink comp="342" pin=2"/></net>

<net id="354"><net_src comp="56" pin="0"/><net_sink comp="350" pin=0"/></net>

<net id="355"><net_src comp="334" pin="3"/><net_sink comp="350" pin=1"/></net>

<net id="360"><net_src comp="58" pin="0"/><net_sink comp="356" pin=0"/></net>

<net id="361"><net_src comp="167" pin="4"/><net_sink comp="356" pin=1"/></net>

<net id="367"><net_src comp="276" pin="2"/><net_sink comp="362" pin=0"/></net>

<net id="368"><net_src comp="58" pin="0"/><net_sink comp="362" pin=1"/></net>

<net id="369"><net_src comp="356" pin="2"/><net_sink comp="362" pin=2"/></net>

<net id="374"><net_src comp="60" pin="0"/><net_sink comp="370" pin=0"/></net>

<net id="375"><net_src comp="145" pin="4"/><net_sink comp="370" pin=1"/></net>

<net id="381"><net_src comp="218" pin="2"/><net_sink comp="376" pin=0"/></net>

<net id="382"><net_src comp="60" pin="0"/><net_sink comp="376" pin=1"/></net>

<net id="383"><net_src comp="370" pin="2"/><net_sink comp="376" pin=2"/></net>

<net id="389"><net_src comp="62" pin="0"/><net_sink comp="384" pin=0"/></net>

<net id="390"><net_src comp="64" pin="0"/><net_sink comp="384" pin=2"/></net>

<net id="394"><net_src comp="384" pin="3"/><net_sink comp="391" pin=0"/></net>

<net id="402"><net_src comp="391" pin="1"/><net_sink comp="398" pin=0"/></net>

<net id="403"><net_src comp="395" pin="1"/><net_sink comp="398" pin=1"/></net>

<net id="407"><net_src comp="398" pin="2"/><net_sink comp="404" pin=0"/></net>

<net id="413"><net_src comp="66" pin="0"/><net_sink comp="408" pin=0"/></net>

<net id="414"><net_src comp="398" pin="2"/><net_sink comp="408" pin=1"/></net>

<net id="415"><net_src comp="68" pin="0"/><net_sink comp="408" pin=2"/></net>

<net id="419"><net_src comp="408" pin="3"/><net_sink comp="416" pin=0"/></net>

<net id="424"><net_src comp="404" pin="1"/><net_sink comp="420" pin=0"/></net>

<net id="425"><net_src comp="416" pin="1"/><net_sink comp="420" pin=1"/></net>

<net id="433"><net_src comp="420" pin="2"/><net_sink comp="429" pin=0"/></net>

<net id="434"><net_src comp="426" pin="1"/><net_sink comp="429" pin=1"/></net>

<net id="439"><net_src comp="70" pin="0"/><net_sink comp="435" pin=1"/></net>

<net id="444"><net_src comp="435" pin="2"/><net_sink comp="440" pin=1"/></net>

<net id="452"><net_src comp="440" pin="2"/><net_sink comp="448" pin=0"/></net>

<net id="453"><net_src comp="445" pin="1"/><net_sink comp="448" pin=1"/></net>

<net id="458"><net_src comp="448" pin="2"/><net_sink comp="454" pin=1"/></net>

<net id="463"><net_src comp="0" pin="0"/><net_sink comp="459" pin=0"/></net>

<net id="464"><net_src comp="454" pin="2"/><net_sink comp="459" pin=1"/></net>

<net id="468"><net_src comp="196" pin="1"/><net_sink comp="465" pin=0"/></net>

<net id="469"><net_src comp="465" pin="1"/><net_sink comp="454" pin=0"/></net>

<net id="473"><net_src comp="200" pin="2"/><net_sink comp="470" pin=0"/></net>

<net id="477"><net_src comp="206" pin="2"/><net_sink comp="474" pin=0"/></net>

<net id="478"><net_src comp="474" pin="1"/><net_sink comp="123" pin=2"/></net>

<net id="482"><net_src comp="232" pin="3"/><net_sink comp="479" pin=0"/></net>

<net id="483"><net_src comp="479" pin="1"/><net_sink comp="134" pin=2"/></net>

<net id="484"><net_src comp="479" pin="1"/><net_sink comp="384" pin=1"/></net>

<net id="488"><net_src comp="290" pin="3"/><net_sink comp="485" pin=0"/></net>

<net id="489"><net_src comp="485" pin="1"/><net_sink comp="156" pin=2"/></net>

<net id="490"><net_src comp="485" pin="1"/><net_sink comp="395" pin=0"/></net>

<net id="494"><net_src comp="334" pin="3"/><net_sink comp="491" pin=0"/></net>

<net id="495"><net_src comp="491" pin="1"/><net_sink comp="445" pin=0"/></net>

<net id="499"><net_src comp="342" pin="3"/><net_sink comp="496" pin=0"/></net>

<net id="500"><net_src comp="496" pin="1"/><net_sink comp="178" pin=2"/></net>

<net id="501"><net_src comp="496" pin="1"/><net_sink comp="426" pin=0"/></net>

<net id="505"><net_src comp="350" pin="2"/><net_sink comp="502" pin=0"/></net>

<net id="506"><net_src comp="502" pin="1"/><net_sink comp="189" pin=2"/></net>

<net id="510"><net_src comp="362" pin="3"/><net_sink comp="507" pin=0"/></net>

<net id="511"><net_src comp="507" pin="1"/><net_sink comp="167" pin=2"/></net>

<net id="515"><net_src comp="376" pin="3"/><net_sink comp="512" pin=0"/></net>

<net id="516"><net_src comp="512" pin="1"/><net_sink comp="145" pin=2"/></net>

<net id="520"><net_src comp="429" pin="2"/><net_sink comp="517" pin=0"/></net>

<net id="521"><net_src comp="517" pin="1"/><net_sink comp="435" pin=0"/></net>

<net id="522"><net_src comp="517" pin="1"/><net_sink comp="440" pin=0"/></net>

<net id="526"><net_src comp="448" pin="2"/><net_sink comp="523" pin=0"/></net>

<net id="527"><net_src comp="523" pin="1"/><net_sink comp="106" pin=2"/></net>

<net id="531"><net_src comp="459" pin="2"/><net_sink comp="528" pin=0"/></net>

<net id="532"><net_src comp="528" pin="1"/><net_sink comp="94" pin=1"/></net>

<net id="533"><net_src comp="528" pin="1"/><net_sink comp="101" pin=1"/></net>

<net id="537"><net_src comp="101" pin="2"/><net_sink comp="534" pin=0"/></net>

<net id="538"><net_src comp="534" pin="1"/><net_sink comp="113" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: weights_oc | {13 }
 - Input state : 
	Port: store_weights_5 : weights | {5 6 7 8 9 10 11 12 }
	Port: store_weights_5 : weights_offset | {1 }
  - Chain level:
	State 1
	State 2
		exitcond_flatten2 : 1
		indvar_flatten_next2 : 1
		StgValue_29 : 2
		i_1 : 1
		exitcond_flatten : 1
		l_mid : 2
		tmp_mid2_v : 2
		not_exitcond_flatten : 2
		exitcond : 1
		exitcond_mid : 2
		exitcond_flatten1 : 1
		exitcond_flatten_mid : 2
		l_1 : 3
		tmp_5 : 2
		j_mid : 2
		tmp_2_mid2 : 2
		exitcond_flatten_not : 2
		not_exitcond_flatten_1 : 2
		exitcond_mid1 : 2
		j_1 : 3
		tmp_s : 2
		tmp_3 : 2
		k_mid2 : 2
		tmp_4_mid2 : 4
		k_1 : 3
		indvar_flatten_op : 1
		indvar_flatten_next : 2
		indvar_flatten13_op : 1
		indvar_flatten_next1 : 2
	State 3
		tmp_3_cast : 1
		tmp_7 : 2
		tmp_7_cast : 3
		tmp_2 : 3
		p_shl1 : 4
		tmp_9 : 5
		tmp_4 : 6
	State 4
		tmp_11 : 1
		sum : 2
		weights_addr : 3
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
		StgValue_83 : 1
		empty_5 : 1
	State 14


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------------|---------|---------|
| Operation|         Functional Unit        |    FF   |   LUT   |
|----------|--------------------------------|---------|---------|
|          |   indvar_flatten_next2_fu_206  |    0    |    23   |
|          |           i_1_fu_212           |    0    |    15   |
|          |           l_1_fu_270           |    0    |    15   |
|          |           j_1_fu_316           |    0    |    12   |
|          |           k_1_fu_350           |    0    |    12   |
|          |    indvar_flatten_op_fu_356    |    0    |    15   |
|    add   |   indvar_flatten13_op_fu_370   |    0    |    14   |
|          |          tmp_7_fu_398          |    0    |    13   |
|          |          tmp_9_fu_420          |    0    |    19   |
|          |          tmp_4_fu_429          |    0    |    19   |
|          |          tmp_10_fu_440         |    0    |    19   |
|          |          tmp_11_fu_448         |    0    |    19   |
|          |           sum_fu_454           |    0    |    37   |
|----------|--------------------------------|---------|---------|
|          |    exitcond_flatten2_fu_200    |    0    |    13   |
|   icmp   |     exitcond_flatten_fu_218    |    0    |    13   |
|          |         exitcond_fu_246        |    0    |    9    |
|          |    exitcond_flatten1_fu_258    |    0    |    11   |
|----------|--------------------------------|---------|---------|
|          |          l_mid_fu_224          |    0    |    5    |
|          |        tmp_mid2_v_fu_232       |    0    |    7    |
|          |          j_mid_fu_282          |    0    |    3    |
|  select  |        tmp_2_mid2_fu_290       |    0    |    5    |
|          |          k_mid2_fu_334         |    0    |    3    |
|          |        tmp_4_mid2_fu_342       |    0    |    3    |
|          |   indvar_flatten_next_fu_362   |    0    |    6    |
|          |   indvar_flatten_next1_fu_376  |    0    |    10   |
|----------|--------------------------------|---------|---------|
|          |          tmp_5_fu_276          |    0    |    2    |
|    or    |  not_exitcond_flatten_1_fu_304 |    0    |    2    |
|          |          tmp_s_fu_322          |    0    |    2    |
|          |          tmp_3_fu_328          |    0    |    2    |
|----------|--------------------------------|---------|---------|
|          |       exitcond_mid_fu_252      |    0    |    2    |
|    and   |   exitcond_flatten_mid_fu_264  |    0    |    2    |
|          |      exitcond_mid1_fu_310      |    0    |    2    |
|----------|--------------------------------|---------|---------|
|    xor   |   not_exitcond_flatten_fu_240  |    0    |    2    |
|          |   exitcond_flatten_not_fu_298  |    0    |    2    |
|----------|--------------------------------|---------|---------|
|   read   | weights_offset_read_read_fu_88 |    0    |    0    |
|          |  weights_addr_read_read_fu_101 |    0    |    0    |
|----------|--------------------------------|---------|---------|
|  readreq |        grp_readreq_fu_94       |    0    |    0    |
|----------|--------------------------------|---------|---------|
|          |           sext_fu_196          |    0    |    0    |
|          |        tmp_3_cast_fu_391       |    0    |    0    |
|          |     tmp_2_mid2_cast_fu_395     |    0    |    0    |
|   zext   |        tmp_7_cast_fu_404       |    0    |    0    |
|          |          p_shl1_fu_416         |    0    |    0    |
|          |     tmp_4_mid2_cast_fu_426     |    0    |    0    |
|          |          tmp_6_fu_445          |    0    |    0    |
|----------|--------------------------------|---------|---------|
|bitconcatenate|           tmp_fu_384           |    0    |    0    |
|          |          tmp_2_fu_408          |    0    |    0    |
|----------|--------------------------------|---------|---------|
|    shl   |          tmp_8_fu_435          |    0    |    0    |
|----------|--------------------------------|---------|---------|
|   Total  |                                |    0    |   338   |
|----------|--------------------------------|---------|---------|

Memories:
N/A

* Register list:
+----------------------------+--------+
|                            |   FF   |
+----------------------------+--------+
|  exitcond_flatten2_reg_470 |    1   |
|          i_reg_130         |    7   |
|   indvar_flatten1_reg_119  |   16   |
|   indvar_flatten2_reg_141  |   10   |
|indvar_flatten_next1_reg_512|   10   |
|indvar_flatten_next2_reg_474|   16   |
| indvar_flatten_next_reg_507|    6   |
|   indvar_flatten_reg_163   |    6   |
|          j_reg_174         |    3   |
|         k_1_reg_502        |    3   |
|       k_mid2_reg_491       |    3   |
|          k_reg_185         |    3   |
|          l_reg_152         |    5   |
|        sext_reg_465        |   64   |
|       tmp_11_reg_523       |   64   |
|     tmp_2_mid2_reg_485     |    5   |
|     tmp_4_mid2_reg_496     |    3   |
|        tmp_4_reg_517       |   64   |
|     tmp_mid2_v_reg_479     |    7   |
|  weights_addr_read_reg_534 |   32   |
|    weights_addr_reg_528    |   32   |
+----------------------------+--------+
|            Total           |   360  |
+----------------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   338  |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   360  |    -   |
+-----------+--------+--------+
|   Total   |   360  |   338  |
+-----------+--------+--------+
