[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 10000000
Simulation Instructions: 40000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
Heartbeat CPU 0 instructions: 10000003 cycles: 2919878 heartbeat IPC: 3.425 cumulative IPC: 3.425 (Simulation time: 00 hr 00 min 29 sec)
Warmup finished CPU 0 instructions: 10000003 cycles: 2919878 cumulative IPC: 3.425 (Simulation time: 00 hr 00 min 29 sec)
Warmup complete CPU 0 instructions: 10000003 cycles: 2919878 cumulative IPC: 3.425 (Simulation time: 00 hr 00 min 29 sec)
Heartbeat CPU 0 instructions: 20000007 cycles: 12948574 heartbeat IPC: 0.9971 cumulative IPC: 0.9971 (Simulation time: 00 hr 01 min 21 sec)
Heartbeat CPU 0 instructions: 30000008 cycles: 21757526 heartbeat IPC: 1.135 cumulative IPC: 1.062 (Simulation time: 00 hr 02 min 09 sec)
Heartbeat CPU 0 instructions: 40000009 cycles: 29472336 heartbeat IPC: 1.296 cumulative IPC: 1.13 (Simulation time: 00 hr 02 min 53 sec)
Simulation finished CPU 0 instructions: 40000000 cycles: 35375793 cumulative IPC: 1.131 (Simulation time: 00 hr 03 min 41 sec)
Simulation complete CPU 0 instructions: 40000000 cycles: 35375793 cumulative IPC: 1.131 (Simulation time: 00 hr 03 min 41 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs perlbench_135B.trace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 1.131 instructions: 40000000 cycles: 35375793
CPU 0 Branch Prediction Accuracy: 94.63% MPKI: 11.92 Average ROB Occupancy at Mispredict: 41.55
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.04325
BRANCH_INDIRECT: 0.9166
BRANCH_CONDITIONAL: 9.134
BRANCH_DIRECT_CALL: 0.004475
BRANCH_INDIRECT_CALL: 1.733
BRANCH_RETURN: 0.09205

cpu0->cpu0_STLB TOTAL        ACCESS:     331423 HIT:     329876 MISS:       1547 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:     331423 HIT:     329876 MISS:       1547 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 352.2 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:     875414 HIT:     830829 MISS:      44585 MSHR_MERGE:          0
cpu0->cpu0_L2C LOAD         ACCESS:     711604 HIT:     678240 MISS:      33364 MSHR_MERGE:          0
cpu0->cpu0_L2C RFO          ACCESS:      43655 HIT:      35557 MISS:       8098 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C WRITE        ACCESS:     116938 HIT:     116836 MISS:        102 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:       3217 HIT:        196 MISS:       3021 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 61.02 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:    4661412 HIT:    4246360 MISS:     415052 MSHR_MERGE:     108440
cpu0->cpu0_L1I LOAD         ACCESS:    4661412 HIT:    4246360 MISS:     415052 MSHR_MERGE:     108440
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 7.857 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   14226747 HIT:   13612106 MISS:     614641 MSHR_MERGE:     162777
cpu0->cpu0_L1D LOAD         ACCESS:    7891158 HIT:    7396358 MISS:     494800 MSHR_MERGE:      89808
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D WRITE        ACCESS:    6332125 HIT:    6215509 MISS:     116616 MSHR_MERGE:      72961
cpu0->cpu0_L1D TRANSLATION  ACCESS:       3464 HIT:        239 MISS:       3225 MSHR_MERGE:          8
cpu0->cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 13.67 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:    4086968 HIT:    3986980 MISS:      99988 MSHR_MERGE:      62919
cpu0->cpu0_ITLB LOAD         ACCESS:    4086968 HIT:    3986980 MISS:      99988 MSHR_MERGE:      62919
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 5.865 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   13484786 HIT:   13105824 MISS:     378962 MSHR_MERGE:      84608
cpu0->cpu0_DTLB LOAD         ACCESS:   13484786 HIT:   13105824 MISS:     378962 MSHR_MERGE:      84608
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 6.749 cycles
cpu0->LLC TOTAL        ACCESS:      58661 HIT:      46559 MISS:      12102 MSHR_MERGE:          0
cpu0->LLC LOAD         ACCESS:      33364 HIT:      25736 MISS:       7628 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:       8098 HIT:       5283 MISS:       2815 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->LLC WRITE        ACCESS:      14178 HIT:      14154 MISS:         24 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:       3021 HIT:       1386 MISS:       1635 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 168.7 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:        638
  ROW_BUFFER_MISS:      11440
  AVG DBUS CONGESTED CYCLE: 19.78
Channel 0 WQ ROW_BUFFER_HIT:        313
  ROW_BUFFER_MISS:        894
  FULL:          0
Channel 0 REFRESHES ISSUED:       2948
