effici regist memori assign nonorthogon architectur via graph color mst algorithm find optim assign program variabl regist memori prohibit difficult code gener applic specif instructionset processor asip mainli order meet stringent speed power requir embed applic asip commonli employ nonorthogon architectur typic character irregular data path heterogen regist multipl memori bank result exist techniqu mainli develop rel regular orthogon generalpurpos processor gpp obsolet recent emerg asip architectur paper attempt tackl issu exploit convent graph color maximum span tree mst algorithm special constraint ad handl nonorthogon asip architectur result studi indic algorithm find fairli good assign variabl heterogen regist multimemori run extrem faster previou work employ exceedingli expens algorithm address issu b introduct embed system design strive meet cost perform goal demand applic complex processor ever increasingli optim certain applic domain embed system optim need process design space explor 8 find hardwar configur meet design goal final configur processor result design space explor usual instruct set data path highli tune specif embed applic sens collect call applic specif instructionset processor asip asip typic nonorthogon architectr character irregular data path contain heterogen regist multipl memori bank exampl architectur figur 1 show motorola dsp56000 commerci offtheshelf asip specif design digit signal process dsp applic note data path architectur lack larg number central generalpurpos homogen regist stead multipl small regist file differ file distribut dedic differ set function unit also note employ multimemori bank architectur consist program data memori bank architectur two data memori bank connect two independ data buse convent von neumann architectur singl memori bank type memori architectur support mani embed processor analog devic adsp2100 dsp group pinedspcor motorola dsp56000 nec upd77016 one obviou advantag architectur access two data word one instruct cycl multimemori bank architectur shown effect mani oper commonli found embed applic n real multipli exampl see applic oper ideal rate processor two data memori bank multipli alu 56 shifterlimit shifter address alu address alu memori global data bu memori agu figur 1 motorola dsp56000 data path dual data memori bank x two variabl xi yi fetch simultan ousli also see ideal speed oper possibl one condit variabl assign differ data memori bank instanc follow dsp56000 assembl code implement n real multipli array x assign respect two memori bank x move xr0x0 yr4y0 mpyr x0y0a xr0x0 yr4y0 n1end mpyr x0y0a axr1 yr4y0 move xr0x0 move axr1 unfortun sever exist vendorprovid compil test abl exploit hardwar featur dual data memori bank effici therebi fail gener highli optim code target asip inevit impli user asip handoptim code assembl fulli exploit dual memori bank make program processor quit complex time consum paper describ implement two core techniqu code gener nonorthogon asip regist alloc memori bank assign regist alloc decoupl two phase handl heterogen regist architectur asip follow 1 physic regist classifi set regist class collect regist dedic machin instruct regist classif algorithm alloc temporari variabl one regist class 2 convent graph color algorithm slightli modifi assign temporari physic regist within regist class previous alloc memori bank assign whose goal effici assign variabl multimemori bank asip also decoupl two phase follow 1 maximum span tree mst algorithm use find memori bank assign variabl 2 initi bank assign mstbase algorithm improv graph color algorithm also use regist assign algorithm differ previou work assign variabl heterogen regist multimemori bank separ decoupl code gener phase shown previou work singl tightlycoupl phase 13 14 report later paper perform result quit encourag first found code gener time dramat reduc factor four magnitud order result somewhat alreadi expect decoupl code gener phase greatli simplifi regist bank assign problem overal meanwhil benchmark result also show gener code nearli ident qualiti code gener coupl approach almost everi case section 2 discuss asip architectur target work section 3 present algorithm section present experi addit result recent obtain sinc earlier preliminari studi 5 section 5 conclud discuss 2 target machin model section character nonorthogon architectur asip two properti formal defin regist architectur start section first present follow definit definit 1 given target machin let ng set instruct defin r rmg set regist instruct defin set operand opi g assum c jl set regist appear posit operand jl l k say c jl form regist class instruct definit 2 definit 1 defin j collect distinct regist class instruct j follow fc jl g 1 turn defin follow say whole collect regist class machin see differ homogen heterogen regist architectur first consid sparc exampl processor homogen regist typic instruct sparc three operand op code reg regist file appear first operand reg case set regist form singl regist class op code sinc operand reg j regk regist appear form class instruct thu one regist class defin instruct op code hand dsp56000 instruct form multipli first two operand place product third operand dsp56000 restrict reg reg j input regist x0 x1 y0 y1 regk accumul b case two regist class defin mpya fx0 x1 y0 y1g reg reg j fabg regk exampl j op code mpya spectiv y1gfabgg say typic processor n gener purpos regist like sparc homogen regist architectur mainli usual set singl element consist n regist processor definit 1 2 equival mean n regist homogen machin instruct case dsp56000 howev regist dedic differ machin instruct make partial homogen subset machin instruc tion exampl see even one instruct like mpya dsp56000 two differ set homogen reg ister xyn ab list whole collect regist class defin dsp56000 tabl 1 gener say machin complex regist class heterogen regist architectur id regist class physic regist 9 y0 y1 tabl 1 regist class motorola dsp56000 22 multipl data memori bank exampl multimemori bank asip use dsp56000 whose data path shown figur 1 alu oper divid data oper address oper data alu oper perform data alu data regist consist four 24bit input regist x0 x1 y0 y1 two 56bit accumul b address alu oper perform address gener unit agu calcul memori address necessari indirectli address data operand memori sinc agu oper independ data alu address calcul occur simultan data alu oper shown figur 1 agu divid two ident halv address alu two set 16bit regist file one set regist file four address regist r0 r3 also four address regist r4 r7 address output multiplex select sourc xab yab sourc effect address may output address alu index address address regist registerindirect address everi cycl address gener alu use access two word parallel x memori bank consist 512word 24bit memori possibl memori refer mode dsp56000 four type x l xy x memori refer mode operand singl word either x memori bank l memori refer mode operand long word two word x memori referenc one operand address xy memori refer mode two independ use move two word operand memori simultan one word operand x memori word operand memori independ move data cycl call parallel move figur 1 see two data buse xdb ydb connect data path dsp56000 two data memori bank x respect buse parallel move made memori data regist architectur featur dsp56000 like asip multimemori bank allow singl instruct perform one data alu oper two move oper parallel per cycl certain condit due hardwar constraint case dsp56000 follow parallel move condit met maxim util dual memori bank architectur 1 two word address differ memori bank memori indirect address mode use address regist use address word address regist involv parallel move must differ set among two regist file agu implement attempt make parallel move condit meet code mani parallel move possibl gener 3 registerallocationandmem section detail code gener phase regist alloc memori bank assign briefli describ section 1 explain step step code gener produc final code use exampl dsp56000 assembl code shown figur 2 code obtain immedi instruct select phase note still sequenti unoptim form initi code given subsequ phase optim dual memori architectur dsp56000 describ section move r0 mac r0 r1 r2 move lowr2 lowv move highr2 highv move r3 move e r4 move f r5 mac r3 r4 r5 move lowr5 loww move highr5 highw figur 2 exampl uncompact dsp56000 assembl code produc instruct select 31 regist class alloc compil instruct select decoupl regist alloc subsequ phase fact mani convent compil gcc lcc zephyr target gpp also separ two phase separ regist alloc instruct select rel straightforward compil target gpp gpp homogen regist within singl class possibl class regist instruct select phase instruct need regist assign symbol temporari later regist alloc phase map avail regist regist class asip howev regist class individu instruct may differ regist may belong mani differ regist class see tabl 1 impli relationship regist instruct tightli coupl select instruct somehow also determin regist class regist assign instruct therefor phasecoupl 9 techniqu cleverli combin close relat phase norm compil gener code asip howev phase coupl may creat mani constraint code gener thu increas compil time tremend case previou work compar approach section 41 reliev problem decoupl approach still handl heterogen regist structur implement simpl scheme enforc relationship bind two separ phase insert anoth phase call regist class alloc scheme repres regist two notion regist class regist number class regist class alloc phase temporari alloc physic regist set possibl regist regist class place operand instruct physic regist select among regist class instruct later phase call regist assign sinc focu paper regist class alloc discuss whole algorithm refer 6 detail regist class alloc code figur shown associ temporari ri referenc code regist class alloc regist assign code compact phase result reduc code size also exploit machin instruct perform parallel oper one add plu parallel move figur 3 show result instruct code figur 2 compact see compact code one mac multiplyandadd two move combin singl instruct word two move combin one parallel move instruct use tradit list schedul algorithm code compact move ar0 br1 move cr2 dr3 mac r0 r1 r2 er4 fr5 mac r3 r4 r5 lowr2lowv move highr2highv lowr5loww move highr5highw figur 3 code sequenc compact code figur 2 32 memori bank assign regist class alloc code compact variabl result code assign one set memori bank exampl bank x dsp56000 section present memori bank assign techniqu use two wellknown algorithm 321 use mst algorithm memori bank assign phase use mst al gorithm first step basic phase construct weight undirect graph call simultan refer graph srg graph contain variabl referenc code node edg srg mean variabl v j vk referenc within instruct word compact code figur 4a show srg code figur 3 weight edg two variabl repres number time variabl referenc within word c e f c e f srg move xar0 ybr1 move xcr2 ydr3 mac r0 r1 r2 xer4 yfr5 mac r3 r4 r5 lowr2xlowv move highr2xhighv lowr5yloww move highr5yhighw c memori bank assign b assign memori bank11 figur 4 code result memori bank assign determin srg built code figur 3 accord parallel move condit two variabl referenc instruct word must assign differ memori bank order fetch singl instruct cycl otherwis extra cycl would need access thu strategi take maxim memori throughput assign pair variabl referenc word differ memori bank whenev po sibl conflict occur two pair variabl variabl one pair appear frequent word shall higher prioriti pair notic frequenc denot weight srg figur 4b show variabl c e v assign x memori remain one b f w memori optim pair variabl connect via edg assign differ memori x thu avoid extra cycl fetch variabl seen result code figur 4c case variabl v w still need two cycl move long type variabl doubleword length howev also benefit optim memori assign half variabl move togeth cycl memori bank assign problem face realiti alway simpl one figur 4 illustr realist complex case problem consid figur 5 srg five variabl b maximum span tree srg figur 5 complex exampl simultan refer graph maximum span tree construct view process assign n memori bank divid srg n disjoint subgraph node subgraph assign memori bank correspond subgraph compil therefor tri obtain optim memori bank assign given srg find partit graph minimum cost accord definit 3 definit 3 let e connect weight graph v set node e set edg let weight edg e 2 e suppos partit graph g divid g n disjoint subgraph g cost partit p defin find optim partit minimum cost anoth npcomplet problem develop greedi approxim algorithm ojejjv jlgjv iti shown figur 6 sinc practic jej jv j problem algorithm usual run fast ojv jlgjv algorithm assum virtual exist asip two data memori bank algorithm easili extend handl case 2 memori bank assign algorithm first identifi maximum span tree mst srg given connect graph g span tree g connect acycl subgraph cover node g mst span tree whose total weight edg less span tree g one interest properti span tree bipartit graph tree actual bipartit given span tree graph g obtain partit p g1 g2 start arbitrari node say u assign g1 node even distanc u g2 odd distanc u base observ algorithm design first identifi span tree srg comput partit use heurist choos ordinari span tree maximum span tree rational heurist build partit mst elimin heavyweight edg mst therebi increas chanc reduc overal cost result partit unfortun construct partit mst guarante optimum solut accord earlier preliminari work 5 notion mst provid us crucial idea find partit low cost turn necessari find nearoptim memori bank assign instanc algorithm find optim partit srg figur 5 find mst algorithm use prim mst algorithm 11 algorithm global appli across basic block node follow sequenc repeatedli iter srg node mark algorithm edg prioriti queue q sort order weight edg highest weight remov first one edg highest weight one insert first remov note simultan refer graph gsr necessarili con nect oppos assumpt made therefor creat set mst one connect subgraph gsr also note algorithm least one node w z alway mark edg mark node u alway insert q earlier algorithm figur 5b show span tree obtain algorithm appli srg given figur 5a see x memori assign even depth memori odd depth tree 322 use graph color algorithm graph color approach 4 tradit use regist alloc mani compil central idea graph color partit variabl separ live rang live rang candid alloc regist rather entir variabl found idea also use improv basic memori bank assign describ section 321 relax namerel constraint variabl assign input simultan refer graph output set vsr whose node color either x algorithm set mst q prioriti queue node v vsr unmark v select unmark node inv sr return everi node vsr mark creat new mst find mst connect subgraph gsr mark u eu set edg incid u sort element eu incres order weight add q remov edg highest prioriti q z unmark w unmark od u mark node connect subgraph gsr visit select unmark node inv sr select node anoth subgraph gsr add st creat new mst od node v vsr uncolor v everi mst 2 st assign variabl memori bank x next visitor q node vsr xcolor node vsr color select arbitrari node v node xcolor color v color els node ycolor color v xcolor repeat everi node u adjac v u color color u color differ color v append u next visitor q extract one node next visitor q node color od node vsr xcolor node vsr color 0 xcolor node color one 9 uncolor node v 2 vsr color v color els break 0 color node color one 9 uncolor node v 2 vsr color v xcolor els break uncolor node v vsr color v altern x color return figur memori bank assign algorithm dual memori memori bank approach build undirect graph call memori bank interfer graph determin live rang conflict could assign memori bank disjoint live rang variabl assign differ memori bank give new name live rang addit flexibl graph color approach sometim result effici alloc variabl memori bank show section two techniqu call name split merg newli implement help memori bank assign benefit graph color approach exampl figur 4 simpl illustr henc let us consid anoth exampl figur 7 serv clarifi variou featur techniqu c e f f c move cr2 dr3 mac r0r1 r2 er4 fr5 mac r3r4 r5 r2a cr6 add r2r6 r7 r5d er8 move ar9 dr10 b c e f cost result code compact b live rang variabl c srg partit memori move xar0 ybr1 move xdr3 ycr2 mac r0r1r2 xfr5 yer4 mac r3r4r5 r2xa ycr6 add r2r6r7 r5xd yer8 move r10xd assign figur 7 code exampl data structur illustr name split merg figur 7a show exampl code gener code compact figur 7b depict live rang variabl note variabl multipl live rang figur 7c 7d show srg assign variabl memori bank see singl parallel move exploit exampl assign data memori final figur 7e show result code memori bank assign use mst algorithm memori partit inform figur 7d figur 8 show name split improv exampl figur 7 name split techniqu tri reduc code size compact memori refer parallel move instruct techniqu base wellknown graph color approach therefor instead present whole algorithm describ techniqu exampl given figur 8 see figur 8a live rang variabl candid assign memori bank exampl two variabl disjoint live rang split live rang variabl given differ name figur 8b 8c show modifi srg improv assign variabl memori bank figur 8d demonstr consid live rang oppos entir variabl bank assign place two live c e f e c d2 d2 live rang local variabl renam b srg c partit memori move xa1r0 ybr1 move xd1r3 ycr2 mac r0r1r2 xfr5 yer4 mac r3r4r5 r2xa2 yc r6 add r2r6r7 r5xd2 yer8 move xa2r9 yd2r10 move r10xd2 result name split figur 8 name split local variabl rang differ memori bank allow us exploit parallel move elimin one move instruct code figur 7e although name split help us reduc code size may increas data space monitor figur 8 mitig problem merg name name split figur 9 show data space exampl improv use name merg earlier exampl split two name a1 a2 accord live rang new name assign memori bank note live rang conflict mean turn assign locat memori e c f b c d1 e f live rang merg b partit memori figur 9 name merg local variabl compil merg nonconflict live rang variabl case variabl also merg nonconflict live rang differ variabl see figur 9b two name b d2 merg save one word memori key idea name split merg consid live rang instead entir variabl candid assign memori bank seen exampl compil potenti reduc number execut instruct exploit parallel move number memori word requir shown work appli graph color techniqu assign variabl memori bank greater potenti improv appli techniqu regist assign reason number memori bank typic much smaller number regist therebi algorithm name split merg practic polynomi time complex even though name split merg basic use theoret npcomplet graph color algorithm asymptot time requir name split merg scale worst case data memori bank yet much faster convent graph color regist allo cation whose time complex onm n typic 32 gpp alreadi empir proven practic regist alloc high complex run polynomi time thank numer heurist prune name split merg demonstr section 4 33 regist assign memori bank determin variabl code physic regist assign code use graph color algorithm special constraint ad handl nonorthogon architectur explain constraint recal alloc regist class temporari earlier regist class alloc phase regist assign temporari assign one physic regist among regist class alloc temporari exampl temporari r0 figur 4 shall replac one regist among four candid regist class 1 current alloc r0 shown section 31 addit regist class constraint regist assign also need consid addit constraint certain type instruct instanc regist assign instruct contain parallel move figur 4 must meet follow architectur constraint dual memori bank data memori bank move predefin set regist constraint also due partial heterogen regist architectur asip back exampl figur 4 variabl parallel move r0 alloc memori x therefor regist elig r0 confin x0 x1 physic regist alreadi assign instruct regist spill occur satisfi constraint regist class memori bank graph color algorithm assign temporari physic regist code figur 10 show result code regist assign appli code shown figur 4c see figur 10 memori refer code repres symbol term variabl name like b convert real one use address mode provid machin convers done memori offset assign phase come regist assign final phase appli algorithm similar maximum weight path mwp algorithm origin propos leuper marwed 7 move xr1x0 yr5y0 move xr1a yr5y1 mac x0 y0 xr1x1 yr5b figur 10 result code regist assign memori offset assign 4 compar empir studi evalu perform memori bank assign algorithm implement algorithm conduct experi benchmark suit dsp56000 10 perform measur two metric size time section report perform obtain exper iment compar result work 41 comparison previou work recent code gener asip receiv much attent main stream convent compil research one promin exampl compil studi target asip may araujo malik 2 propos lineartim optim algorithm instruct select regist alloc instruct schedul express tree like previou studi asip algorithm design specif multimemori bank ar chitectur best knowledg earliest studi address problem regist memori bank assign saghir et al 12 howev work differ target asip heterogen regist assum processor larg number central generalpurpos regist token approach also differ raw project mit 3 sinc memori bank assign techniqu neither assum heterogen regist even asip recent problem extens address project call spam conduct research princeton mit 1 14 fact spam close relat work current avail us therefor work compar algorithm experi set benchmark target processor 42 comparison code size figur 11 list benchmark compil spam compil benchmark adpcm dspstone 15 suit reason could port spam success machin plat form number spam figur borrow literatur 14 comparison experiment result020611418 convolut complexmultipli iirbiquadnsect leastmeansquar matrixmultiply1 adaptqu adaptpredict1 iadptquant scalefactor1 speedcontrol2 tonedetector1 benchmark size ratio figur 11 ratio code size spam code size figur display size ratio code spam code spam code size 1 code size normal spam code size figur see size output code compar code overal fact seven benchmark twelv output code smaller spam code result indic memori bank assign algorithm effect simultan refer alloc algorithm case 43 comparison compil time compil demonstr compar perform code size differ compil time signific depict figur 12 accord literatur 14 experi spam conduct sun microsystem ultra enterpris featur eight processor 1gb ram unfortun could find exactli machin use instead experi sun microsystem ultra enterpris two processor 2gb ram101000100000 convolut complexmultipli iirbiquadnsect leastmeansquar matrixmultiply1 adaptqu adaptpredict1 iadptquant scalefactor1 speedcontrol2 tonedetector1 benchmark compil time ratio figur 12 ratio log scale compil time compil spam compil see figur compil time roughli three four order magnitud faster despit differ machin platform therefor believ larg differ compil time clearli demonstr advantag approach term compil speed compar experi show evid compil time spam may increas substanti larg ap plicat oppos found long compil time spam compil result fact use coupl approach attempt deal regist memori bank assign singl combin step sever code gener phase coupl simultan consid address issu approach variabl alloc physic regist time assign memori bank support coupl approach build constraint graph repres multipl constraint optim solut problem sought unfortun multipl constraint graph turn problem typic multivari optimum problem tractabl npcomplet algorithm coupl approach multivari constraint unavoid variou constraint mani heterogen regist multimemori bank involv find optim refer alloc simulta neousli consequ avoid use expens algorithm inevit resort heurist algorithm call simul anneal base mont carlo approach howev even heurist observ literatur 13 14 compil still take 1000 second even moder size program mainli number constraint constraint graph rapidli becom larg complic code size increas see slowdown compil obvious caus intrins complex coupl approach con trast compil time stay short even larger bench mark credit mainli decoupl approach facilit applic variou fast heurist algorithm individu conquer subproblem encount code gener process dual memori bank system specif approach regist alloc decoupl code compact memori bank assign therebi bind physic regist temporari come code compact variabl assign memori bank could initi expect degrad output code qualiti due limit newli introduc consid physic regist bind separ memori bank signment howev conclud result care decoupl may allevi drawback practic maxim advantag term compil speed often critic factor industri compil 44 comparison execut speed estim impact code size reduct run time gener three version code follow uncompact first version uncompact code shown figur 2 gener immedi instruct select phase compileroptim uncompact code optim dsp56000 use techniqu section 3 produc code like one figur 10 handoptim uncompact code optim hand handoptim code compil use input handoptim one may provid us upper limit perform benchmark dsp56000 execut time compar figur 13 ratio speedup improv produc compil optim handoptim compar speedup produc uncompact code instanc compil optim code complex multipli achiev speedup 23 uncompact code handoptim code achiev addit speedup 9 tantamount 32 total uncompact code figur 13 see averag speedup compileroptim code uncompact code 7 handoptim code compileroptim code 8 result indic compil achiev roughli half speedup could get hand optimiza tion although number may satisfactori result also indic six benchmark twelv compil achiev greater part perform gain achiev hand optim cours also sever benchmark fir2dim convolut least mean squar compil much room improv accord anal ysi main caus creat differ execution0206114fir2dim convolut complexmultipli iirbiquadnsect leastmeansquar matrixmultiply1 adaptqu adaptpredict1 iadptquant scalefactor1 speedcontrol2 tonedetector1 benchmark ompil figur 13 speedup execut time compil optim handoptim code execut time unoptim code time compilergener code hand optim code incap compil effici handl loop illustr consid exampl figur 14 show typic exampl softwar pipelin requir optim loop 16 l10 mov xax0 yby0 mpi x0y0a xcx1 ydy1 add x1y1a mov axe compil compact code approach 16 l10 mov xax0 yby0 mpi x0y0a xcx1 ydy1 add x1y1a mov axe compil compact code approach mov xax0 yby0 15 l10 mpi x0y0a xcx1 ydy1 add x1y1a xax0 yby0 mov axe b handoptim compact code figur 14 compact differ compil code handoptim code notic exampl parallel move variabl b compact instruct word contain add depend mpi howev place one copi parallel move preambl loop merg move add although optim may reduc total code size elimin one instruct within loop undoubtedli would reduc total execut time notic exampl inform us sinc execut time spent loop compil match hand optim run time speed without advanc loop opti mizat softwar pipelin base rigor depend analysi current issu remain futur research 5 conclus paper propos decoupl approach support dual memori architectur six code gener phase perform separ also present name split merg addit techniqu compar work spam analyz pro con decoupl approach oppos coupl approach compar analysi experi reveal compil achiev compar result code size yet decoupl structur code gener simplifi data alloc algorithm dual memori bank allow algorithm run reason fast analysi also reveal exploit dual memori bank care assign scalar variabl bank brought speedup run time howev analysi expos sever limit current techniqu well instanc approach limit scalar variabl expect memori bank assign array achiev larg perform enhanc comput perform array number crunch program actual illustr figur 11 13 even highli handoptim code could make signific perform improv term speed although made visibl differ term size mainli impact scalar variabl perform rel low compar space occupi code anoth limit would perform memori bank assign argument pass via memori function would requir interprocedur analysi sinc caller must know memori access pattern calle pass argument also certain loop optim techniqu like list section 44 need implement improv execut time output code 6 r challeng code gener embed processor code gener fixedpoint dsp compil support scalabl effici memori system regist alloc spill via graph color effici fast alloc onchip dual memori bank portabl optim digit signal processor algorithm address assign dsp code gener retarget compil embed core processor code gener embed processor motorola inc shortest connect network gener exploit dual datamemori bank digit signal processor code optim librari retarget compil embed digit signal processor simultan refer alloc code gener dual data memori bank asip tr exploit dual datamemori bank digit signal processor algorithm address assign dsp code gener code gener fixedpoint dsp simultan refer alloc code gener dual data memori bank asip portabl optim digit signal processor compil support scalabl effici memori system retarget compil embed core processor code gener embed processor regist alloc myampersandamp spill via graph color studi data alloc onchip dual memori bank code optim librari retarget compil embed digit signal processor ctr yihsuan lee cheng chen effect effici code gener algorithm uniform loop nonorthogon dsp architectur journal system softwar v80 n3 p410428 march 2007 g grwal coro banerji morton compar genet algorithm penalti function repair heurist dsp applic domain proceed 24th iast intern confer artifici intellig applic p3139 februari 1316 2006 innsbruck austria chungi lyuh taewhan kim memori access schedul bind consid energi minim multibank memori system proceed 41st annual confer design autom june 0711 2004 san diego ca usa jeonghun cho yunheung paek david whalley fast memori bank assign fixedpoint digit signal processor acm transact design autom electron system toda v9 n1 p5274 januari 2004 rajiv ravindran robert senger eric marsman ganesh dasika matthew r guthau scott mahlk richard b brown increas number effect regist lowpow processor use window regist file proceed intern confer compil architectur synthesi embed system octob 30novemb 01 2003 san jose california usa rajiv ravindran robert senger eric marsman ganesh dasika matthew r guthau scott mahlk richard b brown partit variabl across regist window reduc spill code lowpow processor ieee transact comput v54 n8 p9981012 august 2005 zhong wang xiaobo sharon hu energyawar variabl partit instruct schedul multibank memori architectur acm transact design autom electron system toda v10 n2 p369388 april 2005 xiaotong zhuang santosh pand parallel loadstor dualbank memori embed processor acm transact embed comput system tec v5 n3 p613657 august 2006 yihsuan lee cheng chen effici code gener algorithm nonorthogon dsp architectur journal vlsi signal process system v47 n3 p281296 june 2007 zhong wang xiaobo sharon hu power awar variabl partit instruct schedul multipl memori bank proceed confer design autom test europ p10312 februari 1620 2004