# ******************************************************************************

# iCEcube Static Timer

# Version:            2020.12.27943

# Build Date:         Dec  9 2020 17:33:20

# File Generated:     Jul 13 2021 16:01:59

# Purpose:            Timing Report with critical paths info

# Copyright (C) 2006-2010 by Lattice Semiconductor Corp. All rights reserved.

# ******************************************************************************

Device: iCE40HX1K
Derating factors (Best:Typical:Worst) :-  ( 0.563724 : 0.623363 : 0.701346 )
Derating factor used to generate this timing report:  Worst
Based on the following operating conditions 
Junction Temperature(degree Celsius): 85
Core Voltage(V): 1.14
Process Corner:  Worst
NOTE:
Please check both worst-case and best-case scenarios for "Setup Times" 
and "Hold Times" checks
 #####################################################################
                    Table of Contents
 =====================================================================
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup Times
		3.2::Clock to Out
		3.3::Pad to Pad
		3.4::Hold Times
		3.5::Minimum Clock to Out
		3.6::Minimum Pad To Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for top|CLK
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (top|CLK:R vs. top|CLK:R)
	6::Path Details for DataSheet
		6.1::Setup Times Path Details
		6.2::Clock to Out Path Details
			6.2.1::Path details for port: PORT1
		6.3::PI to PO Path Details
		6.4::Hold Times Path Details
		6.5::Minimum Clock to Out Path Details
			6.5.1::Path details for port: PORT1
		6.6::Minimum Pad To Pad Path Details
 =====================================================================
                    End of Table of Contents
 #####################################################################

 #####################################################################
                    1::Clock Frequency Summary
 =====================================================================
Number of clocks: 1
Clock: top|CLK  | Frequency: 154.14 MHz  | Target: 125.79 MHz  | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock  Capture Clock  Constraint(R-R)  Slack(R-R)  Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
------------  -------------  ---------------  ----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
top|CLK       top|CLK        7950             1463        N/A              N/A         N/A              N/A         N/A              N/A         

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

                        3.1::Setup Times
                        ----------------

Data Port  Clock Port  Setup Times  Clock Reference:Phase  
---------  ----------  -----------  ---------------------  


                       3.2::Clock to Out
                       -----------------

Data Port  Clock Port  Clock to Out  Clock Reference:Phase  
---------  ----------  ------------  ---------------------  
PORT1      CLK         8805          top|CLK:R              


                         3.3::Pad to Pad
                         ---------------

Port Name (Input)  Port Name (Output)  Pad to Pad  
-----------------  ------------------  ----------  


                         3.4::Hold Times
                         ---------------

Data Port  Clock Port  Hold Times  Clock Reference:Phase  
---------  ----------  ----------  ---------------------  


               3.5::Minimum Clock to Out
               -------------------------

Data Port  Clock Port  Minimum Clock to Out  Clock Reference:Phase  
---------  ----------  --------------------  ---------------------  
PORT1      CLK         8498                  top|CLK:R              


                 3.6::Minimum Pad To Pad
                 -----------------------

Port Name (Input)  Port Name (Output)  Minimum Pad To Pad  
-----------------  ------------------  ------------------  

===================================================================== 
                    End of Datasheet Report
##################################################################### 
##################################################################### 
                    4::Path Details for Clock Frequency Summary
===================================================================== 
4.1::Critical Path Report for top|CLK
*************************************
Clock: top|CLK
Frequency: 154.14 MHz | Target: 125.79 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_div_1_LC_1_8_4/lcout
Path End         : PWM_NUM_2_LC_2_5_7/ce
Capture Clock    : PWM_NUM_2_LC_2_5_7/clk
Setup Constraint : 7950p
Path slack       : 1462p

Capture Clock Arrival Time (top|CLK:R#2)    7950
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  2461
- Setup Time                                   0
----------------------------------------   ----- 
End-of-path required time (ps)             10411

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2461
+ Clock To Q                               540
+ Data Path Delay                         5948
---------------------------------------   ---- 
End-of-path arrival time (ps)             8949
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__439/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__439/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__440/I                                          GlobalMux                      0              1998  RISE       1
I__440/O                                          GlobalMux                    154              2153  RISE       1
I__441/I                                          ClkMux                         0              2153  RISE       1
I__441/O                                          ClkMux                       309              2461  RISE       1
clk_div_1_LC_1_8_4/clk                            LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
clk_div_1_LC_1_8_4/lcout              LogicCell40_SEQ_MODE_1000    540              3001   1463  RISE       3
I__399/I                              LocalMux                       0              3001   1463  RISE       1
I__399/O                              LocalMux                     330              3331   1463  RISE       1
I__402/I                              InMux                          0              3331   1463  RISE       1
I__402/O                              InMux                        259              3590   1463  RISE       1
clk_div_RNI91U1_1_LC_1_7_0/in1        LogicCell40_SEQ_MODE_0000      0              3590   1463  RISE       1
clk_div_RNI91U1_1_LC_1_7_0/carryout   LogicCell40_SEQ_MODE_0000    259              3850   1463  RISE       1
clk_div_RNIF3T2_2_LC_1_7_1/carryin    LogicCell40_SEQ_MODE_0000      0              3850   1463  RISE       1
clk_div_RNIF3T2_2_LC_1_7_1/carryout   LogicCell40_SEQ_MODE_0000    126              3976   1463  RISE       1
clk_div_RNIM6S3_3_LC_1_7_2/carryin    LogicCell40_SEQ_MODE_0000      0              3976   1463  RISE       1
clk_div_RNIM6S3_3_LC_1_7_2/carryout   LogicCell40_SEQ_MODE_0000    126              4102   1463  RISE       1
clk_div_RNIUAR4_4_LC_1_7_3/carryin    LogicCell40_SEQ_MODE_0000      0              4102   1463  RISE       1
clk_div_RNIUAR4_4_LC_1_7_3/carryout   LogicCell40_SEQ_MODE_0000    126              4229   1463  RISE       1
clk_div_RNI7GQ5_5_LC_1_7_4/carryin    LogicCell40_SEQ_MODE_0000      0              4229   1463  RISE       1
clk_div_RNI7GQ5_5_LC_1_7_4/carryout   LogicCell40_SEQ_MODE_0000    126              4355   1463  RISE       1
clk_div_RNIHMP6_6_LC_1_7_5/carryin    LogicCell40_SEQ_MODE_0000      0              4355   1463  RISE       1
clk_div_RNIHMP6_6_LC_1_7_5/carryout   LogicCell40_SEQ_MODE_0000    126              4481   1463  RISE       1
clk_div_RNISTO7_7_LC_1_7_6/carryin    LogicCell40_SEQ_MODE_0000      0              4481   1463  RISE       1
clk_div_RNISTO7_7_LC_1_7_6/carryout   LogicCell40_SEQ_MODE_0000    126              4607   1463  RISE       1
clk_div_RNI86O8_8_LC_1_7_7/carryin    LogicCell40_SEQ_MODE_0000      0              4607   1463  RISE       1
clk_div_RNI86O8_8_LC_1_7_7/carryout   LogicCell40_SEQ_MODE_0000    126              4734   1463  RISE       1
IN_MUX_bfv_1_8_0_/carryinitin         ICE_CARRY_IN_MUX               0              4734   1463  RISE       1
IN_MUX_bfv_1_8_0_/carryinitout        ICE_CARRY_IN_MUX             196              4930   1463  RISE       1
clk_div_RNILFN9_9_LC_1_8_0/carryin    LogicCell40_SEQ_MODE_0000      0              4930   1463  RISE       1
clk_div_RNILFN9_9_LC_1_8_0/carryout   LogicCell40_SEQ_MODE_0000    126              5056   1463  RISE       1
clk_div_RNIAAMP_10_LC_1_8_1/carryin   LogicCell40_SEQ_MODE_0000      0              5056   1463  RISE       1
clk_div_RNIAAMP_10_LC_1_8_1/carryout  LogicCell40_SEQ_MODE_0000    126              5183   1463  RISE       1
I__144/I                              InMux                          0              5183   1463  RISE       1
I__144/O                              InMux                        259              5442   1463  RISE       1
clk_div_RNI06L91_11_LC_1_8_2/in3      LogicCell40_SEQ_MODE_0000      0              5442   1463  RISE       1
clk_div_RNI06L91_11_LC_1_8_2/lcout    LogicCell40_SEQ_MODE_0000    316              5758   1463  RISE       4
I__412/I                              Odrv4                          0              5758   1463  RISE       1
I__412/O                              Odrv4                        351              6108   1463  RISE       1
I__414/I                              LocalMux                       0              6108   1463  RISE       1
I__414/O                              LocalMux                     330              6438   1463  RISE       1
I__417/I                              InMux                          0              6438   1463  RISE       1
I__417/O                              InMux                        259              6697   1463  RISE       1
clk_div_RNIM1KP1_11_LC_2_6_4/in3      LogicCell40_SEQ_MODE_0000      0              6697   1463  RISE       1
clk_div_RNIM1KP1_11_LC_2_6_4/lcout    LogicCell40_SEQ_MODE_0000    316              7013   1463  RISE      16
I__310/I                              Odrv4                          0              7013   1463  RISE       1
I__310/O                              Odrv4                        351              7364   1463  RISE       1
I__317/I                              Span4Mux_h                     0              7364   1463  RISE       1
I__317/O                              Span4Mux_h                   302              7665   1463  RISE       1
I__320/I                              Span4Mux_v                     0              7665   1463  RISE       1
I__320/O                              Span4Mux_v                   351              8016   1463  RISE       1
I__323/I                              LocalMux                       0              8016   1463  RISE       1
I__323/O                              LocalMux                     330              8346   1463  RISE       1
I__324/I                              CEMux                          0              8346   1463  RISE       1
I__324/O                              CEMux                        603              8949   1463  RISE       1
PWM_NUM_2_LC_2_5_7/ce                 LogicCell40_SEQ_MODE_1000      0              8949   1463  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__439/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__439/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__440/I                                          GlobalMux                      0              1998  RISE       1
I__440/O                                          GlobalMux                    154              2153  RISE       1
I__448/I                                          ClkMux                         0              2153  RISE       1
I__448/O                                          ClkMux                       309              2461  RISE       1
PWM_NUM_2_LC_2_5_7/clk                            LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (top|CLK:R vs. top|CLK:R)
*******************************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_div_1_LC_1_8_4/lcout
Path End         : PWM_NUM_2_LC_2_5_7/ce
Capture Clock    : PWM_NUM_2_LC_2_5_7/clk
Setup Constraint : 7950p
Path slack       : 1462p

Capture Clock Arrival Time (top|CLK:R#2)    7950
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  2461
- Setup Time                                   0
----------------------------------------   ----- 
End-of-path required time (ps)             10411

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2461
+ Clock To Q                               540
+ Data Path Delay                         5948
---------------------------------------   ---- 
End-of-path arrival time (ps)             8949
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__439/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__439/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__440/I                                          GlobalMux                      0              1998  RISE       1
I__440/O                                          GlobalMux                    154              2153  RISE       1
I__441/I                                          ClkMux                         0              2153  RISE       1
I__441/O                                          ClkMux                       309              2461  RISE       1
clk_div_1_LC_1_8_4/clk                            LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
clk_div_1_LC_1_8_4/lcout              LogicCell40_SEQ_MODE_1000    540              3001   1463  RISE       3
I__399/I                              LocalMux                       0              3001   1463  RISE       1
I__399/O                              LocalMux                     330              3331   1463  RISE       1
I__402/I                              InMux                          0              3331   1463  RISE       1
I__402/O                              InMux                        259              3590   1463  RISE       1
clk_div_RNI91U1_1_LC_1_7_0/in1        LogicCell40_SEQ_MODE_0000      0              3590   1463  RISE       1
clk_div_RNI91U1_1_LC_1_7_0/carryout   LogicCell40_SEQ_MODE_0000    259              3850   1463  RISE       1
clk_div_RNIF3T2_2_LC_1_7_1/carryin    LogicCell40_SEQ_MODE_0000      0              3850   1463  RISE       1
clk_div_RNIF3T2_2_LC_1_7_1/carryout   LogicCell40_SEQ_MODE_0000    126              3976   1463  RISE       1
clk_div_RNIM6S3_3_LC_1_7_2/carryin    LogicCell40_SEQ_MODE_0000      0              3976   1463  RISE       1
clk_div_RNIM6S3_3_LC_1_7_2/carryout   LogicCell40_SEQ_MODE_0000    126              4102   1463  RISE       1
clk_div_RNIUAR4_4_LC_1_7_3/carryin    LogicCell40_SEQ_MODE_0000      0              4102   1463  RISE       1
clk_div_RNIUAR4_4_LC_1_7_3/carryout   LogicCell40_SEQ_MODE_0000    126              4229   1463  RISE       1
clk_div_RNI7GQ5_5_LC_1_7_4/carryin    LogicCell40_SEQ_MODE_0000      0              4229   1463  RISE       1
clk_div_RNI7GQ5_5_LC_1_7_4/carryout   LogicCell40_SEQ_MODE_0000    126              4355   1463  RISE       1
clk_div_RNIHMP6_6_LC_1_7_5/carryin    LogicCell40_SEQ_MODE_0000      0              4355   1463  RISE       1
clk_div_RNIHMP6_6_LC_1_7_5/carryout   LogicCell40_SEQ_MODE_0000    126              4481   1463  RISE       1
clk_div_RNISTO7_7_LC_1_7_6/carryin    LogicCell40_SEQ_MODE_0000      0              4481   1463  RISE       1
clk_div_RNISTO7_7_LC_1_7_6/carryout   LogicCell40_SEQ_MODE_0000    126              4607   1463  RISE       1
clk_div_RNI86O8_8_LC_1_7_7/carryin    LogicCell40_SEQ_MODE_0000      0              4607   1463  RISE       1
clk_div_RNI86O8_8_LC_1_7_7/carryout   LogicCell40_SEQ_MODE_0000    126              4734   1463  RISE       1
IN_MUX_bfv_1_8_0_/carryinitin         ICE_CARRY_IN_MUX               0              4734   1463  RISE       1
IN_MUX_bfv_1_8_0_/carryinitout        ICE_CARRY_IN_MUX             196              4930   1463  RISE       1
clk_div_RNILFN9_9_LC_1_8_0/carryin    LogicCell40_SEQ_MODE_0000      0              4930   1463  RISE       1
clk_div_RNILFN9_9_LC_1_8_0/carryout   LogicCell40_SEQ_MODE_0000    126              5056   1463  RISE       1
clk_div_RNIAAMP_10_LC_1_8_1/carryin   LogicCell40_SEQ_MODE_0000      0              5056   1463  RISE       1
clk_div_RNIAAMP_10_LC_1_8_1/carryout  LogicCell40_SEQ_MODE_0000    126              5183   1463  RISE       1
I__144/I                              InMux                          0              5183   1463  RISE       1
I__144/O                              InMux                        259              5442   1463  RISE       1
clk_div_RNI06L91_11_LC_1_8_2/in3      LogicCell40_SEQ_MODE_0000      0              5442   1463  RISE       1
clk_div_RNI06L91_11_LC_1_8_2/lcout    LogicCell40_SEQ_MODE_0000    316              5758   1463  RISE       4
I__412/I                              Odrv4                          0              5758   1463  RISE       1
I__412/O                              Odrv4                        351              6108   1463  RISE       1
I__414/I                              LocalMux                       0              6108   1463  RISE       1
I__414/O                              LocalMux                     330              6438   1463  RISE       1
I__417/I                              InMux                          0              6438   1463  RISE       1
I__417/O                              InMux                        259              6697   1463  RISE       1
clk_div_RNIM1KP1_11_LC_2_6_4/in3      LogicCell40_SEQ_MODE_0000      0              6697   1463  RISE       1
clk_div_RNIM1KP1_11_LC_2_6_4/lcout    LogicCell40_SEQ_MODE_0000    316              7013   1463  RISE      16
I__310/I                              Odrv4                          0              7013   1463  RISE       1
I__310/O                              Odrv4                        351              7364   1463  RISE       1
I__317/I                              Span4Mux_h                     0              7364   1463  RISE       1
I__317/O                              Span4Mux_h                   302              7665   1463  RISE       1
I__320/I                              Span4Mux_v                     0              7665   1463  RISE       1
I__320/O                              Span4Mux_v                   351              8016   1463  RISE       1
I__323/I                              LocalMux                       0              8016   1463  RISE       1
I__323/O                              LocalMux                     330              8346   1463  RISE       1
I__324/I                              CEMux                          0              8346   1463  RISE       1
I__324/O                              CEMux                        603              8949   1463  RISE       1
PWM_NUM_2_LC_2_5_7/ce                 LogicCell40_SEQ_MODE_1000      0              8949   1463  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__439/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__439/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__440/I                                          GlobalMux                      0              1998  RISE       1
I__440/O                                          GlobalMux                    154              2153  RISE       1
I__448/I                                          ClkMux                         0              2153  RISE       1
I__448/O                                          ClkMux                       309              2461  RISE       1
PWM_NUM_2_LC_2_5_7/clk                            LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 


##################################################################### 
                    6::Path Details for DataSheet
===================================================================== 


          6.2::Clock to Out Path Details
--------------------------------------------------

     6.2.1::Path details for port: PORT1
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : PORT1
Clock Port         : CLK
Clock Reference    : top|CLK:R
Clock to Out Delay : 8805


Launch Clock Path Delay        2461
+ Clock To Q Delay              540
+ Data Path Delay              5804
---------------------------- ------
Clock To Out Delay             8805

Launch Clock Path
pin name                                          model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
CLK                                               top                        0      0                  RISE  1       
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                     590    590                RISE  1       
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      590                RISE  1       
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1408   1998               RISE  1       
I__439/I                                          gio2CtrlBuf                0      1998               RISE  1       
I__439/O                                          gio2CtrlBuf                0      1998               RISE  1       
I__440/I                                          GlobalMux                  0      1998               RISE  1       
I__440/O                                          GlobalMux                  154    2153               RISE  1       
I__447/I                                          ClkMux                     0      2153               RISE  1       
I__447/O                                          ClkMux                     309    2461               RISE  1       
PORT_r_LC_2_6_0/clk                               LogicCell40_SEQ_MODE_1000  0      2461               RISE  1       

Data Path
pin name                         model name                 delay  cummulative delay  edge  Fanout  
-------------------------------  -------------------------  -----  -----------------  ----  ------  
PORT_r_LC_2_6_0/lcout            LogicCell40_SEQ_MODE_1000  540    3001               RISE  3       
I__228/I                         Odrv12                     0      3001               RISE  1       
I__228/O                         Odrv12                     491    3492               RISE  1       
I__231/I                         Span12Mux_s1_h             0      3492               RISE  1       
I__231/O                         Span12Mux_s1_h             133    3626               RISE  1       
I__232/I                         LocalMux                   0      3626               RISE  1       
I__232/O                         LocalMux                   330    3955               RISE  1       
I__233/I                         IoInMux                    0      3955               RISE  1       
I__233/O                         IoInMux                    259    4215               RISE  1       
PORT1_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      4215               RISE  1       
PORT1_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2237   6452               FALL  1       
PORT1_obuf_iopad/DIN             IO_PAD                     0      6452               FALL  1       
PORT1_obuf_iopad/PACKAGEPIN:out  IO_PAD                     2353   8805               FALL  1       
PORT1                            top                        0      8805               FALL  1       

6.5::Min Clock to Out Path Details      
--------------------------------------------------

6.5.1::Path details for port: PORT1     
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : PORT1
Clock Port         : CLK
Clock Reference    : top|CLK:R
Clock to Out Delay : 8498


Launch Clock Path Delay        2461
+ Clock To Q Delay              540
+ Data Path Delay              5497
---------------------------- ------
Clock To Out Delay             8498

Launch Clock Path
pin name                                          model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
CLK                                               top                        0      0                  RISE  1       
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                     590    590                RISE  1       
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      590                RISE  1       
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1408   1998               RISE  1       
I__439/I                                          gio2CtrlBuf                0      1998               RISE  1       
I__439/O                                          gio2CtrlBuf                0      1998               RISE  1       
I__440/I                                          GlobalMux                  0      1998               RISE  1       
I__440/O                                          GlobalMux                  154    2153               RISE  1       
I__447/I                                          ClkMux                     0      2153               RISE  1       
I__447/O                                          ClkMux                     309    2461               RISE  1       
PORT_r_LC_2_6_0/clk                               LogicCell40_SEQ_MODE_1000  0      2461               RISE  1       

Data Path
pin name                         model name                 delay  cummulative delay  edge  Fanout  
-------------------------------  -------------------------  -----  -----------------  ----  ------  
PORT_r_LC_2_6_0/lcout            LogicCell40_SEQ_MODE_1000  540    3001               FALL  3       
I__228/I                         Odrv12                     0      3001               FALL  1       
I__228/O                         Odrv12                     540    3541               FALL  1       
I__231/I                         Span12Mux_s1_h             0      3541               FALL  1       
I__231/O                         Span12Mux_s1_h             133    3675               FALL  1       
I__232/I                         LocalMux                   0      3675               FALL  1       
I__232/O                         LocalMux                   309    3983               FALL  1       
I__233/I                         IoInMux                    0      3983               FALL  1       
I__233/O                         IoInMux                    217    4201               FALL  1       
PORT1_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      4201               FALL  1       
PORT1_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2006   6207               RISE  1       
PORT1_obuf_iopad/DIN             IO_PAD                     0      6207               RISE  1       
PORT1_obuf_iopad/PACKAGEPIN:out  IO_PAD                     2292   8498               RISE  1       
PORT1                            top                        0      8498               RISE  1       


 =====================================================================
                    End of Path Details for Datasheet
 #####################################################################

##################################################################### 
                    Detailed Setup Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_div_1_LC_1_8_4/lcout
Path End         : PWM_NUM_2_LC_2_5_7/ce
Capture Clock    : PWM_NUM_2_LC_2_5_7/clk
Setup Constraint : 7950p
Path slack       : 1462p

Capture Clock Arrival Time (top|CLK:R#2)    7950
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  2461
- Setup Time                                   0
----------------------------------------   ----- 
End-of-path required time (ps)             10411

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2461
+ Clock To Q                               540
+ Data Path Delay                         5948
---------------------------------------   ---- 
End-of-path arrival time (ps)             8949
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__439/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__439/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__440/I                                          GlobalMux                      0              1998  RISE       1
I__440/O                                          GlobalMux                    154              2153  RISE       1
I__441/I                                          ClkMux                         0              2153  RISE       1
I__441/O                                          ClkMux                       309              2461  RISE       1
clk_div_1_LC_1_8_4/clk                            LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
clk_div_1_LC_1_8_4/lcout              LogicCell40_SEQ_MODE_1000    540              3001   1463  RISE       3
I__399/I                              LocalMux                       0              3001   1463  RISE       1
I__399/O                              LocalMux                     330              3331   1463  RISE       1
I__402/I                              InMux                          0              3331   1463  RISE       1
I__402/O                              InMux                        259              3590   1463  RISE       1
clk_div_RNI91U1_1_LC_1_7_0/in1        LogicCell40_SEQ_MODE_0000      0              3590   1463  RISE       1
clk_div_RNI91U1_1_LC_1_7_0/carryout   LogicCell40_SEQ_MODE_0000    259              3850   1463  RISE       1
clk_div_RNIF3T2_2_LC_1_7_1/carryin    LogicCell40_SEQ_MODE_0000      0              3850   1463  RISE       1
clk_div_RNIF3T2_2_LC_1_7_1/carryout   LogicCell40_SEQ_MODE_0000    126              3976   1463  RISE       1
clk_div_RNIM6S3_3_LC_1_7_2/carryin    LogicCell40_SEQ_MODE_0000      0              3976   1463  RISE       1
clk_div_RNIM6S3_3_LC_1_7_2/carryout   LogicCell40_SEQ_MODE_0000    126              4102   1463  RISE       1
clk_div_RNIUAR4_4_LC_1_7_3/carryin    LogicCell40_SEQ_MODE_0000      0              4102   1463  RISE       1
clk_div_RNIUAR4_4_LC_1_7_3/carryout   LogicCell40_SEQ_MODE_0000    126              4229   1463  RISE       1
clk_div_RNI7GQ5_5_LC_1_7_4/carryin    LogicCell40_SEQ_MODE_0000      0              4229   1463  RISE       1
clk_div_RNI7GQ5_5_LC_1_7_4/carryout   LogicCell40_SEQ_MODE_0000    126              4355   1463  RISE       1
clk_div_RNIHMP6_6_LC_1_7_5/carryin    LogicCell40_SEQ_MODE_0000      0              4355   1463  RISE       1
clk_div_RNIHMP6_6_LC_1_7_5/carryout   LogicCell40_SEQ_MODE_0000    126              4481   1463  RISE       1
clk_div_RNISTO7_7_LC_1_7_6/carryin    LogicCell40_SEQ_MODE_0000      0              4481   1463  RISE       1
clk_div_RNISTO7_7_LC_1_7_6/carryout   LogicCell40_SEQ_MODE_0000    126              4607   1463  RISE       1
clk_div_RNI86O8_8_LC_1_7_7/carryin    LogicCell40_SEQ_MODE_0000      0              4607   1463  RISE       1
clk_div_RNI86O8_8_LC_1_7_7/carryout   LogicCell40_SEQ_MODE_0000    126              4734   1463  RISE       1
IN_MUX_bfv_1_8_0_/carryinitin         ICE_CARRY_IN_MUX               0              4734   1463  RISE       1
IN_MUX_bfv_1_8_0_/carryinitout        ICE_CARRY_IN_MUX             196              4930   1463  RISE       1
clk_div_RNILFN9_9_LC_1_8_0/carryin    LogicCell40_SEQ_MODE_0000      0              4930   1463  RISE       1
clk_div_RNILFN9_9_LC_1_8_0/carryout   LogicCell40_SEQ_MODE_0000    126              5056   1463  RISE       1
clk_div_RNIAAMP_10_LC_1_8_1/carryin   LogicCell40_SEQ_MODE_0000      0              5056   1463  RISE       1
clk_div_RNIAAMP_10_LC_1_8_1/carryout  LogicCell40_SEQ_MODE_0000    126              5183   1463  RISE       1
I__144/I                              InMux                          0              5183   1463  RISE       1
I__144/O                              InMux                        259              5442   1463  RISE       1
clk_div_RNI06L91_11_LC_1_8_2/in3      LogicCell40_SEQ_MODE_0000      0              5442   1463  RISE       1
clk_div_RNI06L91_11_LC_1_8_2/lcout    LogicCell40_SEQ_MODE_0000    316              5758   1463  RISE       4
I__412/I                              Odrv4                          0              5758   1463  RISE       1
I__412/O                              Odrv4                        351              6108   1463  RISE       1
I__414/I                              LocalMux                       0              6108   1463  RISE       1
I__414/O                              LocalMux                     330              6438   1463  RISE       1
I__417/I                              InMux                          0              6438   1463  RISE       1
I__417/O                              InMux                        259              6697   1463  RISE       1
clk_div_RNIM1KP1_11_LC_2_6_4/in3      LogicCell40_SEQ_MODE_0000      0              6697   1463  RISE       1
clk_div_RNIM1KP1_11_LC_2_6_4/lcout    LogicCell40_SEQ_MODE_0000    316              7013   1463  RISE      16
I__310/I                              Odrv4                          0              7013   1463  RISE       1
I__310/O                              Odrv4                        351              7364   1463  RISE       1
I__317/I                              Span4Mux_h                     0              7364   1463  RISE       1
I__317/O                              Span4Mux_h                   302              7665   1463  RISE       1
I__320/I                              Span4Mux_v                     0              7665   1463  RISE       1
I__320/O                              Span4Mux_v                   351              8016   1463  RISE       1
I__323/I                              LocalMux                       0              8016   1463  RISE       1
I__323/O                              LocalMux                     330              8346   1463  RISE       1
I__324/I                              CEMux                          0              8346   1463  RISE       1
I__324/O                              CEMux                        603              8949   1463  RISE       1
PWM_NUM_2_LC_2_5_7/ce                 LogicCell40_SEQ_MODE_1000      0              8949   1463  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__439/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__439/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__440/I                                          GlobalMux                      0              1998  RISE       1
I__440/O                                          GlobalMux                    154              2153  RISE       1
I__448/I                                          ClkMux                         0              2153  RISE       1
I__448/O                                          ClkMux                       309              2461  RISE       1
PWM_NUM_2_LC_2_5_7/clk                            LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_div_1_LC_1_8_4/lcout
Path End         : PWM_NUM_1_LC_2_5_5/ce
Capture Clock    : PWM_NUM_1_LC_2_5_5/clk
Setup Constraint : 7950p
Path slack       : 1462p

Capture Clock Arrival Time (top|CLK:R#2)    7950
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  2461
- Setup Time                                   0
----------------------------------------   ----- 
End-of-path required time (ps)             10411

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2461
+ Clock To Q                               540
+ Data Path Delay                         5948
---------------------------------------   ---- 
End-of-path arrival time (ps)             8949
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__439/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__439/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__440/I                                          GlobalMux                      0              1998  RISE       1
I__440/O                                          GlobalMux                    154              2153  RISE       1
I__441/I                                          ClkMux                         0              2153  RISE       1
I__441/O                                          ClkMux                       309              2461  RISE       1
clk_div_1_LC_1_8_4/clk                            LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
clk_div_1_LC_1_8_4/lcout              LogicCell40_SEQ_MODE_1000    540              3001   1463  RISE       3
I__399/I                              LocalMux                       0              3001   1463  RISE       1
I__399/O                              LocalMux                     330              3331   1463  RISE       1
I__402/I                              InMux                          0              3331   1463  RISE       1
I__402/O                              InMux                        259              3590   1463  RISE       1
clk_div_RNI91U1_1_LC_1_7_0/in1        LogicCell40_SEQ_MODE_0000      0              3590   1463  RISE       1
clk_div_RNI91U1_1_LC_1_7_0/carryout   LogicCell40_SEQ_MODE_0000    259              3850   1463  RISE       1
clk_div_RNIF3T2_2_LC_1_7_1/carryin    LogicCell40_SEQ_MODE_0000      0              3850   1463  RISE       1
clk_div_RNIF3T2_2_LC_1_7_1/carryout   LogicCell40_SEQ_MODE_0000    126              3976   1463  RISE       1
clk_div_RNIM6S3_3_LC_1_7_2/carryin    LogicCell40_SEQ_MODE_0000      0              3976   1463  RISE       1
clk_div_RNIM6S3_3_LC_1_7_2/carryout   LogicCell40_SEQ_MODE_0000    126              4102   1463  RISE       1
clk_div_RNIUAR4_4_LC_1_7_3/carryin    LogicCell40_SEQ_MODE_0000      0              4102   1463  RISE       1
clk_div_RNIUAR4_4_LC_1_7_3/carryout   LogicCell40_SEQ_MODE_0000    126              4229   1463  RISE       1
clk_div_RNI7GQ5_5_LC_1_7_4/carryin    LogicCell40_SEQ_MODE_0000      0              4229   1463  RISE       1
clk_div_RNI7GQ5_5_LC_1_7_4/carryout   LogicCell40_SEQ_MODE_0000    126              4355   1463  RISE       1
clk_div_RNIHMP6_6_LC_1_7_5/carryin    LogicCell40_SEQ_MODE_0000      0              4355   1463  RISE       1
clk_div_RNIHMP6_6_LC_1_7_5/carryout   LogicCell40_SEQ_MODE_0000    126              4481   1463  RISE       1
clk_div_RNISTO7_7_LC_1_7_6/carryin    LogicCell40_SEQ_MODE_0000      0              4481   1463  RISE       1
clk_div_RNISTO7_7_LC_1_7_6/carryout   LogicCell40_SEQ_MODE_0000    126              4607   1463  RISE       1
clk_div_RNI86O8_8_LC_1_7_7/carryin    LogicCell40_SEQ_MODE_0000      0              4607   1463  RISE       1
clk_div_RNI86O8_8_LC_1_7_7/carryout   LogicCell40_SEQ_MODE_0000    126              4734   1463  RISE       1
IN_MUX_bfv_1_8_0_/carryinitin         ICE_CARRY_IN_MUX               0              4734   1463  RISE       1
IN_MUX_bfv_1_8_0_/carryinitout        ICE_CARRY_IN_MUX             196              4930   1463  RISE       1
clk_div_RNILFN9_9_LC_1_8_0/carryin    LogicCell40_SEQ_MODE_0000      0              4930   1463  RISE       1
clk_div_RNILFN9_9_LC_1_8_0/carryout   LogicCell40_SEQ_MODE_0000    126              5056   1463  RISE       1
clk_div_RNIAAMP_10_LC_1_8_1/carryin   LogicCell40_SEQ_MODE_0000      0              5056   1463  RISE       1
clk_div_RNIAAMP_10_LC_1_8_1/carryout  LogicCell40_SEQ_MODE_0000    126              5183   1463  RISE       1
I__144/I                              InMux                          0              5183   1463  RISE       1
I__144/O                              InMux                        259              5442   1463  RISE       1
clk_div_RNI06L91_11_LC_1_8_2/in3      LogicCell40_SEQ_MODE_0000      0              5442   1463  RISE       1
clk_div_RNI06L91_11_LC_1_8_2/lcout    LogicCell40_SEQ_MODE_0000    316              5758   1463  RISE       4
I__412/I                              Odrv4                          0              5758   1463  RISE       1
I__412/O                              Odrv4                        351              6108   1463  RISE       1
I__414/I                              LocalMux                       0              6108   1463  RISE       1
I__414/O                              LocalMux                     330              6438   1463  RISE       1
I__417/I                              InMux                          0              6438   1463  RISE       1
I__417/O                              InMux                        259              6697   1463  RISE       1
clk_div_RNIM1KP1_11_LC_2_6_4/in3      LogicCell40_SEQ_MODE_0000      0              6697   1463  RISE       1
clk_div_RNIM1KP1_11_LC_2_6_4/lcout    LogicCell40_SEQ_MODE_0000    316              7013   1463  RISE      16
I__310/I                              Odrv4                          0              7013   1463  RISE       1
I__310/O                              Odrv4                        351              7364   1463  RISE       1
I__317/I                              Span4Mux_h                     0              7364   1463  RISE       1
I__317/O                              Span4Mux_h                   302              7665   1463  RISE       1
I__320/I                              Span4Mux_v                     0              7665   1463  RISE       1
I__320/O                              Span4Mux_v                   351              8016   1463  RISE       1
I__323/I                              LocalMux                       0              8016   1463  RISE       1
I__323/O                              LocalMux                     330              8346   1463  RISE       1
I__324/I                              CEMux                          0              8346   1463  RISE       1
I__324/O                              CEMux                        603              8949   1463  RISE       1
PWM_NUM_1_LC_2_5_5/ce                 LogicCell40_SEQ_MODE_1000      0              8949   1463  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__439/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__439/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__440/I                                          GlobalMux                      0              1998  RISE       1
I__440/O                                          GlobalMux                    154              2153  RISE       1
I__448/I                                          ClkMux                         0              2153  RISE       1
I__448/O                                          ClkMux                       309              2461  RISE       1
PWM_NUM_1_LC_2_5_5/clk                            LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_div_1_LC_1_8_4/lcout
Path End         : PWM_NUM_4_LC_2_5_4/ce
Capture Clock    : PWM_NUM_4_LC_2_5_4/clk
Setup Constraint : 7950p
Path slack       : 1462p

Capture Clock Arrival Time (top|CLK:R#2)    7950
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  2461
- Setup Time                                   0
----------------------------------------   ----- 
End-of-path required time (ps)             10411

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2461
+ Clock To Q                               540
+ Data Path Delay                         5948
---------------------------------------   ---- 
End-of-path arrival time (ps)             8949
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__439/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__439/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__440/I                                          GlobalMux                      0              1998  RISE       1
I__440/O                                          GlobalMux                    154              2153  RISE       1
I__441/I                                          ClkMux                         0              2153  RISE       1
I__441/O                                          ClkMux                       309              2461  RISE       1
clk_div_1_LC_1_8_4/clk                            LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
clk_div_1_LC_1_8_4/lcout              LogicCell40_SEQ_MODE_1000    540              3001   1463  RISE       3
I__399/I                              LocalMux                       0              3001   1463  RISE       1
I__399/O                              LocalMux                     330              3331   1463  RISE       1
I__402/I                              InMux                          0              3331   1463  RISE       1
I__402/O                              InMux                        259              3590   1463  RISE       1
clk_div_RNI91U1_1_LC_1_7_0/in1        LogicCell40_SEQ_MODE_0000      0              3590   1463  RISE       1
clk_div_RNI91U1_1_LC_1_7_0/carryout   LogicCell40_SEQ_MODE_0000    259              3850   1463  RISE       1
clk_div_RNIF3T2_2_LC_1_7_1/carryin    LogicCell40_SEQ_MODE_0000      0              3850   1463  RISE       1
clk_div_RNIF3T2_2_LC_1_7_1/carryout   LogicCell40_SEQ_MODE_0000    126              3976   1463  RISE       1
clk_div_RNIM6S3_3_LC_1_7_2/carryin    LogicCell40_SEQ_MODE_0000      0              3976   1463  RISE       1
clk_div_RNIM6S3_3_LC_1_7_2/carryout   LogicCell40_SEQ_MODE_0000    126              4102   1463  RISE       1
clk_div_RNIUAR4_4_LC_1_7_3/carryin    LogicCell40_SEQ_MODE_0000      0              4102   1463  RISE       1
clk_div_RNIUAR4_4_LC_1_7_3/carryout   LogicCell40_SEQ_MODE_0000    126              4229   1463  RISE       1
clk_div_RNI7GQ5_5_LC_1_7_4/carryin    LogicCell40_SEQ_MODE_0000      0              4229   1463  RISE       1
clk_div_RNI7GQ5_5_LC_1_7_4/carryout   LogicCell40_SEQ_MODE_0000    126              4355   1463  RISE       1
clk_div_RNIHMP6_6_LC_1_7_5/carryin    LogicCell40_SEQ_MODE_0000      0              4355   1463  RISE       1
clk_div_RNIHMP6_6_LC_1_7_5/carryout   LogicCell40_SEQ_MODE_0000    126              4481   1463  RISE       1
clk_div_RNISTO7_7_LC_1_7_6/carryin    LogicCell40_SEQ_MODE_0000      0              4481   1463  RISE       1
clk_div_RNISTO7_7_LC_1_7_6/carryout   LogicCell40_SEQ_MODE_0000    126              4607   1463  RISE       1
clk_div_RNI86O8_8_LC_1_7_7/carryin    LogicCell40_SEQ_MODE_0000      0              4607   1463  RISE       1
clk_div_RNI86O8_8_LC_1_7_7/carryout   LogicCell40_SEQ_MODE_0000    126              4734   1463  RISE       1
IN_MUX_bfv_1_8_0_/carryinitin         ICE_CARRY_IN_MUX               0              4734   1463  RISE       1
IN_MUX_bfv_1_8_0_/carryinitout        ICE_CARRY_IN_MUX             196              4930   1463  RISE       1
clk_div_RNILFN9_9_LC_1_8_0/carryin    LogicCell40_SEQ_MODE_0000      0              4930   1463  RISE       1
clk_div_RNILFN9_9_LC_1_8_0/carryout   LogicCell40_SEQ_MODE_0000    126              5056   1463  RISE       1
clk_div_RNIAAMP_10_LC_1_8_1/carryin   LogicCell40_SEQ_MODE_0000      0              5056   1463  RISE       1
clk_div_RNIAAMP_10_LC_1_8_1/carryout  LogicCell40_SEQ_MODE_0000    126              5183   1463  RISE       1
I__144/I                              InMux                          0              5183   1463  RISE       1
I__144/O                              InMux                        259              5442   1463  RISE       1
clk_div_RNI06L91_11_LC_1_8_2/in3      LogicCell40_SEQ_MODE_0000      0              5442   1463  RISE       1
clk_div_RNI06L91_11_LC_1_8_2/lcout    LogicCell40_SEQ_MODE_0000    316              5758   1463  RISE       4
I__412/I                              Odrv4                          0              5758   1463  RISE       1
I__412/O                              Odrv4                        351              6108   1463  RISE       1
I__414/I                              LocalMux                       0              6108   1463  RISE       1
I__414/O                              LocalMux                     330              6438   1463  RISE       1
I__417/I                              InMux                          0              6438   1463  RISE       1
I__417/O                              InMux                        259              6697   1463  RISE       1
clk_div_RNIM1KP1_11_LC_2_6_4/in3      LogicCell40_SEQ_MODE_0000      0              6697   1463  RISE       1
clk_div_RNIM1KP1_11_LC_2_6_4/lcout    LogicCell40_SEQ_MODE_0000    316              7013   1463  RISE      16
I__310/I                              Odrv4                          0              7013   1463  RISE       1
I__310/O                              Odrv4                        351              7364   1463  RISE       1
I__317/I                              Span4Mux_h                     0              7364   1463  RISE       1
I__317/O                              Span4Mux_h                   302              7665   1463  RISE       1
I__320/I                              Span4Mux_v                     0              7665   1463  RISE       1
I__320/O                              Span4Mux_v                   351              8016   1463  RISE       1
I__323/I                              LocalMux                       0              8016   1463  RISE       1
I__323/O                              LocalMux                     330              8346   1463  RISE       1
I__324/I                              CEMux                          0              8346   1463  RISE       1
I__324/O                              CEMux                        603              8949   1463  RISE       1
PWM_NUM_4_LC_2_5_4/ce                 LogicCell40_SEQ_MODE_1000      0              8949   1463  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__439/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__439/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__440/I                                          GlobalMux                      0              1998  RISE       1
I__440/O                                          GlobalMux                    154              2153  RISE       1
I__448/I                                          ClkMux                         0              2153  RISE       1
I__448/O                                          ClkMux                       309              2461  RISE       1
PWM_NUM_4_LC_2_5_4/clk                            LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_div_1_LC_1_8_4/lcout
Path End         : PWM_NUM_5_LC_2_5_3/ce
Capture Clock    : PWM_NUM_5_LC_2_5_3/clk
Setup Constraint : 7950p
Path slack       : 1462p

Capture Clock Arrival Time (top|CLK:R#2)    7950
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  2461
- Setup Time                                   0
----------------------------------------   ----- 
End-of-path required time (ps)             10411

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2461
+ Clock To Q                               540
+ Data Path Delay                         5948
---------------------------------------   ---- 
End-of-path arrival time (ps)             8949
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__439/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__439/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__440/I                                          GlobalMux                      0              1998  RISE       1
I__440/O                                          GlobalMux                    154              2153  RISE       1
I__441/I                                          ClkMux                         0              2153  RISE       1
I__441/O                                          ClkMux                       309              2461  RISE       1
clk_div_1_LC_1_8_4/clk                            LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
clk_div_1_LC_1_8_4/lcout              LogicCell40_SEQ_MODE_1000    540              3001   1463  RISE       3
I__399/I                              LocalMux                       0              3001   1463  RISE       1
I__399/O                              LocalMux                     330              3331   1463  RISE       1
I__402/I                              InMux                          0              3331   1463  RISE       1
I__402/O                              InMux                        259              3590   1463  RISE       1
clk_div_RNI91U1_1_LC_1_7_0/in1        LogicCell40_SEQ_MODE_0000      0              3590   1463  RISE       1
clk_div_RNI91U1_1_LC_1_7_0/carryout   LogicCell40_SEQ_MODE_0000    259              3850   1463  RISE       1
clk_div_RNIF3T2_2_LC_1_7_1/carryin    LogicCell40_SEQ_MODE_0000      0              3850   1463  RISE       1
clk_div_RNIF3T2_2_LC_1_7_1/carryout   LogicCell40_SEQ_MODE_0000    126              3976   1463  RISE       1
clk_div_RNIM6S3_3_LC_1_7_2/carryin    LogicCell40_SEQ_MODE_0000      0              3976   1463  RISE       1
clk_div_RNIM6S3_3_LC_1_7_2/carryout   LogicCell40_SEQ_MODE_0000    126              4102   1463  RISE       1
clk_div_RNIUAR4_4_LC_1_7_3/carryin    LogicCell40_SEQ_MODE_0000      0              4102   1463  RISE       1
clk_div_RNIUAR4_4_LC_1_7_3/carryout   LogicCell40_SEQ_MODE_0000    126              4229   1463  RISE       1
clk_div_RNI7GQ5_5_LC_1_7_4/carryin    LogicCell40_SEQ_MODE_0000      0              4229   1463  RISE       1
clk_div_RNI7GQ5_5_LC_1_7_4/carryout   LogicCell40_SEQ_MODE_0000    126              4355   1463  RISE       1
clk_div_RNIHMP6_6_LC_1_7_5/carryin    LogicCell40_SEQ_MODE_0000      0              4355   1463  RISE       1
clk_div_RNIHMP6_6_LC_1_7_5/carryout   LogicCell40_SEQ_MODE_0000    126              4481   1463  RISE       1
clk_div_RNISTO7_7_LC_1_7_6/carryin    LogicCell40_SEQ_MODE_0000      0              4481   1463  RISE       1
clk_div_RNISTO7_7_LC_1_7_6/carryout   LogicCell40_SEQ_MODE_0000    126              4607   1463  RISE       1
clk_div_RNI86O8_8_LC_1_7_7/carryin    LogicCell40_SEQ_MODE_0000      0              4607   1463  RISE       1
clk_div_RNI86O8_8_LC_1_7_7/carryout   LogicCell40_SEQ_MODE_0000    126              4734   1463  RISE       1
IN_MUX_bfv_1_8_0_/carryinitin         ICE_CARRY_IN_MUX               0              4734   1463  RISE       1
IN_MUX_bfv_1_8_0_/carryinitout        ICE_CARRY_IN_MUX             196              4930   1463  RISE       1
clk_div_RNILFN9_9_LC_1_8_0/carryin    LogicCell40_SEQ_MODE_0000      0              4930   1463  RISE       1
clk_div_RNILFN9_9_LC_1_8_0/carryout   LogicCell40_SEQ_MODE_0000    126              5056   1463  RISE       1
clk_div_RNIAAMP_10_LC_1_8_1/carryin   LogicCell40_SEQ_MODE_0000      0              5056   1463  RISE       1
clk_div_RNIAAMP_10_LC_1_8_1/carryout  LogicCell40_SEQ_MODE_0000    126              5183   1463  RISE       1
I__144/I                              InMux                          0              5183   1463  RISE       1
I__144/O                              InMux                        259              5442   1463  RISE       1
clk_div_RNI06L91_11_LC_1_8_2/in3      LogicCell40_SEQ_MODE_0000      0              5442   1463  RISE       1
clk_div_RNI06L91_11_LC_1_8_2/lcout    LogicCell40_SEQ_MODE_0000    316              5758   1463  RISE       4
I__412/I                              Odrv4                          0              5758   1463  RISE       1
I__412/O                              Odrv4                        351              6108   1463  RISE       1
I__414/I                              LocalMux                       0              6108   1463  RISE       1
I__414/O                              LocalMux                     330              6438   1463  RISE       1
I__417/I                              InMux                          0              6438   1463  RISE       1
I__417/O                              InMux                        259              6697   1463  RISE       1
clk_div_RNIM1KP1_11_LC_2_6_4/in3      LogicCell40_SEQ_MODE_0000      0              6697   1463  RISE       1
clk_div_RNIM1KP1_11_LC_2_6_4/lcout    LogicCell40_SEQ_MODE_0000    316              7013   1463  RISE      16
I__310/I                              Odrv4                          0              7013   1463  RISE       1
I__310/O                              Odrv4                        351              7364   1463  RISE       1
I__317/I                              Span4Mux_h                     0              7364   1463  RISE       1
I__317/O                              Span4Mux_h                   302              7665   1463  RISE       1
I__320/I                              Span4Mux_v                     0              7665   1463  RISE       1
I__320/O                              Span4Mux_v                   351              8016   1463  RISE       1
I__323/I                              LocalMux                       0              8016   1463  RISE       1
I__323/O                              LocalMux                     330              8346   1463  RISE       1
I__324/I                              CEMux                          0              8346   1463  RISE       1
I__324/O                              CEMux                        603              8949   1463  RISE       1
PWM_NUM_5_LC_2_5_3/ce                 LogicCell40_SEQ_MODE_1000      0              8949   1463  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__439/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__439/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__440/I                                          GlobalMux                      0              1998  RISE       1
I__440/O                                          GlobalMux                    154              2153  RISE       1
I__448/I                                          ClkMux                         0              2153  RISE       1
I__448/O                                          ClkMux                       309              2461  RISE       1
PWM_NUM_5_LC_2_5_3/clk                            LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_div_1_LC_1_8_4/lcout
Path End         : PWM_NUM_3_LC_2_5_1/ce
Capture Clock    : PWM_NUM_3_LC_2_5_1/clk
Setup Constraint : 7950p
Path slack       : 1462p

Capture Clock Arrival Time (top|CLK:R#2)    7950
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  2461
- Setup Time                                   0
----------------------------------------   ----- 
End-of-path required time (ps)             10411

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2461
+ Clock To Q                               540
+ Data Path Delay                         5948
---------------------------------------   ---- 
End-of-path arrival time (ps)             8949
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__439/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__439/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__440/I                                          GlobalMux                      0              1998  RISE       1
I__440/O                                          GlobalMux                    154              2153  RISE       1
I__441/I                                          ClkMux                         0              2153  RISE       1
I__441/O                                          ClkMux                       309              2461  RISE       1
clk_div_1_LC_1_8_4/clk                            LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
clk_div_1_LC_1_8_4/lcout              LogicCell40_SEQ_MODE_1000    540              3001   1463  RISE       3
I__399/I                              LocalMux                       0              3001   1463  RISE       1
I__399/O                              LocalMux                     330              3331   1463  RISE       1
I__402/I                              InMux                          0              3331   1463  RISE       1
I__402/O                              InMux                        259              3590   1463  RISE       1
clk_div_RNI91U1_1_LC_1_7_0/in1        LogicCell40_SEQ_MODE_0000      0              3590   1463  RISE       1
clk_div_RNI91U1_1_LC_1_7_0/carryout   LogicCell40_SEQ_MODE_0000    259              3850   1463  RISE       1
clk_div_RNIF3T2_2_LC_1_7_1/carryin    LogicCell40_SEQ_MODE_0000      0              3850   1463  RISE       1
clk_div_RNIF3T2_2_LC_1_7_1/carryout   LogicCell40_SEQ_MODE_0000    126              3976   1463  RISE       1
clk_div_RNIM6S3_3_LC_1_7_2/carryin    LogicCell40_SEQ_MODE_0000      0              3976   1463  RISE       1
clk_div_RNIM6S3_3_LC_1_7_2/carryout   LogicCell40_SEQ_MODE_0000    126              4102   1463  RISE       1
clk_div_RNIUAR4_4_LC_1_7_3/carryin    LogicCell40_SEQ_MODE_0000      0              4102   1463  RISE       1
clk_div_RNIUAR4_4_LC_1_7_3/carryout   LogicCell40_SEQ_MODE_0000    126              4229   1463  RISE       1
clk_div_RNI7GQ5_5_LC_1_7_4/carryin    LogicCell40_SEQ_MODE_0000      0              4229   1463  RISE       1
clk_div_RNI7GQ5_5_LC_1_7_4/carryout   LogicCell40_SEQ_MODE_0000    126              4355   1463  RISE       1
clk_div_RNIHMP6_6_LC_1_7_5/carryin    LogicCell40_SEQ_MODE_0000      0              4355   1463  RISE       1
clk_div_RNIHMP6_6_LC_1_7_5/carryout   LogicCell40_SEQ_MODE_0000    126              4481   1463  RISE       1
clk_div_RNISTO7_7_LC_1_7_6/carryin    LogicCell40_SEQ_MODE_0000      0              4481   1463  RISE       1
clk_div_RNISTO7_7_LC_1_7_6/carryout   LogicCell40_SEQ_MODE_0000    126              4607   1463  RISE       1
clk_div_RNI86O8_8_LC_1_7_7/carryin    LogicCell40_SEQ_MODE_0000      0              4607   1463  RISE       1
clk_div_RNI86O8_8_LC_1_7_7/carryout   LogicCell40_SEQ_MODE_0000    126              4734   1463  RISE       1
IN_MUX_bfv_1_8_0_/carryinitin         ICE_CARRY_IN_MUX               0              4734   1463  RISE       1
IN_MUX_bfv_1_8_0_/carryinitout        ICE_CARRY_IN_MUX             196              4930   1463  RISE       1
clk_div_RNILFN9_9_LC_1_8_0/carryin    LogicCell40_SEQ_MODE_0000      0              4930   1463  RISE       1
clk_div_RNILFN9_9_LC_1_8_0/carryout   LogicCell40_SEQ_MODE_0000    126              5056   1463  RISE       1
clk_div_RNIAAMP_10_LC_1_8_1/carryin   LogicCell40_SEQ_MODE_0000      0              5056   1463  RISE       1
clk_div_RNIAAMP_10_LC_1_8_1/carryout  LogicCell40_SEQ_MODE_0000    126              5183   1463  RISE       1
I__144/I                              InMux                          0              5183   1463  RISE       1
I__144/O                              InMux                        259              5442   1463  RISE       1
clk_div_RNI06L91_11_LC_1_8_2/in3      LogicCell40_SEQ_MODE_0000      0              5442   1463  RISE       1
clk_div_RNI06L91_11_LC_1_8_2/lcout    LogicCell40_SEQ_MODE_0000    316              5758   1463  RISE       4
I__412/I                              Odrv4                          0              5758   1463  RISE       1
I__412/O                              Odrv4                        351              6108   1463  RISE       1
I__414/I                              LocalMux                       0              6108   1463  RISE       1
I__414/O                              LocalMux                     330              6438   1463  RISE       1
I__417/I                              InMux                          0              6438   1463  RISE       1
I__417/O                              InMux                        259              6697   1463  RISE       1
clk_div_RNIM1KP1_11_LC_2_6_4/in3      LogicCell40_SEQ_MODE_0000      0              6697   1463  RISE       1
clk_div_RNIM1KP1_11_LC_2_6_4/lcout    LogicCell40_SEQ_MODE_0000    316              7013   1463  RISE      16
I__310/I                              Odrv4                          0              7013   1463  RISE       1
I__310/O                              Odrv4                        351              7364   1463  RISE       1
I__317/I                              Span4Mux_h                     0              7364   1463  RISE       1
I__317/O                              Span4Mux_h                   302              7665   1463  RISE       1
I__320/I                              Span4Mux_v                     0              7665   1463  RISE       1
I__320/O                              Span4Mux_v                   351              8016   1463  RISE       1
I__323/I                              LocalMux                       0              8016   1463  RISE       1
I__323/O                              LocalMux                     330              8346   1463  RISE       1
I__324/I                              CEMux                          0              8346   1463  RISE       1
I__324/O                              CEMux                        603              8949   1463  RISE       1
PWM_NUM_3_LC_2_5_1/ce                 LogicCell40_SEQ_MODE_1000      0              8949   1463  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__439/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__439/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__440/I                                          GlobalMux                      0              1998  RISE       1
I__440/O                                          GlobalMux                    154              2153  RISE       1
I__448/I                                          ClkMux                         0              2153  RISE       1
I__448/O                                          ClkMux                       309              2461  RISE       1
PWM_NUM_3_LC_2_5_1/clk                            LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_div_1_LC_1_8_4/lcout
Path End         : cntr_esr_3_LC_1_5_0/ce
Capture Clock    : cntr_esr_3_LC_1_5_0/clk
Setup Constraint : 7950p
Path slack       : 1560p

Capture Clock Arrival Time (top|CLK:R#2)    7950
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  2461
- Setup Time                                   0
----------------------------------------   ----- 
End-of-path required time (ps)             10411

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2461
+ Clock To Q                               540
+ Data Path Delay                         5850
---------------------------------------   ---- 
End-of-path arrival time (ps)             8851
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__439/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__439/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__440/I                                          GlobalMux                      0              1998  RISE       1
I__440/O                                          GlobalMux                    154              2153  RISE       1
I__441/I                                          ClkMux                         0              2153  RISE       1
I__441/O                                          ClkMux                       309              2461  RISE       1
clk_div_1_LC_1_8_4/clk                            LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
clk_div_1_LC_1_8_4/lcout              LogicCell40_SEQ_MODE_1000    540              3001   1463  RISE       3
I__399/I                              LocalMux                       0              3001   1463  RISE       1
I__399/O                              LocalMux                     330              3331   1463  RISE       1
I__402/I                              InMux                          0              3331   1463  RISE       1
I__402/O                              InMux                        259              3590   1463  RISE       1
clk_div_RNI91U1_1_LC_1_7_0/in1        LogicCell40_SEQ_MODE_0000      0              3590   1463  RISE       1
clk_div_RNI91U1_1_LC_1_7_0/carryout   LogicCell40_SEQ_MODE_0000    259              3850   1463  RISE       1
clk_div_RNIF3T2_2_LC_1_7_1/carryin    LogicCell40_SEQ_MODE_0000      0              3850   1463  RISE       1
clk_div_RNIF3T2_2_LC_1_7_1/carryout   LogicCell40_SEQ_MODE_0000    126              3976   1463  RISE       1
clk_div_RNIM6S3_3_LC_1_7_2/carryin    LogicCell40_SEQ_MODE_0000      0              3976   1463  RISE       1
clk_div_RNIM6S3_3_LC_1_7_2/carryout   LogicCell40_SEQ_MODE_0000    126              4102   1463  RISE       1
clk_div_RNIUAR4_4_LC_1_7_3/carryin    LogicCell40_SEQ_MODE_0000      0              4102   1463  RISE       1
clk_div_RNIUAR4_4_LC_1_7_3/carryout   LogicCell40_SEQ_MODE_0000    126              4229   1463  RISE       1
clk_div_RNI7GQ5_5_LC_1_7_4/carryin    LogicCell40_SEQ_MODE_0000      0              4229   1463  RISE       1
clk_div_RNI7GQ5_5_LC_1_7_4/carryout   LogicCell40_SEQ_MODE_0000    126              4355   1463  RISE       1
clk_div_RNIHMP6_6_LC_1_7_5/carryin    LogicCell40_SEQ_MODE_0000      0              4355   1463  RISE       1
clk_div_RNIHMP6_6_LC_1_7_5/carryout   LogicCell40_SEQ_MODE_0000    126              4481   1463  RISE       1
clk_div_RNISTO7_7_LC_1_7_6/carryin    LogicCell40_SEQ_MODE_0000      0              4481   1463  RISE       1
clk_div_RNISTO7_7_LC_1_7_6/carryout   LogicCell40_SEQ_MODE_0000    126              4607   1463  RISE       1
clk_div_RNI86O8_8_LC_1_7_7/carryin    LogicCell40_SEQ_MODE_0000      0              4607   1463  RISE       1
clk_div_RNI86O8_8_LC_1_7_7/carryout   LogicCell40_SEQ_MODE_0000    126              4734   1463  RISE       1
IN_MUX_bfv_1_8_0_/carryinitin         ICE_CARRY_IN_MUX               0              4734   1463  RISE       1
IN_MUX_bfv_1_8_0_/carryinitout        ICE_CARRY_IN_MUX             196              4930   1463  RISE       1
clk_div_RNILFN9_9_LC_1_8_0/carryin    LogicCell40_SEQ_MODE_0000      0              4930   1463  RISE       1
clk_div_RNILFN9_9_LC_1_8_0/carryout   LogicCell40_SEQ_MODE_0000    126              5056   1463  RISE       1
clk_div_RNIAAMP_10_LC_1_8_1/carryin   LogicCell40_SEQ_MODE_0000      0              5056   1463  RISE       1
clk_div_RNIAAMP_10_LC_1_8_1/carryout  LogicCell40_SEQ_MODE_0000    126              5183   1463  RISE       1
I__144/I                              InMux                          0              5183   1463  RISE       1
I__144/O                              InMux                        259              5442   1463  RISE       1
clk_div_RNI06L91_11_LC_1_8_2/in3      LogicCell40_SEQ_MODE_0000      0              5442   1463  RISE       1
clk_div_RNI06L91_11_LC_1_8_2/lcout    LogicCell40_SEQ_MODE_0000    316              5758   1463  RISE       4
I__412/I                              Odrv4                          0              5758   1463  RISE       1
I__412/O                              Odrv4                        351              6108   1463  RISE       1
I__414/I                              LocalMux                       0              6108   1463  RISE       1
I__414/O                              LocalMux                     330              6438   1463  RISE       1
I__417/I                              InMux                          0              6438   1463  RISE       1
I__417/O                              InMux                        259              6697   1463  RISE       1
clk_div_RNIM1KP1_11_LC_2_6_4/in3      LogicCell40_SEQ_MODE_0000      0              6697   1463  RISE       1
clk_div_RNIM1KP1_11_LC_2_6_4/lcout    LogicCell40_SEQ_MODE_0000    316              7013   1463  RISE      16
I__308/I                              LocalMux                       0              7013   1561  RISE       1
I__308/O                              LocalMux                     330              7343   1561  RISE       1
I__312/I                              InMux                          0              7343   1561  RISE       1
I__312/O                              InMux                        259              7602   1561  RISE       1
cntr_esr_RNO_0_3_LC_2_6_3/in3         LogicCell40_SEQ_MODE_0000      0              7602   1561  RISE       1
cntr_esr_RNO_0_3_LC_2_6_3/lcout       LogicCell40_SEQ_MODE_0000    316              7918   1561  RISE       1
I__344/I                              LocalMux                       0              7918   1561  RISE       1
I__344/O                              LocalMux                     330              8247   1561  RISE       1
I__345/I                              CEMux                          0              8247   1561  RISE       1
I__345/O                              CEMux                        603              8851   1561  RISE       1
cntr_esr_3_LC_1_5_0/ce                LogicCell40_SEQ_MODE_1000      0              8851   1561  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__439/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__439/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__440/I                                          GlobalMux                      0              1998  RISE       1
I__440/O                                          GlobalMux                    154              2153  RISE       1
I__446/I                                          ClkMux                         0              2153  RISE       1
I__446/O                                          ClkMux                       309              2461  RISE       1
cntr_esr_3_LC_1_5_0/clk                           LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_div_1_LC_1_8_4/lcout
Path End         : cntr_6_LC_2_6_7/ce
Capture Clock    : cntr_6_LC_2_6_7/clk
Setup Constraint : 7950p
Path slack       : 1813p

Capture Clock Arrival Time (top|CLK:R#2)    7950
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  2461
- Setup Time                                   0
----------------------------------------   ----- 
End-of-path required time (ps)             10411

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2461
+ Clock To Q                               540
+ Data Path Delay                         5597
---------------------------------------   ---- 
End-of-path arrival time (ps)             8598
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__439/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__439/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__440/I                                          GlobalMux                      0              1998  RISE       1
I__440/O                                          GlobalMux                    154              2153  RISE       1
I__441/I                                          ClkMux                         0              2153  RISE       1
I__441/O                                          ClkMux                       309              2461  RISE       1
clk_div_1_LC_1_8_4/clk                            LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
clk_div_1_LC_1_8_4/lcout              LogicCell40_SEQ_MODE_1000    540              3001   1463  RISE       3
I__399/I                              LocalMux                       0              3001   1463  RISE       1
I__399/O                              LocalMux                     330              3331   1463  RISE       1
I__402/I                              InMux                          0              3331   1463  RISE       1
I__402/O                              InMux                        259              3590   1463  RISE       1
clk_div_RNI91U1_1_LC_1_7_0/in1        LogicCell40_SEQ_MODE_0000      0              3590   1463  RISE       1
clk_div_RNI91U1_1_LC_1_7_0/carryout   LogicCell40_SEQ_MODE_0000    259              3850   1463  RISE       1
clk_div_RNIF3T2_2_LC_1_7_1/carryin    LogicCell40_SEQ_MODE_0000      0              3850   1463  RISE       1
clk_div_RNIF3T2_2_LC_1_7_1/carryout   LogicCell40_SEQ_MODE_0000    126              3976   1463  RISE       1
clk_div_RNIM6S3_3_LC_1_7_2/carryin    LogicCell40_SEQ_MODE_0000      0              3976   1463  RISE       1
clk_div_RNIM6S3_3_LC_1_7_2/carryout   LogicCell40_SEQ_MODE_0000    126              4102   1463  RISE       1
clk_div_RNIUAR4_4_LC_1_7_3/carryin    LogicCell40_SEQ_MODE_0000      0              4102   1463  RISE       1
clk_div_RNIUAR4_4_LC_1_7_3/carryout   LogicCell40_SEQ_MODE_0000    126              4229   1463  RISE       1
clk_div_RNI7GQ5_5_LC_1_7_4/carryin    LogicCell40_SEQ_MODE_0000      0              4229   1463  RISE       1
clk_div_RNI7GQ5_5_LC_1_7_4/carryout   LogicCell40_SEQ_MODE_0000    126              4355   1463  RISE       1
clk_div_RNIHMP6_6_LC_1_7_5/carryin    LogicCell40_SEQ_MODE_0000      0              4355   1463  RISE       1
clk_div_RNIHMP6_6_LC_1_7_5/carryout   LogicCell40_SEQ_MODE_0000    126              4481   1463  RISE       1
clk_div_RNISTO7_7_LC_1_7_6/carryin    LogicCell40_SEQ_MODE_0000      0              4481   1463  RISE       1
clk_div_RNISTO7_7_LC_1_7_6/carryout   LogicCell40_SEQ_MODE_0000    126              4607   1463  RISE       1
clk_div_RNI86O8_8_LC_1_7_7/carryin    LogicCell40_SEQ_MODE_0000      0              4607   1463  RISE       1
clk_div_RNI86O8_8_LC_1_7_7/carryout   LogicCell40_SEQ_MODE_0000    126              4734   1463  RISE       1
IN_MUX_bfv_1_8_0_/carryinitin         ICE_CARRY_IN_MUX               0              4734   1463  RISE       1
IN_MUX_bfv_1_8_0_/carryinitout        ICE_CARRY_IN_MUX             196              4930   1463  RISE       1
clk_div_RNILFN9_9_LC_1_8_0/carryin    LogicCell40_SEQ_MODE_0000      0              4930   1463  RISE       1
clk_div_RNILFN9_9_LC_1_8_0/carryout   LogicCell40_SEQ_MODE_0000    126              5056   1463  RISE       1
clk_div_RNIAAMP_10_LC_1_8_1/carryin   LogicCell40_SEQ_MODE_0000      0              5056   1463  RISE       1
clk_div_RNIAAMP_10_LC_1_8_1/carryout  LogicCell40_SEQ_MODE_0000    126              5183   1463  RISE       1
I__144/I                              InMux                          0              5183   1463  RISE       1
I__144/O                              InMux                        259              5442   1463  RISE       1
clk_div_RNI06L91_11_LC_1_8_2/in3      LogicCell40_SEQ_MODE_0000      0              5442   1463  RISE       1
clk_div_RNI06L91_11_LC_1_8_2/lcout    LogicCell40_SEQ_MODE_0000    316              5758   1463  RISE       4
I__412/I                              Odrv4                          0              5758   1463  RISE       1
I__412/O                              Odrv4                        351              6108   1463  RISE       1
I__414/I                              LocalMux                       0              6108   1463  RISE       1
I__414/O                              LocalMux                     330              6438   1463  RISE       1
I__417/I                              InMux                          0              6438   1463  RISE       1
I__417/O                              InMux                        259              6697   1463  RISE       1
clk_div_RNIM1KP1_11_LC_2_6_4/in3      LogicCell40_SEQ_MODE_0000      0              6697   1463  RISE       1
clk_div_RNIM1KP1_11_LC_2_6_4/lcout    LogicCell40_SEQ_MODE_0000    316              7013   1463  RISE      16
I__310/I                              Odrv4                          0              7013   1463  RISE       1
I__310/O                              Odrv4                        351              7364   1463  RISE       1
I__317/I                              Span4Mux_h                     0              7364   1463  RISE       1
I__317/O                              Span4Mux_h                   302              7665   1463  RISE       1
I__319/I                              LocalMux                       0              7665   1813  RISE       1
I__319/O                              LocalMux                     330              7995   1813  RISE       1
I__322/I                              CEMux                          0              7995   1813  RISE       1
I__322/O                              CEMux                        603              8598   1813  RISE       1
cntr_6_LC_2_6_7/ce                    LogicCell40_SEQ_MODE_1000      0              8598   1813  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__439/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__439/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__440/I                                          GlobalMux                      0              1998  RISE       1
I__440/O                                          GlobalMux                    154              2153  RISE       1
I__447/I                                          ClkMux                         0              2153  RISE       1
I__447/O                                          ClkMux                       309              2461  RISE       1
cntr_6_LC_2_6_7/clk                               LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_div_1_LC_1_8_4/lcout
Path End         : PORT_r_LC_2_6_0/ce
Capture Clock    : PORT_r_LC_2_6_0/clk
Setup Constraint : 7950p
Path slack       : 1813p

Capture Clock Arrival Time (top|CLK:R#2)    7950
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  2461
- Setup Time                                   0
----------------------------------------   ----- 
End-of-path required time (ps)             10411

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2461
+ Clock To Q                               540
+ Data Path Delay                         5597
---------------------------------------   ---- 
End-of-path arrival time (ps)             8598
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__439/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__439/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__440/I                                          GlobalMux                      0              1998  RISE       1
I__440/O                                          GlobalMux                    154              2153  RISE       1
I__441/I                                          ClkMux                         0              2153  RISE       1
I__441/O                                          ClkMux                       309              2461  RISE       1
clk_div_1_LC_1_8_4/clk                            LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
clk_div_1_LC_1_8_4/lcout              LogicCell40_SEQ_MODE_1000    540              3001   1463  RISE       3
I__399/I                              LocalMux                       0              3001   1463  RISE       1
I__399/O                              LocalMux                     330              3331   1463  RISE       1
I__402/I                              InMux                          0              3331   1463  RISE       1
I__402/O                              InMux                        259              3590   1463  RISE       1
clk_div_RNI91U1_1_LC_1_7_0/in1        LogicCell40_SEQ_MODE_0000      0              3590   1463  RISE       1
clk_div_RNI91U1_1_LC_1_7_0/carryout   LogicCell40_SEQ_MODE_0000    259              3850   1463  RISE       1
clk_div_RNIF3T2_2_LC_1_7_1/carryin    LogicCell40_SEQ_MODE_0000      0              3850   1463  RISE       1
clk_div_RNIF3T2_2_LC_1_7_1/carryout   LogicCell40_SEQ_MODE_0000    126              3976   1463  RISE       1
clk_div_RNIM6S3_3_LC_1_7_2/carryin    LogicCell40_SEQ_MODE_0000      0              3976   1463  RISE       1
clk_div_RNIM6S3_3_LC_1_7_2/carryout   LogicCell40_SEQ_MODE_0000    126              4102   1463  RISE       1
clk_div_RNIUAR4_4_LC_1_7_3/carryin    LogicCell40_SEQ_MODE_0000      0              4102   1463  RISE       1
clk_div_RNIUAR4_4_LC_1_7_3/carryout   LogicCell40_SEQ_MODE_0000    126              4229   1463  RISE       1
clk_div_RNI7GQ5_5_LC_1_7_4/carryin    LogicCell40_SEQ_MODE_0000      0              4229   1463  RISE       1
clk_div_RNI7GQ5_5_LC_1_7_4/carryout   LogicCell40_SEQ_MODE_0000    126              4355   1463  RISE       1
clk_div_RNIHMP6_6_LC_1_7_5/carryin    LogicCell40_SEQ_MODE_0000      0              4355   1463  RISE       1
clk_div_RNIHMP6_6_LC_1_7_5/carryout   LogicCell40_SEQ_MODE_0000    126              4481   1463  RISE       1
clk_div_RNISTO7_7_LC_1_7_6/carryin    LogicCell40_SEQ_MODE_0000      0              4481   1463  RISE       1
clk_div_RNISTO7_7_LC_1_7_6/carryout   LogicCell40_SEQ_MODE_0000    126              4607   1463  RISE       1
clk_div_RNI86O8_8_LC_1_7_7/carryin    LogicCell40_SEQ_MODE_0000      0              4607   1463  RISE       1
clk_div_RNI86O8_8_LC_1_7_7/carryout   LogicCell40_SEQ_MODE_0000    126              4734   1463  RISE       1
IN_MUX_bfv_1_8_0_/carryinitin         ICE_CARRY_IN_MUX               0              4734   1463  RISE       1
IN_MUX_bfv_1_8_0_/carryinitout        ICE_CARRY_IN_MUX             196              4930   1463  RISE       1
clk_div_RNILFN9_9_LC_1_8_0/carryin    LogicCell40_SEQ_MODE_0000      0              4930   1463  RISE       1
clk_div_RNILFN9_9_LC_1_8_0/carryout   LogicCell40_SEQ_MODE_0000    126              5056   1463  RISE       1
clk_div_RNIAAMP_10_LC_1_8_1/carryin   LogicCell40_SEQ_MODE_0000      0              5056   1463  RISE       1
clk_div_RNIAAMP_10_LC_1_8_1/carryout  LogicCell40_SEQ_MODE_0000    126              5183   1463  RISE       1
I__144/I                              InMux                          0              5183   1463  RISE       1
I__144/O                              InMux                        259              5442   1463  RISE       1
clk_div_RNI06L91_11_LC_1_8_2/in3      LogicCell40_SEQ_MODE_0000      0              5442   1463  RISE       1
clk_div_RNI06L91_11_LC_1_8_2/lcout    LogicCell40_SEQ_MODE_0000    316              5758   1463  RISE       4
I__412/I                              Odrv4                          0              5758   1463  RISE       1
I__412/O                              Odrv4                        351              6108   1463  RISE       1
I__414/I                              LocalMux                       0              6108   1463  RISE       1
I__414/O                              LocalMux                     330              6438   1463  RISE       1
I__417/I                              InMux                          0              6438   1463  RISE       1
I__417/O                              InMux                        259              6697   1463  RISE       1
clk_div_RNIM1KP1_11_LC_2_6_4/in3      LogicCell40_SEQ_MODE_0000      0              6697   1463  RISE       1
clk_div_RNIM1KP1_11_LC_2_6_4/lcout    LogicCell40_SEQ_MODE_0000    316              7013   1463  RISE      16
I__310/I                              Odrv4                          0              7013   1463  RISE       1
I__310/O                              Odrv4                        351              7364   1463  RISE       1
I__317/I                              Span4Mux_h                     0              7364   1463  RISE       1
I__317/O                              Span4Mux_h                   302              7665   1463  RISE       1
I__319/I                              LocalMux                       0              7665   1813  RISE       1
I__319/O                              LocalMux                     330              7995   1813  RISE       1
I__322/I                              CEMux                          0              7995   1813  RISE       1
I__322/O                              CEMux                        603              8598   1813  RISE       1
PORT_r_LC_2_6_0/ce                    LogicCell40_SEQ_MODE_1000      0              8598   1813  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__439/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__439/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__440/I                                          GlobalMux                      0              1998  RISE       1
I__440/O                                          GlobalMux                    154              2153  RISE       1
I__447/I                                          ClkMux                         0              2153  RISE       1
I__447/O                                          ClkMux                       309              2461  RISE       1
PORT_r_LC_2_6_0/clk                               LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_div_1_LC_1_8_4/lcout
Path End         : cntr_esr_3_LC_1_5_0/sr
Capture Clock    : cntr_esr_3_LC_1_5_0/clk
Setup Constraint : 7950p
Path slack       : 1876p

Capture Clock Arrival Time (top|CLK:R#2)    7950
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  2461
- Setup Time                                -203
----------------------------------------   ----- 
End-of-path required time (ps)             10208

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2461
+ Clock To Q                               540
+ Data Path Delay                         5331
---------------------------------------   ---- 
End-of-path arrival time (ps)             8332
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__439/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__439/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__440/I                                          GlobalMux                      0              1998  RISE       1
I__440/O                                          GlobalMux                    154              2153  RISE       1
I__441/I                                          ClkMux                         0              2153  RISE       1
I__441/O                                          ClkMux                       309              2461  RISE       1
clk_div_1_LC_1_8_4/clk                            LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
clk_div_1_LC_1_8_4/lcout              LogicCell40_SEQ_MODE_1000    540              3001   1463  RISE       3
I__399/I                              LocalMux                       0              3001   1463  RISE       1
I__399/O                              LocalMux                     330              3331   1463  RISE       1
I__402/I                              InMux                          0              3331   1463  RISE       1
I__402/O                              InMux                        259              3590   1463  RISE       1
clk_div_RNI91U1_1_LC_1_7_0/in1        LogicCell40_SEQ_MODE_0000      0              3590   1463  RISE       1
clk_div_RNI91U1_1_LC_1_7_0/carryout   LogicCell40_SEQ_MODE_0000    259              3850   1463  RISE       1
clk_div_RNIF3T2_2_LC_1_7_1/carryin    LogicCell40_SEQ_MODE_0000      0              3850   1463  RISE       1
clk_div_RNIF3T2_2_LC_1_7_1/carryout   LogicCell40_SEQ_MODE_0000    126              3976   1463  RISE       1
clk_div_RNIM6S3_3_LC_1_7_2/carryin    LogicCell40_SEQ_MODE_0000      0              3976   1463  RISE       1
clk_div_RNIM6S3_3_LC_1_7_2/carryout   LogicCell40_SEQ_MODE_0000    126              4102   1463  RISE       1
clk_div_RNIUAR4_4_LC_1_7_3/carryin    LogicCell40_SEQ_MODE_0000      0              4102   1463  RISE       1
clk_div_RNIUAR4_4_LC_1_7_3/carryout   LogicCell40_SEQ_MODE_0000    126              4229   1463  RISE       1
clk_div_RNI7GQ5_5_LC_1_7_4/carryin    LogicCell40_SEQ_MODE_0000      0              4229   1463  RISE       1
clk_div_RNI7GQ5_5_LC_1_7_4/carryout   LogicCell40_SEQ_MODE_0000    126              4355   1463  RISE       1
clk_div_RNIHMP6_6_LC_1_7_5/carryin    LogicCell40_SEQ_MODE_0000      0              4355   1463  RISE       1
clk_div_RNIHMP6_6_LC_1_7_5/carryout   LogicCell40_SEQ_MODE_0000    126              4481   1463  RISE       1
clk_div_RNISTO7_7_LC_1_7_6/carryin    LogicCell40_SEQ_MODE_0000      0              4481   1463  RISE       1
clk_div_RNISTO7_7_LC_1_7_6/carryout   LogicCell40_SEQ_MODE_0000    126              4607   1463  RISE       1
clk_div_RNI86O8_8_LC_1_7_7/carryin    LogicCell40_SEQ_MODE_0000      0              4607   1463  RISE       1
clk_div_RNI86O8_8_LC_1_7_7/carryout   LogicCell40_SEQ_MODE_0000    126              4734   1463  RISE       1
IN_MUX_bfv_1_8_0_/carryinitin         ICE_CARRY_IN_MUX               0              4734   1463  RISE       1
IN_MUX_bfv_1_8_0_/carryinitout        ICE_CARRY_IN_MUX             196              4930   1463  RISE       1
clk_div_RNILFN9_9_LC_1_8_0/carryin    LogicCell40_SEQ_MODE_0000      0              4930   1463  RISE       1
clk_div_RNILFN9_9_LC_1_8_0/carryout   LogicCell40_SEQ_MODE_0000    126              5056   1463  RISE       1
clk_div_RNIAAMP_10_LC_1_8_1/carryin   LogicCell40_SEQ_MODE_0000      0              5056   1463  RISE       1
clk_div_RNIAAMP_10_LC_1_8_1/carryout  LogicCell40_SEQ_MODE_0000    126              5183   1463  RISE       1
I__144/I                              InMux                          0              5183   1463  RISE       1
I__144/O                              InMux                        259              5442   1463  RISE       1
clk_div_RNI06L91_11_LC_1_8_2/in3      LogicCell40_SEQ_MODE_0000      0              5442   1463  RISE       1
clk_div_RNI06L91_11_LC_1_8_2/lcout    LogicCell40_SEQ_MODE_0000    316              5758   1463  RISE       4
I__412/I                              Odrv4                          0              5758   1463  RISE       1
I__412/O                              Odrv4                        351              6108   1463  RISE       1
I__414/I                              LocalMux                       0              6108   1463  RISE       1
I__414/O                              LocalMux                     330              6438   1463  RISE       1
I__418/I                              InMux                          0              6438   1876  RISE       1
I__418/O                              InMux                        259              6697   1876  RISE       1
PWM_NUM_RNIKTNT2_0_LC_2_6_2/in3       LogicCell40_SEQ_MODE_0000      0              6697   1876  RISE       1
PWM_NUM_RNIKTNT2_0_LC_2_6_2/lcout     LogicCell40_SEQ_MODE_0000    316              7013   1876  RISE       6
I__347/I                              Odrv4                          0              7013   1876  RISE       1
I__347/O                              Odrv4                        351              7364   1876  RISE       1
I__349/I                              Span4Mux_s1_h                  0              7364   1876  RISE       1
I__349/O                              Span4Mux_s1_h                175              7539   1876  RISE       1
I__351/I                              LocalMux                       0              7539   1876  RISE       1
I__351/O                              LocalMux                     330              7869   1876  RISE       1
I__352/I                              SRMux                          0              7869   1876  RISE       1
I__352/O                              SRMux                        463              8332   1876  RISE       1
cntr_esr_3_LC_1_5_0/sr                LogicCell40_SEQ_MODE_1000      0              8332   1876  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__439/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__439/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__440/I                                          GlobalMux                      0              1998  RISE       1
I__440/O                                          GlobalMux                    154              2153  RISE       1
I__446/I                                          ClkMux                         0              2153  RISE       1
I__446/O                                          ClkMux                       309              2461  RISE       1
cntr_esr_3_LC_1_5_0/clk                           LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_div_1_LC_1_8_4/lcout
Path End         : cntr_0_LC_1_6_5/sr
Capture Clock    : cntr_0_LC_1_6_5/clk
Setup Constraint : 7950p
Path slack       : 2052p

Capture Clock Arrival Time (top|CLK:R#2)    7950
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  2461
- Setup Time                                -203
----------------------------------------   ----- 
End-of-path required time (ps)             10208

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2461
+ Clock To Q                               540
+ Data Path Delay                         5155
---------------------------------------   ---- 
End-of-path arrival time (ps)             8156
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__439/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__439/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__440/I                                          GlobalMux                      0              1998  RISE       1
I__440/O                                          GlobalMux                    154              2153  RISE       1
I__441/I                                          ClkMux                         0              2153  RISE       1
I__441/O                                          ClkMux                       309              2461  RISE       1
clk_div_1_LC_1_8_4/clk                            LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
clk_div_1_LC_1_8_4/lcout              LogicCell40_SEQ_MODE_1000    540              3001   1463  RISE       3
I__399/I                              LocalMux                       0              3001   1463  RISE       1
I__399/O                              LocalMux                     330              3331   1463  RISE       1
I__402/I                              InMux                          0              3331   1463  RISE       1
I__402/O                              InMux                        259              3590   1463  RISE       1
clk_div_RNI91U1_1_LC_1_7_0/in1        LogicCell40_SEQ_MODE_0000      0              3590   1463  RISE       1
clk_div_RNI91U1_1_LC_1_7_0/carryout   LogicCell40_SEQ_MODE_0000    259              3850   1463  RISE       1
clk_div_RNIF3T2_2_LC_1_7_1/carryin    LogicCell40_SEQ_MODE_0000      0              3850   1463  RISE       1
clk_div_RNIF3T2_2_LC_1_7_1/carryout   LogicCell40_SEQ_MODE_0000    126              3976   1463  RISE       1
clk_div_RNIM6S3_3_LC_1_7_2/carryin    LogicCell40_SEQ_MODE_0000      0              3976   1463  RISE       1
clk_div_RNIM6S3_3_LC_1_7_2/carryout   LogicCell40_SEQ_MODE_0000    126              4102   1463  RISE       1
clk_div_RNIUAR4_4_LC_1_7_3/carryin    LogicCell40_SEQ_MODE_0000      0              4102   1463  RISE       1
clk_div_RNIUAR4_4_LC_1_7_3/carryout   LogicCell40_SEQ_MODE_0000    126              4229   1463  RISE       1
clk_div_RNI7GQ5_5_LC_1_7_4/carryin    LogicCell40_SEQ_MODE_0000      0              4229   1463  RISE       1
clk_div_RNI7GQ5_5_LC_1_7_4/carryout   LogicCell40_SEQ_MODE_0000    126              4355   1463  RISE       1
clk_div_RNIHMP6_6_LC_1_7_5/carryin    LogicCell40_SEQ_MODE_0000      0              4355   1463  RISE       1
clk_div_RNIHMP6_6_LC_1_7_5/carryout   LogicCell40_SEQ_MODE_0000    126              4481   1463  RISE       1
clk_div_RNISTO7_7_LC_1_7_6/carryin    LogicCell40_SEQ_MODE_0000      0              4481   1463  RISE       1
clk_div_RNISTO7_7_LC_1_7_6/carryout   LogicCell40_SEQ_MODE_0000    126              4607   1463  RISE       1
clk_div_RNI86O8_8_LC_1_7_7/carryin    LogicCell40_SEQ_MODE_0000      0              4607   1463  RISE       1
clk_div_RNI86O8_8_LC_1_7_7/carryout   LogicCell40_SEQ_MODE_0000    126              4734   1463  RISE       1
IN_MUX_bfv_1_8_0_/carryinitin         ICE_CARRY_IN_MUX               0              4734   1463  RISE       1
IN_MUX_bfv_1_8_0_/carryinitout        ICE_CARRY_IN_MUX             196              4930   1463  RISE       1
clk_div_RNILFN9_9_LC_1_8_0/carryin    LogicCell40_SEQ_MODE_0000      0              4930   1463  RISE       1
clk_div_RNILFN9_9_LC_1_8_0/carryout   LogicCell40_SEQ_MODE_0000    126              5056   1463  RISE       1
clk_div_RNIAAMP_10_LC_1_8_1/carryin   LogicCell40_SEQ_MODE_0000      0              5056   1463  RISE       1
clk_div_RNIAAMP_10_LC_1_8_1/carryout  LogicCell40_SEQ_MODE_0000    126              5183   1463  RISE       1
I__144/I                              InMux                          0              5183   1463  RISE       1
I__144/O                              InMux                        259              5442   1463  RISE       1
clk_div_RNI06L91_11_LC_1_8_2/in3      LogicCell40_SEQ_MODE_0000      0              5442   1463  RISE       1
clk_div_RNI06L91_11_LC_1_8_2/lcout    LogicCell40_SEQ_MODE_0000    316              5758   1463  RISE       4
I__412/I                              Odrv4                          0              5758   1463  RISE       1
I__412/O                              Odrv4                        351              6108   1463  RISE       1
I__414/I                              LocalMux                       0              6108   1463  RISE       1
I__414/O                              LocalMux                     330              6438   1463  RISE       1
I__418/I                              InMux                          0              6438   1876  RISE       1
I__418/O                              InMux                        259              6697   1876  RISE       1
PWM_NUM_RNIKTNT2_0_LC_2_6_2/in3       LogicCell40_SEQ_MODE_0000      0              6697   1876  RISE       1
PWM_NUM_RNIKTNT2_0_LC_2_6_2/lcout     LogicCell40_SEQ_MODE_0000    316              7013   1876  RISE       6
I__347/I                              Odrv4                          0              7013   1876  RISE       1
I__347/O                              Odrv4                        351              7364   1876  RISE       1
I__348/I                              LocalMux                       0              7364   2052  RISE       1
I__348/O                              LocalMux                     330              7693   2052  RISE       1
I__350/I                              SRMux                          0              7693   2052  RISE       1
I__350/O                              SRMux                        463              8156   2052  RISE       1
cntr_0_LC_1_6_5/sr                    LogicCell40_SEQ_MODE_1000      0              8156   2052  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__439/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__439/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__440/I                                          GlobalMux                      0              1998  RISE       1
I__440/O                                          GlobalMux                    154              2153  RISE       1
I__443/I                                          ClkMux                         0              2153  RISE       1
I__443/O                                          ClkMux                       309              2461  RISE       1
cntr_0_LC_1_6_5/clk                               LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_div_1_LC_1_8_4/lcout
Path End         : cntr_1_LC_1_6_4/sr
Capture Clock    : cntr_1_LC_1_6_4/clk
Setup Constraint : 7950p
Path slack       : 2052p

Capture Clock Arrival Time (top|CLK:R#2)    7950
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  2461
- Setup Time                                -203
----------------------------------------   ----- 
End-of-path required time (ps)             10208

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2461
+ Clock To Q                               540
+ Data Path Delay                         5155
---------------------------------------   ---- 
End-of-path arrival time (ps)             8156
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__439/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__439/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__440/I                                          GlobalMux                      0              1998  RISE       1
I__440/O                                          GlobalMux                    154              2153  RISE       1
I__441/I                                          ClkMux                         0              2153  RISE       1
I__441/O                                          ClkMux                       309              2461  RISE       1
clk_div_1_LC_1_8_4/clk                            LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
clk_div_1_LC_1_8_4/lcout              LogicCell40_SEQ_MODE_1000    540              3001   1463  RISE       3
I__399/I                              LocalMux                       0              3001   1463  RISE       1
I__399/O                              LocalMux                     330              3331   1463  RISE       1
I__402/I                              InMux                          0              3331   1463  RISE       1
I__402/O                              InMux                        259              3590   1463  RISE       1
clk_div_RNI91U1_1_LC_1_7_0/in1        LogicCell40_SEQ_MODE_0000      0              3590   1463  RISE       1
clk_div_RNI91U1_1_LC_1_7_0/carryout   LogicCell40_SEQ_MODE_0000    259              3850   1463  RISE       1
clk_div_RNIF3T2_2_LC_1_7_1/carryin    LogicCell40_SEQ_MODE_0000      0              3850   1463  RISE       1
clk_div_RNIF3T2_2_LC_1_7_1/carryout   LogicCell40_SEQ_MODE_0000    126              3976   1463  RISE       1
clk_div_RNIM6S3_3_LC_1_7_2/carryin    LogicCell40_SEQ_MODE_0000      0              3976   1463  RISE       1
clk_div_RNIM6S3_3_LC_1_7_2/carryout   LogicCell40_SEQ_MODE_0000    126              4102   1463  RISE       1
clk_div_RNIUAR4_4_LC_1_7_3/carryin    LogicCell40_SEQ_MODE_0000      0              4102   1463  RISE       1
clk_div_RNIUAR4_4_LC_1_7_3/carryout   LogicCell40_SEQ_MODE_0000    126              4229   1463  RISE       1
clk_div_RNI7GQ5_5_LC_1_7_4/carryin    LogicCell40_SEQ_MODE_0000      0              4229   1463  RISE       1
clk_div_RNI7GQ5_5_LC_1_7_4/carryout   LogicCell40_SEQ_MODE_0000    126              4355   1463  RISE       1
clk_div_RNIHMP6_6_LC_1_7_5/carryin    LogicCell40_SEQ_MODE_0000      0              4355   1463  RISE       1
clk_div_RNIHMP6_6_LC_1_7_5/carryout   LogicCell40_SEQ_MODE_0000    126              4481   1463  RISE       1
clk_div_RNISTO7_7_LC_1_7_6/carryin    LogicCell40_SEQ_MODE_0000      0              4481   1463  RISE       1
clk_div_RNISTO7_7_LC_1_7_6/carryout   LogicCell40_SEQ_MODE_0000    126              4607   1463  RISE       1
clk_div_RNI86O8_8_LC_1_7_7/carryin    LogicCell40_SEQ_MODE_0000      0              4607   1463  RISE       1
clk_div_RNI86O8_8_LC_1_7_7/carryout   LogicCell40_SEQ_MODE_0000    126              4734   1463  RISE       1
IN_MUX_bfv_1_8_0_/carryinitin         ICE_CARRY_IN_MUX               0              4734   1463  RISE       1
IN_MUX_bfv_1_8_0_/carryinitout        ICE_CARRY_IN_MUX             196              4930   1463  RISE       1
clk_div_RNILFN9_9_LC_1_8_0/carryin    LogicCell40_SEQ_MODE_0000      0              4930   1463  RISE       1
clk_div_RNILFN9_9_LC_1_8_0/carryout   LogicCell40_SEQ_MODE_0000    126              5056   1463  RISE       1
clk_div_RNIAAMP_10_LC_1_8_1/carryin   LogicCell40_SEQ_MODE_0000      0              5056   1463  RISE       1
clk_div_RNIAAMP_10_LC_1_8_1/carryout  LogicCell40_SEQ_MODE_0000    126              5183   1463  RISE       1
I__144/I                              InMux                          0              5183   1463  RISE       1
I__144/O                              InMux                        259              5442   1463  RISE       1
clk_div_RNI06L91_11_LC_1_8_2/in3      LogicCell40_SEQ_MODE_0000      0              5442   1463  RISE       1
clk_div_RNI06L91_11_LC_1_8_2/lcout    LogicCell40_SEQ_MODE_0000    316              5758   1463  RISE       4
I__412/I                              Odrv4                          0              5758   1463  RISE       1
I__412/O                              Odrv4                        351              6108   1463  RISE       1
I__414/I                              LocalMux                       0              6108   1463  RISE       1
I__414/O                              LocalMux                     330              6438   1463  RISE       1
I__418/I                              InMux                          0              6438   1876  RISE       1
I__418/O                              InMux                        259              6697   1876  RISE       1
PWM_NUM_RNIKTNT2_0_LC_2_6_2/in3       LogicCell40_SEQ_MODE_0000      0              6697   1876  RISE       1
PWM_NUM_RNIKTNT2_0_LC_2_6_2/lcout     LogicCell40_SEQ_MODE_0000    316              7013   1876  RISE       6
I__347/I                              Odrv4                          0              7013   1876  RISE       1
I__347/O                              Odrv4                        351              7364   1876  RISE       1
I__348/I                              LocalMux                       0              7364   2052  RISE       1
I__348/O                              LocalMux                     330              7693   2052  RISE       1
I__350/I                              SRMux                          0              7693   2052  RISE       1
I__350/O                              SRMux                        463              8156   2052  RISE       1
cntr_1_LC_1_6_4/sr                    LogicCell40_SEQ_MODE_1000      0              8156   2052  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__439/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__439/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__440/I                                          GlobalMux                      0              1998  RISE       1
I__440/O                                          GlobalMux                    154              2153  RISE       1
I__443/I                                          ClkMux                         0              2153  RISE       1
I__443/O                                          ClkMux                       309              2461  RISE       1
cntr_1_LC_1_6_4/clk                               LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_div_1_LC_1_8_4/lcout
Path End         : cntr_5_LC_1_6_3/sr
Capture Clock    : cntr_5_LC_1_6_3/clk
Setup Constraint : 7950p
Path slack       : 2052p

Capture Clock Arrival Time (top|CLK:R#2)    7950
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  2461
- Setup Time                                -203
----------------------------------------   ----- 
End-of-path required time (ps)             10208

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2461
+ Clock To Q                               540
+ Data Path Delay                         5155
---------------------------------------   ---- 
End-of-path arrival time (ps)             8156
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__439/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__439/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__440/I                                          GlobalMux                      0              1998  RISE       1
I__440/O                                          GlobalMux                    154              2153  RISE       1
I__441/I                                          ClkMux                         0              2153  RISE       1
I__441/O                                          ClkMux                       309              2461  RISE       1
clk_div_1_LC_1_8_4/clk                            LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
clk_div_1_LC_1_8_4/lcout              LogicCell40_SEQ_MODE_1000    540              3001   1463  RISE       3
I__399/I                              LocalMux                       0              3001   1463  RISE       1
I__399/O                              LocalMux                     330              3331   1463  RISE       1
I__402/I                              InMux                          0              3331   1463  RISE       1
I__402/O                              InMux                        259              3590   1463  RISE       1
clk_div_RNI91U1_1_LC_1_7_0/in1        LogicCell40_SEQ_MODE_0000      0              3590   1463  RISE       1
clk_div_RNI91U1_1_LC_1_7_0/carryout   LogicCell40_SEQ_MODE_0000    259              3850   1463  RISE       1
clk_div_RNIF3T2_2_LC_1_7_1/carryin    LogicCell40_SEQ_MODE_0000      0              3850   1463  RISE       1
clk_div_RNIF3T2_2_LC_1_7_1/carryout   LogicCell40_SEQ_MODE_0000    126              3976   1463  RISE       1
clk_div_RNIM6S3_3_LC_1_7_2/carryin    LogicCell40_SEQ_MODE_0000      0              3976   1463  RISE       1
clk_div_RNIM6S3_3_LC_1_7_2/carryout   LogicCell40_SEQ_MODE_0000    126              4102   1463  RISE       1
clk_div_RNIUAR4_4_LC_1_7_3/carryin    LogicCell40_SEQ_MODE_0000      0              4102   1463  RISE       1
clk_div_RNIUAR4_4_LC_1_7_3/carryout   LogicCell40_SEQ_MODE_0000    126              4229   1463  RISE       1
clk_div_RNI7GQ5_5_LC_1_7_4/carryin    LogicCell40_SEQ_MODE_0000      0              4229   1463  RISE       1
clk_div_RNI7GQ5_5_LC_1_7_4/carryout   LogicCell40_SEQ_MODE_0000    126              4355   1463  RISE       1
clk_div_RNIHMP6_6_LC_1_7_5/carryin    LogicCell40_SEQ_MODE_0000      0              4355   1463  RISE       1
clk_div_RNIHMP6_6_LC_1_7_5/carryout   LogicCell40_SEQ_MODE_0000    126              4481   1463  RISE       1
clk_div_RNISTO7_7_LC_1_7_6/carryin    LogicCell40_SEQ_MODE_0000      0              4481   1463  RISE       1
clk_div_RNISTO7_7_LC_1_7_6/carryout   LogicCell40_SEQ_MODE_0000    126              4607   1463  RISE       1
clk_div_RNI86O8_8_LC_1_7_7/carryin    LogicCell40_SEQ_MODE_0000      0              4607   1463  RISE       1
clk_div_RNI86O8_8_LC_1_7_7/carryout   LogicCell40_SEQ_MODE_0000    126              4734   1463  RISE       1
IN_MUX_bfv_1_8_0_/carryinitin         ICE_CARRY_IN_MUX               0              4734   1463  RISE       1
IN_MUX_bfv_1_8_0_/carryinitout        ICE_CARRY_IN_MUX             196              4930   1463  RISE       1
clk_div_RNILFN9_9_LC_1_8_0/carryin    LogicCell40_SEQ_MODE_0000      0              4930   1463  RISE       1
clk_div_RNILFN9_9_LC_1_8_0/carryout   LogicCell40_SEQ_MODE_0000    126              5056   1463  RISE       1
clk_div_RNIAAMP_10_LC_1_8_1/carryin   LogicCell40_SEQ_MODE_0000      0              5056   1463  RISE       1
clk_div_RNIAAMP_10_LC_1_8_1/carryout  LogicCell40_SEQ_MODE_0000    126              5183   1463  RISE       1
I__144/I                              InMux                          0              5183   1463  RISE       1
I__144/O                              InMux                        259              5442   1463  RISE       1
clk_div_RNI06L91_11_LC_1_8_2/in3      LogicCell40_SEQ_MODE_0000      0              5442   1463  RISE       1
clk_div_RNI06L91_11_LC_1_8_2/lcout    LogicCell40_SEQ_MODE_0000    316              5758   1463  RISE       4
I__412/I                              Odrv4                          0              5758   1463  RISE       1
I__412/O                              Odrv4                        351              6108   1463  RISE       1
I__414/I                              LocalMux                       0              6108   1463  RISE       1
I__414/O                              LocalMux                     330              6438   1463  RISE       1
I__418/I                              InMux                          0              6438   1876  RISE       1
I__418/O                              InMux                        259              6697   1876  RISE       1
PWM_NUM_RNIKTNT2_0_LC_2_6_2/in3       LogicCell40_SEQ_MODE_0000      0              6697   1876  RISE       1
PWM_NUM_RNIKTNT2_0_LC_2_6_2/lcout     LogicCell40_SEQ_MODE_0000    316              7013   1876  RISE       6
I__347/I                              Odrv4                          0              7013   1876  RISE       1
I__347/O                              Odrv4                        351              7364   1876  RISE       1
I__348/I                              LocalMux                       0              7364   2052  RISE       1
I__348/O                              LocalMux                     330              7693   2052  RISE       1
I__350/I                              SRMux                          0              7693   2052  RISE       1
I__350/O                              SRMux                        463              8156   2052  RISE       1
cntr_5_LC_1_6_3/sr                    LogicCell40_SEQ_MODE_1000      0              8156   2052  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__439/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__439/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__440/I                                          GlobalMux                      0              1998  RISE       1
I__440/O                                          GlobalMux                    154              2153  RISE       1
I__443/I                                          ClkMux                         0              2153  RISE       1
I__443/O                                          ClkMux                       309              2461  RISE       1
cntr_5_LC_1_6_3/clk                               LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_div_1_LC_1_8_4/lcout
Path End         : cntr_4_LC_1_6_1/sr
Capture Clock    : cntr_4_LC_1_6_1/clk
Setup Constraint : 7950p
Path slack       : 2052p

Capture Clock Arrival Time (top|CLK:R#2)    7950
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  2461
- Setup Time                                -203
----------------------------------------   ----- 
End-of-path required time (ps)             10208

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2461
+ Clock To Q                               540
+ Data Path Delay                         5155
---------------------------------------   ---- 
End-of-path arrival time (ps)             8156
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__439/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__439/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__440/I                                          GlobalMux                      0              1998  RISE       1
I__440/O                                          GlobalMux                    154              2153  RISE       1
I__441/I                                          ClkMux                         0              2153  RISE       1
I__441/O                                          ClkMux                       309              2461  RISE       1
clk_div_1_LC_1_8_4/clk                            LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
clk_div_1_LC_1_8_4/lcout              LogicCell40_SEQ_MODE_1000    540              3001   1463  RISE       3
I__399/I                              LocalMux                       0              3001   1463  RISE       1
I__399/O                              LocalMux                     330              3331   1463  RISE       1
I__402/I                              InMux                          0              3331   1463  RISE       1
I__402/O                              InMux                        259              3590   1463  RISE       1
clk_div_RNI91U1_1_LC_1_7_0/in1        LogicCell40_SEQ_MODE_0000      0              3590   1463  RISE       1
clk_div_RNI91U1_1_LC_1_7_0/carryout   LogicCell40_SEQ_MODE_0000    259              3850   1463  RISE       1
clk_div_RNIF3T2_2_LC_1_7_1/carryin    LogicCell40_SEQ_MODE_0000      0              3850   1463  RISE       1
clk_div_RNIF3T2_2_LC_1_7_1/carryout   LogicCell40_SEQ_MODE_0000    126              3976   1463  RISE       1
clk_div_RNIM6S3_3_LC_1_7_2/carryin    LogicCell40_SEQ_MODE_0000      0              3976   1463  RISE       1
clk_div_RNIM6S3_3_LC_1_7_2/carryout   LogicCell40_SEQ_MODE_0000    126              4102   1463  RISE       1
clk_div_RNIUAR4_4_LC_1_7_3/carryin    LogicCell40_SEQ_MODE_0000      0              4102   1463  RISE       1
clk_div_RNIUAR4_4_LC_1_7_3/carryout   LogicCell40_SEQ_MODE_0000    126              4229   1463  RISE       1
clk_div_RNI7GQ5_5_LC_1_7_4/carryin    LogicCell40_SEQ_MODE_0000      0              4229   1463  RISE       1
clk_div_RNI7GQ5_5_LC_1_7_4/carryout   LogicCell40_SEQ_MODE_0000    126              4355   1463  RISE       1
clk_div_RNIHMP6_6_LC_1_7_5/carryin    LogicCell40_SEQ_MODE_0000      0              4355   1463  RISE       1
clk_div_RNIHMP6_6_LC_1_7_5/carryout   LogicCell40_SEQ_MODE_0000    126              4481   1463  RISE       1
clk_div_RNISTO7_7_LC_1_7_6/carryin    LogicCell40_SEQ_MODE_0000      0              4481   1463  RISE       1
clk_div_RNISTO7_7_LC_1_7_6/carryout   LogicCell40_SEQ_MODE_0000    126              4607   1463  RISE       1
clk_div_RNI86O8_8_LC_1_7_7/carryin    LogicCell40_SEQ_MODE_0000      0              4607   1463  RISE       1
clk_div_RNI86O8_8_LC_1_7_7/carryout   LogicCell40_SEQ_MODE_0000    126              4734   1463  RISE       1
IN_MUX_bfv_1_8_0_/carryinitin         ICE_CARRY_IN_MUX               0              4734   1463  RISE       1
IN_MUX_bfv_1_8_0_/carryinitout        ICE_CARRY_IN_MUX             196              4930   1463  RISE       1
clk_div_RNILFN9_9_LC_1_8_0/carryin    LogicCell40_SEQ_MODE_0000      0              4930   1463  RISE       1
clk_div_RNILFN9_9_LC_1_8_0/carryout   LogicCell40_SEQ_MODE_0000    126              5056   1463  RISE       1
clk_div_RNIAAMP_10_LC_1_8_1/carryin   LogicCell40_SEQ_MODE_0000      0              5056   1463  RISE       1
clk_div_RNIAAMP_10_LC_1_8_1/carryout  LogicCell40_SEQ_MODE_0000    126              5183   1463  RISE       1
I__144/I                              InMux                          0              5183   1463  RISE       1
I__144/O                              InMux                        259              5442   1463  RISE       1
clk_div_RNI06L91_11_LC_1_8_2/in3      LogicCell40_SEQ_MODE_0000      0              5442   1463  RISE       1
clk_div_RNI06L91_11_LC_1_8_2/lcout    LogicCell40_SEQ_MODE_0000    316              5758   1463  RISE       4
I__412/I                              Odrv4                          0              5758   1463  RISE       1
I__412/O                              Odrv4                        351              6108   1463  RISE       1
I__414/I                              LocalMux                       0              6108   1463  RISE       1
I__414/O                              LocalMux                     330              6438   1463  RISE       1
I__418/I                              InMux                          0              6438   1876  RISE       1
I__418/O                              InMux                        259              6697   1876  RISE       1
PWM_NUM_RNIKTNT2_0_LC_2_6_2/in3       LogicCell40_SEQ_MODE_0000      0              6697   1876  RISE       1
PWM_NUM_RNIKTNT2_0_LC_2_6_2/lcout     LogicCell40_SEQ_MODE_0000    316              7013   1876  RISE       6
I__347/I                              Odrv4                          0              7013   1876  RISE       1
I__347/O                              Odrv4                        351              7364   1876  RISE       1
I__348/I                              LocalMux                       0              7364   2052  RISE       1
I__348/O                              LocalMux                     330              7693   2052  RISE       1
I__350/I                              SRMux                          0              7693   2052  RISE       1
I__350/O                              SRMux                        463              8156   2052  RISE       1
cntr_4_LC_1_6_1/sr                    LogicCell40_SEQ_MODE_1000      0              8156   2052  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__439/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__439/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__440/I                                          GlobalMux                      0              1998  RISE       1
I__440/O                                          GlobalMux                    154              2153  RISE       1
I__443/I                                          ClkMux                         0              2153  RISE       1
I__443/O                                          ClkMux                       309              2461  RISE       1
cntr_4_LC_1_6_1/clk                               LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_div_1_LC_1_8_4/lcout
Path End         : cntr_2_LC_1_6_0/sr
Capture Clock    : cntr_2_LC_1_6_0/clk
Setup Constraint : 7950p
Path slack       : 2052p

Capture Clock Arrival Time (top|CLK:R#2)    7950
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  2461
- Setup Time                                -203
----------------------------------------   ----- 
End-of-path required time (ps)             10208

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2461
+ Clock To Q                               540
+ Data Path Delay                         5155
---------------------------------------   ---- 
End-of-path arrival time (ps)             8156
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__439/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__439/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__440/I                                          GlobalMux                      0              1998  RISE       1
I__440/O                                          GlobalMux                    154              2153  RISE       1
I__441/I                                          ClkMux                         0              2153  RISE       1
I__441/O                                          ClkMux                       309              2461  RISE       1
clk_div_1_LC_1_8_4/clk                            LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
clk_div_1_LC_1_8_4/lcout              LogicCell40_SEQ_MODE_1000    540              3001   1463  RISE       3
I__399/I                              LocalMux                       0              3001   1463  RISE       1
I__399/O                              LocalMux                     330              3331   1463  RISE       1
I__402/I                              InMux                          0              3331   1463  RISE       1
I__402/O                              InMux                        259              3590   1463  RISE       1
clk_div_RNI91U1_1_LC_1_7_0/in1        LogicCell40_SEQ_MODE_0000      0              3590   1463  RISE       1
clk_div_RNI91U1_1_LC_1_7_0/carryout   LogicCell40_SEQ_MODE_0000    259              3850   1463  RISE       1
clk_div_RNIF3T2_2_LC_1_7_1/carryin    LogicCell40_SEQ_MODE_0000      0              3850   1463  RISE       1
clk_div_RNIF3T2_2_LC_1_7_1/carryout   LogicCell40_SEQ_MODE_0000    126              3976   1463  RISE       1
clk_div_RNIM6S3_3_LC_1_7_2/carryin    LogicCell40_SEQ_MODE_0000      0              3976   1463  RISE       1
clk_div_RNIM6S3_3_LC_1_7_2/carryout   LogicCell40_SEQ_MODE_0000    126              4102   1463  RISE       1
clk_div_RNIUAR4_4_LC_1_7_3/carryin    LogicCell40_SEQ_MODE_0000      0              4102   1463  RISE       1
clk_div_RNIUAR4_4_LC_1_7_3/carryout   LogicCell40_SEQ_MODE_0000    126              4229   1463  RISE       1
clk_div_RNI7GQ5_5_LC_1_7_4/carryin    LogicCell40_SEQ_MODE_0000      0              4229   1463  RISE       1
clk_div_RNI7GQ5_5_LC_1_7_4/carryout   LogicCell40_SEQ_MODE_0000    126              4355   1463  RISE       1
clk_div_RNIHMP6_6_LC_1_7_5/carryin    LogicCell40_SEQ_MODE_0000      0              4355   1463  RISE       1
clk_div_RNIHMP6_6_LC_1_7_5/carryout   LogicCell40_SEQ_MODE_0000    126              4481   1463  RISE       1
clk_div_RNISTO7_7_LC_1_7_6/carryin    LogicCell40_SEQ_MODE_0000      0              4481   1463  RISE       1
clk_div_RNISTO7_7_LC_1_7_6/carryout   LogicCell40_SEQ_MODE_0000    126              4607   1463  RISE       1
clk_div_RNI86O8_8_LC_1_7_7/carryin    LogicCell40_SEQ_MODE_0000      0              4607   1463  RISE       1
clk_div_RNI86O8_8_LC_1_7_7/carryout   LogicCell40_SEQ_MODE_0000    126              4734   1463  RISE       1
IN_MUX_bfv_1_8_0_/carryinitin         ICE_CARRY_IN_MUX               0              4734   1463  RISE       1
IN_MUX_bfv_1_8_0_/carryinitout        ICE_CARRY_IN_MUX             196              4930   1463  RISE       1
clk_div_RNILFN9_9_LC_1_8_0/carryin    LogicCell40_SEQ_MODE_0000      0              4930   1463  RISE       1
clk_div_RNILFN9_9_LC_1_8_0/carryout   LogicCell40_SEQ_MODE_0000    126              5056   1463  RISE       1
clk_div_RNIAAMP_10_LC_1_8_1/carryin   LogicCell40_SEQ_MODE_0000      0              5056   1463  RISE       1
clk_div_RNIAAMP_10_LC_1_8_1/carryout  LogicCell40_SEQ_MODE_0000    126              5183   1463  RISE       1
I__144/I                              InMux                          0              5183   1463  RISE       1
I__144/O                              InMux                        259              5442   1463  RISE       1
clk_div_RNI06L91_11_LC_1_8_2/in3      LogicCell40_SEQ_MODE_0000      0              5442   1463  RISE       1
clk_div_RNI06L91_11_LC_1_8_2/lcout    LogicCell40_SEQ_MODE_0000    316              5758   1463  RISE       4
I__412/I                              Odrv4                          0              5758   1463  RISE       1
I__412/O                              Odrv4                        351              6108   1463  RISE       1
I__414/I                              LocalMux                       0              6108   1463  RISE       1
I__414/O                              LocalMux                     330              6438   1463  RISE       1
I__418/I                              InMux                          0              6438   1876  RISE       1
I__418/O                              InMux                        259              6697   1876  RISE       1
PWM_NUM_RNIKTNT2_0_LC_2_6_2/in3       LogicCell40_SEQ_MODE_0000      0              6697   1876  RISE       1
PWM_NUM_RNIKTNT2_0_LC_2_6_2/lcout     LogicCell40_SEQ_MODE_0000    316              7013   1876  RISE       6
I__347/I                              Odrv4                          0              7013   1876  RISE       1
I__347/O                              Odrv4                        351              7364   1876  RISE       1
I__348/I                              LocalMux                       0              7364   2052  RISE       1
I__348/O                              LocalMux                     330              7693   2052  RISE       1
I__350/I                              SRMux                          0              7693   2052  RISE       1
I__350/O                              SRMux                        463              8156   2052  RISE       1
cntr_2_LC_1_6_0/sr                    LogicCell40_SEQ_MODE_1000      0              8156   2052  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__439/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__439/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__440/I                                          GlobalMux                      0              1998  RISE       1
I__440/O                                          GlobalMux                    154              2153  RISE       1
I__443/I                                          ClkMux                         0              2153  RISE       1
I__443/O                                          ClkMux                       309              2461  RISE       1
cntr_2_LC_1_6_0/clk                               LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_div_1_LC_1_8_4/lcout
Path End         : how_2_LC_2_4_4/ce
Capture Clock    : how_2_LC_2_4_4/clk
Setup Constraint : 7950p
Path slack       : 2114p

Capture Clock Arrival Time (top|CLK:R#2)    7950
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  2461
- Setup Time                                   0
----------------------------------------   ----- 
End-of-path required time (ps)             10411

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2461
+ Clock To Q                               540
+ Data Path Delay                         5296
---------------------------------------   ---- 
End-of-path arrival time (ps)             8297
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__439/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__439/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__440/I                                          GlobalMux                      0              1998  RISE       1
I__440/O                                          GlobalMux                    154              2153  RISE       1
I__441/I                                          ClkMux                         0              2153  RISE       1
I__441/O                                          ClkMux                       309              2461  RISE       1
clk_div_1_LC_1_8_4/clk                            LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
clk_div_1_LC_1_8_4/lcout              LogicCell40_SEQ_MODE_1000    540              3001   1463  RISE       3
I__399/I                              LocalMux                       0              3001   1463  RISE       1
I__399/O                              LocalMux                     330              3331   1463  RISE       1
I__402/I                              InMux                          0              3331   1463  RISE       1
I__402/O                              InMux                        259              3590   1463  RISE       1
clk_div_RNI91U1_1_LC_1_7_0/in1        LogicCell40_SEQ_MODE_0000      0              3590   1463  RISE       1
clk_div_RNI91U1_1_LC_1_7_0/carryout   LogicCell40_SEQ_MODE_0000    259              3850   1463  RISE       1
clk_div_RNIF3T2_2_LC_1_7_1/carryin    LogicCell40_SEQ_MODE_0000      0              3850   1463  RISE       1
clk_div_RNIF3T2_2_LC_1_7_1/carryout   LogicCell40_SEQ_MODE_0000    126              3976   1463  RISE       1
clk_div_RNIM6S3_3_LC_1_7_2/carryin    LogicCell40_SEQ_MODE_0000      0              3976   1463  RISE       1
clk_div_RNIM6S3_3_LC_1_7_2/carryout   LogicCell40_SEQ_MODE_0000    126              4102   1463  RISE       1
clk_div_RNIUAR4_4_LC_1_7_3/carryin    LogicCell40_SEQ_MODE_0000      0              4102   1463  RISE       1
clk_div_RNIUAR4_4_LC_1_7_3/carryout   LogicCell40_SEQ_MODE_0000    126              4229   1463  RISE       1
clk_div_RNI7GQ5_5_LC_1_7_4/carryin    LogicCell40_SEQ_MODE_0000      0              4229   1463  RISE       1
clk_div_RNI7GQ5_5_LC_1_7_4/carryout   LogicCell40_SEQ_MODE_0000    126              4355   1463  RISE       1
clk_div_RNIHMP6_6_LC_1_7_5/carryin    LogicCell40_SEQ_MODE_0000      0              4355   1463  RISE       1
clk_div_RNIHMP6_6_LC_1_7_5/carryout   LogicCell40_SEQ_MODE_0000    126              4481   1463  RISE       1
clk_div_RNISTO7_7_LC_1_7_6/carryin    LogicCell40_SEQ_MODE_0000      0              4481   1463  RISE       1
clk_div_RNISTO7_7_LC_1_7_6/carryout   LogicCell40_SEQ_MODE_0000    126              4607   1463  RISE       1
clk_div_RNI86O8_8_LC_1_7_7/carryin    LogicCell40_SEQ_MODE_0000      0              4607   1463  RISE       1
clk_div_RNI86O8_8_LC_1_7_7/carryout   LogicCell40_SEQ_MODE_0000    126              4734   1463  RISE       1
IN_MUX_bfv_1_8_0_/carryinitin         ICE_CARRY_IN_MUX               0              4734   1463  RISE       1
IN_MUX_bfv_1_8_0_/carryinitout        ICE_CARRY_IN_MUX             196              4930   1463  RISE       1
clk_div_RNILFN9_9_LC_1_8_0/carryin    LogicCell40_SEQ_MODE_0000      0              4930   1463  RISE       1
clk_div_RNILFN9_9_LC_1_8_0/carryout   LogicCell40_SEQ_MODE_0000    126              5056   1463  RISE       1
clk_div_RNIAAMP_10_LC_1_8_1/carryin   LogicCell40_SEQ_MODE_0000      0              5056   1463  RISE       1
clk_div_RNIAAMP_10_LC_1_8_1/carryout  LogicCell40_SEQ_MODE_0000    126              5183   1463  RISE       1
I__144/I                              InMux                          0              5183   1463  RISE       1
I__144/O                              InMux                        259              5442   1463  RISE       1
clk_div_RNI06L91_11_LC_1_8_2/in3      LogicCell40_SEQ_MODE_0000      0              5442   1463  RISE       1
clk_div_RNI06L91_11_LC_1_8_2/lcout    LogicCell40_SEQ_MODE_0000    316              5758   1463  RISE       4
I__412/I                              Odrv4                          0              5758   1463  RISE       1
I__412/O                              Odrv4                        351              6108   1463  RISE       1
I__414/I                              LocalMux                       0              6108   1463  RISE       1
I__414/O                              LocalMux                     330              6438   1463  RISE       1
I__417/I                              InMux                          0              6438   1463  RISE       1
I__417/O                              InMux                        259              6697   1463  RISE       1
clk_div_RNIM1KP1_11_LC_2_6_4/in3      LogicCell40_SEQ_MODE_0000      0              6697   1463  RISE       1
clk_div_RNIM1KP1_11_LC_2_6_4/lcout    LogicCell40_SEQ_MODE_0000    316              7013   1463  RISE      16
I__311/I                              Odrv4                          0              7013   2115  RISE       1
I__311/O                              Odrv4                        351              7364   2115  RISE       1
I__318/I                              LocalMux                       0              7364   2115  RISE       1
I__318/O                              LocalMux                     330              7693   2115  RISE       1
I__321/I                              CEMux                          0              7693   2115  RISE       1
I__321/O                              CEMux                        603              8297   2115  RISE       1
how_2_LC_2_4_4/ce                     LogicCell40_SEQ_MODE_1000      0              8297   2115  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__439/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__439/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__440/I                                          GlobalMux                      0              1998  RISE       1
I__440/O                                          GlobalMux                    154              2153  RISE       1
I__450/I                                          ClkMux                         0              2153  RISE       1
I__450/O                                          ClkMux                       309              2461  RISE       1
how_2_LC_2_4_4/clk                                LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_div_1_LC_1_8_4/lcout
Path End         : PWM_NUM_0_LC_2_4_3/ce
Capture Clock    : PWM_NUM_0_LC_2_4_3/clk
Setup Constraint : 7950p
Path slack       : 2114p

Capture Clock Arrival Time (top|CLK:R#2)    7950
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  2461
- Setup Time                                   0
----------------------------------------   ----- 
End-of-path required time (ps)             10411

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2461
+ Clock To Q                               540
+ Data Path Delay                         5296
---------------------------------------   ---- 
End-of-path arrival time (ps)             8297
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__439/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__439/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__440/I                                          GlobalMux                      0              1998  RISE       1
I__440/O                                          GlobalMux                    154              2153  RISE       1
I__441/I                                          ClkMux                         0              2153  RISE       1
I__441/O                                          ClkMux                       309              2461  RISE       1
clk_div_1_LC_1_8_4/clk                            LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
clk_div_1_LC_1_8_4/lcout              LogicCell40_SEQ_MODE_1000    540              3001   1463  RISE       3
I__399/I                              LocalMux                       0              3001   1463  RISE       1
I__399/O                              LocalMux                     330              3331   1463  RISE       1
I__402/I                              InMux                          0              3331   1463  RISE       1
I__402/O                              InMux                        259              3590   1463  RISE       1
clk_div_RNI91U1_1_LC_1_7_0/in1        LogicCell40_SEQ_MODE_0000      0              3590   1463  RISE       1
clk_div_RNI91U1_1_LC_1_7_0/carryout   LogicCell40_SEQ_MODE_0000    259              3850   1463  RISE       1
clk_div_RNIF3T2_2_LC_1_7_1/carryin    LogicCell40_SEQ_MODE_0000      0              3850   1463  RISE       1
clk_div_RNIF3T2_2_LC_1_7_1/carryout   LogicCell40_SEQ_MODE_0000    126              3976   1463  RISE       1
clk_div_RNIM6S3_3_LC_1_7_2/carryin    LogicCell40_SEQ_MODE_0000      0              3976   1463  RISE       1
clk_div_RNIM6S3_3_LC_1_7_2/carryout   LogicCell40_SEQ_MODE_0000    126              4102   1463  RISE       1
clk_div_RNIUAR4_4_LC_1_7_3/carryin    LogicCell40_SEQ_MODE_0000      0              4102   1463  RISE       1
clk_div_RNIUAR4_4_LC_1_7_3/carryout   LogicCell40_SEQ_MODE_0000    126              4229   1463  RISE       1
clk_div_RNI7GQ5_5_LC_1_7_4/carryin    LogicCell40_SEQ_MODE_0000      0              4229   1463  RISE       1
clk_div_RNI7GQ5_5_LC_1_7_4/carryout   LogicCell40_SEQ_MODE_0000    126              4355   1463  RISE       1
clk_div_RNIHMP6_6_LC_1_7_5/carryin    LogicCell40_SEQ_MODE_0000      0              4355   1463  RISE       1
clk_div_RNIHMP6_6_LC_1_7_5/carryout   LogicCell40_SEQ_MODE_0000    126              4481   1463  RISE       1
clk_div_RNISTO7_7_LC_1_7_6/carryin    LogicCell40_SEQ_MODE_0000      0              4481   1463  RISE       1
clk_div_RNISTO7_7_LC_1_7_6/carryout   LogicCell40_SEQ_MODE_0000    126              4607   1463  RISE       1
clk_div_RNI86O8_8_LC_1_7_7/carryin    LogicCell40_SEQ_MODE_0000      0              4607   1463  RISE       1
clk_div_RNI86O8_8_LC_1_7_7/carryout   LogicCell40_SEQ_MODE_0000    126              4734   1463  RISE       1
IN_MUX_bfv_1_8_0_/carryinitin         ICE_CARRY_IN_MUX               0              4734   1463  RISE       1
IN_MUX_bfv_1_8_0_/carryinitout        ICE_CARRY_IN_MUX             196              4930   1463  RISE       1
clk_div_RNILFN9_9_LC_1_8_0/carryin    LogicCell40_SEQ_MODE_0000      0              4930   1463  RISE       1
clk_div_RNILFN9_9_LC_1_8_0/carryout   LogicCell40_SEQ_MODE_0000    126              5056   1463  RISE       1
clk_div_RNIAAMP_10_LC_1_8_1/carryin   LogicCell40_SEQ_MODE_0000      0              5056   1463  RISE       1
clk_div_RNIAAMP_10_LC_1_8_1/carryout  LogicCell40_SEQ_MODE_0000    126              5183   1463  RISE       1
I__144/I                              InMux                          0              5183   1463  RISE       1
I__144/O                              InMux                        259              5442   1463  RISE       1
clk_div_RNI06L91_11_LC_1_8_2/in3      LogicCell40_SEQ_MODE_0000      0              5442   1463  RISE       1
clk_div_RNI06L91_11_LC_1_8_2/lcout    LogicCell40_SEQ_MODE_0000    316              5758   1463  RISE       4
I__412/I                              Odrv4                          0              5758   1463  RISE       1
I__412/O                              Odrv4                        351              6108   1463  RISE       1
I__414/I                              LocalMux                       0              6108   1463  RISE       1
I__414/O                              LocalMux                     330              6438   1463  RISE       1
I__417/I                              InMux                          0              6438   1463  RISE       1
I__417/O                              InMux                        259              6697   1463  RISE       1
clk_div_RNIM1KP1_11_LC_2_6_4/in3      LogicCell40_SEQ_MODE_0000      0              6697   1463  RISE       1
clk_div_RNIM1KP1_11_LC_2_6_4/lcout    LogicCell40_SEQ_MODE_0000    316              7013   1463  RISE      16
I__311/I                              Odrv4                          0              7013   2115  RISE       1
I__311/O                              Odrv4                        351              7364   2115  RISE       1
I__318/I                              LocalMux                       0              7364   2115  RISE       1
I__318/O                              LocalMux                     330              7693   2115  RISE       1
I__321/I                              CEMux                          0              7693   2115  RISE       1
I__321/O                              CEMux                        603              8297   2115  RISE       1
PWM_NUM_0_LC_2_4_3/ce                 LogicCell40_SEQ_MODE_1000      0              8297   2115  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__439/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__439/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__440/I                                          GlobalMux                      0              1998  RISE       1
I__440/O                                          GlobalMux                    154              2153  RISE       1
I__450/I                                          ClkMux                         0              2153  RISE       1
I__450/O                                          ClkMux                       309              2461  RISE       1
PWM_NUM_0_LC_2_4_3/clk                            LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_div_1_LC_1_8_4/lcout
Path End         : how_0_LC_2_4_2/ce
Capture Clock    : how_0_LC_2_4_2/clk
Setup Constraint : 7950p
Path slack       : 2114p

Capture Clock Arrival Time (top|CLK:R#2)    7950
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  2461
- Setup Time                                   0
----------------------------------------   ----- 
End-of-path required time (ps)             10411

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2461
+ Clock To Q                               540
+ Data Path Delay                         5296
---------------------------------------   ---- 
End-of-path arrival time (ps)             8297
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__439/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__439/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__440/I                                          GlobalMux                      0              1998  RISE       1
I__440/O                                          GlobalMux                    154              2153  RISE       1
I__441/I                                          ClkMux                         0              2153  RISE       1
I__441/O                                          ClkMux                       309              2461  RISE       1
clk_div_1_LC_1_8_4/clk                            LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
clk_div_1_LC_1_8_4/lcout              LogicCell40_SEQ_MODE_1000    540              3001   1463  RISE       3
I__399/I                              LocalMux                       0              3001   1463  RISE       1
I__399/O                              LocalMux                     330              3331   1463  RISE       1
I__402/I                              InMux                          0              3331   1463  RISE       1
I__402/O                              InMux                        259              3590   1463  RISE       1
clk_div_RNI91U1_1_LC_1_7_0/in1        LogicCell40_SEQ_MODE_0000      0              3590   1463  RISE       1
clk_div_RNI91U1_1_LC_1_7_0/carryout   LogicCell40_SEQ_MODE_0000    259              3850   1463  RISE       1
clk_div_RNIF3T2_2_LC_1_7_1/carryin    LogicCell40_SEQ_MODE_0000      0              3850   1463  RISE       1
clk_div_RNIF3T2_2_LC_1_7_1/carryout   LogicCell40_SEQ_MODE_0000    126              3976   1463  RISE       1
clk_div_RNIM6S3_3_LC_1_7_2/carryin    LogicCell40_SEQ_MODE_0000      0              3976   1463  RISE       1
clk_div_RNIM6S3_3_LC_1_7_2/carryout   LogicCell40_SEQ_MODE_0000    126              4102   1463  RISE       1
clk_div_RNIUAR4_4_LC_1_7_3/carryin    LogicCell40_SEQ_MODE_0000      0              4102   1463  RISE       1
clk_div_RNIUAR4_4_LC_1_7_3/carryout   LogicCell40_SEQ_MODE_0000    126              4229   1463  RISE       1
clk_div_RNI7GQ5_5_LC_1_7_4/carryin    LogicCell40_SEQ_MODE_0000      0              4229   1463  RISE       1
clk_div_RNI7GQ5_5_LC_1_7_4/carryout   LogicCell40_SEQ_MODE_0000    126              4355   1463  RISE       1
clk_div_RNIHMP6_6_LC_1_7_5/carryin    LogicCell40_SEQ_MODE_0000      0              4355   1463  RISE       1
clk_div_RNIHMP6_6_LC_1_7_5/carryout   LogicCell40_SEQ_MODE_0000    126              4481   1463  RISE       1
clk_div_RNISTO7_7_LC_1_7_6/carryin    LogicCell40_SEQ_MODE_0000      0              4481   1463  RISE       1
clk_div_RNISTO7_7_LC_1_7_6/carryout   LogicCell40_SEQ_MODE_0000    126              4607   1463  RISE       1
clk_div_RNI86O8_8_LC_1_7_7/carryin    LogicCell40_SEQ_MODE_0000      0              4607   1463  RISE       1
clk_div_RNI86O8_8_LC_1_7_7/carryout   LogicCell40_SEQ_MODE_0000    126              4734   1463  RISE       1
IN_MUX_bfv_1_8_0_/carryinitin         ICE_CARRY_IN_MUX               0              4734   1463  RISE       1
IN_MUX_bfv_1_8_0_/carryinitout        ICE_CARRY_IN_MUX             196              4930   1463  RISE       1
clk_div_RNILFN9_9_LC_1_8_0/carryin    LogicCell40_SEQ_MODE_0000      0              4930   1463  RISE       1
clk_div_RNILFN9_9_LC_1_8_0/carryout   LogicCell40_SEQ_MODE_0000    126              5056   1463  RISE       1
clk_div_RNIAAMP_10_LC_1_8_1/carryin   LogicCell40_SEQ_MODE_0000      0              5056   1463  RISE       1
clk_div_RNIAAMP_10_LC_1_8_1/carryout  LogicCell40_SEQ_MODE_0000    126              5183   1463  RISE       1
I__144/I                              InMux                          0              5183   1463  RISE       1
I__144/O                              InMux                        259              5442   1463  RISE       1
clk_div_RNI06L91_11_LC_1_8_2/in3      LogicCell40_SEQ_MODE_0000      0              5442   1463  RISE       1
clk_div_RNI06L91_11_LC_1_8_2/lcout    LogicCell40_SEQ_MODE_0000    316              5758   1463  RISE       4
I__412/I                              Odrv4                          0              5758   1463  RISE       1
I__412/O                              Odrv4                        351              6108   1463  RISE       1
I__414/I                              LocalMux                       0              6108   1463  RISE       1
I__414/O                              LocalMux                     330              6438   1463  RISE       1
I__417/I                              InMux                          0              6438   1463  RISE       1
I__417/O                              InMux                        259              6697   1463  RISE       1
clk_div_RNIM1KP1_11_LC_2_6_4/in3      LogicCell40_SEQ_MODE_0000      0              6697   1463  RISE       1
clk_div_RNIM1KP1_11_LC_2_6_4/lcout    LogicCell40_SEQ_MODE_0000    316              7013   1463  RISE      16
I__311/I                              Odrv4                          0              7013   2115  RISE       1
I__311/O                              Odrv4                        351              7364   2115  RISE       1
I__318/I                              LocalMux                       0              7364   2115  RISE       1
I__318/O                              LocalMux                     330              7693   2115  RISE       1
I__321/I                              CEMux                          0              7693   2115  RISE       1
I__321/O                              CEMux                        603              8297   2115  RISE       1
how_0_LC_2_4_2/ce                     LogicCell40_SEQ_MODE_1000      0              8297   2115  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__439/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__439/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__440/I                                          GlobalMux                      0              1998  RISE       1
I__440/O                                          GlobalMux                    154              2153  RISE       1
I__450/I                                          ClkMux                         0              2153  RISE       1
I__450/O                                          ClkMux                       309              2461  RISE       1
how_0_LC_2_4_2/clk                                LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_div_1_LC_1_8_4/lcout
Path End         : how_1_LC_2_4_1/ce
Capture Clock    : how_1_LC_2_4_1/clk
Setup Constraint : 7950p
Path slack       : 2114p

Capture Clock Arrival Time (top|CLK:R#2)    7950
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  2461
- Setup Time                                   0
----------------------------------------   ----- 
End-of-path required time (ps)             10411

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2461
+ Clock To Q                               540
+ Data Path Delay                         5296
---------------------------------------   ---- 
End-of-path arrival time (ps)             8297
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__439/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__439/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__440/I                                          GlobalMux                      0              1998  RISE       1
I__440/O                                          GlobalMux                    154              2153  RISE       1
I__441/I                                          ClkMux                         0              2153  RISE       1
I__441/O                                          ClkMux                       309              2461  RISE       1
clk_div_1_LC_1_8_4/clk                            LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
clk_div_1_LC_1_8_4/lcout              LogicCell40_SEQ_MODE_1000    540              3001   1463  RISE       3
I__399/I                              LocalMux                       0              3001   1463  RISE       1
I__399/O                              LocalMux                     330              3331   1463  RISE       1
I__402/I                              InMux                          0              3331   1463  RISE       1
I__402/O                              InMux                        259              3590   1463  RISE       1
clk_div_RNI91U1_1_LC_1_7_0/in1        LogicCell40_SEQ_MODE_0000      0              3590   1463  RISE       1
clk_div_RNI91U1_1_LC_1_7_0/carryout   LogicCell40_SEQ_MODE_0000    259              3850   1463  RISE       1
clk_div_RNIF3T2_2_LC_1_7_1/carryin    LogicCell40_SEQ_MODE_0000      0              3850   1463  RISE       1
clk_div_RNIF3T2_2_LC_1_7_1/carryout   LogicCell40_SEQ_MODE_0000    126              3976   1463  RISE       1
clk_div_RNIM6S3_3_LC_1_7_2/carryin    LogicCell40_SEQ_MODE_0000      0              3976   1463  RISE       1
clk_div_RNIM6S3_3_LC_1_7_2/carryout   LogicCell40_SEQ_MODE_0000    126              4102   1463  RISE       1
clk_div_RNIUAR4_4_LC_1_7_3/carryin    LogicCell40_SEQ_MODE_0000      0              4102   1463  RISE       1
clk_div_RNIUAR4_4_LC_1_7_3/carryout   LogicCell40_SEQ_MODE_0000    126              4229   1463  RISE       1
clk_div_RNI7GQ5_5_LC_1_7_4/carryin    LogicCell40_SEQ_MODE_0000      0              4229   1463  RISE       1
clk_div_RNI7GQ5_5_LC_1_7_4/carryout   LogicCell40_SEQ_MODE_0000    126              4355   1463  RISE       1
clk_div_RNIHMP6_6_LC_1_7_5/carryin    LogicCell40_SEQ_MODE_0000      0              4355   1463  RISE       1
clk_div_RNIHMP6_6_LC_1_7_5/carryout   LogicCell40_SEQ_MODE_0000    126              4481   1463  RISE       1
clk_div_RNISTO7_7_LC_1_7_6/carryin    LogicCell40_SEQ_MODE_0000      0              4481   1463  RISE       1
clk_div_RNISTO7_7_LC_1_7_6/carryout   LogicCell40_SEQ_MODE_0000    126              4607   1463  RISE       1
clk_div_RNI86O8_8_LC_1_7_7/carryin    LogicCell40_SEQ_MODE_0000      0              4607   1463  RISE       1
clk_div_RNI86O8_8_LC_1_7_7/carryout   LogicCell40_SEQ_MODE_0000    126              4734   1463  RISE       1
IN_MUX_bfv_1_8_0_/carryinitin         ICE_CARRY_IN_MUX               0              4734   1463  RISE       1
IN_MUX_bfv_1_8_0_/carryinitout        ICE_CARRY_IN_MUX             196              4930   1463  RISE       1
clk_div_RNILFN9_9_LC_1_8_0/carryin    LogicCell40_SEQ_MODE_0000      0              4930   1463  RISE       1
clk_div_RNILFN9_9_LC_1_8_0/carryout   LogicCell40_SEQ_MODE_0000    126              5056   1463  RISE       1
clk_div_RNIAAMP_10_LC_1_8_1/carryin   LogicCell40_SEQ_MODE_0000      0              5056   1463  RISE       1
clk_div_RNIAAMP_10_LC_1_8_1/carryout  LogicCell40_SEQ_MODE_0000    126              5183   1463  RISE       1
I__144/I                              InMux                          0              5183   1463  RISE       1
I__144/O                              InMux                        259              5442   1463  RISE       1
clk_div_RNI06L91_11_LC_1_8_2/in3      LogicCell40_SEQ_MODE_0000      0              5442   1463  RISE       1
clk_div_RNI06L91_11_LC_1_8_2/lcout    LogicCell40_SEQ_MODE_0000    316              5758   1463  RISE       4
I__412/I                              Odrv4                          0              5758   1463  RISE       1
I__412/O                              Odrv4                        351              6108   1463  RISE       1
I__414/I                              LocalMux                       0              6108   1463  RISE       1
I__414/O                              LocalMux                     330              6438   1463  RISE       1
I__417/I                              InMux                          0              6438   1463  RISE       1
I__417/O                              InMux                        259              6697   1463  RISE       1
clk_div_RNIM1KP1_11_LC_2_6_4/in3      LogicCell40_SEQ_MODE_0000      0              6697   1463  RISE       1
clk_div_RNIM1KP1_11_LC_2_6_4/lcout    LogicCell40_SEQ_MODE_0000    316              7013   1463  RISE      16
I__311/I                              Odrv4                          0              7013   2115  RISE       1
I__311/O                              Odrv4                        351              7364   2115  RISE       1
I__318/I                              LocalMux                       0              7364   2115  RISE       1
I__318/O                              LocalMux                     330              7693   2115  RISE       1
I__321/I                              CEMux                          0              7693   2115  RISE       1
I__321/O                              CEMux                        603              8297   2115  RISE       1
how_1_LC_2_4_1/ce                     LogicCell40_SEQ_MODE_1000      0              8297   2115  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__439/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__439/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__440/I                                          GlobalMux                      0              1998  RISE       1
I__440/O                                          GlobalMux                    154              2153  RISE       1
I__450/I                                          ClkMux                         0              2153  RISE       1
I__450/O                                          ClkMux                       309              2461  RISE       1
how_1_LC_2_4_1/clk                                LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_div_1_LC_1_8_4/lcout
Path End         : cntr_4_LC_1_6_1/in0
Capture Clock    : cntr_4_LC_1_6_1/clk
Setup Constraint : 7950p
Path slack       : 2339p

Capture Clock Arrival Time (top|CLK:R#2)   7950
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 2461
- Setup Time                               -470
----------------------------------------   ---- 
End-of-path required time (ps)             9941

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2461
+ Clock To Q                               540
+ Data Path Delay                         4601
---------------------------------------   ---- 
End-of-path arrival time (ps)             7602
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__439/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__439/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__440/I                                          GlobalMux                      0              1998  RISE       1
I__440/O                                          GlobalMux                    154              2153  RISE       1
I__441/I                                          ClkMux                         0              2153  RISE       1
I__441/O                                          ClkMux                       309              2461  RISE       1
clk_div_1_LC_1_8_4/clk                            LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
clk_div_1_LC_1_8_4/lcout              LogicCell40_SEQ_MODE_1000    540              3001   1463  RISE       3
I__399/I                              LocalMux                       0              3001   1463  RISE       1
I__399/O                              LocalMux                     330              3331   1463  RISE       1
I__402/I                              InMux                          0              3331   1463  RISE       1
I__402/O                              InMux                        259              3590   1463  RISE       1
clk_div_RNI91U1_1_LC_1_7_0/in1        LogicCell40_SEQ_MODE_0000      0              3590   1463  RISE       1
clk_div_RNI91U1_1_LC_1_7_0/carryout   LogicCell40_SEQ_MODE_0000    259              3850   1463  RISE       1
clk_div_RNIF3T2_2_LC_1_7_1/carryin    LogicCell40_SEQ_MODE_0000      0              3850   1463  RISE       1
clk_div_RNIF3T2_2_LC_1_7_1/carryout   LogicCell40_SEQ_MODE_0000    126              3976   1463  RISE       1
clk_div_RNIM6S3_3_LC_1_7_2/carryin    LogicCell40_SEQ_MODE_0000      0              3976   1463  RISE       1
clk_div_RNIM6S3_3_LC_1_7_2/carryout   LogicCell40_SEQ_MODE_0000    126              4102   1463  RISE       1
clk_div_RNIUAR4_4_LC_1_7_3/carryin    LogicCell40_SEQ_MODE_0000      0              4102   1463  RISE       1
clk_div_RNIUAR4_4_LC_1_7_3/carryout   LogicCell40_SEQ_MODE_0000    126              4229   1463  RISE       1
clk_div_RNI7GQ5_5_LC_1_7_4/carryin    LogicCell40_SEQ_MODE_0000      0              4229   1463  RISE       1
clk_div_RNI7GQ5_5_LC_1_7_4/carryout   LogicCell40_SEQ_MODE_0000    126              4355   1463  RISE       1
clk_div_RNIHMP6_6_LC_1_7_5/carryin    LogicCell40_SEQ_MODE_0000      0              4355   1463  RISE       1
clk_div_RNIHMP6_6_LC_1_7_5/carryout   LogicCell40_SEQ_MODE_0000    126              4481   1463  RISE       1
clk_div_RNISTO7_7_LC_1_7_6/carryin    LogicCell40_SEQ_MODE_0000      0              4481   1463  RISE       1
clk_div_RNISTO7_7_LC_1_7_6/carryout   LogicCell40_SEQ_MODE_0000    126              4607   1463  RISE       1
clk_div_RNI86O8_8_LC_1_7_7/carryin    LogicCell40_SEQ_MODE_0000      0              4607   1463  RISE       1
clk_div_RNI86O8_8_LC_1_7_7/carryout   LogicCell40_SEQ_MODE_0000    126              4734   1463  RISE       1
IN_MUX_bfv_1_8_0_/carryinitin         ICE_CARRY_IN_MUX               0              4734   1463  RISE       1
IN_MUX_bfv_1_8_0_/carryinitout        ICE_CARRY_IN_MUX             196              4930   1463  RISE       1
clk_div_RNILFN9_9_LC_1_8_0/carryin    LogicCell40_SEQ_MODE_0000      0              4930   1463  RISE       1
clk_div_RNILFN9_9_LC_1_8_0/carryout   LogicCell40_SEQ_MODE_0000    126              5056   1463  RISE       1
clk_div_RNIAAMP_10_LC_1_8_1/carryin   LogicCell40_SEQ_MODE_0000      0              5056   1463  RISE       1
clk_div_RNIAAMP_10_LC_1_8_1/carryout  LogicCell40_SEQ_MODE_0000    126              5183   1463  RISE       1
I__144/I                              InMux                          0              5183   1463  RISE       1
I__144/O                              InMux                        259              5442   1463  RISE       1
clk_div_RNI06L91_11_LC_1_8_2/in3      LogicCell40_SEQ_MODE_0000      0              5442   1463  RISE       1
clk_div_RNI06L91_11_LC_1_8_2/lcout    LogicCell40_SEQ_MODE_0000    316              5758   1463  RISE       4
I__412/I                              Odrv4                          0              5758   1463  RISE       1
I__412/O                              Odrv4                        351              6108   1463  RISE       1
I__414/I                              LocalMux                       0              6108   1463  RISE       1
I__414/O                              LocalMux                     330              6438   1463  RISE       1
I__417/I                              InMux                          0              6438   1463  RISE       1
I__417/O                              InMux                        259              6697   1463  RISE       1
clk_div_RNIM1KP1_11_LC_2_6_4/in3      LogicCell40_SEQ_MODE_0000      0              6697   1463  RISE       1
clk_div_RNIM1KP1_11_LC_2_6_4/lcout    LogicCell40_SEQ_MODE_0000    316              7013   1463  RISE      16
I__309/I                              LocalMux                       0              7013   2339  RISE       1
I__309/O                              LocalMux                     330              7343   2339  RISE       1
I__314/I                              InMux                          0              7343   2339  RISE       1
I__314/O                              InMux                        259              7602   2339  RISE       1
cntr_4_LC_1_6_1/in0                   LogicCell40_SEQ_MODE_1000      0              7602   2339  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__439/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__439/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__440/I                                          GlobalMux                      0              1998  RISE       1
I__440/O                                          GlobalMux                    154              2153  RISE       1
I__443/I                                          ClkMux                         0              2153  RISE       1
I__443/O                                          ClkMux                       309              2461  RISE       1
cntr_4_LC_1_6_1/clk                               LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_div_1_LC_1_8_4/lcout
Path End         : cntr_5_LC_1_6_3/in0
Capture Clock    : cntr_5_LC_1_6_3/clk
Setup Constraint : 7950p
Path slack       : 2339p

Capture Clock Arrival Time (top|CLK:R#2)   7950
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 2461
- Setup Time                               -470
----------------------------------------   ---- 
End-of-path required time (ps)             9941

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2461
+ Clock To Q                               540
+ Data Path Delay                         4601
---------------------------------------   ---- 
End-of-path arrival time (ps)             7602
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__439/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__439/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__440/I                                          GlobalMux                      0              1998  RISE       1
I__440/O                                          GlobalMux                    154              2153  RISE       1
I__441/I                                          ClkMux                         0              2153  RISE       1
I__441/O                                          ClkMux                       309              2461  RISE       1
clk_div_1_LC_1_8_4/clk                            LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
clk_div_1_LC_1_8_4/lcout              LogicCell40_SEQ_MODE_1000    540              3001   1463  RISE       3
I__399/I                              LocalMux                       0              3001   1463  RISE       1
I__399/O                              LocalMux                     330              3331   1463  RISE       1
I__402/I                              InMux                          0              3331   1463  RISE       1
I__402/O                              InMux                        259              3590   1463  RISE       1
clk_div_RNI91U1_1_LC_1_7_0/in1        LogicCell40_SEQ_MODE_0000      0              3590   1463  RISE       1
clk_div_RNI91U1_1_LC_1_7_0/carryout   LogicCell40_SEQ_MODE_0000    259              3850   1463  RISE       1
clk_div_RNIF3T2_2_LC_1_7_1/carryin    LogicCell40_SEQ_MODE_0000      0              3850   1463  RISE       1
clk_div_RNIF3T2_2_LC_1_7_1/carryout   LogicCell40_SEQ_MODE_0000    126              3976   1463  RISE       1
clk_div_RNIM6S3_3_LC_1_7_2/carryin    LogicCell40_SEQ_MODE_0000      0              3976   1463  RISE       1
clk_div_RNIM6S3_3_LC_1_7_2/carryout   LogicCell40_SEQ_MODE_0000    126              4102   1463  RISE       1
clk_div_RNIUAR4_4_LC_1_7_3/carryin    LogicCell40_SEQ_MODE_0000      0              4102   1463  RISE       1
clk_div_RNIUAR4_4_LC_1_7_3/carryout   LogicCell40_SEQ_MODE_0000    126              4229   1463  RISE       1
clk_div_RNI7GQ5_5_LC_1_7_4/carryin    LogicCell40_SEQ_MODE_0000      0              4229   1463  RISE       1
clk_div_RNI7GQ5_5_LC_1_7_4/carryout   LogicCell40_SEQ_MODE_0000    126              4355   1463  RISE       1
clk_div_RNIHMP6_6_LC_1_7_5/carryin    LogicCell40_SEQ_MODE_0000      0              4355   1463  RISE       1
clk_div_RNIHMP6_6_LC_1_7_5/carryout   LogicCell40_SEQ_MODE_0000    126              4481   1463  RISE       1
clk_div_RNISTO7_7_LC_1_7_6/carryin    LogicCell40_SEQ_MODE_0000      0              4481   1463  RISE       1
clk_div_RNISTO7_7_LC_1_7_6/carryout   LogicCell40_SEQ_MODE_0000    126              4607   1463  RISE       1
clk_div_RNI86O8_8_LC_1_7_7/carryin    LogicCell40_SEQ_MODE_0000      0              4607   1463  RISE       1
clk_div_RNI86O8_8_LC_1_7_7/carryout   LogicCell40_SEQ_MODE_0000    126              4734   1463  RISE       1
IN_MUX_bfv_1_8_0_/carryinitin         ICE_CARRY_IN_MUX               0              4734   1463  RISE       1
IN_MUX_bfv_1_8_0_/carryinitout        ICE_CARRY_IN_MUX             196              4930   1463  RISE       1
clk_div_RNILFN9_9_LC_1_8_0/carryin    LogicCell40_SEQ_MODE_0000      0              4930   1463  RISE       1
clk_div_RNILFN9_9_LC_1_8_0/carryout   LogicCell40_SEQ_MODE_0000    126              5056   1463  RISE       1
clk_div_RNIAAMP_10_LC_1_8_1/carryin   LogicCell40_SEQ_MODE_0000      0              5056   1463  RISE       1
clk_div_RNIAAMP_10_LC_1_8_1/carryout  LogicCell40_SEQ_MODE_0000    126              5183   1463  RISE       1
I__144/I                              InMux                          0              5183   1463  RISE       1
I__144/O                              InMux                        259              5442   1463  RISE       1
clk_div_RNI06L91_11_LC_1_8_2/in3      LogicCell40_SEQ_MODE_0000      0              5442   1463  RISE       1
clk_div_RNI06L91_11_LC_1_8_2/lcout    LogicCell40_SEQ_MODE_0000    316              5758   1463  RISE       4
I__412/I                              Odrv4                          0              5758   1463  RISE       1
I__412/O                              Odrv4                        351              6108   1463  RISE       1
I__414/I                              LocalMux                       0              6108   1463  RISE       1
I__414/O                              LocalMux                     330              6438   1463  RISE       1
I__417/I                              InMux                          0              6438   1463  RISE       1
I__417/O                              InMux                        259              6697   1463  RISE       1
clk_div_RNIM1KP1_11_LC_2_6_4/in3      LogicCell40_SEQ_MODE_0000      0              6697   1463  RISE       1
clk_div_RNIM1KP1_11_LC_2_6_4/lcout    LogicCell40_SEQ_MODE_0000    316              7013   1463  RISE      16
I__309/I                              LocalMux                       0              7013   2339  RISE       1
I__309/O                              LocalMux                     330              7343   2339  RISE       1
I__316/I                              InMux                          0              7343   2339  RISE       1
I__316/O                              InMux                        259              7602   2339  RISE       1
cntr_5_LC_1_6_3/in0                   LogicCell40_SEQ_MODE_1000      0              7602   2339  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__439/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__439/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__440/I                                          GlobalMux                      0              1998  RISE       1
I__440/O                                          GlobalMux                    154              2153  RISE       1
I__443/I                                          ClkMux                         0              2153  RISE       1
I__443/O                                          ClkMux                       309              2461  RISE       1
cntr_5_LC_1_6_3/clk                               LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_div_1_LC_1_8_4/lcout
Path End         : cntr_1_LC_1_6_4/in3
Capture Clock    : cntr_1_LC_1_6_4/clk
Setup Constraint : 7950p
Path slack       : 2536p

Capture Clock Arrival Time (top|CLK:R#2)    7950
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  2461
- Setup Time                                -274
----------------------------------------   ----- 
End-of-path required time (ps)             10138

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2461
+ Clock To Q                               540
+ Data Path Delay                         4601
---------------------------------------   ---- 
End-of-path arrival time (ps)             7602
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__439/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__439/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__440/I                                          GlobalMux                      0              1998  RISE       1
I__440/O                                          GlobalMux                    154              2153  RISE       1
I__441/I                                          ClkMux                         0              2153  RISE       1
I__441/O                                          ClkMux                       309              2461  RISE       1
clk_div_1_LC_1_8_4/clk                            LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
clk_div_1_LC_1_8_4/lcout              LogicCell40_SEQ_MODE_1000    540              3001   1463  RISE       3
I__399/I                              LocalMux                       0              3001   1463  RISE       1
I__399/O                              LocalMux                     330              3331   1463  RISE       1
I__402/I                              InMux                          0              3331   1463  RISE       1
I__402/O                              InMux                        259              3590   1463  RISE       1
clk_div_RNI91U1_1_LC_1_7_0/in1        LogicCell40_SEQ_MODE_0000      0              3590   1463  RISE       1
clk_div_RNI91U1_1_LC_1_7_0/carryout   LogicCell40_SEQ_MODE_0000    259              3850   1463  RISE       1
clk_div_RNIF3T2_2_LC_1_7_1/carryin    LogicCell40_SEQ_MODE_0000      0              3850   1463  RISE       1
clk_div_RNIF3T2_2_LC_1_7_1/carryout   LogicCell40_SEQ_MODE_0000    126              3976   1463  RISE       1
clk_div_RNIM6S3_3_LC_1_7_2/carryin    LogicCell40_SEQ_MODE_0000      0              3976   1463  RISE       1
clk_div_RNIM6S3_3_LC_1_7_2/carryout   LogicCell40_SEQ_MODE_0000    126              4102   1463  RISE       1
clk_div_RNIUAR4_4_LC_1_7_3/carryin    LogicCell40_SEQ_MODE_0000      0              4102   1463  RISE       1
clk_div_RNIUAR4_4_LC_1_7_3/carryout   LogicCell40_SEQ_MODE_0000    126              4229   1463  RISE       1
clk_div_RNI7GQ5_5_LC_1_7_4/carryin    LogicCell40_SEQ_MODE_0000      0              4229   1463  RISE       1
clk_div_RNI7GQ5_5_LC_1_7_4/carryout   LogicCell40_SEQ_MODE_0000    126              4355   1463  RISE       1
clk_div_RNIHMP6_6_LC_1_7_5/carryin    LogicCell40_SEQ_MODE_0000      0              4355   1463  RISE       1
clk_div_RNIHMP6_6_LC_1_7_5/carryout   LogicCell40_SEQ_MODE_0000    126              4481   1463  RISE       1
clk_div_RNISTO7_7_LC_1_7_6/carryin    LogicCell40_SEQ_MODE_0000      0              4481   1463  RISE       1
clk_div_RNISTO7_7_LC_1_7_6/carryout   LogicCell40_SEQ_MODE_0000    126              4607   1463  RISE       1
clk_div_RNI86O8_8_LC_1_7_7/carryin    LogicCell40_SEQ_MODE_0000      0              4607   1463  RISE       1
clk_div_RNI86O8_8_LC_1_7_7/carryout   LogicCell40_SEQ_MODE_0000    126              4734   1463  RISE       1
IN_MUX_bfv_1_8_0_/carryinitin         ICE_CARRY_IN_MUX               0              4734   1463  RISE       1
IN_MUX_bfv_1_8_0_/carryinitout        ICE_CARRY_IN_MUX             196              4930   1463  RISE       1
clk_div_RNILFN9_9_LC_1_8_0/carryin    LogicCell40_SEQ_MODE_0000      0              4930   1463  RISE       1
clk_div_RNILFN9_9_LC_1_8_0/carryout   LogicCell40_SEQ_MODE_0000    126              5056   1463  RISE       1
clk_div_RNIAAMP_10_LC_1_8_1/carryin   LogicCell40_SEQ_MODE_0000      0              5056   1463  RISE       1
clk_div_RNIAAMP_10_LC_1_8_1/carryout  LogicCell40_SEQ_MODE_0000    126              5183   1463  RISE       1
I__144/I                              InMux                          0              5183   1463  RISE       1
I__144/O                              InMux                        259              5442   1463  RISE       1
clk_div_RNI06L91_11_LC_1_8_2/in3      LogicCell40_SEQ_MODE_0000      0              5442   1463  RISE       1
clk_div_RNI06L91_11_LC_1_8_2/lcout    LogicCell40_SEQ_MODE_0000    316              5758   1463  RISE       4
I__412/I                              Odrv4                          0              5758   1463  RISE       1
I__412/O                              Odrv4                        351              6108   1463  RISE       1
I__414/I                              LocalMux                       0              6108   1463  RISE       1
I__414/O                              LocalMux                     330              6438   1463  RISE       1
I__417/I                              InMux                          0              6438   1463  RISE       1
I__417/O                              InMux                        259              6697   1463  RISE       1
clk_div_RNIM1KP1_11_LC_2_6_4/in3      LogicCell40_SEQ_MODE_0000      0              6697   1463  RISE       1
clk_div_RNIM1KP1_11_LC_2_6_4/lcout    LogicCell40_SEQ_MODE_0000    316              7013   1463  RISE      16
I__309/I                              LocalMux                       0              7013   2339  RISE       1
I__309/O                              LocalMux                     330              7343   2339  RISE       1
I__313/I                              InMux                          0              7343   2536  RISE       1
I__313/O                              InMux                        259              7602   2536  RISE       1
cntr_1_LC_1_6_4/in3                   LogicCell40_SEQ_MODE_1000      0              7602   2536  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__439/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__439/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__440/I                                          GlobalMux                      0              1998  RISE       1
I__440/O                                          GlobalMux                    154              2153  RISE       1
I__443/I                                          ClkMux                         0              2153  RISE       1
I__443/O                                          ClkMux                       309              2461  RISE       1
cntr_1_LC_1_6_4/clk                               LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_div_1_LC_1_8_4/lcout
Path End         : cntr_2_LC_1_6_0/in3
Capture Clock    : cntr_2_LC_1_6_0/clk
Setup Constraint : 7950p
Path slack       : 2536p

Capture Clock Arrival Time (top|CLK:R#2)    7950
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  2461
- Setup Time                                -274
----------------------------------------   ----- 
End-of-path required time (ps)             10138

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2461
+ Clock To Q                               540
+ Data Path Delay                         4601
---------------------------------------   ---- 
End-of-path arrival time (ps)             7602
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__439/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__439/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__440/I                                          GlobalMux                      0              1998  RISE       1
I__440/O                                          GlobalMux                    154              2153  RISE       1
I__441/I                                          ClkMux                         0              2153  RISE       1
I__441/O                                          ClkMux                       309              2461  RISE       1
clk_div_1_LC_1_8_4/clk                            LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
clk_div_1_LC_1_8_4/lcout              LogicCell40_SEQ_MODE_1000    540              3001   1463  RISE       3
I__399/I                              LocalMux                       0              3001   1463  RISE       1
I__399/O                              LocalMux                     330              3331   1463  RISE       1
I__402/I                              InMux                          0              3331   1463  RISE       1
I__402/O                              InMux                        259              3590   1463  RISE       1
clk_div_RNI91U1_1_LC_1_7_0/in1        LogicCell40_SEQ_MODE_0000      0              3590   1463  RISE       1
clk_div_RNI91U1_1_LC_1_7_0/carryout   LogicCell40_SEQ_MODE_0000    259              3850   1463  RISE       1
clk_div_RNIF3T2_2_LC_1_7_1/carryin    LogicCell40_SEQ_MODE_0000      0              3850   1463  RISE       1
clk_div_RNIF3T2_2_LC_1_7_1/carryout   LogicCell40_SEQ_MODE_0000    126              3976   1463  RISE       1
clk_div_RNIM6S3_3_LC_1_7_2/carryin    LogicCell40_SEQ_MODE_0000      0              3976   1463  RISE       1
clk_div_RNIM6S3_3_LC_1_7_2/carryout   LogicCell40_SEQ_MODE_0000    126              4102   1463  RISE       1
clk_div_RNIUAR4_4_LC_1_7_3/carryin    LogicCell40_SEQ_MODE_0000      0              4102   1463  RISE       1
clk_div_RNIUAR4_4_LC_1_7_3/carryout   LogicCell40_SEQ_MODE_0000    126              4229   1463  RISE       1
clk_div_RNI7GQ5_5_LC_1_7_4/carryin    LogicCell40_SEQ_MODE_0000      0              4229   1463  RISE       1
clk_div_RNI7GQ5_5_LC_1_7_4/carryout   LogicCell40_SEQ_MODE_0000    126              4355   1463  RISE       1
clk_div_RNIHMP6_6_LC_1_7_5/carryin    LogicCell40_SEQ_MODE_0000      0              4355   1463  RISE       1
clk_div_RNIHMP6_6_LC_1_7_5/carryout   LogicCell40_SEQ_MODE_0000    126              4481   1463  RISE       1
clk_div_RNISTO7_7_LC_1_7_6/carryin    LogicCell40_SEQ_MODE_0000      0              4481   1463  RISE       1
clk_div_RNISTO7_7_LC_1_7_6/carryout   LogicCell40_SEQ_MODE_0000    126              4607   1463  RISE       1
clk_div_RNI86O8_8_LC_1_7_7/carryin    LogicCell40_SEQ_MODE_0000      0              4607   1463  RISE       1
clk_div_RNI86O8_8_LC_1_7_7/carryout   LogicCell40_SEQ_MODE_0000    126              4734   1463  RISE       1
IN_MUX_bfv_1_8_0_/carryinitin         ICE_CARRY_IN_MUX               0              4734   1463  RISE       1
IN_MUX_bfv_1_8_0_/carryinitout        ICE_CARRY_IN_MUX             196              4930   1463  RISE       1
clk_div_RNILFN9_9_LC_1_8_0/carryin    LogicCell40_SEQ_MODE_0000      0              4930   1463  RISE       1
clk_div_RNILFN9_9_LC_1_8_0/carryout   LogicCell40_SEQ_MODE_0000    126              5056   1463  RISE       1
clk_div_RNIAAMP_10_LC_1_8_1/carryin   LogicCell40_SEQ_MODE_0000      0              5056   1463  RISE       1
clk_div_RNIAAMP_10_LC_1_8_1/carryout  LogicCell40_SEQ_MODE_0000    126              5183   1463  RISE       1
I__144/I                              InMux                          0              5183   1463  RISE       1
I__144/O                              InMux                        259              5442   1463  RISE       1
clk_div_RNI06L91_11_LC_1_8_2/in3      LogicCell40_SEQ_MODE_0000      0              5442   1463  RISE       1
clk_div_RNI06L91_11_LC_1_8_2/lcout    LogicCell40_SEQ_MODE_0000    316              5758   1463  RISE       4
I__412/I                              Odrv4                          0              5758   1463  RISE       1
I__412/O                              Odrv4                        351              6108   1463  RISE       1
I__414/I                              LocalMux                       0              6108   1463  RISE       1
I__414/O                              LocalMux                     330              6438   1463  RISE       1
I__417/I                              InMux                          0              6438   1463  RISE       1
I__417/O                              InMux                        259              6697   1463  RISE       1
clk_div_RNIM1KP1_11_LC_2_6_4/in3      LogicCell40_SEQ_MODE_0000      0              6697   1463  RISE       1
clk_div_RNIM1KP1_11_LC_2_6_4/lcout    LogicCell40_SEQ_MODE_0000    316              7013   1463  RISE      16
I__309/I                              LocalMux                       0              7013   2339  RISE       1
I__309/O                              LocalMux                     330              7343   2339  RISE       1
I__315/I                              InMux                          0              7343   2536  RISE       1
I__315/O                              InMux                        259              7602   2536  RISE       1
cntr_2_LC_1_6_0/in3                   LogicCell40_SEQ_MODE_1000      0              7602   2536  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__439/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__439/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__440/I                                          GlobalMux                      0              1998  RISE       1
I__440/O                                          GlobalMux                    154              2153  RISE       1
I__443/I                                          ClkMux                         0              2153  RISE       1
I__443/O                                          ClkMux                       309              2461  RISE       1
cntr_2_LC_1_6_0/clk                               LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_div_1_LC_1_8_4/lcout
Path End         : cntr_0_LC_1_6_5/in3
Capture Clock    : cntr_0_LC_1_6_5/clk
Setup Constraint : 7950p
Path slack       : 3441p

Capture Clock Arrival Time (top|CLK:R#2)    7950
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  2461
- Setup Time                                -274
----------------------------------------   ----- 
End-of-path required time (ps)             10138

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2461
+ Clock To Q                               540
+ Data Path Delay                         3696
---------------------------------------   ---- 
End-of-path arrival time (ps)             6697
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__439/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__439/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__440/I                                          GlobalMux                      0              1998  RISE       1
I__440/O                                          GlobalMux                    154              2153  RISE       1
I__441/I                                          ClkMux                         0              2153  RISE       1
I__441/O                                          ClkMux                       309              2461  RISE       1
clk_div_1_LC_1_8_4/clk                            LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
clk_div_1_LC_1_8_4/lcout              LogicCell40_SEQ_MODE_1000    540              3001   1463  RISE       3
I__399/I                              LocalMux                       0              3001   1463  RISE       1
I__399/O                              LocalMux                     330              3331   1463  RISE       1
I__402/I                              InMux                          0              3331   1463  RISE       1
I__402/O                              InMux                        259              3590   1463  RISE       1
clk_div_RNI91U1_1_LC_1_7_0/in1        LogicCell40_SEQ_MODE_0000      0              3590   1463  RISE       1
clk_div_RNI91U1_1_LC_1_7_0/carryout   LogicCell40_SEQ_MODE_0000    259              3850   1463  RISE       1
clk_div_RNIF3T2_2_LC_1_7_1/carryin    LogicCell40_SEQ_MODE_0000      0              3850   1463  RISE       1
clk_div_RNIF3T2_2_LC_1_7_1/carryout   LogicCell40_SEQ_MODE_0000    126              3976   1463  RISE       1
clk_div_RNIM6S3_3_LC_1_7_2/carryin    LogicCell40_SEQ_MODE_0000      0              3976   1463  RISE       1
clk_div_RNIM6S3_3_LC_1_7_2/carryout   LogicCell40_SEQ_MODE_0000    126              4102   1463  RISE       1
clk_div_RNIUAR4_4_LC_1_7_3/carryin    LogicCell40_SEQ_MODE_0000      0              4102   1463  RISE       1
clk_div_RNIUAR4_4_LC_1_7_3/carryout   LogicCell40_SEQ_MODE_0000    126              4229   1463  RISE       1
clk_div_RNI7GQ5_5_LC_1_7_4/carryin    LogicCell40_SEQ_MODE_0000      0              4229   1463  RISE       1
clk_div_RNI7GQ5_5_LC_1_7_4/carryout   LogicCell40_SEQ_MODE_0000    126              4355   1463  RISE       1
clk_div_RNIHMP6_6_LC_1_7_5/carryin    LogicCell40_SEQ_MODE_0000      0              4355   1463  RISE       1
clk_div_RNIHMP6_6_LC_1_7_5/carryout   LogicCell40_SEQ_MODE_0000    126              4481   1463  RISE       1
clk_div_RNISTO7_7_LC_1_7_6/carryin    LogicCell40_SEQ_MODE_0000      0              4481   1463  RISE       1
clk_div_RNISTO7_7_LC_1_7_6/carryout   LogicCell40_SEQ_MODE_0000    126              4607   1463  RISE       1
clk_div_RNI86O8_8_LC_1_7_7/carryin    LogicCell40_SEQ_MODE_0000      0              4607   1463  RISE       1
clk_div_RNI86O8_8_LC_1_7_7/carryout   LogicCell40_SEQ_MODE_0000    126              4734   1463  RISE       1
IN_MUX_bfv_1_8_0_/carryinitin         ICE_CARRY_IN_MUX               0              4734   1463  RISE       1
IN_MUX_bfv_1_8_0_/carryinitout        ICE_CARRY_IN_MUX             196              4930   1463  RISE       1
clk_div_RNILFN9_9_LC_1_8_0/carryin    LogicCell40_SEQ_MODE_0000      0              4930   1463  RISE       1
clk_div_RNILFN9_9_LC_1_8_0/carryout   LogicCell40_SEQ_MODE_0000    126              5056   1463  RISE       1
clk_div_RNIAAMP_10_LC_1_8_1/carryin   LogicCell40_SEQ_MODE_0000      0              5056   1463  RISE       1
clk_div_RNIAAMP_10_LC_1_8_1/carryout  LogicCell40_SEQ_MODE_0000    126              5183   1463  RISE       1
I__144/I                              InMux                          0              5183   1463  RISE       1
I__144/O                              InMux                        259              5442   1463  RISE       1
clk_div_RNI06L91_11_LC_1_8_2/in3      LogicCell40_SEQ_MODE_0000      0              5442   1463  RISE       1
clk_div_RNI06L91_11_LC_1_8_2/lcout    LogicCell40_SEQ_MODE_0000    316              5758   1463  RISE       4
I__412/I                              Odrv4                          0              5758   1463  RISE       1
I__412/O                              Odrv4                        351              6108   1463  RISE       1
I__415/I                              LocalMux                       0              6108   3440  RISE       1
I__415/O                              LocalMux                     330              6438   3440  RISE       1
I__419/I                              InMux                          0              6438   3440  RISE       1
I__419/O                              InMux                        259              6697   3440  RISE       1
cntr_0_LC_1_6_5/in3                   LogicCell40_SEQ_MODE_1000      0              6697   3440  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__439/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__439/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__440/I                                          GlobalMux                      0              1998  RISE       1
I__440/O                                          GlobalMux                    154              2153  RISE       1
I__443/I                                          ClkMux                         0              2153  RISE       1
I__443/O                                          ClkMux                       309              2461  RISE       1
cntr_0_LC_1_6_5/clk                               LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_div_1_LC_1_8_4/lcout
Path End         : clk_div_11_LC_2_7_7/in3
Capture Clock    : clk_div_11_LC_2_7_7/clk
Setup Constraint : 7950p
Path slack       : 3791p

Capture Clock Arrival Time (top|CLK:R#2)    7950
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  2461
- Setup Time                                -274
----------------------------------------   ----- 
End-of-path required time (ps)             10138

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2461
+ Clock To Q                               540
+ Data Path Delay                         3346
---------------------------------------   ---- 
End-of-path arrival time (ps)             6347
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__439/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__439/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__440/I                                          GlobalMux                      0              1998  RISE       1
I__440/O                                          GlobalMux                    154              2153  RISE       1
I__441/I                                          ClkMux                         0              2153  RISE       1
I__441/O                                          ClkMux                       309              2461  RISE       1
clk_div_1_LC_1_8_4/clk                            LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
clk_div_1_LC_1_8_4/lcout              LogicCell40_SEQ_MODE_1000    540              3001   1463  RISE       3
I__399/I                              LocalMux                       0              3001   1463  RISE       1
I__399/O                              LocalMux                     330              3331   1463  RISE       1
I__402/I                              InMux                          0              3331   1463  RISE       1
I__402/O                              InMux                        259              3590   1463  RISE       1
clk_div_RNI91U1_1_LC_1_7_0/in1        LogicCell40_SEQ_MODE_0000      0              3590   1463  RISE       1
clk_div_RNI91U1_1_LC_1_7_0/carryout   LogicCell40_SEQ_MODE_0000    259              3850   1463  RISE       1
clk_div_RNIF3T2_2_LC_1_7_1/carryin    LogicCell40_SEQ_MODE_0000      0              3850   1463  RISE       1
clk_div_RNIF3T2_2_LC_1_7_1/carryout   LogicCell40_SEQ_MODE_0000    126              3976   1463  RISE       1
clk_div_RNIM6S3_3_LC_1_7_2/carryin    LogicCell40_SEQ_MODE_0000      0              3976   1463  RISE       1
clk_div_RNIM6S3_3_LC_1_7_2/carryout   LogicCell40_SEQ_MODE_0000    126              4102   1463  RISE       1
clk_div_RNIUAR4_4_LC_1_7_3/carryin    LogicCell40_SEQ_MODE_0000      0              4102   1463  RISE       1
clk_div_RNIUAR4_4_LC_1_7_3/carryout   LogicCell40_SEQ_MODE_0000    126              4229   1463  RISE       1
clk_div_RNI7GQ5_5_LC_1_7_4/carryin    LogicCell40_SEQ_MODE_0000      0              4229   1463  RISE       1
clk_div_RNI7GQ5_5_LC_1_7_4/carryout   LogicCell40_SEQ_MODE_0000    126              4355   1463  RISE       1
clk_div_RNIHMP6_6_LC_1_7_5/carryin    LogicCell40_SEQ_MODE_0000      0              4355   1463  RISE       1
clk_div_RNIHMP6_6_LC_1_7_5/carryout   LogicCell40_SEQ_MODE_0000    126              4481   1463  RISE       1
clk_div_RNISTO7_7_LC_1_7_6/carryin    LogicCell40_SEQ_MODE_0000      0              4481   1463  RISE       1
clk_div_RNISTO7_7_LC_1_7_6/carryout   LogicCell40_SEQ_MODE_0000    126              4607   1463  RISE       1
clk_div_RNI86O8_8_LC_1_7_7/carryin    LogicCell40_SEQ_MODE_0000      0              4607   1463  RISE       1
clk_div_RNI86O8_8_LC_1_7_7/carryout   LogicCell40_SEQ_MODE_0000    126              4734   1463  RISE       1
IN_MUX_bfv_1_8_0_/carryinitin         ICE_CARRY_IN_MUX               0              4734   1463  RISE       1
IN_MUX_bfv_1_8_0_/carryinitout        ICE_CARRY_IN_MUX             196              4930   1463  RISE       1
clk_div_RNILFN9_9_LC_1_8_0/carryin    LogicCell40_SEQ_MODE_0000      0              4930   1463  RISE       1
clk_div_RNILFN9_9_LC_1_8_0/carryout   LogicCell40_SEQ_MODE_0000    126              5056   1463  RISE       1
clk_div_RNIAAMP_10_LC_1_8_1/carryin   LogicCell40_SEQ_MODE_0000      0              5056   1463  RISE       1
clk_div_RNIAAMP_10_LC_1_8_1/carryout  LogicCell40_SEQ_MODE_0000    126              5183   1463  RISE       1
I__144/I                              InMux                          0              5183   1463  RISE       1
I__144/O                              InMux                        259              5442   1463  RISE       1
clk_div_RNI06L91_11_LC_1_8_2/in3      LogicCell40_SEQ_MODE_0000      0              5442   1463  RISE       1
clk_div_RNI06L91_11_LC_1_8_2/lcout    LogicCell40_SEQ_MODE_0000    316              5758   1463  RISE       4
I__413/I                              LocalMux                       0              5758   3791  RISE       1
I__413/O                              LocalMux                     330              6087   3791  RISE       1
I__416/I                              InMux                          0              6087   3791  RISE       1
I__416/O                              InMux                        259              6347   3791  RISE       1
clk_div_11_LC_2_7_7/in3               LogicCell40_SEQ_MODE_1000      0              6347   3791  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__439/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__439/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__440/I                                          GlobalMux                      0              1998  RISE       1
I__440/O                                          GlobalMux                    154              2153  RISE       1
I__444/I                                          ClkMux                         0              2153  RISE       1
I__444/O                                          ClkMux                       309              2461  RISE       1
clk_div_11_LC_2_7_7/clk                           LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : delay_0_LC_1_2_0/lcout
Path End         : delay_14_LC_1_3_6/in3
Capture Clock    : delay_14_LC_1_3_6/clk
Setup Constraint : 7950p
Path slack       : 4191p

Capture Clock Arrival Time (top|CLK:R#2)    7950
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  2461
- Setup Time                                -274
----------------------------------------   ----- 
End-of-path required time (ps)             10138

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2461
+ Clock To Q                               540
+ Data Path Delay                         2946
---------------------------------------   ---- 
End-of-path arrival time (ps)             5947
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__439/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__439/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__440/I                                          GlobalMux                      0              1998  RISE       1
I__440/O                                          GlobalMux                    154              2153  RISE       1
I__451/I                                          ClkMux                         0              2153  RISE       1
I__451/O                                          ClkMux                       309              2461  RISE       1
delay_0_LC_1_2_0/clk                              LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
delay_0_LC_1_2_0/lcout          LogicCell40_SEQ_MODE_1000    540              3001   4191  RISE       2
I__167/I                        LocalMux                       0              3001   4191  RISE       1
I__167/O                        LocalMux                     330              3331   4191  RISE       1
I__169/I                        InMux                          0              3331   4191  RISE       1
I__169/O                        InMux                        259              3590   4191  RISE       1
delay_0_LC_1_2_0/in1            LogicCell40_SEQ_MODE_1000      0              3590   4191  RISE       1
delay_0_LC_1_2_0/carryout       LogicCell40_SEQ_MODE_1000    259              3850   4191  RISE       2
delay_1_LC_1_2_1/carryin        LogicCell40_SEQ_MODE_1000      0              3850   4191  RISE       1
delay_1_LC_1_2_1/carryout       LogicCell40_SEQ_MODE_1000    126              3976   4191  RISE       2
delay_2_LC_1_2_2/carryin        LogicCell40_SEQ_MODE_1000      0              3976   4191  RISE       1
delay_2_LC_1_2_2/carryout       LogicCell40_SEQ_MODE_1000    126              4102   4191  RISE       2
delay_3_LC_1_2_3/carryin        LogicCell40_SEQ_MODE_1000      0              4102   4191  RISE       1
delay_3_LC_1_2_3/carryout       LogicCell40_SEQ_MODE_1000    126              4229   4191  RISE       2
delay_4_LC_1_2_4/carryin        LogicCell40_SEQ_MODE_1000      0              4229   4191  RISE       1
delay_4_LC_1_2_4/carryout       LogicCell40_SEQ_MODE_1000    126              4355   4191  RISE       2
delay_5_LC_1_2_5/carryin        LogicCell40_SEQ_MODE_1000      0              4355   4191  RISE       1
delay_5_LC_1_2_5/carryout       LogicCell40_SEQ_MODE_1000    126              4481   4191  RISE       2
delay_6_LC_1_2_6/carryin        LogicCell40_SEQ_MODE_1000      0              4481   4191  RISE       1
delay_6_LC_1_2_6/carryout       LogicCell40_SEQ_MODE_1000    126              4607   4191  RISE       2
delay_7_LC_1_2_7/carryin        LogicCell40_SEQ_MODE_1000      0              4607   4191  RISE       1
delay_7_LC_1_2_7/carryout       LogicCell40_SEQ_MODE_1000    126              4734   4191  RISE       1
IN_MUX_bfv_1_3_0_/carryinitin   ICE_CARRY_IN_MUX               0              4734   4191  RISE       1
IN_MUX_bfv_1_3_0_/carryinitout  ICE_CARRY_IN_MUX             196              4930   4191  RISE       2
delay_8_LC_1_3_0/carryin        LogicCell40_SEQ_MODE_1000      0              4930   4191  RISE       1
delay_8_LC_1_3_0/carryout       LogicCell40_SEQ_MODE_1000    126              5056   4191  RISE       2
delay_9_LC_1_3_1/carryin        LogicCell40_SEQ_MODE_1000      0              5056   4191  RISE       1
delay_9_LC_1_3_1/carryout       LogicCell40_SEQ_MODE_1000    126              5183   4191  RISE       2
delay_10_LC_1_3_2/carryin       LogicCell40_SEQ_MODE_1000      0              5183   4191  RISE       1
delay_10_LC_1_3_2/carryout      LogicCell40_SEQ_MODE_1000    126              5309   4191  RISE       2
delay_11_LC_1_3_3/carryin       LogicCell40_SEQ_MODE_1000      0              5309   4191  RISE       1
delay_11_LC_1_3_3/carryout      LogicCell40_SEQ_MODE_1000    126              5435   4191  RISE       2
delay_12_LC_1_3_4/carryin       LogicCell40_SEQ_MODE_1000      0              5435   4191  RISE       1
delay_12_LC_1_3_4/carryout      LogicCell40_SEQ_MODE_1000    126              5561   4191  RISE       2
delay_13_LC_1_3_5/carryin       LogicCell40_SEQ_MODE_1000      0              5561   4191  RISE       1
delay_13_LC_1_3_5/carryout      LogicCell40_SEQ_MODE_1000    126              5688   4191  RISE       1
I__121/I                        InMux                          0              5688   4191  RISE       1
I__121/O                        InMux                        259              5947   4191  RISE       1
delay_14_LC_1_3_6/in3           LogicCell40_SEQ_MODE_1000      0              5947   4191  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__439/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__439/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__440/I                                          GlobalMux                      0              1998  RISE       1
I__440/O                                          GlobalMux                    154              2153  RISE       1
I__449/I                                          ClkMux                         0              2153  RISE       1
I__449/O                                          ClkMux                       309              2461  RISE       1
delay_14_LC_1_3_6/clk                             LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : delay_0_LC_1_2_0/lcout
Path End         : delay_13_LC_1_3_5/in3
Capture Clock    : delay_13_LC_1_3_5/clk
Setup Constraint : 7950p
Path slack       : 4317p

Capture Clock Arrival Time (top|CLK:R#2)    7950
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  2461
- Setup Time                                -274
----------------------------------------   ----- 
End-of-path required time (ps)             10138

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2461
+ Clock To Q                               540
+ Data Path Delay                         2820
---------------------------------------   ---- 
End-of-path arrival time (ps)             5821
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__439/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__439/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__440/I                                          GlobalMux                      0              1998  RISE       1
I__440/O                                          GlobalMux                    154              2153  RISE       1
I__451/I                                          ClkMux                         0              2153  RISE       1
I__451/O                                          ClkMux                       309              2461  RISE       1
delay_0_LC_1_2_0/clk                              LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
delay_0_LC_1_2_0/lcout          LogicCell40_SEQ_MODE_1000    540              3001   4191  RISE       2
I__167/I                        LocalMux                       0              3001   4191  RISE       1
I__167/O                        LocalMux                     330              3331   4191  RISE       1
I__169/I                        InMux                          0              3331   4191  RISE       1
I__169/O                        InMux                        259              3590   4191  RISE       1
delay_0_LC_1_2_0/in1            LogicCell40_SEQ_MODE_1000      0              3590   4191  RISE       1
delay_0_LC_1_2_0/carryout       LogicCell40_SEQ_MODE_1000    259              3850   4191  RISE       2
delay_1_LC_1_2_1/carryin        LogicCell40_SEQ_MODE_1000      0              3850   4191  RISE       1
delay_1_LC_1_2_1/carryout       LogicCell40_SEQ_MODE_1000    126              3976   4191  RISE       2
delay_2_LC_1_2_2/carryin        LogicCell40_SEQ_MODE_1000      0              3976   4191  RISE       1
delay_2_LC_1_2_2/carryout       LogicCell40_SEQ_MODE_1000    126              4102   4191  RISE       2
delay_3_LC_1_2_3/carryin        LogicCell40_SEQ_MODE_1000      0              4102   4191  RISE       1
delay_3_LC_1_2_3/carryout       LogicCell40_SEQ_MODE_1000    126              4229   4191  RISE       2
delay_4_LC_1_2_4/carryin        LogicCell40_SEQ_MODE_1000      0              4229   4191  RISE       1
delay_4_LC_1_2_4/carryout       LogicCell40_SEQ_MODE_1000    126              4355   4191  RISE       2
delay_5_LC_1_2_5/carryin        LogicCell40_SEQ_MODE_1000      0              4355   4191  RISE       1
delay_5_LC_1_2_5/carryout       LogicCell40_SEQ_MODE_1000    126              4481   4191  RISE       2
delay_6_LC_1_2_6/carryin        LogicCell40_SEQ_MODE_1000      0              4481   4191  RISE       1
delay_6_LC_1_2_6/carryout       LogicCell40_SEQ_MODE_1000    126              4607   4191  RISE       2
delay_7_LC_1_2_7/carryin        LogicCell40_SEQ_MODE_1000      0              4607   4191  RISE       1
delay_7_LC_1_2_7/carryout       LogicCell40_SEQ_MODE_1000    126              4734   4191  RISE       1
IN_MUX_bfv_1_3_0_/carryinitin   ICE_CARRY_IN_MUX               0              4734   4191  RISE       1
IN_MUX_bfv_1_3_0_/carryinitout  ICE_CARRY_IN_MUX             196              4930   4191  RISE       2
delay_8_LC_1_3_0/carryin        LogicCell40_SEQ_MODE_1000      0              4930   4191  RISE       1
delay_8_LC_1_3_0/carryout       LogicCell40_SEQ_MODE_1000    126              5056   4191  RISE       2
delay_9_LC_1_3_1/carryin        LogicCell40_SEQ_MODE_1000      0              5056   4191  RISE       1
delay_9_LC_1_3_1/carryout       LogicCell40_SEQ_MODE_1000    126              5183   4191  RISE       2
delay_10_LC_1_3_2/carryin       LogicCell40_SEQ_MODE_1000      0              5183   4191  RISE       1
delay_10_LC_1_3_2/carryout      LogicCell40_SEQ_MODE_1000    126              5309   4191  RISE       2
delay_11_LC_1_3_3/carryin       LogicCell40_SEQ_MODE_1000      0              5309   4191  RISE       1
delay_11_LC_1_3_3/carryout      LogicCell40_SEQ_MODE_1000    126              5435   4191  RISE       2
delay_12_LC_1_3_4/carryin       LogicCell40_SEQ_MODE_1000      0              5435   4191  RISE       1
delay_12_LC_1_3_4/carryout      LogicCell40_SEQ_MODE_1000    126              5561   4191  RISE       2
I__122/I                        InMux                          0              5561   4317  RISE       1
I__122/O                        InMux                        259              5821   4317  RISE       1
delay_13_LC_1_3_5/in3           LogicCell40_SEQ_MODE_1000      0              5821   4317  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__439/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__439/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__440/I                                          GlobalMux                      0              1998  RISE       1
I__440/O                                          GlobalMux                    154              2153  RISE       1
I__449/I                                          ClkMux                         0              2153  RISE       1
I__449/O                                          ClkMux                       309              2461  RISE       1
delay_13_LC_1_3_5/clk                             LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : delay_0_LC_1_2_0/lcout
Path End         : delay_12_LC_1_3_4/in3
Capture Clock    : delay_12_LC_1_3_4/clk
Setup Constraint : 7950p
Path slack       : 4443p

Capture Clock Arrival Time (top|CLK:R#2)    7950
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  2461
- Setup Time                                -274
----------------------------------------   ----- 
End-of-path required time (ps)             10138

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2461
+ Clock To Q                               540
+ Data Path Delay                         2694
---------------------------------------   ---- 
End-of-path arrival time (ps)             5695
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__439/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__439/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__440/I                                          GlobalMux                      0              1998  RISE       1
I__440/O                                          GlobalMux                    154              2153  RISE       1
I__451/I                                          ClkMux                         0              2153  RISE       1
I__451/O                                          ClkMux                       309              2461  RISE       1
delay_0_LC_1_2_0/clk                              LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
delay_0_LC_1_2_0/lcout          LogicCell40_SEQ_MODE_1000    540              3001   4191  RISE       2
I__167/I                        LocalMux                       0              3001   4191  RISE       1
I__167/O                        LocalMux                     330              3331   4191  RISE       1
I__169/I                        InMux                          0              3331   4191  RISE       1
I__169/O                        InMux                        259              3590   4191  RISE       1
delay_0_LC_1_2_0/in1            LogicCell40_SEQ_MODE_1000      0              3590   4191  RISE       1
delay_0_LC_1_2_0/carryout       LogicCell40_SEQ_MODE_1000    259              3850   4191  RISE       2
delay_1_LC_1_2_1/carryin        LogicCell40_SEQ_MODE_1000      0              3850   4191  RISE       1
delay_1_LC_1_2_1/carryout       LogicCell40_SEQ_MODE_1000    126              3976   4191  RISE       2
delay_2_LC_1_2_2/carryin        LogicCell40_SEQ_MODE_1000      0              3976   4191  RISE       1
delay_2_LC_1_2_2/carryout       LogicCell40_SEQ_MODE_1000    126              4102   4191  RISE       2
delay_3_LC_1_2_3/carryin        LogicCell40_SEQ_MODE_1000      0              4102   4191  RISE       1
delay_3_LC_1_2_3/carryout       LogicCell40_SEQ_MODE_1000    126              4229   4191  RISE       2
delay_4_LC_1_2_4/carryin        LogicCell40_SEQ_MODE_1000      0              4229   4191  RISE       1
delay_4_LC_1_2_4/carryout       LogicCell40_SEQ_MODE_1000    126              4355   4191  RISE       2
delay_5_LC_1_2_5/carryin        LogicCell40_SEQ_MODE_1000      0              4355   4191  RISE       1
delay_5_LC_1_2_5/carryout       LogicCell40_SEQ_MODE_1000    126              4481   4191  RISE       2
delay_6_LC_1_2_6/carryin        LogicCell40_SEQ_MODE_1000      0              4481   4191  RISE       1
delay_6_LC_1_2_6/carryout       LogicCell40_SEQ_MODE_1000    126              4607   4191  RISE       2
delay_7_LC_1_2_7/carryin        LogicCell40_SEQ_MODE_1000      0              4607   4191  RISE       1
delay_7_LC_1_2_7/carryout       LogicCell40_SEQ_MODE_1000    126              4734   4191  RISE       1
IN_MUX_bfv_1_3_0_/carryinitin   ICE_CARRY_IN_MUX               0              4734   4191  RISE       1
IN_MUX_bfv_1_3_0_/carryinitout  ICE_CARRY_IN_MUX             196              4930   4191  RISE       2
delay_8_LC_1_3_0/carryin        LogicCell40_SEQ_MODE_1000      0              4930   4191  RISE       1
delay_8_LC_1_3_0/carryout       LogicCell40_SEQ_MODE_1000    126              5056   4191  RISE       2
delay_9_LC_1_3_1/carryin        LogicCell40_SEQ_MODE_1000      0              5056   4191  RISE       1
delay_9_LC_1_3_1/carryout       LogicCell40_SEQ_MODE_1000    126              5183   4191  RISE       2
delay_10_LC_1_3_2/carryin       LogicCell40_SEQ_MODE_1000      0              5183   4191  RISE       1
delay_10_LC_1_3_2/carryout      LogicCell40_SEQ_MODE_1000    126              5309   4191  RISE       2
delay_11_LC_1_3_3/carryin       LogicCell40_SEQ_MODE_1000      0              5309   4191  RISE       1
delay_11_LC_1_3_3/carryout      LogicCell40_SEQ_MODE_1000    126              5435   4191  RISE       2
I__123/I                        InMux                          0              5435   4443  RISE       1
I__123/O                        InMux                        259              5695   4443  RISE       1
delay_12_LC_1_3_4/in3           LogicCell40_SEQ_MODE_1000      0              5695   4443  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__439/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__439/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__440/I                                          GlobalMux                      0              1998  RISE       1
I__440/O                                          GlobalMux                    154              2153  RISE       1
I__449/I                                          ClkMux                         0              2153  RISE       1
I__449/O                                          ClkMux                       309              2461  RISE       1
delay_12_LC_1_3_4/clk                             LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : delay_0_LC_1_2_0/lcout
Path End         : delay_11_LC_1_3_3/in3
Capture Clock    : delay_11_LC_1_3_3/clk
Setup Constraint : 7950p
Path slack       : 4570p

Capture Clock Arrival Time (top|CLK:R#2)    7950
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  2461
- Setup Time                                -274
----------------------------------------   ----- 
End-of-path required time (ps)             10138

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2461
+ Clock To Q                               540
+ Data Path Delay                         2567
---------------------------------------   ---- 
End-of-path arrival time (ps)             5568
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__439/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__439/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__440/I                                          GlobalMux                      0              1998  RISE       1
I__440/O                                          GlobalMux                    154              2153  RISE       1
I__451/I                                          ClkMux                         0              2153  RISE       1
I__451/O                                          ClkMux                       309              2461  RISE       1
delay_0_LC_1_2_0/clk                              LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
delay_0_LC_1_2_0/lcout          LogicCell40_SEQ_MODE_1000    540              3001   4191  RISE       2
I__167/I                        LocalMux                       0              3001   4191  RISE       1
I__167/O                        LocalMux                     330              3331   4191  RISE       1
I__169/I                        InMux                          0              3331   4191  RISE       1
I__169/O                        InMux                        259              3590   4191  RISE       1
delay_0_LC_1_2_0/in1            LogicCell40_SEQ_MODE_1000      0              3590   4191  RISE       1
delay_0_LC_1_2_0/carryout       LogicCell40_SEQ_MODE_1000    259              3850   4191  RISE       2
delay_1_LC_1_2_1/carryin        LogicCell40_SEQ_MODE_1000      0              3850   4191  RISE       1
delay_1_LC_1_2_1/carryout       LogicCell40_SEQ_MODE_1000    126              3976   4191  RISE       2
delay_2_LC_1_2_2/carryin        LogicCell40_SEQ_MODE_1000      0              3976   4191  RISE       1
delay_2_LC_1_2_2/carryout       LogicCell40_SEQ_MODE_1000    126              4102   4191  RISE       2
delay_3_LC_1_2_3/carryin        LogicCell40_SEQ_MODE_1000      0              4102   4191  RISE       1
delay_3_LC_1_2_3/carryout       LogicCell40_SEQ_MODE_1000    126              4229   4191  RISE       2
delay_4_LC_1_2_4/carryin        LogicCell40_SEQ_MODE_1000      0              4229   4191  RISE       1
delay_4_LC_1_2_4/carryout       LogicCell40_SEQ_MODE_1000    126              4355   4191  RISE       2
delay_5_LC_1_2_5/carryin        LogicCell40_SEQ_MODE_1000      0              4355   4191  RISE       1
delay_5_LC_1_2_5/carryout       LogicCell40_SEQ_MODE_1000    126              4481   4191  RISE       2
delay_6_LC_1_2_6/carryin        LogicCell40_SEQ_MODE_1000      0              4481   4191  RISE       1
delay_6_LC_1_2_6/carryout       LogicCell40_SEQ_MODE_1000    126              4607   4191  RISE       2
delay_7_LC_1_2_7/carryin        LogicCell40_SEQ_MODE_1000      0              4607   4191  RISE       1
delay_7_LC_1_2_7/carryout       LogicCell40_SEQ_MODE_1000    126              4734   4191  RISE       1
IN_MUX_bfv_1_3_0_/carryinitin   ICE_CARRY_IN_MUX               0              4734   4191  RISE       1
IN_MUX_bfv_1_3_0_/carryinitout  ICE_CARRY_IN_MUX             196              4930   4191  RISE       2
delay_8_LC_1_3_0/carryin        LogicCell40_SEQ_MODE_1000      0              4930   4191  RISE       1
delay_8_LC_1_3_0/carryout       LogicCell40_SEQ_MODE_1000    126              5056   4191  RISE       2
delay_9_LC_1_3_1/carryin        LogicCell40_SEQ_MODE_1000      0              5056   4191  RISE       1
delay_9_LC_1_3_1/carryout       LogicCell40_SEQ_MODE_1000    126              5183   4191  RISE       2
delay_10_LC_1_3_2/carryin       LogicCell40_SEQ_MODE_1000      0              5183   4191  RISE       1
delay_10_LC_1_3_2/carryout      LogicCell40_SEQ_MODE_1000    126              5309   4191  RISE       2
I__124/I                        InMux                          0              5309   4570  RISE       1
I__124/O                        InMux                        259              5568   4570  RISE       1
delay_11_LC_1_3_3/in3           LogicCell40_SEQ_MODE_1000      0              5568   4570  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__439/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__439/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__440/I                                          GlobalMux                      0              1998  RISE       1
I__440/O                                          GlobalMux                    154              2153  RISE       1
I__449/I                                          ClkMux                         0              2153  RISE       1
I__449/O                                          ClkMux                       309              2461  RISE       1
delay_11_LC_1_3_3/clk                             LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : delay_0_LC_1_2_0/lcout
Path End         : delay_10_LC_1_3_2/in3
Capture Clock    : delay_10_LC_1_3_2/clk
Setup Constraint : 7950p
Path slack       : 4696p

Capture Clock Arrival Time (top|CLK:R#2)    7950
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  2461
- Setup Time                                -274
----------------------------------------   ----- 
End-of-path required time (ps)             10138

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2461
+ Clock To Q                               540
+ Data Path Delay                         2441
---------------------------------------   ---- 
End-of-path arrival time (ps)             5442
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__439/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__439/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__440/I                                          GlobalMux                      0              1998  RISE       1
I__440/O                                          GlobalMux                    154              2153  RISE       1
I__451/I                                          ClkMux                         0              2153  RISE       1
I__451/O                                          ClkMux                       309              2461  RISE       1
delay_0_LC_1_2_0/clk                              LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
delay_0_LC_1_2_0/lcout          LogicCell40_SEQ_MODE_1000    540              3001   4191  RISE       2
I__167/I                        LocalMux                       0              3001   4191  RISE       1
I__167/O                        LocalMux                     330              3331   4191  RISE       1
I__169/I                        InMux                          0              3331   4191  RISE       1
I__169/O                        InMux                        259              3590   4191  RISE       1
delay_0_LC_1_2_0/in1            LogicCell40_SEQ_MODE_1000      0              3590   4191  RISE       1
delay_0_LC_1_2_0/carryout       LogicCell40_SEQ_MODE_1000    259              3850   4191  RISE       2
delay_1_LC_1_2_1/carryin        LogicCell40_SEQ_MODE_1000      0              3850   4191  RISE       1
delay_1_LC_1_2_1/carryout       LogicCell40_SEQ_MODE_1000    126              3976   4191  RISE       2
delay_2_LC_1_2_2/carryin        LogicCell40_SEQ_MODE_1000      0              3976   4191  RISE       1
delay_2_LC_1_2_2/carryout       LogicCell40_SEQ_MODE_1000    126              4102   4191  RISE       2
delay_3_LC_1_2_3/carryin        LogicCell40_SEQ_MODE_1000      0              4102   4191  RISE       1
delay_3_LC_1_2_3/carryout       LogicCell40_SEQ_MODE_1000    126              4229   4191  RISE       2
delay_4_LC_1_2_4/carryin        LogicCell40_SEQ_MODE_1000      0              4229   4191  RISE       1
delay_4_LC_1_2_4/carryout       LogicCell40_SEQ_MODE_1000    126              4355   4191  RISE       2
delay_5_LC_1_2_5/carryin        LogicCell40_SEQ_MODE_1000      0              4355   4191  RISE       1
delay_5_LC_1_2_5/carryout       LogicCell40_SEQ_MODE_1000    126              4481   4191  RISE       2
delay_6_LC_1_2_6/carryin        LogicCell40_SEQ_MODE_1000      0              4481   4191  RISE       1
delay_6_LC_1_2_6/carryout       LogicCell40_SEQ_MODE_1000    126              4607   4191  RISE       2
delay_7_LC_1_2_7/carryin        LogicCell40_SEQ_MODE_1000      0              4607   4191  RISE       1
delay_7_LC_1_2_7/carryout       LogicCell40_SEQ_MODE_1000    126              4734   4191  RISE       1
IN_MUX_bfv_1_3_0_/carryinitin   ICE_CARRY_IN_MUX               0              4734   4191  RISE       1
IN_MUX_bfv_1_3_0_/carryinitout  ICE_CARRY_IN_MUX             196              4930   4191  RISE       2
delay_8_LC_1_3_0/carryin        LogicCell40_SEQ_MODE_1000      0              4930   4191  RISE       1
delay_8_LC_1_3_0/carryout       LogicCell40_SEQ_MODE_1000    126              5056   4191  RISE       2
delay_9_LC_1_3_1/carryin        LogicCell40_SEQ_MODE_1000      0              5056   4191  RISE       1
delay_9_LC_1_3_1/carryout       LogicCell40_SEQ_MODE_1000    126              5183   4191  RISE       2
I__125/I                        InMux                          0              5183   4696  RISE       1
I__125/O                        InMux                        259              5442   4696  RISE       1
delay_10_LC_1_3_2/in3           LogicCell40_SEQ_MODE_1000      0              5442   4696  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__439/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__439/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__440/I                                          GlobalMux                      0              1998  RISE       1
I__440/O                                          GlobalMux                    154              2153  RISE       1
I__449/I                                          ClkMux                         0              2153  RISE       1
I__449/O                                          ClkMux                       309              2461  RISE       1
delay_10_LC_1_3_2/clk                             LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : PWM_NUM_5_LC_2_5_3/lcout
Path End         : PORT_r_LC_2_6_0/in2
Capture Clock    : PORT_r_LC_2_6_0/clk
Setup Constraint : 7950p
Path slack       : 4759p

Capture Clock Arrival Time (top|CLK:R#2)    7950
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  2461
- Setup Time                                -372
----------------------------------------   ----- 
End-of-path required time (ps)             10040

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2461
+ Clock To Q                               540
+ Data Path Delay                         2280
---------------------------------------   ---- 
End-of-path arrival time (ps)             5281
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__439/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__439/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__440/I                                          GlobalMux                      0              1998  RISE       1
I__440/O                                          GlobalMux                    154              2153  RISE       1
I__448/I                                          ClkMux                         0              2153  RISE       1
I__448/O                                          ClkMux                       309              2461  RISE       1
PWM_NUM_5_LC_2_5_3/clk                            LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
PWM_NUM_5_LC_2_5_3/lcout     LogicCell40_SEQ_MODE_1000    540              3001   3910  RISE       2
I__242/I                     Odrv4                          0              3001   4759  RISE       1
I__242/O                     Odrv4                        351              3352   4759  RISE       1
I__244/I                     LocalMux                       0              3352   4759  RISE       1
I__244/O                     LocalMux                     330              3682   4759  RISE       1
I__245/I                     InMux                          0              3682   4759  RISE       1
I__245/O                     InMux                        259              3941   4759  RISE       1
PORT_r_RNO_0_LC_2_7_4/in1    LogicCell40_SEQ_MODE_0000      0              3941   4759  RISE       1
PORT_r_RNO_0_LC_2_7_4/lcout  LogicCell40_SEQ_MODE_0000    400              4341   4759  RISE       1
I__222/I                     Odrv4                          0              4341   4759  RISE       1
I__222/O                     Odrv4                        351              4692   4759  RISE       1
I__223/I                     LocalMux                       0              4692   4759  RISE       1
I__223/O                     LocalMux                     330              5021   4759  RISE       1
I__224/I                     InMux                          0              5021   4759  RISE       1
I__224/O                     InMux                        259              5281   4759  RISE       1
I__225/I                     CascadeMux                     0              5281   4759  RISE       1
I__225/O                     CascadeMux                     0              5281   4759  RISE       1
PORT_r_LC_2_6_0/in2          LogicCell40_SEQ_MODE_1000      0              5281   4759  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__439/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__439/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__440/I                                          GlobalMux                      0              1998  RISE       1
I__440/O                                          GlobalMux                    154              2153  RISE       1
I__447/I                                          ClkMux                         0              2153  RISE       1
I__447/O                                          ClkMux                       309              2461  RISE       1
PORT_r_LC_2_6_0/clk                               LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : delay_0_LC_1_2_0/lcout
Path End         : delay_9_LC_1_3_1/in3
Capture Clock    : delay_9_LC_1_3_1/clk
Setup Constraint : 7950p
Path slack       : 4822p

Capture Clock Arrival Time (top|CLK:R#2)    7950
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  2461
- Setup Time                                -274
----------------------------------------   ----- 
End-of-path required time (ps)             10138

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2461
+ Clock To Q                               540
+ Data Path Delay                         2315
---------------------------------------   ---- 
End-of-path arrival time (ps)             5316
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__439/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__439/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__440/I                                          GlobalMux                      0              1998  RISE       1
I__440/O                                          GlobalMux                    154              2153  RISE       1
I__451/I                                          ClkMux                         0              2153  RISE       1
I__451/O                                          ClkMux                       309              2461  RISE       1
delay_0_LC_1_2_0/clk                              LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
delay_0_LC_1_2_0/lcout          LogicCell40_SEQ_MODE_1000    540              3001   4191  RISE       2
I__167/I                        LocalMux                       0              3001   4191  RISE       1
I__167/O                        LocalMux                     330              3331   4191  RISE       1
I__169/I                        InMux                          0              3331   4191  RISE       1
I__169/O                        InMux                        259              3590   4191  RISE       1
delay_0_LC_1_2_0/in1            LogicCell40_SEQ_MODE_1000      0              3590   4191  RISE       1
delay_0_LC_1_2_0/carryout       LogicCell40_SEQ_MODE_1000    259              3850   4191  RISE       2
delay_1_LC_1_2_1/carryin        LogicCell40_SEQ_MODE_1000      0              3850   4191  RISE       1
delay_1_LC_1_2_1/carryout       LogicCell40_SEQ_MODE_1000    126              3976   4191  RISE       2
delay_2_LC_1_2_2/carryin        LogicCell40_SEQ_MODE_1000      0              3976   4191  RISE       1
delay_2_LC_1_2_2/carryout       LogicCell40_SEQ_MODE_1000    126              4102   4191  RISE       2
delay_3_LC_1_2_3/carryin        LogicCell40_SEQ_MODE_1000      0              4102   4191  RISE       1
delay_3_LC_1_2_3/carryout       LogicCell40_SEQ_MODE_1000    126              4229   4191  RISE       2
delay_4_LC_1_2_4/carryin        LogicCell40_SEQ_MODE_1000      0              4229   4191  RISE       1
delay_4_LC_1_2_4/carryout       LogicCell40_SEQ_MODE_1000    126              4355   4191  RISE       2
delay_5_LC_1_2_5/carryin        LogicCell40_SEQ_MODE_1000      0              4355   4191  RISE       1
delay_5_LC_1_2_5/carryout       LogicCell40_SEQ_MODE_1000    126              4481   4191  RISE       2
delay_6_LC_1_2_6/carryin        LogicCell40_SEQ_MODE_1000      0              4481   4191  RISE       1
delay_6_LC_1_2_6/carryout       LogicCell40_SEQ_MODE_1000    126              4607   4191  RISE       2
delay_7_LC_1_2_7/carryin        LogicCell40_SEQ_MODE_1000      0              4607   4191  RISE       1
delay_7_LC_1_2_7/carryout       LogicCell40_SEQ_MODE_1000    126              4734   4191  RISE       1
IN_MUX_bfv_1_3_0_/carryinitin   ICE_CARRY_IN_MUX               0              4734   4191  RISE       1
IN_MUX_bfv_1_3_0_/carryinitout  ICE_CARRY_IN_MUX             196              4930   4191  RISE       2
delay_8_LC_1_3_0/carryin        LogicCell40_SEQ_MODE_1000      0              4930   4191  RISE       1
delay_8_LC_1_3_0/carryout       LogicCell40_SEQ_MODE_1000    126              5056   4191  RISE       2
I__126/I                        InMux                          0              5056   4822  RISE       1
I__126/O                        InMux                        259              5316   4822  RISE       1
delay_9_LC_1_3_1/in3            LogicCell40_SEQ_MODE_1000      0              5316   4822  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__439/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__439/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__440/I                                          GlobalMux                      0              1998  RISE       1
I__440/O                                          GlobalMux                    154              2153  RISE       1
I__449/I                                          ClkMux                         0              2153  RISE       1
I__449/O                                          ClkMux                       309              2461  RISE       1
delay_9_LC_1_3_1/clk                              LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_div_1_LC_1_8_4/lcout
Path End         : clk_div_10_LC_2_9_1/in3
Capture Clock    : clk_div_10_LC_2_9_1/clk
Setup Constraint : 7950p
Path slack       : 4822p

Capture Clock Arrival Time (top|CLK:R#2)    7950
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  2461
- Setup Time                                -274
----------------------------------------   ----- 
End-of-path required time (ps)             10138

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2461
+ Clock To Q                               540
+ Data Path Delay                         2315
---------------------------------------   ---- 
End-of-path arrival time (ps)             5316
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__439/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__439/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__440/I                                          GlobalMux                      0              1998  RISE       1
I__440/O                                          GlobalMux                    154              2153  RISE       1
I__441/I                                          ClkMux                         0              2153  RISE       1
I__441/O                                          ClkMux                       309              2461  RISE       1
clk_div_1_LC_1_8_4/clk                            LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
clk_div_1_LC_1_8_4/lcout             LogicCell40_SEQ_MODE_1000    540              3001   1463  RISE       3
I__400/I                             LocalMux                       0              3001   4822  RISE       1
I__400/O                             LocalMux                     330              3331   4822  RISE       1
I__403/I                             InMux                          0              3331   4822  RISE       1
I__403/O                             InMux                        259              3590   4822  RISE       1
clk_div_1_cry_1_c_LC_2_8_0/in1       LogicCell40_SEQ_MODE_0000      0              3590   4822  RISE       1
clk_div_1_cry_1_c_LC_2_8_0/carryout  LogicCell40_SEQ_MODE_0000    259              3850   4822  RISE       2
clk_div_2_LC_2_8_1/carryin           LogicCell40_SEQ_MODE_1000      0              3850   4822  RISE       1
clk_div_2_LC_2_8_1/carryout          LogicCell40_SEQ_MODE_1000    126              3976   4822  RISE       2
clk_div_3_LC_2_8_2/carryin           LogicCell40_SEQ_MODE_1000      0              3976   4822  RISE       1
clk_div_3_LC_2_8_2/carryout          LogicCell40_SEQ_MODE_1000    126              4102   4822  RISE       2
clk_div_4_LC_2_8_3/carryin           LogicCell40_SEQ_MODE_1000      0              4102   4822  RISE       1
clk_div_4_LC_2_8_3/carryout          LogicCell40_SEQ_MODE_1000    126              4229   4822  RISE       2
clk_div_5_LC_2_8_4/carryin           LogicCell40_SEQ_MODE_1000      0              4229   4822  RISE       1
clk_div_5_LC_2_8_4/carryout          LogicCell40_SEQ_MODE_1000    126              4355   4822  RISE       2
clk_div_6_LC_2_8_5/carryin           LogicCell40_SEQ_MODE_1000      0              4355   4822  RISE       1
clk_div_6_LC_2_8_5/carryout          LogicCell40_SEQ_MODE_1000    126              4481   4822  RISE       2
clk_div_7_LC_2_8_6/carryin           LogicCell40_SEQ_MODE_1000      0              4481   4822  RISE       1
clk_div_7_LC_2_8_6/carryout          LogicCell40_SEQ_MODE_1000    126              4607   4822  RISE       2
clk_div_8_LC_2_8_7/carryin           LogicCell40_SEQ_MODE_1000      0              4607   4822  RISE       1
clk_div_8_LC_2_8_7/carryout          LogicCell40_SEQ_MODE_1000    126              4734   4822  RISE       1
IN_MUX_bfv_2_9_0_/carryinitin        ICE_CARRY_IN_MUX               0              4734   4822  RISE       1
IN_MUX_bfv_2_9_0_/carryinitout       ICE_CARRY_IN_MUX             196              4930   4822  RISE       2
clk_div_9_LC_2_9_0/carryin           LogicCell40_SEQ_MODE_1000      0              4930   4822  RISE       1
clk_div_9_LC_2_9_0/carryout          LogicCell40_SEQ_MODE_1000    126              5056   4822  RISE       1
I__456/I                             InMux                          0              5056   4822  RISE       1
I__456/O                             InMux                        259              5316   4822  RISE       1
clk_div_10_LC_2_9_1/in3              LogicCell40_SEQ_MODE_1000      0              5316   4822  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__439/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__439/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__440/I                                          GlobalMux                      0              1998  RISE       1
I__440/O                                          GlobalMux                    154              2153  RISE       1
I__445/I                                          ClkMux                         0              2153  RISE       1
I__445/O                                          ClkMux                       309              2461  RISE       1
clk_div_10_LC_2_9_1/clk                           LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : delay_0_LC_1_2_0/lcout
Path End         : delay_8_LC_1_3_0/in3
Capture Clock    : delay_8_LC_1_3_0/clk
Setup Constraint : 7950p
Path slack       : 4948p

Capture Clock Arrival Time (top|CLK:R#2)    7950
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  2461
- Setup Time                                -274
----------------------------------------   ----- 
End-of-path required time (ps)             10138

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2461
+ Clock To Q                               540
+ Data Path Delay                         2189
---------------------------------------   ---- 
End-of-path arrival time (ps)             5190
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__439/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__439/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__440/I                                          GlobalMux                      0              1998  RISE       1
I__440/O                                          GlobalMux                    154              2153  RISE       1
I__451/I                                          ClkMux                         0              2153  RISE       1
I__451/O                                          ClkMux                       309              2461  RISE       1
delay_0_LC_1_2_0/clk                              LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
delay_0_LC_1_2_0/lcout          LogicCell40_SEQ_MODE_1000    540              3001   4191  RISE       2
I__167/I                        LocalMux                       0              3001   4191  RISE       1
I__167/O                        LocalMux                     330              3331   4191  RISE       1
I__169/I                        InMux                          0              3331   4191  RISE       1
I__169/O                        InMux                        259              3590   4191  RISE       1
delay_0_LC_1_2_0/in1            LogicCell40_SEQ_MODE_1000      0              3590   4191  RISE       1
delay_0_LC_1_2_0/carryout       LogicCell40_SEQ_MODE_1000    259              3850   4191  RISE       2
delay_1_LC_1_2_1/carryin        LogicCell40_SEQ_MODE_1000      0              3850   4191  RISE       1
delay_1_LC_1_2_1/carryout       LogicCell40_SEQ_MODE_1000    126              3976   4191  RISE       2
delay_2_LC_1_2_2/carryin        LogicCell40_SEQ_MODE_1000      0              3976   4191  RISE       1
delay_2_LC_1_2_2/carryout       LogicCell40_SEQ_MODE_1000    126              4102   4191  RISE       2
delay_3_LC_1_2_3/carryin        LogicCell40_SEQ_MODE_1000      0              4102   4191  RISE       1
delay_3_LC_1_2_3/carryout       LogicCell40_SEQ_MODE_1000    126              4229   4191  RISE       2
delay_4_LC_1_2_4/carryin        LogicCell40_SEQ_MODE_1000      0              4229   4191  RISE       1
delay_4_LC_1_2_4/carryout       LogicCell40_SEQ_MODE_1000    126              4355   4191  RISE       2
delay_5_LC_1_2_5/carryin        LogicCell40_SEQ_MODE_1000      0              4355   4191  RISE       1
delay_5_LC_1_2_5/carryout       LogicCell40_SEQ_MODE_1000    126              4481   4191  RISE       2
delay_6_LC_1_2_6/carryin        LogicCell40_SEQ_MODE_1000      0              4481   4191  RISE       1
delay_6_LC_1_2_6/carryout       LogicCell40_SEQ_MODE_1000    126              4607   4191  RISE       2
delay_7_LC_1_2_7/carryin        LogicCell40_SEQ_MODE_1000      0              4607   4191  RISE       1
delay_7_LC_1_2_7/carryout       LogicCell40_SEQ_MODE_1000    126              4734   4191  RISE       1
IN_MUX_bfv_1_3_0_/carryinitin   ICE_CARRY_IN_MUX               0              4734   4191  RISE       1
IN_MUX_bfv_1_3_0_/carryinitout  ICE_CARRY_IN_MUX             196              4930   4191  RISE       2
I__127/I                        InMux                          0              4930   4948  RISE       1
I__127/O                        InMux                        259              5190   4948  RISE       1
delay_8_LC_1_3_0/in3            LogicCell40_SEQ_MODE_1000      0              5190   4948  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__439/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__439/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__440/I                                          GlobalMux                      0              1998  RISE       1
I__440/O                                          GlobalMux                    154              2153  RISE       1
I__449/I                                          ClkMux                         0              2153  RISE       1
I__449/O                                          ClkMux                       309              2461  RISE       1
delay_8_LC_1_3_0/clk                              LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_div_1_LC_1_8_4/lcout
Path End         : clk_div_9_LC_2_9_0/in3
Capture Clock    : clk_div_9_LC_2_9_0/clk
Setup Constraint : 7950p
Path slack       : 4948p

Capture Clock Arrival Time (top|CLK:R#2)    7950
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  2461
- Setup Time                                -274
----------------------------------------   ----- 
End-of-path required time (ps)             10138

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2461
+ Clock To Q                               540
+ Data Path Delay                         2189
---------------------------------------   ---- 
End-of-path arrival time (ps)             5190
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__439/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__439/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__440/I                                          GlobalMux                      0              1998  RISE       1
I__440/O                                          GlobalMux                    154              2153  RISE       1
I__441/I                                          ClkMux                         0              2153  RISE       1
I__441/O                                          ClkMux                       309              2461  RISE       1
clk_div_1_LC_1_8_4/clk                            LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
clk_div_1_LC_1_8_4/lcout             LogicCell40_SEQ_MODE_1000    540              3001   1463  RISE       3
I__400/I                             LocalMux                       0              3001   4822  RISE       1
I__400/O                             LocalMux                     330              3331   4822  RISE       1
I__403/I                             InMux                          0              3331   4822  RISE       1
I__403/O                             InMux                        259              3590   4822  RISE       1
clk_div_1_cry_1_c_LC_2_8_0/in1       LogicCell40_SEQ_MODE_0000      0              3590   4822  RISE       1
clk_div_1_cry_1_c_LC_2_8_0/carryout  LogicCell40_SEQ_MODE_0000    259              3850   4822  RISE       2
clk_div_2_LC_2_8_1/carryin           LogicCell40_SEQ_MODE_1000      0              3850   4822  RISE       1
clk_div_2_LC_2_8_1/carryout          LogicCell40_SEQ_MODE_1000    126              3976   4822  RISE       2
clk_div_3_LC_2_8_2/carryin           LogicCell40_SEQ_MODE_1000      0              3976   4822  RISE       1
clk_div_3_LC_2_8_2/carryout          LogicCell40_SEQ_MODE_1000    126              4102   4822  RISE       2
clk_div_4_LC_2_8_3/carryin           LogicCell40_SEQ_MODE_1000      0              4102   4822  RISE       1
clk_div_4_LC_2_8_3/carryout          LogicCell40_SEQ_MODE_1000    126              4229   4822  RISE       2
clk_div_5_LC_2_8_4/carryin           LogicCell40_SEQ_MODE_1000      0              4229   4822  RISE       1
clk_div_5_LC_2_8_4/carryout          LogicCell40_SEQ_MODE_1000    126              4355   4822  RISE       2
clk_div_6_LC_2_8_5/carryin           LogicCell40_SEQ_MODE_1000      0              4355   4822  RISE       1
clk_div_6_LC_2_8_5/carryout          LogicCell40_SEQ_MODE_1000    126              4481   4822  RISE       2
clk_div_7_LC_2_8_6/carryin           LogicCell40_SEQ_MODE_1000      0              4481   4822  RISE       1
clk_div_7_LC_2_8_6/carryout          LogicCell40_SEQ_MODE_1000    126              4607   4822  RISE       2
clk_div_8_LC_2_8_7/carryin           LogicCell40_SEQ_MODE_1000      0              4607   4822  RISE       1
clk_div_8_LC_2_8_7/carryout          LogicCell40_SEQ_MODE_1000    126              4734   4822  RISE       1
IN_MUX_bfv_2_9_0_/carryinitin        ICE_CARRY_IN_MUX               0              4734   4822  RISE       1
IN_MUX_bfv_2_9_0_/carryinitout       ICE_CARRY_IN_MUX             196              4930   4822  RISE       2
I__457/I                             InMux                          0              4930   4948  RISE       1
I__457/O                             InMux                        259              5190   4948  RISE       1
clk_div_9_LC_2_9_0/in3               LogicCell40_SEQ_MODE_1000      0              5190   4948  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__439/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__439/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__440/I                                          GlobalMux                      0              1998  RISE       1
I__440/O                                          GlobalMux                    154              2153  RISE       1
I__445/I                                          ClkMux                         0              2153  RISE       1
I__445/O                                          ClkMux                       309              2461  RISE       1
clk_div_9_LC_2_9_0/clk                            LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : cntr_esr_3_LC_1_5_0/lcout
Path End         : cntr_4_LC_1_6_1/in1
Capture Clock    : cntr_4_LC_1_6_1/clk
Setup Constraint : 7950p
Path slack       : 5033p

Capture Clock Arrival Time (top|CLK:R#2)    7950
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  2461
- Setup Time                                -400
----------------------------------------   ----- 
End-of-path required time (ps)             10012

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2461
+ Clock To Q                               540
+ Data Path Delay                         1978
---------------------------------------   ---- 
End-of-path arrival time (ps)             4979
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__439/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__439/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__440/I                                          GlobalMux                      0              1998  RISE       1
I__440/O                                          GlobalMux                    154              2153  RISE       1
I__446/I                                          ClkMux                         0              2153  RISE       1
I__446/O                                          ClkMux                       309              2461  RISE       1
cntr_esr_3_LC_1_5_0/clk                           LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
cntr_esr_3_LC_1_5_0/lcout      LogicCell40_SEQ_MODE_1000    540              3001   3861  RISE       4
I__301/I                       Odrv4                          0              3001   5032  RISE       1
I__301/O                       Odrv4                        351              3352   5032  RISE       1
I__305/I                       LocalMux                       0              3352   5032  RISE       1
I__305/O                       LocalMux                     330              3682   5032  RISE       1
I__307/I                       InMux                          0              3682   5032  RISE       1
I__307/O                       InMux                        259              3941   5032  RISE       1
cntr_RNIB8QE_2_LC_2_7_0/in0    LogicCell40_SEQ_MODE_0000      0              3941   5032  RISE       1
cntr_RNIB8QE_2_LC_2_7_0/lcout  LogicCell40_SEQ_MODE_0000    449              4390   5032  RISE       3
I__278/I                       LocalMux                       0              4390   5032  RISE       1
I__278/O                       LocalMux                     330              4720   5032  RISE       1
I__280/I                       InMux                          0              4720   5032  RISE       1
I__280/O                       InMux                        259              4979   5032  RISE       1
cntr_4_LC_1_6_1/in1            LogicCell40_SEQ_MODE_1000      0              4979   5032  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__439/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__439/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__440/I                                          GlobalMux                      0              1998  RISE       1
I__440/O                                          GlobalMux                    154              2153  RISE       1
I__443/I                                          ClkMux                         0              2153  RISE       1
I__443/O                                          ClkMux                       309              2461  RISE       1
cntr_4_LC_1_6_1/clk                               LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : cntr_esr_3_LC_1_5_0/lcout
Path End         : cntr_6_LC_2_6_7/in1
Capture Clock    : cntr_6_LC_2_6_7/clk
Setup Constraint : 7950p
Path slack       : 5033p

Capture Clock Arrival Time (top|CLK:R#2)    7950
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  2461
- Setup Time                                -400
----------------------------------------   ----- 
End-of-path required time (ps)             10012

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2461
+ Clock To Q                               540
+ Data Path Delay                         1978
---------------------------------------   ---- 
End-of-path arrival time (ps)             4979
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__439/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__439/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__440/I                                          GlobalMux                      0              1998  RISE       1
I__440/O                                          GlobalMux                    154              2153  RISE       1
I__446/I                                          ClkMux                         0              2153  RISE       1
I__446/O                                          ClkMux                       309              2461  RISE       1
cntr_esr_3_LC_1_5_0/clk                           LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
cntr_esr_3_LC_1_5_0/lcout      LogicCell40_SEQ_MODE_1000    540              3001   3861  RISE       4
I__301/I                       Odrv4                          0              3001   5032  RISE       1
I__301/O                       Odrv4                        351              3352   5032  RISE       1
I__305/I                       LocalMux                       0              3352   5032  RISE       1
I__305/O                       LocalMux                     330              3682   5032  RISE       1
I__307/I                       InMux                          0              3682   5032  RISE       1
I__307/O                       InMux                        259              3941   5032  RISE       1
cntr_RNIB8QE_2_LC_2_7_0/in0    LogicCell40_SEQ_MODE_0000      0              3941   5032  RISE       1
cntr_RNIB8QE_2_LC_2_7_0/lcout  LogicCell40_SEQ_MODE_0000    449              4390   5032  RISE       3
I__279/I                       LocalMux                       0              4390   5032  RISE       1
I__279/O                       LocalMux                     330              4720   5032  RISE       1
I__282/I                       InMux                          0              4720   5032  RISE       1
I__282/O                       InMux                        259              4979   5032  RISE       1
cntr_6_LC_2_6_7/in1            LogicCell40_SEQ_MODE_1000      0              4979   5032  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__439/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__439/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__440/I                                          GlobalMux                      0              1998  RISE       1
I__440/O                                          GlobalMux                    154              2153  RISE       1
I__447/I                                          ClkMux                         0              2153  RISE       1
I__447/O                                          ClkMux                       309              2461  RISE       1
cntr_6_LC_2_6_7/clk                               LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : cntr_esr_3_LC_1_5_0/lcout
Path End         : cntr_5_LC_1_6_3/in3
Capture Clock    : cntr_5_LC_1_6_3/clk
Setup Constraint : 7950p
Path slack       : 5159p

Capture Clock Arrival Time (top|CLK:R#2)    7950
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  2461
- Setup Time                                -274
----------------------------------------   ----- 
End-of-path required time (ps)             10138

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2461
+ Clock To Q                               540
+ Data Path Delay                         1978
---------------------------------------   ---- 
End-of-path arrival time (ps)             4979
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__439/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__439/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__440/I                                          GlobalMux                      0              1998  RISE       1
I__440/O                                          GlobalMux                    154              2153  RISE       1
I__446/I                                          ClkMux                         0              2153  RISE       1
I__446/O                                          ClkMux                       309              2461  RISE       1
cntr_esr_3_LC_1_5_0/clk                           LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
cntr_esr_3_LC_1_5_0/lcout      LogicCell40_SEQ_MODE_1000    540              3001   3861  RISE       4
I__301/I                       Odrv4                          0              3001   5032  RISE       1
I__301/O                       Odrv4                        351              3352   5032  RISE       1
I__305/I                       LocalMux                       0              3352   5032  RISE       1
I__305/O                       LocalMux                     330              3682   5032  RISE       1
I__307/I                       InMux                          0              3682   5032  RISE       1
I__307/O                       InMux                        259              3941   5032  RISE       1
cntr_RNIB8QE_2_LC_2_7_0/in0    LogicCell40_SEQ_MODE_0000      0              3941   5032  RISE       1
cntr_RNIB8QE_2_LC_2_7_0/lcout  LogicCell40_SEQ_MODE_0000    449              4390   5032  RISE       3
I__278/I                       LocalMux                       0              4390   5032  RISE       1
I__278/O                       LocalMux                     330              4720   5032  RISE       1
I__281/I                       InMux                          0              4720   5159  RISE       1
I__281/O                       InMux                        259              4979   5159  RISE       1
cntr_5_LC_1_6_3/in3            LogicCell40_SEQ_MODE_1000      0              4979   5159  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__439/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__439/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__440/I                                          GlobalMux                      0              1998  RISE       1
I__440/O                                          GlobalMux                    154              2153  RISE       1
I__443/I                                          ClkMux                         0              2153  RISE       1
I__443/O                                          ClkMux                       309              2461  RISE       1
cntr_5_LC_1_6_3/clk                               LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : delay_0_LC_1_2_0/lcout
Path End         : delay_7_LC_1_2_7/in3
Capture Clock    : delay_7_LC_1_2_7/clk
Setup Constraint : 7950p
Path slack       : 5271p

Capture Clock Arrival Time (top|CLK:R#2)    7950
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  2461
- Setup Time                                -274
----------------------------------------   ----- 
End-of-path required time (ps)             10138

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2461
+ Clock To Q                               540
+ Data Path Delay                         1866
---------------------------------------   ---- 
End-of-path arrival time (ps)             4867
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__439/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__439/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__440/I                                          GlobalMux                      0              1998  RISE       1
I__440/O                                          GlobalMux                    154              2153  RISE       1
I__451/I                                          ClkMux                         0              2153  RISE       1
I__451/O                                          ClkMux                       309              2461  RISE       1
delay_0_LC_1_2_0/clk                              LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                   model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------  -------------------------  -----  ----------------  -----  ----  ------
delay_0_LC_1_2_0/lcout     LogicCell40_SEQ_MODE_1000    540              3001   4191  RISE       2
I__167/I                   LocalMux                       0              3001   4191  RISE       1
I__167/O                   LocalMux                     330              3331   4191  RISE       1
I__169/I                   InMux                          0              3331   4191  RISE       1
I__169/O                   InMux                        259              3590   4191  RISE       1
delay_0_LC_1_2_0/in1       LogicCell40_SEQ_MODE_1000      0              3590   4191  RISE       1
delay_0_LC_1_2_0/carryout  LogicCell40_SEQ_MODE_1000    259              3850   4191  RISE       2
delay_1_LC_1_2_1/carryin   LogicCell40_SEQ_MODE_1000      0              3850   4191  RISE       1
delay_1_LC_1_2_1/carryout  LogicCell40_SEQ_MODE_1000    126              3976   4191  RISE       2
delay_2_LC_1_2_2/carryin   LogicCell40_SEQ_MODE_1000      0              3976   4191  RISE       1
delay_2_LC_1_2_2/carryout  LogicCell40_SEQ_MODE_1000    126              4102   4191  RISE       2
delay_3_LC_1_2_3/carryin   LogicCell40_SEQ_MODE_1000      0              4102   4191  RISE       1
delay_3_LC_1_2_3/carryout  LogicCell40_SEQ_MODE_1000    126              4229   4191  RISE       2
delay_4_LC_1_2_4/carryin   LogicCell40_SEQ_MODE_1000      0              4229   4191  RISE       1
delay_4_LC_1_2_4/carryout  LogicCell40_SEQ_MODE_1000    126              4355   4191  RISE       2
delay_5_LC_1_2_5/carryin   LogicCell40_SEQ_MODE_1000      0              4355   4191  RISE       1
delay_5_LC_1_2_5/carryout  LogicCell40_SEQ_MODE_1000    126              4481   4191  RISE       2
delay_6_LC_1_2_6/carryin   LogicCell40_SEQ_MODE_1000      0              4481   4191  RISE       1
delay_6_LC_1_2_6/carryout  LogicCell40_SEQ_MODE_1000    126              4607   4191  RISE       2
I__100/I                   InMux                          0              4607   5271  RISE       1
I__100/O                   InMux                        259              4867   5271  RISE       1
delay_7_LC_1_2_7/in3       LogicCell40_SEQ_MODE_1000      0              4867   5271  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__439/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__439/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__440/I                                          GlobalMux                      0              1998  RISE       1
I__440/O                                          GlobalMux                    154              2153  RISE       1
I__451/I                                          ClkMux                         0              2153  RISE       1
I__451/O                                          ClkMux                       309              2461  RISE       1
delay_7_LC_1_2_7/clk                              LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_div_1_LC_1_8_4/lcout
Path End         : clk_div_8_LC_2_8_7/in3
Capture Clock    : clk_div_8_LC_2_8_7/clk
Setup Constraint : 7950p
Path slack       : 5271p

Capture Clock Arrival Time (top|CLK:R#2)    7950
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  2461
- Setup Time                                -274
----------------------------------------   ----- 
End-of-path required time (ps)             10138

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2461
+ Clock To Q                               540
+ Data Path Delay                         1866
---------------------------------------   ---- 
End-of-path arrival time (ps)             4867
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__439/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__439/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__440/I                                          GlobalMux                      0              1998  RISE       1
I__440/O                                          GlobalMux                    154              2153  RISE       1
I__441/I                                          ClkMux                         0              2153  RISE       1
I__441/O                                          ClkMux                       309              2461  RISE       1
clk_div_1_LC_1_8_4/clk                            LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
clk_div_1_LC_1_8_4/lcout             LogicCell40_SEQ_MODE_1000    540              3001   1463  RISE       3
I__400/I                             LocalMux                       0              3001   4822  RISE       1
I__400/O                             LocalMux                     330              3331   4822  RISE       1
I__403/I                             InMux                          0              3331   4822  RISE       1
I__403/O                             InMux                        259              3590   4822  RISE       1
clk_div_1_cry_1_c_LC_2_8_0/in1       LogicCell40_SEQ_MODE_0000      0              3590   4822  RISE       1
clk_div_1_cry_1_c_LC_2_8_0/carryout  LogicCell40_SEQ_MODE_0000    259              3850   4822  RISE       2
clk_div_2_LC_2_8_1/carryin           LogicCell40_SEQ_MODE_1000      0              3850   4822  RISE       1
clk_div_2_LC_2_8_1/carryout          LogicCell40_SEQ_MODE_1000    126              3976   4822  RISE       2
clk_div_3_LC_2_8_2/carryin           LogicCell40_SEQ_MODE_1000      0              3976   4822  RISE       1
clk_div_3_LC_2_8_2/carryout          LogicCell40_SEQ_MODE_1000    126              4102   4822  RISE       2
clk_div_4_LC_2_8_3/carryin           LogicCell40_SEQ_MODE_1000      0              4102   4822  RISE       1
clk_div_4_LC_2_8_3/carryout          LogicCell40_SEQ_MODE_1000    126              4229   4822  RISE       2
clk_div_5_LC_2_8_4/carryin           LogicCell40_SEQ_MODE_1000      0              4229   4822  RISE       1
clk_div_5_LC_2_8_4/carryout          LogicCell40_SEQ_MODE_1000    126              4355   4822  RISE       2
clk_div_6_LC_2_8_5/carryin           LogicCell40_SEQ_MODE_1000      0              4355   4822  RISE       1
clk_div_6_LC_2_8_5/carryout          LogicCell40_SEQ_MODE_1000    126              4481   4822  RISE       2
clk_div_7_LC_2_8_6/carryin           LogicCell40_SEQ_MODE_1000      0              4481   4822  RISE       1
clk_div_7_LC_2_8_6/carryout          LogicCell40_SEQ_MODE_1000    126              4607   4822  RISE       2
I__463/I                             InMux                          0              4607   5271  RISE       1
I__463/O                             InMux                        259              4867   5271  RISE       1
clk_div_8_LC_2_8_7/in3               LogicCell40_SEQ_MODE_1000      0              4867   5271  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__439/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__439/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__440/I                                          GlobalMux                      0              1998  RISE       1
I__440/O                                          GlobalMux                    154              2153  RISE       1
I__442/I                                          ClkMux                         0              2153  RISE       1
I__442/O                                          ClkMux                       309              2461  RISE       1
clk_div_8_LC_2_8_7/clk                            LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : PWM_NUM_0_LC_2_4_3/lcout
Path End         : PORT_r_LC_2_6_0/in3
Capture Clock    : PORT_r_LC_2_6_0/clk
Setup Constraint : 7950p
Path slack       : 5292p

Capture Clock Arrival Time (top|CLK:R#2)    7950
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  2461
- Setup Time                                -274
----------------------------------------   ----- 
End-of-path required time (ps)             10138

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2461
+ Clock To Q                               540
+ Data Path Delay                         1845
---------------------------------------   ---- 
End-of-path arrival time (ps)             4846
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__439/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__439/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__440/I                                          GlobalMux                      0              1998  RISE       1
I__440/O                                          GlobalMux                    154              2153  RISE       1
I__450/I                                          ClkMux                         0              2153  RISE       1
I__450/O                                          ClkMux                       309              2461  RISE       1
PWM_NUM_0_LC_2_4_3/clk                            LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
PWM_NUM_0_LC_2_4_3/lcout     LogicCell40_SEQ_MODE_1000    540              3001   4184  RISE       2
I__257/I                     Odrv4                          0              3001   4184  RISE       1
I__257/O                     Odrv4                        351              3352   4184  RISE       1
I__259/I                     LocalMux                       0              3352   5292  RISE       1
I__259/O                     LocalMux                     330              3682   5292  RISE       1
I__261/I                     InMux                          0              3682   5292  RISE       1
I__261/O                     InMux                        259              3941   5292  RISE       1
PORT_r_RNO_2_LC_2_7_3/in3    LogicCell40_SEQ_MODE_0000      0              3941   5292  RISE       1
PORT_r_RNO_2_LC_2_7_3/lcout  LogicCell40_SEQ_MODE_0000    316              4257   5292  RISE       1
I__255/I                     LocalMux                       0              4257   5292  RISE       1
I__255/O                     LocalMux                     330              4586   5292  RISE       1
I__256/I                     InMux                          0              4586   5292  RISE       1
I__256/O                     InMux                        259              4846   5292  RISE       1
PORT_r_LC_2_6_0/in3          LogicCell40_SEQ_MODE_1000      0              4846   5292  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__439/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__439/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__440/I                                          GlobalMux                      0              1998  RISE       1
I__440/O                                          GlobalMux                    154              2153  RISE       1
I__447/I                                          ClkMux                         0              2153  RISE       1
I__447/O                                          ClkMux                       309              2461  RISE       1
PORT_r_LC_2_6_0/clk                               LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : cntr_2_LC_1_6_0/lcout
Path End         : PORT_r_LC_2_6_0/in0
Capture Clock    : PORT_r_LC_2_6_0/clk
Setup Constraint : 7950p
Path slack       : 5313p

Capture Clock Arrival Time (top|CLK:R#2)   7950
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 2461
- Setup Time                               -470
----------------------------------------   ---- 
End-of-path required time (ps)             9941

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2461
+ Clock To Q                               540
+ Data Path Delay                         1627
---------------------------------------   ---- 
End-of-path arrival time (ps)             4628
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__439/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__439/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__440/I                                          GlobalMux                      0              1998  RISE       1
I__440/O                                          GlobalMux                    154              2153  RISE       1
I__443/I                                          ClkMux                         0              2153  RISE       1
I__443/O                                          ClkMux                       309              2461  RISE       1
cntr_2_LC_1_6_0/clk                               LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
cntr_2_LC_1_6_0/lcout             LogicCell40_SEQ_MODE_1000    540              3001   3609  RISE       4
I__292/I                          LocalMux                       0              3001   3609  RISE       1
I__292/O                          LocalMux                     330              3331   3609  RISE       1
I__296/I                          InMux                          0              3331   3609  RISE       1
I__296/O                          InMux                        259              3590   3609  RISE       1
PWM_NUM_RNIQIR6_1_LC_2_5_6/in0    LogicCell40_SEQ_MODE_0000      0              3590   3609  RISE       1
PWM_NUM_RNIQIR6_1_LC_2_5_6/lcout  LogicCell40_SEQ_MODE_0000    449              4039   3609  RISE       2
I__187/I                          LocalMux                       0              4039   3609  RISE       1
I__187/O                          LocalMux                     330              4369   3609  RISE       1
I__189/I                          InMux                          0              4369   5313  RISE       1
I__189/O                          InMux                        259              4628   5313  RISE       1
PORT_r_LC_2_6_0/in0               LogicCell40_SEQ_MODE_1000      0              4628   5313  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__439/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__439/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__440/I                                          GlobalMux                      0              1998  RISE       1
I__440/O                                          GlobalMux                    154              2153  RISE       1
I__447/I                                          ClkMux                         0              2153  RISE       1
I__447/O                                          ClkMux                       309              2461  RISE       1
PORT_r_LC_2_6_0/clk                               LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : cntr_esr_3_LC_1_5_0/lcout
Path End         : PORT_r_LC_2_6_0/in1
Capture Clock    : PORT_r_LC_2_6_0/clk
Setup Constraint : 7950p
Path slack       : 5384p

Capture Clock Arrival Time (top|CLK:R#2)    7950
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  2461
- Setup Time                                -400
----------------------------------------   ----- 
End-of-path required time (ps)             10012

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2461
+ Clock To Q                               540
+ Data Path Delay                         1627
---------------------------------------   ---- 
End-of-path arrival time (ps)             4628
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__439/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__439/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__440/I                                          GlobalMux                      0              1998  RISE       1
I__440/O                                          GlobalMux                    154              2153  RISE       1
I__446/I                                          ClkMux                         0              2153  RISE       1
I__446/O                                          ClkMux                       309              2461  RISE       1
cntr_esr_3_LC_1_5_0/clk                           LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
cntr_esr_3_LC_1_5_0/lcout    LogicCell40_SEQ_MODE_1000    540              3001   3861  RISE       4
I__300/I                     LocalMux                       0              3001   3861  RISE       1
I__300/O                     LocalMux                     330              3331   3861  RISE       1
I__304/I                     InMux                          0              3331   5383  RISE       1
I__304/O                     InMux                        259              3590   5383  RISE       1
PORT_r_RNO_1_LC_2_5_0/in0    LogicCell40_SEQ_MODE_0000      0              3590   5383  RISE       1
PORT_r_RNO_1_LC_2_5_0/lcout  LogicCell40_SEQ_MODE_0000    449              4039   5383  RISE       1
I__190/I                     LocalMux                       0              4039   5383  RISE       1
I__190/O                     LocalMux                     330              4369   5383  RISE       1
I__191/I                     InMux                          0              4369   5383  RISE       1
I__191/O                     InMux                        259              4628   5383  RISE       1
PORT_r_LC_2_6_0/in1          LogicCell40_SEQ_MODE_1000      0              4628   5383  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__439/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__439/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__440/I                                          GlobalMux                      0              1998  RISE       1
I__440/O                                          GlobalMux                    154              2153  RISE       1
I__447/I                                          ClkMux                         0              2153  RISE       1
I__447/O                                          ClkMux                       309              2461  RISE       1
PORT_r_LC_2_6_0/clk                               LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : delay_0_LC_1_2_0/lcout
Path End         : delay_6_LC_1_2_6/in3
Capture Clock    : delay_6_LC_1_2_6/clk
Setup Constraint : 7950p
Path slack       : 5397p

Capture Clock Arrival Time (top|CLK:R#2)    7950
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  2461
- Setup Time                                -274
----------------------------------------   ----- 
End-of-path required time (ps)             10138

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2461
+ Clock To Q                               540
+ Data Path Delay                         1740
---------------------------------------   ---- 
End-of-path arrival time (ps)             4741
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__439/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__439/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__440/I                                          GlobalMux                      0              1998  RISE       1
I__440/O                                          GlobalMux                    154              2153  RISE       1
I__451/I                                          ClkMux                         0              2153  RISE       1
I__451/O                                          ClkMux                       309              2461  RISE       1
delay_0_LC_1_2_0/clk                              LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                   model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------  -------------------------  -----  ----------------  -----  ----  ------
delay_0_LC_1_2_0/lcout     LogicCell40_SEQ_MODE_1000    540              3001   4191  RISE       2
I__167/I                   LocalMux                       0              3001   4191  RISE       1
I__167/O                   LocalMux                     330              3331   4191  RISE       1
I__169/I                   InMux                          0              3331   4191  RISE       1
I__169/O                   InMux                        259              3590   4191  RISE       1
delay_0_LC_1_2_0/in1       LogicCell40_SEQ_MODE_1000      0              3590   4191  RISE       1
delay_0_LC_1_2_0/carryout  LogicCell40_SEQ_MODE_1000    259              3850   4191  RISE       2
delay_1_LC_1_2_1/carryin   LogicCell40_SEQ_MODE_1000      0              3850   4191  RISE       1
delay_1_LC_1_2_1/carryout  LogicCell40_SEQ_MODE_1000    126              3976   4191  RISE       2
delay_2_LC_1_2_2/carryin   LogicCell40_SEQ_MODE_1000      0              3976   4191  RISE       1
delay_2_LC_1_2_2/carryout  LogicCell40_SEQ_MODE_1000    126              4102   4191  RISE       2
delay_3_LC_1_2_3/carryin   LogicCell40_SEQ_MODE_1000      0              4102   4191  RISE       1
delay_3_LC_1_2_3/carryout  LogicCell40_SEQ_MODE_1000    126              4229   4191  RISE       2
delay_4_LC_1_2_4/carryin   LogicCell40_SEQ_MODE_1000      0              4229   4191  RISE       1
delay_4_LC_1_2_4/carryout  LogicCell40_SEQ_MODE_1000    126              4355   4191  RISE       2
delay_5_LC_1_2_5/carryin   LogicCell40_SEQ_MODE_1000      0              4355   4191  RISE       1
delay_5_LC_1_2_5/carryout  LogicCell40_SEQ_MODE_1000    126              4481   4191  RISE       2
I__101/I                   InMux                          0              4481   5397  RISE       1
I__101/O                   InMux                        259              4741   5397  RISE       1
delay_6_LC_1_2_6/in3       LogicCell40_SEQ_MODE_1000      0              4741   5397  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__439/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__439/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__440/I                                          GlobalMux                      0              1998  RISE       1
I__440/O                                          GlobalMux                    154              2153  RISE       1
I__451/I                                          ClkMux                         0              2153  RISE       1
I__451/O                                          ClkMux                       309              2461  RISE       1
delay_6_LC_1_2_6/clk                              LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_div_1_LC_1_8_4/lcout
Path End         : clk_div_7_LC_2_8_6/in3
Capture Clock    : clk_div_7_LC_2_8_6/clk
Setup Constraint : 7950p
Path slack       : 5397p

Capture Clock Arrival Time (top|CLK:R#2)    7950
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  2461
- Setup Time                                -274
----------------------------------------   ----- 
End-of-path required time (ps)             10138

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2461
+ Clock To Q                               540
+ Data Path Delay                         1740
---------------------------------------   ---- 
End-of-path arrival time (ps)             4741
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__439/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__439/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__440/I                                          GlobalMux                      0              1998  RISE       1
I__440/O                                          GlobalMux                    154              2153  RISE       1
I__441/I                                          ClkMux                         0              2153  RISE       1
I__441/O                                          ClkMux                       309              2461  RISE       1
clk_div_1_LC_1_8_4/clk                            LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
clk_div_1_LC_1_8_4/lcout             LogicCell40_SEQ_MODE_1000    540              3001   1463  RISE       3
I__400/I                             LocalMux                       0              3001   4822  RISE       1
I__400/O                             LocalMux                     330              3331   4822  RISE       1
I__403/I                             InMux                          0              3331   4822  RISE       1
I__403/O                             InMux                        259              3590   4822  RISE       1
clk_div_1_cry_1_c_LC_2_8_0/in1       LogicCell40_SEQ_MODE_0000      0              3590   4822  RISE       1
clk_div_1_cry_1_c_LC_2_8_0/carryout  LogicCell40_SEQ_MODE_0000    259              3850   4822  RISE       2
clk_div_2_LC_2_8_1/carryin           LogicCell40_SEQ_MODE_1000      0              3850   4822  RISE       1
clk_div_2_LC_2_8_1/carryout          LogicCell40_SEQ_MODE_1000    126              3976   4822  RISE       2
clk_div_3_LC_2_8_2/carryin           LogicCell40_SEQ_MODE_1000      0              3976   4822  RISE       1
clk_div_3_LC_2_8_2/carryout          LogicCell40_SEQ_MODE_1000    126              4102   4822  RISE       2
clk_div_4_LC_2_8_3/carryin           LogicCell40_SEQ_MODE_1000      0              4102   4822  RISE       1
clk_div_4_LC_2_8_3/carryout          LogicCell40_SEQ_MODE_1000    126              4229   4822  RISE       2
clk_div_5_LC_2_8_4/carryin           LogicCell40_SEQ_MODE_1000      0              4229   4822  RISE       1
clk_div_5_LC_2_8_4/carryout          LogicCell40_SEQ_MODE_1000    126              4355   4822  RISE       2
clk_div_6_LC_2_8_5/carryin           LogicCell40_SEQ_MODE_1000      0              4355   4822  RISE       1
clk_div_6_LC_2_8_5/carryout          LogicCell40_SEQ_MODE_1000    126              4481   4822  RISE       2
I__353/I                             InMux                          0              4481   5397  RISE       1
I__353/O                             InMux                        259              4741   5397  RISE       1
clk_div_7_LC_2_8_6/in3               LogicCell40_SEQ_MODE_1000      0              4741   5397  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__439/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__439/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__440/I                                          GlobalMux                      0              1998  RISE       1
I__440/O                                          GlobalMux                    154              2153  RISE       1
I__442/I                                          ClkMux                         0              2153  RISE       1
I__442/O                                          ClkMux                       309              2461  RISE       1
clk_div_7_LC_2_8_6/clk                            LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : delay_0_LC_1_2_0/lcout
Path End         : delay_5_LC_1_2_5/in3
Capture Clock    : delay_5_LC_1_2_5/clk
Setup Constraint : 7950p
Path slack       : 5524p

Capture Clock Arrival Time (top|CLK:R#2)    7950
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  2461
- Setup Time                                -274
----------------------------------------   ----- 
End-of-path required time (ps)             10138

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2461
+ Clock To Q                               540
+ Data Path Delay                         1613
---------------------------------------   ---- 
End-of-path arrival time (ps)             4614
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__439/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__439/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__440/I                                          GlobalMux                      0              1998  RISE       1
I__440/O                                          GlobalMux                    154              2153  RISE       1
I__451/I                                          ClkMux                         0              2153  RISE       1
I__451/O                                          ClkMux                       309              2461  RISE       1
delay_0_LC_1_2_0/clk                              LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                   model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------  -------------------------  -----  ----------------  -----  ----  ------
delay_0_LC_1_2_0/lcout     LogicCell40_SEQ_MODE_1000    540              3001   4191  RISE       2
I__167/I                   LocalMux                       0              3001   4191  RISE       1
I__167/O                   LocalMux                     330              3331   4191  RISE       1
I__169/I                   InMux                          0              3331   4191  RISE       1
I__169/O                   InMux                        259              3590   4191  RISE       1
delay_0_LC_1_2_0/in1       LogicCell40_SEQ_MODE_1000      0              3590   4191  RISE       1
delay_0_LC_1_2_0/carryout  LogicCell40_SEQ_MODE_1000    259              3850   4191  RISE       2
delay_1_LC_1_2_1/carryin   LogicCell40_SEQ_MODE_1000      0              3850   4191  RISE       1
delay_1_LC_1_2_1/carryout  LogicCell40_SEQ_MODE_1000    126              3976   4191  RISE       2
delay_2_LC_1_2_2/carryin   LogicCell40_SEQ_MODE_1000      0              3976   4191  RISE       1
delay_2_LC_1_2_2/carryout  LogicCell40_SEQ_MODE_1000    126              4102   4191  RISE       2
delay_3_LC_1_2_3/carryin   LogicCell40_SEQ_MODE_1000      0              4102   4191  RISE       1
delay_3_LC_1_2_3/carryout  LogicCell40_SEQ_MODE_1000    126              4229   4191  RISE       2
delay_4_LC_1_2_4/carryin   LogicCell40_SEQ_MODE_1000      0              4229   4191  RISE       1
delay_4_LC_1_2_4/carryout  LogicCell40_SEQ_MODE_1000    126              4355   4191  RISE       2
I__102/I                   InMux                          0              4355   5523  RISE       1
I__102/O                   InMux                        259              4614   5523  RISE       1
delay_5_LC_1_2_5/in3       LogicCell40_SEQ_MODE_1000      0              4614   5523  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__439/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__439/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__440/I                                          GlobalMux                      0              1998  RISE       1
I__440/O                                          GlobalMux                    154              2153  RISE       1
I__451/I                                          ClkMux                         0              2153  RISE       1
I__451/O                                          ClkMux                       309              2461  RISE       1
delay_5_LC_1_2_5/clk                              LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_div_1_LC_1_8_4/lcout
Path End         : clk_div_6_LC_2_8_5/in3
Capture Clock    : clk_div_6_LC_2_8_5/clk
Setup Constraint : 7950p
Path slack       : 5524p

Capture Clock Arrival Time (top|CLK:R#2)    7950
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  2461
- Setup Time                                -274
----------------------------------------   ----- 
End-of-path required time (ps)             10138

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2461
+ Clock To Q                               540
+ Data Path Delay                         1613
---------------------------------------   ---- 
End-of-path arrival time (ps)             4614
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__439/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__439/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__440/I                                          GlobalMux                      0              1998  RISE       1
I__440/O                                          GlobalMux                    154              2153  RISE       1
I__441/I                                          ClkMux                         0              2153  RISE       1
I__441/O                                          ClkMux                       309              2461  RISE       1
clk_div_1_LC_1_8_4/clk                            LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
clk_div_1_LC_1_8_4/lcout             LogicCell40_SEQ_MODE_1000    540              3001   1463  RISE       3
I__400/I                             LocalMux                       0              3001   4822  RISE       1
I__400/O                             LocalMux                     330              3331   4822  RISE       1
I__403/I                             InMux                          0              3331   4822  RISE       1
I__403/O                             InMux                        259              3590   4822  RISE       1
clk_div_1_cry_1_c_LC_2_8_0/in1       LogicCell40_SEQ_MODE_0000      0              3590   4822  RISE       1
clk_div_1_cry_1_c_LC_2_8_0/carryout  LogicCell40_SEQ_MODE_0000    259              3850   4822  RISE       2
clk_div_2_LC_2_8_1/carryin           LogicCell40_SEQ_MODE_1000      0              3850   4822  RISE       1
clk_div_2_LC_2_8_1/carryout          LogicCell40_SEQ_MODE_1000    126              3976   4822  RISE       2
clk_div_3_LC_2_8_2/carryin           LogicCell40_SEQ_MODE_1000      0              3976   4822  RISE       1
clk_div_3_LC_2_8_2/carryout          LogicCell40_SEQ_MODE_1000    126              4102   4822  RISE       2
clk_div_4_LC_2_8_3/carryin           LogicCell40_SEQ_MODE_1000      0              4102   4822  RISE       1
clk_div_4_LC_2_8_3/carryout          LogicCell40_SEQ_MODE_1000    126              4229   4822  RISE       2
clk_div_5_LC_2_8_4/carryin           LogicCell40_SEQ_MODE_1000      0              4229   4822  RISE       1
clk_div_5_LC_2_8_4/carryout          LogicCell40_SEQ_MODE_1000    126              4355   4822  RISE       2
I__359/I                             InMux                          0              4355   5523  RISE       1
I__359/O                             InMux                        259              4614   5523  RISE       1
clk_div_6_LC_2_8_5/in3               LogicCell40_SEQ_MODE_1000      0              4614   5523  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__439/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__439/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__440/I                                          GlobalMux                      0              1998  RISE       1
I__440/O                                          GlobalMux                    154              2153  RISE       1
I__442/I                                          ClkMux                         0              2153  RISE       1
I__442/O                                          ClkMux                       309              2461  RISE       1
clk_div_6_LC_2_8_5/clk                            LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : delay_0_LC_1_2_0/lcout
Path End         : delay_4_LC_1_2_4/in3
Capture Clock    : delay_4_LC_1_2_4/clk
Setup Constraint : 7950p
Path slack       : 5650p

Capture Clock Arrival Time (top|CLK:R#2)    7950
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  2461
- Setup Time                                -274
----------------------------------------   ----- 
End-of-path required time (ps)             10138

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2461
+ Clock To Q                               540
+ Data Path Delay                         1487
---------------------------------------   ---- 
End-of-path arrival time (ps)             4488
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__439/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__439/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__440/I                                          GlobalMux                      0              1998  RISE       1
I__440/O                                          GlobalMux                    154              2153  RISE       1
I__451/I                                          ClkMux                         0              2153  RISE       1
I__451/O                                          ClkMux                       309              2461  RISE       1
delay_0_LC_1_2_0/clk                              LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                   model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------  -------------------------  -----  ----------------  -----  ----  ------
delay_0_LC_1_2_0/lcout     LogicCell40_SEQ_MODE_1000    540              3001   4191  RISE       2
I__167/I                   LocalMux                       0              3001   4191  RISE       1
I__167/O                   LocalMux                     330              3331   4191  RISE       1
I__169/I                   InMux                          0              3331   4191  RISE       1
I__169/O                   InMux                        259              3590   4191  RISE       1
delay_0_LC_1_2_0/in1       LogicCell40_SEQ_MODE_1000      0              3590   4191  RISE       1
delay_0_LC_1_2_0/carryout  LogicCell40_SEQ_MODE_1000    259              3850   4191  RISE       2
delay_1_LC_1_2_1/carryin   LogicCell40_SEQ_MODE_1000      0              3850   4191  RISE       1
delay_1_LC_1_2_1/carryout  LogicCell40_SEQ_MODE_1000    126              3976   4191  RISE       2
delay_2_LC_1_2_2/carryin   LogicCell40_SEQ_MODE_1000      0              3976   4191  RISE       1
delay_2_LC_1_2_2/carryout  LogicCell40_SEQ_MODE_1000    126              4102   4191  RISE       2
delay_3_LC_1_2_3/carryin   LogicCell40_SEQ_MODE_1000      0              4102   4191  RISE       1
delay_3_LC_1_2_3/carryout  LogicCell40_SEQ_MODE_1000    126              4229   4191  RISE       2
I__103/I                   InMux                          0              4229   5650  RISE       1
I__103/O                   InMux                        259              4488   5650  RISE       1
delay_4_LC_1_2_4/in3       LogicCell40_SEQ_MODE_1000      0              4488   5650  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__439/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__439/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__440/I                                          GlobalMux                      0              1998  RISE       1
I__440/O                                          GlobalMux                    154              2153  RISE       1
I__451/I                                          ClkMux                         0              2153  RISE       1
I__451/O                                          ClkMux                       309              2461  RISE       1
delay_4_LC_1_2_4/clk                              LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_div_1_LC_1_8_4/lcout
Path End         : clk_div_5_LC_2_8_4/in3
Capture Clock    : clk_div_5_LC_2_8_4/clk
Setup Constraint : 7950p
Path slack       : 5650p

Capture Clock Arrival Time (top|CLK:R#2)    7950
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  2461
- Setup Time                                -274
----------------------------------------   ----- 
End-of-path required time (ps)             10138

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2461
+ Clock To Q                               540
+ Data Path Delay                         1487
---------------------------------------   ---- 
End-of-path arrival time (ps)             4488
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__439/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__439/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__440/I                                          GlobalMux                      0              1998  RISE       1
I__440/O                                          GlobalMux                    154              2153  RISE       1
I__441/I                                          ClkMux                         0              2153  RISE       1
I__441/O                                          ClkMux                       309              2461  RISE       1
clk_div_1_LC_1_8_4/clk                            LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
clk_div_1_LC_1_8_4/lcout             LogicCell40_SEQ_MODE_1000    540              3001   1463  RISE       3
I__400/I                             LocalMux                       0              3001   4822  RISE       1
I__400/O                             LocalMux                     330              3331   4822  RISE       1
I__403/I                             InMux                          0              3331   4822  RISE       1
I__403/O                             InMux                        259              3590   4822  RISE       1
clk_div_1_cry_1_c_LC_2_8_0/in1       LogicCell40_SEQ_MODE_0000      0              3590   4822  RISE       1
clk_div_1_cry_1_c_LC_2_8_0/carryout  LogicCell40_SEQ_MODE_0000    259              3850   4822  RISE       2
clk_div_2_LC_2_8_1/carryin           LogicCell40_SEQ_MODE_1000      0              3850   4822  RISE       1
clk_div_2_LC_2_8_1/carryout          LogicCell40_SEQ_MODE_1000    126              3976   4822  RISE       2
clk_div_3_LC_2_8_2/carryin           LogicCell40_SEQ_MODE_1000      0              3976   4822  RISE       1
clk_div_3_LC_2_8_2/carryout          LogicCell40_SEQ_MODE_1000    126              4102   4822  RISE       2
clk_div_4_LC_2_8_3/carryin           LogicCell40_SEQ_MODE_1000      0              4102   4822  RISE       1
clk_div_4_LC_2_8_3/carryout          LogicCell40_SEQ_MODE_1000    126              4229   4822  RISE       2
I__365/I                             InMux                          0              4229   5650  RISE       1
I__365/O                             InMux                        259              4488   5650  RISE       1
clk_div_5_LC_2_8_4/in3               LogicCell40_SEQ_MODE_1000      0              4488   5650  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__439/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__439/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__440/I                                          GlobalMux                      0              1998  RISE       1
I__440/O                                          GlobalMux                    154              2153  RISE       1
I__442/I                                          ClkMux                         0              2153  RISE       1
I__442/O                                          ClkMux                       309              2461  RISE       1
clk_div_5_LC_2_8_4/clk                            LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : delay_0_LC_1_2_0/lcout
Path End         : delay_3_LC_1_2_3/in3
Capture Clock    : delay_3_LC_1_2_3/clk
Setup Constraint : 7950p
Path slack       : 5776p

Capture Clock Arrival Time (top|CLK:R#2)    7950
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  2461
- Setup Time                                -274
----------------------------------------   ----- 
End-of-path required time (ps)             10138

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2461
+ Clock To Q                               540
+ Data Path Delay                         1361
---------------------------------------   ---- 
End-of-path arrival time (ps)             4362
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__439/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__439/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__440/I                                          GlobalMux                      0              1998  RISE       1
I__440/O                                          GlobalMux                    154              2153  RISE       1
I__451/I                                          ClkMux                         0              2153  RISE       1
I__451/O                                          ClkMux                       309              2461  RISE       1
delay_0_LC_1_2_0/clk                              LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                   model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------  -------------------------  -----  ----------------  -----  ----  ------
delay_0_LC_1_2_0/lcout     LogicCell40_SEQ_MODE_1000    540              3001   4191  RISE       2
I__167/I                   LocalMux                       0              3001   4191  RISE       1
I__167/O                   LocalMux                     330              3331   4191  RISE       1
I__169/I                   InMux                          0              3331   4191  RISE       1
I__169/O                   InMux                        259              3590   4191  RISE       1
delay_0_LC_1_2_0/in1       LogicCell40_SEQ_MODE_1000      0              3590   4191  RISE       1
delay_0_LC_1_2_0/carryout  LogicCell40_SEQ_MODE_1000    259              3850   4191  RISE       2
delay_1_LC_1_2_1/carryin   LogicCell40_SEQ_MODE_1000      0              3850   4191  RISE       1
delay_1_LC_1_2_1/carryout  LogicCell40_SEQ_MODE_1000    126              3976   4191  RISE       2
delay_2_LC_1_2_2/carryin   LogicCell40_SEQ_MODE_1000      0              3976   4191  RISE       1
delay_2_LC_1_2_2/carryout  LogicCell40_SEQ_MODE_1000    126              4102   4191  RISE       2
I__104/I                   InMux                          0              4102   5776  RISE       1
I__104/O                   InMux                        259              4362   5776  RISE       1
delay_3_LC_1_2_3/in3       LogicCell40_SEQ_MODE_1000      0              4362   5776  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__439/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__439/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__440/I                                          GlobalMux                      0              1998  RISE       1
I__440/O                                          GlobalMux                    154              2153  RISE       1
I__451/I                                          ClkMux                         0              2153  RISE       1
I__451/O                                          ClkMux                       309              2461  RISE       1
delay_3_LC_1_2_3/clk                              LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_div_1_LC_1_8_4/lcout
Path End         : clk_div_4_LC_2_8_3/in3
Capture Clock    : clk_div_4_LC_2_8_3/clk
Setup Constraint : 7950p
Path slack       : 5776p

Capture Clock Arrival Time (top|CLK:R#2)    7950
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  2461
- Setup Time                                -274
----------------------------------------   ----- 
End-of-path required time (ps)             10138

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2461
+ Clock To Q                               540
+ Data Path Delay                         1361
---------------------------------------   ---- 
End-of-path arrival time (ps)             4362
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__439/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__439/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__440/I                                          GlobalMux                      0              1998  RISE       1
I__440/O                                          GlobalMux                    154              2153  RISE       1
I__441/I                                          ClkMux                         0              2153  RISE       1
I__441/O                                          ClkMux                       309              2461  RISE       1
clk_div_1_LC_1_8_4/clk                            LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
clk_div_1_LC_1_8_4/lcout             LogicCell40_SEQ_MODE_1000    540              3001   1463  RISE       3
I__400/I                             LocalMux                       0              3001   4822  RISE       1
I__400/O                             LocalMux                     330              3331   4822  RISE       1
I__403/I                             InMux                          0              3331   4822  RISE       1
I__403/O                             InMux                        259              3590   4822  RISE       1
clk_div_1_cry_1_c_LC_2_8_0/in1       LogicCell40_SEQ_MODE_0000      0              3590   4822  RISE       1
clk_div_1_cry_1_c_LC_2_8_0/carryout  LogicCell40_SEQ_MODE_0000    259              3850   4822  RISE       2
clk_div_2_LC_2_8_1/carryin           LogicCell40_SEQ_MODE_1000      0              3850   4822  RISE       1
clk_div_2_LC_2_8_1/carryout          LogicCell40_SEQ_MODE_1000    126              3976   4822  RISE       2
clk_div_3_LC_2_8_2/carryin           LogicCell40_SEQ_MODE_1000      0              3976   4822  RISE       1
clk_div_3_LC_2_8_2/carryout          LogicCell40_SEQ_MODE_1000    126              4102   4822  RISE       2
I__371/I                             InMux                          0              4102   5776  RISE       1
I__371/O                             InMux                        259              4362   5776  RISE       1
clk_div_4_LC_2_8_3/in3               LogicCell40_SEQ_MODE_1000      0              4362   5776  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__439/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__439/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__440/I                                          GlobalMux                      0              1998  RISE       1
I__440/O                                          GlobalMux                    154              2153  RISE       1
I__442/I                                          ClkMux                         0              2153  RISE       1
I__442/O                                          ClkMux                       309              2461  RISE       1
clk_div_4_LC_2_8_3/clk                            LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : delay_0_LC_1_2_0/lcout
Path End         : delay_2_LC_1_2_2/in3
Capture Clock    : delay_2_LC_1_2_2/clk
Setup Constraint : 7950p
Path slack       : 5902p

Capture Clock Arrival Time (top|CLK:R#2)    7950
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  2461
- Setup Time                                -274
----------------------------------------   ----- 
End-of-path required time (ps)             10138

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2461
+ Clock To Q                               540
+ Data Path Delay                         1235
---------------------------------------   ---- 
End-of-path arrival time (ps)             4236
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__439/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__439/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__440/I                                          GlobalMux                      0              1998  RISE       1
I__440/O                                          GlobalMux                    154              2153  RISE       1
I__451/I                                          ClkMux                         0              2153  RISE       1
I__451/O                                          ClkMux                       309              2461  RISE       1
delay_0_LC_1_2_0/clk                              LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                   model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------  -------------------------  -----  ----------------  -----  ----  ------
delay_0_LC_1_2_0/lcout     LogicCell40_SEQ_MODE_1000    540              3001   4191  RISE       2
I__167/I                   LocalMux                       0              3001   4191  RISE       1
I__167/O                   LocalMux                     330              3331   4191  RISE       1
I__169/I                   InMux                          0              3331   4191  RISE       1
I__169/O                   InMux                        259              3590   4191  RISE       1
delay_0_LC_1_2_0/in1       LogicCell40_SEQ_MODE_1000      0              3590   4191  RISE       1
delay_0_LC_1_2_0/carryout  LogicCell40_SEQ_MODE_1000    259              3850   4191  RISE       2
delay_1_LC_1_2_1/carryin   LogicCell40_SEQ_MODE_1000      0              3850   4191  RISE       1
delay_1_LC_1_2_1/carryout  LogicCell40_SEQ_MODE_1000    126              3976   4191  RISE       2
I__105/I                   InMux                          0              3976   5902  RISE       1
I__105/O                   InMux                        259              4236   5902  RISE       1
delay_2_LC_1_2_2/in3       LogicCell40_SEQ_MODE_1000      0              4236   5902  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__439/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__439/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__440/I                                          GlobalMux                      0              1998  RISE       1
I__440/O                                          GlobalMux                    154              2153  RISE       1
I__451/I                                          ClkMux                         0              2153  RISE       1
I__451/O                                          ClkMux                       309              2461  RISE       1
delay_2_LC_1_2_2/clk                              LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_div_1_LC_1_8_4/lcout
Path End         : clk_div_3_LC_2_8_2/in3
Capture Clock    : clk_div_3_LC_2_8_2/clk
Setup Constraint : 7950p
Path slack       : 5902p

Capture Clock Arrival Time (top|CLK:R#2)    7950
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  2461
- Setup Time                                -274
----------------------------------------   ----- 
End-of-path required time (ps)             10138

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2461
+ Clock To Q                               540
+ Data Path Delay                         1235
---------------------------------------   ---- 
End-of-path arrival time (ps)             4236
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__439/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__439/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__440/I                                          GlobalMux                      0              1998  RISE       1
I__440/O                                          GlobalMux                    154              2153  RISE       1
I__441/I                                          ClkMux                         0              2153  RISE       1
I__441/O                                          ClkMux                       309              2461  RISE       1
clk_div_1_LC_1_8_4/clk                            LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
clk_div_1_LC_1_8_4/lcout             LogicCell40_SEQ_MODE_1000    540              3001   1463  RISE       3
I__400/I                             LocalMux                       0              3001   4822  RISE       1
I__400/O                             LocalMux                     330              3331   4822  RISE       1
I__403/I                             InMux                          0              3331   4822  RISE       1
I__403/O                             InMux                        259              3590   4822  RISE       1
clk_div_1_cry_1_c_LC_2_8_0/in1       LogicCell40_SEQ_MODE_0000      0              3590   4822  RISE       1
clk_div_1_cry_1_c_LC_2_8_0/carryout  LogicCell40_SEQ_MODE_0000    259              3850   4822  RISE       2
clk_div_2_LC_2_8_1/carryin           LogicCell40_SEQ_MODE_1000      0              3850   4822  RISE       1
clk_div_2_LC_2_8_1/carryout          LogicCell40_SEQ_MODE_1000    126              3976   4822  RISE       2
I__377/I                             InMux                          0              3976   5902  RISE       1
I__377/O                             InMux                        259              4236   5902  RISE       1
clk_div_3_LC_2_8_2/in3               LogicCell40_SEQ_MODE_1000      0              4236   5902  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__439/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__439/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__440/I                                          GlobalMux                      0              1998  RISE       1
I__440/O                                          GlobalMux                    154              2153  RISE       1
I__442/I                                          ClkMux                         0              2153  RISE       1
I__442/O                                          ClkMux                       309              2461  RISE       1
clk_div_3_LC_2_8_2/clk                            LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : delay_0_LC_1_2_0/lcout
Path End         : delay_1_LC_1_2_1/in3
Capture Clock    : delay_1_LC_1_2_1/clk
Setup Constraint : 7950p
Path slack       : 6029p

Capture Clock Arrival Time (top|CLK:R#2)    7950
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  2461
- Setup Time                                -274
----------------------------------------   ----- 
End-of-path required time (ps)             10138

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2461
+ Clock To Q                               540
+ Data Path Delay                         1108
---------------------------------------   ---- 
End-of-path arrival time (ps)             4109
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__439/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__439/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__440/I                                          GlobalMux                      0              1998  RISE       1
I__440/O                                          GlobalMux                    154              2153  RISE       1
I__451/I                                          ClkMux                         0              2153  RISE       1
I__451/O                                          ClkMux                       309              2461  RISE       1
delay_0_LC_1_2_0/clk                              LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                   model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------  -------------------------  -----  ----------------  -----  ----  ------
delay_0_LC_1_2_0/lcout     LogicCell40_SEQ_MODE_1000    540              3001   4191  RISE       2
I__167/I                   LocalMux                       0              3001   4191  RISE       1
I__167/O                   LocalMux                     330              3331   4191  RISE       1
I__169/I                   InMux                          0              3331   4191  RISE       1
I__169/O                   InMux                        259              3590   4191  RISE       1
delay_0_LC_1_2_0/in1       LogicCell40_SEQ_MODE_1000      0              3590   4191  RISE       1
delay_0_LC_1_2_0/carryout  LogicCell40_SEQ_MODE_1000    259              3850   4191  RISE       2
I__106/I                   InMux                          0              3850   6028  RISE       1
I__106/O                   InMux                        259              4109   6028  RISE       1
delay_1_LC_1_2_1/in3       LogicCell40_SEQ_MODE_1000      0              4109   6028  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__439/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__439/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__440/I                                          GlobalMux                      0              1998  RISE       1
I__440/O                                          GlobalMux                    154              2153  RISE       1
I__451/I                                          ClkMux                         0              2153  RISE       1
I__451/O                                          ClkMux                       309              2461  RISE       1
delay_1_LC_1_2_1/clk                              LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_div_1_LC_1_8_4/lcout
Path End         : clk_div_2_LC_2_8_1/in3
Capture Clock    : clk_div_2_LC_2_8_1/clk
Setup Constraint : 7950p
Path slack       : 6029p

Capture Clock Arrival Time (top|CLK:R#2)    7950
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  2461
- Setup Time                                -274
----------------------------------------   ----- 
End-of-path required time (ps)             10138

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2461
+ Clock To Q                               540
+ Data Path Delay                         1108
---------------------------------------   ---- 
End-of-path arrival time (ps)             4109
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__439/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__439/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__440/I                                          GlobalMux                      0              1998  RISE       1
I__440/O                                          GlobalMux                    154              2153  RISE       1
I__441/I                                          ClkMux                         0              2153  RISE       1
I__441/O                                          ClkMux                       309              2461  RISE       1
clk_div_1_LC_1_8_4/clk                            LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
clk_div_1_LC_1_8_4/lcout             LogicCell40_SEQ_MODE_1000    540              3001   1463  RISE       3
I__400/I                             LocalMux                       0              3001   4822  RISE       1
I__400/O                             LocalMux                     330              3331   4822  RISE       1
I__403/I                             InMux                          0              3331   4822  RISE       1
I__403/O                             InMux                        259              3590   4822  RISE       1
clk_div_1_cry_1_c_LC_2_8_0/in1       LogicCell40_SEQ_MODE_0000      0              3590   4822  RISE       1
clk_div_1_cry_1_c_LC_2_8_0/carryout  LogicCell40_SEQ_MODE_0000    259              3850   4822  RISE       2
I__383/I                             InMux                          0              3850   6028  RISE       1
I__383/O                             InMux                        259              4109   6028  RISE       1
clk_div_2_LC_2_8_1/in3               LogicCell40_SEQ_MODE_1000      0              4109   6028  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__439/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__439/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__440/I                                          GlobalMux                      0              1998  RISE       1
I__440/O                                          GlobalMux                    154              2153  RISE       1
I__442/I                                          ClkMux                         0              2153  RISE       1
I__442/O                                          ClkMux                       309              2461  RISE       1
clk_div_2_LC_2_8_1/clk                            LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 55 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : cntr_6_LC_2_6_7/lcout
Path End         : cntr_6_LC_2_6_7/in0
Capture Clock    : cntr_6_LC_2_6_7/clk
Setup Constraint : 7950p
Path slack       : 6351p

Capture Clock Arrival Time (top|CLK:R#2)   7950
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 2461
- Setup Time                               -470
----------------------------------------   ---- 
End-of-path required time (ps)             9941

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2461
+ Clock To Q                               540
+ Data Path Delay                          589
---------------------------------------   ---- 
End-of-path arrival time (ps)             3590
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__439/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__439/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__440/I                                          GlobalMux                      0              1998  RISE       1
I__440/O                                          GlobalMux                    154              2153  RISE       1
I__447/I                                          ClkMux                         0              2153  RISE       1
I__447/O                                          ClkMux                       309              2461  RISE       1
cntr_6_LC_2_6_7/clk                               LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name               model name                 delay  cumulative delay  slack  edge  Fanout
---------------------  -------------------------  -----  ----------------  -----  ----  ------
cntr_6_LC_2_6_7/lcout  LogicCell40_SEQ_MODE_1000    540              3001   3882  RISE       3
I__234/I               LocalMux                       0              3001   3882  RISE       1
I__234/O               LocalMux                     330              3331   3882  RISE       1
I__237/I               InMux                          0              3331   6351  RISE       1
I__237/O               InMux                        259              3590   6351  RISE       1
cntr_6_LC_2_6_7/in0    LogicCell40_SEQ_MODE_1000      0              3590   6351  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__439/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__439/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__440/I                                          GlobalMux                      0              1998  RISE       1
I__440/O                                          GlobalMux                    154              2153  RISE       1
I__447/I                                          ClkMux                         0              2153  RISE       1
I__447/O                                          ClkMux                       309              2461  RISE       1
cntr_6_LC_2_6_7/clk                               LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 56 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : how_2_LC_2_4_4/lcout
Path End         : PWM_NUM_4_LC_2_5_4/in0
Capture Clock    : PWM_NUM_4_LC_2_5_4/clk
Setup Constraint : 7950p
Path slack       : 6351p

Capture Clock Arrival Time (top|CLK:R#2)   7950
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 2461
- Setup Time                               -470
----------------------------------------   ---- 
End-of-path required time (ps)             9941

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2461
+ Clock To Q                               540
+ Data Path Delay                          589
---------------------------------------   ---- 
End-of-path arrival time (ps)             3590
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__439/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__439/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__440/I                                          GlobalMux                      0              1998  RISE       1
I__440/O                                          GlobalMux                    154              2153  RISE       1
I__450/I                                          ClkMux                         0              2153  RISE       1
I__450/O                                          ClkMux                       309              2461  RISE       1
how_2_LC_2_4_4/clk                                LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                model name                 delay  cumulative delay  slack  edge  Fanout
----------------------  -------------------------  -----  ----------------  -----  ----  ------
how_2_LC_2_4_4/lcout    LogicCell40_SEQ_MODE_1000    540              3001   6351  RISE       6
I__202/I                LocalMux                       0              3001   6351  RISE       1
I__202/O                LocalMux                     330              3331   6351  RISE       1
I__204/I                InMux                          0              3331   6351  RISE       1
I__204/O                InMux                        259              3590   6351  RISE       1
PWM_NUM_4_LC_2_5_4/in0  LogicCell40_SEQ_MODE_1000      0              3590   6351  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__439/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__439/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__440/I                                          GlobalMux                      0              1998  RISE       1
I__440/O                                          GlobalMux                    154              2153  RISE       1
I__448/I                                          ClkMux                         0              2153  RISE       1
I__448/O                                          ClkMux                       309              2461  RISE       1
PWM_NUM_4_LC_2_5_4/clk                            LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 57 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : how_0_LC_2_4_2/lcout
Path End         : PWM_NUM_1_LC_2_5_5/in0
Capture Clock    : PWM_NUM_1_LC_2_5_5/clk
Setup Constraint : 7950p
Path slack       : 6351p

Capture Clock Arrival Time (top|CLK:R#2)   7950
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 2461
- Setup Time                               -470
----------------------------------------   ---- 
End-of-path required time (ps)             9941

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2461
+ Clock To Q                               540
+ Data Path Delay                          589
---------------------------------------   ---- 
End-of-path arrival time (ps)             3590
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__439/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__439/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__440/I                                          GlobalMux                      0              1998  RISE       1
I__440/O                                          GlobalMux                    154              2153  RISE       1
I__450/I                                          ClkMux                         0              2153  RISE       1
I__450/O                                          ClkMux                       309              2461  RISE       1
how_0_LC_2_4_2/clk                                LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                model name                 delay  cumulative delay  slack  edge  Fanout
----------------------  -------------------------  -----  ----------------  -----  ----  ------
how_0_LC_2_4_2/lcout    LogicCell40_SEQ_MODE_1000    540              3001   6351  RISE       5
I__210/I                LocalMux                       0              3001   6351  RISE       1
I__210/O                LocalMux                     330              3331   6351  RISE       1
I__212/I                InMux                          0              3331   6351  RISE       1
I__212/O                InMux                        259              3590   6351  RISE       1
PWM_NUM_1_LC_2_5_5/in0  LogicCell40_SEQ_MODE_1000      0              3590   6351  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__439/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__439/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__440/I                                          GlobalMux                      0              1998  RISE       1
I__440/O                                          GlobalMux                    154              2153  RISE       1
I__448/I                                          ClkMux                         0              2153  RISE       1
I__448/O                                          ClkMux                       309              2461  RISE       1
PWM_NUM_1_LC_2_5_5/clk                            LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 58 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : how_0_LC_2_4_2/lcout
Path End         : PWM_NUM_2_LC_2_5_7/in0
Capture Clock    : PWM_NUM_2_LC_2_5_7/clk
Setup Constraint : 7950p
Path slack       : 6351p

Capture Clock Arrival Time (top|CLK:R#2)   7950
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 2461
- Setup Time                               -470
----------------------------------------   ---- 
End-of-path required time (ps)             9941

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2461
+ Clock To Q                               540
+ Data Path Delay                          589
---------------------------------------   ---- 
End-of-path arrival time (ps)             3590
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__439/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__439/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__440/I                                          GlobalMux                      0              1998  RISE       1
I__440/O                                          GlobalMux                    154              2153  RISE       1
I__450/I                                          ClkMux                         0              2153  RISE       1
I__450/O                                          ClkMux                       309              2461  RISE       1
how_0_LC_2_4_2/clk                                LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                model name                 delay  cumulative delay  slack  edge  Fanout
----------------------  -------------------------  -----  ----------------  -----  ----  ------
how_0_LC_2_4_2/lcout    LogicCell40_SEQ_MODE_1000    540              3001   6351  RISE       5
I__210/I                LocalMux                       0              3001   6351  RISE       1
I__210/O                LocalMux                     330              3331   6351  RISE       1
I__213/I                InMux                          0              3331   6351  RISE       1
I__213/O                InMux                        259              3590   6351  RISE       1
PWM_NUM_2_LC_2_5_7/in0  LogicCell40_SEQ_MODE_1000      0              3590   6351  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__439/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__439/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__440/I                                          GlobalMux                      0              1998  RISE       1
I__440/O                                          GlobalMux                    154              2153  RISE       1
I__448/I                                          ClkMux                         0              2153  RISE       1
I__448/O                                          ClkMux                       309              2461  RISE       1
PWM_NUM_2_LC_2_5_7/clk                            LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 59 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : how_0_LC_2_4_2/lcout
Path End         : PWM_NUM_3_LC_2_5_1/in0
Capture Clock    : PWM_NUM_3_LC_2_5_1/clk
Setup Constraint : 7950p
Path slack       : 6351p

Capture Clock Arrival Time (top|CLK:R#2)   7950
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 2461
- Setup Time                               -470
----------------------------------------   ---- 
End-of-path required time (ps)             9941

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2461
+ Clock To Q                               540
+ Data Path Delay                          589
---------------------------------------   ---- 
End-of-path arrival time (ps)             3590
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__439/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__439/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__440/I                                          GlobalMux                      0              1998  RISE       1
I__440/O                                          GlobalMux                    154              2153  RISE       1
I__450/I                                          ClkMux                         0              2153  RISE       1
I__450/O                                          ClkMux                       309              2461  RISE       1
how_0_LC_2_4_2/clk                                LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                model name                 delay  cumulative delay  slack  edge  Fanout
----------------------  -------------------------  -----  ----------------  -----  ----  ------
how_0_LC_2_4_2/lcout    LogicCell40_SEQ_MODE_1000    540              3001   6351  RISE       5
I__210/I                LocalMux                       0              3001   6351  RISE       1
I__210/O                LocalMux                     330              3331   6351  RISE       1
I__214/I                InMux                          0              3331   6351  RISE       1
I__214/O                InMux                        259              3590   6351  RISE       1
PWM_NUM_3_LC_2_5_1/in0  LogicCell40_SEQ_MODE_1000      0              3590   6351  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__439/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__439/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__440/I                                          GlobalMux                      0              1998  RISE       1
I__440/O                                          GlobalMux                    154              2153  RISE       1
I__448/I                                          ClkMux                         0              2153  RISE       1
I__448/O                                          ClkMux                       309              2461  RISE       1
PWM_NUM_3_LC_2_5_1/clk                            LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 60 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : how_0_LC_2_4_2/lcout
Path End         : PWM_NUM_5_LC_2_5_3/in0
Capture Clock    : PWM_NUM_5_LC_2_5_3/clk
Setup Constraint : 7950p
Path slack       : 6351p

Capture Clock Arrival Time (top|CLK:R#2)   7950
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 2461
- Setup Time                               -470
----------------------------------------   ---- 
End-of-path required time (ps)             9941

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2461
+ Clock To Q                               540
+ Data Path Delay                          589
---------------------------------------   ---- 
End-of-path arrival time (ps)             3590
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__439/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__439/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__440/I                                          GlobalMux                      0              1998  RISE       1
I__440/O                                          GlobalMux                    154              2153  RISE       1
I__450/I                                          ClkMux                         0              2153  RISE       1
I__450/O                                          ClkMux                       309              2461  RISE       1
how_0_LC_2_4_2/clk                                LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                model name                 delay  cumulative delay  slack  edge  Fanout
----------------------  -------------------------  -----  ----------------  -----  ----  ------
how_0_LC_2_4_2/lcout    LogicCell40_SEQ_MODE_1000    540              3001   6351  RISE       5
I__210/I                LocalMux                       0              3001   6351  RISE       1
I__210/O                LocalMux                     330              3331   6351  RISE       1
I__215/I                InMux                          0              3331   6351  RISE       1
I__215/O                InMux                        259              3590   6351  RISE       1
PWM_NUM_5_LC_2_5_3/in0  LogicCell40_SEQ_MODE_1000      0              3590   6351  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__439/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__439/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__440/I                                          GlobalMux                      0              1998  RISE       1
I__440/O                                          GlobalMux                    154              2153  RISE       1
I__448/I                                          ClkMux                         0              2153  RISE       1
I__448/O                                          ClkMux                       309              2461  RISE       1
PWM_NUM_5_LC_2_5_3/clk                            LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 61 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : cntr_0_LC_1_6_5/lcout
Path End         : cntr_1_LC_1_6_4/in0
Capture Clock    : cntr_1_LC_1_6_4/clk
Setup Constraint : 7950p
Path slack       : 6351p

Capture Clock Arrival Time (top|CLK:R#2)   7950
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 2461
- Setup Time                               -470
----------------------------------------   ---- 
End-of-path required time (ps)             9941

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2461
+ Clock To Q                               540
+ Data Path Delay                          589
---------------------------------------   ---- 
End-of-path arrival time (ps)             3590
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__439/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__439/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__440/I                                          GlobalMux                      0              1998  RISE       1
I__440/O                                          GlobalMux                    154              2153  RISE       1
I__443/I                                          ClkMux                         0              2153  RISE       1
I__443/O                                          ClkMux                       309              2461  RISE       1
cntr_0_LC_1_6_5/clk                               LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name               model name                 delay  cumulative delay  slack  edge  Fanout
---------------------  -------------------------  -----  ----------------  -----  ----  ------
cntr_0_LC_1_6_5/lcout  LogicCell40_SEQ_MODE_1000    540              3001   4577  RISE       7
I__264/I               LocalMux                       0              3001   6351  RISE       1
I__264/O               LocalMux                     330              3331   6351  RISE       1
I__270/I               InMux                          0              3331   6351  RISE       1
I__270/O               InMux                        259              3590   6351  RISE       1
cntr_1_LC_1_6_4/in0    LogicCell40_SEQ_MODE_1000      0              3590   6351  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__439/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__439/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__440/I                                          GlobalMux                      0              1998  RISE       1
I__440/O                                          GlobalMux                    154              2153  RISE       1
I__443/I                                          ClkMux                         0              2153  RISE       1
I__443/O                                          ClkMux                       309              2461  RISE       1
cntr_1_LC_1_6_4/clk                               LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 62 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : cntr_0_LC_1_6_5/lcout
Path End         : cntr_0_LC_1_6_5/in0
Capture Clock    : cntr_0_LC_1_6_5/clk
Setup Constraint : 7950p
Path slack       : 6351p

Capture Clock Arrival Time (top|CLK:R#2)   7950
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 2461
- Setup Time                               -470
----------------------------------------   ---- 
End-of-path required time (ps)             9941

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2461
+ Clock To Q                               540
+ Data Path Delay                          589
---------------------------------------   ---- 
End-of-path arrival time (ps)             3590
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__439/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__439/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__440/I                                          GlobalMux                      0              1998  RISE       1
I__440/O                                          GlobalMux                    154              2153  RISE       1
I__443/I                                          ClkMux                         0              2153  RISE       1
I__443/O                                          ClkMux                       309              2461  RISE       1
cntr_0_LC_1_6_5/clk                               LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name               model name                 delay  cumulative delay  slack  edge  Fanout
---------------------  -------------------------  -----  ----------------  -----  ----  ------
cntr_0_LC_1_6_5/lcout  LogicCell40_SEQ_MODE_1000    540              3001   4577  RISE       7
I__266/I               LocalMux                       0              3001   6351  RISE       1
I__266/O               LocalMux                     330              3331   6351  RISE       1
I__273/I               InMux                          0              3331   6351  RISE       1
I__273/O               InMux                        259              3590   6351  RISE       1
cntr_0_LC_1_6_5/in0    LogicCell40_SEQ_MODE_1000      0              3590   6351  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__439/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__439/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__440/I                                          GlobalMux                      0              1998  RISE       1
I__440/O                                          GlobalMux                    154              2153  RISE       1
I__443/I                                          ClkMux                         0              2153  RISE       1
I__443/O                                          ClkMux                       309              2461  RISE       1
cntr_0_LC_1_6_5/clk                               LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 63 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : cntr_2_LC_1_6_0/lcout
Path End         : cntr_2_LC_1_6_0/in0
Capture Clock    : cntr_2_LC_1_6_0/clk
Setup Constraint : 7950p
Path slack       : 6351p

Capture Clock Arrival Time (top|CLK:R#2)   7950
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 2461
- Setup Time                               -470
----------------------------------------   ---- 
End-of-path required time (ps)             9941

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2461
+ Clock To Q                               540
+ Data Path Delay                          589
---------------------------------------   ---- 
End-of-path arrival time (ps)             3590
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__439/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__439/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__440/I                                          GlobalMux                      0              1998  RISE       1
I__440/O                                          GlobalMux                    154              2153  RISE       1
I__443/I                                          ClkMux                         0              2153  RISE       1
I__443/O                                          ClkMux                       309              2461  RISE       1
cntr_2_LC_1_6_0/clk                               LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name               model name                 delay  cumulative delay  slack  edge  Fanout
---------------------  -------------------------  -----  ----------------  -----  ----  ------
cntr_2_LC_1_6_0/lcout  LogicCell40_SEQ_MODE_1000    540              3001   3609  RISE       4
I__294/I               LocalMux                       0              3001   6351  RISE       1
I__294/O               LocalMux                     330              3331   6351  RISE       1
I__298/I               InMux                          0              3331   6351  RISE       1
I__298/O               InMux                        259              3590   6351  RISE       1
cntr_2_LC_1_6_0/in0    LogicCell40_SEQ_MODE_1000      0              3590   6351  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__439/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__439/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__440/I                                          GlobalMux                      0              1998  RISE       1
I__440/O                                          GlobalMux                    154              2153  RISE       1
I__443/I                                          ClkMux                         0              2153  RISE       1
I__443/O                                          ClkMux                       309              2461  RISE       1
cntr_2_LC_1_6_0/clk                               LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 64 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : cntr_esr_3_LC_1_5_0/lcout
Path End         : cntr_esr_3_LC_1_5_0/in0
Capture Clock    : cntr_esr_3_LC_1_5_0/clk
Setup Constraint : 7950p
Path slack       : 6351p

Capture Clock Arrival Time (top|CLK:R#2)   7950
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 2461
- Setup Time                               -470
----------------------------------------   ---- 
End-of-path required time (ps)             9941

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2461
+ Clock To Q                               540
+ Data Path Delay                          589
---------------------------------------   ---- 
End-of-path arrival time (ps)             3590
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__439/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__439/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__440/I                                          GlobalMux                      0              1998  RISE       1
I__440/O                                          GlobalMux                    154              2153  RISE       1
I__446/I                                          ClkMux                         0              2153  RISE       1
I__446/O                                          ClkMux                       309              2461  RISE       1
cntr_esr_3_LC_1_5_0/clk                           LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                   model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------  -------------------------  -----  ----------------  -----  ----  ------
cntr_esr_3_LC_1_5_0/lcout  LogicCell40_SEQ_MODE_1000    540              3001   3861  RISE       4
I__302/I                   LocalMux                       0              3001   6351  RISE       1
I__302/O                   LocalMux                     330              3331   6351  RISE       1
I__306/I                   InMux                          0              3331   6351  RISE       1
I__306/O                   InMux                        259              3590   6351  RISE       1
cntr_esr_3_LC_1_5_0/in0    LogicCell40_SEQ_MODE_1000      0              3590   6351  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__439/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__439/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__440/I                                          GlobalMux                      0              1998  RISE       1
I__440/O                                          GlobalMux                    154              2153  RISE       1
I__446/I                                          ClkMux                         0              2153  RISE       1
I__446/O                                          ClkMux                       309              2461  RISE       1
cntr_esr_3_LC_1_5_0/clk                           LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 65 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : how_2_LC_2_4_4/lcout
Path End         : PWM_NUM_1_LC_2_5_5/in1
Capture Clock    : PWM_NUM_1_LC_2_5_5/clk
Setup Constraint : 7950p
Path slack       : 6422p

Capture Clock Arrival Time (top|CLK:R#2)    7950
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  2461
- Setup Time                                -400
----------------------------------------   ----- 
End-of-path required time (ps)             10012

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2461
+ Clock To Q                               540
+ Data Path Delay                          589
---------------------------------------   ---- 
End-of-path arrival time (ps)             3590
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__439/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__439/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__440/I                                          GlobalMux                      0              1998  RISE       1
I__440/O                                          GlobalMux                    154              2153  RISE       1
I__450/I                                          ClkMux                         0              2153  RISE       1
I__450/O                                          ClkMux                       309              2461  RISE       1
how_2_LC_2_4_4/clk                                LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                model name                 delay  cumulative delay  slack  edge  Fanout
----------------------  -------------------------  -----  ----------------  -----  ----  ------
how_2_LC_2_4_4/lcout    LogicCell40_SEQ_MODE_1000    540              3001   6351  RISE       6
I__202/I                LocalMux                       0              3001   6351  RISE       1
I__202/O                LocalMux                     330              3331   6351  RISE       1
I__205/I                InMux                          0              3331   6421  RISE       1
I__205/O                InMux                        259              3590   6421  RISE       1
PWM_NUM_1_LC_2_5_5/in1  LogicCell40_SEQ_MODE_1000      0              3590   6421  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__439/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__439/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__440/I                                          GlobalMux                      0              1998  RISE       1
I__440/O                                          GlobalMux                    154              2153  RISE       1
I__448/I                                          ClkMux                         0              2153  RISE       1
I__448/O                                          ClkMux                       309              2461  RISE       1
PWM_NUM_1_LC_2_5_5/clk                            LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 66 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : how_2_LC_2_4_4/lcout
Path End         : PWM_NUM_2_LC_2_5_7/in1
Capture Clock    : PWM_NUM_2_LC_2_5_7/clk
Setup Constraint : 7950p
Path slack       : 6422p

Capture Clock Arrival Time (top|CLK:R#2)    7950
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  2461
- Setup Time                                -400
----------------------------------------   ----- 
End-of-path required time (ps)             10012

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2461
+ Clock To Q                               540
+ Data Path Delay                          589
---------------------------------------   ---- 
End-of-path arrival time (ps)             3590
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__439/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__439/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__440/I                                          GlobalMux                      0              1998  RISE       1
I__440/O                                          GlobalMux                    154              2153  RISE       1
I__450/I                                          ClkMux                         0              2153  RISE       1
I__450/O                                          ClkMux                       309              2461  RISE       1
how_2_LC_2_4_4/clk                                LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                model name                 delay  cumulative delay  slack  edge  Fanout
----------------------  -------------------------  -----  ----------------  -----  ----  ------
how_2_LC_2_4_4/lcout    LogicCell40_SEQ_MODE_1000    540              3001   6351  RISE       6
I__202/I                LocalMux                       0              3001   6351  RISE       1
I__202/O                LocalMux                     330              3331   6351  RISE       1
I__206/I                InMux                          0              3331   6421  RISE       1
I__206/O                InMux                        259              3590   6421  RISE       1
PWM_NUM_2_LC_2_5_7/in1  LogicCell40_SEQ_MODE_1000      0              3590   6421  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__439/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__439/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__440/I                                          GlobalMux                      0              1998  RISE       1
I__440/O                                          GlobalMux                    154              2153  RISE       1
I__448/I                                          ClkMux                         0              2153  RISE       1
I__448/O                                          ClkMux                       309              2461  RISE       1
PWM_NUM_2_LC_2_5_7/clk                            LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 67 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : how_2_LC_2_4_4/lcout
Path End         : PWM_NUM_3_LC_2_5_1/in1
Capture Clock    : PWM_NUM_3_LC_2_5_1/clk
Setup Constraint : 7950p
Path slack       : 6422p

Capture Clock Arrival Time (top|CLK:R#2)    7950
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  2461
- Setup Time                                -400
----------------------------------------   ----- 
End-of-path required time (ps)             10012

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2461
+ Clock To Q                               540
+ Data Path Delay                          589
---------------------------------------   ---- 
End-of-path arrival time (ps)             3590
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__439/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__439/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__440/I                                          GlobalMux                      0              1998  RISE       1
I__440/O                                          GlobalMux                    154              2153  RISE       1
I__450/I                                          ClkMux                         0              2153  RISE       1
I__450/O                                          ClkMux                       309              2461  RISE       1
how_2_LC_2_4_4/clk                                LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                model name                 delay  cumulative delay  slack  edge  Fanout
----------------------  -------------------------  -----  ----------------  -----  ----  ------
how_2_LC_2_4_4/lcout    LogicCell40_SEQ_MODE_1000    540              3001   6351  RISE       6
I__202/I                LocalMux                       0              3001   6351  RISE       1
I__202/O                LocalMux                     330              3331   6351  RISE       1
I__207/I                InMux                          0              3331   6421  RISE       1
I__207/O                InMux                        259              3590   6421  RISE       1
PWM_NUM_3_LC_2_5_1/in1  LogicCell40_SEQ_MODE_1000      0              3590   6421  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__439/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__439/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__440/I                                          GlobalMux                      0              1998  RISE       1
I__440/O                                          GlobalMux                    154              2153  RISE       1
I__448/I                                          ClkMux                         0              2153  RISE       1
I__448/O                                          ClkMux                       309              2461  RISE       1
PWM_NUM_3_LC_2_5_1/clk                            LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 68 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : how_2_LC_2_4_4/lcout
Path End         : PWM_NUM_5_LC_2_5_3/in1
Capture Clock    : PWM_NUM_5_LC_2_5_3/clk
Setup Constraint : 7950p
Path slack       : 6422p

Capture Clock Arrival Time (top|CLK:R#2)    7950
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  2461
- Setup Time                                -400
----------------------------------------   ----- 
End-of-path required time (ps)             10012

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2461
+ Clock To Q                               540
+ Data Path Delay                          589
---------------------------------------   ---- 
End-of-path arrival time (ps)             3590
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__439/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__439/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__440/I                                          GlobalMux                      0              1998  RISE       1
I__440/O                                          GlobalMux                    154              2153  RISE       1
I__450/I                                          ClkMux                         0              2153  RISE       1
I__450/O                                          ClkMux                       309              2461  RISE       1
how_2_LC_2_4_4/clk                                LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                model name                 delay  cumulative delay  slack  edge  Fanout
----------------------  -------------------------  -----  ----------------  -----  ----  ------
how_2_LC_2_4_4/lcout    LogicCell40_SEQ_MODE_1000    540              3001   6351  RISE       6
I__202/I                LocalMux                       0              3001   6351  RISE       1
I__202/O                LocalMux                     330              3331   6351  RISE       1
I__208/I                InMux                          0              3331   6421  RISE       1
I__208/O                InMux                        259              3590   6421  RISE       1
PWM_NUM_5_LC_2_5_3/in1  LogicCell40_SEQ_MODE_1000      0              3590   6421  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__439/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__439/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__440/I                                          GlobalMux                      0              1998  RISE       1
I__440/O                                          GlobalMux                    154              2153  RISE       1
I__448/I                                          ClkMux                         0              2153  RISE       1
I__448/O                                          ClkMux                       309              2461  RISE       1
PWM_NUM_5_LC_2_5_3/clk                            LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 69 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_div_10_LC_2_9_1/lcout
Path End         : clk_div_10_LC_2_9_1/in1
Capture Clock    : clk_div_10_LC_2_9_1/clk
Setup Constraint : 7950p
Path slack       : 6422p

Capture Clock Arrival Time (top|CLK:R#2)    7950
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  2461
- Setup Time                                -400
----------------------------------------   ----- 
End-of-path required time (ps)             10012

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2461
+ Clock To Q                               540
+ Data Path Delay                          589
---------------------------------------   ---- 
End-of-path arrival time (ps)             3590
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__439/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__439/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__440/I                                          GlobalMux                      0              1998  RISE       1
I__440/O                                          GlobalMux                    154              2153  RISE       1
I__445/I                                          ClkMux                         0              2153  RISE       1
I__445/O                                          ClkMux                       309              2461  RISE       1
clk_div_10_LC_2_9_1/clk                           LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                   model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------  -------------------------  -----  ----------------  -----  ----  ------
clk_div_10_LC_2_9_1/lcout  LogicCell40_SEQ_MODE_1000    540              3001   2795  RISE       2
I__453/I                   LocalMux                       0              3001   6421  RISE       1
I__453/O                   LocalMux                     330              3331   6421  RISE       1
I__455/I                   InMux                          0              3331   6421  RISE       1
I__455/O                   InMux                        259              3590   6421  RISE       1
clk_div_10_LC_2_9_1/in1    LogicCell40_SEQ_MODE_1000      0              3590   6421  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__439/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__439/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__440/I                                          GlobalMux                      0              1998  RISE       1
I__440/O                                          GlobalMux                    154              2153  RISE       1
I__445/I                                          ClkMux                         0              2153  RISE       1
I__445/O                                          ClkMux                       309              2461  RISE       1
clk_div_10_LC_2_9_1/clk                           LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 70 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_div_9_LC_2_9_0/lcout
Path End         : clk_div_9_LC_2_9_0/in1
Capture Clock    : clk_div_9_LC_2_9_0/clk
Setup Constraint : 7950p
Path slack       : 6422p

Capture Clock Arrival Time (top|CLK:R#2)    7950
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  2461
- Setup Time                                -400
----------------------------------------   ----- 
End-of-path required time (ps)             10012

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2461
+ Clock To Q                               540
+ Data Path Delay                          589
---------------------------------------   ---- 
End-of-path arrival time (ps)             3590
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__439/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__439/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__440/I                                          GlobalMux                      0              1998  RISE       1
I__440/O                                          GlobalMux                    154              2153  RISE       1
I__445/I                                          ClkMux                         0              2153  RISE       1
I__445/O                                          ClkMux                       309              2461  RISE       1
clk_div_9_LC_2_9_0/clk                            LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                  model name                 delay  cumulative delay  slack  edge  Fanout
------------------------  -------------------------  -----  ----------------  -----  ----  ------
clk_div_9_LC_2_9_0/lcout  LogicCell40_SEQ_MODE_1000    540              3001   2697  RISE       2
I__459/I                  LocalMux                       0              3001   6028  RISE       1
I__459/O                  LocalMux                     330              3331   6028  RISE       1
I__461/I                  InMux                          0              3331   6028  RISE       1
I__461/O                  InMux                        259              3590   6028  RISE       1
clk_div_9_LC_2_9_0/in1    LogicCell40_SEQ_MODE_1000      0              3590   6421  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__439/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__439/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__440/I                                          GlobalMux                      0              1998  RISE       1
I__440/O                                          GlobalMux                    154              2153  RISE       1
I__445/I                                          ClkMux                         0              2153  RISE       1
I__445/O                                          ClkMux                       309              2461  RISE       1
clk_div_9_LC_2_9_0/clk                            LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 71 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_div_8_LC_2_8_7/lcout
Path End         : clk_div_8_LC_2_8_7/in1
Capture Clock    : clk_div_8_LC_2_8_7/clk
Setup Constraint : 7950p
Path slack       : 6422p

Capture Clock Arrival Time (top|CLK:R#2)    7950
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  2461
- Setup Time                                -400
----------------------------------------   ----- 
End-of-path required time (ps)             10012

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2461
+ Clock To Q                               540
+ Data Path Delay                          589
---------------------------------------   ---- 
End-of-path arrival time (ps)             3590
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__439/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__439/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__440/I                                          GlobalMux                      0              1998  RISE       1
I__440/O                                          GlobalMux                    154              2153  RISE       1
I__442/I                                          ClkMux                         0              2153  RISE       1
I__442/O                                          ClkMux                       309              2461  RISE       1
clk_div_8_LC_2_8_7/clk                            LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                  model name                 delay  cumulative delay  slack  edge  Fanout
------------------------  -------------------------  -----  ----------------  -----  ----  ------
clk_div_8_LC_2_8_7/lcout  LogicCell40_SEQ_MODE_1000    540              3001   2374  RISE       2
I__465/I                  LocalMux                       0              3001   5706  RISE       1
I__465/O                  LocalMux                     330              3331   5706  RISE       1
I__467/I                  InMux                          0              3331   5706  RISE       1
I__467/O                  InMux                        259              3590   5706  RISE       1
clk_div_8_LC_2_8_7/in1    LogicCell40_SEQ_MODE_1000      0              3590   6421  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__439/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__439/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__440/I                                          GlobalMux                      0              1998  RISE       1
I__440/O                                          GlobalMux                    154              2153  RISE       1
I__442/I                                          ClkMux                         0              2153  RISE       1
I__442/O                                          ClkMux                       309              2461  RISE       1
clk_div_8_LC_2_8_7/clk                            LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 72 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_div_7_LC_2_8_6/lcout
Path End         : clk_div_7_LC_2_8_6/in1
Capture Clock    : clk_div_7_LC_2_8_6/clk
Setup Constraint : 7950p
Path slack       : 6422p

Capture Clock Arrival Time (top|CLK:R#2)    7950
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  2461
- Setup Time                                -400
----------------------------------------   ----- 
End-of-path required time (ps)             10012

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2461
+ Clock To Q                               540
+ Data Path Delay                          589
---------------------------------------   ---- 
End-of-path arrival time (ps)             3590
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__439/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__439/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__440/I                                          GlobalMux                      0              1998  RISE       1
I__440/O                                          GlobalMux                    154              2153  RISE       1
I__442/I                                          ClkMux                         0              2153  RISE       1
I__442/O                                          ClkMux                       309              2461  RISE       1
clk_div_7_LC_2_8_6/clk                            LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                  model name                 delay  cumulative delay  slack  edge  Fanout
------------------------  -------------------------  -----  ----------------  -----  ----  ------
clk_div_7_LC_2_8_6/lcout  LogicCell40_SEQ_MODE_1000    540              3001   2248  RISE       2
I__355/I                  LocalMux                       0              3001   5579  RISE       1
I__355/O                  LocalMux                     330              3331   5579  RISE       1
I__357/I                  InMux                          0              3331   5579  RISE       1
I__357/O                  InMux                        259              3590   5579  RISE       1
clk_div_7_LC_2_8_6/in1    LogicCell40_SEQ_MODE_1000      0              3590   6421  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__439/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__439/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__440/I                                          GlobalMux                      0              1998  RISE       1
I__440/O                                          GlobalMux                    154              2153  RISE       1
I__442/I                                          ClkMux                         0              2153  RISE       1
I__442/O                                          ClkMux                       309              2461  RISE       1
clk_div_7_LC_2_8_6/clk                            LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 73 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_div_6_LC_2_8_5/lcout
Path End         : clk_div_6_LC_2_8_5/in1
Capture Clock    : clk_div_6_LC_2_8_5/clk
Setup Constraint : 7950p
Path slack       : 6422p

Capture Clock Arrival Time (top|CLK:R#2)    7950
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  2461
- Setup Time                                -400
----------------------------------------   ----- 
End-of-path required time (ps)             10012

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2461
+ Clock To Q                               540
+ Data Path Delay                          589
---------------------------------------   ---- 
End-of-path arrival time (ps)             3590
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__439/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__439/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__440/I                                          GlobalMux                      0              1998  RISE       1
I__440/O                                          GlobalMux                    154              2153  RISE       1
I__442/I                                          ClkMux                         0              2153  RISE       1
I__442/O                                          ClkMux                       309              2461  RISE       1
clk_div_6_LC_2_8_5/clk                            LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                  model name                 delay  cumulative delay  slack  edge  Fanout
------------------------  -------------------------  -----  ----------------  -----  ----  ------
clk_div_6_LC_2_8_5/lcout  LogicCell40_SEQ_MODE_1000    540              3001   2122  RISE       2
I__361/I                  LocalMux                       0              3001   5453  RISE       1
I__361/O                  LocalMux                     330              3331   5453  RISE       1
I__363/I                  InMux                          0              3331   5453  RISE       1
I__363/O                  InMux                        259              3590   5453  RISE       1
clk_div_6_LC_2_8_5/in1    LogicCell40_SEQ_MODE_1000      0              3590   6421  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__439/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__439/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__440/I                                          GlobalMux                      0              1998  RISE       1
I__440/O                                          GlobalMux                    154              2153  RISE       1
I__442/I                                          ClkMux                         0              2153  RISE       1
I__442/O                                          ClkMux                       309              2461  RISE       1
clk_div_6_LC_2_8_5/clk                            LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 74 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_div_5_LC_2_8_4/lcout
Path End         : clk_div_5_LC_2_8_4/in1
Capture Clock    : clk_div_5_LC_2_8_4/clk
Setup Constraint : 7950p
Path slack       : 6422p

Capture Clock Arrival Time (top|CLK:R#2)    7950
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  2461
- Setup Time                                -400
----------------------------------------   ----- 
End-of-path required time (ps)             10012

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2461
+ Clock To Q                               540
+ Data Path Delay                          589
---------------------------------------   ---- 
End-of-path arrival time (ps)             3590
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__439/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__439/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__440/I                                          GlobalMux                      0              1998  RISE       1
I__440/O                                          GlobalMux                    154              2153  RISE       1
I__442/I                                          ClkMux                         0              2153  RISE       1
I__442/O                                          ClkMux                       309              2461  RISE       1
clk_div_5_LC_2_8_4/clk                            LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                  model name                 delay  cumulative delay  slack  edge  Fanout
------------------------  -------------------------  -----  ----------------  -----  ----  ------
clk_div_5_LC_2_8_4/lcout  LogicCell40_SEQ_MODE_1000    540              3001   1996  RISE       2
I__367/I                  LocalMux                       0              3001   5327  RISE       1
I__367/O                  LocalMux                     330              3331   5327  RISE       1
I__369/I                  InMux                          0              3331   5327  RISE       1
I__369/O                  InMux                        259              3590   5327  RISE       1
clk_div_5_LC_2_8_4/in1    LogicCell40_SEQ_MODE_1000      0              3590   6421  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__439/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__439/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__440/I                                          GlobalMux                      0              1998  RISE       1
I__440/O                                          GlobalMux                    154              2153  RISE       1
I__442/I                                          ClkMux                         0              2153  RISE       1
I__442/O                                          ClkMux                       309              2461  RISE       1
clk_div_5_LC_2_8_4/clk                            LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 75 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_div_4_LC_2_8_3/lcout
Path End         : clk_div_4_LC_2_8_3/in1
Capture Clock    : clk_div_4_LC_2_8_3/clk
Setup Constraint : 7950p
Path slack       : 6422p

Capture Clock Arrival Time (top|CLK:R#2)    7950
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  2461
- Setup Time                                -400
----------------------------------------   ----- 
End-of-path required time (ps)             10012

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2461
+ Clock To Q                               540
+ Data Path Delay                          589
---------------------------------------   ---- 
End-of-path arrival time (ps)             3590
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__439/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__439/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__440/I                                          GlobalMux                      0              1998  RISE       1
I__440/O                                          GlobalMux                    154              2153  RISE       1
I__442/I                                          ClkMux                         0              2153  RISE       1
I__442/O                                          ClkMux                       309              2461  RISE       1
clk_div_4_LC_2_8_3/clk                            LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                  model name                 delay  cumulative delay  slack  edge  Fanout
------------------------  -------------------------  -----  ----------------  -----  ----  ------
clk_div_4_LC_2_8_3/lcout  LogicCell40_SEQ_MODE_1000    540              3001   1869  RISE       2
I__373/I                  LocalMux                       0              3001   5201  RISE       1
I__373/O                  LocalMux                     330              3331   5201  RISE       1
I__375/I                  InMux                          0              3331   5201  RISE       1
I__375/O                  InMux                        259              3590   5201  RISE       1
clk_div_4_LC_2_8_3/in1    LogicCell40_SEQ_MODE_1000      0              3590   6421  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__439/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__439/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__440/I                                          GlobalMux                      0              1998  RISE       1
I__440/O                                          GlobalMux                    154              2153  RISE       1
I__442/I                                          ClkMux                         0              2153  RISE       1
I__442/O                                          ClkMux                       309              2461  RISE       1
clk_div_4_LC_2_8_3/clk                            LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 76 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_div_3_LC_2_8_2/lcout
Path End         : clk_div_3_LC_2_8_2/in1
Capture Clock    : clk_div_3_LC_2_8_2/clk
Setup Constraint : 7950p
Path slack       : 6422p

Capture Clock Arrival Time (top|CLK:R#2)    7950
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  2461
- Setup Time                                -400
----------------------------------------   ----- 
End-of-path required time (ps)             10012

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2461
+ Clock To Q                               540
+ Data Path Delay                          589
---------------------------------------   ---- 
End-of-path arrival time (ps)             3590
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__439/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__439/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__440/I                                          GlobalMux                      0              1998  RISE       1
I__440/O                                          GlobalMux                    154              2153  RISE       1
I__442/I                                          ClkMux                         0              2153  RISE       1
I__442/O                                          ClkMux                       309              2461  RISE       1
clk_div_3_LC_2_8_2/clk                            LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                  model name                 delay  cumulative delay  slack  edge  Fanout
------------------------  -------------------------  -----  ----------------  -----  ----  ------
clk_div_3_LC_2_8_2/lcout  LogicCell40_SEQ_MODE_1000    540              3001   1743  RISE       2
I__379/I                  LocalMux                       0              3001   5074  RISE       1
I__379/O                  LocalMux                     330              3331   5074  RISE       1
I__381/I                  InMux                          0              3331   5074  RISE       1
I__381/O                  InMux                        259              3590   5074  RISE       1
clk_div_3_LC_2_8_2/in1    LogicCell40_SEQ_MODE_1000      0              3590   6421  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__439/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__439/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__440/I                                          GlobalMux                      0              1998  RISE       1
I__440/O                                          GlobalMux                    154              2153  RISE       1
I__442/I                                          ClkMux                         0              2153  RISE       1
I__442/O                                          ClkMux                       309              2461  RISE       1
clk_div_3_LC_2_8_2/clk                            LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 77 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_div_2_LC_2_8_1/lcout
Path End         : clk_div_2_LC_2_8_1/in1
Capture Clock    : clk_div_2_LC_2_8_1/clk
Setup Constraint : 7950p
Path slack       : 6422p

Capture Clock Arrival Time (top|CLK:R#2)    7950
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  2461
- Setup Time                                -400
----------------------------------------   ----- 
End-of-path required time (ps)             10012

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2461
+ Clock To Q                               540
+ Data Path Delay                          589
---------------------------------------   ---- 
End-of-path arrival time (ps)             3590
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__439/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__439/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__440/I                                          GlobalMux                      0              1998  RISE       1
I__440/O                                          GlobalMux                    154              2153  RISE       1
I__442/I                                          ClkMux                         0              2153  RISE       1
I__442/O                                          ClkMux                       309              2461  RISE       1
clk_div_2_LC_2_8_1/clk                            LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                  model name                 delay  cumulative delay  slack  edge  Fanout
------------------------  -------------------------  -----  ----------------  -----  ----  ------
clk_div_2_LC_2_8_1/lcout  LogicCell40_SEQ_MODE_1000    540              3001   1617  RISE       2
I__385/I                  LocalMux                       0              3001   4948  RISE       1
I__385/O                  LocalMux                     330              3331   4948  RISE       1
I__387/I                  InMux                          0              3331   4948  RISE       1
I__387/O                  InMux                        259              3590   4948  RISE       1
clk_div_2_LC_2_8_1/in1    LogicCell40_SEQ_MODE_1000      0              3590   6421  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__439/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__439/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__440/I                                          GlobalMux                      0              1998  RISE       1
I__440/O                                          GlobalMux                    154              2153  RISE       1
I__442/I                                          ClkMux                         0              2153  RISE       1
I__442/O                                          ClkMux                       309              2461  RISE       1
clk_div_2_LC_2_8_1/clk                            LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 78 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_div_11_LC_2_7_7/lcout
Path End         : cntr_0_LC_1_6_5/in1
Capture Clock    : cntr_0_LC_1_6_5/clk
Setup Constraint : 7950p
Path slack       : 6422p

Capture Clock Arrival Time (top|CLK:R#2)    7950
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  2461
- Setup Time                                -400
----------------------------------------   ----- 
End-of-path required time (ps)             10012

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2461
+ Clock To Q                               540
+ Data Path Delay                          589
---------------------------------------   ---- 
End-of-path arrival time (ps)             3590
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__439/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__439/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__440/I                                          GlobalMux                      0              1998  RISE       1
I__440/O                                          GlobalMux                    154              2153  RISE       1
I__444/I                                          ClkMux                         0              2153  RISE       1
I__444/O                                          ClkMux                       309              2461  RISE       1
clk_div_11_LC_2_7_7/clk                           LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                   model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------  -------------------------  -----  ----------------  -----  ----  ------
clk_div_11_LC_2_7_7/lcout  LogicCell40_SEQ_MODE_1000    540              3001   3230  RISE       4
I__407/I                   LocalMux                       0              3001   6421  RISE       1
I__407/O                   LocalMux                     330              3331   6421  RISE       1
I__411/I                   InMux                          0              3331   6421  RISE       1
I__411/O                   InMux                        259              3590   6421  RISE       1
cntr_0_LC_1_6_5/in1        LogicCell40_SEQ_MODE_1000      0              3590   6421  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__439/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__439/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__440/I                                          GlobalMux                      0              1998  RISE       1
I__440/O                                          GlobalMux                    154              2153  RISE       1
I__443/I                                          ClkMux                         0              2153  RISE       1
I__443/O                                          ClkMux                       309              2461  RISE       1
cntr_0_LC_1_6_5/clk                               LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 79 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_div_0_LC_2_7_1/lcout
Path End         : clk_div_1_LC_1_8_4/in1
Capture Clock    : clk_div_1_LC_1_8_4/clk
Setup Constraint : 7950p
Path slack       : 6422p

Capture Clock Arrival Time (top|CLK:R#2)    7950
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  2461
- Setup Time                                -400
----------------------------------------   ----- 
End-of-path required time (ps)             10012

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2461
+ Clock To Q                               540
+ Data Path Delay                          589
---------------------------------------   ---- 
End-of-path arrival time (ps)             3590
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__439/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__439/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__440/I                                          GlobalMux                      0              1998  RISE       1
I__440/O                                          GlobalMux                    154              2153  RISE       1
I__444/I                                          ClkMux                         0              2153  RISE       1
I__444/O                                          ClkMux                       309              2461  RISE       1
clk_div_0_LC_2_7_1/clk                            LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                  model name                 delay  cumulative delay  slack  edge  Fanout
------------------------  -------------------------  -----  ----------------  -----  ----  ------
clk_div_0_LC_2_7_1/lcout  LogicCell40_SEQ_MODE_1000    540              3001   1491  RISE       4
I__392/I                  LocalMux                       0              3001   6421  RISE       1
I__392/O                  LocalMux                     330              3331   6421  RISE       1
I__396/I                  InMux                          0              3331   6421  RISE       1
I__396/O                  InMux                        259              3590   6421  RISE       1
clk_div_1_LC_1_8_4/in1    LogicCell40_SEQ_MODE_1000      0              3590   6421  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__439/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__439/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__440/I                                          GlobalMux                      0              1998  RISE       1
I__440/O                                          GlobalMux                    154              2153  RISE       1
I__441/I                                          ClkMux                         0              2153  RISE       1
I__441/O                                          ClkMux                       309              2461  RISE       1
clk_div_1_LC_1_8_4/clk                            LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 80 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : how_1_LC_2_4_1/lcout
Path End         : PWM_NUM_4_LC_2_5_4/in1
Capture Clock    : PWM_NUM_4_LC_2_5_4/clk
Setup Constraint : 7950p
Path slack       : 6422p

Capture Clock Arrival Time (top|CLK:R#2)    7950
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  2461
- Setup Time                                -400
----------------------------------------   ----- 
End-of-path required time (ps)             10012

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2461
+ Clock To Q                               540
+ Data Path Delay                          589
---------------------------------------   ---- 
End-of-path arrival time (ps)             3590
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__439/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__439/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__440/I                                          GlobalMux                      0              1998  RISE       1
I__440/O                                          GlobalMux                    154              2153  RISE       1
I__450/I                                          ClkMux                         0              2153  RISE       1
I__450/O                                          ClkMux                       309              2461  RISE       1
how_1_LC_2_4_1/clk                                LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                model name                 delay  cumulative delay  slack  edge  Fanout
----------------------  -------------------------  -----  ----------------  -----  ----  ------
how_1_LC_2_4_1/lcout    LogicCell40_SEQ_MODE_1000    540              3001   6421  RISE       5
I__194/I                LocalMux                       0              3001   6421  RISE       1
I__194/O                LocalMux                     330              3331   6421  RISE       1
I__196/I                InMux                          0              3331   6421  RISE       1
I__196/O                InMux                        259              3590   6421  RISE       1
PWM_NUM_4_LC_2_5_4/in1  LogicCell40_SEQ_MODE_1000      0              3590   6421  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__439/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__439/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__440/I                                          GlobalMux                      0              1998  RISE       1
I__440/O                                          GlobalMux                    154              2153  RISE       1
I__448/I                                          ClkMux                         0              2153  RISE       1
I__448/O                                          ClkMux                       309              2461  RISE       1
PWM_NUM_4_LC_2_5_4/clk                            LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 81 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : cntr_1_LC_1_6_4/lcout
Path End         : cntr_1_LC_1_6_4/in1
Capture Clock    : cntr_1_LC_1_6_4/clk
Setup Constraint : 7950p
Path slack       : 6422p

Capture Clock Arrival Time (top|CLK:R#2)    7950
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  2461
- Setup Time                                -400
----------------------------------------   ----- 
End-of-path required time (ps)             10012

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2461
+ Clock To Q                               540
+ Data Path Delay                          589
---------------------------------------   ---- 
End-of-path arrival time (ps)             3590
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__439/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__439/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__440/I                                          GlobalMux                      0              1998  RISE       1
I__440/O                                          GlobalMux                    154              2153  RISE       1
I__443/I                                          ClkMux                         0              2153  RISE       1
I__443/O                                          ClkMux                       309              2461  RISE       1
cntr_1_LC_1_6_4/clk                               LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name               model name                 delay  cumulative delay  slack  edge  Fanout
---------------------  -------------------------  -----  ----------------  -----  ----  ------
cntr_1_LC_1_6_4/lcout  LogicCell40_SEQ_MODE_1000    540              3001   3658  RISE       5
I__285/I               LocalMux                       0              3001   6421  RISE       1
I__285/O               LocalMux                     330              3331   6421  RISE       1
I__289/I               InMux                          0              3331   6421  RISE       1
I__289/O               InMux                        259              3590   6421  RISE       1
cntr_1_LC_1_6_4/in1    LogicCell40_SEQ_MODE_1000      0              3590   6421  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__439/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__439/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__440/I                                          GlobalMux                      0              1998  RISE       1
I__440/O                                          GlobalMux                    154              2153  RISE       1
I__443/I                                          ClkMux                         0              2153  RISE       1
I__443/O                                          ClkMux                       309              2461  RISE       1
cntr_1_LC_1_6_4/clk                               LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 82 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : cntr_1_LC_1_6_4/lcout
Path End         : cntr_2_LC_1_6_0/in1
Capture Clock    : cntr_2_LC_1_6_0/clk
Setup Constraint : 7950p
Path slack       : 6422p

Capture Clock Arrival Time (top|CLK:R#2)    7950
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  2461
- Setup Time                                -400
----------------------------------------   ----- 
End-of-path required time (ps)             10012

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2461
+ Clock To Q                               540
+ Data Path Delay                          589
---------------------------------------   ---- 
End-of-path arrival time (ps)             3590
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__439/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__439/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__440/I                                          GlobalMux                      0              1998  RISE       1
I__440/O                                          GlobalMux                    154              2153  RISE       1
I__443/I                                          ClkMux                         0              2153  RISE       1
I__443/O                                          ClkMux                       309              2461  RISE       1
cntr_1_LC_1_6_4/clk                               LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name               model name                 delay  cumulative delay  slack  edge  Fanout
---------------------  -------------------------  -----  ----------------  -----  ----  ------
cntr_1_LC_1_6_4/lcout  LogicCell40_SEQ_MODE_1000    540              3001   3658  RISE       5
I__285/I               LocalMux                       0              3001   6421  RISE       1
I__285/O               LocalMux                     330              3331   6421  RISE       1
I__290/I               InMux                          0              3331   6421  RISE       1
I__290/O               InMux                        259              3590   6421  RISE       1
cntr_2_LC_1_6_0/in1    LogicCell40_SEQ_MODE_1000      0              3590   6421  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__439/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__439/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__440/I                                          GlobalMux                      0              1998  RISE       1
I__440/O                                          GlobalMux                    154              2153  RISE       1
I__443/I                                          ClkMux                         0              2153  RISE       1
I__443/O                                          ClkMux                       309              2461  RISE       1
cntr_2_LC_1_6_0/clk                               LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 83 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : cntr_5_LC_1_6_3/lcout
Path End         : cntr_5_LC_1_6_3/in1
Capture Clock    : cntr_5_LC_1_6_3/clk
Setup Constraint : 7950p
Path slack       : 6422p

Capture Clock Arrival Time (top|CLK:R#2)    7950
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  2461
- Setup Time                                -400
----------------------------------------   ----- 
End-of-path required time (ps)             10012

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2461
+ Clock To Q                               540
+ Data Path Delay                          589
---------------------------------------   ---- 
End-of-path arrival time (ps)             3590
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__439/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__439/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__440/I                                          GlobalMux                      0              1998  RISE       1
I__440/O                                          GlobalMux                    154              2153  RISE       1
I__443/I                                          ClkMux                         0              2153  RISE       1
I__443/O                                          ClkMux                       309              2461  RISE       1
cntr_5_LC_1_6_3/clk                               LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name               model name                 delay  cumulative delay  slack  edge  Fanout
---------------------  -------------------------  -----  ----------------  -----  ----  ------
cntr_5_LC_1_6_3/lcout  LogicCell40_SEQ_MODE_1000    540              3001   3931  RISE       4
I__248/I               LocalMux                       0              3001   6421  RISE       1
I__248/O               LocalMux                     330              3331   6421  RISE       1
I__252/I               InMux                          0              3331   6421  RISE       1
I__252/O               InMux                        259              3590   6421  RISE       1
cntr_5_LC_1_6_3/in1    LogicCell40_SEQ_MODE_1000      0              3590   6421  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__439/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__439/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__440/I                                          GlobalMux                      0              1998  RISE       1
I__440/O                                          GlobalMux                    154              2153  RISE       1
I__443/I                                          ClkMux                         0              2153  RISE       1
I__443/O                                          ClkMux                       309              2461  RISE       1
cntr_5_LC_1_6_3/clk                               LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 84 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : delay_14_LC_1_3_6/lcout
Path End         : delay_14_LC_1_3_6/in1
Capture Clock    : delay_14_LC_1_3_6/clk
Setup Constraint : 7950p
Path slack       : 6422p

Capture Clock Arrival Time (top|CLK:R#2)    7950
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  2461
- Setup Time                                -400
----------------------------------------   ----- 
End-of-path required time (ps)             10012

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2461
+ Clock To Q                               540
+ Data Path Delay                          589
---------------------------------------   ---- 
End-of-path arrival time (ps)             3590
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__439/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__439/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__440/I                                          GlobalMux                      0              1998  RISE       1
I__440/O                                          GlobalMux                    154              2153  RISE       1
I__449/I                                          ClkMux                         0              2153  RISE       1
I__449/O                                          ClkMux                       309              2461  RISE       1
delay_14_LC_1_3_6/clk                             LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                 model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------  -------------------------  -----  ----------------  -----  ----  ------
delay_14_LC_1_3_6/lcout  LogicCell40_SEQ_MODE_1000    540              3001   6421  RISE       2
I__118/I                 LocalMux                       0              3001   6421  RISE       1
I__118/O                 LocalMux                     330              3331   6421  RISE       1
I__119/I                 InMux                          0              3331   6421  RISE       1
I__119/O                 InMux                        259              3590   6421  RISE       1
delay_14_LC_1_3_6/in1    LogicCell40_SEQ_MODE_1000      0              3590   6421  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__439/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__439/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__440/I                                          GlobalMux                      0              1998  RISE       1
I__440/O                                          GlobalMux                    154              2153  RISE       1
I__449/I                                          ClkMux                         0              2153  RISE       1
I__449/O                                          ClkMux                       309              2461  RISE       1
delay_14_LC_1_3_6/clk                             LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 85 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : delay_13_LC_1_3_5/lcout
Path End         : delay_13_LC_1_3_5/in1
Capture Clock    : delay_13_LC_1_3_5/clk
Setup Constraint : 7950p
Path slack       : 6422p

Capture Clock Arrival Time (top|CLK:R#2)    7950
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  2461
- Setup Time                                -400
----------------------------------------   ----- 
End-of-path required time (ps)             10012

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2461
+ Clock To Q                               540
+ Data Path Delay                          589
---------------------------------------   ---- 
End-of-path arrival time (ps)             3590
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__439/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__439/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__440/I                                          GlobalMux                      0              1998  RISE       1
I__440/O                                          GlobalMux                    154              2153  RISE       1
I__449/I                                          ClkMux                         0              2153  RISE       1
I__449/O                                          ClkMux                       309              2461  RISE       1
delay_13_LC_1_3_5/clk                             LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                 model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------  -------------------------  -----  ----------------  -----  ----  ------
delay_13_LC_1_3_5/lcout  LogicCell40_SEQ_MODE_1000    540              3001   6028  RISE       2
I__115/I                 LocalMux                       0              3001   6028  RISE       1
I__115/O                 LocalMux                     330              3331   6028  RISE       1
I__116/I                 InMux                          0              3331   6028  RISE       1
I__116/O                 InMux                        259              3590   6028  RISE       1
delay_13_LC_1_3_5/in1    LogicCell40_SEQ_MODE_1000      0              3590   6421  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__439/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__439/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__440/I                                          GlobalMux                      0              1998  RISE       1
I__440/O                                          GlobalMux                    154              2153  RISE       1
I__449/I                                          ClkMux                         0              2153  RISE       1
I__449/O                                          ClkMux                       309              2461  RISE       1
delay_13_LC_1_3_5/clk                             LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 86 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : delay_12_LC_1_3_4/lcout
Path End         : delay_12_LC_1_3_4/in1
Capture Clock    : delay_12_LC_1_3_4/clk
Setup Constraint : 7950p
Path slack       : 6422p

Capture Clock Arrival Time (top|CLK:R#2)    7950
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  2461
- Setup Time                                -400
----------------------------------------   ----- 
End-of-path required time (ps)             10012

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2461
+ Clock To Q                               540
+ Data Path Delay                          589
---------------------------------------   ---- 
End-of-path arrival time (ps)             3590
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__439/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__439/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__440/I                                          GlobalMux                      0              1998  RISE       1
I__440/O                                          GlobalMux                    154              2153  RISE       1
I__449/I                                          ClkMux                         0              2153  RISE       1
I__449/O                                          ClkMux                       309              2461  RISE       1
delay_12_LC_1_3_4/clk                             LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                 model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------  -------------------------  -----  ----------------  -----  ----  ------
delay_12_LC_1_3_4/lcout  LogicCell40_SEQ_MODE_1000    540              3001   5902  RISE       2
I__111/I                 LocalMux                       0              3001   5902  RISE       1
I__111/O                 LocalMux                     330              3331   5902  RISE       1
I__112/I                 InMux                          0              3331   5902  RISE       1
I__112/O                 InMux                        259              3590   5902  RISE       1
delay_12_LC_1_3_4/in1    LogicCell40_SEQ_MODE_1000      0              3590   6421  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__439/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__439/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__440/I                                          GlobalMux                      0              1998  RISE       1
I__440/O                                          GlobalMux                    154              2153  RISE       1
I__449/I                                          ClkMux                         0              2153  RISE       1
I__449/O                                          ClkMux                       309              2461  RISE       1
delay_12_LC_1_3_4/clk                             LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 87 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : delay_11_LC_1_3_3/lcout
Path End         : delay_11_LC_1_3_3/in1
Capture Clock    : delay_11_LC_1_3_3/clk
Setup Constraint : 7950p
Path slack       : 6422p

Capture Clock Arrival Time (top|CLK:R#2)    7950
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  2461
- Setup Time                                -400
----------------------------------------   ----- 
End-of-path required time (ps)             10012

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2461
+ Clock To Q                               540
+ Data Path Delay                          589
---------------------------------------   ---- 
End-of-path arrival time (ps)             3590
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__439/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__439/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__440/I                                          GlobalMux                      0              1998  RISE       1
I__440/O                                          GlobalMux                    154              2153  RISE       1
I__449/I                                          ClkMux                         0              2153  RISE       1
I__449/O                                          ClkMux                       309              2461  RISE       1
delay_11_LC_1_3_3/clk                             LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                 model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------  -------------------------  -----  ----------------  -----  ----  ------
delay_11_LC_1_3_3/lcout  LogicCell40_SEQ_MODE_1000    540              3001   5776  RISE       2
I__108/I                 LocalMux                       0              3001   5776  RISE       1
I__108/O                 LocalMux                     330              3331   5776  RISE       1
I__109/I                 InMux                          0              3331   5776  RISE       1
I__109/O                 InMux                        259              3590   5776  RISE       1
delay_11_LC_1_3_3/in1    LogicCell40_SEQ_MODE_1000      0              3590   6421  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__439/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__439/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__440/I                                          GlobalMux                      0              1998  RISE       1
I__440/O                                          GlobalMux                    154              2153  RISE       1
I__449/I                                          ClkMux                         0              2153  RISE       1
I__449/O                                          ClkMux                       309              2461  RISE       1
delay_11_LC_1_3_3/clk                             LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 88 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : delay_10_LC_1_3_2/lcout
Path End         : delay_10_LC_1_3_2/in1
Capture Clock    : delay_10_LC_1_3_2/clk
Setup Constraint : 7950p
Path slack       : 6422p

Capture Clock Arrival Time (top|CLK:R#2)    7950
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  2461
- Setup Time                                -400
----------------------------------------   ----- 
End-of-path required time (ps)             10012

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2461
+ Clock To Q                               540
+ Data Path Delay                          589
---------------------------------------   ---- 
End-of-path arrival time (ps)             3590
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__439/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__439/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__440/I                                          GlobalMux                      0              1998  RISE       1
I__440/O                                          GlobalMux                    154              2153  RISE       1
I__449/I                                          ClkMux                         0              2153  RISE       1
I__449/O                                          ClkMux                       309              2461  RISE       1
delay_10_LC_1_3_2/clk                             LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                 model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------  -------------------------  -----  ----------------  -----  ----  ------
delay_10_LC_1_3_2/lcout  LogicCell40_SEQ_MODE_1000    540              3001   5650  RISE       2
I__180/I                 LocalMux                       0              3001   5650  RISE       1
I__180/O                 LocalMux                     330              3331   5650  RISE       1
I__182/I                 InMux                          0              3331   5650  RISE       1
I__182/O                 InMux                        259              3590   5650  RISE       1
delay_10_LC_1_3_2/in1    LogicCell40_SEQ_MODE_1000      0              3590   6421  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__439/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__439/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__440/I                                          GlobalMux                      0              1998  RISE       1
I__440/O                                          GlobalMux                    154              2153  RISE       1
I__449/I                                          ClkMux                         0              2153  RISE       1
I__449/O                                          ClkMux                       309              2461  RISE       1
delay_10_LC_1_3_2/clk                             LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 89 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : delay_9_LC_1_3_1/lcout
Path End         : delay_9_LC_1_3_1/in1
Capture Clock    : delay_9_LC_1_3_1/clk
Setup Constraint : 7950p
Path slack       : 6422p

Capture Clock Arrival Time (top|CLK:R#2)    7950
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  2461
- Setup Time                                -400
----------------------------------------   ----- 
End-of-path required time (ps)             10012

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2461
+ Clock To Q                               540
+ Data Path Delay                          589
---------------------------------------   ---- 
End-of-path arrival time (ps)             3590
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__439/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__439/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__440/I                                          GlobalMux                      0              1998  RISE       1
I__440/O                                          GlobalMux                    154              2153  RISE       1
I__449/I                                          ClkMux                         0              2153  RISE       1
I__449/O                                          ClkMux                       309              2461  RISE       1
delay_9_LC_1_3_1/clk                              LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                model name                 delay  cumulative delay  slack  edge  Fanout
----------------------  -------------------------  -----  ----------------  -----  ----  ------
delay_9_LC_1_3_1/lcout  LogicCell40_SEQ_MODE_1000    540              3001   5523  RISE       2
I__171/I                LocalMux                       0              3001   5523  RISE       1
I__171/O                LocalMux                     330              3331   5523  RISE       1
I__173/I                InMux                          0              3331   5523  RISE       1
I__173/O                InMux                        259              3590   5523  RISE       1
delay_9_LC_1_3_1/in1    LogicCell40_SEQ_MODE_1000      0              3590   6421  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__439/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__439/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__440/I                                          GlobalMux                      0              1998  RISE       1
I__440/O                                          GlobalMux                    154              2153  RISE       1
I__449/I                                          ClkMux                         0              2153  RISE       1
I__449/O                                          ClkMux                       309              2461  RISE       1
delay_9_LC_1_3_1/clk                              LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 90 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : delay_8_LC_1_3_0/lcout
Path End         : delay_8_LC_1_3_0/in1
Capture Clock    : delay_8_LC_1_3_0/clk
Setup Constraint : 7950p
Path slack       : 6422p

Capture Clock Arrival Time (top|CLK:R#2)    7950
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  2461
- Setup Time                                -400
----------------------------------------   ----- 
End-of-path required time (ps)             10012

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2461
+ Clock To Q                               540
+ Data Path Delay                          589
---------------------------------------   ---- 
End-of-path arrival time (ps)             3590
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__439/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__439/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__440/I                                          GlobalMux                      0              1998  RISE       1
I__440/O                                          GlobalMux                    154              2153  RISE       1
I__449/I                                          ClkMux                         0              2153  RISE       1
I__449/O                                          ClkMux                       309              2461  RISE       1
delay_8_LC_1_3_0/clk                              LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                model name                 delay  cumulative delay  slack  edge  Fanout
----------------------  -------------------------  -----  ----------------  -----  ----  ------
delay_8_LC_1_3_0/lcout  LogicCell40_SEQ_MODE_1000    540              3001   5397  RISE       2
I__175/I                LocalMux                       0              3001   5397  RISE       1
I__175/O                LocalMux                     330              3331   5397  RISE       1
I__177/I                InMux                          0              3331   5397  RISE       1
I__177/O                InMux                        259              3590   5397  RISE       1
delay_8_LC_1_3_0/in1    LogicCell40_SEQ_MODE_1000      0              3590   6421  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__439/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__439/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__440/I                                          GlobalMux                      0              1998  RISE       1
I__440/O                                          GlobalMux                    154              2153  RISE       1
I__449/I                                          ClkMux                         0              2153  RISE       1
I__449/O                                          ClkMux                       309              2461  RISE       1
delay_8_LC_1_3_0/clk                              LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 91 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : delay_7_LC_1_2_7/lcout
Path End         : delay_7_LC_1_2_7/in1
Capture Clock    : delay_7_LC_1_2_7/clk
Setup Constraint : 7950p
Path slack       : 6422p

Capture Clock Arrival Time (top|CLK:R#2)    7950
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  2461
- Setup Time                                -400
----------------------------------------   ----- 
End-of-path required time (ps)             10012

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2461
+ Clock To Q                               540
+ Data Path Delay                          589
---------------------------------------   ---- 
End-of-path arrival time (ps)             3590
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__439/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__439/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__440/I                                          GlobalMux                      0              1998  RISE       1
I__440/O                                          GlobalMux                    154              2153  RISE       1
I__451/I                                          ClkMux                         0              2153  RISE       1
I__451/O                                          ClkMux                       309              2461  RISE       1
delay_7_LC_1_2_7/clk                              LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                model name                 delay  cumulative delay  slack  edge  Fanout
----------------------  -------------------------  -----  ----------------  -----  ----  ------
delay_7_LC_1_2_7/lcout  LogicCell40_SEQ_MODE_1000    540              3001   5074  RISE       2
I__128/I                LocalMux                       0              3001   5074  RISE       1
I__128/O                LocalMux                     330              3331   5074  RISE       1
I__130/I                InMux                          0              3331   5074  RISE       1
I__130/O                InMux                        259              3590   5074  RISE       1
delay_7_LC_1_2_7/in1    LogicCell40_SEQ_MODE_1000      0              3590   6421  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__439/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__439/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__440/I                                          GlobalMux                      0              1998  RISE       1
I__440/O                                          GlobalMux                    154              2153  RISE       1
I__451/I                                          ClkMux                         0              2153  RISE       1
I__451/O                                          ClkMux                       309              2461  RISE       1
delay_7_LC_1_2_7/clk                              LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 92 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : delay_6_LC_1_2_6/lcout
Path End         : delay_6_LC_1_2_6/in1
Capture Clock    : delay_6_LC_1_2_6/clk
Setup Constraint : 7950p
Path slack       : 6422p

Capture Clock Arrival Time (top|CLK:R#2)    7950
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  2461
- Setup Time                                -400
----------------------------------------   ----- 
End-of-path required time (ps)             10012

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2461
+ Clock To Q                               540
+ Data Path Delay                          589
---------------------------------------   ---- 
End-of-path arrival time (ps)             3590
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__439/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__439/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__440/I                                          GlobalMux                      0              1998  RISE       1
I__440/O                                          GlobalMux                    154              2153  RISE       1
I__451/I                                          ClkMux                         0              2153  RISE       1
I__451/O                                          ClkMux                       309              2461  RISE       1
delay_6_LC_1_2_6/clk                              LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                model name                 delay  cumulative delay  slack  edge  Fanout
----------------------  -------------------------  -----  ----------------  -----  ----  ------
delay_6_LC_1_2_6/lcout  LogicCell40_SEQ_MODE_1000    540              3001   4948  RISE       2
I__140/I                LocalMux                       0              3001   4948  RISE       1
I__140/O                LocalMux                     330              3331   4948  RISE       1
I__142/I                InMux                          0              3331   4948  RISE       1
I__142/O                InMux                        259              3590   4948  RISE       1
delay_6_LC_1_2_6/in1    LogicCell40_SEQ_MODE_1000      0              3590   6421  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__439/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__439/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__440/I                                          GlobalMux                      0              1998  RISE       1
I__440/O                                          GlobalMux                    154              2153  RISE       1
I__451/I                                          ClkMux                         0              2153  RISE       1
I__451/O                                          ClkMux                       309              2461  RISE       1
delay_6_LC_1_2_6/clk                              LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 93 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : delay_5_LC_1_2_5/lcout
Path End         : delay_5_LC_1_2_5/in1
Capture Clock    : delay_5_LC_1_2_5/clk
Setup Constraint : 7950p
Path slack       : 6422p

Capture Clock Arrival Time (top|CLK:R#2)    7950
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  2461
- Setup Time                                -400
----------------------------------------   ----- 
End-of-path required time (ps)             10012

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2461
+ Clock To Q                               540
+ Data Path Delay                          589
---------------------------------------   ---- 
End-of-path arrival time (ps)             3590
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__439/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__439/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__440/I                                          GlobalMux                      0              1998  RISE       1
I__440/O                                          GlobalMux                    154              2153  RISE       1
I__451/I                                          ClkMux                         0              2153  RISE       1
I__451/O                                          ClkMux                       309              2461  RISE       1
delay_5_LC_1_2_5/clk                              LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                model name                 delay  cumulative delay  slack  edge  Fanout
----------------------  -------------------------  -----  ----------------  -----  ----  ------
delay_5_LC_1_2_5/lcout  LogicCell40_SEQ_MODE_1000    540              3001   4822  RISE       2
I__136/I                LocalMux                       0              3001   4822  RISE       1
I__136/O                LocalMux                     330              3331   4822  RISE       1
I__138/I                InMux                          0              3331   4822  RISE       1
I__138/O                InMux                        259              3590   4822  RISE       1
delay_5_LC_1_2_5/in1    LogicCell40_SEQ_MODE_1000      0              3590   6421  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__439/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__439/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__440/I                                          GlobalMux                      0              1998  RISE       1
I__440/O                                          GlobalMux                    154              2153  RISE       1
I__451/I                                          ClkMux                         0              2153  RISE       1
I__451/O                                          ClkMux                       309              2461  RISE       1
delay_5_LC_1_2_5/clk                              LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 94 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : delay_4_LC_1_2_4/lcout
Path End         : delay_4_LC_1_2_4/in1
Capture Clock    : delay_4_LC_1_2_4/clk
Setup Constraint : 7950p
Path slack       : 6422p

Capture Clock Arrival Time (top|CLK:R#2)    7950
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  2461
- Setup Time                                -400
----------------------------------------   ----- 
End-of-path required time (ps)             10012

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2461
+ Clock To Q                               540
+ Data Path Delay                          589
---------------------------------------   ---- 
End-of-path arrival time (ps)             3590
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__439/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__439/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__440/I                                          GlobalMux                      0              1998  RISE       1
I__440/O                                          GlobalMux                    154              2153  RISE       1
I__451/I                                          ClkMux                         0              2153  RISE       1
I__451/O                                          ClkMux                       309              2461  RISE       1
delay_4_LC_1_2_4/clk                              LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                model name                 delay  cumulative delay  slack  edge  Fanout
----------------------  -------------------------  -----  ----------------  -----  ----  ------
delay_4_LC_1_2_4/lcout  LogicCell40_SEQ_MODE_1000    540              3001   4696  RISE       2
I__132/I                LocalMux                       0              3001   4696  RISE       1
I__132/O                LocalMux                     330              3331   4696  RISE       1
I__134/I                InMux                          0              3331   4696  RISE       1
I__134/O                InMux                        259              3590   4696  RISE       1
delay_4_LC_1_2_4/in1    LogicCell40_SEQ_MODE_1000      0              3590   6421  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__439/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__439/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__440/I                                          GlobalMux                      0              1998  RISE       1
I__440/O                                          GlobalMux                    154              2153  RISE       1
I__451/I                                          ClkMux                         0              2153  RISE       1
I__451/O                                          ClkMux                       309              2461  RISE       1
delay_4_LC_1_2_4/clk                              LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 95 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : delay_3_LC_1_2_3/lcout
Path End         : delay_3_LC_1_2_3/in1
Capture Clock    : delay_3_LC_1_2_3/clk
Setup Constraint : 7950p
Path slack       : 6422p

Capture Clock Arrival Time (top|CLK:R#2)    7950
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  2461
- Setup Time                                -400
----------------------------------------   ----- 
End-of-path required time (ps)             10012

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2461
+ Clock To Q                               540
+ Data Path Delay                          589
---------------------------------------   ---- 
End-of-path arrival time (ps)             3590
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__439/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__439/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__440/I                                          GlobalMux                      0              1998  RISE       1
I__440/O                                          GlobalMux                    154              2153  RISE       1
I__451/I                                          ClkMux                         0              2153  RISE       1
I__451/O                                          ClkMux                       309              2461  RISE       1
delay_3_LC_1_2_3/clk                              LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                model name                 delay  cumulative delay  slack  edge  Fanout
----------------------  -------------------------  -----  ----------------  -----  ----  ------
delay_3_LC_1_2_3/lcout  LogicCell40_SEQ_MODE_1000    540              3001   4570  RISE       2
I__163/I                LocalMux                       0              3001   4570  RISE       1
I__163/O                LocalMux                     330              3331   4570  RISE       1
I__165/I                InMux                          0              3331   4570  RISE       1
I__165/O                InMux                        259              3590   4570  RISE       1
delay_3_LC_1_2_3/in1    LogicCell40_SEQ_MODE_1000      0              3590   6421  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__439/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__439/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__440/I                                          GlobalMux                      0              1998  RISE       1
I__440/O                                          GlobalMux                    154              2153  RISE       1
I__451/I                                          ClkMux                         0              2153  RISE       1
I__451/O                                          ClkMux                       309              2461  RISE       1
delay_3_LC_1_2_3/clk                              LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 96 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : delay_2_LC_1_2_2/lcout
Path End         : delay_2_LC_1_2_2/in1
Capture Clock    : delay_2_LC_1_2_2/clk
Setup Constraint : 7950p
Path slack       : 6422p

Capture Clock Arrival Time (top|CLK:R#2)    7950
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  2461
- Setup Time                                -400
----------------------------------------   ----- 
End-of-path required time (ps)             10012

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2461
+ Clock To Q                               540
+ Data Path Delay                          589
---------------------------------------   ---- 
End-of-path arrival time (ps)             3590
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__439/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__439/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__440/I                                          GlobalMux                      0              1998  RISE       1
I__440/O                                          GlobalMux                    154              2153  RISE       1
I__451/I                                          ClkMux                         0              2153  RISE       1
I__451/O                                          ClkMux                       309              2461  RISE       1
delay_2_LC_1_2_2/clk                              LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                model name                 delay  cumulative delay  slack  edge  Fanout
----------------------  -------------------------  -----  ----------------  -----  ----  ------
delay_2_LC_1_2_2/lcout  LogicCell40_SEQ_MODE_1000    540              3001   4443  RISE       2
I__154/I                LocalMux                       0              3001   4443  RISE       1
I__154/O                LocalMux                     330              3331   4443  RISE       1
I__156/I                InMux                          0              3331   4443  RISE       1
I__156/O                InMux                        259              3590   4443  RISE       1
delay_2_LC_1_2_2/in1    LogicCell40_SEQ_MODE_1000      0              3590   6421  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__439/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__439/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__440/I                                          GlobalMux                      0              1998  RISE       1
I__440/O                                          GlobalMux                    154              2153  RISE       1
I__451/I                                          ClkMux                         0              2153  RISE       1
I__451/O                                          ClkMux                       309              2461  RISE       1
delay_2_LC_1_2_2/clk                              LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 97 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : delay_1_LC_1_2_1/lcout
Path End         : delay_1_LC_1_2_1/in1
Capture Clock    : delay_1_LC_1_2_1/clk
Setup Constraint : 7950p
Path slack       : 6422p

Capture Clock Arrival Time (top|CLK:R#2)    7950
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  2461
- Setup Time                                -400
----------------------------------------   ----- 
End-of-path required time (ps)             10012

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2461
+ Clock To Q                               540
+ Data Path Delay                          589
---------------------------------------   ---- 
End-of-path arrival time (ps)             3590
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__439/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__439/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__440/I                                          GlobalMux                      0              1998  RISE       1
I__440/O                                          GlobalMux                    154              2153  RISE       1
I__451/I                                          ClkMux                         0              2153  RISE       1
I__451/O                                          ClkMux                       309              2461  RISE       1
delay_1_LC_1_2_1/clk                              LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                model name                 delay  cumulative delay  slack  edge  Fanout
----------------------  -------------------------  -----  ----------------  -----  ----  ------
delay_1_LC_1_2_1/lcout  LogicCell40_SEQ_MODE_1000    540              3001   4317  RISE       2
I__158/I                LocalMux                       0              3001   4317  RISE       1
I__158/O                LocalMux                     330              3331   4317  RISE       1
I__160/I                InMux                          0              3331   4317  RISE       1
I__160/O                InMux                        259              3590   4317  RISE       1
delay_1_LC_1_2_1/in1    LogicCell40_SEQ_MODE_1000      0              3590   6421  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__439/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__439/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__440/I                                          GlobalMux                      0              1998  RISE       1
I__440/O                                          GlobalMux                    154              2153  RISE       1
I__451/I                                          ClkMux                         0              2153  RISE       1
I__451/O                                          ClkMux                       309              2461  RISE       1
delay_1_LC_1_2_1/clk                              LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 98 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : how_2_LC_2_4_4/lcout
Path End         : PWM_NUM_0_LC_2_4_3/in1
Capture Clock    : PWM_NUM_0_LC_2_4_3/clk
Setup Constraint : 7950p
Path slack       : 6422p

Capture Clock Arrival Time (top|CLK:R#2)    7950
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  2461
- Setup Time                                -400
----------------------------------------   ----- 
End-of-path required time (ps)             10012

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2461
+ Clock To Q                               540
+ Data Path Delay                          589
---------------------------------------   ---- 
End-of-path arrival time (ps)             3590
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__439/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__439/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__440/I                                          GlobalMux                      0              1998  RISE       1
I__440/O                                          GlobalMux                    154              2153  RISE       1
I__450/I                                          ClkMux                         0              2153  RISE       1
I__450/O                                          ClkMux                       309              2461  RISE       1
how_2_LC_2_4_4/clk                                LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                model name                 delay  cumulative delay  slack  edge  Fanout
----------------------  -------------------------  -----  ----------------  -----  ----  ------
how_2_LC_2_4_4/lcout    LogicCell40_SEQ_MODE_1000    540              3001   6351  RISE       6
I__201/I                LocalMux                       0              3001   6421  RISE       1
I__201/O                LocalMux                     330              3331   6421  RISE       1
I__203/I                InMux                          0              3331   6421  RISE       1
I__203/O                InMux                        259              3590   6421  RISE       1
PWM_NUM_0_LC_2_4_3/in1  LogicCell40_SEQ_MODE_1000      0              3590   6421  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__439/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__439/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__440/I                                          GlobalMux                      0              1998  RISE       1
I__440/O                                          GlobalMux                    154              2153  RISE       1
I__450/I                                          ClkMux                         0              2153  RISE       1
I__450/O                                          ClkMux                       309              2461  RISE       1
PWM_NUM_0_LC_2_4_3/clk                            LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 99 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : cntr_2_LC_1_6_0/lcout
Path End         : cntr_esr_3_LC_1_5_0/in1
Capture Clock    : cntr_esr_3_LC_1_5_0/clk
Setup Constraint : 7950p
Path slack       : 6422p

Capture Clock Arrival Time (top|CLK:R#2)    7950
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  2461
- Setup Time                                -400
----------------------------------------   ----- 
End-of-path required time (ps)             10012

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2461
+ Clock To Q                               540
+ Data Path Delay                          589
---------------------------------------   ---- 
End-of-path arrival time (ps)             3590
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__439/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__439/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__440/I                                          GlobalMux                      0              1998  RISE       1
I__440/O                                          GlobalMux                    154              2153  RISE       1
I__443/I                                          ClkMux                         0              2153  RISE       1
I__443/O                                          ClkMux                       309              2461  RISE       1
cntr_2_LC_1_6_0/clk                               LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                 model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------  -------------------------  -----  ----------------  -----  ----  ------
cntr_2_LC_1_6_0/lcout    LogicCell40_SEQ_MODE_1000    540              3001   3609  RISE       4
I__295/I                 LocalMux                       0              3001   6421  RISE       1
I__295/O                 LocalMux                     330              3331   6421  RISE       1
I__299/I                 InMux                          0              3331   6421  RISE       1
I__299/O                 InMux                        259              3590   6421  RISE       1
cntr_esr_3_LC_1_5_0/in1  LogicCell40_SEQ_MODE_1000      0              3590   6421  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__439/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__439/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__440/I                                          GlobalMux                      0              1998  RISE       1
I__440/O                                          GlobalMux                    154              2153  RISE       1
I__446/I                                          ClkMux                         0              2153  RISE       1
I__446/O                                          ClkMux                       309              2461  RISE       1
cntr_esr_3_LC_1_5_0/clk                           LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 100 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : delay_0_LC_1_2_0/lcout
Path End         : delay_0_LC_1_2_0/in1
Capture Clock    : delay_0_LC_1_2_0/clk
Setup Constraint : 7950p
Path slack       : 6422p

Capture Clock Arrival Time (top|CLK:R#2)    7950
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  2461
- Setup Time                                -400
----------------------------------------   ----- 
End-of-path required time (ps)             10012

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2461
+ Clock To Q                               540
+ Data Path Delay                          589
---------------------------------------   ---- 
End-of-path arrival time (ps)             3590
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__439/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__439/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__440/I                                          GlobalMux                      0              1998  RISE       1
I__440/O                                          GlobalMux                    154              2153  RISE       1
I__451/I                                          ClkMux                         0              2153  RISE       1
I__451/O                                          ClkMux                       309              2461  RISE       1
delay_0_LC_1_2_0/clk                              LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                model name                 delay  cumulative delay  slack  edge  Fanout
----------------------  -------------------------  -----  ----------------  -----  ----  ------
delay_0_LC_1_2_0/lcout  LogicCell40_SEQ_MODE_1000    540              3001   4191  RISE       2
I__167/I                LocalMux                       0              3001   4191  RISE       1
I__167/O                LocalMux                     330              3331   4191  RISE       1
I__169/I                InMux                          0              3331   4191  RISE       1
I__169/O                InMux                        259              3590   4191  RISE       1
delay_0_LC_1_2_0/in1    LogicCell40_SEQ_MODE_1000      0              3590   6421  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__439/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__439/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__440/I                                          GlobalMux                      0              1998  RISE       1
I__440/O                                          GlobalMux                    154              2153  RISE       1
I__451/I                                          ClkMux                         0              2153  RISE       1
I__451/O                                          ClkMux                       309              2461  RISE       1
delay_0_LC_1_2_0/clk                              LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 101 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : cntr_0_LC_1_6_5/lcout
Path End         : cntr_2_LC_1_6_0/in2
Capture Clock    : cntr_2_LC_1_6_0/clk
Setup Constraint : 7950p
Path slack       : 6450p

Capture Clock Arrival Time (top|CLK:R#2)    7950
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  2461
- Setup Time                                -372
----------------------------------------   ----- 
End-of-path required time (ps)             10040

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2461
+ Clock To Q                               540
+ Data Path Delay                          589
---------------------------------------   ---- 
End-of-path arrival time (ps)             3590
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__439/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__439/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__440/I                                          GlobalMux                      0              1998  RISE       1
I__440/O                                          GlobalMux                    154              2153  RISE       1
I__443/I                                          ClkMux                         0              2153  RISE       1
I__443/O                                          ClkMux                       309              2461  RISE       1
cntr_0_LC_1_6_5/clk                               LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name               model name                 delay  cumulative delay  slack  edge  Fanout
---------------------  -------------------------  -----  ----------------  -----  ----  ------
cntr_0_LC_1_6_5/lcout  LogicCell40_SEQ_MODE_1000    540              3001   4577  RISE       7
I__264/I               LocalMux                       0              3001   6351  RISE       1
I__264/O               LocalMux                     330              3331   6351  RISE       1
I__271/I               InMux                          0              3331   6449  RISE       1
I__271/O               InMux                        259              3590   6449  RISE       1
I__276/I               CascadeMux                     0              3590   6449  RISE       1
I__276/O               CascadeMux                     0              3590   6449  RISE       1
cntr_2_LC_1_6_0/in2    LogicCell40_SEQ_MODE_1000      0              3590   6449  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__439/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__439/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__440/I                                          GlobalMux                      0              1998  RISE       1
I__440/O                                          GlobalMux                    154              2153  RISE       1
I__443/I                                          ClkMux                         0              2153  RISE       1
I__443/O                                          ClkMux                       309              2461  RISE       1
cntr_2_LC_1_6_0/clk                               LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 102 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : cntr_4_LC_1_6_1/lcout
Path End         : cntr_5_LC_1_6_3/in2
Capture Clock    : cntr_5_LC_1_6_3/clk
Setup Constraint : 7950p
Path slack       : 6450p

Capture Clock Arrival Time (top|CLK:R#2)    7950
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  2461
- Setup Time                                -372
----------------------------------------   ----- 
End-of-path required time (ps)             10040

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2461
+ Clock To Q                               540
+ Data Path Delay                          589
---------------------------------------   ---- 
End-of-path arrival time (ps)             3590
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__439/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__439/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__440/I                                          GlobalMux                      0              1998  RISE       1
I__440/O                                          GlobalMux                    154              2153  RISE       1
I__443/I                                          ClkMux                         0              2153  RISE       1
I__443/O                                          ClkMux                       309              2461  RISE       1
cntr_4_LC_1_6_1/clk                               LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name               model name                 delay  cumulative delay  slack  edge  Fanout
---------------------  -------------------------  -----  ----------------  -----  ----  ------
cntr_4_LC_1_6_1/lcout  LogicCell40_SEQ_MODE_1000    540              3001   3861  RISE       5
I__327/I               LocalMux                       0              3001   6449  RISE       1
I__327/O               LocalMux                     330              3331   6449  RISE       1
I__331/I               InMux                          0              3331   6449  RISE       1
I__331/O               InMux                        259              3590   6449  RISE       1
I__335/I               CascadeMux                     0              3590   6449  RISE       1
I__335/O               CascadeMux                     0              3590   6449  RISE       1
cntr_5_LC_1_6_3/in2    LogicCell40_SEQ_MODE_1000      0              3590   6449  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__439/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__439/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__440/I                                          GlobalMux                      0              1998  RISE       1
I__440/O                                          GlobalMux                    154              2153  RISE       1
I__443/I                                          ClkMux                         0              2153  RISE       1
I__443/O                                          ClkMux                       309              2461  RISE       1
cntr_5_LC_1_6_3/clk                               LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 103 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : cntr_4_LC_1_6_1/lcout
Path End         : cntr_4_LC_1_6_1/in2
Capture Clock    : cntr_4_LC_1_6_1/clk
Setup Constraint : 7950p
Path slack       : 6450p

Capture Clock Arrival Time (top|CLK:R#2)    7950
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  2461
- Setup Time                                -372
----------------------------------------   ----- 
End-of-path required time (ps)             10040

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2461
+ Clock To Q                               540
+ Data Path Delay                          589
---------------------------------------   ---- 
End-of-path arrival time (ps)             3590
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__439/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__439/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__440/I                                          GlobalMux                      0              1998  RISE       1
I__440/O                                          GlobalMux                    154              2153  RISE       1
I__443/I                                          ClkMux                         0              2153  RISE       1
I__443/O                                          ClkMux                       309              2461  RISE       1
cntr_4_LC_1_6_1/clk                               LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name               model name                 delay  cumulative delay  slack  edge  Fanout
---------------------  -------------------------  -----  ----------------  -----  ----  ------
cntr_4_LC_1_6_1/lcout  LogicCell40_SEQ_MODE_1000    540              3001   3861  RISE       5
I__327/I               LocalMux                       0              3001   6449  RISE       1
I__327/O               LocalMux                     330              3331   6449  RISE       1
I__332/I               InMux                          0              3331   6449  RISE       1
I__332/O               InMux                        259              3590   6449  RISE       1
I__336/I               CascadeMux                     0              3590   6449  RISE       1
I__336/O               CascadeMux                     0              3590   6449  RISE       1
cntr_4_LC_1_6_1/in2    LogicCell40_SEQ_MODE_1000      0              3590   6449  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__439/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__439/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__440/I                                          GlobalMux                      0              1998  RISE       1
I__440/O                                          GlobalMux                    154              2153  RISE       1
I__443/I                                          ClkMux                         0              2153  RISE       1
I__443/O                                          ClkMux                       309              2461  RISE       1
cntr_4_LC_1_6_1/clk                               LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 104 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : cntr_0_LC_1_6_5/lcout
Path End         : cntr_esr_3_LC_1_5_0/in2
Capture Clock    : cntr_esr_3_LC_1_5_0/clk
Setup Constraint : 7950p
Path slack       : 6450p

Capture Clock Arrival Time (top|CLK:R#2)    7950
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  2461
- Setup Time                                -372
----------------------------------------   ----- 
End-of-path required time (ps)             10040

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2461
+ Clock To Q                               540
+ Data Path Delay                          589
---------------------------------------   ---- 
End-of-path arrival time (ps)             3590
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__439/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__439/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__440/I                                          GlobalMux                      0              1998  RISE       1
I__440/O                                          GlobalMux                    154              2153  RISE       1
I__443/I                                          ClkMux                         0              2153  RISE       1
I__443/O                                          ClkMux                       309              2461  RISE       1
cntr_0_LC_1_6_5/clk                               LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                 model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------  -------------------------  -----  ----------------  -----  ----  ------
cntr_0_LC_1_6_5/lcout    LogicCell40_SEQ_MODE_1000    540              3001   4577  RISE       7
I__265/I                 LocalMux                       0              3001   6449  RISE       1
I__265/O                 LocalMux                     330              3331   6449  RISE       1
I__272/I                 InMux                          0              3331   6449  RISE       1
I__272/O                 InMux                        259              3590   6449  RISE       1
I__277/I                 CascadeMux                     0              3590   6449  RISE       1
I__277/O                 CascadeMux                     0              3590   6449  RISE       1
cntr_esr_3_LC_1_5_0/in2  LogicCell40_SEQ_MODE_1000      0              3590   6449  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__439/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__439/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__440/I                                          GlobalMux                      0              1998  RISE       1
I__440/O                                          GlobalMux                    154              2153  RISE       1
I__446/I                                          ClkMux                         0              2153  RISE       1
I__446/O                                          ClkMux                       309              2461  RISE       1
cntr_esr_3_LC_1_5_0/clk                           LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 105 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : cntr_4_LC_1_6_1/lcout
Path End         : cntr_6_LC_2_6_7/in2
Capture Clock    : cntr_6_LC_2_6_7/clk
Setup Constraint : 7950p
Path slack       : 6450p

Capture Clock Arrival Time (top|CLK:R#2)    7950
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  2461
- Setup Time                                -372
----------------------------------------   ----- 
End-of-path required time (ps)             10040

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2461
+ Clock To Q                               540
+ Data Path Delay                          589
---------------------------------------   ---- 
End-of-path arrival time (ps)             3590
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__439/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__439/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__440/I                                          GlobalMux                      0              1998  RISE       1
I__440/O                                          GlobalMux                    154              2153  RISE       1
I__443/I                                          ClkMux                         0              2153  RISE       1
I__443/O                                          ClkMux                       309              2461  RISE       1
cntr_4_LC_1_6_1/clk                               LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name               model name                 delay  cumulative delay  slack  edge  Fanout
---------------------  -------------------------  -----  ----------------  -----  ----  ------
cntr_4_LC_1_6_1/lcout  LogicCell40_SEQ_MODE_1000    540              3001   3861  RISE       5
I__328/I               LocalMux                       0              3001   6449  RISE       1
I__328/O               LocalMux                     330              3331   6449  RISE       1
I__333/I               InMux                          0              3331   6449  RISE       1
I__333/O               InMux                        259              3590   6449  RISE       1
I__337/I               CascadeMux                     0              3590   6449  RISE       1
I__337/O               CascadeMux                     0              3590   6449  RISE       1
cntr_6_LC_2_6_7/in2    LogicCell40_SEQ_MODE_1000      0              3590   6449  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__439/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__439/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__440/I                                          GlobalMux                      0              1998  RISE       1
I__440/O                                          GlobalMux                    154              2153  RISE       1
I__447/I                                          ClkMux                         0              2153  RISE       1
I__447/O                                          ClkMux                       309              2461  RISE       1
cntr_6_LC_2_6_7/clk                               LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 106 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : how_1_LC_2_4_1/lcout
Path End         : PWM_NUM_1_LC_2_5_5/in3
Capture Clock    : PWM_NUM_1_LC_2_5_5/clk
Setup Constraint : 7950p
Path slack       : 6548p

Capture Clock Arrival Time (top|CLK:R#2)    7950
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  2461
- Setup Time                                -274
----------------------------------------   ----- 
End-of-path required time (ps)             10138

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2461
+ Clock To Q                               540
+ Data Path Delay                          589
---------------------------------------   ---- 
End-of-path arrival time (ps)             3590
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__439/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__439/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__440/I                                          GlobalMux                      0              1998  RISE       1
I__440/O                                          GlobalMux                    154              2153  RISE       1
I__450/I                                          ClkMux                         0              2153  RISE       1
I__450/O                                          ClkMux                       309              2461  RISE       1
how_1_LC_2_4_1/clk                                LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                model name                 delay  cumulative delay  slack  edge  Fanout
----------------------  -------------------------  -----  ----------------  -----  ----  ------
how_1_LC_2_4_1/lcout    LogicCell40_SEQ_MODE_1000    540              3001   6421  RISE       5
I__195/I                LocalMux                       0              3001   6547  RISE       1
I__195/O                LocalMux                     330              3331   6547  RISE       1
I__197/I                InMux                          0              3331   6547  RISE       1
I__197/O                InMux                        259              3590   6547  RISE       1
PWM_NUM_1_LC_2_5_5/in3  LogicCell40_SEQ_MODE_1000      0              3590   6547  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__439/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__439/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__440/I                                          GlobalMux                      0              1998  RISE       1
I__440/O                                          GlobalMux                    154              2153  RISE       1
I__448/I                                          ClkMux                         0              2153  RISE       1
I__448/O                                          ClkMux                       309              2461  RISE       1
PWM_NUM_1_LC_2_5_5/clk                            LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 107 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : how_1_LC_2_4_1/lcout
Path End         : PWM_NUM_2_LC_2_5_7/in3
Capture Clock    : PWM_NUM_2_LC_2_5_7/clk
Setup Constraint : 7950p
Path slack       : 6548p

Capture Clock Arrival Time (top|CLK:R#2)    7950
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  2461
- Setup Time                                -274
----------------------------------------   ----- 
End-of-path required time (ps)             10138

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2461
+ Clock To Q                               540
+ Data Path Delay                          589
---------------------------------------   ---- 
End-of-path arrival time (ps)             3590
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__439/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__439/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__440/I                                          GlobalMux                      0              1998  RISE       1
I__440/O                                          GlobalMux                    154              2153  RISE       1
I__450/I                                          ClkMux                         0              2153  RISE       1
I__450/O                                          ClkMux                       309              2461  RISE       1
how_1_LC_2_4_1/clk                                LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                model name                 delay  cumulative delay  slack  edge  Fanout
----------------------  -------------------------  -----  ----------------  -----  ----  ------
how_1_LC_2_4_1/lcout    LogicCell40_SEQ_MODE_1000    540              3001   6421  RISE       5
I__195/I                LocalMux                       0              3001   6547  RISE       1
I__195/O                LocalMux                     330              3331   6547  RISE       1
I__198/I                InMux                          0              3331   6547  RISE       1
I__198/O                InMux                        259              3590   6547  RISE       1
PWM_NUM_2_LC_2_5_7/in3  LogicCell40_SEQ_MODE_1000      0              3590   6547  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__439/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__439/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__440/I                                          GlobalMux                      0              1998  RISE       1
I__440/O                                          GlobalMux                    154              2153  RISE       1
I__448/I                                          ClkMux                         0              2153  RISE       1
I__448/O                                          ClkMux                       309              2461  RISE       1
PWM_NUM_2_LC_2_5_7/clk                            LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 108 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : how_1_LC_2_4_1/lcout
Path End         : PWM_NUM_3_LC_2_5_1/in3
Capture Clock    : PWM_NUM_3_LC_2_5_1/clk
Setup Constraint : 7950p
Path slack       : 6548p

Capture Clock Arrival Time (top|CLK:R#2)    7950
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  2461
- Setup Time                                -274
----------------------------------------   ----- 
End-of-path required time (ps)             10138

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2461
+ Clock To Q                               540
+ Data Path Delay                          589
---------------------------------------   ---- 
End-of-path arrival time (ps)             3590
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__439/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__439/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__440/I                                          GlobalMux                      0              1998  RISE       1
I__440/O                                          GlobalMux                    154              2153  RISE       1
I__450/I                                          ClkMux                         0              2153  RISE       1
I__450/O                                          ClkMux                       309              2461  RISE       1
how_1_LC_2_4_1/clk                                LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                model name                 delay  cumulative delay  slack  edge  Fanout
----------------------  -------------------------  -----  ----------------  -----  ----  ------
how_1_LC_2_4_1/lcout    LogicCell40_SEQ_MODE_1000    540              3001   6421  RISE       5
I__195/I                LocalMux                       0              3001   6547  RISE       1
I__195/O                LocalMux                     330              3331   6547  RISE       1
I__199/I                InMux                          0              3331   6547  RISE       1
I__199/O                InMux                        259              3590   6547  RISE       1
PWM_NUM_3_LC_2_5_1/in3  LogicCell40_SEQ_MODE_1000      0              3590   6547  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__439/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__439/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__440/I                                          GlobalMux                      0              1998  RISE       1
I__440/O                                          GlobalMux                    154              2153  RISE       1
I__448/I                                          ClkMux                         0              2153  RISE       1
I__448/O                                          ClkMux                       309              2461  RISE       1
PWM_NUM_3_LC_2_5_1/clk                            LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 109 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : how_1_LC_2_4_1/lcout
Path End         : PWM_NUM_5_LC_2_5_3/in3
Capture Clock    : PWM_NUM_5_LC_2_5_3/clk
Setup Constraint : 7950p
Path slack       : 6548p

Capture Clock Arrival Time (top|CLK:R#2)    7950
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  2461
- Setup Time                                -274
----------------------------------------   ----- 
End-of-path required time (ps)             10138

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2461
+ Clock To Q                               540
+ Data Path Delay                          589
---------------------------------------   ---- 
End-of-path arrival time (ps)             3590
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__439/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__439/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__440/I                                          GlobalMux                      0              1998  RISE       1
I__440/O                                          GlobalMux                    154              2153  RISE       1
I__450/I                                          ClkMux                         0              2153  RISE       1
I__450/O                                          ClkMux                       309              2461  RISE       1
how_1_LC_2_4_1/clk                                LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                model name                 delay  cumulative delay  slack  edge  Fanout
----------------------  -------------------------  -----  ----------------  -----  ----  ------
how_1_LC_2_4_1/lcout    LogicCell40_SEQ_MODE_1000    540              3001   6421  RISE       5
I__195/I                LocalMux                       0              3001   6547  RISE       1
I__195/O                LocalMux                     330              3331   6547  RISE       1
I__200/I                InMux                          0              3331   6547  RISE       1
I__200/O                InMux                        259              3590   6547  RISE       1
PWM_NUM_5_LC_2_5_3/in3  LogicCell40_SEQ_MODE_1000      0              3590   6547  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__439/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__439/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__440/I                                          GlobalMux                      0              1998  RISE       1
I__440/O                                          GlobalMux                    154              2153  RISE       1
I__448/I                                          ClkMux                         0              2153  RISE       1
I__448/O                                          ClkMux                       309              2461  RISE       1
PWM_NUM_5_LC_2_5_3/clk                            LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 110 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : how_0_LC_2_4_2/lcout
Path End         : PWM_NUM_0_LC_2_4_3/in3
Capture Clock    : PWM_NUM_0_LC_2_4_3/clk
Setup Constraint : 7950p
Path slack       : 6548p

Capture Clock Arrival Time (top|CLK:R#2)    7950
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  2461
- Setup Time                                -274
----------------------------------------   ----- 
End-of-path required time (ps)             10138

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2461
+ Clock To Q                               540
+ Data Path Delay                          589
---------------------------------------   ---- 
End-of-path arrival time (ps)             3590
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__439/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__439/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__440/I                                          GlobalMux                      0              1998  RISE       1
I__440/O                                          GlobalMux                    154              2153  RISE       1
I__450/I                                          ClkMux                         0              2153  RISE       1
I__450/O                                          ClkMux                       309              2461  RISE       1
how_0_LC_2_4_2/clk                                LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                model name                 delay  cumulative delay  slack  edge  Fanout
----------------------  -------------------------  -----  ----------------  -----  ----  ------
how_0_LC_2_4_2/lcout    LogicCell40_SEQ_MODE_1000    540              3001   6351  RISE       5
I__209/I                LocalMux                       0              3001   6547  RISE       1
I__209/O                LocalMux                     330              3331   6547  RISE       1
I__211/I                InMux                          0              3331   6547  RISE       1
I__211/O                InMux                        259              3590   6547  RISE       1
PWM_NUM_0_LC_2_4_3/in3  LogicCell40_SEQ_MODE_1000      0              3590   6547  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__439/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__439/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__440/I                                          GlobalMux                      0              1998  RISE       1
I__440/O                                          GlobalMux                    154              2153  RISE       1
I__450/I                                          ClkMux                         0              2153  RISE       1
I__450/O                                          ClkMux                       309              2461  RISE       1
PWM_NUM_0_LC_2_4_3/clk                            LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 111 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : cntr_5_LC_1_6_3/lcout
Path End         : cntr_6_LC_2_6_7/in3
Capture Clock    : cntr_6_LC_2_6_7/clk
Setup Constraint : 7950p
Path slack       : 6548p

Capture Clock Arrival Time (top|CLK:R#2)    7950
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  2461
- Setup Time                                -274
----------------------------------------   ----- 
End-of-path required time (ps)             10138

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2461
+ Clock To Q                               540
+ Data Path Delay                          589
---------------------------------------   ---- 
End-of-path arrival time (ps)             3590
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__439/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__439/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__440/I                                          GlobalMux                      0              1998  RISE       1
I__440/O                                          GlobalMux                    154              2153  RISE       1
I__443/I                                          ClkMux                         0              2153  RISE       1
I__443/O                                          ClkMux                       309              2461  RISE       1
cntr_5_LC_1_6_3/clk                               LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name               model name                 delay  cumulative delay  slack  edge  Fanout
---------------------  -------------------------  -----  ----------------  -----  ----  ------
cntr_5_LC_1_6_3/lcout  LogicCell40_SEQ_MODE_1000    540              3001   3931  RISE       4
I__249/I               LocalMux                       0              3001   6547  RISE       1
I__249/O               LocalMux                     330              3331   6547  RISE       1
I__253/I               InMux                          0              3331   6547  RISE       1
I__253/O               InMux                        259              3590   6547  RISE       1
cntr_6_LC_2_6_7/in3    LogicCell40_SEQ_MODE_1000      0              3590   6547  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__439/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__439/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__440/I                                          GlobalMux                      0              1998  RISE       1
I__440/O                                          GlobalMux                    154              2153  RISE       1
I__447/I                                          ClkMux                         0              2153  RISE       1
I__447/O                                          ClkMux                       309              2461  RISE       1
cntr_6_LC_2_6_7/clk                               LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 112 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : cntr_1_LC_1_6_4/lcout
Path End         : cntr_esr_3_LC_1_5_0/in3
Capture Clock    : cntr_esr_3_LC_1_5_0/clk
Setup Constraint : 7950p
Path slack       : 6548p

Capture Clock Arrival Time (top|CLK:R#2)    7950
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  2461
- Setup Time                                -274
----------------------------------------   ----- 
End-of-path required time (ps)             10138

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2461
+ Clock To Q                               540
+ Data Path Delay                          589
---------------------------------------   ---- 
End-of-path arrival time (ps)             3590
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__439/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__439/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__440/I                                          GlobalMux                      0              1998  RISE       1
I__440/O                                          GlobalMux                    154              2153  RISE       1
I__443/I                                          ClkMux                         0              2153  RISE       1
I__443/O                                          ClkMux                       309              2461  RISE       1
cntr_1_LC_1_6_4/clk                               LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                 model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------  -------------------------  -----  ----------------  -----  ----  ------
cntr_1_LC_1_6_4/lcout    LogicCell40_SEQ_MODE_1000    540              3001   3658  RISE       5
I__286/I                 LocalMux                       0              3001   6547  RISE       1
I__286/O                 LocalMux                     330              3331   6547  RISE       1
I__291/I                 InMux                          0              3331   6547  RISE       1
I__291/O                 InMux                        259              3590   6547  RISE       1
cntr_esr_3_LC_1_5_0/in3  LogicCell40_SEQ_MODE_1000      0              3590   6547  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__439/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__439/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__440/I                                          GlobalMux                      0              1998  RISE       1
I__440/O                                          GlobalMux                    154              2153  RISE       1
I__446/I                                          ClkMux                         0              2153  RISE       1
I__446/O                                          ClkMux                       309              2461  RISE       1
cntr_esr_3_LC_1_5_0/clk                           LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 113 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_div_0_LC_2_7_1/lcout
Path End         : clk_div_0_LC_2_7_1/in3
Capture Clock    : clk_div_0_LC_2_7_1/clk
Setup Constraint : 7950p
Path slack       : 6548p

Capture Clock Arrival Time (top|CLK:R#2)    7950
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  2461
- Setup Time                                -274
----------------------------------------   ----- 
End-of-path required time (ps)             10138

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2461
+ Clock To Q                               540
+ Data Path Delay                          589
---------------------------------------   ---- 
End-of-path arrival time (ps)             3590
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__439/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__439/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__440/I                                          GlobalMux                      0              1998  RISE       1
I__440/O                                          GlobalMux                    154              2153  RISE       1
I__444/I                                          ClkMux                         0              2153  RISE       1
I__444/O                                          ClkMux                       309              2461  RISE       1
clk_div_0_LC_2_7_1/clk                            LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                  model name                 delay  cumulative delay  slack  edge  Fanout
------------------------  -------------------------  -----  ----------------  -----  ----  ------
clk_div_0_LC_2_7_1/lcout  LogicCell40_SEQ_MODE_1000    540              3001   1491  RISE       4
I__391/I                  LocalMux                       0              3001   6547  RISE       1
I__391/O                  LocalMux                     330              3331   6547  RISE       1
I__395/I                  InMux                          0              3331   6547  RISE       1
I__395/O                  InMux                        259              3590   6547  RISE       1
clk_div_0_LC_2_7_1/in3    LogicCell40_SEQ_MODE_1000      0              3590   6547  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__439/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__439/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__440/I                                          GlobalMux                      0              1998  RISE       1
I__440/O                                          GlobalMux                    154              2153  RISE       1
I__444/I                                          ClkMux                         0              2153  RISE       1
I__444/O                                          ClkMux                       309              2461  RISE       1
clk_div_0_LC_2_7_1/clk                            LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 114 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_div_1_LC_1_8_4/lcout
Path End         : clk_div_1_LC_1_8_4/in3
Capture Clock    : clk_div_1_LC_1_8_4/clk
Setup Constraint : 7950p
Path slack       : 6548p

Capture Clock Arrival Time (top|CLK:R#2)    7950
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  2461
- Setup Time                                -274
----------------------------------------   ----- 
End-of-path required time (ps)             10138

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2461
+ Clock To Q                               540
+ Data Path Delay                          589
---------------------------------------   ---- 
End-of-path arrival time (ps)             3590
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__439/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__439/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__440/I                                          GlobalMux                      0              1998  RISE       1
I__440/O                                          GlobalMux                    154              2153  RISE       1
I__441/I                                          ClkMux                         0              2153  RISE       1
I__441/O                                          ClkMux                       309              2461  RISE       1
clk_div_1_LC_1_8_4/clk                            LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                  model name                 delay  cumulative delay  slack  edge  Fanout
------------------------  -------------------------  -----  ----------------  -----  ----  ------
clk_div_1_LC_1_8_4/lcout  LogicCell40_SEQ_MODE_1000    540              3001   1463  RISE       3
I__401/I                  LocalMux                       0              3001   6547  RISE       1
I__401/O                  LocalMux                     330              3331   6547  RISE       1
I__404/I                  InMux                          0              3331   6547  RISE       1
I__404/O                  InMux                        259              3590   6547  RISE       1
clk_div_1_LC_1_8_4/in3    LogicCell40_SEQ_MODE_1000      0              3590   6547  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__439/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__439/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__440/I                                          GlobalMux                      0              1998  RISE       1
I__440/O                                          GlobalMux                    154              2153  RISE       1
I__441/I                                          ClkMux                         0              2153  RISE       1
I__441/O                                          ClkMux                       309              2461  RISE       1
clk_div_1_LC_1_8_4/clk                            LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 115 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : PORT_r_LC_2_6_0/lcout
Path End         : PORT1
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2461
+ Clock To Q                               540
+ Data Path Delay                         5804
---------------------------------------   ---- 
End-of-path arrival time (ps)             8805
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__439/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__439/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__440/I                                          GlobalMux                      0              1998  RISE       1
I__440/O                                          GlobalMux                    154              2153  RISE       1
I__447/I                                          ClkMux                         0              2153  RISE       1
I__447/O                                          ClkMux                       309              2461  RISE       1
PORT_r_LC_2_6_0/clk                               LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
PORT_r_LC_2_6_0/lcout            LogicCell40_SEQ_MODE_1000    540              3001   +INF  RISE       3
I__228/I                         Odrv12                         0              3001   +INF  RISE       1
I__228/O                         Odrv12                       491              3492   +INF  RISE       1
I__231/I                         Span12Mux_s1_h                 0              3492   +INF  RISE       1
I__231/O                         Span12Mux_s1_h               133              3626   +INF  RISE       1
I__232/I                         LocalMux                       0              3626   +INF  RISE       1
I__232/O                         LocalMux                     330              3955   +INF  RISE       1
I__233/I                         IoInMux                        0              3955   +INF  RISE       1
I__233/O                         IoInMux                      259              4215   +INF  RISE       1
PORT1_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001         0              4215   +INF  RISE       1
PORT1_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001      2237              6452   +INF  FALL       1
PORT1_obuf_iopad/DIN             IO_PAD                         0              6452   +INF  FALL       1
PORT1_obuf_iopad/PACKAGEPIN:out  IO_PAD                      2353              8805   +INF  FALL       1
PORT1                            top                            0              8805   +INF  FALL       1

===================================================================== 
                    End of Detailed Setup Report for all timing paths 
##################################################################### 

##################################################################### 
                    Detailed Hold Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_div_10_LC_2_9_1/lcout
Path End         : clk_div_10_LC_2_9_1/in1
Capture Clock    : clk_div_10_LC_2_9_1/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (top|CLK:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 2461
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             2461

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2461
+ Clock To Q                               540
+ Data Path Delay                          526
---------------------------------------   ---- 
End-of-path arrival time (ps)             3527
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__439/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__439/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__440/I                                          GlobalMux                      0              1998  RISE       1
I__440/O                                          GlobalMux                    154              2153  RISE       1
I__445/I                                          ClkMux                         0              2153  RISE       1
I__445/O                                          ClkMux                       309              2461  RISE       1
clk_div_10_LC_2_9_1/clk                           LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                   model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------  -------------------------  -----  ----------------  -----  ----  ------
clk_div_10_LC_2_9_1/lcout  LogicCell40_SEQ_MODE_1000    540              3001   1066  FALL       2
I__453/I                   LocalMux                       0              3001   1066  FALL       1
I__453/O                   LocalMux                     309              3310   1066  FALL       1
I__455/I                   InMux                          0              3310   1066  FALL       1
I__455/O                   InMux                        217              3527   1066  FALL       1
clk_div_10_LC_2_9_1/in1    LogicCell40_SEQ_MODE_1000      0              3527   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__439/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__439/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__440/I                                          GlobalMux                      0              1998  RISE       1
I__440/O                                          GlobalMux                    154              2153  RISE       1
I__445/I                                          ClkMux                         0              2153  RISE       1
I__445/O                                          ClkMux                       309              2461  RISE       1
clk_div_10_LC_2_9_1/clk                           LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_div_9_LC_2_9_0/lcout
Path End         : clk_div_9_LC_2_9_0/in1
Capture Clock    : clk_div_9_LC_2_9_0/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (top|CLK:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 2461
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             2461

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2461
+ Clock To Q                               540
+ Data Path Delay                          526
---------------------------------------   ---- 
End-of-path arrival time (ps)             3527
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__439/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__439/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__440/I                                          GlobalMux                      0              1998  RISE       1
I__440/O                                          GlobalMux                    154              2153  RISE       1
I__445/I                                          ClkMux                         0              2153  RISE       1
I__445/O                                          ClkMux                       309              2461  RISE       1
clk_div_9_LC_2_9_0/clk                            LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                  model name                 delay  cumulative delay  slack  edge  Fanout
------------------------  -------------------------  -----  ----------------  -----  ----  ------
clk_div_9_LC_2_9_0/lcout  LogicCell40_SEQ_MODE_1000    540              3001   1066  FALL       2
I__459/I                  LocalMux                       0              3001   1066  FALL       1
I__459/O                  LocalMux                     309              3310   1066  FALL       1
I__461/I                  InMux                          0              3310   1066  FALL       1
I__461/O                  InMux                        217              3527   1066  FALL       1
clk_div_9_LC_2_9_0/in1    LogicCell40_SEQ_MODE_1000      0              3527   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__439/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__439/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__440/I                                          GlobalMux                      0              1998  RISE       1
I__440/O                                          GlobalMux                    154              2153  RISE       1
I__445/I                                          ClkMux                         0              2153  RISE       1
I__445/O                                          ClkMux                       309              2461  RISE       1
clk_div_9_LC_2_9_0/clk                            LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_div_8_LC_2_8_7/lcout
Path End         : clk_div_8_LC_2_8_7/in1
Capture Clock    : clk_div_8_LC_2_8_7/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (top|CLK:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 2461
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             2461

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2461
+ Clock To Q                               540
+ Data Path Delay                          526
---------------------------------------   ---- 
End-of-path arrival time (ps)             3527
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__439/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__439/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__440/I                                          GlobalMux                      0              1998  RISE       1
I__440/O                                          GlobalMux                    154              2153  RISE       1
I__442/I                                          ClkMux                         0              2153  RISE       1
I__442/O                                          ClkMux                       309              2461  RISE       1
clk_div_8_LC_2_8_7/clk                            LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                  model name                 delay  cumulative delay  slack  edge  Fanout
------------------------  -------------------------  -----  ----------------  -----  ----  ------
clk_div_8_LC_2_8_7/lcout  LogicCell40_SEQ_MODE_1000    540              3001   1066  FALL       2
I__465/I                  LocalMux                       0              3001   1066  FALL       1
I__465/O                  LocalMux                     309              3310   1066  FALL       1
I__467/I                  InMux                          0              3310   1066  FALL       1
I__467/O                  InMux                        217              3527   1066  FALL       1
clk_div_8_LC_2_8_7/in1    LogicCell40_SEQ_MODE_1000      0              3527   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__439/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__439/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__440/I                                          GlobalMux                      0              1998  RISE       1
I__440/O                                          GlobalMux                    154              2153  RISE       1
I__442/I                                          ClkMux                         0              2153  RISE       1
I__442/O                                          ClkMux                       309              2461  RISE       1
clk_div_8_LC_2_8_7/clk                            LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_div_7_LC_2_8_6/lcout
Path End         : clk_div_7_LC_2_8_6/in1
Capture Clock    : clk_div_7_LC_2_8_6/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (top|CLK:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 2461
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             2461

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2461
+ Clock To Q                               540
+ Data Path Delay                          526
---------------------------------------   ---- 
End-of-path arrival time (ps)             3527
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__439/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__439/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__440/I                                          GlobalMux                      0              1998  RISE       1
I__440/O                                          GlobalMux                    154              2153  RISE       1
I__442/I                                          ClkMux                         0              2153  RISE       1
I__442/O                                          ClkMux                       309              2461  RISE       1
clk_div_7_LC_2_8_6/clk                            LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                  model name                 delay  cumulative delay  slack  edge  Fanout
------------------------  -------------------------  -----  ----------------  -----  ----  ------
clk_div_7_LC_2_8_6/lcout  LogicCell40_SEQ_MODE_1000    540              3001   1066  FALL       2
I__355/I                  LocalMux                       0              3001   1066  FALL       1
I__355/O                  LocalMux                     309              3310   1066  FALL       1
I__357/I                  InMux                          0              3310   1066  FALL       1
I__357/O                  InMux                        217              3527   1066  FALL       1
clk_div_7_LC_2_8_6/in1    LogicCell40_SEQ_MODE_1000      0              3527   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__439/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__439/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__440/I                                          GlobalMux                      0              1998  RISE       1
I__440/O                                          GlobalMux                    154              2153  RISE       1
I__442/I                                          ClkMux                         0              2153  RISE       1
I__442/O                                          ClkMux                       309              2461  RISE       1
clk_div_7_LC_2_8_6/clk                            LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_div_6_LC_2_8_5/lcout
Path End         : clk_div_6_LC_2_8_5/in1
Capture Clock    : clk_div_6_LC_2_8_5/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (top|CLK:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 2461
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             2461

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2461
+ Clock To Q                               540
+ Data Path Delay                          526
---------------------------------------   ---- 
End-of-path arrival time (ps)             3527
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__439/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__439/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__440/I                                          GlobalMux                      0              1998  RISE       1
I__440/O                                          GlobalMux                    154              2153  RISE       1
I__442/I                                          ClkMux                         0              2153  RISE       1
I__442/O                                          ClkMux                       309              2461  RISE       1
clk_div_6_LC_2_8_5/clk                            LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                  model name                 delay  cumulative delay  slack  edge  Fanout
------------------------  -------------------------  -----  ----------------  -----  ----  ------
clk_div_6_LC_2_8_5/lcout  LogicCell40_SEQ_MODE_1000    540              3001   1066  FALL       2
I__361/I                  LocalMux                       0              3001   1066  FALL       1
I__361/O                  LocalMux                     309              3310   1066  FALL       1
I__363/I                  InMux                          0              3310   1066  FALL       1
I__363/O                  InMux                        217              3527   1066  FALL       1
clk_div_6_LC_2_8_5/in1    LogicCell40_SEQ_MODE_1000      0              3527   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__439/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__439/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__440/I                                          GlobalMux                      0              1998  RISE       1
I__440/O                                          GlobalMux                    154              2153  RISE       1
I__442/I                                          ClkMux                         0              2153  RISE       1
I__442/O                                          ClkMux                       309              2461  RISE       1
clk_div_6_LC_2_8_5/clk                            LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_div_5_LC_2_8_4/lcout
Path End         : clk_div_5_LC_2_8_4/in1
Capture Clock    : clk_div_5_LC_2_8_4/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (top|CLK:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 2461
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             2461

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2461
+ Clock To Q                               540
+ Data Path Delay                          526
---------------------------------------   ---- 
End-of-path arrival time (ps)             3527
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__439/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__439/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__440/I                                          GlobalMux                      0              1998  RISE       1
I__440/O                                          GlobalMux                    154              2153  RISE       1
I__442/I                                          ClkMux                         0              2153  RISE       1
I__442/O                                          ClkMux                       309              2461  RISE       1
clk_div_5_LC_2_8_4/clk                            LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                  model name                 delay  cumulative delay  slack  edge  Fanout
------------------------  -------------------------  -----  ----------------  -----  ----  ------
clk_div_5_LC_2_8_4/lcout  LogicCell40_SEQ_MODE_1000    540              3001   1066  FALL       2
I__367/I                  LocalMux                       0              3001   1066  FALL       1
I__367/O                  LocalMux                     309              3310   1066  FALL       1
I__369/I                  InMux                          0              3310   1066  FALL       1
I__369/O                  InMux                        217              3527   1066  FALL       1
clk_div_5_LC_2_8_4/in1    LogicCell40_SEQ_MODE_1000      0              3527   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__439/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__439/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__440/I                                          GlobalMux                      0              1998  RISE       1
I__440/O                                          GlobalMux                    154              2153  RISE       1
I__442/I                                          ClkMux                         0              2153  RISE       1
I__442/O                                          ClkMux                       309              2461  RISE       1
clk_div_5_LC_2_8_4/clk                            LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_div_4_LC_2_8_3/lcout
Path End         : clk_div_4_LC_2_8_3/in1
Capture Clock    : clk_div_4_LC_2_8_3/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (top|CLK:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 2461
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             2461

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2461
+ Clock To Q                               540
+ Data Path Delay                          526
---------------------------------------   ---- 
End-of-path arrival time (ps)             3527
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__439/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__439/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__440/I                                          GlobalMux                      0              1998  RISE       1
I__440/O                                          GlobalMux                    154              2153  RISE       1
I__442/I                                          ClkMux                         0              2153  RISE       1
I__442/O                                          ClkMux                       309              2461  RISE       1
clk_div_4_LC_2_8_3/clk                            LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                  model name                 delay  cumulative delay  slack  edge  Fanout
------------------------  -------------------------  -----  ----------------  -----  ----  ------
clk_div_4_LC_2_8_3/lcout  LogicCell40_SEQ_MODE_1000    540              3001   1066  FALL       2
I__373/I                  LocalMux                       0              3001   1066  FALL       1
I__373/O                  LocalMux                     309              3310   1066  FALL       1
I__375/I                  InMux                          0              3310   1066  FALL       1
I__375/O                  InMux                        217              3527   1066  FALL       1
clk_div_4_LC_2_8_3/in1    LogicCell40_SEQ_MODE_1000      0              3527   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__439/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__439/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__440/I                                          GlobalMux                      0              1998  RISE       1
I__440/O                                          GlobalMux                    154              2153  RISE       1
I__442/I                                          ClkMux                         0              2153  RISE       1
I__442/O                                          ClkMux                       309              2461  RISE       1
clk_div_4_LC_2_8_3/clk                            LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_div_3_LC_2_8_2/lcout
Path End         : clk_div_3_LC_2_8_2/in1
Capture Clock    : clk_div_3_LC_2_8_2/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (top|CLK:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 2461
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             2461

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2461
+ Clock To Q                               540
+ Data Path Delay                          526
---------------------------------------   ---- 
End-of-path arrival time (ps)             3527
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__439/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__439/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__440/I                                          GlobalMux                      0              1998  RISE       1
I__440/O                                          GlobalMux                    154              2153  RISE       1
I__442/I                                          ClkMux                         0              2153  RISE       1
I__442/O                                          ClkMux                       309              2461  RISE       1
clk_div_3_LC_2_8_2/clk                            LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                  model name                 delay  cumulative delay  slack  edge  Fanout
------------------------  -------------------------  -----  ----------------  -----  ----  ------
clk_div_3_LC_2_8_2/lcout  LogicCell40_SEQ_MODE_1000    540              3001   1066  FALL       2
I__379/I                  LocalMux                       0              3001   1066  FALL       1
I__379/O                  LocalMux                     309              3310   1066  FALL       1
I__381/I                  InMux                          0              3310   1066  FALL       1
I__381/O                  InMux                        217              3527   1066  FALL       1
clk_div_3_LC_2_8_2/in1    LogicCell40_SEQ_MODE_1000      0              3527   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__439/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__439/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__440/I                                          GlobalMux                      0              1998  RISE       1
I__440/O                                          GlobalMux                    154              2153  RISE       1
I__442/I                                          ClkMux                         0              2153  RISE       1
I__442/O                                          ClkMux                       309              2461  RISE       1
clk_div_3_LC_2_8_2/clk                            LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_div_2_LC_2_8_1/lcout
Path End         : clk_div_2_LC_2_8_1/in1
Capture Clock    : clk_div_2_LC_2_8_1/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (top|CLK:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 2461
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             2461

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2461
+ Clock To Q                               540
+ Data Path Delay                          526
---------------------------------------   ---- 
End-of-path arrival time (ps)             3527
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__439/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__439/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__440/I                                          GlobalMux                      0              1998  RISE       1
I__440/O                                          GlobalMux                    154              2153  RISE       1
I__442/I                                          ClkMux                         0              2153  RISE       1
I__442/O                                          ClkMux                       309              2461  RISE       1
clk_div_2_LC_2_8_1/clk                            LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                  model name                 delay  cumulative delay  slack  edge  Fanout
------------------------  -------------------------  -----  ----------------  -----  ----  ------
clk_div_2_LC_2_8_1/lcout  LogicCell40_SEQ_MODE_1000    540              3001   1066  FALL       2
I__385/I                  LocalMux                       0              3001   1066  FALL       1
I__385/O                  LocalMux                     309              3310   1066  FALL       1
I__387/I                  InMux                          0              3310   1066  FALL       1
I__387/O                  InMux                        217              3527   1066  FALL       1
clk_div_2_LC_2_8_1/in1    LogicCell40_SEQ_MODE_1000      0              3527   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__439/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__439/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__440/I                                          GlobalMux                      0              1998  RISE       1
I__440/O                                          GlobalMux                    154              2153  RISE       1
I__442/I                                          ClkMux                         0              2153  RISE       1
I__442/O                                          ClkMux                       309              2461  RISE       1
clk_div_2_LC_2_8_1/clk                            LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_div_11_LC_2_7_7/lcout
Path End         : cntr_0_LC_1_6_5/in1
Capture Clock    : cntr_0_LC_1_6_5/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (top|CLK:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 2461
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             2461

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2461
+ Clock To Q                               540
+ Data Path Delay                          526
---------------------------------------   ---- 
End-of-path arrival time (ps)             3527
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__439/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__439/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__440/I                                          GlobalMux                      0              1998  RISE       1
I__440/O                                          GlobalMux                    154              2153  RISE       1
I__444/I                                          ClkMux                         0              2153  RISE       1
I__444/O                                          ClkMux                       309              2461  RISE       1
clk_div_11_LC_2_7_7/clk                           LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                   model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------  -------------------------  -----  ----------------  -----  ----  ------
clk_div_11_LC_2_7_7/lcout  LogicCell40_SEQ_MODE_1000    540              3001   1066  FALL       4
I__407/I                   LocalMux                       0              3001   1066  FALL       1
I__407/O                   LocalMux                     309              3310   1066  FALL       1
I__411/I                   InMux                          0              3310   1066  FALL       1
I__411/O                   InMux                        217              3527   1066  FALL       1
cntr_0_LC_1_6_5/in1        LogicCell40_SEQ_MODE_1000      0              3527   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__439/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__439/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__440/I                                          GlobalMux                      0              1998  RISE       1
I__440/O                                          GlobalMux                    154              2153  RISE       1
I__443/I                                          ClkMux                         0              2153  RISE       1
I__443/O                                          ClkMux                       309              2461  RISE       1
cntr_0_LC_1_6_5/clk                               LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_div_0_LC_2_7_1/lcout
Path End         : clk_div_0_LC_2_7_1/in3
Capture Clock    : clk_div_0_LC_2_7_1/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (top|CLK:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 2461
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             2461

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2461
+ Clock To Q                               540
+ Data Path Delay                          526
---------------------------------------   ---- 
End-of-path arrival time (ps)             3527
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__439/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__439/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__440/I                                          GlobalMux                      0              1998  RISE       1
I__440/O                                          GlobalMux                    154              2153  RISE       1
I__444/I                                          ClkMux                         0              2153  RISE       1
I__444/O                                          ClkMux                       309              2461  RISE       1
clk_div_0_LC_2_7_1/clk                            LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                  model name                 delay  cumulative delay  slack  edge  Fanout
------------------------  -------------------------  -----  ----------------  -----  ----  ------
clk_div_0_LC_2_7_1/lcout  LogicCell40_SEQ_MODE_1000    540              3001   1066  FALL       4
I__391/I                  LocalMux                       0              3001   1066  FALL       1
I__391/O                  LocalMux                     309              3310   1066  FALL       1
I__395/I                  InMux                          0              3310   1066  FALL       1
I__395/O                  InMux                        217              3527   1066  FALL       1
clk_div_0_LC_2_7_1/in3    LogicCell40_SEQ_MODE_1000      0              3527   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__439/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__439/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__440/I                                          GlobalMux                      0              1998  RISE       1
I__440/O                                          GlobalMux                    154              2153  RISE       1
I__444/I                                          ClkMux                         0              2153  RISE       1
I__444/O                                          ClkMux                       309              2461  RISE       1
clk_div_0_LC_2_7_1/clk                            LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : cntr_6_LC_2_6_7/lcout
Path End         : cntr_6_LC_2_6_7/in0
Capture Clock    : cntr_6_LC_2_6_7/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (top|CLK:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 2461
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             2461

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2461
+ Clock To Q                               540
+ Data Path Delay                          526
---------------------------------------   ---- 
End-of-path arrival time (ps)             3527
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__439/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__439/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__440/I                                          GlobalMux                      0              1998  RISE       1
I__440/O                                          GlobalMux                    154              2153  RISE       1
I__447/I                                          ClkMux                         0              2153  RISE       1
I__447/O                                          ClkMux                       309              2461  RISE       1
cntr_6_LC_2_6_7/clk                               LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name               model name                 delay  cumulative delay  slack  edge  Fanout
---------------------  -------------------------  -----  ----------------  -----  ----  ------
cntr_6_LC_2_6_7/lcout  LogicCell40_SEQ_MODE_1000    540              3001   1066  FALL       3
I__234/I               LocalMux                       0              3001   1066  FALL       1
I__234/O               LocalMux                     309              3310   1066  FALL       1
I__237/I               InMux                          0              3310   1066  FALL       1
I__237/O               InMux                        217              3527   1066  FALL       1
cntr_6_LC_2_6_7/in0    LogicCell40_SEQ_MODE_1000      0              3527   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__439/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__439/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__440/I                                          GlobalMux                      0              1998  RISE       1
I__440/O                                          GlobalMux                    154              2153  RISE       1
I__447/I                                          ClkMux                         0              2153  RISE       1
I__447/O                                          ClkMux                       309              2461  RISE       1
cntr_6_LC_2_6_7/clk                               LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : how_2_LC_2_4_4/lcout
Path End         : PWM_NUM_0_LC_2_4_3/in1
Capture Clock    : PWM_NUM_0_LC_2_4_3/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (top|CLK:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 2461
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             2461

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2461
+ Clock To Q                               540
+ Data Path Delay                          526
---------------------------------------   ---- 
End-of-path arrival time (ps)             3527
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__439/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__439/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__440/I                                          GlobalMux                      0              1998  RISE       1
I__440/O                                          GlobalMux                    154              2153  RISE       1
I__450/I                                          ClkMux                         0              2153  RISE       1
I__450/O                                          ClkMux                       309              2461  RISE       1
how_2_LC_2_4_4/clk                                LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                model name                 delay  cumulative delay  slack  edge  Fanout
----------------------  -------------------------  -----  ----------------  -----  ----  ------
how_2_LC_2_4_4/lcout    LogicCell40_SEQ_MODE_1000    540              3001   1066  FALL       6
I__201/I                LocalMux                       0              3001   1066  FALL       1
I__201/O                LocalMux                     309              3310   1066  FALL       1
I__203/I                InMux                          0              3310   1066  FALL       1
I__203/O                InMux                        217              3527   1066  FALL       1
PWM_NUM_0_LC_2_4_3/in1  LogicCell40_SEQ_MODE_1000      0              3527   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__439/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__439/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__440/I                                          GlobalMux                      0              1998  RISE       1
I__440/O                                          GlobalMux                    154              2153  RISE       1
I__450/I                                          ClkMux                         0              2153  RISE       1
I__450/O                                          ClkMux                       309              2461  RISE       1
PWM_NUM_0_LC_2_4_3/clk                            LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : how_0_LC_2_4_2/lcout
Path End         : PWM_NUM_0_LC_2_4_3/in3
Capture Clock    : PWM_NUM_0_LC_2_4_3/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (top|CLK:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 2461
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             2461

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2461
+ Clock To Q                               540
+ Data Path Delay                          526
---------------------------------------   ---- 
End-of-path arrival time (ps)             3527
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__439/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__439/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__440/I                                          GlobalMux                      0              1998  RISE       1
I__440/O                                          GlobalMux                    154              2153  RISE       1
I__450/I                                          ClkMux                         0              2153  RISE       1
I__450/O                                          ClkMux                       309              2461  RISE       1
how_0_LC_2_4_2/clk                                LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                model name                 delay  cumulative delay  slack  edge  Fanout
----------------------  -------------------------  -----  ----------------  -----  ----  ------
how_0_LC_2_4_2/lcout    LogicCell40_SEQ_MODE_1000    540              3001   1066  FALL       5
I__209/I                LocalMux                       0              3001   1066  FALL       1
I__209/O                LocalMux                     309              3310   1066  FALL       1
I__211/I                InMux                          0              3310   1066  FALL       1
I__211/O                InMux                        217              3527   1066  FALL       1
PWM_NUM_0_LC_2_4_3/in3  LogicCell40_SEQ_MODE_1000      0              3527   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__439/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__439/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__440/I                                          GlobalMux                      0              1998  RISE       1
I__440/O                                          GlobalMux                    154              2153  RISE       1
I__450/I                                          ClkMux                         0              2153  RISE       1
I__450/O                                          ClkMux                       309              2461  RISE       1
PWM_NUM_0_LC_2_4_3/clk                            LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : how_1_LC_2_4_1/lcout
Path End         : PWM_NUM_4_LC_2_5_4/in1
Capture Clock    : PWM_NUM_4_LC_2_5_4/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (top|CLK:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 2461
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             2461

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2461
+ Clock To Q                               540
+ Data Path Delay                          526
---------------------------------------   ---- 
End-of-path arrival time (ps)             3527
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__439/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__439/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__440/I                                          GlobalMux                      0              1998  RISE       1
I__440/O                                          GlobalMux                    154              2153  RISE       1
I__450/I                                          ClkMux                         0              2153  RISE       1
I__450/O                                          ClkMux                       309              2461  RISE       1
how_1_LC_2_4_1/clk                                LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                model name                 delay  cumulative delay  slack  edge  Fanout
----------------------  -------------------------  -----  ----------------  -----  ----  ------
how_1_LC_2_4_1/lcout    LogicCell40_SEQ_MODE_1000    540              3001   1066  FALL       5
I__194/I                LocalMux                       0              3001   1066  FALL       1
I__194/O                LocalMux                     309              3310   1066  FALL       1
I__196/I                InMux                          0              3310   1066  FALL       1
I__196/O                InMux                        217              3527   1066  FALL       1
PWM_NUM_4_LC_2_5_4/in1  LogicCell40_SEQ_MODE_1000      0              3527   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__439/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__439/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__440/I                                          GlobalMux                      0              1998  RISE       1
I__440/O                                          GlobalMux                    154              2153  RISE       1
I__448/I                                          ClkMux                         0              2153  RISE       1
I__448/O                                          ClkMux                       309              2461  RISE       1
PWM_NUM_4_LC_2_5_4/clk                            LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_div_1_LC_1_8_4/lcout
Path End         : clk_div_1_LC_1_8_4/in3
Capture Clock    : clk_div_1_LC_1_8_4/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (top|CLK:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 2461
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             2461

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2461
+ Clock To Q                               540
+ Data Path Delay                          526
---------------------------------------   ---- 
End-of-path arrival time (ps)             3527
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__439/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__439/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__440/I                                          GlobalMux                      0              1998  RISE       1
I__440/O                                          GlobalMux                    154              2153  RISE       1
I__441/I                                          ClkMux                         0              2153  RISE       1
I__441/O                                          ClkMux                       309              2461  RISE       1
clk_div_1_LC_1_8_4/clk                            LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                  model name                 delay  cumulative delay  slack  edge  Fanout
------------------------  -------------------------  -----  ----------------  -----  ----  ------
clk_div_1_LC_1_8_4/lcout  LogicCell40_SEQ_MODE_1000    540              3001   1066  FALL       3
I__401/I                  LocalMux                       0              3001   1066  FALL       1
I__401/O                  LocalMux                     309              3310   1066  FALL       1
I__404/I                  InMux                          0              3310   1066  FALL       1
I__404/O                  InMux                        217              3527   1066  FALL       1
clk_div_1_LC_1_8_4/in3    LogicCell40_SEQ_MODE_1000      0              3527   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__439/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__439/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__440/I                                          GlobalMux                      0              1998  RISE       1
I__440/O                                          GlobalMux                    154              2153  RISE       1
I__441/I                                          ClkMux                         0              2153  RISE       1
I__441/O                                          ClkMux                       309              2461  RISE       1
clk_div_1_LC_1_8_4/clk                            LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : cntr_0_LC_1_6_5/lcout
Path End         : cntr_1_LC_1_6_4/in0
Capture Clock    : cntr_1_LC_1_6_4/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (top|CLK:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 2461
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             2461

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2461
+ Clock To Q                               540
+ Data Path Delay                          526
---------------------------------------   ---- 
End-of-path arrival time (ps)             3527
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__439/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__439/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__440/I                                          GlobalMux                      0              1998  RISE       1
I__440/O                                          GlobalMux                    154              2153  RISE       1
I__443/I                                          ClkMux                         0              2153  RISE       1
I__443/O                                          ClkMux                       309              2461  RISE       1
cntr_0_LC_1_6_5/clk                               LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name               model name                 delay  cumulative delay  slack  edge  Fanout
---------------------  -------------------------  -----  ----------------  -----  ----  ------
cntr_0_LC_1_6_5/lcout  LogicCell40_SEQ_MODE_1000    540              3001   1066  FALL       7
I__264/I               LocalMux                       0              3001   1066  FALL       1
I__264/O               LocalMux                     309              3310   1066  FALL       1
I__270/I               InMux                          0              3310   1066  FALL       1
I__270/O               InMux                        217              3527   1066  FALL       1
cntr_1_LC_1_6_4/in0    LogicCell40_SEQ_MODE_1000      0              3527   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__439/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__439/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__440/I                                          GlobalMux                      0              1998  RISE       1
I__440/O                                          GlobalMux                    154              2153  RISE       1
I__443/I                                          ClkMux                         0              2153  RISE       1
I__443/O                                          ClkMux                       309              2461  RISE       1
cntr_1_LC_1_6_4/clk                               LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : cntr_1_LC_1_6_4/lcout
Path End         : cntr_1_LC_1_6_4/in1
Capture Clock    : cntr_1_LC_1_6_4/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (top|CLK:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 2461
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             2461

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2461
+ Clock To Q                               540
+ Data Path Delay                          526
---------------------------------------   ---- 
End-of-path arrival time (ps)             3527
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__439/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__439/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__440/I                                          GlobalMux                      0              1998  RISE       1
I__440/O                                          GlobalMux                    154              2153  RISE       1
I__443/I                                          ClkMux                         0              2153  RISE       1
I__443/O                                          ClkMux                       309              2461  RISE       1
cntr_1_LC_1_6_4/clk                               LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name               model name                 delay  cumulative delay  slack  edge  Fanout
---------------------  -------------------------  -----  ----------------  -----  ----  ------
cntr_1_LC_1_6_4/lcout  LogicCell40_SEQ_MODE_1000    540              3001   1066  FALL       5
I__285/I               LocalMux                       0              3001   1066  FALL       1
I__285/O               LocalMux                     309              3310   1066  FALL       1
I__289/I               InMux                          0              3310   1066  FALL       1
I__289/O               InMux                        217              3527   1066  FALL       1
cntr_1_LC_1_6_4/in1    LogicCell40_SEQ_MODE_1000      0              3527   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__439/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__439/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__440/I                                          GlobalMux                      0              1998  RISE       1
I__440/O                                          GlobalMux                    154              2153  RISE       1
I__443/I                                          ClkMux                         0              2153  RISE       1
I__443/O                                          ClkMux                       309              2461  RISE       1
cntr_1_LC_1_6_4/clk                               LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : cntr_5_LC_1_6_3/lcout
Path End         : cntr_5_LC_1_6_3/in1
Capture Clock    : cntr_5_LC_1_6_3/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (top|CLK:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 2461
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             2461

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2461
+ Clock To Q                               540
+ Data Path Delay                          526
---------------------------------------   ---- 
End-of-path arrival time (ps)             3527
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__439/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__439/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__440/I                                          GlobalMux                      0              1998  RISE       1
I__440/O                                          GlobalMux                    154              2153  RISE       1
I__443/I                                          ClkMux                         0              2153  RISE       1
I__443/O                                          ClkMux                       309              2461  RISE       1
cntr_5_LC_1_6_3/clk                               LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name               model name                 delay  cumulative delay  slack  edge  Fanout
---------------------  -------------------------  -----  ----------------  -----  ----  ------
cntr_5_LC_1_6_3/lcout  LogicCell40_SEQ_MODE_1000    540              3001   1066  FALL       4
I__248/I               LocalMux                       0              3001   1066  FALL       1
I__248/O               LocalMux                     309              3310   1066  FALL       1
I__252/I               InMux                          0              3310   1066  FALL       1
I__252/O               InMux                        217              3527   1066  FALL       1
cntr_5_LC_1_6_3/in1    LogicCell40_SEQ_MODE_1000      0              3527   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__439/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__439/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__440/I                                          GlobalMux                      0              1998  RISE       1
I__440/O                                          GlobalMux                    154              2153  RISE       1
I__443/I                                          ClkMux                         0              2153  RISE       1
I__443/O                                          ClkMux                       309              2461  RISE       1
cntr_5_LC_1_6_3/clk                               LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : cntr_4_LC_1_6_1/lcout
Path End         : cntr_5_LC_1_6_3/in2
Capture Clock    : cntr_5_LC_1_6_3/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (top|CLK:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 2461
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             2461

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2461
+ Clock To Q                               540
+ Data Path Delay                          526
---------------------------------------   ---- 
End-of-path arrival time (ps)             3527
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__439/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__439/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__440/I                                          GlobalMux                      0              1998  RISE       1
I__440/O                                          GlobalMux                    154              2153  RISE       1
I__443/I                                          ClkMux                         0              2153  RISE       1
I__443/O                                          ClkMux                       309              2461  RISE       1
cntr_4_LC_1_6_1/clk                               LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name               model name                 delay  cumulative delay  slack  edge  Fanout
---------------------  -------------------------  -----  ----------------  -----  ----  ------
cntr_4_LC_1_6_1/lcout  LogicCell40_SEQ_MODE_1000    540              3001   1066  FALL       5
I__327/I               LocalMux                       0              3001   1066  FALL       1
I__327/O               LocalMux                     309              3310   1066  FALL       1
I__331/I               InMux                          0              3310   1066  FALL       1
I__331/O               InMux                        217              3527   1066  FALL       1
I__335/I               CascadeMux                     0              3527   1066  FALL       1
I__335/O               CascadeMux                     0              3527   1066  FALL       1
cntr_5_LC_1_6_3/in2    LogicCell40_SEQ_MODE_1000      0              3527   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__439/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__439/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__440/I                                          GlobalMux                      0              1998  RISE       1
I__440/O                                          GlobalMux                    154              2153  RISE       1
I__443/I                                          ClkMux                         0              2153  RISE       1
I__443/O                                          ClkMux                       309              2461  RISE       1
cntr_5_LC_1_6_3/clk                               LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : cntr_2_LC_1_6_0/lcout
Path End         : cntr_2_LC_1_6_0/in0
Capture Clock    : cntr_2_LC_1_6_0/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (top|CLK:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 2461
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             2461

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2461
+ Clock To Q                               540
+ Data Path Delay                          526
---------------------------------------   ---- 
End-of-path arrival time (ps)             3527
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__439/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__439/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__440/I                                          GlobalMux                      0              1998  RISE       1
I__440/O                                          GlobalMux                    154              2153  RISE       1
I__443/I                                          ClkMux                         0              2153  RISE       1
I__443/O                                          ClkMux                       309              2461  RISE       1
cntr_2_LC_1_6_0/clk                               LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name               model name                 delay  cumulative delay  slack  edge  Fanout
---------------------  -------------------------  -----  ----------------  -----  ----  ------
cntr_2_LC_1_6_0/lcout  LogicCell40_SEQ_MODE_1000    540              3001   1066  FALL       4
I__294/I               LocalMux                       0              3001   1066  FALL       1
I__294/O               LocalMux                     309              3310   1066  FALL       1
I__298/I               InMux                          0              3310   1066  FALL       1
I__298/O               InMux                        217              3527   1066  FALL       1
cntr_2_LC_1_6_0/in0    LogicCell40_SEQ_MODE_1000      0              3527   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__439/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__439/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__440/I                                          GlobalMux                      0              1998  RISE       1
I__440/O                                          GlobalMux                    154              2153  RISE       1
I__443/I                                          ClkMux                         0              2153  RISE       1
I__443/O                                          ClkMux                       309              2461  RISE       1
cntr_2_LC_1_6_0/clk                               LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : cntr_esr_3_LC_1_5_0/lcout
Path End         : cntr_esr_3_LC_1_5_0/in0
Capture Clock    : cntr_esr_3_LC_1_5_0/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (top|CLK:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 2461
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             2461

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2461
+ Clock To Q                               540
+ Data Path Delay                          526
---------------------------------------   ---- 
End-of-path arrival time (ps)             3527
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__439/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__439/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__440/I                                          GlobalMux                      0              1998  RISE       1
I__440/O                                          GlobalMux                    154              2153  RISE       1
I__446/I                                          ClkMux                         0              2153  RISE       1
I__446/O                                          ClkMux                       309              2461  RISE       1
cntr_esr_3_LC_1_5_0/clk                           LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                   model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------  -------------------------  -----  ----------------  -----  ----  ------
cntr_esr_3_LC_1_5_0/lcout  LogicCell40_SEQ_MODE_1000    540              3001   1066  FALL       4
I__302/I                   LocalMux                       0              3001   1066  FALL       1
I__302/O                   LocalMux                     309              3310   1066  FALL       1
I__306/I                   InMux                          0              3310   1066  FALL       1
I__306/O                   InMux                        217              3527   1066  FALL       1
cntr_esr_3_LC_1_5_0/in0    LogicCell40_SEQ_MODE_1000      0              3527   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__439/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__439/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__440/I                                          GlobalMux                      0              1998  RISE       1
I__440/O                                          GlobalMux                    154              2153  RISE       1
I__446/I                                          ClkMux                         0              2153  RISE       1
I__446/O                                          ClkMux                       309              2461  RISE       1
cntr_esr_3_LC_1_5_0/clk                           LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : delay_14_LC_1_3_6/lcout
Path End         : delay_14_LC_1_3_6/in1
Capture Clock    : delay_14_LC_1_3_6/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (top|CLK:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 2461
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             2461

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2461
+ Clock To Q                               540
+ Data Path Delay                          526
---------------------------------------   ---- 
End-of-path arrival time (ps)             3527
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__439/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__439/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__440/I                                          GlobalMux                      0              1998  RISE       1
I__440/O                                          GlobalMux                    154              2153  RISE       1
I__449/I                                          ClkMux                         0              2153  RISE       1
I__449/O                                          ClkMux                       309              2461  RISE       1
delay_14_LC_1_3_6/clk                             LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                 model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------  -------------------------  -----  ----------------  -----  ----  ------
delay_14_LC_1_3_6/lcout  LogicCell40_SEQ_MODE_1000    540              3001   1066  FALL       2
I__118/I                 LocalMux                       0              3001   1066  FALL       1
I__118/O                 LocalMux                     309              3310   1066  FALL       1
I__119/I                 InMux                          0              3310   1066  FALL       1
I__119/O                 InMux                        217              3527   1066  FALL       1
delay_14_LC_1_3_6/in1    LogicCell40_SEQ_MODE_1000      0              3527   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__439/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__439/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__440/I                                          GlobalMux                      0              1998  RISE       1
I__440/O                                          GlobalMux                    154              2153  RISE       1
I__449/I                                          ClkMux                         0              2153  RISE       1
I__449/O                                          ClkMux                       309              2461  RISE       1
delay_14_LC_1_3_6/clk                             LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : delay_13_LC_1_3_5/lcout
Path End         : delay_13_LC_1_3_5/in1
Capture Clock    : delay_13_LC_1_3_5/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (top|CLK:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 2461
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             2461

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2461
+ Clock To Q                               540
+ Data Path Delay                          526
---------------------------------------   ---- 
End-of-path arrival time (ps)             3527
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__439/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__439/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__440/I                                          GlobalMux                      0              1998  RISE       1
I__440/O                                          GlobalMux                    154              2153  RISE       1
I__449/I                                          ClkMux                         0              2153  RISE       1
I__449/O                                          ClkMux                       309              2461  RISE       1
delay_13_LC_1_3_5/clk                             LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                 model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------  -------------------------  -----  ----------------  -----  ----  ------
delay_13_LC_1_3_5/lcout  LogicCell40_SEQ_MODE_1000    540              3001   1066  FALL       2
I__115/I                 LocalMux                       0              3001   1066  FALL       1
I__115/O                 LocalMux                     309              3310   1066  FALL       1
I__116/I                 InMux                          0              3310   1066  FALL       1
I__116/O                 InMux                        217              3527   1066  FALL       1
delay_13_LC_1_3_5/in1    LogicCell40_SEQ_MODE_1000      0              3527   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__439/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__439/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__440/I                                          GlobalMux                      0              1998  RISE       1
I__440/O                                          GlobalMux                    154              2153  RISE       1
I__449/I                                          ClkMux                         0              2153  RISE       1
I__449/O                                          ClkMux                       309              2461  RISE       1
delay_13_LC_1_3_5/clk                             LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : delay_12_LC_1_3_4/lcout
Path End         : delay_12_LC_1_3_4/in1
Capture Clock    : delay_12_LC_1_3_4/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (top|CLK:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 2461
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             2461

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2461
+ Clock To Q                               540
+ Data Path Delay                          526
---------------------------------------   ---- 
End-of-path arrival time (ps)             3527
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__439/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__439/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__440/I                                          GlobalMux                      0              1998  RISE       1
I__440/O                                          GlobalMux                    154              2153  RISE       1
I__449/I                                          ClkMux                         0              2153  RISE       1
I__449/O                                          ClkMux                       309              2461  RISE       1
delay_12_LC_1_3_4/clk                             LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                 model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------  -------------------------  -----  ----------------  -----  ----  ------
delay_12_LC_1_3_4/lcout  LogicCell40_SEQ_MODE_1000    540              3001   1066  FALL       2
I__111/I                 LocalMux                       0              3001   1066  FALL       1
I__111/O                 LocalMux                     309              3310   1066  FALL       1
I__112/I                 InMux                          0              3310   1066  FALL       1
I__112/O                 InMux                        217              3527   1066  FALL       1
delay_12_LC_1_3_4/in1    LogicCell40_SEQ_MODE_1000      0              3527   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__439/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__439/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__440/I                                          GlobalMux                      0              1998  RISE       1
I__440/O                                          GlobalMux                    154              2153  RISE       1
I__449/I                                          ClkMux                         0              2153  RISE       1
I__449/O                                          ClkMux                       309              2461  RISE       1
delay_12_LC_1_3_4/clk                             LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : delay_11_LC_1_3_3/lcout
Path End         : delay_11_LC_1_3_3/in1
Capture Clock    : delay_11_LC_1_3_3/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (top|CLK:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 2461
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             2461

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2461
+ Clock To Q                               540
+ Data Path Delay                          526
---------------------------------------   ---- 
End-of-path arrival time (ps)             3527
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__439/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__439/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__440/I                                          GlobalMux                      0              1998  RISE       1
I__440/O                                          GlobalMux                    154              2153  RISE       1
I__449/I                                          ClkMux                         0              2153  RISE       1
I__449/O                                          ClkMux                       309              2461  RISE       1
delay_11_LC_1_3_3/clk                             LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                 model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------  -------------------------  -----  ----------------  -----  ----  ------
delay_11_LC_1_3_3/lcout  LogicCell40_SEQ_MODE_1000    540              3001   1066  FALL       2
I__108/I                 LocalMux                       0              3001   1066  FALL       1
I__108/O                 LocalMux                     309              3310   1066  FALL       1
I__109/I                 InMux                          0              3310   1066  FALL       1
I__109/O                 InMux                        217              3527   1066  FALL       1
delay_11_LC_1_3_3/in1    LogicCell40_SEQ_MODE_1000      0              3527   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__439/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__439/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__440/I                                          GlobalMux                      0              1998  RISE       1
I__440/O                                          GlobalMux                    154              2153  RISE       1
I__449/I                                          ClkMux                         0              2153  RISE       1
I__449/O                                          ClkMux                       309              2461  RISE       1
delay_11_LC_1_3_3/clk                             LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : delay_10_LC_1_3_2/lcout
Path End         : delay_10_LC_1_3_2/in1
Capture Clock    : delay_10_LC_1_3_2/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (top|CLK:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 2461
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             2461

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2461
+ Clock To Q                               540
+ Data Path Delay                          526
---------------------------------------   ---- 
End-of-path arrival time (ps)             3527
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__439/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__439/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__440/I                                          GlobalMux                      0              1998  RISE       1
I__440/O                                          GlobalMux                    154              2153  RISE       1
I__449/I                                          ClkMux                         0              2153  RISE       1
I__449/O                                          ClkMux                       309              2461  RISE       1
delay_10_LC_1_3_2/clk                             LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                 model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------  -------------------------  -----  ----------------  -----  ----  ------
delay_10_LC_1_3_2/lcout  LogicCell40_SEQ_MODE_1000    540              3001   1066  FALL       2
I__180/I                 LocalMux                       0              3001   1066  FALL       1
I__180/O                 LocalMux                     309              3310   1066  FALL       1
I__182/I                 InMux                          0              3310   1066  FALL       1
I__182/O                 InMux                        217              3527   1066  FALL       1
delay_10_LC_1_3_2/in1    LogicCell40_SEQ_MODE_1000      0              3527   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__439/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__439/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__440/I                                          GlobalMux                      0              1998  RISE       1
I__440/O                                          GlobalMux                    154              2153  RISE       1
I__449/I                                          ClkMux                         0              2153  RISE       1
I__449/O                                          ClkMux                       309              2461  RISE       1
delay_10_LC_1_3_2/clk                             LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : delay_9_LC_1_3_1/lcout
Path End         : delay_9_LC_1_3_1/in1
Capture Clock    : delay_9_LC_1_3_1/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (top|CLK:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 2461
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             2461

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2461
+ Clock To Q                               540
+ Data Path Delay                          526
---------------------------------------   ---- 
End-of-path arrival time (ps)             3527
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__439/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__439/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__440/I                                          GlobalMux                      0              1998  RISE       1
I__440/O                                          GlobalMux                    154              2153  RISE       1
I__449/I                                          ClkMux                         0              2153  RISE       1
I__449/O                                          ClkMux                       309              2461  RISE       1
delay_9_LC_1_3_1/clk                              LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                model name                 delay  cumulative delay  slack  edge  Fanout
----------------------  -------------------------  -----  ----------------  -----  ----  ------
delay_9_LC_1_3_1/lcout  LogicCell40_SEQ_MODE_1000    540              3001   1066  FALL       2
I__171/I                LocalMux                       0              3001   1066  FALL       1
I__171/O                LocalMux                     309              3310   1066  FALL       1
I__173/I                InMux                          0              3310   1066  FALL       1
I__173/O                InMux                        217              3527   1066  FALL       1
delay_9_LC_1_3_1/in1    LogicCell40_SEQ_MODE_1000      0              3527   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__439/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__439/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__440/I                                          GlobalMux                      0              1998  RISE       1
I__440/O                                          GlobalMux                    154              2153  RISE       1
I__449/I                                          ClkMux                         0              2153  RISE       1
I__449/O                                          ClkMux                       309              2461  RISE       1
delay_9_LC_1_3_1/clk                              LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : delay_8_LC_1_3_0/lcout
Path End         : delay_8_LC_1_3_0/in1
Capture Clock    : delay_8_LC_1_3_0/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (top|CLK:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 2461
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             2461

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2461
+ Clock To Q                               540
+ Data Path Delay                          526
---------------------------------------   ---- 
End-of-path arrival time (ps)             3527
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__439/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__439/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__440/I                                          GlobalMux                      0              1998  RISE       1
I__440/O                                          GlobalMux                    154              2153  RISE       1
I__449/I                                          ClkMux                         0              2153  RISE       1
I__449/O                                          ClkMux                       309              2461  RISE       1
delay_8_LC_1_3_0/clk                              LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                model name                 delay  cumulative delay  slack  edge  Fanout
----------------------  -------------------------  -----  ----------------  -----  ----  ------
delay_8_LC_1_3_0/lcout  LogicCell40_SEQ_MODE_1000    540              3001   1066  FALL       2
I__175/I                LocalMux                       0              3001   1066  FALL       1
I__175/O                LocalMux                     309              3310   1066  FALL       1
I__177/I                InMux                          0              3310   1066  FALL       1
I__177/O                InMux                        217              3527   1066  FALL       1
delay_8_LC_1_3_0/in1    LogicCell40_SEQ_MODE_1000      0              3527   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__439/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__439/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__440/I                                          GlobalMux                      0              1998  RISE       1
I__440/O                                          GlobalMux                    154              2153  RISE       1
I__449/I                                          ClkMux                         0              2153  RISE       1
I__449/O                                          ClkMux                       309              2461  RISE       1
delay_8_LC_1_3_0/clk                              LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : delay_7_LC_1_2_7/lcout
Path End         : delay_7_LC_1_2_7/in1
Capture Clock    : delay_7_LC_1_2_7/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (top|CLK:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 2461
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             2461

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2461
+ Clock To Q                               540
+ Data Path Delay                          526
---------------------------------------   ---- 
End-of-path arrival time (ps)             3527
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__439/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__439/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__440/I                                          GlobalMux                      0              1998  RISE       1
I__440/O                                          GlobalMux                    154              2153  RISE       1
I__451/I                                          ClkMux                         0              2153  RISE       1
I__451/O                                          ClkMux                       309              2461  RISE       1
delay_7_LC_1_2_7/clk                              LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                model name                 delay  cumulative delay  slack  edge  Fanout
----------------------  -------------------------  -----  ----------------  -----  ----  ------
delay_7_LC_1_2_7/lcout  LogicCell40_SEQ_MODE_1000    540              3001   1066  FALL       2
I__128/I                LocalMux                       0              3001   1066  FALL       1
I__128/O                LocalMux                     309              3310   1066  FALL       1
I__130/I                InMux                          0              3310   1066  FALL       1
I__130/O                InMux                        217              3527   1066  FALL       1
delay_7_LC_1_2_7/in1    LogicCell40_SEQ_MODE_1000      0              3527   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__439/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__439/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__440/I                                          GlobalMux                      0              1998  RISE       1
I__440/O                                          GlobalMux                    154              2153  RISE       1
I__451/I                                          ClkMux                         0              2153  RISE       1
I__451/O                                          ClkMux                       309              2461  RISE       1
delay_7_LC_1_2_7/clk                              LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : delay_6_LC_1_2_6/lcout
Path End         : delay_6_LC_1_2_6/in1
Capture Clock    : delay_6_LC_1_2_6/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (top|CLK:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 2461
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             2461

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2461
+ Clock To Q                               540
+ Data Path Delay                          526
---------------------------------------   ---- 
End-of-path arrival time (ps)             3527
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__439/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__439/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__440/I                                          GlobalMux                      0              1998  RISE       1
I__440/O                                          GlobalMux                    154              2153  RISE       1
I__451/I                                          ClkMux                         0              2153  RISE       1
I__451/O                                          ClkMux                       309              2461  RISE       1
delay_6_LC_1_2_6/clk                              LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                model name                 delay  cumulative delay  slack  edge  Fanout
----------------------  -------------------------  -----  ----------------  -----  ----  ------
delay_6_LC_1_2_6/lcout  LogicCell40_SEQ_MODE_1000    540              3001   1066  FALL       2
I__140/I                LocalMux                       0              3001   1066  FALL       1
I__140/O                LocalMux                     309              3310   1066  FALL       1
I__142/I                InMux                          0              3310   1066  FALL       1
I__142/O                InMux                        217              3527   1066  FALL       1
delay_6_LC_1_2_6/in1    LogicCell40_SEQ_MODE_1000      0              3527   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__439/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__439/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__440/I                                          GlobalMux                      0              1998  RISE       1
I__440/O                                          GlobalMux                    154              2153  RISE       1
I__451/I                                          ClkMux                         0              2153  RISE       1
I__451/O                                          ClkMux                       309              2461  RISE       1
delay_6_LC_1_2_6/clk                              LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : delay_5_LC_1_2_5/lcout
Path End         : delay_5_LC_1_2_5/in1
Capture Clock    : delay_5_LC_1_2_5/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (top|CLK:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 2461
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             2461

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2461
+ Clock To Q                               540
+ Data Path Delay                          526
---------------------------------------   ---- 
End-of-path arrival time (ps)             3527
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__439/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__439/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__440/I                                          GlobalMux                      0              1998  RISE       1
I__440/O                                          GlobalMux                    154              2153  RISE       1
I__451/I                                          ClkMux                         0              2153  RISE       1
I__451/O                                          ClkMux                       309              2461  RISE       1
delay_5_LC_1_2_5/clk                              LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                model name                 delay  cumulative delay  slack  edge  Fanout
----------------------  -------------------------  -----  ----------------  -----  ----  ------
delay_5_LC_1_2_5/lcout  LogicCell40_SEQ_MODE_1000    540              3001   1066  FALL       2
I__136/I                LocalMux                       0              3001   1066  FALL       1
I__136/O                LocalMux                     309              3310   1066  FALL       1
I__138/I                InMux                          0              3310   1066  FALL       1
I__138/O                InMux                        217              3527   1066  FALL       1
delay_5_LC_1_2_5/in1    LogicCell40_SEQ_MODE_1000      0              3527   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__439/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__439/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__440/I                                          GlobalMux                      0              1998  RISE       1
I__440/O                                          GlobalMux                    154              2153  RISE       1
I__451/I                                          ClkMux                         0              2153  RISE       1
I__451/O                                          ClkMux                       309              2461  RISE       1
delay_5_LC_1_2_5/clk                              LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : delay_4_LC_1_2_4/lcout
Path End         : delay_4_LC_1_2_4/in1
Capture Clock    : delay_4_LC_1_2_4/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (top|CLK:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 2461
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             2461

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2461
+ Clock To Q                               540
+ Data Path Delay                          526
---------------------------------------   ---- 
End-of-path arrival time (ps)             3527
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__439/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__439/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__440/I                                          GlobalMux                      0              1998  RISE       1
I__440/O                                          GlobalMux                    154              2153  RISE       1
I__451/I                                          ClkMux                         0              2153  RISE       1
I__451/O                                          ClkMux                       309              2461  RISE       1
delay_4_LC_1_2_4/clk                              LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                model name                 delay  cumulative delay  slack  edge  Fanout
----------------------  -------------------------  -----  ----------------  -----  ----  ------
delay_4_LC_1_2_4/lcout  LogicCell40_SEQ_MODE_1000    540              3001   1066  FALL       2
I__132/I                LocalMux                       0              3001   1066  FALL       1
I__132/O                LocalMux                     309              3310   1066  FALL       1
I__134/I                InMux                          0              3310   1066  FALL       1
I__134/O                InMux                        217              3527   1066  FALL       1
delay_4_LC_1_2_4/in1    LogicCell40_SEQ_MODE_1000      0              3527   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__439/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__439/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__440/I                                          GlobalMux                      0              1998  RISE       1
I__440/O                                          GlobalMux                    154              2153  RISE       1
I__451/I                                          ClkMux                         0              2153  RISE       1
I__451/O                                          ClkMux                       309              2461  RISE       1
delay_4_LC_1_2_4/clk                              LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : delay_3_LC_1_2_3/lcout
Path End         : delay_3_LC_1_2_3/in1
Capture Clock    : delay_3_LC_1_2_3/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (top|CLK:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 2461
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             2461

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2461
+ Clock To Q                               540
+ Data Path Delay                          526
---------------------------------------   ---- 
End-of-path arrival time (ps)             3527
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__439/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__439/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__440/I                                          GlobalMux                      0              1998  RISE       1
I__440/O                                          GlobalMux                    154              2153  RISE       1
I__451/I                                          ClkMux                         0              2153  RISE       1
I__451/O                                          ClkMux                       309              2461  RISE       1
delay_3_LC_1_2_3/clk                              LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                model name                 delay  cumulative delay  slack  edge  Fanout
----------------------  -------------------------  -----  ----------------  -----  ----  ------
delay_3_LC_1_2_3/lcout  LogicCell40_SEQ_MODE_1000    540              3001   1066  FALL       2
I__163/I                LocalMux                       0              3001   1066  FALL       1
I__163/O                LocalMux                     309              3310   1066  FALL       1
I__165/I                InMux                          0              3310   1066  FALL       1
I__165/O                InMux                        217              3527   1066  FALL       1
delay_3_LC_1_2_3/in1    LogicCell40_SEQ_MODE_1000      0              3527   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__439/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__439/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__440/I                                          GlobalMux                      0              1998  RISE       1
I__440/O                                          GlobalMux                    154              2153  RISE       1
I__451/I                                          ClkMux                         0              2153  RISE       1
I__451/O                                          ClkMux                       309              2461  RISE       1
delay_3_LC_1_2_3/clk                              LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : delay_2_LC_1_2_2/lcout
Path End         : delay_2_LC_1_2_2/in1
Capture Clock    : delay_2_LC_1_2_2/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (top|CLK:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 2461
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             2461

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2461
+ Clock To Q                               540
+ Data Path Delay                          526
---------------------------------------   ---- 
End-of-path arrival time (ps)             3527
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__439/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__439/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__440/I                                          GlobalMux                      0              1998  RISE       1
I__440/O                                          GlobalMux                    154              2153  RISE       1
I__451/I                                          ClkMux                         0              2153  RISE       1
I__451/O                                          ClkMux                       309              2461  RISE       1
delay_2_LC_1_2_2/clk                              LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                model name                 delay  cumulative delay  slack  edge  Fanout
----------------------  -------------------------  -----  ----------------  -----  ----  ------
delay_2_LC_1_2_2/lcout  LogicCell40_SEQ_MODE_1000    540              3001   1066  FALL       2
I__154/I                LocalMux                       0              3001   1066  FALL       1
I__154/O                LocalMux                     309              3310   1066  FALL       1
I__156/I                InMux                          0              3310   1066  FALL       1
I__156/O                InMux                        217              3527   1066  FALL       1
delay_2_LC_1_2_2/in1    LogicCell40_SEQ_MODE_1000      0              3527   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__439/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__439/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__440/I                                          GlobalMux                      0              1998  RISE       1
I__440/O                                          GlobalMux                    154              2153  RISE       1
I__451/I                                          ClkMux                         0              2153  RISE       1
I__451/O                                          ClkMux                       309              2461  RISE       1
delay_2_LC_1_2_2/clk                              LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : delay_1_LC_1_2_1/lcout
Path End         : delay_1_LC_1_2_1/in1
Capture Clock    : delay_1_LC_1_2_1/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (top|CLK:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 2461
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             2461

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2461
+ Clock To Q                               540
+ Data Path Delay                          526
---------------------------------------   ---- 
End-of-path arrival time (ps)             3527
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__439/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__439/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__440/I                                          GlobalMux                      0              1998  RISE       1
I__440/O                                          GlobalMux                    154              2153  RISE       1
I__451/I                                          ClkMux                         0              2153  RISE       1
I__451/O                                          ClkMux                       309              2461  RISE       1
delay_1_LC_1_2_1/clk                              LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                model name                 delay  cumulative delay  slack  edge  Fanout
----------------------  -------------------------  -----  ----------------  -----  ----  ------
delay_1_LC_1_2_1/lcout  LogicCell40_SEQ_MODE_1000    540              3001   1066  FALL       2
I__158/I                LocalMux                       0              3001   1066  FALL       1
I__158/O                LocalMux                     309              3310   1066  FALL       1
I__160/I                InMux                          0              3310   1066  FALL       1
I__160/O                InMux                        217              3527   1066  FALL       1
delay_1_LC_1_2_1/in1    LogicCell40_SEQ_MODE_1000      0              3527   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__439/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__439/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__440/I                                          GlobalMux                      0              1998  RISE       1
I__440/O                                          GlobalMux                    154              2153  RISE       1
I__451/I                                          ClkMux                         0              2153  RISE       1
I__451/O                                          ClkMux                       309              2461  RISE       1
delay_1_LC_1_2_1/clk                              LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : delay_0_LC_1_2_0/lcout
Path End         : delay_0_LC_1_2_0/in1
Capture Clock    : delay_0_LC_1_2_0/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (top|CLK:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 2461
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             2461

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2461
+ Clock To Q                               540
+ Data Path Delay                          526
---------------------------------------   ---- 
End-of-path arrival time (ps)             3527
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__439/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__439/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__440/I                                          GlobalMux                      0              1998  RISE       1
I__440/O                                          GlobalMux                    154              2153  RISE       1
I__451/I                                          ClkMux                         0              2153  RISE       1
I__451/O                                          ClkMux                       309              2461  RISE       1
delay_0_LC_1_2_0/clk                              LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                model name                 delay  cumulative delay  slack  edge  Fanout
----------------------  -------------------------  -----  ----------------  -----  ----  ------
delay_0_LC_1_2_0/lcout  LogicCell40_SEQ_MODE_1000    540              3001   1066  FALL       2
I__167/I                LocalMux                       0              3001   1066  FALL       1
I__167/O                LocalMux                     309              3310   1066  FALL       1
I__169/I                InMux                          0              3310   1066  FALL       1
I__169/O                InMux                        217              3527   1066  FALL       1
delay_0_LC_1_2_0/in1    LogicCell40_SEQ_MODE_1000      0              3527   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__439/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__439/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__440/I                                          GlobalMux                      0              1998  RISE       1
I__440/O                                          GlobalMux                    154              2153  RISE       1
I__451/I                                          ClkMux                         0              2153  RISE       1
I__451/O                                          ClkMux                       309              2461  RISE       1
delay_0_LC_1_2_0/clk                              LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : how_1_LC_2_4_1/lcout
Path End         : PWM_NUM_1_LC_2_5_5/in3
Capture Clock    : PWM_NUM_1_LC_2_5_5/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (top|CLK:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 2461
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             2461

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2461
+ Clock To Q                               540
+ Data Path Delay                          526
---------------------------------------   ---- 
End-of-path arrival time (ps)             3527
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__439/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__439/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__440/I                                          GlobalMux                      0              1998  RISE       1
I__440/O                                          GlobalMux                    154              2153  RISE       1
I__450/I                                          ClkMux                         0              2153  RISE       1
I__450/O                                          ClkMux                       309              2461  RISE       1
how_1_LC_2_4_1/clk                                LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                model name                 delay  cumulative delay  slack  edge  Fanout
----------------------  -------------------------  -----  ----------------  -----  ----  ------
how_1_LC_2_4_1/lcout    LogicCell40_SEQ_MODE_1000    540              3001   1066  FALL       5
I__195/I                LocalMux                       0              3001   1066  FALL       1
I__195/O                LocalMux                     309              3310   1066  FALL       1
I__197/I                InMux                          0              3310   1066  FALL       1
I__197/O                InMux                        217              3527   1066  FALL       1
PWM_NUM_1_LC_2_5_5/in3  LogicCell40_SEQ_MODE_1000      0              3527   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__439/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__439/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__440/I                                          GlobalMux                      0              1998  RISE       1
I__440/O                                          GlobalMux                    154              2153  RISE       1
I__448/I                                          ClkMux                         0              2153  RISE       1
I__448/O                                          ClkMux                       309              2461  RISE       1
PWM_NUM_1_LC_2_5_5/clk                            LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : how_1_LC_2_4_1/lcout
Path End         : PWM_NUM_2_LC_2_5_7/in3
Capture Clock    : PWM_NUM_2_LC_2_5_7/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (top|CLK:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 2461
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             2461

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2461
+ Clock To Q                               540
+ Data Path Delay                          526
---------------------------------------   ---- 
End-of-path arrival time (ps)             3527
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__439/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__439/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__440/I                                          GlobalMux                      0              1998  RISE       1
I__440/O                                          GlobalMux                    154              2153  RISE       1
I__450/I                                          ClkMux                         0              2153  RISE       1
I__450/O                                          ClkMux                       309              2461  RISE       1
how_1_LC_2_4_1/clk                                LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                model name                 delay  cumulative delay  slack  edge  Fanout
----------------------  -------------------------  -----  ----------------  -----  ----  ------
how_1_LC_2_4_1/lcout    LogicCell40_SEQ_MODE_1000    540              3001   1066  FALL       5
I__195/I                LocalMux                       0              3001   1066  FALL       1
I__195/O                LocalMux                     309              3310   1066  FALL       1
I__198/I                InMux                          0              3310   1066  FALL       1
I__198/O                InMux                        217              3527   1066  FALL       1
PWM_NUM_2_LC_2_5_7/in3  LogicCell40_SEQ_MODE_1000      0              3527   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__439/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__439/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__440/I                                          GlobalMux                      0              1998  RISE       1
I__440/O                                          GlobalMux                    154              2153  RISE       1
I__448/I                                          ClkMux                         0              2153  RISE       1
I__448/O                                          ClkMux                       309              2461  RISE       1
PWM_NUM_2_LC_2_5_7/clk                            LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : how_1_LC_2_4_1/lcout
Path End         : PWM_NUM_3_LC_2_5_1/in3
Capture Clock    : PWM_NUM_3_LC_2_5_1/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (top|CLK:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 2461
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             2461

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2461
+ Clock To Q                               540
+ Data Path Delay                          526
---------------------------------------   ---- 
End-of-path arrival time (ps)             3527
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__439/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__439/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__440/I                                          GlobalMux                      0              1998  RISE       1
I__440/O                                          GlobalMux                    154              2153  RISE       1
I__450/I                                          ClkMux                         0              2153  RISE       1
I__450/O                                          ClkMux                       309              2461  RISE       1
how_1_LC_2_4_1/clk                                LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                model name                 delay  cumulative delay  slack  edge  Fanout
----------------------  -------------------------  -----  ----------------  -----  ----  ------
how_1_LC_2_4_1/lcout    LogicCell40_SEQ_MODE_1000    540              3001   1066  FALL       5
I__195/I                LocalMux                       0              3001   1066  FALL       1
I__195/O                LocalMux                     309              3310   1066  FALL       1
I__199/I                InMux                          0              3310   1066  FALL       1
I__199/O                InMux                        217              3527   1066  FALL       1
PWM_NUM_3_LC_2_5_1/in3  LogicCell40_SEQ_MODE_1000      0              3527   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__439/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__439/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__440/I                                          GlobalMux                      0              1998  RISE       1
I__440/O                                          GlobalMux                    154              2153  RISE       1
I__448/I                                          ClkMux                         0              2153  RISE       1
I__448/O                                          ClkMux                       309              2461  RISE       1
PWM_NUM_3_LC_2_5_1/clk                            LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : how_1_LC_2_4_1/lcout
Path End         : PWM_NUM_5_LC_2_5_3/in3
Capture Clock    : PWM_NUM_5_LC_2_5_3/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (top|CLK:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 2461
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             2461

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2461
+ Clock To Q                               540
+ Data Path Delay                          526
---------------------------------------   ---- 
End-of-path arrival time (ps)             3527
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__439/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__439/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__440/I                                          GlobalMux                      0              1998  RISE       1
I__440/O                                          GlobalMux                    154              2153  RISE       1
I__450/I                                          ClkMux                         0              2153  RISE       1
I__450/O                                          ClkMux                       309              2461  RISE       1
how_1_LC_2_4_1/clk                                LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                model name                 delay  cumulative delay  slack  edge  Fanout
----------------------  -------------------------  -----  ----------------  -----  ----  ------
how_1_LC_2_4_1/lcout    LogicCell40_SEQ_MODE_1000    540              3001   1066  FALL       5
I__195/I                LocalMux                       0              3001   1066  FALL       1
I__195/O                LocalMux                     309              3310   1066  FALL       1
I__200/I                InMux                          0              3310   1066  FALL       1
I__200/O                InMux                        217              3527   1066  FALL       1
PWM_NUM_5_LC_2_5_3/in3  LogicCell40_SEQ_MODE_1000      0              3527   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__439/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__439/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__440/I                                          GlobalMux                      0              1998  RISE       1
I__440/O                                          GlobalMux                    154              2153  RISE       1
I__448/I                                          ClkMux                         0              2153  RISE       1
I__448/O                                          ClkMux                       309              2461  RISE       1
PWM_NUM_5_LC_2_5_3/clk                            LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : how_2_LC_2_4_4/lcout
Path End         : PWM_NUM_4_LC_2_5_4/in0
Capture Clock    : PWM_NUM_4_LC_2_5_4/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (top|CLK:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 2461
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             2461

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2461
+ Clock To Q                               540
+ Data Path Delay                          526
---------------------------------------   ---- 
End-of-path arrival time (ps)             3527
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__439/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__439/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__440/I                                          GlobalMux                      0              1998  RISE       1
I__440/O                                          GlobalMux                    154              2153  RISE       1
I__450/I                                          ClkMux                         0              2153  RISE       1
I__450/O                                          ClkMux                       309              2461  RISE       1
how_2_LC_2_4_4/clk                                LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                model name                 delay  cumulative delay  slack  edge  Fanout
----------------------  -------------------------  -----  ----------------  -----  ----  ------
how_2_LC_2_4_4/lcout    LogicCell40_SEQ_MODE_1000    540              3001   1066  FALL       6
I__202/I                LocalMux                       0              3001   1066  FALL       1
I__202/O                LocalMux                     309              3310   1066  FALL       1
I__204/I                InMux                          0              3310   1066  FALL       1
I__204/O                InMux                        217              3527   1066  FALL       1
PWM_NUM_4_LC_2_5_4/in0  LogicCell40_SEQ_MODE_1000      0              3527   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__439/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__439/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__440/I                                          GlobalMux                      0              1998  RISE       1
I__440/O                                          GlobalMux                    154              2153  RISE       1
I__448/I                                          ClkMux                         0              2153  RISE       1
I__448/O                                          ClkMux                       309              2461  RISE       1
PWM_NUM_4_LC_2_5_4/clk                            LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : how_2_LC_2_4_4/lcout
Path End         : PWM_NUM_1_LC_2_5_5/in1
Capture Clock    : PWM_NUM_1_LC_2_5_5/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (top|CLK:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 2461
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             2461

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2461
+ Clock To Q                               540
+ Data Path Delay                          526
---------------------------------------   ---- 
End-of-path arrival time (ps)             3527
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__439/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__439/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__440/I                                          GlobalMux                      0              1998  RISE       1
I__440/O                                          GlobalMux                    154              2153  RISE       1
I__450/I                                          ClkMux                         0              2153  RISE       1
I__450/O                                          ClkMux                       309              2461  RISE       1
how_2_LC_2_4_4/clk                                LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                model name                 delay  cumulative delay  slack  edge  Fanout
----------------------  -------------------------  -----  ----------------  -----  ----  ------
how_2_LC_2_4_4/lcout    LogicCell40_SEQ_MODE_1000    540              3001   1066  FALL       6
I__202/I                LocalMux                       0              3001   1066  FALL       1
I__202/O                LocalMux                     309              3310   1066  FALL       1
I__205/I                InMux                          0              3310   1066  FALL       1
I__205/O                InMux                        217              3527   1066  FALL       1
PWM_NUM_1_LC_2_5_5/in1  LogicCell40_SEQ_MODE_1000      0              3527   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__439/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__439/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__440/I                                          GlobalMux                      0              1998  RISE       1
I__440/O                                          GlobalMux                    154              2153  RISE       1
I__448/I                                          ClkMux                         0              2153  RISE       1
I__448/O                                          ClkMux                       309              2461  RISE       1
PWM_NUM_1_LC_2_5_5/clk                            LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : how_2_LC_2_4_4/lcout
Path End         : PWM_NUM_2_LC_2_5_7/in1
Capture Clock    : PWM_NUM_2_LC_2_5_7/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (top|CLK:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 2461
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             2461

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2461
+ Clock To Q                               540
+ Data Path Delay                          526
---------------------------------------   ---- 
End-of-path arrival time (ps)             3527
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__439/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__439/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__440/I                                          GlobalMux                      0              1998  RISE       1
I__440/O                                          GlobalMux                    154              2153  RISE       1
I__450/I                                          ClkMux                         0              2153  RISE       1
I__450/O                                          ClkMux                       309              2461  RISE       1
how_2_LC_2_4_4/clk                                LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                model name                 delay  cumulative delay  slack  edge  Fanout
----------------------  -------------------------  -----  ----------------  -----  ----  ------
how_2_LC_2_4_4/lcout    LogicCell40_SEQ_MODE_1000    540              3001   1066  FALL       6
I__202/I                LocalMux                       0              3001   1066  FALL       1
I__202/O                LocalMux                     309              3310   1066  FALL       1
I__206/I                InMux                          0              3310   1066  FALL       1
I__206/O                InMux                        217              3527   1066  FALL       1
PWM_NUM_2_LC_2_5_7/in1  LogicCell40_SEQ_MODE_1000      0              3527   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__439/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__439/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__440/I                                          GlobalMux                      0              1998  RISE       1
I__440/O                                          GlobalMux                    154              2153  RISE       1
I__448/I                                          ClkMux                         0              2153  RISE       1
I__448/O                                          ClkMux                       309              2461  RISE       1
PWM_NUM_2_LC_2_5_7/clk                            LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : how_2_LC_2_4_4/lcout
Path End         : PWM_NUM_3_LC_2_5_1/in1
Capture Clock    : PWM_NUM_3_LC_2_5_1/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (top|CLK:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 2461
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             2461

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2461
+ Clock To Q                               540
+ Data Path Delay                          526
---------------------------------------   ---- 
End-of-path arrival time (ps)             3527
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__439/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__439/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__440/I                                          GlobalMux                      0              1998  RISE       1
I__440/O                                          GlobalMux                    154              2153  RISE       1
I__450/I                                          ClkMux                         0              2153  RISE       1
I__450/O                                          ClkMux                       309              2461  RISE       1
how_2_LC_2_4_4/clk                                LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                model name                 delay  cumulative delay  slack  edge  Fanout
----------------------  -------------------------  -----  ----------------  -----  ----  ------
how_2_LC_2_4_4/lcout    LogicCell40_SEQ_MODE_1000    540              3001   1066  FALL       6
I__202/I                LocalMux                       0              3001   1066  FALL       1
I__202/O                LocalMux                     309              3310   1066  FALL       1
I__207/I                InMux                          0              3310   1066  FALL       1
I__207/O                InMux                        217              3527   1066  FALL       1
PWM_NUM_3_LC_2_5_1/in1  LogicCell40_SEQ_MODE_1000      0              3527   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__439/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__439/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__440/I                                          GlobalMux                      0              1998  RISE       1
I__440/O                                          GlobalMux                    154              2153  RISE       1
I__448/I                                          ClkMux                         0              2153  RISE       1
I__448/O                                          ClkMux                       309              2461  RISE       1
PWM_NUM_3_LC_2_5_1/clk                            LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : how_2_LC_2_4_4/lcout
Path End         : PWM_NUM_5_LC_2_5_3/in1
Capture Clock    : PWM_NUM_5_LC_2_5_3/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (top|CLK:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 2461
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             2461

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2461
+ Clock To Q                               540
+ Data Path Delay                          526
---------------------------------------   ---- 
End-of-path arrival time (ps)             3527
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__439/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__439/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__440/I                                          GlobalMux                      0              1998  RISE       1
I__440/O                                          GlobalMux                    154              2153  RISE       1
I__450/I                                          ClkMux                         0              2153  RISE       1
I__450/O                                          ClkMux                       309              2461  RISE       1
how_2_LC_2_4_4/clk                                LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                model name                 delay  cumulative delay  slack  edge  Fanout
----------------------  -------------------------  -----  ----------------  -----  ----  ------
how_2_LC_2_4_4/lcout    LogicCell40_SEQ_MODE_1000    540              3001   1066  FALL       6
I__202/I                LocalMux                       0              3001   1066  FALL       1
I__202/O                LocalMux                     309              3310   1066  FALL       1
I__208/I                InMux                          0              3310   1066  FALL       1
I__208/O                InMux                        217              3527   1066  FALL       1
PWM_NUM_5_LC_2_5_3/in1  LogicCell40_SEQ_MODE_1000      0              3527   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__439/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__439/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__440/I                                          GlobalMux                      0              1998  RISE       1
I__440/O                                          GlobalMux                    154              2153  RISE       1
I__448/I                                          ClkMux                         0              2153  RISE       1
I__448/O                                          ClkMux                       309              2461  RISE       1
PWM_NUM_5_LC_2_5_3/clk                            LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : how_0_LC_2_4_2/lcout
Path End         : PWM_NUM_1_LC_2_5_5/in0
Capture Clock    : PWM_NUM_1_LC_2_5_5/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (top|CLK:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 2461
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             2461

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2461
+ Clock To Q                               540
+ Data Path Delay                          526
---------------------------------------   ---- 
End-of-path arrival time (ps)             3527
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__439/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__439/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__440/I                                          GlobalMux                      0              1998  RISE       1
I__440/O                                          GlobalMux                    154              2153  RISE       1
I__450/I                                          ClkMux                         0              2153  RISE       1
I__450/O                                          ClkMux                       309              2461  RISE       1
how_0_LC_2_4_2/clk                                LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                model name                 delay  cumulative delay  slack  edge  Fanout
----------------------  -------------------------  -----  ----------------  -----  ----  ------
how_0_LC_2_4_2/lcout    LogicCell40_SEQ_MODE_1000    540              3001   1066  FALL       5
I__210/I                LocalMux                       0              3001   1066  FALL       1
I__210/O                LocalMux                     309              3310   1066  FALL       1
I__212/I                InMux                          0              3310   1066  FALL       1
I__212/O                InMux                        217              3527   1066  FALL       1
PWM_NUM_1_LC_2_5_5/in0  LogicCell40_SEQ_MODE_1000      0              3527   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__439/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__439/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__440/I                                          GlobalMux                      0              1998  RISE       1
I__440/O                                          GlobalMux                    154              2153  RISE       1
I__448/I                                          ClkMux                         0              2153  RISE       1
I__448/O                                          ClkMux                       309              2461  RISE       1
PWM_NUM_1_LC_2_5_5/clk                            LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : how_0_LC_2_4_2/lcout
Path End         : PWM_NUM_2_LC_2_5_7/in0
Capture Clock    : PWM_NUM_2_LC_2_5_7/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (top|CLK:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 2461
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             2461

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2461
+ Clock To Q                               540
+ Data Path Delay                          526
---------------------------------------   ---- 
End-of-path arrival time (ps)             3527
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__439/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__439/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__440/I                                          GlobalMux                      0              1998  RISE       1
I__440/O                                          GlobalMux                    154              2153  RISE       1
I__450/I                                          ClkMux                         0              2153  RISE       1
I__450/O                                          ClkMux                       309              2461  RISE       1
how_0_LC_2_4_2/clk                                LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                model name                 delay  cumulative delay  slack  edge  Fanout
----------------------  -------------------------  -----  ----------------  -----  ----  ------
how_0_LC_2_4_2/lcout    LogicCell40_SEQ_MODE_1000    540              3001   1066  FALL       5
I__210/I                LocalMux                       0              3001   1066  FALL       1
I__210/O                LocalMux                     309              3310   1066  FALL       1
I__213/I                InMux                          0              3310   1066  FALL       1
I__213/O                InMux                        217              3527   1066  FALL       1
PWM_NUM_2_LC_2_5_7/in0  LogicCell40_SEQ_MODE_1000      0              3527   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__439/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__439/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__440/I                                          GlobalMux                      0              1998  RISE       1
I__440/O                                          GlobalMux                    154              2153  RISE       1
I__448/I                                          ClkMux                         0              2153  RISE       1
I__448/O                                          ClkMux                       309              2461  RISE       1
PWM_NUM_2_LC_2_5_7/clk                            LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : how_0_LC_2_4_2/lcout
Path End         : PWM_NUM_3_LC_2_5_1/in0
Capture Clock    : PWM_NUM_3_LC_2_5_1/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (top|CLK:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 2461
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             2461

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2461
+ Clock To Q                               540
+ Data Path Delay                          526
---------------------------------------   ---- 
End-of-path arrival time (ps)             3527
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__439/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__439/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__440/I                                          GlobalMux                      0              1998  RISE       1
I__440/O                                          GlobalMux                    154              2153  RISE       1
I__450/I                                          ClkMux                         0              2153  RISE       1
I__450/O                                          ClkMux                       309              2461  RISE       1
how_0_LC_2_4_2/clk                                LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                model name                 delay  cumulative delay  slack  edge  Fanout
----------------------  -------------------------  -----  ----------------  -----  ----  ------
how_0_LC_2_4_2/lcout    LogicCell40_SEQ_MODE_1000    540              3001   1066  FALL       5
I__210/I                LocalMux                       0              3001   1066  FALL       1
I__210/O                LocalMux                     309              3310   1066  FALL       1
I__214/I                InMux                          0              3310   1066  FALL       1
I__214/O                InMux                        217              3527   1066  FALL       1
PWM_NUM_3_LC_2_5_1/in0  LogicCell40_SEQ_MODE_1000      0              3527   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__439/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__439/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__440/I                                          GlobalMux                      0              1998  RISE       1
I__440/O                                          GlobalMux                    154              2153  RISE       1
I__448/I                                          ClkMux                         0              2153  RISE       1
I__448/O                                          ClkMux                       309              2461  RISE       1
PWM_NUM_3_LC_2_5_1/clk                            LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : how_0_LC_2_4_2/lcout
Path End         : PWM_NUM_5_LC_2_5_3/in0
Capture Clock    : PWM_NUM_5_LC_2_5_3/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (top|CLK:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 2461
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             2461

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2461
+ Clock To Q                               540
+ Data Path Delay                          526
---------------------------------------   ---- 
End-of-path arrival time (ps)             3527
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__439/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__439/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__440/I                                          GlobalMux                      0              1998  RISE       1
I__440/O                                          GlobalMux                    154              2153  RISE       1
I__450/I                                          ClkMux                         0              2153  RISE       1
I__450/O                                          ClkMux                       309              2461  RISE       1
how_0_LC_2_4_2/clk                                LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                model name                 delay  cumulative delay  slack  edge  Fanout
----------------------  -------------------------  -----  ----------------  -----  ----  ------
how_0_LC_2_4_2/lcout    LogicCell40_SEQ_MODE_1000    540              3001   1066  FALL       5
I__210/I                LocalMux                       0              3001   1066  FALL       1
I__210/O                LocalMux                     309              3310   1066  FALL       1
I__215/I                InMux                          0              3310   1066  FALL       1
I__215/O                InMux                        217              3527   1066  FALL       1
PWM_NUM_5_LC_2_5_3/in0  LogicCell40_SEQ_MODE_1000      0              3527   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__439/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__439/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__440/I                                          GlobalMux                      0              1998  RISE       1
I__440/O                                          GlobalMux                    154              2153  RISE       1
I__448/I                                          ClkMux                         0              2153  RISE       1
I__448/O                                          ClkMux                       309              2461  RISE       1
PWM_NUM_5_LC_2_5_3/clk                            LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : cntr_5_LC_1_6_3/lcout
Path End         : cntr_6_LC_2_6_7/in3
Capture Clock    : cntr_6_LC_2_6_7/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (top|CLK:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 2461
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             2461

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2461
+ Clock To Q                               540
+ Data Path Delay                          526
---------------------------------------   ---- 
End-of-path arrival time (ps)             3527
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__439/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__439/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__440/I                                          GlobalMux                      0              1998  RISE       1
I__440/O                                          GlobalMux                    154              2153  RISE       1
I__443/I                                          ClkMux                         0              2153  RISE       1
I__443/O                                          ClkMux                       309              2461  RISE       1
cntr_5_LC_1_6_3/clk                               LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name               model name                 delay  cumulative delay  slack  edge  Fanout
---------------------  -------------------------  -----  ----------------  -----  ----  ------
cntr_5_LC_1_6_3/lcout  LogicCell40_SEQ_MODE_1000    540              3001   1066  FALL       4
I__249/I               LocalMux                       0              3001   1066  FALL       1
I__249/O               LocalMux                     309              3310   1066  FALL       1
I__253/I               InMux                          0              3310   1066  FALL       1
I__253/O               InMux                        217              3527   1066  FALL       1
cntr_6_LC_2_6_7/in3    LogicCell40_SEQ_MODE_1000      0              3527   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__439/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__439/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__440/I                                          GlobalMux                      0              1998  RISE       1
I__440/O                                          GlobalMux                    154              2153  RISE       1
I__447/I                                          ClkMux                         0              2153  RISE       1
I__447/O                                          ClkMux                       309              2461  RISE       1
cntr_6_LC_2_6_7/clk                               LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : cntr_0_LC_1_6_5/lcout
Path End         : cntr_esr_3_LC_1_5_0/in2
Capture Clock    : cntr_esr_3_LC_1_5_0/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (top|CLK:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 2461
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             2461

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2461
+ Clock To Q                               540
+ Data Path Delay                          526
---------------------------------------   ---- 
End-of-path arrival time (ps)             3527
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__439/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__439/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__440/I                                          GlobalMux                      0              1998  RISE       1
I__440/O                                          GlobalMux                    154              2153  RISE       1
I__443/I                                          ClkMux                         0              2153  RISE       1
I__443/O                                          ClkMux                       309              2461  RISE       1
cntr_0_LC_1_6_5/clk                               LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                 model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------  -------------------------  -----  ----------------  -----  ----  ------
cntr_0_LC_1_6_5/lcout    LogicCell40_SEQ_MODE_1000    540              3001   1066  FALL       7
I__265/I                 LocalMux                       0              3001   1066  FALL       1
I__265/O                 LocalMux                     309              3310   1066  FALL       1
I__272/I                 InMux                          0              3310   1066  FALL       1
I__272/O                 InMux                        217              3527   1066  FALL       1
I__277/I                 CascadeMux                     0              3527   1066  FALL       1
I__277/O                 CascadeMux                     0              3527   1066  FALL       1
cntr_esr_3_LC_1_5_0/in2  LogicCell40_SEQ_MODE_1000      0              3527   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__439/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__439/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__440/I                                          GlobalMux                      0              1998  RISE       1
I__440/O                                          GlobalMux                    154              2153  RISE       1
I__446/I                                          ClkMux                         0              2153  RISE       1
I__446/O                                          ClkMux                       309              2461  RISE       1
cntr_esr_3_LC_1_5_0/clk                           LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : cntr_0_LC_1_6_5/lcout
Path End         : cntr_0_LC_1_6_5/in0
Capture Clock    : cntr_0_LC_1_6_5/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (top|CLK:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 2461
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             2461

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2461
+ Clock To Q                               540
+ Data Path Delay                          526
---------------------------------------   ---- 
End-of-path arrival time (ps)             3527
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__439/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__439/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__440/I                                          GlobalMux                      0              1998  RISE       1
I__440/O                                          GlobalMux                    154              2153  RISE       1
I__443/I                                          ClkMux                         0              2153  RISE       1
I__443/O                                          ClkMux                       309              2461  RISE       1
cntr_0_LC_1_6_5/clk                               LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name               model name                 delay  cumulative delay  slack  edge  Fanout
---------------------  -------------------------  -----  ----------------  -----  ----  ------
cntr_0_LC_1_6_5/lcout  LogicCell40_SEQ_MODE_1000    540              3001   1066  FALL       7
I__266/I               LocalMux                       0              3001   1066  FALL       1
I__266/O               LocalMux                     309              3310   1066  FALL       1
I__273/I               InMux                          0              3310   1066  FALL       1
I__273/O               InMux                        217              3527   1066  FALL       1
cntr_0_LC_1_6_5/in0    LogicCell40_SEQ_MODE_1000      0              3527   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__439/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__439/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__440/I                                          GlobalMux                      0              1998  RISE       1
I__440/O                                          GlobalMux                    154              2153  RISE       1
I__443/I                                          ClkMux                         0              2153  RISE       1
I__443/O                                          ClkMux                       309              2461  RISE       1
cntr_0_LC_1_6_5/clk                               LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : cntr_0_LC_1_6_5/lcout
Path End         : cntr_2_LC_1_6_0/in2
Capture Clock    : cntr_2_LC_1_6_0/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (top|CLK:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 2461
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             2461

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2461
+ Clock To Q                               540
+ Data Path Delay                          526
---------------------------------------   ---- 
End-of-path arrival time (ps)             3527
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__439/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__439/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__440/I                                          GlobalMux                      0              1998  RISE       1
I__440/O                                          GlobalMux                    154              2153  RISE       1
I__443/I                                          ClkMux                         0              2153  RISE       1
I__443/O                                          ClkMux                       309              2461  RISE       1
cntr_0_LC_1_6_5/clk                               LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name               model name                 delay  cumulative delay  slack  edge  Fanout
---------------------  -------------------------  -----  ----------------  -----  ----  ------
cntr_0_LC_1_6_5/lcout  LogicCell40_SEQ_MODE_1000    540              3001   1066  FALL       7
I__264/I               LocalMux                       0              3001   1066  FALL       1
I__264/O               LocalMux                     309              3310   1066  FALL       1
I__271/I               InMux                          0              3310   1066  FALL       1
I__271/O               InMux                        217              3527   1066  FALL       1
I__276/I               CascadeMux                     0              3527   1066  FALL       1
I__276/O               CascadeMux                     0              3527   1066  FALL       1
cntr_2_LC_1_6_0/in2    LogicCell40_SEQ_MODE_1000      0              3527   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__439/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__439/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__440/I                                          GlobalMux                      0              1998  RISE       1
I__440/O                                          GlobalMux                    154              2153  RISE       1
I__443/I                                          ClkMux                         0              2153  RISE       1
I__443/O                                          ClkMux                       309              2461  RISE       1
cntr_2_LC_1_6_0/clk                               LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 55 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : cntr_1_LC_1_6_4/lcout
Path End         : cntr_esr_3_LC_1_5_0/in3
Capture Clock    : cntr_esr_3_LC_1_5_0/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (top|CLK:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 2461
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             2461

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2461
+ Clock To Q                               540
+ Data Path Delay                          526
---------------------------------------   ---- 
End-of-path arrival time (ps)             3527
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__439/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__439/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__440/I                                          GlobalMux                      0              1998  RISE       1
I__440/O                                          GlobalMux                    154              2153  RISE       1
I__443/I                                          ClkMux                         0              2153  RISE       1
I__443/O                                          ClkMux                       309              2461  RISE       1
cntr_1_LC_1_6_4/clk                               LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                 model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------  -------------------------  -----  ----------------  -----  ----  ------
cntr_1_LC_1_6_4/lcout    LogicCell40_SEQ_MODE_1000    540              3001   1066  FALL       5
I__286/I                 LocalMux                       0              3001   1066  FALL       1
I__286/O                 LocalMux                     309              3310   1066  FALL       1
I__291/I                 InMux                          0              3310   1066  FALL       1
I__291/O                 InMux                        217              3527   1066  FALL       1
cntr_esr_3_LC_1_5_0/in3  LogicCell40_SEQ_MODE_1000      0              3527   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__439/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__439/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__440/I                                          GlobalMux                      0              1998  RISE       1
I__440/O                                          GlobalMux                    154              2153  RISE       1
I__446/I                                          ClkMux                         0              2153  RISE       1
I__446/O                                          ClkMux                       309              2461  RISE       1
cntr_esr_3_LC_1_5_0/clk                           LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 56 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : cntr_1_LC_1_6_4/lcout
Path End         : cntr_2_LC_1_6_0/in1
Capture Clock    : cntr_2_LC_1_6_0/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (top|CLK:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 2461
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             2461

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2461
+ Clock To Q                               540
+ Data Path Delay                          526
---------------------------------------   ---- 
End-of-path arrival time (ps)             3527
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__439/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__439/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__440/I                                          GlobalMux                      0              1998  RISE       1
I__440/O                                          GlobalMux                    154              2153  RISE       1
I__443/I                                          ClkMux                         0              2153  RISE       1
I__443/O                                          ClkMux                       309              2461  RISE       1
cntr_1_LC_1_6_4/clk                               LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name               model name                 delay  cumulative delay  slack  edge  Fanout
---------------------  -------------------------  -----  ----------------  -----  ----  ------
cntr_1_LC_1_6_4/lcout  LogicCell40_SEQ_MODE_1000    540              3001   1066  FALL       5
I__285/I               LocalMux                       0              3001   1066  FALL       1
I__285/O               LocalMux                     309              3310   1066  FALL       1
I__290/I               InMux                          0              3310   1066  FALL       1
I__290/O               InMux                        217              3527   1066  FALL       1
cntr_2_LC_1_6_0/in1    LogicCell40_SEQ_MODE_1000      0              3527   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__439/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__439/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__440/I                                          GlobalMux                      0              1998  RISE       1
I__440/O                                          GlobalMux                    154              2153  RISE       1
I__443/I                                          ClkMux                         0              2153  RISE       1
I__443/O                                          ClkMux                       309              2461  RISE       1
cntr_2_LC_1_6_0/clk                               LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 57 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : cntr_2_LC_1_6_0/lcout
Path End         : cntr_esr_3_LC_1_5_0/in1
Capture Clock    : cntr_esr_3_LC_1_5_0/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (top|CLK:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 2461
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             2461

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2461
+ Clock To Q                               540
+ Data Path Delay                          526
---------------------------------------   ---- 
End-of-path arrival time (ps)             3527
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__439/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__439/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__440/I                                          GlobalMux                      0              1998  RISE       1
I__440/O                                          GlobalMux                    154              2153  RISE       1
I__443/I                                          ClkMux                         0              2153  RISE       1
I__443/O                                          ClkMux                       309              2461  RISE       1
cntr_2_LC_1_6_0/clk                               LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                 model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------  -------------------------  -----  ----------------  -----  ----  ------
cntr_2_LC_1_6_0/lcout    LogicCell40_SEQ_MODE_1000    540              3001   1066  FALL       4
I__295/I                 LocalMux                       0              3001   1066  FALL       1
I__295/O                 LocalMux                     309              3310   1066  FALL       1
I__299/I                 InMux                          0              3310   1066  FALL       1
I__299/O                 InMux                        217              3527   1066  FALL       1
cntr_esr_3_LC_1_5_0/in1  LogicCell40_SEQ_MODE_1000      0              3527   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__439/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__439/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__440/I                                          GlobalMux                      0              1998  RISE       1
I__440/O                                          GlobalMux                    154              2153  RISE       1
I__446/I                                          ClkMux                         0              2153  RISE       1
I__446/O                                          ClkMux                       309              2461  RISE       1
cntr_esr_3_LC_1_5_0/clk                           LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 58 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : cntr_4_LC_1_6_1/lcout
Path End         : cntr_6_LC_2_6_7/in2
Capture Clock    : cntr_6_LC_2_6_7/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (top|CLK:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 2461
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             2461

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2461
+ Clock To Q                               540
+ Data Path Delay                          526
---------------------------------------   ---- 
End-of-path arrival time (ps)             3527
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__439/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__439/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__440/I                                          GlobalMux                      0              1998  RISE       1
I__440/O                                          GlobalMux                    154              2153  RISE       1
I__443/I                                          ClkMux                         0              2153  RISE       1
I__443/O                                          ClkMux                       309              2461  RISE       1
cntr_4_LC_1_6_1/clk                               LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name               model name                 delay  cumulative delay  slack  edge  Fanout
---------------------  -------------------------  -----  ----------------  -----  ----  ------
cntr_4_LC_1_6_1/lcout  LogicCell40_SEQ_MODE_1000    540              3001   1066  FALL       5
I__328/I               LocalMux                       0              3001   1066  FALL       1
I__328/O               LocalMux                     309              3310   1066  FALL       1
I__333/I               InMux                          0              3310   1066  FALL       1
I__333/O               InMux                        217              3527   1066  FALL       1
I__337/I               CascadeMux                     0              3527   1066  FALL       1
I__337/O               CascadeMux                     0              3527   1066  FALL       1
cntr_6_LC_2_6_7/in2    LogicCell40_SEQ_MODE_1000      0              3527   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__439/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__439/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__440/I                                          GlobalMux                      0              1998  RISE       1
I__440/O                                          GlobalMux                    154              2153  RISE       1
I__447/I                                          ClkMux                         0              2153  RISE       1
I__447/O                                          ClkMux                       309              2461  RISE       1
cntr_6_LC_2_6_7/clk                               LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 59 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : cntr_4_LC_1_6_1/lcout
Path End         : cntr_4_LC_1_6_1/in2
Capture Clock    : cntr_4_LC_1_6_1/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (top|CLK:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 2461
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             2461

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2461
+ Clock To Q                               540
+ Data Path Delay                          526
---------------------------------------   ---- 
End-of-path arrival time (ps)             3527
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__439/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__439/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__440/I                                          GlobalMux                      0              1998  RISE       1
I__440/O                                          GlobalMux                    154              2153  RISE       1
I__443/I                                          ClkMux                         0              2153  RISE       1
I__443/O                                          ClkMux                       309              2461  RISE       1
cntr_4_LC_1_6_1/clk                               LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name               model name                 delay  cumulative delay  slack  edge  Fanout
---------------------  -------------------------  -----  ----------------  -----  ----  ------
cntr_4_LC_1_6_1/lcout  LogicCell40_SEQ_MODE_1000    540              3001   1066  FALL       5
I__327/I               LocalMux                       0              3001   1066  FALL       1
I__327/O               LocalMux                     309              3310   1066  FALL       1
I__332/I               InMux                          0              3310   1066  FALL       1
I__332/O               InMux                        217              3527   1066  FALL       1
I__336/I               CascadeMux                     0              3527   1066  FALL       1
I__336/O               CascadeMux                     0              3527   1066  FALL       1
cntr_4_LC_1_6_1/in2    LogicCell40_SEQ_MODE_1000      0              3527   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__439/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__439/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__440/I                                          GlobalMux                      0              1998  RISE       1
I__440/O                                          GlobalMux                    154              2153  RISE       1
I__443/I                                          ClkMux                         0              2153  RISE       1
I__443/O                                          ClkMux                       309              2461  RISE       1
cntr_4_LC_1_6_1/clk                               LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 60 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_div_0_LC_2_7_1/lcout
Path End         : clk_div_1_LC_1_8_4/in1
Capture Clock    : clk_div_1_LC_1_8_4/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (top|CLK:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 2461
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             2461

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2461
+ Clock To Q                               540
+ Data Path Delay                          526
---------------------------------------   ---- 
End-of-path arrival time (ps)             3527
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__439/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__439/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__440/I                                          GlobalMux                      0              1998  RISE       1
I__440/O                                          GlobalMux                    154              2153  RISE       1
I__444/I                                          ClkMux                         0              2153  RISE       1
I__444/O                                          ClkMux                       309              2461  RISE       1
clk_div_0_LC_2_7_1/clk                            LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                  model name                 delay  cumulative delay  slack  edge  Fanout
------------------------  -------------------------  -----  ----------------  -----  ----  ------
clk_div_0_LC_2_7_1/lcout  LogicCell40_SEQ_MODE_1000    540              3001   1066  FALL       4
I__392/I                  LocalMux                       0              3001   1066  FALL       1
I__392/O                  LocalMux                     309              3310   1066  FALL       1
I__396/I                  InMux                          0              3310   1066  FALL       1
I__396/O                  InMux                        217              3527   1066  FALL       1
clk_div_1_LC_1_8_4/in1    LogicCell40_SEQ_MODE_1000      0              3527   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__439/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__439/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__440/I                                          GlobalMux                      0              1998  RISE       1
I__440/O                                          GlobalMux                    154              2153  RISE       1
I__441/I                                          ClkMux                         0              2153  RISE       1
I__441/O                                          ClkMux                       309              2461  RISE       1
clk_div_1_LC_1_8_4/clk                            LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 61 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_div_0_LC_2_7_1/lcout
Path End         : clk_div_2_LC_2_8_1/in3
Capture Clock    : clk_div_2_LC_2_8_1/clk
Hold Constraint  : 0p
Path slack       : 1417p

Capture Clock Arrival Time (top|CLK:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 2461
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             2461

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2461
+ Clock To Q                               540
+ Data Path Delay                          877
---------------------------------------   ---- 
End-of-path arrival time (ps)             3878
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__439/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__439/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__440/I                                          GlobalMux                      0              1998  RISE       1
I__440/O                                          GlobalMux                    154              2153  RISE       1
I__444/I                                          ClkMux                         0              2153  RISE       1
I__444/O                                          ClkMux                       309              2461  RISE       1
clk_div_0_LC_2_7_1/clk                            LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
clk_div_0_LC_2_7_1/lcout             LogicCell40_SEQ_MODE_1000    540              3001   1066  FALL       4
I__390/I                             LocalMux                       0              3001   1417  FALL       1
I__390/O                             LocalMux                     309              3310   1417  FALL       1
I__394/I                             InMux                          0              3310   1417  FALL       1
I__394/O                             InMux                        217              3527   1417  FALL       1
I__398/I                             CascadeMux                     0              3527   1417  FALL       1
I__398/O                             CascadeMux                     0              3527   1417  FALL       1
clk_div_1_cry_1_c_LC_2_8_0/in2       LogicCell40_SEQ_MODE_0000      0              3527   1417  FALL       1
clk_div_1_cry_1_c_LC_2_8_0/carryout  LogicCell40_SEQ_MODE_0000    133              3661   1417  FALL       2
I__383/I                             InMux                          0              3661   1417  FALL       1
I__383/O                             InMux                        217              3878   1417  FALL       1
clk_div_2_LC_2_8_1/in3               LogicCell40_SEQ_MODE_1000      0              3878   1417  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__439/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__439/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__440/I                                          GlobalMux                      0              1998  RISE       1
I__440/O                                          GlobalMux                    154              2153  RISE       1
I__442/I                                          ClkMux                         0              2153  RISE       1
I__442/O                                          ClkMux                       309              2461  RISE       1
clk_div_2_LC_2_8_1/clk                            LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 62 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_div_0_LC_2_7_1/lcout
Path End         : clk_div_3_LC_2_8_2/in3
Capture Clock    : clk_div_3_LC_2_8_2/clk
Hold Constraint  : 0p
Path slack       : 1522p

Capture Clock Arrival Time (top|CLK:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 2461
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             2461

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2461
+ Clock To Q                               540
+ Data Path Delay                          982
---------------------------------------   ---- 
End-of-path arrival time (ps)             3983
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__439/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__439/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__440/I                                          GlobalMux                      0              1998  RISE       1
I__440/O                                          GlobalMux                    154              2153  RISE       1
I__444/I                                          ClkMux                         0              2153  RISE       1
I__444/O                                          ClkMux                       309              2461  RISE       1
clk_div_0_LC_2_7_1/clk                            LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
clk_div_0_LC_2_7_1/lcout             LogicCell40_SEQ_MODE_1000    540              3001   1066  FALL       4
I__390/I                             LocalMux                       0              3001   1417  FALL       1
I__390/O                             LocalMux                     309              3310   1417  FALL       1
I__394/I                             InMux                          0              3310   1417  FALL       1
I__394/O                             InMux                        217              3527   1417  FALL       1
I__398/I                             CascadeMux                     0              3527   1417  FALL       1
I__398/O                             CascadeMux                     0              3527   1417  FALL       1
clk_div_1_cry_1_c_LC_2_8_0/in2       LogicCell40_SEQ_MODE_0000      0              3527   1417  FALL       1
clk_div_1_cry_1_c_LC_2_8_0/carryout  LogicCell40_SEQ_MODE_0000    133              3661   1417  FALL       2
clk_div_2_LC_2_8_1/carryin           LogicCell40_SEQ_MODE_1000      0              3661   1522  FALL       1
clk_div_2_LC_2_8_1/carryout          LogicCell40_SEQ_MODE_1000    105              3766   1522  FALL       2
I__377/I                             InMux                          0              3766   1522  FALL       1
I__377/O                             InMux                        217              3983   1522  FALL       1
clk_div_3_LC_2_8_2/in3               LogicCell40_SEQ_MODE_1000      0              3983   1522  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__439/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__439/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__440/I                                          GlobalMux                      0              1998  RISE       1
I__440/O                                          GlobalMux                    154              2153  RISE       1
I__442/I                                          ClkMux                         0              2153  RISE       1
I__442/O                                          ClkMux                       309              2461  RISE       1
clk_div_3_LC_2_8_2/clk                            LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 63 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_div_9_LC_2_9_0/lcout
Path End         : clk_div_10_LC_2_9_1/in3
Capture Clock    : clk_div_10_LC_2_9_1/clk
Hold Constraint  : 0p
Path slack       : 1529p

Capture Clock Arrival Time (top|CLK:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 2461
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             2461

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2461
+ Clock To Q                               540
+ Data Path Delay                          989
---------------------------------------   ---- 
End-of-path arrival time (ps)             3990
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__439/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__439/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__440/I                                          GlobalMux                      0              1998  RISE       1
I__440/O                                          GlobalMux                    154              2153  RISE       1
I__445/I                                          ClkMux                         0              2153  RISE       1
I__445/O                                          ClkMux                       309              2461  RISE       1
clk_div_9_LC_2_9_0/clk                            LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
clk_div_9_LC_2_9_0/lcout     LogicCell40_SEQ_MODE_1000    540              3001   1066  FALL       2
I__459/I                     LocalMux                       0              3001   1066  FALL       1
I__459/O                     LocalMux                     309              3310   1066  FALL       1
I__461/I                     InMux                          0              3310   1066  FALL       1
I__461/O                     InMux                        217              3527   1066  FALL       1
clk_div_9_LC_2_9_0/in1       LogicCell40_SEQ_MODE_1000      0              3527   1529  FALL       1
clk_div_9_LC_2_9_0/carryout  LogicCell40_SEQ_MODE_1000    245              3773   1529  FALL       1
I__456/I                     InMux                          0              3773   1529  FALL       1
I__456/O                     InMux                        217              3990   1529  FALL       1
clk_div_10_LC_2_9_1/in3      LogicCell40_SEQ_MODE_1000      0              3990   1529  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__439/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__439/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__440/I                                          GlobalMux                      0              1998  RISE       1
I__440/O                                          GlobalMux                    154              2153  RISE       1
I__445/I                                          ClkMux                         0              2153  RISE       1
I__445/O                                          ClkMux                       309              2461  RISE       1
clk_div_10_LC_2_9_1/clk                           LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 64 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_div_7_LC_2_8_6/lcout
Path End         : clk_div_8_LC_2_8_7/in3
Capture Clock    : clk_div_8_LC_2_8_7/clk
Hold Constraint  : 0p
Path slack       : 1529p

Capture Clock Arrival Time (top|CLK:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 2461
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             2461

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2461
+ Clock To Q                               540
+ Data Path Delay                          989
---------------------------------------   ---- 
End-of-path arrival time (ps)             3990
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__439/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__439/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__440/I                                          GlobalMux                      0              1998  RISE       1
I__440/O                                          GlobalMux                    154              2153  RISE       1
I__442/I                                          ClkMux                         0              2153  RISE       1
I__442/O                                          ClkMux                       309              2461  RISE       1
clk_div_7_LC_2_8_6/clk                            LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
clk_div_7_LC_2_8_6/lcout     LogicCell40_SEQ_MODE_1000    540              3001   1066  FALL       2
I__355/I                     LocalMux                       0              3001   1066  FALL       1
I__355/O                     LocalMux                     309              3310   1066  FALL       1
I__357/I                     InMux                          0              3310   1066  FALL       1
I__357/O                     InMux                        217              3527   1066  FALL       1
clk_div_7_LC_2_8_6/in1       LogicCell40_SEQ_MODE_1000      0              3527   1529  FALL       1
clk_div_7_LC_2_8_6/carryout  LogicCell40_SEQ_MODE_1000    245              3773   1529  FALL       2
I__463/I                     InMux                          0              3773   1529  FALL       1
I__463/O                     InMux                        217              3990   1529  FALL       1
clk_div_8_LC_2_8_7/in3       LogicCell40_SEQ_MODE_1000      0              3990   1529  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__439/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__439/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__440/I                                          GlobalMux                      0              1998  RISE       1
I__440/O                                          GlobalMux                    154              2153  RISE       1
I__442/I                                          ClkMux                         0              2153  RISE       1
I__442/O                                          ClkMux                       309              2461  RISE       1
clk_div_8_LC_2_8_7/clk                            LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 65 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_div_6_LC_2_8_5/lcout
Path End         : clk_div_7_LC_2_8_6/in3
Capture Clock    : clk_div_7_LC_2_8_6/clk
Hold Constraint  : 0p
Path slack       : 1529p

Capture Clock Arrival Time (top|CLK:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 2461
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             2461

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2461
+ Clock To Q                               540
+ Data Path Delay                          989
---------------------------------------   ---- 
End-of-path arrival time (ps)             3990
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__439/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__439/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__440/I                                          GlobalMux                      0              1998  RISE       1
I__440/O                                          GlobalMux                    154              2153  RISE       1
I__442/I                                          ClkMux                         0              2153  RISE       1
I__442/O                                          ClkMux                       309              2461  RISE       1
clk_div_6_LC_2_8_5/clk                            LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
clk_div_6_LC_2_8_5/lcout     LogicCell40_SEQ_MODE_1000    540              3001   1066  FALL       2
I__361/I                     LocalMux                       0              3001   1066  FALL       1
I__361/O                     LocalMux                     309              3310   1066  FALL       1
I__363/I                     InMux                          0              3310   1066  FALL       1
I__363/O                     InMux                        217              3527   1066  FALL       1
clk_div_6_LC_2_8_5/in1       LogicCell40_SEQ_MODE_1000      0              3527   1529  FALL       1
clk_div_6_LC_2_8_5/carryout  LogicCell40_SEQ_MODE_1000    245              3773   1529  FALL       2
I__353/I                     InMux                          0              3773   1529  FALL       1
I__353/O                     InMux                        217              3990   1529  FALL       1
clk_div_7_LC_2_8_6/in3       LogicCell40_SEQ_MODE_1000      0              3990   1529  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__439/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__439/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__440/I                                          GlobalMux                      0              1998  RISE       1
I__440/O                                          GlobalMux                    154              2153  RISE       1
I__442/I                                          ClkMux                         0              2153  RISE       1
I__442/O                                          ClkMux                       309              2461  RISE       1
clk_div_7_LC_2_8_6/clk                            LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 66 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_div_5_LC_2_8_4/lcout
Path End         : clk_div_6_LC_2_8_5/in3
Capture Clock    : clk_div_6_LC_2_8_5/clk
Hold Constraint  : 0p
Path slack       : 1529p

Capture Clock Arrival Time (top|CLK:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 2461
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             2461

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2461
+ Clock To Q                               540
+ Data Path Delay                          989
---------------------------------------   ---- 
End-of-path arrival time (ps)             3990
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__439/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__439/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__440/I                                          GlobalMux                      0              1998  RISE       1
I__440/O                                          GlobalMux                    154              2153  RISE       1
I__442/I                                          ClkMux                         0              2153  RISE       1
I__442/O                                          ClkMux                       309              2461  RISE       1
clk_div_5_LC_2_8_4/clk                            LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
clk_div_5_LC_2_8_4/lcout     LogicCell40_SEQ_MODE_1000    540              3001   1066  FALL       2
I__367/I                     LocalMux                       0              3001   1066  FALL       1
I__367/O                     LocalMux                     309              3310   1066  FALL       1
I__369/I                     InMux                          0              3310   1066  FALL       1
I__369/O                     InMux                        217              3527   1066  FALL       1
clk_div_5_LC_2_8_4/in1       LogicCell40_SEQ_MODE_1000      0              3527   1529  FALL       1
clk_div_5_LC_2_8_4/carryout  LogicCell40_SEQ_MODE_1000    245              3773   1529  FALL       2
I__359/I                     InMux                          0              3773   1529  FALL       1
I__359/O                     InMux                        217              3990   1529  FALL       1
clk_div_6_LC_2_8_5/in3       LogicCell40_SEQ_MODE_1000      0              3990   1529  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__439/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__439/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__440/I                                          GlobalMux                      0              1998  RISE       1
I__440/O                                          GlobalMux                    154              2153  RISE       1
I__442/I                                          ClkMux                         0              2153  RISE       1
I__442/O                                          ClkMux                       309              2461  RISE       1
clk_div_6_LC_2_8_5/clk                            LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 67 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_div_4_LC_2_8_3/lcout
Path End         : clk_div_5_LC_2_8_4/in3
Capture Clock    : clk_div_5_LC_2_8_4/clk
Hold Constraint  : 0p
Path slack       : 1529p

Capture Clock Arrival Time (top|CLK:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 2461
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             2461

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2461
+ Clock To Q                               540
+ Data Path Delay                          989
---------------------------------------   ---- 
End-of-path arrival time (ps)             3990
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__439/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__439/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__440/I                                          GlobalMux                      0              1998  RISE       1
I__440/O                                          GlobalMux                    154              2153  RISE       1
I__442/I                                          ClkMux                         0              2153  RISE       1
I__442/O                                          ClkMux                       309              2461  RISE       1
clk_div_4_LC_2_8_3/clk                            LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
clk_div_4_LC_2_8_3/lcout     LogicCell40_SEQ_MODE_1000    540              3001   1066  FALL       2
I__373/I                     LocalMux                       0              3001   1066  FALL       1
I__373/O                     LocalMux                     309              3310   1066  FALL       1
I__375/I                     InMux                          0              3310   1066  FALL       1
I__375/O                     InMux                        217              3527   1066  FALL       1
clk_div_4_LC_2_8_3/in1       LogicCell40_SEQ_MODE_1000      0              3527   1529  FALL       1
clk_div_4_LC_2_8_3/carryout  LogicCell40_SEQ_MODE_1000    245              3773   1529  FALL       2
I__365/I                     InMux                          0              3773   1529  FALL       1
I__365/O                     InMux                        217              3990   1529  FALL       1
clk_div_5_LC_2_8_4/in3       LogicCell40_SEQ_MODE_1000      0              3990   1529  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__439/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__439/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__440/I                                          GlobalMux                      0              1998  RISE       1
I__440/O                                          GlobalMux                    154              2153  RISE       1
I__442/I                                          ClkMux                         0              2153  RISE       1
I__442/O                                          ClkMux                       309              2461  RISE       1
clk_div_5_LC_2_8_4/clk                            LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 68 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_div_3_LC_2_8_2/lcout
Path End         : clk_div_4_LC_2_8_3/in3
Capture Clock    : clk_div_4_LC_2_8_3/clk
Hold Constraint  : 0p
Path slack       : 1529p

Capture Clock Arrival Time (top|CLK:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 2461
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             2461

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2461
+ Clock To Q                               540
+ Data Path Delay                          989
---------------------------------------   ---- 
End-of-path arrival time (ps)             3990
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__439/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__439/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__440/I                                          GlobalMux                      0              1998  RISE       1
I__440/O                                          GlobalMux                    154              2153  RISE       1
I__442/I                                          ClkMux                         0              2153  RISE       1
I__442/O                                          ClkMux                       309              2461  RISE       1
clk_div_3_LC_2_8_2/clk                            LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
clk_div_3_LC_2_8_2/lcout     LogicCell40_SEQ_MODE_1000    540              3001   1066  FALL       2
I__379/I                     LocalMux                       0              3001   1066  FALL       1
I__379/O                     LocalMux                     309              3310   1066  FALL       1
I__381/I                     InMux                          0              3310   1066  FALL       1
I__381/O                     InMux                        217              3527   1066  FALL       1
clk_div_3_LC_2_8_2/in1       LogicCell40_SEQ_MODE_1000      0              3527   1529  FALL       1
clk_div_3_LC_2_8_2/carryout  LogicCell40_SEQ_MODE_1000    245              3773   1529  FALL       2
I__371/I                     InMux                          0              3773   1529  FALL       1
I__371/O                     InMux                        217              3990   1529  FALL       1
clk_div_4_LC_2_8_3/in3       LogicCell40_SEQ_MODE_1000      0              3990   1529  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__439/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__439/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__440/I                                          GlobalMux                      0              1998  RISE       1
I__440/O                                          GlobalMux                    154              2153  RISE       1
I__442/I                                          ClkMux                         0              2153  RISE       1
I__442/O                                          ClkMux                       309              2461  RISE       1
clk_div_4_LC_2_8_3/clk                            LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 69 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : delay_13_LC_1_3_5/lcout
Path End         : delay_14_LC_1_3_6/in3
Capture Clock    : delay_14_LC_1_3_6/clk
Hold Constraint  : 0p
Path slack       : 1529p

Capture Clock Arrival Time (top|CLK:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 2461
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             2461

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2461
+ Clock To Q                               540
+ Data Path Delay                          989
---------------------------------------   ---- 
End-of-path arrival time (ps)             3990
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__439/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__439/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__440/I                                          GlobalMux                      0              1998  RISE       1
I__440/O                                          GlobalMux                    154              2153  RISE       1
I__449/I                                          ClkMux                         0              2153  RISE       1
I__449/O                                          ClkMux                       309              2461  RISE       1
delay_13_LC_1_3_5/clk                             LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                    model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------  -------------------------  -----  ----------------  -----  ----  ------
delay_13_LC_1_3_5/lcout     LogicCell40_SEQ_MODE_1000    540              3001   1066  FALL       2
I__115/I                    LocalMux                       0              3001   1066  FALL       1
I__115/O                    LocalMux                     309              3310   1066  FALL       1
I__116/I                    InMux                          0              3310   1066  FALL       1
I__116/O                    InMux                        217              3527   1066  FALL       1
delay_13_LC_1_3_5/in1       LogicCell40_SEQ_MODE_1000      0              3527   1529  FALL       1
delay_13_LC_1_3_5/carryout  LogicCell40_SEQ_MODE_1000    245              3773   1529  FALL       1
I__121/I                    InMux                          0              3773   1529  FALL       1
I__121/O                    InMux                        217              3990   1529  FALL       1
delay_14_LC_1_3_6/in3       LogicCell40_SEQ_MODE_1000      0              3990   1529  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__439/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__439/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__440/I                                          GlobalMux                      0              1998  RISE       1
I__440/O                                          GlobalMux                    154              2153  RISE       1
I__449/I                                          ClkMux                         0              2153  RISE       1
I__449/O                                          ClkMux                       309              2461  RISE       1
delay_14_LC_1_3_6/clk                             LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 70 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : delay_12_LC_1_3_4/lcout
Path End         : delay_13_LC_1_3_5/in3
Capture Clock    : delay_13_LC_1_3_5/clk
Hold Constraint  : 0p
Path slack       : 1529p

Capture Clock Arrival Time (top|CLK:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 2461
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             2461

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2461
+ Clock To Q                               540
+ Data Path Delay                          989
---------------------------------------   ---- 
End-of-path arrival time (ps)             3990
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__439/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__439/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__440/I                                          GlobalMux                      0              1998  RISE       1
I__440/O                                          GlobalMux                    154              2153  RISE       1
I__449/I                                          ClkMux                         0              2153  RISE       1
I__449/O                                          ClkMux                       309              2461  RISE       1
delay_12_LC_1_3_4/clk                             LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                    model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------  -------------------------  -----  ----------------  -----  ----  ------
delay_12_LC_1_3_4/lcout     LogicCell40_SEQ_MODE_1000    540              3001   1066  FALL       2
I__111/I                    LocalMux                       0              3001   1066  FALL       1
I__111/O                    LocalMux                     309              3310   1066  FALL       1
I__112/I                    InMux                          0              3310   1066  FALL       1
I__112/O                    InMux                        217              3527   1066  FALL       1
delay_12_LC_1_3_4/in1       LogicCell40_SEQ_MODE_1000      0              3527   1529  FALL       1
delay_12_LC_1_3_4/carryout  LogicCell40_SEQ_MODE_1000    245              3773   1529  FALL       2
I__122/I                    InMux                          0              3773   1529  FALL       1
I__122/O                    InMux                        217              3990   1529  FALL       1
delay_13_LC_1_3_5/in3       LogicCell40_SEQ_MODE_1000      0              3990   1529  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__439/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__439/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__440/I                                          GlobalMux                      0              1998  RISE       1
I__440/O                                          GlobalMux                    154              2153  RISE       1
I__449/I                                          ClkMux                         0              2153  RISE       1
I__449/O                                          ClkMux                       309              2461  RISE       1
delay_13_LC_1_3_5/clk                             LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 71 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : delay_11_LC_1_3_3/lcout
Path End         : delay_12_LC_1_3_4/in3
Capture Clock    : delay_12_LC_1_3_4/clk
Hold Constraint  : 0p
Path slack       : 1529p

Capture Clock Arrival Time (top|CLK:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 2461
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             2461

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2461
+ Clock To Q                               540
+ Data Path Delay                          989
---------------------------------------   ---- 
End-of-path arrival time (ps)             3990
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__439/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__439/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__440/I                                          GlobalMux                      0              1998  RISE       1
I__440/O                                          GlobalMux                    154              2153  RISE       1
I__449/I                                          ClkMux                         0              2153  RISE       1
I__449/O                                          ClkMux                       309              2461  RISE       1
delay_11_LC_1_3_3/clk                             LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                    model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------  -------------------------  -----  ----------------  -----  ----  ------
delay_11_LC_1_3_3/lcout     LogicCell40_SEQ_MODE_1000    540              3001   1066  FALL       2
I__108/I                    LocalMux                       0              3001   1066  FALL       1
I__108/O                    LocalMux                     309              3310   1066  FALL       1
I__109/I                    InMux                          0              3310   1066  FALL       1
I__109/O                    InMux                        217              3527   1066  FALL       1
delay_11_LC_1_3_3/in1       LogicCell40_SEQ_MODE_1000      0              3527   1529  FALL       1
delay_11_LC_1_3_3/carryout  LogicCell40_SEQ_MODE_1000    245              3773   1529  FALL       2
I__123/I                    InMux                          0              3773   1529  FALL       1
I__123/O                    InMux                        217              3990   1529  FALL       1
delay_12_LC_1_3_4/in3       LogicCell40_SEQ_MODE_1000      0              3990   1529  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__439/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__439/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__440/I                                          GlobalMux                      0              1998  RISE       1
I__440/O                                          GlobalMux                    154              2153  RISE       1
I__449/I                                          ClkMux                         0              2153  RISE       1
I__449/O                                          ClkMux                       309              2461  RISE       1
delay_12_LC_1_3_4/clk                             LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 72 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : delay_10_LC_1_3_2/lcout
Path End         : delay_11_LC_1_3_3/in3
Capture Clock    : delay_11_LC_1_3_3/clk
Hold Constraint  : 0p
Path slack       : 1529p

Capture Clock Arrival Time (top|CLK:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 2461
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             2461

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2461
+ Clock To Q                               540
+ Data Path Delay                          989
---------------------------------------   ---- 
End-of-path arrival time (ps)             3990
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__439/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__439/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__440/I                                          GlobalMux                      0              1998  RISE       1
I__440/O                                          GlobalMux                    154              2153  RISE       1
I__449/I                                          ClkMux                         0              2153  RISE       1
I__449/O                                          ClkMux                       309              2461  RISE       1
delay_10_LC_1_3_2/clk                             LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                    model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------  -------------------------  -----  ----------------  -----  ----  ------
delay_10_LC_1_3_2/lcout     LogicCell40_SEQ_MODE_1000    540              3001   1066  FALL       2
I__180/I                    LocalMux                       0              3001   1066  FALL       1
I__180/O                    LocalMux                     309              3310   1066  FALL       1
I__182/I                    InMux                          0              3310   1066  FALL       1
I__182/O                    InMux                        217              3527   1066  FALL       1
delay_10_LC_1_3_2/in1       LogicCell40_SEQ_MODE_1000      0              3527   1529  FALL       1
delay_10_LC_1_3_2/carryout  LogicCell40_SEQ_MODE_1000    245              3773   1529  FALL       2
I__124/I                    InMux                          0              3773   1529  FALL       1
I__124/O                    InMux                        217              3990   1529  FALL       1
delay_11_LC_1_3_3/in3       LogicCell40_SEQ_MODE_1000      0              3990   1529  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__439/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__439/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__440/I                                          GlobalMux                      0              1998  RISE       1
I__440/O                                          GlobalMux                    154              2153  RISE       1
I__449/I                                          ClkMux                         0              2153  RISE       1
I__449/O                                          ClkMux                       309              2461  RISE       1
delay_11_LC_1_3_3/clk                             LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 73 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : delay_9_LC_1_3_1/lcout
Path End         : delay_10_LC_1_3_2/in3
Capture Clock    : delay_10_LC_1_3_2/clk
Hold Constraint  : 0p
Path slack       : 1529p

Capture Clock Arrival Time (top|CLK:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 2461
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             2461

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2461
+ Clock To Q                               540
+ Data Path Delay                          989
---------------------------------------   ---- 
End-of-path arrival time (ps)             3990
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__439/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__439/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__440/I                                          GlobalMux                      0              1998  RISE       1
I__440/O                                          GlobalMux                    154              2153  RISE       1
I__449/I                                          ClkMux                         0              2153  RISE       1
I__449/O                                          ClkMux                       309              2461  RISE       1
delay_9_LC_1_3_1/clk                              LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                   model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------  -------------------------  -----  ----------------  -----  ----  ------
delay_9_LC_1_3_1/lcout     LogicCell40_SEQ_MODE_1000    540              3001   1066  FALL       2
I__171/I                   LocalMux                       0              3001   1066  FALL       1
I__171/O                   LocalMux                     309              3310   1066  FALL       1
I__173/I                   InMux                          0              3310   1066  FALL       1
I__173/O                   InMux                        217              3527   1066  FALL       1
delay_9_LC_1_3_1/in1       LogicCell40_SEQ_MODE_1000      0              3527   1529  FALL       1
delay_9_LC_1_3_1/carryout  LogicCell40_SEQ_MODE_1000    245              3773   1529  FALL       2
I__125/I                   InMux                          0              3773   1529  FALL       1
I__125/O                   InMux                        217              3990   1529  FALL       1
delay_10_LC_1_3_2/in3      LogicCell40_SEQ_MODE_1000      0              3990   1529  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__439/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__439/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__440/I                                          GlobalMux                      0              1998  RISE       1
I__440/O                                          GlobalMux                    154              2153  RISE       1
I__449/I                                          ClkMux                         0              2153  RISE       1
I__449/O                                          ClkMux                       309              2461  RISE       1
delay_10_LC_1_3_2/clk                             LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 74 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : delay_8_LC_1_3_0/lcout
Path End         : delay_9_LC_1_3_1/in3
Capture Clock    : delay_9_LC_1_3_1/clk
Hold Constraint  : 0p
Path slack       : 1529p

Capture Clock Arrival Time (top|CLK:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 2461
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             2461

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2461
+ Clock To Q                               540
+ Data Path Delay                          989
---------------------------------------   ---- 
End-of-path arrival time (ps)             3990
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__439/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__439/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__440/I                                          GlobalMux                      0              1998  RISE       1
I__440/O                                          GlobalMux                    154              2153  RISE       1
I__449/I                                          ClkMux                         0              2153  RISE       1
I__449/O                                          ClkMux                       309              2461  RISE       1
delay_8_LC_1_3_0/clk                              LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                   model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------  -------------------------  -----  ----------------  -----  ----  ------
delay_8_LC_1_3_0/lcout     LogicCell40_SEQ_MODE_1000    540              3001   1066  FALL       2
I__175/I                   LocalMux                       0              3001   1066  FALL       1
I__175/O                   LocalMux                     309              3310   1066  FALL       1
I__177/I                   InMux                          0              3310   1066  FALL       1
I__177/O                   InMux                        217              3527   1066  FALL       1
delay_8_LC_1_3_0/in1       LogicCell40_SEQ_MODE_1000      0              3527   1529  FALL       1
delay_8_LC_1_3_0/carryout  LogicCell40_SEQ_MODE_1000    245              3773   1529  FALL       2
I__126/I                   InMux                          0              3773   1529  FALL       1
I__126/O                   InMux                        217              3990   1529  FALL       1
delay_9_LC_1_3_1/in3       LogicCell40_SEQ_MODE_1000      0              3990   1529  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__439/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__439/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__440/I                                          GlobalMux                      0              1998  RISE       1
I__440/O                                          GlobalMux                    154              2153  RISE       1
I__449/I                                          ClkMux                         0              2153  RISE       1
I__449/O                                          ClkMux                       309              2461  RISE       1
delay_9_LC_1_3_1/clk                              LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 75 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : delay_6_LC_1_2_6/lcout
Path End         : delay_7_LC_1_2_7/in3
Capture Clock    : delay_7_LC_1_2_7/clk
Hold Constraint  : 0p
Path slack       : 1529p

Capture Clock Arrival Time (top|CLK:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 2461
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             2461

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2461
+ Clock To Q                               540
+ Data Path Delay                          989
---------------------------------------   ---- 
End-of-path arrival time (ps)             3990
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__439/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__439/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__440/I                                          GlobalMux                      0              1998  RISE       1
I__440/O                                          GlobalMux                    154              2153  RISE       1
I__451/I                                          ClkMux                         0              2153  RISE       1
I__451/O                                          ClkMux                       309              2461  RISE       1
delay_6_LC_1_2_6/clk                              LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                   model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------  -------------------------  -----  ----------------  -----  ----  ------
delay_6_LC_1_2_6/lcout     LogicCell40_SEQ_MODE_1000    540              3001   1066  FALL       2
I__140/I                   LocalMux                       0              3001   1066  FALL       1
I__140/O                   LocalMux                     309              3310   1066  FALL       1
I__142/I                   InMux                          0              3310   1066  FALL       1
I__142/O                   InMux                        217              3527   1066  FALL       1
delay_6_LC_1_2_6/in1       LogicCell40_SEQ_MODE_1000      0              3527   1529  FALL       1
delay_6_LC_1_2_6/carryout  LogicCell40_SEQ_MODE_1000    245              3773   1529  FALL       2
I__100/I                   InMux                          0              3773   1529  FALL       1
I__100/O                   InMux                        217              3990   1529  FALL       1
delay_7_LC_1_2_7/in3       LogicCell40_SEQ_MODE_1000      0              3990   1529  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__439/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__439/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__440/I                                          GlobalMux                      0              1998  RISE       1
I__440/O                                          GlobalMux                    154              2153  RISE       1
I__451/I                                          ClkMux                         0              2153  RISE       1
I__451/O                                          ClkMux                       309              2461  RISE       1
delay_7_LC_1_2_7/clk                              LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 76 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : delay_5_LC_1_2_5/lcout
Path End         : delay_6_LC_1_2_6/in3
Capture Clock    : delay_6_LC_1_2_6/clk
Hold Constraint  : 0p
Path slack       : 1529p

Capture Clock Arrival Time (top|CLK:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 2461
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             2461

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2461
+ Clock To Q                               540
+ Data Path Delay                          989
---------------------------------------   ---- 
End-of-path arrival time (ps)             3990
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__439/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__439/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__440/I                                          GlobalMux                      0              1998  RISE       1
I__440/O                                          GlobalMux                    154              2153  RISE       1
I__451/I                                          ClkMux                         0              2153  RISE       1
I__451/O                                          ClkMux                       309              2461  RISE       1
delay_5_LC_1_2_5/clk                              LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                   model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------  -------------------------  -----  ----------------  -----  ----  ------
delay_5_LC_1_2_5/lcout     LogicCell40_SEQ_MODE_1000    540              3001   1066  FALL       2
I__136/I                   LocalMux                       0              3001   1066  FALL       1
I__136/O                   LocalMux                     309              3310   1066  FALL       1
I__138/I                   InMux                          0              3310   1066  FALL       1
I__138/O                   InMux                        217              3527   1066  FALL       1
delay_5_LC_1_2_5/in1       LogicCell40_SEQ_MODE_1000      0              3527   1529  FALL       1
delay_5_LC_1_2_5/carryout  LogicCell40_SEQ_MODE_1000    245              3773   1529  FALL       2
I__101/I                   InMux                          0              3773   1529  FALL       1
I__101/O                   InMux                        217              3990   1529  FALL       1
delay_6_LC_1_2_6/in3       LogicCell40_SEQ_MODE_1000      0              3990   1529  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__439/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__439/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__440/I                                          GlobalMux                      0              1998  RISE       1
I__440/O                                          GlobalMux                    154              2153  RISE       1
I__451/I                                          ClkMux                         0              2153  RISE       1
I__451/O                                          ClkMux                       309              2461  RISE       1
delay_6_LC_1_2_6/clk                              LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 77 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : delay_4_LC_1_2_4/lcout
Path End         : delay_5_LC_1_2_5/in3
Capture Clock    : delay_5_LC_1_2_5/clk
Hold Constraint  : 0p
Path slack       : 1529p

Capture Clock Arrival Time (top|CLK:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 2461
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             2461

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2461
+ Clock To Q                               540
+ Data Path Delay                          989
---------------------------------------   ---- 
End-of-path arrival time (ps)             3990
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__439/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__439/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__440/I                                          GlobalMux                      0              1998  RISE       1
I__440/O                                          GlobalMux                    154              2153  RISE       1
I__451/I                                          ClkMux                         0              2153  RISE       1
I__451/O                                          ClkMux                       309              2461  RISE       1
delay_4_LC_1_2_4/clk                              LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                   model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------  -------------------------  -----  ----------------  -----  ----  ------
delay_4_LC_1_2_4/lcout     LogicCell40_SEQ_MODE_1000    540              3001   1066  FALL       2
I__132/I                   LocalMux                       0              3001   1066  FALL       1
I__132/O                   LocalMux                     309              3310   1066  FALL       1
I__134/I                   InMux                          0              3310   1066  FALL       1
I__134/O                   InMux                        217              3527   1066  FALL       1
delay_4_LC_1_2_4/in1       LogicCell40_SEQ_MODE_1000      0              3527   1529  FALL       1
delay_4_LC_1_2_4/carryout  LogicCell40_SEQ_MODE_1000    245              3773   1529  FALL       2
I__102/I                   InMux                          0              3773   1529  FALL       1
I__102/O                   InMux                        217              3990   1529  FALL       1
delay_5_LC_1_2_5/in3       LogicCell40_SEQ_MODE_1000      0              3990   1529  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__439/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__439/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__440/I                                          GlobalMux                      0              1998  RISE       1
I__440/O                                          GlobalMux                    154              2153  RISE       1
I__451/I                                          ClkMux                         0              2153  RISE       1
I__451/O                                          ClkMux                       309              2461  RISE       1
delay_5_LC_1_2_5/clk                              LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 78 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : delay_3_LC_1_2_3/lcout
Path End         : delay_4_LC_1_2_4/in3
Capture Clock    : delay_4_LC_1_2_4/clk
Hold Constraint  : 0p
Path slack       : 1529p

Capture Clock Arrival Time (top|CLK:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 2461
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             2461

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2461
+ Clock To Q                               540
+ Data Path Delay                          989
---------------------------------------   ---- 
End-of-path arrival time (ps)             3990
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__439/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__439/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__440/I                                          GlobalMux                      0              1998  RISE       1
I__440/O                                          GlobalMux                    154              2153  RISE       1
I__451/I                                          ClkMux                         0              2153  RISE       1
I__451/O                                          ClkMux                       309              2461  RISE       1
delay_3_LC_1_2_3/clk                              LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                   model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------  -------------------------  -----  ----------------  -----  ----  ------
delay_3_LC_1_2_3/lcout     LogicCell40_SEQ_MODE_1000    540              3001   1066  FALL       2
I__163/I                   LocalMux                       0              3001   1066  FALL       1
I__163/O                   LocalMux                     309              3310   1066  FALL       1
I__165/I                   InMux                          0              3310   1066  FALL       1
I__165/O                   InMux                        217              3527   1066  FALL       1
delay_3_LC_1_2_3/in1       LogicCell40_SEQ_MODE_1000      0              3527   1529  FALL       1
delay_3_LC_1_2_3/carryout  LogicCell40_SEQ_MODE_1000    245              3773   1529  FALL       2
I__103/I                   InMux                          0              3773   1529  FALL       1
I__103/O                   InMux                        217              3990   1529  FALL       1
delay_4_LC_1_2_4/in3       LogicCell40_SEQ_MODE_1000      0              3990   1529  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__439/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__439/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__440/I                                          GlobalMux                      0              1998  RISE       1
I__440/O                                          GlobalMux                    154              2153  RISE       1
I__451/I                                          ClkMux                         0              2153  RISE       1
I__451/O                                          ClkMux                       309              2461  RISE       1
delay_4_LC_1_2_4/clk                              LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 79 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : delay_2_LC_1_2_2/lcout
Path End         : delay_3_LC_1_2_3/in3
Capture Clock    : delay_3_LC_1_2_3/clk
Hold Constraint  : 0p
Path slack       : 1529p

Capture Clock Arrival Time (top|CLK:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 2461
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             2461

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2461
+ Clock To Q                               540
+ Data Path Delay                          989
---------------------------------------   ---- 
End-of-path arrival time (ps)             3990
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__439/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__439/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__440/I                                          GlobalMux                      0              1998  RISE       1
I__440/O                                          GlobalMux                    154              2153  RISE       1
I__451/I                                          ClkMux                         0              2153  RISE       1
I__451/O                                          ClkMux                       309              2461  RISE       1
delay_2_LC_1_2_2/clk                              LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                   model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------  -------------------------  -----  ----------------  -----  ----  ------
delay_2_LC_1_2_2/lcout     LogicCell40_SEQ_MODE_1000    540              3001   1066  FALL       2
I__154/I                   LocalMux                       0              3001   1066  FALL       1
I__154/O                   LocalMux                     309              3310   1066  FALL       1
I__156/I                   InMux                          0              3310   1066  FALL       1
I__156/O                   InMux                        217              3527   1066  FALL       1
delay_2_LC_1_2_2/in1       LogicCell40_SEQ_MODE_1000      0              3527   1529  FALL       1
delay_2_LC_1_2_2/carryout  LogicCell40_SEQ_MODE_1000    245              3773   1529  FALL       2
I__104/I                   InMux                          0              3773   1529  FALL       1
I__104/O                   InMux                        217              3990   1529  FALL       1
delay_3_LC_1_2_3/in3       LogicCell40_SEQ_MODE_1000      0              3990   1529  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__439/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__439/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__440/I                                          GlobalMux                      0              1998  RISE       1
I__440/O                                          GlobalMux                    154              2153  RISE       1
I__451/I                                          ClkMux                         0              2153  RISE       1
I__451/O                                          ClkMux                       309              2461  RISE       1
delay_3_LC_1_2_3/clk                              LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 80 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : delay_1_LC_1_2_1/lcout
Path End         : delay_2_LC_1_2_2/in3
Capture Clock    : delay_2_LC_1_2_2/clk
Hold Constraint  : 0p
Path slack       : 1529p

Capture Clock Arrival Time (top|CLK:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 2461
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             2461

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2461
+ Clock To Q                               540
+ Data Path Delay                          989
---------------------------------------   ---- 
End-of-path arrival time (ps)             3990
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__439/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__439/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__440/I                                          GlobalMux                      0              1998  RISE       1
I__440/O                                          GlobalMux                    154              2153  RISE       1
I__451/I                                          ClkMux                         0              2153  RISE       1
I__451/O                                          ClkMux                       309              2461  RISE       1
delay_1_LC_1_2_1/clk                              LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                   model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------  -------------------------  -----  ----------------  -----  ----  ------
delay_1_LC_1_2_1/lcout     LogicCell40_SEQ_MODE_1000    540              3001   1066  FALL       2
I__158/I                   LocalMux                       0              3001   1066  FALL       1
I__158/O                   LocalMux                     309              3310   1066  FALL       1
I__160/I                   InMux                          0              3310   1066  FALL       1
I__160/O                   InMux                        217              3527   1066  FALL       1
delay_1_LC_1_2_1/in1       LogicCell40_SEQ_MODE_1000      0              3527   1529  FALL       1
delay_1_LC_1_2_1/carryout  LogicCell40_SEQ_MODE_1000    245              3773   1529  FALL       2
I__105/I                   InMux                          0              3773   1529  FALL       1
I__105/O                   InMux                        217              3990   1529  FALL       1
delay_2_LC_1_2_2/in3       LogicCell40_SEQ_MODE_1000      0              3990   1529  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__439/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__439/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__440/I                                          GlobalMux                      0              1998  RISE       1
I__440/O                                          GlobalMux                    154              2153  RISE       1
I__451/I                                          ClkMux                         0              2153  RISE       1
I__451/O                                          ClkMux                       309              2461  RISE       1
delay_2_LC_1_2_2/clk                              LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 81 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : delay_0_LC_1_2_0/lcout
Path End         : delay_1_LC_1_2_1/in3
Capture Clock    : delay_1_LC_1_2_1/clk
Hold Constraint  : 0p
Path slack       : 1529p

Capture Clock Arrival Time (top|CLK:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 2461
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             2461

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2461
+ Clock To Q                               540
+ Data Path Delay                          989
---------------------------------------   ---- 
End-of-path arrival time (ps)             3990
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__439/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__439/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__440/I                                          GlobalMux                      0              1998  RISE       1
I__440/O                                          GlobalMux                    154              2153  RISE       1
I__451/I                                          ClkMux                         0              2153  RISE       1
I__451/O                                          ClkMux                       309              2461  RISE       1
delay_0_LC_1_2_0/clk                              LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                   model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------  -------------------------  -----  ----------------  -----  ----  ------
delay_0_LC_1_2_0/lcout     LogicCell40_SEQ_MODE_1000    540              3001   1066  FALL       2
I__167/I                   LocalMux                       0              3001   1066  FALL       1
I__167/O                   LocalMux                     309              3310   1066  FALL       1
I__169/I                   InMux                          0              3310   1066  FALL       1
I__169/O                   InMux                        217              3527   1066  FALL       1
delay_0_LC_1_2_0/in1       LogicCell40_SEQ_MODE_1000      0              3527   1529  FALL       1
delay_0_LC_1_2_0/carryout  LogicCell40_SEQ_MODE_1000    245              3773   1529  FALL       2
I__106/I                   InMux                          0              3773   1529  FALL       1
I__106/O                   InMux                        217              3990   1529  FALL       1
delay_1_LC_1_2_1/in3       LogicCell40_SEQ_MODE_1000      0              3990   1529  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__439/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__439/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__440/I                                          GlobalMux                      0              1998  RISE       1
I__440/O                                          GlobalMux                    154              2153  RISE       1
I__451/I                                          ClkMux                         0              2153  RISE       1
I__451/O                                          ClkMux                       309              2461  RISE       1
delay_1_LC_1_2_1/clk                              LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 82 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_div_8_LC_2_8_7/lcout
Path End         : clk_div_9_LC_2_9_0/in3
Capture Clock    : clk_div_9_LC_2_9_0/clk
Hold Constraint  : 0p
Path slack       : 1705p

Capture Clock Arrival Time (top|CLK:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 2461
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             2461

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2461
+ Clock To Q                               540
+ Data Path Delay                         1165
---------------------------------------   ---- 
End-of-path arrival time (ps)             4166
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__439/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__439/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__440/I                                          GlobalMux                      0              1998  RISE       1
I__440/O                                          GlobalMux                    154              2153  RISE       1
I__442/I                                          ClkMux                         0              2153  RISE       1
I__442/O                                          ClkMux                       309              2461  RISE       1
clk_div_8_LC_2_8_7/clk                            LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
clk_div_8_LC_2_8_7/lcout        LogicCell40_SEQ_MODE_1000    540              3001   1066  FALL       2
I__465/I                        LocalMux                       0              3001   1066  FALL       1
I__465/O                        LocalMux                     309              3310   1066  FALL       1
I__467/I                        InMux                          0              3310   1066  FALL       1
I__467/O                        InMux                        217              3527   1066  FALL       1
clk_div_8_LC_2_8_7/in1          LogicCell40_SEQ_MODE_1000      0              3527   1704  FALL       1
clk_div_8_LC_2_8_7/carryout     LogicCell40_SEQ_MODE_1000    245              3773   1704  FALL       1
IN_MUX_bfv_2_9_0_/carryinitin   ICE_CARRY_IN_MUX               0              3773   1704  FALL       1
IN_MUX_bfv_2_9_0_/carryinitout  ICE_CARRY_IN_MUX             175              3948   1704  FALL       2
I__457/I                        InMux                          0              3948   1704  FALL       1
I__457/O                        InMux                        217              4166   1704  FALL       1
clk_div_9_LC_2_9_0/in3          LogicCell40_SEQ_MODE_1000      0              4166   1704  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__439/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__439/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__440/I                                          GlobalMux                      0              1998  RISE       1
I__440/O                                          GlobalMux                    154              2153  RISE       1
I__445/I                                          ClkMux                         0              2153  RISE       1
I__445/O                                          ClkMux                       309              2461  RISE       1
clk_div_9_LC_2_9_0/clk                            LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 83 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : delay_7_LC_1_2_7/lcout
Path End         : delay_8_LC_1_3_0/in3
Capture Clock    : delay_8_LC_1_3_0/clk
Hold Constraint  : 0p
Path slack       : 1705p

Capture Clock Arrival Time (top|CLK:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 2461
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             2461

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2461
+ Clock To Q                               540
+ Data Path Delay                         1165
---------------------------------------   ---- 
End-of-path arrival time (ps)             4166
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__439/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__439/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__440/I                                          GlobalMux                      0              1998  RISE       1
I__440/O                                          GlobalMux                    154              2153  RISE       1
I__451/I                                          ClkMux                         0              2153  RISE       1
I__451/O                                          ClkMux                       309              2461  RISE       1
delay_7_LC_1_2_7/clk                              LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
delay_7_LC_1_2_7/lcout          LogicCell40_SEQ_MODE_1000    540              3001   1066  FALL       2
I__128/I                        LocalMux                       0              3001   1066  FALL       1
I__128/O                        LocalMux                     309              3310   1066  FALL       1
I__130/I                        InMux                          0              3310   1066  FALL       1
I__130/O                        InMux                        217              3527   1066  FALL       1
delay_7_LC_1_2_7/in1            LogicCell40_SEQ_MODE_1000      0              3527   1704  FALL       1
delay_7_LC_1_2_7/carryout       LogicCell40_SEQ_MODE_1000    245              3773   1704  FALL       1
IN_MUX_bfv_1_3_0_/carryinitin   ICE_CARRY_IN_MUX               0              3773   1704  FALL       1
IN_MUX_bfv_1_3_0_/carryinitout  ICE_CARRY_IN_MUX             175              3948   1704  FALL       2
I__127/I                        InMux                          0              3948   1704  FALL       1
I__127/O                        InMux                        217              4166   1704  FALL       1
delay_8_LC_1_3_0/in3            LogicCell40_SEQ_MODE_1000      0              4166   1704  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__439/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__439/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__440/I                                          GlobalMux                      0              1998  RISE       1
I__440/O                                          GlobalMux                    154              2153  RISE       1
I__449/I                                          ClkMux                         0              2153  RISE       1
I__449/O                                          ClkMux                       309              2461  RISE       1
delay_8_LC_1_3_0/clk                              LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 84 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : PWM_NUM_2_LC_2_5_7/lcout
Path End         : PORT_r_LC_2_6_0/in0
Capture Clock    : PORT_r_LC_2_6_0/clk
Hold Constraint  : 0p
Path slack       : 1880p

Capture Clock Arrival Time (top|CLK:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 2461
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             2461

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2461
+ Clock To Q                               540
+ Data Path Delay                         1340
---------------------------------------   ---- 
End-of-path arrival time (ps)             4341
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__439/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__439/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__440/I                                          GlobalMux                      0              1998  RISE       1
I__440/O                                          GlobalMux                    154              2153  RISE       1
I__448/I                                          ClkMux                         0              2153  RISE       1
I__448/O                                          ClkMux                       309              2461  RISE       1
PWM_NUM_2_LC_2_5_7/clk                            LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
PWM_NUM_2_LC_2_5_7/lcout          LogicCell40_SEQ_MODE_1000    540              3001   1880  FALL       1
I__192/I                          LocalMux                       0              3001   1880  FALL       1
I__192/O                          LocalMux                     309              3310   1880  FALL       1
I__193/I                          InMux                          0              3310   1880  FALL       1
I__193/O                          InMux                        217              3527   1880  FALL       1
PWM_NUM_RNIQIR6_1_LC_2_5_6/in3    LogicCell40_SEQ_MODE_0000      0              3527   1880  FALL       1
PWM_NUM_RNIQIR6_1_LC_2_5_6/lcout  LogicCell40_SEQ_MODE_0000    288              3815   1880  FALL       2
I__187/I                          LocalMux                       0              3815   1880  FALL       1
I__187/O                          LocalMux                     309              4124   1880  FALL       1
I__189/I                          InMux                          0              4124   1880  FALL       1
I__189/O                          InMux                        217              4341   1880  FALL       1
PORT_r_LC_2_6_0/in0               LogicCell40_SEQ_MODE_1000      0              4341   1880  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__439/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__439/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__440/I                                          GlobalMux                      0              1998  RISE       1
I__440/O                                          GlobalMux                    154              2153  RISE       1
I__447/I                                          ClkMux                         0              2153  RISE       1
I__447/O                                          ClkMux                       309              2461  RISE       1
PORT_r_LC_2_6_0/clk                               LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 85 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : PWM_NUM_3_LC_2_5_1/lcout
Path End         : PORT_r_LC_2_6_0/in1
Capture Clock    : PORT_r_LC_2_6_0/clk
Hold Constraint  : 0p
Path slack       : 1880p

Capture Clock Arrival Time (top|CLK:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 2461
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             2461

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2461
+ Clock To Q                               540
+ Data Path Delay                         1340
---------------------------------------   ---- 
End-of-path arrival time (ps)             4341
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__439/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__439/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__440/I                                          GlobalMux                      0              1998  RISE       1
I__440/O                                          GlobalMux                    154              2153  RISE       1
I__448/I                                          ClkMux                         0              2153  RISE       1
I__448/O                                          ClkMux                       309              2461  RISE       1
PWM_NUM_3_LC_2_5_1/clk                            LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
PWM_NUM_3_LC_2_5_1/lcout     LogicCell40_SEQ_MODE_1000    540              3001   1880  FALL       2
I__219/I                     LocalMux                       0              3001   1880  FALL       1
I__219/O                     LocalMux                     309              3310   1880  FALL       1
I__221/I                     InMux                          0              3310   1880  FALL       1
I__221/O                     InMux                        217              3527   1880  FALL       1
PORT_r_RNO_1_LC_2_5_0/in3    LogicCell40_SEQ_MODE_0000      0              3527   1880  FALL       1
PORT_r_RNO_1_LC_2_5_0/lcout  LogicCell40_SEQ_MODE_0000    288              3815   1880  FALL       1
I__190/I                     LocalMux                       0              3815   1880  FALL       1
I__190/O                     LocalMux                     309              4124   1880  FALL       1
I__191/I                     InMux                          0              4124   1880  FALL       1
I__191/O                     InMux                        217              4341   1880  FALL       1
PORT_r_LC_2_6_0/in1          LogicCell40_SEQ_MODE_1000      0              4341   1880  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__439/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__439/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__440/I                                          GlobalMux                      0              1998  RISE       1
I__440/O                                          GlobalMux                    154              2153  RISE       1
I__447/I                                          ClkMux                         0              2153  RISE       1
I__447/O                                          ClkMux                       309              2461  RISE       1
PORT_r_LC_2_6_0/clk                               LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 86 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : cntr_1_LC_1_6_4/lcout
Path End         : cntr_4_LC_1_6_1/in1
Capture Clock    : cntr_4_LC_1_6_1/clk
Hold Constraint  : 0p
Path slack       : 1880p

Capture Clock Arrival Time (top|CLK:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 2461
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             2461

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2461
+ Clock To Q                               540
+ Data Path Delay                         1340
---------------------------------------   ---- 
End-of-path arrival time (ps)             4341
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__439/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__439/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__440/I                                          GlobalMux                      0              1998  RISE       1
I__440/O                                          GlobalMux                    154              2153  RISE       1
I__443/I                                          ClkMux                         0              2153  RISE       1
I__443/O                                          ClkMux                       309              2461  RISE       1
cntr_1_LC_1_6_4/clk                               LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
cntr_1_LC_1_6_4/lcout          LogicCell40_SEQ_MODE_1000    540              3001   1066  FALL       5
I__284/I                       LocalMux                       0              3001   1880  FALL       1
I__284/O                       LocalMux                     309              3310   1880  FALL       1
I__288/I                       InMux                          0              3310   1880  FALL       1
I__288/O                       InMux                        217              3527   1880  FALL       1
cntr_RNIB8QE_2_LC_2_7_0/in3    LogicCell40_SEQ_MODE_0000      0              3527   1880  FALL       1
cntr_RNIB8QE_2_LC_2_7_0/lcout  LogicCell40_SEQ_MODE_0000    288              3815   1880  FALL       3
I__278/I                       LocalMux                       0              3815   1880  FALL       1
I__278/O                       LocalMux                     309              4124   1880  FALL       1
I__280/I                       InMux                          0              4124   1880  FALL       1
I__280/O                       InMux                        217              4341   1880  FALL       1
cntr_4_LC_1_6_1/in1            LogicCell40_SEQ_MODE_1000      0              4341   1880  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__439/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__439/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__440/I                                          GlobalMux                      0              1998  RISE       1
I__440/O                                          GlobalMux                    154              2153  RISE       1
I__443/I                                          ClkMux                         0              2153  RISE       1
I__443/O                                          ClkMux                       309              2461  RISE       1
cntr_4_LC_1_6_1/clk                               LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 87 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : cntr_1_LC_1_6_4/lcout
Path End         : cntr_6_LC_2_6_7/in1
Capture Clock    : cntr_6_LC_2_6_7/clk
Hold Constraint  : 0p
Path slack       : 1880p

Capture Clock Arrival Time (top|CLK:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 2461
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             2461

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2461
+ Clock To Q                               540
+ Data Path Delay                         1340
---------------------------------------   ---- 
End-of-path arrival time (ps)             4341
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__439/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__439/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__440/I                                          GlobalMux                      0              1998  RISE       1
I__440/O                                          GlobalMux                    154              2153  RISE       1
I__443/I                                          ClkMux                         0              2153  RISE       1
I__443/O                                          ClkMux                       309              2461  RISE       1
cntr_1_LC_1_6_4/clk                               LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
cntr_1_LC_1_6_4/lcout          LogicCell40_SEQ_MODE_1000    540              3001   1066  FALL       5
I__284/I                       LocalMux                       0              3001   1880  FALL       1
I__284/O                       LocalMux                     309              3310   1880  FALL       1
I__288/I                       InMux                          0              3310   1880  FALL       1
I__288/O                       InMux                        217              3527   1880  FALL       1
cntr_RNIB8QE_2_LC_2_7_0/in3    LogicCell40_SEQ_MODE_0000      0              3527   1880  FALL       1
cntr_RNIB8QE_2_LC_2_7_0/lcout  LogicCell40_SEQ_MODE_0000    288              3815   1880  FALL       3
I__279/I                       LocalMux                       0              3815   1880  FALL       1
I__279/O                       LocalMux                     309              4124   1880  FALL       1
I__282/I                       InMux                          0              4124   1880  FALL       1
I__282/O                       InMux                        217              4341   1880  FALL       1
cntr_6_LC_2_6_7/in1            LogicCell40_SEQ_MODE_1000      0              4341   1880  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__439/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__439/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__440/I                                          GlobalMux                      0              1998  RISE       1
I__440/O                                          GlobalMux                    154              2153  RISE       1
I__447/I                                          ClkMux                         0              2153  RISE       1
I__447/O                                          ClkMux                       309              2461  RISE       1
cntr_6_LC_2_6_7/clk                               LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 88 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : cntr_1_LC_1_6_4/lcout
Path End         : cntr_5_LC_1_6_3/in3
Capture Clock    : cntr_5_LC_1_6_3/clk
Hold Constraint  : 0p
Path slack       : 1880p

Capture Clock Arrival Time (top|CLK:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 2461
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             2461

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2461
+ Clock To Q                               540
+ Data Path Delay                         1340
---------------------------------------   ---- 
End-of-path arrival time (ps)             4341
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__439/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__439/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__440/I                                          GlobalMux                      0              1998  RISE       1
I__440/O                                          GlobalMux                    154              2153  RISE       1
I__443/I                                          ClkMux                         0              2153  RISE       1
I__443/O                                          ClkMux                       309              2461  RISE       1
cntr_1_LC_1_6_4/clk                               LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
cntr_1_LC_1_6_4/lcout          LogicCell40_SEQ_MODE_1000    540              3001   1066  FALL       5
I__284/I                       LocalMux                       0              3001   1880  FALL       1
I__284/O                       LocalMux                     309              3310   1880  FALL       1
I__288/I                       InMux                          0              3310   1880  FALL       1
I__288/O                       InMux                        217              3527   1880  FALL       1
cntr_RNIB8QE_2_LC_2_7_0/in3    LogicCell40_SEQ_MODE_0000      0              3527   1880  FALL       1
cntr_RNIB8QE_2_LC_2_7_0/lcout  LogicCell40_SEQ_MODE_0000    288              3815   1880  FALL       3
I__278/I                       LocalMux                       0              3815   1880  FALL       1
I__278/O                       LocalMux                     309              4124   1880  FALL       1
I__281/I                       InMux                          0              4124   1880  FALL       1
I__281/O                       InMux                        217              4341   1880  FALL       1
cntr_5_LC_1_6_3/in3            LogicCell40_SEQ_MODE_1000      0              4341   1880  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__439/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__439/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__440/I                                          GlobalMux                      0              1998  RISE       1
I__440/O                                          GlobalMux                    154              2153  RISE       1
I__443/I                                          ClkMux                         0              2153  RISE       1
I__443/O                                          ClkMux                       309              2461  RISE       1
cntr_5_LC_1_6_3/clk                               LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 89 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : cntr_0_LC_1_6_5/lcout
Path End         : PORT_r_LC_2_6_0/in3
Capture Clock    : PORT_r_LC_2_6_0/clk
Hold Constraint  : 0p
Path slack       : 1971p

Capture Clock Arrival Time (top|CLK:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 2461
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             2461

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2461
+ Clock To Q                               540
+ Data Path Delay                         1431
---------------------------------------   ---- 
End-of-path arrival time (ps)             4432
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__439/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__439/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__440/I                                          GlobalMux                      0              1998  RISE       1
I__440/O                                          GlobalMux                    154              2153  RISE       1
I__443/I                                          ClkMux                         0              2153  RISE       1
I__443/O                                          ClkMux                       309              2461  RISE       1
cntr_0_LC_1_6_5/clk                               LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
cntr_0_LC_1_6_5/lcout        LogicCell40_SEQ_MODE_1000    540              3001   1066  FALL       7
I__263/I                     LocalMux                       0              3001   1943  FALL       1
I__263/O                     LocalMux                     309              3310   1943  FALL       1
I__269/I                     InMux                          0              3310   1971  FALL       1
I__269/O                     InMux                        217              3527   1971  FALL       1
PORT_r_RNO_2_LC_2_7_3/in1    LogicCell40_SEQ_MODE_0000      0              3527   1971  FALL       1
PORT_r_RNO_2_LC_2_7_3/lcout  LogicCell40_SEQ_MODE_0000    379              3906   1971  FALL       1
I__255/I                     LocalMux                       0              3906   1971  FALL       1
I__255/O                     LocalMux                     309              4215   1971  FALL       1
I__256/I                     InMux                          0              4215   1971  FALL       1
I__256/O                     InMux                        217              4432   1971  FALL       1
PORT_r_LC_2_6_0/in3          LogicCell40_SEQ_MODE_1000      0              4432   1971  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__439/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__439/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__440/I                                          GlobalMux                      0              1998  RISE       1
I__440/O                                          GlobalMux                    154              2153  RISE       1
I__447/I                                          ClkMux                         0              2153  RISE       1
I__447/O                                          ClkMux                       309              2461  RISE       1
PORT_r_LC_2_6_0/clk                               LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 90 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_div_11_LC_2_7_7/lcout
Path End         : clk_div_11_LC_2_7_7/in3
Capture Clock    : clk_div_11_LC_2_7_7/clk
Hold Constraint  : 0p
Path slack       : 1971p

Capture Clock Arrival Time (top|CLK:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 2461
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             2461

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2461
+ Clock To Q                               540
+ Data Path Delay                         1431
---------------------------------------   ---- 
End-of-path arrival time (ps)             4432
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__439/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__439/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__440/I                                          GlobalMux                      0              1998  RISE       1
I__440/O                                          GlobalMux                    154              2153  RISE       1
I__444/I                                          ClkMux                         0              2153  RISE       1
I__444/O                                          ClkMux                       309              2461  RISE       1
clk_div_11_LC_2_7_7/clk                           LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
clk_div_11_LC_2_7_7/lcout           LogicCell40_SEQ_MODE_1000    540              3001   1066  FALL       4
I__405/I                            LocalMux                       0              3001   1971  FALL       1
I__405/O                            LocalMux                     309              3310   1971  FALL       1
I__408/I                            InMux                          0              3310   1971  FALL       1
I__408/O                            InMux                        217              3527   1971  FALL       1
clk_div_RNI06L91_11_LC_1_8_2/in1    LogicCell40_SEQ_MODE_0000      0              3527   1971  FALL       1
clk_div_RNI06L91_11_LC_1_8_2/lcout  LogicCell40_SEQ_MODE_0000    379              3906   1971  FALL       4
I__413/I                            LocalMux                       0              3906   1971  FALL       1
I__413/O                            LocalMux                     309              4215   1971  FALL       1
I__416/I                            InMux                          0              4215   1971  FALL       1
I__416/O                            InMux                        217              4432   1971  FALL       1
clk_div_11_LC_2_7_7/in3             LogicCell40_SEQ_MODE_1000      0              4432   1971  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__439/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__439/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__440/I                                          GlobalMux                      0              1998  RISE       1
I__440/O                                          GlobalMux                    154              2153  RISE       1
I__444/I                                          ClkMux                         0              2153  RISE       1
I__444/O                                          ClkMux                       309              2461  RISE       1
clk_div_11_LC_2_7_7/clk                           LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 91 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_div_11_LC_2_7_7/lcout
Path End         : cntr_1_LC_1_6_4/in3
Capture Clock    : cntr_1_LC_1_6_4/clk
Hold Constraint  : 0p
Path slack       : 1978p

Capture Clock Arrival Time (top|CLK:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 2461
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             2461

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2461
+ Clock To Q                               540
+ Data Path Delay                         1438
---------------------------------------   ---- 
End-of-path arrival time (ps)             4439
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__439/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__439/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__440/I                                          GlobalMux                      0              1998  RISE       1
I__440/O                                          GlobalMux                    154              2153  RISE       1
I__444/I                                          ClkMux                         0              2153  RISE       1
I__444/O                                          ClkMux                       309              2461  RISE       1
clk_div_11_LC_2_7_7/clk                           LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
clk_div_11_LC_2_7_7/lcout           LogicCell40_SEQ_MODE_1000    540              3001   1066  FALL       4
I__406/I                            LocalMux                       0              3001   1978  FALL       1
I__406/O                            LocalMux                     309              3310   1978  FALL       1
I__410/I                            InMux                          0              3310   1978  FALL       1
I__410/O                            InMux                        217              3527   1978  FALL       1
clk_div_RNIM1KP1_11_LC_2_6_4/in0    LogicCell40_SEQ_MODE_0000      0              3527   1978  FALL       1
clk_div_RNIM1KP1_11_LC_2_6_4/lcout  LogicCell40_SEQ_MODE_0000    386              3913   1978  FALL      16
I__309/I                            LocalMux                       0              3913   1978  FALL       1
I__309/O                            LocalMux                     309              4222   1978  FALL       1
I__313/I                            InMux                          0              4222   1978  FALL       1
I__313/O                            InMux                        217              4439   1978  FALL       1
cntr_1_LC_1_6_4/in3                 LogicCell40_SEQ_MODE_1000      0              4439   1978  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__439/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__439/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__440/I                                          GlobalMux                      0              1998  RISE       1
I__440/O                                          GlobalMux                    154              2153  RISE       1
I__443/I                                          ClkMux                         0              2153  RISE       1
I__443/O                                          ClkMux                       309              2461  RISE       1
cntr_1_LC_1_6_4/clk                               LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 92 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_div_11_LC_2_7_7/lcout
Path End         : cntr_4_LC_1_6_1/in0
Capture Clock    : cntr_4_LC_1_6_1/clk
Hold Constraint  : 0p
Path slack       : 1978p

Capture Clock Arrival Time (top|CLK:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 2461
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             2461

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2461
+ Clock To Q                               540
+ Data Path Delay                         1438
---------------------------------------   ---- 
End-of-path arrival time (ps)             4439
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__439/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__439/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__440/I                                          GlobalMux                      0              1998  RISE       1
I__440/O                                          GlobalMux                    154              2153  RISE       1
I__444/I                                          ClkMux                         0              2153  RISE       1
I__444/O                                          ClkMux                       309              2461  RISE       1
clk_div_11_LC_2_7_7/clk                           LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
clk_div_11_LC_2_7_7/lcout           LogicCell40_SEQ_MODE_1000    540              3001   1066  FALL       4
I__406/I                            LocalMux                       0              3001   1978  FALL       1
I__406/O                            LocalMux                     309              3310   1978  FALL       1
I__410/I                            InMux                          0              3310   1978  FALL       1
I__410/O                            InMux                        217              3527   1978  FALL       1
clk_div_RNIM1KP1_11_LC_2_6_4/in0    LogicCell40_SEQ_MODE_0000      0              3527   1978  FALL       1
clk_div_RNIM1KP1_11_LC_2_6_4/lcout  LogicCell40_SEQ_MODE_0000    386              3913   1978  FALL      16
I__309/I                            LocalMux                       0              3913   1978  FALL       1
I__309/O                            LocalMux                     309              4222   1978  FALL       1
I__314/I                            InMux                          0              4222   1978  FALL       1
I__314/O                            InMux                        217              4439   1978  FALL       1
cntr_4_LC_1_6_1/in0                 LogicCell40_SEQ_MODE_1000      0              4439   1978  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__439/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__439/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__440/I                                          GlobalMux                      0              1998  RISE       1
I__440/O                                          GlobalMux                    154              2153  RISE       1
I__443/I                                          ClkMux                         0              2153  RISE       1
I__443/O                                          ClkMux                       309              2461  RISE       1
cntr_4_LC_1_6_1/clk                               LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 93 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_div_11_LC_2_7_7/lcout
Path End         : cntr_2_LC_1_6_0/in3
Capture Clock    : cntr_2_LC_1_6_0/clk
Hold Constraint  : 0p
Path slack       : 1978p

Capture Clock Arrival Time (top|CLK:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 2461
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             2461

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2461
+ Clock To Q                               540
+ Data Path Delay                         1438
---------------------------------------   ---- 
End-of-path arrival time (ps)             4439
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__439/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__439/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__440/I                                          GlobalMux                      0              1998  RISE       1
I__440/O                                          GlobalMux                    154              2153  RISE       1
I__444/I                                          ClkMux                         0              2153  RISE       1
I__444/O                                          ClkMux                       309              2461  RISE       1
clk_div_11_LC_2_7_7/clk                           LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
clk_div_11_LC_2_7_7/lcout           LogicCell40_SEQ_MODE_1000    540              3001   1066  FALL       4
I__406/I                            LocalMux                       0              3001   1978  FALL       1
I__406/O                            LocalMux                     309              3310   1978  FALL       1
I__410/I                            InMux                          0              3310   1978  FALL       1
I__410/O                            InMux                        217              3527   1978  FALL       1
clk_div_RNIM1KP1_11_LC_2_6_4/in0    LogicCell40_SEQ_MODE_0000      0              3527   1978  FALL       1
clk_div_RNIM1KP1_11_LC_2_6_4/lcout  LogicCell40_SEQ_MODE_0000    386              3913   1978  FALL      16
I__309/I                            LocalMux                       0              3913   1978  FALL       1
I__309/O                            LocalMux                     309              4222   1978  FALL       1
I__315/I                            InMux                          0              4222   1978  FALL       1
I__315/O                            InMux                        217              4439   1978  FALL       1
cntr_2_LC_1_6_0/in3                 LogicCell40_SEQ_MODE_1000      0              4439   1978  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__439/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__439/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__440/I                                          GlobalMux                      0              1998  RISE       1
I__440/O                                          GlobalMux                    154              2153  RISE       1
I__443/I                                          ClkMux                         0              2153  RISE       1
I__443/O                                          ClkMux                       309              2461  RISE       1
cntr_2_LC_1_6_0/clk                               LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 94 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_div_11_LC_2_7_7/lcout
Path End         : cntr_5_LC_1_6_3/in0
Capture Clock    : cntr_5_LC_1_6_3/clk
Hold Constraint  : 0p
Path slack       : 1978p

Capture Clock Arrival Time (top|CLK:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 2461
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             2461

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2461
+ Clock To Q                               540
+ Data Path Delay                         1438
---------------------------------------   ---- 
End-of-path arrival time (ps)             4439
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__439/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__439/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__440/I                                          GlobalMux                      0              1998  RISE       1
I__440/O                                          GlobalMux                    154              2153  RISE       1
I__444/I                                          ClkMux                         0              2153  RISE       1
I__444/O                                          ClkMux                       309              2461  RISE       1
clk_div_11_LC_2_7_7/clk                           LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
clk_div_11_LC_2_7_7/lcout           LogicCell40_SEQ_MODE_1000    540              3001   1066  FALL       4
I__406/I                            LocalMux                       0              3001   1978  FALL       1
I__406/O                            LocalMux                     309              3310   1978  FALL       1
I__410/I                            InMux                          0              3310   1978  FALL       1
I__410/O                            InMux                        217              3527   1978  FALL       1
clk_div_RNIM1KP1_11_LC_2_6_4/in0    LogicCell40_SEQ_MODE_0000      0              3527   1978  FALL       1
clk_div_RNIM1KP1_11_LC_2_6_4/lcout  LogicCell40_SEQ_MODE_0000    386              3913   1978  FALL      16
I__309/I                            LocalMux                       0              3913   1978  FALL       1
I__309/O                            LocalMux                     309              4222   1978  FALL       1
I__316/I                            InMux                          0              4222   1978  FALL       1
I__316/O                            InMux                        217              4439   1978  FALL       1
cntr_5_LC_1_6_3/in0                 LogicCell40_SEQ_MODE_1000      0              4439   1978  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__439/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__439/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__440/I                                          GlobalMux                      0              1998  RISE       1
I__440/O                                          GlobalMux                    154              2153  RISE       1
I__443/I                                          ClkMux                         0              2153  RISE       1
I__443/O                                          ClkMux                       309              2461  RISE       1
cntr_5_LC_1_6_3/clk                               LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 95 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : PORT_r_LC_2_6_0/lcout
Path End         : PORT_r_LC_2_6_0/in2
Capture Clock    : PORT_r_LC_2_6_0/clk
Hold Constraint  : 0p
Path slack       : 2252p

Capture Clock Arrival Time (top|CLK:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 2461
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             2461

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2461
+ Clock To Q                               540
+ Data Path Delay                         1712
---------------------------------------   ---- 
End-of-path arrival time (ps)             4713
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__439/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__439/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__440/I                                          GlobalMux                      0              1998  RISE       1
I__440/O                                          GlobalMux                    154              2153  RISE       1
I__447/I                                          ClkMux                         0              2153  RISE       1
I__447/O                                          ClkMux                       309              2461  RISE       1
PORT_r_LC_2_6_0/clk                               LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
PORT_r_LC_2_6_0/lcout        LogicCell40_SEQ_MODE_1000    540              3001   2251  FALL       3
I__227/I                     LocalMux                       0              3001   2251  FALL       1
I__227/O                     LocalMux                     309              3310   2251  FALL       1
I__230/I                     InMux                          0              3310   2251  FALL       1
I__230/O                     InMux                        217              3527   2251  FALL       1
PORT_r_RNO_0_LC_2_7_4/in3    LogicCell40_SEQ_MODE_0000      0              3527   2251  FALL       1
PORT_r_RNO_0_LC_2_7_4/lcout  LogicCell40_SEQ_MODE_0000    288              3815   2251  FALL       1
I__222/I                     Odrv4                          0              3815   2251  FALL       1
I__222/O                     Odrv4                        372              4187   2251  FALL       1
I__223/I                     LocalMux                       0              4187   2251  FALL       1
I__223/O                     LocalMux                     309              4495   2251  FALL       1
I__224/I                     InMux                          0              4495   2251  FALL       1
I__224/O                     InMux                        217              4713   2251  FALL       1
I__225/I                     CascadeMux                     0              4713   2251  FALL       1
I__225/O                     CascadeMux                     0              4713   2251  FALL       1
PORT_r_LC_2_6_0/in2          LogicCell40_SEQ_MODE_1000      0              4713   2251  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__439/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__439/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__440/I                                          GlobalMux                      0              1998  RISE       1
I__440/O                                          GlobalMux                    154              2153  RISE       1
I__447/I                                          ClkMux                         0              2153  RISE       1
I__447/O                                          ClkMux                       309              2461  RISE       1
PORT_r_LC_2_6_0/clk                               LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 96 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_div_11_LC_2_7_7/lcout
Path End         : cntr_0_LC_1_6_5/in3
Capture Clock    : cntr_0_LC_1_6_5/clk
Hold Constraint  : 0p
Path slack       : 2343p

Capture Clock Arrival Time (top|CLK:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 2461
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             2461

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2461
+ Clock To Q                               540
+ Data Path Delay                         1803
---------------------------------------   ---- 
End-of-path arrival time (ps)             4804
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__439/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__439/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__440/I                                          GlobalMux                      0              1998  RISE       1
I__440/O                                          GlobalMux                    154              2153  RISE       1
I__444/I                                          ClkMux                         0              2153  RISE       1
I__444/O                                          ClkMux                       309              2461  RISE       1
clk_div_11_LC_2_7_7/clk                           LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
clk_div_11_LC_2_7_7/lcout           LogicCell40_SEQ_MODE_1000    540              3001   1066  FALL       4
I__405/I                            LocalMux                       0              3001   1971  FALL       1
I__405/O                            LocalMux                     309              3310   1971  FALL       1
I__408/I                            InMux                          0              3310   1971  FALL       1
I__408/O                            InMux                        217              3527   1971  FALL       1
clk_div_RNI06L91_11_LC_1_8_2/in1    LogicCell40_SEQ_MODE_0000      0              3527   1971  FALL       1
clk_div_RNI06L91_11_LC_1_8_2/lcout  LogicCell40_SEQ_MODE_0000    379              3906   1971  FALL       4
I__412/I                            Odrv4                          0              3906   2342  FALL       1
I__412/O                            Odrv4                        372              4278   2342  FALL       1
I__415/I                            LocalMux                       0              4278   2342  FALL       1
I__415/O                            LocalMux                     309              4586   2342  FALL       1
I__419/I                            InMux                          0              4586   2342  FALL       1
I__419/O                            InMux                        217              4804   2342  FALL       1
cntr_0_LC_1_6_5/in3                 LogicCell40_SEQ_MODE_1000      0              4804   2342  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__439/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__439/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__440/I                                          GlobalMux                      0              1998  RISE       1
I__440/O                                          GlobalMux                    154              2153  RISE       1
I__443/I                                          ClkMux                         0              2153  RISE       1
I__443/O                                          ClkMux                       309              2461  RISE       1
cntr_0_LC_1_6_5/clk                               LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 97 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_div_11_LC_2_7_7/lcout
Path End         : how_2_LC_2_4_4/ce
Capture Clock    : how_2_LC_2_4_4/clk
Hold Constraint  : 0p
Path slack       : 2686p

Capture Clock Arrival Time (top|CLK:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 2461
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             2461

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2461
+ Clock To Q                               540
+ Data Path Delay                         2146
---------------------------------------   ---- 
End-of-path arrival time (ps)             5147
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__439/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__439/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__440/I                                          GlobalMux                      0              1998  RISE       1
I__440/O                                          GlobalMux                    154              2153  RISE       1
I__444/I                                          ClkMux                         0              2153  RISE       1
I__444/O                                          ClkMux                       309              2461  RISE       1
clk_div_11_LC_2_7_7/clk                           LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
clk_div_11_LC_2_7_7/lcout           LogicCell40_SEQ_MODE_1000    540              3001   1066  FALL       4
I__406/I                            LocalMux                       0              3001   1978  FALL       1
I__406/O                            LocalMux                     309              3310   1978  FALL       1
I__410/I                            InMux                          0              3310   1978  FALL       1
I__410/O                            InMux                        217              3527   1978  FALL       1
clk_div_RNIM1KP1_11_LC_2_6_4/in0    LogicCell40_SEQ_MODE_0000      0              3527   1978  FALL       1
clk_div_RNIM1KP1_11_LC_2_6_4/lcout  LogicCell40_SEQ_MODE_0000    386              3913   1978  FALL      16
I__311/I                            Odrv4                          0              3913   2686  FALL       1
I__311/O                            Odrv4                        372              4285   2686  FALL       1
I__318/I                            LocalMux                       0              4285   2686  FALL       1
I__318/O                            LocalMux                     309              4593   2686  FALL       1
I__321/I                            CEMux                          0              4593   2686  FALL       1
I__321/O                            CEMux                        554              5147   2686  FALL       1
how_2_LC_2_4_4/ce                   LogicCell40_SEQ_MODE_1000      0              5147   2686  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__439/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__439/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__440/I                                          GlobalMux                      0              1998  RISE       1
I__440/O                                          GlobalMux                    154              2153  RISE       1
I__450/I                                          ClkMux                         0              2153  RISE       1
I__450/O                                          ClkMux                       309              2461  RISE       1
how_2_LC_2_4_4/clk                                LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 98 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_div_11_LC_2_7_7/lcout
Path End         : PWM_NUM_0_LC_2_4_3/ce
Capture Clock    : PWM_NUM_0_LC_2_4_3/clk
Hold Constraint  : 0p
Path slack       : 2686p

Capture Clock Arrival Time (top|CLK:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 2461
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             2461

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2461
+ Clock To Q                               540
+ Data Path Delay                         2146
---------------------------------------   ---- 
End-of-path arrival time (ps)             5147
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__439/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__439/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__440/I                                          GlobalMux                      0              1998  RISE       1
I__440/O                                          GlobalMux                    154              2153  RISE       1
I__444/I                                          ClkMux                         0              2153  RISE       1
I__444/O                                          ClkMux                       309              2461  RISE       1
clk_div_11_LC_2_7_7/clk                           LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
clk_div_11_LC_2_7_7/lcout           LogicCell40_SEQ_MODE_1000    540              3001   1066  FALL       4
I__406/I                            LocalMux                       0              3001   1978  FALL       1
I__406/O                            LocalMux                     309              3310   1978  FALL       1
I__410/I                            InMux                          0              3310   1978  FALL       1
I__410/O                            InMux                        217              3527   1978  FALL       1
clk_div_RNIM1KP1_11_LC_2_6_4/in0    LogicCell40_SEQ_MODE_0000      0              3527   1978  FALL       1
clk_div_RNIM1KP1_11_LC_2_6_4/lcout  LogicCell40_SEQ_MODE_0000    386              3913   1978  FALL      16
I__311/I                            Odrv4                          0              3913   2686  FALL       1
I__311/O                            Odrv4                        372              4285   2686  FALL       1
I__318/I                            LocalMux                       0              4285   2686  FALL       1
I__318/O                            LocalMux                     309              4593   2686  FALL       1
I__321/I                            CEMux                          0              4593   2686  FALL       1
I__321/O                            CEMux                        554              5147   2686  FALL       1
PWM_NUM_0_LC_2_4_3/ce               LogicCell40_SEQ_MODE_1000      0              5147   2686  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__439/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__439/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__440/I                                          GlobalMux                      0              1998  RISE       1
I__440/O                                          GlobalMux                    154              2153  RISE       1
I__450/I                                          ClkMux                         0              2153  RISE       1
I__450/O                                          ClkMux                       309              2461  RISE       1
PWM_NUM_0_LC_2_4_3/clk                            LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 99 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_div_11_LC_2_7_7/lcout
Path End         : how_0_LC_2_4_2/ce
Capture Clock    : how_0_LC_2_4_2/clk
Hold Constraint  : 0p
Path slack       : 2686p

Capture Clock Arrival Time (top|CLK:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 2461
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             2461

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2461
+ Clock To Q                               540
+ Data Path Delay                         2146
---------------------------------------   ---- 
End-of-path arrival time (ps)             5147
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__439/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__439/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__440/I                                          GlobalMux                      0              1998  RISE       1
I__440/O                                          GlobalMux                    154              2153  RISE       1
I__444/I                                          ClkMux                         0              2153  RISE       1
I__444/O                                          ClkMux                       309              2461  RISE       1
clk_div_11_LC_2_7_7/clk                           LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
clk_div_11_LC_2_7_7/lcout           LogicCell40_SEQ_MODE_1000    540              3001   1066  FALL       4
I__406/I                            LocalMux                       0              3001   1978  FALL       1
I__406/O                            LocalMux                     309              3310   1978  FALL       1
I__410/I                            InMux                          0              3310   1978  FALL       1
I__410/O                            InMux                        217              3527   1978  FALL       1
clk_div_RNIM1KP1_11_LC_2_6_4/in0    LogicCell40_SEQ_MODE_0000      0              3527   1978  FALL       1
clk_div_RNIM1KP1_11_LC_2_6_4/lcout  LogicCell40_SEQ_MODE_0000    386              3913   1978  FALL      16
I__311/I                            Odrv4                          0              3913   2686  FALL       1
I__311/O                            Odrv4                        372              4285   2686  FALL       1
I__318/I                            LocalMux                       0              4285   2686  FALL       1
I__318/O                            LocalMux                     309              4593   2686  FALL       1
I__321/I                            CEMux                          0              4593   2686  FALL       1
I__321/O                            CEMux                        554              5147   2686  FALL       1
how_0_LC_2_4_2/ce                   LogicCell40_SEQ_MODE_1000      0              5147   2686  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__439/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__439/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__440/I                                          GlobalMux                      0              1998  RISE       1
I__440/O                                          GlobalMux                    154              2153  RISE       1
I__450/I                                          ClkMux                         0              2153  RISE       1
I__450/O                                          ClkMux                       309              2461  RISE       1
how_0_LC_2_4_2/clk                                LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 100 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_div_11_LC_2_7_7/lcout
Path End         : how_1_LC_2_4_1/ce
Capture Clock    : how_1_LC_2_4_1/clk
Hold Constraint  : 0p
Path slack       : 2686p

Capture Clock Arrival Time (top|CLK:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 2461
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             2461

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2461
+ Clock To Q                               540
+ Data Path Delay                         2146
---------------------------------------   ---- 
End-of-path arrival time (ps)             5147
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__439/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__439/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__440/I                                          GlobalMux                      0              1998  RISE       1
I__440/O                                          GlobalMux                    154              2153  RISE       1
I__444/I                                          ClkMux                         0              2153  RISE       1
I__444/O                                          ClkMux                       309              2461  RISE       1
clk_div_11_LC_2_7_7/clk                           LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
clk_div_11_LC_2_7_7/lcout           LogicCell40_SEQ_MODE_1000    540              3001   1066  FALL       4
I__406/I                            LocalMux                       0              3001   1978  FALL       1
I__406/O                            LocalMux                     309              3310   1978  FALL       1
I__410/I                            InMux                          0              3310   1978  FALL       1
I__410/O                            InMux                        217              3527   1978  FALL       1
clk_div_RNIM1KP1_11_LC_2_6_4/in0    LogicCell40_SEQ_MODE_0000      0              3527   1978  FALL       1
clk_div_RNIM1KP1_11_LC_2_6_4/lcout  LogicCell40_SEQ_MODE_0000    386              3913   1978  FALL      16
I__311/I                            Odrv4                          0              3913   2686  FALL       1
I__311/O                            Odrv4                        372              4285   2686  FALL       1
I__318/I                            LocalMux                       0              4285   2686  FALL       1
I__318/O                            LocalMux                     309              4593   2686  FALL       1
I__321/I                            CEMux                          0              4593   2686  FALL       1
I__321/O                            CEMux                        554              5147   2686  FALL       1
how_1_LC_2_4_1/ce                   LogicCell40_SEQ_MODE_1000      0              5147   2686  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__439/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__439/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__440/I                                          GlobalMux                      0              1998  RISE       1
I__440/O                                          GlobalMux                    154              2153  RISE       1
I__450/I                                          ClkMux                         0              2153  RISE       1
I__450/O                                          ClkMux                       309              2461  RISE       1
how_1_LC_2_4_1/clk                                LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 101 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : cntr_0_LC_1_6_5/lcout
Path End         : cntr_esr_3_LC_1_5_0/ce
Capture Clock    : cntr_esr_3_LC_1_5_0/clk
Hold Constraint  : 0p
Path slack       : 2897p

Capture Clock Arrival Time (top|CLK:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 2461
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             2461

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2461
+ Clock To Q                               540
+ Data Path Delay                         2357
---------------------------------------   ---- 
End-of-path arrival time (ps)             5358
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__439/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__439/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__440/I                                          GlobalMux                      0              1998  RISE       1
I__440/O                                          GlobalMux                    154              2153  RISE       1
I__443/I                                          ClkMux                         0              2153  RISE       1
I__443/O                                          ClkMux                       309              2461  RISE       1
cntr_0_LC_1_6_5/clk                               LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                           model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------  -------------------------  -----  ----------------  -----  ----  ------
cntr_0_LC_1_6_5/lcout              LogicCell40_SEQ_MODE_1000    540              3001   1066  FALL       7
I__262/I                           LocalMux                       0              3001   2897  FALL       1
I__262/O                           LocalMux                     309              3310   2897  FALL       1
I__267/I                           InMux                          0              3310   2897  FALL       1
I__267/O                           InMux                        217              3527   2897  FALL       1
I__274/I                           CascadeMux                     0              3527   2897  FALL       1
I__274/O                           CascadeMux                     0              3527   2897  FALL       1
PWM_NUM_RNIQ48Q_0_LC_2_6_1/in2     LogicCell40_SEQ_MODE_0000      0              3527   2897  FALL       1
PWM_NUM_RNIQ48Q_0_LC_2_6_1/ltout   LogicCell40_SEQ_MODE_0000    309              3836   2897  RISE       1
I__184/I                           CascadeMux                     0              3836   2897  RISE       1
I__184/O                           CascadeMux                     0              3836   2897  RISE       1
PWM_NUM_RNIKTNT2_0_LC_2_6_2/in2    LogicCell40_SEQ_MODE_0000      0              3836   2897  RISE       1
PWM_NUM_RNIKTNT2_0_LC_2_6_2/ltout  LogicCell40_SEQ_MODE_0000    309              4145   2897  RISE       1
I__346/I                           CascadeMux                     0              4145   2897  RISE       1
I__346/O                           CascadeMux                     0              4145   2897  RISE       1
cntr_esr_RNO_0_3_LC_2_6_3/in2      LogicCell40_SEQ_MODE_0000      0              4145   2897  RISE       1
cntr_esr_RNO_0_3_LC_2_6_3/lcout    LogicCell40_SEQ_MODE_0000    351              4495   2897  FALL       1
I__344/I                           LocalMux                       0              4495   2897  FALL       1
I__344/O                           LocalMux                     309              4804   2897  FALL       1
I__345/I                           CEMux                          0              4804   2897  FALL       1
I__345/O                           CEMux                        554              5358   2897  FALL       1
cntr_esr_3_LC_1_5_0/ce             LogicCell40_SEQ_MODE_1000      0              5358   2897  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__439/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__439/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__440/I                                          GlobalMux                      0              1998  RISE       1
I__440/O                                          GlobalMux                    154              2153  RISE       1
I__446/I                                          ClkMux                         0              2153  RISE       1
I__446/O                                          ClkMux                       309              2461  RISE       1
cntr_esr_3_LC_1_5_0/clk                           LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 102 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : cntr_0_LC_1_6_5/lcout
Path End         : cntr_0_LC_1_6_5/sr
Capture Clock    : cntr_0_LC_1_6_5/clk
Hold Constraint  : 0p
Path slack       : 2961p

Capture Clock Arrival Time (top|CLK:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 2461
- Setup Time                               -197
----------------------------------------   ---- 
End-of-path required time (ps)             2264

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2461
+ Clock To Q                               540
+ Data Path Delay                         2224
---------------------------------------   ---- 
End-of-path arrival time (ps)             5225
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__439/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__439/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__440/I                                          GlobalMux                      0              1998  RISE       1
I__440/O                                          GlobalMux                    154              2153  RISE       1
I__443/I                                          ClkMux                         0              2153  RISE       1
I__443/O                                          ClkMux                       309              2461  RISE       1
cntr_0_LC_1_6_5/clk                               LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                           model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------  -------------------------  -----  ----------------  -----  ----  ------
cntr_0_LC_1_6_5/lcout              LogicCell40_SEQ_MODE_1000    540              3001   1066  FALL       7
I__262/I                           LocalMux                       0              3001   2897  FALL       1
I__262/O                           LocalMux                     309              3310   2897  FALL       1
I__267/I                           InMux                          0              3310   2897  FALL       1
I__267/O                           InMux                        217              3527   2897  FALL       1
I__274/I                           CascadeMux                     0              3527   2897  FALL       1
I__274/O                           CascadeMux                     0              3527   2897  FALL       1
PWM_NUM_RNIQ48Q_0_LC_2_6_1/in2     LogicCell40_SEQ_MODE_0000      0              3527   2897  FALL       1
PWM_NUM_RNIQ48Q_0_LC_2_6_1/ltout   LogicCell40_SEQ_MODE_0000    309              3836   2897  RISE       1
I__184/I                           CascadeMux                     0              3836   2897  RISE       1
I__184/O                           CascadeMux                     0              3836   2897  RISE       1
PWM_NUM_RNIKTNT2_0_LC_2_6_2/in2    LogicCell40_SEQ_MODE_0000      0              3836   2897  RISE       1
PWM_NUM_RNIKTNT2_0_LC_2_6_2/lcout  LogicCell40_SEQ_MODE_0000    351              4187   2961  FALL       6
I__347/I                           Odrv4                          0              4187   2961  FALL       1
I__347/O                           Odrv4                        372              4558   2961  FALL       1
I__348/I                           LocalMux                       0              4558   2961  FALL       1
I__348/O                           LocalMux                     309              4867   2961  FALL       1
I__350/I                           SRMux                          0              4867   2961  FALL       1
I__350/O                           SRMux                        358              5225   2961  FALL       1
cntr_0_LC_1_6_5/sr                 LogicCell40_SEQ_MODE_1000      0              5225   2961  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__439/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__439/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__440/I                                          GlobalMux                      0              1998  RISE       1
I__440/O                                          GlobalMux                    154              2153  RISE       1
I__443/I                                          ClkMux                         0              2153  RISE       1
I__443/O                                          ClkMux                       309              2461  RISE       1
cntr_0_LC_1_6_5/clk                               LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 103 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : cntr_0_LC_1_6_5/lcout
Path End         : cntr_1_LC_1_6_4/sr
Capture Clock    : cntr_1_LC_1_6_4/clk
Hold Constraint  : 0p
Path slack       : 2961p

Capture Clock Arrival Time (top|CLK:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 2461
- Setup Time                               -197
----------------------------------------   ---- 
End-of-path required time (ps)             2264

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2461
+ Clock To Q                               540
+ Data Path Delay                         2224
---------------------------------------   ---- 
End-of-path arrival time (ps)             5225
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__439/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__439/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__440/I                                          GlobalMux                      0              1998  RISE       1
I__440/O                                          GlobalMux                    154              2153  RISE       1
I__443/I                                          ClkMux                         0              2153  RISE       1
I__443/O                                          ClkMux                       309              2461  RISE       1
cntr_0_LC_1_6_5/clk                               LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                           model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------  -------------------------  -----  ----------------  -----  ----  ------
cntr_0_LC_1_6_5/lcout              LogicCell40_SEQ_MODE_1000    540              3001   1066  FALL       7
I__262/I                           LocalMux                       0              3001   2897  FALL       1
I__262/O                           LocalMux                     309              3310   2897  FALL       1
I__267/I                           InMux                          0              3310   2897  FALL       1
I__267/O                           InMux                        217              3527   2897  FALL       1
I__274/I                           CascadeMux                     0              3527   2897  FALL       1
I__274/O                           CascadeMux                     0              3527   2897  FALL       1
PWM_NUM_RNIQ48Q_0_LC_2_6_1/in2     LogicCell40_SEQ_MODE_0000      0              3527   2897  FALL       1
PWM_NUM_RNIQ48Q_0_LC_2_6_1/ltout   LogicCell40_SEQ_MODE_0000    309              3836   2897  RISE       1
I__184/I                           CascadeMux                     0              3836   2897  RISE       1
I__184/O                           CascadeMux                     0              3836   2897  RISE       1
PWM_NUM_RNIKTNT2_0_LC_2_6_2/in2    LogicCell40_SEQ_MODE_0000      0              3836   2897  RISE       1
PWM_NUM_RNIKTNT2_0_LC_2_6_2/lcout  LogicCell40_SEQ_MODE_0000    351              4187   2961  FALL       6
I__347/I                           Odrv4                          0              4187   2961  FALL       1
I__347/O                           Odrv4                        372              4558   2961  FALL       1
I__348/I                           LocalMux                       0              4558   2961  FALL       1
I__348/O                           LocalMux                     309              4867   2961  FALL       1
I__350/I                           SRMux                          0              4867   2961  FALL       1
I__350/O                           SRMux                        358              5225   2961  FALL       1
cntr_1_LC_1_6_4/sr                 LogicCell40_SEQ_MODE_1000      0              5225   2961  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__439/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__439/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__440/I                                          GlobalMux                      0              1998  RISE       1
I__440/O                                          GlobalMux                    154              2153  RISE       1
I__443/I                                          ClkMux                         0              2153  RISE       1
I__443/O                                          ClkMux                       309              2461  RISE       1
cntr_1_LC_1_6_4/clk                               LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 104 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : cntr_0_LC_1_6_5/lcout
Path End         : cntr_5_LC_1_6_3/sr
Capture Clock    : cntr_5_LC_1_6_3/clk
Hold Constraint  : 0p
Path slack       : 2961p

Capture Clock Arrival Time (top|CLK:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 2461
- Setup Time                               -197
----------------------------------------   ---- 
End-of-path required time (ps)             2264

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2461
+ Clock To Q                               540
+ Data Path Delay                         2224
---------------------------------------   ---- 
End-of-path arrival time (ps)             5225
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__439/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__439/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__440/I                                          GlobalMux                      0              1998  RISE       1
I__440/O                                          GlobalMux                    154              2153  RISE       1
I__443/I                                          ClkMux                         0              2153  RISE       1
I__443/O                                          ClkMux                       309              2461  RISE       1
cntr_0_LC_1_6_5/clk                               LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                           model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------  -------------------------  -----  ----------------  -----  ----  ------
cntr_0_LC_1_6_5/lcout              LogicCell40_SEQ_MODE_1000    540              3001   1066  FALL       7
I__262/I                           LocalMux                       0              3001   2897  FALL       1
I__262/O                           LocalMux                     309              3310   2897  FALL       1
I__267/I                           InMux                          0              3310   2897  FALL       1
I__267/O                           InMux                        217              3527   2897  FALL       1
I__274/I                           CascadeMux                     0              3527   2897  FALL       1
I__274/O                           CascadeMux                     0              3527   2897  FALL       1
PWM_NUM_RNIQ48Q_0_LC_2_6_1/in2     LogicCell40_SEQ_MODE_0000      0              3527   2897  FALL       1
PWM_NUM_RNIQ48Q_0_LC_2_6_1/ltout   LogicCell40_SEQ_MODE_0000    309              3836   2897  RISE       1
I__184/I                           CascadeMux                     0              3836   2897  RISE       1
I__184/O                           CascadeMux                     0              3836   2897  RISE       1
PWM_NUM_RNIKTNT2_0_LC_2_6_2/in2    LogicCell40_SEQ_MODE_0000      0              3836   2897  RISE       1
PWM_NUM_RNIKTNT2_0_LC_2_6_2/lcout  LogicCell40_SEQ_MODE_0000    351              4187   2961  FALL       6
I__347/I                           Odrv4                          0              4187   2961  FALL       1
I__347/O                           Odrv4                        372              4558   2961  FALL       1
I__348/I                           LocalMux                       0              4558   2961  FALL       1
I__348/O                           LocalMux                     309              4867   2961  FALL       1
I__350/I                           SRMux                          0              4867   2961  FALL       1
I__350/O                           SRMux                        358              5225   2961  FALL       1
cntr_5_LC_1_6_3/sr                 LogicCell40_SEQ_MODE_1000      0              5225   2961  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__439/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__439/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__440/I                                          GlobalMux                      0              1998  RISE       1
I__440/O                                          GlobalMux                    154              2153  RISE       1
I__443/I                                          ClkMux                         0              2153  RISE       1
I__443/O                                          ClkMux                       309              2461  RISE       1
cntr_5_LC_1_6_3/clk                               LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 105 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : cntr_0_LC_1_6_5/lcout
Path End         : cntr_4_LC_1_6_1/sr
Capture Clock    : cntr_4_LC_1_6_1/clk
Hold Constraint  : 0p
Path slack       : 2961p

Capture Clock Arrival Time (top|CLK:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 2461
- Setup Time                               -197
----------------------------------------   ---- 
End-of-path required time (ps)             2264

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2461
+ Clock To Q                               540
+ Data Path Delay                         2224
---------------------------------------   ---- 
End-of-path arrival time (ps)             5225
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__439/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__439/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__440/I                                          GlobalMux                      0              1998  RISE       1
I__440/O                                          GlobalMux                    154              2153  RISE       1
I__443/I                                          ClkMux                         0              2153  RISE       1
I__443/O                                          ClkMux                       309              2461  RISE       1
cntr_0_LC_1_6_5/clk                               LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                           model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------  -------------------------  -----  ----------------  -----  ----  ------
cntr_0_LC_1_6_5/lcout              LogicCell40_SEQ_MODE_1000    540              3001   1066  FALL       7
I__262/I                           LocalMux                       0              3001   2897  FALL       1
I__262/O                           LocalMux                     309              3310   2897  FALL       1
I__267/I                           InMux                          0              3310   2897  FALL       1
I__267/O                           InMux                        217              3527   2897  FALL       1
I__274/I                           CascadeMux                     0              3527   2897  FALL       1
I__274/O                           CascadeMux                     0              3527   2897  FALL       1
PWM_NUM_RNIQ48Q_0_LC_2_6_1/in2     LogicCell40_SEQ_MODE_0000      0              3527   2897  FALL       1
PWM_NUM_RNIQ48Q_0_LC_2_6_1/ltout   LogicCell40_SEQ_MODE_0000    309              3836   2897  RISE       1
I__184/I                           CascadeMux                     0              3836   2897  RISE       1
I__184/O                           CascadeMux                     0              3836   2897  RISE       1
PWM_NUM_RNIKTNT2_0_LC_2_6_2/in2    LogicCell40_SEQ_MODE_0000      0              3836   2897  RISE       1
PWM_NUM_RNIKTNT2_0_LC_2_6_2/lcout  LogicCell40_SEQ_MODE_0000    351              4187   2961  FALL       6
I__347/I                           Odrv4                          0              4187   2961  FALL       1
I__347/O                           Odrv4                        372              4558   2961  FALL       1
I__348/I                           LocalMux                       0              4558   2961  FALL       1
I__348/O                           LocalMux                     309              4867   2961  FALL       1
I__350/I                           SRMux                          0              4867   2961  FALL       1
I__350/O                           SRMux                        358              5225   2961  FALL       1
cntr_4_LC_1_6_1/sr                 LogicCell40_SEQ_MODE_1000      0              5225   2961  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__439/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__439/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__440/I                                          GlobalMux                      0              1998  RISE       1
I__440/O                                          GlobalMux                    154              2153  RISE       1
I__443/I                                          ClkMux                         0              2153  RISE       1
I__443/O                                          ClkMux                       309              2461  RISE       1
cntr_4_LC_1_6_1/clk                               LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 106 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : cntr_0_LC_1_6_5/lcout
Path End         : cntr_2_LC_1_6_0/sr
Capture Clock    : cntr_2_LC_1_6_0/clk
Hold Constraint  : 0p
Path slack       : 2961p

Capture Clock Arrival Time (top|CLK:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 2461
- Setup Time                               -197
----------------------------------------   ---- 
End-of-path required time (ps)             2264

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2461
+ Clock To Q                               540
+ Data Path Delay                         2224
---------------------------------------   ---- 
End-of-path arrival time (ps)             5225
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__439/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__439/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__440/I                                          GlobalMux                      0              1998  RISE       1
I__440/O                                          GlobalMux                    154              2153  RISE       1
I__443/I                                          ClkMux                         0              2153  RISE       1
I__443/O                                          ClkMux                       309              2461  RISE       1
cntr_0_LC_1_6_5/clk                               LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                           model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------  -------------------------  -----  ----------------  -----  ----  ------
cntr_0_LC_1_6_5/lcout              LogicCell40_SEQ_MODE_1000    540              3001   1066  FALL       7
I__262/I                           LocalMux                       0              3001   2897  FALL       1
I__262/O                           LocalMux                     309              3310   2897  FALL       1
I__267/I                           InMux                          0              3310   2897  FALL       1
I__267/O                           InMux                        217              3527   2897  FALL       1
I__274/I                           CascadeMux                     0              3527   2897  FALL       1
I__274/O                           CascadeMux                     0              3527   2897  FALL       1
PWM_NUM_RNIQ48Q_0_LC_2_6_1/in2     LogicCell40_SEQ_MODE_0000      0              3527   2897  FALL       1
PWM_NUM_RNIQ48Q_0_LC_2_6_1/ltout   LogicCell40_SEQ_MODE_0000    309              3836   2897  RISE       1
I__184/I                           CascadeMux                     0              3836   2897  RISE       1
I__184/O                           CascadeMux                     0              3836   2897  RISE       1
PWM_NUM_RNIKTNT2_0_LC_2_6_2/in2    LogicCell40_SEQ_MODE_0000      0              3836   2897  RISE       1
PWM_NUM_RNIKTNT2_0_LC_2_6_2/lcout  LogicCell40_SEQ_MODE_0000    351              4187   2961  FALL       6
I__347/I                           Odrv4                          0              4187   2961  FALL       1
I__347/O                           Odrv4                        372              4558   2961  FALL       1
I__348/I                           LocalMux                       0              4558   2961  FALL       1
I__348/O                           LocalMux                     309              4867   2961  FALL       1
I__350/I                           SRMux                          0              4867   2961  FALL       1
I__350/O                           SRMux                        358              5225   2961  FALL       1
cntr_2_LC_1_6_0/sr                 LogicCell40_SEQ_MODE_1000      0              5225   2961  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__439/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__439/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__440/I                                          GlobalMux                      0              1998  RISE       1
I__440/O                                          GlobalMux                    154              2153  RISE       1
I__443/I                                          ClkMux                         0              2153  RISE       1
I__443/O                                          ClkMux                       309              2461  RISE       1
cntr_2_LC_1_6_0/clk                               LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 107 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_div_11_LC_2_7_7/lcout
Path End         : cntr_6_LC_2_6_7/ce
Capture Clock    : cntr_6_LC_2_6_7/clk
Hold Constraint  : 0p
Path slack       : 3002p

Capture Clock Arrival Time (top|CLK:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 2461
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             2461

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2461
+ Clock To Q                               540
+ Data Path Delay                         2462
---------------------------------------   ---- 
End-of-path arrival time (ps)             5463
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__439/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__439/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__440/I                                          GlobalMux                      0              1998  RISE       1
I__440/O                                          GlobalMux                    154              2153  RISE       1
I__444/I                                          ClkMux                         0              2153  RISE       1
I__444/O                                          ClkMux                       309              2461  RISE       1
clk_div_11_LC_2_7_7/clk                           LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
clk_div_11_LC_2_7_7/lcout           LogicCell40_SEQ_MODE_1000    540              3001   1066  FALL       4
I__406/I                            LocalMux                       0              3001   1978  FALL       1
I__406/O                            LocalMux                     309              3310   1978  FALL       1
I__410/I                            InMux                          0              3310   1978  FALL       1
I__410/O                            InMux                        217              3527   1978  FALL       1
clk_div_RNIM1KP1_11_LC_2_6_4/in0    LogicCell40_SEQ_MODE_0000      0              3527   1978  FALL       1
clk_div_RNIM1KP1_11_LC_2_6_4/lcout  LogicCell40_SEQ_MODE_0000    386              3913   1978  FALL      16
I__310/I                            Odrv4                          0              3913   3002  FALL       1
I__310/O                            Odrv4                        372              4285   3002  FALL       1
I__317/I                            Span4Mux_h                     0              4285   3002  FALL       1
I__317/O                            Span4Mux_h                   316              4600   3002  FALL       1
I__319/I                            LocalMux                       0              4600   3002  FALL       1
I__319/O                            LocalMux                     309              4909   3002  FALL       1
I__322/I                            CEMux                          0              4909   3002  FALL       1
I__322/O                            CEMux                        554              5463   3002  FALL       1
cntr_6_LC_2_6_7/ce                  LogicCell40_SEQ_MODE_1000      0              5463   3002  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__439/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__439/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__440/I                                          GlobalMux                      0              1998  RISE       1
I__440/O                                          GlobalMux                    154              2153  RISE       1
I__447/I                                          ClkMux                         0              2153  RISE       1
I__447/O                                          ClkMux                       309              2461  RISE       1
cntr_6_LC_2_6_7/clk                               LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 108 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_div_11_LC_2_7_7/lcout
Path End         : PORT_r_LC_2_6_0/ce
Capture Clock    : PORT_r_LC_2_6_0/clk
Hold Constraint  : 0p
Path slack       : 3002p

Capture Clock Arrival Time (top|CLK:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 2461
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             2461

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2461
+ Clock To Q                               540
+ Data Path Delay                         2462
---------------------------------------   ---- 
End-of-path arrival time (ps)             5463
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__439/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__439/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__440/I                                          GlobalMux                      0              1998  RISE       1
I__440/O                                          GlobalMux                    154              2153  RISE       1
I__444/I                                          ClkMux                         0              2153  RISE       1
I__444/O                                          ClkMux                       309              2461  RISE       1
clk_div_11_LC_2_7_7/clk                           LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
clk_div_11_LC_2_7_7/lcout           LogicCell40_SEQ_MODE_1000    540              3001   1066  FALL       4
I__406/I                            LocalMux                       0              3001   1978  FALL       1
I__406/O                            LocalMux                     309              3310   1978  FALL       1
I__410/I                            InMux                          0              3310   1978  FALL       1
I__410/O                            InMux                        217              3527   1978  FALL       1
clk_div_RNIM1KP1_11_LC_2_6_4/in0    LogicCell40_SEQ_MODE_0000      0              3527   1978  FALL       1
clk_div_RNIM1KP1_11_LC_2_6_4/lcout  LogicCell40_SEQ_MODE_0000    386              3913   1978  FALL      16
I__310/I                            Odrv4                          0              3913   3002  FALL       1
I__310/O                            Odrv4                        372              4285   3002  FALL       1
I__317/I                            Span4Mux_h                     0              4285   3002  FALL       1
I__317/O                            Span4Mux_h                   316              4600   3002  FALL       1
I__319/I                            LocalMux                       0              4600   3002  FALL       1
I__319/O                            LocalMux                     309              4909   3002  FALL       1
I__322/I                            CEMux                          0              4909   3002  FALL       1
I__322/O                            CEMux                        554              5463   3002  FALL       1
PORT_r_LC_2_6_0/ce                  LogicCell40_SEQ_MODE_1000      0              5463   3002  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__439/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__439/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__440/I                                          GlobalMux                      0              1998  RISE       1
I__440/O                                          GlobalMux                    154              2153  RISE       1
I__447/I                                          ClkMux                         0              2153  RISE       1
I__447/O                                          ClkMux                       309              2461  RISE       1
PORT_r_LC_2_6_0/clk                               LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 109 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : cntr_0_LC_1_6_5/lcout
Path End         : cntr_esr_3_LC_1_5_0/sr
Capture Clock    : cntr_esr_3_LC_1_5_0/clk
Hold Constraint  : 0p
Path slack       : 3129p

Capture Clock Arrival Time (top|CLK:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 2461
- Setup Time                               -197
----------------------------------------   ---- 
End-of-path required time (ps)             2264

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2461
+ Clock To Q                               540
+ Data Path Delay                         2392
---------------------------------------   ---- 
End-of-path arrival time (ps)             5393
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__439/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__439/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__440/I                                          GlobalMux                      0              1998  RISE       1
I__440/O                                          GlobalMux                    154              2153  RISE       1
I__443/I                                          ClkMux                         0              2153  RISE       1
I__443/O                                          ClkMux                       309              2461  RISE       1
cntr_0_LC_1_6_5/clk                               LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                           model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------  -------------------------  -----  ----------------  -----  ----  ------
cntr_0_LC_1_6_5/lcout              LogicCell40_SEQ_MODE_1000    540              3001   1066  FALL       7
I__262/I                           LocalMux                       0              3001   2897  FALL       1
I__262/O                           LocalMux                     309              3310   2897  FALL       1
I__267/I                           InMux                          0              3310   2897  FALL       1
I__267/O                           InMux                        217              3527   2897  FALL       1
I__274/I                           CascadeMux                     0              3527   2897  FALL       1
I__274/O                           CascadeMux                     0              3527   2897  FALL       1
PWM_NUM_RNIQ48Q_0_LC_2_6_1/in2     LogicCell40_SEQ_MODE_0000      0              3527   2897  FALL       1
PWM_NUM_RNIQ48Q_0_LC_2_6_1/ltout   LogicCell40_SEQ_MODE_0000    309              3836   2897  RISE       1
I__184/I                           CascadeMux                     0              3836   2897  RISE       1
I__184/O                           CascadeMux                     0              3836   2897  RISE       1
PWM_NUM_RNIKTNT2_0_LC_2_6_2/in2    LogicCell40_SEQ_MODE_0000      0              3836   2897  RISE       1
PWM_NUM_RNIKTNT2_0_LC_2_6_2/lcout  LogicCell40_SEQ_MODE_0000    351              4187   2961  FALL       6
I__347/I                           Odrv4                          0              4187   2961  FALL       1
I__347/O                           Odrv4                        372              4558   2961  FALL       1
I__349/I                           Span4Mux_s1_h                  0              4558   3129  FALL       1
I__349/O                           Span4Mux_s1_h                168              4727   3129  FALL       1
I__351/I                           LocalMux                       0              4727   3129  FALL       1
I__351/O                           LocalMux                     309              5035   3129  FALL       1
I__352/I                           SRMux                          0              5035   3129  FALL       1
I__352/O                           SRMux                        358              5393   3129  FALL       1
cntr_esr_3_LC_1_5_0/sr             LogicCell40_SEQ_MODE_1000      0              5393   3129  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__439/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__439/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__440/I                                          GlobalMux                      0              1998  RISE       1
I__440/O                                          GlobalMux                    154              2153  RISE       1
I__446/I                                          ClkMux                         0              2153  RISE       1
I__446/O                                          ClkMux                       309              2461  RISE       1
cntr_esr_3_LC_1_5_0/clk                           LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 110 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_div_11_LC_2_7_7/lcout
Path End         : PWM_NUM_2_LC_2_5_7/ce
Capture Clock    : PWM_NUM_2_LC_2_5_7/clk
Hold Constraint  : 0p
Path slack       : 3374p

Capture Clock Arrival Time (top|CLK:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 2461
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             2461

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2461
+ Clock To Q                               540
+ Data Path Delay                         2834
---------------------------------------   ---- 
End-of-path arrival time (ps)             5835
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__439/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__439/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__440/I                                          GlobalMux                      0              1998  RISE       1
I__440/O                                          GlobalMux                    154              2153  RISE       1
I__444/I                                          ClkMux                         0              2153  RISE       1
I__444/O                                          ClkMux                       309              2461  RISE       1
clk_div_11_LC_2_7_7/clk                           LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
clk_div_11_LC_2_7_7/lcout           LogicCell40_SEQ_MODE_1000    540              3001   1066  FALL       4
I__406/I                            LocalMux                       0              3001   1978  FALL       1
I__406/O                            LocalMux                     309              3310   1978  FALL       1
I__410/I                            InMux                          0              3310   1978  FALL       1
I__410/O                            InMux                        217              3527   1978  FALL       1
clk_div_RNIM1KP1_11_LC_2_6_4/in0    LogicCell40_SEQ_MODE_0000      0              3527   1978  FALL       1
clk_div_RNIM1KP1_11_LC_2_6_4/lcout  LogicCell40_SEQ_MODE_0000    386              3913   1978  FALL      16
I__310/I                            Odrv4                          0              3913   3002  FALL       1
I__310/O                            Odrv4                        372              4285   3002  FALL       1
I__317/I                            Span4Mux_h                     0              4285   3002  FALL       1
I__317/O                            Span4Mux_h                   316              4600   3002  FALL       1
I__320/I                            Span4Mux_v                     0              4600   3373  FALL       1
I__320/O                            Span4Mux_v                   372              4972   3373  FALL       1
I__323/I                            LocalMux                       0              4972   3373  FALL       1
I__323/O                            LocalMux                     309              5281   3373  FALL       1
I__324/I                            CEMux                          0              5281   3373  FALL       1
I__324/O                            CEMux                        554              5835   3373  FALL       1
PWM_NUM_2_LC_2_5_7/ce               LogicCell40_SEQ_MODE_1000      0              5835   3373  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__439/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__439/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__440/I                                          GlobalMux                      0              1998  RISE       1
I__440/O                                          GlobalMux                    154              2153  RISE       1
I__448/I                                          ClkMux                         0              2153  RISE       1
I__448/O                                          ClkMux                       309              2461  RISE       1
PWM_NUM_2_LC_2_5_7/clk                            LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 111 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_div_11_LC_2_7_7/lcout
Path End         : PWM_NUM_1_LC_2_5_5/ce
Capture Clock    : PWM_NUM_1_LC_2_5_5/clk
Hold Constraint  : 0p
Path slack       : 3374p

Capture Clock Arrival Time (top|CLK:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 2461
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             2461

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2461
+ Clock To Q                               540
+ Data Path Delay                         2834
---------------------------------------   ---- 
End-of-path arrival time (ps)             5835
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__439/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__439/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__440/I                                          GlobalMux                      0              1998  RISE       1
I__440/O                                          GlobalMux                    154              2153  RISE       1
I__444/I                                          ClkMux                         0              2153  RISE       1
I__444/O                                          ClkMux                       309              2461  RISE       1
clk_div_11_LC_2_7_7/clk                           LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
clk_div_11_LC_2_7_7/lcout           LogicCell40_SEQ_MODE_1000    540              3001   1066  FALL       4
I__406/I                            LocalMux                       0              3001   1978  FALL       1
I__406/O                            LocalMux                     309              3310   1978  FALL       1
I__410/I                            InMux                          0              3310   1978  FALL       1
I__410/O                            InMux                        217              3527   1978  FALL       1
clk_div_RNIM1KP1_11_LC_2_6_4/in0    LogicCell40_SEQ_MODE_0000      0              3527   1978  FALL       1
clk_div_RNIM1KP1_11_LC_2_6_4/lcout  LogicCell40_SEQ_MODE_0000    386              3913   1978  FALL      16
I__310/I                            Odrv4                          0              3913   3002  FALL       1
I__310/O                            Odrv4                        372              4285   3002  FALL       1
I__317/I                            Span4Mux_h                     0              4285   3002  FALL       1
I__317/O                            Span4Mux_h                   316              4600   3002  FALL       1
I__320/I                            Span4Mux_v                     0              4600   3373  FALL       1
I__320/O                            Span4Mux_v                   372              4972   3373  FALL       1
I__323/I                            LocalMux                       0              4972   3373  FALL       1
I__323/O                            LocalMux                     309              5281   3373  FALL       1
I__324/I                            CEMux                          0              5281   3373  FALL       1
I__324/O                            CEMux                        554              5835   3373  FALL       1
PWM_NUM_1_LC_2_5_5/ce               LogicCell40_SEQ_MODE_1000      0              5835   3373  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__439/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__439/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__440/I                                          GlobalMux                      0              1998  RISE       1
I__440/O                                          GlobalMux                    154              2153  RISE       1
I__448/I                                          ClkMux                         0              2153  RISE       1
I__448/O                                          ClkMux                       309              2461  RISE       1
PWM_NUM_1_LC_2_5_5/clk                            LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 112 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_div_11_LC_2_7_7/lcout
Path End         : PWM_NUM_4_LC_2_5_4/ce
Capture Clock    : PWM_NUM_4_LC_2_5_4/clk
Hold Constraint  : 0p
Path slack       : 3374p

Capture Clock Arrival Time (top|CLK:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 2461
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             2461

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2461
+ Clock To Q                               540
+ Data Path Delay                         2834
---------------------------------------   ---- 
End-of-path arrival time (ps)             5835
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__439/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__439/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__440/I                                          GlobalMux                      0              1998  RISE       1
I__440/O                                          GlobalMux                    154              2153  RISE       1
I__444/I                                          ClkMux                         0              2153  RISE       1
I__444/O                                          ClkMux                       309              2461  RISE       1
clk_div_11_LC_2_7_7/clk                           LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
clk_div_11_LC_2_7_7/lcout           LogicCell40_SEQ_MODE_1000    540              3001   1066  FALL       4
I__406/I                            LocalMux                       0              3001   1978  FALL       1
I__406/O                            LocalMux                     309              3310   1978  FALL       1
I__410/I                            InMux                          0              3310   1978  FALL       1
I__410/O                            InMux                        217              3527   1978  FALL       1
clk_div_RNIM1KP1_11_LC_2_6_4/in0    LogicCell40_SEQ_MODE_0000      0              3527   1978  FALL       1
clk_div_RNIM1KP1_11_LC_2_6_4/lcout  LogicCell40_SEQ_MODE_0000    386              3913   1978  FALL      16
I__310/I                            Odrv4                          0              3913   3002  FALL       1
I__310/O                            Odrv4                        372              4285   3002  FALL       1
I__317/I                            Span4Mux_h                     0              4285   3002  FALL       1
I__317/O                            Span4Mux_h                   316              4600   3002  FALL       1
I__320/I                            Span4Mux_v                     0              4600   3373  FALL       1
I__320/O                            Span4Mux_v                   372              4972   3373  FALL       1
I__323/I                            LocalMux                       0              4972   3373  FALL       1
I__323/O                            LocalMux                     309              5281   3373  FALL       1
I__324/I                            CEMux                          0              5281   3373  FALL       1
I__324/O                            CEMux                        554              5835   3373  FALL       1
PWM_NUM_4_LC_2_5_4/ce               LogicCell40_SEQ_MODE_1000      0              5835   3373  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__439/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__439/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__440/I                                          GlobalMux                      0              1998  RISE       1
I__440/O                                          GlobalMux                    154              2153  RISE       1
I__448/I                                          ClkMux                         0              2153  RISE       1
I__448/O                                          ClkMux                       309              2461  RISE       1
PWM_NUM_4_LC_2_5_4/clk                            LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 113 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_div_11_LC_2_7_7/lcout
Path End         : PWM_NUM_5_LC_2_5_3/ce
Capture Clock    : PWM_NUM_5_LC_2_5_3/clk
Hold Constraint  : 0p
Path slack       : 3374p

Capture Clock Arrival Time (top|CLK:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 2461
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             2461

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2461
+ Clock To Q                               540
+ Data Path Delay                         2834
---------------------------------------   ---- 
End-of-path arrival time (ps)             5835
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__439/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__439/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__440/I                                          GlobalMux                      0              1998  RISE       1
I__440/O                                          GlobalMux                    154              2153  RISE       1
I__444/I                                          ClkMux                         0              2153  RISE       1
I__444/O                                          ClkMux                       309              2461  RISE       1
clk_div_11_LC_2_7_7/clk                           LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
clk_div_11_LC_2_7_7/lcout           LogicCell40_SEQ_MODE_1000    540              3001   1066  FALL       4
I__406/I                            LocalMux                       0              3001   1978  FALL       1
I__406/O                            LocalMux                     309              3310   1978  FALL       1
I__410/I                            InMux                          0              3310   1978  FALL       1
I__410/O                            InMux                        217              3527   1978  FALL       1
clk_div_RNIM1KP1_11_LC_2_6_4/in0    LogicCell40_SEQ_MODE_0000      0              3527   1978  FALL       1
clk_div_RNIM1KP1_11_LC_2_6_4/lcout  LogicCell40_SEQ_MODE_0000    386              3913   1978  FALL      16
I__310/I                            Odrv4                          0              3913   3002  FALL       1
I__310/O                            Odrv4                        372              4285   3002  FALL       1
I__317/I                            Span4Mux_h                     0              4285   3002  FALL       1
I__317/O                            Span4Mux_h                   316              4600   3002  FALL       1
I__320/I                            Span4Mux_v                     0              4600   3373  FALL       1
I__320/O                            Span4Mux_v                   372              4972   3373  FALL       1
I__323/I                            LocalMux                       0              4972   3373  FALL       1
I__323/O                            LocalMux                     309              5281   3373  FALL       1
I__324/I                            CEMux                          0              5281   3373  FALL       1
I__324/O                            CEMux                        554              5835   3373  FALL       1
PWM_NUM_5_LC_2_5_3/ce               LogicCell40_SEQ_MODE_1000      0              5835   3373  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__439/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__439/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__440/I                                          GlobalMux                      0              1998  RISE       1
I__440/O                                          GlobalMux                    154              2153  RISE       1
I__448/I                                          ClkMux                         0              2153  RISE       1
I__448/O                                          ClkMux                       309              2461  RISE       1
PWM_NUM_5_LC_2_5_3/clk                            LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 114 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_div_11_LC_2_7_7/lcout
Path End         : PWM_NUM_3_LC_2_5_1/ce
Capture Clock    : PWM_NUM_3_LC_2_5_1/clk
Hold Constraint  : 0p
Path slack       : 3374p

Capture Clock Arrival Time (top|CLK:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 2461
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             2461

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2461
+ Clock To Q                               540
+ Data Path Delay                         2834
---------------------------------------   ---- 
End-of-path arrival time (ps)             5835
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__439/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__439/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__440/I                                          GlobalMux                      0              1998  RISE       1
I__440/O                                          GlobalMux                    154              2153  RISE       1
I__444/I                                          ClkMux                         0              2153  RISE       1
I__444/O                                          ClkMux                       309              2461  RISE       1
clk_div_11_LC_2_7_7/clk                           LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
clk_div_11_LC_2_7_7/lcout           LogicCell40_SEQ_MODE_1000    540              3001   1066  FALL       4
I__406/I                            LocalMux                       0              3001   1978  FALL       1
I__406/O                            LocalMux                     309              3310   1978  FALL       1
I__410/I                            InMux                          0              3310   1978  FALL       1
I__410/O                            InMux                        217              3527   1978  FALL       1
clk_div_RNIM1KP1_11_LC_2_6_4/in0    LogicCell40_SEQ_MODE_0000      0              3527   1978  FALL       1
clk_div_RNIM1KP1_11_LC_2_6_4/lcout  LogicCell40_SEQ_MODE_0000    386              3913   1978  FALL      16
I__310/I                            Odrv4                          0              3913   3002  FALL       1
I__310/O                            Odrv4                        372              4285   3002  FALL       1
I__317/I                            Span4Mux_h                     0              4285   3002  FALL       1
I__317/O                            Span4Mux_h                   316              4600   3002  FALL       1
I__320/I                            Span4Mux_v                     0              4600   3373  FALL       1
I__320/O                            Span4Mux_v                   372              4972   3373  FALL       1
I__323/I                            LocalMux                       0              4972   3373  FALL       1
I__323/O                            LocalMux                     309              5281   3373  FALL       1
I__324/I                            CEMux                          0              5281   3373  FALL       1
I__324/O                            CEMux                        554              5835   3373  FALL       1
PWM_NUM_3_LC_2_5_1/ce               LogicCell40_SEQ_MODE_1000      0              5835   3373  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__439/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__439/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__440/I                                          GlobalMux                      0              1998  RISE       1
I__440/O                                          GlobalMux                    154              2153  RISE       1
I__448/I                                          ClkMux                         0              2153  RISE       1
I__448/O                                          ClkMux                       309              2461  RISE       1
PWM_NUM_3_LC_2_5_1/clk                            LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 115 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : PORT_r_LC_2_6_0/lcout
Path End         : PORT1
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2461
+ Clock To Q                               540
+ Data Path Delay                         5804
---------------------------------------   ---- 
End-of-path arrival time (ps)             8805
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__439/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__439/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__440/I                                          GlobalMux                      0              1998  RISE       1
I__440/O                                          GlobalMux                    154              2153  RISE       1
I__447/I                                          ClkMux                         0              2153  RISE       1
I__447/O                                          ClkMux                       309              2461  RISE       1
PORT_r_LC_2_6_0/clk                               LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
PORT_r_LC_2_6_0/lcout            LogicCell40_SEQ_MODE_1000    540              3001   +INF  RISE       3
I__228/I                         Odrv12                         0              3001   +INF  RISE       1
I__228/O                         Odrv12                       491              3492   +INF  RISE       1
I__231/I                         Span12Mux_s1_h                 0              3492   +INF  RISE       1
I__231/O                         Span12Mux_s1_h               133              3626   +INF  RISE       1
I__232/I                         LocalMux                       0              3626   +INF  RISE       1
I__232/O                         LocalMux                     330              3955   +INF  RISE       1
I__233/I                         IoInMux                        0              3955   +INF  RISE       1
I__233/O                         IoInMux                      259              4215   +INF  RISE       1
PORT1_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001         0              4215   +INF  RISE       1
PORT1_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001      2237              6452   +INF  FALL       1
PORT1_obuf_iopad/DIN             IO_PAD                         0              6452   +INF  FALL       1
PORT1_obuf_iopad/PACKAGEPIN:out  IO_PAD                      2353              8805   +INF  FALL       1
PORT1                            top                            0              8805   +INF  FALL       1

===================================================================== 
                    End of Detailed Hold Report for all timing paths 
##################################################################### 

##################################################################### 
                    End of Timing Report 
##################################################################### 

