#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\va_math.vpi";
S_00000292d2dfa610 .scope module, "SingleCycle_sim" "SingleCycle_sim" 2 25;
 .timescale 0 0;
v00000292d2e38a50_0 .net "PC", 31 0, v00000292d2e331a0_0;  1 drivers
v00000292d2e38af0_0 .var "clk", 0 0;
v00000292d2e38f50_0 .net "clkout", 0 0, L_00000292d2e3a3f0;  1 drivers
v00000292d2e38b90_0 .net "cycles_consumed", 31 0, v00000292d2e38230_0;  1 drivers
v00000292d2e38d70_0 .var "rst", 0 0;
S_00000292d2e10df0 .scope module, "cpu" "SC_CPU" 2 31, 3 1 0, S_00000292d2dfa610;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "input_clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /OUTPUT 32 "PC";
    .port_info 3 /OUTPUT 32 "cycles_consumed";
    .port_info 4 /OUTPUT 1 "clk";
P_00000292d2e10f80 .param/l "RType" 0 4 2, C4<000000>;
P_00000292d2e10fb8 .param/l "add" 0 4 5, C4<100000>;
P_00000292d2e10ff0 .param/l "addi" 0 4 8, C4<001000>;
P_00000292d2e11028 .param/l "addu" 0 4 5, C4<100001>;
P_00000292d2e11060 .param/l "and_" 0 4 5, C4<100100>;
P_00000292d2e11098 .param/l "andi" 0 4 8, C4<001100>;
P_00000292d2e110d0 .param/l "beq" 0 4 10, C4<000100>;
P_00000292d2e11108 .param/l "bne" 0 4 10, C4<000101>;
P_00000292d2e11140 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_00000292d2e11178 .param/l "j" 0 4 12, C4<000010>;
P_00000292d2e111b0 .param/l "jal" 0 4 12, C4<000011>;
P_00000292d2e111e8 .param/l "jr" 0 4 6, C4<001000>;
P_00000292d2e11220 .param/l "lw" 0 4 8, C4<100011>;
P_00000292d2e11258 .param/l "nor_" 0 4 5, C4<100111>;
P_00000292d2e11290 .param/l "or_" 0 4 5, C4<100101>;
P_00000292d2e112c8 .param/l "ori" 0 4 8, C4<001101>;
P_00000292d2e11300 .param/l "sgt" 0 4 6, C4<101011>;
P_00000292d2e11338 .param/l "sll" 0 4 6, C4<000000>;
P_00000292d2e11370 .param/l "slt" 0 4 5, C4<101010>;
P_00000292d2e113a8 .param/l "slti" 0 4 8, C4<101010>;
P_00000292d2e113e0 .param/l "srl" 0 4 6, C4<000010>;
P_00000292d2e11418 .param/l "sub" 0 4 5, C4<100010>;
P_00000292d2e11450 .param/l "subu" 0 4 5, C4<100011>;
P_00000292d2e11488 .param/l "sw" 0 4 8, C4<101011>;
P_00000292d2e114c0 .param/l "xor_" 0 4 5, C4<100110>;
P_00000292d2e114f8 .param/l "xori" 0 4 8, C4<001110>;
L_00000292d2e39b30 .functor NOT 1, v00000292d2e38d70_0, C4<0>, C4<0>, C4<0>;
L_00000292d2e399e0 .functor NOT 1, v00000292d2e38d70_0, C4<0>, C4<0>, C4<0>;
L_00000292d2e39cf0 .functor NOT 1, v00000292d2e38d70_0, C4<0>, C4<0>, C4<0>;
L_00000292d2e3a1c0 .functor NOT 1, v00000292d2e38d70_0, C4<0>, C4<0>, C4<0>;
L_00000292d2e39660 .functor NOT 1, v00000292d2e38d70_0, C4<0>, C4<0>, C4<0>;
L_00000292d2e39970 .functor NOT 1, v00000292d2e38d70_0, C4<0>, C4<0>, C4<0>;
L_00000292d2e3a150 .functor NOT 1, v00000292d2e38d70_0, C4<0>, C4<0>, C4<0>;
L_00000292d2e39c10 .functor NOT 1, v00000292d2e38d70_0, C4<0>, C4<0>, C4<0>;
L_00000292d2e3a3f0 .functor OR 1, v00000292d2e38af0_0, v00000292d2e034e0_0, C4<0>, C4<0>;
L_00000292d2e39e40 .functor OR 1, L_00000292d2ec2ea0, L_00000292d2ec36c0, C4<0>, C4<0>;
L_00000292d2e39a50 .functor AND 1, L_00000292d2ec34e0, L_00000292d2ec33a0, C4<1>, C4<1>;
L_00000292d2e39dd0 .functor NOT 1, v00000292d2e38d70_0, C4<0>, C4<0>, C4<0>;
L_00000292d2e3a230 .functor OR 1, L_00000292d2ec3080, L_00000292d2ec45c0, C4<0>, C4<0>;
L_00000292d2e39eb0 .functor OR 1, L_00000292d2e3a230, L_00000292d2ec3260, C4<0>, C4<0>;
L_00000292d2e39f20 .functor OR 1, L_00000292d2ec3f80, L_00000292d2ed4d80, C4<0>, C4<0>;
L_00000292d2e3a2a0 .functor AND 1, L_00000292d2ec3ee0, L_00000292d2e39f20, C4<1>, C4<1>;
L_00000292d2e39c80 .functor OR 1, L_00000292d2ed5500, L_00000292d2ed47e0, C4<0>, C4<0>;
L_00000292d2e3a460 .functor AND 1, L_00000292d2ed6220, L_00000292d2e39c80, C4<1>, C4<1>;
L_00000292d2e39f90 .functor NOT 1, L_00000292d2e3a3f0, C4<0>, C4<0>, C4<0>;
v00000292d2e32de0_0 .net "ALUOp", 3 0, v00000292d2e01dc0_0;  1 drivers
v00000292d2e33240_0 .net "ALUResult", 31 0, v00000292d2e320c0_0;  1 drivers
v00000292d2e33380_0 .net "ALUSrc", 0 0, v00000292d2e03120_0;  1 drivers
v00000292d2e34fd0_0 .net "ALUin2", 31 0, L_00000292d2ed49c0;  1 drivers
v00000292d2e35070_0 .net "MemReadEn", 0 0, v00000292d2e039e0_0;  1 drivers
v00000292d2e348f0_0 .net "MemWriteEn", 0 0, v00000292d2e01b40_0;  1 drivers
v00000292d2e35390_0 .net "MemtoReg", 0 0, v00000292d2e01f00_0;  1 drivers
v00000292d2e34710_0 .net "PC", 31 0, v00000292d2e331a0_0;  alias, 1 drivers
v00000292d2e33bd0_0 .net "PCPlus1", 31 0, L_00000292d2ec42a0;  1 drivers
v00000292d2e336d0_0 .net "PCsrc", 0 0, v00000292d2e32160_0;  1 drivers
v00000292d2e34490_0 .net "RegDst", 0 0, v00000292d2e02720_0;  1 drivers
v00000292d2e33c70_0 .net "RegWriteEn", 0 0, v00000292d2e02ea0_0;  1 drivers
v00000292d2e347b0_0 .net "WriteRegister", 4 0, L_00000292d2ec3d00;  1 drivers
v00000292d2e34350_0 .net *"_ivl_0", 0 0, L_00000292d2e39b30;  1 drivers
L_00000292d2e7a7b0 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v00000292d2e34850_0 .net/2u *"_ivl_10", 4 0, L_00000292d2e7a7b0;  1 drivers
L_00000292d2e7aba0 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v00000292d2e33630_0 .net *"_ivl_101", 15 0, L_00000292d2e7aba0;  1 drivers
v00000292d2e33d10_0 .net *"_ivl_102", 31 0, L_00000292d2ec29a0;  1 drivers
L_00000292d2e7abe8 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000292d2e34170_0 .net *"_ivl_105", 25 0, L_00000292d2e7abe8;  1 drivers
L_00000292d2e7ac30 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000292d2e34b70_0 .net/2u *"_ivl_106", 31 0, L_00000292d2e7ac30;  1 drivers
v00000292d2e33a90_0 .net *"_ivl_108", 0 0, L_00000292d2ec34e0;  1 drivers
L_00000292d2e7ac78 .functor BUFT 1, C4<001000>, C4<0>, C4<0>, C4<0>;
v00000292d2e33770_0 .net/2u *"_ivl_110", 5 0, L_00000292d2e7ac78;  1 drivers
v00000292d2e33ef0_0 .net *"_ivl_112", 0 0, L_00000292d2ec33a0;  1 drivers
v00000292d2e34c10_0 .net *"_ivl_115", 0 0, L_00000292d2e39a50;  1 drivers
v00000292d2e339f0_0 .net *"_ivl_116", 47 0, L_00000292d2ec3120;  1 drivers
L_00000292d2e7acc0 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v00000292d2e34cb0_0 .net *"_ivl_119", 15 0, L_00000292d2e7acc0;  1 drivers
L_00000292d2e7a7f8 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v00000292d2e33db0_0 .net/2u *"_ivl_12", 5 0, L_00000292d2e7a7f8;  1 drivers
v00000292d2e33b30_0 .net *"_ivl_120", 47 0, L_00000292d2ec4660;  1 drivers
L_00000292d2e7ad08 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v00000292d2e34990_0 .net *"_ivl_123", 15 0, L_00000292d2e7ad08;  1 drivers
v00000292d2e34d50_0 .net *"_ivl_125", 0 0, L_00000292d2ec3940;  1 drivers
v00000292d2e33e50_0 .net *"_ivl_126", 31 0, L_00000292d2ec2e00;  1 drivers
v00000292d2e33f90_0 .net *"_ivl_128", 47 0, L_00000292d2ec3760;  1 drivers
v00000292d2e34a30_0 .net *"_ivl_130", 47 0, L_00000292d2ec39e0;  1 drivers
v00000292d2e345d0_0 .net *"_ivl_132", 47 0, L_00000292d2ec2c20;  1 drivers
v00000292d2e338b0_0 .net *"_ivl_134", 47 0, L_00000292d2ec2f40;  1 drivers
v00000292d2e34030_0 .net *"_ivl_14", 0 0, L_00000292d2e39450;  1 drivers
v00000292d2e343f0_0 .net *"_ivl_140", 0 0, L_00000292d2e39dd0;  1 drivers
L_00000292d2e7ad98 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000292d2e34ad0_0 .net/2u *"_ivl_142", 31 0, L_00000292d2e7ad98;  1 drivers
L_00000292d2e7ae70 .functor BUFT 1, C4<001100>, C4<0>, C4<0>, C4<0>;
v00000292d2e34530_0 .net/2u *"_ivl_146", 5 0, L_00000292d2e7ae70;  1 drivers
v00000292d2e34670_0 .net *"_ivl_148", 0 0, L_00000292d2ec3080;  1 drivers
L_00000292d2e7aeb8 .functor BUFT 1, C4<001101>, C4<0>, C4<0>, C4<0>;
v00000292d2e35110_0 .net/2u *"_ivl_150", 5 0, L_00000292d2e7aeb8;  1 drivers
v00000292d2e35250_0 .net *"_ivl_152", 0 0, L_00000292d2ec45c0;  1 drivers
v00000292d2e34df0_0 .net *"_ivl_155", 0 0, L_00000292d2e3a230;  1 drivers
L_00000292d2e7af00 .functor BUFT 1, C4<001110>, C4<0>, C4<0>, C4<0>;
v00000292d2e33810_0 .net/2u *"_ivl_156", 5 0, L_00000292d2e7af00;  1 drivers
v00000292d2e340d0_0 .net *"_ivl_158", 0 0, L_00000292d2ec3260;  1 drivers
L_00000292d2e7a840 .functor BUFT 1, C4<11111>, C4<0>, C4<0>, C4<0>;
v00000292d2e34e90_0 .net/2u *"_ivl_16", 4 0, L_00000292d2e7a840;  1 drivers
v00000292d2e351b0_0 .net *"_ivl_161", 0 0, L_00000292d2e39eb0;  1 drivers
L_00000292d2e7af48 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v00000292d2e33950_0 .net/2u *"_ivl_162", 15 0, L_00000292d2e7af48;  1 drivers
v00000292d2e34210_0 .net *"_ivl_164", 31 0, L_00000292d2ec3300;  1 drivers
v00000292d2e342b0_0 .net *"_ivl_167", 0 0, L_00000292d2ec38a0;  1 drivers
v00000292d2e34f30_0 .net *"_ivl_168", 15 0, L_00000292d2ec3a80;  1 drivers
v00000292d2e352f0_0 .net *"_ivl_170", 31 0, L_00000292d2ec3bc0;  1 drivers
v00000292d2e35430_0 .net *"_ivl_174", 31 0, L_00000292d2ec3e40;  1 drivers
L_00000292d2e7af90 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000292d2e354d0_0 .net *"_ivl_177", 25 0, L_00000292d2e7af90;  1 drivers
L_00000292d2e7afd8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000292d2e37440_0 .net/2u *"_ivl_178", 31 0, L_00000292d2e7afd8;  1 drivers
v00000292d2e36900_0 .net *"_ivl_180", 0 0, L_00000292d2ec3ee0;  1 drivers
L_00000292d2e7b020 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v00000292d2e36d60_0 .net/2u *"_ivl_182", 5 0, L_00000292d2e7b020;  1 drivers
v00000292d2e36e00_0 .net *"_ivl_184", 0 0, L_00000292d2ec3f80;  1 drivers
L_00000292d2e7b068 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v00000292d2e35780_0 .net/2u *"_ivl_186", 5 0, L_00000292d2e7b068;  1 drivers
v00000292d2e36ea0_0 .net *"_ivl_188", 0 0, L_00000292d2ed4d80;  1 drivers
v00000292d2e35c80_0 .net *"_ivl_19", 4 0, L_00000292d2e39090;  1 drivers
v00000292d2e36720_0 .net *"_ivl_191", 0 0, L_00000292d2e39f20;  1 drivers
v00000292d2e37300_0 .net *"_ivl_193", 0 0, L_00000292d2e3a2a0;  1 drivers
L_00000292d2e7b0b0 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v00000292d2e374e0_0 .net/2u *"_ivl_194", 5 0, L_00000292d2e7b0b0;  1 drivers
v00000292d2e35820_0 .net *"_ivl_196", 0 0, L_00000292d2ed5d20;  1 drivers
L_00000292d2e7b0f8 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v00000292d2e36860_0 .net/2u *"_ivl_198", 31 0, L_00000292d2e7b0f8;  1 drivers
L_00000292d2e7a768 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v00000292d2e36b80_0 .net/2u *"_ivl_2", 5 0, L_00000292d2e7a768;  1 drivers
v00000292d2e365e0_0 .net *"_ivl_20", 4 0, L_00000292d2e37b50;  1 drivers
v00000292d2e369a0_0 .net *"_ivl_200", 31 0, L_00000292d2ed4ba0;  1 drivers
v00000292d2e36c20_0 .net *"_ivl_204", 31 0, L_00000292d2ed6400;  1 drivers
L_00000292d2e7b140 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000292d2e35a00_0 .net *"_ivl_207", 25 0, L_00000292d2e7b140;  1 drivers
L_00000292d2e7b188 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000292d2e36540_0 .net/2u *"_ivl_208", 31 0, L_00000292d2e7b188;  1 drivers
v00000292d2e35960_0 .net *"_ivl_210", 0 0, L_00000292d2ed6220;  1 drivers
L_00000292d2e7b1d0 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v00000292d2e358c0_0 .net/2u *"_ivl_212", 5 0, L_00000292d2e7b1d0;  1 drivers
v00000292d2e35aa0_0 .net *"_ivl_214", 0 0, L_00000292d2ed5500;  1 drivers
L_00000292d2e7b218 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v00000292d2e35d20_0 .net/2u *"_ivl_216", 5 0, L_00000292d2e7b218;  1 drivers
v00000292d2e36680_0 .net *"_ivl_218", 0 0, L_00000292d2ed47e0;  1 drivers
v00000292d2e35640_0 .net *"_ivl_221", 0 0, L_00000292d2e39c80;  1 drivers
v00000292d2e37260_0 .net *"_ivl_223", 0 0, L_00000292d2e3a460;  1 drivers
L_00000292d2e7b260 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v00000292d2e367c0_0 .net/2u *"_ivl_224", 5 0, L_00000292d2e7b260;  1 drivers
v00000292d2e36040_0 .net *"_ivl_226", 0 0, L_00000292d2ed62c0;  1 drivers
v00000292d2e37120_0 .net *"_ivl_228", 31 0, L_00000292d2ed5140;  1 drivers
v00000292d2e35fa0_0 .net *"_ivl_24", 0 0, L_00000292d2e39cf0;  1 drivers
L_00000292d2e7a888 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v00000292d2e35dc0_0 .net/2u *"_ivl_26", 4 0, L_00000292d2e7a888;  1 drivers
v00000292d2e35e60_0 .net *"_ivl_29", 4 0, L_00000292d2e376f0;  1 drivers
v00000292d2e360e0_0 .net *"_ivl_32", 0 0, L_00000292d2e3a1c0;  1 drivers
L_00000292d2e7a8d0 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v00000292d2e36180_0 .net/2u *"_ivl_34", 4 0, L_00000292d2e7a8d0;  1 drivers
v00000292d2e36220_0 .net *"_ivl_37", 4 0, L_00000292d2e37d30;  1 drivers
v00000292d2e36a40_0 .net *"_ivl_40", 0 0, L_00000292d2e39660;  1 drivers
L_00000292d2e7a918 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v00000292d2e36fe0_0 .net/2u *"_ivl_42", 15 0, L_00000292d2e7a918;  1 drivers
v00000292d2e35b40_0 .net *"_ivl_45", 15 0, L_00000292d2ec3800;  1 drivers
v00000292d2e36cc0_0 .net *"_ivl_48", 0 0, L_00000292d2e39970;  1 drivers
v00000292d2e35be0_0 .net *"_ivl_5", 5 0, L_00000292d2e38eb0;  1 drivers
L_00000292d2e7a960 .functor BUFT 1, C4<0000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000292d2e36f40_0 .net/2u *"_ivl_50", 36 0, L_00000292d2e7a960;  1 drivers
L_00000292d2e7a9a8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000292d2e35f00_0 .net/2u *"_ivl_52", 31 0, L_00000292d2e7a9a8;  1 drivers
v00000292d2e373a0_0 .net *"_ivl_55", 4 0, L_00000292d2ec40c0;  1 drivers
v00000292d2e356e0_0 .net *"_ivl_56", 36 0, L_00000292d2ec2ae0;  1 drivers
v00000292d2e364a0_0 .net *"_ivl_58", 36 0, L_00000292d2ec2900;  1 drivers
v00000292d2e37080_0 .net *"_ivl_62", 0 0, L_00000292d2e3a150;  1 drivers
L_00000292d2e7a9f0 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v00000292d2e362c0_0 .net/2u *"_ivl_64", 5 0, L_00000292d2e7a9f0;  1 drivers
v00000292d2e36360_0 .net *"_ivl_67", 5 0, L_00000292d2ec3b20;  1 drivers
v00000292d2e36400_0 .net *"_ivl_70", 0 0, L_00000292d2e39c10;  1 drivers
L_00000292d2e7aa38 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000292d2e36ae0_0 .net/2u *"_ivl_72", 57 0, L_00000292d2e7aa38;  1 drivers
L_00000292d2e7aa80 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000292d2e371c0_0 .net/2u *"_ivl_74", 31 0, L_00000292d2e7aa80;  1 drivers
v00000292d2e37fb0_0 .net *"_ivl_77", 25 0, L_00000292d2ec2b80;  1 drivers
v00000292d2e38730_0 .net *"_ivl_78", 57 0, L_00000292d2ec4160;  1 drivers
v00000292d2e394f0_0 .net *"_ivl_8", 0 0, L_00000292d2e399e0;  1 drivers
v00000292d2e37f10_0 .net *"_ivl_80", 57 0, L_00000292d2ec27c0;  1 drivers
L_00000292d2e7aac8 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v00000292d2e39130_0 .net/2u *"_ivl_84", 31 0, L_00000292d2e7aac8;  1 drivers
L_00000292d2e7ab10 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v00000292d2e391d0_0 .net/2u *"_ivl_88", 5 0, L_00000292d2e7ab10;  1 drivers
v00000292d2e37650_0 .net *"_ivl_90", 0 0, L_00000292d2ec2ea0;  1 drivers
L_00000292d2e7ab58 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v00000292d2e38050_0 .net/2u *"_ivl_92", 5 0, L_00000292d2e7ab58;  1 drivers
v00000292d2e38410_0 .net *"_ivl_94", 0 0, L_00000292d2ec36c0;  1 drivers
v00000292d2e380f0_0 .net *"_ivl_97", 0 0, L_00000292d2e39e40;  1 drivers
v00000292d2e37a10_0 .net *"_ivl_98", 47 0, L_00000292d2ec2a40;  1 drivers
v00000292d2e38190_0 .net "adderResult", 31 0, L_00000292d2ec3620;  1 drivers
v00000292d2e39270_0 .net "address", 31 0, L_00000292d2ec43e0;  1 drivers
v00000292d2e38690_0 .net "clk", 0 0, L_00000292d2e3a3f0;  alias, 1 drivers
v00000292d2e38230_0 .var "cycles_consumed", 31 0;
v00000292d2e378d0_0 .net "extImm", 31 0, L_00000292d2ec3da0;  1 drivers
v00000292d2e37dd0_0 .net "funct", 5 0, L_00000292d2ec3580;  1 drivers
v00000292d2e37790_0 .net "hlt", 0 0, v00000292d2e034e0_0;  1 drivers
v00000292d2e37830_0 .net "imm", 15 0, L_00000292d2ec2d60;  1 drivers
v00000292d2e38cd0_0 .net "immediate", 31 0, L_00000292d2ed6680;  1 drivers
v00000292d2e382d0_0 .net "input_clk", 0 0, v00000292d2e38af0_0;  1 drivers
v00000292d2e37ab0_0 .net "instruction", 31 0, L_00000292d2ec3c60;  1 drivers
v00000292d2e38e10_0 .net "memoryReadData", 31 0, v00000292d2e32f20_0;  1 drivers
v00000292d2e37bf0_0 .net "nextPC", 31 0, L_00000292d2ec4200;  1 drivers
v00000292d2e38370_0 .net "opcode", 5 0, L_00000292d2e38ff0;  1 drivers
v00000292d2e384b0_0 .net "rd", 4 0, L_00000292d2e393b0;  1 drivers
v00000292d2e39310_0 .net "readData1", 31 0, L_00000292d2e39d60;  1 drivers
v00000292d2e389b0_0 .net "readData1_w", 31 0, L_00000292d2ed5a00;  1 drivers
v00000292d2e38870_0 .net "readData2", 31 0, L_00000292d2e39900;  1 drivers
v00000292d2e38550_0 .net "rs", 4 0, L_00000292d2e37c90;  1 drivers
v00000292d2e37e70_0 .net "rst", 0 0, v00000292d2e38d70_0;  1 drivers
v00000292d2e385f0_0 .net "rt", 4 0, L_00000292d2ec2cc0;  1 drivers
v00000292d2e387d0_0 .net "shamt", 31 0, L_00000292d2ec4340;  1 drivers
v00000292d2e38c30_0 .net "wire_instruction", 31 0, L_00000292d2e396d0;  1 drivers
v00000292d2e38910_0 .net "writeData", 31 0, L_00000292d2ed5c80;  1 drivers
v00000292d2e37970_0 .net "zero", 0 0, L_00000292d2ed5780;  1 drivers
L_00000292d2e38eb0 .part L_00000292d2ec3c60, 26, 6;
L_00000292d2e38ff0 .functor MUXZ 6, L_00000292d2e38eb0, L_00000292d2e7a768, L_00000292d2e39b30, C4<>;
L_00000292d2e39450 .cmp/eq 6, L_00000292d2e38ff0, L_00000292d2e7a7f8;
L_00000292d2e39090 .part L_00000292d2ec3c60, 11, 5;
L_00000292d2e37b50 .functor MUXZ 5, L_00000292d2e39090, L_00000292d2e7a840, L_00000292d2e39450, C4<>;
L_00000292d2e393b0 .functor MUXZ 5, L_00000292d2e37b50, L_00000292d2e7a7b0, L_00000292d2e399e0, C4<>;
L_00000292d2e376f0 .part L_00000292d2ec3c60, 21, 5;
L_00000292d2e37c90 .functor MUXZ 5, L_00000292d2e376f0, L_00000292d2e7a888, L_00000292d2e39cf0, C4<>;
L_00000292d2e37d30 .part L_00000292d2ec3c60, 16, 5;
L_00000292d2ec2cc0 .functor MUXZ 5, L_00000292d2e37d30, L_00000292d2e7a8d0, L_00000292d2e3a1c0, C4<>;
L_00000292d2ec3800 .part L_00000292d2ec3c60, 0, 16;
L_00000292d2ec2d60 .functor MUXZ 16, L_00000292d2ec3800, L_00000292d2e7a918, L_00000292d2e39660, C4<>;
L_00000292d2ec40c0 .part L_00000292d2ec3c60, 6, 5;
L_00000292d2ec2ae0 .concat [ 5 32 0 0], L_00000292d2ec40c0, L_00000292d2e7a9a8;
L_00000292d2ec2900 .functor MUXZ 37, L_00000292d2ec2ae0, L_00000292d2e7a960, L_00000292d2e39970, C4<>;
L_00000292d2ec4340 .part L_00000292d2ec2900, 0, 32;
L_00000292d2ec3b20 .part L_00000292d2ec3c60, 0, 6;
L_00000292d2ec3580 .functor MUXZ 6, L_00000292d2ec3b20, L_00000292d2e7a9f0, L_00000292d2e3a150, C4<>;
L_00000292d2ec2b80 .part L_00000292d2ec3c60, 0, 26;
L_00000292d2ec4160 .concat [ 26 32 0 0], L_00000292d2ec2b80, L_00000292d2e7aa80;
L_00000292d2ec27c0 .functor MUXZ 58, L_00000292d2ec4160, L_00000292d2e7aa38, L_00000292d2e39c10, C4<>;
L_00000292d2ec43e0 .part L_00000292d2ec27c0, 0, 32;
L_00000292d2ec42a0 .arith/sum 32, v00000292d2e331a0_0, L_00000292d2e7aac8;
L_00000292d2ec2ea0 .cmp/eq 6, L_00000292d2e38ff0, L_00000292d2e7ab10;
L_00000292d2ec36c0 .cmp/eq 6, L_00000292d2e38ff0, L_00000292d2e7ab58;
L_00000292d2ec2a40 .concat [ 32 16 0 0], L_00000292d2ec43e0, L_00000292d2e7aba0;
L_00000292d2ec29a0 .concat [ 6 26 0 0], L_00000292d2e38ff0, L_00000292d2e7abe8;
L_00000292d2ec34e0 .cmp/eq 32, L_00000292d2ec29a0, L_00000292d2e7ac30;
L_00000292d2ec33a0 .cmp/eq 6, L_00000292d2ec3580, L_00000292d2e7ac78;
L_00000292d2ec3120 .concat [ 32 16 0 0], L_00000292d2e39d60, L_00000292d2e7acc0;
L_00000292d2ec4660 .concat [ 32 16 0 0], v00000292d2e331a0_0, L_00000292d2e7ad08;
L_00000292d2ec3940 .part L_00000292d2ec2d60, 15, 1;
LS_00000292d2ec2e00_0_0 .concat [ 1 1 1 1], L_00000292d2ec3940, L_00000292d2ec3940, L_00000292d2ec3940, L_00000292d2ec3940;
LS_00000292d2ec2e00_0_4 .concat [ 1 1 1 1], L_00000292d2ec3940, L_00000292d2ec3940, L_00000292d2ec3940, L_00000292d2ec3940;
LS_00000292d2ec2e00_0_8 .concat [ 1 1 1 1], L_00000292d2ec3940, L_00000292d2ec3940, L_00000292d2ec3940, L_00000292d2ec3940;
LS_00000292d2ec2e00_0_12 .concat [ 1 1 1 1], L_00000292d2ec3940, L_00000292d2ec3940, L_00000292d2ec3940, L_00000292d2ec3940;
LS_00000292d2ec2e00_0_16 .concat [ 1 1 1 1], L_00000292d2ec3940, L_00000292d2ec3940, L_00000292d2ec3940, L_00000292d2ec3940;
LS_00000292d2ec2e00_0_20 .concat [ 1 1 1 1], L_00000292d2ec3940, L_00000292d2ec3940, L_00000292d2ec3940, L_00000292d2ec3940;
LS_00000292d2ec2e00_0_24 .concat [ 1 1 1 1], L_00000292d2ec3940, L_00000292d2ec3940, L_00000292d2ec3940, L_00000292d2ec3940;
LS_00000292d2ec2e00_0_28 .concat [ 1 1 1 1], L_00000292d2ec3940, L_00000292d2ec3940, L_00000292d2ec3940, L_00000292d2ec3940;
LS_00000292d2ec2e00_1_0 .concat [ 4 4 4 4], LS_00000292d2ec2e00_0_0, LS_00000292d2ec2e00_0_4, LS_00000292d2ec2e00_0_8, LS_00000292d2ec2e00_0_12;
LS_00000292d2ec2e00_1_4 .concat [ 4 4 4 4], LS_00000292d2ec2e00_0_16, LS_00000292d2ec2e00_0_20, LS_00000292d2ec2e00_0_24, LS_00000292d2ec2e00_0_28;
L_00000292d2ec2e00 .concat [ 16 16 0 0], LS_00000292d2ec2e00_1_0, LS_00000292d2ec2e00_1_4;
L_00000292d2ec3760 .concat [ 16 32 0 0], L_00000292d2ec2d60, L_00000292d2ec2e00;
L_00000292d2ec39e0 .arith/sum 48, L_00000292d2ec4660, L_00000292d2ec3760;
L_00000292d2ec2c20 .functor MUXZ 48, L_00000292d2ec39e0, L_00000292d2ec3120, L_00000292d2e39a50, C4<>;
L_00000292d2ec2f40 .functor MUXZ 48, L_00000292d2ec2c20, L_00000292d2ec2a40, L_00000292d2e39e40, C4<>;
L_00000292d2ec3620 .part L_00000292d2ec2f40, 0, 32;
L_00000292d2ec4200 .functor MUXZ 32, L_00000292d2ec42a0, L_00000292d2ec3620, v00000292d2e32160_0, C4<>;
L_00000292d2ec3c60 .functor MUXZ 32, L_00000292d2e396d0, L_00000292d2e7ad98, L_00000292d2e39dd0, C4<>;
L_00000292d2ec3080 .cmp/eq 6, L_00000292d2e38ff0, L_00000292d2e7ae70;
L_00000292d2ec45c0 .cmp/eq 6, L_00000292d2e38ff0, L_00000292d2e7aeb8;
L_00000292d2ec3260 .cmp/eq 6, L_00000292d2e38ff0, L_00000292d2e7af00;
L_00000292d2ec3300 .concat [ 16 16 0 0], L_00000292d2ec2d60, L_00000292d2e7af48;
L_00000292d2ec38a0 .part L_00000292d2ec2d60, 15, 1;
LS_00000292d2ec3a80_0_0 .concat [ 1 1 1 1], L_00000292d2ec38a0, L_00000292d2ec38a0, L_00000292d2ec38a0, L_00000292d2ec38a0;
LS_00000292d2ec3a80_0_4 .concat [ 1 1 1 1], L_00000292d2ec38a0, L_00000292d2ec38a0, L_00000292d2ec38a0, L_00000292d2ec38a0;
LS_00000292d2ec3a80_0_8 .concat [ 1 1 1 1], L_00000292d2ec38a0, L_00000292d2ec38a0, L_00000292d2ec38a0, L_00000292d2ec38a0;
LS_00000292d2ec3a80_0_12 .concat [ 1 1 1 1], L_00000292d2ec38a0, L_00000292d2ec38a0, L_00000292d2ec38a0, L_00000292d2ec38a0;
L_00000292d2ec3a80 .concat [ 4 4 4 4], LS_00000292d2ec3a80_0_0, LS_00000292d2ec3a80_0_4, LS_00000292d2ec3a80_0_8, LS_00000292d2ec3a80_0_12;
L_00000292d2ec3bc0 .concat [ 16 16 0 0], L_00000292d2ec2d60, L_00000292d2ec3a80;
L_00000292d2ec3da0 .functor MUXZ 32, L_00000292d2ec3bc0, L_00000292d2ec3300, L_00000292d2e39eb0, C4<>;
L_00000292d2ec3e40 .concat [ 6 26 0 0], L_00000292d2e38ff0, L_00000292d2e7af90;
L_00000292d2ec3ee0 .cmp/eq 32, L_00000292d2ec3e40, L_00000292d2e7afd8;
L_00000292d2ec3f80 .cmp/eq 6, L_00000292d2ec3580, L_00000292d2e7b020;
L_00000292d2ed4d80 .cmp/eq 6, L_00000292d2ec3580, L_00000292d2e7b068;
L_00000292d2ed5d20 .cmp/eq 6, L_00000292d2e38ff0, L_00000292d2e7b0b0;
L_00000292d2ed4ba0 .functor MUXZ 32, L_00000292d2ec3da0, L_00000292d2e7b0f8, L_00000292d2ed5d20, C4<>;
L_00000292d2ed6680 .functor MUXZ 32, L_00000292d2ed4ba0, L_00000292d2ec4340, L_00000292d2e3a2a0, C4<>;
L_00000292d2ed6400 .concat [ 6 26 0 0], L_00000292d2e38ff0, L_00000292d2e7b140;
L_00000292d2ed6220 .cmp/eq 32, L_00000292d2ed6400, L_00000292d2e7b188;
L_00000292d2ed5500 .cmp/eq 6, L_00000292d2ec3580, L_00000292d2e7b1d0;
L_00000292d2ed47e0 .cmp/eq 6, L_00000292d2ec3580, L_00000292d2e7b218;
L_00000292d2ed62c0 .cmp/eq 6, L_00000292d2e38ff0, L_00000292d2e7b260;
L_00000292d2ed5140 .functor MUXZ 32, L_00000292d2e39d60, v00000292d2e331a0_0, L_00000292d2ed62c0, C4<>;
L_00000292d2ed5a00 .functor MUXZ 32, L_00000292d2ed5140, L_00000292d2e39900, L_00000292d2e3a460, C4<>;
S_00000292d2dfa930 .scope module, "ALUMux" "mux2x1" 3 76, 5 1 0, S_00000292d2e10df0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_00000292d2df9250 .param/l "size" 0 5 1, +C4<00000000000000000000000000100000>;
L_00000292d2e39ba0 .functor NOT 1, v00000292d2e03120_0, C4<0>, C4<0>, C4<0>;
v00000292d2e03940_0 .net *"_ivl_0", 0 0, L_00000292d2e39ba0;  1 drivers
v00000292d2e02680_0 .net "in1", 31 0, L_00000292d2e39900;  alias, 1 drivers
v00000292d2e01e60_0 .net "in2", 31 0, L_00000292d2ed6680;  alias, 1 drivers
v00000292d2e02f40_0 .net "out", 31 0, L_00000292d2ed49c0;  alias, 1 drivers
v00000292d2e03260_0 .net "s", 0 0, v00000292d2e03120_0;  alias, 1 drivers
L_00000292d2ed49c0 .functor MUXZ 32, L_00000292d2ed6680, L_00000292d2e39900, L_00000292d2e39ba0, C4<>;
S_00000292d2dfaac0 .scope module, "CU" "controlUnit" 3 61, 6 1 0, S_00000292d2e10df0;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /OUTPUT 1 "RegDst";
    .port_info 4 /OUTPUT 1 "MemReadEn";
    .port_info 5 /OUTPUT 1 "MemtoReg";
    .port_info 6 /OUTPUT 4 "ALUOp";
    .port_info 7 /OUTPUT 1 "MemWriteEn";
    .port_info 8 /OUTPUT 1 "RegWriteEn";
    .port_info 9 /OUTPUT 1 "ALUSrc";
    .port_info 10 /OUTPUT 1 "hlt";
P_00000292d2e70090 .param/l "RType" 0 4 2, C4<000000>;
P_00000292d2e700c8 .param/l "add" 0 4 5, C4<100000>;
P_00000292d2e70100 .param/l "addi" 0 4 8, C4<001000>;
P_00000292d2e70138 .param/l "addu" 0 4 5, C4<100001>;
P_00000292d2e70170 .param/l "and_" 0 4 5, C4<100100>;
P_00000292d2e701a8 .param/l "andi" 0 4 8, C4<001100>;
P_00000292d2e701e0 .param/l "beq" 0 4 10, C4<000100>;
P_00000292d2e70218 .param/l "bne" 0 4 10, C4<000101>;
P_00000292d2e70250 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_00000292d2e70288 .param/l "j" 0 4 12, C4<000010>;
P_00000292d2e702c0 .param/l "jal" 0 4 12, C4<000011>;
P_00000292d2e702f8 .param/l "jr" 0 4 6, C4<001000>;
P_00000292d2e70330 .param/l "lw" 0 4 8, C4<100011>;
P_00000292d2e70368 .param/l "nor_" 0 4 5, C4<100111>;
P_00000292d2e703a0 .param/l "or_" 0 4 5, C4<100101>;
P_00000292d2e703d8 .param/l "ori" 0 4 8, C4<001101>;
P_00000292d2e70410 .param/l "sgt" 0 4 6, C4<101011>;
P_00000292d2e70448 .param/l "sll" 0 4 6, C4<000000>;
P_00000292d2e70480 .param/l "slt" 0 4 5, C4<101010>;
P_00000292d2e704b8 .param/l "slti" 0 4 8, C4<101010>;
P_00000292d2e704f0 .param/l "srl" 0 4 6, C4<000010>;
P_00000292d2e70528 .param/l "sub" 0 4 5, C4<100010>;
P_00000292d2e70560 .param/l "subu" 0 4 5, C4<100011>;
P_00000292d2e70598 .param/l "sw" 0 4 8, C4<101011>;
P_00000292d2e705d0 .param/l "xor_" 0 4 5, C4<100110>;
P_00000292d2e70608 .param/l "xori" 0 4 8, C4<001110>;
v00000292d2e01dc0_0 .var "ALUOp", 3 0;
v00000292d2e03120_0 .var "ALUSrc", 0 0;
v00000292d2e039e0_0 .var "MemReadEn", 0 0;
v00000292d2e01b40_0 .var "MemWriteEn", 0 0;
v00000292d2e01f00_0 .var "MemtoReg", 0 0;
v00000292d2e02720_0 .var "RegDst", 0 0;
v00000292d2e02ea0_0 .var "RegWriteEn", 0 0;
v00000292d2e033a0_0 .net "funct", 5 0, L_00000292d2ec3580;  alias, 1 drivers
v00000292d2e034e0_0 .var "hlt", 0 0;
v00000292d2e03440_0 .net "opcode", 5 0, L_00000292d2e38ff0;  alias, 1 drivers
v00000292d2e01c80_0 .net "rst", 0 0, v00000292d2e38d70_0;  alias, 1 drivers
E_00000292d2df9390 .event anyedge, v00000292d2e01c80_0, v00000292d2e03440_0, v00000292d2e033a0_0;
S_00000292d2da3220 .scope module, "InstMem" "IM" 3 57, 7 1 0, S_00000292d2e10df0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /OUTPUT 32 "Data_Out";
P_00000292d2df9290 .param/l "bit_width" 0 7 3, +C4<00000000000000000000000000100000>;
L_00000292d2e396d0 .functor BUFZ 32, L_00000292d2ec2fe0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v00000292d2e01d20_0 .net "Data_Out", 31 0, L_00000292d2e396d0;  alias, 1 drivers
v00000292d2e031c0 .array "InstMem", 0 1023, 31 0;
v00000292d2e02540_0 .net *"_ivl_0", 31 0, L_00000292d2ec2fe0;  1 drivers
v00000292d2e02360_0 .net *"_ivl_3", 9 0, L_00000292d2ec4520;  1 drivers
v00000292d2e01fa0_0 .net *"_ivl_4", 11 0, L_00000292d2ec31c0;  1 drivers
L_00000292d2e7ad50 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000292d2e02040_0 .net *"_ivl_7", 1 0, L_00000292d2e7ad50;  1 drivers
v00000292d2e020e0_0 .net "addr", 31 0, v00000292d2e331a0_0;  alias, 1 drivers
v00000292d2e02400_0 .var/i "i", 31 0;
L_00000292d2ec2fe0 .array/port v00000292d2e031c0, L_00000292d2ec31c0;
L_00000292d2ec4520 .part v00000292d2e331a0_0, 0, 10;
L_00000292d2ec31c0 .concat [ 10 2 0 0], L_00000292d2ec4520, L_00000292d2e7ad50;
S_00000292d2da33b0 .scope module, "RF" "registerFile" 3 67, 8 1 0, S_00000292d2e10df0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "we";
    .port_info 3 /INPUT 5 "readRegister1";
    .port_info 4 /INPUT 5 "readRegister2";
    .port_info 5 /INPUT 5 "writeRegister";
    .port_info 6 /INPUT 32 "writeData";
    .port_info 7 /OUTPUT 32 "readData1";
    .port_info 8 /OUTPUT 32 "readData2";
L_00000292d2e39d60 .functor BUFZ 32, L_00000292d2ec4480, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_00000292d2e39900 .functor BUFZ 32, L_00000292d2ec4020, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v00000292d2e02e00_0 .net *"_ivl_0", 31 0, L_00000292d2ec4480;  1 drivers
v00000292d2e024a0_0 .net *"_ivl_10", 6 0, L_00000292d2ec2860;  1 drivers
L_00000292d2e7ae28 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000292d2de4ac0_0 .net *"_ivl_13", 1 0, L_00000292d2e7ae28;  1 drivers
v00000292d2de4de0_0 .net *"_ivl_2", 6 0, L_00000292d2ec3440;  1 drivers
L_00000292d2e7ade0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000292d2e31a80_0 .net *"_ivl_5", 1 0, L_00000292d2e7ade0;  1 drivers
v00000292d2e31940_0 .net *"_ivl_8", 31 0, L_00000292d2ec4020;  1 drivers
v00000292d2e334c0_0 .net "clk", 0 0, L_00000292d2e3a3f0;  alias, 1 drivers
v00000292d2e319e0_0 .var/i "i", 31 0;
v00000292d2e31ee0_0 .net "readData1", 31 0, L_00000292d2e39d60;  alias, 1 drivers
v00000292d2e33420_0 .net "readData2", 31 0, L_00000292d2e39900;  alias, 1 drivers
v00000292d2e325c0_0 .net "readRegister1", 4 0, L_00000292d2e37c90;  alias, 1 drivers
v00000292d2e327a0_0 .net "readRegister2", 4 0, L_00000292d2ec2cc0;  alias, 1 drivers
v00000292d2e33060 .array "registers", 31 0, 31 0;
v00000292d2e32e80_0 .net "rst", 0 0, v00000292d2e38d70_0;  alias, 1 drivers
v00000292d2e31620_0 .net "we", 0 0, v00000292d2e02ea0_0;  alias, 1 drivers
v00000292d2e31d00_0 .net "writeData", 31 0, L_00000292d2ed5c80;  alias, 1 drivers
v00000292d2e31c60_0 .net "writeRegister", 4 0, L_00000292d2ec3d00;  alias, 1 drivers
E_00000292d2df9ed0/0 .event negedge, v00000292d2e01c80_0;
E_00000292d2df9ed0/1 .event posedge, v00000292d2e334c0_0;
E_00000292d2df9ed0 .event/or E_00000292d2df9ed0/0, E_00000292d2df9ed0/1;
L_00000292d2ec4480 .array/port v00000292d2e33060, L_00000292d2ec3440;
L_00000292d2ec3440 .concat [ 5 2 0 0], L_00000292d2e37c90, L_00000292d2e7ade0;
L_00000292d2ec4020 .array/port v00000292d2e33060, L_00000292d2ec2860;
L_00000292d2ec2860 .concat [ 5 2 0 0], L_00000292d2ec2cc0, L_00000292d2e7ae28;
S_00000292d2d529c0 .scope begin, "Write_on_register_file_block" "Write_on_register_file_block" 8 20, 8 20 0, S_00000292d2da33b0;
 .timescale 0 0;
v00000292d2e02cc0_0 .var/i "i", 31 0;
S_00000292d2d52b50 .scope module, "RFMux" "mux2x1" 3 65, 5 1 0, S_00000292d2e10df0;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "in1";
    .port_info 1 /INPUT 5 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 5 "out";
P_00000292d2df90d0 .param/l "size" 0 5 1, +C4<00000000000000000000000000000101>;
L_00000292d2e3a540 .functor NOT 1, v00000292d2e02720_0, C4<0>, C4<0>, C4<0>;
v00000292d2e32c00_0 .net *"_ivl_0", 0 0, L_00000292d2e3a540;  1 drivers
v00000292d2e31b20_0 .net "in1", 4 0, L_00000292d2ec2cc0;  alias, 1 drivers
v00000292d2e31da0_0 .net "in2", 4 0, L_00000292d2e393b0;  alias, 1 drivers
v00000292d2e32480_0 .net "out", 4 0, L_00000292d2ec3d00;  alias, 1 drivers
v00000292d2e316c0_0 .net "s", 0 0, v00000292d2e02720_0;  alias, 1 drivers
L_00000292d2ec3d00 .functor MUXZ 5, L_00000292d2e393b0, L_00000292d2ec2cc0, L_00000292d2e3a540, C4<>;
S_00000292d2da1810 .scope module, "WBMux" "mux2x1" 3 87, 5 1 0, S_00000292d2e10df0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_00000292d2df9f50 .param/l "size" 0 5 1, +C4<00000000000000000000000000100000>;
L_00000292d2e39ac0 .functor NOT 1, v00000292d2e01f00_0, C4<0>, C4<0>, C4<0>;
v00000292d2e32b60_0 .net *"_ivl_0", 0 0, L_00000292d2e39ac0;  1 drivers
v00000292d2e31bc0_0 .net "in1", 31 0, v00000292d2e320c0_0;  alias, 1 drivers
v00000292d2e32840_0 .net "in2", 31 0, v00000292d2e32f20_0;  alias, 1 drivers
v00000292d2e32ca0_0 .net "out", 31 0, L_00000292d2ed5c80;  alias, 1 drivers
v00000292d2e323e0_0 .net "s", 0 0, v00000292d2e01f00_0;  alias, 1 drivers
L_00000292d2ed5c80 .functor MUXZ 32, v00000292d2e32f20_0, v00000292d2e320c0_0, L_00000292d2e39ac0, C4<>;
S_00000292d2da19a0 .scope module, "alu" "ALU" 3 81, 9 1 0, S_00000292d2e10df0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "operand1";
    .port_info 1 /INPUT 32 "operand2";
    .port_info 2 /INPUT 4 "opSel";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 1 "zero";
P_00000292d2d8b9a0 .param/l "ADD" 0 9 12, C4<0000>;
P_00000292d2d8b9d8 .param/l "AND" 0 9 12, C4<0010>;
P_00000292d2d8ba10 .param/l "NOR" 0 9 12, C4<0101>;
P_00000292d2d8ba48 .param/l "OR" 0 9 12, C4<0011>;
P_00000292d2d8ba80 .param/l "SGT" 0 9 12, C4<0111>;
P_00000292d2d8bab8 .param/l "SLL" 0 9 12, C4<1000>;
P_00000292d2d8baf0 .param/l "SLT" 0 9 12, C4<0110>;
P_00000292d2d8bb28 .param/l "SRL" 0 9 12, C4<1001>;
P_00000292d2d8bb60 .param/l "SUB" 0 9 12, C4<0001>;
P_00000292d2d8bb98 .param/l "XOR" 0 9 12, C4<0100>;
P_00000292d2d8bbd0 .param/l "data_width" 0 9 3, +C4<00000000000000000000000000100000>;
P_00000292d2d8bc08 .param/l "sel_width" 0 9 4, +C4<00000000000000000000000000000100>;
L_00000292d2e7b2a8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000292d2e31760_0 .net/2u *"_ivl_0", 31 0, L_00000292d2e7b2a8;  1 drivers
v00000292d2e31e40_0 .net "opSel", 3 0, v00000292d2e01dc0_0;  alias, 1 drivers
v00000292d2e31f80_0 .net "operand1", 31 0, L_00000292d2ed5a00;  alias, 1 drivers
v00000292d2e32020_0 .net "operand2", 31 0, L_00000292d2ed49c0;  alias, 1 drivers
v00000292d2e320c0_0 .var "result", 31 0;
v00000292d2e33100_0 .net "zero", 0 0, L_00000292d2ed5780;  alias, 1 drivers
E_00000292d2df9dd0 .event anyedge, v00000292d2e01dc0_0, v00000292d2e31f80_0, v00000292d2e02f40_0;
L_00000292d2ed5780 .cmp/eq 32, v00000292d2e320c0_0, L_00000292d2e7b2a8;
S_00000292d2d8bc50 .scope module, "branchcontroller" "BranchController" 3 43, 10 1 0, S_00000292d2e10df0;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /INPUT 32 "operand1";
    .port_info 3 /INPUT 32 "operand2";
    .port_info 4 /INPUT 1 "rst";
    .port_info 5 /OUTPUT 1 "PCsrc";
P_00000292d2e71660 .param/l "RType" 0 4 2, C4<000000>;
P_00000292d2e71698 .param/l "add" 0 4 5, C4<100000>;
P_00000292d2e716d0 .param/l "addi" 0 4 8, C4<001000>;
P_00000292d2e71708 .param/l "addu" 0 4 5, C4<100001>;
P_00000292d2e71740 .param/l "and_" 0 4 5, C4<100100>;
P_00000292d2e71778 .param/l "andi" 0 4 8, C4<001100>;
P_00000292d2e717b0 .param/l "beq" 0 4 10, C4<000100>;
P_00000292d2e717e8 .param/l "bne" 0 4 10, C4<000101>;
P_00000292d2e71820 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_00000292d2e71858 .param/l "j" 0 4 12, C4<000010>;
P_00000292d2e71890 .param/l "jal" 0 4 12, C4<000011>;
P_00000292d2e718c8 .param/l "jr" 0 4 6, C4<001000>;
P_00000292d2e71900 .param/l "lw" 0 4 8, C4<100011>;
P_00000292d2e71938 .param/l "nor_" 0 4 5, C4<100111>;
P_00000292d2e71970 .param/l "or_" 0 4 5, C4<100101>;
P_00000292d2e719a8 .param/l "ori" 0 4 8, C4<001101>;
P_00000292d2e719e0 .param/l "sgt" 0 4 6, C4<101011>;
P_00000292d2e71a18 .param/l "sll" 0 4 6, C4<000000>;
P_00000292d2e71a50 .param/l "slt" 0 4 5, C4<101010>;
P_00000292d2e71a88 .param/l "slti" 0 4 8, C4<101010>;
P_00000292d2e71ac0 .param/l "srl" 0 4 6, C4<000010>;
P_00000292d2e71af8 .param/l "sub" 0 4 5, C4<100010>;
P_00000292d2e71b30 .param/l "subu" 0 4 5, C4<100011>;
P_00000292d2e71b68 .param/l "sw" 0 4 8, C4<101011>;
P_00000292d2e71ba0 .param/l "xor_" 0 4 5, C4<100110>;
P_00000292d2e71bd8 .param/l "xori" 0 4 8, C4<001110>;
v00000292d2e32160_0 .var "PCsrc", 0 0;
v00000292d2e32200_0 .net "funct", 5 0, L_00000292d2ec3580;  alias, 1 drivers
v00000292d2e322a0_0 .net "opcode", 5 0, L_00000292d2e38ff0;  alias, 1 drivers
v00000292d2e332e0_0 .net "operand1", 31 0, L_00000292d2e39d60;  alias, 1 drivers
v00000292d2e31800_0 .net "operand2", 31 0, L_00000292d2ed49c0;  alias, 1 drivers
v00000292d2e32340_0 .net "rst", 0 0, v00000292d2e38d70_0;  alias, 1 drivers
E_00000292d2df9490/0 .event anyedge, v00000292d2e01c80_0, v00000292d2e03440_0, v00000292d2e31ee0_0, v00000292d2e02f40_0;
E_00000292d2df9490/1 .event anyedge, v00000292d2e033a0_0;
E_00000292d2df9490 .event/or E_00000292d2df9490/0, E_00000292d2df9490/1;
S_00000292d2e71c20 .scope module, "dataMem" "DM" 3 85, 11 1 0, S_00000292d2e10df0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "address";
    .port_info 1 /INPUT 1 "clock";
    .port_info 2 /INPUT 32 "data";
    .port_info 3 /INPUT 1 "rden";
    .port_info 4 /INPUT 1 "wren";
    .port_info 5 /OUTPUT 32 "q";
v00000292d2e32660 .array "DataMem", 0 1023, 31 0;
v00000292d2e318a0_0 .net "address", 31 0, v00000292d2e320c0_0;  alias, 1 drivers
v00000292d2e32520_0 .net "clock", 0 0, L_00000292d2e39f90;  1 drivers
v00000292d2e32700_0 .net "data", 31 0, L_00000292d2e39900;  alias, 1 drivers
v00000292d2e328e0_0 .var/i "i", 31 0;
v00000292d2e32f20_0 .var "q", 31 0;
v00000292d2e32980_0 .net "rden", 0 0, v00000292d2e039e0_0;  alias, 1 drivers
v00000292d2e32a20_0 .net "wren", 0 0, v00000292d2e01b40_0;  alias, 1 drivers
E_00000292d2df92d0 .event posedge, v00000292d2e32520_0;
S_00000292d2e71db0 .scope module, "pc" "programCounter" 3 54, 12 1 0, S_00000292d2e10df0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "PCin";
    .port_info 3 /OUTPUT 32 "PCout";
P_00000292d2df9110 .param/l "initialaddr" 0 12 10, +C4<11111111111111111111111111111111>;
v00000292d2e32d40_0 .net "PCin", 31 0, L_00000292d2ec4200;  alias, 1 drivers
v00000292d2e331a0_0 .var "PCout", 31 0;
v00000292d2e32fc0_0 .net "clk", 0 0, L_00000292d2e3a3f0;  alias, 1 drivers
v00000292d2e32ac0_0 .net "rst", 0 0, v00000292d2e38d70_0;  alias, 1 drivers
    .scope S_00000292d2d8bc50;
T_0 ;
    %wait E_00000292d2df9490;
    %load/vec4 v00000292d2e32340_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000292d2e32160_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v00000292d2e322a0_0;
    %cmpi/e 4, 0, 6;
    %flag_get/vec4 4;
    %jmp/0 T_0.6, 4;
    %load/vec4 v00000292d2e332e0_0;
    %load/vec4 v00000292d2e31800_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.6;
    %flag_set/vec4 8;
    %jmp/1 T_0.5, 8;
    %load/vec4 v00000292d2e322a0_0;
    %cmpi/e 5, 0, 6;
    %flag_get/vec4 4;
    %jmp/0 T_0.7, 4;
    %load/vec4 v00000292d2e332e0_0;
    %load/vec4 v00000292d2e31800_0;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_0.7;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_0.5;
    %jmp/1 T_0.4, 8;
    %load/vec4 v00000292d2e322a0_0;
    %cmpi/e 2, 0, 6;
    %flag_or 8, 4;
T_0.4;
    %jmp/1 T_0.3, 8;
    %load/vec4 v00000292d2e322a0_0;
    %cmpi/e 3, 0, 6;
    %flag_or 8, 4;
T_0.3;
    %flag_get/vec4 8;
    %jmp/1 T_0.2, 8;
    %load/vec4 v00000292d2e322a0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_0.8, 4;
    %load/vec4 v00000292d2e32200_0;
    %pushi/vec4 8, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.8;
    %or;
T_0.2;
    %assign/vec4 v00000292d2e32160_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_00000292d2e71db0;
T_1 ;
    %wait E_00000292d2df9ed0;
    %load/vec4 v00000292d2e32ac0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v00000292d2e331a0_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v00000292d2e32d40_0;
    %assign/vec4 v00000292d2e331a0_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_00000292d2da3220;
T_2 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000292d2e02400_0, 0, 32;
T_2.0 ;
    %load/vec4 v00000292d2e02400_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_2.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v00000292d2e02400_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000292d2e031c0, 0, 4;
    %load/vec4 v00000292d2e02400_0;
    %addi 1, 0, 32;
    %store/vec4 v00000292d2e02400_0, 0, 32;
    %jmp T_2.0;
T_2.1 ;
    %pushi/vec4 536936458, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000292d2e031c0, 0, 4;
    %pushi/vec4 872546315, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000292d2e031c0, 0, 4;
    %pushi/vec4 939720716, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000292d2e031c0, 0, 4;
    %pushi/vec4 2236448, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000292d2e031c0, 0, 4;
    %pushi/vec4 8595490, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000292d2e031c0, 0, 4;
    %pushi/vec4 2306084, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000292d2e031c0, 0, 4;
    %pushi/vec4 4405285, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000292d2e031c0, 0, 4;
    %pushi/vec4 4407335, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000292d2e031c0, 0, 4;
    %pushi/vec4 2246694, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000292d2e031c0, 0, 4;
    %pushi/vec4 2248746, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000292d2e031c0, 0, 4;
    %pushi/vec4 6379563, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000292d2e031c0, 0, 4;
    %pushi/vec4 90240, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000292d2e031c0, 0, 4;
    %pushi/vec4 157762, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000292d2e031c0, 0, 4;
    %pushi/vec4 2349727744, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000292d2e031c0, 0, 4;
    %pushi/vec4 2885943296, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000292d2e031c0, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000292d2e031c0, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 999, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000292d2e031c0, 0, 4;
    %pushi/vec4 538968063, 0, 32;
    %ix/load 3, 1000, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000292d2e031c0, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 1001, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000292d2e031c0, 0, 4;
    %end;
    .thread T_2;
    .scope S_00000292d2dfaac0;
T_3 ;
    %wait E_00000292d2df9390;
    %load/vec4 v00000292d2e01c80_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 11;
    %split/vec4 1;
    %assign/vec4 v00000292d2e034e0_0, 0;
    %split/vec4 4;
    %assign/vec4 v00000292d2e01dc0_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000292d2e03120_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000292d2e02ea0_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000292d2e01b40_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000292d2e01f00_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000292d2e039e0_0, 0;
    %assign/vec4 v00000292d2e02720_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %pushi/vec4 0, 0, 11;
    %split/vec4 1;
    %store/vec4 v00000292d2e034e0_0, 0, 1;
    %split/vec4 4;
    %store/vec4 v00000292d2e01dc0_0, 0, 4;
    %split/vec4 1;
    %store/vec4 v00000292d2e03120_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v00000292d2e02ea0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v00000292d2e01b40_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v00000292d2e01f00_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v00000292d2e039e0_0, 0, 1;
    %store/vec4 v00000292d2e02720_0, 0, 1;
    %load/vec4 v00000292d2e03440_0;
    %dup/vec4;
    %pushi/vec4 63, 0, 6;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_3.8, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_3.9, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_3.10, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.11, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.12, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_3.13, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_3.14, 6;
    %jmp T_3.16;
T_3.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000292d2e034e0_0, 0;
    %jmp T_3.16;
T_3.3 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000292d2e02720_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000292d2e02ea0_0, 0;
    %load/vec4 v00000292d2e033a0_0;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.17, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_3.18, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_3.19, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_3.20, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.21, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_3.22, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_3.23, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_3.24, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 6;
    %cmp/u;
    %jmp/1 T_3.25, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.26, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.27, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.28, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.29, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.30, 6;
    %jmp T_3.31;
T_3.17 ;
    %jmp T_3.31;
T_3.18 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000292d2e01dc0_0, 0;
    %jmp T_3.31;
T_3.19 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000292d2e01dc0_0, 0;
    %jmp T_3.31;
T_3.20 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v00000292d2e01dc0_0, 0;
    %jmp T_3.31;
T_3.21 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v00000292d2e01dc0_0, 0;
    %jmp T_3.31;
T_3.22 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v00000292d2e01dc0_0, 0;
    %jmp T_3.31;
T_3.23 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v00000292d2e01dc0_0, 0;
    %jmp T_3.31;
T_3.24 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v00000292d2e01dc0_0, 0;
    %jmp T_3.31;
T_3.25 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v00000292d2e01dc0_0, 0;
    %jmp T_3.31;
T_3.26 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v00000292d2e01dc0_0, 0;
    %jmp T_3.31;
T_3.27 ;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v00000292d2e01dc0_0, 0;
    %jmp T_3.31;
T_3.28 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000292d2e03120_0, 0;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v00000292d2e01dc0_0, 0;
    %jmp T_3.31;
T_3.29 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000292d2e03120_0, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v00000292d2e01dc0_0, 0;
    %jmp T_3.31;
T_3.30 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000292d2e01dc0_0, 0;
    %jmp T_3.31;
T_3.31 ;
    %pop/vec4 1;
    %jmp T_3.16;
T_3.4 ;
    %jmp T_3.16;
T_3.5 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000292d2e02ea0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000292d2e02720_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000292d2e03120_0, 0;
    %jmp T_3.16;
T_3.6 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000292d2e02ea0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000292d2e02720_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000292d2e03120_0, 0;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v00000292d2e01dc0_0, 0;
    %jmp T_3.16;
T_3.7 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000292d2e02ea0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000292d2e03120_0, 0;
    %jmp T_3.16;
T_3.8 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v00000292d2e01dc0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000292d2e02ea0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000292d2e03120_0, 0;
    %jmp T_3.16;
T_3.9 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v00000292d2e01dc0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000292d2e02ea0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000292d2e03120_0, 0;
    %jmp T_3.16;
T_3.10 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v00000292d2e01dc0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000292d2e02ea0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000292d2e03120_0, 0;
    %jmp T_3.16;
T_3.11 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000292d2e039e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000292d2e02ea0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000292d2e03120_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000292d2e01f00_0, 0;
    %jmp T_3.16;
T_3.12 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000292d2e01b40_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000292d2e03120_0, 0;
    %jmp T_3.16;
T_3.13 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v00000292d2e01dc0_0, 0;
    %jmp T_3.16;
T_3.14 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v00000292d2e01dc0_0, 0;
    %jmp T_3.16;
T_3.16 ;
    %pop/vec4 1;
T_3.1 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_00000292d2da33b0;
T_4 ;
    %wait E_00000292d2df9ed0;
    %fork t_1, S_00000292d2d529c0;
    %jmp t_0;
    .scope S_00000292d2d529c0;
t_1 ;
    %load/vec4 v00000292d2e32e80_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000292d2e02cc0_0, 0, 32;
T_4.2 ;
    %load/vec4 v00000292d2e02cc0_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_4.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v00000292d2e02cc0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000292d2e33060, 0, 4;
    %load/vec4 v00000292d2e02cc0_0;
    %addi 1, 0, 32;
    %store/vec4 v00000292d2e02cc0_0, 0, 32;
    %jmp T_4.2;
T_4.3 ;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v00000292d2e31620_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.4, 8;
    %load/vec4 v00000292d2e31d00_0;
    %load/vec4 v00000292d2e31c60_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000292d2e33060, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000292d2e33060, 0, 4;
T_4.4 ;
T_4.1 ;
    %end;
    .scope S_00000292d2da33b0;
t_0 %join;
    %jmp T_4;
    .thread T_4;
    .scope S_00000292d2da33b0;
T_5 ;
    %delay 200004, 0;
    %vpi_call 8 43 "$display", "Register file content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000292d2e319e0_0, 0, 32;
T_5.0 ;
    %load/vec4 v00000292d2e319e0_0;
    %cmpi/s 31, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_5.1, 5;
    %load/vec4 v00000292d2e319e0_0;
    %ix/getv/s 4, v00000292d2e319e0_0;
    %load/vec4a v00000292d2e33060, 4;
    %ix/getv/s 4, v00000292d2e319e0_0;
    %load/vec4a v00000292d2e33060, 4;
    %vpi_call 8 45 "$display", "index = %d , reg_out : signed = %d , unsigned = %d", S<2,vec4,u32>, S<1,vec4,s32>, S<0,vec4,u32> {3 0 0};
    %load/vec4 v00000292d2e319e0_0;
    %addi 1, 0, 32;
    %store/vec4 v00000292d2e319e0_0, 0, 32;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_00000292d2da19a0;
T_6 ;
    %wait E_00000292d2df9dd0;
    %load/vec4 v00000292d2e31e40_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_6.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_6.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_6.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_6.9, 6;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v00000292d2e320c0_0, 0;
    %jmp T_6.11;
T_6.0 ;
    %load/vec4 v00000292d2e31f80_0;
    %load/vec4 v00000292d2e32020_0;
    %add;
    %assign/vec4 v00000292d2e320c0_0, 0;
    %jmp T_6.11;
T_6.1 ;
    %load/vec4 v00000292d2e31f80_0;
    %load/vec4 v00000292d2e32020_0;
    %sub;
    %assign/vec4 v00000292d2e320c0_0, 0;
    %jmp T_6.11;
T_6.2 ;
    %load/vec4 v00000292d2e31f80_0;
    %load/vec4 v00000292d2e32020_0;
    %and;
    %assign/vec4 v00000292d2e320c0_0, 0;
    %jmp T_6.11;
T_6.3 ;
    %load/vec4 v00000292d2e31f80_0;
    %load/vec4 v00000292d2e32020_0;
    %or;
    %assign/vec4 v00000292d2e320c0_0, 0;
    %jmp T_6.11;
T_6.4 ;
    %load/vec4 v00000292d2e31f80_0;
    %load/vec4 v00000292d2e32020_0;
    %xor;
    %assign/vec4 v00000292d2e320c0_0, 0;
    %jmp T_6.11;
T_6.5 ;
    %load/vec4 v00000292d2e31f80_0;
    %load/vec4 v00000292d2e32020_0;
    %or;
    %inv;
    %assign/vec4 v00000292d2e320c0_0, 0;
    %jmp T_6.11;
T_6.6 ;
    %load/vec4 v00000292d2e31f80_0;
    %load/vec4 v00000292d2e32020_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_6.12, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.13, 8;
T_6.12 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.13, 8;
 ; End of false expr.
    %blend;
T_6.13;
    %assign/vec4 v00000292d2e320c0_0, 0;
    %jmp T_6.11;
T_6.7 ;
    %load/vec4 v00000292d2e32020_0;
    %load/vec4 v00000292d2e31f80_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_6.14, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.15, 8;
T_6.14 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.15, 8;
 ; End of false expr.
    %blend;
T_6.15;
    %assign/vec4 v00000292d2e320c0_0, 0;
    %jmp T_6.11;
T_6.8 ;
    %load/vec4 v00000292d2e31f80_0;
    %ix/getv 4, v00000292d2e32020_0;
    %shiftl 4;
    %assign/vec4 v00000292d2e320c0_0, 0;
    %jmp T_6.11;
T_6.9 ;
    %load/vec4 v00000292d2e31f80_0;
    %ix/getv 4, v00000292d2e32020_0;
    %shiftr 4;
    %assign/vec4 v00000292d2e320c0_0, 0;
    %jmp T_6.11;
T_6.11 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_00000292d2e71c20;
T_7 ;
    %wait E_00000292d2df92d0;
    %load/vec4 v00000292d2e32980_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v00000292d2e318a0_0;
    %parti/s 10, 0, 2;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v00000292d2e32660, 4;
    %assign/vec4 v00000292d2e32f20_0, 0;
T_7.0 ;
    %load/vec4 v00000292d2e32a20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v00000292d2e32700_0;
    %ix/getv 3, v00000292d2e318a0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000292d2e32660, 0, 4;
T_7.2 ;
    %jmp T_7;
    .thread T_7;
    .scope S_00000292d2e71c20;
T_8 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000292d2e328e0_0, 0, 32;
T_8.0 ;
    %load/vec4 v00000292d2e328e0_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_8.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v00000292d2e328e0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000292d2e32660, 0, 4;
    %load/vec4 v00000292d2e328e0_0;
    %addi 1, 0, 32;
    %store/vec4 v00000292d2e328e0_0, 0, 32;
    %jmp T_8.0;
T_8.1 ;
    %pushi/vec4 5, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000292d2e32660, 0, 4;
    %end;
    .thread T_8;
    .scope S_00000292d2e71c20;
T_9 ;
    %delay 200004, 0;
    %vpi_call 11 44 "$display", "Data Memory Content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000292d2e328e0_0, 0, 32;
T_9.0 ;
    %load/vec4 v00000292d2e328e0_0;
    %cmpi/s 50, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_9.1, 5;
    %ix/getv/s 4, v00000292d2e328e0_0;
    %load/vec4a v00000292d2e32660, 4;
    %vpi_call 11 46 "$display", "Mem[%d] = %d", &PV<v00000292d2e328e0_0, 0, 6>, S<0,vec4,s32> {1 0 0};
    %load/vec4 v00000292d2e328e0_0;
    %addi 1, 0, 32;
    %store/vec4 v00000292d2e328e0_0, 0, 32;
    %jmp T_9.0;
T_9.1 ;
    %end;
    .thread T_9;
    .scope S_00000292d2e10df0;
T_10 ;
    %wait E_00000292d2df9ed0;
    %load/vec4 v00000292d2e37e70_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000292d2e38230_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v00000292d2e38230_0;
    %addi 1, 0, 32;
    %assign/vec4 v00000292d2e38230_0, 0;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_00000292d2dfa610;
T_11 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000292d2e38af0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000292d2e38d70_0, 0, 1;
    %end;
    .thread T_11;
    .scope S_00000292d2dfa610;
T_12 ;
    %delay 1, 0;
    %load/vec4 v00000292d2e38af0_0;
    %inv;
    %assign/vec4 v00000292d2e38af0_0, 0;
    %jmp T_12;
    .thread T_12;
    .scope S_00000292d2dfa610;
T_13 ;
    %vpi_call 2 39 "$dumpfile", "./DataManipulation/SingleCycle_WaveForm.vcd" {0 0 0};
    %vpi_call 2 40 "$dumpvars" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000292d2e38d70_0, 0, 1;
    %delay 4, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000292d2e38d70_0, 0, 1;
    %delay 200001, 0;
    %vpi_call 2 53 "$display", "Number of cycles consumed: %d", v00000292d2e38b90_0 {0 0 0};
    %vpi_call 2 54 "$finish" {0 0 0};
    %end;
    .thread T_13;
# The file index is used to find the file name in the following table.
:file_names 13;
    "N/A";
    "<interactive>";
    "../singlecycle/SiliCore_Qualifying_code/SingleCycle_sim.v";
    "../singlecycle/SiliCore_Qualifying_code//SC_CPU.v";
    "../singlecycle/SiliCore_Qualifying_code//opcodes.txt";
    "../singlecycle/SiliCore_Qualifying_code//mux2x1.v";
    "../singlecycle/SiliCore_Qualifying_code//controlUnit.v";
    "../singlecycle/SiliCore_Qualifying_code//IM.v";
    "../singlecycle/SiliCore_Qualifying_code//registerFile.v";
    "../singlecycle/SiliCore_Qualifying_code//ALU.v";
    "../singlecycle/SiliCore_Qualifying_code//BranchController.v";
    "../singlecycle/SiliCore_Qualifying_code//DM.v";
    "../singlecycle/SiliCore_Qualifying_code//programCounter.v";
