Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.2 (win64) Build 1577090 Thu Jun  2 16:32:40 MDT 2016
| Date         : Thu Jan 06 19:00:25 2022
| Host         : DESKTOP-HSAJ1AE running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file top_timing_summary_routed.rpt -rpx top_timing_summary_routed.rpx
| Design       : top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.14 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 13 register/latch pins with no clock driven by root clock pin: keyboard_inst/PS2/debounce/O0_reg/C (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: keyboard_inst/PS2/flag_reg/C (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: keyboard_inst/f1_detect_reg/C (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: keyboard_inst/f2_detect_reg/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: keyboard_inst/f3_detect_reg/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: keyboard_inst/space_detect_reg/C (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 93 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 15 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -4.328      -66.084                     26                 7325        0.021        0.000                      0                 7325        3.000        0.000                       0                  3592  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                          Waveform(ns)       Period(ns)      Frequency(MHz)
-----                          ------------       ----------      --------------
VGA_inst/divider/inst/clk_in1  {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0           {0.000 20.000}     40.000          25.000          
  clkfbout_clk_wiz_0           {0.000 5.000}      10.000          100.000         
sys_clk_pin                    {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                              WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                              -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
VGA_inst/divider/inst/clk_in1                                                                                                                                                    3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0                14.967        0.000                      0                 6849        0.021        0.000                      0                 6849       19.500        0.000                       0                  3358  
  clkfbout_clk_wiz_0                                                                                                                                                             7.845        0.000                       0                     3  
sys_clk_pin                         -0.792       -4.163                      7                  411        0.040        0.000                      0                  411        4.500        0.000                       0                   230  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock          To Clock                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------          --------                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
sys_clk_pin         clk_out1_clk_wiz_0       -4.328      -61.920                     19                   58        1.278        0.000                      0                   58  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  sys_clk_pin        sys_clk_pin              5.029        0.000                      0                   58        0.626        0.000                      0                   58  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  VGA_inst/divider/inst/clk_in1
  To Clock:  VGA_inst/divider/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         VGA_inst/divider/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { VGA_inst/divider/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  VGA_inst/divider/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  VGA_inst/divider/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  VGA_inst/divider/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  VGA_inst/divider/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  VGA_inst/divider/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  VGA_inst/divider/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       14.967ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.021ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             14.967ns  (required time - arrival time)
  Source:                 VGA_inst/hcount_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_inst/p_m_inst/blue_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        24.856ns  (logic 2.046ns (8.232%)  route 22.810ns (91.768%))
  Logic Levels:           11  (LUT2=1 LUT6=10)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.588ns = ( 41.588 - 40.000 ) 
    Source Clock Delay      (SCD):    1.634ns
    Clock Pessimism Removal (CPR):    0.006ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=230, routed)         1.809     1.809    VGA_inst/divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  VGA_inst/divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    VGA_inst/divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  VGA_inst/divider/inst/clkout1_buf/O
                         net (fo=3356, routed)        1.632     1.634    VGA_inst/clk_25
    SLICE_X15Y145        FDRE                                         r  VGA_inst/hcount_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y145        FDRE (Prop_fdre_C_Q)         0.456     2.090 f  VGA_inst/hcount_reg[6]/Q
                         net (fo=253, routed)         6.720     8.810    VGA_inst/p_m_inst/out[6]
    SLICE_X74Y149        LUT2 (Prop_lut2_I0_O)        0.146     8.956 r  VGA_inst/p_m_inst/red[3]_i_14/O
                         net (fo=12, routed)          3.824    12.780    VGA_inst/p_m_inst/red[3]_i_14_n_0
    SLICE_X24Y164        LUT6 (Prop_lut6_I1_O)        0.328    13.108 r  VGA_inst/p_m_inst/red[3]_i_3209/O
                         net (fo=8, routed)           2.053    15.161    VGA_inst/p_m_inst/red[3]_i_3209_n_0
    SLICE_X24Y168        LUT6 (Prop_lut6_I2_O)        0.124    15.285 r  VGA_inst/p_m_inst/red[3]_i_2293/O
                         net (fo=1, routed)           0.450    15.735    VGA_inst/p_m_inst/red[3]_i_2293_n_0
    SLICE_X25Y168        LUT6 (Prop_lut6_I2_O)        0.124    15.859 r  VGA_inst/p_m_inst/red[3]_i_1305/O
                         net (fo=1, routed)           1.334    17.193    VGA_inst/p_m_inst/red[3]_i_1305_n_0
    SLICE_X41Y164        LUT6 (Prop_lut6_I0_O)        0.124    17.317 r  VGA_inst/p_m_inst/red[3]_i_588/O
                         net (fo=1, routed)           1.256    18.572    VGA_inst/p_m_inst/red[3]_i_588_n_0
    SLICE_X13Y151        LUT6 (Prop_lut6_I4_O)        0.124    18.696 r  VGA_inst/p_m_inst/red[3]_i_265/O
                         net (fo=1, routed)           0.649    19.345    VGA_inst/p_m_inst/red[3]_i_265_n_0
    SLICE_X14Y151        LUT6 (Prop_lut6_I2_O)        0.124    19.469 r  VGA_inst/p_m_inst/red[3]_i_92/O
                         net (fo=1, routed)           0.589    20.058    VGA_inst/p_m_inst/red[3]_i_92_n_0
    SLICE_X14Y156        LUT6 (Prop_lut6_I1_O)        0.124    20.182 r  VGA_inst/p_m_inst/red[3]_i_46/O
                         net (fo=1, routed)           0.944    21.126    VGA_inst/p_m_inst/red[3]_i_46_n_0
    SLICE_X12Y154        LUT6 (Prop_lut6_I2_O)        0.124    21.250 r  VGA_inst/p_m_inst/red[3]_i_26/O
                         net (fo=1, routed)           1.718    22.969    VGA_inst/p_m_inst/red[3]_i_26_n_0
    SLICE_X54Y153        LUT6 (Prop_lut6_I0_O)        0.124    23.093 r  VGA_inst/p_m_inst/red[3]_i_11/O
                         net (fo=10, routed)          2.937    26.029    VGA_inst/p_m_inst/red[3]_i_11_n_0
    SLICE_X73Y149        LUT6 (Prop_lut6_I5_O)        0.124    26.153 r  VGA_inst/p_m_inst/red[3]_i_2/O
                         net (fo=2, routed)           0.336    26.490    VGA_inst/p_m_inst/red[3]_i_2_n_0
    SLICE_X77Y149        FDSE                                         r  VGA_inst/p_m_inst/blue_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=230, routed)         1.683    41.683    VGA_inst/divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.989 r  VGA_inst/divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.912    VGA_inst/divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.003 r  VGA_inst/divider/inst/clkout1_buf/O
                         net (fo=3356, routed)        1.585    41.588    VGA_inst/p_m_inst/clk_out1
    SLICE_X77Y149        FDSE                                         r  VGA_inst/p_m_inst/blue_reg[3]/C
                         clock pessimism              0.006    41.594    
                         clock uncertainty           -0.098    41.496    
    SLICE_X77Y149        FDSE (Setup_fdse_C_D)       -0.040    41.456    VGA_inst/p_m_inst/blue_reg[3]
  -------------------------------------------------------------------
                         required time                         41.456    
                         arrival time                         -26.490    
  -------------------------------------------------------------------
                         slack                                 14.967    

Slack (MET) :             15.298ns  (required time - arrival time)
  Source:                 VGA_inst/hcount_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_inst/p_m_inst/red_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        24.593ns  (logic 2.046ns (8.319%)  route 22.547ns (91.681%))
  Logic Levels:           11  (LUT2=1 LUT6=10)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.588ns = ( 41.588 - 40.000 ) 
    Source Clock Delay      (SCD):    1.634ns
    Clock Pessimism Removal (CPR):    0.006ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=230, routed)         1.809     1.809    VGA_inst/divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  VGA_inst/divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    VGA_inst/divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  VGA_inst/divider/inst/clkout1_buf/O
                         net (fo=3356, routed)        1.632     1.634    VGA_inst/clk_25
    SLICE_X15Y145        FDRE                                         r  VGA_inst/hcount_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y145        FDRE (Prop_fdre_C_Q)         0.456     2.090 f  VGA_inst/hcount_reg[6]/Q
                         net (fo=253, routed)         6.720     8.810    VGA_inst/p_m_inst/out[6]
    SLICE_X74Y149        LUT2 (Prop_lut2_I0_O)        0.146     8.956 r  VGA_inst/p_m_inst/red[3]_i_14/O
                         net (fo=12, routed)          3.824    12.780    VGA_inst/p_m_inst/red[3]_i_14_n_0
    SLICE_X24Y164        LUT6 (Prop_lut6_I1_O)        0.328    13.108 r  VGA_inst/p_m_inst/red[3]_i_3209/O
                         net (fo=8, routed)           2.053    15.161    VGA_inst/p_m_inst/red[3]_i_3209_n_0
    SLICE_X24Y168        LUT6 (Prop_lut6_I2_O)        0.124    15.285 r  VGA_inst/p_m_inst/red[3]_i_2293/O
                         net (fo=1, routed)           0.450    15.735    VGA_inst/p_m_inst/red[3]_i_2293_n_0
    SLICE_X25Y168        LUT6 (Prop_lut6_I2_O)        0.124    15.859 r  VGA_inst/p_m_inst/red[3]_i_1305/O
                         net (fo=1, routed)           1.334    17.193    VGA_inst/p_m_inst/red[3]_i_1305_n_0
    SLICE_X41Y164        LUT6 (Prop_lut6_I0_O)        0.124    17.317 r  VGA_inst/p_m_inst/red[3]_i_588/O
                         net (fo=1, routed)           1.256    18.572    VGA_inst/p_m_inst/red[3]_i_588_n_0
    SLICE_X13Y151        LUT6 (Prop_lut6_I4_O)        0.124    18.696 r  VGA_inst/p_m_inst/red[3]_i_265/O
                         net (fo=1, routed)           0.649    19.345    VGA_inst/p_m_inst/red[3]_i_265_n_0
    SLICE_X14Y151        LUT6 (Prop_lut6_I2_O)        0.124    19.469 r  VGA_inst/p_m_inst/red[3]_i_92/O
                         net (fo=1, routed)           0.589    20.058    VGA_inst/p_m_inst/red[3]_i_92_n_0
    SLICE_X14Y156        LUT6 (Prop_lut6_I1_O)        0.124    20.182 r  VGA_inst/p_m_inst/red[3]_i_46/O
                         net (fo=1, routed)           0.944    21.126    VGA_inst/p_m_inst/red[3]_i_46_n_0
    SLICE_X12Y154        LUT6 (Prop_lut6_I2_O)        0.124    21.250 r  VGA_inst/p_m_inst/red[3]_i_26/O
                         net (fo=1, routed)           1.718    22.969    VGA_inst/p_m_inst/red[3]_i_26_n_0
    SLICE_X54Y153        LUT6 (Prop_lut6_I0_O)        0.124    23.093 r  VGA_inst/p_m_inst/red[3]_i_11/O
                         net (fo=10, routed)          3.010    26.103    VGA_inst/p_m_inst/red[3]_i_11_n_0
    SLICE_X75Y149        LUT6 (Prop_lut6_I2_O)        0.124    26.227 r  VGA_inst/p_m_inst/red[1]_i_1/O
                         net (fo=1, routed)           0.000    26.227    VGA_inst/p_m_inst/red[1]_i_1_n_0
    SLICE_X75Y149        FDSE                                         r  VGA_inst/p_m_inst/red_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=230, routed)         1.683    41.683    VGA_inst/divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.989 r  VGA_inst/divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.912    VGA_inst/divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.003 r  VGA_inst/divider/inst/clkout1_buf/O
                         net (fo=3356, routed)        1.585    41.588    VGA_inst/p_m_inst/clk_out1
    SLICE_X75Y149        FDSE                                         r  VGA_inst/p_m_inst/red_reg[1]/C
                         clock pessimism              0.006    41.594    
                         clock uncertainty           -0.098    41.496    
    SLICE_X75Y149        FDSE (Setup_fdse_C_D)        0.029    41.525    VGA_inst/p_m_inst/red_reg[1]
  -------------------------------------------------------------------
                         required time                         41.525    
                         arrival time                         -26.227    
  -------------------------------------------------------------------
                         slack                                 15.298    

Slack (MET) :             15.308ns  (required time - arrival time)
  Source:                 VGA_inst/hcount_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_inst/p_m_inst/red_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        24.584ns  (logic 2.046ns (8.323%)  route 22.538ns (91.677%))
  Logic Levels:           11  (LUT2=1 LUT6=10)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.586ns = ( 41.586 - 40.000 ) 
    Source Clock Delay      (SCD):    1.634ns
    Clock Pessimism Removal (CPR):    0.006ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=230, routed)         1.809     1.809    VGA_inst/divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  VGA_inst/divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    VGA_inst/divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  VGA_inst/divider/inst/clkout1_buf/O
                         net (fo=3356, routed)        1.632     1.634    VGA_inst/clk_25
    SLICE_X15Y145        FDRE                                         r  VGA_inst/hcount_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y145        FDRE (Prop_fdre_C_Q)         0.456     2.090 f  VGA_inst/hcount_reg[6]/Q
                         net (fo=253, routed)         6.720     8.810    VGA_inst/p_m_inst/out[6]
    SLICE_X74Y149        LUT2 (Prop_lut2_I0_O)        0.146     8.956 r  VGA_inst/p_m_inst/red[3]_i_14/O
                         net (fo=12, routed)          3.824    12.780    VGA_inst/p_m_inst/red[3]_i_14_n_0
    SLICE_X24Y164        LUT6 (Prop_lut6_I1_O)        0.328    13.108 r  VGA_inst/p_m_inst/red[3]_i_3209/O
                         net (fo=8, routed)           2.053    15.161    VGA_inst/p_m_inst/red[3]_i_3209_n_0
    SLICE_X24Y168        LUT6 (Prop_lut6_I2_O)        0.124    15.285 r  VGA_inst/p_m_inst/red[3]_i_2293/O
                         net (fo=1, routed)           0.450    15.735    VGA_inst/p_m_inst/red[3]_i_2293_n_0
    SLICE_X25Y168        LUT6 (Prop_lut6_I2_O)        0.124    15.859 r  VGA_inst/p_m_inst/red[3]_i_1305/O
                         net (fo=1, routed)           1.334    17.193    VGA_inst/p_m_inst/red[3]_i_1305_n_0
    SLICE_X41Y164        LUT6 (Prop_lut6_I0_O)        0.124    17.317 r  VGA_inst/p_m_inst/red[3]_i_588/O
                         net (fo=1, routed)           1.256    18.572    VGA_inst/p_m_inst/red[3]_i_588_n_0
    SLICE_X13Y151        LUT6 (Prop_lut6_I4_O)        0.124    18.696 r  VGA_inst/p_m_inst/red[3]_i_265/O
                         net (fo=1, routed)           0.649    19.345    VGA_inst/p_m_inst/red[3]_i_265_n_0
    SLICE_X14Y151        LUT6 (Prop_lut6_I2_O)        0.124    19.469 r  VGA_inst/p_m_inst/red[3]_i_92/O
                         net (fo=1, routed)           0.589    20.058    VGA_inst/p_m_inst/red[3]_i_92_n_0
    SLICE_X14Y156        LUT6 (Prop_lut6_I1_O)        0.124    20.182 r  VGA_inst/p_m_inst/red[3]_i_46/O
                         net (fo=1, routed)           0.944    21.126    VGA_inst/p_m_inst/red[3]_i_46_n_0
    SLICE_X12Y154        LUT6 (Prop_lut6_I2_O)        0.124    21.250 r  VGA_inst/p_m_inst/red[3]_i_26/O
                         net (fo=1, routed)           1.718    22.969    VGA_inst/p_m_inst/red[3]_i_26_n_0
    SLICE_X54Y153        LUT6 (Prop_lut6_I0_O)        0.124    23.093 r  VGA_inst/p_m_inst/red[3]_i_11/O
                         net (fo=10, routed)          3.001    26.094    VGA_inst/p_m_inst/red[3]_i_11_n_0
    SLICE_X72Y147        LUT6 (Prop_lut6_I1_O)        0.124    26.218 r  VGA_inst/p_m_inst/red[0]_i_1/O
                         net (fo=1, routed)           0.000    26.218    VGA_inst/p_m_inst/red[0]_i_1_n_0
    SLICE_X72Y147        FDSE                                         r  VGA_inst/p_m_inst/red_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=230, routed)         1.683    41.683    VGA_inst/divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.989 r  VGA_inst/divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.912    VGA_inst/divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.003 r  VGA_inst/divider/inst/clkout1_buf/O
                         net (fo=3356, routed)        1.583    41.586    VGA_inst/p_m_inst/clk_out1
    SLICE_X72Y147        FDSE                                         r  VGA_inst/p_m_inst/red_reg[0]/C
                         clock pessimism              0.006    41.592    
                         clock uncertainty           -0.098    41.494    
    SLICE_X72Y147        FDSE (Setup_fdse_C_D)        0.031    41.525    VGA_inst/p_m_inst/red_reg[0]
  -------------------------------------------------------------------
                         required time                         41.525    
                         arrival time                         -26.218    
  -------------------------------------------------------------------
                         slack                                 15.308    

Slack (MET) :             15.373ns  (required time - arrival time)
  Source:                 VGA_inst/hcount_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_inst/p_m_inst/red_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        24.519ns  (logic 2.046ns (8.344%)  route 22.473ns (91.656%))
  Logic Levels:           11  (LUT2=1 LUT6=10)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.586ns = ( 41.586 - 40.000 ) 
    Source Clock Delay      (SCD):    1.634ns
    Clock Pessimism Removal (CPR):    0.006ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=230, routed)         1.809     1.809    VGA_inst/divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  VGA_inst/divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    VGA_inst/divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  VGA_inst/divider/inst/clkout1_buf/O
                         net (fo=3356, routed)        1.632     1.634    VGA_inst/clk_25
    SLICE_X15Y145        FDRE                                         r  VGA_inst/hcount_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y145        FDRE (Prop_fdre_C_Q)         0.456     2.090 f  VGA_inst/hcount_reg[6]/Q
                         net (fo=253, routed)         6.720     8.810    VGA_inst/p_m_inst/out[6]
    SLICE_X74Y149        LUT2 (Prop_lut2_I0_O)        0.146     8.956 r  VGA_inst/p_m_inst/red[3]_i_14/O
                         net (fo=12, routed)          3.824    12.780    VGA_inst/p_m_inst/red[3]_i_14_n_0
    SLICE_X24Y164        LUT6 (Prop_lut6_I1_O)        0.328    13.108 r  VGA_inst/p_m_inst/red[3]_i_3209/O
                         net (fo=8, routed)           2.053    15.161    VGA_inst/p_m_inst/red[3]_i_3209_n_0
    SLICE_X24Y168        LUT6 (Prop_lut6_I2_O)        0.124    15.285 r  VGA_inst/p_m_inst/red[3]_i_2293/O
                         net (fo=1, routed)           0.450    15.735    VGA_inst/p_m_inst/red[3]_i_2293_n_0
    SLICE_X25Y168        LUT6 (Prop_lut6_I2_O)        0.124    15.859 r  VGA_inst/p_m_inst/red[3]_i_1305/O
                         net (fo=1, routed)           1.334    17.193    VGA_inst/p_m_inst/red[3]_i_1305_n_0
    SLICE_X41Y164        LUT6 (Prop_lut6_I0_O)        0.124    17.317 r  VGA_inst/p_m_inst/red[3]_i_588/O
                         net (fo=1, routed)           1.256    18.572    VGA_inst/p_m_inst/red[3]_i_588_n_0
    SLICE_X13Y151        LUT6 (Prop_lut6_I4_O)        0.124    18.696 r  VGA_inst/p_m_inst/red[3]_i_265/O
                         net (fo=1, routed)           0.649    19.345    VGA_inst/p_m_inst/red[3]_i_265_n_0
    SLICE_X14Y151        LUT6 (Prop_lut6_I2_O)        0.124    19.469 r  VGA_inst/p_m_inst/red[3]_i_92/O
                         net (fo=1, routed)           0.589    20.058    VGA_inst/p_m_inst/red[3]_i_92_n_0
    SLICE_X14Y156        LUT6 (Prop_lut6_I1_O)        0.124    20.182 r  VGA_inst/p_m_inst/red[3]_i_46/O
                         net (fo=1, routed)           0.944    21.126    VGA_inst/p_m_inst/red[3]_i_46_n_0
    SLICE_X12Y154        LUT6 (Prop_lut6_I2_O)        0.124    21.250 r  VGA_inst/p_m_inst/red[3]_i_26/O
                         net (fo=1, routed)           1.718    22.969    VGA_inst/p_m_inst/red[3]_i_26_n_0
    SLICE_X54Y153        LUT6 (Prop_lut6_I0_O)        0.124    23.093 r  VGA_inst/p_m_inst/red[3]_i_11/O
                         net (fo=10, routed)          2.937    26.029    VGA_inst/p_m_inst/red[3]_i_11_n_0
    SLICE_X73Y149        LUT6 (Prop_lut6_I5_O)        0.124    26.153 r  VGA_inst/p_m_inst/red[3]_i_2/O
                         net (fo=2, routed)           0.000    26.153    VGA_inst/p_m_inst/red[3]_i_2_n_0
    SLICE_X73Y149        FDSE                                         r  VGA_inst/p_m_inst/red_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=230, routed)         1.683    41.683    VGA_inst/divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.989 r  VGA_inst/divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.912    VGA_inst/divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.003 r  VGA_inst/divider/inst/clkout1_buf/O
                         net (fo=3356, routed)        1.583    41.586    VGA_inst/p_m_inst/clk_out1
    SLICE_X73Y149        FDSE                                         r  VGA_inst/p_m_inst/red_reg[3]/C
                         clock pessimism              0.006    41.592    
                         clock uncertainty           -0.098    41.494    
    SLICE_X73Y149        FDSE (Setup_fdse_C_D)        0.032    41.526    VGA_inst/p_m_inst/red_reg[3]
  -------------------------------------------------------------------
                         required time                         41.526    
                         arrival time                         -26.153    
  -------------------------------------------------------------------
                         slack                                 15.373    

Slack (MET) :             15.459ns  (required time - arrival time)
  Source:                 VGA_inst/hcount_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_inst/p_m_inst/green_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        24.436ns  (logic 2.046ns (8.373%)  route 22.390ns (91.627%))
  Logic Levels:           11  (LUT2=1 LUT6=10)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.588ns = ( 41.588 - 40.000 ) 
    Source Clock Delay      (SCD):    1.634ns
    Clock Pessimism Removal (CPR):    0.006ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=230, routed)         1.809     1.809    VGA_inst/divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  VGA_inst/divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    VGA_inst/divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  VGA_inst/divider/inst/clkout1_buf/O
                         net (fo=3356, routed)        1.632     1.634    VGA_inst/clk_25
    SLICE_X15Y145        FDRE                                         r  VGA_inst/hcount_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y145        FDRE (Prop_fdre_C_Q)         0.456     2.090 f  VGA_inst/hcount_reg[6]/Q
                         net (fo=253, routed)         6.720     8.810    VGA_inst/p_m_inst/out[6]
    SLICE_X74Y149        LUT2 (Prop_lut2_I0_O)        0.146     8.956 r  VGA_inst/p_m_inst/red[3]_i_14/O
                         net (fo=12, routed)          3.824    12.780    VGA_inst/p_m_inst/red[3]_i_14_n_0
    SLICE_X24Y164        LUT6 (Prop_lut6_I1_O)        0.328    13.108 r  VGA_inst/p_m_inst/red[3]_i_3209/O
                         net (fo=8, routed)           2.053    15.161    VGA_inst/p_m_inst/red[3]_i_3209_n_0
    SLICE_X24Y168        LUT6 (Prop_lut6_I2_O)        0.124    15.285 r  VGA_inst/p_m_inst/red[3]_i_2293/O
                         net (fo=1, routed)           0.450    15.735    VGA_inst/p_m_inst/red[3]_i_2293_n_0
    SLICE_X25Y168        LUT6 (Prop_lut6_I2_O)        0.124    15.859 r  VGA_inst/p_m_inst/red[3]_i_1305/O
                         net (fo=1, routed)           1.334    17.193    VGA_inst/p_m_inst/red[3]_i_1305_n_0
    SLICE_X41Y164        LUT6 (Prop_lut6_I0_O)        0.124    17.317 r  VGA_inst/p_m_inst/red[3]_i_588/O
                         net (fo=1, routed)           1.256    18.572    VGA_inst/p_m_inst/red[3]_i_588_n_0
    SLICE_X13Y151        LUT6 (Prop_lut6_I4_O)        0.124    18.696 r  VGA_inst/p_m_inst/red[3]_i_265/O
                         net (fo=1, routed)           0.649    19.345    VGA_inst/p_m_inst/red[3]_i_265_n_0
    SLICE_X14Y151        LUT6 (Prop_lut6_I2_O)        0.124    19.469 r  VGA_inst/p_m_inst/red[3]_i_92/O
                         net (fo=1, routed)           0.589    20.058    VGA_inst/p_m_inst/red[3]_i_92_n_0
    SLICE_X14Y156        LUT6 (Prop_lut6_I1_O)        0.124    20.182 r  VGA_inst/p_m_inst/red[3]_i_46/O
                         net (fo=1, routed)           0.944    21.126    VGA_inst/p_m_inst/red[3]_i_46_n_0
    SLICE_X12Y154        LUT6 (Prop_lut6_I2_O)        0.124    21.250 r  VGA_inst/p_m_inst/red[3]_i_26/O
                         net (fo=1, routed)           1.718    22.969    VGA_inst/p_m_inst/red[3]_i_26_n_0
    SLICE_X54Y153        LUT6 (Prop_lut6_I0_O)        0.124    23.093 r  VGA_inst/p_m_inst/red[3]_i_11/O
                         net (fo=10, routed)          2.853    25.946    VGA_inst/p_m_inst/red[3]_i_11_n_0
    SLICE_X77Y148        LUT6 (Prop_lut6_I4_O)        0.124    26.070 r  VGA_inst/p_m_inst/green[2]_i_1/O
                         net (fo=1, routed)           0.000    26.070    VGA_inst/p_m_inst/green[2]_i_1_n_0
    SLICE_X77Y148        FDRE                                         r  VGA_inst/p_m_inst/green_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=230, routed)         1.683    41.683    VGA_inst/divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.989 r  VGA_inst/divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.912    VGA_inst/divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.003 r  VGA_inst/divider/inst/clkout1_buf/O
                         net (fo=3356, routed)        1.585    41.588    VGA_inst/p_m_inst/clk_out1
    SLICE_X77Y148        FDRE                                         r  VGA_inst/p_m_inst/green_reg[2]/C
                         clock pessimism              0.006    41.594    
                         clock uncertainty           -0.098    41.496    
    SLICE_X77Y148        FDRE (Setup_fdre_C_D)        0.032    41.528    VGA_inst/p_m_inst/green_reg[2]
  -------------------------------------------------------------------
                         required time                         41.528    
                         arrival time                         -26.070    
  -------------------------------------------------------------------
                         slack                                 15.459    

Slack (MET) :             15.527ns  (required time - arrival time)
  Source:                 VGA_inst/hcount_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_inst/p_m_inst/blue_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        24.555ns  (logic 2.046ns (8.332%)  route 22.509ns (91.668%))
  Logic Levels:           11  (LUT2=1 LUT5=1 LUT6=9)
  Clock Path Skew:        0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.727ns = ( 41.727 - 40.000 ) 
    Source Clock Delay      (SCD):    1.634ns
    Clock Pessimism Removal (CPR):    0.006ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=230, routed)         1.809     1.809    VGA_inst/divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  VGA_inst/divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    VGA_inst/divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  VGA_inst/divider/inst/clkout1_buf/O
                         net (fo=3356, routed)        1.632     1.634    VGA_inst/clk_25
    SLICE_X15Y145        FDRE                                         r  VGA_inst/hcount_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y145        FDRE (Prop_fdre_C_Q)         0.456     2.090 f  VGA_inst/hcount_reg[6]/Q
                         net (fo=253, routed)         6.720     8.810    VGA_inst/p_m_inst/out[6]
    SLICE_X74Y149        LUT2 (Prop_lut2_I0_O)        0.146     8.956 r  VGA_inst/p_m_inst/red[3]_i_14/O
                         net (fo=12, routed)          3.824    12.780    VGA_inst/p_m_inst/red[3]_i_14_n_0
    SLICE_X24Y164        LUT6 (Prop_lut6_I1_O)        0.328    13.108 r  VGA_inst/p_m_inst/red[3]_i_3209/O
                         net (fo=8, routed)           2.053    15.161    VGA_inst/p_m_inst/red[3]_i_3209_n_0
    SLICE_X24Y168        LUT6 (Prop_lut6_I2_O)        0.124    15.285 r  VGA_inst/p_m_inst/red[3]_i_2293/O
                         net (fo=1, routed)           0.450    15.735    VGA_inst/p_m_inst/red[3]_i_2293_n_0
    SLICE_X25Y168        LUT6 (Prop_lut6_I2_O)        0.124    15.859 r  VGA_inst/p_m_inst/red[3]_i_1305/O
                         net (fo=1, routed)           1.334    17.193    VGA_inst/p_m_inst/red[3]_i_1305_n_0
    SLICE_X41Y164        LUT6 (Prop_lut6_I0_O)        0.124    17.317 r  VGA_inst/p_m_inst/red[3]_i_588/O
                         net (fo=1, routed)           1.256    18.572    VGA_inst/p_m_inst/red[3]_i_588_n_0
    SLICE_X13Y151        LUT6 (Prop_lut6_I4_O)        0.124    18.696 r  VGA_inst/p_m_inst/red[3]_i_265/O
                         net (fo=1, routed)           0.649    19.345    VGA_inst/p_m_inst/red[3]_i_265_n_0
    SLICE_X14Y151        LUT6 (Prop_lut6_I2_O)        0.124    19.469 r  VGA_inst/p_m_inst/red[3]_i_92/O
                         net (fo=1, routed)           0.589    20.058    VGA_inst/p_m_inst/red[3]_i_92_n_0
    SLICE_X14Y156        LUT6 (Prop_lut6_I1_O)        0.124    20.182 r  VGA_inst/p_m_inst/red[3]_i_46/O
                         net (fo=1, routed)           0.944    21.126    VGA_inst/p_m_inst/red[3]_i_46_n_0
    SLICE_X12Y154        LUT6 (Prop_lut6_I2_O)        0.124    21.250 r  VGA_inst/p_m_inst/red[3]_i_26/O
                         net (fo=1, routed)           1.718    22.969    VGA_inst/p_m_inst/red[3]_i_26_n_0
    SLICE_X54Y153        LUT6 (Prop_lut6_I0_O)        0.124    23.093 r  VGA_inst/p_m_inst/red[3]_i_11/O
                         net (fo=10, routed)          2.972    26.065    VGA_inst/p_m_inst/red[3]_i_11_n_0
    SLICE_X78Y151        LUT5 (Prop_lut5_I3_O)        0.124    26.189 r  VGA_inst/p_m_inst/blue[1]_i_1/O
                         net (fo=1, routed)           0.000    26.189    VGA_inst/p_m_inst/blue[1]_i_1_n_0
    SLICE_X78Y151        FDSE                                         r  VGA_inst/p_m_inst/blue_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=230, routed)         1.683    41.683    VGA_inst/divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.989 r  VGA_inst/divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.912    VGA_inst/divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.003 r  VGA_inst/divider/inst/clkout1_buf/O
                         net (fo=3356, routed)        1.724    41.727    VGA_inst/p_m_inst/clk_out1
    SLICE_X78Y151        FDSE                                         r  VGA_inst/p_m_inst/blue_reg[1]/C
                         clock pessimism              0.006    41.733    
                         clock uncertainty           -0.098    41.636    
    SLICE_X78Y151        FDSE (Setup_fdse_C_D)        0.081    41.717    VGA_inst/p_m_inst/blue_reg[1]
  -------------------------------------------------------------------
                         required time                         41.717    
                         arrival time                         -26.189    
  -------------------------------------------------------------------
                         slack                                 15.527    

Slack (MET) :             15.662ns  (required time - arrival time)
  Source:                 VGA_inst/hcount_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_inst/p_m_inst/green_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        24.416ns  (logic 2.046ns (8.380%)  route 22.370ns (91.620%))
  Logic Levels:           11  (LUT2=1 LUT6=10)
  Clock Path Skew:        0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.727ns = ( 41.727 - 40.000 ) 
    Source Clock Delay      (SCD):    1.634ns
    Clock Pessimism Removal (CPR):    0.006ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=230, routed)         1.809     1.809    VGA_inst/divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  VGA_inst/divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    VGA_inst/divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  VGA_inst/divider/inst/clkout1_buf/O
                         net (fo=3356, routed)        1.632     1.634    VGA_inst/clk_25
    SLICE_X15Y145        FDRE                                         r  VGA_inst/hcount_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y145        FDRE (Prop_fdre_C_Q)         0.456     2.090 f  VGA_inst/hcount_reg[6]/Q
                         net (fo=253, routed)         6.720     8.810    VGA_inst/p_m_inst/out[6]
    SLICE_X74Y149        LUT2 (Prop_lut2_I0_O)        0.146     8.956 r  VGA_inst/p_m_inst/red[3]_i_14/O
                         net (fo=12, routed)          3.824    12.780    VGA_inst/p_m_inst/red[3]_i_14_n_0
    SLICE_X24Y164        LUT6 (Prop_lut6_I1_O)        0.328    13.108 r  VGA_inst/p_m_inst/red[3]_i_3209/O
                         net (fo=8, routed)           2.053    15.161    VGA_inst/p_m_inst/red[3]_i_3209_n_0
    SLICE_X24Y168        LUT6 (Prop_lut6_I2_O)        0.124    15.285 r  VGA_inst/p_m_inst/red[3]_i_2293/O
                         net (fo=1, routed)           0.450    15.735    VGA_inst/p_m_inst/red[3]_i_2293_n_0
    SLICE_X25Y168        LUT6 (Prop_lut6_I2_O)        0.124    15.859 r  VGA_inst/p_m_inst/red[3]_i_1305/O
                         net (fo=1, routed)           1.334    17.193    VGA_inst/p_m_inst/red[3]_i_1305_n_0
    SLICE_X41Y164        LUT6 (Prop_lut6_I0_O)        0.124    17.317 r  VGA_inst/p_m_inst/red[3]_i_588/O
                         net (fo=1, routed)           1.256    18.572    VGA_inst/p_m_inst/red[3]_i_588_n_0
    SLICE_X13Y151        LUT6 (Prop_lut6_I4_O)        0.124    18.696 r  VGA_inst/p_m_inst/red[3]_i_265/O
                         net (fo=1, routed)           0.649    19.345    VGA_inst/p_m_inst/red[3]_i_265_n_0
    SLICE_X14Y151        LUT6 (Prop_lut6_I2_O)        0.124    19.469 r  VGA_inst/p_m_inst/red[3]_i_92/O
                         net (fo=1, routed)           0.589    20.058    VGA_inst/p_m_inst/red[3]_i_92_n_0
    SLICE_X14Y156        LUT6 (Prop_lut6_I1_O)        0.124    20.182 r  VGA_inst/p_m_inst/red[3]_i_46/O
                         net (fo=1, routed)           0.944    21.126    VGA_inst/p_m_inst/red[3]_i_46_n_0
    SLICE_X12Y154        LUT6 (Prop_lut6_I2_O)        0.124    21.250 r  VGA_inst/p_m_inst/red[3]_i_26/O
                         net (fo=1, routed)           1.718    22.969    VGA_inst/p_m_inst/red[3]_i_26_n_0
    SLICE_X54Y153        LUT6 (Prop_lut6_I0_O)        0.124    23.093 r  VGA_inst/p_m_inst/red[3]_i_11/O
                         net (fo=10, routed)          2.833    25.926    VGA_inst/p_m_inst/red[3]_i_11_n_0
    SLICE_X78Y150        LUT6 (Prop_lut6_I4_O)        0.124    26.050 r  VGA_inst/p_m_inst/green[3]_i_1/O
                         net (fo=1, routed)           0.000    26.050    VGA_inst/p_m_inst/green[3]_i_1_n_0
    SLICE_X78Y150        FDRE                                         r  VGA_inst/p_m_inst/green_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=230, routed)         1.683    41.683    VGA_inst/divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.989 r  VGA_inst/divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.912    VGA_inst/divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.003 r  VGA_inst/divider/inst/clkout1_buf/O
                         net (fo=3356, routed)        1.724    41.727    VGA_inst/p_m_inst/clk_out1
    SLICE_X78Y150        FDRE                                         r  VGA_inst/p_m_inst/green_reg[3]/C
                         clock pessimism              0.006    41.733    
                         clock uncertainty           -0.098    41.636    
    SLICE_X78Y150        FDRE (Setup_fdre_C_D)        0.077    41.713    VGA_inst/p_m_inst/green_reg[3]
  -------------------------------------------------------------------
                         required time                         41.713    
                         arrival time                         -26.050    
  -------------------------------------------------------------------
                         slack                                 15.662    

Slack (MET) :             15.817ns  (required time - arrival time)
  Source:                 VGA_inst/hcount_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_inst/p_m_inst/blue_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        24.076ns  (logic 2.046ns (8.498%)  route 22.030ns (91.502%))
  Logic Levels:           11  (LUT2=1 LUT5=1 LUT6=9)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.588ns = ( 41.588 - 40.000 ) 
    Source Clock Delay      (SCD):    1.634ns
    Clock Pessimism Removal (CPR):    0.006ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=230, routed)         1.809     1.809    VGA_inst/divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  VGA_inst/divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    VGA_inst/divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  VGA_inst/divider/inst/clkout1_buf/O
                         net (fo=3356, routed)        1.632     1.634    VGA_inst/clk_25
    SLICE_X15Y145        FDRE                                         r  VGA_inst/hcount_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y145        FDRE (Prop_fdre_C_Q)         0.456     2.090 f  VGA_inst/hcount_reg[6]/Q
                         net (fo=253, routed)         6.720     8.810    VGA_inst/p_m_inst/out[6]
    SLICE_X74Y149        LUT2 (Prop_lut2_I0_O)        0.146     8.956 r  VGA_inst/p_m_inst/red[3]_i_14/O
                         net (fo=12, routed)          3.824    12.780    VGA_inst/p_m_inst/red[3]_i_14_n_0
    SLICE_X24Y164        LUT6 (Prop_lut6_I1_O)        0.328    13.108 r  VGA_inst/p_m_inst/red[3]_i_3209/O
                         net (fo=8, routed)           2.053    15.161    VGA_inst/p_m_inst/red[3]_i_3209_n_0
    SLICE_X24Y168        LUT6 (Prop_lut6_I2_O)        0.124    15.285 r  VGA_inst/p_m_inst/red[3]_i_2293/O
                         net (fo=1, routed)           0.450    15.735    VGA_inst/p_m_inst/red[3]_i_2293_n_0
    SLICE_X25Y168        LUT6 (Prop_lut6_I2_O)        0.124    15.859 r  VGA_inst/p_m_inst/red[3]_i_1305/O
                         net (fo=1, routed)           1.334    17.193    VGA_inst/p_m_inst/red[3]_i_1305_n_0
    SLICE_X41Y164        LUT6 (Prop_lut6_I0_O)        0.124    17.317 r  VGA_inst/p_m_inst/red[3]_i_588/O
                         net (fo=1, routed)           1.256    18.572    VGA_inst/p_m_inst/red[3]_i_588_n_0
    SLICE_X13Y151        LUT6 (Prop_lut6_I4_O)        0.124    18.696 r  VGA_inst/p_m_inst/red[3]_i_265/O
                         net (fo=1, routed)           0.649    19.345    VGA_inst/p_m_inst/red[3]_i_265_n_0
    SLICE_X14Y151        LUT6 (Prop_lut6_I2_O)        0.124    19.469 r  VGA_inst/p_m_inst/red[3]_i_92/O
                         net (fo=1, routed)           0.589    20.058    VGA_inst/p_m_inst/red[3]_i_92_n_0
    SLICE_X14Y156        LUT6 (Prop_lut6_I1_O)        0.124    20.182 r  VGA_inst/p_m_inst/red[3]_i_46/O
                         net (fo=1, routed)           0.944    21.126    VGA_inst/p_m_inst/red[3]_i_46_n_0
    SLICE_X12Y154        LUT6 (Prop_lut6_I2_O)        0.124    21.250 r  VGA_inst/p_m_inst/red[3]_i_26/O
                         net (fo=1, routed)           1.718    22.969    VGA_inst/p_m_inst/red[3]_i_26_n_0
    SLICE_X54Y153        LUT6 (Prop_lut6_I0_O)        0.124    23.093 r  VGA_inst/p_m_inst/red[3]_i_11/O
                         net (fo=10, routed)          2.493    25.586    VGA_inst/p_m_inst/red[3]_i_11_n_0
    SLICE_X77Y147        LUT5 (Prop_lut5_I2_O)        0.124    25.710 r  VGA_inst/p_m_inst/blue[0]_i_1/O
                         net (fo=1, routed)           0.000    25.710    VGA_inst/p_m_inst/blue[0]_i_1_n_0
    SLICE_X77Y147        FDSE                                         r  VGA_inst/p_m_inst/blue_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=230, routed)         1.683    41.683    VGA_inst/divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.989 r  VGA_inst/divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.912    VGA_inst/divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.003 r  VGA_inst/divider/inst/clkout1_buf/O
                         net (fo=3356, routed)        1.585    41.588    VGA_inst/p_m_inst/clk_out1
    SLICE_X77Y147        FDSE                                         r  VGA_inst/p_m_inst/blue_reg[0]/C
                         clock pessimism              0.006    41.594    
                         clock uncertainty           -0.098    41.496    
    SLICE_X77Y147        FDSE (Setup_fdse_C_D)        0.031    41.527    VGA_inst/p_m_inst/blue_reg[0]
  -------------------------------------------------------------------
                         required time                         41.527    
                         arrival time                         -25.710    
  -------------------------------------------------------------------
                         slack                                 15.817    

Slack (MET) :             16.118ns  (required time - arrival time)
  Source:                 VGA_inst/hcount_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_inst/p_m_inst/green_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        23.775ns  (logic 2.046ns (8.606%)  route 21.729ns (91.394%))
  Logic Levels:           11  (LUT2=1 LUT6=10)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.588ns = ( 41.588 - 40.000 ) 
    Source Clock Delay      (SCD):    1.634ns
    Clock Pessimism Removal (CPR):    0.006ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=230, routed)         1.809     1.809    VGA_inst/divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  VGA_inst/divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    VGA_inst/divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  VGA_inst/divider/inst/clkout1_buf/O
                         net (fo=3356, routed)        1.632     1.634    VGA_inst/clk_25
    SLICE_X15Y145        FDRE                                         r  VGA_inst/hcount_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y145        FDRE (Prop_fdre_C_Q)         0.456     2.090 f  VGA_inst/hcount_reg[6]/Q
                         net (fo=253, routed)         6.720     8.810    VGA_inst/p_m_inst/out[6]
    SLICE_X74Y149        LUT2 (Prop_lut2_I0_O)        0.146     8.956 r  VGA_inst/p_m_inst/red[3]_i_14/O
                         net (fo=12, routed)          3.824    12.780    VGA_inst/p_m_inst/red[3]_i_14_n_0
    SLICE_X24Y164        LUT6 (Prop_lut6_I1_O)        0.328    13.108 r  VGA_inst/p_m_inst/red[3]_i_3209/O
                         net (fo=8, routed)           2.053    15.161    VGA_inst/p_m_inst/red[3]_i_3209_n_0
    SLICE_X24Y168        LUT6 (Prop_lut6_I2_O)        0.124    15.285 r  VGA_inst/p_m_inst/red[3]_i_2293/O
                         net (fo=1, routed)           0.450    15.735    VGA_inst/p_m_inst/red[3]_i_2293_n_0
    SLICE_X25Y168        LUT6 (Prop_lut6_I2_O)        0.124    15.859 r  VGA_inst/p_m_inst/red[3]_i_1305/O
                         net (fo=1, routed)           1.334    17.193    VGA_inst/p_m_inst/red[3]_i_1305_n_0
    SLICE_X41Y164        LUT6 (Prop_lut6_I0_O)        0.124    17.317 r  VGA_inst/p_m_inst/red[3]_i_588/O
                         net (fo=1, routed)           1.256    18.572    VGA_inst/p_m_inst/red[3]_i_588_n_0
    SLICE_X13Y151        LUT6 (Prop_lut6_I4_O)        0.124    18.696 r  VGA_inst/p_m_inst/red[3]_i_265/O
                         net (fo=1, routed)           0.649    19.345    VGA_inst/p_m_inst/red[3]_i_265_n_0
    SLICE_X14Y151        LUT6 (Prop_lut6_I2_O)        0.124    19.469 r  VGA_inst/p_m_inst/red[3]_i_92/O
                         net (fo=1, routed)           0.589    20.058    VGA_inst/p_m_inst/red[3]_i_92_n_0
    SLICE_X14Y156        LUT6 (Prop_lut6_I1_O)        0.124    20.182 r  VGA_inst/p_m_inst/red[3]_i_46/O
                         net (fo=1, routed)           0.944    21.126    VGA_inst/p_m_inst/red[3]_i_46_n_0
    SLICE_X12Y154        LUT6 (Prop_lut6_I2_O)        0.124    21.250 r  VGA_inst/p_m_inst/red[3]_i_26/O
                         net (fo=1, routed)           1.718    22.969    VGA_inst/p_m_inst/red[3]_i_26_n_0
    SLICE_X54Y153        LUT6 (Prop_lut6_I0_O)        0.124    23.093 r  VGA_inst/p_m_inst/red[3]_i_11/O
                         net (fo=10, routed)          2.192    25.285    VGA_inst/p_m_inst/red[3]_i_11_n_0
    SLICE_X75Y147        LUT6 (Prop_lut6_I3_O)        0.124    25.409 r  VGA_inst/p_m_inst/green[0]_i_1/O
                         net (fo=1, routed)           0.000    25.409    VGA_inst/p_m_inst/green[0]_i_1_n_0
    SLICE_X75Y147        FDRE                                         r  VGA_inst/p_m_inst/green_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=230, routed)         1.683    41.683    VGA_inst/divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.989 r  VGA_inst/divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.912    VGA_inst/divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.003 r  VGA_inst/divider/inst/clkout1_buf/O
                         net (fo=3356, routed)        1.585    41.588    VGA_inst/p_m_inst/clk_out1
    SLICE_X75Y147        FDRE                                         r  VGA_inst/p_m_inst/green_reg[0]/C
                         clock pessimism              0.006    41.594    
                         clock uncertainty           -0.098    41.496    
    SLICE_X75Y147        FDRE (Setup_fdre_C_D)        0.031    41.527    VGA_inst/p_m_inst/green_reg[0]
  -------------------------------------------------------------------
                         required time                         41.527    
                         arrival time                         -25.409    
  -------------------------------------------------------------------
                         slack                                 16.118    

Slack (MET) :             16.201ns  (required time - arrival time)
  Source:                 VGA_inst/hcount_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_inst/p_m_inst/blue_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        23.548ns  (logic 2.046ns (8.689%)  route 21.502ns (91.311%))
  Logic Levels:           11  (LUT2=1 LUT6=10)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.503ns = ( 41.503 - 40.000 ) 
    Source Clock Delay      (SCD):    1.634ns
    Clock Pessimism Removal (CPR):    0.006ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=230, routed)         1.809     1.809    VGA_inst/divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  VGA_inst/divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    VGA_inst/divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  VGA_inst/divider/inst/clkout1_buf/O
                         net (fo=3356, routed)        1.632     1.634    VGA_inst/clk_25
    SLICE_X15Y145        FDRE                                         r  VGA_inst/hcount_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y145        FDRE (Prop_fdre_C_Q)         0.456     2.090 f  VGA_inst/hcount_reg[6]/Q
                         net (fo=253, routed)         6.720     8.810    VGA_inst/p_m_inst/out[6]
    SLICE_X74Y149        LUT2 (Prop_lut2_I0_O)        0.146     8.956 r  VGA_inst/p_m_inst/red[3]_i_14/O
                         net (fo=12, routed)          3.824    12.780    VGA_inst/p_m_inst/red[3]_i_14_n_0
    SLICE_X24Y164        LUT6 (Prop_lut6_I1_O)        0.328    13.108 r  VGA_inst/p_m_inst/red[3]_i_3209/O
                         net (fo=8, routed)           2.053    15.161    VGA_inst/p_m_inst/red[3]_i_3209_n_0
    SLICE_X24Y168        LUT6 (Prop_lut6_I2_O)        0.124    15.285 r  VGA_inst/p_m_inst/red[3]_i_2293/O
                         net (fo=1, routed)           0.450    15.735    VGA_inst/p_m_inst/red[3]_i_2293_n_0
    SLICE_X25Y168        LUT6 (Prop_lut6_I2_O)        0.124    15.859 r  VGA_inst/p_m_inst/red[3]_i_1305/O
                         net (fo=1, routed)           1.334    17.193    VGA_inst/p_m_inst/red[3]_i_1305_n_0
    SLICE_X41Y164        LUT6 (Prop_lut6_I0_O)        0.124    17.317 r  VGA_inst/p_m_inst/red[3]_i_588/O
                         net (fo=1, routed)           1.256    18.572    VGA_inst/p_m_inst/red[3]_i_588_n_0
    SLICE_X13Y151        LUT6 (Prop_lut6_I4_O)        0.124    18.696 r  VGA_inst/p_m_inst/red[3]_i_265/O
                         net (fo=1, routed)           0.649    19.345    VGA_inst/p_m_inst/red[3]_i_265_n_0
    SLICE_X14Y151        LUT6 (Prop_lut6_I2_O)        0.124    19.469 r  VGA_inst/p_m_inst/red[3]_i_92/O
                         net (fo=1, routed)           0.589    20.058    VGA_inst/p_m_inst/red[3]_i_92_n_0
    SLICE_X14Y156        LUT6 (Prop_lut6_I1_O)        0.124    20.182 r  VGA_inst/p_m_inst/red[3]_i_46/O
                         net (fo=1, routed)           0.944    21.126    VGA_inst/p_m_inst/red[3]_i_46_n_0
    SLICE_X12Y154        LUT6 (Prop_lut6_I2_O)        0.124    21.250 r  VGA_inst/p_m_inst/red[3]_i_26/O
                         net (fo=1, routed)           1.718    22.969    VGA_inst/p_m_inst/red[3]_i_26_n_0
    SLICE_X54Y153        LUT6 (Prop_lut6_I0_O)        0.124    23.093 r  VGA_inst/p_m_inst/red[3]_i_11/O
                         net (fo=10, routed)          1.775    24.868    VGA_inst/p_m_inst/red[3]_i_11_n_0
    SLICE_X71Y147        LUT6 (Prop_lut6_I1_O)        0.124    24.992 r  VGA_inst/p_m_inst/red[2]_i_1/O
                         net (fo=2, routed)           0.190    25.182    VGA_inst/p_m_inst/red[2]_i_1_n_0
    SLICE_X70Y147        FDSE                                         r  VGA_inst/p_m_inst/blue_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=230, routed)         1.683    41.683    VGA_inst/divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.989 r  VGA_inst/divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.912    VGA_inst/divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.003 r  VGA_inst/divider/inst/clkout1_buf/O
                         net (fo=3356, routed)        1.500    41.503    VGA_inst/p_m_inst/clk_out1
    SLICE_X70Y147        FDSE                                         r  VGA_inst/p_m_inst/blue_reg[2]/C
                         clock pessimism              0.006    41.509    
                         clock uncertainty           -0.098    41.411    
    SLICE_X70Y147        FDSE (Setup_fdse_C_D)       -0.028    41.383    VGA_inst/p_m_inst/blue_reg[2]
  -------------------------------------------------------------------
                         required time                         41.383    
                         arrival time                         -25.182    
  -------------------------------------------------------------------
                         slack                                 16.201    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.021ns  (arrival time - required time)
  Source:                 VGA_inst/p_m_inst/wave_shape_reg[404][5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_inst/p_m_inst/wave_shape_reg[405][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.141ns (40.390%)  route 0.208ns (59.610%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.827ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=230, routed)         0.624     0.624    VGA_inst/divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  VGA_inst/divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    VGA_inst/divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  VGA_inst/divider/inst/clkout1_buf/O
                         net (fo=3356, routed)        0.559     0.561    VGA_inst/p_m_inst/clk_out1
    SLICE_X51Y139        FDRE                                         r  VGA_inst/p_m_inst/wave_shape_reg[404][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y139        FDRE (Prop_fdre_C_Q)         0.141     0.702 r  VGA_inst/p_m_inst/wave_shape_reg[404][5]/Q
                         net (fo=3, routed)           0.208     0.910    VGA_inst/p_m_inst/wave_shape_reg[404]__0[5]
    SLICE_X55Y137        FDRE                                         r  VGA_inst/p_m_inst/wave_shape_reg[405][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=230, routed)         0.898     0.898    VGA_inst/divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  VGA_inst/divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    VGA_inst/divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  VGA_inst/divider/inst/clkout1_buf/O
                         net (fo=3356, routed)        0.825     0.827    VGA_inst/p_m_inst/clk_out1
    SLICE_X55Y137        FDRE                                         r  VGA_inst/p_m_inst/wave_shape_reg[405][5]/C
                         clock pessimism             -0.005     0.822    
    SLICE_X55Y137        FDRE (Hold_fdre_C_D)         0.066     0.888    VGA_inst/p_m_inst/wave_shape_reg[405][5]
  -------------------------------------------------------------------
                         required time                         -0.888    
                         arrival time                           0.910    
  -------------------------------------------------------------------
                         slack                                  0.021    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 VGA_inst/p_m_inst/wave_shape_reg[404][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_inst/p_m_inst/wave_shape_reg[405][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.164ns (43.992%)  route 0.209ns (56.008%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.827ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=230, routed)         0.624     0.624    VGA_inst/divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  VGA_inst/divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    VGA_inst/divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  VGA_inst/divider/inst/clkout1_buf/O
                         net (fo=3356, routed)        0.559     0.561    VGA_inst/p_m_inst/clk_out1
    SLICE_X50Y138        FDRE                                         r  VGA_inst/p_m_inst/wave_shape_reg[404][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y138        FDRE (Prop_fdre_C_Q)         0.164     0.725 r  VGA_inst/p_m_inst/wave_shape_reg[404][0]/Q
                         net (fo=5, routed)           0.209     0.933    VGA_inst/p_m_inst/wave_shape_reg[404]__0[0]
    SLICE_X55Y137        FDRE                                         r  VGA_inst/p_m_inst/wave_shape_reg[405][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=230, routed)         0.898     0.898    VGA_inst/divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  VGA_inst/divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    VGA_inst/divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  VGA_inst/divider/inst/clkout1_buf/O
                         net (fo=3356, routed)        0.825     0.827    VGA_inst/p_m_inst/clk_out1
    SLICE_X55Y137        FDRE                                         r  VGA_inst/p_m_inst/wave_shape_reg[405][0]/C
                         clock pessimism             -0.005     0.822    
    SLICE_X55Y137        FDRE (Hold_fdre_C_D)         0.070     0.892    VGA_inst/p_m_inst/wave_shape_reg[405][0]
  -------------------------------------------------------------------
                         required time                         -0.893    
                         arrival time                           0.933    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 VGA_inst/p_m_inst/wave_shape_reg[404][6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_inst/p_m_inst/wave_shape_reg[405][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.141ns (38.197%)  route 0.228ns (61.803%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.827ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=230, routed)         0.624     0.624    VGA_inst/divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  VGA_inst/divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    VGA_inst/divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  VGA_inst/divider/inst/clkout1_buf/O
                         net (fo=3356, routed)        0.559     0.561    VGA_inst/p_m_inst/clk_out1
    SLICE_X51Y138        FDRE                                         r  VGA_inst/p_m_inst/wave_shape_reg[404][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y138        FDRE (Prop_fdre_C_Q)         0.141     0.702 r  VGA_inst/p_m_inst/wave_shape_reg[404][6]/Q
                         net (fo=2, routed)           0.228     0.930    VGA_inst/p_m_inst/wave_shape_reg[404]__0[6]
    SLICE_X54Y137        FDRE                                         r  VGA_inst/p_m_inst/wave_shape_reg[405][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=230, routed)         0.898     0.898    VGA_inst/divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  VGA_inst/divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    VGA_inst/divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  VGA_inst/divider/inst/clkout1_buf/O
                         net (fo=3356, routed)        0.825     0.827    VGA_inst/p_m_inst/clk_out1
    SLICE_X54Y137        FDRE                                         r  VGA_inst/p_m_inst/wave_shape_reg[405][6]/C
                         clock pessimism             -0.005     0.822    
    SLICE_X54Y137        FDRE (Hold_fdre_C_D)         0.063     0.885    VGA_inst/p_m_inst/wave_shape_reg[405][6]
  -------------------------------------------------------------------
                         required time                         -0.886    
                         arrival time                           0.930    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 VGA_inst/p_m_inst/wave_shape_reg[151][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_inst/p_m_inst/wave_shape_reg[152][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.164ns (52.567%)  route 0.148ns (47.433%))
  Logic Levels:           0  
  Clock Path Skew:        0.182ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.840ns
    Source Clock Delay      (SCD):    0.652ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=230, routed)         0.624     0.624    VGA_inst/divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  VGA_inst/divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    VGA_inst/divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  VGA_inst/divider/inst/clkout1_buf/O
                         net (fo=3356, routed)        0.650     0.652    VGA_inst/p_m_inst/clk_out1
    SLICE_X34Y150        FDRE                                         r  VGA_inst/p_m_inst/wave_shape_reg[151][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y150        FDRE (Prop_fdre_C_Q)         0.164     0.816 r  VGA_inst/p_m_inst/wave_shape_reg[151][1]/Q
                         net (fo=5, routed)           0.148     0.964    VGA_inst/p_m_inst/wave_shape_reg[151]__0[1]
    SLICE_X35Y148        FDRE                                         r  VGA_inst/p_m_inst/wave_shape_reg[152][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=230, routed)         0.898     0.898    VGA_inst/divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  VGA_inst/divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    VGA_inst/divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  VGA_inst/divider/inst/clkout1_buf/O
                         net (fo=3356, routed)        0.838     0.840    VGA_inst/p_m_inst/clk_out1
    SLICE_X35Y148        FDRE                                         r  VGA_inst/p_m_inst/wave_shape_reg[152][1]/C
                         clock pessimism             -0.005     0.835    
    SLICE_X35Y148        FDRE (Hold_fdre_C_D)         0.047     0.882    VGA_inst/p_m_inst/wave_shape_reg[152][1]
  -------------------------------------------------------------------
                         required time                         -0.882    
                         arrival time                           0.964    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 VGA_inst/p_m_inst/wave_shape_reg[393][6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_inst/p_m_inst/wave_shape_reg[394][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.141ns (33.726%)  route 0.277ns (66.274%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.828ns
    Source Clock Delay      (SCD):    0.557ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=230, routed)         0.624     0.624    VGA_inst/divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  VGA_inst/divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    VGA_inst/divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  VGA_inst/divider/inst/clkout1_buf/O
                         net (fo=3356, routed)        0.555     0.557    VGA_inst/p_m_inst/clk_out1
    SLICE_X53Y133        FDRE                                         r  VGA_inst/p_m_inst/wave_shape_reg[393][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y133        FDRE (Prop_fdre_C_Q)         0.141     0.698 r  VGA_inst/p_m_inst/wave_shape_reg[393][6]/Q
                         net (fo=2, routed)           0.277     0.975    VGA_inst/p_m_inst/wave_shape_reg[393]__0[6]
    SLICE_X51Y135        FDRE                                         r  VGA_inst/p_m_inst/wave_shape_reg[394][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=230, routed)         0.898     0.898    VGA_inst/divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  VGA_inst/divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    VGA_inst/divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  VGA_inst/divider/inst/clkout1_buf/O
                         net (fo=3356, routed)        0.826     0.827    VGA_inst/p_m_inst/clk_out1
    SLICE_X51Y135        FDRE                                         r  VGA_inst/p_m_inst/wave_shape_reg[394][6]/C
                         clock pessimism             -0.005     0.823    
    SLICE_X51Y135        FDRE (Hold_fdre_C_D)         0.066     0.889    VGA_inst/p_m_inst/wave_shape_reg[394][6]
  -------------------------------------------------------------------
                         required time                         -0.889    
                         arrival time                           0.975    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 VGA_inst/p_m_inst/wave_shape_reg[307][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_inst/p_m_inst/wave_shape_reg[308][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.141ns (42.541%)  route 0.190ns (57.459%))
  Logic Levels:           0  
  Clock Path Skew:        0.185ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.876ns
    Source Clock Delay      (SCD):    0.685ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=230, routed)         0.624     0.624    VGA_inst/divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  VGA_inst/divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    VGA_inst/divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  VGA_inst/divider/inst/clkout1_buf/O
                         net (fo=3356, routed)        0.683     0.685    VGA_inst/p_m_inst/clk_out1
    SLICE_X1Y150         FDRE                                         r  VGA_inst/p_m_inst/wave_shape_reg[307][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y150         FDRE (Prop_fdre_C_Q)         0.141     0.826 r  VGA_inst/p_m_inst/wave_shape_reg[307][1]/Q
                         net (fo=5, routed)           0.190     1.017    VGA_inst/p_m_inst/wave_shape_reg[307]__0[1]
    SLICE_X2Y149         FDRE                                         r  VGA_inst/p_m_inst/wave_shape_reg[308][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=230, routed)         0.898     0.898    VGA_inst/divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  VGA_inst/divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    VGA_inst/divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  VGA_inst/divider/inst/clkout1_buf/O
                         net (fo=3356, routed)        0.873     0.875    VGA_inst/p_m_inst/clk_out1
    SLICE_X2Y149         FDRE                                         r  VGA_inst/p_m_inst/wave_shape_reg[308][1]/C
                         clock pessimism             -0.005     0.871    
    SLICE_X2Y149         FDRE (Hold_fdre_C_D)         0.059     0.930    VGA_inst/p_m_inst/wave_shape_reg[308][1]
  -------------------------------------------------------------------
                         required time                         -0.930    
                         arrival time                           1.017    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 VGA_inst/p_m_inst/wave_shape_reg[404][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_inst/p_m_inst/wave_shape_reg[405][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.408ns  (logic 0.164ns (40.161%)  route 0.244ns (59.839%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.827ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=230, routed)         0.624     0.624    VGA_inst/divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  VGA_inst/divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    VGA_inst/divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  VGA_inst/divider/inst/clkout1_buf/O
                         net (fo=3356, routed)        0.559     0.561    VGA_inst/p_m_inst/clk_out1
    SLICE_X50Y138        FDRE                                         r  VGA_inst/p_m_inst/wave_shape_reg[404][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y138        FDRE (Prop_fdre_C_Q)         0.164     0.725 r  VGA_inst/p_m_inst/wave_shape_reg[404][2]/Q
                         net (fo=5, routed)           0.244     0.969    VGA_inst/p_m_inst/wave_shape_reg[404]__0[2]
    SLICE_X54Y137        FDRE                                         r  VGA_inst/p_m_inst/wave_shape_reg[405][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=230, routed)         0.898     0.898    VGA_inst/divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  VGA_inst/divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    VGA_inst/divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  VGA_inst/divider/inst/clkout1_buf/O
                         net (fo=3356, routed)        0.825     0.827    VGA_inst/p_m_inst/clk_out1
    SLICE_X54Y137        FDRE                                         r  VGA_inst/p_m_inst/wave_shape_reg[405][2]/C
                         clock pessimism             -0.005     0.822    
    SLICE_X54Y137        FDRE (Hold_fdre_C_D)         0.059     0.882    VGA_inst/p_m_inst/wave_shape_reg[405][2]
  -------------------------------------------------------------------
                         required time                         -0.882    
                         arrival time                           0.969    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 VGA_inst/p_m_inst/wave_shape_reg[308][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_inst/p_m_inst/wave_shape_reg[309][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.164ns (48.920%)  route 0.171ns (51.080%))
  Logic Levels:           0  
  Clock Path Skew:        0.185ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.876ns
    Source Clock Delay      (SCD):    0.685ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=230, routed)         0.624     0.624    VGA_inst/divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  VGA_inst/divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    VGA_inst/divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  VGA_inst/divider/inst/clkout1_buf/O
                         net (fo=3356, routed)        0.683     0.685    VGA_inst/p_m_inst/clk_out1
    SLICE_X2Y150         FDRE                                         r  VGA_inst/p_m_inst/wave_shape_reg[308][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y150         FDRE (Prop_fdre_C_Q)         0.164     0.849 r  VGA_inst/p_m_inst/wave_shape_reg[308][0]/Q
                         net (fo=5, routed)           0.171     1.020    VGA_inst/p_m_inst/wave_shape_reg[308]__0[0]
    SLICE_X2Y148         FDRE                                         r  VGA_inst/p_m_inst/wave_shape_reg[309][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=230, routed)         0.898     0.898    VGA_inst/divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  VGA_inst/divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    VGA_inst/divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  VGA_inst/divider/inst/clkout1_buf/O
                         net (fo=3356, routed)        0.873     0.875    VGA_inst/p_m_inst/clk_out1
    SLICE_X2Y148         FDRE                                         r  VGA_inst/p_m_inst/wave_shape_reg[309][0]/C
                         clock pessimism             -0.005     0.871    
    SLICE_X2Y148         FDRE (Hold_fdre_C_D)         0.059     0.930    VGA_inst/p_m_inst/wave_shape_reg[309][0]
  -------------------------------------------------------------------
                         required time                         -0.930    
                         arrival time                           1.020    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 VGA_inst/p_m_inst/wave_shape_reg[408][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_inst/p_m_inst/wave_shape_reg[409][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.428ns  (logic 0.164ns (38.312%)  route 0.264ns (61.688%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.831ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=230, routed)         0.624     0.624    VGA_inst/divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  VGA_inst/divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    VGA_inst/divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  VGA_inst/divider/inst/clkout1_buf/O
                         net (fo=3356, routed)        0.559     0.561    VGA_inst/p_m_inst/clk_out1
    SLICE_X54Y140        FDRE                                         r  VGA_inst/p_m_inst/wave_shape_reg[408][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y140        FDRE (Prop_fdre_C_Q)         0.164     0.725 r  VGA_inst/p_m_inst/wave_shape_reg[408][4]/Q
                         net (fo=3, routed)           0.264     0.989    VGA_inst/p_m_inst/wave_shape_reg[408]__0[4]
    SLICE_X51Y140        FDRE                                         r  VGA_inst/p_m_inst/wave_shape_reg[409][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=230, routed)         0.898     0.898    VGA_inst/divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  VGA_inst/divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    VGA_inst/divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  VGA_inst/divider/inst/clkout1_buf/O
                         net (fo=3356, routed)        0.830     0.831    VGA_inst/p_m_inst/clk_out1
    SLICE_X51Y140        FDRE                                         r  VGA_inst/p_m_inst/wave_shape_reg[409][4]/C
                         clock pessimism             -0.005     0.827    
    SLICE_X51Y140        FDRE (Hold_fdre_C_D)         0.066     0.893    VGA_inst/p_m_inst/wave_shape_reg[409][4]
  -------------------------------------------------------------------
                         required time                         -0.893    
                         arrival time                           0.989    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 VGA_inst/p_m_inst/wave_shape_reg[129][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_inst/p_m_inst/wave_shape_reg[130][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.164ns (47.473%)  route 0.181ns (52.527%))
  Logic Levels:           0  
  Clock Path Skew:        0.184ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.839ns
    Source Clock Delay      (SCD):    0.649ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=230, routed)         0.624     0.624    VGA_inst/divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  VGA_inst/divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    VGA_inst/divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  VGA_inst/divider/inst/clkout1_buf/O
                         net (fo=3356, routed)        0.647     0.649    VGA_inst/p_m_inst/clk_out1
    SLICE_X38Y150        FDRE                                         r  VGA_inst/p_m_inst/wave_shape_reg[129][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y150        FDRE (Prop_fdre_C_Q)         0.164     0.813 r  VGA_inst/p_m_inst/wave_shape_reg[129][4]/Q
                         net (fo=3, routed)           0.181     0.995    VGA_inst/p_m_inst/wave_shape_reg[129]__0[4]
    SLICE_X40Y147        FDRE                                         r  VGA_inst/p_m_inst/wave_shape_reg[130][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=230, routed)         0.898     0.898    VGA_inst/divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  VGA_inst/divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    VGA_inst/divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  VGA_inst/divider/inst/clkout1_buf/O
                         net (fo=3356, routed)        0.837     0.839    VGA_inst/p_m_inst/clk_out1
    SLICE_X40Y147        FDRE                                         r  VGA_inst/p_m_inst/wave_shape_reg[130][4]/C
                         clock pessimism             -0.005     0.834    
    SLICE_X40Y147        FDRE (Hold_fdre_C_D)         0.047     0.881    VGA_inst/p_m_inst/wave_shape_reg[130][4]
  -------------------------------------------------------------------
                         required time                         -0.881    
                         arrival time                           0.995    
  -------------------------------------------------------------------
                         slack                                  0.114    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { VGA_inst/divider/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y0    VGA_inst/divider/inst/clkout1_buf/I
Min Period        n/a     DSP48E1/CLK         n/a            2.154         40.000      37.846     DSP48_X1Y63      VGA_inst/p_m_inst/icon_lut_addr_reg/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.154         40.000      37.846     DSP48_X1Y53      VGA_inst/p_m_inst/logo_lut_addr_reg/CLK
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         40.000      38.751     MMCME2_ADV_X0Y0  VGA_inst/divider/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X6Y143     VGA_inst/p_m_inst/wave_shape_reg[454][6]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X4Y144     VGA_inst/p_m_inst/wave_shape_reg[455][0]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X4Y144     VGA_inst/p_m_inst/wave_shape_reg[455][1]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X4Y144     VGA_inst/p_m_inst/wave_shape_reg[455][2]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X4Y144     VGA_inst/p_m_inst/wave_shape_reg[455][3]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X5Y144     VGA_inst/p_m_inst/wave_shape_reg[455][4]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       40.000      173.360    MMCME2_ADV_X0Y0  VGA_inst/divider/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X4Y147     VGA_inst/p_m_inst/wave_shape_reg[457][3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X4Y147     VGA_inst/p_m_inst/wave_shape_reg[457][4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X4Y147     VGA_inst/p_m_inst/wave_shape_reg[458][3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X4Y147     VGA_inst/p_m_inst/wave_shape_reg[458][4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X4Y147     VGA_inst/p_m_inst/wave_shape_reg[459][3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X5Y147     VGA_inst/p_m_inst/wave_shape_reg[459][6]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X23Y173    VGA_inst/p_m_inst/wave_shape_reg[45][1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X23Y173    VGA_inst/p_m_inst/wave_shape_reg[45][2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X23Y173    VGA_inst/p_m_inst/wave_shape_reg[45][3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X23Y173    VGA_inst/p_m_inst/wave_shape_reg[45][5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X6Y143     VGA_inst/p_m_inst/wave_shape_reg[454][6]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X4Y144     VGA_inst/p_m_inst/wave_shape_reg[455][0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X4Y144     VGA_inst/p_m_inst/wave_shape_reg[455][1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X4Y144     VGA_inst/p_m_inst/wave_shape_reg[455][2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X4Y144     VGA_inst/p_m_inst/wave_shape_reg[455][3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X5Y144     VGA_inst/p_m_inst/wave_shape_reg[455][4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X6Y144     VGA_inst/p_m_inst/wave_shape_reg[455][5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X6Y144     VGA_inst/p_m_inst/wave_shape_reg[455][6]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X4Y145     VGA_inst/p_m_inst/wave_shape_reg[456][0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X4Y145     VGA_inst/p_m_inst/wave_shape_reg[456][1]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { VGA_inst/divider/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1    VGA_inst/divider/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  VGA_inst/divider/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  VGA_inst/divider/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  VGA_inst/divider/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y0  VGA_inst/divider/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            7  Failing Endpoints,  Worst Slack       -0.792ns,  Total Violation       -4.163ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.040ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.792ns  (required time - arrival time)
  Source:                 Single_Note_Inst/lut_addr_0_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Single_Note_Inst/driver_inst/compare_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.903ns  (logic 3.722ns (34.138%)  route 7.181ns (65.862%))
  Logic Levels:           13  (CARRY4=3 LUT3=1 LUT4=1 LUT5=1 LUT6=5 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.098ns = ( 15.098 - 10.000 ) 
    Source Clock Delay      (SCD):    5.407ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=230, routed)         1.804     5.407    Single_Note_Inst/clk_100
    SLICE_X40Y160        FDCE                                         r  Single_Note_Inst/lut_addr_0_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y160        FDCE (Prop_fdce_C_Q)         0.419     5.826 r  Single_Note_Inst/lut_addr_0_reg[4]/Q
                         net (fo=115, routed)         1.253     7.079    Single_Note_Inst/dmg0_sine/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[4]
    SLICE_X38Y161        LUT6 (Prop_lut6_I1_O)        0.299     7.378 r  Single_Note_Inst/dmg0_sine/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[2]_INST_0_i_17/O
                         net (fo=1, routed)           0.000     7.378    Single_Note_Inst/dmg0_sine/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[2]_INST_0_i_17_n_0
    SLICE_X38Y161        MUXF7 (Prop_muxf7_I0_O)      0.241     7.619 r  Single_Note_Inst/dmg0_sine/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[2]_INST_0_i_7/O
                         net (fo=1, routed)           0.000     7.619    Single_Note_Inst/dmg0_sine/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[2]_INST_0_i_7_n_0
    SLICE_X38Y161        MUXF8 (Prop_muxf8_I0_O)      0.098     7.717 r  Single_Note_Inst/dmg0_sine/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[2]_INST_0_i_2/O
                         net (fo=1, routed)           1.143     8.860    Single_Note_Inst/dmg0_sine/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[2]_INST_0_i_2_n_0
    SLICE_X37Y160        LUT6 (Prop_lut6_I1_O)        0.319     9.179 r  Single_Note_Inst/dmg0_sine/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[2]_INST_0/O
                         net (fo=5, routed)           0.741     9.920    Single_Note_Inst/lut_out_0_sine[2]
    SLICE_X36Y157        LUT4 (Prop_lut4_I0_O)        0.124    10.044 r  Single_Note_Inst/pwm_level_sine5_carry_i_7/O
                         net (fo=1, routed)           0.000    10.044    Single_Note_Inst/pwm_level_sine5_carry_i_7_n_0
    SLICE_X36Y157        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.594 r  Single_Note_Inst/pwm_level_sine5_carry/CO[3]
                         net (fo=1, routed)           0.000    10.594    Single_Note_Inst/pwm_level_sine5_carry_n_0
    SLICE_X36Y158        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    10.865 r  Single_Note_Inst/pwm_level_sine5_carry__0/CO[0]
                         net (fo=10, routed)          0.679    11.544    Single_Note_Inst/driver_inst/od_level_top_reg[8]_2[0]
    SLICE_X37Y162        LUT6 (Prop_lut6_I4_O)        0.373    11.917 f  Single_Note_Inst/driver_inst/compare0__2_carry__0_i_31/O
                         net (fo=1, routed)           0.570    12.487    keyboard_inst/tone_select_reg_32
    SLICE_X37Y162        LUT6 (Prop_lut6_I0_O)        0.124    12.611 r  keyboard_inst/compare0__2_carry__0_i_10/O
                         net (fo=3, routed)           0.587    13.198    keyboard_inst/Single_Note_Inst/p_0_in[6]
    SLICE_X36Y161        LUT3 (Prop_lut3_I0_O)        0.124    13.322 r  keyboard_inst/compare0__2_carry__0_i_28/O
                         net (fo=2, routed)           0.686    14.008    keyboard_inst/compare0__2_carry__0_i_28_n_0
    SLICE_X36Y161        LUT5 (Prop_lut5_I4_O)        0.124    14.132 r  keyboard_inst/compare0__2_carry__1_i_3/O
                         net (fo=2, routed)           0.589    14.720    keyboard_inst/compare_reg[11]_0[0]
    SLICE_X35Y160        LUT6 (Prop_lut6_I3_O)        0.124    14.844 r  keyboard_inst/compare0__2_carry__1_i_6/O
                         net (fo=1, routed)           0.000    14.844    Single_Note_Inst/note_arr_reg[1][3][0]
    SLICE_X35Y160        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    15.376 r  Single_Note_Inst/compare0__2_carry__1/CO[3]
                         net (fo=2, routed)           0.933    16.309    Single_Note_Inst/driver_inst/D[11]
    SLICE_X34Y160        FDRE                                         r  Single_Note_Inst/driver_inst/compare_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100 (IN)
                         net (fo=0)                   0.000    10.000    clk_100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=230, routed)         1.676    15.098    Single_Note_Inst/driver_inst/clk_100
    SLICE_X34Y160        FDRE                                         r  Single_Note_Inst/driver_inst/compare_reg[11]/C
                         clock pessimism              0.268    15.367    
                         clock uncertainty           -0.035    15.331    
    SLICE_X34Y160        FDRE (Setup_fdre_C_D)        0.186    15.517    Single_Note_Inst/driver_inst/compare_reg[11]
  -------------------------------------------------------------------
                         required time                         15.517    
                         arrival time                         -16.309    
  -------------------------------------------------------------------
                         slack                                 -0.792    

Slack (VIOLATED) :        -0.735ns  (required time - arrival time)
  Source:                 Single_Note_Inst/lut_addr_0_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Single_Note_Inst/driver_inst/compare_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.414ns  (logic 3.699ns (35.521%)  route 6.715ns (64.479%))
  Logic Levels:           13  (CARRY4=4 LUT3=1 LUT4=1 LUT5=1 LUT6=4 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.099ns = ( 15.099 - 10.000 ) 
    Source Clock Delay      (SCD):    5.407ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=230, routed)         1.804     5.407    Single_Note_Inst/clk_100
    SLICE_X40Y160        FDCE                                         r  Single_Note_Inst/lut_addr_0_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y160        FDCE (Prop_fdce_C_Q)         0.419     5.826 r  Single_Note_Inst/lut_addr_0_reg[4]/Q
                         net (fo=115, routed)         1.253     7.079    Single_Note_Inst/dmg0_sine/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[4]
    SLICE_X38Y161        LUT6 (Prop_lut6_I1_O)        0.299     7.378 r  Single_Note_Inst/dmg0_sine/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[2]_INST_0_i_17/O
                         net (fo=1, routed)           0.000     7.378    Single_Note_Inst/dmg0_sine/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[2]_INST_0_i_17_n_0
    SLICE_X38Y161        MUXF7 (Prop_muxf7_I0_O)      0.241     7.619 r  Single_Note_Inst/dmg0_sine/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[2]_INST_0_i_7/O
                         net (fo=1, routed)           0.000     7.619    Single_Note_Inst/dmg0_sine/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[2]_INST_0_i_7_n_0
    SLICE_X38Y161        MUXF8 (Prop_muxf8_I0_O)      0.098     7.717 r  Single_Note_Inst/dmg0_sine/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[2]_INST_0_i_2/O
                         net (fo=1, routed)           1.143     8.860    Single_Note_Inst/dmg0_sine/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[2]_INST_0_i_2_n_0
    SLICE_X37Y160        LUT6 (Prop_lut6_I1_O)        0.319     9.179 r  Single_Note_Inst/dmg0_sine/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[2]_INST_0/O
                         net (fo=5, routed)           0.741     9.920    Single_Note_Inst/lut_out_0_sine[2]
    SLICE_X36Y157        LUT4 (Prop_lut4_I0_O)        0.124    10.044 r  Single_Note_Inst/pwm_level_sine5_carry_i_7/O
                         net (fo=1, routed)           0.000    10.044    Single_Note_Inst/pwm_level_sine5_carry_i_7_n_0
    SLICE_X36Y157        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.594 r  Single_Note_Inst/pwm_level_sine5_carry/CO[3]
                         net (fo=1, routed)           0.000    10.594    Single_Note_Inst/pwm_level_sine5_carry_n_0
    SLICE_X36Y158        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    10.865 r  Single_Note_Inst/pwm_level_sine5_carry__0/CO[0]
                         net (fo=10, routed)          0.826    11.690    Single_Note_Inst/driver_inst/od_level_top_reg[8]_2[0]
    SLICE_X38Y162        LUT6 (Prop_lut6_I4_O)        0.373    12.063 f  Single_Note_Inst/driver_inst/compare0__2_carry__0_i_47/O
                         net (fo=1, routed)           0.475    12.539    keyboard_inst/tone_select_reg_30
    SLICE_X38Y162        LUT6 (Prop_lut6_I0_O)        0.124    12.663 r  keyboard_inst/compare0__2_carry__0_i_20/O
                         net (fo=3, routed)           0.665    13.328    keyboard_inst/Single_Note_Inst/p_0_in[4]
    SLICE_X38Y162        LUT3 (Prop_lut3_I0_O)        0.124    13.452 r  keyboard_inst/compare0__2_carry__0_i_18/O
                         net (fo=2, routed)           0.429    13.881    keyboard_inst/compare0__2_carry__0_i_18_n_0
    SLICE_X35Y162        LUT5 (Prop_lut5_I4_O)        0.124    14.005 r  keyboard_inst/compare0__2_carry__0_i_2/O
                         net (fo=2, routed)           0.632    14.637    Single_Note_Inst/note_arr_reg[2][3][2]
    SLICE_X35Y159        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    15.035 r  Single_Note_Inst/compare0__2_carry__0/CO[3]
                         net (fo=1, routed)           0.000    15.035    Single_Note_Inst/compare0__2_carry__0_n_0
    SLICE_X35Y160        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235    15.270 r  Single_Note_Inst/compare0__2_carry__1/O[0]
                         net (fo=2, routed)           0.550    15.820    Single_Note_Inst/driver_inst/D[8]
    SLICE_X31Y160        FDRE                                         r  Single_Note_Inst/driver_inst/compare_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100 (IN)
                         net (fo=0)                   0.000    10.000    clk_100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=230, routed)         1.677    15.099    Single_Note_Inst/driver_inst/clk_100
    SLICE_X31Y160        FDRE                                         r  Single_Note_Inst/driver_inst/compare_reg[8]/C
                         clock pessimism              0.268    15.368    
                         clock uncertainty           -0.035    15.332    
    SLICE_X31Y160        FDRE (Setup_fdre_C_D)       -0.247    15.085    Single_Note_Inst/driver_inst/compare_reg[8]
  -------------------------------------------------------------------
                         required time                         15.085    
                         arrival time                         -15.820    
  -------------------------------------------------------------------
                         slack                                 -0.735    

Slack (VIOLATED) :        -0.612ns  (required time - arrival time)
  Source:                 Single_Note_Inst/lut_addr_0_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Single_Note_Inst/driver_inst/compare_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.312ns  (logic 3.812ns (36.966%)  route 6.500ns (63.034%))
  Logic Levels:           13  (CARRY4=4 LUT3=1 LUT4=1 LUT5=1 LUT6=4 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.098ns = ( 15.098 - 10.000 ) 
    Source Clock Delay      (SCD):    5.407ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=230, routed)         1.804     5.407    Single_Note_Inst/clk_100
    SLICE_X40Y160        FDCE                                         r  Single_Note_Inst/lut_addr_0_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y160        FDCE (Prop_fdce_C_Q)         0.419     5.826 r  Single_Note_Inst/lut_addr_0_reg[4]/Q
                         net (fo=115, routed)         1.253     7.079    Single_Note_Inst/dmg0_sine/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[4]
    SLICE_X38Y161        LUT6 (Prop_lut6_I1_O)        0.299     7.378 r  Single_Note_Inst/dmg0_sine/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[2]_INST_0_i_17/O
                         net (fo=1, routed)           0.000     7.378    Single_Note_Inst/dmg0_sine/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[2]_INST_0_i_17_n_0
    SLICE_X38Y161        MUXF7 (Prop_muxf7_I0_O)      0.241     7.619 r  Single_Note_Inst/dmg0_sine/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[2]_INST_0_i_7/O
                         net (fo=1, routed)           0.000     7.619    Single_Note_Inst/dmg0_sine/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[2]_INST_0_i_7_n_0
    SLICE_X38Y161        MUXF8 (Prop_muxf8_I0_O)      0.098     7.717 r  Single_Note_Inst/dmg0_sine/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[2]_INST_0_i_2/O
                         net (fo=1, routed)           1.143     8.860    Single_Note_Inst/dmg0_sine/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[2]_INST_0_i_2_n_0
    SLICE_X37Y160        LUT6 (Prop_lut6_I1_O)        0.319     9.179 r  Single_Note_Inst/dmg0_sine/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[2]_INST_0/O
                         net (fo=5, routed)           0.741     9.920    Single_Note_Inst/lut_out_0_sine[2]
    SLICE_X36Y157        LUT4 (Prop_lut4_I0_O)        0.124    10.044 r  Single_Note_Inst/pwm_level_sine5_carry_i_7/O
                         net (fo=1, routed)           0.000    10.044    Single_Note_Inst/pwm_level_sine5_carry_i_7_n_0
    SLICE_X36Y157        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.594 r  Single_Note_Inst/pwm_level_sine5_carry/CO[3]
                         net (fo=1, routed)           0.000    10.594    Single_Note_Inst/pwm_level_sine5_carry_n_0
    SLICE_X36Y158        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    10.865 r  Single_Note_Inst/pwm_level_sine5_carry__0/CO[0]
                         net (fo=10, routed)          0.826    11.690    Single_Note_Inst/driver_inst/od_level_top_reg[8]_2[0]
    SLICE_X38Y162        LUT6 (Prop_lut6_I4_O)        0.373    12.063 f  Single_Note_Inst/driver_inst/compare0__2_carry__0_i_47/O
                         net (fo=1, routed)           0.475    12.539    keyboard_inst/tone_select_reg_30
    SLICE_X38Y162        LUT6 (Prop_lut6_I0_O)        0.124    12.663 r  keyboard_inst/compare0__2_carry__0_i_20/O
                         net (fo=3, routed)           0.665    13.328    keyboard_inst/Single_Note_Inst/p_0_in[4]
    SLICE_X38Y162        LUT3 (Prop_lut3_I0_O)        0.124    13.452 r  keyboard_inst/compare0__2_carry__0_i_18/O
                         net (fo=2, routed)           0.429    13.881    keyboard_inst/compare0__2_carry__0_i_18_n_0
    SLICE_X35Y162        LUT5 (Prop_lut5_I4_O)        0.124    14.005 r  keyboard_inst/compare0__2_carry__0_i_2/O
                         net (fo=2, routed)           0.632    14.637    Single_Note_Inst/note_arr_reg[2][3][2]
    SLICE_X35Y159        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    15.035 r  Single_Note_Inst/compare0__2_carry__0/CO[3]
                         net (fo=1, routed)           0.000    15.035    Single_Note_Inst/compare0__2_carry__0_n_0
    SLICE_X35Y160        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348    15.383 r  Single_Note_Inst/compare0__2_carry__1/O[1]
                         net (fo=2, routed)           0.336    15.719    Single_Note_Inst/driver_inst/D[9]
    SLICE_X34Y160        FDRE                                         r  Single_Note_Inst/driver_inst/compare_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100 (IN)
                         net (fo=0)                   0.000    10.000    clk_100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=230, routed)         1.676    15.098    Single_Note_Inst/driver_inst/clk_100
    SLICE_X34Y160        FDRE                                         r  Single_Note_Inst/driver_inst/compare_reg[9]/C
                         clock pessimism              0.268    15.367    
                         clock uncertainty           -0.035    15.331    
    SLICE_X34Y160        FDRE (Setup_fdre_C_D)       -0.224    15.107    Single_Note_Inst/driver_inst/compare_reg[9]
  -------------------------------------------------------------------
                         required time                         15.107    
                         arrival time                         -15.719    
  -------------------------------------------------------------------
                         slack                                 -0.612    

Slack (VIOLATED) :        -0.600ns  (required time - arrival time)
  Source:                 Single_Note_Inst/lut_addr_0_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Single_Note_Inst/driver_inst/compare_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.319ns  (logic 3.737ns (36.214%)  route 6.582ns (63.785%))
  Logic Levels:           13  (CARRY4=3 LUT3=1 LUT4=1 LUT5=1 LUT6=5 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.098ns = ( 15.098 - 10.000 ) 
    Source Clock Delay      (SCD):    5.407ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=230, routed)         1.804     5.407    Single_Note_Inst/clk_100
    SLICE_X40Y160        FDCE                                         r  Single_Note_Inst/lut_addr_0_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y160        FDCE (Prop_fdce_C_Q)         0.419     5.826 r  Single_Note_Inst/lut_addr_0_reg[4]/Q
                         net (fo=115, routed)         1.253     7.079    Single_Note_Inst/dmg0_sine/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[4]
    SLICE_X38Y161        LUT6 (Prop_lut6_I1_O)        0.299     7.378 r  Single_Note_Inst/dmg0_sine/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[2]_INST_0_i_17/O
                         net (fo=1, routed)           0.000     7.378    Single_Note_Inst/dmg0_sine/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[2]_INST_0_i_17_n_0
    SLICE_X38Y161        MUXF7 (Prop_muxf7_I0_O)      0.241     7.619 r  Single_Note_Inst/dmg0_sine/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[2]_INST_0_i_7/O
                         net (fo=1, routed)           0.000     7.619    Single_Note_Inst/dmg0_sine/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[2]_INST_0_i_7_n_0
    SLICE_X38Y161        MUXF8 (Prop_muxf8_I0_O)      0.098     7.717 r  Single_Note_Inst/dmg0_sine/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[2]_INST_0_i_2/O
                         net (fo=1, routed)           1.143     8.860    Single_Note_Inst/dmg0_sine/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[2]_INST_0_i_2_n_0
    SLICE_X37Y160        LUT6 (Prop_lut6_I1_O)        0.319     9.179 r  Single_Note_Inst/dmg0_sine/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[2]_INST_0/O
                         net (fo=5, routed)           0.741     9.920    Single_Note_Inst/lut_out_0_sine[2]
    SLICE_X36Y157        LUT4 (Prop_lut4_I0_O)        0.124    10.044 r  Single_Note_Inst/pwm_level_sine5_carry_i_7/O
                         net (fo=1, routed)           0.000    10.044    Single_Note_Inst/pwm_level_sine5_carry_i_7_n_0
    SLICE_X36Y157        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.594 r  Single_Note_Inst/pwm_level_sine5_carry/CO[3]
                         net (fo=1, routed)           0.000    10.594    Single_Note_Inst/pwm_level_sine5_carry_n_0
    SLICE_X36Y158        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    10.865 r  Single_Note_Inst/pwm_level_sine5_carry__0/CO[0]
                         net (fo=10, routed)          0.679    11.544    Single_Note_Inst/driver_inst/od_level_top_reg[8]_2[0]
    SLICE_X37Y162        LUT6 (Prop_lut6_I4_O)        0.373    11.917 f  Single_Note_Inst/driver_inst/compare0__2_carry__0_i_31/O
                         net (fo=1, routed)           0.570    12.487    keyboard_inst/tone_select_reg_32
    SLICE_X37Y162        LUT6 (Prop_lut6_I0_O)        0.124    12.611 r  keyboard_inst/compare0__2_carry__0_i_10/O
                         net (fo=3, routed)           0.587    13.198    keyboard_inst/Single_Note_Inst/p_0_in[6]
    SLICE_X36Y161        LUT3 (Prop_lut3_I0_O)        0.124    13.322 r  keyboard_inst/compare0__2_carry__0_i_28/O
                         net (fo=2, routed)           0.686    14.008    keyboard_inst/compare0__2_carry__0_i_28_n_0
    SLICE_X36Y161        LUT5 (Prop_lut5_I4_O)        0.124    14.132 r  keyboard_inst/compare0__2_carry__1_i_3/O
                         net (fo=2, routed)           0.589    14.720    keyboard_inst/compare_reg[11]_0[0]
    SLICE_X35Y160        LUT6 (Prop_lut6_I3_O)        0.124    14.844 r  keyboard_inst/compare0__2_carry__1_i_6/O
                         net (fo=1, routed)           0.000    14.844    Single_Note_Inst/note_arr_reg[1][3][0]
    SLICE_X35Y160        CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547    15.391 r  Single_Note_Inst/compare0__2_carry__1/O[2]
                         net (fo=2, routed)           0.334    15.726    Single_Note_Inst/driver_inst/D[10]
    SLICE_X34Y160        FDRE                                         r  Single_Note_Inst/driver_inst/compare_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100 (IN)
                         net (fo=0)                   0.000    10.000    clk_100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=230, routed)         1.676    15.098    Single_Note_Inst/driver_inst/clk_100
    SLICE_X34Y160        FDRE                                         r  Single_Note_Inst/driver_inst/compare_reg[10]/C
                         clock pessimism              0.268    15.367    
                         clock uncertainty           -0.035    15.331    
    SLICE_X34Y160        FDRE (Setup_fdre_C_D)       -0.206    15.125    Single_Note_Inst/driver_inst/compare_reg[10]
  -------------------------------------------------------------------
                         required time                         15.125    
                         arrival time                         -15.726    
  -------------------------------------------------------------------
                         slack                                 -0.600    

Slack (VIOLATED) :        -0.582ns  (required time - arrival time)
  Source:                 Single_Note_Inst/lut_addr_0_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Single_Note_Inst/driver_inst/compare_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.252ns  (logic 3.504ns (34.178%)  route 6.748ns (65.822%))
  Logic Levels:           12  (CARRY4=3 LUT3=1 LUT4=1 LUT5=1 LUT6=4 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.100ns = ( 15.100 - 10.000 ) 
    Source Clock Delay      (SCD):    5.407ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=230, routed)         1.804     5.407    Single_Note_Inst/clk_100
    SLICE_X40Y160        FDCE                                         r  Single_Note_Inst/lut_addr_0_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y160        FDCE (Prop_fdce_C_Q)         0.419     5.826 r  Single_Note_Inst/lut_addr_0_reg[4]/Q
                         net (fo=115, routed)         1.253     7.079    Single_Note_Inst/dmg0_sine/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[4]
    SLICE_X38Y161        LUT6 (Prop_lut6_I1_O)        0.299     7.378 r  Single_Note_Inst/dmg0_sine/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[2]_INST_0_i_17/O
                         net (fo=1, routed)           0.000     7.378    Single_Note_Inst/dmg0_sine/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[2]_INST_0_i_17_n_0
    SLICE_X38Y161        MUXF7 (Prop_muxf7_I0_O)      0.241     7.619 r  Single_Note_Inst/dmg0_sine/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[2]_INST_0_i_7/O
                         net (fo=1, routed)           0.000     7.619    Single_Note_Inst/dmg0_sine/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[2]_INST_0_i_7_n_0
    SLICE_X38Y161        MUXF8 (Prop_muxf8_I0_O)      0.098     7.717 r  Single_Note_Inst/dmg0_sine/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[2]_INST_0_i_2/O
                         net (fo=1, routed)           1.143     8.860    Single_Note_Inst/dmg0_sine/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[2]_INST_0_i_2_n_0
    SLICE_X37Y160        LUT6 (Prop_lut6_I1_O)        0.319     9.179 r  Single_Note_Inst/dmg0_sine/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[2]_INST_0/O
                         net (fo=5, routed)           0.741     9.920    Single_Note_Inst/lut_out_0_sine[2]
    SLICE_X36Y157        LUT4 (Prop_lut4_I0_O)        0.124    10.044 r  Single_Note_Inst/pwm_level_sine5_carry_i_7/O
                         net (fo=1, routed)           0.000    10.044    Single_Note_Inst/pwm_level_sine5_carry_i_7_n_0
    SLICE_X36Y157        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.594 r  Single_Note_Inst/pwm_level_sine5_carry/CO[3]
                         net (fo=1, routed)           0.000    10.594    Single_Note_Inst/pwm_level_sine5_carry_n_0
    SLICE_X36Y158        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    10.865 r  Single_Note_Inst/pwm_level_sine5_carry__0/CO[0]
                         net (fo=10, routed)          0.826    11.690    Single_Note_Inst/driver_inst/od_level_top_reg[8]_2[0]
    SLICE_X38Y162        LUT6 (Prop_lut6_I4_O)        0.373    12.063 f  Single_Note_Inst/driver_inst/compare0__2_carry__0_i_47/O
                         net (fo=1, routed)           0.475    12.539    keyboard_inst/tone_select_reg_30
    SLICE_X38Y162        LUT6 (Prop_lut6_I0_O)        0.124    12.663 r  keyboard_inst/compare0__2_carry__0_i_20/O
                         net (fo=3, routed)           0.665    13.328    keyboard_inst/Single_Note_Inst/p_0_in[4]
    SLICE_X38Y162        LUT3 (Prop_lut3_I0_O)        0.124    13.452 r  keyboard_inst/compare0__2_carry__0_i_18/O
                         net (fo=2, routed)           0.429    13.881    keyboard_inst/compare0__2_carry__0_i_18_n_0
    SLICE_X35Y162        LUT5 (Prop_lut5_I4_O)        0.124    14.005 r  keyboard_inst/compare0__2_carry__0_i_2/O
                         net (fo=2, routed)           0.632    14.637    Single_Note_Inst/note_arr_reg[2][3][2]
    SLICE_X35Y159        CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.438    15.075 r  Single_Note_Inst/compare0__2_carry__0/O[3]
                         net (fo=2, routed)           0.584    15.659    Single_Note_Inst/driver_inst/D[7]
    SLICE_X29Y159        FDRE                                         r  Single_Note_Inst/driver_inst/compare_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100 (IN)
                         net (fo=0)                   0.000    10.000    clk_100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=230, routed)         1.678    15.100    Single_Note_Inst/driver_inst/clk_100
    SLICE_X29Y159        FDRE                                         r  Single_Note_Inst/driver_inst/compare_reg[7]/C
                         clock pessimism              0.268    15.369    
                         clock uncertainty           -0.035    15.333    
    SLICE_X29Y159        FDRE (Setup_fdre_C_D)       -0.257    15.076    Single_Note_Inst/driver_inst/compare_reg[7]
  -------------------------------------------------------------------
                         required time                         15.076    
                         arrival time                         -15.659    
  -------------------------------------------------------------------
                         slack                                 -0.582    

Slack (VIOLATED) :        -0.451ns  (required time - arrival time)
  Source:                 Single_Note_Inst/lut_addr_3_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Single_Note_Inst/driver_inst/compare_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.127ns  (logic 3.920ns (38.710%)  route 6.207ns (61.290%))
  Logic Levels:           14  (CARRY4=4 LUT3=2 LUT5=2 LUT6=4 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.100ns = ( 15.100 - 10.000 ) 
    Source Clock Delay      (SCD):    5.412ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=230, routed)         1.809     5.412    Single_Note_Inst/clk_100
    SLICE_X30Y154        FDCE                                         r  Single_Note_Inst/lut_addr_3_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y154        FDCE (Prop_fdce_C_Q)         0.478     5.890 r  Single_Note_Inst/lut_addr_3_reg[2]/Q
                         net (fo=114, routed)         1.452     7.342    Single_Note_Inst/dmg3_sine/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[2]
    SLICE_X32Y161        LUT6 (Prop_lut6_I2_O)        0.298     7.640 r  Single_Note_Inst/dmg3_sine/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[1]_INST_0_i_13/O
                         net (fo=1, routed)           0.000     7.640    Single_Note_Inst/dmg3_sine/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[1]_INST_0_i_13_n_0
    SLICE_X32Y161        MUXF7 (Prop_muxf7_I0_O)      0.238     7.878 r  Single_Note_Inst/dmg3_sine/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[1]_INST_0_i_5/O
                         net (fo=1, routed)           0.000     7.878    Single_Note_Inst/dmg3_sine/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[1]_INST_0_i_5_n_0
    SLICE_X32Y161        MUXF8 (Prop_muxf8_I0_O)      0.104     7.982 r  Single_Note_Inst/dmg3_sine/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[1]_INST_0_i_1/O
                         net (fo=1, routed)           0.724     8.706    Single_Note_Inst/dmg3_sine/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[1]_INST_0_i_1_n_0
    SLICE_X33Y160        LUT6 (Prop_lut6_I0_O)        0.316     9.022 r  Single_Note_Inst/dmg3_sine/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[1]_INST_0/O
                         net (fo=5, routed)           0.777     9.799    Single_Note_Inst/lut_out_3_sine[1]
    SLICE_X34Y158        LUT3 (Prop_lut3_I1_O)        0.124     9.923 r  Single_Note_Inst/pwm_level_sine4_carry_i_8/O
                         net (fo=1, routed)           0.000     9.923    Single_Note_Inst/pwm_level_sine4_carry_i_8_n_0
    SLICE_X34Y158        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    10.436 r  Single_Note_Inst/pwm_level_sine4_carry/CO[3]
                         net (fo=1, routed)           0.000    10.436    Single_Note_Inst/pwm_level_sine4_carry_n_0
    SLICE_X34Y159        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    10.690 r  Single_Note_Inst/pwm_level_sine4_carry__0/CO[0]
                         net (fo=10, routed)          0.773    11.462    Single_Note_Inst/driver_inst/od_level_bot_reg[8]_2[0]
    SLICE_X33Y160        LUT6 (Prop_lut6_I2_O)        0.367    11.829 f  Single_Note_Inst/driver_inst/compare0__2_carry_i_39/O
                         net (fo=1, routed)           0.154    11.983    keyboard_inst/tone_select_reg_16
    SLICE_X33Y160        LUT6 (Prop_lut6_I0_O)        0.124    12.107 r  keyboard_inst/compare0__2_carry_i_16/O
                         net (fo=3, routed)           0.780    12.887    keyboard_inst/Single_Note_Inst/p_1_in[1]
    SLICE_X36Y156        LUT3 (Prop_lut3_I1_O)        0.124    13.011 r  keyboard_inst/compare0__2_carry_i_13/O
                         net (fo=2, routed)           0.170    13.181    keyboard_inst/compare0__2_carry_i_13_n_0
    SLICE_X36Y156        LUT5 (Prop_lut5_I3_O)        0.124    13.305 r  keyboard_inst/compare0__2_carry_i_2/O
                         net (fo=2, routed)           0.737    14.042    keyboard_inst/DI[1]
    SLICE_X35Y158        LUT5 (Prop_lut5_I3_O)        0.124    14.166 r  keyboard_inst/compare0__2_carry_i_6/O
                         net (fo=1, routed)           0.000    14.166    Single_Note_Inst/S[1]
    SLICE_X35Y158        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    14.564 r  Single_Note_Inst/compare0__2_carry/CO[3]
                         net (fo=1, routed)           0.000    14.564    Single_Note_Inst/compare0__2_carry_n_0
    SLICE_X35Y159        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.898 r  Single_Note_Inst/compare0__2_carry__0/O[1]
                         net (fo=2, routed)           0.640    15.538    Single_Note_Inst/driver_inst/D[5]
    SLICE_X29Y159        FDRE                                         r  Single_Note_Inst/driver_inst/compare_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100 (IN)
                         net (fo=0)                   0.000    10.000    clk_100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=230, routed)         1.678    15.100    Single_Note_Inst/driver_inst/clk_100
    SLICE_X29Y159        FDRE                                         r  Single_Note_Inst/driver_inst/compare_reg[5]/C
                         clock pessimism              0.268    15.369    
                         clock uncertainty           -0.035    15.333    
    SLICE_X29Y159        FDRE (Setup_fdre_C_D)       -0.246    15.087    Single_Note_Inst/driver_inst/compare_reg[5]
  -------------------------------------------------------------------
                         required time                         15.087    
                         arrival time                         -15.538    
  -------------------------------------------------------------------
                         slack                                 -0.451    

Slack (VIOLATED) :        -0.391ns  (required time - arrival time)
  Source:                 Single_Note_Inst/lut_addr_0_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Single_Note_Inst/driver_inst/compare_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.068ns  (logic 3.646ns (36.215%)  route 6.422ns (63.785%))
  Logic Levels:           12  (CARRY4=3 LUT3=1 LUT4=1 LUT6=5 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.100ns = ( 15.100 - 10.000 ) 
    Source Clock Delay      (SCD):    5.407ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=230, routed)         1.804     5.407    Single_Note_Inst/clk_100
    SLICE_X40Y160        FDCE                                         r  Single_Note_Inst/lut_addr_0_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y160        FDCE (Prop_fdce_C_Q)         0.419     5.826 r  Single_Note_Inst/lut_addr_0_reg[4]/Q
                         net (fo=115, routed)         1.253     7.079    Single_Note_Inst/dmg0_sine/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[4]
    SLICE_X38Y161        LUT6 (Prop_lut6_I1_O)        0.299     7.378 r  Single_Note_Inst/dmg0_sine/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[2]_INST_0_i_17/O
                         net (fo=1, routed)           0.000     7.378    Single_Note_Inst/dmg0_sine/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[2]_INST_0_i_17_n_0
    SLICE_X38Y161        MUXF7 (Prop_muxf7_I0_O)      0.241     7.619 r  Single_Note_Inst/dmg0_sine/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[2]_INST_0_i_7/O
                         net (fo=1, routed)           0.000     7.619    Single_Note_Inst/dmg0_sine/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[2]_INST_0_i_7_n_0
    SLICE_X38Y161        MUXF8 (Prop_muxf8_I0_O)      0.098     7.717 r  Single_Note_Inst/dmg0_sine/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[2]_INST_0_i_2/O
                         net (fo=1, routed)           1.143     8.860    Single_Note_Inst/dmg0_sine/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[2]_INST_0_i_2_n_0
    SLICE_X37Y160        LUT6 (Prop_lut6_I1_O)        0.319     9.179 r  Single_Note_Inst/dmg0_sine/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[2]_INST_0/O
                         net (fo=5, routed)           0.741     9.920    Single_Note_Inst/lut_out_0_sine[2]
    SLICE_X36Y157        LUT4 (Prop_lut4_I0_O)        0.124    10.044 r  Single_Note_Inst/pwm_level_sine5_carry_i_7/O
                         net (fo=1, routed)           0.000    10.044    Single_Note_Inst/pwm_level_sine5_carry_i_7_n_0
    SLICE_X36Y157        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.594 r  Single_Note_Inst/pwm_level_sine5_carry/CO[3]
                         net (fo=1, routed)           0.000    10.594    Single_Note_Inst/pwm_level_sine5_carry_n_0
    SLICE_X36Y158        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    10.865 r  Single_Note_Inst/pwm_level_sine5_carry__0/CO[0]
                         net (fo=10, routed)          0.826    11.690    Single_Note_Inst/driver_inst/od_level_top_reg[8]_2[0]
    SLICE_X38Y162        LUT6 (Prop_lut6_I4_O)        0.373    12.063 f  Single_Note_Inst/driver_inst/compare0__2_carry__0_i_47/O
                         net (fo=1, routed)           0.475    12.539    keyboard_inst/tone_select_reg_30
    SLICE_X38Y162        LUT6 (Prop_lut6_I0_O)        0.124    12.663 r  keyboard_inst/compare0__2_carry__0_i_20/O
                         net (fo=3, routed)           0.665    13.328    keyboard_inst/Single_Note_Inst/p_0_in[4]
    SLICE_X38Y162        LUT3 (Prop_lut3_I0_O)        0.124    13.452 r  keyboard_inst/compare0__2_carry__0_i_18/O
                         net (fo=2, routed)           0.731    14.183    keyboard_inst/compare0__2_carry__0_i_18_n_0
    SLICE_X35Y159        LUT6 (Prop_lut6_I5_O)        0.124    14.307 r  keyboard_inst/compare0__2_carry__0_i_7/O
                         net (fo=1, routed)           0.000    14.307    Single_Note_Inst/note_arr_reg[2][3]_0[1]
    SLICE_X35Y159        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    14.887 r  Single_Note_Inst/compare0__2_carry__0/O[2]
                         net (fo=2, routed)           0.587    15.474    Single_Note_Inst/driver_inst/D[6]
    SLICE_X29Y159        FDRE                                         r  Single_Note_Inst/driver_inst/compare_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100 (IN)
                         net (fo=0)                   0.000    10.000    clk_100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=230, routed)         1.678    15.100    Single_Note_Inst/driver_inst/clk_100
    SLICE_X29Y159        FDRE                                         r  Single_Note_Inst/driver_inst/compare_reg[6]/C
                         clock pessimism              0.268    15.369    
                         clock uncertainty           -0.035    15.333    
    SLICE_X29Y159        FDRE (Setup_fdre_C_D)       -0.250    15.083    Single_Note_Inst/driver_inst/compare_reg[6]
  -------------------------------------------------------------------
                         required time                         15.083    
                         arrival time                         -15.474    
  -------------------------------------------------------------------
                         slack                                 -0.391    

Slack (MET) :             0.606ns  (required time - arrival time)
  Source:                 Single_Note_Inst/lut_addr_3_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Single_Note_Inst/driver_inst/compare_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.375ns  (logic 3.809ns (40.628%)  route 5.566ns (59.372%))
  Logic Levels:           14  (CARRY4=4 LUT3=2 LUT5=2 LUT6=4 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.098ns = ( 15.098 - 10.000 ) 
    Source Clock Delay      (SCD):    5.412ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=230, routed)         1.809     5.412    Single_Note_Inst/clk_100
    SLICE_X30Y154        FDCE                                         r  Single_Note_Inst/lut_addr_3_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y154        FDCE (Prop_fdce_C_Q)         0.478     5.890 r  Single_Note_Inst/lut_addr_3_reg[2]/Q
                         net (fo=114, routed)         1.452     7.342    Single_Note_Inst/dmg3_sine/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[2]
    SLICE_X32Y161        LUT6 (Prop_lut6_I2_O)        0.298     7.640 r  Single_Note_Inst/dmg3_sine/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[1]_INST_0_i_13/O
                         net (fo=1, routed)           0.000     7.640    Single_Note_Inst/dmg3_sine/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[1]_INST_0_i_13_n_0
    SLICE_X32Y161        MUXF7 (Prop_muxf7_I0_O)      0.238     7.878 r  Single_Note_Inst/dmg3_sine/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[1]_INST_0_i_5/O
                         net (fo=1, routed)           0.000     7.878    Single_Note_Inst/dmg3_sine/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[1]_INST_0_i_5_n_0
    SLICE_X32Y161        MUXF8 (Prop_muxf8_I0_O)      0.104     7.982 r  Single_Note_Inst/dmg3_sine/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[1]_INST_0_i_1/O
                         net (fo=1, routed)           0.724     8.706    Single_Note_Inst/dmg3_sine/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[1]_INST_0_i_1_n_0
    SLICE_X33Y160        LUT6 (Prop_lut6_I0_O)        0.316     9.022 r  Single_Note_Inst/dmg3_sine/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[1]_INST_0/O
                         net (fo=5, routed)           0.777     9.799    Single_Note_Inst/lut_out_3_sine[1]
    SLICE_X34Y158        LUT3 (Prop_lut3_I1_O)        0.124     9.923 r  Single_Note_Inst/pwm_level_sine4_carry_i_8/O
                         net (fo=1, routed)           0.000     9.923    Single_Note_Inst/pwm_level_sine4_carry_i_8_n_0
    SLICE_X34Y158        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    10.436 r  Single_Note_Inst/pwm_level_sine4_carry/CO[3]
                         net (fo=1, routed)           0.000    10.436    Single_Note_Inst/pwm_level_sine4_carry_n_0
    SLICE_X34Y159        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    10.690 r  Single_Note_Inst/pwm_level_sine4_carry__0/CO[0]
                         net (fo=10, routed)          0.773    11.462    Single_Note_Inst/driver_inst/od_level_bot_reg[8]_2[0]
    SLICE_X33Y160        LUT6 (Prop_lut6_I2_O)        0.367    11.829 f  Single_Note_Inst/driver_inst/compare0__2_carry_i_39/O
                         net (fo=1, routed)           0.154    11.983    keyboard_inst/tone_select_reg_16
    SLICE_X33Y160        LUT6 (Prop_lut6_I0_O)        0.124    12.107 r  keyboard_inst/compare0__2_carry_i_16/O
                         net (fo=3, routed)           0.780    12.887    keyboard_inst/Single_Note_Inst/p_1_in[1]
    SLICE_X36Y156        LUT3 (Prop_lut3_I1_O)        0.124    13.011 r  keyboard_inst/compare0__2_carry_i_13/O
                         net (fo=2, routed)           0.170    13.181    keyboard_inst/compare0__2_carry_i_13_n_0
    SLICE_X36Y156        LUT5 (Prop_lut5_I3_O)        0.124    13.305 r  keyboard_inst/compare0__2_carry_i_2/O
                         net (fo=2, routed)           0.737    14.042    keyboard_inst/DI[1]
    SLICE_X35Y158        LUT5 (Prop_lut5_I3_O)        0.124    14.166 r  keyboard_inst/compare0__2_carry_i_6/O
                         net (fo=1, routed)           0.000    14.166    Single_Note_Inst/S[1]
    SLICE_X35Y158        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    14.564 r  Single_Note_Inst/compare0__2_carry/CO[3]
                         net (fo=1, routed)           0.000    14.564    Single_Note_Inst/compare0__2_carry_n_0
    SLICE_X35Y159        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    14.787 r  Single_Note_Inst/compare0__2_carry__0/O[0]
                         net (fo=1, routed)           0.000    14.787    Single_Note_Inst/driver_inst/D[4]
    SLICE_X35Y159        FDRE                                         r  Single_Note_Inst/driver_inst/compare_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100 (IN)
                         net (fo=0)                   0.000    10.000    clk_100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=230, routed)         1.676    15.098    Single_Note_Inst/driver_inst/clk_100
    SLICE_X35Y159        FDRE                                         r  Single_Note_Inst/driver_inst/compare_reg[4]/C
                         clock pessimism              0.268    15.367    
                         clock uncertainty           -0.035    15.331    
    SLICE_X35Y159        FDRE (Setup_fdre_C_D)        0.062    15.393    Single_Note_Inst/driver_inst/compare_reg[4]
  -------------------------------------------------------------------
                         required time                         15.393    
                         arrival time                         -14.787    
  -------------------------------------------------------------------
                         slack                                  0.606    

Slack (MET) :             0.876ns  (required time - arrival time)
  Source:                 Single_Note_Inst/lut_addr_3_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Single_Note_Inst/driver_inst/compare_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.106ns  (logic 3.540ns (38.874%)  route 5.566ns (61.126%))
  Logic Levels:           13  (CARRY4=3 LUT3=2 LUT5=2 LUT6=4 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.099ns = ( 15.099 - 10.000 ) 
    Source Clock Delay      (SCD):    5.412ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=230, routed)         1.809     5.412    Single_Note_Inst/clk_100
    SLICE_X30Y154        FDCE                                         r  Single_Note_Inst/lut_addr_3_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y154        FDCE (Prop_fdce_C_Q)         0.478     5.890 r  Single_Note_Inst/lut_addr_3_reg[2]/Q
                         net (fo=114, routed)         1.452     7.342    Single_Note_Inst/dmg3_sine/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[2]
    SLICE_X32Y161        LUT6 (Prop_lut6_I2_O)        0.298     7.640 r  Single_Note_Inst/dmg3_sine/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[1]_INST_0_i_13/O
                         net (fo=1, routed)           0.000     7.640    Single_Note_Inst/dmg3_sine/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[1]_INST_0_i_13_n_0
    SLICE_X32Y161        MUXF7 (Prop_muxf7_I0_O)      0.238     7.878 r  Single_Note_Inst/dmg3_sine/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[1]_INST_0_i_5/O
                         net (fo=1, routed)           0.000     7.878    Single_Note_Inst/dmg3_sine/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[1]_INST_0_i_5_n_0
    SLICE_X32Y161        MUXF8 (Prop_muxf8_I0_O)      0.104     7.982 r  Single_Note_Inst/dmg3_sine/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[1]_INST_0_i_1/O
                         net (fo=1, routed)           0.724     8.706    Single_Note_Inst/dmg3_sine/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[1]_INST_0_i_1_n_0
    SLICE_X33Y160        LUT6 (Prop_lut6_I0_O)        0.316     9.022 r  Single_Note_Inst/dmg3_sine/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[1]_INST_0/O
                         net (fo=5, routed)           0.777     9.799    Single_Note_Inst/lut_out_3_sine[1]
    SLICE_X34Y158        LUT3 (Prop_lut3_I1_O)        0.124     9.923 r  Single_Note_Inst/pwm_level_sine4_carry_i_8/O
                         net (fo=1, routed)           0.000     9.923    Single_Note_Inst/pwm_level_sine4_carry_i_8_n_0
    SLICE_X34Y158        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    10.436 r  Single_Note_Inst/pwm_level_sine4_carry/CO[3]
                         net (fo=1, routed)           0.000    10.436    Single_Note_Inst/pwm_level_sine4_carry_n_0
    SLICE_X34Y159        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    10.690 r  Single_Note_Inst/pwm_level_sine4_carry__0/CO[0]
                         net (fo=10, routed)          0.773    11.462    Single_Note_Inst/driver_inst/od_level_bot_reg[8]_2[0]
    SLICE_X33Y160        LUT6 (Prop_lut6_I2_O)        0.367    11.829 f  Single_Note_Inst/driver_inst/compare0__2_carry_i_39/O
                         net (fo=1, routed)           0.154    11.983    keyboard_inst/tone_select_reg_16
    SLICE_X33Y160        LUT6 (Prop_lut6_I0_O)        0.124    12.107 r  keyboard_inst/compare0__2_carry_i_16/O
                         net (fo=3, routed)           0.780    12.887    keyboard_inst/Single_Note_Inst/p_1_in[1]
    SLICE_X36Y156        LUT3 (Prop_lut3_I1_O)        0.124    13.011 r  keyboard_inst/compare0__2_carry_i_13/O
                         net (fo=2, routed)           0.170    13.181    keyboard_inst/compare0__2_carry_i_13_n_0
    SLICE_X36Y156        LUT5 (Prop_lut5_I3_O)        0.124    13.305 r  keyboard_inst/compare0__2_carry_i_2/O
                         net (fo=2, routed)           0.737    14.042    keyboard_inst/DI[1]
    SLICE_X35Y158        LUT5 (Prop_lut5_I3_O)        0.124    14.166 r  keyboard_inst/compare0__2_carry_i_6/O
                         net (fo=1, routed)           0.000    14.166    Single_Note_Inst/S[1]
    SLICE_X35Y158        CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    14.518 r  Single_Note_Inst/compare0__2_carry/O[3]
                         net (fo=1, routed)           0.000    14.518    Single_Note_Inst/driver_inst/D[3]
    SLICE_X35Y158        FDRE                                         r  Single_Note_Inst/driver_inst/compare_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100 (IN)
                         net (fo=0)                   0.000    10.000    clk_100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=230, routed)         1.677    15.099    Single_Note_Inst/driver_inst/clk_100
    SLICE_X35Y158        FDRE                                         r  Single_Note_Inst/driver_inst/compare_reg[3]/C
                         clock pessimism              0.268    15.368    
                         clock uncertainty           -0.035    15.332    
    SLICE_X35Y158        FDRE (Setup_fdre_C_D)        0.062    15.394    Single_Note_Inst/driver_inst/compare_reg[3]
  -------------------------------------------------------------------
                         required time                         15.394    
                         arrival time                         -14.518    
  -------------------------------------------------------------------
                         slack                                  0.876    

Slack (MET) :             0.980ns  (required time - arrival time)
  Source:                 Single_Note_Inst/lut_addr_3_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Single_Note_Inst/driver_inst/compare_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.002ns  (logic 3.436ns (38.168%)  route 5.566ns (61.832%))
  Logic Levels:           13  (CARRY4=3 LUT3=2 LUT5=2 LUT6=4 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.099ns = ( 15.099 - 10.000 ) 
    Source Clock Delay      (SCD):    5.412ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=230, routed)         1.809     5.412    Single_Note_Inst/clk_100
    SLICE_X30Y154        FDCE                                         r  Single_Note_Inst/lut_addr_3_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y154        FDCE (Prop_fdce_C_Q)         0.478     5.890 r  Single_Note_Inst/lut_addr_3_reg[2]/Q
                         net (fo=114, routed)         1.452     7.342    Single_Note_Inst/dmg3_sine/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[2]
    SLICE_X32Y161        LUT6 (Prop_lut6_I2_O)        0.298     7.640 r  Single_Note_Inst/dmg3_sine/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[1]_INST_0_i_13/O
                         net (fo=1, routed)           0.000     7.640    Single_Note_Inst/dmg3_sine/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[1]_INST_0_i_13_n_0
    SLICE_X32Y161        MUXF7 (Prop_muxf7_I0_O)      0.238     7.878 r  Single_Note_Inst/dmg3_sine/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[1]_INST_0_i_5/O
                         net (fo=1, routed)           0.000     7.878    Single_Note_Inst/dmg3_sine/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[1]_INST_0_i_5_n_0
    SLICE_X32Y161        MUXF8 (Prop_muxf8_I0_O)      0.104     7.982 r  Single_Note_Inst/dmg3_sine/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[1]_INST_0_i_1/O
                         net (fo=1, routed)           0.724     8.706    Single_Note_Inst/dmg3_sine/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[1]_INST_0_i_1_n_0
    SLICE_X33Y160        LUT6 (Prop_lut6_I0_O)        0.316     9.022 r  Single_Note_Inst/dmg3_sine/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[1]_INST_0/O
                         net (fo=5, routed)           0.777     9.799    Single_Note_Inst/lut_out_3_sine[1]
    SLICE_X34Y158        LUT3 (Prop_lut3_I1_O)        0.124     9.923 r  Single_Note_Inst/pwm_level_sine4_carry_i_8/O
                         net (fo=1, routed)           0.000     9.923    Single_Note_Inst/pwm_level_sine4_carry_i_8_n_0
    SLICE_X34Y158        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    10.436 r  Single_Note_Inst/pwm_level_sine4_carry/CO[3]
                         net (fo=1, routed)           0.000    10.436    Single_Note_Inst/pwm_level_sine4_carry_n_0
    SLICE_X34Y159        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    10.690 r  Single_Note_Inst/pwm_level_sine4_carry__0/CO[0]
                         net (fo=10, routed)          0.773    11.462    Single_Note_Inst/driver_inst/od_level_bot_reg[8]_2[0]
    SLICE_X33Y160        LUT6 (Prop_lut6_I2_O)        0.367    11.829 f  Single_Note_Inst/driver_inst/compare0__2_carry_i_39/O
                         net (fo=1, routed)           0.154    11.983    keyboard_inst/tone_select_reg_16
    SLICE_X33Y160        LUT6 (Prop_lut6_I0_O)        0.124    12.107 r  keyboard_inst/compare0__2_carry_i_16/O
                         net (fo=3, routed)           0.780    12.887    keyboard_inst/Single_Note_Inst/p_1_in[1]
    SLICE_X36Y156        LUT3 (Prop_lut3_I1_O)        0.124    13.011 r  keyboard_inst/compare0__2_carry_i_13/O
                         net (fo=2, routed)           0.170    13.181    keyboard_inst/compare0__2_carry_i_13_n_0
    SLICE_X36Y156        LUT5 (Prop_lut5_I3_O)        0.124    13.305 r  keyboard_inst/compare0__2_carry_i_2/O
                         net (fo=2, routed)           0.737    14.042    keyboard_inst/DI[1]
    SLICE_X35Y158        LUT5 (Prop_lut5_I3_O)        0.124    14.166 r  keyboard_inst/compare0__2_carry_i_6/O
                         net (fo=1, routed)           0.000    14.166    Single_Note_Inst/S[1]
    SLICE_X35Y158        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    14.414 r  Single_Note_Inst/compare0__2_carry/O[2]
                         net (fo=1, routed)           0.000    14.414    Single_Note_Inst/driver_inst/D[2]
    SLICE_X35Y158        FDRE                                         r  Single_Note_Inst/driver_inst/compare_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100 (IN)
                         net (fo=0)                   0.000    10.000    clk_100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=230, routed)         1.677    15.099    Single_Note_Inst/driver_inst/clk_100
    SLICE_X35Y158        FDRE                                         r  Single_Note_Inst/driver_inst/compare_reg[2]/C
                         clock pessimism              0.268    15.368    
                         clock uncertainty           -0.035    15.332    
    SLICE_X35Y158        FDRE (Setup_fdre_C_D)        0.062    15.394    Single_Note_Inst/driver_inst/compare_reg[2]
  -------------------------------------------------------------------
                         required time                         15.394    
                         arrival time                         -14.414    
  -------------------------------------------------------------------
                         slack                                  0.980    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 controller_inst/counter_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            controller_inst/counter_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.498ns  (logic 0.392ns (78.736%)  route 0.106ns (21.264%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.085ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=230, routed)         0.563     1.482    controller_inst/clk_100
    SLICE_X45Y149        FDRE                                         r  controller_inst/counter_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y149        FDRE (Prop_fdre_C_Q)         0.141     1.623 r  controller_inst/counter_reg[13]/Q
                         net (fo=1, routed)           0.105     1.729    controller_inst/counter_reg_n_0_[13]
    SLICE_X45Y149        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.197     1.926 r  controller_inst/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.926    controller_inst/counter_reg[16]_i_1_n_0
    SLICE_X45Y150        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.980 r  controller_inst/counter_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.980    controller_inst/counter0[17]
    SLICE_X45Y150        FDRE                                         r  controller_inst/counter_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=230, routed)         0.920     2.085    controller_inst/clk_100
    SLICE_X45Y150        FDRE                                         r  controller_inst/counter_reg[17]/C
                         clock pessimism             -0.250     1.835    
    SLICE_X45Y150        FDRE (Hold_fdre_C_D)         0.105     1.940    controller_inst/counter_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.940    
                         arrival time                           1.980    
  -------------------------------------------------------------------
                         slack                                  0.040    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 controller_inst/counter_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            controller_inst/counter_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.509ns  (logic 0.403ns (79.196%)  route 0.106ns (20.804%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.085ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=230, routed)         0.563     1.482    controller_inst/clk_100
    SLICE_X45Y149        FDRE                                         r  controller_inst/counter_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y149        FDRE (Prop_fdre_C_Q)         0.141     1.623 r  controller_inst/counter_reg[13]/Q
                         net (fo=1, routed)           0.105     1.729    controller_inst/counter_reg_n_0_[13]
    SLICE_X45Y149        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.197     1.926 r  controller_inst/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.926    controller_inst/counter_reg[16]_i_1_n_0
    SLICE_X45Y150        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.991 r  controller_inst/counter_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.991    controller_inst/counter0[19]
    SLICE_X45Y150        FDRE                                         r  controller_inst/counter_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=230, routed)         0.920     2.085    controller_inst/clk_100
    SLICE_X45Y150        FDRE                                         r  controller_inst/counter_reg[19]/C
                         clock pessimism             -0.250     1.835    
    SLICE_X45Y150        FDRE (Hold_fdre_C_D)         0.105     1.940    controller_inst/counter_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.940    
                         arrival time                           1.991    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 controller_inst/counter_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            controller_inst/counter_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.534ns  (logic 0.428ns (80.170%)  route 0.106ns (19.830%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.085ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=230, routed)         0.563     1.482    controller_inst/clk_100
    SLICE_X45Y149        FDRE                                         r  controller_inst/counter_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y149        FDRE (Prop_fdre_C_Q)         0.141     1.623 r  controller_inst/counter_reg[13]/Q
                         net (fo=1, routed)           0.105     1.729    controller_inst/counter_reg_n_0_[13]
    SLICE_X45Y149        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.197     1.926 r  controller_inst/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.926    controller_inst/counter_reg[16]_i_1_n_0
    SLICE_X45Y150        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     2.016 r  controller_inst/counter_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.016    controller_inst/counter0[18]
    SLICE_X45Y150        FDRE                                         r  controller_inst/counter_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=230, routed)         0.920     2.085    controller_inst/clk_100
    SLICE_X45Y150        FDRE                                         r  controller_inst/counter_reg[18]/C
                         clock pessimism             -0.250     1.835    
    SLICE_X45Y150        FDRE (Hold_fdre_C_D)         0.105     1.940    controller_inst/counter_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.940    
                         arrival time                           2.016    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 controller_inst/counter_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            controller_inst/counter_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.534ns  (logic 0.428ns (80.170%)  route 0.106ns (19.830%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.085ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=230, routed)         0.563     1.482    controller_inst/clk_100
    SLICE_X45Y149        FDRE                                         r  controller_inst/counter_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y149        FDRE (Prop_fdre_C_Q)         0.141     1.623 r  controller_inst/counter_reg[13]/Q
                         net (fo=1, routed)           0.105     1.729    controller_inst/counter_reg_n_0_[13]
    SLICE_X45Y149        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.197     1.926 r  controller_inst/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.926    controller_inst/counter_reg[16]_i_1_n_0
    SLICE_X45Y150        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     2.016 r  controller_inst/counter_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.016    controller_inst/counter0[20]
    SLICE_X45Y150        FDRE                                         r  controller_inst/counter_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=230, routed)         0.920     2.085    controller_inst/clk_100
    SLICE_X45Y150        FDRE                                         r  controller_inst/counter_reg[20]/C
                         clock pessimism             -0.250     1.835    
    SLICE_X45Y150        FDRE (Hold_fdre_C_D)         0.105     1.940    controller_inst/counter_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.940    
                         arrival time                           2.016    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 controller_inst/counter_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            controller_inst/counter_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.537ns  (logic 0.431ns (80.281%)  route 0.106ns (19.719%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.085ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=230, routed)         0.563     1.482    controller_inst/clk_100
    SLICE_X45Y149        FDRE                                         r  controller_inst/counter_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y149        FDRE (Prop_fdre_C_Q)         0.141     1.623 r  controller_inst/counter_reg[13]/Q
                         net (fo=1, routed)           0.105     1.729    controller_inst/counter_reg_n_0_[13]
    SLICE_X45Y149        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.197     1.926 r  controller_inst/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.926    controller_inst/counter_reg[16]_i_1_n_0
    SLICE_X45Y150        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.965 r  controller_inst/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.965    controller_inst/counter_reg[20]_i_1_n_0
    SLICE_X45Y151        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.019 r  controller_inst/counter_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.019    controller_inst/counter0[21]
    SLICE_X45Y151        FDRE                                         r  controller_inst/counter_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=230, routed)         0.920     2.085    controller_inst/clk_100
    SLICE_X45Y151        FDRE                                         r  controller_inst/counter_reg[21]/C
                         clock pessimism             -0.250     1.835    
    SLICE_X45Y151        FDRE (Hold_fdre_C_D)         0.105     1.940    controller_inst/counter_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.940    
                         arrival time                           2.019    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 Single_Note_Inst/sine_count_3_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Single_Note_Inst/sine_count_3_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.538ns  (logic 0.369ns (68.588%)  route 0.169ns (31.412%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.353ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.086ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=230, routed)         0.563     1.482    Single_Note_Inst/clk_100
    SLICE_X39Y149        FDRE                                         r  Single_Note_Inst/sine_count_3_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y149        FDRE (Prop_fdre_C_Q)         0.141     1.623 r  Single_Note_Inst/sine_count_3_reg[0]/Q
                         net (fo=3, routed)           0.168     1.792    Single_Note_Inst/sine_count_3_reg[0]
    SLICE_X39Y149        LUT2 (Prop_lut2_I0_O)        0.042     1.834 r  Single_Note_Inst/sine_count_3[0]_i_2/O
                         net (fo=1, routed)           0.000     1.834    Single_Note_Inst/sine_count_3[0]_i_2_n_0
    SLICE_X39Y149        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.132     1.966 r  Single_Note_Inst/sine_count_3_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.966    Single_Note_Inst/sine_count_3_reg[0]_i_1_n_0
    SLICE_X39Y150        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.020 r  Single_Note_Inst/sine_count_3_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.020    Single_Note_Inst/sine_count_3_reg[4]_i_1_n_7
    SLICE_X39Y150        FDRE                                         r  Single_Note_Inst/sine_count_3_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=230, routed)         0.921     2.086    Single_Note_Inst/clk_100
    SLICE_X39Y150        FDRE                                         r  Single_Note_Inst/sine_count_3_reg[4]/C
                         clock pessimism             -0.250     1.836    
    SLICE_X39Y150        FDRE (Hold_fdre_C_D)         0.105     1.941    Single_Note_Inst/sine_count_3_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.941    
                         arrival time                           2.020    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 controller_inst/counter_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            controller_inst/counter_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.548ns  (logic 0.442ns (80.677%)  route 0.106ns (19.323%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.085ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=230, routed)         0.563     1.482    controller_inst/clk_100
    SLICE_X45Y149        FDRE                                         r  controller_inst/counter_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y149        FDRE (Prop_fdre_C_Q)         0.141     1.623 r  controller_inst/counter_reg[13]/Q
                         net (fo=1, routed)           0.105     1.729    controller_inst/counter_reg_n_0_[13]
    SLICE_X45Y149        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.197     1.926 r  controller_inst/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.926    controller_inst/counter_reg[16]_i_1_n_0
    SLICE_X45Y150        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.965 r  controller_inst/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.965    controller_inst/counter_reg[20]_i_1_n_0
    SLICE_X45Y151        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     2.030 r  controller_inst/counter_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.030    controller_inst/counter0[23]
    SLICE_X45Y151        FDRE                                         r  controller_inst/counter_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=230, routed)         0.920     2.085    controller_inst/clk_100
    SLICE_X45Y151        FDRE                                         r  controller_inst/counter_reg[23]/C
                         clock pessimism             -0.250     1.835    
    SLICE_X45Y151        FDRE (Hold_fdre_C_D)         0.105     1.940    controller_inst/counter_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.940    
                         arrival time                           2.030    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 Single_Note_Inst/sine_count_3_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Single_Note_Inst/sine_count_3_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.549ns  (logic 0.380ns (69.217%)  route 0.169ns (30.783%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.353ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.086ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=230, routed)         0.563     1.482    Single_Note_Inst/clk_100
    SLICE_X39Y149        FDRE                                         r  Single_Note_Inst/sine_count_3_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y149        FDRE (Prop_fdre_C_Q)         0.141     1.623 r  Single_Note_Inst/sine_count_3_reg[0]/Q
                         net (fo=3, routed)           0.168     1.792    Single_Note_Inst/sine_count_3_reg[0]
    SLICE_X39Y149        LUT2 (Prop_lut2_I0_O)        0.042     1.834 r  Single_Note_Inst/sine_count_3[0]_i_2/O
                         net (fo=1, routed)           0.000     1.834    Single_Note_Inst/sine_count_3[0]_i_2_n_0
    SLICE_X39Y149        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.132     1.966 r  Single_Note_Inst/sine_count_3_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.966    Single_Note_Inst/sine_count_3_reg[0]_i_1_n_0
    SLICE_X39Y150        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     2.031 r  Single_Note_Inst/sine_count_3_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.031    Single_Note_Inst/sine_count_3_reg[4]_i_1_n_5
    SLICE_X39Y150        FDRE                                         r  Single_Note_Inst/sine_count_3_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=230, routed)         0.921     2.086    Single_Note_Inst/clk_100
    SLICE_X39Y150        FDRE                                         r  Single_Note_Inst/sine_count_3_reg[6]/C
                         clock pessimism             -0.250     1.836    
    SLICE_X39Y150        FDRE (Hold_fdre_C_D)         0.105     1.941    Single_Note_Inst/sine_count_3_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.941    
                         arrival time                           2.031    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 Single_Note_Inst/sine_count_0_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Single_Note_Inst/sine_count_0_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.561ns  (logic 0.392ns (69.884%)  route 0.169ns (30.116%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.353ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.086ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=230, routed)         0.563     1.482    Single_Note_Inst/clk_100
    SLICE_X41Y149        FDRE                                         r  Single_Note_Inst/sine_count_0_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y149        FDRE (Prop_fdre_C_Q)         0.141     1.623 r  Single_Note_Inst/sine_count_0_reg[12]/Q
                         net (fo=2, routed)           0.168     1.792    Single_Note_Inst/sine_count_0_reg[12]
    SLICE_X41Y149        LUT2 (Prop_lut2_I0_O)        0.045     1.837 r  Single_Note_Inst/sine_count_0[12]_i_5/O
                         net (fo=1, routed)           0.000     1.837    Single_Note_Inst/sine_count_0[12]_i_5_n_0
    SLICE_X41Y149        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.152     1.989 r  Single_Note_Inst/sine_count_0_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.989    Single_Note_Inst/sine_count_0_reg[12]_i_1_n_0
    SLICE_X41Y150        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.043 r  Single_Note_Inst/sine_count_0_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.043    Single_Note_Inst/sine_count_0_reg[16]_i_1_n_7
    SLICE_X41Y150        FDRE                                         r  Single_Note_Inst/sine_count_0_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=230, routed)         0.921     2.086    Single_Note_Inst/clk_100
    SLICE_X41Y150        FDRE                                         r  Single_Note_Inst/sine_count_0_reg[16]/C
                         clock pessimism             -0.250     1.836    
    SLICE_X41Y150        FDRE (Hold_fdre_C_D)         0.105     1.941    Single_Note_Inst/sine_count_0_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.941    
                         arrival time                           2.043    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 controller_inst/counter_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            controller_inst/counter_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.573ns  (logic 0.467ns (81.520%)  route 0.106ns (18.480%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.085ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=230, routed)         0.563     1.482    controller_inst/clk_100
    SLICE_X45Y149        FDRE                                         r  controller_inst/counter_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y149        FDRE (Prop_fdre_C_Q)         0.141     1.623 r  controller_inst/counter_reg[13]/Q
                         net (fo=1, routed)           0.105     1.729    controller_inst/counter_reg_n_0_[13]
    SLICE_X45Y149        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.197     1.926 r  controller_inst/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.926    controller_inst/counter_reg[16]_i_1_n_0
    SLICE_X45Y150        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.965 r  controller_inst/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.965    controller_inst/counter_reg[20]_i_1_n_0
    SLICE_X45Y151        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     2.055 r  controller_inst/counter_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.055    controller_inst/counter0[22]
    SLICE_X45Y151        FDRE                                         r  controller_inst/counter_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=230, routed)         0.920     2.085    controller_inst/clk_100
    SLICE_X45Y151        FDRE                                         r  controller_inst/counter_reg[22]/C
                         clock pessimism             -0.250     1.835    
    SLICE_X45Y151        FDRE (Hold_fdre_C_D)         0.105     1.940    controller_inst/counter_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.940    
                         arrival time                           2.055    
  -------------------------------------------------------------------
                         slack                                  0.115    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_100 }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_100_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X47Y149   controller_inst/counter_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X45Y148   controller_inst/counter_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X45Y148   controller_inst/counter_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X45Y148   controller_inst/counter_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X45Y149   controller_inst/counter_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X45Y149   controller_inst/counter_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X45Y149   controller_inst/counter_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X45Y149   controller_inst/counter_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X45Y150   controller_inst/counter_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X41Y146   Single_Note_Inst/sine_count_0_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X41Y146   Single_Note_Inst/sine_count_0_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X41Y146   Single_Note_Inst/sine_count_0_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X41Y146   Single_Note_Inst/sine_count_0_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X45Y150   controller_inst/counter_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X45Y150   controller_inst/counter_reg[18]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X45Y150   controller_inst/counter_reg[19]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X45Y146   controller_inst/counter_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X45Y150   controller_inst/counter_reg[20]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X45Y151   controller_inst/counter_reg[21]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X51Y157   keyboard_inst/f1_detect_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X51Y157   keyboard_inst/f2_detect_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X51Y157   keyboard_inst/f3_detect_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X60Y155   keyboard_inst/note_arr_reg[0][0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X60Y155   keyboard_inst/note_arr_reg[0][1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y155   keyboard_inst/note_arr_reg[0][2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y155   keyboard_inst/note_arr_reg[0][3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y157   keyboard_inst/note_arr_reg[2][3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X28Y158   Single_Note_Inst/od_level_bot_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X28Y158   Single_Note_Inst/od_level_bot_reg[8]/C



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  clk_out1_clk_wiz_0

Setup :           19  Failing Endpoints,  Worst Slack       -4.328ns,  Total Violation      -61.920ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.278ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -4.328ns  (required time - arrival time)
  Source:                 Single_Note_Inst/lut_addr_0_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA_inst/p_m_inst/wave_shape_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - sys_clk_pin rise@30.000ns)
  Data Path Delay:        10.208ns  (logic 3.504ns (34.327%)  route 6.704ns (65.673%))
  Logic Levels:           12  (CARRY4=3 LUT3=1 LUT4=1 LUT5=1 LUT6=4 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -3.724ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.683ns = ( 41.683 - 40.000 ) 
    Source Clock Delay      (SCD):    5.407ns = ( 35.407 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  clk_100 (IN)
                         net (fo=0)                   0.000    30.000    clk_100
    E3                   IBUF (Prop_ibuf_I_O)         1.482    31.482 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           2.025    33.506    clk_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    33.602 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=230, routed)         1.804    35.407    Single_Note_Inst/clk_100
    SLICE_X40Y160        FDCE                                         r  Single_Note_Inst/lut_addr_0_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y160        FDCE (Prop_fdce_C_Q)         0.419    35.826 r  Single_Note_Inst/lut_addr_0_reg[4]/Q
                         net (fo=115, routed)         1.253    37.079    Single_Note_Inst/dmg0_sine/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[4]
    SLICE_X38Y161        LUT6 (Prop_lut6_I1_O)        0.299    37.378 r  Single_Note_Inst/dmg0_sine/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[2]_INST_0_i_17/O
                         net (fo=1, routed)           0.000    37.378    Single_Note_Inst/dmg0_sine/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[2]_INST_0_i_17_n_0
    SLICE_X38Y161        MUXF7 (Prop_muxf7_I0_O)      0.241    37.619 r  Single_Note_Inst/dmg0_sine/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[2]_INST_0_i_7/O
                         net (fo=1, routed)           0.000    37.619    Single_Note_Inst/dmg0_sine/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[2]_INST_0_i_7_n_0
    SLICE_X38Y161        MUXF8 (Prop_muxf8_I0_O)      0.098    37.717 r  Single_Note_Inst/dmg0_sine/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[2]_INST_0_i_2/O
                         net (fo=1, routed)           1.143    38.860    Single_Note_Inst/dmg0_sine/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[2]_INST_0_i_2_n_0
    SLICE_X37Y160        LUT6 (Prop_lut6_I1_O)        0.319    39.179 r  Single_Note_Inst/dmg0_sine/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[2]_INST_0/O
                         net (fo=5, routed)           0.741    39.920    Single_Note_Inst/lut_out_0_sine[2]
    SLICE_X36Y157        LUT4 (Prop_lut4_I0_O)        0.124    40.044 r  Single_Note_Inst/pwm_level_sine5_carry_i_7/O
                         net (fo=1, routed)           0.000    40.044    Single_Note_Inst/pwm_level_sine5_carry_i_7_n_0
    SLICE_X36Y157        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    40.594 r  Single_Note_Inst/pwm_level_sine5_carry/CO[3]
                         net (fo=1, routed)           0.000    40.594    Single_Note_Inst/pwm_level_sine5_carry_n_0
    SLICE_X36Y158        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    40.865 r  Single_Note_Inst/pwm_level_sine5_carry__0/CO[0]
                         net (fo=10, routed)          0.826    41.690    Single_Note_Inst/driver_inst/od_level_top_reg[8]_2[0]
    SLICE_X38Y162        LUT6 (Prop_lut6_I4_O)        0.373    42.063 f  Single_Note_Inst/driver_inst/compare0__2_carry__0_i_47/O
                         net (fo=1, routed)           0.475    42.539    keyboard_inst/tone_select_reg_30
    SLICE_X38Y162        LUT6 (Prop_lut6_I0_O)        0.124    42.663 r  keyboard_inst/compare0__2_carry__0_i_20/O
                         net (fo=3, routed)           0.665    43.328    keyboard_inst/Single_Note_Inst/p_0_in[4]
    SLICE_X38Y162        LUT3 (Prop_lut3_I0_O)        0.124    43.452 r  keyboard_inst/compare0__2_carry__0_i_18/O
                         net (fo=2, routed)           0.429    43.881    keyboard_inst/compare0__2_carry__0_i_18_n_0
    SLICE_X35Y162        LUT5 (Prop_lut5_I4_O)        0.124    44.005 r  keyboard_inst/compare0__2_carry__0_i_2/O
                         net (fo=2, routed)           0.632    44.637    Single_Note_Inst/note_arr_reg[2][3][2]
    SLICE_X35Y159        CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.438    45.075 r  Single_Note_Inst/compare0__2_carry__0/O[3]
                         net (fo=2, routed)           0.539    45.614    VGA_inst/p_m_inst/D[2]
    SLICE_X34Y158        FDRE                                         r  VGA_inst/p_m_inst/wave_shape_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=230, routed)         1.683    41.683    VGA_inst/divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.989 r  VGA_inst/divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.912    VGA_inst/divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.003 r  VGA_inst/divider/inst/clkout1_buf/O
                         net (fo=3356, routed)        1.680    41.683    VGA_inst/p_m_inst/clk_out1
    SLICE_X34Y158        FDRE                                         r  VGA_inst/p_m_inst/wave_shape_reg[0][2]/C
                         clock pessimism              0.000    41.683    
                         clock uncertainty           -0.202    41.481    
    SLICE_X34Y158        FDRE (Setup_fdre_C_D)       -0.195    41.286    VGA_inst/p_m_inst/wave_shape_reg[0][2]
  -------------------------------------------------------------------
                         required time                         41.286    
                         arrival time                         -45.614    
  -------------------------------------------------------------------
                         slack                                 -4.328    

Slack (VIOLATED) :        -3.982ns  (required time - arrival time)
  Source:                 Single_Note_Inst/lut_addr_3_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA_inst/p_m_inst/wave_shape_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - sys_clk_pin rise@30.000ns)
  Data Path Delay:        9.829ns  (logic 3.920ns (39.882%)  route 5.909ns (60.118%))
  Logic Levels:           14  (CARRY4=4 LUT3=2 LUT5=2 LUT6=4 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -3.730ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.682ns = ( 41.682 - 40.000 ) 
    Source Clock Delay      (SCD):    5.412ns = ( 35.412 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  clk_100 (IN)
                         net (fo=0)                   0.000    30.000    clk_100
    E3                   IBUF (Prop_ibuf_I_O)         1.482    31.482 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           2.025    33.506    clk_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    33.602 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=230, routed)         1.809    35.412    Single_Note_Inst/clk_100
    SLICE_X30Y154        FDCE                                         r  Single_Note_Inst/lut_addr_3_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y154        FDCE (Prop_fdce_C_Q)         0.478    35.890 r  Single_Note_Inst/lut_addr_3_reg[2]/Q
                         net (fo=114, routed)         1.452    37.342    Single_Note_Inst/dmg3_sine/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[2]
    SLICE_X32Y161        LUT6 (Prop_lut6_I2_O)        0.298    37.640 r  Single_Note_Inst/dmg3_sine/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[1]_INST_0_i_13/O
                         net (fo=1, routed)           0.000    37.640    Single_Note_Inst/dmg3_sine/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[1]_INST_0_i_13_n_0
    SLICE_X32Y161        MUXF7 (Prop_muxf7_I0_O)      0.238    37.878 r  Single_Note_Inst/dmg3_sine/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[1]_INST_0_i_5/O
                         net (fo=1, routed)           0.000    37.878    Single_Note_Inst/dmg3_sine/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[1]_INST_0_i_5_n_0
    SLICE_X32Y161        MUXF8 (Prop_muxf8_I0_O)      0.104    37.982 r  Single_Note_Inst/dmg3_sine/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[1]_INST_0_i_1/O
                         net (fo=1, routed)           0.724    38.706    Single_Note_Inst/dmg3_sine/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[1]_INST_0_i_1_n_0
    SLICE_X33Y160        LUT6 (Prop_lut6_I0_O)        0.316    39.022 r  Single_Note_Inst/dmg3_sine/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[1]_INST_0/O
                         net (fo=5, routed)           0.777    39.799    Single_Note_Inst/lut_out_3_sine[1]
    SLICE_X34Y158        LUT3 (Prop_lut3_I1_O)        0.124    39.923 r  Single_Note_Inst/pwm_level_sine4_carry_i_8/O
                         net (fo=1, routed)           0.000    39.923    Single_Note_Inst/pwm_level_sine4_carry_i_8_n_0
    SLICE_X34Y158        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    40.436 r  Single_Note_Inst/pwm_level_sine4_carry/CO[3]
                         net (fo=1, routed)           0.000    40.436    Single_Note_Inst/pwm_level_sine4_carry_n_0
    SLICE_X34Y159        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    40.690 r  Single_Note_Inst/pwm_level_sine4_carry__0/CO[0]
                         net (fo=10, routed)          0.773    41.462    Single_Note_Inst/driver_inst/od_level_bot_reg[8]_2[0]
    SLICE_X33Y160        LUT6 (Prop_lut6_I2_O)        0.367    41.829 f  Single_Note_Inst/driver_inst/compare0__2_carry_i_39/O
                         net (fo=1, routed)           0.154    41.983    keyboard_inst/tone_select_reg_16
    SLICE_X33Y160        LUT6 (Prop_lut6_I0_O)        0.124    42.107 r  keyboard_inst/compare0__2_carry_i_16/O
                         net (fo=3, routed)           0.780    42.887    keyboard_inst/Single_Note_Inst/p_1_in[1]
    SLICE_X36Y156        LUT3 (Prop_lut3_I1_O)        0.124    43.011 r  keyboard_inst/compare0__2_carry_i_13/O
                         net (fo=2, routed)           0.170    43.181    keyboard_inst/compare0__2_carry_i_13_n_0
    SLICE_X36Y156        LUT5 (Prop_lut5_I3_O)        0.124    43.305 r  keyboard_inst/compare0__2_carry_i_2/O
                         net (fo=2, routed)           0.737    44.042    keyboard_inst/DI[1]
    SLICE_X35Y158        LUT5 (Prop_lut5_I3_O)        0.124    44.166 r  keyboard_inst/compare0__2_carry_i_6/O
                         net (fo=1, routed)           0.000    44.166    Single_Note_Inst/S[1]
    SLICE_X35Y158        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    44.564 r  Single_Note_Inst/compare0__2_carry/CO[3]
                         net (fo=1, routed)           0.000    44.564    Single_Note_Inst/compare0__2_carry_n_0
    SLICE_X35Y159        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    44.898 r  Single_Note_Inst/compare0__2_carry__0/O[1]
                         net (fo=2, routed)           0.343    45.241    VGA_inst/p_m_inst/D[0]
    SLICE_X37Y159        FDRE                                         r  VGA_inst/p_m_inst/wave_shape_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=230, routed)         1.683    41.683    VGA_inst/divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.989 r  VGA_inst/divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.912    VGA_inst/divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.003 r  VGA_inst/divider/inst/clkout1_buf/O
                         net (fo=3356, routed)        1.679    41.682    VGA_inst/p_m_inst/clk_out1
    SLICE_X37Y159        FDRE                                         r  VGA_inst/p_m_inst/wave_shape_reg[0][0]/C
                         clock pessimism              0.000    41.682    
                         clock uncertainty           -0.202    41.480    
    SLICE_X37Y159        FDRE (Setup_fdre_C_D)       -0.222    41.258    VGA_inst/p_m_inst/wave_shape_reg[0][0]
  -------------------------------------------------------------------
                         required time                         41.258    
                         arrival time                         -45.241    
  -------------------------------------------------------------------
                         slack                                 -3.982    

Slack (VIOLATED) :        -3.978ns  (required time - arrival time)
  Source:                 Single_Note_Inst/lut_addr_0_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA_inst/p_m_inst/wave_shape_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - sys_clk_pin rise@30.000ns)
  Data Path Delay:        9.834ns  (logic 3.646ns (37.076%)  route 6.188ns (62.924%))
  Logic Levels:           12  (CARRY4=3 LUT3=1 LUT4=1 LUT6=5 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -3.725ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.682ns = ( 41.682 - 40.000 ) 
    Source Clock Delay      (SCD):    5.407ns = ( 35.407 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  clk_100 (IN)
                         net (fo=0)                   0.000    30.000    clk_100
    E3                   IBUF (Prop_ibuf_I_O)         1.482    31.482 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           2.025    33.506    clk_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    33.602 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=230, routed)         1.804    35.407    Single_Note_Inst/clk_100
    SLICE_X40Y160        FDCE                                         r  Single_Note_Inst/lut_addr_0_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y160        FDCE (Prop_fdce_C_Q)         0.419    35.826 r  Single_Note_Inst/lut_addr_0_reg[4]/Q
                         net (fo=115, routed)         1.253    37.079    Single_Note_Inst/dmg0_sine/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[4]
    SLICE_X38Y161        LUT6 (Prop_lut6_I1_O)        0.299    37.378 r  Single_Note_Inst/dmg0_sine/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[2]_INST_0_i_17/O
                         net (fo=1, routed)           0.000    37.378    Single_Note_Inst/dmg0_sine/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[2]_INST_0_i_17_n_0
    SLICE_X38Y161        MUXF7 (Prop_muxf7_I0_O)      0.241    37.619 r  Single_Note_Inst/dmg0_sine/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[2]_INST_0_i_7/O
                         net (fo=1, routed)           0.000    37.619    Single_Note_Inst/dmg0_sine/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[2]_INST_0_i_7_n_0
    SLICE_X38Y161        MUXF8 (Prop_muxf8_I0_O)      0.098    37.717 r  Single_Note_Inst/dmg0_sine/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[2]_INST_0_i_2/O
                         net (fo=1, routed)           1.143    38.860    Single_Note_Inst/dmg0_sine/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[2]_INST_0_i_2_n_0
    SLICE_X37Y160        LUT6 (Prop_lut6_I1_O)        0.319    39.179 r  Single_Note_Inst/dmg0_sine/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[2]_INST_0/O
                         net (fo=5, routed)           0.741    39.920    Single_Note_Inst/lut_out_0_sine[2]
    SLICE_X36Y157        LUT4 (Prop_lut4_I0_O)        0.124    40.044 r  Single_Note_Inst/pwm_level_sine5_carry_i_7/O
                         net (fo=1, routed)           0.000    40.044    Single_Note_Inst/pwm_level_sine5_carry_i_7_n_0
    SLICE_X36Y157        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    40.594 r  Single_Note_Inst/pwm_level_sine5_carry/CO[3]
                         net (fo=1, routed)           0.000    40.594    Single_Note_Inst/pwm_level_sine5_carry_n_0
    SLICE_X36Y158        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    40.865 r  Single_Note_Inst/pwm_level_sine5_carry__0/CO[0]
                         net (fo=10, routed)          0.826    41.690    Single_Note_Inst/driver_inst/od_level_top_reg[8]_2[0]
    SLICE_X38Y162        LUT6 (Prop_lut6_I4_O)        0.373    42.063 f  Single_Note_Inst/driver_inst/compare0__2_carry__0_i_47/O
                         net (fo=1, routed)           0.475    42.539    keyboard_inst/tone_select_reg_30
    SLICE_X38Y162        LUT6 (Prop_lut6_I0_O)        0.124    42.663 r  keyboard_inst/compare0__2_carry__0_i_20/O
                         net (fo=3, routed)           0.665    43.328    keyboard_inst/Single_Note_Inst/p_0_in[4]
    SLICE_X38Y162        LUT3 (Prop_lut3_I0_O)        0.124    43.452 r  keyboard_inst/compare0__2_carry__0_i_18/O
                         net (fo=2, routed)           0.731    44.183    keyboard_inst/compare0__2_carry__0_i_18_n_0
    SLICE_X35Y159        LUT6 (Prop_lut6_I5_O)        0.124    44.307 r  keyboard_inst/compare0__2_carry__0_i_7/O
                         net (fo=1, routed)           0.000    44.307    Single_Note_Inst/note_arr_reg[2][3]_0[1]
    SLICE_X35Y159        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    44.887 r  Single_Note_Inst/compare0__2_carry__0/O[2]
                         net (fo=2, routed)           0.353    45.241    VGA_inst/p_m_inst/D[1]
    SLICE_X37Y159        FDRE                                         r  VGA_inst/p_m_inst/wave_shape_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=230, routed)         1.683    41.683    VGA_inst/divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.989 r  VGA_inst/divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.912    VGA_inst/divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.003 r  VGA_inst/divider/inst/clkout1_buf/O
                         net (fo=3356, routed)        1.679    41.682    VGA_inst/p_m_inst/clk_out1
    SLICE_X37Y159        FDRE                                         r  VGA_inst/p_m_inst/wave_shape_reg[0][1]/C
                         clock pessimism              0.000    41.682    
                         clock uncertainty           -0.202    41.480    
    SLICE_X37Y159        FDRE (Setup_fdre_C_D)       -0.218    41.262    VGA_inst/p_m_inst/wave_shape_reg[0][1]
  -------------------------------------------------------------------
                         required time                         41.262    
                         arrival time                         -45.241    
  -------------------------------------------------------------------
                         slack                                 -3.978    

Slack (VIOLATED) :        -3.860ns  (required time - arrival time)
  Source:                 Single_Note_Inst/lut_addr_0_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA_inst/p_m_inst/wave_shape_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - sys_clk_pin rise@30.000ns)
  Data Path Delay:        9.985ns  (logic 3.737ns (37.427%)  route 6.248ns (62.573%))
  Logic Levels:           13  (CARRY4=3 LUT3=1 LUT4=1 LUT5=1 LUT6=5 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -3.725ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.682ns = ( 41.682 - 40.000 ) 
    Source Clock Delay      (SCD):    5.407ns = ( 35.407 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  clk_100 (IN)
                         net (fo=0)                   0.000    30.000    clk_100
    E3                   IBUF (Prop_ibuf_I_O)         1.482    31.482 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           2.025    33.506    clk_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    33.602 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=230, routed)         1.804    35.407    Single_Note_Inst/clk_100
    SLICE_X40Y160        FDCE                                         r  Single_Note_Inst/lut_addr_0_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y160        FDCE (Prop_fdce_C_Q)         0.419    35.826 r  Single_Note_Inst/lut_addr_0_reg[4]/Q
                         net (fo=115, routed)         1.253    37.079    Single_Note_Inst/dmg0_sine/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[4]
    SLICE_X38Y161        LUT6 (Prop_lut6_I1_O)        0.299    37.378 r  Single_Note_Inst/dmg0_sine/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[2]_INST_0_i_17/O
                         net (fo=1, routed)           0.000    37.378    Single_Note_Inst/dmg0_sine/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[2]_INST_0_i_17_n_0
    SLICE_X38Y161        MUXF7 (Prop_muxf7_I0_O)      0.241    37.619 r  Single_Note_Inst/dmg0_sine/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[2]_INST_0_i_7/O
                         net (fo=1, routed)           0.000    37.619    Single_Note_Inst/dmg0_sine/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[2]_INST_0_i_7_n_0
    SLICE_X38Y161        MUXF8 (Prop_muxf8_I0_O)      0.098    37.717 r  Single_Note_Inst/dmg0_sine/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[2]_INST_0_i_2/O
                         net (fo=1, routed)           1.143    38.860    Single_Note_Inst/dmg0_sine/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[2]_INST_0_i_2_n_0
    SLICE_X37Y160        LUT6 (Prop_lut6_I1_O)        0.319    39.179 r  Single_Note_Inst/dmg0_sine/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[2]_INST_0/O
                         net (fo=5, routed)           0.741    39.920    Single_Note_Inst/lut_out_0_sine[2]
    SLICE_X36Y157        LUT4 (Prop_lut4_I0_O)        0.124    40.044 r  Single_Note_Inst/pwm_level_sine5_carry_i_7/O
                         net (fo=1, routed)           0.000    40.044    Single_Note_Inst/pwm_level_sine5_carry_i_7_n_0
    SLICE_X36Y157        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    40.594 r  Single_Note_Inst/pwm_level_sine5_carry/CO[3]
                         net (fo=1, routed)           0.000    40.594    Single_Note_Inst/pwm_level_sine5_carry_n_0
    SLICE_X36Y158        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    40.865 r  Single_Note_Inst/pwm_level_sine5_carry__0/CO[0]
                         net (fo=10, routed)          0.679    41.544    Single_Note_Inst/driver_inst/od_level_top_reg[8]_2[0]
    SLICE_X37Y162        LUT6 (Prop_lut6_I4_O)        0.373    41.917 f  Single_Note_Inst/driver_inst/compare0__2_carry__0_i_31/O
                         net (fo=1, routed)           0.570    42.487    keyboard_inst/tone_select_reg_32
    SLICE_X37Y162        LUT6 (Prop_lut6_I0_O)        0.124    42.611 r  keyboard_inst/compare0__2_carry__0_i_10/O
                         net (fo=3, routed)           0.587    43.198    keyboard_inst/Single_Note_Inst/p_0_in[6]
    SLICE_X36Y161        LUT3 (Prop_lut3_I0_O)        0.124    43.322 r  keyboard_inst/compare0__2_carry__0_i_28/O
                         net (fo=2, routed)           0.686    44.008    keyboard_inst/compare0__2_carry__0_i_28_n_0
    SLICE_X36Y161        LUT5 (Prop_lut5_I4_O)        0.124    44.132 r  keyboard_inst/compare0__2_carry__1_i_3/O
                         net (fo=2, routed)           0.589    44.720    keyboard_inst/compare_reg[11]_0[0]
    SLICE_X35Y160        LUT6 (Prop_lut6_I3_O)        0.124    44.844 r  keyboard_inst/compare0__2_carry__1_i_6/O
                         net (fo=1, routed)           0.000    44.844    Single_Note_Inst/note_arr_reg[1][3][0]
    SLICE_X35Y160        CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547    45.391 r  Single_Note_Inst/compare0__2_carry__1/O[2]
                         net (fo=2, routed)           0.000    45.391    VGA_inst/p_m_inst/D[5]
    SLICE_X35Y160        FDRE                                         r  VGA_inst/p_m_inst/wave_shape_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=230, routed)         1.683    41.683    VGA_inst/divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.989 r  VGA_inst/divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.912    VGA_inst/divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.003 r  VGA_inst/divider/inst/clkout1_buf/O
                         net (fo=3356, routed)        1.679    41.682    VGA_inst/p_m_inst/clk_out1
    SLICE_X35Y160        FDRE                                         r  VGA_inst/p_m_inst/wave_shape_reg[0][5]/C
                         clock pessimism              0.000    41.682    
                         clock uncertainty           -0.202    41.480    
    SLICE_X35Y160        FDRE (Setup_fdre_C_D)        0.051    41.531    VGA_inst/p_m_inst/wave_shape_reg[0][5]
  -------------------------------------------------------------------
                         required time                         41.531    
                         arrival time                         -45.391    
  -------------------------------------------------------------------
                         slack                                 -3.860    

Slack (VIOLATED) :        -3.852ns  (required time - arrival time)
  Source:                 Single_Note_Inst/lut_addr_0_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA_inst/p_m_inst/wave_shape_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - sys_clk_pin rise@30.000ns)
  Data Path Delay:        9.976ns  (logic 3.812ns (38.210%)  route 6.164ns (61.790%))
  Logic Levels:           13  (CARRY4=4 LUT3=1 LUT4=1 LUT5=1 LUT6=4 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -3.725ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.682ns = ( 41.682 - 40.000 ) 
    Source Clock Delay      (SCD):    5.407ns = ( 35.407 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  clk_100 (IN)
                         net (fo=0)                   0.000    30.000    clk_100
    E3                   IBUF (Prop_ibuf_I_O)         1.482    31.482 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           2.025    33.506    clk_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    33.602 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=230, routed)         1.804    35.407    Single_Note_Inst/clk_100
    SLICE_X40Y160        FDCE                                         r  Single_Note_Inst/lut_addr_0_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y160        FDCE (Prop_fdce_C_Q)         0.419    35.826 r  Single_Note_Inst/lut_addr_0_reg[4]/Q
                         net (fo=115, routed)         1.253    37.079    Single_Note_Inst/dmg0_sine/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[4]
    SLICE_X38Y161        LUT6 (Prop_lut6_I1_O)        0.299    37.378 r  Single_Note_Inst/dmg0_sine/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[2]_INST_0_i_17/O
                         net (fo=1, routed)           0.000    37.378    Single_Note_Inst/dmg0_sine/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[2]_INST_0_i_17_n_0
    SLICE_X38Y161        MUXF7 (Prop_muxf7_I0_O)      0.241    37.619 r  Single_Note_Inst/dmg0_sine/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[2]_INST_0_i_7/O
                         net (fo=1, routed)           0.000    37.619    Single_Note_Inst/dmg0_sine/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[2]_INST_0_i_7_n_0
    SLICE_X38Y161        MUXF8 (Prop_muxf8_I0_O)      0.098    37.717 r  Single_Note_Inst/dmg0_sine/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[2]_INST_0_i_2/O
                         net (fo=1, routed)           1.143    38.860    Single_Note_Inst/dmg0_sine/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[2]_INST_0_i_2_n_0
    SLICE_X37Y160        LUT6 (Prop_lut6_I1_O)        0.319    39.179 r  Single_Note_Inst/dmg0_sine/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[2]_INST_0/O
                         net (fo=5, routed)           0.741    39.920    Single_Note_Inst/lut_out_0_sine[2]
    SLICE_X36Y157        LUT4 (Prop_lut4_I0_O)        0.124    40.044 r  Single_Note_Inst/pwm_level_sine5_carry_i_7/O
                         net (fo=1, routed)           0.000    40.044    Single_Note_Inst/pwm_level_sine5_carry_i_7_n_0
    SLICE_X36Y157        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    40.594 r  Single_Note_Inst/pwm_level_sine5_carry/CO[3]
                         net (fo=1, routed)           0.000    40.594    Single_Note_Inst/pwm_level_sine5_carry_n_0
    SLICE_X36Y158        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    40.865 r  Single_Note_Inst/pwm_level_sine5_carry__0/CO[0]
                         net (fo=10, routed)          0.826    41.690    Single_Note_Inst/driver_inst/od_level_top_reg[8]_2[0]
    SLICE_X38Y162        LUT6 (Prop_lut6_I4_O)        0.373    42.063 f  Single_Note_Inst/driver_inst/compare0__2_carry__0_i_47/O
                         net (fo=1, routed)           0.475    42.539    keyboard_inst/tone_select_reg_30
    SLICE_X38Y162        LUT6 (Prop_lut6_I0_O)        0.124    42.663 r  keyboard_inst/compare0__2_carry__0_i_20/O
                         net (fo=3, routed)           0.665    43.328    keyboard_inst/Single_Note_Inst/p_0_in[4]
    SLICE_X38Y162        LUT3 (Prop_lut3_I0_O)        0.124    43.452 r  keyboard_inst/compare0__2_carry__0_i_18/O
                         net (fo=2, routed)           0.429    43.881    keyboard_inst/compare0__2_carry__0_i_18_n_0
    SLICE_X35Y162        LUT5 (Prop_lut5_I4_O)        0.124    44.005 r  keyboard_inst/compare0__2_carry__0_i_2/O
                         net (fo=2, routed)           0.632    44.637    Single_Note_Inst/note_arr_reg[2][3][2]
    SLICE_X35Y159        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    45.035 r  Single_Note_Inst/compare0__2_carry__0/CO[3]
                         net (fo=1, routed)           0.000    45.035    Single_Note_Inst/compare0__2_carry__0_n_0
    SLICE_X35Y160        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348    45.383 r  Single_Note_Inst/compare0__2_carry__1/O[1]
                         net (fo=2, routed)           0.000    45.383    VGA_inst/p_m_inst/D[4]
    SLICE_X35Y160        FDRE                                         r  VGA_inst/p_m_inst/wave_shape_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=230, routed)         1.683    41.683    VGA_inst/divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.989 r  VGA_inst/divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.912    VGA_inst/divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.003 r  VGA_inst/divider/inst/clkout1_buf/O
                         net (fo=3356, routed)        1.679    41.682    VGA_inst/p_m_inst/clk_out1
    SLICE_X35Y160        FDRE                                         r  VGA_inst/p_m_inst/wave_shape_reg[0][4]/C
                         clock pessimism              0.000    41.682    
                         clock uncertainty           -0.202    41.480    
    SLICE_X35Y160        FDRE (Setup_fdre_C_D)        0.051    41.531    VGA_inst/p_m_inst/wave_shape_reg[0][4]
  -------------------------------------------------------------------
                         required time                         41.531    
                         arrival time                         -45.383    
  -------------------------------------------------------------------
                         slack                                 -3.852    

Slack (VIOLATED) :        -3.758ns  (required time - arrival time)
  Source:                 Single_Note_Inst/lut_addr_0_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA_inst/p_m_inst/wave_shape_reg[0][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - sys_clk_pin rise@30.000ns)
  Data Path Delay:        9.970ns  (logic 3.722ns (37.333%)  route 6.248ns (62.667%))
  Logic Levels:           13  (CARRY4=3 LUT3=1 LUT4=1 LUT5=1 LUT6=5 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -3.725ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.682ns = ( 41.682 - 40.000 ) 
    Source Clock Delay      (SCD):    5.407ns = ( 35.407 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  clk_100 (IN)
                         net (fo=0)                   0.000    30.000    clk_100
    E3                   IBUF (Prop_ibuf_I_O)         1.482    31.482 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           2.025    33.506    clk_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    33.602 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=230, routed)         1.804    35.407    Single_Note_Inst/clk_100
    SLICE_X40Y160        FDCE                                         r  Single_Note_Inst/lut_addr_0_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y160        FDCE (Prop_fdce_C_Q)         0.419    35.826 r  Single_Note_Inst/lut_addr_0_reg[4]/Q
                         net (fo=115, routed)         1.253    37.079    Single_Note_Inst/dmg0_sine/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[4]
    SLICE_X38Y161        LUT6 (Prop_lut6_I1_O)        0.299    37.378 r  Single_Note_Inst/dmg0_sine/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[2]_INST_0_i_17/O
                         net (fo=1, routed)           0.000    37.378    Single_Note_Inst/dmg0_sine/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[2]_INST_0_i_17_n_0
    SLICE_X38Y161        MUXF7 (Prop_muxf7_I0_O)      0.241    37.619 r  Single_Note_Inst/dmg0_sine/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[2]_INST_0_i_7/O
                         net (fo=1, routed)           0.000    37.619    Single_Note_Inst/dmg0_sine/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[2]_INST_0_i_7_n_0
    SLICE_X38Y161        MUXF8 (Prop_muxf8_I0_O)      0.098    37.717 r  Single_Note_Inst/dmg0_sine/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[2]_INST_0_i_2/O
                         net (fo=1, routed)           1.143    38.860    Single_Note_Inst/dmg0_sine/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[2]_INST_0_i_2_n_0
    SLICE_X37Y160        LUT6 (Prop_lut6_I1_O)        0.319    39.179 r  Single_Note_Inst/dmg0_sine/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[2]_INST_0/O
                         net (fo=5, routed)           0.741    39.920    Single_Note_Inst/lut_out_0_sine[2]
    SLICE_X36Y157        LUT4 (Prop_lut4_I0_O)        0.124    40.044 r  Single_Note_Inst/pwm_level_sine5_carry_i_7/O
                         net (fo=1, routed)           0.000    40.044    Single_Note_Inst/pwm_level_sine5_carry_i_7_n_0
    SLICE_X36Y157        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    40.594 r  Single_Note_Inst/pwm_level_sine5_carry/CO[3]
                         net (fo=1, routed)           0.000    40.594    Single_Note_Inst/pwm_level_sine5_carry_n_0
    SLICE_X36Y158        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    40.865 r  Single_Note_Inst/pwm_level_sine5_carry__0/CO[0]
                         net (fo=10, routed)          0.679    41.544    Single_Note_Inst/driver_inst/od_level_top_reg[8]_2[0]
    SLICE_X37Y162        LUT6 (Prop_lut6_I4_O)        0.373    41.917 f  Single_Note_Inst/driver_inst/compare0__2_carry__0_i_31/O
                         net (fo=1, routed)           0.570    42.487    keyboard_inst/tone_select_reg_32
    SLICE_X37Y162        LUT6 (Prop_lut6_I0_O)        0.124    42.611 r  keyboard_inst/compare0__2_carry__0_i_10/O
                         net (fo=3, routed)           0.587    43.198    keyboard_inst/Single_Note_Inst/p_0_in[6]
    SLICE_X36Y161        LUT3 (Prop_lut3_I0_O)        0.124    43.322 r  keyboard_inst/compare0__2_carry__0_i_28/O
                         net (fo=2, routed)           0.686    44.008    keyboard_inst/compare0__2_carry__0_i_28_n_0
    SLICE_X36Y161        LUT5 (Prop_lut5_I4_O)        0.124    44.132 r  keyboard_inst/compare0__2_carry__1_i_3/O
                         net (fo=2, routed)           0.589    44.720    keyboard_inst/compare_reg[11]_0[0]
    SLICE_X35Y160        LUT6 (Prop_lut6_I3_O)        0.124    44.844 r  keyboard_inst/compare0__2_carry__1_i_6/O
                         net (fo=1, routed)           0.000    44.844    Single_Note_Inst/note_arr_reg[1][3][0]
    SLICE_X35Y160        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    45.376 r  Single_Note_Inst/compare0__2_carry__1/CO[3]
                         net (fo=2, routed)           0.000    45.376    VGA_inst/p_m_inst/D[6]
    SLICE_X35Y160        FDRE                                         r  VGA_inst/p_m_inst/wave_shape_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=230, routed)         1.683    41.683    VGA_inst/divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.989 r  VGA_inst/divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.912    VGA_inst/divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.003 r  VGA_inst/divider/inst/clkout1_buf/O
                         net (fo=3356, routed)        1.679    41.682    VGA_inst/p_m_inst/clk_out1
    SLICE_X35Y160        FDRE                                         r  VGA_inst/p_m_inst/wave_shape_reg[0][6]/C
                         clock pessimism              0.000    41.682    
                         clock uncertainty           -0.202    41.480    
    SLICE_X35Y160        FDRE (Setup_fdre_C_D)        0.138    41.618    VGA_inst/p_m_inst/wave_shape_reg[0][6]
  -------------------------------------------------------------------
                         required time                         41.618    
                         arrival time                         -45.376    
  -------------------------------------------------------------------
                         slack                                 -3.758    

Slack (VIOLATED) :        -3.739ns  (required time - arrival time)
  Source:                 Single_Note_Inst/lut_addr_0_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA_inst/p_m_inst/wave_shape_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - sys_clk_pin rise@30.000ns)
  Data Path Delay:        9.863ns  (logic 3.699ns (37.502%)  route 6.164ns (62.498%))
  Logic Levels:           13  (CARRY4=4 LUT3=1 LUT4=1 LUT5=1 LUT6=4 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -3.725ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.682ns = ( 41.682 - 40.000 ) 
    Source Clock Delay      (SCD):    5.407ns = ( 35.407 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  clk_100 (IN)
                         net (fo=0)                   0.000    30.000    clk_100
    E3                   IBUF (Prop_ibuf_I_O)         1.482    31.482 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           2.025    33.506    clk_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    33.602 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=230, routed)         1.804    35.407    Single_Note_Inst/clk_100
    SLICE_X40Y160        FDCE                                         r  Single_Note_Inst/lut_addr_0_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y160        FDCE (Prop_fdce_C_Q)         0.419    35.826 r  Single_Note_Inst/lut_addr_0_reg[4]/Q
                         net (fo=115, routed)         1.253    37.079    Single_Note_Inst/dmg0_sine/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[4]
    SLICE_X38Y161        LUT6 (Prop_lut6_I1_O)        0.299    37.378 r  Single_Note_Inst/dmg0_sine/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[2]_INST_0_i_17/O
                         net (fo=1, routed)           0.000    37.378    Single_Note_Inst/dmg0_sine/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[2]_INST_0_i_17_n_0
    SLICE_X38Y161        MUXF7 (Prop_muxf7_I0_O)      0.241    37.619 r  Single_Note_Inst/dmg0_sine/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[2]_INST_0_i_7/O
                         net (fo=1, routed)           0.000    37.619    Single_Note_Inst/dmg0_sine/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[2]_INST_0_i_7_n_0
    SLICE_X38Y161        MUXF8 (Prop_muxf8_I0_O)      0.098    37.717 r  Single_Note_Inst/dmg0_sine/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[2]_INST_0_i_2/O
                         net (fo=1, routed)           1.143    38.860    Single_Note_Inst/dmg0_sine/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[2]_INST_0_i_2_n_0
    SLICE_X37Y160        LUT6 (Prop_lut6_I1_O)        0.319    39.179 r  Single_Note_Inst/dmg0_sine/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[2]_INST_0/O
                         net (fo=5, routed)           0.741    39.920    Single_Note_Inst/lut_out_0_sine[2]
    SLICE_X36Y157        LUT4 (Prop_lut4_I0_O)        0.124    40.044 r  Single_Note_Inst/pwm_level_sine5_carry_i_7/O
                         net (fo=1, routed)           0.000    40.044    Single_Note_Inst/pwm_level_sine5_carry_i_7_n_0
    SLICE_X36Y157        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    40.594 r  Single_Note_Inst/pwm_level_sine5_carry/CO[3]
                         net (fo=1, routed)           0.000    40.594    Single_Note_Inst/pwm_level_sine5_carry_n_0
    SLICE_X36Y158        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    40.865 r  Single_Note_Inst/pwm_level_sine5_carry__0/CO[0]
                         net (fo=10, routed)          0.826    41.690    Single_Note_Inst/driver_inst/od_level_top_reg[8]_2[0]
    SLICE_X38Y162        LUT6 (Prop_lut6_I4_O)        0.373    42.063 f  Single_Note_Inst/driver_inst/compare0__2_carry__0_i_47/O
                         net (fo=1, routed)           0.475    42.539    keyboard_inst/tone_select_reg_30
    SLICE_X38Y162        LUT6 (Prop_lut6_I0_O)        0.124    42.663 r  keyboard_inst/compare0__2_carry__0_i_20/O
                         net (fo=3, routed)           0.665    43.328    keyboard_inst/Single_Note_Inst/p_0_in[4]
    SLICE_X38Y162        LUT3 (Prop_lut3_I0_O)        0.124    43.452 r  keyboard_inst/compare0__2_carry__0_i_18/O
                         net (fo=2, routed)           0.429    43.881    keyboard_inst/compare0__2_carry__0_i_18_n_0
    SLICE_X35Y162        LUT5 (Prop_lut5_I4_O)        0.124    44.005 r  keyboard_inst/compare0__2_carry__0_i_2/O
                         net (fo=2, routed)           0.632    44.637    Single_Note_Inst/note_arr_reg[2][3][2]
    SLICE_X35Y159        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    45.035 r  Single_Note_Inst/compare0__2_carry__0/CO[3]
                         net (fo=1, routed)           0.000    45.035    Single_Note_Inst/compare0__2_carry__0_n_0
    SLICE_X35Y160        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235    45.270 r  Single_Note_Inst/compare0__2_carry__1/O[0]
                         net (fo=2, routed)           0.000    45.270    VGA_inst/p_m_inst/D[3]
    SLICE_X35Y160        FDRE                                         r  VGA_inst/p_m_inst/wave_shape_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=230, routed)         1.683    41.683    VGA_inst/divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.989 r  VGA_inst/divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.912    VGA_inst/divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.003 r  VGA_inst/divider/inst/clkout1_buf/O
                         net (fo=3356, routed)        1.679    41.682    VGA_inst/p_m_inst/clk_out1
    SLICE_X35Y160        FDRE                                         r  VGA_inst/p_m_inst/wave_shape_reg[0][3]/C
                         clock pessimism              0.000    41.682    
                         clock uncertainty           -0.202    41.480    
    SLICE_X35Y160        FDRE (Setup_fdre_C_D)        0.051    41.531    VGA_inst/p_m_inst/wave_shape_reg[0][3]
  -------------------------------------------------------------------
                         required time                         41.531    
                         arrival time                         -45.270    
  -------------------------------------------------------------------
                         slack                                 -3.739    

Slack (VIOLATED) :        -3.392ns  (required time - arrival time)
  Source:                 keyboard_inst/note_arr_reg[0][0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA_inst/p_m_inst/green_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - sys_clk_pin rise@30.000ns)
  Data Path Delay:        9.409ns  (logic 1.758ns (18.684%)  route 7.651ns (81.316%))
  Logic Levels:           10  (LUT3=1 LUT4=1 LUT5=1 LUT6=7)
  Clock Path Skew:        -3.812ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.588ns = ( 41.588 - 40.000 ) 
    Source Clock Delay      (SCD):    5.400ns = ( 35.400 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  clk_100 (IN)
                         net (fo=0)                   0.000    30.000    clk_100
    E3                   IBUF (Prop_ibuf_I_O)         1.482    31.482 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           2.025    33.506    clk_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    33.602 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=230, routed)         1.797    35.400    keyboard_inst/clk_100
    SLICE_X60Y155        FDCE                                         r  keyboard_inst/note_arr_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y155        FDCE (Prop_fdce_C_Q)         0.518    35.918 f  keyboard_inst/note_arr_reg[0][0]/Q
                         net (fo=43, routed)          1.073    36.990    keyboard_inst/note_out[0][0]
    SLICE_X63Y157        LUT4 (Prop_lut4_I0_O)        0.124    37.114 f  keyboard_inst/blue[0]_i_60/O
                         net (fo=2, routed)           1.054    38.168    keyboard_inst/blue[0]_i_60_n_0
    SLICE_X60Y154        LUT6 (Prop_lut6_I0_O)        0.124    38.292 r  keyboard_inst/blue[0]_i_55/O
                         net (fo=2, routed)           0.937    39.229    keyboard_inst/blue[0]_i_55_n_0
    SLICE_X72Y155        LUT6 (Prop_lut6_I4_O)        0.124    39.353 r  keyboard_inst/red[3]_i_358/O
                         net (fo=5, routed)           0.801    40.154    VGA_inst/p_m_inst/octave_arr_reg[3][0]_2
    SLICE_X78Y154        LUT5 (Prop_lut5_I0_O)        0.124    40.278 f  VGA_inst/p_m_inst/blue[0]_i_27/O
                         net (fo=2, routed)           0.701    40.979    VGA_inst/p_m_inst/blue[0]_i_27_n_0
    SLICE_X76Y154        LUT6 (Prop_lut6_I2_O)        0.124    41.103 r  VGA_inst/p_m_inst/blue[0]_i_11/O
                         net (fo=1, routed)           0.714    41.817    VGA_inst/p_m_inst/blue[0]_i_11_n_0
    SLICE_X75Y152        LUT6 (Prop_lut6_I1_O)        0.124    41.941 f  VGA_inst/p_m_inst/blue[0]_i_7/O
                         net (fo=1, routed)           0.817    42.758    VGA_inst/p_m_inst/blue[0]_i_7_n_0
    SLICE_X75Y151        LUT6 (Prop_lut6_I0_O)        0.124    42.882 f  VGA_inst/p_m_inst/blue[0]_i_6/O
                         net (fo=2, routed)           0.646    43.528    VGA_inst/p_m_inst/blue[0]_i_6_n_0
    SLICE_X77Y148        LUT3 (Prop_lut3_I1_O)        0.124    43.652 f  VGA_inst/p_m_inst/blue[0]_i_4/O
                         net (fo=2, routed)           0.351    44.003    VGA_inst/p_m_inst/blue[0]_i_4_n_0
    SLICE_X77Y147        LUT6 (Prop_lut6_I0_O)        0.124    44.127 r  VGA_inst/p_m_inst/blue[0]_i_2/O
                         net (fo=2, routed)           0.558    44.685    VGA_inst/p_m_inst/blue[0]_i_2_n_0
    SLICE_X75Y147        LUT6 (Prop_lut6_I5_O)        0.124    44.809 r  VGA_inst/p_m_inst/green[0]_i_1/O
                         net (fo=1, routed)           0.000    44.809    VGA_inst/p_m_inst/green[0]_i_1_n_0
    SLICE_X75Y147        FDRE                                         r  VGA_inst/p_m_inst/green_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=230, routed)         1.683    41.683    VGA_inst/divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.989 r  VGA_inst/divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.912    VGA_inst/divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.003 r  VGA_inst/divider/inst/clkout1_buf/O
                         net (fo=3356, routed)        1.585    41.588    VGA_inst/p_m_inst/clk_out1
    SLICE_X75Y147        FDRE                                         r  VGA_inst/p_m_inst/green_reg[0]/C
                         clock pessimism              0.000    41.588    
                         clock uncertainty           -0.202    41.386    
    SLICE_X75Y147        FDRE (Setup_fdre_C_D)        0.031    41.417    VGA_inst/p_m_inst/green_reg[0]
  -------------------------------------------------------------------
                         required time                         41.417    
                         arrival time                         -44.809    
  -------------------------------------------------------------------
                         slack                                 -3.392    

Slack (VIOLATED) :        -3.329ns  (required time - arrival time)
  Source:                 keyboard_inst/note_arr_reg[0][0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA_inst/p_m_inst/green_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - sys_clk_pin rise@30.000ns)
  Data Path Delay:        9.347ns  (logic 1.758ns (18.808%)  route 7.589ns (81.191%))
  Logic Levels:           10  (LUT3=1 LUT4=1 LUT5=1 LUT6=7)
  Clock Path Skew:        -3.812ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.588ns = ( 41.588 - 40.000 ) 
    Source Clock Delay      (SCD):    5.400ns = ( 35.400 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  clk_100 (IN)
                         net (fo=0)                   0.000    30.000    clk_100
    E3                   IBUF (Prop_ibuf_I_O)         1.482    31.482 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           2.025    33.506    clk_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    33.602 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=230, routed)         1.797    35.400    keyboard_inst/clk_100
    SLICE_X60Y155        FDCE                                         r  keyboard_inst/note_arr_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y155        FDCE (Prop_fdce_C_Q)         0.518    35.918 f  keyboard_inst/note_arr_reg[0][0]/Q
                         net (fo=43, routed)          1.073    36.990    keyboard_inst/note_out[0][0]
    SLICE_X63Y157        LUT4 (Prop_lut4_I0_O)        0.124    37.114 f  keyboard_inst/blue[0]_i_60/O
                         net (fo=2, routed)           1.054    38.168    keyboard_inst/blue[0]_i_60_n_0
    SLICE_X60Y154        LUT6 (Prop_lut6_I0_O)        0.124    38.292 r  keyboard_inst/blue[0]_i_55/O
                         net (fo=2, routed)           0.937    39.229    keyboard_inst/blue[0]_i_55_n_0
    SLICE_X72Y155        LUT6 (Prop_lut6_I4_O)        0.124    39.353 r  keyboard_inst/red[3]_i_358/O
                         net (fo=5, routed)           0.801    40.154    VGA_inst/p_m_inst/octave_arr_reg[3][0]_2
    SLICE_X78Y154        LUT5 (Prop_lut5_I0_O)        0.124    40.278 f  VGA_inst/p_m_inst/blue[0]_i_27/O
                         net (fo=2, routed)           0.701    40.979    VGA_inst/p_m_inst/blue[0]_i_27_n_0
    SLICE_X76Y154        LUT6 (Prop_lut6_I2_O)        0.124    41.103 r  VGA_inst/p_m_inst/blue[0]_i_11/O
                         net (fo=1, routed)           0.714    41.817    VGA_inst/p_m_inst/blue[0]_i_11_n_0
    SLICE_X75Y152        LUT6 (Prop_lut6_I1_O)        0.124    41.941 f  VGA_inst/p_m_inst/blue[0]_i_7/O
                         net (fo=1, routed)           0.817    42.758    VGA_inst/p_m_inst/blue[0]_i_7_n_0
    SLICE_X75Y151        LUT6 (Prop_lut6_I0_O)        0.124    42.882 f  VGA_inst/p_m_inst/blue[0]_i_6/O
                         net (fo=2, routed)           0.646    43.528    VGA_inst/p_m_inst/blue[0]_i_6_n_0
    SLICE_X77Y148        LUT3 (Prop_lut3_I1_O)        0.124    43.652 f  VGA_inst/p_m_inst/blue[0]_i_4/O
                         net (fo=2, routed)           0.413    44.065    VGA_inst/p_m_inst/blue[0]_i_4_n_0
    SLICE_X77Y148        LUT6 (Prop_lut6_I2_O)        0.124    44.189 f  VGA_inst/p_m_inst/green[2]_i_2/O
                         net (fo=1, routed)           0.433    44.623    VGA_inst/p_m_inst/green[2]_i_2_n_0
    SLICE_X77Y148        LUT6 (Prop_lut6_I1_O)        0.124    44.747 r  VGA_inst/p_m_inst/green[2]_i_1/O
                         net (fo=1, routed)           0.000    44.747    VGA_inst/p_m_inst/green[2]_i_1_n_0
    SLICE_X77Y148        FDRE                                         r  VGA_inst/p_m_inst/green_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=230, routed)         1.683    41.683    VGA_inst/divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.989 r  VGA_inst/divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.912    VGA_inst/divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.003 r  VGA_inst/divider/inst/clkout1_buf/O
                         net (fo=3356, routed)        1.585    41.588    VGA_inst/p_m_inst/clk_out1
    SLICE_X77Y148        FDRE                                         r  VGA_inst/p_m_inst/green_reg[2]/C
                         clock pessimism              0.000    41.588    
                         clock uncertainty           -0.202    41.386    
    SLICE_X77Y148        FDRE (Setup_fdre_C_D)        0.032    41.418    VGA_inst/p_m_inst/green_reg[2]
  -------------------------------------------------------------------
                         required time                         41.418    
                         arrival time                         -44.747    
  -------------------------------------------------------------------
                         slack                                 -3.329    

Slack (VIOLATED) :        -3.042ns  (required time - arrival time)
  Source:                 keyboard_inst/note_arr_reg[0][1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA_inst/p_m_inst/blue_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - sys_clk_pin rise@30.000ns)
  Data Path Delay:        8.988ns  (logic 2.542ns (28.283%)  route 6.446ns (71.717%))
  Logic Levels:           10  (LUT2=1 LUT4=1 LUT5=3 LUT6=5)
  Clock Path Skew:        -3.812ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.588ns = ( 41.588 - 40.000 ) 
    Source Clock Delay      (SCD):    5.400ns = ( 35.400 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  clk_100 (IN)
                         net (fo=0)                   0.000    30.000    clk_100
    E3                   IBUF (Prop_ibuf_I_O)         1.482    31.482 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           2.025    33.506    clk_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    33.602 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=230, routed)         1.797    35.400    keyboard_inst/clk_100
    SLICE_X60Y155        FDCE                                         r  keyboard_inst/note_arr_reg[0][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y155        FDCE (Prop_fdce_C_Q)         0.478    35.878 r  keyboard_inst/note_arr_reg[0][1]/Q
                         net (fo=43, routed)          0.791    36.669    keyboard_inst/note_out[0][1]
    SLICE_X61Y156        LUT4 (Prop_lut4_I0_O)        0.322    36.991 r  keyboard_inst/red[3]_i_810/O
                         net (fo=2, routed)           1.173    38.164    keyboard_inst/red[3]_i_810_n_0
    SLICE_X73Y156        LUT5 (Prop_lut5_I4_O)        0.326    38.490 r  keyboard_inst/red[3]_i_412/O
                         net (fo=3, routed)           0.879    39.369    keyboard_inst/blue_reg[0]_4
    SLICE_X73Y153        LUT2 (Prop_lut2_I1_O)        0.150    39.519 f  keyboard_inst/blue[0]_i_34/O
                         net (fo=4, routed)           0.585    40.103    VGA_inst/p_m_inst/octave_select_reg_6
    SLICE_X74Y152        LUT5 (Prop_lut5_I0_O)        0.318    40.421 f  VGA_inst/p_m_inst/red[3]_i_171/O
                         net (fo=1, routed)           0.427    40.849    VGA_inst/p_m_inst/red[3]_i_171_n_0
    SLICE_X77Y151        LUT5 (Prop_lut5_I2_O)        0.328    41.177 f  VGA_inst/p_m_inst/red[3]_i_70/O
                         net (fo=1, routed)           0.287    41.464    VGA_inst/p_m_inst/red[3]_i_70_n_0
    SLICE_X75Y151        LUT6 (Prop_lut6_I4_O)        0.124    41.588 f  VGA_inst/p_m_inst/red[3]_i_41/O
                         net (fo=2, routed)           1.082    42.671    VGA_inst/p_m_inst/red[3]_i_41_n_0
    SLICE_X75Y150        LUT6 (Prop_lut6_I0_O)        0.124    42.795 f  VGA_inst/p_m_inst/red[3]_i_34/O
                         net (fo=1, routed)           0.149    42.944    VGA_inst/p_m_inst/red[3]_i_34_n_0
    SLICE_X75Y150        LUT6 (Prop_lut6_I4_O)        0.124    43.068 r  VGA_inst/p_m_inst/red[3]_i_17/O
                         net (fo=2, routed)           0.333    43.401    VGA_inst/p_m_inst/red[3]_i_17_n_0
    SLICE_X73Y149        LUT6 (Prop_lut6_I1_O)        0.124    43.525 f  VGA_inst/p_m_inst/red[3]_i_8/O
                         net (fo=1, routed)           0.402    43.927    VGA_inst/p_m_inst/red[3]_i_8_n_0
    SLICE_X73Y149        LUT6 (Prop_lut6_I1_O)        0.124    44.051 r  VGA_inst/p_m_inst/red[3]_i_2/O
                         net (fo=2, routed)           0.336    44.387    VGA_inst/p_m_inst/red[3]_i_2_n_0
    SLICE_X77Y149        FDSE                                         r  VGA_inst/p_m_inst/blue_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=230, routed)         1.683    41.683    VGA_inst/divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.989 r  VGA_inst/divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.912    VGA_inst/divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.003 r  VGA_inst/divider/inst/clkout1_buf/O
                         net (fo=3356, routed)        1.585    41.588    VGA_inst/p_m_inst/clk_out1
    SLICE_X77Y149        FDSE                                         r  VGA_inst/p_m_inst/blue_reg[3]/C
                         clock pessimism              0.000    41.588    
                         clock uncertainty           -0.202    41.386    
    SLICE_X77Y149        FDSE (Setup_fdse_C_D)       -0.040    41.346    VGA_inst/p_m_inst/blue_reg[3]
  -------------------------------------------------------------------
                         required time                         41.346    
                         arrival time                         -44.387    
  -------------------------------------------------------------------
                         slack                                 -3.042    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.278ns  (arrival time - required time)
  Source:                 controller_inst/cur_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA_inst/p_m_inst/statement_lut_addr_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.819ns  (logic 0.186ns (22.719%)  route 0.633ns (77.281%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.645ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.917ns
    Source Clock Delay      (SCD):    1.562ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=230, routed)         0.642     1.562    controller_inst/clk_100
    SLICE_X49Y153        FDRE                                         r  controller_inst/cur_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y153        FDRE (Prop_fdre_C_Q)         0.141     1.703 f  controller_inst/cur_state_reg[1]/Q
                         net (fo=18, routed)          0.421     2.124    VGA_inst/p_m_inst/Q[1]
    SLICE_X57Y157        LUT5 (Prop_lut5_I1_O)        0.045     2.169 r  VGA_inst/p_m_inst/statement_lut_addr[14]_i_2/O
                         net (fo=16, routed)          0.211     2.381    VGA_inst/p_m_inst/statement_lut_addr[14]_i_2_n_0
    SLICE_X56Y161        FDRE                                         r  VGA_inst/p_m_inst/statement_lut_addr_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=230, routed)         0.898     0.898    VGA_inst/divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  VGA_inst/divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    VGA_inst/divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  VGA_inst/divider/inst/clkout1_buf/O
                         net (fo=3356, routed)        0.915     0.917    VGA_inst/p_m_inst/clk_out1
    SLICE_X56Y161        FDRE                                         r  VGA_inst/p_m_inst/statement_lut_addr_reg[1]/C
                         clock pessimism              0.000     0.917    
                         clock uncertainty            0.202     1.119    
    SLICE_X56Y161        FDRE (Hold_fdre_C_CE)       -0.016     1.103    VGA_inst/p_m_inst/statement_lut_addr_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.103    
                         arrival time                           2.381    
  -------------------------------------------------------------------
                         slack                                  1.278    

Slack (MET) :             1.278ns  (arrival time - required time)
  Source:                 controller_inst/cur_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA_inst/p_m_inst/statement_lut_addr_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.819ns  (logic 0.186ns (22.719%)  route 0.633ns (77.281%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.645ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.917ns
    Source Clock Delay      (SCD):    1.562ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=230, routed)         0.642     1.562    controller_inst/clk_100
    SLICE_X49Y153        FDRE                                         r  controller_inst/cur_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y153        FDRE (Prop_fdre_C_Q)         0.141     1.703 f  controller_inst/cur_state_reg[1]/Q
                         net (fo=18, routed)          0.421     2.124    VGA_inst/p_m_inst/Q[1]
    SLICE_X57Y157        LUT5 (Prop_lut5_I1_O)        0.045     2.169 r  VGA_inst/p_m_inst/statement_lut_addr[14]_i_2/O
                         net (fo=16, routed)          0.211     2.381    VGA_inst/p_m_inst/statement_lut_addr[14]_i_2_n_0
    SLICE_X56Y161        FDRE                                         r  VGA_inst/p_m_inst/statement_lut_addr_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=230, routed)         0.898     0.898    VGA_inst/divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  VGA_inst/divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    VGA_inst/divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  VGA_inst/divider/inst/clkout1_buf/O
                         net (fo=3356, routed)        0.915     0.917    VGA_inst/p_m_inst/clk_out1
    SLICE_X56Y161        FDRE                                         r  VGA_inst/p_m_inst/statement_lut_addr_reg[2]/C
                         clock pessimism              0.000     0.917    
                         clock uncertainty            0.202     1.119    
    SLICE_X56Y161        FDRE (Hold_fdre_C_CE)       -0.016     1.103    VGA_inst/p_m_inst/statement_lut_addr_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.103    
                         arrival time                           2.381    
  -------------------------------------------------------------------
                         slack                                  1.278    

Slack (MET) :             1.278ns  (arrival time - required time)
  Source:                 controller_inst/cur_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA_inst/p_m_inst/statement_lut_addr_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.819ns  (logic 0.186ns (22.719%)  route 0.633ns (77.281%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.645ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.917ns
    Source Clock Delay      (SCD):    1.562ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=230, routed)         0.642     1.562    controller_inst/clk_100
    SLICE_X49Y153        FDRE                                         r  controller_inst/cur_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y153        FDRE (Prop_fdre_C_Q)         0.141     1.703 f  controller_inst/cur_state_reg[1]/Q
                         net (fo=18, routed)          0.421     2.124    VGA_inst/p_m_inst/Q[1]
    SLICE_X57Y157        LUT5 (Prop_lut5_I1_O)        0.045     2.169 r  VGA_inst/p_m_inst/statement_lut_addr[14]_i_2/O
                         net (fo=16, routed)          0.211     2.381    VGA_inst/p_m_inst/statement_lut_addr[14]_i_2_n_0
    SLICE_X56Y161        FDRE                                         r  VGA_inst/p_m_inst/statement_lut_addr_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=230, routed)         0.898     0.898    VGA_inst/divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  VGA_inst/divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    VGA_inst/divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  VGA_inst/divider/inst/clkout1_buf/O
                         net (fo=3356, routed)        0.915     0.917    VGA_inst/p_m_inst/clk_out1
    SLICE_X56Y161        FDRE                                         r  VGA_inst/p_m_inst/statement_lut_addr_reg[3]/C
                         clock pessimism              0.000     0.917    
                         clock uncertainty            0.202     1.119    
    SLICE_X56Y161        FDRE (Hold_fdre_C_CE)       -0.016     1.103    VGA_inst/p_m_inst/statement_lut_addr_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.103    
                         arrival time                           2.381    
  -------------------------------------------------------------------
                         slack                                  1.278    

Slack (MET) :             1.278ns  (arrival time - required time)
  Source:                 controller_inst/cur_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA_inst/p_m_inst/statement_lut_addr_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.819ns  (logic 0.186ns (22.719%)  route 0.633ns (77.281%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.645ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.917ns
    Source Clock Delay      (SCD):    1.562ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=230, routed)         0.642     1.562    controller_inst/clk_100
    SLICE_X49Y153        FDRE                                         r  controller_inst/cur_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y153        FDRE (Prop_fdre_C_Q)         0.141     1.703 f  controller_inst/cur_state_reg[1]/Q
                         net (fo=18, routed)          0.421     2.124    VGA_inst/p_m_inst/Q[1]
    SLICE_X57Y157        LUT5 (Prop_lut5_I1_O)        0.045     2.169 r  VGA_inst/p_m_inst/statement_lut_addr[14]_i_2/O
                         net (fo=16, routed)          0.211     2.381    VGA_inst/p_m_inst/statement_lut_addr[14]_i_2_n_0
    SLICE_X56Y161        FDRE                                         r  VGA_inst/p_m_inst/statement_lut_addr_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=230, routed)         0.898     0.898    VGA_inst/divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  VGA_inst/divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    VGA_inst/divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  VGA_inst/divider/inst/clkout1_buf/O
                         net (fo=3356, routed)        0.915     0.917    VGA_inst/p_m_inst/clk_out1
    SLICE_X56Y161        FDRE                                         r  VGA_inst/p_m_inst/statement_lut_addr_reg[4]/C
                         clock pessimism              0.000     0.917    
                         clock uncertainty            0.202     1.119    
    SLICE_X56Y161        FDRE (Hold_fdre_C_CE)       -0.016     1.103    VGA_inst/p_m_inst/statement_lut_addr_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.103    
                         arrival time                           2.381    
  -------------------------------------------------------------------
                         slack                                  1.278    

Slack (MET) :             1.284ns  (arrival time - required time)
  Source:                 controller_inst/cur_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA_inst/p_m_inst/statement_lut_addr_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.960ns  (logic 0.231ns (24.057%)  route 0.729ns (75.943%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.646ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.916ns
    Source Clock Delay      (SCD):    1.562ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=230, routed)         0.642     1.562    controller_inst/clk_100
    SLICE_X49Y153        FDRE                                         r  controller_inst/cur_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y153        FDRE (Prop_fdre_C_Q)         0.141     1.703 f  controller_inst/cur_state_reg[1]/Q
                         net (fo=18, routed)          0.421     2.124    VGA_inst/p_m_inst/Q[1]
    SLICE_X57Y157        LUT5 (Prop_lut5_I1_O)        0.045     2.169 r  VGA_inst/p_m_inst/statement_lut_addr[14]_i_2/O
                         net (fo=16, routed)          0.308     2.477    VGA_inst/p_m_inst/statement_lut_addr[14]_i_2_n_0
    SLICE_X58Y164        LUT3 (Prop_lut3_I1_O)        0.045     2.522 r  VGA_inst/p_m_inst/statement_lut_addr[0]_i_1/O
                         net (fo=1, routed)           0.000     2.522    VGA_inst/p_m_inst/statement_lut_addr[0]_i_1_n_0
    SLICE_X58Y164        FDRE                                         r  VGA_inst/p_m_inst/statement_lut_addr_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=230, routed)         0.898     0.898    VGA_inst/divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  VGA_inst/divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    VGA_inst/divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  VGA_inst/divider/inst/clkout1_buf/O
                         net (fo=3356, routed)        0.914     0.916    VGA_inst/p_m_inst/clk_out1
    SLICE_X58Y164        FDRE                                         r  VGA_inst/p_m_inst/statement_lut_addr_reg[0]/C
                         clock pessimism              0.000     0.916    
                         clock uncertainty            0.202     1.118    
    SLICE_X58Y164        FDRE (Hold_fdre_C_D)         0.120     1.238    VGA_inst/p_m_inst/statement_lut_addr_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.238    
                         arrival time                           2.522    
  -------------------------------------------------------------------
                         slack                                  1.284    

Slack (MET) :             1.292ns  (arrival time - required time)
  Source:                 controller_inst/cur_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA_inst/p_m_inst/statement_lut_addr_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.830ns  (logic 0.186ns (22.404%)  route 0.644ns (77.596%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.648ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.914ns
    Source Clock Delay      (SCD):    1.562ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=230, routed)         0.642     1.562    controller_inst/clk_100
    SLICE_X49Y153        FDRE                                         r  controller_inst/cur_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y153        FDRE (Prop_fdre_C_Q)         0.141     1.703 f  controller_inst/cur_state_reg[1]/Q
                         net (fo=18, routed)          0.421     2.124    VGA_inst/p_m_inst/Q[1]
    SLICE_X57Y157        LUT5 (Prop_lut5_I1_O)        0.045     2.169 r  VGA_inst/p_m_inst/statement_lut_addr[14]_i_2/O
                         net (fo=16, routed)          0.223     2.392    VGA_inst/p_m_inst/statement_lut_addr[14]_i_2_n_0
    SLICE_X56Y164        FDRE                                         r  VGA_inst/p_m_inst/statement_lut_addr_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=230, routed)         0.898     0.898    VGA_inst/divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  VGA_inst/divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    VGA_inst/divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  VGA_inst/divider/inst/clkout1_buf/O
                         net (fo=3356, routed)        0.912     0.914    VGA_inst/p_m_inst/clk_out1
    SLICE_X56Y164        FDRE                                         r  VGA_inst/p_m_inst/statement_lut_addr_reg[13]/C
                         clock pessimism              0.000     0.914    
                         clock uncertainty            0.202     1.116    
    SLICE_X56Y164        FDRE (Hold_fdre_C_CE)       -0.016     1.100    VGA_inst/p_m_inst/statement_lut_addr_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.100    
                         arrival time                           2.392    
  -------------------------------------------------------------------
                         slack                                  1.292    

Slack (MET) :             1.292ns  (arrival time - required time)
  Source:                 controller_inst/cur_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA_inst/p_m_inst/statement_lut_addr_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.830ns  (logic 0.186ns (22.404%)  route 0.644ns (77.596%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.648ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.914ns
    Source Clock Delay      (SCD):    1.562ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=230, routed)         0.642     1.562    controller_inst/clk_100
    SLICE_X49Y153        FDRE                                         r  controller_inst/cur_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y153        FDRE (Prop_fdre_C_Q)         0.141     1.703 f  controller_inst/cur_state_reg[1]/Q
                         net (fo=18, routed)          0.421     2.124    VGA_inst/p_m_inst/Q[1]
    SLICE_X57Y157        LUT5 (Prop_lut5_I1_O)        0.045     2.169 r  VGA_inst/p_m_inst/statement_lut_addr[14]_i_2/O
                         net (fo=16, routed)          0.223     2.392    VGA_inst/p_m_inst/statement_lut_addr[14]_i_2_n_0
    SLICE_X56Y164        FDRE                                         r  VGA_inst/p_m_inst/statement_lut_addr_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=230, routed)         0.898     0.898    VGA_inst/divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  VGA_inst/divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    VGA_inst/divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  VGA_inst/divider/inst/clkout1_buf/O
                         net (fo=3356, routed)        0.912     0.914    VGA_inst/p_m_inst/clk_out1
    SLICE_X56Y164        FDRE                                         r  VGA_inst/p_m_inst/statement_lut_addr_reg[14]/C
                         clock pessimism              0.000     0.914    
                         clock uncertainty            0.202     1.116    
    SLICE_X56Y164        FDRE (Hold_fdre_C_CE)       -0.016     1.100    VGA_inst/p_m_inst/statement_lut_addr_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.100    
                         arrival time                           2.392    
  -------------------------------------------------------------------
                         slack                                  1.292    

Slack (MET) :             1.325ns  (arrival time - required time)
  Source:                 controller_inst/cur_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA_inst/p_m_inst/statement_lut_addr_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.864ns  (logic 0.186ns (21.515%)  route 0.678ns (78.485%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.647ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.915ns
    Source Clock Delay      (SCD):    1.562ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=230, routed)         0.642     1.562    controller_inst/clk_100
    SLICE_X49Y153        FDRE                                         r  controller_inst/cur_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y153        FDRE (Prop_fdre_C_Q)         0.141     1.703 f  controller_inst/cur_state_reg[1]/Q
                         net (fo=18, routed)          0.421     2.124    VGA_inst/p_m_inst/Q[1]
    SLICE_X57Y157        LUT5 (Prop_lut5_I1_O)        0.045     2.169 r  VGA_inst/p_m_inst/statement_lut_addr[14]_i_2/O
                         net (fo=16, routed)          0.257     2.426    VGA_inst/p_m_inst/statement_lut_addr[14]_i_2_n_0
    SLICE_X56Y162        FDRE                                         r  VGA_inst/p_m_inst/statement_lut_addr_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=230, routed)         0.898     0.898    VGA_inst/divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  VGA_inst/divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    VGA_inst/divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  VGA_inst/divider/inst/clkout1_buf/O
                         net (fo=3356, routed)        0.913     0.915    VGA_inst/p_m_inst/clk_out1
    SLICE_X56Y162        FDRE                                         r  VGA_inst/p_m_inst/statement_lut_addr_reg[5]/C
                         clock pessimism              0.000     0.915    
                         clock uncertainty            0.202     1.117    
    SLICE_X56Y162        FDRE (Hold_fdre_C_CE)       -0.016     1.101    VGA_inst/p_m_inst/statement_lut_addr_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.101    
                         arrival time                           2.426    
  -------------------------------------------------------------------
                         slack                                  1.325    

Slack (MET) :             1.325ns  (arrival time - required time)
  Source:                 controller_inst/cur_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA_inst/p_m_inst/statement_lut_addr_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.864ns  (logic 0.186ns (21.515%)  route 0.678ns (78.485%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.647ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.915ns
    Source Clock Delay      (SCD):    1.562ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=230, routed)         0.642     1.562    controller_inst/clk_100
    SLICE_X49Y153        FDRE                                         r  controller_inst/cur_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y153        FDRE (Prop_fdre_C_Q)         0.141     1.703 f  controller_inst/cur_state_reg[1]/Q
                         net (fo=18, routed)          0.421     2.124    VGA_inst/p_m_inst/Q[1]
    SLICE_X57Y157        LUT5 (Prop_lut5_I1_O)        0.045     2.169 r  VGA_inst/p_m_inst/statement_lut_addr[14]_i_2/O
                         net (fo=16, routed)          0.257     2.426    VGA_inst/p_m_inst/statement_lut_addr[14]_i_2_n_0
    SLICE_X56Y162        FDRE                                         r  VGA_inst/p_m_inst/statement_lut_addr_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=230, routed)         0.898     0.898    VGA_inst/divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  VGA_inst/divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    VGA_inst/divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  VGA_inst/divider/inst/clkout1_buf/O
                         net (fo=3356, routed)        0.913     0.915    VGA_inst/p_m_inst/clk_out1
    SLICE_X56Y162        FDRE                                         r  VGA_inst/p_m_inst/statement_lut_addr_reg[6]/C
                         clock pessimism              0.000     0.915    
                         clock uncertainty            0.202     1.117    
    SLICE_X56Y162        FDRE (Hold_fdre_C_CE)       -0.016     1.101    VGA_inst/p_m_inst/statement_lut_addr_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.101    
                         arrival time                           2.426    
  -------------------------------------------------------------------
                         slack                                  1.325    

Slack (MET) :             1.325ns  (arrival time - required time)
  Source:                 controller_inst/cur_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA_inst/p_m_inst/statement_lut_addr_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.864ns  (logic 0.186ns (21.515%)  route 0.678ns (78.485%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.647ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.915ns
    Source Clock Delay      (SCD):    1.562ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=230, routed)         0.642     1.562    controller_inst/clk_100
    SLICE_X49Y153        FDRE                                         r  controller_inst/cur_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y153        FDRE (Prop_fdre_C_Q)         0.141     1.703 f  controller_inst/cur_state_reg[1]/Q
                         net (fo=18, routed)          0.421     2.124    VGA_inst/p_m_inst/Q[1]
    SLICE_X57Y157        LUT5 (Prop_lut5_I1_O)        0.045     2.169 r  VGA_inst/p_m_inst/statement_lut_addr[14]_i_2/O
                         net (fo=16, routed)          0.257     2.426    VGA_inst/p_m_inst/statement_lut_addr[14]_i_2_n_0
    SLICE_X56Y162        FDRE                                         r  VGA_inst/p_m_inst/statement_lut_addr_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=230, routed)         0.898     0.898    VGA_inst/divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  VGA_inst/divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    VGA_inst/divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  VGA_inst/divider/inst/clkout1_buf/O
                         net (fo=3356, routed)        0.913     0.915    VGA_inst/p_m_inst/clk_out1
    SLICE_X56Y162        FDRE                                         r  VGA_inst/p_m_inst/statement_lut_addr_reg[7]/C
                         clock pessimism              0.000     0.915    
                         clock uncertainty            0.202     1.117    
    SLICE_X56Y162        FDRE (Hold_fdre_C_CE)       -0.016     1.101    VGA_inst/p_m_inst/statement_lut_addr_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.101    
                         arrival time                           2.426    
  -------------------------------------------------------------------
                         slack                                  1.325    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.029ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.626ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.029ns  (required time - arrival time)
  Source:                 controller_inst/cur_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            keyboard_inst/octave_arr_reg[3][0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.415ns  (logic 0.580ns (13.136%)  route 3.835ns (86.864%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.091ns = ( 15.091 - 10.000 ) 
    Source Clock Delay      (SCD):    5.404ns
    Clock Pessimism Removal (CPR):    0.197ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=230, routed)         1.801     5.404    controller_inst/clk_100
    SLICE_X49Y153        FDRE                                         r  controller_inst/cur_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y153        FDRE (Prop_fdre_C_Q)         0.456     5.860 f  controller_inst/cur_state_reg[1]/Q
                         net (fo=18, routed)          0.707     6.567    controller_inst/Q[1]
    SLICE_X49Y153        LUT2 (Prop_lut2_I0_O)        0.124     6.691 f  controller_inst/overdrive_level[9]_i_2/O
                         net (fo=94, routed)          3.128     9.819    keyboard_inst/cur_state_reg[1]
    SLICE_X63Y154        FDCE                                         f  keyboard_inst/octave_arr_reg[3][0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100 (IN)
                         net (fo=0)                   0.000    10.000    clk_100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=230, routed)         1.669    15.091    keyboard_inst/clk_100
    SLICE_X63Y154        FDCE                                         r  keyboard_inst/octave_arr_reg[3][0]/C
                         clock pessimism              0.197    15.288    
                         clock uncertainty           -0.035    15.253    
    SLICE_X63Y154        FDCE (Recov_fdce_C_CLR)     -0.405    14.848    keyboard_inst/octave_arr_reg[3][0]
  -------------------------------------------------------------------
                         required time                         14.848    
                         arrival time                          -9.819    
  -------------------------------------------------------------------
                         slack                                  5.029    

Slack (MET) :             5.088ns  (required time - arrival time)
  Source:                 controller_inst/cur_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            keyboard_inst/note_arr_reg[1][0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.357ns  (logic 0.580ns (13.312%)  route 3.777ns (86.688%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.092ns = ( 15.092 - 10.000 ) 
    Source Clock Delay      (SCD):    5.404ns
    Clock Pessimism Removal (CPR):    0.197ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=230, routed)         1.801     5.404    controller_inst/clk_100
    SLICE_X49Y153        FDRE                                         r  controller_inst/cur_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y153        FDRE (Prop_fdre_C_Q)         0.456     5.860 f  controller_inst/cur_state_reg[1]/Q
                         net (fo=18, routed)          0.707     6.567    controller_inst/Q[1]
    SLICE_X49Y153        LUT2 (Prop_lut2_I0_O)        0.124     6.691 f  controller_inst/overdrive_level[9]_i_2/O
                         net (fo=94, routed)          3.070     9.761    keyboard_inst/cur_state_reg[1]
    SLICE_X64Y155        FDCE                                         f  keyboard_inst/note_arr_reg[1][0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100 (IN)
                         net (fo=0)                   0.000    10.000    clk_100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=230, routed)         1.670    15.092    keyboard_inst/clk_100
    SLICE_X64Y155        FDCE                                         r  keyboard_inst/note_arr_reg[1][0]/C
                         clock pessimism              0.197    15.289    
                         clock uncertainty           -0.035    15.254    
    SLICE_X64Y155        FDCE (Recov_fdce_C_CLR)     -0.405    14.849    keyboard_inst/note_arr_reg[1][0]
  -------------------------------------------------------------------
                         required time                         14.849    
                         arrival time                          -9.761    
  -------------------------------------------------------------------
                         slack                                  5.088    

Slack (MET) :             5.088ns  (required time - arrival time)
  Source:                 controller_inst/cur_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            keyboard_inst/note_arr_reg[1][1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.357ns  (logic 0.580ns (13.312%)  route 3.777ns (86.688%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.092ns = ( 15.092 - 10.000 ) 
    Source Clock Delay      (SCD):    5.404ns
    Clock Pessimism Removal (CPR):    0.197ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=230, routed)         1.801     5.404    controller_inst/clk_100
    SLICE_X49Y153        FDRE                                         r  controller_inst/cur_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y153        FDRE (Prop_fdre_C_Q)         0.456     5.860 f  controller_inst/cur_state_reg[1]/Q
                         net (fo=18, routed)          0.707     6.567    controller_inst/Q[1]
    SLICE_X49Y153        LUT2 (Prop_lut2_I0_O)        0.124     6.691 f  controller_inst/overdrive_level[9]_i_2/O
                         net (fo=94, routed)          3.070     9.761    keyboard_inst/cur_state_reg[1]
    SLICE_X64Y155        FDCE                                         f  keyboard_inst/note_arr_reg[1][1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100 (IN)
                         net (fo=0)                   0.000    10.000    clk_100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=230, routed)         1.670    15.092    keyboard_inst/clk_100
    SLICE_X64Y155        FDCE                                         r  keyboard_inst/note_arr_reg[1][1]/C
                         clock pessimism              0.197    15.289    
                         clock uncertainty           -0.035    15.254    
    SLICE_X64Y155        FDCE (Recov_fdce_C_CLR)     -0.405    14.849    keyboard_inst/note_arr_reg[1][1]
  -------------------------------------------------------------------
                         required time                         14.849    
                         arrival time                          -9.761    
  -------------------------------------------------------------------
                         slack                                  5.088    

Slack (MET) :             5.093ns  (required time - arrival time)
  Source:                 controller_inst/cur_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            keyboard_inst/octave_arr_reg[1][0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.353ns  (logic 0.580ns (13.326%)  route 3.773ns (86.674%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.092ns = ( 15.092 - 10.000 ) 
    Source Clock Delay      (SCD):    5.404ns
    Clock Pessimism Removal (CPR):    0.197ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=230, routed)         1.801     5.404    controller_inst/clk_100
    SLICE_X49Y153        FDRE                                         r  controller_inst/cur_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y153        FDRE (Prop_fdre_C_Q)         0.456     5.860 f  controller_inst/cur_state_reg[1]/Q
                         net (fo=18, routed)          0.707     6.567    controller_inst/Q[1]
    SLICE_X49Y153        LUT2 (Prop_lut2_I0_O)        0.124     6.691 f  controller_inst/overdrive_level[9]_i_2/O
                         net (fo=94, routed)          3.065     9.756    keyboard_inst/cur_state_reg[1]
    SLICE_X65Y155        FDCE                                         f  keyboard_inst/octave_arr_reg[1][0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100 (IN)
                         net (fo=0)                   0.000    10.000    clk_100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=230, routed)         1.670    15.092    keyboard_inst/clk_100
    SLICE_X65Y155        FDCE                                         r  keyboard_inst/octave_arr_reg[1][0]/C
                         clock pessimism              0.197    15.289    
                         clock uncertainty           -0.035    15.254    
    SLICE_X65Y155        FDCE (Recov_fdce_C_CLR)     -0.405    14.849    keyboard_inst/octave_arr_reg[1][0]
  -------------------------------------------------------------------
                         required time                         14.849    
                         arrival time                          -9.756    
  -------------------------------------------------------------------
                         slack                                  5.093    

Slack (MET) :             5.093ns  (required time - arrival time)
  Source:                 controller_inst/cur_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            keyboard_inst/octave_arr_reg[2][0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.353ns  (logic 0.580ns (13.326%)  route 3.773ns (86.674%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.092ns = ( 15.092 - 10.000 ) 
    Source Clock Delay      (SCD):    5.404ns
    Clock Pessimism Removal (CPR):    0.197ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=230, routed)         1.801     5.404    controller_inst/clk_100
    SLICE_X49Y153        FDRE                                         r  controller_inst/cur_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y153        FDRE (Prop_fdre_C_Q)         0.456     5.860 f  controller_inst/cur_state_reg[1]/Q
                         net (fo=18, routed)          0.707     6.567    controller_inst/Q[1]
    SLICE_X49Y153        LUT2 (Prop_lut2_I0_O)        0.124     6.691 f  controller_inst/overdrive_level[9]_i_2/O
                         net (fo=94, routed)          3.065     9.756    keyboard_inst/cur_state_reg[1]
    SLICE_X65Y155        FDCE                                         f  keyboard_inst/octave_arr_reg[2][0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100 (IN)
                         net (fo=0)                   0.000    10.000    clk_100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=230, routed)         1.670    15.092    keyboard_inst/clk_100
    SLICE_X65Y155        FDCE                                         r  keyboard_inst/octave_arr_reg[2][0]/C
                         clock pessimism              0.197    15.289    
                         clock uncertainty           -0.035    15.254    
    SLICE_X65Y155        FDCE (Recov_fdce_C_CLR)     -0.405    14.849    keyboard_inst/octave_arr_reg[2][0]
  -------------------------------------------------------------------
                         required time                         14.849    
                         arrival time                          -9.756    
  -------------------------------------------------------------------
                         slack                                  5.093    

Slack (MET) :             5.162ns  (required time - arrival time)
  Source:                 controller_inst/cur_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            keyboard_inst/octave_arr_reg[0][0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.282ns  (logic 0.580ns (13.545%)  route 3.702ns (86.455%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.091ns = ( 15.091 - 10.000 ) 
    Source Clock Delay      (SCD):    5.404ns
    Clock Pessimism Removal (CPR):    0.197ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=230, routed)         1.801     5.404    controller_inst/clk_100
    SLICE_X49Y153        FDRE                                         r  controller_inst/cur_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y153        FDRE (Prop_fdre_C_Q)         0.456     5.860 f  controller_inst/cur_state_reg[1]/Q
                         net (fo=18, routed)          0.707     6.567    controller_inst/Q[1]
    SLICE_X49Y153        LUT2 (Prop_lut2_I0_O)        0.124     6.691 f  controller_inst/overdrive_level[9]_i_2/O
                         net (fo=94, routed)          2.995     9.686    keyboard_inst/cur_state_reg[1]
    SLICE_X63Y155        FDCE                                         f  keyboard_inst/octave_arr_reg[0][0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100 (IN)
                         net (fo=0)                   0.000    10.000    clk_100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=230, routed)         1.669    15.091    keyboard_inst/clk_100
    SLICE_X63Y155        FDCE                                         r  keyboard_inst/octave_arr_reg[0][0]/C
                         clock pessimism              0.197    15.288    
                         clock uncertainty           -0.035    15.253    
    SLICE_X63Y155        FDCE (Recov_fdce_C_CLR)     -0.405    14.848    keyboard_inst/octave_arr_reg[0][0]
  -------------------------------------------------------------------
                         required time                         14.848    
                         arrival time                          -9.686    
  -------------------------------------------------------------------
                         slack                                  5.162    

Slack (MET) :             5.248ns  (required time - arrival time)
  Source:                 controller_inst/cur_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            keyboard_inst/note_arr_reg[2][0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.282ns  (logic 0.580ns (13.545%)  route 3.702ns (86.455%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.091ns = ( 15.091 - 10.000 ) 
    Source Clock Delay      (SCD):    5.404ns
    Clock Pessimism Removal (CPR):    0.197ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=230, routed)         1.801     5.404    controller_inst/clk_100
    SLICE_X49Y153        FDRE                                         r  controller_inst/cur_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y153        FDRE (Prop_fdre_C_Q)         0.456     5.860 f  controller_inst/cur_state_reg[1]/Q
                         net (fo=18, routed)          0.707     6.567    controller_inst/Q[1]
    SLICE_X49Y153        LUT2 (Prop_lut2_I0_O)        0.124     6.691 f  controller_inst/overdrive_level[9]_i_2/O
                         net (fo=94, routed)          2.995     9.686    keyboard_inst/cur_state_reg[1]
    SLICE_X62Y155        FDCE                                         f  keyboard_inst/note_arr_reg[2][0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100 (IN)
                         net (fo=0)                   0.000    10.000    clk_100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=230, routed)         1.669    15.091    keyboard_inst/clk_100
    SLICE_X62Y155        FDCE                                         r  keyboard_inst/note_arr_reg[2][0]/C
                         clock pessimism              0.197    15.288    
                         clock uncertainty           -0.035    15.253    
    SLICE_X62Y155        FDCE (Recov_fdce_C_CLR)     -0.319    14.934    keyboard_inst/note_arr_reg[2][0]
  -------------------------------------------------------------------
                         required time                         14.934    
                         arrival time                          -9.686    
  -------------------------------------------------------------------
                         slack                                  5.248    

Slack (MET) :             5.248ns  (required time - arrival time)
  Source:                 controller_inst/cur_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            keyboard_inst/note_arr_reg[2][1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.282ns  (logic 0.580ns (13.545%)  route 3.702ns (86.455%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.091ns = ( 15.091 - 10.000 ) 
    Source Clock Delay      (SCD):    5.404ns
    Clock Pessimism Removal (CPR):    0.197ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=230, routed)         1.801     5.404    controller_inst/clk_100
    SLICE_X49Y153        FDRE                                         r  controller_inst/cur_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y153        FDRE (Prop_fdre_C_Q)         0.456     5.860 f  controller_inst/cur_state_reg[1]/Q
                         net (fo=18, routed)          0.707     6.567    controller_inst/Q[1]
    SLICE_X49Y153        LUT2 (Prop_lut2_I0_O)        0.124     6.691 f  controller_inst/overdrive_level[9]_i_2/O
                         net (fo=94, routed)          2.995     9.686    keyboard_inst/cur_state_reg[1]
    SLICE_X62Y155        FDCE                                         f  keyboard_inst/note_arr_reg[2][1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100 (IN)
                         net (fo=0)                   0.000    10.000    clk_100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=230, routed)         1.669    15.091    keyboard_inst/clk_100
    SLICE_X62Y155        FDCE                                         r  keyboard_inst/note_arr_reg[2][1]/C
                         clock pessimism              0.197    15.288    
                         clock uncertainty           -0.035    15.253    
    SLICE_X62Y155        FDCE (Recov_fdce_C_CLR)     -0.319    14.934    keyboard_inst/note_arr_reg[2][1]
  -------------------------------------------------------------------
                         required time                         14.934    
                         arrival time                          -9.686    
  -------------------------------------------------------------------
                         slack                                  5.248    

Slack (MET) :             5.565ns  (required time - arrival time)
  Source:                 controller_inst/cur_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            keyboard_inst/note_arr_reg[3][0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.880ns  (logic 0.580ns (14.947%)  route 3.300ns (85.053%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.092ns = ( 15.092 - 10.000 ) 
    Source Clock Delay      (SCD):    5.404ns
    Clock Pessimism Removal (CPR):    0.197ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=230, routed)         1.801     5.404    controller_inst/clk_100
    SLICE_X49Y153        FDRE                                         r  controller_inst/cur_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y153        FDRE (Prop_fdre_C_Q)         0.456     5.860 f  controller_inst/cur_state_reg[1]/Q
                         net (fo=18, routed)          0.707     6.567    controller_inst/Q[1]
    SLICE_X49Y153        LUT2 (Prop_lut2_I0_O)        0.124     6.691 f  controller_inst/overdrive_level[9]_i_2/O
                         net (fo=94, routed)          2.593     9.284    keyboard_inst/cur_state_reg[1]
    SLICE_X64Y153        FDCE                                         f  keyboard_inst/note_arr_reg[3][0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100 (IN)
                         net (fo=0)                   0.000    10.000    clk_100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=230, routed)         1.670    15.092    keyboard_inst/clk_100
    SLICE_X64Y153        FDCE                                         r  keyboard_inst/note_arr_reg[3][0]/C
                         clock pessimism              0.197    15.289    
                         clock uncertainty           -0.035    15.254    
    SLICE_X64Y153        FDCE (Recov_fdce_C_CLR)     -0.405    14.849    keyboard_inst/note_arr_reg[3][0]
  -------------------------------------------------------------------
                         required time                         14.849    
                         arrival time                          -9.284    
  -------------------------------------------------------------------
                         slack                                  5.565    

Slack (MET) :             5.565ns  (required time - arrival time)
  Source:                 controller_inst/cur_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            keyboard_inst/note_arr_reg[3][1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.880ns  (logic 0.580ns (14.947%)  route 3.300ns (85.053%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.092ns = ( 15.092 - 10.000 ) 
    Source Clock Delay      (SCD):    5.404ns
    Clock Pessimism Removal (CPR):    0.197ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=230, routed)         1.801     5.404    controller_inst/clk_100
    SLICE_X49Y153        FDRE                                         r  controller_inst/cur_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y153        FDRE (Prop_fdre_C_Q)         0.456     5.860 f  controller_inst/cur_state_reg[1]/Q
                         net (fo=18, routed)          0.707     6.567    controller_inst/Q[1]
    SLICE_X49Y153        LUT2 (Prop_lut2_I0_O)        0.124     6.691 f  controller_inst/overdrive_level[9]_i_2/O
                         net (fo=94, routed)          2.593     9.284    keyboard_inst/cur_state_reg[1]
    SLICE_X64Y153        FDCE                                         f  keyboard_inst/note_arr_reg[3][1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100 (IN)
                         net (fo=0)                   0.000    10.000    clk_100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=230, routed)         1.670    15.092    keyboard_inst/clk_100
    SLICE_X64Y153        FDCE                                         r  keyboard_inst/note_arr_reg[3][1]/C
                         clock pessimism              0.197    15.289    
                         clock uncertainty           -0.035    15.254    
    SLICE_X64Y153        FDCE (Recov_fdce_C_CLR)     -0.405    14.849    keyboard_inst/note_arr_reg[3][1]
  -------------------------------------------------------------------
                         required time                         14.849    
                         arrival time                          -9.284    
  -------------------------------------------------------------------
                         slack                                  5.565    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.626ns  (arrival time - required time)
  Source:                 controller_inst/cur_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Single_Note_Inst/lut_addr_2_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.598ns  (logic 0.186ns (31.111%)  route 0.412ns (68.889%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.084ns
    Source Clock Delay      (SCD):    1.562ns
    Clock Pessimism Removal (CPR):    0.483ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=230, routed)         0.642     1.562    controller_inst/clk_100
    SLICE_X49Y153        FDRE                                         r  controller_inst/cur_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y153        FDRE (Prop_fdre_C_Q)         0.141     1.703 r  controller_inst/cur_state_reg[0]/Q
                         net (fo=16, routed)          0.207     1.910    controller_inst/Q[0]
    SLICE_X49Y153        LUT2 (Prop_lut2_I1_O)        0.045     1.955 f  controller_inst/overdrive_level[9]_i_2/O
                         net (fo=94, routed)          0.205     2.160    Single_Note_Inst/cur_state_reg[1]
    SLICE_X42Y153        FDCE                                         f  Single_Note_Inst/lut_addr_2_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=230, routed)         0.919     2.084    Single_Note_Inst/clk_100
    SLICE_X42Y153        FDCE                                         r  Single_Note_Inst/lut_addr_2_reg[0]/C
                         clock pessimism             -0.483     1.601    
    SLICE_X42Y153        FDCE (Remov_fdce_C_CLR)     -0.067     1.534    Single_Note_Inst/lut_addr_2_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.534    
                         arrival time                           2.160    
  -------------------------------------------------------------------
                         slack                                  0.626    

Slack (MET) :             0.648ns  (arrival time - required time)
  Source:                 controller_inst/cur_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Single_Note_Inst/lut_addr_2_reg[3]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.620ns  (logic 0.186ns (30.017%)  route 0.434ns (69.984%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.084ns
    Source Clock Delay      (SCD):    1.562ns
    Clock Pessimism Removal (CPR):    0.483ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=230, routed)         0.642     1.562    controller_inst/clk_100
    SLICE_X49Y153        FDRE                                         r  controller_inst/cur_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y153        FDRE (Prop_fdre_C_Q)         0.141     1.703 r  controller_inst/cur_state_reg[0]/Q
                         net (fo=16, routed)          0.207     1.910    controller_inst/Q[0]
    SLICE_X49Y153        LUT2 (Prop_lut2_I1_O)        0.045     1.955 f  controller_inst/overdrive_level[9]_i_2/O
                         net (fo=94, routed)          0.226     2.181    Single_Note_Inst/cur_state_reg[1]
    SLICE_X42Y154        FDCE                                         f  Single_Note_Inst/lut_addr_2_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=230, routed)         0.919     2.084    Single_Note_Inst/clk_100
    SLICE_X42Y154        FDCE                                         r  Single_Note_Inst/lut_addr_2_reg[3]/C
                         clock pessimism             -0.483     1.601    
    SLICE_X42Y154        FDCE (Remov_fdce_C_CLR)     -0.067     1.534    Single_Note_Inst/lut_addr_2_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.534    
                         arrival time                           2.181    
  -------------------------------------------------------------------
                         slack                                  0.648    

Slack (MET) :             0.648ns  (arrival time - required time)
  Source:                 controller_inst/cur_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Single_Note_Inst/lut_addr_2_reg[4]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.620ns  (logic 0.186ns (30.017%)  route 0.434ns (69.984%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.084ns
    Source Clock Delay      (SCD):    1.562ns
    Clock Pessimism Removal (CPR):    0.483ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=230, routed)         0.642     1.562    controller_inst/clk_100
    SLICE_X49Y153        FDRE                                         r  controller_inst/cur_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y153        FDRE (Prop_fdre_C_Q)         0.141     1.703 r  controller_inst/cur_state_reg[0]/Q
                         net (fo=16, routed)          0.207     1.910    controller_inst/Q[0]
    SLICE_X49Y153        LUT2 (Prop_lut2_I1_O)        0.045     1.955 f  controller_inst/overdrive_level[9]_i_2/O
                         net (fo=94, routed)          0.226     2.181    Single_Note_Inst/cur_state_reg[1]
    SLICE_X42Y154        FDCE                                         f  Single_Note_Inst/lut_addr_2_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=230, routed)         0.919     2.084    Single_Note_Inst/clk_100
    SLICE_X42Y154        FDCE                                         r  Single_Note_Inst/lut_addr_2_reg[4]/C
                         clock pessimism             -0.483     1.601    
    SLICE_X42Y154        FDCE (Remov_fdce_C_CLR)     -0.067     1.534    Single_Note_Inst/lut_addr_2_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.534    
                         arrival time                           2.181    
  -------------------------------------------------------------------
                         slack                                  0.648    

Slack (MET) :             0.651ns  (arrival time - required time)
  Source:                 controller_inst/cur_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Single_Note_Inst/lut_addr_2_reg[5]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.598ns  (logic 0.186ns (31.111%)  route 0.412ns (68.889%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.084ns
    Source Clock Delay      (SCD):    1.562ns
    Clock Pessimism Removal (CPR):    0.483ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=230, routed)         0.642     1.562    controller_inst/clk_100
    SLICE_X49Y153        FDRE                                         r  controller_inst/cur_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y153        FDRE (Prop_fdre_C_Q)         0.141     1.703 r  controller_inst/cur_state_reg[0]/Q
                         net (fo=16, routed)          0.207     1.910    controller_inst/Q[0]
    SLICE_X49Y153        LUT2 (Prop_lut2_I1_O)        0.045     1.955 f  controller_inst/overdrive_level[9]_i_2/O
                         net (fo=94, routed)          0.205     2.160    Single_Note_Inst/cur_state_reg[1]
    SLICE_X43Y153        FDCE                                         f  Single_Note_Inst/lut_addr_2_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=230, routed)         0.919     2.084    Single_Note_Inst/clk_100
    SLICE_X43Y153        FDCE                                         r  Single_Note_Inst/lut_addr_2_reg[5]/C
                         clock pessimism             -0.483     1.601    
    SLICE_X43Y153        FDCE (Remov_fdce_C_CLR)     -0.092     1.509    Single_Note_Inst/lut_addr_2_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.509    
                         arrival time                           2.160    
  -------------------------------------------------------------------
                         slack                                  0.651    

Slack (MET) :             0.673ns  (arrival time - required time)
  Source:                 controller_inst/cur_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Single_Note_Inst/lut_addr_2_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.620ns  (logic 0.186ns (30.017%)  route 0.434ns (69.984%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.084ns
    Source Clock Delay      (SCD):    1.562ns
    Clock Pessimism Removal (CPR):    0.483ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=230, routed)         0.642     1.562    controller_inst/clk_100
    SLICE_X49Y153        FDRE                                         r  controller_inst/cur_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y153        FDRE (Prop_fdre_C_Q)         0.141     1.703 r  controller_inst/cur_state_reg[0]/Q
                         net (fo=16, routed)          0.207     1.910    controller_inst/Q[0]
    SLICE_X49Y153        LUT2 (Prop_lut2_I1_O)        0.045     1.955 f  controller_inst/overdrive_level[9]_i_2/O
                         net (fo=94, routed)          0.226     2.181    Single_Note_Inst/cur_state_reg[1]
    SLICE_X43Y154        FDCE                                         f  Single_Note_Inst/lut_addr_2_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=230, routed)         0.919     2.084    Single_Note_Inst/clk_100
    SLICE_X43Y154        FDCE                                         r  Single_Note_Inst/lut_addr_2_reg[1]/C
                         clock pessimism             -0.483     1.601    
    SLICE_X43Y154        FDCE (Remov_fdce_C_CLR)     -0.092     1.509    Single_Note_Inst/lut_addr_2_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.509    
                         arrival time                           2.181    
  -------------------------------------------------------------------
                         slack                                  0.673    

Slack (MET) :             0.673ns  (arrival time - required time)
  Source:                 controller_inst/cur_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Single_Note_Inst/lut_addr_2_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.620ns  (logic 0.186ns (30.017%)  route 0.434ns (69.984%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.084ns
    Source Clock Delay      (SCD):    1.562ns
    Clock Pessimism Removal (CPR):    0.483ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=230, routed)         0.642     1.562    controller_inst/clk_100
    SLICE_X49Y153        FDRE                                         r  controller_inst/cur_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y153        FDRE (Prop_fdre_C_Q)         0.141     1.703 r  controller_inst/cur_state_reg[0]/Q
                         net (fo=16, routed)          0.207     1.910    controller_inst/Q[0]
    SLICE_X49Y153        LUT2 (Prop_lut2_I1_O)        0.045     1.955 f  controller_inst/overdrive_level[9]_i_2/O
                         net (fo=94, routed)          0.226     2.181    Single_Note_Inst/cur_state_reg[1]
    SLICE_X43Y154        FDCE                                         f  Single_Note_Inst/lut_addr_2_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=230, routed)         0.919     2.084    Single_Note_Inst/clk_100
    SLICE_X43Y154        FDCE                                         r  Single_Note_Inst/lut_addr_2_reg[2]/C
                         clock pessimism             -0.483     1.601    
    SLICE_X43Y154        FDCE (Remov_fdce_C_CLR)     -0.092     1.509    Single_Note_Inst/lut_addr_2_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.509    
                         arrival time                           2.181    
  -------------------------------------------------------------------
                         slack                                  0.673    

Slack (MET) :             0.673ns  (arrival time - required time)
  Source:                 controller_inst/cur_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Single_Note_Inst/lut_addr_2_reg[8]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.620ns  (logic 0.186ns (30.017%)  route 0.434ns (69.984%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.084ns
    Source Clock Delay      (SCD):    1.562ns
    Clock Pessimism Removal (CPR):    0.483ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=230, routed)         0.642     1.562    controller_inst/clk_100
    SLICE_X49Y153        FDRE                                         r  controller_inst/cur_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y153        FDRE (Prop_fdre_C_Q)         0.141     1.703 r  controller_inst/cur_state_reg[0]/Q
                         net (fo=16, routed)          0.207     1.910    controller_inst/Q[0]
    SLICE_X49Y153        LUT2 (Prop_lut2_I1_O)        0.045     1.955 f  controller_inst/overdrive_level[9]_i_2/O
                         net (fo=94, routed)          0.226     2.181    Single_Note_Inst/cur_state_reg[1]
    SLICE_X43Y154        FDCE                                         f  Single_Note_Inst/lut_addr_2_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=230, routed)         0.919     2.084    Single_Note_Inst/clk_100
    SLICE_X43Y154        FDCE                                         r  Single_Note_Inst/lut_addr_2_reg[8]/C
                         clock pessimism             -0.483     1.601    
    SLICE_X43Y154        FDCE (Remov_fdce_C_CLR)     -0.092     1.509    Single_Note_Inst/lut_addr_2_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.509    
                         arrival time                           2.181    
  -------------------------------------------------------------------
                         slack                                  0.673    

Slack (MET) :             0.673ns  (arrival time - required time)
  Source:                 controller_inst/cur_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Single_Note_Inst/lut_addr_2_reg[9]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.620ns  (logic 0.186ns (30.017%)  route 0.434ns (69.984%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.084ns
    Source Clock Delay      (SCD):    1.562ns
    Clock Pessimism Removal (CPR):    0.483ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=230, routed)         0.642     1.562    controller_inst/clk_100
    SLICE_X49Y153        FDRE                                         r  controller_inst/cur_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y153        FDRE (Prop_fdre_C_Q)         0.141     1.703 r  controller_inst/cur_state_reg[0]/Q
                         net (fo=16, routed)          0.207     1.910    controller_inst/Q[0]
    SLICE_X49Y153        LUT2 (Prop_lut2_I1_O)        0.045     1.955 f  controller_inst/overdrive_level[9]_i_2/O
                         net (fo=94, routed)          0.226     2.181    Single_Note_Inst/cur_state_reg[1]
    SLICE_X43Y154        FDCE                                         f  Single_Note_Inst/lut_addr_2_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=230, routed)         0.919     2.084    Single_Note_Inst/clk_100
    SLICE_X43Y154        FDCE                                         r  Single_Note_Inst/lut_addr_2_reg[9]/C
                         clock pessimism             -0.483     1.601    
    SLICE_X43Y154        FDCE (Remov_fdce_C_CLR)     -0.092     1.509    Single_Note_Inst/lut_addr_2_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.509    
                         arrival time                           2.181    
  -------------------------------------------------------------------
                         slack                                  0.673    

Slack (MET) :             0.713ns  (arrival time - required time)
  Source:                 controller_inst/cur_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Single_Note_Inst/lut_addr_2_reg[6]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.660ns  (logic 0.186ns (28.185%)  route 0.474ns (71.815%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.084ns
    Source Clock Delay      (SCD):    1.562ns
    Clock Pessimism Removal (CPR):    0.483ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=230, routed)         0.642     1.562    controller_inst/clk_100
    SLICE_X49Y153        FDRE                                         r  controller_inst/cur_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y153        FDRE (Prop_fdre_C_Q)         0.141     1.703 r  controller_inst/cur_state_reg[0]/Q
                         net (fo=16, routed)          0.207     1.910    controller_inst/Q[0]
    SLICE_X49Y153        LUT2 (Prop_lut2_I1_O)        0.045     1.955 f  controller_inst/overdrive_level[9]_i_2/O
                         net (fo=94, routed)          0.267     2.222    Single_Note_Inst/cur_state_reg[1]
    SLICE_X44Y155        FDCE                                         f  Single_Note_Inst/lut_addr_2_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=230, routed)         0.919     2.084    Single_Note_Inst/clk_100
    SLICE_X44Y155        FDCE                                         r  Single_Note_Inst/lut_addr_2_reg[6]/C
                         clock pessimism             -0.483     1.601    
    SLICE_X44Y155        FDCE (Remov_fdce_C_CLR)     -0.092     1.509    Single_Note_Inst/lut_addr_2_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.509    
                         arrival time                           2.222    
  -------------------------------------------------------------------
                         slack                                  0.713    

Slack (MET) :             0.713ns  (arrival time - required time)
  Source:                 controller_inst/cur_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Single_Note_Inst/lut_addr_2_reg[7]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.660ns  (logic 0.186ns (28.185%)  route 0.474ns (71.815%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.084ns
    Source Clock Delay      (SCD):    1.562ns
    Clock Pessimism Removal (CPR):    0.483ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=230, routed)         0.642     1.562    controller_inst/clk_100
    SLICE_X49Y153        FDRE                                         r  controller_inst/cur_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y153        FDRE (Prop_fdre_C_Q)         0.141     1.703 r  controller_inst/cur_state_reg[0]/Q
                         net (fo=16, routed)          0.207     1.910    controller_inst/Q[0]
    SLICE_X49Y153        LUT2 (Prop_lut2_I1_O)        0.045     1.955 f  controller_inst/overdrive_level[9]_i_2/O
                         net (fo=94, routed)          0.267     2.222    Single_Note_Inst/cur_state_reg[1]
    SLICE_X44Y155        FDCE                                         f  Single_Note_Inst/lut_addr_2_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=230, routed)         0.919     2.084    Single_Note_Inst/clk_100
    SLICE_X44Y155        FDCE                                         r  Single_Note_Inst/lut_addr_2_reg[7]/C
                         clock pessimism             -0.483     1.601    
    SLICE_X44Y155        FDCE (Remov_fdce_C_CLR)     -0.092     1.509    Single_Note_Inst/lut_addr_2_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.509    
                         arrival time                           2.222    
  -------------------------------------------------------------------
                         slack                                  0.713    





