# 1 "C:/Vega/rv32m1_sdk_riscv/boards/rv32m1_vega/rtos_examples/freertos_hello/ri5cy/clock_config.c"
# 1 "<built-in>" 1
# 1 "<built-in>" 3
# 311 "<built-in>" 3
# 1 "<command line>" 1
# 1 "<built-in>" 2
# 1 "C:/Vega/rv32m1_sdk_riscv/boards/rv32m1_vega/rtos_examples/freertos_hello/ri5cy/clock_config.c" 2
# 36 "C:/Vega/rv32m1_sdk_riscv/boards/rv32m1_vega/rtos_examples/freertos_hello/ri5cy/clock_config.c"
# 1 "C:/Vega/rv32m1_sdk_riscv/boards/rv32m1_vega/rtos_examples/freertos_hello/ri5cy/riscvgcc/../../../../../../devices/RV32M1/drivers\\fsl_msmc.h" 1
# 11 "C:/Vega/rv32m1_sdk_riscv/boards/rv32m1_vega/rtos_examples/freertos_hello/ri5cy/riscvgcc/../../../../../../devices/RV32M1/drivers\\fsl_msmc.h"
# 1 "C:/Vega/rv32m1_sdk_riscv/boards/rv32m1_vega/rtos_examples/freertos_hello/ri5cy/riscvgcc/../../../../../../devices/RV32M1/drivers/fsl_common.h" 1
# 12 "C:/Vega/rv32m1_sdk_riscv/boards/rv32m1_vega/rtos_examples/freertos_hello/ri5cy/riscvgcc/../../../../../../devices/RV32M1/drivers/fsl_common.h"
# 1 "C:\\Vega\\riscv32-unknown-elf-gcc\\riscv32-unknown-elf\\include\\assert.h" 1 3








# 1 "C:\\Vega\\riscv32-unknown-elf-gcc\\riscv32-unknown-elf\\include/_ansi.h" 1 3
# 15 "C:\\Vega\\riscv32-unknown-elf-gcc\\riscv32-unknown-elf\\include/_ansi.h" 3
# 1 "C:\\Vega\\riscv32-unknown-elf-gcc\\riscv32-unknown-elf\\include\\newlib.h" 1 3
# 14 "C:\\Vega\\riscv32-unknown-elf-gcc\\riscv32-unknown-elf\\include\\newlib.h" 3
# 1 "C:\\Vega\\riscv32-unknown-elf-gcc\\riscv32-unknown-elf\\include\\_newlib_version.h" 1 3
# 15 "C:\\Vega\\riscv32-unknown-elf-gcc\\riscv32-unknown-elf\\include\\newlib.h" 2 3
# 16 "C:\\Vega\\riscv32-unknown-elf-gcc\\riscv32-unknown-elf\\include/_ansi.h" 2 3
# 1 "C:\\Vega\\riscv32-unknown-elf-gcc\\riscv32-unknown-elf\\include\\sys/config.h" 1 3



# 1 "C:\\Vega\\riscv32-unknown-elf-gcc\\riscv32-unknown-elf\\include\\machine/ieeefp.h" 1 3
# 5 "C:\\Vega\\riscv32-unknown-elf-gcc\\riscv32-unknown-elf\\include\\sys/config.h" 2 3
# 1 "C:\\Vega\\riscv32-unknown-elf-gcc\\riscv32-unknown-elf\\include\\sys/features.h" 1 3
# 6 "C:\\Vega\\riscv32-unknown-elf-gcc\\riscv32-unknown-elf\\include\\sys/config.h" 2 3
# 17 "C:\\Vega\\riscv32-unknown-elf-gcc\\riscv32-unknown-elf\\include/_ansi.h" 2 3
# 10 "C:\\Vega\\riscv32-unknown-elf-gcc\\riscv32-unknown-elf\\include\\assert.h" 2 3
# 39 "C:\\Vega\\riscv32-unknown-elf-gcc\\riscv32-unknown-elf\\include\\assert.h" 3
void __assert (const char *, int, const char *) __attribute__ ((__noreturn__));

void __assert_func (const char *, int, const char *, const char *) __attribute__ ((__noreturn__));
# 13 "C:/Vega/rv32m1_sdk_riscv/boards/rv32m1_vega/rtos_examples/freertos_hello/ri5cy/riscvgcc/../../../../../../devices/RV32M1/drivers/fsl_common.h" 2
# 1 "C:\\Program Files\\LLVM\\lib\\clang\\11.0.0\\include\\stdbool.h" 1 3 4
# 14 "C:/Vega/rv32m1_sdk_riscv/boards/rv32m1_vega/rtos_examples/freertos_hello/ri5cy/riscvgcc/../../../../../../devices/RV32M1/drivers/fsl_common.h" 2
# 1 "C:\\Vega\\riscv32-unknown-elf-gcc\\riscv32-unknown-elf\\include\\stdint.h" 1 3
# 12 "C:\\Vega\\riscv32-unknown-elf-gcc\\riscv32-unknown-elf\\include\\stdint.h" 3
# 1 "C:\\Vega\\riscv32-unknown-elf-gcc\\riscv32-unknown-elf\\include\\machine/_default_types.h" 1 3
# 41 "C:\\Vega\\riscv32-unknown-elf-gcc\\riscv32-unknown-elf\\include\\machine/_default_types.h" 3
typedef signed char __int8_t;

typedef unsigned char __uint8_t;
# 55 "C:\\Vega\\riscv32-unknown-elf-gcc\\riscv32-unknown-elf\\include\\machine/_default_types.h" 3
typedef short __int16_t;

typedef unsigned short __uint16_t;
# 77 "C:\\Vega\\riscv32-unknown-elf-gcc\\riscv32-unknown-elf\\include\\machine/_default_types.h" 3
typedef int __int32_t;

typedef unsigned int __uint32_t;
# 103 "C:\\Vega\\riscv32-unknown-elf-gcc\\riscv32-unknown-elf\\include\\machine/_default_types.h" 3
typedef long long int __int64_t;

typedef long long unsigned int __uint64_t;
# 134 "C:\\Vega\\riscv32-unknown-elf-gcc\\riscv32-unknown-elf\\include\\machine/_default_types.h" 3
typedef signed char __int_least8_t;

typedef unsigned char __uint_least8_t;
# 160 "C:\\Vega\\riscv32-unknown-elf-gcc\\riscv32-unknown-elf\\include\\machine/_default_types.h" 3
typedef short __int_least16_t;

typedef unsigned short __uint_least16_t;
# 182 "C:\\Vega\\riscv32-unknown-elf-gcc\\riscv32-unknown-elf\\include\\machine/_default_types.h" 3
typedef int __int_least32_t;

typedef unsigned int __uint_least32_t;
# 200 "C:\\Vega\\riscv32-unknown-elf-gcc\\riscv32-unknown-elf\\include\\machine/_default_types.h" 3
typedef long long int __int_least64_t;

typedef long long unsigned int __uint_least64_t;
# 214 "C:\\Vega\\riscv32-unknown-elf-gcc\\riscv32-unknown-elf\\include\\machine/_default_types.h" 3
typedef long long int __intmax_t;







typedef long long unsigned int __uintmax_t;







typedef int __intptr_t;

typedef unsigned int __uintptr_t;
# 13 "C:\\Vega\\riscv32-unknown-elf-gcc\\riscv32-unknown-elf\\include\\stdint.h" 2 3
# 1 "C:\\Vega\\riscv32-unknown-elf-gcc\\riscv32-unknown-elf\\include\\sys/_intsup.h" 1 3
# 14 "C:\\Vega\\riscv32-unknown-elf-gcc\\riscv32-unknown-elf\\include\\stdint.h" 2 3
# 1 "C:\\Vega\\riscv32-unknown-elf-gcc\\riscv32-unknown-elf\\include\\sys/_stdint.h" 1 3
# 20 "C:\\Vega\\riscv32-unknown-elf-gcc\\riscv32-unknown-elf\\include\\sys/_stdint.h" 3
typedef __int8_t int8_t ;



typedef __uint8_t uint8_t ;







typedef __int16_t int16_t ;



typedef __uint16_t uint16_t ;







typedef __int32_t int32_t ;



typedef __uint32_t uint32_t ;







typedef __int64_t int64_t ;



typedef __uint64_t uint64_t ;






typedef __intmax_t intmax_t;




typedef __uintmax_t uintmax_t;




typedef __intptr_t intptr_t;




typedef __uintptr_t uintptr_t;
# 15 "C:\\Vega\\riscv32-unknown-elf-gcc\\riscv32-unknown-elf\\include\\stdint.h" 2 3






typedef __int_least8_t int_least8_t;
typedef __uint_least8_t uint_least8_t;




typedef __int_least16_t int_least16_t;
typedef __uint_least16_t uint_least16_t;




typedef __int_least32_t int_least32_t;
typedef __uint_least32_t uint_least32_t;




typedef __int_least64_t int_least64_t;
typedef __uint_least64_t uint_least64_t;
# 51 "C:\\Vega\\riscv32-unknown-elf-gcc\\riscv32-unknown-elf\\include\\stdint.h" 3
  typedef signed char int_fast8_t;
  typedef unsigned char uint_fast8_t;
# 61 "C:\\Vega\\riscv32-unknown-elf-gcc\\riscv32-unknown-elf\\include\\stdint.h" 3
  typedef short int_fast16_t;
  typedef unsigned short uint_fast16_t;
# 71 "C:\\Vega\\riscv32-unknown-elf-gcc\\riscv32-unknown-elf\\include\\stdint.h" 3
  typedef int int_fast32_t;
  typedef unsigned int uint_fast32_t;
# 81 "C:\\Vega\\riscv32-unknown-elf-gcc\\riscv32-unknown-elf\\include\\stdint.h" 3
  typedef long long int int_fast64_t;
  typedef long long unsigned int uint_fast64_t;
# 15 "C:/Vega/rv32m1_sdk_riscv/boards/rv32m1_vega/rtos_examples/freertos_hello/ri5cy/riscvgcc/../../../../../../devices/RV32M1/drivers/fsl_common.h" 2
# 1 "C:\\Vega\\riscv32-unknown-elf-gcc\\riscv32-unknown-elf\\include\\string.h" 1 3
# 11 "C:\\Vega\\riscv32-unknown-elf-gcc\\riscv32-unknown-elf\\include\\string.h" 3
# 1 "C:\\Vega\\riscv32-unknown-elf-gcc\\riscv32-unknown-elf\\include\\sys/reent.h" 1 3
# 14 "C:\\Vega\\riscv32-unknown-elf-gcc\\riscv32-unknown-elf\\include\\sys/reent.h" 3
# 1 "C:\\Program Files\\LLVM\\lib\\clang\\11.0.0\\include\\stddef.h" 1 3 4
# 35 "C:\\Program Files\\LLVM\\lib\\clang\\11.0.0\\include\\stddef.h" 3 4
typedef int ptrdiff_t;
# 46 "C:\\Program Files\\LLVM\\lib\\clang\\11.0.0\\include\\stddef.h" 3 4
typedef unsigned int size_t;
# 74 "C:\\Program Files\\LLVM\\lib\\clang\\11.0.0\\include\\stddef.h" 3 4
typedef int wchar_t;
# 15 "C:\\Vega\\riscv32-unknown-elf-gcc\\riscv32-unknown-elf\\include\\sys/reent.h" 2 3
# 1 "C:\\Vega\\riscv32-unknown-elf-gcc\\riscv32-unknown-elf\\include\\sys/_types.h" 1 3
# 24 "C:\\Vega\\riscv32-unknown-elf-gcc\\riscv32-unknown-elf\\include\\sys/_types.h" 3
# 1 "C:\\Vega\\riscv32-unknown-elf-gcc\\riscv32-unknown-elf\\include\\machine/_types.h" 1 3
# 25 "C:\\Vega\\riscv32-unknown-elf-gcc\\riscv32-unknown-elf\\include\\sys/_types.h" 2 3
# 1 "C:\\Vega\\riscv32-unknown-elf-gcc\\riscv32-unknown-elf\\include\\sys/lock.h" 1 3





typedef int _LOCK_T;
typedef int _LOCK_RECURSIVE_T;
# 26 "C:\\Vega\\riscv32-unknown-elf-gcc\\riscv32-unknown-elf\\include\\sys/_types.h" 2 3


typedef long __blkcnt_t;



typedef long __blksize_t;



typedef __uint64_t __fsblkcnt_t;



typedef __uint32_t __fsfilcnt_t;



typedef long _off_t;





typedef int __pid_t;



typedef short __dev_t;



typedef unsigned short __uid_t;


typedef unsigned short __gid_t;



typedef __uint32_t __id_t;







typedef unsigned short __ino_t;
# 88 "C:\\Vega\\riscv32-unknown-elf-gcc\\riscv32-unknown-elf\\include\\sys/_types.h" 3
typedef __uint32_t __mode_t;





__extension__ typedef long long _off64_t;





typedef _off_t __off_t;


typedef _off64_t __loff_t;


typedef long __key_t;







typedef long _fpos_t;
# 129 "C:\\Vega\\riscv32-unknown-elf-gcc\\riscv32-unknown-elf\\include\\sys/_types.h" 3
typedef unsigned int __size_t;
# 145 "C:\\Vega\\riscv32-unknown-elf-gcc\\riscv32-unknown-elf\\include\\sys/_types.h" 3
typedef signed int _ssize_t;
# 156 "C:\\Vega\\riscv32-unknown-elf-gcc\\riscv32-unknown-elf\\include\\sys/_types.h" 3
typedef _ssize_t __ssize_t;



# 1 "C:\\Program Files\\LLVM\\lib\\clang\\11.0.0\\include\\stddef.h" 1 3 4
# 116 "C:\\Program Files\\LLVM\\lib\\clang\\11.0.0\\include\\stddef.h" 3 4
typedef unsigned int wint_t;
# 160 "C:\\Vega\\riscv32-unknown-elf-gcc\\riscv32-unknown-elf\\include\\sys/_types.h" 2 3



typedef struct
{
  int __count;
  union
  {
    wint_t __wch;
    unsigned char __wchb[4];
  } __value;
} _mbstate_t;



typedef _LOCK_RECURSIVE_T _flock_t;




typedef void *_iconv_t;



typedef unsigned long __clock_t;


typedef long __time_t;


typedef unsigned long __clockid_t;


typedef unsigned long __timer_t;


typedef __uint8_t __sa_family_t;



typedef __uint32_t __socklen_t;


typedef unsigned short __nlink_t;
typedef long __suseconds_t;
typedef unsigned long __useconds_t;




typedef char * __va_list;
# 16 "C:\\Vega\\riscv32-unknown-elf-gcc\\riscv32-unknown-elf\\include\\sys/reent.h" 2 3






typedef unsigned long __ULong;
# 38 "C:\\Vega\\riscv32-unknown-elf-gcc\\riscv32-unknown-elf\\include\\sys/reent.h" 3
struct _reent;

struct __locale_t;






struct _Bigint
{
  struct _Bigint *_next;
  int _k, _maxwds, _sign, _wds;
  __ULong _x[1];
};


struct __tm
{
  int __tm_sec;
  int __tm_min;
  int __tm_hour;
  int __tm_mday;
  int __tm_mon;
  int __tm_year;
  int __tm_wday;
  int __tm_yday;
  int __tm_isdst;
};







struct _on_exit_args {
 void * _fnargs[32];
 void * _dso_handle[32];

 __ULong _fntypes;


 __ULong _is_cxa;
};
# 93 "C:\\Vega\\riscv32-unknown-elf-gcc\\riscv32-unknown-elf\\include\\sys/reent.h" 3
struct _atexit {
 struct _atexit *_next;
 int _ind;

 void (*_fns[32])(void);
        struct _on_exit_args _on_exit_args;
};
# 117 "C:\\Vega\\riscv32-unknown-elf-gcc\\riscv32-unknown-elf\\include\\sys/reent.h" 3
struct __sbuf {
 unsigned char *_base;
 int _size;
};
# 181 "C:\\Vega\\riscv32-unknown-elf-gcc\\riscv32-unknown-elf\\include\\sys/reent.h" 3
struct __sFILE {
  unsigned char *_p;
  int _r;
  int _w;
  short _flags;
  short _file;
  struct __sbuf _bf;
  int _lbfsize;






  void * _cookie;

  _ssize_t (* _read) (struct _reent *, void *, char *, int);

  _ssize_t (* _write) (struct _reent *, void *, const char *, int);


  _fpos_t (* _seek) (struct _reent *, void *, _fpos_t, int);
  int (* _close) (struct _reent *, void *);


  struct __sbuf _ub;
  unsigned char *_up;
  int _ur;


  unsigned char _ubuf[3];
  unsigned char _nbuf[1];


  struct __sbuf _lb;


  int _blksize;
  _off_t _offset;


  struct _reent *_data;



  _flock_t _lock;

  _mbstate_t _mbstate;
  int _flags2;
};
# 287 "C:\\Vega\\riscv32-unknown-elf-gcc\\riscv32-unknown-elf\\include\\sys/reent.h" 3
typedef struct __sFILE __FILE;



struct _glue
{
  struct _glue *_next;
  int _niobs;
  __FILE *_iobs;
};
# 319 "C:\\Vega\\riscv32-unknown-elf-gcc\\riscv32-unknown-elf\\include\\sys/reent.h" 3
struct _rand48 {
  unsigned short _seed[3];
  unsigned short _mult[3];
  unsigned short _add;




};
# 569 "C:\\Vega\\riscv32-unknown-elf-gcc\\riscv32-unknown-elf\\include\\sys/reent.h" 3
struct _reent
{
  int _errno;




  __FILE *_stdin, *_stdout, *_stderr;

  int _inc;
  char _emergency[25];


  int _unspecified_locale_info;
  struct __locale_t *_locale;

  int __sdidinit;

  void (* __cleanup) (struct _reent *);


  struct _Bigint *_result;
  int _result_k;
  struct _Bigint *_p5s;
  struct _Bigint **_freelist;


  int _cvtlen;
  char *_cvtbuf;

  union
    {
      struct
        {
          unsigned int _unused_rand;
          char * _strtok_last;
          char _asctime_buf[26];
          struct __tm _localtime_buf;
          int _gamma_signgam;
          __extension__ unsigned long long _rand_next;
          struct _rand48 _r48;
          _mbstate_t _mblen_state;
          _mbstate_t _mbtowc_state;
          _mbstate_t _wctomb_state;
          char _l64a_buf[8];
          char _signal_buf[24];
          int _getdate_err;
          _mbstate_t _mbrlen_state;
          _mbstate_t _mbrtowc_state;
          _mbstate_t _mbsrtowcs_state;
          _mbstate_t _wcrtomb_state;
          _mbstate_t _wcsrtombs_state;
   int _h_errno;
        } _reent;



      struct
        {

          unsigned char * _nextf[30];
          unsigned int _nmalloc[30];
        } _unused;
    } _new;



  struct _atexit *_atexit;
  struct _atexit _atexit0;



  void (**(_sig_func))(int);




  struct _glue __sglue;
  __FILE __sf[3];
};
# 766 "C:\\Vega\\riscv32-unknown-elf-gcc\\riscv32-unknown-elf\\include\\sys/reent.h" 3
extern struct _reent *_impure_ptr ;
extern struct _reent *const _global_impure_ptr ;

void _reclaim_reent (struct _reent *);
# 12 "C:\\Vega\\riscv32-unknown-elf-gcc\\riscv32-unknown-elf\\include\\string.h" 2 3
# 1 "C:\\Vega\\riscv32-unknown-elf-gcc\\riscv32-unknown-elf\\include\\sys/cdefs.h" 1 3
# 45 "C:\\Vega\\riscv32-unknown-elf-gcc\\riscv32-unknown-elf\\include\\sys/cdefs.h" 3
# 1 "C:\\Program Files\\LLVM\\lib\\clang\\11.0.0\\include\\stddef.h" 1 3 4
# 46 "C:\\Vega\\riscv32-unknown-elf-gcc\\riscv32-unknown-elf\\include\\sys/cdefs.h" 2 3
# 13 "C:\\Vega\\riscv32-unknown-elf-gcc\\riscv32-unknown-elf\\include\\string.h" 2 3




# 1 "C:\\Program Files\\LLVM\\lib\\clang\\11.0.0\\include\\stddef.h" 1 3 4
# 18 "C:\\Vega\\riscv32-unknown-elf-gcc\\riscv32-unknown-elf\\include\\string.h" 2 3


# 1 "C:\\Vega\\riscv32-unknown-elf-gcc\\riscv32-unknown-elf\\include\\sys/_locale.h" 1 3








struct __locale_t;
typedef struct __locale_t *locale_t;
# 21 "C:\\Vega\\riscv32-unknown-elf-gcc\\riscv32-unknown-elf\\include\\string.h" 2 3




void * memchr (const void *, int, size_t);
int memcmp (const void *, const void *, size_t);
void * memcpy (void * restrict, const void * restrict, size_t);
void * memmove (void *, const void *, size_t);
void * memset (void *, int, size_t);
char *strcat (char *restrict, const char *restrict);
char *strchr (const char *, int);
int strcmp (const char *, const char *);
int strcoll (const char *, const char *);
char *strcpy (char *restrict, const char *restrict);
size_t strcspn (const char *, const char *);
char *strerror (int);
size_t strlen (const char *);
char *strncat (char *restrict, const char *restrict, size_t);
int strncmp (const char *, const char *, size_t);
char *strncpy (char *restrict, const char *restrict, size_t);
char *strpbrk (const char *, const char *);
char *strrchr (const char *, int);
size_t strspn (const char *, const char *);
char *strstr (const char *, const char *);

char *strtok (char *restrict, const char *restrict);

size_t strxfrm (char *restrict, const char *restrict, size_t);


int strcoll_l (const char *, const char *, locale_t);
char *strerror_l (int, locale_t);
size_t strxfrm_l (char *restrict, const char *restrict, size_t, locale_t);






char *strtok_r (char *restrict, const char *restrict, char **restrict);


int bcmp (const void *, const void *, size_t);
void bcopy (const void *, void *, size_t);
void bzero (void *, size_t);


void explicit_bzero (void *, size_t);
int timingsafe_bcmp (const void *, const void *, size_t);
int timingsafe_memcmp (const void *, const void *, size_t);


int ffs (int);
char *index (const char *, int);


void * memccpy (void * restrict, const void * restrict, int, size_t);
# 86 "C:\\Vega\\riscv32-unknown-elf-gcc\\riscv32-unknown-elf\\include\\string.h" 3
char *rindex (const char *, int);


char *stpcpy (char *restrict, const char *restrict);
char *stpncpy (char *restrict, const char *restrict, size_t);


int strcasecmp (const char *, const char *);






char *strdup (const char *);

char *_strdup_r (struct _reent *, const char *);

char *strndup (const char *, size_t);

char *_strndup_r (struct _reent *, const char *, size_t);
# 121 "C:\\Vega\\riscv32-unknown-elf-gcc\\riscv32-unknown-elf\\include\\string.h" 3
int strerror_r (int, char *, size_t)

             __asm__ ("" "__xpg_strerror_r")

  ;







char * _strerror_r (struct _reent *, int, int, int *);


size_t strlcat (char *, const char *, size_t);
size_t strlcpy (char *, const char *, size_t);


int strncasecmp (const char *, const char *, size_t);


size_t strnlen (const char *, size_t);


char *strsep (char **, const char *);



char *strlwr (char *);
char *strupr (char *);



char *strsignal (int __signo);
# 192 "C:\\Vega\\riscv32-unknown-elf-gcc\\riscv32-unknown-elf\\include\\string.h" 3
# 1 "C:\\Vega\\riscv32-unknown-elf-gcc\\riscv32-unknown-elf\\include\\sys/string.h" 1 3



static __inline unsigned long __libc_detect_null(unsigned long w)
{
  unsigned long mask = 0x7f7f7f7f;
  if (sizeof(long) == 8)
    mask = ((mask << 16) << 16) | mask;
  return ~(((w & mask) + mask) | w | mask);
}
# 193 "C:\\Vega\\riscv32-unknown-elf-gcc\\riscv32-unknown-elf\\include\\string.h" 2 3
# 16 "C:/Vega/rv32m1_sdk_riscv/boards/rv32m1_vega/rtos_examples/freertos_hello/ri5cy/riscvgcc/../../../../../../devices/RV32M1/drivers/fsl_common.h" 2





# 1 "C:/Vega/rv32m1_sdk_riscv/boards/rv32m1_vega/rtos_examples/freertos_hello/ri5cy/riscvgcc/../../../../../../devices/RV32M1\\fsl_device_registers.h" 1
# 50 "C:/Vega/rv32m1_sdk_riscv/boards/rv32m1_vega/rtos_examples/freertos_hello/ri5cy/riscvgcc/../../../../../../devices/RV32M1\\fsl_device_registers.h"
# 1 "C:/Vega/rv32m1_sdk_riscv/boards/rv32m1_vega/rtos_examples/freertos_hello/ri5cy/riscvgcc/../../../../../../devices/RV32M1/RV32M1_ri5cy.h" 1
# 65 "C:/Vega/rv32m1_sdk_riscv/boards/rv32m1_vega/rtos_examples/freertos_hello/ri5cy/riscvgcc/../../../../../../devices/RV32M1/RV32M1_ri5cy.h"
typedef enum IRQn {

  NotAvail_IRQn = -128,


  DMA0_0_4_8_12_IRQn = 0,
  DMA0_1_5_9_13_IRQn = 1,
  DMA0_2_6_10_14_IRQn = 2,
  DMA0_3_7_11_15_IRQn = 3,
  DMA0_Error_IRQn = 4,
  CMC0_IRQn = 5,
  MUA_IRQn = 6,
  USB0_IRQn = 7,
  USDHC0_IRQn = 8,
  I2S0_IRQn = 9,
  FLEXIO0_IRQn = 10,
  EMVSIM0_IRQn = 11,
  LPIT0_IRQn = 12,
  LPSPI0_IRQn = 13,
  LPSPI1_IRQn = 14,
  LPI2C0_IRQn = 15,
  LPI2C1_IRQn = 16,
  LPUART0_IRQn = 17,
  PORTA_IRQn = 18,
  TPM0_IRQn = 19,
  ADC0_IRQn = 21,
  LPDAC0_IRQn = 20,
  LPCMP0_IRQn = 22,
  RTC_IRQn = 23,
  INTMUX0_0_IRQn = 24,
  INTMUX0_1_IRQn = 25,
  INTMUX0_2_IRQn = 26,
  INTMUX0_3_IRQn = 27,
  INTMUX0_4_IRQn = 28,
  INTMUX0_5_IRQn = 29,
  INTMUX0_6_IRQn = 30,
  INTMUX0_7_IRQn = 31,
  EWM_IRQn = 32,
  FTFE_Command_Complete_IRQn = 33,
  FTFE_Read_Collision_IRQn = 34,
  LLWU0_IRQn = 35,
  SPM_IRQn = 36,
  WDOG0_IRQn = 37,
  SCG_IRQn = 38,
  LPTMR0_IRQn = 39,
  LPTMR1_IRQn = 40,
  TPM1_IRQn = 41,
  TPM2_IRQn = 42,
  LPI2C2_IRQn = 43,
  LPSPI2_IRQn = 44,
  LPUART1_IRQn = 45,
  LPUART2_IRQn = 46,
  PORTB_IRQn = 47,
  PORTC_IRQn = 48,
  PORTD_IRQn = 49,
  CAU3_Task_Complete_IRQn = 50,
  CAU3_Security_Violation_IRQn = 51,
  TRNG_IRQn = 52,
  LPIT1_IRQn = 53,
  LPTMR2_IRQn = 54,
  TPM3_IRQn = 55,
  LPI2C3_IRQn = 56,
  LPSPI3_IRQn = 57,
  LPUART3_IRQn = 58,
  PORTE_IRQn = 59,
  LPCMP1_IRQn = 60,
  RF0_0_IRQn = 61,
  RF0_1_IRQn = 62,
} IRQn_Type;
# 154 "C:/Vega/rv32m1_sdk_riscv/boards/rv32m1_vega/rtos_examples/freertos_hello/ri5cy/riscvgcc/../../../../../../devices/RV32M1/RV32M1_ri5cy.h"
# 1 "C:/Vega/rv32m1_sdk_riscv/boards/rv32m1_vega/rtos_examples/freertos_hello/ri5cy/riscvgcc/../../../../../../RISCV\\core_riscv32.h" 1
# 58 "C:/Vega/rv32m1_sdk_riscv/boards/rv32m1_vega/rtos_examples/freertos_hello/ri5cy/riscvgcc/../../../../../../RISCV\\core_riscv32.h"
__attribute__((always_inline)) static inline void __NOP(void)
{
  __asm volatile ("nop");
}

__attribute__((always_inline)) static inline void __DSB(void)
{
  __asm volatile ("nop");
}

__attribute__((always_inline)) static inline void __ISB(void)
{
  __asm volatile ("nop");
}

__attribute__((always_inline)) static inline void __WFI(void)
{
  __asm volatile ("wfi");
}

__attribute__((always_inline)) static inline void __WFE(void)
{
}

__attribute__( ( always_inline ) ) static inline void __enable_irq(void)
{
  __asm volatile ("csrsi mstatus, 8");
}

__attribute__( ( always_inline ) ) static inline void __disable_irq(void)
{
  __asm volatile ("csrci mstatus, 8");
}

__attribute__((always_inline)) static inline uint32_t __REV(uint32_t value)
{
  return __builtin_bswap32(value);
}

__attribute__((always_inline)) static inline uint32_t __REV16(uint32_t value)
{
  return __builtin_bswap16(value);
}
# 155 "C:/Vega/rv32m1_sdk_riscv/boards/rv32m1_vega/rtos_examples/freertos_hello/ri5cy/riscvgcc/../../../../../../devices/RV32M1/RV32M1_ri5cy.h" 2
# 1 "C:/Vega/rv32m1_sdk_riscv/boards/rv32m1_vega/rtos_examples/freertos_hello/ri5cy/riscvgcc/../../../../../../devices/RV32M1/system_RV32M1_ri5cy.h" 1
# 83 "C:/Vega/rv32m1_sdk_riscv/boards/rv32m1_vega/rtos_examples/freertos_hello/ri5cy/riscvgcc/../../../../../../devices/RV32M1/system_RV32M1_ri5cy.h"
extern uint32_t SystemCoreClock;
# 92 "C:/Vega/rv32m1_sdk_riscv/boards/rv32m1_vega/rtos_examples/freertos_hello/ri5cy/riscvgcc/../../../../../../devices/RV32M1/system_RV32M1_ri5cy.h"
void SystemInit (void);
# 101 "C:/Vega/rv32m1_sdk_riscv/boards/rv32m1_vega/rtos_examples/freertos_hello/ri5cy/riscvgcc/../../../../../../devices/RV32M1/system_RV32M1_ri5cy.h"
void SystemCoreClockUpdate (void);
# 113 "C:/Vega/rv32m1_sdk_riscv/boards/rv32m1_vega/rtos_examples/freertos_hello/ri5cy/riscvgcc/../../../../../../devices/RV32M1/system_RV32M1_ri5cy.h"
void SystemInitHook (void);
# 123 "C:/Vega/rv32m1_sdk_riscv/boards/rv32m1_vega/rtos_examples/freertos_hello/ri5cy/riscvgcc/../../../../../../devices/RV32M1/system_RV32M1_ri5cy.h"
void SystemIrqHandler(uint32_t mcause);
# 132 "C:/Vega/rv32m1_sdk_riscv/boards/rv32m1_vega/rtos_examples/freertos_hello/ri5cy/riscvgcc/../../../../../../devices/RV32M1/system_RV32M1_ri5cy.h"
uint32_t SystemGetIRQNestingLevel (void);







void SystemSetupSystick (uint32_t tickRateHz, uint32_t intPriority);




void SystemClearSystickFlag (void);




_Bool SystemInISR(void);






void EVENT_SetIRQPriority(IRQn_Type IRQn, uint8_t intPriority);




uint8_t EVENT_GetIRQPriority(IRQn_Type IRQn);




void EVENT_SystemReset(void);
# 156 "C:/Vega/rv32m1_sdk_riscv/boards/rv32m1_vega/rtos_examples/freertos_hello/ri5cy/riscvgcc/../../../../../../devices/RV32M1/RV32M1_ri5cy.h" 2
# 185 "C:/Vega/rv32m1_sdk_riscv/boards/rv32m1_vega/rtos_examples/freertos_hello/ri5cy/riscvgcc/../../../../../../devices/RV32M1/RV32M1_ri5cy.h"
typedef enum _dma_request_source
{
    kDmaRequestMux0LLWU0 = 0|0x100U,
    kDmaRequestMux0LPTMR0 = 1|0x100U,
    kDmaRequestMux0LPTMR1 = 2|0x100U,
    kDmaRequestMux0TPM0Channel0 = 3|0x100U,
    kDmaRequestMux0TPM0Channel1 = 4|0x100U,
    kDmaRequestMux0TPM0Channel2 = 5|0x100U,
    kDmaRequestMux0TPM0Channel3 = 6|0x100U,
    kDmaRequestMux0TPM0Channel4 = 7|0x100U,
    kDmaRequestMux0TPM0Channel5 = 8|0x100U,
    kDmaRequestMux0TPM0Overflow = 9|0x100U,
    kDmaRequestMux0TPM1Channel0 = 10|0x100U,
    kDmaRequestMux0TPM1Channel1 = 11|0x100U,
    kDmaRequestMux0TPM1Overflow = 12|0x100U,
    kDmaRequestMux0TPM2Channel0 = 13|0x100U,
    kDmaRequestMux0TPM2Channel1 = 14|0x100U,
    kDmaRequestMux0TPM2Channel2 = 15|0x100U,
    kDmaRequestMux0TPM2Channel3 = 16|0x100U,
    kDmaRequestMux0TPM2Channel4 = 17|0x100U,
    kDmaRequestMux0TPM2Channel5 = 18|0x100U,
    kDmaRequestMux0TPM2Overflow = 19|0x100U,
    kDmaRequestMux0EMVSIM0Rx = 20|0x100U,
    kDmaRequestMux0EMVSIM0Tx = 21|0x100U,
    kDmaRequestMux0FLEXIO0Channel0 = 22|0x100U,
    kDmaRequestMux0FLEXIO0Channel1 = 23|0x100U,
    kDmaRequestMux0FLEXIO0Channel2 = 24|0x100U,
    kDmaRequestMux0FLEXIO0Channel3 = 25|0x100U,
    kDmaRequestMux0FLEXIO0Channel4 = 26|0x100U,
    kDmaRequestMux0FLEXIO0Channel5 = 27|0x100U,
    kDmaRequestMux0FLEXIO0Channel6 = 28|0x100U,
    kDmaRequestMux0FLEXIO0Channel7 = 29|0x100U,
    kDmaRequestMux0LPI2C0Rx = 30|0x100U,
    kDmaRequestMux0LPI2C0Tx = 31|0x100U,
    kDmaRequestMux0LPI2C1Rx = 32|0x100U,
    kDmaRequestMux0LPI2C1Tx = 33|0x100U,
    kDmaRequestMux0LPI2C2Rx = 34|0x100U,
    kDmaRequestMux0LPI2C2Tx = 35|0x100U,
    kDmaRequestMux0I2S0Rx = 36|0x100U,
    kDmaRequestMux0I2S0Tx = 37|0x100U,
    kDmaRequestMux0LPSPI0Rx = 38|0x100U,
    kDmaRequestMux0LPSPI0Tx = 39|0x100U,
    kDmaRequestMux0LPSPI1Rx = 40|0x100U,
    kDmaRequestMux0LPSPI1Tx = 41|0x100U,
    kDmaRequestMux0LPSPI2Rx = 42|0x100U,
    kDmaRequestMux0LPSPI2Tx = 43|0x100U,
    kDmaRequestMux0LPUART0Rx = 44|0x100U,
    kDmaRequestMux0LPUART0Tx = 45|0x100U,
    kDmaRequestMux0LPUART1Rx = 46|0x100U,
    kDmaRequestMux0LPUART1Tx = 47|0x100U,
    kDmaRequestMux0LPUART2Rx = 48|0x100U,
    kDmaRequestMux0LPUART2Tx = 49|0x100U,
    kDmaRequestMux0PORTA = 50|0x100U,
    kDmaRequestMux0PORTB = 51|0x100U,
    kDmaRequestMux0PORTC = 52|0x100U,
    kDmaRequestMux0PORTD = 53|0x100U,
    kDmaRequestMux0LPADC0 = 54|0x100U,
    kDmaRequestMux0LPCMP0 = 55|0x100U,
    kDmaRequestMux0DAC0 = 56|0x100U,
    kDmaRequestMux0CAUv3 = 57|0x100U,
    kDmaRequestMux0LPTMR2 = 58|0x100U,
    kDmaRequestMux0LPSPI3Rx = 59|0x100U,
    kDmaRequestMux0LPSPI3Tx = 60|0x100U,
    kDmaRequestMux0LPUART3Rx = 61|0x100U,
    kDmaRequestMux0LPUART3Tx = 62|0x100U,
    kDmaRequestMux0PORTE = 63|0x100U,
} dma_request_source_t;
# 268 "C:/Vega/rv32m1_sdk_riscv/boards/rv32m1_vega/rtos_examples/freertos_hello/ri5cy/riscvgcc/../../../../../../devices/RV32M1/RV32M1_ri5cy.h"
typedef enum _trgmux_source
{
    kTRGMUX_Source0Disabled = 0U,
    kTRGMUX_Source1Disabled = 0U,
    kTRGMUX_Source0Llwu0 = 1U,
    kTRGMUX_Source1Llwu1 = 1U,
    kTRGMUX_Source0Lpit0Channel0 = 2U,
    kTRGMUX_Source1Lpit1Channel0 = 2U,
    kTRGMUX_Source0Lpit0Channel1 = 3U,
    kTRGMUX_Source1Lpit1Channel1 = 3U,
    kTRGMUX_Source0Lpit0Channel2 = 4U,
    kTRGMUX_Source1Lpit1Channel2 = 4U,
    kTRGMUX_Source0Lpit0Channel3 = 5U,
    kTRGMUX_Source1Lpit1Channel3 = 5U,
    kTRGMUX_Source0RtcAlarm = 6U,
    kTRGMUX_Source1Lptmr2Trigger = 6U,
    kTRGMUX_Source0RtcSeconds = 7U,
    kTRGMUX_Source1Tpm3ChannelEven = 7U,
    kTRGMUX_Source0Lptmr0Trigger = 8U,
    kTRGMUX_Source1Tpm3ChannelOdd = 8U,
    kTRGMUX_Source0Lptmr1Trigger = 9U,
    kTRGMUX_Source1Tpm3Overflow = 9U,
    kTRGMUX_Source0Tpm0ChannelEven = 10U,
    kTRGMUX_Source1Lpi2c3MasterStop = 10U,
    kTRGMUX_Source0Tpm0ChannelOdd = 11U,
    kTRGMUX_Source1Lpi2c3SlaveStop = 11U,
    kTRGMUX_Source0Tpm0Overflow = 12U,
    kTRGMUX_Source1Lpspi3Frame = 12U,
    kTRGMUX_Source0Tpm1ChannelEven = 13U,
    kTRGMUX_Source1Lpspi3RX = 13U,
    kTRGMUX_Source0Tpm1ChannelOdd = 14U,
    kTRGMUX_Source1Lpuart3RxData = 14U,
    kTRGMUX_Source0Tpm1Overflow = 15U,
    kTRGMUX_Source1Lpuart3RxIdle = 15U,
    kTRGMUX_Source0Tpm2ChannelEven = 16U,
    kTRGMUX_Source1Lpuart3TxData = 16U,
    kTRGMUX_Source0Tpm2ChannelOdd = 17U,
    kTRGMUX_Source1PortEPinTrigger = 17U,
    kTRGMUX_Source0Tpm2Overflow = 18U,
    kTRGMUX_Source1Lpcmp1Output = 18U,
    kTRGMUX_Source0FlexIO0Timer0 = 19U,
    kTRGMUX_Source1RtcAlarm = 19U,
    kTRGMUX_Source0FlexIO0Timer1 = 20U,
    kTRGMUX_Source1RtcSeconds = 20U,
    kTRGMUX_Source0FlexIO0Timer2 = 21U,
    kTRGMUX_Source1Lptmr0Trigger = 21U,
    kTRGMUX_Source0FlexIO0Timer3 = 22U,
    kTRGMUX_Source1Lptmr1Trigger = 22U,
    kTRGMUX_Source0FlexIO0Timer4 = 23U,
    kTRGMUX_Source1Tpm1ChannelEven = 23U,
    kTRGMUX_Source0FlexIO0Timer5 = 24U,
    kTRGMUX_Source1Tpm1ChannelOdd = 24U,
    kTRGMUX_Source0FlexIO0Timer6 = 25U,
    kTRGMUX_Source1Tpm1Overflow = 25U,
    kTRGMUX_Source0FlexIO0Timer7 = 26U,
    kTRGMUX_Source1Tpm2ChannelEven = 26U,
    kTRGMUX_Source0Lpi2c0MasterStop = 27U,
    kTRGMUX_Source1Tpm2ChannelOdd = 27U,
    kTRGMUX_Source0Lpi2c0SlaveStop = 28U,
    kTRGMUX_Source1Tpm2Overflow = 28U,
    kTRGMUX_Source0Lpi2c1MasterStop = 29U,
    kTRGMUX_Source1FlexIO0Timer0 = 29U,
    kTRGMUX_Source0Lpi2c1SlaveStop = 30U,
    kTRGMUX_Source1FlexIO0Timer1 = 30U,
    kTRGMUX_Source0Lpi2c2MasterStop = 31U,
    kTRGMUX_Source1FlexIO0Timer2 = 31U,
    kTRGMUX_Source0Lpi2c2SlaveStop = 32U,
    kTRGMUX_Source1FlexIO0Timer3 = 32U,
    kTRGMUX_Source0Sai0Rx = 33U,
    kTRGMUX_Source1FlexIO0Timer4 = 33U,
    kTRGMUX_Source0Sai0Tx = 34U,
    kTRGMUX_Source1FlexIO0Timer5 = 34U,
    kTRGMUX_Source0Lpspi0Frame = 35U,
    kTRGMUX_Source1FlexIO0Timer6 = 35U,
    kTRGMUX_Source0Lpspi0Rx = 36U,
    kTRGMUX_Source1FlexIO0Timer7 = 36U,
    kTRGMUX_Source0Lpspi1Frame = 37U,
    kTRGMUX_Source1Lpi2c0MasterStop = 37U,
    kTRGMUX_Source0Lpspi1Rx = 38U,
    kTRGMUX_Source1Lpi2c0SlaveStop = 38U,
    kTRGMUX_Source0Lpspi2Frame = 39U,
    kTRGMUX_Source1Lpi2c1MasterStop = 39U,
    kTRGMUX_Source0Lpspi2RX = 40U,
    kTRGMUX_Source1Lpi2c1SlaveStop = 40U,
    kTRGMUX_Source0Lpuart0RxData = 41U,
    kTRGMUX_Source1Lpi2c2MasterStop = 41U,
    kTRGMUX_Source0Lpuart0RxIdle = 42U,
    kTRGMUX_Source1Lpi2c2SlaveStop = 42U,
    kTRGMUX_Source0Lpuart0TxData = 43U,
    kTRGMUX_Source1Sai0Rx = 43U,
    kTRGMUX_Source0Lpuart1RxData = 44U,
    kTRGMUX_Source1Sai0Tx = 44U,
    kTRGMUX_Source0Lpuart1RxIdle = 45U,
    kTRGMUX_Source1Lpspi0Frame = 45U,
    kTRGMUX_Source0Lpuart1TxData = 46U,
    kTRGMUX_Source1Lpspi0Rx = 46U,
    kTRGMUX_Source0Lpuart2RxData = 47U,
    kTRGMUX_Source1Lpspi1Frame = 47U,
    kTRGMUX_Source0Lpuart2RxIdle = 48U,
    kTRGMUX_Source1Lpspi1Rx = 48U,
    kTRGMUX_Source0Lpuart2TxData = 49U,
    kTRGMUX_Source1Lpspi2Frame = 49U,
    kTRGMUX_Source0Usb0Frame = 50U,
    kTRGMUX_Source1Lpspi2RX = 50U,
    kTRGMUX_Source0PortAPinTrigger = 51U,
    kTRGMUX_Source1Lpuart0RxData = 51U,
    kTRGMUX_Source0PortBPinTrigger = 52U,
    kTRGMUX_Source1Lpuart0RxIdle = 52U,
    kTRGMUX_Source0PortCPinTrigger = 53U,
    kTRGMUX_Source1Lpuart0TxData = 53U,
    kTRGMUX_Source0PortDPinTrigger = 54U,
    kTRGMUX_Source1Lpuart1RxData = 54U,
    kTRGMUX_Source0Lpcmp0Output = 55U,
    kTRGMUX_Source1Lpuart1RxIdle = 55U,
    kTRGMUX_Source0Lpi2c3MasterStop = 56U,
    kTRGMUX_Source1Lpuart1TxData = 56U,
    kTRGMUX_Source0Lpi2c3SlaveStop = 57U,
    kTRGMUX_Source1Lpuart2RxData = 57U,
    kTRGMUX_Source0Lpspi3Frame = 58U,
    kTRGMUX_Source1Lpuart2RxIdle = 58U,
    kTRGMUX_Source0Lpspi3Rx = 59U,
    kTRGMUX_Source1Lpuart2TxData = 59U,
    kTRGMUX_Source0Lpuart3RxData = 60U,
    kTRGMUX_Source1PortAPinTrigger = 60U,
    kTRGMUX_Source0Lpuart3RxIdle = 61U,
    kTRGMUX_Source1PortBPinTrigger = 61U,
    kTRGMUX_Source0Lpuart3TxData = 62U,
    kTRGMUX_Source1PortCPinTrigger = 62U,
    kTRGMUX_Source0PortEPinTrigger = 63U,
    kTRGMUX_Source1PortDPinTrigger = 63U,
} trgmux_source_t;
# 407 "C:/Vega/rv32m1_sdk_riscv/boards/rv32m1_vega/rtos_examples/freertos_hello/ri5cy/riscvgcc/../../../../../../devices/RV32M1/RV32M1_ri5cy.h"
typedef enum _trgmux_device
{
    kTRGMUX_Trgmux0Dmamux0 = 0U,
    kTRGMUX_Trgmux1Dmamux1 = 0U,
    kTRGMUX_Trgmux0Lpit0 = 1U,
    kTRGMUX_Trgmux1Lpit1 = 1U,
    kTRGMUX_Trgmux0Tpm0 = 2U,
    kTRGMUX_Trgmux1Tpm3 = 2U,
    kTRGMUX_Trgmux0Tpm1 = 3U,
    kTRGMUX_Trgmux1Lpi2c3 = 3U,
    kTRGMUX_Trgmux0Tpm2 = 4U,
    kTRGMUX_Trgmux1Lpspi3 = 4U,
    kTRGMUX_Trgmux0Flexio0 = 5U,
    kTRGMUX_Trgmux1Lpuart3 = 5U,
    kTRGMUX_Trgmux0Lpi2c0 = 6U,
    kTRGMUX_Trgmux1Lpcmp1 = 6U,
    kTRGMUX_Trgmux0Lpi2c1 = 7U,
    kTRGMUX_Trgmux1Dmamux0 = 7U,
    kTRGMUX_Trgmux0Lpi2c2 = 8U,
    kTRGMUX_Trgmux1Lpit0 = 8U,
    kTRGMUX_Trgmux0Lpspi0 = 9U,
    kTRGMUX_Trgmux1Tpm0 = 9U,
    kTRGMUX_Trgmux0Lpspi1 = 10U,
    kTRGMUX_Trgmux1Tpm1 = 10U,
    kTRGMUX_Trgmux0Lpspi2 = 11U,
    kTRGMUX_Trgmux1Tpm2 = 11U,
    kTRGMUX_Trgmux0Lpuart0 = 12U,
    kTRGMUX_Trgmux1Flexio0 = 12U,
    kTRGMUX_Trgmux0Lpuart1 = 13U,
    kTRGMUX_Trgmux1Lpi2c0 = 13U,
    kTRGMUX_Trgmux0Lpuart2 = 14U,
    kTRGMUX_Trgmux1Lpi2c1 = 14U,
    kTRGMUX_Trgmux0Adc0 = 15U,
    kTRGMUX_Trgmux1Lpi2c2 = 15U,
    kTRGMUX_Trgmux0Lpcmp0 = 16U,
    kTRGMUX_Trgmux1Lpspi0 = 16U,
    kTRGMUX_Trgmux0Dac0 = 17U,
    kTRGMUX_Trgmux1Lpspi1 = 17U,
    kTRGMUX_Trgmux0Dmamux1 = 18U,
    kTRGMUX_Trgmux1Lpspi2 = 18U,
    kTRGMUX_Trgmux0Lpit1 = 19U,
    kTRGMUX_Trgmux1Lpuart0 = 19U,
    kTRGMUX_Trgmux0Tpm3 = 20U,
    kTRGMUX_Trgmux1Lpuart1 = 20U,
    kTRGMUX_Trgmux0Lpi2c3 = 21U,
    kTRGMUX_Trgmux1Lpuart2 = 21U,
    kTRGMUX_Trgmux0Lpspi3 = 22U,
    kTRGMUX_Trgmux1Adc0 = 22U,
    kTRGMUX_Trgmux0Lpuart3 = 23U,
    kTRGMUX_Trgmux1Lpcmp0 = 23U,
    kTRGMUX_Trgmux0Lpcmp1 = 24U,
    kTRGMUX_Trgmux1Lpdac0 = 24U,
} trgmux_device_t;
# 478 "C:/Vega/rv32m1_sdk_riscv/boards/rv32m1_vega/rtos_examples/freertos_hello/ri5cy/riscvgcc/../../../../../../devices/RV32M1/RV32M1_ri5cy.h"
typedef enum _xrdc_master
{
    kXRDC_MasterCM4CodeBus = 0U,
    kXRDC_MasterCM4SystemBus = 1U,
    kXRDC_MasterRI5CYCodeBus = 16U,
    kXRDC_MasterRI5CYSystemBus = 17U,
    kXRDC_MasterEdma0 = 2U,
    kXRDC_MasterUsdhc = 3U,
    kXRDC_MasterUsb = 4U,
    kXRDC_MasterCM0P = 32U,
    kXRDC_MasterEdma1 = 33U,
    kXRDC_MasterCau3 = 34U,
    kXRDC_MasterZERORISCYCodeBus = 35U,
    kXRDC_MasterZERORISCYSystemBus = 36U,
} xrdc_master_t;



typedef enum _xrdc_mem
{
    kXRDC_MemMrc0_0 = 0U,
    kXRDC_MemMrc0_1 = 1U,
    kXRDC_MemMrc0_2 = 2U,
    kXRDC_MemMrc0_3 = 3U,
    kXRDC_MemMrc0_4 = 4U,
    kXRDC_MemMrc0_5 = 5U,
    kXRDC_MemMrc0_6 = 6U,
    kXRDC_MemMrc0_7 = 7U,
    kXRDC_MemMrc1_0 = 16U,
    kXRDC_MemMrc1_1 = 17U,
    kXRDC_MemMrc1_2 = 18U,
    kXRDC_MemMrc1_3 = 19U,
    kXRDC_MemMrc1_4 = 20U,
    kXRDC_MemMrc1_5 = 21U,
    kXRDC_MemMrc1_6 = 22U,
    kXRDC_MemMrc1_7 = 23U,
} xrdc_mem_t;

typedef enum _xrdc_periph
{
    kXRDC_PeriphMscm = 1U,
    kXRDC_PeriphDma0 = 8U,
    kXRDC_PeriphDma0Tcd = 9U,
    kXRDC_PeriphFlexBus = 12U,
    kXRDC_PeriphXrdcMgr = 20U,
    kXRDC_PeriphXrdcMdac = 21U,
    kXRDC_PeriphXrdcPac = 22U,
    kXRDC_PeriphXrdcMrc = 23U,
    kXRDC_PeriphSema420 = 27U,
    kXRDC_PeriphCmc0 = 32U,
    kXRDC_PeriphDmamux0 = 33U,
    kXRDC_PeriphEwm = 34U,
    kXRDC_PeriphFtfe = 35U,
    kXRDC_PeriphLlwu0 = 36U,
    kXRDC_PeriphMua = 37U,
    kXRDC_PeriphSim = 38U,
    kXRDC_PeriphSimdgo = 39U,
    kXRDC_PeriphSpm = 40U,
    kXRDC_PeriphTrgmux0 = 41U,
    kXRDC_PeriphWdog0 = 42U,
    kXRDC_PeriphPcc0 = 43U,
    kXRDC_PeriphScg = 44U,
    kXRDC_PeriphSrf = 45U,
    kXRDC_PeriphVbat = 46U,
    kXRDC_PeriphCrc0 = 47U,
    kXRDC_PeriphLpit0 = 48U,
    kXRDC_PeriphRtc = 49U,
    kXRDC_PeriphLptmr0 = 50U,
    kXRDC_PeriphLptmr1 = 51U,
    kXRDC_PeriphTstmr0 = 52U,
    kXRDC_PeriphTpm0 = 53U,
    kXRDC_PeriphTpm1 = 54U,
    kXRDC_PeriphTpm2 = 55U,
    kXRDC_PeriphEmvsim0 = 56U,
    kXRDC_PeriphFlexio0 = 57U,
    kXRDC_PeriphLpi2c0 = 58U,
    kXRDC_PeriphLpi2c1 = 59U,
    kXRDC_PeriphLpi2c2 = 60U,
    kXRDC_PeriphSai0 = 61U,
    kXRDC_PeriphSdhc0 = 62U,
    kXRDC_PeriphLpspi0 = 63U,
    kXRDC_PeriphLpspi1 = 64U,
    kXRDC_PeriphLpspi2 = 65U,
    kXRDC_PeriphLpuart0 = 66U,
    kXRDC_PeriphLpuart1 = 67U,
    kXRDC_PeriphLpuart2 = 68U,
    kXRDC_PeriphUsb0 = 69U,
    kXRDC_PeriphPortA = 70U,
    kXRDC_PeriphPortB = 71U,
    kXRDC_PeriphPortC = 72U,
    kXRDC_PeriphPortD = 73U,
    kXRDC_PeriphLpadc0 = 74U,
    kXRDC_PeriphLpcmp0 = 75U,
    kXRDC_PeriphDac0 = 76U,
    kXRDC_PeriphVref = 77U,
    kXRDC_PeriphDma1 = 136U,
    kXRDC_PeriphDma1Tcd = 137U,
    kXRDC_PeriphFgpio1 = 143U,
    kXRDC_PeriphSema421 = 155U,
    kXRDC_PeriphCmc1 = 160U,
    kXRDC_PeriphDmamux1 = 161U,
    kXRDC_PeriphIntmux0 = 162U,
    kXRDC_Periphllwu1 = 163U,
    kXRDC_PeriphMub = 164U,
    kXRDC_PeriphTrgmux1 = 165U,
    kXRDC_PeriphWdog1 = 166U,
    kXRDC_PeriphPcc1 = 167U,
    kXRDC_PeriphCau3 = 168U,
    kXRDC_PeriphTrng = 169U,
    kXRDC_PeriphLpit1 = 170U,
    kXRDC_PeriphLptmr2 = 171U,
    kXRDC_PeriphTstmr1 = 172U,
    kXRDC_PeriphTpm3 = 173U,
    kXRDC_PeriphLpi2c3 = 174U,
    kXRDC_PeriphRsim = 175U,
    kXRDC_PeriphXcvr = 176U,
    kXRDC_PeriphAnt = 177U,
    kXRDC_PeriphBle = 178U,
    kXRDC_PeriphGfsk = 179U,
    kXRDC_PeriphIeee = 180U,
    kXRDC_PeriphLpspi3 = 181U,
    kXRDC_PeriphLpuart3 = 182U,
    kXRDC_PeriphPortE = 183U,
    kXRDC_PeriphLpcmp1 = 214U,
} xrdc_periph_t;
# 649 "C:/Vega/rv32m1_sdk_riscv/boards/rv32m1_vega/rtos_examples/freertos_hello/ri5cy/riscvgcc/../../../../../../devices/RV32M1/RV32M1_ri5cy.h"
typedef struct {
  volatile const uint32_t VERID;
  volatile const uint32_t PARAM;
       uint8_t RESERVED_0[8];
  volatile uint32_t CTRL;
  volatile uint32_t STAT;
  volatile uint32_t IE;
  volatile uint32_t DE;
  volatile uint32_t CFG;
  volatile uint32_t PAUSE;
       uint8_t RESERVED_1[8];
  volatile uint32_t FCTRL;
  volatile uint32_t SWTRIG;
       uint8_t RESERVED_2[8];
  volatile uint32_t OFSTRIM;
       uint8_t RESERVED_3[124];
  volatile uint32_t TCTRL[4];
       uint8_t RESERVED_4[48];
  struct {
    volatile uint32_t CMDL;
    volatile uint32_t CMDH;
  } CMD[15];
       uint8_t RESERVED_5[136];
  volatile uint32_t CV[4];
       uint8_t RESERVED_6[240];
  volatile const uint32_t RESFIFO;
} ADC_Type;
# 1205 "C:/Vega/rv32m1_sdk_riscv/boards/rv32m1_vega/rtos_examples/freertos_hello/ri5cy/riscvgcc/../../../../../../devices/RV32M1/RV32M1_ri5cy.h"
typedef struct {
  struct {
    volatile uint32_t PRS;
         uint8_t RESERVED_0[12];
    volatile uint32_t CRS;
         uint8_t RESERVED_1[236];
  } SLAVE[5];
       uint8_t RESERVED_0[768];
  volatile uint32_t MGPCR0;
       uint8_t RESERVED_1[252];
  volatile uint32_t MGPCR1;
       uint8_t RESERVED_2[252];
  volatile uint32_t MGPCR2;
       uint8_t RESERVED_3[252];
  volatile uint32_t MGPCR3;
       uint8_t RESERVED_4[252];
  volatile uint32_t MGPCR4;
       uint8_t RESERVED_5[252];
  volatile uint32_t MGPCR5;
} AXBS_Type;
# 1505 "C:/Vega/rv32m1_sdk_riscv/boards/rv32m1_vega/rtos_examples/freertos_hello/ri5cy/riscvgcc/../../../../../../devices/RV32M1/RV32M1_ri5cy.h"
typedef struct {
  volatile const uint32_t PCT;
  volatile const uint32_t MCFG;
       uint8_t RESERVED_0[8];
  volatile uint32_t CR;
  volatile uint32_t SR;
       uint8_t RESERVED_1[8];
  volatile uint32_t DBGCSR;
  volatile uint32_t DBGPBR;
       uint8_t RESERVED_2[8];
  volatile uint32_t DBGMCMD;
  volatile uint32_t DBGMADR;
  volatile uint32_t DBGMDR;
       uint8_t RESERVED_3[180];
  volatile uint32_t SEMA4;
  volatile const uint32_t SMOWNR;
       uint8_t RESERVED_4[4];
  volatile uint32_t ARR;
       uint8_t RESERVED_5[128];
  volatile uint32_t CC_R[30];
  volatile uint32_t CC_R30;
  volatile uint32_t CC_R31;
  volatile uint32_t CC_PC;
  volatile uint32_t CC_CMD;
  volatile const uint32_t CC_CF;
       uint8_t RESERVED_6[500];
  volatile uint32_t MDPK;
       uint8_t RESERVED_7[44];
  volatile uint32_t COM;
  volatile uint32_t CTL;
       uint8_t RESERVED_8[8];
  volatile uint32_t CW;
       uint8_t RESERVED_9[4];
  volatile uint32_t STA;
  volatile const uint32_t ESTA;
       uint8_t RESERVED_10[48];
  volatile uint32_t PKASZ;
       uint8_t RESERVED_11[4];
  volatile uint32_t PKBSZ;
       uint8_t RESERVED_12[4];
  volatile uint32_t PKNSZ;
       uint8_t RESERVED_13[4];
  volatile uint32_t PKESZ;
       uint8_t RESERVED_14[84];
  volatile const uint32_t PKHA_VID1;
  volatile const uint32_t PKHA_VID2;
  volatile const uint32_t CHA_VID;
       uint8_t RESERVED_15[260];
  volatile uint32_t PKHA_CCR;
  volatile const uint32_t GSR;
  volatile uint32_t CKLFSR;
       uint8_t RESERVED_16[500];
  volatile uint32_t PKA0[32];
  volatile uint32_t PKA1[32];
  volatile uint32_t PKA2[32];
  volatile uint32_t PKA3[32];
  volatile uint32_t PKB0[32];
  volatile uint32_t PKB1[32];
  volatile uint32_t PKB2[32];
  volatile uint32_t PKB3[32];
  volatile uint32_t PKN0[32];
  volatile uint32_t PKN1[32];
  volatile uint32_t PKN2[32];
  volatile uint32_t PKN3[32];
  volatile uint32_t PKE[128];
} CAU3_Type;
# 2557 "C:/Vega/rv32m1_sdk_riscv/boards/rv32m1_vega/rtos_examples/freertos_hello/ri5cy/riscvgcc/../../../../../../devices/RV32M1/RV32M1_ri5cy.h"
typedef struct {
  union {
    volatile uint32_t DATA;
    struct {
      volatile uint8_t DATALL;
      volatile uint8_t DATALU;
      volatile uint8_t DATAHL;
      volatile uint8_t DATAHU;
    } ACCESS8BIT;
    struct {
      volatile uint16_t DATAL;
      volatile uint16_t DATAH;
    } ACCESS16BIT;
  };
  union {
    volatile uint32_t GPOLY;
    struct {
      volatile uint8_t GPOLYLL;
      volatile uint8_t GPOLYLU;
      volatile uint8_t GPOLYHL;
      volatile uint8_t GPOLYHU;
    } GPOLY_ACCESS8BIT;
    struct {
      volatile uint16_t GPOLYL;
      volatile uint16_t GPOLYH;
    } GPOLY_ACCESS16BIT;
  };
  union {
    volatile uint32_t CTRL;
    struct {
           uint8_t RESERVED_0[3];
      volatile uint8_t CTRLHU;
    } CTRL_ACCESS8BIT;
  };
} CRC_Type;
# 2829 "C:/Vega/rv32m1_sdk_riscv/boards/rv32m1_vega/rtos_examples/freertos_hello/ri5cy/riscvgcc/../../../../../../devices/RV32M1/RV32M1_ri5cy.h"
typedef struct {
  volatile uint32_t CR;
  volatile const uint32_t ES;
       uint8_t RESERVED_0[4];
  volatile uint32_t ERQ;
       uint8_t RESERVED_1[4];
  volatile uint32_t EEI;
  volatile uint8_t CEEI;
  volatile uint8_t SEEI;
  volatile uint8_t CERQ;
  volatile uint8_t SERQ;
  volatile uint8_t CDNE;
  volatile uint8_t SSRT;
  volatile uint8_t CERR;
  volatile uint8_t CINT;
       uint8_t RESERVED_2[4];
  volatile uint32_t INT;
       uint8_t RESERVED_3[4];
  volatile uint32_t ERR;
       uint8_t RESERVED_4[4];
  volatile const uint32_t HRS;
       uint8_t RESERVED_5[12];
  volatile uint32_t EARS;
       uint8_t RESERVED_6[184];
  volatile uint8_t DCHPRI3;
  volatile uint8_t DCHPRI2;
  volatile uint8_t DCHPRI1;
  volatile uint8_t DCHPRI0;
  volatile uint8_t DCHPRI7;
  volatile uint8_t DCHPRI6;
  volatile uint8_t DCHPRI5;
  volatile uint8_t DCHPRI4;
  volatile uint8_t DCHPRI11;
  volatile uint8_t DCHPRI10;
  volatile uint8_t DCHPRI9;
  volatile uint8_t DCHPRI8;
  volatile uint8_t DCHPRI15;
  volatile uint8_t DCHPRI14;
  volatile uint8_t DCHPRI13;
  volatile uint8_t DCHPRI12;
       uint8_t RESERVED_7[3824];
  struct {
    volatile uint32_t SADDR;
    volatile uint16_t SOFF;
    volatile uint16_t ATTR;
    union {
      volatile uint32_t NBYTES_MLNO;
      volatile uint32_t NBYTES_MLOFFNO;
      volatile uint32_t NBYTES_MLOFFYES;
    };
    volatile uint32_t SLAST;
    volatile uint32_t DADDR;
    volatile uint16_t DOFF;
    union {
      volatile uint16_t CITER_ELINKNO;
      volatile uint16_t CITER_ELINKYES;
    };
    volatile uint32_t DLAST_SGA;
    volatile uint16_t CSR;
    union {
      volatile uint16_t BITER_ELINKNO;
      volatile uint16_t BITER_ELINKYES;
    };
  } TCD[16];
} DMA_Type;
# 4584 "C:/Vega/rv32m1_sdk_riscv/boards/rv32m1_vega/rtos_examples/freertos_hello/ri5cy/riscvgcc/../../../../../../devices/RV32M1/RV32M1_ri5cy.h"
typedef struct {
  volatile uint32_t CHCFG[16];
} DMAMUX_Type;
# 4659 "C:/Vega/rv32m1_sdk_riscv/boards/rv32m1_vega/rtos_examples/freertos_hello/ri5cy/riscvgcc/../../../../../../devices/RV32M1/RV32M1_ri5cy.h"
typedef struct {
  volatile const uint32_t VER_ID;
  volatile const uint32_t PARAM;
  volatile uint32_t CLKCFG;
  volatile uint32_t DIVISOR;
  volatile uint32_t CTRL;
  volatile uint32_t INT_MASK;
  volatile uint32_t RX_THD;
  volatile uint32_t TX_THD;
  volatile uint32_t RX_STATUS;
  volatile uint32_t TX_STATUS;
  volatile uint32_t PCSR;
  volatile const uint32_t RX_BUF;
  volatile uint32_t TX_BUF;
  volatile uint32_t TX_GETU;
  volatile uint32_t CWT_VAL;
  volatile uint32_t BWT_VAL;
  volatile uint32_t BGT_VAL;
  volatile uint32_t GPCNT0_VAL;
  volatile uint32_t GPCNT1_VAL;
} EMVSIM_Type;
# 5392 "C:/Vega/rv32m1_sdk_riscv/boards/rv32m1_vega/rtos_examples/freertos_hello/ri5cy/riscvgcc/../../../../../../devices/RV32M1/RV32M1_ri5cy.h"
typedef struct {
  volatile uint32_t INTPTEN;
  volatile uint32_t INTPTPEND;
  volatile uint32_t INTPTPENDSET;
  volatile uint32_t INTPTPENDCLEAR;
  volatile uint32_t INTPTSECURE;
  volatile uint32_t INTPTPRI[4];
  volatile uint32_t INTPRIBASE;
  volatile const uint32_t INTPTENACTIVE;
  volatile const uint32_t INTACTPRI[4];
       uint8_t RESERVED_0[4];
  volatile uint32_t EVENTEN;
  volatile uint32_t EVENTPEND;
  volatile uint32_t EVTPENDSET;
  volatile uint32_t EVTPENDCLEAR;
       uint8_t RESERVED_1[48];
  volatile uint32_t SLPCTRL;
  volatile uint32_t SLPSTATUS;
} EVENT_Type;
# 5804 "C:/Vega/rv32m1_sdk_riscv/boards/rv32m1_vega/rtos_examples/freertos_hello/ri5cy/riscvgcc/../../../../../../devices/RV32M1/RV32M1_ri5cy.h"
typedef struct {
  volatile uint8_t CTRL;
  volatile uint8_t SERV;
  volatile uint8_t CMPL;
  volatile uint8_t CMPH;
       uint8_t RESERVED_0[1];
  volatile uint8_t CLKPRESCALER;
} EWM_Type;
# 5899 "C:/Vega/rv32m1_sdk_riscv/boards/rv32m1_vega/rtos_examples/freertos_hello/ri5cy/riscvgcc/../../../../../../devices/RV32M1/RV32M1_ri5cy.h"
typedef struct {
  struct {
    volatile uint32_t CSAR;
    volatile uint32_t CSMR;
    volatile uint32_t CSCR;
  } CS[6];
       uint8_t RESERVED_0[24];
  volatile uint32_t CSPMCR;
} FB_Type;
# 6128 "C:/Vega/rv32m1_sdk_riscv/boards/rv32m1_vega/rtos_examples/freertos_hello/ri5cy/riscvgcc/../../../../../../devices/RV32M1/RV32M1_ri5cy.h"
typedef struct {
  volatile const uint32_t VERID;
  volatile const uint32_t PARAM;
  volatile uint32_t CTRL;
  volatile const uint32_t PIN;
  volatile uint32_t SHIFTSTAT;
  volatile uint32_t SHIFTERR;
  volatile uint32_t TIMSTAT;
       uint8_t RESERVED_0[4];
  volatile uint32_t SHIFTSIEN;
  volatile uint32_t SHIFTEIEN;
  volatile uint32_t TIMIEN;
       uint8_t RESERVED_1[4];
  volatile uint32_t SHIFTSDEN;
       uint8_t RESERVED_2[12];
  volatile uint32_t SHIFTSTATE;
       uint8_t RESERVED_3[60];
  volatile uint32_t SHIFTCTL[8];
       uint8_t RESERVED_4[96];
  volatile uint32_t SHIFTCFG[8];
       uint8_t RESERVED_5[224];
  volatile uint32_t SHIFTBUF[8];
       uint8_t RESERVED_6[96];
  volatile uint32_t SHIFTBUFBIS[8];
       uint8_t RESERVED_7[96];
  volatile uint32_t SHIFTBUFBYS[8];
       uint8_t RESERVED_8[96];
  volatile uint32_t SHIFTBUFBBS[8];
       uint8_t RESERVED_9[96];
  volatile uint32_t TIMCTL[8];
       uint8_t RESERVED_10[96];
  volatile uint32_t TIMCFG[8];
       uint8_t RESERVED_11[96];
  volatile uint32_t TIMCMP[8];
       uint8_t RESERVED_12[352];
  volatile uint32_t SHIFTBUFNBS[8];
       uint8_t RESERVED_13[96];
  volatile uint32_t SHIFTBUFHWS[8];
       uint8_t RESERVED_14[96];
  volatile uint32_t SHIFTBUFNIS[8];
} FLEXIO_Type;
# 6643 "C:/Vega/rv32m1_sdk_riscv/boards/rv32m1_vega/rtos_examples/freertos_hello/ri5cy/riscvgcc/../../../../../../devices/RV32M1/RV32M1_ri5cy.h"
typedef struct {
  volatile uint8_t FSTAT;
  volatile uint8_t FCNFG;
  volatile const uint8_t FSEC;
       uint8_t RESERVED_0[1];
  volatile uint8_t FCCOB3;
  volatile uint8_t FCCOB2;
  volatile uint8_t FCCOB1;
  volatile uint8_t FCCOB0;
  volatile uint8_t FCCOB7;
  volatile uint8_t FCCOB6;
  volatile uint8_t FCCOB5;
  volatile uint8_t FCCOB4;
  volatile uint8_t FCCOBB;
  volatile uint8_t FCCOBA;
  volatile uint8_t FCCOB9;
  volatile uint8_t FCCOB8;
  volatile const uint8_t FOPT3;
  volatile const uint8_t FOPT2;
  volatile const uint8_t FOPT1;
  volatile const uint8_t FOPT0;
       uint8_t RESERVED_1[4];
  volatile uint8_t FPROTH3;
  volatile uint8_t FPROTH2;
  volatile uint8_t FPROTH1;
  volatile uint8_t FPROTH0;
  volatile uint8_t FPROTL3;
  volatile uint8_t FPROTL2;
  volatile uint8_t FPROTL1;
  volatile uint8_t FPROTL0;
       uint8_t RESERVED_2[4];
  volatile uint8_t FPROTSL;
  volatile uint8_t FPROTSH;
       uint8_t RESERVED_3[6];
  volatile const uint8_t FACSS;
  volatile const uint8_t FACSN;
  volatile const uint8_t FACSSS;
  volatile const uint8_t FACSNS;
  volatile const uint8_t XACCH3;
  volatile const uint8_t XACCH2;
  volatile const uint8_t XACCH1;
  volatile const uint8_t XACCH0;
  volatile const uint8_t XACCL3;
  volatile const uint8_t XACCL2;
  volatile const uint8_t XACCL1;
  volatile const uint8_t XACCL0;
  volatile const uint8_t SACCH3;
  volatile const uint8_t SACCH2;
  volatile const uint8_t SACCH1;
  volatile const uint8_t SACCH0;
  volatile const uint8_t SACCL3;
  volatile const uint8_t SACCL2;
  volatile const uint8_t SACCL1;
  volatile const uint8_t SACCL0;
       uint8_t RESERVED_4[4];
  volatile const uint8_t XACCSL;
  volatile const uint8_t XACCSH;
       uint8_t RESERVED_5[6];
  volatile const uint8_t SACCSL;
  volatile const uint8_t SACCSH;
       uint8_t RESERVED_6[4];
  volatile const uint8_t FSTDBYCTL;
  volatile uint8_t FSTDBY;
} FTFE_Type;
# 7272 "C:/Vega/rv32m1_sdk_riscv/boards/rv32m1_vega/rtos_examples/freertos_hello/ri5cy/riscvgcc/../../../../../../devices/RV32M1/RV32M1_ri5cy.h"
typedef struct {
  volatile uint32_t PDOR;
  volatile uint32_t PSOR;
  volatile uint32_t PCOR;
  volatile uint32_t PTOR;
  volatile const uint32_t PDIR;
  volatile uint32_t PDDR;
} GPIO_Type;
# 7379 "C:/Vega/rv32m1_sdk_riscv/boards/rv32m1_vega/rtos_examples/freertos_hello/ri5cy/riscvgcc/../../../../../../devices/RV32M1/RV32M1_ri5cy.h"
typedef struct {
  volatile const uint32_t VERID;
  volatile const uint32_t PARAM;
  volatile uint32_t TCSR;
  volatile uint32_t TCR1;
  volatile uint32_t TCR2;
  volatile uint32_t TCR3;
  volatile uint32_t TCR4;
  volatile uint32_t TCR5;
  volatile uint32_t TDR[2];
       uint8_t RESERVED_0[24];
  volatile const uint32_t TFR[2];
       uint8_t RESERVED_1[24];
  volatile uint32_t TMR;
       uint8_t RESERVED_2[36];
  volatile uint32_t RCSR;
  volatile uint32_t RCR1;
  volatile uint32_t RCR2;
  volatile uint32_t RCR3;
  volatile uint32_t RCR4;
  volatile uint32_t RCR5;
  volatile const uint32_t RDR[2];
       uint8_t RESERVED_3[24];
  volatile const uint32_t RFR[2];
       uint8_t RESERVED_4[24];
  volatile uint32_t RMR;
} I2S_Type;
# 8140 "C:/Vega/rv32m1_sdk_riscv/boards/rv32m1_vega/rtos_examples/freertos_hello/ri5cy/riscvgcc/../../../../../../devices/RV32M1/RV32M1_ri5cy.h"
typedef struct {
  struct {
    volatile uint32_t CHn_CSR;
    volatile const uint32_t CHn_VEC;
         uint8_t RESERVED_0[8];
    volatile uint32_t CHn_IER_31_0;
         uint8_t RESERVED_1[12];
    volatile const uint32_t CHn_IPR_31_0;
         uint8_t RESERVED_2[28];
  } CHANNEL[8];
} INTMUX_Type;
# 8264 "C:/Vega/rv32m1_sdk_riscv/boards/rv32m1_vega/rtos_examples/freertos_hello/ri5cy/riscvgcc/../../../../../../devices/RV32M1/RV32M1_ri5cy.h"
typedef struct {
  volatile const uint32_t VERID;
  volatile const uint32_t PARAM;
  volatile uint32_t PE1;
  volatile uint32_t PE2;
       uint8_t RESERVED_0[8];
  volatile uint32_t ME;
  volatile uint32_t DE;
  volatile uint32_t PF;
       uint8_t RESERVED_1[12];
  volatile uint32_t FILT;
       uint8_t RESERVED_2[4];
  volatile uint32_t PDC1;
  volatile uint32_t PDC2;
       uint8_t RESERVED_3[8];
  volatile uint32_t FDC;
       uint8_t RESERVED_4[4];
  volatile uint32_t PMC;
       uint8_t RESERVED_5[4];
  volatile uint32_t FMC;
} LLWU_Type;
# 9630 "C:/Vega/rv32m1_sdk_riscv/boards/rv32m1_vega/rtos_examples/freertos_hello/ri5cy/riscvgcc/../../../../../../devices/RV32M1/RV32M1_ri5cy.h"
typedef struct {
  volatile const uint32_t VERID;
  volatile const uint32_t PARAM;
  volatile uint32_t CCR0;
  volatile uint32_t CCR1;
  volatile uint32_t CCR2;
       uint8_t RESERVED_0[4];
  volatile uint32_t DCR;
  volatile uint32_t IER;
  volatile uint32_t CSR;
} LPCMP_Type;
# 9920 "C:/Vega/rv32m1_sdk_riscv/boards/rv32m1_vega/rtos_examples/freertos_hello/ri5cy/riscvgcc/../../../../../../devices/RV32M1/RV32M1_ri5cy.h"
typedef struct {
  volatile const uint32_t VERID;
  volatile const uint32_t PARAM;
  volatile uint32_t DATA;
  volatile uint32_t GCR;
  volatile uint32_t FCR;
  volatile const uint32_t FPR;
  volatile uint32_t FSR;
  volatile uint32_t IER;
  volatile uint32_t DER;
  volatile uint32_t RCR;
  volatile uint32_t TCR;
} LPDAC_Type;
# 10215 "C:/Vega/rv32m1_sdk_riscv/boards/rv32m1_vega/rtos_examples/freertos_hello/ri5cy/riscvgcc/../../../../../../devices/RV32M1/RV32M1_ri5cy.h"
typedef struct {
  volatile const uint32_t VERID;
  volatile const uint32_t PARAM;
       uint8_t RESERVED_0[8];
  volatile uint32_t MCR;
  volatile uint32_t MSR;
  volatile uint32_t MIER;
  volatile uint32_t MDER;
  volatile uint32_t MCFGR0;
  volatile uint32_t MCFGR1;
  volatile uint32_t MCFGR2;
  volatile uint32_t MCFGR3;
       uint8_t RESERVED_1[16];
  volatile uint32_t MDMR;
       uint8_t RESERVED_2[4];
  volatile uint32_t MCCR0;
       uint8_t RESERVED_3[4];
  volatile uint32_t MCCR1;
       uint8_t RESERVED_4[4];
  volatile uint32_t MFCR;
  volatile const uint32_t MFSR;
  volatile uint32_t MTDR;
       uint8_t RESERVED_5[12];
  volatile const uint32_t MRDR;
       uint8_t RESERVED_6[156];
  volatile uint32_t SCR;
  volatile uint32_t SSR;
  volatile uint32_t SIER;
  volatile uint32_t SDER;
       uint8_t RESERVED_7[4];
  volatile uint32_t SCFGR1;
  volatile uint32_t SCFGR2;
       uint8_t RESERVED_8[20];
  volatile uint32_t SAMR;
       uint8_t RESERVED_9[12];
  volatile const uint32_t SASR;
  volatile uint32_t STAR;
       uint8_t RESERVED_10[8];
  volatile uint32_t STDR;
       uint8_t RESERVED_11[12];
  volatile const uint32_t SRDR;
} LPI2C_Type;
# 11197 "C:/Vega/rv32m1_sdk_riscv/boards/rv32m1_vega/rtos_examples/freertos_hello/ri5cy/riscvgcc/../../../../../../devices/RV32M1/RV32M1_ri5cy.h"
typedef struct {
  volatile const uint32_t VERID;
  volatile const uint32_t PARAM;
  volatile uint32_t MCR;
  volatile uint32_t MSR;
  volatile uint32_t MIER;
  volatile uint32_t SETTEN;
  volatile uint32_t CLRTEN;
       uint8_t RESERVED_0[4];
  struct {
    volatile uint32_t TVAL;
    volatile const uint32_t CVAL;
    volatile uint32_t TCTRL;
         uint8_t RESERVED_0[4];
  } CHANNEL[4];
} LPIT_Type;
# 11533 "C:/Vega/rv32m1_sdk_riscv/boards/rv32m1_vega/rtos_examples/freertos_hello/ri5cy/riscvgcc/../../../../../../devices/RV32M1/RV32M1_ri5cy.h"
typedef struct {
  volatile const uint32_t VERID;
  volatile const uint32_t PARAM;
       uint8_t RESERVED_0[8];
  volatile uint32_t CR;
  volatile uint32_t SR;
  volatile uint32_t IER;
  volatile uint32_t DER;
  volatile uint32_t CFGR0;
  volatile uint32_t CFGR1;
       uint8_t RESERVED_1[8];
  volatile uint32_t DMR0;
  volatile uint32_t DMR1;
       uint8_t RESERVED_2[8];
  volatile uint32_t CCR;
       uint8_t RESERVED_3[20];
  volatile uint32_t FCR;
  volatile const uint32_t FSR;
  volatile uint32_t TCR;
  volatile uint32_t TDR;
       uint8_t RESERVED_4[8];
  volatile const uint32_t RSR;
  volatile const uint32_t RDR;
} LPSPI_Type;
# 12119 "C:/Vega/rv32m1_sdk_riscv/boards/rv32m1_vega/rtos_examples/freertos_hello/ri5cy/riscvgcc/../../../../../../devices/RV32M1/RV32M1_ri5cy.h"
typedef struct {
  volatile uint32_t CSR;
  volatile uint32_t PSR;
  volatile uint32_t CMR;
  volatile uint32_t CNR;
} LPTMR_Type;
# 12293 "C:/Vega/rv32m1_sdk_riscv/boards/rv32m1_vega/rtos_examples/freertos_hello/ri5cy/riscvgcc/../../../../../../devices/RV32M1/RV32M1_ri5cy.h"
typedef struct {
  volatile const uint32_t VERID;
  volatile const uint32_t PARAM;
  volatile uint32_t GLOBAL;
  volatile uint32_t PINCFG;
  volatile uint32_t BAUD;
  volatile uint32_t STAT;
  volatile uint32_t CTRL;
  volatile uint32_t DATA;
  volatile uint32_t MATCH;
  volatile uint32_t MODIR;
  volatile uint32_t FIFO;
  volatile uint32_t WATER;
} LPUART_Type;
# 13145 "C:/Vega/rv32m1_sdk_riscv/boards/rv32m1_vega/rtos_examples/freertos_hello/ri5cy/riscvgcc/../../../../../../devices/RV32M1/RV32M1_ri5cy.h"
typedef struct {
       uint8_t RESERVED_0[8];
  volatile const uint16_t PLASC;
  volatile const uint16_t PLAMC;
  volatile uint32_t CPCR;
  volatile uint32_t ISCR;
       uint8_t RESERVED_1[32];
  volatile uint32_t CPCR2;
       uint8_t RESERVED_2[8];
  volatile uint32_t CPO;
} MCM_Type;
# 13385 "C:/Vega/rv32m1_sdk_riscv/boards/rv32m1_vega/rtos_examples/freertos_hello/ri5cy/riscvgcc/../../../../../../devices/RV32M1/RV32M1_ri5cy.h"
typedef struct {
  volatile const uint32_t CPXTYPE;
  volatile const uint32_t CPXNUM;
  volatile const uint32_t CPXMASTER;
  volatile const uint32_t CPXCOUNT;
  volatile const uint32_t CPXCFG0;
  volatile const uint32_t CPXCFG1;
  volatile const uint32_t CPXCFG2;
  volatile const uint32_t CPXCFG3;
  struct {
    volatile const uint32_t TYPE;
    volatile const uint32_t NUM;
    volatile const uint32_t MASTER;
    volatile const uint32_t COUNT;
    volatile const uint32_t CFG0;
    volatile const uint32_t CFG1;
    volatile const uint32_t CFG2;
    volatile const uint32_t CFG3;
  } CP[2];
       uint8_t RESERVED_0[928];
  volatile uint32_t OCMDR0;
  volatile uint32_t OCMDR1;
  volatile uint32_t OCMDR2;
  volatile uint32_t OCMDR3;
} MSCM_Type;
# 14011 "C:/Vega/rv32m1_sdk_riscv/boards/rv32m1_vega/rtos_examples/freertos_hello/ri5cy/riscvgcc/../../../../../../devices/RV32M1/RV32M1_ri5cy.h"
typedef enum _mu_core_boot_mode
{
    kMU_CoreBootFromDflashBase = 0x00U,
    kMU_CoreBootFromCore1RamBase = 0x02U,
} mu_core_boot_mode_t;



typedef enum _mu_power_mode
{
    kMU_PowerModeRun = 0x00U,
    kMU_PowerModeCoo = 0x01U,
    kMU_PowerModeWait = 0x02U,
    kMU_PowerModeStop = 0x03U,
    kMU_PowerModeDsm = 0x04U
} mu_power_mode_t;
# 14039 "C:/Vega/rv32m1_sdk_riscv/boards/rv32m1_vega/rtos_examples/freertos_hello/ri5cy/riscvgcc/../../../../../../devices/RV32M1/RV32M1_ri5cy.h"
typedef struct {
  volatile const uint32_t VER;
  volatile const uint32_t PAR;
       uint8_t RESERVED_0[24];
  volatile uint32_t TR[4];
       uint8_t RESERVED_1[16];
  volatile const uint32_t RR[4];
       uint8_t RESERVED_2[16];
  volatile uint32_t SR;
  volatile uint32_t CR;
  volatile uint32_t CCR;
} MU_Type;
# 14352 "C:/Vega/rv32m1_sdk_riscv/boards/rv32m1_vega/rtos_examples/freertos_hello/ri5cy/riscvgcc/../../../../../../devices/RV32M1/RV32M1_ri5cy.h"
typedef struct {
  volatile uint32_t CLKCFG[130];
} PCC_Type;
# 14581 "C:/Vega/rv32m1_sdk_riscv/boards/rv32m1_vega/rtos_examples/freertos_hello/ri5cy/riscvgcc/../../../../../../devices/RV32M1/RV32M1_ri5cy.h"
typedef struct {
  volatile uint32_t PCR[32];
  volatile uint32_t GPCLR;
  volatile uint32_t GPCHR;
  volatile uint32_t GICLR;
  volatile uint32_t GICHR;
       uint8_t RESERVED_0[16];
  volatile uint32_t ISFR;
       uint8_t RESERVED_1[28];
  volatile uint32_t DFER;
  volatile uint32_t DFCR;
  volatile uint32_t DFWR;
} PORT_Type;
# 14822 "C:/Vega/rv32m1_sdk_riscv/boards/rv32m1_vega/rtos_examples/freertos_hello/ri5cy/riscvgcc/../../../../../../devices/RV32M1/RV32M1_ri5cy.h"
typedef struct {
  volatile uint32_t CONTROL;
       uint8_t RESERVED_0[12];
  volatile uint32_t MISC;
  volatile uint32_t POWER;
  volatile uint32_t SW_CONFIG;
       uint8_t RESERVED_1[228];
  volatile const uint32_t DSM_TIMER;
  volatile uint32_t DSM_CONTROL;
  volatile uint32_t DSM_WAKEUP;
  volatile const uint32_t WOR_DURATION;
  volatile uint32_t WOR_WAKE;
       uint8_t RESERVED_2[8];
  volatile uint32_t MAN_SLEEP;
  volatile uint32_t MAN_WAKE;
  volatile uint32_t RF_OSC_CTRL;
  volatile uint32_t ANA_TEST;
  volatile uint32_t ANA_TRIM;
} RSIM_Type;
# 15411 "C:/Vega/rv32m1_sdk_riscv/boards/rv32m1_vega/rtos_examples/freertos_hello/ri5cy/riscvgcc/../../../../../../devices/RV32M1/RV32M1_ri5cy.h"
typedef struct {
  volatile uint32_t TSR;
  volatile uint32_t TPR;
  volatile uint32_t TAR;
  volatile uint32_t TCR;
  volatile uint32_t CR;
  volatile uint32_t SR;
  volatile uint32_t LR;
  volatile uint32_t IER;
  volatile const uint32_t TTSR;
  volatile uint32_t MER;
  volatile uint32_t MCLR;
  volatile uint32_t MCHR;
       uint8_t RESERVED_0[4];
  volatile uint32_t TDR;
       uint8_t RESERVED_1[4];
  volatile uint32_t TIR;
  volatile uint32_t PCR[4];
       uint8_t RESERVED_2[1968];
  volatile uint32_t WAR;
  volatile uint32_t RAR;
} RTC_Type;
# 16178 "C:/Vega/rv32m1_sdk_riscv/boards/rv32m1_vega/rtos_examples/freertos_hello/ri5cy/riscvgcc/../../../../../../devices/RV32M1/RV32M1_ri5cy.h"
typedef struct {
  volatile const uint32_t VERID;
  volatile const uint32_t PARAM;
       uint8_t RESERVED_0[8];
  volatile const uint32_t CSR;
  volatile uint32_t RCCR;
  volatile uint32_t VCCR;
  volatile uint32_t HCCR;
  volatile uint32_t CLKOUTCNFG;
       uint8_t RESERVED_1[220];
  volatile uint32_t SOSCCSR;
  volatile uint32_t SOSCDIV;
       uint8_t RESERVED_2[248];
  volatile uint32_t SIRCCSR;
  volatile uint32_t SIRCDIV;
  volatile uint32_t SIRCCFG;
       uint8_t RESERVED_3[244];
  volatile uint32_t FIRCCSR;
  volatile uint32_t FIRCDIV;
  volatile uint32_t FIRCCFG;
  volatile uint32_t FIRCTCFG;
       uint8_t RESERVED_4[8];
  volatile uint32_t FIRCSTAT;
       uint8_t RESERVED_5[228];
  volatile uint32_t ROSCCSR;
       uint8_t RESERVED_6[252];
  volatile uint32_t LPFLLCSR;
  volatile uint32_t LPFLLDIV;
  volatile uint32_t LPFLLCFG;
  volatile uint32_t LPFLLTCFG;
       uint8_t RESERVED_7[4];
  volatile uint32_t LPFLLSTAT;
} SCG_Type;
# 17296 "C:/Vega/rv32m1_sdk_riscv/boards/rv32m1_vega/rtos_examples/freertos_hello/ri5cy/riscvgcc/../../../../../../devices/RV32M1/RV32M1_ri5cy.h"
typedef struct {
  volatile uint8_t GATE3;
  volatile uint8_t GATE2;
  volatile uint8_t GATE1;
  volatile uint8_t GATE0;
  volatile uint8_t GATE7;
  volatile uint8_t GATE6;
  volatile uint8_t GATE5;
  volatile uint8_t GATE4;
  volatile uint8_t GATE11;
  volatile uint8_t GATE10;
  volatile uint8_t GATE9;
  volatile uint8_t GATE8;
  volatile uint8_t GATE15;
  volatile uint8_t GATE14;
  volatile uint8_t GATE13;
  volatile uint8_t GATE12;
       uint8_t RESERVED_0[50];
  union {
    volatile const uint16_t RSTGT_R;
    volatile uint16_t RSTGT_W;
  };
} SEMA42_Type;
# 17796 "C:/Vega/rv32m1_sdk_riscv/boards/rv32m1_vega/rtos_examples/freertos_hello/ri5cy/riscvgcc/../../../../../../devices/RV32M1/RV32M1_ri5cy.h"
typedef struct {
       uint8_t RESERVED_0[4];
  volatile uint32_t CHIPCTRL;
       uint8_t RESERVED_1[28];
  volatile const uint32_t SDID;
       uint8_t RESERVED_2[36];
  volatile uint32_t FCFG1;
  volatile const uint32_t FCFG2;
       uint8_t RESERVED_3[4];
  volatile const uint32_t UIDH;
  volatile const uint32_t UIDM;
  volatile const uint32_t UIDL;
  volatile const uint32_t RFADDRL;
  volatile const uint32_t RFADDRH;
       uint8_t RESERVED_4[4];
  volatile uint32_t MISC2;
} SIM_Type;
# 18025 "C:/Vega/rv32m1_sdk_riscv/boards/rv32m1_vega/rtos_examples/freertos_hello/ri5cy/riscvgcc/../../../../../../devices/RV32M1/RV32M1_ri5cy.h"
typedef struct {
  volatile const uint32_t VERID;
  volatile const uint32_t PARAM;
  volatile uint32_t PMPROT;
       uint8_t RESERVED_0[4];
  volatile uint32_t PMCTRL;
       uint8_t RESERVED_1[4];
  volatile uint32_t PMSTAT;
       uint8_t RESERVED_2[4];
  volatile const uint32_t SRS;
  volatile uint32_t RPC;
  volatile uint32_t SSRS;
  volatile uint32_t SRIE;
  volatile uint32_t SRIF;
       uint8_t RESERVED_3[12];
  volatile uint32_t MR;
       uint8_t RESERVED_4[12];
  volatile uint32_t FM;
       uint8_t RESERVED_5[12];
  volatile uint32_t SRAMLPR;
  volatile uint32_t SRAMDSR;
} SMC_Type;
# 18634 "C:/Vega/rv32m1_sdk_riscv/boards/rv32m1_vega/rtos_examples/freertos_hello/ri5cy/riscvgcc/../../../../../../devices/RV32M1/RV32M1_ri5cy.h"
typedef struct {
  volatile const uint32_t VERID;
       uint8_t RESERVED_0[4];
  volatile const uint32_t RSR;
       uint8_t RESERVED_1[4];
  volatile uint32_t RCTRL;
  volatile uint32_t LPCTRL;
       uint8_t RESERVED_2[232];
  volatile uint32_t CORERCNFG;
  volatile uint32_t CORELPCNFG;
  volatile uint32_t CORESC;
  volatile uint32_t LVDSC1;
  volatile uint32_t LVDSC2;
  volatile uint32_t HVDSC1;
       uint8_t RESERVED_3[232];
  volatile uint32_t RFLDOLPCNFG;
  volatile uint32_t RFLDOSC;
       uint8_t RESERVED_4[252];
  volatile uint32_t DCDCSC;
       uint8_t RESERVED_5[4];
  volatile uint32_t DCDCC1;
  volatile uint32_t DCDCC2;
  volatile uint32_t DCDCC3;
  volatile uint32_t DCDCC4;
       uint8_t RESERVED_6[4];
  volatile uint32_t DCDCC6;
       uint8_t RESERVED_7[232];
  volatile uint32_t LPREQPINCNTRL;
} SPM_Type;
# 19257 "C:/Vega/rv32m1_sdk_riscv/boards/rv32m1_vega/rtos_examples/freertos_hello/ri5cy/riscvgcc/../../../../../../devices/RV32M1/RV32M1_ri5cy.h"
typedef struct {
  volatile const uint32_t VERID;
  volatile const uint32_t PARAM;
  volatile uint32_t GLOBAL;
       uint8_t RESERVED_0[4];
  volatile uint32_t SC;
  volatile uint32_t CNT;
  volatile uint32_t MOD;
  volatile uint32_t STATUS;
  struct {
    volatile uint32_t CnSC;
    volatile uint32_t CnV;
  } CONTROLS[6];
       uint8_t RESERVED_1[20];
  volatile uint32_t COMBINE;
       uint8_t RESERVED_2[4];
  volatile uint32_t TRIG;
  volatile uint32_t POL;
       uint8_t RESERVED_3[4];
  volatile uint32_t FILTER;
       uint8_t RESERVED_4[4];
  volatile uint32_t QDCTRL;
  volatile uint32_t CONF;
} TPM_Type;
# 19826 "C:/Vega/rv32m1_sdk_riscv/boards/rv32m1_vega/rtos_examples/freertos_hello/ri5cy/riscvgcc/../../../../../../devices/RV32M1/RV32M1_ri5cy.h"
typedef struct {
  volatile uint32_t TRGCFG[25];
} TRGMUX_Type;
# 19900 "C:/Vega/rv32m1_sdk_riscv/boards/rv32m1_vega/rtos_examples/freertos_hello/ri5cy/riscvgcc/../../../../../../devices/RV32M1/RV32M1_ri5cy.h"
typedef struct {
  volatile uint32_t MCTL;
  volatile uint32_t SCMISC;
  volatile uint32_t PKRRNG;
  union {
    volatile uint32_t PKRMAX;
    volatile const uint32_t PKRSQ;
  };
  volatile uint32_t SDCTL;
  union {
    volatile uint32_t SBLIM;
    volatile const uint32_t TOTSAM;
  };
  volatile uint32_t FRQMIN;
  union {
    volatile const uint32_t FRQCNT;
    volatile uint32_t FRQMAX;
  };
  union {
    volatile const uint32_t SCMC;
    volatile uint32_t SCML;
  };
  union {
    volatile const uint32_t SCR1C;
    volatile uint32_t SCR1L;
  };
  union {
    volatile const uint32_t SCR2C;
    volatile uint32_t SCR2L;
  };
  union {
    volatile const uint32_t SCR3C;
    volatile uint32_t SCR3L;
  };
  union {
    volatile const uint32_t SCR4C;
    volatile uint32_t SCR4L;
  };
  union {
    volatile const uint32_t SCR5C;
    volatile uint32_t SCR5L;
  };
  union {
    volatile const uint32_t SCR6PC;
    volatile uint32_t SCR6PL;
  };
  volatile const uint32_t STATUS;
  volatile const uint32_t ENT[16];
  volatile const uint32_t PKRCNT10;
  volatile const uint32_t PKRCNT32;
  volatile const uint32_t PKRCNT54;
  volatile const uint32_t PKRCNT76;
  volatile const uint32_t PKRCNT98;
  volatile const uint32_t PKRCNTBA;
  volatile const uint32_t PKRCNTDC;
  volatile const uint32_t PKRCNTFE;
  volatile uint32_t SEC_CFG;
  volatile uint32_t INT_CTRL;
  volatile uint32_t INT_MASK;
  volatile const uint32_t INT_STATUS;
       uint8_t RESERVED_0[64];
  volatile const uint32_t VID1;
  volatile const uint32_t VID2;
} TRNG_Type;
# 20568 "C:/Vega/rv32m1_sdk_riscv/boards/rv32m1_vega/rtos_examples/freertos_hello/ri5cy/riscvgcc/../../../../../../devices/RV32M1/RV32M1_ri5cy.h"
typedef struct {
  volatile const uint32_t L;
  volatile const uint32_t H;
} TSTMR_Type;
# 20627 "C:/Vega/rv32m1_sdk_riscv/boards/rv32m1_vega/rtos_examples/freertos_hello/ri5cy/riscvgcc/../../../../../../devices/RV32M1/RV32M1_ri5cy.h"
typedef struct {
  volatile const uint8_t PERID;
       uint8_t RESERVED_0[3];
  volatile const uint8_t IDCOMP;
       uint8_t RESERVED_1[3];
  volatile const uint8_t REV;
       uint8_t RESERVED_2[3];
  volatile const uint8_t ADDINFO;
       uint8_t RESERVED_3[15];
  volatile uint8_t OTGCTL;
       uint8_t RESERVED_4[99];
  volatile uint8_t ISTAT;
       uint8_t RESERVED_5[3];
  volatile uint8_t INTEN;
       uint8_t RESERVED_6[3];
  volatile uint8_t ERRSTAT;
       uint8_t RESERVED_7[3];
  volatile uint8_t ERREN;
       uint8_t RESERVED_8[3];
  volatile const uint8_t STAT;
       uint8_t RESERVED_9[3];
  volatile uint8_t CTL;
       uint8_t RESERVED_10[3];
  volatile uint8_t ADDR;
       uint8_t RESERVED_11[3];
  volatile uint8_t BDTPAGE1;
       uint8_t RESERVED_12[3];
  volatile uint8_t FRMNUML;
       uint8_t RESERVED_13[3];
  volatile uint8_t FRMNUMH;
       uint8_t RESERVED_14[11];
  volatile uint8_t BDTPAGE2;
       uint8_t RESERVED_15[3];
  volatile uint8_t BDTPAGE3;
       uint8_t RESERVED_16[11];
  struct {
    volatile uint8_t ENDPT;
         uint8_t RESERVED_0[3];
  } ENDPOINT[16];
  volatile uint8_t USBCTRL;
       uint8_t RESERVED_17[3];
  volatile const uint8_t OBSERVE;
       uint8_t RESERVED_18[3];
  volatile uint8_t CONTROL;
       uint8_t RESERVED_19[3];
  volatile uint8_t USBTRC0;
       uint8_t RESERVED_20[23];
  volatile uint8_t KEEP_ALIVE_CTRL;
       uint8_t RESERVED_21[3];
  volatile uint8_t KEEP_ALIVE_WKCTRL;
       uint8_t RESERVED_22[3];
  volatile uint8_t MISCCTRL;
       uint8_t RESERVED_23[3];
  volatile uint8_t STALL_IL_DIS;
       uint8_t RESERVED_24[3];
  volatile uint8_t STALL_IH_DIS;
       uint8_t RESERVED_25[3];
  volatile uint8_t STALL_OL_DIS;
       uint8_t RESERVED_26[3];
  volatile uint8_t STALL_OH_DIS;
       uint8_t RESERVED_27[3];
  volatile uint8_t CLK_RECOVER_CTRL;
       uint8_t RESERVED_28[3];
  volatile uint8_t CLK_RECOVER_IRC_EN;
       uint8_t RESERVED_29[15];
  volatile uint8_t CLK_RECOVER_INT_EN;
       uint8_t RESERVED_30[7];
  volatile uint8_t CLK_RECOVER_INT_STATUS;
} USB_Type;
# 21580 "C:/Vega/rv32m1_sdk_riscv/boards/rv32m1_vega/rtos_examples/freertos_hello/ri5cy/riscvgcc/../../../../../../devices/RV32M1/RV32M1_ri5cy.h"
typedef struct {
  volatile uint32_t CTRL;
  volatile uint32_t CFGCTRL;
} USBVREG_Type;
# 21675 "C:/Vega/rv32m1_sdk_riscv/boards/rv32m1_vega/rtos_examples/freertos_hello/ri5cy/riscvgcc/../../../../../../devices/RV32M1/RV32M1_ri5cy.h"
typedef struct {
  volatile uint32_t DS_ADDR;
  volatile uint32_t BLK_ATT;
  volatile uint32_t CMD_ARG;
  volatile uint32_t CMD_XFR_TYP;
  volatile const uint32_t CMD_RSP0;
  volatile const uint32_t CMD_RSP1;
  volatile const uint32_t CMD_RSP2;
  volatile const uint32_t CMD_RSP3;
  volatile uint32_t DATA_BUFF_ACC_PORT;
  volatile const uint32_t PRES_STATE;
  volatile uint32_t PROT_CTRL;
  volatile uint32_t SYS_CTRL;
  volatile uint32_t INT_STATUS;
  volatile uint32_t INT_STATUS_EN;
  volatile uint32_t INT_SIGNAL_EN;
  volatile const uint32_t AUTOCMD12_ERR_STATUS;
  volatile const uint32_t HOST_CTRL_CAP;
  volatile uint32_t WTMK_LVL;
  volatile uint32_t MIX_CTRL;
       uint8_t RESERVED_0[4];
  volatile uint32_t FORCE_EVENT;
  volatile const uint32_t ADMA_ERR_STATUS;
  volatile uint32_t ADMA_SYS_ADDR;
       uint8_t RESERVED_1[100];
  volatile uint32_t VEND_SPEC;
  volatile uint32_t MMC_BOOT;
  volatile uint32_t VEND_SPEC2;
} USDHC_Type;
# 22938 "C:/Vega/rv32m1_sdk_riscv/boards/rv32m1_vega/rtos_examples/freertos_hello/ri5cy/riscvgcc/../../../../../../devices/RV32M1/RV32M1_ri5cy.h"
typedef struct {
  volatile uint8_t TRM;
  volatile uint8_t SC;
       uint8_t RESERVED_0[3];
  volatile uint8_t TRM4;
} VREF_Type;
# 23062 "C:/Vega/rv32m1_sdk_riscv/boards/rv32m1_vega/rtos_examples/freertos_hello/ri5cy/riscvgcc/../../../../../../devices/RV32M1/RV32M1_ri5cy.h"
typedef struct {
  volatile uint32_t CS;
  volatile uint32_t CNT;
  volatile uint32_t TOVAL;
  volatile uint32_t WIN;
} WDOG_Type;
# 23255 "C:/Vega/rv32m1_sdk_riscv/boards/rv32m1_vega/rtos_examples/freertos_hello/ri5cy/riscvgcc/../../../../../../devices/RV32M1/RV32M1_ri5cy.h"
typedef struct {
  volatile uint32_t CR;
       uint8_t RESERVED_0[236];
  volatile const uint32_t HWCFG0;
  volatile const uint32_t HWCFG1;
  volatile const uint32_t HWCFG2;
  volatile const uint32_t HWCFG3;
  volatile const uint8_t MDACFG[37];
       uint8_t RESERVED_1[27];
  volatile const uint8_t MRCFG[2];
       uint8_t RESERVED_2[186];
  volatile uint32_t FDID;
  volatile const uint32_t DERRLOC[3];
       uint8_t RESERVED_3[500];
  volatile uint32_t DERR_W[19][4];
       uint8_t RESERVED_4[464];
  volatile uint32_t PID[37];
       uint8_t RESERVED_5[108];
  struct {
    volatile uint32_t MDA_W[2];
         uint8_t RESERVED_0[24];
  } MDA[37];
       uint8_t RESERVED_6[864];
  volatile uint32_t PDAC_W[289][2];
       uint8_t RESERVED_7[1784];
  struct {
    volatile uint32_t MRGD_W[5];
         uint8_t RESERVED_0[12];
  } MRGD[24];
} XRDC_Type;
# 51 "C:/Vega/rv32m1_sdk_riscv/boards/rv32m1_vega/rtos_examples/freertos_hello/ri5cy/riscvgcc/../../../../../../devices/RV32M1\\fsl_device_registers.h" 2

# 1 "C:/Vega/rv32m1_sdk_riscv/boards/rv32m1_vega/rtos_examples/freertos_hello/ri5cy/riscvgcc/../../../../../../devices/RV32M1/RV32M1_ri5cy_features.h" 1
# 53 "C:/Vega/rv32m1_sdk_riscv/boards/rv32m1_vega/rtos_examples/freertos_hello/ri5cy/riscvgcc/../../../../../../devices/RV32M1\\fsl_device_registers.h" 2
# 22 "C:/Vega/rv32m1_sdk_riscv/boards/rv32m1_vega/rtos_examples/freertos_hello/ri5cy/riscvgcc/../../../../../../devices/RV32M1/drivers/fsl_common.h" 2
# 55 "C:/Vega/rv32m1_sdk_riscv/boards/rv32m1_vega/rtos_examples/freertos_hello/ri5cy/riscvgcc/../../../../../../devices/RV32M1/drivers/fsl_common.h"
enum _status_groups
{
    kStatusGroup_Generic = 0,
    kStatusGroup_FLASH = 1,
    kStatusGroup_LPSPI = 4,
    kStatusGroup_FLEXIO_SPI = 5,
    kStatusGroup_DSPI = 6,
    kStatusGroup_FLEXIO_UART = 7,
    kStatusGroup_FLEXIO_I2C = 8,
    kStatusGroup_LPI2C = 9,
    kStatusGroup_UART = 10,
    kStatusGroup_I2C = 11,
    kStatusGroup_LPSCI = 12,
    kStatusGroup_LPUART = 13,
    kStatusGroup_SPI = 14,
    kStatusGroup_XRDC = 15,
    kStatusGroup_SEMA42 = 16,
    kStatusGroup_SDHC = 17,
    kStatusGroup_SDMMC = 18,
    kStatusGroup_SAI = 19,
    kStatusGroup_MCG = 20,
    kStatusGroup_SCG = 21,
    kStatusGroup_SDSPI = 22,
    kStatusGroup_FLEXIO_I2S = 23,
    kStatusGroup_FLEXIO_MCULCD = 24,
    kStatusGroup_FLASHIAP = 25,
    kStatusGroup_FLEXCOMM_I2C = 26,
    kStatusGroup_I2S = 27,
    kStatusGroup_IUART = 28,
    kStatusGroup_CSI = 29,
    kStatusGroup_SDRAMC = 35,
    kStatusGroup_POWER = 39,
    kStatusGroup_ENET = 40,
    kStatusGroup_PHY = 41,
    kStatusGroup_TRGMUX = 42,
    kStatusGroup_SMARTCARD = 43,
    kStatusGroup_LMEM = 44,
    kStatusGroup_QSPI = 45,
    kStatusGroup_DMA = 50,
    kStatusGroup_EDMA = 51,
    kStatusGroup_DMAMGR = 52,
    kStatusGroup_FLEXCAN = 53,
    kStatusGroup_LTC = 54,
    kStatusGroup_FLEXIO_CAMERA = 55,
    kStatusGroup_LPC_SPI = 56,
    kStatusGroup_LPC_USART = 57,
    kStatusGroup_DMIC = 58,
    kStatusGroup_SDIF = 59,
    kStatusGroup_SPIFI = 60,
    kStatusGroup_OTP = 61,
    kStatusGroup_MCAN = 62,
    kStatusGroup_CAAM = 63,
    kStatusGroup_ECSPI = 64,
    kStatusGroup_USDHC = 65,
    kStatusGroup_LPC_I2C = 66,
    kStatusGroup_ESAI = 69,
    kStatusGroup_FLEXSPI = 70,
    kStatusGroup_MMDC = 71,
    kStatusGroup_MICFIL = 72,
    kStatusGroup_SDMA = 73,
    kStatusGroup_ICS = 74,
    kStatusGroup_NOTIFIER = 98,
    kStatusGroup_DebugConsole = 99,
    kStatusGroup_ApplicationRangeStart = 100,
};


enum _generic_status
{
    kStatus_Success = ((((kStatusGroup_Generic)*100) + (0))),
    kStatus_Fail = ((((kStatusGroup_Generic)*100) + (1))),
    kStatus_ReadOnly = ((((kStatusGroup_Generic)*100) + (2))),
    kStatus_OutOfRange = ((((kStatusGroup_Generic)*100) + (3))),
    kStatus_InvalidArgument = ((((kStatusGroup_Generic)*100) + (4))),
    kStatus_Timeout = ((((kStatusGroup_Generic)*100) + (5))),
    kStatus_NoTransferInProgress = ((((kStatusGroup_Generic)*100) + (6))),
};


typedef int32_t status_t;






# 1 "C:/Vega/rv32m1_sdk_riscv/boards/rv32m1_vega/rtos_examples/freertos_hello/ri5cy/riscvgcc/../../../../../../devices/RV32M1/drivers/fsl_clock.h" 1
# 13 "C:/Vega/rv32m1_sdk_riscv/boards/rv32m1_vega/rtos_examples/freertos_hello/ri5cy/riscvgcc/../../../../../../devices/RV32M1/drivers/fsl_clock.h"
# 1 "C:/Vega/rv32m1_sdk_riscv/boards/rv32m1_vega/rtos_examples/freertos_hello/ri5cy/riscvgcc/../../../../../../devices/RV32M1/drivers/fsl_common.h" 1
# 14 "C:/Vega/rv32m1_sdk_riscv/boards/rv32m1_vega/rtos_examples/freertos_hello/ri5cy/riscvgcc/../../../../../../devices/RV32M1/drivers/fsl_clock.h" 2
# 62 "C:/Vega/rv32m1_sdk_riscv/boards/rv32m1_vega/rtos_examples/freertos_hello/ri5cy/riscvgcc/../../../../../../devices/RV32M1/drivers/fsl_clock.h"
extern uint32_t g_xtal0Freq;
# 73 "C:/Vega/rv32m1_sdk_riscv/boards/rv32m1_vega/rtos_examples/freertos_hello/ri5cy/riscvgcc/../../../../../../devices/RV32M1/drivers/fsl_clock.h"
extern uint32_t g_xtal32Freq;
# 258 "C:/Vega/rv32m1_sdk_riscv/boards/rv32m1_vega/rtos_examples/freertos_hello/ri5cy/riscvgcc/../../../../../../devices/RV32M1/drivers/fsl_clock.h"
typedef enum _clock_name
{

    kCLOCK_CoreSysClk,
    kCLOCK_SlowClk,
    kCLOCK_PlatClk,
    kCLOCK_SysClk,
    kCLOCK_BusClk,
    kCLOCK_ExtClk,


    kCLOCK_ScgSysLpFllAsyncDiv1Clk,
    kCLOCK_ScgSysLpFllAsyncDiv2Clk,
    kCLOCK_ScgSysLpFllAsyncDiv3Clk,

    kCLOCK_ScgSircAsyncDiv1Clk,
    kCLOCK_ScgSircAsyncDiv2Clk,
    kCLOCK_ScgSircAsyncDiv3Clk,

    kCLOCK_ScgFircAsyncDiv1Clk,
    kCLOCK_ScgFircAsyncDiv2Clk,
    kCLOCK_ScgFircAsyncDiv3Clk,

    kCLOCK_ScgSysOscAsyncDiv1Clk,
    kCLOCK_ScgSysOscAsyncDiv2Clk,
    kCLOCK_ScgSysOscAsyncDiv3Clk,



    kCLOCK_ScgSysOscClk,
    kCLOCK_ScgSircClk,
    kCLOCK_ScgFircClk,
    kCLOCK_RtcOscClk,
    kCLOCK_ScgLpFllClk,


    kCLOCK_LpoClk,
    kCLOCK_Osc32kClk,
} clock_name_t;
# 307 "C:/Vega/rv32m1_sdk_riscv/boards/rv32m1_vega/rtos_examples/freertos_hello/ri5cy/riscvgcc/../../../../../../devices/RV32M1/drivers/fsl_clock.h"
typedef enum _clock_ip_src
{
    kCLOCK_IpSrcNoneOrExt = 0U,
    kCLOCK_IpSrcSysOscAsync = 1U,
    kCLOCK_IpSrcSircAsync = 2U,
    kCLOCK_IpSrcFircAsync = 3U,
    kCLOCK_IpSrcLpFllAsync = 6U
} clock_ip_src_t;






typedef enum _clock_ip_name
{
    kCLOCK_IpInvalid = 0U,

    kCLOCK_Mscm = (((0x4002B000u)) + (0x4)),
    kCLOCK_Syspm = (((0x4002B000u)) + (0xC)),
    kCLOCK_Max0 = (((0x4002B000u)) + (0x10)),
    kCLOCK_Edma0 = (((0x4002B000u)) + (0x20)),
    kCLOCK_Flexbus = (((0x4002B000u)) + (0x30)),
    kCLOCK_Xrdc0Mgr = (((0x4002B000u)) + (0x50)),
    kCLOCK_Xrdc0Pac = (((0x4002B000u)) + (0x58)),
    kCLOCK_Xrdc0Mrc = (((0x4002B000u)) + (0x5C)),
    kCLOCK_Sema420 = (((0x4002B000u)) + (0x6C)),
    kCLOCK_Dmamux0 = (((0x4002B000u)) + (0x84)),
    kCLOCK_Ewm0 = (((0x4002B000u)) + (0x88)),
    kCLOCK_MuA = (((0x4002B000u)) + (0x94)),
    kCLOCK_Crc0 = (((0x4002B000u)) + (0xBC)),
    kCLOCK_Lpit0 = (((0x4002B000u)) + (0xC0)),
    kCLOCK_Tpm0 = (((0x4002B000u)) + (0xD4)),
    kCLOCK_Tpm1 = (((0x4002B000u)) + (0xD8)),
    kCLOCK_Tpm2 = (((0x4002B000u)) + (0xDC)),
    kCLOCK_Emvsim0 = (((0x4002B000u)) + (0xE0)),
    kCLOCK_Flexio0 = (((0x4002B000u)) + (0xE4)),
    kCLOCK_Lpi2c0 = (((0x4002B000u)) + (0xE8)),
    kCLOCK_Lpi2c1 = (((0x4002B000u)) + (0xEC)),
    kCLOCK_Lpi2c2 = (((0x4002B000u)) + (0xF0)),
    kCLOCK_Sai0 = (((0x4002B000u)) + (0xF4)),
    kCLOCK_Sdhc0 = (((0x4002B000u)) + (0xF8)),
    kCLOCK_Lpspi0 = (((0x4002B000u)) + (0xFC)),
    kCLOCK_Lpspi1 = (((0x4002B000u)) + (0x100)),
    kCLOCK_Lpspi2 = (((0x4002B000u)) + (0x104)),
    kCLOCK_Lpuart0 = (((0x4002B000u)) + (0x108)),
    kCLOCK_Lpuart1 = (((0x4002B000u)) + (0x10C)),
    kCLOCK_Lpuart2 = (((0x4002B000u)) + (0x110)),
    kCLOCK_Usb0 = (((0x4002B000u)) + (0x114)),
    kCLOCK_PortA = (((0x4002B000u)) + (0x118)),
    kCLOCK_PortB = (((0x4002B000u)) + (0x11C)),
    kCLOCK_PortC = (((0x4002B000u)) + (0x120)),
    kCLOCK_PortD = (((0x4002B000u)) + (0x124)),
    kCLOCK_Lpadc0 = (((0x4002B000u)) + (0x128)),
    kCLOCK_Dac0 = (((0x4002B000u)) + (0x130)),
    kCLOCK_Vref = (((0x4002B000u)) + (0x134)),
    kCLOCK_Atx = (((0x4002B000u)) + (0x138)),

    kCLOCK_Intmux0 = (((0x4002B000u)) + (0x13C)),

    kCLOCK_Trace = (((0x4002B000u)) + (0x200)),

    kCLOCK_Edma1 = (((0x41027000u)) + (0x20)),
    kCLOCK_Rgpio1 = (((0x41027000u)) + (0x3C)),
    kCLOCK_Xrdc0PacB = (((0x41027000u)) + (0x58)),
    kCLOCK_Xrdc0MrcB = (((0x41027000u)) + (0x5C)),
    kCLOCK_Sema421 = (((0x41027000u)) + (0x6C)),
    kCLOCK_Dmamux1 = (((0x41027000u)) + (0x84)),

    kCLOCK_Intmux1 = (((0x41027000u)) + (0x88)),



    kCLOCK_MuB = (((0x41027000u)) + (0x90)),
    kCLOCK_Cau3 = (((0x41027000u)) + (0xA0)),
    kCLOCK_Trng = (((0x41027000u)) + (0xA4)),
    kCLOCK_Lpit1 = (((0x41027000u)) + (0xA8)),
    kCLOCK_Tpm3 = (((0x41027000u)) + (0xB4)),
    kCLOCK_Lpi2c3 = (((0x41027000u)) + (0xB8)),
    kCLOCK_Lpspi3 = (((0x41027000u)) + (0xD4)),
    kCLOCK_Lpuart3 = (((0x41027000u)) + (0xD8)),
    kCLOCK_PortE = (((0x41027000u)) + (0xDC)),
    kCLOCK_Ext0 = (((0x41027000u)) + (0x200)),
    kCLOCK_Ext1 = (((0x41027000u)) + (0x204)),
} clock_ip_name_t;




typedef enum _clock_usb_src
{
    kCLOCK_UsbSrcIrc48M = 1,
    kCLOCK_UsbSrcUnused = 0xFFFFFFFFU,

} clock_usb_src_t;




enum _scg_status
{
    kStatus_SCG_Busy = ((((kStatusGroup_SCG)*100) + (1))),
    kStatus_SCG_InvalidSrc = ((((kStatusGroup_SCG)*100) + (2)))
};




typedef enum _scg_sys_clk
{
    kSCG_SysClkSlow,
    kSCG_SysClkBus,
    kSCG_SysClkExt,
    kSCG_SysClkCore,
} scg_sys_clk_t;




typedef enum _scg_sys_clk_src
{
    kSCG_SysClkSrcSysOsc = 1U,
    kSCG_SysClkSrcSirc = 2U,
    kSCG_SysClkSrcFirc = 3U,
    kSCG_SysClkSrcRosc = 4U,
    kSCG_SysClkSrcLpFll = 5U,
} scg_sys_clk_src_t;




typedef enum _scg_sys_clk_div
{
    kSCG_SysClkDivBy1 = 0U,
    kSCG_SysClkDivBy2 = 1U,
    kSCG_SysClkDivBy3 = 2U,
    kSCG_SysClkDivBy4 = 3U,
    kSCG_SysClkDivBy5 = 4U,
    kSCG_SysClkDivBy6 = 5U,
    kSCG_SysClkDivBy7 = 6U,
    kSCG_SysClkDivBy8 = 7U,
    kSCG_SysClkDivBy9 = 8U,
    kSCG_SysClkDivBy10 = 9U,
    kSCG_SysClkDivBy11 = 10U,
    kSCG_SysClkDivBy12 = 11U,
    kSCG_SysClkDivBy13 = 12U,
    kSCG_SysClkDivBy14 = 13U,
    kSCG_SysClkDivBy15 = 14U,
    kSCG_SysClkDivBy16 = 15U
} scg_sys_clk_div_t;




typedef struct _scg_sys_clk_config
{
    uint32_t divSlow : 4;
    uint32_t divBus : 4;
    uint32_t divExt : 4;
    uint32_t : 4;
    uint32_t divCore : 4;
    uint32_t : 4;
    uint32_t src : 4;
    uint32_t : 4;
} scg_sys_clk_config_t;




typedef enum _clock_clkout_src
{
    kClockClkoutSelScgExt = 0U,
    kClockClkoutSelSysOsc = 1U,
    kClockClkoutSelSirc = 2U,
    kClockClkoutSelFirc = 3U,
    kClockClkoutSelScgRtcOsc = 4U,
    kClockClkoutSelLpFll = 5U,
} clock_clkout_src_t;




typedef enum _scg_async_clk
{
    kSCG_AsyncDiv1Clk,
    kSCG_AsyncDiv2Clk,
    kSCG_AsyncDiv3Clk
} scg_async_clk_t;




typedef enum scg_async_clk_div
{
    kSCG_AsyncClkDisable = 0U,
    kSCG_AsyncClkDivBy1 = 1U,
    kSCG_AsyncClkDivBy2 = 2U,
    kSCG_AsyncClkDivBy4 = 3U,
    kSCG_AsyncClkDivBy8 = 4U,
    kSCG_AsyncClkDivBy16 = 5U,
    kSCG_AsyncClkDivBy32 = 6U,
    kSCG_AsyncClkDivBy64 = 7U
} scg_async_clk_div_t;




typedef enum _scg_sosc_monitor_mode
{
    kSCG_SysOscMonitorDisable = 0U,
    kSCG_SysOscMonitorInt = (0x10000U),
    kSCG_SysOscMonitorReset =
        (0x10000U) | (0x20000U)
} scg_sosc_monitor_mode_t;


enum _scg_sosc_enable_mode
{
    kSCG_SysOscEnable = (0x1U),
    kSCG_SysOscEnableInStop = (0x2U),
    kSCG_SysOscEnableInLowPower = (0x4U),
};




typedef struct _scg_sosc_config
{
    uint32_t freq;
    scg_sosc_monitor_mode_t monitorMode;
    uint8_t enableMode;

    scg_async_clk_div_t div1;
    scg_async_clk_div_t div2;
    scg_async_clk_div_t div3;

} scg_sosc_config_t;




typedef enum _scg_sirc_range
{
    kSCG_SircRangeLow,
    kSCG_SircRangeHigh
} scg_sirc_range_t;


enum _scg_sirc_enable_mode
{
    kSCG_SircEnable = (0x1U),
    kSCG_SircEnableInStop = (0x2U),
    kSCG_SircEnableInLowPower = (0x4U)
};




typedef struct _scg_sirc_config
{
    uint32_t enableMode;
    scg_async_clk_div_t div1;
    scg_async_clk_div_t div2;
    scg_async_clk_div_t div3;

    scg_sirc_range_t range;
} scg_sirc_config_t;




typedef enum _scg_firc_trim_mode
{
    kSCG_FircTrimNonUpdate = (0x100U),




    kSCG_FircTrimUpdate = (0x100U) | (0x200U)



} scg_firc_trim_mode_t;




typedef enum _scg_firc_trim_div
{
    kSCG_FircTrimDivBy1,
    kSCG_FircTrimDivBy128,
    kSCG_FircTrimDivBy256,
    kSCG_FircTrimDivBy512,
    kSCG_FircTrimDivBy1024,
    kSCG_FircTrimDivBy2048
} scg_firc_trim_div_t;




typedef enum _scg_firc_trim_src
{
    kSCG_FircTrimSrcSysOsc = 2U,
    kSCG_FircTrimSrcRtcOsc = 3U,
} scg_firc_trim_src_t;




typedef struct _scg_firc_trim_config
{
    scg_firc_trim_mode_t trimMode;
    scg_firc_trim_src_t trimSrc;
    scg_firc_trim_div_t trimDiv;

    uint8_t trimCoar;
    uint8_t trimFine;
} scg_firc_trim_config_t;




typedef enum _scg_firc_range
{
    kSCG_FircRange48M,
    kSCG_FircRange52M,
    kSCG_FircRange56M,
    kSCG_FircRange60M
} scg_firc_range_t;


enum _scg_firc_enable_mode
{
    kSCG_FircEnable = (0x1U),
    kSCG_FircEnableInStop = (0x2U),
    kSCG_FircEnableInLowPower = (0x4U),
    kSCG_FircDisableRegulator = (0x8U)
};




typedef struct _scg_firc_config_t
{
    uint32_t enableMode;

    scg_async_clk_div_t div1;
    scg_async_clk_div_t div2;
    scg_async_clk_div_t div3;

    scg_firc_range_t range;

    const scg_firc_trim_config_t *trimConfig;
} scg_firc_config_t;


enum _scg_lpfll_enable_mode
{
    kSCG_LpFllEnable = (0x1U),
};




typedef enum _scg_lpfll_range
{
    kSCG_LpFllRange48M,
    kSCG_LpFllRange72M,
    kSCG_LpFllRange96M,
    kSCG_LpFllRange120M
} scg_lpfll_range_t;




typedef enum _scg_lpfll_trim_mode
{
    kSCG_LpFllTrimNonUpdate = (0x100U),




    kSCG_LpFllTrimUpdate = (0x100U) | (0x200U)


} scg_lpfll_trim_mode_t;




typedef enum _scg_lpfll_trim_src
{
    kSCG_LpFllTrimSrcSirc = 0U,
    kSCG_LpFllTrimSrcFirc = 1U,
    kSCG_LpFllTrimSrcSysOsc = 2U,
    kSCG_LpFllTrimSrcRtcOsc = 3U,
} scg_lpfll_trim_src_t;




typedef enum _scg_lpfll_lock_mode
{
    kSCG_LpFllLock1Lsb = 0U,
    kSCG_LpFllLock2Lsb = 1U
} scg_lpfll_lock_mode_t;




typedef struct _scg_lpfll_trim_config
{
    scg_lpfll_trim_mode_t trimMode;
    scg_lpfll_lock_mode_t lockMode;

    scg_lpfll_trim_src_t trimSrc;
    uint8_t trimDiv;


    uint8_t trimValue;
} scg_lpfll_trim_config_t;




typedef struct _scg_lpfll_config
{
    uint8_t enableMode;

    scg_async_clk_div_t div1;
    scg_async_clk_div_t div2;
    scg_async_clk_div_t div3;

    scg_lpfll_range_t range;

    const scg_lpfll_trim_config_t *trimConfig;
} scg_lpfll_config_t;




typedef enum _scg_rosc_monitor_mode
{
    kSCG_rtcOscMonitorDisable = 0U,
    kSCG_rtcOscMonitorInt = (0x10000U),
    kSCG_rtcOscMonitorReset =
        (0x10000U) | (0x20000U)
} scg_rosc_monitor_mode_t;




typedef struct _scg_rosc_config
{
    scg_rosc_monitor_mode_t monitorMode;
} scg_rosc_config_t;
# 777 "C:/Vega/rv32m1_sdk_riscv/boards/rv32m1_vega/rtos_examples/freertos_hello/ri5cy/riscvgcc/../../../../../../devices/RV32M1/drivers/fsl_clock.h"
static inline void CLOCK_EnableClock(clock_ip_name_t name)
{
    (((*(volatile uint32_t *)name) & (0x80000000U)) ? (void)0 : __assert_func ("C:/Vega/rv32m1_sdk_riscv/boards/rv32m1_vega/rtos_examples/freertos_hello/ri5cy/riscvgcc/../../../../../../devices/RV32M1/drivers/fsl_clock.h", 779, __func__, "(*(volatile uint32_t *)name) & PCC_CLKCFG_PR_MASK"));

    (*(volatile uint32_t *)name) |= (0x40000000U);
}






static inline void CLOCK_DisableClock(clock_ip_name_t name)
{
    (((*(volatile uint32_t *)name) & (0x80000000U)) ? (void)0 : __assert_func ("C:/Vega/rv32m1_sdk_riscv/boards/rv32m1_vega/rtos_examples/freertos_hello/ri5cy/riscvgcc/../../../../../../devices/RV32M1/drivers/fsl_clock.h", 791, __func__, "(*(volatile uint32_t *)name) & PCC_CLKCFG_PR_MASK"));

    (*(volatile uint32_t *)name) &= ~(0x40000000U);
}
# 803 "C:/Vega/rv32m1_sdk_riscv/boards/rv32m1_vega/rtos_examples/freertos_hello/ri5cy/riscvgcc/../../../../../../devices/RV32M1/drivers/fsl_clock.h"
static inline _Bool CLOCK_IsEnabledByOtherCore(clock_ip_name_t name)
{
    (((*(volatile uint32_t *)name) & (0x80000000U)) ? (void)0 : __assert_func ("C:/Vega/rv32m1_sdk_riscv/boards/rv32m1_vega/rtos_examples/freertos_hello/ri5cy/riscvgcc/../../../../../../devices/RV32M1/drivers/fsl_clock.h", 805, __func__, "(*(volatile uint32_t *)name) & PCC_CLKCFG_PR_MASK"));

    return ((*(volatile uint32_t *)name) & (0x20000000U)) ? 1 : 0;
}
# 820 "C:/Vega/rv32m1_sdk_riscv/boards/rv32m1_vega/rtos_examples/freertos_hello/ri5cy/riscvgcc/../../../../../../devices/RV32M1/drivers/fsl_clock.h"
static inline void CLOCK_SetIpSrc(clock_ip_name_t name, clock_ip_src_t src)
{
    uint32_t reg = (*(volatile uint32_t *)name);

    ((reg & (0x80000000U)) ? (void)0 : __assert_func ("C:/Vega/rv32m1_sdk_riscv/boards/rv32m1_vega/rtos_examples/freertos_hello/ri5cy/riscvgcc/../../../../../../devices/RV32M1/drivers/fsl_clock.h", 824, __func__, "reg & PCC_CLKCFG_PR_MASK"));
    ((!(reg & (0x20000000U))) ? (void)0 : __assert_func ("C:/Vega/rv32m1_sdk_riscv/boards/rv32m1_vega/rtos_examples/freertos_hello/ri5cy/riscvgcc/../../../../../../devices/RV32M1/drivers/fsl_clock.h", 825, __func__, "!(reg & PCC_CLKCFG_INUSE_MASK)"));

    reg = (reg & ~(0x7000000U)) | (((uint32_t)(((uint32_t)(src)) << (24U))) & (0x7000000U));





    (*(volatile uint32_t *)name) = reg & ~(0x40000000U);
    (*(volatile uint32_t *)name) = reg;
}
# 851 "C:/Vega/rv32m1_sdk_riscv/boards/rv32m1_vega/rtos_examples/freertos_hello/ri5cy/riscvgcc/../../../../../../devices/RV32M1/drivers/fsl_clock.h"
static inline void CLOCK_SetIpSrcDiv(clock_ip_name_t name, clock_ip_src_t src, uint8_t divValue, uint8_t fracValue)
{
    uint32_t reg = (*(volatile uint32_t *)name);

    ((reg & (0x80000000U)) ? (void)0 : __assert_func ("C:/Vega/rv32m1_sdk_riscv/boards/rv32m1_vega/rtos_examples/freertos_hello/ri5cy/riscvgcc/../../../../../../devices/RV32M1/drivers/fsl_clock.h", 855, __func__, "reg & PCC_CLKCFG_PR_MASK"));
    ((!(reg & (0x20000000U))) ? (void)0 : __assert_func ("C:/Vega/rv32m1_sdk_riscv/boards/rv32m1_vega/rtos_examples/freertos_hello/ri5cy/riscvgcc/../../../../../../devices/RV32M1/drivers/fsl_clock.h", 856, __func__, "!(reg & PCC_CLKCFG_INUSE_MASK)"));

    reg = (reg & ~((0x7000000U) | (0x8U) | (0x7U))) | (((uint32_t)(((uint32_t)(src)) << (24U))) & (0x7000000U)) |
          (((uint32_t)(((uint32_t)(divValue)) << (0U))) & (0x7U)) | (((uint32_t)(((uint32_t)(fracValue)) << (3U))) & (0x8U));





    (*(volatile uint32_t *)name) = reg & ~(0x40000000U);
    (*(volatile uint32_t *)name) = reg;
}
# 878 "C:/Vega/rv32m1_sdk_riscv/boards/rv32m1_vega/rtos_examples/freertos_hello/ri5cy/riscvgcc/../../../../../../devices/RV32M1/drivers/fsl_clock.h"
uint32_t CLOCK_GetFreq(clock_name_t clockName);






uint32_t CLOCK_GetCoreSysClkFreq(void);






uint32_t CLOCK_GetPlatClkFreq(void);






uint32_t CLOCK_GetBusClkFreq(void);






uint32_t CLOCK_GetFlashClkFreq(void);






uint32_t CLOCK_GetOsc32kClkFreq(void);






uint32_t CLOCK_GetExtClkFreq(void);






static inline uint32_t CLOCK_GetLpoClkFreq(void)
{
    return 1000U;
}
# 942 "C:/Vega/rv32m1_sdk_riscv/boards/rv32m1_vega/rtos_examples/freertos_hello/ri5cy/riscvgcc/../../../../../../devices/RV32M1/drivers/fsl_clock.h"
uint32_t CLOCK_GetIpFreq(clock_ip_name_t name);
# 951 "C:/Vega/rv32m1_sdk_riscv/boards/rv32m1_vega/rtos_examples/freertos_hello/ri5cy/riscvgcc/../../../../../../devices/RV32M1/drivers/fsl_clock.h"
static inline void CLOCK_EnableRtcOsc(_Bool enable)
{
    if (enable)
    {
        ((RTC_Type *)(0x40031000u))->CR |= (0x100U);
    }
    else
    {
        ((RTC_Type *)(0x40031000u))->CR &= ~(0x100U);
    }
}
# 973 "C:/Vega/rv32m1_sdk_riscv/boards/rv32m1_vega/rtos_examples/freertos_hello/ri5cy/riscvgcc/../../../../../../devices/RV32M1/drivers/fsl_clock.h"
static inline void CLOCK_EnableRSIMRunRequest(_Bool enable)
{
    if (enable)
    {
        ((RSIM_Type *)(0x4102F000u))->POWER |= (0x80000000U);
    }
    else
    {
        ((RSIM_Type *)(0x4102F000u))->POWER &= ~(0x80000000U);
    }
}
# 992 "C:/Vega/rv32m1_sdk_riscv/boards/rv32m1_vega/rtos_examples/freertos_hello/ri5cy/riscvgcc/../../../../../../devices/RV32M1/drivers/fsl_clock.h"
_Bool CLOCK_EnableUsbfs0Clock(clock_usb_src_t src, uint32_t freq);





static inline void CLOCK_DisableUsbfs0Clock(void)
{
    CLOCK_DisableClock(kCLOCK_Usb0);
}
# 1017 "C:/Vega/rv32m1_sdk_riscv/boards/rv32m1_vega/rtos_examples/freertos_hello/ri5cy/riscvgcc/../../../../../../devices/RV32M1/drivers/fsl_clock.h"
uint32_t CLOCK_GetSysClkFreq(scg_sys_clk_t type);
# 1026 "C:/Vega/rv32m1_sdk_riscv/boards/rv32m1_vega/rtos_examples/freertos_hello/ri5cy/riscvgcc/../../../../../../devices/RV32M1/drivers/fsl_clock.h"
static inline void CLOCK_SetVlprModeSysClkConfig(const scg_sys_clk_config_t *config)
{
    ((config) ? (void)0 : __assert_func ("C:/Vega/rv32m1_sdk_riscv/boards/rv32m1_vega/rtos_examples/freertos_hello/ri5cy/riscvgcc/../../../../../../devices/RV32M1/drivers/fsl_clock.h", 1028, __func__, "config"));

    ((SCG_Type *)(0x4002C000u))->VCCR = *(const uint32_t *)config;
}
# 1040 "C:/Vega/rv32m1_sdk_riscv/boards/rv32m1_vega/rtos_examples/freertos_hello/ri5cy/riscvgcc/../../../../../../devices/RV32M1/drivers/fsl_clock.h"
static inline void CLOCK_SetRunModeSysClkConfig(const scg_sys_clk_config_t *config)
{
    ((config) ? (void)0 : __assert_func ("C:/Vega/rv32m1_sdk_riscv/boards/rv32m1_vega/rtos_examples/freertos_hello/ri5cy/riscvgcc/../../../../../../devices/RV32M1/drivers/fsl_clock.h", 1042, __func__, "config"));

    ((SCG_Type *)(0x4002C000u))->RCCR = *(const uint32_t *)config;
}
# 1054 "C:/Vega/rv32m1_sdk_riscv/boards/rv32m1_vega/rtos_examples/freertos_hello/ri5cy/riscvgcc/../../../../../../devices/RV32M1/drivers/fsl_clock.h"
static inline void CLOCK_SetHsrunModeSysClkConfig(const scg_sys_clk_config_t *config)
{
    ((config) ? (void)0 : __assert_func ("C:/Vega/rv32m1_sdk_riscv/boards/rv32m1_vega/rtos_examples/freertos_hello/ri5cy/riscvgcc/../../../../../../devices/RV32M1/drivers/fsl_clock.h", 1056, __func__, "config"));

    ((SCG_Type *)(0x4002C000u))->HCCR = *(const uint32_t *)config;
}
# 1068 "C:/Vega/rv32m1_sdk_riscv/boards/rv32m1_vega/rtos_examples/freertos_hello/ri5cy/riscvgcc/../../../../../../devices/RV32M1/drivers/fsl_clock.h"
static inline void CLOCK_GetCurSysClkConfig(scg_sys_clk_config_t *config)
{
    ((config) ? (void)0 : __assert_func ("C:/Vega/rv32m1_sdk_riscv/boards/rv32m1_vega/rtos_examples/freertos_hello/ri5cy/riscvgcc/../../../../../../devices/RV32M1/drivers/fsl_clock.h", 1070, __func__, "config"));

    *(uint32_t *)config = ((SCG_Type *)(0x4002C000u))->CSR;
}
# 1083 "C:/Vega/rv32m1_sdk_riscv/boards/rv32m1_vega/rtos_examples/freertos_hello/ri5cy/riscvgcc/../../../../../../devices/RV32M1/drivers/fsl_clock.h"
static inline void CLOCK_SetClkOutSel(clock_clkout_src_t setting)
{
    ((SCG_Type *)(0x4002C000u))->CLKOUTCNFG = (((uint32_t)(((uint32_t)(setting)) << (24U))) & (0xF000000U));
}
# 1108 "C:/Vega/rv32m1_sdk_riscv/boards/rv32m1_vega/rtos_examples/freertos_hello/ri5cy/riscvgcc/../../../../../../devices/RV32M1/drivers/fsl_clock.h"
status_t CLOCK_InitSysOsc(const scg_sosc_config_t *config);
# 1121 "C:/Vega/rv32m1_sdk_riscv/boards/rv32m1_vega/rtos_examples/freertos_hello/ri5cy/riscvgcc/../../../../../../devices/RV32M1/drivers/fsl_clock.h"
status_t CLOCK_DeinitSysOsc(void);
# 1132 "C:/Vega/rv32m1_sdk_riscv/boards/rv32m1_vega/rtos_examples/freertos_hello/ri5cy/riscvgcc/../../../../../../devices/RV32M1/drivers/fsl_clock.h"
static inline void CLOCK_SetSysOscAsyncClkDiv(scg_async_clk_t asyncClk, scg_async_clk_div_t divider)
{
    uint32_t reg = ((SCG_Type *)(0x4002C000u))->SOSCDIV;

    switch (asyncClk)
    {
        case kSCG_AsyncDiv3Clk:
            reg = (reg & ~(0x70000U)) | (((uint32_t)(((uint32_t)(divider)) << (16U))) & (0x70000U));
            break;
        case kSCG_AsyncDiv2Clk:
            reg = (reg & ~(0x700U)) | (((uint32_t)(((uint32_t)(divider)) << (8U))) & (0x700U));
            break;
        default:
            reg = (reg & ~(0x7U)) | (((uint32_t)(((uint32_t)(divider)) << (0U))) & (0x7U));
            break;
    }

    ((SCG_Type *)(0x4002C000u))->SOSCDIV = reg;
}






uint32_t CLOCK_GetSysOscFreq(void);







uint32_t CLOCK_GetSysOscAsyncFreq(scg_async_clk_t type);






static inline _Bool CLOCK_IsSysOscErr(void)
{
    return (_Bool)(((SCG_Type *)(0x4002C000u))->SOSCCSR & (0x4000000U));
}




static inline void CLOCK_ClearSysOscErr(void)
{
    ((SCG_Type *)(0x4002C000u))->SOSCCSR |= (0x4000000U);
}
# 1193 "C:/Vega/rv32m1_sdk_riscv/boards/rv32m1_vega/rtos_examples/freertos_hello/ri5cy/riscvgcc/../../../../../../devices/RV32M1/drivers/fsl_clock.h"
static inline void CLOCK_SetSysOscMonitorMode(scg_sosc_monitor_mode_t mode)
{
    uint32_t reg = ((SCG_Type *)(0x4002C000u))->SOSCCSR;

    reg &= ~((0x10000U) | (0x20000U));

    reg |= (uint32_t)mode;

    ((SCG_Type *)(0x4002C000u))->SOSCCSR = reg;
}






static inline _Bool CLOCK_IsSysOscValid(void)
{
    return (_Bool)(((SCG_Type *)(0x4002C000u))->SOSCCSR & (0x1000000U));
}
# 1234 "C:/Vega/rv32m1_sdk_riscv/boards/rv32m1_vega/rtos_examples/freertos_hello/ri5cy/riscvgcc/../../../../../../devices/RV32M1/drivers/fsl_clock.h"
status_t CLOCK_InitSirc(const scg_sirc_config_t *config);
# 1247 "C:/Vega/rv32m1_sdk_riscv/boards/rv32m1_vega/rtos_examples/freertos_hello/ri5cy/riscvgcc/../../../../../../devices/RV32M1/drivers/fsl_clock.h"
status_t CLOCK_DeinitSirc(void);
# 1258 "C:/Vega/rv32m1_sdk_riscv/boards/rv32m1_vega/rtos_examples/freertos_hello/ri5cy/riscvgcc/../../../../../../devices/RV32M1/drivers/fsl_clock.h"
static inline void CLOCK_SetSircAsyncClkDiv(scg_async_clk_t asyncClk, scg_async_clk_div_t divider)
{
    uint32_t reg = ((SCG_Type *)(0x4002C000u))->SIRCDIV;

    switch (asyncClk)
    {
        case kSCG_AsyncDiv3Clk:
            reg = (reg & ~(0x70000U)) | (((uint32_t)(((uint32_t)(divider)) << (16U))) & (0x70000U));
            break;
        case kSCG_AsyncDiv2Clk:
            reg = (reg & ~(0x700U)) | (((uint32_t)(((uint32_t)(divider)) << (8U))) & (0x700U));
            break;
        default:
            reg = (reg & ~(0x7U)) | (((uint32_t)(((uint32_t)(divider)) << (0U))) & (0x7U));
            break;
    }

    ((SCG_Type *)(0x4002C000u))->SIRCDIV = reg;
}






uint32_t CLOCK_GetSircFreq(void);







uint32_t CLOCK_GetSircAsyncFreq(scg_async_clk_t type);






static inline _Bool CLOCK_IsSircValid(void)
{
    return (_Bool)(((SCG_Type *)(0x4002C000u))->SIRCCSR & (0x1000000U));
}
# 1322 "C:/Vega/rv32m1_sdk_riscv/boards/rv32m1_vega/rtos_examples/freertos_hello/ri5cy/riscvgcc/../../../../../../devices/RV32M1/drivers/fsl_clock.h"
status_t CLOCK_InitFirc(const scg_firc_config_t *config);
# 1335 "C:/Vega/rv32m1_sdk_riscv/boards/rv32m1_vega/rtos_examples/freertos_hello/ri5cy/riscvgcc/../../../../../../devices/RV32M1/drivers/fsl_clock.h"
status_t CLOCK_DeinitFirc(void);
# 1346 "C:/Vega/rv32m1_sdk_riscv/boards/rv32m1_vega/rtos_examples/freertos_hello/ri5cy/riscvgcc/../../../../../../devices/RV32M1/drivers/fsl_clock.h"
static inline void CLOCK_SetFircAsyncClkDiv(scg_async_clk_t asyncClk, scg_async_clk_div_t divider)
{
    uint32_t reg = ((SCG_Type *)(0x4002C000u))->FIRCDIV;

    switch (asyncClk)
    {
        case kSCG_AsyncDiv3Clk:
            reg = (reg & ~(0x70000U)) | (((uint32_t)(((uint32_t)(divider)) << (16U))) & (0x70000U));
            break;
        case kSCG_AsyncDiv2Clk:
            reg = (reg & ~(0x700U)) | (((uint32_t)(((uint32_t)(divider)) << (8U))) & (0x700U));
            break;
        default:
            reg = (reg & ~(0x7U)) | (((uint32_t)(((uint32_t)(divider)) << (0U))) & (0x7U));
            break;
    }

    ((SCG_Type *)(0x4002C000u))->FIRCDIV = reg;
}






uint32_t CLOCK_GetFircFreq(void);







uint32_t CLOCK_GetFircAsyncFreq(scg_async_clk_t type);






static inline _Bool CLOCK_IsFircErr(void)
{
    return (_Bool)(((SCG_Type *)(0x4002C000u))->FIRCCSR & (0x4000000U));
}




static inline void CLOCK_ClearFircErr(void)
{
    ((SCG_Type *)(0x4002C000u))->FIRCCSR |= (0x4000000U);
}






static inline _Bool CLOCK_IsFircValid(void)
{
    return (_Bool)(((SCG_Type *)(0x4002C000u))->FIRCCSR & (0x1000000U));
}







uint32_t CLOCK_GetRtcOscFreq(void);






static inline _Bool CLOCK_IsRtcOscErr(void)
{
    return (_Bool)(((SCG_Type *)(0x4002C000u))->ROSCCSR & (0x4000000U));
}




static inline void CLOCK_ClearRtcOscErr(void)
{
    ((SCG_Type *)(0x4002C000u))->ROSCCSR |= (0x4000000U);
}
# 1443 "C:/Vega/rv32m1_sdk_riscv/boards/rv32m1_vega/rtos_examples/freertos_hello/ri5cy/riscvgcc/../../../../../../devices/RV32M1/drivers/fsl_clock.h"
static inline void CLOCK_SetRtcOscMonitorMode(scg_rosc_monitor_mode_t mode)
{
    uint32_t reg = ((SCG_Type *)(0x4002C000u))->ROSCCSR;

    reg &= ~((0x10000U) | (0x20000U));

    reg |= (uint32_t)mode;

    ((SCG_Type *)(0x4002C000u))->ROSCCSR = reg;
}






static inline _Bool CLOCK_IsRtcOscValid(void)
{
    return (_Bool)(((SCG_Type *)(0x4002C000u))->ROSCCSR & (0x1000000U));
}
# 1482 "C:/Vega/rv32m1_sdk_riscv/boards/rv32m1_vega/rtos_examples/freertos_hello/ri5cy/riscvgcc/../../../../../../devices/RV32M1/drivers/fsl_clock.h"
status_t CLOCK_InitLpFll(const scg_lpfll_config_t *config);
# 1495 "C:/Vega/rv32m1_sdk_riscv/boards/rv32m1_vega/rtos_examples/freertos_hello/ri5cy/riscvgcc/../../../../../../devices/RV32M1/drivers/fsl_clock.h"
status_t CLOCK_DeinitLpFll(void);
# 1506 "C:/Vega/rv32m1_sdk_riscv/boards/rv32m1_vega/rtos_examples/freertos_hello/ri5cy/riscvgcc/../../../../../../devices/RV32M1/drivers/fsl_clock.h"
static inline void CLOCK_SetLpFllAsyncClkDiv(scg_async_clk_t asyncClk, scg_async_clk_div_t divider)
{
    uint32_t reg = ((SCG_Type *)(0x4002C000u))->LPFLLDIV;

    switch (asyncClk)
    {
        case kSCG_AsyncDiv2Clk:
            reg = (reg & ~(0x700U)) | (((uint32_t)(((uint32_t)(divider)) << (8U))) & (0x700U));
            break;
        default:
            reg = (reg & ~(0x7U)) | (((uint32_t)(((uint32_t)(divider)) << (0U))) & (0x7U));
            break;
    }

    ((SCG_Type *)(0x4002C000u))->LPFLLDIV = reg;
}






uint32_t CLOCK_GetLpFllFreq(void);







uint32_t CLOCK_GetLpFllAsyncFreq(scg_async_clk_t type);






static inline _Bool CLOCK_IsLpFllValid(void)
{
    return (_Bool)(((SCG_Type *)(0x4002C000u))->LPFLLCSR & (0x1000000U));
}
# 1559 "C:/Vega/rv32m1_sdk_riscv/boards/rv32m1_vega/rtos_examples/freertos_hello/ri5cy/riscvgcc/../../../../../../devices/RV32M1/drivers/fsl_clock.h"
static inline void CLOCK_SetXtal0Freq(uint32_t freq)
{
    g_xtal0Freq = freq;
}






static inline void CLOCK_SetXtal32Freq(uint32_t freq)
{
    g_xtal32Freq = freq;
}
# 141 "C:/Vega/rv32m1_sdk_riscv/boards/rv32m1_vega/rtos_examples/freertos_hello/ri5cy/riscvgcc/../../../../../../devices/RV32M1/drivers/fsl_common.h" 2
# 310 "C:/Vega/rv32m1_sdk_riscv/boards/rv32m1_vega/rtos_examples/freertos_hello/ri5cy/riscvgcc/../../../../../../devices/RV32M1/drivers/fsl_common.h"
static inline status_t EnableIRQ(IRQn_Type interrupt)
{
    if (NotAvail_IRQn == interrupt)
    {
        return kStatus_Fail;
    }


    if (interrupt >= (32))
    {
        return kStatus_Fail;
    }



    ((EVENT_Type *)(0xE0041000u))->INTPTEN |= (uint32_t)(1 << interrupt);

    (void)((EVENT_Type *)(0xE0041000u))->INTPTEN;







    return kStatus_Success;
}
# 354 "C:/Vega/rv32m1_sdk_riscv/boards/rv32m1_vega/rtos_examples/freertos_hello/ri5cy/riscvgcc/../../../../../../devices/RV32M1/drivers/fsl_common.h"
static inline status_t DisableIRQ(IRQn_Type interrupt)
{
    if (NotAvail_IRQn == interrupt)
    {
        return kStatus_Fail;
    }


    if (interrupt >= (32))
    {
        return kStatus_Fail;
    }



    ((EVENT_Type *)(0xE0041000u))->INTPTEN &= ~(uint32_t)(1 << interrupt);

    (void)((EVENT_Type *)(0xE0041000u))->INTPTEN;







    return kStatus_Success;
}
# 390 "C:/Vega/rv32m1_sdk_riscv/boards/rv32m1_vega/rtos_examples/freertos_hello/ri5cy/riscvgcc/../../../../../../devices/RV32M1/drivers/fsl_common.h"
static inline uint32_t DisableGlobalIRQ(void)
{
# 407 "C:/Vega/rv32m1_sdk_riscv/boards/rv32m1_vega/rtos_examples/freertos_hello/ri5cy/riscvgcc/../../../../../../devices/RV32M1/drivers/fsl_common.h"
    uint32_t mstatus;

    __asm volatile ("csrrci %0, mstatus, 8" : "=r"(mstatus));

    return mstatus;

}
# 425 "C:/Vega/rv32m1_sdk_riscv/boards/rv32m1_vega/rtos_examples/freertos_hello/ri5cy/riscvgcc/../../../../../../devices/RV32M1/drivers/fsl_common.h"
static inline void EnableGlobalIRQ(uint32_t primask)
{







    __asm volatile ("csrw mstatus, %0" : : "r"(primask));

}
# 445 "C:/Vega/rv32m1_sdk_riscv/boards/rv32m1_vega/rtos_examples/freertos_hello/ri5cy/riscvgcc/../../../../../../devices/RV32M1/drivers/fsl_common.h"
uint32_t InstallIRQHandler(IRQn_Type irq, uint32_t irqHandler);
# 12 "C:/Vega/rv32m1_sdk_riscv/boards/rv32m1_vega/rtos_examples/freertos_hello/ri5cy/riscvgcc/../../../../../../devices/RV32M1/drivers\\fsl_msmc.h" 2
# 31 "C:/Vega/rv32m1_sdk_riscv/boards/rv32m1_vega/rtos_examples/freertos_hello/ri5cy/riscvgcc/../../../../../../devices/RV32M1/drivers\\fsl_msmc.h"
typedef enum _smc_power_mode_protection
{
    kSMC_AllowPowerModeVlls = (0x3U),
    kSMC_AllowPowerModeLls = (0x8U),
    kSMC_AllowPowerModeVlp = (0x20U),
    kSMC_AllowPowerModeHsrun = (0x80U),
    kSMC_AllowPowerModeAll = (0x3U) | (0x8U) | (0x20U) |
                             (0x80U)
} smc_power_mode_protection_t;




typedef enum _smc_power_state
{
    kSMC_PowerStateRun = 1U,
    kSMC_PowerStateStop = 1U << 1U,
    kSMC_PowerStateVlpr = 1U << 2U,
    kSMC_PowerStateHsrun = 1U << 7U
} smc_power_state_t;




typedef enum _smc_power_stop_entry_status
{
    kSMC_PowerStopEntryAlt0 = 1U,
    kSMC_PowerStopEntryAlt1 = 1U << 1,
    kSMC_PowerStopEntryAlt2 = 1U << 2,
    kSMC_PowerStopEntryAlt3 = 1U << 3,
    kSMC_PowerStopEntryAlt4 = 1U << 4,
    kSMC_PowerStopEntryAlt5 = 1U << 5,
} smc_power_stop_entry_status_t;




typedef enum _smc_run_mode
{
    kSMC_RunNormal = 0U,
    kSMC_RunVlpr = 2U,
    kSMC_Hsrun = 3U
} smc_run_mode_t;




typedef enum _smc_stop_mode
{
    kSMC_StopNormal = 0U,
    kSMC_StopVlps = 2U,
    kSMC_StopLls = 3U,


    kSMC_StopVlls2 = 4U,


    kSMC_StopVlls0 = 6U,




} smc_stop_mode_t;




typedef enum _smc_partial_stop_mode
{
    kSMC_PartialStop = 0U,
    kSMC_PartialStop1 = 1U,
    kSMC_PartialStop2 = 2U,
    kSMC_PartialStop3 = 3U,
} smc_partial_stop_option_t;




enum _smc_status
{
    kStatus_SMC_StopAbort = ((((kStatusGroup_POWER)*100) + (0))),
};




typedef enum _smc_reset_source
{
    kSMC_SourceWakeup = (0x1U),
    kSMC_SourcePor = (0x2U),
    kSMC_SourceLvd = (0x4U),
    kSMC_SourceHvd = (0x8U),
    kSMC_SourceWarm = (0x10U),

    kSMC_SourceFatal = (0x20U),
    kSMC_SourceCore =
        (0x80U),
    kSMC_SourcePin = (0x100U),
    kSMC_SourceMdm = (0x200U),
    kSMC_SourceRstAck = (0x400U),
    kSMC_SourceStopAck = (0x800U),
    kSMC_SourceScg = (0x1000U),
    kSMC_SourceWdog = (0x2000U),
    kSMC_SourceSoftware = (0x4000U),
    kSMC_SourceLockup = (0x8000U),
    kSMC_SourceJtag = (0x10000000U),







    kSMC_SourceCore0 = (0x10000U),


    kSMC_SourceCore1 = (0x20000U),


    kSMC_SourceAll = (0x1U) | (0x2U) | (0x4U) | (0x8U) | (0x10U) |
                     (0x20U) | (0x80U) | (0x100U) | (0x200U) |
                     (0x400U) | (0x800U) | (0x1000U) | (0x2000U) |
                     (0x4000U) | (0x8000U) | (0x10000000U)
# 163 "C:/Vega/rv32m1_sdk_riscv/boards/rv32m1_vega/rtos_examples/freertos_hello/ri5cy/riscvgcc/../../../../../../devices/RV32M1/drivers\\fsl_msmc.h"
                     |
                     (0x10000U)


                     |
                     (0x20000U)

    ,
} smc_reset_source_t;




typedef enum _smc_interrupt_enable
{
    kSMC_IntNone = 0U,
    kSMC_IntPin = (0x100U),
    kSMC_IntMdm = (0x200U),
    kSMC_IntStopAck = (0x800U),
    kSMC_IntWdog = (0x2000U),
    kSMC_IntSoftware = (0x4000U),
    kSMC_IntLockup = (0x8000U),






    kSMC_IntAll = (0x100U) |
                  (0x200U) |
                  (0x800U) | (0x2000U) | (0x4000U) | (0x8000U)
# 202 "C:/Vega/rv32m1_sdk_riscv/boards/rv32m1_vega/rtos_examples/freertos_hello/ri5cy/riscvgcc/../../../../../../devices/RV32M1/drivers\\fsl_msmc.h"
} smc_interrupt_enable_t;




typedef struct _smc_reset_pin_filter_config
{
    uint8_t slowClockFilterCount;
    _Bool enableFilter;



} smc_reset_pin_filter_config_t;
# 241 "C:/Vega/rv32m1_sdk_riscv/boards/rv32m1_vega/rtos_examples/freertos_hello/ri5cy/riscvgcc/../../../../../../devices/RV32M1/drivers\\fsl_msmc.h"
static inline void SMC_SetPowerModeProtection(SMC_Type *base, uint8_t allowedModes)
{
    base->PMPROT = allowedModes;
}
# 260 "C:/Vega/rv32m1_sdk_riscv/boards/rv32m1_vega/rtos_examples/freertos_hello/ri5cy/riscvgcc/../../../../../../devices/RV32M1/drivers\\fsl_msmc.h"
static inline smc_power_state_t SMC_GetPowerModeState(SMC_Type *base)
{
    return (smc_power_state_t)((base->PMSTAT & (0xFFU)) >> (0U));
}
# 300 "C:/Vega/rv32m1_sdk_riscv/boards/rv32m1_vega/rtos_examples/freertos_hello/ri5cy/riscvgcc/../../../../../../devices/RV32M1/drivers\\fsl_msmc.h"
static inline void SMC_PreEnterStopModes(void)
{
    __disable_irq();
    __ISB();
}







static inline void SMC_PostExitStopModes(void)
{
    __enable_irq();
    __ISB();
}






static inline void SMC_PreEnterWaitModes(void)
{
    __disable_irq();
    __ISB();
}







static inline void SMC_PostExitWaitModes(void)
{
    __enable_irq();
    __ISB();
}







status_t SMC_SetPowerModeRun(SMC_Type *base);







status_t SMC_SetPowerModeHsrun(SMC_Type *base);







status_t SMC_SetPowerModeWait(SMC_Type *base);
# 372 "C:/Vega/rv32m1_sdk_riscv/boards/rv32m1_vega/rtos_examples/freertos_hello/ri5cy/riscvgcc/../../../../../../devices/RV32M1/drivers\\fsl_msmc.h"
status_t SMC_SetPowerModeStop(SMC_Type *base, smc_partial_stop_option_t option);







status_t SMC_SetPowerModeVlpr(SMC_Type *base);







status_t SMC_SetPowerModeVlpw(SMC_Type *base);







status_t SMC_SetPowerModeVlps(SMC_Type *base);






status_t SMC_SetPowerModeLls(SMC_Type *base);
# 413 "C:/Vega/rv32m1_sdk_riscv/boards/rv32m1_vega/rtos_examples/freertos_hello/ri5cy/riscvgcc/../../../../../../devices/RV32M1/drivers\\fsl_msmc.h"
status_t SMC_SetPowerModeVlls0(SMC_Type *base);
# 422 "C:/Vega/rv32m1_sdk_riscv/boards/rv32m1_vega/rtos_examples/freertos_hello/ri5cy/riscvgcc/../../../../../../devices/RV32M1/drivers\\fsl_msmc.h"
status_t SMC_SetPowerModeVlls2(SMC_Type *base);
# 457 "C:/Vega/rv32m1_sdk_riscv/boards/rv32m1_vega/rtos_examples/freertos_hello/ri5cy/riscvgcc/../../../../../../devices/RV32M1/drivers\\fsl_msmc.h"
static inline uint32_t SMC_GetPreviousResetSources(SMC_Type *base)
{
    return base->SRS;
}
# 485 "C:/Vega/rv32m1_sdk_riscv/boards/rv32m1_vega/rtos_examples/freertos_hello/ri5cy/riscvgcc/../../../../../../devices/RV32M1/drivers\\fsl_msmc.h"
static inline uint32_t SMC_GetStickyResetSources(SMC_Type *base)
{
    return base->SSRS;
}
# 504 "C:/Vega/rv32m1_sdk_riscv/boards/rv32m1_vega/rtos_examples/freertos_hello/ri5cy/riscvgcc/../../../../../../devices/RV32M1/drivers\\fsl_msmc.h"
static inline void SMC_ClearStickyResetSources(SMC_Type *base, uint32_t sourceMasks)
{
    base->SSRS = sourceMasks;
}
# 517 "C:/Vega/rv32m1_sdk_riscv/boards/rv32m1_vega/rtos_examples/freertos_hello/ri5cy/riscvgcc/../../../../../../devices/RV32M1/drivers\\fsl_msmc.h"
void SMC_ConfigureResetPinFilter(SMC_Type *base, const smc_reset_pin_filter_config_t *config);
# 533 "C:/Vega/rv32m1_sdk_riscv/boards/rv32m1_vega/rtos_examples/freertos_hello/ri5cy/riscvgcc/../../../../../../devices/RV32M1/drivers\\fsl_msmc.h"
static inline void SMC_SetSystemResetInterruptConfig(SMC_Type *base, uint32_t intMask)
{
    base->SRIE = intMask;
}
# 561 "C:/Vega/rv32m1_sdk_riscv/boards/rv32m1_vega/rtos_examples/freertos_hello/ri5cy/riscvgcc/../../../../../../devices/RV32M1/drivers\\fsl_msmc.h"
static inline uint32_t SMC_GetResetInterruptSourcesStatus(SMC_Type *base)
{
    return base->SRIF;
}
# 589 "C:/Vega/rv32m1_sdk_riscv/boards/rv32m1_vega/rtos_examples/freertos_hello/ri5cy/riscvgcc/../../../../../../devices/RV32M1/drivers\\fsl_msmc.h"
static inline void SMC_ClearResetInterruptSourcesStatus(SMC_Type *base, uint32_t intMask)
{
    base->SRIF = intMask;
}
# 623 "C:/Vega/rv32m1_sdk_riscv/boards/rv32m1_vega/rtos_examples/freertos_hello/ri5cy/riscvgcc/../../../../../../devices/RV32M1/drivers\\fsl_msmc.h"
static inline uint32_t SMC_GetBootOptionConfig(SMC_Type *base)
{
    return base->MR;
}
# 37 "C:/Vega/rv32m1_sdk_riscv/boards/rv32m1_vega/rtos_examples/freertos_hello/ri5cy/clock_config.c" 2
# 1 "C:/Vega/rv32m1_sdk_riscv/boards/rv32m1_vega/rtos_examples/freertos_hello/ri5cy/riscvgcc/../clock_config.h" 1
# 29 "C:/Vega/rv32m1_sdk_riscv/boards/rv32m1_vega/rtos_examples/freertos_hello/ri5cy/riscvgcc/../clock_config.h"
void BOARD_InitBootClocks(void);
# 45 "C:/Vega/rv32m1_sdk_riscv/boards/rv32m1_vega/rtos_examples/freertos_hello/ri5cy/riscvgcc/../clock_config.h"
extern const scg_sys_clk_config_t g_sysClkConfig_BOARD_BootClockRUN;


extern const scg_sosc_config_t g_scgSysOscConfig_BOARD_BootClockRUN;


extern const scg_sirc_config_t g_scgSircConfig_BOARD_BootClockRUN;


extern const scg_firc_config_t g_scgFircConfigBOARD_BootClockRUN;


extern const scg_lpfll_config_t g_scgLpFllConfigBOARD_BootClockRUN;
# 70 "C:/Vega/rv32m1_sdk_riscv/boards/rv32m1_vega/rtos_examples/freertos_hello/ri5cy/riscvgcc/../clock_config.h"
void BOARD_BootClockRUN(void);
# 86 "C:/Vega/rv32m1_sdk_riscv/boards/rv32m1_vega/rtos_examples/freertos_hello/ri5cy/riscvgcc/../clock_config.h"
extern const scg_sys_clk_config_t g_sysClkConfig_BOARD_BootClockHSRUN;


extern const scg_sosc_config_t g_scgSysOscConfig_BOARD_BootClockHSRUN;


extern const scg_sirc_config_t g_scgSircConfig_BOARD_BootClockHSRUN;


extern const scg_firc_config_t g_scgFircConfigBOARD_BootClockHSRUN;


extern const scg_lpfll_config_t g_scgLpFllConfigBOARD_BootClockHSRUN;
# 111 "C:/Vega/rv32m1_sdk_riscv/boards/rv32m1_vega/rtos_examples/freertos_hello/ri5cy/riscvgcc/../clock_config.h"
void BOARD_BootClockHSRUN(void);
# 127 "C:/Vega/rv32m1_sdk_riscv/boards/rv32m1_vega/rtos_examples/freertos_hello/ri5cy/riscvgcc/../clock_config.h"
extern const scg_sys_clk_config_t g_sysClkConfig_BOARD_BootClockVLPR;


extern const scg_sosc_config_t g_scgSysOscConfig_BOARD_BootClockVLPR;


extern const scg_sirc_config_t g_scgSircConfig_BOARD_BootClockVLPR;


extern const scg_firc_config_t g_scgFircConfigBOARD_BootClockVLPR;


extern const scg_lpfll_config_t g_scgLpFllConfigBOARD_BootClockVLPR;
# 152 "C:/Vega/rv32m1_sdk_riscv/boards/rv32m1_vega/rtos_examples/freertos_hello/ri5cy/riscvgcc/../clock_config.h"
void BOARD_BootClockVLPR(void);
# 38 "C:/Vega/rv32m1_sdk_riscv/boards/rv32m1_vega/rtos_examples/freertos_hello/ri5cy/clock_config.c" 2
# 49 "C:/Vega/rv32m1_sdk_riscv/boards/rv32m1_vega/rtos_examples/freertos_hello/ri5cy/clock_config.c"
extern uint32_t SystemCoreClock;
# 65 "C:/Vega/rv32m1_sdk_riscv/boards/rv32m1_vega/rtos_examples/freertos_hello/ri5cy/clock_config.c"
static void CLOCK_CONFIG_FircSafeConfig(const scg_firc_config_t *fircConfig)
{
    scg_sys_clk_config_t curConfig;
    const scg_sirc_config_t scgSircConfig = {.enableMode = kSCG_SircEnable,
                                             .div1 = kSCG_AsyncClkDisable,
                                             .div2 = kSCG_AsyncClkDivBy2,
                                             .range = kSCG_SircRangeHigh};
    scg_sys_clk_config_t sysClkSafeConfigSource = {
         .divSlow = kSCG_SysClkDivBy4,
         .divCore = kSCG_SysClkDivBy1,
         .src = kSCG_SysClkSrcSirc
    };

    CLOCK_InitSirc(&scgSircConfig);

    CLOCK_SetRunModeSysClkConfig(&sysClkSafeConfigSource);

    do
    {
        CLOCK_GetCurSysClkConfig(&curConfig);
    } while (curConfig.src != sysClkSafeConfigSource.src);


    CLOCK_InitFirc(fircConfig);
}





void BOARD_InitBootClocks(void)
{
    BOARD_BootClockRUN();
}
# 131 "C:/Vega/rv32m1_sdk_riscv/boards/rv32m1_vega/rtos_examples/freertos_hello/ri5cy/clock_config.c"
const scg_sys_clk_config_t g_sysClkConfig_BOARD_BootClockRUN =
    {
        .divSlow = kSCG_SysClkDivBy2,
        .divBus = kSCG_SysClkDivBy1,
        .divExt = kSCG_SysClkDivBy1,
        .divCore = kSCG_SysClkDivBy1,
        .src = kSCG_SysClkSrcFirc,
    };
const scg_sosc_config_t g_scgSysOscConfig_BOARD_BootClockRUN =
    {
        .freq = 0U,
        .monitorMode = kSCG_SysOscMonitorDisable,
        .enableMode = 0U,
        .div1 = kSCG_AsyncClkDisable,
        .div2 = kSCG_AsyncClkDisable,
        .div3 = kSCG_AsyncClkDisable,
    };
const scg_sirc_config_t g_scgSircConfig_BOARD_BootClockRUN =
    {
        .enableMode = kSCG_SircEnable | kSCG_SircEnableInLowPower,
        .div1 = kSCG_AsyncClkDisable,
        .div2 = kSCG_AsyncClkDisable,
        .div3 = kSCG_AsyncClkDivBy1,
        .range = kSCG_SircRangeHigh,
    };
const scg_firc_config_t g_scgFircConfig_BOARD_BootClockRUN =
    {
        .enableMode = kSCG_FircEnable,
        .div1 = kSCG_AsyncClkDivBy1,
        .div2 = kSCG_AsyncClkDivBy1,
        .div3 = kSCG_AsyncClkDivBy1,
        .range = kSCG_FircRange48M,
        .trimConfig = ((void*)0),
    };
const scg_lpfll_config_t g_scgLpFllConfig_BOARD_BootClockRUN =
    {
        .enableMode = 0U,
        .div1 = kSCG_AsyncClkDivBy1,
        .div2 = kSCG_AsyncClkDisable,
        .div3 = kSCG_AsyncClkDisable,
        .range = kSCG_LpFllRange48M,
        .trimConfig = ((void*)0),
    };



void BOARD_BootClockRUN(void)
{

    scg_sys_clk_config_t curConfig;


    CLOCK_CONFIG_FircSafeConfig(&g_scgFircConfig_BOARD_BootClockRUN);

    CLOCK_SetRunModeSysClkConfig(&g_sysClkConfig_BOARD_BootClockRUN);

    do
    {
        CLOCK_GetCurSysClkConfig(&curConfig);
    } while (curConfig.src != g_sysClkConfig_BOARD_BootClockRUN.src);

    CLOCK_InitSirc(&g_scgSircConfig_BOARD_BootClockRUN);

    CLOCK_InitLpFll(&g_scgLpFllConfig_BOARD_BootClockRUN);

    SystemCoreClock = 48000000U;

}
# 238 "C:/Vega/rv32m1_sdk_riscv/boards/rv32m1_vega/rtos_examples/freertos_hello/ri5cy/clock_config.c"
const scg_sys_clk_config_t g_sysClkConfig_BOARD_BootClockHSRUN =
    {
        .divSlow = kSCG_SysClkDivBy9,
        .divBus = kSCG_SysClkDivBy1,
        .divExt = kSCG_SysClkDivBy1,
        .divCore = kSCG_SysClkDivBy1,
        .src = kSCG_SysClkSrcLpFll,
    };
const scg_sosc_config_t g_scgSysOscConfig_BOARD_BootClockHSRUN =
    {
        .freq = 0U,
        .monitorMode = kSCG_SysOscMonitorDisable,
        .enableMode = 0U,
        .div1 = kSCG_AsyncClkDisable,
        .div2 = kSCG_AsyncClkDisable,
        .div3 = kSCG_AsyncClkDisable,
    };
const scg_sirc_config_t g_scgSircConfig_BOARD_BootClockHSRUN =
    {
        .enableMode = kSCG_SircEnable | kSCG_SircEnableInLowPower,
        .div1 = kSCG_AsyncClkDisable,
        .div2 = kSCG_AsyncClkDisable,
        .div3 = kSCG_AsyncClkDivBy1,
        .range = kSCG_SircRangeHigh,
    };
const scg_firc_config_t g_scgFircConfig_BOARD_BootClockHSRUN =
    {
        .enableMode = kSCG_FircEnable,
        .div1 = kSCG_AsyncClkDivBy1,
        .div2 = kSCG_AsyncClkDivBy1,
        .div3 = kSCG_AsyncClkDivBy1,
        .range = kSCG_FircRange48M,
        .trimConfig = ((void*)0),
    };
const scg_lpfll_config_t g_scgLpFllConfig_BOARD_BootClockHSRUN =
    {
        .enableMode = kSCG_LpFllEnable,
        .div1 = kSCG_AsyncClkDisable,
        .div2 = kSCG_AsyncClkDisable,
        .div3 = kSCG_AsyncClkDisable,
        .range = kSCG_LpFllRange72M,
        .trimConfig = ((void*)0),
    };



void BOARD_BootClockHSRUN(void)
{

    scg_sys_clk_config_t curConfig;


    CLOCK_CONFIG_FircSafeConfig(&g_scgFircConfig_BOARD_BootClockHSRUN);

    CLOCK_InitLpFll(&g_scgLpFllConfig_BOARD_BootClockHSRUN);


    SMC_SetPowerModeProtection(((SMC_Type *)(0x40020000u)), kSMC_AllowPowerModeAll);
    SMC_SetPowerModeHsrun(((SMC_Type *)(0x40020000u)));
    while (SMC_GetPowerModeState(((SMC_Type *)(0x40020000u))) != kSMC_PowerStateHsrun)
    {
    }
# 308 "C:/Vega/rv32m1_sdk_riscv/boards/rv32m1_vega/rtos_examples/freertos_hello/ri5cy/clock_config.c"
    CLOCK_SetHsrunModeSysClkConfig(&g_sysClkConfig_BOARD_BootClockHSRUN);

    do
    {
        CLOCK_GetCurSysClkConfig(&curConfig);
    } while (curConfig.src != g_sysClkConfig_BOARD_BootClockHSRUN.src);

    CLOCK_InitSirc(&g_scgSircConfig_BOARD_BootClockHSRUN);

    SystemCoreClock = 72000000U;

}
# 353 "C:/Vega/rv32m1_sdk_riscv/boards/rv32m1_vega/rtos_examples/freertos_hello/ri5cy/clock_config.c"
const scg_sys_clk_config_t g_sysClkConfig_BOARD_BootClockVLPR =
    {
        .divSlow = kSCG_SysClkDivBy9,
        .divBus = kSCG_SysClkDivBy2,
        .divExt = kSCG_SysClkDivBy1,
        .divCore = kSCG_SysClkDivBy2,
        .src = kSCG_SysClkSrcSirc,
    };
const scg_sosc_config_t g_scgSysOscConfig_BOARD_BootClockVLPR =
    {
        .freq = 0U,
        .monitorMode = kSCG_SysOscMonitorDisable,
        .enableMode = 0U,
        .div1 = kSCG_AsyncClkDisable,
        .div2 = kSCG_AsyncClkDisable,
        .div3 = kSCG_AsyncClkDisable,
    };
const scg_sirc_config_t g_scgSircConfig_BOARD_BootClockVLPR =
    {
        .enableMode = kSCG_SircEnable | kSCG_SircEnableInLowPower,
        .div1 = kSCG_AsyncClkDivBy1,
        .div2 = kSCG_AsyncClkDivBy1,
        .div3 = kSCG_AsyncClkDivBy1,
        .range = kSCG_SircRangeHigh,
    };
const scg_firc_config_t g_scgFircConfig_BOARD_BootClockVLPR =
    {
        .enableMode = kSCG_FircEnable,
        .div1 = kSCG_AsyncClkDivBy1,
        .div2 = kSCG_AsyncClkDisable,
        .div3 = kSCG_AsyncClkDisable,
        .range = kSCG_FircRange48M,
        .trimConfig = ((void*)0),
    };
const scg_lpfll_config_t g_scgLpFllConfig_BOARD_BootClockVLPR =
    {
        .enableMode = 0U,
        .div1 = kSCG_AsyncClkDisable,
        .div2 = kSCG_AsyncClkDisable,
        .div3 = kSCG_AsyncClkDisable,
        .range = kSCG_LpFllRange48M,
        .trimConfig = ((void*)0),
    };



void BOARD_BootClockVLPR(void)
{

    scg_sys_clk_config_t curConfig;


    CLOCK_InitSirc(&g_scgSircConfig_BOARD_BootClockVLPR);

    CLOCK_SetVlprModeSysClkConfig(&g_sysClkConfig_BOARD_BootClockVLPR);

    CLOCK_InitFirc(&g_scgFircConfig_BOARD_BootClockVLPR);

    CLOCK_InitLpFll(&g_scgLpFllConfig_BOARD_BootClockVLPR);


    SMC_SetPowerModeProtection(((SMC_Type *)(0x40020000u)), kSMC_AllowPowerModeAll);
    SMC_SetPowerModeVlpr(((SMC_Type *)(0x40020000u)));
    while (SMC_GetPowerModeState(((SMC_Type *)(0x40020000u))) != kSMC_PowerStateVlpr)
    {
    }
# 428 "C:/Vega/rv32m1_sdk_riscv/boards/rv32m1_vega/rtos_examples/freertos_hello/ri5cy/clock_config.c"
    do
    {
        CLOCK_GetCurSysClkConfig(&curConfig);
    } while (curConfig.src != g_sysClkConfig_BOARD_BootClockVLPR.src);

    SystemCoreClock = 4000000U;

}
