<HTML>         	<HEAD><TITLE></TITLE>                                   	<STYLE TYPE="text/css">                               	<!--                                                    	body,pre{                                              	font-family:'Courier New', monospace;             	color: #000000;                                     	font-size:88%;                                      	background-color: #ffffff;                          	}                                                       	h1 {                                                    	font-weight: bold;                                  	margin-top: 24px;                                   	margin-bottom: 10px;                                	border-bottom: 3px solid #000;    font-size: 1em;   	}                                                       	h2 {                                                    	font-weight: bold;                                  	margin-top: 18px;                                   	margin-bottom: 5px;                                 	font-size: 0.90em;                                  	}                                                       	h3 {                                                    	font-weight: bold;                                  	margin-top: 12px;                                   	margin-bottom: 5px;                                 	font-size: 0.80em;                                       	}                                                       	p {                                                     	font-size:78%;                                      	}                                                       	P.Table {                                               	margin-top: 4px;                                    	margin-bottom: 4px;                                 	margin-right: 4px;                                  	margin-left: 4px;                                   	}                                                       	table                                                   	{                                                       	border-width: 1px 1px 1px 1px;                      	border-style: solid solid solid solid;              	border-color: black black black black;              	border-collapse: collapse;                          	}                                                       	th {                                                    	font-weight:bold;                                   	padding: 4px;                                       	border-width: 1px 1px 1px 1px;                      	border-style: solid solid solid solid;              	border-color: black black black black;              	vertical-align:top;                                 	text-align:left;                                    	font-size:78%;                                           	}                                                       	td {                                                    	padding: 4px;                                       	border-width: 1px 1px 1px 1px;                      	border-style: solid solid solid solid;              	border-color: black black black black;              	vertical-align:top;                                 	font-size:78%;                                      	}                                                       	a {                                                     	color:#013C9A;                                      	text-decoration:none;                               	}                                                       		a:visited {                                             	color:#013C9A;                                      	}                                                       		a:hover, a:active {                                     	text-decoration:underline;                          	color:#5BAFD4;                                      	}                                                       	.pass                                                   	{                                                       	background-color: #00ff00;                              	}                                                                	.fail                                                   	{                                                       	background-color: #ff0000;                              	}                                                       	.comment                                                	{                                                       	font-size: 90%;                                     	font-style: italic;                                 	}                                                       		-->                                                     	</STYLE>                                                	</HEAD>                                                 	<BODY>                                                  	<PRE>Setting log file to 'C:/Users/reeve/git/UCT-FPGA-Course-2022/Projects/Counter/impl1/hdla_gen_hierarchy.html'.
Starting: parse design source files
(VERI-1482) Analyzing Verilog file 'C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v'
(VERI-1482) Analyzing Verilog file 'C:/Users/reeve/git/UCT-FPGA-Course-2022/Projects/Counter/Counter.v'
ERROR - C:/Users/reeve/git/UCT-FPGA-Course-2022/Projects/Counter/Counter.v(21,8-21,18) (VERI-1128) 'Structures' is not declared
ERROR - C:/Users/reeve/git/UCT-FPGA-Course-2022/Projects/Counter/Counter.v(24,1-105,10) (VERI-1072) module 'Streamer' ignored due to previous errors
(VERI-1483) Verilog file 'C:/Users/reeve/git/UCT-FPGA-Course-2022/Projects/Counter/Counter.v' ignored due to errors
(VERI-1482) Analyzing Verilog file 'C:/Users/reeve/git/UCT-FPGA-Course-2022/Projects/Counter/UART.v'
(VERI-1482) Analyzing Verilog file 'C:/Users/reeve/git/UCT-FPGA-Course-2022/Projects/Counter/Structures.v'
(VERI-1482) Analyzing Verilog file 'C:/Users/reeve/git/UCT-FPGA-Course-2022/Projects/Counter/Registers.v'
(VERI-1482) Analyzing Verilog file 'C:/Users/reeve/git/UCT-FPGA-Course-2022/Projects/Counter/UART_Packets.v'
ERROR - C:/Users/reeve/git/UCT-FPGA-Course-2022/Projects/Counter/UART_Packets.v(68,13-68,25) (VERI-1128) 'TransmitWait' is not declared
ERROR - C:/Users/reeve/git/UCT-FPGA-Course-2022/Projects/Counter/UART_Packets.v(74,7-74,15) (VERI-1128) 'txBuffer' is not declared
ERROR - C:/Users/reeve/git/UCT-FPGA-Course-2022/Projects/Counter/UART_Packets.v(127,19-127,31) (VERI-1128) 'TransmitWait' is not declared
ERROR - C:/Users/reeve/git/UCT-FPGA-Course-2022/Projects/Counter/UART_Packets.v(131,7-131,15) (VERI-1128) 'txBuffer' is not declared
ERROR - C:/Users/reeve/git/UCT-FPGA-Course-2022/Projects/Counter/UART_Packets.v(142,20-142,32) (VERI-1128) 'TransmitWait' is not declared
ERROR - C:/Users/reeve/git/UCT-FPGA-Course-2022/Projects/Counter/UART_Packets.v(4,1-209,10) (VERI-1072) module 'UART_Packets' ignored due to previous errors
(VERI-1483) Verilog file 'C:/Users/reeve/git/UCT-FPGA-Course-2022/Projects/Counter/UART_Packets.v' ignored due to errors
(VERI-1482) Analyzing Verilog file 'C:/Users/reeve/git/UCT-FPGA-Course-2022/Projects/Counter/Controller.v'
INFO - C:/Users/reeve/git/UCT-FPGA-Course-2022/Projects/Counter/UART.v(19,8-19,12) (VERI-1018) compiling module 'UART'
INFO - C:/Users/reeve/git/UCT-FPGA-Course-2022/Projects/Counter/UART.v(19,1-152,10) (VERI-9000) elaborating module 'UART'
INFO - C:/Users/reeve/git/UCT-FPGA-Course-2022/Projects/Counter/Registers.v(9,8-9,17) (VERI-1018) compiling module 'Registers'
INFO - C:/Users/reeve/git/UCT-FPGA-Course-2022/Projects/Counter/Structures.v(1,1-25,11) (VERI-9000) elaborating module 'Structures'
INFO - C:/Users/reeve/git/UCT-FPGA-Course-2022/Projects/Counter/Registers.v(1,1-1,1) (VERI-9000) elaborating module '$unit_c__users_reeve_git_uct_fpga_course_2022_projects_counter_registers_v'
INFO - C:/Users/reeve/git/UCT-FPGA-Course-2022/Projects/Counter/Registers.v(9,1-49,10) (VERI-9000) elaborating module 'Registers'
INFO - C:/Users/reeve/git/UCT-FPGA-Course-2022/Projects/Counter/Controller.v(3,8-3,18) (VERI-1018) compiling module 'Controller'
INFO - C:/Users/reeve/git/UCT-FPGA-Course-2022/Projects/Counter/Structures.v(1,1-25,11) (VERI-9000) elaborating module 'Structures'
INFO - C:/Users/reeve/git/UCT-FPGA-Course-2022/Projects/Counter/Controller.v(1,1-1,1) (VERI-9000) elaborating module '$unit_c__users_reeve_git_uct_fpga_course_2022_projects_counter_controller_v'
INFO - C:/Users/reeve/git/UCT-FPGA-Course-2022/Projects/Counter/Controller.v(3,1-102,10) (VERI-9000) elaborating module 'Controller'
Done: design load finished with (8) errors, and (0) warnings

</PRE></BODY></HTML>