Running: D:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -o C:/Users/RAI/Desktop/university/term 5/CALab/s08/shift_add/TESTBENCH_isim_beh.exe -prj C:/Users/RAI/Desktop/university/term 5/CALab/s08/shift_add/TESTBENCH_beh.prj work.TESTBENCH 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Parsing VHDL file "C:/Users/RAI/Desktop/university/term 5/CALab/s08/shift_add/full_adder.vhd" into library work
Parsing VHDL file "C:/Users/RAI/Desktop/university/term 5/CALab/s08/shift_add/DFF.vhd" into library work
Parsing VHDL file "C:/Users/RAI/Desktop/university/term 5/CALab/s08/shift_add/RCA.vhd" into library work
Parsing VHDL file "C:/Users/RAI/Desktop/university/term 5/CALab/s08/shift_add/multiplier_result.vhd" into library work
Parsing VHDL file "C:/Users/RAI/Desktop/university/term 5/CALab/s08/shift_add/multiplicand.vhd" into library work
Parsing VHDL file "C:/Users/RAI/Desktop/university/term 5/CALab/s08/shift_add/controller.vhd" into library work
Parsing VHDL file "C:/Users/RAI/Desktop/university/term 5/CALab/s08/shift_add/shift_add.vhd" into library work
Parsing VHDL file "C:/Users/RAI/Desktop/university/term 5/CALab/s08/shift_add/testbench.vhd" into library work
Starting static elaboration
Completed static elaboration
Compiling package standard
Compiling package std_logic_1164
Compiling package numeric_std
Compiling package textio
Compiling package std_logic_textio
Compiling package std_logic_arith
Compiling package std_logic_unsigned
Compiling architecture struc of entity Full_Adder [full_adder_default]
Compiling architecture struc of entity RCA [rca_default]
Compiling architecture rtl of entity Controller [controller_default]
Compiling architecture behav of entity DFF [dff_default]
Compiling architecture struc of entity Multiplicand [multiplicand_default]
Compiling architecture rtl of entity Multiplier_Result [multiplier_result_default]
Compiling architecture rtl of entity shift_add [shift_add_default]
Compiling architecture behavioral of entity testbench
Time Resolution for simulation is 1ps.
Waiting for 7 sub-compilation(s) to finish...
Compiled 22 VHDL Units
Built simulation executable C:/Users/RAI/Desktop/university/term 5/CALab/s08/shift_add/TESTBENCH_isim_beh.exe
Fuse Memory Usage: 37820 KB
Fuse CPU Usage: 1031 ms
