/* Generated by Yosys 0.62+39 (git sha1 131911291-dirty, g++ 11.4.0-1ubuntu1~22.04.2 -Og -fPIC) */

(* dynports =  1  *)
(* top =  1  *)
(* src = "dut.sv:2.1-27.10" *)
module counter(clk, rst_n, enable, count, overflow);
  (* src = "dut.sv:5.18-5.21" *)
  input clk;
  wire clk;
  (* src = "dut.sv:6.18-6.23" *)
  input rst_n;
  wire rst_n;
  (* src = "dut.sv:7.18-7.24" *)
  input enable;
  wire enable;
  (* src = "dut.sv:8.30-8.35" *)
  output [7:0] count;
  wire [7:0] count;
  (* src = "dut.sv:9.18-9.26" *)
  output overflow;
  wire overflow;
  wire _00_;
  wire _01_;
  wire _02_;
  wire _03_;
  wire _04_;
  wire _05_;
  wire _06_;
  wire _07_;
  wire _08_;
  wire _09_;
  wire _10_;
  wire _11_;
  wire _12_;
  (* src = "dut.sv:12.23-12.33" *)
  wire [7:0] count_next;
  \$_NAND_  _13_ (
    .A(count[4]),
    .B(count[5]),
    .Y(_00_)
  );
  \$_AND_  _14_ (
    .A(count[2]),
    .B(count[3]),
    .Y(_01_)
  );
  \$_NAND_  _15_ (
    .A(count[0]),
    .B(count[1]),
    .Y(_02_)
  );
  \$_ANDNOT_  _16_ (
    .A(_01_),
    .B(_02_),
    .Y(_03_)
  );
  \$_ANDNOT_  _17_ (
    .A(_03_),
    .B(_00_),
    .Y(_04_)
  );
  \$_AND_  _18_ (
    .A(_04_),
    .B(count[6]),
    .Y(_05_)
  );
  \$_XOR_  _19_ (
    .A(_05_),
    .B(count[7]),
    .Y(count_next[7])
  );
  \$_XOR_  _20_ (
    .A(_04_),
    .B(count[6]),
    .Y(count_next[6])
  );
  \$_AND_  _21_ (
    .A(count[0]),
    .B(count[1]),
    .Y(_06_)
  );
  \$_NAND_  _22_ (
    .A(_06_),
    .B(_01_),
    .Y(_07_)
  );
  \$_ANDNOT_  _23_ (
    .A(count[4]),
    .B(_07_),
    .Y(_08_)
  );
  \$_XOR_  _24_ (
    .A(_08_),
    .B(count[5]),
    .Y(count_next[5])
  );
  \$_XOR_  _25_ (
    .A(_03_),
    .B(count[4]),
    .Y(count_next[4])
  );
  \$_ANDNOT_  _26_ (
    .A(count[2]),
    .B(_02_),
    .Y(_09_)
  );
  \$_XOR_  _27_ (
    .A(_09_),
    .B(count[3]),
    .Y(count_next[3])
  );
  \$_XOR_  _28_ (
    .A(_06_),
    .B(count[2]),
    .Y(count_next[2])
  );
  \$_XOR_  _29_ (
    .A(count[0]),
    .B(count[1]),
    .Y(count_next[1])
  );
  \$_NOT_  _30_ (
    .A(count[0]),
    .Y(count_next[0])
  );
  \$_NAND_  _31_ (
    .A(count[6]),
    .B(count[7]),
    .Y(_10_)
  );
  \$_OR_  _32_ (
    .A(_10_),
    .B(_00_),
    .Y(_11_)
  );
  \$_OR_  _33_ (
    .A(_11_),
    .B(_07_),
    .Y(_12_)
  );
  \$_ANDNOT_  _34_ (
    .A(enable),
    .B(_12_),
    .Y(overflow)
  );
  (* \always_ff  = 32'd1 *)
  (* src = "dut.sv:14.5-20.8" *)
  \$_DFFE_PN0P_  \count_reg[4]  /* _35_ */ (
    .C(clk),
    .D(count_next[4]),
    .E(enable),
    .Q(count[4]),
    .R(rst_n)
  );
  (* \always_ff  = 32'd1 *)
  (* src = "dut.sv:14.5-20.8" *)
  \$_DFFE_PN0P_  \count_reg[5]  /* _36_ */ (
    .C(clk),
    .D(count_next[5]),
    .E(enable),
    .Q(count[5]),
    .R(rst_n)
  );
  (* \always_ff  = 32'd1 *)
  (* src = "dut.sv:14.5-20.8" *)
  \$_DFFE_PN0P_  \count_reg[6]  /* _37_ */ (
    .C(clk),
    .D(count_next[6]),
    .E(enable),
    .Q(count[6]),
    .R(rst_n)
  );
  (* \always_ff  = 32'd1 *)
  (* src = "dut.sv:14.5-20.8" *)
  \$_DFFE_PN0P_  \count_reg[7]  /* _38_ */ (
    .C(clk),
    .D(count_next[7]),
    .E(enable),
    .Q(count[7]),
    .R(rst_n)
  );
  (* \always_ff  = 32'd1 *)
  (* src = "dut.sv:14.5-20.8" *)
  \$_DFFE_PN0P_  \count_reg[0]  /* _39_ */ (
    .C(clk),
    .D(count_next[0]),
    .E(enable),
    .Q(count[0]),
    .R(rst_n)
  );
  (* \always_ff  = 32'd1 *)
  (* src = "dut.sv:14.5-20.8" *)
  \$_DFFE_PN0P_  \count_reg[1]  /* _40_ */ (
    .C(clk),
    .D(count_next[1]),
    .E(enable),
    .Q(count[1]),
    .R(rst_n)
  );
  (* \always_ff  = 32'd1 *)
  (* src = "dut.sv:14.5-20.8" *)
  \$_DFFE_PN0P_  \count_reg[2]  /* _41_ */ (
    .C(clk),
    .D(count_next[2]),
    .E(enable),
    .Q(count[2]),
    .R(rst_n)
  );
  (* \always_ff  = 32'd1 *)
  (* src = "dut.sv:14.5-20.8" *)
  \$_DFFE_PN0P_  \count_reg[3]  /* _42_ */ (
    .C(clk),
    .D(count_next[3]),
    .E(enable),
    .Q(count[3]),
    .R(rst_n)
  );
endmodule
