{"timestamp": "2025-08-04T12:51:35.406247", "file_path": "designs\\alu_32bit.v", "filename": "alu_32bit.v", "category": "designs", "description": "由enhanced_real_verilog_agent创建的verilog文件", "size_bytes": 1410}
{"timestamp": "2025-08-04T12:51:43.953982", "file_path": "designs\\simple_adder.v", "filename": "simple_adder.v", "category": "designs", "description": "由enhanced_real_code_review_agent创建的verilog文件", "size_bytes": 95}
{"timestamp": "2025-08-04T12:51:43.959294", "file_path": "testbenches\\testbench_simple_adder.v", "filename": "testbench_simple_adder.v", "category": "testbenches", "description": "由enhanced_real_code_review_agent创建的testbench文件", "size_bytes": 2760}
{"timestamp": "2025-08-04T12:51:50.176460", "file_path": "designs\\alu_32bit_v1.v", "filename": "alu_32bit_v1.v", "category": "designs", "description": "由enhanced_real_code_review_agent创建的verilog文件", "size_bytes": 1143}
{"timestamp": "2025-08-04T12:51:52.242961", "file_path": "designs\\design_module.v", "filename": "design_module.v", "category": "designs", "description": "由enhanced_real_code_review_agent创建的verilog文件", "size_bytes": 273}
