[
  {
    "author": [
      {
        "family": "Beyer",
        "given": "S."
      },
      {
        "family": "Jacobi",
        "given": "C."
      },
      {
        "family": "Kroning",
        "given": "D."
      },
      {
        "family": "Leinenbach",
        "given": "D."
      },
      {
        "family": "Paul",
        "given": "W."
      }
    ],
    "citation-number": [
      "1."
    ],
    "container-title": [
      "CHARME 2003. LNCS"
    ],
    "date": [
      "2003"
    ],
    "editor": [
      {
        "family": "Geist",
        "given": "D."
      },
      {
        "family": "Tronci",
        "given": "E."
      }
    ],
    "location": [
      "Heidelberg"
    ],
    "pages": [
      "51–65"
    ],
    "publisher": [
      "Springer"
    ],
    "title": [
      "Instantiating uninterpreted functional units and memory system: Functional verification of the VAMP"
    ],
    "type": "chapter",
    "volume": [
      "2860"
    ]
  },
  {
    "author": [
      {
        "family": "Cohen",
        "given": "E."
      },
      {
        "family": "Paul",
        "given": "W."
      },
      {
        "family": "Schmaltz",
        "given": "S."
      }
    ],
    "citation-number": [
      "2."
    ],
    "container-title": [
      "SOFSEM 2013: Theory and Practice of Computer Science. LNCS"
    ],
    "date": [
      "2013"
    ],
    "editor": [
      {
        "family": "Emde Boas",
        "given": "P."
      },
      {
        "family": "Groen",
        "given": "F.C.A."
      },
      {
        "family": "Italiano",
        "given": "G.F."
      },
      {
        "family": "Nawrocki",
        "given": "J."
      },
      {
        "family": "Sack",
        "given": "H."
      }
    ],
    "location": [
      "Heidelberg"
    ],
    "pages": [
      "1–27"
    ],
    "publisher": [
      "Springer"
    ],
    "title": [
      "Theory of multi core hypervisor verification"
    ],
    "type": "chapter",
    "volume": [
      "7741"
    ]
  },
  {
    "author": [
      {
        "family": "Dalinger",
        "given": "I."
      },
      {
        "family": "Hillebrand",
        "given": "M.A."
      },
      {
        "family": "Paul",
        "given": "W.J."
      }
    ],
    "citation-number": [
      "3."
    ],
    "container-title": [
      "CHARME 2005. LNCS"
    ],
    "date": [
      "2005"
    ],
    "editor": [
      {
        "family": "Borrione",
        "given": "D."
      },
      {
        "family": "Paul",
        "given": "W."
      }
    ],
    "location": [
      "Heidelberg"
    ],
    "pages": [
      "301–316"
    ],
    "publisher": [
      "Springer"
    ],
    "title": [
      "On the verification of memory management mechanisms"
    ],
    "type": "chapter",
    "volume": [
      "3725"
    ]
  },
  {
    "author": [
      {
        "family": "Emerson",
        "given": "E.A."
      },
      {
        "family": "Kahlon",
        "given": "V."
      }
    ],
    "citation-number": [
      "4."
    ],
    "container-title": [
      "TACAS 2003. LNCS"
    ],
    "date": [
      "2003"
    ],
    "editor": [
      {
        "family": "Garavel",
        "given": "H."
      },
      {
        "family": "Hatcliff",
        "given": "J."
      }
    ],
    "location": [
      "Heidelberg"
    ],
    "pages": [
      "144–159"
    ],
    "publisher": [
      "Springer"
    ],
    "title": [
      "Rapid parameterized model checking of snoopy cache coherence protocols"
    ],
    "type": "chapter",
    "volume": [
      "2619"
    ]
  },
  {
    "author": [
      {
        "family": "Keller",
        "given": "J."
      },
      {
        "given": "Paul"
      }
    ],
    "citation-number": [
      "5."
    ],
    "date": [
      "1995"
    ],
    "location": [
      "Stuttgart"
    ],
    "publisher": [
      "Teubner"
    ],
    "title": [
      "W.J.: Hardware Design. Teubner-Texte zur Informatik"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Kroning",
        "given": "D."
      }
    ],
    "citation-number": [
      "6."
    ],
    "date": [
      "2001"
    ],
    "genre": [
      "PhD thesis,"
    ],
    "publisher": [
      "Saarland University"
    ],
    "title": [
      "Formal Verification of Pipelined Microprocessors"
    ],
    "type": "thesis"
  },
  {
    "author": [
      {
        "family": "Lamport",
        "given": "L."
      }
    ],
    "citation-number": [
      "7."
    ],
    "container-title": [
      "IEEE Trans. Comput"
    ],
    "date": [
      "1979"
    ],
    "issue": [
      "9"
    ],
    "pages": [
      "690–691"
    ],
    "title": [
      "How to make a multiprocessor computer that correctly executes multiprocess programs"
    ],
    "type": "article-journal",
    "volume": [
      "28"
    ]
  },
  {
    "author": [
      {
        "family": "Maisuradze",
        "given": "G."
      }
    ],
    "citation-number": [
      "8."
    ],
    "date": [
      "2014"
    ],
    "genre": [
      "Master’s thesis,"
    ],
    "publisher": [
      "Saarland University"
    ],
    "title": [
      "Implementing and debugging a pipelined multi-core MIPS machine"
    ],
    "type": "thesis"
  },
  {
    "citation-number": [
      "9."
    ],
    "container-title": [
      "MIPS Technologies, Inc. MIPS32 Architecture For Programmers"
    ],
    "date": [
      "2001-03"
    ],
    "type": "chapter",
    "volume": [
      "2"
    ]
  },
  {
    "author": [
      {
        "family": "Muller",
        "given": "C."
      },
      {
        "given": "Paul"
      }
    ],
    "citation-number": [
      "10."
    ],
    "container-title": [
      "CAV 2011. LNCS"
    ],
    "date": [
      "2011"
    ],
    "editor": [
      {
        "family": "Gopalakrishnan",
        "given": "G."
      },
      {
        "family": "Qadeer",
        "given": "S."
      }
    ],
    "location": [
      "Heidelberg"
    ],
    "publisher": [
      "Springer"
    ],
    "title": [
      "W.: Complete formal hardware verification of interfaces for a FlexRay-like bus"
    ],
    "type": "chapter",
    "volume": [
      "6806"
    ]
  },
  {
    "author": [
      {
        "family": "Muller",
        "given": "S.M."
      },
      {
        "given": "Paul"
      }
    ],
    "citation-number": [
      "11."
    ],
    "container-title": [
      "Journal of Circuits, Systems, and Computers"
    ],
    "date": [
      "1998"
    ],
    "issue": [
      "02"
    ],
    "pages": [
      "301–314"
    ],
    "title": [
      "W.J.: On the correctness of hardware scheduling mechanisms for out-of-order execution"
    ],
    "type": "article-journal",
    "volume": [
      "8"
    ]
  },
  {
    "author": [
      {
        "family": "Muller",
        "given": "S.M."
      }
    ],
    "citation-number": [
      "12."
    ],
    "date": [
      "2000"
    ],
    "location": [
      "Heidelberg"
    ],
    "publisher": [
      "Springer"
    ],
    "title": [
      "Paul, W.J.: Computer Architecture, Complexity and Correctness"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Pong",
        "given": "F."
      },
      {
        "given": "Dubois"
      }
    ],
    "citation-number": [
      "13."
    ],
    "date": [
      "1996"
    ],
    "title": [
      "M.: A survey of verification techniques for cache coherence protocols"
    ],
    "type": null
  },
  {
    "author": [
      {
        "family": "Schmaltz",
        "given": "J."
      }
    ],
    "citation-number": [
      "14."
    ],
    "date": [
      "2007"
    ],
    "location": [
      "In"
    ],
    "pages": [
      "223–230"
    ],
    "publisher": [
      "FMCAD",
      "IEEE Computer Society, Los Alamitos"
    ],
    "title": [
      "A formal model of clock domain crossing and automated verification of time-triggered hardware"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Schmaltz",
        "given": "S."
      }
    ],
    "citation-number": [
      "15."
    ],
    "date": [
      "2013"
    ],
    "genre": [
      "PhD thesis,"
    ],
    "location": [
      "Saarbrucken"
    ],
    "publisher": [
      "Saarland University"
    ],
    "title": [
      "Towards the Pervasive Formal Verification of Multi-Core Operating Systems and Hypervisors Implemented in C"
    ],
    "type": "thesis"
  },
  {
    "author": [
      {
        "family": "Sweazey",
        "given": "P."
      },
      {
        "given": "Smith"
      }
    ],
    "citation-number": [
      "16."
    ],
    "container-title": [
      "SIGARCH Computer Architecture News"
    ],
    "date": [
      "1986"
    ],
    "issue": [
      "2"
    ],
    "pages": [
      "414–423"
    ],
    "title": [
      "A.J.: A class of compatible cache consistency protocols and their support by the IEEE futurebus"
    ],
    "type": "article-journal",
    "volume": [
      "14"
    ]
  },
  {
    "citation-number": [
      "17."
    ],
    "date": [
      "2008"
    ],
    "location": [
      "Weaver, D.L"
    ],
    "publisher": [
      "OpenSPARC internals. Sun Microsystems"
    ],
    "title": [
      "Index"
    ],
    "type": "book"
  }
]
