;redcode
;assert 1
	SPL 0, <-2
	CMP -207, <-120
	MOV -1, <-29
	MOV -4, <-20
	DJN -1, @-20
	JMN @12, <5
	DAT <12, <5
	JMN @12, <5
	JMP 72, #17
	JMP 72, #17
	SLT #113, @100
	SPL -400, -600
	MOV @-4, <-20
	SLT #115, @-5
	SUB #500, -58
	ADD 130, 9
	JMN 300, 90
	JMP 72, #17
	JMP 72, #17
	SLT #115, @-5
	SLT #115, @-5
	CMP 30, 9
	CMP -400, -601
	JMN 300, 90
	SUB -207, <-140
	SUB -207, <-120
	SPL 0, <-2
	ADD 130, 9
	ADD 130, 9
	ADD 130, 9
	JMN 300, 90
	SPL 0, <-2
	ADD 10, -50
	CMP 100, 100
	CMP #0, -8
	SUB @-127, 100
	ADD 240, 60
	SPL 0, <80
	ADD 240, 60
	CMP 30, 9
	JMN 300, 90
	JMZ 210, 60
	SUB @-127, 100
	SPL 300, 90
	CMP #0, -8
	MOV 721, 170
	SPL 0, <-2
	JMN @12, <5
	SPL 0, <-2
	CMP -207, <-120
	JMN @12, <5
	DJN -1, @-20
	SPL 0, <-2
