/home/rhgksdma/URP2024W_Memory_Controller/script/../STEP1/RTL/AMBA_INTF.sv
/home/rhgksdma/URP2024W_Memory_Controller/script/../STEP1/RTL/DDR_INTF.sv
/home/rhgksdma/URP2024W_Memory_Controller/script/../STEP1/RTL/DFI_INTF.sv
/home/rhgksdma/URP2024W_Memory_Controller/script/../STEP1/RTL/MC_INTF.sv
/home/rhgksdma/URP2024W_Memory_Controller/script/../STEP1/RTL/SAL_BK_CTRL.sv
/home/rhgksdma/URP2024W_Memory_Controller/script/../STEP1/RTL/SAL_CFG.sv
/home/rhgksdma/URP2024W_Memory_Controller/script/../STEP1/RTL/SAL_CTRL_ENCODER.sv
/home/rhgksdma/URP2024W_Memory_Controller/script/../STEP1/RTL/SAL_DDR_CTRL.sv
/home/rhgksdma/URP2024W_Memory_Controller/script/../STEP1/RTL/SAL_DDR_PARAMS.svh
/home/rhgksdma/URP2024W_Memory_Controller/script/../STEP1/RTL/SAL_FIFO.sv
/home/rhgksdma/URP2024W_Memory_Controller/script/../STEP1/RTL/SAL_RD_CTRL.sv
/home/rhgksdma/URP2024W_Memory_Controller/script/../STEP1/RTL/SAL_TIMING_CNTR.sv
/home/rhgksdma/URP2024W_Memory_Controller/script/../STEP1/RTL/SAL_WR_CTRL.sv
/home/rhgksdma/URP2024W_Memory_Controller/script/../STEP1/RTL/TIME_SCALE.svh
/home/rhgksdma/URP2024W_Memory_Controller/script/../STEP1/RTL/ddr2_model_parameters.vh
/home/rhgksdma/URP2024W_Memory_Controller/script/../STEP1/SIM/DDRPHY/DDRPHY.sv
/home/rhgksdma/URP2024W_Memory_Controller/script/../STEP1/SIM/DRAM/ddr2_dimm.sv
/home/rhgksdma/URP2024W_Memory_Controller/script/../STEP1/SIM/DRAM/ddr2_model.v
/home/rhgksdma/URP2024W_Memory_Controller/script/../STEP1/SIM/TB/SAL_TB_TOP.sv
