
STM32F103_bluePil_evaluation.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00002348  0800010c  0800010c  0001010c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000ac  08002454  08002454  00012454  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .init_array   00000004  08002500  08002500  00012500  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  4 .fini_array   00000004  08002504  08002504  00012504  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .data         0000004c  20000000  08002508  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .bss          00000174  2000004c  08002554  0002004c  2**2
                  ALLOC
  7 ._user_heap_stack 00000600  200001c0  08002554  000201c0  2**0
                  ALLOC
  8 .ARM.attributes 00000029  00000000  00000000  0002004c  2**0
                  CONTENTS, READONLY
  9 .debug_info   000098cb  00000000  00000000  00020075  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_abbrev 00001cff  00000000  00000000  00029940  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_aranges 000007b8  00000000  00000000  0002b640  2**3
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 000006a0  00000000  00000000  0002bdf8  2**3
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_line   00004192  00000000  00000000  0002c498  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_str    00002626  00000000  00000000  0003062a  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .comment      0000007c  00000000  00000000  00032c50  2**0
                  CONTENTS, READONLY
 16 .debug_frame  00001c50  00000000  00000000  00032ccc  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	; (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	; (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	; (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	2000004c 	.word	0x2000004c
 8000128:	00000000 	.word	0x00000000
 800012c:	0800243c 	.word	0x0800243c

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	; (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	; (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	; (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	20000050 	.word	0x20000050
 8000148:	0800243c 	.word	0x0800243c

0800014c <strlen>:
 800014c:	4603      	mov	r3, r0
 800014e:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000152:	2a00      	cmp	r2, #0
 8000154:	d1fb      	bne.n	800014e <strlen+0x2>
 8000156:	1a18      	subs	r0, r3, r0
 8000158:	3801      	subs	r0, #1
 800015a:	4770      	bx	lr

0800015c <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 800015c:	b580      	push	{r7, lr}
 800015e:	b086      	sub	sp, #24
 8000160:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000162:	f107 0308 	add.w	r3, r7, #8
 8000166:	2200      	movs	r2, #0
 8000168:	601a      	str	r2, [r3, #0]
 800016a:	605a      	str	r2, [r3, #4]
 800016c:	609a      	str	r2, [r3, #8]
 800016e:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000170:	4a18      	ldr	r2, [pc, #96]	; (80001d4 <MX_GPIO_Init+0x78>)
 8000172:	4b18      	ldr	r3, [pc, #96]	; (80001d4 <MX_GPIO_Init+0x78>)
 8000174:	699b      	ldr	r3, [r3, #24]
 8000176:	f043 0310 	orr.w	r3, r3, #16
 800017a:	6193      	str	r3, [r2, #24]
 800017c:	4b15      	ldr	r3, [pc, #84]	; (80001d4 <MX_GPIO_Init+0x78>)
 800017e:	699b      	ldr	r3, [r3, #24]
 8000180:	f003 0310 	and.w	r3, r3, #16
 8000184:	607b      	str	r3, [r7, #4]
 8000186:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000188:	4a12      	ldr	r2, [pc, #72]	; (80001d4 <MX_GPIO_Init+0x78>)
 800018a:	4b12      	ldr	r3, [pc, #72]	; (80001d4 <MX_GPIO_Init+0x78>)
 800018c:	699b      	ldr	r3, [r3, #24]
 800018e:	f043 0304 	orr.w	r3, r3, #4
 8000192:	6193      	str	r3, [r2, #24]
 8000194:	4b0f      	ldr	r3, [pc, #60]	; (80001d4 <MX_GPIO_Init+0x78>)
 8000196:	699b      	ldr	r3, [r3, #24]
 8000198:	f003 0304 	and.w	r3, r3, #4
 800019c:	603b      	str	r3, [r7, #0]
 800019e:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED_PC13_GPIO_Port, LED_PC13_Pin, GPIO_PIN_RESET);
 80001a0:	2200      	movs	r2, #0
 80001a2:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80001a6:	480c      	ldr	r0, [pc, #48]	; (80001d8 <MX_GPIO_Init+0x7c>)
 80001a8:	f000 fcc4 	bl	8000b34 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = LED_PC13_Pin;
 80001ac:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80001b0:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_OD;
 80001b2:	2311      	movs	r3, #17
 80001b4:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80001b6:	2300      	movs	r3, #0
 80001b8:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80001ba:	2302      	movs	r3, #2
 80001bc:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(LED_PC13_GPIO_Port, &GPIO_InitStruct);
 80001be:	f107 0308 	add.w	r3, r7, #8
 80001c2:	4619      	mov	r1, r3
 80001c4:	4804      	ldr	r0, [pc, #16]	; (80001d8 <MX_GPIO_Init+0x7c>)
 80001c6:	f000 fb5b 	bl	8000880 <HAL_GPIO_Init>

}
 80001ca:	bf00      	nop
 80001cc:	3718      	adds	r7, #24
 80001ce:	46bd      	mov	sp, r7
 80001d0:	bd80      	pop	{r7, pc}
 80001d2:	bf00      	nop
 80001d4:	40021000 	.word	0x40021000
 80001d8:	40011000 	.word	0x40011000

080001dc <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80001dc:	b580      	push	{r7, lr}
 80001de:	af00      	add	r7, sp, #0
  

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80001e0:	f000 f964 	bl	80004ac <HAL_Init>
    // x = RingBuff.get_nBytes(&ringBuffer_test);

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80001e4:	f000 f809 	bl	80001fa <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80001e8:	f7ff ffb8 	bl	800015c <MX_GPIO_Init>
  MX_USART1_UART_Init();
 80001ec:	f000 f8e0 	bl	80003b0 <MX_USART1_UART_Init>
  /* USER CODE BEGIN 2 */

    serial_test_init();
 80001f0:	f002 f80a 	bl	8002208 <serial_test_init>
  /* USER CODE BEGIN WHILE */
  while (1)
  {
    /* USER CODE END WHILE */

    serial_test_exe();
 80001f4:	f002 f81a 	bl	800222c <serial_test_exe>
 80001f8:	e7fc      	b.n	80001f4 <main+0x18>

080001fa <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80001fa:	b580      	push	{r7, lr}
 80001fc:	b090      	sub	sp, #64	; 0x40
 80001fe:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000200:	f107 0318 	add.w	r3, r7, #24
 8000204:	2228      	movs	r2, #40	; 0x28
 8000206:	2100      	movs	r1, #0
 8000208:	4618      	mov	r0, r3
 800020a:	f002 f8ff 	bl	800240c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800020e:	1d3b      	adds	r3, r7, #4
 8000210:	2200      	movs	r2, #0
 8000212:	601a      	str	r2, [r3, #0]
 8000214:	605a      	str	r2, [r3, #4]
 8000216:	609a      	str	r2, [r3, #8]
 8000218:	60da      	str	r2, [r3, #12]
 800021a:	611a      	str	r2, [r3, #16]

  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 800021c:	2302      	movs	r3, #2
 800021e:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000220:	2301      	movs	r3, #1
 8000222:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000224:	2310      	movs	r3, #16
 8000226:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8000228:	2300      	movs	r3, #0
 800022a:	637b      	str	r3, [r7, #52]	; 0x34
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800022c:	f107 0318 	add.w	r3, r7, #24
 8000230:	4618      	mov	r0, r3
 8000232:	f000 fc97 	bl	8000b64 <HAL_RCC_OscConfig>
 8000236:	4603      	mov	r3, r0
 8000238:	2b00      	cmp	r3, #0
 800023a:	d001      	beq.n	8000240 <SystemClock_Config+0x46>
  {
    Error_Handler();
 800023c:	f000 f818 	bl	8000270 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000240:	230f      	movs	r3, #15
 8000242:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8000244:	2300      	movs	r3, #0
 8000246:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000248:	2300      	movs	r3, #0
 800024a:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 800024c:	2300      	movs	r3, #0
 800024e:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000250:	2300      	movs	r3, #0
 8000252:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8000254:	1d3b      	adds	r3, r7, #4
 8000256:	2100      	movs	r1, #0
 8000258:	4618      	mov	r0, r3
 800025a:	f000 ff03 	bl	8001064 <HAL_RCC_ClockConfig>
 800025e:	4603      	mov	r3, r0
 8000260:	2b00      	cmp	r3, #0
 8000262:	d001      	beq.n	8000268 <SystemClock_Config+0x6e>
  {
    Error_Handler();
 8000264:	f000 f804 	bl	8000270 <Error_Handler>
  }
}
 8000268:	bf00      	nop
 800026a:	3740      	adds	r7, #64	; 0x40
 800026c:	46bd      	mov	sp, r7
 800026e:	bd80      	pop	{r7, pc}

08000270 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000270:	b480      	push	{r7}
 8000272:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 8000274:	bf00      	nop
 8000276:	46bd      	mov	sp, r7
 8000278:	bc80      	pop	{r7}
 800027a:	4770      	bx	lr

0800027c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800027c:	b480      	push	{r7}
 800027e:	b085      	sub	sp, #20
 8000280:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8000282:	4a15      	ldr	r2, [pc, #84]	; (80002d8 <HAL_MspInit+0x5c>)
 8000284:	4b14      	ldr	r3, [pc, #80]	; (80002d8 <HAL_MspInit+0x5c>)
 8000286:	699b      	ldr	r3, [r3, #24]
 8000288:	f043 0301 	orr.w	r3, r3, #1
 800028c:	6193      	str	r3, [r2, #24]
 800028e:	4b12      	ldr	r3, [pc, #72]	; (80002d8 <HAL_MspInit+0x5c>)
 8000290:	699b      	ldr	r3, [r3, #24]
 8000292:	f003 0301 	and.w	r3, r3, #1
 8000296:	60bb      	str	r3, [r7, #8]
 8000298:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 800029a:	4a0f      	ldr	r2, [pc, #60]	; (80002d8 <HAL_MspInit+0x5c>)
 800029c:	4b0e      	ldr	r3, [pc, #56]	; (80002d8 <HAL_MspInit+0x5c>)
 800029e:	69db      	ldr	r3, [r3, #28]
 80002a0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80002a4:	61d3      	str	r3, [r2, #28]
 80002a6:	4b0c      	ldr	r3, [pc, #48]	; (80002d8 <HAL_MspInit+0x5c>)
 80002a8:	69db      	ldr	r3, [r3, #28]
 80002aa:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80002ae:	607b      	str	r3, [r7, #4]
 80002b0:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled 
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 80002b2:	4b0a      	ldr	r3, [pc, #40]	; (80002dc <HAL_MspInit+0x60>)
 80002b4:	685b      	ldr	r3, [r3, #4]
 80002b6:	60fb      	str	r3, [r7, #12]
 80002b8:	68fb      	ldr	r3, [r7, #12]
 80002ba:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 80002be:	60fb      	str	r3, [r7, #12]
 80002c0:	68fb      	ldr	r3, [r7, #12]
 80002c2:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 80002c6:	60fb      	str	r3, [r7, #12]
 80002c8:	4a04      	ldr	r2, [pc, #16]	; (80002dc <HAL_MspInit+0x60>)
 80002ca:	68fb      	ldr	r3, [r7, #12]
 80002cc:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80002ce:	bf00      	nop
 80002d0:	3714      	adds	r7, #20
 80002d2:	46bd      	mov	sp, r7
 80002d4:	bc80      	pop	{r7}
 80002d6:	4770      	bx	lr
 80002d8:	40021000 	.word	0x40021000
 80002dc:	40010000 	.word	0x40010000

080002e0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80002e0:	b480      	push	{r7}
 80002e2:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 80002e4:	bf00      	nop
 80002e6:	46bd      	mov	sp, r7
 80002e8:	bc80      	pop	{r7}
 80002ea:	4770      	bx	lr

080002ec <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80002ec:	b480      	push	{r7}
 80002ee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80002f0:	e7fe      	b.n	80002f0 <HardFault_Handler+0x4>

080002f2 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80002f2:	b480      	push	{r7}
 80002f4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80002f6:	e7fe      	b.n	80002f6 <MemManage_Handler+0x4>

080002f8 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80002f8:	b480      	push	{r7}
 80002fa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80002fc:	e7fe      	b.n	80002fc <BusFault_Handler+0x4>

080002fe <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80002fe:	b480      	push	{r7}
 8000300:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000302:	e7fe      	b.n	8000302 <UsageFault_Handler+0x4>

08000304 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000304:	b480      	push	{r7}
 8000306:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000308:	bf00      	nop
 800030a:	46bd      	mov	sp, r7
 800030c:	bc80      	pop	{r7}
 800030e:	4770      	bx	lr

08000310 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000310:	b480      	push	{r7}
 8000312:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000314:	bf00      	nop
 8000316:	46bd      	mov	sp, r7
 8000318:	bc80      	pop	{r7}
 800031a:	4770      	bx	lr

0800031c <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800031c:	b480      	push	{r7}
 800031e:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000320:	bf00      	nop
 8000322:	46bd      	mov	sp, r7
 8000324:	bc80      	pop	{r7}
 8000326:	4770      	bx	lr

08000328 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000328:	b580      	push	{r7, lr}
 800032a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800032c:	f000 f904 	bl	8000538 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000330:	bf00      	nop
 8000332:	bd80      	pop	{r7, pc}

08000334 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8000334:	b580      	push	{r7, lr}
 8000336:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8000338:	4802      	ldr	r0, [pc, #8]	; (8000344 <USART1_IRQHandler+0x10>)
 800033a:	f001 f915 	bl	8001568 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 800033e:	bf00      	nop
 8000340:	bd80      	pop	{r7, pc}
 8000342:	bf00      	nop
 8000344:	200000e4 	.word	0x200000e4

08000348 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8000348:	b480      	push	{r7}
 800034a:	af00      	add	r7, sp, #0
  /* Reset the RCC clock configuration to the default reset state(for debug purpose) */
  /* Set HSION bit */
  RCC->CR |= 0x00000001U;
 800034c:	4a15      	ldr	r2, [pc, #84]	; (80003a4 <SystemInit+0x5c>)
 800034e:	4b15      	ldr	r3, [pc, #84]	; (80003a4 <SystemInit+0x5c>)
 8000350:	681b      	ldr	r3, [r3, #0]
 8000352:	f043 0301 	orr.w	r3, r3, #1
 8000356:	6013      	str	r3, [r2, #0]

  /* Reset SW, HPRE, PPRE1, PPRE2, ADCPRE and MCO bits */
#if !defined(STM32F105xC) && !defined(STM32F107xC)
  RCC->CFGR &= 0xF8FF0000U;
 8000358:	4912      	ldr	r1, [pc, #72]	; (80003a4 <SystemInit+0x5c>)
 800035a:	4b12      	ldr	r3, [pc, #72]	; (80003a4 <SystemInit+0x5c>)
 800035c:	685a      	ldr	r2, [r3, #4]
 800035e:	4b12      	ldr	r3, [pc, #72]	; (80003a8 <SystemInit+0x60>)
 8000360:	4013      	ands	r3, r2
 8000362:	604b      	str	r3, [r1, #4]
#else
  RCC->CFGR &= 0xF0FF0000U;
#endif /* STM32F105xC */   
  
  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= 0xFEF6FFFFU;
 8000364:	4a0f      	ldr	r2, [pc, #60]	; (80003a4 <SystemInit+0x5c>)
 8000366:	4b0f      	ldr	r3, [pc, #60]	; (80003a4 <SystemInit+0x5c>)
 8000368:	681b      	ldr	r3, [r3, #0]
 800036a:	f023 7384 	bic.w	r3, r3, #17301504	; 0x1080000
 800036e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8000372:	6013      	str	r3, [r2, #0]

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8000374:	4a0b      	ldr	r2, [pc, #44]	; (80003a4 <SystemInit+0x5c>)
 8000376:	4b0b      	ldr	r3, [pc, #44]	; (80003a4 <SystemInit+0x5c>)
 8000378:	681b      	ldr	r3, [r3, #0]
 800037a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800037e:	6013      	str	r3, [r2, #0]

  /* Reset PLLSRC, PLLXTPRE, PLLMUL and USBPRE/OTGFSPRE bits */
  RCC->CFGR &= 0xFF80FFFFU;
 8000380:	4a08      	ldr	r2, [pc, #32]	; (80003a4 <SystemInit+0x5c>)
 8000382:	4b08      	ldr	r3, [pc, #32]	; (80003a4 <SystemInit+0x5c>)
 8000384:	685b      	ldr	r3, [r3, #4]
 8000386:	f423 03fe 	bic.w	r3, r3, #8323072	; 0x7f0000
 800038a:	6053      	str	r3, [r2, #4]

  /* Reset CFGR2 register */
  RCC->CFGR2 = 0x00000000U;      
#else
  /* Disable all interrupts and clear pending bits  */
  RCC->CIR = 0x009F0000U;
 800038c:	4b05      	ldr	r3, [pc, #20]	; (80003a4 <SystemInit+0x5c>)
 800038e:	f44f 021f 	mov.w	r2, #10420224	; 0x9f0000
 8000392:	609a      	str	r2, [r3, #8]
#endif 

#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH. */
 8000394:	4b05      	ldr	r3, [pc, #20]	; (80003ac <SystemInit+0x64>)
 8000396:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 800039a:	609a      	str	r2, [r3, #8]
#endif 
}
 800039c:	bf00      	nop
 800039e:	46bd      	mov	sp, r7
 80003a0:	bc80      	pop	{r7}
 80003a2:	4770      	bx	lr
 80003a4:	40021000 	.word	0x40021000
 80003a8:	f8ff0000 	.word	0xf8ff0000
 80003ac:	e000ed00 	.word	0xe000ed00

080003b0 <MX_USART1_UART_Init>:
UART_HandleTypeDef huart1;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 80003b0:	b580      	push	{r7, lr}
 80003b2:	af00      	add	r7, sp, #0

  huart1.Instance = USART1;
 80003b4:	4b11      	ldr	r3, [pc, #68]	; (80003fc <MX_USART1_UART_Init+0x4c>)
 80003b6:	4a12      	ldr	r2, [pc, #72]	; (8000400 <MX_USART1_UART_Init+0x50>)
 80003b8:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 80003ba:	4b10      	ldr	r3, [pc, #64]	; (80003fc <MX_USART1_UART_Init+0x4c>)
 80003bc:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80003c0:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 80003c2:	4b0e      	ldr	r3, [pc, #56]	; (80003fc <MX_USART1_UART_Init+0x4c>)
 80003c4:	2200      	movs	r2, #0
 80003c6:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 80003c8:	4b0c      	ldr	r3, [pc, #48]	; (80003fc <MX_USART1_UART_Init+0x4c>)
 80003ca:	2200      	movs	r2, #0
 80003cc:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 80003ce:	4b0b      	ldr	r3, [pc, #44]	; (80003fc <MX_USART1_UART_Init+0x4c>)
 80003d0:	2200      	movs	r2, #0
 80003d2:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 80003d4:	4b09      	ldr	r3, [pc, #36]	; (80003fc <MX_USART1_UART_Init+0x4c>)
 80003d6:	220c      	movs	r2, #12
 80003d8:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80003da:	4b08      	ldr	r3, [pc, #32]	; (80003fc <MX_USART1_UART_Init+0x4c>)
 80003dc:	2200      	movs	r2, #0
 80003de:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 80003e0:	4b06      	ldr	r3, [pc, #24]	; (80003fc <MX_USART1_UART_Init+0x4c>)
 80003e2:	2200      	movs	r2, #0
 80003e4:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 80003e6:	4805      	ldr	r0, [pc, #20]	; (80003fc <MX_USART1_UART_Init+0x4c>)
 80003e8:	f000 ffd8 	bl	800139c <HAL_UART_Init>
 80003ec:	4603      	mov	r3, r0
 80003ee:	2b00      	cmp	r3, #0
 80003f0:	d001      	beq.n	80003f6 <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 80003f2:	f7ff ff3d 	bl	8000270 <Error_Handler>
  }

}
 80003f6:	bf00      	nop
 80003f8:	bd80      	pop	{r7, pc}
 80003fa:	bf00      	nop
 80003fc:	200000e4 	.word	0x200000e4
 8000400:	40013800 	.word	0x40013800

08000404 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8000404:	b580      	push	{r7, lr}
 8000406:	b088      	sub	sp, #32
 8000408:	af00      	add	r7, sp, #0
 800040a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800040c:	f107 0310 	add.w	r3, r7, #16
 8000410:	2200      	movs	r2, #0
 8000412:	601a      	str	r2, [r3, #0]
 8000414:	605a      	str	r2, [r3, #4]
 8000416:	609a      	str	r2, [r3, #8]
 8000418:	60da      	str	r2, [r3, #12]
  if(uartHandle->Instance==USART1)
 800041a:	687b      	ldr	r3, [r7, #4]
 800041c:	681b      	ldr	r3, [r3, #0]
 800041e:	4a20      	ldr	r2, [pc, #128]	; (80004a0 <HAL_UART_MspInit+0x9c>)
 8000420:	4293      	cmp	r3, r2
 8000422:	d139      	bne.n	8000498 <HAL_UART_MspInit+0x94>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8000424:	4a1f      	ldr	r2, [pc, #124]	; (80004a4 <HAL_UART_MspInit+0xa0>)
 8000426:	4b1f      	ldr	r3, [pc, #124]	; (80004a4 <HAL_UART_MspInit+0xa0>)
 8000428:	699b      	ldr	r3, [r3, #24]
 800042a:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800042e:	6193      	str	r3, [r2, #24]
 8000430:	4b1c      	ldr	r3, [pc, #112]	; (80004a4 <HAL_UART_MspInit+0xa0>)
 8000432:	699b      	ldr	r3, [r3, #24]
 8000434:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000438:	60fb      	str	r3, [r7, #12]
 800043a:	68fb      	ldr	r3, [r7, #12]
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800043c:	4a19      	ldr	r2, [pc, #100]	; (80004a4 <HAL_UART_MspInit+0xa0>)
 800043e:	4b19      	ldr	r3, [pc, #100]	; (80004a4 <HAL_UART_MspInit+0xa0>)
 8000440:	699b      	ldr	r3, [r3, #24]
 8000442:	f043 0304 	orr.w	r3, r3, #4
 8000446:	6193      	str	r3, [r2, #24]
 8000448:	4b16      	ldr	r3, [pc, #88]	; (80004a4 <HAL_UART_MspInit+0xa0>)
 800044a:	699b      	ldr	r3, [r3, #24]
 800044c:	f003 0304 	and.w	r3, r3, #4
 8000450:	60bb      	str	r3, [r7, #8]
 8000452:	68bb      	ldr	r3, [r7, #8]
    /**USART1 GPIO Configuration    
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8000454:	f44f 7300 	mov.w	r3, #512	; 0x200
 8000458:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800045a:	2302      	movs	r3, #2
 800045c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800045e:	2303      	movs	r3, #3
 8000460:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000462:	f107 0310 	add.w	r3, r7, #16
 8000466:	4619      	mov	r1, r3
 8000468:	480f      	ldr	r0, [pc, #60]	; (80004a8 <HAL_UART_MspInit+0xa4>)
 800046a:	f000 fa09 	bl	8000880 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 800046e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8000472:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000474:	2300      	movs	r3, #0
 8000476:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000478:	2300      	movs	r3, #0
 800047a:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800047c:	f107 0310 	add.w	r3, r7, #16
 8000480:	4619      	mov	r1, r3
 8000482:	4809      	ldr	r0, [pc, #36]	; (80004a8 <HAL_UART_MspInit+0xa4>)
 8000484:	f000 f9fc 	bl	8000880 <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 8000488:	2200      	movs	r2, #0
 800048a:	2100      	movs	r1, #0
 800048c:	2025      	movs	r0, #37	; 0x25
 800048e:	f000 f944 	bl	800071a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8000492:	2025      	movs	r0, #37	; 0x25
 8000494:	f000 f95d 	bl	8000752 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }
}
 8000498:	bf00      	nop
 800049a:	3720      	adds	r7, #32
 800049c:	46bd      	mov	sp, r7
 800049e:	bd80      	pop	{r7, pc}
 80004a0:	40013800 	.word	0x40013800
 80004a4:	40021000 	.word	0x40021000
 80004a8:	40010800 	.word	0x40010800

080004ac <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80004ac:	b580      	push	{r7, lr}
 80004ae:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80004b0:	4a08      	ldr	r2, [pc, #32]	; (80004d4 <HAL_Init+0x28>)
 80004b2:	4b08      	ldr	r3, [pc, #32]	; (80004d4 <HAL_Init+0x28>)
 80004b4:	681b      	ldr	r3, [r3, #0]
 80004b6:	f043 0310 	orr.w	r3, r3, #16
 80004ba:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80004bc:	2003      	movs	r0, #3
 80004be:	f000 f921 	bl	8000704 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80004c2:	2000      	movs	r0, #0
 80004c4:	f000 f808 	bl	80004d8 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80004c8:	f7ff fed8 	bl	800027c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80004cc:	2300      	movs	r3, #0
}
 80004ce:	4618      	mov	r0, r3
 80004d0:	bd80      	pop	{r7, pc}
 80004d2:	bf00      	nop
 80004d4:	40022000 	.word	0x40022000

080004d8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80004d8:	b580      	push	{r7, lr}
 80004da:	b082      	sub	sp, #8
 80004dc:	af00      	add	r7, sp, #0
 80004de:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80004e0:	4b12      	ldr	r3, [pc, #72]	; (800052c <HAL_InitTick+0x54>)
 80004e2:	681a      	ldr	r2, [r3, #0]
 80004e4:	4b12      	ldr	r3, [pc, #72]	; (8000530 <HAL_InitTick+0x58>)
 80004e6:	781b      	ldrb	r3, [r3, #0]
 80004e8:	4619      	mov	r1, r3
 80004ea:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80004ee:	fbb3 f3f1 	udiv	r3, r3, r1
 80004f2:	fbb2 f3f3 	udiv	r3, r2, r3
 80004f6:	4618      	mov	r0, r3
 80004f8:	f000 f939 	bl	800076e <HAL_SYSTICK_Config>
 80004fc:	4603      	mov	r3, r0
 80004fe:	2b00      	cmp	r3, #0
 8000500:	d001      	beq.n	8000506 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8000502:	2301      	movs	r3, #1
 8000504:	e00e      	b.n	8000524 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000506:	687b      	ldr	r3, [r7, #4]
 8000508:	2b0f      	cmp	r3, #15
 800050a:	d80a      	bhi.n	8000522 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800050c:	2200      	movs	r2, #0
 800050e:	6879      	ldr	r1, [r7, #4]
 8000510:	f04f 30ff 	mov.w	r0, #4294967295
 8000514:	f000 f901 	bl	800071a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000518:	4a06      	ldr	r2, [pc, #24]	; (8000534 <HAL_InitTick+0x5c>)
 800051a:	687b      	ldr	r3, [r7, #4]
 800051c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800051e:	2300      	movs	r3, #0
 8000520:	e000      	b.n	8000524 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8000522:	2301      	movs	r3, #1
}
 8000524:	4618      	mov	r0, r3
 8000526:	3708      	adds	r7, #8
 8000528:	46bd      	mov	sp, r7
 800052a:	bd80      	pop	{r7, pc}
 800052c:	20000000 	.word	0x20000000
 8000530:	20000008 	.word	0x20000008
 8000534:	20000004 	.word	0x20000004

08000538 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000538:	b480      	push	{r7}
 800053a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800053c:	4b05      	ldr	r3, [pc, #20]	; (8000554 <HAL_IncTick+0x1c>)
 800053e:	781b      	ldrb	r3, [r3, #0]
 8000540:	461a      	mov	r2, r3
 8000542:	4b05      	ldr	r3, [pc, #20]	; (8000558 <HAL_IncTick+0x20>)
 8000544:	681b      	ldr	r3, [r3, #0]
 8000546:	4413      	add	r3, r2
 8000548:	4a03      	ldr	r2, [pc, #12]	; (8000558 <HAL_IncTick+0x20>)
 800054a:	6013      	str	r3, [r2, #0]
}
 800054c:	bf00      	nop
 800054e:	46bd      	mov	sp, r7
 8000550:	bc80      	pop	{r7}
 8000552:	4770      	bx	lr
 8000554:	20000008 	.word	0x20000008
 8000558:	20000124 	.word	0x20000124

0800055c <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800055c:	b480      	push	{r7}
 800055e:	af00      	add	r7, sp, #0
  return uwTick;
 8000560:	4b02      	ldr	r3, [pc, #8]	; (800056c <HAL_GetTick+0x10>)
 8000562:	681b      	ldr	r3, [r3, #0]
}
 8000564:	4618      	mov	r0, r3
 8000566:	46bd      	mov	sp, r7
 8000568:	bc80      	pop	{r7}
 800056a:	4770      	bx	lr
 800056c:	20000124 	.word	0x20000124

08000570 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000570:	b480      	push	{r7}
 8000572:	b085      	sub	sp, #20
 8000574:	af00      	add	r7, sp, #0
 8000576:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000578:	687b      	ldr	r3, [r7, #4]
 800057a:	f003 0307 	and.w	r3, r3, #7
 800057e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000580:	4b0c      	ldr	r3, [pc, #48]	; (80005b4 <__NVIC_SetPriorityGrouping+0x44>)
 8000582:	68db      	ldr	r3, [r3, #12]
 8000584:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000586:	68ba      	ldr	r2, [r7, #8]
 8000588:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 800058c:	4013      	ands	r3, r2
 800058e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8000590:	68fb      	ldr	r3, [r7, #12]
 8000592:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000594:	68bb      	ldr	r3, [r7, #8]
 8000596:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000598:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 800059c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80005a0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80005a2:	4a04      	ldr	r2, [pc, #16]	; (80005b4 <__NVIC_SetPriorityGrouping+0x44>)
 80005a4:	68bb      	ldr	r3, [r7, #8]
 80005a6:	60d3      	str	r3, [r2, #12]
}
 80005a8:	bf00      	nop
 80005aa:	3714      	adds	r7, #20
 80005ac:	46bd      	mov	sp, r7
 80005ae:	bc80      	pop	{r7}
 80005b0:	4770      	bx	lr
 80005b2:	bf00      	nop
 80005b4:	e000ed00 	.word	0xe000ed00

080005b8 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80005b8:	b480      	push	{r7}
 80005ba:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80005bc:	4b04      	ldr	r3, [pc, #16]	; (80005d0 <__NVIC_GetPriorityGrouping+0x18>)
 80005be:	68db      	ldr	r3, [r3, #12]
 80005c0:	0a1b      	lsrs	r3, r3, #8
 80005c2:	f003 0307 	and.w	r3, r3, #7
}
 80005c6:	4618      	mov	r0, r3
 80005c8:	46bd      	mov	sp, r7
 80005ca:	bc80      	pop	{r7}
 80005cc:	4770      	bx	lr
 80005ce:	bf00      	nop
 80005d0:	e000ed00 	.word	0xe000ed00

080005d4 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80005d4:	b480      	push	{r7}
 80005d6:	b083      	sub	sp, #12
 80005d8:	af00      	add	r7, sp, #0
 80005da:	4603      	mov	r3, r0
 80005dc:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80005de:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80005e2:	2b00      	cmp	r3, #0
 80005e4:	db0b      	blt.n	80005fe <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80005e6:	4908      	ldr	r1, [pc, #32]	; (8000608 <__NVIC_EnableIRQ+0x34>)
 80005e8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80005ec:	095b      	lsrs	r3, r3, #5
 80005ee:	79fa      	ldrb	r2, [r7, #7]
 80005f0:	f002 021f 	and.w	r2, r2, #31
 80005f4:	2001      	movs	r0, #1
 80005f6:	fa00 f202 	lsl.w	r2, r0, r2
 80005fa:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80005fe:	bf00      	nop
 8000600:	370c      	adds	r7, #12
 8000602:	46bd      	mov	sp, r7
 8000604:	bc80      	pop	{r7}
 8000606:	4770      	bx	lr
 8000608:	e000e100 	.word	0xe000e100

0800060c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800060c:	b480      	push	{r7}
 800060e:	b083      	sub	sp, #12
 8000610:	af00      	add	r7, sp, #0
 8000612:	4603      	mov	r3, r0
 8000614:	6039      	str	r1, [r7, #0]
 8000616:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000618:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800061c:	2b00      	cmp	r3, #0
 800061e:	db0a      	blt.n	8000636 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000620:	490d      	ldr	r1, [pc, #52]	; (8000658 <__NVIC_SetPriority+0x4c>)
 8000622:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000626:	683a      	ldr	r2, [r7, #0]
 8000628:	b2d2      	uxtb	r2, r2
 800062a:	0112      	lsls	r2, r2, #4
 800062c:	b2d2      	uxtb	r2, r2
 800062e:	440b      	add	r3, r1
 8000630:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000634:	e00a      	b.n	800064c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000636:	4909      	ldr	r1, [pc, #36]	; (800065c <__NVIC_SetPriority+0x50>)
 8000638:	79fb      	ldrb	r3, [r7, #7]
 800063a:	f003 030f 	and.w	r3, r3, #15
 800063e:	3b04      	subs	r3, #4
 8000640:	683a      	ldr	r2, [r7, #0]
 8000642:	b2d2      	uxtb	r2, r2
 8000644:	0112      	lsls	r2, r2, #4
 8000646:	b2d2      	uxtb	r2, r2
 8000648:	440b      	add	r3, r1
 800064a:	761a      	strb	r2, [r3, #24]
}
 800064c:	bf00      	nop
 800064e:	370c      	adds	r7, #12
 8000650:	46bd      	mov	sp, r7
 8000652:	bc80      	pop	{r7}
 8000654:	4770      	bx	lr
 8000656:	bf00      	nop
 8000658:	e000e100 	.word	0xe000e100
 800065c:	e000ed00 	.word	0xe000ed00

08000660 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000660:	b480      	push	{r7}
 8000662:	b089      	sub	sp, #36	; 0x24
 8000664:	af00      	add	r7, sp, #0
 8000666:	60f8      	str	r0, [r7, #12]
 8000668:	60b9      	str	r1, [r7, #8]
 800066a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800066c:	68fb      	ldr	r3, [r7, #12]
 800066e:	f003 0307 	and.w	r3, r3, #7
 8000672:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000674:	69fb      	ldr	r3, [r7, #28]
 8000676:	f1c3 0307 	rsb	r3, r3, #7
 800067a:	2b04      	cmp	r3, #4
 800067c:	bf28      	it	cs
 800067e:	2304      	movcs	r3, #4
 8000680:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000682:	69fb      	ldr	r3, [r7, #28]
 8000684:	3304      	adds	r3, #4
 8000686:	2b06      	cmp	r3, #6
 8000688:	d902      	bls.n	8000690 <NVIC_EncodePriority+0x30>
 800068a:	69fb      	ldr	r3, [r7, #28]
 800068c:	3b03      	subs	r3, #3
 800068e:	e000      	b.n	8000692 <NVIC_EncodePriority+0x32>
 8000690:	2300      	movs	r3, #0
 8000692:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000694:	2201      	movs	r2, #1
 8000696:	69bb      	ldr	r3, [r7, #24]
 8000698:	fa02 f303 	lsl.w	r3, r2, r3
 800069c:	1e5a      	subs	r2, r3, #1
 800069e:	68bb      	ldr	r3, [r7, #8]
 80006a0:	401a      	ands	r2, r3
 80006a2:	697b      	ldr	r3, [r7, #20]
 80006a4:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80006a6:	2101      	movs	r1, #1
 80006a8:	697b      	ldr	r3, [r7, #20]
 80006aa:	fa01 f303 	lsl.w	r3, r1, r3
 80006ae:	1e59      	subs	r1, r3, #1
 80006b0:	687b      	ldr	r3, [r7, #4]
 80006b2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80006b4:	4313      	orrs	r3, r2
         );
}
 80006b6:	4618      	mov	r0, r3
 80006b8:	3724      	adds	r7, #36	; 0x24
 80006ba:	46bd      	mov	sp, r7
 80006bc:	bc80      	pop	{r7}
 80006be:	4770      	bx	lr

080006c0 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80006c0:	b580      	push	{r7, lr}
 80006c2:	b082      	sub	sp, #8
 80006c4:	af00      	add	r7, sp, #0
 80006c6:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80006c8:	687b      	ldr	r3, [r7, #4]
 80006ca:	3b01      	subs	r3, #1
 80006cc:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80006d0:	d301      	bcc.n	80006d6 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80006d2:	2301      	movs	r3, #1
 80006d4:	e00f      	b.n	80006f6 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80006d6:	4a0a      	ldr	r2, [pc, #40]	; (8000700 <SysTick_Config+0x40>)
 80006d8:	687b      	ldr	r3, [r7, #4]
 80006da:	3b01      	subs	r3, #1
 80006dc:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80006de:	210f      	movs	r1, #15
 80006e0:	f04f 30ff 	mov.w	r0, #4294967295
 80006e4:	f7ff ff92 	bl	800060c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80006e8:	4b05      	ldr	r3, [pc, #20]	; (8000700 <SysTick_Config+0x40>)
 80006ea:	2200      	movs	r2, #0
 80006ec:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80006ee:	4b04      	ldr	r3, [pc, #16]	; (8000700 <SysTick_Config+0x40>)
 80006f0:	2207      	movs	r2, #7
 80006f2:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80006f4:	2300      	movs	r3, #0
}
 80006f6:	4618      	mov	r0, r3
 80006f8:	3708      	adds	r7, #8
 80006fa:	46bd      	mov	sp, r7
 80006fc:	bd80      	pop	{r7, pc}
 80006fe:	bf00      	nop
 8000700:	e000e010 	.word	0xe000e010

08000704 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000704:	b580      	push	{r7, lr}
 8000706:	b082      	sub	sp, #8
 8000708:	af00      	add	r7, sp, #0
 800070a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800070c:	6878      	ldr	r0, [r7, #4]
 800070e:	f7ff ff2f 	bl	8000570 <__NVIC_SetPriorityGrouping>
}
 8000712:	bf00      	nop
 8000714:	3708      	adds	r7, #8
 8000716:	46bd      	mov	sp, r7
 8000718:	bd80      	pop	{r7, pc}

0800071a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800071a:	b580      	push	{r7, lr}
 800071c:	b086      	sub	sp, #24
 800071e:	af00      	add	r7, sp, #0
 8000720:	4603      	mov	r3, r0
 8000722:	60b9      	str	r1, [r7, #8]
 8000724:	607a      	str	r2, [r7, #4]
 8000726:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8000728:	2300      	movs	r3, #0
 800072a:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 800072c:	f7ff ff44 	bl	80005b8 <__NVIC_GetPriorityGrouping>
 8000730:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000732:	687a      	ldr	r2, [r7, #4]
 8000734:	68b9      	ldr	r1, [r7, #8]
 8000736:	6978      	ldr	r0, [r7, #20]
 8000738:	f7ff ff92 	bl	8000660 <NVIC_EncodePriority>
 800073c:	4602      	mov	r2, r0
 800073e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000742:	4611      	mov	r1, r2
 8000744:	4618      	mov	r0, r3
 8000746:	f7ff ff61 	bl	800060c <__NVIC_SetPriority>
}
 800074a:	bf00      	nop
 800074c:	3718      	adds	r7, #24
 800074e:	46bd      	mov	sp, r7
 8000750:	bd80      	pop	{r7, pc}

08000752 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000752:	b580      	push	{r7, lr}
 8000754:	b082      	sub	sp, #8
 8000756:	af00      	add	r7, sp, #0
 8000758:	4603      	mov	r3, r0
 800075a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800075c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000760:	4618      	mov	r0, r3
 8000762:	f7ff ff37 	bl	80005d4 <__NVIC_EnableIRQ>
}
 8000766:	bf00      	nop
 8000768:	3708      	adds	r7, #8
 800076a:	46bd      	mov	sp, r7
 800076c:	bd80      	pop	{r7, pc}

0800076e <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800076e:	b580      	push	{r7, lr}
 8000770:	b082      	sub	sp, #8
 8000772:	af00      	add	r7, sp, #0
 8000774:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000776:	6878      	ldr	r0, [r7, #4]
 8000778:	f7ff ffa2 	bl	80006c0 <SysTick_Config>
 800077c:	4603      	mov	r3, r0
}
 800077e:	4618      	mov	r0, r3
 8000780:	3708      	adds	r7, #8
 8000782:	46bd      	mov	sp, r7
 8000784:	bd80      	pop	{r7, pc}
	...

08000788 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 8000788:	b580      	push	{r7, lr}
 800078a:	b084      	sub	sp, #16
 800078c:	af00      	add	r7, sp, #0
 800078e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8000790:	2300      	movs	r3, #0
 8000792:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 8000794:	687b      	ldr	r3, [r7, #4]
 8000796:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 800079a:	2b02      	cmp	r3, #2
 800079c:	d005      	beq.n	80007aa <HAL_DMA_Abort_IT+0x22>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800079e:	687b      	ldr	r3, [r7, #4]
 80007a0:	2204      	movs	r2, #4
 80007a2:	639a      	str	r2, [r3, #56]	; 0x38
        
    status = HAL_ERROR;
 80007a4:	2301      	movs	r3, #1
 80007a6:	73fb      	strb	r3, [r7, #15]
 80007a8:	e057      	b.n	800085a <HAL_DMA_Abort_IT+0xd2>
  }
  else
  { 
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80007aa:	687b      	ldr	r3, [r7, #4]
 80007ac:	681b      	ldr	r3, [r3, #0]
 80007ae:	687a      	ldr	r2, [r7, #4]
 80007b0:	6812      	ldr	r2, [r2, #0]
 80007b2:	6812      	ldr	r2, [r2, #0]
 80007b4:	f022 020e 	bic.w	r2, r2, #14
 80007b8:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 80007ba:	687b      	ldr	r3, [r7, #4]
 80007bc:	681b      	ldr	r3, [r3, #0]
 80007be:	687a      	ldr	r2, [r7, #4]
 80007c0:	6812      	ldr	r2, [r2, #0]
 80007c2:	6812      	ldr	r2, [r2, #0]
 80007c4:	f022 0201 	bic.w	r2, r2, #1
 80007c8:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 80007ca:	4a26      	ldr	r2, [pc, #152]	; (8000864 <HAL_DMA_Abort_IT+0xdc>)
 80007cc:	687b      	ldr	r3, [r7, #4]
 80007ce:	681b      	ldr	r3, [r3, #0]
 80007d0:	4619      	mov	r1, r3
 80007d2:	4b25      	ldr	r3, [pc, #148]	; (8000868 <HAL_DMA_Abort_IT+0xe0>)
 80007d4:	4299      	cmp	r1, r3
 80007d6:	d02e      	beq.n	8000836 <HAL_DMA_Abort_IT+0xae>
 80007d8:	687b      	ldr	r3, [r7, #4]
 80007da:	681b      	ldr	r3, [r3, #0]
 80007dc:	4619      	mov	r1, r3
 80007de:	4b23      	ldr	r3, [pc, #140]	; (800086c <HAL_DMA_Abort_IT+0xe4>)
 80007e0:	4299      	cmp	r1, r3
 80007e2:	d026      	beq.n	8000832 <HAL_DMA_Abort_IT+0xaa>
 80007e4:	687b      	ldr	r3, [r7, #4]
 80007e6:	681b      	ldr	r3, [r3, #0]
 80007e8:	4619      	mov	r1, r3
 80007ea:	4b21      	ldr	r3, [pc, #132]	; (8000870 <HAL_DMA_Abort_IT+0xe8>)
 80007ec:	4299      	cmp	r1, r3
 80007ee:	d01d      	beq.n	800082c <HAL_DMA_Abort_IT+0xa4>
 80007f0:	687b      	ldr	r3, [r7, #4]
 80007f2:	681b      	ldr	r3, [r3, #0]
 80007f4:	4619      	mov	r1, r3
 80007f6:	4b1f      	ldr	r3, [pc, #124]	; (8000874 <HAL_DMA_Abort_IT+0xec>)
 80007f8:	4299      	cmp	r1, r3
 80007fa:	d014      	beq.n	8000826 <HAL_DMA_Abort_IT+0x9e>
 80007fc:	687b      	ldr	r3, [r7, #4]
 80007fe:	681b      	ldr	r3, [r3, #0]
 8000800:	4619      	mov	r1, r3
 8000802:	4b1d      	ldr	r3, [pc, #116]	; (8000878 <HAL_DMA_Abort_IT+0xf0>)
 8000804:	4299      	cmp	r1, r3
 8000806:	d00b      	beq.n	8000820 <HAL_DMA_Abort_IT+0x98>
 8000808:	687b      	ldr	r3, [r7, #4]
 800080a:	681b      	ldr	r3, [r3, #0]
 800080c:	4619      	mov	r1, r3
 800080e:	4b1b      	ldr	r3, [pc, #108]	; (800087c <HAL_DMA_Abort_IT+0xf4>)
 8000810:	4299      	cmp	r1, r3
 8000812:	d102      	bne.n	800081a <HAL_DMA_Abort_IT+0x92>
 8000814:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8000818:	e00e      	b.n	8000838 <HAL_DMA_Abort_IT+0xb0>
 800081a:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 800081e:	e00b      	b.n	8000838 <HAL_DMA_Abort_IT+0xb0>
 8000820:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8000824:	e008      	b.n	8000838 <HAL_DMA_Abort_IT+0xb0>
 8000826:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800082a:	e005      	b.n	8000838 <HAL_DMA_Abort_IT+0xb0>
 800082c:	f44f 7380 	mov.w	r3, #256	; 0x100
 8000830:	e002      	b.n	8000838 <HAL_DMA_Abort_IT+0xb0>
 8000832:	2310      	movs	r3, #16
 8000834:	e000      	b.n	8000838 <HAL_DMA_Abort_IT+0xb0>
 8000836:	2301      	movs	r3, #1
 8000838:	6053      	str	r3, [r2, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800083a:	687b      	ldr	r3, [r7, #4]
 800083c:	2201      	movs	r2, #1
 800083e:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8000842:	687b      	ldr	r3, [r7, #4]
 8000844:	2200      	movs	r2, #0
 8000846:	f883 2020 	strb.w	r2, [r3, #32]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 800084a:	687b      	ldr	r3, [r7, #4]
 800084c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800084e:	2b00      	cmp	r3, #0
 8000850:	d003      	beq.n	800085a <HAL_DMA_Abort_IT+0xd2>
    {
      hdma->XferAbortCallback(hdma);
 8000852:	687b      	ldr	r3, [r7, #4]
 8000854:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000856:	6878      	ldr	r0, [r7, #4]
 8000858:	4798      	blx	r3
    } 
  }
  return status;
 800085a:	7bfb      	ldrb	r3, [r7, #15]
}
 800085c:	4618      	mov	r0, r3
 800085e:	3710      	adds	r7, #16
 8000860:	46bd      	mov	sp, r7
 8000862:	bd80      	pop	{r7, pc}
 8000864:	40020000 	.word	0x40020000
 8000868:	40020008 	.word	0x40020008
 800086c:	4002001c 	.word	0x4002001c
 8000870:	40020030 	.word	0x40020030
 8000874:	40020044 	.word	0x40020044
 8000878:	40020058 	.word	0x40020058
 800087c:	4002006c 	.word	0x4002006c

08000880 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000880:	b480      	push	{r7}
 8000882:	b08b      	sub	sp, #44	; 0x2c
 8000884:	af00      	add	r7, sp, #0
 8000886:	6078      	str	r0, [r7, #4]
 8000888:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800088a:	2300      	movs	r3, #0
 800088c:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 800088e:	2300      	movs	r3, #0
 8000890:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000892:	e127      	b.n	8000ae4 <HAL_GPIO_Init+0x264>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8000894:	2201      	movs	r2, #1
 8000896:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000898:	fa02 f303 	lsl.w	r3, r2, r3
 800089c:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800089e:	683b      	ldr	r3, [r7, #0]
 80008a0:	681a      	ldr	r2, [r3, #0]
 80008a2:	69fb      	ldr	r3, [r7, #28]
 80008a4:	4013      	ands	r3, r2
 80008a6:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 80008a8:	69ba      	ldr	r2, [r7, #24]
 80008aa:	69fb      	ldr	r3, [r7, #28]
 80008ac:	429a      	cmp	r2, r3
 80008ae:	f040 8116 	bne.w	8000ade <HAL_GPIO_Init+0x25e>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 80008b2:	683b      	ldr	r3, [r7, #0]
 80008b4:	685b      	ldr	r3, [r3, #4]
 80008b6:	2b12      	cmp	r3, #18
 80008b8:	d034      	beq.n	8000924 <HAL_GPIO_Init+0xa4>
 80008ba:	2b12      	cmp	r3, #18
 80008bc:	d80d      	bhi.n	80008da <HAL_GPIO_Init+0x5a>
 80008be:	2b02      	cmp	r3, #2
 80008c0:	d02b      	beq.n	800091a <HAL_GPIO_Init+0x9a>
 80008c2:	2b02      	cmp	r3, #2
 80008c4:	d804      	bhi.n	80008d0 <HAL_GPIO_Init+0x50>
 80008c6:	2b00      	cmp	r3, #0
 80008c8:	d031      	beq.n	800092e <HAL_GPIO_Init+0xae>
 80008ca:	2b01      	cmp	r3, #1
 80008cc:	d01c      	beq.n	8000908 <HAL_GPIO_Init+0x88>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 80008ce:	e048      	b.n	8000962 <HAL_GPIO_Init+0xe2>
      switch (GPIO_Init->Mode)
 80008d0:	2b03      	cmp	r3, #3
 80008d2:	d043      	beq.n	800095c <HAL_GPIO_Init+0xdc>
 80008d4:	2b11      	cmp	r3, #17
 80008d6:	d01b      	beq.n	8000910 <HAL_GPIO_Init+0x90>
          break;
 80008d8:	e043      	b.n	8000962 <HAL_GPIO_Init+0xe2>
      switch (GPIO_Init->Mode)
 80008da:	4a89      	ldr	r2, [pc, #548]	; (8000b00 <HAL_GPIO_Init+0x280>)
 80008dc:	4293      	cmp	r3, r2
 80008de:	d026      	beq.n	800092e <HAL_GPIO_Init+0xae>
 80008e0:	4a87      	ldr	r2, [pc, #540]	; (8000b00 <HAL_GPIO_Init+0x280>)
 80008e2:	4293      	cmp	r3, r2
 80008e4:	d806      	bhi.n	80008f4 <HAL_GPIO_Init+0x74>
 80008e6:	4a87      	ldr	r2, [pc, #540]	; (8000b04 <HAL_GPIO_Init+0x284>)
 80008e8:	4293      	cmp	r3, r2
 80008ea:	d020      	beq.n	800092e <HAL_GPIO_Init+0xae>
 80008ec:	4a86      	ldr	r2, [pc, #536]	; (8000b08 <HAL_GPIO_Init+0x288>)
 80008ee:	4293      	cmp	r3, r2
 80008f0:	d01d      	beq.n	800092e <HAL_GPIO_Init+0xae>
          break;
 80008f2:	e036      	b.n	8000962 <HAL_GPIO_Init+0xe2>
      switch (GPIO_Init->Mode)
 80008f4:	4a85      	ldr	r2, [pc, #532]	; (8000b0c <HAL_GPIO_Init+0x28c>)
 80008f6:	4293      	cmp	r3, r2
 80008f8:	d019      	beq.n	800092e <HAL_GPIO_Init+0xae>
 80008fa:	4a85      	ldr	r2, [pc, #532]	; (8000b10 <HAL_GPIO_Init+0x290>)
 80008fc:	4293      	cmp	r3, r2
 80008fe:	d016      	beq.n	800092e <HAL_GPIO_Init+0xae>
 8000900:	4a84      	ldr	r2, [pc, #528]	; (8000b14 <HAL_GPIO_Init+0x294>)
 8000902:	4293      	cmp	r3, r2
 8000904:	d013      	beq.n	800092e <HAL_GPIO_Init+0xae>
          break;
 8000906:	e02c      	b.n	8000962 <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8000908:	683b      	ldr	r3, [r7, #0]
 800090a:	68db      	ldr	r3, [r3, #12]
 800090c:	623b      	str	r3, [r7, #32]
          break;
 800090e:	e028      	b.n	8000962 <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8000910:	683b      	ldr	r3, [r7, #0]
 8000912:	68db      	ldr	r3, [r3, #12]
 8000914:	3304      	adds	r3, #4
 8000916:	623b      	str	r3, [r7, #32]
          break;
 8000918:	e023      	b.n	8000962 <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 800091a:	683b      	ldr	r3, [r7, #0]
 800091c:	68db      	ldr	r3, [r3, #12]
 800091e:	3308      	adds	r3, #8
 8000920:	623b      	str	r3, [r7, #32]
          break;
 8000922:	e01e      	b.n	8000962 <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8000924:	683b      	ldr	r3, [r7, #0]
 8000926:	68db      	ldr	r3, [r3, #12]
 8000928:	330c      	adds	r3, #12
 800092a:	623b      	str	r3, [r7, #32]
          break;
 800092c:	e019      	b.n	8000962 <HAL_GPIO_Init+0xe2>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 800092e:	683b      	ldr	r3, [r7, #0]
 8000930:	689b      	ldr	r3, [r3, #8]
 8000932:	2b00      	cmp	r3, #0
 8000934:	d102      	bne.n	800093c <HAL_GPIO_Init+0xbc>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8000936:	2304      	movs	r3, #4
 8000938:	623b      	str	r3, [r7, #32]
          break;
 800093a:	e012      	b.n	8000962 <HAL_GPIO_Init+0xe2>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 800093c:	683b      	ldr	r3, [r7, #0]
 800093e:	689b      	ldr	r3, [r3, #8]
 8000940:	2b01      	cmp	r3, #1
 8000942:	d105      	bne.n	8000950 <HAL_GPIO_Init+0xd0>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8000944:	2308      	movs	r3, #8
 8000946:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8000948:	687b      	ldr	r3, [r7, #4]
 800094a:	69fa      	ldr	r2, [r7, #28]
 800094c:	611a      	str	r2, [r3, #16]
          break;
 800094e:	e008      	b.n	8000962 <HAL_GPIO_Init+0xe2>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8000950:	2308      	movs	r3, #8
 8000952:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8000954:	687b      	ldr	r3, [r7, #4]
 8000956:	69fa      	ldr	r2, [r7, #28]
 8000958:	615a      	str	r2, [r3, #20]
          break;
 800095a:	e002      	b.n	8000962 <HAL_GPIO_Init+0xe2>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 800095c:	2300      	movs	r3, #0
 800095e:	623b      	str	r3, [r7, #32]
          break;
 8000960:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8000962:	69bb      	ldr	r3, [r7, #24]
 8000964:	2bff      	cmp	r3, #255	; 0xff
 8000966:	d801      	bhi.n	800096c <HAL_GPIO_Init+0xec>
 8000968:	687b      	ldr	r3, [r7, #4]
 800096a:	e001      	b.n	8000970 <HAL_GPIO_Init+0xf0>
 800096c:	687b      	ldr	r3, [r7, #4]
 800096e:	3304      	adds	r3, #4
 8000970:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8000972:	69bb      	ldr	r3, [r7, #24]
 8000974:	2bff      	cmp	r3, #255	; 0xff
 8000976:	d802      	bhi.n	800097e <HAL_GPIO_Init+0xfe>
 8000978:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800097a:	009b      	lsls	r3, r3, #2
 800097c:	e002      	b.n	8000984 <HAL_GPIO_Init+0x104>
 800097e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000980:	3b08      	subs	r3, #8
 8000982:	009b      	lsls	r3, r3, #2
 8000984:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8000986:	697b      	ldr	r3, [r7, #20]
 8000988:	681a      	ldr	r2, [r3, #0]
 800098a:	210f      	movs	r1, #15
 800098c:	693b      	ldr	r3, [r7, #16]
 800098e:	fa01 f303 	lsl.w	r3, r1, r3
 8000992:	43db      	mvns	r3, r3
 8000994:	401a      	ands	r2, r3
 8000996:	6a39      	ldr	r1, [r7, #32]
 8000998:	693b      	ldr	r3, [r7, #16]
 800099a:	fa01 f303 	lsl.w	r3, r1, r3
 800099e:	431a      	orrs	r2, r3
 80009a0:	697b      	ldr	r3, [r7, #20]
 80009a2:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80009a4:	683b      	ldr	r3, [r7, #0]
 80009a6:	685b      	ldr	r3, [r3, #4]
 80009a8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80009ac:	2b00      	cmp	r3, #0
 80009ae:	f000 8096 	beq.w	8000ade <HAL_GPIO_Init+0x25e>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 80009b2:	4a59      	ldr	r2, [pc, #356]	; (8000b18 <HAL_GPIO_Init+0x298>)
 80009b4:	4b58      	ldr	r3, [pc, #352]	; (8000b18 <HAL_GPIO_Init+0x298>)
 80009b6:	699b      	ldr	r3, [r3, #24]
 80009b8:	f043 0301 	orr.w	r3, r3, #1
 80009bc:	6193      	str	r3, [r2, #24]
 80009be:	4b56      	ldr	r3, [pc, #344]	; (8000b18 <HAL_GPIO_Init+0x298>)
 80009c0:	699b      	ldr	r3, [r3, #24]
 80009c2:	f003 0301 	and.w	r3, r3, #1
 80009c6:	60bb      	str	r3, [r7, #8]
 80009c8:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 80009ca:	4a54      	ldr	r2, [pc, #336]	; (8000b1c <HAL_GPIO_Init+0x29c>)
 80009cc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80009ce:	089b      	lsrs	r3, r3, #2
 80009d0:	3302      	adds	r3, #2
 80009d2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80009d6:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 80009d8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80009da:	f003 0303 	and.w	r3, r3, #3
 80009de:	009b      	lsls	r3, r3, #2
 80009e0:	220f      	movs	r2, #15
 80009e2:	fa02 f303 	lsl.w	r3, r2, r3
 80009e6:	43db      	mvns	r3, r3
 80009e8:	68fa      	ldr	r2, [r7, #12]
 80009ea:	4013      	ands	r3, r2
 80009ec:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 80009ee:	687b      	ldr	r3, [r7, #4]
 80009f0:	4a4b      	ldr	r2, [pc, #300]	; (8000b20 <HAL_GPIO_Init+0x2a0>)
 80009f2:	4293      	cmp	r3, r2
 80009f4:	d013      	beq.n	8000a1e <HAL_GPIO_Init+0x19e>
 80009f6:	687b      	ldr	r3, [r7, #4]
 80009f8:	4a4a      	ldr	r2, [pc, #296]	; (8000b24 <HAL_GPIO_Init+0x2a4>)
 80009fa:	4293      	cmp	r3, r2
 80009fc:	d00d      	beq.n	8000a1a <HAL_GPIO_Init+0x19a>
 80009fe:	687b      	ldr	r3, [r7, #4]
 8000a00:	4a49      	ldr	r2, [pc, #292]	; (8000b28 <HAL_GPIO_Init+0x2a8>)
 8000a02:	4293      	cmp	r3, r2
 8000a04:	d007      	beq.n	8000a16 <HAL_GPIO_Init+0x196>
 8000a06:	687b      	ldr	r3, [r7, #4]
 8000a08:	4a48      	ldr	r2, [pc, #288]	; (8000b2c <HAL_GPIO_Init+0x2ac>)
 8000a0a:	4293      	cmp	r3, r2
 8000a0c:	d101      	bne.n	8000a12 <HAL_GPIO_Init+0x192>
 8000a0e:	2303      	movs	r3, #3
 8000a10:	e006      	b.n	8000a20 <HAL_GPIO_Init+0x1a0>
 8000a12:	2304      	movs	r3, #4
 8000a14:	e004      	b.n	8000a20 <HAL_GPIO_Init+0x1a0>
 8000a16:	2302      	movs	r3, #2
 8000a18:	e002      	b.n	8000a20 <HAL_GPIO_Init+0x1a0>
 8000a1a:	2301      	movs	r3, #1
 8000a1c:	e000      	b.n	8000a20 <HAL_GPIO_Init+0x1a0>
 8000a1e:	2300      	movs	r3, #0
 8000a20:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8000a22:	f002 0203 	and.w	r2, r2, #3
 8000a26:	0092      	lsls	r2, r2, #2
 8000a28:	4093      	lsls	r3, r2
 8000a2a:	68fa      	ldr	r2, [r7, #12]
 8000a2c:	4313      	orrs	r3, r2
 8000a2e:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8000a30:	493a      	ldr	r1, [pc, #232]	; (8000b1c <HAL_GPIO_Init+0x29c>)
 8000a32:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000a34:	089b      	lsrs	r3, r3, #2
 8000a36:	3302      	adds	r3, #2
 8000a38:	68fa      	ldr	r2, [r7, #12]
 8000a3a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8000a3e:	683b      	ldr	r3, [r7, #0]
 8000a40:	685b      	ldr	r3, [r3, #4]
 8000a42:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000a46:	2b00      	cmp	r3, #0
 8000a48:	d006      	beq.n	8000a58 <HAL_GPIO_Init+0x1d8>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8000a4a:	4939      	ldr	r1, [pc, #228]	; (8000b30 <HAL_GPIO_Init+0x2b0>)
 8000a4c:	4b38      	ldr	r3, [pc, #224]	; (8000b30 <HAL_GPIO_Init+0x2b0>)
 8000a4e:	681a      	ldr	r2, [r3, #0]
 8000a50:	69bb      	ldr	r3, [r7, #24]
 8000a52:	4313      	orrs	r3, r2
 8000a54:	600b      	str	r3, [r1, #0]
 8000a56:	e006      	b.n	8000a66 <HAL_GPIO_Init+0x1e6>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8000a58:	4935      	ldr	r1, [pc, #212]	; (8000b30 <HAL_GPIO_Init+0x2b0>)
 8000a5a:	4b35      	ldr	r3, [pc, #212]	; (8000b30 <HAL_GPIO_Init+0x2b0>)
 8000a5c:	681a      	ldr	r2, [r3, #0]
 8000a5e:	69bb      	ldr	r3, [r7, #24]
 8000a60:	43db      	mvns	r3, r3
 8000a62:	4013      	ands	r3, r2
 8000a64:	600b      	str	r3, [r1, #0]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8000a66:	683b      	ldr	r3, [r7, #0]
 8000a68:	685b      	ldr	r3, [r3, #4]
 8000a6a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000a6e:	2b00      	cmp	r3, #0
 8000a70:	d006      	beq.n	8000a80 <HAL_GPIO_Init+0x200>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8000a72:	492f      	ldr	r1, [pc, #188]	; (8000b30 <HAL_GPIO_Init+0x2b0>)
 8000a74:	4b2e      	ldr	r3, [pc, #184]	; (8000b30 <HAL_GPIO_Init+0x2b0>)
 8000a76:	685a      	ldr	r2, [r3, #4]
 8000a78:	69bb      	ldr	r3, [r7, #24]
 8000a7a:	4313      	orrs	r3, r2
 8000a7c:	604b      	str	r3, [r1, #4]
 8000a7e:	e006      	b.n	8000a8e <HAL_GPIO_Init+0x20e>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8000a80:	492b      	ldr	r1, [pc, #172]	; (8000b30 <HAL_GPIO_Init+0x2b0>)
 8000a82:	4b2b      	ldr	r3, [pc, #172]	; (8000b30 <HAL_GPIO_Init+0x2b0>)
 8000a84:	685a      	ldr	r2, [r3, #4]
 8000a86:	69bb      	ldr	r3, [r7, #24]
 8000a88:	43db      	mvns	r3, r3
 8000a8a:	4013      	ands	r3, r2
 8000a8c:	604b      	str	r3, [r1, #4]
        }

        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8000a8e:	683b      	ldr	r3, [r7, #0]
 8000a90:	685b      	ldr	r3, [r3, #4]
 8000a92:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8000a96:	2b00      	cmp	r3, #0
 8000a98:	d006      	beq.n	8000aa8 <HAL_GPIO_Init+0x228>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8000a9a:	4925      	ldr	r1, [pc, #148]	; (8000b30 <HAL_GPIO_Init+0x2b0>)
 8000a9c:	4b24      	ldr	r3, [pc, #144]	; (8000b30 <HAL_GPIO_Init+0x2b0>)
 8000a9e:	689a      	ldr	r2, [r3, #8]
 8000aa0:	69bb      	ldr	r3, [r7, #24]
 8000aa2:	4313      	orrs	r3, r2
 8000aa4:	608b      	str	r3, [r1, #8]
 8000aa6:	e006      	b.n	8000ab6 <HAL_GPIO_Init+0x236>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8000aa8:	4921      	ldr	r1, [pc, #132]	; (8000b30 <HAL_GPIO_Init+0x2b0>)
 8000aaa:	4b21      	ldr	r3, [pc, #132]	; (8000b30 <HAL_GPIO_Init+0x2b0>)
 8000aac:	689a      	ldr	r2, [r3, #8]
 8000aae:	69bb      	ldr	r3, [r7, #24]
 8000ab0:	43db      	mvns	r3, r3
 8000ab2:	4013      	ands	r3, r2
 8000ab4:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8000ab6:	683b      	ldr	r3, [r7, #0]
 8000ab8:	685b      	ldr	r3, [r3, #4]
 8000aba:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8000abe:	2b00      	cmp	r3, #0
 8000ac0:	d006      	beq.n	8000ad0 <HAL_GPIO_Init+0x250>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8000ac2:	491b      	ldr	r1, [pc, #108]	; (8000b30 <HAL_GPIO_Init+0x2b0>)
 8000ac4:	4b1a      	ldr	r3, [pc, #104]	; (8000b30 <HAL_GPIO_Init+0x2b0>)
 8000ac6:	68da      	ldr	r2, [r3, #12]
 8000ac8:	69bb      	ldr	r3, [r7, #24]
 8000aca:	4313      	orrs	r3, r2
 8000acc:	60cb      	str	r3, [r1, #12]
 8000ace:	e006      	b.n	8000ade <HAL_GPIO_Init+0x25e>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8000ad0:	4917      	ldr	r1, [pc, #92]	; (8000b30 <HAL_GPIO_Init+0x2b0>)
 8000ad2:	4b17      	ldr	r3, [pc, #92]	; (8000b30 <HAL_GPIO_Init+0x2b0>)
 8000ad4:	68da      	ldr	r2, [r3, #12]
 8000ad6:	69bb      	ldr	r3, [r7, #24]
 8000ad8:	43db      	mvns	r3, r3
 8000ada:	4013      	ands	r3, r2
 8000adc:	60cb      	str	r3, [r1, #12]
        }
      }
    }

	position++;
 8000ade:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000ae0:	3301      	adds	r3, #1
 8000ae2:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000ae4:	683b      	ldr	r3, [r7, #0]
 8000ae6:	681a      	ldr	r2, [r3, #0]
 8000ae8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000aea:	fa22 f303 	lsr.w	r3, r2, r3
 8000aee:	2b00      	cmp	r3, #0
 8000af0:	f47f aed0 	bne.w	8000894 <HAL_GPIO_Init+0x14>
  }
}
 8000af4:	bf00      	nop
 8000af6:	372c      	adds	r7, #44	; 0x2c
 8000af8:	46bd      	mov	sp, r7
 8000afa:	bc80      	pop	{r7}
 8000afc:	4770      	bx	lr
 8000afe:	bf00      	nop
 8000b00:	10210000 	.word	0x10210000
 8000b04:	10110000 	.word	0x10110000
 8000b08:	10120000 	.word	0x10120000
 8000b0c:	10310000 	.word	0x10310000
 8000b10:	10320000 	.word	0x10320000
 8000b14:	10220000 	.word	0x10220000
 8000b18:	40021000 	.word	0x40021000
 8000b1c:	40010000 	.word	0x40010000
 8000b20:	40010800 	.word	0x40010800
 8000b24:	40010c00 	.word	0x40010c00
 8000b28:	40011000 	.word	0x40011000
 8000b2c:	40011400 	.word	0x40011400
 8000b30:	40010400 	.word	0x40010400

08000b34 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8000b34:	b480      	push	{r7}
 8000b36:	b083      	sub	sp, #12
 8000b38:	af00      	add	r7, sp, #0
 8000b3a:	6078      	str	r0, [r7, #4]
 8000b3c:	460b      	mov	r3, r1
 8000b3e:	807b      	strh	r3, [r7, #2]
 8000b40:	4613      	mov	r3, r2
 8000b42:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8000b44:	787b      	ldrb	r3, [r7, #1]
 8000b46:	2b00      	cmp	r3, #0
 8000b48:	d003      	beq.n	8000b52 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8000b4a:	887a      	ldrh	r2, [r7, #2]
 8000b4c:	687b      	ldr	r3, [r7, #4]
 8000b4e:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8000b50:	e003      	b.n	8000b5a <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8000b52:	887b      	ldrh	r3, [r7, #2]
 8000b54:	041a      	lsls	r2, r3, #16
 8000b56:	687b      	ldr	r3, [r7, #4]
 8000b58:	611a      	str	r2, [r3, #16]
}
 8000b5a:	bf00      	nop
 8000b5c:	370c      	adds	r7, #12
 8000b5e:	46bd      	mov	sp, r7
 8000b60:	bc80      	pop	{r7}
 8000b62:	4770      	bx	lr

08000b64 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8000b64:	b580      	push	{r7, lr}
 8000b66:	b086      	sub	sp, #24
 8000b68:	af00      	add	r7, sp, #0
 8000b6a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8000b6c:	687b      	ldr	r3, [r7, #4]
 8000b6e:	2b00      	cmp	r3, #0
 8000b70:	d101      	bne.n	8000b76 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8000b72:	2301      	movs	r3, #1
 8000b74:	e26c      	b.n	8001050 <HAL_RCC_OscConfig+0x4ec>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8000b76:	687b      	ldr	r3, [r7, #4]
 8000b78:	681b      	ldr	r3, [r3, #0]
 8000b7a:	f003 0301 	and.w	r3, r3, #1
 8000b7e:	2b00      	cmp	r3, #0
 8000b80:	f000 8087 	beq.w	8000c92 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8000b84:	4b92      	ldr	r3, [pc, #584]	; (8000dd0 <HAL_RCC_OscConfig+0x26c>)
 8000b86:	685b      	ldr	r3, [r3, #4]
 8000b88:	f003 030c 	and.w	r3, r3, #12
 8000b8c:	2b04      	cmp	r3, #4
 8000b8e:	d00c      	beq.n	8000baa <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8000b90:	4b8f      	ldr	r3, [pc, #572]	; (8000dd0 <HAL_RCC_OscConfig+0x26c>)
 8000b92:	685b      	ldr	r3, [r3, #4]
 8000b94:	f003 030c 	and.w	r3, r3, #12
 8000b98:	2b08      	cmp	r3, #8
 8000b9a:	d112      	bne.n	8000bc2 <HAL_RCC_OscConfig+0x5e>
 8000b9c:	4b8c      	ldr	r3, [pc, #560]	; (8000dd0 <HAL_RCC_OscConfig+0x26c>)
 8000b9e:	685b      	ldr	r3, [r3, #4]
 8000ba0:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000ba4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8000ba8:	d10b      	bne.n	8000bc2 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000baa:	4b89      	ldr	r3, [pc, #548]	; (8000dd0 <HAL_RCC_OscConfig+0x26c>)
 8000bac:	681b      	ldr	r3, [r3, #0]
 8000bae:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000bb2:	2b00      	cmp	r3, #0
 8000bb4:	d06c      	beq.n	8000c90 <HAL_RCC_OscConfig+0x12c>
 8000bb6:	687b      	ldr	r3, [r7, #4]
 8000bb8:	685b      	ldr	r3, [r3, #4]
 8000bba:	2b00      	cmp	r3, #0
 8000bbc:	d168      	bne.n	8000c90 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8000bbe:	2301      	movs	r3, #1
 8000bc0:	e246      	b.n	8001050 <HAL_RCC_OscConfig+0x4ec>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000bc2:	687b      	ldr	r3, [r7, #4]
 8000bc4:	685b      	ldr	r3, [r3, #4]
 8000bc6:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8000bca:	d106      	bne.n	8000bda <HAL_RCC_OscConfig+0x76>
 8000bcc:	4a80      	ldr	r2, [pc, #512]	; (8000dd0 <HAL_RCC_OscConfig+0x26c>)
 8000bce:	4b80      	ldr	r3, [pc, #512]	; (8000dd0 <HAL_RCC_OscConfig+0x26c>)
 8000bd0:	681b      	ldr	r3, [r3, #0]
 8000bd2:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8000bd6:	6013      	str	r3, [r2, #0]
 8000bd8:	e02e      	b.n	8000c38 <HAL_RCC_OscConfig+0xd4>
 8000bda:	687b      	ldr	r3, [r7, #4]
 8000bdc:	685b      	ldr	r3, [r3, #4]
 8000bde:	2b00      	cmp	r3, #0
 8000be0:	d10c      	bne.n	8000bfc <HAL_RCC_OscConfig+0x98>
 8000be2:	4a7b      	ldr	r2, [pc, #492]	; (8000dd0 <HAL_RCC_OscConfig+0x26c>)
 8000be4:	4b7a      	ldr	r3, [pc, #488]	; (8000dd0 <HAL_RCC_OscConfig+0x26c>)
 8000be6:	681b      	ldr	r3, [r3, #0]
 8000be8:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8000bec:	6013      	str	r3, [r2, #0]
 8000bee:	4a78      	ldr	r2, [pc, #480]	; (8000dd0 <HAL_RCC_OscConfig+0x26c>)
 8000bf0:	4b77      	ldr	r3, [pc, #476]	; (8000dd0 <HAL_RCC_OscConfig+0x26c>)
 8000bf2:	681b      	ldr	r3, [r3, #0]
 8000bf4:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8000bf8:	6013      	str	r3, [r2, #0]
 8000bfa:	e01d      	b.n	8000c38 <HAL_RCC_OscConfig+0xd4>
 8000bfc:	687b      	ldr	r3, [r7, #4]
 8000bfe:	685b      	ldr	r3, [r3, #4]
 8000c00:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8000c04:	d10c      	bne.n	8000c20 <HAL_RCC_OscConfig+0xbc>
 8000c06:	4a72      	ldr	r2, [pc, #456]	; (8000dd0 <HAL_RCC_OscConfig+0x26c>)
 8000c08:	4b71      	ldr	r3, [pc, #452]	; (8000dd0 <HAL_RCC_OscConfig+0x26c>)
 8000c0a:	681b      	ldr	r3, [r3, #0]
 8000c0c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8000c10:	6013      	str	r3, [r2, #0]
 8000c12:	4a6f      	ldr	r2, [pc, #444]	; (8000dd0 <HAL_RCC_OscConfig+0x26c>)
 8000c14:	4b6e      	ldr	r3, [pc, #440]	; (8000dd0 <HAL_RCC_OscConfig+0x26c>)
 8000c16:	681b      	ldr	r3, [r3, #0]
 8000c18:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8000c1c:	6013      	str	r3, [r2, #0]
 8000c1e:	e00b      	b.n	8000c38 <HAL_RCC_OscConfig+0xd4>
 8000c20:	4a6b      	ldr	r2, [pc, #428]	; (8000dd0 <HAL_RCC_OscConfig+0x26c>)
 8000c22:	4b6b      	ldr	r3, [pc, #428]	; (8000dd0 <HAL_RCC_OscConfig+0x26c>)
 8000c24:	681b      	ldr	r3, [r3, #0]
 8000c26:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8000c2a:	6013      	str	r3, [r2, #0]
 8000c2c:	4a68      	ldr	r2, [pc, #416]	; (8000dd0 <HAL_RCC_OscConfig+0x26c>)
 8000c2e:	4b68      	ldr	r3, [pc, #416]	; (8000dd0 <HAL_RCC_OscConfig+0x26c>)
 8000c30:	681b      	ldr	r3, [r3, #0]
 8000c32:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8000c36:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8000c38:	687b      	ldr	r3, [r7, #4]
 8000c3a:	685b      	ldr	r3, [r3, #4]
 8000c3c:	2b00      	cmp	r3, #0
 8000c3e:	d013      	beq.n	8000c68 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000c40:	f7ff fc8c 	bl	800055c <HAL_GetTick>
 8000c44:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000c46:	e008      	b.n	8000c5a <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8000c48:	f7ff fc88 	bl	800055c <HAL_GetTick>
 8000c4c:	4602      	mov	r2, r0
 8000c4e:	693b      	ldr	r3, [r7, #16]
 8000c50:	1ad3      	subs	r3, r2, r3
 8000c52:	2b64      	cmp	r3, #100	; 0x64
 8000c54:	d901      	bls.n	8000c5a <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8000c56:	2303      	movs	r3, #3
 8000c58:	e1fa      	b.n	8001050 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000c5a:	4b5d      	ldr	r3, [pc, #372]	; (8000dd0 <HAL_RCC_OscConfig+0x26c>)
 8000c5c:	681b      	ldr	r3, [r3, #0]
 8000c5e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000c62:	2b00      	cmp	r3, #0
 8000c64:	d0f0      	beq.n	8000c48 <HAL_RCC_OscConfig+0xe4>
 8000c66:	e014      	b.n	8000c92 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000c68:	f7ff fc78 	bl	800055c <HAL_GetTick>
 8000c6c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8000c6e:	e008      	b.n	8000c82 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8000c70:	f7ff fc74 	bl	800055c <HAL_GetTick>
 8000c74:	4602      	mov	r2, r0
 8000c76:	693b      	ldr	r3, [r7, #16]
 8000c78:	1ad3      	subs	r3, r2, r3
 8000c7a:	2b64      	cmp	r3, #100	; 0x64
 8000c7c:	d901      	bls.n	8000c82 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8000c7e:	2303      	movs	r3, #3
 8000c80:	e1e6      	b.n	8001050 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8000c82:	4b53      	ldr	r3, [pc, #332]	; (8000dd0 <HAL_RCC_OscConfig+0x26c>)
 8000c84:	681b      	ldr	r3, [r3, #0]
 8000c86:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000c8a:	2b00      	cmp	r3, #0
 8000c8c:	d1f0      	bne.n	8000c70 <HAL_RCC_OscConfig+0x10c>
 8000c8e:	e000      	b.n	8000c92 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000c90:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8000c92:	687b      	ldr	r3, [r7, #4]
 8000c94:	681b      	ldr	r3, [r3, #0]
 8000c96:	f003 0302 	and.w	r3, r3, #2
 8000c9a:	2b00      	cmp	r3, #0
 8000c9c:	d063      	beq.n	8000d66 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8000c9e:	4b4c      	ldr	r3, [pc, #304]	; (8000dd0 <HAL_RCC_OscConfig+0x26c>)
 8000ca0:	685b      	ldr	r3, [r3, #4]
 8000ca2:	f003 030c 	and.w	r3, r3, #12
 8000ca6:	2b00      	cmp	r3, #0
 8000ca8:	d00b      	beq.n	8000cc2 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8000caa:	4b49      	ldr	r3, [pc, #292]	; (8000dd0 <HAL_RCC_OscConfig+0x26c>)
 8000cac:	685b      	ldr	r3, [r3, #4]
 8000cae:	f003 030c 	and.w	r3, r3, #12
 8000cb2:	2b08      	cmp	r3, #8
 8000cb4:	d11c      	bne.n	8000cf0 <HAL_RCC_OscConfig+0x18c>
 8000cb6:	4b46      	ldr	r3, [pc, #280]	; (8000dd0 <HAL_RCC_OscConfig+0x26c>)
 8000cb8:	685b      	ldr	r3, [r3, #4]
 8000cba:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000cbe:	2b00      	cmp	r3, #0
 8000cc0:	d116      	bne.n	8000cf0 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8000cc2:	4b43      	ldr	r3, [pc, #268]	; (8000dd0 <HAL_RCC_OscConfig+0x26c>)
 8000cc4:	681b      	ldr	r3, [r3, #0]
 8000cc6:	f003 0302 	and.w	r3, r3, #2
 8000cca:	2b00      	cmp	r3, #0
 8000ccc:	d005      	beq.n	8000cda <HAL_RCC_OscConfig+0x176>
 8000cce:	687b      	ldr	r3, [r7, #4]
 8000cd0:	691b      	ldr	r3, [r3, #16]
 8000cd2:	2b01      	cmp	r3, #1
 8000cd4:	d001      	beq.n	8000cda <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8000cd6:	2301      	movs	r3, #1
 8000cd8:	e1ba      	b.n	8001050 <HAL_RCC_OscConfig+0x4ec>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000cda:	493d      	ldr	r1, [pc, #244]	; (8000dd0 <HAL_RCC_OscConfig+0x26c>)
 8000cdc:	4b3c      	ldr	r3, [pc, #240]	; (8000dd0 <HAL_RCC_OscConfig+0x26c>)
 8000cde:	681b      	ldr	r3, [r3, #0]
 8000ce0:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8000ce4:	687b      	ldr	r3, [r7, #4]
 8000ce6:	695b      	ldr	r3, [r3, #20]
 8000ce8:	00db      	lsls	r3, r3, #3
 8000cea:	4313      	orrs	r3, r2
 8000cec:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8000cee:	e03a      	b.n	8000d66 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8000cf0:	687b      	ldr	r3, [r7, #4]
 8000cf2:	691b      	ldr	r3, [r3, #16]
 8000cf4:	2b00      	cmp	r3, #0
 8000cf6:	d020      	beq.n	8000d3a <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8000cf8:	4b36      	ldr	r3, [pc, #216]	; (8000dd4 <HAL_RCC_OscConfig+0x270>)
 8000cfa:	2201      	movs	r2, #1
 8000cfc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000cfe:	f7ff fc2d 	bl	800055c <HAL_GetTick>
 8000d02:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000d04:	e008      	b.n	8000d18 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8000d06:	f7ff fc29 	bl	800055c <HAL_GetTick>
 8000d0a:	4602      	mov	r2, r0
 8000d0c:	693b      	ldr	r3, [r7, #16]
 8000d0e:	1ad3      	subs	r3, r2, r3
 8000d10:	2b02      	cmp	r3, #2
 8000d12:	d901      	bls.n	8000d18 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8000d14:	2303      	movs	r3, #3
 8000d16:	e19b      	b.n	8001050 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000d18:	4b2d      	ldr	r3, [pc, #180]	; (8000dd0 <HAL_RCC_OscConfig+0x26c>)
 8000d1a:	681b      	ldr	r3, [r3, #0]
 8000d1c:	f003 0302 	and.w	r3, r3, #2
 8000d20:	2b00      	cmp	r3, #0
 8000d22:	d0f0      	beq.n	8000d06 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000d24:	492a      	ldr	r1, [pc, #168]	; (8000dd0 <HAL_RCC_OscConfig+0x26c>)
 8000d26:	4b2a      	ldr	r3, [pc, #168]	; (8000dd0 <HAL_RCC_OscConfig+0x26c>)
 8000d28:	681b      	ldr	r3, [r3, #0]
 8000d2a:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8000d2e:	687b      	ldr	r3, [r7, #4]
 8000d30:	695b      	ldr	r3, [r3, #20]
 8000d32:	00db      	lsls	r3, r3, #3
 8000d34:	4313      	orrs	r3, r2
 8000d36:	600b      	str	r3, [r1, #0]
 8000d38:	e015      	b.n	8000d66 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8000d3a:	4b26      	ldr	r3, [pc, #152]	; (8000dd4 <HAL_RCC_OscConfig+0x270>)
 8000d3c:	2200      	movs	r2, #0
 8000d3e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000d40:	f7ff fc0c 	bl	800055c <HAL_GetTick>
 8000d44:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8000d46:	e008      	b.n	8000d5a <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8000d48:	f7ff fc08 	bl	800055c <HAL_GetTick>
 8000d4c:	4602      	mov	r2, r0
 8000d4e:	693b      	ldr	r3, [r7, #16]
 8000d50:	1ad3      	subs	r3, r2, r3
 8000d52:	2b02      	cmp	r3, #2
 8000d54:	d901      	bls.n	8000d5a <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8000d56:	2303      	movs	r3, #3
 8000d58:	e17a      	b.n	8001050 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8000d5a:	4b1d      	ldr	r3, [pc, #116]	; (8000dd0 <HAL_RCC_OscConfig+0x26c>)
 8000d5c:	681b      	ldr	r3, [r3, #0]
 8000d5e:	f003 0302 	and.w	r3, r3, #2
 8000d62:	2b00      	cmp	r3, #0
 8000d64:	d1f0      	bne.n	8000d48 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8000d66:	687b      	ldr	r3, [r7, #4]
 8000d68:	681b      	ldr	r3, [r3, #0]
 8000d6a:	f003 0308 	and.w	r3, r3, #8
 8000d6e:	2b00      	cmp	r3, #0
 8000d70:	d03a      	beq.n	8000de8 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8000d72:	687b      	ldr	r3, [r7, #4]
 8000d74:	699b      	ldr	r3, [r3, #24]
 8000d76:	2b00      	cmp	r3, #0
 8000d78:	d019      	beq.n	8000dae <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8000d7a:	4b17      	ldr	r3, [pc, #92]	; (8000dd8 <HAL_RCC_OscConfig+0x274>)
 8000d7c:	2201      	movs	r2, #1
 8000d7e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8000d80:	f7ff fbec 	bl	800055c <HAL_GetTick>
 8000d84:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8000d86:	e008      	b.n	8000d9a <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8000d88:	f7ff fbe8 	bl	800055c <HAL_GetTick>
 8000d8c:	4602      	mov	r2, r0
 8000d8e:	693b      	ldr	r3, [r7, #16]
 8000d90:	1ad3      	subs	r3, r2, r3
 8000d92:	2b02      	cmp	r3, #2
 8000d94:	d901      	bls.n	8000d9a <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8000d96:	2303      	movs	r3, #3
 8000d98:	e15a      	b.n	8001050 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8000d9a:	4b0d      	ldr	r3, [pc, #52]	; (8000dd0 <HAL_RCC_OscConfig+0x26c>)
 8000d9c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000d9e:	f003 0302 	and.w	r3, r3, #2
 8000da2:	2b00      	cmp	r3, #0
 8000da4:	d0f0      	beq.n	8000d88 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8000da6:	2001      	movs	r0, #1
 8000da8:	f000 fada 	bl	8001360 <RCC_Delay>
 8000dac:	e01c      	b.n	8000de8 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8000dae:	4b0a      	ldr	r3, [pc, #40]	; (8000dd8 <HAL_RCC_OscConfig+0x274>)
 8000db0:	2200      	movs	r2, #0
 8000db2:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8000db4:	f7ff fbd2 	bl	800055c <HAL_GetTick>
 8000db8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8000dba:	e00f      	b.n	8000ddc <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8000dbc:	f7ff fbce 	bl	800055c <HAL_GetTick>
 8000dc0:	4602      	mov	r2, r0
 8000dc2:	693b      	ldr	r3, [r7, #16]
 8000dc4:	1ad3      	subs	r3, r2, r3
 8000dc6:	2b02      	cmp	r3, #2
 8000dc8:	d908      	bls.n	8000ddc <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8000dca:	2303      	movs	r3, #3
 8000dcc:	e140      	b.n	8001050 <HAL_RCC_OscConfig+0x4ec>
 8000dce:	bf00      	nop
 8000dd0:	40021000 	.word	0x40021000
 8000dd4:	42420000 	.word	0x42420000
 8000dd8:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8000ddc:	4b9e      	ldr	r3, [pc, #632]	; (8001058 <HAL_RCC_OscConfig+0x4f4>)
 8000dde:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000de0:	f003 0302 	and.w	r3, r3, #2
 8000de4:	2b00      	cmp	r3, #0
 8000de6:	d1e9      	bne.n	8000dbc <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8000de8:	687b      	ldr	r3, [r7, #4]
 8000dea:	681b      	ldr	r3, [r3, #0]
 8000dec:	f003 0304 	and.w	r3, r3, #4
 8000df0:	2b00      	cmp	r3, #0
 8000df2:	f000 80a6 	beq.w	8000f42 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8000df6:	2300      	movs	r3, #0
 8000df8:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8000dfa:	4b97      	ldr	r3, [pc, #604]	; (8001058 <HAL_RCC_OscConfig+0x4f4>)
 8000dfc:	69db      	ldr	r3, [r3, #28]
 8000dfe:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000e02:	2b00      	cmp	r3, #0
 8000e04:	d10d      	bne.n	8000e22 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8000e06:	4a94      	ldr	r2, [pc, #592]	; (8001058 <HAL_RCC_OscConfig+0x4f4>)
 8000e08:	4b93      	ldr	r3, [pc, #588]	; (8001058 <HAL_RCC_OscConfig+0x4f4>)
 8000e0a:	69db      	ldr	r3, [r3, #28]
 8000e0c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000e10:	61d3      	str	r3, [r2, #28]
 8000e12:	4b91      	ldr	r3, [pc, #580]	; (8001058 <HAL_RCC_OscConfig+0x4f4>)
 8000e14:	69db      	ldr	r3, [r3, #28]
 8000e16:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000e1a:	60bb      	str	r3, [r7, #8]
 8000e1c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8000e1e:	2301      	movs	r3, #1
 8000e20:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000e22:	4b8e      	ldr	r3, [pc, #568]	; (800105c <HAL_RCC_OscConfig+0x4f8>)
 8000e24:	681b      	ldr	r3, [r3, #0]
 8000e26:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8000e2a:	2b00      	cmp	r3, #0
 8000e2c:	d118      	bne.n	8000e60 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8000e2e:	4a8b      	ldr	r2, [pc, #556]	; (800105c <HAL_RCC_OscConfig+0x4f8>)
 8000e30:	4b8a      	ldr	r3, [pc, #552]	; (800105c <HAL_RCC_OscConfig+0x4f8>)
 8000e32:	681b      	ldr	r3, [r3, #0]
 8000e34:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000e38:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8000e3a:	f7ff fb8f 	bl	800055c <HAL_GetTick>
 8000e3e:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000e40:	e008      	b.n	8000e54 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8000e42:	f7ff fb8b 	bl	800055c <HAL_GetTick>
 8000e46:	4602      	mov	r2, r0
 8000e48:	693b      	ldr	r3, [r7, #16]
 8000e4a:	1ad3      	subs	r3, r2, r3
 8000e4c:	2b64      	cmp	r3, #100	; 0x64
 8000e4e:	d901      	bls.n	8000e54 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8000e50:	2303      	movs	r3, #3
 8000e52:	e0fd      	b.n	8001050 <HAL_RCC_OscConfig+0x4ec>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000e54:	4b81      	ldr	r3, [pc, #516]	; (800105c <HAL_RCC_OscConfig+0x4f8>)
 8000e56:	681b      	ldr	r3, [r3, #0]
 8000e58:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8000e5c:	2b00      	cmp	r3, #0
 8000e5e:	d0f0      	beq.n	8000e42 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8000e60:	687b      	ldr	r3, [r7, #4]
 8000e62:	68db      	ldr	r3, [r3, #12]
 8000e64:	2b01      	cmp	r3, #1
 8000e66:	d106      	bne.n	8000e76 <HAL_RCC_OscConfig+0x312>
 8000e68:	4a7b      	ldr	r2, [pc, #492]	; (8001058 <HAL_RCC_OscConfig+0x4f4>)
 8000e6a:	4b7b      	ldr	r3, [pc, #492]	; (8001058 <HAL_RCC_OscConfig+0x4f4>)
 8000e6c:	6a1b      	ldr	r3, [r3, #32]
 8000e6e:	f043 0301 	orr.w	r3, r3, #1
 8000e72:	6213      	str	r3, [r2, #32]
 8000e74:	e02d      	b.n	8000ed2 <HAL_RCC_OscConfig+0x36e>
 8000e76:	687b      	ldr	r3, [r7, #4]
 8000e78:	68db      	ldr	r3, [r3, #12]
 8000e7a:	2b00      	cmp	r3, #0
 8000e7c:	d10c      	bne.n	8000e98 <HAL_RCC_OscConfig+0x334>
 8000e7e:	4a76      	ldr	r2, [pc, #472]	; (8001058 <HAL_RCC_OscConfig+0x4f4>)
 8000e80:	4b75      	ldr	r3, [pc, #468]	; (8001058 <HAL_RCC_OscConfig+0x4f4>)
 8000e82:	6a1b      	ldr	r3, [r3, #32]
 8000e84:	f023 0301 	bic.w	r3, r3, #1
 8000e88:	6213      	str	r3, [r2, #32]
 8000e8a:	4a73      	ldr	r2, [pc, #460]	; (8001058 <HAL_RCC_OscConfig+0x4f4>)
 8000e8c:	4b72      	ldr	r3, [pc, #456]	; (8001058 <HAL_RCC_OscConfig+0x4f4>)
 8000e8e:	6a1b      	ldr	r3, [r3, #32]
 8000e90:	f023 0304 	bic.w	r3, r3, #4
 8000e94:	6213      	str	r3, [r2, #32]
 8000e96:	e01c      	b.n	8000ed2 <HAL_RCC_OscConfig+0x36e>
 8000e98:	687b      	ldr	r3, [r7, #4]
 8000e9a:	68db      	ldr	r3, [r3, #12]
 8000e9c:	2b05      	cmp	r3, #5
 8000e9e:	d10c      	bne.n	8000eba <HAL_RCC_OscConfig+0x356>
 8000ea0:	4a6d      	ldr	r2, [pc, #436]	; (8001058 <HAL_RCC_OscConfig+0x4f4>)
 8000ea2:	4b6d      	ldr	r3, [pc, #436]	; (8001058 <HAL_RCC_OscConfig+0x4f4>)
 8000ea4:	6a1b      	ldr	r3, [r3, #32]
 8000ea6:	f043 0304 	orr.w	r3, r3, #4
 8000eaa:	6213      	str	r3, [r2, #32]
 8000eac:	4a6a      	ldr	r2, [pc, #424]	; (8001058 <HAL_RCC_OscConfig+0x4f4>)
 8000eae:	4b6a      	ldr	r3, [pc, #424]	; (8001058 <HAL_RCC_OscConfig+0x4f4>)
 8000eb0:	6a1b      	ldr	r3, [r3, #32]
 8000eb2:	f043 0301 	orr.w	r3, r3, #1
 8000eb6:	6213      	str	r3, [r2, #32]
 8000eb8:	e00b      	b.n	8000ed2 <HAL_RCC_OscConfig+0x36e>
 8000eba:	4a67      	ldr	r2, [pc, #412]	; (8001058 <HAL_RCC_OscConfig+0x4f4>)
 8000ebc:	4b66      	ldr	r3, [pc, #408]	; (8001058 <HAL_RCC_OscConfig+0x4f4>)
 8000ebe:	6a1b      	ldr	r3, [r3, #32]
 8000ec0:	f023 0301 	bic.w	r3, r3, #1
 8000ec4:	6213      	str	r3, [r2, #32]
 8000ec6:	4a64      	ldr	r2, [pc, #400]	; (8001058 <HAL_RCC_OscConfig+0x4f4>)
 8000ec8:	4b63      	ldr	r3, [pc, #396]	; (8001058 <HAL_RCC_OscConfig+0x4f4>)
 8000eca:	6a1b      	ldr	r3, [r3, #32]
 8000ecc:	f023 0304 	bic.w	r3, r3, #4
 8000ed0:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8000ed2:	687b      	ldr	r3, [r7, #4]
 8000ed4:	68db      	ldr	r3, [r3, #12]
 8000ed6:	2b00      	cmp	r3, #0
 8000ed8:	d015      	beq.n	8000f06 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8000eda:	f7ff fb3f 	bl	800055c <HAL_GetTick>
 8000ede:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8000ee0:	e00a      	b.n	8000ef8 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8000ee2:	f7ff fb3b 	bl	800055c <HAL_GetTick>
 8000ee6:	4602      	mov	r2, r0
 8000ee8:	693b      	ldr	r3, [r7, #16]
 8000eea:	1ad3      	subs	r3, r2, r3
 8000eec:	f241 3288 	movw	r2, #5000	; 0x1388
 8000ef0:	4293      	cmp	r3, r2
 8000ef2:	d901      	bls.n	8000ef8 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8000ef4:	2303      	movs	r3, #3
 8000ef6:	e0ab      	b.n	8001050 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8000ef8:	4b57      	ldr	r3, [pc, #348]	; (8001058 <HAL_RCC_OscConfig+0x4f4>)
 8000efa:	6a1b      	ldr	r3, [r3, #32]
 8000efc:	f003 0302 	and.w	r3, r3, #2
 8000f00:	2b00      	cmp	r3, #0
 8000f02:	d0ee      	beq.n	8000ee2 <HAL_RCC_OscConfig+0x37e>
 8000f04:	e014      	b.n	8000f30 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8000f06:	f7ff fb29 	bl	800055c <HAL_GetTick>
 8000f0a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8000f0c:	e00a      	b.n	8000f24 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8000f0e:	f7ff fb25 	bl	800055c <HAL_GetTick>
 8000f12:	4602      	mov	r2, r0
 8000f14:	693b      	ldr	r3, [r7, #16]
 8000f16:	1ad3      	subs	r3, r2, r3
 8000f18:	f241 3288 	movw	r2, #5000	; 0x1388
 8000f1c:	4293      	cmp	r3, r2
 8000f1e:	d901      	bls.n	8000f24 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8000f20:	2303      	movs	r3, #3
 8000f22:	e095      	b.n	8001050 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8000f24:	4b4c      	ldr	r3, [pc, #304]	; (8001058 <HAL_RCC_OscConfig+0x4f4>)
 8000f26:	6a1b      	ldr	r3, [r3, #32]
 8000f28:	f003 0302 	and.w	r3, r3, #2
 8000f2c:	2b00      	cmp	r3, #0
 8000f2e:	d1ee      	bne.n	8000f0e <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8000f30:	7dfb      	ldrb	r3, [r7, #23]
 8000f32:	2b01      	cmp	r3, #1
 8000f34:	d105      	bne.n	8000f42 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8000f36:	4a48      	ldr	r2, [pc, #288]	; (8001058 <HAL_RCC_OscConfig+0x4f4>)
 8000f38:	4b47      	ldr	r3, [pc, #284]	; (8001058 <HAL_RCC_OscConfig+0x4f4>)
 8000f3a:	69db      	ldr	r3, [r3, #28]
 8000f3c:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8000f40:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8000f42:	687b      	ldr	r3, [r7, #4]
 8000f44:	69db      	ldr	r3, [r3, #28]
 8000f46:	2b00      	cmp	r3, #0
 8000f48:	f000 8081 	beq.w	800104e <HAL_RCC_OscConfig+0x4ea>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8000f4c:	4b42      	ldr	r3, [pc, #264]	; (8001058 <HAL_RCC_OscConfig+0x4f4>)
 8000f4e:	685b      	ldr	r3, [r3, #4]
 8000f50:	f003 030c 	and.w	r3, r3, #12
 8000f54:	2b08      	cmp	r3, #8
 8000f56:	d061      	beq.n	800101c <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8000f58:	687b      	ldr	r3, [r7, #4]
 8000f5a:	69db      	ldr	r3, [r3, #28]
 8000f5c:	2b02      	cmp	r3, #2
 8000f5e:	d146      	bne.n	8000fee <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8000f60:	4b3f      	ldr	r3, [pc, #252]	; (8001060 <HAL_RCC_OscConfig+0x4fc>)
 8000f62:	2200      	movs	r2, #0
 8000f64:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000f66:	f7ff faf9 	bl	800055c <HAL_GetTick>
 8000f6a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8000f6c:	e008      	b.n	8000f80 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8000f6e:	f7ff faf5 	bl	800055c <HAL_GetTick>
 8000f72:	4602      	mov	r2, r0
 8000f74:	693b      	ldr	r3, [r7, #16]
 8000f76:	1ad3      	subs	r3, r2, r3
 8000f78:	2b02      	cmp	r3, #2
 8000f7a:	d901      	bls.n	8000f80 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8000f7c:	2303      	movs	r3, #3
 8000f7e:	e067      	b.n	8001050 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8000f80:	4b35      	ldr	r3, [pc, #212]	; (8001058 <HAL_RCC_OscConfig+0x4f4>)
 8000f82:	681b      	ldr	r3, [r3, #0]
 8000f84:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8000f88:	2b00      	cmp	r3, #0
 8000f8a:	d1f0      	bne.n	8000f6e <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8000f8c:	687b      	ldr	r3, [r7, #4]
 8000f8e:	6a1b      	ldr	r3, [r3, #32]
 8000f90:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8000f94:	d108      	bne.n	8000fa8 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8000f96:	4930      	ldr	r1, [pc, #192]	; (8001058 <HAL_RCC_OscConfig+0x4f4>)
 8000f98:	4b2f      	ldr	r3, [pc, #188]	; (8001058 <HAL_RCC_OscConfig+0x4f4>)
 8000f9a:	685b      	ldr	r3, [r3, #4]
 8000f9c:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 8000fa0:	687b      	ldr	r3, [r7, #4]
 8000fa2:	689b      	ldr	r3, [r3, #8]
 8000fa4:	4313      	orrs	r3, r2
 8000fa6:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8000fa8:	482b      	ldr	r0, [pc, #172]	; (8001058 <HAL_RCC_OscConfig+0x4f4>)
 8000faa:	4b2b      	ldr	r3, [pc, #172]	; (8001058 <HAL_RCC_OscConfig+0x4f4>)
 8000fac:	685b      	ldr	r3, [r3, #4]
 8000fae:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8000fb2:	687b      	ldr	r3, [r7, #4]
 8000fb4:	6a19      	ldr	r1, [r3, #32]
 8000fb6:	687b      	ldr	r3, [r7, #4]
 8000fb8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000fba:	430b      	orrs	r3, r1
 8000fbc:	4313      	orrs	r3, r2
 8000fbe:	6043      	str	r3, [r0, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8000fc0:	4b27      	ldr	r3, [pc, #156]	; (8001060 <HAL_RCC_OscConfig+0x4fc>)
 8000fc2:	2201      	movs	r2, #1
 8000fc4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000fc6:	f7ff fac9 	bl	800055c <HAL_GetTick>
 8000fca:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8000fcc:	e008      	b.n	8000fe0 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8000fce:	f7ff fac5 	bl	800055c <HAL_GetTick>
 8000fd2:	4602      	mov	r2, r0
 8000fd4:	693b      	ldr	r3, [r7, #16]
 8000fd6:	1ad3      	subs	r3, r2, r3
 8000fd8:	2b02      	cmp	r3, #2
 8000fda:	d901      	bls.n	8000fe0 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8000fdc:	2303      	movs	r3, #3
 8000fde:	e037      	b.n	8001050 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8000fe0:	4b1d      	ldr	r3, [pc, #116]	; (8001058 <HAL_RCC_OscConfig+0x4f4>)
 8000fe2:	681b      	ldr	r3, [r3, #0]
 8000fe4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8000fe8:	2b00      	cmp	r3, #0
 8000fea:	d0f0      	beq.n	8000fce <HAL_RCC_OscConfig+0x46a>
 8000fec:	e02f      	b.n	800104e <HAL_RCC_OscConfig+0x4ea>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8000fee:	4b1c      	ldr	r3, [pc, #112]	; (8001060 <HAL_RCC_OscConfig+0x4fc>)
 8000ff0:	2200      	movs	r2, #0
 8000ff2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000ff4:	f7ff fab2 	bl	800055c <HAL_GetTick>
 8000ff8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8000ffa:	e008      	b.n	800100e <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8000ffc:	f7ff faae 	bl	800055c <HAL_GetTick>
 8001000:	4602      	mov	r2, r0
 8001002:	693b      	ldr	r3, [r7, #16]
 8001004:	1ad3      	subs	r3, r2, r3
 8001006:	2b02      	cmp	r3, #2
 8001008:	d901      	bls.n	800100e <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 800100a:	2303      	movs	r3, #3
 800100c:	e020      	b.n	8001050 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800100e:	4b12      	ldr	r3, [pc, #72]	; (8001058 <HAL_RCC_OscConfig+0x4f4>)
 8001010:	681b      	ldr	r3, [r3, #0]
 8001012:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001016:	2b00      	cmp	r3, #0
 8001018:	d1f0      	bne.n	8000ffc <HAL_RCC_OscConfig+0x498>
 800101a:	e018      	b.n	800104e <HAL_RCC_OscConfig+0x4ea>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800101c:	687b      	ldr	r3, [r7, #4]
 800101e:	69db      	ldr	r3, [r3, #28]
 8001020:	2b01      	cmp	r3, #1
 8001022:	d101      	bne.n	8001028 <HAL_RCC_OscConfig+0x4c4>
      {
        return HAL_ERROR;
 8001024:	2301      	movs	r3, #1
 8001026:	e013      	b.n	8001050 <HAL_RCC_OscConfig+0x4ec>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8001028:	4b0b      	ldr	r3, [pc, #44]	; (8001058 <HAL_RCC_OscConfig+0x4f4>)
 800102a:	685b      	ldr	r3, [r3, #4]
 800102c:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800102e:	68fb      	ldr	r3, [r7, #12]
 8001030:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8001034:	687b      	ldr	r3, [r7, #4]
 8001036:	6a1b      	ldr	r3, [r3, #32]
 8001038:	429a      	cmp	r2, r3
 800103a:	d106      	bne.n	800104a <HAL_RCC_OscConfig+0x4e6>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 800103c:	68fb      	ldr	r3, [r7, #12]
 800103e:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8001042:	687b      	ldr	r3, [r7, #4]
 8001044:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001046:	429a      	cmp	r2, r3
 8001048:	d001      	beq.n	800104e <HAL_RCC_OscConfig+0x4ea>
        {
          return HAL_ERROR;
 800104a:	2301      	movs	r3, #1
 800104c:	e000      	b.n	8001050 <HAL_RCC_OscConfig+0x4ec>
        }
      }
    }
  }

  return HAL_OK;
 800104e:	2300      	movs	r3, #0
}
 8001050:	4618      	mov	r0, r3
 8001052:	3718      	adds	r7, #24
 8001054:	46bd      	mov	sp, r7
 8001056:	bd80      	pop	{r7, pc}
 8001058:	40021000 	.word	0x40021000
 800105c:	40007000 	.word	0x40007000
 8001060:	42420060 	.word	0x42420060

08001064 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001064:	b580      	push	{r7, lr}
 8001066:	b084      	sub	sp, #16
 8001068:	af00      	add	r7, sp, #0
 800106a:	6078      	str	r0, [r7, #4]
 800106c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800106e:	687b      	ldr	r3, [r7, #4]
 8001070:	2b00      	cmp	r3, #0
 8001072:	d101      	bne.n	8001078 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001074:	2301      	movs	r3, #1
 8001076:	e0d0      	b.n	800121a <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8001078:	4b6a      	ldr	r3, [pc, #424]	; (8001224 <HAL_RCC_ClockConfig+0x1c0>)
 800107a:	681b      	ldr	r3, [r3, #0]
 800107c:	f003 0207 	and.w	r2, r3, #7
 8001080:	683b      	ldr	r3, [r7, #0]
 8001082:	429a      	cmp	r2, r3
 8001084:	d210      	bcs.n	80010a8 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001086:	4967      	ldr	r1, [pc, #412]	; (8001224 <HAL_RCC_ClockConfig+0x1c0>)
 8001088:	4b66      	ldr	r3, [pc, #408]	; (8001224 <HAL_RCC_ClockConfig+0x1c0>)
 800108a:	681b      	ldr	r3, [r3, #0]
 800108c:	f023 0207 	bic.w	r2, r3, #7
 8001090:	683b      	ldr	r3, [r7, #0]
 8001092:	4313      	orrs	r3, r2
 8001094:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001096:	4b63      	ldr	r3, [pc, #396]	; (8001224 <HAL_RCC_ClockConfig+0x1c0>)
 8001098:	681b      	ldr	r3, [r3, #0]
 800109a:	f003 0207 	and.w	r2, r3, #7
 800109e:	683b      	ldr	r3, [r7, #0]
 80010a0:	429a      	cmp	r2, r3
 80010a2:	d001      	beq.n	80010a8 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 80010a4:	2301      	movs	r3, #1
 80010a6:	e0b8      	b.n	800121a <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80010a8:	687b      	ldr	r3, [r7, #4]
 80010aa:	681b      	ldr	r3, [r3, #0]
 80010ac:	f003 0302 	and.w	r3, r3, #2
 80010b0:	2b00      	cmp	r3, #0
 80010b2:	d020      	beq.n	80010f6 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80010b4:	687b      	ldr	r3, [r7, #4]
 80010b6:	681b      	ldr	r3, [r3, #0]
 80010b8:	f003 0304 	and.w	r3, r3, #4
 80010bc:	2b00      	cmp	r3, #0
 80010be:	d005      	beq.n	80010cc <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80010c0:	4a59      	ldr	r2, [pc, #356]	; (8001228 <HAL_RCC_ClockConfig+0x1c4>)
 80010c2:	4b59      	ldr	r3, [pc, #356]	; (8001228 <HAL_RCC_ClockConfig+0x1c4>)
 80010c4:	685b      	ldr	r3, [r3, #4]
 80010c6:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 80010ca:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80010cc:	687b      	ldr	r3, [r7, #4]
 80010ce:	681b      	ldr	r3, [r3, #0]
 80010d0:	f003 0308 	and.w	r3, r3, #8
 80010d4:	2b00      	cmp	r3, #0
 80010d6:	d005      	beq.n	80010e4 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80010d8:	4a53      	ldr	r2, [pc, #332]	; (8001228 <HAL_RCC_ClockConfig+0x1c4>)
 80010da:	4b53      	ldr	r3, [pc, #332]	; (8001228 <HAL_RCC_ClockConfig+0x1c4>)
 80010dc:	685b      	ldr	r3, [r3, #4]
 80010de:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 80010e2:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80010e4:	4950      	ldr	r1, [pc, #320]	; (8001228 <HAL_RCC_ClockConfig+0x1c4>)
 80010e6:	4b50      	ldr	r3, [pc, #320]	; (8001228 <HAL_RCC_ClockConfig+0x1c4>)
 80010e8:	685b      	ldr	r3, [r3, #4]
 80010ea:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80010ee:	687b      	ldr	r3, [r7, #4]
 80010f0:	689b      	ldr	r3, [r3, #8]
 80010f2:	4313      	orrs	r3, r2
 80010f4:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80010f6:	687b      	ldr	r3, [r7, #4]
 80010f8:	681b      	ldr	r3, [r3, #0]
 80010fa:	f003 0301 	and.w	r3, r3, #1
 80010fe:	2b00      	cmp	r3, #0
 8001100:	d040      	beq.n	8001184 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001102:	687b      	ldr	r3, [r7, #4]
 8001104:	685b      	ldr	r3, [r3, #4]
 8001106:	2b01      	cmp	r3, #1
 8001108:	d107      	bne.n	800111a <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800110a:	4b47      	ldr	r3, [pc, #284]	; (8001228 <HAL_RCC_ClockConfig+0x1c4>)
 800110c:	681b      	ldr	r3, [r3, #0]
 800110e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001112:	2b00      	cmp	r3, #0
 8001114:	d115      	bne.n	8001142 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001116:	2301      	movs	r3, #1
 8001118:	e07f      	b.n	800121a <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800111a:	687b      	ldr	r3, [r7, #4]
 800111c:	685b      	ldr	r3, [r3, #4]
 800111e:	2b02      	cmp	r3, #2
 8001120:	d107      	bne.n	8001132 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001122:	4b41      	ldr	r3, [pc, #260]	; (8001228 <HAL_RCC_ClockConfig+0x1c4>)
 8001124:	681b      	ldr	r3, [r3, #0]
 8001126:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800112a:	2b00      	cmp	r3, #0
 800112c:	d109      	bne.n	8001142 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800112e:	2301      	movs	r3, #1
 8001130:	e073      	b.n	800121a <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001132:	4b3d      	ldr	r3, [pc, #244]	; (8001228 <HAL_RCC_ClockConfig+0x1c4>)
 8001134:	681b      	ldr	r3, [r3, #0]
 8001136:	f003 0302 	and.w	r3, r3, #2
 800113a:	2b00      	cmp	r3, #0
 800113c:	d101      	bne.n	8001142 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800113e:	2301      	movs	r3, #1
 8001140:	e06b      	b.n	800121a <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001142:	4939      	ldr	r1, [pc, #228]	; (8001228 <HAL_RCC_ClockConfig+0x1c4>)
 8001144:	4b38      	ldr	r3, [pc, #224]	; (8001228 <HAL_RCC_ClockConfig+0x1c4>)
 8001146:	685b      	ldr	r3, [r3, #4]
 8001148:	f023 0203 	bic.w	r2, r3, #3
 800114c:	687b      	ldr	r3, [r7, #4]
 800114e:	685b      	ldr	r3, [r3, #4]
 8001150:	4313      	orrs	r3, r2
 8001152:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001154:	f7ff fa02 	bl	800055c <HAL_GetTick>
 8001158:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800115a:	e00a      	b.n	8001172 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800115c:	f7ff f9fe 	bl	800055c <HAL_GetTick>
 8001160:	4602      	mov	r2, r0
 8001162:	68fb      	ldr	r3, [r7, #12]
 8001164:	1ad3      	subs	r3, r2, r3
 8001166:	f241 3288 	movw	r2, #5000	; 0x1388
 800116a:	4293      	cmp	r3, r2
 800116c:	d901      	bls.n	8001172 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800116e:	2303      	movs	r3, #3
 8001170:	e053      	b.n	800121a <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001172:	4b2d      	ldr	r3, [pc, #180]	; (8001228 <HAL_RCC_ClockConfig+0x1c4>)
 8001174:	685b      	ldr	r3, [r3, #4]
 8001176:	f003 020c 	and.w	r2, r3, #12
 800117a:	687b      	ldr	r3, [r7, #4]
 800117c:	685b      	ldr	r3, [r3, #4]
 800117e:	009b      	lsls	r3, r3, #2
 8001180:	429a      	cmp	r2, r3
 8001182:	d1eb      	bne.n	800115c <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8001184:	4b27      	ldr	r3, [pc, #156]	; (8001224 <HAL_RCC_ClockConfig+0x1c0>)
 8001186:	681b      	ldr	r3, [r3, #0]
 8001188:	f003 0207 	and.w	r2, r3, #7
 800118c:	683b      	ldr	r3, [r7, #0]
 800118e:	429a      	cmp	r2, r3
 8001190:	d910      	bls.n	80011b4 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001192:	4924      	ldr	r1, [pc, #144]	; (8001224 <HAL_RCC_ClockConfig+0x1c0>)
 8001194:	4b23      	ldr	r3, [pc, #140]	; (8001224 <HAL_RCC_ClockConfig+0x1c0>)
 8001196:	681b      	ldr	r3, [r3, #0]
 8001198:	f023 0207 	bic.w	r2, r3, #7
 800119c:	683b      	ldr	r3, [r7, #0]
 800119e:	4313      	orrs	r3, r2
 80011a0:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80011a2:	4b20      	ldr	r3, [pc, #128]	; (8001224 <HAL_RCC_ClockConfig+0x1c0>)
 80011a4:	681b      	ldr	r3, [r3, #0]
 80011a6:	f003 0207 	and.w	r2, r3, #7
 80011aa:	683b      	ldr	r3, [r7, #0]
 80011ac:	429a      	cmp	r2, r3
 80011ae:	d001      	beq.n	80011b4 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 80011b0:	2301      	movs	r3, #1
 80011b2:	e032      	b.n	800121a <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80011b4:	687b      	ldr	r3, [r7, #4]
 80011b6:	681b      	ldr	r3, [r3, #0]
 80011b8:	f003 0304 	and.w	r3, r3, #4
 80011bc:	2b00      	cmp	r3, #0
 80011be:	d008      	beq.n	80011d2 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80011c0:	4919      	ldr	r1, [pc, #100]	; (8001228 <HAL_RCC_ClockConfig+0x1c4>)
 80011c2:	4b19      	ldr	r3, [pc, #100]	; (8001228 <HAL_RCC_ClockConfig+0x1c4>)
 80011c4:	685b      	ldr	r3, [r3, #4]
 80011c6:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 80011ca:	687b      	ldr	r3, [r7, #4]
 80011cc:	68db      	ldr	r3, [r3, #12]
 80011ce:	4313      	orrs	r3, r2
 80011d0:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80011d2:	687b      	ldr	r3, [r7, #4]
 80011d4:	681b      	ldr	r3, [r3, #0]
 80011d6:	f003 0308 	and.w	r3, r3, #8
 80011da:	2b00      	cmp	r3, #0
 80011dc:	d009      	beq.n	80011f2 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 80011de:	4912      	ldr	r1, [pc, #72]	; (8001228 <HAL_RCC_ClockConfig+0x1c4>)
 80011e0:	4b11      	ldr	r3, [pc, #68]	; (8001228 <HAL_RCC_ClockConfig+0x1c4>)
 80011e2:	685b      	ldr	r3, [r3, #4]
 80011e4:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 80011e8:	687b      	ldr	r3, [r7, #4]
 80011ea:	691b      	ldr	r3, [r3, #16]
 80011ec:	00db      	lsls	r3, r3, #3
 80011ee:	4313      	orrs	r3, r2
 80011f0:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80011f2:	f000 f821 	bl	8001238 <HAL_RCC_GetSysClockFreq>
 80011f6:	4601      	mov	r1, r0
 80011f8:	4b0b      	ldr	r3, [pc, #44]	; (8001228 <HAL_RCC_ClockConfig+0x1c4>)
 80011fa:	685b      	ldr	r3, [r3, #4]
 80011fc:	091b      	lsrs	r3, r3, #4
 80011fe:	f003 030f 	and.w	r3, r3, #15
 8001202:	4a0a      	ldr	r2, [pc, #40]	; (800122c <HAL_RCC_ClockConfig+0x1c8>)
 8001204:	5cd3      	ldrb	r3, [r2, r3]
 8001206:	fa21 f303 	lsr.w	r3, r1, r3
 800120a:	4a09      	ldr	r2, [pc, #36]	; (8001230 <HAL_RCC_ClockConfig+0x1cc>)
 800120c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 800120e:	4b09      	ldr	r3, [pc, #36]	; (8001234 <HAL_RCC_ClockConfig+0x1d0>)
 8001210:	681b      	ldr	r3, [r3, #0]
 8001212:	4618      	mov	r0, r3
 8001214:	f7ff f960 	bl	80004d8 <HAL_InitTick>

  return HAL_OK;
 8001218:	2300      	movs	r3, #0
}
 800121a:	4618      	mov	r0, r3
 800121c:	3710      	adds	r7, #16
 800121e:	46bd      	mov	sp, r7
 8001220:	bd80      	pop	{r7, pc}
 8001222:	bf00      	nop
 8001224:	40022000 	.word	0x40022000
 8001228:	40021000 	.word	0x40021000
 800122c:	080024d8 	.word	0x080024d8
 8001230:	20000000 	.word	0x20000000
 8001234:	20000004 	.word	0x20000004

08001238 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001238:	b490      	push	{r4, r7}
 800123a:	b08a      	sub	sp, #40	; 0x28
 800123c:	af00      	add	r7, sp, #0
#if defined(RCC_CFGR2_PREDIV1SRC)
  const uint8_t aPLLMULFactorTable[14] = {0, 0, 4, 5, 6, 7, 8, 9, 0, 0, 0, 0, 0, 13};
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 800123e:	4b2a      	ldr	r3, [pc, #168]	; (80012e8 <HAL_RCC_GetSysClockFreq+0xb0>)
 8001240:	1d3c      	adds	r4, r7, #4
 8001242:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8001244:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#if defined(RCC_CFGR2_PREDIV1)
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPredivFactorTable[2] = {1, 2};
 8001248:	4b28      	ldr	r3, [pc, #160]	; (80012ec <HAL_RCC_GetSysClockFreq+0xb4>)
 800124a:	881b      	ldrh	r3, [r3, #0]
 800124c:	803b      	strh	r3, [r7, #0]
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 800124e:	2300      	movs	r3, #0
 8001250:	61fb      	str	r3, [r7, #28]
 8001252:	2300      	movs	r3, #0
 8001254:	61bb      	str	r3, [r7, #24]
 8001256:	2300      	movs	r3, #0
 8001258:	627b      	str	r3, [r7, #36]	; 0x24
 800125a:	2300      	movs	r3, #0
 800125c:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 800125e:	2300      	movs	r3, #0
 8001260:	623b      	str	r3, [r7, #32]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8001262:	4b23      	ldr	r3, [pc, #140]	; (80012f0 <HAL_RCC_GetSysClockFreq+0xb8>)
 8001264:	685b      	ldr	r3, [r3, #4]
 8001266:	61fb      	str	r3, [r7, #28]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8001268:	69fb      	ldr	r3, [r7, #28]
 800126a:	f003 030c 	and.w	r3, r3, #12
 800126e:	2b04      	cmp	r3, #4
 8001270:	d002      	beq.n	8001278 <HAL_RCC_GetSysClockFreq+0x40>
 8001272:	2b08      	cmp	r3, #8
 8001274:	d003      	beq.n	800127e <HAL_RCC_GetSysClockFreq+0x46>
 8001276:	e02d      	b.n	80012d4 <HAL_RCC_GetSysClockFreq+0x9c>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8001278:	4b1e      	ldr	r3, [pc, #120]	; (80012f4 <HAL_RCC_GetSysClockFreq+0xbc>)
 800127a:	623b      	str	r3, [r7, #32]
      break;
 800127c:	e02d      	b.n	80012da <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 800127e:	69fb      	ldr	r3, [r7, #28]
 8001280:	0c9b      	lsrs	r3, r3, #18
 8001282:	f003 030f 	and.w	r3, r3, #15
 8001286:	f107 0228 	add.w	r2, r7, #40	; 0x28
 800128a:	4413      	add	r3, r2
 800128c:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 8001290:	617b      	str	r3, [r7, #20]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8001292:	69fb      	ldr	r3, [r7, #28]
 8001294:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001298:	2b00      	cmp	r3, #0
 800129a:	d013      	beq.n	80012c4 <HAL_RCC_GetSysClockFreq+0x8c>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 800129c:	4b14      	ldr	r3, [pc, #80]	; (80012f0 <HAL_RCC_GetSysClockFreq+0xb8>)
 800129e:	685b      	ldr	r3, [r3, #4]
 80012a0:	0c5b      	lsrs	r3, r3, #17
 80012a2:	f003 0301 	and.w	r3, r3, #1
 80012a6:	f107 0228 	add.w	r2, r7, #40	; 0x28
 80012aa:	4413      	add	r3, r2
 80012ac:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 80012b0:	61bb      	str	r3, [r7, #24]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 80012b2:	697b      	ldr	r3, [r7, #20]
 80012b4:	4a0f      	ldr	r2, [pc, #60]	; (80012f4 <HAL_RCC_GetSysClockFreq+0xbc>)
 80012b6:	fb02 f203 	mul.w	r2, r2, r3
 80012ba:	69bb      	ldr	r3, [r7, #24]
 80012bc:	fbb2 f3f3 	udiv	r3, r2, r3
 80012c0:	627b      	str	r3, [r7, #36]	; 0x24
 80012c2:	e004      	b.n	80012ce <HAL_RCC_GetSysClockFreq+0x96>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 80012c4:	697b      	ldr	r3, [r7, #20]
 80012c6:	4a0c      	ldr	r2, [pc, #48]	; (80012f8 <HAL_RCC_GetSysClockFreq+0xc0>)
 80012c8:	fb02 f303 	mul.w	r3, r2, r3
 80012cc:	627b      	str	r3, [r7, #36]	; 0x24
      }
      sysclockfreq = pllclk;
 80012ce:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80012d0:	623b      	str	r3, [r7, #32]
      break;
 80012d2:	e002      	b.n	80012da <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 80012d4:	4b07      	ldr	r3, [pc, #28]	; (80012f4 <HAL_RCC_GetSysClockFreq+0xbc>)
 80012d6:	623b      	str	r3, [r7, #32]
      break;
 80012d8:	bf00      	nop
    }
  }
  return sysclockfreq;
 80012da:	6a3b      	ldr	r3, [r7, #32]
}
 80012dc:	4618      	mov	r0, r3
 80012de:	3728      	adds	r7, #40	; 0x28
 80012e0:	46bd      	mov	sp, r7
 80012e2:	bc90      	pop	{r4, r7}
 80012e4:	4770      	bx	lr
 80012e6:	bf00      	nop
 80012e8:	08002454 	.word	0x08002454
 80012ec:	08002464 	.word	0x08002464
 80012f0:	40021000 	.word	0x40021000
 80012f4:	007a1200 	.word	0x007a1200
 80012f8:	003d0900 	.word	0x003d0900

080012fc <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80012fc:	b480      	push	{r7}
 80012fe:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8001300:	4b02      	ldr	r3, [pc, #8]	; (800130c <HAL_RCC_GetHCLKFreq+0x10>)
 8001302:	681b      	ldr	r3, [r3, #0]
}
 8001304:	4618      	mov	r0, r3
 8001306:	46bd      	mov	sp, r7
 8001308:	bc80      	pop	{r7}
 800130a:	4770      	bx	lr
 800130c:	20000000 	.word	0x20000000

08001310 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8001310:	b580      	push	{r7, lr}
 8001312:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8001314:	f7ff fff2 	bl	80012fc <HAL_RCC_GetHCLKFreq>
 8001318:	4601      	mov	r1, r0
 800131a:	4b05      	ldr	r3, [pc, #20]	; (8001330 <HAL_RCC_GetPCLK1Freq+0x20>)
 800131c:	685b      	ldr	r3, [r3, #4]
 800131e:	0a1b      	lsrs	r3, r3, #8
 8001320:	f003 0307 	and.w	r3, r3, #7
 8001324:	4a03      	ldr	r2, [pc, #12]	; (8001334 <HAL_RCC_GetPCLK1Freq+0x24>)
 8001326:	5cd3      	ldrb	r3, [r2, r3]
 8001328:	fa21 f303 	lsr.w	r3, r1, r3
}
 800132c:	4618      	mov	r0, r3
 800132e:	bd80      	pop	{r7, pc}
 8001330:	40021000 	.word	0x40021000
 8001334:	080024e8 	.word	0x080024e8

08001338 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8001338:	b580      	push	{r7, lr}
 800133a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 800133c:	f7ff ffde 	bl	80012fc <HAL_RCC_GetHCLKFreq>
 8001340:	4601      	mov	r1, r0
 8001342:	4b05      	ldr	r3, [pc, #20]	; (8001358 <HAL_RCC_GetPCLK2Freq+0x20>)
 8001344:	685b      	ldr	r3, [r3, #4]
 8001346:	0adb      	lsrs	r3, r3, #11
 8001348:	f003 0307 	and.w	r3, r3, #7
 800134c:	4a03      	ldr	r2, [pc, #12]	; (800135c <HAL_RCC_GetPCLK2Freq+0x24>)
 800134e:	5cd3      	ldrb	r3, [r2, r3]
 8001350:	fa21 f303 	lsr.w	r3, r1, r3
}
 8001354:	4618      	mov	r0, r3
 8001356:	bd80      	pop	{r7, pc}
 8001358:	40021000 	.word	0x40021000
 800135c:	080024e8 	.word	0x080024e8

08001360 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8001360:	b480      	push	{r7}
 8001362:	b085      	sub	sp, #20
 8001364:	af00      	add	r7, sp, #0
 8001366:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8001368:	4b0a      	ldr	r3, [pc, #40]	; (8001394 <RCC_Delay+0x34>)
 800136a:	681b      	ldr	r3, [r3, #0]
 800136c:	4a0a      	ldr	r2, [pc, #40]	; (8001398 <RCC_Delay+0x38>)
 800136e:	fba2 2303 	umull	r2, r3, r2, r3
 8001372:	0a5b      	lsrs	r3, r3, #9
 8001374:	687a      	ldr	r2, [r7, #4]
 8001376:	fb02 f303 	mul.w	r3, r2, r3
 800137a:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 800137c:	bf00      	nop
  }
  while (Delay --);
 800137e:	68fb      	ldr	r3, [r7, #12]
 8001380:	1e5a      	subs	r2, r3, #1
 8001382:	60fa      	str	r2, [r7, #12]
 8001384:	2b00      	cmp	r3, #0
 8001386:	d1f9      	bne.n	800137c <RCC_Delay+0x1c>
}
 8001388:	bf00      	nop
 800138a:	3714      	adds	r7, #20
 800138c:	46bd      	mov	sp, r7
 800138e:	bc80      	pop	{r7}
 8001390:	4770      	bx	lr
 8001392:	bf00      	nop
 8001394:	20000000 	.word	0x20000000
 8001398:	10624dd3 	.word	0x10624dd3

0800139c <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800139c:	b580      	push	{r7, lr}
 800139e:	b082      	sub	sp, #8
 80013a0:	af00      	add	r7, sp, #0
 80013a2:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80013a4:	687b      	ldr	r3, [r7, #4]
 80013a6:	2b00      	cmp	r3, #0
 80013a8:	d101      	bne.n	80013ae <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80013aa:	2301      	movs	r3, #1
 80013ac:	e03f      	b.n	800142e <HAL_UART_Init+0x92>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 80013ae:	687b      	ldr	r3, [r7, #4]
 80013b0:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 80013b4:	b2db      	uxtb	r3, r3
 80013b6:	2b00      	cmp	r3, #0
 80013b8:	d106      	bne.n	80013c8 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80013ba:	687b      	ldr	r3, [r7, #4]
 80013bc:	2200      	movs	r2, #0
 80013be:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80013c2:	6878      	ldr	r0, [r7, #4]
 80013c4:	f7ff f81e 	bl	8000404 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80013c8:	687b      	ldr	r3, [r7, #4]
 80013ca:	2224      	movs	r2, #36	; 0x24
 80013cc:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80013d0:	687b      	ldr	r3, [r7, #4]
 80013d2:	681b      	ldr	r3, [r3, #0]
 80013d4:	687a      	ldr	r2, [r7, #4]
 80013d6:	6812      	ldr	r2, [r2, #0]
 80013d8:	68d2      	ldr	r2, [r2, #12]
 80013da:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80013de:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80013e0:	6878      	ldr	r0, [r7, #4]
 80013e2:	f000 fae5 	bl	80019b0 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80013e6:	687b      	ldr	r3, [r7, #4]
 80013e8:	681b      	ldr	r3, [r3, #0]
 80013ea:	687a      	ldr	r2, [r7, #4]
 80013ec:	6812      	ldr	r2, [r2, #0]
 80013ee:	6912      	ldr	r2, [r2, #16]
 80013f0:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80013f4:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80013f6:	687b      	ldr	r3, [r7, #4]
 80013f8:	681b      	ldr	r3, [r3, #0]
 80013fa:	687a      	ldr	r2, [r7, #4]
 80013fc:	6812      	ldr	r2, [r2, #0]
 80013fe:	6952      	ldr	r2, [r2, #20]
 8001400:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8001404:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8001406:	687b      	ldr	r3, [r7, #4]
 8001408:	681b      	ldr	r3, [r3, #0]
 800140a:	687a      	ldr	r2, [r7, #4]
 800140c:	6812      	ldr	r2, [r2, #0]
 800140e:	68d2      	ldr	r2, [r2, #12]
 8001410:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8001414:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001416:	687b      	ldr	r3, [r7, #4]
 8001418:	2200      	movs	r2, #0
 800141a:	63da      	str	r2, [r3, #60]	; 0x3c
  huart->gState = HAL_UART_STATE_READY;
 800141c:	687b      	ldr	r3, [r7, #4]
 800141e:	2220      	movs	r2, #32
 8001420:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  huart->RxState = HAL_UART_STATE_READY;
 8001424:	687b      	ldr	r3, [r7, #4]
 8001426:	2220      	movs	r2, #32
 8001428:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

  return HAL_OK;
 800142c:	2300      	movs	r3, #0
}
 800142e:	4618      	mov	r0, r3
 8001430:	3708      	adds	r7, #8
 8001432:	46bd      	mov	sp, r7
 8001434:	bd80      	pop	{r7, pc}

08001436 <HAL_UART_Transmit_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8001436:	b480      	push	{r7}
 8001438:	b085      	sub	sp, #20
 800143a:	af00      	add	r7, sp, #0
 800143c:	60f8      	str	r0, [r7, #12]
 800143e:	60b9      	str	r1, [r7, #8]
 8001440:	4613      	mov	r3, r2
 8001442:	80fb      	strh	r3, [r7, #6]
  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8001444:	68fb      	ldr	r3, [r7, #12]
 8001446:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 800144a:	b2db      	uxtb	r3, r3
 800144c:	2b20      	cmp	r3, #32
 800144e:	d130      	bne.n	80014b2 <HAL_UART_Transmit_IT+0x7c>
  {
    if ((pData == NULL) || (Size == 0U))
 8001450:	68bb      	ldr	r3, [r7, #8]
 8001452:	2b00      	cmp	r3, #0
 8001454:	d002      	beq.n	800145c <HAL_UART_Transmit_IT+0x26>
 8001456:	88fb      	ldrh	r3, [r7, #6]
 8001458:	2b00      	cmp	r3, #0
 800145a:	d101      	bne.n	8001460 <HAL_UART_Transmit_IT+0x2a>
    {
      return HAL_ERROR;
 800145c:	2301      	movs	r3, #1
 800145e:	e029      	b.n	80014b4 <HAL_UART_Transmit_IT+0x7e>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8001460:	68fb      	ldr	r3, [r7, #12]
 8001462:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8001466:	2b01      	cmp	r3, #1
 8001468:	d101      	bne.n	800146e <HAL_UART_Transmit_IT+0x38>
 800146a:	2302      	movs	r3, #2
 800146c:	e022      	b.n	80014b4 <HAL_UART_Transmit_IT+0x7e>
 800146e:	68fb      	ldr	r3, [r7, #12]
 8001470:	2201      	movs	r2, #1
 8001472:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->pTxBuffPtr = pData;
 8001476:	68fb      	ldr	r3, [r7, #12]
 8001478:	68ba      	ldr	r2, [r7, #8]
 800147a:	621a      	str	r2, [r3, #32]
    huart->TxXferSize = Size;
 800147c:	68fb      	ldr	r3, [r7, #12]
 800147e:	88fa      	ldrh	r2, [r7, #6]
 8001480:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8001482:	68fb      	ldr	r3, [r7, #12]
 8001484:	88fa      	ldrh	r2, [r7, #6]
 8001486:	84da      	strh	r2, [r3, #38]	; 0x26

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001488:	68fb      	ldr	r3, [r7, #12]
 800148a:	2200      	movs	r2, #0
 800148c:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800148e:	68fb      	ldr	r3, [r7, #12]
 8001490:	2221      	movs	r2, #33	; 0x21
 8001492:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8001496:	68fb      	ldr	r3, [r7, #12]
 8001498:	2200      	movs	r2, #0
 800149a:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Enable the UART Transmit data register empty Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_TXE);
 800149e:	68fb      	ldr	r3, [r7, #12]
 80014a0:	681b      	ldr	r3, [r3, #0]
 80014a2:	68fa      	ldr	r2, [r7, #12]
 80014a4:	6812      	ldr	r2, [r2, #0]
 80014a6:	68d2      	ldr	r2, [r2, #12]
 80014a8:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 80014ac:	60da      	str	r2, [r3, #12]

    return HAL_OK;
 80014ae:	2300      	movs	r3, #0
 80014b0:	e000      	b.n	80014b4 <HAL_UART_Transmit_IT+0x7e>
  }
  else
  {
    return HAL_BUSY;
 80014b2:	2302      	movs	r3, #2
  }
}
 80014b4:	4618      	mov	r0, r3
 80014b6:	3714      	adds	r7, #20
 80014b8:	46bd      	mov	sp, r7
 80014ba:	bc80      	pop	{r7}
 80014bc:	4770      	bx	lr

080014be <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80014be:	b480      	push	{r7}
 80014c0:	b085      	sub	sp, #20
 80014c2:	af00      	add	r7, sp, #0
 80014c4:	60f8      	str	r0, [r7, #12]
 80014c6:	60b9      	str	r1, [r7, #8]
 80014c8:	4613      	mov	r3, r2
 80014ca:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 80014cc:	68fb      	ldr	r3, [r7, #12]
 80014ce:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 80014d2:	b2db      	uxtb	r3, r3
 80014d4:	2b20      	cmp	r3, #32
 80014d6:	d140      	bne.n	800155a <HAL_UART_Receive_IT+0x9c>
  {
    if ((pData == NULL) || (Size == 0U))
 80014d8:	68bb      	ldr	r3, [r7, #8]
 80014da:	2b00      	cmp	r3, #0
 80014dc:	d002      	beq.n	80014e4 <HAL_UART_Receive_IT+0x26>
 80014de:	88fb      	ldrh	r3, [r7, #6]
 80014e0:	2b00      	cmp	r3, #0
 80014e2:	d101      	bne.n	80014e8 <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 80014e4:	2301      	movs	r3, #1
 80014e6:	e039      	b.n	800155c <HAL_UART_Receive_IT+0x9e>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 80014e8:	68fb      	ldr	r3, [r7, #12]
 80014ea:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 80014ee:	2b01      	cmp	r3, #1
 80014f0:	d101      	bne.n	80014f6 <HAL_UART_Receive_IT+0x38>
 80014f2:	2302      	movs	r3, #2
 80014f4:	e032      	b.n	800155c <HAL_UART_Receive_IT+0x9e>
 80014f6:	68fb      	ldr	r3, [r7, #12]
 80014f8:	2201      	movs	r2, #1
 80014fa:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->pRxBuffPtr = pData;
 80014fe:	68fb      	ldr	r3, [r7, #12]
 8001500:	68ba      	ldr	r2, [r7, #8]
 8001502:	629a      	str	r2, [r3, #40]	; 0x28
    huart->RxXferSize = Size;
 8001504:	68fb      	ldr	r3, [r7, #12]
 8001506:	88fa      	ldrh	r2, [r7, #6]
 8001508:	859a      	strh	r2, [r3, #44]	; 0x2c
    huart->RxXferCount = Size;
 800150a:	68fb      	ldr	r3, [r7, #12]
 800150c:	88fa      	ldrh	r2, [r7, #6]
 800150e:	85da      	strh	r2, [r3, #46]	; 0x2e

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001510:	68fb      	ldr	r3, [r7, #12]
 8001512:	2200      	movs	r2, #0
 8001514:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8001516:	68fb      	ldr	r3, [r7, #12]
 8001518:	2222      	movs	r2, #34	; 0x22
 800151a:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 800151e:	68fb      	ldr	r3, [r7, #12]
 8001520:	2200      	movs	r2, #0
 8001522:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 8001526:	68fb      	ldr	r3, [r7, #12]
 8001528:	681b      	ldr	r3, [r3, #0]
 800152a:	68fa      	ldr	r2, [r7, #12]
 800152c:	6812      	ldr	r2, [r2, #0]
 800152e:	68d2      	ldr	r2, [r2, #12]
 8001530:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8001534:	60da      	str	r2, [r3, #12]

    /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
    __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 8001536:	68fb      	ldr	r3, [r7, #12]
 8001538:	681b      	ldr	r3, [r3, #0]
 800153a:	68fa      	ldr	r2, [r7, #12]
 800153c:	6812      	ldr	r2, [r2, #0]
 800153e:	6952      	ldr	r2, [r2, #20]
 8001540:	f042 0201 	orr.w	r2, r2, #1
 8001544:	615a      	str	r2, [r3, #20]

    /* Enable the UART Data Register not empty Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 8001546:	68fb      	ldr	r3, [r7, #12]
 8001548:	681b      	ldr	r3, [r3, #0]
 800154a:	68fa      	ldr	r2, [r7, #12]
 800154c:	6812      	ldr	r2, [r2, #0]
 800154e:	68d2      	ldr	r2, [r2, #12]
 8001550:	f042 0220 	orr.w	r2, r2, #32
 8001554:	60da      	str	r2, [r3, #12]

    return HAL_OK;
 8001556:	2300      	movs	r3, #0
 8001558:	e000      	b.n	800155c <HAL_UART_Receive_IT+0x9e>
  }
  else
  {
    return HAL_BUSY;
 800155a:	2302      	movs	r3, #2
  }
}
 800155c:	4618      	mov	r0, r3
 800155e:	3714      	adds	r7, #20
 8001560:	46bd      	mov	sp, r7
 8001562:	bc80      	pop	{r7}
 8001564:	4770      	bx	lr
	...

08001568 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8001568:	b580      	push	{r7, lr}
 800156a:	b088      	sub	sp, #32
 800156c:	af00      	add	r7, sp, #0
 800156e:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8001570:	687b      	ldr	r3, [r7, #4]
 8001572:	681b      	ldr	r3, [r3, #0]
 8001574:	681b      	ldr	r3, [r3, #0]
 8001576:	61fb      	str	r3, [r7, #28]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8001578:	687b      	ldr	r3, [r7, #4]
 800157a:	681b      	ldr	r3, [r3, #0]
 800157c:	68db      	ldr	r3, [r3, #12]
 800157e:	61bb      	str	r3, [r7, #24]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8001580:	687b      	ldr	r3, [r7, #4]
 8001582:	681b      	ldr	r3, [r3, #0]
 8001584:	695b      	ldr	r3, [r3, #20]
 8001586:	617b      	str	r3, [r7, #20]
  uint32_t errorflags = 0x00U;
 8001588:	2300      	movs	r3, #0
 800158a:	613b      	str	r3, [r7, #16]
  uint32_t dmarequest = 0x00U;
 800158c:	2300      	movs	r3, #0
 800158e:	60fb      	str	r3, [r7, #12]

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8001590:	69fb      	ldr	r3, [r7, #28]
 8001592:	f003 030f 	and.w	r3, r3, #15
 8001596:	613b      	str	r3, [r7, #16]
  if (errorflags == RESET)
 8001598:	693b      	ldr	r3, [r7, #16]
 800159a:	2b00      	cmp	r3, #0
 800159c:	d10d      	bne.n	80015ba <HAL_UART_IRQHandler+0x52>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800159e:	69fb      	ldr	r3, [r7, #28]
 80015a0:	f003 0320 	and.w	r3, r3, #32
 80015a4:	2b00      	cmp	r3, #0
 80015a6:	d008      	beq.n	80015ba <HAL_UART_IRQHandler+0x52>
 80015a8:	69bb      	ldr	r3, [r7, #24]
 80015aa:	f003 0320 	and.w	r3, r3, #32
 80015ae:	2b00      	cmp	r3, #0
 80015b0:	d003      	beq.n	80015ba <HAL_UART_IRQHandler+0x52>
    {
      UART_Receive_IT(huart);
 80015b2:	6878      	ldr	r0, [r7, #4]
 80015b4:	f000 f97a 	bl	80018ac <UART_Receive_IT>
      return;
 80015b8:	e0cc      	b.n	8001754 <HAL_UART_IRQHandler+0x1ec>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET) || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 80015ba:	693b      	ldr	r3, [r7, #16]
 80015bc:	2b00      	cmp	r3, #0
 80015be:	f000 80ab 	beq.w	8001718 <HAL_UART_IRQHandler+0x1b0>
 80015c2:	697b      	ldr	r3, [r7, #20]
 80015c4:	f003 0301 	and.w	r3, r3, #1
 80015c8:	2b00      	cmp	r3, #0
 80015ca:	d105      	bne.n	80015d8 <HAL_UART_IRQHandler+0x70>
 80015cc:	69bb      	ldr	r3, [r7, #24]
 80015ce:	f403 7390 	and.w	r3, r3, #288	; 0x120
 80015d2:	2b00      	cmp	r3, #0
 80015d4:	f000 80a0 	beq.w	8001718 <HAL_UART_IRQHandler+0x1b0>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 80015d8:	69fb      	ldr	r3, [r7, #28]
 80015da:	f003 0301 	and.w	r3, r3, #1
 80015de:	2b00      	cmp	r3, #0
 80015e0:	d00a      	beq.n	80015f8 <HAL_UART_IRQHandler+0x90>
 80015e2:	69bb      	ldr	r3, [r7, #24]
 80015e4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80015e8:	2b00      	cmp	r3, #0
 80015ea:	d005      	beq.n	80015f8 <HAL_UART_IRQHandler+0x90>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 80015ec:	687b      	ldr	r3, [r7, #4]
 80015ee:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80015f0:	f043 0201 	orr.w	r2, r3, #1
 80015f4:	687b      	ldr	r3, [r7, #4]
 80015f6:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80015f8:	69fb      	ldr	r3, [r7, #28]
 80015fa:	f003 0304 	and.w	r3, r3, #4
 80015fe:	2b00      	cmp	r3, #0
 8001600:	d00a      	beq.n	8001618 <HAL_UART_IRQHandler+0xb0>
 8001602:	697b      	ldr	r3, [r7, #20]
 8001604:	f003 0301 	and.w	r3, r3, #1
 8001608:	2b00      	cmp	r3, #0
 800160a:	d005      	beq.n	8001618 <HAL_UART_IRQHandler+0xb0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800160c:	687b      	ldr	r3, [r7, #4]
 800160e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001610:	f043 0202 	orr.w	r2, r3, #2
 8001614:	687b      	ldr	r3, [r7, #4]
 8001616:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8001618:	69fb      	ldr	r3, [r7, #28]
 800161a:	f003 0302 	and.w	r3, r3, #2
 800161e:	2b00      	cmp	r3, #0
 8001620:	d00a      	beq.n	8001638 <HAL_UART_IRQHandler+0xd0>
 8001622:	697b      	ldr	r3, [r7, #20]
 8001624:	f003 0301 	and.w	r3, r3, #1
 8001628:	2b00      	cmp	r3, #0
 800162a:	d005      	beq.n	8001638 <HAL_UART_IRQHandler+0xd0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800162c:	687b      	ldr	r3, [r7, #4]
 800162e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001630:	f043 0204 	orr.w	r2, r3, #4
 8001634:	687b      	ldr	r3, [r7, #4]
 8001636:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8001638:	69fb      	ldr	r3, [r7, #28]
 800163a:	f003 0308 	and.w	r3, r3, #8
 800163e:	2b00      	cmp	r3, #0
 8001640:	d00a      	beq.n	8001658 <HAL_UART_IRQHandler+0xf0>
 8001642:	697b      	ldr	r3, [r7, #20]
 8001644:	f003 0301 	and.w	r3, r3, #1
 8001648:	2b00      	cmp	r3, #0
 800164a:	d005      	beq.n	8001658 <HAL_UART_IRQHandler+0xf0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800164c:	687b      	ldr	r3, [r7, #4]
 800164e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001650:	f043 0208 	orr.w	r2, r3, #8
 8001654:	687b      	ldr	r3, [r7, #4]
 8001656:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8001658:	687b      	ldr	r3, [r7, #4]
 800165a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800165c:	2b00      	cmp	r3, #0
 800165e:	d078      	beq.n	8001752 <HAL_UART_IRQHandler+0x1ea>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8001660:	69fb      	ldr	r3, [r7, #28]
 8001662:	f003 0320 	and.w	r3, r3, #32
 8001666:	2b00      	cmp	r3, #0
 8001668:	d007      	beq.n	800167a <HAL_UART_IRQHandler+0x112>
 800166a:	69bb      	ldr	r3, [r7, #24]
 800166c:	f003 0320 	and.w	r3, r3, #32
 8001670:	2b00      	cmp	r3, #0
 8001672:	d002      	beq.n	800167a <HAL_UART_IRQHandler+0x112>
      {
        UART_Receive_IT(huart);
 8001674:	6878      	ldr	r0, [r7, #4]
 8001676:	f000 f919 	bl	80018ac <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 800167a:	687b      	ldr	r3, [r7, #4]
 800167c:	681b      	ldr	r3, [r3, #0]
 800167e:	695b      	ldr	r3, [r3, #20]
 8001680:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001684:	2b00      	cmp	r3, #0
 8001686:	bf14      	ite	ne
 8001688:	2301      	movne	r3, #1
 800168a:	2300      	moveq	r3, #0
 800168c:	b2db      	uxtb	r3, r3
 800168e:	60fb      	str	r3, [r7, #12]
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8001690:	687b      	ldr	r3, [r7, #4]
 8001692:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001694:	f003 0308 	and.w	r3, r3, #8
 8001698:	2b00      	cmp	r3, #0
 800169a:	d102      	bne.n	80016a2 <HAL_UART_IRQHandler+0x13a>
 800169c:	68fb      	ldr	r3, [r7, #12]
 800169e:	2b00      	cmp	r3, #0
 80016a0:	d031      	beq.n	8001706 <HAL_UART_IRQHandler+0x19e>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 80016a2:	6878      	ldr	r0, [r7, #4]
 80016a4:	f000 f865 	bl	8001772 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80016a8:	687b      	ldr	r3, [r7, #4]
 80016aa:	681b      	ldr	r3, [r3, #0]
 80016ac:	695b      	ldr	r3, [r3, #20]
 80016ae:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80016b2:	2b00      	cmp	r3, #0
 80016b4:	d023      	beq.n	80016fe <HAL_UART_IRQHandler+0x196>
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80016b6:	687b      	ldr	r3, [r7, #4]
 80016b8:	681b      	ldr	r3, [r3, #0]
 80016ba:	687a      	ldr	r2, [r7, #4]
 80016bc:	6812      	ldr	r2, [r2, #0]
 80016be:	6952      	ldr	r2, [r2, #20]
 80016c0:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80016c4:	615a      	str	r2, [r3, #20]

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 80016c6:	687b      	ldr	r3, [r7, #4]
 80016c8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80016ca:	2b00      	cmp	r3, #0
 80016cc:	d013      	beq.n	80016f6 <HAL_UART_IRQHandler+0x18e>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 80016ce:	687b      	ldr	r3, [r7, #4]
 80016d0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80016d2:	4a22      	ldr	r2, [pc, #136]	; (800175c <HAL_UART_IRQHandler+0x1f4>)
 80016d4:	635a      	str	r2, [r3, #52]	; 0x34
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 80016d6:	687b      	ldr	r3, [r7, #4]
 80016d8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80016da:	4618      	mov	r0, r3
 80016dc:	f7ff f854 	bl	8000788 <HAL_DMA_Abort_IT>
 80016e0:	4603      	mov	r3, r0
 80016e2:	2b00      	cmp	r3, #0
 80016e4:	d016      	beq.n	8001714 <HAL_UART_IRQHandler+0x1ac>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80016e6:	687b      	ldr	r3, [r7, #4]
 80016e8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80016ea:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80016ec:	687a      	ldr	r2, [r7, #4]
 80016ee:	6b52      	ldr	r2, [r2, #52]	; 0x34
 80016f0:	4610      	mov	r0, r2
 80016f2:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80016f4:	e00e      	b.n	8001714 <HAL_UART_IRQHandler+0x1ac>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 80016f6:	6878      	ldr	r0, [r7, #4]
 80016f8:	f000 f832 	bl	8001760 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80016fc:	e00a      	b.n	8001714 <HAL_UART_IRQHandler+0x1ac>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 80016fe:	6878      	ldr	r0, [r7, #4]
 8001700:	f000 f82e 	bl	8001760 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8001704:	e006      	b.n	8001714 <HAL_UART_IRQHandler+0x1ac>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8001706:	6878      	ldr	r0, [r7, #4]
 8001708:	f000 f82a 	bl	8001760 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800170c:	687b      	ldr	r3, [r7, #4]
 800170e:	2200      	movs	r2, #0
 8001710:	63da      	str	r2, [r3, #60]	; 0x3c
      }
    }
    return;
 8001712:	e01e      	b.n	8001752 <HAL_UART_IRQHandler+0x1ea>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8001714:	bf00      	nop
    return;
 8001716:	e01c      	b.n	8001752 <HAL_UART_IRQHandler+0x1ea>
  } /* End if some error occurs */

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8001718:	69fb      	ldr	r3, [r7, #28]
 800171a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800171e:	2b00      	cmp	r3, #0
 8001720:	d008      	beq.n	8001734 <HAL_UART_IRQHandler+0x1cc>
 8001722:	69bb      	ldr	r3, [r7, #24]
 8001724:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001728:	2b00      	cmp	r3, #0
 800172a:	d003      	beq.n	8001734 <HAL_UART_IRQHandler+0x1cc>
  {
    UART_Transmit_IT(huart);
 800172c:	6878      	ldr	r0, [r7, #4]
 800172e:	f000 f851 	bl	80017d4 <UART_Transmit_IT>
    return;
 8001732:	e00f      	b.n	8001754 <HAL_UART_IRQHandler+0x1ec>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8001734:	69fb      	ldr	r3, [r7, #28]
 8001736:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800173a:	2b00      	cmp	r3, #0
 800173c:	d00a      	beq.n	8001754 <HAL_UART_IRQHandler+0x1ec>
 800173e:	69bb      	ldr	r3, [r7, #24]
 8001740:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001744:	2b00      	cmp	r3, #0
 8001746:	d005      	beq.n	8001754 <HAL_UART_IRQHandler+0x1ec>
  {
    UART_EndTransmit_IT(huart);
 8001748:	6878      	ldr	r0, [r7, #4]
 800174a:	f000 f897 	bl	800187c <UART_EndTransmit_IT>
    return;
 800174e:	bf00      	nop
 8001750:	e000      	b.n	8001754 <HAL_UART_IRQHandler+0x1ec>
    return;
 8001752:	bf00      	nop
  }
}
 8001754:	3720      	adds	r7, #32
 8001756:	46bd      	mov	sp, r7
 8001758:	bd80      	pop	{r7, pc}
 800175a:	bf00      	nop
 800175c:	080017ad 	.word	0x080017ad

08001760 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8001760:	b480      	push	{r7}
 8001762:	b083      	sub	sp, #12
 8001764:	af00      	add	r7, sp, #0
 8001766:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8001768:	bf00      	nop
 800176a:	370c      	adds	r7, #12
 800176c:	46bd      	mov	sp, r7
 800176e:	bc80      	pop	{r7}
 8001770:	4770      	bx	lr

08001772 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8001772:	b480      	push	{r7}
 8001774:	b083      	sub	sp, #12
 8001776:	af00      	add	r7, sp, #0
 8001778:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800177a:	687b      	ldr	r3, [r7, #4]
 800177c:	681b      	ldr	r3, [r3, #0]
 800177e:	687a      	ldr	r2, [r7, #4]
 8001780:	6812      	ldr	r2, [r2, #0]
 8001782:	68d2      	ldr	r2, [r2, #12]
 8001784:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8001788:	60da      	str	r2, [r3, #12]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800178a:	687b      	ldr	r3, [r7, #4]
 800178c:	681b      	ldr	r3, [r3, #0]
 800178e:	687a      	ldr	r2, [r7, #4]
 8001790:	6812      	ldr	r2, [r2, #0]
 8001792:	6952      	ldr	r2, [r2, #20]
 8001794:	f022 0201 	bic.w	r2, r2, #1
 8001798:	615a      	str	r2, [r3, #20]

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800179a:	687b      	ldr	r3, [r7, #4]
 800179c:	2220      	movs	r2, #32
 800179e:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
}
 80017a2:	bf00      	nop
 80017a4:	370c      	adds	r7, #12
 80017a6:	46bd      	mov	sp, r7
 80017a8:	bc80      	pop	{r7}
 80017aa:	4770      	bx	lr

080017ac <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80017ac:	b580      	push	{r7, lr}
 80017ae:	b084      	sub	sp, #16
 80017b0:	af00      	add	r7, sp, #0
 80017b2:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80017b4:	687b      	ldr	r3, [r7, #4]
 80017b6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80017b8:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 80017ba:	68fb      	ldr	r3, [r7, #12]
 80017bc:	2200      	movs	r2, #0
 80017be:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 80017c0:	68fb      	ldr	r3, [r7, #12]
 80017c2:	2200      	movs	r2, #0
 80017c4:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80017c6:	68f8      	ldr	r0, [r7, #12]
 80017c8:	f7ff ffca 	bl	8001760 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80017cc:	bf00      	nop
 80017ce:	3710      	adds	r7, #16
 80017d0:	46bd      	mov	sp, r7
 80017d2:	bd80      	pop	{r7, pc}

080017d4 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 80017d4:	b480      	push	{r7}
 80017d6:	b085      	sub	sp, #20
 80017d8:	af00      	add	r7, sp, #0
 80017da:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 80017dc:	687b      	ldr	r3, [r7, #4]
 80017de:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 80017e2:	b2db      	uxtb	r3, r3
 80017e4:	2b21      	cmp	r3, #33	; 0x21
 80017e6:	d143      	bne.n	8001870 <UART_Transmit_IT+0x9c>
  {
    if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 80017e8:	687b      	ldr	r3, [r7, #4]
 80017ea:	689b      	ldr	r3, [r3, #8]
 80017ec:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80017f0:	d119      	bne.n	8001826 <UART_Transmit_IT+0x52>
    {
      tmp = (uint16_t *) huart->pTxBuffPtr;
 80017f2:	687b      	ldr	r3, [r7, #4]
 80017f4:	6a1b      	ldr	r3, [r3, #32]
 80017f6:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 80017f8:	687b      	ldr	r3, [r7, #4]
 80017fa:	681b      	ldr	r3, [r3, #0]
 80017fc:	68fa      	ldr	r2, [r7, #12]
 80017fe:	8812      	ldrh	r2, [r2, #0]
 8001800:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8001804:	605a      	str	r2, [r3, #4]
      if (huart->Init.Parity == UART_PARITY_NONE)
 8001806:	687b      	ldr	r3, [r7, #4]
 8001808:	691b      	ldr	r3, [r3, #16]
 800180a:	2b00      	cmp	r3, #0
 800180c:	d105      	bne.n	800181a <UART_Transmit_IT+0x46>
      {
        huart->pTxBuffPtr += 2U;
 800180e:	687b      	ldr	r3, [r7, #4]
 8001810:	6a1b      	ldr	r3, [r3, #32]
 8001812:	1c9a      	adds	r2, r3, #2
 8001814:	687b      	ldr	r3, [r7, #4]
 8001816:	621a      	str	r2, [r3, #32]
 8001818:	e00e      	b.n	8001838 <UART_Transmit_IT+0x64>
      }
      else
      {
        huart->pTxBuffPtr += 1U;
 800181a:	687b      	ldr	r3, [r7, #4]
 800181c:	6a1b      	ldr	r3, [r3, #32]
 800181e:	1c5a      	adds	r2, r3, #1
 8001820:	687b      	ldr	r3, [r7, #4]
 8001822:	621a      	str	r2, [r3, #32]
 8001824:	e008      	b.n	8001838 <UART_Transmit_IT+0x64>
      }
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8001826:	687b      	ldr	r3, [r7, #4]
 8001828:	681a      	ldr	r2, [r3, #0]
 800182a:	687b      	ldr	r3, [r7, #4]
 800182c:	6a1b      	ldr	r3, [r3, #32]
 800182e:	1c58      	adds	r0, r3, #1
 8001830:	6879      	ldr	r1, [r7, #4]
 8001832:	6208      	str	r0, [r1, #32]
 8001834:	781b      	ldrb	r3, [r3, #0]
 8001836:	6053      	str	r3, [r2, #4]
    }

    if (--huart->TxXferCount == 0U)
 8001838:	687b      	ldr	r3, [r7, #4]
 800183a:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800183c:	b29b      	uxth	r3, r3
 800183e:	3b01      	subs	r3, #1
 8001840:	b29b      	uxth	r3, r3
 8001842:	687a      	ldr	r2, [r7, #4]
 8001844:	4619      	mov	r1, r3
 8001846:	84d1      	strh	r1, [r2, #38]	; 0x26
 8001848:	2b00      	cmp	r3, #0
 800184a:	d10f      	bne.n	800186c <UART_Transmit_IT+0x98>
    {
      /* Disable the UART Transmit Complete Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 800184c:	687b      	ldr	r3, [r7, #4]
 800184e:	681b      	ldr	r3, [r3, #0]
 8001850:	687a      	ldr	r2, [r7, #4]
 8001852:	6812      	ldr	r2, [r2, #0]
 8001854:	68d2      	ldr	r2, [r2, #12]
 8001856:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800185a:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 800185c:	687b      	ldr	r3, [r7, #4]
 800185e:	681b      	ldr	r3, [r3, #0]
 8001860:	687a      	ldr	r2, [r7, #4]
 8001862:	6812      	ldr	r2, [r2, #0]
 8001864:	68d2      	ldr	r2, [r2, #12]
 8001866:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800186a:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 800186c:	2300      	movs	r3, #0
 800186e:	e000      	b.n	8001872 <UART_Transmit_IT+0x9e>
  }
  else
  {
    return HAL_BUSY;
 8001870:	2302      	movs	r3, #2
  }
}
 8001872:	4618      	mov	r0, r3
 8001874:	3714      	adds	r7, #20
 8001876:	46bd      	mov	sp, r7
 8001878:	bc80      	pop	{r7}
 800187a:	4770      	bx	lr

0800187c <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800187c:	b580      	push	{r7, lr}
 800187e:	b082      	sub	sp, #8
 8001880:	af00      	add	r7, sp, #0
 8001882:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8001884:	687b      	ldr	r3, [r7, #4]
 8001886:	681b      	ldr	r3, [r3, #0]
 8001888:	687a      	ldr	r2, [r7, #4]
 800188a:	6812      	ldr	r2, [r2, #0]
 800188c:	68d2      	ldr	r2, [r2, #12]
 800188e:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8001892:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8001894:	687b      	ldr	r3, [r7, #4]
 8001896:	2220      	movs	r2, #32
 8001898:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800189c:	6878      	ldr	r0, [r7, #4]
 800189e:	f000 fc35 	bl	800210c <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 80018a2:	2300      	movs	r3, #0
}
 80018a4:	4618      	mov	r0, r3
 80018a6:	3708      	adds	r7, #8
 80018a8:	46bd      	mov	sp, r7
 80018aa:	bd80      	pop	{r7, pc}

080018ac <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 80018ac:	b580      	push	{r7, lr}
 80018ae:	b084      	sub	sp, #16
 80018b0:	af00      	add	r7, sp, #0
 80018b2:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80018b4:	687b      	ldr	r3, [r7, #4]
 80018b6:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 80018ba:	b2db      	uxtb	r3, r3
 80018bc:	2b22      	cmp	r3, #34	; 0x22
 80018be:	d171      	bne.n	80019a4 <UART_Receive_IT+0xf8>
  {
    if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 80018c0:	687b      	ldr	r3, [r7, #4]
 80018c2:	689b      	ldr	r3, [r3, #8]
 80018c4:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80018c8:	d123      	bne.n	8001912 <UART_Receive_IT+0x66>
    {
      tmp = (uint16_t *) huart->pRxBuffPtr;
 80018ca:	687b      	ldr	r3, [r7, #4]
 80018cc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80018ce:	60fb      	str	r3, [r7, #12]
      if (huart->Init.Parity == UART_PARITY_NONE)
 80018d0:	687b      	ldr	r3, [r7, #4]
 80018d2:	691b      	ldr	r3, [r3, #16]
 80018d4:	2b00      	cmp	r3, #0
 80018d6:	d10e      	bne.n	80018f6 <UART_Receive_IT+0x4a>
      {
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 80018d8:	687b      	ldr	r3, [r7, #4]
 80018da:	681b      	ldr	r3, [r3, #0]
 80018dc:	685b      	ldr	r3, [r3, #4]
 80018de:	b29b      	uxth	r3, r3
 80018e0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80018e4:	b29a      	uxth	r2, r3
 80018e6:	68fb      	ldr	r3, [r7, #12]
 80018e8:	801a      	strh	r2, [r3, #0]
        huart->pRxBuffPtr += 2U;
 80018ea:	687b      	ldr	r3, [r7, #4]
 80018ec:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80018ee:	1c9a      	adds	r2, r3, #2
 80018f0:	687b      	ldr	r3, [r7, #4]
 80018f2:	629a      	str	r2, [r3, #40]	; 0x28
 80018f4:	e029      	b.n	800194a <UART_Receive_IT+0x9e>
      }
      else
      {
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x00FF);
 80018f6:	687b      	ldr	r3, [r7, #4]
 80018f8:	681b      	ldr	r3, [r3, #0]
 80018fa:	685b      	ldr	r3, [r3, #4]
 80018fc:	b29b      	uxth	r3, r3
 80018fe:	b2db      	uxtb	r3, r3
 8001900:	b29a      	uxth	r2, r3
 8001902:	68fb      	ldr	r3, [r7, #12]
 8001904:	801a      	strh	r2, [r3, #0]
        huart->pRxBuffPtr += 1U;
 8001906:	687b      	ldr	r3, [r7, #4]
 8001908:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800190a:	1c5a      	adds	r2, r3, #1
 800190c:	687b      	ldr	r3, [r7, #4]
 800190e:	629a      	str	r2, [r3, #40]	; 0x28
 8001910:	e01b      	b.n	800194a <UART_Receive_IT+0x9e>
      }
    }
    else
    {
      if (huart->Init.Parity == UART_PARITY_NONE)
 8001912:	687b      	ldr	r3, [r7, #4]
 8001914:	691b      	ldr	r3, [r3, #16]
 8001916:	2b00      	cmp	r3, #0
 8001918:	d10a      	bne.n	8001930 <UART_Receive_IT+0x84>
      {
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 800191a:	687b      	ldr	r3, [r7, #4]
 800191c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800191e:	1c59      	adds	r1, r3, #1
 8001920:	687a      	ldr	r2, [r7, #4]
 8001922:	6291      	str	r1, [r2, #40]	; 0x28
 8001924:	687a      	ldr	r2, [r7, #4]
 8001926:	6812      	ldr	r2, [r2, #0]
 8001928:	6852      	ldr	r2, [r2, #4]
 800192a:	b2d2      	uxtb	r2, r2
 800192c:	701a      	strb	r2, [r3, #0]
 800192e:	e00c      	b.n	800194a <UART_Receive_IT+0x9e>
      }
      else
      {
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8001930:	687b      	ldr	r3, [r7, #4]
 8001932:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001934:	1c59      	adds	r1, r3, #1
 8001936:	687a      	ldr	r2, [r7, #4]
 8001938:	6291      	str	r1, [r2, #40]	; 0x28
 800193a:	687a      	ldr	r2, [r7, #4]
 800193c:	6812      	ldr	r2, [r2, #0]
 800193e:	6852      	ldr	r2, [r2, #4]
 8001940:	b2d2      	uxtb	r2, r2
 8001942:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8001946:	b2d2      	uxtb	r2, r2
 8001948:	701a      	strb	r2, [r3, #0]
      }
    }

    if (--huart->RxXferCount == 0U)
 800194a:	687b      	ldr	r3, [r7, #4]
 800194c:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800194e:	b29b      	uxth	r3, r3
 8001950:	3b01      	subs	r3, #1
 8001952:	b29b      	uxth	r3, r3
 8001954:	687a      	ldr	r2, [r7, #4]
 8001956:	4619      	mov	r1, r3
 8001958:	85d1      	strh	r1, [r2, #46]	; 0x2e
 800195a:	2b00      	cmp	r3, #0
 800195c:	d120      	bne.n	80019a0 <UART_Receive_IT+0xf4>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 800195e:	687b      	ldr	r3, [r7, #4]
 8001960:	681b      	ldr	r3, [r3, #0]
 8001962:	687a      	ldr	r2, [r7, #4]
 8001964:	6812      	ldr	r2, [r2, #0]
 8001966:	68d2      	ldr	r2, [r2, #12]
 8001968:	f022 0220 	bic.w	r2, r2, #32
 800196c:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 800196e:	687b      	ldr	r3, [r7, #4]
 8001970:	681b      	ldr	r3, [r3, #0]
 8001972:	687a      	ldr	r2, [r7, #4]
 8001974:	6812      	ldr	r2, [r2, #0]
 8001976:	68d2      	ldr	r2, [r2, #12]
 8001978:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800197c:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 800197e:	687b      	ldr	r3, [r7, #4]
 8001980:	681b      	ldr	r3, [r3, #0]
 8001982:	687a      	ldr	r2, [r7, #4]
 8001984:	6812      	ldr	r2, [r2, #0]
 8001986:	6952      	ldr	r2, [r2, #20]
 8001988:	f022 0201 	bic.w	r2, r2, #1
 800198c:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800198e:	687b      	ldr	r3, [r7, #4]
 8001990:	2220      	movs	r2, #32
 8001992:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
      /*Call registered Rx complete callback*/
      huart->RxCpltCallback(huart);
#else
      /*Call legacy weak Rx complete callback*/
      HAL_UART_RxCpltCallback(huart);
 8001996:	6878      	ldr	r0, [r7, #4]
 8001998:	f000 fc04 	bl	80021a4 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

      return HAL_OK;
 800199c:	2300      	movs	r3, #0
 800199e:	e002      	b.n	80019a6 <UART_Receive_IT+0xfa>
    }
    return HAL_OK;
 80019a0:	2300      	movs	r3, #0
 80019a2:	e000      	b.n	80019a6 <UART_Receive_IT+0xfa>
  }
  else
  {
    return HAL_BUSY;
 80019a4:	2302      	movs	r3, #2
  }
}
 80019a6:	4618      	mov	r0, r3
 80019a8:	3710      	adds	r7, #16
 80019aa:	46bd      	mov	sp, r7
 80019ac:	bd80      	pop	{r7, pc}
	...

080019b0 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80019b0:	b590      	push	{r4, r7, lr}
 80019b2:	b085      	sub	sp, #20
 80019b4:	af00      	add	r7, sp, #0
 80019b6:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80019b8:	687b      	ldr	r3, [r7, #4]
 80019ba:	681b      	ldr	r3, [r3, #0]
 80019bc:	687a      	ldr	r2, [r7, #4]
 80019be:	6812      	ldr	r2, [r2, #0]
 80019c0:	6912      	ldr	r2, [r2, #16]
 80019c2:	f422 5140 	bic.w	r1, r2, #12288	; 0x3000
 80019c6:	687a      	ldr	r2, [r7, #4]
 80019c8:	68d2      	ldr	r2, [r2, #12]
 80019ca:	430a      	orrs	r2, r1
 80019cc:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 80019ce:	687b      	ldr	r3, [r7, #4]
 80019d0:	689a      	ldr	r2, [r3, #8]
 80019d2:	687b      	ldr	r3, [r7, #4]
 80019d4:	691b      	ldr	r3, [r3, #16]
 80019d6:	431a      	orrs	r2, r3
 80019d8:	687b      	ldr	r3, [r7, #4]
 80019da:	695b      	ldr	r3, [r3, #20]
 80019dc:	4313      	orrs	r3, r2
 80019de:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(huart->Instance->CR1,
 80019e0:	687b      	ldr	r3, [r7, #4]
 80019e2:	681a      	ldr	r2, [r3, #0]
 80019e4:	687b      	ldr	r3, [r7, #4]
 80019e6:	681b      	ldr	r3, [r3, #0]
 80019e8:	68db      	ldr	r3, [r3, #12]
 80019ea:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 80019ee:	f023 030c 	bic.w	r3, r3, #12
 80019f2:	68f9      	ldr	r1, [r7, #12]
 80019f4:	430b      	orrs	r3, r1
 80019f6:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80019f8:	687b      	ldr	r3, [r7, #4]
 80019fa:	681b      	ldr	r3, [r3, #0]
 80019fc:	687a      	ldr	r2, [r7, #4]
 80019fe:	6812      	ldr	r2, [r2, #0]
 8001a00:	6952      	ldr	r2, [r2, #20]
 8001a02:	f422 7140 	bic.w	r1, r2, #768	; 0x300
 8001a06:	687a      	ldr	r2, [r7, #4]
 8001a08:	6992      	ldr	r2, [r2, #24]
 8001a0a:	430a      	orrs	r2, r1
 8001a0c:	615a      	str	r2, [r3, #20]
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
    }
  }
#else
  /*-------------------------- USART BRR Configuration ---------------------*/
  if(huart->Instance == USART1)
 8001a0e:	687b      	ldr	r3, [r7, #4]
 8001a10:	681b      	ldr	r3, [r3, #0]
 8001a12:	4a52      	ldr	r2, [pc, #328]	; (8001b5c <UART_SetConfig+0x1ac>)
 8001a14:	4293      	cmp	r3, r2
 8001a16:	d14e      	bne.n	8001ab6 <UART_SetConfig+0x106>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 8001a18:	f7ff fc8e 	bl	8001338 <HAL_RCC_GetPCLK2Freq>
 8001a1c:	60b8      	str	r0, [r7, #8]
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8001a1e:	687b      	ldr	r3, [r7, #4]
 8001a20:	6819      	ldr	r1, [r3, #0]
 8001a22:	68ba      	ldr	r2, [r7, #8]
 8001a24:	4613      	mov	r3, r2
 8001a26:	009b      	lsls	r3, r3, #2
 8001a28:	4413      	add	r3, r2
 8001a2a:	009a      	lsls	r2, r3, #2
 8001a2c:	441a      	add	r2, r3
 8001a2e:	687b      	ldr	r3, [r7, #4]
 8001a30:	685b      	ldr	r3, [r3, #4]
 8001a32:	009b      	lsls	r3, r3, #2
 8001a34:	fbb2 f3f3 	udiv	r3, r2, r3
 8001a38:	4a49      	ldr	r2, [pc, #292]	; (8001b60 <UART_SetConfig+0x1b0>)
 8001a3a:	fba2 2303 	umull	r2, r3, r2, r3
 8001a3e:	095b      	lsrs	r3, r3, #5
 8001a40:	0118      	lsls	r0, r3, #4
 8001a42:	68ba      	ldr	r2, [r7, #8]
 8001a44:	4613      	mov	r3, r2
 8001a46:	009b      	lsls	r3, r3, #2
 8001a48:	4413      	add	r3, r2
 8001a4a:	009a      	lsls	r2, r3, #2
 8001a4c:	441a      	add	r2, r3
 8001a4e:	687b      	ldr	r3, [r7, #4]
 8001a50:	685b      	ldr	r3, [r3, #4]
 8001a52:	009b      	lsls	r3, r3, #2
 8001a54:	fbb2 f2f3 	udiv	r2, r2, r3
 8001a58:	4b41      	ldr	r3, [pc, #260]	; (8001b60 <UART_SetConfig+0x1b0>)
 8001a5a:	fba3 4302 	umull	r4, r3, r3, r2
 8001a5e:	095b      	lsrs	r3, r3, #5
 8001a60:	2464      	movs	r4, #100	; 0x64
 8001a62:	fb04 f303 	mul.w	r3, r4, r3
 8001a66:	1ad3      	subs	r3, r2, r3
 8001a68:	011b      	lsls	r3, r3, #4
 8001a6a:	3332      	adds	r3, #50	; 0x32
 8001a6c:	4a3c      	ldr	r2, [pc, #240]	; (8001b60 <UART_SetConfig+0x1b0>)
 8001a6e:	fba2 2303 	umull	r2, r3, r2, r3
 8001a72:	095b      	lsrs	r3, r3, #5
 8001a74:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8001a78:	4418      	add	r0, r3
 8001a7a:	68ba      	ldr	r2, [r7, #8]
 8001a7c:	4613      	mov	r3, r2
 8001a7e:	009b      	lsls	r3, r3, #2
 8001a80:	4413      	add	r3, r2
 8001a82:	009a      	lsls	r2, r3, #2
 8001a84:	441a      	add	r2, r3
 8001a86:	687b      	ldr	r3, [r7, #4]
 8001a88:	685b      	ldr	r3, [r3, #4]
 8001a8a:	009b      	lsls	r3, r3, #2
 8001a8c:	fbb2 f2f3 	udiv	r2, r2, r3
 8001a90:	4b33      	ldr	r3, [pc, #204]	; (8001b60 <UART_SetConfig+0x1b0>)
 8001a92:	fba3 4302 	umull	r4, r3, r3, r2
 8001a96:	095b      	lsrs	r3, r3, #5
 8001a98:	2464      	movs	r4, #100	; 0x64
 8001a9a:	fb04 f303 	mul.w	r3, r4, r3
 8001a9e:	1ad3      	subs	r3, r2, r3
 8001aa0:	011b      	lsls	r3, r3, #4
 8001aa2:	3332      	adds	r3, #50	; 0x32
 8001aa4:	4a2e      	ldr	r2, [pc, #184]	; (8001b60 <UART_SetConfig+0x1b0>)
 8001aa6:	fba2 2303 	umull	r2, r3, r2, r3
 8001aaa:	095b      	lsrs	r3, r3, #5
 8001aac:	f003 030f 	and.w	r3, r3, #15
 8001ab0:	4403      	add	r3, r0
 8001ab2:	608b      	str	r3, [r1, #8]
  {
    pclk = HAL_RCC_GetPCLK1Freq();
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#endif /* USART_CR1_OVER8 */
}
 8001ab4:	e04d      	b.n	8001b52 <UART_SetConfig+0x1a2>
    pclk = HAL_RCC_GetPCLK1Freq();
 8001ab6:	f7ff fc2b 	bl	8001310 <HAL_RCC_GetPCLK1Freq>
 8001aba:	60b8      	str	r0, [r7, #8]
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8001abc:	687b      	ldr	r3, [r7, #4]
 8001abe:	6819      	ldr	r1, [r3, #0]
 8001ac0:	68ba      	ldr	r2, [r7, #8]
 8001ac2:	4613      	mov	r3, r2
 8001ac4:	009b      	lsls	r3, r3, #2
 8001ac6:	4413      	add	r3, r2
 8001ac8:	009a      	lsls	r2, r3, #2
 8001aca:	441a      	add	r2, r3
 8001acc:	687b      	ldr	r3, [r7, #4]
 8001ace:	685b      	ldr	r3, [r3, #4]
 8001ad0:	009b      	lsls	r3, r3, #2
 8001ad2:	fbb2 f3f3 	udiv	r3, r2, r3
 8001ad6:	4a22      	ldr	r2, [pc, #136]	; (8001b60 <UART_SetConfig+0x1b0>)
 8001ad8:	fba2 2303 	umull	r2, r3, r2, r3
 8001adc:	095b      	lsrs	r3, r3, #5
 8001ade:	0118      	lsls	r0, r3, #4
 8001ae0:	68ba      	ldr	r2, [r7, #8]
 8001ae2:	4613      	mov	r3, r2
 8001ae4:	009b      	lsls	r3, r3, #2
 8001ae6:	4413      	add	r3, r2
 8001ae8:	009a      	lsls	r2, r3, #2
 8001aea:	441a      	add	r2, r3
 8001aec:	687b      	ldr	r3, [r7, #4]
 8001aee:	685b      	ldr	r3, [r3, #4]
 8001af0:	009b      	lsls	r3, r3, #2
 8001af2:	fbb2 f2f3 	udiv	r2, r2, r3
 8001af6:	4b1a      	ldr	r3, [pc, #104]	; (8001b60 <UART_SetConfig+0x1b0>)
 8001af8:	fba3 4302 	umull	r4, r3, r3, r2
 8001afc:	095b      	lsrs	r3, r3, #5
 8001afe:	2464      	movs	r4, #100	; 0x64
 8001b00:	fb04 f303 	mul.w	r3, r4, r3
 8001b04:	1ad3      	subs	r3, r2, r3
 8001b06:	011b      	lsls	r3, r3, #4
 8001b08:	3332      	adds	r3, #50	; 0x32
 8001b0a:	4a15      	ldr	r2, [pc, #84]	; (8001b60 <UART_SetConfig+0x1b0>)
 8001b0c:	fba2 2303 	umull	r2, r3, r2, r3
 8001b10:	095b      	lsrs	r3, r3, #5
 8001b12:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8001b16:	4418      	add	r0, r3
 8001b18:	68ba      	ldr	r2, [r7, #8]
 8001b1a:	4613      	mov	r3, r2
 8001b1c:	009b      	lsls	r3, r3, #2
 8001b1e:	4413      	add	r3, r2
 8001b20:	009a      	lsls	r2, r3, #2
 8001b22:	441a      	add	r2, r3
 8001b24:	687b      	ldr	r3, [r7, #4]
 8001b26:	685b      	ldr	r3, [r3, #4]
 8001b28:	009b      	lsls	r3, r3, #2
 8001b2a:	fbb2 f2f3 	udiv	r2, r2, r3
 8001b2e:	4b0c      	ldr	r3, [pc, #48]	; (8001b60 <UART_SetConfig+0x1b0>)
 8001b30:	fba3 4302 	umull	r4, r3, r3, r2
 8001b34:	095b      	lsrs	r3, r3, #5
 8001b36:	2464      	movs	r4, #100	; 0x64
 8001b38:	fb04 f303 	mul.w	r3, r4, r3
 8001b3c:	1ad3      	subs	r3, r2, r3
 8001b3e:	011b      	lsls	r3, r3, #4
 8001b40:	3332      	adds	r3, #50	; 0x32
 8001b42:	4a07      	ldr	r2, [pc, #28]	; (8001b60 <UART_SetConfig+0x1b0>)
 8001b44:	fba2 2303 	umull	r2, r3, r2, r3
 8001b48:	095b      	lsrs	r3, r3, #5
 8001b4a:	f003 030f 	and.w	r3, r3, #15
 8001b4e:	4403      	add	r3, r0
 8001b50:	608b      	str	r3, [r1, #8]
}
 8001b52:	bf00      	nop
 8001b54:	3714      	adds	r7, #20
 8001b56:	46bd      	mov	sp, r7
 8001b58:	bd90      	pop	{r4, r7, pc}
 8001b5a:	bf00      	nop
 8001b5c:	40013800 	.word	0x40013800
 8001b60:	51eb851f 	.word	0x51eb851f

08001b64 <assert_failed>:
    }

#else
    // empty function !
    void assert_failed(uint8_t * file, uint32_t line) 
    {
 8001b64:	b480      	push	{r7}
 8001b66:	b083      	sub	sp, #12
 8001b68:	af00      	add	r7, sp, #0
 8001b6a:	6078      	str	r0, [r7, #4]
 8001b6c:	6039      	str	r1, [r7, #0]
        (void)file;
        (void)line;
    }
 8001b6e:	bf00      	nop
 8001b70:	370c      	adds	r7, #12
 8001b72:	46bd      	mov	sp, r7
 8001b74:	bc80      	pop	{r7}
 8001b76:	4770      	bx	lr

08001b78 <_2nd_complement>:
 * @param num 
 */
static void _2nd_complement(int32_t* num);


static void _2nd_complement(int32_t* num) {
 8001b78:	b480      	push	{r7}
 8001b7a:	b085      	sub	sp, #20
 8001b7c:	af00      	add	r7, sp, #0
 8001b7e:	6078      	str	r0, [r7, #4]
	int32_t temp = 0;
 8001b80:	2300      	movs	r3, #0
 8001b82:	60fb      	str	r3, [r7, #12]
	temp = (~(*num) + 1); 
 8001b84:	687b      	ldr	r3, [r7, #4]
 8001b86:	681b      	ldr	r3, [r3, #0]
 8001b88:	425b      	negs	r3, r3
 8001b8a:	60fb      	str	r3, [r7, #12]
	*num = temp;
 8001b8c:	687b      	ldr	r3, [r7, #4]
 8001b8e:	68fa      	ldr	r2, [r7, #12]
 8001b90:	601a      	str	r2, [r3, #0]
}
 8001b92:	bf00      	nop
 8001b94:	3714      	adds	r7, #20
 8001b96:	46bd      	mov	sp, r7
 8001b98:	bc80      	pop	{r7}
 8001b9a:	4770      	bx	lr

08001b9c <num2str>:


uint8_t num2str(int32_t num_in, uint8_t *const pStr_out) {
 8001b9c:	b580      	push	{r7, lr}
 8001b9e:	b088      	sub	sp, #32
 8001ba0:	af00      	add	r7, sp, #0
 8001ba2:	6078      	str	r0, [r7, #4]
 8001ba4:	6039      	str	r1, [r7, #0]
	uint8_t i = 0;
 8001ba6:	2300      	movs	r3, #0
 8001ba8:	77fb      	strb	r3, [r7, #31]
	uint8_t i2 = 0;
 8001baa:	2300      	movs	r3, #0
 8001bac:	77bb      	strb	r3, [r7, #30]
	uint8_t num_cnt = 0;
 8001bae:	2300      	movs	r3, #0
 8001bb0:	777b      	strb	r3, [r7, #29]
	uint8_t sign_offset = 0;
 8001bb2:	2300      	movs	r3, #0
 8001bb4:	773b      	strb	r3, [r7, #28]
	uint8_t temp_str[15];
	
	if (num_in == 0){
 8001bb6:	687b      	ldr	r3, [r7, #4]
 8001bb8:	2b00      	cmp	r3, #0
 8001bba:	d109      	bne.n	8001bd0 <num2str+0x34>
		pStr_out[0] = '0';
 8001bbc:	683b      	ldr	r3, [r7, #0]
 8001bbe:	2230      	movs	r2, #48	; 0x30
 8001bc0:	701a      	strb	r2, [r3, #0]
		pStr_out[1] = 0; // zero termination
 8001bc2:	683b      	ldr	r3, [r7, #0]
 8001bc4:	3301      	adds	r3, #1
 8001bc6:	2200      	movs	r2, #0
 8001bc8:	701a      	strb	r2, [r3, #0]
        num_cnt = 0;
 8001bca:	2300      	movs	r3, #0
 8001bcc:	777b      	strb	r3, [r7, #29]
 8001bce:	e053      	b.n	8001c78 <num2str+0xdc>
	} else {

		if (num_in < 0)
 8001bd0:	687b      	ldr	r3, [r7, #4]
 8001bd2:	2b00      	cmp	r3, #0
 8001bd4:	da08      	bge.n	8001be8 <num2str+0x4c>
		{
			pStr_out[0] = '-';
 8001bd6:	683b      	ldr	r3, [r7, #0]
 8001bd8:	222d      	movs	r2, #45	; 0x2d
 8001bda:	701a      	strb	r2, [r3, #0]
			sign_offset = 1;
 8001bdc:	2301      	movs	r3, #1
 8001bde:	773b      	strb	r3, [r7, #28]
			_2nd_complement(&num_in);
 8001be0:	1d3b      	adds	r3, r7, #4
 8001be2:	4618      	mov	r0, r3
 8001be4:	f7ff ffc8 	bl	8001b78 <_2nd_complement>
		}
		for (i = 0; num_in > 0; i++)
 8001be8:	2300      	movs	r3, #0
 8001bea:	77fb      	strb	r3, [r7, #31]
 8001bec:	e01f      	b.n	8001c2e <num2str+0x92>
		{
            /* @todo try to replace % operator (assumsion is that this is slow on 8bit) */
			temp_str[i] = (uint8_t)((num_in % 10) + '0'); // ascii shift for numbers 0 -> 48(dec)
 8001bee:	7ff8      	ldrb	r0, [r7, #31]
 8001bf0:	687a      	ldr	r2, [r7, #4]
 8001bf2:	4b25      	ldr	r3, [pc, #148]	; (8001c88 <num2str+0xec>)
 8001bf4:	fb83 1302 	smull	r1, r3, r3, r2
 8001bf8:	1099      	asrs	r1, r3, #2
 8001bfa:	17d3      	asrs	r3, r2, #31
 8001bfc:	1ac9      	subs	r1, r1, r3
 8001bfe:	460b      	mov	r3, r1
 8001c00:	009b      	lsls	r3, r3, #2
 8001c02:	440b      	add	r3, r1
 8001c04:	005b      	lsls	r3, r3, #1
 8001c06:	1ad1      	subs	r1, r2, r3
 8001c08:	b2cb      	uxtb	r3, r1
 8001c0a:	3330      	adds	r3, #48	; 0x30
 8001c0c:	b2da      	uxtb	r2, r3
 8001c0e:	f107 0320 	add.w	r3, r7, #32
 8001c12:	4403      	add	r3, r0
 8001c14:	f803 2c14 	strb.w	r2, [r3, #-20]
			num_in = num_in / 10;
 8001c18:	687b      	ldr	r3, [r7, #4]
 8001c1a:	4a1b      	ldr	r2, [pc, #108]	; (8001c88 <num2str+0xec>)
 8001c1c:	fb82 1203 	smull	r1, r2, r2, r3
 8001c20:	1092      	asrs	r2, r2, #2
 8001c22:	17db      	asrs	r3, r3, #31
 8001c24:	1ad3      	subs	r3, r2, r3
 8001c26:	607b      	str	r3, [r7, #4]
		for (i = 0; num_in > 0; i++)
 8001c28:	7ffb      	ldrb	r3, [r7, #31]
 8001c2a:	3301      	adds	r3, #1
 8001c2c:	77fb      	strb	r3, [r7, #31]
 8001c2e:	687b      	ldr	r3, [r7, #4]
 8001c30:	2b00      	cmp	r3, #0
 8001c32:	dcdc      	bgt.n	8001bee <num2str+0x52>
		}
		num_cnt = i;
 8001c34:	7ffb      	ldrb	r3, [r7, #31]
 8001c36:	777b      	strb	r3, [r7, #29]
		i += sign_offset;
 8001c38:	7ffa      	ldrb	r2, [r7, #31]
 8001c3a:	7f3b      	ldrb	r3, [r7, #28]
 8001c3c:	4413      	add	r3, r2
 8001c3e:	77fb      	strb	r3, [r7, #31]
		// add null termination at the end of string
		pStr_out[i] = 0;
 8001c40:	7ffb      	ldrb	r3, [r7, #31]
 8001c42:	683a      	ldr	r2, [r7, #0]
 8001c44:	4413      	add	r3, r2
 8001c46:	2200      	movs	r2, #0
 8001c48:	701a      	strb	r2, [r3, #0]
		// revers array
		for (i2 = 0; i2 < num_cnt; i2++)
 8001c4a:	2300      	movs	r3, #0
 8001c4c:	77bb      	strb	r3, [r7, #30]
 8001c4e:	e00f      	b.n	8001c70 <num2str+0xd4>
		{
			i--;
 8001c50:	7ffb      	ldrb	r3, [r7, #31]
 8001c52:	3b01      	subs	r3, #1
 8001c54:	77fb      	strb	r3, [r7, #31]
			pStr_out[i] = temp_str[i2];
 8001c56:	7ffb      	ldrb	r3, [r7, #31]
 8001c58:	683a      	ldr	r2, [r7, #0]
 8001c5a:	4413      	add	r3, r2
 8001c5c:	7fba      	ldrb	r2, [r7, #30]
 8001c5e:	f107 0120 	add.w	r1, r7, #32
 8001c62:	440a      	add	r2, r1
 8001c64:	f812 2c14 	ldrb.w	r2, [r2, #-20]
 8001c68:	701a      	strb	r2, [r3, #0]
		for (i2 = 0; i2 < num_cnt; i2++)
 8001c6a:	7fbb      	ldrb	r3, [r7, #30]
 8001c6c:	3301      	adds	r3, #1
 8001c6e:	77bb      	strb	r3, [r7, #30]
 8001c70:	7fba      	ldrb	r2, [r7, #30]
 8001c72:	7f7b      	ldrb	r3, [r7, #29]
 8001c74:	429a      	cmp	r2, r3
 8001c76:	d3eb      	bcc.n	8001c50 <num2str+0xb4>
		}
	}

    /* return string size */
	return (uint8_t)(num_cnt + sign_offset);
 8001c78:	7f7a      	ldrb	r2, [r7, #29]
 8001c7a:	7f3b      	ldrb	r3, [r7, #28]
 8001c7c:	4413      	add	r3, r2
 8001c7e:	b2db      	uxtb	r3, r3
}
 8001c80:	4618      	mov	r0, r3
 8001c82:	3720      	adds	r7, #32
 8001c84:	46bd      	mov	sp, r7
 8001c86:	bd80      	pop	{r7, pc}
 8001c88:	66666667 	.word	0x66666667

08001c8c <RingBuff_init>:
    &flush_method
};

/* constructor */
void RingBuff_init(ringBuff_t *pThis, ringBuff_data_t *pData, size_t dataSize)
{
 8001c8c:	b480      	push	{r7}
 8001c8e:	b087      	sub	sp, #28
 8001c90:	af00      	add	r7, sp, #0
 8001c92:	60f8      	str	r0, [r7, #12]
 8001c94:	60b9      	str	r1, [r7, #8]
 8001c96:	607a      	str	r2, [r7, #4]
    uint16_t loop_itr = 0;
 8001c98:	2300      	movs	r3, #0
 8001c9a:	82fb      	strh	r3, [r7, #22]

    pThis->_head = 0x00;
 8001c9c:	68fb      	ldr	r3, [r7, #12]
 8001c9e:	2200      	movs	r2, #0
 8001ca0:	801a      	strh	r2, [r3, #0]
    pThis->_tail = 0x00;
 8001ca2:	68fb      	ldr	r3, [r7, #12]
 8001ca4:	2200      	movs	r2, #0
 8001ca6:	805a      	strh	r2, [r3, #2]
    pThis->_pData = pData;
 8001ca8:	68fb      	ldr	r3, [r7, #12]
 8001caa:	68ba      	ldr	r2, [r7, #8]
 8001cac:	605a      	str	r2, [r3, #4]
    pThis->_dataSize = dataSize;
 8001cae:	687b      	ldr	r3, [r7, #4]
 8001cb0:	b29a      	uxth	r2, r3
 8001cb2:	68fb      	ldr	r3, [r7, #12]
 8001cb4:	811a      	strh	r2, [r3, #8]
    /* initialize ring buffer to 0 */
    for (loop_itr = 0; loop_itr < dataSize; ++loop_itr)
 8001cb6:	2300      	movs	r3, #0
 8001cb8:	82fb      	strh	r3, [r7, #22]
 8001cba:	e008      	b.n	8001cce <RingBuff_init+0x42>
    {
        pThis->_pData[loop_itr] = 0x00; 
 8001cbc:	68fb      	ldr	r3, [r7, #12]
 8001cbe:	685a      	ldr	r2, [r3, #4]
 8001cc0:	8afb      	ldrh	r3, [r7, #22]
 8001cc2:	4413      	add	r3, r2
 8001cc4:	2200      	movs	r2, #0
 8001cc6:	701a      	strb	r2, [r3, #0]
    for (loop_itr = 0; loop_itr < dataSize; ++loop_itr)
 8001cc8:	8afb      	ldrh	r3, [r7, #22]
 8001cca:	3301      	adds	r3, #1
 8001ccc:	82fb      	strh	r3, [r7, #22]
 8001cce:	8afa      	ldrh	r2, [r7, #22]
 8001cd0:	687b      	ldr	r3, [r7, #4]
 8001cd2:	429a      	cmp	r2, r3
 8001cd4:	d3f2      	bcc.n	8001cbc <RingBuff_init+0x30>
        //*(pThis->_pData + loop_itr) = 0x00;
    }
}
 8001cd6:	bf00      	nop
 8001cd8:	371c      	adds	r7, #28
 8001cda:	46bd      	mov	sp, r7
 8001cdc:	bc80      	pop	{r7}
 8001cde:	4770      	bx	lr

08001ce0 <push_method>:

//=====================================================================================
/* methods implementation */

static void push_method(ringBuff_t *pThis, ringBuff_data_t newData)
{
 8001ce0:	b580      	push	{r7, lr}
 8001ce2:	b084      	sub	sp, #16
 8001ce4:	af00      	add	r7, sp, #0
 8001ce6:	6078      	str	r0, [r7, #4]
 8001ce8:	460b      	mov	r3, r1
 8001cea:	70fb      	strb	r3, [r7, #3]
    /* this "magic" make line buffer into ring buffer */
    uint16_t new_head = (pThis->_head + 1) & (pThis->_dataSize - 1); 
 8001cec:	687b      	ldr	r3, [r7, #4]
 8001cee:	881b      	ldrh	r3, [r3, #0]
 8001cf0:	3301      	adds	r3, #1
 8001cf2:	b29b      	uxth	r3, r3
 8001cf4:	b21a      	sxth	r2, r3
 8001cf6:	687b      	ldr	r3, [r7, #4]
 8001cf8:	891b      	ldrh	r3, [r3, #8]
 8001cfa:	3b01      	subs	r3, #1
 8001cfc:	b29b      	uxth	r3, r3
 8001cfe:	b21b      	sxth	r3, r3
 8001d00:	4013      	ands	r3, r2
 8001d02:	b21b      	sxth	r3, r3
 8001d04:	81fb      	strh	r3, [r7, #14]

    if(new_head != pThis->_tail)
 8001d06:	687b      	ldr	r3, [r7, #4]
 8001d08:	885b      	ldrh	r3, [r3, #2]
 8001d0a:	89fa      	ldrh	r2, [r7, #14]
 8001d0c:	429a      	cmp	r2, r3
 8001d0e:	d00a      	beq.n	8001d26 <push_method+0x46>
    {
        pThis->_pData[pThis->_head] = newData;
 8001d10:	687b      	ldr	r3, [r7, #4]
 8001d12:	685b      	ldr	r3, [r3, #4]
 8001d14:	687a      	ldr	r2, [r7, #4]
 8001d16:	8812      	ldrh	r2, [r2, #0]
 8001d18:	4413      	add	r3, r2
 8001d1a:	78fa      	ldrb	r2, [r7, #3]
 8001d1c:	701a      	strb	r2, [r3, #0]
        pThis->_head = new_head;
 8001d1e:	687b      	ldr	r3, [r7, #4]
 8001d20:	89fa      	ldrh	r2, [r7, #14]
 8001d22:	801a      	strh	r2, [r3, #0]
    else
    {
        // ERROR, can't override buffer
        assert(0);
    }  
}
 8001d24:	e003      	b.n	8001d2e <push_method+0x4e>
        assert(0);
 8001d26:	2150      	movs	r1, #80	; 0x50
 8001d28:	4803      	ldr	r0, [pc, #12]	; (8001d38 <push_method+0x58>)
 8001d2a:	f7ff ff1b 	bl	8001b64 <assert_failed>
}
 8001d2e:	bf00      	nop
 8001d30:	3710      	adds	r7, #16
 8001d32:	46bd      	mov	sp, r7
 8001d34:	bd80      	pop	{r7, pc}
 8001d36:	bf00      	nop
 8001d38:	08002468 	.word	0x08002468

08001d3c <get_method>:

static ringBuff_data_t get_method(ringBuff_t *pThis)
{
 8001d3c:	b480      	push	{r7}
 8001d3e:	b085      	sub	sp, #20
 8001d40:	af00      	add	r7, sp, #0
 8001d42:	6078      	str	r0, [r7, #4]
	ringBuff_data_t ret_value = 0;
 8001d44:	2300      	movs	r3, #0
 8001d46:	73fb      	strb	r3, [r7, #15]

	if (pThis->_tail != pThis->_head)
 8001d48:	687b      	ldr	r3, [r7, #4]
 8001d4a:	885a      	ldrh	r2, [r3, #2]
 8001d4c:	687b      	ldr	r3, [r7, #4]
 8001d4e:	881b      	ldrh	r3, [r3, #0]
 8001d50:	429a      	cmp	r2, r3
 8001d52:	d016      	beq.n	8001d82 <get_method+0x46>
	{
		ret_value = pThis->_pData[pThis->_tail];
 8001d54:	687b      	ldr	r3, [r7, #4]
 8001d56:	685b      	ldr	r3, [r3, #4]
 8001d58:	687a      	ldr	r2, [r7, #4]
 8001d5a:	8852      	ldrh	r2, [r2, #2]
 8001d5c:	4413      	add	r3, r2
 8001d5e:	781b      	ldrb	r3, [r3, #0]
 8001d60:	73fb      	strb	r3, [r7, #15]
        /* this "magic" make line buffer into ring buffer */
		pThis->_tail = (pThis->_tail + 1) & (pThis->_dataSize - 1); 
 8001d62:	687b      	ldr	r3, [r7, #4]
 8001d64:	885b      	ldrh	r3, [r3, #2]
 8001d66:	3301      	adds	r3, #1
 8001d68:	b29b      	uxth	r3, r3
 8001d6a:	b21a      	sxth	r2, r3
 8001d6c:	687b      	ldr	r3, [r7, #4]
 8001d6e:	891b      	ldrh	r3, [r3, #8]
 8001d70:	3b01      	subs	r3, #1
 8001d72:	b29b      	uxth	r3, r3
 8001d74:	b21b      	sxth	r3, r3
 8001d76:	4013      	ands	r3, r2
 8001d78:	b21b      	sxth	r3, r3
 8001d7a:	b29a      	uxth	r2, r3
 8001d7c:	687b      	ldr	r3, [r7, #4]
 8001d7e:	805a      	strh	r2, [r3, #2]
 8001d80:	e001      	b.n	8001d86 <get_method+0x4a>
	} else {
		ret_value = 0;
 8001d82:	2300      	movs	r3, #0
 8001d84:	73fb      	strb	r3, [r7, #15]
	}
	return ret_value;
 8001d86:	7bfb      	ldrb	r3, [r7, #15]
}
 8001d88:	4618      	mov	r0, r3
 8001d8a:	3714      	adds	r7, #20
 8001d8c:	46bd      	mov	sp, r7
 8001d8e:	bc80      	pop	{r7}
 8001d90:	4770      	bx	lr

08001d92 <get_nBytes_method>:

static uint16_t get_nBytes_method(ringBuff_t *pThis)
{
 8001d92:	b480      	push	{r7}
 8001d94:	b083      	sub	sp, #12
 8001d96:	af00      	add	r7, sp, #0
 8001d98:	6078      	str	r0, [r7, #4]
	return((pThis->_head - pThis->_tail) & (pThis->_dataSize - 1));
 8001d9a:	687b      	ldr	r3, [r7, #4]
 8001d9c:	881a      	ldrh	r2, [r3, #0]
 8001d9e:	687b      	ldr	r3, [r7, #4]
 8001da0:	885b      	ldrh	r3, [r3, #2]
 8001da2:	1ad3      	subs	r3, r2, r3
 8001da4:	b29b      	uxth	r3, r3
 8001da6:	b21a      	sxth	r2, r3
 8001da8:	687b      	ldr	r3, [r7, #4]
 8001daa:	891b      	ldrh	r3, [r3, #8]
 8001dac:	3b01      	subs	r3, #1
 8001dae:	b29b      	uxth	r3, r3
 8001db0:	b21b      	sxth	r3, r3
 8001db2:	4013      	ands	r3, r2
 8001db4:	b21b      	sxth	r3, r3
 8001db6:	b29b      	uxth	r3, r3
}
 8001db8:	4618      	mov	r0, r3
 8001dba:	370c      	adds	r7, #12
 8001dbc:	46bd      	mov	sp, r7
 8001dbe:	bc80      	pop	{r7}
 8001dc0:	4770      	bx	lr

08001dc2 <flush_method>:

static void	flush_method(ringBuff_t *pThis){
 8001dc2:	b480      	push	{r7}
 8001dc4:	b083      	sub	sp, #12
 8001dc6:	af00      	add	r7, sp, #0
 8001dc8:	6078      	str	r0, [r7, #4]
	pThis->_head = pThis->_tail;
 8001dca:	687b      	ldr	r3, [r7, #4]
 8001dcc:	885a      	ldrh	r2, [r3, #2]
 8001dce:	687b      	ldr	r3, [r7, #4]
 8001dd0:	801a      	strh	r2, [r3, #0]
}
 8001dd2:	bf00      	nop
 8001dd4:	370c      	adds	r7, #12
 8001dd6:	46bd      	mov	sp, r7
 8001dd8:	bc80      	pop	{r7}
 8001dda:	4770      	bx	lr

08001ddc <Serial_init>:
    &Rx_lastTime
};
//=========================================================

/* constructor */
void Serial_init(serial_ctrl_desc_t *p_Serial_ctrl_desc, void *p_HW_handle) {
 8001ddc:	b580      	push	{r7, lr}
 8001dde:	b082      	sub	sp, #8
 8001de0:	af00      	add	r7, sp, #0
 8001de2:	6078      	str	r0, [r7, #4]
 8001de4:	6039      	str	r1, [r7, #0]

    assert(p_Serial_ctrl_desc != NULL);
 8001de6:	687b      	ldr	r3, [r7, #4]
 8001de8:	2b00      	cmp	r3, #0
 8001dea:	d103      	bne.n	8001df4 <Serial_init+0x18>
 8001dec:	21c2      	movs	r1, #194	; 0xc2
 8001dee:	4810      	ldr	r0, [pc, #64]	; (8001e30 <Serial_init+0x54>)
 8001df0:	f7ff feb8 	bl	8001b64 <assert_failed>
    assert(p_HW_handle != NULL);
 8001df4:	683b      	ldr	r3, [r7, #0]
 8001df6:	2b00      	cmp	r3, #0
 8001df8:	d103      	bne.n	8001e02 <Serial_init+0x26>
 8001dfa:	21c3      	movs	r1, #195	; 0xc3
 8001dfc:	480c      	ldr	r0, [pc, #48]	; (8001e30 <Serial_init+0x54>)
 8001dfe:	f7ff feb1 	bl	8001b64 <assert_failed>

    RingBuff_init(p_Serial_ctrl_desc->p_xBuff_Tx, p_Serial_ctrl_desc->p_data_Tx, BUFF_0_TX_SIZE);
 8001e02:	687b      	ldr	r3, [r7, #4]
 8001e04:	6858      	ldr	r0, [r3, #4]
 8001e06:	687b      	ldr	r3, [r7, #4]
 8001e08:	689b      	ldr	r3, [r3, #8]
 8001e0a:	2240      	movs	r2, #64	; 0x40
 8001e0c:	4619      	mov	r1, r3
 8001e0e:	f7ff ff3d 	bl	8001c8c <RingBuff_init>
    RingBuff_init(p_Serial_ctrl_desc->p_xBuff_Rx, p_Serial_ctrl_desc->p_data_Rx, BUFF_0_RX_SIZE);
 8001e12:	687b      	ldr	r3, [r7, #4]
 8001e14:	68d8      	ldr	r0, [r3, #12]
 8001e16:	687b      	ldr	r3, [r7, #4]
 8001e18:	691b      	ldr	r3, [r3, #16]
 8001e1a:	2240      	movs	r2, #64	; 0x40
 8001e1c:	4619      	mov	r1, r3
 8001e1e:	f7ff ff35 	bl	8001c8c <RingBuff_init>

    p_Serial_ctrl_desc->p_uartHW = (UART_HandleTypeDef*)p_HW_handle;
 8001e22:	687b      	ldr	r3, [r7, #4]
 8001e24:	683a      	ldr	r2, [r7, #0]
 8001e26:	601a      	str	r2, [r3, #0]
}
 8001e28:	bf00      	nop
 8001e2a:	3708      	adds	r7, #8
 8001e2c:	46bd      	mov	sp, r7
 8001e2e:	bd80      	pop	{r7, pc}
 8001e30:	0800249c 	.word	0x0800249c

08001e34 <print>:


//=========================================================
/* methods implementation */

void print(serial_ctrl_desc_t *p_ctrl_desc, const uint8_t * const pStr){
 8001e34:	b580      	push	{r7, lr}
 8001e36:	b084      	sub	sp, #16
 8001e38:	af00      	add	r7, sp, #0
 8001e3a:	6078      	str	r0, [r7, #4]
 8001e3c:	6039      	str	r1, [r7, #0]
    /* write to ring buffer and start send if not currently not active */
    uint_fast8_t i = 0;
 8001e3e:	2300      	movs	r3, #0
 8001e40:	60fb      	str	r3, [r7, #12]
    static uint_fast8_t byte2send;

    while (pStr[i] != 0x00) // const c-strings are '\0'(0x00) terminated 
 8001e42:	e00b      	b.n	8001e5c <print+0x28>
    {
        // write to buffer
        RingBuff.push(p_ctrl_desc->p_xBuff_Tx, pStr[i++]);
 8001e44:	4b1c      	ldr	r3, [pc, #112]	; (8001eb8 <print+0x84>)
 8001e46:	681a      	ldr	r2, [r3, #0]
 8001e48:	687b      	ldr	r3, [r7, #4]
 8001e4a:	6858      	ldr	r0, [r3, #4]
 8001e4c:	68fb      	ldr	r3, [r7, #12]
 8001e4e:	1c59      	adds	r1, r3, #1
 8001e50:	60f9      	str	r1, [r7, #12]
 8001e52:	6839      	ldr	r1, [r7, #0]
 8001e54:	440b      	add	r3, r1
 8001e56:	781b      	ldrb	r3, [r3, #0]
 8001e58:	4619      	mov	r1, r3
 8001e5a:	4790      	blx	r2
    while (pStr[i] != 0x00) // const c-strings are '\0'(0x00) terminated 
 8001e5c:	683a      	ldr	r2, [r7, #0]
 8001e5e:	68fb      	ldr	r3, [r7, #12]
 8001e60:	4413      	add	r3, r2
 8001e62:	781b      	ldrb	r3, [r3, #0]
 8001e64:	2b00      	cmp	r3, #0
 8001e66:	d1ed      	bne.n	8001e44 <print+0x10>
    }
        
    if (p_ctrl_desc->Tx_active_F == 0)
 8001e68:	687b      	ldr	r3, [r7, #4]
 8001e6a:	7d9b      	ldrb	r3, [r3, #22]
 8001e6c:	2b00      	cmp	r3, #0
 8001e6e:	d11f      	bne.n	8001eb0 <print+0x7c>
    {
        // initiate send
        byte2send = RingBuff.get(p_ctrl_desc->p_xBuff_Tx);
 8001e70:	4b11      	ldr	r3, [pc, #68]	; (8001eb8 <print+0x84>)
 8001e72:	685b      	ldr	r3, [r3, #4]
 8001e74:	687a      	ldr	r2, [r7, #4]
 8001e76:	6852      	ldr	r2, [r2, #4]
 8001e78:	4610      	mov	r0, r2
 8001e7a:	4798      	blx	r3
 8001e7c:	4603      	mov	r3, r0
 8001e7e:	461a      	mov	r2, r3
 8001e80:	4b0e      	ldr	r3, [pc, #56]	; (8001ebc <print+0x88>)
 8001e82:	601a      	str	r2, [r3, #0]
        HAL_status = HAL_UART_Transmit_IT(p_ctrl_desc->p_uartHW, &byte2send, 1);
 8001e84:	687b      	ldr	r3, [r7, #4]
 8001e86:	681b      	ldr	r3, [r3, #0]
 8001e88:	2201      	movs	r2, #1
 8001e8a:	490c      	ldr	r1, [pc, #48]	; (8001ebc <print+0x88>)
 8001e8c:	4618      	mov	r0, r3
 8001e8e:	f7ff fad2 	bl	8001436 <HAL_UART_Transmit_IT>
 8001e92:	4603      	mov	r3, r0
 8001e94:	461a      	mov	r2, r3
 8001e96:	4b0a      	ldr	r3, [pc, #40]	; (8001ec0 <print+0x8c>)
 8001e98:	701a      	strb	r2, [r3, #0]
        if (HAL_status != HAL_OK)
 8001e9a:	4b09      	ldr	r3, [pc, #36]	; (8001ec0 <print+0x8c>)
 8001e9c:	781b      	ldrb	r3, [r3, #0]
 8001e9e:	2b00      	cmp	r3, #0
 8001ea0:	d003      	beq.n	8001eaa <print+0x76>
        {
            assert(0);
 8001ea2:	21e1      	movs	r1, #225	; 0xe1
 8001ea4:	4807      	ldr	r0, [pc, #28]	; (8001ec4 <print+0x90>)
 8001ea6:	f7ff fe5d 	bl	8001b64 <assert_failed>
        }
        p_ctrl_desc->Tx_active_F = 1;
 8001eaa:	687b      	ldr	r3, [r7, #4]
 8001eac:	2201      	movs	r2, #1
 8001eae:	759a      	strb	r2, [r3, #22]
    }
}
 8001eb0:	bf00      	nop
 8001eb2:	3710      	adds	r7, #16
 8001eb4:	46bd      	mov	sp, r7
 8001eb6:	bd80      	pop	{r7, pc}
 8001eb8:	080024f0 	.word	0x080024f0
 8001ebc:	2000006c 	.word	0x2000006c
 8001ec0:	20000068 	.word	0x20000068
 8001ec4:	0800249c 	.word	0x0800249c

08001ec8 <println>:

void println(serial_ctrl_desc_t *p_ctrl_desc, const uint8_t * const pStr){
 8001ec8:	b580      	push	{r7, lr}
 8001eca:	b082      	sub	sp, #8
 8001ecc:	af00      	add	r7, sp, #0
 8001ece:	6078      	str	r0, [r7, #4]
 8001ed0:	6039      	str	r1, [r7, #0]
    print(p_ctrl_desc, pStr);
 8001ed2:	6839      	ldr	r1, [r7, #0]
 8001ed4:	6878      	ldr	r0, [r7, #4]
 8001ed6:	f7ff ffad 	bl	8001e34 <print>
    print(p_ctrl_desc, "\n");
 8001eda:	4904      	ldr	r1, [pc, #16]	; (8001eec <println+0x24>)
 8001edc:	6878      	ldr	r0, [r7, #4]
 8001ede:	f7ff ffa9 	bl	8001e34 <print>
}
 8001ee2:	bf00      	nop
 8001ee4:	3708      	adds	r7, #8
 8001ee6:	46bd      	mov	sp, r7
 8001ee8:	bd80      	pop	{r7, pc}
 8001eea:	bf00      	nop
 8001eec:	080024b8 	.word	0x080024b8

08001ef0 <write>:

void write(serial_ctrl_desc_t *p_ctrl_desc, uint8_t *const pSurce, size_t size){
 8001ef0:	b580      	push	{r7, lr}
 8001ef2:	b086      	sub	sp, #24
 8001ef4:	af00      	add	r7, sp, #0
 8001ef6:	60f8      	str	r0, [r7, #12]
 8001ef8:	60b9      	str	r1, [r7, #8]
 8001efa:	607a      	str	r2, [r7, #4]
    /* write to ring buffer and start send if not currently not active */
    uint_fast8_t i = 0;
 8001efc:	2300      	movs	r3, #0
 8001efe:	617b      	str	r3, [r7, #20]
    static uint_fast8_t byte2send;

    while (i < size) // const c-strings are '\0'(0x00) terminated 
 8001f00:	e00b      	b.n	8001f1a <write+0x2a>
    {
        // write to buffer
        RingBuff.push(p_ctrl_desc->p_xBuff_Tx, pSurce[i++]);
 8001f02:	4b1c      	ldr	r3, [pc, #112]	; (8001f74 <write+0x84>)
 8001f04:	681a      	ldr	r2, [r3, #0]
 8001f06:	68fb      	ldr	r3, [r7, #12]
 8001f08:	6858      	ldr	r0, [r3, #4]
 8001f0a:	697b      	ldr	r3, [r7, #20]
 8001f0c:	1c59      	adds	r1, r3, #1
 8001f0e:	6179      	str	r1, [r7, #20]
 8001f10:	68b9      	ldr	r1, [r7, #8]
 8001f12:	440b      	add	r3, r1
 8001f14:	781b      	ldrb	r3, [r3, #0]
 8001f16:	4619      	mov	r1, r3
 8001f18:	4790      	blx	r2
    while (i < size) // const c-strings are '\0'(0x00) terminated 
 8001f1a:	697a      	ldr	r2, [r7, #20]
 8001f1c:	687b      	ldr	r3, [r7, #4]
 8001f1e:	429a      	cmp	r2, r3
 8001f20:	d3ef      	bcc.n	8001f02 <write+0x12>
    }
        
    if (p_ctrl_desc->Tx_active_F == 0)
 8001f22:	68fb      	ldr	r3, [r7, #12]
 8001f24:	7d9b      	ldrb	r3, [r3, #22]
 8001f26:	2b00      	cmp	r3, #0
 8001f28:	d11f      	bne.n	8001f6a <write+0x7a>
    {
        // initiate send
        byte2send = RingBuff.get(p_ctrl_desc->p_xBuff_Tx);
 8001f2a:	4b12      	ldr	r3, [pc, #72]	; (8001f74 <write+0x84>)
 8001f2c:	685b      	ldr	r3, [r3, #4]
 8001f2e:	68fa      	ldr	r2, [r7, #12]
 8001f30:	6852      	ldr	r2, [r2, #4]
 8001f32:	4610      	mov	r0, r2
 8001f34:	4798      	blx	r3
 8001f36:	4603      	mov	r3, r0
 8001f38:	461a      	mov	r2, r3
 8001f3a:	4b0f      	ldr	r3, [pc, #60]	; (8001f78 <write+0x88>)
 8001f3c:	601a      	str	r2, [r3, #0]
        HAL_status = HAL_UART_Transmit_IT(p_ctrl_desc->p_uartHW, &byte2send, 1);
 8001f3e:	68fb      	ldr	r3, [r7, #12]
 8001f40:	681b      	ldr	r3, [r3, #0]
 8001f42:	2201      	movs	r2, #1
 8001f44:	490c      	ldr	r1, [pc, #48]	; (8001f78 <write+0x88>)
 8001f46:	4618      	mov	r0, r3
 8001f48:	f7ff fa75 	bl	8001436 <HAL_UART_Transmit_IT>
 8001f4c:	4603      	mov	r3, r0
 8001f4e:	461a      	mov	r2, r3
 8001f50:	4b0a      	ldr	r3, [pc, #40]	; (8001f7c <write+0x8c>)
 8001f52:	701a      	strb	r2, [r3, #0]
        if (HAL_status != HAL_OK)
 8001f54:	4b09      	ldr	r3, [pc, #36]	; (8001f7c <write+0x8c>)
 8001f56:	781b      	ldrb	r3, [r3, #0]
 8001f58:	2b00      	cmp	r3, #0
 8001f5a:	d003      	beq.n	8001f64 <write+0x74>
        {
            assert(0);
 8001f5c:	21fe      	movs	r1, #254	; 0xfe
 8001f5e:	4808      	ldr	r0, [pc, #32]	; (8001f80 <write+0x90>)
 8001f60:	f7ff fe00 	bl	8001b64 <assert_failed>
        }
        p_ctrl_desc->Tx_active_F = 1;
 8001f64:	68fb      	ldr	r3, [r7, #12]
 8001f66:	2201      	movs	r2, #1
 8001f68:	759a      	strb	r2, [r3, #22]
    }
}
 8001f6a:	bf00      	nop
 8001f6c:	3718      	adds	r7, #24
 8001f6e:	46bd      	mov	sp, r7
 8001f70:	bd80      	pop	{r7, pc}
 8001f72:	bf00      	nop
 8001f74:	080024f0 	.word	0x080024f0
 8001f78:	20000070 	.word	0x20000070
 8001f7c:	20000068 	.word	0x20000068
 8001f80:	0800249c 	.word	0x0800249c

08001f84 <isData>:


uint16_t isData (serial_ctrl_desc_t *p_ctrl_desc) {
 8001f84:	b580      	push	{r7, lr}
 8001f86:	b084      	sub	sp, #16
 8001f88:	af00      	add	r7, sp, #0
 8001f8a:	6078      	str	r0, [r7, #4]
    uint_fast16_t data_cnt = 0;
 8001f8c:	2300      	movs	r3, #0
 8001f8e:	60fb      	str	r3, [r7, #12]
    data_cnt = RingBuff.get_nBytes(p_ctrl_desc->p_xBuff_Rx);
 8001f90:	4b06      	ldr	r3, [pc, #24]	; (8001fac <isData+0x28>)
 8001f92:	689b      	ldr	r3, [r3, #8]
 8001f94:	687a      	ldr	r2, [r7, #4]
 8001f96:	68d2      	ldr	r2, [r2, #12]
 8001f98:	4610      	mov	r0, r2
 8001f9a:	4798      	blx	r3
 8001f9c:	4603      	mov	r3, r0
 8001f9e:	60fb      	str	r3, [r7, #12]
    return (data_cnt);
 8001fa0:	68fb      	ldr	r3, [r7, #12]
 8001fa2:	b29b      	uxth	r3, r3
}
 8001fa4:	4618      	mov	r0, r3
 8001fa6:	3710      	adds	r7, #16
 8001fa8:	46bd      	mov	sp, r7
 8001faa:	bd80      	pop	{r7, pc}
 8001fac:	080024f0 	.word	0x080024f0

08001fb0 <flush>:

void flush(serial_ctrl_desc_t *p_ctrl_desc) {
 8001fb0:	b580      	push	{r7, lr}
 8001fb2:	b082      	sub	sp, #8
 8001fb4:	af00      	add	r7, sp, #0
 8001fb6:	6078      	str	r0, [r7, #4]
    RingBuff.flush(p_ctrl_desc->p_xBuff_Rx);
 8001fb8:	4b04      	ldr	r3, [pc, #16]	; (8001fcc <flush+0x1c>)
 8001fba:	68db      	ldr	r3, [r3, #12]
 8001fbc:	687a      	ldr	r2, [r7, #4]
 8001fbe:	68d2      	ldr	r2, [r2, #12]
 8001fc0:	4610      	mov	r0, r2
 8001fc2:	4798      	blx	r3
}
 8001fc4:	bf00      	nop
 8001fc6:	3708      	adds	r7, #8
 8001fc8:	46bd      	mov	sp, r7
 8001fca:	bd80      	pop	{r7, pc}
 8001fcc:	080024f0 	.word	0x080024f0

08001fd0 <Rx_lastTime>:

uint32_t Rx_lastTime(serial_ctrl_desc_t *p_ctrl_desc){
 8001fd0:	b480      	push	{r7}
 8001fd2:	b083      	sub	sp, #12
 8001fd4:	af00      	add	r7, sp, #0
 8001fd6:	6078      	str	r0, [r7, #4]
    return p_ctrl_desc->last_tm;
 8001fd8:	687b      	ldr	r3, [r7, #4]
 8001fda:	699b      	ldr	r3, [r3, #24]
}
 8001fdc:	4618      	mov	r0, r3
 8001fde:	370c      	adds	r7, #12
 8001fe0:	46bd      	mov	sp, r7
 8001fe2:	bc80      	pop	{r7}
 8001fe4:	4770      	bx	lr

08001fe6 <read_enable>:

void read_enable(serial_ctrl_desc_t *p_ctrl_desc) {
 8001fe6:	b580      	push	{r7, lr}
 8001fe8:	b082      	sub	sp, #8
 8001fea:	af00      	add	r7, sp, #0
 8001fec:	6078      	str	r0, [r7, #4]
    /* start read */
    if(p_ctrl_desc->Rx_active_F == 0) {
 8001fee:	687b      	ldr	r3, [r7, #4]
 8001ff0:	7d5b      	ldrb	r3, [r3, #21]
 8001ff2:	2b00      	cmp	r3, #0
 8001ff4:	d10a      	bne.n	800200c <read_enable+0x26>
        HAL_UART_Receive_IT(p_ctrl_desc->p_uartHW, &p_ctrl_desc->byteTemp_Rx, 1);
 8001ff6:	687b      	ldr	r3, [r7, #4]
 8001ff8:	6818      	ldr	r0, [r3, #0]
 8001ffa:	687b      	ldr	r3, [r7, #4]
 8001ffc:	3314      	adds	r3, #20
 8001ffe:	2201      	movs	r2, #1
 8002000:	4619      	mov	r1, r3
 8002002:	f7ff fa5c 	bl	80014be <HAL_UART_Receive_IT>
        p_ctrl_desc->Rx_active_F = 1;
 8002006:	687b      	ldr	r3, [r7, #4]
 8002008:	2201      	movs	r2, #1
 800200a:	755a      	strb	r2, [r3, #21]
    }
}
 800200c:	bf00      	nop
 800200e:	3708      	adds	r7, #8
 8002010:	46bd      	mov	sp, r7
 8002012:	bd80      	pop	{r7, pc}

08002014 <read>:


uint16_t read(serial_ctrl_desc_t *p_ctrl_desc, uint8_t *pDest, uint8_t nBytes) {
 8002014:	b590      	push	{r4, r7, lr}
 8002016:	b087      	sub	sp, #28
 8002018:	af00      	add	r7, sp, #0
 800201a:	60f8      	str	r0, [r7, #12]
 800201c:	60b9      	str	r1, [r7, #8]
 800201e:	4613      	mov	r3, r2
 8002020:	71fb      	strb	r3, [r7, #7]
    uint8_t i = 0;
 8002022:	2300      	movs	r3, #0
 8002024:	75fb      	strb	r3, [r7, #23]
    uint8_t byte_cnt = 0;
 8002026:	2300      	movs	r3, #0
 8002028:	75bb      	strb	r3, [r7, #22]
    
    for (i = 0; i < nBytes; ++i)
 800202a:	2300      	movs	r3, #0
 800202c:	75fb      	strb	r3, [r7, #23]
 800202e:	e018      	b.n	8002062 <read+0x4e>
    {
        byte_cnt = RingBuff.get_nBytes(p_ctrl_desc->p_xBuff_Rx);	
 8002030:	4b12      	ldr	r3, [pc, #72]	; (800207c <read+0x68>)
 8002032:	689b      	ldr	r3, [r3, #8]
 8002034:	68fa      	ldr	r2, [r7, #12]
 8002036:	68d2      	ldr	r2, [r2, #12]
 8002038:	4610      	mov	r0, r2
 800203a:	4798      	blx	r3
 800203c:	4603      	mov	r3, r0
 800203e:	75bb      	strb	r3, [r7, #22]
        if(byte_cnt > 0) {
 8002040:	7dbb      	ldrb	r3, [r7, #22]
 8002042:	2b00      	cmp	r3, #0
 8002044:	d012      	beq.n	800206c <read+0x58>
            pDest[i] = RingBuff.get(p_ctrl_desc->p_xBuff_Rx);
 8002046:	7dfb      	ldrb	r3, [r7, #23]
 8002048:	68ba      	ldr	r2, [r7, #8]
 800204a:	18d4      	adds	r4, r2, r3
 800204c:	4b0b      	ldr	r3, [pc, #44]	; (800207c <read+0x68>)
 800204e:	685b      	ldr	r3, [r3, #4]
 8002050:	68fa      	ldr	r2, [r7, #12]
 8002052:	68d2      	ldr	r2, [r2, #12]
 8002054:	4610      	mov	r0, r2
 8002056:	4798      	blx	r3
 8002058:	4603      	mov	r3, r0
 800205a:	7023      	strb	r3, [r4, #0]
    for (i = 0; i < nBytes; ++i)
 800205c:	7dfb      	ldrb	r3, [r7, #23]
 800205e:	3301      	adds	r3, #1
 8002060:	75fb      	strb	r3, [r7, #23]
 8002062:	7dfa      	ldrb	r2, [r7, #23]
 8002064:	79fb      	ldrb	r3, [r7, #7]
 8002066:	429a      	cmp	r2, r3
 8002068:	d3e2      	bcc.n	8002030 <read+0x1c>
 800206a:	e000      	b.n	800206e <read+0x5a>
        }else {
            /* buffer empty */
            break;
 800206c:	bf00      	nop
        }
    }
    return i;
 800206e:	7dfb      	ldrb	r3, [r7, #23]
 8002070:	b29b      	uxth	r3, r3
}
 8002072:	4618      	mov	r0, r3
 8002074:	371c      	adds	r7, #28
 8002076:	46bd      	mov	sp, r7
 8002078:	bd90      	pop	{r4, r7, pc}
 800207a:	bf00      	nop
 800207c:	080024f0 	.word	0x080024f0

08002080 <readUntil>:

uint16_t readUntil(serial_ctrl_desc_t *p_ctrl_desc, uint8_t *pDest, uint8_t nBytes, uint8_t terminate_chr) {
 8002080:	b590      	push	{r4, r7, lr}
 8002082:	b087      	sub	sp, #28
 8002084:	af00      	add	r7, sp, #0
 8002086:	60f8      	str	r0, [r7, #12]
 8002088:	60b9      	str	r1, [r7, #8]
 800208a:	4611      	mov	r1, r2
 800208c:	461a      	mov	r2, r3
 800208e:	460b      	mov	r3, r1
 8002090:	71fb      	strb	r3, [r7, #7]
 8002092:	4613      	mov	r3, r2
 8002094:	71bb      	strb	r3, [r7, #6]
    uint8_t i = 0;
 8002096:	2300      	movs	r3, #0
 8002098:	75fb      	strb	r3, [r7, #23]
    uint8_t byte_cnt = 0;
 800209a:	2300      	movs	r3, #0
 800209c:	75bb      	strb	r3, [r7, #22]
    
    for (i = 0; i < nBytes; ++i)
 800209e:	2300      	movs	r3, #0
 80020a0:	75fb      	strb	r3, [r7, #23]
 80020a2:	e025      	b.n	80020f0 <readUntil+0x70>
    {
        byte_cnt = RingBuff.get_nBytes(p_ctrl_desc->p_xBuff_Rx);	
 80020a4:	4b18      	ldr	r3, [pc, #96]	; (8002108 <readUntil+0x88>)
 80020a6:	689b      	ldr	r3, [r3, #8]
 80020a8:	68fa      	ldr	r2, [r7, #12]
 80020aa:	68d2      	ldr	r2, [r2, #12]
 80020ac:	4610      	mov	r0, r2
 80020ae:	4798      	blx	r3
 80020b0:	4603      	mov	r3, r0
 80020b2:	75bb      	strb	r3, [r7, #22]
        if(byte_cnt > 0) {
 80020b4:	7dbb      	ldrb	r3, [r7, #22]
 80020b6:	2b00      	cmp	r3, #0
 80020b8:	d01f      	beq.n	80020fa <readUntil+0x7a>
            pDest[i] = RingBuff.get(p_ctrl_desc->p_xBuff_Rx);
 80020ba:	7dfb      	ldrb	r3, [r7, #23]
 80020bc:	68ba      	ldr	r2, [r7, #8]
 80020be:	18d4      	adds	r4, r2, r3
 80020c0:	4b11      	ldr	r3, [pc, #68]	; (8002108 <readUntil+0x88>)
 80020c2:	685b      	ldr	r3, [r3, #4]
 80020c4:	68fa      	ldr	r2, [r7, #12]
 80020c6:	68d2      	ldr	r2, [r2, #12]
 80020c8:	4610      	mov	r0, r2
 80020ca:	4798      	blx	r3
 80020cc:	4603      	mov	r3, r0
 80020ce:	7023      	strb	r3, [r4, #0]
            if(pDest[i] == terminate_chr) {
 80020d0:	7dfb      	ldrb	r3, [r7, #23]
 80020d2:	68ba      	ldr	r2, [r7, #8]
 80020d4:	4413      	add	r3, r2
 80020d6:	781b      	ldrb	r3, [r3, #0]
 80020d8:	79ba      	ldrb	r2, [r7, #6]
 80020da:	429a      	cmp	r2, r3
 80020dc:	d105      	bne.n	80020ea <readUntil+0x6a>
                /* replace termination character with 0x00 termination */
                pDest[i] = 0x00;
 80020de:	7dfb      	ldrb	r3, [r7, #23]
 80020e0:	68ba      	ldr	r2, [r7, #8]
 80020e2:	4413      	add	r3, r2
 80020e4:	2200      	movs	r2, #0
 80020e6:	701a      	strb	r2, [r3, #0]
                break;
 80020e8:	e008      	b.n	80020fc <readUntil+0x7c>
    for (i = 0; i < nBytes; ++i)
 80020ea:	7dfb      	ldrb	r3, [r7, #23]
 80020ec:	3301      	adds	r3, #1
 80020ee:	75fb      	strb	r3, [r7, #23]
 80020f0:	7dfa      	ldrb	r2, [r7, #23]
 80020f2:	79fb      	ldrb	r3, [r7, #7]
 80020f4:	429a      	cmp	r2, r3
 80020f6:	d3d5      	bcc.n	80020a4 <readUntil+0x24>
 80020f8:	e000      	b.n	80020fc <readUntil+0x7c>
            }
        }else {
            /* buffer empty */
            break;
 80020fa:	bf00      	nop
        }
    }
    return i;
 80020fc:	7dfb      	ldrb	r3, [r7, #23]
 80020fe:	b29b      	uxth	r3, r3
}
 8002100:	4618      	mov	r0, r3
 8002102:	371c      	adds	r7, #28
 8002104:	46bd      	mov	sp, r7
 8002106:	bd90      	pop	{r4, r7, pc}
 8002108:	080024f0 	.word	0x080024f0

0800210c <HAL_UART_TxCpltCallback>:
//=========================================================

/* called from HAL leyer interrupt */
void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart) {
 800210c:	b580      	push	{r7, lr}
 800210e:	b084      	sub	sp, #16
 8002110:	af00      	add	r7, sp, #0
 8002112:	6078      	str	r0, [r7, #4]
    /* this callback function could run ring buffer to handle multiple messages */ 
    serial_ctrl_desc_t *p_serial;
    static uint_fast8_t byte2send;

    if(serial_0.p_uartHW == huart) {
 8002114:	4b1e      	ldr	r3, [pc, #120]	; (8002190 <HAL_UART_TxCpltCallback+0x84>)
 8002116:	681a      	ldr	r2, [r3, #0]
 8002118:	687b      	ldr	r3, [r7, #4]
 800211a:	429a      	cmp	r2, r3
 800211c:	d101      	bne.n	8002122 <HAL_UART_TxCpltCallback+0x16>
        p_serial = &serial_0;
 800211e:	4b1c      	ldr	r3, [pc, #112]	; (8002190 <HAL_UART_TxCpltCallback+0x84>)
 8002120:	60fb      	str	r3, [r7, #12]
        else if(serial_2.p_uartHW == huart){
            p_serial = &serial_2;
        }
    #endif

    assert(p_serial != NULL);
 8002122:	68fb      	ldr	r3, [r7, #12]
 8002124:	2b00      	cmp	r3, #0
 8002126:	d104      	bne.n	8002132 <HAL_UART_TxCpltCallback+0x26>
 8002128:	f44f 71ac 	mov.w	r1, #344	; 0x158
 800212c:	4819      	ldr	r0, [pc, #100]	; (8002194 <HAL_UART_TxCpltCallback+0x88>)
 800212e:	f7ff fd19 	bl	8001b64 <assert_failed>

    if(RingBuff.get_nBytes(p_serial->p_xBuff_Tx) > 0) {
 8002132:	4b19      	ldr	r3, [pc, #100]	; (8002198 <HAL_UART_TxCpltCallback+0x8c>)
 8002134:	689b      	ldr	r3, [r3, #8]
 8002136:	68fa      	ldr	r2, [r7, #12]
 8002138:	6852      	ldr	r2, [r2, #4]
 800213a:	4610      	mov	r0, r2
 800213c:	4798      	blx	r3
 800213e:	4603      	mov	r3, r0
 8002140:	2b00      	cmp	r3, #0
 8002142:	d01e      	beq.n	8002182 <HAL_UART_TxCpltCallback+0x76>

        byte2send = RingBuff.get(p_serial->p_xBuff_Tx);
 8002144:	4b14      	ldr	r3, [pc, #80]	; (8002198 <HAL_UART_TxCpltCallback+0x8c>)
 8002146:	685b      	ldr	r3, [r3, #4]
 8002148:	68fa      	ldr	r2, [r7, #12]
 800214a:	6852      	ldr	r2, [r2, #4]
 800214c:	4610      	mov	r0, r2
 800214e:	4798      	blx	r3
 8002150:	4603      	mov	r3, r0
 8002152:	461a      	mov	r2, r3
 8002154:	4b11      	ldr	r3, [pc, #68]	; (800219c <HAL_UART_TxCpltCallback+0x90>)
 8002156:	601a      	str	r2, [r3, #0]
        HAL_status = HAL_UART_Transmit_IT(p_serial->p_uartHW, &byte2send, 1);
 8002158:	68fb      	ldr	r3, [r7, #12]
 800215a:	681b      	ldr	r3, [r3, #0]
 800215c:	2201      	movs	r2, #1
 800215e:	490f      	ldr	r1, [pc, #60]	; (800219c <HAL_UART_TxCpltCallback+0x90>)
 8002160:	4618      	mov	r0, r3
 8002162:	f7ff f968 	bl	8001436 <HAL_UART_Transmit_IT>
 8002166:	4603      	mov	r3, r0
 8002168:	461a      	mov	r2, r3
 800216a:	4b0d      	ldr	r3, [pc, #52]	; (80021a0 <HAL_UART_TxCpltCallback+0x94>)
 800216c:	701a      	strb	r2, [r3, #0]
        if (HAL_status != HAL_OK)
 800216e:	4b0c      	ldr	r3, [pc, #48]	; (80021a0 <HAL_UART_TxCpltCallback+0x94>)
 8002170:	781b      	ldrb	r3, [r3, #0]
 8002172:	2b00      	cmp	r3, #0
 8002174:	d008      	beq.n	8002188 <HAL_UART_TxCpltCallback+0x7c>
        {
            assert(0);
 8002176:	f44f 71b0 	mov.w	r1, #352	; 0x160
 800217a:	4806      	ldr	r0, [pc, #24]	; (8002194 <HAL_UART_TxCpltCallback+0x88>)
 800217c:	f7ff fcf2 	bl	8001b64 <assert_failed>
        }
    }else {
        /* no more data to send */
        p_serial->Tx_active_F = 0;
    }
}
 8002180:	e002      	b.n	8002188 <HAL_UART_TxCpltCallback+0x7c>
        p_serial->Tx_active_F = 0;
 8002182:	68fb      	ldr	r3, [r7, #12]
 8002184:	2200      	movs	r2, #0
 8002186:	759a      	strb	r2, [r3, #22]
}
 8002188:	bf00      	nop
 800218a:	3710      	adds	r7, #16
 800218c:	46bd      	mov	sp, r7
 800218e:	bd80      	pop	{r7, pc}
 8002190:	2000000c 	.word	0x2000000c
 8002194:	0800249c 	.word	0x0800249c
 8002198:	080024f0 	.word	0x080024f0
 800219c:	20000074 	.word	0x20000074
 80021a0:	20000068 	.word	0x20000068

080021a4 <HAL_UART_RxCpltCallback>:


void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart) {
 80021a4:	b580      	push	{r7, lr}
 80021a6:	b084      	sub	sp, #16
 80021a8:	af00      	add	r7, sp, #0
 80021aa:	6078      	str	r0, [r7, #4]
    serial_ctrl_desc_t *p_serial;

    if(serial_0.p_uartHW == huart) {
 80021ac:	4b13      	ldr	r3, [pc, #76]	; (80021fc <HAL_UART_RxCpltCallback+0x58>)
 80021ae:	681a      	ldr	r2, [r3, #0]
 80021b0:	687b      	ldr	r3, [r7, #4]
 80021b2:	429a      	cmp	r2, r3
 80021b4:	d101      	bne.n	80021ba <HAL_UART_RxCpltCallback+0x16>
        p_serial = &serial_0;
 80021b6:	4b11      	ldr	r3, [pc, #68]	; (80021fc <HAL_UART_RxCpltCallback+0x58>)
 80021b8:	60fb      	str	r3, [r7, #12]
        else if(serial_2.p_uartHW == huart){
            p_serial = &serial_2;
        }
    #endif

    assert(p_serial != NULL);
 80021ba:	68fb      	ldr	r3, [r7, #12]
 80021bc:	2b00      	cmp	r3, #0
 80021be:	d104      	bne.n	80021ca <HAL_UART_RxCpltCallback+0x26>
 80021c0:	f44f 71bd 	mov.w	r1, #378	; 0x17a
 80021c4:	480e      	ldr	r0, [pc, #56]	; (8002200 <HAL_UART_RxCpltCallback+0x5c>)
 80021c6:	f7ff fccd 	bl	8001b64 <assert_failed>
    /* save received byte into ringBuffer */
    RingBuff.push(p_serial->p_xBuff_Rx, p_serial->byteTemp_Rx);
 80021ca:	4b0e      	ldr	r3, [pc, #56]	; (8002204 <HAL_UART_RxCpltCallback+0x60>)
 80021cc:	681b      	ldr	r3, [r3, #0]
 80021ce:	68fa      	ldr	r2, [r7, #12]
 80021d0:	68d0      	ldr	r0, [r2, #12]
 80021d2:	68fa      	ldr	r2, [r7, #12]
 80021d4:	7d12      	ldrb	r2, [r2, #20]
 80021d6:	4611      	mov	r1, r2
 80021d8:	4798      	blx	r3

    serial_0.last_tm = HAL_GetTick();
 80021da:	f7fe f9bf 	bl	800055c <HAL_GetTick>
 80021de:	4602      	mov	r2, r0
 80021e0:	4b06      	ldr	r3, [pc, #24]	; (80021fc <HAL_UART_RxCpltCallback+0x58>)
 80021e2:	619a      	str	r2, [r3, #24]

    /* reenable Rx */
    HAL_UART_Receive_IT(p_serial->p_uartHW, &p_serial->byteTemp_Rx, 1);
 80021e4:	68fb      	ldr	r3, [r7, #12]
 80021e6:	6818      	ldr	r0, [r3, #0]
 80021e8:	68fb      	ldr	r3, [r7, #12]
 80021ea:	3314      	adds	r3, #20
 80021ec:	2201      	movs	r2, #1
 80021ee:	4619      	mov	r1, r3
 80021f0:	f7ff f965 	bl	80014be <HAL_UART_Receive_IT>
}
 80021f4:	bf00      	nop
 80021f6:	3710      	adds	r7, #16
 80021f8:	46bd      	mov	sp, r7
 80021fa:	bd80      	pop	{r7, pc}
 80021fc:	2000000c 	.word	0x2000000c
 8002200:	0800249c 	.word	0x0800249c
 8002204:	080024f0 	.word	0x080024f0

08002208 <serial_test_init>:


static void Test_task_upTime(void);
static void Test_task_reflectMsg(void);

void serial_test_init(void){
 8002208:	b580      	push	{r7, lr}
 800220a:	af00      	add	r7, sp, #0
    Serial_init(&serial_0, &huart1);
 800220c:	4904      	ldr	r1, [pc, #16]	; (8002220 <serial_test_init+0x18>)
 800220e:	4805      	ldr	r0, [pc, #20]	; (8002224 <serial_test_init+0x1c>)
 8002210:	f7ff fde4 	bl	8001ddc <Serial_init>
    Serial.read_enable(&serial_0);
 8002214:	4b04      	ldr	r3, [pc, #16]	; (8002228 <serial_test_init+0x20>)
 8002216:	68db      	ldr	r3, [r3, #12]
 8002218:	4802      	ldr	r0, [pc, #8]	; (8002224 <serial_test_init+0x1c>)
 800221a:	4798      	blx	r3
}
 800221c:	bf00      	nop
 800221e:	bd80      	pop	{r7, pc}
 8002220:	200000e4 	.word	0x200000e4
 8002224:	2000000c 	.word	0x2000000c
 8002228:	20000028 	.word	0x20000028

0800222c <serial_test_exe>:

void serial_test_exe(void) {
 800222c:	b580      	push	{r7, lr}
 800222e:	af00      	add	r7, sp, #0
    Test_task_upTime();
 8002230:	f000 f804 	bl	800223c <Test_task_upTime>
    Test_task_reflectMsg();
 8002234:	f000 f858 	bl	80022e8 <Test_task_reflectMsg>
}
 8002238:	bf00      	nop
 800223a:	bd80      	pop	{r7, pc}

0800223c <Test_task_upTime>:


static void Test_task_upTime(void) {
 800223c:	b5b0      	push	{r4, r5, r7, lr}
 800223e:	af00      	add	r7, sp, #0
    static uint32_t upCnt = 0;
    static uint8_t serial_msg[30];
    static uint8_t num_str[10];
    static uint8_t serial_msg_len;

    if( (HAL_GetTick() - task_1_lastTick) > TASK_1_PER) {
 8002240:	f7fe f98c 	bl	800055c <HAL_GetTick>
 8002244:	4602      	mov	r2, r0
 8002246:	4b1f      	ldr	r3, [pc, #124]	; (80022c4 <Test_task_upTime+0x88>)
 8002248:	681b      	ldr	r3, [r3, #0]
 800224a:	1ad3      	subs	r3, r2, r3
 800224c:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8002250:	d935      	bls.n	80022be <Test_task_upTime+0x82>
        upCnt++;
 8002252:	4b1d      	ldr	r3, [pc, #116]	; (80022c8 <Test_task_upTime+0x8c>)
 8002254:	681b      	ldr	r3, [r3, #0]
 8002256:	3301      	adds	r3, #1
 8002258:	4a1b      	ldr	r2, [pc, #108]	; (80022c8 <Test_task_upTime+0x8c>)
 800225a:	6013      	str	r3, [r2, #0]
        strcpy(serial_msg, "upTime in seconds: ");
 800225c:	4a1b      	ldr	r2, [pc, #108]	; (80022cc <Test_task_upTime+0x90>)
 800225e:	4b1c      	ldr	r3, [pc, #112]	; (80022d0 <Test_task_upTime+0x94>)
 8002260:	4614      	mov	r4, r2
 8002262:	461d      	mov	r5, r3
 8002264:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8002266:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8002268:	682b      	ldr	r3, [r5, #0]
 800226a:	6023      	str	r3, [r4, #0]
        num2str(upCnt, num_str);
 800226c:	4b16      	ldr	r3, [pc, #88]	; (80022c8 <Test_task_upTime+0x8c>)
 800226e:	681b      	ldr	r3, [r3, #0]
 8002270:	4918      	ldr	r1, [pc, #96]	; (80022d4 <Test_task_upTime+0x98>)
 8002272:	4618      	mov	r0, r3
 8002274:	f7ff fc92 	bl	8001b9c <num2str>
        strcat(serial_msg, num_str);
 8002278:	4916      	ldr	r1, [pc, #88]	; (80022d4 <Test_task_upTime+0x98>)
 800227a:	4814      	ldr	r0, [pc, #80]	; (80022cc <Test_task_upTime+0x90>)
 800227c:	f000 f8ce 	bl	800241c <strcat>
        strcat(serial_msg, "\n\r");
 8002280:	4812      	ldr	r0, [pc, #72]	; (80022cc <Test_task_upTime+0x90>)
 8002282:	f7fd ff63 	bl	800014c <strlen>
 8002286:	4603      	mov	r3, r0
 8002288:	461a      	mov	r2, r3
 800228a:	4b10      	ldr	r3, [pc, #64]	; (80022cc <Test_task_upTime+0x90>)
 800228c:	4413      	add	r3, r2
 800228e:	4a12      	ldr	r2, [pc, #72]	; (80022d8 <Test_task_upTime+0x9c>)
 8002290:	8811      	ldrh	r1, [r2, #0]
 8002292:	7892      	ldrb	r2, [r2, #2]
 8002294:	8019      	strh	r1, [r3, #0]
 8002296:	709a      	strb	r2, [r3, #2]
        
        serial_msg_len = strlen(serial_msg);
 8002298:	480c      	ldr	r0, [pc, #48]	; (80022cc <Test_task_upTime+0x90>)
 800229a:	f7fd ff57 	bl	800014c <strlen>
 800229e:	4603      	mov	r3, r0
 80022a0:	b2da      	uxtb	r2, r3
 80022a2:	4b0e      	ldr	r3, [pc, #56]	; (80022dc <Test_task_upTime+0xa0>)
 80022a4:	701a      	strb	r2, [r3, #0]
        Serial.write(&serial_0, serial_msg, serial_msg_len);
 80022a6:	4b0e      	ldr	r3, [pc, #56]	; (80022e0 <Test_task_upTime+0xa4>)
 80022a8:	681b      	ldr	r3, [r3, #0]
 80022aa:	4a0c      	ldr	r2, [pc, #48]	; (80022dc <Test_task_upTime+0xa0>)
 80022ac:	7812      	ldrb	r2, [r2, #0]
 80022ae:	4907      	ldr	r1, [pc, #28]	; (80022cc <Test_task_upTime+0x90>)
 80022b0:	480c      	ldr	r0, [pc, #48]	; (80022e4 <Test_task_upTime+0xa8>)
 80022b2:	4798      	blx	r3
        
        task_1_lastTick = HAL_GetTick();
 80022b4:	f7fe f952 	bl	800055c <HAL_GetTick>
 80022b8:	4602      	mov	r2, r0
 80022ba:	4b02      	ldr	r3, [pc, #8]	; (80022c4 <Test_task_upTime+0x88>)
 80022bc:	601a      	str	r2, [r3, #0]
    } 
}
 80022be:	bf00      	nop
 80022c0:	bdb0      	pop	{r4, r5, r7, pc}
 80022c2:	bf00      	nop
 80022c4:	20000078 	.word	0x20000078
 80022c8:	2000007c 	.word	0x2000007c
 80022cc:	20000080 	.word	0x20000080
 80022d0:	080024bc 	.word	0x080024bc
 80022d4:	200000a0 	.word	0x200000a0
 80022d8:	080024d0 	.word	0x080024d0
 80022dc:	200000aa 	.word	0x200000aa
 80022e0:	20000028 	.word	0x20000028
 80022e4:	2000000c 	.word	0x2000000c

080022e8 <Test_task_reflectMsg>:

#define SER_RX_BUFF_SIZE    50
static void Test_task_reflectMsg(void) {
 80022e8:	b590      	push	{r4, r7, lr}
 80022ea:	b083      	sub	sp, #12
 80022ec:	af00      	add	r7, sp, #0
    static uint32_t task_2_lastTick = 0;
    static uint8_t serRx_buff[SER_RX_BUFF_SIZE];
    static uint16_t read_ch_cnt = 0;

    if( (HAL_GetTick() - task_2_lastTick) > TASK_2_PER) {
 80022ee:	f7fe f935 	bl	800055c <HAL_GetTick>
 80022f2:	4602      	mov	r2, r0
 80022f4:	4b1b      	ldr	r3, [pc, #108]	; (8002364 <Test_task_reflectMsg+0x7c>)
 80022f6:	681b      	ldr	r3, [r3, #0]
 80022f8:	1ad3      	subs	r3, r2, r3
 80022fa:	2b0a      	cmp	r3, #10
 80022fc:	d92e      	bls.n	800235c <Test_task_reflectMsg+0x74>
        uint8_t serial_Rx_size = 0;
 80022fe:	2300      	movs	r3, #0
 8002300:	71fb      	strb	r3, [r7, #7]

        serial_Rx_size = Serial.isData(&serial_0); 
 8002302:	4b19      	ldr	r3, [pc, #100]	; (8002368 <Test_task_reflectMsg+0x80>)
 8002304:	699b      	ldr	r3, [r3, #24]
 8002306:	4819      	ldr	r0, [pc, #100]	; (800236c <Test_task_reflectMsg+0x84>)
 8002308:	4798      	blx	r3
 800230a:	4603      	mov	r3, r0
 800230c:	71fb      	strb	r3, [r7, #7]
        if( serial_Rx_size > 0 && (HAL_GetTick() - Serial.Rx_lastTime(&serial_0) > 5) ) {
 800230e:	79fb      	ldrb	r3, [r7, #7]
 8002310:	2b00      	cmp	r3, #0
 8002312:	d01e      	beq.n	8002352 <Test_task_reflectMsg+0x6a>
 8002314:	f7fe f922 	bl	800055c <HAL_GetTick>
 8002318:	4604      	mov	r4, r0
 800231a:	4b13      	ldr	r3, [pc, #76]	; (8002368 <Test_task_reflectMsg+0x80>)
 800231c:	6a1b      	ldr	r3, [r3, #32]
 800231e:	4813      	ldr	r0, [pc, #76]	; (800236c <Test_task_reflectMsg+0x84>)
 8002320:	4798      	blx	r3
 8002322:	4603      	mov	r3, r0
 8002324:	1ae3      	subs	r3, r4, r3
 8002326:	2b05      	cmp	r3, #5
 8002328:	d913      	bls.n	8002352 <Test_task_reflectMsg+0x6a>
            /* read all */
            //Serial.read(&serial_0, serRx_buff, serial_Rx_size);
            serial_Rx_size = Serial.readUntil(&serial_0, serRx_buff, SER_RX_BUFF_SIZE, '\r');
 800232a:	4b0f      	ldr	r3, [pc, #60]	; (8002368 <Test_task_reflectMsg+0x80>)
 800232c:	695c      	ldr	r4, [r3, #20]
 800232e:	230d      	movs	r3, #13
 8002330:	2232      	movs	r2, #50	; 0x32
 8002332:	490f      	ldr	r1, [pc, #60]	; (8002370 <Test_task_reflectMsg+0x88>)
 8002334:	480d      	ldr	r0, [pc, #52]	; (800236c <Test_task_reflectMsg+0x84>)
 8002336:	47a0      	blx	r4
 8002338:	4603      	mov	r3, r0
 800233a:	71fb      	strb	r3, [r7, #7]

            Serial.write(&serial_0, serRx_buff, serial_Rx_size);
 800233c:	4b0a      	ldr	r3, [pc, #40]	; (8002368 <Test_task_reflectMsg+0x80>)
 800233e:	681b      	ldr	r3, [r3, #0]
 8002340:	79fa      	ldrb	r2, [r7, #7]
 8002342:	490b      	ldr	r1, [pc, #44]	; (8002370 <Test_task_reflectMsg+0x88>)
 8002344:	4809      	ldr	r0, [pc, #36]	; (800236c <Test_task_reflectMsg+0x84>)
 8002346:	4798      	blx	r3
            Serial.print(&serial_0, "\r\n");
 8002348:	4b07      	ldr	r3, [pc, #28]	; (8002368 <Test_task_reflectMsg+0x80>)
 800234a:	685b      	ldr	r3, [r3, #4]
 800234c:	4909      	ldr	r1, [pc, #36]	; (8002374 <Test_task_reflectMsg+0x8c>)
 800234e:	4807      	ldr	r0, [pc, #28]	; (800236c <Test_task_reflectMsg+0x84>)
 8002350:	4798      	blx	r3
        }

        task_2_lastTick = HAL_GetTick();
 8002352:	f7fe f903 	bl	800055c <HAL_GetTick>
 8002356:	4602      	mov	r2, r0
 8002358:	4b02      	ldr	r3, [pc, #8]	; (8002364 <Test_task_reflectMsg+0x7c>)
 800235a:	601a      	str	r2, [r3, #0]
    }
}
 800235c:	bf00      	nop
 800235e:	370c      	adds	r7, #12
 8002360:	46bd      	mov	sp, r7
 8002362:	bd90      	pop	{r4, r7, pc}
 8002364:	200000ac 	.word	0x200000ac
 8002368:	20000028 	.word	0x20000028
 800236c:	2000000c 	.word	0x2000000c
 8002370:	200000b0 	.word	0x200000b0
 8002374:	080024d4 	.word	0x080024d4

08002378 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  movs r1, #0
 8002378:	2100      	movs	r1, #0
  b LoopCopyDataInit
 800237a:	e003      	b.n	8002384 <LoopCopyDataInit>

0800237c <CopyDataInit>:

CopyDataInit:
  ldr r3, =_sidata
 800237c:	4b0b      	ldr	r3, [pc, #44]	; (80023ac <LoopFillZerobss+0x14>)
  ldr r3, [r3, r1]
 800237e:	585b      	ldr	r3, [r3, r1]
  str r3, [r0, r1]
 8002380:	5043      	str	r3, [r0, r1]
  adds r1, r1, #4
 8002382:	3104      	adds	r1, #4

08002384 <LoopCopyDataInit>:

LoopCopyDataInit:
  ldr r0, =_sdata
 8002384:	480a      	ldr	r0, [pc, #40]	; (80023b0 <LoopFillZerobss+0x18>)
  ldr r3, =_edata
 8002386:	4b0b      	ldr	r3, [pc, #44]	; (80023b4 <LoopFillZerobss+0x1c>)
  adds r2, r0, r1
 8002388:	1842      	adds	r2, r0, r1
  cmp r2, r3
 800238a:	429a      	cmp	r2, r3
  bcc CopyDataInit
 800238c:	d3f6      	bcc.n	800237c <CopyDataInit>
  ldr r2, =_sbss
 800238e:	4a0a      	ldr	r2, [pc, #40]	; (80023b8 <LoopFillZerobss+0x20>)
  b LoopFillZerobss
 8002390:	e002      	b.n	8002398 <LoopFillZerobss>

08002392 <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
  movs r3, #0
 8002392:	2300      	movs	r3, #0
  str r3, [r2], #4
 8002394:	f842 3b04 	str.w	r3, [r2], #4

08002398 <LoopFillZerobss>:

LoopFillZerobss:
  ldr r3, = _ebss
 8002398:	4b08      	ldr	r3, [pc, #32]	; (80023bc <LoopFillZerobss+0x24>)
  cmp r2, r3
 800239a:	429a      	cmp	r2, r3
  bcc FillZerobss
 800239c:	d3f9      	bcc.n	8002392 <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 800239e:	f7fd ffd3 	bl	8000348 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80023a2:	f000 f80f 	bl	80023c4 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80023a6:	f7fd ff19 	bl	80001dc <main>
  bx lr
 80023aa:	4770      	bx	lr
  ldr r3, =_sidata
 80023ac:	08002508 	.word	0x08002508
  ldr r0, =_sdata
 80023b0:	20000000 	.word	0x20000000
  ldr r3, =_edata
 80023b4:	2000004c 	.word	0x2000004c
  ldr r2, =_sbss
 80023b8:	2000004c 	.word	0x2000004c
  ldr r3, = _ebss
 80023bc:	200001c0 	.word	0x200001c0

080023c0 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80023c0:	e7fe      	b.n	80023c0 <ADC1_2_IRQHandler>
	...

080023c4 <__libc_init_array>:
 80023c4:	b570      	push	{r4, r5, r6, lr}
 80023c6:	2500      	movs	r5, #0
 80023c8:	4e0c      	ldr	r6, [pc, #48]	; (80023fc <__libc_init_array+0x38>)
 80023ca:	4c0d      	ldr	r4, [pc, #52]	; (8002400 <__libc_init_array+0x3c>)
 80023cc:	1ba4      	subs	r4, r4, r6
 80023ce:	10a4      	asrs	r4, r4, #2
 80023d0:	42a5      	cmp	r5, r4
 80023d2:	d109      	bne.n	80023e8 <__libc_init_array+0x24>
 80023d4:	f000 f832 	bl	800243c <_init>
 80023d8:	2500      	movs	r5, #0
 80023da:	4e0a      	ldr	r6, [pc, #40]	; (8002404 <__libc_init_array+0x40>)
 80023dc:	4c0a      	ldr	r4, [pc, #40]	; (8002408 <__libc_init_array+0x44>)
 80023de:	1ba4      	subs	r4, r4, r6
 80023e0:	10a4      	asrs	r4, r4, #2
 80023e2:	42a5      	cmp	r5, r4
 80023e4:	d105      	bne.n	80023f2 <__libc_init_array+0x2e>
 80023e6:	bd70      	pop	{r4, r5, r6, pc}
 80023e8:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 80023ec:	4798      	blx	r3
 80023ee:	3501      	adds	r5, #1
 80023f0:	e7ee      	b.n	80023d0 <__libc_init_array+0xc>
 80023f2:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 80023f6:	4798      	blx	r3
 80023f8:	3501      	adds	r5, #1
 80023fa:	e7f2      	b.n	80023e2 <__libc_init_array+0x1e>
 80023fc:	08002500 	.word	0x08002500
 8002400:	08002500 	.word	0x08002500
 8002404:	08002500 	.word	0x08002500
 8002408:	08002504 	.word	0x08002504

0800240c <memset>:
 800240c:	4603      	mov	r3, r0
 800240e:	4402      	add	r2, r0
 8002410:	4293      	cmp	r3, r2
 8002412:	d100      	bne.n	8002416 <memset+0xa>
 8002414:	4770      	bx	lr
 8002416:	f803 1b01 	strb.w	r1, [r3], #1
 800241a:	e7f9      	b.n	8002410 <memset+0x4>

0800241c <strcat>:
 800241c:	4602      	mov	r2, r0
 800241e:	b510      	push	{r4, lr}
 8002420:	4613      	mov	r3, r2
 8002422:	781c      	ldrb	r4, [r3, #0]
 8002424:	3201      	adds	r2, #1
 8002426:	2c00      	cmp	r4, #0
 8002428:	d1fa      	bne.n	8002420 <strcat+0x4>
 800242a:	3b01      	subs	r3, #1
 800242c:	f811 2b01 	ldrb.w	r2, [r1], #1
 8002430:	f803 2f01 	strb.w	r2, [r3, #1]!
 8002434:	2a00      	cmp	r2, #0
 8002436:	d1f9      	bne.n	800242c <strcat+0x10>
 8002438:	bd10      	pop	{r4, pc}
	...

0800243c <_init>:
 800243c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800243e:	bf00      	nop
 8002440:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002442:	bc08      	pop	{r3}
 8002444:	469e      	mov	lr, r3
 8002446:	4770      	bx	lr

08002448 <_fini>:
 8002448:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800244a:	bf00      	nop
 800244c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800244e:	bc08      	pop	{r3}
 8002450:	469e      	mov	lr, r3
 8002452:	4770      	bx	lr
