
260110_softrobot_tempfan_v3.3.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000002cc  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0001f078  080002d0  080002d0  000012d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000e60  0801f348  0801f348  00020348  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  080201a8  080201a8  000211a8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  080201b0  080201b0  000211b0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .fini_array   00000004  080201b4  080201b4  000211b4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  6 .data         000001dc  24000000  080201b8  00022000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .RAM_D2       0000000c  240001dc  08020394  000221dc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .bss          00014208  240001e8  080203a0  000221e8  2**2
                  ALLOC
  9 ._user_heap_stack 00000600  240143f0  080203a0  000223f0  2**0
                  ALLOC
 10 .ARM.attributes 0000002e  00000000  00000000  000221e8  2**0
                  CONTENTS, READONLY
 11 .debug_info   000406c2  00000000  00000000  00022216  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 12 .debug_abbrev 000078e9  00000000  00000000  000628d8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_aranges 00002c48  00000000  00000000  0006a1c8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_rnglists 00002277  00000000  00000000  0006ce10  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_macro  0003e962  00000000  00000000  0006f087  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_line   0003b933  00000000  00000000  000ad9e9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_str    00183cf3  00000000  00000000  000e931c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .comment      00000043  00000000  00000000  0026d00f  2**0
                  CONTENTS, READONLY
 19 .debug_frame  0000d50c  00000000  00000000  0026d054  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_line_str 00000079  00000000  00000000  0027a560  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080002d0 <__do_global_dtors_aux>:
 80002d0:	b510      	push	{r4, lr}
 80002d2:	4c05      	ldr	r4, [pc, #20]	@ (80002e8 <__do_global_dtors_aux+0x18>)
 80002d4:	7823      	ldrb	r3, [r4, #0]
 80002d6:	b933      	cbnz	r3, 80002e6 <__do_global_dtors_aux+0x16>
 80002d8:	4b04      	ldr	r3, [pc, #16]	@ (80002ec <__do_global_dtors_aux+0x1c>)
 80002da:	b113      	cbz	r3, 80002e2 <__do_global_dtors_aux+0x12>
 80002dc:	4804      	ldr	r0, [pc, #16]	@ (80002f0 <__do_global_dtors_aux+0x20>)
 80002de:	f3af 8000 	nop.w
 80002e2:	2301      	movs	r3, #1
 80002e4:	7023      	strb	r3, [r4, #0]
 80002e6:	bd10      	pop	{r4, pc}
 80002e8:	240001e8 	.word	0x240001e8
 80002ec:	00000000 	.word	0x00000000
 80002f0:	0801f330 	.word	0x0801f330

080002f4 <frame_dummy>:
 80002f4:	b508      	push	{r3, lr}
 80002f6:	4b03      	ldr	r3, [pc, #12]	@ (8000304 <frame_dummy+0x10>)
 80002f8:	b11b      	cbz	r3, 8000302 <frame_dummy+0xe>
 80002fa:	4903      	ldr	r1, [pc, #12]	@ (8000308 <frame_dummy+0x14>)
 80002fc:	4803      	ldr	r0, [pc, #12]	@ (800030c <frame_dummy+0x18>)
 80002fe:	f3af 8000 	nop.w
 8000302:	bd08      	pop	{r3, pc}
 8000304:	00000000 	.word	0x00000000
 8000308:	240001ec 	.word	0x240001ec
 800030c:	0801f330 	.word	0x0801f330

08000310 <strcmp>:
 8000310:	f810 2b01 	ldrb.w	r2, [r0], #1
 8000314:	f811 3b01 	ldrb.w	r3, [r1], #1
 8000318:	2a01      	cmp	r2, #1
 800031a:	bf28      	it	cs
 800031c:	429a      	cmpcs	r2, r3
 800031e:	d0f7      	beq.n	8000310 <strcmp>
 8000320:	1ad0      	subs	r0, r2, r3
 8000322:	4770      	bx	lr
	...

08000330 <memchr>:
 8000330:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000334:	2a10      	cmp	r2, #16
 8000336:	db2b      	blt.n	8000390 <memchr+0x60>
 8000338:	f010 0f07 	tst.w	r0, #7
 800033c:	d008      	beq.n	8000350 <memchr+0x20>
 800033e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000342:	3a01      	subs	r2, #1
 8000344:	428b      	cmp	r3, r1
 8000346:	d02d      	beq.n	80003a4 <memchr+0x74>
 8000348:	f010 0f07 	tst.w	r0, #7
 800034c:	b342      	cbz	r2, 80003a0 <memchr+0x70>
 800034e:	d1f6      	bne.n	800033e <memchr+0xe>
 8000350:	b4f0      	push	{r4, r5, r6, r7}
 8000352:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000356:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800035a:	f022 0407 	bic.w	r4, r2, #7
 800035e:	f07f 0700 	mvns.w	r7, #0
 8000362:	2300      	movs	r3, #0
 8000364:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000368:	3c08      	subs	r4, #8
 800036a:	ea85 0501 	eor.w	r5, r5, r1
 800036e:	ea86 0601 	eor.w	r6, r6, r1
 8000372:	fa85 f547 	uadd8	r5, r5, r7
 8000376:	faa3 f587 	sel	r5, r3, r7
 800037a:	fa86 f647 	uadd8	r6, r6, r7
 800037e:	faa5 f687 	sel	r6, r5, r7
 8000382:	b98e      	cbnz	r6, 80003a8 <memchr+0x78>
 8000384:	d1ee      	bne.n	8000364 <memchr+0x34>
 8000386:	bcf0      	pop	{r4, r5, r6, r7}
 8000388:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800038c:	f002 0207 	and.w	r2, r2, #7
 8000390:	b132      	cbz	r2, 80003a0 <memchr+0x70>
 8000392:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000396:	3a01      	subs	r2, #1
 8000398:	ea83 0301 	eor.w	r3, r3, r1
 800039c:	b113      	cbz	r3, 80003a4 <memchr+0x74>
 800039e:	d1f8      	bne.n	8000392 <memchr+0x62>
 80003a0:	2000      	movs	r0, #0
 80003a2:	4770      	bx	lr
 80003a4:	3801      	subs	r0, #1
 80003a6:	4770      	bx	lr
 80003a8:	2d00      	cmp	r5, #0
 80003aa:	bf06      	itte	eq
 80003ac:	4635      	moveq	r5, r6
 80003ae:	3803      	subeq	r0, #3
 80003b0:	3807      	subne	r0, #7
 80003b2:	f015 0f01 	tst.w	r5, #1
 80003b6:	d107      	bne.n	80003c8 <memchr+0x98>
 80003b8:	3001      	adds	r0, #1
 80003ba:	f415 7f80 	tst.w	r5, #256	@ 0x100
 80003be:	bf02      	ittt	eq
 80003c0:	3001      	addeq	r0, #1
 80003c2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80003c6:	3001      	addeq	r0, #1
 80003c8:	bcf0      	pop	{r4, r5, r6, r7}
 80003ca:	3801      	subs	r0, #1
 80003cc:	4770      	bx	lr
 80003ce:	bf00      	nop

080003d0 <strlen>:
 80003d0:	4603      	mov	r3, r0
 80003d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80003d6:	2a00      	cmp	r2, #0
 80003d8:	d1fb      	bne.n	80003d2 <strlen+0x2>
 80003da:	1a18      	subs	r0, r3, r0
 80003dc:	3801      	subs	r0, #1
 80003de:	4770      	bx	lr

080003e0 <__aeabi_drsub>:
 80003e0:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80003e4:	e002      	b.n	80003ec <__adddf3>
 80003e6:	bf00      	nop

080003e8 <__aeabi_dsub>:
 80003e8:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080003ec <__adddf3>:
 80003ec:	b530      	push	{r4, r5, lr}
 80003ee:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80003f2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80003f6:	ea94 0f05 	teq	r4, r5
 80003fa:	bf08      	it	eq
 80003fc:	ea90 0f02 	teqeq	r0, r2
 8000400:	bf1f      	itttt	ne
 8000402:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000406:	ea55 0c02 	orrsne.w	ip, r5, r2
 800040a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800040e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000412:	f000 80e2 	beq.w	80005da <__adddf3+0x1ee>
 8000416:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800041a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800041e:	bfb8      	it	lt
 8000420:	426d      	neglt	r5, r5
 8000422:	dd0c      	ble.n	800043e <__adddf3+0x52>
 8000424:	442c      	add	r4, r5
 8000426:	ea80 0202 	eor.w	r2, r0, r2
 800042a:	ea81 0303 	eor.w	r3, r1, r3
 800042e:	ea82 0000 	eor.w	r0, r2, r0
 8000432:	ea83 0101 	eor.w	r1, r3, r1
 8000436:	ea80 0202 	eor.w	r2, r0, r2
 800043a:	ea81 0303 	eor.w	r3, r1, r3
 800043e:	2d36      	cmp	r5, #54	@ 0x36
 8000440:	bf88      	it	hi
 8000442:	bd30      	pophi	{r4, r5, pc}
 8000444:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000448:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800044c:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000450:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000454:	d002      	beq.n	800045c <__adddf3+0x70>
 8000456:	4240      	negs	r0, r0
 8000458:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800045c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000460:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000464:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000468:	d002      	beq.n	8000470 <__adddf3+0x84>
 800046a:	4252      	negs	r2, r2
 800046c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000470:	ea94 0f05 	teq	r4, r5
 8000474:	f000 80a7 	beq.w	80005c6 <__adddf3+0x1da>
 8000478:	f1a4 0401 	sub.w	r4, r4, #1
 800047c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000480:	db0d      	blt.n	800049e <__adddf3+0xb2>
 8000482:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000486:	fa22 f205 	lsr.w	r2, r2, r5
 800048a:	1880      	adds	r0, r0, r2
 800048c:	f141 0100 	adc.w	r1, r1, #0
 8000490:	fa03 f20e 	lsl.w	r2, r3, lr
 8000494:	1880      	adds	r0, r0, r2
 8000496:	fa43 f305 	asr.w	r3, r3, r5
 800049a:	4159      	adcs	r1, r3
 800049c:	e00e      	b.n	80004bc <__adddf3+0xd0>
 800049e:	f1a5 0520 	sub.w	r5, r5, #32
 80004a2:	f10e 0e20 	add.w	lr, lr, #32
 80004a6:	2a01      	cmp	r2, #1
 80004a8:	fa03 fc0e 	lsl.w	ip, r3, lr
 80004ac:	bf28      	it	cs
 80004ae:	f04c 0c02 	orrcs.w	ip, ip, #2
 80004b2:	fa43 f305 	asr.w	r3, r3, r5
 80004b6:	18c0      	adds	r0, r0, r3
 80004b8:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80004bc:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004c0:	d507      	bpl.n	80004d2 <__adddf3+0xe6>
 80004c2:	f04f 0e00 	mov.w	lr, #0
 80004c6:	f1dc 0c00 	rsbs	ip, ip, #0
 80004ca:	eb7e 0000 	sbcs.w	r0, lr, r0
 80004ce:	eb6e 0101 	sbc.w	r1, lr, r1
 80004d2:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 80004d6:	d31b      	bcc.n	8000510 <__adddf3+0x124>
 80004d8:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 80004dc:	d30c      	bcc.n	80004f8 <__adddf3+0x10c>
 80004de:	0849      	lsrs	r1, r1, #1
 80004e0:	ea5f 0030 	movs.w	r0, r0, rrx
 80004e4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80004e8:	f104 0401 	add.w	r4, r4, #1
 80004ec:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80004f0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80004f4:	f080 809a 	bcs.w	800062c <__adddf3+0x240>
 80004f8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80004fc:	bf08      	it	eq
 80004fe:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000502:	f150 0000 	adcs.w	r0, r0, #0
 8000506:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800050a:	ea41 0105 	orr.w	r1, r1, r5
 800050e:	bd30      	pop	{r4, r5, pc}
 8000510:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000514:	4140      	adcs	r0, r0
 8000516:	eb41 0101 	adc.w	r1, r1, r1
 800051a:	3c01      	subs	r4, #1
 800051c:	bf28      	it	cs
 800051e:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 8000522:	d2e9      	bcs.n	80004f8 <__adddf3+0x10c>
 8000524:	f091 0f00 	teq	r1, #0
 8000528:	bf04      	itt	eq
 800052a:	4601      	moveq	r1, r0
 800052c:	2000      	moveq	r0, #0
 800052e:	fab1 f381 	clz	r3, r1
 8000532:	bf08      	it	eq
 8000534:	3320      	addeq	r3, #32
 8000536:	f1a3 030b 	sub.w	r3, r3, #11
 800053a:	f1b3 0220 	subs.w	r2, r3, #32
 800053e:	da0c      	bge.n	800055a <__adddf3+0x16e>
 8000540:	320c      	adds	r2, #12
 8000542:	dd08      	ble.n	8000556 <__adddf3+0x16a>
 8000544:	f102 0c14 	add.w	ip, r2, #20
 8000548:	f1c2 020c 	rsb	r2, r2, #12
 800054c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000550:	fa21 f102 	lsr.w	r1, r1, r2
 8000554:	e00c      	b.n	8000570 <__adddf3+0x184>
 8000556:	f102 0214 	add.w	r2, r2, #20
 800055a:	bfd8      	it	le
 800055c:	f1c2 0c20 	rsble	ip, r2, #32
 8000560:	fa01 f102 	lsl.w	r1, r1, r2
 8000564:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000568:	bfdc      	itt	le
 800056a:	ea41 010c 	orrle.w	r1, r1, ip
 800056e:	4090      	lslle	r0, r2
 8000570:	1ae4      	subs	r4, r4, r3
 8000572:	bfa2      	ittt	ge
 8000574:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000578:	4329      	orrge	r1, r5
 800057a:	bd30      	popge	{r4, r5, pc}
 800057c:	ea6f 0404 	mvn.w	r4, r4
 8000580:	3c1f      	subs	r4, #31
 8000582:	da1c      	bge.n	80005be <__adddf3+0x1d2>
 8000584:	340c      	adds	r4, #12
 8000586:	dc0e      	bgt.n	80005a6 <__adddf3+0x1ba>
 8000588:	f104 0414 	add.w	r4, r4, #20
 800058c:	f1c4 0220 	rsb	r2, r4, #32
 8000590:	fa20 f004 	lsr.w	r0, r0, r4
 8000594:	fa01 f302 	lsl.w	r3, r1, r2
 8000598:	ea40 0003 	orr.w	r0, r0, r3
 800059c:	fa21 f304 	lsr.w	r3, r1, r4
 80005a0:	ea45 0103 	orr.w	r1, r5, r3
 80005a4:	bd30      	pop	{r4, r5, pc}
 80005a6:	f1c4 040c 	rsb	r4, r4, #12
 80005aa:	f1c4 0220 	rsb	r2, r4, #32
 80005ae:	fa20 f002 	lsr.w	r0, r0, r2
 80005b2:	fa01 f304 	lsl.w	r3, r1, r4
 80005b6:	ea40 0003 	orr.w	r0, r0, r3
 80005ba:	4629      	mov	r1, r5
 80005bc:	bd30      	pop	{r4, r5, pc}
 80005be:	fa21 f004 	lsr.w	r0, r1, r4
 80005c2:	4629      	mov	r1, r5
 80005c4:	bd30      	pop	{r4, r5, pc}
 80005c6:	f094 0f00 	teq	r4, #0
 80005ca:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 80005ce:	bf06      	itte	eq
 80005d0:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 80005d4:	3401      	addeq	r4, #1
 80005d6:	3d01      	subne	r5, #1
 80005d8:	e74e      	b.n	8000478 <__adddf3+0x8c>
 80005da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80005de:	bf18      	it	ne
 80005e0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80005e4:	d029      	beq.n	800063a <__adddf3+0x24e>
 80005e6:	ea94 0f05 	teq	r4, r5
 80005ea:	bf08      	it	eq
 80005ec:	ea90 0f02 	teqeq	r0, r2
 80005f0:	d005      	beq.n	80005fe <__adddf3+0x212>
 80005f2:	ea54 0c00 	orrs.w	ip, r4, r0
 80005f6:	bf04      	itt	eq
 80005f8:	4619      	moveq	r1, r3
 80005fa:	4610      	moveq	r0, r2
 80005fc:	bd30      	pop	{r4, r5, pc}
 80005fe:	ea91 0f03 	teq	r1, r3
 8000602:	bf1e      	ittt	ne
 8000604:	2100      	movne	r1, #0
 8000606:	2000      	movne	r0, #0
 8000608:	bd30      	popne	{r4, r5, pc}
 800060a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800060e:	d105      	bne.n	800061c <__adddf3+0x230>
 8000610:	0040      	lsls	r0, r0, #1
 8000612:	4149      	adcs	r1, r1
 8000614:	bf28      	it	cs
 8000616:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 800061a:	bd30      	pop	{r4, r5, pc}
 800061c:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000620:	bf3c      	itt	cc
 8000622:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 8000626:	bd30      	popcc	{r4, r5, pc}
 8000628:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 800062c:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000630:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000634:	f04f 0000 	mov.w	r0, #0
 8000638:	bd30      	pop	{r4, r5, pc}
 800063a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800063e:	bf1a      	itte	ne
 8000640:	4619      	movne	r1, r3
 8000642:	4610      	movne	r0, r2
 8000644:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000648:	bf1c      	itt	ne
 800064a:	460b      	movne	r3, r1
 800064c:	4602      	movne	r2, r0
 800064e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000652:	bf06      	itte	eq
 8000654:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000658:	ea91 0f03 	teqeq	r1, r3
 800065c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000660:	bd30      	pop	{r4, r5, pc}
 8000662:	bf00      	nop

08000664 <__aeabi_ui2d>:
 8000664:	f090 0f00 	teq	r0, #0
 8000668:	bf04      	itt	eq
 800066a:	2100      	moveq	r1, #0
 800066c:	4770      	bxeq	lr
 800066e:	b530      	push	{r4, r5, lr}
 8000670:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000674:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000678:	f04f 0500 	mov.w	r5, #0
 800067c:	f04f 0100 	mov.w	r1, #0
 8000680:	e750      	b.n	8000524 <__adddf3+0x138>
 8000682:	bf00      	nop

08000684 <__aeabi_i2d>:
 8000684:	f090 0f00 	teq	r0, #0
 8000688:	bf04      	itt	eq
 800068a:	2100      	moveq	r1, #0
 800068c:	4770      	bxeq	lr
 800068e:	b530      	push	{r4, r5, lr}
 8000690:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000694:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000698:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800069c:	bf48      	it	mi
 800069e:	4240      	negmi	r0, r0
 80006a0:	f04f 0100 	mov.w	r1, #0
 80006a4:	e73e      	b.n	8000524 <__adddf3+0x138>
 80006a6:	bf00      	nop

080006a8 <__aeabi_f2d>:
 80006a8:	0042      	lsls	r2, r0, #1
 80006aa:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80006ae:	ea4f 0131 	mov.w	r1, r1, rrx
 80006b2:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80006b6:	bf1f      	itttt	ne
 80006b8:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 80006bc:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 80006c0:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 80006c4:	4770      	bxne	lr
 80006c6:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 80006ca:	bf08      	it	eq
 80006cc:	4770      	bxeq	lr
 80006ce:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 80006d2:	bf04      	itt	eq
 80006d4:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 80006d8:	4770      	bxeq	lr
 80006da:	b530      	push	{r4, r5, lr}
 80006dc:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80006e0:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80006e4:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80006e8:	e71c      	b.n	8000524 <__adddf3+0x138>
 80006ea:	bf00      	nop

080006ec <__aeabi_ul2d>:
 80006ec:	ea50 0201 	orrs.w	r2, r0, r1
 80006f0:	bf08      	it	eq
 80006f2:	4770      	bxeq	lr
 80006f4:	b530      	push	{r4, r5, lr}
 80006f6:	f04f 0500 	mov.w	r5, #0
 80006fa:	e00a      	b.n	8000712 <__aeabi_l2d+0x16>

080006fc <__aeabi_l2d>:
 80006fc:	ea50 0201 	orrs.w	r2, r0, r1
 8000700:	bf08      	it	eq
 8000702:	4770      	bxeq	lr
 8000704:	b530      	push	{r4, r5, lr}
 8000706:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 800070a:	d502      	bpl.n	8000712 <__aeabi_l2d+0x16>
 800070c:	4240      	negs	r0, r0
 800070e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000712:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000716:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800071a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800071e:	f43f aed8 	beq.w	80004d2 <__adddf3+0xe6>
 8000722:	f04f 0203 	mov.w	r2, #3
 8000726:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800072a:	bf18      	it	ne
 800072c:	3203      	addne	r2, #3
 800072e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000732:	bf18      	it	ne
 8000734:	3203      	addne	r2, #3
 8000736:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800073a:	f1c2 0320 	rsb	r3, r2, #32
 800073e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000742:	fa20 f002 	lsr.w	r0, r0, r2
 8000746:	fa01 fe03 	lsl.w	lr, r1, r3
 800074a:	ea40 000e 	orr.w	r0, r0, lr
 800074e:	fa21 f102 	lsr.w	r1, r1, r2
 8000752:	4414      	add	r4, r2
 8000754:	e6bd      	b.n	80004d2 <__adddf3+0xe6>
 8000756:	bf00      	nop

08000758 <__aeabi_uldivmod>:
 8000758:	b953      	cbnz	r3, 8000770 <__aeabi_uldivmod+0x18>
 800075a:	b94a      	cbnz	r2, 8000770 <__aeabi_uldivmod+0x18>
 800075c:	2900      	cmp	r1, #0
 800075e:	bf08      	it	eq
 8000760:	2800      	cmpeq	r0, #0
 8000762:	bf1c      	itt	ne
 8000764:	f04f 31ff 	movne.w	r1, #4294967295
 8000768:	f04f 30ff 	movne.w	r0, #4294967295
 800076c:	f000 b9c0 	b.w	8000af0 <__aeabi_idiv0>
 8000770:	f1ad 0c08 	sub.w	ip, sp, #8
 8000774:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000778:	f000 f83e 	bl	80007f8 <__udivmoddi4>
 800077c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000780:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000784:	b004      	add	sp, #16
 8000786:	4770      	bx	lr

08000788 <__aeabi_d2lz>:
 8000788:	b508      	push	{r3, lr}
 800078a:	4602      	mov	r2, r0
 800078c:	460b      	mov	r3, r1
 800078e:	ec43 2b17 	vmov	d7, r2, r3
 8000792:	eeb5 7bc0 	vcmpe.f64	d7, #0.0
 8000796:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800079a:	d403      	bmi.n	80007a4 <__aeabi_d2lz+0x1c>
 800079c:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 80007a0:	f000 b80a 	b.w	80007b8 <__aeabi_d2ulz>
 80007a4:	eeb1 7b47 	vneg.f64	d7, d7
 80007a8:	ec51 0b17 	vmov	r0, r1, d7
 80007ac:	f000 f804 	bl	80007b8 <__aeabi_d2ulz>
 80007b0:	4240      	negs	r0, r0
 80007b2:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80007b6:	bd08      	pop	{r3, pc}

080007b8 <__aeabi_d2ulz>:
 80007b8:	ed9f 6b0b 	vldr	d6, [pc, #44]	@ 80007e8 <__aeabi_d2ulz+0x30>
 80007bc:	ec41 0b17 	vmov	d7, r0, r1
 80007c0:	ed9f 5b0b 	vldr	d5, [pc, #44]	@ 80007f0 <__aeabi_d2ulz+0x38>
 80007c4:	ee27 6b06 	vmul.f64	d6, d7, d6
 80007c8:	eebc 6bc6 	vcvt.u32.f64	s12, d6
 80007cc:	eeb8 4b46 	vcvt.f64.u32	d4, s12
 80007d0:	eea4 7b45 	vfms.f64	d7, d4, d5
 80007d4:	eefc 7bc7 	vcvt.u32.f64	s15, d7
 80007d8:	ee16 1a10 	vmov	r1, s12
 80007dc:	ee17 0a90 	vmov	r0, s15
 80007e0:	4770      	bx	lr
 80007e2:	bf00      	nop
 80007e4:	f3af 8000 	nop.w
 80007e8:	00000000 	.word	0x00000000
 80007ec:	3df00000 	.word	0x3df00000
 80007f0:	00000000 	.word	0x00000000
 80007f4:	41f00000 	.word	0x41f00000

080007f8 <__udivmoddi4>:
 80007f8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80007fc:	9d08      	ldr	r5, [sp, #32]
 80007fe:	468e      	mov	lr, r1
 8000800:	4604      	mov	r4, r0
 8000802:	4688      	mov	r8, r1
 8000804:	2b00      	cmp	r3, #0
 8000806:	d14a      	bne.n	800089e <__udivmoddi4+0xa6>
 8000808:	428a      	cmp	r2, r1
 800080a:	4617      	mov	r7, r2
 800080c:	d962      	bls.n	80008d4 <__udivmoddi4+0xdc>
 800080e:	fab2 f682 	clz	r6, r2
 8000812:	b14e      	cbz	r6, 8000828 <__udivmoddi4+0x30>
 8000814:	f1c6 0320 	rsb	r3, r6, #32
 8000818:	fa01 f806 	lsl.w	r8, r1, r6
 800081c:	fa20 f303 	lsr.w	r3, r0, r3
 8000820:	40b7      	lsls	r7, r6
 8000822:	ea43 0808 	orr.w	r8, r3, r8
 8000826:	40b4      	lsls	r4, r6
 8000828:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 800082c:	fa1f fc87 	uxth.w	ip, r7
 8000830:	fbb8 f1fe 	udiv	r1, r8, lr
 8000834:	0c23      	lsrs	r3, r4, #16
 8000836:	fb0e 8811 	mls	r8, lr, r1, r8
 800083a:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 800083e:	fb01 f20c 	mul.w	r2, r1, ip
 8000842:	429a      	cmp	r2, r3
 8000844:	d909      	bls.n	800085a <__udivmoddi4+0x62>
 8000846:	18fb      	adds	r3, r7, r3
 8000848:	f101 30ff 	add.w	r0, r1, #4294967295
 800084c:	f080 80ea 	bcs.w	8000a24 <__udivmoddi4+0x22c>
 8000850:	429a      	cmp	r2, r3
 8000852:	f240 80e7 	bls.w	8000a24 <__udivmoddi4+0x22c>
 8000856:	3902      	subs	r1, #2
 8000858:	443b      	add	r3, r7
 800085a:	1a9a      	subs	r2, r3, r2
 800085c:	b2a3      	uxth	r3, r4
 800085e:	fbb2 f0fe 	udiv	r0, r2, lr
 8000862:	fb0e 2210 	mls	r2, lr, r0, r2
 8000866:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800086a:	fb00 fc0c 	mul.w	ip, r0, ip
 800086e:	459c      	cmp	ip, r3
 8000870:	d909      	bls.n	8000886 <__udivmoddi4+0x8e>
 8000872:	18fb      	adds	r3, r7, r3
 8000874:	f100 32ff 	add.w	r2, r0, #4294967295
 8000878:	f080 80d6 	bcs.w	8000a28 <__udivmoddi4+0x230>
 800087c:	459c      	cmp	ip, r3
 800087e:	f240 80d3 	bls.w	8000a28 <__udivmoddi4+0x230>
 8000882:	443b      	add	r3, r7
 8000884:	3802      	subs	r0, #2
 8000886:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 800088a:	eba3 030c 	sub.w	r3, r3, ip
 800088e:	2100      	movs	r1, #0
 8000890:	b11d      	cbz	r5, 800089a <__udivmoddi4+0xa2>
 8000892:	40f3      	lsrs	r3, r6
 8000894:	2200      	movs	r2, #0
 8000896:	e9c5 3200 	strd	r3, r2, [r5]
 800089a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800089e:	428b      	cmp	r3, r1
 80008a0:	d905      	bls.n	80008ae <__udivmoddi4+0xb6>
 80008a2:	b10d      	cbz	r5, 80008a8 <__udivmoddi4+0xb0>
 80008a4:	e9c5 0100 	strd	r0, r1, [r5]
 80008a8:	2100      	movs	r1, #0
 80008aa:	4608      	mov	r0, r1
 80008ac:	e7f5      	b.n	800089a <__udivmoddi4+0xa2>
 80008ae:	fab3 f183 	clz	r1, r3
 80008b2:	2900      	cmp	r1, #0
 80008b4:	d146      	bne.n	8000944 <__udivmoddi4+0x14c>
 80008b6:	4573      	cmp	r3, lr
 80008b8:	d302      	bcc.n	80008c0 <__udivmoddi4+0xc8>
 80008ba:	4282      	cmp	r2, r0
 80008bc:	f200 8105 	bhi.w	8000aca <__udivmoddi4+0x2d2>
 80008c0:	1a84      	subs	r4, r0, r2
 80008c2:	eb6e 0203 	sbc.w	r2, lr, r3
 80008c6:	2001      	movs	r0, #1
 80008c8:	4690      	mov	r8, r2
 80008ca:	2d00      	cmp	r5, #0
 80008cc:	d0e5      	beq.n	800089a <__udivmoddi4+0xa2>
 80008ce:	e9c5 4800 	strd	r4, r8, [r5]
 80008d2:	e7e2      	b.n	800089a <__udivmoddi4+0xa2>
 80008d4:	2a00      	cmp	r2, #0
 80008d6:	f000 8090 	beq.w	80009fa <__udivmoddi4+0x202>
 80008da:	fab2 f682 	clz	r6, r2
 80008de:	2e00      	cmp	r6, #0
 80008e0:	f040 80a4 	bne.w	8000a2c <__udivmoddi4+0x234>
 80008e4:	1a8a      	subs	r2, r1, r2
 80008e6:	0c03      	lsrs	r3, r0, #16
 80008e8:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80008ec:	b280      	uxth	r0, r0
 80008ee:	b2bc      	uxth	r4, r7
 80008f0:	2101      	movs	r1, #1
 80008f2:	fbb2 fcfe 	udiv	ip, r2, lr
 80008f6:	fb0e 221c 	mls	r2, lr, ip, r2
 80008fa:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80008fe:	fb04 f20c 	mul.w	r2, r4, ip
 8000902:	429a      	cmp	r2, r3
 8000904:	d907      	bls.n	8000916 <__udivmoddi4+0x11e>
 8000906:	18fb      	adds	r3, r7, r3
 8000908:	f10c 38ff 	add.w	r8, ip, #4294967295
 800090c:	d202      	bcs.n	8000914 <__udivmoddi4+0x11c>
 800090e:	429a      	cmp	r2, r3
 8000910:	f200 80e0 	bhi.w	8000ad4 <__udivmoddi4+0x2dc>
 8000914:	46c4      	mov	ip, r8
 8000916:	1a9b      	subs	r3, r3, r2
 8000918:	fbb3 f2fe 	udiv	r2, r3, lr
 800091c:	fb0e 3312 	mls	r3, lr, r2, r3
 8000920:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000924:	fb02 f404 	mul.w	r4, r2, r4
 8000928:	429c      	cmp	r4, r3
 800092a:	d907      	bls.n	800093c <__udivmoddi4+0x144>
 800092c:	18fb      	adds	r3, r7, r3
 800092e:	f102 30ff 	add.w	r0, r2, #4294967295
 8000932:	d202      	bcs.n	800093a <__udivmoddi4+0x142>
 8000934:	429c      	cmp	r4, r3
 8000936:	f200 80ca 	bhi.w	8000ace <__udivmoddi4+0x2d6>
 800093a:	4602      	mov	r2, r0
 800093c:	1b1b      	subs	r3, r3, r4
 800093e:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000942:	e7a5      	b.n	8000890 <__udivmoddi4+0x98>
 8000944:	f1c1 0620 	rsb	r6, r1, #32
 8000948:	408b      	lsls	r3, r1
 800094a:	fa22 f706 	lsr.w	r7, r2, r6
 800094e:	431f      	orrs	r7, r3
 8000950:	fa0e f401 	lsl.w	r4, lr, r1
 8000954:	fa20 f306 	lsr.w	r3, r0, r6
 8000958:	fa2e fe06 	lsr.w	lr, lr, r6
 800095c:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000960:	4323      	orrs	r3, r4
 8000962:	fa00 f801 	lsl.w	r8, r0, r1
 8000966:	fa1f fc87 	uxth.w	ip, r7
 800096a:	fbbe f0f9 	udiv	r0, lr, r9
 800096e:	0c1c      	lsrs	r4, r3, #16
 8000970:	fb09 ee10 	mls	lr, r9, r0, lr
 8000974:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000978:	fb00 fe0c 	mul.w	lr, r0, ip
 800097c:	45a6      	cmp	lr, r4
 800097e:	fa02 f201 	lsl.w	r2, r2, r1
 8000982:	d909      	bls.n	8000998 <__udivmoddi4+0x1a0>
 8000984:	193c      	adds	r4, r7, r4
 8000986:	f100 3aff 	add.w	sl, r0, #4294967295
 800098a:	f080 809c 	bcs.w	8000ac6 <__udivmoddi4+0x2ce>
 800098e:	45a6      	cmp	lr, r4
 8000990:	f240 8099 	bls.w	8000ac6 <__udivmoddi4+0x2ce>
 8000994:	3802      	subs	r0, #2
 8000996:	443c      	add	r4, r7
 8000998:	eba4 040e 	sub.w	r4, r4, lr
 800099c:	fa1f fe83 	uxth.w	lr, r3
 80009a0:	fbb4 f3f9 	udiv	r3, r4, r9
 80009a4:	fb09 4413 	mls	r4, r9, r3, r4
 80009a8:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 80009ac:	fb03 fc0c 	mul.w	ip, r3, ip
 80009b0:	45a4      	cmp	ip, r4
 80009b2:	d908      	bls.n	80009c6 <__udivmoddi4+0x1ce>
 80009b4:	193c      	adds	r4, r7, r4
 80009b6:	f103 3eff 	add.w	lr, r3, #4294967295
 80009ba:	f080 8082 	bcs.w	8000ac2 <__udivmoddi4+0x2ca>
 80009be:	45a4      	cmp	ip, r4
 80009c0:	d97f      	bls.n	8000ac2 <__udivmoddi4+0x2ca>
 80009c2:	3b02      	subs	r3, #2
 80009c4:	443c      	add	r4, r7
 80009c6:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 80009ca:	eba4 040c 	sub.w	r4, r4, ip
 80009ce:	fba0 ec02 	umull	lr, ip, r0, r2
 80009d2:	4564      	cmp	r4, ip
 80009d4:	4673      	mov	r3, lr
 80009d6:	46e1      	mov	r9, ip
 80009d8:	d362      	bcc.n	8000aa0 <__udivmoddi4+0x2a8>
 80009da:	d05f      	beq.n	8000a9c <__udivmoddi4+0x2a4>
 80009dc:	b15d      	cbz	r5, 80009f6 <__udivmoddi4+0x1fe>
 80009de:	ebb8 0203 	subs.w	r2, r8, r3
 80009e2:	eb64 0409 	sbc.w	r4, r4, r9
 80009e6:	fa04 f606 	lsl.w	r6, r4, r6
 80009ea:	fa22 f301 	lsr.w	r3, r2, r1
 80009ee:	431e      	orrs	r6, r3
 80009f0:	40cc      	lsrs	r4, r1
 80009f2:	e9c5 6400 	strd	r6, r4, [r5]
 80009f6:	2100      	movs	r1, #0
 80009f8:	e74f      	b.n	800089a <__udivmoddi4+0xa2>
 80009fa:	fbb1 fcf2 	udiv	ip, r1, r2
 80009fe:	0c01      	lsrs	r1, r0, #16
 8000a00:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000a04:	b280      	uxth	r0, r0
 8000a06:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000a0a:	463b      	mov	r3, r7
 8000a0c:	4638      	mov	r0, r7
 8000a0e:	463c      	mov	r4, r7
 8000a10:	46b8      	mov	r8, r7
 8000a12:	46be      	mov	lr, r7
 8000a14:	2620      	movs	r6, #32
 8000a16:	fbb1 f1f7 	udiv	r1, r1, r7
 8000a1a:	eba2 0208 	sub.w	r2, r2, r8
 8000a1e:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000a22:	e766      	b.n	80008f2 <__udivmoddi4+0xfa>
 8000a24:	4601      	mov	r1, r0
 8000a26:	e718      	b.n	800085a <__udivmoddi4+0x62>
 8000a28:	4610      	mov	r0, r2
 8000a2a:	e72c      	b.n	8000886 <__udivmoddi4+0x8e>
 8000a2c:	f1c6 0220 	rsb	r2, r6, #32
 8000a30:	fa2e f302 	lsr.w	r3, lr, r2
 8000a34:	40b7      	lsls	r7, r6
 8000a36:	40b1      	lsls	r1, r6
 8000a38:	fa20 f202 	lsr.w	r2, r0, r2
 8000a3c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000a40:	430a      	orrs	r2, r1
 8000a42:	fbb3 f8fe 	udiv	r8, r3, lr
 8000a46:	b2bc      	uxth	r4, r7
 8000a48:	fb0e 3318 	mls	r3, lr, r8, r3
 8000a4c:	0c11      	lsrs	r1, r2, #16
 8000a4e:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000a52:	fb08 f904 	mul.w	r9, r8, r4
 8000a56:	40b0      	lsls	r0, r6
 8000a58:	4589      	cmp	r9, r1
 8000a5a:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000a5e:	b280      	uxth	r0, r0
 8000a60:	d93e      	bls.n	8000ae0 <__udivmoddi4+0x2e8>
 8000a62:	1879      	adds	r1, r7, r1
 8000a64:	f108 3cff 	add.w	ip, r8, #4294967295
 8000a68:	d201      	bcs.n	8000a6e <__udivmoddi4+0x276>
 8000a6a:	4589      	cmp	r9, r1
 8000a6c:	d81f      	bhi.n	8000aae <__udivmoddi4+0x2b6>
 8000a6e:	eba1 0109 	sub.w	r1, r1, r9
 8000a72:	fbb1 f9fe 	udiv	r9, r1, lr
 8000a76:	fb09 f804 	mul.w	r8, r9, r4
 8000a7a:	fb0e 1119 	mls	r1, lr, r9, r1
 8000a7e:	b292      	uxth	r2, r2
 8000a80:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000a84:	4542      	cmp	r2, r8
 8000a86:	d229      	bcs.n	8000adc <__udivmoddi4+0x2e4>
 8000a88:	18ba      	adds	r2, r7, r2
 8000a8a:	f109 31ff 	add.w	r1, r9, #4294967295
 8000a8e:	d2c4      	bcs.n	8000a1a <__udivmoddi4+0x222>
 8000a90:	4542      	cmp	r2, r8
 8000a92:	d2c2      	bcs.n	8000a1a <__udivmoddi4+0x222>
 8000a94:	f1a9 0102 	sub.w	r1, r9, #2
 8000a98:	443a      	add	r2, r7
 8000a9a:	e7be      	b.n	8000a1a <__udivmoddi4+0x222>
 8000a9c:	45f0      	cmp	r8, lr
 8000a9e:	d29d      	bcs.n	80009dc <__udivmoddi4+0x1e4>
 8000aa0:	ebbe 0302 	subs.w	r3, lr, r2
 8000aa4:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000aa8:	3801      	subs	r0, #1
 8000aaa:	46e1      	mov	r9, ip
 8000aac:	e796      	b.n	80009dc <__udivmoddi4+0x1e4>
 8000aae:	eba7 0909 	sub.w	r9, r7, r9
 8000ab2:	4449      	add	r1, r9
 8000ab4:	f1a8 0c02 	sub.w	ip, r8, #2
 8000ab8:	fbb1 f9fe 	udiv	r9, r1, lr
 8000abc:	fb09 f804 	mul.w	r8, r9, r4
 8000ac0:	e7db      	b.n	8000a7a <__udivmoddi4+0x282>
 8000ac2:	4673      	mov	r3, lr
 8000ac4:	e77f      	b.n	80009c6 <__udivmoddi4+0x1ce>
 8000ac6:	4650      	mov	r0, sl
 8000ac8:	e766      	b.n	8000998 <__udivmoddi4+0x1a0>
 8000aca:	4608      	mov	r0, r1
 8000acc:	e6fd      	b.n	80008ca <__udivmoddi4+0xd2>
 8000ace:	443b      	add	r3, r7
 8000ad0:	3a02      	subs	r2, #2
 8000ad2:	e733      	b.n	800093c <__udivmoddi4+0x144>
 8000ad4:	f1ac 0c02 	sub.w	ip, ip, #2
 8000ad8:	443b      	add	r3, r7
 8000ada:	e71c      	b.n	8000916 <__udivmoddi4+0x11e>
 8000adc:	4649      	mov	r1, r9
 8000ade:	e79c      	b.n	8000a1a <__udivmoddi4+0x222>
 8000ae0:	eba1 0109 	sub.w	r1, r1, r9
 8000ae4:	46c4      	mov	ip, r8
 8000ae6:	fbb1 f9fe 	udiv	r9, r1, lr
 8000aea:	fb09 f804 	mul.w	r8, r9, r4
 8000aee:	e7c4      	b.n	8000a7a <__udivmoddi4+0x282>

08000af0 <__aeabi_idiv0>:
 8000af0:	4770      	bx	lr
 8000af2:	bf00      	nop

08000af4 <MX_ADC1_Init>:
ADC_HandleTypeDef hadc1;
DMA_HandleTypeDef hdma_adc1;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 8000af4:	b580      	push	{r7, lr}
 8000af6:	b08c      	sub	sp, #48	@ 0x30
 8000af8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_MultiModeTypeDef multimode = {0};
 8000afa:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000afe:	2200      	movs	r2, #0
 8000b00:	601a      	str	r2, [r3, #0]
 8000b02:	605a      	str	r2, [r3, #4]
 8000b04:	609a      	str	r2, [r3, #8]
  ADC_ChannelConfTypeDef sConfig = {0};
 8000b06:	463b      	mov	r3, r7
 8000b08:	2224      	movs	r2, #36	@ 0x24
 8000b0a:	2100      	movs	r1, #0
 8000b0c:	4618      	mov	r0, r3
 8000b0e:	f01a fd99 	bl	801b644 <memset>

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 8000b12:	4b5c      	ldr	r3, [pc, #368]	@ (8000c84 <MX_ADC1_Init+0x190>)
 8000b14:	4a5c      	ldr	r2, [pc, #368]	@ (8000c88 <MX_ADC1_Init+0x194>)
 8000b16:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV16;
 8000b18:	4b5a      	ldr	r3, [pc, #360]	@ (8000c84 <MX_ADC1_Init+0x190>)
 8000b1a:	f44f 12e0 	mov.w	r2, #1835008	@ 0x1c0000
 8000b1e:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_16B;
 8000b20:	4b58      	ldr	r3, [pc, #352]	@ (8000c84 <MX_ADC1_Init+0x190>)
 8000b22:	2200      	movs	r2, #0
 8000b24:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = ADC_SCAN_ENABLE;
 8000b26:	4b57      	ldr	r3, [pc, #348]	@ (8000c84 <MX_ADC1_Init+0x190>)
 8000b28:	2201      	movs	r2, #1
 8000b2a:	611a      	str	r2, [r3, #16]
  hadc1.Init.EOCSelection = ADC_EOC_SEQ_CONV;
 8000b2c:	4b55      	ldr	r3, [pc, #340]	@ (8000c84 <MX_ADC1_Init+0x190>)
 8000b2e:	2208      	movs	r2, #8
 8000b30:	615a      	str	r2, [r3, #20]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 8000b32:	4b54      	ldr	r3, [pc, #336]	@ (8000c84 <MX_ADC1_Init+0x190>)
 8000b34:	2200      	movs	r2, #0
 8000b36:	761a      	strb	r2, [r3, #24]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8000b38:	4b52      	ldr	r3, [pc, #328]	@ (8000c84 <MX_ADC1_Init+0x190>)
 8000b3a:	2200      	movs	r2, #0
 8000b3c:	765a      	strb	r2, [r3, #25]
  hadc1.Init.NbrOfConversion = 6;
 8000b3e:	4b51      	ldr	r3, [pc, #324]	@ (8000c84 <MX_ADC1_Init+0x190>)
 8000b40:	2206      	movs	r2, #6
 8000b42:	61da      	str	r2, [r3, #28]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8000b44:	4b4f      	ldr	r3, [pc, #316]	@ (8000c84 <MX_ADC1_Init+0x190>)
 8000b46:	2200      	movs	r2, #0
 8000b48:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConv = ADC_EXTERNALTRIG_T8_TRGO;
 8000b4c:	4b4d      	ldr	r3, [pc, #308]	@ (8000c84 <MX_ADC1_Init+0x190>)
 8000b4e:	f44f 629c 	mov.w	r2, #1248	@ 0x4e0
 8000b52:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_RISING;
 8000b54:	4b4b      	ldr	r3, [pc, #300]	@ (8000c84 <MX_ADC1_Init+0x190>)
 8000b56:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8000b5a:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.ConversionDataManagement = ADC_CONVERSIONDATA_DMA_CIRCULAR;
 8000b5c:	4b49      	ldr	r3, [pc, #292]	@ (8000c84 <MX_ADC1_Init+0x190>)
 8000b5e:	2203      	movs	r2, #3
 8000b60:	631a      	str	r2, [r3, #48]	@ 0x30
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8000b62:	4b48      	ldr	r3, [pc, #288]	@ (8000c84 <MX_ADC1_Init+0x190>)
 8000b64:	2200      	movs	r2, #0
 8000b66:	63da      	str	r2, [r3, #60]	@ 0x3c
  hadc1.Init.LeftBitShift = ADC_LEFTBITSHIFT_NONE;
 8000b68:	4b46      	ldr	r3, [pc, #280]	@ (8000c84 <MX_ADC1_Init+0x190>)
 8000b6a:	2200      	movs	r2, #0
 8000b6c:	641a      	str	r2, [r3, #64]	@ 0x40
  hadc1.Init.OversamplingMode = ENABLE;
 8000b6e:	4b45      	ldr	r3, [pc, #276]	@ (8000c84 <MX_ADC1_Init+0x190>)
 8000b70:	2201      	movs	r2, #1
 8000b72:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
  hadc1.Init.Oversampling.Ratio = 16;
 8000b76:	4b43      	ldr	r3, [pc, #268]	@ (8000c84 <MX_ADC1_Init+0x190>)
 8000b78:	2210      	movs	r2, #16
 8000b7a:	649a      	str	r2, [r3, #72]	@ 0x48
  hadc1.Init.Oversampling.RightBitShift = ADC_RIGHTBITSHIFT_4;
 8000b7c:	4b41      	ldr	r3, [pc, #260]	@ (8000c84 <MX_ADC1_Init+0x190>)
 8000b7e:	2280      	movs	r2, #128	@ 0x80
 8000b80:	64da      	str	r2, [r3, #76]	@ 0x4c
  hadc1.Init.Oversampling.TriggeredMode = ADC_TRIGGEREDMODE_SINGLE_TRIGGER;
 8000b82:	4b40      	ldr	r3, [pc, #256]	@ (8000c84 <MX_ADC1_Init+0x190>)
 8000b84:	2200      	movs	r2, #0
 8000b86:	651a      	str	r2, [r3, #80]	@ 0x50
  hadc1.Init.Oversampling.OversamplingStopReset = ADC_REGOVERSAMPLING_CONTINUED_MODE;
 8000b88:	4b3e      	ldr	r3, [pc, #248]	@ (8000c84 <MX_ADC1_Init+0x190>)
 8000b8a:	2201      	movs	r2, #1
 8000b8c:	655a      	str	r2, [r3, #84]	@ 0x54
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8000b8e:	483d      	ldr	r0, [pc, #244]	@ (8000c84 <MX_ADC1_Init+0x190>)
 8000b90:	f005 fc0a 	bl	80063a8 <HAL_ADC_Init>
 8000b94:	4603      	mov	r3, r0
 8000b96:	2b00      	cmp	r3, #0
 8000b98:	d001      	beq.n	8000b9e <MX_ADC1_Init+0xaa>
  {
    Error_Handler();
 8000b9a:	f002 fad7 	bl	800314c <Error_Handler>
  }

  /** Configure the ADC multi-mode
  */
  multimode.Mode = ADC_MODE_INDEPENDENT;
 8000b9e:	2300      	movs	r3, #0
 8000ba0:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 8000ba2:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000ba6:	4619      	mov	r1, r3
 8000ba8:	4836      	ldr	r0, [pc, #216]	@ (8000c84 <MX_ADC1_Init+0x190>)
 8000baa:	f007 f855 	bl	8007c58 <HAL_ADCEx_MultiModeConfigChannel>
 8000bae:	4603      	mov	r3, r0
 8000bb0:	2b00      	cmp	r3, #0
 8000bb2:	d001      	beq.n	8000bb8 <MX_ADC1_Init+0xc4>
  {
    Error_Handler();
 8000bb4:	f002 faca 	bl	800314c <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_10;
 8000bb8:	4b34      	ldr	r3, [pc, #208]	@ (8000c8c <MX_ADC1_Init+0x198>)
 8000bba:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8000bbc:	2306      	movs	r3, #6
 8000bbe:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_64CYCLES_5;
 8000bc0:	2305      	movs	r3, #5
 8000bc2:	60bb      	str	r3, [r7, #8]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8000bc4:	f240 73ff 	movw	r3, #2047	@ 0x7ff
 8000bc8:	60fb      	str	r3, [r7, #12]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8000bca:	2304      	movs	r3, #4
 8000bcc:	613b      	str	r3, [r7, #16]
  sConfig.Offset = 0;
 8000bce:	2300      	movs	r3, #0
 8000bd0:	617b      	str	r3, [r7, #20]
  sConfig.OffsetSignedSaturation = DISABLE;
 8000bd2:	2300      	movs	r3, #0
 8000bd4:	f887 3021 	strb.w	r3, [r7, #33]	@ 0x21
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000bd8:	463b      	mov	r3, r7
 8000bda:	4619      	mov	r1, r3
 8000bdc:	4829      	ldr	r0, [pc, #164]	@ (8000c84 <MX_ADC1_Init+0x190>)
 8000bde:	f005 fedb 	bl	8006998 <HAL_ADC_ConfigChannel>
 8000be2:	4603      	mov	r3, r0
 8000be4:	2b00      	cmp	r3, #0
 8000be6:	d001      	beq.n	8000bec <MX_ADC1_Init+0xf8>
  {
    Error_Handler();
 8000be8:	f002 fab0 	bl	800314c <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_11;
 8000bec:	4b28      	ldr	r3, [pc, #160]	@ (8000c90 <MX_ADC1_Init+0x19c>)
 8000bee:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_2;
 8000bf0:	230c      	movs	r3, #12
 8000bf2:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000bf4:	463b      	mov	r3, r7
 8000bf6:	4619      	mov	r1, r3
 8000bf8:	4822      	ldr	r0, [pc, #136]	@ (8000c84 <MX_ADC1_Init+0x190>)
 8000bfa:	f005 fecd 	bl	8006998 <HAL_ADC_ConfigChannel>
 8000bfe:	4603      	mov	r3, r0
 8000c00:	2b00      	cmp	r3, #0
 8000c02:	d001      	beq.n	8000c08 <MX_ADC1_Init+0x114>
  {
    Error_Handler();
 8000c04:	f002 faa2 	bl	800314c <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_17;
 8000c08:	4b22      	ldr	r3, [pc, #136]	@ (8000c94 <MX_ADC1_Init+0x1a0>)
 8000c0a:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_3;
 8000c0c:	2312      	movs	r3, #18
 8000c0e:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000c10:	463b      	mov	r3, r7
 8000c12:	4619      	mov	r1, r3
 8000c14:	481b      	ldr	r0, [pc, #108]	@ (8000c84 <MX_ADC1_Init+0x190>)
 8000c16:	f005 febf 	bl	8006998 <HAL_ADC_ConfigChannel>
 8000c1a:	4603      	mov	r3, r0
 8000c1c:	2b00      	cmp	r3, #0
 8000c1e:	d001      	beq.n	8000c24 <MX_ADC1_Init+0x130>
  {
    Error_Handler();
 8000c20:	f002 fa94 	bl	800314c <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_14;
 8000c24:	4b1c      	ldr	r3, [pc, #112]	@ (8000c98 <MX_ADC1_Init+0x1a4>)
 8000c26:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_4;
 8000c28:	2318      	movs	r3, #24
 8000c2a:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000c2c:	463b      	mov	r3, r7
 8000c2e:	4619      	mov	r1, r3
 8000c30:	4814      	ldr	r0, [pc, #80]	@ (8000c84 <MX_ADC1_Init+0x190>)
 8000c32:	f005 feb1 	bl	8006998 <HAL_ADC_ConfigChannel>
 8000c36:	4603      	mov	r3, r0
 8000c38:	2b00      	cmp	r3, #0
 8000c3a:	d001      	beq.n	8000c40 <MX_ADC1_Init+0x14c>
  {
    Error_Handler();
 8000c3c:	f002 fa86 	bl	800314c <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_15;
 8000c40:	4b16      	ldr	r3, [pc, #88]	@ (8000c9c <MX_ADC1_Init+0x1a8>)
 8000c42:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_5;
 8000c44:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8000c48:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000c4a:	463b      	mov	r3, r7
 8000c4c:	4619      	mov	r1, r3
 8000c4e:	480d      	ldr	r0, [pc, #52]	@ (8000c84 <MX_ADC1_Init+0x190>)
 8000c50:	f005 fea2 	bl	8006998 <HAL_ADC_ConfigChannel>
 8000c54:	4603      	mov	r3, r0
 8000c56:	2b00      	cmp	r3, #0
 8000c58:	d001      	beq.n	8000c5e <MX_ADC1_Init+0x16a>
  {
    Error_Handler();
 8000c5a:	f002 fa77 	bl	800314c <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_18;
 8000c5e:	4b10      	ldr	r3, [pc, #64]	@ (8000ca0 <MX_ADC1_Init+0x1ac>)
 8000c60:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_6;
 8000c62:	f44f 7383 	mov.w	r3, #262	@ 0x106
 8000c66:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000c68:	463b      	mov	r3, r7
 8000c6a:	4619      	mov	r1, r3
 8000c6c:	4805      	ldr	r0, [pc, #20]	@ (8000c84 <MX_ADC1_Init+0x190>)
 8000c6e:	f005 fe93 	bl	8006998 <HAL_ADC_ConfigChannel>
 8000c72:	4603      	mov	r3, r0
 8000c74:	2b00      	cmp	r3, #0
 8000c76:	d001      	beq.n	8000c7c <MX_ADC1_Init+0x188>
  {
    Error_Handler();
 8000c78:	f002 fa68 	bl	800314c <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8000c7c:	bf00      	nop
 8000c7e:	3730      	adds	r7, #48	@ 0x30
 8000c80:	46bd      	mov	sp, r7
 8000c82:	bd80      	pop	{r7, pc}
 8000c84:	24000204 	.word	0x24000204
 8000c88:	40022000 	.word	0x40022000
 8000c8c:	2a000400 	.word	0x2a000400
 8000c90:	2e300800 	.word	0x2e300800
 8000c94:	47520000 	.word	0x47520000
 8000c98:	3ac04000 	.word	0x3ac04000
 8000c9c:	3ef08000 	.word	0x3ef08000
 8000ca0:	4b840000 	.word	0x4b840000

08000ca4 <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 8000ca4:	b580      	push	{r7, lr}
 8000ca6:	b0ba      	sub	sp, #232	@ 0xe8
 8000ca8:	af00      	add	r7, sp, #0
 8000caa:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000cac:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 8000cb0:	2200      	movs	r2, #0
 8000cb2:	601a      	str	r2, [r3, #0]
 8000cb4:	605a      	str	r2, [r3, #4]
 8000cb6:	609a      	str	r2, [r3, #8]
 8000cb8:	60da      	str	r2, [r3, #12]
 8000cba:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8000cbc:	f107 0318 	add.w	r3, r7, #24
 8000cc0:	22b8      	movs	r2, #184	@ 0xb8
 8000cc2:	2100      	movs	r1, #0
 8000cc4:	4618      	mov	r0, r3
 8000cc6:	f01a fcbd 	bl	801b644 <memset>
  if(adcHandle->Instance==ADC1)
 8000cca:	687b      	ldr	r3, [r7, #4]
 8000ccc:	681b      	ldr	r3, [r3, #0]
 8000cce:	4a53      	ldr	r2, [pc, #332]	@ (8000e1c <HAL_ADC_MspInit+0x178>)
 8000cd0:	4293      	cmp	r3, r2
 8000cd2:	f040 809e 	bne.w	8000e12 <HAL_ADC_MspInit+0x16e>

  /* USER CODE END ADC1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 8000cd6:	f44f 2200 	mov.w	r2, #524288	@ 0x80000
 8000cda:	f04f 0300 	mov.w	r3, #0
 8000cde:	e9c7 2306 	strd	r2, r3, [r7, #24]
    PeriphClkInitStruct.PLL2.PLL2M = 2;
 8000ce2:	2302      	movs	r3, #2
 8000ce4:	623b      	str	r3, [r7, #32]
    PeriphClkInitStruct.PLL2.PLL2N = 16;
 8000ce6:	2310      	movs	r3, #16
 8000ce8:	627b      	str	r3, [r7, #36]	@ 0x24
    PeriphClkInitStruct.PLL2.PLL2P = 2;
 8000cea:	2302      	movs	r3, #2
 8000cec:	62bb      	str	r3, [r7, #40]	@ 0x28
    PeriphClkInitStruct.PLL2.PLL2Q = 2;
 8000cee:	2302      	movs	r3, #2
 8000cf0:	62fb      	str	r3, [r7, #44]	@ 0x2c
    PeriphClkInitStruct.PLL2.PLL2R = 2;
 8000cf2:	2302      	movs	r3, #2
 8000cf4:	633b      	str	r3, [r7, #48]	@ 0x30
    PeriphClkInitStruct.PLL2.PLL2RGE = RCC_PLL2VCIRANGE_3;
 8000cf6:	23c0      	movs	r3, #192	@ 0xc0
 8000cf8:	637b      	str	r3, [r7, #52]	@ 0x34
    PeriphClkInitStruct.PLL2.PLL2VCOSEL = RCC_PLL2VCOWIDE;
 8000cfa:	2300      	movs	r3, #0
 8000cfc:	63bb      	str	r3, [r7, #56]	@ 0x38
    PeriphClkInitStruct.PLL2.PLL2FRACN = 0;
 8000cfe:	2300      	movs	r3, #0
 8000d00:	63fb      	str	r3, [r7, #60]	@ 0x3c
    PeriphClkInitStruct.AdcClockSelection = RCC_ADCCLKSOURCE_PLL2;
 8000d02:	2300      	movs	r3, #0
 8000d04:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8000d08:	f107 0318 	add.w	r3, r7, #24
 8000d0c:	4618      	mov	r0, r3
 8000d0e:	f00e fd17 	bl	800f740 <HAL_RCCEx_PeriphCLKConfig>
 8000d12:	4603      	mov	r3, r0
 8000d14:	2b00      	cmp	r3, #0
 8000d16:	d001      	beq.n	8000d1c <HAL_ADC_MspInit+0x78>
    {
      Error_Handler();
 8000d18:	f002 fa18 	bl	800314c <Error_Handler>
    }

    /* ADC1 clock enable */
    __HAL_RCC_ADC12_CLK_ENABLE();
 8000d1c:	4b40      	ldr	r3, [pc, #256]	@ (8000e20 <HAL_ADC_MspInit+0x17c>)
 8000d1e:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8000d22:	4a3f      	ldr	r2, [pc, #252]	@ (8000e20 <HAL_ADC_MspInit+0x17c>)
 8000d24:	f043 0320 	orr.w	r3, r3, #32
 8000d28:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 8000d2c:	4b3c      	ldr	r3, [pc, #240]	@ (8000e20 <HAL_ADC_MspInit+0x17c>)
 8000d2e:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8000d32:	f003 0320 	and.w	r3, r3, #32
 8000d36:	617b      	str	r3, [r7, #20]
 8000d38:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8000d3a:	4b39      	ldr	r3, [pc, #228]	@ (8000e20 <HAL_ADC_MspInit+0x17c>)
 8000d3c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000d40:	4a37      	ldr	r2, [pc, #220]	@ (8000e20 <HAL_ADC_MspInit+0x17c>)
 8000d42:	f043 0304 	orr.w	r3, r3, #4
 8000d46:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000d4a:	4b35      	ldr	r3, [pc, #212]	@ (8000e20 <HAL_ADC_MspInit+0x17c>)
 8000d4c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000d50:	f003 0304 	and.w	r3, r3, #4
 8000d54:	613b      	str	r3, [r7, #16]
 8000d56:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000d58:	4b31      	ldr	r3, [pc, #196]	@ (8000e20 <HAL_ADC_MspInit+0x17c>)
 8000d5a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000d5e:	4a30      	ldr	r2, [pc, #192]	@ (8000e20 <HAL_ADC_MspInit+0x17c>)
 8000d60:	f043 0301 	orr.w	r3, r3, #1
 8000d64:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000d68:	4b2d      	ldr	r3, [pc, #180]	@ (8000e20 <HAL_ADC_MspInit+0x17c>)
 8000d6a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000d6e:	f003 0301 	and.w	r3, r3, #1
 8000d72:	60fb      	str	r3, [r7, #12]
 8000d74:	68fb      	ldr	r3, [r7, #12]
    PA1     ------> ADC1_INP17
    PA2     ------> ADC1_INP14
    PA3     ------> ADC1_INP15
    PA4     ------> ADC1_INP18
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8000d76:	2303      	movs	r3, #3
 8000d78:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000d7c:	2303      	movs	r3, #3
 8000d7e:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d82:	2300      	movs	r3, #0
 8000d84:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000d88:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 8000d8c:	4619      	mov	r1, r3
 8000d8e:	4825      	ldr	r0, [pc, #148]	@ (8000e24 <HAL_ADC_MspInit+0x180>)
 8000d90:	f00b f8f6 	bl	800bf80 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3|GPIO_PIN_4;
 8000d94:	231e      	movs	r3, #30
 8000d96:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000d9a:	2303      	movs	r3, #3
 8000d9c:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000da0:	2300      	movs	r3, #0
 8000da2:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000da6:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 8000daa:	4619      	mov	r1, r3
 8000dac:	481e      	ldr	r0, [pc, #120]	@ (8000e28 <HAL_ADC_MspInit+0x184>)
 8000dae:	f00b f8e7 	bl	800bf80 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA1_Stream0;
 8000db2:	4b1e      	ldr	r3, [pc, #120]	@ (8000e2c <HAL_ADC_MspInit+0x188>)
 8000db4:	4a1e      	ldr	r2, [pc, #120]	@ (8000e30 <HAL_ADC_MspInit+0x18c>)
 8000db6:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Request = DMA_REQUEST_ADC1;
 8000db8:	4b1c      	ldr	r3, [pc, #112]	@ (8000e2c <HAL_ADC_MspInit+0x188>)
 8000dba:	2209      	movs	r2, #9
 8000dbc:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8000dbe:	4b1b      	ldr	r3, [pc, #108]	@ (8000e2c <HAL_ADC_MspInit+0x188>)
 8000dc0:	2200      	movs	r2, #0
 8000dc2:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8000dc4:	4b19      	ldr	r3, [pc, #100]	@ (8000e2c <HAL_ADC_MspInit+0x188>)
 8000dc6:	2200      	movs	r2, #0
 8000dc8:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 8000dca:	4b18      	ldr	r3, [pc, #96]	@ (8000e2c <HAL_ADC_MspInit+0x188>)
 8000dcc:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8000dd0:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8000dd2:	4b16      	ldr	r3, [pc, #88]	@ (8000e2c <HAL_ADC_MspInit+0x188>)
 8000dd4:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8000dd8:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8000dda:	4b14      	ldr	r3, [pc, #80]	@ (8000e2c <HAL_ADC_MspInit+0x188>)
 8000ddc:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8000de0:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 8000de2:	4b12      	ldr	r3, [pc, #72]	@ (8000e2c <HAL_ADC_MspInit+0x188>)
 8000de4:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8000de8:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 8000dea:	4b10      	ldr	r3, [pc, #64]	@ (8000e2c <HAL_ADC_MspInit+0x188>)
 8000dec:	2200      	movs	r2, #0
 8000dee:	621a      	str	r2, [r3, #32]
    hdma_adc1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8000df0:	4b0e      	ldr	r3, [pc, #56]	@ (8000e2c <HAL_ADC_MspInit+0x188>)
 8000df2:	2200      	movs	r2, #0
 8000df4:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8000df6:	480d      	ldr	r0, [pc, #52]	@ (8000e2c <HAL_ADC_MspInit+0x188>)
 8000df8:	f007 f968 	bl	80080cc <HAL_DMA_Init>
 8000dfc:	4603      	mov	r3, r0
 8000dfe:	2b00      	cmp	r3, #0
 8000e00:	d001      	beq.n	8000e06 <HAL_ADC_MspInit+0x162>
    {
      Error_Handler();
 8000e02:	f002 f9a3 	bl	800314c <Error_Handler>
    }

    __HAL_LINKDMA(adcHandle,DMA_Handle,hdma_adc1);
 8000e06:	687b      	ldr	r3, [r7, #4]
 8000e08:	4a08      	ldr	r2, [pc, #32]	@ (8000e2c <HAL_ADC_MspInit+0x188>)
 8000e0a:	659a      	str	r2, [r3, #88]	@ 0x58
 8000e0c:	4a07      	ldr	r2, [pc, #28]	@ (8000e2c <HAL_ADC_MspInit+0x188>)
 8000e0e:	687b      	ldr	r3, [r7, #4]
 8000e10:	6393      	str	r3, [r2, #56]	@ 0x38

  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
}
 8000e12:	bf00      	nop
 8000e14:	37e8      	adds	r7, #232	@ 0xe8
 8000e16:	46bd      	mov	sp, r7
 8000e18:	bd80      	pop	{r7, pc}
 8000e1a:	bf00      	nop
 8000e1c:	40022000 	.word	0x40022000
 8000e20:	58024400 	.word	0x58024400
 8000e24:	58020800 	.word	0x58020800
 8000e28:	58020000 	.word	0x58020000
 8000e2c:	24000274 	.word	0x24000274
 8000e30:	40020010 	.word	0x40020010

08000e34 <Comm_Init>:
static int32_t Comm_TransmitFrame_DMA(const uint8_t *data, uint16_t length);

/* ========== Public Functions ========== */

void Comm_Init(UART_HandleTypeDef *huart)
{
 8000e34:	b580      	push	{r7, lr}
 8000e36:	b084      	sub	sp, #16
 8000e38:	af02      	add	r7, sp, #8
 8000e3a:	6078      	str	r0, [r7, #4]
    if (huart == NULL) {
 8000e3c:	687b      	ldr	r3, [r7, #4]
 8000e3e:	2b00      	cmp	r3, #0
 8000e40:	d108      	bne.n	8000e54 <Comm_Init+0x20>
        REPORT_ERROR_MSG("NULL UART handle");
 8000e42:	4b0b      	ldr	r3, [pc, #44]	@ (8000e70 <Comm_Init+0x3c>)
 8000e44:	9300      	str	r3, [sp, #0]
 8000e46:	2300      	movs	r3, #0
 8000e48:	2232      	movs	r2, #50	@ 0x32
 8000e4a:	490a      	ldr	r1, [pc, #40]	@ (8000e74 <Comm_Init+0x40>)
 8000e4c:	480a      	ldr	r0, [pc, #40]	@ (8000e78 <Comm_Init+0x44>)
 8000e4e:	f000 fe57 	bl	8001b00 <ReportError>
        return;
 8000e52:	e00a      	b.n	8000e6a <Comm_Init+0x36>
    }

    comm_huart = huart;
 8000e54:	4a09      	ldr	r2, [pc, #36]	@ (8000e7c <Comm_Init+0x48>)
 8000e56:	687b      	ldr	r3, [r7, #4]
 8000e58:	6013      	str	r3, [r2, #0]

    memset(&telem_frame, 0, sizeof(TelemetryFrame_t));
 8000e5a:	2282      	movs	r2, #130	@ 0x82
 8000e5c:	2100      	movs	r1, #0
 8000e5e:	4808      	ldr	r0, [pc, #32]	@ (8000e80 <Comm_Init+0x4c>)
 8000e60:	f01a fbf0 	bl	801b644 <memset>

    REPORT_INFO_MSG("Comm Protocol Initialized (RTOS)");
 8000e64:	4807      	ldr	r0, [pc, #28]	@ (8000e84 <Comm_Init+0x50>)
 8000e66:	f000 fea3 	bl	8001bb0 <LogFifo_Push>
}
 8000e6a:	3708      	adds	r7, #8
 8000e6c:	46bd      	mov	sp, r7
 8000e6e:	bd80      	pop	{r7, pc}
 8000e70:	0801f364 	.word	0x0801f364
 8000e74:	0801f348 	.word	0x0801f348
 8000e78:	0801fa90 	.word	0x0801fa90
 8000e7c:	240002ec 	.word	0x240002ec
 8000e80:	240002f0 	.word	0x240002f0
 8000e84:	0801f378 	.word	0x0801f378

08000e88 <Comm_SendTelemetry>:
 * @brief      (DMA )
 * @note TelemetryTask , DMA  
 * @note [] Blocking  DMA   (CPU 94%  12%)
 */
int32_t Comm_SendTelemetry(void)
{
 8000e88:	b580      	push	{r7, lr}
 8000e8a:	b082      	sub	sp, #8
 8000e8c:	af00      	add	r7, sp, #0
    if (comm_huart == NULL) {
 8000e8e:	4b0e      	ldr	r3, [pc, #56]	@ (8000ec8 <Comm_SendTelemetry+0x40>)
 8000e90:	681b      	ldr	r3, [r3, #0]
 8000e92:	2b00      	cmp	r3, #0
 8000e94:	d102      	bne.n	8000e9c <Comm_SendTelemetry+0x14>
        return -1;
 8000e96:	f04f 33ff 	mov.w	r3, #4294967295
 8000e9a:	e011      	b.n	8000ec0 <Comm_SendTelemetry+0x38>
    }

    //   
    Comm_BuildTelemetryFrame(&telem_frame);
 8000e9c:	480b      	ldr	r0, [pc, #44]	@ (8000ecc <Comm_SendTelemetry+0x44>)
 8000e9e:	f000 fbb9 	bl	8001614 <Comm_BuildTelemetryFrame>

    // CRC  (CRC  )
    uint16_t crc = Comm_CalculateCRC16((uint8_t*)&telem_frame,
 8000ea2:	2180      	movs	r1, #128	@ 0x80
 8000ea4:	4809      	ldr	r0, [pc, #36]	@ (8000ecc <Comm_SendTelemetry+0x44>)
 8000ea6:	f000 fd23 	bl	80018f0 <Comm_CalculateCRC16>
 8000eaa:	4603      	mov	r3, r0
 8000eac:	80fb      	strh	r3, [r7, #6]
                                        sizeof(TelemetryFrame_t) - 2);
    telem_frame.crc16 = crc;
 8000eae:	4a07      	ldr	r2, [pc, #28]	@ (8000ecc <Comm_SendTelemetry+0x44>)
 8000eb0:	88fb      	ldrh	r3, [r7, #6]
 8000eb2:	f8a2 3080 	strh.w	r3, [r2, #128]	@ 0x80

    // DMA  (,  )
    return Comm_TransmitFrame_DMA((uint8_t*)&telem_frame, sizeof(TelemetryFrame_t));
 8000eb6:	2182      	movs	r1, #130	@ 0x82
 8000eb8:	4804      	ldr	r0, [pc, #16]	@ (8000ecc <Comm_SendTelemetry+0x44>)
 8000eba:	f000 fc9f 	bl	80017fc <Comm_TransmitFrame_DMA>
 8000ebe:	4603      	mov	r3, r0
}
 8000ec0:	4618      	mov	r0, r3
 8000ec2:	3708      	adds	r7, #8
 8000ec4:	46bd      	mov	sp, r7
 8000ec6:	bd80      	pop	{r7, pc}
 8000ec8:	240002ec 	.word	0x240002ec
 8000ecc:	240002f0 	.word	0x240002f0

08000ed0 <Comm_SendTelemetry_Safe>:
/**
 * @brief   (mutex  )
 * @note    
 */
int32_t Comm_SendTelemetry_Safe(void)
{
 8000ed0:	b580      	push	{r7, lr}
 8000ed2:	b082      	sub	sp, #8
 8000ed4:	af00      	add	r7, sp, #0
    if (comm_huart == NULL) {
 8000ed6:	4b10      	ldr	r3, [pc, #64]	@ (8000f18 <Comm_SendTelemetry_Safe+0x48>)
 8000ed8:	681b      	ldr	r3, [r3, #0]
 8000eda:	2b00      	cmp	r3, #0
 8000edc:	d102      	bne.n	8000ee4 <Comm_SendTelemetry_Safe+0x14>
        return -1;
 8000ede:	f04f 33ff 	mov.w	r3, #4294967295
 8000ee2:	e014      	b.n	8000f0e <Comm_SendTelemetry_Safe+0x3e>
    }

    if (osMutexAcquire(uartTxMutexHandle, 50) == osOK) {
 8000ee4:	4b0d      	ldr	r3, [pc, #52]	@ (8000f1c <Comm_SendTelemetry_Safe+0x4c>)
 8000ee6:	681b      	ldr	r3, [r3, #0]
 8000ee8:	2132      	movs	r1, #50	@ 0x32
 8000eea:	4618      	mov	r0, r3
 8000eec:	f015 fc64 	bl	80167b8 <osMutexAcquire>
 8000ef0:	4603      	mov	r3, r0
 8000ef2:	2b00      	cmp	r3, #0
 8000ef4:	d109      	bne.n	8000f0a <Comm_SendTelemetry_Safe+0x3a>
        int32_t result = Comm_SendTelemetry();
 8000ef6:	f7ff ffc7 	bl	8000e88 <Comm_SendTelemetry>
 8000efa:	6078      	str	r0, [r7, #4]
        osMutexRelease(uartTxMutexHandle);
 8000efc:	4b07      	ldr	r3, [pc, #28]	@ (8000f1c <Comm_SendTelemetry_Safe+0x4c>)
 8000efe:	681b      	ldr	r3, [r3, #0]
 8000f00:	4618      	mov	r0, r3
 8000f02:	f015 fca4 	bl	801684e <osMutexRelease>
        return result;
 8000f06:	687b      	ldr	r3, [r7, #4]
 8000f08:	e001      	b.n	8000f0e <Comm_SendTelemetry_Safe+0x3e>
    }

    return -1;  // Mutex timeout
 8000f0a:	f04f 33ff 	mov.w	r3, #4294967295
}
 8000f0e:	4618      	mov	r0, r3
 8000f10:	3708      	adds	r7, #8
 8000f12:	46bd      	mov	sp, r7
 8000f14:	bd80      	pop	{r7, pc}
 8000f16:	bf00      	nop
 8000f18:	240002ec 	.word	0x240002ec
 8000f1c:	24002684 	.word	0x24002684

08000f20 <Comm_ParseCommand>:
/**
 * @brief   
 * @note CommandTask 
 */
int32_t Comm_ParseCommand(const char *cmd_str, ParsedCommand_t *result)
{
 8000f20:	b580      	push	{r7, lr}
 8000f22:	b092      	sub	sp, #72	@ 0x48
 8000f24:	af02      	add	r7, sp, #8
 8000f26:	6078      	str	r0, [r7, #4]
 8000f28:	6039      	str	r1, [r7, #0]
    if (cmd_str == NULL || result == NULL) {
 8000f2a:	687b      	ldr	r3, [r7, #4]
 8000f2c:	2b00      	cmp	r3, #0
 8000f2e:	d002      	beq.n	8000f36 <Comm_ParseCommand+0x16>
 8000f30:	683b      	ldr	r3, [r7, #0]
 8000f32:	2b00      	cmp	r3, #0
 8000f34:	d102      	bne.n	8000f3c <Comm_ParseCommand+0x1c>
        return -1;
 8000f36:	f04f 33ff 	mov.w	r3, #4294967295
 8000f3a:	e1b7      	b.n	80012ac <Comm_ParseCommand+0x38c>
    }

    memset(result, 0, sizeof(ParsedCommand_t));
 8000f3c:	2214      	movs	r2, #20
 8000f3e:	2100      	movs	r1, #0
 8000f40:	6838      	ldr	r0, [r7, #0]
 8000f42:	f01a fb7f 	bl	801b644 <memset>
    result->valid = false;
 8000f46:	683b      	ldr	r3, [r7, #0]
 8000f48:	2200      	movs	r2, #0
 8000f4a:	741a      	strb	r2, [r3, #16]
    result->channel = 0xFF;
 8000f4c:	683b      	ldr	r3, [r7, #0]
 8000f4e:	22ff      	movs	r2, #255	@ 0xff
 8000f50:	705a      	strb	r2, [r3, #1]

    char cmd_name[16] = {0};
 8000f52:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8000f56:	2200      	movs	r2, #0
 8000f58:	601a      	str	r2, [r3, #0]
 8000f5a:	605a      	str	r2, [r3, #4]
 8000f5c:	609a      	str	r2, [r3, #8]
 8000f5e:	60da      	str	r2, [r3, #12]
    char ch_str[8] = {0};
 8000f60:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8000f64:	2200      	movs	r2, #0
 8000f66:	601a      	str	r2, [r3, #0]
 8000f68:	605a      	str	r2, [r3, #4]

    if (sscanf(cmd_str, "%15s", cmd_name) != 1) {
 8000f6a:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8000f6e:	461a      	mov	r2, r3
 8000f70:	49b5      	ldr	r1, [pc, #724]	@ (8001248 <Comm_ParseCommand+0x328>)
 8000f72:	6878      	ldr	r0, [r7, #4]
 8000f74:	f01a fa24 	bl	801b3c0 <siscanf>
 8000f78:	4603      	mov	r3, r0
 8000f7a:	2b01      	cmp	r3, #1
 8000f7c:	d002      	beq.n	8000f84 <Comm_ParseCommand+0x64>
        return -1;
 8000f7e:	f04f 33ff 	mov.w	r3, #4294967295
 8000f82:	e193      	b.n	80012ac <Comm_ParseCommand+0x38c>
    }

    if (strcmp(cmd_name, "MODE") == 0) {
 8000f84:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8000f88:	49b0      	ldr	r1, [pc, #704]	@ (800124c <Comm_ParseCommand+0x32c>)
 8000f8a:	4618      	mov	r0, r3
 8000f8c:	f7ff f9c0 	bl	8000310 <strcmp>
 8000f90:	4603      	mov	r3, r0
 8000f92:	2b00      	cmp	r3, #0
 8000f94:	d179      	bne.n	800108a <Comm_ParseCommand+0x16a>
        char mode_str[16];
        int ch;

        if (sscanf(cmd_str, "MODE %d %15s %f", &ch, mode_str, &result->param1) == 3) {
 8000f96:	683b      	ldr	r3, [r7, #0]
 8000f98:	3304      	adds	r3, #4
 8000f9a:	f107 0118 	add.w	r1, r7, #24
 8000f9e:	f107 0214 	add.w	r2, r7, #20
 8000fa2:	9300      	str	r3, [sp, #0]
 8000fa4:	460b      	mov	r3, r1
 8000fa6:	49aa      	ldr	r1, [pc, #680]	@ (8001250 <Comm_ParseCommand+0x330>)
 8000fa8:	6878      	ldr	r0, [r7, #4]
 8000faa:	f01a fa09 	bl	801b3c0 <siscanf>
 8000fae:	4603      	mov	r3, r0
 8000fb0:	2b03      	cmp	r3, #3
 8000fb2:	f040 8179 	bne.w	80012a8 <Comm_ParseCommand+0x388>
            result->cmd_id = CMD_MODE;
 8000fb6:	683b      	ldr	r3, [r7, #0]
 8000fb8:	2200      	movs	r2, #0
 8000fba:	701a      	strb	r2, [r3, #0]
            result->channel = (uint8_t)ch;
 8000fbc:	697b      	ldr	r3, [r7, #20]
 8000fbe:	b2da      	uxtb	r2, r3
 8000fc0:	683b      	ldr	r3, [r7, #0]
 8000fc2:	705a      	strb	r2, [r3, #1]

            if (strcmp(mode_str, "DISABLED") == 0 || strcmp(mode_str, "0") == 0) {
 8000fc4:	f107 0318 	add.w	r3, r7, #24
 8000fc8:	49a2      	ldr	r1, [pc, #648]	@ (8001254 <Comm_ParseCommand+0x334>)
 8000fca:	4618      	mov	r0, r3
 8000fcc:	f7ff f9a0 	bl	8000310 <strcmp>
 8000fd0:	4603      	mov	r3, r0
 8000fd2:	2b00      	cmp	r3, #0
 8000fd4:	d008      	beq.n	8000fe8 <Comm_ParseCommand+0xc8>
 8000fd6:	f107 0318 	add.w	r3, r7, #24
 8000fda:	499f      	ldr	r1, [pc, #636]	@ (8001258 <Comm_ParseCommand+0x338>)
 8000fdc:	4618      	mov	r0, r3
 8000fde:	f7ff f997 	bl	8000310 <strcmp>
 8000fe2:	4603      	mov	r3, r0
 8000fe4:	2b00      	cmp	r3, #0
 8000fe6:	d104      	bne.n	8000ff2 <Comm_ParseCommand+0xd2>
                result->param2 = CTRL_MODE_DISABLED;
 8000fe8:	683b      	ldr	r3, [r7, #0]
 8000fea:	f04f 0200 	mov.w	r2, #0
 8000fee:	609a      	str	r2, [r3, #8]
 8000ff0:	e046      	b.n	8001080 <Comm_ParseCommand+0x160>
            } else if (strcmp(mode_str, "OPEN") == 0 || strcmp(mode_str, "1") == 0) {
 8000ff2:	f107 0318 	add.w	r3, r7, #24
 8000ff6:	4999      	ldr	r1, [pc, #612]	@ (800125c <Comm_ParseCommand+0x33c>)
 8000ff8:	4618      	mov	r0, r3
 8000ffa:	f7ff f989 	bl	8000310 <strcmp>
 8000ffe:	4603      	mov	r3, r0
 8001000:	2b00      	cmp	r3, #0
 8001002:	d008      	beq.n	8001016 <Comm_ParseCommand+0xf6>
 8001004:	f107 0318 	add.w	r3, r7, #24
 8001008:	4995      	ldr	r1, [pc, #596]	@ (8001260 <Comm_ParseCommand+0x340>)
 800100a:	4618      	mov	r0, r3
 800100c:	f7ff f980 	bl	8000310 <strcmp>
 8001010:	4603      	mov	r3, r0
 8001012:	2b00      	cmp	r3, #0
 8001014:	d104      	bne.n	8001020 <Comm_ParseCommand+0x100>
                result->param2 = CTRL_MODE_OPEN_LOOP;
 8001016:	683b      	ldr	r3, [r7, #0]
 8001018:	f04f 527e 	mov.w	r2, #1065353216	@ 0x3f800000
 800101c:	609a      	str	r2, [r3, #8]
 800101e:	e02f      	b.n	8001080 <Comm_ParseCommand+0x160>
            } else if (strcmp(mode_str, "TEMP") == 0 || strcmp(mode_str, "2") == 0) {
 8001020:	f107 0318 	add.w	r3, r7, #24
 8001024:	498f      	ldr	r1, [pc, #572]	@ (8001264 <Comm_ParseCommand+0x344>)
 8001026:	4618      	mov	r0, r3
 8001028:	f7ff f972 	bl	8000310 <strcmp>
 800102c:	4603      	mov	r3, r0
 800102e:	2b00      	cmp	r3, #0
 8001030:	d008      	beq.n	8001044 <Comm_ParseCommand+0x124>
 8001032:	f107 0318 	add.w	r3, r7, #24
 8001036:	498c      	ldr	r1, [pc, #560]	@ (8001268 <Comm_ParseCommand+0x348>)
 8001038:	4618      	mov	r0, r3
 800103a:	f7ff f969 	bl	8000310 <strcmp>
 800103e:	4603      	mov	r3, r0
 8001040:	2b00      	cmp	r3, #0
 8001042:	d104      	bne.n	800104e <Comm_ParseCommand+0x12e>
                result->param2 = CTRL_MODE_TEMP_CONTROL;
 8001044:	683b      	ldr	r3, [r7, #0]
 8001046:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 800104a:	609a      	str	r2, [r3, #8]
 800104c:	e018      	b.n	8001080 <Comm_ParseCommand+0x160>
            } else if (strcmp(mode_str, "FORCE") == 0 || strcmp(mode_str, "3") == 0) {
 800104e:	f107 0318 	add.w	r3, r7, #24
 8001052:	4986      	ldr	r1, [pc, #536]	@ (800126c <Comm_ParseCommand+0x34c>)
 8001054:	4618      	mov	r0, r3
 8001056:	f7ff f95b 	bl	8000310 <strcmp>
 800105a:	4603      	mov	r3, r0
 800105c:	2b00      	cmp	r3, #0
 800105e:	d008      	beq.n	8001072 <Comm_ParseCommand+0x152>
 8001060:	f107 0318 	add.w	r3, r7, #24
 8001064:	4982      	ldr	r1, [pc, #520]	@ (8001270 <Comm_ParseCommand+0x350>)
 8001066:	4618      	mov	r0, r3
 8001068:	f7ff f952 	bl	8000310 <strcmp>
 800106c:	4603      	mov	r3, r0
 800106e:	2b00      	cmp	r3, #0
 8001070:	d103      	bne.n	800107a <Comm_ParseCommand+0x15a>
                result->param2 = CTRL_MODE_FORCE_CONTROL;
 8001072:	683b      	ldr	r3, [r7, #0]
 8001074:	4a7f      	ldr	r2, [pc, #508]	@ (8001274 <Comm_ParseCommand+0x354>)
 8001076:	609a      	str	r2, [r3, #8]
 8001078:	e002      	b.n	8001080 <Comm_ParseCommand+0x160>
            } else {
                return -1;
 800107a:	f04f 33ff 	mov.w	r3, #4294967295
 800107e:	e115      	b.n	80012ac <Comm_ParseCommand+0x38c>
            }
            result->valid = true;
 8001080:	683b      	ldr	r3, [r7, #0]
 8001082:	2201      	movs	r2, #1
 8001084:	741a      	strb	r2, [r3, #16]
            return 0;
 8001086:	2300      	movs	r3, #0
 8001088:	e110      	b.n	80012ac <Comm_ParseCommand+0x38c>
        }
    }
    else if (strcmp(cmd_name, "PWM") == 0) {
 800108a:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 800108e:	497a      	ldr	r1, [pc, #488]	@ (8001278 <Comm_ParseCommand+0x358>)
 8001090:	4618      	mov	r0, r3
 8001092:	f7ff f93d 	bl	8000310 <strcmp>
 8001096:	4603      	mov	r3, r0
 8001098:	2b00      	cmp	r3, #0
 800109a:	d117      	bne.n	80010cc <Comm_ParseCommand+0x1ac>
        int ch;
        if (sscanf(cmd_str, "PWM %d %f", &ch, &result->param1) == 2) {
 800109c:	683b      	ldr	r3, [r7, #0]
 800109e:	3304      	adds	r3, #4
 80010a0:	f107 0210 	add.w	r2, r7, #16
 80010a4:	4975      	ldr	r1, [pc, #468]	@ (800127c <Comm_ParseCommand+0x35c>)
 80010a6:	6878      	ldr	r0, [r7, #4]
 80010a8:	f01a f98a 	bl	801b3c0 <siscanf>
 80010ac:	4603      	mov	r3, r0
 80010ae:	2b02      	cmp	r3, #2
 80010b0:	f040 80fa 	bne.w	80012a8 <Comm_ParseCommand+0x388>
            result->cmd_id = CMD_PWM;
 80010b4:	683b      	ldr	r3, [r7, #0]
 80010b6:	2201      	movs	r2, #1
 80010b8:	701a      	strb	r2, [r3, #0]
            result->channel = (uint8_t)ch;
 80010ba:	693b      	ldr	r3, [r7, #16]
 80010bc:	b2da      	uxtb	r2, r3
 80010be:	683b      	ldr	r3, [r7, #0]
 80010c0:	705a      	strb	r2, [r3, #1]
            result->valid = true;
 80010c2:	683b      	ldr	r3, [r7, #0]
 80010c4:	2201      	movs	r2, #1
 80010c6:	741a      	strb	r2, [r3, #16]
            return 0;
 80010c8:	2300      	movs	r3, #0
 80010ca:	e0ef      	b.n	80012ac <Comm_ParseCommand+0x38c>
        }
    }
    else if (strcmp(cmd_name, "PID") == 0) {
 80010cc:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 80010d0:	496b      	ldr	r1, [pc, #428]	@ (8001280 <Comm_ParseCommand+0x360>)
 80010d2:	4618      	mov	r0, r3
 80010d4:	f7ff f91c 	bl	8000310 <strcmp>
 80010d8:	4603      	mov	r3, r0
 80010da:	2b00      	cmp	r3, #0
 80010dc:	d11f      	bne.n	800111e <Comm_ParseCommand+0x1fe>
        int ch;
        if (sscanf(cmd_str, "PID %d %f %f %f", &ch,
 80010de:	683b      	ldr	r3, [r7, #0]
 80010e0:	1d18      	adds	r0, r3, #4
 80010e2:	683b      	ldr	r3, [r7, #0]
 80010e4:	3308      	adds	r3, #8
 80010e6:	683a      	ldr	r2, [r7, #0]
 80010e8:	320c      	adds	r2, #12
 80010ea:	f107 010c 	add.w	r1, r7, #12
 80010ee:	9201      	str	r2, [sp, #4]
 80010f0:	9300      	str	r3, [sp, #0]
 80010f2:	4603      	mov	r3, r0
 80010f4:	460a      	mov	r2, r1
 80010f6:	4963      	ldr	r1, [pc, #396]	@ (8001284 <Comm_ParseCommand+0x364>)
 80010f8:	6878      	ldr	r0, [r7, #4]
 80010fa:	f01a f961 	bl	801b3c0 <siscanf>
 80010fe:	4603      	mov	r3, r0
 8001100:	2b04      	cmp	r3, #4
 8001102:	f040 80d1 	bne.w	80012a8 <Comm_ParseCommand+0x388>
                   &result->param1, &result->param2, &result->param3) == 4) {
            result->cmd_id = CMD_PID;
 8001106:	683b      	ldr	r3, [r7, #0]
 8001108:	2202      	movs	r2, #2
 800110a:	701a      	strb	r2, [r3, #0]
            result->channel = (uint8_t)ch;
 800110c:	68fb      	ldr	r3, [r7, #12]
 800110e:	b2da      	uxtb	r2, r3
 8001110:	683b      	ldr	r3, [r7, #0]
 8001112:	705a      	strb	r2, [r3, #1]
            result->valid = true;
 8001114:	683b      	ldr	r3, [r7, #0]
 8001116:	2201      	movs	r2, #1
 8001118:	741a      	strb	r2, [r3, #16]
            return 0;
 800111a:	2300      	movs	r3, #0
 800111c:	e0c6      	b.n	80012ac <Comm_ParseCommand+0x38c>
        }
    }
    else if (strcmp(cmd_name, "STOP") == 0) {
 800111e:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8001122:	4959      	ldr	r1, [pc, #356]	@ (8001288 <Comm_ParseCommand+0x368>)
 8001124:	4618      	mov	r0, r3
 8001126:	f7ff f8f3 	bl	8000310 <strcmp>
 800112a:	4603      	mov	r3, r0
 800112c:	2b00      	cmp	r3, #0
 800112e:	d128      	bne.n	8001182 <Comm_ParseCommand+0x262>
        if (sscanf(cmd_str, "STOP %7s", ch_str) == 1) {
 8001130:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8001134:	461a      	mov	r2, r3
 8001136:	4955      	ldr	r1, [pc, #340]	@ (800128c <Comm_ParseCommand+0x36c>)
 8001138:	6878      	ldr	r0, [r7, #4]
 800113a:	f01a f941 	bl	801b3c0 <siscanf>
 800113e:	4603      	mov	r3, r0
 8001140:	2b01      	cmp	r3, #1
 8001142:	f040 80b1 	bne.w	80012a8 <Comm_ParseCommand+0x388>
            result->cmd_id = CMD_STOP;
 8001146:	683b      	ldr	r3, [r7, #0]
 8001148:	2203      	movs	r2, #3
 800114a:	701a      	strb	r2, [r3, #0]
            if (strcmp(ch_str, "ALL") == 0) {
 800114c:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8001150:	494f      	ldr	r1, [pc, #316]	@ (8001290 <Comm_ParseCommand+0x370>)
 8001152:	4618      	mov	r0, r3
 8001154:	f7ff f8dc 	bl	8000310 <strcmp>
 8001158:	4603      	mov	r3, r0
 800115a:	2b00      	cmp	r3, #0
 800115c:	d103      	bne.n	8001166 <Comm_ParseCommand+0x246>
                result->channel = 0xFF;
 800115e:	683b      	ldr	r3, [r7, #0]
 8001160:	22ff      	movs	r2, #255	@ 0xff
 8001162:	705a      	strb	r2, [r3, #1]
 8001164:	e008      	b.n	8001178 <Comm_ParseCommand+0x258>
            } else {
                result->channel = (uint8_t)atoi(ch_str);
 8001166:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 800116a:	4618      	mov	r0, r3
 800116c:	f019 f854 	bl	801a218 <atoi>
 8001170:	4603      	mov	r3, r0
 8001172:	b2da      	uxtb	r2, r3
 8001174:	683b      	ldr	r3, [r7, #0]
 8001176:	705a      	strb	r2, [r3, #1]
            }
            result->valid = true;
 8001178:	683b      	ldr	r3, [r7, #0]
 800117a:	2201      	movs	r2, #1
 800117c:	741a      	strb	r2, [r3, #16]
            return 0;
 800117e:	2300      	movs	r3, #0
 8001180:	e094      	b.n	80012ac <Comm_ParseCommand+0x38c>
        }
    }
    else if (strcmp(cmd_name, "FAN") == 0) {
 8001182:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8001186:	4943      	ldr	r1, [pc, #268]	@ (8001294 <Comm_ParseCommand+0x374>)
 8001188:	4618      	mov	r0, r3
 800118a:	f7ff f8c1 	bl	8000310 <strcmp>
 800118e:	4603      	mov	r3, r0
 8001190:	2b00      	cmp	r3, #0
 8001192:	d116      	bne.n	80011c2 <Comm_ParseCommand+0x2a2>
        int ch;
        if (sscanf(cmd_str, "FAN %d %f", &ch, &result->param1) == 2) {
 8001194:	683b      	ldr	r3, [r7, #0]
 8001196:	3304      	adds	r3, #4
 8001198:	f107 0208 	add.w	r2, r7, #8
 800119c:	493e      	ldr	r1, [pc, #248]	@ (8001298 <Comm_ParseCommand+0x378>)
 800119e:	6878      	ldr	r0, [r7, #4]
 80011a0:	f01a f90e 	bl	801b3c0 <siscanf>
 80011a4:	4603      	mov	r3, r0
 80011a6:	2b02      	cmp	r3, #2
 80011a8:	d17e      	bne.n	80012a8 <Comm_ParseCommand+0x388>
            result->cmd_id = CMD_FAN;
 80011aa:	683b      	ldr	r3, [r7, #0]
 80011ac:	2204      	movs	r2, #4
 80011ae:	701a      	strb	r2, [r3, #0]
            result->channel = (uint8_t)ch;
 80011b0:	68bb      	ldr	r3, [r7, #8]
 80011b2:	b2da      	uxtb	r2, r3
 80011b4:	683b      	ldr	r3, [r7, #0]
 80011b6:	705a      	strb	r2, [r3, #1]
            result->valid = true;
 80011b8:	683b      	ldr	r3, [r7, #0]
 80011ba:	2201      	movs	r2, #1
 80011bc:	741a      	strb	r2, [r3, #16]
            return 0;
 80011be:	2300      	movs	r3, #0
 80011c0:	e074      	b.n	80012ac <Comm_ParseCommand+0x38c>
        }
    }
    else if (strcmp(cmd_name, "RESET") == 0) {
 80011c2:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 80011c6:	4935      	ldr	r1, [pc, #212]	@ (800129c <Comm_ParseCommand+0x37c>)
 80011c8:	4618      	mov	r0, r3
 80011ca:	f7ff f8a1 	bl	8000310 <strcmp>
 80011ce:	4603      	mov	r3, r0
 80011d0:	2b00      	cmp	r3, #0
 80011d2:	d127      	bne.n	8001224 <Comm_ParseCommand+0x304>
        if (sscanf(cmd_str, "RESET %7s", ch_str) == 1) {
 80011d4:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 80011d8:	461a      	mov	r2, r3
 80011da:	4931      	ldr	r1, [pc, #196]	@ (80012a0 <Comm_ParseCommand+0x380>)
 80011dc:	6878      	ldr	r0, [r7, #4]
 80011de:	f01a f8ef 	bl	801b3c0 <siscanf>
 80011e2:	4603      	mov	r3, r0
 80011e4:	2b01      	cmp	r3, #1
 80011e6:	d15f      	bne.n	80012a8 <Comm_ParseCommand+0x388>
            result->cmd_id = CMD_RESET;
 80011e8:	683b      	ldr	r3, [r7, #0]
 80011ea:	2205      	movs	r2, #5
 80011ec:	701a      	strb	r2, [r3, #0]
            if (strcmp(ch_str, "ALL") == 0) {
 80011ee:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 80011f2:	4927      	ldr	r1, [pc, #156]	@ (8001290 <Comm_ParseCommand+0x370>)
 80011f4:	4618      	mov	r0, r3
 80011f6:	f7ff f88b 	bl	8000310 <strcmp>
 80011fa:	4603      	mov	r3, r0
 80011fc:	2b00      	cmp	r3, #0
 80011fe:	d103      	bne.n	8001208 <Comm_ParseCommand+0x2e8>
                result->channel = 0xFF;
 8001200:	683b      	ldr	r3, [r7, #0]
 8001202:	22ff      	movs	r2, #255	@ 0xff
 8001204:	705a      	strb	r2, [r3, #1]
 8001206:	e008      	b.n	800121a <Comm_ParseCommand+0x2fa>
            } else {
                result->channel = (uint8_t)atoi(ch_str);
 8001208:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 800120c:	4618      	mov	r0, r3
 800120e:	f019 f803 	bl	801a218 <atoi>
 8001212:	4603      	mov	r3, r0
 8001214:	b2da      	uxtb	r2, r3
 8001216:	683b      	ldr	r3, [r7, #0]
 8001218:	705a      	strb	r2, [r3, #1]
            }
            result->valid = true;
 800121a:	683b      	ldr	r3, [r7, #0]
 800121c:	2201      	movs	r2, #1
 800121e:	741a      	strb	r2, [r3, #16]
            return 0;
 8001220:	2300      	movs	r3, #0
 8001222:	e043      	b.n	80012ac <Comm_ParseCommand+0x38c>
        }
    }
    else if (strcmp(cmd_name, "STATUS") == 0) {
 8001224:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8001228:	491e      	ldr	r1, [pc, #120]	@ (80012a4 <Comm_ParseCommand+0x384>)
 800122a:	4618      	mov	r0, r3
 800122c:	f7ff f870 	bl	8000310 <strcmp>
 8001230:	4603      	mov	r3, r0
 8001232:	2b00      	cmp	r3, #0
 8001234:	d138      	bne.n	80012a8 <Comm_ParseCommand+0x388>
        result->cmd_id = CMD_STATUS;
 8001236:	683b      	ldr	r3, [r7, #0]
 8001238:	2206      	movs	r2, #6
 800123a:	701a      	strb	r2, [r3, #0]
        result->valid = true;
 800123c:	683b      	ldr	r3, [r7, #0]
 800123e:	2201      	movs	r2, #1
 8001240:	741a      	strb	r2, [r3, #16]
        return 0;
 8001242:	2300      	movs	r3, #0
 8001244:	e032      	b.n	80012ac <Comm_ParseCommand+0x38c>
 8001246:	bf00      	nop
 8001248:	0801f39c 	.word	0x0801f39c
 800124c:	0801f3a4 	.word	0x0801f3a4
 8001250:	0801f3ac 	.word	0x0801f3ac
 8001254:	0801f3bc 	.word	0x0801f3bc
 8001258:	0801f3c8 	.word	0x0801f3c8
 800125c:	0801f3cc 	.word	0x0801f3cc
 8001260:	0801f3d4 	.word	0x0801f3d4
 8001264:	0801f3d8 	.word	0x0801f3d8
 8001268:	0801f3e0 	.word	0x0801f3e0
 800126c:	0801f3e4 	.word	0x0801f3e4
 8001270:	0801f3ec 	.word	0x0801f3ec
 8001274:	40400000 	.word	0x40400000
 8001278:	0801f3f0 	.word	0x0801f3f0
 800127c:	0801f3f4 	.word	0x0801f3f4
 8001280:	0801f400 	.word	0x0801f400
 8001284:	0801f404 	.word	0x0801f404
 8001288:	0801f414 	.word	0x0801f414
 800128c:	0801f41c 	.word	0x0801f41c
 8001290:	0801f428 	.word	0x0801f428
 8001294:	0801f42c 	.word	0x0801f42c
 8001298:	0801f430 	.word	0x0801f430
 800129c:	0801f43c 	.word	0x0801f43c
 80012a0:	0801f444 	.word	0x0801f444
 80012a4:	0801f450 	.word	0x0801f450
    }

    return -1;
 80012a8:	f04f 33ff 	mov.w	r3, #4294967295
}
 80012ac:	4618      	mov	r0, r3
 80012ae:	3740      	adds	r7, #64	@ 0x40
 80012b0:	46bd      	mov	sp, r7
 80012b2:	bd80      	pop	{r7, pc}

080012b4 <Comm_ExecuteCommand>:
/**
 * @brief   (RTOS )
 * @note CommandTask ,  mutex  
 */
int32_t Comm_ExecuteCommand(const ParsedCommand_t *cmd)
{
 80012b4:	b580      	push	{r7, lr}
 80012b6:	b084      	sub	sp, #16
 80012b8:	af00      	add	r7, sp, #0
 80012ba:	6078      	str	r0, [r7, #4]
    if (cmd == NULL || !cmd->valid) {
 80012bc:	687b      	ldr	r3, [r7, #4]
 80012be:	2b00      	cmp	r3, #0
 80012c0:	d006      	beq.n	80012d0 <Comm_ExecuteCommand+0x1c>
 80012c2:	687b      	ldr	r3, [r7, #4]
 80012c4:	7c1b      	ldrb	r3, [r3, #16]
 80012c6:	f083 0301 	eor.w	r3, r3, #1
 80012ca:	b2db      	uxtb	r3, r3
 80012cc:	2b00      	cmp	r3, #0
 80012ce:	d002      	beq.n	80012d6 <Comm_ExecuteCommand+0x22>
        return -1;
 80012d0:	f04f 33ff 	mov.w	r3, #4294967295
 80012d4:	e156      	b.n	8001584 <Comm_ExecuteCommand+0x2d0>
    }

    int32_t result = 0;
 80012d6:	2300      	movs	r3, #0
 80012d8:	60fb      	str	r3, [r7, #12]

    switch (cmd->cmd_id) {
 80012da:	687b      	ldr	r3, [r7, #4]
 80012dc:	781b      	ldrb	r3, [r3, #0]
 80012de:	2b06      	cmp	r3, #6
 80012e0:	f200 8148 	bhi.w	8001574 <Comm_ExecuteCommand+0x2c0>
 80012e4:	a201      	add	r2, pc, #4	@ (adr r2, 80012ec <Comm_ExecuteCommand+0x38>)
 80012e6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80012ea:	bf00      	nop
 80012ec:	08001309 	.word	0x08001309
 80012f0:	080013bb 	.word	0x080013bb
 80012f4:	08001405 	.word	0x08001405
 80012f8:	08001463 	.word	0x08001463
 80012fc:	080014ab 	.word	0x080014ab
 8001300:	080014f3 	.word	0x080014f3
 8001304:	0800156f 	.word	0x0800156f
        case CMD_MODE:
            if (cmd->channel >= COMM_MAX_CHANNELS) {
 8001308:	687b      	ldr	r3, [r7, #4]
 800130a:	785b      	ldrb	r3, [r3, #1]
 800130c:	2b05      	cmp	r3, #5
 800130e:	d902      	bls.n	8001316 <Comm_ExecuteCommand+0x62>
                return -1;
 8001310:	f04f 33ff 	mov.w	r3, #4294967295
 8001314:	e136      	b.n	8001584 <Comm_ExecuteCommand+0x2d0>
            }

            // SMA  mutex 
            if (osMutexAcquire(smaChannelMutexHandle, 100) == osOK) {
 8001316:	4b9d      	ldr	r3, [pc, #628]	@ (800158c <Comm_ExecuteCommand+0x2d8>)
 8001318:	681b      	ldr	r3, [r3, #0]
 800131a:	2164      	movs	r1, #100	@ 0x64
 800131c:	4618      	mov	r0, r3
 800131e:	f015 fa4b 	bl	80167b8 <osMutexAcquire>
 8001322:	4603      	mov	r3, r0
 8001324:	2b00      	cmp	r3, #0
 8001326:	d144      	bne.n	80013b2 <Comm_ExecuteCommand+0xfe>
                if (SMA_SetMode(cmd->channel, (SMA_ControlMode_t)cmd->param2) != 0) {
 8001328:	687b      	ldr	r3, [r7, #4]
 800132a:	785a      	ldrb	r2, [r3, #1]
 800132c:	687b      	ldr	r3, [r7, #4]
 800132e:	edd3 7a02 	vldr	s15, [r3, #8]
 8001332:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001336:	edc7 7a00 	vstr	s15, [r7]
 800133a:	783b      	ldrb	r3, [r7, #0]
 800133c:	b2db      	uxtb	r3, r3
 800133e:	4619      	mov	r1, r3
 8001340:	4610      	mov	r0, r2
 8001342:	f002 fe7b 	bl	800403c <SMA_SetMode>
 8001346:	4603      	mov	r3, r0
 8001348:	2b00      	cmp	r3, #0
 800134a:	d003      	beq.n	8001354 <Comm_ExecuteCommand+0xa0>
                    result = -1;
 800134c:	f04f 33ff 	mov.w	r3, #4294967295
 8001350:	60fb      	str	r3, [r7, #12]
 8001352:	e028      	b.n	80013a6 <Comm_ExecuteCommand+0xf2>
                } else {
                    if (cmd->param2 == CTRL_MODE_TEMP_CONTROL) {
 8001354:	687b      	ldr	r3, [r7, #4]
 8001356:	edd3 7a02 	vldr	s15, [r3, #8]
 800135a:	eeb0 7a00 	vmov.f32	s14, #0	@ 0x40000000  2.0
 800135e:	eef4 7a47 	vcmp.f32	s15, s14
 8001362:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001366:	d10a      	bne.n	800137e <Comm_ExecuteCommand+0xca>
                        SMA_SetTargetTemp(cmd->channel, cmd->param1);
 8001368:	687b      	ldr	r3, [r7, #4]
 800136a:	785a      	ldrb	r2, [r3, #1]
 800136c:	687b      	ldr	r3, [r7, #4]
 800136e:	edd3 7a01 	vldr	s15, [r3, #4]
 8001372:	eeb0 0a67 	vmov.f32	s0, s15
 8001376:	4610      	mov	r0, r2
 8001378:	f002 ff0c 	bl	8004194 <SMA_SetTargetTemp>
 800137c:	e013      	b.n	80013a6 <Comm_ExecuteCommand+0xf2>
                    } else if (cmd->param2 == CTRL_MODE_FORCE_CONTROL) {
 800137e:	687b      	ldr	r3, [r7, #4]
 8001380:	edd3 7a02 	vldr	s15, [r3, #8]
 8001384:	eeb0 7a08 	vmov.f32	s14, #8	@ 0x40400000  3.0
 8001388:	eef4 7a47 	vcmp.f32	s15, s14
 800138c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001390:	d109      	bne.n	80013a6 <Comm_ExecuteCommand+0xf2>
                        SMA_SetTargetForce(cmd->channel, cmd->param1);
 8001392:	687b      	ldr	r3, [r7, #4]
 8001394:	785a      	ldrb	r2, [r3, #1]
 8001396:	687b      	ldr	r3, [r7, #4]
 8001398:	edd3 7a01 	vldr	s15, [r3, #4]
 800139c:	eeb0 0a67 	vmov.f32	s0, s15
 80013a0:	4610      	mov	r0, r2
 80013a2:	f002 ff4d 	bl	8004240 <SMA_SetTargetForce>
                    }
                }
                osMutexRelease(smaChannelMutexHandle);
 80013a6:	4b79      	ldr	r3, [pc, #484]	@ (800158c <Comm_ExecuteCommand+0x2d8>)
 80013a8:	681b      	ldr	r3, [r3, #0]
 80013aa:	4618      	mov	r0, r3
 80013ac:	f015 fa4f 	bl	801684e <osMutexRelease>
            } else {
                result = -1;
            }
            break;
 80013b0:	e0e7      	b.n	8001582 <Comm_ExecuteCommand+0x2ce>
                result = -1;
 80013b2:	f04f 33ff 	mov.w	r3, #4294967295
 80013b6:	60fb      	str	r3, [r7, #12]
            break;
 80013b8:	e0e3      	b.n	8001582 <Comm_ExecuteCommand+0x2ce>

        case CMD_PWM:
            if (cmd->channel >= COMM_MAX_CHANNELS) {
 80013ba:	687b      	ldr	r3, [r7, #4]
 80013bc:	785b      	ldrb	r3, [r3, #1]
 80013be:	2b05      	cmp	r3, #5
 80013c0:	d902      	bls.n	80013c8 <Comm_ExecuteCommand+0x114>
                return -1;
 80013c2:	f04f 33ff 	mov.w	r3, #4294967295
 80013c6:	e0dd      	b.n	8001584 <Comm_ExecuteCommand+0x2d0>
            }

            if (osMutexAcquire(smaChannelMutexHandle, 100) == osOK) {
 80013c8:	4b70      	ldr	r3, [pc, #448]	@ (800158c <Comm_ExecuteCommand+0x2d8>)
 80013ca:	681b      	ldr	r3, [r3, #0]
 80013cc:	2164      	movs	r1, #100	@ 0x64
 80013ce:	4618      	mov	r0, r3
 80013d0:	f015 f9f2 	bl	80167b8 <osMutexAcquire>
 80013d4:	4603      	mov	r3, r0
 80013d6:	2b00      	cmp	r3, #0
 80013d8:	d110      	bne.n	80013fc <Comm_ExecuteCommand+0x148>
                result = SMA_SetPWM(cmd->channel, cmd->param1);
 80013da:	687b      	ldr	r3, [r7, #4]
 80013dc:	785a      	ldrb	r2, [r3, #1]
 80013de:	687b      	ldr	r3, [r7, #4]
 80013e0:	edd3 7a01 	vldr	s15, [r3, #4]
 80013e4:	eeb0 0a67 	vmov.f32	s0, s15
 80013e8:	4610      	mov	r0, r2
 80013ea:	f002 fe6f 	bl	80040cc <SMA_SetPWM>
 80013ee:	60f8      	str	r0, [r7, #12]
                osMutexRelease(smaChannelMutexHandle);
 80013f0:	4b66      	ldr	r3, [pc, #408]	@ (800158c <Comm_ExecuteCommand+0x2d8>)
 80013f2:	681b      	ldr	r3, [r3, #0]
 80013f4:	4618      	mov	r0, r3
 80013f6:	f015 fa2a 	bl	801684e <osMutexRelease>
            } else {
                result = -1;
            }
            break;
 80013fa:	e0c2      	b.n	8001582 <Comm_ExecuteCommand+0x2ce>
                result = -1;
 80013fc:	f04f 33ff 	mov.w	r3, #4294967295
 8001400:	60fb      	str	r3, [r7, #12]
            break;
 8001402:	e0be      	b.n	8001582 <Comm_ExecuteCommand+0x2ce>

        case CMD_PID:
            if (cmd->channel >= COMM_MAX_CHANNELS) {
 8001404:	687b      	ldr	r3, [r7, #4]
 8001406:	785b      	ldrb	r3, [r3, #1]
 8001408:	2b05      	cmp	r3, #5
 800140a:	d902      	bls.n	8001412 <Comm_ExecuteCommand+0x15e>
                return -1;
 800140c:	f04f 33ff 	mov.w	r3, #4294967295
 8001410:	e0b8      	b.n	8001584 <Comm_ExecuteCommand+0x2d0>
            }

            if (osMutexAcquire(smaChannelMutexHandle, 100) == osOK) {
 8001412:	4b5e      	ldr	r3, [pc, #376]	@ (800158c <Comm_ExecuteCommand+0x2d8>)
 8001414:	681b      	ldr	r3, [r3, #0]
 8001416:	2164      	movs	r1, #100	@ 0x64
 8001418:	4618      	mov	r0, r3
 800141a:	f015 f9cd 	bl	80167b8 <osMutexAcquire>
 800141e:	4603      	mov	r3, r0
 8001420:	2b00      	cmp	r3, #0
 8001422:	d11a      	bne.n	800145a <Comm_ExecuteCommand+0x1a6>
                result = SMA_SetPIDGains(cmd->channel, cmd->param1, cmd->param2, cmd->param3);
 8001424:	687b      	ldr	r3, [r7, #4]
 8001426:	785a      	ldrb	r2, [r3, #1]
 8001428:	687b      	ldr	r3, [r7, #4]
 800142a:	edd3 7a01 	vldr	s15, [r3, #4]
 800142e:	687b      	ldr	r3, [r7, #4]
 8001430:	ed93 7a02 	vldr	s14, [r3, #8]
 8001434:	687b      	ldr	r3, [r7, #4]
 8001436:	edd3 6a03 	vldr	s13, [r3, #12]
 800143a:	eeb0 1a66 	vmov.f32	s2, s13
 800143e:	eef0 0a47 	vmov.f32	s1, s14
 8001442:	eeb0 0a67 	vmov.f32	s0, s15
 8001446:	4610      	mov	r0, r2
 8001448:	f002 ff44 	bl	80042d4 <SMA_SetPIDGains>
 800144c:	60f8      	str	r0, [r7, #12]
                osMutexRelease(smaChannelMutexHandle);
 800144e:	4b4f      	ldr	r3, [pc, #316]	@ (800158c <Comm_ExecuteCommand+0x2d8>)
 8001450:	681b      	ldr	r3, [r3, #0]
 8001452:	4618      	mov	r0, r3
 8001454:	f015 f9fb 	bl	801684e <osMutexRelease>
            } else {
                result = -1;
            }
            break;
 8001458:	e093      	b.n	8001582 <Comm_ExecuteCommand+0x2ce>
                result = -1;
 800145a:	f04f 33ff 	mov.w	r3, #4294967295
 800145e:	60fb      	str	r3, [r7, #12]
            break;
 8001460:	e08f      	b.n	8001582 <Comm_ExecuteCommand+0x2ce>

        case CMD_STOP:
            //   mutex 
            if (cmd->channel == 0xFF) {
 8001462:	687b      	ldr	r3, [r7, #4]
 8001464:	785b      	ldrb	r3, [r3, #1]
 8001466:	2bff      	cmp	r3, #255	@ 0xff
 8001468:	d102      	bne.n	8001470 <Comm_ExecuteCommand+0x1bc>
                SMA_EmergencyStop();
 800146a:	f003 f83d 	bl	80044e8 <SMA_EmergencyStop>
                    osMutexRelease(smaChannelMutexHandle);
                }
            } else {
                result = -1;
            }
            break;
 800146e:	e085      	b.n	800157c <Comm_ExecuteCommand+0x2c8>
            } else if (cmd->channel < COMM_MAX_CHANNELS) {
 8001470:	687b      	ldr	r3, [r7, #4]
 8001472:	785b      	ldrb	r3, [r3, #1]
 8001474:	2b05      	cmp	r3, #5
 8001476:	d814      	bhi.n	80014a2 <Comm_ExecuteCommand+0x1ee>
                if (osMutexAcquire(smaChannelMutexHandle, 100) == osOK) {
 8001478:	4b44      	ldr	r3, [pc, #272]	@ (800158c <Comm_ExecuteCommand+0x2d8>)
 800147a:	681b      	ldr	r3, [r3, #0]
 800147c:	2164      	movs	r1, #100	@ 0x64
 800147e:	4618      	mov	r0, r3
 8001480:	f015 f99a 	bl	80167b8 <osMutexAcquire>
 8001484:	4603      	mov	r3, r0
 8001486:	2b00      	cmp	r3, #0
 8001488:	d178      	bne.n	800157c <Comm_ExecuteCommand+0x2c8>
                    SMA_SetMode(cmd->channel, SMA_MODE_DISABLED);
 800148a:	687b      	ldr	r3, [r7, #4]
 800148c:	785b      	ldrb	r3, [r3, #1]
 800148e:	2100      	movs	r1, #0
 8001490:	4618      	mov	r0, r3
 8001492:	f002 fdd3 	bl	800403c <SMA_SetMode>
                    osMutexRelease(smaChannelMutexHandle);
 8001496:	4b3d      	ldr	r3, [pc, #244]	@ (800158c <Comm_ExecuteCommand+0x2d8>)
 8001498:	681b      	ldr	r3, [r3, #0]
 800149a:	4618      	mov	r0, r3
 800149c:	f015 f9d7 	bl	801684e <osMutexRelease>
            break;
 80014a0:	e06c      	b.n	800157c <Comm_ExecuteCommand+0x2c8>
                result = -1;
 80014a2:	f04f 33ff 	mov.w	r3, #4294967295
 80014a6:	60fb      	str	r3, [r7, #12]
            break;
 80014a8:	e068      	b.n	800157c <Comm_ExecuteCommand+0x2c8>

        case CMD_FAN:
            if (cmd->channel >= COMM_MAX_CHANNELS) {
 80014aa:	687b      	ldr	r3, [r7, #4]
 80014ac:	785b      	ldrb	r3, [r3, #1]
 80014ae:	2b05      	cmp	r3, #5
 80014b0:	d902      	bls.n	80014b8 <Comm_ExecuteCommand+0x204>
                return -1;
 80014b2:	f04f 33ff 	mov.w	r3, #4294967295
 80014b6:	e065      	b.n	8001584 <Comm_ExecuteCommand+0x2d0>
            }

            // I2C mutex  ( )
            if (osMutexAcquire(i2cMutexHandle, 100) == osOK) {
 80014b8:	4b35      	ldr	r3, [pc, #212]	@ (8001590 <Comm_ExecuteCommand+0x2dc>)
 80014ba:	681b      	ldr	r3, [r3, #0]
 80014bc:	2164      	movs	r1, #100	@ 0x64
 80014be:	4618      	mov	r0, r3
 80014c0:	f015 f97a 	bl	80167b8 <osMutexAcquire>
 80014c4:	4603      	mov	r3, r0
 80014c6:	2b00      	cmp	r3, #0
 80014c8:	d10f      	bne.n	80014ea <Comm_ExecuteCommand+0x236>
                Fan6_SetDuty(cmd->channel, cmd->param1);
 80014ca:	687b      	ldr	r3, [r7, #4]
 80014cc:	785a      	ldrb	r2, [r3, #1]
 80014ce:	687b      	ldr	r3, [r7, #4]
 80014d0:	edd3 7a01 	vldr	s15, [r3, #4]
 80014d4:	eeb0 0a67 	vmov.f32	s0, s15
 80014d8:	4610      	mov	r0, r2
 80014da:	f000 fe1d 	bl	8002118 <Fan6_SetDuty>
                osMutexRelease(i2cMutexHandle);
 80014de:	4b2c      	ldr	r3, [pc, #176]	@ (8001590 <Comm_ExecuteCommand+0x2dc>)
 80014e0:	681b      	ldr	r3, [r3, #0]
 80014e2:	4618      	mov	r0, r3
 80014e4:	f015 f9b3 	bl	801684e <osMutexRelease>
            } else {
                result = -1;
            }
            break;
 80014e8:	e04b      	b.n	8001582 <Comm_ExecuteCommand+0x2ce>
                result = -1;
 80014ea:	f04f 33ff 	mov.w	r3, #4294967295
 80014ee:	60fb      	str	r3, [r7, #12]
            break;
 80014f0:	e047      	b.n	8001582 <Comm_ExecuteCommand+0x2ce>

        case CMD_RESET:
            if (cmd->channel == 0xFF) {
 80014f2:	687b      	ldr	r3, [r7, #4]
 80014f4:	785b      	ldrb	r3, [r3, #1]
 80014f6:	2bff      	cmp	r3, #255	@ 0xff
 80014f8:	d11c      	bne.n	8001534 <Comm_ExecuteCommand+0x280>
                if (osMutexAcquire(smaChannelMutexHandle, 100) == osOK) {
 80014fa:	4b24      	ldr	r3, [pc, #144]	@ (800158c <Comm_ExecuteCommand+0x2d8>)
 80014fc:	681b      	ldr	r3, [r3, #0]
 80014fe:	2164      	movs	r1, #100	@ 0x64
 8001500:	4618      	mov	r0, r3
 8001502:	f015 f959 	bl	80167b8 <osMutexAcquire>
 8001506:	4603      	mov	r3, r0
 8001508:	2b00      	cmp	r3, #0
 800150a:	d139      	bne.n	8001580 <Comm_ExecuteCommand+0x2cc>
                    for (uint8_t i = 0; i < COMM_MAX_CHANNELS; i++) {
 800150c:	2300      	movs	r3, #0
 800150e:	72fb      	strb	r3, [r7, #11]
 8001510:	e007      	b.n	8001522 <Comm_ExecuteCommand+0x26e>
                        SMA_SetMode(i, SMA_MODE_DISABLED);
 8001512:	7afb      	ldrb	r3, [r7, #11]
 8001514:	2100      	movs	r1, #0
 8001516:	4618      	mov	r0, r3
 8001518:	f002 fd90 	bl	800403c <SMA_SetMode>
                    for (uint8_t i = 0; i < COMM_MAX_CHANNELS; i++) {
 800151c:	7afb      	ldrb	r3, [r7, #11]
 800151e:	3301      	adds	r3, #1
 8001520:	72fb      	strb	r3, [r7, #11]
 8001522:	7afb      	ldrb	r3, [r7, #11]
 8001524:	2b05      	cmp	r3, #5
 8001526:	d9f4      	bls.n	8001512 <Comm_ExecuteCommand+0x25e>
                    }
                    osMutexRelease(smaChannelMutexHandle);
 8001528:	4b18      	ldr	r3, [pc, #96]	@ (800158c <Comm_ExecuteCommand+0x2d8>)
 800152a:	681b      	ldr	r3, [r3, #0]
 800152c:	4618      	mov	r0, r3
 800152e:	f015 f98e 	bl	801684e <osMutexRelease>
                    osMutexRelease(smaChannelMutexHandle);
                }
            } else {
                result = -1;
            }
            break;
 8001532:	e025      	b.n	8001580 <Comm_ExecuteCommand+0x2cc>
            } else if (cmd->channel < COMM_MAX_CHANNELS) {
 8001534:	687b      	ldr	r3, [r7, #4]
 8001536:	785b      	ldrb	r3, [r3, #1]
 8001538:	2b05      	cmp	r3, #5
 800153a:	d814      	bhi.n	8001566 <Comm_ExecuteCommand+0x2b2>
                if (osMutexAcquire(smaChannelMutexHandle, 100) == osOK) {
 800153c:	4b13      	ldr	r3, [pc, #76]	@ (800158c <Comm_ExecuteCommand+0x2d8>)
 800153e:	681b      	ldr	r3, [r3, #0]
 8001540:	2164      	movs	r1, #100	@ 0x64
 8001542:	4618      	mov	r0, r3
 8001544:	f015 f938 	bl	80167b8 <osMutexAcquire>
 8001548:	4603      	mov	r3, r0
 800154a:	2b00      	cmp	r3, #0
 800154c:	d118      	bne.n	8001580 <Comm_ExecuteCommand+0x2cc>
                    SMA_SetMode(cmd->channel, SMA_MODE_DISABLED);
 800154e:	687b      	ldr	r3, [r7, #4]
 8001550:	785b      	ldrb	r3, [r3, #1]
 8001552:	2100      	movs	r1, #0
 8001554:	4618      	mov	r0, r3
 8001556:	f002 fd71 	bl	800403c <SMA_SetMode>
                    osMutexRelease(smaChannelMutexHandle);
 800155a:	4b0c      	ldr	r3, [pc, #48]	@ (800158c <Comm_ExecuteCommand+0x2d8>)
 800155c:	681b      	ldr	r3, [r3, #0]
 800155e:	4618      	mov	r0, r3
 8001560:	f015 f975 	bl	801684e <osMutexRelease>
            break;
 8001564:	e00c      	b.n	8001580 <Comm_ExecuteCommand+0x2cc>
                result = -1;
 8001566:	f04f 33ff 	mov.w	r3, #4294967295
 800156a:	60fb      	str	r3, [r7, #12]
            break;
 800156c:	e008      	b.n	8001580 <Comm_ExecuteCommand+0x2cc>

        case CMD_STATUS:
            //   
            Comm_SendTelemetry_Safe();
 800156e:	f7ff fcaf 	bl	8000ed0 <Comm_SendTelemetry_Safe>
            break;
 8001572:	e006      	b.n	8001582 <Comm_ExecuteCommand+0x2ce>

        default:
            result = -1;
 8001574:	f04f 33ff 	mov.w	r3, #4294967295
 8001578:	60fb      	str	r3, [r7, #12]
            break;
 800157a:	e002      	b.n	8001582 <Comm_ExecuteCommand+0x2ce>
            break;
 800157c:	bf00      	nop
 800157e:	e000      	b.n	8001582 <Comm_ExecuteCommand+0x2ce>
            break;
 8001580:	bf00      	nop
    }

    return result;
 8001582:	68fb      	ldr	r3, [r7, #12]
}
 8001584:	4618      	mov	r0, r3
 8001586:	3710      	adds	r7, #16
 8001588:	46bd      	mov	sp, r7
 800158a:	bd80      	pop	{r7, pc}
 800158c:	24002680 	.word	0x24002680
 8001590:	24002688 	.word	0x24002688

08001594 <Comm_SendResponse>:
/**
 * @brief   
 * @note mutex  
 */
void Comm_SendResponse(const char *format, ...)
{
 8001594:	b40f      	push	{r0, r1, r2, r3}
 8001596:	b590      	push	{r4, r7, lr}
 8001598:	b0a3      	sub	sp, #140	@ 0x8c
 800159a:	af00      	add	r7, sp, #0
    if (comm_huart == NULL || format == NULL) {
 800159c:	4b1b      	ldr	r3, [pc, #108]	@ (800160c <Comm_SendResponse+0x78>)
 800159e:	681b      	ldr	r3, [r3, #0]
 80015a0:	2b00      	cmp	r3, #0
 80015a2:	d02c      	beq.n	80015fe <Comm_SendResponse+0x6a>
 80015a4:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 80015a8:	2b00      	cmp	r3, #0
 80015aa:	d028      	beq.n	80015fe <Comm_SendResponse+0x6a>
        return;
    }

    char buffer[128];
    va_list args;
    va_start(args, format);
 80015ac:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 80015b0:	607b      	str	r3, [r7, #4]
    vsnprintf(buffer, sizeof(buffer), format, args);
 80015b2:	f107 0008 	add.w	r0, r7, #8
 80015b6:	687b      	ldr	r3, [r7, #4]
 80015b8:	f8d7 2098 	ldr.w	r2, [r7, #152]	@ 0x98
 80015bc:	2180      	movs	r1, #128	@ 0x80
 80015be:	f019 ff9f 	bl	801b500 <vsniprintf>
    va_end(args);

    if (osMutexAcquire(uartTxMutexHandle, 50) == osOK) {
 80015c2:	4b13      	ldr	r3, [pc, #76]	@ (8001610 <Comm_SendResponse+0x7c>)
 80015c4:	681b      	ldr	r3, [r3, #0]
 80015c6:	2132      	movs	r1, #50	@ 0x32
 80015c8:	4618      	mov	r0, r3
 80015ca:	f015 f8f5 	bl	80167b8 <osMutexAcquire>
 80015ce:	4603      	mov	r3, r0
 80015d0:	2b00      	cmp	r3, #0
 80015d2:	d115      	bne.n	8001600 <Comm_SendResponse+0x6c>
        HAL_UART_Transmit(comm_huart, (uint8_t*)buffer, strlen(buffer), 100);
 80015d4:	4b0d      	ldr	r3, [pc, #52]	@ (800160c <Comm_SendResponse+0x78>)
 80015d6:	681c      	ldr	r4, [r3, #0]
 80015d8:	f107 0308 	add.w	r3, r7, #8
 80015dc:	4618      	mov	r0, r3
 80015de:	f7fe fef7 	bl	80003d0 <strlen>
 80015e2:	4603      	mov	r3, r0
 80015e4:	b29a      	uxth	r2, r3
 80015e6:	f107 0108 	add.w	r1, r7, #8
 80015ea:	2364      	movs	r3, #100	@ 0x64
 80015ec:	4620      	mov	r0, r4
 80015ee:	f012 f801 	bl	80135f4 <HAL_UART_Transmit>
        osMutexRelease(uartTxMutexHandle);
 80015f2:	4b07      	ldr	r3, [pc, #28]	@ (8001610 <Comm_SendResponse+0x7c>)
 80015f4:	681b      	ldr	r3, [r3, #0]
 80015f6:	4618      	mov	r0, r3
 80015f8:	f015 f929 	bl	801684e <osMutexRelease>
 80015fc:	e000      	b.n	8001600 <Comm_SendResponse+0x6c>
        return;
 80015fe:	bf00      	nop
    }
}
 8001600:	378c      	adds	r7, #140	@ 0x8c
 8001602:	46bd      	mov	sp, r7
 8001604:	e8bd 4090 	ldmia.w	sp!, {r4, r7, lr}
 8001608:	b004      	add	sp, #16
 800160a:	4770      	bx	lr
 800160c:	240002ec 	.word	0x240002ec
 8001610:	24002684 	.word	0x24002684

08001614 <Comm_BuildTelemetryFrame>:
}

/* ========== Private Functions ========== */

static void Comm_BuildTelemetryFrame(TelemetryFrame_t *frame)
{
 8001614:	b580      	push	{r7, lr}
 8001616:	b088      	sub	sp, #32
 8001618:	af00      	add	r7, sp, #0
 800161a:	6078      	str	r0, [r7, #4]
    if (frame == NULL) {
 800161c:	687b      	ldr	r3, [r7, #4]
 800161e:	2b00      	cmp	r3, #0
 8001620:	f000 80e7 	beq.w	80017f2 <Comm_BuildTelemetryFrame+0x1de>
        return;
    }

    frame->header[0] = TELEM_HEADER_BYTE1;
 8001624:	687b      	ldr	r3, [r7, #4]
 8001626:	22aa      	movs	r2, #170	@ 0xaa
 8001628:	701a      	strb	r2, [r3, #0]
    frame->header[1] = TELEM_HEADER_BYTE2;
 800162a:	687b      	ldr	r3, [r7, #4]
 800162c:	2255      	movs	r2, #85	@ 0x55
 800162e:	705a      	strb	r2, [r3, #1]
    frame->timestamp_ms = HAL_GetTick();
 8001630:	f004 fb5e 	bl	8005cf0 <HAL_GetTick>
 8001634:	4602      	mov	r2, r0
 8001636:	687b      	ldr	r3, [r7, #4]
 8001638:	f8c3 2002 	str.w	r2, [r3, #2]

    // 6  
    for (uint8_t i = 0; i < COMM_MAX_CHANNELS; i++) {
 800163c:	2300      	movs	r3, #0
 800163e:	77fb      	strb	r3, [r7, #31]
 8001640:	e052      	b.n	80016e8 <Comm_BuildTelemetryFrame+0xd4>
        if (IS_CHANNEL_ENABLED(i)) {
 8001642:	7ffb      	ldrb	r3, [r7, #31]
 8001644:	2b04      	cmp	r3, #4
 8001646:	d002      	beq.n	800164e <Comm_BuildTelemetryFrame+0x3a>
 8001648:	7ffb      	ldrb	r3, [r7, #31]
 800164a:	2b05      	cmp	r3, #5
 800164c:	d13d      	bne.n	80016ca <Comm_BuildTelemetryFrame+0xb6>
            const SMA_Channel_t *ch = SMA_GetChannelState(i);
 800164e:	7ffb      	ldrb	r3, [r7, #31]
 8001650:	4618      	mov	r0, r3
 8001652:	f002 ffb1 	bl	80045b8 <SMA_GetChannelState>
 8001656:	60b8      	str	r0, [r7, #8]
            if (ch != NULL) {
 8001658:	68bb      	ldr	r3, [r7, #8]
 800165a:	2b00      	cmp	r3, #0
 800165c:	d040      	beq.n	80016e0 <Comm_BuildTelemetryFrame+0xcc>
                frame->actuator[i].current_temp = ch->current_temp;
 800165e:	7ffb      	ldrb	r3, [r7, #31]
 8001660:	68ba      	ldr	r2, [r7, #8]
 8001662:	6891      	ldr	r1, [r2, #8]
 8001664:	687a      	ldr	r2, [r7, #4]
 8001666:	011b      	lsls	r3, r3, #4
 8001668:	4413      	add	r3, r2
 800166a:	3306      	adds	r3, #6
 800166c:	460a      	mov	r2, r1
 800166e:	601a      	str	r2, [r3, #0]
                frame->actuator[i].target_value = (ch->mode == SMA_MODE_TEMP_CONTROL) ?
 8001670:	68bb      	ldr	r3, [r7, #8]
 8001672:	781b      	ldrb	r3, [r3, #0]
                                                   ch->target_temp : ch->target_force;
 8001674:	2b02      	cmp	r3, #2
 8001676:	d102      	bne.n	800167e <Comm_BuildTelemetryFrame+0x6a>
 8001678:	68bb      	ldr	r3, [r7, #8]
 800167a:	685b      	ldr	r3, [r3, #4]
 800167c:	e001      	b.n	8001682 <Comm_BuildTelemetryFrame+0x6e>
 800167e:	68bb      	ldr	r3, [r7, #8]
 8001680:	691b      	ldr	r3, [r3, #16]
                frame->actuator[i].target_value = (ch->mode == SMA_MODE_TEMP_CONTROL) ?
 8001682:	7ffa      	ldrb	r2, [r7, #31]
 8001684:	6879      	ldr	r1, [r7, #4]
 8001686:	0112      	lsls	r2, r2, #4
 8001688:	440a      	add	r2, r1
 800168a:	320a      	adds	r2, #10
 800168c:	6013      	str	r3, [r2, #0]
                frame->actuator[i].pwm_duty = ch->pwm_duty;
 800168e:	7ffb      	ldrb	r3, [r7, #31]
 8001690:	68ba      	ldr	r2, [r7, #8]
 8001692:	68d1      	ldr	r1, [r2, #12]
 8001694:	687a      	ldr	r2, [r7, #4]
 8001696:	011b      	lsls	r3, r3, #4
 8001698:	4413      	add	r3, r2
 800169a:	3308      	adds	r3, #8
 800169c:	3306      	adds	r3, #6
 800169e:	460a      	mov	r2, r1
 80016a0:	601a      	str	r2, [r3, #0]
                frame->actuator[i].control_mode = (uint8_t)ch->mode;
 80016a2:	7ffb      	ldrb	r3, [r7, #31]
 80016a4:	68ba      	ldr	r2, [r7, #8]
 80016a6:	7811      	ldrb	r1, [r2, #0]
 80016a8:	687a      	ldr	r2, [r7, #4]
 80016aa:	011b      	lsls	r3, r3, #4
 80016ac:	4413      	add	r3, r2
 80016ae:	3312      	adds	r3, #18
 80016b0:	460a      	mov	r2, r1
 80016b2:	701a      	strb	r2, [r3, #0]
                frame->actuator[i].fault_flag = ch->overtemp_flag;
 80016b4:	7ffb      	ldrb	r3, [r7, #31]
 80016b6:	68ba      	ldr	r2, [r7, #8]
 80016b8:	f892 1034 	ldrb.w	r1, [r2, #52]	@ 0x34
 80016bc:	687a      	ldr	r2, [r7, #4]
 80016be:	011b      	lsls	r3, r3, #4
 80016c0:	4413      	add	r3, r2
 80016c2:	3313      	adds	r3, #19
 80016c4:	460a      	mov	r2, r1
 80016c6:	701a      	strb	r2, [r3, #0]
        if (IS_CHANNEL_ENABLED(i)) {
 80016c8:	e00a      	b.n	80016e0 <Comm_BuildTelemetryFrame+0xcc>
            }
        } else {
            memset(&frame->actuator[i], 0, sizeof(ActuatorStatus_t));
 80016ca:	7ffb      	ldrb	r3, [r7, #31]
 80016cc:	011b      	lsls	r3, r3, #4
 80016ce:	687a      	ldr	r2, [r7, #4]
 80016d0:	4413      	add	r3, r2
 80016d2:	3306      	adds	r3, #6
 80016d4:	2210      	movs	r2, #16
 80016d6:	2100      	movs	r1, #0
 80016d8:	4618      	mov	r0, r3
 80016da:	f019 ffb3 	bl	801b644 <memset>
 80016de:	e000      	b.n	80016e2 <Comm_BuildTelemetryFrame+0xce>
        if (IS_CHANNEL_ENABLED(i)) {
 80016e0:	bf00      	nop
    for (uint8_t i = 0; i < COMM_MAX_CHANNELS; i++) {
 80016e2:	7ffb      	ldrb	r3, [r7, #31]
 80016e4:	3301      	adds	r3, #1
 80016e6:	77fb      	strb	r3, [r7, #31]
 80016e8:	7ffb      	ldrb	r3, [r7, #31]
 80016ea:	2b05      	cmp	r3, #5
 80016ec:	d9a9      	bls.n	8001642 <Comm_BuildTelemetryFrame+0x2e>
        }
    }

    //  
#if CAN_SENSORS_ENABLE
    const SensorData_t *sensor = Sensor_GetData();
 80016ee:	f002 facb 	bl	8003c88 <Sensor_GetData>
 80016f2:	61b8      	str	r0, [r7, #24]
    if (sensor != NULL) {
 80016f4:	69bb      	ldr	r3, [r7, #24]
 80016f6:	2b00      	cmp	r3, #0
 80016f8:	d029      	beq.n	800174e <Comm_BuildTelemetryFrame+0x13a>
        //  (4)
        for (uint8_t i = 0; i < SENSOR_FORCE_CH; i++) {
 80016fa:	2300      	movs	r3, #0
 80016fc:	77bb      	strb	r3, [r7, #30]
 80016fe:	e00d      	b.n	800171c <Comm_BuildTelemetryFrame+0x108>
            frame->force_sensor[i] = sensor->can.pwr[i];
 8001700:	7fb9      	ldrb	r1, [r7, #30]
 8001702:	7fbb      	ldrb	r3, [r7, #30]
 8001704:	69ba      	ldr	r2, [r7, #24]
 8001706:	f832 1011 	ldrh.w	r1, [r2, r1, lsl #1]
 800170a:	687a      	ldr	r2, [r7, #4]
 800170c:	3330      	adds	r3, #48	@ 0x30
 800170e:	005b      	lsls	r3, r3, #1
 8001710:	4413      	add	r3, r2
 8001712:	460a      	mov	r2, r1
 8001714:	80da      	strh	r2, [r3, #6]
        for (uint8_t i = 0; i < SENSOR_FORCE_CH; i++) {
 8001716:	7fbb      	ldrb	r3, [r7, #30]
 8001718:	3301      	adds	r3, #1
 800171a:	77bb      	strb	r3, [r7, #30]
 800171c:	7fbb      	ldrb	r3, [r7, #30]
 800171e:	2b03      	cmp	r3, #3
 8001720:	d9ee      	bls.n	8001700 <Comm_BuildTelemetryFrame+0xec>
        }
        //  (5, ID 0x101~0x105 =  1~5)
        for (uint8_t i = 0; i < SENSOR_DISP_CH; i++) {
 8001722:	2300      	movs	r3, #0
 8001724:	777b      	strb	r3, [r7, #29]
 8001726:	e00f      	b.n	8001748 <Comm_BuildTelemetryFrame+0x134>
            frame->displacement[i] = sensor->can.displacement[i + 1];
 8001728:	7f7b      	ldrb	r3, [r7, #29]
 800172a:	1c59      	adds	r1, r3, #1
 800172c:	7f7b      	ldrb	r3, [r7, #29]
 800172e:	69ba      	ldr	r2, [r7, #24]
 8001730:	310c      	adds	r1, #12
 8001732:	f832 1011 	ldrh.w	r1, [r2, r1, lsl #1]
 8001736:	687a      	ldr	r2, [r7, #4]
 8001738:	3334      	adds	r3, #52	@ 0x34
 800173a:	005b      	lsls	r3, r3, #1
 800173c:	4413      	add	r3, r2
 800173e:	460a      	mov	r2, r1
 8001740:	80da      	strh	r2, [r3, #6]
        for (uint8_t i = 0; i < SENSOR_DISP_CH; i++) {
 8001742:	7f7b      	ldrb	r3, [r7, #29]
 8001744:	3301      	adds	r3, #1
 8001746:	777b      	strb	r3, [r7, #29]
 8001748:	7f7b      	ldrb	r3, [r7, #29]
 800174a:	2b04      	cmp	r3, #4
 800174c:	d9ec      	bls.n	8001728 <Comm_BuildTelemetryFrame+0x114>
    memset(frame->force_sensor, 0, sizeof(frame->force_sensor));
    memset(frame->displacement, 0, sizeof(frame->displacement));
#endif

    //  
    for (uint8_t i = 0; i < COMM_MAX_CHANNELS; i++) {
 800174e:	2300      	movs	r3, #0
 8001750:	773b      	strb	r3, [r7, #28]
 8001752:	e031      	b.n	80017b8 <Comm_BuildTelemetryFrame+0x1a4>
        if (IS_CHANNEL_ENABLED(i)) {
 8001754:	7f3b      	ldrb	r3, [r7, #28]
 8001756:	2b04      	cmp	r3, #4
 8001758:	d002      	beq.n	8001760 <Comm_BuildTelemetryFrame+0x14c>
 800175a:	7f3b      	ldrb	r3, [r7, #28]
 800175c:	2b05      	cmp	r3, #5
 800175e:	d122      	bne.n	80017a6 <Comm_BuildTelemetryFrame+0x192>
            const SMA_Channel_t *ch = SMA_GetChannelState(i);
 8001760:	7f3b      	ldrb	r3, [r7, #28]
 8001762:	4618      	mov	r0, r3
 8001764:	f002 ff28 	bl	80045b8 <SMA_GetChannelState>
 8001768:	60f8      	str	r0, [r7, #12]
            if (ch != NULL) {
 800176a:	68fb      	ldr	r3, [r7, #12]
 800176c:	2b00      	cmp	r3, #0
 800176e:	d013      	beq.n	8001798 <Comm_BuildTelemetryFrame+0x184>
                frame->fan_duty[i] = (uint8_t)(ch->fan_duty + 0.5f);
 8001770:	68fb      	ldr	r3, [r7, #12]
 8001772:	edd3 7a0f 	vldr	s15, [r3, #60]	@ 0x3c
 8001776:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 800177a:	ee77 7a87 	vadd.f32	s15, s15, s14
 800177e:	7f3b      	ldrb	r3, [r7, #28]
 8001780:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001784:	edc7 7a00 	vstr	s15, [r7]
 8001788:	783a      	ldrb	r2, [r7, #0]
 800178a:	b2d1      	uxtb	r1, r2
 800178c:	687a      	ldr	r2, [r7, #4]
 800178e:	4413      	add	r3, r2
 8001790:	460a      	mov	r2, r1
 8001792:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78
        if (IS_CHANNEL_ENABLED(i)) {
 8001796:	e00c      	b.n	80017b2 <Comm_BuildTelemetryFrame+0x19e>
            } else {
                frame->fan_duty[i] = 0;
 8001798:	7f3b      	ldrb	r3, [r7, #28]
 800179a:	687a      	ldr	r2, [r7, #4]
 800179c:	4413      	add	r3, r2
 800179e:	2200      	movs	r2, #0
 80017a0:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78
        if (IS_CHANNEL_ENABLED(i)) {
 80017a4:	e005      	b.n	80017b2 <Comm_BuildTelemetryFrame+0x19e>
            }
        } else {
            frame->fan_duty[i] = 0;
 80017a6:	7f3b      	ldrb	r3, [r7, #28]
 80017a8:	687a      	ldr	r2, [r7, #4]
 80017aa:	4413      	add	r3, r2
 80017ac:	2200      	movs	r2, #0
 80017ae:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78
    for (uint8_t i = 0; i < COMM_MAX_CHANNELS; i++) {
 80017b2:	7f3b      	ldrb	r3, [r7, #28]
 80017b4:	3301      	adds	r3, #1
 80017b6:	773b      	strb	r3, [r7, #28]
 80017b8:	7f3b      	ldrb	r3, [r7, #28]
 80017ba:	2b05      	cmp	r3, #5
 80017bc:	d9ca      	bls.n	8001754 <Comm_BuildTelemetryFrame+0x140>
    }

    // DEBUG: CAN   system_state 
    // Bit 0: CAN1   (1= )
    // Bit 1: CAN2   (1= )
    uint32_t can1_count = Sensor_GetCAN1RxCount();
 80017be:	f002 fc03 	bl	8003fc8 <Sensor_GetCAN1RxCount>
 80017c2:	6178      	str	r0, [r7, #20]
    uint32_t can2_count = Sensor_GetCAN2RxCount();
 80017c4:	f002 fc0c 	bl	8003fe0 <Sensor_GetCAN2RxCount>
 80017c8:	6138      	str	r0, [r7, #16]
    frame->system_state = ((can1_count > 0) ? 0x01 : 0x00) |
 80017ca:	697b      	ldr	r3, [r7, #20]
 80017cc:	2b00      	cmp	r3, #0
 80017ce:	bf14      	ite	ne
 80017d0:	2301      	movne	r3, #1
 80017d2:	2300      	moveq	r3, #0
 80017d4:	b2db      	uxtb	r3, r3
 80017d6:	b25b      	sxtb	r3, r3
 80017d8:	693a      	ldr	r2, [r7, #16]
 80017da:	2a00      	cmp	r2, #0
 80017dc:	d001      	beq.n	80017e2 <Comm_BuildTelemetryFrame+0x1ce>
 80017de:	2202      	movs	r2, #2
 80017e0:	e000      	b.n	80017e4 <Comm_BuildTelemetryFrame+0x1d0>
 80017e2:	2200      	movs	r2, #0
 80017e4:	4313      	orrs	r3, r2
 80017e6:	b25b      	sxtb	r3, r3
 80017e8:	b2da      	uxtb	r2, r3
 80017ea:	687b      	ldr	r3, [r7, #4]
 80017ec:	f883 207e 	strb.w	r2, [r3, #126]	@ 0x7e
 80017f0:	e000      	b.n	80017f4 <Comm_BuildTelemetryFrame+0x1e0>
        return;
 80017f2:	bf00      	nop
                          ((can2_count > 0) ? 0x02 : 0x00);
}
 80017f4:	3720      	adds	r7, #32
 80017f6:	46bd      	mov	sp, r7
 80017f8:	bd80      	pop	{r7, pc}
	...

080017fc <Comm_TransmitFrame_DMA>:
 * @param length  
 * @return 0=, -1=
 * @note      
 */
static int32_t Comm_TransmitFrame_DMA(const uint8_t *data, uint16_t length)
{
 80017fc:	b580      	push	{r7, lr}
 80017fe:	b084      	sub	sp, #16
 8001800:	af00      	add	r7, sp, #0
 8001802:	6078      	str	r0, [r7, #4]
 8001804:	460b      	mov	r3, r1
 8001806:	807b      	strh	r3, [r7, #2]
    if (comm_huart == NULL || data == NULL || length > sizeof(tx_dma_buffer[0])) {
 8001808:	4b29      	ldr	r3, [pc, #164]	@ (80018b0 <Comm_TransmitFrame_DMA+0xb4>)
 800180a:	681b      	ldr	r3, [r3, #0]
 800180c:	2b00      	cmp	r3, #0
 800180e:	d005      	beq.n	800181c <Comm_TransmitFrame_DMA+0x20>
 8001810:	687b      	ldr	r3, [r7, #4]
 8001812:	2b00      	cmp	r3, #0
 8001814:	d002      	beq.n	800181c <Comm_TransmitFrame_DMA+0x20>
 8001816:	887b      	ldrh	r3, [r7, #2]
 8001818:	2b82      	cmp	r3, #130	@ 0x82
 800181a:	d902      	bls.n	8001822 <Comm_TransmitFrame_DMA+0x26>
        return -1;
 800181c:	f04f 33ff 	mov.w	r3, #4294967295
 8001820:	e041      	b.n	80018a6 <Comm_TransmitFrame_DMA+0xaa>
    }

    //     ( 15ms)
    if (osSemaphoreAcquire(uartTxCompleteSemHandle, 15) != osOK) {
 8001822:	4b24      	ldr	r3, [pc, #144]	@ (80018b4 <Comm_TransmitFrame_DMA+0xb8>)
 8001824:	681b      	ldr	r3, [r3, #0]
 8001826:	210f      	movs	r1, #15
 8001828:	4618      	mov	r0, r3
 800182a:	f015 f8d7 	bl	80169dc <osSemaphoreAcquire>
 800182e:	4603      	mov	r3, r0
 8001830:	2b00      	cmp	r3, #0
 8001832:	d002      	beq.n	800183a <Comm_TransmitFrame_DMA+0x3e>
        return -1;  //  -   
 8001834:	f04f 33ff 	mov.w	r3, #4294967295
 8001838:	e035      	b.n	80018a6 <Comm_TransmitFrame_DMA+0xaa>
    }

    //    
    uint8_t *buf = tx_dma_buffer[tx_buffer_index];
 800183a:	4b1f      	ldr	r3, [pc, #124]	@ (80018b8 <Comm_TransmitFrame_DMA+0xbc>)
 800183c:	781b      	ldrb	r3, [r3, #0]
 800183e:	461a      	mov	r2, r3
 8001840:	4613      	mov	r3, r2
 8001842:	019b      	lsls	r3, r3, #6
 8001844:	4413      	add	r3, r2
 8001846:	005b      	lsls	r3, r3, #1
 8001848:	4a1c      	ldr	r2, [pc, #112]	@ (80018bc <Comm_TransmitFrame_DMA+0xc0>)
 800184a:	4413      	add	r3, r2
 800184c:	60fb      	str	r3, [r7, #12]
    memcpy(buf, data, length);
 800184e:	887b      	ldrh	r3, [r7, #2]
 8001850:	461a      	mov	r2, r3
 8001852:	6879      	ldr	r1, [r7, #4]
 8001854:	68f8      	ldr	r0, [r7, #12]
 8001856:	f019 ffde 	bl	801b816 <memcpy>
    tx_buffer_index = (tx_buffer_index + 1) % 2;  //   
 800185a:	4b17      	ldr	r3, [pc, #92]	@ (80018b8 <Comm_TransmitFrame_DMA+0xbc>)
 800185c:	781b      	ldrb	r3, [r3, #0]
 800185e:	3301      	adds	r3, #1
 8001860:	2b00      	cmp	r3, #0
 8001862:	f003 0301 	and.w	r3, r3, #1
 8001866:	bfb8      	it	lt
 8001868:	425b      	neglt	r3, r3
 800186a:	b2da      	uxtb	r2, r3
 800186c:	4b12      	ldr	r3, [pc, #72]	@ (80018b8 <Comm_TransmitFrame_DMA+0xbc>)
 800186e:	701a      	strb	r2, [r3, #0]

    // DMA  
    tx_dma_in_progress = 1;
 8001870:	4b13      	ldr	r3, [pc, #76]	@ (80018c0 <Comm_TransmitFrame_DMA+0xc4>)
 8001872:	2201      	movs	r2, #1
 8001874:	701a      	strb	r2, [r3, #0]
    HAL_StatusTypeDef status = HAL_UART_Transmit_DMA(comm_huart, buf, length);
 8001876:	4b0e      	ldr	r3, [pc, #56]	@ (80018b0 <Comm_TransmitFrame_DMA+0xb4>)
 8001878:	681b      	ldr	r3, [r3, #0]
 800187a:	887a      	ldrh	r2, [r7, #2]
 800187c:	68f9      	ldr	r1, [r7, #12]
 800187e:	4618      	mov	r0, r3
 8001880:	f012 f85a 	bl	8013938 <HAL_UART_Transmit_DMA>
 8001884:	4603      	mov	r3, r0
 8001886:	72fb      	strb	r3, [r7, #11]

    if (status != HAL_OK) {
 8001888:	7afb      	ldrb	r3, [r7, #11]
 800188a:	2b00      	cmp	r3, #0
 800188c:	d00a      	beq.n	80018a4 <Comm_TransmitFrame_DMA+0xa8>
        tx_dma_in_progress = 0;
 800188e:	4b0c      	ldr	r3, [pc, #48]	@ (80018c0 <Comm_TransmitFrame_DMA+0xc4>)
 8001890:	2200      	movs	r2, #0
 8001892:	701a      	strb	r2, [r3, #0]
        osSemaphoreRelease(uartTxCompleteSemHandle);  //    
 8001894:	4b07      	ldr	r3, [pc, #28]	@ (80018b4 <Comm_TransmitFrame_DMA+0xb8>)
 8001896:	681b      	ldr	r3, [r3, #0]
 8001898:	4618      	mov	r0, r3
 800189a:	f015 f8f1 	bl	8016a80 <osSemaphoreRelease>
        return -1;
 800189e:	f04f 33ff 	mov.w	r3, #4294967295
 80018a2:	e000      	b.n	80018a6 <Comm_TransmitFrame_DMA+0xaa>
    }

    return 0;  //   ( ISR )
 80018a4:	2300      	movs	r3, #0
}
 80018a6:	4618      	mov	r0, r3
 80018a8:	3710      	adds	r7, #16
 80018aa:	46bd      	mov	sp, r7
 80018ac:	bd80      	pop	{r7, pc}
 80018ae:	bf00      	nop
 80018b0:	240002ec 	.word	0x240002ec
 80018b4:	24002690 	.word	0x24002690
 80018b8:	24000478 	.word	0x24000478
 80018bc:	24000374 	.word	0x24000374
 80018c0:	24000479 	.word	0x24000479

080018c4 <Comm_UART_TxCpltCallback>:
/**
 * @brief UART DMA    (ISR )
 * @note main.c HAL_UART_TxCpltCallback() 
 */
void Comm_UART_TxCpltCallback(void)
{
 80018c4:	b580      	push	{r7, lr}
 80018c6:	af00      	add	r7, sp, #0
    if (tx_dma_in_progress) {
 80018c8:	4b07      	ldr	r3, [pc, #28]	@ (80018e8 <Comm_UART_TxCpltCallback+0x24>)
 80018ca:	781b      	ldrb	r3, [r3, #0]
 80018cc:	b2db      	uxtb	r3, r3
 80018ce:	2b00      	cmp	r3, #0
 80018d0:	d007      	beq.n	80018e2 <Comm_UART_TxCpltCallback+0x1e>
        tx_dma_in_progress = 0;
 80018d2:	4b05      	ldr	r3, [pc, #20]	@ (80018e8 <Comm_UART_TxCpltCallback+0x24>)
 80018d4:	2200      	movs	r2, #0
 80018d6:	701a      	strb	r2, [r3, #0]
        osSemaphoreRelease(uartTxCompleteSemHandle);
 80018d8:	4b04      	ldr	r3, [pc, #16]	@ (80018ec <Comm_UART_TxCpltCallback+0x28>)
 80018da:	681b      	ldr	r3, [r3, #0]
 80018dc:	4618      	mov	r0, r3
 80018de:	f015 f8cf 	bl	8016a80 <osSemaphoreRelease>
    }
}
 80018e2:	bf00      	nop
 80018e4:	bd80      	pop	{r7, pc}
 80018e6:	bf00      	nop
 80018e8:	24000479 	.word	0x24000479
 80018ec:	24002690 	.word	0x24002690

080018f0 <Comm_CalculateCRC16>:

uint16_t Comm_CalculateCRC16(const uint8_t *data, uint16_t length)
{
 80018f0:	b480      	push	{r7}
 80018f2:	b085      	sub	sp, #20
 80018f4:	af00      	add	r7, sp, #0
 80018f6:	6078      	str	r0, [r7, #4]
 80018f8:	460b      	mov	r3, r1
 80018fa:	807b      	strh	r3, [r7, #2]
    uint16_t crc = 0xFFFF;
 80018fc:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8001900:	81fb      	strh	r3, [r7, #14]

    for (uint16_t i = 0; i < length; i++) {
 8001902:	2300      	movs	r3, #0
 8001904:	81bb      	strh	r3, [r7, #12]
 8001906:	e028      	b.n	800195a <Comm_CalculateCRC16+0x6a>
        crc ^= (uint16_t)data[i] << 8;
 8001908:	89bb      	ldrh	r3, [r7, #12]
 800190a:	687a      	ldr	r2, [r7, #4]
 800190c:	4413      	add	r3, r2
 800190e:	781b      	ldrb	r3, [r3, #0]
 8001910:	b21b      	sxth	r3, r3
 8001912:	021b      	lsls	r3, r3, #8
 8001914:	b21a      	sxth	r2, r3
 8001916:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 800191a:	4053      	eors	r3, r2
 800191c:	b21b      	sxth	r3, r3
 800191e:	81fb      	strh	r3, [r7, #14]

        for (uint8_t j = 0; j < 8; j++) {
 8001920:	2300      	movs	r3, #0
 8001922:	72fb      	strb	r3, [r7, #11]
 8001924:	e013      	b.n	800194e <Comm_CalculateCRC16+0x5e>
            if (crc & 0x8000) {
 8001926:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 800192a:	2b00      	cmp	r3, #0
 800192c:	da09      	bge.n	8001942 <Comm_CalculateCRC16+0x52>
                crc = (crc << 1) ^ 0x1021;
 800192e:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8001932:	005b      	lsls	r3, r3, #1
 8001934:	b21a      	sxth	r2, r3
 8001936:	f241 0321 	movw	r3, #4129	@ 0x1021
 800193a:	4053      	eors	r3, r2
 800193c:	b21b      	sxth	r3, r3
 800193e:	81fb      	strh	r3, [r7, #14]
 8001940:	e002      	b.n	8001948 <Comm_CalculateCRC16+0x58>
            } else {
                crc = crc << 1;
 8001942:	89fb      	ldrh	r3, [r7, #14]
 8001944:	005b      	lsls	r3, r3, #1
 8001946:	81fb      	strh	r3, [r7, #14]
        for (uint8_t j = 0; j < 8; j++) {
 8001948:	7afb      	ldrb	r3, [r7, #11]
 800194a:	3301      	adds	r3, #1
 800194c:	72fb      	strb	r3, [r7, #11]
 800194e:	7afb      	ldrb	r3, [r7, #11]
 8001950:	2b07      	cmp	r3, #7
 8001952:	d9e8      	bls.n	8001926 <Comm_CalculateCRC16+0x36>
    for (uint16_t i = 0; i < length; i++) {
 8001954:	89bb      	ldrh	r3, [r7, #12]
 8001956:	3301      	adds	r3, #1
 8001958:	81bb      	strh	r3, [r7, #12]
 800195a:	89ba      	ldrh	r2, [r7, #12]
 800195c:	887b      	ldrh	r3, [r7, #2]
 800195e:	429a      	cmp	r2, r3
 8001960:	d3d2      	bcc.n	8001908 <Comm_CalculateCRC16+0x18>
            }
        }
    }

    return crc;
 8001962:	89fb      	ldrh	r3, [r7, #14]
}
 8001964:	4618      	mov	r0, r3
 8001966:	3714      	adds	r7, #20
 8001968:	46bd      	mov	sp, r7
 800196a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800196e:	4770      	bx	lr

08001970 <__io_putchar>:
//    }
//    return DataIdx;
//}

int __io_putchar(int ch)
{
 8001970:	b580      	push	{r7, lr}
 8001972:	b082      	sub	sp, #8
 8001974:	af00      	add	r7, sp, #0
 8001976:	6078      	str	r0, [r7, #4]
	if(HAL_UART_Transmit(UART_DEBUG_ADD, (uint8_t *)&ch, 1, 10) != HAL_OK)
 8001978:	1d39      	adds	r1, r7, #4
 800197a:	230a      	movs	r3, #10
 800197c:	2201      	movs	r2, #1
 800197e:	4807      	ldr	r0, [pc, #28]	@ (800199c <__io_putchar+0x2c>)
 8001980:	f011 fe38 	bl	80135f4 <HAL_UART_Transmit>
 8001984:	4603      	mov	r3, r0
 8001986:	2b00      	cmp	r3, #0
 8001988:	d002      	beq.n	8001990 <__io_putchar+0x20>
		return -1;
 800198a:	f04f 33ff 	mov.w	r3, #4294967295
 800198e:	e000      	b.n	8001992 <__io_putchar+0x22>
	return ch;
 8001990:	687b      	ldr	r3, [r7, #4]
}
 8001992:	4618      	mov	r0, r3
 8001994:	3708      	adds	r7, #8
 8001996:	46bd      	mov	sp, r7
 8001998:	bd80      	pop	{r7, pc}
 800199a:	bf00      	nop
 800199c:	24002da4 	.word	0x24002da4

080019a0 <__io_getchar>:

int __io_getchar(void)
{
 80019a0:	b580      	push	{r7, lr}
 80019a2:	b084      	sub	sp, #16
 80019a4:	af00      	add	r7, sp, #0
	char data[4];
	uint8_t ch, len = 1;
 80019a6:	2301      	movs	r3, #1
 80019a8:	73fb      	strb	r3, [r7, #15]

	while(HAL_UART_Receive(UART_DEBUG_ADD, &ch, 1, 10) != HAL_OK);
 80019aa:	bf00      	nop
 80019ac:	1df9      	adds	r1, r7, #7
 80019ae:	230a      	movs	r3, #10
 80019b0:	2201      	movs	r2, #1
 80019b2:	481e      	ldr	r0, [pc, #120]	@ (8001a2c <__io_getchar+0x8c>)
 80019b4:	f011 feac 	bl	8013710 <HAL_UART_Receive>
 80019b8:	4603      	mov	r3, r0
 80019ba:	2b00      	cmp	r3, #0
 80019bc:	d1f6      	bne.n	80019ac <__io_getchar+0xc>

	memset(data, 0x00, 4);
 80019be:	f107 0308 	add.w	r3, r7, #8
 80019c2:	2204      	movs	r2, #4
 80019c4:	2100      	movs	r1, #0
 80019c6:	4618      	mov	r0, r3
 80019c8:	f019 fe3c 	bl	801b644 <memset>
	switch(ch)
 80019cc:	79fb      	ldrb	r3, [r7, #7]
 80019ce:	2b7f      	cmp	r3, #127	@ 0x7f
 80019d0:	d012      	beq.n	80019f8 <__io_getchar+0x58>
 80019d2:	2b7f      	cmp	r3, #127	@ 0x7f
 80019d4:	dc19      	bgt.n	8001a0a <__io_getchar+0x6a>
 80019d6:	2b0d      	cmp	r3, #13
 80019d8:	d005      	beq.n	80019e6 <__io_getchar+0x46>
 80019da:	2b0d      	cmp	r3, #13
 80019dc:	dc15      	bgt.n	8001a0a <__io_getchar+0x6a>
 80019de:	2b08      	cmp	r3, #8
 80019e0:	d00a      	beq.n	80019f8 <__io_getchar+0x58>
 80019e2:	2b0a      	cmp	r3, #10
 80019e4:	d111      	bne.n	8001a0a <__io_getchar+0x6a>
	{
		case '\r':
		case '\n':
			len = 2;
 80019e6:	2302      	movs	r3, #2
 80019e8:	73fb      	strb	r3, [r7, #15]
			sprintf(data, "\r\n");
 80019ea:	f107 0308 	add.w	r3, r7, #8
 80019ee:	4910      	ldr	r1, [pc, #64]	@ (8001a30 <__io_getchar+0x90>)
 80019f0:	4618      	mov	r0, r3
 80019f2:	f019 fcc3 	bl	801b37c <siprintf>
			break;
 80019f6:	e00b      	b.n	8001a10 <__io_getchar+0x70>

		case '\b':
		case 0x7F:
			len = 3;
 80019f8:	2303      	movs	r3, #3
 80019fa:	73fb      	strb	r3, [r7, #15]
			sprintf(data, "\b \b");
 80019fc:	f107 0308 	add.w	r3, r7, #8
 8001a00:	490c      	ldr	r1, [pc, #48]	@ (8001a34 <__io_getchar+0x94>)
 8001a02:	4618      	mov	r0, r3
 8001a04:	f019 fcba 	bl	801b37c <siprintf>
			break;
 8001a08:	e002      	b.n	8001a10 <__io_getchar+0x70>

		default:
			data[0] = ch;
 8001a0a:	79fb      	ldrb	r3, [r7, #7]
 8001a0c:	723b      	strb	r3, [r7, #8]
			break;
 8001a0e:	bf00      	nop
	}
	HAL_UART_Transmit(UART_DEBUG_ADD, (uint8_t *)data, len, 10);
 8001a10:	7bfb      	ldrb	r3, [r7, #15]
 8001a12:	b29a      	uxth	r2, r3
 8001a14:	f107 0108 	add.w	r1, r7, #8
 8001a18:	230a      	movs	r3, #10
 8001a1a:	4804      	ldr	r0, [pc, #16]	@ (8001a2c <__io_getchar+0x8c>)
 8001a1c:	f011 fdea 	bl	80135f4 <HAL_UART_Transmit>
	return ch;
 8001a20:	79fb      	ldrb	r3, [r7, #7]
}
 8001a22:	4618      	mov	r0, r3
 8001a24:	3710      	adds	r7, #16
 8001a26:	46bd      	mov	sp, r7
 8001a28:	bd80      	pop	{r7, pc}
 8001a2a:	bf00      	nop
 8001a2c:	24002da4 	.word	0x24002da4
 8001a30:	0801f458 	.word	0x0801f458
 8001a34:	0801f45c 	.word	0x0801f45c

08001a38 <DWT_Init>:

//---------------------------------------------------------------------------------------------------------------------------------------------
void DWT_Init(void)
{
 8001a38:	b580      	push	{r7, lr}
 8001a3a:	af00      	add	r7, sp, #0
    CoreDebug->DEMCR |= CoreDebug_DEMCR_TRCENA_Msk;
 8001a3c:	4b1f      	ldr	r3, [pc, #124]	@ (8001abc <DWT_Init+0x84>)
 8001a3e:	68db      	ldr	r3, [r3, #12]
 8001a40:	4a1e      	ldr	r2, [pc, #120]	@ (8001abc <DWT_Init+0x84>)
 8001a42:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8001a46:	60d3      	str	r3, [r2, #12]

	DWT->LAR = 0xC5ACCE55;
 8001a48:	4b1d      	ldr	r3, [pc, #116]	@ (8001ac0 <DWT_Init+0x88>)
 8001a4a:	4a1e      	ldr	r2, [pc, #120]	@ (8001ac4 <DWT_Init+0x8c>)
 8001a4c:	f8c3 2fb0 	str.w	r2, [r3, #4016]	@ 0xfb0
	
    DWT->CYCCNT = 0;
 8001a50:	4b1b      	ldr	r3, [pc, #108]	@ (8001ac0 <DWT_Init+0x88>)
 8001a52:	2200      	movs	r2, #0
 8001a54:	605a      	str	r2, [r3, #4]
    DWT->CTRL |= DWT_CTRL_CYCCNTENA_Msk;
 8001a56:	4b1a      	ldr	r3, [pc, #104]	@ (8001ac0 <DWT_Init+0x88>)
 8001a58:	681b      	ldr	r3, [r3, #0]
 8001a5a:	4a19      	ldr	r2, [pc, #100]	@ (8001ac0 <DWT_Init+0x88>)
 8001a5c:	f043 0301 	orr.w	r3, r3, #1
 8001a60:	6013      	str	r3, [r2, #0]
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 8001a62:	f3bf 8f4f 	dsb	sy
}
 8001a66:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8001a68:	f3bf 8f6f 	isb	sy
}
 8001a6c:	bf00      	nop
//	DWT->CTRL &= ~DWT_CTRL_CYCCNTENA_Msk; /* Disable counter */

	__DSB(); __ISB();
//	sysclk = HAL_RCC_GetSysClockFreq();
	sysclk         = SystemCoreClock;
 8001a6e:	4b16      	ldr	r3, [pc, #88]	@ (8001ac8 <DWT_Init+0x90>)
 8001a70:	681b      	ldr	r3, [r3, #0]
 8001a72:	4a16      	ldr	r2, [pc, #88]	@ (8001acc <DWT_Init+0x94>)
 8001a74:	6013      	str	r3, [r2, #0]
	cycles_per_us = sysclk/1000000.0f;
 8001a76:	4b15      	ldr	r3, [pc, #84]	@ (8001acc <DWT_Init+0x94>)
 8001a78:	681b      	ldr	r3, [r3, #0]
 8001a7a:	ee07 3a90 	vmov	s15, r3
 8001a7e:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8001a82:	eddf 6a13 	vldr	s13, [pc, #76]	@ 8001ad0 <DWT_Init+0x98>
 8001a86:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001a8a:	4b12      	ldr	r3, [pc, #72]	@ (8001ad4 <DWT_Init+0x9c>)
 8001a8c:	edc3 7a00 	vstr	s15, [r3]
	us_per_cycles = 1000000.0f/sysclk;
 8001a90:	4b0e      	ldr	r3, [pc, #56]	@ (8001acc <DWT_Init+0x94>)
 8001a92:	681b      	ldr	r3, [r3, #0]
 8001a94:	ee07 3a90 	vmov	s15, r3
 8001a98:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8001a9c:	eddf 6a0c 	vldr	s13, [pc, #48]	@ 8001ad0 <DWT_Init+0x98>
 8001aa0:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001aa4:	4b0c      	ldr	r3, [pc, #48]	@ (8001ad8 <DWT_Init+0xa0>)
 8001aa6:	edc3 7a00 	vstr	s15, [r3]

	printf("SYSCLK = %lu Hz\r\n", sysclk);
 8001aaa:	4b08      	ldr	r3, [pc, #32]	@ (8001acc <DWT_Init+0x94>)
 8001aac:	681b      	ldr	r3, [r3, #0]
 8001aae:	4619      	mov	r1, r3
 8001ab0:	480a      	ldr	r0, [pc, #40]	@ (8001adc <DWT_Init+0xa4>)
 8001ab2:	f019 fb37 	bl	801b124 <iprintf>
}
 8001ab6:	bf00      	nop
 8001ab8:	bd80      	pop	{r7, pc}
 8001aba:	bf00      	nop
 8001abc:	e000edf0 	.word	0xe000edf0
 8001ac0:	e0001000 	.word	0xe0001000
 8001ac4:	c5acce55 	.word	0xc5acce55
 8001ac8:	24000000 	.word	0x24000000
 8001acc:	2400047c 	.word	0x2400047c
 8001ad0:	49742400 	.word	0x49742400
 8001ad4:	24000480 	.word	0x24000480
 8001ad8:	24000484 	.word	0x24000484
 8001adc:	0801f460 	.word	0x0801f460

08001ae0 <RegisterErrorCallback>:
}

//---------------------------------------------------------------------------------------------------------------------------------------------
//   
void RegisterErrorCallback(ErrorCallback callback)
{
 8001ae0:	b480      	push	{r7}
 8001ae2:	b083      	sub	sp, #12
 8001ae4:	af00      	add	r7, sp, #0
 8001ae6:	6078      	str	r0, [r7, #4]
    error_callback = callback;
 8001ae8:	4a04      	ldr	r2, [pc, #16]	@ (8001afc <RegisterErrorCallback+0x1c>)
 8001aea:	687b      	ldr	r3, [r7, #4]
 8001aec:	6013      	str	r3, [r2, #0]
}
 8001aee:	bf00      	nop
 8001af0:	370c      	adds	r7, #12
 8001af2:	46bd      	mov	sp, r7
 8001af4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001af8:	4770      	bx	lr
 8001afa:	bf00      	nop
 8001afc:	24000488 	.word	0x24000488

08001b00 <ReportError>:

//   
void ReportError(const char *func, const char *file, uint32_t line, uint32_t error_code, const char *message)
{
 8001b00:	b580      	push	{r7, lr}
 8001b02:	b08a      	sub	sp, #40	@ 0x28
 8001b04:	af00      	add	r7, sp, #0
 8001b06:	60f8      	str	r0, [r7, #12]
 8001b08:	60b9      	str	r1, [r7, #8]
 8001b0a:	607a      	str	r2, [r7, #4]
 8001b0c:	603b      	str	r3, [r7, #0]
    if (error_callback != NULL) {
 8001b0e:	4b0c      	ldr	r3, [pc, #48]	@ (8001b40 <ReportError+0x40>)
 8001b10:	681b      	ldr	r3, [r3, #0]
 8001b12:	2b00      	cmp	r3, #0
 8001b14:	d00f      	beq.n	8001b36 <ReportError+0x36>
        ErrorInfo error_info = {
 8001b16:	68fb      	ldr	r3, [r7, #12]
 8001b18:	617b      	str	r3, [r7, #20]
 8001b1a:	68bb      	ldr	r3, [r7, #8]
 8001b1c:	61bb      	str	r3, [r7, #24]
 8001b1e:	687b      	ldr	r3, [r7, #4]
 8001b20:	61fb      	str	r3, [r7, #28]
 8001b22:	683b      	ldr	r3, [r7, #0]
 8001b24:	623b      	str	r3, [r7, #32]
 8001b26:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001b28:	627b      	str	r3, [r7, #36]	@ 0x24
            .file_name = file,
            .line_number = line,
            .error_code = error_code,
            .error_message = message
        };
        error_callback(&error_info);
 8001b2a:	4b05      	ldr	r3, [pc, #20]	@ (8001b40 <ReportError+0x40>)
 8001b2c:	681b      	ldr	r3, [r3, #0]
 8001b2e:	f107 0214 	add.w	r2, r7, #20
 8001b32:	4610      	mov	r0, r2
 8001b34:	4798      	blx	r3
    }
}
 8001b36:	bf00      	nop
 8001b38:	3728      	adds	r7, #40	@ 0x28
 8001b3a:	46bd      	mov	sp, r7
 8001b3c:	bd80      	pop	{r7, pc}
 8001b3e:	bf00      	nop
 8001b40:	24000488 	.word	0x24000488

08001b44 <MyErrorCallback>:

void MyErrorCallback(ErrorInfo *error_info)
{
 8001b44:	b580      	push	{r7, lr}
 8001b46:	b082      	sub	sp, #8
 8001b48:	af00      	add	r7, sp, #0
 8001b4a:	6078      	str	r0, [r7, #4]
    printf("Error!!\r\nFunction: %s\r\n", error_info->function_name);
 8001b4c:	687b      	ldr	r3, [r7, #4]
 8001b4e:	681b      	ldr	r3, [r3, #0]
 8001b50:	4619      	mov	r1, r3
 8001b52:	4807      	ldr	r0, [pc, #28]	@ (8001b70 <MyErrorCallback+0x2c>)
 8001b54:	f019 fae6 	bl	801b124 <iprintf>
    printf("File: %s, Line: %lu\r\n", error_info->file_name, error_info->line_number);
 8001b58:	687b      	ldr	r3, [r7, #4]
 8001b5a:	6859      	ldr	r1, [r3, #4]
 8001b5c:	687b      	ldr	r3, [r7, #4]
 8001b5e:	689b      	ldr	r3, [r3, #8]
 8001b60:	461a      	mov	r2, r3
 8001b62:	4804      	ldr	r0, [pc, #16]	@ (8001b74 <MyErrorCallback+0x30>)
 8001b64:	f019 fade 	bl	801b124 <iprintf>
}
 8001b68:	bf00      	nop
 8001b6a:	3708      	adds	r7, #8
 8001b6c:	46bd      	mov	sp, r7
 8001b6e:	bd80      	pop	{r7, pc}
 8001b70:	0801f498 	.word	0x0801f498
 8001b74:	0801f4b0 	.word	0x0801f4b0

08001b78 <LogFifo_Init>:
}

//---------------------------------------------------------------------------------------------------------------------------------------------
// FIFO  
void LogFifo_Init(void)
{
 8001b78:	b480      	push	{r7}
 8001b7a:	af00      	add	r7, sp, #0
    log_fifo.head = 0;
 8001b7c:	4b0b      	ldr	r3, [pc, #44]	@ (8001bac <LogFifo_Init+0x34>)
 8001b7e:	f503 5300 	add.w	r3, r3, #8192	@ 0x2000
 8001b82:	461a      	mov	r2, r3
 8001b84:	2300      	movs	r3, #0
 8001b86:	6013      	str	r3, [r2, #0]
    log_fifo.tail = 0;
 8001b88:	4b08      	ldr	r3, [pc, #32]	@ (8001bac <LogFifo_Init+0x34>)
 8001b8a:	f503 5300 	add.w	r3, r3, #8192	@ 0x2000
 8001b8e:	461a      	mov	r2, r3
 8001b90:	2300      	movs	r3, #0
 8001b92:	6053      	str	r3, [r2, #4]
    log_fifo.count = 0;
 8001b94:	4b05      	ldr	r3, [pc, #20]	@ (8001bac <LogFifo_Init+0x34>)
 8001b96:	f503 5300 	add.w	r3, r3, #8192	@ 0x2000
 8001b9a:	461a      	mov	r2, r3
 8001b9c:	2300      	movs	r3, #0
 8001b9e:	6093      	str	r3, [r2, #8]
}
 8001ba0:	bf00      	nop
 8001ba2:	46bd      	mov	sp, r7
 8001ba4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ba8:	4770      	bx	lr
 8001baa:	bf00      	nop
 8001bac:	2400048c 	.word	0x2400048c

08001bb0 <LogFifo_Push>:

// FIFO   (ISR )
int LogFifo_Push(const char *msg)
{
 8001bb0:	b580      	push	{r7, lr}
 8001bb2:	b084      	sub	sp, #16
 8001bb4:	af00      	add	r7, sp, #0
 8001bb6:	6078      	str	r0, [r7, #4]
    if (log_fifo.count >= LOG_BUFFER_SIZE)
 8001bb8:	4b1e      	ldr	r3, [pc, #120]	@ (8001c34 <LogFifo_Push+0x84>)
 8001bba:	f503 5300 	add.w	r3, r3, #8192	@ 0x2000
 8001bbe:	689b      	ldr	r3, [r3, #8]
 8001bc0:	2b3f      	cmp	r3, #63	@ 0x3f
 8001bc2:	d902      	bls.n	8001bca <LogFifo_Push+0x1a>
	{
        return -1; //    ( )
 8001bc4:	f04f 33ff 	mov.w	r3, #4294967295
 8001bc8:	e030      	b.n	8001c2c <LogFifo_Push+0x7c>
//    strncpy(log_fifo.buffer[log_fifo.head], msg, MAX_LOG_MSG_LEN - 1);
//    log_fifo.buffer[log_fifo.head][MAX_LOG_MSG_LEN - 1] = '\0'; // Null  

    //     ,   
    size_t copy_len;
    copy_len = strnlen(msg, (size_t)(MAX_LOG_MSG_LEN - 1));
 8001bca:	217f      	movs	r1, #127	@ 0x7f
 8001bcc:	6878      	ldr	r0, [r7, #4]
 8001bce:	f019 fd41 	bl	801b654 <strnlen>
 8001bd2:	60f8      	str	r0, [r7, #12]
    memcpy(log_fifo.buffer[log_fifo.head], msg, copy_len);
 8001bd4:	4b17      	ldr	r3, [pc, #92]	@ (8001c34 <LogFifo_Push+0x84>)
 8001bd6:	f503 5300 	add.w	r3, r3, #8192	@ 0x2000
 8001bda:	681b      	ldr	r3, [r3, #0]
 8001bdc:	01db      	lsls	r3, r3, #7
 8001bde:	4a15      	ldr	r2, [pc, #84]	@ (8001c34 <LogFifo_Push+0x84>)
 8001be0:	4413      	add	r3, r2
 8001be2:	68fa      	ldr	r2, [r7, #12]
 8001be4:	6879      	ldr	r1, [r7, #4]
 8001be6:	4618      	mov	r0, r3
 8001be8:	f019 fe15 	bl	801b816 <memcpy>
    log_fifo.buffer[log_fifo.head][copy_len] = '\0';
 8001bec:	4b11      	ldr	r3, [pc, #68]	@ (8001c34 <LogFifo_Push+0x84>)
 8001bee:	f503 5300 	add.w	r3, r3, #8192	@ 0x2000
 8001bf2:	681b      	ldr	r3, [r3, #0]
 8001bf4:	4a0f      	ldr	r2, [pc, #60]	@ (8001c34 <LogFifo_Push+0x84>)
 8001bf6:	01db      	lsls	r3, r3, #7
 8001bf8:	441a      	add	r2, r3
 8001bfa:	68fb      	ldr	r3, [r7, #12]
 8001bfc:	4413      	add	r3, r2
 8001bfe:	2200      	movs	r2, #0
 8001c00:	701a      	strb	r2, [r3, #0]
    
    log_fifo.head = (log_fifo.head + 1U) % LOG_BUFFER_SIZE;
 8001c02:	4b0c      	ldr	r3, [pc, #48]	@ (8001c34 <LogFifo_Push+0x84>)
 8001c04:	f503 5300 	add.w	r3, r3, #8192	@ 0x2000
 8001c08:	681b      	ldr	r3, [r3, #0]
 8001c0a:	3301      	adds	r3, #1
 8001c0c:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8001c10:	4a08      	ldr	r2, [pc, #32]	@ (8001c34 <LogFifo_Push+0x84>)
 8001c12:	f502 5200 	add.w	r2, r2, #8192	@ 0x2000
 8001c16:	6013      	str	r3, [r2, #0]
    log_fifo.count++;
 8001c18:	4b06      	ldr	r3, [pc, #24]	@ (8001c34 <LogFifo_Push+0x84>)
 8001c1a:	f503 5300 	add.w	r3, r3, #8192	@ 0x2000
 8001c1e:	689b      	ldr	r3, [r3, #8]
 8001c20:	3301      	adds	r3, #1
 8001c22:	4a04      	ldr	r2, [pc, #16]	@ (8001c34 <LogFifo_Push+0x84>)
 8001c24:	f502 5200 	add.w	r2, r2, #8192	@ 0x2000
 8001c28:	6093      	str	r3, [r2, #8]
	
    return 0;
 8001c2a:	2300      	movs	r3, #0
}
 8001c2c:	4618      	mov	r0, r3
 8001c2e:	3710      	adds	r7, #16
 8001c30:	46bd      	mov	sp, r7
 8001c32:	bd80      	pop	{r7, pc}
 8001c34:	2400048c 	.word	0x2400048c

08001c38 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 8001c38:	b580      	push	{r7, lr}
 8001c3a:	b082      	sub	sp, #8
 8001c3c:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8001c3e:	4b11      	ldr	r3, [pc, #68]	@ (8001c84 <MX_DMA_Init+0x4c>)
 8001c40:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8001c44:	4a0f      	ldr	r2, [pc, #60]	@ (8001c84 <MX_DMA_Init+0x4c>)
 8001c46:	f043 0301 	orr.w	r3, r3, #1
 8001c4a:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 8001c4e:	4b0d      	ldr	r3, [pc, #52]	@ (8001c84 <MX_DMA_Init+0x4c>)
 8001c50:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8001c54:	f003 0301 	and.w	r3, r3, #1
 8001c58:	607b      	str	r3, [r7, #4]
 8001c5a:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream0_IRQn, 6, 0);
 8001c5c:	2200      	movs	r2, #0
 8001c5e:	2106      	movs	r1, #6
 8001c60:	200b      	movs	r0, #11
 8001c62:	f006 f993 	bl	8007f8c <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream0_IRQn);
 8001c66:	200b      	movs	r0, #11
 8001c68:	f006 f9aa 	bl	8007fc0 <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream3_IRQn, 5, 0);
 8001c6c:	2200      	movs	r2, #0
 8001c6e:	2105      	movs	r1, #5
 8001c70:	200e      	movs	r0, #14
 8001c72:	f006 f98b 	bl	8007f8c <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream3_IRQn);
 8001c76:	200e      	movs	r0, #14
 8001c78:	f006 f9a2 	bl	8007fc0 <HAL_NVIC_EnableIRQ>

}
 8001c7c:	bf00      	nop
 8001c7e:	3708      	adds	r7, #8
 8001c80:	46bd      	mov	sp, r7
 8001c82:	bd80      	pop	{r7, pc}
 8001c84:	58024400 	.word	0x58024400

08001c88 <emc_pwm_base_hz>:
    {EMC2303_ADDR_IC2, 1u},
    {EMC2303_ADDR_IC2, 2u}
};

static inline uint32_t emc_pwm_base_hz(emc_pwm_base_t b)
{
 8001c88:	b480      	push	{r7}
 8001c8a:	b083      	sub	sp, #12
 8001c8c:	af00      	add	r7, sp, #0
 8001c8e:	4603      	mov	r3, r0
 8001c90:	71fb      	strb	r3, [r7, #7]
    switch (b)
 8001c92:	79fb      	ldrb	r3, [r7, #7]
 8001c94:	2b02      	cmp	r3, #2
 8001c96:	d00c      	beq.n	8001cb2 <emc_pwm_base_hz+0x2a>
 8001c98:	2b02      	cmp	r3, #2
 8001c9a:	dc0d      	bgt.n	8001cb8 <emc_pwm_base_hz+0x30>
 8001c9c:	2b00      	cmp	r3, #0
 8001c9e:	d002      	beq.n	8001ca6 <emc_pwm_base_hz+0x1e>
 8001ca0:	2b01      	cmp	r3, #1
 8001ca2:	d003      	beq.n	8001cac <emc_pwm_base_hz+0x24>
 8001ca4:	e008      	b.n	8001cb8 <emc_pwm_base_hz+0x30>
    {
        case EMC_PWM_BASE_26k:
            return 26000u;
 8001ca6:	f246 5390 	movw	r3, #26000	@ 0x6590
 8001caa:	e007      	b.n	8001cbc <emc_pwm_base_hz+0x34>
        case EMC_PWM_BASE_19k5:
            return 19531u;
 8001cac:	f644 434b 	movw	r3, #19531	@ 0x4c4b
 8001cb0:	e004      	b.n	8001cbc <emc_pwm_base_hz+0x34>
        case EMC_PWM_BASE_4k882:
            return 4882u;
 8001cb2:	f241 3312 	movw	r3, #4882	@ 0x1312
 8001cb6:	e001      	b.n	8001cbc <emc_pwm_base_hz+0x34>
        default:
            return 2441u;
 8001cb8:	f640 1389 	movw	r3, #2441	@ 0x989
    }
}
 8001cbc:	4618      	mov	r0, r3
 8001cbe:	370c      	adds	r7, #12
 8001cc0:	46bd      	mov	sp, r7
 8001cc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cc6:	4770      	bx	lr

08001cc8 <emc2303_ch_base>:

static inline uint8_t emc2303_ch_base(uint8_t ch0_2)
{
 8001cc8:	b480      	push	{r7}
 8001cca:	b083      	sub	sp, #12
 8001ccc:	af00      	add	r7, sp, #0
 8001cce:	4603      	mov	r3, r0
 8001cd0:	71fb      	strb	r3, [r7, #7]
	return (uint8_t)(0x30u + 0x10u * ch0_2);
 8001cd2:	79fb      	ldrb	r3, [r7, #7]
 8001cd4:	3303      	adds	r3, #3
 8001cd6:	b2db      	uxtb	r3, r3
 8001cd8:	011b      	lsls	r3, r3, #4
 8001cda:	b2db      	uxtb	r3, r3
}
 8001cdc:	4618      	mov	r0, r3
 8001cde:	370c      	adds	r7, #12
 8001ce0:	46bd      	mov	sp, r7
 8001ce2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ce6:	4770      	bx	lr

08001ce8 <emc_w8>:

/* ===== Lowlevel I2C helpers (use extern hi2c4) ===== */
static void emc_w8(uint8_t addr7, uint8_t reg, uint8_t val)
{
 8001ce8:	b580      	push	{r7, lr}
 8001cea:	b086      	sub	sp, #24
 8001cec:	af04      	add	r7, sp, #16
 8001cee:	4603      	mov	r3, r0
 8001cf0:	71fb      	strb	r3, [r7, #7]
 8001cf2:	460b      	mov	r3, r1
 8001cf4:	71bb      	strb	r3, [r7, #6]
 8001cf6:	4613      	mov	r3, r2
 8001cf8:	717b      	strb	r3, [r7, #5]
    if (HAL_I2C_Mem_Write(&hi2c4, (uint16_t)(addr7 << 1), reg, I2C_MEMADD_SIZE_8BIT, &val, 1, HAL_I2C_TIMEOUT_MS) != HAL_OK)
 8001cfa:	79fb      	ldrb	r3, [r7, #7]
 8001cfc:	b29b      	uxth	r3, r3
 8001cfe:	005b      	lsls	r3, r3, #1
 8001d00:	b299      	uxth	r1, r3
 8001d02:	79bb      	ldrb	r3, [r7, #6]
 8001d04:	b29a      	uxth	r2, r3
 8001d06:	230a      	movs	r3, #10
 8001d08:	9302      	str	r3, [sp, #8]
 8001d0a:	2301      	movs	r3, #1
 8001d0c:	9301      	str	r3, [sp, #4]
 8001d0e:	1d7b      	adds	r3, r7, #5
 8001d10:	9300      	str	r3, [sp, #0]
 8001d12:	2301      	movs	r3, #1
 8001d14:	4808      	ldr	r0, [pc, #32]	@ (8001d38 <emc_w8+0x50>)
 8001d16:	f00a fbcf 	bl	800c4b8 <HAL_I2C_Mem_Write>
 8001d1a:	4603      	mov	r3, r0
 8001d1c:	2b00      	cmp	r3, #0
 8001d1e:	d007      	beq.n	8001d30 <emc_w8+0x48>
        {REPORT_ERROR();}
 8001d20:	4b06      	ldr	r3, [pc, #24]	@ (8001d3c <emc_w8+0x54>)
 8001d22:	9300      	str	r3, [sp, #0]
 8001d24:	2300      	movs	r3, #0
 8001d26:	2250      	movs	r2, #80	@ 0x50
 8001d28:	4905      	ldr	r1, [pc, #20]	@ (8001d40 <emc_w8+0x58>)
 8001d2a:	4806      	ldr	r0, [pc, #24]	@ (8001d44 <emc_w8+0x5c>)
 8001d2c:	f7ff fee8 	bl	8001b00 <ReportError>
}
 8001d30:	bf00      	nop
 8001d32:	3708      	adds	r7, #8
 8001d34:	46bd      	mov	sp, r7
 8001d36:	bd80      	pop	{r7, pc}
 8001d38:	24002698 	.word	0x24002698
 8001d3c:	0801f510 	.word	0x0801f510
 8001d40:	0801f4f8 	.word	0x0801f4f8
 8001d44:	0801faa8 	.word	0x0801faa8

08001d48 <emc_r8>:

static void emc_r8(uint8_t addr7, uint8_t reg, uint8_t *val)
{
 8001d48:	b580      	push	{r7, lr}
 8001d4a:	b086      	sub	sp, #24
 8001d4c:	af04      	add	r7, sp, #16
 8001d4e:	4603      	mov	r3, r0
 8001d50:	603a      	str	r2, [r7, #0]
 8001d52:	71fb      	strb	r3, [r7, #7]
 8001d54:	460b      	mov	r3, r1
 8001d56:	71bb      	strb	r3, [r7, #6]
    if (HAL_I2C_Mem_Read(&hi2c4, (uint16_t)(addr7 << 1), reg, I2C_MEMADD_SIZE_8BIT, val, 1, HAL_I2C_TIMEOUT_MS) != HAL_OK)
 8001d58:	79fb      	ldrb	r3, [r7, #7]
 8001d5a:	b29b      	uxth	r3, r3
 8001d5c:	005b      	lsls	r3, r3, #1
 8001d5e:	b299      	uxth	r1, r3
 8001d60:	79bb      	ldrb	r3, [r7, #6]
 8001d62:	b29a      	uxth	r2, r3
 8001d64:	230a      	movs	r3, #10
 8001d66:	9302      	str	r3, [sp, #8]
 8001d68:	2301      	movs	r3, #1
 8001d6a:	9301      	str	r3, [sp, #4]
 8001d6c:	683b      	ldr	r3, [r7, #0]
 8001d6e:	9300      	str	r3, [sp, #0]
 8001d70:	2301      	movs	r3, #1
 8001d72:	4809      	ldr	r0, [pc, #36]	@ (8001d98 <emc_r8+0x50>)
 8001d74:	f00a fcb4 	bl	800c6e0 <HAL_I2C_Mem_Read>
 8001d78:	4603      	mov	r3, r0
 8001d7a:	2b00      	cmp	r3, #0
 8001d7c:	d007      	beq.n	8001d8e <emc_r8+0x46>
        {REPORT_ERROR();}
 8001d7e:	4b07      	ldr	r3, [pc, #28]	@ (8001d9c <emc_r8+0x54>)
 8001d80:	9300      	str	r3, [sp, #0]
 8001d82:	2300      	movs	r3, #0
 8001d84:	2256      	movs	r2, #86	@ 0x56
 8001d86:	4906      	ldr	r1, [pc, #24]	@ (8001da0 <emc_r8+0x58>)
 8001d88:	4806      	ldr	r0, [pc, #24]	@ (8001da4 <emc_r8+0x5c>)
 8001d8a:	f7ff feb9 	bl	8001b00 <ReportError>
}
 8001d8e:	bf00      	nop
 8001d90:	3708      	adds	r7, #8
 8001d92:	46bd      	mov	sp, r7
 8001d94:	bd80      	pop	{r7, pc}
 8001d96:	bf00      	nop
 8001d98:	24002698 	.word	0x24002698
 8001d9c:	0801f510 	.word	0x0801f510
 8001da0:	0801f4f8 	.word	0x0801f4f8
 8001da4:	0801fab0 	.word	0x0801fab0

08001da8 <emc_mask_lsb_shift>:

/* ===== Bitfield helpers ===== */
static uint8_t emc_mask_lsb_shift(uint8_t m)
{
 8001da8:	b580      	push	{r7, lr}
 8001daa:	b086      	sub	sp, #24
 8001dac:	af02      	add	r7, sp, #8
 8001dae:	4603      	mov	r3, r0
 8001db0:	71fb      	strb	r3, [r7, #7]
	uint8_t s;
	uint8_t t;

	if (m == 0u)
 8001db2:	79fb      	ldrb	r3, [r7, #7]
 8001db4:	2b00      	cmp	r3, #0
 8001db6:	d109      	bne.n	8001dcc <emc_mask_lsb_shift+0x24>
	{
		REPORT_ERROR();
 8001db8:	4b0f      	ldr	r3, [pc, #60]	@ (8001df8 <emc_mask_lsb_shift+0x50>)
 8001dba:	9300      	str	r3, [sp, #0]
 8001dbc:	2300      	movs	r3, #0
 8001dbe:	2261      	movs	r2, #97	@ 0x61
 8001dc0:	490e      	ldr	r1, [pc, #56]	@ (8001dfc <emc_mask_lsb_shift+0x54>)
 8001dc2:	480f      	ldr	r0, [pc, #60]	@ (8001e00 <emc_mask_lsb_shift+0x58>)
 8001dc4:	f7ff fe9c 	bl	8001b00 <ReportError>
		return 0u;
 8001dc8:	2300      	movs	r3, #0
 8001dca:	e010      	b.n	8001dee <emc_mask_lsb_shift+0x46>
	}

	s = 0u;
 8001dcc:	2300      	movs	r3, #0
 8001dce:	73fb      	strb	r3, [r7, #15]
	t = m;
 8001dd0:	79fb      	ldrb	r3, [r7, #7]
 8001dd2:	73bb      	strb	r3, [r7, #14]

	while ((t & 1u) == 0u)
 8001dd4:	e005      	b.n	8001de2 <emc_mask_lsb_shift+0x3a>
	{
		t = (uint8_t)(t >> 1);
 8001dd6:	7bbb      	ldrb	r3, [r7, #14]
 8001dd8:	085b      	lsrs	r3, r3, #1
 8001dda:	73bb      	strb	r3, [r7, #14]
		s = (uint8_t)(s + 1u);
 8001ddc:	7bfb      	ldrb	r3, [r7, #15]
 8001dde:	3301      	adds	r3, #1
 8001de0:	73fb      	strb	r3, [r7, #15]
	while ((t & 1u) == 0u)
 8001de2:	7bbb      	ldrb	r3, [r7, #14]
 8001de4:	f003 0301 	and.w	r3, r3, #1
 8001de8:	2b00      	cmp	r3, #0
 8001dea:	d0f4      	beq.n	8001dd6 <emc_mask_lsb_shift+0x2e>
	}
	return s;
 8001dec:	7bfb      	ldrb	r3, [r7, #15]
}
 8001dee:	4618      	mov	r0, r3
 8001df0:	3710      	adds	r7, #16
 8001df2:	46bd      	mov	sp, r7
 8001df4:	bd80      	pop	{r7, pc}
 8001df6:	bf00      	nop
 8001df8:	0801f510 	.word	0x0801f510
 8001dfc:	0801f4f8 	.word	0x0801f4f8
 8001e00:	0801fab8 	.word	0x0801fab8

08001e04 <emc_upd_bits>:

static void emc_upd_bits(uint8_t a, uint8_t r, uint8_t m, uint8_t v)
{
 8001e04:	b590      	push	{r4, r7, lr}
 8001e06:	b087      	sub	sp, #28
 8001e08:	af02      	add	r7, sp, #8
 8001e0a:	4604      	mov	r4, r0
 8001e0c:	4608      	mov	r0, r1
 8001e0e:	4611      	mov	r1, r2
 8001e10:	461a      	mov	r2, r3
 8001e12:	4623      	mov	r3, r4
 8001e14:	71fb      	strb	r3, [r7, #7]
 8001e16:	4603      	mov	r3, r0
 8001e18:	71bb      	strb	r3, [r7, #6]
 8001e1a:	460b      	mov	r3, r1
 8001e1c:	717b      	strb	r3, [r7, #5]
 8001e1e:	4613      	mov	r3, r2
 8001e20:	713b      	strb	r3, [r7, #4]
	uint8_t x;
	uint8_t s;
	uint8_t vs;


	if (m == 0u)
 8001e22:	797b      	ldrb	r3, [r7, #5]
 8001e24:	2b00      	cmp	r3, #0
 8001e26:	d108      	bne.n	8001e3a <emc_upd_bits+0x36>
	{
		REPORT_ERROR();
 8001e28:	4b18      	ldr	r3, [pc, #96]	@ (8001e8c <emc_upd_bits+0x88>)
 8001e2a:	9300      	str	r3, [sp, #0]
 8001e2c:	2300      	movs	r3, #0
 8001e2e:	2279      	movs	r2, #121	@ 0x79
 8001e30:	4917      	ldr	r1, [pc, #92]	@ (8001e90 <emc_upd_bits+0x8c>)
 8001e32:	4818      	ldr	r0, [pc, #96]	@ (8001e94 <emc_upd_bits+0x90>)
 8001e34:	f7ff fe64 	bl	8001b00 <ReportError>
 8001e38:	e024      	b.n	8001e84 <emc_upd_bits+0x80>
		return;
	}
	
	emc_r8(a, r, &x);
 8001e3a:	f107 020d 	add.w	r2, r7, #13
 8001e3e:	79b9      	ldrb	r1, [r7, #6]
 8001e40:	79fb      	ldrb	r3, [r7, #7]
 8001e42:	4618      	mov	r0, r3
 8001e44:	f7ff ff80 	bl	8001d48 <emc_r8>
	s = emc_mask_lsb_shift(m);
 8001e48:	797b      	ldrb	r3, [r7, #5]
 8001e4a:	4618      	mov	r0, r3
 8001e4c:	f7ff ffac 	bl	8001da8 <emc_mask_lsb_shift>
 8001e50:	4603      	mov	r3, r0
 8001e52:	73fb      	strb	r3, [r7, #15]
	vs = (uint8_t)(((uint8_t)(v << s)) & m);
 8001e54:	793a      	ldrb	r2, [r7, #4]
 8001e56:	7bfb      	ldrb	r3, [r7, #15]
 8001e58:	fa02 f303 	lsl.w	r3, r2, r3
 8001e5c:	b2da      	uxtb	r2, r3
 8001e5e:	797b      	ldrb	r3, [r7, #5]
 8001e60:	4013      	ands	r3, r2
 8001e62:	73bb      	strb	r3, [r7, #14]
	x = (uint8_t)((x & (uint8_t)(~m)) | vs);
 8001e64:	797b      	ldrb	r3, [r7, #5]
 8001e66:	43db      	mvns	r3, r3
 8001e68:	b2da      	uxtb	r2, r3
 8001e6a:	7b7b      	ldrb	r3, [r7, #13]
 8001e6c:	4013      	ands	r3, r2
 8001e6e:	b2da      	uxtb	r2, r3
 8001e70:	7bbb      	ldrb	r3, [r7, #14]
 8001e72:	4313      	orrs	r3, r2
 8001e74:	b2db      	uxtb	r3, r3
 8001e76:	737b      	strb	r3, [r7, #13]
	emc_w8(a, r, x);
 8001e78:	7b7a      	ldrb	r2, [r7, #13]
 8001e7a:	79b9      	ldrb	r1, [r7, #6]
 8001e7c:	79fb      	ldrb	r3, [r7, #7]
 8001e7e:	4618      	mov	r0, r3
 8001e80:	f7ff ff32 	bl	8001ce8 <emc_w8>
}
 8001e84:	3714      	adds	r7, #20
 8001e86:	46bd      	mov	sp, r7
 8001e88:	bd90      	pop	{r4, r7, pc}
 8001e8a:	bf00      	nop
 8001e8c:	0801f510 	.word	0x0801f510
 8001e90:	0801f4f8 	.word	0x0801f4f8
 8001e94:	0801facc 	.word	0x0801facc

08001e98 <emc_set_base>:

/* ===== Set PWM base frequency per channel (affects only base, divider set separately) ===== */
static void emc_set_base(uint8_t a, uint8_t ch0_2, emc_pwm_base_t base)
{
 8001e98:	b580      	push	{r7, lr}
 8001e9a:	b086      	sub	sp, #24
 8001e9c:	af02      	add	r7, sp, #8
 8001e9e:	4603      	mov	r3, r0
 8001ea0:	71fb      	strb	r3, [r7, #7]
 8001ea2:	460b      	mov	r3, r1
 8001ea4:	71bb      	strb	r3, [r7, #6]
 8001ea6:	4613      	mov	r3, r2
 8001ea8:	717b      	strb	r3, [r7, #5]
    if (ch0_2 > 2u)
 8001eaa:	79bb      	ldrb	r3, [r7, #6]
 8001eac:	2b02      	cmp	r3, #2
 8001eae:	d908      	bls.n	8001ec2 <emc_set_base+0x2a>
    {
        REPORT_ERROR();
 8001eb0:	4b0d      	ldr	r3, [pc, #52]	@ (8001ee8 <emc_set_base+0x50>)
 8001eb2:	9300      	str	r3, [sp, #0]
 8001eb4:	2300      	movs	r3, #0
 8001eb6:	2289      	movs	r2, #137	@ 0x89
 8001eb8:	490c      	ldr	r1, [pc, #48]	@ (8001eec <emc_set_base+0x54>)
 8001eba:	480d      	ldr	r0, [pc, #52]	@ (8001ef0 <emc_set_base+0x58>)
 8001ebc:	f7ff fe20 	bl	8001b00 <ReportError>
        return;
 8001ec0:	e00e      	b.n	8001ee0 <emc_set_base+0x48>
    }

    uint8_t reg;
    uint8_t mask;

	reg = REG_PWM_BASEF_123;
 8001ec2:	232d      	movs	r3, #45	@ 0x2d
 8001ec4:	73fb      	strb	r3, [r7, #15]
	mask = (uint8_t)(0x3u << (uint8_t)(ch0_2 * 2u));
 8001ec6:	79bb      	ldrb	r3, [r7, #6]
 8001ec8:	005b      	lsls	r3, r3, #1
 8001eca:	b2db      	uxtb	r3, r3
 8001ecc:	461a      	mov	r2, r3
 8001ece:	2303      	movs	r3, #3
 8001ed0:	4093      	lsls	r3, r2
 8001ed2:	73bb      	strb	r3, [r7, #14]

	/* note: emc_upd_bits will shift 'base' into position using mask */
	emc_upd_bits(a, reg, mask, (uint8_t)base);
 8001ed4:	797b      	ldrb	r3, [r7, #5]
 8001ed6:	7bba      	ldrb	r2, [r7, #14]
 8001ed8:	7bf9      	ldrb	r1, [r7, #15]
 8001eda:	79f8      	ldrb	r0, [r7, #7]
 8001edc:	f7ff ff92 	bl	8001e04 <emc_upd_bits>
}
 8001ee0:	3710      	adds	r7, #16
 8001ee2:	46bd      	mov	sp, r7
 8001ee4:	bd80      	pop	{r7, pc}
 8001ee6:	bf00      	nop
 8001ee8:	0801f510 	.word	0x0801f510
 8001eec:	0801f4f8 	.word	0x0801f4f8
 8001ef0:	0801fadc 	.word	0x0801fadc

08001ef4 <EMC2303_Init>:

/* ===== Initialize one EMC2303 with a profile ===== */
void EMC2303_Init(uint8_t addr7, emc_profile_t profile, uint32_t target_pwm_hz)
{
 8001ef4:	b580      	push	{r7, lr}
 8001ef6:	b086      	sub	sp, #24
 8001ef8:	af00      	add	r7, sp, #0
 8001efa:	4603      	mov	r3, r0
 8001efc:	603a      	str	r2, [r7, #0]
 8001efe:	71fb      	strb	r3, [r7, #7]
 8001f00:	460b      	mov	r3, r1
 8001f02:	71bb      	strb	r3, [r7, #6]
    uint8_t ch;

    /* Disable RPM algorithm (Direct Setting), keep defaults for now. */
	for (ch = 0u; ch <= 2u; ch++) /* [MOD] 0..2 */
 8001f04:	2300      	movs	r3, #0
 8001f06:	75fb      	strb	r3, [r7, #23]
 8001f08:	e016      	b.n	8001f38 <EMC2303_Init+0x44>
	{
		uint8_t base = emc2303_ch_base(ch);		
 8001f0a:	7dfb      	ldrb	r3, [r7, #23]
 8001f0c:	4618      	mov	r0, r3
 8001f0e:	f7ff fedb 	bl	8001cc8 <emc2303_ch_base>
 8001f12:	4603      	mov	r3, r0
 8001f14:	723b      	strb	r3, [r7, #8]
		/* Clear ENAGx bit in Fan Config1 (bit7) */
		emc_upd_bits(addr7, (uint8_t)(base + OFF_FAN_CFG1), 0x80u, 0u);		
 8001f16:	7a3b      	ldrb	r3, [r7, #8]
 8001f18:	3302      	adds	r3, #2
 8001f1a:	b2d9      	uxtb	r1, r3
 8001f1c:	79f8      	ldrb	r0, [r7, #7]
 8001f1e:	2300      	movs	r3, #0
 8001f20:	2280      	movs	r2, #128	@ 0x80
 8001f22:	f7ff ff6f 	bl	8001e04 <emc_upd_bits>
		/* Write an initial setting to defeat the powerup watchdog */
		emc_w8(addr7, (uint8_t)(base + OFF_FAN_SETTING), 0x00u);
 8001f26:	7a39      	ldrb	r1, [r7, #8]
 8001f28:	79fb      	ldrb	r3, [r7, #7]
 8001f2a:	2200      	movs	r2, #0
 8001f2c:	4618      	mov	r0, r3
 8001f2e:	f7ff fedb 	bl	8001ce8 <emc_w8>
	for (ch = 0u; ch <= 2u; ch++) /* [MOD] 0..2 */
 8001f32:	7dfb      	ldrb	r3, [r7, #23]
 8001f34:	3301      	adds	r3, #1
 8001f36:	75fb      	strb	r3, [r7, #23]
 8001f38:	7dfb      	ldrb	r3, [r7, #23]
 8001f3a:	2b02      	cmp	r3, #2
 8001f3c:	d9e5      	bls.n	8001f0a <EMC2303_Init+0x16>
	}

    if (profile == EMC_PROFILE_4WIRE_FAN)
 8001f3e:	79bb      	ldrb	r3, [r7, #6]
 8001f40:	2b00      	cmp	r3, #0
 8001f42:	d129      	bne.n	8001f98 <EMC2303_Init+0xa4>
    {
        /* Opendrain PWM, normal polarity, base 26 kHz, divider = 1 */
//        emc_upd_bits(addr7, REG_PWM_OUTPUT_CFG, 0x07u, 0x00u); /* PMOT1..3 = 0 (opendrain) */
        emc_upd_bits(addr7, REG_PWM_OUTPUT_CFG, 0x07u, 0x07u); /* PMOT1..3 = 1 (pushpull) */
 8001f44:	79f8      	ldrb	r0, [r7, #7]
 8001f46:	2307      	movs	r3, #7
 8001f48:	2207      	movs	r2, #7
 8001f4a:	212b      	movs	r1, #43	@ 0x2b
 8001f4c:	f7ff ff5a 	bl	8001e04 <emc_upd_bits>
        emc_upd_bits(addr7, REG_PWM_POLARITY,   0x07u, 0x00u); /* PLRITY1..3 = 0 (00h0%) */
 8001f50:	79f8      	ldrb	r0, [r7, #7]
 8001f52:	2300      	movs	r3, #0
 8001f54:	2207      	movs	r2, #7
 8001f56:	212a      	movs	r1, #42	@ 0x2a
 8001f58:	f7ff ff54 	bl	8001e04 <emc_upd_bits>

        for (ch = 0u; ch <= 2u; ++ch)
 8001f5c:	2300      	movs	r3, #0
 8001f5e:	75fb      	strb	r3, [r7, #23]
 8001f60:	e016      	b.n	8001f90 <EMC2303_Init+0x9c>
        {
            emc_set_base(addr7, ch, EMC_PWM_BASE_26k);
 8001f62:	7df9      	ldrb	r1, [r7, #23]
 8001f64:	79fb      	ldrb	r3, [r7, #7]
 8001f66:	2200      	movs	r2, #0
 8001f68:	4618      	mov	r0, r3
 8001f6a:	f7ff ff95 	bl	8001e98 <emc_set_base>

            uint8_t base = emc2303_ch_base(ch);
 8001f6e:	7dfb      	ldrb	r3, [r7, #23]
 8001f70:	4618      	mov	r0, r3
 8001f72:	f7ff fea9 	bl	8001cc8 <emc2303_ch_base>
 8001f76:	4603      	mov	r3, r0
 8001f78:	727b      	strb	r3, [r7, #9]
            emc_w8(addr7, (uint8_t)(base + OFF_PWM_DIVIDE), 1u); /* 1 */
 8001f7a:	7a7b      	ldrb	r3, [r7, #9]
 8001f7c:	3301      	adds	r3, #1
 8001f7e:	b2d9      	uxtb	r1, r3
 8001f80:	79fb      	ldrb	r3, [r7, #7]
 8001f82:	2201      	movs	r2, #1
 8001f84:	4618      	mov	r0, r3
 8001f86:	f7ff feaf 	bl	8001ce8 <emc_w8>
        for (ch = 0u; ch <= 2u; ++ch)
 8001f8a:	7dfb      	ldrb	r3, [r7, #23]
 8001f8c:	3301      	adds	r3, #1
 8001f8e:	75fb      	strb	r3, [r7, #23]
 8001f90:	7dfb      	ldrb	r3, [r7, #23]
 8001f92:	2b02      	cmp	r3, #2
 8001f94:	d9e5      	bls.n	8001f62 <EMC2303_Init+0x6e>

            uint8_t base = emc2303_ch_base(ch);
            emc_w8(addr7, (uint8_t)(base + OFF_PWM_DIVIDE), div8);
        }
    }
}
 8001f96:	e046      	b.n	8002026 <EMC2303_Init+0x132>
        emc_upd_bits(addr7, REG_PWM_OUTPUT_CFG, 0x07u, 0x07u); /* PMOT1..3 = 1 (pushpull) */
 8001f98:	79f8      	ldrb	r0, [r7, #7]
 8001f9a:	2307      	movs	r3, #7
 8001f9c:	2207      	movs	r2, #7
 8001f9e:	212b      	movs	r1, #43	@ 0x2b
 8001fa0:	f7ff ff30 	bl	8001e04 <emc_upd_bits>
        emc_upd_bits(addr7, REG_PWM_POLARITY,   0x07u, 0x00u); /* PLRITY1..3 = 0 */
 8001fa4:	79f8      	ldrb	r0, [r7, #7]
 8001fa6:	2300      	movs	r3, #0
 8001fa8:	2207      	movs	r2, #7
 8001faa:	212a      	movs	r1, #42	@ 0x2a
 8001fac:	f7ff ff2a 	bl	8001e04 <emc_upd_bits>
        if (target_pwm_hz == 0u)
 8001fb0:	683b      	ldr	r3, [r7, #0]
 8001fb2:	2b00      	cmp	r3, #0
 8001fb4:	d102      	bne.n	8001fbc <EMC2303_Init+0xc8>
            target_pwm_hz = 500u;
 8001fb6:	f44f 73fa 	mov.w	r3, #500	@ 0x1f4
 8001fba:	603b      	str	r3, [r7, #0]
        base_hz = emc_pwm_base_hz(EMC_PWM_BASE_4k882);
 8001fbc:	2002      	movs	r0, #2
 8001fbe:	f7ff fe63 	bl	8001c88 <emc_pwm_base_hz>
 8001fc2:	60f8      	str	r0, [r7, #12]
        for (ch = 0u; ch <= 2u; ++ch)
 8001fc4:	2300      	movs	r3, #0
 8001fc6:	75fb      	strb	r3, [r7, #23]
 8001fc8:	e02a      	b.n	8002020 <EMC2303_Init+0x12c>
            emc_set_base(addr7, ch, EMC_PWM_BASE_4k882);
 8001fca:	7df9      	ldrb	r1, [r7, #23]
 8001fcc:	79fb      	ldrb	r3, [r7, #7]
 8001fce:	2202      	movs	r2, #2
 8001fd0:	4618      	mov	r0, r3
 8001fd2:	f7ff ff61 	bl	8001e98 <emc_set_base>
            div32 = (uint32_t)((base_hz + (target_pwm_hz / 2u)) / target_pwm_hz);
 8001fd6:	683b      	ldr	r3, [r7, #0]
 8001fd8:	085a      	lsrs	r2, r3, #1
 8001fda:	68fb      	ldr	r3, [r7, #12]
 8001fdc:	441a      	add	r2, r3
 8001fde:	683b      	ldr	r3, [r7, #0]
 8001fe0:	fbb2 f3f3 	udiv	r3, r2, r3
 8001fe4:	613b      	str	r3, [r7, #16]
            if (div32 == 0u)
 8001fe6:	693b      	ldr	r3, [r7, #16]
 8001fe8:	2b00      	cmp	r3, #0
 8001fea:	d101      	bne.n	8001ff0 <EMC2303_Init+0xfc>
                div32 = 1u;
 8001fec:	2301      	movs	r3, #1
 8001fee:	613b      	str	r3, [r7, #16]
            if (div32 > 255u)
 8001ff0:	693b      	ldr	r3, [r7, #16]
 8001ff2:	2bff      	cmp	r3, #255	@ 0xff
 8001ff4:	d901      	bls.n	8001ffa <EMC2303_Init+0x106>
                div32 = 255u;
 8001ff6:	23ff      	movs	r3, #255	@ 0xff
 8001ff8:	613b      	str	r3, [r7, #16]
            div8 = (uint8_t)div32;
 8001ffa:	693b      	ldr	r3, [r7, #16]
 8001ffc:	72fb      	strb	r3, [r7, #11]
            uint8_t base = emc2303_ch_base(ch);
 8001ffe:	7dfb      	ldrb	r3, [r7, #23]
 8002000:	4618      	mov	r0, r3
 8002002:	f7ff fe61 	bl	8001cc8 <emc2303_ch_base>
 8002006:	4603      	mov	r3, r0
 8002008:	72bb      	strb	r3, [r7, #10]
            emc_w8(addr7, (uint8_t)(base + OFF_PWM_DIVIDE), div8);
 800200a:	7abb      	ldrb	r3, [r7, #10]
 800200c:	3301      	adds	r3, #1
 800200e:	b2d9      	uxtb	r1, r3
 8002010:	7afa      	ldrb	r2, [r7, #11]
 8002012:	79fb      	ldrb	r3, [r7, #7]
 8002014:	4618      	mov	r0, r3
 8002016:	f7ff fe67 	bl	8001ce8 <emc_w8>
        for (ch = 0u; ch <= 2u; ++ch)
 800201a:	7dfb      	ldrb	r3, [r7, #23]
 800201c:	3301      	adds	r3, #1
 800201e:	75fb      	strb	r3, [r7, #23]
 8002020:	7dfb      	ldrb	r3, [r7, #23]
 8002022:	2b02      	cmp	r3, #2
 8002024:	d9d1      	bls.n	8001fca <EMC2303_Init+0xd6>
}
 8002026:	bf00      	nop
 8002028:	3718      	adds	r7, #24
 800202a:	46bd      	mov	sp, r7
 800202c:	bd80      	pop	{r7, pc}
	...

08002030 <EMC2303_SetDutyPct>:

/* ===== Duty set in percent (0.0..100.0) ===== */
void EMC2303_SetDutyPct(uint8_t addr7, uint8_t ch0_2, float pct)
{
 8002030:	b580      	push	{r7, lr}
 8002032:	b088      	sub	sp, #32
 8002034:	af02      	add	r7, sp, #8
 8002036:	4603      	mov	r3, r0
 8002038:	460a      	mov	r2, r1
 800203a:	ed87 0a02 	vstr	s0, [r7, #8]
 800203e:	73fb      	strb	r3, [r7, #15]
 8002040:	4613      	mov	r3, r2
 8002042:	73bb      	strb	r3, [r7, #14]
    uint8_t code;
    uint8_t reg;

    if (ch0_2 > 2u)
 8002044:	7bbb      	ldrb	r3, [r7, #14]
 8002046:	2b02      	cmp	r3, #2
 8002048:	d908      	bls.n	800205c <EMC2303_SetDutyPct+0x2c>
    {
        REPORT_ERROR();
 800204a:	4b21      	ldr	r3, [pc, #132]	@ (80020d0 <EMC2303_SetDutyPct+0xa0>)
 800204c:	9300      	str	r3, [sp, #0]
 800204e:	2300      	movs	r3, #0
 8002050:	22e1      	movs	r2, #225	@ 0xe1
 8002052:	4920      	ldr	r1, [pc, #128]	@ (80020d4 <EMC2303_SetDutyPct+0xa4>)
 8002054:	4820      	ldr	r0, [pc, #128]	@ (80020d8 <EMC2303_SetDutyPct+0xa8>)
 8002056:	f7ff fd53 	bl	8001b00 <ReportError>
        return;
 800205a:	e035      	b.n	80020c8 <EMC2303_SetDutyPct+0x98>
    }

    if (pct < 0.0f)
 800205c:	edd7 7a02 	vldr	s15, [r7, #8]
 8002060:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8002064:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002068:	d503      	bpl.n	8002072 <EMC2303_SetDutyPct+0x42>
        pct = 0.0f;
 800206a:	f04f 0300 	mov.w	r3, #0
 800206e:	60bb      	str	r3, [r7, #8]
 8002070:	e00a      	b.n	8002088 <EMC2303_SetDutyPct+0x58>
    else if (pct > 100.0f)
 8002072:	edd7 7a02 	vldr	s15, [r7, #8]
 8002076:	ed9f 7a19 	vldr	s14, [pc, #100]	@ 80020dc <EMC2303_SetDutyPct+0xac>
 800207a:	eef4 7ac7 	vcmpe.f32	s15, s14
 800207e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002082:	dd01      	ble.n	8002088 <EMC2303_SetDutyPct+0x58>
        pct = 100.0f;
 8002084:	4b16      	ldr	r3, [pc, #88]	@ (80020e0 <EMC2303_SetDutyPct+0xb0>)
 8002086:	60bb      	str	r3, [r7, #8]

    code = (uint8_t)((pct * 255.0f + 50.0f) / 100.0f);
 8002088:	edd7 7a02 	vldr	s15, [r7, #8]
 800208c:	ed9f 7a15 	vldr	s14, [pc, #84]	@ 80020e4 <EMC2303_SetDutyPct+0xb4>
 8002090:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002094:	ed9f 7a14 	vldr	s14, [pc, #80]	@ 80020e8 <EMC2303_SetDutyPct+0xb8>
 8002098:	ee37 7a87 	vadd.f32	s14, s15, s14
 800209c:	eddf 6a0f 	vldr	s13, [pc, #60]	@ 80020dc <EMC2303_SetDutyPct+0xac>
 80020a0:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80020a4:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80020a8:	edc7 7a01 	vstr	s15, [r7, #4]
 80020ac:	793b      	ldrb	r3, [r7, #4]
 80020ae:	75fb      	strb	r3, [r7, #23]
    reg = (uint8_t)(emc2303_ch_base(ch0_2) + OFF_FAN_SETTING);
 80020b0:	7bbb      	ldrb	r3, [r7, #14]
 80020b2:	4618      	mov	r0, r3
 80020b4:	f7ff fe08 	bl	8001cc8 <emc2303_ch_base>
 80020b8:	4603      	mov	r3, r0
 80020ba:	75bb      	strb	r3, [r7, #22]
    emc_w8(addr7, reg, code);
 80020bc:	7dfa      	ldrb	r2, [r7, #23]
 80020be:	7db9      	ldrb	r1, [r7, #22]
 80020c0:	7bfb      	ldrb	r3, [r7, #15]
 80020c2:	4618      	mov	r0, r3
 80020c4:	f7ff fe10 	bl	8001ce8 <emc_w8>
}
 80020c8:	3718      	adds	r7, #24
 80020ca:	46bd      	mov	sp, r7
 80020cc:	bd80      	pop	{r7, pc}
 80020ce:	bf00      	nop
 80020d0:	0801f510 	.word	0x0801f510
 80020d4:	0801f4f8 	.word	0x0801f4f8
 80020d8:	0801faec 	.word	0x0801faec
 80020dc:	42c80000 	.word	0x42c80000
 80020e0:	42c80000 	.word	0x42c80000
 80020e4:	437f0000 	.word	0x437f0000
 80020e8:	42480000 	.word	0x42480000

080020ec <Fans6_Init>:

    *out_rpm = (uint32_t)(3932160u / cnt);
}

void Fans6_Init(emc_profile_t profile, uint32_t target_pwm_hz)
{
 80020ec:	b580      	push	{r7, lr}
 80020ee:	b082      	sub	sp, #8
 80020f0:	af00      	add	r7, sp, #0
 80020f2:	4603      	mov	r3, r0
 80020f4:	6039      	str	r1, [r7, #0]
 80020f6:	71fb      	strb	r3, [r7, #7]
    EMC2303_Init(EMC2303_ADDR_IC1, profile, target_pwm_hz);
 80020f8:	79fb      	ldrb	r3, [r7, #7]
 80020fa:	683a      	ldr	r2, [r7, #0]
 80020fc:	4619      	mov	r1, r3
 80020fe:	202e      	movs	r0, #46	@ 0x2e
 8002100:	f7ff fef8 	bl	8001ef4 <EMC2303_Init>
    EMC2303_Init(EMC2303_ADDR_IC2, profile, target_pwm_hz);
 8002104:	79fb      	ldrb	r3, [r7, #7]
 8002106:	683a      	ldr	r2, [r7, #0]
 8002108:	4619      	mov	r1, r3
 800210a:	202c      	movs	r0, #44	@ 0x2c
 800210c:	f7ff fef2 	bl	8001ef4 <EMC2303_Init>
}
 8002110:	bf00      	nop
 8002112:	3708      	adds	r7, #8
 8002114:	46bd      	mov	sp, r7
 8002116:	bd80      	pop	{r7, pc}

08002118 <Fan6_SetDuty>:

void Fan6_SetDuty(uint8_t ch0_5, float pct)
{
 8002118:	b580      	push	{r7, lr}
 800211a:	b084      	sub	sp, #16
 800211c:	af02      	add	r7, sp, #8
 800211e:	4603      	mov	r3, r0
 8002120:	ed87 0a00 	vstr	s0, [r7]
 8002124:	71fb      	strb	r3, [r7, #7]
    /* [MOD] 0-based logical index: valid range 0..5 */
    if (ch0_5 > 5u)
 8002126:	79fb      	ldrb	r3, [r7, #7]
 8002128:	2b05      	cmp	r3, #5
 800212a:	d909      	bls.n	8002140 <Fan6_SetDuty+0x28>
    {
        REPORT_ERROR();
 800212c:	4b0d      	ldr	r3, [pc, #52]	@ (8002164 <Fan6_SetDuty+0x4c>)
 800212e:	9300      	str	r3, [sp, #0]
 8002130:	2300      	movs	r3, #0
 8002132:	f240 1241 	movw	r2, #321	@ 0x141
 8002136:	490c      	ldr	r1, [pc, #48]	@ (8002168 <Fan6_SetDuty+0x50>)
 8002138:	480c      	ldr	r0, [pc, #48]	@ (800216c <Fan6_SetDuty+0x54>)
 800213a:	f7ff fce1 	bl	8001b00 <ReportError>
        return;
 800213e:	e00e      	b.n	800215e <Fan6_SetDuty+0x46>
    }
    EMC2303_SetDutyPct(LCH_MAP[ch0_5].addr, LCH_MAP[ch0_5].ch, pct);
 8002140:	79fb      	ldrb	r3, [r7, #7]
 8002142:	4a0b      	ldr	r2, [pc, #44]	@ (8002170 <Fan6_SetDuty+0x58>)
 8002144:	f812 2013 	ldrb.w	r2, [r2, r3, lsl #1]
 8002148:	79fb      	ldrb	r3, [r7, #7]
 800214a:	4909      	ldr	r1, [pc, #36]	@ (8002170 <Fan6_SetDuty+0x58>)
 800214c:	005b      	lsls	r3, r3, #1
 800214e:	440b      	add	r3, r1
 8002150:	785b      	ldrb	r3, [r3, #1]
 8002152:	ed97 0a00 	vldr	s0, [r7]
 8002156:	4619      	mov	r1, r3
 8002158:	4610      	mov	r0, r2
 800215a:	f7ff ff69 	bl	8002030 <EMC2303_SetDutyPct>
}
 800215e:	3708      	adds	r7, #8
 8002160:	46bd      	mov	sp, r7
 8002162:	bd80      	pop	{r7, pc}
 8002164:	0801f510 	.word	0x0801f510
 8002168:	0801f4f8 	.word	0x0801f4f8
 800216c:	0801fb00 	.word	0x0801fb00
 8002170:	0801fa9c 	.word	0x0801fa9c

08002174 <MX_FDCAN1_Init>:
FDCAN_HandleTypeDef hfdcan1;
FDCAN_HandleTypeDef hfdcan2;

/* FDCAN1 init function */
void MX_FDCAN1_Init(void)
{
 8002174:	b580      	push	{r7, lr}
 8002176:	af00      	add	r7, sp, #0
  /* USER CODE END FDCAN1_Init 0 */

  /* USER CODE BEGIN FDCAN1_Init 1 */

  /* USER CODE END FDCAN1_Init 1 */
  hfdcan1.Instance = FDCAN1;
 8002178:	4b2f      	ldr	r3, [pc, #188]	@ (8002238 <MX_FDCAN1_Init+0xc4>)
 800217a:	4a30      	ldr	r2, [pc, #192]	@ (800223c <MX_FDCAN1_Init+0xc8>)
 800217c:	601a      	str	r2, [r3, #0]
  hfdcan1.Init.FrameFormat = FDCAN_FRAME_FD_NO_BRS;
 800217e:	4b2e      	ldr	r3, [pc, #184]	@ (8002238 <MX_FDCAN1_Init+0xc4>)
 8002180:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8002184:	609a      	str	r2, [r3, #8]
  hfdcan1.Init.Mode = FDCAN_MODE_NORMAL;
 8002186:	4b2c      	ldr	r3, [pc, #176]	@ (8002238 <MX_FDCAN1_Init+0xc4>)
 8002188:	2200      	movs	r2, #0
 800218a:	60da      	str	r2, [r3, #12]
  hfdcan1.Init.AutoRetransmission = DISABLE;
 800218c:	4b2a      	ldr	r3, [pc, #168]	@ (8002238 <MX_FDCAN1_Init+0xc4>)
 800218e:	2200      	movs	r2, #0
 8002190:	741a      	strb	r2, [r3, #16]
  hfdcan1.Init.TransmitPause = DISABLE;
 8002192:	4b29      	ldr	r3, [pc, #164]	@ (8002238 <MX_FDCAN1_Init+0xc4>)
 8002194:	2200      	movs	r2, #0
 8002196:	745a      	strb	r2, [r3, #17]
  hfdcan1.Init.ProtocolException = DISABLE;
 8002198:	4b27      	ldr	r3, [pc, #156]	@ (8002238 <MX_FDCAN1_Init+0xc4>)
 800219a:	2200      	movs	r2, #0
 800219c:	749a      	strb	r2, [r3, #18]
  hfdcan1.Init.NominalPrescaler = 5;
 800219e:	4b26      	ldr	r3, [pc, #152]	@ (8002238 <MX_FDCAN1_Init+0xc4>)
 80021a0:	2205      	movs	r2, #5
 80021a2:	615a      	str	r2, [r3, #20]
  hfdcan1.Init.NominalSyncJumpWidth = 3;
 80021a4:	4b24      	ldr	r3, [pc, #144]	@ (8002238 <MX_FDCAN1_Init+0xc4>)
 80021a6:	2203      	movs	r2, #3
 80021a8:	619a      	str	r2, [r3, #24]
  hfdcan1.Init.NominalTimeSeg1 = 21;
 80021aa:	4b23      	ldr	r3, [pc, #140]	@ (8002238 <MX_FDCAN1_Init+0xc4>)
 80021ac:	2215      	movs	r2, #21
 80021ae:	61da      	str	r2, [r3, #28]
  hfdcan1.Init.NominalTimeSeg2 = 3;
 80021b0:	4b21      	ldr	r3, [pc, #132]	@ (8002238 <MX_FDCAN1_Init+0xc4>)
 80021b2:	2203      	movs	r2, #3
 80021b4:	621a      	str	r2, [r3, #32]
  hfdcan1.Init.DataPrescaler = 5;
 80021b6:	4b20      	ldr	r3, [pc, #128]	@ (8002238 <MX_FDCAN1_Init+0xc4>)
 80021b8:	2205      	movs	r2, #5
 80021ba:	625a      	str	r2, [r3, #36]	@ 0x24
  hfdcan1.Init.DataSyncJumpWidth = 3;
 80021bc:	4b1e      	ldr	r3, [pc, #120]	@ (8002238 <MX_FDCAN1_Init+0xc4>)
 80021be:	2203      	movs	r2, #3
 80021c0:	629a      	str	r2, [r3, #40]	@ 0x28
  hfdcan1.Init.DataTimeSeg1 = 21;
 80021c2:	4b1d      	ldr	r3, [pc, #116]	@ (8002238 <MX_FDCAN1_Init+0xc4>)
 80021c4:	2215      	movs	r2, #21
 80021c6:	62da      	str	r2, [r3, #44]	@ 0x2c
  hfdcan1.Init.DataTimeSeg2 = 3;
 80021c8:	4b1b      	ldr	r3, [pc, #108]	@ (8002238 <MX_FDCAN1_Init+0xc4>)
 80021ca:	2203      	movs	r2, #3
 80021cc:	631a      	str	r2, [r3, #48]	@ 0x30
  hfdcan1.Init.MessageRAMOffset = 0;
 80021ce:	4b1a      	ldr	r3, [pc, #104]	@ (8002238 <MX_FDCAN1_Init+0xc4>)
 80021d0:	2200      	movs	r2, #0
 80021d2:	635a      	str	r2, [r3, #52]	@ 0x34
  hfdcan1.Init.StdFiltersNbr = 1;
 80021d4:	4b18      	ldr	r3, [pc, #96]	@ (8002238 <MX_FDCAN1_Init+0xc4>)
 80021d6:	2201      	movs	r2, #1
 80021d8:	639a      	str	r2, [r3, #56]	@ 0x38
  hfdcan1.Init.ExtFiltersNbr = 0;
 80021da:	4b17      	ldr	r3, [pc, #92]	@ (8002238 <MX_FDCAN1_Init+0xc4>)
 80021dc:	2200      	movs	r2, #0
 80021de:	63da      	str	r2, [r3, #60]	@ 0x3c
  hfdcan1.Init.RxFifo0ElmtsNbr = 16;
 80021e0:	4b15      	ldr	r3, [pc, #84]	@ (8002238 <MX_FDCAN1_Init+0xc4>)
 80021e2:	2210      	movs	r2, #16
 80021e4:	641a      	str	r2, [r3, #64]	@ 0x40
  hfdcan1.Init.RxFifo0ElmtSize = FDCAN_DATA_BYTES_8;
 80021e6:	4b14      	ldr	r3, [pc, #80]	@ (8002238 <MX_FDCAN1_Init+0xc4>)
 80021e8:	2204      	movs	r2, #4
 80021ea:	645a      	str	r2, [r3, #68]	@ 0x44
  hfdcan1.Init.RxFifo1ElmtsNbr = 0;
 80021ec:	4b12      	ldr	r3, [pc, #72]	@ (8002238 <MX_FDCAN1_Init+0xc4>)
 80021ee:	2200      	movs	r2, #0
 80021f0:	649a      	str	r2, [r3, #72]	@ 0x48
  hfdcan1.Init.RxFifo1ElmtSize = FDCAN_DATA_BYTES_8;
 80021f2:	4b11      	ldr	r3, [pc, #68]	@ (8002238 <MX_FDCAN1_Init+0xc4>)
 80021f4:	2204      	movs	r2, #4
 80021f6:	64da      	str	r2, [r3, #76]	@ 0x4c
  hfdcan1.Init.RxBuffersNbr = 0;
 80021f8:	4b0f      	ldr	r3, [pc, #60]	@ (8002238 <MX_FDCAN1_Init+0xc4>)
 80021fa:	2200      	movs	r2, #0
 80021fc:	651a      	str	r2, [r3, #80]	@ 0x50
  hfdcan1.Init.RxBufferSize = FDCAN_DATA_BYTES_8;
 80021fe:	4b0e      	ldr	r3, [pc, #56]	@ (8002238 <MX_FDCAN1_Init+0xc4>)
 8002200:	2204      	movs	r2, #4
 8002202:	655a      	str	r2, [r3, #84]	@ 0x54
  hfdcan1.Init.TxEventsNbr = 0;
 8002204:	4b0c      	ldr	r3, [pc, #48]	@ (8002238 <MX_FDCAN1_Init+0xc4>)
 8002206:	2200      	movs	r2, #0
 8002208:	659a      	str	r2, [r3, #88]	@ 0x58
  hfdcan1.Init.TxBuffersNbr = 0;
 800220a:	4b0b      	ldr	r3, [pc, #44]	@ (8002238 <MX_FDCAN1_Init+0xc4>)
 800220c:	2200      	movs	r2, #0
 800220e:	65da      	str	r2, [r3, #92]	@ 0x5c
  hfdcan1.Init.TxFifoQueueElmtsNbr = 32;
 8002210:	4b09      	ldr	r3, [pc, #36]	@ (8002238 <MX_FDCAN1_Init+0xc4>)
 8002212:	2220      	movs	r2, #32
 8002214:	661a      	str	r2, [r3, #96]	@ 0x60
  hfdcan1.Init.TxFifoQueueMode = FDCAN_TX_FIFO_OPERATION;
 8002216:	4b08      	ldr	r3, [pc, #32]	@ (8002238 <MX_FDCAN1_Init+0xc4>)
 8002218:	2200      	movs	r2, #0
 800221a:	665a      	str	r2, [r3, #100]	@ 0x64
  hfdcan1.Init.TxElmtSize = FDCAN_DATA_BYTES_8;
 800221c:	4b06      	ldr	r3, [pc, #24]	@ (8002238 <MX_FDCAN1_Init+0xc4>)
 800221e:	2204      	movs	r2, #4
 8002220:	669a      	str	r2, [r3, #104]	@ 0x68
  if (HAL_FDCAN_Init(&hfdcan1) != HAL_OK)
 8002222:	4805      	ldr	r0, [pc, #20]	@ (8002238 <MX_FDCAN1_Init+0xc4>)
 8002224:	f008 fd8a 	bl	800ad3c <HAL_FDCAN_Init>
 8002228:	4603      	mov	r3, r0
 800222a:	2b00      	cmp	r3, #0
 800222c:	d001      	beq.n	8002232 <MX_FDCAN1_Init+0xbe>
  {
    Error_Handler();
 800222e:	f000 ff8d 	bl	800314c <Error_Handler>
  }
  /* USER CODE BEGIN FDCAN1_Init 2 */

  /* USER CODE END FDCAN1_Init 2 */

}
 8002232:	bf00      	nop
 8002234:	bd80      	pop	{r7, pc}
 8002236:	bf00      	nop
 8002238:	24002498 	.word	0x24002498
 800223c:	4000a000 	.word	0x4000a000

08002240 <MX_FDCAN2_Init>:
/* FDCAN2 init function */
void MX_FDCAN2_Init(void)
{
 8002240:	b580      	push	{r7, lr}
 8002242:	af00      	add	r7, sp, #0
  /* USER CODE END FDCAN2_Init 0 */

  /* USER CODE BEGIN FDCAN2_Init 1 */

  /* USER CODE END FDCAN2_Init 1 */
  hfdcan2.Instance = FDCAN2;
 8002244:	4b2f      	ldr	r3, [pc, #188]	@ (8002304 <MX_FDCAN2_Init+0xc4>)
 8002246:	4a30      	ldr	r2, [pc, #192]	@ (8002308 <MX_FDCAN2_Init+0xc8>)
 8002248:	601a      	str	r2, [r3, #0]
  hfdcan2.Init.FrameFormat = FDCAN_FRAME_CLASSIC;
 800224a:	4b2e      	ldr	r3, [pc, #184]	@ (8002304 <MX_FDCAN2_Init+0xc4>)
 800224c:	2200      	movs	r2, #0
 800224e:	609a      	str	r2, [r3, #8]
  hfdcan2.Init.Mode = FDCAN_MODE_NORMAL;
 8002250:	4b2c      	ldr	r3, [pc, #176]	@ (8002304 <MX_FDCAN2_Init+0xc4>)
 8002252:	2200      	movs	r2, #0
 8002254:	60da      	str	r2, [r3, #12]
  hfdcan2.Init.AutoRetransmission = DISABLE;
 8002256:	4b2b      	ldr	r3, [pc, #172]	@ (8002304 <MX_FDCAN2_Init+0xc4>)
 8002258:	2200      	movs	r2, #0
 800225a:	741a      	strb	r2, [r3, #16]
  hfdcan2.Init.TransmitPause = DISABLE;
 800225c:	4b29      	ldr	r3, [pc, #164]	@ (8002304 <MX_FDCAN2_Init+0xc4>)
 800225e:	2200      	movs	r2, #0
 8002260:	745a      	strb	r2, [r3, #17]
  hfdcan2.Init.ProtocolException = DISABLE;
 8002262:	4b28      	ldr	r3, [pc, #160]	@ (8002304 <MX_FDCAN2_Init+0xc4>)
 8002264:	2200      	movs	r2, #0
 8002266:	749a      	strb	r2, [r3, #18]
  hfdcan2.Init.NominalPrescaler = 5;
 8002268:	4b26      	ldr	r3, [pc, #152]	@ (8002304 <MX_FDCAN2_Init+0xc4>)
 800226a:	2205      	movs	r2, #5
 800226c:	615a      	str	r2, [r3, #20]
  hfdcan2.Init.NominalSyncJumpWidth = 3;
 800226e:	4b25      	ldr	r3, [pc, #148]	@ (8002304 <MX_FDCAN2_Init+0xc4>)
 8002270:	2203      	movs	r2, #3
 8002272:	619a      	str	r2, [r3, #24]
  hfdcan2.Init.NominalTimeSeg1 = 21;
 8002274:	4b23      	ldr	r3, [pc, #140]	@ (8002304 <MX_FDCAN2_Init+0xc4>)
 8002276:	2215      	movs	r2, #21
 8002278:	61da      	str	r2, [r3, #28]
  hfdcan2.Init.NominalTimeSeg2 = 3;
 800227a:	4b22      	ldr	r3, [pc, #136]	@ (8002304 <MX_FDCAN2_Init+0xc4>)
 800227c:	2203      	movs	r2, #3
 800227e:	621a      	str	r2, [r3, #32]
  hfdcan2.Init.DataPrescaler = 5;
 8002280:	4b20      	ldr	r3, [pc, #128]	@ (8002304 <MX_FDCAN2_Init+0xc4>)
 8002282:	2205      	movs	r2, #5
 8002284:	625a      	str	r2, [r3, #36]	@ 0x24
  hfdcan2.Init.DataSyncJumpWidth = 3;
 8002286:	4b1f      	ldr	r3, [pc, #124]	@ (8002304 <MX_FDCAN2_Init+0xc4>)
 8002288:	2203      	movs	r2, #3
 800228a:	629a      	str	r2, [r3, #40]	@ 0x28
  hfdcan2.Init.DataTimeSeg1 = 21;
 800228c:	4b1d      	ldr	r3, [pc, #116]	@ (8002304 <MX_FDCAN2_Init+0xc4>)
 800228e:	2215      	movs	r2, #21
 8002290:	62da      	str	r2, [r3, #44]	@ 0x2c
  hfdcan2.Init.DataTimeSeg2 = 3;
 8002292:	4b1c      	ldr	r3, [pc, #112]	@ (8002304 <MX_FDCAN2_Init+0xc4>)
 8002294:	2203      	movs	r2, #3
 8002296:	631a      	str	r2, [r3, #48]	@ 0x30
  hfdcan2.Init.MessageRAMOffset = 1024;
 8002298:	4b1a      	ldr	r3, [pc, #104]	@ (8002304 <MX_FDCAN2_Init+0xc4>)
 800229a:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800229e:	635a      	str	r2, [r3, #52]	@ 0x34
  hfdcan2.Init.StdFiltersNbr = 1;
 80022a0:	4b18      	ldr	r3, [pc, #96]	@ (8002304 <MX_FDCAN2_Init+0xc4>)
 80022a2:	2201      	movs	r2, #1
 80022a4:	639a      	str	r2, [r3, #56]	@ 0x38
  hfdcan2.Init.ExtFiltersNbr = 0;
 80022a6:	4b17      	ldr	r3, [pc, #92]	@ (8002304 <MX_FDCAN2_Init+0xc4>)
 80022a8:	2200      	movs	r2, #0
 80022aa:	63da      	str	r2, [r3, #60]	@ 0x3c
  hfdcan2.Init.RxFifo0ElmtsNbr = 16;
 80022ac:	4b15      	ldr	r3, [pc, #84]	@ (8002304 <MX_FDCAN2_Init+0xc4>)
 80022ae:	2210      	movs	r2, #16
 80022b0:	641a      	str	r2, [r3, #64]	@ 0x40
  hfdcan2.Init.RxFifo0ElmtSize = FDCAN_DATA_BYTES_8;
 80022b2:	4b14      	ldr	r3, [pc, #80]	@ (8002304 <MX_FDCAN2_Init+0xc4>)
 80022b4:	2204      	movs	r2, #4
 80022b6:	645a      	str	r2, [r3, #68]	@ 0x44
  hfdcan2.Init.RxFifo1ElmtsNbr = 0;
 80022b8:	4b12      	ldr	r3, [pc, #72]	@ (8002304 <MX_FDCAN2_Init+0xc4>)
 80022ba:	2200      	movs	r2, #0
 80022bc:	649a      	str	r2, [r3, #72]	@ 0x48
  hfdcan2.Init.RxFifo1ElmtSize = FDCAN_DATA_BYTES_8;
 80022be:	4b11      	ldr	r3, [pc, #68]	@ (8002304 <MX_FDCAN2_Init+0xc4>)
 80022c0:	2204      	movs	r2, #4
 80022c2:	64da      	str	r2, [r3, #76]	@ 0x4c
  hfdcan2.Init.RxBuffersNbr = 0;
 80022c4:	4b0f      	ldr	r3, [pc, #60]	@ (8002304 <MX_FDCAN2_Init+0xc4>)
 80022c6:	2200      	movs	r2, #0
 80022c8:	651a      	str	r2, [r3, #80]	@ 0x50
  hfdcan2.Init.RxBufferSize = FDCAN_DATA_BYTES_8;
 80022ca:	4b0e      	ldr	r3, [pc, #56]	@ (8002304 <MX_FDCAN2_Init+0xc4>)
 80022cc:	2204      	movs	r2, #4
 80022ce:	655a      	str	r2, [r3, #84]	@ 0x54
  hfdcan2.Init.TxEventsNbr = 0;
 80022d0:	4b0c      	ldr	r3, [pc, #48]	@ (8002304 <MX_FDCAN2_Init+0xc4>)
 80022d2:	2200      	movs	r2, #0
 80022d4:	659a      	str	r2, [r3, #88]	@ 0x58
  hfdcan2.Init.TxBuffersNbr = 0;
 80022d6:	4b0b      	ldr	r3, [pc, #44]	@ (8002304 <MX_FDCAN2_Init+0xc4>)
 80022d8:	2200      	movs	r2, #0
 80022da:	65da      	str	r2, [r3, #92]	@ 0x5c
  hfdcan2.Init.TxFifoQueueElmtsNbr = 32;
 80022dc:	4b09      	ldr	r3, [pc, #36]	@ (8002304 <MX_FDCAN2_Init+0xc4>)
 80022de:	2220      	movs	r2, #32
 80022e0:	661a      	str	r2, [r3, #96]	@ 0x60
  hfdcan2.Init.TxFifoQueueMode = FDCAN_TX_FIFO_OPERATION;
 80022e2:	4b08      	ldr	r3, [pc, #32]	@ (8002304 <MX_FDCAN2_Init+0xc4>)
 80022e4:	2200      	movs	r2, #0
 80022e6:	665a      	str	r2, [r3, #100]	@ 0x64
  hfdcan2.Init.TxElmtSize = FDCAN_DATA_BYTES_8;
 80022e8:	4b06      	ldr	r3, [pc, #24]	@ (8002304 <MX_FDCAN2_Init+0xc4>)
 80022ea:	2204      	movs	r2, #4
 80022ec:	669a      	str	r2, [r3, #104]	@ 0x68
  if (HAL_FDCAN_Init(&hfdcan2) != HAL_OK)
 80022ee:	4805      	ldr	r0, [pc, #20]	@ (8002304 <MX_FDCAN2_Init+0xc4>)
 80022f0:	f008 fd24 	bl	800ad3c <HAL_FDCAN_Init>
 80022f4:	4603      	mov	r3, r0
 80022f6:	2b00      	cmp	r3, #0
 80022f8:	d001      	beq.n	80022fe <MX_FDCAN2_Init+0xbe>
  {
    Error_Handler();
 80022fa:	f000 ff27 	bl	800314c <Error_Handler>
  }
  /* USER CODE BEGIN FDCAN2_Init 2 */

  /* USER CODE END FDCAN2_Init 2 */

}
 80022fe:	bf00      	nop
 8002300:	bd80      	pop	{r7, pc}
 8002302:	bf00      	nop
 8002304:	24002538 	.word	0x24002538
 8002308:	4000a400 	.word	0x4000a400

0800230c <HAL_FDCAN_MspInit>:

static uint32_t HAL_RCC_FDCAN_CLK_ENABLED=0;

void HAL_FDCAN_MspInit(FDCAN_HandleTypeDef* fdcanHandle)
{
 800230c:	b580      	push	{r7, lr}
 800230e:	b0ba      	sub	sp, #232	@ 0xe8
 8002310:	af00      	add	r7, sp, #0
 8002312:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002314:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 8002318:	2200      	movs	r2, #0
 800231a:	601a      	str	r2, [r3, #0]
 800231c:	605a      	str	r2, [r3, #4]
 800231e:	609a      	str	r2, [r3, #8]
 8002320:	60da      	str	r2, [r3, #12]
 8002322:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8002324:	f107 0318 	add.w	r3, r7, #24
 8002328:	22b8      	movs	r2, #184	@ 0xb8
 800232a:	2100      	movs	r1, #0
 800232c:	4618      	mov	r0, r3
 800232e:	f019 f989 	bl	801b644 <memset>
  if(fdcanHandle->Instance==FDCAN1)
 8002332:	687b      	ldr	r3, [r7, #4]
 8002334:	681b      	ldr	r3, [r3, #0]
 8002336:	4a63      	ldr	r2, [pc, #396]	@ (80024c4 <HAL_FDCAN_MspInit+0x1b8>)
 8002338:	4293      	cmp	r3, r2
 800233a:	d161      	bne.n	8002400 <HAL_FDCAN_MspInit+0xf4>

  /* USER CODE END FDCAN1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_FDCAN;
 800233c:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 8002340:	f04f 0300 	mov.w	r3, #0
 8002344:	e9c7 2306 	strd	r2, r3, [r7, #24]
    PeriphClkInitStruct.FdcanClockSelection = RCC_FDCANCLKSOURCE_PLL;
 8002348:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 800234c:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8002350:	f107 0318 	add.w	r3, r7, #24
 8002354:	4618      	mov	r0, r3
 8002356:	f00d f9f3 	bl	800f740 <HAL_RCCEx_PeriphCLKConfig>
 800235a:	4603      	mov	r3, r0
 800235c:	2b00      	cmp	r3, #0
 800235e:	d001      	beq.n	8002364 <HAL_FDCAN_MspInit+0x58>
    {
      Error_Handler();
 8002360:	f000 fef4 	bl	800314c <Error_Handler>
    }

    /* FDCAN1 clock enable */
    HAL_RCC_FDCAN_CLK_ENABLED++;
 8002364:	4b58      	ldr	r3, [pc, #352]	@ (80024c8 <HAL_FDCAN_MspInit+0x1bc>)
 8002366:	681b      	ldr	r3, [r3, #0]
 8002368:	3301      	adds	r3, #1
 800236a:	4a57      	ldr	r2, [pc, #348]	@ (80024c8 <HAL_FDCAN_MspInit+0x1bc>)
 800236c:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_FDCAN_CLK_ENABLED==1){
 800236e:	4b56      	ldr	r3, [pc, #344]	@ (80024c8 <HAL_FDCAN_MspInit+0x1bc>)
 8002370:	681b      	ldr	r3, [r3, #0]
 8002372:	2b01      	cmp	r3, #1
 8002374:	d10e      	bne.n	8002394 <HAL_FDCAN_MspInit+0x88>
      __HAL_RCC_FDCAN_CLK_ENABLE();
 8002376:	4b55      	ldr	r3, [pc, #340]	@ (80024cc <HAL_FDCAN_MspInit+0x1c0>)
 8002378:	f8d3 30ec 	ldr.w	r3, [r3, #236]	@ 0xec
 800237c:	4a53      	ldr	r2, [pc, #332]	@ (80024cc <HAL_FDCAN_MspInit+0x1c0>)
 800237e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002382:	f8c2 30ec 	str.w	r3, [r2, #236]	@ 0xec
 8002386:	4b51      	ldr	r3, [pc, #324]	@ (80024cc <HAL_FDCAN_MspInit+0x1c0>)
 8002388:	f8d3 30ec 	ldr.w	r3, [r3, #236]	@ 0xec
 800238c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002390:	617b      	str	r3, [r7, #20]
 8002392:	697b      	ldr	r3, [r7, #20]
    }

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002394:	4b4d      	ldr	r3, [pc, #308]	@ (80024cc <HAL_FDCAN_MspInit+0x1c0>)
 8002396:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800239a:	4a4c      	ldr	r2, [pc, #304]	@ (80024cc <HAL_FDCAN_MspInit+0x1c0>)
 800239c:	f043 0301 	orr.w	r3, r3, #1
 80023a0:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80023a4:	4b49      	ldr	r3, [pc, #292]	@ (80024cc <HAL_FDCAN_MspInit+0x1c0>)
 80023a6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80023aa:	f003 0301 	and.w	r3, r3, #1
 80023ae:	613b      	str	r3, [r7, #16]
 80023b0:	693b      	ldr	r3, [r7, #16]
    /**FDCAN1 GPIO Configuration
    PA11     ------> FDCAN1_RX
    PA12     ------> FDCAN1_TX
    */
    GPIO_InitStruct.Pin = CAN1_RX_Pin|CAN1_TX_Pin;
 80023b2:	f44f 53c0 	mov.w	r3, #6144	@ 0x1800
 80023b6:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80023ba:	2302      	movs	r3, #2
 80023bc:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80023c0:	2300      	movs	r3, #0
 80023c2:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80023c6:	2300      	movs	r3, #0
 80023c8:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF9_FDCAN1;
 80023cc:	2309      	movs	r3, #9
 80023ce:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80023d2:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 80023d6:	4619      	mov	r1, r3
 80023d8:	483d      	ldr	r0, [pc, #244]	@ (80024d0 <HAL_FDCAN_MspInit+0x1c4>)
 80023da:	f009 fdd1 	bl	800bf80 <HAL_GPIO_Init>

    /* FDCAN1 interrupt Init */
    HAL_NVIC_SetPriority(FDCAN1_IT0_IRQn, 6, 0);
 80023de:	2200      	movs	r2, #0
 80023e0:	2106      	movs	r1, #6
 80023e2:	2013      	movs	r0, #19
 80023e4:	f005 fdd2 	bl	8007f8c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(FDCAN1_IT0_IRQn);
 80023e8:	2013      	movs	r0, #19
 80023ea:	f005 fde9 	bl	8007fc0 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN FDCAN1_MspInit 1 */
    /* FDCAN1 interrupt Init */
    HAL_NVIC_SetPriority(FDCAN1_IT0_IRQn, 6, 0);
 80023ee:	2200      	movs	r2, #0
 80023f0:	2106      	movs	r1, #6
 80023f2:	2013      	movs	r0, #19
 80023f4:	f005 fdca 	bl	8007f8c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(FDCAN1_IT0_IRQn);
 80023f8:	2013      	movs	r0, #19
 80023fa:	f005 fde1 	bl	8007fc0 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_EnableIRQ(FDCAN2_IT0_IRQn);
  /* USER CODE BEGIN FDCAN2_MspInit 1 */

  /* USER CODE END FDCAN2_MspInit 1 */
  }
}
 80023fe:	e05d      	b.n	80024bc <HAL_FDCAN_MspInit+0x1b0>
  else if(fdcanHandle->Instance==FDCAN2)
 8002400:	687b      	ldr	r3, [r7, #4]
 8002402:	681b      	ldr	r3, [r3, #0]
 8002404:	4a33      	ldr	r2, [pc, #204]	@ (80024d4 <HAL_FDCAN_MspInit+0x1c8>)
 8002406:	4293      	cmp	r3, r2
 8002408:	d158      	bne.n	80024bc <HAL_FDCAN_MspInit+0x1b0>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_FDCAN;
 800240a:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 800240e:	f04f 0300 	mov.w	r3, #0
 8002412:	e9c7 2306 	strd	r2, r3, [r7, #24]
    PeriphClkInitStruct.FdcanClockSelection = RCC_FDCANCLKSOURCE_PLL;
 8002416:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 800241a:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800241e:	f107 0318 	add.w	r3, r7, #24
 8002422:	4618      	mov	r0, r3
 8002424:	f00d f98c 	bl	800f740 <HAL_RCCEx_PeriphCLKConfig>
 8002428:	4603      	mov	r3, r0
 800242a:	2b00      	cmp	r3, #0
 800242c:	d001      	beq.n	8002432 <HAL_FDCAN_MspInit+0x126>
      Error_Handler();
 800242e:	f000 fe8d 	bl	800314c <Error_Handler>
    HAL_RCC_FDCAN_CLK_ENABLED++;
 8002432:	4b25      	ldr	r3, [pc, #148]	@ (80024c8 <HAL_FDCAN_MspInit+0x1bc>)
 8002434:	681b      	ldr	r3, [r3, #0]
 8002436:	3301      	adds	r3, #1
 8002438:	4a23      	ldr	r2, [pc, #140]	@ (80024c8 <HAL_FDCAN_MspInit+0x1bc>)
 800243a:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_FDCAN_CLK_ENABLED==1){
 800243c:	4b22      	ldr	r3, [pc, #136]	@ (80024c8 <HAL_FDCAN_MspInit+0x1bc>)
 800243e:	681b      	ldr	r3, [r3, #0]
 8002440:	2b01      	cmp	r3, #1
 8002442:	d10e      	bne.n	8002462 <HAL_FDCAN_MspInit+0x156>
      __HAL_RCC_FDCAN_CLK_ENABLE();
 8002444:	4b21      	ldr	r3, [pc, #132]	@ (80024cc <HAL_FDCAN_MspInit+0x1c0>)
 8002446:	f8d3 30ec 	ldr.w	r3, [r3, #236]	@ 0xec
 800244a:	4a20      	ldr	r2, [pc, #128]	@ (80024cc <HAL_FDCAN_MspInit+0x1c0>)
 800244c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002450:	f8c2 30ec 	str.w	r3, [r2, #236]	@ 0xec
 8002454:	4b1d      	ldr	r3, [pc, #116]	@ (80024cc <HAL_FDCAN_MspInit+0x1c0>)
 8002456:	f8d3 30ec 	ldr.w	r3, [r3, #236]	@ 0xec
 800245a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800245e:	60fb      	str	r3, [r7, #12]
 8002460:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002462:	4b1a      	ldr	r3, [pc, #104]	@ (80024cc <HAL_FDCAN_MspInit+0x1c0>)
 8002464:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8002468:	4a18      	ldr	r2, [pc, #96]	@ (80024cc <HAL_FDCAN_MspInit+0x1c0>)
 800246a:	f043 0302 	orr.w	r3, r3, #2
 800246e:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8002472:	4b16      	ldr	r3, [pc, #88]	@ (80024cc <HAL_FDCAN_MspInit+0x1c0>)
 8002474:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8002478:	f003 0302 	and.w	r3, r3, #2
 800247c:	60bb      	str	r3, [r7, #8]
 800247e:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = CAN2_RX_Pin|CAN2_TX_Pin;
 8002480:	f44f 5340 	mov.w	r3, #12288	@ 0x3000
 8002484:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002488:	2302      	movs	r3, #2
 800248a:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800248e:	2300      	movs	r3, #0
 8002490:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002494:	2300      	movs	r3, #0
 8002496:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF9_FDCAN2;
 800249a:	2309      	movs	r3, #9
 800249c:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80024a0:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 80024a4:	4619      	mov	r1, r3
 80024a6:	480c      	ldr	r0, [pc, #48]	@ (80024d8 <HAL_FDCAN_MspInit+0x1cc>)
 80024a8:	f009 fd6a 	bl	800bf80 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(FDCAN2_IT0_IRQn, 6, 0);
 80024ac:	2200      	movs	r2, #0
 80024ae:	2106      	movs	r1, #6
 80024b0:	2014      	movs	r0, #20
 80024b2:	f005 fd6b 	bl	8007f8c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(FDCAN2_IT0_IRQn);
 80024b6:	2014      	movs	r0, #20
 80024b8:	f005 fd82 	bl	8007fc0 <HAL_NVIC_EnableIRQ>
}
 80024bc:	bf00      	nop
 80024be:	37e8      	adds	r7, #232	@ 0xe8
 80024c0:	46bd      	mov	sp, r7
 80024c2:	bd80      	pop	{r7, pc}
 80024c4:	4000a000 	.word	0x4000a000
 80024c8:	240025d8 	.word	0x240025d8
 80024cc:	58024400 	.word	0x58024400
 80024d0:	58020000 	.word	0x58020000
 80024d4:	4000a400 	.word	0x4000a400
 80024d8:	58020400 	.word	0x58020400

080024dc <FDCAN_Init>:
// if (HAL_FDCAN_AddMessageToTxFifoQ(&hfdcan1, &tx_header, buf_can1_pid.u8) != HAL_OK) {
//     Error_Handler();
// }

void FDCAN_Init(void)
{
 80024dc:	b580      	push	{r7, lr}
 80024de:	af00      	add	r7, sp, #0
    // CAN1:  (0x100~0x10F)
    FDCAN_Config_RX_range(&hfdcan1, CAN1_RXID_DISP_START, CAN1_RXID_DISP_END);
 80024e0:	f240 120f 	movw	r2, #271	@ 0x10f
 80024e4:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80024e8:	480d      	ldr	r0, [pc, #52]	@ (8002520 <FDCAN_Init+0x44>)
 80024ea:	f000 f81d 	bl	8002528 <FDCAN_Config_RX_range>
    if (HAL_FDCAN_Start(&hfdcan1) != HAL_OK)
 80024ee:	480c      	ldr	r0, [pc, #48]	@ (8002520 <FDCAN_Init+0x44>)
 80024f0:	f008 fea5 	bl	800b23e <HAL_FDCAN_Start>
 80024f4:	4603      	mov	r3, r0
 80024f6:	2b00      	cmp	r3, #0
 80024f8:	d001      	beq.n	80024fe <FDCAN_Init+0x22>
    {
        Error_Handler();
 80024fa:	f000 fe27 	bl	800314c <Error_Handler>
    }

    // CAN2:  (0x001~0x003) +    (0x100~0x10F)
    FDCAN_Config_RX_range(&hfdcan2, 0x001, 0x10F);  // 0x001~0x10F  
 80024fe:	f240 120f 	movw	r2, #271	@ 0x10f
 8002502:	2101      	movs	r1, #1
 8002504:	4807      	ldr	r0, [pc, #28]	@ (8002524 <FDCAN_Init+0x48>)
 8002506:	f000 f80f 	bl	8002528 <FDCAN_Config_RX_range>
    if (HAL_FDCAN_Start(&hfdcan2) != HAL_OK)
 800250a:	4806      	ldr	r0, [pc, #24]	@ (8002524 <FDCAN_Init+0x48>)
 800250c:	f008 fe97 	bl	800b23e <HAL_FDCAN_Start>
 8002510:	4603      	mov	r3, r0
 8002512:	2b00      	cmp	r3, #0
 8002514:	d001      	beq.n	800251a <FDCAN_Init+0x3e>
    {
        Error_Handler();
 8002516:	f000 fe19 	bl	800314c <Error_Handler>
    }
}
 800251a:	bf00      	nop
 800251c:	bd80      	pop	{r7, pc}
 800251e:	bf00      	nop
 8002520:	24002498 	.word	0x24002498
 8002524:	24002538 	.word	0x24002538

08002528 <FDCAN_Config_RX_range>:
        Error_Handler();
    }
}

static void FDCAN_Config_RX_range(FDCAN_HandleTypeDef* hfdcan, uint32_t add_range1, uint32_t add_range2)
{
 8002528:	b580      	push	{r7, lr}
 800252a:	b08e      	sub	sp, #56	@ 0x38
 800252c:	af02      	add	r7, sp, #8
 800252e:	60f8      	str	r0, [r7, #12]
 8002530:	60b9      	str	r1, [r7, #8]
 8002532:	607a      	str	r2, [r7, #4]
    FDCAN_FilterTypeDef sFilterConfig;

    sFilterConfig.IdType = FDCAN_STANDARD_ID;
 8002534:	2300      	movs	r3, #0
 8002536:	613b      	str	r3, [r7, #16]
    sFilterConfig.FilterIndex = 0;
 8002538:	2300      	movs	r3, #0
 800253a:	617b      	str	r3, [r7, #20]
    sFilterConfig.FilterType = FDCAN_FILTER_RANGE;
 800253c:	2300      	movs	r3, #0
 800253e:	61bb      	str	r3, [r7, #24]
    sFilterConfig.FilterConfig = FDCAN_FILTER_TO_RXFIFO0;
 8002540:	2301      	movs	r3, #1
 8002542:	61fb      	str	r3, [r7, #28]
    sFilterConfig.FilterID1 = add_range1;
 8002544:	68bb      	ldr	r3, [r7, #8]
 8002546:	623b      	str	r3, [r7, #32]
    sFilterConfig.FilterID2 = add_range2;
 8002548:	687b      	ldr	r3, [r7, #4]
 800254a:	627b      	str	r3, [r7, #36]	@ 0x24
    if (HAL_FDCAN_ConfigFilter(hfdcan, &sFilterConfig) != HAL_OK)
 800254c:	f107 0310 	add.w	r3, r7, #16
 8002550:	4619      	mov	r1, r3
 8002552:	68f8      	ldr	r0, [r7, #12]
 8002554:	f008 fdd0 	bl	800b0f8 <HAL_FDCAN_ConfigFilter>
 8002558:	4603      	mov	r3, r0
 800255a:	2b00      	cmp	r3, #0
 800255c:	d001      	beq.n	8002562 <FDCAN_Config_RX_range+0x3a>
    {
        Error_Handler();
 800255e:	f000 fdf5 	bl	800314c <Error_Handler>
    }

    if (HAL_FDCAN_ConfigGlobalFilter(hfdcan, FDCAN_REJECT, FDCAN_REJECT, FDCAN_FILTER_REMOTE, FDCAN_FILTER_REMOTE) != HAL_OK)
 8002562:	2300      	movs	r3, #0
 8002564:	9300      	str	r3, [sp, #0]
 8002566:	2300      	movs	r3, #0
 8002568:	2202      	movs	r2, #2
 800256a:	2102      	movs	r1, #2
 800256c:	68f8      	ldr	r0, [r7, #12]
 800256e:	f008 fe39 	bl	800b1e4 <HAL_FDCAN_ConfigGlobalFilter>
 8002572:	4603      	mov	r3, r0
 8002574:	2b00      	cmp	r3, #0
 8002576:	d001      	beq.n	800257c <FDCAN_Config_RX_range+0x54>
    {
        Error_Handler();
 8002578:	f000 fde8 	bl	800314c <Error_Handler>
    }

    if (HAL_FDCAN_ActivateNotification(hfdcan, FDCAN_IT_RX_FIFO0_NEW_MESSAGE, 0) != HAL_OK)
 800257c:	2200      	movs	r2, #0
 800257e:	2101      	movs	r1, #1
 8002580:	68f8      	ldr	r0, [r7, #12]
 8002582:	f008 fff3 	bl	800b56c <HAL_FDCAN_ActivateNotification>
 8002586:	4603      	mov	r3, r0
 8002588:	2b00      	cmp	r3, #0
 800258a:	d001      	beq.n	8002590 <FDCAN_Config_RX_range+0x68>
    {
        Error_Handler();
 800258c:	f000 fdde 	bl	800314c <Error_Handler>
    }
}
 8002590:	bf00      	nop
 8002592:	3730      	adds	r7, #48	@ 0x30
 8002594:	46bd      	mov	sp, r7
 8002596:	bd80      	pop	{r7, pc}

08002598 <vApplicationStackOverflowHook>:
/* Hook prototypes */
void vApplicationStackOverflowHook(xTaskHandle xTask, signed char *pcTaskName);

/* USER CODE BEGIN 4 */
void vApplicationStackOverflowHook(xTaskHandle xTask, signed char *pcTaskName)
{
 8002598:	b580      	push	{r7, lr}
 800259a:	b084      	sub	sp, #16
 800259c:	af00      	add	r7, sp, #0
 800259e:	6078      	str	r0, [r7, #4]
 80025a0:	6039      	str	r1, [r7, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 80025a2:	b672      	cpsid	i
}
 80025a4:	bf00      	nop
    //     LED    
    // :      
    __disable_irq();
    while(1) {
        // LED    ()
        HAL_GPIO_TogglePin(LED1_GPIO_Port, LED1_Pin);
 80025a6:	2104      	movs	r1, #4
 80025a8:	4806      	ldr	r0, [pc, #24]	@ (80025c4 <vApplicationStackOverflowHook+0x2c>)
 80025aa:	f009 feaa 	bl	800c302 <HAL_GPIO_TogglePin>
        for(volatile uint32_t i = 0; i < 1000000; i++);
 80025ae:	2300      	movs	r3, #0
 80025b0:	60fb      	str	r3, [r7, #12]
 80025b2:	e002      	b.n	80025ba <vApplicationStackOverflowHook+0x22>
 80025b4:	68fb      	ldr	r3, [r7, #12]
 80025b6:	3301      	adds	r3, #1
 80025b8:	60fb      	str	r3, [r7, #12]
 80025ba:	68fb      	ldr	r3, [r7, #12]
 80025bc:	4a02      	ldr	r2, [pc, #8]	@ (80025c8 <vApplicationStackOverflowHook+0x30>)
 80025be:	4293      	cmp	r3, r2
 80025c0:	d9f8      	bls.n	80025b4 <vApplicationStackOverflowHook+0x1c>
        HAL_GPIO_TogglePin(LED1_GPIO_Port, LED1_Pin);
 80025c2:	e7f0      	b.n	80025a6 <vApplicationStackOverflowHook+0xe>
 80025c4:	58020c00 	.word	0x58020c00
 80025c8:	000f423f 	.word	0x000f423f

080025cc <MX_FREERTOS_Init>:
/**
  * @brief  FreeRTOS initialization
  * @param  None
  * @retval None
  */
void MX_FREERTOS_Init(void) {
 80025cc:	b580      	push	{r7, lr}
 80025ce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */
  /* Create the mutex(es) */
  /* creation of sensorDataMutex */
  sensorDataMutexHandle = osMutexNew(&sensorDataMutex_attributes);
 80025d0:	4831      	ldr	r0, [pc, #196]	@ (8002698 <MX_FREERTOS_Init+0xcc>)
 80025d2:	f014 f86b 	bl	80166ac <osMutexNew>
 80025d6:	4603      	mov	r3, r0
 80025d8:	4a30      	ldr	r2, [pc, #192]	@ (800269c <MX_FREERTOS_Init+0xd0>)
 80025da:	6013      	str	r3, [r2, #0]

  /* creation of smaChannelMutex */
  smaChannelMutexHandle = osMutexNew(&smaChannelMutex_attributes);
 80025dc:	4830      	ldr	r0, [pc, #192]	@ (80026a0 <MX_FREERTOS_Init+0xd4>)
 80025de:	f014 f865 	bl	80166ac <osMutexNew>
 80025e2:	4603      	mov	r3, r0
 80025e4:	4a2f      	ldr	r2, [pc, #188]	@ (80026a4 <MX_FREERTOS_Init+0xd8>)
 80025e6:	6013      	str	r3, [r2, #0]

  /* creation of uartTxMutex */
  uartTxMutexHandle = osMutexNew(&uartTxMutex_attributes);
 80025e8:	482f      	ldr	r0, [pc, #188]	@ (80026a8 <MX_FREERTOS_Init+0xdc>)
 80025ea:	f014 f85f 	bl	80166ac <osMutexNew>
 80025ee:	4603      	mov	r3, r0
 80025f0:	4a2e      	ldr	r2, [pc, #184]	@ (80026ac <MX_FREERTOS_Init+0xe0>)
 80025f2:	6013      	str	r3, [r2, #0]

  /* creation of i2cMutex */
  i2cMutexHandle = osMutexNew(&i2cMutex_attributes);
 80025f4:	482e      	ldr	r0, [pc, #184]	@ (80026b0 <MX_FREERTOS_Init+0xe4>)
 80025f6:	f014 f859 	bl	80166ac <osMutexNew>
 80025fa:	4603      	mov	r3, r0
 80025fc:	4a2d      	ldr	r2, [pc, #180]	@ (80026b4 <MX_FREERTOS_Init+0xe8>)
 80025fe:	6013      	str	r3, [r2, #0]
  /* add mutexes, ... */
  /* USER CODE END RTOS_MUTEX */

  /* Create the semaphores(s) */
  /* creation of adcDataReadySem */
  adcDataReadySemHandle = osSemaphoreNew(1, 0, &adcDataReadySem_attributes);
 8002600:	4a2d      	ldr	r2, [pc, #180]	@ (80026b8 <MX_FREERTOS_Init+0xec>)
 8002602:	2100      	movs	r1, #0
 8002604:	2001      	movs	r0, #1
 8002606:	f014 f95f 	bl	80168c8 <osSemaphoreNew>
 800260a:	4603      	mov	r3, r0
 800260c:	4a2b      	ldr	r2, [pc, #172]	@ (80026bc <MX_FREERTOS_Init+0xf0>)
 800260e:	6013      	str	r3, [r2, #0]

  /* creation of uartTxCompleteSem */
  uartTxCompleteSemHandle = osSemaphoreNew(1, 1, &uartTxCompleteSem_attributes);
 8002610:	4a2b      	ldr	r2, [pc, #172]	@ (80026c0 <MX_FREERTOS_Init+0xf4>)
 8002612:	2101      	movs	r1, #1
 8002614:	2001      	movs	r0, #1
 8002616:	f014 f957 	bl	80168c8 <osSemaphoreNew>
 800261a:	4603      	mov	r3, r0
 800261c:	4a29      	ldr	r2, [pc, #164]	@ (80026c4 <MX_FREERTOS_Init+0xf8>)
 800261e:	6013      	str	r3, [r2, #0]
  /* start timers, add new ones, ... */
  /* USER CODE END RTOS_TIMERS */

  /* Create the queue(s) */
  /* creation of uartRxQueue */
  uartRxQueueHandle = osMessageQueueNew (512, 1, &uartRxQueue_attributes);
 8002620:	4a29      	ldr	r2, [pc, #164]	@ (80026c8 <MX_FREERTOS_Init+0xfc>)
 8002622:	2101      	movs	r1, #1
 8002624:	f44f 7000 	mov.w	r0, #512	@ 0x200
 8002628:	f014 fa6e 	bl	8016b08 <osMessageQueueNew>
 800262c:	4603      	mov	r3, r0
 800262e:	4a27      	ldr	r2, [pc, #156]	@ (80026cc <MX_FREERTOS_Init+0x100>)
 8002630:	6013      	str	r3, [r2, #0]

  /* creation of cmdQueue */
  cmdQueueHandle = osMessageQueueNew (16, 128, &cmdQueue_attributes);
 8002632:	4a27      	ldr	r2, [pc, #156]	@ (80026d0 <MX_FREERTOS_Init+0x104>)
 8002634:	2180      	movs	r1, #128	@ 0x80
 8002636:	2010      	movs	r0, #16
 8002638:	f014 fa66 	bl	8016b08 <osMessageQueueNew>
 800263c:	4603      	mov	r3, r0
 800263e:	4a25      	ldr	r2, [pc, #148]	@ (80026d4 <MX_FREERTOS_Init+0x108>)
 8002640:	6013      	str	r3, [r2, #0]
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of CommandTask */
  CommandTaskHandle = osThreadNew(StartCommandTask, NULL, &CommandTask_attributes);
 8002642:	4a25      	ldr	r2, [pc, #148]	@ (80026d8 <MX_FREERTOS_Init+0x10c>)
 8002644:	2100      	movs	r1, #0
 8002646:	4825      	ldr	r0, [pc, #148]	@ (80026dc <MX_FREERTOS_Init+0x110>)
 8002648:	f013 ff82 	bl	8016550 <osThreadNew>
 800264c:	4603      	mov	r3, r0
 800264e:	4a24      	ldr	r2, [pc, #144]	@ (80026e0 <MX_FREERTOS_Init+0x114>)
 8002650:	6013      	str	r3, [r2, #0]

  /* creation of ControlTask */
  ControlTaskHandle = osThreadNew(StartControlTask, NULL, &ControlTask_attributes);
 8002652:	4a24      	ldr	r2, [pc, #144]	@ (80026e4 <MX_FREERTOS_Init+0x118>)
 8002654:	2100      	movs	r1, #0
 8002656:	4824      	ldr	r0, [pc, #144]	@ (80026e8 <MX_FREERTOS_Init+0x11c>)
 8002658:	f013 ff7a 	bl	8016550 <osThreadNew>
 800265c:	4603      	mov	r3, r0
 800265e:	4a23      	ldr	r2, [pc, #140]	@ (80026ec <MX_FREERTOS_Init+0x120>)
 8002660:	6013      	str	r3, [r2, #0]

  /* creation of TelemetryTask */
  TelemetryTaskHandle = osThreadNew(StartTelemetryTask, NULL, &TelemetryTask_attributes);
 8002662:	4a23      	ldr	r2, [pc, #140]	@ (80026f0 <MX_FREERTOS_Init+0x124>)
 8002664:	2100      	movs	r1, #0
 8002666:	4823      	ldr	r0, [pc, #140]	@ (80026f4 <MX_FREERTOS_Init+0x128>)
 8002668:	f013 ff72 	bl	8016550 <osThreadNew>
 800266c:	4603      	mov	r3, r0
 800266e:	4a22      	ldr	r2, [pc, #136]	@ (80026f8 <MX_FREERTOS_Init+0x12c>)
 8002670:	6013      	str	r3, [r2, #0]

  /* creation of NRF70_Task */
  NRF70_TaskHandle = osThreadNew(NRF70_TestTask, NULL, &NRF70_Task_attributes);
 8002672:	4a22      	ldr	r2, [pc, #136]	@ (80026fc <MX_FREERTOS_Init+0x130>)
 8002674:	2100      	movs	r1, #0
 8002676:	4822      	ldr	r0, [pc, #136]	@ (8002700 <MX_FREERTOS_Init+0x134>)
 8002678:	f013 ff6a 	bl	8016550 <osThreadNew>
 800267c:	4603      	mov	r3, r0
 800267e:	4a21      	ldr	r2, [pc, #132]	@ (8002704 <MX_FREERTOS_Init+0x138>)
 8002680:	6013      	str	r3, [r2, #0]

  /* USER CODE BEGIN RTOS_THREADS */
  /* creation of SensorProcessTask */
  SensorProcessTaskHandle = osThreadNew(StartSensorProcessTask, NULL, &SensorProcessTask_attributes);
 8002682:	4a21      	ldr	r2, [pc, #132]	@ (8002708 <MX_FREERTOS_Init+0x13c>)
 8002684:	2100      	movs	r1, #0
 8002686:	4821      	ldr	r0, [pc, #132]	@ (800270c <MX_FREERTOS_Init+0x140>)
 8002688:	f013 ff62 	bl	8016550 <osThreadNew>
 800268c:	4603      	mov	r3, r0
 800268e:	4a20      	ldr	r2, [pc, #128]	@ (8002710 <MX_FREERTOS_Init+0x144>)
 8002690:	6013      	str	r3, [r2, #0]

  /* USER CODE BEGIN RTOS_EVENTS */
  /* add events, ... */
  /* USER CODE END RTOS_EVENTS */

}
 8002692:	bf00      	nop
 8002694:	bd80      	pop	{r7, pc}
 8002696:	bf00      	nop
 8002698:	0801fbf4 	.word	0x0801fbf4
 800269c:	2400267c 	.word	0x2400267c
 80026a0:	0801fc04 	.word	0x0801fc04
 80026a4:	24002680 	.word	0x24002680
 80026a8:	0801fc14 	.word	0x0801fc14
 80026ac:	24002684 	.word	0x24002684
 80026b0:	0801fc24 	.word	0x0801fc24
 80026b4:	24002688 	.word	0x24002688
 80026b8:	0801fc34 	.word	0x0801fc34
 80026bc:	2400268c 	.word	0x2400268c
 80026c0:	0801fc44 	.word	0x0801fc44
 80026c4:	24002690 	.word	0x24002690
 80026c8:	0801fbc4 	.word	0x0801fbc4
 80026cc:	24002674 	.word	0x24002674
 80026d0:	0801fbdc 	.word	0x0801fbdc
 80026d4:	24002678 	.word	0x24002678
 80026d8:	0801fb34 	.word	0x0801fb34
 80026dc:	08002715 	.word	0x08002715
 80026e0:	24002664 	.word	0x24002664
 80026e4:	0801fb58 	.word	0x0801fb58
 80026e8:	080027c5 	.word	0x080027c5
 80026ec:	24002668 	.word	0x24002668
 80026f0:	0801fb7c 	.word	0x0801fb7c
 80026f4:	0800288d 	.word	0x0800288d
 80026f8:	2400266c 	.word	0x2400266c
 80026fc:	0801fba0 	.word	0x0801fba0
 8002700:	080028b5 	.word	0x080028b5
 8002704:	24002670 	.word	0x24002670
 8002708:	0801fb10 	.word	0x0801fb10
 800270c:	080029b5 	.word	0x080029b5
 8002710:	24002660 	.word	0x24002660

08002714 <StartCommandTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartCommandTask */
__weak void StartCommandTask(void *argument)
{
 8002714:	b580      	push	{r7, lr}
 8002716:	b0a8      	sub	sp, #160	@ 0xa0
 8002718:	af00      	add	r7, sp, #0
 800271a:	6078      	str	r0, [r7, #4]

  /* Infinite loop */
    for(;;)
    {
        // uartRxQueue    ()
        if (osMessageQueueGet(uartRxQueueHandle, &rx_byte, NULL, osWaitForever) == osOK)
 800271c:	4b23      	ldr	r3, [pc, #140]	@ (80027ac <StartCommandTask+0x98>)
 800271e:	6818      	ldr	r0, [r3, #0]
 8002720:	f107 019f 	add.w	r1, r7, #159	@ 0x9f
 8002724:	f04f 33ff 	mov.w	r3, #4294967295
 8002728:	2200      	movs	r2, #0
 800272a:	f014 fac1 	bl	8016cb0 <osMessageQueueGet>
 800272e:	4603      	mov	r3, r0
 8002730:	2b00      	cmp	r3, #0
 8002732:	d111      	bne.n	8002758 <StartCommandTask+0x44>
        {
            // LED  ( -  )
            LED2_toggle;
 8002734:	4b1e      	ldr	r3, [pc, #120]	@ (80027b0 <StartCommandTask+0x9c>)
 8002736:	695b      	ldr	r3, [r3, #20]
 8002738:	041b      	lsls	r3, r3, #16
 800273a:	f003 4280 	and.w	r2, r3, #1073741824	@ 0x40000000
 800273e:	4b1c      	ldr	r3, [pc, #112]	@ (80027b0 <StartCommandTask+0x9c>)
 8002740:	695b      	ldr	r3, [r3, #20]
 8002742:	43db      	mvns	r3, r3
 8002744:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002748:	4919      	ldr	r1, [pc, #100]	@ (80027b0 <StartCommandTask+0x9c>)
 800274a:	4313      	orrs	r3, r2
 800274c:	618b      	str	r3, [r1, #24]

            //   
            ProcessReceivedByte(rx_byte);
 800274e:	f897 309f 	ldrb.w	r3, [r7, #159]	@ 0x9f
 8002752:	4618      	mov	r0, r3
 8002754:	f000 f8b6 	bl	80028c4 <ProcessReceivedByte>
        }

        // cmdQueue    ()
        if (osMessageQueueGet(cmdQueueHandle, cmd_string, NULL, 0) == osOK)
 8002758:	4b16      	ldr	r3, [pc, #88]	@ (80027b4 <StartCommandTask+0xa0>)
 800275a:	6818      	ldr	r0, [r3, #0]
 800275c:	f107 011c 	add.w	r1, r7, #28
 8002760:	2300      	movs	r3, #0
 8002762:	2200      	movs	r2, #0
 8002764:	f014 faa4 	bl	8016cb0 <osMessageQueueGet>
 8002768:	4603      	mov	r3, r0
 800276a:	2b00      	cmp	r3, #0
 800276c:	d1d6      	bne.n	800271c <StartCommandTask+0x8>
        {
            //    
            ParsedCommand_t parsed_cmd;

            if (Comm_ParseCommand(cmd_string, &parsed_cmd) == 0)
 800276e:	f107 0208 	add.w	r2, r7, #8
 8002772:	f107 031c 	add.w	r3, r7, #28
 8002776:	4611      	mov	r1, r2
 8002778:	4618      	mov	r0, r3
 800277a:	f7fe fbd1 	bl	8000f20 <Comm_ParseCommand>
 800277e:	4603      	mov	r3, r0
 8002780:	2b00      	cmp	r3, #0
 8002782:	d10f      	bne.n	80027a4 <StartCommandTask+0x90>
            {
                // [] Comm_ExecuteCommand  mutex 
                //  mutex  
                if (Comm_ExecuteCommand(&parsed_cmd) == 0) {
 8002784:	f107 0308 	add.w	r3, r7, #8
 8002788:	4618      	mov	r0, r3
 800278a:	f7fe fd93 	bl	80012b4 <Comm_ExecuteCommand>
 800278e:	4603      	mov	r3, r0
 8002790:	2b00      	cmp	r3, #0
 8002792:	d103      	bne.n	800279c <StartCommandTask+0x88>
                    Comm_SendResponse("OK\r\n");
 8002794:	4808      	ldr	r0, [pc, #32]	@ (80027b8 <StartCommandTask+0xa4>)
 8002796:	f7fe fefd 	bl	8001594 <Comm_SendResponse>
 800279a:	e7bf      	b.n	800271c <StartCommandTask+0x8>
                } else {
                    Comm_SendResponse("ERROR: Execution failed\r\n");
 800279c:	4807      	ldr	r0, [pc, #28]	@ (80027bc <StartCommandTask+0xa8>)
 800279e:	f7fe fef9 	bl	8001594 <Comm_SendResponse>
 80027a2:	e7bb      	b.n	800271c <StartCommandTask+0x8>
                }
            }
            else
            {
                Comm_SendResponse("ERROR: Invalid command\r\n");
 80027a4:	4806      	ldr	r0, [pc, #24]	@ (80027c0 <StartCommandTask+0xac>)
 80027a6:	f7fe fef5 	bl	8001594 <Comm_SendResponse>
        if (osMessageQueueGet(uartRxQueueHandle, &rx_byte, NULL, osWaitForever) == osOK)
 80027aa:	e7b7      	b.n	800271c <StartCommandTask+0x8>
 80027ac:	24002674 	.word	0x24002674
 80027b0:	58020800 	.word	0x58020800
 80027b4:	24002678 	.word	0x24002678
 80027b8:	0801f5cc 	.word	0x0801f5cc
 80027bc:	0801f5d4 	.word	0x0801f5d4
 80027c0:	0801f5f0 	.word	0x0801f5f0

080027c4 <StartControlTask>:
* @param argument: Not used
* @note []      (PRD )
*/
/* USER CODE END Header_StartControlTask */
__weak void StartControlTask(void *argument)
{
 80027c4:	b580      	push	{r7, lr}
 80027c6:	b084      	sub	sp, #16
 80027c8:	af00      	add	r7, sp, #0
 80027ca:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartControlTask */
    TickType_t xLastWakeTime;
    const TickType_t xPeriod = pdMS_TO_TICKS(CONTROL_TASK_PERIOD_MS);  // 10ms
 80027cc:	230a      	movs	r3, #10
 80027ce:	60fb      	str	r3, [r7, #12]

    //    (  )
    xLastWakeTime = xTaskGetTickCount();
 80027d0:	f016 f82a 	bl	8018828 <xTaskGetTickCount>
 80027d4:	4603      	mov	r3, r0
 80027d6:	60bb      	str	r3, [r7, #8]

    /* Infinite loop */
    for(;;)
    {
        //  10ms   (vTaskDelayUntil )
        vTaskDelayUntil(&xLastWakeTime, xPeriod);
 80027d8:	f107 0308 	add.w	r3, r7, #8
 80027dc:	68f9      	ldr	r1, [r7, #12]
 80027de:	4618      	mov	r0, r3
 80027e0:	f015 fe50 	bl	8018484 <vTaskDelayUntil>

        // LED1  (   )
        LED1_toggle;
 80027e4:	4b24      	ldr	r3, [pc, #144]	@ (8002878 <StartControlTask+0xb4>)
 80027e6:	695b      	ldr	r3, [r3, #20]
 80027e8:	041b      	lsls	r3, r3, #16
 80027ea:	f403 2280 	and.w	r2, r3, #262144	@ 0x40000
 80027ee:	4b22      	ldr	r3, [pc, #136]	@ (8002878 <StartControlTask+0xb4>)
 80027f0:	695b      	ldr	r3, [r3, #20]
 80027f2:	43db      	mvns	r3, r3
 80027f4:	f003 0304 	and.w	r3, r3, #4
 80027f8:	491f      	ldr	r1, [pc, #124]	@ (8002878 <StartControlTask+0xb4>)
 80027fa:	4313      	orrs	r3, r2
 80027fc:	618b      	str	r3, [r1, #24]

        //   mutex    
        if (osMutexAcquire(sensorDataMutexHandle, 5) == osOK)
 80027fe:	4b1f      	ldr	r3, [pc, #124]	@ (800287c <StartControlTask+0xb8>)
 8002800:	681b      	ldr	r3, [r3, #0]
 8002802:	2105      	movs	r1, #5
 8002804:	4618      	mov	r0, r3
 8002806:	f013 ffd7 	bl	80167b8 <osMutexAcquire>
 800280a:	4603      	mov	r3, r0
 800280c:	2b00      	cmp	r3, #0
 800280e:	d104      	bne.n	800281a <StartControlTask+0x56>
        {
            //   ISR  
            //   
            osMutexRelease(sensorDataMutexHandle);
 8002810:	4b1a      	ldr	r3, [pc, #104]	@ (800287c <StartControlTask+0xb8>)
 8002812:	681b      	ldr	r3, [r3, #0]
 8002814:	4618      	mov	r0, r3
 8002816:	f014 f81a 	bl	801684e <osMutexRelease>
        }

        // SMA  mutex    
        if (osMutexAcquire(smaChannelMutexHandle, 5) == osOK)
 800281a:	4b19      	ldr	r3, [pc, #100]	@ (8002880 <StartControlTask+0xbc>)
 800281c:	681b      	ldr	r3, [r3, #0]
 800281e:	2105      	movs	r1, #5
 8002820:	4618      	mov	r0, r3
 8002822:	f013 ffc9 	bl	80167b8 <osMutexAcquire>
 8002826:	4603      	mov	r3, r0
 8002828:	2b00      	cmp	r3, #0
 800282a:	d106      	bne.n	800283a <StartControlTask+0x76>
        {
            // SMA    (PID + PWM)
            SMA_Update();
 800282c:	f001 fd8e 	bl	800434c <SMA_Update>

            osMutexRelease(smaChannelMutexHandle);
 8002830:	4b13      	ldr	r3, [pc, #76]	@ (8002880 <StartControlTask+0xbc>)
 8002832:	681b      	ldr	r3, [r3, #0]
 8002834:	4618      	mov	r0, r3
 8002836:	f014 f80a 	bl	801684e <osMutexRelease>
        }

        static uint8_t fan_update_counter = 0;
        // I2C mutex     (100ms = 10  1)
        fan_update_counter++;
 800283a:	4b12      	ldr	r3, [pc, #72]	@ (8002884 <StartControlTask+0xc0>)
 800283c:	781b      	ldrb	r3, [r3, #0]
 800283e:	3301      	adds	r3, #1
 8002840:	b2da      	uxtb	r2, r3
 8002842:	4b10      	ldr	r3, [pc, #64]	@ (8002884 <StartControlTask+0xc0>)
 8002844:	701a      	strb	r2, [r3, #0]
        if (fan_update_counter >= 10)
 8002846:	4b0f      	ldr	r3, [pc, #60]	@ (8002884 <StartControlTask+0xc0>)
 8002848:	781b      	ldrb	r3, [r3, #0]
 800284a:	2b09      	cmp	r3, #9
 800284c:	d9c4      	bls.n	80027d8 <StartControlTask+0x14>
        {
            fan_update_counter = 0;
 800284e:	4b0d      	ldr	r3, [pc, #52]	@ (8002884 <StartControlTask+0xc0>)
 8002850:	2200      	movs	r2, #0
 8002852:	701a      	strb	r2, [r3, #0]

			// I2C mutex    
			if (osMutexAcquire(i2cMutexHandle, 5) == osOK)
 8002854:	4b0c      	ldr	r3, [pc, #48]	@ (8002888 <StartControlTask+0xc4>)
 8002856:	681b      	ldr	r3, [r3, #0]
 8002858:	2105      	movs	r1, #5
 800285a:	4618      	mov	r0, r3
 800285c:	f013 ffac 	bl	80167b8 <osMutexAcquire>
 8002860:	4603      	mov	r3, r0
 8002862:	2b00      	cmp	r3, #0
 8002864:	d1b8      	bne.n	80027d8 <StartControlTask+0x14>
			{
				//    
				SMA_UpdateFans();
 8002866:	f001 fde1 	bl	800442c <SMA_UpdateFans>

				osMutexRelease(i2cMutexHandle);
 800286a:	4b07      	ldr	r3, [pc, #28]	@ (8002888 <StartControlTask+0xc4>)
 800286c:	681b      	ldr	r3, [r3, #0]
 800286e:	4618      	mov	r0, r3
 8002870:	f013 ffed 	bl	801684e <osMutexRelease>
    {
 8002874:	e7b0      	b.n	80027d8 <StartControlTask+0x14>
 8002876:	bf00      	nop
 8002878:	58020c00 	.word	0x58020c00
 800287c:	2400267c 	.word	0x2400267c
 8002880:	24002680 	.word	0x24002680
 8002884:	24002694 	.word	0x24002694
 8002888:	24002688 	.word	0x24002688

0800288c <StartTelemetryTask>:
* @param argument: Not used
* @note []    (PRD )
*/
/* USER CODE END Header_StartTelemetryTask */
__weak void StartTelemetryTask(void *argument)
{
 800288c:	b580      	push	{r7, lr}
 800288e:	b084      	sub	sp, #16
 8002890:	af00      	add	r7, sp, #0
 8002892:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartTelemetryTask */
    TickType_t xLastWakeTime;
    // []    
    const TickType_t xPeriod = pdMS_TO_TICKS(TELEMETRY_TASK_PERIOD_MS);  // 12ms (~80Hz)
 8002894:	2314      	movs	r3, #20
 8002896:	60fb      	str	r3, [r7, #12]

    //    (  )
    xLastWakeTime = xTaskGetTickCount();
 8002898:	f015 ffc6 	bl	8018828 <xTaskGetTickCount>
 800289c:	4603      	mov	r3, r0
 800289e:	60bb      	str	r3, [r7, #8]

    for(;;)
    {
        //  12ms  
        vTaskDelayUntil(&xLastWakeTime, xPeriod);
 80028a0:	f107 0308 	add.w	r3, r7, #8
 80028a4:	68f9      	ldr	r1, [r7, #12]
 80028a6:	4618      	mov	r0, r3
 80028a8:	f015 fdec 	bl	8018484 <vTaskDelayUntil>

        // []   
        // uartTxMutex Comm_SendTelemetry_Safe()  
        Comm_SendTelemetry_Safe();
 80028ac:	f7fe fb10 	bl	8000ed0 <Comm_SendTelemetry_Safe>
        vTaskDelayUntil(&xLastWakeTime, xPeriod);
 80028b0:	bf00      	nop
 80028b2:	e7f5      	b.n	80028a0 <StartTelemetryTask+0x14>

080028b4 <NRF70_TestTask>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_NRF70_TestTask */
void NRF70_TestTask(void *argument)
{
 80028b4:	b580      	push	{r7, lr}
 80028b6:	b082      	sub	sp, #8
 80028b8:	af00      	add	r7, sp, #0
 80028ba:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN NRF70_TestTask */
  /* Infinite loop */
  for(;;)
  {
    osDelay(1);
 80028bc:	2001      	movs	r0, #1
 80028be:	f013 feda 	bl	8016676 <osDelay>
 80028c2:	e7fb      	b.n	80028bc <NRF70_TestTask+0x8>

080028c4 <ProcessReceivedByte>:
/**
 * @brief UART    (  )
 * @param byte  
 */
static void ProcessReceivedByte(uint8_t byte)
{
 80028c4:	b580      	push	{r7, lr}
 80028c6:	b082      	sub	sp, #8
 80028c8:	af00      	add	r7, sp, #0
 80028ca:	4603      	mov	r3, r0
 80028cc:	71fb      	strb	r3, [r7, #7]
    //     ('\r'  '\n')
    if (byte == '\r' || byte == '\n')
 80028ce:	79fb      	ldrb	r3, [r7, #7]
 80028d0:	2b0d      	cmp	r3, #13
 80028d2:	d002      	beq.n	80028da <ProcessReceivedByte+0x16>
 80028d4:	79fb      	ldrb	r3, [r7, #7]
 80028d6:	2b0a      	cmp	r3, #10
 80028d8:	d119      	bne.n	800290e <ProcessReceivedByte+0x4a>
    {
        if (cmd_rx_index > 0)
 80028da:	4b1b      	ldr	r3, [pc, #108]	@ (8002948 <ProcessReceivedByte+0x84>)
 80028dc:	881b      	ldrh	r3, [r3, #0]
 80028de:	2b00      	cmp	r3, #0
 80028e0:	d02d      	beq.n	800293e <ProcessReceivedByte+0x7a>
        {
            // Null terminator 
            cmd_rx_buffer[cmd_rx_index] = '\0';
 80028e2:	4b19      	ldr	r3, [pc, #100]	@ (8002948 <ProcessReceivedByte+0x84>)
 80028e4:	881b      	ldrh	r3, [r3, #0]
 80028e6:	461a      	mov	r2, r3
 80028e8:	4b18      	ldr	r3, [pc, #96]	@ (800294c <ProcessReceivedByte+0x88>)
 80028ea:	2100      	movs	r1, #0
 80028ec:	5499      	strb	r1, [r3, r2]

            //   cmdQueue 
            osMessageQueuePut(cmdQueueHandle, cmd_rx_buffer, 0, 0);
 80028ee:	4b18      	ldr	r3, [pc, #96]	@ (8002950 <ProcessReceivedByte+0x8c>)
 80028f0:	6818      	ldr	r0, [r3, #0]
 80028f2:	2300      	movs	r3, #0
 80028f4:	2200      	movs	r2, #0
 80028f6:	4915      	ldr	r1, [pc, #84]	@ (800294c <ProcessReceivedByte+0x88>)
 80028f8:	f014 f97a 	bl	8016bf0 <osMessageQueuePut>

            //  
            cmd_rx_index = 0;
 80028fc:	4b12      	ldr	r3, [pc, #72]	@ (8002948 <ProcessReceivedByte+0x84>)
 80028fe:	2200      	movs	r2, #0
 8002900:	801a      	strh	r2, [r3, #0]
            memset(cmd_rx_buffer, 0, sizeof(cmd_rx_buffer));
 8002902:	2280      	movs	r2, #128	@ 0x80
 8002904:	2100      	movs	r1, #0
 8002906:	4811      	ldr	r0, [pc, #68]	@ (800294c <ProcessReceivedByte+0x88>)
 8002908:	f018 fe9c 	bl	801b644 <memset>
        }
        return;
 800290c:	e017      	b.n	800293e <ProcessReceivedByte+0x7a>
    }

    //   
    if (cmd_rx_index >= (CMD_BUFFER_SIZE - 1))
 800290e:	4b0e      	ldr	r3, [pc, #56]	@ (8002948 <ProcessReceivedByte+0x84>)
 8002910:	881b      	ldrh	r3, [r3, #0]
 8002912:	2b7e      	cmp	r3, #126	@ 0x7e
 8002914:	d908      	bls.n	8002928 <ProcessReceivedByte+0x64>
    {
        cmd_rx_index = 0;
 8002916:	4b0c      	ldr	r3, [pc, #48]	@ (8002948 <ProcessReceivedByte+0x84>)
 8002918:	2200      	movs	r2, #0
 800291a:	801a      	strh	r2, [r3, #0]
        memset(cmd_rx_buffer, 0, sizeof(cmd_rx_buffer));
 800291c:	2280      	movs	r2, #128	@ 0x80
 800291e:	2100      	movs	r1, #0
 8002920:	480a      	ldr	r0, [pc, #40]	@ (800294c <ProcessReceivedByte+0x88>)
 8002922:	f018 fe8f 	bl	801b644 <memset>
        return;
 8002926:	e00b      	b.n	8002940 <ProcessReceivedByte+0x7c>
    }

    //  
    cmd_rx_buffer[cmd_rx_index++] = (char)byte;
 8002928:	4b07      	ldr	r3, [pc, #28]	@ (8002948 <ProcessReceivedByte+0x84>)
 800292a:	881b      	ldrh	r3, [r3, #0]
 800292c:	1c5a      	adds	r2, r3, #1
 800292e:	b291      	uxth	r1, r2
 8002930:	4a05      	ldr	r2, [pc, #20]	@ (8002948 <ProcessReceivedByte+0x84>)
 8002932:	8011      	strh	r1, [r2, #0]
 8002934:	4619      	mov	r1, r3
 8002936:	4a05      	ldr	r2, [pc, #20]	@ (800294c <ProcessReceivedByte+0x88>)
 8002938:	79fb      	ldrb	r3, [r7, #7]
 800293a:	5453      	strb	r3, [r2, r1]
 800293c:	e000      	b.n	8002940 <ProcessReceivedByte+0x7c>
        return;
 800293e:	bf00      	nop
}
 8002940:	3708      	adds	r7, #8
 8002942:	46bd      	mov	sp, r7
 8002944:	bd80      	pop	{r7, pc}
 8002946:	bf00      	nop
 8002948:	2400265c 	.word	0x2400265c
 800294c:	240025dc 	.word	0x240025dc
 8002950:	24002678 	.word	0x24002678

08002954 <RTOS_UART_RxCallback>:
/**
 * @brief UART     (ISR Context)
 * @param byte  
 */
void RTOS_UART_RxCallback(uint8_t byte)
{
 8002954:	b580      	push	{r7, lr}
 8002956:	b082      	sub	sp, #8
 8002958:	af00      	add	r7, sp, #0
 800295a:	4603      	mov	r3, r0
 800295c:	71fb      	strb	r3, [r7, #7]
    // ISR    (CMSIS-RTOS v2 API)
    //  0 = ISR  
    osMessageQueuePut(uartRxQueueHandle, &byte, 0, 0);
 800295e:	4b05      	ldr	r3, [pc, #20]	@ (8002974 <RTOS_UART_RxCallback+0x20>)
 8002960:	6818      	ldr	r0, [r3, #0]
 8002962:	1df9      	adds	r1, r7, #7
 8002964:	2300      	movs	r3, #0
 8002966:	2200      	movs	r2, #0
 8002968:	f014 f942 	bl	8016bf0 <osMessageQueuePut>
}
 800296c:	bf00      	nop
 800296e:	3708      	adds	r7, #8
 8002970:	46bd      	mov	sp, r7
 8002972:	bd80      	pop	{r7, pc}
 8002974:	24002674 	.word	0x24002674

08002978 <RTOS_ADC_ConvCpltCallback>:
/**
 * @brief ADC     (ISR Context)
 * @note [] ISR  - Raw  , float  SensorProcessTask
 */
void RTOS_ADC_ConvCpltCallback(void)
{
 8002978:	b580      	push	{r7, lr}
 800297a:	af00      	add	r7, sp, #0
    extern volatile uint16_t buf_adc1[];

    // ISR: Raw   (~5s, float  )
    Sensor_UpdateADC_ISR(buf_adc1);
 800297c:	4804      	ldr	r0, [pc, #16]	@ (8002990 <RTOS_ADC_ConvCpltCallback+0x18>)
 800297e:	f001 f8d1 	bl	8003b24 <Sensor_UpdateADC_ISR>

    //   (SensorProcessTask )
    osSemaphoreRelease(adcDataReadySemHandle);
 8002982:	4b04      	ldr	r3, [pc, #16]	@ (8002994 <RTOS_ADC_ConvCpltCallback+0x1c>)
 8002984:	681b      	ldr	r3, [r3, #0]
 8002986:	4618      	mov	r0, r3
 8002988:	f014 f87a 	bl	8016a80 <osSemaphoreRelease>
}
 800298c:	bf00      	nop
 800298e:	bd80      	pop	{r7, pc}
 8002990:	240001dc 	.word	0x240001dc
 8002994:	2400268c 	.word	0x2400268c

08002998 <RTOS_FDCAN_RxCallback>:
 * @brief FDCAN    (ISR Context)
 * @param rx_header FDCAN 
 * @param rx_data  
 */
void RTOS_FDCAN_RxCallback(FDCAN_RxHeaderTypeDef *rx_header, uint8_t *rx_data)
{
 8002998:	b580      	push	{r7, lr}
 800299a:	b082      	sub	sp, #8
 800299c:	af00      	add	r7, sp, #0
 800299e:	6078      	str	r0, [r7, #4]
 80029a0:	6039      	str	r1, [r7, #0]
    //    (ISR  )
    Sensor_UpdateCAN(rx_header, rx_data);
 80029a2:	6839      	ldr	r1, [r7, #0]
 80029a4:	6878      	ldr	r0, [r7, #4]
 80029a6:	f000 ff9f 	bl	80038e8 <Sensor_UpdateCAN>

    // ControlTask  ()
    // osThreadFlagsSet(ControlTaskHandle, NOTIFY_CAN_RX);
}
 80029aa:	bf00      	nop
 80029ac:	3708      	adds	r7, #8
 80029ae:	46bd      	mov	sp, r7
 80029b0:	bd80      	pop	{r7, pc}
	...

080029b4 <StartSensorProcessTask>:
 * @brief SensorProcessTask - ADC   (float )
 * @param argument: Not used
 * @note ISR Raw    Task  / 
 */
void StartSensorProcessTask(void *argument)
{
 80029b4:	b580      	push	{r7, lr}
 80029b6:	b082      	sub	sp, #8
 80029b8:	af00      	add	r7, sp, #0
 80029ba:	6078      	str	r0, [r7, #4]
    for(;;)
    {
        // ADC    ( )
        if (osSemaphoreAcquire(adcDataReadySemHandle, osWaitForever) == osOK)
 80029bc:	4b06      	ldr	r3, [pc, #24]	@ (80029d8 <StartSensorProcessTask+0x24>)
 80029be:	681b      	ldr	r3, [r3, #0]
 80029c0:	f04f 31ff 	mov.w	r1, #4294967295
 80029c4:	4618      	mov	r0, r3
 80029c6:	f014 f809 	bl	80169dc <osSemaphoreAcquire>
 80029ca:	4603      	mov	r3, r0
 80029cc:	2b00      	cmp	r3, #0
 80029ce:	d1f5      	bne.n	80029bc <StartSensorProcessTask+0x8>
            // Task context float   (~100s)
            // -   (ADC raw  C)
            // -  
            // -  
            // -   
            Sensor_ProcessADC();
 80029d0:	f001 f8e4 	bl	8003b9c <Sensor_ProcessADC>
        if (osSemaphoreAcquire(adcDataReadySemHandle, osWaitForever) == osOK)
 80029d4:	e7f2      	b.n	80029bc <StartSensorProcessTask+0x8>
 80029d6:	bf00      	nop
 80029d8:	2400268c 	.word	0x2400268c

080029dc <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 80029dc:	b580      	push	{r7, lr}
 80029de:	b08a      	sub	sp, #40	@ 0x28
 80029e0:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80029e2:	f107 0314 	add.w	r3, r7, #20
 80029e6:	2200      	movs	r2, #0
 80029e8:	601a      	str	r2, [r3, #0]
 80029ea:	605a      	str	r2, [r3, #4]
 80029ec:	609a      	str	r2, [r3, #8]
 80029ee:	60da      	str	r2, [r3, #12]
 80029f0:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80029f2:	4b6b      	ldr	r3, [pc, #428]	@ (8002ba0 <MX_GPIO_Init+0x1c4>)
 80029f4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80029f8:	4a69      	ldr	r2, [pc, #420]	@ (8002ba0 <MX_GPIO_Init+0x1c4>)
 80029fa:	f043 0304 	orr.w	r3, r3, #4
 80029fe:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8002a02:	4b67      	ldr	r3, [pc, #412]	@ (8002ba0 <MX_GPIO_Init+0x1c4>)
 8002a04:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8002a08:	f003 0304 	and.w	r3, r3, #4
 8002a0c:	613b      	str	r3, [r7, #16]
 8002a0e:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8002a10:	4b63      	ldr	r3, [pc, #396]	@ (8002ba0 <MX_GPIO_Init+0x1c4>)
 8002a12:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8002a16:	4a62      	ldr	r2, [pc, #392]	@ (8002ba0 <MX_GPIO_Init+0x1c4>)
 8002a18:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8002a1c:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8002a20:	4b5f      	ldr	r3, [pc, #380]	@ (8002ba0 <MX_GPIO_Init+0x1c4>)
 8002a22:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8002a26:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002a2a:	60fb      	str	r3, [r7, #12]
 8002a2c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8002a2e:	4b5c      	ldr	r3, [pc, #368]	@ (8002ba0 <MX_GPIO_Init+0x1c4>)
 8002a30:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8002a34:	4a5a      	ldr	r2, [pc, #360]	@ (8002ba0 <MX_GPIO_Init+0x1c4>)
 8002a36:	f043 0301 	orr.w	r3, r3, #1
 8002a3a:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8002a3e:	4b58      	ldr	r3, [pc, #352]	@ (8002ba0 <MX_GPIO_Init+0x1c4>)
 8002a40:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8002a44:	f003 0301 	and.w	r3, r3, #1
 8002a48:	60bb      	str	r3, [r7, #8]
 8002a4a:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8002a4c:	4b54      	ldr	r3, [pc, #336]	@ (8002ba0 <MX_GPIO_Init+0x1c4>)
 8002a4e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8002a52:	4a53      	ldr	r2, [pc, #332]	@ (8002ba0 <MX_GPIO_Init+0x1c4>)
 8002a54:	f043 0302 	orr.w	r3, r3, #2
 8002a58:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8002a5c:	4b50      	ldr	r3, [pc, #320]	@ (8002ba0 <MX_GPIO_Init+0x1c4>)
 8002a5e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8002a62:	f003 0302 	and.w	r3, r3, #2
 8002a66:	607b      	str	r3, [r7, #4]
 8002a68:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8002a6a:	4b4d      	ldr	r3, [pc, #308]	@ (8002ba0 <MX_GPIO_Init+0x1c4>)
 8002a6c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8002a70:	4a4b      	ldr	r2, [pc, #300]	@ (8002ba0 <MX_GPIO_Init+0x1c4>)
 8002a72:	f043 0308 	orr.w	r3, r3, #8
 8002a76:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8002a7a:	4b49      	ldr	r3, [pc, #292]	@ (8002ba0 <MX_GPIO_Init+0x1c4>)
 8002a7c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8002a80:	f003 0308 	and.w	r3, r3, #8
 8002a84:	603b      	str	r3, [r7, #0]
 8002a86:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, LED2_Pin|CAN2_RESET_Pin|CAN2_SYNC_Pin|CAN1_DIR_Pin, GPIO_PIN_SET);
 8002a88:	2201      	movs	r2, #1
 8002a8a:	f244 21c0 	movw	r1, #17088	@ 0x42c0
 8002a8e:	4845      	ldr	r0, [pc, #276]	@ (8002ba4 <MX_GPIO_Init+0x1c8>)
 8002a90:	f009 fc1e 	bl	800c2d0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(WM_BUCK_GPIO_Port, WM_BUCK_Pin, GPIO_PIN_RESET);
 8002a94:	2200      	movs	r2, #0
 8002a96:	2120      	movs	r1, #32
 8002a98:	4842      	ldr	r0, [pc, #264]	@ (8002ba4 <MX_GPIO_Init+0x1c8>)
 8002a9a:	f009 fc19 	bl	800c2d0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, CAN2_STB_Pin|CAN2_DIR_Pin, GPIO_PIN_SET);
 8002a9e:	2201      	movs	r2, #1
 8002aa0:	f44f 4140 	mov.w	r1, #49152	@ 0xc000
 8002aa4:	4840      	ldr	r0, [pc, #256]	@ (8002ba8 <MX_GPIO_Init+0x1cc>)
 8002aa6:	f009 fc13 	bl	800c2d0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, CAN1_RESET_Pin|CAN1_SYNC_Pin|CAN1_STB_Pin, GPIO_PIN_SET);
 8002aaa:	2201      	movs	r2, #1
 8002aac:	f44f 61e0 	mov.w	r1, #1792	@ 0x700
 8002ab0:	483e      	ldr	r0, [pc, #248]	@ (8002bac <MX_GPIO_Init+0x1d0>)
 8002ab2:	f009 fc0d 	bl	800c2d0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED1_GPIO_Port, LED1_Pin, GPIO_PIN_SET);
 8002ab6:	2201      	movs	r2, #1
 8002ab8:	2104      	movs	r1, #4
 8002aba:	483d      	ldr	r0, [pc, #244]	@ (8002bb0 <MX_GPIO_Init+0x1d4>)
 8002abc:	f009 fc08 	bl	800c2d0 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : LED2_Pin WM_BUCK_Pin CAN2_RESET_Pin CAN2_SYNC_Pin
                           CAN1_DIR_Pin */
  GPIO_InitStruct.Pin = LED2_Pin|WM_BUCK_Pin|CAN2_RESET_Pin|CAN2_SYNC_Pin
 8002ac0:	f244 23e0 	movw	r3, #17120	@ 0x42e0
 8002ac4:	617b      	str	r3, [r7, #20]
                          |CAN1_DIR_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002ac6:	2301      	movs	r3, #1
 8002ac8:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002aca:	2300      	movs	r3, #0
 8002acc:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002ace:	2300      	movs	r3, #0
 8002ad0:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002ad2:	f107 0314 	add.w	r3, r7, #20
 8002ad6:	4619      	mov	r1, r3
 8002ad8:	4832      	ldr	r0, [pc, #200]	@ (8002ba4 <MX_GPIO_Init+0x1c8>)
 8002ada:	f009 fa51 	bl	800bf80 <HAL_GPIO_Init>

  /*Configure GPIO pin : ALERT_Pin */
  GPIO_InitStruct.Pin = ALERT_Pin;
 8002ade:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8002ae2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8002ae4:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 8002ae8:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002aea:	2300      	movs	r3, #0
 8002aec:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(ALERT_GPIO_Port, &GPIO_InitStruct);
 8002aee:	f107 0314 	add.w	r3, r7, #20
 8002af2:	4619      	mov	r1, r3
 8002af4:	482b      	ldr	r0, [pc, #172]	@ (8002ba4 <MX_GPIO_Init+0x1c8>)
 8002af6:	f009 fa43 	bl	800bf80 <HAL_GPIO_Init>

  /*Configure GPIO pin : SW_Pin */
  GPIO_InitStruct.Pin = SW_Pin;
 8002afa:	2320      	movs	r3, #32
 8002afc:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8002afe:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8002b02:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002b04:	2300      	movs	r3, #0
 8002b06:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(SW_GPIO_Port, &GPIO_InitStruct);
 8002b08:	f107 0314 	add.w	r3, r7, #20
 8002b0c:	4619      	mov	r1, r3
 8002b0e:	4827      	ldr	r0, [pc, #156]	@ (8002bac <MX_GPIO_Init+0x1d0>)
 8002b10:	f009 fa36 	bl	800bf80 <HAL_GPIO_Init>

  /*Configure GPIO pin : WM_IRQ_Pin */
  GPIO_InitStruct.Pin = WM_IRQ_Pin;
 8002b14:	2310      	movs	r3, #16
 8002b16:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8002b18:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8002b1c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002b1e:	2300      	movs	r3, #0
 8002b20:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(WM_IRQ_GPIO_Port, &GPIO_InitStruct);
 8002b22:	f107 0314 	add.w	r3, r7, #20
 8002b26:	4619      	mov	r1, r3
 8002b28:	481e      	ldr	r0, [pc, #120]	@ (8002ba4 <MX_GPIO_Init+0x1c8>)
 8002b2a:	f009 fa29 	bl	800bf80 <HAL_GPIO_Init>

  /*Configure GPIO pins : CAN2_STB_Pin CAN2_DIR_Pin */
  GPIO_InitStruct.Pin = CAN2_STB_Pin|CAN2_DIR_Pin;
 8002b2e:	f44f 4340 	mov.w	r3, #49152	@ 0xc000
 8002b32:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002b34:	2301      	movs	r3, #1
 8002b36:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002b38:	2300      	movs	r3, #0
 8002b3a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002b3c:	2300      	movs	r3, #0
 8002b3e:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002b40:	f107 0314 	add.w	r3, r7, #20
 8002b44:	4619      	mov	r1, r3
 8002b46:	4818      	ldr	r0, [pc, #96]	@ (8002ba8 <MX_GPIO_Init+0x1cc>)
 8002b48:	f009 fa1a 	bl	800bf80 <HAL_GPIO_Init>

  /*Configure GPIO pins : CAN1_RESET_Pin CAN1_SYNC_Pin CAN1_STB_Pin */
  GPIO_InitStruct.Pin = CAN1_RESET_Pin|CAN1_SYNC_Pin|CAN1_STB_Pin;
 8002b4c:	f44f 63e0 	mov.w	r3, #1792	@ 0x700
 8002b50:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002b52:	2301      	movs	r3, #1
 8002b54:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002b56:	2300      	movs	r3, #0
 8002b58:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002b5a:	2300      	movs	r3, #0
 8002b5c:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002b5e:	f107 0314 	add.w	r3, r7, #20
 8002b62:	4619      	mov	r1, r3
 8002b64:	4811      	ldr	r0, [pc, #68]	@ (8002bac <MX_GPIO_Init+0x1d0>)
 8002b66:	f009 fa0b 	bl	800bf80 <HAL_GPIO_Init>

  /*Configure GPIO pin : LED1_Pin */
  GPIO_InitStruct.Pin = LED1_Pin;
 8002b6a:	2304      	movs	r3, #4
 8002b6c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002b6e:	2301      	movs	r3, #1
 8002b70:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002b72:	2300      	movs	r3, #0
 8002b74:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002b76:	2300      	movs	r3, #0
 8002b78:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LED1_GPIO_Port, &GPIO_InitStruct);
 8002b7a:	f107 0314 	add.w	r3, r7, #20
 8002b7e:	4619      	mov	r1, r3
 8002b80:	480b      	ldr	r0, [pc, #44]	@ (8002bb0 <MX_GPIO_Init+0x1d4>)
 8002b82:	f009 f9fd 	bl	800bf80 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI4_IRQn, 5, 0);
 8002b86:	2200      	movs	r2, #0
 8002b88:	2105      	movs	r1, #5
 8002b8a:	200a      	movs	r0, #10
 8002b8c:	f005 f9fe 	bl	8007f8c <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI4_IRQn);
 8002b90:	200a      	movs	r0, #10
 8002b92:	f005 fa15 	bl	8007fc0 <HAL_NVIC_EnableIRQ>

}
 8002b96:	bf00      	nop
 8002b98:	3728      	adds	r7, #40	@ 0x28
 8002b9a:	46bd      	mov	sp, r7
 8002b9c:	bd80      	pop	{r7, pc}
 8002b9e:	bf00      	nop
 8002ba0:	58024400 	.word	0x58024400
 8002ba4:	58020800 	.word	0x58020800
 8002ba8:	58020400 	.word	0x58020400
 8002bac:	58020000 	.word	0x58020000
 8002bb0:	58020c00 	.word	0x58020c00

08002bb4 <MX_I2C4_Init>:

I2C_HandleTypeDef hi2c4;

/* I2C4 init function */
void MX_I2C4_Init(void)
{
 8002bb4:	b580      	push	{r7, lr}
 8002bb6:	af00      	add	r7, sp, #0
  /* USER CODE END I2C4_Init 0 */

  /* USER CODE BEGIN I2C4_Init 1 */

  /* USER CODE END I2C4_Init 1 */
  hi2c4.Instance = I2C4;
 8002bb8:	4b1b      	ldr	r3, [pc, #108]	@ (8002c28 <MX_I2C4_Init+0x74>)
 8002bba:	4a1c      	ldr	r2, [pc, #112]	@ (8002c2c <MX_I2C4_Init+0x78>)
 8002bbc:	601a      	str	r2, [r3, #0]
  hi2c4.Init.Timing = 0x80100780;
 8002bbe:	4b1a      	ldr	r3, [pc, #104]	@ (8002c28 <MX_I2C4_Init+0x74>)
 8002bc0:	4a1b      	ldr	r2, [pc, #108]	@ (8002c30 <MX_I2C4_Init+0x7c>)
 8002bc2:	605a      	str	r2, [r3, #4]
  hi2c4.Init.OwnAddress1 = 0;
 8002bc4:	4b18      	ldr	r3, [pc, #96]	@ (8002c28 <MX_I2C4_Init+0x74>)
 8002bc6:	2200      	movs	r2, #0
 8002bc8:	609a      	str	r2, [r3, #8]
  hi2c4.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8002bca:	4b17      	ldr	r3, [pc, #92]	@ (8002c28 <MX_I2C4_Init+0x74>)
 8002bcc:	2201      	movs	r2, #1
 8002bce:	60da      	str	r2, [r3, #12]
  hi2c4.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8002bd0:	4b15      	ldr	r3, [pc, #84]	@ (8002c28 <MX_I2C4_Init+0x74>)
 8002bd2:	2200      	movs	r2, #0
 8002bd4:	611a      	str	r2, [r3, #16]
  hi2c4.Init.OwnAddress2 = 0;
 8002bd6:	4b14      	ldr	r3, [pc, #80]	@ (8002c28 <MX_I2C4_Init+0x74>)
 8002bd8:	2200      	movs	r2, #0
 8002bda:	615a      	str	r2, [r3, #20]
  hi2c4.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8002bdc:	4b12      	ldr	r3, [pc, #72]	@ (8002c28 <MX_I2C4_Init+0x74>)
 8002bde:	2200      	movs	r2, #0
 8002be0:	619a      	str	r2, [r3, #24]
  hi2c4.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8002be2:	4b11      	ldr	r3, [pc, #68]	@ (8002c28 <MX_I2C4_Init+0x74>)
 8002be4:	2200      	movs	r2, #0
 8002be6:	61da      	str	r2, [r3, #28]
  hi2c4.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8002be8:	4b0f      	ldr	r3, [pc, #60]	@ (8002c28 <MX_I2C4_Init+0x74>)
 8002bea:	2200      	movs	r2, #0
 8002bec:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c4) != HAL_OK)
 8002bee:	480e      	ldr	r0, [pc, #56]	@ (8002c28 <MX_I2C4_Init+0x74>)
 8002bf0:	f009 fbc6 	bl	800c380 <HAL_I2C_Init>
 8002bf4:	4603      	mov	r3, r0
 8002bf6:	2b00      	cmp	r3, #0
 8002bf8:	d001      	beq.n	8002bfe <MX_I2C4_Init+0x4a>
  {
    Error_Handler();
 8002bfa:	f000 faa7 	bl	800314c <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c4, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8002bfe:	2100      	movs	r1, #0
 8002c00:	4809      	ldr	r0, [pc, #36]	@ (8002c28 <MX_I2C4_Init+0x74>)
 8002c02:	f00a f949 	bl	800ce98 <HAL_I2CEx_ConfigAnalogFilter>
 8002c06:	4603      	mov	r3, r0
 8002c08:	2b00      	cmp	r3, #0
 8002c0a:	d001      	beq.n	8002c10 <MX_I2C4_Init+0x5c>
  {
    Error_Handler();
 8002c0c:	f000 fa9e 	bl	800314c <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c4, 0) != HAL_OK)
 8002c10:	2100      	movs	r1, #0
 8002c12:	4805      	ldr	r0, [pc, #20]	@ (8002c28 <MX_I2C4_Init+0x74>)
 8002c14:	f00a f98b 	bl	800cf2e <HAL_I2CEx_ConfigDigitalFilter>
 8002c18:	4603      	mov	r3, r0
 8002c1a:	2b00      	cmp	r3, #0
 8002c1c:	d001      	beq.n	8002c22 <MX_I2C4_Init+0x6e>
  {
    Error_Handler();
 8002c1e:	f000 fa95 	bl	800314c <Error_Handler>
  }
  /* USER CODE BEGIN I2C4_Init 2 */

  /* USER CODE END I2C4_Init 2 */

}
 8002c22:	bf00      	nop
 8002c24:	bd80      	pop	{r7, pc}
 8002c26:	bf00      	nop
 8002c28:	24002698 	.word	0x24002698
 8002c2c:	58001c00 	.word	0x58001c00
 8002c30:	80100780 	.word	0x80100780

08002c34 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 8002c34:	b580      	push	{r7, lr}
 8002c36:	b0b8      	sub	sp, #224	@ 0xe0
 8002c38:	af00      	add	r7, sp, #0
 8002c3a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002c3c:	f107 03cc 	add.w	r3, r7, #204	@ 0xcc
 8002c40:	2200      	movs	r2, #0
 8002c42:	601a      	str	r2, [r3, #0]
 8002c44:	605a      	str	r2, [r3, #4]
 8002c46:	609a      	str	r2, [r3, #8]
 8002c48:	60da      	str	r2, [r3, #12]
 8002c4a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8002c4c:	f107 0310 	add.w	r3, r7, #16
 8002c50:	22b8      	movs	r2, #184	@ 0xb8
 8002c52:	2100      	movs	r1, #0
 8002c54:	4618      	mov	r0, r3
 8002c56:	f018 fcf5 	bl	801b644 <memset>
  if(i2cHandle->Instance==I2C4)
 8002c5a:	687b      	ldr	r3, [r7, #4]
 8002c5c:	681b      	ldr	r3, [r3, #0]
 8002c5e:	4a27      	ldr	r2, [pc, #156]	@ (8002cfc <HAL_I2C_MspInit+0xc8>)
 8002c60:	4293      	cmp	r3, r2
 8002c62:	d146      	bne.n	8002cf2 <HAL_I2C_MspInit+0xbe>

  /* USER CODE END I2C4_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2C4;
 8002c64:	f04f 0210 	mov.w	r2, #16
 8002c68:	f04f 0300 	mov.w	r3, #0
 8002c6c:	e9c7 2304 	strd	r2, r3, [r7, #16]
    PeriphClkInitStruct.I2c4ClockSelection = RCC_I2C4CLKSOURCE_D3PCLK1;
 8002c70:	2300      	movs	r3, #0
 8002c72:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8002c76:	f107 0310 	add.w	r3, r7, #16
 8002c7a:	4618      	mov	r0, r3
 8002c7c:	f00c fd60 	bl	800f740 <HAL_RCCEx_PeriphCLKConfig>
 8002c80:	4603      	mov	r3, r0
 8002c82:	2b00      	cmp	r3, #0
 8002c84:	d001      	beq.n	8002c8a <HAL_I2C_MspInit+0x56>
    {
      Error_Handler();
 8002c86:	f000 fa61 	bl	800314c <Error_Handler>
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002c8a:	4b1d      	ldr	r3, [pc, #116]	@ (8002d00 <HAL_I2C_MspInit+0xcc>)
 8002c8c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8002c90:	4a1b      	ldr	r2, [pc, #108]	@ (8002d00 <HAL_I2C_MspInit+0xcc>)
 8002c92:	f043 0302 	orr.w	r3, r3, #2
 8002c96:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8002c9a:	4b19      	ldr	r3, [pc, #100]	@ (8002d00 <HAL_I2C_MspInit+0xcc>)
 8002c9c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8002ca0:	f003 0302 	and.w	r3, r3, #2
 8002ca4:	60fb      	str	r3, [r7, #12]
 8002ca6:	68fb      	ldr	r3, [r7, #12]
    /**I2C4 GPIO Configuration
    PB8     ------> I2C4_SCL
    PB9     ------> I2C4_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8002ca8:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8002cac:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8002cb0:	2312      	movs	r3, #18
 8002cb2:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002cb6:	2300      	movs	r3, #0
 8002cb8:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002cbc:	2300      	movs	r3, #0
 8002cbe:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
    GPIO_InitStruct.Alternate = GPIO_AF6_I2C4;
 8002cc2:	2306      	movs	r3, #6
 8002cc4:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002cc8:	f107 03cc 	add.w	r3, r7, #204	@ 0xcc
 8002ccc:	4619      	mov	r1, r3
 8002cce:	480d      	ldr	r0, [pc, #52]	@ (8002d04 <HAL_I2C_MspInit+0xd0>)
 8002cd0:	f009 f956 	bl	800bf80 <HAL_GPIO_Init>

    /* I2C4 clock enable */
    __HAL_RCC_I2C4_CLK_ENABLE();
 8002cd4:	4b0a      	ldr	r3, [pc, #40]	@ (8002d00 <HAL_I2C_MspInit+0xcc>)
 8002cd6:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8002cda:	4a09      	ldr	r2, [pc, #36]	@ (8002d00 <HAL_I2C_MspInit+0xcc>)
 8002cdc:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8002ce0:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 8002ce4:	4b06      	ldr	r3, [pc, #24]	@ (8002d00 <HAL_I2C_MspInit+0xcc>)
 8002ce6:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8002cea:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002cee:	60bb      	str	r3, [r7, #8]
 8002cf0:	68bb      	ldr	r3, [r7, #8]
  /* USER CODE BEGIN I2C4_MspInit 1 */

  /* USER CODE END I2C4_MspInit 1 */
  }
}
 8002cf2:	bf00      	nop
 8002cf4:	37e0      	adds	r7, #224	@ 0xe0
 8002cf6:	46bd      	mov	sp, r7
 8002cf8:	bd80      	pop	{r7, pc}
 8002cfa:	bf00      	nop
 8002cfc:	58001c00 	.word	0x58001c00
 8002d00:	58024400 	.word	0x58024400
 8002d04:	58020400 	.word	0x58020400

08002d08 <HAL_FDCAN_RxFifo0Callback>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
void HAL_FDCAN_RxFifo0Callback(FDCAN_HandleTypeDef *hfdcan, uint32_t RxFifo0ITs)
{
 8002d08:	b580      	push	{r7, lr}
 8002d0a:	b08e      	sub	sp, #56	@ 0x38
 8002d0c:	af00      	add	r7, sp, #0
 8002d0e:	6078      	str	r0, [r7, #4]
 8002d10:	6039      	str	r1, [r7, #0]
	LED2_toggle;
 8002d12:	4b16      	ldr	r3, [pc, #88]	@ (8002d6c <HAL_FDCAN_RxFifo0Callback+0x64>)
 8002d14:	695b      	ldr	r3, [r3, #20]
 8002d16:	041b      	lsls	r3, r3, #16
 8002d18:	f003 4280 	and.w	r2, r3, #1073741824	@ 0x40000000
 8002d1c:	4b13      	ldr	r3, [pc, #76]	@ (8002d6c <HAL_FDCAN_RxFifo0Callback+0x64>)
 8002d1e:	695b      	ldr	r3, [r3, #20]
 8002d20:	43db      	mvns	r3, r3
 8002d22:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002d26:	4911      	ldr	r1, [pc, #68]	@ (8002d6c <HAL_FDCAN_RxFifo0Callback+0x64>)
 8002d28:	4313      	orrs	r3, r2
 8002d2a:	618b      	str	r3, [r1, #24]
	if((RxFifo0ITs & FDCAN_IT_RX_FIFO0_NEW_MESSAGE) == RESET)
 8002d2c:	683b      	ldr	r3, [r7, #0]
 8002d2e:	f003 0301 	and.w	r3, r3, #1
 8002d32:	2b00      	cmp	r3, #0
 8002d34:	d016      	beq.n	8002d64 <HAL_FDCAN_RxFifo0Callback+0x5c>
    }

    /* Retrieve Rx messages from RX FIFO0 */
	FDCAN_RxHeaderTypeDef rx_header;
	uint8_t rx_data[8];
    if (HAL_FDCAN_GetRxMessage(hfdcan, FDCAN_RX_FIFO0, &rx_header, rx_data) != HAL_OK)
 8002d36:	f107 0308 	add.w	r3, r7, #8
 8002d3a:	f107 0210 	add.w	r2, r7, #16
 8002d3e:	2140      	movs	r1, #64	@ 0x40
 8002d40:	6878      	ldr	r0, [r7, #4]
 8002d42:	f008 faa7 	bl	800b294 <HAL_FDCAN_GetRxMessage>
 8002d46:	4603      	mov	r3, r0
 8002d48:	2b00      	cmp	r3, #0
 8002d4a:	d002      	beq.n	8002d52 <HAL_FDCAN_RxFifo0Callback+0x4a>
    {
        Error_Handler();
 8002d4c:	f000 f9fe 	bl	800314c <Error_Handler>
        return;
 8002d50:	e009      	b.n	8002d66 <HAL_FDCAN_RxFifo0Callback+0x5e>
    }
    //force sensor update
    //Sensor_UpdateCAN(&rx_header, rx_data);
    RTOS_FDCAN_RxCallback(&rx_header, rx_data);
 8002d52:	f107 0208 	add.w	r2, r7, #8
 8002d56:	f107 0310 	add.w	r3, r7, #16
 8002d5a:	4611      	mov	r1, r2
 8002d5c:	4618      	mov	r0, r3
 8002d5e:	f7ff fe1b 	bl	8002998 <RTOS_FDCAN_RxCallback>
 8002d62:	e000      	b.n	8002d66 <HAL_FDCAN_RxFifo0Callback+0x5e>
        return;
 8002d64:	bf00      	nop
}
 8002d66:	3738      	adds	r7, #56	@ 0x38
 8002d68:	46bd      	mov	sp, r7
 8002d6a:	bd80      	pop	{r7, pc}
 8002d6c:	58020800 	.word	0x58020800

08002d70 <HAL_ADC_ConvCpltCallback>:

void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef *hadc)
{
 8002d70:	b580      	push	{r7, lr}
 8002d72:	b082      	sub	sp, #8
 8002d74:	af00      	add	r7, sp, #0
 8002d76:	6078      	str	r0, [r7, #4]
    if (hadc->Instance == ADC1)
 8002d78:	687b      	ldr	r3, [r7, #4]
 8002d7a:	681b      	ldr	r3, [r3, #0]
 8002d7c:	4a04      	ldr	r2, [pc, #16]	@ (8002d90 <HAL_ADC_ConvCpltCallback+0x20>)
 8002d7e:	4293      	cmp	r3, r2
 8002d80:	d101      	bne.n	8002d86 <HAL_ADC_ConvCpltCallback+0x16>
	{
		//LED1_toggle;
		//Sensor_UpdateADC(buf_adc1);
		RTOS_ADC_ConvCpltCallback();
 8002d82:	f7ff fdf9 	bl	8002978 <RTOS_ADC_ConvCpltCallback>
    }
}
 8002d86:	bf00      	nop
 8002d88:	3708      	adds	r7, #8
 8002d8a:	46bd      	mov	sp, r7
 8002d8c:	bd80      	pop	{r7, pc}
 8002d8e:	bf00      	nop
 8002d90:	40022000 	.word	0x40022000

08002d94 <HAL_UART_RxCpltCallback>:

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8002d94:	b580      	push	{r7, lr}
 8002d96:	b084      	sub	sp, #16
 8002d98:	af00      	add	r7, sp, #0
 8002d9a:	6078      	str	r0, [r7, #4]
    if (huart->Instance == USART3) {
 8002d9c:	687b      	ldr	r3, [r7, #4]
 8002d9e:	681b      	ldr	r3, [r3, #0]
 8002da0:	4a0f      	ldr	r2, [pc, #60]	@ (8002de0 <HAL_UART_RxCpltCallback+0x4c>)
 8002da2:	4293      	cmp	r3, r2
 8002da4:	d117      	bne.n	8002dd6 <HAL_UART_RxCpltCallback+0x42>

    	RTOS_UART_RxCallback(uart_rx_byte);
 8002da6:	4b0f      	ldr	r3, [pc, #60]	@ (8002de4 <HAL_UART_RxCpltCallback+0x50>)
 8002da8:	781b      	ldrb	r3, [r3, #0]
 8002daa:	4618      	mov	r0, r3
 8002dac:	f7ff fdd2 	bl	8002954 <RTOS_UART_RxCallback>

        //     
        //Comm_RxByteCallback(uart_rx_byte);

        //     - CRITICAL for continuous reception
        HAL_StatusTypeDef status = HAL_UART_Receive_IT(&huart3, &uart_rx_byte, 1);
 8002db0:	2201      	movs	r2, #1
 8002db2:	490c      	ldr	r1, [pc, #48]	@ (8002de4 <HAL_UART_RxCpltCallback+0x50>)
 8002db4:	480c      	ldr	r0, [pc, #48]	@ (8002de8 <HAL_UART_RxCpltCallback+0x54>)
 8002db6:	f010 fd73 	bl	80138a0 <HAL_UART_Receive_IT>
 8002dba:	4603      	mov	r3, r0
 8002dbc:	73fb      	strb	r3, [r7, #15]
        if (status != HAL_OK) {
 8002dbe:	7bfb      	ldrb	r3, [r7, #15]
 8002dc0:	2b00      	cmp	r3, #0
 8002dc2:	d008      	beq.n	8002dd6 <HAL_UART_RxCpltCallback+0x42>
            // If re-arming fails, force UART state reset and retry
            huart3.RxState = HAL_UART_STATE_READY;
 8002dc4:	4b08      	ldr	r3, [pc, #32]	@ (8002de8 <HAL_UART_RxCpltCallback+0x54>)
 8002dc6:	2220      	movs	r2, #32
 8002dc8:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
            HAL_UART_Receive_IT(&huart3, &uart_rx_byte, 1);
 8002dcc:	2201      	movs	r2, #1
 8002dce:	4905      	ldr	r1, [pc, #20]	@ (8002de4 <HAL_UART_RxCpltCallback+0x50>)
 8002dd0:	4805      	ldr	r0, [pc, #20]	@ (8002de8 <HAL_UART_RxCpltCallback+0x54>)
 8002dd2:	f010 fd65 	bl	80138a0 <HAL_UART_Receive_IT>
        }
    }
}
 8002dd6:	bf00      	nop
 8002dd8:	3710      	adds	r7, #16
 8002dda:	46bd      	mov	sp, r7
 8002ddc:	bd80      	pop	{r7, pc}
 8002dde:	bf00      	nop
 8002de0:	40004800 	.word	0x40004800
 8002de4:	2400283c 	.word	0x2400283c
 8002de8:	24002da4 	.word	0x24002da4

08002dec <HAL_UART_TxCpltCallback>:
/**
 * @brief UART DMA   
 * @note DMA     
 */
void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8002dec:	b580      	push	{r7, lr}
 8002dee:	b082      	sub	sp, #8
 8002df0:	af00      	add	r7, sp, #0
 8002df2:	6078      	str	r0, [r7, #4]
    if (huart->Instance == USART3) {
 8002df4:	687b      	ldr	r3, [r7, #4]
 8002df6:	681b      	ldr	r3, [r3, #0]
 8002df8:	4a04      	ldr	r2, [pc, #16]	@ (8002e0c <HAL_UART_TxCpltCallback+0x20>)
 8002dfa:	4293      	cmp	r3, r2
 8002dfc:	d101      	bne.n	8002e02 <HAL_UART_TxCpltCallback+0x16>
        //     
        Comm_UART_TxCpltCallback();
 8002dfe:	f7fe fd61 	bl	80018c4 <Comm_UART_TxCpltCallback>
    }
}
 8002e02:	bf00      	nop
 8002e04:	3708      	adds	r7, #8
 8002e06:	46bd      	mov	sp, r7
 8002e08:	bd80      	pop	{r7, pc}
 8002e0a:	bf00      	nop
 8002e0c:	40004800 	.word	0x40004800

08002e10 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8002e10:	b580      	push	{r7, lr}
 8002e12:	b088      	sub	sp, #32
 8002e14:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 1 */

  /* USER CODE END 1 */

  /* MPU Configuration--------------------------------------------------------*/
  MPU_Config();
 8002e16:	f000 f95b 	bl	80030d0 <MPU_Config>

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8002e1a:	f002 ff19 	bl	8005c50 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8002e1e:	f000 f8e9 	bl	8002ff4 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8002e22:	f7ff fddb 	bl	80029dc <MX_GPIO_Init>
  MX_DMA_Init();
 8002e26:	f7fe ff07 	bl	8001c38 <MX_DMA_Init>
  MX_ADC1_Init();
 8002e2a:	f7fd fe63 	bl	8000af4 <MX_ADC1_Init>
  MX_FDCAN1_Init();
 8002e2e:	f7ff f9a1 	bl	8002174 <MX_FDCAN1_Init>
  MX_FDCAN2_Init();
 8002e32:	f7ff fa05 	bl	8002240 <MX_FDCAN2_Init>
  MX_I2C4_Init();
 8002e36:	f7ff febd 	bl	8002bb4 <MX_I2C4_Init>
  MX_TIM2_Init();
 8002e3a:	f002 f9b5 	bl	80051a8 <MX_TIM2_Init>
  MX_TIM3_Init();
 8002e3e:	f002 fa33 	bl	80052a8 <MX_TIM3_Init>
  MX_TIM4_Init();
 8002e42:	f002 fab3 	bl	80053ac <MX_TIM4_Init>
  MX_TIM15_Init();
 8002e46:	f002 fbd7 	bl	80055f8 <MX_TIM15_Init>
  MX_USART3_UART_Init();
 8002e4a:	f002 fde5 	bl	8005a18 <MX_USART3_UART_Init>
  MX_TIM5_Init();
 8002e4e:	f002 fb2f 	bl	80054b0 <MX_TIM5_Init>
  MX_TIM8_Init();
 8002e52:	f002 fb7d 	bl	8005550 <MX_TIM8_Init>
  MX_OCTOSPI1_Init();
 8002e56:	f000 fbd1 	bl	80035fc <MX_OCTOSPI1_Init>
  /* USER CODE BEGIN 2 */

  // nRF7002 (WM02C)  
  printf("\r\n\r\n*** Starting nRF7002 Communication Test ***\r\n");
 8002e5a:	4852      	ldr	r0, [pc, #328]	@ (8002fa4 <main+0x194>)
 8002e5c:	f018 f9ca 	bl	801b1f4 <puts>

  //   
  if (NRF70_Test_Init(&hospi1) != HAL_OK) {
 8002e60:	4851      	ldr	r0, [pc, #324]	@ (8002fa8 <main+0x198>)
 8002e62:	f000 f979 	bl	8003158 <NRF70_Test_Init>
 8002e66:	4603      	mov	r3, r0
 8002e68:	2b00      	cmp	r3, #0
 8002e6a:	d003      	beq.n	8002e74 <main+0x64>
      printf("ERROR: NRF70_Test_Init failed!\r\n");
 8002e6c:	484f      	ldr	r0, [pc, #316]	@ (8002fac <main+0x19c>)
 8002e6e:	f018 f9c1 	bl	801b1f4 <puts>
 8002e72:	e013      	b.n	8002e9c <main+0x8c>
  } else {
      //   
      NRF70_TestResult_t test_result;
      bool all_passed = NRF70_RunFullTest(&test_result);
 8002e74:	1d3b      	adds	r3, r7, #4
 8002e76:	4618      	mov	r0, r3
 8002e78:	f000 f9dc 	bl	8003234 <NRF70_RunFullTest>
 8002e7c:	4603      	mov	r3, r0
 8002e7e:	77fb      	strb	r3, [r7, #31]

      //  
      NRF70_PrintTestResult(&test_result);
 8002e80:	1d3b      	adds	r3, r7, #4
 8002e82:	4618      	mov	r0, r3
 8002e84:	f000 fa64 	bl	8003350 <NRF70_PrintTestResult>

      if (all_passed) {
 8002e88:	7ffb      	ldrb	r3, [r7, #31]
 8002e8a:	2b00      	cmp	r3, #0
 8002e8c:	d003      	beq.n	8002e96 <main+0x86>
          printf("\r\n*** nRF7002 Ready for Wi-Fi Driver Porting! ***\r\n");
 8002e8e:	4848      	ldr	r0, [pc, #288]	@ (8002fb0 <main+0x1a0>)
 8002e90:	f018 f9b0 	bl	801b1f4 <puts>
 8002e94:	e002      	b.n	8002e9c <main+0x8c>
      } else {
          printf("\r\n*** Check hardware connections ***\r\n");
 8002e96:	4847      	ldr	r0, [pc, #284]	@ (8002fb4 <main+0x1a4>)
 8002e98:	f018 f9ac 	bl	801b1f4 <puts>
      }
  }

  printf("\r\n");
 8002e9c:	4846      	ldr	r0, [pc, #280]	@ (8002fb8 <main+0x1a8>)
 8002e9e:	f018 f9a9 	bl	801b1f4 <puts>


  setbuf(stdin, NULL);
 8002ea2:	4b46      	ldr	r3, [pc, #280]	@ (8002fbc <main+0x1ac>)
 8002ea4:	681b      	ldr	r3, [r3, #0]
 8002ea6:	685b      	ldr	r3, [r3, #4]
 8002ea8:	2100      	movs	r1, #0
 8002eaa:	4618      	mov	r0, r3
 8002eac:	f018 f9aa 	bl	801b204 <setbuf>
  RegisterErrorCallback(MyErrorCallback);
 8002eb0:	4843      	ldr	r0, [pc, #268]	@ (8002fc0 <main+0x1b0>)
 8002eb2:	f7fe fe15 	bl	8001ae0 <RegisterErrorCallback>
//RegisterErrorCallback(MyErrorCallback_Msg);
//RegisterErrorCallback(MyErrorCallback_Code_Msg);
  LogFifo_Init();
 8002eb6:	f7fe fe5f 	bl	8001b78 <LogFifo_Init>
  DWT_Init();
 8002eba:	f7fe fdbd 	bl	8001a38 <DWT_Init>

  Sensor_Init();
 8002ebe:	f000 fccb 	bl	8003858 <Sensor_Init>

  GPIO_WRITE_0(CAN2_STB_GPIO_Port, CAN2_STB_Pin);
 8002ec2:	4b40      	ldr	r3, [pc, #256]	@ (8002fc4 <main+0x1b4>)
 8002ec4:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8002ec8:	619a      	str	r2, [r3, #24]
  FDCAN_Init();
 8002eca:	f7ff fb07 	bl	80024dc <FDCAN_Init>
  HAL_Delay(200);
 8002ece:	20c8      	movs	r0, #200	@ 0xc8
 8002ed0:	f002 ff1a 	bl	8005d08 <HAL_Delay>

  HAL_ADCEx_LinearCalibration_FactorLoad(&hadc1);
 8002ed4:	483c      	ldr	r0, [pc, #240]	@ (8002fc8 <main+0x1b8>)
 8002ed6:	f004 fe77 	bl	8007bc8 <HAL_ADCEx_LinearCalibration_FactorLoad>
  HAL_ADCEx_Calibration_Start(&hadc1, ADC_CALIB_OFFSET, ADC_SINGLE_ENDED);
 8002eda:	f240 72ff 	movw	r2, #2047	@ 0x7ff
 8002ede:	2100      	movs	r1, #0
 8002ee0:	4839      	ldr	r0, [pc, #228]	@ (8002fc8 <main+0x1b8>)
 8002ee2:	f004 fd51 	bl	8007988 <HAL_ADCEx_Calibration_Start>
  HAL_Delay(10);
 8002ee6:	200a      	movs	r0, #10
 8002ee8:	f002 ff0e 	bl	8005d08 <HAL_Delay>
  HAL_ADC_Start_DMA(&hadc1, (uint32_t *)buf_adc1, 6);
 8002eec:	2206      	movs	r2, #6
 8002eee:	4937      	ldr	r1, [pc, #220]	@ (8002fcc <main+0x1bc>)
 8002ef0:	4835      	ldr	r0, [pc, #212]	@ (8002fc8 <main+0x1b8>)
 8002ef2:	f003 fc61 	bl	80067b8 <HAL_ADC_Start_DMA>

  uint32_t target_hz = 100u;
 8002ef6:	2364      	movs	r3, #100	@ 0x64
 8002ef8:	61bb      	str	r3, [r7, #24]
  emc_profile_t profile = EMC_PROFILE_POWER_GATING;
 8002efa:	2301      	movs	r3, #1
 8002efc:	75fb      	strb	r3, [r7, #23]
//emc_profile_t profile = EMC_PROFILE_4WIRE_FAN;
  Fans6_Init(profile, target_hz);
 8002efe:	7dfb      	ldrb	r3, [r7, #23]
 8002f00:	69b9      	ldr	r1, [r7, #24]
 8002f02:	4618      	mov	r0, r3
 8002f04:	f7ff f8f2 	bl	80020ec <Fans6_Init>
//Fan6_SetDuty(1u, 10.0f);

//HAL_TIM_Base_Start(&htim8);
  HAL_TIM_Base_Start_IT(&htim8);
 8002f08:	4831      	ldr	r0, [pc, #196]	@ (8002fd0 <main+0x1c0>)
 8002f0a:	f00f f857 	bl	8011fbc <HAL_TIM_Base_Start_IT>

  // SMA    ( : 10ms)
  SMA_Init(10);
 8002f0e:	200a      	movs	r0, #10
 8002f10:	f001 f872 	bl	8003ff8 <SMA_Init>

  // USART   
  Comm_Init(&huart3);
 8002f14:	482f      	ldr	r0, [pc, #188]	@ (8002fd4 <main+0x1c4>)
 8002f16:	f7fd ff8d 	bl	8000e34 <Comm_Init>

  // UART    ( )
  HAL_UART_Receive_IT(&huart3, &uart_rx_byte, 1);
 8002f1a:	2201      	movs	r2, #1
 8002f1c:	492e      	ldr	r1, [pc, #184]	@ (8002fd8 <main+0x1c8>)
 8002f1e:	482d      	ldr	r0, [pc, #180]	@ (8002fd4 <main+0x1c4>)
 8002f20:	f010 fcbe 	bl	80138a0 <HAL_UART_Receive_IT>

  system.state_level = SYSTEM_GO;
 8002f24:	4b2d      	ldr	r3, [pc, #180]	@ (8002fdc <main+0x1cc>)
 8002f26:	2202      	movs	r2, #2
 8002f28:	701a      	strb	r2, [r3, #0]
  LED1_on;
 8002f2a:	4b2d      	ldr	r3, [pc, #180]	@ (8002fe0 <main+0x1d0>)
 8002f2c:	f44f 2280 	mov.w	r2, #262144	@ 0x40000
 8002f30:	619a      	str	r2, [r3, #24]

  // Send startup message via UART (proves TX works)
  const char *startup_msg = "\r\n=== SYSTEM READY - Commands enabled ===\r\n";
 8002f32:	4b2c      	ldr	r3, [pc, #176]	@ (8002fe4 <main+0x1d4>)
 8002f34:	613b      	str	r3, [r7, #16]
  HAL_UART_Transmit(&huart3, (uint8_t*)startup_msg, strlen(startup_msg), 100);
 8002f36:	6938      	ldr	r0, [r7, #16]
 8002f38:	f7fd fa4a 	bl	80003d0 <strlen>
 8002f3c:	4603      	mov	r3, r0
 8002f3e:	b29a      	uxth	r2, r3
 8002f40:	2364      	movs	r3, #100	@ 0x64
 8002f42:	6939      	ldr	r1, [r7, #16]
 8002f44:	4823      	ldr	r0, [pc, #140]	@ (8002fd4 <main+0x1c4>)
 8002f46:	f010 fb55 	bl	80135f4 <HAL_UART_Transmit>
  SMA_SetPIDGains(CH_BICEPS_R, 2.5f, 0.3f, 0.05f);
#endif

  //     (CH4, CH5 -  L/R)
#if CH4_ENABLE
  SMA_SetMode(CH_WAIST_L, SMA_MODE_TEMP_CONTROL);
 8002f4a:	2102      	movs	r1, #2
 8002f4c:	2004      	movs	r0, #4
 8002f4e:	f001 f875 	bl	800403c <SMA_SetMode>
  SMA_SetTargetTemp(CH_WAIST_L, 20.0f);  //    20C
 8002f52:	eeb3 0a04 	vmov.f32	s0, #52	@ 0x41a00000  20.0
 8002f56:	2004      	movs	r0, #4
 8002f58:	f001 f91c 	bl	8004194 <SMA_SetTargetTemp>
  SMA_SetPIDGains(CH_WAIST_L, 2.5f, 0.2f, 0.05f);
 8002f5c:	ed9f 1a22 	vldr	s2, [pc, #136]	@ 8002fe8 <main+0x1d8>
 8002f60:	eddf 0a22 	vldr	s1, [pc, #136]	@ 8002fec <main+0x1dc>
 8002f64:	eeb0 0a04 	vmov.f32	s0, #4	@ 0x40200000  2.5
 8002f68:	2004      	movs	r0, #4
 8002f6a:	f001 f9b3 	bl	80042d4 <SMA_SetPIDGains>
#endif

#if CH5_ENABLE
  SMA_SetMode(CH_WAIST_R, SMA_MODE_TEMP_CONTROL);
 8002f6e:	2102      	movs	r1, #2
 8002f70:	2005      	movs	r0, #5
 8002f72:	f001 f863 	bl	800403c <SMA_SetMode>
  SMA_SetTargetTemp(CH_WAIST_R, 20.0f);  //    20C
 8002f76:	eeb3 0a04 	vmov.f32	s0, #52	@ 0x41a00000  20.0
 8002f7a:	2005      	movs	r0, #5
 8002f7c:	f001 f90a 	bl	8004194 <SMA_SetTargetTemp>
  SMA_SetPIDGains(CH_WAIST_R, 2.5f, 0.3f, 0.05f);
 8002f80:	ed9f 1a19 	vldr	s2, [pc, #100]	@ 8002fe8 <main+0x1d8>
 8002f84:	eddf 0a1a 	vldr	s1, [pc, #104]	@ 8002ff0 <main+0x1e0>
 8002f88:	eeb0 0a04 	vmov.f32	s0, #4	@ 0x40200000  2.5
 8002f8c:	2005      	movs	r0, #5
 8002f8e:	f001 f9a1 	bl	80042d4 <SMA_SetPIDGains>
  // SMA_SetPIDGains(2, 3.0f, 0.05f, 0.3f);

  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();  /* Call init function for freertos objects (in cmsis_os2.c) */
 8002f92:	f013 fa93 	bl	80164bc <osKernelInitialize>
  MX_FREERTOS_Init();
 8002f96:	f7ff fb19 	bl	80025cc <MX_FREERTOS_Init>

  /* Start scheduler */
  osKernelStart();
 8002f9a:	f013 fab3 	bl	8016504 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8002f9e:	bf00      	nop
 8002fa0:	e7fd      	b.n	8002f9e <main+0x18e>
 8002fa2:	bf00      	nop
 8002fa4:	0801f60c 	.word	0x0801f60c
 8002fa8:	24002844 	.word	0x24002844
 8002fac:	0801f640 	.word	0x0801f640
 8002fb0:	0801f660 	.word	0x0801f660
 8002fb4:	0801f694 	.word	0x0801f694
 8002fb8:	0801f6bc 	.word	0x0801f6bc
 8002fbc:	24000020 	.word	0x24000020
 8002fc0:	08001b45 	.word	0x08001b45
 8002fc4:	58020400 	.word	0x58020400
 8002fc8:	24000204 	.word	0x24000204
 8002fcc:	240001dc 	.word	0x240001dc
 8002fd0:	24002d0c 	.word	0x24002d0c
 8002fd4:	24002da4 	.word	0x24002da4
 8002fd8:	2400283c 	.word	0x2400283c
 8002fdc:	240026ec 	.word	0x240026ec
 8002fe0:	58020c00 	.word	0x58020c00
 8002fe4:	0801f6c0 	.word	0x0801f6c0
 8002fe8:	3d4ccccd 	.word	0x3d4ccccd
 8002fec:	3e4ccccd 	.word	0x3e4ccccd
 8002ff0:	3e99999a 	.word	0x3e99999a

08002ff4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8002ff4:	b580      	push	{r7, lr}
 8002ff6:	b09c      	sub	sp, #112	@ 0x70
 8002ff8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8002ffa:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002ffe:	224c      	movs	r2, #76	@ 0x4c
 8003000:	2100      	movs	r1, #0
 8003002:	4618      	mov	r0, r3
 8003004:	f018 fb1e 	bl	801b644 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8003008:	1d3b      	adds	r3, r7, #4
 800300a:	2220      	movs	r2, #32
 800300c:	2100      	movs	r1, #0
 800300e:	4618      	mov	r0, r3
 8003010:	f018 fb18 	bl	801b644 <memset>

  /** Supply configuration update enable
  */
  HAL_PWREx_ConfigSupply(PWR_DIRECT_SMPS_SUPPLY);
 8003014:	2004      	movs	r0, #4
 8003016:	f00b fb91 	bl	800e73c <HAL_PWREx_ConfigSupply>

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE0);
 800301a:	2300      	movs	r3, #0
 800301c:	603b      	str	r3, [r7, #0]
 800301e:	4b2b      	ldr	r3, [pc, #172]	@ (80030cc <SystemClock_Config+0xd8>)
 8003020:	699b      	ldr	r3, [r3, #24]
 8003022:	4a2a      	ldr	r2, [pc, #168]	@ (80030cc <SystemClock_Config+0xd8>)
 8003024:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 8003028:	6193      	str	r3, [r2, #24]
 800302a:	4b28      	ldr	r3, [pc, #160]	@ (80030cc <SystemClock_Config+0xd8>)
 800302c:	699b      	ldr	r3, [r3, #24]
 800302e:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8003032:	603b      	str	r3, [r7, #0]
 8003034:	683b      	ldr	r3, [r7, #0]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {}
 8003036:	bf00      	nop
 8003038:	4b24      	ldr	r3, [pc, #144]	@ (80030cc <SystemClock_Config+0xd8>)
 800303a:	699b      	ldr	r3, [r3, #24]
 800303c:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8003040:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8003044:	d1f8      	bne.n	8003038 <SystemClock_Config+0x44>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8003046:	2301      	movs	r3, #1
 8003048:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 800304a:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 800304e:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8003050:	2302      	movs	r3, #2
 8003052:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8003054:	2302      	movs	r3, #2
 8003056:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLM = 3;
 8003058:	2303      	movs	r3, #3
 800305a:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLN = 62;
 800305c:	233e      	movs	r3, #62	@ 0x3e
 800305e:	657b      	str	r3, [r7, #84]	@ 0x54
  RCC_OscInitStruct.PLL.PLLP = 1;
 8003060:	2301      	movs	r3, #1
 8003062:	65bb      	str	r3, [r7, #88]	@ 0x58
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8003064:	2304      	movs	r3, #4
 8003066:	65fb      	str	r3, [r7, #92]	@ 0x5c
  RCC_OscInitStruct.PLL.PLLR = 2;
 8003068:	2302      	movs	r3, #2
 800306a:	663b      	str	r3, [r7, #96]	@ 0x60
  RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1VCIRANGE_3;
 800306c:	230c      	movs	r3, #12
 800306e:	667b      	str	r3, [r7, #100]	@ 0x64
  RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1VCOWIDE;
 8003070:	2300      	movs	r3, #0
 8003072:	66bb      	str	r3, [r7, #104]	@ 0x68
  RCC_OscInitStruct.PLL.PLLFRACN = 4096;
 8003074:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8003078:	66fb      	str	r3, [r7, #108]	@ 0x6c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800307a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800307e:	4618      	mov	r0, r3
 8003080:	f00b fbb6 	bl	800e7f0 <HAL_RCC_OscConfig>
 8003084:	4603      	mov	r3, r0
 8003086:	2b00      	cmp	r3, #0
 8003088:	d001      	beq.n	800308e <SystemClock_Config+0x9a>
  {
    Error_Handler();
 800308a:	f000 f85f 	bl	800314c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800308e:	233f      	movs	r3, #63	@ 0x3f
 8003090:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
                              |RCC_CLOCKTYPE_D3PCLK1|RCC_CLOCKTYPE_D1PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8003092:	2303      	movs	r3, #3
 8003094:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 8003096:	2300      	movs	r3, #0
 8003098:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV2;
 800309a:	2308      	movs	r3, #8
 800309c:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB3CLKDivider = RCC_APB3_DIV2;
 800309e:	2340      	movs	r3, #64	@ 0x40
 80030a0:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV2;
 80030a2:	2340      	movs	r3, #64	@ 0x40
 80030a4:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV2;
 80030a6:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80030aa:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB4CLKDivider = RCC_APB4_DIV2;
 80030ac:	2340      	movs	r3, #64	@ 0x40
 80030ae:	623b      	str	r3, [r7, #32]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK)
 80030b0:	1d3b      	adds	r3, r7, #4
 80030b2:	2103      	movs	r1, #3
 80030b4:	4618      	mov	r0, r3
 80030b6:	f00b ff75 	bl	800efa4 <HAL_RCC_ClockConfig>
 80030ba:	4603      	mov	r3, r0
 80030bc:	2b00      	cmp	r3, #0
 80030be:	d001      	beq.n	80030c4 <SystemClock_Config+0xd0>
  {
    Error_Handler();
 80030c0:	f000 f844 	bl	800314c <Error_Handler>
  }
}
 80030c4:	bf00      	nop
 80030c6:	3770      	adds	r7, #112	@ 0x70
 80030c8:	46bd      	mov	sp, r7
 80030ca:	bd80      	pop	{r7, pc}
 80030cc:	58024800 	.word	0x58024800

080030d0 <MPU_Config>:
/* USER CODE END 4 */

 /* MPU Configuration */

void MPU_Config(void)
{
 80030d0:	b580      	push	{r7, lr}
 80030d2:	b084      	sub	sp, #16
 80030d4:	af00      	add	r7, sp, #0
  MPU_Region_InitTypeDef MPU_InitStruct = {0};
 80030d6:	463b      	mov	r3, r7
 80030d8:	2200      	movs	r2, #0
 80030da:	601a      	str	r2, [r3, #0]
 80030dc:	605a      	str	r2, [r3, #4]
 80030de:	609a      	str	r2, [r3, #8]
 80030e0:	60da      	str	r2, [r3, #12]

  /* Disables the MPU */
  HAL_MPU_Disable();
 80030e2:	f004 ff7b 	bl	8007fdc <HAL_MPU_Disable>

  /** Initializes and configures the Region and the memory to be protected
  */
  MPU_InitStruct.Enable = MPU_REGION_ENABLE;
 80030e6:	2301      	movs	r3, #1
 80030e8:	703b      	strb	r3, [r7, #0]
  MPU_InitStruct.Number = MPU_REGION_NUMBER0;
 80030ea:	2300      	movs	r3, #0
 80030ec:	707b      	strb	r3, [r7, #1]
  MPU_InitStruct.BaseAddress = 0x0;
 80030ee:	2300      	movs	r3, #0
 80030f0:	607b      	str	r3, [r7, #4]
  MPU_InitStruct.Size = MPU_REGION_SIZE_4GB;
 80030f2:	231f      	movs	r3, #31
 80030f4:	723b      	strb	r3, [r7, #8]
  MPU_InitStruct.SubRegionDisable = 0x87;
 80030f6:	2387      	movs	r3, #135	@ 0x87
 80030f8:	727b      	strb	r3, [r7, #9]
  MPU_InitStruct.TypeExtField = MPU_TEX_LEVEL0;
 80030fa:	2300      	movs	r3, #0
 80030fc:	72bb      	strb	r3, [r7, #10]
  MPU_InitStruct.AccessPermission = MPU_REGION_NO_ACCESS;
 80030fe:	2300      	movs	r3, #0
 8003100:	72fb      	strb	r3, [r7, #11]
  MPU_InitStruct.DisableExec = MPU_INSTRUCTION_ACCESS_DISABLE;
 8003102:	2301      	movs	r3, #1
 8003104:	733b      	strb	r3, [r7, #12]
  MPU_InitStruct.IsShareable = MPU_ACCESS_SHAREABLE;
 8003106:	2301      	movs	r3, #1
 8003108:	737b      	strb	r3, [r7, #13]
  MPU_InitStruct.IsCacheable = MPU_ACCESS_NOT_CACHEABLE;
 800310a:	2300      	movs	r3, #0
 800310c:	73bb      	strb	r3, [r7, #14]
  MPU_InitStruct.IsBufferable = MPU_ACCESS_NOT_BUFFERABLE;
 800310e:	2300      	movs	r3, #0
 8003110:	73fb      	strb	r3, [r7, #15]

  HAL_MPU_ConfigRegion(&MPU_InitStruct);
 8003112:	463b      	mov	r3, r7
 8003114:	4618      	mov	r0, r3
 8003116:	f004 ff99 	bl	800804c <HAL_MPU_ConfigRegion>
  /* Enables the MPU */
  HAL_MPU_Enable(MPU_PRIVILEGED_DEFAULT);
 800311a:	2004      	movs	r0, #4
 800311c:	f004 ff76 	bl	800800c <HAL_MPU_Enable>

}
 8003120:	bf00      	nop
 8003122:	3710      	adds	r7, #16
 8003124:	46bd      	mov	sp, r7
 8003126:	bd80      	pop	{r7, pc}

08003128 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8003128:	b580      	push	{r7, lr}
 800312a:	b082      	sub	sp, #8
 800312c:	af00      	add	r7, sp, #0
 800312e:	6078      	str	r0, [r7, #4]
//    if (telem_counter >= 5) {
//        telem_counter = 0;
//    }

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM6)
 8003130:	687b      	ldr	r3, [r7, #4]
 8003132:	681b      	ldr	r3, [r3, #0]
 8003134:	4a04      	ldr	r2, [pc, #16]	@ (8003148 <HAL_TIM_PeriodElapsedCallback+0x20>)
 8003136:	4293      	cmp	r3, r2
 8003138:	d101      	bne.n	800313e <HAL_TIM_PeriodElapsedCallback+0x16>
  {
    HAL_IncTick();
 800313a:	f002 fdc5 	bl	8005cc8 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 800313e:	bf00      	nop
 8003140:	3708      	adds	r7, #8
 8003142:	46bd      	mov	sp, r7
 8003144:	bd80      	pop	{r7, pc}
 8003146:	bf00      	nop
 8003148:	40001000 	.word	0x40001000

0800314c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800314c:	b480      	push	{r7}
 800314e:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 8003150:	b672      	cpsid	i
}
 8003152:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8003154:	bf00      	nop
 8003156:	e7fd      	b.n	8003154 <Error_Handler+0x8>

08003158 <NRF70_Test_Init>:
static HAL_StatusTypeDef NRF70_WriteCommand(uint8_t cmd, uint8_t *tx_data, uint32_t tx_len);

/* ========== Public Functions ========== */

HAL_StatusTypeDef NRF70_Test_Init(OSPI_HandleTypeDef *hospi)
{
 8003158:	b480      	push	{r7}
 800315a:	b083      	sub	sp, #12
 800315c:	af00      	add	r7, sp, #0
 800315e:	6078      	str	r0, [r7, #4]
    if (hospi == NULL) {
 8003160:	687b      	ldr	r3, [r7, #4]
 8003162:	2b00      	cmp	r3, #0
 8003164:	d101      	bne.n	800316a <NRF70_Test_Init+0x12>
        return HAL_ERROR;
 8003166:	2301      	movs	r3, #1
 8003168:	e003      	b.n	8003172 <NRF70_Test_Init+0x1a>
    }

    nrf70_hospi = hospi;
 800316a:	4a05      	ldr	r2, [pc, #20]	@ (8003180 <NRF70_Test_Init+0x28>)
 800316c:	687b      	ldr	r3, [r7, #4]
 800316e:	6013      	str	r3, [r2, #0]

    // OCTOSPI  MX_OCTOSPI1_Init() 
    //     

    return HAL_OK;
 8003170:	2300      	movs	r3, #0
}
 8003172:	4618      	mov	r0, r3
 8003174:	370c      	adds	r7, #12
 8003176:	46bd      	mov	sp, r7
 8003178:	f85d 7b04 	ldr.w	r7, [sp], #4
 800317c:	4770      	bx	lr
 800317e:	bf00      	nop
 8003180:	24002840 	.word	0x24002840

08003184 <NRF70_PowerOn>:

void NRF70_PowerOn(void)
{
 8003184:	b580      	push	{r7, lr}
 8003186:	af00      	add	r7, sp, #0
    // PC5 = WM_BUCK -> HIGH   
	HAL_GPIO_WritePin(WM_BUCK_GPIO_Port, WM_BUCK_Pin, GPIO_PIN_SET);
 8003188:	2201      	movs	r2, #1
 800318a:	2120      	movs	r1, #32
 800318c:	4803      	ldr	r0, [pc, #12]	@ (800319c <NRF70_PowerOn+0x18>)
 800318e:	f009 f89f 	bl	800c2d0 <HAL_GPIO_WritePin>

    //    ( 10ms,  50ms)
    HAL_Delay(50);
 8003192:	2032      	movs	r0, #50	@ 0x32
 8003194:	f002 fdb8 	bl	8005d08 <HAL_Delay>
}
 8003198:	bf00      	nop
 800319a:	bd80      	pop	{r7, pc}
 800319c:	58020800 	.word	0x58020800

080031a0 <NRF70_ReadSR0>:
{
	HAL_GPIO_WritePin(WM_BUCK_GPIO_Port, WM_BUCK_Pin, GPIO_PIN_RESET);
}

HAL_StatusTypeDef NRF70_ReadSR0(uint8_t *value)
{
 80031a0:	b580      	push	{r7, lr}
 80031a2:	b082      	sub	sp, #8
 80031a4:	af00      	add	r7, sp, #0
 80031a6:	6078      	str	r0, [r7, #4]
    if (value == NULL) {
 80031a8:	687b      	ldr	r3, [r7, #4]
 80031aa:	2b00      	cmp	r3, #0
 80031ac:	d101      	bne.n	80031b2 <NRF70_ReadSR0+0x12>
        return HAL_ERROR;
 80031ae:	2301      	movs	r3, #1
 80031b0:	e005      	b.n	80031be <NRF70_ReadSR0+0x1e>
    }
    return NRF70_SendCommand(NRF70_CMD_RDSR0, value, 1);
 80031b2:	2201      	movs	r2, #1
 80031b4:	6879      	ldr	r1, [r7, #4]
 80031b6:	2005      	movs	r0, #5
 80031b8:	f000 f960 	bl	800347c <NRF70_SendCommand>
 80031bc:	4603      	mov	r3, r0
}
 80031be:	4618      	mov	r0, r3
 80031c0:	3708      	adds	r7, #8
 80031c2:	46bd      	mov	sp, r7
 80031c4:	bd80      	pop	{r7, pc}

080031c6 <NRF70_ReadSR1>:

HAL_StatusTypeDef NRF70_ReadSR1(uint8_t *value)
{
 80031c6:	b580      	push	{r7, lr}
 80031c8:	b082      	sub	sp, #8
 80031ca:	af00      	add	r7, sp, #0
 80031cc:	6078      	str	r0, [r7, #4]
    if (value == NULL) {
 80031ce:	687b      	ldr	r3, [r7, #4]
 80031d0:	2b00      	cmp	r3, #0
 80031d2:	d101      	bne.n	80031d8 <NRF70_ReadSR1+0x12>
        return HAL_ERROR;
 80031d4:	2301      	movs	r3, #1
 80031d6:	e005      	b.n	80031e4 <NRF70_ReadSR1+0x1e>
    }
    return NRF70_SendCommand(NRF70_CMD_RDSR1, value, 1);
 80031d8:	2201      	movs	r2, #1
 80031da:	6879      	ldr	r1, [r7, #4]
 80031dc:	201f      	movs	r0, #31
 80031de:	f000 f94d 	bl	800347c <NRF70_SendCommand>
 80031e2:	4603      	mov	r3, r0
}
 80031e4:	4618      	mov	r0, r3
 80031e6:	3708      	adds	r7, #8
 80031e8:	46bd      	mov	sp, r7
 80031ea:	bd80      	pop	{r7, pc}

080031ec <NRF70_ReadSR2>:

HAL_StatusTypeDef NRF70_ReadSR2(uint8_t *value)
{
 80031ec:	b580      	push	{r7, lr}
 80031ee:	b082      	sub	sp, #8
 80031f0:	af00      	add	r7, sp, #0
 80031f2:	6078      	str	r0, [r7, #4]
    if (value == NULL) {
 80031f4:	687b      	ldr	r3, [r7, #4]
 80031f6:	2b00      	cmp	r3, #0
 80031f8:	d101      	bne.n	80031fe <NRF70_ReadSR2+0x12>
        return HAL_ERROR;
 80031fa:	2301      	movs	r3, #1
 80031fc:	e005      	b.n	800320a <NRF70_ReadSR2+0x1e>
    }
    return NRF70_SendCommand(NRF70_CMD_RDSR2, value, 1);
 80031fe:	2201      	movs	r2, #1
 8003200:	6879      	ldr	r1, [r7, #4]
 8003202:	202f      	movs	r0, #47	@ 0x2f
 8003204:	f000 f93a 	bl	800347c <NRF70_SendCommand>
 8003208:	4603      	mov	r3, r0
}
 800320a:	4618      	mov	r0, r3
 800320c:	3708      	adds	r7, #8
 800320e:	46bd      	mov	sp, r7
 8003210:	bd80      	pop	{r7, pc}

08003212 <NRF70_WriteSR2>:

HAL_StatusTypeDef NRF70_WriteSR2(uint8_t value)
{
 8003212:	b580      	push	{r7, lr}
 8003214:	b082      	sub	sp, #8
 8003216:	af00      	add	r7, sp, #0
 8003218:	4603      	mov	r3, r0
 800321a:	71fb      	strb	r3, [r7, #7]
    return NRF70_WriteCommand(NRF70_CMD_WRSR2, &value, 1);
 800321c:	1dfb      	adds	r3, r7, #7
 800321e:	2201      	movs	r2, #1
 8003220:	4619      	mov	r1, r3
 8003222:	203f      	movs	r0, #63	@ 0x3f
 8003224:	f000 f98a 	bl	800353c <NRF70_WriteCommand>
 8003228:	4603      	mov	r3, r0
}
 800322a:	4618      	mov	r0, r3
 800322c:	3708      	adds	r7, #8
 800322e:	46bd      	mov	sp, r7
 8003230:	bd80      	pop	{r7, pc}
	...

08003234 <NRF70_RunFullTest>:

bool NRF70_RunFullTest(NRF70_TestResult_t *result)
{
 8003234:	b580      	push	{r7, lr}
 8003236:	b084      	sub	sp, #16
 8003238:	af00      	add	r7, sp, #0
 800323a:	6078      	str	r0, [r7, #4]
    if (result == NULL) {
 800323c:	687b      	ldr	r3, [r7, #4]
 800323e:	2b00      	cmp	r3, #0
 8003240:	d101      	bne.n	8003246 <NRF70_RunFullTest+0x12>
        return false;
 8003242:	2300      	movs	r3, #0
 8003244:	e07e      	b.n	8003344 <NRF70_RunFullTest+0x110>
    }

    //  
    memset(result, 0, sizeof(NRF70_TestResult_t));
 8003246:	220c      	movs	r2, #12
 8003248:	2100      	movs	r1, #0
 800324a:	6878      	ldr	r0, [r7, #4]
 800324c:	f018 f9fa 	bl	801b644 <memset>

    // QSPI  
    if (nrf70_hospi == NULL) {
 8003250:	4b3e      	ldr	r3, [pc, #248]	@ (800334c <NRF70_RunFullTest+0x118>)
 8003252:	681b      	ldr	r3, [r3, #0]
 8003254:	2b00      	cmp	r3, #0
 8003256:	d104      	bne.n	8003262 <NRF70_RunFullTest+0x2e>
        result->qspi_init_ok = false;
 8003258:	687b      	ldr	r3, [r7, #4]
 800325a:	2200      	movs	r2, #0
 800325c:	701a      	strb	r2, [r3, #0]
        return false;
 800325e:	2300      	movs	r3, #0
 8003260:	e070      	b.n	8003344 <NRF70_RunFullTest+0x110>
    }
    result->qspi_init_ok = true;
 8003262:	687b      	ldr	r3, [r7, #4]
 8003264:	2201      	movs	r2, #1
 8003266:	701a      	strb	r2, [r3, #0]

    //  
    NRF70_PowerOn();
 8003268:	f7ff ff8c 	bl	8003184 <NRF70_PowerOn>

    // Test 1: RDSR0 
    HAL_StatusTypeDef status = NRF70_ReadSR0(&result->rdsr0_value);
 800326c:	687b      	ldr	r3, [r7, #4]
 800326e:	3305      	adds	r3, #5
 8003270:	4618      	mov	r0, r3
 8003272:	f7ff ff95 	bl	80031a0 <NRF70_ReadSR0>
 8003276:	4603      	mov	r3, r0
 8003278:	73fb      	strb	r3, [r7, #15]
    if (status == HAL_OK) {
 800327a:	7bfb      	ldrb	r3, [r7, #15]
 800327c:	2b00      	cmp	r3, #0
 800327e:	d106      	bne.n	800328e <NRF70_RunFullTest+0x5a>
        result->rdsr0_ok = true;
 8003280:	687b      	ldr	r3, [r7, #4]
 8003282:	2201      	movs	r2, #1
 8003284:	705a      	strb	r2, [r3, #1]
        // 0xFF 0x00    
        if (result->rdsr0_value != 0xFF && result->rdsr0_value != 0x00) {
 8003286:	687b      	ldr	r3, [r7, #4]
 8003288:	795b      	ldrb	r3, [r3, #5]
 800328a:	2bff      	cmp	r3, #255	@ 0xff
 800328c:	e002      	b.n	8003294 <NRF70_RunFullTest+0x60>
            //  !
        }
    } else {
        result->error_code = status;
 800328e:	7bfa      	ldrb	r2, [r7, #15]
 8003290:	687b      	ldr	r3, [r7, #4]
 8003292:	609a      	str	r2, [r3, #8]
    }

    // Test 2: RDSR1  (RPU Awake )
    status = NRF70_ReadSR1(&result->rdsr1_value);
 8003294:	687b      	ldr	r3, [r7, #4]
 8003296:	3306      	adds	r3, #6
 8003298:	4618      	mov	r0, r3
 800329a:	f7ff ff94 	bl	80031c6 <NRF70_ReadSR1>
 800329e:	4603      	mov	r3, r0
 80032a0:	73fb      	strb	r3, [r7, #15]
    if (status == HAL_OK) {
 80032a2:	7bfb      	ldrb	r3, [r7, #15]
 80032a4:	2b00      	cmp	r3, #0
 80032a6:	d10e      	bne.n	80032c6 <NRF70_RunFullTest+0x92>
        result->rdsr1_ok = true;
 80032a8:	687b      	ldr	r3, [r7, #4]
 80032aa:	2201      	movs	r2, #1
 80032ac:	709a      	strb	r2, [r3, #2]
        result->rpu_awake = (result->rdsr1_value & NRF70_RPU_AWAKE_BIT) != 0;
 80032ae:	687b      	ldr	r3, [r7, #4]
 80032b0:	799b      	ldrb	r3, [r3, #6]
 80032b2:	f003 0301 	and.w	r3, r3, #1
 80032b6:	2b00      	cmp	r3, #0
 80032b8:	bf14      	ite	ne
 80032ba:	2301      	movne	r3, #1
 80032bc:	2300      	moveq	r3, #0
 80032be:	b2da      	uxtb	r2, r3
 80032c0:	687b      	ldr	r3, [r7, #4]
 80032c2:	711a      	strb	r2, [r3, #4]
 80032c4:	e002      	b.n	80032cc <NRF70_RunFullTest+0x98>
    } else {
        result->error_code = status;
 80032c6:	7bfa      	ldrb	r2, [r7, #15]
 80032c8:	687b      	ldr	r3, [r7, #4]
 80032ca:	609a      	str	r2, [r3, #8]
    }

    // Test 3: RDSR2 
    status = NRF70_ReadSR2(&result->rdsr2_value);
 80032cc:	687b      	ldr	r3, [r7, #4]
 80032ce:	3307      	adds	r3, #7
 80032d0:	4618      	mov	r0, r3
 80032d2:	f7ff ff8b 	bl	80031ec <NRF70_ReadSR2>
 80032d6:	4603      	mov	r3, r0
 80032d8:	73fb      	strb	r3, [r7, #15]
    if (status == HAL_OK) {
 80032da:	7bfb      	ldrb	r3, [r7, #15]
 80032dc:	2b00      	cmp	r3, #0
 80032de:	d103      	bne.n	80032e8 <NRF70_RunFullTest+0xb4>
        result->rdsr2_ok = true;
 80032e0:	687b      	ldr	r3, [r7, #4]
 80032e2:	2201      	movs	r2, #1
 80032e4:	70da      	strb	r2, [r3, #3]
 80032e6:	e002      	b.n	80032ee <NRF70_RunFullTest+0xba>
    } else {
        result->error_code = status;
 80032e8:	7bfa      	ldrb	r2, [r7, #15]
 80032ea:	687b      	ldr	r3, [r7, #4]
 80032ec:	609a      	str	r2, [r3, #8]
    }

    // Test 4: WRSR2 /  (Echo Test)
    // 0xAA     
    uint8_t test_pattern = 0xAA;
 80032ee:	23aa      	movs	r3, #170	@ 0xaa
 80032f0:	73bb      	strb	r3, [r7, #14]
    uint8_t read_back = 0;
 80032f2:	2300      	movs	r3, #0
 80032f4:	737b      	strb	r3, [r7, #13]

    status = NRF70_WriteSR2(test_pattern);
 80032f6:	7bbb      	ldrb	r3, [r7, #14]
 80032f8:	4618      	mov	r0, r3
 80032fa:	f7ff ff8a 	bl	8003212 <NRF70_WriteSR2>
 80032fe:	4603      	mov	r3, r0
 8003300:	73fb      	strb	r3, [r7, #15]
    if (status == HAL_OK) {
 8003302:	7bfb      	ldrb	r3, [r7, #15]
 8003304:	2b00      	cmp	r3, #0
 8003306:	d10b      	bne.n	8003320 <NRF70_RunFullTest+0xec>
        HAL_Delay(1);  //   
 8003308:	2001      	movs	r0, #1
 800330a:	f002 fcfd 	bl	8005d08 <HAL_Delay>
        status = NRF70_ReadSR2(&read_back);
 800330e:	f107 030d 	add.w	r3, r7, #13
 8003312:	4618      	mov	r0, r3
 8003314:	f7ff ff6a 	bl	80031ec <NRF70_ReadSR2>
 8003318:	4603      	mov	r3, r0
 800331a:	73fb      	strb	r3, [r7, #15]
        if (status == HAL_OK && read_back == test_pattern) {
 800331c:	7bfb      	ldrb	r3, [r7, #15]
 800331e:	2b00      	cmp	r3, #0
            // Echo  !
        }
    }

    //    
    return (result->rdsr0_ok && result->rdsr1_ok && result->rdsr2_ok);
 8003320:	687b      	ldr	r3, [r7, #4]
 8003322:	785b      	ldrb	r3, [r3, #1]
 8003324:	2b00      	cmp	r3, #0
 8003326:	d009      	beq.n	800333c <NRF70_RunFullTest+0x108>
 8003328:	687b      	ldr	r3, [r7, #4]
 800332a:	789b      	ldrb	r3, [r3, #2]
 800332c:	2b00      	cmp	r3, #0
 800332e:	d005      	beq.n	800333c <NRF70_RunFullTest+0x108>
 8003330:	687b      	ldr	r3, [r7, #4]
 8003332:	78db      	ldrb	r3, [r3, #3]
 8003334:	2b00      	cmp	r3, #0
 8003336:	d001      	beq.n	800333c <NRF70_RunFullTest+0x108>
 8003338:	2301      	movs	r3, #1
 800333a:	e000      	b.n	800333e <NRF70_RunFullTest+0x10a>
 800333c:	2300      	movs	r3, #0
 800333e:	f003 0301 	and.w	r3, r3, #1
 8003342:	b2db      	uxtb	r3, r3
}
 8003344:	4618      	mov	r0, r3
 8003346:	3710      	adds	r7, #16
 8003348:	46bd      	mov	sp, r7
 800334a:	bd80      	pop	{r7, pc}
 800334c:	24002840 	.word	0x24002840

08003350 <NRF70_PrintTestResult>:

void NRF70_PrintTestResult(const NRF70_TestResult_t *result)
{
 8003350:	b580      	push	{r7, lr}
 8003352:	b082      	sub	sp, #8
 8003354:	af00      	add	r7, sp, #0
 8003356:	6078      	str	r0, [r7, #4]
    if (result == NULL) {
 8003358:	687b      	ldr	r3, [r7, #4]
 800335a:	2b00      	cmp	r3, #0
 800335c:	d06c      	beq.n	8003438 <NRF70_PrintTestResult+0xe8>
        return;
    }

    printf("\r\n========== nRF7002 (WM02C) Test Result ==========\r\n");
 800335e:	4838      	ldr	r0, [pc, #224]	@ (8003440 <NRF70_PrintTestResult+0xf0>)
 8003360:	f017 ff48 	bl	801b1f4 <puts>
    printf("QSPI Init:    %s\r\n", result->qspi_init_ok ? "OK" : "FAIL");
 8003364:	687b      	ldr	r3, [r7, #4]
 8003366:	781b      	ldrb	r3, [r3, #0]
 8003368:	2b00      	cmp	r3, #0
 800336a:	d001      	beq.n	8003370 <NRF70_PrintTestResult+0x20>
 800336c:	4b35      	ldr	r3, [pc, #212]	@ (8003444 <NRF70_PrintTestResult+0xf4>)
 800336e:	e000      	b.n	8003372 <NRF70_PrintTestResult+0x22>
 8003370:	4b35      	ldr	r3, [pc, #212]	@ (8003448 <NRF70_PrintTestResult+0xf8>)
 8003372:	4619      	mov	r1, r3
 8003374:	4835      	ldr	r0, [pc, #212]	@ (800344c <NRF70_PrintTestResult+0xfc>)
 8003376:	f017 fed5 	bl	801b124 <iprintf>
    printf("RDSR0:        %s (0x%02X)\r\n", result->rdsr0_ok ? "OK" : "FAIL", result->rdsr0_value);
 800337a:	687b      	ldr	r3, [r7, #4]
 800337c:	785b      	ldrb	r3, [r3, #1]
 800337e:	2b00      	cmp	r3, #0
 8003380:	d001      	beq.n	8003386 <NRF70_PrintTestResult+0x36>
 8003382:	4930      	ldr	r1, [pc, #192]	@ (8003444 <NRF70_PrintTestResult+0xf4>)
 8003384:	e000      	b.n	8003388 <NRF70_PrintTestResult+0x38>
 8003386:	4930      	ldr	r1, [pc, #192]	@ (8003448 <NRF70_PrintTestResult+0xf8>)
 8003388:	687b      	ldr	r3, [r7, #4]
 800338a:	795b      	ldrb	r3, [r3, #5]
 800338c:	461a      	mov	r2, r3
 800338e:	4830      	ldr	r0, [pc, #192]	@ (8003450 <NRF70_PrintTestResult+0x100>)
 8003390:	f017 fec8 	bl	801b124 <iprintf>
    printf("RDSR1:        %s (0x%02X)\r\n", result->rdsr1_ok ? "OK" : "FAIL", result->rdsr1_value);
 8003394:	687b      	ldr	r3, [r7, #4]
 8003396:	789b      	ldrb	r3, [r3, #2]
 8003398:	2b00      	cmp	r3, #0
 800339a:	d001      	beq.n	80033a0 <NRF70_PrintTestResult+0x50>
 800339c:	4929      	ldr	r1, [pc, #164]	@ (8003444 <NRF70_PrintTestResult+0xf4>)
 800339e:	e000      	b.n	80033a2 <NRF70_PrintTestResult+0x52>
 80033a0:	4929      	ldr	r1, [pc, #164]	@ (8003448 <NRF70_PrintTestResult+0xf8>)
 80033a2:	687b      	ldr	r3, [r7, #4]
 80033a4:	799b      	ldrb	r3, [r3, #6]
 80033a6:	461a      	mov	r2, r3
 80033a8:	482a      	ldr	r0, [pc, #168]	@ (8003454 <NRF70_PrintTestResult+0x104>)
 80033aa:	f017 febb 	bl	801b124 <iprintf>
    printf("RDSR2:        %s (0x%02X)\r\n", result->rdsr2_ok ? "OK" : "FAIL", result->rdsr2_value);
 80033ae:	687b      	ldr	r3, [r7, #4]
 80033b0:	78db      	ldrb	r3, [r3, #3]
 80033b2:	2b00      	cmp	r3, #0
 80033b4:	d001      	beq.n	80033ba <NRF70_PrintTestResult+0x6a>
 80033b6:	4923      	ldr	r1, [pc, #140]	@ (8003444 <NRF70_PrintTestResult+0xf4>)
 80033b8:	e000      	b.n	80033bc <NRF70_PrintTestResult+0x6c>
 80033ba:	4923      	ldr	r1, [pc, #140]	@ (8003448 <NRF70_PrintTestResult+0xf8>)
 80033bc:	687b      	ldr	r3, [r7, #4]
 80033be:	79db      	ldrb	r3, [r3, #7]
 80033c0:	461a      	mov	r2, r3
 80033c2:	4825      	ldr	r0, [pc, #148]	@ (8003458 <NRF70_PrintTestResult+0x108>)
 80033c4:	f017 feae 	bl	801b124 <iprintf>
    printf("RPU Awake:    %s\r\n", result->rpu_awake ? "YES" : "NO");
 80033c8:	687b      	ldr	r3, [r7, #4]
 80033ca:	791b      	ldrb	r3, [r3, #4]
 80033cc:	2b00      	cmp	r3, #0
 80033ce:	d001      	beq.n	80033d4 <NRF70_PrintTestResult+0x84>
 80033d0:	4b22      	ldr	r3, [pc, #136]	@ (800345c <NRF70_PrintTestResult+0x10c>)
 80033d2:	e000      	b.n	80033d6 <NRF70_PrintTestResult+0x86>
 80033d4:	4b22      	ldr	r3, [pc, #136]	@ (8003460 <NRF70_PrintTestResult+0x110>)
 80033d6:	4619      	mov	r1, r3
 80033d8:	4822      	ldr	r0, [pc, #136]	@ (8003464 <NRF70_PrintTestResult+0x114>)
 80033da:	f017 fea3 	bl	801b124 <iprintf>

    if (result->error_code != 0) {
 80033de:	687b      	ldr	r3, [r7, #4]
 80033e0:	689b      	ldr	r3, [r3, #8]
 80033e2:	2b00      	cmp	r3, #0
 80033e4:	d005      	beq.n	80033f2 <NRF70_PrintTestResult+0xa2>
        printf("Error Code:   0x%08lX\r\n", result->error_code);
 80033e6:	687b      	ldr	r3, [r7, #4]
 80033e8:	689b      	ldr	r3, [r3, #8]
 80033ea:	4619      	mov	r1, r3
 80033ec:	481e      	ldr	r0, [pc, #120]	@ (8003468 <NRF70_PrintTestResult+0x118>)
 80033ee:	f017 fe99 	bl	801b124 <iprintf>
    }

    //  
    if (result->rdsr0_ok && result->rdsr1_ok && result->rdsr2_ok) {
 80033f2:	687b      	ldr	r3, [r7, #4]
 80033f4:	785b      	ldrb	r3, [r3, #1]
 80033f6:	2b00      	cmp	r3, #0
 80033f8:	d017      	beq.n	800342a <NRF70_PrintTestResult+0xda>
 80033fa:	687b      	ldr	r3, [r7, #4]
 80033fc:	789b      	ldrb	r3, [r3, #2]
 80033fe:	2b00      	cmp	r3, #0
 8003400:	d013      	beq.n	800342a <NRF70_PrintTestResult+0xda>
 8003402:	687b      	ldr	r3, [r7, #4]
 8003404:	78db      	ldrb	r3, [r3, #3]
 8003406:	2b00      	cmp	r3, #0
 8003408:	d00f      	beq.n	800342a <NRF70_PrintTestResult+0xda>
        if (result->rdsr0_value != 0xFF && result->rdsr0_value != 0x00) {
 800340a:	687b      	ldr	r3, [r7, #4]
 800340c:	795b      	ldrb	r3, [r3, #5]
 800340e:	2bff      	cmp	r3, #255	@ 0xff
 8003410:	d007      	beq.n	8003422 <NRF70_PrintTestResult+0xd2>
 8003412:	687b      	ldr	r3, [r7, #4]
 8003414:	795b      	ldrb	r3, [r3, #5]
 8003416:	2b00      	cmp	r3, #0
 8003418:	d003      	beq.n	8003422 <NRF70_PrintTestResult+0xd2>
            printf("\r\n>>> nRF7002 ALIVE! Hardware OK! <<<\r\n");
 800341a:	4814      	ldr	r0, [pc, #80]	@ (800346c <NRF70_PrintTestResult+0x11c>)
 800341c:	f017 feea 	bl	801b1f4 <puts>
        if (result->rdsr0_value != 0xFF && result->rdsr0_value != 0x00) {
 8003420:	e006      	b.n	8003430 <NRF70_PrintTestResult+0xe0>
        } else {
            printf("\r\n>>> WARNING: Read all 0x00 or 0xFF - Check wiring <<<\r\n");
 8003422:	4813      	ldr	r0, [pc, #76]	@ (8003470 <NRF70_PrintTestResult+0x120>)
 8003424:	f017 fee6 	bl	801b1f4 <puts>
        if (result->rdsr0_value != 0xFF && result->rdsr0_value != 0x00) {
 8003428:	e002      	b.n	8003430 <NRF70_PrintTestResult+0xe0>
        }
    } else {
        printf("\r\n>>> FAIL: QSPI communication error <<<\r\n");
 800342a:	4812      	ldr	r0, [pc, #72]	@ (8003474 <NRF70_PrintTestResult+0x124>)
 800342c:	f017 fee2 	bl	801b1f4 <puts>
    }
    printf("=================================================\r\n");
 8003430:	4811      	ldr	r0, [pc, #68]	@ (8003478 <NRF70_PrintTestResult+0x128>)
 8003432:	f017 fedf 	bl	801b1f4 <puts>
 8003436:	e000      	b.n	800343a <NRF70_PrintTestResult+0xea>
        return;
 8003438:	bf00      	nop
}
 800343a:	3708      	adds	r7, #8
 800343c:	46bd      	mov	sp, r7
 800343e:	bd80      	pop	{r7, pc}
 8003440:	0801f6ec 	.word	0x0801f6ec
 8003444:	0801f724 	.word	0x0801f724
 8003448:	0801f728 	.word	0x0801f728
 800344c:	0801f730 	.word	0x0801f730
 8003450:	0801f744 	.word	0x0801f744
 8003454:	0801f760 	.word	0x0801f760
 8003458:	0801f77c 	.word	0x0801f77c
 800345c:	0801f798 	.word	0x0801f798
 8003460:	0801f79c 	.word	0x0801f79c
 8003464:	0801f7a0 	.word	0x0801f7a0
 8003468:	0801f7b4 	.word	0x0801f7b4
 800346c:	0801f7cc 	.word	0x0801f7cc
 8003470:	0801f7f4 	.word	0x0801f7f4
 8003474:	0801f830 	.word	0x0801f830
 8003478:	0801f85c 	.word	0x0801f85c

0800347c <NRF70_SendCommand>:
/**
 * @brief OCTOSPI  nRF7002     
 * @note nRF7002  SPI  1-line  
 */
static HAL_StatusTypeDef NRF70_SendCommand(uint8_t cmd, uint8_t *rx_data, uint32_t rx_len)
{
 800347c:	b580      	push	{r7, lr}
 800347e:	b09a      	sub	sp, #104	@ 0x68
 8003480:	af00      	add	r7, sp, #0
 8003482:	4603      	mov	r3, r0
 8003484:	60b9      	str	r1, [r7, #8]
 8003486:	607a      	str	r2, [r7, #4]
 8003488:	73fb      	strb	r3, [r7, #15]
    if (nrf70_hospi == NULL || rx_data == NULL) {
 800348a:	4b2b      	ldr	r3, [pc, #172]	@ (8003538 <NRF70_SendCommand+0xbc>)
 800348c:	681b      	ldr	r3, [r3, #0]
 800348e:	2b00      	cmp	r3, #0
 8003490:	d002      	beq.n	8003498 <NRF70_SendCommand+0x1c>
 8003492:	68bb      	ldr	r3, [r7, #8]
 8003494:	2b00      	cmp	r3, #0
 8003496:	d101      	bne.n	800349c <NRF70_SendCommand+0x20>
        return HAL_ERROR;
 8003498:	2301      	movs	r3, #1
 800349a:	e048      	b.n	800352e <NRF70_SendCommand+0xb2>
    }

    OSPI_RegularCmdTypeDef sCommand = {0};
 800349c:	f107 0314 	add.w	r3, r7, #20
 80034a0:	2250      	movs	r2, #80	@ 0x50
 80034a2:	2100      	movs	r1, #0
 80034a4:	4618      	mov	r0, r3
 80034a6:	f018 f8cd 	bl	801b644 <memset>

    // nRF7002 SPI  
    //  1-line SPI  
    sCommand.OperationType      = HAL_OSPI_OPTYPE_COMMON_CFG;
 80034aa:	2300      	movs	r3, #0
 80034ac:	617b      	str	r3, [r7, #20]
    sCommand.FlashId            = HAL_OSPI_FLASH_ID_1;
 80034ae:	2300      	movs	r3, #0
 80034b0:	61bb      	str	r3, [r7, #24]
    sCommand.Instruction        = cmd;
 80034b2:	7bfb      	ldrb	r3, [r7, #15]
 80034b4:	61fb      	str	r3, [r7, #28]
    sCommand.InstructionMode    = HAL_OSPI_INSTRUCTION_1_LINE;
 80034b6:	2301      	movs	r3, #1
 80034b8:	623b      	str	r3, [r7, #32]
    sCommand.InstructionSize    = HAL_OSPI_INSTRUCTION_8_BITS;
 80034ba:	2300      	movs	r3, #0
 80034bc:	627b      	str	r3, [r7, #36]	@ 0x24
    sCommand.InstructionDtrMode = HAL_OSPI_INSTRUCTION_DTR_DISABLE;
 80034be:	2300      	movs	r3, #0
 80034c0:	62bb      	str	r3, [r7, #40]	@ 0x28

    //   (Status Register   )
    sCommand.AddressMode        = HAL_OSPI_ADDRESS_NONE;
 80034c2:	2300      	movs	r3, #0
 80034c4:	633b      	str	r3, [r7, #48]	@ 0x30
    sCommand.AddressSize        = HAL_OSPI_ADDRESS_24_BITS;
 80034c6:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80034ca:	637b      	str	r3, [r7, #52]	@ 0x34
    sCommand.AddressDtrMode     = HAL_OSPI_ADDRESS_DTR_DISABLE;
 80034cc:	2300      	movs	r3, #0
 80034ce:	63bb      	str	r3, [r7, #56]	@ 0x38

    // Alternate bytes 
    sCommand.AlternateBytesMode = HAL_OSPI_ALTERNATE_BYTES_NONE;
 80034d0:	2300      	movs	r3, #0
 80034d2:	643b      	str	r3, [r7, #64]	@ 0x40

    //    (Status Register )
    sCommand.DummyCycles        = 0;
 80034d4:	2300      	movs	r3, #0
 80034d6:	65bb      	str	r3, [r7, #88]	@ 0x58

    //  
    sCommand.DataMode           = HAL_OSPI_DATA_1_LINE;
 80034d8:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 80034dc:	64fb      	str	r3, [r7, #76]	@ 0x4c
    sCommand.DataDtrMode        = HAL_OSPI_DATA_DTR_DISABLE;
 80034de:	2300      	movs	r3, #0
 80034e0:	657b      	str	r3, [r7, #84]	@ 0x54
    sCommand.NbData             = rx_len;
 80034e2:	687b      	ldr	r3, [r7, #4]
 80034e4:	653b      	str	r3, [r7, #80]	@ 0x50

    sCommand.DQSMode            = HAL_OSPI_DQS_DISABLE;
 80034e6:	2300      	movs	r3, #0
 80034e8:	65fb      	str	r3, [r7, #92]	@ 0x5c
    sCommand.SIOOMode           = HAL_OSPI_SIOO_INST_EVERY_CMD;
 80034ea:	2300      	movs	r3, #0
 80034ec:	663b      	str	r3, [r7, #96]	@ 0x60

    //  
    HAL_StatusTypeDef status = HAL_OSPI_Command(nrf70_hospi, &sCommand, HAL_OSPI_TIMEOUT_DEFAULT_VALUE);
 80034ee:	4b12      	ldr	r3, [pc, #72]	@ (8003538 <NRF70_SendCommand+0xbc>)
 80034f0:	681b      	ldr	r3, [r3, #0]
 80034f2:	f107 0114 	add.w	r1, r7, #20
 80034f6:	f241 3288 	movw	r2, #5000	@ 0x1388
 80034fa:	4618      	mov	r0, r3
 80034fc:	f009 ff88 	bl	800d410 <HAL_OSPI_Command>
 8003500:	4603      	mov	r3, r0
 8003502:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
    if (status != HAL_OK) {
 8003506:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 800350a:	2b00      	cmp	r3, #0
 800350c:	d002      	beq.n	8003514 <NRF70_SendCommand+0x98>
        return status;
 800350e:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 8003512:	e00c      	b.n	800352e <NRF70_SendCommand+0xb2>
    }

    //  
    status = HAL_OSPI_Receive(nrf70_hospi, rx_data, HAL_OSPI_TIMEOUT_DEFAULT_VALUE);
 8003514:	4b08      	ldr	r3, [pc, #32]	@ (8003538 <NRF70_SendCommand+0xbc>)
 8003516:	681b      	ldr	r3, [r3, #0]
 8003518:	f241 3288 	movw	r2, #5000	@ 0x1388
 800351c:	68b9      	ldr	r1, [r7, #8]
 800351e:	4618      	mov	r0, r3
 8003520:	f00a f876 	bl	800d610 <HAL_OSPI_Receive>
 8003524:	4603      	mov	r3, r0
 8003526:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67

    return status;
 800352a:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
}
 800352e:	4618      	mov	r0, r3
 8003530:	3768      	adds	r7, #104	@ 0x68
 8003532:	46bd      	mov	sp, r7
 8003534:	bd80      	pop	{r7, pc}
 8003536:	bf00      	nop
 8003538:	24002840 	.word	0x24002840

0800353c <NRF70_WriteCommand>:

/**
 * @brief OCTOSPI  nRF7002   
 */
static HAL_StatusTypeDef NRF70_WriteCommand(uint8_t cmd, uint8_t *tx_data, uint32_t tx_len)
{
 800353c:	b580      	push	{r7, lr}
 800353e:	b09a      	sub	sp, #104	@ 0x68
 8003540:	af00      	add	r7, sp, #0
 8003542:	4603      	mov	r3, r0
 8003544:	60b9      	str	r1, [r7, #8]
 8003546:	607a      	str	r2, [r7, #4]
 8003548:	73fb      	strb	r3, [r7, #15]
    if (nrf70_hospi == NULL || tx_data == NULL) {
 800354a:	4b2b      	ldr	r3, [pc, #172]	@ (80035f8 <NRF70_WriteCommand+0xbc>)
 800354c:	681b      	ldr	r3, [r3, #0]
 800354e:	2b00      	cmp	r3, #0
 8003550:	d002      	beq.n	8003558 <NRF70_WriteCommand+0x1c>
 8003552:	68bb      	ldr	r3, [r7, #8]
 8003554:	2b00      	cmp	r3, #0
 8003556:	d101      	bne.n	800355c <NRF70_WriteCommand+0x20>
        return HAL_ERROR;
 8003558:	2301      	movs	r3, #1
 800355a:	e048      	b.n	80035ee <NRF70_WriteCommand+0xb2>
    }

    OSPI_RegularCmdTypeDef sCommand = {0};
 800355c:	f107 0314 	add.w	r3, r7, #20
 8003560:	2250      	movs	r2, #80	@ 0x50
 8003562:	2100      	movs	r1, #0
 8003564:	4618      	mov	r0, r3
 8003566:	f018 f86d 	bl	801b644 <memset>

    sCommand.OperationType      = HAL_OSPI_OPTYPE_COMMON_CFG;
 800356a:	2300      	movs	r3, #0
 800356c:	617b      	str	r3, [r7, #20]
    sCommand.FlashId            = HAL_OSPI_FLASH_ID_1;
 800356e:	2300      	movs	r3, #0
 8003570:	61bb      	str	r3, [r7, #24]
    sCommand.Instruction        = cmd;
 8003572:	7bfb      	ldrb	r3, [r7, #15]
 8003574:	61fb      	str	r3, [r7, #28]
    sCommand.InstructionMode    = HAL_OSPI_INSTRUCTION_1_LINE;
 8003576:	2301      	movs	r3, #1
 8003578:	623b      	str	r3, [r7, #32]
    sCommand.InstructionSize    = HAL_OSPI_INSTRUCTION_8_BITS;
 800357a:	2300      	movs	r3, #0
 800357c:	627b      	str	r3, [r7, #36]	@ 0x24
    sCommand.InstructionDtrMode = HAL_OSPI_INSTRUCTION_DTR_DISABLE;
 800357e:	2300      	movs	r3, #0
 8003580:	62bb      	str	r3, [r7, #40]	@ 0x28

    sCommand.AddressMode        = HAL_OSPI_ADDRESS_NONE;
 8003582:	2300      	movs	r3, #0
 8003584:	633b      	str	r3, [r7, #48]	@ 0x30
    sCommand.AddressSize        = HAL_OSPI_ADDRESS_24_BITS;
 8003586:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800358a:	637b      	str	r3, [r7, #52]	@ 0x34
    sCommand.AddressDtrMode     = HAL_OSPI_ADDRESS_DTR_DISABLE;
 800358c:	2300      	movs	r3, #0
 800358e:	63bb      	str	r3, [r7, #56]	@ 0x38

    sCommand.AlternateBytesMode = HAL_OSPI_ALTERNATE_BYTES_NONE;
 8003590:	2300      	movs	r3, #0
 8003592:	643b      	str	r3, [r7, #64]	@ 0x40

    sCommand.DummyCycles        = 0;
 8003594:	2300      	movs	r3, #0
 8003596:	65bb      	str	r3, [r7, #88]	@ 0x58

    sCommand.DataMode           = HAL_OSPI_DATA_1_LINE;
 8003598:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 800359c:	64fb      	str	r3, [r7, #76]	@ 0x4c
    sCommand.DataDtrMode        = HAL_OSPI_DATA_DTR_DISABLE;
 800359e:	2300      	movs	r3, #0
 80035a0:	657b      	str	r3, [r7, #84]	@ 0x54
    sCommand.NbData             = tx_len;
 80035a2:	687b      	ldr	r3, [r7, #4]
 80035a4:	653b      	str	r3, [r7, #80]	@ 0x50

    sCommand.DQSMode            = HAL_OSPI_DQS_DISABLE;
 80035a6:	2300      	movs	r3, #0
 80035a8:	65fb      	str	r3, [r7, #92]	@ 0x5c
    sCommand.SIOOMode           = HAL_OSPI_SIOO_INST_EVERY_CMD;
 80035aa:	2300      	movs	r3, #0
 80035ac:	663b      	str	r3, [r7, #96]	@ 0x60

    //  
    HAL_StatusTypeDef status = HAL_OSPI_Command(nrf70_hospi, &sCommand, HAL_OSPI_TIMEOUT_DEFAULT_VALUE);
 80035ae:	4b12      	ldr	r3, [pc, #72]	@ (80035f8 <NRF70_WriteCommand+0xbc>)
 80035b0:	681b      	ldr	r3, [r3, #0]
 80035b2:	f107 0114 	add.w	r1, r7, #20
 80035b6:	f241 3288 	movw	r2, #5000	@ 0x1388
 80035ba:	4618      	mov	r0, r3
 80035bc:	f009 ff28 	bl	800d410 <HAL_OSPI_Command>
 80035c0:	4603      	mov	r3, r0
 80035c2:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
    if (status != HAL_OK) {
 80035c6:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 80035ca:	2b00      	cmp	r3, #0
 80035cc:	d002      	beq.n	80035d4 <NRF70_WriteCommand+0x98>
        return status;
 80035ce:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 80035d2:	e00c      	b.n	80035ee <NRF70_WriteCommand+0xb2>
    }

    //  
    status = HAL_OSPI_Transmit(nrf70_hospi, tx_data, HAL_OSPI_TIMEOUT_DEFAULT_VALUE);
 80035d4:	4b08      	ldr	r3, [pc, #32]	@ (80035f8 <NRF70_WriteCommand+0xbc>)
 80035d6:	681b      	ldr	r3, [r3, #0]
 80035d8:	f241 3288 	movw	r2, #5000	@ 0x1388
 80035dc:	68b9      	ldr	r1, [r7, #8]
 80035de:	4618      	mov	r0, r3
 80035e0:	f009 ffa3 	bl	800d52a <HAL_OSPI_Transmit>
 80035e4:	4603      	mov	r3, r0
 80035e6:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67

    return status;
 80035ea:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
}
 80035ee:	4618      	mov	r0, r3
 80035f0:	3768      	adds	r7, #104	@ 0x68
 80035f2:	46bd      	mov	sp, r7
 80035f4:	bd80      	pop	{r7, pc}
 80035f6:	bf00      	nop
 80035f8:	24002840 	.word	0x24002840

080035fc <MX_OCTOSPI1_Init>:

OSPI_HandleTypeDef hospi1;

/* OCTOSPI1 init function */
void MX_OCTOSPI1_Init(void)
{
 80035fc:	b580      	push	{r7, lr}
 80035fe:	b086      	sub	sp, #24
 8003600:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN OCTOSPI1_Init 0 */

  /* USER CODE END OCTOSPI1_Init 0 */

  OSPIM_CfgTypeDef sOspiManagerCfg = {0};
 8003602:	463b      	mov	r3, r7
 8003604:	2200      	movs	r2, #0
 8003606:	601a      	str	r2, [r3, #0]
 8003608:	605a      	str	r2, [r3, #4]
 800360a:	609a      	str	r2, [r3, #8]
 800360c:	60da      	str	r2, [r3, #12]
 800360e:	611a      	str	r2, [r3, #16]
 8003610:	615a      	str	r2, [r3, #20]

  /* USER CODE BEGIN OCTOSPI1_Init 1 */

  /* USER CODE END OCTOSPI1_Init 1 */
  hospi1.Instance = OCTOSPI1;
 8003612:	4b27      	ldr	r3, [pc, #156]	@ (80036b0 <MX_OCTOSPI1_Init+0xb4>)
 8003614:	4a27      	ldr	r2, [pc, #156]	@ (80036b4 <MX_OCTOSPI1_Init+0xb8>)
 8003616:	601a      	str	r2, [r3, #0]
  hospi1.Init.FifoThreshold = 1;
 8003618:	4b25      	ldr	r3, [pc, #148]	@ (80036b0 <MX_OCTOSPI1_Init+0xb4>)
 800361a:	2201      	movs	r2, #1
 800361c:	605a      	str	r2, [r3, #4]
  hospi1.Init.DualQuad = HAL_OSPI_DUALQUAD_DISABLE;
 800361e:	4b24      	ldr	r3, [pc, #144]	@ (80036b0 <MX_OCTOSPI1_Init+0xb4>)
 8003620:	2200      	movs	r2, #0
 8003622:	609a      	str	r2, [r3, #8]
  hospi1.Init.MemoryType = HAL_OSPI_MEMTYPE_MICRON;
 8003624:	4b22      	ldr	r3, [pc, #136]	@ (80036b0 <MX_OCTOSPI1_Init+0xb4>)
 8003626:	2200      	movs	r2, #0
 8003628:	60da      	str	r2, [r3, #12]
  hospi1.Init.DeviceSize = 32;
 800362a:	4b21      	ldr	r3, [pc, #132]	@ (80036b0 <MX_OCTOSPI1_Init+0xb4>)
 800362c:	2220      	movs	r2, #32
 800362e:	611a      	str	r2, [r3, #16]
  hospi1.Init.ChipSelectHighTime = 1;
 8003630:	4b1f      	ldr	r3, [pc, #124]	@ (80036b0 <MX_OCTOSPI1_Init+0xb4>)
 8003632:	2201      	movs	r2, #1
 8003634:	615a      	str	r2, [r3, #20]
  hospi1.Init.FreeRunningClock = HAL_OSPI_FREERUNCLK_DISABLE;
 8003636:	4b1e      	ldr	r3, [pc, #120]	@ (80036b0 <MX_OCTOSPI1_Init+0xb4>)
 8003638:	2200      	movs	r2, #0
 800363a:	619a      	str	r2, [r3, #24]
  hospi1.Init.ClockMode = HAL_OSPI_CLOCK_MODE_0;
 800363c:	4b1c      	ldr	r3, [pc, #112]	@ (80036b0 <MX_OCTOSPI1_Init+0xb4>)
 800363e:	2200      	movs	r2, #0
 8003640:	61da      	str	r2, [r3, #28]
  hospi1.Init.WrapSize = HAL_OSPI_WRAP_NOT_SUPPORTED;
 8003642:	4b1b      	ldr	r3, [pc, #108]	@ (80036b0 <MX_OCTOSPI1_Init+0xb4>)
 8003644:	2200      	movs	r2, #0
 8003646:	621a      	str	r2, [r3, #32]
  hospi1.Init.ClockPrescaler = 1;
 8003648:	4b19      	ldr	r3, [pc, #100]	@ (80036b0 <MX_OCTOSPI1_Init+0xb4>)
 800364a:	2201      	movs	r2, #1
 800364c:	625a      	str	r2, [r3, #36]	@ 0x24
  hospi1.Init.SampleShifting = HAL_OSPI_SAMPLE_SHIFTING_NONE;
 800364e:	4b18      	ldr	r3, [pc, #96]	@ (80036b0 <MX_OCTOSPI1_Init+0xb4>)
 8003650:	2200      	movs	r2, #0
 8003652:	629a      	str	r2, [r3, #40]	@ 0x28
  hospi1.Init.DelayHoldQuarterCycle = HAL_OSPI_DHQC_DISABLE;
 8003654:	4b16      	ldr	r3, [pc, #88]	@ (80036b0 <MX_OCTOSPI1_Init+0xb4>)
 8003656:	2200      	movs	r2, #0
 8003658:	62da      	str	r2, [r3, #44]	@ 0x2c
  hospi1.Init.ChipSelectBoundary = 0;
 800365a:	4b15      	ldr	r3, [pc, #84]	@ (80036b0 <MX_OCTOSPI1_Init+0xb4>)
 800365c:	2200      	movs	r2, #0
 800365e:	631a      	str	r2, [r3, #48]	@ 0x30
  hospi1.Init.DelayBlockBypass = HAL_OSPI_DELAY_BLOCK_BYPASSED;
 8003660:	4b13      	ldr	r3, [pc, #76]	@ (80036b0 <MX_OCTOSPI1_Init+0xb4>)
 8003662:	2208      	movs	r2, #8
 8003664:	635a      	str	r2, [r3, #52]	@ 0x34
  hospi1.Init.MaxTran = 0;
 8003666:	4b12      	ldr	r3, [pc, #72]	@ (80036b0 <MX_OCTOSPI1_Init+0xb4>)
 8003668:	2200      	movs	r2, #0
 800366a:	639a      	str	r2, [r3, #56]	@ 0x38
  hospi1.Init.Refresh = 0;
 800366c:	4b10      	ldr	r3, [pc, #64]	@ (80036b0 <MX_OCTOSPI1_Init+0xb4>)
 800366e:	2200      	movs	r2, #0
 8003670:	63da      	str	r2, [r3, #60]	@ 0x3c
  if (HAL_OSPI_Init(&hospi1) != HAL_OK)
 8003672:	480f      	ldr	r0, [pc, #60]	@ (80036b0 <MX_OCTOSPI1_Init+0xb4>)
 8003674:	f009 fcce 	bl	800d014 <HAL_OSPI_Init>
 8003678:	4603      	mov	r3, r0
 800367a:	2b00      	cmp	r3, #0
 800367c:	d001      	beq.n	8003682 <MX_OCTOSPI1_Init+0x86>
  {
    Error_Handler();
 800367e:	f7ff fd65 	bl	800314c <Error_Handler>
  }
  sOspiManagerCfg.ClkPort = 1;
 8003682:	2301      	movs	r3, #1
 8003684:	603b      	str	r3, [r7, #0]
  sOspiManagerCfg.NCSPort = 1;
 8003686:	2301      	movs	r3, #1
 8003688:	60bb      	str	r3, [r7, #8]
  sOspiManagerCfg.IOLowPort = HAL_OSPIM_IOPORT_1_LOW;
 800368a:	f04f 1301 	mov.w	r3, #65537	@ 0x10001
 800368e:	60fb      	str	r3, [r7, #12]
  if (HAL_OSPIM_Config(&hospi1, &sOspiManagerCfg, HAL_OSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8003690:	463b      	mov	r3, r7
 8003692:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003696:	4619      	mov	r1, r3
 8003698:	4805      	ldr	r0, [pc, #20]	@ (80036b0 <MX_OCTOSPI1_Init+0xb4>)
 800369a:	f00a f8bb 	bl	800d814 <HAL_OSPIM_Config>
 800369e:	4603      	mov	r3, r0
 80036a0:	2b00      	cmp	r3, #0
 80036a2:	d001      	beq.n	80036a8 <MX_OCTOSPI1_Init+0xac>
  {
    Error_Handler();
 80036a4:	f7ff fd52 	bl	800314c <Error_Handler>
  }
  /* USER CODE BEGIN OCTOSPI1_Init 2 */

  /* USER CODE END OCTOSPI1_Init 2 */

}
 80036a8:	bf00      	nop
 80036aa:	3718      	adds	r7, #24
 80036ac:	46bd      	mov	sp, r7
 80036ae:	bd80      	pop	{r7, pc}
 80036b0:	24002844 	.word	0x24002844
 80036b4:	52005000 	.word	0x52005000

080036b8 <HAL_OSPI_MspInit>:

void HAL_OSPI_MspInit(OSPI_HandleTypeDef* ospiHandle)
{
 80036b8:	b580      	push	{r7, lr}
 80036ba:	b0ba      	sub	sp, #232	@ 0xe8
 80036bc:	af00      	add	r7, sp, #0
 80036be:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80036c0:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 80036c4:	2200      	movs	r2, #0
 80036c6:	601a      	str	r2, [r3, #0]
 80036c8:	605a      	str	r2, [r3, #4]
 80036ca:	609a      	str	r2, [r3, #8]
 80036cc:	60da      	str	r2, [r3, #12]
 80036ce:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80036d0:	f107 0318 	add.w	r3, r7, #24
 80036d4:	22b8      	movs	r2, #184	@ 0xb8
 80036d6:	2100      	movs	r1, #0
 80036d8:	4618      	mov	r0, r3
 80036da:	f017 ffb3 	bl	801b644 <memset>
  if(ospiHandle->Instance==OCTOSPI1)
 80036de:	687b      	ldr	r3, [r7, #4]
 80036e0:	681b      	ldr	r3, [r3, #0]
 80036e2:	4a59      	ldr	r2, [pc, #356]	@ (8003848 <HAL_OSPI_MspInit+0x190>)
 80036e4:	4293      	cmp	r3, r2
 80036e6:	f040 80ab 	bne.w	8003840 <HAL_OSPI_MspInit+0x188>

  /* USER CODE END OCTOSPI1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_OSPI;
 80036ea:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 80036ee:	f04f 0300 	mov.w	r3, #0
 80036f2:	e9c7 2306 	strd	r2, r3, [r7, #24]
    PeriphClkInitStruct.OspiClockSelection = RCC_OSPICLKSOURCE_D1HCLK;
 80036f6:	2300      	movs	r3, #0
 80036f8:	667b      	str	r3, [r7, #100]	@ 0x64
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80036fa:	f107 0318 	add.w	r3, r7, #24
 80036fe:	4618      	mov	r0, r3
 8003700:	f00c f81e 	bl	800f740 <HAL_RCCEx_PeriphCLKConfig>
 8003704:	4603      	mov	r3, r0
 8003706:	2b00      	cmp	r3, #0
 8003708:	d001      	beq.n	800370e <HAL_OSPI_MspInit+0x56>
    {
      Error_Handler();
 800370a:	f7ff fd1f 	bl	800314c <Error_Handler>
    }

    /* OCTOSPI1 clock enable */
    __HAL_RCC_OCTOSPIM_CLK_ENABLE();
 800370e:	4b4f      	ldr	r3, [pc, #316]	@ (800384c <HAL_OSPI_MspInit+0x194>)
 8003710:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 8003714:	4a4d      	ldr	r2, [pc, #308]	@ (800384c <HAL_OSPI_MspInit+0x194>)
 8003716:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 800371a:	f8c2 30d4 	str.w	r3, [r2, #212]	@ 0xd4
 800371e:	4b4b      	ldr	r3, [pc, #300]	@ (800384c <HAL_OSPI_MspInit+0x194>)
 8003720:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 8003724:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8003728:	617b      	str	r3, [r7, #20]
 800372a:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_OSPI1_CLK_ENABLE();
 800372c:	4b47      	ldr	r3, [pc, #284]	@ (800384c <HAL_OSPI_MspInit+0x194>)
 800372e:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 8003732:	4a46      	ldr	r2, [pc, #280]	@ (800384c <HAL_OSPI_MspInit+0x194>)
 8003734:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8003738:	f8c2 30d4 	str.w	r3, [r2, #212]	@ 0xd4
 800373c:	4b43      	ldr	r3, [pc, #268]	@ (800384c <HAL_OSPI_MspInit+0x194>)
 800373e:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 8003742:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8003746:	613b      	str	r3, [r7, #16]
 8003748:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800374a:	4b40      	ldr	r3, [pc, #256]	@ (800384c <HAL_OSPI_MspInit+0x194>)
 800374c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8003750:	4a3e      	ldr	r2, [pc, #248]	@ (800384c <HAL_OSPI_MspInit+0x194>)
 8003752:	f043 0301 	orr.w	r3, r3, #1
 8003756:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800375a:	4b3c      	ldr	r3, [pc, #240]	@ (800384c <HAL_OSPI_MspInit+0x194>)
 800375c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8003760:	f003 0301 	and.w	r3, r3, #1
 8003764:	60fb      	str	r3, [r7, #12]
 8003766:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003768:	4b38      	ldr	r3, [pc, #224]	@ (800384c <HAL_OSPI_MspInit+0x194>)
 800376a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800376e:	4a37      	ldr	r2, [pc, #220]	@ (800384c <HAL_OSPI_MspInit+0x194>)
 8003770:	f043 0302 	orr.w	r3, r3, #2
 8003774:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8003778:	4b34      	ldr	r3, [pc, #208]	@ (800384c <HAL_OSPI_MspInit+0x194>)
 800377a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800377e:	f003 0302 	and.w	r3, r3, #2
 8003782:	60bb      	str	r3, [r7, #8]
 8003784:	68bb      	ldr	r3, [r7, #8]
    PB0     ------> OCTOSPIM_P1_IO1
    PB1     ------> OCTOSPIM_P1_IO0
    PB2     ------> OCTOSPIM_P1_CLK
    PB10     ------> OCTOSPIM_P1_NCS
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 8003786:	2340      	movs	r3, #64	@ 0x40
 8003788:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800378c:	2302      	movs	r3, #2
 800378e:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003792:	2300      	movs	r3, #0
 8003794:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003798:	2303      	movs	r3, #3
 800379a:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF6_OCTOSPIM_P1;
 800379e:	2306      	movs	r3, #6
 80037a0:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80037a4:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 80037a8:	4619      	mov	r1, r3
 80037aa:	4829      	ldr	r0, [pc, #164]	@ (8003850 <HAL_OSPI_MspInit+0x198>)
 80037ac:	f008 fbe8 	bl	800bf80 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_7;
 80037b0:	2380      	movs	r3, #128	@ 0x80
 80037b2:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80037b6:	2302      	movs	r3, #2
 80037b8:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80037bc:	2300      	movs	r3, #0
 80037be:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80037c2:	2303      	movs	r3, #3
 80037c4:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF10_OCTOSPIM_P1;
 80037c8:	230a      	movs	r3, #10
 80037ca:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80037ce:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 80037d2:	4619      	mov	r1, r3
 80037d4:	481e      	ldr	r0, [pc, #120]	@ (8003850 <HAL_OSPI_MspInit+0x198>)
 80037d6:	f008 fbd3 	bl	800bf80 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 80037da:	2303      	movs	r3, #3
 80037dc:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80037e0:	2302      	movs	r3, #2
 80037e2:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80037e6:	2300      	movs	r3, #0
 80037e8:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80037ec:	2303      	movs	r3, #3
 80037ee:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF4_OCTOSPIM_P1;
 80037f2:	2304      	movs	r3, #4
 80037f4:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80037f8:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 80037fc:	4619      	mov	r1, r3
 80037fe:	4815      	ldr	r0, [pc, #84]	@ (8003854 <HAL_OSPI_MspInit+0x19c>)
 8003800:	f008 fbbe 	bl	800bf80 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_10;
 8003804:	f240 4304 	movw	r3, #1028	@ 0x404
 8003808:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800380c:	2302      	movs	r3, #2
 800380e:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003812:	2300      	movs	r3, #0
 8003814:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003818:	2303      	movs	r3, #3
 800381a:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF9_OCTOSPIM_P1;
 800381e:	2309      	movs	r3, #9
 8003820:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003824:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 8003828:	4619      	mov	r1, r3
 800382a:	480a      	ldr	r0, [pc, #40]	@ (8003854 <HAL_OSPI_MspInit+0x19c>)
 800382c:	f008 fba8 	bl	800bf80 <HAL_GPIO_Init>

    /* OCTOSPI1 interrupt Init */
    HAL_NVIC_SetPriority(OCTOSPI1_IRQn, 5, 0);
 8003830:	2200      	movs	r2, #0
 8003832:	2105      	movs	r1, #5
 8003834:	205c      	movs	r0, #92	@ 0x5c
 8003836:	f004 fba9 	bl	8007f8c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OCTOSPI1_IRQn);
 800383a:	205c      	movs	r0, #92	@ 0x5c
 800383c:	f004 fbc0 	bl	8007fc0 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN OCTOSPI1_MspInit 1 */

  /* USER CODE END OCTOSPI1_MspInit 1 */
  }
}
 8003840:	bf00      	nop
 8003842:	37e8      	adds	r7, #232	@ 0xe8
 8003844:	46bd      	mov	sp, r7
 8003846:	bd80      	pop	{r7, pc}
 8003848:	52005000 	.word	0x52005000
 800384c:	58024400 	.word	0x58024400
 8003850:	58020000 	.word	0x58020000
 8003854:	58020400 	.word	0x58020400

08003858 <Sensor_Init>:
static float apply_moving_average_filter(uint8_t ch, float new_temp);

/* ========== Public Functions ========== */

void Sensor_Init(void)
{
 8003858:	b580      	push	{r7, lr}
 800385a:	b082      	sub	sp, #8
 800385c:	af00      	add	r7, sp, #0
    memset(&sensor_data, 0, sizeof(SensorData_t));
 800385e:	228c      	movs	r2, #140	@ 0x8c
 8003860:	2100      	movs	r1, #0
 8003862:	481c      	ldr	r0, [pc, #112]	@ (80038d4 <Sensor_Init+0x7c>)
 8003864:	f017 feee 	bl	801b644 <memset>

    //     ( )
    for (uint8_t i = 0; i < SENSOR_TEMP_CH; i++) {
 8003868:	2300      	movs	r3, #0
 800386a:	71fb      	strb	r3, [r7, #7]
 800386c:	e008      	b.n	8003880 <Sensor_Init+0x28>
        sensor_data.adc.sensor_fault[i] = 0;
 800386e:	79fb      	ldrb	r3, [r7, #7]
 8003870:	4a18      	ldr	r2, [pc, #96]	@ (80038d4 <Sensor_Init+0x7c>)
 8003872:	4413      	add	r3, r2
 8003874:	2200      	movs	r2, #0
 8003876:	f883 207c 	strb.w	r2, [r3, #124]	@ 0x7c
    for (uint8_t i = 0; i < SENSOR_TEMP_CH; i++) {
 800387a:	79fb      	ldrb	r3, [r7, #7]
 800387c:	3301      	adds	r3, #1
 800387e:	71fb      	strb	r3, [r7, #7]
 8003880:	79fb      	ldrb	r3, [r7, #7]
 8003882:	2b05      	cmp	r3, #5
 8003884:	d9f3      	bls.n	800386e <Sensor_Init+0x16>
    }

    //    
    memset(temp_filter_buffer, 0, sizeof(temp_filter_buffer));
 8003886:	2260      	movs	r2, #96	@ 0x60
 8003888:	2100      	movs	r1, #0
 800388a:	4813      	ldr	r0, [pc, #76]	@ (80038d8 <Sensor_Init+0x80>)
 800388c:	f017 feda 	bl	801b644 <memset>
    memset(temp_filter_index, 0, sizeof(temp_filter_index));
 8003890:	2206      	movs	r2, #6
 8003892:	2100      	movs	r1, #0
 8003894:	4811      	ldr	r0, [pc, #68]	@ (80038dc <Sensor_Init+0x84>)
 8003896:	f017 fed5 	bl	801b644 <memset>
    memset(temp_filter_filled, 0, sizeof(temp_filter_filled));
 800389a:	2206      	movs	r2, #6
 800389c:	2100      	movs	r1, #0
 800389e:	4810      	ldr	r0, [pc, #64]	@ (80038e0 <Sensor_Init+0x88>)
 80038a0:	f017 fed0 	bl	801b644 <memset>
    memset(temp_last_valid, 0, sizeof(temp_last_valid));
 80038a4:	2218      	movs	r2, #24
 80038a6:	2100      	movs	r1, #0
 80038a8:	480e      	ldr	r0, [pc, #56]	@ (80038e4 <Sensor_Init+0x8c>)
 80038aa:	f017 fecb 	bl	801b644 <memset>

    //  
    sensor_data.can.timestamp = HAL_GetTick();
 80038ae:	f002 fa1f 	bl	8005cf0 <HAL_GetTick>
 80038b2:	4603      	mov	r3, r0
 80038b4:	4a07      	ldr	r2, [pc, #28]	@ (80038d4 <Sensor_Init+0x7c>)
 80038b6:	6393      	str	r3, [r2, #56]	@ 0x38
    sensor_data.adc.timestamp = HAL_GetTick();
 80038b8:	f002 fa1a 	bl	8005cf0 <HAL_GetTick>
 80038bc:	4603      	mov	r3, r0
 80038be:	4a05      	ldr	r2, [pc, #20]	@ (80038d4 <Sensor_Init+0x7c>)
 80038c0:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84
    sensor_data.adc.update_count = 0;
 80038c4:	4b03      	ldr	r3, [pc, #12]	@ (80038d4 <Sensor_Init+0x7c>)
 80038c6:	2200      	movs	r2, #0
 80038c8:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
}
 80038cc:	bf00      	nop
 80038ce:	3708      	adds	r7, #8
 80038d0:	46bd      	mov	sp, r7
 80038d2:	bd80      	pop	{r7, pc}
 80038d4:	240028a0 	.word	0x240028a0
 80038d8:	2400292c 	.word	0x2400292c
 80038dc:	2400298c 	.word	0x2400298c
 80038e0:	24002994 	.word	0x24002994
 80038e4:	2400299c 	.word	0x2400299c

080038e8 <Sensor_UpdateCAN>:
 * @brief CAN   
 * @note ISR(FDCAN RX)  - mutex  
 * @note []   
 */
int32_t Sensor_UpdateCAN(FDCAN_RxHeaderTypeDef *rx_header, uint8_t *rx_data)
{
 80038e8:	b590      	push	{r4, r7, lr}
 80038ea:	b08d      	sub	sp, #52	@ 0x34
 80038ec:	af02      	add	r7, sp, #8
 80038ee:	6078      	str	r0, [r7, #4]
 80038f0:	6039      	str	r1, [r7, #0]
    if (rx_header == NULL || rx_data == NULL) {
 80038f2:	687b      	ldr	r3, [r7, #4]
 80038f4:	2b00      	cmp	r3, #0
 80038f6:	d002      	beq.n	80038fe <Sensor_UpdateCAN+0x16>
 80038f8:	683b      	ldr	r3, [r7, #0]
 80038fa:	2b00      	cmp	r3, #0
 80038fc:	d10a      	bne.n	8003914 <Sensor_UpdateCAN+0x2c>
        REPORT_ERROR_MSG("NULL pointer");
 80038fe:	4b82      	ldr	r3, [pc, #520]	@ (8003b08 <Sensor_UpdateCAN+0x220>)
 8003900:	9300      	str	r3, [sp, #0]
 8003902:	2300      	movs	r3, #0
 8003904:	2245      	movs	r2, #69	@ 0x45
 8003906:	4981      	ldr	r1, [pc, #516]	@ (8003b0c <Sensor_UpdateCAN+0x224>)
 8003908:	4881      	ldr	r0, [pc, #516]	@ (8003b10 <Sensor_UpdateCAN+0x228>)
 800390a:	f7fe f8f9 	bl	8001b00 <ReportError>
        return -1;
 800390e:	f04f 33ff 	mov.w	r3, #4294967295
 8003912:	e0f5      	b.n	8003b00 <Sensor_UpdateCAN+0x218>
    }

    //    (8 )
    if (rx_header->DataLength != FDCAN_DLC_BYTES_8) {
 8003914:	687b      	ldr	r3, [r7, #4]
 8003916:	68db      	ldr	r3, [r3, #12]
 8003918:	2b08      	cmp	r3, #8
 800391a:	d00a      	beq.n	8003932 <Sensor_UpdateCAN+0x4a>
        REPORT_ERROR_MSG("Invalid CAN data length");
 800391c:	4b7d      	ldr	r3, [pc, #500]	@ (8003b14 <Sensor_UpdateCAN+0x22c>)
 800391e:	9300      	str	r3, [sp, #0]
 8003920:	2300      	movs	r3, #0
 8003922:	224b      	movs	r2, #75	@ 0x4b
 8003924:	4979      	ldr	r1, [pc, #484]	@ (8003b0c <Sensor_UpdateCAN+0x224>)
 8003926:	487a      	ldr	r0, [pc, #488]	@ (8003b10 <Sensor_UpdateCAN+0x228>)
 8003928:	f7fe f8ea 	bl	8001b00 <ReportError>
        return -1;
 800392c:	f04f 33ff 	mov.w	r3, #4294967295
 8003930:	e0e6      	b.n	8003b00 <Sensor_UpdateCAN+0x218>
    }

    uint32_t can_id = rx_header->Identifier;
 8003932:	687b      	ldr	r3, [r7, #4]
 8003934:	681b      	ldr	r3, [r3, #0]
 8003936:	627b      	str	r3, [r7, #36]	@ 0x24
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003938:	f3ef 8310 	mrs	r3, PRIMASK
 800393c:	61bb      	str	r3, [r7, #24]
  return(result);
 800393e:	69bb      	ldr	r3, [r7, #24]

    // Critical Section 
    uint32_t primask = __get_PRIMASK();
 8003940:	623b      	str	r3, [r7, #32]
  __ASM volatile ("cpsid i" : : : "memory");
 8003942:	b672      	cpsid	i
}
 8003944:	bf00      	nop
    __disable_irq();

    // 0x100~0x10F   (CAN1)
    if (can_id >= 0x100 && can_id <= 0x10F) {
 8003946:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003948:	2bff      	cmp	r3, #255	@ 0xff
 800394a:	d92d      	bls.n	80039a8 <Sensor_UpdateCAN+0xc0>
 800394c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800394e:	f5b3 7f88 	cmp.w	r3, #272	@ 0x110
 8003952:	d229      	bcs.n	80039a8 <Sensor_UpdateCAN+0xc0>
        can1_rx_count++;  // DEBUG:  
 8003954:	4b70      	ldr	r3, [pc, #448]	@ (8003b18 <Sensor_UpdateCAN+0x230>)
 8003956:	681b      	ldr	r3, [r3, #0]
 8003958:	3301      	adds	r3, #1
 800395a:	4a6f      	ldr	r2, [pc, #444]	@ (8003b18 <Sensor_UpdateCAN+0x230>)
 800395c:	6013      	str	r3, [r2, #0]
        uint8_t idx = can_id - 0x100;  // 0~15 
 800395e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003960:	77fb      	strb	r3, [r7, #31]
        sensor_data.can.displacement[idx] = u16le(&rx_data[0]);
 8003962:	7ffc      	ldrb	r4, [r7, #31]
 8003964:	6838      	ldr	r0, [r7, #0]
 8003966:	f000 f9c5 	bl	8003cf4 <u16le>
 800396a:	4603      	mov	r3, r0
 800396c:	4619      	mov	r1, r3
 800396e:	4a6b      	ldr	r2, [pc, #428]	@ (8003b1c <Sensor_UpdateCAN+0x234>)
 8003970:	f104 030c 	add.w	r3, r4, #12
 8003974:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
        sensor_data.can.displacement_valid_flag |= (1U << idx);
 8003978:	4b68      	ldr	r3, [pc, #416]	@ (8003b1c <Sensor_UpdateCAN+0x234>)
 800397a:	8fda      	ldrh	r2, [r3, #62]	@ 0x3e
 800397c:	7ffb      	ldrb	r3, [r7, #31]
 800397e:	2101      	movs	r1, #1
 8003980:	fa01 f303 	lsl.w	r3, r1, r3
 8003984:	b29b      	uxth	r3, r3
 8003986:	4313      	orrs	r3, r2
 8003988:	b29a      	uxth	r2, r3
 800398a:	4b64      	ldr	r3, [pc, #400]	@ (8003b1c <Sensor_UpdateCAN+0x234>)
 800398c:	87da      	strh	r2, [r3, #62]	@ 0x3e
        sensor_data.can.timestamp = HAL_GetTick();
 800398e:	f002 f9af 	bl	8005cf0 <HAL_GetTick>
 8003992:	4603      	mov	r3, r0
 8003994:	4a61      	ldr	r2, [pc, #388]	@ (8003b1c <Sensor_UpdateCAN+0x234>)
 8003996:	6393      	str	r3, [r2, #56]	@ 0x38
 8003998:	6a3b      	ldr	r3, [r7, #32]
 800399a:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800399c:	697b      	ldr	r3, [r7, #20]
 800399e:	f383 8810 	msr	PRIMASK, r3
}
 80039a2:	bf00      	nop
        __set_PRIMASK(primask);
        return 0;
 80039a4:	2300      	movs	r3, #0
 80039a6:	e0ab      	b.n	8003b00 <Sensor_UpdateCAN+0x218>
    }

    // DEBUG: CAN2  
    can2_rx_count++;
 80039a8:	4b5d      	ldr	r3, [pc, #372]	@ (8003b20 <Sensor_UpdateCAN+0x238>)
 80039aa:	681b      	ldr	r3, [r3, #0]
 80039ac:	3301      	adds	r3, #1
 80039ae:	4a5c      	ldr	r2, [pc, #368]	@ (8003b20 <Sensor_UpdateCAN+0x238>)
 80039b0:	6013      	str	r3, [r2, #0]

    //   (CAN2)
    switch (can_id) {
 80039b2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80039b4:	2b03      	cmp	r3, #3
 80039b6:	d062      	beq.n	8003a7e <Sensor_UpdateCAN+0x196>
 80039b8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80039ba:	2b03      	cmp	r3, #3
 80039bc:	f200 808b 	bhi.w	8003ad6 <Sensor_UpdateCAN+0x1ee>
 80039c0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80039c2:	2b01      	cmp	r3, #1
 80039c4:	d003      	beq.n	80039ce <Sensor_UpdateCAN+0xe6>
 80039c6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80039c8:	2b02      	cmp	r3, #2
 80039ca:	d02c      	beq.n	8003a26 <Sensor_UpdateCAN+0x13e>
 80039cc:	e083      	b.n	8003ad6 <Sensor_UpdateCAN+0x1ee>
        case CAN_ID_PWR_FOREARM:
            sensor_data.can.biotorq[SENSOR_CH_FOREARM_L] = u16le(&rx_data[0]);
 80039ce:	6838      	ldr	r0, [r7, #0]
 80039d0:	f000 f990 	bl	8003cf4 <u16le>
 80039d4:	4603      	mov	r3, r0
 80039d6:	461a      	mov	r2, r3
 80039d8:	4b50      	ldr	r3, [pc, #320]	@ (8003b1c <Sensor_UpdateCAN+0x234>)
 80039da:	811a      	strh	r2, [r3, #8]
            sensor_data.can.pwr[SENSOR_CH_FOREARM_L]     = u16le(&rx_data[2]);
 80039dc:	683b      	ldr	r3, [r7, #0]
 80039de:	3302      	adds	r3, #2
 80039e0:	4618      	mov	r0, r3
 80039e2:	f000 f987 	bl	8003cf4 <u16le>
 80039e6:	4603      	mov	r3, r0
 80039e8:	461a      	mov	r2, r3
 80039ea:	4b4c      	ldr	r3, [pc, #304]	@ (8003b1c <Sensor_UpdateCAN+0x234>)
 80039ec:	801a      	strh	r2, [r3, #0]
            sensor_data.can.biotorq[SENSOR_CH_FOREARM_R] = u16le(&rx_data[4]);
 80039ee:	683b      	ldr	r3, [r7, #0]
 80039f0:	3304      	adds	r3, #4
 80039f2:	4618      	mov	r0, r3
 80039f4:	f000 f97e 	bl	8003cf4 <u16le>
 80039f8:	4603      	mov	r3, r0
 80039fa:	461a      	mov	r2, r3
 80039fc:	4b47      	ldr	r3, [pc, #284]	@ (8003b1c <Sensor_UpdateCAN+0x234>)
 80039fe:	815a      	strh	r2, [r3, #10]
            sensor_data.can.pwr[SENSOR_CH_FOREARM_R]     = u16le(&rx_data[6]);
 8003a00:	683b      	ldr	r3, [r7, #0]
 8003a02:	3306      	adds	r3, #6
 8003a04:	4618      	mov	r0, r3
 8003a06:	f000 f975 	bl	8003cf4 <u16le>
 8003a0a:	4603      	mov	r3, r0
 8003a0c:	461a      	mov	r2, r3
 8003a0e:	4b43      	ldr	r3, [pc, #268]	@ (8003b1c <Sensor_UpdateCAN+0x234>)
 8003a10:	805a      	strh	r2, [r3, #2]
            sensor_data.can.valid_flag |= (1U << 0);
 8003a12:	4b42      	ldr	r3, [pc, #264]	@ (8003b1c <Sensor_UpdateCAN+0x234>)
 8003a14:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003a18:	f043 0301 	orr.w	r3, r3, #1
 8003a1c:	b2da      	uxtb	r2, r3
 8003a1e:	4b3f      	ldr	r3, [pc, #252]	@ (8003b1c <Sensor_UpdateCAN+0x234>)
 8003a20:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
            break;
 8003a24:	e060      	b.n	8003ae8 <Sensor_UpdateCAN+0x200>

        case CAN_ID_PWR_BICEPS:
            sensor_data.can.biotorq[SENSOR_CH_BICEPS_L] = u16le(&rx_data[0]);
 8003a26:	6838      	ldr	r0, [r7, #0]
 8003a28:	f000 f964 	bl	8003cf4 <u16le>
 8003a2c:	4603      	mov	r3, r0
 8003a2e:	461a      	mov	r2, r3
 8003a30:	4b3a      	ldr	r3, [pc, #232]	@ (8003b1c <Sensor_UpdateCAN+0x234>)
 8003a32:	819a      	strh	r2, [r3, #12]
            sensor_data.can.pwr[SENSOR_CH_BICEPS_L]     = u16le(&rx_data[2]);
 8003a34:	683b      	ldr	r3, [r7, #0]
 8003a36:	3302      	adds	r3, #2
 8003a38:	4618      	mov	r0, r3
 8003a3a:	f000 f95b 	bl	8003cf4 <u16le>
 8003a3e:	4603      	mov	r3, r0
 8003a40:	461a      	mov	r2, r3
 8003a42:	4b36      	ldr	r3, [pc, #216]	@ (8003b1c <Sensor_UpdateCAN+0x234>)
 8003a44:	809a      	strh	r2, [r3, #4]
            sensor_data.can.biotorq[SENSOR_CH_BICEPS_R] = u16le(&rx_data[4]);
 8003a46:	683b      	ldr	r3, [r7, #0]
 8003a48:	3304      	adds	r3, #4
 8003a4a:	4618      	mov	r0, r3
 8003a4c:	f000 f952 	bl	8003cf4 <u16le>
 8003a50:	4603      	mov	r3, r0
 8003a52:	461a      	mov	r2, r3
 8003a54:	4b31      	ldr	r3, [pc, #196]	@ (8003b1c <Sensor_UpdateCAN+0x234>)
 8003a56:	81da      	strh	r2, [r3, #14]
            sensor_data.can.pwr[SENSOR_CH_BICEPS_R]     = u16le(&rx_data[6]);
 8003a58:	683b      	ldr	r3, [r7, #0]
 8003a5a:	3306      	adds	r3, #6
 8003a5c:	4618      	mov	r0, r3
 8003a5e:	f000 f949 	bl	8003cf4 <u16le>
 8003a62:	4603      	mov	r3, r0
 8003a64:	461a      	mov	r2, r3
 8003a66:	4b2d      	ldr	r3, [pc, #180]	@ (8003b1c <Sensor_UpdateCAN+0x234>)
 8003a68:	80da      	strh	r2, [r3, #6]
            sensor_data.can.valid_flag |= (1U << 1);
 8003a6a:	4b2c      	ldr	r3, [pc, #176]	@ (8003b1c <Sensor_UpdateCAN+0x234>)
 8003a6c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003a70:	f043 0302 	orr.w	r3, r3, #2
 8003a74:	b2da      	uxtb	r2, r3
 8003a76:	4b29      	ldr	r3, [pc, #164]	@ (8003b1c <Sensor_UpdateCAN+0x234>)
 8003a78:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
            break;
 8003a7c:	e034      	b.n	8003ae8 <Sensor_UpdateCAN+0x200>

        case CAN_ID_PWR_CAP:
            sensor_data.can.cap[SENSOR_CH_FOREARM_L] = u16le(&rx_data[0]);
 8003a7e:	6838      	ldr	r0, [r7, #0]
 8003a80:	f000 f938 	bl	8003cf4 <u16le>
 8003a84:	4603      	mov	r3, r0
 8003a86:	461a      	mov	r2, r3
 8003a88:	4b24      	ldr	r3, [pc, #144]	@ (8003b1c <Sensor_UpdateCAN+0x234>)
 8003a8a:	821a      	strh	r2, [r3, #16]
            sensor_data.can.cap[SENSOR_CH_FOREARM_R] = u16le(&rx_data[2]);
 8003a8c:	683b      	ldr	r3, [r7, #0]
 8003a8e:	3302      	adds	r3, #2
 8003a90:	4618      	mov	r0, r3
 8003a92:	f000 f92f 	bl	8003cf4 <u16le>
 8003a96:	4603      	mov	r3, r0
 8003a98:	461a      	mov	r2, r3
 8003a9a:	4b20      	ldr	r3, [pc, #128]	@ (8003b1c <Sensor_UpdateCAN+0x234>)
 8003a9c:	825a      	strh	r2, [r3, #18]
            sensor_data.can.cap[SENSOR_CH_BICEPS_L]  = u16le(&rx_data[4]);
 8003a9e:	683b      	ldr	r3, [r7, #0]
 8003aa0:	3304      	adds	r3, #4
 8003aa2:	4618      	mov	r0, r3
 8003aa4:	f000 f926 	bl	8003cf4 <u16le>
 8003aa8:	4603      	mov	r3, r0
 8003aaa:	461a      	mov	r2, r3
 8003aac:	4b1b      	ldr	r3, [pc, #108]	@ (8003b1c <Sensor_UpdateCAN+0x234>)
 8003aae:	829a      	strh	r2, [r3, #20]
            sensor_data.can.cap[SENSOR_CH_BICEPS_R]  = u16le(&rx_data[6]);
 8003ab0:	683b      	ldr	r3, [r7, #0]
 8003ab2:	3306      	adds	r3, #6
 8003ab4:	4618      	mov	r0, r3
 8003ab6:	f000 f91d 	bl	8003cf4 <u16le>
 8003aba:	4603      	mov	r3, r0
 8003abc:	461a      	mov	r2, r3
 8003abe:	4b17      	ldr	r3, [pc, #92]	@ (8003b1c <Sensor_UpdateCAN+0x234>)
 8003ac0:	82da      	strh	r2, [r3, #22]
            sensor_data.can.valid_flag |= (1U << 2);
 8003ac2:	4b16      	ldr	r3, [pc, #88]	@ (8003b1c <Sensor_UpdateCAN+0x234>)
 8003ac4:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003ac8:	f043 0304 	orr.w	r3, r3, #4
 8003acc:	b2da      	uxtb	r2, r3
 8003ace:	4b13      	ldr	r3, [pc, #76]	@ (8003b1c <Sensor_UpdateCAN+0x234>)
 8003ad0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
            break;
 8003ad4:	e008      	b.n	8003ae8 <Sensor_UpdateCAN+0x200>
 8003ad6:	6a3b      	ldr	r3, [r7, #32]
 8003ad8:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003ada:	693b      	ldr	r3, [r7, #16]
 8003adc:	f383 8810 	msr	PRIMASK, r3
}
 8003ae0:	bf00      	nop

        default:
            // []    
            __set_PRIMASK(primask);
            return -1;  //    CAN ID
 8003ae2:	f04f 33ff 	mov.w	r3, #4294967295
 8003ae6:	e00b      	b.n	8003b00 <Sensor_UpdateCAN+0x218>
    }

    //  
    sensor_data.can.timestamp = HAL_GetTick();
 8003ae8:	f002 f902 	bl	8005cf0 <HAL_GetTick>
 8003aec:	4603      	mov	r3, r0
 8003aee:	4a0b      	ldr	r2, [pc, #44]	@ (8003b1c <Sensor_UpdateCAN+0x234>)
 8003af0:	6393      	str	r3, [r2, #56]	@ 0x38
 8003af2:	6a3b      	ldr	r3, [r7, #32]
 8003af4:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003af6:	68fb      	ldr	r3, [r7, #12]
 8003af8:	f383 8810 	msr	PRIMASK, r3
}
 8003afc:	bf00      	nop

    // [] Critical Section  -  
    __set_PRIMASK(primask);

    return 0;
 8003afe:	2300      	movs	r3, #0
}
 8003b00:	4618      	mov	r0, r3
 8003b02:	372c      	adds	r7, #44	@ 0x2c
 8003b04:	46bd      	mov	sp, r7
 8003b06:	bd90      	pop	{r4, r7, pc}
 8003b08:	0801f8a8 	.word	0x0801f8a8
 8003b0c:	0801f890 	.word	0x0801f890
 8003b10:	0801fc54 	.word	0x0801fc54
 8003b14:	0801f8b8 	.word	0x0801f8b8
 8003b18:	240029b4 	.word	0x240029b4
 8003b1c:	240028a0 	.word	0x240028a0
 8003b20:	240029b8 	.word	0x240029b8

08003b24 <Sensor_UpdateADC_ISR>:
 * @brief ADC    (ISR - Raw )
 * @note ISR(DMA Complete)  - float  
 * @note  : ~5s (Raw )
 */
void Sensor_UpdateADC_ISR(volatile uint16_t *adc_buffer)
{
 8003b24:	b580      	push	{r7, lr}
 8003b26:	b086      	sub	sp, #24
 8003b28:	af00      	add	r7, sp, #0
 8003b2a:	6078      	str	r0, [r7, #4]
    if (adc_buffer == NULL) {
 8003b2c:	687b      	ldr	r3, [r7, #4]
 8003b2e:	2b00      	cmp	r3, #0
 8003b30:	d02d      	beq.n	8003b8e <Sensor_UpdateADC_ISR+0x6a>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003b32:	f3ef 8310 	mrs	r3, PRIMASK
 8003b36:	60fb      	str	r3, [r7, #12]
  return(result);
 8003b38:	68fb      	ldr	r3, [r7, #12]
        return;  // ISR   
    }

    // Critical Section 
    uint32_t primask = __get_PRIMASK();
 8003b3a:	613b      	str	r3, [r7, #16]
  __ASM volatile ("cpsid i" : : : "memory");
 8003b3c:	b672      	cpsid	i
}
 8003b3e:	bf00      	nop
    __disable_irq();

    // Raw   (float  )
    for (uint8_t i = 0; i < SENSOR_TEMP_CH; i++) {
 8003b40:	2300      	movs	r3, #0
 8003b42:	75fb      	strb	r3, [r7, #23]
 8003b44:	e00d      	b.n	8003b62 <Sensor_UpdateADC_ISR+0x3e>
        sensor_data.adc.raw[i] = adc_buffer[i];
 8003b46:	7dfb      	ldrb	r3, [r7, #23]
 8003b48:	005b      	lsls	r3, r3, #1
 8003b4a:	687a      	ldr	r2, [r7, #4]
 8003b4c:	441a      	add	r2, r3
 8003b4e:	7dfb      	ldrb	r3, [r7, #23]
 8003b50:	8812      	ldrh	r2, [r2, #0]
 8003b52:	b291      	uxth	r1, r2
 8003b54:	4a10      	ldr	r2, [pc, #64]	@ (8003b98 <Sensor_UpdateADC_ISR+0x74>)
 8003b56:	3320      	adds	r3, #32
 8003b58:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
    for (uint8_t i = 0; i < SENSOR_TEMP_CH; i++) {
 8003b5c:	7dfb      	ldrb	r3, [r7, #23]
 8003b5e:	3301      	adds	r3, #1
 8003b60:	75fb      	strb	r3, [r7, #23]
 8003b62:	7dfb      	ldrb	r3, [r7, #23]
 8003b64:	2b05      	cmp	r3, #5
 8003b66:	d9ee      	bls.n	8003b46 <Sensor_UpdateADC_ISR+0x22>
    }

    //    
    sensor_data.adc.timestamp = HAL_GetTick();
 8003b68:	f002 f8c2 	bl	8005cf0 <HAL_GetTick>
 8003b6c:	4603      	mov	r3, r0
 8003b6e:	4a0a      	ldr	r2, [pc, #40]	@ (8003b98 <Sensor_UpdateADC_ISR+0x74>)
 8003b70:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84
    sensor_data.adc.update_count++;
 8003b74:	4b08      	ldr	r3, [pc, #32]	@ (8003b98 <Sensor_UpdateADC_ISR+0x74>)
 8003b76:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003b7a:	3301      	adds	r3, #1
 8003b7c:	4a06      	ldr	r2, [pc, #24]	@ (8003b98 <Sensor_UpdateADC_ISR+0x74>)
 8003b7e:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
 8003b82:	693b      	ldr	r3, [r7, #16]
 8003b84:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003b86:	68bb      	ldr	r3, [r7, #8]
 8003b88:	f383 8810 	msr	PRIMASK, r3
}
 8003b8c:	e000      	b.n	8003b90 <Sensor_UpdateADC_ISR+0x6c>
        return;  // ISR   
 8003b8e:	bf00      	nop

    // Critical Section 
    __set_PRIMASK(primask);
}
 8003b90:	3718      	adds	r7, #24
 8003b92:	46bd      	mov	sp, r7
 8003b94:	bd80      	pop	{r7, pc}
 8003b96:	bf00      	nop
 8003b98:	240028a0 	.word	0x240028a0

08003b9c <Sensor_ProcessADC>:
 * @brief ADC   (Task - float )
 * @note Task context , float  
 * @note  : ~100s (float , )
 */
void Sensor_ProcessADC(void)
{
 8003b9c:	b580      	push	{r7, lr}
 8003b9e:	b08a      	sub	sp, #40	@ 0x28
 8003ba0:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003ba2:	f3ef 8310 	mrs	r3, PRIMASK
 8003ba6:	613b      	str	r3, [r7, #16]
  return(result);
 8003ba8:	693b      	ldr	r3, [r7, #16]
    //    (critical section )
    uint16_t raw_copy[SENSOR_TEMP_CH];

    uint32_t primask = __get_PRIMASK();
 8003baa:	623b      	str	r3, [r7, #32]
  __ASM volatile ("cpsid i" : : : "memory");
 8003bac:	b672      	cpsid	i
}
 8003bae:	bf00      	nop
    __disable_irq();
    for (uint8_t i = 0; i < SENSOR_TEMP_CH; i++) {
 8003bb0:	2300      	movs	r3, #0
 8003bb2:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 8003bb6:	e011      	b.n	8003bdc <Sensor_ProcessADC+0x40>
        raw_copy[i] = sensor_data.adc.raw[i];
 8003bb8:	f897 2027 	ldrb.w	r2, [r7, #39]	@ 0x27
 8003bbc:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8003bc0:	4930      	ldr	r1, [pc, #192]	@ (8003c84 <Sensor_ProcessADC+0xe8>)
 8003bc2:	3220      	adds	r2, #32
 8003bc4:	f831 2012 	ldrh.w	r2, [r1, r2, lsl #1]
 8003bc8:	005b      	lsls	r3, r3, #1
 8003bca:	3328      	adds	r3, #40	@ 0x28
 8003bcc:	443b      	add	r3, r7
 8003bce:	f823 2c28 	strh.w	r2, [r3, #-40]
    for (uint8_t i = 0; i < SENSOR_TEMP_CH; i++) {
 8003bd2:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8003bd6:	3301      	adds	r3, #1
 8003bd8:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 8003bdc:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8003be0:	2b05      	cmp	r3, #5
 8003be2:	d9e9      	bls.n	8003bb8 <Sensor_ProcessADC+0x1c>
 8003be4:	6a3b      	ldr	r3, [r7, #32]
 8003be6:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003be8:	68fb      	ldr	r3, [r7, #12]
 8003bea:	f383 8810 	msr	PRIMASK, r3
}
 8003bee:	bf00      	nop
    }
    __set_PRIMASK(primask);

    // float   (Critical Section )
    for (uint8_t i = 0; i < SENSOR_TEMP_CH; i++) {
 8003bf0:	2300      	movs	r3, #0
 8003bf2:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
 8003bf6:	e03b      	b.n	8003c70 <Sensor_ProcessADC+0xd4>
        //   ( )
        float temp_raw = temp_raw_to_celsius(raw_copy[i]);
 8003bf8:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8003bfc:	005b      	lsls	r3, r3, #1
 8003bfe:	3328      	adds	r3, #40	@ 0x28
 8003c00:	443b      	add	r3, r7
 8003c02:	f833 3c28 	ldrh.w	r3, [r3, #-40]
 8003c06:	4618      	mov	r0, r3
 8003c08:	f000 f88a 	bl	8003d20 <temp_raw_to_celsius>
 8003c0c:	ed87 0a07 	vstr	s0, [r7, #28]

        //    (10C   )
        float temp_outlier_filtered = apply_outlier_filter(i, temp_raw);
 8003c10:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8003c14:	ed97 0a07 	vldr	s0, [r7, #28]
 8003c18:	4618      	mov	r0, r3
 8003c1a:	f000 f8ff 	bl	8003e1c <apply_outlier_filter>
 8003c1e:	ed87 0a06 	vstr	s0, [r7, #24]

        //   
        float temp_filtered = apply_moving_average_filter(i, temp_outlier_filtered);
 8003c22:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8003c26:	ed97 0a06 	vldr	s0, [r7, #24]
 8003c2a:	4618      	mov	r0, r3
 8003c2c:	f000 f95c 	bl	8003ee8 <apply_moving_average_filter>
 8003c30:	ed87 0a05 	vstr	s0, [r7, #20]

        //   (atomic 32-bit write)
        sensor_data.adc.temp_raw_c[i] = temp_raw;
 8003c34:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8003c38:	4a12      	ldr	r2, [pc, #72]	@ (8003c84 <Sensor_ProcessADC+0xe8>)
 8003c3a:	3318      	adds	r3, #24
 8003c3c:	009b      	lsls	r3, r3, #2
 8003c3e:	4413      	add	r3, r2
 8003c40:	3304      	adds	r3, #4
 8003c42:	69fa      	ldr	r2, [r7, #28]
 8003c44:	601a      	str	r2, [r3, #0]
        sensor_data.adc.temp_c[i] = temp_filtered;
 8003c46:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8003c4a:	4a0e      	ldr	r2, [pc, #56]	@ (8003c84 <Sensor_ProcessADC+0xe8>)
 8003c4c:	3312      	adds	r3, #18
 8003c4e:	009b      	lsls	r3, r3, #2
 8003c50:	4413      	add	r3, r2
 8003c52:	3304      	adds	r3, #4
 8003c54:	697a      	ldr	r2, [r7, #20]
 8003c56:	601a      	str	r2, [r3, #0]

        //    ( )
        check_temp_sensor_fault(i, temp_filtered);
 8003c58:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8003c5c:	ed97 0a05 	vldr	s0, [r7, #20]
 8003c60:	4618      	mov	r0, r3
 8003c62:	f000 f88d 	bl	8003d80 <check_temp_sensor_fault>
    for (uint8_t i = 0; i < SENSOR_TEMP_CH; i++) {
 8003c66:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8003c6a:	3301      	adds	r3, #1
 8003c6c:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
 8003c70:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8003c74:	2b05      	cmp	r3, #5
 8003c76:	d9bf      	bls.n	8003bf8 <Sensor_ProcessADC+0x5c>
    }
}
 8003c78:	bf00      	nop
 8003c7a:	bf00      	nop
 8003c7c:	3728      	adds	r7, #40	@ 0x28
 8003c7e:	46bd      	mov	sp, r7
 8003c80:	bd80      	pop	{r7, pc}
 8003c82:	bf00      	nop
 8003c84:	240028a0 	.word	0x240028a0

08003c88 <Sensor_GetData>:
    // [] Critical Section  -  
    __set_PRIMASK(primask);
}

const SensorData_t* Sensor_GetData(void)
{
 8003c88:	b480      	push	{r7}
 8003c8a:	af00      	add	r7, sp, #0
    return &sensor_data;
 8003c8c:	4b02      	ldr	r3, [pc, #8]	@ (8003c98 <Sensor_GetData+0x10>)
}
 8003c8e:	4618      	mov	r0, r3
 8003c90:	46bd      	mov	sp, r7
 8003c92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c96:	4770      	bx	lr
 8003c98:	240028a0 	.word	0x240028a0

08003c9c <Sensor_GetTemperature_ISR>:
 * @brief   (ISR-safe , mutex )
 * @note ISR      
 * @warning    
 */
int32_t Sensor_GetTemperature_ISR(uint8_t ch, float *temp_c)
{
 8003c9c:	b480      	push	{r7}
 8003c9e:	b083      	sub	sp, #12
 8003ca0:	af00      	add	r7, sp, #0
 8003ca2:	4603      	mov	r3, r0
 8003ca4:	6039      	str	r1, [r7, #0]
 8003ca6:	71fb      	strb	r3, [r7, #7]
    if (ch >= SENSOR_TEMP_CH || temp_c == NULL) {
 8003ca8:	79fb      	ldrb	r3, [r7, #7]
 8003caa:	2b05      	cmp	r3, #5
 8003cac:	d802      	bhi.n	8003cb4 <Sensor_GetTemperature_ISR+0x18>
 8003cae:	683b      	ldr	r3, [r7, #0]
 8003cb0:	2b00      	cmp	r3, #0
 8003cb2:	d102      	bne.n	8003cba <Sensor_GetTemperature_ISR+0x1e>
        return -1;
 8003cb4:	f04f 33ff 	mov.w	r3, #4294967295
 8003cb8:	e013      	b.n	8003ce2 <Sensor_GetTemperature_ISR+0x46>
    }

    if (sensor_data.adc.sensor_fault[ch]) {
 8003cba:	79fb      	ldrb	r3, [r7, #7]
 8003cbc:	4a0c      	ldr	r2, [pc, #48]	@ (8003cf0 <Sensor_GetTemperature_ISR+0x54>)
 8003cbe:	4413      	add	r3, r2
 8003cc0:	f893 307c 	ldrb.w	r3, [r3, #124]	@ 0x7c
 8003cc4:	2b00      	cmp	r3, #0
 8003cc6:	d002      	beq.n	8003cce <Sensor_GetTemperature_ISR+0x32>
        return -1;
 8003cc8:	f04f 33ff 	mov.w	r3, #4294967295
 8003ccc:	e009      	b.n	8003ce2 <Sensor_GetTemperature_ISR+0x46>
    }

    //   (float 32 -  )
    *temp_c = sensor_data.adc.temp_c[ch];
 8003cce:	79fb      	ldrb	r3, [r7, #7]
 8003cd0:	4a07      	ldr	r2, [pc, #28]	@ (8003cf0 <Sensor_GetTemperature_ISR+0x54>)
 8003cd2:	3312      	adds	r3, #18
 8003cd4:	009b      	lsls	r3, r3, #2
 8003cd6:	4413      	add	r3, r2
 8003cd8:	3304      	adds	r3, #4
 8003cda:	681a      	ldr	r2, [r3, #0]
 8003cdc:	683b      	ldr	r3, [r7, #0]
 8003cde:	601a      	str	r2, [r3, #0]
    return 0;
 8003ce0:	2300      	movs	r3, #0
}
 8003ce2:	4618      	mov	r0, r3
 8003ce4:	370c      	adds	r7, #12
 8003ce6:	46bd      	mov	sp, r7
 8003ce8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cec:	4770      	bx	lr
 8003cee:	bf00      	nop
 8003cf0:	240028a0 	.word	0x240028a0

08003cf4 <u16le>:

/**
 * @brief Little-Endian 16 
 */
static inline uint16_t u16le(const uint8_t *p)
{
 8003cf4:	b480      	push	{r7}
 8003cf6:	b083      	sub	sp, #12
 8003cf8:	af00      	add	r7, sp, #0
 8003cfa:	6078      	str	r0, [r7, #4]
    return (uint16_t)p[1] | ((uint16_t)p[0] << 8);
 8003cfc:	687b      	ldr	r3, [r7, #4]
 8003cfe:	3301      	adds	r3, #1
 8003d00:	781b      	ldrb	r3, [r3, #0]
 8003d02:	b21a      	sxth	r2, r3
 8003d04:	687b      	ldr	r3, [r7, #4]
 8003d06:	781b      	ldrb	r3, [r3, #0]
 8003d08:	b21b      	sxth	r3, r3
 8003d0a:	021b      	lsls	r3, r3, #8
 8003d0c:	b21b      	sxth	r3, r3
 8003d0e:	4313      	orrs	r3, r2
 8003d10:	b21b      	sxth	r3, r3
 8003d12:	b29b      	uxth	r3, r3
}
 8003d14:	4618      	mov	r0, r3
 8003d16:	370c      	adds	r7, #12
 8003d18:	46bd      	mov	sp, r7
 8003d1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d1e:	4770      	bx	lr

08003d20 <temp_raw_to_celsius>:
/**
 * @brief ADC Raw   
 * @details TMP235: V_out = 1.25V + (T_C  5mV/C), ADC 16-bit, Vref=3.3V
 */
static float temp_raw_to_celsius(uint16_t adc_val)
{
 8003d20:	b480      	push	{r7}
 8003d22:	b085      	sub	sp, #20
 8003d24:	af00      	add	r7, sp, #0
 8003d26:	4603      	mov	r3, r0
 8003d28:	80fb      	strh	r3, [r7, #6]
    // ADC   (0~65535  0~3.3V)
    float voltage = ((float)adc_val / 65535.0f) * 3.3f;
 8003d2a:	88fb      	ldrh	r3, [r7, #6]
 8003d2c:	ee07 3a90 	vmov	s15, r3
 8003d30:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8003d34:	eddf 6a0f 	vldr	s13, [pc, #60]	@ 8003d74 <temp_raw_to_celsius+0x54>
 8003d38:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8003d3c:	ed9f 7a0e 	vldr	s14, [pc, #56]	@ 8003d78 <temp_raw_to_celsius+0x58>
 8003d40:	ee67 7a87 	vmul.f32	s15, s15, s14
 8003d44:	edc7 7a03 	vstr	s15, [r7, #12]

    //   
    float temp_c = (voltage - 1.25f) / 0.005f;
 8003d48:	edd7 7a03 	vldr	s15, [r7, #12]
 8003d4c:	eeb7 7a04 	vmov.f32	s14, #116	@ 0x3fa00000  1.250
 8003d50:	ee37 7ac7 	vsub.f32	s14, s15, s14
 8003d54:	eddf 6a09 	vldr	s13, [pc, #36]	@ 8003d7c <temp_raw_to_celsius+0x5c>
 8003d58:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8003d5c:	edc7 7a02 	vstr	s15, [r7, #8]

    return temp_c;
 8003d60:	68bb      	ldr	r3, [r7, #8]
 8003d62:	ee07 3a90 	vmov	s15, r3
}
 8003d66:	eeb0 0a67 	vmov.f32	s0, s15
 8003d6a:	3714      	adds	r7, #20
 8003d6c:	46bd      	mov	sp, r7
 8003d6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d72:	4770      	bx	lr
 8003d74:	477fff00 	.word	0x477fff00
 8003d78:	40533333 	.word	0x40533333
 8003d7c:	3ba3d70a 	.word	0x3ba3d70a

08003d80 <check_temp_sensor_fault>:
 * @brief    
 * @details : -40C ~ 125C
 * @note [] snprintf  -   (ISR )
 */
static void check_temp_sensor_fault(uint8_t ch, float temp)
{
 8003d80:	b480      	push	{r7}
 8003d82:	b083      	sub	sp, #12
 8003d84:	af00      	add	r7, sp, #0
 8003d86:	4603      	mov	r3, r0
 8003d88:	ed87 0a00 	vstr	s0, [r7]
 8003d8c:	71fb      	strb	r3, [r7, #7]
    if (ch >= SENSOR_TEMP_CH) {
 8003d8e:	79fb      	ldrb	r3, [r7, #7]
 8003d90:	2b05      	cmp	r3, #5
 8003d92:	d835      	bhi.n	8003e00 <check_temp_sensor_fault+0x80>
        return;
    }

    if (temp < TEMP_MIN_VALID || temp > TEMP_MAX_VALID) {
 8003d94:	edd7 7a00 	vldr	s15, [r7]
 8003d98:	ed9f 7a1c 	vldr	s14, [pc, #112]	@ 8003e0c <check_temp_sensor_fault+0x8c>
 8003d9c:	eef4 7ac7 	vcmpe.f32	s15, s14
 8003da0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003da4:	d408      	bmi.n	8003db8 <check_temp_sensor_fault+0x38>
 8003da6:	edd7 7a00 	vldr	s15, [r7]
 8003daa:	ed9f 7a19 	vldr	s14, [pc, #100]	@ 8003e10 <check_temp_sensor_fault+0x90>
 8003dae:	eef4 7ac7 	vcmpe.f32	s15, s14
 8003db2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003db6:	dd15      	ble.n	8003de4 <check_temp_sensor_fault+0x64>
        //  
        if (!sensor_data.adc.sensor_fault[ch]) {
 8003db8:	79fb      	ldrb	r3, [r7, #7]
 8003dba:	4a16      	ldr	r2, [pc, #88]	@ (8003e14 <check_temp_sensor_fault+0x94>)
 8003dbc:	4413      	add	r3, r2
 8003dbe:	f893 307c 	ldrb.w	r3, [r3, #124]	@ 0x7c
 8003dc2:	2b00      	cmp	r3, #0
 8003dc4:	d11d      	bne.n	8003e02 <check_temp_sensor_fault+0x82>
            sensor_data.adc.sensor_fault[ch] = 1;
 8003dc6:	79fb      	ldrb	r3, [r7, #7]
 8003dc8:	4a12      	ldr	r2, [pc, #72]	@ (8003e14 <check_temp_sensor_fault+0x94>)
 8003dca:	4413      	add	r3, r2
 8003dcc:	2201      	movs	r2, #1
 8003dce:	f883 207c 	strb.w	r2, [r3, #124]	@ 0x7c
            temp_fault_count[ch]++;  //   (  Task)
 8003dd2:	79fb      	ldrb	r3, [r7, #7]
 8003dd4:	4a10      	ldr	r2, [pc, #64]	@ (8003e18 <check_temp_sensor_fault+0x98>)
 8003dd6:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8003dda:	3201      	adds	r2, #1
 8003ddc:	490e      	ldr	r1, [pc, #56]	@ (8003e18 <check_temp_sensor_fault+0x98>)
 8003dde:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
        if (!sensor_data.adc.sensor_fault[ch]) {
 8003de2:	e00e      	b.n	8003e02 <check_temp_sensor_fault+0x82>
        }
    } else {
        //  
        if (sensor_data.adc.sensor_fault[ch]) {
 8003de4:	79fb      	ldrb	r3, [r7, #7]
 8003de6:	4a0b      	ldr	r2, [pc, #44]	@ (8003e14 <check_temp_sensor_fault+0x94>)
 8003de8:	4413      	add	r3, r2
 8003dea:	f893 307c 	ldrb.w	r3, [r3, #124]	@ 0x7c
 8003dee:	2b00      	cmp	r3, #0
 8003df0:	d007      	beq.n	8003e02 <check_temp_sensor_fault+0x82>
            sensor_data.adc.sensor_fault[ch] = 0;
 8003df2:	79fb      	ldrb	r3, [r7, #7]
 8003df4:	4a07      	ldr	r2, [pc, #28]	@ (8003e14 <check_temp_sensor_fault+0x94>)
 8003df6:	4413      	add	r3, r2
 8003df8:	2200      	movs	r2, #0
 8003dfa:	f883 207c 	strb.w	r2, [r3, #124]	@ 0x7c
 8003dfe:	e000      	b.n	8003e02 <check_temp_sensor_fault+0x82>
        return;
 8003e00:	bf00      	nop
            //      ()
        }
    }
}
 8003e02:	370c      	adds	r7, #12
 8003e04:	46bd      	mov	sp, r7
 8003e06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e0a:	4770      	bx	lr
 8003e0c:	c2200000 	.word	0xc2200000
 8003e10:	42fa0000 	.word	0x42fa0000
 8003e14:	240028a0 	.word	0x240028a0
 8003e18:	240029bc 	.word	0x240029bc

08003e1c <apply_outlier_filter>:
 * @return   (C) -    
 * @details    10C        
 * @note [] snprintf  -   (ISR )
 */
static float apply_outlier_filter(uint8_t ch, float new_temp)
{
 8003e1c:	b480      	push	{r7}
 8003e1e:	b085      	sub	sp, #20
 8003e20:	af00      	add	r7, sp, #0
 8003e22:	4603      	mov	r3, r0
 8003e24:	ed87 0a00 	vstr	s0, [r7]
 8003e28:	71fb      	strb	r3, [r7, #7]
    if (ch >= SENSOR_TEMP_CH) {
 8003e2a:	79fb      	ldrb	r3, [r7, #7]
 8003e2c:	2b05      	cmp	r3, #5
 8003e2e:	d901      	bls.n	8003e34 <apply_outlier_filter+0x18>
        return new_temp;
 8003e30:	683b      	ldr	r3, [r7, #0]
 8003e32:	e04c      	b.n	8003ece <apply_outlier_filter+0xb2>
    }

    //         
    if (temp_last_valid[ch] == 0.0f) {
 8003e34:	79fb      	ldrb	r3, [r7, #7]
 8003e36:	4a2a      	ldr	r2, [pc, #168]	@ (8003ee0 <apply_outlier_filter+0xc4>)
 8003e38:	009b      	lsls	r3, r3, #2
 8003e3a:	4413      	add	r3, r2
 8003e3c:	edd3 7a00 	vldr	s15, [r3]
 8003e40:	eef5 7a40 	vcmp.f32	s15, #0.0
 8003e44:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003e48:	d107      	bne.n	8003e5a <apply_outlier_filter+0x3e>
        temp_last_valid[ch] = new_temp;
 8003e4a:	79fb      	ldrb	r3, [r7, #7]
 8003e4c:	4a24      	ldr	r2, [pc, #144]	@ (8003ee0 <apply_outlier_filter+0xc4>)
 8003e4e:	009b      	lsls	r3, r3, #2
 8003e50:	4413      	add	r3, r2
 8003e52:	683a      	ldr	r2, [r7, #0]
 8003e54:	601a      	str	r2, [r3, #0]
        return new_temp;
 8003e56:	683b      	ldr	r3, [r7, #0]
 8003e58:	e039      	b.n	8003ece <apply_outlier_filter+0xb2>
    }

    //    
    float delta = new_temp - temp_last_valid[ch];
 8003e5a:	79fb      	ldrb	r3, [r7, #7]
 8003e5c:	4a20      	ldr	r2, [pc, #128]	@ (8003ee0 <apply_outlier_filter+0xc4>)
 8003e5e:	009b      	lsls	r3, r3, #2
 8003e60:	4413      	add	r3, r2
 8003e62:	edd3 7a00 	vldr	s15, [r3]
 8003e66:	ed97 7a00 	vldr	s14, [r7]
 8003e6a:	ee77 7a67 	vsub.f32	s15, s14, s15
 8003e6e:	edc7 7a03 	vstr	s15, [r7, #12]
    float abs_delta = (delta > 0) ? delta : -delta;  // 
 8003e72:	edd7 7a03 	vldr	s15, [r7, #12]
 8003e76:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8003e7a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003e7e:	dd02      	ble.n	8003e86 <apply_outlier_filter+0x6a>
 8003e80:	edd7 7a03 	vldr	s15, [r7, #12]
 8003e84:	e003      	b.n	8003e8e <apply_outlier_filter+0x72>
 8003e86:	edd7 7a03 	vldr	s15, [r7, #12]
 8003e8a:	eef1 7a67 	vneg.f32	s15, s15
 8003e8e:	edc7 7a02 	vstr	s15, [r7, #8]

    // 10C    
    if (abs_delta > TEMP_OUTLIER_THRESHOLD) {
 8003e92:	edd7 7a02 	vldr	s15, [r7, #8]
 8003e96:	eeb2 7a04 	vmov.f32	s14, #36	@ 0x41200000  10.0
 8003e9a:	eef4 7ac7 	vcmpe.f32	s15, s14
 8003e9e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003ea2:	dd0d      	ble.n	8003ec0 <apply_outlier_filter+0xa4>
        //  -   (  Task)
        temp_outlier_count[ch]++;
 8003ea4:	79fb      	ldrb	r3, [r7, #7]
 8003ea6:	4a0f      	ldr	r2, [pc, #60]	@ (8003ee4 <apply_outlier_filter+0xc8>)
 8003ea8:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8003eac:	3201      	adds	r2, #1
 8003eae:	490d      	ldr	r1, [pc, #52]	@ (8003ee4 <apply_outlier_filter+0xc8>)
 8003eb0:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
        return temp_last_valid[ch];  //    
 8003eb4:	79fb      	ldrb	r3, [r7, #7]
 8003eb6:	4a0a      	ldr	r2, [pc, #40]	@ (8003ee0 <apply_outlier_filter+0xc4>)
 8003eb8:	009b      	lsls	r3, r3, #2
 8003eba:	4413      	add	r3, r2
 8003ebc:	681b      	ldr	r3, [r3, #0]
 8003ebe:	e006      	b.n	8003ece <apply_outlier_filter+0xb2>
    }

    //     -   
    temp_last_valid[ch] = new_temp;
 8003ec0:	79fb      	ldrb	r3, [r7, #7]
 8003ec2:	4a07      	ldr	r2, [pc, #28]	@ (8003ee0 <apply_outlier_filter+0xc4>)
 8003ec4:	009b      	lsls	r3, r3, #2
 8003ec6:	4413      	add	r3, r2
 8003ec8:	683a      	ldr	r2, [r7, #0]
 8003eca:	601a      	str	r2, [r3, #0]
    return new_temp;
 8003ecc:	683b      	ldr	r3, [r7, #0]
}
 8003ece:	ee07 3a90 	vmov	s15, r3
 8003ed2:	eeb0 0a67 	vmov.f32	s0, s15
 8003ed6:	3714      	adds	r7, #20
 8003ed8:	46bd      	mov	sp, r7
 8003eda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ede:	4770      	bx	lr
 8003ee0:	2400299c 	.word	0x2400299c
 8003ee4:	240029d4 	.word	0x240029d4

08003ee8 <apply_moving_average_filter>:
 * @param ch    (0~5)
 * @param new_temp    (C)
 * @return   (C)
 */
static float apply_moving_average_filter(uint8_t ch, float new_temp)
{
 8003ee8:	b480      	push	{r7}
 8003eea:	b085      	sub	sp, #20
 8003eec:	af00      	add	r7, sp, #0
 8003eee:	4603      	mov	r3, r0
 8003ef0:	ed87 0a00 	vstr	s0, [r7]
 8003ef4:	71fb      	strb	r3, [r7, #7]
    if (ch >= SENSOR_TEMP_CH) {
 8003ef6:	79fb      	ldrb	r3, [r7, #7]
 8003ef8:	2b05      	cmp	r3, #5
 8003efa:	d902      	bls.n	8003f02 <apply_moving_average_filter+0x1a>
        return new_temp;
 8003efc:	edd7 7a00 	vldr	s15, [r7]
 8003f00:	e055      	b.n	8003fae <apply_moving_average_filter+0xc6>
    }

    //    
    temp_filter_buffer[ch][temp_filter_index[ch]] = new_temp;
 8003f02:	79fb      	ldrb	r3, [r7, #7]
 8003f04:	79fa      	ldrb	r2, [r7, #7]
 8003f06:	492d      	ldr	r1, [pc, #180]	@ (8003fbc <apply_moving_average_filter+0xd4>)
 8003f08:	5c8a      	ldrb	r2, [r1, r2]
 8003f0a:	4611      	mov	r1, r2
 8003f0c:	4a2c      	ldr	r2, [pc, #176]	@ (8003fc0 <apply_moving_average_filter+0xd8>)
 8003f0e:	009b      	lsls	r3, r3, #2
 8003f10:	440b      	add	r3, r1
 8003f12:	009b      	lsls	r3, r3, #2
 8003f14:	4413      	add	r3, r2
 8003f16:	683a      	ldr	r2, [r7, #0]
 8003f18:	601a      	str	r2, [r3, #0]

    //   ( )
    temp_filter_index[ch]++;
 8003f1a:	79fb      	ldrb	r3, [r7, #7]
 8003f1c:	4a27      	ldr	r2, [pc, #156]	@ (8003fbc <apply_moving_average_filter+0xd4>)
 8003f1e:	5cd2      	ldrb	r2, [r2, r3]
 8003f20:	3201      	adds	r2, #1
 8003f22:	b2d1      	uxtb	r1, r2
 8003f24:	4a25      	ldr	r2, [pc, #148]	@ (8003fbc <apply_moving_average_filter+0xd4>)
 8003f26:	54d1      	strb	r1, [r2, r3]
    if (temp_filter_index[ch] >= TEMP_FILTER_SIZE) {
 8003f28:	79fb      	ldrb	r3, [r7, #7]
 8003f2a:	4a24      	ldr	r2, [pc, #144]	@ (8003fbc <apply_moving_average_filter+0xd4>)
 8003f2c:	5cd3      	ldrb	r3, [r2, r3]
 8003f2e:	2b03      	cmp	r3, #3
 8003f30:	d907      	bls.n	8003f42 <apply_moving_average_filter+0x5a>
        temp_filter_index[ch] = 0;
 8003f32:	79fb      	ldrb	r3, [r7, #7]
 8003f34:	4a21      	ldr	r2, [pc, #132]	@ (8003fbc <apply_moving_average_filter+0xd4>)
 8003f36:	2100      	movs	r1, #0
 8003f38:	54d1      	strb	r1, [r2, r3]
        temp_filter_filled[ch] = 1;  //   
 8003f3a:	79fb      	ldrb	r3, [r7, #7]
 8003f3c:	4a21      	ldr	r2, [pc, #132]	@ (8003fc4 <apply_moving_average_filter+0xdc>)
 8003f3e:	2101      	movs	r1, #1
 8003f40:	54d1      	strb	r1, [r2, r3]
    }

    //  
    float sum = 0.0f;
 8003f42:	f04f 0300 	mov.w	r3, #0
 8003f46:	60fb      	str	r3, [r7, #12]
    uint8_t count = temp_filter_filled[ch] ? TEMP_FILTER_SIZE : temp_filter_index[ch];
 8003f48:	79fb      	ldrb	r3, [r7, #7]
 8003f4a:	4a1e      	ldr	r2, [pc, #120]	@ (8003fc4 <apply_moving_average_filter+0xdc>)
 8003f4c:	5cd3      	ldrb	r3, [r2, r3]
 8003f4e:	2b00      	cmp	r3, #0
 8003f50:	d103      	bne.n	8003f5a <apply_moving_average_filter+0x72>
 8003f52:	79fb      	ldrb	r3, [r7, #7]
 8003f54:	4a19      	ldr	r2, [pc, #100]	@ (8003fbc <apply_moving_average_filter+0xd4>)
 8003f56:	5cd3      	ldrb	r3, [r2, r3]
 8003f58:	e000      	b.n	8003f5c <apply_moving_average_filter+0x74>
 8003f5a:	2304      	movs	r3, #4
 8003f5c:	72bb      	strb	r3, [r7, #10]

    for (uint8_t i = 0; i < count; i++) {
 8003f5e:	2300      	movs	r3, #0
 8003f60:	72fb      	strb	r3, [r7, #11]
 8003f62:	e011      	b.n	8003f88 <apply_moving_average_filter+0xa0>
        sum += temp_filter_buffer[ch][i];
 8003f64:	79fa      	ldrb	r2, [r7, #7]
 8003f66:	7afb      	ldrb	r3, [r7, #11]
 8003f68:	4915      	ldr	r1, [pc, #84]	@ (8003fc0 <apply_moving_average_filter+0xd8>)
 8003f6a:	0092      	lsls	r2, r2, #2
 8003f6c:	4413      	add	r3, r2
 8003f6e:	009b      	lsls	r3, r3, #2
 8003f70:	440b      	add	r3, r1
 8003f72:	edd3 7a00 	vldr	s15, [r3]
 8003f76:	ed97 7a03 	vldr	s14, [r7, #12]
 8003f7a:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003f7e:	edc7 7a03 	vstr	s15, [r7, #12]
    for (uint8_t i = 0; i < count; i++) {
 8003f82:	7afb      	ldrb	r3, [r7, #11]
 8003f84:	3301      	adds	r3, #1
 8003f86:	72fb      	strb	r3, [r7, #11]
 8003f88:	7afa      	ldrb	r2, [r7, #11]
 8003f8a:	7abb      	ldrb	r3, [r7, #10]
 8003f8c:	429a      	cmp	r2, r3
 8003f8e:	d3e9      	bcc.n	8003f64 <apply_moving_average_filter+0x7c>
    }

    return (count > 0) ? (sum / (float)count) : new_temp;
 8003f90:	7abb      	ldrb	r3, [r7, #10]
 8003f92:	2b00      	cmp	r3, #0
 8003f94:	d009      	beq.n	8003faa <apply_moving_average_filter+0xc2>
 8003f96:	7abb      	ldrb	r3, [r7, #10]
 8003f98:	ee07 3a90 	vmov	s15, r3
 8003f9c:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8003fa0:	edd7 6a03 	vldr	s13, [r7, #12]
 8003fa4:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8003fa8:	e001      	b.n	8003fae <apply_moving_average_filter+0xc6>
 8003faa:	edd7 7a00 	vldr	s15, [r7]
}
 8003fae:	eeb0 0a67 	vmov.f32	s0, s15
 8003fb2:	3714      	adds	r7, #20
 8003fb4:	46bd      	mov	sp, r7
 8003fb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fba:	4770      	bx	lr
 8003fbc:	2400298c 	.word	0x2400298c
 8003fc0:	2400292c 	.word	0x2400292c
 8003fc4:	24002994 	.word	0x24002994

08003fc8 <Sensor_GetCAN1RxCount>:

/* ========== DEBUG Functions ========== */

uint32_t Sensor_GetCAN1RxCount(void)
{
 8003fc8:	b480      	push	{r7}
 8003fca:	af00      	add	r7, sp, #0
    return can1_rx_count;
 8003fcc:	4b03      	ldr	r3, [pc, #12]	@ (8003fdc <Sensor_GetCAN1RxCount+0x14>)
 8003fce:	681b      	ldr	r3, [r3, #0]
}
 8003fd0:	4618      	mov	r0, r3
 8003fd2:	46bd      	mov	sp, r7
 8003fd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fd8:	4770      	bx	lr
 8003fda:	bf00      	nop
 8003fdc:	240029b4 	.word	0x240029b4

08003fe0 <Sensor_GetCAN2RxCount>:

uint32_t Sensor_GetCAN2RxCount(void)
{
 8003fe0:	b480      	push	{r7}
 8003fe2:	af00      	add	r7, sp, #0
    return can2_rx_count;
 8003fe4:	4b03      	ldr	r3, [pc, #12]	@ (8003ff4 <Sensor_GetCAN2RxCount+0x14>)
 8003fe6:	681b      	ldr	r3, [r3, #0]
}
 8003fe8:	4618      	mov	r0, r3
 8003fea:	46bd      	mov	sp, r7
 8003fec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ff0:	4770      	bx	lr
 8003ff2:	bf00      	nop
 8003ff4:	240029b8 	.word	0x240029b8

08003ff8 <SMA_Init>:
static float SMA_CalculateFanDuty(float current_temp, float target_temp);

/* ========== Public Functions ========== */

void SMA_Init(uint32_t control_period_ms)
{
 8003ff8:	b580      	push	{r7, lr}
 8003ffa:	b082      	sub	sp, #8
 8003ffc:	af00      	add	r7, sp, #0
 8003ffe:	6078      	str	r0, [r7, #4]
    memset(&sma_ctrl, 0, sizeof(SMA_Controller_t));
 8004000:	f44f 72d0 	mov.w	r2, #416	@ 0x1a0
 8004004:	2100      	movs	r1, #0
 8004006:	480b      	ldr	r0, [pc, #44]	@ (8004034 <SMA_Init+0x3c>)
 8004008:	f017 fb1c 	bl	801b644 <memset>
    sma_ctrl.control_period_ms = control_period_ms;
 800400c:	4a09      	ldr	r2, [pc, #36]	@ (8004034 <SMA_Init+0x3c>)
 800400e:	687b      	ldr	r3, [r7, #4]
 8004010:	f8c2 3198 	str.w	r3, [r2, #408]	@ 0x198

    SMA_InitChannels();
 8004014:	f000 fb26 	bl	8004664 <SMA_InitChannels>
    SMA_InitPWM();
 8004018:	f000 fae8 	bl	80045ec <SMA_InitPWM>

    sma_ctrl.initialized = 1;
 800401c:	4b05      	ldr	r3, [pc, #20]	@ (8004034 <SMA_Init+0x3c>)
 800401e:	2201      	movs	r2, #1
 8004020:	f883 219c 	strb.w	r2, [r3, #412]	@ 0x19c

    REPORT_INFO_MSG("SMA Actuator Controller Initialized (RTOS)");
 8004024:	4804      	ldr	r0, [pc, #16]	@ (8004038 <SMA_Init+0x40>)
 8004026:	f7fd fdc3 	bl	8001bb0 <LogFifo_Push>
}
 800402a:	bf00      	nop
 800402c:	3708      	adds	r7, #8
 800402e:	46bd      	mov	sp, r7
 8004030:	bd80      	pop	{r7, pc}
 8004032:	bf00      	nop
 8004034:	240029ec 	.word	0x240029ec
 8004038:	0801f8e0 	.word	0x0801f8e0

0800403c <SMA_SetMode>:
/**
 * @brief   
 * @note  smaChannelMutex    
 */
int32_t SMA_SetMode(uint8_t ch, SMA_ControlMode_t mode)
{
 800403c:	b580      	push	{r7, lr}
 800403e:	b086      	sub	sp, #24
 8004040:	af02      	add	r7, sp, #8
 8004042:	4603      	mov	r3, r0
 8004044:	460a      	mov	r2, r1
 8004046:	71fb      	strb	r3, [r7, #7]
 8004048:	4613      	mov	r3, r2
 800404a:	71bb      	strb	r3, [r7, #6]
    if (ch >= SMA_MAX_CHANNELS) {
 800404c:	79fb      	ldrb	r3, [r7, #7]
 800404e:	2b05      	cmp	r3, #5
 8004050:	d90a      	bls.n	8004068 <SMA_SetMode+0x2c>
        REPORT_ERROR_MSG("Invalid channel");
 8004052:	4b19      	ldr	r3, [pc, #100]	@ (80040b8 <SMA_SetMode+0x7c>)
 8004054:	9300      	str	r3, [sp, #0]
 8004056:	2300      	movs	r3, #0
 8004058:	2249      	movs	r2, #73	@ 0x49
 800405a:	4918      	ldr	r1, [pc, #96]	@ (80040bc <SMA_SetMode+0x80>)
 800405c:	4818      	ldr	r0, [pc, #96]	@ (80040c0 <SMA_SetMode+0x84>)
 800405e:	f7fd fd4f 	bl	8001b00 <ReportError>
        return -1;
 8004062:	f04f 33ff 	mov.w	r3, #4294967295
 8004066:	e022      	b.n	80040ae <SMA_SetMode+0x72>
    }

    SMA_Channel_t *channel = &sma_ctrl.channels[ch];
 8004068:	79fa      	ldrb	r2, [r7, #7]
 800406a:	4613      	mov	r3, r2
 800406c:	011b      	lsls	r3, r3, #4
 800406e:	4413      	add	r3, r2
 8004070:	009b      	lsls	r3, r3, #2
 8004072:	4a14      	ldr	r2, [pc, #80]	@ (80040c4 <SMA_SetMode+0x88>)
 8004074:	4413      	add	r3, r2
 8004076:	60fb      	str	r3, [r7, #12]

    if (channel->mode != mode) {
 8004078:	68fb      	ldr	r3, [r7, #12]
 800407a:	781b      	ldrb	r3, [r3, #0]
 800407c:	79ba      	ldrb	r2, [r7, #6]
 800407e:	429a      	cmp	r2, r3
 8004080:	d011      	beq.n	80040a6 <SMA_SetMode+0x6a>
        SMA_PID_Reset(&channel->pid);
 8004082:	68fb      	ldr	r3, [r7, #12]
 8004084:	3318      	adds	r3, #24
 8004086:	4618      	mov	r0, r3
 8004088:	f000 fdbe 	bl	8004c08 <SMA_PID_Reset>

        if (mode == SMA_MODE_DISABLED) {
 800408c:	79bb      	ldrb	r3, [r7, #6]
 800408e:	2b00      	cmp	r3, #0
 8004090:	d109      	bne.n	80040a6 <SMA_SetMode+0x6a>
            SMA_SetHardwarePWM(ch, 0.0f);
 8004092:	79fb      	ldrb	r3, [r7, #7]
 8004094:	ed9f 0a0c 	vldr	s0, [pc, #48]	@ 80040c8 <SMA_SetMode+0x8c>
 8004098:	4618      	mov	r0, r3
 800409a:	f000 fca5 	bl	80049e8 <SMA_SetHardwarePWM>
            channel->pwm_duty = 0.0f;
 800409e:	68fb      	ldr	r3, [r7, #12]
 80040a0:	f04f 0200 	mov.w	r2, #0
 80040a4:	60da      	str	r2, [r3, #12]
        }
    }

    channel->mode = mode;
 80040a6:	68fb      	ldr	r3, [r7, #12]
 80040a8:	79ba      	ldrb	r2, [r7, #6]
 80040aa:	701a      	strb	r2, [r3, #0]
    return 0;
 80040ac:	2300      	movs	r3, #0
}
 80040ae:	4618      	mov	r0, r3
 80040b0:	3710      	adds	r7, #16
 80040b2:	46bd      	mov	sp, r7
 80040b4:	bd80      	pop	{r7, pc}
 80040b6:	bf00      	nop
 80040b8:	0801f928 	.word	0x0801f928
 80040bc:	0801f90c 	.word	0x0801f90c
 80040c0:	0801fc98 	.word	0x0801fc98
 80040c4:	240029ec 	.word	0x240029ec
 80040c8:	00000000 	.word	0x00000000

080040cc <SMA_SetPWM>:
/**
 * @brief  PWM 
 * @note  smaChannelMutex    
 */
int32_t SMA_SetPWM(uint8_t ch, float duty_pct)
{
 80040cc:	b580      	push	{r7, lr}
 80040ce:	b086      	sub	sp, #24
 80040d0:	af02      	add	r7, sp, #8
 80040d2:	4603      	mov	r3, r0
 80040d4:	ed87 0a00 	vstr	s0, [r7]
 80040d8:	71fb      	strb	r3, [r7, #7]
    if (ch >= SMA_MAX_CHANNELS) {
 80040da:	79fb      	ldrb	r3, [r7, #7]
 80040dc:	2b05      	cmp	r3, #5
 80040de:	d90a      	bls.n	80040f6 <SMA_SetPWM+0x2a>
        REPORT_ERROR_MSG("Invalid channel");
 80040e0:	4b24      	ldr	r3, [pc, #144]	@ (8004174 <SMA_SetPWM+0xa8>)
 80040e2:	9300      	str	r3, [sp, #0]
 80040e4:	2300      	movs	r3, #0
 80040e6:	2263      	movs	r2, #99	@ 0x63
 80040e8:	4923      	ldr	r1, [pc, #140]	@ (8004178 <SMA_SetPWM+0xac>)
 80040ea:	4824      	ldr	r0, [pc, #144]	@ (800417c <SMA_SetPWM+0xb0>)
 80040ec:	f7fd fd08 	bl	8001b00 <ReportError>
        return -1;
 80040f0:	f04f 33ff 	mov.w	r3, #4294967295
 80040f4:	e03a      	b.n	800416c <SMA_SetPWM+0xa0>
    }

    SMA_Channel_t *channel = &sma_ctrl.channels[ch];
 80040f6:	79fa      	ldrb	r2, [r7, #7]
 80040f8:	4613      	mov	r3, r2
 80040fa:	011b      	lsls	r3, r3, #4
 80040fc:	4413      	add	r3, r2
 80040fe:	009b      	lsls	r3, r3, #2
 8004100:	4a1f      	ldr	r2, [pc, #124]	@ (8004180 <SMA_SetPWM+0xb4>)
 8004102:	4413      	add	r3, r2
 8004104:	60fb      	str	r3, [r7, #12]

    if (channel->mode != SMA_MODE_OPEN_LOOP) {
 8004106:	68fb      	ldr	r3, [r7, #12]
 8004108:	781b      	ldrb	r3, [r3, #0]
 800410a:	2b01      	cmp	r3, #1
 800410c:	d00a      	beq.n	8004124 <SMA_SetPWM+0x58>
        REPORT_ERROR_MSG("Not in OPEN_LOOP mode");
 800410e:	4b1d      	ldr	r3, [pc, #116]	@ (8004184 <SMA_SetPWM+0xb8>)
 8004110:	9300      	str	r3, [sp, #0]
 8004112:	2300      	movs	r3, #0
 8004114:	226a      	movs	r2, #106	@ 0x6a
 8004116:	4918      	ldr	r1, [pc, #96]	@ (8004178 <SMA_SetPWM+0xac>)
 8004118:	4818      	ldr	r0, [pc, #96]	@ (800417c <SMA_SetPWM+0xb0>)
 800411a:	f7fd fcf1 	bl	8001b00 <ReportError>
        return -1;
 800411e:	f04f 33ff 	mov.w	r3, #4294967295
 8004122:	e023      	b.n	800416c <SMA_SetPWM+0xa0>
    }

    if (channel->overtemp_flag) {
 8004124:	68fb      	ldr	r3, [r7, #12]
 8004126:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 800412a:	2b00      	cmp	r3, #0
 800412c:	d00a      	beq.n	8004144 <SMA_SetPWM+0x78>
        REPORT_ERROR_MSG("Overtemp - PWM disabled");
 800412e:	4b16      	ldr	r3, [pc, #88]	@ (8004188 <SMA_SetPWM+0xbc>)
 8004130:	9300      	str	r3, [sp, #0]
 8004132:	2300      	movs	r3, #0
 8004134:	226f      	movs	r2, #111	@ 0x6f
 8004136:	4910      	ldr	r1, [pc, #64]	@ (8004178 <SMA_SetPWM+0xac>)
 8004138:	4810      	ldr	r0, [pc, #64]	@ (800417c <SMA_SetPWM+0xb0>)
 800413a:	f7fd fce1 	bl	8001b00 <ReportError>
        return -1;
 800413e:	f04f 33ff 	mov.w	r3, #4294967295
 8004142:	e013      	b.n	800416c <SMA_SetPWM+0xa0>
    }

    duty_pct = SMA_Clamp(duty_pct, SMA_PWM_MIN, SMA_PWM_MAX);
 8004144:	ed9f 1a11 	vldr	s2, [pc, #68]	@ 800418c <SMA_SetPWM+0xc0>
 8004148:	eddf 0a11 	vldr	s1, [pc, #68]	@ 8004190 <SMA_SetPWM+0xc4>
 800414c:	ed97 0a00 	vldr	s0, [r7]
 8004150:	f000 fc20 	bl	8004994 <SMA_Clamp>
 8004154:	ed87 0a00 	vstr	s0, [r7]

    channel->pwm_duty = duty_pct;
 8004158:	68fb      	ldr	r3, [r7, #12]
 800415a:	683a      	ldr	r2, [r7, #0]
 800415c:	60da      	str	r2, [r3, #12]
    SMA_SetHardwarePWM(ch, duty_pct);
 800415e:	79fb      	ldrb	r3, [r7, #7]
 8004160:	ed97 0a00 	vldr	s0, [r7]
 8004164:	4618      	mov	r0, r3
 8004166:	f000 fc3f 	bl	80049e8 <SMA_SetHardwarePWM>

    return 0;
 800416a:	2300      	movs	r3, #0
}
 800416c:	4618      	mov	r0, r3
 800416e:	3710      	adds	r7, #16
 8004170:	46bd      	mov	sp, r7
 8004172:	bd80      	pop	{r7, pc}
 8004174:	0801f928 	.word	0x0801f928
 8004178:	0801f90c 	.word	0x0801f90c
 800417c:	0801fca4 	.word	0x0801fca4
 8004180:	240029ec 	.word	0x240029ec
 8004184:	0801f938 	.word	0x0801f938
 8004188:	0801f950 	.word	0x0801f950
 800418c:	42c80000 	.word	0x42c80000
 8004190:	00000000 	.word	0x00000000

08004194 <SMA_SetTargetTemp>:
/**
 * @brief   
 * @note  smaChannelMutex    
 */
int32_t SMA_SetTargetTemp(uint8_t ch, float temp_c)
{
 8004194:	b580      	push	{r7, lr}
 8004196:	b086      	sub	sp, #24
 8004198:	af02      	add	r7, sp, #8
 800419a:	4603      	mov	r3, r0
 800419c:	ed87 0a00 	vstr	s0, [r7]
 80041a0:	71fb      	strb	r3, [r7, #7]
    if (ch >= SMA_MAX_CHANNELS) {
 80041a2:	79fb      	ldrb	r3, [r7, #7]
 80041a4:	2b05      	cmp	r3, #5
 80041a6:	d90a      	bls.n	80041be <SMA_SetTargetTemp+0x2a>
        REPORT_ERROR_MSG("Invalid channel");
 80041a8:	4b1f      	ldr	r3, [pc, #124]	@ (8004228 <SMA_SetTargetTemp+0x94>)
 80041aa:	9300      	str	r3, [sp, #0]
 80041ac:	2300      	movs	r3, #0
 80041ae:	2282      	movs	r2, #130	@ 0x82
 80041b0:	491e      	ldr	r1, [pc, #120]	@ (800422c <SMA_SetTargetTemp+0x98>)
 80041b2:	481f      	ldr	r0, [pc, #124]	@ (8004230 <SMA_SetTargetTemp+0x9c>)
 80041b4:	f7fd fca4 	bl	8001b00 <ReportError>
        return -1;
 80041b8:	f04f 33ff 	mov.w	r3, #4294967295
 80041bc:	e02f      	b.n	800421e <SMA_SetTargetTemp+0x8a>
    }

    if (temp_c < SMA_TEMP_MIN || temp_c > SMA_TEMP_MAX_SAFE) {
 80041be:	edd7 7a00 	vldr	s15, [r7]
 80041c2:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80041c6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80041ca:	d408      	bmi.n	80041de <SMA_SetTargetTemp+0x4a>
 80041cc:	edd7 7a00 	vldr	s15, [r7]
 80041d0:	ed9f 7a18 	vldr	s14, [pc, #96]	@ 8004234 <SMA_SetTargetTemp+0xa0>
 80041d4:	eef4 7ac7 	vcmpe.f32	s15, s14
 80041d8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80041dc:	dd0a      	ble.n	80041f4 <SMA_SetTargetTemp+0x60>
        REPORT_ERROR_MSG("Target temp out of range");
 80041de:	4b16      	ldr	r3, [pc, #88]	@ (8004238 <SMA_SetTargetTemp+0xa4>)
 80041e0:	9300      	str	r3, [sp, #0]
 80041e2:	2300      	movs	r3, #0
 80041e4:	2287      	movs	r2, #135	@ 0x87
 80041e6:	4911      	ldr	r1, [pc, #68]	@ (800422c <SMA_SetTargetTemp+0x98>)
 80041e8:	4811      	ldr	r0, [pc, #68]	@ (8004230 <SMA_SetTargetTemp+0x9c>)
 80041ea:	f7fd fc89 	bl	8001b00 <ReportError>
        return -1;
 80041ee:	f04f 33ff 	mov.w	r3, #4294967295
 80041f2:	e014      	b.n	800421e <SMA_SetTargetTemp+0x8a>
    }

    SMA_Channel_t *channel = &sma_ctrl.channels[ch];
 80041f4:	79fa      	ldrb	r2, [r7, #7]
 80041f6:	4613      	mov	r3, r2
 80041f8:	011b      	lsls	r3, r3, #4
 80041fa:	4413      	add	r3, r2
 80041fc:	009b      	lsls	r3, r3, #2
 80041fe:	4a0f      	ldr	r2, [pc, #60]	@ (800423c <SMA_SetTargetTemp+0xa8>)
 8004200:	4413      	add	r3, r2
 8004202:	60fb      	str	r3, [r7, #12]
    channel->target_temp = temp_c;
 8004204:	68fb      	ldr	r3, [r7, #12]
 8004206:	683a      	ldr	r2, [r7, #0]
 8004208:	605a      	str	r2, [r3, #4]

    if (channel->mode != SMA_MODE_TEMP_CONTROL) {
 800420a:	68fb      	ldr	r3, [r7, #12]
 800420c:	781b      	ldrb	r3, [r3, #0]
 800420e:	2b02      	cmp	r3, #2
 8004210:	d004      	beq.n	800421c <SMA_SetTargetTemp+0x88>
        SMA_SetMode(ch, SMA_MODE_TEMP_CONTROL);
 8004212:	79fb      	ldrb	r3, [r7, #7]
 8004214:	2102      	movs	r1, #2
 8004216:	4618      	mov	r0, r3
 8004218:	f7ff ff10 	bl	800403c <SMA_SetMode>
    }

    return 0;
 800421c:	2300      	movs	r3, #0
}
 800421e:	4618      	mov	r0, r3
 8004220:	3710      	adds	r7, #16
 8004222:	46bd      	mov	sp, r7
 8004224:	bd80      	pop	{r7, pc}
 8004226:	bf00      	nop
 8004228:	0801f928 	.word	0x0801f928
 800422c:	0801f90c 	.word	0x0801f90c
 8004230:	0801fcb0 	.word	0x0801fcb0
 8004234:	42c80000 	.word	0x42c80000
 8004238:	0801f968 	.word	0x0801f968
 800423c:	240029ec 	.word	0x240029ec

08004240 <SMA_SetTargetForce>:
/**
 * @brief   
 * @note  smaChannelMutex    
 */
int32_t SMA_SetTargetForce(uint8_t ch, float force_n)
{
 8004240:	b580      	push	{r7, lr}
 8004242:	b086      	sub	sp, #24
 8004244:	af02      	add	r7, sp, #8
 8004246:	4603      	mov	r3, r0
 8004248:	ed87 0a00 	vstr	s0, [r7]
 800424c:	71fb      	strb	r3, [r7, #7]
    if (ch >= SMA_MAX_CHANNELS) {
 800424e:	79fb      	ldrb	r3, [r7, #7]
 8004250:	2b05      	cmp	r3, #5
 8004252:	d90a      	bls.n	800426a <SMA_SetTargetForce+0x2a>
        REPORT_ERROR_MSG("Invalid channel");
 8004254:	4b1a      	ldr	r3, [pc, #104]	@ (80042c0 <SMA_SetTargetForce+0x80>)
 8004256:	9300      	str	r3, [sp, #0]
 8004258:	2300      	movs	r3, #0
 800425a:	229c      	movs	r2, #156	@ 0x9c
 800425c:	4919      	ldr	r1, [pc, #100]	@ (80042c4 <SMA_SetTargetForce+0x84>)
 800425e:	481a      	ldr	r0, [pc, #104]	@ (80042c8 <SMA_SetTargetForce+0x88>)
 8004260:	f7fd fc4e 	bl	8001b00 <ReportError>
        return -1;
 8004264:	f04f 33ff 	mov.w	r3, #4294967295
 8004268:	e026      	b.n	80042b8 <SMA_SetTargetForce+0x78>
    }

    if (force_n < 0.0f) {
 800426a:	edd7 7a00 	vldr	s15, [r7]
 800426e:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8004272:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004276:	d50a      	bpl.n	800428e <SMA_SetTargetForce+0x4e>
        REPORT_ERROR_MSG("Target force must be positive");
 8004278:	4b14      	ldr	r3, [pc, #80]	@ (80042cc <SMA_SetTargetForce+0x8c>)
 800427a:	9300      	str	r3, [sp, #0]
 800427c:	2300      	movs	r3, #0
 800427e:	22a1      	movs	r2, #161	@ 0xa1
 8004280:	4910      	ldr	r1, [pc, #64]	@ (80042c4 <SMA_SetTargetForce+0x84>)
 8004282:	4811      	ldr	r0, [pc, #68]	@ (80042c8 <SMA_SetTargetForce+0x88>)
 8004284:	f7fd fc3c 	bl	8001b00 <ReportError>
        return -1;
 8004288:	f04f 33ff 	mov.w	r3, #4294967295
 800428c:	e014      	b.n	80042b8 <SMA_SetTargetForce+0x78>
    }

    SMA_Channel_t *channel = &sma_ctrl.channels[ch];
 800428e:	79fa      	ldrb	r2, [r7, #7]
 8004290:	4613      	mov	r3, r2
 8004292:	011b      	lsls	r3, r3, #4
 8004294:	4413      	add	r3, r2
 8004296:	009b      	lsls	r3, r3, #2
 8004298:	4a0d      	ldr	r2, [pc, #52]	@ (80042d0 <SMA_SetTargetForce+0x90>)
 800429a:	4413      	add	r3, r2
 800429c:	60fb      	str	r3, [r7, #12]
    channel->target_force = force_n;
 800429e:	68fb      	ldr	r3, [r7, #12]
 80042a0:	683a      	ldr	r2, [r7, #0]
 80042a2:	611a      	str	r2, [r3, #16]

    if (channel->mode != SMA_MODE_FORCE_CONTROL) {
 80042a4:	68fb      	ldr	r3, [r7, #12]
 80042a6:	781b      	ldrb	r3, [r3, #0]
 80042a8:	2b03      	cmp	r3, #3
 80042aa:	d004      	beq.n	80042b6 <SMA_SetTargetForce+0x76>
        SMA_SetMode(ch, SMA_MODE_FORCE_CONTROL);
 80042ac:	79fb      	ldrb	r3, [r7, #7]
 80042ae:	2103      	movs	r1, #3
 80042b0:	4618      	mov	r0, r3
 80042b2:	f7ff fec3 	bl	800403c <SMA_SetMode>
    }

    return 0;
 80042b6:	2300      	movs	r3, #0
}
 80042b8:	4618      	mov	r0, r3
 80042ba:	3710      	adds	r7, #16
 80042bc:	46bd      	mov	sp, r7
 80042be:	bd80      	pop	{r7, pc}
 80042c0:	0801f928 	.word	0x0801f928
 80042c4:	0801f90c 	.word	0x0801f90c
 80042c8:	0801fcc4 	.word	0x0801fcc4
 80042cc:	0801f984 	.word	0x0801f984
 80042d0:	240029ec 	.word	0x240029ec

080042d4 <SMA_SetPIDGains>:
/**
 * @brief PID  
 * @note  smaChannelMutex    
 */
int32_t SMA_SetPIDGains(uint8_t ch, float kp, float ki, float kd)
{
 80042d4:	b580      	push	{r7, lr}
 80042d6:	b088      	sub	sp, #32
 80042d8:	af02      	add	r7, sp, #8
 80042da:	4603      	mov	r3, r0
 80042dc:	ed87 0a02 	vstr	s0, [r7, #8]
 80042e0:	edc7 0a01 	vstr	s1, [r7, #4]
 80042e4:	ed87 1a00 	vstr	s2, [r7]
 80042e8:	73fb      	strb	r3, [r7, #15]
    if (ch >= SMA_MAX_CHANNELS) {
 80042ea:	7bfb      	ldrb	r3, [r7, #15]
 80042ec:	2b05      	cmp	r3, #5
 80042ee:	d90a      	bls.n	8004306 <SMA_SetPIDGains+0x32>
        REPORT_ERROR_MSG("Invalid channel");
 80042f0:	4b12      	ldr	r3, [pc, #72]	@ (800433c <SMA_SetPIDGains+0x68>)
 80042f2:	9300      	str	r3, [sp, #0]
 80042f4:	2300      	movs	r3, #0
 80042f6:	22b6      	movs	r2, #182	@ 0xb6
 80042f8:	4911      	ldr	r1, [pc, #68]	@ (8004340 <SMA_SetPIDGains+0x6c>)
 80042fa:	4812      	ldr	r0, [pc, #72]	@ (8004344 <SMA_SetPIDGains+0x70>)
 80042fc:	f7fd fc00 	bl	8001b00 <ReportError>
        return -1;
 8004300:	f04f 33ff 	mov.w	r3, #4294967295
 8004304:	e015      	b.n	8004332 <SMA_SetPIDGains+0x5e>
    }

    SMA_Channel_t *channel = &sma_ctrl.channels[ch];
 8004306:	7bfa      	ldrb	r2, [r7, #15]
 8004308:	4613      	mov	r3, r2
 800430a:	011b      	lsls	r3, r3, #4
 800430c:	4413      	add	r3, r2
 800430e:	009b      	lsls	r3, r3, #2
 8004310:	4a0d      	ldr	r2, [pc, #52]	@ (8004348 <SMA_SetPIDGains+0x74>)
 8004312:	4413      	add	r3, r2
 8004314:	617b      	str	r3, [r7, #20]
    channel->pid.kp = kp;
 8004316:	697b      	ldr	r3, [r7, #20]
 8004318:	68ba      	ldr	r2, [r7, #8]
 800431a:	619a      	str	r2, [r3, #24]
    channel->pid.ki = ki;
 800431c:	697b      	ldr	r3, [r7, #20]
 800431e:	687a      	ldr	r2, [r7, #4]
 8004320:	61da      	str	r2, [r3, #28]
    channel->pid.kd = kd;
 8004322:	697b      	ldr	r3, [r7, #20]
 8004324:	683a      	ldr	r2, [r7, #0]
 8004326:	621a      	str	r2, [r3, #32]
    channel->pid.integral = 0.0f;
 8004328:	697b      	ldr	r3, [r7, #20]
 800432a:	f04f 0200 	mov.w	r2, #0
 800432e:	625a      	str	r2, [r3, #36]	@ 0x24

    return 0;
 8004330:	2300      	movs	r3, #0
}
 8004332:	4618      	mov	r0, r3
 8004334:	3718      	adds	r7, #24
 8004336:	46bd      	mov	sp, r7
 8004338:	bd80      	pop	{r7, pc}
 800433a:	bf00      	nop
 800433c:	0801f928 	.word	0x0801f928
 8004340:	0801f90c 	.word	0x0801f90c
 8004344:	0801fcd8 	.word	0x0801fcd8
 8004348:	240029ec 	.word	0x240029ec

0800434c <SMA_Update>:
 * @brief   (PID + PWM)
 * @note ControlTask ,  smaChannelMutex   
 * @note    SMA_UpdateFans()  
 */
void SMA_Update(void)
{
 800434c:	b580      	push	{r7, lr}
 800434e:	b084      	sub	sp, #16
 8004350:	af00      	add	r7, sp, #0
    if (!sma_ctrl.initialized) {
 8004352:	4b33      	ldr	r3, [pc, #204]	@ (8004420 <SMA_Update+0xd4>)
 8004354:	f893 319c 	ldrb.w	r3, [r3, #412]	@ 0x19c
 8004358:	2b00      	cmp	r3, #0
 800435a:	d05d      	beq.n	8004418 <SMA_Update+0xcc>
        return;
    }

    float dt = (float)sma_ctrl.control_period_ms / 1000.0f;
 800435c:	4b30      	ldr	r3, [pc, #192]	@ (8004420 <SMA_Update+0xd4>)
 800435e:	f8d3 3198 	ldr.w	r3, [r3, #408]	@ 0x198
 8004362:	ee07 3a90 	vmov	s15, r3
 8004366:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 800436a:	eddf 6a2e 	vldr	s13, [pc, #184]	@ 8004424 <SMA_Update+0xd8>
 800436e:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8004372:	edc7 7a02 	vstr	s15, [r7, #8]

    for (uint8_t ch = 0; ch < SMA_MAX_CHANNELS; ch++) {
 8004376:	2300      	movs	r3, #0
 8004378:	73fb      	strb	r3, [r7, #15]
 800437a:	e049      	b.n	8004410 <SMA_Update+0xc4>
        SMA_Channel_t *channel = &sma_ctrl.channels[ch];
 800437c:	7bfa      	ldrb	r2, [r7, #15]
 800437e:	4613      	mov	r3, r2
 8004380:	011b      	lsls	r3, r3, #4
 8004382:	4413      	add	r3, r2
 8004384:	009b      	lsls	r3, r3, #2
 8004386:	4a26      	ldr	r2, [pc, #152]	@ (8004420 <SMA_Update+0xd4>)
 8004388:	4413      	add	r3, r2
 800438a:	607b      	str	r3, [r7, #4]

        //    (ISR-safe  )
        float temp_c;
        if (Sensor_GetTemperature_ISR(ch, &temp_c) == 0) {
 800438c:	463a      	mov	r2, r7
 800438e:	7bfb      	ldrb	r3, [r7, #15]
 8004390:	4611      	mov	r1, r2
 8004392:	4618      	mov	r0, r3
 8004394:	f7ff fc82 	bl	8003c9c <Sensor_GetTemperature_ISR>
 8004398:	4603      	mov	r3, r0
 800439a:	2b00      	cmp	r3, #0
 800439c:	d102      	bne.n	80043a4 <SMA_Update+0x58>
            channel->current_temp = temp_c;
 800439e:	683a      	ldr	r2, [r7, #0]
 80043a0:	687b      	ldr	r3, [r7, #4]
 80043a2:	609a      	str	r2, [r3, #8]
        }

        //  
        SMA_SafetyCheck(ch);
 80043a4:	7bfb      	ldrb	r3, [r7, #15]
 80043a6:	4618      	mov	r0, r3
 80043a8:	f000 fa94 	bl	80048d4 <SMA_SafetyCheck>

        //  
        switch (channel->mode) {
 80043ac:	687b      	ldr	r3, [r7, #4]
 80043ae:	781b      	ldrb	r3, [r3, #0]
 80043b0:	3b01      	subs	r3, #1
 80043b2:	2b03      	cmp	r3, #3
 80043b4:	d818      	bhi.n	80043e8 <SMA_Update+0x9c>
 80043b6:	a201      	add	r2, pc, #4	@ (adr r2, 80043bc <SMA_Update+0x70>)
 80043b8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80043bc:	080043ff 	.word	0x080043ff
 80043c0:	080043cd 	.word	0x080043cd
 80043c4:	080043db 	.word	0x080043db
 80043c8:	080043ff 	.word	0x080043ff
            case SMA_MODE_TEMP_CONTROL:
                SMA_UpdateTempControl(ch, dt);
 80043cc:	7bfb      	ldrb	r3, [r7, #15]
 80043ce:	ed97 0a02 	vldr	s0, [r7, #8]
 80043d2:	4618      	mov	r0, r3
 80043d4:	f000 f9a0 	bl	8004718 <SMA_UpdateTempControl>
                break;
 80043d8:	e012      	b.n	8004400 <SMA_Update+0xb4>

            case SMA_MODE_FORCE_CONTROL:
                SMA_UpdateForceControl(ch, dt);
 80043da:	7bfb      	ldrb	r3, [r7, #15]
 80043dc:	ed97 0a02 	vldr	s0, [r7, #8]
 80043e0:	4618      	mov	r0, r3
 80043e2:	f000 fa17 	bl	8004814 <SMA_UpdateForceControl>
                break;
 80043e6:	e00b      	b.n	8004400 <SMA_Update+0xb4>
                //   
                break;

            case SMA_MODE_DISABLED:
            default:
                SMA_SetHardwarePWM(ch, 0.0f);
 80043e8:	7bfb      	ldrb	r3, [r7, #15]
 80043ea:	ed9f 0a0f 	vldr	s0, [pc, #60]	@ 8004428 <SMA_Update+0xdc>
 80043ee:	4618      	mov	r0, r3
 80043f0:	f000 fafa 	bl	80049e8 <SMA_SetHardwarePWM>
                channel->pwm_duty = 0.0f;
 80043f4:	687b      	ldr	r3, [r7, #4]
 80043f6:	f04f 0200 	mov.w	r2, #0
 80043fa:	60da      	str	r2, [r3, #12]
                break;
 80043fc:	e000      	b.n	8004400 <SMA_Update+0xb4>
                break;
 80043fe:	bf00      	nop
        }

        channel->last_update_ms = HAL_GetTick();
 8004400:	f001 fc76 	bl	8005cf0 <HAL_GetTick>
 8004404:	4602      	mov	r2, r0
 8004406:	687b      	ldr	r3, [r7, #4]
 8004408:	639a      	str	r2, [r3, #56]	@ 0x38
    for (uint8_t ch = 0; ch < SMA_MAX_CHANNELS; ch++) {
 800440a:	7bfb      	ldrb	r3, [r7, #15]
 800440c:	3301      	adds	r3, #1
 800440e:	73fb      	strb	r3, [r7, #15]
 8004410:	7bfb      	ldrb	r3, [r7, #15]
 8004412:	2b05      	cmp	r3, #5
 8004414:	d9b2      	bls.n	800437c <SMA_Update+0x30>
 8004416:	e000      	b.n	800441a <SMA_Update+0xce>
        return;
 8004418:	bf00      	nop
    }
}
 800441a:	3710      	adds	r7, #16
 800441c:	46bd      	mov	sp, r7
 800441e:	bd80      	pop	{r7, pc}
 8004420:	240029ec 	.word	0x240029ec
 8004424:	447a0000 	.word	0x447a0000
 8004428:	00000000 	.word	0x00000000

0800442c <SMA_UpdateFans>:
 * @brief    (I2C  )
 * @note ControlTask ,  i2cMutex   
 * @note SMA_Update()  I2C mutex   
 */
void SMA_UpdateFans(void)
{
 800442c:	b580      	push	{r7, lr}
 800442e:	b084      	sub	sp, #16
 8004430:	af00      	add	r7, sp, #0
    if (!sma_ctrl.initialized) {
 8004432:	4b2b      	ldr	r3, [pc, #172]	@ (80044e0 <SMA_UpdateFans+0xb4>)
 8004434:	f893 319c 	ldrb.w	r3, [r3, #412]	@ 0x19c
 8004438:	2b00      	cmp	r3, #0
 800443a:	d04d      	beq.n	80044d8 <SMA_UpdateFans+0xac>
        return;
    }

    for (uint8_t ch = 0; ch < SMA_MAX_CHANNELS; ch++) {
 800443c:	2300      	movs	r3, #0
 800443e:	73fb      	strb	r3, [r7, #15]
 8004440:	e046      	b.n	80044d0 <SMA_UpdateFans+0xa4>
        SMA_Channel_t *channel = &sma_ctrl.channels[ch];
 8004442:	7bfa      	ldrb	r2, [r7, #15]
 8004444:	4613      	mov	r3, r2
 8004446:	011b      	lsls	r3, r3, #4
 8004448:	4413      	add	r3, r2
 800444a:	009b      	lsls	r3, r3, #2
 800444c:	4a24      	ldr	r2, [pc, #144]	@ (80044e0 <SMA_UpdateFans+0xb4>)
 800444e:	4413      	add	r3, r2
 8004450:	607b      	str	r3, [r7, #4]

        //      
        if (!channel->fan_auto_enable) {
 8004452:	687b      	ldr	r3, [r7, #4]
 8004454:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8004458:	2b00      	cmp	r3, #0
 800445a:	d035      	beq.n	80044c8 <SMA_UpdateFans+0x9c>
            continue;
        }

        //   
        if (channel->mode == SMA_MODE_DISABLED) {
 800445c:	687b      	ldr	r3, [r7, #4]
 800445e:	781b      	ldrb	r3, [r3, #0]
 8004460:	2b00      	cmp	r3, #0
 8004462:	d10a      	bne.n	800447a <SMA_UpdateFans+0x4e>
            channel->fan_duty = 0.0f;
 8004464:	687b      	ldr	r3, [r7, #4]
 8004466:	f04f 0200 	mov.w	r2, #0
 800446a:	63da      	str	r2, [r3, #60]	@ 0x3c
            Fan6_SetDuty(ch, 0.0f);
 800446c:	7bfb      	ldrb	r3, [r7, #15]
 800446e:	ed9f 0a1d 	vldr	s0, [pc, #116]	@ 80044e4 <SMA_UpdateFans+0xb8>
 8004472:	4618      	mov	r0, r3
 8004474:	f7fd fe50 	bl	8002118 <Fan6_SetDuty>
            continue;
 8004478:	e027      	b.n	80044ca <SMA_UpdateFans+0x9e>
        }

        float fan_duty = 0.0f;
 800447a:	f04f 0300 	mov.w	r3, #0
 800447e:	60bb      	str	r3, [r7, #8]

        if (channel->mode == SMA_MODE_TEMP_CONTROL && channel->target_temp > 0.0f) {
 8004480:	687b      	ldr	r3, [r7, #4]
 8004482:	781b      	ldrb	r3, [r3, #0]
 8004484:	2b02      	cmp	r3, #2
 8004486:	d115      	bne.n	80044b4 <SMA_UpdateFans+0x88>
 8004488:	687b      	ldr	r3, [r7, #4]
 800448a:	edd3 7a01 	vldr	s15, [r3, #4]
 800448e:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8004492:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004496:	dd0d      	ble.n	80044b4 <SMA_UpdateFans+0x88>
            fan_duty = SMA_CalculateFanDuty(channel->current_temp, channel->target_temp);
 8004498:	687b      	ldr	r3, [r7, #4]
 800449a:	edd3 7a02 	vldr	s15, [r3, #8]
 800449e:	687b      	ldr	r3, [r7, #4]
 80044a0:	ed93 7a01 	vldr	s14, [r3, #4]
 80044a4:	eef0 0a47 	vmov.f32	s1, s14
 80044a8:	eeb0 0a67 	vmov.f32	s0, s15
 80044ac:	f000 fbc2 	bl	8004c34 <SMA_CalculateFanDuty>
 80044b0:	ed87 0a02 	vstr	s0, [r7, #8]
        }

        channel->fan_duty = fan_duty;
 80044b4:	687b      	ldr	r3, [r7, #4]
 80044b6:	68ba      	ldr	r2, [r7, #8]
 80044b8:	63da      	str	r2, [r3, #60]	@ 0x3c
        Fan6_SetDuty(ch, fan_duty);
 80044ba:	7bfb      	ldrb	r3, [r7, #15]
 80044bc:	ed97 0a02 	vldr	s0, [r7, #8]
 80044c0:	4618      	mov	r0, r3
 80044c2:	f7fd fe29 	bl	8002118 <Fan6_SetDuty>
 80044c6:	e000      	b.n	80044ca <SMA_UpdateFans+0x9e>
            continue;
 80044c8:	bf00      	nop
    for (uint8_t ch = 0; ch < SMA_MAX_CHANNELS; ch++) {
 80044ca:	7bfb      	ldrb	r3, [r7, #15]
 80044cc:	3301      	adds	r3, #1
 80044ce:	73fb      	strb	r3, [r7, #15]
 80044d0:	7bfb      	ldrb	r3, [r7, #15]
 80044d2:	2b05      	cmp	r3, #5
 80044d4:	d9b5      	bls.n	8004442 <SMA_UpdateFans+0x16>
 80044d6:	e000      	b.n	80044da <SMA_UpdateFans+0xae>
        return;
 80044d8:	bf00      	nop
    }
}
 80044da:	3710      	adds	r7, #16
 80044dc:	46bd      	mov	sp, r7
 80044de:	bd80      	pop	{r7, pc}
 80044e0:	240029ec 	.word	0x240029ec
 80044e4:	00000000 	.word	0x00000000

080044e8 <SMA_EmergencyStop>:
/**
 * @brief  
 * @note i2cMutex   
 */
void SMA_EmergencyStop(void)
{
 80044e8:	b580      	push	{r7, lr}
 80044ea:	b084      	sub	sp, #16
 80044ec:	af02      	add	r7, sp, #8
    for (uint8_t ch = 0; ch < SMA_MAX_CHANNELS; ch++) {
 80044ee:	2300      	movs	r3, #0
 80044f0:	71fb      	strb	r3, [r7, #7]
 80044f2:	e027      	b.n	8004544 <SMA_EmergencyStop+0x5c>
        sma_ctrl.channels[ch].mode = SMA_MODE_DISABLED;
 80044f4:	79fa      	ldrb	r2, [r7, #7]
 80044f6:	492a      	ldr	r1, [pc, #168]	@ (80045a0 <SMA_EmergencyStop+0xb8>)
 80044f8:	4613      	mov	r3, r2
 80044fa:	011b      	lsls	r3, r3, #4
 80044fc:	4413      	add	r3, r2
 80044fe:	009b      	lsls	r3, r3, #2
 8004500:	440b      	add	r3, r1
 8004502:	2200      	movs	r2, #0
 8004504:	701a      	strb	r2, [r3, #0]
        SMA_SetHardwarePWM(ch, 0.0f);
 8004506:	79fb      	ldrb	r3, [r7, #7]
 8004508:	ed9f 0a26 	vldr	s0, [pc, #152]	@ 80045a4 <SMA_EmergencyStop+0xbc>
 800450c:	4618      	mov	r0, r3
 800450e:	f000 fa6b 	bl	80049e8 <SMA_SetHardwarePWM>
        sma_ctrl.channels[ch].pwm_duty = 0.0f;
 8004512:	79fa      	ldrb	r2, [r7, #7]
 8004514:	4922      	ldr	r1, [pc, #136]	@ (80045a0 <SMA_EmergencyStop+0xb8>)
 8004516:	4613      	mov	r3, r2
 8004518:	011b      	lsls	r3, r3, #4
 800451a:	4413      	add	r3, r2
 800451c:	009b      	lsls	r3, r3, #2
 800451e:	440b      	add	r3, r1
 8004520:	330c      	adds	r3, #12
 8004522:	f04f 0200 	mov.w	r2, #0
 8004526:	601a      	str	r2, [r3, #0]
        sma_ctrl.channels[ch].fan_duty = 0.0f;
 8004528:	79fa      	ldrb	r2, [r7, #7]
 800452a:	491d      	ldr	r1, [pc, #116]	@ (80045a0 <SMA_EmergencyStop+0xb8>)
 800452c:	4613      	mov	r3, r2
 800452e:	011b      	lsls	r3, r3, #4
 8004530:	4413      	add	r3, r2
 8004532:	009b      	lsls	r3, r3, #2
 8004534:	440b      	add	r3, r1
 8004536:	333c      	adds	r3, #60	@ 0x3c
 8004538:	f04f 0200 	mov.w	r2, #0
 800453c:	601a      	str	r2, [r3, #0]
    for (uint8_t ch = 0; ch < SMA_MAX_CHANNELS; ch++) {
 800453e:	79fb      	ldrb	r3, [r7, #7]
 8004540:	3301      	adds	r3, #1
 8004542:	71fb      	strb	r3, [r7, #7]
 8004544:	79fb      	ldrb	r3, [r7, #7]
 8004546:	2b05      	cmp	r3, #5
 8004548:	d9d4      	bls.n	80044f4 <SMA_EmergencyStop+0xc>
    }

    //   (I2C  )
    if (osMutexAcquire(i2cMutexHandle, 100) == osOK) {
 800454a:	4b17      	ldr	r3, [pc, #92]	@ (80045a8 <SMA_EmergencyStop+0xc0>)
 800454c:	681b      	ldr	r3, [r3, #0]
 800454e:	2164      	movs	r1, #100	@ 0x64
 8004550:	4618      	mov	r0, r3
 8004552:	f012 f931 	bl	80167b8 <osMutexAcquire>
 8004556:	4603      	mov	r3, r0
 8004558:	2b00      	cmp	r3, #0
 800455a:	d113      	bne.n	8004584 <SMA_EmergencyStop+0x9c>
        for (uint8_t ch = 0; ch < SMA_MAX_CHANNELS; ch++) {
 800455c:	2300      	movs	r3, #0
 800455e:	71bb      	strb	r3, [r7, #6]
 8004560:	e008      	b.n	8004574 <SMA_EmergencyStop+0x8c>
            Fan6_SetDuty(ch, 0.0f);
 8004562:	79bb      	ldrb	r3, [r7, #6]
 8004564:	ed9f 0a0f 	vldr	s0, [pc, #60]	@ 80045a4 <SMA_EmergencyStop+0xbc>
 8004568:	4618      	mov	r0, r3
 800456a:	f7fd fdd5 	bl	8002118 <Fan6_SetDuty>
        for (uint8_t ch = 0; ch < SMA_MAX_CHANNELS; ch++) {
 800456e:	79bb      	ldrb	r3, [r7, #6]
 8004570:	3301      	adds	r3, #1
 8004572:	71bb      	strb	r3, [r7, #6]
 8004574:	79bb      	ldrb	r3, [r7, #6]
 8004576:	2b05      	cmp	r3, #5
 8004578:	d9f3      	bls.n	8004562 <SMA_EmergencyStop+0x7a>
        }
        osMutexRelease(i2cMutexHandle);
 800457a:	4b0b      	ldr	r3, [pc, #44]	@ (80045a8 <SMA_EmergencyStop+0xc0>)
 800457c:	681b      	ldr	r3, [r3, #0]
 800457e:	4618      	mov	r0, r3
 8004580:	f012 f965 	bl	801684e <osMutexRelease>
    }

    REPORT_ERROR_MSG("SMA Emergency Stop");
 8004584:	4b09      	ldr	r3, [pc, #36]	@ (80045ac <SMA_EmergencyStop+0xc4>)
 8004586:	9300      	str	r3, [sp, #0]
 8004588:	2300      	movs	r3, #0
 800458a:	f240 124f 	movw	r2, #335	@ 0x14f
 800458e:	4908      	ldr	r1, [pc, #32]	@ (80045b0 <SMA_EmergencyStop+0xc8>)
 8004590:	4808      	ldr	r0, [pc, #32]	@ (80045b4 <SMA_EmergencyStop+0xcc>)
 8004592:	f7fd fab5 	bl	8001b00 <ReportError>
}
 8004596:	bf00      	nop
 8004598:	3708      	adds	r7, #8
 800459a:	46bd      	mov	sp, r7
 800459c:	bd80      	pop	{r7, pc}
 800459e:	bf00      	nop
 80045a0:	240029ec 	.word	0x240029ec
 80045a4:	00000000 	.word	0x00000000
 80045a8:	24002688 	.word	0x24002688
 80045ac:	0801f9a4 	.word	0x0801f9a4
 80045b0:	0801f90c 	.word	0x0801f90c
 80045b4:	0801fce8 	.word	0x0801fce8

080045b8 <SMA_GetChannelState>:
/**
 * @brief    ( )
 * @note Thread-safe ( , )
 */
const SMA_Channel_t* SMA_GetChannelState(uint8_t ch)
{
 80045b8:	b480      	push	{r7}
 80045ba:	b083      	sub	sp, #12
 80045bc:	af00      	add	r7, sp, #0
 80045be:	4603      	mov	r3, r0
 80045c0:	71fb      	strb	r3, [r7, #7]
    if (ch >= SMA_MAX_CHANNELS) {
 80045c2:	79fb      	ldrb	r3, [r7, #7]
 80045c4:	2b05      	cmp	r3, #5
 80045c6:	d901      	bls.n	80045cc <SMA_GetChannelState+0x14>
        return NULL;
 80045c8:	2300      	movs	r3, #0
 80045ca:	e006      	b.n	80045da <SMA_GetChannelState+0x22>
    }
    return &sma_ctrl.channels[ch];
 80045cc:	79fa      	ldrb	r2, [r7, #7]
 80045ce:	4613      	mov	r3, r2
 80045d0:	011b      	lsls	r3, r3, #4
 80045d2:	4413      	add	r3, r2
 80045d4:	009b      	lsls	r3, r3, #2
 80045d6:	4a04      	ldr	r2, [pc, #16]	@ (80045e8 <SMA_GetChannelState+0x30>)
 80045d8:	4413      	add	r3, r2
}
 80045da:	4618      	mov	r0, r3
 80045dc:	370c      	adds	r7, #12
 80045de:	46bd      	mov	sp, r7
 80045e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045e4:	4770      	bx	lr
 80045e6:	bf00      	nop
 80045e8:	240029ec 	.word	0x240029ec

080045ec <SMA_InitPWM>:
}

/* ========== Private Functions ========== */

static void SMA_InitPWM(void)
{
 80045ec:	b580      	push	{r7, lr}
 80045ee:	b086      	sub	sp, #24
 80045f0:	af02      	add	r7, sp, #8
    for (uint8_t ch = 0; ch < SMA_MAX_CHANNELS; ch++) {
 80045f2:	2300      	movs	r3, #0
 80045f4:	73fb      	strb	r3, [r7, #15]
 80045f6:	e023      	b.n	8004640 <SMA_InitPWM+0x54>
        TIM_HandleTypeDef *htim = pwm_map[ch].htim;
 80045f8:	7bfb      	ldrb	r3, [r7, #15]
 80045fa:	4a15      	ldr	r2, [pc, #84]	@ (8004650 <SMA_InitPWM+0x64>)
 80045fc:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8004600:	60bb      	str	r3, [r7, #8]
        uint32_t channel = pwm_map[ch].channel;
 8004602:	7bfb      	ldrb	r3, [r7, #15]
 8004604:	4a12      	ldr	r2, [pc, #72]	@ (8004650 <SMA_InitPWM+0x64>)
 8004606:	00db      	lsls	r3, r3, #3
 8004608:	4413      	add	r3, r2
 800460a:	685b      	ldr	r3, [r3, #4]
 800460c:	607b      	str	r3, [r7, #4]

        if (HAL_TIM_PWM_Start(htim, channel) != HAL_OK) {
 800460e:	6879      	ldr	r1, [r7, #4]
 8004610:	68b8      	ldr	r0, [r7, #8]
 8004612:	f00d fdbb 	bl	801218c <HAL_TIM_PWM_Start>
 8004616:	4603      	mov	r3, r0
 8004618:	2b00      	cmp	r3, #0
 800461a:	d008      	beq.n	800462e <SMA_InitPWM+0x42>
            REPORT_ERROR_MSG("PWM start failed");
 800461c:	4b0d      	ldr	r3, [pc, #52]	@ (8004654 <SMA_InitPWM+0x68>)
 800461e:	9300      	str	r3, [sp, #0]
 8004620:	2300      	movs	r3, #0
 8004622:	f240 1273 	movw	r2, #371	@ 0x173
 8004626:	490c      	ldr	r1, [pc, #48]	@ (8004658 <SMA_InitPWM+0x6c>)
 8004628:	480c      	ldr	r0, [pc, #48]	@ (800465c <SMA_InitPWM+0x70>)
 800462a:	f7fd fa69 	bl	8001b00 <ReportError>
        }

        SMA_SetHardwarePWM(ch, 0.0f);
 800462e:	7bfb      	ldrb	r3, [r7, #15]
 8004630:	ed9f 0a0b 	vldr	s0, [pc, #44]	@ 8004660 <SMA_InitPWM+0x74>
 8004634:	4618      	mov	r0, r3
 8004636:	f000 f9d7 	bl	80049e8 <SMA_SetHardwarePWM>
    for (uint8_t ch = 0; ch < SMA_MAX_CHANNELS; ch++) {
 800463a:	7bfb      	ldrb	r3, [r7, #15]
 800463c:	3301      	adds	r3, #1
 800463e:	73fb      	strb	r3, [r7, #15]
 8004640:	7bfb      	ldrb	r3, [r7, #15]
 8004642:	2b05      	cmp	r3, #5
 8004644:	d9d8      	bls.n	80045f8 <SMA_InitPWM+0xc>
    }
}
 8004646:	bf00      	nop
 8004648:	bf00      	nop
 800464a:	3710      	adds	r7, #16
 800464c:	46bd      	mov	sp, r7
 800464e:	bd80      	pop	{r7, pc}
 8004650:	0801fc68 	.word	0x0801fc68
 8004654:	0801f9b8 	.word	0x0801f9b8
 8004658:	0801f90c 	.word	0x0801f90c
 800465c:	0801fcfc 	.word	0x0801fcfc
 8004660:	00000000 	.word	0x00000000

08004664 <SMA_InitChannels>:

static void SMA_InitChannels(void)
{
 8004664:	b480      	push	{r7}
 8004666:	b083      	sub	sp, #12
 8004668:	af00      	add	r7, sp, #0
    for (uint8_t ch = 0; ch < SMA_MAX_CHANNELS; ch++) {
 800466a:	2300      	movs	r3, #0
 800466c:	71fb      	strb	r3, [r7, #7]
 800466e:	e041      	b.n	80046f4 <SMA_InitChannels+0x90>
        SMA_Channel_t *channel = &sma_ctrl.channels[ch];
 8004670:	79fa      	ldrb	r2, [r7, #7]
 8004672:	4613      	mov	r3, r2
 8004674:	011b      	lsls	r3, r3, #4
 8004676:	4413      	add	r3, r2
 8004678:	009b      	lsls	r3, r3, #2
 800467a:	4a23      	ldr	r2, [pc, #140]	@ (8004708 <SMA_InitChannels+0xa4>)
 800467c:	4413      	add	r3, r2
 800467e:	603b      	str	r3, [r7, #0]

        channel->mode = SMA_MODE_DISABLED;
 8004680:	683b      	ldr	r3, [r7, #0]
 8004682:	2200      	movs	r2, #0
 8004684:	701a      	strb	r2, [r3, #0]
        channel->target_temp = 0.0f;
 8004686:	683b      	ldr	r3, [r7, #0]
 8004688:	f04f 0200 	mov.w	r2, #0
 800468c:	605a      	str	r2, [r3, #4]
        channel->current_temp = 0.0f;
 800468e:	683b      	ldr	r3, [r7, #0]
 8004690:	f04f 0200 	mov.w	r2, #0
 8004694:	609a      	str	r2, [r3, #8]
        channel->pwm_duty = 0.0f;
 8004696:	683b      	ldr	r3, [r7, #0]
 8004698:	f04f 0200 	mov.w	r2, #0
 800469c:	60da      	str	r2, [r3, #12]
        channel->overtemp_flag = 0;
 800469e:	683b      	ldr	r3, [r7, #0]
 80046a0:	2200      	movs	r2, #0
 80046a2:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        channel->last_update_ms = 0;
 80046a6:	683b      	ldr	r3, [r7, #0]
 80046a8:	2200      	movs	r2, #0
 80046aa:	639a      	str	r2, [r3, #56]	@ 0x38

        channel->fan_duty = 0.0f;
 80046ac:	683b      	ldr	r3, [r7, #0]
 80046ae:	f04f 0200 	mov.w	r2, #0
 80046b2:	63da      	str	r2, [r3, #60]	@ 0x3c
        channel->fan_auto_enable = FAN_ENABLE_AUTO;
 80046b4:	683b      	ldr	r3, [r7, #0]
 80046b6:	2201      	movs	r2, #1
 80046b8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        channel->pid.kp = DEFAULT_KP;
 80046bc:	683b      	ldr	r3, [r7, #0]
 80046be:	4a13      	ldr	r2, [pc, #76]	@ (800470c <SMA_InitChannels+0xa8>)
 80046c0:	619a      	str	r2, [r3, #24]
        channel->pid.ki = DEFAULT_KI;
 80046c2:	683b      	ldr	r3, [r7, #0]
 80046c4:	4a12      	ldr	r2, [pc, #72]	@ (8004710 <SMA_InitChannels+0xac>)
 80046c6:	61da      	str	r2, [r3, #28]
        channel->pid.kd = DEFAULT_KD;
 80046c8:	683b      	ldr	r3, [r7, #0]
 80046ca:	f04f 527c 	mov.w	r2, #1056964608	@ 0x3f000000
 80046ce:	621a      	str	r2, [r3, #32]
        channel->pid.integral = 0.0f;
 80046d0:	683b      	ldr	r3, [r7, #0]
 80046d2:	f04f 0200 	mov.w	r2, #0
 80046d6:	625a      	str	r2, [r3, #36]	@ 0x24
        channel->pid.prev_error = 0.0f;
 80046d8:	683b      	ldr	r3, [r7, #0]
 80046da:	f04f 0200 	mov.w	r2, #0
 80046de:	629a      	str	r2, [r3, #40]	@ 0x28
        channel->pid.output_min = SMA_PWM_MIN;
 80046e0:	683b      	ldr	r3, [r7, #0]
 80046e2:	f04f 0200 	mov.w	r2, #0
 80046e6:	62da      	str	r2, [r3, #44]	@ 0x2c
        channel->pid.output_max = SMA_PWM_MAX;
 80046e8:	683b      	ldr	r3, [r7, #0]
 80046ea:	4a0a      	ldr	r2, [pc, #40]	@ (8004714 <SMA_InitChannels+0xb0>)
 80046ec:	631a      	str	r2, [r3, #48]	@ 0x30
    for (uint8_t ch = 0; ch < SMA_MAX_CHANNELS; ch++) {
 80046ee:	79fb      	ldrb	r3, [r7, #7]
 80046f0:	3301      	adds	r3, #1
 80046f2:	71fb      	strb	r3, [r7, #7]
 80046f4:	79fb      	ldrb	r3, [r7, #7]
 80046f6:	2b05      	cmp	r3, #5
 80046f8:	d9ba      	bls.n	8004670 <SMA_InitChannels+0xc>
    }
}
 80046fa:	bf00      	nop
 80046fc:	bf00      	nop
 80046fe:	370c      	adds	r7, #12
 8004700:	46bd      	mov	sp, r7
 8004702:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004706:	4770      	bx	lr
 8004708:	240029ec 	.word	0x240029ec
 800470c:	40a00000 	.word	0x40a00000
 8004710:	3dcccccd 	.word	0x3dcccccd
 8004714:	42c80000 	.word	0x42c80000

08004718 <SMA_UpdateTempControl>:

static void SMA_UpdateTempControl(uint8_t ch, float dt)
{
 8004718:	b580      	push	{r7, lr}
 800471a:	b086      	sub	sp, #24
 800471c:	af00      	add	r7, sp, #0
 800471e:	4603      	mov	r3, r0
 8004720:	ed87 0a00 	vstr	s0, [r7]
 8004724:	71fb      	strb	r3, [r7, #7]
    SMA_Channel_t *channel = &sma_ctrl.channels[ch];
 8004726:	79fa      	ldrb	r2, [r7, #7]
 8004728:	4613      	mov	r3, r2
 800472a:	011b      	lsls	r3, r3, #4
 800472c:	4413      	add	r3, r2
 800472e:	009b      	lsls	r3, r3, #2
 8004730:	4a34      	ldr	r2, [pc, #208]	@ (8004804 <SMA_UpdateTempControl+0xec>)
 8004732:	4413      	add	r3, r2
 8004734:	617b      	str	r3, [r7, #20]

    if (channel->overtemp_flag) {
 8004736:	697b      	ldr	r3, [r7, #20]
 8004738:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 800473c:	2b00      	cmp	r3, #0
 800473e:	d00a      	beq.n	8004756 <SMA_UpdateTempControl+0x3e>
        SMA_SetHardwarePWM(ch, 0.0f);
 8004740:	79fb      	ldrb	r3, [r7, #7]
 8004742:	ed9f 0a31 	vldr	s0, [pc, #196]	@ 8004808 <SMA_UpdateTempControl+0xf0>
 8004746:	4618      	mov	r0, r3
 8004748:	f000 f94e 	bl	80049e8 <SMA_SetHardwarePWM>
        channel->pwm_duty = 0.0f;
 800474c:	697b      	ldr	r3, [r7, #20]
 800474e:	f04f 0200 	mov.w	r2, #0
 8004752:	60da      	str	r2, [r3, #12]
        return;
 8004754:	e053      	b.n	80047fe <SMA_UpdateTempControl+0xe6>
    }

    if (channel->target_temp <= 0.0f) {
 8004756:	697b      	ldr	r3, [r7, #20]
 8004758:	edd3 7a01 	vldr	s15, [r3, #4]
 800475c:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8004760:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004764:	d80a      	bhi.n	800477c <SMA_UpdateTempControl+0x64>
        SMA_SetHardwarePWM(ch, 0.0f);
 8004766:	79fb      	ldrb	r3, [r7, #7]
 8004768:	ed9f 0a27 	vldr	s0, [pc, #156]	@ 8004808 <SMA_UpdateTempControl+0xf0>
 800476c:	4618      	mov	r0, r3
 800476e:	f000 f93b 	bl	80049e8 <SMA_SetHardwarePWM>
        channel->pwm_duty = 0.0f;
 8004772:	697b      	ldr	r3, [r7, #20]
 8004774:	f04f 0200 	mov.w	r2, #0
 8004778:	60da      	str	r2, [r3, #12]
        return;
 800477a:	e040      	b.n	80047fe <SMA_UpdateTempControl+0xe6>
    }

    //   ( 40%  )
    float preheat_threshold = SMA_PREHEAT_RATIO * channel->target_temp;
 800477c:	697b      	ldr	r3, [r7, #20]
 800477e:	edd3 7a01 	vldr	s15, [r3, #4]
 8004782:	ed9f 7a22 	vldr	s14, [pc, #136]	@ 800480c <SMA_UpdateTempControl+0xf4>
 8004786:	ee67 7a87 	vmul.f32	s15, s15, s14
 800478a:	edc7 7a04 	vstr	s15, [r7, #16]

    if (channel->current_temp < preheat_threshold) {
 800478e:	697b      	ldr	r3, [r7, #20]
 8004790:	edd3 7a02 	vldr	s15, [r3, #8]
 8004794:	ed97 7a04 	vldr	s14, [r7, #16]
 8004798:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800479c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80047a0:	dd10      	ble.n	80047c4 <SMA_UpdateTempControl+0xac>
        SMA_PID_Reset(&channel->pid);
 80047a2:	697b      	ldr	r3, [r7, #20]
 80047a4:	3318      	adds	r3, #24
 80047a6:	4618      	mov	r0, r3
 80047a8:	f000 fa2e 	bl	8004c08 <SMA_PID_Reset>
        float pwm_output = SMA_PWM_MAX;
 80047ac:	4b18      	ldr	r3, [pc, #96]	@ (8004810 <SMA_UpdateTempControl+0xf8>)
 80047ae:	60bb      	str	r3, [r7, #8]
        channel->pwm_duty = pwm_output;
 80047b0:	697b      	ldr	r3, [r7, #20]
 80047b2:	68ba      	ldr	r2, [r7, #8]
 80047b4:	60da      	str	r2, [r3, #12]
        SMA_SetHardwarePWM(ch, pwm_output);
 80047b6:	79fb      	ldrb	r3, [r7, #7]
 80047b8:	ed97 0a02 	vldr	s0, [r7, #8]
 80047bc:	4618      	mov	r0, r3
 80047be:	f000 f913 	bl	80049e8 <SMA_SetHardwarePWM>
        return;
 80047c2:	e01c      	b.n	80047fe <SMA_UpdateTempControl+0xe6>
    }

    // PID  
    float pwm_output = SMA_PID_Compute(&channel->pid,
 80047c4:	697b      	ldr	r3, [r7, #20]
 80047c6:	f103 0218 	add.w	r2, r3, #24
 80047ca:	697b      	ldr	r3, [r7, #20]
 80047cc:	edd3 7a01 	vldr	s15, [r3, #4]
 80047d0:	697b      	ldr	r3, [r7, #20]
 80047d2:	ed93 7a02 	vldr	s14, [r3, #8]
 80047d6:	ed97 1a00 	vldr	s2, [r7]
 80047da:	eef0 0a47 	vmov.f32	s1, s14
 80047de:	eeb0 0a67 	vmov.f32	s0, s15
 80047e2:	4610      	mov	r0, r2
 80047e4:	f000 f97a 	bl	8004adc <SMA_PID_Compute>
 80047e8:	ed87 0a03 	vstr	s0, [r7, #12]
                                       channel->target_temp,
                                       channel->current_temp,
                                       dt);

    channel->pwm_duty = pwm_output;
 80047ec:	697b      	ldr	r3, [r7, #20]
 80047ee:	68fa      	ldr	r2, [r7, #12]
 80047f0:	60da      	str	r2, [r3, #12]
    SMA_SetHardwarePWM(ch, pwm_output);
 80047f2:	79fb      	ldrb	r3, [r7, #7]
 80047f4:	ed97 0a03 	vldr	s0, [r7, #12]
 80047f8:	4618      	mov	r0, r3
 80047fa:	f000 f8f5 	bl	80049e8 <SMA_SetHardwarePWM>
}
 80047fe:	3718      	adds	r7, #24
 8004800:	46bd      	mov	sp, r7
 8004802:	bd80      	pop	{r7, pc}
 8004804:	240029ec 	.word	0x240029ec
 8004808:	00000000 	.word	0x00000000
 800480c:	3ecccccd 	.word	0x3ecccccd
 8004810:	42c80000 	.word	0x42c80000

08004814 <SMA_UpdateForceControl>:

static void SMA_UpdateForceControl(uint8_t ch, float dt)
{
 8004814:	b580      	push	{r7, lr}
 8004816:	b086      	sub	sp, #24
 8004818:	af00      	add	r7, sp, #0
 800481a:	4603      	mov	r3, r0
 800481c:	ed87 0a00 	vstr	s0, [r7]
 8004820:	71fb      	strb	r3, [r7, #7]
    SMA_Channel_t *channel = &sma_ctrl.channels[ch];
 8004822:	79fa      	ldrb	r2, [r7, #7]
 8004824:	4613      	mov	r3, r2
 8004826:	011b      	lsls	r3, r3, #4
 8004828:	4413      	add	r3, r2
 800482a:	009b      	lsls	r3, r3, #2
 800482c:	4a26      	ldr	r2, [pc, #152]	@ (80048c8 <SMA_UpdateForceControl+0xb4>)
 800482e:	4413      	add	r3, r2
 8004830:	613b      	str	r3, [r7, #16]

    if (channel->overtemp_flag) {
 8004832:	693b      	ldr	r3, [r7, #16]
 8004834:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 8004838:	2b00      	cmp	r3, #0
 800483a:	d00a      	beq.n	8004852 <SMA_UpdateForceControl+0x3e>
        SMA_SetHardwarePWM(ch, 0.0f);
 800483c:	79fb      	ldrb	r3, [r7, #7]
 800483e:	ed9f 0a23 	vldr	s0, [pc, #140]	@ 80048cc <SMA_UpdateForceControl+0xb8>
 8004842:	4618      	mov	r0, r3
 8004844:	f000 f8d0 	bl	80049e8 <SMA_SetHardwarePWM>
        channel->pwm_duty = 0.0f;
 8004848:	693b      	ldr	r3, [r7, #16]
 800484a:	f04f 0200 	mov.w	r2, #0
 800484e:	60da      	str	r2, [r3, #12]
        return;
 8004850:	e036      	b.n	80048c0 <SMA_UpdateForceControl+0xac>
    }

    const SensorData_t *sensor = Sensor_GetData();
 8004852:	f7ff fa19 	bl	8003c88 <Sensor_GetData>
 8004856:	60f8      	str	r0, [r7, #12]
    if (sensor == NULL) {
 8004858:	68fb      	ldr	r3, [r7, #12]
 800485a:	2b00      	cmp	r3, #0
 800485c:	d02f      	beq.n	80048be <SMA_UpdateForceControl+0xaa>
        return;
    }

    float current_force = 0.0f;
 800485e:	f04f 0300 	mov.w	r3, #0
 8004862:	617b      	str	r3, [r7, #20]
    if (ch < SENSOR_FORCE_CH) {
 8004864:	79fb      	ldrb	r3, [r7, #7]
 8004866:	2b03      	cmp	r3, #3
 8004868:	d80e      	bhi.n	8004888 <SMA_UpdateForceControl+0x74>
        current_force = (float)sensor->can.biotorq[ch] / 100.0f;
 800486a:	79fa      	ldrb	r2, [r7, #7]
 800486c:	68fb      	ldr	r3, [r7, #12]
 800486e:	3204      	adds	r2, #4
 8004870:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 8004874:	ee07 3a90 	vmov	s15, r3
 8004878:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 800487c:	eddf 6a14 	vldr	s13, [pc, #80]	@ 80048d0 <SMA_UpdateForceControl+0xbc>
 8004880:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8004884:	edc7 7a05 	vstr	s15, [r7, #20]
    }

    float pwm_output = SMA_PID_Compute(&channel->pid,
 8004888:	693b      	ldr	r3, [r7, #16]
 800488a:	f103 0218 	add.w	r2, r3, #24
 800488e:	693b      	ldr	r3, [r7, #16]
 8004890:	edd3 7a04 	vldr	s15, [r3, #16]
 8004894:	ed97 1a00 	vldr	s2, [r7]
 8004898:	edd7 0a05 	vldr	s1, [r7, #20]
 800489c:	eeb0 0a67 	vmov.f32	s0, s15
 80048a0:	4610      	mov	r0, r2
 80048a2:	f000 f91b 	bl	8004adc <SMA_PID_Compute>
 80048a6:	ed87 0a02 	vstr	s0, [r7, #8]
                                        channel->target_force,
                                        current_force,
                                        dt);

    channel->pwm_duty = pwm_output;
 80048aa:	693b      	ldr	r3, [r7, #16]
 80048ac:	68ba      	ldr	r2, [r7, #8]
 80048ae:	60da      	str	r2, [r3, #12]
    SMA_SetHardwarePWM(ch, pwm_output);
 80048b0:	79fb      	ldrb	r3, [r7, #7]
 80048b2:	ed97 0a02 	vldr	s0, [r7, #8]
 80048b6:	4618      	mov	r0, r3
 80048b8:	f000 f896 	bl	80049e8 <SMA_SetHardwarePWM>
 80048bc:	e000      	b.n	80048c0 <SMA_UpdateForceControl+0xac>
        return;
 80048be:	bf00      	nop
}
 80048c0:	3718      	adds	r7, #24
 80048c2:	46bd      	mov	sp, r7
 80048c4:	bd80      	pop	{r7, pc}
 80048c6:	bf00      	nop
 80048c8:	240029ec 	.word	0x240029ec
 80048cc:	00000000 	.word	0x00000000
 80048d0:	42c80000 	.word	0x42c80000

080048d4 <SMA_SafetyCheck>:

static void SMA_SafetyCheck(uint8_t ch)
{
 80048d4:	b580      	push	{r7, lr}
 80048d6:	b086      	sub	sp, #24
 80048d8:	af02      	add	r7, sp, #8
 80048da:	4603      	mov	r3, r0
 80048dc:	71fb      	strb	r3, [r7, #7]
    SMA_Channel_t *channel = &sma_ctrl.channels[ch];
 80048de:	79fa      	ldrb	r2, [r7, #7]
 80048e0:	4613      	mov	r3, r2
 80048e2:	011b      	lsls	r3, r3, #4
 80048e4:	4413      	add	r3, r2
 80048e6:	009b      	lsls	r3, r3, #2
 80048e8:	4a22      	ldr	r2, [pc, #136]	@ (8004974 <SMA_SafetyCheck+0xa0>)
 80048ea:	4413      	add	r3, r2
 80048ec:	60fb      	str	r3, [r7, #12]

    if (channel->current_temp >= SMA_TEMP_MAX_CRIT) {
 80048ee:	68fb      	ldr	r3, [r7, #12]
 80048f0:	edd3 7a02 	vldr	s15, [r3, #8]
 80048f4:	ed9f 7a20 	vldr	s14, [pc, #128]	@ 8004978 <SMA_SafetyCheck+0xa4>
 80048f8:	eef4 7ac7 	vcmpe.f32	s15, s14
 80048fc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004900:	db1c      	blt.n	800493c <SMA_SafetyCheck+0x68>
        if (!channel->overtemp_flag) {
 8004902:	68fb      	ldr	r3, [r7, #12]
 8004904:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 8004908:	2b00      	cmp	r3, #0
 800490a:	d12e      	bne.n	800496a <SMA_SafetyCheck+0x96>
            channel->overtemp_flag = 1;
 800490c:	68fb      	ldr	r3, [r7, #12]
 800490e:	2201      	movs	r2, #1
 8004910:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
            SMA_SetHardwarePWM(ch, 0.0f);
 8004914:	79fb      	ldrb	r3, [r7, #7]
 8004916:	ed9f 0a19 	vldr	s0, [pc, #100]	@ 800497c <SMA_SafetyCheck+0xa8>
 800491a:	4618      	mov	r0, r3
 800491c:	f000 f864 	bl	80049e8 <SMA_SetHardwarePWM>
            channel->pwm_duty = 0.0f;
 8004920:	68fb      	ldr	r3, [r7, #12]
 8004922:	f04f 0200 	mov.w	r2, #0
 8004926:	60da      	str	r2, [r3, #12]

            REPORT_ERROR_MSG("Critical overtemp - shutdown");
 8004928:	4b15      	ldr	r3, [pc, #84]	@ (8004980 <SMA_SafetyCheck+0xac>)
 800492a:	9300      	str	r3, [sp, #0]
 800492c:	2300      	movs	r3, #0
 800492e:	f240 12df 	movw	r2, #479	@ 0x1df
 8004932:	4914      	ldr	r1, [pc, #80]	@ (8004984 <SMA_SafetyCheck+0xb0>)
 8004934:	4814      	ldr	r0, [pc, #80]	@ (8004988 <SMA_SafetyCheck+0xb4>)
 8004936:	f7fd f8e3 	bl	8001b00 <ReportError>
        if (channel->overtemp_flag) {
            channel->overtemp_flag = 0;
            REPORT_INFO_MSG("Temp normal - resume");
        }
    }
}
 800493a:	e016      	b.n	800496a <SMA_SafetyCheck+0x96>
    else if (channel->current_temp < (SMA_TEMP_MAX_SAFE - 5.0f)) {
 800493c:	68fb      	ldr	r3, [r7, #12]
 800493e:	edd3 7a02 	vldr	s15, [r3, #8]
 8004942:	ed9f 7a12 	vldr	s14, [pc, #72]	@ 800498c <SMA_SafetyCheck+0xb8>
 8004946:	eef4 7ac7 	vcmpe.f32	s15, s14
 800494a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800494e:	d400      	bmi.n	8004952 <SMA_SafetyCheck+0x7e>
}
 8004950:	e00b      	b.n	800496a <SMA_SafetyCheck+0x96>
        if (channel->overtemp_flag) {
 8004952:	68fb      	ldr	r3, [r7, #12]
 8004954:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 8004958:	2b00      	cmp	r3, #0
 800495a:	d006      	beq.n	800496a <SMA_SafetyCheck+0x96>
            channel->overtemp_flag = 0;
 800495c:	68fb      	ldr	r3, [r7, #12]
 800495e:	2200      	movs	r2, #0
 8004960:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
            REPORT_INFO_MSG("Temp normal - resume");
 8004964:	480a      	ldr	r0, [pc, #40]	@ (8004990 <SMA_SafetyCheck+0xbc>)
 8004966:	f7fd f923 	bl	8001bb0 <LogFifo_Push>
}
 800496a:	bf00      	nop
 800496c:	3710      	adds	r7, #16
 800496e:	46bd      	mov	sp, r7
 8004970:	bd80      	pop	{r7, pc}
 8004972:	bf00      	nop
 8004974:	240029ec 	.word	0x240029ec
 8004978:	42f00000 	.word	0x42f00000
 800497c:	00000000 	.word	0x00000000
 8004980:	0801f9cc 	.word	0x0801f9cc
 8004984:	0801f90c 	.word	0x0801f90c
 8004988:	0801fd08 	.word	0x0801fd08
 800498c:	42be0000 	.word	0x42be0000
 8004990:	0801f9ec 	.word	0x0801f9ec

08004994 <SMA_Clamp>:

static inline float SMA_Clamp(float value, float min, float max)
{
 8004994:	b480      	push	{r7}
 8004996:	b085      	sub	sp, #20
 8004998:	af00      	add	r7, sp, #0
 800499a:	ed87 0a03 	vstr	s0, [r7, #12]
 800499e:	edc7 0a02 	vstr	s1, [r7, #8]
 80049a2:	ed87 1a01 	vstr	s2, [r7, #4]
    if (value < min) return min;
 80049a6:	ed97 7a03 	vldr	s14, [r7, #12]
 80049aa:	edd7 7a02 	vldr	s15, [r7, #8]
 80049ae:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80049b2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80049b6:	d501      	bpl.n	80049bc <SMA_Clamp+0x28>
 80049b8:	68bb      	ldr	r3, [r7, #8]
 80049ba:	e00b      	b.n	80049d4 <SMA_Clamp+0x40>
    if (value > max) return max;
 80049bc:	ed97 7a03 	vldr	s14, [r7, #12]
 80049c0:	edd7 7a01 	vldr	s15, [r7, #4]
 80049c4:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80049c8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80049cc:	dd01      	ble.n	80049d2 <SMA_Clamp+0x3e>
 80049ce:	687b      	ldr	r3, [r7, #4]
 80049d0:	e000      	b.n	80049d4 <SMA_Clamp+0x40>
    return value;
 80049d2:	68fb      	ldr	r3, [r7, #12]
}
 80049d4:	ee07 3a90 	vmov	s15, r3
 80049d8:	eeb0 0a67 	vmov.f32	s0, s15
 80049dc:	3714      	adds	r7, #20
 80049de:	46bd      	mov	sp, r7
 80049e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049e4:	4770      	bx	lr
	...

080049e8 <SMA_SetHardwarePWM>:

void SMA_SetHardwarePWM(uint8_t ch, float duty_pct)
{
 80049e8:	b580      	push	{r7, lr}
 80049ea:	b086      	sub	sp, #24
 80049ec:	af00      	add	r7, sp, #0
 80049ee:	4603      	mov	r3, r0
 80049f0:	ed87 0a00 	vstr	s0, [r7]
 80049f4:	71fb      	strb	r3, [r7, #7]
    if (ch >= SMA_MAX_CHANNELS) {
 80049f6:	79fb      	ldrb	r3, [r7, #7]
 80049f8:	2b05      	cmp	r3, #5
 80049fa:	d865      	bhi.n	8004ac8 <SMA_SetHardwarePWM+0xe0>
        return;
    }

    duty_pct = SMA_Clamp(duty_pct, 0.0f, 100.0f);
 80049fc:	ed9f 1a34 	vldr	s2, [pc, #208]	@ 8004ad0 <SMA_SetHardwarePWM+0xe8>
 8004a00:	eddf 0a34 	vldr	s1, [pc, #208]	@ 8004ad4 <SMA_SetHardwarePWM+0xec>
 8004a04:	ed97 0a00 	vldr	s0, [r7]
 8004a08:	f7ff ffc4 	bl	8004994 <SMA_Clamp>
 8004a0c:	ed87 0a00 	vstr	s0, [r7]

    TIM_HandleTypeDef *htim = pwm_map[ch].htim;
 8004a10:	79fb      	ldrb	r3, [r7, #7]
 8004a12:	4a31      	ldr	r2, [pc, #196]	@ (8004ad8 <SMA_SetHardwarePWM+0xf0>)
 8004a14:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8004a18:	617b      	str	r3, [r7, #20]
    uint32_t arr = __HAL_TIM_GET_AUTORELOAD(htim);
 8004a1a:	697b      	ldr	r3, [r7, #20]
 8004a1c:	681b      	ldr	r3, [r3, #0]
 8004a1e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004a20:	613b      	str	r3, [r7, #16]
    uint32_t ccr = (uint32_t)((duty_pct * (float)arr) / 100.0f);
 8004a22:	693b      	ldr	r3, [r7, #16]
 8004a24:	ee07 3a90 	vmov	s15, r3
 8004a28:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8004a2c:	edd7 7a00 	vldr	s15, [r7]
 8004a30:	ee27 7a27 	vmul.f32	s14, s14, s15
 8004a34:	eddf 6a26 	vldr	s13, [pc, #152]	@ 8004ad0 <SMA_SetHardwarePWM+0xe8>
 8004a38:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8004a3c:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8004a40:	ee17 3a90 	vmov	r3, s15
 8004a44:	60fb      	str	r3, [r7, #12]

    __HAL_TIM_SET_COMPARE(htim, pwm_map[ch].channel, ccr);
 8004a46:	79fb      	ldrb	r3, [r7, #7]
 8004a48:	4a23      	ldr	r2, [pc, #140]	@ (8004ad8 <SMA_SetHardwarePWM+0xf0>)
 8004a4a:	00db      	lsls	r3, r3, #3
 8004a4c:	4413      	add	r3, r2
 8004a4e:	685b      	ldr	r3, [r3, #4]
 8004a50:	2b00      	cmp	r3, #0
 8004a52:	d104      	bne.n	8004a5e <SMA_SetHardwarePWM+0x76>
 8004a54:	697b      	ldr	r3, [r7, #20]
 8004a56:	681b      	ldr	r3, [r3, #0]
 8004a58:	68fa      	ldr	r2, [r7, #12]
 8004a5a:	635a      	str	r2, [r3, #52]	@ 0x34
 8004a5c:	e035      	b.n	8004aca <SMA_SetHardwarePWM+0xe2>
 8004a5e:	79fb      	ldrb	r3, [r7, #7]
 8004a60:	4a1d      	ldr	r2, [pc, #116]	@ (8004ad8 <SMA_SetHardwarePWM+0xf0>)
 8004a62:	00db      	lsls	r3, r3, #3
 8004a64:	4413      	add	r3, r2
 8004a66:	685b      	ldr	r3, [r3, #4]
 8004a68:	2b04      	cmp	r3, #4
 8004a6a:	d104      	bne.n	8004a76 <SMA_SetHardwarePWM+0x8e>
 8004a6c:	697b      	ldr	r3, [r7, #20]
 8004a6e:	681a      	ldr	r2, [r3, #0]
 8004a70:	68fb      	ldr	r3, [r7, #12]
 8004a72:	6393      	str	r3, [r2, #56]	@ 0x38
 8004a74:	e029      	b.n	8004aca <SMA_SetHardwarePWM+0xe2>
 8004a76:	79fb      	ldrb	r3, [r7, #7]
 8004a78:	4a17      	ldr	r2, [pc, #92]	@ (8004ad8 <SMA_SetHardwarePWM+0xf0>)
 8004a7a:	00db      	lsls	r3, r3, #3
 8004a7c:	4413      	add	r3, r2
 8004a7e:	685b      	ldr	r3, [r3, #4]
 8004a80:	2b08      	cmp	r3, #8
 8004a82:	d104      	bne.n	8004a8e <SMA_SetHardwarePWM+0xa6>
 8004a84:	697b      	ldr	r3, [r7, #20]
 8004a86:	681a      	ldr	r2, [r3, #0]
 8004a88:	68fb      	ldr	r3, [r7, #12]
 8004a8a:	63d3      	str	r3, [r2, #60]	@ 0x3c
 8004a8c:	e01d      	b.n	8004aca <SMA_SetHardwarePWM+0xe2>
 8004a8e:	79fb      	ldrb	r3, [r7, #7]
 8004a90:	4a11      	ldr	r2, [pc, #68]	@ (8004ad8 <SMA_SetHardwarePWM+0xf0>)
 8004a92:	00db      	lsls	r3, r3, #3
 8004a94:	4413      	add	r3, r2
 8004a96:	685b      	ldr	r3, [r3, #4]
 8004a98:	2b0c      	cmp	r3, #12
 8004a9a:	d104      	bne.n	8004aa6 <SMA_SetHardwarePWM+0xbe>
 8004a9c:	697b      	ldr	r3, [r7, #20]
 8004a9e:	681a      	ldr	r2, [r3, #0]
 8004aa0:	68fb      	ldr	r3, [r7, #12]
 8004aa2:	6413      	str	r3, [r2, #64]	@ 0x40
 8004aa4:	e011      	b.n	8004aca <SMA_SetHardwarePWM+0xe2>
 8004aa6:	79fb      	ldrb	r3, [r7, #7]
 8004aa8:	4a0b      	ldr	r2, [pc, #44]	@ (8004ad8 <SMA_SetHardwarePWM+0xf0>)
 8004aaa:	00db      	lsls	r3, r3, #3
 8004aac:	4413      	add	r3, r2
 8004aae:	685b      	ldr	r3, [r3, #4]
 8004ab0:	2b10      	cmp	r3, #16
 8004ab2:	d104      	bne.n	8004abe <SMA_SetHardwarePWM+0xd6>
 8004ab4:	697b      	ldr	r3, [r7, #20]
 8004ab6:	681a      	ldr	r2, [r3, #0]
 8004ab8:	68fb      	ldr	r3, [r7, #12]
 8004aba:	6593      	str	r3, [r2, #88]	@ 0x58
 8004abc:	e005      	b.n	8004aca <SMA_SetHardwarePWM+0xe2>
 8004abe:	697b      	ldr	r3, [r7, #20]
 8004ac0:	681a      	ldr	r2, [r3, #0]
 8004ac2:	68fb      	ldr	r3, [r7, #12]
 8004ac4:	65d3      	str	r3, [r2, #92]	@ 0x5c
 8004ac6:	e000      	b.n	8004aca <SMA_SetHardwarePWM+0xe2>
        return;
 8004ac8:	bf00      	nop
}
 8004aca:	3718      	adds	r7, #24
 8004acc:	46bd      	mov	sp, r7
 8004ace:	bd80      	pop	{r7, pc}
 8004ad0:	42c80000 	.word	0x42c80000
 8004ad4:	00000000 	.word	0x00000000
 8004ad8:	0801fc68 	.word	0x0801fc68

08004adc <SMA_PID_Compute>:

float SMA_PID_Compute(SMA_PID_t *pid, float setpoint, float measurement, float dt)
{
 8004adc:	b580      	push	{r7, lr}
 8004ade:	b08c      	sub	sp, #48	@ 0x30
 8004ae0:	af00      	add	r7, sp, #0
 8004ae2:	60f8      	str	r0, [r7, #12]
 8004ae4:	ed87 0a02 	vstr	s0, [r7, #8]
 8004ae8:	edc7 0a01 	vstr	s1, [r7, #4]
 8004aec:	ed87 1a00 	vstr	s2, [r7]
    if (pid == NULL || dt <= 0.0f) {
 8004af0:	68fb      	ldr	r3, [r7, #12]
 8004af2:	2b00      	cmp	r3, #0
 8004af4:	d006      	beq.n	8004b04 <SMA_PID_Compute+0x28>
 8004af6:	edd7 7a00 	vldr	s15, [r7]
 8004afa:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8004afe:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004b02:	d802      	bhi.n	8004b0a <SMA_PID_Compute+0x2e>
        return 0.0f;
 8004b04:	f04f 0300 	mov.w	r3, #0
 8004b08:	e074      	b.n	8004bf4 <SMA_PID_Compute+0x118>
    }

    float error = setpoint - measurement;
 8004b0a:	ed97 7a02 	vldr	s14, [r7, #8]
 8004b0e:	edd7 7a01 	vldr	s15, [r7, #4]
 8004b12:	ee77 7a67 	vsub.f32	s15, s14, s15
 8004b16:	edc7 7a0b 	vstr	s15, [r7, #44]	@ 0x2c
    float p_term = pid->kp * error;
 8004b1a:	68fb      	ldr	r3, [r7, #12]
 8004b1c:	edd3 7a00 	vldr	s15, [r3]
 8004b20:	ed97 7a0b 	vldr	s14, [r7, #44]	@ 0x2c
 8004b24:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004b28:	edc7 7a0a 	vstr	s15, [r7, #40]	@ 0x28

    pid->integral += error * dt;
 8004b2c:	68fb      	ldr	r3, [r7, #12]
 8004b2e:	ed93 7a03 	vldr	s14, [r3, #12]
 8004b32:	edd7 6a0b 	vldr	s13, [r7, #44]	@ 0x2c
 8004b36:	edd7 7a00 	vldr	s15, [r7]
 8004b3a:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8004b3e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8004b42:	68fb      	ldr	r3, [r7, #12]
 8004b44:	edc3 7a03 	vstr	s15, [r3, #12]
    float max_integral = 50.0f;
 8004b48:	4b2e      	ldr	r3, [pc, #184]	@ (8004c04 <SMA_PID_Compute+0x128>)
 8004b4a:	627b      	str	r3, [r7, #36]	@ 0x24
    pid->integral = SMA_Clamp(pid->integral, -max_integral, max_integral);
 8004b4c:	68fb      	ldr	r3, [r7, #12]
 8004b4e:	ed93 7a03 	vldr	s14, [r3, #12]
 8004b52:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 8004b56:	eef1 7a67 	vneg.f32	s15, s15
 8004b5a:	ed97 1a09 	vldr	s2, [r7, #36]	@ 0x24
 8004b5e:	eef0 0a67 	vmov.f32	s1, s15
 8004b62:	eeb0 0a47 	vmov.f32	s0, s14
 8004b66:	f7ff ff15 	bl	8004994 <SMA_Clamp>
 8004b6a:	eef0 7a40 	vmov.f32	s15, s0
 8004b6e:	68fb      	ldr	r3, [r7, #12]
 8004b70:	edc3 7a03 	vstr	s15, [r3, #12]
    float i_term = pid->ki * pid->integral;
 8004b74:	68fb      	ldr	r3, [r7, #12]
 8004b76:	ed93 7a01 	vldr	s14, [r3, #4]
 8004b7a:	68fb      	ldr	r3, [r7, #12]
 8004b7c:	edd3 7a03 	vldr	s15, [r3, #12]
 8004b80:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004b84:	edc7 7a08 	vstr	s15, [r7, #32]

    float derivative = (error - pid->prev_error) / dt;
 8004b88:	68fb      	ldr	r3, [r7, #12]
 8004b8a:	edd3 7a04 	vldr	s15, [r3, #16]
 8004b8e:	ed97 7a0b 	vldr	s14, [r7, #44]	@ 0x2c
 8004b92:	ee77 6a67 	vsub.f32	s13, s14, s15
 8004b96:	ed97 7a00 	vldr	s14, [r7]
 8004b9a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8004b9e:	edc7 7a07 	vstr	s15, [r7, #28]
    float d_term = pid->kd * derivative;
 8004ba2:	68fb      	ldr	r3, [r7, #12]
 8004ba4:	edd3 7a02 	vldr	s15, [r3, #8]
 8004ba8:	ed97 7a07 	vldr	s14, [r7, #28]
 8004bac:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004bb0:	edc7 7a06 	vstr	s15, [r7, #24]

    float output = p_term + i_term + d_term;
 8004bb4:	ed97 7a0a 	vldr	s14, [r7, #40]	@ 0x28
 8004bb8:	edd7 7a08 	vldr	s15, [r7, #32]
 8004bbc:	ee77 7a27 	vadd.f32	s15, s14, s15
 8004bc0:	ed97 7a06 	vldr	s14, [r7, #24]
 8004bc4:	ee77 7a27 	vadd.f32	s15, s14, s15
 8004bc8:	edc7 7a05 	vstr	s15, [r7, #20]
    output = SMA_Clamp(output, pid->output_min, pid->output_max);
 8004bcc:	68fb      	ldr	r3, [r7, #12]
 8004bce:	edd3 7a05 	vldr	s15, [r3, #20]
 8004bd2:	68fb      	ldr	r3, [r7, #12]
 8004bd4:	ed93 7a06 	vldr	s14, [r3, #24]
 8004bd8:	eeb0 1a47 	vmov.f32	s2, s14
 8004bdc:	eef0 0a67 	vmov.f32	s1, s15
 8004be0:	ed97 0a05 	vldr	s0, [r7, #20]
 8004be4:	f7ff fed6 	bl	8004994 <SMA_Clamp>
 8004be8:	ed87 0a05 	vstr	s0, [r7, #20]

    pid->prev_error = error;
 8004bec:	68fb      	ldr	r3, [r7, #12]
 8004bee:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8004bf0:	611a      	str	r2, [r3, #16]

    return output;
 8004bf2:	697b      	ldr	r3, [r7, #20]
}
 8004bf4:	ee07 3a90 	vmov	s15, r3
 8004bf8:	eeb0 0a67 	vmov.f32	s0, s15
 8004bfc:	3730      	adds	r7, #48	@ 0x30
 8004bfe:	46bd      	mov	sp, r7
 8004c00:	bd80      	pop	{r7, pc}
 8004c02:	bf00      	nop
 8004c04:	42480000 	.word	0x42480000

08004c08 <SMA_PID_Reset>:

void SMA_PID_Reset(SMA_PID_t *pid)
{
 8004c08:	b480      	push	{r7}
 8004c0a:	b083      	sub	sp, #12
 8004c0c:	af00      	add	r7, sp, #0
 8004c0e:	6078      	str	r0, [r7, #4]
    if (pid == NULL) {
 8004c10:	687b      	ldr	r3, [r7, #4]
 8004c12:	2b00      	cmp	r3, #0
 8004c14:	d008      	beq.n	8004c28 <SMA_PID_Reset+0x20>
        return;
    }

    pid->integral = 0.0f;
 8004c16:	687b      	ldr	r3, [r7, #4]
 8004c18:	f04f 0200 	mov.w	r2, #0
 8004c1c:	60da      	str	r2, [r3, #12]
    pid->prev_error = 0.0f;
 8004c1e:	687b      	ldr	r3, [r7, #4]
 8004c20:	f04f 0200 	mov.w	r2, #0
 8004c24:	611a      	str	r2, [r3, #16]
 8004c26:	e000      	b.n	8004c2a <SMA_PID_Reset+0x22>
        return;
 8004c28:	bf00      	nop
}
 8004c2a:	370c      	adds	r7, #12
 8004c2c:	46bd      	mov	sp, r7
 8004c2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c32:	4770      	bx	lr

08004c34 <SMA_CalculateFanDuty>:

static float SMA_CalculateFanDuty(float current_temp, float target_temp)
{
 8004c34:	b580      	push	{r7, lr}
 8004c36:	b084      	sub	sp, #16
 8004c38:	af00      	add	r7, sp, #0
 8004c3a:	ed87 0a01 	vstr	s0, [r7, #4]
 8004c3e:	edc7 0a00 	vstr	s1, [r7]
    if (target_temp <= 0.0f) {
 8004c42:	edd7 7a00 	vldr	s15, [r7]
 8004c46:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8004c4a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004c4e:	d802      	bhi.n	8004c56 <SMA_CalculateFanDuty+0x22>
        return 0.0f;
 8004c50:	f04f 0300 	mov.w	r3, #0
 8004c54:	e031      	b.n	8004cba <SMA_CalculateFanDuty+0x86>
    }

    float temp_diff = current_temp - target_temp;
 8004c56:	ed97 7a01 	vldr	s14, [r7, #4]
 8004c5a:	edd7 7a00 	vldr	s15, [r7]
 8004c5e:	ee77 7a67 	vsub.f32	s15, s14, s15
 8004c62:	edc7 7a03 	vstr	s15, [r7, #12]

    if (temp_diff <= FAN_TEMP_DIFF_OFF) {
 8004c66:	edd7 7a03 	vldr	s15, [r7, #12]
 8004c6a:	eeb0 7a00 	vmov.f32	s14, #0	@ 0x40000000  2.0
 8004c6e:	eef4 7ac7 	vcmpe.f32	s15, s14
 8004c72:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004c76:	d802      	bhi.n	8004c7e <SMA_CalculateFanDuty+0x4a>
        return 0.0f;
 8004c78:	f04f 0300 	mov.w	r3, #0
 8004c7c:	e01d      	b.n	8004cba <SMA_CalculateFanDuty+0x86>
    }

    if (temp_diff >= FAN_TEMP_DIFF_FULL) {
 8004c7e:	edd7 7a03 	vldr	s15, [r7, #12]
 8004c82:	eeb1 7a08 	vmov.f32	s14, #24	@ 0x40c00000  6.0
 8004c86:	eef4 7ac7 	vcmpe.f32	s15, s14
 8004c8a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004c8e:	db01      	blt.n	8004c94 <SMA_CalculateFanDuty+0x60>
        return FAN_DUTY_MAX;
 8004c90:	4b0d      	ldr	r3, [pc, #52]	@ (8004cc8 <SMA_CalculateFanDuty+0x94>)
 8004c92:	e012      	b.n	8004cba <SMA_CalculateFanDuty+0x86>
    }

    float duty = temp_diff * FAN_P_GAIN;
 8004c94:	edd7 7a03 	vldr	s15, [r7, #12]
 8004c98:	eeb3 7a04 	vmov.f32	s14, #52	@ 0x41a00000  20.0
 8004c9c:	ee67 7a87 	vmul.f32	s15, s15, s14
 8004ca0:	edc7 7a02 	vstr	s15, [r7, #8]
    duty = SMA_Clamp(duty, 0.0f, FAN_DUTY_MAX);
 8004ca4:	ed9f 1a09 	vldr	s2, [pc, #36]	@ 8004ccc <SMA_CalculateFanDuty+0x98>
 8004ca8:	eddf 0a09 	vldr	s1, [pc, #36]	@ 8004cd0 <SMA_CalculateFanDuty+0x9c>
 8004cac:	ed97 0a02 	vldr	s0, [r7, #8]
 8004cb0:	f7ff fe70 	bl	8004994 <SMA_Clamp>
 8004cb4:	ed87 0a02 	vstr	s0, [r7, #8]

    return duty;
 8004cb8:	68bb      	ldr	r3, [r7, #8]
}
 8004cba:	ee07 3a90 	vmov	s15, r3
 8004cbe:	eeb0 0a67 	vmov.f32	s0, s15
 8004cc2:	3710      	adds	r7, #16
 8004cc4:	46bd      	mov	sp, r7
 8004cc6:	bd80      	pop	{r7, pc}
 8004cc8:	42c80000 	.word	0x42c80000
 8004ccc:	42c80000 	.word	0x42c80000
 8004cd0:	00000000 	.word	0x00000000

08004cd4 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8004cd4:	b580      	push	{r7, lr}
 8004cd6:	b082      	sub	sp, #8
 8004cd8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8004cda:	4b0c      	ldr	r3, [pc, #48]	@ (8004d0c <HAL_MspInit+0x38>)
 8004cdc:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8004ce0:	4a0a      	ldr	r2, [pc, #40]	@ (8004d0c <HAL_MspInit+0x38>)
 8004ce2:	f043 0302 	orr.w	r3, r3, #2
 8004ce6:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 8004cea:	4b08      	ldr	r3, [pc, #32]	@ (8004d0c <HAL_MspInit+0x38>)
 8004cec:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8004cf0:	f003 0302 	and.w	r3, r3, #2
 8004cf4:	607b      	str	r3, [r7, #4]
 8004cf6:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8004cf8:	2200      	movs	r2, #0
 8004cfa:	210f      	movs	r1, #15
 8004cfc:	f06f 0001 	mvn.w	r0, #1
 8004d00:	f003 f944 	bl	8007f8c <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8004d04:	bf00      	nop
 8004d06:	3708      	adds	r7, #8
 8004d08:	46bd      	mov	sp, r7
 8004d0a:	bd80      	pop	{r7, pc}
 8004d0c:	58024400 	.word	0x58024400

08004d10 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8004d10:	b580      	push	{r7, lr}
 8004d12:	b090      	sub	sp, #64	@ 0x40
 8004d14:	af00      	add	r7, sp, #0
 8004d16:	6078      	str	r0, [r7, #4]
  uint32_t              uwTimclock, uwAPB1Prescaler;
  uint32_t              uwPrescalerValue;
  uint32_t              pFLatency;

  /*Configure the TIM6 IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8004d18:	687b      	ldr	r3, [r7, #4]
 8004d1a:	2b0f      	cmp	r3, #15
 8004d1c:	d827      	bhi.n	8004d6e <HAL_InitTick+0x5e>
   {
     HAL_NVIC_SetPriority(TIM6_DAC_IRQn, TickPriority ,0);
 8004d1e:	2200      	movs	r2, #0
 8004d20:	6879      	ldr	r1, [r7, #4]
 8004d22:	2036      	movs	r0, #54	@ 0x36
 8004d24:	f003 f932 	bl	8007f8c <HAL_NVIC_SetPriority>

     /* Enable the TIM6 global Interrupt */
     HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8004d28:	2036      	movs	r0, #54	@ 0x36
 8004d2a:	f003 f949 	bl	8007fc0 <HAL_NVIC_EnableIRQ>
     uwTickPrio = TickPriority;
 8004d2e:	4a29      	ldr	r2, [pc, #164]	@ (8004dd4 <HAL_InitTick+0xc4>)
 8004d30:	687b      	ldr	r3, [r7, #4]
 8004d32:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Enable TIM6 clock */
  __HAL_RCC_TIM6_CLK_ENABLE();
 8004d34:	4b28      	ldr	r3, [pc, #160]	@ (8004dd8 <HAL_InitTick+0xc8>)
 8004d36:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8004d3a:	4a27      	ldr	r2, [pc, #156]	@ (8004dd8 <HAL_InitTick+0xc8>)
 8004d3c:	f043 0310 	orr.w	r3, r3, #16
 8004d40:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 8004d44:	4b24      	ldr	r3, [pc, #144]	@ (8004dd8 <HAL_InitTick+0xc8>)
 8004d46:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8004d4a:	f003 0310 	and.w	r3, r3, #16
 8004d4e:	60fb      	str	r3, [r7, #12]
 8004d50:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8004d52:	f107 0210 	add.w	r2, r7, #16
 8004d56:	f107 0314 	add.w	r3, r7, #20
 8004d5a:	4611      	mov	r1, r2
 8004d5c:	4618      	mov	r0, r3
 8004d5e:	f00a fcad 	bl	800f6bc <HAL_RCC_GetClockConfig>

  /* Get APB1 prescaler */
  uwAPB1Prescaler = clkconfig.APB1CLKDivider;
 8004d62:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004d64:	63bb      	str	r3, [r7, #56]	@ 0x38
  /* Compute TIM6 clock */
  if (uwAPB1Prescaler == RCC_HCLK_DIV1)
 8004d66:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004d68:	2b00      	cmp	r3, #0
 8004d6a:	d106      	bne.n	8004d7a <HAL_InitTick+0x6a>
 8004d6c:	e001      	b.n	8004d72 <HAL_InitTick+0x62>
    return HAL_ERROR;
 8004d6e:	2301      	movs	r3, #1
 8004d70:	e02b      	b.n	8004dca <HAL_InitTick+0xba>
  {
    uwTimclock = HAL_RCC_GetPCLK1Freq();
 8004d72:	f00a fc77 	bl	800f664 <HAL_RCC_GetPCLK1Freq>
 8004d76:	63f8      	str	r0, [r7, #60]	@ 0x3c
 8004d78:	e004      	b.n	8004d84 <HAL_InitTick+0x74>
  }
  else
  {
    uwTimclock = 2UL * HAL_RCC_GetPCLK1Freq();
 8004d7a:	f00a fc73 	bl	800f664 <HAL_RCC_GetPCLK1Freq>
 8004d7e:	4603      	mov	r3, r0
 8004d80:	005b      	lsls	r3, r3, #1
 8004d82:	63fb      	str	r3, [r7, #60]	@ 0x3c
  }

  /* Compute the prescaler value to have TIM6 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8004d84:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004d86:	4a15      	ldr	r2, [pc, #84]	@ (8004ddc <HAL_InitTick+0xcc>)
 8004d88:	fba2 2303 	umull	r2, r3, r2, r3
 8004d8c:	0c9b      	lsrs	r3, r3, #18
 8004d8e:	3b01      	subs	r3, #1
 8004d90:	637b      	str	r3, [r7, #52]	@ 0x34

  /* Initialize TIM6 */
  htim6.Instance = TIM6;
 8004d92:	4b13      	ldr	r3, [pc, #76]	@ (8004de0 <HAL_InitTick+0xd0>)
 8004d94:	4a13      	ldr	r2, [pc, #76]	@ (8004de4 <HAL_InitTick+0xd4>)
 8004d96:	601a      	str	r2, [r3, #0]
   * Period = [(TIM6CLK/1000) - 1]. to have a (1/1000) s time base.
   * Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
   * ClockDivision = 0
   * Counter direction = Up
   */
  htim6.Init.Period = (1000000U / 1000U) - 1U;
 8004d98:	4b11      	ldr	r3, [pc, #68]	@ (8004de0 <HAL_InitTick+0xd0>)
 8004d9a:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8004d9e:	60da      	str	r2, [r3, #12]
  htim6.Init.Prescaler = uwPrescalerValue;
 8004da0:	4a0f      	ldr	r2, [pc, #60]	@ (8004de0 <HAL_InitTick+0xd0>)
 8004da2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004da4:	6053      	str	r3, [r2, #4]
  htim6.Init.ClockDivision = 0;
 8004da6:	4b0e      	ldr	r3, [pc, #56]	@ (8004de0 <HAL_InitTick+0xd0>)
 8004da8:	2200      	movs	r2, #0
 8004daa:	611a      	str	r2, [r3, #16]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8004dac:	4b0c      	ldr	r3, [pc, #48]	@ (8004de0 <HAL_InitTick+0xd0>)
 8004dae:	2200      	movs	r2, #0
 8004db0:	609a      	str	r2, [r3, #8]

  if(HAL_TIM_Base_Init(&htim6) == HAL_OK)
 8004db2:	480b      	ldr	r0, [pc, #44]	@ (8004de0 <HAL_InitTick+0xd0>)
 8004db4:	f00d f8aa 	bl	8011f0c <HAL_TIM_Base_Init>
 8004db8:	4603      	mov	r3, r0
 8004dba:	2b00      	cmp	r3, #0
 8004dbc:	d104      	bne.n	8004dc8 <HAL_InitTick+0xb8>
  {
    /* Start the TIM time Base generation in interrupt mode */
    return HAL_TIM_Base_Start_IT(&htim6);
 8004dbe:	4808      	ldr	r0, [pc, #32]	@ (8004de0 <HAL_InitTick+0xd0>)
 8004dc0:	f00d f8fc 	bl	8011fbc <HAL_TIM_Base_Start_IT>
 8004dc4:	4603      	mov	r3, r0
 8004dc6:	e000      	b.n	8004dca <HAL_InitTick+0xba>
  }

  /* Return function status */
  return HAL_ERROR;
 8004dc8:	2301      	movs	r3, #1
}
 8004dca:	4618      	mov	r0, r3
 8004dcc:	3740      	adds	r7, #64	@ 0x40
 8004dce:	46bd      	mov	sp, r7
 8004dd0:	bd80      	pop	{r7, pc}
 8004dd2:	bf00      	nop
 8004dd4:	24000008 	.word	0x24000008
 8004dd8:	58024400 	.word	0x58024400
 8004ddc:	431bde83 	.word	0x431bde83
 8004de0:	24002b8c 	.word	0x24002b8c
 8004de4:	40001000 	.word	0x40001000

08004de8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8004de8:	b480      	push	{r7}
 8004dea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8004dec:	bf00      	nop
 8004dee:	e7fd      	b.n	8004dec <NMI_Handler+0x4>

08004df0 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8004df0:	b480      	push	{r7}
 8004df2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8004df4:	bf00      	nop
 8004df6:	e7fd      	b.n	8004df4 <HardFault_Handler+0x4>

08004df8 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8004df8:	b480      	push	{r7}
 8004dfa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8004dfc:	bf00      	nop
 8004dfe:	e7fd      	b.n	8004dfc <MemManage_Handler+0x4>

08004e00 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8004e00:	b480      	push	{r7}
 8004e02:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8004e04:	bf00      	nop
 8004e06:	e7fd      	b.n	8004e04 <BusFault_Handler+0x4>

08004e08 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8004e08:	b480      	push	{r7}
 8004e0a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8004e0c:	bf00      	nop
 8004e0e:	e7fd      	b.n	8004e0c <UsageFault_Handler+0x4>

08004e10 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8004e10:	b480      	push	{r7}
 8004e12:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8004e14:	bf00      	nop
 8004e16:	46bd      	mov	sp, r7
 8004e18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e1c:	4770      	bx	lr

08004e1e <EXTI4_IRQHandler>:

/**
  * @brief This function handles EXTI line4 interrupt.
  */
void EXTI4_IRQHandler(void)
{
 8004e1e:	b580      	push	{r7, lr}
 8004e20:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI4_IRQn 0 */

  /* USER CODE END EXTI4_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(WM_IRQ_Pin);
 8004e22:	2010      	movs	r0, #16
 8004e24:	f007 fa87 	bl	800c336 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI4_IRQn 1 */

  /* USER CODE END EXTI4_IRQn 1 */
}
 8004e28:	bf00      	nop
 8004e2a:	bd80      	pop	{r7, pc}

08004e2c <DMA1_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA1 stream0 global interrupt.
  */
void DMA1_Stream0_IRQHandler(void)
{
 8004e2c:	b580      	push	{r7, lr}
 8004e2e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream0_IRQn 0 */

  /* USER CODE END DMA1_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8004e30:	4802      	ldr	r0, [pc, #8]	@ (8004e3c <DMA1_Stream0_IRQHandler+0x10>)
 8004e32:	f004 fc71 	bl	8009718 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream0_IRQn 1 */

  /* USER CODE END DMA1_Stream0_IRQn 1 */
}
 8004e36:	bf00      	nop
 8004e38:	bd80      	pop	{r7, pc}
 8004e3a:	bf00      	nop
 8004e3c:	24000274 	.word	0x24000274

08004e40 <DMA1_Stream3_IRQHandler>:

/**
  * @brief This function handles DMA1 stream3 global interrupt.
  */
void DMA1_Stream3_IRQHandler(void)
{
 8004e40:	b580      	push	{r7, lr}
 8004e42:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream3_IRQn 0 */

  /* USER CODE END DMA1_Stream3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart3_tx);
 8004e44:	4802      	ldr	r0, [pc, #8]	@ (8004e50 <DMA1_Stream3_IRQHandler+0x10>)
 8004e46:	f004 fc67 	bl	8009718 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream3_IRQn 1 */

  /* USER CODE END DMA1_Stream3_IRQn 1 */
}
 8004e4a:	bf00      	nop
 8004e4c:	bd80      	pop	{r7, pc}
 8004e4e:	bf00      	nop
 8004e50:	24002e38 	.word	0x24002e38

08004e54 <FDCAN1_IT0_IRQHandler>:

/**
  * @brief This function handles FDCAN1 interrupt 0.
  */
void FDCAN1_IT0_IRQHandler(void)
{
 8004e54:	b580      	push	{r7, lr}
 8004e56:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN FDCAN1_IT0_IRQn 0 */

  /* USER CODE END FDCAN1_IT0_IRQn 0 */
  HAL_FDCAN_IRQHandler(&hfdcan1);
 8004e58:	4802      	ldr	r0, [pc, #8]	@ (8004e64 <FDCAN1_IT0_IRQHandler+0x10>)
 8004e5a:	f006 fc01 	bl	800b660 <HAL_FDCAN_IRQHandler>
  /* USER CODE BEGIN FDCAN1_IT0_IRQn 1 */

  /* USER CODE END FDCAN1_IT0_IRQn 1 */
}
 8004e5e:	bf00      	nop
 8004e60:	bd80      	pop	{r7, pc}
 8004e62:	bf00      	nop
 8004e64:	24002498 	.word	0x24002498

08004e68 <FDCAN2_IT0_IRQHandler>:

/**
  * @brief This function handles FDCAN2 interrupt 0.
  */
void FDCAN2_IT0_IRQHandler(void)
{
 8004e68:	b580      	push	{r7, lr}
 8004e6a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN FDCAN2_IT0_IRQn 0 */

  /* USER CODE END FDCAN2_IT0_IRQn 0 */
  HAL_FDCAN_IRQHandler(&hfdcan2);
 8004e6c:	4802      	ldr	r0, [pc, #8]	@ (8004e78 <FDCAN2_IT0_IRQHandler+0x10>)
 8004e6e:	f006 fbf7 	bl	800b660 <HAL_FDCAN_IRQHandler>
  /* USER CODE BEGIN FDCAN2_IT0_IRQn 1 */

  /* USER CODE END FDCAN2_IT0_IRQn 1 */
}
 8004e72:	bf00      	nop
 8004e74:	bd80      	pop	{r7, pc}
 8004e76:	bf00      	nop
 8004e78:	24002538 	.word	0x24002538

08004e7c <USART3_IRQHandler>:

/**
  * @brief This function handles USART3 global interrupt.
  */
void USART3_IRQHandler(void)
{
 8004e7c:	b580      	push	{r7, lr}
 8004e7e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART3_IRQn 0 */

  /* USER CODE END USART3_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
 8004e80:	4802      	ldr	r0, [pc, #8]	@ (8004e8c <USART3_IRQHandler+0x10>)
 8004e82:	f00e fdd9 	bl	8013a38 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART3_IRQn 1 */

  /* USER CODE END USART3_IRQn 1 */
}
 8004e86:	bf00      	nop
 8004e88:	bd80      	pop	{r7, pc}
 8004e8a:	bf00      	nop
 8004e8c:	24002da4 	.word	0x24002da4

08004e90 <TIM8_UP_TIM13_IRQHandler>:

/**
  * @brief This function handles TIM8 update interrupt and TIM13 global interrupt.
  */
void TIM8_UP_TIM13_IRQHandler(void)
{
 8004e90:	b580      	push	{r7, lr}
 8004e92:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM8_UP_TIM13_IRQn 0 */

  /* USER CODE END TIM8_UP_TIM13_IRQn 0 */
  HAL_TIM_IRQHandler(&htim8);
 8004e94:	4802      	ldr	r0, [pc, #8]	@ (8004ea0 <TIM8_UP_TIM13_IRQHandler+0x10>)
 8004e96:	f00d fa95 	bl	80123c4 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM8_UP_TIM13_IRQn 1 */

  /* USER CODE END TIM8_UP_TIM13_IRQn 1 */
}
 8004e9a:	bf00      	nop
 8004e9c:	bd80      	pop	{r7, pc}
 8004e9e:	bf00      	nop
 8004ea0:	24002d0c 	.word	0x24002d0c

08004ea4 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC1_CH1 and DAC1_CH2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 8004ea4:	b580      	push	{r7, lr}
 8004ea6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8004ea8:	4802      	ldr	r0, [pc, #8]	@ (8004eb4 <TIM6_DAC_IRQHandler+0x10>)
 8004eaa:	f00d fa8b 	bl	80123c4 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 8004eae:	bf00      	nop
 8004eb0:	bd80      	pop	{r7, pc}
 8004eb2:	bf00      	nop
 8004eb4:	24002b8c 	.word	0x24002b8c

08004eb8 <OCTOSPI1_IRQHandler>:

/**
  * @brief This function handles OCTOSPI1 global interrupt.
  */
void OCTOSPI1_IRQHandler(void)
{
 8004eb8:	b580      	push	{r7, lr}
 8004eba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OCTOSPI1_IRQn 0 */

  /* USER CODE END OCTOSPI1_IRQn 0 */
  HAL_OSPI_IRQHandler(&hospi1);
 8004ebc:	4802      	ldr	r0, [pc, #8]	@ (8004ec8 <OCTOSPI1_IRQHandler+0x10>)
 8004ebe:	f008 f965 	bl	800d18c <HAL_OSPI_IRQHandler>
  /* USER CODE BEGIN OCTOSPI1_IRQn 1 */

  /* USER CODE END OCTOSPI1_IRQn 1 */
}
 8004ec2:	bf00      	nop
 8004ec4:	bd80      	pop	{r7, pc}
 8004ec6:	bf00      	nop
 8004ec8:	24002844 	.word	0x24002844

08004ecc <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8004ecc:	b480      	push	{r7}
 8004ece:	af00      	add	r7, sp, #0
  return 1;
 8004ed0:	2301      	movs	r3, #1
}
 8004ed2:	4618      	mov	r0, r3
 8004ed4:	46bd      	mov	sp, r7
 8004ed6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004eda:	4770      	bx	lr

08004edc <_kill>:

int _kill(int pid, int sig)
{
 8004edc:	b580      	push	{r7, lr}
 8004ede:	b082      	sub	sp, #8
 8004ee0:	af00      	add	r7, sp, #0
 8004ee2:	6078      	str	r0, [r7, #4]
 8004ee4:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8004ee6:	f016 fc69 	bl	801b7bc <__errno>
 8004eea:	4603      	mov	r3, r0
 8004eec:	2216      	movs	r2, #22
 8004eee:	601a      	str	r2, [r3, #0]
  return -1;
 8004ef0:	f04f 33ff 	mov.w	r3, #4294967295
}
 8004ef4:	4618      	mov	r0, r3
 8004ef6:	3708      	adds	r7, #8
 8004ef8:	46bd      	mov	sp, r7
 8004efa:	bd80      	pop	{r7, pc}

08004efc <_exit>:

void _exit (int status)
{
 8004efc:	b580      	push	{r7, lr}
 8004efe:	b082      	sub	sp, #8
 8004f00:	af00      	add	r7, sp, #0
 8004f02:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8004f04:	f04f 31ff 	mov.w	r1, #4294967295
 8004f08:	6878      	ldr	r0, [r7, #4]
 8004f0a:	f7ff ffe7 	bl	8004edc <_kill>
  while (1) {}    /* Make sure we hang here */
 8004f0e:	bf00      	nop
 8004f10:	e7fd      	b.n	8004f0e <_exit+0x12>

08004f12 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8004f12:	b580      	push	{r7, lr}
 8004f14:	b086      	sub	sp, #24
 8004f16:	af00      	add	r7, sp, #0
 8004f18:	60f8      	str	r0, [r7, #12]
 8004f1a:	60b9      	str	r1, [r7, #8]
 8004f1c:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8004f1e:	2300      	movs	r3, #0
 8004f20:	617b      	str	r3, [r7, #20]
 8004f22:	e00a      	b.n	8004f3a <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8004f24:	f7fc fd3c 	bl	80019a0 <__io_getchar>
 8004f28:	4601      	mov	r1, r0
 8004f2a:	68bb      	ldr	r3, [r7, #8]
 8004f2c:	1c5a      	adds	r2, r3, #1
 8004f2e:	60ba      	str	r2, [r7, #8]
 8004f30:	b2ca      	uxtb	r2, r1
 8004f32:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8004f34:	697b      	ldr	r3, [r7, #20]
 8004f36:	3301      	adds	r3, #1
 8004f38:	617b      	str	r3, [r7, #20]
 8004f3a:	697a      	ldr	r2, [r7, #20]
 8004f3c:	687b      	ldr	r3, [r7, #4]
 8004f3e:	429a      	cmp	r2, r3
 8004f40:	dbf0      	blt.n	8004f24 <_read+0x12>
  }

  return len;
 8004f42:	687b      	ldr	r3, [r7, #4]
}
 8004f44:	4618      	mov	r0, r3
 8004f46:	3718      	adds	r7, #24
 8004f48:	46bd      	mov	sp, r7
 8004f4a:	bd80      	pop	{r7, pc}

08004f4c <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8004f4c:	b580      	push	{r7, lr}
 8004f4e:	b086      	sub	sp, #24
 8004f50:	af00      	add	r7, sp, #0
 8004f52:	60f8      	str	r0, [r7, #12]
 8004f54:	60b9      	str	r1, [r7, #8]
 8004f56:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8004f58:	2300      	movs	r3, #0
 8004f5a:	617b      	str	r3, [r7, #20]
 8004f5c:	e009      	b.n	8004f72 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8004f5e:	68bb      	ldr	r3, [r7, #8]
 8004f60:	1c5a      	adds	r2, r3, #1
 8004f62:	60ba      	str	r2, [r7, #8]
 8004f64:	781b      	ldrb	r3, [r3, #0]
 8004f66:	4618      	mov	r0, r3
 8004f68:	f7fc fd02 	bl	8001970 <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8004f6c:	697b      	ldr	r3, [r7, #20]
 8004f6e:	3301      	adds	r3, #1
 8004f70:	617b      	str	r3, [r7, #20]
 8004f72:	697a      	ldr	r2, [r7, #20]
 8004f74:	687b      	ldr	r3, [r7, #4]
 8004f76:	429a      	cmp	r2, r3
 8004f78:	dbf1      	blt.n	8004f5e <_write+0x12>
  }
  return len;
 8004f7a:	687b      	ldr	r3, [r7, #4]
}
 8004f7c:	4618      	mov	r0, r3
 8004f7e:	3718      	adds	r7, #24
 8004f80:	46bd      	mov	sp, r7
 8004f82:	bd80      	pop	{r7, pc}

08004f84 <_close>:

int _close(int file)
{
 8004f84:	b480      	push	{r7}
 8004f86:	b083      	sub	sp, #12
 8004f88:	af00      	add	r7, sp, #0
 8004f8a:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8004f8c:	f04f 33ff 	mov.w	r3, #4294967295
}
 8004f90:	4618      	mov	r0, r3
 8004f92:	370c      	adds	r7, #12
 8004f94:	46bd      	mov	sp, r7
 8004f96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f9a:	4770      	bx	lr

08004f9c <_fstat>:


int _fstat(int file, struct stat *st)
{
 8004f9c:	b480      	push	{r7}
 8004f9e:	b083      	sub	sp, #12
 8004fa0:	af00      	add	r7, sp, #0
 8004fa2:	6078      	str	r0, [r7, #4]
 8004fa4:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8004fa6:	683b      	ldr	r3, [r7, #0]
 8004fa8:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8004fac:	605a      	str	r2, [r3, #4]
  return 0;
 8004fae:	2300      	movs	r3, #0
}
 8004fb0:	4618      	mov	r0, r3
 8004fb2:	370c      	adds	r7, #12
 8004fb4:	46bd      	mov	sp, r7
 8004fb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fba:	4770      	bx	lr

08004fbc <_isatty>:

int _isatty(int file)
{
 8004fbc:	b480      	push	{r7}
 8004fbe:	b083      	sub	sp, #12
 8004fc0:	af00      	add	r7, sp, #0
 8004fc2:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8004fc4:	2301      	movs	r3, #1
}
 8004fc6:	4618      	mov	r0, r3
 8004fc8:	370c      	adds	r7, #12
 8004fca:	46bd      	mov	sp, r7
 8004fcc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fd0:	4770      	bx	lr

08004fd2 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8004fd2:	b480      	push	{r7}
 8004fd4:	b085      	sub	sp, #20
 8004fd6:	af00      	add	r7, sp, #0
 8004fd8:	60f8      	str	r0, [r7, #12]
 8004fda:	60b9      	str	r1, [r7, #8]
 8004fdc:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8004fde:	2300      	movs	r3, #0
}
 8004fe0:	4618      	mov	r0, r3
 8004fe2:	3714      	adds	r7, #20
 8004fe4:	46bd      	mov	sp, r7
 8004fe6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fea:	4770      	bx	lr

08004fec <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8004fec:	b580      	push	{r7, lr}
 8004fee:	b086      	sub	sp, #24
 8004ff0:	af00      	add	r7, sp, #0
 8004ff2:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8004ff4:	4a14      	ldr	r2, [pc, #80]	@ (8005048 <_sbrk+0x5c>)
 8004ff6:	4b15      	ldr	r3, [pc, #84]	@ (800504c <_sbrk+0x60>)
 8004ff8:	1ad3      	subs	r3, r2, r3
 8004ffa:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8004ffc:	697b      	ldr	r3, [r7, #20]
 8004ffe:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8005000:	4b13      	ldr	r3, [pc, #76]	@ (8005050 <_sbrk+0x64>)
 8005002:	681b      	ldr	r3, [r3, #0]
 8005004:	2b00      	cmp	r3, #0
 8005006:	d102      	bne.n	800500e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8005008:	4b11      	ldr	r3, [pc, #68]	@ (8005050 <_sbrk+0x64>)
 800500a:	4a12      	ldr	r2, [pc, #72]	@ (8005054 <_sbrk+0x68>)
 800500c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800500e:	4b10      	ldr	r3, [pc, #64]	@ (8005050 <_sbrk+0x64>)
 8005010:	681a      	ldr	r2, [r3, #0]
 8005012:	687b      	ldr	r3, [r7, #4]
 8005014:	4413      	add	r3, r2
 8005016:	693a      	ldr	r2, [r7, #16]
 8005018:	429a      	cmp	r2, r3
 800501a:	d207      	bcs.n	800502c <_sbrk+0x40>
  {
    errno = ENOMEM;
 800501c:	f016 fbce 	bl	801b7bc <__errno>
 8005020:	4603      	mov	r3, r0
 8005022:	220c      	movs	r2, #12
 8005024:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8005026:	f04f 33ff 	mov.w	r3, #4294967295
 800502a:	e009      	b.n	8005040 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 800502c:	4b08      	ldr	r3, [pc, #32]	@ (8005050 <_sbrk+0x64>)
 800502e:	681b      	ldr	r3, [r3, #0]
 8005030:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8005032:	4b07      	ldr	r3, [pc, #28]	@ (8005050 <_sbrk+0x64>)
 8005034:	681a      	ldr	r2, [r3, #0]
 8005036:	687b      	ldr	r3, [r7, #4]
 8005038:	4413      	add	r3, r2
 800503a:	4a05      	ldr	r2, [pc, #20]	@ (8005050 <_sbrk+0x64>)
 800503c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800503e:	68fb      	ldr	r3, [r7, #12]
}
 8005040:	4618      	mov	r0, r3
 8005042:	3718      	adds	r7, #24
 8005044:	46bd      	mov	sp, r7
 8005046:	bd80      	pop	{r7, pc}
 8005048:	24050000 	.word	0x24050000
 800504c:	00000400 	.word	0x00000400
 8005050:	24002bd8 	.word	0x24002bd8
 8005054:	240143f0 	.word	0x240143f0

08005058 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8005058:	b480      	push	{r7}
 800505a:	af00      	add	r7, sp, #0
 __IO uint32_t tmpreg;
#endif /* DATA_IN_D2_SRAM */

  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 800505c:	4b3e      	ldr	r3, [pc, #248]	@ (8005158 <SystemInit+0x100>)
 800505e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005062:	4a3d      	ldr	r2, [pc, #244]	@ (8005158 <SystemInit+0x100>)
 8005064:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8005068:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/

   /* Increasing the CPU frequency */
  if(FLASH_LATENCY_DEFAULT  > (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 800506c:	4b3b      	ldr	r3, [pc, #236]	@ (800515c <SystemInit+0x104>)
 800506e:	681b      	ldr	r3, [r3, #0]
 8005070:	f003 030f 	and.w	r3, r3, #15
 8005074:	2b06      	cmp	r3, #6
 8005076:	d807      	bhi.n	8005088 <SystemInit+0x30>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 8005078:	4b38      	ldr	r3, [pc, #224]	@ (800515c <SystemInit+0x104>)
 800507a:	681b      	ldr	r3, [r3, #0]
 800507c:	f023 030f 	bic.w	r3, r3, #15
 8005080:	4a36      	ldr	r2, [pc, #216]	@ (800515c <SystemInit+0x104>)
 8005082:	f043 0307 	orr.w	r3, r3, #7
 8005086:	6013      	str	r3, [r2, #0]
  }

  /* Set HSION bit */
  RCC->CR |= RCC_CR_HSION;
 8005088:	4b35      	ldr	r3, [pc, #212]	@ (8005160 <SystemInit+0x108>)
 800508a:	681b      	ldr	r3, [r3, #0]
 800508c:	4a34      	ldr	r2, [pc, #208]	@ (8005160 <SystemInit+0x108>)
 800508e:	f043 0301 	orr.w	r3, r3, #1
 8005092:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 8005094:	4b32      	ldr	r3, [pc, #200]	@ (8005160 <SystemInit+0x108>)
 8005096:	2200      	movs	r2, #0
 8005098:	611a      	str	r2, [r3, #16]

  /* Reset HSEON, HSECSSON, CSION, HSI48ON, CSIKERON, PLL1ON, PLL2ON and PLL3ON bits */
  RCC->CR &= 0xEAF6ED7FU;
 800509a:	4b31      	ldr	r3, [pc, #196]	@ (8005160 <SystemInit+0x108>)
 800509c:	681a      	ldr	r2, [r3, #0]
 800509e:	4930      	ldr	r1, [pc, #192]	@ (8005160 <SystemInit+0x108>)
 80050a0:	4b30      	ldr	r3, [pc, #192]	@ (8005164 <SystemInit+0x10c>)
 80050a2:	4013      	ands	r3, r2
 80050a4:	600b      	str	r3, [r1, #0]

   /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLASH_LATENCY_DEFAULT  < (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 80050a6:	4b2d      	ldr	r3, [pc, #180]	@ (800515c <SystemInit+0x104>)
 80050a8:	681b      	ldr	r3, [r3, #0]
 80050aa:	f003 0308 	and.w	r3, r3, #8
 80050ae:	2b00      	cmp	r3, #0
 80050b0:	d007      	beq.n	80050c2 <SystemInit+0x6a>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 80050b2:	4b2a      	ldr	r3, [pc, #168]	@ (800515c <SystemInit+0x104>)
 80050b4:	681b      	ldr	r3, [r3, #0]
 80050b6:	f023 030f 	bic.w	r3, r3, #15
 80050ba:	4a28      	ldr	r2, [pc, #160]	@ (800515c <SystemInit+0x104>)
 80050bc:	f043 0307 	orr.w	r3, r3, #7
 80050c0:	6013      	str	r3, [r2, #0]
  }

#if defined(D3_SRAM_BASE)
  /* Reset D1CFGR register */
  RCC->D1CFGR = 0x00000000;
 80050c2:	4b27      	ldr	r3, [pc, #156]	@ (8005160 <SystemInit+0x108>)
 80050c4:	2200      	movs	r2, #0
 80050c6:	619a      	str	r2, [r3, #24]

  /* Reset D2CFGR register */
  RCC->D2CFGR = 0x00000000;
 80050c8:	4b25      	ldr	r3, [pc, #148]	@ (8005160 <SystemInit+0x108>)
 80050ca:	2200      	movs	r2, #0
 80050cc:	61da      	str	r2, [r3, #28]

  /* Reset D3CFGR register */
  RCC->D3CFGR = 0x00000000;
 80050ce:	4b24      	ldr	r3, [pc, #144]	@ (8005160 <SystemInit+0x108>)
 80050d0:	2200      	movs	r2, #0
 80050d2:	621a      	str	r2, [r3, #32]

  /* Reset SRDCFGR register */
  RCC->SRDCFGR = 0x00000000;
#endif
  /* Reset PLLCKSELR register */
  RCC->PLLCKSELR = 0x02020200;
 80050d4:	4b22      	ldr	r3, [pc, #136]	@ (8005160 <SystemInit+0x108>)
 80050d6:	4a24      	ldr	r2, [pc, #144]	@ (8005168 <SystemInit+0x110>)
 80050d8:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x01FF0000;
 80050da:	4b21      	ldr	r3, [pc, #132]	@ (8005160 <SystemInit+0x108>)
 80050dc:	4a23      	ldr	r2, [pc, #140]	@ (800516c <SystemInit+0x114>)
 80050de:	62da      	str	r2, [r3, #44]	@ 0x2c
  /* Reset PLL1DIVR register */
  RCC->PLL1DIVR = 0x01010280;
 80050e0:	4b1f      	ldr	r3, [pc, #124]	@ (8005160 <SystemInit+0x108>)
 80050e2:	4a23      	ldr	r2, [pc, #140]	@ (8005170 <SystemInit+0x118>)
 80050e4:	631a      	str	r2, [r3, #48]	@ 0x30
  /* Reset PLL1FRACR register */
  RCC->PLL1FRACR = 0x00000000;
 80050e6:	4b1e      	ldr	r3, [pc, #120]	@ (8005160 <SystemInit+0x108>)
 80050e8:	2200      	movs	r2, #0
 80050ea:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Reset PLL2DIVR register */
  RCC->PLL2DIVR = 0x01010280;
 80050ec:	4b1c      	ldr	r3, [pc, #112]	@ (8005160 <SystemInit+0x108>)
 80050ee:	4a20      	ldr	r2, [pc, #128]	@ (8005170 <SystemInit+0x118>)
 80050f0:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Reset PLL2FRACR register */

  RCC->PLL2FRACR = 0x00000000;
 80050f2:	4b1b      	ldr	r3, [pc, #108]	@ (8005160 <SystemInit+0x108>)
 80050f4:	2200      	movs	r2, #0
 80050f6:	63da      	str	r2, [r3, #60]	@ 0x3c
  /* Reset PLL3DIVR register */
  RCC->PLL3DIVR = 0x01010280;
 80050f8:	4b19      	ldr	r3, [pc, #100]	@ (8005160 <SystemInit+0x108>)
 80050fa:	4a1d      	ldr	r2, [pc, #116]	@ (8005170 <SystemInit+0x118>)
 80050fc:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Reset PLL3FRACR register */
  RCC->PLL3FRACR = 0x00000000;
 80050fe:	4b18      	ldr	r3, [pc, #96]	@ (8005160 <SystemInit+0x108>)
 8005100:	2200      	movs	r2, #0
 8005102:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8005104:	4b16      	ldr	r3, [pc, #88]	@ (8005160 <SystemInit+0x108>)
 8005106:	681b      	ldr	r3, [r3, #0]
 8005108:	4a15      	ldr	r2, [pc, #84]	@ (8005160 <SystemInit+0x108>)
 800510a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800510e:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000;
 8005110:	4b13      	ldr	r3, [pc, #76]	@ (8005160 <SystemInit+0x108>)
 8005112:	2200      	movs	r2, #0
 8005114:	661a      	str	r2, [r3, #96]	@ 0x60
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal D2 AXI-RAM or in Internal FLASH */
#endif /* USER_VECT_TAB_ADDRESS */

#else
  if(READ_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN) == 0U)
 8005116:	4b12      	ldr	r3, [pc, #72]	@ (8005160 <SystemInit+0x108>)
 8005118:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 800511c:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8005120:	2b00      	cmp	r3, #0
 8005122:	d113      	bne.n	800514c <SystemInit+0xf4>
  {
    /* Enable the FMC interface clock */
    SET_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN);
 8005124:	4b0e      	ldr	r3, [pc, #56]	@ (8005160 <SystemInit+0x108>)
 8005126:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 800512a:	4a0d      	ldr	r2, [pc, #52]	@ (8005160 <SystemInit+0x108>)
 800512c:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8005130:	f8c2 30d4 	str.w	r3, [r2, #212]	@ 0xd4
    /*
     * Disable the FMC bank1 (enabled after reset).
     * This, prevents CPU speculation access on this bank which blocks the use of FMC during
     * 24us. During this time the others FMC master (such as LTDC) cannot use it!
     */
    FMC_Bank1_R->BTCR[0] = 0x000030D2;
 8005134:	4b0f      	ldr	r3, [pc, #60]	@ (8005174 <SystemInit+0x11c>)
 8005136:	f243 02d2 	movw	r2, #12498	@ 0x30d2
 800513a:	601a      	str	r2, [r3, #0]

    /* Disable the FMC interface clock */
    CLEAR_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN);
 800513c:	4b08      	ldr	r3, [pc, #32]	@ (8005160 <SystemInit+0x108>)
 800513e:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 8005142:	4a07      	ldr	r2, [pc, #28]	@ (8005160 <SystemInit+0x108>)
 8005144:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8005148:	f8c2 30d4 	str.w	r3, [r2, #212]	@ 0xd4
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal D1 AXI-RAM or in Internal FLASH */
#endif /* USER_VECT_TAB_ADDRESS */

#endif /*DUAL_CORE && CORE_CM4*/
}
 800514c:	bf00      	nop
 800514e:	46bd      	mov	sp, r7
 8005150:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005154:	4770      	bx	lr
 8005156:	bf00      	nop
 8005158:	e000ed00 	.word	0xe000ed00
 800515c:	52002000 	.word	0x52002000
 8005160:	58024400 	.word	0x58024400
 8005164:	eaf6ed7f 	.word	0xeaf6ed7f
 8005168:	02020200 	.word	0x02020200
 800516c:	01ff0000 	.word	0x01ff0000
 8005170:	01010280 	.word	0x01010280
 8005174:	52004000 	.word	0x52004000

08005178 <ExitRun0Mode>:
  *
  * @param  None
  * @retval None
  */
void ExitRun0Mode(void)
{
 8005178:	b480      	push	{r7}
 800517a:	af00      	add	r7, sp, #0
  /* Wait till voltage level flag is set */
  while ((PWR->CSR1 & PWR_CSR1_ACTVOSRDY) == 0U)
  {}
#elif defined(USE_PWR_DIRECT_SMPS_SUPPLY) && defined(SMPS)
  /* Exit Run* mode */
  PWR->CR3 &= ~(PWR_CR3_LDOEN);
 800517c:	4b09      	ldr	r3, [pc, #36]	@ (80051a4 <ExitRun0Mode+0x2c>)
 800517e:	68db      	ldr	r3, [r3, #12]
 8005180:	4a08      	ldr	r2, [pc, #32]	@ (80051a4 <ExitRun0Mode+0x2c>)
 8005182:	f023 0302 	bic.w	r3, r3, #2
 8005186:	60d3      	str	r3, [r2, #12]
  /* Wait till voltage level flag is set */
  while ((PWR->CSR1 & PWR_CSR1_ACTVOSRDY) == 0U)
 8005188:	bf00      	nop
 800518a:	4b06      	ldr	r3, [pc, #24]	@ (80051a4 <ExitRun0Mode+0x2c>)
 800518c:	685b      	ldr	r3, [r3, #4]
 800518e:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8005192:	2b00      	cmp	r3, #0
 8005194:	d0f9      	beq.n	800518a <ExitRun0Mode+0x12>
  while ((PWR->CSR1 & PWR_CSR1_ACTVOSRDY) == 0U)
  {}
#else
  /* No system power supply configuration is selected at exit Run* mode */
#endif /* USE_PWR_LDO_SUPPLY */
}
 8005196:	bf00      	nop
 8005198:	bf00      	nop
 800519a:	46bd      	mov	sp, r7
 800519c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051a0:	4770      	bx	lr
 80051a2:	bf00      	nop
 80051a4:	58024800 	.word	0x58024800

080051a8 <MX_TIM2_Init>:
TIM_HandleTypeDef htim8;
TIM_HandleTypeDef htim15;

/* TIM2 init function */
void MX_TIM2_Init(void)
{
 80051a8:	b580      	push	{r7, lr}
 80051aa:	b08e      	sub	sp, #56	@ 0x38
 80051ac:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80051ae:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 80051b2:	2200      	movs	r2, #0
 80051b4:	601a      	str	r2, [r3, #0]
 80051b6:	605a      	str	r2, [r3, #4]
 80051b8:	609a      	str	r2, [r3, #8]
 80051ba:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80051bc:	f107 031c 	add.w	r3, r7, #28
 80051c0:	2200      	movs	r2, #0
 80051c2:	601a      	str	r2, [r3, #0]
 80051c4:	605a      	str	r2, [r3, #4]
 80051c6:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80051c8:	463b      	mov	r3, r7
 80051ca:	2200      	movs	r2, #0
 80051cc:	601a      	str	r2, [r3, #0]
 80051ce:	605a      	str	r2, [r3, #4]
 80051d0:	609a      	str	r2, [r3, #8]
 80051d2:	60da      	str	r2, [r3, #12]
 80051d4:	611a      	str	r2, [r3, #16]
 80051d6:	615a      	str	r2, [r3, #20]
 80051d8:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 80051da:	4b32      	ldr	r3, [pc, #200]	@ (80052a4 <MX_TIM2_Init+0xfc>)
 80051dc:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 80051e0:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 50-1;
 80051e2:	4b30      	ldr	r3, [pc, #192]	@ (80052a4 <MX_TIM2_Init+0xfc>)
 80051e4:	2231      	movs	r2, #49	@ 0x31
 80051e6:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80051e8:	4b2e      	ldr	r3, [pc, #184]	@ (80052a4 <MX_TIM2_Init+0xfc>)
 80051ea:	2200      	movs	r2, #0
 80051ec:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 100-1;
 80051ee:	4b2d      	ldr	r3, [pc, #180]	@ (80052a4 <MX_TIM2_Init+0xfc>)
 80051f0:	2263      	movs	r2, #99	@ 0x63
 80051f2:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80051f4:	4b2b      	ldr	r3, [pc, #172]	@ (80052a4 <MX_TIM2_Init+0xfc>)
 80051f6:	2200      	movs	r2, #0
 80051f8:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80051fa:	4b2a      	ldr	r3, [pc, #168]	@ (80052a4 <MX_TIM2_Init+0xfc>)
 80051fc:	2200      	movs	r2, #0
 80051fe:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8005200:	4828      	ldr	r0, [pc, #160]	@ (80052a4 <MX_TIM2_Init+0xfc>)
 8005202:	f00c fe83 	bl	8011f0c <HAL_TIM_Base_Init>
 8005206:	4603      	mov	r3, r0
 8005208:	2b00      	cmp	r3, #0
 800520a:	d001      	beq.n	8005210 <MX_TIM2_Init+0x68>
  {
    Error_Handler();
 800520c:	f7fd ff9e 	bl	800314c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8005210:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8005214:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8005216:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 800521a:	4619      	mov	r1, r3
 800521c:	4821      	ldr	r0, [pc, #132]	@ (80052a4 <MX_TIM2_Init+0xfc>)
 800521e:	f00d faed 	bl	80127fc <HAL_TIM_ConfigClockSource>
 8005222:	4603      	mov	r3, r0
 8005224:	2b00      	cmp	r3, #0
 8005226:	d001      	beq.n	800522c <MX_TIM2_Init+0x84>
  {
    Error_Handler();
 8005228:	f7fd ff90 	bl	800314c <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 800522c:	481d      	ldr	r0, [pc, #116]	@ (80052a4 <MX_TIM2_Init+0xfc>)
 800522e:	f00c ff4b 	bl	80120c8 <HAL_TIM_PWM_Init>
 8005232:	4603      	mov	r3, r0
 8005234:	2b00      	cmp	r3, #0
 8005236:	d001      	beq.n	800523c <MX_TIM2_Init+0x94>
  {
    Error_Handler();
 8005238:	f7fd ff88 	bl	800314c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800523c:	2300      	movs	r3, #0
 800523e:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8005240:	2300      	movs	r3, #0
 8005242:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8005244:	f107 031c 	add.w	r3, r7, #28
 8005248:	4619      	mov	r1, r3
 800524a:	4816      	ldr	r0, [pc, #88]	@ (80052a4 <MX_TIM2_Init+0xfc>)
 800524c:	f00e f83c 	bl	80132c8 <HAL_TIMEx_MasterConfigSynchronization>
 8005250:	4603      	mov	r3, r0
 8005252:	2b00      	cmp	r3, #0
 8005254:	d001      	beq.n	800525a <MX_TIM2_Init+0xb2>
  {
    Error_Handler();
 8005256:	f7fd ff79 	bl	800314c <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800525a:	2360      	movs	r3, #96	@ 0x60
 800525c:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 800525e:	2300      	movs	r3, #0
 8005260:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8005262:	2300      	movs	r3, #0
 8005264:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8005266:	2300      	movs	r3, #0
 8005268:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 800526a:	463b      	mov	r3, r7
 800526c:	2200      	movs	r2, #0
 800526e:	4619      	mov	r1, r3
 8005270:	480c      	ldr	r0, [pc, #48]	@ (80052a4 <MX_TIM2_Init+0xfc>)
 8005272:	f00d f9af 	bl	80125d4 <HAL_TIM_PWM_ConfigChannel>
 8005276:	4603      	mov	r3, r0
 8005278:	2b00      	cmp	r3, #0
 800527a:	d001      	beq.n	8005280 <MX_TIM2_Init+0xd8>
  {
    Error_Handler();
 800527c:	f7fd ff66 	bl	800314c <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8005280:	463b      	mov	r3, r7
 8005282:	2204      	movs	r2, #4
 8005284:	4619      	mov	r1, r3
 8005286:	4807      	ldr	r0, [pc, #28]	@ (80052a4 <MX_TIM2_Init+0xfc>)
 8005288:	f00d f9a4 	bl	80125d4 <HAL_TIM_PWM_ConfigChannel>
 800528c:	4603      	mov	r3, r0
 800528e:	2b00      	cmp	r3, #0
 8005290:	d001      	beq.n	8005296 <MX_TIM2_Init+0xee>
  {
    Error_Handler();
 8005292:	f7fd ff5b 	bl	800314c <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 8005296:	4803      	ldr	r0, [pc, #12]	@ (80052a4 <MX_TIM2_Init+0xfc>)
 8005298:	f000 faec 	bl	8005874 <HAL_TIM_MspPostInit>

}
 800529c:	bf00      	nop
 800529e:	3738      	adds	r7, #56	@ 0x38
 80052a0:	46bd      	mov	sp, r7
 80052a2:	bd80      	pop	{r7, pc}
 80052a4:	24002bdc 	.word	0x24002bdc

080052a8 <MX_TIM3_Init>:
/* TIM3 init function */
void MX_TIM3_Init(void)
{
 80052a8:	b580      	push	{r7, lr}
 80052aa:	b08e      	sub	sp, #56	@ 0x38
 80052ac:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80052ae:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 80052b2:	2200      	movs	r2, #0
 80052b4:	601a      	str	r2, [r3, #0]
 80052b6:	605a      	str	r2, [r3, #4]
 80052b8:	609a      	str	r2, [r3, #8]
 80052ba:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80052bc:	f107 031c 	add.w	r3, r7, #28
 80052c0:	2200      	movs	r2, #0
 80052c2:	601a      	str	r2, [r3, #0]
 80052c4:	605a      	str	r2, [r3, #4]
 80052c6:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80052c8:	463b      	mov	r3, r7
 80052ca:	2200      	movs	r2, #0
 80052cc:	601a      	str	r2, [r3, #0]
 80052ce:	605a      	str	r2, [r3, #4]
 80052d0:	609a      	str	r2, [r3, #8]
 80052d2:	60da      	str	r2, [r3, #12]
 80052d4:	611a      	str	r2, [r3, #16]
 80052d6:	615a      	str	r2, [r3, #20]
 80052d8:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 80052da:	4b32      	ldr	r3, [pc, #200]	@ (80053a4 <MX_TIM3_Init+0xfc>)
 80052dc:	4a32      	ldr	r2, [pc, #200]	@ (80053a8 <MX_TIM3_Init+0x100>)
 80052de:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 50-1;
 80052e0:	4b30      	ldr	r3, [pc, #192]	@ (80053a4 <MX_TIM3_Init+0xfc>)
 80052e2:	2231      	movs	r2, #49	@ 0x31
 80052e4:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 80052e6:	4b2f      	ldr	r3, [pc, #188]	@ (80053a4 <MX_TIM3_Init+0xfc>)
 80052e8:	2200      	movs	r2, #0
 80052ea:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 100-1;
 80052ec:	4b2d      	ldr	r3, [pc, #180]	@ (80053a4 <MX_TIM3_Init+0xfc>)
 80052ee:	2263      	movs	r2, #99	@ 0x63
 80052f0:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80052f2:	4b2c      	ldr	r3, [pc, #176]	@ (80053a4 <MX_TIM3_Init+0xfc>)
 80052f4:	2200      	movs	r2, #0
 80052f6:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80052f8:	4b2a      	ldr	r3, [pc, #168]	@ (80053a4 <MX_TIM3_Init+0xfc>)
 80052fa:	2200      	movs	r2, #0
 80052fc:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 80052fe:	4829      	ldr	r0, [pc, #164]	@ (80053a4 <MX_TIM3_Init+0xfc>)
 8005300:	f00c fe04 	bl	8011f0c <HAL_TIM_Base_Init>
 8005304:	4603      	mov	r3, r0
 8005306:	2b00      	cmp	r3, #0
 8005308:	d001      	beq.n	800530e <MX_TIM3_Init+0x66>
  {
    Error_Handler();
 800530a:	f7fd ff1f 	bl	800314c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800530e:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8005312:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8005314:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8005318:	4619      	mov	r1, r3
 800531a:	4822      	ldr	r0, [pc, #136]	@ (80053a4 <MX_TIM3_Init+0xfc>)
 800531c:	f00d fa6e 	bl	80127fc <HAL_TIM_ConfigClockSource>
 8005320:	4603      	mov	r3, r0
 8005322:	2b00      	cmp	r3, #0
 8005324:	d001      	beq.n	800532a <MX_TIM3_Init+0x82>
  {
    Error_Handler();
 8005326:	f7fd ff11 	bl	800314c <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 800532a:	481e      	ldr	r0, [pc, #120]	@ (80053a4 <MX_TIM3_Init+0xfc>)
 800532c:	f00c fecc 	bl	80120c8 <HAL_TIM_PWM_Init>
 8005330:	4603      	mov	r3, r0
 8005332:	2b00      	cmp	r3, #0
 8005334:	d001      	beq.n	800533a <MX_TIM3_Init+0x92>
  {
    Error_Handler();
 8005336:	f7fd ff09 	bl	800314c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800533a:	2300      	movs	r3, #0
 800533c:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800533e:	2300      	movs	r3, #0
 8005340:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8005342:	f107 031c 	add.w	r3, r7, #28
 8005346:	4619      	mov	r1, r3
 8005348:	4816      	ldr	r0, [pc, #88]	@ (80053a4 <MX_TIM3_Init+0xfc>)
 800534a:	f00d ffbd 	bl	80132c8 <HAL_TIMEx_MasterConfigSynchronization>
 800534e:	4603      	mov	r3, r0
 8005350:	2b00      	cmp	r3, #0
 8005352:	d001      	beq.n	8005358 <MX_TIM3_Init+0xb0>
  {
    Error_Handler();
 8005354:	f7fd fefa 	bl	800314c <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8005358:	2360      	movs	r3, #96	@ 0x60
 800535a:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 800535c:	2300      	movs	r3, #0
 800535e:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8005360:	2300      	movs	r3, #0
 8005362:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8005364:	2300      	movs	r3, #0
 8005366:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8005368:	463b      	mov	r3, r7
 800536a:	2200      	movs	r2, #0
 800536c:	4619      	mov	r1, r3
 800536e:	480d      	ldr	r0, [pc, #52]	@ (80053a4 <MX_TIM3_Init+0xfc>)
 8005370:	f00d f930 	bl	80125d4 <HAL_TIM_PWM_ConfigChannel>
 8005374:	4603      	mov	r3, r0
 8005376:	2b00      	cmp	r3, #0
 8005378:	d001      	beq.n	800537e <MX_TIM3_Init+0xd6>
  {
    Error_Handler();
 800537a:	f7fd fee7 	bl	800314c <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 800537e:	463b      	mov	r3, r7
 8005380:	2204      	movs	r2, #4
 8005382:	4619      	mov	r1, r3
 8005384:	4807      	ldr	r0, [pc, #28]	@ (80053a4 <MX_TIM3_Init+0xfc>)
 8005386:	f00d f925 	bl	80125d4 <HAL_TIM_PWM_ConfigChannel>
 800538a:	4603      	mov	r3, r0
 800538c:	2b00      	cmp	r3, #0
 800538e:	d001      	beq.n	8005394 <MX_TIM3_Init+0xec>
  {
    Error_Handler();
 8005390:	f7fd fedc 	bl	800314c <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 8005394:	4803      	ldr	r0, [pc, #12]	@ (80053a4 <MX_TIM3_Init+0xfc>)
 8005396:	f000 fa6d 	bl	8005874 <HAL_TIM_MspPostInit>

}
 800539a:	bf00      	nop
 800539c:	3738      	adds	r7, #56	@ 0x38
 800539e:	46bd      	mov	sp, r7
 80053a0:	bd80      	pop	{r7, pc}
 80053a2:	bf00      	nop
 80053a4:	24002c28 	.word	0x24002c28
 80053a8:	40000400 	.word	0x40000400

080053ac <MX_TIM4_Init>:
/* TIM4 init function */
void MX_TIM4_Init(void)
{
 80053ac:	b580      	push	{r7, lr}
 80053ae:	b08e      	sub	sp, #56	@ 0x38
 80053b0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80053b2:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 80053b6:	2200      	movs	r2, #0
 80053b8:	601a      	str	r2, [r3, #0]
 80053ba:	605a      	str	r2, [r3, #4]
 80053bc:	609a      	str	r2, [r3, #8]
 80053be:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80053c0:	f107 031c 	add.w	r3, r7, #28
 80053c4:	2200      	movs	r2, #0
 80053c6:	601a      	str	r2, [r3, #0]
 80053c8:	605a      	str	r2, [r3, #4]
 80053ca:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80053cc:	463b      	mov	r3, r7
 80053ce:	2200      	movs	r2, #0
 80053d0:	601a      	str	r2, [r3, #0]
 80053d2:	605a      	str	r2, [r3, #4]
 80053d4:	609a      	str	r2, [r3, #8]
 80053d6:	60da      	str	r2, [r3, #12]
 80053d8:	611a      	str	r2, [r3, #16]
 80053da:	615a      	str	r2, [r3, #20]
 80053dc:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 80053de:	4b32      	ldr	r3, [pc, #200]	@ (80054a8 <MX_TIM4_Init+0xfc>)
 80053e0:	4a32      	ldr	r2, [pc, #200]	@ (80054ac <MX_TIM4_Init+0x100>)
 80053e2:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 50-1;
 80053e4:	4b30      	ldr	r3, [pc, #192]	@ (80054a8 <MX_TIM4_Init+0xfc>)
 80053e6:	2231      	movs	r2, #49	@ 0x31
 80053e8:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 80053ea:	4b2f      	ldr	r3, [pc, #188]	@ (80054a8 <MX_TIM4_Init+0xfc>)
 80053ec:	2200      	movs	r2, #0
 80053ee:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 100-1;
 80053f0:	4b2d      	ldr	r3, [pc, #180]	@ (80054a8 <MX_TIM4_Init+0xfc>)
 80053f2:	2263      	movs	r2, #99	@ 0x63
 80053f4:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80053f6:	4b2c      	ldr	r3, [pc, #176]	@ (80054a8 <MX_TIM4_Init+0xfc>)
 80053f8:	2200      	movs	r2, #0
 80053fa:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80053fc:	4b2a      	ldr	r3, [pc, #168]	@ (80054a8 <MX_TIM4_Init+0xfc>)
 80053fe:	2200      	movs	r2, #0
 8005400:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 8005402:	4829      	ldr	r0, [pc, #164]	@ (80054a8 <MX_TIM4_Init+0xfc>)
 8005404:	f00c fd82 	bl	8011f0c <HAL_TIM_Base_Init>
 8005408:	4603      	mov	r3, r0
 800540a:	2b00      	cmp	r3, #0
 800540c:	d001      	beq.n	8005412 <MX_TIM4_Init+0x66>
  {
    Error_Handler();
 800540e:	f7fd fe9d 	bl	800314c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8005412:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8005416:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 8005418:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 800541c:	4619      	mov	r1, r3
 800541e:	4822      	ldr	r0, [pc, #136]	@ (80054a8 <MX_TIM4_Init+0xfc>)
 8005420:	f00d f9ec 	bl	80127fc <HAL_TIM_ConfigClockSource>
 8005424:	4603      	mov	r3, r0
 8005426:	2b00      	cmp	r3, #0
 8005428:	d001      	beq.n	800542e <MX_TIM4_Init+0x82>
  {
    Error_Handler();
 800542a:	f7fd fe8f 	bl	800314c <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim4) != HAL_OK)
 800542e:	481e      	ldr	r0, [pc, #120]	@ (80054a8 <MX_TIM4_Init+0xfc>)
 8005430:	f00c fe4a 	bl	80120c8 <HAL_TIM_PWM_Init>
 8005434:	4603      	mov	r3, r0
 8005436:	2b00      	cmp	r3, #0
 8005438:	d001      	beq.n	800543e <MX_TIM4_Init+0x92>
  {
    Error_Handler();
 800543a:	f7fd fe87 	bl	800314c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800543e:	2300      	movs	r3, #0
 8005440:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8005442:	2300      	movs	r3, #0
 8005444:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8005446:	f107 031c 	add.w	r3, r7, #28
 800544a:	4619      	mov	r1, r3
 800544c:	4816      	ldr	r0, [pc, #88]	@ (80054a8 <MX_TIM4_Init+0xfc>)
 800544e:	f00d ff3b 	bl	80132c8 <HAL_TIMEx_MasterConfigSynchronization>
 8005452:	4603      	mov	r3, r0
 8005454:	2b00      	cmp	r3, #0
 8005456:	d001      	beq.n	800545c <MX_TIM4_Init+0xb0>
  {
    Error_Handler();
 8005458:	f7fd fe78 	bl	800314c <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800545c:	2360      	movs	r3, #96	@ 0x60
 800545e:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 8005460:	2300      	movs	r3, #0
 8005462:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8005464:	2300      	movs	r3, #0
 8005466:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8005468:	2300      	movs	r3, #0
 800546a:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 800546c:	463b      	mov	r3, r7
 800546e:	2200      	movs	r2, #0
 8005470:	4619      	mov	r1, r3
 8005472:	480d      	ldr	r0, [pc, #52]	@ (80054a8 <MX_TIM4_Init+0xfc>)
 8005474:	f00d f8ae 	bl	80125d4 <HAL_TIM_PWM_ConfigChannel>
 8005478:	4603      	mov	r3, r0
 800547a:	2b00      	cmp	r3, #0
 800547c:	d001      	beq.n	8005482 <MX_TIM4_Init+0xd6>
  {
    Error_Handler();
 800547e:	f7fd fe65 	bl	800314c <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8005482:	463b      	mov	r3, r7
 8005484:	2204      	movs	r2, #4
 8005486:	4619      	mov	r1, r3
 8005488:	4807      	ldr	r0, [pc, #28]	@ (80054a8 <MX_TIM4_Init+0xfc>)
 800548a:	f00d f8a3 	bl	80125d4 <HAL_TIM_PWM_ConfigChannel>
 800548e:	4603      	mov	r3, r0
 8005490:	2b00      	cmp	r3, #0
 8005492:	d001      	beq.n	8005498 <MX_TIM4_Init+0xec>
  {
    Error_Handler();
 8005494:	f7fd fe5a 	bl	800314c <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */
  HAL_TIM_MspPostInit(&htim4);
 8005498:	4803      	ldr	r0, [pc, #12]	@ (80054a8 <MX_TIM4_Init+0xfc>)
 800549a:	f000 f9eb 	bl	8005874 <HAL_TIM_MspPostInit>

}
 800549e:	bf00      	nop
 80054a0:	3738      	adds	r7, #56	@ 0x38
 80054a2:	46bd      	mov	sp, r7
 80054a4:	bd80      	pop	{r7, pc}
 80054a6:	bf00      	nop
 80054a8:	24002c74 	.word	0x24002c74
 80054ac:	40000800 	.word	0x40000800

080054b0 <MX_TIM5_Init>:
/* TIM5 init function */
void MX_TIM5_Init(void)
{
 80054b0:	b580      	push	{r7, lr}
 80054b2:	b088      	sub	sp, #32
 80054b4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM5_Init 0 */

  /* USER CODE END TIM5_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80054b6:	f107 0310 	add.w	r3, r7, #16
 80054ba:	2200      	movs	r2, #0
 80054bc:	601a      	str	r2, [r3, #0]
 80054be:	605a      	str	r2, [r3, #4]
 80054c0:	609a      	str	r2, [r3, #8]
 80054c2:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80054c4:	1d3b      	adds	r3, r7, #4
 80054c6:	2200      	movs	r2, #0
 80054c8:	601a      	str	r2, [r3, #0]
 80054ca:	605a      	str	r2, [r3, #4]
 80054cc:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM5_Init 1 */

  /* USER CODE END TIM5_Init 1 */
  htim5.Instance = TIM5;
 80054ce:	4b1e      	ldr	r3, [pc, #120]	@ (8005548 <MX_TIM5_Init+0x98>)
 80054d0:	4a1e      	ldr	r2, [pc, #120]	@ (800554c <MX_TIM5_Init+0x9c>)
 80054d2:	601a      	str	r2, [r3, #0]
  htim5.Init.Prescaler = 500-1;
 80054d4:	4b1c      	ldr	r3, [pc, #112]	@ (8005548 <MX_TIM5_Init+0x98>)
 80054d6:	f240 12f3 	movw	r2, #499	@ 0x1f3
 80054da:	605a      	str	r2, [r3, #4]
  htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 80054dc:	4b1a      	ldr	r3, [pc, #104]	@ (8005548 <MX_TIM5_Init+0x98>)
 80054de:	2200      	movs	r2, #0
 80054e0:	609a      	str	r2, [r3, #8]
  htim5.Init.Period = 4000-1;
 80054e2:	4b19      	ldr	r3, [pc, #100]	@ (8005548 <MX_TIM5_Init+0x98>)
 80054e4:	f640 729f 	movw	r2, #3999	@ 0xf9f
 80054e8:	60da      	str	r2, [r3, #12]
  htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80054ea:	4b17      	ldr	r3, [pc, #92]	@ (8005548 <MX_TIM5_Init+0x98>)
 80054ec:	2200      	movs	r2, #0
 80054ee:	611a      	str	r2, [r3, #16]
  htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80054f0:	4b15      	ldr	r3, [pc, #84]	@ (8005548 <MX_TIM5_Init+0x98>)
 80054f2:	2200      	movs	r2, #0
 80054f4:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim5) != HAL_OK)
 80054f6:	4814      	ldr	r0, [pc, #80]	@ (8005548 <MX_TIM5_Init+0x98>)
 80054f8:	f00c fd08 	bl	8011f0c <HAL_TIM_Base_Init>
 80054fc:	4603      	mov	r3, r0
 80054fe:	2b00      	cmp	r3, #0
 8005500:	d001      	beq.n	8005506 <MX_TIM5_Init+0x56>
  {
    Error_Handler();
 8005502:	f7fd fe23 	bl	800314c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8005506:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800550a:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim5, &sClockSourceConfig) != HAL_OK)
 800550c:	f107 0310 	add.w	r3, r7, #16
 8005510:	4619      	mov	r1, r3
 8005512:	480d      	ldr	r0, [pc, #52]	@ (8005548 <MX_TIM5_Init+0x98>)
 8005514:	f00d f972 	bl	80127fc <HAL_TIM_ConfigClockSource>
 8005518:	4603      	mov	r3, r0
 800551a:	2b00      	cmp	r3, #0
 800551c:	d001      	beq.n	8005522 <MX_TIM5_Init+0x72>
  {
    Error_Handler();
 800551e:	f7fd fe15 	bl	800314c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8005522:	2300      	movs	r3, #0
 8005524:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8005526:	2300      	movs	r3, #0
 8005528:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 800552a:	1d3b      	adds	r3, r7, #4
 800552c:	4619      	mov	r1, r3
 800552e:	4806      	ldr	r0, [pc, #24]	@ (8005548 <MX_TIM5_Init+0x98>)
 8005530:	f00d feca 	bl	80132c8 <HAL_TIMEx_MasterConfigSynchronization>
 8005534:	4603      	mov	r3, r0
 8005536:	2b00      	cmp	r3, #0
 8005538:	d001      	beq.n	800553e <MX_TIM5_Init+0x8e>
  {
    Error_Handler();
 800553a:	f7fd fe07 	bl	800314c <Error_Handler>
  }
  /* USER CODE BEGIN TIM5_Init 2 */

  /* USER CODE END TIM5_Init 2 */

}
 800553e:	bf00      	nop
 8005540:	3720      	adds	r7, #32
 8005542:	46bd      	mov	sp, r7
 8005544:	bd80      	pop	{r7, pc}
 8005546:	bf00      	nop
 8005548:	24002cc0 	.word	0x24002cc0
 800554c:	40000c00 	.word	0x40000c00

08005550 <MX_TIM8_Init>:
/* TIM8 init function */
void MX_TIM8_Init(void)
{
 8005550:	b580      	push	{r7, lr}
 8005552:	b088      	sub	sp, #32
 8005554:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM8_Init 0 */

  /* USER CODE END TIM8_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8005556:	f107 0310 	add.w	r3, r7, #16
 800555a:	2200      	movs	r2, #0
 800555c:	601a      	str	r2, [r3, #0]
 800555e:	605a      	str	r2, [r3, #4]
 8005560:	609a      	str	r2, [r3, #8]
 8005562:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8005564:	1d3b      	adds	r3, r7, #4
 8005566:	2200      	movs	r2, #0
 8005568:	601a      	str	r2, [r3, #0]
 800556a:	605a      	str	r2, [r3, #4]
 800556c:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM8_Init 1 */

  /* USER CODE END TIM8_Init 1 */
  htim8.Instance = TIM8;
 800556e:	4b20      	ldr	r3, [pc, #128]	@ (80055f0 <MX_TIM8_Init+0xa0>)
 8005570:	4a20      	ldr	r2, [pc, #128]	@ (80055f4 <MX_TIM8_Init+0xa4>)
 8005572:	601a      	str	r2, [r3, #0]
  htim8.Init.Prescaler = 250-1;
 8005574:	4b1e      	ldr	r3, [pc, #120]	@ (80055f0 <MX_TIM8_Init+0xa0>)
 8005576:	22f9      	movs	r2, #249	@ 0xf9
 8005578:	605a      	str	r2, [r3, #4]
  htim8.Init.CounterMode = TIM_COUNTERMODE_UP;
 800557a:	4b1d      	ldr	r3, [pc, #116]	@ (80055f0 <MX_TIM8_Init+0xa0>)
 800557c:	2200      	movs	r2, #0
 800557e:	609a      	str	r2, [r3, #8]
  htim8.Init.Period = 10000-1;
 8005580:	4b1b      	ldr	r3, [pc, #108]	@ (80055f0 <MX_TIM8_Init+0xa0>)
 8005582:	f242 720f 	movw	r2, #9999	@ 0x270f
 8005586:	60da      	str	r2, [r3, #12]
  htim8.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8005588:	4b19      	ldr	r3, [pc, #100]	@ (80055f0 <MX_TIM8_Init+0xa0>)
 800558a:	2200      	movs	r2, #0
 800558c:	611a      	str	r2, [r3, #16]
  htim8.Init.RepetitionCounter = 0;
 800558e:	4b18      	ldr	r3, [pc, #96]	@ (80055f0 <MX_TIM8_Init+0xa0>)
 8005590:	2200      	movs	r2, #0
 8005592:	615a      	str	r2, [r3, #20]
  htim8.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8005594:	4b16      	ldr	r3, [pc, #88]	@ (80055f0 <MX_TIM8_Init+0xa0>)
 8005596:	2280      	movs	r2, #128	@ 0x80
 8005598:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim8) != HAL_OK)
 800559a:	4815      	ldr	r0, [pc, #84]	@ (80055f0 <MX_TIM8_Init+0xa0>)
 800559c:	f00c fcb6 	bl	8011f0c <HAL_TIM_Base_Init>
 80055a0:	4603      	mov	r3, r0
 80055a2:	2b00      	cmp	r3, #0
 80055a4:	d001      	beq.n	80055aa <MX_TIM8_Init+0x5a>
  {
    Error_Handler();
 80055a6:	f7fd fdd1 	bl	800314c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80055aa:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80055ae:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim8, &sClockSourceConfig) != HAL_OK)
 80055b0:	f107 0310 	add.w	r3, r7, #16
 80055b4:	4619      	mov	r1, r3
 80055b6:	480e      	ldr	r0, [pc, #56]	@ (80055f0 <MX_TIM8_Init+0xa0>)
 80055b8:	f00d f920 	bl	80127fc <HAL_TIM_ConfigClockSource>
 80055bc:	4603      	mov	r3, r0
 80055be:	2b00      	cmp	r3, #0
 80055c0:	d001      	beq.n	80055c6 <MX_TIM8_Init+0x76>
  {
    Error_Handler();
 80055c2:	f7fd fdc3 	bl	800314c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 80055c6:	2320      	movs	r3, #32
 80055c8:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 80055ca:	2300      	movs	r3, #0
 80055cc:	60bb      	str	r3, [r7, #8]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80055ce:	2300      	movs	r3, #0
 80055d0:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim8, &sMasterConfig) != HAL_OK)
 80055d2:	1d3b      	adds	r3, r7, #4
 80055d4:	4619      	mov	r1, r3
 80055d6:	4806      	ldr	r0, [pc, #24]	@ (80055f0 <MX_TIM8_Init+0xa0>)
 80055d8:	f00d fe76 	bl	80132c8 <HAL_TIMEx_MasterConfigSynchronization>
 80055dc:	4603      	mov	r3, r0
 80055de:	2b00      	cmp	r3, #0
 80055e0:	d001      	beq.n	80055e6 <MX_TIM8_Init+0x96>
  {
    Error_Handler();
 80055e2:	f7fd fdb3 	bl	800314c <Error_Handler>
  }
  /* USER CODE BEGIN TIM8_Init 2 */

  /* USER CODE END TIM8_Init 2 */

}
 80055e6:	bf00      	nop
 80055e8:	3720      	adds	r7, #32
 80055ea:	46bd      	mov	sp, r7
 80055ec:	bd80      	pop	{r7, pc}
 80055ee:	bf00      	nop
 80055f0:	24002d0c 	.word	0x24002d0c
 80055f4:	40010400 	.word	0x40010400

080055f8 <MX_TIM15_Init>:
/* TIM15 init function */
void MX_TIM15_Init(void)
{
 80055f8:	b580      	push	{r7, lr}
 80055fa:	b09c      	sub	sp, #112	@ 0x70
 80055fc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM15_Init 0 */

  /* USER CODE END TIM15_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80055fe:	f107 0360 	add.w	r3, r7, #96	@ 0x60
 8005602:	2200      	movs	r2, #0
 8005604:	601a      	str	r2, [r3, #0]
 8005606:	605a      	str	r2, [r3, #4]
 8005608:	609a      	str	r2, [r3, #8]
 800560a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800560c:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8005610:	2200      	movs	r2, #0
 8005612:	601a      	str	r2, [r3, #0]
 8005614:	605a      	str	r2, [r3, #4]
 8005616:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8005618:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 800561c:	2200      	movs	r2, #0
 800561e:	601a      	str	r2, [r3, #0]
 8005620:	605a      	str	r2, [r3, #4]
 8005622:	609a      	str	r2, [r3, #8]
 8005624:	60da      	str	r2, [r3, #12]
 8005626:	611a      	str	r2, [r3, #16]
 8005628:	615a      	str	r2, [r3, #20]
 800562a:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 800562c:	1d3b      	adds	r3, r7, #4
 800562e:	2234      	movs	r2, #52	@ 0x34
 8005630:	2100      	movs	r1, #0
 8005632:	4618      	mov	r0, r3
 8005634:	f016 f806 	bl	801b644 <memset>

  /* USER CODE BEGIN TIM15_Init 1 */

  /* USER CODE END TIM15_Init 1 */
  htim15.Instance = TIM15;
 8005638:	4b3f      	ldr	r3, [pc, #252]	@ (8005738 <MX_TIM15_Init+0x140>)
 800563a:	4a40      	ldr	r2, [pc, #256]	@ (800573c <MX_TIM15_Init+0x144>)
 800563c:	601a      	str	r2, [r3, #0]
  htim15.Init.Prescaler = 500-1;
 800563e:	4b3e      	ldr	r3, [pc, #248]	@ (8005738 <MX_TIM15_Init+0x140>)
 8005640:	f240 12f3 	movw	r2, #499	@ 0x1f3
 8005644:	605a      	str	r2, [r3, #4]
  htim15.Init.CounterMode = TIM_COUNTERMODE_UP;
 8005646:	4b3c      	ldr	r3, [pc, #240]	@ (8005738 <MX_TIM15_Init+0x140>)
 8005648:	2200      	movs	r2, #0
 800564a:	609a      	str	r2, [r3, #8]
  htim15.Init.Period = 1000-1;
 800564c:	4b3a      	ldr	r3, [pc, #232]	@ (8005738 <MX_TIM15_Init+0x140>)
 800564e:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8005652:	60da      	str	r2, [r3, #12]
  htim15.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8005654:	4b38      	ldr	r3, [pc, #224]	@ (8005738 <MX_TIM15_Init+0x140>)
 8005656:	2200      	movs	r2, #0
 8005658:	611a      	str	r2, [r3, #16]
  htim15.Init.RepetitionCounter = 0;
 800565a:	4b37      	ldr	r3, [pc, #220]	@ (8005738 <MX_TIM15_Init+0x140>)
 800565c:	2200      	movs	r2, #0
 800565e:	615a      	str	r2, [r3, #20]
  htim15.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8005660:	4b35      	ldr	r3, [pc, #212]	@ (8005738 <MX_TIM15_Init+0x140>)
 8005662:	2200      	movs	r2, #0
 8005664:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim15) != HAL_OK)
 8005666:	4834      	ldr	r0, [pc, #208]	@ (8005738 <MX_TIM15_Init+0x140>)
 8005668:	f00c fc50 	bl	8011f0c <HAL_TIM_Base_Init>
 800566c:	4603      	mov	r3, r0
 800566e:	2b00      	cmp	r3, #0
 8005670:	d001      	beq.n	8005676 <MX_TIM15_Init+0x7e>
  {
    Error_Handler();
 8005672:	f7fd fd6b 	bl	800314c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8005676:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800567a:	663b      	str	r3, [r7, #96]	@ 0x60
  if (HAL_TIM_ConfigClockSource(&htim15, &sClockSourceConfig) != HAL_OK)
 800567c:	f107 0360 	add.w	r3, r7, #96	@ 0x60
 8005680:	4619      	mov	r1, r3
 8005682:	482d      	ldr	r0, [pc, #180]	@ (8005738 <MX_TIM15_Init+0x140>)
 8005684:	f00d f8ba 	bl	80127fc <HAL_TIM_ConfigClockSource>
 8005688:	4603      	mov	r3, r0
 800568a:	2b00      	cmp	r3, #0
 800568c:	d001      	beq.n	8005692 <MX_TIM15_Init+0x9a>
  {
    Error_Handler();
 800568e:	f7fd fd5d 	bl	800314c <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim15) != HAL_OK)
 8005692:	4829      	ldr	r0, [pc, #164]	@ (8005738 <MX_TIM15_Init+0x140>)
 8005694:	f00c fd18 	bl	80120c8 <HAL_TIM_PWM_Init>
 8005698:	4603      	mov	r3, r0
 800569a:	2b00      	cmp	r3, #0
 800569c:	d001      	beq.n	80056a2 <MX_TIM15_Init+0xaa>
  {
    Error_Handler();
 800569e:	f7fd fd55 	bl	800314c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80056a2:	2300      	movs	r3, #0
 80056a4:	657b      	str	r3, [r7, #84]	@ 0x54
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80056a6:	2300      	movs	r3, #0
 80056a8:	65fb      	str	r3, [r7, #92]	@ 0x5c
  if (HAL_TIMEx_MasterConfigSynchronization(&htim15, &sMasterConfig) != HAL_OK)
 80056aa:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 80056ae:	4619      	mov	r1, r3
 80056b0:	4821      	ldr	r0, [pc, #132]	@ (8005738 <MX_TIM15_Init+0x140>)
 80056b2:	f00d fe09 	bl	80132c8 <HAL_TIMEx_MasterConfigSynchronization>
 80056b6:	4603      	mov	r3, r0
 80056b8:	2b00      	cmp	r3, #0
 80056ba:	d001      	beq.n	80056c0 <MX_TIM15_Init+0xc8>
  {
    Error_Handler();
 80056bc:	f7fd fd46 	bl	800314c <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80056c0:	2360      	movs	r3, #96	@ 0x60
 80056c2:	63bb      	str	r3, [r7, #56]	@ 0x38
  sConfigOC.Pulse = 0;
 80056c4:	2300      	movs	r3, #0
 80056c6:	63fb      	str	r3, [r7, #60]	@ 0x3c
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80056c8:	2300      	movs	r3, #0
 80056ca:	643b      	str	r3, [r7, #64]	@ 0x40
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 80056cc:	2300      	movs	r3, #0
 80056ce:	647b      	str	r3, [r7, #68]	@ 0x44
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80056d0:	2300      	movs	r3, #0
 80056d2:	64bb      	str	r3, [r7, #72]	@ 0x48
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 80056d4:	2300      	movs	r3, #0
 80056d6:	64fb      	str	r3, [r7, #76]	@ 0x4c
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 80056d8:	2300      	movs	r3, #0
 80056da:	653b      	str	r3, [r7, #80]	@ 0x50
  if (HAL_TIM_PWM_ConfigChannel(&htim15, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80056dc:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 80056e0:	2200      	movs	r2, #0
 80056e2:	4619      	mov	r1, r3
 80056e4:	4814      	ldr	r0, [pc, #80]	@ (8005738 <MX_TIM15_Init+0x140>)
 80056e6:	f00c ff75 	bl	80125d4 <HAL_TIM_PWM_ConfigChannel>
 80056ea:	4603      	mov	r3, r0
 80056ec:	2b00      	cmp	r3, #0
 80056ee:	d001      	beq.n	80056f4 <MX_TIM15_Init+0xfc>
  {
    Error_Handler();
 80056f0:	f7fd fd2c 	bl	800314c <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 80056f4:	2300      	movs	r3, #0
 80056f6:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 80056f8:	2300      	movs	r3, #0
 80056fa:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 80056fc:	2300      	movs	r3, #0
 80056fe:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 8005700:	2300      	movs	r3, #0
 8005702:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8005704:	2300      	movs	r3, #0
 8005706:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8005708:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800570c:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.BreakFilter = 0;
 800570e:	2300      	movs	r3, #0
 8005710:	61fb      	str	r3, [r7, #28]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8005712:	2300      	movs	r3, #0
 8005714:	637b      	str	r3, [r7, #52]	@ 0x34
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim15, &sBreakDeadTimeConfig) != HAL_OK)
 8005716:	1d3b      	adds	r3, r7, #4
 8005718:	4619      	mov	r1, r3
 800571a:	4807      	ldr	r0, [pc, #28]	@ (8005738 <MX_TIM15_Init+0x140>)
 800571c:	f00d fe70 	bl	8013400 <HAL_TIMEx_ConfigBreakDeadTime>
 8005720:	4603      	mov	r3, r0
 8005722:	2b00      	cmp	r3, #0
 8005724:	d001      	beq.n	800572a <MX_TIM15_Init+0x132>
  {
    Error_Handler();
 8005726:	f7fd fd11 	bl	800314c <Error_Handler>
  }
  /* USER CODE BEGIN TIM15_Init 2 */

  /* USER CODE END TIM15_Init 2 */
  HAL_TIM_MspPostInit(&htim15);
 800572a:	4803      	ldr	r0, [pc, #12]	@ (8005738 <MX_TIM15_Init+0x140>)
 800572c:	f000 f8a2 	bl	8005874 <HAL_TIM_MspPostInit>

}
 8005730:	bf00      	nop
 8005732:	3770      	adds	r7, #112	@ 0x70
 8005734:	46bd      	mov	sp, r7
 8005736:	bd80      	pop	{r7, pc}
 8005738:	24002d58 	.word	0x24002d58
 800573c:	40014000 	.word	0x40014000

08005740 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8005740:	b580      	push	{r7, lr}
 8005742:	b088      	sub	sp, #32
 8005744:	af00      	add	r7, sp, #0
 8005746:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM2)
 8005748:	687b      	ldr	r3, [r7, #4]
 800574a:	681b      	ldr	r3, [r3, #0]
 800574c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005750:	d10f      	bne.n	8005772 <HAL_TIM_Base_MspInit+0x32>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* TIM2 clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8005752:	4b42      	ldr	r3, [pc, #264]	@ (800585c <HAL_TIM_Base_MspInit+0x11c>)
 8005754:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8005758:	4a40      	ldr	r2, [pc, #256]	@ (800585c <HAL_TIM_Base_MspInit+0x11c>)
 800575a:	f043 0301 	orr.w	r3, r3, #1
 800575e:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 8005762:	4b3e      	ldr	r3, [pc, #248]	@ (800585c <HAL_TIM_Base_MspInit+0x11c>)
 8005764:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8005768:	f003 0301 	and.w	r3, r3, #1
 800576c:	61fb      	str	r3, [r7, #28]
 800576e:	69fb      	ldr	r3, [r7, #28]
    __HAL_RCC_TIM15_CLK_ENABLE();
  /* USER CODE BEGIN TIM15_MspInit 1 */

  /* USER CODE END TIM15_MspInit 1 */
  }
}
 8005770:	e06f      	b.n	8005852 <HAL_TIM_Base_MspInit+0x112>
  else if(tim_baseHandle->Instance==TIM3)
 8005772:	687b      	ldr	r3, [r7, #4]
 8005774:	681b      	ldr	r3, [r3, #0]
 8005776:	4a3a      	ldr	r2, [pc, #232]	@ (8005860 <HAL_TIM_Base_MspInit+0x120>)
 8005778:	4293      	cmp	r3, r2
 800577a:	d10f      	bne.n	800579c <HAL_TIM_Base_MspInit+0x5c>
    __HAL_RCC_TIM3_CLK_ENABLE();
 800577c:	4b37      	ldr	r3, [pc, #220]	@ (800585c <HAL_TIM_Base_MspInit+0x11c>)
 800577e:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8005782:	4a36      	ldr	r2, [pc, #216]	@ (800585c <HAL_TIM_Base_MspInit+0x11c>)
 8005784:	f043 0302 	orr.w	r3, r3, #2
 8005788:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 800578c:	4b33      	ldr	r3, [pc, #204]	@ (800585c <HAL_TIM_Base_MspInit+0x11c>)
 800578e:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8005792:	f003 0302 	and.w	r3, r3, #2
 8005796:	61bb      	str	r3, [r7, #24]
 8005798:	69bb      	ldr	r3, [r7, #24]
}
 800579a:	e05a      	b.n	8005852 <HAL_TIM_Base_MspInit+0x112>
  else if(tim_baseHandle->Instance==TIM4)
 800579c:	687b      	ldr	r3, [r7, #4]
 800579e:	681b      	ldr	r3, [r3, #0]
 80057a0:	4a30      	ldr	r2, [pc, #192]	@ (8005864 <HAL_TIM_Base_MspInit+0x124>)
 80057a2:	4293      	cmp	r3, r2
 80057a4:	d10f      	bne.n	80057c6 <HAL_TIM_Base_MspInit+0x86>
    __HAL_RCC_TIM4_CLK_ENABLE();
 80057a6:	4b2d      	ldr	r3, [pc, #180]	@ (800585c <HAL_TIM_Base_MspInit+0x11c>)
 80057a8:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80057ac:	4a2b      	ldr	r2, [pc, #172]	@ (800585c <HAL_TIM_Base_MspInit+0x11c>)
 80057ae:	f043 0304 	orr.w	r3, r3, #4
 80057b2:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 80057b6:	4b29      	ldr	r3, [pc, #164]	@ (800585c <HAL_TIM_Base_MspInit+0x11c>)
 80057b8:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80057bc:	f003 0304 	and.w	r3, r3, #4
 80057c0:	617b      	str	r3, [r7, #20]
 80057c2:	697b      	ldr	r3, [r7, #20]
}
 80057c4:	e045      	b.n	8005852 <HAL_TIM_Base_MspInit+0x112>
  else if(tim_baseHandle->Instance==TIM5)
 80057c6:	687b      	ldr	r3, [r7, #4]
 80057c8:	681b      	ldr	r3, [r3, #0]
 80057ca:	4a27      	ldr	r2, [pc, #156]	@ (8005868 <HAL_TIM_Base_MspInit+0x128>)
 80057cc:	4293      	cmp	r3, r2
 80057ce:	d10f      	bne.n	80057f0 <HAL_TIM_Base_MspInit+0xb0>
    __HAL_RCC_TIM5_CLK_ENABLE();
 80057d0:	4b22      	ldr	r3, [pc, #136]	@ (800585c <HAL_TIM_Base_MspInit+0x11c>)
 80057d2:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80057d6:	4a21      	ldr	r2, [pc, #132]	@ (800585c <HAL_TIM_Base_MspInit+0x11c>)
 80057d8:	f043 0308 	orr.w	r3, r3, #8
 80057dc:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 80057e0:	4b1e      	ldr	r3, [pc, #120]	@ (800585c <HAL_TIM_Base_MspInit+0x11c>)
 80057e2:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80057e6:	f003 0308 	and.w	r3, r3, #8
 80057ea:	613b      	str	r3, [r7, #16]
 80057ec:	693b      	ldr	r3, [r7, #16]
}
 80057ee:	e030      	b.n	8005852 <HAL_TIM_Base_MspInit+0x112>
  else if(tim_baseHandle->Instance==TIM8)
 80057f0:	687b      	ldr	r3, [r7, #4]
 80057f2:	681b      	ldr	r3, [r3, #0]
 80057f4:	4a1d      	ldr	r2, [pc, #116]	@ (800586c <HAL_TIM_Base_MspInit+0x12c>)
 80057f6:	4293      	cmp	r3, r2
 80057f8:	d117      	bne.n	800582a <HAL_TIM_Base_MspInit+0xea>
    __HAL_RCC_TIM8_CLK_ENABLE();
 80057fa:	4b18      	ldr	r3, [pc, #96]	@ (800585c <HAL_TIM_Base_MspInit+0x11c>)
 80057fc:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8005800:	4a16      	ldr	r2, [pc, #88]	@ (800585c <HAL_TIM_Base_MspInit+0x11c>)
 8005802:	f043 0302 	orr.w	r3, r3, #2
 8005806:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 800580a:	4b14      	ldr	r3, [pc, #80]	@ (800585c <HAL_TIM_Base_MspInit+0x11c>)
 800580c:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8005810:	f003 0302 	and.w	r3, r3, #2
 8005814:	60fb      	str	r3, [r7, #12]
 8005816:	68fb      	ldr	r3, [r7, #12]
    HAL_NVIC_SetPriority(TIM8_UP_TIM13_IRQn, 5, 0);
 8005818:	2200      	movs	r2, #0
 800581a:	2105      	movs	r1, #5
 800581c:	202c      	movs	r0, #44	@ 0x2c
 800581e:	f002 fbb5 	bl	8007f8c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM8_UP_TIM13_IRQn);
 8005822:	202c      	movs	r0, #44	@ 0x2c
 8005824:	f002 fbcc 	bl	8007fc0 <HAL_NVIC_EnableIRQ>
}
 8005828:	e013      	b.n	8005852 <HAL_TIM_Base_MspInit+0x112>
  else if(tim_baseHandle->Instance==TIM15)
 800582a:	687b      	ldr	r3, [r7, #4]
 800582c:	681b      	ldr	r3, [r3, #0]
 800582e:	4a10      	ldr	r2, [pc, #64]	@ (8005870 <HAL_TIM_Base_MspInit+0x130>)
 8005830:	4293      	cmp	r3, r2
 8005832:	d10e      	bne.n	8005852 <HAL_TIM_Base_MspInit+0x112>
    __HAL_RCC_TIM15_CLK_ENABLE();
 8005834:	4b09      	ldr	r3, [pc, #36]	@ (800585c <HAL_TIM_Base_MspInit+0x11c>)
 8005836:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800583a:	4a08      	ldr	r2, [pc, #32]	@ (800585c <HAL_TIM_Base_MspInit+0x11c>)
 800583c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005840:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8005844:	4b05      	ldr	r3, [pc, #20]	@ (800585c <HAL_TIM_Base_MspInit+0x11c>)
 8005846:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800584a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800584e:	60bb      	str	r3, [r7, #8]
 8005850:	68bb      	ldr	r3, [r7, #8]
}
 8005852:	bf00      	nop
 8005854:	3720      	adds	r7, #32
 8005856:	46bd      	mov	sp, r7
 8005858:	bd80      	pop	{r7, pc}
 800585a:	bf00      	nop
 800585c:	58024400 	.word	0x58024400
 8005860:	40000400 	.word	0x40000400
 8005864:	40000800 	.word	0x40000800
 8005868:	40000c00 	.word	0x40000c00
 800586c:	40010400 	.word	0x40010400
 8005870:	40014000 	.word	0x40014000

08005874 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 8005874:	b580      	push	{r7, lr}
 8005876:	b08c      	sub	sp, #48	@ 0x30
 8005878:	af00      	add	r7, sp, #0
 800587a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800587c:	f107 031c 	add.w	r3, r7, #28
 8005880:	2200      	movs	r2, #0
 8005882:	601a      	str	r2, [r3, #0]
 8005884:	605a      	str	r2, [r3, #4]
 8005886:	609a      	str	r2, [r3, #8]
 8005888:	60da      	str	r2, [r3, #12]
 800588a:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM2)
 800588c:	687b      	ldr	r3, [r7, #4]
 800588e:	681b      	ldr	r3, [r3, #0]
 8005890:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005894:	d13f      	bne.n	8005916 <HAL_TIM_MspPostInit+0xa2>
  {
  /* USER CODE BEGIN TIM2_MspPostInit 0 */

  /* USER CODE END TIM2_MspPostInit 0 */
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8005896:	4b59      	ldr	r3, [pc, #356]	@ (80059fc <HAL_TIM_MspPostInit+0x188>)
 8005898:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800589c:	4a57      	ldr	r2, [pc, #348]	@ (80059fc <HAL_TIM_MspPostInit+0x188>)
 800589e:	f043 0301 	orr.w	r3, r3, #1
 80058a2:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80058a6:	4b55      	ldr	r3, [pc, #340]	@ (80059fc <HAL_TIM_MspPostInit+0x188>)
 80058a8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80058ac:	f003 0301 	and.w	r3, r3, #1
 80058b0:	61bb      	str	r3, [r7, #24]
 80058b2:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80058b4:	4b51      	ldr	r3, [pc, #324]	@ (80059fc <HAL_TIM_MspPostInit+0x188>)
 80058b6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80058ba:	4a50      	ldr	r2, [pc, #320]	@ (80059fc <HAL_TIM_MspPostInit+0x188>)
 80058bc:	f043 0302 	orr.w	r3, r3, #2
 80058c0:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80058c4:	4b4d      	ldr	r3, [pc, #308]	@ (80059fc <HAL_TIM_MspPostInit+0x188>)
 80058c6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80058ca:	f003 0302 	and.w	r3, r3, #2
 80058ce:	617b      	str	r3, [r7, #20]
 80058d0:	697b      	ldr	r3, [r7, #20]
    /**TIM2 GPIO Configuration
    PA15(JTDI)     ------> TIM2_CH1
    PB3(JTDO/TRACESWO)     ------> TIM2_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_15;
 80058d2:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80058d6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80058d8:	2302      	movs	r3, #2
 80058da:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80058dc:	2300      	movs	r3, #0
 80058de:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80058e0:	2300      	movs	r3, #0
 80058e2:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 80058e4:	2301      	movs	r3, #1
 80058e6:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80058e8:	f107 031c 	add.w	r3, r7, #28
 80058ec:	4619      	mov	r1, r3
 80058ee:	4844      	ldr	r0, [pc, #272]	@ (8005a00 <HAL_TIM_MspPostInit+0x18c>)
 80058f0:	f006 fb46 	bl	800bf80 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_3;
 80058f4:	2308      	movs	r3, #8
 80058f6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80058f8:	2302      	movs	r3, #2
 80058fa:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80058fc:	2300      	movs	r3, #0
 80058fe:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8005900:	2300      	movs	r3, #0
 8005902:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8005904:	2301      	movs	r3, #1
 8005906:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8005908:	f107 031c 	add.w	r3, r7, #28
 800590c:	4619      	mov	r1, r3
 800590e:	483d      	ldr	r0, [pc, #244]	@ (8005a04 <HAL_TIM_MspPostInit+0x190>)
 8005910:	f006 fb36 	bl	800bf80 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM15_MspPostInit 1 */

  /* USER CODE END TIM15_MspPostInit 1 */
  }

}
 8005914:	e06e      	b.n	80059f4 <HAL_TIM_MspPostInit+0x180>
  else if(timHandle->Instance==TIM3)
 8005916:	687b      	ldr	r3, [r7, #4]
 8005918:	681b      	ldr	r3, [r3, #0]
 800591a:	4a3b      	ldr	r2, [pc, #236]	@ (8005a08 <HAL_TIM_MspPostInit+0x194>)
 800591c:	4293      	cmp	r3, r2
 800591e:	d11f      	bne.n	8005960 <HAL_TIM_MspPostInit+0xec>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8005920:	4b36      	ldr	r3, [pc, #216]	@ (80059fc <HAL_TIM_MspPostInit+0x188>)
 8005922:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8005926:	4a35      	ldr	r2, [pc, #212]	@ (80059fc <HAL_TIM_MspPostInit+0x188>)
 8005928:	f043 0302 	orr.w	r3, r3, #2
 800592c:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8005930:	4b32      	ldr	r3, [pc, #200]	@ (80059fc <HAL_TIM_MspPostInit+0x188>)
 8005932:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8005936:	f003 0302 	and.w	r3, r3, #2
 800593a:	613b      	str	r3, [r7, #16]
 800593c:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5;
 800593e:	2330      	movs	r3, #48	@ 0x30
 8005940:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005942:	2302      	movs	r3, #2
 8005944:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005946:	2300      	movs	r3, #0
 8005948:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800594a:	2300      	movs	r3, #0
 800594c:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 800594e:	2302      	movs	r3, #2
 8005950:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8005952:	f107 031c 	add.w	r3, r7, #28
 8005956:	4619      	mov	r1, r3
 8005958:	482a      	ldr	r0, [pc, #168]	@ (8005a04 <HAL_TIM_MspPostInit+0x190>)
 800595a:	f006 fb11 	bl	800bf80 <HAL_GPIO_Init>
}
 800595e:	e049      	b.n	80059f4 <HAL_TIM_MspPostInit+0x180>
  else if(timHandle->Instance==TIM4)
 8005960:	687b      	ldr	r3, [r7, #4]
 8005962:	681b      	ldr	r3, [r3, #0]
 8005964:	4a29      	ldr	r2, [pc, #164]	@ (8005a0c <HAL_TIM_MspPostInit+0x198>)
 8005966:	4293      	cmp	r3, r2
 8005968:	d11f      	bne.n	80059aa <HAL_TIM_MspPostInit+0x136>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800596a:	4b24      	ldr	r3, [pc, #144]	@ (80059fc <HAL_TIM_MspPostInit+0x188>)
 800596c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8005970:	4a22      	ldr	r2, [pc, #136]	@ (80059fc <HAL_TIM_MspPostInit+0x188>)
 8005972:	f043 0302 	orr.w	r3, r3, #2
 8005976:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800597a:	4b20      	ldr	r3, [pc, #128]	@ (80059fc <HAL_TIM_MspPostInit+0x188>)
 800597c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8005980:	f003 0302 	and.w	r3, r3, #2
 8005984:	60fb      	str	r3, [r7, #12]
 8005986:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8005988:	23c0      	movs	r3, #192	@ 0xc0
 800598a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800598c:	2302      	movs	r3, #2
 800598e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005990:	2300      	movs	r3, #0
 8005992:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8005994:	2300      	movs	r3, #0
 8005996:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 8005998:	2302      	movs	r3, #2
 800599a:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800599c:	f107 031c 	add.w	r3, r7, #28
 80059a0:	4619      	mov	r1, r3
 80059a2:	4818      	ldr	r0, [pc, #96]	@ (8005a04 <HAL_TIM_MspPostInit+0x190>)
 80059a4:	f006 faec 	bl	800bf80 <HAL_GPIO_Init>
}
 80059a8:	e024      	b.n	80059f4 <HAL_TIM_MspPostInit+0x180>
  else if(timHandle->Instance==TIM15)
 80059aa:	687b      	ldr	r3, [r7, #4]
 80059ac:	681b      	ldr	r3, [r3, #0]
 80059ae:	4a18      	ldr	r2, [pc, #96]	@ (8005a10 <HAL_TIM_MspPostInit+0x19c>)
 80059b0:	4293      	cmp	r3, r2
 80059b2:	d11f      	bne.n	80059f4 <HAL_TIM_MspPostInit+0x180>
    __HAL_RCC_GPIOC_CLK_ENABLE();
 80059b4:	4b11      	ldr	r3, [pc, #68]	@ (80059fc <HAL_TIM_MspPostInit+0x188>)
 80059b6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80059ba:	4a10      	ldr	r2, [pc, #64]	@ (80059fc <HAL_TIM_MspPostInit+0x188>)
 80059bc:	f043 0304 	orr.w	r3, r3, #4
 80059c0:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80059c4:	4b0d      	ldr	r3, [pc, #52]	@ (80059fc <HAL_TIM_MspPostInit+0x188>)
 80059c6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80059ca:	f003 0304 	and.w	r3, r3, #4
 80059ce:	60bb      	str	r3, [r7, #8]
 80059d0:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = BZ_Pin;
 80059d2:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80059d6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80059d8:	2302      	movs	r3, #2
 80059da:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80059dc:	2300      	movs	r3, #0
 80059de:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80059e0:	2300      	movs	r3, #0
 80059e2:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM15;
 80059e4:	2302      	movs	r3, #2
 80059e6:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(BZ_GPIO_Port, &GPIO_InitStruct);
 80059e8:	f107 031c 	add.w	r3, r7, #28
 80059ec:	4619      	mov	r1, r3
 80059ee:	4809      	ldr	r0, [pc, #36]	@ (8005a14 <HAL_TIM_MspPostInit+0x1a0>)
 80059f0:	f006 fac6 	bl	800bf80 <HAL_GPIO_Init>
}
 80059f4:	bf00      	nop
 80059f6:	3730      	adds	r7, #48	@ 0x30
 80059f8:	46bd      	mov	sp, r7
 80059fa:	bd80      	pop	{r7, pc}
 80059fc:	58024400 	.word	0x58024400
 8005a00:	58020000 	.word	0x58020000
 8005a04:	58020400 	.word	0x58020400
 8005a08:	40000400 	.word	0x40000400
 8005a0c:	40000800 	.word	0x40000800
 8005a10:	40014000 	.word	0x40014000
 8005a14:	58020800 	.word	0x58020800

08005a18 <MX_USART3_UART_Init>:
DMA_HandleTypeDef hdma_usart3_tx;

/* USART3 init function */

void MX_USART3_UART_Init(void)
{
 8005a18:	b580      	push	{r7, lr}
 8005a1a:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8005a1c:	4b22      	ldr	r3, [pc, #136]	@ (8005aa8 <MX_USART3_UART_Init+0x90>)
 8005a1e:	4a23      	ldr	r2, [pc, #140]	@ (8005aac <MX_USART3_UART_Init+0x94>)
 8005a20:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 8005a22:	4b21      	ldr	r3, [pc, #132]	@ (8005aa8 <MX_USART3_UART_Init+0x90>)
 8005a24:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8005a28:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8005a2a:	4b1f      	ldr	r3, [pc, #124]	@ (8005aa8 <MX_USART3_UART_Init+0x90>)
 8005a2c:	2200      	movs	r2, #0
 8005a2e:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8005a30:	4b1d      	ldr	r3, [pc, #116]	@ (8005aa8 <MX_USART3_UART_Init+0x90>)
 8005a32:	2200      	movs	r2, #0
 8005a34:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8005a36:	4b1c      	ldr	r3, [pc, #112]	@ (8005aa8 <MX_USART3_UART_Init+0x90>)
 8005a38:	2200      	movs	r2, #0
 8005a3a:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8005a3c:	4b1a      	ldr	r3, [pc, #104]	@ (8005aa8 <MX_USART3_UART_Init+0x90>)
 8005a3e:	220c      	movs	r2, #12
 8005a40:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8005a42:	4b19      	ldr	r3, [pc, #100]	@ (8005aa8 <MX_USART3_UART_Init+0x90>)
 8005a44:	2200      	movs	r2, #0
 8005a46:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8005a48:	4b17      	ldr	r3, [pc, #92]	@ (8005aa8 <MX_USART3_UART_Init+0x90>)
 8005a4a:	2200      	movs	r2, #0
 8005a4c:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8005a4e:	4b16      	ldr	r3, [pc, #88]	@ (8005aa8 <MX_USART3_UART_Init+0x90>)
 8005a50:	2200      	movs	r2, #0
 8005a52:	621a      	str	r2, [r3, #32]
  huart3.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8005a54:	4b14      	ldr	r3, [pc, #80]	@ (8005aa8 <MX_USART3_UART_Init+0x90>)
 8005a56:	2200      	movs	r2, #0
 8005a58:	625a      	str	r2, [r3, #36]	@ 0x24
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8005a5a:	4b13      	ldr	r3, [pc, #76]	@ (8005aa8 <MX_USART3_UART_Init+0x90>)
 8005a5c:	2200      	movs	r2, #0
 8005a5e:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8005a60:	4811      	ldr	r0, [pc, #68]	@ (8005aa8 <MX_USART3_UART_Init+0x90>)
 8005a62:	f00d fd77 	bl	8013554 <HAL_UART_Init>
 8005a66:	4603      	mov	r3, r0
 8005a68:	2b00      	cmp	r3, #0
 8005a6a:	d001      	beq.n	8005a70 <MX_USART3_UART_Init+0x58>
  {
    Error_Handler();
 8005a6c:	f7fd fb6e 	bl	800314c <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart3, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8005a70:	2100      	movs	r1, #0
 8005a72:	480d      	ldr	r0, [pc, #52]	@ (8005aa8 <MX_USART3_UART_Init+0x90>)
 8005a74:	f010 fc13 	bl	801629e <HAL_UARTEx_SetTxFifoThreshold>
 8005a78:	4603      	mov	r3, r0
 8005a7a:	2b00      	cmp	r3, #0
 8005a7c:	d001      	beq.n	8005a82 <MX_USART3_UART_Init+0x6a>
  {
    Error_Handler();
 8005a7e:	f7fd fb65 	bl	800314c <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart3, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8005a82:	2100      	movs	r1, #0
 8005a84:	4808      	ldr	r0, [pc, #32]	@ (8005aa8 <MX_USART3_UART_Init+0x90>)
 8005a86:	f010 fc48 	bl	801631a <HAL_UARTEx_SetRxFifoThreshold>
 8005a8a:	4603      	mov	r3, r0
 8005a8c:	2b00      	cmp	r3, #0
 8005a8e:	d001      	beq.n	8005a94 <MX_USART3_UART_Init+0x7c>
  {
    Error_Handler();
 8005a90:	f7fd fb5c 	bl	800314c <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart3) != HAL_OK)
 8005a94:	4804      	ldr	r0, [pc, #16]	@ (8005aa8 <MX_USART3_UART_Init+0x90>)
 8005a96:	f010 fbc9 	bl	801622c <HAL_UARTEx_DisableFifoMode>
 8005a9a:	4603      	mov	r3, r0
 8005a9c:	2b00      	cmp	r3, #0
 8005a9e:	d001      	beq.n	8005aa4 <MX_USART3_UART_Init+0x8c>
  {
    Error_Handler();
 8005aa0:	f7fd fb54 	bl	800314c <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8005aa4:	bf00      	nop
 8005aa6:	bd80      	pop	{r7, pc}
 8005aa8:	24002da4 	.word	0x24002da4
 8005aac:	40004800 	.word	0x40004800

08005ab0 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8005ab0:	b580      	push	{r7, lr}
 8005ab2:	b0b8      	sub	sp, #224	@ 0xe0
 8005ab4:	af00      	add	r7, sp, #0
 8005ab6:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8005ab8:	f107 03cc 	add.w	r3, r7, #204	@ 0xcc
 8005abc:	2200      	movs	r2, #0
 8005abe:	601a      	str	r2, [r3, #0]
 8005ac0:	605a      	str	r2, [r3, #4]
 8005ac2:	609a      	str	r2, [r3, #8]
 8005ac4:	60da      	str	r2, [r3, #12]
 8005ac6:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8005ac8:	f107 0310 	add.w	r3, r7, #16
 8005acc:	22b8      	movs	r2, #184	@ 0xb8
 8005ace:	2100      	movs	r1, #0
 8005ad0:	4618      	mov	r0, r3
 8005ad2:	f015 fdb7 	bl	801b644 <memset>
  if(uartHandle->Instance==USART3)
 8005ad6:	687b      	ldr	r3, [r7, #4]
 8005ad8:	681b      	ldr	r3, [r3, #0]
 8005ada:	4a42      	ldr	r2, [pc, #264]	@ (8005be4 <HAL_UART_MspInit+0x134>)
 8005adc:	4293      	cmp	r3, r2
 8005ade:	d17c      	bne.n	8005bda <HAL_UART_MspInit+0x12a>

  /* USER CODE END USART3_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 8005ae0:	f04f 0202 	mov.w	r2, #2
 8005ae4:	f04f 0300 	mov.w	r3, #0
 8005ae8:	e9c7 2304 	strd	r2, r3, [r7, #16]
    PeriphClkInitStruct.Usart234578ClockSelection = RCC_USART234578CLKSOURCE_D2PCLK1;
 8005aec:	2300      	movs	r3, #0
 8005aee:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8005af2:	f107 0310 	add.w	r3, r7, #16
 8005af6:	4618      	mov	r0, r3
 8005af8:	f009 fe22 	bl	800f740 <HAL_RCCEx_PeriphCLKConfig>
 8005afc:	4603      	mov	r3, r0
 8005afe:	2b00      	cmp	r3, #0
 8005b00:	d001      	beq.n	8005b06 <HAL_UART_MspInit+0x56>
    {
      Error_Handler();
 8005b02:	f7fd fb23 	bl	800314c <Error_Handler>
    }

    /* USART3 clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 8005b06:	4b38      	ldr	r3, [pc, #224]	@ (8005be8 <HAL_UART_MspInit+0x138>)
 8005b08:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8005b0c:	4a36      	ldr	r2, [pc, #216]	@ (8005be8 <HAL_UART_MspInit+0x138>)
 8005b0e:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8005b12:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 8005b16:	4b34      	ldr	r3, [pc, #208]	@ (8005be8 <HAL_UART_MspInit+0x138>)
 8005b18:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8005b1c:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8005b20:	60fb      	str	r3, [r7, #12]
 8005b22:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8005b24:	4b30      	ldr	r3, [pc, #192]	@ (8005be8 <HAL_UART_MspInit+0x138>)
 8005b26:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8005b2a:	4a2f      	ldr	r2, [pc, #188]	@ (8005be8 <HAL_UART_MspInit+0x138>)
 8005b2c:	f043 0304 	orr.w	r3, r3, #4
 8005b30:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8005b34:	4b2c      	ldr	r3, [pc, #176]	@ (8005be8 <HAL_UART_MspInit+0x138>)
 8005b36:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8005b3a:	f003 0304 	and.w	r3, r3, #4
 8005b3e:	60bb      	str	r3, [r7, #8]
 8005b40:	68bb      	ldr	r3, [r7, #8]
    /**USART3 GPIO Configuration
    PC10     ------> USART3_TX
    PC11     ------> USART3_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 8005b42:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 8005b46:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005b4a:	2302      	movs	r3, #2
 8005b4c:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005b50:	2300      	movs	r3, #0
 8005b52:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8005b56:	2300      	movs	r3, #0
 8005b58:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8005b5c:	2307      	movs	r3, #7
 8005b5e:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8005b62:	f107 03cc 	add.w	r3, r7, #204	@ 0xcc
 8005b66:	4619      	mov	r1, r3
 8005b68:	4820      	ldr	r0, [pc, #128]	@ (8005bec <HAL_UART_MspInit+0x13c>)
 8005b6a:	f006 fa09 	bl	800bf80 <HAL_GPIO_Init>

    /* USART3 DMA Init */
    /* USART3_TX Init */
    hdma_usart3_tx.Instance = DMA1_Stream3;
 8005b6e:	4b20      	ldr	r3, [pc, #128]	@ (8005bf0 <HAL_UART_MspInit+0x140>)
 8005b70:	4a20      	ldr	r2, [pc, #128]	@ (8005bf4 <HAL_UART_MspInit+0x144>)
 8005b72:	601a      	str	r2, [r3, #0]
    hdma_usart3_tx.Init.Request = DMA_REQUEST_USART3_TX;
 8005b74:	4b1e      	ldr	r3, [pc, #120]	@ (8005bf0 <HAL_UART_MspInit+0x140>)
 8005b76:	222e      	movs	r2, #46	@ 0x2e
 8005b78:	605a      	str	r2, [r3, #4]
    hdma_usart3_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8005b7a:	4b1d      	ldr	r3, [pc, #116]	@ (8005bf0 <HAL_UART_MspInit+0x140>)
 8005b7c:	2240      	movs	r2, #64	@ 0x40
 8005b7e:	609a      	str	r2, [r3, #8]
    hdma_usart3_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8005b80:	4b1b      	ldr	r3, [pc, #108]	@ (8005bf0 <HAL_UART_MspInit+0x140>)
 8005b82:	2200      	movs	r2, #0
 8005b84:	60da      	str	r2, [r3, #12]
    hdma_usart3_tx.Init.MemInc = DMA_MINC_ENABLE;
 8005b86:	4b1a      	ldr	r3, [pc, #104]	@ (8005bf0 <HAL_UART_MspInit+0x140>)
 8005b88:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8005b8c:	611a      	str	r2, [r3, #16]
    hdma_usart3_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8005b8e:	4b18      	ldr	r3, [pc, #96]	@ (8005bf0 <HAL_UART_MspInit+0x140>)
 8005b90:	2200      	movs	r2, #0
 8005b92:	615a      	str	r2, [r3, #20]
    hdma_usart3_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8005b94:	4b16      	ldr	r3, [pc, #88]	@ (8005bf0 <HAL_UART_MspInit+0x140>)
 8005b96:	2200      	movs	r2, #0
 8005b98:	619a      	str	r2, [r3, #24]
    hdma_usart3_tx.Init.Mode = DMA_NORMAL;
 8005b9a:	4b15      	ldr	r3, [pc, #84]	@ (8005bf0 <HAL_UART_MspInit+0x140>)
 8005b9c:	2200      	movs	r2, #0
 8005b9e:	61da      	str	r2, [r3, #28]
    hdma_usart3_tx.Init.Priority = DMA_PRIORITY_MEDIUM;
 8005ba0:	4b13      	ldr	r3, [pc, #76]	@ (8005bf0 <HAL_UART_MspInit+0x140>)
 8005ba2:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 8005ba6:	621a      	str	r2, [r3, #32]
    hdma_usart3_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8005ba8:	4b11      	ldr	r3, [pc, #68]	@ (8005bf0 <HAL_UART_MspInit+0x140>)
 8005baa:	2200      	movs	r2, #0
 8005bac:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_usart3_tx) != HAL_OK)
 8005bae:	4810      	ldr	r0, [pc, #64]	@ (8005bf0 <HAL_UART_MspInit+0x140>)
 8005bb0:	f002 fa8c 	bl	80080cc <HAL_DMA_Init>
 8005bb4:	4603      	mov	r3, r0
 8005bb6:	2b00      	cmp	r3, #0
 8005bb8:	d001      	beq.n	8005bbe <HAL_UART_MspInit+0x10e>
    {
      Error_Handler();
 8005bba:	f7fd fac7 	bl	800314c <Error_Handler>
    }

    __HAL_LINKDMA(uartHandle,hdmatx,hdma_usart3_tx);
 8005bbe:	687b      	ldr	r3, [r7, #4]
 8005bc0:	4a0b      	ldr	r2, [pc, #44]	@ (8005bf0 <HAL_UART_MspInit+0x140>)
 8005bc2:	67da      	str	r2, [r3, #124]	@ 0x7c
 8005bc4:	4a0a      	ldr	r2, [pc, #40]	@ (8005bf0 <HAL_UART_MspInit+0x140>)
 8005bc6:	687b      	ldr	r3, [r7, #4]
 8005bc8:	6393      	str	r3, [r2, #56]	@ 0x38

    /* USART3 interrupt Init */
    HAL_NVIC_SetPriority(USART3_IRQn, 7, 0);
 8005bca:	2200      	movs	r2, #0
 8005bcc:	2107      	movs	r1, #7
 8005bce:	2027      	movs	r0, #39	@ 0x27
 8005bd0:	f002 f9dc 	bl	8007f8c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
 8005bd4:	2027      	movs	r0, #39	@ 0x27
 8005bd6:	f002 f9f3 	bl	8007fc0 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }
}
 8005bda:	bf00      	nop
 8005bdc:	37e0      	adds	r7, #224	@ 0xe0
 8005bde:	46bd      	mov	sp, r7
 8005be0:	bd80      	pop	{r7, pc}
 8005be2:	bf00      	nop
 8005be4:	40004800 	.word	0x40004800
 8005be8:	58024400 	.word	0x58024400
 8005bec:	58020800 	.word	0x58020800
 8005bf0:	24002e38 	.word	0x24002e38
 8005bf4:	40020058 	.word	0x40020058

08005bf8 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack      /* set stack pointer */
 8005bf8:	f8df d038 	ldr.w	sp, [pc, #56]	@ 8005c34 <LoopFillZerobss+0xe>

/* Call the ExitRun0Mode function to configure the power supply */
  bl  ExitRun0Mode
 8005bfc:	f7ff fabc 	bl	8005178 <ExitRun0Mode>
/* Call the clock system initialization function.*/
  bl  SystemInit
 8005c00:	f7ff fa2a 	bl	8005058 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8005c04:	480c      	ldr	r0, [pc, #48]	@ (8005c38 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8005c06:	490d      	ldr	r1, [pc, #52]	@ (8005c3c <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8005c08:	4a0d      	ldr	r2, [pc, #52]	@ (8005c40 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8005c0a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8005c0c:	e002      	b.n	8005c14 <LoopCopyDataInit>

08005c0e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8005c0e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8005c10:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8005c12:	3304      	adds	r3, #4

08005c14 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8005c14:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8005c16:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8005c18:	d3f9      	bcc.n	8005c0e <CopyDataInit>
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8005c1a:	4a0a      	ldr	r2, [pc, #40]	@ (8005c44 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8005c1c:	4c0a      	ldr	r4, [pc, #40]	@ (8005c48 <LoopFillZerobss+0x22>)
  movs r3, #0
 8005c1e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8005c20:	e001      	b.n	8005c26 <LoopFillZerobss>

08005c22 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8005c22:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8005c24:	3204      	adds	r2, #4

08005c26 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8005c26:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8005c28:	d3fb      	bcc.n	8005c22 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8005c2a:	f015 fdcd 	bl	801b7c8 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8005c2e:	f7fd f8ef 	bl	8002e10 <main>
  bx  lr
 8005c32:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8005c34:	24050000 	.word	0x24050000
  ldr r0, =_sdata
 8005c38:	24000000 	.word	0x24000000
  ldr r1, =_edata
 8005c3c:	240001dc 	.word	0x240001dc
  ldr r2, =_sidata
 8005c40:	080201b8 	.word	0x080201b8
  ldr r2, =_sbss
 8005c44:	240001e8 	.word	0x240001e8
  ldr r4, =_ebss
 8005c48:	240143f0 	.word	0x240143f0

08005c4c <ADC3_IRQHandler>:
 * @retval None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8005c4c:	e7fe      	b.n	8005c4c <ADC3_IRQHandler>
	...

08005c50 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8005c50:	b580      	push	{r7, lr}
 8005c52:	b082      	sub	sp, #8
 8005c54:	af00      	add	r7, sp, #0
   __HAL_ART_CONFIG_BASE_ADDRESS(0x08100000UL);  /* Configure the Cortex-M4 ART Base address to the Flash Bank 2 : */
   __HAL_ART_ENABLE();                           /* Enable the Cortex-M4 ART */
#endif /* DUAL_CORE &&  CORE_CM4 */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8005c56:	2003      	movs	r0, #3
 8005c58:	f002 f98d 	bl	8007f76 <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8005c5c:	f009 fb58 	bl	800f310 <HAL_RCC_GetSysClockFreq>
 8005c60:	4602      	mov	r2, r0
 8005c62:	4b15      	ldr	r3, [pc, #84]	@ (8005cb8 <HAL_Init+0x68>)
 8005c64:	699b      	ldr	r3, [r3, #24]
 8005c66:	0a1b      	lsrs	r3, r3, #8
 8005c68:	f003 030f 	and.w	r3, r3, #15
 8005c6c:	4913      	ldr	r1, [pc, #76]	@ (8005cbc <HAL_Init+0x6c>)
 8005c6e:	5ccb      	ldrb	r3, [r1, r3]
 8005c70:	f003 031f 	and.w	r3, r3, #31
 8005c74:	fa22 f303 	lsr.w	r3, r2, r3
 8005c78:	607b      	str	r3, [r7, #4]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

  /* Update the SystemD2Clock global variable */
#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8005c7a:	4b0f      	ldr	r3, [pc, #60]	@ (8005cb8 <HAL_Init+0x68>)
 8005c7c:	699b      	ldr	r3, [r3, #24]
 8005c7e:	f003 030f 	and.w	r3, r3, #15
 8005c82:	4a0e      	ldr	r2, [pc, #56]	@ (8005cbc <HAL_Init+0x6c>)
 8005c84:	5cd3      	ldrb	r3, [r2, r3]
 8005c86:	f003 031f 	and.w	r3, r3, #31
 8005c8a:	687a      	ldr	r2, [r7, #4]
 8005c8c:	fa22 f303 	lsr.w	r3, r2, r3
 8005c90:	4a0b      	ldr	r2, [pc, #44]	@ (8005cc0 <HAL_Init+0x70>)
 8005c92:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8005c94:	4a0b      	ldr	r2, [pc, #44]	@ (8005cc4 <HAL_Init+0x74>)
 8005c96:	687b      	ldr	r3, [r7, #4]
 8005c98:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if(HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8005c9a:	200f      	movs	r0, #15
 8005c9c:	f7ff f838 	bl	8004d10 <HAL_InitTick>
 8005ca0:	4603      	mov	r3, r0
 8005ca2:	2b00      	cmp	r3, #0
 8005ca4:	d001      	beq.n	8005caa <HAL_Init+0x5a>
  {
    return HAL_ERROR;
 8005ca6:	2301      	movs	r3, #1
 8005ca8:	e002      	b.n	8005cb0 <HAL_Init+0x60>
  }

  /* Init the low level hardware */
  HAL_MspInit();
 8005caa:	f7ff f813 	bl	8004cd4 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8005cae:	2300      	movs	r3, #0
}
 8005cb0:	4618      	mov	r0, r3
 8005cb2:	3708      	adds	r7, #8
 8005cb4:	46bd      	mov	sp, r7
 8005cb6:	bd80      	pop	{r7, pc}
 8005cb8:	58024400 	.word	0x58024400
 8005cbc:	0801fd18 	.word	0x0801fd18
 8005cc0:	24000004 	.word	0x24000004
 8005cc4:	24000000 	.word	0x24000000

08005cc8 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8005cc8:	b480      	push	{r7}
 8005cca:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8005ccc:	4b06      	ldr	r3, [pc, #24]	@ (8005ce8 <HAL_IncTick+0x20>)
 8005cce:	781b      	ldrb	r3, [r3, #0]
 8005cd0:	461a      	mov	r2, r3
 8005cd2:	4b06      	ldr	r3, [pc, #24]	@ (8005cec <HAL_IncTick+0x24>)
 8005cd4:	681b      	ldr	r3, [r3, #0]
 8005cd6:	4413      	add	r3, r2
 8005cd8:	4a04      	ldr	r2, [pc, #16]	@ (8005cec <HAL_IncTick+0x24>)
 8005cda:	6013      	str	r3, [r2, #0]
}
 8005cdc:	bf00      	nop
 8005cde:	46bd      	mov	sp, r7
 8005ce0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ce4:	4770      	bx	lr
 8005ce6:	bf00      	nop
 8005ce8:	2400000c 	.word	0x2400000c
 8005cec:	24002eb0 	.word	0x24002eb0

08005cf0 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8005cf0:	b480      	push	{r7}
 8005cf2:	af00      	add	r7, sp, #0
  return uwTick;
 8005cf4:	4b03      	ldr	r3, [pc, #12]	@ (8005d04 <HAL_GetTick+0x14>)
 8005cf6:	681b      	ldr	r3, [r3, #0]
}
 8005cf8:	4618      	mov	r0, r3
 8005cfa:	46bd      	mov	sp, r7
 8005cfc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d00:	4770      	bx	lr
 8005d02:	bf00      	nop
 8005d04:	24002eb0 	.word	0x24002eb0

08005d08 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8005d08:	b580      	push	{r7, lr}
 8005d0a:	b084      	sub	sp, #16
 8005d0c:	af00      	add	r7, sp, #0
 8005d0e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8005d10:	f7ff ffee 	bl	8005cf0 <HAL_GetTick>
 8005d14:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8005d16:	687b      	ldr	r3, [r7, #4]
 8005d18:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8005d1a:	68fb      	ldr	r3, [r7, #12]
 8005d1c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005d20:	d005      	beq.n	8005d2e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8005d22:	4b0a      	ldr	r3, [pc, #40]	@ (8005d4c <HAL_Delay+0x44>)
 8005d24:	781b      	ldrb	r3, [r3, #0]
 8005d26:	461a      	mov	r2, r3
 8005d28:	68fb      	ldr	r3, [r7, #12]
 8005d2a:	4413      	add	r3, r2
 8005d2c:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8005d2e:	bf00      	nop
 8005d30:	f7ff ffde 	bl	8005cf0 <HAL_GetTick>
 8005d34:	4602      	mov	r2, r0
 8005d36:	68bb      	ldr	r3, [r7, #8]
 8005d38:	1ad3      	subs	r3, r2, r3
 8005d3a:	68fa      	ldr	r2, [r7, #12]
 8005d3c:	429a      	cmp	r2, r3
 8005d3e:	d8f7      	bhi.n	8005d30 <HAL_Delay+0x28>
  {
  }
}
 8005d40:	bf00      	nop
 8005d42:	bf00      	nop
 8005d44:	3710      	adds	r7, #16
 8005d46:	46bd      	mov	sp, r7
 8005d48:	bd80      	pop	{r7, pc}
 8005d4a:	bf00      	nop
 8005d4c:	2400000c 	.word	0x2400000c

08005d50 <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 8005d50:	b480      	push	{r7}
 8005d52:	b083      	sub	sp, #12
 8005d54:	af00      	add	r7, sp, #0
 8005d56:	6078      	str	r0, [r7, #4]
 8005d58:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 8005d5a:	687b      	ldr	r3, [r7, #4]
 8005d5c:	689b      	ldr	r3, [r3, #8]
 8005d5e:	f423 127c 	bic.w	r2, r3, #4128768	@ 0x3f0000
 8005d62:	683b      	ldr	r3, [r7, #0]
 8005d64:	431a      	orrs	r2, r3
 8005d66:	687b      	ldr	r3, [r7, #4]
 8005d68:	609a      	str	r2, [r3, #8]
}
 8005d6a:	bf00      	nop
 8005d6c:	370c      	adds	r7, #12
 8005d6e:	46bd      	mov	sp, r7
 8005d70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d74:	4770      	bx	lr

08005d76 <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 8005d76:	b480      	push	{r7}
 8005d78:	b083      	sub	sp, #12
 8005d7a:	af00      	add	r7, sp, #0
 8005d7c:	6078      	str	r0, [r7, #4]
 8005d7e:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 8005d80:	687b      	ldr	r3, [r7, #4]
 8005d82:	689b      	ldr	r3, [r3, #8]
 8005d84:	f023 72e0 	bic.w	r2, r3, #29360128	@ 0x1c00000
 8005d88:	683b      	ldr	r3, [r7, #0]
 8005d8a:	431a      	orrs	r2, r3
 8005d8c:	687b      	ldr	r3, [r7, #4]
 8005d8e:	609a      	str	r2, [r3, #8]
}
 8005d90:	bf00      	nop
 8005d92:	370c      	adds	r7, #12
 8005d94:	46bd      	mov	sp, r7
 8005d96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d9a:	4770      	bx	lr

08005d9c <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8005d9c:	b480      	push	{r7}
 8005d9e:	b083      	sub	sp, #12
 8005da0:	af00      	add	r7, sp, #0
 8005da2:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 8005da4:	687b      	ldr	r3, [r7, #4]
 8005da6:	689b      	ldr	r3, [r3, #8]
 8005da8:	f003 73e0 	and.w	r3, r3, #29360128	@ 0x1c00000
}
 8005dac:	4618      	mov	r0, r3
 8005dae:	370c      	adds	r7, #12
 8005db0:	46bd      	mov	sp, r7
 8005db2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005db6:	4770      	bx	lr

08005db8 <LL_ADC_SetChannelPreselection>:
  *         @arg @ref LL_ADC_CHANNEL_18
  *         @arg @ref LL_ADC_CHANNEL_19
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelPreselection(ADC_TypeDef *ADCx, uint32_t Channel)
{
 8005db8:	b480      	push	{r7}
 8005dba:	b087      	sub	sp, #28
 8005dbc:	af00      	add	r7, sp, #0
 8005dbe:	6078      	str	r0, [r7, #4]
 8005dc0:	6039      	str	r1, [r7, #0]
#if defined(ADC_VER_V5_V90)
    if (ADCx != ADC3)
 8005dc2:	687b      	ldr	r3, [r7, #4]
 8005dc4:	4a18      	ldr	r2, [pc, #96]	@ (8005e28 <LL_ADC_SetChannelPreselection+0x70>)
 8005dc6:	4293      	cmp	r3, r2
 8005dc8:	d027      	beq.n	8005e1a <LL_ADC_SetChannelPreselection+0x62>
    {
      /* ADC channels preselection */
      ADCx->PCSEL_RES0 |= (1UL << (__LL_ADC_CHANNEL_TO_DECIMAL_NB(Channel) & 0x1FUL));
 8005dca:	683b      	ldr	r3, [r7, #0]
 8005dcc:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8005dd0:	2b00      	cmp	r3, #0
 8005dd2:	d107      	bne.n	8005de4 <LL_ADC_SetChannelPreselection+0x2c>
 8005dd4:	683b      	ldr	r3, [r7, #0]
 8005dd6:	0e9b      	lsrs	r3, r3, #26
 8005dd8:	f003 031f 	and.w	r3, r3, #31
 8005ddc:	2201      	movs	r2, #1
 8005dde:	fa02 f303 	lsl.w	r3, r2, r3
 8005de2:	e015      	b.n	8005e10 <LL_ADC_SetChannelPreselection+0x58>
 8005de4:	683b      	ldr	r3, [r7, #0]
 8005de6:	613b      	str	r3, [r7, #16]
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005de8:	693b      	ldr	r3, [r7, #16]
 8005dea:	fa93 f3a3 	rbit	r3, r3
 8005dee:	60fb      	str	r3, [r7, #12]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8005df0:	68fb      	ldr	r3, [r7, #12]
 8005df2:	617b      	str	r3, [r7, #20]
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 8005df4:	697b      	ldr	r3, [r7, #20]
 8005df6:	2b00      	cmp	r3, #0
 8005df8:	d101      	bne.n	8005dfe <LL_ADC_SetChannelPreselection+0x46>
  {
    return 32U;
 8005dfa:	2320      	movs	r3, #32
 8005dfc:	e003      	b.n	8005e06 <LL_ADC_SetChannelPreselection+0x4e>
  }
  return __builtin_clz(value);
 8005dfe:	697b      	ldr	r3, [r7, #20]
 8005e00:	fab3 f383 	clz	r3, r3
 8005e04:	b2db      	uxtb	r3, r3
 8005e06:	f003 031f 	and.w	r3, r3, #31
 8005e0a:	2201      	movs	r2, #1
 8005e0c:	fa02 f303 	lsl.w	r3, r2, r3
 8005e10:	687a      	ldr	r2, [r7, #4]
 8005e12:	69d2      	ldr	r2, [r2, #28]
 8005e14:	431a      	orrs	r2, r3
 8005e16:	687b      	ldr	r3, [r7, #4]
 8005e18:	61da      	str	r2, [r3, #28]
    }
#else
    /* ADC channels preselection */
    ADCx->PCSEL |= (1UL << (__LL_ADC_CHANNEL_TO_DECIMAL_NB(Channel) & 0x1FUL));
#endif /* ADC_VER_V5_V90 */
}
 8005e1a:	bf00      	nop
 8005e1c:	371c      	adds	r7, #28
 8005e1e:	46bd      	mov	sp, r7
 8005e20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e24:	4770      	bx	lr
 8005e26:	bf00      	nop
 8005e28:	58026000 	.word	0x58026000

08005e2c <LL_ADC_SetOffset>:
  *             Other channels are slow channels (conversion rate: refer to reference manual).
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0x3FFFFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 8005e2c:	b480      	push	{r7}
 8005e2e:	b087      	sub	sp, #28
 8005e30:	af00      	add	r7, sp, #0
 8005e32:	60f8      	str	r0, [r7, #12]
 8005e34:	60b9      	str	r1, [r7, #8]
 8005e36:	607a      	str	r2, [r7, #4]
 8005e38:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8005e3a:	68fb      	ldr	r3, [r7, #12]
 8005e3c:	3360      	adds	r3, #96	@ 0x60
 8005e3e:	461a      	mov	r2, r3
 8005e40:	68bb      	ldr	r3, [r7, #8]
 8005e42:	009b      	lsls	r3, r3, #2
 8005e44:	4413      	add	r3, r2
 8005e46:	617b      	str	r3, [r7, #20]
#if defined(ADC_VER_V5_V90)
  if (ADCx == ADC3)
 8005e48:	68fb      	ldr	r3, [r7, #12]
 8005e4a:	4a10      	ldr	r2, [pc, #64]	@ (8005e8c <LL_ADC_SetOffset+0x60>)
 8005e4c:	4293      	cmp	r3, r2
 8005e4e:	d10b      	bne.n	8005e68 <LL_ADC_SetOffset+0x3c>
  {
    MODIFY_REG(*preg,
 8005e50:	697b      	ldr	r3, [r7, #20]
 8005e52:	681b      	ldr	r3, [r3, #0]
 8005e54:	687b      	ldr	r3, [r7, #4]
 8005e56:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8005e5a:	683b      	ldr	r3, [r7, #0]
 8005e5c:	4313      	orrs	r3, r2
 8005e5e:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 8005e62:	697b      	ldr	r3, [r7, #20]
 8005e64:	601a      	str	r2, [r3, #0]
  {
    MODIFY_REG(*preg,
               ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
               (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
  }
}
 8005e66:	e00b      	b.n	8005e80 <LL_ADC_SetOffset+0x54>
    MODIFY_REG(*preg,
 8005e68:	697b      	ldr	r3, [r7, #20]
 8005e6a:	681b      	ldr	r3, [r3, #0]
 8005e6c:	f003 4200 	and.w	r2, r3, #2147483648	@ 0x80000000
 8005e70:	687b      	ldr	r3, [r7, #4]
 8005e72:	f003 41f8 	and.w	r1, r3, #2080374784	@ 0x7c000000
 8005e76:	683b      	ldr	r3, [r7, #0]
 8005e78:	430b      	orrs	r3, r1
 8005e7a:	431a      	orrs	r2, r3
 8005e7c:	697b      	ldr	r3, [r7, #20]
 8005e7e:	601a      	str	r2, [r3, #0]
}
 8005e80:	bf00      	nop
 8005e82:	371c      	adds	r7, #28
 8005e84:	46bd      	mov	sp, r7
 8005e86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e8a:	4770      	bx	lr
 8005e8c:	58026000 	.word	0x58026000

08005e90 <LL_ADC_GetOffsetChannel>:
  *         (1, 2) For ADC channel read back from ADC register,
  *                comparison with internal channel parameter to be done
  *                using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  */
__STATIC_INLINE uint32_t LL_ADC_GetOffsetChannel(const ADC_TypeDef *ADCx, uint32_t Offsety)
{
 8005e90:	b480      	push	{r7}
 8005e92:	b085      	sub	sp, #20
 8005e94:	af00      	add	r7, sp, #0
 8005e96:	6078      	str	r0, [r7, #4]
 8005e98:	6039      	str	r1, [r7, #0]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8005e9a:	687b      	ldr	r3, [r7, #4]
 8005e9c:	3360      	adds	r3, #96	@ 0x60
 8005e9e:	461a      	mov	r2, r3
 8005ea0:	683b      	ldr	r3, [r7, #0]
 8005ea2:	009b      	lsls	r3, r3, #2
 8005ea4:	4413      	add	r3, r2
 8005ea6:	60fb      	str	r3, [r7, #12]

  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8005ea8:	68fb      	ldr	r3, [r7, #12]
 8005eaa:	681b      	ldr	r3, [r3, #0]
 8005eac:	f003 43f8 	and.w	r3, r3, #2080374784	@ 0x7c000000
}
 8005eb0:	4618      	mov	r0, r3
 8005eb2:	3714      	adds	r7, #20
 8005eb4:	46bd      	mov	sp, r7
 8005eb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005eba:	4770      	bx	lr

08005ebc <LL_ADC_SetDataRightShift>:
  *         @arg @ref LL_ADC_OFFSET_RSHIFT_ENABLE
  *         @arg @ref LL_ADC_OFFSET_RSHIFT_DISABLE
  * @retval Returned None
  */
__STATIC_INLINE void LL_ADC_SetDataRightShift(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t RigthShift)
{
 8005ebc:	b480      	push	{r7}
 8005ebe:	b085      	sub	sp, #20
 8005ec0:	af00      	add	r7, sp, #0
 8005ec2:	60f8      	str	r0, [r7, #12]
 8005ec4:	60b9      	str	r1, [r7, #8]
 8005ec6:	607a      	str	r2, [r7, #4]
  MODIFY_REG(ADCx->CFGR2, (ADC_CFGR2_RSHIFT1 | ADC_CFGR2_RSHIFT2 | ADC_CFGR2_RSHIFT3 | ADC_CFGR2_RSHIFT4), RigthShift << (Offsety & 0x1FUL));
 8005ec8:	68fb      	ldr	r3, [r7, #12]
 8005eca:	691b      	ldr	r3, [r3, #16]
 8005ecc:	f423 42f0 	bic.w	r2, r3, #30720	@ 0x7800
 8005ed0:	68bb      	ldr	r3, [r7, #8]
 8005ed2:	f003 031f 	and.w	r3, r3, #31
 8005ed6:	6879      	ldr	r1, [r7, #4]
 8005ed8:	fa01 f303 	lsl.w	r3, r1, r3
 8005edc:	431a      	orrs	r2, r3
 8005ede:	68fb      	ldr	r3, [r7, #12]
 8005ee0:	611a      	str	r2, [r3, #16]
}
 8005ee2:	bf00      	nop
 8005ee4:	3714      	adds	r7, #20
 8005ee6:	46bd      	mov	sp, r7
 8005ee8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005eec:	4770      	bx	lr
	...

08005ef0 <LL_ADC_SetOffsetSignedSaturation>:
  *         @arg @ref LL_ADC_OFFSET_SIGNED_SATURATION_ENABLE
  *         @arg @ref LL_ADC_OFFSET_SIGNED_SATURATION_DISABLE
  * @retval Returned None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSignedSaturation(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSignedSaturation)
{
 8005ef0:	b480      	push	{r7}
 8005ef2:	b087      	sub	sp, #28
 8005ef4:	af00      	add	r7, sp, #0
 8005ef6:	60f8      	str	r0, [r7, #12]
 8005ef8:	60b9      	str	r1, [r7, #8]
 8005efa:	607a      	str	r2, [r7, #4]
#if defined(ADC_VER_V5_V90)
  if (ADCx == ADC3)
 8005efc:	68fb      	ldr	r3, [r7, #12]
 8005efe:	4a0c      	ldr	r2, [pc, #48]	@ (8005f30 <LL_ADC_SetOffsetSignedSaturation+0x40>)
 8005f00:	4293      	cmp	r3, r2
 8005f02:	d00e      	beq.n	8005f22 <LL_ADC_SetOffsetSignedSaturation+0x32>
    /* Function not available on this instance */
  }
  else
#endif  /* ADC_VER_V5_V90 */
  {
    __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8005f04:	68fb      	ldr	r3, [r7, #12]
 8005f06:	3360      	adds	r3, #96	@ 0x60
 8005f08:	461a      	mov	r2, r3
 8005f0a:	68bb      	ldr	r3, [r7, #8]
 8005f0c:	009b      	lsls	r3, r3, #2
 8005f0e:	4413      	add	r3, r2
 8005f10:	617b      	str	r3, [r7, #20]
    MODIFY_REG(*preg, ADC_OFR1_SSATE, OffsetSignedSaturation);
 8005f12:	697b      	ldr	r3, [r7, #20]
 8005f14:	681b      	ldr	r3, [r3, #0]
 8005f16:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8005f1a:	687b      	ldr	r3, [r7, #4]
 8005f1c:	431a      	orrs	r2, r3
 8005f1e:	697b      	ldr	r3, [r7, #20]
 8005f20:	601a      	str	r2, [r3, #0]
  }
}
 8005f22:	bf00      	nop
 8005f24:	371c      	adds	r7, #28
 8005f26:	46bd      	mov	sp, r7
 8005f28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f2c:	4770      	bx	lr
 8005f2e:	bf00      	nop
 8005f30:	58026000 	.word	0x58026000

08005f34 <LL_ADC_SetOffsetSaturation>:
  *         @arg @ref LL_ADC_OFFSET_SATURATION_ENABLE
  *         @arg @ref LL_ADC_OFFSET_SATURATION_DISABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSaturation(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSaturation)
{
 8005f34:	b480      	push	{r7}
 8005f36:	b087      	sub	sp, #28
 8005f38:	af00      	add	r7, sp, #0
 8005f3a:	60f8      	str	r0, [r7, #12]
 8005f3c:	60b9      	str	r1, [r7, #8]
 8005f3e:	607a      	str	r2, [r7, #4]
  if (ADCx == ADC3)
 8005f40:	68fb      	ldr	r3, [r7, #12]
 8005f42:	4a0c      	ldr	r2, [pc, #48]	@ (8005f74 <LL_ADC_SetOffsetSaturation+0x40>)
 8005f44:	4293      	cmp	r3, r2
 8005f46:	d10e      	bne.n	8005f66 <LL_ADC_SetOffsetSaturation+0x32>
  {
    __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8005f48:	68fb      	ldr	r3, [r7, #12]
 8005f4a:	3360      	adds	r3, #96	@ 0x60
 8005f4c:	461a      	mov	r2, r3
 8005f4e:	68bb      	ldr	r3, [r7, #8]
 8005f50:	009b      	lsls	r3, r3, #2
 8005f52:	4413      	add	r3, r2
 8005f54:	617b      	str	r3, [r7, #20]

    MODIFY_REG(*preg,
 8005f56:	697b      	ldr	r3, [r7, #20]
 8005f58:	681b      	ldr	r3, [r3, #0]
 8005f5a:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 8005f5e:	687b      	ldr	r3, [r7, #4]
 8005f60:	431a      	orrs	r2, r3
 8005f62:	697b      	ldr	r3, [r7, #20]
 8005f64:	601a      	str	r2, [r3, #0]
               ADC3_OFR1_SATEN,
               OffsetSaturation);
  }
}
 8005f66:	bf00      	nop
 8005f68:	371c      	adds	r7, #28
 8005f6a:	46bd      	mov	sp, r7
 8005f6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f70:	4770      	bx	lr
 8005f72:	bf00      	nop
 8005f74:	58026000 	.word	0x58026000

08005f78 <LL_ADC_SetOffsetSign>:
  *         @arg @ref LL_ADC_OFFSET_SIGN_NEGATIVE
  *         @arg @ref LL_ADC_OFFSET_SIGN_POSITIVE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSign(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSign)
{
 8005f78:	b480      	push	{r7}
 8005f7a:	b087      	sub	sp, #28
 8005f7c:	af00      	add	r7, sp, #0
 8005f7e:	60f8      	str	r0, [r7, #12]
 8005f80:	60b9      	str	r1, [r7, #8]
 8005f82:	607a      	str	r2, [r7, #4]
  if (ADCx == ADC3)
 8005f84:	68fb      	ldr	r3, [r7, #12]
 8005f86:	4a0c      	ldr	r2, [pc, #48]	@ (8005fb8 <LL_ADC_SetOffsetSign+0x40>)
 8005f88:	4293      	cmp	r3, r2
 8005f8a:	d10e      	bne.n	8005faa <LL_ADC_SetOffsetSign+0x32>
  {
    __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8005f8c:	68fb      	ldr	r3, [r7, #12]
 8005f8e:	3360      	adds	r3, #96	@ 0x60
 8005f90:	461a      	mov	r2, r3
 8005f92:	68bb      	ldr	r3, [r7, #8]
 8005f94:	009b      	lsls	r3, r3, #2
 8005f96:	4413      	add	r3, r2
 8005f98:	617b      	str	r3, [r7, #20]

    MODIFY_REG(*preg,
 8005f9a:	697b      	ldr	r3, [r7, #20]
 8005f9c:	681b      	ldr	r3, [r3, #0]
 8005f9e:	f023 7280 	bic.w	r2, r3, #16777216	@ 0x1000000
 8005fa2:	687b      	ldr	r3, [r7, #4]
 8005fa4:	431a      	orrs	r2, r3
 8005fa6:	697b      	ldr	r3, [r7, #20]
 8005fa8:	601a      	str	r2, [r3, #0]
               ADC3_OFR1_OFFSETPOS,
               OffsetSign);
  }
}
 8005faa:	bf00      	nop
 8005fac:	371c      	adds	r7, #28
 8005fae:	46bd      	mov	sp, r7
 8005fb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005fb4:	4770      	bx	lr
 8005fb6:	bf00      	nop
 8005fb8:	58026000 	.word	0x58026000

08005fbc <LL_ADC_SetOffsetState>:
  *         @arg @ref LL_ADC_OFFSET_DISABLE
  *         @arg @ref LL_ADC_OFFSET_ENABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetState(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetState)
{
 8005fbc:	b480      	push	{r7}
 8005fbe:	b087      	sub	sp, #28
 8005fc0:	af00      	add	r7, sp, #0
 8005fc2:	60f8      	str	r0, [r7, #12]
 8005fc4:	60b9      	str	r1, [r7, #8]
 8005fc6:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8005fc8:	68fb      	ldr	r3, [r7, #12]
 8005fca:	3360      	adds	r3, #96	@ 0x60
 8005fcc:	461a      	mov	r2, r3
 8005fce:	68bb      	ldr	r3, [r7, #8]
 8005fd0:	009b      	lsls	r3, r3, #2
 8005fd2:	4413      	add	r3, r2
 8005fd4:	617b      	str	r3, [r7, #20]
  if (ADCx == ADC3)
 8005fd6:	68fb      	ldr	r3, [r7, #12]
 8005fd8:	4a0c      	ldr	r2, [pc, #48]	@ (800600c <LL_ADC_SetOffsetState+0x50>)
 8005fda:	4293      	cmp	r3, r2
 8005fdc:	d108      	bne.n	8005ff0 <LL_ADC_SetOffsetState+0x34>
  {
    MODIFY_REG(*preg,
 8005fde:	697b      	ldr	r3, [r7, #20]
 8005fe0:	681b      	ldr	r3, [r3, #0]
 8005fe2:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8005fe6:	687b      	ldr	r3, [r7, #4]
 8005fe8:	431a      	orrs	r2, r3
 8005fea:	697b      	ldr	r3, [r7, #20]
 8005fec:	601a      	str	r2, [r3, #0]
  {
    MODIFY_REG(*preg,
               ADC_OFR1_SSATE,
               OffsetState);
  }
}
 8005fee:	e007      	b.n	8006000 <LL_ADC_SetOffsetState+0x44>
    MODIFY_REG(*preg,
 8005ff0:	697b      	ldr	r3, [r7, #20]
 8005ff2:	681b      	ldr	r3, [r3, #0]
 8005ff4:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8005ff8:	687b      	ldr	r3, [r7, #4]
 8005ffa:	431a      	orrs	r2, r3
 8005ffc:	697b      	ldr	r3, [r7, #20]
 8005ffe:	601a      	str	r2, [r3, #0]
}
 8006000:	bf00      	nop
 8006002:	371c      	adds	r7, #28
 8006004:	46bd      	mov	sp, r7
 8006006:	f85d 7b04 	ldr.w	r7, [sp], #4
 800600a:	4770      	bx	lr
 800600c:	58026000 	.word	0x58026000

08006010 <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(const ADC_TypeDef *ADCx)
{
 8006010:	b480      	push	{r7}
 8006012:	b083      	sub	sp, #12
 8006014:	af00      	add	r7, sp, #0
 8006016:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 8006018:	687b      	ldr	r3, [r7, #4]
 800601a:	68db      	ldr	r3, [r3, #12]
 800601c:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8006020:	2b00      	cmp	r3, #0
 8006022:	d101      	bne.n	8006028 <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 8006024:	2301      	movs	r3, #1
 8006026:	e000      	b.n	800602a <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 8006028:	2300      	movs	r3, #0
}
 800602a:	4618      	mov	r0, r3
 800602c:	370c      	adds	r7, #12
 800602e:	46bd      	mov	sp, r7
 8006030:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006034:	4770      	bx	lr

08006036 <LL_ADC_REG_SetSequencerRanks>:
  *         (3) On STM32H7, fast channel (0.125 us for 14-bit resolution (ADC conversion rate up to 8 Ms/s)).
  *             Other channels are slow channels (conversion rate: refer to reference manual).
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 8006036:	b480      	push	{r7}
 8006038:	b087      	sub	sp, #28
 800603a:	af00      	add	r7, sp, #0
 800603c:	60f8      	str	r0, [r7, #12]
 800603e:	60b9      	str	r1, [r7, #8]
 8006040:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1, ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));
 8006042:	68fb      	ldr	r3, [r7, #12]
 8006044:	3330      	adds	r3, #48	@ 0x30
 8006046:	461a      	mov	r2, r3
 8006048:	68bb      	ldr	r3, [r7, #8]
 800604a:	0a1b      	lsrs	r3, r3, #8
 800604c:	009b      	lsls	r3, r3, #2
 800604e:	f003 030c 	and.w	r3, r3, #12
 8006052:	4413      	add	r3, r2
 8006054:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8006056:	697b      	ldr	r3, [r7, #20]
 8006058:	681a      	ldr	r2, [r3, #0]
 800605a:	68bb      	ldr	r3, [r7, #8]
 800605c:	f003 031f 	and.w	r3, r3, #31
 8006060:	211f      	movs	r1, #31
 8006062:	fa01 f303 	lsl.w	r3, r1, r3
 8006066:	43db      	mvns	r3, r3
 8006068:	401a      	ands	r2, r3
 800606a:	687b      	ldr	r3, [r7, #4]
 800606c:	0e9b      	lsrs	r3, r3, #26
 800606e:	f003 011f 	and.w	r1, r3, #31
 8006072:	68bb      	ldr	r3, [r7, #8]
 8006074:	f003 031f 	and.w	r3, r3, #31
 8006078:	fa01 f303 	lsl.w	r3, r1, r3
 800607c:	431a      	orrs	r2, r3
 800607e:	697b      	ldr	r3, [r7, #20]
 8006080:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS) << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 8006082:	bf00      	nop
 8006084:	371c      	adds	r7, #28
 8006086:	46bd      	mov	sp, r7
 8006088:	f85d 7b04 	ldr.w	r7, [sp], #4
 800608c:	4770      	bx	lr

0800608e <LL_ADC_REG_SetDataTransferMode>:
  * @param  ADCx ADC instance
  * @param  DataTransferMode Select Data Management configuration
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetDataTransferMode(ADC_TypeDef *ADCx, uint32_t DataTransferMode)
{
 800608e:	b480      	push	{r7}
 8006090:	b083      	sub	sp, #12
 8006092:	af00      	add	r7, sp, #0
 8006094:	6078      	str	r0, [r7, #4]
 8006096:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->CFGR, ADC_CFGR_DMNGT, DataTransferMode);
 8006098:	687b      	ldr	r3, [r7, #4]
 800609a:	68db      	ldr	r3, [r3, #12]
 800609c:	f023 0203 	bic.w	r2, r3, #3
 80060a0:	683b      	ldr	r3, [r7, #0]
 80060a2:	431a      	orrs	r2, r3
 80060a4:	687b      	ldr	r3, [r7, #4]
 80060a6:	60da      	str	r2, [r3, #12]
}
 80060a8:	bf00      	nop
 80060aa:	370c      	adds	r7, #12
 80060ac:	46bd      	mov	sp, r7
 80060ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060b2:	4770      	bx	lr

080060b4 <LL_ADC_EnableDMAReq>:
  * @rmtoll CFGR     DMAEN          LL_ADC_REG_SetDMATransfer\n
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableDMAReq (ADC_TypeDef *ADCx)
{
 80060b4:	b480      	push	{r7}
 80060b6:	b083      	sub	sp, #12
 80060b8:	af00      	add	r7, sp, #0
 80060ba:	6078      	str	r0, [r7, #4]
  SET_BIT(ADCx->CFGR, ADC3_CFGR_DMAEN);
 80060bc:	687b      	ldr	r3, [r7, #4]
 80060be:	68db      	ldr	r3, [r3, #12]
 80060c0:	f043 0201 	orr.w	r2, r3, #1
 80060c4:	687b      	ldr	r3, [r7, #4]
 80060c6:	60da      	str	r2, [r3, #12]
}
 80060c8:	bf00      	nop
 80060ca:	370c      	adds	r7, #12
 80060cc:	46bd      	mov	sp, r7
 80060ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060d2:	4770      	bx	lr

080060d4 <LL_ADC_REG_SetDMATransferMode>:
  *         @arg @ref LL_ADC3_REG_DMA_TRANSFER_LIMITED
  *         @arg @ref LL_ADC3_REG_DMA_TRANSFER_UNLIMITED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetDMATransferMode(ADC_TypeDef *ADCx, uint32_t DMATransfer)
{
 80060d4:	b480      	push	{r7}
 80060d6:	b083      	sub	sp, #12
 80060d8:	af00      	add	r7, sp, #0
 80060da:	6078      	str	r0, [r7, #4]
 80060dc:	6039      	str	r1, [r7, #0]
  if (ADCx == ADC3)
 80060de:	687b      	ldr	r3, [r7, #4]
 80060e0:	4a08      	ldr	r2, [pc, #32]	@ (8006104 <LL_ADC_REG_SetDMATransferMode+0x30>)
 80060e2:	4293      	cmp	r3, r2
 80060e4:	d107      	bne.n	80060f6 <LL_ADC_REG_SetDMATransferMode+0x22>
  {
    MODIFY_REG(ADCx->CFGR, ADC3_CFGR_DMAEN | ADC3_CFGR_DMACFG, DMATransfer);
 80060e6:	687b      	ldr	r3, [r7, #4]
 80060e8:	68db      	ldr	r3, [r3, #12]
 80060ea:	f023 0203 	bic.w	r2, r3, #3
 80060ee:	683b      	ldr	r3, [r7, #0]
 80060f0:	431a      	orrs	r2, r3
 80060f2:	687b      	ldr	r3, [r7, #4]
 80060f4:	60da      	str	r2, [r3, #12]
  }
}
 80060f6:	bf00      	nop
 80060f8:	370c      	adds	r7, #12
 80060fa:	46bd      	mov	sp, r7
 80060fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006100:	4770      	bx	lr
 8006102:	bf00      	nop
 8006104:	58026000 	.word	0x58026000

08006108 <LL_ADC_SetChannelSamplingTime>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_387CYCLES_5
  *         @arg @ref LL_ADC_SAMPLINGTIME_810CYCLES_5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 8006108:	b480      	push	{r7}
 800610a:	b087      	sub	sp, #28
 800610c:	af00      	add	r7, sp, #0
 800610e:	60f8      	str	r0, [r7, #12]
 8006110:	60b9      	str	r1, [r7, #8]
 8006112:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));
 8006114:	68fb      	ldr	r3, [r7, #12]
 8006116:	3314      	adds	r3, #20
 8006118:	461a      	mov	r2, r3
 800611a:	68bb      	ldr	r3, [r7, #8]
 800611c:	0e5b      	lsrs	r3, r3, #25
 800611e:	009b      	lsls	r3, r3, #2
 8006120:	f003 0304 	and.w	r3, r3, #4
 8006124:	4413      	add	r3, r2
 8006126:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8006128:	697b      	ldr	r3, [r7, #20]
 800612a:	681a      	ldr	r2, [r3, #0]
 800612c:	68bb      	ldr	r3, [r7, #8]
 800612e:	0d1b      	lsrs	r3, r3, #20
 8006130:	f003 031f 	and.w	r3, r3, #31
 8006134:	2107      	movs	r1, #7
 8006136:	fa01 f303 	lsl.w	r3, r1, r3
 800613a:	43db      	mvns	r3, r3
 800613c:	401a      	ands	r2, r3
 800613e:	68bb      	ldr	r3, [r7, #8]
 8006140:	0d1b      	lsrs	r3, r3, #20
 8006142:	f003 031f 	and.w	r3, r3, #31
 8006146:	6879      	ldr	r1, [r7, #4]
 8006148:	fa01 f303 	lsl.w	r3, r1, r3
 800614c:	431a      	orrs	r2, r3
 800614e:	697b      	ldr	r3, [r7, #20]
 8006150:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 8006152:	bf00      	nop
 8006154:	371c      	adds	r7, #28
 8006156:	46bd      	mov	sp, r7
 8006158:	f85d 7b04 	ldr.w	r7, [sp], #4
 800615c:	4770      	bx	lr
	...

08006160 <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 8006160:	b480      	push	{r7}
 8006162:	b085      	sub	sp, #20
 8006164:	af00      	add	r7, sp, #0
 8006166:	60f8      	str	r0, [r7, #12]
 8006168:	60b9      	str	r1, [r7, #8]
 800616a:	607a      	str	r2, [r7, #4]
#if defined(ADC_VER_V5_V90)
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  if (ADCx == ADC3)
 800616c:	68fb      	ldr	r3, [r7, #12]
 800616e:	4a1a      	ldr	r2, [pc, #104]	@ (80061d8 <LL_ADC_SetChannelSingleDiff+0x78>)
 8006170:	4293      	cmp	r3, r2
 8006172:	d115      	bne.n	80061a0 <LL_ADC_SetChannelSingleDiff+0x40>
  {
    MODIFY_REG(ADCx->LTR2_DIFSEL,
 8006174:	68fb      	ldr	r3, [r7, #12]
 8006176:	f8d3 20b0 	ldr.w	r2, [r3, #176]	@ 0xb0
 800617a:	68bb      	ldr	r3, [r7, #8]
 800617c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8006180:	43db      	mvns	r3, r3
 8006182:	401a      	ands	r2, r3
 8006184:	687b      	ldr	r3, [r7, #4]
 8006186:	f003 0318 	and.w	r3, r3, #24
 800618a:	4914      	ldr	r1, [pc, #80]	@ (80061dc <LL_ADC_SetChannelSingleDiff+0x7c>)
 800618c:	40d9      	lsrs	r1, r3
 800618e:	68bb      	ldr	r3, [r7, #8]
 8006190:	400b      	ands	r3, r1
 8006192:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8006196:	431a      	orrs	r2, r3
 8006198:	68fb      	ldr	r3, [r7, #12]
 800619a:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK) & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
#endif /* ADC_VER_V5_V90 */
}
 800619e:	e014      	b.n	80061ca <LL_ADC_SetChannelSingleDiff+0x6a>
    MODIFY_REG(ADCx->DIFSEL_RES12,
 80061a0:	68fb      	ldr	r3, [r7, #12]
 80061a2:	f8d3 20c0 	ldr.w	r2, [r3, #192]	@ 0xc0
 80061a6:	68bb      	ldr	r3, [r7, #8]
 80061a8:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80061ac:	43db      	mvns	r3, r3
 80061ae:	401a      	ands	r2, r3
 80061b0:	687b      	ldr	r3, [r7, #4]
 80061b2:	f003 0318 	and.w	r3, r3, #24
 80061b6:	4909      	ldr	r1, [pc, #36]	@ (80061dc <LL_ADC_SetChannelSingleDiff+0x7c>)
 80061b8:	40d9      	lsrs	r1, r3
 80061ba:	68bb      	ldr	r3, [r7, #8]
 80061bc:	400b      	ands	r3, r1
 80061be:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80061c2:	431a      	orrs	r2, r3
 80061c4:	68fb      	ldr	r3, [r7, #12]
 80061c6:	f8c3 20c0 	str.w	r2, [r3, #192]	@ 0xc0
}
 80061ca:	bf00      	nop
 80061cc:	3714      	adds	r7, #20
 80061ce:	46bd      	mov	sp, r7
 80061d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061d4:	4770      	bx	lr
 80061d6:	bf00      	nop
 80061d8:	58026000 	.word	0x58026000
 80061dc:	000fffff 	.word	0x000fffff

080061e0 <LL_ADC_GetMultimode>:
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_SIM
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_ALT
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_INT_INJ_SIM
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultimode(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 80061e0:	b480      	push	{r7}
 80061e2:	b083      	sub	sp, #12
 80061e4:	af00      	add	r7, sp, #0
 80061e6:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 80061e8:	687b      	ldr	r3, [r7, #4]
 80061ea:	689b      	ldr	r3, [r3, #8]
 80061ec:	f003 031f 	and.w	r3, r3, #31
}
 80061f0:	4618      	mov	r0, r3
 80061f2:	370c      	adds	r7, #12
 80061f4:	46bd      	mov	sp, r7
 80061f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061fa:	4770      	bx	lr

080061fc <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 80061fc:	b480      	push	{r7}
 80061fe:	b083      	sub	sp, #12
 8006200:	af00      	add	r7, sp, #0
 8006202:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 8006204:	687b      	ldr	r3, [r7, #4]
 8006206:	689a      	ldr	r2, [r3, #8]
 8006208:	4b04      	ldr	r3, [pc, #16]	@ (800621c <LL_ADC_DisableDeepPowerDown+0x20>)
 800620a:	4013      	ands	r3, r2
 800620c:	687a      	ldr	r2, [r7, #4]
 800620e:	6093      	str	r3, [r2, #8]
}
 8006210:	bf00      	nop
 8006212:	370c      	adds	r7, #12
 8006214:	46bd      	mov	sp, r7
 8006216:	f85d 7b04 	ldr.w	r7, [sp], #4
 800621a:	4770      	bx	lr
 800621c:	5fffffc0 	.word	0x5fffffc0

08006220 <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(const ADC_TypeDef *ADCx)
{
 8006220:	b480      	push	{r7}
 8006222:	b083      	sub	sp, #12
 8006224:	af00      	add	r7, sp, #0
 8006226:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 8006228:	687b      	ldr	r3, [r7, #4]
 800622a:	689b      	ldr	r3, [r3, #8]
 800622c:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8006230:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8006234:	d101      	bne.n	800623a <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 8006236:	2301      	movs	r3, #1
 8006238:	e000      	b.n	800623c <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 800623a:	2300      	movs	r3, #0
}
 800623c:	4618      	mov	r0, r3
 800623e:	370c      	adds	r7, #12
 8006240:	46bd      	mov	sp, r7
 8006242:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006246:	4770      	bx	lr

08006248 <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 8006248:	b480      	push	{r7}
 800624a:	b083      	sub	sp, #12
 800624c:	af00      	add	r7, sp, #0
 800624e:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8006250:	687b      	ldr	r3, [r7, #4]
 8006252:	689a      	ldr	r2, [r3, #8]
 8006254:	4b05      	ldr	r3, [pc, #20]	@ (800626c <LL_ADC_EnableInternalRegulator+0x24>)
 8006256:	4013      	ands	r3, r2
 8006258:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 800625c:	687b      	ldr	r3, [r7, #4]
 800625e:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 8006260:	bf00      	nop
 8006262:	370c      	adds	r7, #12
 8006264:	46bd      	mov	sp, r7
 8006266:	f85d 7b04 	ldr.w	r7, [sp], #4
 800626a:	4770      	bx	lr
 800626c:	6fffffc0 	.word	0x6fffffc0

08006270 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(const ADC_TypeDef *ADCx)
{
 8006270:	b480      	push	{r7}
 8006272:	b083      	sub	sp, #12
 8006274:	af00      	add	r7, sp, #0
 8006276:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8006278:	687b      	ldr	r3, [r7, #4]
 800627a:	689b      	ldr	r3, [r3, #8]
 800627c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8006280:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8006284:	d101      	bne.n	800628a <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 8006286:	2301      	movs	r3, #1
 8006288:	e000      	b.n	800628c <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 800628a:	2300      	movs	r3, #0
}
 800628c:	4618      	mov	r0, r3
 800628e:	370c      	adds	r7, #12
 8006290:	46bd      	mov	sp, r7
 8006292:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006296:	4770      	bx	lr

08006298 <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 8006298:	b480      	push	{r7}
 800629a:	b083      	sub	sp, #12
 800629c:	af00      	add	r7, sp, #0
 800629e:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80062a0:	687b      	ldr	r3, [r7, #4]
 80062a2:	689a      	ldr	r2, [r3, #8]
 80062a4:	4b05      	ldr	r3, [pc, #20]	@ (80062bc <LL_ADC_Enable+0x24>)
 80062a6:	4013      	ands	r3, r2
 80062a8:	f043 0201 	orr.w	r2, r3, #1
 80062ac:	687b      	ldr	r3, [r7, #4]
 80062ae:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 80062b0:	bf00      	nop
 80062b2:	370c      	adds	r7, #12
 80062b4:	46bd      	mov	sp, r7
 80062b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062ba:	4770      	bx	lr
 80062bc:	7fffffc0 	.word	0x7fffffc0

080062c0 <LL_ADC_Disable>:
  * @rmtoll CR       ADDIS          LL_ADC_Disable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Disable(ADC_TypeDef *ADCx)
{
 80062c0:	b480      	push	{r7}
 80062c2:	b083      	sub	sp, #12
 80062c4:	af00      	add	r7, sp, #0
 80062c6:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80062c8:	687b      	ldr	r3, [r7, #4]
 80062ca:	689a      	ldr	r2, [r3, #8]
 80062cc:	4b05      	ldr	r3, [pc, #20]	@ (80062e4 <LL_ADC_Disable+0x24>)
 80062ce:	4013      	ands	r3, r2
 80062d0:	f043 0202 	orr.w	r2, r3, #2
 80062d4:	687b      	ldr	r3, [r7, #4]
 80062d6:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADDIS);
}
 80062d8:	bf00      	nop
 80062da:	370c      	adds	r7, #12
 80062dc:	46bd      	mov	sp, r7
 80062de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062e2:	4770      	bx	lr
 80062e4:	7fffffc0 	.word	0x7fffffc0

080062e8 <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(const ADC_TypeDef *ADCx)
{
 80062e8:	b480      	push	{r7}
 80062ea:	b083      	sub	sp, #12
 80062ec:	af00      	add	r7, sp, #0
 80062ee:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 80062f0:	687b      	ldr	r3, [r7, #4]
 80062f2:	689b      	ldr	r3, [r3, #8]
 80062f4:	f003 0301 	and.w	r3, r3, #1
 80062f8:	2b01      	cmp	r3, #1
 80062fa:	d101      	bne.n	8006300 <LL_ADC_IsEnabled+0x18>
 80062fc:	2301      	movs	r3, #1
 80062fe:	e000      	b.n	8006302 <LL_ADC_IsEnabled+0x1a>
 8006300:	2300      	movs	r3, #0
}
 8006302:	4618      	mov	r0, r3
 8006304:	370c      	adds	r7, #12
 8006306:	46bd      	mov	sp, r7
 8006308:	f85d 7b04 	ldr.w	r7, [sp], #4
 800630c:	4770      	bx	lr

0800630e <LL_ADC_IsDisableOngoing>:
  * @rmtoll CR       ADDIS          LL_ADC_IsDisableOngoing
  * @param  ADCx ADC instance
  * @retval 0: no ADC disable command on going.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDisableOngoing(const ADC_TypeDef *ADCx)
{
 800630e:	b480      	push	{r7}
 8006310:	b083      	sub	sp, #12
 8006312:	af00      	add	r7, sp, #0
 8006314:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADDIS) == (ADC_CR_ADDIS)) ? 1UL : 0UL);
 8006316:	687b      	ldr	r3, [r7, #4]
 8006318:	689b      	ldr	r3, [r3, #8]
 800631a:	f003 0302 	and.w	r3, r3, #2
 800631e:	2b02      	cmp	r3, #2
 8006320:	d101      	bne.n	8006326 <LL_ADC_IsDisableOngoing+0x18>
 8006322:	2301      	movs	r3, #1
 8006324:	e000      	b.n	8006328 <LL_ADC_IsDisableOngoing+0x1a>
 8006326:	2300      	movs	r3, #0
}
 8006328:	4618      	mov	r0, r3
 800632a:	370c      	adds	r7, #12
 800632c:	46bd      	mov	sp, r7
 800632e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006332:	4770      	bx	lr

08006334 <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 8006334:	b480      	push	{r7}
 8006336:	b083      	sub	sp, #12
 8006338:	af00      	add	r7, sp, #0
 800633a:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 800633c:	687b      	ldr	r3, [r7, #4]
 800633e:	689a      	ldr	r2, [r3, #8]
 8006340:	4b05      	ldr	r3, [pc, #20]	@ (8006358 <LL_ADC_REG_StartConversion+0x24>)
 8006342:	4013      	ands	r3, r2
 8006344:	f043 0204 	orr.w	r2, r3, #4
 8006348:	687b      	ldr	r3, [r7, #4]
 800634a:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 800634c:	bf00      	nop
 800634e:	370c      	adds	r7, #12
 8006350:	46bd      	mov	sp, r7
 8006352:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006356:	4770      	bx	lr
 8006358:	7fffffc0 	.word	0x7fffffc0

0800635c <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 800635c:	b480      	push	{r7}
 800635e:	b083      	sub	sp, #12
 8006360:	af00      	add	r7, sp, #0
 8006362:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8006364:	687b      	ldr	r3, [r7, #4]
 8006366:	689b      	ldr	r3, [r3, #8]
 8006368:	f003 0304 	and.w	r3, r3, #4
 800636c:	2b04      	cmp	r3, #4
 800636e:	d101      	bne.n	8006374 <LL_ADC_REG_IsConversionOngoing+0x18>
 8006370:	2301      	movs	r3, #1
 8006372:	e000      	b.n	8006376 <LL_ADC_REG_IsConversionOngoing+0x1a>
 8006374:	2300      	movs	r3, #0
}
 8006376:	4618      	mov	r0, r3
 8006378:	370c      	adds	r7, #12
 800637a:	46bd      	mov	sp, r7
 800637c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006380:	4770      	bx	lr

08006382 <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 8006382:	b480      	push	{r7}
 8006384:	b083      	sub	sp, #12
 8006386:	af00      	add	r7, sp, #0
 8006388:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 800638a:	687b      	ldr	r3, [r7, #4]
 800638c:	689b      	ldr	r3, [r3, #8]
 800638e:	f003 0308 	and.w	r3, r3, #8
 8006392:	2b08      	cmp	r3, #8
 8006394:	d101      	bne.n	800639a <LL_ADC_INJ_IsConversionOngoing+0x18>
 8006396:	2301      	movs	r3, #1
 8006398:	e000      	b.n	800639c <LL_ADC_INJ_IsConversionOngoing+0x1a>
 800639a:	2300      	movs	r3, #0
}
 800639c:	4618      	mov	r0, r3
 800639e:	370c      	adds	r7, #12
 80063a0:	46bd      	mov	sp, r7
 80063a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063a6:	4770      	bx	lr

080063a8 <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 80063a8:	b590      	push	{r4, r7, lr}
 80063aa:	b089      	sub	sp, #36	@ 0x24
 80063ac:	af00      	add	r7, sp, #0
 80063ae:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80063b0:	2300      	movs	r3, #0
 80063b2:	77fb      	strb	r3, [r7, #31]
  uint32_t tmpCFGR;
  uint32_t tmp_adc_reg_is_conversion_on_going;
  __IO uint32_t wait_loop_index = 0UL;
 80063b4:	2300      	movs	r3, #0
 80063b6:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;

  /* Check ADC handle */
  if (hadc == NULL)
 80063b8:	687b      	ldr	r3, [r7, #4]
 80063ba:	2b00      	cmp	r3, #0
 80063bc:	d101      	bne.n	80063c2 <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 80063be:	2301      	movs	r3, #1
 80063c0:	e1ee      	b.n	80067a0 <HAL_ADC_Init+0x3f8>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 80063c2:	687b      	ldr	r3, [r7, #4]
 80063c4:	691b      	ldr	r3, [r3, #16]
 80063c6:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 80063c8:	687b      	ldr	r3, [r7, #4]
 80063ca:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80063cc:	2b00      	cmp	r3, #0
 80063ce:	d109      	bne.n	80063e4 <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 80063d0:	6878      	ldr	r0, [r7, #4]
 80063d2:	f7fa fc67 	bl	8000ca4 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 80063d6:	687b      	ldr	r3, [r7, #4]
 80063d8:	2200      	movs	r2, #0
 80063da:	665a      	str	r2, [r3, #100]	@ 0x64

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 80063dc:	687b      	ldr	r3, [r7, #4]
 80063de:	2200      	movs	r2, #0
 80063e0:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 80063e4:	687b      	ldr	r3, [r7, #4]
 80063e6:	681b      	ldr	r3, [r3, #0]
 80063e8:	4618      	mov	r0, r3
 80063ea:	f7ff ff19 	bl	8006220 <LL_ADC_IsDeepPowerDownEnabled>
 80063ee:	4603      	mov	r3, r0
 80063f0:	2b00      	cmp	r3, #0
 80063f2:	d004      	beq.n	80063fe <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 80063f4:	687b      	ldr	r3, [r7, #4]
 80063f6:	681b      	ldr	r3, [r3, #0]
 80063f8:	4618      	mov	r0, r3
 80063fa:	f7ff feff 	bl	80061fc <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 80063fe:	687b      	ldr	r3, [r7, #4]
 8006400:	681b      	ldr	r3, [r3, #0]
 8006402:	4618      	mov	r0, r3
 8006404:	f7ff ff34 	bl	8006270 <LL_ADC_IsInternalRegulatorEnabled>
 8006408:	4603      	mov	r3, r0
 800640a:	2b00      	cmp	r3, #0
 800640c:	d114      	bne.n	8006438 <HAL_ADC_Init+0x90>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 800640e:	687b      	ldr	r3, [r7, #4]
 8006410:	681b      	ldr	r3, [r3, #0]
 8006412:	4618      	mov	r0, r3
 8006414:	f7ff ff18 	bl	8006248 <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8006418:	4b8e      	ldr	r3, [pc, #568]	@ (8006654 <HAL_ADC_Init+0x2ac>)
 800641a:	681b      	ldr	r3, [r3, #0]
 800641c:	099b      	lsrs	r3, r3, #6
 800641e:	4a8e      	ldr	r2, [pc, #568]	@ (8006658 <HAL_ADC_Init+0x2b0>)
 8006420:	fba2 2303 	umull	r2, r3, r2, r3
 8006424:	099b      	lsrs	r3, r3, #6
 8006426:	3301      	adds	r3, #1
 8006428:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 800642a:	e002      	b.n	8006432 <HAL_ADC_Init+0x8a>
    {
      wait_loop_index--;
 800642c:	68bb      	ldr	r3, [r7, #8]
 800642e:	3b01      	subs	r3, #1
 8006430:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 8006432:	68bb      	ldr	r3, [r7, #8]
 8006434:	2b00      	cmp	r3, #0
 8006436:	d1f9      	bne.n	800642c <HAL_ADC_Init+0x84>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8006438:	687b      	ldr	r3, [r7, #4]
 800643a:	681b      	ldr	r3, [r3, #0]
 800643c:	4618      	mov	r0, r3
 800643e:	f7ff ff17 	bl	8006270 <LL_ADC_IsInternalRegulatorEnabled>
 8006442:	4603      	mov	r3, r0
 8006444:	2b00      	cmp	r3, #0
 8006446:	d10d      	bne.n	8006464 <HAL_ADC_Init+0xbc>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8006448:	687b      	ldr	r3, [r7, #4]
 800644a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800644c:	f043 0210 	orr.w	r2, r3, #16
 8006450:	687b      	ldr	r3, [r7, #4]
 8006452:	661a      	str	r2, [r3, #96]	@ 0x60

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8006454:	687b      	ldr	r3, [r7, #4]
 8006456:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8006458:	f043 0201 	orr.w	r2, r3, #1
 800645c:	687b      	ldr	r3, [r7, #4]
 800645e:	665a      	str	r2, [r3, #100]	@ 0x64

    tmp_hal_status = HAL_ERROR;
 8006460:	2301      	movs	r3, #1
 8006462:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_reg_is_conversion_on_going = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8006464:	687b      	ldr	r3, [r7, #4]
 8006466:	681b      	ldr	r3, [r3, #0]
 8006468:	4618      	mov	r0, r3
 800646a:	f7ff ff77 	bl	800635c <LL_ADC_REG_IsConversionOngoing>
 800646e:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8006470:	687b      	ldr	r3, [r7, #4]
 8006472:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006474:	f003 0310 	and.w	r3, r3, #16
 8006478:	2b00      	cmp	r3, #0
 800647a:	f040 8188 	bne.w	800678e <HAL_ADC_Init+0x3e6>
      && (tmp_adc_reg_is_conversion_on_going == 0UL)
 800647e:	697b      	ldr	r3, [r7, #20]
 8006480:	2b00      	cmp	r3, #0
 8006482:	f040 8184 	bne.w	800678e <HAL_ADC_Init+0x3e6>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8006486:	687b      	ldr	r3, [r7, #4]
 8006488:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800648a:	f423 7381 	bic.w	r3, r3, #258	@ 0x102
 800648e:	f043 0202 	orr.w	r2, r3, #2
 8006492:	687b      	ldr	r3, [r7, #4]
 8006494:	661a      	str	r2, [r3, #96]	@ 0x60
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8006496:	687b      	ldr	r3, [r7, #4]
 8006498:	681b      	ldr	r3, [r3, #0]
 800649a:	4618      	mov	r0, r3
 800649c:	f7ff ff24 	bl	80062e8 <LL_ADC_IsEnabled>
 80064a0:	4603      	mov	r3, r0
 80064a2:	2b00      	cmp	r3, #0
 80064a4:	d136      	bne.n	8006514 <HAL_ADC_Init+0x16c>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 80064a6:	687b      	ldr	r3, [r7, #4]
 80064a8:	681b      	ldr	r3, [r3, #0]
 80064aa:	4a6c      	ldr	r2, [pc, #432]	@ (800665c <HAL_ADC_Init+0x2b4>)
 80064ac:	4293      	cmp	r3, r2
 80064ae:	d004      	beq.n	80064ba <HAL_ADC_Init+0x112>
 80064b0:	687b      	ldr	r3, [r7, #4]
 80064b2:	681b      	ldr	r3, [r3, #0]
 80064b4:	4a6a      	ldr	r2, [pc, #424]	@ (8006660 <HAL_ADC_Init+0x2b8>)
 80064b6:	4293      	cmp	r3, r2
 80064b8:	d10e      	bne.n	80064d8 <HAL_ADC_Init+0x130>
 80064ba:	4868      	ldr	r0, [pc, #416]	@ (800665c <HAL_ADC_Init+0x2b4>)
 80064bc:	f7ff ff14 	bl	80062e8 <LL_ADC_IsEnabled>
 80064c0:	4604      	mov	r4, r0
 80064c2:	4867      	ldr	r0, [pc, #412]	@ (8006660 <HAL_ADC_Init+0x2b8>)
 80064c4:	f7ff ff10 	bl	80062e8 <LL_ADC_IsEnabled>
 80064c8:	4603      	mov	r3, r0
 80064ca:	4323      	orrs	r3, r4
 80064cc:	2b00      	cmp	r3, #0
 80064ce:	bf0c      	ite	eq
 80064d0:	2301      	moveq	r3, #1
 80064d2:	2300      	movne	r3, #0
 80064d4:	b2db      	uxtb	r3, r3
 80064d6:	e008      	b.n	80064ea <HAL_ADC_Init+0x142>
 80064d8:	4862      	ldr	r0, [pc, #392]	@ (8006664 <HAL_ADC_Init+0x2bc>)
 80064da:	f7ff ff05 	bl	80062e8 <LL_ADC_IsEnabled>
 80064de:	4603      	mov	r3, r0
 80064e0:	2b00      	cmp	r3, #0
 80064e2:	bf0c      	ite	eq
 80064e4:	2301      	moveq	r3, #1
 80064e6:	2300      	movne	r3, #0
 80064e8:	b2db      	uxtb	r3, r3
 80064ea:	2b00      	cmp	r3, #0
 80064ec:	d012      	beq.n	8006514 <HAL_ADC_Init+0x16c>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 80064ee:	687b      	ldr	r3, [r7, #4]
 80064f0:	681b      	ldr	r3, [r3, #0]
 80064f2:	4a5a      	ldr	r2, [pc, #360]	@ (800665c <HAL_ADC_Init+0x2b4>)
 80064f4:	4293      	cmp	r3, r2
 80064f6:	d004      	beq.n	8006502 <HAL_ADC_Init+0x15a>
 80064f8:	687b      	ldr	r3, [r7, #4]
 80064fa:	681b      	ldr	r3, [r3, #0]
 80064fc:	4a58      	ldr	r2, [pc, #352]	@ (8006660 <HAL_ADC_Init+0x2b8>)
 80064fe:	4293      	cmp	r3, r2
 8006500:	d101      	bne.n	8006506 <HAL_ADC_Init+0x15e>
 8006502:	4a59      	ldr	r2, [pc, #356]	@ (8006668 <HAL_ADC_Init+0x2c0>)
 8006504:	e000      	b.n	8006508 <HAL_ADC_Init+0x160>
 8006506:	4a59      	ldr	r2, [pc, #356]	@ (800666c <HAL_ADC_Init+0x2c4>)
 8006508:	687b      	ldr	r3, [r7, #4]
 800650a:	685b      	ldr	r3, [r3, #4]
 800650c:	4619      	mov	r1, r3
 800650e:	4610      	mov	r0, r2
 8006510:	f7ff fc1e 	bl	8005d50 <LL_ADC_SetCommonClock>
                hadc->Init.Overrun                                                    |
                hadc->Init.Resolution                                                 |
                ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));

#elif defined(ADC_VER_V5_V90)
    if (hadc->Instance == ADC3)
 8006514:	687b      	ldr	r3, [r7, #4]
 8006516:	681b      	ldr	r3, [r3, #0]
 8006518:	4a52      	ldr	r2, [pc, #328]	@ (8006664 <HAL_ADC_Init+0x2bc>)
 800651a:	4293      	cmp	r3, r2
 800651c:	d129      	bne.n	8006572 <HAL_ADC_Init+0x1ca>
    {
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)         |
 800651e:	687b      	ldr	r3, [r7, #4]
 8006520:	7e5b      	ldrb	r3, [r3, #25]
 8006522:	035a      	lsls	r2, r3, #13
                  hadc->Init.Overrun                                                     |
 8006524:	687b      	ldr	r3, [r7, #4]
 8006526:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)         |
 8006528:	431a      	orrs	r2, r3
                  hadc->Init.DataAlign                                                   |
 800652a:	687b      	ldr	r3, [r7, #4]
 800652c:	68db      	ldr	r3, [r3, #12]
                  hadc->Init.Overrun                                                     |
 800652e:	431a      	orrs	r2, r3
                  ((__LL_ADC12_RESOLUTION_TO_ADC3(hadc->Init.Resolution)  & (ADC_CFGR_RES_1 | ADC_CFGR_RES_0)) << 1UL)                                                   |
 8006530:	687b      	ldr	r3, [r7, #4]
 8006532:	689b      	ldr	r3, [r3, #8]
 8006534:	2b08      	cmp	r3, #8
 8006536:	d013      	beq.n	8006560 <HAL_ADC_Init+0x1b8>
 8006538:	687b      	ldr	r3, [r7, #4]
 800653a:	689b      	ldr	r3, [r3, #8]
 800653c:	2b0c      	cmp	r3, #12
 800653e:	d00d      	beq.n	800655c <HAL_ADC_Init+0x1b4>
 8006540:	687b      	ldr	r3, [r7, #4]
 8006542:	689b      	ldr	r3, [r3, #8]
 8006544:	2b1c      	cmp	r3, #28
 8006546:	d007      	beq.n	8006558 <HAL_ADC_Init+0x1b0>
 8006548:	687b      	ldr	r3, [r7, #4]
 800654a:	689b      	ldr	r3, [r3, #8]
 800654c:	2b18      	cmp	r3, #24
 800654e:	d101      	bne.n	8006554 <HAL_ADC_Init+0x1ac>
 8006550:	2318      	movs	r3, #24
 8006552:	e006      	b.n	8006562 <HAL_ADC_Init+0x1ba>
 8006554:	2300      	movs	r3, #0
 8006556:	e004      	b.n	8006562 <HAL_ADC_Init+0x1ba>
 8006558:	2310      	movs	r3, #16
 800655a:	e002      	b.n	8006562 <HAL_ADC_Init+0x1ba>
 800655c:	2308      	movs	r3, #8
 800655e:	e000      	b.n	8006562 <HAL_ADC_Init+0x1ba>
 8006560:	2300      	movs	r3, #0
                  hadc->Init.DataAlign                                                   |
 8006562:	431a      	orrs	r2, r3
                  ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 8006564:	687b      	ldr	r3, [r7, #4]
 8006566:	f893 3020 	ldrb.w	r3, [r3, #32]
 800656a:	041b      	lsls	r3, r3, #16
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)         |
 800656c:	4313      	orrs	r3, r2
 800656e:	61bb      	str	r3, [r7, #24]
 8006570:	e00e      	b.n	8006590 <HAL_ADC_Init+0x1e8>
    }
    else
    {
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 8006572:	687b      	ldr	r3, [r7, #4]
 8006574:	7e5b      	ldrb	r3, [r3, #25]
 8006576:	035a      	lsls	r2, r3, #13
                  hadc->Init.Overrun                                                    |
 8006578:	687b      	ldr	r3, [r7, #4]
 800657a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 800657c:	431a      	orrs	r2, r3
                  hadc->Init.Resolution                                                 |
 800657e:	687b      	ldr	r3, [r7, #4]
 8006580:	689b      	ldr	r3, [r3, #8]
                  hadc->Init.Overrun                                                    |
 8006582:	431a      	orrs	r2, r3
                  ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 8006584:	687b      	ldr	r3, [r7, #4]
 8006586:	f893 3020 	ldrb.w	r3, [r3, #32]
 800658a:	041b      	lsls	r3, r3, #16
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 800658c:	4313      	orrs	r3, r2
 800658e:	61bb      	str	r3, [r7, #24]
                  ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
    }

#endif /* ADC_VER_V5_3 */

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8006590:	687b      	ldr	r3, [r7, #4]
 8006592:	f893 3020 	ldrb.w	r3, [r3, #32]
 8006596:	2b01      	cmp	r3, #1
 8006598:	d106      	bne.n	80065a8 <HAL_ADC_Init+0x200>
    {
      tmpCFGR |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 800659a:	687b      	ldr	r3, [r7, #4]
 800659c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800659e:	3b01      	subs	r3, #1
 80065a0:	045b      	lsls	r3, r3, #17
 80065a2:	69ba      	ldr	r2, [r7, #24]
 80065a4:	4313      	orrs	r3, r2
 80065a6:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 80065a8:	687b      	ldr	r3, [r7, #4]
 80065aa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80065ac:	2b00      	cmp	r3, #0
 80065ae:	d009      	beq.n	80065c4 <HAL_ADC_Init+0x21c>
    {
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 80065b0:	687b      	ldr	r3, [r7, #4]
 80065b2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80065b4:	f403 7278 	and.w	r2, r3, #992	@ 0x3e0
                  | hadc->Init.ExternalTrigConvEdge
 80065b8:	687b      	ldr	r3, [r7, #4]
 80065ba:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80065bc:	4313      	orrs	r3, r2
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 80065be:	69ba      	ldr	r2, [r7, #24]
 80065c0:	4313      	orrs	r3, r2
 80065c2:	61bb      	str	r3, [r7, #24]
                 );
    }


#if defined(ADC_VER_V5_V90)
    if (hadc->Instance == ADC3)
 80065c4:	687b      	ldr	r3, [r7, #4]
 80065c6:	681b      	ldr	r3, [r3, #0]
 80065c8:	4a26      	ldr	r2, [pc, #152]	@ (8006664 <HAL_ADC_Init+0x2bc>)
 80065ca:	4293      	cmp	r3, r2
 80065cc:	d115      	bne.n	80065fa <HAL_ADC_Init+0x252>
    {
      /* Update Configuration Register CFGR */
      MODIFY_REG(hadc->Instance->CFGR, ADC3_CFGR_FIELDS_1, tmpCFGR);
 80065ce:	687b      	ldr	r3, [r7, #4]
 80065d0:	681b      	ldr	r3, [r3, #0]
 80065d2:	68da      	ldr	r2, [r3, #12]
 80065d4:	4b26      	ldr	r3, [pc, #152]	@ (8006670 <HAL_ADC_Init+0x2c8>)
 80065d6:	4013      	ands	r3, r2
 80065d8:	687a      	ldr	r2, [r7, #4]
 80065da:	6812      	ldr	r2, [r2, #0]
 80065dc:	69b9      	ldr	r1, [r7, #24]
 80065de:	430b      	orrs	r3, r1
 80065e0:	60d3      	str	r3, [r2, #12]
      /* Configuration of sampling mode */
      MODIFY_REG(hadc->Instance->CFGR2, ADC3_CFGR2_BULB | ADC3_CFGR2_SMPTRIG, hadc->Init.SamplingMode);
 80065e2:	687b      	ldr	r3, [r7, #4]
 80065e4:	681b      	ldr	r3, [r3, #0]
 80065e6:	691b      	ldr	r3, [r3, #16]
 80065e8:	f023 6140 	bic.w	r1, r3, #201326592	@ 0xc000000
 80065ec:	687b      	ldr	r3, [r7, #4]
 80065ee:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80065f0:	687b      	ldr	r3, [r7, #4]
 80065f2:	681b      	ldr	r3, [r3, #0]
 80065f4:	430a      	orrs	r2, r1
 80065f6:	611a      	str	r2, [r3, #16]
 80065f8:	e009      	b.n	800660e <HAL_ADC_Init+0x266>
    }
    else
    {
      /* Update Configuration Register CFGR */
      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmpCFGR);
 80065fa:	687b      	ldr	r3, [r7, #4]
 80065fc:	681b      	ldr	r3, [r3, #0]
 80065fe:	68da      	ldr	r2, [r3, #12]
 8006600:	4b1c      	ldr	r3, [pc, #112]	@ (8006674 <HAL_ADC_Init+0x2cc>)
 8006602:	4013      	ands	r3, r2
 8006604:	687a      	ldr	r2, [r7, #4]
 8006606:	6812      	ldr	r2, [r2, #0]
 8006608:	69b9      	ldr	r1, [r7, #24]
 800660a:	430b      	orrs	r3, r1
 800660c:	60d3      	str	r3, [r2, #12]
    /* Parameters that can be updated when ADC is disabled or enabled without */
    /* conversion on going on regular and injected groups:                    */
    /*  - Conversion data management      Init.ConversionDataManagement       */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 800660e:	687b      	ldr	r3, [r7, #4]
 8006610:	681b      	ldr	r3, [r3, #0]
 8006612:	4618      	mov	r0, r3
 8006614:	f7ff fea2 	bl	800635c <LL_ADC_REG_IsConversionOngoing>
 8006618:	6138      	str	r0, [r7, #16]
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 800661a:	687b      	ldr	r3, [r7, #4]
 800661c:	681b      	ldr	r3, [r3, #0]
 800661e:	4618      	mov	r0, r3
 8006620:	f7ff feaf 	bl	8006382 <LL_ADC_INJ_IsConversionOngoing>
 8006624:	60f8      	str	r0, [r7, #12]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8006626:	693b      	ldr	r3, [r7, #16]
 8006628:	2b00      	cmp	r3, #0
 800662a:	f040 808e 	bne.w	800674a <HAL_ADC_Init+0x3a2>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 800662e:	68fb      	ldr	r3, [r7, #12]
 8006630:	2b00      	cmp	r3, #0
 8006632:	f040 808a 	bne.w	800674a <HAL_ADC_Init+0x3a2>
       )
    {
#if defined(ADC_VER_V5_V90)
      if (hadc->Instance == ADC3)
 8006636:	687b      	ldr	r3, [r7, #4]
 8006638:	681b      	ldr	r3, [r3, #0]
 800663a:	4a0a      	ldr	r2, [pc, #40]	@ (8006664 <HAL_ADC_Init+0x2bc>)
 800663c:	4293      	cmp	r3, r2
 800663e:	d11b      	bne.n	8006678 <HAL_ADC_Init+0x2d0>
      {
        tmpCFGR = (
                    ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8006640:	687b      	ldr	r3, [r7, #4]
 8006642:	7e1b      	ldrb	r3, [r3, #24]
 8006644:	039a      	lsls	r2, r3, #14
                    ADC3_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 8006646:	687b      	ldr	r3, [r7, #4]
 8006648:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 800664c:	005b      	lsls	r3, r3, #1
        tmpCFGR = (
 800664e:	4313      	orrs	r3, r2
 8006650:	61bb      	str	r3, [r7, #24]
 8006652:	e018      	b.n	8006686 <HAL_ADC_Init+0x2de>
 8006654:	24000000 	.word	0x24000000
 8006658:	053e2d63 	.word	0x053e2d63
 800665c:	40022000 	.word	0x40022000
 8006660:	40022100 	.word	0x40022100
 8006664:	58026000 	.word	0x58026000
 8006668:	40022300 	.word	0x40022300
 800666c:	58026300 	.word	0x58026300
 8006670:	fff04007 	.word	0xfff04007
 8006674:	fff0c003 	.word	0xfff0c003
      }
      else
      {
        tmpCFGR = (
                    ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8006678:	687b      	ldr	r3, [r7, #4]
 800667a:	7e1b      	ldrb	r3, [r3, #24]
 800667c:	039a      	lsls	r2, r3, #14
                    ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.ConversionDataManagement));
 800667e:	687b      	ldr	r3, [r7, #4]
 8006680:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
        tmpCFGR = (
 8006682:	4313      	orrs	r3, r2
 8006684:	61bb      	str	r3, [r7, #24]
      tmpCFGR = (
                  ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
                  ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.ConversionDataManagement));
#endif

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmpCFGR);
 8006686:	687b      	ldr	r3, [r7, #4]
 8006688:	681b      	ldr	r3, [r3, #0]
 800668a:	68da      	ldr	r2, [r3, #12]
 800668c:	4b46      	ldr	r3, [pc, #280]	@ (80067a8 <HAL_ADC_Init+0x400>)
 800668e:	4013      	ands	r3, r2
 8006690:	687a      	ldr	r2, [r7, #4]
 8006692:	6812      	ldr	r2, [r2, #0]
 8006694:	69b9      	ldr	r1, [r7, #24]
 8006696:	430b      	orrs	r3, r1
 8006698:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.OversamplingMode == ENABLE)
 800669a:	687b      	ldr	r3, [r7, #4]
 800669c:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80066a0:	2b01      	cmp	r3, #1
 80066a2:	d137      	bne.n	8006714 <HAL_ADC_Init+0x36c>
#endif
        assert_param(IS_ADC_RIGHT_BIT_SHIFT(hadc->Init.Oversampling.RightBitShift));
        assert_param(IS_ADC_TRIGGERED_OVERSAMPLING_MODE(hadc->Init.Oversampling.TriggeredMode));
        assert_param(IS_ADC_REGOVERSAMPLING_MODE(hadc->Init.Oversampling.OversamplingStopReset));

        if ((hadc->Init.ExternalTrigConv == ADC_SOFTWARE_START)
 80066a4:	687b      	ldr	r3, [r7, #4]
 80066a6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80066a8:	2b00      	cmp	r3, #0
          /* Multi trigger is not applicable to software-triggered conversions */
          assert_param((hadc->Init.Oversampling.TriggeredMode == ADC_TRIGGEREDMODE_SINGLE_TRIGGER));
        }

#if defined(ADC_VER_V5_V90)
        if (hadc->Instance == ADC3)
 80066aa:	687b      	ldr	r3, [r7, #4]
 80066ac:	681b      	ldr	r3, [r3, #0]
 80066ae:	4a3f      	ldr	r2, [pc, #252]	@ (80067ac <HAL_ADC_Init+0x404>)
 80066b0:	4293      	cmp	r3, r2
 80066b2:	d116      	bne.n	80066e2 <HAL_ADC_Init+0x33a>
          /* Configuration of Oversampler:                                      */
          /*  - Oversampling Ratio                                              */
          /*  - Right bit shift                                                 */
          /*  - Triggered mode                                                  */
          /*  - Oversampling mode (continued/resumed)                           */
          MODIFY_REG(hadc->Instance->CFGR2,
 80066b4:	687b      	ldr	r3, [r7, #4]
 80066b6:	681b      	ldr	r3, [r3, #0]
 80066b8:	691a      	ldr	r2, [r3, #16]
 80066ba:	4b3d      	ldr	r3, [pc, #244]	@ (80067b0 <HAL_ADC_Init+0x408>)
 80066bc:	4013      	ands	r3, r2
 80066be:	687a      	ldr	r2, [r7, #4]
 80066c0:	6c91      	ldr	r1, [r2, #72]	@ 0x48
 80066c2:	687a      	ldr	r2, [r7, #4]
 80066c4:	6cd2      	ldr	r2, [r2, #76]	@ 0x4c
 80066c6:	4311      	orrs	r1, r2
 80066c8:	687a      	ldr	r2, [r7, #4]
 80066ca:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 80066cc:	4311      	orrs	r1, r2
 80066ce:	687a      	ldr	r2, [r7, #4]
 80066d0:	6d52      	ldr	r2, [r2, #84]	@ 0x54
 80066d2:	430a      	orrs	r2, r1
 80066d4:	431a      	orrs	r2, r3
 80066d6:	687b      	ldr	r3, [r7, #4]
 80066d8:	681b      	ldr	r3, [r3, #0]
 80066da:	f042 0201 	orr.w	r2, r2, #1
 80066de:	611a      	str	r2, [r3, #16]
 80066e0:	e020      	b.n	8006724 <HAL_ADC_Init+0x37c>
          /*  - Oversampling Ratio                                               */
          /*  - Right bit shift                                                  */
          /*  - Left bit shift                                                   */
          /*  - Triggered mode                                                   */
          /*  - Oversampling mode (continued/resumed)                            */
          MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_FIELDS,
 80066e2:	687b      	ldr	r3, [r7, #4]
 80066e4:	681b      	ldr	r3, [r3, #0]
 80066e6:	691a      	ldr	r2, [r3, #16]
 80066e8:	4b32      	ldr	r3, [pc, #200]	@ (80067b4 <HAL_ADC_Init+0x40c>)
 80066ea:	4013      	ands	r3, r2
 80066ec:	687a      	ldr	r2, [r7, #4]
 80066ee:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 80066f0:	3a01      	subs	r2, #1
 80066f2:	0411      	lsls	r1, r2, #16
 80066f4:	687a      	ldr	r2, [r7, #4]
 80066f6:	6cd2      	ldr	r2, [r2, #76]	@ 0x4c
 80066f8:	4311      	orrs	r1, r2
 80066fa:	687a      	ldr	r2, [r7, #4]
 80066fc:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 80066fe:	4311      	orrs	r1, r2
 8006700:	687a      	ldr	r2, [r7, #4]
 8006702:	6d52      	ldr	r2, [r2, #84]	@ 0x54
 8006704:	430a      	orrs	r2, r1
 8006706:	431a      	orrs	r2, r3
 8006708:	687b      	ldr	r3, [r7, #4]
 800670a:	681b      	ldr	r3, [r3, #0]
 800670c:	f042 0201 	orr.w	r2, r2, #1
 8006710:	611a      	str	r2, [r3, #16]
 8006712:	e007      	b.n	8006724 <HAL_ADC_Init+0x37c>

      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 8006714:	687b      	ldr	r3, [r7, #4]
 8006716:	681b      	ldr	r3, [r3, #0]
 8006718:	691a      	ldr	r2, [r3, #16]
 800671a:	687b      	ldr	r3, [r7, #4]
 800671c:	681b      	ldr	r3, [r3, #0]
 800671e:	f022 0201 	bic.w	r2, r2, #1
 8006722:	611a      	str	r2, [r3, #16]
      }

      /* Set the LeftShift parameter: it is applied to the final result with or without oversampling */
      MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_LSHIFT, hadc->Init.LeftBitShift);
 8006724:	687b      	ldr	r3, [r7, #4]
 8006726:	681b      	ldr	r3, [r3, #0]
 8006728:	691b      	ldr	r3, [r3, #16]
 800672a:	f023 4170 	bic.w	r1, r3, #4026531840	@ 0xf0000000
 800672e:	687b      	ldr	r3, [r7, #4]
 8006730:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8006732:	687b      	ldr	r3, [r7, #4]
 8006734:	681b      	ldr	r3, [r3, #0]
 8006736:	430a      	orrs	r2, r1
 8006738:	611a      	str	r2, [r3, #16]
#if defined(ADC_VER_V5_V90)
      if (hadc->Instance != ADC3)
 800673a:	687b      	ldr	r3, [r7, #4]
 800673c:	681b      	ldr	r3, [r3, #0]
 800673e:	4a1b      	ldr	r2, [pc, #108]	@ (80067ac <HAL_ADC_Init+0x404>)
 8006740:	4293      	cmp	r3, r2
 8006742:	d002      	beq.n	800674a <HAL_ADC_Init+0x3a2>
      {
        /* Configure the BOOST Mode */
        ADC_ConfigureBoostMode(hadc);
 8006744:	6878      	ldr	r0, [r7, #4]
 8006746:	f000 ff79 	bl	800763c <ADC_ConfigureBoostMode>
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 800674a:	687b      	ldr	r3, [r7, #4]
 800674c:	691b      	ldr	r3, [r3, #16]
 800674e:	2b01      	cmp	r3, #1
 8006750:	d10c      	bne.n	800676c <HAL_ADC_Init+0x3c4>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 8006752:	687b      	ldr	r3, [r7, #4]
 8006754:	681b      	ldr	r3, [r3, #0]
 8006756:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006758:	f023 010f 	bic.w	r1, r3, #15
 800675c:	687b      	ldr	r3, [r7, #4]
 800675e:	69db      	ldr	r3, [r3, #28]
 8006760:	1e5a      	subs	r2, r3, #1
 8006762:	687b      	ldr	r3, [r7, #4]
 8006764:	681b      	ldr	r3, [r3, #0]
 8006766:	430a      	orrs	r2, r1
 8006768:	631a      	str	r2, [r3, #48]	@ 0x30
 800676a:	e007      	b.n	800677c <HAL_ADC_Init+0x3d4>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 800676c:	687b      	ldr	r3, [r7, #4]
 800676e:	681b      	ldr	r3, [r3, #0]
 8006770:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8006772:	687b      	ldr	r3, [r7, #4]
 8006774:	681b      	ldr	r3, [r3, #0]
 8006776:	f022 020f 	bic.w	r2, r2, #15
 800677a:	631a      	str	r2, [r3, #48]	@ 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 800677c:	687b      	ldr	r3, [r7, #4]
 800677e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006780:	f023 0303 	bic.w	r3, r3, #3
 8006784:	f043 0201 	orr.w	r2, r3, #1
 8006788:	687b      	ldr	r3, [r7, #4]
 800678a:	661a      	str	r2, [r3, #96]	@ 0x60
 800678c:	e007      	b.n	800679e <HAL_ADC_Init+0x3f6>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800678e:	687b      	ldr	r3, [r7, #4]
 8006790:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006792:	f043 0210 	orr.w	r2, r3, #16
 8006796:	687b      	ldr	r3, [r7, #4]
 8006798:	661a      	str	r2, [r3, #96]	@ 0x60

    tmp_hal_status = HAL_ERROR;
 800679a:	2301      	movs	r3, #1
 800679c:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 800679e:	7ffb      	ldrb	r3, [r7, #31]
}
 80067a0:	4618      	mov	r0, r3
 80067a2:	3724      	adds	r7, #36	@ 0x24
 80067a4:	46bd      	mov	sp, r7
 80067a6:	bd90      	pop	{r4, r7, pc}
 80067a8:	ffffbffc 	.word	0xffffbffc
 80067ac:	58026000 	.word	0x58026000
 80067b0:	fc00f81f 	.word	0xfc00f81f
 80067b4:	fc00f81e 	.word	0xfc00f81e

080067b8 <HAL_ADC_Start_DMA>:
  * @param pData Destination Buffer address.
  * @param Length Number of data to be transferred from ADC peripheral to memory
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef *hadc, uint32_t *pData, uint32_t Length)
{
 80067b8:	b580      	push	{r7, lr}
 80067ba:	b086      	sub	sp, #24
 80067bc:	af00      	add	r7, sp, #0
 80067be:	60f8      	str	r0, [r7, #12]
 80067c0:	60b9      	str	r1, [r7, #8]
 80067c2:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status;
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 80067c4:	68fb      	ldr	r3, [r7, #12]
 80067c6:	681b      	ldr	r3, [r3, #0]
 80067c8:	4a60      	ldr	r2, [pc, #384]	@ (800694c <HAL_ADC_Start_DMA+0x194>)
 80067ca:	4293      	cmp	r3, r2
 80067cc:	d004      	beq.n	80067d8 <HAL_ADC_Start_DMA+0x20>
 80067ce:	68fb      	ldr	r3, [r7, #12]
 80067d0:	681b      	ldr	r3, [r3, #0]
 80067d2:	4a5f      	ldr	r2, [pc, #380]	@ (8006950 <HAL_ADC_Start_DMA+0x198>)
 80067d4:	4293      	cmp	r3, r2
 80067d6:	d101      	bne.n	80067dc <HAL_ADC_Start_DMA+0x24>
 80067d8:	4b5e      	ldr	r3, [pc, #376]	@ (8006954 <HAL_ADC_Start_DMA+0x19c>)
 80067da:	e000      	b.n	80067de <HAL_ADC_Start_DMA+0x26>
 80067dc:	4b5e      	ldr	r3, [pc, #376]	@ (8006958 <HAL_ADC_Start_DMA+0x1a0>)
 80067de:	4618      	mov	r0, r3
 80067e0:	f7ff fcfe 	bl	80061e0 <LL_ADC_GetMultimode>
 80067e4:	6138      	str	r0, [r7, #16]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 80067e6:	68fb      	ldr	r3, [r7, #12]
 80067e8:	681b      	ldr	r3, [r3, #0]
 80067ea:	4618      	mov	r0, r3
 80067ec:	f7ff fdb6 	bl	800635c <LL_ADC_REG_IsConversionOngoing>
 80067f0:	4603      	mov	r3, r0
 80067f2:	2b00      	cmp	r3, #0
 80067f4:	f040 80a2 	bne.w	800693c <HAL_ADC_Start_DMA+0x184>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 80067f8:	68fb      	ldr	r3, [r7, #12]
 80067fa:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 80067fe:	2b01      	cmp	r3, #1
 8006800:	d101      	bne.n	8006806 <HAL_ADC_Start_DMA+0x4e>
 8006802:	2302      	movs	r3, #2
 8006804:	e09d      	b.n	8006942 <HAL_ADC_Start_DMA+0x18a>
 8006806:	68fb      	ldr	r3, [r7, #12]
 8006808:	2201      	movs	r2, #1
 800680a:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

    /* Ensure that multimode regular conversions are not enabled.   */
    /* Otherwise, dedicated API HAL_ADCEx_MultiModeStart_DMA() must be used.  */
    if ((tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 800680e:	693b      	ldr	r3, [r7, #16]
 8006810:	2b00      	cmp	r3, #0
 8006812:	d006      	beq.n	8006822 <HAL_ADC_Start_DMA+0x6a>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 8006814:	693b      	ldr	r3, [r7, #16]
 8006816:	2b05      	cmp	r3, #5
 8006818:	d003      	beq.n	8006822 <HAL_ADC_Start_DMA+0x6a>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 800681a:	693b      	ldr	r3, [r7, #16]
 800681c:	2b09      	cmp	r3, #9
 800681e:	f040 8086 	bne.w	800692e <HAL_ADC_Start_DMA+0x176>
       )
    {
      /* Enable the ADC peripheral */
      tmp_hal_status = ADC_Enable(hadc);
 8006822:	68f8      	ldr	r0, [r7, #12]
 8006824:	f000 fd8c 	bl	8007340 <ADC_Enable>
 8006828:	4603      	mov	r3, r0
 800682a:	75fb      	strb	r3, [r7, #23]

      /* Start conversion if ADC is effectively enabled */
      if (tmp_hal_status == HAL_OK)
 800682c:	7dfb      	ldrb	r3, [r7, #23]
 800682e:	2b00      	cmp	r3, #0
 8006830:	d178      	bne.n	8006924 <HAL_ADC_Start_DMA+0x16c>
      {
        /* Set ADC state                                                        */
        /* - Clear state bitfield related to regular group conversion results   */
        /* - Set state bitfield related to regular operation                    */
        ADC_STATE_CLR_SET(hadc->State,
 8006832:	68fb      	ldr	r3, [r7, #12]
 8006834:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8006836:	4b49      	ldr	r3, [pc, #292]	@ (800695c <HAL_ADC_Start_DMA+0x1a4>)
 8006838:	4013      	ands	r3, r2
 800683a:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 800683e:	68fb      	ldr	r3, [r7, #12]
 8006840:	661a      	str	r2, [r3, #96]	@ 0x60
                          HAL_ADC_STATE_REG_BUSY);

        /* Reset HAL_ADC_STATE_MULTIMODE_SLAVE bit
          - if ADC instance is master or if multimode feature is not available
          - if multimode setting is disabled (ADC instance slave in independent mode) */
        if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8006842:	68fb      	ldr	r3, [r7, #12]
 8006844:	681b      	ldr	r3, [r3, #0]
 8006846:	4a42      	ldr	r2, [pc, #264]	@ (8006950 <HAL_ADC_Start_DMA+0x198>)
 8006848:	4293      	cmp	r3, r2
 800684a:	d002      	beq.n	8006852 <HAL_ADC_Start_DMA+0x9a>
 800684c:	68fb      	ldr	r3, [r7, #12]
 800684e:	681b      	ldr	r3, [r3, #0]
 8006850:	e000      	b.n	8006854 <HAL_ADC_Start_DMA+0x9c>
 8006852:	4b3e      	ldr	r3, [pc, #248]	@ (800694c <HAL_ADC_Start_DMA+0x194>)
 8006854:	68fa      	ldr	r2, [r7, #12]
 8006856:	6812      	ldr	r2, [r2, #0]
 8006858:	4293      	cmp	r3, r2
 800685a:	d002      	beq.n	8006862 <HAL_ADC_Start_DMA+0xaa>
            || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 800685c:	693b      	ldr	r3, [r7, #16]
 800685e:	2b00      	cmp	r3, #0
 8006860:	d105      	bne.n	800686e <HAL_ADC_Start_DMA+0xb6>
           )
        {
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8006862:	68fb      	ldr	r3, [r7, #12]
 8006864:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006866:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 800686a:	68fb      	ldr	r3, [r7, #12]
 800686c:	661a      	str	r2, [r3, #96]	@ 0x60
        }

        /* Check if a conversion is on going on ADC group injected */
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) != 0UL)
 800686e:	68fb      	ldr	r3, [r7, #12]
 8006870:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006872:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8006876:	2b00      	cmp	r3, #0
 8006878:	d006      	beq.n	8006888 <HAL_ADC_Start_DMA+0xd0>
        {
          /* Reset ADC error code fields related to regular conversions only */
          CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 800687a:	68fb      	ldr	r3, [r7, #12]
 800687c:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800687e:	f023 0206 	bic.w	r2, r3, #6
 8006882:	68fb      	ldr	r3, [r7, #12]
 8006884:	665a      	str	r2, [r3, #100]	@ 0x64
 8006886:	e002      	b.n	800688e <HAL_ADC_Start_DMA+0xd6>
        }
        else
        {
          /* Reset all ADC error code fields */
          ADC_CLEAR_ERRORCODE(hadc);
 8006888:	68fb      	ldr	r3, [r7, #12]
 800688a:	2200      	movs	r2, #0
 800688c:	665a      	str	r2, [r3, #100]	@ 0x64
        }

        /* Set the DMA transfer complete callback */
        hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 800688e:	68fb      	ldr	r3, [r7, #12]
 8006890:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006892:	4a33      	ldr	r2, [pc, #204]	@ (8006960 <HAL_ADC_Start_DMA+0x1a8>)
 8006894:	63da      	str	r2, [r3, #60]	@ 0x3c

        /* Set the DMA half transfer complete callback */
        hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8006896:	68fb      	ldr	r3, [r7, #12]
 8006898:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800689a:	4a32      	ldr	r2, [pc, #200]	@ (8006964 <HAL_ADC_Start_DMA+0x1ac>)
 800689c:	641a      	str	r2, [r3, #64]	@ 0x40

        /* Set the DMA error callback */
        hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 800689e:	68fb      	ldr	r3, [r7, #12]
 80068a0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80068a2:	4a31      	ldr	r2, [pc, #196]	@ (8006968 <HAL_ADC_Start_DMA+0x1b0>)
 80068a4:	64da      	str	r2, [r3, #76]	@ 0x4c
        /* ADC start (in case of SW start):                                   */

        /* Clear regular group conversion flag and overrun flag               */
        /* (To ensure of no unknown state from potential previous ADC         */
        /* operations)                                                        */
        __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 80068a6:	68fb      	ldr	r3, [r7, #12]
 80068a8:	681b      	ldr	r3, [r3, #0]
 80068aa:	221c      	movs	r2, #28
 80068ac:	601a      	str	r2, [r3, #0]

        /* Process unlocked */
        /* Unlock before starting ADC conversions: in case of potential         */
        /* interruption, to let the process to ADC IRQ Handler.                 */
        __HAL_UNLOCK(hadc);
 80068ae:	68fb      	ldr	r3, [r7, #12]
 80068b0:	2200      	movs	r2, #0
 80068b2:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        /* With DMA, overrun event is always considered as an error even if
           hadc->Init.Overrun is set to ADC_OVR_DATA_OVERWRITTEN. Therefore,
           ADC_IT_OVR is enabled. */
        __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 80068b6:	68fb      	ldr	r3, [r7, #12]
 80068b8:	681b      	ldr	r3, [r3, #0]
 80068ba:	685a      	ldr	r2, [r3, #4]
 80068bc:	68fb      	ldr	r3, [r7, #12]
 80068be:	681b      	ldr	r3, [r3, #0]
 80068c0:	f042 0210 	orr.w	r2, r2, #16
 80068c4:	605a      	str	r2, [r3, #4]

        /* Enable ADC DMA  mode*/
#if defined(ADC_VER_V5_V90)
        if (hadc->Instance == ADC3)
 80068c6:	68fb      	ldr	r3, [r7, #12]
 80068c8:	681b      	ldr	r3, [r3, #0]
 80068ca:	4a28      	ldr	r2, [pc, #160]	@ (800696c <HAL_ADC_Start_DMA+0x1b4>)
 80068cc:	4293      	cmp	r3, r2
 80068ce:	d10f      	bne.n	80068f0 <HAL_ADC_Start_DMA+0x138>
        {
          LL_ADC_REG_SetDMATransferMode(hadc->Instance, ADC3_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 80068d0:	68fb      	ldr	r3, [r7, #12]
 80068d2:	681a      	ldr	r2, [r3, #0]
 80068d4:	68fb      	ldr	r3, [r7, #12]
 80068d6:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 80068da:	005b      	lsls	r3, r3, #1
 80068dc:	4619      	mov	r1, r3
 80068de:	4610      	mov	r0, r2
 80068e0:	f7ff fbf8 	bl	80060d4 <LL_ADC_REG_SetDMATransferMode>
          LL_ADC_EnableDMAReq(hadc->Instance);
 80068e4:	68fb      	ldr	r3, [r7, #12]
 80068e6:	681b      	ldr	r3, [r3, #0]
 80068e8:	4618      	mov	r0, r3
 80068ea:	f7ff fbe3 	bl	80060b4 <LL_ADC_EnableDMAReq>
 80068ee:	e007      	b.n	8006900 <HAL_ADC_Start_DMA+0x148>
        }
        else
        {
          LL_ADC_REG_SetDataTransferMode(hadc->Instance, ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.ConversionDataManagement));
 80068f0:	68fb      	ldr	r3, [r7, #12]
 80068f2:	681a      	ldr	r2, [r3, #0]
 80068f4:	68fb      	ldr	r3, [r7, #12]
 80068f6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80068f8:	4619      	mov	r1, r3
 80068fa:	4610      	mov	r0, r2
 80068fc:	f7ff fbc7 	bl	800608e <LL_ADC_REG_SetDataTransferMode>
        LL_ADC_REG_SetDataTransferMode(hadc->Instance, (uint32_t)hadc->Init.ConversionDataManagement);
#endif


        /* Start the DMA channel */
        tmp_hal_status = HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8006900:	68fb      	ldr	r3, [r7, #12]
 8006902:	6d98      	ldr	r0, [r3, #88]	@ 0x58
 8006904:	68fb      	ldr	r3, [r7, #12]
 8006906:	681b      	ldr	r3, [r3, #0]
 8006908:	3340      	adds	r3, #64	@ 0x40
 800690a:	4619      	mov	r1, r3
 800690c:	68ba      	ldr	r2, [r7, #8]
 800690e:	687b      	ldr	r3, [r7, #4]
 8006910:	f001 ff34 	bl	800877c <HAL_DMA_Start_IT>
 8006914:	4603      	mov	r3, r0
 8006916:	75fb      	strb	r3, [r7, #23]
        /* Enable conversion of regular group.                                  */
        /* If software start has been selected, conversion starts immediately.  */
        /* If external trigger has been selected, conversion will start at next */
        /* trigger event.                                                       */
        /* Start ADC group regular conversion */
        LL_ADC_REG_StartConversion(hadc->Instance);
 8006918:	68fb      	ldr	r3, [r7, #12]
 800691a:	681b      	ldr	r3, [r3, #0]
 800691c:	4618      	mov	r0, r3
 800691e:	f7ff fd09 	bl	8006334 <LL_ADC_REG_StartConversion>
      if (tmp_hal_status == HAL_OK)
 8006922:	e00d      	b.n	8006940 <HAL_ADC_Start_DMA+0x188>
      }
      else
      {
        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 8006924:	68fb      	ldr	r3, [r7, #12]
 8006926:	2200      	movs	r2, #0
 8006928:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
      if (tmp_hal_status == HAL_OK)
 800692c:	e008      	b.n	8006940 <HAL_ADC_Start_DMA+0x188>
      }

    }
    else
    {
      tmp_hal_status = HAL_ERROR;
 800692e:	2301      	movs	r3, #1
 8006930:	75fb      	strb	r3, [r7, #23]
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 8006932:	68fb      	ldr	r3, [r7, #12]
 8006934:	2200      	movs	r2, #0
 8006936:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
 800693a:	e001      	b.n	8006940 <HAL_ADC_Start_DMA+0x188>
    }
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 800693c:	2302      	movs	r3, #2
 800693e:	75fb      	strb	r3, [r7, #23]
  }

  /* Return function status */
  return tmp_hal_status;
 8006940:	7dfb      	ldrb	r3, [r7, #23]
}
 8006942:	4618      	mov	r0, r3
 8006944:	3718      	adds	r7, #24
 8006946:	46bd      	mov	sp, r7
 8006948:	bd80      	pop	{r7, pc}
 800694a:	bf00      	nop
 800694c:	40022000 	.word	0x40022000
 8006950:	40022100 	.word	0x40022100
 8006954:	40022300 	.word	0x40022300
 8006958:	58026300 	.word	0x58026300
 800695c:	fffff0fe 	.word	0xfffff0fe
 8006960:	08007513 	.word	0x08007513
 8006964:	080075eb 	.word	0x080075eb
 8006968:	08007607 	.word	0x08007607
 800696c:	58026000 	.word	0x58026000

08006970 <HAL_ADC_ConvHalfCpltCallback>:
  * @brief  Conversion DMA half-transfer callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef *hadc)
{
 8006970:	b480      	push	{r7}
 8006972:	b083      	sub	sp, #12
 8006974:	af00      	add	r7, sp, #0
 8006976:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvHalfCpltCallback must be implemented in the user file.
  */
}
 8006978:	bf00      	nop
 800697a:	370c      	adds	r7, #12
 800697c:	46bd      	mov	sp, r7
 800697e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006982:	4770      	bx	lr

08006984 <HAL_ADC_ErrorCallback>:
  *           (this function is also clearing overrun flag)
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8006984:	b480      	push	{r7}
 8006986:	b083      	sub	sp, #12
 8006988:	af00      	add	r7, sp, #0
 800698a:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 800698c:	bf00      	nop
 800698e:	370c      	adds	r7, #12
 8006990:	46bd      	mov	sp, r7
 8006992:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006996:	4770      	bx	lr

08006998 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param sConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 8006998:	b590      	push	{r4, r7, lr}
 800699a:	b0a5      	sub	sp, #148	@ 0x94
 800699c:	af00      	add	r7, sp, #0
 800699e:	6078      	str	r0, [r7, #4]
 80069a0:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80069a2:	2300      	movs	r3, #0
 80069a4:	f887 308f 	strb.w	r3, [r7, #143]	@ 0x8f
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0;
 80069a8:	2300      	movs	r3, #0
 80069aa:	60fb      	str	r3, [r7, #12]
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  assert_param(IS_ADC_SINGLE_DIFFERENTIAL(sConfig->SingleDiff));
  assert_param(IS_ADC_OFFSET_NUMBER(sConfig->OffsetNumber));
  /* Check offset range according to oversampling setting */
  if (hadc->Init.OversamplingMode == ENABLE)
 80069ac:	687b      	ldr	r3, [r7, #4]
 80069ae:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80069b2:	2b01      	cmp	r3, #1
  /* if ROVSE is set, the value of the OFFSETy_EN bit in ADCx_OFRy register is
     ignored (considered as reset) */
  assert_param(!((sConfig->OffsetNumber != ADC_OFFSET_NONE) && (hadc->Init.OversamplingMode == ENABLE)));

  /* Verification of channel number */
  if (sConfig->SingleDiff != ADC_DIFFERENTIAL_ENDED)
 80069b4:	683b      	ldr	r3, [r7, #0]
 80069b6:	68db      	ldr	r3, [r3, #12]
 80069b8:	4aa4      	ldr	r2, [pc, #656]	@ (8006c4c <HAL_ADC_ConfigChannel+0x2b4>)
 80069ba:	4293      	cmp	r3, r2
    }
#endif
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 80069bc:	687b      	ldr	r3, [r7, #4]
 80069be:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 80069c2:	2b01      	cmp	r3, #1
 80069c4:	d102      	bne.n	80069cc <HAL_ADC_ConfigChannel+0x34>
 80069c6:	2302      	movs	r3, #2
 80069c8:	f000 bca2 	b.w	8007310 <HAL_ADC_ConfigChannel+0x978>
 80069cc:	687b      	ldr	r3, [r7, #4]
 80069ce:	2201      	movs	r2, #1
 80069d0:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 80069d4:	687b      	ldr	r3, [r7, #4]
 80069d6:	681b      	ldr	r3, [r3, #0]
 80069d8:	4618      	mov	r0, r3
 80069da:	f7ff fcbf 	bl	800635c <LL_ADC_REG_IsConversionOngoing>
 80069de:	4603      	mov	r3, r0
 80069e0:	2b00      	cmp	r3, #0
 80069e2:	f040 8486 	bne.w	80072f2 <HAL_ADC_ConfigChannel+0x95a>
  {
    if (!(__LL_ADC_IS_CHANNEL_INTERNAL(sConfig->Channel)))
 80069e6:	683b      	ldr	r3, [r7, #0]
 80069e8:	681b      	ldr	r3, [r3, #0]
 80069ea:	2b00      	cmp	r3, #0
 80069ec:	db31      	blt.n	8006a52 <HAL_ADC_ConfigChannel+0xba>
    {
#if defined(ADC_VER_V5_V90)
      if (hadc->Instance != ADC3)
 80069ee:	687b      	ldr	r3, [r7, #4]
 80069f0:	681b      	ldr	r3, [r3, #0]
 80069f2:	4a97      	ldr	r2, [pc, #604]	@ (8006c50 <HAL_ADC_ConfigChannel+0x2b8>)
 80069f4:	4293      	cmp	r3, r2
 80069f6:	d02c      	beq.n	8006a52 <HAL_ADC_ConfigChannel+0xba>
      {
        /* ADC channels preselection */
        hadc->Instance->PCSEL_RES0 |= (1UL << (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) & 0x1FUL));
 80069f8:	683b      	ldr	r3, [r7, #0]
 80069fa:	681b      	ldr	r3, [r3, #0]
 80069fc:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8006a00:	2b00      	cmp	r3, #0
 8006a02:	d108      	bne.n	8006a16 <HAL_ADC_ConfigChannel+0x7e>
 8006a04:	683b      	ldr	r3, [r7, #0]
 8006a06:	681b      	ldr	r3, [r3, #0]
 8006a08:	0e9b      	lsrs	r3, r3, #26
 8006a0a:	f003 031f 	and.w	r3, r3, #31
 8006a0e:	2201      	movs	r2, #1
 8006a10:	fa02 f303 	lsl.w	r3, r2, r3
 8006a14:	e016      	b.n	8006a44 <HAL_ADC_ConfigChannel+0xac>
 8006a16:	683b      	ldr	r3, [r7, #0]
 8006a18:	681b      	ldr	r3, [r3, #0]
 8006a1a:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006a1c:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8006a1e:	fa93 f3a3 	rbit	r3, r3
 8006a22:	673b      	str	r3, [r7, #112]	@ 0x70
  return result;
 8006a24:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8006a26:	67bb      	str	r3, [r7, #120]	@ 0x78
  if (value == 0U)
 8006a28:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8006a2a:	2b00      	cmp	r3, #0
 8006a2c:	d101      	bne.n	8006a32 <HAL_ADC_ConfigChannel+0x9a>
    return 32U;
 8006a2e:	2320      	movs	r3, #32
 8006a30:	e003      	b.n	8006a3a <HAL_ADC_ConfigChannel+0xa2>
  return __builtin_clz(value);
 8006a32:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8006a34:	fab3 f383 	clz	r3, r3
 8006a38:	b2db      	uxtb	r3, r3
 8006a3a:	f003 031f 	and.w	r3, r3, #31
 8006a3e:	2201      	movs	r2, #1
 8006a40:	fa02 f303 	lsl.w	r3, r2, r3
 8006a44:	687a      	ldr	r2, [r7, #4]
 8006a46:	6812      	ldr	r2, [r2, #0]
 8006a48:	69d1      	ldr	r1, [r2, #28]
 8006a4a:	687a      	ldr	r2, [r7, #4]
 8006a4c:	6812      	ldr	r2, [r2, #0]
 8006a4e:	430b      	orrs	r3, r1
 8006a50:	61d3      	str	r3, [r2, #28]
      hadc->Instance->PCSEL |= (1UL << (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) & 0x1FUL));
#endif /* ADC_VER_V5_V90 */
    }

    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, sConfig->Rank, sConfig->Channel);
 8006a52:	687b      	ldr	r3, [r7, #4]
 8006a54:	6818      	ldr	r0, [r3, #0]
 8006a56:	683b      	ldr	r3, [r7, #0]
 8006a58:	6859      	ldr	r1, [r3, #4]
 8006a5a:	683b      	ldr	r3, [r7, #0]
 8006a5c:	681b      	ldr	r3, [r3, #0]
 8006a5e:	461a      	mov	r2, r3
 8006a60:	f7ff fae9 	bl	8006036 <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8006a64:	687b      	ldr	r3, [r7, #4]
 8006a66:	681b      	ldr	r3, [r3, #0]
 8006a68:	4618      	mov	r0, r3
 8006a6a:	f7ff fc77 	bl	800635c <LL_ADC_REG_IsConversionOngoing>
 8006a6e:	f8c7 0084 	str.w	r0, [r7, #132]	@ 0x84
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8006a72:	687b      	ldr	r3, [r7, #4]
 8006a74:	681b      	ldr	r3, [r3, #0]
 8006a76:	4618      	mov	r0, r3
 8006a78:	f7ff fc83 	bl	8006382 <LL_ADC_INJ_IsConversionOngoing>
 8006a7c:	f8c7 0080 	str.w	r0, [r7, #128]	@ 0x80
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8006a80:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8006a84:	2b00      	cmp	r3, #0
 8006a86:	f040 824a 	bne.w	8006f1e <HAL_ADC_ConfigChannel+0x586>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8006a8a:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8006a8e:	2b00      	cmp	r3, #0
 8006a90:	f040 8245 	bne.w	8006f1e <HAL_ADC_ConfigChannel+0x586>
       )
    {
      /* Set sampling time of the selected ADC channel */
      LL_ADC_SetChannelSamplingTime(hadc->Instance, sConfig->Channel, sConfig->SamplingTime);
 8006a94:	687b      	ldr	r3, [r7, #4]
 8006a96:	6818      	ldr	r0, [r3, #0]
 8006a98:	683b      	ldr	r3, [r7, #0]
 8006a9a:	6819      	ldr	r1, [r3, #0]
 8006a9c:	683b      	ldr	r3, [r7, #0]
 8006a9e:	689b      	ldr	r3, [r3, #8]
 8006aa0:	461a      	mov	r2, r3
 8006aa2:	f7ff fb31 	bl	8006108 <LL_ADC_SetChannelSamplingTime>
      /* Configure the offset: offset enable/disable, channel, offset value */

      /* Shift the offset with respect to the selected ADC resolution. */
      /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
#if defined(ADC_VER_V5_V90)
      if (hadc->Instance == ADC3)
 8006aa6:	687b      	ldr	r3, [r7, #4]
 8006aa8:	681b      	ldr	r3, [r3, #0]
 8006aaa:	4a69      	ldr	r2, [pc, #420]	@ (8006c50 <HAL_ADC_ConfigChannel+0x2b8>)
 8006aac:	4293      	cmp	r3, r2
 8006aae:	d10d      	bne.n	8006acc <HAL_ADC_ConfigChannel+0x134>
      {
        tmpOffsetShifted = ADC3_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)sConfig->Offset);
 8006ab0:	683b      	ldr	r3, [r7, #0]
 8006ab2:	695a      	ldr	r2, [r3, #20]
 8006ab4:	687b      	ldr	r3, [r7, #4]
 8006ab6:	681b      	ldr	r3, [r3, #0]
 8006ab8:	68db      	ldr	r3, [r3, #12]
 8006aba:	08db      	lsrs	r3, r3, #3
 8006abc:	f003 0303 	and.w	r3, r3, #3
 8006ac0:	005b      	lsls	r3, r3, #1
 8006ac2:	fa02 f303 	lsl.w	r3, r2, r3
 8006ac6:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8006aca:	e032      	b.n	8006b32 <HAL_ADC_ConfigChannel+0x19a>
      }
      else
#endif /* ADC_VER_V5_V90 */
      {
        tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)sConfig->Offset);
 8006acc:	4b61      	ldr	r3, [pc, #388]	@ (8006c54 <HAL_ADC_ConfigChannel+0x2bc>)
 8006ace:	681b      	ldr	r3, [r3, #0]
 8006ad0:	f003 4370 	and.w	r3, r3, #4026531840	@ 0xf0000000
 8006ad4:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8006ad8:	d10b      	bne.n	8006af2 <HAL_ADC_ConfigChannel+0x15a>
 8006ada:	683b      	ldr	r3, [r7, #0]
 8006adc:	695a      	ldr	r2, [r3, #20]
 8006ade:	687b      	ldr	r3, [r7, #4]
 8006ae0:	681b      	ldr	r3, [r3, #0]
 8006ae2:	68db      	ldr	r3, [r3, #12]
 8006ae4:	089b      	lsrs	r3, r3, #2
 8006ae6:	f003 0307 	and.w	r3, r3, #7
 8006aea:	005b      	lsls	r3, r3, #1
 8006aec:	fa02 f303 	lsl.w	r3, r2, r3
 8006af0:	e01d      	b.n	8006b2e <HAL_ADC_ConfigChannel+0x196>
 8006af2:	687b      	ldr	r3, [r7, #4]
 8006af4:	681b      	ldr	r3, [r3, #0]
 8006af6:	68db      	ldr	r3, [r3, #12]
 8006af8:	f003 0310 	and.w	r3, r3, #16
 8006afc:	2b00      	cmp	r3, #0
 8006afe:	d10b      	bne.n	8006b18 <HAL_ADC_ConfigChannel+0x180>
 8006b00:	683b      	ldr	r3, [r7, #0]
 8006b02:	695a      	ldr	r2, [r3, #20]
 8006b04:	687b      	ldr	r3, [r7, #4]
 8006b06:	681b      	ldr	r3, [r3, #0]
 8006b08:	68db      	ldr	r3, [r3, #12]
 8006b0a:	089b      	lsrs	r3, r3, #2
 8006b0c:	f003 0307 	and.w	r3, r3, #7
 8006b10:	005b      	lsls	r3, r3, #1
 8006b12:	fa02 f303 	lsl.w	r3, r2, r3
 8006b16:	e00a      	b.n	8006b2e <HAL_ADC_ConfigChannel+0x196>
 8006b18:	683b      	ldr	r3, [r7, #0]
 8006b1a:	695a      	ldr	r2, [r3, #20]
 8006b1c:	687b      	ldr	r3, [r7, #4]
 8006b1e:	681b      	ldr	r3, [r3, #0]
 8006b20:	68db      	ldr	r3, [r3, #12]
 8006b22:	089b      	lsrs	r3, r3, #2
 8006b24:	f003 0304 	and.w	r3, r3, #4
 8006b28:	005b      	lsls	r3, r3, #1
 8006b2a:	fa02 f303 	lsl.w	r3, r2, r3
 8006b2e:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
      }

      if (sConfig->OffsetNumber != ADC_OFFSET_NONE)
 8006b32:	683b      	ldr	r3, [r7, #0]
 8006b34:	691b      	ldr	r3, [r3, #16]
 8006b36:	2b04      	cmp	r3, #4
 8006b38:	d048      	beq.n	8006bcc <HAL_ADC_ConfigChannel+0x234>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, sConfig->OffsetNumber, sConfig->Channel, tmpOffsetShifted);
 8006b3a:	687b      	ldr	r3, [r7, #4]
 8006b3c:	6818      	ldr	r0, [r3, #0]
 8006b3e:	683b      	ldr	r3, [r7, #0]
 8006b40:	6919      	ldr	r1, [r3, #16]
 8006b42:	683b      	ldr	r3, [r7, #0]
 8006b44:	681a      	ldr	r2, [r3, #0]
 8006b46:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8006b4a:	f7ff f96f 	bl	8005e2c <LL_ADC_SetOffset>

#if defined(ADC_VER_V5_V90)
        if (hadc->Instance == ADC3)
 8006b4e:	687b      	ldr	r3, [r7, #4]
 8006b50:	681b      	ldr	r3, [r3, #0]
 8006b52:	4a3f      	ldr	r2, [pc, #252]	@ (8006c50 <HAL_ADC_ConfigChannel+0x2b8>)
 8006b54:	4293      	cmp	r3, r2
 8006b56:	d119      	bne.n	8006b8c <HAL_ADC_ConfigChannel+0x1f4>
        {
          assert_param(IS_ADC3_OFFSET_SIGN(sConfig->OffsetSign));
          assert_param(IS_FUNCTIONAL_STATE(sConfig->OffsetSaturation));
          /* Set ADC selected offset sign & saturation */
          LL_ADC_SetOffsetSign(hadc->Instance, sConfig->OffsetNumber, sConfig->OffsetSign);
 8006b58:	687b      	ldr	r3, [r7, #4]
 8006b5a:	6818      	ldr	r0, [r3, #0]
 8006b5c:	683b      	ldr	r3, [r7, #0]
 8006b5e:	6919      	ldr	r1, [r3, #16]
 8006b60:	683b      	ldr	r3, [r7, #0]
 8006b62:	69db      	ldr	r3, [r3, #28]
 8006b64:	461a      	mov	r2, r3
 8006b66:	f7ff fa07 	bl	8005f78 <LL_ADC_SetOffsetSign>
          LL_ADC_SetOffsetSaturation(hadc->Instance, sConfig->OffsetNumber, (sConfig->OffsetSaturation == ENABLE) ? LL_ADC_OFFSET_SATURATION_ENABLE : LL_ADC_OFFSET_SATURATION_DISABLE);
 8006b6a:	687b      	ldr	r3, [r7, #4]
 8006b6c:	6818      	ldr	r0, [r3, #0]
 8006b6e:	683b      	ldr	r3, [r7, #0]
 8006b70:	6919      	ldr	r1, [r3, #16]
 8006b72:	683b      	ldr	r3, [r7, #0]
 8006b74:	f893 3020 	ldrb.w	r3, [r3, #32]
 8006b78:	2b01      	cmp	r3, #1
 8006b7a:	d102      	bne.n	8006b82 <HAL_ADC_ConfigChannel+0x1ea>
 8006b7c:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8006b80:	e000      	b.n	8006b84 <HAL_ADC_ConfigChannel+0x1ec>
 8006b82:	2300      	movs	r3, #0
 8006b84:	461a      	mov	r2, r3
 8006b86:	f7ff f9d5 	bl	8005f34 <LL_ADC_SetOffsetSaturation>
 8006b8a:	e1c8      	b.n	8006f1e <HAL_ADC_ConfigChannel+0x586>
        else
#endif /* ADC_VER_V5_V90 */
        {
          assert_param(IS_FUNCTIONAL_STATE(sConfig->OffsetSignedSaturation));
          /* Set ADC selected offset signed saturation */
          LL_ADC_SetOffsetSignedSaturation(hadc->Instance, sConfig->OffsetNumber, (sConfig->OffsetSignedSaturation == ENABLE) ? LL_ADC_OFFSET_SIGNED_SATURATION_ENABLE : LL_ADC_OFFSET_SIGNED_SATURATION_DISABLE);
 8006b8c:	687b      	ldr	r3, [r7, #4]
 8006b8e:	6818      	ldr	r0, [r3, #0]
 8006b90:	683b      	ldr	r3, [r7, #0]
 8006b92:	6919      	ldr	r1, [r3, #16]
 8006b94:	683b      	ldr	r3, [r7, #0]
 8006b96:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 8006b9a:	2b01      	cmp	r3, #1
 8006b9c:	d102      	bne.n	8006ba4 <HAL_ADC_ConfigChannel+0x20c>
 8006b9e:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 8006ba2:	e000      	b.n	8006ba6 <HAL_ADC_ConfigChannel+0x20e>
 8006ba4:	2300      	movs	r3, #0
 8006ba6:	461a      	mov	r2, r3
 8006ba8:	f7ff f9a2 	bl	8005ef0 <LL_ADC_SetOffsetSignedSaturation>

          assert_param(IS_FUNCTIONAL_STATE(sConfig->OffsetRightShift));
          /* Set ADC selected offset right shift */
          LL_ADC_SetDataRightShift(hadc->Instance, sConfig->OffsetNumber, (sConfig->OffsetRightShift == ENABLE) ? LL_ADC_OFFSET_RSHIFT_ENABLE : LL_ADC_OFFSET_RSHIFT_DISABLE);
 8006bac:	687b      	ldr	r3, [r7, #4]
 8006bae:	6818      	ldr	r0, [r3, #0]
 8006bb0:	683b      	ldr	r3, [r7, #0]
 8006bb2:	6919      	ldr	r1, [r3, #16]
 8006bb4:	683b      	ldr	r3, [r7, #0]
 8006bb6:	7e1b      	ldrb	r3, [r3, #24]
 8006bb8:	2b01      	cmp	r3, #1
 8006bba:	d102      	bne.n	8006bc2 <HAL_ADC_ConfigChannel+0x22a>
 8006bbc:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8006bc0:	e000      	b.n	8006bc4 <HAL_ADC_ConfigChannel+0x22c>
 8006bc2:	2300      	movs	r3, #0
 8006bc4:	461a      	mov	r2, r3
 8006bc6:	f7ff f979 	bl	8005ebc <LL_ADC_SetDataRightShift>
 8006bca:	e1a8      	b.n	8006f1e <HAL_ADC_ConfigChannel+0x586>
      {
        /* Scan OFR1, OFR2, OFR3, OFR4 to check if the selected channel is enabled.
          If this is the case, offset OFRx is disabled since
          sConfig->OffsetNumber = ADC_OFFSET_NONE. */
#if defined(ADC_VER_V5_V90)
        if (hadc->Instance == ADC3)
 8006bcc:	687b      	ldr	r3, [r7, #4]
 8006bce:	681b      	ldr	r3, [r3, #0]
 8006bd0:	4a1f      	ldr	r2, [pc, #124]	@ (8006c50 <HAL_ADC_ConfigChannel+0x2b8>)
 8006bd2:	4293      	cmp	r3, r2
 8006bd4:	f040 815b 	bne.w	8006e8e <HAL_ADC_ConfigChannel+0x4f6>
        {
          if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1)) == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8006bd8:	687b      	ldr	r3, [r7, #4]
 8006bda:	681b      	ldr	r3, [r3, #0]
 8006bdc:	2100      	movs	r1, #0
 8006bde:	4618      	mov	r0, r3
 8006be0:	f7ff f956 	bl	8005e90 <LL_ADC_GetOffsetChannel>
 8006be4:	4603      	mov	r3, r0
 8006be6:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8006bea:	2b00      	cmp	r3, #0
 8006bec:	d10a      	bne.n	8006c04 <HAL_ADC_ConfigChannel+0x26c>
 8006bee:	687b      	ldr	r3, [r7, #4]
 8006bf0:	681b      	ldr	r3, [r3, #0]
 8006bf2:	2100      	movs	r1, #0
 8006bf4:	4618      	mov	r0, r3
 8006bf6:	f7ff f94b 	bl	8005e90 <LL_ADC_GetOffsetChannel>
 8006bfa:	4603      	mov	r3, r0
 8006bfc:	0e9b      	lsrs	r3, r3, #26
 8006bfe:	f003 021f 	and.w	r2, r3, #31
 8006c02:	e017      	b.n	8006c34 <HAL_ADC_ConfigChannel+0x29c>
 8006c04:	687b      	ldr	r3, [r7, #4]
 8006c06:	681b      	ldr	r3, [r3, #0]
 8006c08:	2100      	movs	r1, #0
 8006c0a:	4618      	mov	r0, r3
 8006c0c:	f7ff f940 	bl	8005e90 <LL_ADC_GetOffsetChannel>
 8006c10:	4603      	mov	r3, r0
 8006c12:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006c14:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8006c16:	fa93 f3a3 	rbit	r3, r3
 8006c1a:	667b      	str	r3, [r7, #100]	@ 0x64
  return result;
 8006c1c:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8006c1e:	66fb      	str	r3, [r7, #108]	@ 0x6c
  if (value == 0U)
 8006c20:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8006c22:	2b00      	cmp	r3, #0
 8006c24:	d101      	bne.n	8006c2a <HAL_ADC_ConfigChannel+0x292>
    return 32U;
 8006c26:	2320      	movs	r3, #32
 8006c28:	e003      	b.n	8006c32 <HAL_ADC_ConfigChannel+0x29a>
  return __builtin_clz(value);
 8006c2a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8006c2c:	fab3 f383 	clz	r3, r3
 8006c30:	b2db      	uxtb	r3, r3
 8006c32:	461a      	mov	r2, r3
 8006c34:	683b      	ldr	r3, [r7, #0]
 8006c36:	681b      	ldr	r3, [r3, #0]
 8006c38:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8006c3c:	2b00      	cmp	r3, #0
 8006c3e:	d10b      	bne.n	8006c58 <HAL_ADC_ConfigChannel+0x2c0>
 8006c40:	683b      	ldr	r3, [r7, #0]
 8006c42:	681b      	ldr	r3, [r3, #0]
 8006c44:	0e9b      	lsrs	r3, r3, #26
 8006c46:	f003 031f 	and.w	r3, r3, #31
 8006c4a:	e017      	b.n	8006c7c <HAL_ADC_ConfigChannel+0x2e4>
 8006c4c:	47ff0000 	.word	0x47ff0000
 8006c50:	58026000 	.word	0x58026000
 8006c54:	5c001000 	.word	0x5c001000
 8006c58:	683b      	ldr	r3, [r7, #0]
 8006c5a:	681b      	ldr	r3, [r3, #0]
 8006c5c:	65fb      	str	r3, [r7, #92]	@ 0x5c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006c5e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8006c60:	fa93 f3a3 	rbit	r3, r3
 8006c64:	65bb      	str	r3, [r7, #88]	@ 0x58
  return result;
 8006c66:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8006c68:	663b      	str	r3, [r7, #96]	@ 0x60
  if (value == 0U)
 8006c6a:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8006c6c:	2b00      	cmp	r3, #0
 8006c6e:	d101      	bne.n	8006c74 <HAL_ADC_ConfigChannel+0x2dc>
    return 32U;
 8006c70:	2320      	movs	r3, #32
 8006c72:	e003      	b.n	8006c7c <HAL_ADC_ConfigChannel+0x2e4>
  return __builtin_clz(value);
 8006c74:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8006c76:	fab3 f383 	clz	r3, r3
 8006c7a:	b2db      	uxtb	r3, r3
 8006c7c:	429a      	cmp	r2, r3
 8006c7e:	d106      	bne.n	8006c8e <HAL_ADC_ConfigChannel+0x2f6>
          {
            LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE);
 8006c80:	687b      	ldr	r3, [r7, #4]
 8006c82:	681b      	ldr	r3, [r3, #0]
 8006c84:	2200      	movs	r2, #0
 8006c86:	2100      	movs	r1, #0
 8006c88:	4618      	mov	r0, r3
 8006c8a:	f7ff f997 	bl	8005fbc <LL_ADC_SetOffsetState>
          }
          if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2)) == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8006c8e:	687b      	ldr	r3, [r7, #4]
 8006c90:	681b      	ldr	r3, [r3, #0]
 8006c92:	2101      	movs	r1, #1
 8006c94:	4618      	mov	r0, r3
 8006c96:	f7ff f8fb 	bl	8005e90 <LL_ADC_GetOffsetChannel>
 8006c9a:	4603      	mov	r3, r0
 8006c9c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8006ca0:	2b00      	cmp	r3, #0
 8006ca2:	d10a      	bne.n	8006cba <HAL_ADC_ConfigChannel+0x322>
 8006ca4:	687b      	ldr	r3, [r7, #4]
 8006ca6:	681b      	ldr	r3, [r3, #0]
 8006ca8:	2101      	movs	r1, #1
 8006caa:	4618      	mov	r0, r3
 8006cac:	f7ff f8f0 	bl	8005e90 <LL_ADC_GetOffsetChannel>
 8006cb0:	4603      	mov	r3, r0
 8006cb2:	0e9b      	lsrs	r3, r3, #26
 8006cb4:	f003 021f 	and.w	r2, r3, #31
 8006cb8:	e017      	b.n	8006cea <HAL_ADC_ConfigChannel+0x352>
 8006cba:	687b      	ldr	r3, [r7, #4]
 8006cbc:	681b      	ldr	r3, [r3, #0]
 8006cbe:	2101      	movs	r1, #1
 8006cc0:	4618      	mov	r0, r3
 8006cc2:	f7ff f8e5 	bl	8005e90 <LL_ADC_GetOffsetChannel>
 8006cc6:	4603      	mov	r3, r0
 8006cc8:	653b      	str	r3, [r7, #80]	@ 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006cca:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8006ccc:	fa93 f3a3 	rbit	r3, r3
 8006cd0:	64fb      	str	r3, [r7, #76]	@ 0x4c
  return result;
 8006cd2:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8006cd4:	657b      	str	r3, [r7, #84]	@ 0x54
  if (value == 0U)
 8006cd6:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8006cd8:	2b00      	cmp	r3, #0
 8006cda:	d101      	bne.n	8006ce0 <HAL_ADC_ConfigChannel+0x348>
    return 32U;
 8006cdc:	2320      	movs	r3, #32
 8006cde:	e003      	b.n	8006ce8 <HAL_ADC_ConfigChannel+0x350>
  return __builtin_clz(value);
 8006ce0:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8006ce2:	fab3 f383 	clz	r3, r3
 8006ce6:	b2db      	uxtb	r3, r3
 8006ce8:	461a      	mov	r2, r3
 8006cea:	683b      	ldr	r3, [r7, #0]
 8006cec:	681b      	ldr	r3, [r3, #0]
 8006cee:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8006cf2:	2b00      	cmp	r3, #0
 8006cf4:	d105      	bne.n	8006d02 <HAL_ADC_ConfigChannel+0x36a>
 8006cf6:	683b      	ldr	r3, [r7, #0]
 8006cf8:	681b      	ldr	r3, [r3, #0]
 8006cfa:	0e9b      	lsrs	r3, r3, #26
 8006cfc:	f003 031f 	and.w	r3, r3, #31
 8006d00:	e011      	b.n	8006d26 <HAL_ADC_ConfigChannel+0x38e>
 8006d02:	683b      	ldr	r3, [r7, #0]
 8006d04:	681b      	ldr	r3, [r3, #0]
 8006d06:	647b      	str	r3, [r7, #68]	@ 0x44
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006d08:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8006d0a:	fa93 f3a3 	rbit	r3, r3
 8006d0e:	643b      	str	r3, [r7, #64]	@ 0x40
  return result;
 8006d10:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006d12:	64bb      	str	r3, [r7, #72]	@ 0x48
  if (value == 0U)
 8006d14:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8006d16:	2b00      	cmp	r3, #0
 8006d18:	d101      	bne.n	8006d1e <HAL_ADC_ConfigChannel+0x386>
    return 32U;
 8006d1a:	2320      	movs	r3, #32
 8006d1c:	e003      	b.n	8006d26 <HAL_ADC_ConfigChannel+0x38e>
  return __builtin_clz(value);
 8006d1e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8006d20:	fab3 f383 	clz	r3, r3
 8006d24:	b2db      	uxtb	r3, r3
 8006d26:	429a      	cmp	r2, r3
 8006d28:	d106      	bne.n	8006d38 <HAL_ADC_ConfigChannel+0x3a0>
          {
            LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
 8006d2a:	687b      	ldr	r3, [r7, #4]
 8006d2c:	681b      	ldr	r3, [r3, #0]
 8006d2e:	2200      	movs	r2, #0
 8006d30:	2101      	movs	r1, #1
 8006d32:	4618      	mov	r0, r3
 8006d34:	f7ff f942 	bl	8005fbc <LL_ADC_SetOffsetState>
          }
          if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3)) == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8006d38:	687b      	ldr	r3, [r7, #4]
 8006d3a:	681b      	ldr	r3, [r3, #0]
 8006d3c:	2102      	movs	r1, #2
 8006d3e:	4618      	mov	r0, r3
 8006d40:	f7ff f8a6 	bl	8005e90 <LL_ADC_GetOffsetChannel>
 8006d44:	4603      	mov	r3, r0
 8006d46:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8006d4a:	2b00      	cmp	r3, #0
 8006d4c:	d10a      	bne.n	8006d64 <HAL_ADC_ConfigChannel+0x3cc>
 8006d4e:	687b      	ldr	r3, [r7, #4]
 8006d50:	681b      	ldr	r3, [r3, #0]
 8006d52:	2102      	movs	r1, #2
 8006d54:	4618      	mov	r0, r3
 8006d56:	f7ff f89b 	bl	8005e90 <LL_ADC_GetOffsetChannel>
 8006d5a:	4603      	mov	r3, r0
 8006d5c:	0e9b      	lsrs	r3, r3, #26
 8006d5e:	f003 021f 	and.w	r2, r3, #31
 8006d62:	e017      	b.n	8006d94 <HAL_ADC_ConfigChannel+0x3fc>
 8006d64:	687b      	ldr	r3, [r7, #4]
 8006d66:	681b      	ldr	r3, [r3, #0]
 8006d68:	2102      	movs	r1, #2
 8006d6a:	4618      	mov	r0, r3
 8006d6c:	f7ff f890 	bl	8005e90 <LL_ADC_GetOffsetChannel>
 8006d70:	4603      	mov	r3, r0
 8006d72:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006d74:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006d76:	fa93 f3a3 	rbit	r3, r3
 8006d7a:	637b      	str	r3, [r7, #52]	@ 0x34
  return result;
 8006d7c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006d7e:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (value == 0U)
 8006d80:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006d82:	2b00      	cmp	r3, #0
 8006d84:	d101      	bne.n	8006d8a <HAL_ADC_ConfigChannel+0x3f2>
    return 32U;
 8006d86:	2320      	movs	r3, #32
 8006d88:	e003      	b.n	8006d92 <HAL_ADC_ConfigChannel+0x3fa>
  return __builtin_clz(value);
 8006d8a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006d8c:	fab3 f383 	clz	r3, r3
 8006d90:	b2db      	uxtb	r3, r3
 8006d92:	461a      	mov	r2, r3
 8006d94:	683b      	ldr	r3, [r7, #0]
 8006d96:	681b      	ldr	r3, [r3, #0]
 8006d98:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8006d9c:	2b00      	cmp	r3, #0
 8006d9e:	d105      	bne.n	8006dac <HAL_ADC_ConfigChannel+0x414>
 8006da0:	683b      	ldr	r3, [r7, #0]
 8006da2:	681b      	ldr	r3, [r3, #0]
 8006da4:	0e9b      	lsrs	r3, r3, #26
 8006da6:	f003 031f 	and.w	r3, r3, #31
 8006daa:	e011      	b.n	8006dd0 <HAL_ADC_ConfigChannel+0x438>
 8006dac:	683b      	ldr	r3, [r7, #0]
 8006dae:	681b      	ldr	r3, [r3, #0]
 8006db0:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006db2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006db4:	fa93 f3a3 	rbit	r3, r3
 8006db8:	62bb      	str	r3, [r7, #40]	@ 0x28
  return result;
 8006dba:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006dbc:	633b      	str	r3, [r7, #48]	@ 0x30
  if (value == 0U)
 8006dbe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006dc0:	2b00      	cmp	r3, #0
 8006dc2:	d101      	bne.n	8006dc8 <HAL_ADC_ConfigChannel+0x430>
    return 32U;
 8006dc4:	2320      	movs	r3, #32
 8006dc6:	e003      	b.n	8006dd0 <HAL_ADC_ConfigChannel+0x438>
  return __builtin_clz(value);
 8006dc8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006dca:	fab3 f383 	clz	r3, r3
 8006dce:	b2db      	uxtb	r3, r3
 8006dd0:	429a      	cmp	r2, r3
 8006dd2:	d106      	bne.n	8006de2 <HAL_ADC_ConfigChannel+0x44a>
          {
            LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
 8006dd4:	687b      	ldr	r3, [r7, #4]
 8006dd6:	681b      	ldr	r3, [r3, #0]
 8006dd8:	2200      	movs	r2, #0
 8006dda:	2102      	movs	r1, #2
 8006ddc:	4618      	mov	r0, r3
 8006dde:	f7ff f8ed 	bl	8005fbc <LL_ADC_SetOffsetState>
          }
          if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4)) == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8006de2:	687b      	ldr	r3, [r7, #4]
 8006de4:	681b      	ldr	r3, [r3, #0]
 8006de6:	2103      	movs	r1, #3
 8006de8:	4618      	mov	r0, r3
 8006dea:	f7ff f851 	bl	8005e90 <LL_ADC_GetOffsetChannel>
 8006dee:	4603      	mov	r3, r0
 8006df0:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8006df4:	2b00      	cmp	r3, #0
 8006df6:	d10a      	bne.n	8006e0e <HAL_ADC_ConfigChannel+0x476>
 8006df8:	687b      	ldr	r3, [r7, #4]
 8006dfa:	681b      	ldr	r3, [r3, #0]
 8006dfc:	2103      	movs	r1, #3
 8006dfe:	4618      	mov	r0, r3
 8006e00:	f7ff f846 	bl	8005e90 <LL_ADC_GetOffsetChannel>
 8006e04:	4603      	mov	r3, r0
 8006e06:	0e9b      	lsrs	r3, r3, #26
 8006e08:	f003 021f 	and.w	r2, r3, #31
 8006e0c:	e017      	b.n	8006e3e <HAL_ADC_ConfigChannel+0x4a6>
 8006e0e:	687b      	ldr	r3, [r7, #4]
 8006e10:	681b      	ldr	r3, [r3, #0]
 8006e12:	2103      	movs	r1, #3
 8006e14:	4618      	mov	r0, r3
 8006e16:	f7ff f83b 	bl	8005e90 <LL_ADC_GetOffsetChannel>
 8006e1a:	4603      	mov	r3, r0
 8006e1c:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006e1e:	6a3b      	ldr	r3, [r7, #32]
 8006e20:	fa93 f3a3 	rbit	r3, r3
 8006e24:	61fb      	str	r3, [r7, #28]
  return result;
 8006e26:	69fb      	ldr	r3, [r7, #28]
 8006e28:	627b      	str	r3, [r7, #36]	@ 0x24
  if (value == 0U)
 8006e2a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006e2c:	2b00      	cmp	r3, #0
 8006e2e:	d101      	bne.n	8006e34 <HAL_ADC_ConfigChannel+0x49c>
    return 32U;
 8006e30:	2320      	movs	r3, #32
 8006e32:	e003      	b.n	8006e3c <HAL_ADC_ConfigChannel+0x4a4>
  return __builtin_clz(value);
 8006e34:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006e36:	fab3 f383 	clz	r3, r3
 8006e3a:	b2db      	uxtb	r3, r3
 8006e3c:	461a      	mov	r2, r3
 8006e3e:	683b      	ldr	r3, [r7, #0]
 8006e40:	681b      	ldr	r3, [r3, #0]
 8006e42:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8006e46:	2b00      	cmp	r3, #0
 8006e48:	d105      	bne.n	8006e56 <HAL_ADC_ConfigChannel+0x4be>
 8006e4a:	683b      	ldr	r3, [r7, #0]
 8006e4c:	681b      	ldr	r3, [r3, #0]
 8006e4e:	0e9b      	lsrs	r3, r3, #26
 8006e50:	f003 031f 	and.w	r3, r3, #31
 8006e54:	e011      	b.n	8006e7a <HAL_ADC_ConfigChannel+0x4e2>
 8006e56:	683b      	ldr	r3, [r7, #0]
 8006e58:	681b      	ldr	r3, [r3, #0]
 8006e5a:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006e5c:	697b      	ldr	r3, [r7, #20]
 8006e5e:	fa93 f3a3 	rbit	r3, r3
 8006e62:	613b      	str	r3, [r7, #16]
  return result;
 8006e64:	693b      	ldr	r3, [r7, #16]
 8006e66:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 8006e68:	69bb      	ldr	r3, [r7, #24]
 8006e6a:	2b00      	cmp	r3, #0
 8006e6c:	d101      	bne.n	8006e72 <HAL_ADC_ConfigChannel+0x4da>
    return 32U;
 8006e6e:	2320      	movs	r3, #32
 8006e70:	e003      	b.n	8006e7a <HAL_ADC_ConfigChannel+0x4e2>
  return __builtin_clz(value);
 8006e72:	69bb      	ldr	r3, [r7, #24]
 8006e74:	fab3 f383 	clz	r3, r3
 8006e78:	b2db      	uxtb	r3, r3
 8006e7a:	429a      	cmp	r2, r3
 8006e7c:	d14f      	bne.n	8006f1e <HAL_ADC_ConfigChannel+0x586>
          {
            LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_4, LL_ADC_OFFSET_DISABLE);
 8006e7e:	687b      	ldr	r3, [r7, #4]
 8006e80:	681b      	ldr	r3, [r3, #0]
 8006e82:	2200      	movs	r2, #0
 8006e84:	2103      	movs	r1, #3
 8006e86:	4618      	mov	r0, r3
 8006e88:	f7ff f898 	bl	8005fbc <LL_ADC_SetOffsetState>
 8006e8c:	e047      	b.n	8006f1e <HAL_ADC_ConfigChannel+0x586>
          }
        }
        else
#endif /* ADC_VER_V5_V90 */
        {
          if (((hadc->Instance->OFR1) & ADC_OFR1_OFFSET1_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8006e8e:	687b      	ldr	r3, [r7, #4]
 8006e90:	681b      	ldr	r3, [r3, #0]
 8006e92:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006e94:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8006e98:	683b      	ldr	r3, [r7, #0]
 8006e9a:	681b      	ldr	r3, [r3, #0]
 8006e9c:	069b      	lsls	r3, r3, #26
 8006e9e:	429a      	cmp	r2, r3
 8006ea0:	d107      	bne.n	8006eb2 <HAL_ADC_ConfigChannel+0x51a>
          {
            CLEAR_BIT(hadc->Instance->OFR1, ADC_OFR1_SSATE);
 8006ea2:	687b      	ldr	r3, [r7, #4]
 8006ea4:	681b      	ldr	r3, [r3, #0]
 8006ea6:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8006ea8:	687b      	ldr	r3, [r7, #4]
 8006eaa:	681b      	ldr	r3, [r3, #0]
 8006eac:	f022 4200 	bic.w	r2, r2, #2147483648	@ 0x80000000
 8006eb0:	661a      	str	r2, [r3, #96]	@ 0x60
          }
          if (((hadc->Instance->OFR2) & ADC_OFR2_OFFSET2_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8006eb2:	687b      	ldr	r3, [r7, #4]
 8006eb4:	681b      	ldr	r3, [r3, #0]
 8006eb6:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8006eb8:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8006ebc:	683b      	ldr	r3, [r7, #0]
 8006ebe:	681b      	ldr	r3, [r3, #0]
 8006ec0:	069b      	lsls	r3, r3, #26
 8006ec2:	429a      	cmp	r2, r3
 8006ec4:	d107      	bne.n	8006ed6 <HAL_ADC_ConfigChannel+0x53e>
          {
            CLEAR_BIT(hadc->Instance->OFR2, ADC_OFR2_SSATE);
 8006ec6:	687b      	ldr	r3, [r7, #4]
 8006ec8:	681b      	ldr	r3, [r3, #0]
 8006eca:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
 8006ecc:	687b      	ldr	r3, [r7, #4]
 8006ece:	681b      	ldr	r3, [r3, #0]
 8006ed0:	f022 4200 	bic.w	r2, r2, #2147483648	@ 0x80000000
 8006ed4:	665a      	str	r2, [r3, #100]	@ 0x64
          }
          if (((hadc->Instance->OFR3) & ADC_OFR3_OFFSET3_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8006ed6:	687b      	ldr	r3, [r7, #4]
 8006ed8:	681b      	ldr	r3, [r3, #0]
 8006eda:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8006edc:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8006ee0:	683b      	ldr	r3, [r7, #0]
 8006ee2:	681b      	ldr	r3, [r3, #0]
 8006ee4:	069b      	lsls	r3, r3, #26
 8006ee6:	429a      	cmp	r2, r3
 8006ee8:	d107      	bne.n	8006efa <HAL_ADC_ConfigChannel+0x562>
          {
            CLEAR_BIT(hadc->Instance->OFR3, ADC_OFR3_SSATE);
 8006eea:	687b      	ldr	r3, [r7, #4]
 8006eec:	681b      	ldr	r3, [r3, #0]
 8006eee:	6e9a      	ldr	r2, [r3, #104]	@ 0x68
 8006ef0:	687b      	ldr	r3, [r7, #4]
 8006ef2:	681b      	ldr	r3, [r3, #0]
 8006ef4:	f022 4200 	bic.w	r2, r2, #2147483648	@ 0x80000000
 8006ef8:	669a      	str	r2, [r3, #104]	@ 0x68
          }
          if (((hadc->Instance->OFR4) & ADC_OFR4_OFFSET4_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8006efa:	687b      	ldr	r3, [r7, #4]
 8006efc:	681b      	ldr	r3, [r3, #0]
 8006efe:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8006f00:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8006f04:	683b      	ldr	r3, [r7, #0]
 8006f06:	681b      	ldr	r3, [r3, #0]
 8006f08:	069b      	lsls	r3, r3, #26
 8006f0a:	429a      	cmp	r2, r3
 8006f0c:	d107      	bne.n	8006f1e <HAL_ADC_ConfigChannel+0x586>
          {
            CLEAR_BIT(hadc->Instance->OFR4, ADC_OFR4_SSATE);
 8006f0e:	687b      	ldr	r3, [r7, #4]
 8006f10:	681b      	ldr	r3, [r3, #0]
 8006f12:	6eda      	ldr	r2, [r3, #108]	@ 0x6c
 8006f14:	687b      	ldr	r3, [r7, #4]
 8006f16:	681b      	ldr	r3, [r3, #0]
 8006f18:	f022 4200 	bic.w	r2, r2, #2147483648	@ 0x80000000
 8006f1c:	66da      	str	r2, [r3, #108]	@ 0x6c

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    /*  - Internal measurement channels: Vbat/VrefInt/TempSensor                */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8006f1e:	687b      	ldr	r3, [r7, #4]
 8006f20:	681b      	ldr	r3, [r3, #0]
 8006f22:	4618      	mov	r0, r3
 8006f24:	f7ff f9e0 	bl	80062e8 <LL_ADC_IsEnabled>
 8006f28:	4603      	mov	r3, r0
 8006f2a:	2b00      	cmp	r3, #0
 8006f2c:	f040 81ea 	bne.w	8007304 <HAL_ADC_ConfigChannel+0x96c>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, sConfig->Channel, sConfig->SingleDiff);
 8006f30:	687b      	ldr	r3, [r7, #4]
 8006f32:	6818      	ldr	r0, [r3, #0]
 8006f34:	683b      	ldr	r3, [r7, #0]
 8006f36:	6819      	ldr	r1, [r3, #0]
 8006f38:	683b      	ldr	r3, [r7, #0]
 8006f3a:	68db      	ldr	r3, [r3, #12]
 8006f3c:	461a      	mov	r2, r3
 8006f3e:	f7ff f90f 	bl	8006160 <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (sConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 8006f42:	683b      	ldr	r3, [r7, #0]
 8006f44:	68db      	ldr	r3, [r3, #12]
 8006f46:	4a7a      	ldr	r2, [pc, #488]	@ (8007130 <HAL_ADC_ConfigChannel+0x798>)
 8006f48:	4293      	cmp	r3, r2
 8006f4a:	f040 80e0 	bne.w	800710e <HAL_ADC_ConfigChannel+0x776>
      {
        /* Set ADC channel preselection of corresponding negative channel */
        LL_ADC_SetChannelPreselection(hadc->Instance, ADC_CHANNEL_DIFF_NEG_INPUT(hadc, sConfig->Channel));
 8006f4e:	687b      	ldr	r3, [r7, #4]
 8006f50:	681a      	ldr	r2, [r3, #0]
 8006f52:	687b      	ldr	r3, [r7, #4]
 8006f54:	681b      	ldr	r3, [r3, #0]
 8006f56:	4977      	ldr	r1, [pc, #476]	@ (8007134 <HAL_ADC_ConfigChannel+0x79c>)
 8006f58:	428b      	cmp	r3, r1
 8006f5a:	d147      	bne.n	8006fec <HAL_ADC_ConfigChannel+0x654>
 8006f5c:	683b      	ldr	r3, [r7, #0]
 8006f5e:	681b      	ldr	r3, [r3, #0]
 8006f60:	4975      	ldr	r1, [pc, #468]	@ (8007138 <HAL_ADC_ConfigChannel+0x7a0>)
 8006f62:	428b      	cmp	r3, r1
 8006f64:	d040      	beq.n	8006fe8 <HAL_ADC_ConfigChannel+0x650>
 8006f66:	683b      	ldr	r3, [r7, #0]
 8006f68:	681b      	ldr	r3, [r3, #0]
 8006f6a:	4974      	ldr	r1, [pc, #464]	@ (800713c <HAL_ADC_ConfigChannel+0x7a4>)
 8006f6c:	428b      	cmp	r3, r1
 8006f6e:	d039      	beq.n	8006fe4 <HAL_ADC_ConfigChannel+0x64c>
 8006f70:	683b      	ldr	r3, [r7, #0]
 8006f72:	681b      	ldr	r3, [r3, #0]
 8006f74:	4972      	ldr	r1, [pc, #456]	@ (8007140 <HAL_ADC_ConfigChannel+0x7a8>)
 8006f76:	428b      	cmp	r3, r1
 8006f78:	d032      	beq.n	8006fe0 <HAL_ADC_ConfigChannel+0x648>
 8006f7a:	683b      	ldr	r3, [r7, #0]
 8006f7c:	681b      	ldr	r3, [r3, #0]
 8006f7e:	4971      	ldr	r1, [pc, #452]	@ (8007144 <HAL_ADC_ConfigChannel+0x7ac>)
 8006f80:	428b      	cmp	r3, r1
 8006f82:	d02b      	beq.n	8006fdc <HAL_ADC_ConfigChannel+0x644>
 8006f84:	683b      	ldr	r3, [r7, #0]
 8006f86:	681b      	ldr	r3, [r3, #0]
 8006f88:	496f      	ldr	r1, [pc, #444]	@ (8007148 <HAL_ADC_ConfigChannel+0x7b0>)
 8006f8a:	428b      	cmp	r3, r1
 8006f8c:	d024      	beq.n	8006fd8 <HAL_ADC_ConfigChannel+0x640>
 8006f8e:	683b      	ldr	r3, [r7, #0]
 8006f90:	681b      	ldr	r3, [r3, #0]
 8006f92:	496e      	ldr	r1, [pc, #440]	@ (800714c <HAL_ADC_ConfigChannel+0x7b4>)
 8006f94:	428b      	cmp	r3, r1
 8006f96:	d01d      	beq.n	8006fd4 <HAL_ADC_ConfigChannel+0x63c>
 8006f98:	683b      	ldr	r3, [r7, #0]
 8006f9a:	681b      	ldr	r3, [r3, #0]
 8006f9c:	496c      	ldr	r1, [pc, #432]	@ (8007150 <HAL_ADC_ConfigChannel+0x7b8>)
 8006f9e:	428b      	cmp	r3, r1
 8006fa0:	d016      	beq.n	8006fd0 <HAL_ADC_ConfigChannel+0x638>
 8006fa2:	683b      	ldr	r3, [r7, #0]
 8006fa4:	681b      	ldr	r3, [r3, #0]
 8006fa6:	496b      	ldr	r1, [pc, #428]	@ (8007154 <HAL_ADC_ConfigChannel+0x7bc>)
 8006fa8:	428b      	cmp	r3, r1
 8006faa:	d00f      	beq.n	8006fcc <HAL_ADC_ConfigChannel+0x634>
 8006fac:	683b      	ldr	r3, [r7, #0]
 8006fae:	681b      	ldr	r3, [r3, #0]
 8006fb0:	4969      	ldr	r1, [pc, #420]	@ (8007158 <HAL_ADC_ConfigChannel+0x7c0>)
 8006fb2:	428b      	cmp	r3, r1
 8006fb4:	d008      	beq.n	8006fc8 <HAL_ADC_ConfigChannel+0x630>
 8006fb6:	683b      	ldr	r3, [r7, #0]
 8006fb8:	681b      	ldr	r3, [r3, #0]
 8006fba:	4968      	ldr	r1, [pc, #416]	@ (800715c <HAL_ADC_ConfigChannel+0x7c4>)
 8006fbc:	428b      	cmp	r3, r1
 8006fbe:	d101      	bne.n	8006fc4 <HAL_ADC_ConfigChannel+0x62c>
 8006fc0:	4b67      	ldr	r3, [pc, #412]	@ (8007160 <HAL_ADC_ConfigChannel+0x7c8>)
 8006fc2:	e0a0      	b.n	8007106 <HAL_ADC_ConfigChannel+0x76e>
 8006fc4:	2300      	movs	r3, #0
 8006fc6:	e09e      	b.n	8007106 <HAL_ADC_ConfigChannel+0x76e>
 8006fc8:	4b66      	ldr	r3, [pc, #408]	@ (8007164 <HAL_ADC_ConfigChannel+0x7cc>)
 8006fca:	e09c      	b.n	8007106 <HAL_ADC_ConfigChannel+0x76e>
 8006fcc:	4b66      	ldr	r3, [pc, #408]	@ (8007168 <HAL_ADC_ConfigChannel+0x7d0>)
 8006fce:	e09a      	b.n	8007106 <HAL_ADC_ConfigChannel+0x76e>
 8006fd0:	4b60      	ldr	r3, [pc, #384]	@ (8007154 <HAL_ADC_ConfigChannel+0x7bc>)
 8006fd2:	e098      	b.n	8007106 <HAL_ADC_ConfigChannel+0x76e>
 8006fd4:	4b5e      	ldr	r3, [pc, #376]	@ (8007150 <HAL_ADC_ConfigChannel+0x7b8>)
 8006fd6:	e096      	b.n	8007106 <HAL_ADC_ConfigChannel+0x76e>
 8006fd8:	4b64      	ldr	r3, [pc, #400]	@ (800716c <HAL_ADC_ConfigChannel+0x7d4>)
 8006fda:	e094      	b.n	8007106 <HAL_ADC_ConfigChannel+0x76e>
 8006fdc:	4b64      	ldr	r3, [pc, #400]	@ (8007170 <HAL_ADC_ConfigChannel+0x7d8>)
 8006fde:	e092      	b.n	8007106 <HAL_ADC_ConfigChannel+0x76e>
 8006fe0:	4b64      	ldr	r3, [pc, #400]	@ (8007174 <HAL_ADC_ConfigChannel+0x7dc>)
 8006fe2:	e090      	b.n	8007106 <HAL_ADC_ConfigChannel+0x76e>
 8006fe4:	4b64      	ldr	r3, [pc, #400]	@ (8007178 <HAL_ADC_ConfigChannel+0x7e0>)
 8006fe6:	e08e      	b.n	8007106 <HAL_ADC_ConfigChannel+0x76e>
 8006fe8:	2301      	movs	r3, #1
 8006fea:	e08c      	b.n	8007106 <HAL_ADC_ConfigChannel+0x76e>
 8006fec:	687b      	ldr	r3, [r7, #4]
 8006fee:	681b      	ldr	r3, [r3, #0]
 8006ff0:	4962      	ldr	r1, [pc, #392]	@ (800717c <HAL_ADC_ConfigChannel+0x7e4>)
 8006ff2:	428b      	cmp	r3, r1
 8006ff4:	d140      	bne.n	8007078 <HAL_ADC_ConfigChannel+0x6e0>
 8006ff6:	683b      	ldr	r3, [r7, #0]
 8006ff8:	681b      	ldr	r3, [r3, #0]
 8006ffa:	494f      	ldr	r1, [pc, #316]	@ (8007138 <HAL_ADC_ConfigChannel+0x7a0>)
 8006ffc:	428b      	cmp	r3, r1
 8006ffe:	d039      	beq.n	8007074 <HAL_ADC_ConfigChannel+0x6dc>
 8007000:	683b      	ldr	r3, [r7, #0]
 8007002:	681b      	ldr	r3, [r3, #0]
 8007004:	494d      	ldr	r1, [pc, #308]	@ (800713c <HAL_ADC_ConfigChannel+0x7a4>)
 8007006:	428b      	cmp	r3, r1
 8007008:	d032      	beq.n	8007070 <HAL_ADC_ConfigChannel+0x6d8>
 800700a:	683b      	ldr	r3, [r7, #0]
 800700c:	681b      	ldr	r3, [r3, #0]
 800700e:	494c      	ldr	r1, [pc, #304]	@ (8007140 <HAL_ADC_ConfigChannel+0x7a8>)
 8007010:	428b      	cmp	r3, r1
 8007012:	d02b      	beq.n	800706c <HAL_ADC_ConfigChannel+0x6d4>
 8007014:	683b      	ldr	r3, [r7, #0]
 8007016:	681b      	ldr	r3, [r3, #0]
 8007018:	494a      	ldr	r1, [pc, #296]	@ (8007144 <HAL_ADC_ConfigChannel+0x7ac>)
 800701a:	428b      	cmp	r3, r1
 800701c:	d024      	beq.n	8007068 <HAL_ADC_ConfigChannel+0x6d0>
 800701e:	683b      	ldr	r3, [r7, #0]
 8007020:	681b      	ldr	r3, [r3, #0]
 8007022:	4949      	ldr	r1, [pc, #292]	@ (8007148 <HAL_ADC_ConfigChannel+0x7b0>)
 8007024:	428b      	cmp	r3, r1
 8007026:	d01d      	beq.n	8007064 <HAL_ADC_ConfigChannel+0x6cc>
 8007028:	683b      	ldr	r3, [r7, #0]
 800702a:	681b      	ldr	r3, [r3, #0]
 800702c:	4947      	ldr	r1, [pc, #284]	@ (800714c <HAL_ADC_ConfigChannel+0x7b4>)
 800702e:	428b      	cmp	r3, r1
 8007030:	d016      	beq.n	8007060 <HAL_ADC_ConfigChannel+0x6c8>
 8007032:	683b      	ldr	r3, [r7, #0]
 8007034:	681b      	ldr	r3, [r3, #0]
 8007036:	4946      	ldr	r1, [pc, #280]	@ (8007150 <HAL_ADC_ConfigChannel+0x7b8>)
 8007038:	428b      	cmp	r3, r1
 800703a:	d00f      	beq.n	800705c <HAL_ADC_ConfigChannel+0x6c4>
 800703c:	683b      	ldr	r3, [r7, #0]
 800703e:	681b      	ldr	r3, [r3, #0]
 8007040:	4944      	ldr	r1, [pc, #272]	@ (8007154 <HAL_ADC_ConfigChannel+0x7bc>)
 8007042:	428b      	cmp	r3, r1
 8007044:	d008      	beq.n	8007058 <HAL_ADC_ConfigChannel+0x6c0>
 8007046:	683b      	ldr	r3, [r7, #0]
 8007048:	681b      	ldr	r3, [r3, #0]
 800704a:	4944      	ldr	r1, [pc, #272]	@ (800715c <HAL_ADC_ConfigChannel+0x7c4>)
 800704c:	428b      	cmp	r3, r1
 800704e:	d101      	bne.n	8007054 <HAL_ADC_ConfigChannel+0x6bc>
 8007050:	4b43      	ldr	r3, [pc, #268]	@ (8007160 <HAL_ADC_ConfigChannel+0x7c8>)
 8007052:	e058      	b.n	8007106 <HAL_ADC_ConfigChannel+0x76e>
 8007054:	2300      	movs	r3, #0
 8007056:	e056      	b.n	8007106 <HAL_ADC_ConfigChannel+0x76e>
 8007058:	4b43      	ldr	r3, [pc, #268]	@ (8007168 <HAL_ADC_ConfigChannel+0x7d0>)
 800705a:	e054      	b.n	8007106 <HAL_ADC_ConfigChannel+0x76e>
 800705c:	4b3d      	ldr	r3, [pc, #244]	@ (8007154 <HAL_ADC_ConfigChannel+0x7bc>)
 800705e:	e052      	b.n	8007106 <HAL_ADC_ConfigChannel+0x76e>
 8007060:	4b3b      	ldr	r3, [pc, #236]	@ (8007150 <HAL_ADC_ConfigChannel+0x7b8>)
 8007062:	e050      	b.n	8007106 <HAL_ADC_ConfigChannel+0x76e>
 8007064:	4b41      	ldr	r3, [pc, #260]	@ (800716c <HAL_ADC_ConfigChannel+0x7d4>)
 8007066:	e04e      	b.n	8007106 <HAL_ADC_ConfigChannel+0x76e>
 8007068:	4b41      	ldr	r3, [pc, #260]	@ (8007170 <HAL_ADC_ConfigChannel+0x7d8>)
 800706a:	e04c      	b.n	8007106 <HAL_ADC_ConfigChannel+0x76e>
 800706c:	4b41      	ldr	r3, [pc, #260]	@ (8007174 <HAL_ADC_ConfigChannel+0x7dc>)
 800706e:	e04a      	b.n	8007106 <HAL_ADC_ConfigChannel+0x76e>
 8007070:	4b41      	ldr	r3, [pc, #260]	@ (8007178 <HAL_ADC_ConfigChannel+0x7e0>)
 8007072:	e048      	b.n	8007106 <HAL_ADC_ConfigChannel+0x76e>
 8007074:	2301      	movs	r3, #1
 8007076:	e046      	b.n	8007106 <HAL_ADC_ConfigChannel+0x76e>
 8007078:	687b      	ldr	r3, [r7, #4]
 800707a:	681b      	ldr	r3, [r3, #0]
 800707c:	4940      	ldr	r1, [pc, #256]	@ (8007180 <HAL_ADC_ConfigChannel+0x7e8>)
 800707e:	428b      	cmp	r3, r1
 8007080:	d140      	bne.n	8007104 <HAL_ADC_ConfigChannel+0x76c>
 8007082:	683b      	ldr	r3, [r7, #0]
 8007084:	681b      	ldr	r3, [r3, #0]
 8007086:	492c      	ldr	r1, [pc, #176]	@ (8007138 <HAL_ADC_ConfigChannel+0x7a0>)
 8007088:	428b      	cmp	r3, r1
 800708a:	d039      	beq.n	8007100 <HAL_ADC_ConfigChannel+0x768>
 800708c:	683b      	ldr	r3, [r7, #0]
 800708e:	681b      	ldr	r3, [r3, #0]
 8007090:	492a      	ldr	r1, [pc, #168]	@ (800713c <HAL_ADC_ConfigChannel+0x7a4>)
 8007092:	428b      	cmp	r3, r1
 8007094:	d032      	beq.n	80070fc <HAL_ADC_ConfigChannel+0x764>
 8007096:	683b      	ldr	r3, [r7, #0]
 8007098:	681b      	ldr	r3, [r3, #0]
 800709a:	4929      	ldr	r1, [pc, #164]	@ (8007140 <HAL_ADC_ConfigChannel+0x7a8>)
 800709c:	428b      	cmp	r3, r1
 800709e:	d02b      	beq.n	80070f8 <HAL_ADC_ConfigChannel+0x760>
 80070a0:	683b      	ldr	r3, [r7, #0]
 80070a2:	681b      	ldr	r3, [r3, #0]
 80070a4:	4927      	ldr	r1, [pc, #156]	@ (8007144 <HAL_ADC_ConfigChannel+0x7ac>)
 80070a6:	428b      	cmp	r3, r1
 80070a8:	d024      	beq.n	80070f4 <HAL_ADC_ConfigChannel+0x75c>
 80070aa:	683b      	ldr	r3, [r7, #0]
 80070ac:	681b      	ldr	r3, [r3, #0]
 80070ae:	4926      	ldr	r1, [pc, #152]	@ (8007148 <HAL_ADC_ConfigChannel+0x7b0>)
 80070b0:	428b      	cmp	r3, r1
 80070b2:	d01d      	beq.n	80070f0 <HAL_ADC_ConfigChannel+0x758>
 80070b4:	683b      	ldr	r3, [r7, #0]
 80070b6:	681b      	ldr	r3, [r3, #0]
 80070b8:	4924      	ldr	r1, [pc, #144]	@ (800714c <HAL_ADC_ConfigChannel+0x7b4>)
 80070ba:	428b      	cmp	r3, r1
 80070bc:	d016      	beq.n	80070ec <HAL_ADC_ConfigChannel+0x754>
 80070be:	683b      	ldr	r3, [r7, #0]
 80070c0:	681b      	ldr	r3, [r3, #0]
 80070c2:	4923      	ldr	r1, [pc, #140]	@ (8007150 <HAL_ADC_ConfigChannel+0x7b8>)
 80070c4:	428b      	cmp	r3, r1
 80070c6:	d00f      	beq.n	80070e8 <HAL_ADC_ConfigChannel+0x750>
 80070c8:	683b      	ldr	r3, [r7, #0]
 80070ca:	681b      	ldr	r3, [r3, #0]
 80070cc:	4926      	ldr	r1, [pc, #152]	@ (8007168 <HAL_ADC_ConfigChannel+0x7d0>)
 80070ce:	428b      	cmp	r3, r1
 80070d0:	d008      	beq.n	80070e4 <HAL_ADC_ConfigChannel+0x74c>
 80070d2:	683b      	ldr	r3, [r7, #0]
 80070d4:	681b      	ldr	r3, [r3, #0]
 80070d6:	492b      	ldr	r1, [pc, #172]	@ (8007184 <HAL_ADC_ConfigChannel+0x7ec>)
 80070d8:	428b      	cmp	r3, r1
 80070da:	d101      	bne.n	80070e0 <HAL_ADC_ConfigChannel+0x748>
 80070dc:	4b2a      	ldr	r3, [pc, #168]	@ (8007188 <HAL_ADC_ConfigChannel+0x7f0>)
 80070de:	e012      	b.n	8007106 <HAL_ADC_ConfigChannel+0x76e>
 80070e0:	2300      	movs	r3, #0
 80070e2:	e010      	b.n	8007106 <HAL_ADC_ConfigChannel+0x76e>
 80070e4:	4b27      	ldr	r3, [pc, #156]	@ (8007184 <HAL_ADC_ConfigChannel+0x7ec>)
 80070e6:	e00e      	b.n	8007106 <HAL_ADC_ConfigChannel+0x76e>
 80070e8:	4b1a      	ldr	r3, [pc, #104]	@ (8007154 <HAL_ADC_ConfigChannel+0x7bc>)
 80070ea:	e00c      	b.n	8007106 <HAL_ADC_ConfigChannel+0x76e>
 80070ec:	4b18      	ldr	r3, [pc, #96]	@ (8007150 <HAL_ADC_ConfigChannel+0x7b8>)
 80070ee:	e00a      	b.n	8007106 <HAL_ADC_ConfigChannel+0x76e>
 80070f0:	4b1e      	ldr	r3, [pc, #120]	@ (800716c <HAL_ADC_ConfigChannel+0x7d4>)
 80070f2:	e008      	b.n	8007106 <HAL_ADC_ConfigChannel+0x76e>
 80070f4:	4b1e      	ldr	r3, [pc, #120]	@ (8007170 <HAL_ADC_ConfigChannel+0x7d8>)
 80070f6:	e006      	b.n	8007106 <HAL_ADC_ConfigChannel+0x76e>
 80070f8:	4b1e      	ldr	r3, [pc, #120]	@ (8007174 <HAL_ADC_ConfigChannel+0x7dc>)
 80070fa:	e004      	b.n	8007106 <HAL_ADC_ConfigChannel+0x76e>
 80070fc:	4b1e      	ldr	r3, [pc, #120]	@ (8007178 <HAL_ADC_ConfigChannel+0x7e0>)
 80070fe:	e002      	b.n	8007106 <HAL_ADC_ConfigChannel+0x76e>
 8007100:	2301      	movs	r3, #1
 8007102:	e000      	b.n	8007106 <HAL_ADC_ConfigChannel+0x76e>
 8007104:	2300      	movs	r3, #0
 8007106:	4619      	mov	r1, r3
 8007108:	4610      	mov	r0, r2
 800710a:	f7fe fe55 	bl	8005db8 <LL_ADC_SetChannelPreselection>
      /* If internal channel selected, enable dedicated internal buffers and    */
      /* paths.                                                                 */
      /* Note: these internal measurement paths can be disabled using           */
      /* HAL_ADC_DeInit().                                                      */

      if (__LL_ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 800710e:	683b      	ldr	r3, [r7, #0]
 8007110:	681b      	ldr	r3, [r3, #0]
 8007112:	2b00      	cmp	r3, #0
 8007114:	f280 80f6 	bge.w	8007304 <HAL_ADC_ConfigChannel+0x96c>
      {
        /* Configuration of common ADC parameters                                 */

        tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8007118:	687b      	ldr	r3, [r7, #4]
 800711a:	681b      	ldr	r3, [r3, #0]
 800711c:	4a05      	ldr	r2, [pc, #20]	@ (8007134 <HAL_ADC_ConfigChannel+0x79c>)
 800711e:	4293      	cmp	r3, r2
 8007120:	d004      	beq.n	800712c <HAL_ADC_ConfigChannel+0x794>
 8007122:	687b      	ldr	r3, [r7, #4]
 8007124:	681b      	ldr	r3, [r3, #0]
 8007126:	4a15      	ldr	r2, [pc, #84]	@ (800717c <HAL_ADC_ConfigChannel+0x7e4>)
 8007128:	4293      	cmp	r3, r2
 800712a:	d131      	bne.n	8007190 <HAL_ADC_ConfigChannel+0x7f8>
 800712c:	4b17      	ldr	r3, [pc, #92]	@ (800718c <HAL_ADC_ConfigChannel+0x7f4>)
 800712e:	e030      	b.n	8007192 <HAL_ADC_ConfigChannel+0x7fa>
 8007130:	47ff0000 	.word	0x47ff0000
 8007134:	40022000 	.word	0x40022000
 8007138:	04300002 	.word	0x04300002
 800713c:	08600004 	.word	0x08600004
 8007140:	0c900008 	.word	0x0c900008
 8007144:	10c00010 	.word	0x10c00010
 8007148:	14f00020 	.word	0x14f00020
 800714c:	2a000400 	.word	0x2a000400
 8007150:	2e300800 	.word	0x2e300800
 8007154:	32601000 	.word	0x32601000
 8007158:	43210000 	.word	0x43210000
 800715c:	4b840000 	.word	0x4b840000
 8007160:	4fb80000 	.word	0x4fb80000
 8007164:	47520000 	.word	0x47520000
 8007168:	36902000 	.word	0x36902000
 800716c:	25b00200 	.word	0x25b00200
 8007170:	21800100 	.word	0x21800100
 8007174:	1d500080 	.word	0x1d500080
 8007178:	19200040 	.word	0x19200040
 800717c:	40022100 	.word	0x40022100
 8007180:	58026000 	.word	0x58026000
 8007184:	3ac04000 	.word	0x3ac04000
 8007188:	3ef08000 	.word	0x3ef08000
 800718c:	40022300 	.word	0x40022300
 8007190:	4b61      	ldr	r3, [pc, #388]	@ (8007318 <HAL_ADC_ConfigChannel+0x980>)
 8007192:	4618      	mov	r0, r3
 8007194:	f7fe fe02 	bl	8005d9c <LL_ADC_GetCommonPathInternalCh>
 8007198:	67f8      	str	r0, [r7, #124]	@ 0x7c

        /* Software is allowed to change common parameters only when all ADCs   */
        /* of the common group are disabled.                                    */
        if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 800719a:	687b      	ldr	r3, [r7, #4]
 800719c:	681b      	ldr	r3, [r3, #0]
 800719e:	4a5f      	ldr	r2, [pc, #380]	@ (800731c <HAL_ADC_ConfigChannel+0x984>)
 80071a0:	4293      	cmp	r3, r2
 80071a2:	d004      	beq.n	80071ae <HAL_ADC_ConfigChannel+0x816>
 80071a4:	687b      	ldr	r3, [r7, #4]
 80071a6:	681b      	ldr	r3, [r3, #0]
 80071a8:	4a5d      	ldr	r2, [pc, #372]	@ (8007320 <HAL_ADC_ConfigChannel+0x988>)
 80071aa:	4293      	cmp	r3, r2
 80071ac:	d10e      	bne.n	80071cc <HAL_ADC_ConfigChannel+0x834>
 80071ae:	485b      	ldr	r0, [pc, #364]	@ (800731c <HAL_ADC_ConfigChannel+0x984>)
 80071b0:	f7ff f89a 	bl	80062e8 <LL_ADC_IsEnabled>
 80071b4:	4604      	mov	r4, r0
 80071b6:	485a      	ldr	r0, [pc, #360]	@ (8007320 <HAL_ADC_ConfigChannel+0x988>)
 80071b8:	f7ff f896 	bl	80062e8 <LL_ADC_IsEnabled>
 80071bc:	4603      	mov	r3, r0
 80071be:	4323      	orrs	r3, r4
 80071c0:	2b00      	cmp	r3, #0
 80071c2:	bf0c      	ite	eq
 80071c4:	2301      	moveq	r3, #1
 80071c6:	2300      	movne	r3, #0
 80071c8:	b2db      	uxtb	r3, r3
 80071ca:	e008      	b.n	80071de <HAL_ADC_ConfigChannel+0x846>
 80071cc:	4855      	ldr	r0, [pc, #340]	@ (8007324 <HAL_ADC_ConfigChannel+0x98c>)
 80071ce:	f7ff f88b 	bl	80062e8 <LL_ADC_IsEnabled>
 80071d2:	4603      	mov	r3, r0
 80071d4:	2b00      	cmp	r3, #0
 80071d6:	bf0c      	ite	eq
 80071d8:	2301      	moveq	r3, #1
 80071da:	2300      	movne	r3, #0
 80071dc:	b2db      	uxtb	r3, r3
 80071de:	2b00      	cmp	r3, #0
 80071e0:	d07d      	beq.n	80072de <HAL_ADC_ConfigChannel+0x946>
        {
          /* If the requested internal measurement path has already been enabled, */
          /* bypass the configuration processing.                                 */
          if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 80071e2:	683b      	ldr	r3, [r7, #0]
 80071e4:	681b      	ldr	r3, [r3, #0]
 80071e6:	4a50      	ldr	r2, [pc, #320]	@ (8007328 <HAL_ADC_ConfigChannel+0x990>)
 80071e8:	4293      	cmp	r3, r2
 80071ea:	d130      	bne.n	800724e <HAL_ADC_ConfigChannel+0x8b6>
 80071ec:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 80071ee:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80071f2:	2b00      	cmp	r3, #0
 80071f4:	d12b      	bne.n	800724e <HAL_ADC_ConfigChannel+0x8b6>
          {
            if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 80071f6:	687b      	ldr	r3, [r7, #4]
 80071f8:	681b      	ldr	r3, [r3, #0]
 80071fa:	4a4a      	ldr	r2, [pc, #296]	@ (8007324 <HAL_ADC_ConfigChannel+0x98c>)
 80071fc:	4293      	cmp	r3, r2
 80071fe:	f040 8081 	bne.w	8007304 <HAL_ADC_ConfigChannel+0x96c>
            {
              LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance), LL_ADC_PATH_INTERNAL_TEMPSENSOR | tmp_config_internal_channel);
 8007202:	687b      	ldr	r3, [r7, #4]
 8007204:	681b      	ldr	r3, [r3, #0]
 8007206:	4a45      	ldr	r2, [pc, #276]	@ (800731c <HAL_ADC_ConfigChannel+0x984>)
 8007208:	4293      	cmp	r3, r2
 800720a:	d004      	beq.n	8007216 <HAL_ADC_ConfigChannel+0x87e>
 800720c:	687b      	ldr	r3, [r7, #4]
 800720e:	681b      	ldr	r3, [r3, #0]
 8007210:	4a43      	ldr	r2, [pc, #268]	@ (8007320 <HAL_ADC_ConfigChannel+0x988>)
 8007212:	4293      	cmp	r3, r2
 8007214:	d101      	bne.n	800721a <HAL_ADC_ConfigChannel+0x882>
 8007216:	4a45      	ldr	r2, [pc, #276]	@ (800732c <HAL_ADC_ConfigChannel+0x994>)
 8007218:	e000      	b.n	800721c <HAL_ADC_ConfigChannel+0x884>
 800721a:	4a3f      	ldr	r2, [pc, #252]	@ (8007318 <HAL_ADC_ConfigChannel+0x980>)
 800721c:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800721e:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8007222:	4619      	mov	r1, r3
 8007224:	4610      	mov	r0, r2
 8007226:	f7fe fda6 	bl	8005d76 <LL_ADC_SetCommonPathInternalCh>
              /* Delay for temperature sensor stabilization time */
              /* Wait loop initialization and execution */
              /* Note: Variable divided by 2 to compensate partially              */
              /*       CPU processing cycles, scaling in us split to not          */
              /*       exceed 32 bits register capacity and handle low frequency. */
              wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 800722a:	4b41      	ldr	r3, [pc, #260]	@ (8007330 <HAL_ADC_ConfigChannel+0x998>)
 800722c:	681b      	ldr	r3, [r3, #0]
 800722e:	099b      	lsrs	r3, r3, #6
 8007230:	4a40      	ldr	r2, [pc, #256]	@ (8007334 <HAL_ADC_ConfigChannel+0x99c>)
 8007232:	fba2 2303 	umull	r2, r3, r2, r3
 8007236:	099b      	lsrs	r3, r3, #6
 8007238:	3301      	adds	r3, #1
 800723a:	005b      	lsls	r3, r3, #1
 800723c:	60fb      	str	r3, [r7, #12]
              while (wait_loop_index != 0UL)
 800723e:	e002      	b.n	8007246 <HAL_ADC_ConfigChannel+0x8ae>
              {
                wait_loop_index--;
 8007240:	68fb      	ldr	r3, [r7, #12]
 8007242:	3b01      	subs	r3, #1
 8007244:	60fb      	str	r3, [r7, #12]
              while (wait_loop_index != 0UL)
 8007246:	68fb      	ldr	r3, [r7, #12]
 8007248:	2b00      	cmp	r3, #0
 800724a:	d1f9      	bne.n	8007240 <HAL_ADC_ConfigChannel+0x8a8>
            if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 800724c:	e05a      	b.n	8007304 <HAL_ADC_ConfigChannel+0x96c>
              }
            }
          }
          else if ((sConfig->Channel == ADC_CHANNEL_VBAT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 800724e:	683b      	ldr	r3, [r7, #0]
 8007250:	681b      	ldr	r3, [r3, #0]
 8007252:	4a39      	ldr	r2, [pc, #228]	@ (8007338 <HAL_ADC_ConfigChannel+0x9a0>)
 8007254:	4293      	cmp	r3, r2
 8007256:	d11e      	bne.n	8007296 <HAL_ADC_ConfigChannel+0x8fe>
 8007258:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800725a:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800725e:	2b00      	cmp	r3, #0
 8007260:	d119      	bne.n	8007296 <HAL_ADC_ConfigChannel+0x8fe>
          {
            if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8007262:	687b      	ldr	r3, [r7, #4]
 8007264:	681b      	ldr	r3, [r3, #0]
 8007266:	4a2f      	ldr	r2, [pc, #188]	@ (8007324 <HAL_ADC_ConfigChannel+0x98c>)
 8007268:	4293      	cmp	r3, r2
 800726a:	d14b      	bne.n	8007304 <HAL_ADC_ConfigChannel+0x96c>
            {
              LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance), LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
 800726c:	687b      	ldr	r3, [r7, #4]
 800726e:	681b      	ldr	r3, [r3, #0]
 8007270:	4a2a      	ldr	r2, [pc, #168]	@ (800731c <HAL_ADC_ConfigChannel+0x984>)
 8007272:	4293      	cmp	r3, r2
 8007274:	d004      	beq.n	8007280 <HAL_ADC_ConfigChannel+0x8e8>
 8007276:	687b      	ldr	r3, [r7, #4]
 8007278:	681b      	ldr	r3, [r3, #0]
 800727a:	4a29      	ldr	r2, [pc, #164]	@ (8007320 <HAL_ADC_ConfigChannel+0x988>)
 800727c:	4293      	cmp	r3, r2
 800727e:	d101      	bne.n	8007284 <HAL_ADC_ConfigChannel+0x8ec>
 8007280:	4a2a      	ldr	r2, [pc, #168]	@ (800732c <HAL_ADC_ConfigChannel+0x994>)
 8007282:	e000      	b.n	8007286 <HAL_ADC_ConfigChannel+0x8ee>
 8007284:	4a24      	ldr	r2, [pc, #144]	@ (8007318 <HAL_ADC_ConfigChannel+0x980>)
 8007286:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8007288:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800728c:	4619      	mov	r1, r3
 800728e:	4610      	mov	r0, r2
 8007290:	f7fe fd71 	bl	8005d76 <LL_ADC_SetCommonPathInternalCh>
            if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8007294:	e036      	b.n	8007304 <HAL_ADC_ConfigChannel+0x96c>
            }
          }
          else if ((sConfig->Channel == ADC_CHANNEL_VREFINT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 8007296:	683b      	ldr	r3, [r7, #0]
 8007298:	681b      	ldr	r3, [r3, #0]
 800729a:	4a28      	ldr	r2, [pc, #160]	@ (800733c <HAL_ADC_ConfigChannel+0x9a4>)
 800729c:	4293      	cmp	r3, r2
 800729e:	d131      	bne.n	8007304 <HAL_ADC_ConfigChannel+0x96c>
 80072a0:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 80072a2:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80072a6:	2b00      	cmp	r3, #0
 80072a8:	d12c      	bne.n	8007304 <HAL_ADC_ConfigChannel+0x96c>
          {
            if (ADC_VREFINT_INSTANCE(hadc))
 80072aa:	687b      	ldr	r3, [r7, #4]
 80072ac:	681b      	ldr	r3, [r3, #0]
 80072ae:	4a1d      	ldr	r2, [pc, #116]	@ (8007324 <HAL_ADC_ConfigChannel+0x98c>)
 80072b0:	4293      	cmp	r3, r2
 80072b2:	d127      	bne.n	8007304 <HAL_ADC_ConfigChannel+0x96c>
            {
              LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance), LL_ADC_PATH_INTERNAL_VREFINT | tmp_config_internal_channel);
 80072b4:	687b      	ldr	r3, [r7, #4]
 80072b6:	681b      	ldr	r3, [r3, #0]
 80072b8:	4a18      	ldr	r2, [pc, #96]	@ (800731c <HAL_ADC_ConfigChannel+0x984>)
 80072ba:	4293      	cmp	r3, r2
 80072bc:	d004      	beq.n	80072c8 <HAL_ADC_ConfigChannel+0x930>
 80072be:	687b      	ldr	r3, [r7, #4]
 80072c0:	681b      	ldr	r3, [r3, #0]
 80072c2:	4a17      	ldr	r2, [pc, #92]	@ (8007320 <HAL_ADC_ConfigChannel+0x988>)
 80072c4:	4293      	cmp	r3, r2
 80072c6:	d101      	bne.n	80072cc <HAL_ADC_ConfigChannel+0x934>
 80072c8:	4a18      	ldr	r2, [pc, #96]	@ (800732c <HAL_ADC_ConfigChannel+0x994>)
 80072ca:	e000      	b.n	80072ce <HAL_ADC_ConfigChannel+0x936>
 80072cc:	4a12      	ldr	r2, [pc, #72]	@ (8007318 <HAL_ADC_ConfigChannel+0x980>)
 80072ce:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 80072d0:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 80072d4:	4619      	mov	r1, r3
 80072d6:	4610      	mov	r0, r2
 80072d8:	f7fe fd4d 	bl	8005d76 <LL_ADC_SetCommonPathInternalCh>
 80072dc:	e012      	b.n	8007304 <HAL_ADC_ConfigChannel+0x96c>
        /* enabled and other ADC of the common group are enabled, internal      */
        /* measurement paths cannot be enabled.                                 */
        else
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80072de:	687b      	ldr	r3, [r7, #4]
 80072e0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80072e2:	f043 0220 	orr.w	r2, r3, #32
 80072e6:	687b      	ldr	r3, [r7, #4]
 80072e8:	661a      	str	r2, [r3, #96]	@ 0x60

          tmp_hal_status = HAL_ERROR;
 80072ea:	2301      	movs	r3, #1
 80072ec:	f887 308f 	strb.w	r3, [r7, #143]	@ 0x8f
 80072f0:	e008      	b.n	8007304 <HAL_ADC_ConfigChannel+0x96c>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80072f2:	687b      	ldr	r3, [r7, #4]
 80072f4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80072f6:	f043 0220 	orr.w	r2, r3, #32
 80072fa:	687b      	ldr	r3, [r7, #4]
 80072fc:	661a      	str	r2, [r3, #96]	@ 0x60

    tmp_hal_status = HAL_ERROR;
 80072fe:	2301      	movs	r3, #1
 8007300:	f887 308f 	strb.w	r3, [r7, #143]	@ 0x8f
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8007304:	687b      	ldr	r3, [r7, #4]
 8007306:	2200      	movs	r2, #0
 8007308:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Return function status */
  return tmp_hal_status;
 800730c:	f897 308f 	ldrb.w	r3, [r7, #143]	@ 0x8f
}
 8007310:	4618      	mov	r0, r3
 8007312:	3794      	adds	r7, #148	@ 0x94
 8007314:	46bd      	mov	sp, r7
 8007316:	bd90      	pop	{r4, r7, pc}
 8007318:	58026300 	.word	0x58026300
 800731c:	40022000 	.word	0x40022000
 8007320:	40022100 	.word	0x40022100
 8007324:	58026000 	.word	0x58026000
 8007328:	c7520000 	.word	0xc7520000
 800732c:	40022300 	.word	0x40022300
 8007330:	24000000 	.word	0x24000000
 8007334:	053e2d63 	.word	0x053e2d63
 8007338:	c3210000 	.word	0xc3210000
 800733c:	cb840000 	.word	0xcb840000

08007340 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 8007340:	b580      	push	{r7, lr}
 8007342:	b084      	sub	sp, #16
 8007344:	af00      	add	r7, sp, #0
 8007346:	6078      	str	r0, [r7, #4]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8007348:	687b      	ldr	r3, [r7, #4]
 800734a:	681b      	ldr	r3, [r3, #0]
 800734c:	4618      	mov	r0, r3
 800734e:	f7fe ffcb 	bl	80062e8 <LL_ADC_IsEnabled>
 8007352:	4603      	mov	r3, r0
 8007354:	2b00      	cmp	r3, #0
 8007356:	d16e      	bne.n	8007436 <ADC_Enable+0xf6>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
 8007358:	687b      	ldr	r3, [r7, #4]
 800735a:	681b      	ldr	r3, [r3, #0]
 800735c:	689a      	ldr	r2, [r3, #8]
 800735e:	4b38      	ldr	r3, [pc, #224]	@ (8007440 <ADC_Enable+0x100>)
 8007360:	4013      	ands	r3, r2
 8007362:	2b00      	cmp	r3, #0
 8007364:	d00d      	beq.n	8007382 <ADC_Enable+0x42>
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8007366:	687b      	ldr	r3, [r7, #4]
 8007368:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800736a:	f043 0210 	orr.w	r2, r3, #16
 800736e:	687b      	ldr	r3, [r7, #4]
 8007370:	661a      	str	r2, [r3, #96]	@ 0x60

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8007372:	687b      	ldr	r3, [r7, #4]
 8007374:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8007376:	f043 0201 	orr.w	r2, r3, #1
 800737a:	687b      	ldr	r3, [r7, #4]
 800737c:	665a      	str	r2, [r3, #100]	@ 0x64

      return HAL_ERROR;
 800737e:	2301      	movs	r3, #1
 8007380:	e05a      	b.n	8007438 <ADC_Enable+0xf8>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 8007382:	687b      	ldr	r3, [r7, #4]
 8007384:	681b      	ldr	r3, [r3, #0]
 8007386:	4618      	mov	r0, r3
 8007388:	f7fe ff86 	bl	8006298 <LL_ADC_Enable>

    /* Wait for ADC effectively enabled */
    tickstart = HAL_GetTick();
 800738c:	f7fe fcb0 	bl	8005cf0 <HAL_GetTick>
 8007390:	60f8      	str	r0, [r7, #12]

    /* Poll for ADC ready flag raised except case of multimode enabled
       and ADC slave selected. */
    uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8007392:	687b      	ldr	r3, [r7, #4]
 8007394:	681b      	ldr	r3, [r3, #0]
 8007396:	4a2b      	ldr	r2, [pc, #172]	@ (8007444 <ADC_Enable+0x104>)
 8007398:	4293      	cmp	r3, r2
 800739a:	d004      	beq.n	80073a6 <ADC_Enable+0x66>
 800739c:	687b      	ldr	r3, [r7, #4]
 800739e:	681b      	ldr	r3, [r3, #0]
 80073a0:	4a29      	ldr	r2, [pc, #164]	@ (8007448 <ADC_Enable+0x108>)
 80073a2:	4293      	cmp	r3, r2
 80073a4:	d101      	bne.n	80073aa <ADC_Enable+0x6a>
 80073a6:	4b29      	ldr	r3, [pc, #164]	@ (800744c <ADC_Enable+0x10c>)
 80073a8:	e000      	b.n	80073ac <ADC_Enable+0x6c>
 80073aa:	4b29      	ldr	r3, [pc, #164]	@ (8007450 <ADC_Enable+0x110>)
 80073ac:	4618      	mov	r0, r3
 80073ae:	f7fe ff17 	bl	80061e0 <LL_ADC_GetMultimode>
 80073b2:	60b8      	str	r0, [r7, #8]
    if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 80073b4:	687b      	ldr	r3, [r7, #4]
 80073b6:	681b      	ldr	r3, [r3, #0]
 80073b8:	4a23      	ldr	r2, [pc, #140]	@ (8007448 <ADC_Enable+0x108>)
 80073ba:	4293      	cmp	r3, r2
 80073bc:	d002      	beq.n	80073c4 <ADC_Enable+0x84>
 80073be:	687b      	ldr	r3, [r7, #4]
 80073c0:	681b      	ldr	r3, [r3, #0]
 80073c2:	e000      	b.n	80073c6 <ADC_Enable+0x86>
 80073c4:	4b1f      	ldr	r3, [pc, #124]	@ (8007444 <ADC_Enable+0x104>)
 80073c6:	687a      	ldr	r2, [r7, #4]
 80073c8:	6812      	ldr	r2, [r2, #0]
 80073ca:	4293      	cmp	r3, r2
 80073cc:	d02c      	beq.n	8007428 <ADC_Enable+0xe8>
        || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 80073ce:	68bb      	ldr	r3, [r7, #8]
 80073d0:	2b00      	cmp	r3, #0
 80073d2:	d130      	bne.n	8007436 <ADC_Enable+0xf6>
       )
    {
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 80073d4:	e028      	b.n	8007428 <ADC_Enable+0xe8>
            The workaround is to continue setting ADEN until ADRDY is becomes 1.
            Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
            4 ADC clock cycle duration */
        /* Note: Test of ADC enabled required due to hardware constraint to     */
        /*       not enable ADC if already enabled.                             */
        if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80073d6:	687b      	ldr	r3, [r7, #4]
 80073d8:	681b      	ldr	r3, [r3, #0]
 80073da:	4618      	mov	r0, r3
 80073dc:	f7fe ff84 	bl	80062e8 <LL_ADC_IsEnabled>
 80073e0:	4603      	mov	r3, r0
 80073e2:	2b00      	cmp	r3, #0
 80073e4:	d104      	bne.n	80073f0 <ADC_Enable+0xb0>
        {
          LL_ADC_Enable(hadc->Instance);
 80073e6:	687b      	ldr	r3, [r7, #4]
 80073e8:	681b      	ldr	r3, [r3, #0]
 80073ea:	4618      	mov	r0, r3
 80073ec:	f7fe ff54 	bl	8006298 <LL_ADC_Enable>
        }

        if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 80073f0:	f7fe fc7e 	bl	8005cf0 <HAL_GetTick>
 80073f4:	4602      	mov	r2, r0
 80073f6:	68fb      	ldr	r3, [r7, #12]
 80073f8:	1ad3      	subs	r3, r2, r3
 80073fa:	2b02      	cmp	r3, #2
 80073fc:	d914      	bls.n	8007428 <ADC_Enable+0xe8>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 80073fe:	687b      	ldr	r3, [r7, #4]
 8007400:	681b      	ldr	r3, [r3, #0]
 8007402:	681b      	ldr	r3, [r3, #0]
 8007404:	f003 0301 	and.w	r3, r3, #1
 8007408:	2b01      	cmp	r3, #1
 800740a:	d00d      	beq.n	8007428 <ADC_Enable+0xe8>
          {
            /* Update ADC state machine to error */
            SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800740c:	687b      	ldr	r3, [r7, #4]
 800740e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8007410:	f043 0210 	orr.w	r2, r3, #16
 8007414:	687b      	ldr	r3, [r7, #4]
 8007416:	661a      	str	r2, [r3, #96]	@ 0x60

            /* Set ADC error code to ADC peripheral internal error */
            SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8007418:	687b      	ldr	r3, [r7, #4]
 800741a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800741c:	f043 0201 	orr.w	r2, r3, #1
 8007420:	687b      	ldr	r3, [r7, #4]
 8007422:	665a      	str	r2, [r3, #100]	@ 0x64

            return HAL_ERROR;
 8007424:	2301      	movs	r3, #1
 8007426:	e007      	b.n	8007438 <ADC_Enable+0xf8>
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8007428:	687b      	ldr	r3, [r7, #4]
 800742a:	681b      	ldr	r3, [r3, #0]
 800742c:	681b      	ldr	r3, [r3, #0]
 800742e:	f003 0301 	and.w	r3, r3, #1
 8007432:	2b01      	cmp	r3, #1
 8007434:	d1cf      	bne.n	80073d6 <ADC_Enable+0x96>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8007436:	2300      	movs	r3, #0
}
 8007438:	4618      	mov	r0, r3
 800743a:	3710      	adds	r7, #16
 800743c:	46bd      	mov	sp, r7
 800743e:	bd80      	pop	{r7, pc}
 8007440:	8000003f 	.word	0x8000003f
 8007444:	40022000 	.word	0x40022000
 8007448:	40022100 	.word	0x40022100
 800744c:	40022300 	.word	0x40022300
 8007450:	58026300 	.word	0x58026300

08007454 <ADC_Disable>:
  *         stopped.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Disable(ADC_HandleTypeDef *hadc)
{
 8007454:	b580      	push	{r7, lr}
 8007456:	b084      	sub	sp, #16
 8007458:	af00      	add	r7, sp, #0
 800745a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  const uint32_t tmp_adc_is_disable_on_going = LL_ADC_IsDisableOngoing(hadc->Instance);
 800745c:	687b      	ldr	r3, [r7, #4]
 800745e:	681b      	ldr	r3, [r3, #0]
 8007460:	4618      	mov	r0, r3
 8007462:	f7fe ff54 	bl	800630e <LL_ADC_IsDisableOngoing>
 8007466:	60f8      	str	r0, [r7, #12]

  /* Verification if ADC is not already disabled:                             */
  /* Note: forbidden to disable ADC (set bit ADC_CR_ADDIS) if ADC is already  */
  /*       disabled.                                                          */
  if ((LL_ADC_IsEnabled(hadc->Instance) != 0UL)
 8007468:	687b      	ldr	r3, [r7, #4]
 800746a:	681b      	ldr	r3, [r3, #0]
 800746c:	4618      	mov	r0, r3
 800746e:	f7fe ff3b 	bl	80062e8 <LL_ADC_IsEnabled>
 8007472:	4603      	mov	r3, r0
 8007474:	2b00      	cmp	r3, #0
 8007476:	d047      	beq.n	8007508 <ADC_Disable+0xb4>
      && (tmp_adc_is_disable_on_going == 0UL)
 8007478:	68fb      	ldr	r3, [r7, #12]
 800747a:	2b00      	cmp	r3, #0
 800747c:	d144      	bne.n	8007508 <ADC_Disable+0xb4>
     )
  {
    /* Check if conditions to disable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_JADSTART | ADC_CR_ADSTART | ADC_CR_ADEN)) == ADC_CR_ADEN)
 800747e:	687b      	ldr	r3, [r7, #4]
 8007480:	681b      	ldr	r3, [r3, #0]
 8007482:	689b      	ldr	r3, [r3, #8]
 8007484:	f003 030d 	and.w	r3, r3, #13
 8007488:	2b01      	cmp	r3, #1
 800748a:	d10c      	bne.n	80074a6 <ADC_Disable+0x52>
    {
      /* Disable the ADC peripheral */
      LL_ADC_Disable(hadc->Instance);
 800748c:	687b      	ldr	r3, [r7, #4]
 800748e:	681b      	ldr	r3, [r3, #0]
 8007490:	4618      	mov	r0, r3
 8007492:	f7fe ff15 	bl	80062c0 <LL_ADC_Disable>
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOSMP | ADC_FLAG_RDY));
 8007496:	687b      	ldr	r3, [r7, #4]
 8007498:	681b      	ldr	r3, [r3, #0]
 800749a:	2203      	movs	r2, #3
 800749c:	601a      	str	r2, [r3, #0]
      return HAL_ERROR;
    }

    /* Wait for ADC effectively disabled */
    /* Get tick count */
    tickstart = HAL_GetTick();
 800749e:	f7fe fc27 	bl	8005cf0 <HAL_GetTick>
 80074a2:	60b8      	str	r0, [r7, #8]

    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 80074a4:	e029      	b.n	80074fa <ADC_Disable+0xa6>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80074a6:	687b      	ldr	r3, [r7, #4]
 80074a8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80074aa:	f043 0210 	orr.w	r2, r3, #16
 80074ae:	687b      	ldr	r3, [r7, #4]
 80074b0:	661a      	str	r2, [r3, #96]	@ 0x60
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80074b2:	687b      	ldr	r3, [r7, #4]
 80074b4:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80074b6:	f043 0201 	orr.w	r2, r3, #1
 80074ba:	687b      	ldr	r3, [r7, #4]
 80074bc:	665a      	str	r2, [r3, #100]	@ 0x64
      return HAL_ERROR;
 80074be:	2301      	movs	r3, #1
 80074c0:	e023      	b.n	800750a <ADC_Disable+0xb6>
    {
      if ((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 80074c2:	f7fe fc15 	bl	8005cf0 <HAL_GetTick>
 80074c6:	4602      	mov	r2, r0
 80074c8:	68bb      	ldr	r3, [r7, #8]
 80074ca:	1ad3      	subs	r3, r2, r3
 80074cc:	2b02      	cmp	r3, #2
 80074ce:	d914      	bls.n	80074fa <ADC_Disable+0xa6>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 80074d0:	687b      	ldr	r3, [r7, #4]
 80074d2:	681b      	ldr	r3, [r3, #0]
 80074d4:	689b      	ldr	r3, [r3, #8]
 80074d6:	f003 0301 	and.w	r3, r3, #1
 80074da:	2b00      	cmp	r3, #0
 80074dc:	d00d      	beq.n	80074fa <ADC_Disable+0xa6>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80074de:	687b      	ldr	r3, [r7, #4]
 80074e0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80074e2:	f043 0210 	orr.w	r2, r3, #16
 80074e6:	687b      	ldr	r3, [r7, #4]
 80074e8:	661a      	str	r2, [r3, #96]	@ 0x60

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80074ea:	687b      	ldr	r3, [r7, #4]
 80074ec:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80074ee:	f043 0201 	orr.w	r2, r3, #1
 80074f2:	687b      	ldr	r3, [r7, #4]
 80074f4:	665a      	str	r2, [r3, #100]	@ 0x64

          return HAL_ERROR;
 80074f6:	2301      	movs	r3, #1
 80074f8:	e007      	b.n	800750a <ADC_Disable+0xb6>
    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 80074fa:	687b      	ldr	r3, [r7, #4]
 80074fc:	681b      	ldr	r3, [r3, #0]
 80074fe:	689b      	ldr	r3, [r3, #8]
 8007500:	f003 0301 	and.w	r3, r3, #1
 8007504:	2b00      	cmp	r3, #0
 8007506:	d1dc      	bne.n	80074c2 <ADC_Disable+0x6e>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8007508:	2300      	movs	r3, #0
}
 800750a:	4618      	mov	r0, r3
 800750c:	3710      	adds	r7, #16
 800750e:	46bd      	mov	sp, r7
 8007510:	bd80      	pop	{r7, pc}

08007512 <ADC_DMAConvCplt>:
  * @brief  DMA transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 8007512:	b580      	push	{r7, lr}
 8007514:	b084      	sub	sp, #16
 8007516:	af00      	add	r7, sp, #0
 8007518:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800751a:	687b      	ldr	r3, [r7, #4]
 800751c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800751e:	60fb      	str	r3, [r7, #12]

  /* Update state machine on conversion status if not in error state */
  if ((hadc->State & (HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA)) == 0UL)
 8007520:	68fb      	ldr	r3, [r7, #12]
 8007522:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8007524:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 8007528:	2b00      	cmp	r3, #0
 800752a:	d14b      	bne.n	80075c4 <ADC_DMAConvCplt+0xb2>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 800752c:	68fb      	ldr	r3, [r7, #12]
 800752e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8007530:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8007534:	68fb      	ldr	r3, [r7, #12]
 8007536:	661a      	str	r2, [r3, #96]	@ 0x60

    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going         */
    /* to disable interruption.                                               */
    /* Is it the end of the regular sequence ? */
    if ((hadc->Instance->ISR & ADC_FLAG_EOS) != 0UL)
 8007538:	68fb      	ldr	r3, [r7, #12]
 800753a:	681b      	ldr	r3, [r3, #0]
 800753c:	681b      	ldr	r3, [r3, #0]
 800753e:	f003 0308 	and.w	r3, r3, #8
 8007542:	2b00      	cmp	r3, #0
 8007544:	d021      	beq.n	800758a <ADC_DMAConvCplt+0x78>
    {
      /* Are conversions software-triggered ? */
      if (LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 8007546:	68fb      	ldr	r3, [r7, #12]
 8007548:	681b      	ldr	r3, [r3, #0]
 800754a:	4618      	mov	r0, r3
 800754c:	f7fe fd60 	bl	8006010 <LL_ADC_REG_IsTriggerSourceSWStart>
 8007550:	4603      	mov	r3, r0
 8007552:	2b00      	cmp	r3, #0
 8007554:	d032      	beq.n	80075bc <ADC_DMAConvCplt+0xaa>
      {
        /* Is CONT bit set ? */
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_CONT) == 0UL)
 8007556:	68fb      	ldr	r3, [r7, #12]
 8007558:	681b      	ldr	r3, [r3, #0]
 800755a:	68db      	ldr	r3, [r3, #12]
 800755c:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8007560:	2b00      	cmp	r3, #0
 8007562:	d12b      	bne.n	80075bc <ADC_DMAConvCplt+0xaa>
        {
          /* CONT bit is not set, no more conversions expected */
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8007564:	68fb      	ldr	r3, [r7, #12]
 8007566:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8007568:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 800756c:	68fb      	ldr	r3, [r7, #12]
 800756e:	661a      	str	r2, [r3, #96]	@ 0x60
          if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 8007570:	68fb      	ldr	r3, [r7, #12]
 8007572:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8007574:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8007578:	2b00      	cmp	r3, #0
 800757a:	d11f      	bne.n	80075bc <ADC_DMAConvCplt+0xaa>
          {
            SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 800757c:	68fb      	ldr	r3, [r7, #12]
 800757e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8007580:	f043 0201 	orr.w	r2, r3, #1
 8007584:	68fb      	ldr	r3, [r7, #12]
 8007586:	661a      	str	r2, [r3, #96]	@ 0x60
 8007588:	e018      	b.n	80075bc <ADC_DMAConvCplt+0xaa>
    }
    else
    {
      /* DMA End of Transfer interrupt was triggered but conversions sequence
         is not over. If DMACFG is set to 0, conversions are stopped. */
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMNGT) == 0UL)
 800758a:	68fb      	ldr	r3, [r7, #12]
 800758c:	681b      	ldr	r3, [r3, #0]
 800758e:	68db      	ldr	r3, [r3, #12]
 8007590:	f003 0303 	and.w	r3, r3, #3
 8007594:	2b00      	cmp	r3, #0
 8007596:	d111      	bne.n	80075bc <ADC_DMAConvCplt+0xaa>
      {
        /* DMACFG bit is not set, conversions are stopped. */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8007598:	68fb      	ldr	r3, [r7, #12]
 800759a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800759c:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 80075a0:	68fb      	ldr	r3, [r7, #12]
 80075a2:	661a      	str	r2, [r3, #96]	@ 0x60
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 80075a4:	68fb      	ldr	r3, [r7, #12]
 80075a6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80075a8:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80075ac:	2b00      	cmp	r3, #0
 80075ae:	d105      	bne.n	80075bc <ADC_DMAConvCplt+0xaa>
        {
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80075b0:	68fb      	ldr	r3, [r7, #12]
 80075b2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80075b4:	f043 0201 	orr.w	r2, r3, #1
 80075b8:	68fb      	ldr	r3, [r7, #12]
 80075ba:	661a      	str	r2, [r3, #96]	@ 0x60

    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 80075bc:	68f8      	ldr	r0, [r7, #12]
 80075be:	f7fb fbd7 	bl	8002d70 <HAL_ADC_ConvCpltCallback>
    {
      /* Call ADC DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 80075c2:	e00e      	b.n	80075e2 <ADC_DMAConvCplt+0xd0>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 80075c4:	68fb      	ldr	r3, [r7, #12]
 80075c6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80075c8:	f003 0310 	and.w	r3, r3, #16
 80075cc:	2b00      	cmp	r3, #0
 80075ce:	d003      	beq.n	80075d8 <ADC_DMAConvCplt+0xc6>
      HAL_ADC_ErrorCallback(hadc);
 80075d0:	68f8      	ldr	r0, [r7, #12]
 80075d2:	f7ff f9d7 	bl	8006984 <HAL_ADC_ErrorCallback>
}
 80075d6:	e004      	b.n	80075e2 <ADC_DMAConvCplt+0xd0>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 80075d8:	68fb      	ldr	r3, [r7, #12]
 80075da:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80075dc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80075de:	6878      	ldr	r0, [r7, #4]
 80075e0:	4798      	blx	r3
}
 80075e2:	bf00      	nop
 80075e4:	3710      	adds	r7, #16
 80075e6:	46bd      	mov	sp, r7
 80075e8:	bd80      	pop	{r7, pc}

080075ea <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)
{
 80075ea:	b580      	push	{r7, lr}
 80075ec:	b084      	sub	sp, #16
 80075ee:	af00      	add	r7, sp, #0
 80075f0:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80075f2:	687b      	ldr	r3, [r7, #4]
 80075f4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80075f6:	60fb      	str	r3, [r7, #12]

  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 80075f8:	68f8      	ldr	r0, [r7, #12]
 80075fa:	f7ff f9b9 	bl	8006970 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 80075fe:	bf00      	nop
 8007600:	3710      	adds	r7, #16
 8007602:	46bd      	mov	sp, r7
 8007604:	bd80      	pop	{r7, pc}

08007606 <ADC_DMAError>:
  * @brief  DMA error callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAError(DMA_HandleTypeDef *hdma)
{
 8007606:	b580      	push	{r7, lr}
 8007608:	b084      	sub	sp, #16
 800760a:	af00      	add	r7, sp, #0
 800760c:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800760e:	687b      	ldr	r3, [r7, #4]
 8007610:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007612:	60fb      	str	r3, [r7, #12]

  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 8007614:	68fb      	ldr	r3, [r7, #12]
 8007616:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8007618:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 800761c:	68fb      	ldr	r3, [r7, #12]
 800761e:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 8007620:	68fb      	ldr	r3, [r7, #12]
 8007622:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8007624:	f043 0204 	orr.w	r2, r3, #4
 8007628:	68fb      	ldr	r3, [r7, #12]
 800762a:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 800762c:	68f8      	ldr	r0, [r7, #12]
 800762e:	f7ff f9a9 	bl	8006984 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8007632:	bf00      	nop
 8007634:	3710      	adds	r7, #16
 8007636:	46bd      	mov	sp, r7
 8007638:	bd80      	pop	{r7, pc}
	...

0800763c <ADC_ConfigureBoostMode>:
  *         stopped.
  * @param  hadc ADC handle
  * @retval None.
  */
void ADC_ConfigureBoostMode(ADC_HandleTypeDef *hadc)
{
 800763c:	b580      	push	{r7, lr}
 800763e:	b084      	sub	sp, #16
 8007640:	af00      	add	r7, sp, #0
 8007642:	6078      	str	r0, [r7, #4]
  uint32_t freq;
  if (ADC_IS_SYNCHRONOUS_CLOCK_MODE(hadc))
 8007644:	687b      	ldr	r3, [r7, #4]
 8007646:	681b      	ldr	r3, [r3, #0]
 8007648:	4a6c      	ldr	r2, [pc, #432]	@ (80077fc <ADC_ConfigureBoostMode+0x1c0>)
 800764a:	4293      	cmp	r3, r2
 800764c:	d004      	beq.n	8007658 <ADC_ConfigureBoostMode+0x1c>
 800764e:	687b      	ldr	r3, [r7, #4]
 8007650:	681b      	ldr	r3, [r3, #0]
 8007652:	4a6b      	ldr	r2, [pc, #428]	@ (8007800 <ADC_ConfigureBoostMode+0x1c4>)
 8007654:	4293      	cmp	r3, r2
 8007656:	d109      	bne.n	800766c <ADC_ConfigureBoostMode+0x30>
 8007658:	4b6a      	ldr	r3, [pc, #424]	@ (8007804 <ADC_ConfigureBoostMode+0x1c8>)
 800765a:	689b      	ldr	r3, [r3, #8]
 800765c:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8007660:	2b00      	cmp	r3, #0
 8007662:	bf14      	ite	ne
 8007664:	2301      	movne	r3, #1
 8007666:	2300      	moveq	r3, #0
 8007668:	b2db      	uxtb	r3, r3
 800766a:	e008      	b.n	800767e <ADC_ConfigureBoostMode+0x42>
 800766c:	4b66      	ldr	r3, [pc, #408]	@ (8007808 <ADC_ConfigureBoostMode+0x1cc>)
 800766e:	689b      	ldr	r3, [r3, #8]
 8007670:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8007674:	2b00      	cmp	r3, #0
 8007676:	bf14      	ite	ne
 8007678:	2301      	movne	r3, #1
 800767a:	2300      	moveq	r3, #0
 800767c:	b2db      	uxtb	r3, r3
 800767e:	2b00      	cmp	r3, #0
 8007680:	d01c      	beq.n	80076bc <ADC_ConfigureBoostMode+0x80>
  {
    freq = HAL_RCC_GetHCLKFreq();
 8007682:	f007 ffbf 	bl	800f604 <HAL_RCC_GetHCLKFreq>
 8007686:	60f8      	str	r0, [r7, #12]
    switch (hadc->Init.ClockPrescaler)
 8007688:	687b      	ldr	r3, [r7, #4]
 800768a:	685b      	ldr	r3, [r3, #4]
 800768c:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8007690:	d010      	beq.n	80076b4 <ADC_ConfigureBoostMode+0x78>
 8007692:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8007696:	d873      	bhi.n	8007780 <ADC_ConfigureBoostMode+0x144>
 8007698:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800769c:	d002      	beq.n	80076a4 <ADC_ConfigureBoostMode+0x68>
 800769e:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80076a2:	d16d      	bne.n	8007780 <ADC_ConfigureBoostMode+0x144>
    {
      case ADC_CLOCK_SYNC_PCLK_DIV1:
      case ADC_CLOCK_SYNC_PCLK_DIV2:
        freq /= (hadc->Init.ClockPrescaler >> ADC_CCR_CKMODE_Pos);
 80076a4:	687b      	ldr	r3, [r7, #4]
 80076a6:	685b      	ldr	r3, [r3, #4]
 80076a8:	0c1b      	lsrs	r3, r3, #16
 80076aa:	68fa      	ldr	r2, [r7, #12]
 80076ac:	fbb2 f3f3 	udiv	r3, r2, r3
 80076b0:	60fb      	str	r3, [r7, #12]
        break;
 80076b2:	e068      	b.n	8007786 <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_SYNC_PCLK_DIV4:
        freq /= 4UL;
 80076b4:	68fb      	ldr	r3, [r7, #12]
 80076b6:	089b      	lsrs	r3, r3, #2
 80076b8:	60fb      	str	r3, [r7, #12]
        break;
 80076ba:	e064      	b.n	8007786 <ADC_ConfigureBoostMode+0x14a>
        break;
    }
  }
  else
  {
    freq = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_ADC);
 80076bc:	f44f 2000 	mov.w	r0, #524288	@ 0x80000
 80076c0:	f04f 0100 	mov.w	r1, #0
 80076c4:	f009 f9dc 	bl	8010a80 <HAL_RCCEx_GetPeriphCLKFreq>
 80076c8:	60f8      	str	r0, [r7, #12]
    switch (hadc->Init.ClockPrescaler)
 80076ca:	687b      	ldr	r3, [r7, #4]
 80076cc:	685b      	ldr	r3, [r3, #4]
 80076ce:	f5b3 1f30 	cmp.w	r3, #2883584	@ 0x2c0000
 80076d2:	d051      	beq.n	8007778 <ADC_ConfigureBoostMode+0x13c>
 80076d4:	f5b3 1f30 	cmp.w	r3, #2883584	@ 0x2c0000
 80076d8:	d854      	bhi.n	8007784 <ADC_ConfigureBoostMode+0x148>
 80076da:	f5b3 1f20 	cmp.w	r3, #2621440	@ 0x280000
 80076de:	d047      	beq.n	8007770 <ADC_ConfigureBoostMode+0x134>
 80076e0:	f5b3 1f20 	cmp.w	r3, #2621440	@ 0x280000
 80076e4:	d84e      	bhi.n	8007784 <ADC_ConfigureBoostMode+0x148>
 80076e6:	f5b3 1f10 	cmp.w	r3, #2359296	@ 0x240000
 80076ea:	d03d      	beq.n	8007768 <ADC_ConfigureBoostMode+0x12c>
 80076ec:	f5b3 1f10 	cmp.w	r3, #2359296	@ 0x240000
 80076f0:	d848      	bhi.n	8007784 <ADC_ConfigureBoostMode+0x148>
 80076f2:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80076f6:	d033      	beq.n	8007760 <ADC_ConfigureBoostMode+0x124>
 80076f8:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80076fc:	d842      	bhi.n	8007784 <ADC_ConfigureBoostMode+0x148>
 80076fe:	f5b3 1fe0 	cmp.w	r3, #1835008	@ 0x1c0000
 8007702:	d029      	beq.n	8007758 <ADC_ConfigureBoostMode+0x11c>
 8007704:	f5b3 1fe0 	cmp.w	r3, #1835008	@ 0x1c0000
 8007708:	d83c      	bhi.n	8007784 <ADC_ConfigureBoostMode+0x148>
 800770a:	f5b3 1fc0 	cmp.w	r3, #1572864	@ 0x180000
 800770e:	d01a      	beq.n	8007746 <ADC_ConfigureBoostMode+0x10a>
 8007710:	f5b3 1fc0 	cmp.w	r3, #1572864	@ 0x180000
 8007714:	d836      	bhi.n	8007784 <ADC_ConfigureBoostMode+0x148>
 8007716:	f5b3 1fa0 	cmp.w	r3, #1310720	@ 0x140000
 800771a:	d014      	beq.n	8007746 <ADC_ConfigureBoostMode+0x10a>
 800771c:	f5b3 1fa0 	cmp.w	r3, #1310720	@ 0x140000
 8007720:	d830      	bhi.n	8007784 <ADC_ConfigureBoostMode+0x148>
 8007722:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8007726:	d00e      	beq.n	8007746 <ADC_ConfigureBoostMode+0x10a>
 8007728:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800772c:	d82a      	bhi.n	8007784 <ADC_ConfigureBoostMode+0x148>
 800772e:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 8007732:	d008      	beq.n	8007746 <ADC_ConfigureBoostMode+0x10a>
 8007734:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 8007738:	d824      	bhi.n	8007784 <ADC_ConfigureBoostMode+0x148>
 800773a:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800773e:	d002      	beq.n	8007746 <ADC_ConfigureBoostMode+0x10a>
 8007740:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 8007744:	d11e      	bne.n	8007784 <ADC_ConfigureBoostMode+0x148>
      case ADC_CLOCK_ASYNC_DIV4:
      case ADC_CLOCK_ASYNC_DIV6:
      case ADC_CLOCK_ASYNC_DIV8:
      case ADC_CLOCK_ASYNC_DIV10:
      case ADC_CLOCK_ASYNC_DIV12:
        freq /= ((hadc->Init.ClockPrescaler >> ADC_CCR_PRESC_Pos) << 1UL);
 8007746:	687b      	ldr	r3, [r7, #4]
 8007748:	685b      	ldr	r3, [r3, #4]
 800774a:	0c9b      	lsrs	r3, r3, #18
 800774c:	005b      	lsls	r3, r3, #1
 800774e:	68fa      	ldr	r2, [r7, #12]
 8007750:	fbb2 f3f3 	udiv	r3, r2, r3
 8007754:	60fb      	str	r3, [r7, #12]
        break;
 8007756:	e016      	b.n	8007786 <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_ASYNC_DIV16:
        freq /= 16UL;
 8007758:	68fb      	ldr	r3, [r7, #12]
 800775a:	091b      	lsrs	r3, r3, #4
 800775c:	60fb      	str	r3, [r7, #12]
        break;
 800775e:	e012      	b.n	8007786 <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_ASYNC_DIV32:
        freq /= 32UL;
 8007760:	68fb      	ldr	r3, [r7, #12]
 8007762:	095b      	lsrs	r3, r3, #5
 8007764:	60fb      	str	r3, [r7, #12]
        break;
 8007766:	e00e      	b.n	8007786 <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_ASYNC_DIV64:
        freq /= 64UL;
 8007768:	68fb      	ldr	r3, [r7, #12]
 800776a:	099b      	lsrs	r3, r3, #6
 800776c:	60fb      	str	r3, [r7, #12]
        break;
 800776e:	e00a      	b.n	8007786 <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_ASYNC_DIV128:
        freq /= 128UL;
 8007770:	68fb      	ldr	r3, [r7, #12]
 8007772:	09db      	lsrs	r3, r3, #7
 8007774:	60fb      	str	r3, [r7, #12]
        break;
 8007776:	e006      	b.n	8007786 <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_ASYNC_DIV256:
        freq /= 256UL;
 8007778:	68fb      	ldr	r3, [r7, #12]
 800777a:	0a1b      	lsrs	r3, r3, #8
 800777c:	60fb      	str	r3, [r7, #12]
        break;
 800777e:	e002      	b.n	8007786 <ADC_ConfigureBoostMode+0x14a>
        break;
 8007780:	bf00      	nop
 8007782:	e000      	b.n	8007786 <ADC_ConfigureBoostMode+0x14a>
      default:
        break;
 8007784:	bf00      	nop
    }
  }

#if defined(ADC_VER_V5_3) || defined(ADC_VER_V5_V90)
  freq /= 2U;
 8007786:	68fb      	ldr	r3, [r7, #12]
 8007788:	085b      	lsrs	r3, r3, #1
 800778a:	60fb      	str	r3, [r7, #12]
  if (freq <= 6250000UL)
 800778c:	68fb      	ldr	r3, [r7, #12]
 800778e:	4a1f      	ldr	r2, [pc, #124]	@ (800780c <ADC_ConfigureBoostMode+0x1d0>)
 8007790:	4293      	cmp	r3, r2
 8007792:	d808      	bhi.n	80077a6 <ADC_ConfigureBoostMode+0x16a>
  {
    MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, 0UL);
 8007794:	687b      	ldr	r3, [r7, #4]
 8007796:	681b      	ldr	r3, [r3, #0]
 8007798:	689a      	ldr	r2, [r3, #8]
 800779a:	687b      	ldr	r3, [r7, #4]
 800779c:	681b      	ldr	r3, [r3, #0]
 800779e:	f422 7240 	bic.w	r2, r2, #768	@ 0x300
 80077a2:	609a      	str	r2, [r3, #8]
    {
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1 | ADC_CR_BOOST_0);
    }
  }
#endif /* ADC_VER_V5_3 */
}
 80077a4:	e025      	b.n	80077f2 <ADC_ConfigureBoostMode+0x1b6>
  else if (freq <= 12500000UL)
 80077a6:	68fb      	ldr	r3, [r7, #12]
 80077a8:	4a19      	ldr	r2, [pc, #100]	@ (8007810 <ADC_ConfigureBoostMode+0x1d4>)
 80077aa:	4293      	cmp	r3, r2
 80077ac:	d80a      	bhi.n	80077c4 <ADC_ConfigureBoostMode+0x188>
    MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_0);
 80077ae:	687b      	ldr	r3, [r7, #4]
 80077b0:	681b      	ldr	r3, [r3, #0]
 80077b2:	689b      	ldr	r3, [r3, #8]
 80077b4:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 80077b8:	687b      	ldr	r3, [r7, #4]
 80077ba:	681b      	ldr	r3, [r3, #0]
 80077bc:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80077c0:	609a      	str	r2, [r3, #8]
}
 80077c2:	e016      	b.n	80077f2 <ADC_ConfigureBoostMode+0x1b6>
  else if (freq <= 25000000UL)
 80077c4:	68fb      	ldr	r3, [r7, #12]
 80077c6:	4a13      	ldr	r2, [pc, #76]	@ (8007814 <ADC_ConfigureBoostMode+0x1d8>)
 80077c8:	4293      	cmp	r3, r2
 80077ca:	d80a      	bhi.n	80077e2 <ADC_ConfigureBoostMode+0x1a6>
    MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1);
 80077cc:	687b      	ldr	r3, [r7, #4]
 80077ce:	681b      	ldr	r3, [r3, #0]
 80077d0:	689b      	ldr	r3, [r3, #8]
 80077d2:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 80077d6:	687b      	ldr	r3, [r7, #4]
 80077d8:	681b      	ldr	r3, [r3, #0]
 80077da:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80077de:	609a      	str	r2, [r3, #8]
}
 80077e0:	e007      	b.n	80077f2 <ADC_ConfigureBoostMode+0x1b6>
    MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1 | ADC_CR_BOOST_0);
 80077e2:	687b      	ldr	r3, [r7, #4]
 80077e4:	681b      	ldr	r3, [r3, #0]
 80077e6:	689a      	ldr	r2, [r3, #8]
 80077e8:	687b      	ldr	r3, [r7, #4]
 80077ea:	681b      	ldr	r3, [r3, #0]
 80077ec:	f442 7240 	orr.w	r2, r2, #768	@ 0x300
 80077f0:	609a      	str	r2, [r3, #8]
}
 80077f2:	bf00      	nop
 80077f4:	3710      	adds	r7, #16
 80077f6:	46bd      	mov	sp, r7
 80077f8:	bd80      	pop	{r7, pc}
 80077fa:	bf00      	nop
 80077fc:	40022000 	.word	0x40022000
 8007800:	40022100 	.word	0x40022100
 8007804:	40022300 	.word	0x40022300
 8007808:	58026300 	.word	0x58026300
 800780c:	005f5e10 	.word	0x005f5e10
 8007810:	00bebc20 	.word	0x00bebc20
 8007814:	017d7840 	.word	0x017d7840

08007818 <LL_ADC_SetCalibrationLinearFactor>:
{
 8007818:	b480      	push	{r7}
 800781a:	b087      	sub	sp, #28
 800781c:	af00      	add	r7, sp, #0
 800781e:	60f8      	str	r0, [r7, #12]
 8007820:	60b9      	str	r1, [r7, #8]
 8007822:	607a      	str	r2, [r7, #4]
  if (ADCx != ADC3)
 8007824:	68fb      	ldr	r3, [r7, #12]
 8007826:	4a15      	ldr	r2, [pc, #84]	@ (800787c <LL_ADC_SetCalibrationLinearFactor+0x64>)
 8007828:	4293      	cmp	r3, r2
 800782a:	d020      	beq.n	800786e <LL_ADC_SetCalibrationLinearFactor+0x56>
    uint32_t timeout_cpu_cycles = ADC_LINEARITY_BIT_TOGGLE_TIMEOUT;
 800782c:	4b14      	ldr	r3, [pc, #80]	@ (8007880 <LL_ADC_SetCalibrationLinearFactor+0x68>)
 800782e:	617b      	str	r3, [r7, #20]
    MODIFY_REG(ADCx->CALFACT2_RES14, ADC_CALFACT2_LINCALFACT, CalibrationFactor);
 8007830:	68fb      	ldr	r3, [r7, #12]
 8007832:	f8d3 30c8 	ldr.w	r3, [r3, #200]	@ 0xc8
 8007836:	f003 4240 	and.w	r2, r3, #3221225472	@ 0xc0000000
 800783a:	687b      	ldr	r3, [r7, #4]
 800783c:	431a      	orrs	r2, r3
 800783e:	68fb      	ldr	r3, [r7, #12]
 8007840:	f8c3 20c8 	str.w	r2, [r3, #200]	@ 0xc8
    MODIFY_REG(ADCx->CR, ADC_CR_ADCALLIN, LinearityWord);
 8007844:	68fb      	ldr	r3, [r7, #12]
 8007846:	689b      	ldr	r3, [r3, #8]
 8007848:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 800784c:	68bb      	ldr	r3, [r7, #8]
 800784e:	431a      	orrs	r2, r3
 8007850:	68fb      	ldr	r3, [r7, #12]
 8007852:	609a      	str	r2, [r3, #8]
    while ((READ_BIT(ADCx->CR, LinearityWord) == 0UL) && (timeout_cpu_cycles > 0UL))
 8007854:	e002      	b.n	800785c <LL_ADC_SetCalibrationLinearFactor+0x44>
      timeout_cpu_cycles--;
 8007856:	697b      	ldr	r3, [r7, #20]
 8007858:	3b01      	subs	r3, #1
 800785a:	617b      	str	r3, [r7, #20]
    while ((READ_BIT(ADCx->CR, LinearityWord) == 0UL) && (timeout_cpu_cycles > 0UL))
 800785c:	68fb      	ldr	r3, [r7, #12]
 800785e:	689a      	ldr	r2, [r3, #8]
 8007860:	68bb      	ldr	r3, [r7, #8]
 8007862:	4013      	ands	r3, r2
 8007864:	2b00      	cmp	r3, #0
 8007866:	d102      	bne.n	800786e <LL_ADC_SetCalibrationLinearFactor+0x56>
 8007868:	697b      	ldr	r3, [r7, #20]
 800786a:	2b00      	cmp	r3, #0
 800786c:	d1f3      	bne.n	8007856 <LL_ADC_SetCalibrationLinearFactor+0x3e>
}
 800786e:	bf00      	nop
 8007870:	371c      	adds	r7, #28
 8007872:	46bd      	mov	sp, r7
 8007874:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007878:	4770      	bx	lr
 800787a:	bf00      	nop
 800787c:	58026000 	.word	0x58026000
 8007880:	00080070 	.word	0x00080070

08007884 <LL_ADC_IsEnabled>:
{
 8007884:	b480      	push	{r7}
 8007886:	b083      	sub	sp, #12
 8007888:	af00      	add	r7, sp, #0
 800788a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 800788c:	687b      	ldr	r3, [r7, #4]
 800788e:	689b      	ldr	r3, [r3, #8]
 8007890:	f003 0301 	and.w	r3, r3, #1
 8007894:	2b01      	cmp	r3, #1
 8007896:	d101      	bne.n	800789c <LL_ADC_IsEnabled+0x18>
 8007898:	2301      	movs	r3, #1
 800789a:	e000      	b.n	800789e <LL_ADC_IsEnabled+0x1a>
 800789c:	2300      	movs	r3, #0
}
 800789e:	4618      	mov	r0, r3
 80078a0:	370c      	adds	r7, #12
 80078a2:	46bd      	mov	sp, r7
 80078a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80078a8:	4770      	bx	lr
	...

080078ac <LL_ADC_StartCalibration>:
{
 80078ac:	b480      	push	{r7}
 80078ae:	b085      	sub	sp, #20
 80078b0:	af00      	add	r7, sp, #0
 80078b2:	60f8      	str	r0, [r7, #12]
 80078b4:	60b9      	str	r1, [r7, #8]
 80078b6:	607a      	str	r2, [r7, #4]
  MODIFY_REG(ADCx->CR,
 80078b8:	68fb      	ldr	r3, [r7, #12]
 80078ba:	689a      	ldr	r2, [r3, #8]
 80078bc:	4b09      	ldr	r3, [pc, #36]	@ (80078e4 <LL_ADC_StartCalibration+0x38>)
 80078be:	4013      	ands	r3, r2
 80078c0:	68ba      	ldr	r2, [r7, #8]
 80078c2:	f402 3180 	and.w	r1, r2, #65536	@ 0x10000
 80078c6:	687a      	ldr	r2, [r7, #4]
 80078c8:	f002 4280 	and.w	r2, r2, #1073741824	@ 0x40000000
 80078cc:	430a      	orrs	r2, r1
 80078ce:	4313      	orrs	r3, r2
 80078d0:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 80078d4:	68fb      	ldr	r3, [r7, #12]
 80078d6:	609a      	str	r2, [r3, #8]
}
 80078d8:	bf00      	nop
 80078da:	3714      	adds	r7, #20
 80078dc:	46bd      	mov	sp, r7
 80078de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80078e2:	4770      	bx	lr
 80078e4:	3ffeffc0 	.word	0x3ffeffc0

080078e8 <LL_ADC_IsCalibrationOnGoing>:
{
 80078e8:	b480      	push	{r7}
 80078ea:	b083      	sub	sp, #12
 80078ec:	af00      	add	r7, sp, #0
 80078ee:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADCAL) == (ADC_CR_ADCAL)) ? 1UL : 0UL);
 80078f0:	687b      	ldr	r3, [r7, #4]
 80078f2:	689b      	ldr	r3, [r3, #8]
 80078f4:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80078f8:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80078fc:	d101      	bne.n	8007902 <LL_ADC_IsCalibrationOnGoing+0x1a>
 80078fe:	2301      	movs	r3, #1
 8007900:	e000      	b.n	8007904 <LL_ADC_IsCalibrationOnGoing+0x1c>
 8007902:	2300      	movs	r3, #0
}
 8007904:	4618      	mov	r0, r3
 8007906:	370c      	adds	r7, #12
 8007908:	46bd      	mov	sp, r7
 800790a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800790e:	4770      	bx	lr

08007910 <LL_ADC_REG_StartConversion>:
{
 8007910:	b480      	push	{r7}
 8007912:	b083      	sub	sp, #12
 8007914:	af00      	add	r7, sp, #0
 8007916:	6078      	str	r0, [r7, #4]
  MODIFY_REG(ADCx->CR,
 8007918:	687b      	ldr	r3, [r7, #4]
 800791a:	689a      	ldr	r2, [r3, #8]
 800791c:	4b05      	ldr	r3, [pc, #20]	@ (8007934 <LL_ADC_REG_StartConversion+0x24>)
 800791e:	4013      	ands	r3, r2
 8007920:	f043 0204 	orr.w	r2, r3, #4
 8007924:	687b      	ldr	r3, [r7, #4]
 8007926:	609a      	str	r2, [r3, #8]
}
 8007928:	bf00      	nop
 800792a:	370c      	adds	r7, #12
 800792c:	46bd      	mov	sp, r7
 800792e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007932:	4770      	bx	lr
 8007934:	7fffffc0 	.word	0x7fffffc0

08007938 <LL_ADC_REG_StopConversion>:
{
 8007938:	b480      	push	{r7}
 800793a:	b083      	sub	sp, #12
 800793c:	af00      	add	r7, sp, #0
 800793e:	6078      	str	r0, [r7, #4]
  MODIFY_REG(ADCx->CR,
 8007940:	687b      	ldr	r3, [r7, #4]
 8007942:	689a      	ldr	r2, [r3, #8]
 8007944:	4b05      	ldr	r3, [pc, #20]	@ (800795c <LL_ADC_REG_StopConversion+0x24>)
 8007946:	4013      	ands	r3, r2
 8007948:	f043 0210 	orr.w	r2, r3, #16
 800794c:	687b      	ldr	r3, [r7, #4]
 800794e:	609a      	str	r2, [r3, #8]
}
 8007950:	bf00      	nop
 8007952:	370c      	adds	r7, #12
 8007954:	46bd      	mov	sp, r7
 8007956:	f85d 7b04 	ldr.w	r7, [sp], #4
 800795a:	4770      	bx	lr
 800795c:	7fffffc0 	.word	0x7fffffc0

08007960 <LL_ADC_REG_IsConversionOngoing>:
{
 8007960:	b480      	push	{r7}
 8007962:	b083      	sub	sp, #12
 8007964:	af00      	add	r7, sp, #0
 8007966:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8007968:	687b      	ldr	r3, [r7, #4]
 800796a:	689b      	ldr	r3, [r3, #8]
 800796c:	f003 0304 	and.w	r3, r3, #4
 8007970:	2b04      	cmp	r3, #4
 8007972:	d101      	bne.n	8007978 <LL_ADC_REG_IsConversionOngoing+0x18>
 8007974:	2301      	movs	r3, #1
 8007976:	e000      	b.n	800797a <LL_ADC_REG_IsConversionOngoing+0x1a>
 8007978:	2300      	movs	r3, #0
}
 800797a:	4618      	mov	r0, r3
 800797c:	370c      	adds	r7, #12
 800797e:	46bd      	mov	sp, r7
 8007980:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007984:	4770      	bx	lr
	...

08007988 <HAL_ADCEx_Calibration_Start>:
  *           @arg @ref ADC_SINGLE_ENDED       Channel in mode input single ended
  *           @arg @ref ADC_DIFFERENTIAL_ENDED Channel in mode input differential ended
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_Calibration_Start(ADC_HandleTypeDef *hadc, uint32_t CalibrationMode, uint32_t SingleDiff)
{
 8007988:	b580      	push	{r7, lr}
 800798a:	b086      	sub	sp, #24
 800798c:	af00      	add	r7, sp, #0
 800798e:	60f8      	str	r0, [r7, #12]
 8007990:	60b9      	str	r1, [r7, #8]
 8007992:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status;
  __IO uint32_t wait_loop_index = 0UL;
 8007994:	2300      	movs	r3, #0
 8007996:	613b      	str	r3, [r7, #16]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_SINGLE_DIFFERENTIAL(SingleDiff));

  /* Process locked */
  __HAL_LOCK(hadc);
 8007998:	68fb      	ldr	r3, [r7, #12]
 800799a:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 800799e:	2b01      	cmp	r3, #1
 80079a0:	d101      	bne.n	80079a6 <HAL_ADCEx_Calibration_Start+0x1e>
 80079a2:	2302      	movs	r3, #2
 80079a4:	e04c      	b.n	8007a40 <HAL_ADCEx_Calibration_Start+0xb8>
 80079a6:	68fb      	ldr	r3, [r7, #12]
 80079a8:	2201      	movs	r2, #1
 80079aa:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Calibration prerequisite: ADC must be disabled. */

  /* Disable the ADC (if not already disabled) */
  tmp_hal_status = ADC_Disable(hadc);
 80079ae:	68f8      	ldr	r0, [r7, #12]
 80079b0:	f7ff fd50 	bl	8007454 <ADC_Disable>
 80079b4:	4603      	mov	r3, r0
 80079b6:	75fb      	strb	r3, [r7, #23]

  /* Check if ADC is effectively disabled */
  if (tmp_hal_status == HAL_OK)
 80079b8:	7dfb      	ldrb	r3, [r7, #23]
 80079ba:	2b00      	cmp	r3, #0
 80079bc:	d135      	bne.n	8007a2a <HAL_ADCEx_Calibration_Start+0xa2>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80079be:	68fb      	ldr	r3, [r7, #12]
 80079c0:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 80079c2:	4b21      	ldr	r3, [pc, #132]	@ (8007a48 <HAL_ADCEx_Calibration_Start+0xc0>)
 80079c4:	4013      	ands	r3, r2
 80079c6:	f043 0202 	orr.w	r2, r3, #2
 80079ca:	68fb      	ldr	r3, [r7, #12]
 80079cc:	661a      	str	r2, [r3, #96]	@ 0x60
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);

    /* Start ADC calibration in mode single-ended or differential */
    LL_ADC_StartCalibration(hadc->Instance, CalibrationMode, SingleDiff);
 80079ce:	68fb      	ldr	r3, [r7, #12]
 80079d0:	681b      	ldr	r3, [r3, #0]
 80079d2:	687a      	ldr	r2, [r7, #4]
 80079d4:	68b9      	ldr	r1, [r7, #8]
 80079d6:	4618      	mov	r0, r3
 80079d8:	f7ff ff68 	bl	80078ac <LL_ADC_StartCalibration>

    /* Wait for calibration completion */
    while (LL_ADC_IsCalibrationOnGoing(hadc->Instance) != 0UL)
 80079dc:	e014      	b.n	8007a08 <HAL_ADCEx_Calibration_Start+0x80>
    {
      wait_loop_index++;
 80079de:	693b      	ldr	r3, [r7, #16]
 80079e0:	3301      	adds	r3, #1
 80079e2:	613b      	str	r3, [r7, #16]
      if (wait_loop_index >= ADC_CALIBRATION_TIMEOUT)
 80079e4:	693b      	ldr	r3, [r7, #16]
 80079e6:	4a19      	ldr	r2, [pc, #100]	@ (8007a4c <HAL_ADCEx_Calibration_Start+0xc4>)
 80079e8:	4293      	cmp	r3, r2
 80079ea:	d30d      	bcc.n	8007a08 <HAL_ADCEx_Calibration_Start+0x80>
      {
        /* Update ADC state machine to error */
        ADC_STATE_CLR_SET(hadc->State,
 80079ec:	68fb      	ldr	r3, [r7, #12]
 80079ee:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80079f0:	f023 0312 	bic.w	r3, r3, #18
 80079f4:	f043 0210 	orr.w	r2, r3, #16
 80079f8:	68fb      	ldr	r3, [r7, #12]
 80079fa:	661a      	str	r2, [r3, #96]	@ 0x60
                          HAL_ADC_STATE_BUSY_INTERNAL,
                          HAL_ADC_STATE_ERROR_INTERNAL);

        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 80079fc:	68fb      	ldr	r3, [r7, #12]
 80079fe:	2200      	movs	r2, #0
 8007a00:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_ERROR;
 8007a04:	2301      	movs	r3, #1
 8007a06:	e01b      	b.n	8007a40 <HAL_ADCEx_Calibration_Start+0xb8>
    while (LL_ADC_IsCalibrationOnGoing(hadc->Instance) != 0UL)
 8007a08:	68fb      	ldr	r3, [r7, #12]
 8007a0a:	681b      	ldr	r3, [r3, #0]
 8007a0c:	4618      	mov	r0, r3
 8007a0e:	f7ff ff6b 	bl	80078e8 <LL_ADC_IsCalibrationOnGoing>
 8007a12:	4603      	mov	r3, r0
 8007a14:	2b00      	cmp	r3, #0
 8007a16:	d1e2      	bne.n	80079de <HAL_ADCEx_Calibration_Start+0x56>
      }
    }

    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8007a18:	68fb      	ldr	r3, [r7, #12]
 8007a1a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8007a1c:	f023 0303 	bic.w	r3, r3, #3
 8007a20:	f043 0201 	orr.w	r2, r3, #1
 8007a24:	68fb      	ldr	r3, [r7, #12]
 8007a26:	661a      	str	r2, [r3, #96]	@ 0x60
 8007a28:	e005      	b.n	8007a36 <HAL_ADCEx_Calibration_Start+0xae>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8007a2a:	68fb      	ldr	r3, [r7, #12]
 8007a2c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8007a2e:	f043 0210 	orr.w	r2, r3, #16
 8007a32:	68fb      	ldr	r3, [r7, #12]
 8007a34:	661a      	str	r2, [r3, #96]	@ 0x60
    /* Note: No need to update variable "tmp_hal_status" here: already set    */
    /*       to state "HAL_ERROR" by function disabling the ADC.              */
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8007a36:	68fb      	ldr	r3, [r7, #12]
 8007a38:	2200      	movs	r2, #0
 8007a3a:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Return function status */
  return tmp_hal_status;
 8007a3e:	7dfb      	ldrb	r3, [r7, #23]
}
 8007a40:	4618      	mov	r0, r3
 8007a42:	3718      	adds	r7, #24
 8007a44:	46bd      	mov	sp, r7
 8007a46:	bd80      	pop	{r7, pc}
 8007a48:	ffffeefd 	.word	0xffffeefd
 8007a4c:	25c3f800 	.word	0x25c3f800

08007a50 <HAL_ADCEx_LinearCalibration_SetValue>:
  * @param  hadc ADC handle
  * @param  LinearCalib_Buffer: Linear calibration factor
  * @retval HAL state
  */
HAL_StatusTypeDef HAL_ADCEx_LinearCalibration_SetValue(ADC_HandleTypeDef *hadc, uint32_t *LinearCalib_Buffer)
{
 8007a50:	b580      	push	{r7, lr}
 8007a52:	b086      	sub	sp, #24
 8007a54:	af00      	add	r7, sp, #0
 8007a56:	6078      	str	r0, [r7, #4]
 8007a58:	6039      	str	r1, [r7, #0]
  uint32_t cnt;
  __IO uint32_t wait_loop_index = 0;
 8007a5a:	2300      	movs	r3, #0
 8007a5c:	60fb      	str	r3, [r7, #12]
  uint32_t temp_REG_IsConversionOngoing = 0UL;
 8007a5e:	2300      	movs	r3, #0
 8007a60:	613b      	str	r3, [r7, #16]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  /*  Exit deep power down mode if still in that state                        */
  if (HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_DEEPPWD))
 8007a62:	687b      	ldr	r3, [r7, #4]
 8007a64:	681b      	ldr	r3, [r3, #0]
 8007a66:	689b      	ldr	r3, [r3, #8]
 8007a68:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8007a6c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8007a70:	d107      	bne.n	8007a82 <HAL_ADCEx_LinearCalibration_SetValue+0x32>
  {
    /* Exit deep power down mode */
    CLEAR_BIT(hadc->Instance->CR, ADC_CR_DEEPPWD);
 8007a72:	687b      	ldr	r3, [r7, #4]
 8007a74:	681b      	ldr	r3, [r3, #0]
 8007a76:	689a      	ldr	r2, [r3, #8]
 8007a78:	687b      	ldr	r3, [r7, #4]
 8007a7a:	681b      	ldr	r3, [r3, #0]
 8007a7c:	f022 5200 	bic.w	r2, r2, #536870912	@ 0x20000000
 8007a80:	609a      	str	r2, [r3, #8]
       be relaunched or a previously saved calibration factor
       re-applied once the ADC voltage regulator is enabled */
  }


  if (HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADVREGEN))
 8007a82:	687b      	ldr	r3, [r7, #4]
 8007a84:	681b      	ldr	r3, [r3, #0]
 8007a86:	689b      	ldr	r3, [r3, #8]
 8007a88:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8007a8c:	2b00      	cmp	r3, #0
 8007a8e:	d117      	bne.n	8007ac0 <HAL_ADCEx_LinearCalibration_SetValue+0x70>
  {
    /* Enable ADC internal voltage regulator                                  */
    SET_BIT(hadc->Instance->CR, ADC_CR_ADVREGEN);
 8007a90:	687b      	ldr	r3, [r7, #4]
 8007a92:	681b      	ldr	r3, [r3, #0]
 8007a94:	689a      	ldr	r2, [r3, #8]
 8007a96:	687b      	ldr	r3, [r7, #4]
 8007a98:	681b      	ldr	r3, [r3, #0]
 8007a9a:	f042 5280 	orr.w	r2, r2, #268435456	@ 0x10000000
 8007a9e:	609a      	str	r2, [r3, #8]
    /* Delay for ADC stabilization time                                       */
    /* Wait loop initialization and execution                                 */
    /* Note: Variable divided by 2 to compensate partially                    */
    /*       CPU processing cycles.                                           */
    wait_loop_index = ((ADC_STAB_DELAY_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8007aa0:	4b47      	ldr	r3, [pc, #284]	@ (8007bc0 <HAL_ADCEx_LinearCalibration_SetValue+0x170>)
 8007aa2:	681b      	ldr	r3, [r3, #0]
 8007aa4:	099b      	lsrs	r3, r3, #6
 8007aa6:	4a47      	ldr	r2, [pc, #284]	@ (8007bc4 <HAL_ADCEx_LinearCalibration_SetValue+0x174>)
 8007aa8:	fba2 2303 	umull	r2, r3, r2, r3
 8007aac:	099b      	lsrs	r3, r3, #6
 8007aae:	3301      	adds	r3, #1
 8007ab0:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 8007ab2:	e002      	b.n	8007aba <HAL_ADCEx_LinearCalibration_SetValue+0x6a>
    {
      wait_loop_index--;
 8007ab4:	68fb      	ldr	r3, [r7, #12]
 8007ab6:	3b01      	subs	r3, #1
 8007ab8:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 8007aba:	68fb      	ldr	r3, [r7, #12]
 8007abc:	2b00      	cmp	r3, #0
 8007abe:	d1f9      	bne.n	8007ab4 <HAL_ADCEx_LinearCalibration_SetValue+0x64>


  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADVREGEN))
 8007ac0:	687b      	ldr	r3, [r7, #4]
 8007ac2:	681b      	ldr	r3, [r3, #0]
 8007ac4:	689b      	ldr	r3, [r3, #8]
 8007ac6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8007aca:	2b00      	cmp	r3, #0
 8007acc:	d10d      	bne.n	8007aea <HAL_ADCEx_LinearCalibration_SetValue+0x9a>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8007ace:	687b      	ldr	r3, [r7, #4]
 8007ad0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8007ad2:	f043 0210 	orr.w	r2, r3, #16
 8007ad6:	687b      	ldr	r3, [r7, #4]
 8007ad8:	661a      	str	r2, [r3, #96]	@ 0x60

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8007ada:	687b      	ldr	r3, [r7, #4]
 8007adc:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8007ade:	f043 0201 	orr.w	r2, r3, #1
 8007ae2:	687b      	ldr	r3, [r7, #4]
 8007ae4:	665a      	str	r2, [r3, #100]	@ 0x64

    return  HAL_ERROR;
 8007ae6:	2301      	movs	r3, #1
 8007ae8:	e065      	b.n	8007bb6 <HAL_ADCEx_LinearCalibration_SetValue+0x166>
  }
  /* Enable the ADC peripheral */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL) /* Enable the ADC if it is disabled */
 8007aea:	687b      	ldr	r3, [r7, #4]
 8007aec:	681b      	ldr	r3, [r3, #0]
 8007aee:	4618      	mov	r0, r3
 8007af0:	f7ff fec8 	bl	8007884 <LL_ADC_IsEnabled>
 8007af4:	4603      	mov	r3, r0
 8007af6:	2b00      	cmp	r3, #0
 8007af8:	d128      	bne.n	8007b4c <HAL_ADCEx_LinearCalibration_SetValue+0xfc>
  {
    if (ADC_Enable(hadc) != HAL_OK)
 8007afa:	6878      	ldr	r0, [r7, #4]
 8007afc:	f7ff fc20 	bl	8007340 <ADC_Enable>
 8007b00:	4603      	mov	r3, r0
 8007b02:	2b00      	cmp	r3, #0
 8007b04:	d001      	beq.n	8007b0a <HAL_ADCEx_LinearCalibration_SetValue+0xba>
    {
      return  HAL_ERROR;
 8007b06:	2301      	movs	r3, #1
 8007b08:	e055      	b.n	8007bb6 <HAL_ADCEx_LinearCalibration_SetValue+0x166>
    }
    else
    {
      for (cnt = ADC_LINEAR_CALIB_REG_COUNT; cnt > 0UL ; cnt--)
 8007b0a:	2306      	movs	r3, #6
 8007b0c:	617b      	str	r3, [r7, #20]
 8007b0e:	e016      	b.n	8007b3e <HAL_ADCEx_LinearCalibration_SetValue+0xee>
      {
        LL_ADC_SetCalibrationLinearFactor(hadc->Instance, ADC_CR_LINCALRDYW6 >> (ADC_LINEAR_CALIB_REG_COUNT - cnt), LinearCalib_Buffer[cnt - 1U]);
 8007b10:	687b      	ldr	r3, [r7, #4]
 8007b12:	6818      	ldr	r0, [r3, #0]
 8007b14:	697b      	ldr	r3, [r7, #20]
 8007b16:	f1c3 0306 	rsb	r3, r3, #6
 8007b1a:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 8007b1e:	fa22 f103 	lsr.w	r1, r2, r3
 8007b22:	697a      	ldr	r2, [r7, #20]
 8007b24:	f06f 4340 	mvn.w	r3, #3221225472	@ 0xc0000000
 8007b28:	4413      	add	r3, r2
 8007b2a:	009b      	lsls	r3, r3, #2
 8007b2c:	683a      	ldr	r2, [r7, #0]
 8007b2e:	4413      	add	r3, r2
 8007b30:	681b      	ldr	r3, [r3, #0]
 8007b32:	461a      	mov	r2, r3
 8007b34:	f7ff fe70 	bl	8007818 <LL_ADC_SetCalibrationLinearFactor>
      for (cnt = ADC_LINEAR_CALIB_REG_COUNT; cnt > 0UL ; cnt--)
 8007b38:	697b      	ldr	r3, [r7, #20]
 8007b3a:	3b01      	subs	r3, #1
 8007b3c:	617b      	str	r3, [r7, #20]
 8007b3e:	697b      	ldr	r3, [r7, #20]
 8007b40:	2b00      	cmp	r3, #0
 8007b42:	d1e5      	bne.n	8007b10 <HAL_ADCEx_LinearCalibration_SetValue+0xc0>
      }
      (void)ADC_Disable(hadc);
 8007b44:	6878      	ldr	r0, [r7, #4]
 8007b46:	f7ff fc85 	bl	8007454 <ADC_Disable>
 8007b4a:	e033      	b.n	8007bb4 <HAL_ADCEx_LinearCalibration_SetValue+0x164>
    }
  }
  else  /* ADC is already enabled, so no need to enable it but need to stop conversion */
  {
    if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) != 0UL)
 8007b4c:	687b      	ldr	r3, [r7, #4]
 8007b4e:	681b      	ldr	r3, [r3, #0]
 8007b50:	4618      	mov	r0, r3
 8007b52:	f7ff ff05 	bl	8007960 <LL_ADC_REG_IsConversionOngoing>
 8007b56:	4603      	mov	r3, r0
 8007b58:	2b00      	cmp	r3, #0
 8007b5a:	d006      	beq.n	8007b6a <HAL_ADCEx_LinearCalibration_SetValue+0x11a>
    {
      LL_ADC_REG_StopConversion(hadc->Instance);
 8007b5c:	687b      	ldr	r3, [r7, #4]
 8007b5e:	681b      	ldr	r3, [r3, #0]
 8007b60:	4618      	mov	r0, r3
 8007b62:	f7ff fee9 	bl	8007938 <LL_ADC_REG_StopConversion>
      temp_REG_IsConversionOngoing = 1UL;
 8007b66:	2301      	movs	r3, #1
 8007b68:	613b      	str	r3, [r7, #16]
    }
    for (cnt = ADC_LINEAR_CALIB_REG_COUNT; cnt > 0UL ; cnt--)
 8007b6a:	2306      	movs	r3, #6
 8007b6c:	617b      	str	r3, [r7, #20]
 8007b6e:	e016      	b.n	8007b9e <HAL_ADCEx_LinearCalibration_SetValue+0x14e>
    {
      LL_ADC_SetCalibrationLinearFactor(hadc->Instance, ADC_CR_LINCALRDYW6 >> (ADC_LINEAR_CALIB_REG_COUNT - cnt), LinearCalib_Buffer[cnt - 1U]);
 8007b70:	687b      	ldr	r3, [r7, #4]
 8007b72:	6818      	ldr	r0, [r3, #0]
 8007b74:	697b      	ldr	r3, [r7, #20]
 8007b76:	f1c3 0306 	rsb	r3, r3, #6
 8007b7a:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 8007b7e:	fa22 f103 	lsr.w	r1, r2, r3
 8007b82:	697a      	ldr	r2, [r7, #20]
 8007b84:	f06f 4340 	mvn.w	r3, #3221225472	@ 0xc0000000
 8007b88:	4413      	add	r3, r2
 8007b8a:	009b      	lsls	r3, r3, #2
 8007b8c:	683a      	ldr	r2, [r7, #0]
 8007b8e:	4413      	add	r3, r2
 8007b90:	681b      	ldr	r3, [r3, #0]
 8007b92:	461a      	mov	r2, r3
 8007b94:	f7ff fe40 	bl	8007818 <LL_ADC_SetCalibrationLinearFactor>
    for (cnt = ADC_LINEAR_CALIB_REG_COUNT; cnt > 0UL ; cnt--)
 8007b98:	697b      	ldr	r3, [r7, #20]
 8007b9a:	3b01      	subs	r3, #1
 8007b9c:	617b      	str	r3, [r7, #20]
 8007b9e:	697b      	ldr	r3, [r7, #20]
 8007ba0:	2b00      	cmp	r3, #0
 8007ba2:	d1e5      	bne.n	8007b70 <HAL_ADCEx_LinearCalibration_SetValue+0x120>
    }
    if (temp_REG_IsConversionOngoing != 0UL)
 8007ba4:	693b      	ldr	r3, [r7, #16]
 8007ba6:	2b00      	cmp	r3, #0
 8007ba8:	d004      	beq.n	8007bb4 <HAL_ADCEx_LinearCalibration_SetValue+0x164>
    {
      LL_ADC_REG_StartConversion(hadc->Instance);
 8007baa:	687b      	ldr	r3, [r7, #4]
 8007bac:	681b      	ldr	r3, [r3, #0]
 8007bae:	4618      	mov	r0, r3
 8007bb0:	f7ff feae 	bl	8007910 <LL_ADC_REG_StartConversion>
    }
  }
  return HAL_OK;
 8007bb4:	2300      	movs	r3, #0
}
 8007bb6:	4618      	mov	r0, r3
 8007bb8:	3718      	adds	r7, #24
 8007bba:	46bd      	mov	sp, r7
 8007bbc:	bd80      	pop	{r7, pc}
 8007bbe:	bf00      	nop
 8007bc0:	24000000 	.word	0x24000000
 8007bc4:	053e2d63 	.word	0x053e2d63

08007bc8 <HAL_ADCEx_LinearCalibration_FactorLoad>:
  * @brief  Load the calibration factor from engi bytes
  * @param  hadc ADC handle
  * @retval HAL state
  */
HAL_StatusTypeDef HAL_ADCEx_LinearCalibration_FactorLoad(ADC_HandleTypeDef *hadc)
{
 8007bc8:	b580      	push	{r7, lr}
 8007bca:	b08c      	sub	sp, #48	@ 0x30
 8007bcc:	af00      	add	r7, sp, #0
 8007bce:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8007bd0:	2300      	movs	r3, #0
 8007bd2:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f

  /* Linearity calibration is retrieved from engi bytes
     read values from registers and put them to the CALFACT2 register */
  /* If needed linearity calibration can be done in runtime using
     LL_ADC_GetCalibrationLinearFactor()                             */
  if (hadc->Instance == ADC1)
 8007bd6:	687b      	ldr	r3, [r7, #4]
 8007bd8:	681b      	ldr	r3, [r3, #0]
 8007bda:	4a1c      	ldr	r2, [pc, #112]	@ (8007c4c <HAL_ADCEx_LinearCalibration_FactorLoad+0x84>)
 8007bdc:	4293      	cmp	r3, r2
 8007bde:	d102      	bne.n	8007be6 <HAL_ADCEx_LinearCalibration_FactorLoad+0x1e>
  {
    FactorOffset = 0UL;
 8007be0:	2300      	movs	r3, #0
 8007be2:	627b      	str	r3, [r7, #36]	@ 0x24
 8007be4:	e009      	b.n	8007bfa <HAL_ADCEx_LinearCalibration_FactorLoad+0x32>
  }
  else if (hadc->Instance == ADC2)
 8007be6:	687b      	ldr	r3, [r7, #4]
 8007be8:	681b      	ldr	r3, [r3, #0]
 8007bea:	4a19      	ldr	r2, [pc, #100]	@ (8007c50 <HAL_ADCEx_LinearCalibration_FactorLoad+0x88>)
 8007bec:	4293      	cmp	r3, r2
 8007bee:	d102      	bne.n	8007bf6 <HAL_ADCEx_LinearCalibration_FactorLoad+0x2e>
  {
    FactorOffset = 8UL;
 8007bf0:	2308      	movs	r3, #8
 8007bf2:	627b      	str	r3, [r7, #36]	@ 0x24
 8007bf4:	e001      	b.n	8007bfa <HAL_ADCEx_LinearCalibration_FactorLoad+0x32>
  }
  else   /*Case ADC3*/
  {
    FactorOffset = 16UL;
 8007bf6:	2310      	movs	r3, #16
 8007bf8:	627b      	str	r3, [r7, #36]	@ 0x24
  }

  for (cnt = 0UL; cnt < ADC_LINEAR_CALIB_REG_COUNT; cnt++)
 8007bfa:	2300      	movs	r3, #0
 8007bfc:	62bb      	str	r3, [r7, #40]	@ 0x28
 8007bfe:	e00f      	b.n	8007c20 <HAL_ADCEx_LinearCalibration_FactorLoad+0x58>
  {
    LinearCalib_Buffer[cnt] = *(uint32_t *)(ADC_LINEAR_CALIB_REG_1_ADDR + FactorOffset + cnt);
 8007c00:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8007c02:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007c04:	4413      	add	r3, r2
 8007c06:	009a      	lsls	r2, r3, #2
 8007c08:	4b12      	ldr	r3, [pc, #72]	@ (8007c54 <HAL_ADCEx_LinearCalibration_FactorLoad+0x8c>)
 8007c0a:	4413      	add	r3, r2
 8007c0c:	681a      	ldr	r2, [r3, #0]
 8007c0e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007c10:	009b      	lsls	r3, r3, #2
 8007c12:	3330      	adds	r3, #48	@ 0x30
 8007c14:	443b      	add	r3, r7
 8007c16:	f843 2c24 	str.w	r2, [r3, #-36]
  for (cnt = 0UL; cnt < ADC_LINEAR_CALIB_REG_COUNT; cnt++)
 8007c1a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007c1c:	3301      	adds	r3, #1
 8007c1e:	62bb      	str	r3, [r7, #40]	@ 0x28
 8007c20:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007c22:	2b05      	cmp	r3, #5
 8007c24:	d9ec      	bls.n	8007c00 <HAL_ADCEx_LinearCalibration_FactorLoad+0x38>
  }
  if (HAL_ADCEx_LinearCalibration_SetValue(hadc, (uint32_t *)LinearCalib_Buffer) != HAL_OK)
 8007c26:	f107 030c 	add.w	r3, r7, #12
 8007c2a:	4619      	mov	r1, r3
 8007c2c:	6878      	ldr	r0, [r7, #4]
 8007c2e:	f7ff ff0f 	bl	8007a50 <HAL_ADCEx_LinearCalibration_SetValue>
 8007c32:	4603      	mov	r3, r0
 8007c34:	2b00      	cmp	r3, #0
 8007c36:	d002      	beq.n	8007c3e <HAL_ADCEx_LinearCalibration_FactorLoad+0x76>
  {
    tmp_hal_status = HAL_ERROR;
 8007c38:	2301      	movs	r3, #1
 8007c3a:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  }

  return tmp_hal_status;
 8007c3e:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
}
 8007c42:	4618      	mov	r0, r3
 8007c44:	3730      	adds	r7, #48	@ 0x30
 8007c46:	46bd      	mov	sp, r7
 8007c48:	bd80      	pop	{r7, pc}
 8007c4a:	bf00      	nop
 8007c4c:	40022000 	.word	0x40022000
 8007c50:	40022100 	.word	0x40022100
 8007c54:	1ff1ec00 	.word	0x1ff1ec00

08007c58 <HAL_ADCEx_MultiModeConfigChannel>:
  * @param hadc Master ADC handle
  * @param multimode Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef *hadc, ADC_MultiModeTypeDef *multimode)
{
 8007c58:	b590      	push	{r4, r7, lr}
 8007c5a:	b0a3      	sub	sp, #140	@ 0x8c
 8007c5c:	af00      	add	r7, sp, #0
 8007c5e:	6078      	str	r0, [r7, #4]
 8007c60:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8007c62:	2300      	movs	r3, #0
 8007c64:	f887 3087 	strb.w	r3, [r7, #135]	@ 0x87
    assert_param(IS_ADC_DUAL_DATA_MODE(multimode->DualModeData));
    assert_param(IS_ADC_SAMPLING_DELAY(multimode->TwoSamplingDelay));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8007c68:	687b      	ldr	r3, [r7, #4]
 8007c6a:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8007c6e:	2b01      	cmp	r3, #1
 8007c70:	d101      	bne.n	8007c76 <HAL_ADCEx_MultiModeConfigChannel+0x1e>
 8007c72:	2302      	movs	r3, #2
 8007c74:	e0c1      	b.n	8007dfa <HAL_ADCEx_MultiModeConfigChannel+0x1a2>
 8007c76:	687b      	ldr	r3, [r7, #4]
 8007c78:	2201      	movs	r2, #1
 8007c7a:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  tmphadcSlave.State = HAL_ADC_STATE_RESET;
 8007c7e:	2300      	movs	r3, #0
 8007c80:	66fb      	str	r3, [r7, #108]	@ 0x6c
  tmphadcSlave.ErrorCode = HAL_ADC_ERROR_NONE;
 8007c82:	2300      	movs	r3, #0
 8007c84:	673b      	str	r3, [r7, #112]	@ 0x70

  ADC_MULTI_SLAVE(hadc, &tmphadcSlave);
 8007c86:	687b      	ldr	r3, [r7, #4]
 8007c88:	681b      	ldr	r3, [r3, #0]
 8007c8a:	4a5e      	ldr	r2, [pc, #376]	@ (8007e04 <HAL_ADCEx_MultiModeConfigChannel+0x1ac>)
 8007c8c:	4293      	cmp	r3, r2
 8007c8e:	d102      	bne.n	8007c96 <HAL_ADCEx_MultiModeConfigChannel+0x3e>
 8007c90:	4b5d      	ldr	r3, [pc, #372]	@ (8007e08 <HAL_ADCEx_MultiModeConfigChannel+0x1b0>)
 8007c92:	60fb      	str	r3, [r7, #12]
 8007c94:	e001      	b.n	8007c9a <HAL_ADCEx_MultiModeConfigChannel+0x42>
 8007c96:	2300      	movs	r3, #0
 8007c98:	60fb      	str	r3, [r7, #12]

  if (tmphadcSlave.Instance == NULL)
 8007c9a:	68fb      	ldr	r3, [r7, #12]
 8007c9c:	2b00      	cmp	r3, #0
 8007c9e:	d10b      	bne.n	8007cb8 <HAL_ADCEx_MultiModeConfigChannel+0x60>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8007ca0:	687b      	ldr	r3, [r7, #4]
 8007ca2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8007ca4:	f043 0220 	orr.w	r2, r3, #32
 8007ca8:	687b      	ldr	r3, [r7, #4]
 8007caa:	661a      	str	r2, [r3, #96]	@ 0x60

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8007cac:	687b      	ldr	r3, [r7, #4]
 8007cae:	2200      	movs	r2, #0
 8007cb0:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

    return HAL_ERROR;
 8007cb4:	2301      	movs	r3, #1
 8007cb6:	e0a0      	b.n	8007dfa <HAL_ADCEx_MultiModeConfigChannel+0x1a2>

  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Multimode DATA Format configuration                                   */
  tmphadcSlave_conversion_on_going = LL_ADC_REG_IsConversionOngoing((&tmphadcSlave)->Instance);
 8007cb8:	68fb      	ldr	r3, [r7, #12]
 8007cba:	4618      	mov	r0, r3
 8007cbc:	f7ff fe50 	bl	8007960 <LL_ADC_REG_IsConversionOngoing>
 8007cc0:	f8c7 0080 	str.w	r0, [r7, #128]	@ 0x80
  if ((LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8007cc4:	687b      	ldr	r3, [r7, #4]
 8007cc6:	681b      	ldr	r3, [r3, #0]
 8007cc8:	4618      	mov	r0, r3
 8007cca:	f7ff fe49 	bl	8007960 <LL_ADC_REG_IsConversionOngoing>
 8007cce:	4603      	mov	r3, r0
 8007cd0:	2b00      	cmp	r3, #0
 8007cd2:	f040 8081 	bne.w	8007dd8 <HAL_ADCEx_MultiModeConfigChannel+0x180>
      && (tmphadcSlave_conversion_on_going == 0UL))
 8007cd6:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8007cda:	2b00      	cmp	r3, #0
 8007cdc:	d17c      	bne.n	8007dd8 <HAL_ADCEx_MultiModeConfigChannel+0x180>
  {
    /* Pointer to the common control register */
    tmpADC_Common = __LL_ADC_COMMON_INSTANCE(hadc->Instance);
 8007cde:	687b      	ldr	r3, [r7, #4]
 8007ce0:	681b      	ldr	r3, [r3, #0]
 8007ce2:	4a48      	ldr	r2, [pc, #288]	@ (8007e04 <HAL_ADCEx_MultiModeConfigChannel+0x1ac>)
 8007ce4:	4293      	cmp	r3, r2
 8007ce6:	d004      	beq.n	8007cf2 <HAL_ADCEx_MultiModeConfigChannel+0x9a>
 8007ce8:	687b      	ldr	r3, [r7, #4]
 8007cea:	681b      	ldr	r3, [r3, #0]
 8007cec:	4a46      	ldr	r2, [pc, #280]	@ (8007e08 <HAL_ADCEx_MultiModeConfigChannel+0x1b0>)
 8007cee:	4293      	cmp	r3, r2
 8007cf0:	d101      	bne.n	8007cf6 <HAL_ADCEx_MultiModeConfigChannel+0x9e>
 8007cf2:	4b46      	ldr	r3, [pc, #280]	@ (8007e0c <HAL_ADCEx_MultiModeConfigChannel+0x1b4>)
 8007cf4:	e000      	b.n	8007cf8 <HAL_ADCEx_MultiModeConfigChannel+0xa0>
 8007cf6:	4b46      	ldr	r3, [pc, #280]	@ (8007e10 <HAL_ADCEx_MultiModeConfigChannel+0x1b8>)
 8007cf8:	67fb      	str	r3, [r7, #124]	@ 0x7c

    /* If multimode is selected, configure all multimode parameters.          */
    /* Otherwise, reset multimode parameters (can be used in case of          */
    /* transition from multimode to independent mode).                        */
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 8007cfa:	683b      	ldr	r3, [r7, #0]
 8007cfc:	681b      	ldr	r3, [r3, #0]
 8007cfe:	2b00      	cmp	r3, #0
 8007d00:	d039      	beq.n	8007d76 <HAL_ADCEx_MultiModeConfigChannel+0x11e>
    {
      MODIFY_REG(tmpADC_Common->CCR, ADC_CCR_DAMDF, multimode->DualModeData);
 8007d02:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8007d04:	689b      	ldr	r3, [r3, #8]
 8007d06:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8007d0a:	683b      	ldr	r3, [r7, #0]
 8007d0c:	685b      	ldr	r3, [r3, #4]
 8007d0e:	431a      	orrs	r2, r3
 8007d10:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8007d12:	609a      	str	r2, [r3, #8]
      /*      from 1 to 8 clock cycles for 12 bits                              */
      /*      from 1 to 6 clock cycles for 10 and 8 bits                        */
      /*    If a higher delay is selected, it will be clipped to maximum delay  */
      /*    range                                                               */

      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8007d14:	687b      	ldr	r3, [r7, #4]
 8007d16:	681b      	ldr	r3, [r3, #0]
 8007d18:	4a3a      	ldr	r2, [pc, #232]	@ (8007e04 <HAL_ADCEx_MultiModeConfigChannel+0x1ac>)
 8007d1a:	4293      	cmp	r3, r2
 8007d1c:	d004      	beq.n	8007d28 <HAL_ADCEx_MultiModeConfigChannel+0xd0>
 8007d1e:	687b      	ldr	r3, [r7, #4]
 8007d20:	681b      	ldr	r3, [r3, #0]
 8007d22:	4a39      	ldr	r2, [pc, #228]	@ (8007e08 <HAL_ADCEx_MultiModeConfigChannel+0x1b0>)
 8007d24:	4293      	cmp	r3, r2
 8007d26:	d10e      	bne.n	8007d46 <HAL_ADCEx_MultiModeConfigChannel+0xee>
 8007d28:	4836      	ldr	r0, [pc, #216]	@ (8007e04 <HAL_ADCEx_MultiModeConfigChannel+0x1ac>)
 8007d2a:	f7ff fdab 	bl	8007884 <LL_ADC_IsEnabled>
 8007d2e:	4604      	mov	r4, r0
 8007d30:	4835      	ldr	r0, [pc, #212]	@ (8007e08 <HAL_ADCEx_MultiModeConfigChannel+0x1b0>)
 8007d32:	f7ff fda7 	bl	8007884 <LL_ADC_IsEnabled>
 8007d36:	4603      	mov	r3, r0
 8007d38:	4323      	orrs	r3, r4
 8007d3a:	2b00      	cmp	r3, #0
 8007d3c:	bf0c      	ite	eq
 8007d3e:	2301      	moveq	r3, #1
 8007d40:	2300      	movne	r3, #0
 8007d42:	b2db      	uxtb	r3, r3
 8007d44:	e008      	b.n	8007d58 <HAL_ADCEx_MultiModeConfigChannel+0x100>
 8007d46:	4833      	ldr	r0, [pc, #204]	@ (8007e14 <HAL_ADCEx_MultiModeConfigChannel+0x1bc>)
 8007d48:	f7ff fd9c 	bl	8007884 <LL_ADC_IsEnabled>
 8007d4c:	4603      	mov	r3, r0
 8007d4e:	2b00      	cmp	r3, #0
 8007d50:	bf0c      	ite	eq
 8007d52:	2301      	moveq	r3, #1
 8007d54:	2300      	movne	r3, #0
 8007d56:	b2db      	uxtb	r3, r3
 8007d58:	2b00      	cmp	r3, #0
 8007d5a:	d047      	beq.n	8007dec <HAL_ADCEx_MultiModeConfigChannel+0x194>
      {
        MODIFY_REG(tmpADC_Common->CCR,
 8007d5c:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8007d5e:	689a      	ldr	r2, [r3, #8]
 8007d60:	4b2d      	ldr	r3, [pc, #180]	@ (8007e18 <HAL_ADCEx_MultiModeConfigChannel+0x1c0>)
 8007d62:	4013      	ands	r3, r2
 8007d64:	683a      	ldr	r2, [r7, #0]
 8007d66:	6811      	ldr	r1, [r2, #0]
 8007d68:	683a      	ldr	r2, [r7, #0]
 8007d6a:	6892      	ldr	r2, [r2, #8]
 8007d6c:	430a      	orrs	r2, r1
 8007d6e:	431a      	orrs	r2, r3
 8007d70:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8007d72:	609a      	str	r2, [r3, #8]
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 8007d74:	e03a      	b.n	8007dec <HAL_ADCEx_MultiModeConfigChannel+0x194>
                  );
      }
    }
    else /* ADC_MODE_INDEPENDENT */
    {
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DAMDF);
 8007d76:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8007d78:	689b      	ldr	r3, [r3, #8]
 8007d7a:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8007d7e:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8007d80:	609a      	str	r2, [r3, #8]

      /* Parameters that can be updated only when ADC is disabled:                */
      /*  - Multimode mode selection                                              */
      /*  - Multimode delay                                                       */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8007d82:	687b      	ldr	r3, [r7, #4]
 8007d84:	681b      	ldr	r3, [r3, #0]
 8007d86:	4a1f      	ldr	r2, [pc, #124]	@ (8007e04 <HAL_ADCEx_MultiModeConfigChannel+0x1ac>)
 8007d88:	4293      	cmp	r3, r2
 8007d8a:	d004      	beq.n	8007d96 <HAL_ADCEx_MultiModeConfigChannel+0x13e>
 8007d8c:	687b      	ldr	r3, [r7, #4]
 8007d8e:	681b      	ldr	r3, [r3, #0]
 8007d90:	4a1d      	ldr	r2, [pc, #116]	@ (8007e08 <HAL_ADCEx_MultiModeConfigChannel+0x1b0>)
 8007d92:	4293      	cmp	r3, r2
 8007d94:	d10e      	bne.n	8007db4 <HAL_ADCEx_MultiModeConfigChannel+0x15c>
 8007d96:	481b      	ldr	r0, [pc, #108]	@ (8007e04 <HAL_ADCEx_MultiModeConfigChannel+0x1ac>)
 8007d98:	f7ff fd74 	bl	8007884 <LL_ADC_IsEnabled>
 8007d9c:	4604      	mov	r4, r0
 8007d9e:	481a      	ldr	r0, [pc, #104]	@ (8007e08 <HAL_ADCEx_MultiModeConfigChannel+0x1b0>)
 8007da0:	f7ff fd70 	bl	8007884 <LL_ADC_IsEnabled>
 8007da4:	4603      	mov	r3, r0
 8007da6:	4323      	orrs	r3, r4
 8007da8:	2b00      	cmp	r3, #0
 8007daa:	bf0c      	ite	eq
 8007dac:	2301      	moveq	r3, #1
 8007dae:	2300      	movne	r3, #0
 8007db0:	b2db      	uxtb	r3, r3
 8007db2:	e008      	b.n	8007dc6 <HAL_ADCEx_MultiModeConfigChannel+0x16e>
 8007db4:	4817      	ldr	r0, [pc, #92]	@ (8007e14 <HAL_ADCEx_MultiModeConfigChannel+0x1bc>)
 8007db6:	f7ff fd65 	bl	8007884 <LL_ADC_IsEnabled>
 8007dba:	4603      	mov	r3, r0
 8007dbc:	2b00      	cmp	r3, #0
 8007dbe:	bf0c      	ite	eq
 8007dc0:	2301      	moveq	r3, #1
 8007dc2:	2300      	movne	r3, #0
 8007dc4:	b2db      	uxtb	r3, r3
 8007dc6:	2b00      	cmp	r3, #0
 8007dc8:	d010      	beq.n	8007dec <HAL_ADCEx_MultiModeConfigChannel+0x194>
      {
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DUAL | ADC_CCR_DELAY);
 8007dca:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8007dcc:	689a      	ldr	r2, [r3, #8]
 8007dce:	4b12      	ldr	r3, [pc, #72]	@ (8007e18 <HAL_ADCEx_MultiModeConfigChannel+0x1c0>)
 8007dd0:	4013      	ands	r3, r2
 8007dd2:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 8007dd4:	6093      	str	r3, [r2, #8]
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 8007dd6:	e009      	b.n	8007dec <HAL_ADCEx_MultiModeConfigChannel+0x194>
  /* If one of the ADC sharing the same common group is enabled, no update    */
  /* could be done on neither of the multimode structure parameters.          */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8007dd8:	687b      	ldr	r3, [r7, #4]
 8007dda:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8007ddc:	f043 0220 	orr.w	r2, r3, #32
 8007de0:	687b      	ldr	r3, [r7, #4]
 8007de2:	661a      	str	r2, [r3, #96]	@ 0x60

    tmp_hal_status = HAL_ERROR;
 8007de4:	2301      	movs	r3, #1
 8007de6:	f887 3087 	strb.w	r3, [r7, #135]	@ 0x87
 8007dea:	e000      	b.n	8007dee <HAL_ADCEx_MultiModeConfigChannel+0x196>
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 8007dec:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8007dee:	687b      	ldr	r3, [r7, #4]
 8007df0:	2200      	movs	r2, #0
 8007df2:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Return function status */
  return tmp_hal_status;
 8007df6:	f897 3087 	ldrb.w	r3, [r7, #135]	@ 0x87
}
 8007dfa:	4618      	mov	r0, r3
 8007dfc:	378c      	adds	r7, #140	@ 0x8c
 8007dfe:	46bd      	mov	sp, r7
 8007e00:	bd90      	pop	{r4, r7, pc}
 8007e02:	bf00      	nop
 8007e04:	40022000 	.word	0x40022000
 8007e08:	40022100 	.word	0x40022100
 8007e0c:	40022300 	.word	0x40022300
 8007e10:	58026300 	.word	0x58026300
 8007e14:	58026000 	.word	0x58026000
 8007e18:	fffff0e0 	.word	0xfffff0e0

08007e1c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8007e1c:	b480      	push	{r7}
 8007e1e:	b085      	sub	sp, #20
 8007e20:	af00      	add	r7, sp, #0
 8007e22:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8007e24:	687b      	ldr	r3, [r7, #4]
 8007e26:	f003 0307 	and.w	r3, r3, #7
 8007e2a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8007e2c:	4b0b      	ldr	r3, [pc, #44]	@ (8007e5c <__NVIC_SetPriorityGrouping+0x40>)
 8007e2e:	68db      	ldr	r3, [r3, #12]
 8007e30:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8007e32:	68ba      	ldr	r2, [r7, #8]
 8007e34:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8007e38:	4013      	ands	r3, r2
 8007e3a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8007e3c:	68fb      	ldr	r3, [r7, #12]
 8007e3e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8007e40:	68bb      	ldr	r3, [r7, #8]
 8007e42:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 8007e44:	4b06      	ldr	r3, [pc, #24]	@ (8007e60 <__NVIC_SetPriorityGrouping+0x44>)
 8007e46:	4313      	orrs	r3, r2
 8007e48:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8007e4a:	4a04      	ldr	r2, [pc, #16]	@ (8007e5c <__NVIC_SetPriorityGrouping+0x40>)
 8007e4c:	68bb      	ldr	r3, [r7, #8]
 8007e4e:	60d3      	str	r3, [r2, #12]
}
 8007e50:	bf00      	nop
 8007e52:	3714      	adds	r7, #20
 8007e54:	46bd      	mov	sp, r7
 8007e56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e5a:	4770      	bx	lr
 8007e5c:	e000ed00 	.word	0xe000ed00
 8007e60:	05fa0000 	.word	0x05fa0000

08007e64 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8007e64:	b480      	push	{r7}
 8007e66:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8007e68:	4b04      	ldr	r3, [pc, #16]	@ (8007e7c <__NVIC_GetPriorityGrouping+0x18>)
 8007e6a:	68db      	ldr	r3, [r3, #12]
 8007e6c:	0a1b      	lsrs	r3, r3, #8
 8007e6e:	f003 0307 	and.w	r3, r3, #7
}
 8007e72:	4618      	mov	r0, r3
 8007e74:	46bd      	mov	sp, r7
 8007e76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e7a:	4770      	bx	lr
 8007e7c:	e000ed00 	.word	0xe000ed00

08007e80 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8007e80:	b480      	push	{r7}
 8007e82:	b083      	sub	sp, #12
 8007e84:	af00      	add	r7, sp, #0
 8007e86:	4603      	mov	r3, r0
 8007e88:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8007e8a:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8007e8e:	2b00      	cmp	r3, #0
 8007e90:	db0b      	blt.n	8007eaa <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8007e92:	88fb      	ldrh	r3, [r7, #6]
 8007e94:	f003 021f 	and.w	r2, r3, #31
 8007e98:	4907      	ldr	r1, [pc, #28]	@ (8007eb8 <__NVIC_EnableIRQ+0x38>)
 8007e9a:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8007e9e:	095b      	lsrs	r3, r3, #5
 8007ea0:	2001      	movs	r0, #1
 8007ea2:	fa00 f202 	lsl.w	r2, r0, r2
 8007ea6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8007eaa:	bf00      	nop
 8007eac:	370c      	adds	r7, #12
 8007eae:	46bd      	mov	sp, r7
 8007eb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007eb4:	4770      	bx	lr
 8007eb6:	bf00      	nop
 8007eb8:	e000e100 	.word	0xe000e100

08007ebc <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8007ebc:	b480      	push	{r7}
 8007ebe:	b083      	sub	sp, #12
 8007ec0:	af00      	add	r7, sp, #0
 8007ec2:	4603      	mov	r3, r0
 8007ec4:	6039      	str	r1, [r7, #0]
 8007ec6:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8007ec8:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8007ecc:	2b00      	cmp	r3, #0
 8007ece:	db0a      	blt.n	8007ee6 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8007ed0:	683b      	ldr	r3, [r7, #0]
 8007ed2:	b2da      	uxtb	r2, r3
 8007ed4:	490c      	ldr	r1, [pc, #48]	@ (8007f08 <__NVIC_SetPriority+0x4c>)
 8007ed6:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8007eda:	0112      	lsls	r2, r2, #4
 8007edc:	b2d2      	uxtb	r2, r2
 8007ede:	440b      	add	r3, r1
 8007ee0:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8007ee4:	e00a      	b.n	8007efc <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8007ee6:	683b      	ldr	r3, [r7, #0]
 8007ee8:	b2da      	uxtb	r2, r3
 8007eea:	4908      	ldr	r1, [pc, #32]	@ (8007f0c <__NVIC_SetPriority+0x50>)
 8007eec:	88fb      	ldrh	r3, [r7, #6]
 8007eee:	f003 030f 	and.w	r3, r3, #15
 8007ef2:	3b04      	subs	r3, #4
 8007ef4:	0112      	lsls	r2, r2, #4
 8007ef6:	b2d2      	uxtb	r2, r2
 8007ef8:	440b      	add	r3, r1
 8007efa:	761a      	strb	r2, [r3, #24]
}
 8007efc:	bf00      	nop
 8007efe:	370c      	adds	r7, #12
 8007f00:	46bd      	mov	sp, r7
 8007f02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f06:	4770      	bx	lr
 8007f08:	e000e100 	.word	0xe000e100
 8007f0c:	e000ed00 	.word	0xe000ed00

08007f10 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8007f10:	b480      	push	{r7}
 8007f12:	b089      	sub	sp, #36	@ 0x24
 8007f14:	af00      	add	r7, sp, #0
 8007f16:	60f8      	str	r0, [r7, #12]
 8007f18:	60b9      	str	r1, [r7, #8]
 8007f1a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8007f1c:	68fb      	ldr	r3, [r7, #12]
 8007f1e:	f003 0307 	and.w	r3, r3, #7
 8007f22:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8007f24:	69fb      	ldr	r3, [r7, #28]
 8007f26:	f1c3 0307 	rsb	r3, r3, #7
 8007f2a:	2b04      	cmp	r3, #4
 8007f2c:	bf28      	it	cs
 8007f2e:	2304      	movcs	r3, #4
 8007f30:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8007f32:	69fb      	ldr	r3, [r7, #28]
 8007f34:	3304      	adds	r3, #4
 8007f36:	2b06      	cmp	r3, #6
 8007f38:	d902      	bls.n	8007f40 <NVIC_EncodePriority+0x30>
 8007f3a:	69fb      	ldr	r3, [r7, #28]
 8007f3c:	3b03      	subs	r3, #3
 8007f3e:	e000      	b.n	8007f42 <NVIC_EncodePriority+0x32>
 8007f40:	2300      	movs	r3, #0
 8007f42:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8007f44:	f04f 32ff 	mov.w	r2, #4294967295
 8007f48:	69bb      	ldr	r3, [r7, #24]
 8007f4a:	fa02 f303 	lsl.w	r3, r2, r3
 8007f4e:	43da      	mvns	r2, r3
 8007f50:	68bb      	ldr	r3, [r7, #8]
 8007f52:	401a      	ands	r2, r3
 8007f54:	697b      	ldr	r3, [r7, #20]
 8007f56:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8007f58:	f04f 31ff 	mov.w	r1, #4294967295
 8007f5c:	697b      	ldr	r3, [r7, #20]
 8007f5e:	fa01 f303 	lsl.w	r3, r1, r3
 8007f62:	43d9      	mvns	r1, r3
 8007f64:	687b      	ldr	r3, [r7, #4]
 8007f66:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8007f68:	4313      	orrs	r3, r2
         );
}
 8007f6a:	4618      	mov	r0, r3
 8007f6c:	3724      	adds	r7, #36	@ 0x24
 8007f6e:	46bd      	mov	sp, r7
 8007f70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f74:	4770      	bx	lr

08007f76 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8007f76:	b580      	push	{r7, lr}
 8007f78:	b082      	sub	sp, #8
 8007f7a:	af00      	add	r7, sp, #0
 8007f7c:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8007f7e:	6878      	ldr	r0, [r7, #4]
 8007f80:	f7ff ff4c 	bl	8007e1c <__NVIC_SetPriorityGrouping>
}
 8007f84:	bf00      	nop
 8007f86:	3708      	adds	r7, #8
 8007f88:	46bd      	mov	sp, r7
 8007f8a:	bd80      	pop	{r7, pc}

08007f8c <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8007f8c:	b580      	push	{r7, lr}
 8007f8e:	b086      	sub	sp, #24
 8007f90:	af00      	add	r7, sp, #0
 8007f92:	4603      	mov	r3, r0
 8007f94:	60b9      	str	r1, [r7, #8]
 8007f96:	607a      	str	r2, [r7, #4]
 8007f98:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8007f9a:	f7ff ff63 	bl	8007e64 <__NVIC_GetPriorityGrouping>
 8007f9e:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8007fa0:	687a      	ldr	r2, [r7, #4]
 8007fa2:	68b9      	ldr	r1, [r7, #8]
 8007fa4:	6978      	ldr	r0, [r7, #20]
 8007fa6:	f7ff ffb3 	bl	8007f10 <NVIC_EncodePriority>
 8007faa:	4602      	mov	r2, r0
 8007fac:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8007fb0:	4611      	mov	r1, r2
 8007fb2:	4618      	mov	r0, r3
 8007fb4:	f7ff ff82 	bl	8007ebc <__NVIC_SetPriority>
}
 8007fb8:	bf00      	nop
 8007fba:	3718      	adds	r7, #24
 8007fbc:	46bd      	mov	sp, r7
 8007fbe:	bd80      	pop	{r7, pc}

08007fc0 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32h7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8007fc0:	b580      	push	{r7, lr}
 8007fc2:	b082      	sub	sp, #8
 8007fc4:	af00      	add	r7, sp, #0
 8007fc6:	4603      	mov	r3, r0
 8007fc8:	80fb      	strh	r3, [r7, #6]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8007fca:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8007fce:	4618      	mov	r0, r3
 8007fd0:	f7ff ff56 	bl	8007e80 <__NVIC_EnableIRQ>
}
 8007fd4:	bf00      	nop
 8007fd6:	3708      	adds	r7, #8
 8007fd8:	46bd      	mov	sp, r7
 8007fda:	bd80      	pop	{r7, pc}

08007fdc <HAL_MPU_Disable>:
/**
  * @brief  Disables the MPU
  * @retval None
  */
void HAL_MPU_Disable(void)
{
 8007fdc:	b480      	push	{r7}
 8007fde:	af00      	add	r7, sp, #0
  __ASM volatile ("dmb 0xF":::"memory");
 8007fe0:	f3bf 8f5f 	dmb	sy
}
 8007fe4:	bf00      	nop
  /* Make sure outstanding transfers are done */
  __DMB();

  /* Disable fault exceptions */
  SCB->SHCSR &= ~SCB_SHCSR_MEMFAULTENA_Msk;
 8007fe6:	4b07      	ldr	r3, [pc, #28]	@ (8008004 <HAL_MPU_Disable+0x28>)
 8007fe8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007fea:	4a06      	ldr	r2, [pc, #24]	@ (8008004 <HAL_MPU_Disable+0x28>)
 8007fec:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8007ff0:	6253      	str	r3, [r2, #36]	@ 0x24

  /* Disable the MPU and clear the control register*/
  MPU->CTRL = 0;
 8007ff2:	4b05      	ldr	r3, [pc, #20]	@ (8008008 <HAL_MPU_Disable+0x2c>)
 8007ff4:	2200      	movs	r2, #0
 8007ff6:	605a      	str	r2, [r3, #4]
}
 8007ff8:	bf00      	nop
 8007ffa:	46bd      	mov	sp, r7
 8007ffc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008000:	4770      	bx	lr
 8008002:	bf00      	nop
 8008004:	e000ed00 	.word	0xe000ed00
 8008008:	e000ed90 	.word	0xe000ed90

0800800c <HAL_MPU_Enable>:
  *            @arg MPU_PRIVILEGED_DEFAULT
  *            @arg MPU_HFNMI_PRIVDEF
  * @retval None
  */
void HAL_MPU_Enable(uint32_t MPU_Control)
{
 800800c:	b480      	push	{r7}
 800800e:	b083      	sub	sp, #12
 8008010:	af00      	add	r7, sp, #0
 8008012:	6078      	str	r0, [r7, #4]
  /* Enable the MPU */
  MPU->CTRL = MPU_Control | MPU_CTRL_ENABLE_Msk;
 8008014:	4a0b      	ldr	r2, [pc, #44]	@ (8008044 <HAL_MPU_Enable+0x38>)
 8008016:	687b      	ldr	r3, [r7, #4]
 8008018:	f043 0301 	orr.w	r3, r3, #1
 800801c:	6053      	str	r3, [r2, #4]

  /* Enable fault exceptions */
  SCB->SHCSR |= SCB_SHCSR_MEMFAULTENA_Msk;
 800801e:	4b0a      	ldr	r3, [pc, #40]	@ (8008048 <HAL_MPU_Enable+0x3c>)
 8008020:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008022:	4a09      	ldr	r2, [pc, #36]	@ (8008048 <HAL_MPU_Enable+0x3c>)
 8008024:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8008028:	6253      	str	r3, [r2, #36]	@ 0x24
  __ASM volatile ("dsb 0xF":::"memory");
 800802a:	f3bf 8f4f 	dsb	sy
}
 800802e:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8008030:	f3bf 8f6f 	isb	sy
}
 8008034:	bf00      	nop

  /* Ensure MPU setting take effects */
  __DSB();
  __ISB();
}
 8008036:	bf00      	nop
 8008038:	370c      	adds	r7, #12
 800803a:	46bd      	mov	sp, r7
 800803c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008040:	4770      	bx	lr
 8008042:	bf00      	nop
 8008044:	e000ed90 	.word	0xe000ed90
 8008048:	e000ed00 	.word	0xe000ed00

0800804c <HAL_MPU_ConfigRegion>:
  * @param MPU_Init Pointer to a MPU_Region_InitTypeDef structure that contains
  *                the initialization and configuration information.
  * @retval None
  */
void HAL_MPU_ConfigRegion(const MPU_Region_InitTypeDef *MPU_Init)
{
 800804c:	b480      	push	{r7}
 800804e:	b083      	sub	sp, #12
 8008050:	af00      	add	r7, sp, #0
 8008052:	6078      	str	r0, [r7, #4]
  assert_param(IS_MPU_ACCESS_BUFFERABLE(MPU_Init->IsBufferable));
  assert_param(IS_MPU_SUB_REGION_DISABLE(MPU_Init->SubRegionDisable));
  assert_param(IS_MPU_REGION_SIZE(MPU_Init->Size));

  /* Set the Region number */
  MPU->RNR = MPU_Init->Number;
 8008054:	687b      	ldr	r3, [r7, #4]
 8008056:	785a      	ldrb	r2, [r3, #1]
 8008058:	4b1b      	ldr	r3, [pc, #108]	@ (80080c8 <HAL_MPU_ConfigRegion+0x7c>)
 800805a:	609a      	str	r2, [r3, #8]

  /* Disable the Region */
  CLEAR_BIT(MPU->RASR, MPU_RASR_ENABLE_Msk);
 800805c:	4b1a      	ldr	r3, [pc, #104]	@ (80080c8 <HAL_MPU_ConfigRegion+0x7c>)
 800805e:	691b      	ldr	r3, [r3, #16]
 8008060:	4a19      	ldr	r2, [pc, #100]	@ (80080c8 <HAL_MPU_ConfigRegion+0x7c>)
 8008062:	f023 0301 	bic.w	r3, r3, #1
 8008066:	6113      	str	r3, [r2, #16]

  /* Apply configuration */
  MPU->RBAR = MPU_Init->BaseAddress;
 8008068:	4a17      	ldr	r2, [pc, #92]	@ (80080c8 <HAL_MPU_ConfigRegion+0x7c>)
 800806a:	687b      	ldr	r3, [r7, #4]
 800806c:	685b      	ldr	r3, [r3, #4]
 800806e:	60d3      	str	r3, [r2, #12]
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8008070:	687b      	ldr	r3, [r7, #4]
 8008072:	7b1b      	ldrb	r3, [r3, #12]
 8008074:	071a      	lsls	r2, r3, #28
              ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 8008076:	687b      	ldr	r3, [r7, #4]
 8008078:	7adb      	ldrb	r3, [r3, #11]
 800807a:	061b      	lsls	r3, r3, #24
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 800807c:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->TypeExtField            << MPU_RASR_TEX_Pos)  |
 800807e:	687b      	ldr	r3, [r7, #4]
 8008080:	7a9b      	ldrb	r3, [r3, #10]
 8008082:	04db      	lsls	r3, r3, #19
              ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 8008084:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsShareable             << MPU_RASR_S_Pos)    |
 8008086:	687b      	ldr	r3, [r7, #4]
 8008088:	7b5b      	ldrb	r3, [r3, #13]
 800808a:	049b      	lsls	r3, r3, #18
              ((uint32_t)MPU_Init->TypeExtField            << MPU_RASR_TEX_Pos)  |
 800808c:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsCacheable             << MPU_RASR_C_Pos)    |
 800808e:	687b      	ldr	r3, [r7, #4]
 8008090:	7b9b      	ldrb	r3, [r3, #14]
 8008092:	045b      	lsls	r3, r3, #17
              ((uint32_t)MPU_Init->IsShareable             << MPU_RASR_S_Pos)    |
 8008094:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsBufferable            << MPU_RASR_B_Pos)    |
 8008096:	687b      	ldr	r3, [r7, #4]
 8008098:	7bdb      	ldrb	r3, [r3, #15]
 800809a:	041b      	lsls	r3, r3, #16
              ((uint32_t)MPU_Init->IsCacheable             << MPU_RASR_C_Pos)    |
 800809c:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->SubRegionDisable        << MPU_RASR_SRD_Pos)  |
 800809e:	687b      	ldr	r3, [r7, #4]
 80080a0:	7a5b      	ldrb	r3, [r3, #9]
 80080a2:	021b      	lsls	r3, r3, #8
              ((uint32_t)MPU_Init->IsBufferable            << MPU_RASR_B_Pos)    |
 80080a4:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 80080a6:	687b      	ldr	r3, [r7, #4]
 80080a8:	7a1b      	ldrb	r3, [r3, #8]
 80080aa:	005b      	lsls	r3, r3, #1
              ((uint32_t)MPU_Init->SubRegionDisable        << MPU_RASR_SRD_Pos)  |
 80080ac:	4313      	orrs	r3, r2
              ((uint32_t)MPU_Init->Enable                  << MPU_RASR_ENABLE_Pos);
 80080ae:	687a      	ldr	r2, [r7, #4]
 80080b0:	7812      	ldrb	r2, [r2, #0]
 80080b2:	4611      	mov	r1, r2
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 80080b4:	4a04      	ldr	r2, [pc, #16]	@ (80080c8 <HAL_MPU_ConfigRegion+0x7c>)
              ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 80080b6:	430b      	orrs	r3, r1
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 80080b8:	6113      	str	r3, [r2, #16]
}
 80080ba:	bf00      	nop
 80080bc:	370c      	adds	r7, #12
 80080be:	46bd      	mov	sp, r7
 80080c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80080c4:	4770      	bx	lr
 80080c6:	bf00      	nop
 80080c8:	e000ed90 	.word	0xe000ed90

080080cc <HAL_DMA_Init>:
  * @param  hdma: Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 80080cc:	b580      	push	{r7, lr}
 80080ce:	b086      	sub	sp, #24
 80080d0:	af00      	add	r7, sp, #0
 80080d2:	6078      	str	r0, [r7, #4]
  uint32_t registerValue;
  uint32_t tickstart = HAL_GetTick();
 80080d4:	f7fd fe0c 	bl	8005cf0 <HAL_GetTick>
 80080d8:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs_dma;
  BDMA_Base_Registers *regs_bdma;

  /* Check the DMA peripheral handle */
  if(hdma == NULL)
 80080da:	687b      	ldr	r3, [r7, #4]
 80080dc:	2b00      	cmp	r3, #0
 80080de:	d101      	bne.n	80080e4 <HAL_DMA_Init+0x18>
  {
    return HAL_ERROR;
 80080e0:	2301      	movs	r3, #1
 80080e2:	e312      	b.n	800870a <HAL_DMA_Init+0x63e>
  assert_param(IS_DMA_PERIPHERAL_DATA_SIZE(hdma->Init.PeriphDataAlignment));
  assert_param(IS_DMA_MEMORY_DATA_SIZE(hdma->Init.MemDataAlignment));
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 80080e4:	687b      	ldr	r3, [r7, #4]
 80080e6:	681b      	ldr	r3, [r3, #0]
 80080e8:	4a66      	ldr	r2, [pc, #408]	@ (8008284 <HAL_DMA_Init+0x1b8>)
 80080ea:	4293      	cmp	r3, r2
 80080ec:	d04a      	beq.n	8008184 <HAL_DMA_Init+0xb8>
 80080ee:	687b      	ldr	r3, [r7, #4]
 80080f0:	681b      	ldr	r3, [r3, #0]
 80080f2:	4a65      	ldr	r2, [pc, #404]	@ (8008288 <HAL_DMA_Init+0x1bc>)
 80080f4:	4293      	cmp	r3, r2
 80080f6:	d045      	beq.n	8008184 <HAL_DMA_Init+0xb8>
 80080f8:	687b      	ldr	r3, [r7, #4]
 80080fa:	681b      	ldr	r3, [r3, #0]
 80080fc:	4a63      	ldr	r2, [pc, #396]	@ (800828c <HAL_DMA_Init+0x1c0>)
 80080fe:	4293      	cmp	r3, r2
 8008100:	d040      	beq.n	8008184 <HAL_DMA_Init+0xb8>
 8008102:	687b      	ldr	r3, [r7, #4]
 8008104:	681b      	ldr	r3, [r3, #0]
 8008106:	4a62      	ldr	r2, [pc, #392]	@ (8008290 <HAL_DMA_Init+0x1c4>)
 8008108:	4293      	cmp	r3, r2
 800810a:	d03b      	beq.n	8008184 <HAL_DMA_Init+0xb8>
 800810c:	687b      	ldr	r3, [r7, #4]
 800810e:	681b      	ldr	r3, [r3, #0]
 8008110:	4a60      	ldr	r2, [pc, #384]	@ (8008294 <HAL_DMA_Init+0x1c8>)
 8008112:	4293      	cmp	r3, r2
 8008114:	d036      	beq.n	8008184 <HAL_DMA_Init+0xb8>
 8008116:	687b      	ldr	r3, [r7, #4]
 8008118:	681b      	ldr	r3, [r3, #0]
 800811a:	4a5f      	ldr	r2, [pc, #380]	@ (8008298 <HAL_DMA_Init+0x1cc>)
 800811c:	4293      	cmp	r3, r2
 800811e:	d031      	beq.n	8008184 <HAL_DMA_Init+0xb8>
 8008120:	687b      	ldr	r3, [r7, #4]
 8008122:	681b      	ldr	r3, [r3, #0]
 8008124:	4a5d      	ldr	r2, [pc, #372]	@ (800829c <HAL_DMA_Init+0x1d0>)
 8008126:	4293      	cmp	r3, r2
 8008128:	d02c      	beq.n	8008184 <HAL_DMA_Init+0xb8>
 800812a:	687b      	ldr	r3, [r7, #4]
 800812c:	681b      	ldr	r3, [r3, #0]
 800812e:	4a5c      	ldr	r2, [pc, #368]	@ (80082a0 <HAL_DMA_Init+0x1d4>)
 8008130:	4293      	cmp	r3, r2
 8008132:	d027      	beq.n	8008184 <HAL_DMA_Init+0xb8>
 8008134:	687b      	ldr	r3, [r7, #4]
 8008136:	681b      	ldr	r3, [r3, #0]
 8008138:	4a5a      	ldr	r2, [pc, #360]	@ (80082a4 <HAL_DMA_Init+0x1d8>)
 800813a:	4293      	cmp	r3, r2
 800813c:	d022      	beq.n	8008184 <HAL_DMA_Init+0xb8>
 800813e:	687b      	ldr	r3, [r7, #4]
 8008140:	681b      	ldr	r3, [r3, #0]
 8008142:	4a59      	ldr	r2, [pc, #356]	@ (80082a8 <HAL_DMA_Init+0x1dc>)
 8008144:	4293      	cmp	r3, r2
 8008146:	d01d      	beq.n	8008184 <HAL_DMA_Init+0xb8>
 8008148:	687b      	ldr	r3, [r7, #4]
 800814a:	681b      	ldr	r3, [r3, #0]
 800814c:	4a57      	ldr	r2, [pc, #348]	@ (80082ac <HAL_DMA_Init+0x1e0>)
 800814e:	4293      	cmp	r3, r2
 8008150:	d018      	beq.n	8008184 <HAL_DMA_Init+0xb8>
 8008152:	687b      	ldr	r3, [r7, #4]
 8008154:	681b      	ldr	r3, [r3, #0]
 8008156:	4a56      	ldr	r2, [pc, #344]	@ (80082b0 <HAL_DMA_Init+0x1e4>)
 8008158:	4293      	cmp	r3, r2
 800815a:	d013      	beq.n	8008184 <HAL_DMA_Init+0xb8>
 800815c:	687b      	ldr	r3, [r7, #4]
 800815e:	681b      	ldr	r3, [r3, #0]
 8008160:	4a54      	ldr	r2, [pc, #336]	@ (80082b4 <HAL_DMA_Init+0x1e8>)
 8008162:	4293      	cmp	r3, r2
 8008164:	d00e      	beq.n	8008184 <HAL_DMA_Init+0xb8>
 8008166:	687b      	ldr	r3, [r7, #4]
 8008168:	681b      	ldr	r3, [r3, #0]
 800816a:	4a53      	ldr	r2, [pc, #332]	@ (80082b8 <HAL_DMA_Init+0x1ec>)
 800816c:	4293      	cmp	r3, r2
 800816e:	d009      	beq.n	8008184 <HAL_DMA_Init+0xb8>
 8008170:	687b      	ldr	r3, [r7, #4]
 8008172:	681b      	ldr	r3, [r3, #0]
 8008174:	4a51      	ldr	r2, [pc, #324]	@ (80082bc <HAL_DMA_Init+0x1f0>)
 8008176:	4293      	cmp	r3, r2
 8008178:	d004      	beq.n	8008184 <HAL_DMA_Init+0xb8>
 800817a:	687b      	ldr	r3, [r7, #4]
 800817c:	681b      	ldr	r3, [r3, #0]
 800817e:	4a50      	ldr	r2, [pc, #320]	@ (80082c0 <HAL_DMA_Init+0x1f4>)
 8008180:	4293      	cmp	r3, r2
 8008182:	d101      	bne.n	8008188 <HAL_DMA_Init+0xbc>
 8008184:	2301      	movs	r3, #1
 8008186:	e000      	b.n	800818a <HAL_DMA_Init+0xbe>
 8008188:	2300      	movs	r3, #0
 800818a:	2b00      	cmp	r3, #0
 800818c:	f000 813c 	beq.w	8008408 <HAL_DMA_Init+0x33c>
      assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
      assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
    }

    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8008190:	687b      	ldr	r3, [r7, #4]
 8008192:	2202      	movs	r2, #2
 8008194:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    /* Allocate lock resource */
    __HAL_UNLOCK(hdma);
 8008198:	687b      	ldr	r3, [r7, #4]
 800819a:	2200      	movs	r2, #0
 800819c:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 80081a0:	687b      	ldr	r3, [r7, #4]
 80081a2:	681b      	ldr	r3, [r3, #0]
 80081a4:	4a37      	ldr	r2, [pc, #220]	@ (8008284 <HAL_DMA_Init+0x1b8>)
 80081a6:	4293      	cmp	r3, r2
 80081a8:	d04a      	beq.n	8008240 <HAL_DMA_Init+0x174>
 80081aa:	687b      	ldr	r3, [r7, #4]
 80081ac:	681b      	ldr	r3, [r3, #0]
 80081ae:	4a36      	ldr	r2, [pc, #216]	@ (8008288 <HAL_DMA_Init+0x1bc>)
 80081b0:	4293      	cmp	r3, r2
 80081b2:	d045      	beq.n	8008240 <HAL_DMA_Init+0x174>
 80081b4:	687b      	ldr	r3, [r7, #4]
 80081b6:	681b      	ldr	r3, [r3, #0]
 80081b8:	4a34      	ldr	r2, [pc, #208]	@ (800828c <HAL_DMA_Init+0x1c0>)
 80081ba:	4293      	cmp	r3, r2
 80081bc:	d040      	beq.n	8008240 <HAL_DMA_Init+0x174>
 80081be:	687b      	ldr	r3, [r7, #4]
 80081c0:	681b      	ldr	r3, [r3, #0]
 80081c2:	4a33      	ldr	r2, [pc, #204]	@ (8008290 <HAL_DMA_Init+0x1c4>)
 80081c4:	4293      	cmp	r3, r2
 80081c6:	d03b      	beq.n	8008240 <HAL_DMA_Init+0x174>
 80081c8:	687b      	ldr	r3, [r7, #4]
 80081ca:	681b      	ldr	r3, [r3, #0]
 80081cc:	4a31      	ldr	r2, [pc, #196]	@ (8008294 <HAL_DMA_Init+0x1c8>)
 80081ce:	4293      	cmp	r3, r2
 80081d0:	d036      	beq.n	8008240 <HAL_DMA_Init+0x174>
 80081d2:	687b      	ldr	r3, [r7, #4]
 80081d4:	681b      	ldr	r3, [r3, #0]
 80081d6:	4a30      	ldr	r2, [pc, #192]	@ (8008298 <HAL_DMA_Init+0x1cc>)
 80081d8:	4293      	cmp	r3, r2
 80081da:	d031      	beq.n	8008240 <HAL_DMA_Init+0x174>
 80081dc:	687b      	ldr	r3, [r7, #4]
 80081de:	681b      	ldr	r3, [r3, #0]
 80081e0:	4a2e      	ldr	r2, [pc, #184]	@ (800829c <HAL_DMA_Init+0x1d0>)
 80081e2:	4293      	cmp	r3, r2
 80081e4:	d02c      	beq.n	8008240 <HAL_DMA_Init+0x174>
 80081e6:	687b      	ldr	r3, [r7, #4]
 80081e8:	681b      	ldr	r3, [r3, #0]
 80081ea:	4a2d      	ldr	r2, [pc, #180]	@ (80082a0 <HAL_DMA_Init+0x1d4>)
 80081ec:	4293      	cmp	r3, r2
 80081ee:	d027      	beq.n	8008240 <HAL_DMA_Init+0x174>
 80081f0:	687b      	ldr	r3, [r7, #4]
 80081f2:	681b      	ldr	r3, [r3, #0]
 80081f4:	4a2b      	ldr	r2, [pc, #172]	@ (80082a4 <HAL_DMA_Init+0x1d8>)
 80081f6:	4293      	cmp	r3, r2
 80081f8:	d022      	beq.n	8008240 <HAL_DMA_Init+0x174>
 80081fa:	687b      	ldr	r3, [r7, #4]
 80081fc:	681b      	ldr	r3, [r3, #0]
 80081fe:	4a2a      	ldr	r2, [pc, #168]	@ (80082a8 <HAL_DMA_Init+0x1dc>)
 8008200:	4293      	cmp	r3, r2
 8008202:	d01d      	beq.n	8008240 <HAL_DMA_Init+0x174>
 8008204:	687b      	ldr	r3, [r7, #4]
 8008206:	681b      	ldr	r3, [r3, #0]
 8008208:	4a28      	ldr	r2, [pc, #160]	@ (80082ac <HAL_DMA_Init+0x1e0>)
 800820a:	4293      	cmp	r3, r2
 800820c:	d018      	beq.n	8008240 <HAL_DMA_Init+0x174>
 800820e:	687b      	ldr	r3, [r7, #4]
 8008210:	681b      	ldr	r3, [r3, #0]
 8008212:	4a27      	ldr	r2, [pc, #156]	@ (80082b0 <HAL_DMA_Init+0x1e4>)
 8008214:	4293      	cmp	r3, r2
 8008216:	d013      	beq.n	8008240 <HAL_DMA_Init+0x174>
 8008218:	687b      	ldr	r3, [r7, #4]
 800821a:	681b      	ldr	r3, [r3, #0]
 800821c:	4a25      	ldr	r2, [pc, #148]	@ (80082b4 <HAL_DMA_Init+0x1e8>)
 800821e:	4293      	cmp	r3, r2
 8008220:	d00e      	beq.n	8008240 <HAL_DMA_Init+0x174>
 8008222:	687b      	ldr	r3, [r7, #4]
 8008224:	681b      	ldr	r3, [r3, #0]
 8008226:	4a24      	ldr	r2, [pc, #144]	@ (80082b8 <HAL_DMA_Init+0x1ec>)
 8008228:	4293      	cmp	r3, r2
 800822a:	d009      	beq.n	8008240 <HAL_DMA_Init+0x174>
 800822c:	687b      	ldr	r3, [r7, #4]
 800822e:	681b      	ldr	r3, [r3, #0]
 8008230:	4a22      	ldr	r2, [pc, #136]	@ (80082bc <HAL_DMA_Init+0x1f0>)
 8008232:	4293      	cmp	r3, r2
 8008234:	d004      	beq.n	8008240 <HAL_DMA_Init+0x174>
 8008236:	687b      	ldr	r3, [r7, #4]
 8008238:	681b      	ldr	r3, [r3, #0]
 800823a:	4a21      	ldr	r2, [pc, #132]	@ (80082c0 <HAL_DMA_Init+0x1f4>)
 800823c:	4293      	cmp	r3, r2
 800823e:	d108      	bne.n	8008252 <HAL_DMA_Init+0x186>
 8008240:	687b      	ldr	r3, [r7, #4]
 8008242:	681b      	ldr	r3, [r3, #0]
 8008244:	681a      	ldr	r2, [r3, #0]
 8008246:	687b      	ldr	r3, [r7, #4]
 8008248:	681b      	ldr	r3, [r3, #0]
 800824a:	f022 0201 	bic.w	r2, r2, #1
 800824e:	601a      	str	r2, [r3, #0]
 8008250:	e007      	b.n	8008262 <HAL_DMA_Init+0x196>
 8008252:	687b      	ldr	r3, [r7, #4]
 8008254:	681b      	ldr	r3, [r3, #0]
 8008256:	681a      	ldr	r2, [r3, #0]
 8008258:	687b      	ldr	r3, [r7, #4]
 800825a:	681b      	ldr	r3, [r3, #0]
 800825c:	f022 0201 	bic.w	r2, r2, #1
 8008260:	601a      	str	r2, [r3, #0]

    /* Check if the DMA Stream is effectively disabled */
    while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 8008262:	e02f      	b.n	80082c4 <HAL_DMA_Init+0x1f8>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8008264:	f7fd fd44 	bl	8005cf0 <HAL_GetTick>
 8008268:	4602      	mov	r2, r0
 800826a:	693b      	ldr	r3, [r7, #16]
 800826c:	1ad3      	subs	r3, r2, r3
 800826e:	2b05      	cmp	r3, #5
 8008270:	d928      	bls.n	80082c4 <HAL_DMA_Init+0x1f8>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8008272:	687b      	ldr	r3, [r7, #4]
 8008274:	2220      	movs	r2, #32
 8008276:	655a      	str	r2, [r3, #84]	@ 0x54

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_ERROR;
 8008278:	687b      	ldr	r3, [r7, #4]
 800827a:	2203      	movs	r2, #3
 800827c:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        return HAL_ERROR;
 8008280:	2301      	movs	r3, #1
 8008282:	e242      	b.n	800870a <HAL_DMA_Init+0x63e>
 8008284:	40020010 	.word	0x40020010
 8008288:	40020028 	.word	0x40020028
 800828c:	40020040 	.word	0x40020040
 8008290:	40020058 	.word	0x40020058
 8008294:	40020070 	.word	0x40020070
 8008298:	40020088 	.word	0x40020088
 800829c:	400200a0 	.word	0x400200a0
 80082a0:	400200b8 	.word	0x400200b8
 80082a4:	40020410 	.word	0x40020410
 80082a8:	40020428 	.word	0x40020428
 80082ac:	40020440 	.word	0x40020440
 80082b0:	40020458 	.word	0x40020458
 80082b4:	40020470 	.word	0x40020470
 80082b8:	40020488 	.word	0x40020488
 80082bc:	400204a0 	.word	0x400204a0
 80082c0:	400204b8 	.word	0x400204b8
    while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 80082c4:	687b      	ldr	r3, [r7, #4]
 80082c6:	681b      	ldr	r3, [r3, #0]
 80082c8:	681b      	ldr	r3, [r3, #0]
 80082ca:	f003 0301 	and.w	r3, r3, #1
 80082ce:	2b00      	cmp	r3, #0
 80082d0:	d1c8      	bne.n	8008264 <HAL_DMA_Init+0x198>
      }
    }

    /* Get the CR register value */
    registerValue = ((DMA_Stream_TypeDef   *)hdma->Instance)->CR;
 80082d2:	687b      	ldr	r3, [r7, #4]
 80082d4:	681b      	ldr	r3, [r3, #0]
 80082d6:	681b      	ldr	r3, [r3, #0]
 80082d8:	617b      	str	r3, [r7, #20]

    /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
    registerValue &= ((uint32_t)~(DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 80082da:	697a      	ldr	r2, [r7, #20]
 80082dc:	4b83      	ldr	r3, [pc, #524]	@ (80084ec <HAL_DMA_Init+0x420>)
 80082de:	4013      	ands	r3, r2
 80082e0:	617b      	str	r3, [r7, #20]
                        DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                        DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                        DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

    /* Prepare the DMA Stream configuration */
    registerValue |=  hdma->Init.Direction           |
 80082e2:	687b      	ldr	r3, [r7, #4]
 80082e4:	689a      	ldr	r2, [r3, #8]
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80082e6:	687b      	ldr	r3, [r7, #4]
 80082e8:	68db      	ldr	r3, [r3, #12]
    registerValue |=  hdma->Init.Direction           |
 80082ea:	431a      	orrs	r2, r3
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80082ec:	687b      	ldr	r3, [r7, #4]
 80082ee:	691b      	ldr	r3, [r3, #16]
 80082f0:	431a      	orrs	r2, r3
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80082f2:	687b      	ldr	r3, [r7, #4]
 80082f4:	695b      	ldr	r3, [r3, #20]
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80082f6:	431a      	orrs	r2, r3
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80082f8:	687b      	ldr	r3, [r7, #4]
 80082fa:	699b      	ldr	r3, [r3, #24]
 80082fc:	431a      	orrs	r2, r3
            hdma->Init.Mode                | hdma->Init.Priority;
 80082fe:	687b      	ldr	r3, [r7, #4]
 8008300:	69db      	ldr	r3, [r3, #28]
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8008302:	431a      	orrs	r2, r3
            hdma->Init.Mode                | hdma->Init.Priority;
 8008304:	687b      	ldr	r3, [r7, #4]
 8008306:	6a1b      	ldr	r3, [r3, #32]
 8008308:	4313      	orrs	r3, r2
    registerValue |=  hdma->Init.Direction           |
 800830a:	697a      	ldr	r2, [r7, #20]
 800830c:	4313      	orrs	r3, r2
 800830e:	617b      	str	r3, [r7, #20]

    /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
    if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8008310:	687b      	ldr	r3, [r7, #4]
 8008312:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008314:	2b04      	cmp	r3, #4
 8008316:	d107      	bne.n	8008328 <HAL_DMA_Init+0x25c>
    {
      /* Get memory burst and peripheral burst */
      registerValue |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8008318:	687b      	ldr	r3, [r7, #4]
 800831a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800831c:	687b      	ldr	r3, [r7, #4]
 800831e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008320:	4313      	orrs	r3, r2
 8008322:	697a      	ldr	r2, [r7, #20]
 8008324:	4313      	orrs	r3, r2
 8008326:	617b      	str	r3, [r7, #20]
                                    lock when transferring data to/from USART/UART */
#if (STM32H7_DEV_ID == 0x450UL)
    if((DBGMCU->IDCODE & 0xFFFF0000U) >= 0x20000000U)
    {
#endif /* STM32H7_DEV_ID == 0x450UL */
      if(IS_DMA_UART_USART_REQUEST(hdma->Init.Request) != 0U)
 8008328:	687b      	ldr	r3, [r7, #4]
 800832a:	685b      	ldr	r3, [r3, #4]
 800832c:	2b28      	cmp	r3, #40	@ 0x28
 800832e:	d903      	bls.n	8008338 <HAL_DMA_Init+0x26c>
 8008330:	687b      	ldr	r3, [r7, #4]
 8008332:	685b      	ldr	r3, [r3, #4]
 8008334:	2b2e      	cmp	r3, #46	@ 0x2e
 8008336:	d91f      	bls.n	8008378 <HAL_DMA_Init+0x2ac>
 8008338:	687b      	ldr	r3, [r7, #4]
 800833a:	685b      	ldr	r3, [r3, #4]
 800833c:	2b3e      	cmp	r3, #62	@ 0x3e
 800833e:	d903      	bls.n	8008348 <HAL_DMA_Init+0x27c>
 8008340:	687b      	ldr	r3, [r7, #4]
 8008342:	685b      	ldr	r3, [r3, #4]
 8008344:	2b42      	cmp	r3, #66	@ 0x42
 8008346:	d917      	bls.n	8008378 <HAL_DMA_Init+0x2ac>
 8008348:	687b      	ldr	r3, [r7, #4]
 800834a:	685b      	ldr	r3, [r3, #4]
 800834c:	2b46      	cmp	r3, #70	@ 0x46
 800834e:	d903      	bls.n	8008358 <HAL_DMA_Init+0x28c>
 8008350:	687b      	ldr	r3, [r7, #4]
 8008352:	685b      	ldr	r3, [r3, #4]
 8008354:	2b48      	cmp	r3, #72	@ 0x48
 8008356:	d90f      	bls.n	8008378 <HAL_DMA_Init+0x2ac>
 8008358:	687b      	ldr	r3, [r7, #4]
 800835a:	685b      	ldr	r3, [r3, #4]
 800835c:	2b4e      	cmp	r3, #78	@ 0x4e
 800835e:	d903      	bls.n	8008368 <HAL_DMA_Init+0x29c>
 8008360:	687b      	ldr	r3, [r7, #4]
 8008362:	685b      	ldr	r3, [r3, #4]
 8008364:	2b52      	cmp	r3, #82	@ 0x52
 8008366:	d907      	bls.n	8008378 <HAL_DMA_Init+0x2ac>
 8008368:	687b      	ldr	r3, [r7, #4]
 800836a:	685b      	ldr	r3, [r3, #4]
 800836c:	2b73      	cmp	r3, #115	@ 0x73
 800836e:	d905      	bls.n	800837c <HAL_DMA_Init+0x2b0>
 8008370:	687b      	ldr	r3, [r7, #4]
 8008372:	685b      	ldr	r3, [r3, #4]
 8008374:	2b77      	cmp	r3, #119	@ 0x77
 8008376:	d801      	bhi.n	800837c <HAL_DMA_Init+0x2b0>
 8008378:	2301      	movs	r3, #1
 800837a:	e000      	b.n	800837e <HAL_DMA_Init+0x2b2>
 800837c:	2300      	movs	r3, #0
 800837e:	2b00      	cmp	r3, #0
 8008380:	d003      	beq.n	800838a <HAL_DMA_Init+0x2be>
      {
        registerValue |= DMA_SxCR_TRBUFF;
 8008382:	697b      	ldr	r3, [r7, #20]
 8008384:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8008388:	617b      	str	r3, [r7, #20]
#if (STM32H7_DEV_ID == 0x450UL)
    }
#endif /* STM32H7_DEV_ID == 0x450UL */

    /* Write to DMA Stream CR register */
    ((DMA_Stream_TypeDef   *)hdma->Instance)->CR = registerValue;
 800838a:	687b      	ldr	r3, [r7, #4]
 800838c:	681b      	ldr	r3, [r3, #0]
 800838e:	697a      	ldr	r2, [r7, #20]
 8008390:	601a      	str	r2, [r3, #0]

    /* Get the FCR register value */
    registerValue = ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR;
 8008392:	687b      	ldr	r3, [r7, #4]
 8008394:	681b      	ldr	r3, [r3, #0]
 8008396:	695b      	ldr	r3, [r3, #20]
 8008398:	617b      	str	r3, [r7, #20]

    /* Clear Direct mode and FIFO threshold bits */
    registerValue &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 800839a:	697b      	ldr	r3, [r7, #20]
 800839c:	f023 0307 	bic.w	r3, r3, #7
 80083a0:	617b      	str	r3, [r7, #20]

    /* Prepare the DMA Stream FIFO configuration */
    registerValue |= hdma->Init.FIFOMode;
 80083a2:	687b      	ldr	r3, [r7, #4]
 80083a4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80083a6:	697a      	ldr	r2, [r7, #20]
 80083a8:	4313      	orrs	r3, r2
 80083aa:	617b      	str	r3, [r7, #20]

    /* the FIFO threshold is not used when the FIFO mode is disabled */
    if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80083ac:	687b      	ldr	r3, [r7, #4]
 80083ae:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80083b0:	2b04      	cmp	r3, #4
 80083b2:	d117      	bne.n	80083e4 <HAL_DMA_Init+0x318>
    {
      /* Get the FIFO threshold */
      registerValue |= hdma->Init.FIFOThreshold;
 80083b4:	687b      	ldr	r3, [r7, #4]
 80083b6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80083b8:	697a      	ldr	r2, [r7, #20]
 80083ba:	4313      	orrs	r3, r2
 80083bc:	617b      	str	r3, [r7, #20]

      /* Check compatibility between FIFO threshold level and size of the memory burst */
      /* for INCR4, INCR8, INCR16 */
      if(hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 80083be:	687b      	ldr	r3, [r7, #4]
 80083c0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80083c2:	2b00      	cmp	r3, #0
 80083c4:	d00e      	beq.n	80083e4 <HAL_DMA_Init+0x318>
      {
        if (DMA_CheckFifoParam(hdma) != HAL_OK)
 80083c6:	6878      	ldr	r0, [r7, #4]
 80083c8:	f002 fb2e 	bl	800aa28 <DMA_CheckFifoParam>
 80083cc:	4603      	mov	r3, r0
 80083ce:	2b00      	cmp	r3, #0
 80083d0:	d008      	beq.n	80083e4 <HAL_DMA_Init+0x318>
        {
          /* Update error code */
          hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 80083d2:	687b      	ldr	r3, [r7, #4]
 80083d4:	2240      	movs	r2, #64	@ 0x40
 80083d6:	655a      	str	r2, [r3, #84]	@ 0x54

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 80083d8:	687b      	ldr	r3, [r7, #4]
 80083da:	2201      	movs	r2, #1
 80083dc:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          return HAL_ERROR;
 80083e0:	2301      	movs	r3, #1
 80083e2:	e192      	b.n	800870a <HAL_DMA_Init+0x63e>
        }
      }
    }

    /* Write to DMA Stream FCR */
    ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR = registerValue;
 80083e4:	687b      	ldr	r3, [r7, #4]
 80083e6:	681b      	ldr	r3, [r3, #0]
 80083e8:	697a      	ldr	r2, [r7, #20]
 80083ea:	615a      	str	r2, [r3, #20]

    /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
       DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
    regs_dma = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 80083ec:	6878      	ldr	r0, [r7, #4]
 80083ee:	f002 fa69 	bl	800a8c4 <DMA_CalcBaseAndBitshift>
 80083f2:	4603      	mov	r3, r0
 80083f4:	60bb      	str	r3, [r7, #8]

    /* Clear all interrupt flags */
    regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 80083f6:	687b      	ldr	r3, [r7, #4]
 80083f8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80083fa:	f003 031f 	and.w	r3, r3, #31
 80083fe:	223f      	movs	r2, #63	@ 0x3f
 8008400:	409a      	lsls	r2, r3
 8008402:	68bb      	ldr	r3, [r7, #8]
 8008404:	609a      	str	r2, [r3, #8]
 8008406:	e0c8      	b.n	800859a <HAL_DMA_Init+0x4ce>
  }
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U) /* BDMA instance(s) */
 8008408:	687b      	ldr	r3, [r7, #4]
 800840a:	681b      	ldr	r3, [r3, #0]
 800840c:	4a38      	ldr	r2, [pc, #224]	@ (80084f0 <HAL_DMA_Init+0x424>)
 800840e:	4293      	cmp	r3, r2
 8008410:	d022      	beq.n	8008458 <HAL_DMA_Init+0x38c>
 8008412:	687b      	ldr	r3, [r7, #4]
 8008414:	681b      	ldr	r3, [r3, #0]
 8008416:	4a37      	ldr	r2, [pc, #220]	@ (80084f4 <HAL_DMA_Init+0x428>)
 8008418:	4293      	cmp	r3, r2
 800841a:	d01d      	beq.n	8008458 <HAL_DMA_Init+0x38c>
 800841c:	687b      	ldr	r3, [r7, #4]
 800841e:	681b      	ldr	r3, [r3, #0]
 8008420:	4a35      	ldr	r2, [pc, #212]	@ (80084f8 <HAL_DMA_Init+0x42c>)
 8008422:	4293      	cmp	r3, r2
 8008424:	d018      	beq.n	8008458 <HAL_DMA_Init+0x38c>
 8008426:	687b      	ldr	r3, [r7, #4]
 8008428:	681b      	ldr	r3, [r3, #0]
 800842a:	4a34      	ldr	r2, [pc, #208]	@ (80084fc <HAL_DMA_Init+0x430>)
 800842c:	4293      	cmp	r3, r2
 800842e:	d013      	beq.n	8008458 <HAL_DMA_Init+0x38c>
 8008430:	687b      	ldr	r3, [r7, #4]
 8008432:	681b      	ldr	r3, [r3, #0]
 8008434:	4a32      	ldr	r2, [pc, #200]	@ (8008500 <HAL_DMA_Init+0x434>)
 8008436:	4293      	cmp	r3, r2
 8008438:	d00e      	beq.n	8008458 <HAL_DMA_Init+0x38c>
 800843a:	687b      	ldr	r3, [r7, #4]
 800843c:	681b      	ldr	r3, [r3, #0]
 800843e:	4a31      	ldr	r2, [pc, #196]	@ (8008504 <HAL_DMA_Init+0x438>)
 8008440:	4293      	cmp	r3, r2
 8008442:	d009      	beq.n	8008458 <HAL_DMA_Init+0x38c>
 8008444:	687b      	ldr	r3, [r7, #4]
 8008446:	681b      	ldr	r3, [r3, #0]
 8008448:	4a2f      	ldr	r2, [pc, #188]	@ (8008508 <HAL_DMA_Init+0x43c>)
 800844a:	4293      	cmp	r3, r2
 800844c:	d004      	beq.n	8008458 <HAL_DMA_Init+0x38c>
 800844e:	687b      	ldr	r3, [r7, #4]
 8008450:	681b      	ldr	r3, [r3, #0]
 8008452:	4a2e      	ldr	r2, [pc, #184]	@ (800850c <HAL_DMA_Init+0x440>)
 8008454:	4293      	cmp	r3, r2
 8008456:	d101      	bne.n	800845c <HAL_DMA_Init+0x390>
 8008458:	2301      	movs	r3, #1
 800845a:	e000      	b.n	800845e <HAL_DMA_Init+0x392>
 800845c:	2300      	movs	r3, #0
 800845e:	2b00      	cmp	r3, #0
 8008460:	f000 8092 	beq.w	8008588 <HAL_DMA_Init+0x4bc>
  {
    if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 8008464:	687b      	ldr	r3, [r7, #4]
 8008466:	681b      	ldr	r3, [r3, #0]
 8008468:	4a21      	ldr	r2, [pc, #132]	@ (80084f0 <HAL_DMA_Init+0x424>)
 800846a:	4293      	cmp	r3, r2
 800846c:	d021      	beq.n	80084b2 <HAL_DMA_Init+0x3e6>
 800846e:	687b      	ldr	r3, [r7, #4]
 8008470:	681b      	ldr	r3, [r3, #0]
 8008472:	4a20      	ldr	r2, [pc, #128]	@ (80084f4 <HAL_DMA_Init+0x428>)
 8008474:	4293      	cmp	r3, r2
 8008476:	d01c      	beq.n	80084b2 <HAL_DMA_Init+0x3e6>
 8008478:	687b      	ldr	r3, [r7, #4]
 800847a:	681b      	ldr	r3, [r3, #0]
 800847c:	4a1e      	ldr	r2, [pc, #120]	@ (80084f8 <HAL_DMA_Init+0x42c>)
 800847e:	4293      	cmp	r3, r2
 8008480:	d017      	beq.n	80084b2 <HAL_DMA_Init+0x3e6>
 8008482:	687b      	ldr	r3, [r7, #4]
 8008484:	681b      	ldr	r3, [r3, #0]
 8008486:	4a1d      	ldr	r2, [pc, #116]	@ (80084fc <HAL_DMA_Init+0x430>)
 8008488:	4293      	cmp	r3, r2
 800848a:	d012      	beq.n	80084b2 <HAL_DMA_Init+0x3e6>
 800848c:	687b      	ldr	r3, [r7, #4]
 800848e:	681b      	ldr	r3, [r3, #0]
 8008490:	4a1b      	ldr	r2, [pc, #108]	@ (8008500 <HAL_DMA_Init+0x434>)
 8008492:	4293      	cmp	r3, r2
 8008494:	d00d      	beq.n	80084b2 <HAL_DMA_Init+0x3e6>
 8008496:	687b      	ldr	r3, [r7, #4]
 8008498:	681b      	ldr	r3, [r3, #0]
 800849a:	4a1a      	ldr	r2, [pc, #104]	@ (8008504 <HAL_DMA_Init+0x438>)
 800849c:	4293      	cmp	r3, r2
 800849e:	d008      	beq.n	80084b2 <HAL_DMA_Init+0x3e6>
 80084a0:	687b      	ldr	r3, [r7, #4]
 80084a2:	681b      	ldr	r3, [r3, #0]
 80084a4:	4a18      	ldr	r2, [pc, #96]	@ (8008508 <HAL_DMA_Init+0x43c>)
 80084a6:	4293      	cmp	r3, r2
 80084a8:	d003      	beq.n	80084b2 <HAL_DMA_Init+0x3e6>
 80084aa:	687b      	ldr	r3, [r7, #4]
 80084ac:	681b      	ldr	r3, [r3, #0]
 80084ae:	4a17      	ldr	r2, [pc, #92]	@ (800850c <HAL_DMA_Init+0x440>)
 80084b0:	4293      	cmp	r3, r2
      /* Check the request parameter */
      assert_param(IS_BDMA_REQUEST(hdma->Init.Request));
    }

    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 80084b2:	687b      	ldr	r3, [r7, #4]
 80084b4:	2202      	movs	r2, #2
 80084b6:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    /* Allocate lock resource */
    __HAL_UNLOCK(hdma);
 80084ba:	687b      	ldr	r3, [r7, #4]
 80084bc:	2200      	movs	r2, #0
 80084be:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    /* Get the CR register value */
    registerValue = ((BDMA_Channel_TypeDef *)hdma->Instance)->CCR;
 80084c2:	687b      	ldr	r3, [r7, #4]
 80084c4:	681b      	ldr	r3, [r3, #0]
 80084c6:	681b      	ldr	r3, [r3, #0]
 80084c8:	617b      	str	r3, [r7, #20]

    /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, MEM2MEM, DBM and CT bits */
    registerValue &= ((uint32_t)~(BDMA_CCR_PL    | BDMA_CCR_MSIZE   | BDMA_CCR_PSIZE  | \
 80084ca:	697a      	ldr	r2, [r7, #20]
 80084cc:	4b10      	ldr	r3, [pc, #64]	@ (8008510 <HAL_DMA_Init+0x444>)
 80084ce:	4013      	ands	r3, r2
 80084d0:	617b      	str	r3, [r7, #20]
                                  BDMA_CCR_MINC  | BDMA_CCR_PINC    | BDMA_CCR_CIRC   | \
                                  BDMA_CCR_DIR   | BDMA_CCR_MEM2MEM | BDMA_CCR_DBM    | \
                                  BDMA_CCR_CT));

    /* Prepare the DMA Channel configuration */
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 80084d2:	687b      	ldr	r3, [r7, #4]
 80084d4:	689b      	ldr	r3, [r3, #8]
 80084d6:	2b40      	cmp	r3, #64	@ 0x40
 80084d8:	d01c      	beq.n	8008514 <HAL_DMA_Init+0x448>
 80084da:	687b      	ldr	r3, [r7, #4]
 80084dc:	689b      	ldr	r3, [r3, #8]
 80084de:	2b80      	cmp	r3, #128	@ 0x80
 80084e0:	d102      	bne.n	80084e8 <HAL_DMA_Init+0x41c>
 80084e2:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 80084e6:	e016      	b.n	8008516 <HAL_DMA_Init+0x44a>
 80084e8:	2300      	movs	r3, #0
 80084ea:	e014      	b.n	8008516 <HAL_DMA_Init+0x44a>
 80084ec:	fe10803f 	.word	0xfe10803f
 80084f0:	58025408 	.word	0x58025408
 80084f4:	5802541c 	.word	0x5802541c
 80084f8:	58025430 	.word	0x58025430
 80084fc:	58025444 	.word	0x58025444
 8008500:	58025458 	.word	0x58025458
 8008504:	5802546c 	.word	0x5802546c
 8008508:	58025480 	.word	0x58025480
 800850c:	58025494 	.word	0x58025494
 8008510:	fffe000f 	.word	0xfffe000f
 8008514:	2310      	movs	r3, #16
                      DMA_TO_BDMA_PERIPHERAL_INC(hdma->Init.PeriphInc)       |
 8008516:	687a      	ldr	r2, [r7, #4]
 8008518:	68d2      	ldr	r2, [r2, #12]
 800851a:	08d2      	lsrs	r2, r2, #3
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 800851c:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_MEMORY_INC(hdma->Init.MemInc)              |
 800851e:	687b      	ldr	r3, [r7, #4]
 8008520:	691b      	ldr	r3, [r3, #16]
 8008522:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_PERIPHERAL_INC(hdma->Init.PeriphInc)       |
 8008524:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_PDATA_SIZE(hdma->Init.PeriphDataAlignment) |
 8008526:	687b      	ldr	r3, [r7, #4]
 8008528:	695b      	ldr	r3, [r3, #20]
 800852a:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_MEMORY_INC(hdma->Init.MemInc)              |
 800852c:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_MDATA_SIZE(hdma->Init.MemDataAlignment)    |
 800852e:	687b      	ldr	r3, [r7, #4]
 8008530:	699b      	ldr	r3, [r3, #24]
 8008532:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_PDATA_SIZE(hdma->Init.PeriphDataAlignment) |
 8008534:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_MODE(hdma->Init.Mode)                      |
 8008536:	687b      	ldr	r3, [r7, #4]
 8008538:	69db      	ldr	r3, [r3, #28]
 800853a:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_MDATA_SIZE(hdma->Init.MemDataAlignment)    |
 800853c:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_PRIORITY(hdma->Init.Priority);
 800853e:	687b      	ldr	r3, [r7, #4]
 8008540:	6a1b      	ldr	r3, [r3, #32]
 8008542:	091b      	lsrs	r3, r3, #4
                      DMA_TO_BDMA_MODE(hdma->Init.Mode)                      |
 8008544:	4313      	orrs	r3, r2
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 8008546:	697a      	ldr	r2, [r7, #20]
 8008548:	4313      	orrs	r3, r2
 800854a:	617b      	str	r3, [r7, #20]

    /* Write to DMA Channel CR register */
    ((BDMA_Channel_TypeDef *)hdma->Instance)->CCR = registerValue;
 800854c:	687b      	ldr	r3, [r7, #4]
 800854e:	681b      	ldr	r3, [r3, #0]
 8008550:	697a      	ldr	r2, [r7, #20]
 8008552:	601a      	str	r2, [r3, #0]

    /* calculation of the channel index */
    hdma->StreamIndex = (((uint32_t)((uint32_t*)hdma->Instance) - (uint32_t)BDMA_Channel0) / ((uint32_t)BDMA_Channel1 - (uint32_t)BDMA_Channel0)) << 2U;
 8008554:	687b      	ldr	r3, [r7, #4]
 8008556:	681b      	ldr	r3, [r3, #0]
 8008558:	461a      	mov	r2, r3
 800855a:	4b6e      	ldr	r3, [pc, #440]	@ (8008714 <HAL_DMA_Init+0x648>)
 800855c:	4413      	add	r3, r2
 800855e:	4a6e      	ldr	r2, [pc, #440]	@ (8008718 <HAL_DMA_Init+0x64c>)
 8008560:	fba2 2303 	umull	r2, r3, r2, r3
 8008564:	091b      	lsrs	r3, r3, #4
 8008566:	009a      	lsls	r2, r3, #2
 8008568:	687b      	ldr	r3, [r7, #4]
 800856a:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
    DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
    regs_bdma = (BDMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 800856c:	6878      	ldr	r0, [r7, #4]
 800856e:	f002 f9a9 	bl	800a8c4 <DMA_CalcBaseAndBitshift>
 8008572:	4603      	mov	r3, r0
 8008574:	60fb      	str	r3, [r7, #12]

    /* Clear all interrupt flags */
    regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 8008576:	687b      	ldr	r3, [r7, #4]
 8008578:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800857a:	f003 031f 	and.w	r3, r3, #31
 800857e:	2201      	movs	r2, #1
 8008580:	409a      	lsls	r2, r3
 8008582:	68fb      	ldr	r3, [r7, #12]
 8008584:	605a      	str	r2, [r3, #4]
 8008586:	e008      	b.n	800859a <HAL_DMA_Init+0x4ce>
  }
  else
  {
    hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8008588:	687b      	ldr	r3, [r7, #4]
 800858a:	2240      	movs	r2, #64	@ 0x40
 800858c:	655a      	str	r2, [r3, #84]	@ 0x54
    hdma->State     = HAL_DMA_STATE_ERROR;
 800858e:	687b      	ldr	r3, [r7, #4]
 8008590:	2203      	movs	r2, #3
 8008592:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    return HAL_ERROR;
 8008596:	2301      	movs	r3, #1
 8008598:	e0b7      	b.n	800870a <HAL_DMA_Init+0x63e>
  }

  if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 800859a:	687b      	ldr	r3, [r7, #4]
 800859c:	681b      	ldr	r3, [r3, #0]
 800859e:	4a5f      	ldr	r2, [pc, #380]	@ (800871c <HAL_DMA_Init+0x650>)
 80085a0:	4293      	cmp	r3, r2
 80085a2:	d072      	beq.n	800868a <HAL_DMA_Init+0x5be>
 80085a4:	687b      	ldr	r3, [r7, #4]
 80085a6:	681b      	ldr	r3, [r3, #0]
 80085a8:	4a5d      	ldr	r2, [pc, #372]	@ (8008720 <HAL_DMA_Init+0x654>)
 80085aa:	4293      	cmp	r3, r2
 80085ac:	d06d      	beq.n	800868a <HAL_DMA_Init+0x5be>
 80085ae:	687b      	ldr	r3, [r7, #4]
 80085b0:	681b      	ldr	r3, [r3, #0]
 80085b2:	4a5c      	ldr	r2, [pc, #368]	@ (8008724 <HAL_DMA_Init+0x658>)
 80085b4:	4293      	cmp	r3, r2
 80085b6:	d068      	beq.n	800868a <HAL_DMA_Init+0x5be>
 80085b8:	687b      	ldr	r3, [r7, #4]
 80085ba:	681b      	ldr	r3, [r3, #0]
 80085bc:	4a5a      	ldr	r2, [pc, #360]	@ (8008728 <HAL_DMA_Init+0x65c>)
 80085be:	4293      	cmp	r3, r2
 80085c0:	d063      	beq.n	800868a <HAL_DMA_Init+0x5be>
 80085c2:	687b      	ldr	r3, [r7, #4]
 80085c4:	681b      	ldr	r3, [r3, #0]
 80085c6:	4a59      	ldr	r2, [pc, #356]	@ (800872c <HAL_DMA_Init+0x660>)
 80085c8:	4293      	cmp	r3, r2
 80085ca:	d05e      	beq.n	800868a <HAL_DMA_Init+0x5be>
 80085cc:	687b      	ldr	r3, [r7, #4]
 80085ce:	681b      	ldr	r3, [r3, #0]
 80085d0:	4a57      	ldr	r2, [pc, #348]	@ (8008730 <HAL_DMA_Init+0x664>)
 80085d2:	4293      	cmp	r3, r2
 80085d4:	d059      	beq.n	800868a <HAL_DMA_Init+0x5be>
 80085d6:	687b      	ldr	r3, [r7, #4]
 80085d8:	681b      	ldr	r3, [r3, #0]
 80085da:	4a56      	ldr	r2, [pc, #344]	@ (8008734 <HAL_DMA_Init+0x668>)
 80085dc:	4293      	cmp	r3, r2
 80085de:	d054      	beq.n	800868a <HAL_DMA_Init+0x5be>
 80085e0:	687b      	ldr	r3, [r7, #4]
 80085e2:	681b      	ldr	r3, [r3, #0]
 80085e4:	4a54      	ldr	r2, [pc, #336]	@ (8008738 <HAL_DMA_Init+0x66c>)
 80085e6:	4293      	cmp	r3, r2
 80085e8:	d04f      	beq.n	800868a <HAL_DMA_Init+0x5be>
 80085ea:	687b      	ldr	r3, [r7, #4]
 80085ec:	681b      	ldr	r3, [r3, #0]
 80085ee:	4a53      	ldr	r2, [pc, #332]	@ (800873c <HAL_DMA_Init+0x670>)
 80085f0:	4293      	cmp	r3, r2
 80085f2:	d04a      	beq.n	800868a <HAL_DMA_Init+0x5be>
 80085f4:	687b      	ldr	r3, [r7, #4]
 80085f6:	681b      	ldr	r3, [r3, #0]
 80085f8:	4a51      	ldr	r2, [pc, #324]	@ (8008740 <HAL_DMA_Init+0x674>)
 80085fa:	4293      	cmp	r3, r2
 80085fc:	d045      	beq.n	800868a <HAL_DMA_Init+0x5be>
 80085fe:	687b      	ldr	r3, [r7, #4]
 8008600:	681b      	ldr	r3, [r3, #0]
 8008602:	4a50      	ldr	r2, [pc, #320]	@ (8008744 <HAL_DMA_Init+0x678>)
 8008604:	4293      	cmp	r3, r2
 8008606:	d040      	beq.n	800868a <HAL_DMA_Init+0x5be>
 8008608:	687b      	ldr	r3, [r7, #4]
 800860a:	681b      	ldr	r3, [r3, #0]
 800860c:	4a4e      	ldr	r2, [pc, #312]	@ (8008748 <HAL_DMA_Init+0x67c>)
 800860e:	4293      	cmp	r3, r2
 8008610:	d03b      	beq.n	800868a <HAL_DMA_Init+0x5be>
 8008612:	687b      	ldr	r3, [r7, #4]
 8008614:	681b      	ldr	r3, [r3, #0]
 8008616:	4a4d      	ldr	r2, [pc, #308]	@ (800874c <HAL_DMA_Init+0x680>)
 8008618:	4293      	cmp	r3, r2
 800861a:	d036      	beq.n	800868a <HAL_DMA_Init+0x5be>
 800861c:	687b      	ldr	r3, [r7, #4]
 800861e:	681b      	ldr	r3, [r3, #0]
 8008620:	4a4b      	ldr	r2, [pc, #300]	@ (8008750 <HAL_DMA_Init+0x684>)
 8008622:	4293      	cmp	r3, r2
 8008624:	d031      	beq.n	800868a <HAL_DMA_Init+0x5be>
 8008626:	687b      	ldr	r3, [r7, #4]
 8008628:	681b      	ldr	r3, [r3, #0]
 800862a:	4a4a      	ldr	r2, [pc, #296]	@ (8008754 <HAL_DMA_Init+0x688>)
 800862c:	4293      	cmp	r3, r2
 800862e:	d02c      	beq.n	800868a <HAL_DMA_Init+0x5be>
 8008630:	687b      	ldr	r3, [r7, #4]
 8008632:	681b      	ldr	r3, [r3, #0]
 8008634:	4a48      	ldr	r2, [pc, #288]	@ (8008758 <HAL_DMA_Init+0x68c>)
 8008636:	4293      	cmp	r3, r2
 8008638:	d027      	beq.n	800868a <HAL_DMA_Init+0x5be>
 800863a:	687b      	ldr	r3, [r7, #4]
 800863c:	681b      	ldr	r3, [r3, #0]
 800863e:	4a47      	ldr	r2, [pc, #284]	@ (800875c <HAL_DMA_Init+0x690>)
 8008640:	4293      	cmp	r3, r2
 8008642:	d022      	beq.n	800868a <HAL_DMA_Init+0x5be>
 8008644:	687b      	ldr	r3, [r7, #4]
 8008646:	681b      	ldr	r3, [r3, #0]
 8008648:	4a45      	ldr	r2, [pc, #276]	@ (8008760 <HAL_DMA_Init+0x694>)
 800864a:	4293      	cmp	r3, r2
 800864c:	d01d      	beq.n	800868a <HAL_DMA_Init+0x5be>
 800864e:	687b      	ldr	r3, [r7, #4]
 8008650:	681b      	ldr	r3, [r3, #0]
 8008652:	4a44      	ldr	r2, [pc, #272]	@ (8008764 <HAL_DMA_Init+0x698>)
 8008654:	4293      	cmp	r3, r2
 8008656:	d018      	beq.n	800868a <HAL_DMA_Init+0x5be>
 8008658:	687b      	ldr	r3, [r7, #4]
 800865a:	681b      	ldr	r3, [r3, #0]
 800865c:	4a42      	ldr	r2, [pc, #264]	@ (8008768 <HAL_DMA_Init+0x69c>)
 800865e:	4293      	cmp	r3, r2
 8008660:	d013      	beq.n	800868a <HAL_DMA_Init+0x5be>
 8008662:	687b      	ldr	r3, [r7, #4]
 8008664:	681b      	ldr	r3, [r3, #0]
 8008666:	4a41      	ldr	r2, [pc, #260]	@ (800876c <HAL_DMA_Init+0x6a0>)
 8008668:	4293      	cmp	r3, r2
 800866a:	d00e      	beq.n	800868a <HAL_DMA_Init+0x5be>
 800866c:	687b      	ldr	r3, [r7, #4]
 800866e:	681b      	ldr	r3, [r3, #0]
 8008670:	4a3f      	ldr	r2, [pc, #252]	@ (8008770 <HAL_DMA_Init+0x6a4>)
 8008672:	4293      	cmp	r3, r2
 8008674:	d009      	beq.n	800868a <HAL_DMA_Init+0x5be>
 8008676:	687b      	ldr	r3, [r7, #4]
 8008678:	681b      	ldr	r3, [r3, #0]
 800867a:	4a3e      	ldr	r2, [pc, #248]	@ (8008774 <HAL_DMA_Init+0x6a8>)
 800867c:	4293      	cmp	r3, r2
 800867e:	d004      	beq.n	800868a <HAL_DMA_Init+0x5be>
 8008680:	687b      	ldr	r3, [r7, #4]
 8008682:	681b      	ldr	r3, [r3, #0]
 8008684:	4a3c      	ldr	r2, [pc, #240]	@ (8008778 <HAL_DMA_Init+0x6ac>)
 8008686:	4293      	cmp	r3, r2
 8008688:	d101      	bne.n	800868e <HAL_DMA_Init+0x5c2>
 800868a:	2301      	movs	r3, #1
 800868c:	e000      	b.n	8008690 <HAL_DMA_Init+0x5c4>
 800868e:	2300      	movs	r3, #0
 8008690:	2b00      	cmp	r3, #0
 8008692:	d032      	beq.n	80086fa <HAL_DMA_Init+0x62e>
  {
    /* Initialize parameters for DMAMUX channel :
    DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
    */
    DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 8008694:	6878      	ldr	r0, [r7, #4]
 8008696:	f002 fa43 	bl	800ab20 <DMA_CalcDMAMUXChannelBaseAndMask>

    if(hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 800869a:	687b      	ldr	r3, [r7, #4]
 800869c:	689b      	ldr	r3, [r3, #8]
 800869e:	2b80      	cmp	r3, #128	@ 0x80
 80086a0:	d102      	bne.n	80086a8 <HAL_DMA_Init+0x5dc>
    {
      /* if memory to memory force the request to 0*/
      hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 80086a2:	687b      	ldr	r3, [r7, #4]
 80086a4:	2200      	movs	r2, #0
 80086a6:	605a      	str	r2, [r3, #4]
    }

    /* Set peripheral request  to DMAMUX channel */
    hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 80086a8:	687b      	ldr	r3, [r7, #4]
 80086aa:	685a      	ldr	r2, [r3, #4]
 80086ac:	687b      	ldr	r3, [r7, #4]
 80086ae:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80086b0:	b2d2      	uxtb	r2, r2
 80086b2:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80086b4:	687b      	ldr	r3, [r7, #4]
 80086b6:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80086b8:	687a      	ldr	r2, [r7, #4]
 80086ba:	6e92      	ldr	r2, [r2, #104]	@ 0x68
 80086bc:	605a      	str	r2, [r3, #4]

    /* Initialize parameters for DMAMUX request generator :
    if the DMA request is DMA_REQUEST_GENERATOR0 to DMA_REQUEST_GENERATOR7
    */
    if((hdma->Init.Request >= DMA_REQUEST_GENERATOR0) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR7))
 80086be:	687b      	ldr	r3, [r7, #4]
 80086c0:	685b      	ldr	r3, [r3, #4]
 80086c2:	2b00      	cmp	r3, #0
 80086c4:	d010      	beq.n	80086e8 <HAL_DMA_Init+0x61c>
 80086c6:	687b      	ldr	r3, [r7, #4]
 80086c8:	685b      	ldr	r3, [r3, #4]
 80086ca:	2b08      	cmp	r3, #8
 80086cc:	d80c      	bhi.n	80086e8 <HAL_DMA_Init+0x61c>
    {
      /* Initialize parameters for DMAMUX request generator :
      DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask */
      DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 80086ce:	6878      	ldr	r0, [r7, #4]
 80086d0:	f002 fac0 	bl	800ac54 <DMA_CalcDMAMUXRequestGenBaseAndMask>

      /* Reset the DMAMUX request generator register */
      hdma->DMAmuxRequestGen->RGCR = 0U;
 80086d4:	687b      	ldr	r3, [r7, #4]
 80086d6:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80086d8:	2200      	movs	r2, #0
 80086da:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80086dc:	687b      	ldr	r3, [r7, #4]
 80086de:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80086e0:	687a      	ldr	r2, [r7, #4]
 80086e2:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 80086e4:	605a      	str	r2, [r3, #4]
 80086e6:	e008      	b.n	80086fa <HAL_DMA_Init+0x62e>
    }
    else
    {
      hdma->DMAmuxRequestGen = 0U;
 80086e8:	687b      	ldr	r3, [r7, #4]
 80086ea:	2200      	movs	r2, #0
 80086ec:	66da      	str	r2, [r3, #108]	@ 0x6c
      hdma->DMAmuxRequestGenStatus = 0U;
 80086ee:	687b      	ldr	r3, [r7, #4]
 80086f0:	2200      	movs	r2, #0
 80086f2:	671a      	str	r2, [r3, #112]	@ 0x70
      hdma->DMAmuxRequestGenStatusMask = 0U;
 80086f4:	687b      	ldr	r3, [r7, #4]
 80086f6:	2200      	movs	r2, #0
 80086f8:	675a      	str	r2, [r3, #116]	@ 0x74
    }
  }

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80086fa:	687b      	ldr	r3, [r7, #4]
 80086fc:	2200      	movs	r2, #0
 80086fe:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8008700:	687b      	ldr	r3, [r7, #4]
 8008702:	2201      	movs	r2, #1
 8008704:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 8008708:	2300      	movs	r3, #0
}
 800870a:	4618      	mov	r0, r3
 800870c:	3718      	adds	r7, #24
 800870e:	46bd      	mov	sp, r7
 8008710:	bd80      	pop	{r7, pc}
 8008712:	bf00      	nop
 8008714:	a7fdabf8 	.word	0xa7fdabf8
 8008718:	cccccccd 	.word	0xcccccccd
 800871c:	40020010 	.word	0x40020010
 8008720:	40020028 	.word	0x40020028
 8008724:	40020040 	.word	0x40020040
 8008728:	40020058 	.word	0x40020058
 800872c:	40020070 	.word	0x40020070
 8008730:	40020088 	.word	0x40020088
 8008734:	400200a0 	.word	0x400200a0
 8008738:	400200b8 	.word	0x400200b8
 800873c:	40020410 	.word	0x40020410
 8008740:	40020428 	.word	0x40020428
 8008744:	40020440 	.word	0x40020440
 8008748:	40020458 	.word	0x40020458
 800874c:	40020470 	.word	0x40020470
 8008750:	40020488 	.word	0x40020488
 8008754:	400204a0 	.word	0x400204a0
 8008758:	400204b8 	.word	0x400204b8
 800875c:	58025408 	.word	0x58025408
 8008760:	5802541c 	.word	0x5802541c
 8008764:	58025430 	.word	0x58025430
 8008768:	58025444 	.word	0x58025444
 800876c:	58025458 	.word	0x58025458
 8008770:	5802546c 	.word	0x5802546c
 8008774:	58025480 	.word	0x58025480
 8008778:	58025494 	.word	0x58025494

0800877c <HAL_DMA_Start_IT>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 800877c:	b580      	push	{r7, lr}
 800877e:	b086      	sub	sp, #24
 8008780:	af00      	add	r7, sp, #0
 8008782:	60f8      	str	r0, [r7, #12]
 8008784:	60b9      	str	r1, [r7, #8]
 8008786:	607a      	str	r2, [r7, #4]
 8008788:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800878a:	2300      	movs	r3, #0
 800878c:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Check the DMA peripheral handle */
  if(hdma == NULL)
 800878e:	68fb      	ldr	r3, [r7, #12]
 8008790:	2b00      	cmp	r3, #0
 8008792:	d101      	bne.n	8008798 <HAL_DMA_Start_IT+0x1c>
  {
    return HAL_ERROR;
 8008794:	2301      	movs	r3, #1
 8008796:	e226      	b.n	8008be6 <HAL_DMA_Start_IT+0x46a>
  }

  /* Process locked */
  __HAL_LOCK(hdma);
 8008798:	68fb      	ldr	r3, [r7, #12]
 800879a:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 800879e:	2b01      	cmp	r3, #1
 80087a0:	d101      	bne.n	80087a6 <HAL_DMA_Start_IT+0x2a>
 80087a2:	2302      	movs	r3, #2
 80087a4:	e21f      	b.n	8008be6 <HAL_DMA_Start_IT+0x46a>
 80087a6:	68fb      	ldr	r3, [r7, #12]
 80087a8:	2201      	movs	r2, #1
 80087aa:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

  if(HAL_DMA_STATE_READY == hdma->State)
 80087ae:	68fb      	ldr	r3, [r7, #12]
 80087b0:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80087b4:	b2db      	uxtb	r3, r3
 80087b6:	2b01      	cmp	r3, #1
 80087b8:	f040 820a 	bne.w	8008bd0 <HAL_DMA_Start_IT+0x454>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 80087bc:	68fb      	ldr	r3, [r7, #12]
 80087be:	2202      	movs	r2, #2
 80087c0:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80087c4:	68fb      	ldr	r3, [r7, #12]
 80087c6:	2200      	movs	r2, #0
 80087c8:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 80087ca:	68fb      	ldr	r3, [r7, #12]
 80087cc:	681b      	ldr	r3, [r3, #0]
 80087ce:	4a68      	ldr	r2, [pc, #416]	@ (8008970 <HAL_DMA_Start_IT+0x1f4>)
 80087d0:	4293      	cmp	r3, r2
 80087d2:	d04a      	beq.n	800886a <HAL_DMA_Start_IT+0xee>
 80087d4:	68fb      	ldr	r3, [r7, #12]
 80087d6:	681b      	ldr	r3, [r3, #0]
 80087d8:	4a66      	ldr	r2, [pc, #408]	@ (8008974 <HAL_DMA_Start_IT+0x1f8>)
 80087da:	4293      	cmp	r3, r2
 80087dc:	d045      	beq.n	800886a <HAL_DMA_Start_IT+0xee>
 80087de:	68fb      	ldr	r3, [r7, #12]
 80087e0:	681b      	ldr	r3, [r3, #0]
 80087e2:	4a65      	ldr	r2, [pc, #404]	@ (8008978 <HAL_DMA_Start_IT+0x1fc>)
 80087e4:	4293      	cmp	r3, r2
 80087e6:	d040      	beq.n	800886a <HAL_DMA_Start_IT+0xee>
 80087e8:	68fb      	ldr	r3, [r7, #12]
 80087ea:	681b      	ldr	r3, [r3, #0]
 80087ec:	4a63      	ldr	r2, [pc, #396]	@ (800897c <HAL_DMA_Start_IT+0x200>)
 80087ee:	4293      	cmp	r3, r2
 80087f0:	d03b      	beq.n	800886a <HAL_DMA_Start_IT+0xee>
 80087f2:	68fb      	ldr	r3, [r7, #12]
 80087f4:	681b      	ldr	r3, [r3, #0]
 80087f6:	4a62      	ldr	r2, [pc, #392]	@ (8008980 <HAL_DMA_Start_IT+0x204>)
 80087f8:	4293      	cmp	r3, r2
 80087fa:	d036      	beq.n	800886a <HAL_DMA_Start_IT+0xee>
 80087fc:	68fb      	ldr	r3, [r7, #12]
 80087fe:	681b      	ldr	r3, [r3, #0]
 8008800:	4a60      	ldr	r2, [pc, #384]	@ (8008984 <HAL_DMA_Start_IT+0x208>)
 8008802:	4293      	cmp	r3, r2
 8008804:	d031      	beq.n	800886a <HAL_DMA_Start_IT+0xee>
 8008806:	68fb      	ldr	r3, [r7, #12]
 8008808:	681b      	ldr	r3, [r3, #0]
 800880a:	4a5f      	ldr	r2, [pc, #380]	@ (8008988 <HAL_DMA_Start_IT+0x20c>)
 800880c:	4293      	cmp	r3, r2
 800880e:	d02c      	beq.n	800886a <HAL_DMA_Start_IT+0xee>
 8008810:	68fb      	ldr	r3, [r7, #12]
 8008812:	681b      	ldr	r3, [r3, #0]
 8008814:	4a5d      	ldr	r2, [pc, #372]	@ (800898c <HAL_DMA_Start_IT+0x210>)
 8008816:	4293      	cmp	r3, r2
 8008818:	d027      	beq.n	800886a <HAL_DMA_Start_IT+0xee>
 800881a:	68fb      	ldr	r3, [r7, #12]
 800881c:	681b      	ldr	r3, [r3, #0]
 800881e:	4a5c      	ldr	r2, [pc, #368]	@ (8008990 <HAL_DMA_Start_IT+0x214>)
 8008820:	4293      	cmp	r3, r2
 8008822:	d022      	beq.n	800886a <HAL_DMA_Start_IT+0xee>
 8008824:	68fb      	ldr	r3, [r7, #12]
 8008826:	681b      	ldr	r3, [r3, #0]
 8008828:	4a5a      	ldr	r2, [pc, #360]	@ (8008994 <HAL_DMA_Start_IT+0x218>)
 800882a:	4293      	cmp	r3, r2
 800882c:	d01d      	beq.n	800886a <HAL_DMA_Start_IT+0xee>
 800882e:	68fb      	ldr	r3, [r7, #12]
 8008830:	681b      	ldr	r3, [r3, #0]
 8008832:	4a59      	ldr	r2, [pc, #356]	@ (8008998 <HAL_DMA_Start_IT+0x21c>)
 8008834:	4293      	cmp	r3, r2
 8008836:	d018      	beq.n	800886a <HAL_DMA_Start_IT+0xee>
 8008838:	68fb      	ldr	r3, [r7, #12]
 800883a:	681b      	ldr	r3, [r3, #0]
 800883c:	4a57      	ldr	r2, [pc, #348]	@ (800899c <HAL_DMA_Start_IT+0x220>)
 800883e:	4293      	cmp	r3, r2
 8008840:	d013      	beq.n	800886a <HAL_DMA_Start_IT+0xee>
 8008842:	68fb      	ldr	r3, [r7, #12]
 8008844:	681b      	ldr	r3, [r3, #0]
 8008846:	4a56      	ldr	r2, [pc, #344]	@ (80089a0 <HAL_DMA_Start_IT+0x224>)
 8008848:	4293      	cmp	r3, r2
 800884a:	d00e      	beq.n	800886a <HAL_DMA_Start_IT+0xee>
 800884c:	68fb      	ldr	r3, [r7, #12]
 800884e:	681b      	ldr	r3, [r3, #0]
 8008850:	4a54      	ldr	r2, [pc, #336]	@ (80089a4 <HAL_DMA_Start_IT+0x228>)
 8008852:	4293      	cmp	r3, r2
 8008854:	d009      	beq.n	800886a <HAL_DMA_Start_IT+0xee>
 8008856:	68fb      	ldr	r3, [r7, #12]
 8008858:	681b      	ldr	r3, [r3, #0]
 800885a:	4a53      	ldr	r2, [pc, #332]	@ (80089a8 <HAL_DMA_Start_IT+0x22c>)
 800885c:	4293      	cmp	r3, r2
 800885e:	d004      	beq.n	800886a <HAL_DMA_Start_IT+0xee>
 8008860:	68fb      	ldr	r3, [r7, #12]
 8008862:	681b      	ldr	r3, [r3, #0]
 8008864:	4a51      	ldr	r2, [pc, #324]	@ (80089ac <HAL_DMA_Start_IT+0x230>)
 8008866:	4293      	cmp	r3, r2
 8008868:	d108      	bne.n	800887c <HAL_DMA_Start_IT+0x100>
 800886a:	68fb      	ldr	r3, [r7, #12]
 800886c:	681b      	ldr	r3, [r3, #0]
 800886e:	681a      	ldr	r2, [r3, #0]
 8008870:	68fb      	ldr	r3, [r7, #12]
 8008872:	681b      	ldr	r3, [r3, #0]
 8008874:	f022 0201 	bic.w	r2, r2, #1
 8008878:	601a      	str	r2, [r3, #0]
 800887a:	e007      	b.n	800888c <HAL_DMA_Start_IT+0x110>
 800887c:	68fb      	ldr	r3, [r7, #12]
 800887e:	681b      	ldr	r3, [r3, #0]
 8008880:	681a      	ldr	r2, [r3, #0]
 8008882:	68fb      	ldr	r3, [r7, #12]
 8008884:	681b      	ldr	r3, [r3, #0]
 8008886:	f022 0201 	bic.w	r2, r2, #1
 800888a:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 800888c:	683b      	ldr	r3, [r7, #0]
 800888e:	687a      	ldr	r2, [r7, #4]
 8008890:	68b9      	ldr	r1, [r7, #8]
 8008892:	68f8      	ldr	r0, [r7, #12]
 8008894:	f001 fe6a 	bl	800a56c <DMA_SetConfig>

    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8008898:	68fb      	ldr	r3, [r7, #12]
 800889a:	681b      	ldr	r3, [r3, #0]
 800889c:	4a34      	ldr	r2, [pc, #208]	@ (8008970 <HAL_DMA_Start_IT+0x1f4>)
 800889e:	4293      	cmp	r3, r2
 80088a0:	d04a      	beq.n	8008938 <HAL_DMA_Start_IT+0x1bc>
 80088a2:	68fb      	ldr	r3, [r7, #12]
 80088a4:	681b      	ldr	r3, [r3, #0]
 80088a6:	4a33      	ldr	r2, [pc, #204]	@ (8008974 <HAL_DMA_Start_IT+0x1f8>)
 80088a8:	4293      	cmp	r3, r2
 80088aa:	d045      	beq.n	8008938 <HAL_DMA_Start_IT+0x1bc>
 80088ac:	68fb      	ldr	r3, [r7, #12]
 80088ae:	681b      	ldr	r3, [r3, #0]
 80088b0:	4a31      	ldr	r2, [pc, #196]	@ (8008978 <HAL_DMA_Start_IT+0x1fc>)
 80088b2:	4293      	cmp	r3, r2
 80088b4:	d040      	beq.n	8008938 <HAL_DMA_Start_IT+0x1bc>
 80088b6:	68fb      	ldr	r3, [r7, #12]
 80088b8:	681b      	ldr	r3, [r3, #0]
 80088ba:	4a30      	ldr	r2, [pc, #192]	@ (800897c <HAL_DMA_Start_IT+0x200>)
 80088bc:	4293      	cmp	r3, r2
 80088be:	d03b      	beq.n	8008938 <HAL_DMA_Start_IT+0x1bc>
 80088c0:	68fb      	ldr	r3, [r7, #12]
 80088c2:	681b      	ldr	r3, [r3, #0]
 80088c4:	4a2e      	ldr	r2, [pc, #184]	@ (8008980 <HAL_DMA_Start_IT+0x204>)
 80088c6:	4293      	cmp	r3, r2
 80088c8:	d036      	beq.n	8008938 <HAL_DMA_Start_IT+0x1bc>
 80088ca:	68fb      	ldr	r3, [r7, #12]
 80088cc:	681b      	ldr	r3, [r3, #0]
 80088ce:	4a2d      	ldr	r2, [pc, #180]	@ (8008984 <HAL_DMA_Start_IT+0x208>)
 80088d0:	4293      	cmp	r3, r2
 80088d2:	d031      	beq.n	8008938 <HAL_DMA_Start_IT+0x1bc>
 80088d4:	68fb      	ldr	r3, [r7, #12]
 80088d6:	681b      	ldr	r3, [r3, #0]
 80088d8:	4a2b      	ldr	r2, [pc, #172]	@ (8008988 <HAL_DMA_Start_IT+0x20c>)
 80088da:	4293      	cmp	r3, r2
 80088dc:	d02c      	beq.n	8008938 <HAL_DMA_Start_IT+0x1bc>
 80088de:	68fb      	ldr	r3, [r7, #12]
 80088e0:	681b      	ldr	r3, [r3, #0]
 80088e2:	4a2a      	ldr	r2, [pc, #168]	@ (800898c <HAL_DMA_Start_IT+0x210>)
 80088e4:	4293      	cmp	r3, r2
 80088e6:	d027      	beq.n	8008938 <HAL_DMA_Start_IT+0x1bc>
 80088e8:	68fb      	ldr	r3, [r7, #12]
 80088ea:	681b      	ldr	r3, [r3, #0]
 80088ec:	4a28      	ldr	r2, [pc, #160]	@ (8008990 <HAL_DMA_Start_IT+0x214>)
 80088ee:	4293      	cmp	r3, r2
 80088f0:	d022      	beq.n	8008938 <HAL_DMA_Start_IT+0x1bc>
 80088f2:	68fb      	ldr	r3, [r7, #12]
 80088f4:	681b      	ldr	r3, [r3, #0]
 80088f6:	4a27      	ldr	r2, [pc, #156]	@ (8008994 <HAL_DMA_Start_IT+0x218>)
 80088f8:	4293      	cmp	r3, r2
 80088fa:	d01d      	beq.n	8008938 <HAL_DMA_Start_IT+0x1bc>
 80088fc:	68fb      	ldr	r3, [r7, #12]
 80088fe:	681b      	ldr	r3, [r3, #0]
 8008900:	4a25      	ldr	r2, [pc, #148]	@ (8008998 <HAL_DMA_Start_IT+0x21c>)
 8008902:	4293      	cmp	r3, r2
 8008904:	d018      	beq.n	8008938 <HAL_DMA_Start_IT+0x1bc>
 8008906:	68fb      	ldr	r3, [r7, #12]
 8008908:	681b      	ldr	r3, [r3, #0]
 800890a:	4a24      	ldr	r2, [pc, #144]	@ (800899c <HAL_DMA_Start_IT+0x220>)
 800890c:	4293      	cmp	r3, r2
 800890e:	d013      	beq.n	8008938 <HAL_DMA_Start_IT+0x1bc>
 8008910:	68fb      	ldr	r3, [r7, #12]
 8008912:	681b      	ldr	r3, [r3, #0]
 8008914:	4a22      	ldr	r2, [pc, #136]	@ (80089a0 <HAL_DMA_Start_IT+0x224>)
 8008916:	4293      	cmp	r3, r2
 8008918:	d00e      	beq.n	8008938 <HAL_DMA_Start_IT+0x1bc>
 800891a:	68fb      	ldr	r3, [r7, #12]
 800891c:	681b      	ldr	r3, [r3, #0]
 800891e:	4a21      	ldr	r2, [pc, #132]	@ (80089a4 <HAL_DMA_Start_IT+0x228>)
 8008920:	4293      	cmp	r3, r2
 8008922:	d009      	beq.n	8008938 <HAL_DMA_Start_IT+0x1bc>
 8008924:	68fb      	ldr	r3, [r7, #12]
 8008926:	681b      	ldr	r3, [r3, #0]
 8008928:	4a1f      	ldr	r2, [pc, #124]	@ (80089a8 <HAL_DMA_Start_IT+0x22c>)
 800892a:	4293      	cmp	r3, r2
 800892c:	d004      	beq.n	8008938 <HAL_DMA_Start_IT+0x1bc>
 800892e:	68fb      	ldr	r3, [r7, #12]
 8008930:	681b      	ldr	r3, [r3, #0]
 8008932:	4a1e      	ldr	r2, [pc, #120]	@ (80089ac <HAL_DMA_Start_IT+0x230>)
 8008934:	4293      	cmp	r3, r2
 8008936:	d101      	bne.n	800893c <HAL_DMA_Start_IT+0x1c0>
 8008938:	2301      	movs	r3, #1
 800893a:	e000      	b.n	800893e <HAL_DMA_Start_IT+0x1c2>
 800893c:	2300      	movs	r3, #0
 800893e:	2b00      	cmp	r3, #0
 8008940:	d036      	beq.n	80089b0 <HAL_DMA_Start_IT+0x234>
    {
      /* Enable Common interrupts*/
      MODIFY_REG(((DMA_Stream_TypeDef   *)hdma->Instance)->CR, (DMA_IT_TC | DMA_IT_TE | DMA_IT_DME | DMA_IT_HT), (DMA_IT_TC | DMA_IT_TE | DMA_IT_DME));
 8008942:	68fb      	ldr	r3, [r7, #12]
 8008944:	681b      	ldr	r3, [r3, #0]
 8008946:	681b      	ldr	r3, [r3, #0]
 8008948:	f023 021e 	bic.w	r2, r3, #30
 800894c:	68fb      	ldr	r3, [r7, #12]
 800894e:	681b      	ldr	r3, [r3, #0]
 8008950:	f042 0216 	orr.w	r2, r2, #22
 8008954:	601a      	str	r2, [r3, #0]

      if(hdma->XferHalfCpltCallback != NULL)
 8008956:	68fb      	ldr	r3, [r7, #12]
 8008958:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800895a:	2b00      	cmp	r3, #0
 800895c:	d03e      	beq.n	80089dc <HAL_DMA_Start_IT+0x260>
      {
        /* Enable Half Transfer IT if corresponding Callback is set */
        ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  |= DMA_IT_HT;
 800895e:	68fb      	ldr	r3, [r7, #12]
 8008960:	681b      	ldr	r3, [r3, #0]
 8008962:	681a      	ldr	r2, [r3, #0]
 8008964:	68fb      	ldr	r3, [r7, #12]
 8008966:	681b      	ldr	r3, [r3, #0]
 8008968:	f042 0208 	orr.w	r2, r2, #8
 800896c:	601a      	str	r2, [r3, #0]
 800896e:	e035      	b.n	80089dc <HAL_DMA_Start_IT+0x260>
 8008970:	40020010 	.word	0x40020010
 8008974:	40020028 	.word	0x40020028
 8008978:	40020040 	.word	0x40020040
 800897c:	40020058 	.word	0x40020058
 8008980:	40020070 	.word	0x40020070
 8008984:	40020088 	.word	0x40020088
 8008988:	400200a0 	.word	0x400200a0
 800898c:	400200b8 	.word	0x400200b8
 8008990:	40020410 	.word	0x40020410
 8008994:	40020428 	.word	0x40020428
 8008998:	40020440 	.word	0x40020440
 800899c:	40020458 	.word	0x40020458
 80089a0:	40020470 	.word	0x40020470
 80089a4:	40020488 	.word	0x40020488
 80089a8:	400204a0 	.word	0x400204a0
 80089ac:	400204b8 	.word	0x400204b8
      }
    }
    else /* BDMA channel */
    {
      /* Enable Common interrupts */
      MODIFY_REG(((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR, (BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE), (BDMA_CCR_TCIE | BDMA_CCR_TEIE));
 80089b0:	68fb      	ldr	r3, [r7, #12]
 80089b2:	681b      	ldr	r3, [r3, #0]
 80089b4:	681b      	ldr	r3, [r3, #0]
 80089b6:	f023 020e 	bic.w	r2, r3, #14
 80089ba:	68fb      	ldr	r3, [r7, #12]
 80089bc:	681b      	ldr	r3, [r3, #0]
 80089be:	f042 020a 	orr.w	r2, r2, #10
 80089c2:	601a      	str	r2, [r3, #0]

      if(hdma->XferHalfCpltCallback != NULL)
 80089c4:	68fb      	ldr	r3, [r7, #12]
 80089c6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80089c8:	2b00      	cmp	r3, #0
 80089ca:	d007      	beq.n	80089dc <HAL_DMA_Start_IT+0x260>
      {
        /*Enable Half Transfer IT if corresponding Callback is set */
        ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  |= BDMA_CCR_HTIE;
 80089cc:	68fb      	ldr	r3, [r7, #12]
 80089ce:	681b      	ldr	r3, [r3, #0]
 80089d0:	681a      	ldr	r2, [r3, #0]
 80089d2:	68fb      	ldr	r3, [r7, #12]
 80089d4:	681b      	ldr	r3, [r3, #0]
 80089d6:	f042 0204 	orr.w	r2, r2, #4
 80089da:	601a      	str	r2, [r3, #0]
      }
    }

    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 80089dc:	68fb      	ldr	r3, [r7, #12]
 80089de:	681b      	ldr	r3, [r3, #0]
 80089e0:	4a83      	ldr	r2, [pc, #524]	@ (8008bf0 <HAL_DMA_Start_IT+0x474>)
 80089e2:	4293      	cmp	r3, r2
 80089e4:	d072      	beq.n	8008acc <HAL_DMA_Start_IT+0x350>
 80089e6:	68fb      	ldr	r3, [r7, #12]
 80089e8:	681b      	ldr	r3, [r3, #0]
 80089ea:	4a82      	ldr	r2, [pc, #520]	@ (8008bf4 <HAL_DMA_Start_IT+0x478>)
 80089ec:	4293      	cmp	r3, r2
 80089ee:	d06d      	beq.n	8008acc <HAL_DMA_Start_IT+0x350>
 80089f0:	68fb      	ldr	r3, [r7, #12]
 80089f2:	681b      	ldr	r3, [r3, #0]
 80089f4:	4a80      	ldr	r2, [pc, #512]	@ (8008bf8 <HAL_DMA_Start_IT+0x47c>)
 80089f6:	4293      	cmp	r3, r2
 80089f8:	d068      	beq.n	8008acc <HAL_DMA_Start_IT+0x350>
 80089fa:	68fb      	ldr	r3, [r7, #12]
 80089fc:	681b      	ldr	r3, [r3, #0]
 80089fe:	4a7f      	ldr	r2, [pc, #508]	@ (8008bfc <HAL_DMA_Start_IT+0x480>)
 8008a00:	4293      	cmp	r3, r2
 8008a02:	d063      	beq.n	8008acc <HAL_DMA_Start_IT+0x350>
 8008a04:	68fb      	ldr	r3, [r7, #12]
 8008a06:	681b      	ldr	r3, [r3, #0]
 8008a08:	4a7d      	ldr	r2, [pc, #500]	@ (8008c00 <HAL_DMA_Start_IT+0x484>)
 8008a0a:	4293      	cmp	r3, r2
 8008a0c:	d05e      	beq.n	8008acc <HAL_DMA_Start_IT+0x350>
 8008a0e:	68fb      	ldr	r3, [r7, #12]
 8008a10:	681b      	ldr	r3, [r3, #0]
 8008a12:	4a7c      	ldr	r2, [pc, #496]	@ (8008c04 <HAL_DMA_Start_IT+0x488>)
 8008a14:	4293      	cmp	r3, r2
 8008a16:	d059      	beq.n	8008acc <HAL_DMA_Start_IT+0x350>
 8008a18:	68fb      	ldr	r3, [r7, #12]
 8008a1a:	681b      	ldr	r3, [r3, #0]
 8008a1c:	4a7a      	ldr	r2, [pc, #488]	@ (8008c08 <HAL_DMA_Start_IT+0x48c>)
 8008a1e:	4293      	cmp	r3, r2
 8008a20:	d054      	beq.n	8008acc <HAL_DMA_Start_IT+0x350>
 8008a22:	68fb      	ldr	r3, [r7, #12]
 8008a24:	681b      	ldr	r3, [r3, #0]
 8008a26:	4a79      	ldr	r2, [pc, #484]	@ (8008c0c <HAL_DMA_Start_IT+0x490>)
 8008a28:	4293      	cmp	r3, r2
 8008a2a:	d04f      	beq.n	8008acc <HAL_DMA_Start_IT+0x350>
 8008a2c:	68fb      	ldr	r3, [r7, #12]
 8008a2e:	681b      	ldr	r3, [r3, #0]
 8008a30:	4a77      	ldr	r2, [pc, #476]	@ (8008c10 <HAL_DMA_Start_IT+0x494>)
 8008a32:	4293      	cmp	r3, r2
 8008a34:	d04a      	beq.n	8008acc <HAL_DMA_Start_IT+0x350>
 8008a36:	68fb      	ldr	r3, [r7, #12]
 8008a38:	681b      	ldr	r3, [r3, #0]
 8008a3a:	4a76      	ldr	r2, [pc, #472]	@ (8008c14 <HAL_DMA_Start_IT+0x498>)
 8008a3c:	4293      	cmp	r3, r2
 8008a3e:	d045      	beq.n	8008acc <HAL_DMA_Start_IT+0x350>
 8008a40:	68fb      	ldr	r3, [r7, #12]
 8008a42:	681b      	ldr	r3, [r3, #0]
 8008a44:	4a74      	ldr	r2, [pc, #464]	@ (8008c18 <HAL_DMA_Start_IT+0x49c>)
 8008a46:	4293      	cmp	r3, r2
 8008a48:	d040      	beq.n	8008acc <HAL_DMA_Start_IT+0x350>
 8008a4a:	68fb      	ldr	r3, [r7, #12]
 8008a4c:	681b      	ldr	r3, [r3, #0]
 8008a4e:	4a73      	ldr	r2, [pc, #460]	@ (8008c1c <HAL_DMA_Start_IT+0x4a0>)
 8008a50:	4293      	cmp	r3, r2
 8008a52:	d03b      	beq.n	8008acc <HAL_DMA_Start_IT+0x350>
 8008a54:	68fb      	ldr	r3, [r7, #12]
 8008a56:	681b      	ldr	r3, [r3, #0]
 8008a58:	4a71      	ldr	r2, [pc, #452]	@ (8008c20 <HAL_DMA_Start_IT+0x4a4>)
 8008a5a:	4293      	cmp	r3, r2
 8008a5c:	d036      	beq.n	8008acc <HAL_DMA_Start_IT+0x350>
 8008a5e:	68fb      	ldr	r3, [r7, #12]
 8008a60:	681b      	ldr	r3, [r3, #0]
 8008a62:	4a70      	ldr	r2, [pc, #448]	@ (8008c24 <HAL_DMA_Start_IT+0x4a8>)
 8008a64:	4293      	cmp	r3, r2
 8008a66:	d031      	beq.n	8008acc <HAL_DMA_Start_IT+0x350>
 8008a68:	68fb      	ldr	r3, [r7, #12]
 8008a6a:	681b      	ldr	r3, [r3, #0]
 8008a6c:	4a6e      	ldr	r2, [pc, #440]	@ (8008c28 <HAL_DMA_Start_IT+0x4ac>)
 8008a6e:	4293      	cmp	r3, r2
 8008a70:	d02c      	beq.n	8008acc <HAL_DMA_Start_IT+0x350>
 8008a72:	68fb      	ldr	r3, [r7, #12]
 8008a74:	681b      	ldr	r3, [r3, #0]
 8008a76:	4a6d      	ldr	r2, [pc, #436]	@ (8008c2c <HAL_DMA_Start_IT+0x4b0>)
 8008a78:	4293      	cmp	r3, r2
 8008a7a:	d027      	beq.n	8008acc <HAL_DMA_Start_IT+0x350>
 8008a7c:	68fb      	ldr	r3, [r7, #12]
 8008a7e:	681b      	ldr	r3, [r3, #0]
 8008a80:	4a6b      	ldr	r2, [pc, #428]	@ (8008c30 <HAL_DMA_Start_IT+0x4b4>)
 8008a82:	4293      	cmp	r3, r2
 8008a84:	d022      	beq.n	8008acc <HAL_DMA_Start_IT+0x350>
 8008a86:	68fb      	ldr	r3, [r7, #12]
 8008a88:	681b      	ldr	r3, [r3, #0]
 8008a8a:	4a6a      	ldr	r2, [pc, #424]	@ (8008c34 <HAL_DMA_Start_IT+0x4b8>)
 8008a8c:	4293      	cmp	r3, r2
 8008a8e:	d01d      	beq.n	8008acc <HAL_DMA_Start_IT+0x350>
 8008a90:	68fb      	ldr	r3, [r7, #12]
 8008a92:	681b      	ldr	r3, [r3, #0]
 8008a94:	4a68      	ldr	r2, [pc, #416]	@ (8008c38 <HAL_DMA_Start_IT+0x4bc>)
 8008a96:	4293      	cmp	r3, r2
 8008a98:	d018      	beq.n	8008acc <HAL_DMA_Start_IT+0x350>
 8008a9a:	68fb      	ldr	r3, [r7, #12]
 8008a9c:	681b      	ldr	r3, [r3, #0]
 8008a9e:	4a67      	ldr	r2, [pc, #412]	@ (8008c3c <HAL_DMA_Start_IT+0x4c0>)
 8008aa0:	4293      	cmp	r3, r2
 8008aa2:	d013      	beq.n	8008acc <HAL_DMA_Start_IT+0x350>
 8008aa4:	68fb      	ldr	r3, [r7, #12]
 8008aa6:	681b      	ldr	r3, [r3, #0]
 8008aa8:	4a65      	ldr	r2, [pc, #404]	@ (8008c40 <HAL_DMA_Start_IT+0x4c4>)
 8008aaa:	4293      	cmp	r3, r2
 8008aac:	d00e      	beq.n	8008acc <HAL_DMA_Start_IT+0x350>
 8008aae:	68fb      	ldr	r3, [r7, #12]
 8008ab0:	681b      	ldr	r3, [r3, #0]
 8008ab2:	4a64      	ldr	r2, [pc, #400]	@ (8008c44 <HAL_DMA_Start_IT+0x4c8>)
 8008ab4:	4293      	cmp	r3, r2
 8008ab6:	d009      	beq.n	8008acc <HAL_DMA_Start_IT+0x350>
 8008ab8:	68fb      	ldr	r3, [r7, #12]
 8008aba:	681b      	ldr	r3, [r3, #0]
 8008abc:	4a62      	ldr	r2, [pc, #392]	@ (8008c48 <HAL_DMA_Start_IT+0x4cc>)
 8008abe:	4293      	cmp	r3, r2
 8008ac0:	d004      	beq.n	8008acc <HAL_DMA_Start_IT+0x350>
 8008ac2:	68fb      	ldr	r3, [r7, #12]
 8008ac4:	681b      	ldr	r3, [r3, #0]
 8008ac6:	4a61      	ldr	r2, [pc, #388]	@ (8008c4c <HAL_DMA_Start_IT+0x4d0>)
 8008ac8:	4293      	cmp	r3, r2
 8008aca:	d101      	bne.n	8008ad0 <HAL_DMA_Start_IT+0x354>
 8008acc:	2301      	movs	r3, #1
 8008ace:	e000      	b.n	8008ad2 <HAL_DMA_Start_IT+0x356>
 8008ad0:	2300      	movs	r3, #0
 8008ad2:	2b00      	cmp	r3, #0
 8008ad4:	d01a      	beq.n	8008b0c <HAL_DMA_Start_IT+0x390>
    {
      /* Check if DMAMUX Synchronization is enabled */
      if((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 8008ad6:	68fb      	ldr	r3, [r7, #12]
 8008ad8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8008ada:	681b      	ldr	r3, [r3, #0]
 8008adc:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8008ae0:	2b00      	cmp	r3, #0
 8008ae2:	d007      	beq.n	8008af4 <HAL_DMA_Start_IT+0x378>
      {
        /* Enable DMAMUX sync overrun IT*/
        hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 8008ae4:	68fb      	ldr	r3, [r7, #12]
 8008ae6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8008ae8:	681a      	ldr	r2, [r3, #0]
 8008aea:	68fb      	ldr	r3, [r7, #12]
 8008aec:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8008aee:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8008af2:	601a      	str	r2, [r3, #0]
      }

      if(hdma->DMAmuxRequestGen != 0U)
 8008af4:	68fb      	ldr	r3, [r7, #12]
 8008af6:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8008af8:	2b00      	cmp	r3, #0
 8008afa:	d007      	beq.n	8008b0c <HAL_DMA_Start_IT+0x390>
      {
        /* if using DMAMUX request generator, enable the DMAMUX request generator overrun IT*/
        /* enable the request gen overrun IT */
        hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 8008afc:	68fb      	ldr	r3, [r7, #12]
 8008afe:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8008b00:	681a      	ldr	r2, [r3, #0]
 8008b02:	68fb      	ldr	r3, [r7, #12]
 8008b04:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8008b06:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8008b0a:	601a      	str	r2, [r3, #0]
      }
    }

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8008b0c:	68fb      	ldr	r3, [r7, #12]
 8008b0e:	681b      	ldr	r3, [r3, #0]
 8008b10:	4a37      	ldr	r2, [pc, #220]	@ (8008bf0 <HAL_DMA_Start_IT+0x474>)
 8008b12:	4293      	cmp	r3, r2
 8008b14:	d04a      	beq.n	8008bac <HAL_DMA_Start_IT+0x430>
 8008b16:	68fb      	ldr	r3, [r7, #12]
 8008b18:	681b      	ldr	r3, [r3, #0]
 8008b1a:	4a36      	ldr	r2, [pc, #216]	@ (8008bf4 <HAL_DMA_Start_IT+0x478>)
 8008b1c:	4293      	cmp	r3, r2
 8008b1e:	d045      	beq.n	8008bac <HAL_DMA_Start_IT+0x430>
 8008b20:	68fb      	ldr	r3, [r7, #12]
 8008b22:	681b      	ldr	r3, [r3, #0]
 8008b24:	4a34      	ldr	r2, [pc, #208]	@ (8008bf8 <HAL_DMA_Start_IT+0x47c>)
 8008b26:	4293      	cmp	r3, r2
 8008b28:	d040      	beq.n	8008bac <HAL_DMA_Start_IT+0x430>
 8008b2a:	68fb      	ldr	r3, [r7, #12]
 8008b2c:	681b      	ldr	r3, [r3, #0]
 8008b2e:	4a33      	ldr	r2, [pc, #204]	@ (8008bfc <HAL_DMA_Start_IT+0x480>)
 8008b30:	4293      	cmp	r3, r2
 8008b32:	d03b      	beq.n	8008bac <HAL_DMA_Start_IT+0x430>
 8008b34:	68fb      	ldr	r3, [r7, #12]
 8008b36:	681b      	ldr	r3, [r3, #0]
 8008b38:	4a31      	ldr	r2, [pc, #196]	@ (8008c00 <HAL_DMA_Start_IT+0x484>)
 8008b3a:	4293      	cmp	r3, r2
 8008b3c:	d036      	beq.n	8008bac <HAL_DMA_Start_IT+0x430>
 8008b3e:	68fb      	ldr	r3, [r7, #12]
 8008b40:	681b      	ldr	r3, [r3, #0]
 8008b42:	4a30      	ldr	r2, [pc, #192]	@ (8008c04 <HAL_DMA_Start_IT+0x488>)
 8008b44:	4293      	cmp	r3, r2
 8008b46:	d031      	beq.n	8008bac <HAL_DMA_Start_IT+0x430>
 8008b48:	68fb      	ldr	r3, [r7, #12]
 8008b4a:	681b      	ldr	r3, [r3, #0]
 8008b4c:	4a2e      	ldr	r2, [pc, #184]	@ (8008c08 <HAL_DMA_Start_IT+0x48c>)
 8008b4e:	4293      	cmp	r3, r2
 8008b50:	d02c      	beq.n	8008bac <HAL_DMA_Start_IT+0x430>
 8008b52:	68fb      	ldr	r3, [r7, #12]
 8008b54:	681b      	ldr	r3, [r3, #0]
 8008b56:	4a2d      	ldr	r2, [pc, #180]	@ (8008c0c <HAL_DMA_Start_IT+0x490>)
 8008b58:	4293      	cmp	r3, r2
 8008b5a:	d027      	beq.n	8008bac <HAL_DMA_Start_IT+0x430>
 8008b5c:	68fb      	ldr	r3, [r7, #12]
 8008b5e:	681b      	ldr	r3, [r3, #0]
 8008b60:	4a2b      	ldr	r2, [pc, #172]	@ (8008c10 <HAL_DMA_Start_IT+0x494>)
 8008b62:	4293      	cmp	r3, r2
 8008b64:	d022      	beq.n	8008bac <HAL_DMA_Start_IT+0x430>
 8008b66:	68fb      	ldr	r3, [r7, #12]
 8008b68:	681b      	ldr	r3, [r3, #0]
 8008b6a:	4a2a      	ldr	r2, [pc, #168]	@ (8008c14 <HAL_DMA_Start_IT+0x498>)
 8008b6c:	4293      	cmp	r3, r2
 8008b6e:	d01d      	beq.n	8008bac <HAL_DMA_Start_IT+0x430>
 8008b70:	68fb      	ldr	r3, [r7, #12]
 8008b72:	681b      	ldr	r3, [r3, #0]
 8008b74:	4a28      	ldr	r2, [pc, #160]	@ (8008c18 <HAL_DMA_Start_IT+0x49c>)
 8008b76:	4293      	cmp	r3, r2
 8008b78:	d018      	beq.n	8008bac <HAL_DMA_Start_IT+0x430>
 8008b7a:	68fb      	ldr	r3, [r7, #12]
 8008b7c:	681b      	ldr	r3, [r3, #0]
 8008b7e:	4a27      	ldr	r2, [pc, #156]	@ (8008c1c <HAL_DMA_Start_IT+0x4a0>)
 8008b80:	4293      	cmp	r3, r2
 8008b82:	d013      	beq.n	8008bac <HAL_DMA_Start_IT+0x430>
 8008b84:	68fb      	ldr	r3, [r7, #12]
 8008b86:	681b      	ldr	r3, [r3, #0]
 8008b88:	4a25      	ldr	r2, [pc, #148]	@ (8008c20 <HAL_DMA_Start_IT+0x4a4>)
 8008b8a:	4293      	cmp	r3, r2
 8008b8c:	d00e      	beq.n	8008bac <HAL_DMA_Start_IT+0x430>
 8008b8e:	68fb      	ldr	r3, [r7, #12]
 8008b90:	681b      	ldr	r3, [r3, #0]
 8008b92:	4a24      	ldr	r2, [pc, #144]	@ (8008c24 <HAL_DMA_Start_IT+0x4a8>)
 8008b94:	4293      	cmp	r3, r2
 8008b96:	d009      	beq.n	8008bac <HAL_DMA_Start_IT+0x430>
 8008b98:	68fb      	ldr	r3, [r7, #12]
 8008b9a:	681b      	ldr	r3, [r3, #0]
 8008b9c:	4a22      	ldr	r2, [pc, #136]	@ (8008c28 <HAL_DMA_Start_IT+0x4ac>)
 8008b9e:	4293      	cmp	r3, r2
 8008ba0:	d004      	beq.n	8008bac <HAL_DMA_Start_IT+0x430>
 8008ba2:	68fb      	ldr	r3, [r7, #12]
 8008ba4:	681b      	ldr	r3, [r3, #0]
 8008ba6:	4a21      	ldr	r2, [pc, #132]	@ (8008c2c <HAL_DMA_Start_IT+0x4b0>)
 8008ba8:	4293      	cmp	r3, r2
 8008baa:	d108      	bne.n	8008bbe <HAL_DMA_Start_IT+0x442>
 8008bac:	68fb      	ldr	r3, [r7, #12]
 8008bae:	681b      	ldr	r3, [r3, #0]
 8008bb0:	681a      	ldr	r2, [r3, #0]
 8008bb2:	68fb      	ldr	r3, [r7, #12]
 8008bb4:	681b      	ldr	r3, [r3, #0]
 8008bb6:	f042 0201 	orr.w	r2, r2, #1
 8008bba:	601a      	str	r2, [r3, #0]
 8008bbc:	e012      	b.n	8008be4 <HAL_DMA_Start_IT+0x468>
 8008bbe:	68fb      	ldr	r3, [r7, #12]
 8008bc0:	681b      	ldr	r3, [r3, #0]
 8008bc2:	681a      	ldr	r2, [r3, #0]
 8008bc4:	68fb      	ldr	r3, [r7, #12]
 8008bc6:	681b      	ldr	r3, [r3, #0]
 8008bc8:	f042 0201 	orr.w	r2, r2, #1
 8008bcc:	601a      	str	r2, [r3, #0]
 8008bce:	e009      	b.n	8008be4 <HAL_DMA_Start_IT+0x468>
  }
  else
  {
    /* Set the error code to busy */
    hdma->ErrorCode = HAL_DMA_ERROR_BUSY;
 8008bd0:	68fb      	ldr	r3, [r7, #12]
 8008bd2:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8008bd6:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Process unlocked */
    __HAL_UNLOCK(hdma);
 8008bd8:	68fb      	ldr	r3, [r7, #12]
 8008bda:	2200      	movs	r2, #0
 8008bdc:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    /* Return error status */
    status = HAL_ERROR;
 8008be0:	2301      	movs	r3, #1
 8008be2:	75fb      	strb	r3, [r7, #23]
  }

  return status;
 8008be4:	7dfb      	ldrb	r3, [r7, #23]
}
 8008be6:	4618      	mov	r0, r3
 8008be8:	3718      	adds	r7, #24
 8008bea:	46bd      	mov	sp, r7
 8008bec:	bd80      	pop	{r7, pc}
 8008bee:	bf00      	nop
 8008bf0:	40020010 	.word	0x40020010
 8008bf4:	40020028 	.word	0x40020028
 8008bf8:	40020040 	.word	0x40020040
 8008bfc:	40020058 	.word	0x40020058
 8008c00:	40020070 	.word	0x40020070
 8008c04:	40020088 	.word	0x40020088
 8008c08:	400200a0 	.word	0x400200a0
 8008c0c:	400200b8 	.word	0x400200b8
 8008c10:	40020410 	.word	0x40020410
 8008c14:	40020428 	.word	0x40020428
 8008c18:	40020440 	.word	0x40020440
 8008c1c:	40020458 	.word	0x40020458
 8008c20:	40020470 	.word	0x40020470
 8008c24:	40020488 	.word	0x40020488
 8008c28:	400204a0 	.word	0x400204a0
 8008c2c:	400204b8 	.word	0x400204b8
 8008c30:	58025408 	.word	0x58025408
 8008c34:	5802541c 	.word	0x5802541c
 8008c38:	58025430 	.word	0x58025430
 8008c3c:	58025444 	.word	0x58025444
 8008c40:	58025458 	.word	0x58025458
 8008c44:	5802546c 	.word	0x5802546c
 8008c48:	58025480 	.word	0x58025480
 8008c4c:	58025494 	.word	0x58025494

08008c50 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8008c50:	b580      	push	{r7, lr}
 8008c52:	b086      	sub	sp, #24
 8008c54:	af00      	add	r7, sp, #0
 8008c56:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs_dma;
  BDMA_Base_Registers *regs_bdma;
  const __IO uint32_t *enableRegister;

  uint32_t tickstart = HAL_GetTick();
 8008c58:	f7fd f84a 	bl	8005cf0 <HAL_GetTick>
 8008c5c:	6138      	str	r0, [r7, #16]

 /* Check the DMA peripheral handle */
  if(hdma == NULL)
 8008c5e:	687b      	ldr	r3, [r7, #4]
 8008c60:	2b00      	cmp	r3, #0
 8008c62:	d101      	bne.n	8008c68 <HAL_DMA_Abort+0x18>
  {
    return HAL_ERROR;
 8008c64:	2301      	movs	r3, #1
 8008c66:	e2dc      	b.n	8009222 <HAL_DMA_Abort+0x5d2>
  }

  /* Check the DMA peripheral state */
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8008c68:	687b      	ldr	r3, [r7, #4]
 8008c6a:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8008c6e:	b2db      	uxtb	r3, r3
 8008c70:	2b02      	cmp	r3, #2
 8008c72:	d008      	beq.n	8008c86 <HAL_DMA_Abort+0x36>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8008c74:	687b      	ldr	r3, [r7, #4]
 8008c76:	2280      	movs	r2, #128	@ 0x80
 8008c78:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8008c7a:	687b      	ldr	r3, [r7, #4]
 8008c7c:	2200      	movs	r2, #0
 8008c7e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    return HAL_ERROR;
 8008c82:	2301      	movs	r3, #1
 8008c84:	e2cd      	b.n	8009222 <HAL_DMA_Abort+0x5d2>
  }
  else
  {
    /* Disable all the transfer interrupts */
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8008c86:	687b      	ldr	r3, [r7, #4]
 8008c88:	681b      	ldr	r3, [r3, #0]
 8008c8a:	4a76      	ldr	r2, [pc, #472]	@ (8008e64 <HAL_DMA_Abort+0x214>)
 8008c8c:	4293      	cmp	r3, r2
 8008c8e:	d04a      	beq.n	8008d26 <HAL_DMA_Abort+0xd6>
 8008c90:	687b      	ldr	r3, [r7, #4]
 8008c92:	681b      	ldr	r3, [r3, #0]
 8008c94:	4a74      	ldr	r2, [pc, #464]	@ (8008e68 <HAL_DMA_Abort+0x218>)
 8008c96:	4293      	cmp	r3, r2
 8008c98:	d045      	beq.n	8008d26 <HAL_DMA_Abort+0xd6>
 8008c9a:	687b      	ldr	r3, [r7, #4]
 8008c9c:	681b      	ldr	r3, [r3, #0]
 8008c9e:	4a73      	ldr	r2, [pc, #460]	@ (8008e6c <HAL_DMA_Abort+0x21c>)
 8008ca0:	4293      	cmp	r3, r2
 8008ca2:	d040      	beq.n	8008d26 <HAL_DMA_Abort+0xd6>
 8008ca4:	687b      	ldr	r3, [r7, #4]
 8008ca6:	681b      	ldr	r3, [r3, #0]
 8008ca8:	4a71      	ldr	r2, [pc, #452]	@ (8008e70 <HAL_DMA_Abort+0x220>)
 8008caa:	4293      	cmp	r3, r2
 8008cac:	d03b      	beq.n	8008d26 <HAL_DMA_Abort+0xd6>
 8008cae:	687b      	ldr	r3, [r7, #4]
 8008cb0:	681b      	ldr	r3, [r3, #0]
 8008cb2:	4a70      	ldr	r2, [pc, #448]	@ (8008e74 <HAL_DMA_Abort+0x224>)
 8008cb4:	4293      	cmp	r3, r2
 8008cb6:	d036      	beq.n	8008d26 <HAL_DMA_Abort+0xd6>
 8008cb8:	687b      	ldr	r3, [r7, #4]
 8008cba:	681b      	ldr	r3, [r3, #0]
 8008cbc:	4a6e      	ldr	r2, [pc, #440]	@ (8008e78 <HAL_DMA_Abort+0x228>)
 8008cbe:	4293      	cmp	r3, r2
 8008cc0:	d031      	beq.n	8008d26 <HAL_DMA_Abort+0xd6>
 8008cc2:	687b      	ldr	r3, [r7, #4]
 8008cc4:	681b      	ldr	r3, [r3, #0]
 8008cc6:	4a6d      	ldr	r2, [pc, #436]	@ (8008e7c <HAL_DMA_Abort+0x22c>)
 8008cc8:	4293      	cmp	r3, r2
 8008cca:	d02c      	beq.n	8008d26 <HAL_DMA_Abort+0xd6>
 8008ccc:	687b      	ldr	r3, [r7, #4]
 8008cce:	681b      	ldr	r3, [r3, #0]
 8008cd0:	4a6b      	ldr	r2, [pc, #428]	@ (8008e80 <HAL_DMA_Abort+0x230>)
 8008cd2:	4293      	cmp	r3, r2
 8008cd4:	d027      	beq.n	8008d26 <HAL_DMA_Abort+0xd6>
 8008cd6:	687b      	ldr	r3, [r7, #4]
 8008cd8:	681b      	ldr	r3, [r3, #0]
 8008cda:	4a6a      	ldr	r2, [pc, #424]	@ (8008e84 <HAL_DMA_Abort+0x234>)
 8008cdc:	4293      	cmp	r3, r2
 8008cde:	d022      	beq.n	8008d26 <HAL_DMA_Abort+0xd6>
 8008ce0:	687b      	ldr	r3, [r7, #4]
 8008ce2:	681b      	ldr	r3, [r3, #0]
 8008ce4:	4a68      	ldr	r2, [pc, #416]	@ (8008e88 <HAL_DMA_Abort+0x238>)
 8008ce6:	4293      	cmp	r3, r2
 8008ce8:	d01d      	beq.n	8008d26 <HAL_DMA_Abort+0xd6>
 8008cea:	687b      	ldr	r3, [r7, #4]
 8008cec:	681b      	ldr	r3, [r3, #0]
 8008cee:	4a67      	ldr	r2, [pc, #412]	@ (8008e8c <HAL_DMA_Abort+0x23c>)
 8008cf0:	4293      	cmp	r3, r2
 8008cf2:	d018      	beq.n	8008d26 <HAL_DMA_Abort+0xd6>
 8008cf4:	687b      	ldr	r3, [r7, #4]
 8008cf6:	681b      	ldr	r3, [r3, #0]
 8008cf8:	4a65      	ldr	r2, [pc, #404]	@ (8008e90 <HAL_DMA_Abort+0x240>)
 8008cfa:	4293      	cmp	r3, r2
 8008cfc:	d013      	beq.n	8008d26 <HAL_DMA_Abort+0xd6>
 8008cfe:	687b      	ldr	r3, [r7, #4]
 8008d00:	681b      	ldr	r3, [r3, #0]
 8008d02:	4a64      	ldr	r2, [pc, #400]	@ (8008e94 <HAL_DMA_Abort+0x244>)
 8008d04:	4293      	cmp	r3, r2
 8008d06:	d00e      	beq.n	8008d26 <HAL_DMA_Abort+0xd6>
 8008d08:	687b      	ldr	r3, [r7, #4]
 8008d0a:	681b      	ldr	r3, [r3, #0]
 8008d0c:	4a62      	ldr	r2, [pc, #392]	@ (8008e98 <HAL_DMA_Abort+0x248>)
 8008d0e:	4293      	cmp	r3, r2
 8008d10:	d009      	beq.n	8008d26 <HAL_DMA_Abort+0xd6>
 8008d12:	687b      	ldr	r3, [r7, #4]
 8008d14:	681b      	ldr	r3, [r3, #0]
 8008d16:	4a61      	ldr	r2, [pc, #388]	@ (8008e9c <HAL_DMA_Abort+0x24c>)
 8008d18:	4293      	cmp	r3, r2
 8008d1a:	d004      	beq.n	8008d26 <HAL_DMA_Abort+0xd6>
 8008d1c:	687b      	ldr	r3, [r7, #4]
 8008d1e:	681b      	ldr	r3, [r3, #0]
 8008d20:	4a5f      	ldr	r2, [pc, #380]	@ (8008ea0 <HAL_DMA_Abort+0x250>)
 8008d22:	4293      	cmp	r3, r2
 8008d24:	d101      	bne.n	8008d2a <HAL_DMA_Abort+0xda>
 8008d26:	2301      	movs	r3, #1
 8008d28:	e000      	b.n	8008d2c <HAL_DMA_Abort+0xdc>
 8008d2a:	2300      	movs	r3, #0
 8008d2c:	2b00      	cmp	r3, #0
 8008d2e:	d013      	beq.n	8008d58 <HAL_DMA_Abort+0x108>
    {
       /* Disable DMA All Interrupts  */
      ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME | DMA_IT_HT);
 8008d30:	687b      	ldr	r3, [r7, #4]
 8008d32:	681b      	ldr	r3, [r3, #0]
 8008d34:	681a      	ldr	r2, [r3, #0]
 8008d36:	687b      	ldr	r3, [r7, #4]
 8008d38:	681b      	ldr	r3, [r3, #0]
 8008d3a:	f022 021e 	bic.w	r2, r2, #30
 8008d3e:	601a      	str	r2, [r3, #0]
      ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR &= ~(DMA_IT_FE);
 8008d40:	687b      	ldr	r3, [r7, #4]
 8008d42:	681b      	ldr	r3, [r3, #0]
 8008d44:	695a      	ldr	r2, [r3, #20]
 8008d46:	687b      	ldr	r3, [r7, #4]
 8008d48:	681b      	ldr	r3, [r3, #0]
 8008d4a:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8008d4e:	615a      	str	r2, [r3, #20]

      enableRegister = (__IO uint32_t *)(&(((DMA_Stream_TypeDef   *)hdma->Instance)->CR));
 8008d50:	687b      	ldr	r3, [r7, #4]
 8008d52:	681b      	ldr	r3, [r3, #0]
 8008d54:	617b      	str	r3, [r7, #20]
 8008d56:	e00a      	b.n	8008d6e <HAL_DMA_Abort+0x11e>
    }
    else /* BDMA channel */
    {
      /* Disable DMA All Interrupts */
      ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  &= ~(BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE);
 8008d58:	687b      	ldr	r3, [r7, #4]
 8008d5a:	681b      	ldr	r3, [r3, #0]
 8008d5c:	681a      	ldr	r2, [r3, #0]
 8008d5e:	687b      	ldr	r3, [r7, #4]
 8008d60:	681b      	ldr	r3, [r3, #0]
 8008d62:	f022 020e 	bic.w	r2, r2, #14
 8008d66:	601a      	str	r2, [r3, #0]

      enableRegister = (__IO uint32_t *)(&(((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR));
 8008d68:	687b      	ldr	r3, [r7, #4]
 8008d6a:	681b      	ldr	r3, [r3, #0]
 8008d6c:	617b      	str	r3, [r7, #20]
    }

    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8008d6e:	687b      	ldr	r3, [r7, #4]
 8008d70:	681b      	ldr	r3, [r3, #0]
 8008d72:	4a3c      	ldr	r2, [pc, #240]	@ (8008e64 <HAL_DMA_Abort+0x214>)
 8008d74:	4293      	cmp	r3, r2
 8008d76:	d072      	beq.n	8008e5e <HAL_DMA_Abort+0x20e>
 8008d78:	687b      	ldr	r3, [r7, #4]
 8008d7a:	681b      	ldr	r3, [r3, #0]
 8008d7c:	4a3a      	ldr	r2, [pc, #232]	@ (8008e68 <HAL_DMA_Abort+0x218>)
 8008d7e:	4293      	cmp	r3, r2
 8008d80:	d06d      	beq.n	8008e5e <HAL_DMA_Abort+0x20e>
 8008d82:	687b      	ldr	r3, [r7, #4]
 8008d84:	681b      	ldr	r3, [r3, #0]
 8008d86:	4a39      	ldr	r2, [pc, #228]	@ (8008e6c <HAL_DMA_Abort+0x21c>)
 8008d88:	4293      	cmp	r3, r2
 8008d8a:	d068      	beq.n	8008e5e <HAL_DMA_Abort+0x20e>
 8008d8c:	687b      	ldr	r3, [r7, #4]
 8008d8e:	681b      	ldr	r3, [r3, #0]
 8008d90:	4a37      	ldr	r2, [pc, #220]	@ (8008e70 <HAL_DMA_Abort+0x220>)
 8008d92:	4293      	cmp	r3, r2
 8008d94:	d063      	beq.n	8008e5e <HAL_DMA_Abort+0x20e>
 8008d96:	687b      	ldr	r3, [r7, #4]
 8008d98:	681b      	ldr	r3, [r3, #0]
 8008d9a:	4a36      	ldr	r2, [pc, #216]	@ (8008e74 <HAL_DMA_Abort+0x224>)
 8008d9c:	4293      	cmp	r3, r2
 8008d9e:	d05e      	beq.n	8008e5e <HAL_DMA_Abort+0x20e>
 8008da0:	687b      	ldr	r3, [r7, #4]
 8008da2:	681b      	ldr	r3, [r3, #0]
 8008da4:	4a34      	ldr	r2, [pc, #208]	@ (8008e78 <HAL_DMA_Abort+0x228>)
 8008da6:	4293      	cmp	r3, r2
 8008da8:	d059      	beq.n	8008e5e <HAL_DMA_Abort+0x20e>
 8008daa:	687b      	ldr	r3, [r7, #4]
 8008dac:	681b      	ldr	r3, [r3, #0]
 8008dae:	4a33      	ldr	r2, [pc, #204]	@ (8008e7c <HAL_DMA_Abort+0x22c>)
 8008db0:	4293      	cmp	r3, r2
 8008db2:	d054      	beq.n	8008e5e <HAL_DMA_Abort+0x20e>
 8008db4:	687b      	ldr	r3, [r7, #4]
 8008db6:	681b      	ldr	r3, [r3, #0]
 8008db8:	4a31      	ldr	r2, [pc, #196]	@ (8008e80 <HAL_DMA_Abort+0x230>)
 8008dba:	4293      	cmp	r3, r2
 8008dbc:	d04f      	beq.n	8008e5e <HAL_DMA_Abort+0x20e>
 8008dbe:	687b      	ldr	r3, [r7, #4]
 8008dc0:	681b      	ldr	r3, [r3, #0]
 8008dc2:	4a30      	ldr	r2, [pc, #192]	@ (8008e84 <HAL_DMA_Abort+0x234>)
 8008dc4:	4293      	cmp	r3, r2
 8008dc6:	d04a      	beq.n	8008e5e <HAL_DMA_Abort+0x20e>
 8008dc8:	687b      	ldr	r3, [r7, #4]
 8008dca:	681b      	ldr	r3, [r3, #0]
 8008dcc:	4a2e      	ldr	r2, [pc, #184]	@ (8008e88 <HAL_DMA_Abort+0x238>)
 8008dce:	4293      	cmp	r3, r2
 8008dd0:	d045      	beq.n	8008e5e <HAL_DMA_Abort+0x20e>
 8008dd2:	687b      	ldr	r3, [r7, #4]
 8008dd4:	681b      	ldr	r3, [r3, #0]
 8008dd6:	4a2d      	ldr	r2, [pc, #180]	@ (8008e8c <HAL_DMA_Abort+0x23c>)
 8008dd8:	4293      	cmp	r3, r2
 8008dda:	d040      	beq.n	8008e5e <HAL_DMA_Abort+0x20e>
 8008ddc:	687b      	ldr	r3, [r7, #4]
 8008dde:	681b      	ldr	r3, [r3, #0]
 8008de0:	4a2b      	ldr	r2, [pc, #172]	@ (8008e90 <HAL_DMA_Abort+0x240>)
 8008de2:	4293      	cmp	r3, r2
 8008de4:	d03b      	beq.n	8008e5e <HAL_DMA_Abort+0x20e>
 8008de6:	687b      	ldr	r3, [r7, #4]
 8008de8:	681b      	ldr	r3, [r3, #0]
 8008dea:	4a2a      	ldr	r2, [pc, #168]	@ (8008e94 <HAL_DMA_Abort+0x244>)
 8008dec:	4293      	cmp	r3, r2
 8008dee:	d036      	beq.n	8008e5e <HAL_DMA_Abort+0x20e>
 8008df0:	687b      	ldr	r3, [r7, #4]
 8008df2:	681b      	ldr	r3, [r3, #0]
 8008df4:	4a28      	ldr	r2, [pc, #160]	@ (8008e98 <HAL_DMA_Abort+0x248>)
 8008df6:	4293      	cmp	r3, r2
 8008df8:	d031      	beq.n	8008e5e <HAL_DMA_Abort+0x20e>
 8008dfa:	687b      	ldr	r3, [r7, #4]
 8008dfc:	681b      	ldr	r3, [r3, #0]
 8008dfe:	4a27      	ldr	r2, [pc, #156]	@ (8008e9c <HAL_DMA_Abort+0x24c>)
 8008e00:	4293      	cmp	r3, r2
 8008e02:	d02c      	beq.n	8008e5e <HAL_DMA_Abort+0x20e>
 8008e04:	687b      	ldr	r3, [r7, #4]
 8008e06:	681b      	ldr	r3, [r3, #0]
 8008e08:	4a25      	ldr	r2, [pc, #148]	@ (8008ea0 <HAL_DMA_Abort+0x250>)
 8008e0a:	4293      	cmp	r3, r2
 8008e0c:	d027      	beq.n	8008e5e <HAL_DMA_Abort+0x20e>
 8008e0e:	687b      	ldr	r3, [r7, #4]
 8008e10:	681b      	ldr	r3, [r3, #0]
 8008e12:	4a24      	ldr	r2, [pc, #144]	@ (8008ea4 <HAL_DMA_Abort+0x254>)
 8008e14:	4293      	cmp	r3, r2
 8008e16:	d022      	beq.n	8008e5e <HAL_DMA_Abort+0x20e>
 8008e18:	687b      	ldr	r3, [r7, #4]
 8008e1a:	681b      	ldr	r3, [r3, #0]
 8008e1c:	4a22      	ldr	r2, [pc, #136]	@ (8008ea8 <HAL_DMA_Abort+0x258>)
 8008e1e:	4293      	cmp	r3, r2
 8008e20:	d01d      	beq.n	8008e5e <HAL_DMA_Abort+0x20e>
 8008e22:	687b      	ldr	r3, [r7, #4]
 8008e24:	681b      	ldr	r3, [r3, #0]
 8008e26:	4a21      	ldr	r2, [pc, #132]	@ (8008eac <HAL_DMA_Abort+0x25c>)
 8008e28:	4293      	cmp	r3, r2
 8008e2a:	d018      	beq.n	8008e5e <HAL_DMA_Abort+0x20e>
 8008e2c:	687b      	ldr	r3, [r7, #4]
 8008e2e:	681b      	ldr	r3, [r3, #0]
 8008e30:	4a1f      	ldr	r2, [pc, #124]	@ (8008eb0 <HAL_DMA_Abort+0x260>)
 8008e32:	4293      	cmp	r3, r2
 8008e34:	d013      	beq.n	8008e5e <HAL_DMA_Abort+0x20e>
 8008e36:	687b      	ldr	r3, [r7, #4]
 8008e38:	681b      	ldr	r3, [r3, #0]
 8008e3a:	4a1e      	ldr	r2, [pc, #120]	@ (8008eb4 <HAL_DMA_Abort+0x264>)
 8008e3c:	4293      	cmp	r3, r2
 8008e3e:	d00e      	beq.n	8008e5e <HAL_DMA_Abort+0x20e>
 8008e40:	687b      	ldr	r3, [r7, #4]
 8008e42:	681b      	ldr	r3, [r3, #0]
 8008e44:	4a1c      	ldr	r2, [pc, #112]	@ (8008eb8 <HAL_DMA_Abort+0x268>)
 8008e46:	4293      	cmp	r3, r2
 8008e48:	d009      	beq.n	8008e5e <HAL_DMA_Abort+0x20e>
 8008e4a:	687b      	ldr	r3, [r7, #4]
 8008e4c:	681b      	ldr	r3, [r3, #0]
 8008e4e:	4a1b      	ldr	r2, [pc, #108]	@ (8008ebc <HAL_DMA_Abort+0x26c>)
 8008e50:	4293      	cmp	r3, r2
 8008e52:	d004      	beq.n	8008e5e <HAL_DMA_Abort+0x20e>
 8008e54:	687b      	ldr	r3, [r7, #4]
 8008e56:	681b      	ldr	r3, [r3, #0]
 8008e58:	4a19      	ldr	r2, [pc, #100]	@ (8008ec0 <HAL_DMA_Abort+0x270>)
 8008e5a:	4293      	cmp	r3, r2
 8008e5c:	d132      	bne.n	8008ec4 <HAL_DMA_Abort+0x274>
 8008e5e:	2301      	movs	r3, #1
 8008e60:	e031      	b.n	8008ec6 <HAL_DMA_Abort+0x276>
 8008e62:	bf00      	nop
 8008e64:	40020010 	.word	0x40020010
 8008e68:	40020028 	.word	0x40020028
 8008e6c:	40020040 	.word	0x40020040
 8008e70:	40020058 	.word	0x40020058
 8008e74:	40020070 	.word	0x40020070
 8008e78:	40020088 	.word	0x40020088
 8008e7c:	400200a0 	.word	0x400200a0
 8008e80:	400200b8 	.word	0x400200b8
 8008e84:	40020410 	.word	0x40020410
 8008e88:	40020428 	.word	0x40020428
 8008e8c:	40020440 	.word	0x40020440
 8008e90:	40020458 	.word	0x40020458
 8008e94:	40020470 	.word	0x40020470
 8008e98:	40020488 	.word	0x40020488
 8008e9c:	400204a0 	.word	0x400204a0
 8008ea0:	400204b8 	.word	0x400204b8
 8008ea4:	58025408 	.word	0x58025408
 8008ea8:	5802541c 	.word	0x5802541c
 8008eac:	58025430 	.word	0x58025430
 8008eb0:	58025444 	.word	0x58025444
 8008eb4:	58025458 	.word	0x58025458
 8008eb8:	5802546c 	.word	0x5802546c
 8008ebc:	58025480 	.word	0x58025480
 8008ec0:	58025494 	.word	0x58025494
 8008ec4:	2300      	movs	r3, #0
 8008ec6:	2b00      	cmp	r3, #0
 8008ec8:	d007      	beq.n	8008eda <HAL_DMA_Abort+0x28a>
    {
      /* disable the DMAMUX sync overrun IT */
      hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8008eca:	687b      	ldr	r3, [r7, #4]
 8008ecc:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8008ece:	681a      	ldr	r2, [r3, #0]
 8008ed0:	687b      	ldr	r3, [r7, #4]
 8008ed2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8008ed4:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8008ed8:	601a      	str	r2, [r3, #0]
    }

    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8008eda:	687b      	ldr	r3, [r7, #4]
 8008edc:	681b      	ldr	r3, [r3, #0]
 8008ede:	4a6d      	ldr	r2, [pc, #436]	@ (8009094 <HAL_DMA_Abort+0x444>)
 8008ee0:	4293      	cmp	r3, r2
 8008ee2:	d04a      	beq.n	8008f7a <HAL_DMA_Abort+0x32a>
 8008ee4:	687b      	ldr	r3, [r7, #4]
 8008ee6:	681b      	ldr	r3, [r3, #0]
 8008ee8:	4a6b      	ldr	r2, [pc, #428]	@ (8009098 <HAL_DMA_Abort+0x448>)
 8008eea:	4293      	cmp	r3, r2
 8008eec:	d045      	beq.n	8008f7a <HAL_DMA_Abort+0x32a>
 8008eee:	687b      	ldr	r3, [r7, #4]
 8008ef0:	681b      	ldr	r3, [r3, #0]
 8008ef2:	4a6a      	ldr	r2, [pc, #424]	@ (800909c <HAL_DMA_Abort+0x44c>)
 8008ef4:	4293      	cmp	r3, r2
 8008ef6:	d040      	beq.n	8008f7a <HAL_DMA_Abort+0x32a>
 8008ef8:	687b      	ldr	r3, [r7, #4]
 8008efa:	681b      	ldr	r3, [r3, #0]
 8008efc:	4a68      	ldr	r2, [pc, #416]	@ (80090a0 <HAL_DMA_Abort+0x450>)
 8008efe:	4293      	cmp	r3, r2
 8008f00:	d03b      	beq.n	8008f7a <HAL_DMA_Abort+0x32a>
 8008f02:	687b      	ldr	r3, [r7, #4]
 8008f04:	681b      	ldr	r3, [r3, #0]
 8008f06:	4a67      	ldr	r2, [pc, #412]	@ (80090a4 <HAL_DMA_Abort+0x454>)
 8008f08:	4293      	cmp	r3, r2
 8008f0a:	d036      	beq.n	8008f7a <HAL_DMA_Abort+0x32a>
 8008f0c:	687b      	ldr	r3, [r7, #4]
 8008f0e:	681b      	ldr	r3, [r3, #0]
 8008f10:	4a65      	ldr	r2, [pc, #404]	@ (80090a8 <HAL_DMA_Abort+0x458>)
 8008f12:	4293      	cmp	r3, r2
 8008f14:	d031      	beq.n	8008f7a <HAL_DMA_Abort+0x32a>
 8008f16:	687b      	ldr	r3, [r7, #4]
 8008f18:	681b      	ldr	r3, [r3, #0]
 8008f1a:	4a64      	ldr	r2, [pc, #400]	@ (80090ac <HAL_DMA_Abort+0x45c>)
 8008f1c:	4293      	cmp	r3, r2
 8008f1e:	d02c      	beq.n	8008f7a <HAL_DMA_Abort+0x32a>
 8008f20:	687b      	ldr	r3, [r7, #4]
 8008f22:	681b      	ldr	r3, [r3, #0]
 8008f24:	4a62      	ldr	r2, [pc, #392]	@ (80090b0 <HAL_DMA_Abort+0x460>)
 8008f26:	4293      	cmp	r3, r2
 8008f28:	d027      	beq.n	8008f7a <HAL_DMA_Abort+0x32a>
 8008f2a:	687b      	ldr	r3, [r7, #4]
 8008f2c:	681b      	ldr	r3, [r3, #0]
 8008f2e:	4a61      	ldr	r2, [pc, #388]	@ (80090b4 <HAL_DMA_Abort+0x464>)
 8008f30:	4293      	cmp	r3, r2
 8008f32:	d022      	beq.n	8008f7a <HAL_DMA_Abort+0x32a>
 8008f34:	687b      	ldr	r3, [r7, #4]
 8008f36:	681b      	ldr	r3, [r3, #0]
 8008f38:	4a5f      	ldr	r2, [pc, #380]	@ (80090b8 <HAL_DMA_Abort+0x468>)
 8008f3a:	4293      	cmp	r3, r2
 8008f3c:	d01d      	beq.n	8008f7a <HAL_DMA_Abort+0x32a>
 8008f3e:	687b      	ldr	r3, [r7, #4]
 8008f40:	681b      	ldr	r3, [r3, #0]
 8008f42:	4a5e      	ldr	r2, [pc, #376]	@ (80090bc <HAL_DMA_Abort+0x46c>)
 8008f44:	4293      	cmp	r3, r2
 8008f46:	d018      	beq.n	8008f7a <HAL_DMA_Abort+0x32a>
 8008f48:	687b      	ldr	r3, [r7, #4]
 8008f4a:	681b      	ldr	r3, [r3, #0]
 8008f4c:	4a5c      	ldr	r2, [pc, #368]	@ (80090c0 <HAL_DMA_Abort+0x470>)
 8008f4e:	4293      	cmp	r3, r2
 8008f50:	d013      	beq.n	8008f7a <HAL_DMA_Abort+0x32a>
 8008f52:	687b      	ldr	r3, [r7, #4]
 8008f54:	681b      	ldr	r3, [r3, #0]
 8008f56:	4a5b      	ldr	r2, [pc, #364]	@ (80090c4 <HAL_DMA_Abort+0x474>)
 8008f58:	4293      	cmp	r3, r2
 8008f5a:	d00e      	beq.n	8008f7a <HAL_DMA_Abort+0x32a>
 8008f5c:	687b      	ldr	r3, [r7, #4]
 8008f5e:	681b      	ldr	r3, [r3, #0]
 8008f60:	4a59      	ldr	r2, [pc, #356]	@ (80090c8 <HAL_DMA_Abort+0x478>)
 8008f62:	4293      	cmp	r3, r2
 8008f64:	d009      	beq.n	8008f7a <HAL_DMA_Abort+0x32a>
 8008f66:	687b      	ldr	r3, [r7, #4]
 8008f68:	681b      	ldr	r3, [r3, #0]
 8008f6a:	4a58      	ldr	r2, [pc, #352]	@ (80090cc <HAL_DMA_Abort+0x47c>)
 8008f6c:	4293      	cmp	r3, r2
 8008f6e:	d004      	beq.n	8008f7a <HAL_DMA_Abort+0x32a>
 8008f70:	687b      	ldr	r3, [r7, #4]
 8008f72:	681b      	ldr	r3, [r3, #0]
 8008f74:	4a56      	ldr	r2, [pc, #344]	@ (80090d0 <HAL_DMA_Abort+0x480>)
 8008f76:	4293      	cmp	r3, r2
 8008f78:	d108      	bne.n	8008f8c <HAL_DMA_Abort+0x33c>
 8008f7a:	687b      	ldr	r3, [r7, #4]
 8008f7c:	681b      	ldr	r3, [r3, #0]
 8008f7e:	681a      	ldr	r2, [r3, #0]
 8008f80:	687b      	ldr	r3, [r7, #4]
 8008f82:	681b      	ldr	r3, [r3, #0]
 8008f84:	f022 0201 	bic.w	r2, r2, #1
 8008f88:	601a      	str	r2, [r3, #0]
 8008f8a:	e007      	b.n	8008f9c <HAL_DMA_Abort+0x34c>
 8008f8c:	687b      	ldr	r3, [r7, #4]
 8008f8e:	681b      	ldr	r3, [r3, #0]
 8008f90:	681a      	ldr	r2, [r3, #0]
 8008f92:	687b      	ldr	r3, [r7, #4]
 8008f94:	681b      	ldr	r3, [r3, #0]
 8008f96:	f022 0201 	bic.w	r2, r2, #1
 8008f9a:	601a      	str	r2, [r3, #0]

    /* Check if the DMA Stream is effectively disabled */
    while(((*enableRegister) & DMA_SxCR_EN) != 0U)
 8008f9c:	e013      	b.n	8008fc6 <HAL_DMA_Abort+0x376>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8008f9e:	f7fc fea7 	bl	8005cf0 <HAL_GetTick>
 8008fa2:	4602      	mov	r2, r0
 8008fa4:	693b      	ldr	r3, [r7, #16]
 8008fa6:	1ad3      	subs	r3, r2, r3
 8008fa8:	2b05      	cmp	r3, #5
 8008faa:	d90c      	bls.n	8008fc6 <HAL_DMA_Abort+0x376>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8008fac:	687b      	ldr	r3, [r7, #4]
 8008fae:	2220      	movs	r2, #32
 8008fb0:	655a      	str	r2, [r3, #84]	@ 0x54

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_ERROR;
 8008fb2:	687b      	ldr	r3, [r7, #4]
 8008fb4:	2203      	movs	r2, #3
 8008fb6:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8008fba:	687b      	ldr	r3, [r7, #4]
 8008fbc:	2200      	movs	r2, #0
 8008fbe:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        return HAL_ERROR;
 8008fc2:	2301      	movs	r3, #1
 8008fc4:	e12d      	b.n	8009222 <HAL_DMA_Abort+0x5d2>
    while(((*enableRegister) & DMA_SxCR_EN) != 0U)
 8008fc6:	697b      	ldr	r3, [r7, #20]
 8008fc8:	681b      	ldr	r3, [r3, #0]
 8008fca:	f003 0301 	and.w	r3, r3, #1
 8008fce:	2b00      	cmp	r3, #0
 8008fd0:	d1e5      	bne.n	8008f9e <HAL_DMA_Abort+0x34e>
      }
    }

    /* Clear all interrupt flags at correct offset within the register */
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8008fd2:	687b      	ldr	r3, [r7, #4]
 8008fd4:	681b      	ldr	r3, [r3, #0]
 8008fd6:	4a2f      	ldr	r2, [pc, #188]	@ (8009094 <HAL_DMA_Abort+0x444>)
 8008fd8:	4293      	cmp	r3, r2
 8008fda:	d04a      	beq.n	8009072 <HAL_DMA_Abort+0x422>
 8008fdc:	687b      	ldr	r3, [r7, #4]
 8008fde:	681b      	ldr	r3, [r3, #0]
 8008fe0:	4a2d      	ldr	r2, [pc, #180]	@ (8009098 <HAL_DMA_Abort+0x448>)
 8008fe2:	4293      	cmp	r3, r2
 8008fe4:	d045      	beq.n	8009072 <HAL_DMA_Abort+0x422>
 8008fe6:	687b      	ldr	r3, [r7, #4]
 8008fe8:	681b      	ldr	r3, [r3, #0]
 8008fea:	4a2c      	ldr	r2, [pc, #176]	@ (800909c <HAL_DMA_Abort+0x44c>)
 8008fec:	4293      	cmp	r3, r2
 8008fee:	d040      	beq.n	8009072 <HAL_DMA_Abort+0x422>
 8008ff0:	687b      	ldr	r3, [r7, #4]
 8008ff2:	681b      	ldr	r3, [r3, #0]
 8008ff4:	4a2a      	ldr	r2, [pc, #168]	@ (80090a0 <HAL_DMA_Abort+0x450>)
 8008ff6:	4293      	cmp	r3, r2
 8008ff8:	d03b      	beq.n	8009072 <HAL_DMA_Abort+0x422>
 8008ffa:	687b      	ldr	r3, [r7, #4]
 8008ffc:	681b      	ldr	r3, [r3, #0]
 8008ffe:	4a29      	ldr	r2, [pc, #164]	@ (80090a4 <HAL_DMA_Abort+0x454>)
 8009000:	4293      	cmp	r3, r2
 8009002:	d036      	beq.n	8009072 <HAL_DMA_Abort+0x422>
 8009004:	687b      	ldr	r3, [r7, #4]
 8009006:	681b      	ldr	r3, [r3, #0]
 8009008:	4a27      	ldr	r2, [pc, #156]	@ (80090a8 <HAL_DMA_Abort+0x458>)
 800900a:	4293      	cmp	r3, r2
 800900c:	d031      	beq.n	8009072 <HAL_DMA_Abort+0x422>
 800900e:	687b      	ldr	r3, [r7, #4]
 8009010:	681b      	ldr	r3, [r3, #0]
 8009012:	4a26      	ldr	r2, [pc, #152]	@ (80090ac <HAL_DMA_Abort+0x45c>)
 8009014:	4293      	cmp	r3, r2
 8009016:	d02c      	beq.n	8009072 <HAL_DMA_Abort+0x422>
 8009018:	687b      	ldr	r3, [r7, #4]
 800901a:	681b      	ldr	r3, [r3, #0]
 800901c:	4a24      	ldr	r2, [pc, #144]	@ (80090b0 <HAL_DMA_Abort+0x460>)
 800901e:	4293      	cmp	r3, r2
 8009020:	d027      	beq.n	8009072 <HAL_DMA_Abort+0x422>
 8009022:	687b      	ldr	r3, [r7, #4]
 8009024:	681b      	ldr	r3, [r3, #0]
 8009026:	4a23      	ldr	r2, [pc, #140]	@ (80090b4 <HAL_DMA_Abort+0x464>)
 8009028:	4293      	cmp	r3, r2
 800902a:	d022      	beq.n	8009072 <HAL_DMA_Abort+0x422>
 800902c:	687b      	ldr	r3, [r7, #4]
 800902e:	681b      	ldr	r3, [r3, #0]
 8009030:	4a21      	ldr	r2, [pc, #132]	@ (80090b8 <HAL_DMA_Abort+0x468>)
 8009032:	4293      	cmp	r3, r2
 8009034:	d01d      	beq.n	8009072 <HAL_DMA_Abort+0x422>
 8009036:	687b      	ldr	r3, [r7, #4]
 8009038:	681b      	ldr	r3, [r3, #0]
 800903a:	4a20      	ldr	r2, [pc, #128]	@ (80090bc <HAL_DMA_Abort+0x46c>)
 800903c:	4293      	cmp	r3, r2
 800903e:	d018      	beq.n	8009072 <HAL_DMA_Abort+0x422>
 8009040:	687b      	ldr	r3, [r7, #4]
 8009042:	681b      	ldr	r3, [r3, #0]
 8009044:	4a1e      	ldr	r2, [pc, #120]	@ (80090c0 <HAL_DMA_Abort+0x470>)
 8009046:	4293      	cmp	r3, r2
 8009048:	d013      	beq.n	8009072 <HAL_DMA_Abort+0x422>
 800904a:	687b      	ldr	r3, [r7, #4]
 800904c:	681b      	ldr	r3, [r3, #0]
 800904e:	4a1d      	ldr	r2, [pc, #116]	@ (80090c4 <HAL_DMA_Abort+0x474>)
 8009050:	4293      	cmp	r3, r2
 8009052:	d00e      	beq.n	8009072 <HAL_DMA_Abort+0x422>
 8009054:	687b      	ldr	r3, [r7, #4]
 8009056:	681b      	ldr	r3, [r3, #0]
 8009058:	4a1b      	ldr	r2, [pc, #108]	@ (80090c8 <HAL_DMA_Abort+0x478>)
 800905a:	4293      	cmp	r3, r2
 800905c:	d009      	beq.n	8009072 <HAL_DMA_Abort+0x422>
 800905e:	687b      	ldr	r3, [r7, #4]
 8009060:	681b      	ldr	r3, [r3, #0]
 8009062:	4a1a      	ldr	r2, [pc, #104]	@ (80090cc <HAL_DMA_Abort+0x47c>)
 8009064:	4293      	cmp	r3, r2
 8009066:	d004      	beq.n	8009072 <HAL_DMA_Abort+0x422>
 8009068:	687b      	ldr	r3, [r7, #4]
 800906a:	681b      	ldr	r3, [r3, #0]
 800906c:	4a18      	ldr	r2, [pc, #96]	@ (80090d0 <HAL_DMA_Abort+0x480>)
 800906e:	4293      	cmp	r3, r2
 8009070:	d101      	bne.n	8009076 <HAL_DMA_Abort+0x426>
 8009072:	2301      	movs	r3, #1
 8009074:	e000      	b.n	8009078 <HAL_DMA_Abort+0x428>
 8009076:	2300      	movs	r3, #0
 8009078:	2b00      	cmp	r3, #0
 800907a:	d02b      	beq.n	80090d4 <HAL_DMA_Abort+0x484>
    {
      regs_dma = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800907c:	687b      	ldr	r3, [r7, #4]
 800907e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8009080:	60bb      	str	r3, [r7, #8]
      regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 8009082:	687b      	ldr	r3, [r7, #4]
 8009084:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8009086:	f003 031f 	and.w	r3, r3, #31
 800908a:	223f      	movs	r2, #63	@ 0x3f
 800908c:	409a      	lsls	r2, r3
 800908e:	68bb      	ldr	r3, [r7, #8]
 8009090:	609a      	str	r2, [r3, #8]
 8009092:	e02a      	b.n	80090ea <HAL_DMA_Abort+0x49a>
 8009094:	40020010 	.word	0x40020010
 8009098:	40020028 	.word	0x40020028
 800909c:	40020040 	.word	0x40020040
 80090a0:	40020058 	.word	0x40020058
 80090a4:	40020070 	.word	0x40020070
 80090a8:	40020088 	.word	0x40020088
 80090ac:	400200a0 	.word	0x400200a0
 80090b0:	400200b8 	.word	0x400200b8
 80090b4:	40020410 	.word	0x40020410
 80090b8:	40020428 	.word	0x40020428
 80090bc:	40020440 	.word	0x40020440
 80090c0:	40020458 	.word	0x40020458
 80090c4:	40020470 	.word	0x40020470
 80090c8:	40020488 	.word	0x40020488
 80090cc:	400204a0 	.word	0x400204a0
 80090d0:	400204b8 	.word	0x400204b8
    }
    else /* BDMA channel */
    {
      regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 80090d4:	687b      	ldr	r3, [r7, #4]
 80090d6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80090d8:	60fb      	str	r3, [r7, #12]
      regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 80090da:	687b      	ldr	r3, [r7, #4]
 80090dc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80090de:	f003 031f 	and.w	r3, r3, #31
 80090e2:	2201      	movs	r2, #1
 80090e4:	409a      	lsls	r2, r3
 80090e6:	68fb      	ldr	r3, [r7, #12]
 80090e8:	605a      	str	r2, [r3, #4]
    }

    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 80090ea:	687b      	ldr	r3, [r7, #4]
 80090ec:	681b      	ldr	r3, [r3, #0]
 80090ee:	4a4f      	ldr	r2, [pc, #316]	@ (800922c <HAL_DMA_Abort+0x5dc>)
 80090f0:	4293      	cmp	r3, r2
 80090f2:	d072      	beq.n	80091da <HAL_DMA_Abort+0x58a>
 80090f4:	687b      	ldr	r3, [r7, #4]
 80090f6:	681b      	ldr	r3, [r3, #0]
 80090f8:	4a4d      	ldr	r2, [pc, #308]	@ (8009230 <HAL_DMA_Abort+0x5e0>)
 80090fa:	4293      	cmp	r3, r2
 80090fc:	d06d      	beq.n	80091da <HAL_DMA_Abort+0x58a>
 80090fe:	687b      	ldr	r3, [r7, #4]
 8009100:	681b      	ldr	r3, [r3, #0]
 8009102:	4a4c      	ldr	r2, [pc, #304]	@ (8009234 <HAL_DMA_Abort+0x5e4>)
 8009104:	4293      	cmp	r3, r2
 8009106:	d068      	beq.n	80091da <HAL_DMA_Abort+0x58a>
 8009108:	687b      	ldr	r3, [r7, #4]
 800910a:	681b      	ldr	r3, [r3, #0]
 800910c:	4a4a      	ldr	r2, [pc, #296]	@ (8009238 <HAL_DMA_Abort+0x5e8>)
 800910e:	4293      	cmp	r3, r2
 8009110:	d063      	beq.n	80091da <HAL_DMA_Abort+0x58a>
 8009112:	687b      	ldr	r3, [r7, #4]
 8009114:	681b      	ldr	r3, [r3, #0]
 8009116:	4a49      	ldr	r2, [pc, #292]	@ (800923c <HAL_DMA_Abort+0x5ec>)
 8009118:	4293      	cmp	r3, r2
 800911a:	d05e      	beq.n	80091da <HAL_DMA_Abort+0x58a>
 800911c:	687b      	ldr	r3, [r7, #4]
 800911e:	681b      	ldr	r3, [r3, #0]
 8009120:	4a47      	ldr	r2, [pc, #284]	@ (8009240 <HAL_DMA_Abort+0x5f0>)
 8009122:	4293      	cmp	r3, r2
 8009124:	d059      	beq.n	80091da <HAL_DMA_Abort+0x58a>
 8009126:	687b      	ldr	r3, [r7, #4]
 8009128:	681b      	ldr	r3, [r3, #0]
 800912a:	4a46      	ldr	r2, [pc, #280]	@ (8009244 <HAL_DMA_Abort+0x5f4>)
 800912c:	4293      	cmp	r3, r2
 800912e:	d054      	beq.n	80091da <HAL_DMA_Abort+0x58a>
 8009130:	687b      	ldr	r3, [r7, #4]
 8009132:	681b      	ldr	r3, [r3, #0]
 8009134:	4a44      	ldr	r2, [pc, #272]	@ (8009248 <HAL_DMA_Abort+0x5f8>)
 8009136:	4293      	cmp	r3, r2
 8009138:	d04f      	beq.n	80091da <HAL_DMA_Abort+0x58a>
 800913a:	687b      	ldr	r3, [r7, #4]
 800913c:	681b      	ldr	r3, [r3, #0]
 800913e:	4a43      	ldr	r2, [pc, #268]	@ (800924c <HAL_DMA_Abort+0x5fc>)
 8009140:	4293      	cmp	r3, r2
 8009142:	d04a      	beq.n	80091da <HAL_DMA_Abort+0x58a>
 8009144:	687b      	ldr	r3, [r7, #4]
 8009146:	681b      	ldr	r3, [r3, #0]
 8009148:	4a41      	ldr	r2, [pc, #260]	@ (8009250 <HAL_DMA_Abort+0x600>)
 800914a:	4293      	cmp	r3, r2
 800914c:	d045      	beq.n	80091da <HAL_DMA_Abort+0x58a>
 800914e:	687b      	ldr	r3, [r7, #4]
 8009150:	681b      	ldr	r3, [r3, #0]
 8009152:	4a40      	ldr	r2, [pc, #256]	@ (8009254 <HAL_DMA_Abort+0x604>)
 8009154:	4293      	cmp	r3, r2
 8009156:	d040      	beq.n	80091da <HAL_DMA_Abort+0x58a>
 8009158:	687b      	ldr	r3, [r7, #4]
 800915a:	681b      	ldr	r3, [r3, #0]
 800915c:	4a3e      	ldr	r2, [pc, #248]	@ (8009258 <HAL_DMA_Abort+0x608>)
 800915e:	4293      	cmp	r3, r2
 8009160:	d03b      	beq.n	80091da <HAL_DMA_Abort+0x58a>
 8009162:	687b      	ldr	r3, [r7, #4]
 8009164:	681b      	ldr	r3, [r3, #0]
 8009166:	4a3d      	ldr	r2, [pc, #244]	@ (800925c <HAL_DMA_Abort+0x60c>)
 8009168:	4293      	cmp	r3, r2
 800916a:	d036      	beq.n	80091da <HAL_DMA_Abort+0x58a>
 800916c:	687b      	ldr	r3, [r7, #4]
 800916e:	681b      	ldr	r3, [r3, #0]
 8009170:	4a3b      	ldr	r2, [pc, #236]	@ (8009260 <HAL_DMA_Abort+0x610>)
 8009172:	4293      	cmp	r3, r2
 8009174:	d031      	beq.n	80091da <HAL_DMA_Abort+0x58a>
 8009176:	687b      	ldr	r3, [r7, #4]
 8009178:	681b      	ldr	r3, [r3, #0]
 800917a:	4a3a      	ldr	r2, [pc, #232]	@ (8009264 <HAL_DMA_Abort+0x614>)
 800917c:	4293      	cmp	r3, r2
 800917e:	d02c      	beq.n	80091da <HAL_DMA_Abort+0x58a>
 8009180:	687b      	ldr	r3, [r7, #4]
 8009182:	681b      	ldr	r3, [r3, #0]
 8009184:	4a38      	ldr	r2, [pc, #224]	@ (8009268 <HAL_DMA_Abort+0x618>)
 8009186:	4293      	cmp	r3, r2
 8009188:	d027      	beq.n	80091da <HAL_DMA_Abort+0x58a>
 800918a:	687b      	ldr	r3, [r7, #4]
 800918c:	681b      	ldr	r3, [r3, #0]
 800918e:	4a37      	ldr	r2, [pc, #220]	@ (800926c <HAL_DMA_Abort+0x61c>)
 8009190:	4293      	cmp	r3, r2
 8009192:	d022      	beq.n	80091da <HAL_DMA_Abort+0x58a>
 8009194:	687b      	ldr	r3, [r7, #4]
 8009196:	681b      	ldr	r3, [r3, #0]
 8009198:	4a35      	ldr	r2, [pc, #212]	@ (8009270 <HAL_DMA_Abort+0x620>)
 800919a:	4293      	cmp	r3, r2
 800919c:	d01d      	beq.n	80091da <HAL_DMA_Abort+0x58a>
 800919e:	687b      	ldr	r3, [r7, #4]
 80091a0:	681b      	ldr	r3, [r3, #0]
 80091a2:	4a34      	ldr	r2, [pc, #208]	@ (8009274 <HAL_DMA_Abort+0x624>)
 80091a4:	4293      	cmp	r3, r2
 80091a6:	d018      	beq.n	80091da <HAL_DMA_Abort+0x58a>
 80091a8:	687b      	ldr	r3, [r7, #4]
 80091aa:	681b      	ldr	r3, [r3, #0]
 80091ac:	4a32      	ldr	r2, [pc, #200]	@ (8009278 <HAL_DMA_Abort+0x628>)
 80091ae:	4293      	cmp	r3, r2
 80091b0:	d013      	beq.n	80091da <HAL_DMA_Abort+0x58a>
 80091b2:	687b      	ldr	r3, [r7, #4]
 80091b4:	681b      	ldr	r3, [r3, #0]
 80091b6:	4a31      	ldr	r2, [pc, #196]	@ (800927c <HAL_DMA_Abort+0x62c>)
 80091b8:	4293      	cmp	r3, r2
 80091ba:	d00e      	beq.n	80091da <HAL_DMA_Abort+0x58a>
 80091bc:	687b      	ldr	r3, [r7, #4]
 80091be:	681b      	ldr	r3, [r3, #0]
 80091c0:	4a2f      	ldr	r2, [pc, #188]	@ (8009280 <HAL_DMA_Abort+0x630>)
 80091c2:	4293      	cmp	r3, r2
 80091c4:	d009      	beq.n	80091da <HAL_DMA_Abort+0x58a>
 80091c6:	687b      	ldr	r3, [r7, #4]
 80091c8:	681b      	ldr	r3, [r3, #0]
 80091ca:	4a2e      	ldr	r2, [pc, #184]	@ (8009284 <HAL_DMA_Abort+0x634>)
 80091cc:	4293      	cmp	r3, r2
 80091ce:	d004      	beq.n	80091da <HAL_DMA_Abort+0x58a>
 80091d0:	687b      	ldr	r3, [r7, #4]
 80091d2:	681b      	ldr	r3, [r3, #0]
 80091d4:	4a2c      	ldr	r2, [pc, #176]	@ (8009288 <HAL_DMA_Abort+0x638>)
 80091d6:	4293      	cmp	r3, r2
 80091d8:	d101      	bne.n	80091de <HAL_DMA_Abort+0x58e>
 80091da:	2301      	movs	r3, #1
 80091dc:	e000      	b.n	80091e0 <HAL_DMA_Abort+0x590>
 80091de:	2300      	movs	r3, #0
 80091e0:	2b00      	cmp	r3, #0
 80091e2:	d015      	beq.n	8009210 <HAL_DMA_Abort+0x5c0>
    {
      /* Clear the DMAMUX synchro overrun flag */
      hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80091e4:	687b      	ldr	r3, [r7, #4]
 80091e6:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80091e8:	687a      	ldr	r2, [r7, #4]
 80091ea:	6e92      	ldr	r2, [r2, #104]	@ 0x68
 80091ec:	605a      	str	r2, [r3, #4]

      if(hdma->DMAmuxRequestGen != 0U)
 80091ee:	687b      	ldr	r3, [r7, #4]
 80091f0:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80091f2:	2b00      	cmp	r3, #0
 80091f4:	d00c      	beq.n	8009210 <HAL_DMA_Abort+0x5c0>
      {
        /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT */
        /* disable the request gen overrun IT */
        hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 80091f6:	687b      	ldr	r3, [r7, #4]
 80091f8:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80091fa:	681a      	ldr	r2, [r3, #0]
 80091fc:	687b      	ldr	r3, [r7, #4]
 80091fe:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8009200:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8009204:	601a      	str	r2, [r3, #0]

        /* Clear the DMAMUX request generator overrun flag */
        hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8009206:	687b      	ldr	r3, [r7, #4]
 8009208:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800920a:	687a      	ldr	r2, [r7, #4]
 800920c:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 800920e:	605a      	str	r2, [r3, #4]
      }
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8009210:	687b      	ldr	r3, [r7, #4]
 8009212:	2201      	movs	r2, #1
 8009214:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8009218:	687b      	ldr	r3, [r7, #4]
 800921a:	2200      	movs	r2, #0
 800921c:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  }

  return HAL_OK;
 8009220:	2300      	movs	r3, #0
}
 8009222:	4618      	mov	r0, r3
 8009224:	3718      	adds	r7, #24
 8009226:	46bd      	mov	sp, r7
 8009228:	bd80      	pop	{r7, pc}
 800922a:	bf00      	nop
 800922c:	40020010 	.word	0x40020010
 8009230:	40020028 	.word	0x40020028
 8009234:	40020040 	.word	0x40020040
 8009238:	40020058 	.word	0x40020058
 800923c:	40020070 	.word	0x40020070
 8009240:	40020088 	.word	0x40020088
 8009244:	400200a0 	.word	0x400200a0
 8009248:	400200b8 	.word	0x400200b8
 800924c:	40020410 	.word	0x40020410
 8009250:	40020428 	.word	0x40020428
 8009254:	40020440 	.word	0x40020440
 8009258:	40020458 	.word	0x40020458
 800925c:	40020470 	.word	0x40020470
 8009260:	40020488 	.word	0x40020488
 8009264:	400204a0 	.word	0x400204a0
 8009268:	400204b8 	.word	0x400204b8
 800926c:	58025408 	.word	0x58025408
 8009270:	5802541c 	.word	0x5802541c
 8009274:	58025430 	.word	0x58025430
 8009278:	58025444 	.word	0x58025444
 800927c:	58025458 	.word	0x58025458
 8009280:	5802546c 	.word	0x5802546c
 8009284:	58025480 	.word	0x58025480
 8009288:	58025494 	.word	0x58025494

0800928c <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 800928c:	b580      	push	{r7, lr}
 800928e:	b084      	sub	sp, #16
 8009290:	af00      	add	r7, sp, #0
 8009292:	6078      	str	r0, [r7, #4]
  BDMA_Base_Registers *regs_bdma;

  /* Check the DMA peripheral handle */
  if(hdma == NULL)
 8009294:	687b      	ldr	r3, [r7, #4]
 8009296:	2b00      	cmp	r3, #0
 8009298:	d101      	bne.n	800929e <HAL_DMA_Abort_IT+0x12>
  {
    return HAL_ERROR;
 800929a:	2301      	movs	r3, #1
 800929c:	e237      	b.n	800970e <HAL_DMA_Abort_IT+0x482>
  }

  if(hdma->State != HAL_DMA_STATE_BUSY)
 800929e:	687b      	ldr	r3, [r7, #4]
 80092a0:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80092a4:	b2db      	uxtb	r3, r3
 80092a6:	2b02      	cmp	r3, #2
 80092a8:	d004      	beq.n	80092b4 <HAL_DMA_Abort_IT+0x28>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80092aa:	687b      	ldr	r3, [r7, #4]
 80092ac:	2280      	movs	r2, #128	@ 0x80
 80092ae:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 80092b0:	2301      	movs	r3, #1
 80092b2:	e22c      	b.n	800970e <HAL_DMA_Abort_IT+0x482>
  }
  else
  {
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 80092b4:	687b      	ldr	r3, [r7, #4]
 80092b6:	681b      	ldr	r3, [r3, #0]
 80092b8:	4a5c      	ldr	r2, [pc, #368]	@ (800942c <HAL_DMA_Abort_IT+0x1a0>)
 80092ba:	4293      	cmp	r3, r2
 80092bc:	d04a      	beq.n	8009354 <HAL_DMA_Abort_IT+0xc8>
 80092be:	687b      	ldr	r3, [r7, #4]
 80092c0:	681b      	ldr	r3, [r3, #0]
 80092c2:	4a5b      	ldr	r2, [pc, #364]	@ (8009430 <HAL_DMA_Abort_IT+0x1a4>)
 80092c4:	4293      	cmp	r3, r2
 80092c6:	d045      	beq.n	8009354 <HAL_DMA_Abort_IT+0xc8>
 80092c8:	687b      	ldr	r3, [r7, #4]
 80092ca:	681b      	ldr	r3, [r3, #0]
 80092cc:	4a59      	ldr	r2, [pc, #356]	@ (8009434 <HAL_DMA_Abort_IT+0x1a8>)
 80092ce:	4293      	cmp	r3, r2
 80092d0:	d040      	beq.n	8009354 <HAL_DMA_Abort_IT+0xc8>
 80092d2:	687b      	ldr	r3, [r7, #4]
 80092d4:	681b      	ldr	r3, [r3, #0]
 80092d6:	4a58      	ldr	r2, [pc, #352]	@ (8009438 <HAL_DMA_Abort_IT+0x1ac>)
 80092d8:	4293      	cmp	r3, r2
 80092da:	d03b      	beq.n	8009354 <HAL_DMA_Abort_IT+0xc8>
 80092dc:	687b      	ldr	r3, [r7, #4]
 80092de:	681b      	ldr	r3, [r3, #0]
 80092e0:	4a56      	ldr	r2, [pc, #344]	@ (800943c <HAL_DMA_Abort_IT+0x1b0>)
 80092e2:	4293      	cmp	r3, r2
 80092e4:	d036      	beq.n	8009354 <HAL_DMA_Abort_IT+0xc8>
 80092e6:	687b      	ldr	r3, [r7, #4]
 80092e8:	681b      	ldr	r3, [r3, #0]
 80092ea:	4a55      	ldr	r2, [pc, #340]	@ (8009440 <HAL_DMA_Abort_IT+0x1b4>)
 80092ec:	4293      	cmp	r3, r2
 80092ee:	d031      	beq.n	8009354 <HAL_DMA_Abort_IT+0xc8>
 80092f0:	687b      	ldr	r3, [r7, #4]
 80092f2:	681b      	ldr	r3, [r3, #0]
 80092f4:	4a53      	ldr	r2, [pc, #332]	@ (8009444 <HAL_DMA_Abort_IT+0x1b8>)
 80092f6:	4293      	cmp	r3, r2
 80092f8:	d02c      	beq.n	8009354 <HAL_DMA_Abort_IT+0xc8>
 80092fa:	687b      	ldr	r3, [r7, #4]
 80092fc:	681b      	ldr	r3, [r3, #0]
 80092fe:	4a52      	ldr	r2, [pc, #328]	@ (8009448 <HAL_DMA_Abort_IT+0x1bc>)
 8009300:	4293      	cmp	r3, r2
 8009302:	d027      	beq.n	8009354 <HAL_DMA_Abort_IT+0xc8>
 8009304:	687b      	ldr	r3, [r7, #4]
 8009306:	681b      	ldr	r3, [r3, #0]
 8009308:	4a50      	ldr	r2, [pc, #320]	@ (800944c <HAL_DMA_Abort_IT+0x1c0>)
 800930a:	4293      	cmp	r3, r2
 800930c:	d022      	beq.n	8009354 <HAL_DMA_Abort_IT+0xc8>
 800930e:	687b      	ldr	r3, [r7, #4]
 8009310:	681b      	ldr	r3, [r3, #0]
 8009312:	4a4f      	ldr	r2, [pc, #316]	@ (8009450 <HAL_DMA_Abort_IT+0x1c4>)
 8009314:	4293      	cmp	r3, r2
 8009316:	d01d      	beq.n	8009354 <HAL_DMA_Abort_IT+0xc8>
 8009318:	687b      	ldr	r3, [r7, #4]
 800931a:	681b      	ldr	r3, [r3, #0]
 800931c:	4a4d      	ldr	r2, [pc, #308]	@ (8009454 <HAL_DMA_Abort_IT+0x1c8>)
 800931e:	4293      	cmp	r3, r2
 8009320:	d018      	beq.n	8009354 <HAL_DMA_Abort_IT+0xc8>
 8009322:	687b      	ldr	r3, [r7, #4]
 8009324:	681b      	ldr	r3, [r3, #0]
 8009326:	4a4c      	ldr	r2, [pc, #304]	@ (8009458 <HAL_DMA_Abort_IT+0x1cc>)
 8009328:	4293      	cmp	r3, r2
 800932a:	d013      	beq.n	8009354 <HAL_DMA_Abort_IT+0xc8>
 800932c:	687b      	ldr	r3, [r7, #4]
 800932e:	681b      	ldr	r3, [r3, #0]
 8009330:	4a4a      	ldr	r2, [pc, #296]	@ (800945c <HAL_DMA_Abort_IT+0x1d0>)
 8009332:	4293      	cmp	r3, r2
 8009334:	d00e      	beq.n	8009354 <HAL_DMA_Abort_IT+0xc8>
 8009336:	687b      	ldr	r3, [r7, #4]
 8009338:	681b      	ldr	r3, [r3, #0]
 800933a:	4a49      	ldr	r2, [pc, #292]	@ (8009460 <HAL_DMA_Abort_IT+0x1d4>)
 800933c:	4293      	cmp	r3, r2
 800933e:	d009      	beq.n	8009354 <HAL_DMA_Abort_IT+0xc8>
 8009340:	687b      	ldr	r3, [r7, #4]
 8009342:	681b      	ldr	r3, [r3, #0]
 8009344:	4a47      	ldr	r2, [pc, #284]	@ (8009464 <HAL_DMA_Abort_IT+0x1d8>)
 8009346:	4293      	cmp	r3, r2
 8009348:	d004      	beq.n	8009354 <HAL_DMA_Abort_IT+0xc8>
 800934a:	687b      	ldr	r3, [r7, #4]
 800934c:	681b      	ldr	r3, [r3, #0]
 800934e:	4a46      	ldr	r2, [pc, #280]	@ (8009468 <HAL_DMA_Abort_IT+0x1dc>)
 8009350:	4293      	cmp	r3, r2
 8009352:	d101      	bne.n	8009358 <HAL_DMA_Abort_IT+0xcc>
 8009354:	2301      	movs	r3, #1
 8009356:	e000      	b.n	800935a <HAL_DMA_Abort_IT+0xce>
 8009358:	2300      	movs	r3, #0
 800935a:	2b00      	cmp	r3, #0
 800935c:	f000 8086 	beq.w	800946c <HAL_DMA_Abort_IT+0x1e0>
    {
      /* Set Abort State  */
      hdma->State = HAL_DMA_STATE_ABORT;
 8009360:	687b      	ldr	r3, [r7, #4]
 8009362:	2204      	movs	r2, #4
 8009364:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8009368:	687b      	ldr	r3, [r7, #4]
 800936a:	681b      	ldr	r3, [r3, #0]
 800936c:	4a2f      	ldr	r2, [pc, #188]	@ (800942c <HAL_DMA_Abort_IT+0x1a0>)
 800936e:	4293      	cmp	r3, r2
 8009370:	d04a      	beq.n	8009408 <HAL_DMA_Abort_IT+0x17c>
 8009372:	687b      	ldr	r3, [r7, #4]
 8009374:	681b      	ldr	r3, [r3, #0]
 8009376:	4a2e      	ldr	r2, [pc, #184]	@ (8009430 <HAL_DMA_Abort_IT+0x1a4>)
 8009378:	4293      	cmp	r3, r2
 800937a:	d045      	beq.n	8009408 <HAL_DMA_Abort_IT+0x17c>
 800937c:	687b      	ldr	r3, [r7, #4]
 800937e:	681b      	ldr	r3, [r3, #0]
 8009380:	4a2c      	ldr	r2, [pc, #176]	@ (8009434 <HAL_DMA_Abort_IT+0x1a8>)
 8009382:	4293      	cmp	r3, r2
 8009384:	d040      	beq.n	8009408 <HAL_DMA_Abort_IT+0x17c>
 8009386:	687b      	ldr	r3, [r7, #4]
 8009388:	681b      	ldr	r3, [r3, #0]
 800938a:	4a2b      	ldr	r2, [pc, #172]	@ (8009438 <HAL_DMA_Abort_IT+0x1ac>)
 800938c:	4293      	cmp	r3, r2
 800938e:	d03b      	beq.n	8009408 <HAL_DMA_Abort_IT+0x17c>
 8009390:	687b      	ldr	r3, [r7, #4]
 8009392:	681b      	ldr	r3, [r3, #0]
 8009394:	4a29      	ldr	r2, [pc, #164]	@ (800943c <HAL_DMA_Abort_IT+0x1b0>)
 8009396:	4293      	cmp	r3, r2
 8009398:	d036      	beq.n	8009408 <HAL_DMA_Abort_IT+0x17c>
 800939a:	687b      	ldr	r3, [r7, #4]
 800939c:	681b      	ldr	r3, [r3, #0]
 800939e:	4a28      	ldr	r2, [pc, #160]	@ (8009440 <HAL_DMA_Abort_IT+0x1b4>)
 80093a0:	4293      	cmp	r3, r2
 80093a2:	d031      	beq.n	8009408 <HAL_DMA_Abort_IT+0x17c>
 80093a4:	687b      	ldr	r3, [r7, #4]
 80093a6:	681b      	ldr	r3, [r3, #0]
 80093a8:	4a26      	ldr	r2, [pc, #152]	@ (8009444 <HAL_DMA_Abort_IT+0x1b8>)
 80093aa:	4293      	cmp	r3, r2
 80093ac:	d02c      	beq.n	8009408 <HAL_DMA_Abort_IT+0x17c>
 80093ae:	687b      	ldr	r3, [r7, #4]
 80093b0:	681b      	ldr	r3, [r3, #0]
 80093b2:	4a25      	ldr	r2, [pc, #148]	@ (8009448 <HAL_DMA_Abort_IT+0x1bc>)
 80093b4:	4293      	cmp	r3, r2
 80093b6:	d027      	beq.n	8009408 <HAL_DMA_Abort_IT+0x17c>
 80093b8:	687b      	ldr	r3, [r7, #4]
 80093ba:	681b      	ldr	r3, [r3, #0]
 80093bc:	4a23      	ldr	r2, [pc, #140]	@ (800944c <HAL_DMA_Abort_IT+0x1c0>)
 80093be:	4293      	cmp	r3, r2
 80093c0:	d022      	beq.n	8009408 <HAL_DMA_Abort_IT+0x17c>
 80093c2:	687b      	ldr	r3, [r7, #4]
 80093c4:	681b      	ldr	r3, [r3, #0]
 80093c6:	4a22      	ldr	r2, [pc, #136]	@ (8009450 <HAL_DMA_Abort_IT+0x1c4>)
 80093c8:	4293      	cmp	r3, r2
 80093ca:	d01d      	beq.n	8009408 <HAL_DMA_Abort_IT+0x17c>
 80093cc:	687b      	ldr	r3, [r7, #4]
 80093ce:	681b      	ldr	r3, [r3, #0]
 80093d0:	4a20      	ldr	r2, [pc, #128]	@ (8009454 <HAL_DMA_Abort_IT+0x1c8>)
 80093d2:	4293      	cmp	r3, r2
 80093d4:	d018      	beq.n	8009408 <HAL_DMA_Abort_IT+0x17c>
 80093d6:	687b      	ldr	r3, [r7, #4]
 80093d8:	681b      	ldr	r3, [r3, #0]
 80093da:	4a1f      	ldr	r2, [pc, #124]	@ (8009458 <HAL_DMA_Abort_IT+0x1cc>)
 80093dc:	4293      	cmp	r3, r2
 80093de:	d013      	beq.n	8009408 <HAL_DMA_Abort_IT+0x17c>
 80093e0:	687b      	ldr	r3, [r7, #4]
 80093e2:	681b      	ldr	r3, [r3, #0]
 80093e4:	4a1d      	ldr	r2, [pc, #116]	@ (800945c <HAL_DMA_Abort_IT+0x1d0>)
 80093e6:	4293      	cmp	r3, r2
 80093e8:	d00e      	beq.n	8009408 <HAL_DMA_Abort_IT+0x17c>
 80093ea:	687b      	ldr	r3, [r7, #4]
 80093ec:	681b      	ldr	r3, [r3, #0]
 80093ee:	4a1c      	ldr	r2, [pc, #112]	@ (8009460 <HAL_DMA_Abort_IT+0x1d4>)
 80093f0:	4293      	cmp	r3, r2
 80093f2:	d009      	beq.n	8009408 <HAL_DMA_Abort_IT+0x17c>
 80093f4:	687b      	ldr	r3, [r7, #4]
 80093f6:	681b      	ldr	r3, [r3, #0]
 80093f8:	4a1a      	ldr	r2, [pc, #104]	@ (8009464 <HAL_DMA_Abort_IT+0x1d8>)
 80093fa:	4293      	cmp	r3, r2
 80093fc:	d004      	beq.n	8009408 <HAL_DMA_Abort_IT+0x17c>
 80093fe:	687b      	ldr	r3, [r7, #4]
 8009400:	681b      	ldr	r3, [r3, #0]
 8009402:	4a19      	ldr	r2, [pc, #100]	@ (8009468 <HAL_DMA_Abort_IT+0x1dc>)
 8009404:	4293      	cmp	r3, r2
 8009406:	d108      	bne.n	800941a <HAL_DMA_Abort_IT+0x18e>
 8009408:	687b      	ldr	r3, [r7, #4]
 800940a:	681b      	ldr	r3, [r3, #0]
 800940c:	681a      	ldr	r2, [r3, #0]
 800940e:	687b      	ldr	r3, [r7, #4]
 8009410:	681b      	ldr	r3, [r3, #0]
 8009412:	f022 0201 	bic.w	r2, r2, #1
 8009416:	601a      	str	r2, [r3, #0]
 8009418:	e178      	b.n	800970c <HAL_DMA_Abort_IT+0x480>
 800941a:	687b      	ldr	r3, [r7, #4]
 800941c:	681b      	ldr	r3, [r3, #0]
 800941e:	681a      	ldr	r2, [r3, #0]
 8009420:	687b      	ldr	r3, [r7, #4]
 8009422:	681b      	ldr	r3, [r3, #0]
 8009424:	f022 0201 	bic.w	r2, r2, #1
 8009428:	601a      	str	r2, [r3, #0]
 800942a:	e16f      	b.n	800970c <HAL_DMA_Abort_IT+0x480>
 800942c:	40020010 	.word	0x40020010
 8009430:	40020028 	.word	0x40020028
 8009434:	40020040 	.word	0x40020040
 8009438:	40020058 	.word	0x40020058
 800943c:	40020070 	.word	0x40020070
 8009440:	40020088 	.word	0x40020088
 8009444:	400200a0 	.word	0x400200a0
 8009448:	400200b8 	.word	0x400200b8
 800944c:	40020410 	.word	0x40020410
 8009450:	40020428 	.word	0x40020428
 8009454:	40020440 	.word	0x40020440
 8009458:	40020458 	.word	0x40020458
 800945c:	40020470 	.word	0x40020470
 8009460:	40020488 	.word	0x40020488
 8009464:	400204a0 	.word	0x400204a0
 8009468:	400204b8 	.word	0x400204b8
    }
    else /* BDMA channel */
    {
      /* Disable DMA All Interrupts  */
      ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  &= ~(BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE);
 800946c:	687b      	ldr	r3, [r7, #4]
 800946e:	681b      	ldr	r3, [r3, #0]
 8009470:	681a      	ldr	r2, [r3, #0]
 8009472:	687b      	ldr	r3, [r7, #4]
 8009474:	681b      	ldr	r3, [r3, #0]
 8009476:	f022 020e 	bic.w	r2, r2, #14
 800947a:	601a      	str	r2, [r3, #0]

      /* Disable the channel */
      __HAL_DMA_DISABLE(hdma);
 800947c:	687b      	ldr	r3, [r7, #4]
 800947e:	681b      	ldr	r3, [r3, #0]
 8009480:	4a6c      	ldr	r2, [pc, #432]	@ (8009634 <HAL_DMA_Abort_IT+0x3a8>)
 8009482:	4293      	cmp	r3, r2
 8009484:	d04a      	beq.n	800951c <HAL_DMA_Abort_IT+0x290>
 8009486:	687b      	ldr	r3, [r7, #4]
 8009488:	681b      	ldr	r3, [r3, #0]
 800948a:	4a6b      	ldr	r2, [pc, #428]	@ (8009638 <HAL_DMA_Abort_IT+0x3ac>)
 800948c:	4293      	cmp	r3, r2
 800948e:	d045      	beq.n	800951c <HAL_DMA_Abort_IT+0x290>
 8009490:	687b      	ldr	r3, [r7, #4]
 8009492:	681b      	ldr	r3, [r3, #0]
 8009494:	4a69      	ldr	r2, [pc, #420]	@ (800963c <HAL_DMA_Abort_IT+0x3b0>)
 8009496:	4293      	cmp	r3, r2
 8009498:	d040      	beq.n	800951c <HAL_DMA_Abort_IT+0x290>
 800949a:	687b      	ldr	r3, [r7, #4]
 800949c:	681b      	ldr	r3, [r3, #0]
 800949e:	4a68      	ldr	r2, [pc, #416]	@ (8009640 <HAL_DMA_Abort_IT+0x3b4>)
 80094a0:	4293      	cmp	r3, r2
 80094a2:	d03b      	beq.n	800951c <HAL_DMA_Abort_IT+0x290>
 80094a4:	687b      	ldr	r3, [r7, #4]
 80094a6:	681b      	ldr	r3, [r3, #0]
 80094a8:	4a66      	ldr	r2, [pc, #408]	@ (8009644 <HAL_DMA_Abort_IT+0x3b8>)
 80094aa:	4293      	cmp	r3, r2
 80094ac:	d036      	beq.n	800951c <HAL_DMA_Abort_IT+0x290>
 80094ae:	687b      	ldr	r3, [r7, #4]
 80094b0:	681b      	ldr	r3, [r3, #0]
 80094b2:	4a65      	ldr	r2, [pc, #404]	@ (8009648 <HAL_DMA_Abort_IT+0x3bc>)
 80094b4:	4293      	cmp	r3, r2
 80094b6:	d031      	beq.n	800951c <HAL_DMA_Abort_IT+0x290>
 80094b8:	687b      	ldr	r3, [r7, #4]
 80094ba:	681b      	ldr	r3, [r3, #0]
 80094bc:	4a63      	ldr	r2, [pc, #396]	@ (800964c <HAL_DMA_Abort_IT+0x3c0>)
 80094be:	4293      	cmp	r3, r2
 80094c0:	d02c      	beq.n	800951c <HAL_DMA_Abort_IT+0x290>
 80094c2:	687b      	ldr	r3, [r7, #4]
 80094c4:	681b      	ldr	r3, [r3, #0]
 80094c6:	4a62      	ldr	r2, [pc, #392]	@ (8009650 <HAL_DMA_Abort_IT+0x3c4>)
 80094c8:	4293      	cmp	r3, r2
 80094ca:	d027      	beq.n	800951c <HAL_DMA_Abort_IT+0x290>
 80094cc:	687b      	ldr	r3, [r7, #4]
 80094ce:	681b      	ldr	r3, [r3, #0]
 80094d0:	4a60      	ldr	r2, [pc, #384]	@ (8009654 <HAL_DMA_Abort_IT+0x3c8>)
 80094d2:	4293      	cmp	r3, r2
 80094d4:	d022      	beq.n	800951c <HAL_DMA_Abort_IT+0x290>
 80094d6:	687b      	ldr	r3, [r7, #4]
 80094d8:	681b      	ldr	r3, [r3, #0]
 80094da:	4a5f      	ldr	r2, [pc, #380]	@ (8009658 <HAL_DMA_Abort_IT+0x3cc>)
 80094dc:	4293      	cmp	r3, r2
 80094de:	d01d      	beq.n	800951c <HAL_DMA_Abort_IT+0x290>
 80094e0:	687b      	ldr	r3, [r7, #4]
 80094e2:	681b      	ldr	r3, [r3, #0]
 80094e4:	4a5d      	ldr	r2, [pc, #372]	@ (800965c <HAL_DMA_Abort_IT+0x3d0>)
 80094e6:	4293      	cmp	r3, r2
 80094e8:	d018      	beq.n	800951c <HAL_DMA_Abort_IT+0x290>
 80094ea:	687b      	ldr	r3, [r7, #4]
 80094ec:	681b      	ldr	r3, [r3, #0]
 80094ee:	4a5c      	ldr	r2, [pc, #368]	@ (8009660 <HAL_DMA_Abort_IT+0x3d4>)
 80094f0:	4293      	cmp	r3, r2
 80094f2:	d013      	beq.n	800951c <HAL_DMA_Abort_IT+0x290>
 80094f4:	687b      	ldr	r3, [r7, #4]
 80094f6:	681b      	ldr	r3, [r3, #0]
 80094f8:	4a5a      	ldr	r2, [pc, #360]	@ (8009664 <HAL_DMA_Abort_IT+0x3d8>)
 80094fa:	4293      	cmp	r3, r2
 80094fc:	d00e      	beq.n	800951c <HAL_DMA_Abort_IT+0x290>
 80094fe:	687b      	ldr	r3, [r7, #4]
 8009500:	681b      	ldr	r3, [r3, #0]
 8009502:	4a59      	ldr	r2, [pc, #356]	@ (8009668 <HAL_DMA_Abort_IT+0x3dc>)
 8009504:	4293      	cmp	r3, r2
 8009506:	d009      	beq.n	800951c <HAL_DMA_Abort_IT+0x290>
 8009508:	687b      	ldr	r3, [r7, #4]
 800950a:	681b      	ldr	r3, [r3, #0]
 800950c:	4a57      	ldr	r2, [pc, #348]	@ (800966c <HAL_DMA_Abort_IT+0x3e0>)
 800950e:	4293      	cmp	r3, r2
 8009510:	d004      	beq.n	800951c <HAL_DMA_Abort_IT+0x290>
 8009512:	687b      	ldr	r3, [r7, #4]
 8009514:	681b      	ldr	r3, [r3, #0]
 8009516:	4a56      	ldr	r2, [pc, #344]	@ (8009670 <HAL_DMA_Abort_IT+0x3e4>)
 8009518:	4293      	cmp	r3, r2
 800951a:	d108      	bne.n	800952e <HAL_DMA_Abort_IT+0x2a2>
 800951c:	687b      	ldr	r3, [r7, #4]
 800951e:	681b      	ldr	r3, [r3, #0]
 8009520:	681a      	ldr	r2, [r3, #0]
 8009522:	687b      	ldr	r3, [r7, #4]
 8009524:	681b      	ldr	r3, [r3, #0]
 8009526:	f022 0201 	bic.w	r2, r2, #1
 800952a:	601a      	str	r2, [r3, #0]
 800952c:	e007      	b.n	800953e <HAL_DMA_Abort_IT+0x2b2>
 800952e:	687b      	ldr	r3, [r7, #4]
 8009530:	681b      	ldr	r3, [r3, #0]
 8009532:	681a      	ldr	r2, [r3, #0]
 8009534:	687b      	ldr	r3, [r7, #4]
 8009536:	681b      	ldr	r3, [r3, #0]
 8009538:	f022 0201 	bic.w	r2, r2, #1
 800953c:	601a      	str	r2, [r3, #0]

      if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 800953e:	687b      	ldr	r3, [r7, #4]
 8009540:	681b      	ldr	r3, [r3, #0]
 8009542:	4a3c      	ldr	r2, [pc, #240]	@ (8009634 <HAL_DMA_Abort_IT+0x3a8>)
 8009544:	4293      	cmp	r3, r2
 8009546:	d072      	beq.n	800962e <HAL_DMA_Abort_IT+0x3a2>
 8009548:	687b      	ldr	r3, [r7, #4]
 800954a:	681b      	ldr	r3, [r3, #0]
 800954c:	4a3a      	ldr	r2, [pc, #232]	@ (8009638 <HAL_DMA_Abort_IT+0x3ac>)
 800954e:	4293      	cmp	r3, r2
 8009550:	d06d      	beq.n	800962e <HAL_DMA_Abort_IT+0x3a2>
 8009552:	687b      	ldr	r3, [r7, #4]
 8009554:	681b      	ldr	r3, [r3, #0]
 8009556:	4a39      	ldr	r2, [pc, #228]	@ (800963c <HAL_DMA_Abort_IT+0x3b0>)
 8009558:	4293      	cmp	r3, r2
 800955a:	d068      	beq.n	800962e <HAL_DMA_Abort_IT+0x3a2>
 800955c:	687b      	ldr	r3, [r7, #4]
 800955e:	681b      	ldr	r3, [r3, #0]
 8009560:	4a37      	ldr	r2, [pc, #220]	@ (8009640 <HAL_DMA_Abort_IT+0x3b4>)
 8009562:	4293      	cmp	r3, r2
 8009564:	d063      	beq.n	800962e <HAL_DMA_Abort_IT+0x3a2>
 8009566:	687b      	ldr	r3, [r7, #4]
 8009568:	681b      	ldr	r3, [r3, #0]
 800956a:	4a36      	ldr	r2, [pc, #216]	@ (8009644 <HAL_DMA_Abort_IT+0x3b8>)
 800956c:	4293      	cmp	r3, r2
 800956e:	d05e      	beq.n	800962e <HAL_DMA_Abort_IT+0x3a2>
 8009570:	687b      	ldr	r3, [r7, #4]
 8009572:	681b      	ldr	r3, [r3, #0]
 8009574:	4a34      	ldr	r2, [pc, #208]	@ (8009648 <HAL_DMA_Abort_IT+0x3bc>)
 8009576:	4293      	cmp	r3, r2
 8009578:	d059      	beq.n	800962e <HAL_DMA_Abort_IT+0x3a2>
 800957a:	687b      	ldr	r3, [r7, #4]
 800957c:	681b      	ldr	r3, [r3, #0]
 800957e:	4a33      	ldr	r2, [pc, #204]	@ (800964c <HAL_DMA_Abort_IT+0x3c0>)
 8009580:	4293      	cmp	r3, r2
 8009582:	d054      	beq.n	800962e <HAL_DMA_Abort_IT+0x3a2>
 8009584:	687b      	ldr	r3, [r7, #4]
 8009586:	681b      	ldr	r3, [r3, #0]
 8009588:	4a31      	ldr	r2, [pc, #196]	@ (8009650 <HAL_DMA_Abort_IT+0x3c4>)
 800958a:	4293      	cmp	r3, r2
 800958c:	d04f      	beq.n	800962e <HAL_DMA_Abort_IT+0x3a2>
 800958e:	687b      	ldr	r3, [r7, #4]
 8009590:	681b      	ldr	r3, [r3, #0]
 8009592:	4a30      	ldr	r2, [pc, #192]	@ (8009654 <HAL_DMA_Abort_IT+0x3c8>)
 8009594:	4293      	cmp	r3, r2
 8009596:	d04a      	beq.n	800962e <HAL_DMA_Abort_IT+0x3a2>
 8009598:	687b      	ldr	r3, [r7, #4]
 800959a:	681b      	ldr	r3, [r3, #0]
 800959c:	4a2e      	ldr	r2, [pc, #184]	@ (8009658 <HAL_DMA_Abort_IT+0x3cc>)
 800959e:	4293      	cmp	r3, r2
 80095a0:	d045      	beq.n	800962e <HAL_DMA_Abort_IT+0x3a2>
 80095a2:	687b      	ldr	r3, [r7, #4]
 80095a4:	681b      	ldr	r3, [r3, #0]
 80095a6:	4a2d      	ldr	r2, [pc, #180]	@ (800965c <HAL_DMA_Abort_IT+0x3d0>)
 80095a8:	4293      	cmp	r3, r2
 80095aa:	d040      	beq.n	800962e <HAL_DMA_Abort_IT+0x3a2>
 80095ac:	687b      	ldr	r3, [r7, #4]
 80095ae:	681b      	ldr	r3, [r3, #0]
 80095b0:	4a2b      	ldr	r2, [pc, #172]	@ (8009660 <HAL_DMA_Abort_IT+0x3d4>)
 80095b2:	4293      	cmp	r3, r2
 80095b4:	d03b      	beq.n	800962e <HAL_DMA_Abort_IT+0x3a2>
 80095b6:	687b      	ldr	r3, [r7, #4]
 80095b8:	681b      	ldr	r3, [r3, #0]
 80095ba:	4a2a      	ldr	r2, [pc, #168]	@ (8009664 <HAL_DMA_Abort_IT+0x3d8>)
 80095bc:	4293      	cmp	r3, r2
 80095be:	d036      	beq.n	800962e <HAL_DMA_Abort_IT+0x3a2>
 80095c0:	687b      	ldr	r3, [r7, #4]
 80095c2:	681b      	ldr	r3, [r3, #0]
 80095c4:	4a28      	ldr	r2, [pc, #160]	@ (8009668 <HAL_DMA_Abort_IT+0x3dc>)
 80095c6:	4293      	cmp	r3, r2
 80095c8:	d031      	beq.n	800962e <HAL_DMA_Abort_IT+0x3a2>
 80095ca:	687b      	ldr	r3, [r7, #4]
 80095cc:	681b      	ldr	r3, [r3, #0]
 80095ce:	4a27      	ldr	r2, [pc, #156]	@ (800966c <HAL_DMA_Abort_IT+0x3e0>)
 80095d0:	4293      	cmp	r3, r2
 80095d2:	d02c      	beq.n	800962e <HAL_DMA_Abort_IT+0x3a2>
 80095d4:	687b      	ldr	r3, [r7, #4]
 80095d6:	681b      	ldr	r3, [r3, #0]
 80095d8:	4a25      	ldr	r2, [pc, #148]	@ (8009670 <HAL_DMA_Abort_IT+0x3e4>)
 80095da:	4293      	cmp	r3, r2
 80095dc:	d027      	beq.n	800962e <HAL_DMA_Abort_IT+0x3a2>
 80095de:	687b      	ldr	r3, [r7, #4]
 80095e0:	681b      	ldr	r3, [r3, #0]
 80095e2:	4a24      	ldr	r2, [pc, #144]	@ (8009674 <HAL_DMA_Abort_IT+0x3e8>)
 80095e4:	4293      	cmp	r3, r2
 80095e6:	d022      	beq.n	800962e <HAL_DMA_Abort_IT+0x3a2>
 80095e8:	687b      	ldr	r3, [r7, #4]
 80095ea:	681b      	ldr	r3, [r3, #0]
 80095ec:	4a22      	ldr	r2, [pc, #136]	@ (8009678 <HAL_DMA_Abort_IT+0x3ec>)
 80095ee:	4293      	cmp	r3, r2
 80095f0:	d01d      	beq.n	800962e <HAL_DMA_Abort_IT+0x3a2>
 80095f2:	687b      	ldr	r3, [r7, #4]
 80095f4:	681b      	ldr	r3, [r3, #0]
 80095f6:	4a21      	ldr	r2, [pc, #132]	@ (800967c <HAL_DMA_Abort_IT+0x3f0>)
 80095f8:	4293      	cmp	r3, r2
 80095fa:	d018      	beq.n	800962e <HAL_DMA_Abort_IT+0x3a2>
 80095fc:	687b      	ldr	r3, [r7, #4]
 80095fe:	681b      	ldr	r3, [r3, #0]
 8009600:	4a1f      	ldr	r2, [pc, #124]	@ (8009680 <HAL_DMA_Abort_IT+0x3f4>)
 8009602:	4293      	cmp	r3, r2
 8009604:	d013      	beq.n	800962e <HAL_DMA_Abort_IT+0x3a2>
 8009606:	687b      	ldr	r3, [r7, #4]
 8009608:	681b      	ldr	r3, [r3, #0]
 800960a:	4a1e      	ldr	r2, [pc, #120]	@ (8009684 <HAL_DMA_Abort_IT+0x3f8>)
 800960c:	4293      	cmp	r3, r2
 800960e:	d00e      	beq.n	800962e <HAL_DMA_Abort_IT+0x3a2>
 8009610:	687b      	ldr	r3, [r7, #4]
 8009612:	681b      	ldr	r3, [r3, #0]
 8009614:	4a1c      	ldr	r2, [pc, #112]	@ (8009688 <HAL_DMA_Abort_IT+0x3fc>)
 8009616:	4293      	cmp	r3, r2
 8009618:	d009      	beq.n	800962e <HAL_DMA_Abort_IT+0x3a2>
 800961a:	687b      	ldr	r3, [r7, #4]
 800961c:	681b      	ldr	r3, [r3, #0]
 800961e:	4a1b      	ldr	r2, [pc, #108]	@ (800968c <HAL_DMA_Abort_IT+0x400>)
 8009620:	4293      	cmp	r3, r2
 8009622:	d004      	beq.n	800962e <HAL_DMA_Abort_IT+0x3a2>
 8009624:	687b      	ldr	r3, [r7, #4]
 8009626:	681b      	ldr	r3, [r3, #0]
 8009628:	4a19      	ldr	r2, [pc, #100]	@ (8009690 <HAL_DMA_Abort_IT+0x404>)
 800962a:	4293      	cmp	r3, r2
 800962c:	d132      	bne.n	8009694 <HAL_DMA_Abort_IT+0x408>
 800962e:	2301      	movs	r3, #1
 8009630:	e031      	b.n	8009696 <HAL_DMA_Abort_IT+0x40a>
 8009632:	bf00      	nop
 8009634:	40020010 	.word	0x40020010
 8009638:	40020028 	.word	0x40020028
 800963c:	40020040 	.word	0x40020040
 8009640:	40020058 	.word	0x40020058
 8009644:	40020070 	.word	0x40020070
 8009648:	40020088 	.word	0x40020088
 800964c:	400200a0 	.word	0x400200a0
 8009650:	400200b8 	.word	0x400200b8
 8009654:	40020410 	.word	0x40020410
 8009658:	40020428 	.word	0x40020428
 800965c:	40020440 	.word	0x40020440
 8009660:	40020458 	.word	0x40020458
 8009664:	40020470 	.word	0x40020470
 8009668:	40020488 	.word	0x40020488
 800966c:	400204a0 	.word	0x400204a0
 8009670:	400204b8 	.word	0x400204b8
 8009674:	58025408 	.word	0x58025408
 8009678:	5802541c 	.word	0x5802541c
 800967c:	58025430 	.word	0x58025430
 8009680:	58025444 	.word	0x58025444
 8009684:	58025458 	.word	0x58025458
 8009688:	5802546c 	.word	0x5802546c
 800968c:	58025480 	.word	0x58025480
 8009690:	58025494 	.word	0x58025494
 8009694:	2300      	movs	r3, #0
 8009696:	2b00      	cmp	r3, #0
 8009698:	d028      	beq.n	80096ec <HAL_DMA_Abort_IT+0x460>
      {
        /* disable the DMAMUX sync overrun IT */
        hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 800969a:	687b      	ldr	r3, [r7, #4]
 800969c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800969e:	681a      	ldr	r2, [r3, #0]
 80096a0:	687b      	ldr	r3, [r7, #4]
 80096a2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80096a4:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80096a8:	601a      	str	r2, [r3, #0]

        /* Clear all flags */
        regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 80096aa:	687b      	ldr	r3, [r7, #4]
 80096ac:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80096ae:	60fb      	str	r3, [r7, #12]
        regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 80096b0:	687b      	ldr	r3, [r7, #4]
 80096b2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80096b4:	f003 031f 	and.w	r3, r3, #31
 80096b8:	2201      	movs	r2, #1
 80096ba:	409a      	lsls	r2, r3
 80096bc:	68fb      	ldr	r3, [r7, #12]
 80096be:	605a      	str	r2, [r3, #4]

        /* Clear the DMAMUX synchro overrun flag */
        hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80096c0:	687b      	ldr	r3, [r7, #4]
 80096c2:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80096c4:	687a      	ldr	r2, [r7, #4]
 80096c6:	6e92      	ldr	r2, [r2, #104]	@ 0x68
 80096c8:	605a      	str	r2, [r3, #4]

        if(hdma->DMAmuxRequestGen != 0U)
 80096ca:	687b      	ldr	r3, [r7, #4]
 80096cc:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80096ce:	2b00      	cmp	r3, #0
 80096d0:	d00c      	beq.n	80096ec <HAL_DMA_Abort_IT+0x460>
        {
          /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
          /* disable the request gen overrun IT */
          hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 80096d2:	687b      	ldr	r3, [r7, #4]
 80096d4:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80096d6:	681a      	ldr	r2, [r3, #0]
 80096d8:	687b      	ldr	r3, [r7, #4]
 80096da:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80096dc:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80096e0:	601a      	str	r2, [r3, #0]

          /* Clear the DMAMUX request generator overrun flag */
          hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80096e2:	687b      	ldr	r3, [r7, #4]
 80096e4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80096e6:	687a      	ldr	r2, [r7, #4]
 80096e8:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 80096ea:	605a      	str	r2, [r3, #4]
        }
      }

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 80096ec:	687b      	ldr	r3, [r7, #4]
 80096ee:	2201      	movs	r2, #1
 80096f0:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 80096f4:	687b      	ldr	r3, [r7, #4]
 80096f6:	2200      	movs	r2, #0
 80096f8:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

      /* Call User Abort callback */
      if(hdma->XferAbortCallback != NULL)
 80096fc:	687b      	ldr	r3, [r7, #4]
 80096fe:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8009700:	2b00      	cmp	r3, #0
 8009702:	d003      	beq.n	800970c <HAL_DMA_Abort_IT+0x480>
      {
        hdma->XferAbortCallback(hdma);
 8009704:	687b      	ldr	r3, [r7, #4]
 8009706:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8009708:	6878      	ldr	r0, [r7, #4]
 800970a:	4798      	blx	r3
      }
    }
  }

  return HAL_OK;
 800970c:	2300      	movs	r3, #0
}
 800970e:	4618      	mov	r0, r3
 8009710:	3710      	adds	r7, #16
 8009712:	46bd      	mov	sp, r7
 8009714:	bd80      	pop	{r7, pc}
 8009716:	bf00      	nop

08009718 <HAL_DMA_IRQHandler>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8009718:	b580      	push	{r7, lr}
 800971a:	b08a      	sub	sp, #40	@ 0x28
 800971c:	af00      	add	r7, sp, #0
 800971e:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr_dma, tmpisr_bdma;
  uint32_t ccr_reg;
  __IO uint32_t count = 0U;
 8009720:	2300      	movs	r3, #0
 8009722:	60fb      	str	r3, [r7, #12]
  uint32_t timeout = SystemCoreClock / 9600U;
 8009724:	4b67      	ldr	r3, [pc, #412]	@ (80098c4 <HAL_DMA_IRQHandler+0x1ac>)
 8009726:	681b      	ldr	r3, [r3, #0]
 8009728:	4a67      	ldr	r2, [pc, #412]	@ (80098c8 <HAL_DMA_IRQHandler+0x1b0>)
 800972a:	fba2 2303 	umull	r2, r3, r2, r3
 800972e:	0a9b      	lsrs	r3, r3, #10
 8009730:	627b      	str	r3, [r7, #36]	@ 0x24

  /* calculate DMA base and stream number */
  DMA_Base_Registers  *regs_dma  = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8009732:	687b      	ldr	r3, [r7, #4]
 8009734:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8009736:	623b      	str	r3, [r7, #32]
  BDMA_Base_Registers *regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 8009738:	687b      	ldr	r3, [r7, #4]
 800973a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800973c:	61fb      	str	r3, [r7, #28]

  tmpisr_dma  = regs_dma->ISR;
 800973e:	6a3b      	ldr	r3, [r7, #32]
 8009740:	681b      	ldr	r3, [r3, #0]
 8009742:	61bb      	str	r3, [r7, #24]
  tmpisr_bdma = regs_bdma->ISR;
 8009744:	69fb      	ldr	r3, [r7, #28]
 8009746:	681b      	ldr	r3, [r3, #0]
 8009748:	617b      	str	r3, [r7, #20]

  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U)  /* DMA1 or DMA2 instance */
 800974a:	687b      	ldr	r3, [r7, #4]
 800974c:	681b      	ldr	r3, [r3, #0]
 800974e:	4a5f      	ldr	r2, [pc, #380]	@ (80098cc <HAL_DMA_IRQHandler+0x1b4>)
 8009750:	4293      	cmp	r3, r2
 8009752:	d04a      	beq.n	80097ea <HAL_DMA_IRQHandler+0xd2>
 8009754:	687b      	ldr	r3, [r7, #4]
 8009756:	681b      	ldr	r3, [r3, #0]
 8009758:	4a5d      	ldr	r2, [pc, #372]	@ (80098d0 <HAL_DMA_IRQHandler+0x1b8>)
 800975a:	4293      	cmp	r3, r2
 800975c:	d045      	beq.n	80097ea <HAL_DMA_IRQHandler+0xd2>
 800975e:	687b      	ldr	r3, [r7, #4]
 8009760:	681b      	ldr	r3, [r3, #0]
 8009762:	4a5c      	ldr	r2, [pc, #368]	@ (80098d4 <HAL_DMA_IRQHandler+0x1bc>)
 8009764:	4293      	cmp	r3, r2
 8009766:	d040      	beq.n	80097ea <HAL_DMA_IRQHandler+0xd2>
 8009768:	687b      	ldr	r3, [r7, #4]
 800976a:	681b      	ldr	r3, [r3, #0]
 800976c:	4a5a      	ldr	r2, [pc, #360]	@ (80098d8 <HAL_DMA_IRQHandler+0x1c0>)
 800976e:	4293      	cmp	r3, r2
 8009770:	d03b      	beq.n	80097ea <HAL_DMA_IRQHandler+0xd2>
 8009772:	687b      	ldr	r3, [r7, #4]
 8009774:	681b      	ldr	r3, [r3, #0]
 8009776:	4a59      	ldr	r2, [pc, #356]	@ (80098dc <HAL_DMA_IRQHandler+0x1c4>)
 8009778:	4293      	cmp	r3, r2
 800977a:	d036      	beq.n	80097ea <HAL_DMA_IRQHandler+0xd2>
 800977c:	687b      	ldr	r3, [r7, #4]
 800977e:	681b      	ldr	r3, [r3, #0]
 8009780:	4a57      	ldr	r2, [pc, #348]	@ (80098e0 <HAL_DMA_IRQHandler+0x1c8>)
 8009782:	4293      	cmp	r3, r2
 8009784:	d031      	beq.n	80097ea <HAL_DMA_IRQHandler+0xd2>
 8009786:	687b      	ldr	r3, [r7, #4]
 8009788:	681b      	ldr	r3, [r3, #0]
 800978a:	4a56      	ldr	r2, [pc, #344]	@ (80098e4 <HAL_DMA_IRQHandler+0x1cc>)
 800978c:	4293      	cmp	r3, r2
 800978e:	d02c      	beq.n	80097ea <HAL_DMA_IRQHandler+0xd2>
 8009790:	687b      	ldr	r3, [r7, #4]
 8009792:	681b      	ldr	r3, [r3, #0]
 8009794:	4a54      	ldr	r2, [pc, #336]	@ (80098e8 <HAL_DMA_IRQHandler+0x1d0>)
 8009796:	4293      	cmp	r3, r2
 8009798:	d027      	beq.n	80097ea <HAL_DMA_IRQHandler+0xd2>
 800979a:	687b      	ldr	r3, [r7, #4]
 800979c:	681b      	ldr	r3, [r3, #0]
 800979e:	4a53      	ldr	r2, [pc, #332]	@ (80098ec <HAL_DMA_IRQHandler+0x1d4>)
 80097a0:	4293      	cmp	r3, r2
 80097a2:	d022      	beq.n	80097ea <HAL_DMA_IRQHandler+0xd2>
 80097a4:	687b      	ldr	r3, [r7, #4]
 80097a6:	681b      	ldr	r3, [r3, #0]
 80097a8:	4a51      	ldr	r2, [pc, #324]	@ (80098f0 <HAL_DMA_IRQHandler+0x1d8>)
 80097aa:	4293      	cmp	r3, r2
 80097ac:	d01d      	beq.n	80097ea <HAL_DMA_IRQHandler+0xd2>
 80097ae:	687b      	ldr	r3, [r7, #4]
 80097b0:	681b      	ldr	r3, [r3, #0]
 80097b2:	4a50      	ldr	r2, [pc, #320]	@ (80098f4 <HAL_DMA_IRQHandler+0x1dc>)
 80097b4:	4293      	cmp	r3, r2
 80097b6:	d018      	beq.n	80097ea <HAL_DMA_IRQHandler+0xd2>
 80097b8:	687b      	ldr	r3, [r7, #4]
 80097ba:	681b      	ldr	r3, [r3, #0]
 80097bc:	4a4e      	ldr	r2, [pc, #312]	@ (80098f8 <HAL_DMA_IRQHandler+0x1e0>)
 80097be:	4293      	cmp	r3, r2
 80097c0:	d013      	beq.n	80097ea <HAL_DMA_IRQHandler+0xd2>
 80097c2:	687b      	ldr	r3, [r7, #4]
 80097c4:	681b      	ldr	r3, [r3, #0]
 80097c6:	4a4d      	ldr	r2, [pc, #308]	@ (80098fc <HAL_DMA_IRQHandler+0x1e4>)
 80097c8:	4293      	cmp	r3, r2
 80097ca:	d00e      	beq.n	80097ea <HAL_DMA_IRQHandler+0xd2>
 80097cc:	687b      	ldr	r3, [r7, #4]
 80097ce:	681b      	ldr	r3, [r3, #0]
 80097d0:	4a4b      	ldr	r2, [pc, #300]	@ (8009900 <HAL_DMA_IRQHandler+0x1e8>)
 80097d2:	4293      	cmp	r3, r2
 80097d4:	d009      	beq.n	80097ea <HAL_DMA_IRQHandler+0xd2>
 80097d6:	687b      	ldr	r3, [r7, #4]
 80097d8:	681b      	ldr	r3, [r3, #0]
 80097da:	4a4a      	ldr	r2, [pc, #296]	@ (8009904 <HAL_DMA_IRQHandler+0x1ec>)
 80097dc:	4293      	cmp	r3, r2
 80097de:	d004      	beq.n	80097ea <HAL_DMA_IRQHandler+0xd2>
 80097e0:	687b      	ldr	r3, [r7, #4]
 80097e2:	681b      	ldr	r3, [r3, #0]
 80097e4:	4a48      	ldr	r2, [pc, #288]	@ (8009908 <HAL_DMA_IRQHandler+0x1f0>)
 80097e6:	4293      	cmp	r3, r2
 80097e8:	d101      	bne.n	80097ee <HAL_DMA_IRQHandler+0xd6>
 80097ea:	2301      	movs	r3, #1
 80097ec:	e000      	b.n	80097f0 <HAL_DMA_IRQHandler+0xd8>
 80097ee:	2300      	movs	r3, #0
 80097f0:	2b00      	cmp	r3, #0
 80097f2:	f000 842b 	beq.w	800a04c <HAL_DMA_IRQHandler+0x934>
  {
    /* Transfer Error Interrupt management ***************************************/
    if ((tmpisr_dma & (DMA_FLAG_TEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 80097f6:	687b      	ldr	r3, [r7, #4]
 80097f8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80097fa:	f003 031f 	and.w	r3, r3, #31
 80097fe:	2208      	movs	r2, #8
 8009800:	409a      	lsls	r2, r3
 8009802:	69bb      	ldr	r3, [r7, #24]
 8009804:	4013      	ands	r3, r2
 8009806:	2b00      	cmp	r3, #0
 8009808:	f000 80a2 	beq.w	8009950 <HAL_DMA_IRQHandler+0x238>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != 0U)
 800980c:	687b      	ldr	r3, [r7, #4]
 800980e:	681b      	ldr	r3, [r3, #0]
 8009810:	4a2e      	ldr	r2, [pc, #184]	@ (80098cc <HAL_DMA_IRQHandler+0x1b4>)
 8009812:	4293      	cmp	r3, r2
 8009814:	d04a      	beq.n	80098ac <HAL_DMA_IRQHandler+0x194>
 8009816:	687b      	ldr	r3, [r7, #4]
 8009818:	681b      	ldr	r3, [r3, #0]
 800981a:	4a2d      	ldr	r2, [pc, #180]	@ (80098d0 <HAL_DMA_IRQHandler+0x1b8>)
 800981c:	4293      	cmp	r3, r2
 800981e:	d045      	beq.n	80098ac <HAL_DMA_IRQHandler+0x194>
 8009820:	687b      	ldr	r3, [r7, #4]
 8009822:	681b      	ldr	r3, [r3, #0]
 8009824:	4a2b      	ldr	r2, [pc, #172]	@ (80098d4 <HAL_DMA_IRQHandler+0x1bc>)
 8009826:	4293      	cmp	r3, r2
 8009828:	d040      	beq.n	80098ac <HAL_DMA_IRQHandler+0x194>
 800982a:	687b      	ldr	r3, [r7, #4]
 800982c:	681b      	ldr	r3, [r3, #0]
 800982e:	4a2a      	ldr	r2, [pc, #168]	@ (80098d8 <HAL_DMA_IRQHandler+0x1c0>)
 8009830:	4293      	cmp	r3, r2
 8009832:	d03b      	beq.n	80098ac <HAL_DMA_IRQHandler+0x194>
 8009834:	687b      	ldr	r3, [r7, #4]
 8009836:	681b      	ldr	r3, [r3, #0]
 8009838:	4a28      	ldr	r2, [pc, #160]	@ (80098dc <HAL_DMA_IRQHandler+0x1c4>)
 800983a:	4293      	cmp	r3, r2
 800983c:	d036      	beq.n	80098ac <HAL_DMA_IRQHandler+0x194>
 800983e:	687b      	ldr	r3, [r7, #4]
 8009840:	681b      	ldr	r3, [r3, #0]
 8009842:	4a27      	ldr	r2, [pc, #156]	@ (80098e0 <HAL_DMA_IRQHandler+0x1c8>)
 8009844:	4293      	cmp	r3, r2
 8009846:	d031      	beq.n	80098ac <HAL_DMA_IRQHandler+0x194>
 8009848:	687b      	ldr	r3, [r7, #4]
 800984a:	681b      	ldr	r3, [r3, #0]
 800984c:	4a25      	ldr	r2, [pc, #148]	@ (80098e4 <HAL_DMA_IRQHandler+0x1cc>)
 800984e:	4293      	cmp	r3, r2
 8009850:	d02c      	beq.n	80098ac <HAL_DMA_IRQHandler+0x194>
 8009852:	687b      	ldr	r3, [r7, #4]
 8009854:	681b      	ldr	r3, [r3, #0]
 8009856:	4a24      	ldr	r2, [pc, #144]	@ (80098e8 <HAL_DMA_IRQHandler+0x1d0>)
 8009858:	4293      	cmp	r3, r2
 800985a:	d027      	beq.n	80098ac <HAL_DMA_IRQHandler+0x194>
 800985c:	687b      	ldr	r3, [r7, #4]
 800985e:	681b      	ldr	r3, [r3, #0]
 8009860:	4a22      	ldr	r2, [pc, #136]	@ (80098ec <HAL_DMA_IRQHandler+0x1d4>)
 8009862:	4293      	cmp	r3, r2
 8009864:	d022      	beq.n	80098ac <HAL_DMA_IRQHandler+0x194>
 8009866:	687b      	ldr	r3, [r7, #4]
 8009868:	681b      	ldr	r3, [r3, #0]
 800986a:	4a21      	ldr	r2, [pc, #132]	@ (80098f0 <HAL_DMA_IRQHandler+0x1d8>)
 800986c:	4293      	cmp	r3, r2
 800986e:	d01d      	beq.n	80098ac <HAL_DMA_IRQHandler+0x194>
 8009870:	687b      	ldr	r3, [r7, #4]
 8009872:	681b      	ldr	r3, [r3, #0]
 8009874:	4a1f      	ldr	r2, [pc, #124]	@ (80098f4 <HAL_DMA_IRQHandler+0x1dc>)
 8009876:	4293      	cmp	r3, r2
 8009878:	d018      	beq.n	80098ac <HAL_DMA_IRQHandler+0x194>
 800987a:	687b      	ldr	r3, [r7, #4]
 800987c:	681b      	ldr	r3, [r3, #0]
 800987e:	4a1e      	ldr	r2, [pc, #120]	@ (80098f8 <HAL_DMA_IRQHandler+0x1e0>)
 8009880:	4293      	cmp	r3, r2
 8009882:	d013      	beq.n	80098ac <HAL_DMA_IRQHandler+0x194>
 8009884:	687b      	ldr	r3, [r7, #4]
 8009886:	681b      	ldr	r3, [r3, #0]
 8009888:	4a1c      	ldr	r2, [pc, #112]	@ (80098fc <HAL_DMA_IRQHandler+0x1e4>)
 800988a:	4293      	cmp	r3, r2
 800988c:	d00e      	beq.n	80098ac <HAL_DMA_IRQHandler+0x194>
 800988e:	687b      	ldr	r3, [r7, #4]
 8009890:	681b      	ldr	r3, [r3, #0]
 8009892:	4a1b      	ldr	r2, [pc, #108]	@ (8009900 <HAL_DMA_IRQHandler+0x1e8>)
 8009894:	4293      	cmp	r3, r2
 8009896:	d009      	beq.n	80098ac <HAL_DMA_IRQHandler+0x194>
 8009898:	687b      	ldr	r3, [r7, #4]
 800989a:	681b      	ldr	r3, [r3, #0]
 800989c:	4a19      	ldr	r2, [pc, #100]	@ (8009904 <HAL_DMA_IRQHandler+0x1ec>)
 800989e:	4293      	cmp	r3, r2
 80098a0:	d004      	beq.n	80098ac <HAL_DMA_IRQHandler+0x194>
 80098a2:	687b      	ldr	r3, [r7, #4]
 80098a4:	681b      	ldr	r3, [r3, #0]
 80098a6:	4a18      	ldr	r2, [pc, #96]	@ (8009908 <HAL_DMA_IRQHandler+0x1f0>)
 80098a8:	4293      	cmp	r3, r2
 80098aa:	d12f      	bne.n	800990c <HAL_DMA_IRQHandler+0x1f4>
 80098ac:	687b      	ldr	r3, [r7, #4]
 80098ae:	681b      	ldr	r3, [r3, #0]
 80098b0:	681b      	ldr	r3, [r3, #0]
 80098b2:	f003 0304 	and.w	r3, r3, #4
 80098b6:	2b00      	cmp	r3, #0
 80098b8:	bf14      	ite	ne
 80098ba:	2301      	movne	r3, #1
 80098bc:	2300      	moveq	r3, #0
 80098be:	b2db      	uxtb	r3, r3
 80098c0:	e02e      	b.n	8009920 <HAL_DMA_IRQHandler+0x208>
 80098c2:	bf00      	nop
 80098c4:	24000000 	.word	0x24000000
 80098c8:	1b4e81b5 	.word	0x1b4e81b5
 80098cc:	40020010 	.word	0x40020010
 80098d0:	40020028 	.word	0x40020028
 80098d4:	40020040 	.word	0x40020040
 80098d8:	40020058 	.word	0x40020058
 80098dc:	40020070 	.word	0x40020070
 80098e0:	40020088 	.word	0x40020088
 80098e4:	400200a0 	.word	0x400200a0
 80098e8:	400200b8 	.word	0x400200b8
 80098ec:	40020410 	.word	0x40020410
 80098f0:	40020428 	.word	0x40020428
 80098f4:	40020440 	.word	0x40020440
 80098f8:	40020458 	.word	0x40020458
 80098fc:	40020470 	.word	0x40020470
 8009900:	40020488 	.word	0x40020488
 8009904:	400204a0 	.word	0x400204a0
 8009908:	400204b8 	.word	0x400204b8
 800990c:	687b      	ldr	r3, [r7, #4]
 800990e:	681b      	ldr	r3, [r3, #0]
 8009910:	681b      	ldr	r3, [r3, #0]
 8009912:	f003 0308 	and.w	r3, r3, #8
 8009916:	2b00      	cmp	r3, #0
 8009918:	bf14      	ite	ne
 800991a:	2301      	movne	r3, #1
 800991c:	2300      	moveq	r3, #0
 800991e:	b2db      	uxtb	r3, r3
 8009920:	2b00      	cmp	r3, #0
 8009922:	d015      	beq.n	8009950 <HAL_DMA_IRQHandler+0x238>
      {
        /* Disable the transfer error interrupt */
        ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TE);
 8009924:	687b      	ldr	r3, [r7, #4]
 8009926:	681b      	ldr	r3, [r3, #0]
 8009928:	681a      	ldr	r2, [r3, #0]
 800992a:	687b      	ldr	r3, [r7, #4]
 800992c:	681b      	ldr	r3, [r3, #0]
 800992e:	f022 0204 	bic.w	r2, r2, #4
 8009932:	601a      	str	r2, [r3, #0]

        /* Clear the transfer error flag */
        regs_dma->IFCR = DMA_FLAG_TEIF0_4 << (hdma->StreamIndex & 0x1FU);
 8009934:	687b      	ldr	r3, [r7, #4]
 8009936:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8009938:	f003 031f 	and.w	r3, r3, #31
 800993c:	2208      	movs	r2, #8
 800993e:	409a      	lsls	r2, r3
 8009940:	6a3b      	ldr	r3, [r7, #32]
 8009942:	609a      	str	r2, [r3, #8]

        /* Update error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8009944:	687b      	ldr	r3, [r7, #4]
 8009946:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8009948:	f043 0201 	orr.w	r2, r3, #1
 800994c:	687b      	ldr	r3, [r7, #4]
 800994e:	655a      	str	r2, [r3, #84]	@ 0x54
      }
    }
    /* FIFO Error Interrupt management ******************************************/
    if ((tmpisr_dma & (DMA_FLAG_FEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8009950:	687b      	ldr	r3, [r7, #4]
 8009952:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8009954:	f003 031f 	and.w	r3, r3, #31
 8009958:	69ba      	ldr	r2, [r7, #24]
 800995a:	fa22 f303 	lsr.w	r3, r2, r3
 800995e:	f003 0301 	and.w	r3, r3, #1
 8009962:	2b00      	cmp	r3, #0
 8009964:	d06e      	beq.n	8009a44 <HAL_DMA_IRQHandler+0x32c>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != 0U)
 8009966:	687b      	ldr	r3, [r7, #4]
 8009968:	681b      	ldr	r3, [r3, #0]
 800996a:	4a69      	ldr	r2, [pc, #420]	@ (8009b10 <HAL_DMA_IRQHandler+0x3f8>)
 800996c:	4293      	cmp	r3, r2
 800996e:	d04a      	beq.n	8009a06 <HAL_DMA_IRQHandler+0x2ee>
 8009970:	687b      	ldr	r3, [r7, #4]
 8009972:	681b      	ldr	r3, [r3, #0]
 8009974:	4a67      	ldr	r2, [pc, #412]	@ (8009b14 <HAL_DMA_IRQHandler+0x3fc>)
 8009976:	4293      	cmp	r3, r2
 8009978:	d045      	beq.n	8009a06 <HAL_DMA_IRQHandler+0x2ee>
 800997a:	687b      	ldr	r3, [r7, #4]
 800997c:	681b      	ldr	r3, [r3, #0]
 800997e:	4a66      	ldr	r2, [pc, #408]	@ (8009b18 <HAL_DMA_IRQHandler+0x400>)
 8009980:	4293      	cmp	r3, r2
 8009982:	d040      	beq.n	8009a06 <HAL_DMA_IRQHandler+0x2ee>
 8009984:	687b      	ldr	r3, [r7, #4]
 8009986:	681b      	ldr	r3, [r3, #0]
 8009988:	4a64      	ldr	r2, [pc, #400]	@ (8009b1c <HAL_DMA_IRQHandler+0x404>)
 800998a:	4293      	cmp	r3, r2
 800998c:	d03b      	beq.n	8009a06 <HAL_DMA_IRQHandler+0x2ee>
 800998e:	687b      	ldr	r3, [r7, #4]
 8009990:	681b      	ldr	r3, [r3, #0]
 8009992:	4a63      	ldr	r2, [pc, #396]	@ (8009b20 <HAL_DMA_IRQHandler+0x408>)
 8009994:	4293      	cmp	r3, r2
 8009996:	d036      	beq.n	8009a06 <HAL_DMA_IRQHandler+0x2ee>
 8009998:	687b      	ldr	r3, [r7, #4]
 800999a:	681b      	ldr	r3, [r3, #0]
 800999c:	4a61      	ldr	r2, [pc, #388]	@ (8009b24 <HAL_DMA_IRQHandler+0x40c>)
 800999e:	4293      	cmp	r3, r2
 80099a0:	d031      	beq.n	8009a06 <HAL_DMA_IRQHandler+0x2ee>
 80099a2:	687b      	ldr	r3, [r7, #4]
 80099a4:	681b      	ldr	r3, [r3, #0]
 80099a6:	4a60      	ldr	r2, [pc, #384]	@ (8009b28 <HAL_DMA_IRQHandler+0x410>)
 80099a8:	4293      	cmp	r3, r2
 80099aa:	d02c      	beq.n	8009a06 <HAL_DMA_IRQHandler+0x2ee>
 80099ac:	687b      	ldr	r3, [r7, #4]
 80099ae:	681b      	ldr	r3, [r3, #0]
 80099b0:	4a5e      	ldr	r2, [pc, #376]	@ (8009b2c <HAL_DMA_IRQHandler+0x414>)
 80099b2:	4293      	cmp	r3, r2
 80099b4:	d027      	beq.n	8009a06 <HAL_DMA_IRQHandler+0x2ee>
 80099b6:	687b      	ldr	r3, [r7, #4]
 80099b8:	681b      	ldr	r3, [r3, #0]
 80099ba:	4a5d      	ldr	r2, [pc, #372]	@ (8009b30 <HAL_DMA_IRQHandler+0x418>)
 80099bc:	4293      	cmp	r3, r2
 80099be:	d022      	beq.n	8009a06 <HAL_DMA_IRQHandler+0x2ee>
 80099c0:	687b      	ldr	r3, [r7, #4]
 80099c2:	681b      	ldr	r3, [r3, #0]
 80099c4:	4a5b      	ldr	r2, [pc, #364]	@ (8009b34 <HAL_DMA_IRQHandler+0x41c>)
 80099c6:	4293      	cmp	r3, r2
 80099c8:	d01d      	beq.n	8009a06 <HAL_DMA_IRQHandler+0x2ee>
 80099ca:	687b      	ldr	r3, [r7, #4]
 80099cc:	681b      	ldr	r3, [r3, #0]
 80099ce:	4a5a      	ldr	r2, [pc, #360]	@ (8009b38 <HAL_DMA_IRQHandler+0x420>)
 80099d0:	4293      	cmp	r3, r2
 80099d2:	d018      	beq.n	8009a06 <HAL_DMA_IRQHandler+0x2ee>
 80099d4:	687b      	ldr	r3, [r7, #4]
 80099d6:	681b      	ldr	r3, [r3, #0]
 80099d8:	4a58      	ldr	r2, [pc, #352]	@ (8009b3c <HAL_DMA_IRQHandler+0x424>)
 80099da:	4293      	cmp	r3, r2
 80099dc:	d013      	beq.n	8009a06 <HAL_DMA_IRQHandler+0x2ee>
 80099de:	687b      	ldr	r3, [r7, #4]
 80099e0:	681b      	ldr	r3, [r3, #0]
 80099e2:	4a57      	ldr	r2, [pc, #348]	@ (8009b40 <HAL_DMA_IRQHandler+0x428>)
 80099e4:	4293      	cmp	r3, r2
 80099e6:	d00e      	beq.n	8009a06 <HAL_DMA_IRQHandler+0x2ee>
 80099e8:	687b      	ldr	r3, [r7, #4]
 80099ea:	681b      	ldr	r3, [r3, #0]
 80099ec:	4a55      	ldr	r2, [pc, #340]	@ (8009b44 <HAL_DMA_IRQHandler+0x42c>)
 80099ee:	4293      	cmp	r3, r2
 80099f0:	d009      	beq.n	8009a06 <HAL_DMA_IRQHandler+0x2ee>
 80099f2:	687b      	ldr	r3, [r7, #4]
 80099f4:	681b      	ldr	r3, [r3, #0]
 80099f6:	4a54      	ldr	r2, [pc, #336]	@ (8009b48 <HAL_DMA_IRQHandler+0x430>)
 80099f8:	4293      	cmp	r3, r2
 80099fa:	d004      	beq.n	8009a06 <HAL_DMA_IRQHandler+0x2ee>
 80099fc:	687b      	ldr	r3, [r7, #4]
 80099fe:	681b      	ldr	r3, [r3, #0]
 8009a00:	4a52      	ldr	r2, [pc, #328]	@ (8009b4c <HAL_DMA_IRQHandler+0x434>)
 8009a02:	4293      	cmp	r3, r2
 8009a04:	d10a      	bne.n	8009a1c <HAL_DMA_IRQHandler+0x304>
 8009a06:	687b      	ldr	r3, [r7, #4]
 8009a08:	681b      	ldr	r3, [r3, #0]
 8009a0a:	695b      	ldr	r3, [r3, #20]
 8009a0c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8009a10:	2b00      	cmp	r3, #0
 8009a12:	bf14      	ite	ne
 8009a14:	2301      	movne	r3, #1
 8009a16:	2300      	moveq	r3, #0
 8009a18:	b2db      	uxtb	r3, r3
 8009a1a:	e003      	b.n	8009a24 <HAL_DMA_IRQHandler+0x30c>
 8009a1c:	687b      	ldr	r3, [r7, #4]
 8009a1e:	681b      	ldr	r3, [r3, #0]
 8009a20:	681b      	ldr	r3, [r3, #0]
 8009a22:	2300      	movs	r3, #0
 8009a24:	2b00      	cmp	r3, #0
 8009a26:	d00d      	beq.n	8009a44 <HAL_DMA_IRQHandler+0x32c>
      {
        /* Clear the FIFO error flag */
        regs_dma->IFCR = DMA_FLAG_FEIF0_4 << (hdma->StreamIndex & 0x1FU);
 8009a28:	687b      	ldr	r3, [r7, #4]
 8009a2a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8009a2c:	f003 031f 	and.w	r3, r3, #31
 8009a30:	2201      	movs	r2, #1
 8009a32:	409a      	lsls	r2, r3
 8009a34:	6a3b      	ldr	r3, [r7, #32]
 8009a36:	609a      	str	r2, [r3, #8]

        /* Update error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8009a38:	687b      	ldr	r3, [r7, #4]
 8009a3a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8009a3c:	f043 0202 	orr.w	r2, r3, #2
 8009a40:	687b      	ldr	r3, [r7, #4]
 8009a42:	655a      	str	r2, [r3, #84]	@ 0x54
      }
    }
    /* Direct Mode Error Interrupt management ***********************************/
    if ((tmpisr_dma & (DMA_FLAG_DMEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8009a44:	687b      	ldr	r3, [r7, #4]
 8009a46:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8009a48:	f003 031f 	and.w	r3, r3, #31
 8009a4c:	2204      	movs	r2, #4
 8009a4e:	409a      	lsls	r2, r3
 8009a50:	69bb      	ldr	r3, [r7, #24]
 8009a52:	4013      	ands	r3, r2
 8009a54:	2b00      	cmp	r3, #0
 8009a56:	f000 808f 	beq.w	8009b78 <HAL_DMA_IRQHandler+0x460>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != 0U)
 8009a5a:	687b      	ldr	r3, [r7, #4]
 8009a5c:	681b      	ldr	r3, [r3, #0]
 8009a5e:	4a2c      	ldr	r2, [pc, #176]	@ (8009b10 <HAL_DMA_IRQHandler+0x3f8>)
 8009a60:	4293      	cmp	r3, r2
 8009a62:	d04a      	beq.n	8009afa <HAL_DMA_IRQHandler+0x3e2>
 8009a64:	687b      	ldr	r3, [r7, #4]
 8009a66:	681b      	ldr	r3, [r3, #0]
 8009a68:	4a2a      	ldr	r2, [pc, #168]	@ (8009b14 <HAL_DMA_IRQHandler+0x3fc>)
 8009a6a:	4293      	cmp	r3, r2
 8009a6c:	d045      	beq.n	8009afa <HAL_DMA_IRQHandler+0x3e2>
 8009a6e:	687b      	ldr	r3, [r7, #4]
 8009a70:	681b      	ldr	r3, [r3, #0]
 8009a72:	4a29      	ldr	r2, [pc, #164]	@ (8009b18 <HAL_DMA_IRQHandler+0x400>)
 8009a74:	4293      	cmp	r3, r2
 8009a76:	d040      	beq.n	8009afa <HAL_DMA_IRQHandler+0x3e2>
 8009a78:	687b      	ldr	r3, [r7, #4]
 8009a7a:	681b      	ldr	r3, [r3, #0]
 8009a7c:	4a27      	ldr	r2, [pc, #156]	@ (8009b1c <HAL_DMA_IRQHandler+0x404>)
 8009a7e:	4293      	cmp	r3, r2
 8009a80:	d03b      	beq.n	8009afa <HAL_DMA_IRQHandler+0x3e2>
 8009a82:	687b      	ldr	r3, [r7, #4]
 8009a84:	681b      	ldr	r3, [r3, #0]
 8009a86:	4a26      	ldr	r2, [pc, #152]	@ (8009b20 <HAL_DMA_IRQHandler+0x408>)
 8009a88:	4293      	cmp	r3, r2
 8009a8a:	d036      	beq.n	8009afa <HAL_DMA_IRQHandler+0x3e2>
 8009a8c:	687b      	ldr	r3, [r7, #4]
 8009a8e:	681b      	ldr	r3, [r3, #0]
 8009a90:	4a24      	ldr	r2, [pc, #144]	@ (8009b24 <HAL_DMA_IRQHandler+0x40c>)
 8009a92:	4293      	cmp	r3, r2
 8009a94:	d031      	beq.n	8009afa <HAL_DMA_IRQHandler+0x3e2>
 8009a96:	687b      	ldr	r3, [r7, #4]
 8009a98:	681b      	ldr	r3, [r3, #0]
 8009a9a:	4a23      	ldr	r2, [pc, #140]	@ (8009b28 <HAL_DMA_IRQHandler+0x410>)
 8009a9c:	4293      	cmp	r3, r2
 8009a9e:	d02c      	beq.n	8009afa <HAL_DMA_IRQHandler+0x3e2>
 8009aa0:	687b      	ldr	r3, [r7, #4]
 8009aa2:	681b      	ldr	r3, [r3, #0]
 8009aa4:	4a21      	ldr	r2, [pc, #132]	@ (8009b2c <HAL_DMA_IRQHandler+0x414>)
 8009aa6:	4293      	cmp	r3, r2
 8009aa8:	d027      	beq.n	8009afa <HAL_DMA_IRQHandler+0x3e2>
 8009aaa:	687b      	ldr	r3, [r7, #4]
 8009aac:	681b      	ldr	r3, [r3, #0]
 8009aae:	4a20      	ldr	r2, [pc, #128]	@ (8009b30 <HAL_DMA_IRQHandler+0x418>)
 8009ab0:	4293      	cmp	r3, r2
 8009ab2:	d022      	beq.n	8009afa <HAL_DMA_IRQHandler+0x3e2>
 8009ab4:	687b      	ldr	r3, [r7, #4]
 8009ab6:	681b      	ldr	r3, [r3, #0]
 8009ab8:	4a1e      	ldr	r2, [pc, #120]	@ (8009b34 <HAL_DMA_IRQHandler+0x41c>)
 8009aba:	4293      	cmp	r3, r2
 8009abc:	d01d      	beq.n	8009afa <HAL_DMA_IRQHandler+0x3e2>
 8009abe:	687b      	ldr	r3, [r7, #4]
 8009ac0:	681b      	ldr	r3, [r3, #0]
 8009ac2:	4a1d      	ldr	r2, [pc, #116]	@ (8009b38 <HAL_DMA_IRQHandler+0x420>)
 8009ac4:	4293      	cmp	r3, r2
 8009ac6:	d018      	beq.n	8009afa <HAL_DMA_IRQHandler+0x3e2>
 8009ac8:	687b      	ldr	r3, [r7, #4]
 8009aca:	681b      	ldr	r3, [r3, #0]
 8009acc:	4a1b      	ldr	r2, [pc, #108]	@ (8009b3c <HAL_DMA_IRQHandler+0x424>)
 8009ace:	4293      	cmp	r3, r2
 8009ad0:	d013      	beq.n	8009afa <HAL_DMA_IRQHandler+0x3e2>
 8009ad2:	687b      	ldr	r3, [r7, #4]
 8009ad4:	681b      	ldr	r3, [r3, #0]
 8009ad6:	4a1a      	ldr	r2, [pc, #104]	@ (8009b40 <HAL_DMA_IRQHandler+0x428>)
 8009ad8:	4293      	cmp	r3, r2
 8009ada:	d00e      	beq.n	8009afa <HAL_DMA_IRQHandler+0x3e2>
 8009adc:	687b      	ldr	r3, [r7, #4]
 8009ade:	681b      	ldr	r3, [r3, #0]
 8009ae0:	4a18      	ldr	r2, [pc, #96]	@ (8009b44 <HAL_DMA_IRQHandler+0x42c>)
 8009ae2:	4293      	cmp	r3, r2
 8009ae4:	d009      	beq.n	8009afa <HAL_DMA_IRQHandler+0x3e2>
 8009ae6:	687b      	ldr	r3, [r7, #4]
 8009ae8:	681b      	ldr	r3, [r3, #0]
 8009aea:	4a17      	ldr	r2, [pc, #92]	@ (8009b48 <HAL_DMA_IRQHandler+0x430>)
 8009aec:	4293      	cmp	r3, r2
 8009aee:	d004      	beq.n	8009afa <HAL_DMA_IRQHandler+0x3e2>
 8009af0:	687b      	ldr	r3, [r7, #4]
 8009af2:	681b      	ldr	r3, [r3, #0]
 8009af4:	4a15      	ldr	r2, [pc, #84]	@ (8009b4c <HAL_DMA_IRQHandler+0x434>)
 8009af6:	4293      	cmp	r3, r2
 8009af8:	d12a      	bne.n	8009b50 <HAL_DMA_IRQHandler+0x438>
 8009afa:	687b      	ldr	r3, [r7, #4]
 8009afc:	681b      	ldr	r3, [r3, #0]
 8009afe:	681b      	ldr	r3, [r3, #0]
 8009b00:	f003 0302 	and.w	r3, r3, #2
 8009b04:	2b00      	cmp	r3, #0
 8009b06:	bf14      	ite	ne
 8009b08:	2301      	movne	r3, #1
 8009b0a:	2300      	moveq	r3, #0
 8009b0c:	b2db      	uxtb	r3, r3
 8009b0e:	e023      	b.n	8009b58 <HAL_DMA_IRQHandler+0x440>
 8009b10:	40020010 	.word	0x40020010
 8009b14:	40020028 	.word	0x40020028
 8009b18:	40020040 	.word	0x40020040
 8009b1c:	40020058 	.word	0x40020058
 8009b20:	40020070 	.word	0x40020070
 8009b24:	40020088 	.word	0x40020088
 8009b28:	400200a0 	.word	0x400200a0
 8009b2c:	400200b8 	.word	0x400200b8
 8009b30:	40020410 	.word	0x40020410
 8009b34:	40020428 	.word	0x40020428
 8009b38:	40020440 	.word	0x40020440
 8009b3c:	40020458 	.word	0x40020458
 8009b40:	40020470 	.word	0x40020470
 8009b44:	40020488 	.word	0x40020488
 8009b48:	400204a0 	.word	0x400204a0
 8009b4c:	400204b8 	.word	0x400204b8
 8009b50:	687b      	ldr	r3, [r7, #4]
 8009b52:	681b      	ldr	r3, [r3, #0]
 8009b54:	681b      	ldr	r3, [r3, #0]
 8009b56:	2300      	movs	r3, #0
 8009b58:	2b00      	cmp	r3, #0
 8009b5a:	d00d      	beq.n	8009b78 <HAL_DMA_IRQHandler+0x460>
      {
        /* Clear the direct mode error flag */
        regs_dma->IFCR = DMA_FLAG_DMEIF0_4 << (hdma->StreamIndex & 0x1FU);
 8009b5c:	687b      	ldr	r3, [r7, #4]
 8009b5e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8009b60:	f003 031f 	and.w	r3, r3, #31
 8009b64:	2204      	movs	r2, #4
 8009b66:	409a      	lsls	r2, r3
 8009b68:	6a3b      	ldr	r3, [r7, #32]
 8009b6a:	609a      	str	r2, [r3, #8]

        /* Update error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8009b6c:	687b      	ldr	r3, [r7, #4]
 8009b6e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8009b70:	f043 0204 	orr.w	r2, r3, #4
 8009b74:	687b      	ldr	r3, [r7, #4]
 8009b76:	655a      	str	r2, [r3, #84]	@ 0x54
      }
    }
    /* Half Transfer Complete Interrupt management ******************************/
    if ((tmpisr_dma & (DMA_FLAG_HTIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8009b78:	687b      	ldr	r3, [r7, #4]
 8009b7a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8009b7c:	f003 031f 	and.w	r3, r3, #31
 8009b80:	2210      	movs	r2, #16
 8009b82:	409a      	lsls	r2, r3
 8009b84:	69bb      	ldr	r3, [r7, #24]
 8009b86:	4013      	ands	r3, r2
 8009b88:	2b00      	cmp	r3, #0
 8009b8a:	f000 80a6 	beq.w	8009cda <HAL_DMA_IRQHandler+0x5c2>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != 0U)
 8009b8e:	687b      	ldr	r3, [r7, #4]
 8009b90:	681b      	ldr	r3, [r3, #0]
 8009b92:	4a85      	ldr	r2, [pc, #532]	@ (8009da8 <HAL_DMA_IRQHandler+0x690>)
 8009b94:	4293      	cmp	r3, r2
 8009b96:	d04a      	beq.n	8009c2e <HAL_DMA_IRQHandler+0x516>
 8009b98:	687b      	ldr	r3, [r7, #4]
 8009b9a:	681b      	ldr	r3, [r3, #0]
 8009b9c:	4a83      	ldr	r2, [pc, #524]	@ (8009dac <HAL_DMA_IRQHandler+0x694>)
 8009b9e:	4293      	cmp	r3, r2
 8009ba0:	d045      	beq.n	8009c2e <HAL_DMA_IRQHandler+0x516>
 8009ba2:	687b      	ldr	r3, [r7, #4]
 8009ba4:	681b      	ldr	r3, [r3, #0]
 8009ba6:	4a82      	ldr	r2, [pc, #520]	@ (8009db0 <HAL_DMA_IRQHandler+0x698>)
 8009ba8:	4293      	cmp	r3, r2
 8009baa:	d040      	beq.n	8009c2e <HAL_DMA_IRQHandler+0x516>
 8009bac:	687b      	ldr	r3, [r7, #4]
 8009bae:	681b      	ldr	r3, [r3, #0]
 8009bb0:	4a80      	ldr	r2, [pc, #512]	@ (8009db4 <HAL_DMA_IRQHandler+0x69c>)
 8009bb2:	4293      	cmp	r3, r2
 8009bb4:	d03b      	beq.n	8009c2e <HAL_DMA_IRQHandler+0x516>
 8009bb6:	687b      	ldr	r3, [r7, #4]
 8009bb8:	681b      	ldr	r3, [r3, #0]
 8009bba:	4a7f      	ldr	r2, [pc, #508]	@ (8009db8 <HAL_DMA_IRQHandler+0x6a0>)
 8009bbc:	4293      	cmp	r3, r2
 8009bbe:	d036      	beq.n	8009c2e <HAL_DMA_IRQHandler+0x516>
 8009bc0:	687b      	ldr	r3, [r7, #4]
 8009bc2:	681b      	ldr	r3, [r3, #0]
 8009bc4:	4a7d      	ldr	r2, [pc, #500]	@ (8009dbc <HAL_DMA_IRQHandler+0x6a4>)
 8009bc6:	4293      	cmp	r3, r2
 8009bc8:	d031      	beq.n	8009c2e <HAL_DMA_IRQHandler+0x516>
 8009bca:	687b      	ldr	r3, [r7, #4]
 8009bcc:	681b      	ldr	r3, [r3, #0]
 8009bce:	4a7c      	ldr	r2, [pc, #496]	@ (8009dc0 <HAL_DMA_IRQHandler+0x6a8>)
 8009bd0:	4293      	cmp	r3, r2
 8009bd2:	d02c      	beq.n	8009c2e <HAL_DMA_IRQHandler+0x516>
 8009bd4:	687b      	ldr	r3, [r7, #4]
 8009bd6:	681b      	ldr	r3, [r3, #0]
 8009bd8:	4a7a      	ldr	r2, [pc, #488]	@ (8009dc4 <HAL_DMA_IRQHandler+0x6ac>)
 8009bda:	4293      	cmp	r3, r2
 8009bdc:	d027      	beq.n	8009c2e <HAL_DMA_IRQHandler+0x516>
 8009bde:	687b      	ldr	r3, [r7, #4]
 8009be0:	681b      	ldr	r3, [r3, #0]
 8009be2:	4a79      	ldr	r2, [pc, #484]	@ (8009dc8 <HAL_DMA_IRQHandler+0x6b0>)
 8009be4:	4293      	cmp	r3, r2
 8009be6:	d022      	beq.n	8009c2e <HAL_DMA_IRQHandler+0x516>
 8009be8:	687b      	ldr	r3, [r7, #4]
 8009bea:	681b      	ldr	r3, [r3, #0]
 8009bec:	4a77      	ldr	r2, [pc, #476]	@ (8009dcc <HAL_DMA_IRQHandler+0x6b4>)
 8009bee:	4293      	cmp	r3, r2
 8009bf0:	d01d      	beq.n	8009c2e <HAL_DMA_IRQHandler+0x516>
 8009bf2:	687b      	ldr	r3, [r7, #4]
 8009bf4:	681b      	ldr	r3, [r3, #0]
 8009bf6:	4a76      	ldr	r2, [pc, #472]	@ (8009dd0 <HAL_DMA_IRQHandler+0x6b8>)
 8009bf8:	4293      	cmp	r3, r2
 8009bfa:	d018      	beq.n	8009c2e <HAL_DMA_IRQHandler+0x516>
 8009bfc:	687b      	ldr	r3, [r7, #4]
 8009bfe:	681b      	ldr	r3, [r3, #0]
 8009c00:	4a74      	ldr	r2, [pc, #464]	@ (8009dd4 <HAL_DMA_IRQHandler+0x6bc>)
 8009c02:	4293      	cmp	r3, r2
 8009c04:	d013      	beq.n	8009c2e <HAL_DMA_IRQHandler+0x516>
 8009c06:	687b      	ldr	r3, [r7, #4]
 8009c08:	681b      	ldr	r3, [r3, #0]
 8009c0a:	4a73      	ldr	r2, [pc, #460]	@ (8009dd8 <HAL_DMA_IRQHandler+0x6c0>)
 8009c0c:	4293      	cmp	r3, r2
 8009c0e:	d00e      	beq.n	8009c2e <HAL_DMA_IRQHandler+0x516>
 8009c10:	687b      	ldr	r3, [r7, #4]
 8009c12:	681b      	ldr	r3, [r3, #0]
 8009c14:	4a71      	ldr	r2, [pc, #452]	@ (8009ddc <HAL_DMA_IRQHandler+0x6c4>)
 8009c16:	4293      	cmp	r3, r2
 8009c18:	d009      	beq.n	8009c2e <HAL_DMA_IRQHandler+0x516>
 8009c1a:	687b      	ldr	r3, [r7, #4]
 8009c1c:	681b      	ldr	r3, [r3, #0]
 8009c1e:	4a70      	ldr	r2, [pc, #448]	@ (8009de0 <HAL_DMA_IRQHandler+0x6c8>)
 8009c20:	4293      	cmp	r3, r2
 8009c22:	d004      	beq.n	8009c2e <HAL_DMA_IRQHandler+0x516>
 8009c24:	687b      	ldr	r3, [r7, #4]
 8009c26:	681b      	ldr	r3, [r3, #0]
 8009c28:	4a6e      	ldr	r2, [pc, #440]	@ (8009de4 <HAL_DMA_IRQHandler+0x6cc>)
 8009c2a:	4293      	cmp	r3, r2
 8009c2c:	d10a      	bne.n	8009c44 <HAL_DMA_IRQHandler+0x52c>
 8009c2e:	687b      	ldr	r3, [r7, #4]
 8009c30:	681b      	ldr	r3, [r3, #0]
 8009c32:	681b      	ldr	r3, [r3, #0]
 8009c34:	f003 0308 	and.w	r3, r3, #8
 8009c38:	2b00      	cmp	r3, #0
 8009c3a:	bf14      	ite	ne
 8009c3c:	2301      	movne	r3, #1
 8009c3e:	2300      	moveq	r3, #0
 8009c40:	b2db      	uxtb	r3, r3
 8009c42:	e009      	b.n	8009c58 <HAL_DMA_IRQHandler+0x540>
 8009c44:	687b      	ldr	r3, [r7, #4]
 8009c46:	681b      	ldr	r3, [r3, #0]
 8009c48:	681b      	ldr	r3, [r3, #0]
 8009c4a:	f003 0304 	and.w	r3, r3, #4
 8009c4e:	2b00      	cmp	r3, #0
 8009c50:	bf14      	ite	ne
 8009c52:	2301      	movne	r3, #1
 8009c54:	2300      	moveq	r3, #0
 8009c56:	b2db      	uxtb	r3, r3
 8009c58:	2b00      	cmp	r3, #0
 8009c5a:	d03e      	beq.n	8009cda <HAL_DMA_IRQHandler+0x5c2>
      {
        /* Clear the half transfer complete flag */
        regs_dma->IFCR = DMA_FLAG_HTIF0_4 << (hdma->StreamIndex & 0x1FU);
 8009c5c:	687b      	ldr	r3, [r7, #4]
 8009c5e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8009c60:	f003 031f 	and.w	r3, r3, #31
 8009c64:	2210      	movs	r2, #16
 8009c66:	409a      	lsls	r2, r3
 8009c68:	6a3b      	ldr	r3, [r7, #32]
 8009c6a:	609a      	str	r2, [r3, #8]

        /* Multi_Buffering mode enabled */
        if(((((DMA_Stream_TypeDef   *)hdma->Instance)->CR) & (uint32_t)(DMA_SxCR_DBM)) != 0U)
 8009c6c:	687b      	ldr	r3, [r7, #4]
 8009c6e:	681b      	ldr	r3, [r3, #0]
 8009c70:	681b      	ldr	r3, [r3, #0]
 8009c72:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8009c76:	2b00      	cmp	r3, #0
 8009c78:	d018      	beq.n	8009cac <HAL_DMA_IRQHandler+0x594>
        {
          /* Current memory buffer used is Memory 0 */
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CT) == 0U)
 8009c7a:	687b      	ldr	r3, [r7, #4]
 8009c7c:	681b      	ldr	r3, [r3, #0]
 8009c7e:	681b      	ldr	r3, [r3, #0]
 8009c80:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8009c84:	2b00      	cmp	r3, #0
 8009c86:	d108      	bne.n	8009c9a <HAL_DMA_IRQHandler+0x582>
          {
            if(hdma->XferHalfCpltCallback != NULL)
 8009c88:	687b      	ldr	r3, [r7, #4]
 8009c8a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009c8c:	2b00      	cmp	r3, #0
 8009c8e:	d024      	beq.n	8009cda <HAL_DMA_IRQHandler+0x5c2>
            {
              /* Half transfer callback */
              hdma->XferHalfCpltCallback(hdma);
 8009c90:	687b      	ldr	r3, [r7, #4]
 8009c92:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009c94:	6878      	ldr	r0, [r7, #4]
 8009c96:	4798      	blx	r3
 8009c98:	e01f      	b.n	8009cda <HAL_DMA_IRQHandler+0x5c2>
            }
          }
          /* Current memory buffer used is Memory 1 */
          else
          {
            if(hdma->XferM1HalfCpltCallback != NULL)
 8009c9a:	687b      	ldr	r3, [r7, #4]
 8009c9c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8009c9e:	2b00      	cmp	r3, #0
 8009ca0:	d01b      	beq.n	8009cda <HAL_DMA_IRQHandler+0x5c2>
            {
              /* Half transfer callback */
              hdma->XferM1HalfCpltCallback(hdma);
 8009ca2:	687b      	ldr	r3, [r7, #4]
 8009ca4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8009ca6:	6878      	ldr	r0, [r7, #4]
 8009ca8:	4798      	blx	r3
 8009caa:	e016      	b.n	8009cda <HAL_DMA_IRQHandler+0x5c2>
          }
        }
        else
        {
          /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CIRC) == 0U)
 8009cac:	687b      	ldr	r3, [r7, #4]
 8009cae:	681b      	ldr	r3, [r3, #0]
 8009cb0:	681b      	ldr	r3, [r3, #0]
 8009cb2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8009cb6:	2b00      	cmp	r3, #0
 8009cb8:	d107      	bne.n	8009cca <HAL_DMA_IRQHandler+0x5b2>
          {
            /* Disable the half transfer interrupt */
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_HT);
 8009cba:	687b      	ldr	r3, [r7, #4]
 8009cbc:	681b      	ldr	r3, [r3, #0]
 8009cbe:	681a      	ldr	r2, [r3, #0]
 8009cc0:	687b      	ldr	r3, [r7, #4]
 8009cc2:	681b      	ldr	r3, [r3, #0]
 8009cc4:	f022 0208 	bic.w	r2, r2, #8
 8009cc8:	601a      	str	r2, [r3, #0]
          }

          if(hdma->XferHalfCpltCallback != NULL)
 8009cca:	687b      	ldr	r3, [r7, #4]
 8009ccc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009cce:	2b00      	cmp	r3, #0
 8009cd0:	d003      	beq.n	8009cda <HAL_DMA_IRQHandler+0x5c2>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8009cd2:	687b      	ldr	r3, [r7, #4]
 8009cd4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009cd6:	6878      	ldr	r0, [r7, #4]
 8009cd8:	4798      	blx	r3
          }
        }
      }
    }
    /* Transfer Complete Interrupt management ***********************************/
    if ((tmpisr_dma & (DMA_FLAG_TCIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8009cda:	687b      	ldr	r3, [r7, #4]
 8009cdc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8009cde:	f003 031f 	and.w	r3, r3, #31
 8009ce2:	2220      	movs	r2, #32
 8009ce4:	409a      	lsls	r2, r3
 8009ce6:	69bb      	ldr	r3, [r7, #24]
 8009ce8:	4013      	ands	r3, r2
 8009cea:	2b00      	cmp	r3, #0
 8009cec:	f000 8110 	beq.w	8009f10 <HAL_DMA_IRQHandler+0x7f8>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != 0U)
 8009cf0:	687b      	ldr	r3, [r7, #4]
 8009cf2:	681b      	ldr	r3, [r3, #0]
 8009cf4:	4a2c      	ldr	r2, [pc, #176]	@ (8009da8 <HAL_DMA_IRQHandler+0x690>)
 8009cf6:	4293      	cmp	r3, r2
 8009cf8:	d04a      	beq.n	8009d90 <HAL_DMA_IRQHandler+0x678>
 8009cfa:	687b      	ldr	r3, [r7, #4]
 8009cfc:	681b      	ldr	r3, [r3, #0]
 8009cfe:	4a2b      	ldr	r2, [pc, #172]	@ (8009dac <HAL_DMA_IRQHandler+0x694>)
 8009d00:	4293      	cmp	r3, r2
 8009d02:	d045      	beq.n	8009d90 <HAL_DMA_IRQHandler+0x678>
 8009d04:	687b      	ldr	r3, [r7, #4]
 8009d06:	681b      	ldr	r3, [r3, #0]
 8009d08:	4a29      	ldr	r2, [pc, #164]	@ (8009db0 <HAL_DMA_IRQHandler+0x698>)
 8009d0a:	4293      	cmp	r3, r2
 8009d0c:	d040      	beq.n	8009d90 <HAL_DMA_IRQHandler+0x678>
 8009d0e:	687b      	ldr	r3, [r7, #4]
 8009d10:	681b      	ldr	r3, [r3, #0]
 8009d12:	4a28      	ldr	r2, [pc, #160]	@ (8009db4 <HAL_DMA_IRQHandler+0x69c>)
 8009d14:	4293      	cmp	r3, r2
 8009d16:	d03b      	beq.n	8009d90 <HAL_DMA_IRQHandler+0x678>
 8009d18:	687b      	ldr	r3, [r7, #4]
 8009d1a:	681b      	ldr	r3, [r3, #0]
 8009d1c:	4a26      	ldr	r2, [pc, #152]	@ (8009db8 <HAL_DMA_IRQHandler+0x6a0>)
 8009d1e:	4293      	cmp	r3, r2
 8009d20:	d036      	beq.n	8009d90 <HAL_DMA_IRQHandler+0x678>
 8009d22:	687b      	ldr	r3, [r7, #4]
 8009d24:	681b      	ldr	r3, [r3, #0]
 8009d26:	4a25      	ldr	r2, [pc, #148]	@ (8009dbc <HAL_DMA_IRQHandler+0x6a4>)
 8009d28:	4293      	cmp	r3, r2
 8009d2a:	d031      	beq.n	8009d90 <HAL_DMA_IRQHandler+0x678>
 8009d2c:	687b      	ldr	r3, [r7, #4]
 8009d2e:	681b      	ldr	r3, [r3, #0]
 8009d30:	4a23      	ldr	r2, [pc, #140]	@ (8009dc0 <HAL_DMA_IRQHandler+0x6a8>)
 8009d32:	4293      	cmp	r3, r2
 8009d34:	d02c      	beq.n	8009d90 <HAL_DMA_IRQHandler+0x678>
 8009d36:	687b      	ldr	r3, [r7, #4]
 8009d38:	681b      	ldr	r3, [r3, #0]
 8009d3a:	4a22      	ldr	r2, [pc, #136]	@ (8009dc4 <HAL_DMA_IRQHandler+0x6ac>)
 8009d3c:	4293      	cmp	r3, r2
 8009d3e:	d027      	beq.n	8009d90 <HAL_DMA_IRQHandler+0x678>
 8009d40:	687b      	ldr	r3, [r7, #4]
 8009d42:	681b      	ldr	r3, [r3, #0]
 8009d44:	4a20      	ldr	r2, [pc, #128]	@ (8009dc8 <HAL_DMA_IRQHandler+0x6b0>)
 8009d46:	4293      	cmp	r3, r2
 8009d48:	d022      	beq.n	8009d90 <HAL_DMA_IRQHandler+0x678>
 8009d4a:	687b      	ldr	r3, [r7, #4]
 8009d4c:	681b      	ldr	r3, [r3, #0]
 8009d4e:	4a1f      	ldr	r2, [pc, #124]	@ (8009dcc <HAL_DMA_IRQHandler+0x6b4>)
 8009d50:	4293      	cmp	r3, r2
 8009d52:	d01d      	beq.n	8009d90 <HAL_DMA_IRQHandler+0x678>
 8009d54:	687b      	ldr	r3, [r7, #4]
 8009d56:	681b      	ldr	r3, [r3, #0]
 8009d58:	4a1d      	ldr	r2, [pc, #116]	@ (8009dd0 <HAL_DMA_IRQHandler+0x6b8>)
 8009d5a:	4293      	cmp	r3, r2
 8009d5c:	d018      	beq.n	8009d90 <HAL_DMA_IRQHandler+0x678>
 8009d5e:	687b      	ldr	r3, [r7, #4]
 8009d60:	681b      	ldr	r3, [r3, #0]
 8009d62:	4a1c      	ldr	r2, [pc, #112]	@ (8009dd4 <HAL_DMA_IRQHandler+0x6bc>)
 8009d64:	4293      	cmp	r3, r2
 8009d66:	d013      	beq.n	8009d90 <HAL_DMA_IRQHandler+0x678>
 8009d68:	687b      	ldr	r3, [r7, #4]
 8009d6a:	681b      	ldr	r3, [r3, #0]
 8009d6c:	4a1a      	ldr	r2, [pc, #104]	@ (8009dd8 <HAL_DMA_IRQHandler+0x6c0>)
 8009d6e:	4293      	cmp	r3, r2
 8009d70:	d00e      	beq.n	8009d90 <HAL_DMA_IRQHandler+0x678>
 8009d72:	687b      	ldr	r3, [r7, #4]
 8009d74:	681b      	ldr	r3, [r3, #0]
 8009d76:	4a19      	ldr	r2, [pc, #100]	@ (8009ddc <HAL_DMA_IRQHandler+0x6c4>)
 8009d78:	4293      	cmp	r3, r2
 8009d7a:	d009      	beq.n	8009d90 <HAL_DMA_IRQHandler+0x678>
 8009d7c:	687b      	ldr	r3, [r7, #4]
 8009d7e:	681b      	ldr	r3, [r3, #0]
 8009d80:	4a17      	ldr	r2, [pc, #92]	@ (8009de0 <HAL_DMA_IRQHandler+0x6c8>)
 8009d82:	4293      	cmp	r3, r2
 8009d84:	d004      	beq.n	8009d90 <HAL_DMA_IRQHandler+0x678>
 8009d86:	687b      	ldr	r3, [r7, #4]
 8009d88:	681b      	ldr	r3, [r3, #0]
 8009d8a:	4a16      	ldr	r2, [pc, #88]	@ (8009de4 <HAL_DMA_IRQHandler+0x6cc>)
 8009d8c:	4293      	cmp	r3, r2
 8009d8e:	d12b      	bne.n	8009de8 <HAL_DMA_IRQHandler+0x6d0>
 8009d90:	687b      	ldr	r3, [r7, #4]
 8009d92:	681b      	ldr	r3, [r3, #0]
 8009d94:	681b      	ldr	r3, [r3, #0]
 8009d96:	f003 0310 	and.w	r3, r3, #16
 8009d9a:	2b00      	cmp	r3, #0
 8009d9c:	bf14      	ite	ne
 8009d9e:	2301      	movne	r3, #1
 8009da0:	2300      	moveq	r3, #0
 8009da2:	b2db      	uxtb	r3, r3
 8009da4:	e02a      	b.n	8009dfc <HAL_DMA_IRQHandler+0x6e4>
 8009da6:	bf00      	nop
 8009da8:	40020010 	.word	0x40020010
 8009dac:	40020028 	.word	0x40020028
 8009db0:	40020040 	.word	0x40020040
 8009db4:	40020058 	.word	0x40020058
 8009db8:	40020070 	.word	0x40020070
 8009dbc:	40020088 	.word	0x40020088
 8009dc0:	400200a0 	.word	0x400200a0
 8009dc4:	400200b8 	.word	0x400200b8
 8009dc8:	40020410 	.word	0x40020410
 8009dcc:	40020428 	.word	0x40020428
 8009dd0:	40020440 	.word	0x40020440
 8009dd4:	40020458 	.word	0x40020458
 8009dd8:	40020470 	.word	0x40020470
 8009ddc:	40020488 	.word	0x40020488
 8009de0:	400204a0 	.word	0x400204a0
 8009de4:	400204b8 	.word	0x400204b8
 8009de8:	687b      	ldr	r3, [r7, #4]
 8009dea:	681b      	ldr	r3, [r3, #0]
 8009dec:	681b      	ldr	r3, [r3, #0]
 8009dee:	f003 0302 	and.w	r3, r3, #2
 8009df2:	2b00      	cmp	r3, #0
 8009df4:	bf14      	ite	ne
 8009df6:	2301      	movne	r3, #1
 8009df8:	2300      	moveq	r3, #0
 8009dfa:	b2db      	uxtb	r3, r3
 8009dfc:	2b00      	cmp	r3, #0
 8009dfe:	f000 8087 	beq.w	8009f10 <HAL_DMA_IRQHandler+0x7f8>
      {
        /* Clear the transfer complete flag */
        regs_dma->IFCR = DMA_FLAG_TCIF0_4 << (hdma->StreamIndex & 0x1FU);
 8009e02:	687b      	ldr	r3, [r7, #4]
 8009e04:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8009e06:	f003 031f 	and.w	r3, r3, #31
 8009e0a:	2220      	movs	r2, #32
 8009e0c:	409a      	lsls	r2, r3
 8009e0e:	6a3b      	ldr	r3, [r7, #32]
 8009e10:	609a      	str	r2, [r3, #8]

        if(HAL_DMA_STATE_ABORT == hdma->State)
 8009e12:	687b      	ldr	r3, [r7, #4]
 8009e14:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8009e18:	b2db      	uxtb	r3, r3
 8009e1a:	2b04      	cmp	r3, #4
 8009e1c:	d139      	bne.n	8009e92 <HAL_DMA_IRQHandler+0x77a>
        {
          /* Disable all the transfer interrupts */
          ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8009e1e:	687b      	ldr	r3, [r7, #4]
 8009e20:	681b      	ldr	r3, [r3, #0]
 8009e22:	681a      	ldr	r2, [r3, #0]
 8009e24:	687b      	ldr	r3, [r7, #4]
 8009e26:	681b      	ldr	r3, [r3, #0]
 8009e28:	f022 0216 	bic.w	r2, r2, #22
 8009e2c:	601a      	str	r2, [r3, #0]
          ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR &= ~(DMA_IT_FE);
 8009e2e:	687b      	ldr	r3, [r7, #4]
 8009e30:	681b      	ldr	r3, [r3, #0]
 8009e32:	695a      	ldr	r2, [r3, #20]
 8009e34:	687b      	ldr	r3, [r7, #4]
 8009e36:	681b      	ldr	r3, [r3, #0]
 8009e38:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8009e3c:	615a      	str	r2, [r3, #20]

          if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8009e3e:	687b      	ldr	r3, [r7, #4]
 8009e40:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009e42:	2b00      	cmp	r3, #0
 8009e44:	d103      	bne.n	8009e4e <HAL_DMA_IRQHandler+0x736>
 8009e46:	687b      	ldr	r3, [r7, #4]
 8009e48:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8009e4a:	2b00      	cmp	r3, #0
 8009e4c:	d007      	beq.n	8009e5e <HAL_DMA_IRQHandler+0x746>
          {
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_HT);
 8009e4e:	687b      	ldr	r3, [r7, #4]
 8009e50:	681b      	ldr	r3, [r3, #0]
 8009e52:	681a      	ldr	r2, [r3, #0]
 8009e54:	687b      	ldr	r3, [r7, #4]
 8009e56:	681b      	ldr	r3, [r3, #0]
 8009e58:	f022 0208 	bic.w	r2, r2, #8
 8009e5c:	601a      	str	r2, [r3, #0]
          }

          /* Clear all interrupt flags at correct offset within the register */
          regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 8009e5e:	687b      	ldr	r3, [r7, #4]
 8009e60:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8009e62:	f003 031f 	and.w	r3, r3, #31
 8009e66:	223f      	movs	r2, #63	@ 0x3f
 8009e68:	409a      	lsls	r2, r3
 8009e6a:	6a3b      	ldr	r3, [r7, #32]
 8009e6c:	609a      	str	r2, [r3, #8]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8009e6e:	687b      	ldr	r3, [r7, #4]
 8009e70:	2201      	movs	r2, #1
 8009e72:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8009e76:	687b      	ldr	r3, [r7, #4]
 8009e78:	2200      	movs	r2, #0
 8009e7a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

          if(hdma->XferAbortCallback != NULL)
 8009e7e:	687b      	ldr	r3, [r7, #4]
 8009e80:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8009e82:	2b00      	cmp	r3, #0
 8009e84:	f000 834a 	beq.w	800a51c <HAL_DMA_IRQHandler+0xe04>
          {
            hdma->XferAbortCallback(hdma);
 8009e88:	687b      	ldr	r3, [r7, #4]
 8009e8a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8009e8c:	6878      	ldr	r0, [r7, #4]
 8009e8e:	4798      	blx	r3
          }
          return;
 8009e90:	e344      	b.n	800a51c <HAL_DMA_IRQHandler+0xe04>
        }

        if(((((DMA_Stream_TypeDef   *)hdma->Instance)->CR) & (uint32_t)(DMA_SxCR_DBM)) != 0U)
 8009e92:	687b      	ldr	r3, [r7, #4]
 8009e94:	681b      	ldr	r3, [r3, #0]
 8009e96:	681b      	ldr	r3, [r3, #0]
 8009e98:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8009e9c:	2b00      	cmp	r3, #0
 8009e9e:	d018      	beq.n	8009ed2 <HAL_DMA_IRQHandler+0x7ba>
        {
          /* Current memory buffer used is Memory 0 */
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CT) == 0U)
 8009ea0:	687b      	ldr	r3, [r7, #4]
 8009ea2:	681b      	ldr	r3, [r3, #0]
 8009ea4:	681b      	ldr	r3, [r3, #0]
 8009ea6:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8009eaa:	2b00      	cmp	r3, #0
 8009eac:	d108      	bne.n	8009ec0 <HAL_DMA_IRQHandler+0x7a8>
          {
            if(hdma->XferM1CpltCallback != NULL)
 8009eae:	687b      	ldr	r3, [r7, #4]
 8009eb0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8009eb2:	2b00      	cmp	r3, #0
 8009eb4:	d02c      	beq.n	8009f10 <HAL_DMA_IRQHandler+0x7f8>
            {
              /* Transfer complete Callback for memory1 */
              hdma->XferM1CpltCallback(hdma);
 8009eb6:	687b      	ldr	r3, [r7, #4]
 8009eb8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8009eba:	6878      	ldr	r0, [r7, #4]
 8009ebc:	4798      	blx	r3
 8009ebe:	e027      	b.n	8009f10 <HAL_DMA_IRQHandler+0x7f8>
            }
          }
          /* Current memory buffer used is Memory 1 */
          else
          {
            if(hdma->XferCpltCallback != NULL)
 8009ec0:	687b      	ldr	r3, [r7, #4]
 8009ec2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009ec4:	2b00      	cmp	r3, #0
 8009ec6:	d023      	beq.n	8009f10 <HAL_DMA_IRQHandler+0x7f8>
            {
              /* Transfer complete Callback for memory0 */
              hdma->XferCpltCallback(hdma);
 8009ec8:	687b      	ldr	r3, [r7, #4]
 8009eca:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009ecc:	6878      	ldr	r0, [r7, #4]
 8009ece:	4798      	blx	r3
 8009ed0:	e01e      	b.n	8009f10 <HAL_DMA_IRQHandler+0x7f8>
          }
        }
        /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
        else
        {
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CIRC) == 0U)
 8009ed2:	687b      	ldr	r3, [r7, #4]
 8009ed4:	681b      	ldr	r3, [r3, #0]
 8009ed6:	681b      	ldr	r3, [r3, #0]
 8009ed8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8009edc:	2b00      	cmp	r3, #0
 8009ede:	d10f      	bne.n	8009f00 <HAL_DMA_IRQHandler+0x7e8>
          {
            /* Disable the transfer complete interrupt */
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC);
 8009ee0:	687b      	ldr	r3, [r7, #4]
 8009ee2:	681b      	ldr	r3, [r3, #0]
 8009ee4:	681a      	ldr	r2, [r3, #0]
 8009ee6:	687b      	ldr	r3, [r7, #4]
 8009ee8:	681b      	ldr	r3, [r3, #0]
 8009eea:	f022 0210 	bic.w	r2, r2, #16
 8009eee:	601a      	str	r2, [r3, #0]

            /* Change the DMA state */
            hdma->State = HAL_DMA_STATE_READY;
 8009ef0:	687b      	ldr	r3, [r7, #4]
 8009ef2:	2201      	movs	r2, #1
 8009ef4:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

            /* Process Unlocked */
            __HAL_UNLOCK(hdma);
 8009ef8:	687b      	ldr	r3, [r7, #4]
 8009efa:	2200      	movs	r2, #0
 8009efc:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
          }

          if(hdma->XferCpltCallback != NULL)
 8009f00:	687b      	ldr	r3, [r7, #4]
 8009f02:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009f04:	2b00      	cmp	r3, #0
 8009f06:	d003      	beq.n	8009f10 <HAL_DMA_IRQHandler+0x7f8>
          {
            /* Transfer complete callback */
            hdma->XferCpltCallback(hdma);
 8009f08:	687b      	ldr	r3, [r7, #4]
 8009f0a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009f0c:	6878      	ldr	r0, [r7, #4]
 8009f0e:	4798      	blx	r3
        }
      }
    }

    /* manage error case */
    if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8009f10:	687b      	ldr	r3, [r7, #4]
 8009f12:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8009f14:	2b00      	cmp	r3, #0
 8009f16:	f000 8306 	beq.w	800a526 <HAL_DMA_IRQHandler+0xe0e>
    {
      if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != 0U)
 8009f1a:	687b      	ldr	r3, [r7, #4]
 8009f1c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8009f1e:	f003 0301 	and.w	r3, r3, #1
 8009f22:	2b00      	cmp	r3, #0
 8009f24:	f000 8088 	beq.w	800a038 <HAL_DMA_IRQHandler+0x920>
      {
        hdma->State = HAL_DMA_STATE_ABORT;
 8009f28:	687b      	ldr	r3, [r7, #4]
 8009f2a:	2204      	movs	r2, #4
 8009f2c:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Disable the stream */
        __HAL_DMA_DISABLE(hdma);
 8009f30:	687b      	ldr	r3, [r7, #4]
 8009f32:	681b      	ldr	r3, [r3, #0]
 8009f34:	4a7a      	ldr	r2, [pc, #488]	@ (800a120 <HAL_DMA_IRQHandler+0xa08>)
 8009f36:	4293      	cmp	r3, r2
 8009f38:	d04a      	beq.n	8009fd0 <HAL_DMA_IRQHandler+0x8b8>
 8009f3a:	687b      	ldr	r3, [r7, #4]
 8009f3c:	681b      	ldr	r3, [r3, #0]
 8009f3e:	4a79      	ldr	r2, [pc, #484]	@ (800a124 <HAL_DMA_IRQHandler+0xa0c>)
 8009f40:	4293      	cmp	r3, r2
 8009f42:	d045      	beq.n	8009fd0 <HAL_DMA_IRQHandler+0x8b8>
 8009f44:	687b      	ldr	r3, [r7, #4]
 8009f46:	681b      	ldr	r3, [r3, #0]
 8009f48:	4a77      	ldr	r2, [pc, #476]	@ (800a128 <HAL_DMA_IRQHandler+0xa10>)
 8009f4a:	4293      	cmp	r3, r2
 8009f4c:	d040      	beq.n	8009fd0 <HAL_DMA_IRQHandler+0x8b8>
 8009f4e:	687b      	ldr	r3, [r7, #4]
 8009f50:	681b      	ldr	r3, [r3, #0]
 8009f52:	4a76      	ldr	r2, [pc, #472]	@ (800a12c <HAL_DMA_IRQHandler+0xa14>)
 8009f54:	4293      	cmp	r3, r2
 8009f56:	d03b      	beq.n	8009fd0 <HAL_DMA_IRQHandler+0x8b8>
 8009f58:	687b      	ldr	r3, [r7, #4]
 8009f5a:	681b      	ldr	r3, [r3, #0]
 8009f5c:	4a74      	ldr	r2, [pc, #464]	@ (800a130 <HAL_DMA_IRQHandler+0xa18>)
 8009f5e:	4293      	cmp	r3, r2
 8009f60:	d036      	beq.n	8009fd0 <HAL_DMA_IRQHandler+0x8b8>
 8009f62:	687b      	ldr	r3, [r7, #4]
 8009f64:	681b      	ldr	r3, [r3, #0]
 8009f66:	4a73      	ldr	r2, [pc, #460]	@ (800a134 <HAL_DMA_IRQHandler+0xa1c>)
 8009f68:	4293      	cmp	r3, r2
 8009f6a:	d031      	beq.n	8009fd0 <HAL_DMA_IRQHandler+0x8b8>
 8009f6c:	687b      	ldr	r3, [r7, #4]
 8009f6e:	681b      	ldr	r3, [r3, #0]
 8009f70:	4a71      	ldr	r2, [pc, #452]	@ (800a138 <HAL_DMA_IRQHandler+0xa20>)
 8009f72:	4293      	cmp	r3, r2
 8009f74:	d02c      	beq.n	8009fd0 <HAL_DMA_IRQHandler+0x8b8>
 8009f76:	687b      	ldr	r3, [r7, #4]
 8009f78:	681b      	ldr	r3, [r3, #0]
 8009f7a:	4a70      	ldr	r2, [pc, #448]	@ (800a13c <HAL_DMA_IRQHandler+0xa24>)
 8009f7c:	4293      	cmp	r3, r2
 8009f7e:	d027      	beq.n	8009fd0 <HAL_DMA_IRQHandler+0x8b8>
 8009f80:	687b      	ldr	r3, [r7, #4]
 8009f82:	681b      	ldr	r3, [r3, #0]
 8009f84:	4a6e      	ldr	r2, [pc, #440]	@ (800a140 <HAL_DMA_IRQHandler+0xa28>)
 8009f86:	4293      	cmp	r3, r2
 8009f88:	d022      	beq.n	8009fd0 <HAL_DMA_IRQHandler+0x8b8>
 8009f8a:	687b      	ldr	r3, [r7, #4]
 8009f8c:	681b      	ldr	r3, [r3, #0]
 8009f8e:	4a6d      	ldr	r2, [pc, #436]	@ (800a144 <HAL_DMA_IRQHandler+0xa2c>)
 8009f90:	4293      	cmp	r3, r2
 8009f92:	d01d      	beq.n	8009fd0 <HAL_DMA_IRQHandler+0x8b8>
 8009f94:	687b      	ldr	r3, [r7, #4]
 8009f96:	681b      	ldr	r3, [r3, #0]
 8009f98:	4a6b      	ldr	r2, [pc, #428]	@ (800a148 <HAL_DMA_IRQHandler+0xa30>)
 8009f9a:	4293      	cmp	r3, r2
 8009f9c:	d018      	beq.n	8009fd0 <HAL_DMA_IRQHandler+0x8b8>
 8009f9e:	687b      	ldr	r3, [r7, #4]
 8009fa0:	681b      	ldr	r3, [r3, #0]
 8009fa2:	4a6a      	ldr	r2, [pc, #424]	@ (800a14c <HAL_DMA_IRQHandler+0xa34>)
 8009fa4:	4293      	cmp	r3, r2
 8009fa6:	d013      	beq.n	8009fd0 <HAL_DMA_IRQHandler+0x8b8>
 8009fa8:	687b      	ldr	r3, [r7, #4]
 8009faa:	681b      	ldr	r3, [r3, #0]
 8009fac:	4a68      	ldr	r2, [pc, #416]	@ (800a150 <HAL_DMA_IRQHandler+0xa38>)
 8009fae:	4293      	cmp	r3, r2
 8009fb0:	d00e      	beq.n	8009fd0 <HAL_DMA_IRQHandler+0x8b8>
 8009fb2:	687b      	ldr	r3, [r7, #4]
 8009fb4:	681b      	ldr	r3, [r3, #0]
 8009fb6:	4a67      	ldr	r2, [pc, #412]	@ (800a154 <HAL_DMA_IRQHandler+0xa3c>)
 8009fb8:	4293      	cmp	r3, r2
 8009fba:	d009      	beq.n	8009fd0 <HAL_DMA_IRQHandler+0x8b8>
 8009fbc:	687b      	ldr	r3, [r7, #4]
 8009fbe:	681b      	ldr	r3, [r3, #0]
 8009fc0:	4a65      	ldr	r2, [pc, #404]	@ (800a158 <HAL_DMA_IRQHandler+0xa40>)
 8009fc2:	4293      	cmp	r3, r2
 8009fc4:	d004      	beq.n	8009fd0 <HAL_DMA_IRQHandler+0x8b8>
 8009fc6:	687b      	ldr	r3, [r7, #4]
 8009fc8:	681b      	ldr	r3, [r3, #0]
 8009fca:	4a64      	ldr	r2, [pc, #400]	@ (800a15c <HAL_DMA_IRQHandler+0xa44>)
 8009fcc:	4293      	cmp	r3, r2
 8009fce:	d108      	bne.n	8009fe2 <HAL_DMA_IRQHandler+0x8ca>
 8009fd0:	687b      	ldr	r3, [r7, #4]
 8009fd2:	681b      	ldr	r3, [r3, #0]
 8009fd4:	681a      	ldr	r2, [r3, #0]
 8009fd6:	687b      	ldr	r3, [r7, #4]
 8009fd8:	681b      	ldr	r3, [r3, #0]
 8009fda:	f022 0201 	bic.w	r2, r2, #1
 8009fde:	601a      	str	r2, [r3, #0]
 8009fe0:	e007      	b.n	8009ff2 <HAL_DMA_IRQHandler+0x8da>
 8009fe2:	687b      	ldr	r3, [r7, #4]
 8009fe4:	681b      	ldr	r3, [r3, #0]
 8009fe6:	681a      	ldr	r2, [r3, #0]
 8009fe8:	687b      	ldr	r3, [r7, #4]
 8009fea:	681b      	ldr	r3, [r3, #0]
 8009fec:	f022 0201 	bic.w	r2, r2, #1
 8009ff0:	601a      	str	r2, [r3, #0]

        do
        {
          if (++count > timeout)
 8009ff2:	68fb      	ldr	r3, [r7, #12]
 8009ff4:	3301      	adds	r3, #1
 8009ff6:	60fb      	str	r3, [r7, #12]
 8009ff8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8009ffa:	429a      	cmp	r2, r3
 8009ffc:	d307      	bcc.n	800a00e <HAL_DMA_IRQHandler+0x8f6>
          {
            break;
          }
        }
        while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U);
 8009ffe:	687b      	ldr	r3, [r7, #4]
 800a000:	681b      	ldr	r3, [r3, #0]
 800a002:	681b      	ldr	r3, [r3, #0]
 800a004:	f003 0301 	and.w	r3, r3, #1
 800a008:	2b00      	cmp	r3, #0
 800a00a:	d1f2      	bne.n	8009ff2 <HAL_DMA_IRQHandler+0x8da>
 800a00c:	e000      	b.n	800a010 <HAL_DMA_IRQHandler+0x8f8>
            break;
 800a00e:	bf00      	nop

        if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 800a010:	687b      	ldr	r3, [r7, #4]
 800a012:	681b      	ldr	r3, [r3, #0]
 800a014:	681b      	ldr	r3, [r3, #0]
 800a016:	f003 0301 	and.w	r3, r3, #1
 800a01a:	2b00      	cmp	r3, #0
 800a01c:	d004      	beq.n	800a028 <HAL_DMA_IRQHandler+0x910>
        {
          /* Change the DMA state to error if DMA disable fails */
          hdma->State = HAL_DMA_STATE_ERROR;
 800a01e:	687b      	ldr	r3, [r7, #4]
 800a020:	2203      	movs	r2, #3
 800a022:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
 800a026:	e003      	b.n	800a030 <HAL_DMA_IRQHandler+0x918>
        }
        else
        {
          /* Change the DMA state to Ready if DMA disable success */
          hdma->State = HAL_DMA_STATE_READY;
 800a028:	687b      	ldr	r3, [r7, #4]
 800a02a:	2201      	movs	r2, #1
 800a02c:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        }

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 800a030:	687b      	ldr	r3, [r7, #4]
 800a032:	2200      	movs	r2, #0
 800a034:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
      }

      if(hdma->XferErrorCallback != NULL)
 800a038:	687b      	ldr	r3, [r7, #4]
 800a03a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800a03c:	2b00      	cmp	r3, #0
 800a03e:	f000 8272 	beq.w	800a526 <HAL_DMA_IRQHandler+0xe0e>
      {
        /* Transfer error callback */
        hdma->XferErrorCallback(hdma);
 800a042:	687b      	ldr	r3, [r7, #4]
 800a044:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800a046:	6878      	ldr	r0, [r7, #4]
 800a048:	4798      	blx	r3
 800a04a:	e26c      	b.n	800a526 <HAL_DMA_IRQHandler+0xe0e>
      }
    }
  }
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U)  /* BDMA instance(s) */
 800a04c:	687b      	ldr	r3, [r7, #4]
 800a04e:	681b      	ldr	r3, [r3, #0]
 800a050:	4a43      	ldr	r2, [pc, #268]	@ (800a160 <HAL_DMA_IRQHandler+0xa48>)
 800a052:	4293      	cmp	r3, r2
 800a054:	d022      	beq.n	800a09c <HAL_DMA_IRQHandler+0x984>
 800a056:	687b      	ldr	r3, [r7, #4]
 800a058:	681b      	ldr	r3, [r3, #0]
 800a05a:	4a42      	ldr	r2, [pc, #264]	@ (800a164 <HAL_DMA_IRQHandler+0xa4c>)
 800a05c:	4293      	cmp	r3, r2
 800a05e:	d01d      	beq.n	800a09c <HAL_DMA_IRQHandler+0x984>
 800a060:	687b      	ldr	r3, [r7, #4]
 800a062:	681b      	ldr	r3, [r3, #0]
 800a064:	4a40      	ldr	r2, [pc, #256]	@ (800a168 <HAL_DMA_IRQHandler+0xa50>)
 800a066:	4293      	cmp	r3, r2
 800a068:	d018      	beq.n	800a09c <HAL_DMA_IRQHandler+0x984>
 800a06a:	687b      	ldr	r3, [r7, #4]
 800a06c:	681b      	ldr	r3, [r3, #0]
 800a06e:	4a3f      	ldr	r2, [pc, #252]	@ (800a16c <HAL_DMA_IRQHandler+0xa54>)
 800a070:	4293      	cmp	r3, r2
 800a072:	d013      	beq.n	800a09c <HAL_DMA_IRQHandler+0x984>
 800a074:	687b      	ldr	r3, [r7, #4]
 800a076:	681b      	ldr	r3, [r3, #0]
 800a078:	4a3d      	ldr	r2, [pc, #244]	@ (800a170 <HAL_DMA_IRQHandler+0xa58>)
 800a07a:	4293      	cmp	r3, r2
 800a07c:	d00e      	beq.n	800a09c <HAL_DMA_IRQHandler+0x984>
 800a07e:	687b      	ldr	r3, [r7, #4]
 800a080:	681b      	ldr	r3, [r3, #0]
 800a082:	4a3c      	ldr	r2, [pc, #240]	@ (800a174 <HAL_DMA_IRQHandler+0xa5c>)
 800a084:	4293      	cmp	r3, r2
 800a086:	d009      	beq.n	800a09c <HAL_DMA_IRQHandler+0x984>
 800a088:	687b      	ldr	r3, [r7, #4]
 800a08a:	681b      	ldr	r3, [r3, #0]
 800a08c:	4a3a      	ldr	r2, [pc, #232]	@ (800a178 <HAL_DMA_IRQHandler+0xa60>)
 800a08e:	4293      	cmp	r3, r2
 800a090:	d004      	beq.n	800a09c <HAL_DMA_IRQHandler+0x984>
 800a092:	687b      	ldr	r3, [r7, #4]
 800a094:	681b      	ldr	r3, [r3, #0]
 800a096:	4a39      	ldr	r2, [pc, #228]	@ (800a17c <HAL_DMA_IRQHandler+0xa64>)
 800a098:	4293      	cmp	r3, r2
 800a09a:	d101      	bne.n	800a0a0 <HAL_DMA_IRQHandler+0x988>
 800a09c:	2301      	movs	r3, #1
 800a09e:	e000      	b.n	800a0a2 <HAL_DMA_IRQHandler+0x98a>
 800a0a0:	2300      	movs	r3, #0
 800a0a2:	2b00      	cmp	r3, #0
 800a0a4:	f000 823f 	beq.w	800a526 <HAL_DMA_IRQHandler+0xe0e>
  {
    ccr_reg = (((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR);
 800a0a8:	687b      	ldr	r3, [r7, #4]
 800a0aa:	681b      	ldr	r3, [r3, #0]
 800a0ac:	681b      	ldr	r3, [r3, #0]
 800a0ae:	613b      	str	r3, [r7, #16]

    /* Half Transfer Complete Interrupt management ******************************/
    if (((tmpisr_bdma & (BDMA_FLAG_HT0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_HTIE) != 0U))
 800a0b0:	687b      	ldr	r3, [r7, #4]
 800a0b2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800a0b4:	f003 031f 	and.w	r3, r3, #31
 800a0b8:	2204      	movs	r2, #4
 800a0ba:	409a      	lsls	r2, r3
 800a0bc:	697b      	ldr	r3, [r7, #20]
 800a0be:	4013      	ands	r3, r2
 800a0c0:	2b00      	cmp	r3, #0
 800a0c2:	f000 80cd 	beq.w	800a260 <HAL_DMA_IRQHandler+0xb48>
 800a0c6:	693b      	ldr	r3, [r7, #16]
 800a0c8:	f003 0304 	and.w	r3, r3, #4
 800a0cc:	2b00      	cmp	r3, #0
 800a0ce:	f000 80c7 	beq.w	800a260 <HAL_DMA_IRQHandler+0xb48>
    {
      /* Clear the half transfer complete flag */
      regs_bdma->IFCR = (BDMA_ISR_HTIF0 << (hdma->StreamIndex & 0x1FU));
 800a0d2:	687b      	ldr	r3, [r7, #4]
 800a0d4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800a0d6:	f003 031f 	and.w	r3, r3, #31
 800a0da:	2204      	movs	r2, #4
 800a0dc:	409a      	lsls	r2, r3
 800a0de:	69fb      	ldr	r3, [r7, #28]
 800a0e0:	605a      	str	r2, [r3, #4]

      /* Disable the transfer complete interrupt if the DMA mode is Double Buffering */
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 800a0e2:	693b      	ldr	r3, [r7, #16]
 800a0e4:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800a0e8:	2b00      	cmp	r3, #0
 800a0ea:	d049      	beq.n	800a180 <HAL_DMA_IRQHandler+0xa68>
      {
        /* Current memory buffer used is Memory 0 */
        if((ccr_reg & BDMA_CCR_CT) == 0U)
 800a0ec:	693b      	ldr	r3, [r7, #16]
 800a0ee:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800a0f2:	2b00      	cmp	r3, #0
 800a0f4:	d109      	bne.n	800a10a <HAL_DMA_IRQHandler+0x9f2>
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 800a0f6:	687b      	ldr	r3, [r7, #4]
 800a0f8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800a0fa:	2b00      	cmp	r3, #0
 800a0fc:	f000 8210 	beq.w	800a520 <HAL_DMA_IRQHandler+0xe08>
          {
            /* Half transfer Callback for Memory 1 */
            hdma->XferM1HalfCpltCallback(hdma);
 800a100:	687b      	ldr	r3, [r7, #4]
 800a102:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800a104:	6878      	ldr	r0, [r7, #4]
 800a106:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 800a108:	e20a      	b.n	800a520 <HAL_DMA_IRQHandler+0xe08>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferHalfCpltCallback != NULL)
 800a10a:	687b      	ldr	r3, [r7, #4]
 800a10c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a10e:	2b00      	cmp	r3, #0
 800a110:	f000 8206 	beq.w	800a520 <HAL_DMA_IRQHandler+0xe08>
          {
            /* Half transfer Callback for Memory 0 */
            hdma->XferHalfCpltCallback(hdma);
 800a114:	687b      	ldr	r3, [r7, #4]
 800a116:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a118:	6878      	ldr	r0, [r7, #4]
 800a11a:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 800a11c:	e200      	b.n	800a520 <HAL_DMA_IRQHandler+0xe08>
 800a11e:	bf00      	nop
 800a120:	40020010 	.word	0x40020010
 800a124:	40020028 	.word	0x40020028
 800a128:	40020040 	.word	0x40020040
 800a12c:	40020058 	.word	0x40020058
 800a130:	40020070 	.word	0x40020070
 800a134:	40020088 	.word	0x40020088
 800a138:	400200a0 	.word	0x400200a0
 800a13c:	400200b8 	.word	0x400200b8
 800a140:	40020410 	.word	0x40020410
 800a144:	40020428 	.word	0x40020428
 800a148:	40020440 	.word	0x40020440
 800a14c:	40020458 	.word	0x40020458
 800a150:	40020470 	.word	0x40020470
 800a154:	40020488 	.word	0x40020488
 800a158:	400204a0 	.word	0x400204a0
 800a15c:	400204b8 	.word	0x400204b8
 800a160:	58025408 	.word	0x58025408
 800a164:	5802541c 	.word	0x5802541c
 800a168:	58025430 	.word	0x58025430
 800a16c:	58025444 	.word	0x58025444
 800a170:	58025458 	.word	0x58025458
 800a174:	5802546c 	.word	0x5802546c
 800a178:	58025480 	.word	0x58025480
 800a17c:	58025494 	.word	0x58025494
          }
        }
      }
      else
      {
        if((ccr_reg & BDMA_CCR_CIRC) == 0U)
 800a180:	693b      	ldr	r3, [r7, #16]
 800a182:	f003 0320 	and.w	r3, r3, #32
 800a186:	2b00      	cmp	r3, #0
 800a188:	d160      	bne.n	800a24c <HAL_DMA_IRQHandler+0xb34>
        {
          /* Disable the half transfer interrupt */
          __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 800a18a:	687b      	ldr	r3, [r7, #4]
 800a18c:	681b      	ldr	r3, [r3, #0]
 800a18e:	4a7f      	ldr	r2, [pc, #508]	@ (800a38c <HAL_DMA_IRQHandler+0xc74>)
 800a190:	4293      	cmp	r3, r2
 800a192:	d04a      	beq.n	800a22a <HAL_DMA_IRQHandler+0xb12>
 800a194:	687b      	ldr	r3, [r7, #4]
 800a196:	681b      	ldr	r3, [r3, #0]
 800a198:	4a7d      	ldr	r2, [pc, #500]	@ (800a390 <HAL_DMA_IRQHandler+0xc78>)
 800a19a:	4293      	cmp	r3, r2
 800a19c:	d045      	beq.n	800a22a <HAL_DMA_IRQHandler+0xb12>
 800a19e:	687b      	ldr	r3, [r7, #4]
 800a1a0:	681b      	ldr	r3, [r3, #0]
 800a1a2:	4a7c      	ldr	r2, [pc, #496]	@ (800a394 <HAL_DMA_IRQHandler+0xc7c>)
 800a1a4:	4293      	cmp	r3, r2
 800a1a6:	d040      	beq.n	800a22a <HAL_DMA_IRQHandler+0xb12>
 800a1a8:	687b      	ldr	r3, [r7, #4]
 800a1aa:	681b      	ldr	r3, [r3, #0]
 800a1ac:	4a7a      	ldr	r2, [pc, #488]	@ (800a398 <HAL_DMA_IRQHandler+0xc80>)
 800a1ae:	4293      	cmp	r3, r2
 800a1b0:	d03b      	beq.n	800a22a <HAL_DMA_IRQHandler+0xb12>
 800a1b2:	687b      	ldr	r3, [r7, #4]
 800a1b4:	681b      	ldr	r3, [r3, #0]
 800a1b6:	4a79      	ldr	r2, [pc, #484]	@ (800a39c <HAL_DMA_IRQHandler+0xc84>)
 800a1b8:	4293      	cmp	r3, r2
 800a1ba:	d036      	beq.n	800a22a <HAL_DMA_IRQHandler+0xb12>
 800a1bc:	687b      	ldr	r3, [r7, #4]
 800a1be:	681b      	ldr	r3, [r3, #0]
 800a1c0:	4a77      	ldr	r2, [pc, #476]	@ (800a3a0 <HAL_DMA_IRQHandler+0xc88>)
 800a1c2:	4293      	cmp	r3, r2
 800a1c4:	d031      	beq.n	800a22a <HAL_DMA_IRQHandler+0xb12>
 800a1c6:	687b      	ldr	r3, [r7, #4]
 800a1c8:	681b      	ldr	r3, [r3, #0]
 800a1ca:	4a76      	ldr	r2, [pc, #472]	@ (800a3a4 <HAL_DMA_IRQHandler+0xc8c>)
 800a1cc:	4293      	cmp	r3, r2
 800a1ce:	d02c      	beq.n	800a22a <HAL_DMA_IRQHandler+0xb12>
 800a1d0:	687b      	ldr	r3, [r7, #4]
 800a1d2:	681b      	ldr	r3, [r3, #0]
 800a1d4:	4a74      	ldr	r2, [pc, #464]	@ (800a3a8 <HAL_DMA_IRQHandler+0xc90>)
 800a1d6:	4293      	cmp	r3, r2
 800a1d8:	d027      	beq.n	800a22a <HAL_DMA_IRQHandler+0xb12>
 800a1da:	687b      	ldr	r3, [r7, #4]
 800a1dc:	681b      	ldr	r3, [r3, #0]
 800a1de:	4a73      	ldr	r2, [pc, #460]	@ (800a3ac <HAL_DMA_IRQHandler+0xc94>)
 800a1e0:	4293      	cmp	r3, r2
 800a1e2:	d022      	beq.n	800a22a <HAL_DMA_IRQHandler+0xb12>
 800a1e4:	687b      	ldr	r3, [r7, #4]
 800a1e6:	681b      	ldr	r3, [r3, #0]
 800a1e8:	4a71      	ldr	r2, [pc, #452]	@ (800a3b0 <HAL_DMA_IRQHandler+0xc98>)
 800a1ea:	4293      	cmp	r3, r2
 800a1ec:	d01d      	beq.n	800a22a <HAL_DMA_IRQHandler+0xb12>
 800a1ee:	687b      	ldr	r3, [r7, #4]
 800a1f0:	681b      	ldr	r3, [r3, #0]
 800a1f2:	4a70      	ldr	r2, [pc, #448]	@ (800a3b4 <HAL_DMA_IRQHandler+0xc9c>)
 800a1f4:	4293      	cmp	r3, r2
 800a1f6:	d018      	beq.n	800a22a <HAL_DMA_IRQHandler+0xb12>
 800a1f8:	687b      	ldr	r3, [r7, #4]
 800a1fa:	681b      	ldr	r3, [r3, #0]
 800a1fc:	4a6e      	ldr	r2, [pc, #440]	@ (800a3b8 <HAL_DMA_IRQHandler+0xca0>)
 800a1fe:	4293      	cmp	r3, r2
 800a200:	d013      	beq.n	800a22a <HAL_DMA_IRQHandler+0xb12>
 800a202:	687b      	ldr	r3, [r7, #4]
 800a204:	681b      	ldr	r3, [r3, #0]
 800a206:	4a6d      	ldr	r2, [pc, #436]	@ (800a3bc <HAL_DMA_IRQHandler+0xca4>)
 800a208:	4293      	cmp	r3, r2
 800a20a:	d00e      	beq.n	800a22a <HAL_DMA_IRQHandler+0xb12>
 800a20c:	687b      	ldr	r3, [r7, #4]
 800a20e:	681b      	ldr	r3, [r3, #0]
 800a210:	4a6b      	ldr	r2, [pc, #428]	@ (800a3c0 <HAL_DMA_IRQHandler+0xca8>)
 800a212:	4293      	cmp	r3, r2
 800a214:	d009      	beq.n	800a22a <HAL_DMA_IRQHandler+0xb12>
 800a216:	687b      	ldr	r3, [r7, #4]
 800a218:	681b      	ldr	r3, [r3, #0]
 800a21a:	4a6a      	ldr	r2, [pc, #424]	@ (800a3c4 <HAL_DMA_IRQHandler+0xcac>)
 800a21c:	4293      	cmp	r3, r2
 800a21e:	d004      	beq.n	800a22a <HAL_DMA_IRQHandler+0xb12>
 800a220:	687b      	ldr	r3, [r7, #4]
 800a222:	681b      	ldr	r3, [r3, #0]
 800a224:	4a68      	ldr	r2, [pc, #416]	@ (800a3c8 <HAL_DMA_IRQHandler+0xcb0>)
 800a226:	4293      	cmp	r3, r2
 800a228:	d108      	bne.n	800a23c <HAL_DMA_IRQHandler+0xb24>
 800a22a:	687b      	ldr	r3, [r7, #4]
 800a22c:	681b      	ldr	r3, [r3, #0]
 800a22e:	681a      	ldr	r2, [r3, #0]
 800a230:	687b      	ldr	r3, [r7, #4]
 800a232:	681b      	ldr	r3, [r3, #0]
 800a234:	f022 0208 	bic.w	r2, r2, #8
 800a238:	601a      	str	r2, [r3, #0]
 800a23a:	e007      	b.n	800a24c <HAL_DMA_IRQHandler+0xb34>
 800a23c:	687b      	ldr	r3, [r7, #4]
 800a23e:	681b      	ldr	r3, [r3, #0]
 800a240:	681a      	ldr	r2, [r3, #0]
 800a242:	687b      	ldr	r3, [r7, #4]
 800a244:	681b      	ldr	r3, [r3, #0]
 800a246:	f022 0204 	bic.w	r2, r2, #4
 800a24a:	601a      	str	r2, [r3, #0]
        }

        /* DMA peripheral state is not updated in Half Transfer */
        /* but in Transfer Complete case */

       if(hdma->XferHalfCpltCallback != NULL)
 800a24c:	687b      	ldr	r3, [r7, #4]
 800a24e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a250:	2b00      	cmp	r3, #0
 800a252:	f000 8165 	beq.w	800a520 <HAL_DMA_IRQHandler+0xe08>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 800a256:	687b      	ldr	r3, [r7, #4]
 800a258:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a25a:	6878      	ldr	r0, [r7, #4]
 800a25c:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 800a25e:	e15f      	b.n	800a520 <HAL_DMA_IRQHandler+0xe08>
        }
      }
    }

    /* Transfer Complete Interrupt management ***********************************/
    else if (((tmpisr_bdma & (BDMA_FLAG_TC0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_TCIE) != 0U))
 800a260:	687b      	ldr	r3, [r7, #4]
 800a262:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800a264:	f003 031f 	and.w	r3, r3, #31
 800a268:	2202      	movs	r2, #2
 800a26a:	409a      	lsls	r2, r3
 800a26c:	697b      	ldr	r3, [r7, #20]
 800a26e:	4013      	ands	r3, r2
 800a270:	2b00      	cmp	r3, #0
 800a272:	f000 80c5 	beq.w	800a400 <HAL_DMA_IRQHandler+0xce8>
 800a276:	693b      	ldr	r3, [r7, #16]
 800a278:	f003 0302 	and.w	r3, r3, #2
 800a27c:	2b00      	cmp	r3, #0
 800a27e:	f000 80bf 	beq.w	800a400 <HAL_DMA_IRQHandler+0xce8>
    {
      /* Clear the transfer complete flag */
      regs_bdma->IFCR = (BDMA_ISR_TCIF0) << (hdma->StreamIndex & 0x1FU);
 800a282:	687b      	ldr	r3, [r7, #4]
 800a284:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800a286:	f003 031f 	and.w	r3, r3, #31
 800a28a:	2202      	movs	r2, #2
 800a28c:	409a      	lsls	r2, r3
 800a28e:	69fb      	ldr	r3, [r7, #28]
 800a290:	605a      	str	r2, [r3, #4]

      /* Disable the transfer complete interrupt if the DMA mode is Double Buffering */
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 800a292:	693b      	ldr	r3, [r7, #16]
 800a294:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800a298:	2b00      	cmp	r3, #0
 800a29a:	d018      	beq.n	800a2ce <HAL_DMA_IRQHandler+0xbb6>
      {
        /* Current memory buffer used is Memory 0 */
        if((ccr_reg & BDMA_CCR_CT) == 0U)
 800a29c:	693b      	ldr	r3, [r7, #16]
 800a29e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800a2a2:	2b00      	cmp	r3, #0
 800a2a4:	d109      	bne.n	800a2ba <HAL_DMA_IRQHandler+0xba2>
        {
          if(hdma->XferM1CpltCallback != NULL)
 800a2a6:	687b      	ldr	r3, [r7, #4]
 800a2a8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800a2aa:	2b00      	cmp	r3, #0
 800a2ac:	f000 813a 	beq.w	800a524 <HAL_DMA_IRQHandler+0xe0c>
          {
            /* Transfer complete Callback for Memory 1 */
            hdma->XferM1CpltCallback(hdma);
 800a2b0:	687b      	ldr	r3, [r7, #4]
 800a2b2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800a2b4:	6878      	ldr	r0, [r7, #4]
 800a2b6:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 800a2b8:	e134      	b.n	800a524 <HAL_DMA_IRQHandler+0xe0c>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 800a2ba:	687b      	ldr	r3, [r7, #4]
 800a2bc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800a2be:	2b00      	cmp	r3, #0
 800a2c0:	f000 8130 	beq.w	800a524 <HAL_DMA_IRQHandler+0xe0c>
          {
            /* Transfer complete Callback for Memory 0 */
            hdma->XferCpltCallback(hdma);
 800a2c4:	687b      	ldr	r3, [r7, #4]
 800a2c6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800a2c8:	6878      	ldr	r0, [r7, #4]
 800a2ca:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 800a2cc:	e12a      	b.n	800a524 <HAL_DMA_IRQHandler+0xe0c>
          }
        }
      }
      else
      {
        if((ccr_reg & BDMA_CCR_CIRC) == 0U)
 800a2ce:	693b      	ldr	r3, [r7, #16]
 800a2d0:	f003 0320 	and.w	r3, r3, #32
 800a2d4:	2b00      	cmp	r3, #0
 800a2d6:	f040 8089 	bne.w	800a3ec <HAL_DMA_IRQHandler+0xcd4>
        {
          /* Disable the transfer complete and error interrupt, if the DMA mode is not CIRCULAR */
          __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 800a2da:	687b      	ldr	r3, [r7, #4]
 800a2dc:	681b      	ldr	r3, [r3, #0]
 800a2de:	4a2b      	ldr	r2, [pc, #172]	@ (800a38c <HAL_DMA_IRQHandler+0xc74>)
 800a2e0:	4293      	cmp	r3, r2
 800a2e2:	d04a      	beq.n	800a37a <HAL_DMA_IRQHandler+0xc62>
 800a2e4:	687b      	ldr	r3, [r7, #4]
 800a2e6:	681b      	ldr	r3, [r3, #0]
 800a2e8:	4a29      	ldr	r2, [pc, #164]	@ (800a390 <HAL_DMA_IRQHandler+0xc78>)
 800a2ea:	4293      	cmp	r3, r2
 800a2ec:	d045      	beq.n	800a37a <HAL_DMA_IRQHandler+0xc62>
 800a2ee:	687b      	ldr	r3, [r7, #4]
 800a2f0:	681b      	ldr	r3, [r3, #0]
 800a2f2:	4a28      	ldr	r2, [pc, #160]	@ (800a394 <HAL_DMA_IRQHandler+0xc7c>)
 800a2f4:	4293      	cmp	r3, r2
 800a2f6:	d040      	beq.n	800a37a <HAL_DMA_IRQHandler+0xc62>
 800a2f8:	687b      	ldr	r3, [r7, #4]
 800a2fa:	681b      	ldr	r3, [r3, #0]
 800a2fc:	4a26      	ldr	r2, [pc, #152]	@ (800a398 <HAL_DMA_IRQHandler+0xc80>)
 800a2fe:	4293      	cmp	r3, r2
 800a300:	d03b      	beq.n	800a37a <HAL_DMA_IRQHandler+0xc62>
 800a302:	687b      	ldr	r3, [r7, #4]
 800a304:	681b      	ldr	r3, [r3, #0]
 800a306:	4a25      	ldr	r2, [pc, #148]	@ (800a39c <HAL_DMA_IRQHandler+0xc84>)
 800a308:	4293      	cmp	r3, r2
 800a30a:	d036      	beq.n	800a37a <HAL_DMA_IRQHandler+0xc62>
 800a30c:	687b      	ldr	r3, [r7, #4]
 800a30e:	681b      	ldr	r3, [r3, #0]
 800a310:	4a23      	ldr	r2, [pc, #140]	@ (800a3a0 <HAL_DMA_IRQHandler+0xc88>)
 800a312:	4293      	cmp	r3, r2
 800a314:	d031      	beq.n	800a37a <HAL_DMA_IRQHandler+0xc62>
 800a316:	687b      	ldr	r3, [r7, #4]
 800a318:	681b      	ldr	r3, [r3, #0]
 800a31a:	4a22      	ldr	r2, [pc, #136]	@ (800a3a4 <HAL_DMA_IRQHandler+0xc8c>)
 800a31c:	4293      	cmp	r3, r2
 800a31e:	d02c      	beq.n	800a37a <HAL_DMA_IRQHandler+0xc62>
 800a320:	687b      	ldr	r3, [r7, #4]
 800a322:	681b      	ldr	r3, [r3, #0]
 800a324:	4a20      	ldr	r2, [pc, #128]	@ (800a3a8 <HAL_DMA_IRQHandler+0xc90>)
 800a326:	4293      	cmp	r3, r2
 800a328:	d027      	beq.n	800a37a <HAL_DMA_IRQHandler+0xc62>
 800a32a:	687b      	ldr	r3, [r7, #4]
 800a32c:	681b      	ldr	r3, [r3, #0]
 800a32e:	4a1f      	ldr	r2, [pc, #124]	@ (800a3ac <HAL_DMA_IRQHandler+0xc94>)
 800a330:	4293      	cmp	r3, r2
 800a332:	d022      	beq.n	800a37a <HAL_DMA_IRQHandler+0xc62>
 800a334:	687b      	ldr	r3, [r7, #4]
 800a336:	681b      	ldr	r3, [r3, #0]
 800a338:	4a1d      	ldr	r2, [pc, #116]	@ (800a3b0 <HAL_DMA_IRQHandler+0xc98>)
 800a33a:	4293      	cmp	r3, r2
 800a33c:	d01d      	beq.n	800a37a <HAL_DMA_IRQHandler+0xc62>
 800a33e:	687b      	ldr	r3, [r7, #4]
 800a340:	681b      	ldr	r3, [r3, #0]
 800a342:	4a1c      	ldr	r2, [pc, #112]	@ (800a3b4 <HAL_DMA_IRQHandler+0xc9c>)
 800a344:	4293      	cmp	r3, r2
 800a346:	d018      	beq.n	800a37a <HAL_DMA_IRQHandler+0xc62>
 800a348:	687b      	ldr	r3, [r7, #4]
 800a34a:	681b      	ldr	r3, [r3, #0]
 800a34c:	4a1a      	ldr	r2, [pc, #104]	@ (800a3b8 <HAL_DMA_IRQHandler+0xca0>)
 800a34e:	4293      	cmp	r3, r2
 800a350:	d013      	beq.n	800a37a <HAL_DMA_IRQHandler+0xc62>
 800a352:	687b      	ldr	r3, [r7, #4]
 800a354:	681b      	ldr	r3, [r3, #0]
 800a356:	4a19      	ldr	r2, [pc, #100]	@ (800a3bc <HAL_DMA_IRQHandler+0xca4>)
 800a358:	4293      	cmp	r3, r2
 800a35a:	d00e      	beq.n	800a37a <HAL_DMA_IRQHandler+0xc62>
 800a35c:	687b      	ldr	r3, [r7, #4]
 800a35e:	681b      	ldr	r3, [r3, #0]
 800a360:	4a17      	ldr	r2, [pc, #92]	@ (800a3c0 <HAL_DMA_IRQHandler+0xca8>)
 800a362:	4293      	cmp	r3, r2
 800a364:	d009      	beq.n	800a37a <HAL_DMA_IRQHandler+0xc62>
 800a366:	687b      	ldr	r3, [r7, #4]
 800a368:	681b      	ldr	r3, [r3, #0]
 800a36a:	4a16      	ldr	r2, [pc, #88]	@ (800a3c4 <HAL_DMA_IRQHandler+0xcac>)
 800a36c:	4293      	cmp	r3, r2
 800a36e:	d004      	beq.n	800a37a <HAL_DMA_IRQHandler+0xc62>
 800a370:	687b      	ldr	r3, [r7, #4]
 800a372:	681b      	ldr	r3, [r3, #0]
 800a374:	4a14      	ldr	r2, [pc, #80]	@ (800a3c8 <HAL_DMA_IRQHandler+0xcb0>)
 800a376:	4293      	cmp	r3, r2
 800a378:	d128      	bne.n	800a3cc <HAL_DMA_IRQHandler+0xcb4>
 800a37a:	687b      	ldr	r3, [r7, #4]
 800a37c:	681b      	ldr	r3, [r3, #0]
 800a37e:	681a      	ldr	r2, [r3, #0]
 800a380:	687b      	ldr	r3, [r7, #4]
 800a382:	681b      	ldr	r3, [r3, #0]
 800a384:	f022 0214 	bic.w	r2, r2, #20
 800a388:	601a      	str	r2, [r3, #0]
 800a38a:	e027      	b.n	800a3dc <HAL_DMA_IRQHandler+0xcc4>
 800a38c:	40020010 	.word	0x40020010
 800a390:	40020028 	.word	0x40020028
 800a394:	40020040 	.word	0x40020040
 800a398:	40020058 	.word	0x40020058
 800a39c:	40020070 	.word	0x40020070
 800a3a0:	40020088 	.word	0x40020088
 800a3a4:	400200a0 	.word	0x400200a0
 800a3a8:	400200b8 	.word	0x400200b8
 800a3ac:	40020410 	.word	0x40020410
 800a3b0:	40020428 	.word	0x40020428
 800a3b4:	40020440 	.word	0x40020440
 800a3b8:	40020458 	.word	0x40020458
 800a3bc:	40020470 	.word	0x40020470
 800a3c0:	40020488 	.word	0x40020488
 800a3c4:	400204a0 	.word	0x400204a0
 800a3c8:	400204b8 	.word	0x400204b8
 800a3cc:	687b      	ldr	r3, [r7, #4]
 800a3ce:	681b      	ldr	r3, [r3, #0]
 800a3d0:	681a      	ldr	r2, [r3, #0]
 800a3d2:	687b      	ldr	r3, [r7, #4]
 800a3d4:	681b      	ldr	r3, [r3, #0]
 800a3d6:	f022 020a 	bic.w	r2, r2, #10
 800a3da:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 800a3dc:	687b      	ldr	r3, [r7, #4]
 800a3de:	2201      	movs	r2, #1
 800a3e0:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 800a3e4:	687b      	ldr	r3, [r7, #4]
 800a3e6:	2200      	movs	r2, #0
 800a3e8:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 800a3ec:	687b      	ldr	r3, [r7, #4]
 800a3ee:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800a3f0:	2b00      	cmp	r3, #0
 800a3f2:	f000 8097 	beq.w	800a524 <HAL_DMA_IRQHandler+0xe0c>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 800a3f6:	687b      	ldr	r3, [r7, #4]
 800a3f8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800a3fa:	6878      	ldr	r0, [r7, #4]
 800a3fc:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 800a3fe:	e091      	b.n	800a524 <HAL_DMA_IRQHandler+0xe0c>
        }
      }
    }
    /* Transfer Error Interrupt management **************************************/
    else if (((tmpisr_bdma & (BDMA_FLAG_TE0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_TEIE) != 0U))
 800a400:	687b      	ldr	r3, [r7, #4]
 800a402:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800a404:	f003 031f 	and.w	r3, r3, #31
 800a408:	2208      	movs	r2, #8
 800a40a:	409a      	lsls	r2, r3
 800a40c:	697b      	ldr	r3, [r7, #20]
 800a40e:	4013      	ands	r3, r2
 800a410:	2b00      	cmp	r3, #0
 800a412:	f000 8088 	beq.w	800a526 <HAL_DMA_IRQHandler+0xe0e>
 800a416:	693b      	ldr	r3, [r7, #16]
 800a418:	f003 0308 	and.w	r3, r3, #8
 800a41c:	2b00      	cmp	r3, #0
 800a41e:	f000 8082 	beq.w	800a526 <HAL_DMA_IRQHandler+0xe0e>
    {
      /* When a DMA transfer error occurs */
      /* A hardware clear of its EN bits is performed */
      /* Disable ALL DMA IT */
      __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800a422:	687b      	ldr	r3, [r7, #4]
 800a424:	681b      	ldr	r3, [r3, #0]
 800a426:	4a41      	ldr	r2, [pc, #260]	@ (800a52c <HAL_DMA_IRQHandler+0xe14>)
 800a428:	4293      	cmp	r3, r2
 800a42a:	d04a      	beq.n	800a4c2 <HAL_DMA_IRQHandler+0xdaa>
 800a42c:	687b      	ldr	r3, [r7, #4]
 800a42e:	681b      	ldr	r3, [r3, #0]
 800a430:	4a3f      	ldr	r2, [pc, #252]	@ (800a530 <HAL_DMA_IRQHandler+0xe18>)
 800a432:	4293      	cmp	r3, r2
 800a434:	d045      	beq.n	800a4c2 <HAL_DMA_IRQHandler+0xdaa>
 800a436:	687b      	ldr	r3, [r7, #4]
 800a438:	681b      	ldr	r3, [r3, #0]
 800a43a:	4a3e      	ldr	r2, [pc, #248]	@ (800a534 <HAL_DMA_IRQHandler+0xe1c>)
 800a43c:	4293      	cmp	r3, r2
 800a43e:	d040      	beq.n	800a4c2 <HAL_DMA_IRQHandler+0xdaa>
 800a440:	687b      	ldr	r3, [r7, #4]
 800a442:	681b      	ldr	r3, [r3, #0]
 800a444:	4a3c      	ldr	r2, [pc, #240]	@ (800a538 <HAL_DMA_IRQHandler+0xe20>)
 800a446:	4293      	cmp	r3, r2
 800a448:	d03b      	beq.n	800a4c2 <HAL_DMA_IRQHandler+0xdaa>
 800a44a:	687b      	ldr	r3, [r7, #4]
 800a44c:	681b      	ldr	r3, [r3, #0]
 800a44e:	4a3b      	ldr	r2, [pc, #236]	@ (800a53c <HAL_DMA_IRQHandler+0xe24>)
 800a450:	4293      	cmp	r3, r2
 800a452:	d036      	beq.n	800a4c2 <HAL_DMA_IRQHandler+0xdaa>
 800a454:	687b      	ldr	r3, [r7, #4]
 800a456:	681b      	ldr	r3, [r3, #0]
 800a458:	4a39      	ldr	r2, [pc, #228]	@ (800a540 <HAL_DMA_IRQHandler+0xe28>)
 800a45a:	4293      	cmp	r3, r2
 800a45c:	d031      	beq.n	800a4c2 <HAL_DMA_IRQHandler+0xdaa>
 800a45e:	687b      	ldr	r3, [r7, #4]
 800a460:	681b      	ldr	r3, [r3, #0]
 800a462:	4a38      	ldr	r2, [pc, #224]	@ (800a544 <HAL_DMA_IRQHandler+0xe2c>)
 800a464:	4293      	cmp	r3, r2
 800a466:	d02c      	beq.n	800a4c2 <HAL_DMA_IRQHandler+0xdaa>
 800a468:	687b      	ldr	r3, [r7, #4]
 800a46a:	681b      	ldr	r3, [r3, #0]
 800a46c:	4a36      	ldr	r2, [pc, #216]	@ (800a548 <HAL_DMA_IRQHandler+0xe30>)
 800a46e:	4293      	cmp	r3, r2
 800a470:	d027      	beq.n	800a4c2 <HAL_DMA_IRQHandler+0xdaa>
 800a472:	687b      	ldr	r3, [r7, #4]
 800a474:	681b      	ldr	r3, [r3, #0]
 800a476:	4a35      	ldr	r2, [pc, #212]	@ (800a54c <HAL_DMA_IRQHandler+0xe34>)
 800a478:	4293      	cmp	r3, r2
 800a47a:	d022      	beq.n	800a4c2 <HAL_DMA_IRQHandler+0xdaa>
 800a47c:	687b      	ldr	r3, [r7, #4]
 800a47e:	681b      	ldr	r3, [r3, #0]
 800a480:	4a33      	ldr	r2, [pc, #204]	@ (800a550 <HAL_DMA_IRQHandler+0xe38>)
 800a482:	4293      	cmp	r3, r2
 800a484:	d01d      	beq.n	800a4c2 <HAL_DMA_IRQHandler+0xdaa>
 800a486:	687b      	ldr	r3, [r7, #4]
 800a488:	681b      	ldr	r3, [r3, #0]
 800a48a:	4a32      	ldr	r2, [pc, #200]	@ (800a554 <HAL_DMA_IRQHandler+0xe3c>)
 800a48c:	4293      	cmp	r3, r2
 800a48e:	d018      	beq.n	800a4c2 <HAL_DMA_IRQHandler+0xdaa>
 800a490:	687b      	ldr	r3, [r7, #4]
 800a492:	681b      	ldr	r3, [r3, #0]
 800a494:	4a30      	ldr	r2, [pc, #192]	@ (800a558 <HAL_DMA_IRQHandler+0xe40>)
 800a496:	4293      	cmp	r3, r2
 800a498:	d013      	beq.n	800a4c2 <HAL_DMA_IRQHandler+0xdaa>
 800a49a:	687b      	ldr	r3, [r7, #4]
 800a49c:	681b      	ldr	r3, [r3, #0]
 800a49e:	4a2f      	ldr	r2, [pc, #188]	@ (800a55c <HAL_DMA_IRQHandler+0xe44>)
 800a4a0:	4293      	cmp	r3, r2
 800a4a2:	d00e      	beq.n	800a4c2 <HAL_DMA_IRQHandler+0xdaa>
 800a4a4:	687b      	ldr	r3, [r7, #4]
 800a4a6:	681b      	ldr	r3, [r3, #0]
 800a4a8:	4a2d      	ldr	r2, [pc, #180]	@ (800a560 <HAL_DMA_IRQHandler+0xe48>)
 800a4aa:	4293      	cmp	r3, r2
 800a4ac:	d009      	beq.n	800a4c2 <HAL_DMA_IRQHandler+0xdaa>
 800a4ae:	687b      	ldr	r3, [r7, #4]
 800a4b0:	681b      	ldr	r3, [r3, #0]
 800a4b2:	4a2c      	ldr	r2, [pc, #176]	@ (800a564 <HAL_DMA_IRQHandler+0xe4c>)
 800a4b4:	4293      	cmp	r3, r2
 800a4b6:	d004      	beq.n	800a4c2 <HAL_DMA_IRQHandler+0xdaa>
 800a4b8:	687b      	ldr	r3, [r7, #4]
 800a4ba:	681b      	ldr	r3, [r3, #0]
 800a4bc:	4a2a      	ldr	r2, [pc, #168]	@ (800a568 <HAL_DMA_IRQHandler+0xe50>)
 800a4be:	4293      	cmp	r3, r2
 800a4c0:	d108      	bne.n	800a4d4 <HAL_DMA_IRQHandler+0xdbc>
 800a4c2:	687b      	ldr	r3, [r7, #4]
 800a4c4:	681b      	ldr	r3, [r3, #0]
 800a4c6:	681a      	ldr	r2, [r3, #0]
 800a4c8:	687b      	ldr	r3, [r7, #4]
 800a4ca:	681b      	ldr	r3, [r3, #0]
 800a4cc:	f022 021c 	bic.w	r2, r2, #28
 800a4d0:	601a      	str	r2, [r3, #0]
 800a4d2:	e007      	b.n	800a4e4 <HAL_DMA_IRQHandler+0xdcc>
 800a4d4:	687b      	ldr	r3, [r7, #4]
 800a4d6:	681b      	ldr	r3, [r3, #0]
 800a4d8:	681a      	ldr	r2, [r3, #0]
 800a4da:	687b      	ldr	r3, [r7, #4]
 800a4dc:	681b      	ldr	r3, [r3, #0]
 800a4de:	f022 020e 	bic.w	r2, r2, #14
 800a4e2:	601a      	str	r2, [r3, #0]

      /* Clear all flags */
      regs_bdma->IFCR = (BDMA_ISR_GIF0) << (hdma->StreamIndex & 0x1FU);
 800a4e4:	687b      	ldr	r3, [r7, #4]
 800a4e6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800a4e8:	f003 031f 	and.w	r3, r3, #31
 800a4ec:	2201      	movs	r2, #1
 800a4ee:	409a      	lsls	r2, r3
 800a4f0:	69fb      	ldr	r3, [r7, #28]
 800a4f2:	605a      	str	r2, [r3, #4]

      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TE;
 800a4f4:	687b      	ldr	r3, [r7, #4]
 800a4f6:	2201      	movs	r2, #1
 800a4f8:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 800a4fa:	687b      	ldr	r3, [r7, #4]
 800a4fc:	2201      	movs	r2, #1
 800a4fe:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 800a502:	687b      	ldr	r3, [r7, #4]
 800a504:	2200      	movs	r2, #0
 800a506:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

      if (hdma->XferErrorCallback != NULL)
 800a50a:	687b      	ldr	r3, [r7, #4]
 800a50c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800a50e:	2b00      	cmp	r3, #0
 800a510:	d009      	beq.n	800a526 <HAL_DMA_IRQHandler+0xe0e>
      {
        /* Transfer error callback */
        hdma->XferErrorCallback(hdma);
 800a512:	687b      	ldr	r3, [r7, #4]
 800a514:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800a516:	6878      	ldr	r0, [r7, #4]
 800a518:	4798      	blx	r3
 800a51a:	e004      	b.n	800a526 <HAL_DMA_IRQHandler+0xe0e>
          return;
 800a51c:	bf00      	nop
 800a51e:	e002      	b.n	800a526 <HAL_DMA_IRQHandler+0xe0e>
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 800a520:	bf00      	nop
 800a522:	e000      	b.n	800a526 <HAL_DMA_IRQHandler+0xe0e>
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 800a524:	bf00      	nop
  }
  else
  {
    /* Nothing To Do */
  }
}
 800a526:	3728      	adds	r7, #40	@ 0x28
 800a528:	46bd      	mov	sp, r7
 800a52a:	bd80      	pop	{r7, pc}
 800a52c:	40020010 	.word	0x40020010
 800a530:	40020028 	.word	0x40020028
 800a534:	40020040 	.word	0x40020040
 800a538:	40020058 	.word	0x40020058
 800a53c:	40020070 	.word	0x40020070
 800a540:	40020088 	.word	0x40020088
 800a544:	400200a0 	.word	0x400200a0
 800a548:	400200b8 	.word	0x400200b8
 800a54c:	40020410 	.word	0x40020410
 800a550:	40020428 	.word	0x40020428
 800a554:	40020440 	.word	0x40020440
 800a558:	40020458 	.word	0x40020458
 800a55c:	40020470 	.word	0x40020470
 800a560:	40020488 	.word	0x40020488
 800a564:	400204a0 	.word	0x400204a0
 800a568:	400204b8 	.word	0x400204b8

0800a56c <DMA_SetConfig>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval None
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 800a56c:	b480      	push	{r7}
 800a56e:	b087      	sub	sp, #28
 800a570:	af00      	add	r7, sp, #0
 800a572:	60f8      	str	r0, [r7, #12]
 800a574:	60b9      	str	r1, [r7, #8]
 800a576:	607a      	str	r2, [r7, #4]
 800a578:	603b      	str	r3, [r7, #0]
  /* calculate DMA base and stream number */
  DMA_Base_Registers  *regs_dma  = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800a57a:	68fb      	ldr	r3, [r7, #12]
 800a57c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800a57e:	617b      	str	r3, [r7, #20]
  BDMA_Base_Registers *regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 800a580:	68fb      	ldr	r3, [r7, #12]
 800a582:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800a584:	613b      	str	r3, [r7, #16]

  if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 800a586:	68fb      	ldr	r3, [r7, #12]
 800a588:	681b      	ldr	r3, [r3, #0]
 800a58a:	4a7f      	ldr	r2, [pc, #508]	@ (800a788 <DMA_SetConfig+0x21c>)
 800a58c:	4293      	cmp	r3, r2
 800a58e:	d072      	beq.n	800a676 <DMA_SetConfig+0x10a>
 800a590:	68fb      	ldr	r3, [r7, #12]
 800a592:	681b      	ldr	r3, [r3, #0]
 800a594:	4a7d      	ldr	r2, [pc, #500]	@ (800a78c <DMA_SetConfig+0x220>)
 800a596:	4293      	cmp	r3, r2
 800a598:	d06d      	beq.n	800a676 <DMA_SetConfig+0x10a>
 800a59a:	68fb      	ldr	r3, [r7, #12]
 800a59c:	681b      	ldr	r3, [r3, #0]
 800a59e:	4a7c      	ldr	r2, [pc, #496]	@ (800a790 <DMA_SetConfig+0x224>)
 800a5a0:	4293      	cmp	r3, r2
 800a5a2:	d068      	beq.n	800a676 <DMA_SetConfig+0x10a>
 800a5a4:	68fb      	ldr	r3, [r7, #12]
 800a5a6:	681b      	ldr	r3, [r3, #0]
 800a5a8:	4a7a      	ldr	r2, [pc, #488]	@ (800a794 <DMA_SetConfig+0x228>)
 800a5aa:	4293      	cmp	r3, r2
 800a5ac:	d063      	beq.n	800a676 <DMA_SetConfig+0x10a>
 800a5ae:	68fb      	ldr	r3, [r7, #12]
 800a5b0:	681b      	ldr	r3, [r3, #0]
 800a5b2:	4a79      	ldr	r2, [pc, #484]	@ (800a798 <DMA_SetConfig+0x22c>)
 800a5b4:	4293      	cmp	r3, r2
 800a5b6:	d05e      	beq.n	800a676 <DMA_SetConfig+0x10a>
 800a5b8:	68fb      	ldr	r3, [r7, #12]
 800a5ba:	681b      	ldr	r3, [r3, #0]
 800a5bc:	4a77      	ldr	r2, [pc, #476]	@ (800a79c <DMA_SetConfig+0x230>)
 800a5be:	4293      	cmp	r3, r2
 800a5c0:	d059      	beq.n	800a676 <DMA_SetConfig+0x10a>
 800a5c2:	68fb      	ldr	r3, [r7, #12]
 800a5c4:	681b      	ldr	r3, [r3, #0]
 800a5c6:	4a76      	ldr	r2, [pc, #472]	@ (800a7a0 <DMA_SetConfig+0x234>)
 800a5c8:	4293      	cmp	r3, r2
 800a5ca:	d054      	beq.n	800a676 <DMA_SetConfig+0x10a>
 800a5cc:	68fb      	ldr	r3, [r7, #12]
 800a5ce:	681b      	ldr	r3, [r3, #0]
 800a5d0:	4a74      	ldr	r2, [pc, #464]	@ (800a7a4 <DMA_SetConfig+0x238>)
 800a5d2:	4293      	cmp	r3, r2
 800a5d4:	d04f      	beq.n	800a676 <DMA_SetConfig+0x10a>
 800a5d6:	68fb      	ldr	r3, [r7, #12]
 800a5d8:	681b      	ldr	r3, [r3, #0]
 800a5da:	4a73      	ldr	r2, [pc, #460]	@ (800a7a8 <DMA_SetConfig+0x23c>)
 800a5dc:	4293      	cmp	r3, r2
 800a5de:	d04a      	beq.n	800a676 <DMA_SetConfig+0x10a>
 800a5e0:	68fb      	ldr	r3, [r7, #12]
 800a5e2:	681b      	ldr	r3, [r3, #0]
 800a5e4:	4a71      	ldr	r2, [pc, #452]	@ (800a7ac <DMA_SetConfig+0x240>)
 800a5e6:	4293      	cmp	r3, r2
 800a5e8:	d045      	beq.n	800a676 <DMA_SetConfig+0x10a>
 800a5ea:	68fb      	ldr	r3, [r7, #12]
 800a5ec:	681b      	ldr	r3, [r3, #0]
 800a5ee:	4a70      	ldr	r2, [pc, #448]	@ (800a7b0 <DMA_SetConfig+0x244>)
 800a5f0:	4293      	cmp	r3, r2
 800a5f2:	d040      	beq.n	800a676 <DMA_SetConfig+0x10a>
 800a5f4:	68fb      	ldr	r3, [r7, #12]
 800a5f6:	681b      	ldr	r3, [r3, #0]
 800a5f8:	4a6e      	ldr	r2, [pc, #440]	@ (800a7b4 <DMA_SetConfig+0x248>)
 800a5fa:	4293      	cmp	r3, r2
 800a5fc:	d03b      	beq.n	800a676 <DMA_SetConfig+0x10a>
 800a5fe:	68fb      	ldr	r3, [r7, #12]
 800a600:	681b      	ldr	r3, [r3, #0]
 800a602:	4a6d      	ldr	r2, [pc, #436]	@ (800a7b8 <DMA_SetConfig+0x24c>)
 800a604:	4293      	cmp	r3, r2
 800a606:	d036      	beq.n	800a676 <DMA_SetConfig+0x10a>
 800a608:	68fb      	ldr	r3, [r7, #12]
 800a60a:	681b      	ldr	r3, [r3, #0]
 800a60c:	4a6b      	ldr	r2, [pc, #428]	@ (800a7bc <DMA_SetConfig+0x250>)
 800a60e:	4293      	cmp	r3, r2
 800a610:	d031      	beq.n	800a676 <DMA_SetConfig+0x10a>
 800a612:	68fb      	ldr	r3, [r7, #12]
 800a614:	681b      	ldr	r3, [r3, #0]
 800a616:	4a6a      	ldr	r2, [pc, #424]	@ (800a7c0 <DMA_SetConfig+0x254>)
 800a618:	4293      	cmp	r3, r2
 800a61a:	d02c      	beq.n	800a676 <DMA_SetConfig+0x10a>
 800a61c:	68fb      	ldr	r3, [r7, #12]
 800a61e:	681b      	ldr	r3, [r3, #0]
 800a620:	4a68      	ldr	r2, [pc, #416]	@ (800a7c4 <DMA_SetConfig+0x258>)
 800a622:	4293      	cmp	r3, r2
 800a624:	d027      	beq.n	800a676 <DMA_SetConfig+0x10a>
 800a626:	68fb      	ldr	r3, [r7, #12]
 800a628:	681b      	ldr	r3, [r3, #0]
 800a62a:	4a67      	ldr	r2, [pc, #412]	@ (800a7c8 <DMA_SetConfig+0x25c>)
 800a62c:	4293      	cmp	r3, r2
 800a62e:	d022      	beq.n	800a676 <DMA_SetConfig+0x10a>
 800a630:	68fb      	ldr	r3, [r7, #12]
 800a632:	681b      	ldr	r3, [r3, #0]
 800a634:	4a65      	ldr	r2, [pc, #404]	@ (800a7cc <DMA_SetConfig+0x260>)
 800a636:	4293      	cmp	r3, r2
 800a638:	d01d      	beq.n	800a676 <DMA_SetConfig+0x10a>
 800a63a:	68fb      	ldr	r3, [r7, #12]
 800a63c:	681b      	ldr	r3, [r3, #0]
 800a63e:	4a64      	ldr	r2, [pc, #400]	@ (800a7d0 <DMA_SetConfig+0x264>)
 800a640:	4293      	cmp	r3, r2
 800a642:	d018      	beq.n	800a676 <DMA_SetConfig+0x10a>
 800a644:	68fb      	ldr	r3, [r7, #12]
 800a646:	681b      	ldr	r3, [r3, #0]
 800a648:	4a62      	ldr	r2, [pc, #392]	@ (800a7d4 <DMA_SetConfig+0x268>)
 800a64a:	4293      	cmp	r3, r2
 800a64c:	d013      	beq.n	800a676 <DMA_SetConfig+0x10a>
 800a64e:	68fb      	ldr	r3, [r7, #12]
 800a650:	681b      	ldr	r3, [r3, #0]
 800a652:	4a61      	ldr	r2, [pc, #388]	@ (800a7d8 <DMA_SetConfig+0x26c>)
 800a654:	4293      	cmp	r3, r2
 800a656:	d00e      	beq.n	800a676 <DMA_SetConfig+0x10a>
 800a658:	68fb      	ldr	r3, [r7, #12]
 800a65a:	681b      	ldr	r3, [r3, #0]
 800a65c:	4a5f      	ldr	r2, [pc, #380]	@ (800a7dc <DMA_SetConfig+0x270>)
 800a65e:	4293      	cmp	r3, r2
 800a660:	d009      	beq.n	800a676 <DMA_SetConfig+0x10a>
 800a662:	68fb      	ldr	r3, [r7, #12]
 800a664:	681b      	ldr	r3, [r3, #0]
 800a666:	4a5e      	ldr	r2, [pc, #376]	@ (800a7e0 <DMA_SetConfig+0x274>)
 800a668:	4293      	cmp	r3, r2
 800a66a:	d004      	beq.n	800a676 <DMA_SetConfig+0x10a>
 800a66c:	68fb      	ldr	r3, [r7, #12]
 800a66e:	681b      	ldr	r3, [r3, #0]
 800a670:	4a5c      	ldr	r2, [pc, #368]	@ (800a7e4 <DMA_SetConfig+0x278>)
 800a672:	4293      	cmp	r3, r2
 800a674:	d101      	bne.n	800a67a <DMA_SetConfig+0x10e>
 800a676:	2301      	movs	r3, #1
 800a678:	e000      	b.n	800a67c <DMA_SetConfig+0x110>
 800a67a:	2300      	movs	r3, #0
 800a67c:	2b00      	cmp	r3, #0
 800a67e:	d00d      	beq.n	800a69c <DMA_SetConfig+0x130>
  {
    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 800a680:	68fb      	ldr	r3, [r7, #12]
 800a682:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800a684:	68fa      	ldr	r2, [r7, #12]
 800a686:	6e92      	ldr	r2, [r2, #104]	@ 0x68
 800a688:	605a      	str	r2, [r3, #4]

    if(hdma->DMAmuxRequestGen != 0U)
 800a68a:	68fb      	ldr	r3, [r7, #12]
 800a68c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800a68e:	2b00      	cmp	r3, #0
 800a690:	d004      	beq.n	800a69c <DMA_SetConfig+0x130>
    {
      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 800a692:	68fb      	ldr	r3, [r7, #12]
 800a694:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800a696:	68fa      	ldr	r2, [r7, #12]
 800a698:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 800a69a:	605a      	str	r2, [r3, #4]
    }
  }

  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 800a69c:	68fb      	ldr	r3, [r7, #12]
 800a69e:	681b      	ldr	r3, [r3, #0]
 800a6a0:	4a39      	ldr	r2, [pc, #228]	@ (800a788 <DMA_SetConfig+0x21c>)
 800a6a2:	4293      	cmp	r3, r2
 800a6a4:	d04a      	beq.n	800a73c <DMA_SetConfig+0x1d0>
 800a6a6:	68fb      	ldr	r3, [r7, #12]
 800a6a8:	681b      	ldr	r3, [r3, #0]
 800a6aa:	4a38      	ldr	r2, [pc, #224]	@ (800a78c <DMA_SetConfig+0x220>)
 800a6ac:	4293      	cmp	r3, r2
 800a6ae:	d045      	beq.n	800a73c <DMA_SetConfig+0x1d0>
 800a6b0:	68fb      	ldr	r3, [r7, #12]
 800a6b2:	681b      	ldr	r3, [r3, #0]
 800a6b4:	4a36      	ldr	r2, [pc, #216]	@ (800a790 <DMA_SetConfig+0x224>)
 800a6b6:	4293      	cmp	r3, r2
 800a6b8:	d040      	beq.n	800a73c <DMA_SetConfig+0x1d0>
 800a6ba:	68fb      	ldr	r3, [r7, #12]
 800a6bc:	681b      	ldr	r3, [r3, #0]
 800a6be:	4a35      	ldr	r2, [pc, #212]	@ (800a794 <DMA_SetConfig+0x228>)
 800a6c0:	4293      	cmp	r3, r2
 800a6c2:	d03b      	beq.n	800a73c <DMA_SetConfig+0x1d0>
 800a6c4:	68fb      	ldr	r3, [r7, #12]
 800a6c6:	681b      	ldr	r3, [r3, #0]
 800a6c8:	4a33      	ldr	r2, [pc, #204]	@ (800a798 <DMA_SetConfig+0x22c>)
 800a6ca:	4293      	cmp	r3, r2
 800a6cc:	d036      	beq.n	800a73c <DMA_SetConfig+0x1d0>
 800a6ce:	68fb      	ldr	r3, [r7, #12]
 800a6d0:	681b      	ldr	r3, [r3, #0]
 800a6d2:	4a32      	ldr	r2, [pc, #200]	@ (800a79c <DMA_SetConfig+0x230>)
 800a6d4:	4293      	cmp	r3, r2
 800a6d6:	d031      	beq.n	800a73c <DMA_SetConfig+0x1d0>
 800a6d8:	68fb      	ldr	r3, [r7, #12]
 800a6da:	681b      	ldr	r3, [r3, #0]
 800a6dc:	4a30      	ldr	r2, [pc, #192]	@ (800a7a0 <DMA_SetConfig+0x234>)
 800a6de:	4293      	cmp	r3, r2
 800a6e0:	d02c      	beq.n	800a73c <DMA_SetConfig+0x1d0>
 800a6e2:	68fb      	ldr	r3, [r7, #12]
 800a6e4:	681b      	ldr	r3, [r3, #0]
 800a6e6:	4a2f      	ldr	r2, [pc, #188]	@ (800a7a4 <DMA_SetConfig+0x238>)
 800a6e8:	4293      	cmp	r3, r2
 800a6ea:	d027      	beq.n	800a73c <DMA_SetConfig+0x1d0>
 800a6ec:	68fb      	ldr	r3, [r7, #12]
 800a6ee:	681b      	ldr	r3, [r3, #0]
 800a6f0:	4a2d      	ldr	r2, [pc, #180]	@ (800a7a8 <DMA_SetConfig+0x23c>)
 800a6f2:	4293      	cmp	r3, r2
 800a6f4:	d022      	beq.n	800a73c <DMA_SetConfig+0x1d0>
 800a6f6:	68fb      	ldr	r3, [r7, #12]
 800a6f8:	681b      	ldr	r3, [r3, #0]
 800a6fa:	4a2c      	ldr	r2, [pc, #176]	@ (800a7ac <DMA_SetConfig+0x240>)
 800a6fc:	4293      	cmp	r3, r2
 800a6fe:	d01d      	beq.n	800a73c <DMA_SetConfig+0x1d0>
 800a700:	68fb      	ldr	r3, [r7, #12]
 800a702:	681b      	ldr	r3, [r3, #0]
 800a704:	4a2a      	ldr	r2, [pc, #168]	@ (800a7b0 <DMA_SetConfig+0x244>)
 800a706:	4293      	cmp	r3, r2
 800a708:	d018      	beq.n	800a73c <DMA_SetConfig+0x1d0>
 800a70a:	68fb      	ldr	r3, [r7, #12]
 800a70c:	681b      	ldr	r3, [r3, #0]
 800a70e:	4a29      	ldr	r2, [pc, #164]	@ (800a7b4 <DMA_SetConfig+0x248>)
 800a710:	4293      	cmp	r3, r2
 800a712:	d013      	beq.n	800a73c <DMA_SetConfig+0x1d0>
 800a714:	68fb      	ldr	r3, [r7, #12]
 800a716:	681b      	ldr	r3, [r3, #0]
 800a718:	4a27      	ldr	r2, [pc, #156]	@ (800a7b8 <DMA_SetConfig+0x24c>)
 800a71a:	4293      	cmp	r3, r2
 800a71c:	d00e      	beq.n	800a73c <DMA_SetConfig+0x1d0>
 800a71e:	68fb      	ldr	r3, [r7, #12]
 800a720:	681b      	ldr	r3, [r3, #0]
 800a722:	4a26      	ldr	r2, [pc, #152]	@ (800a7bc <DMA_SetConfig+0x250>)
 800a724:	4293      	cmp	r3, r2
 800a726:	d009      	beq.n	800a73c <DMA_SetConfig+0x1d0>
 800a728:	68fb      	ldr	r3, [r7, #12]
 800a72a:	681b      	ldr	r3, [r3, #0]
 800a72c:	4a24      	ldr	r2, [pc, #144]	@ (800a7c0 <DMA_SetConfig+0x254>)
 800a72e:	4293      	cmp	r3, r2
 800a730:	d004      	beq.n	800a73c <DMA_SetConfig+0x1d0>
 800a732:	68fb      	ldr	r3, [r7, #12]
 800a734:	681b      	ldr	r3, [r3, #0]
 800a736:	4a23      	ldr	r2, [pc, #140]	@ (800a7c4 <DMA_SetConfig+0x258>)
 800a738:	4293      	cmp	r3, r2
 800a73a:	d101      	bne.n	800a740 <DMA_SetConfig+0x1d4>
 800a73c:	2301      	movs	r3, #1
 800a73e:	e000      	b.n	800a742 <DMA_SetConfig+0x1d6>
 800a740:	2300      	movs	r3, #0
 800a742:	2b00      	cmp	r3, #0
 800a744:	d059      	beq.n	800a7fa <DMA_SetConfig+0x28e>
  {
    /* Clear all interrupt flags at correct offset within the register */
    regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 800a746:	68fb      	ldr	r3, [r7, #12]
 800a748:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800a74a:	f003 031f 	and.w	r3, r3, #31
 800a74e:	223f      	movs	r2, #63	@ 0x3f
 800a750:	409a      	lsls	r2, r3
 800a752:	697b      	ldr	r3, [r7, #20]
 800a754:	609a      	str	r2, [r3, #8]

    /* Clear DBM bit */
    ((DMA_Stream_TypeDef *)hdma->Instance)->CR &= (uint32_t)(~DMA_SxCR_DBM);
 800a756:	68fb      	ldr	r3, [r7, #12]
 800a758:	681b      	ldr	r3, [r3, #0]
 800a75a:	681a      	ldr	r2, [r3, #0]
 800a75c:	68fb      	ldr	r3, [r7, #12]
 800a75e:	681b      	ldr	r3, [r3, #0]
 800a760:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 800a764:	601a      	str	r2, [r3, #0]

    /* Configure DMA Stream data length */
    ((DMA_Stream_TypeDef *)hdma->Instance)->NDTR = DataLength;
 800a766:	68fb      	ldr	r3, [r7, #12]
 800a768:	681b      	ldr	r3, [r3, #0]
 800a76a:	683a      	ldr	r2, [r7, #0]
 800a76c:	605a      	str	r2, [r3, #4]

    /* Peripheral to Memory */
    if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 800a76e:	68fb      	ldr	r3, [r7, #12]
 800a770:	689b      	ldr	r3, [r3, #8]
 800a772:	2b40      	cmp	r3, #64	@ 0x40
 800a774:	d138      	bne.n	800a7e8 <DMA_SetConfig+0x27c>
    {
      /* Configure DMA Stream destination address */
      ((DMA_Stream_TypeDef *)hdma->Instance)->PAR = DstAddress;
 800a776:	68fb      	ldr	r3, [r7, #12]
 800a778:	681b      	ldr	r3, [r3, #0]
 800a77a:	687a      	ldr	r2, [r7, #4]
 800a77c:	609a      	str	r2, [r3, #8]

      /* Configure DMA Stream source address */
      ((DMA_Stream_TypeDef *)hdma->Instance)->M0AR = SrcAddress;
 800a77e:	68fb      	ldr	r3, [r7, #12]
 800a780:	681b      	ldr	r3, [r3, #0]
 800a782:	68ba      	ldr	r2, [r7, #8]
 800a784:	60da      	str	r2, [r3, #12]
  }
  else
  {
    /* Nothing To Do */
  }
}
 800a786:	e086      	b.n	800a896 <DMA_SetConfig+0x32a>
 800a788:	40020010 	.word	0x40020010
 800a78c:	40020028 	.word	0x40020028
 800a790:	40020040 	.word	0x40020040
 800a794:	40020058 	.word	0x40020058
 800a798:	40020070 	.word	0x40020070
 800a79c:	40020088 	.word	0x40020088
 800a7a0:	400200a0 	.word	0x400200a0
 800a7a4:	400200b8 	.word	0x400200b8
 800a7a8:	40020410 	.word	0x40020410
 800a7ac:	40020428 	.word	0x40020428
 800a7b0:	40020440 	.word	0x40020440
 800a7b4:	40020458 	.word	0x40020458
 800a7b8:	40020470 	.word	0x40020470
 800a7bc:	40020488 	.word	0x40020488
 800a7c0:	400204a0 	.word	0x400204a0
 800a7c4:	400204b8 	.word	0x400204b8
 800a7c8:	58025408 	.word	0x58025408
 800a7cc:	5802541c 	.word	0x5802541c
 800a7d0:	58025430 	.word	0x58025430
 800a7d4:	58025444 	.word	0x58025444
 800a7d8:	58025458 	.word	0x58025458
 800a7dc:	5802546c 	.word	0x5802546c
 800a7e0:	58025480 	.word	0x58025480
 800a7e4:	58025494 	.word	0x58025494
      ((DMA_Stream_TypeDef *)hdma->Instance)->PAR = SrcAddress;
 800a7e8:	68fb      	ldr	r3, [r7, #12]
 800a7ea:	681b      	ldr	r3, [r3, #0]
 800a7ec:	68ba      	ldr	r2, [r7, #8]
 800a7ee:	609a      	str	r2, [r3, #8]
      ((DMA_Stream_TypeDef *)hdma->Instance)->M0AR = DstAddress;
 800a7f0:	68fb      	ldr	r3, [r7, #12]
 800a7f2:	681b      	ldr	r3, [r3, #0]
 800a7f4:	687a      	ldr	r2, [r7, #4]
 800a7f6:	60da      	str	r2, [r3, #12]
}
 800a7f8:	e04d      	b.n	800a896 <DMA_SetConfig+0x32a>
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U) /* BDMA instance(s) */
 800a7fa:	68fb      	ldr	r3, [r7, #12]
 800a7fc:	681b      	ldr	r3, [r3, #0]
 800a7fe:	4a29      	ldr	r2, [pc, #164]	@ (800a8a4 <DMA_SetConfig+0x338>)
 800a800:	4293      	cmp	r3, r2
 800a802:	d022      	beq.n	800a84a <DMA_SetConfig+0x2de>
 800a804:	68fb      	ldr	r3, [r7, #12]
 800a806:	681b      	ldr	r3, [r3, #0]
 800a808:	4a27      	ldr	r2, [pc, #156]	@ (800a8a8 <DMA_SetConfig+0x33c>)
 800a80a:	4293      	cmp	r3, r2
 800a80c:	d01d      	beq.n	800a84a <DMA_SetConfig+0x2de>
 800a80e:	68fb      	ldr	r3, [r7, #12]
 800a810:	681b      	ldr	r3, [r3, #0]
 800a812:	4a26      	ldr	r2, [pc, #152]	@ (800a8ac <DMA_SetConfig+0x340>)
 800a814:	4293      	cmp	r3, r2
 800a816:	d018      	beq.n	800a84a <DMA_SetConfig+0x2de>
 800a818:	68fb      	ldr	r3, [r7, #12]
 800a81a:	681b      	ldr	r3, [r3, #0]
 800a81c:	4a24      	ldr	r2, [pc, #144]	@ (800a8b0 <DMA_SetConfig+0x344>)
 800a81e:	4293      	cmp	r3, r2
 800a820:	d013      	beq.n	800a84a <DMA_SetConfig+0x2de>
 800a822:	68fb      	ldr	r3, [r7, #12]
 800a824:	681b      	ldr	r3, [r3, #0]
 800a826:	4a23      	ldr	r2, [pc, #140]	@ (800a8b4 <DMA_SetConfig+0x348>)
 800a828:	4293      	cmp	r3, r2
 800a82a:	d00e      	beq.n	800a84a <DMA_SetConfig+0x2de>
 800a82c:	68fb      	ldr	r3, [r7, #12]
 800a82e:	681b      	ldr	r3, [r3, #0]
 800a830:	4a21      	ldr	r2, [pc, #132]	@ (800a8b8 <DMA_SetConfig+0x34c>)
 800a832:	4293      	cmp	r3, r2
 800a834:	d009      	beq.n	800a84a <DMA_SetConfig+0x2de>
 800a836:	68fb      	ldr	r3, [r7, #12]
 800a838:	681b      	ldr	r3, [r3, #0]
 800a83a:	4a20      	ldr	r2, [pc, #128]	@ (800a8bc <DMA_SetConfig+0x350>)
 800a83c:	4293      	cmp	r3, r2
 800a83e:	d004      	beq.n	800a84a <DMA_SetConfig+0x2de>
 800a840:	68fb      	ldr	r3, [r7, #12]
 800a842:	681b      	ldr	r3, [r3, #0]
 800a844:	4a1e      	ldr	r2, [pc, #120]	@ (800a8c0 <DMA_SetConfig+0x354>)
 800a846:	4293      	cmp	r3, r2
 800a848:	d101      	bne.n	800a84e <DMA_SetConfig+0x2e2>
 800a84a:	2301      	movs	r3, #1
 800a84c:	e000      	b.n	800a850 <DMA_SetConfig+0x2e4>
 800a84e:	2300      	movs	r3, #0
 800a850:	2b00      	cmp	r3, #0
 800a852:	d020      	beq.n	800a896 <DMA_SetConfig+0x32a>
    regs_bdma->IFCR = (BDMA_ISR_GIF0) << (hdma->StreamIndex & 0x1FU);
 800a854:	68fb      	ldr	r3, [r7, #12]
 800a856:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800a858:	f003 031f 	and.w	r3, r3, #31
 800a85c:	2201      	movs	r2, #1
 800a85e:	409a      	lsls	r2, r3
 800a860:	693b      	ldr	r3, [r7, #16]
 800a862:	605a      	str	r2, [r3, #4]
    ((BDMA_Channel_TypeDef *)hdma->Instance)->CNDTR = DataLength;
 800a864:	68fb      	ldr	r3, [r7, #12]
 800a866:	681b      	ldr	r3, [r3, #0]
 800a868:	683a      	ldr	r2, [r7, #0]
 800a86a:	605a      	str	r2, [r3, #4]
    if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 800a86c:	68fb      	ldr	r3, [r7, #12]
 800a86e:	689b      	ldr	r3, [r3, #8]
 800a870:	2b40      	cmp	r3, #64	@ 0x40
 800a872:	d108      	bne.n	800a886 <DMA_SetConfig+0x31a>
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CPAR = DstAddress;
 800a874:	68fb      	ldr	r3, [r7, #12]
 800a876:	681b      	ldr	r3, [r3, #0]
 800a878:	687a      	ldr	r2, [r7, #4]
 800a87a:	609a      	str	r2, [r3, #8]
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CM0AR = SrcAddress;
 800a87c:	68fb      	ldr	r3, [r7, #12]
 800a87e:	681b      	ldr	r3, [r3, #0]
 800a880:	68ba      	ldr	r2, [r7, #8]
 800a882:	60da      	str	r2, [r3, #12]
}
 800a884:	e007      	b.n	800a896 <DMA_SetConfig+0x32a>
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CPAR = SrcAddress;
 800a886:	68fb      	ldr	r3, [r7, #12]
 800a888:	681b      	ldr	r3, [r3, #0]
 800a88a:	68ba      	ldr	r2, [r7, #8]
 800a88c:	609a      	str	r2, [r3, #8]
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CM0AR = DstAddress;
 800a88e:	68fb      	ldr	r3, [r7, #12]
 800a890:	681b      	ldr	r3, [r3, #0]
 800a892:	687a      	ldr	r2, [r7, #4]
 800a894:	60da      	str	r2, [r3, #12]
}
 800a896:	bf00      	nop
 800a898:	371c      	adds	r7, #28
 800a89a:	46bd      	mov	sp, r7
 800a89c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a8a0:	4770      	bx	lr
 800a8a2:	bf00      	nop
 800a8a4:	58025408 	.word	0x58025408
 800a8a8:	5802541c 	.word	0x5802541c
 800a8ac:	58025430 	.word	0x58025430
 800a8b0:	58025444 	.word	0x58025444
 800a8b4:	58025458 	.word	0x58025458
 800a8b8:	5802546c 	.word	0x5802546c
 800a8bc:	58025480 	.word	0x58025480
 800a8c0:	58025494 	.word	0x58025494

0800a8c4 <DMA_CalcBaseAndBitshift>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 800a8c4:	b480      	push	{r7}
 800a8c6:	b085      	sub	sp, #20
 800a8c8:	af00      	add	r7, sp, #0
 800a8ca:	6078      	str	r0, [r7, #4]
  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 800a8cc:	687b      	ldr	r3, [r7, #4]
 800a8ce:	681b      	ldr	r3, [r3, #0]
 800a8d0:	4a42      	ldr	r2, [pc, #264]	@ (800a9dc <DMA_CalcBaseAndBitshift+0x118>)
 800a8d2:	4293      	cmp	r3, r2
 800a8d4:	d04a      	beq.n	800a96c <DMA_CalcBaseAndBitshift+0xa8>
 800a8d6:	687b      	ldr	r3, [r7, #4]
 800a8d8:	681b      	ldr	r3, [r3, #0]
 800a8da:	4a41      	ldr	r2, [pc, #260]	@ (800a9e0 <DMA_CalcBaseAndBitshift+0x11c>)
 800a8dc:	4293      	cmp	r3, r2
 800a8de:	d045      	beq.n	800a96c <DMA_CalcBaseAndBitshift+0xa8>
 800a8e0:	687b      	ldr	r3, [r7, #4]
 800a8e2:	681b      	ldr	r3, [r3, #0]
 800a8e4:	4a3f      	ldr	r2, [pc, #252]	@ (800a9e4 <DMA_CalcBaseAndBitshift+0x120>)
 800a8e6:	4293      	cmp	r3, r2
 800a8e8:	d040      	beq.n	800a96c <DMA_CalcBaseAndBitshift+0xa8>
 800a8ea:	687b      	ldr	r3, [r7, #4]
 800a8ec:	681b      	ldr	r3, [r3, #0]
 800a8ee:	4a3e      	ldr	r2, [pc, #248]	@ (800a9e8 <DMA_CalcBaseAndBitshift+0x124>)
 800a8f0:	4293      	cmp	r3, r2
 800a8f2:	d03b      	beq.n	800a96c <DMA_CalcBaseAndBitshift+0xa8>
 800a8f4:	687b      	ldr	r3, [r7, #4]
 800a8f6:	681b      	ldr	r3, [r3, #0]
 800a8f8:	4a3c      	ldr	r2, [pc, #240]	@ (800a9ec <DMA_CalcBaseAndBitshift+0x128>)
 800a8fa:	4293      	cmp	r3, r2
 800a8fc:	d036      	beq.n	800a96c <DMA_CalcBaseAndBitshift+0xa8>
 800a8fe:	687b      	ldr	r3, [r7, #4]
 800a900:	681b      	ldr	r3, [r3, #0]
 800a902:	4a3b      	ldr	r2, [pc, #236]	@ (800a9f0 <DMA_CalcBaseAndBitshift+0x12c>)
 800a904:	4293      	cmp	r3, r2
 800a906:	d031      	beq.n	800a96c <DMA_CalcBaseAndBitshift+0xa8>
 800a908:	687b      	ldr	r3, [r7, #4]
 800a90a:	681b      	ldr	r3, [r3, #0]
 800a90c:	4a39      	ldr	r2, [pc, #228]	@ (800a9f4 <DMA_CalcBaseAndBitshift+0x130>)
 800a90e:	4293      	cmp	r3, r2
 800a910:	d02c      	beq.n	800a96c <DMA_CalcBaseAndBitshift+0xa8>
 800a912:	687b      	ldr	r3, [r7, #4]
 800a914:	681b      	ldr	r3, [r3, #0]
 800a916:	4a38      	ldr	r2, [pc, #224]	@ (800a9f8 <DMA_CalcBaseAndBitshift+0x134>)
 800a918:	4293      	cmp	r3, r2
 800a91a:	d027      	beq.n	800a96c <DMA_CalcBaseAndBitshift+0xa8>
 800a91c:	687b      	ldr	r3, [r7, #4]
 800a91e:	681b      	ldr	r3, [r3, #0]
 800a920:	4a36      	ldr	r2, [pc, #216]	@ (800a9fc <DMA_CalcBaseAndBitshift+0x138>)
 800a922:	4293      	cmp	r3, r2
 800a924:	d022      	beq.n	800a96c <DMA_CalcBaseAndBitshift+0xa8>
 800a926:	687b      	ldr	r3, [r7, #4]
 800a928:	681b      	ldr	r3, [r3, #0]
 800a92a:	4a35      	ldr	r2, [pc, #212]	@ (800aa00 <DMA_CalcBaseAndBitshift+0x13c>)
 800a92c:	4293      	cmp	r3, r2
 800a92e:	d01d      	beq.n	800a96c <DMA_CalcBaseAndBitshift+0xa8>
 800a930:	687b      	ldr	r3, [r7, #4]
 800a932:	681b      	ldr	r3, [r3, #0]
 800a934:	4a33      	ldr	r2, [pc, #204]	@ (800aa04 <DMA_CalcBaseAndBitshift+0x140>)
 800a936:	4293      	cmp	r3, r2
 800a938:	d018      	beq.n	800a96c <DMA_CalcBaseAndBitshift+0xa8>
 800a93a:	687b      	ldr	r3, [r7, #4]
 800a93c:	681b      	ldr	r3, [r3, #0]
 800a93e:	4a32      	ldr	r2, [pc, #200]	@ (800aa08 <DMA_CalcBaseAndBitshift+0x144>)
 800a940:	4293      	cmp	r3, r2
 800a942:	d013      	beq.n	800a96c <DMA_CalcBaseAndBitshift+0xa8>
 800a944:	687b      	ldr	r3, [r7, #4]
 800a946:	681b      	ldr	r3, [r3, #0]
 800a948:	4a30      	ldr	r2, [pc, #192]	@ (800aa0c <DMA_CalcBaseAndBitshift+0x148>)
 800a94a:	4293      	cmp	r3, r2
 800a94c:	d00e      	beq.n	800a96c <DMA_CalcBaseAndBitshift+0xa8>
 800a94e:	687b      	ldr	r3, [r7, #4]
 800a950:	681b      	ldr	r3, [r3, #0]
 800a952:	4a2f      	ldr	r2, [pc, #188]	@ (800aa10 <DMA_CalcBaseAndBitshift+0x14c>)
 800a954:	4293      	cmp	r3, r2
 800a956:	d009      	beq.n	800a96c <DMA_CalcBaseAndBitshift+0xa8>
 800a958:	687b      	ldr	r3, [r7, #4]
 800a95a:	681b      	ldr	r3, [r3, #0]
 800a95c:	4a2d      	ldr	r2, [pc, #180]	@ (800aa14 <DMA_CalcBaseAndBitshift+0x150>)
 800a95e:	4293      	cmp	r3, r2
 800a960:	d004      	beq.n	800a96c <DMA_CalcBaseAndBitshift+0xa8>
 800a962:	687b      	ldr	r3, [r7, #4]
 800a964:	681b      	ldr	r3, [r3, #0]
 800a966:	4a2c      	ldr	r2, [pc, #176]	@ (800aa18 <DMA_CalcBaseAndBitshift+0x154>)
 800a968:	4293      	cmp	r3, r2
 800a96a:	d101      	bne.n	800a970 <DMA_CalcBaseAndBitshift+0xac>
 800a96c:	2301      	movs	r3, #1
 800a96e:	e000      	b.n	800a972 <DMA_CalcBaseAndBitshift+0xae>
 800a970:	2300      	movs	r3, #0
 800a972:	2b00      	cmp	r3, #0
 800a974:	d024      	beq.n	800a9c0 <DMA_CalcBaseAndBitshift+0xfc>
  {
    uint32_t stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 16U) / 24U;
 800a976:	687b      	ldr	r3, [r7, #4]
 800a978:	681b      	ldr	r3, [r3, #0]
 800a97a:	b2db      	uxtb	r3, r3
 800a97c:	3b10      	subs	r3, #16
 800a97e:	4a27      	ldr	r2, [pc, #156]	@ (800aa1c <DMA_CalcBaseAndBitshift+0x158>)
 800a980:	fba2 2303 	umull	r2, r3, r2, r3
 800a984:	091b      	lsrs	r3, r3, #4
 800a986:	60fb      	str	r3, [r7, #12]

    /* lookup table for necessary bitshift of flags within status registers */
    static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
    hdma->StreamIndex = flagBitshiftOffset[stream_number & 0x7U];
 800a988:	68fb      	ldr	r3, [r7, #12]
 800a98a:	f003 0307 	and.w	r3, r3, #7
 800a98e:	4a24      	ldr	r2, [pc, #144]	@ (800aa20 <DMA_CalcBaseAndBitshift+0x15c>)
 800a990:	5cd3      	ldrb	r3, [r2, r3]
 800a992:	461a      	mov	r2, r3
 800a994:	687b      	ldr	r3, [r7, #4]
 800a996:	65da      	str	r2, [r3, #92]	@ 0x5c

    if (stream_number > 3U)
 800a998:	68fb      	ldr	r3, [r7, #12]
 800a99a:	2b03      	cmp	r3, #3
 800a99c:	d908      	bls.n	800a9b0 <DMA_CalcBaseAndBitshift+0xec>
    {
      /* return pointer to HISR and HIFCR */
      hdma->StreamBaseAddress = (((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0x3FFU)) + 4U);
 800a99e:	687b      	ldr	r3, [r7, #4]
 800a9a0:	681b      	ldr	r3, [r3, #0]
 800a9a2:	461a      	mov	r2, r3
 800a9a4:	4b1f      	ldr	r3, [pc, #124]	@ (800aa24 <DMA_CalcBaseAndBitshift+0x160>)
 800a9a6:	4013      	ands	r3, r2
 800a9a8:	1d1a      	adds	r2, r3, #4
 800a9aa:	687b      	ldr	r3, [r7, #4]
 800a9ac:	659a      	str	r2, [r3, #88]	@ 0x58
 800a9ae:	e00d      	b.n	800a9cc <DMA_CalcBaseAndBitshift+0x108>
    }
    else
    {
      /* return pointer to LISR and LIFCR */
      hdma->StreamBaseAddress = ((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0x3FFU));
 800a9b0:	687b      	ldr	r3, [r7, #4]
 800a9b2:	681b      	ldr	r3, [r3, #0]
 800a9b4:	461a      	mov	r2, r3
 800a9b6:	4b1b      	ldr	r3, [pc, #108]	@ (800aa24 <DMA_CalcBaseAndBitshift+0x160>)
 800a9b8:	4013      	ands	r3, r2
 800a9ba:	687a      	ldr	r2, [r7, #4]
 800a9bc:	6593      	str	r3, [r2, #88]	@ 0x58
 800a9be:	e005      	b.n	800a9cc <DMA_CalcBaseAndBitshift+0x108>
    }
  }
  else /* BDMA instance(s) */
  {
    /* return pointer to ISR and IFCR */
    hdma->StreamBaseAddress = ((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0xFFU));
 800a9c0:	687b      	ldr	r3, [r7, #4]
 800a9c2:	681b      	ldr	r3, [r3, #0]
 800a9c4:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 800a9c8:	687b      	ldr	r3, [r7, #4]
 800a9ca:	659a      	str	r2, [r3, #88]	@ 0x58
  }

  return hdma->StreamBaseAddress;
 800a9cc:	687b      	ldr	r3, [r7, #4]
 800a9ce:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
}
 800a9d0:	4618      	mov	r0, r3
 800a9d2:	3714      	adds	r7, #20
 800a9d4:	46bd      	mov	sp, r7
 800a9d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a9da:	4770      	bx	lr
 800a9dc:	40020010 	.word	0x40020010
 800a9e0:	40020028 	.word	0x40020028
 800a9e4:	40020040 	.word	0x40020040
 800a9e8:	40020058 	.word	0x40020058
 800a9ec:	40020070 	.word	0x40020070
 800a9f0:	40020088 	.word	0x40020088
 800a9f4:	400200a0 	.word	0x400200a0
 800a9f8:	400200b8 	.word	0x400200b8
 800a9fc:	40020410 	.word	0x40020410
 800aa00:	40020428 	.word	0x40020428
 800aa04:	40020440 	.word	0x40020440
 800aa08:	40020458 	.word	0x40020458
 800aa0c:	40020470 	.word	0x40020470
 800aa10:	40020488 	.word	0x40020488
 800aa14:	400204a0 	.word	0x400204a0
 800aa18:	400204b8 	.word	0x400204b8
 800aa1c:	aaaaaaab 	.word	0xaaaaaaab
 800aa20:	0801fd28 	.word	0x0801fd28
 800aa24:	fffffc00 	.word	0xfffffc00

0800aa28 <DMA_CheckFifoParam>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(const DMA_HandleTypeDef *hdma)
{
 800aa28:	b480      	push	{r7}
 800aa2a:	b085      	sub	sp, #20
 800aa2c:	af00      	add	r7, sp, #0
 800aa2e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800aa30:	2300      	movs	r3, #0
 800aa32:	73fb      	strb	r3, [r7, #15]

  /* Memory Data size equal to Byte */
  if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 800aa34:	687b      	ldr	r3, [r7, #4]
 800aa36:	699b      	ldr	r3, [r3, #24]
 800aa38:	2b00      	cmp	r3, #0
 800aa3a:	d120      	bne.n	800aa7e <DMA_CheckFifoParam+0x56>
  {
    switch (hdma->Init.FIFOThreshold)
 800aa3c:	687b      	ldr	r3, [r7, #4]
 800aa3e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800aa40:	2b03      	cmp	r3, #3
 800aa42:	d858      	bhi.n	800aaf6 <DMA_CheckFifoParam+0xce>
 800aa44:	a201      	add	r2, pc, #4	@ (adr r2, 800aa4c <DMA_CheckFifoParam+0x24>)
 800aa46:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800aa4a:	bf00      	nop
 800aa4c:	0800aa5d 	.word	0x0800aa5d
 800aa50:	0800aa6f 	.word	0x0800aa6f
 800aa54:	0800aa5d 	.word	0x0800aa5d
 800aa58:	0800aaf7 	.word	0x0800aaf7
    {
      case DMA_FIFO_THRESHOLD_1QUARTERFULL:
      case DMA_FIFO_THRESHOLD_3QUARTERSFULL:

        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800aa5c:	687b      	ldr	r3, [r7, #4]
 800aa5e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800aa60:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800aa64:	2b00      	cmp	r3, #0
 800aa66:	d048      	beq.n	800aafa <DMA_CheckFifoParam+0xd2>
        {
          status = HAL_ERROR;
 800aa68:	2301      	movs	r3, #1
 800aa6a:	73fb      	strb	r3, [r7, #15]
        }
        break;
 800aa6c:	e045      	b.n	800aafa <DMA_CheckFifoParam+0xd2>

      case DMA_FIFO_THRESHOLD_HALFFULL:
        if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 800aa6e:	687b      	ldr	r3, [r7, #4]
 800aa70:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800aa72:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 800aa76:	d142      	bne.n	800aafe <DMA_CheckFifoParam+0xd6>
        {
          status = HAL_ERROR;
 800aa78:	2301      	movs	r3, #1
 800aa7a:	73fb      	strb	r3, [r7, #15]
        }
        break;
 800aa7c:	e03f      	b.n	800aafe <DMA_CheckFifoParam+0xd6>
        break;
    }
  }

  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 800aa7e:	687b      	ldr	r3, [r7, #4]
 800aa80:	699b      	ldr	r3, [r3, #24]
 800aa82:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800aa86:	d123      	bne.n	800aad0 <DMA_CheckFifoParam+0xa8>
  {
    switch (hdma->Init.FIFOThreshold)
 800aa88:	687b      	ldr	r3, [r7, #4]
 800aa8a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800aa8c:	2b03      	cmp	r3, #3
 800aa8e:	d838      	bhi.n	800ab02 <DMA_CheckFifoParam+0xda>
 800aa90:	a201      	add	r2, pc, #4	@ (adr r2, 800aa98 <DMA_CheckFifoParam+0x70>)
 800aa92:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800aa96:	bf00      	nop
 800aa98:	0800aaa9 	.word	0x0800aaa9
 800aa9c:	0800aaaf 	.word	0x0800aaaf
 800aaa0:	0800aaa9 	.word	0x0800aaa9
 800aaa4:	0800aac1 	.word	0x0800aac1
    {
      case DMA_FIFO_THRESHOLD_1QUARTERFULL:
      case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
        status = HAL_ERROR;
 800aaa8:	2301      	movs	r3, #1
 800aaaa:	73fb      	strb	r3, [r7, #15]
        break;
 800aaac:	e030      	b.n	800ab10 <DMA_CheckFifoParam+0xe8>

      case DMA_FIFO_THRESHOLD_HALFFULL:
        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800aaae:	687b      	ldr	r3, [r7, #4]
 800aab0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800aab2:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800aab6:	2b00      	cmp	r3, #0
 800aab8:	d025      	beq.n	800ab06 <DMA_CheckFifoParam+0xde>
        {
          status = HAL_ERROR;
 800aaba:	2301      	movs	r3, #1
 800aabc:	73fb      	strb	r3, [r7, #15]
        }
        break;
 800aabe:	e022      	b.n	800ab06 <DMA_CheckFifoParam+0xde>

      case DMA_FIFO_THRESHOLD_FULL:
        if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 800aac0:	687b      	ldr	r3, [r7, #4]
 800aac2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800aac4:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 800aac8:	d11f      	bne.n	800ab0a <DMA_CheckFifoParam+0xe2>
        {
          status = HAL_ERROR;
 800aaca:	2301      	movs	r3, #1
 800aacc:	73fb      	strb	r3, [r7, #15]
        }
        break;
 800aace:	e01c      	b.n	800ab0a <DMA_CheckFifoParam+0xe2>
  }

  /* Memory Data size equal to Word */
  else
  {
    switch (hdma->Init.FIFOThreshold)
 800aad0:	687b      	ldr	r3, [r7, #4]
 800aad2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800aad4:	2b02      	cmp	r3, #2
 800aad6:	d902      	bls.n	800aade <DMA_CheckFifoParam+0xb6>
 800aad8:	2b03      	cmp	r3, #3
 800aada:	d003      	beq.n	800aae4 <DMA_CheckFifoParam+0xbc>
          status = HAL_ERROR;
        }
    break;

      default:
        break;
 800aadc:	e018      	b.n	800ab10 <DMA_CheckFifoParam+0xe8>
        status = HAL_ERROR;
 800aade:	2301      	movs	r3, #1
 800aae0:	73fb      	strb	r3, [r7, #15]
        break;
 800aae2:	e015      	b.n	800ab10 <DMA_CheckFifoParam+0xe8>
        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800aae4:	687b      	ldr	r3, [r7, #4]
 800aae6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800aae8:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800aaec:	2b00      	cmp	r3, #0
 800aaee:	d00e      	beq.n	800ab0e <DMA_CheckFifoParam+0xe6>
          status = HAL_ERROR;
 800aaf0:	2301      	movs	r3, #1
 800aaf2:	73fb      	strb	r3, [r7, #15]
    break;
 800aaf4:	e00b      	b.n	800ab0e <DMA_CheckFifoParam+0xe6>
        break;
 800aaf6:	bf00      	nop
 800aaf8:	e00a      	b.n	800ab10 <DMA_CheckFifoParam+0xe8>
        break;
 800aafa:	bf00      	nop
 800aafc:	e008      	b.n	800ab10 <DMA_CheckFifoParam+0xe8>
        break;
 800aafe:	bf00      	nop
 800ab00:	e006      	b.n	800ab10 <DMA_CheckFifoParam+0xe8>
        break;
 800ab02:	bf00      	nop
 800ab04:	e004      	b.n	800ab10 <DMA_CheckFifoParam+0xe8>
        break;
 800ab06:	bf00      	nop
 800ab08:	e002      	b.n	800ab10 <DMA_CheckFifoParam+0xe8>
        break;
 800ab0a:	bf00      	nop
 800ab0c:	e000      	b.n	800ab10 <DMA_CheckFifoParam+0xe8>
    break;
 800ab0e:	bf00      	nop
    }
  }

  return status;
 800ab10:	7bfb      	ldrb	r3, [r7, #15]
}
 800ab12:	4618      	mov	r0, r3
 800ab14:	3714      	adds	r7, #20
 800ab16:	46bd      	mov	sp, r7
 800ab18:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ab1c:	4770      	bx	lr
 800ab1e:	bf00      	nop

0800ab20 <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 800ab20:	b480      	push	{r7}
 800ab22:	b085      	sub	sp, #20
 800ab24:	af00      	add	r7, sp, #0
 800ab26:	6078      	str	r0, [r7, #4]
  uint32_t stream_number;
  uint32_t stream_baseaddress = (uint32_t)((uint32_t*)hdma->Instance);
 800ab28:	687b      	ldr	r3, [r7, #4]
 800ab2a:	681b      	ldr	r3, [r3, #0]
 800ab2c:	60bb      	str	r3, [r7, #8]

  if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 800ab2e:	687b      	ldr	r3, [r7, #4]
 800ab30:	681b      	ldr	r3, [r3, #0]
 800ab32:	4a38      	ldr	r2, [pc, #224]	@ (800ac14 <DMA_CalcDMAMUXChannelBaseAndMask+0xf4>)
 800ab34:	4293      	cmp	r3, r2
 800ab36:	d022      	beq.n	800ab7e <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 800ab38:	687b      	ldr	r3, [r7, #4]
 800ab3a:	681b      	ldr	r3, [r3, #0]
 800ab3c:	4a36      	ldr	r2, [pc, #216]	@ (800ac18 <DMA_CalcDMAMUXChannelBaseAndMask+0xf8>)
 800ab3e:	4293      	cmp	r3, r2
 800ab40:	d01d      	beq.n	800ab7e <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 800ab42:	687b      	ldr	r3, [r7, #4]
 800ab44:	681b      	ldr	r3, [r3, #0]
 800ab46:	4a35      	ldr	r2, [pc, #212]	@ (800ac1c <DMA_CalcDMAMUXChannelBaseAndMask+0xfc>)
 800ab48:	4293      	cmp	r3, r2
 800ab4a:	d018      	beq.n	800ab7e <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 800ab4c:	687b      	ldr	r3, [r7, #4]
 800ab4e:	681b      	ldr	r3, [r3, #0]
 800ab50:	4a33      	ldr	r2, [pc, #204]	@ (800ac20 <DMA_CalcDMAMUXChannelBaseAndMask+0x100>)
 800ab52:	4293      	cmp	r3, r2
 800ab54:	d013      	beq.n	800ab7e <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 800ab56:	687b      	ldr	r3, [r7, #4]
 800ab58:	681b      	ldr	r3, [r3, #0]
 800ab5a:	4a32      	ldr	r2, [pc, #200]	@ (800ac24 <DMA_CalcDMAMUXChannelBaseAndMask+0x104>)
 800ab5c:	4293      	cmp	r3, r2
 800ab5e:	d00e      	beq.n	800ab7e <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 800ab60:	687b      	ldr	r3, [r7, #4]
 800ab62:	681b      	ldr	r3, [r3, #0]
 800ab64:	4a30      	ldr	r2, [pc, #192]	@ (800ac28 <DMA_CalcDMAMUXChannelBaseAndMask+0x108>)
 800ab66:	4293      	cmp	r3, r2
 800ab68:	d009      	beq.n	800ab7e <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 800ab6a:	687b      	ldr	r3, [r7, #4]
 800ab6c:	681b      	ldr	r3, [r3, #0]
 800ab6e:	4a2f      	ldr	r2, [pc, #188]	@ (800ac2c <DMA_CalcDMAMUXChannelBaseAndMask+0x10c>)
 800ab70:	4293      	cmp	r3, r2
 800ab72:	d004      	beq.n	800ab7e <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 800ab74:	687b      	ldr	r3, [r7, #4]
 800ab76:	681b      	ldr	r3, [r3, #0]
 800ab78:	4a2d      	ldr	r2, [pc, #180]	@ (800ac30 <DMA_CalcDMAMUXChannelBaseAndMask+0x110>)
 800ab7a:	4293      	cmp	r3, r2
 800ab7c:	d101      	bne.n	800ab82 <DMA_CalcDMAMUXChannelBaseAndMask+0x62>
 800ab7e:	2301      	movs	r3, #1
 800ab80:	e000      	b.n	800ab84 <DMA_CalcDMAMUXChannelBaseAndMask+0x64>
 800ab82:	2300      	movs	r3, #0
 800ab84:	2b00      	cmp	r3, #0
 800ab86:	d01a      	beq.n	800abbe <DMA_CalcDMAMUXChannelBaseAndMask+0x9e>
  {
    /* BDMA Channels are connected to DMAMUX2 channels */
    stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 8U) / 20U;
 800ab88:	687b      	ldr	r3, [r7, #4]
 800ab8a:	681b      	ldr	r3, [r3, #0]
 800ab8c:	b2db      	uxtb	r3, r3
 800ab8e:	3b08      	subs	r3, #8
 800ab90:	4a28      	ldr	r2, [pc, #160]	@ (800ac34 <DMA_CalcDMAMUXChannelBaseAndMask+0x114>)
 800ab92:	fba2 2303 	umull	r2, r3, r2, r3
 800ab96:	091b      	lsrs	r3, r3, #4
 800ab98:	60fb      	str	r3, [r7, #12]
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX2_Channel0) + (stream_number * 4U)));
 800ab9a:	68fa      	ldr	r2, [r7, #12]
 800ab9c:	4b26      	ldr	r3, [pc, #152]	@ (800ac38 <DMA_CalcDMAMUXChannelBaseAndMask+0x118>)
 800ab9e:	4413      	add	r3, r2
 800aba0:	009b      	lsls	r3, r3, #2
 800aba2:	461a      	mov	r2, r3
 800aba4:	687b      	ldr	r3, [r7, #4]
 800aba6:	661a      	str	r2, [r3, #96]	@ 0x60
    hdma->DMAmuxChannelStatus = DMAMUX2_ChannelStatus;
 800aba8:	687b      	ldr	r3, [r7, #4]
 800abaa:	4a24      	ldr	r2, [pc, #144]	@ (800ac3c <DMA_CalcDMAMUXChannelBaseAndMask+0x11c>)
 800abac:	665a      	str	r2, [r3, #100]	@ 0x64
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
 800abae:	68fb      	ldr	r3, [r7, #12]
 800abb0:	f003 031f 	and.w	r3, r3, #31
 800abb4:	2201      	movs	r2, #1
 800abb6:	409a      	lsls	r2, r3
 800abb8:	687b      	ldr	r3, [r7, #4]
 800abba:	669a      	str	r2, [r3, #104]	@ 0x68
    }
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_Channel0) + (stream_number * 4U)));
    hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
  }
}
 800abbc:	e024      	b.n	800ac08 <DMA_CalcDMAMUXChannelBaseAndMask+0xe8>
    stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 16U) / 24U;
 800abbe:	687b      	ldr	r3, [r7, #4]
 800abc0:	681b      	ldr	r3, [r3, #0]
 800abc2:	b2db      	uxtb	r3, r3
 800abc4:	3b10      	subs	r3, #16
 800abc6:	4a1e      	ldr	r2, [pc, #120]	@ (800ac40 <DMA_CalcDMAMUXChannelBaseAndMask+0x120>)
 800abc8:	fba2 2303 	umull	r2, r3, r2, r3
 800abcc:	091b      	lsrs	r3, r3, #4
 800abce:	60fb      	str	r3, [r7, #12]
    if((stream_baseaddress <= ((uint32_t)DMA2_Stream7) ) && \
 800abd0:	68bb      	ldr	r3, [r7, #8]
 800abd2:	4a1c      	ldr	r2, [pc, #112]	@ (800ac44 <DMA_CalcDMAMUXChannelBaseAndMask+0x124>)
 800abd4:	4293      	cmp	r3, r2
 800abd6:	d806      	bhi.n	800abe6 <DMA_CalcDMAMUXChannelBaseAndMask+0xc6>
 800abd8:	68bb      	ldr	r3, [r7, #8]
 800abda:	4a1b      	ldr	r2, [pc, #108]	@ (800ac48 <DMA_CalcDMAMUXChannelBaseAndMask+0x128>)
 800abdc:	4293      	cmp	r3, r2
 800abde:	d902      	bls.n	800abe6 <DMA_CalcDMAMUXChannelBaseAndMask+0xc6>
      stream_number += 8U;
 800abe0:	68fb      	ldr	r3, [r7, #12]
 800abe2:	3308      	adds	r3, #8
 800abe4:	60fb      	str	r3, [r7, #12]
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_Channel0) + (stream_number * 4U)));
 800abe6:	68fa      	ldr	r2, [r7, #12]
 800abe8:	4b18      	ldr	r3, [pc, #96]	@ (800ac4c <DMA_CalcDMAMUXChannelBaseAndMask+0x12c>)
 800abea:	4413      	add	r3, r2
 800abec:	009b      	lsls	r3, r3, #2
 800abee:	461a      	mov	r2, r3
 800abf0:	687b      	ldr	r3, [r7, #4]
 800abf2:	661a      	str	r2, [r3, #96]	@ 0x60
    hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 800abf4:	687b      	ldr	r3, [r7, #4]
 800abf6:	4a16      	ldr	r2, [pc, #88]	@ (800ac50 <DMA_CalcDMAMUXChannelBaseAndMask+0x130>)
 800abf8:	665a      	str	r2, [r3, #100]	@ 0x64
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
 800abfa:	68fb      	ldr	r3, [r7, #12]
 800abfc:	f003 031f 	and.w	r3, r3, #31
 800ac00:	2201      	movs	r2, #1
 800ac02:	409a      	lsls	r2, r3
 800ac04:	687b      	ldr	r3, [r7, #4]
 800ac06:	669a      	str	r2, [r3, #104]	@ 0x68
}
 800ac08:	bf00      	nop
 800ac0a:	3714      	adds	r7, #20
 800ac0c:	46bd      	mov	sp, r7
 800ac0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ac12:	4770      	bx	lr
 800ac14:	58025408 	.word	0x58025408
 800ac18:	5802541c 	.word	0x5802541c
 800ac1c:	58025430 	.word	0x58025430
 800ac20:	58025444 	.word	0x58025444
 800ac24:	58025458 	.word	0x58025458
 800ac28:	5802546c 	.word	0x5802546c
 800ac2c:	58025480 	.word	0x58025480
 800ac30:	58025494 	.word	0x58025494
 800ac34:	cccccccd 	.word	0xcccccccd
 800ac38:	16009600 	.word	0x16009600
 800ac3c:	58025880 	.word	0x58025880
 800ac40:	aaaaaaab 	.word	0xaaaaaaab
 800ac44:	400204b8 	.word	0x400204b8
 800ac48:	4002040f 	.word	0x4002040f
 800ac4c:	10008200 	.word	0x10008200
 800ac50:	40020880 	.word	0x40020880

0800ac54 <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 800ac54:	b480      	push	{r7}
 800ac56:	b085      	sub	sp, #20
 800ac58:	af00      	add	r7, sp, #0
 800ac5a:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 800ac5c:	687b      	ldr	r3, [r7, #4]
 800ac5e:	685b      	ldr	r3, [r3, #4]
 800ac60:	b2db      	uxtb	r3, r3
 800ac62:	60fb      	str	r3, [r7, #12]

  if((request >= DMA_REQUEST_GENERATOR0) && (request <= DMA_REQUEST_GENERATOR7))
 800ac64:	68fb      	ldr	r3, [r7, #12]
 800ac66:	2b00      	cmp	r3, #0
 800ac68:	d04a      	beq.n	800ad00 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xac>
 800ac6a:	68fb      	ldr	r3, [r7, #12]
 800ac6c:	2b08      	cmp	r3, #8
 800ac6e:	d847      	bhi.n	800ad00 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xac>
  {
    if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 800ac70:	687b      	ldr	r3, [r7, #4]
 800ac72:	681b      	ldr	r3, [r3, #0]
 800ac74:	4a25      	ldr	r2, [pc, #148]	@ (800ad0c <DMA_CalcDMAMUXRequestGenBaseAndMask+0xb8>)
 800ac76:	4293      	cmp	r3, r2
 800ac78:	d022      	beq.n	800acc0 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 800ac7a:	687b      	ldr	r3, [r7, #4]
 800ac7c:	681b      	ldr	r3, [r3, #0]
 800ac7e:	4a24      	ldr	r2, [pc, #144]	@ (800ad10 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xbc>)
 800ac80:	4293      	cmp	r3, r2
 800ac82:	d01d      	beq.n	800acc0 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 800ac84:	687b      	ldr	r3, [r7, #4]
 800ac86:	681b      	ldr	r3, [r3, #0]
 800ac88:	4a22      	ldr	r2, [pc, #136]	@ (800ad14 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xc0>)
 800ac8a:	4293      	cmp	r3, r2
 800ac8c:	d018      	beq.n	800acc0 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 800ac8e:	687b      	ldr	r3, [r7, #4]
 800ac90:	681b      	ldr	r3, [r3, #0]
 800ac92:	4a21      	ldr	r2, [pc, #132]	@ (800ad18 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xc4>)
 800ac94:	4293      	cmp	r3, r2
 800ac96:	d013      	beq.n	800acc0 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 800ac98:	687b      	ldr	r3, [r7, #4]
 800ac9a:	681b      	ldr	r3, [r3, #0]
 800ac9c:	4a1f      	ldr	r2, [pc, #124]	@ (800ad1c <DMA_CalcDMAMUXRequestGenBaseAndMask+0xc8>)
 800ac9e:	4293      	cmp	r3, r2
 800aca0:	d00e      	beq.n	800acc0 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 800aca2:	687b      	ldr	r3, [r7, #4]
 800aca4:	681b      	ldr	r3, [r3, #0]
 800aca6:	4a1e      	ldr	r2, [pc, #120]	@ (800ad20 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xcc>)
 800aca8:	4293      	cmp	r3, r2
 800acaa:	d009      	beq.n	800acc0 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 800acac:	687b      	ldr	r3, [r7, #4]
 800acae:	681b      	ldr	r3, [r3, #0]
 800acb0:	4a1c      	ldr	r2, [pc, #112]	@ (800ad24 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xd0>)
 800acb2:	4293      	cmp	r3, r2
 800acb4:	d004      	beq.n	800acc0 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 800acb6:	687b      	ldr	r3, [r7, #4]
 800acb8:	681b      	ldr	r3, [r3, #0]
 800acba:	4a1b      	ldr	r2, [pc, #108]	@ (800ad28 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xd4>)
 800acbc:	4293      	cmp	r3, r2
 800acbe:	d101      	bne.n	800acc4 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x70>
 800acc0:	2301      	movs	r3, #1
 800acc2:	e000      	b.n	800acc6 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x72>
 800acc4:	2300      	movs	r3, #0
 800acc6:	2b00      	cmp	r3, #0
 800acc8:	d00a      	beq.n	800ace0 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x8c>
    {
      /* BDMA Channels are connected to DMAMUX2 request generator blocks */
      hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX2_RequestGenerator0) + ((request - 1U) * 4U)));
 800acca:	68fa      	ldr	r2, [r7, #12]
 800accc:	4b17      	ldr	r3, [pc, #92]	@ (800ad2c <DMA_CalcDMAMUXRequestGenBaseAndMask+0xd8>)
 800acce:	4413      	add	r3, r2
 800acd0:	009b      	lsls	r3, r3, #2
 800acd2:	461a      	mov	r2, r3
 800acd4:	687b      	ldr	r3, [r7, #4]
 800acd6:	66da      	str	r2, [r3, #108]	@ 0x6c

      hdma->DMAmuxRequestGenStatus = DMAMUX2_RequestGenStatus;
 800acd8:	687b      	ldr	r3, [r7, #4]
 800acda:	4a15      	ldr	r2, [pc, #84]	@ (800ad30 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xdc>)
 800acdc:	671a      	str	r2, [r3, #112]	@ 0x70
 800acde:	e009      	b.n	800acf4 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xa0>
    }
    else
    {
      /* DMA1 and DMA2 Streams use DMAMUX1 request generator blocks */
      hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 800ace0:	68fa      	ldr	r2, [r7, #12]
 800ace2:	4b14      	ldr	r3, [pc, #80]	@ (800ad34 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xe0>)
 800ace4:	4413      	add	r3, r2
 800ace6:	009b      	lsls	r3, r3, #2
 800ace8:	461a      	mov	r2, r3
 800acea:	687b      	ldr	r3, [r7, #4]
 800acec:	66da      	str	r2, [r3, #108]	@ 0x6c

      hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 800acee:	687b      	ldr	r3, [r7, #4]
 800acf0:	4a11      	ldr	r2, [pc, #68]	@ (800ad38 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xe4>)
 800acf2:	671a      	str	r2, [r3, #112]	@ 0x70
    }

    hdma->DMAmuxRequestGenStatusMask = 1UL << (request - 1U);
 800acf4:	68fb      	ldr	r3, [r7, #12]
 800acf6:	3b01      	subs	r3, #1
 800acf8:	2201      	movs	r2, #1
 800acfa:	409a      	lsls	r2, r3
 800acfc:	687b      	ldr	r3, [r7, #4]
 800acfe:	675a      	str	r2, [r3, #116]	@ 0x74
  }
}
 800ad00:	bf00      	nop
 800ad02:	3714      	adds	r7, #20
 800ad04:	46bd      	mov	sp, r7
 800ad06:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ad0a:	4770      	bx	lr
 800ad0c:	58025408 	.word	0x58025408
 800ad10:	5802541c 	.word	0x5802541c
 800ad14:	58025430 	.word	0x58025430
 800ad18:	58025444 	.word	0x58025444
 800ad1c:	58025458 	.word	0x58025458
 800ad20:	5802546c 	.word	0x5802546c
 800ad24:	58025480 	.word	0x58025480
 800ad28:	58025494 	.word	0x58025494
 800ad2c:	1600963f 	.word	0x1600963f
 800ad30:	58025940 	.word	0x58025940
 800ad34:	1000823f 	.word	0x1000823f
 800ad38:	40020940 	.word	0x40020940

0800ad3c <HAL_FDCAN_Init>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_Init(FDCAN_HandleTypeDef *hfdcan)
{
 800ad3c:	b580      	push	{r7, lr}
 800ad3e:	b098      	sub	sp, #96	@ 0x60
 800ad40:	af00      	add	r7, sp, #0
 800ad42:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  const uint32_t CvtEltSize[] = {0, 0, 0, 0, 0, 1, 2, 3, 4, 0, 5, 0, 0, 0, 6, 0, 0, 0, 7};
 800ad44:	4a84      	ldr	r2, [pc, #528]	@ (800af58 <HAL_FDCAN_Init+0x21c>)
 800ad46:	f107 030c 	add.w	r3, r7, #12
 800ad4a:	4611      	mov	r1, r2
 800ad4c:	224c      	movs	r2, #76	@ 0x4c
 800ad4e:	4618      	mov	r0, r3
 800ad50:	f010 fd61 	bl	801b816 <memcpy>

  /* Check FDCAN handle */
  if (hfdcan == NULL)
 800ad54:	687b      	ldr	r3, [r7, #4]
 800ad56:	2b00      	cmp	r3, #0
 800ad58:	d101      	bne.n	800ad5e <HAL_FDCAN_Init+0x22>
  {
    return HAL_ERROR;
 800ad5a:	2301      	movs	r3, #1
 800ad5c:	e1c6      	b.n	800b0ec <HAL_FDCAN_Init+0x3b0>
  }

  /* Check FDCAN instance */
  if (hfdcan->Instance == FDCAN1)
 800ad5e:	687b      	ldr	r3, [r7, #4]
 800ad60:	681b      	ldr	r3, [r3, #0]
 800ad62:	4a7e      	ldr	r2, [pc, #504]	@ (800af5c <HAL_FDCAN_Init+0x220>)
 800ad64:	4293      	cmp	r3, r2
 800ad66:	d106      	bne.n	800ad76 <HAL_FDCAN_Init+0x3a>
  {
    hfdcan->ttcan = (TTCAN_TypeDef *)((uint32_t)hfdcan->Instance + 0x100U);
 800ad68:	687b      	ldr	r3, [r7, #4]
 800ad6a:	681b      	ldr	r3, [r3, #0]
 800ad6c:	f503 7380 	add.w	r3, r3, #256	@ 0x100
 800ad70:	461a      	mov	r2, r3
 800ad72:	687b      	ldr	r3, [r7, #4]
 800ad74:	605a      	str	r2, [r3, #4]

    /* Init the low level hardware: CLOCK, NVIC */
    hfdcan->MspInitCallback(hfdcan);
  }
#else
  if (hfdcan->State == HAL_FDCAN_STATE_RESET)
 800ad76:	687b      	ldr	r3, [r7, #4]
 800ad78:	f893 3098 	ldrb.w	r3, [r3, #152]	@ 0x98
 800ad7c:	b2db      	uxtb	r3, r3
 800ad7e:	2b00      	cmp	r3, #0
 800ad80:	d106      	bne.n	800ad90 <HAL_FDCAN_Init+0x54>
  {
    /* Allocate lock resource and initialize it */
    hfdcan->Lock = HAL_UNLOCKED;
 800ad82:	687b      	ldr	r3, [r7, #4]
 800ad84:	2200      	movs	r2, #0
 800ad86:	f883 2099 	strb.w	r2, [r3, #153]	@ 0x99

    /* Init the low level hardware: CLOCK, NVIC */
    HAL_FDCAN_MspInit(hfdcan);
 800ad8a:	6878      	ldr	r0, [r7, #4]
 800ad8c:	f7f7 fabe 	bl	800230c <HAL_FDCAN_MspInit>
  }
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */

  /* Exit from Sleep mode */
  CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_CSR);
 800ad90:	687b      	ldr	r3, [r7, #4]
 800ad92:	681b      	ldr	r3, [r3, #0]
 800ad94:	699a      	ldr	r2, [r3, #24]
 800ad96:	687b      	ldr	r3, [r7, #4]
 800ad98:	681b      	ldr	r3, [r3, #0]
 800ad9a:	f022 0210 	bic.w	r2, r2, #16
 800ad9e:	619a      	str	r2, [r3, #24]

  /* Get tick */
  tickstart = HAL_GetTick();
 800ada0:	f7fa ffa6 	bl	8005cf0 <HAL_GetTick>
 800ada4:	65f8      	str	r0, [r7, #92]	@ 0x5c

  /* Check Sleep mode acknowledge */
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_CSA) == FDCAN_CCCR_CSA)
 800ada6:	e014      	b.n	800add2 <HAL_FDCAN_Init+0x96>
  {
    if ((HAL_GetTick() - tickstart) > FDCAN_TIMEOUT_VALUE)
 800ada8:	f7fa ffa2 	bl	8005cf0 <HAL_GetTick>
 800adac:	4602      	mov	r2, r0
 800adae:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800adb0:	1ad3      	subs	r3, r2, r3
 800adb2:	2b0a      	cmp	r3, #10
 800adb4:	d90d      	bls.n	800add2 <HAL_FDCAN_Init+0x96>
    {
      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_TIMEOUT;
 800adb6:	687b      	ldr	r3, [r7, #4]
 800adb8:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800adbc:	f043 0201 	orr.w	r2, r3, #1
 800adc0:	687b      	ldr	r3, [r7, #4]
 800adc2:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

      /* Change FDCAN state */
      hfdcan->State = HAL_FDCAN_STATE_ERROR;
 800adc6:	687b      	ldr	r3, [r7, #4]
 800adc8:	2203      	movs	r2, #3
 800adca:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98

      return HAL_ERROR;
 800adce:	2301      	movs	r3, #1
 800add0:	e18c      	b.n	800b0ec <HAL_FDCAN_Init+0x3b0>
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_CSA) == FDCAN_CCCR_CSA)
 800add2:	687b      	ldr	r3, [r7, #4]
 800add4:	681b      	ldr	r3, [r3, #0]
 800add6:	699b      	ldr	r3, [r3, #24]
 800add8:	f003 0308 	and.w	r3, r3, #8
 800addc:	2b08      	cmp	r3, #8
 800adde:	d0e3      	beq.n	800ada8 <HAL_FDCAN_Init+0x6c>
    }
  }

  /* Request initialisation */
  SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_INIT);
 800ade0:	687b      	ldr	r3, [r7, #4]
 800ade2:	681b      	ldr	r3, [r3, #0]
 800ade4:	699a      	ldr	r2, [r3, #24]
 800ade6:	687b      	ldr	r3, [r7, #4]
 800ade8:	681b      	ldr	r3, [r3, #0]
 800adea:	f042 0201 	orr.w	r2, r2, #1
 800adee:	619a      	str	r2, [r3, #24]

  /* Get tick */
  tickstart = HAL_GetTick();
 800adf0:	f7fa ff7e 	bl	8005cf0 <HAL_GetTick>
 800adf4:	65f8      	str	r0, [r7, #92]	@ 0x5c

  /* Wait until the INIT bit into CCCR register is set */
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_INIT) == 0U)
 800adf6:	e014      	b.n	800ae22 <HAL_FDCAN_Init+0xe6>
  {
    /* Check for the Timeout */
    if ((HAL_GetTick() - tickstart) > FDCAN_TIMEOUT_VALUE)
 800adf8:	f7fa ff7a 	bl	8005cf0 <HAL_GetTick>
 800adfc:	4602      	mov	r2, r0
 800adfe:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800ae00:	1ad3      	subs	r3, r2, r3
 800ae02:	2b0a      	cmp	r3, #10
 800ae04:	d90d      	bls.n	800ae22 <HAL_FDCAN_Init+0xe6>
    {
      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_TIMEOUT;
 800ae06:	687b      	ldr	r3, [r7, #4]
 800ae08:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800ae0c:	f043 0201 	orr.w	r2, r3, #1
 800ae10:	687b      	ldr	r3, [r7, #4]
 800ae12:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

      /* Change FDCAN state */
      hfdcan->State = HAL_FDCAN_STATE_ERROR;
 800ae16:	687b      	ldr	r3, [r7, #4]
 800ae18:	2203      	movs	r2, #3
 800ae1a:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98

      return HAL_ERROR;
 800ae1e:	2301      	movs	r3, #1
 800ae20:	e164      	b.n	800b0ec <HAL_FDCAN_Init+0x3b0>
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_INIT) == 0U)
 800ae22:	687b      	ldr	r3, [r7, #4]
 800ae24:	681b      	ldr	r3, [r3, #0]
 800ae26:	699b      	ldr	r3, [r3, #24]
 800ae28:	f003 0301 	and.w	r3, r3, #1
 800ae2c:	2b00      	cmp	r3, #0
 800ae2e:	d0e3      	beq.n	800adf8 <HAL_FDCAN_Init+0xbc>
    }
  }

  /* Enable configuration change */
  SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_CCE);
 800ae30:	687b      	ldr	r3, [r7, #4]
 800ae32:	681b      	ldr	r3, [r3, #0]
 800ae34:	699a      	ldr	r2, [r3, #24]
 800ae36:	687b      	ldr	r3, [r7, #4]
 800ae38:	681b      	ldr	r3, [r3, #0]
 800ae3a:	f042 0202 	orr.w	r2, r2, #2
 800ae3e:	619a      	str	r2, [r3, #24]

  /* Set the no automatic retransmission */
  if (hfdcan->Init.AutoRetransmission == ENABLE)
 800ae40:	687b      	ldr	r3, [r7, #4]
 800ae42:	7c1b      	ldrb	r3, [r3, #16]
 800ae44:	2b01      	cmp	r3, #1
 800ae46:	d108      	bne.n	800ae5a <HAL_FDCAN_Init+0x11e>
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_DAR);
 800ae48:	687b      	ldr	r3, [r7, #4]
 800ae4a:	681b      	ldr	r3, [r3, #0]
 800ae4c:	699a      	ldr	r2, [r3, #24]
 800ae4e:	687b      	ldr	r3, [r7, #4]
 800ae50:	681b      	ldr	r3, [r3, #0]
 800ae52:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800ae56:	619a      	str	r2, [r3, #24]
 800ae58:	e007      	b.n	800ae6a <HAL_FDCAN_Init+0x12e>
  }
  else
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_DAR);
 800ae5a:	687b      	ldr	r3, [r7, #4]
 800ae5c:	681b      	ldr	r3, [r3, #0]
 800ae5e:	699a      	ldr	r2, [r3, #24]
 800ae60:	687b      	ldr	r3, [r7, #4]
 800ae62:	681b      	ldr	r3, [r3, #0]
 800ae64:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800ae68:	619a      	str	r2, [r3, #24]
  }

  /* Set the transmit pause feature */
  if (hfdcan->Init.TransmitPause == ENABLE)
 800ae6a:	687b      	ldr	r3, [r7, #4]
 800ae6c:	7c5b      	ldrb	r3, [r3, #17]
 800ae6e:	2b01      	cmp	r3, #1
 800ae70:	d108      	bne.n	800ae84 <HAL_FDCAN_Init+0x148>
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TXP);
 800ae72:	687b      	ldr	r3, [r7, #4]
 800ae74:	681b      	ldr	r3, [r3, #0]
 800ae76:	699a      	ldr	r2, [r3, #24]
 800ae78:	687b      	ldr	r3, [r7, #4]
 800ae7a:	681b      	ldr	r3, [r3, #0]
 800ae7c:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800ae80:	619a      	str	r2, [r3, #24]
 800ae82:	e007      	b.n	800ae94 <HAL_FDCAN_Init+0x158>
  }
  else
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TXP);
 800ae84:	687b      	ldr	r3, [r7, #4]
 800ae86:	681b      	ldr	r3, [r3, #0]
 800ae88:	699a      	ldr	r2, [r3, #24]
 800ae8a:	687b      	ldr	r3, [r7, #4]
 800ae8c:	681b      	ldr	r3, [r3, #0]
 800ae8e:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 800ae92:	619a      	str	r2, [r3, #24]
  }

  /* Set the Protocol Exception Handling */
  if (hfdcan->Init.ProtocolException == ENABLE)
 800ae94:	687b      	ldr	r3, [r7, #4]
 800ae96:	7c9b      	ldrb	r3, [r3, #18]
 800ae98:	2b01      	cmp	r3, #1
 800ae9a:	d108      	bne.n	800aeae <HAL_FDCAN_Init+0x172>
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_PXHD);
 800ae9c:	687b      	ldr	r3, [r7, #4]
 800ae9e:	681b      	ldr	r3, [r3, #0]
 800aea0:	699a      	ldr	r2, [r3, #24]
 800aea2:	687b      	ldr	r3, [r7, #4]
 800aea4:	681b      	ldr	r3, [r3, #0]
 800aea6:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 800aeaa:	619a      	str	r2, [r3, #24]
 800aeac:	e007      	b.n	800aebe <HAL_FDCAN_Init+0x182>
  }
  else
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_PXHD);
 800aeae:	687b      	ldr	r3, [r7, #4]
 800aeb0:	681b      	ldr	r3, [r3, #0]
 800aeb2:	699a      	ldr	r2, [r3, #24]
 800aeb4:	687b      	ldr	r3, [r7, #4]
 800aeb6:	681b      	ldr	r3, [r3, #0]
 800aeb8:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 800aebc:	619a      	str	r2, [r3, #24]
  }

  /* Set FDCAN Frame Format */
  MODIFY_REG(hfdcan->Instance->CCCR, FDCAN_FRAME_FD_BRS, hfdcan->Init.FrameFormat);
 800aebe:	687b      	ldr	r3, [r7, #4]
 800aec0:	681b      	ldr	r3, [r3, #0]
 800aec2:	699b      	ldr	r3, [r3, #24]
 800aec4:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 800aec8:	687b      	ldr	r3, [r7, #4]
 800aeca:	689a      	ldr	r2, [r3, #8]
 800aecc:	687b      	ldr	r3, [r7, #4]
 800aece:	681b      	ldr	r3, [r3, #0]
 800aed0:	430a      	orrs	r2, r1
 800aed2:	619a      	str	r2, [r3, #24]

  /* Reset FDCAN Operation Mode */
  CLEAR_BIT(hfdcan->Instance->CCCR, (FDCAN_CCCR_TEST | FDCAN_CCCR_MON | FDCAN_CCCR_ASM));
 800aed4:	687b      	ldr	r3, [r7, #4]
 800aed6:	681b      	ldr	r3, [r3, #0]
 800aed8:	699a      	ldr	r2, [r3, #24]
 800aeda:	687b      	ldr	r3, [r7, #4]
 800aedc:	681b      	ldr	r3, [r3, #0]
 800aede:	f022 02a4 	bic.w	r2, r2, #164	@ 0xa4
 800aee2:	619a      	str	r2, [r3, #24]
  CLEAR_BIT(hfdcan->Instance->TEST, FDCAN_TEST_LBCK);
 800aee4:	687b      	ldr	r3, [r7, #4]
 800aee6:	681b      	ldr	r3, [r3, #0]
 800aee8:	691a      	ldr	r2, [r3, #16]
 800aeea:	687b      	ldr	r3, [r7, #4]
 800aeec:	681b      	ldr	r3, [r3, #0]
 800aeee:	f022 0210 	bic.w	r2, r2, #16
 800aef2:	611a      	str	r2, [r3, #16]
     CCCR.TEST |   0    |     0      |     0      |    1     |    1
     CCCR.MON  |   0    |     0      |     1      |    1     |    0
     TEST.LBCK |   0    |     0      |     0      |    1     |    1
     CCCR.ASM  |   0    |     1      |     0      |    0     |    0
  */
  if (hfdcan->Init.Mode == FDCAN_MODE_RESTRICTED_OPERATION)
 800aef4:	687b      	ldr	r3, [r7, #4]
 800aef6:	68db      	ldr	r3, [r3, #12]
 800aef8:	2b01      	cmp	r3, #1
 800aefa:	d108      	bne.n	800af0e <HAL_FDCAN_Init+0x1d2>
  {
    /* Enable Restricted Operation mode */
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_ASM);
 800aefc:	687b      	ldr	r3, [r7, #4]
 800aefe:	681b      	ldr	r3, [r3, #0]
 800af00:	699a      	ldr	r2, [r3, #24]
 800af02:	687b      	ldr	r3, [r7, #4]
 800af04:	681b      	ldr	r3, [r3, #0]
 800af06:	f042 0204 	orr.w	r2, r2, #4
 800af0a:	619a      	str	r2, [r3, #24]
 800af0c:	e030      	b.n	800af70 <HAL_FDCAN_Init+0x234>
  }
  else if (hfdcan->Init.Mode != FDCAN_MODE_NORMAL)
 800af0e:	687b      	ldr	r3, [r7, #4]
 800af10:	68db      	ldr	r3, [r3, #12]
 800af12:	2b00      	cmp	r3, #0
 800af14:	d02c      	beq.n	800af70 <HAL_FDCAN_Init+0x234>
  {
    if (hfdcan->Init.Mode != FDCAN_MODE_BUS_MONITORING)
 800af16:	687b      	ldr	r3, [r7, #4]
 800af18:	68db      	ldr	r3, [r3, #12]
 800af1a:	2b02      	cmp	r3, #2
 800af1c:	d020      	beq.n	800af60 <HAL_FDCAN_Init+0x224>
    {
      /* Enable write access to TEST register */
      SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TEST);
 800af1e:	687b      	ldr	r3, [r7, #4]
 800af20:	681b      	ldr	r3, [r3, #0]
 800af22:	699a      	ldr	r2, [r3, #24]
 800af24:	687b      	ldr	r3, [r7, #4]
 800af26:	681b      	ldr	r3, [r3, #0]
 800af28:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 800af2c:	619a      	str	r2, [r3, #24]

      /* Enable LoopBack mode */
      SET_BIT(hfdcan->Instance->TEST, FDCAN_TEST_LBCK);
 800af2e:	687b      	ldr	r3, [r7, #4]
 800af30:	681b      	ldr	r3, [r3, #0]
 800af32:	691a      	ldr	r2, [r3, #16]
 800af34:	687b      	ldr	r3, [r7, #4]
 800af36:	681b      	ldr	r3, [r3, #0]
 800af38:	f042 0210 	orr.w	r2, r2, #16
 800af3c:	611a      	str	r2, [r3, #16]

      if (hfdcan->Init.Mode == FDCAN_MODE_INTERNAL_LOOPBACK)
 800af3e:	687b      	ldr	r3, [r7, #4]
 800af40:	68db      	ldr	r3, [r3, #12]
 800af42:	2b03      	cmp	r3, #3
 800af44:	d114      	bne.n	800af70 <HAL_FDCAN_Init+0x234>
      {
        SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_MON);
 800af46:	687b      	ldr	r3, [r7, #4]
 800af48:	681b      	ldr	r3, [r3, #0]
 800af4a:	699a      	ldr	r2, [r3, #24]
 800af4c:	687b      	ldr	r3, [r7, #4]
 800af4e:	681b      	ldr	r3, [r3, #0]
 800af50:	f042 0220 	orr.w	r2, r2, #32
 800af54:	619a      	str	r2, [r3, #24]
 800af56:	e00b      	b.n	800af70 <HAL_FDCAN_Init+0x234>
 800af58:	0801fa20 	.word	0x0801fa20
 800af5c:	4000a000 	.word	0x4000a000
      }
    }
    else
    {
      /* Enable bus monitoring mode */
      SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_MON);
 800af60:	687b      	ldr	r3, [r7, #4]
 800af62:	681b      	ldr	r3, [r3, #0]
 800af64:	699a      	ldr	r2, [r3, #24]
 800af66:	687b      	ldr	r3, [r7, #4]
 800af68:	681b      	ldr	r3, [r3, #0]
 800af6a:	f042 0220 	orr.w	r2, r2, #32
 800af6e:	619a      	str	r2, [r3, #24]
  {
    /* Nothing to do: normal mode */
  }

  /* Set the nominal bit timing register */
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 800af70:	687b      	ldr	r3, [r7, #4]
 800af72:	699b      	ldr	r3, [r3, #24]
 800af74:	3b01      	subs	r3, #1
 800af76:	065a      	lsls	r2, r3, #25
                            (((uint32_t)hfdcan->Init.NominalTimeSeg1 - 1U) << FDCAN_NBTP_NTSEG1_Pos)    | \
 800af78:	687b      	ldr	r3, [r7, #4]
 800af7a:	69db      	ldr	r3, [r3, #28]
 800af7c:	3b01      	subs	r3, #1
 800af7e:	021b      	lsls	r3, r3, #8
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 800af80:	431a      	orrs	r2, r3
                            (((uint32_t)hfdcan->Init.NominalTimeSeg2 - 1U) << FDCAN_NBTP_NTSEG2_Pos)    | \
 800af82:	687b      	ldr	r3, [r7, #4]
 800af84:	6a1b      	ldr	r3, [r3, #32]
 800af86:	3b01      	subs	r3, #1
                            (((uint32_t)hfdcan->Init.NominalTimeSeg1 - 1U) << FDCAN_NBTP_NTSEG1_Pos)    | \
 800af88:	ea42 0103 	orr.w	r1, r2, r3
                            (((uint32_t)hfdcan->Init.NominalPrescaler - 1U) << FDCAN_NBTP_NBRP_Pos));
 800af8c:	687b      	ldr	r3, [r7, #4]
 800af8e:	695b      	ldr	r3, [r3, #20]
 800af90:	3b01      	subs	r3, #1
 800af92:	041a      	lsls	r2, r3, #16
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 800af94:	687b      	ldr	r3, [r7, #4]
 800af96:	681b      	ldr	r3, [r3, #0]
                            (((uint32_t)hfdcan->Init.NominalTimeSeg2 - 1U) << FDCAN_NBTP_NTSEG2_Pos)    | \
 800af98:	430a      	orrs	r2, r1
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 800af9a:	61da      	str	r2, [r3, #28]

  /* If FD operation with BRS is selected, set the data bit timing register */
  if (hfdcan->Init.FrameFormat == FDCAN_FRAME_FD_BRS)
 800af9c:	687b      	ldr	r3, [r7, #4]
 800af9e:	689b      	ldr	r3, [r3, #8]
 800afa0:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800afa4:	d115      	bne.n	800afd2 <HAL_FDCAN_Init+0x296>
  {
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 800afa6:	687b      	ldr	r3, [r7, #4]
 800afa8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800afaa:	1e5a      	subs	r2, r3, #1
                              (((uint32_t)hfdcan->Init.DataTimeSeg1 - 1U) << FDCAN_DBTP_DTSEG1_Pos)     | \
 800afac:	687b      	ldr	r3, [r7, #4]
 800afae:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800afb0:	3b01      	subs	r3, #1
 800afb2:	021b      	lsls	r3, r3, #8
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 800afb4:	431a      	orrs	r2, r3
                              (((uint32_t)hfdcan->Init.DataTimeSeg2 - 1U) << FDCAN_DBTP_DTSEG2_Pos)     | \
 800afb6:	687b      	ldr	r3, [r7, #4]
 800afb8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800afba:	3b01      	subs	r3, #1
 800afbc:	011b      	lsls	r3, r3, #4
                              (((uint32_t)hfdcan->Init.DataTimeSeg1 - 1U) << FDCAN_DBTP_DTSEG1_Pos)     | \
 800afbe:	ea42 0103 	orr.w	r1, r2, r3
                              (((uint32_t)hfdcan->Init.DataPrescaler - 1U) << FDCAN_DBTP_DBRP_Pos));
 800afc2:	687b      	ldr	r3, [r7, #4]
 800afc4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800afc6:	3b01      	subs	r3, #1
 800afc8:	041a      	lsls	r2, r3, #16
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 800afca:	687b      	ldr	r3, [r7, #4]
 800afcc:	681b      	ldr	r3, [r3, #0]
                              (((uint32_t)hfdcan->Init.DataTimeSeg2 - 1U) << FDCAN_DBTP_DTSEG2_Pos)     | \
 800afce:	430a      	orrs	r2, r1
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 800afd0:	60da      	str	r2, [r3, #12]
  }

  if (hfdcan->Init.TxFifoQueueElmtsNbr > 0U)
 800afd2:	687b      	ldr	r3, [r7, #4]
 800afd4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800afd6:	2b00      	cmp	r3, #0
 800afd8:	d00a      	beq.n	800aff0 <HAL_FDCAN_Init+0x2b4>
  {
    /* Select between Tx FIFO and Tx Queue operation modes */
    SET_BIT(hfdcan->Instance->TXBC, hfdcan->Init.TxFifoQueueMode);
 800afda:	687b      	ldr	r3, [r7, #4]
 800afdc:	681b      	ldr	r3, [r3, #0]
 800afde:	f8d3 10c0 	ldr.w	r1, [r3, #192]	@ 0xc0
 800afe2:	687b      	ldr	r3, [r7, #4]
 800afe4:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
 800afe6:	687b      	ldr	r3, [r7, #4]
 800afe8:	681b      	ldr	r3, [r3, #0]
 800afea:	430a      	orrs	r2, r1
 800afec:	f8c3 20c0 	str.w	r2, [r3, #192]	@ 0xc0
  }

  /* Configure Tx element size */
  if ((hfdcan->Init.TxBuffersNbr + hfdcan->Init.TxFifoQueueElmtsNbr) > 0U)
 800aff0:	687b      	ldr	r3, [r7, #4]
 800aff2:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 800aff4:	687b      	ldr	r3, [r7, #4]
 800aff6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800aff8:	4413      	add	r3, r2
 800affa:	2b00      	cmp	r3, #0
 800affc:	d011      	beq.n	800b022 <HAL_FDCAN_Init+0x2e6>
  {
    MODIFY_REG(hfdcan->Instance->TXESC, FDCAN_TXESC_TBDS, CvtEltSize[hfdcan->Init.TxElmtSize]);
 800affe:	687b      	ldr	r3, [r7, #4]
 800b000:	681b      	ldr	r3, [r3, #0]
 800b002:	f8d3 30c8 	ldr.w	r3, [r3, #200]	@ 0xc8
 800b006:	f023 0107 	bic.w	r1, r3, #7
 800b00a:	687b      	ldr	r3, [r7, #4]
 800b00c:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800b00e:	009b      	lsls	r3, r3, #2
 800b010:	3360      	adds	r3, #96	@ 0x60
 800b012:	443b      	add	r3, r7
 800b014:	f853 2c54 	ldr.w	r2, [r3, #-84]
 800b018:	687b      	ldr	r3, [r7, #4]
 800b01a:	681b      	ldr	r3, [r3, #0]
 800b01c:	430a      	orrs	r2, r1
 800b01e:	f8c3 20c8 	str.w	r2, [r3, #200]	@ 0xc8
  }

  /* Configure Rx FIFO 0 element size */
  if (hfdcan->Init.RxFifo0ElmtsNbr > 0U)
 800b022:	687b      	ldr	r3, [r7, #4]
 800b024:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b026:	2b00      	cmp	r3, #0
 800b028:	d011      	beq.n	800b04e <HAL_FDCAN_Init+0x312>
  {
    MODIFY_REG(hfdcan->Instance->RXESC, FDCAN_RXESC_F0DS,
 800b02a:	687b      	ldr	r3, [r7, #4]
 800b02c:	681b      	ldr	r3, [r3, #0]
 800b02e:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 800b032:	f023 0107 	bic.w	r1, r3, #7
 800b036:	687b      	ldr	r3, [r7, #4]
 800b038:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800b03a:	009b      	lsls	r3, r3, #2
 800b03c:	3360      	adds	r3, #96	@ 0x60
 800b03e:	443b      	add	r3, r7
 800b040:	f853 2c54 	ldr.w	r2, [r3, #-84]
 800b044:	687b      	ldr	r3, [r7, #4]
 800b046:	681b      	ldr	r3, [r3, #0]
 800b048:	430a      	orrs	r2, r1
 800b04a:	f8c3 20bc 	str.w	r2, [r3, #188]	@ 0xbc
               (CvtEltSize[hfdcan->Init.RxFifo0ElmtSize] << FDCAN_RXESC_F0DS_Pos));
  }

  /* Configure Rx FIFO 1 element size */
  if (hfdcan->Init.RxFifo1ElmtsNbr > 0U)
 800b04e:	687b      	ldr	r3, [r7, #4]
 800b050:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800b052:	2b00      	cmp	r3, #0
 800b054:	d012      	beq.n	800b07c <HAL_FDCAN_Init+0x340>
  {
    MODIFY_REG(hfdcan->Instance->RXESC, FDCAN_RXESC_F1DS,
 800b056:	687b      	ldr	r3, [r7, #4]
 800b058:	681b      	ldr	r3, [r3, #0]
 800b05a:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 800b05e:	f023 0170 	bic.w	r1, r3, #112	@ 0x70
 800b062:	687b      	ldr	r3, [r7, #4]
 800b064:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800b066:	009b      	lsls	r3, r3, #2
 800b068:	3360      	adds	r3, #96	@ 0x60
 800b06a:	443b      	add	r3, r7
 800b06c:	f853 3c54 	ldr.w	r3, [r3, #-84]
 800b070:	011a      	lsls	r2, r3, #4
 800b072:	687b      	ldr	r3, [r7, #4]
 800b074:	681b      	ldr	r3, [r3, #0]
 800b076:	430a      	orrs	r2, r1
 800b078:	f8c3 20bc 	str.w	r2, [r3, #188]	@ 0xbc
               (CvtEltSize[hfdcan->Init.RxFifo1ElmtSize] << FDCAN_RXESC_F1DS_Pos));
  }

  /* Configure Rx buffer element size */
  if (hfdcan->Init.RxBuffersNbr > 0U)
 800b07c:	687b      	ldr	r3, [r7, #4]
 800b07e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800b080:	2b00      	cmp	r3, #0
 800b082:	d012      	beq.n	800b0aa <HAL_FDCAN_Init+0x36e>
  {
    MODIFY_REG(hfdcan->Instance->RXESC, FDCAN_RXESC_RBDS,
 800b084:	687b      	ldr	r3, [r7, #4]
 800b086:	681b      	ldr	r3, [r3, #0]
 800b088:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 800b08c:	f423 61e0 	bic.w	r1, r3, #1792	@ 0x700
 800b090:	687b      	ldr	r3, [r7, #4]
 800b092:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800b094:	009b      	lsls	r3, r3, #2
 800b096:	3360      	adds	r3, #96	@ 0x60
 800b098:	443b      	add	r3, r7
 800b09a:	f853 3c54 	ldr.w	r3, [r3, #-84]
 800b09e:	021a      	lsls	r2, r3, #8
 800b0a0:	687b      	ldr	r3, [r7, #4]
 800b0a2:	681b      	ldr	r3, [r3, #0]
 800b0a4:	430a      	orrs	r2, r1
 800b0a6:	f8c3 20bc 	str.w	r2, [r3, #188]	@ 0xbc
  }

  /* By default operation mode is set to Event-driven communication.
     If Time-triggered communication is needed, user should call the
     HAL_FDCAN_TT_ConfigOperation function just after the HAL_FDCAN_Init */
  if (hfdcan->Instance == FDCAN1)
 800b0aa:	687b      	ldr	r3, [r7, #4]
 800b0ac:	681b      	ldr	r3, [r3, #0]
 800b0ae:	4a11      	ldr	r2, [pc, #68]	@ (800b0f4 <HAL_FDCAN_Init+0x3b8>)
 800b0b0:	4293      	cmp	r3, r2
 800b0b2:	d107      	bne.n	800b0c4 <HAL_FDCAN_Init+0x388>
  {
    CLEAR_BIT(hfdcan->ttcan->TTOCF, FDCAN_TTOCF_OM);
 800b0b4:	687b      	ldr	r3, [r7, #4]
 800b0b6:	685b      	ldr	r3, [r3, #4]
 800b0b8:	689a      	ldr	r2, [r3, #8]
 800b0ba:	687b      	ldr	r3, [r7, #4]
 800b0bc:	685b      	ldr	r3, [r3, #4]
 800b0be:	f022 0203 	bic.w	r2, r2, #3
 800b0c2:	609a      	str	r2, [r3, #8]
  }

  /* Initialize the Latest Tx FIFO/Queue request buffer index */
  hfdcan->LatestTxFifoQRequest = 0U;
 800b0c4:	687b      	ldr	r3, [r7, #4]
 800b0c6:	2200      	movs	r2, #0
 800b0c8:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94

  /* Initialize the error code */
  hfdcan->ErrorCode = HAL_FDCAN_ERROR_NONE;
 800b0cc:	687b      	ldr	r3, [r7, #4]
 800b0ce:	2200      	movs	r2, #0
 800b0d0:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

  /* Initialize the FDCAN state */
  hfdcan->State = HAL_FDCAN_STATE_READY;
 800b0d4:	687b      	ldr	r3, [r7, #4]
 800b0d6:	2201      	movs	r2, #1
 800b0d8:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98

  /* Calculate each RAM block address */
  status = FDCAN_CalcultateRamBlockAddresses(hfdcan);
 800b0dc:	6878      	ldr	r0, [r7, #4]
 800b0de:	f000 fdc9 	bl	800bc74 <FDCAN_CalcultateRamBlockAddresses>
 800b0e2:	4603      	mov	r3, r0
 800b0e4:	f887 305b 	strb.w	r3, [r7, #91]	@ 0x5b

  /* Return function status */
  return status;
 800b0e8:	f897 305b 	ldrb.w	r3, [r7, #91]	@ 0x5b
}
 800b0ec:	4618      	mov	r0, r3
 800b0ee:	3760      	adds	r7, #96	@ 0x60
 800b0f0:	46bd      	mov	sp, r7
 800b0f2:	bd80      	pop	{r7, pc}
 800b0f4:	4000a000 	.word	0x4000a000

0800b0f8 <HAL_FDCAN_ConfigFilter>:
  * @param  sFilterConfig pointer to an FDCAN_FilterTypeDef structure that
  *         contains the filter configuration information
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_ConfigFilter(FDCAN_HandleTypeDef *hfdcan, const FDCAN_FilterTypeDef *sFilterConfig)
{
 800b0f8:	b480      	push	{r7}
 800b0fa:	b087      	sub	sp, #28
 800b0fc:	af00      	add	r7, sp, #0
 800b0fe:	6078      	str	r0, [r7, #4]
 800b100:	6039      	str	r1, [r7, #0]
  uint32_t FilterElementW1;
  uint32_t FilterElementW2;
  uint32_t *FilterAddress;
  HAL_FDCAN_StateTypeDef state = hfdcan->State;
 800b102:	687b      	ldr	r3, [r7, #4]
 800b104:	f893 3098 	ldrb.w	r3, [r3, #152]	@ 0x98
 800b108:	73fb      	strb	r3, [r7, #15]

  if ((state == HAL_FDCAN_STATE_READY) || (state == HAL_FDCAN_STATE_BUSY))
 800b10a:	7bfb      	ldrb	r3, [r7, #15]
 800b10c:	2b01      	cmp	r3, #1
 800b10e:	d002      	beq.n	800b116 <HAL_FDCAN_ConfigFilter+0x1e>
 800b110:	7bfb      	ldrb	r3, [r7, #15]
 800b112:	2b02      	cmp	r3, #2
 800b114:	d157      	bne.n	800b1c6 <HAL_FDCAN_ConfigFilter+0xce>
    {
      assert_param(IS_FDCAN_MAX_VALUE(sFilterConfig->RxBufferIndex, 63U));
      assert_param(IS_FDCAN_MAX_VALUE(sFilterConfig->IsCalibrationMsg, 1U));
    }

    if (sFilterConfig->IdType == FDCAN_STANDARD_ID)
 800b116:	683b      	ldr	r3, [r7, #0]
 800b118:	681b      	ldr	r3, [r3, #0]
 800b11a:	2b00      	cmp	r3, #0
 800b11c:	d12b      	bne.n	800b176 <HAL_FDCAN_ConfigFilter+0x7e>
        assert_param(IS_FDCAN_MAX_VALUE(sFilterConfig->FilterID2, 0x7FFU));
        assert_param(IS_FDCAN_STD_FILTER_TYPE(sFilterConfig->FilterType));
      }

      /* Build filter element */
      if (sFilterConfig->FilterConfig == FDCAN_FILTER_TO_RXBUFFER)
 800b11e:	683b      	ldr	r3, [r7, #0]
 800b120:	68db      	ldr	r3, [r3, #12]
 800b122:	2b07      	cmp	r3, #7
 800b124:	d10d      	bne.n	800b142 <HAL_FDCAN_ConfigFilter+0x4a>
      {
        FilterElementW1 = ((FDCAN_FILTER_TO_RXBUFFER << 27U)       |
                           (sFilterConfig->FilterID1 << 16U)       |
 800b126:	683b      	ldr	r3, [r7, #0]
 800b128:	691b      	ldr	r3, [r3, #16]
 800b12a:	041a      	lsls	r2, r3, #16
                           (sFilterConfig->IsCalibrationMsg << 8U) |
 800b12c:	683b      	ldr	r3, [r7, #0]
 800b12e:	69db      	ldr	r3, [r3, #28]
 800b130:	021b      	lsls	r3, r3, #8
                           (sFilterConfig->FilterID1 << 16U)       |
 800b132:	431a      	orrs	r2, r3
                           sFilterConfig->RxBufferIndex);
 800b134:	683b      	ldr	r3, [r7, #0]
 800b136:	699b      	ldr	r3, [r3, #24]
                           (sFilterConfig->IsCalibrationMsg << 8U) |
 800b138:	4313      	orrs	r3, r2
        FilterElementW1 = ((FDCAN_FILTER_TO_RXBUFFER << 27U)       |
 800b13a:	f043 5360 	orr.w	r3, r3, #939524096	@ 0x38000000
 800b13e:	617b      	str	r3, [r7, #20]
 800b140:	e00e      	b.n	800b160 <HAL_FDCAN_ConfigFilter+0x68>
      }
      else
      {
        FilterElementW1 = ((sFilterConfig->FilterType << 30U)   |
 800b142:	683b      	ldr	r3, [r7, #0]
 800b144:	689b      	ldr	r3, [r3, #8]
 800b146:	079a      	lsls	r2, r3, #30
                           (sFilterConfig->FilterConfig << 27U) |
 800b148:	683b      	ldr	r3, [r7, #0]
 800b14a:	68db      	ldr	r3, [r3, #12]
 800b14c:	06db      	lsls	r3, r3, #27
        FilterElementW1 = ((sFilterConfig->FilterType << 30U)   |
 800b14e:	431a      	orrs	r2, r3
                           (sFilterConfig->FilterID1 << 16U)    |
 800b150:	683b      	ldr	r3, [r7, #0]
 800b152:	691b      	ldr	r3, [r3, #16]
 800b154:	041b      	lsls	r3, r3, #16
                           (sFilterConfig->FilterConfig << 27U) |
 800b156:	431a      	orrs	r2, r3
                           sFilterConfig->FilterID2);
 800b158:	683b      	ldr	r3, [r7, #0]
 800b15a:	695b      	ldr	r3, [r3, #20]
        FilterElementW1 = ((sFilterConfig->FilterType << 30U)   |
 800b15c:	4313      	orrs	r3, r2
 800b15e:	617b      	str	r3, [r7, #20]
      }

      /* Calculate filter address */
      FilterAddress = (uint32_t *)(hfdcan->msgRam.StandardFilterSA + (sFilterConfig->FilterIndex * 4U));
 800b160:	687b      	ldr	r3, [r7, #4]
 800b162:	6eda      	ldr	r2, [r3, #108]	@ 0x6c
 800b164:	683b      	ldr	r3, [r7, #0]
 800b166:	685b      	ldr	r3, [r3, #4]
 800b168:	009b      	lsls	r3, r3, #2
 800b16a:	4413      	add	r3, r2
 800b16c:	60bb      	str	r3, [r7, #8]

      /* Write filter element to the message RAM */
      *FilterAddress = FilterElementW1;
 800b16e:	68bb      	ldr	r3, [r7, #8]
 800b170:	697a      	ldr	r2, [r7, #20]
 800b172:	601a      	str	r2, [r3, #0]
 800b174:	e025      	b.n	800b1c2 <HAL_FDCAN_ConfigFilter+0xca>
        assert_param(IS_FDCAN_MAX_VALUE(sFilterConfig->FilterID2, 0x1FFFFFFFU));
        assert_param(IS_FDCAN_EXT_FILTER_TYPE(sFilterConfig->FilterType));
      }

      /* Build first word of filter element */
      FilterElementW1 = ((sFilterConfig->FilterConfig << 29U) | sFilterConfig->FilterID1);
 800b176:	683b      	ldr	r3, [r7, #0]
 800b178:	68db      	ldr	r3, [r3, #12]
 800b17a:	075a      	lsls	r2, r3, #29
 800b17c:	683b      	ldr	r3, [r7, #0]
 800b17e:	691b      	ldr	r3, [r3, #16]
 800b180:	4313      	orrs	r3, r2
 800b182:	617b      	str	r3, [r7, #20]

      /* Build second word of filter element */
      if (sFilterConfig->FilterConfig == FDCAN_FILTER_TO_RXBUFFER)
 800b184:	683b      	ldr	r3, [r7, #0]
 800b186:	68db      	ldr	r3, [r3, #12]
 800b188:	2b07      	cmp	r3, #7
 800b18a:	d103      	bne.n	800b194 <HAL_FDCAN_ConfigFilter+0x9c>
      {
        FilterElementW2 = sFilterConfig->RxBufferIndex;
 800b18c:	683b      	ldr	r3, [r7, #0]
 800b18e:	699b      	ldr	r3, [r3, #24]
 800b190:	613b      	str	r3, [r7, #16]
 800b192:	e006      	b.n	800b1a2 <HAL_FDCAN_ConfigFilter+0xaa>
      }
      else
      {
        FilterElementW2 = ((sFilterConfig->FilterType << 30U) | sFilterConfig->FilterID2);
 800b194:	683b      	ldr	r3, [r7, #0]
 800b196:	689b      	ldr	r3, [r3, #8]
 800b198:	079a      	lsls	r2, r3, #30
 800b19a:	683b      	ldr	r3, [r7, #0]
 800b19c:	695b      	ldr	r3, [r3, #20]
 800b19e:	4313      	orrs	r3, r2
 800b1a0:	613b      	str	r3, [r7, #16]
      }

      /* Calculate filter address */
      FilterAddress = (uint32_t *)(hfdcan->msgRam.ExtendedFilterSA + (sFilterConfig->FilterIndex * 4U * 2U));
 800b1a2:	687b      	ldr	r3, [r7, #4]
 800b1a4:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 800b1a6:	683b      	ldr	r3, [r7, #0]
 800b1a8:	685b      	ldr	r3, [r3, #4]
 800b1aa:	00db      	lsls	r3, r3, #3
 800b1ac:	4413      	add	r3, r2
 800b1ae:	60bb      	str	r3, [r7, #8]

      /* Write filter element to the message RAM */
      *FilterAddress = FilterElementW1;
 800b1b0:	68bb      	ldr	r3, [r7, #8]
 800b1b2:	697a      	ldr	r2, [r7, #20]
 800b1b4:	601a      	str	r2, [r3, #0]
      FilterAddress++;
 800b1b6:	68bb      	ldr	r3, [r7, #8]
 800b1b8:	3304      	adds	r3, #4
 800b1ba:	60bb      	str	r3, [r7, #8]
      *FilterAddress = FilterElementW2;
 800b1bc:	68bb      	ldr	r3, [r7, #8]
 800b1be:	693a      	ldr	r2, [r7, #16]
 800b1c0:	601a      	str	r2, [r3, #0]
    }

    /* Return function status */
    return HAL_OK;
 800b1c2:	2300      	movs	r3, #0
 800b1c4:	e008      	b.n	800b1d8 <HAL_FDCAN_ConfigFilter+0xe0>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_INITIALIZED;
 800b1c6:	687b      	ldr	r3, [r7, #4]
 800b1c8:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800b1cc:	f043 0202 	orr.w	r2, r3, #2
 800b1d0:	687b      	ldr	r3, [r7, #4]
 800b1d2:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

    return HAL_ERROR;
 800b1d6:	2301      	movs	r3, #1
  }
}
 800b1d8:	4618      	mov	r0, r3
 800b1da:	371c      	adds	r7, #28
 800b1dc:	46bd      	mov	sp, r7
 800b1de:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b1e2:	4770      	bx	lr

0800b1e4 <HAL_FDCAN_ConfigGlobalFilter>:
HAL_StatusTypeDef HAL_FDCAN_ConfigGlobalFilter(FDCAN_HandleTypeDef *hfdcan,
                                               uint32_t NonMatchingStd,
                                               uint32_t NonMatchingExt,
                                               uint32_t RejectRemoteStd,
                                               uint32_t RejectRemoteExt)
{
 800b1e4:	b480      	push	{r7}
 800b1e6:	b085      	sub	sp, #20
 800b1e8:	af00      	add	r7, sp, #0
 800b1ea:	60f8      	str	r0, [r7, #12]
 800b1ec:	60b9      	str	r1, [r7, #8]
 800b1ee:	607a      	str	r2, [r7, #4]
 800b1f0:	603b      	str	r3, [r7, #0]
  assert_param(IS_FDCAN_NON_MATCHING(NonMatchingStd));
  assert_param(IS_FDCAN_NON_MATCHING(NonMatchingExt));
  assert_param(IS_FDCAN_REJECT_REMOTE(RejectRemoteStd));
  assert_param(IS_FDCAN_REJECT_REMOTE(RejectRemoteExt));

  if (hfdcan->State == HAL_FDCAN_STATE_READY)
 800b1f2:	68fb      	ldr	r3, [r7, #12]
 800b1f4:	f893 3098 	ldrb.w	r3, [r3, #152]	@ 0x98
 800b1f8:	b2db      	uxtb	r3, r3
 800b1fa:	2b01      	cmp	r3, #1
 800b1fc:	d110      	bne.n	800b220 <HAL_FDCAN_ConfigGlobalFilter+0x3c>
  {
    /* Configure global filter */
    hfdcan->Instance->GFC = ((NonMatchingStd << FDCAN_GFC_ANFS_Pos)  |
 800b1fe:	68bb      	ldr	r3, [r7, #8]
 800b200:	011a      	lsls	r2, r3, #4
                             (NonMatchingExt << FDCAN_GFC_ANFE_Pos)  |
 800b202:	687b      	ldr	r3, [r7, #4]
 800b204:	009b      	lsls	r3, r3, #2
    hfdcan->Instance->GFC = ((NonMatchingStd << FDCAN_GFC_ANFS_Pos)  |
 800b206:	431a      	orrs	r2, r3
                             (RejectRemoteStd << FDCAN_GFC_RRFS_Pos) |
 800b208:	683b      	ldr	r3, [r7, #0]
 800b20a:	005b      	lsls	r3, r3, #1
                             (NonMatchingExt << FDCAN_GFC_ANFE_Pos)  |
 800b20c:	ea42 0103 	orr.w	r1, r2, r3
    hfdcan->Instance->GFC = ((NonMatchingStd << FDCAN_GFC_ANFS_Pos)  |
 800b210:	68fb      	ldr	r3, [r7, #12]
 800b212:	681b      	ldr	r3, [r3, #0]
                             (RejectRemoteStd << FDCAN_GFC_RRFS_Pos) |
 800b214:	69ba      	ldr	r2, [r7, #24]
 800b216:	430a      	orrs	r2, r1
    hfdcan->Instance->GFC = ((NonMatchingStd << FDCAN_GFC_ANFS_Pos)  |
 800b218:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
                             (RejectRemoteExt << FDCAN_GFC_RRFE_Pos));

    /* Return function status */
    return HAL_OK;
 800b21c:	2300      	movs	r3, #0
 800b21e:	e008      	b.n	800b232 <HAL_FDCAN_ConfigGlobalFilter+0x4e>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_READY;
 800b220:	68fb      	ldr	r3, [r7, #12]
 800b222:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800b226:	f043 0204 	orr.w	r2, r3, #4
 800b22a:	68fb      	ldr	r3, [r7, #12]
 800b22c:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

    return HAL_ERROR;
 800b230:	2301      	movs	r3, #1
  }
}
 800b232:	4618      	mov	r0, r3
 800b234:	3714      	adds	r7, #20
 800b236:	46bd      	mov	sp, r7
 800b238:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b23c:	4770      	bx	lr

0800b23e <HAL_FDCAN_Start>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_Start(FDCAN_HandleTypeDef *hfdcan)
{
 800b23e:	b480      	push	{r7}
 800b240:	b083      	sub	sp, #12
 800b242:	af00      	add	r7, sp, #0
 800b244:	6078      	str	r0, [r7, #4]
  if (hfdcan->State == HAL_FDCAN_STATE_READY)
 800b246:	687b      	ldr	r3, [r7, #4]
 800b248:	f893 3098 	ldrb.w	r3, [r3, #152]	@ 0x98
 800b24c:	b2db      	uxtb	r3, r3
 800b24e:	2b01      	cmp	r3, #1
 800b250:	d111      	bne.n	800b276 <HAL_FDCAN_Start+0x38>
  {
    /* Change FDCAN peripheral state */
    hfdcan->State = HAL_FDCAN_STATE_BUSY;
 800b252:	687b      	ldr	r3, [r7, #4]
 800b254:	2202      	movs	r2, #2
 800b256:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98

    /* Request leave initialisation */
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_INIT);
 800b25a:	687b      	ldr	r3, [r7, #4]
 800b25c:	681b      	ldr	r3, [r3, #0]
 800b25e:	699a      	ldr	r2, [r3, #24]
 800b260:	687b      	ldr	r3, [r7, #4]
 800b262:	681b      	ldr	r3, [r3, #0]
 800b264:	f022 0201 	bic.w	r2, r2, #1
 800b268:	619a      	str	r2, [r3, #24]

    /* Reset the FDCAN ErrorCode */
    hfdcan->ErrorCode = HAL_FDCAN_ERROR_NONE;
 800b26a:	687b      	ldr	r3, [r7, #4]
 800b26c:	2200      	movs	r2, #0
 800b26e:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

    /* Return function status */
    return HAL_OK;
 800b272:	2300      	movs	r3, #0
 800b274:	e008      	b.n	800b288 <HAL_FDCAN_Start+0x4a>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_READY;
 800b276:	687b      	ldr	r3, [r7, #4]
 800b278:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800b27c:	f043 0204 	orr.w	r2, r3, #4
 800b280:	687b      	ldr	r3, [r7, #4]
 800b282:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

    return HAL_ERROR;
 800b286:	2301      	movs	r3, #1
  }
}
 800b288:	4618      	mov	r0, r3
 800b28a:	370c      	adds	r7, #12
 800b28c:	46bd      	mov	sp, r7
 800b28e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b292:	4770      	bx	lr

0800b294 <HAL_FDCAN_GetRxMessage>:
  * @param  pRxData pointer to a buffer where the payload of the Rx frame will be stored.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_GetRxMessage(FDCAN_HandleTypeDef *hfdcan, uint32_t RxLocation,
                                         FDCAN_RxHeaderTypeDef *pRxHeader, uint8_t *pRxData)
{
 800b294:	b480      	push	{r7}
 800b296:	b08b      	sub	sp, #44	@ 0x2c
 800b298:	af00      	add	r7, sp, #0
 800b29a:	60f8      	str	r0, [r7, #12]
 800b29c:	60b9      	str	r1, [r7, #8]
 800b29e:	607a      	str	r2, [r7, #4]
 800b2a0:	603b      	str	r3, [r7, #0]
  uint32_t *RxAddress;
  uint8_t  *pData;
  uint32_t ByteCounter;
  uint32_t GetIndex = 0;
 800b2a2:	2300      	movs	r3, #0
 800b2a4:	61fb      	str	r3, [r7, #28]
  HAL_FDCAN_StateTypeDef state = hfdcan->State;
 800b2a6:	68fb      	ldr	r3, [r7, #12]
 800b2a8:	f893 3098 	ldrb.w	r3, [r3, #152]	@ 0x98
 800b2ac:	76fb      	strb	r3, [r7, #27]

  if (state == HAL_FDCAN_STATE_BUSY)
 800b2ae:	7efb      	ldrb	r3, [r7, #27]
 800b2b0:	2b02      	cmp	r3, #2
 800b2b2:	f040 8149 	bne.w	800b548 <HAL_FDCAN_GetRxMessage+0x2b4>
  {
    if (RxLocation == FDCAN_RX_FIFO0) /* Rx element is assigned to the Rx FIFO 0 */
 800b2b6:	68bb      	ldr	r3, [r7, #8]
 800b2b8:	2b40      	cmp	r3, #64	@ 0x40
 800b2ba:	d14c      	bne.n	800b356 <HAL_FDCAN_GetRxMessage+0xc2>
    {
      /* Check that the Rx FIFO 0 has an allocated area into the RAM */
      if ((hfdcan->Instance->RXF0C & FDCAN_RXF0C_F0S) == 0U)
 800b2bc:	68fb      	ldr	r3, [r7, #12]
 800b2be:	681b      	ldr	r3, [r3, #0]
 800b2c0:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 800b2c4:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 800b2c8:	2b00      	cmp	r3, #0
 800b2ca:	d109      	bne.n	800b2e0 <HAL_FDCAN_GetRxMessage+0x4c>
      {
        /* Update error code */
        hfdcan->ErrorCode |= HAL_FDCAN_ERROR_PARAM;
 800b2cc:	68fb      	ldr	r3, [r7, #12]
 800b2ce:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800b2d2:	f043 0220 	orr.w	r2, r3, #32
 800b2d6:	68fb      	ldr	r3, [r7, #12]
 800b2d8:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

        return HAL_ERROR;
 800b2dc:	2301      	movs	r3, #1
 800b2de:	e13c      	b.n	800b55a <HAL_FDCAN_GetRxMessage+0x2c6>
      }

      /* Check that the Rx FIFO 0 is not empty */
      if ((hfdcan->Instance->RXF0S & FDCAN_RXF0S_F0FL) == 0U)
 800b2e0:	68fb      	ldr	r3, [r7, #12]
 800b2e2:	681b      	ldr	r3, [r3, #0]
 800b2e4:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 800b2e8:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800b2ec:	2b00      	cmp	r3, #0
 800b2ee:	d109      	bne.n	800b304 <HAL_FDCAN_GetRxMessage+0x70>
      {
        /* Update error code */
        hfdcan->ErrorCode |= HAL_FDCAN_ERROR_FIFO_EMPTY;
 800b2f0:	68fb      	ldr	r3, [r7, #12]
 800b2f2:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800b2f6:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 800b2fa:	68fb      	ldr	r3, [r7, #12]
 800b2fc:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

        return HAL_ERROR;
 800b300:	2301      	movs	r3, #1
 800b302:	e12a      	b.n	800b55a <HAL_FDCAN_GetRxMessage+0x2c6>
      }
      else
      {
        /* Check that the Rx FIFO 0 is full & overwrite mode is on */
        if (((hfdcan->Instance->RXF0S & FDCAN_RXF0S_F0F) >> FDCAN_RXF0S_F0F_Pos) == 1U)
 800b304:	68fb      	ldr	r3, [r7, #12]
 800b306:	681b      	ldr	r3, [r3, #0]
 800b308:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 800b30c:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800b310:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800b314:	d10a      	bne.n	800b32c <HAL_FDCAN_GetRxMessage+0x98>
        {
          if (((hfdcan->Instance->RXF0C & FDCAN_RXF0C_F0OM) >> FDCAN_RXF0C_F0OM_Pos) == FDCAN_RX_FIFO_OVERWRITE)
 800b316:	68fb      	ldr	r3, [r7, #12]
 800b318:	681b      	ldr	r3, [r3, #0]
 800b31a:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 800b31e:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800b322:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800b326:	d101      	bne.n	800b32c <HAL_FDCAN_GetRxMessage+0x98>
          {
            /* When overwrite status is on discard first message in FIFO */
            GetIndex = 1U;
 800b328:	2301      	movs	r3, #1
 800b32a:	61fb      	str	r3, [r7, #28]
          }
        }

        /* Calculate Rx FIFO 0 element index */
        GetIndex += ((hfdcan->Instance->RXF0S & FDCAN_RXF0S_F0GI) >> FDCAN_RXF0S_F0GI_Pos);
 800b32c:	68fb      	ldr	r3, [r7, #12]
 800b32e:	681b      	ldr	r3, [r3, #0]
 800b330:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 800b334:	0a1b      	lsrs	r3, r3, #8
 800b336:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800b33a:	69fa      	ldr	r2, [r7, #28]
 800b33c:	4413      	add	r3, r2
 800b33e:	61fb      	str	r3, [r7, #28]

        /* Calculate Rx FIFO 0 element address */
        RxAddress = (uint32_t *)(hfdcan->msgRam.RxFIFO0SA + (GetIndex * hfdcan->Init.RxFifo0ElmtSize * 4U));
 800b340:	68fb      	ldr	r3, [r7, #12]
 800b342:	6f5a      	ldr	r2, [r3, #116]	@ 0x74
 800b344:	68fb      	ldr	r3, [r7, #12]
 800b346:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800b348:	69f9      	ldr	r1, [r7, #28]
 800b34a:	fb01 f303 	mul.w	r3, r1, r3
 800b34e:	009b      	lsls	r3, r3, #2
 800b350:	4413      	add	r3, r2
 800b352:	627b      	str	r3, [r7, #36]	@ 0x24
 800b354:	e068      	b.n	800b428 <HAL_FDCAN_GetRxMessage+0x194>
      }
    }
    else if (RxLocation == FDCAN_RX_FIFO1) /* Rx element is assigned to the Rx FIFO 1 */
 800b356:	68bb      	ldr	r3, [r7, #8]
 800b358:	2b41      	cmp	r3, #65	@ 0x41
 800b35a:	d14c      	bne.n	800b3f6 <HAL_FDCAN_GetRxMessage+0x162>
    {
      /* Check that the Rx FIFO 1 has an allocated area into the RAM */
      if ((hfdcan->Instance->RXF1C & FDCAN_RXF1C_F1S) == 0U)
 800b35c:	68fb      	ldr	r3, [r7, #12]
 800b35e:	681b      	ldr	r3, [r3, #0]
 800b360:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 800b364:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 800b368:	2b00      	cmp	r3, #0
 800b36a:	d109      	bne.n	800b380 <HAL_FDCAN_GetRxMessage+0xec>
      {
        /* Update error code */
        hfdcan->ErrorCode |= HAL_FDCAN_ERROR_PARAM;
 800b36c:	68fb      	ldr	r3, [r7, #12]
 800b36e:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800b372:	f043 0220 	orr.w	r2, r3, #32
 800b376:	68fb      	ldr	r3, [r7, #12]
 800b378:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

        return HAL_ERROR;
 800b37c:	2301      	movs	r3, #1
 800b37e:	e0ec      	b.n	800b55a <HAL_FDCAN_GetRxMessage+0x2c6>
      }

      /* Check that the Rx FIFO 1 is not empty */
      if ((hfdcan->Instance->RXF1S & FDCAN_RXF1S_F1FL) == 0U)
 800b380:	68fb      	ldr	r3, [r7, #12]
 800b382:	681b      	ldr	r3, [r3, #0]
 800b384:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 800b388:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800b38c:	2b00      	cmp	r3, #0
 800b38e:	d109      	bne.n	800b3a4 <HAL_FDCAN_GetRxMessage+0x110>
      {
        /* Update error code */
        hfdcan->ErrorCode |= HAL_FDCAN_ERROR_FIFO_EMPTY;
 800b390:	68fb      	ldr	r3, [r7, #12]
 800b392:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800b396:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 800b39a:	68fb      	ldr	r3, [r7, #12]
 800b39c:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

        return HAL_ERROR;
 800b3a0:	2301      	movs	r3, #1
 800b3a2:	e0da      	b.n	800b55a <HAL_FDCAN_GetRxMessage+0x2c6>
      }
      else
      {
        /* Check that the Rx FIFO 1 is full & overwrite mode is on */
        if (((hfdcan->Instance->RXF1S & FDCAN_RXF1S_F1F) >> FDCAN_RXF1S_F1F_Pos) == 1U)
 800b3a4:	68fb      	ldr	r3, [r7, #12]
 800b3a6:	681b      	ldr	r3, [r3, #0]
 800b3a8:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 800b3ac:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800b3b0:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800b3b4:	d10a      	bne.n	800b3cc <HAL_FDCAN_GetRxMessage+0x138>
        {
          if (((hfdcan->Instance->RXF1C & FDCAN_RXF1C_F1OM) >> FDCAN_RXF1C_F1OM_Pos) == FDCAN_RX_FIFO_OVERWRITE)
 800b3b6:	68fb      	ldr	r3, [r7, #12]
 800b3b8:	681b      	ldr	r3, [r3, #0]
 800b3ba:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 800b3be:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800b3c2:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800b3c6:	d101      	bne.n	800b3cc <HAL_FDCAN_GetRxMessage+0x138>
          {
            /* When overwrite status is on discard first message in FIFO */
            GetIndex = 1U;
 800b3c8:	2301      	movs	r3, #1
 800b3ca:	61fb      	str	r3, [r7, #28]
          }
        }

        /* Calculate Rx FIFO 1 element index */
        GetIndex += ((hfdcan->Instance->RXF1S & FDCAN_RXF1S_F1GI) >> FDCAN_RXF1S_F1GI_Pos);
 800b3cc:	68fb      	ldr	r3, [r7, #12]
 800b3ce:	681b      	ldr	r3, [r3, #0]
 800b3d0:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 800b3d4:	0a1b      	lsrs	r3, r3, #8
 800b3d6:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800b3da:	69fa      	ldr	r2, [r7, #28]
 800b3dc:	4413      	add	r3, r2
 800b3de:	61fb      	str	r3, [r7, #28]

        /* Calculate Rx FIFO 1 element address */
        RxAddress = (uint32_t *)(hfdcan->msgRam.RxFIFO1SA + (GetIndex * hfdcan->Init.RxFifo1ElmtSize * 4U));
 800b3e0:	68fb      	ldr	r3, [r7, #12]
 800b3e2:	6f9a      	ldr	r2, [r3, #120]	@ 0x78
 800b3e4:	68fb      	ldr	r3, [r7, #12]
 800b3e6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800b3e8:	69f9      	ldr	r1, [r7, #28]
 800b3ea:	fb01 f303 	mul.w	r3, r1, r3
 800b3ee:	009b      	lsls	r3, r3, #2
 800b3f0:	4413      	add	r3, r2
 800b3f2:	627b      	str	r3, [r7, #36]	@ 0x24
 800b3f4:	e018      	b.n	800b428 <HAL_FDCAN_GetRxMessage+0x194>
      }
    }
    else /* Rx element is assigned to a dedicated Rx buffer */
    {
      /* Check that the selected buffer has an allocated area into the RAM */
      if (RxLocation >= hfdcan->Init.RxBuffersNbr)
 800b3f6:	68fb      	ldr	r3, [r7, #12]
 800b3f8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800b3fa:	68ba      	ldr	r2, [r7, #8]
 800b3fc:	429a      	cmp	r2, r3
 800b3fe:	d309      	bcc.n	800b414 <HAL_FDCAN_GetRxMessage+0x180>
      {
        /* Update error code */
        hfdcan->ErrorCode |= HAL_FDCAN_ERROR_PARAM;
 800b400:	68fb      	ldr	r3, [r7, #12]
 800b402:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800b406:	f043 0220 	orr.w	r2, r3, #32
 800b40a:	68fb      	ldr	r3, [r7, #12]
 800b40c:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

        return HAL_ERROR;
 800b410:	2301      	movs	r3, #1
 800b412:	e0a2      	b.n	800b55a <HAL_FDCAN_GetRxMessage+0x2c6>
      }
      else
      {
        /* Calculate Rx buffer address */
        RxAddress = (uint32_t *)(hfdcan->msgRam.RxBufferSA + (RxLocation * hfdcan->Init.RxBufferSize * 4U));
 800b414:	68fb      	ldr	r3, [r7, #12]
 800b416:	6fda      	ldr	r2, [r3, #124]	@ 0x7c
 800b418:	68fb      	ldr	r3, [r7, #12]
 800b41a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800b41c:	68b9      	ldr	r1, [r7, #8]
 800b41e:	fb01 f303 	mul.w	r3, r1, r3
 800b422:	009b      	lsls	r3, r3, #2
 800b424:	4413      	add	r3, r2
 800b426:	627b      	str	r3, [r7, #36]	@ 0x24
      }
    }

    /* Retrieve IdType */
    pRxHeader->IdType = *RxAddress & FDCAN_ELEMENT_MASK_XTD;
 800b428:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b42a:	681b      	ldr	r3, [r3, #0]
 800b42c:	f003 4280 	and.w	r2, r3, #1073741824	@ 0x40000000
 800b430:	687b      	ldr	r3, [r7, #4]
 800b432:	605a      	str	r2, [r3, #4]

    /* Retrieve Identifier */
    if (pRxHeader->IdType == FDCAN_STANDARD_ID) /* Standard ID element */
 800b434:	687b      	ldr	r3, [r7, #4]
 800b436:	685b      	ldr	r3, [r3, #4]
 800b438:	2b00      	cmp	r3, #0
 800b43a:	d107      	bne.n	800b44c <HAL_FDCAN_GetRxMessage+0x1b8>
    {
      pRxHeader->Identifier = ((*RxAddress & FDCAN_ELEMENT_MASK_STDID) >> 18U);
 800b43c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b43e:	681b      	ldr	r3, [r3, #0]
 800b440:	0c9b      	lsrs	r3, r3, #18
 800b442:	f3c3 020a 	ubfx	r2, r3, #0, #11
 800b446:	687b      	ldr	r3, [r7, #4]
 800b448:	601a      	str	r2, [r3, #0]
 800b44a:	e005      	b.n	800b458 <HAL_FDCAN_GetRxMessage+0x1c4>
    }
    else /* Extended ID element */
    {
      pRxHeader->Identifier = (*RxAddress & FDCAN_ELEMENT_MASK_EXTID);
 800b44c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b44e:	681b      	ldr	r3, [r3, #0]
 800b450:	f023 4260 	bic.w	r2, r3, #3758096384	@ 0xe0000000
 800b454:	687b      	ldr	r3, [r7, #4]
 800b456:	601a      	str	r2, [r3, #0]
    }

    /* Retrieve RxFrameType */
    pRxHeader->RxFrameType = (*RxAddress & FDCAN_ELEMENT_MASK_RTR);
 800b458:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b45a:	681b      	ldr	r3, [r3, #0]
 800b45c:	f003 5200 	and.w	r2, r3, #536870912	@ 0x20000000
 800b460:	687b      	ldr	r3, [r7, #4]
 800b462:	609a      	str	r2, [r3, #8]

    /* Retrieve ErrorStateIndicator */
    pRxHeader->ErrorStateIndicator = (*RxAddress & FDCAN_ELEMENT_MASK_ESI);
 800b464:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b466:	681b      	ldr	r3, [r3, #0]
 800b468:	f003 4200 	and.w	r2, r3, #2147483648	@ 0x80000000
 800b46c:	687b      	ldr	r3, [r7, #4]
 800b46e:	611a      	str	r2, [r3, #16]

    /* Increment RxAddress pointer to second word of Rx FIFO element */
    RxAddress++;
 800b470:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b472:	3304      	adds	r3, #4
 800b474:	627b      	str	r3, [r7, #36]	@ 0x24

    /* Retrieve RxTimestamp */
    pRxHeader->RxTimestamp = (*RxAddress & FDCAN_ELEMENT_MASK_TS);
 800b476:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b478:	681b      	ldr	r3, [r3, #0]
 800b47a:	b29a      	uxth	r2, r3
 800b47c:	687b      	ldr	r3, [r7, #4]
 800b47e:	61da      	str	r2, [r3, #28]

    /* Retrieve DataLength */
    pRxHeader->DataLength = ((*RxAddress & FDCAN_ELEMENT_MASK_DLC) >> 16U);
 800b480:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b482:	681b      	ldr	r3, [r3, #0]
 800b484:	0c1b      	lsrs	r3, r3, #16
 800b486:	f003 020f 	and.w	r2, r3, #15
 800b48a:	687b      	ldr	r3, [r7, #4]
 800b48c:	60da      	str	r2, [r3, #12]

    /* Retrieve BitRateSwitch */
    pRxHeader->BitRateSwitch = (*RxAddress & FDCAN_ELEMENT_MASK_BRS);
 800b48e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b490:	681b      	ldr	r3, [r3, #0]
 800b492:	f403 1280 	and.w	r2, r3, #1048576	@ 0x100000
 800b496:	687b      	ldr	r3, [r7, #4]
 800b498:	615a      	str	r2, [r3, #20]

    /* Retrieve FDFormat */
    pRxHeader->FDFormat = (*RxAddress & FDCAN_ELEMENT_MASK_FDF);
 800b49a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b49c:	681b      	ldr	r3, [r3, #0]
 800b49e:	f403 1200 	and.w	r2, r3, #2097152	@ 0x200000
 800b4a2:	687b      	ldr	r3, [r7, #4]
 800b4a4:	619a      	str	r2, [r3, #24]

    /* Retrieve FilterIndex */
    pRxHeader->FilterIndex = ((*RxAddress & FDCAN_ELEMENT_MASK_FIDX) >> 24U);
 800b4a6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b4a8:	681b      	ldr	r3, [r3, #0]
 800b4aa:	0e1b      	lsrs	r3, r3, #24
 800b4ac:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800b4b0:	687b      	ldr	r3, [r7, #4]
 800b4b2:	621a      	str	r2, [r3, #32]

    /* Retrieve NonMatchingFrame */
    pRxHeader->IsFilterMatchingFrame = ((*RxAddress & FDCAN_ELEMENT_MASK_ANMF) >> 31U);
 800b4b4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b4b6:	681b      	ldr	r3, [r3, #0]
 800b4b8:	0fda      	lsrs	r2, r3, #31
 800b4ba:	687b      	ldr	r3, [r7, #4]
 800b4bc:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Increment RxAddress pointer to payload of Rx FIFO element */
    RxAddress++;
 800b4be:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b4c0:	3304      	adds	r3, #4
 800b4c2:	627b      	str	r3, [r7, #36]	@ 0x24

    /* Retrieve Rx payload */
    pData = (uint8_t *)RxAddress;
 800b4c4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b4c6:	617b      	str	r3, [r7, #20]
    for (ByteCounter = 0; ByteCounter < DLCtoBytes[pRxHeader->DataLength]; ByteCounter++)
 800b4c8:	2300      	movs	r3, #0
 800b4ca:	623b      	str	r3, [r7, #32]
 800b4cc:	e00a      	b.n	800b4e4 <HAL_FDCAN_GetRxMessage+0x250>
    {
      pRxData[ByteCounter] = pData[ByteCounter];
 800b4ce:	697a      	ldr	r2, [r7, #20]
 800b4d0:	6a3b      	ldr	r3, [r7, #32]
 800b4d2:	441a      	add	r2, r3
 800b4d4:	6839      	ldr	r1, [r7, #0]
 800b4d6:	6a3b      	ldr	r3, [r7, #32]
 800b4d8:	440b      	add	r3, r1
 800b4da:	7812      	ldrb	r2, [r2, #0]
 800b4dc:	701a      	strb	r2, [r3, #0]
    for (ByteCounter = 0; ByteCounter < DLCtoBytes[pRxHeader->DataLength]; ByteCounter++)
 800b4de:	6a3b      	ldr	r3, [r7, #32]
 800b4e0:	3301      	adds	r3, #1
 800b4e2:	623b      	str	r3, [r7, #32]
 800b4e4:	687b      	ldr	r3, [r7, #4]
 800b4e6:	68db      	ldr	r3, [r3, #12]
 800b4e8:	4a1f      	ldr	r2, [pc, #124]	@ (800b568 <HAL_FDCAN_GetRxMessage+0x2d4>)
 800b4ea:	5cd3      	ldrb	r3, [r2, r3]
 800b4ec:	461a      	mov	r2, r3
 800b4ee:	6a3b      	ldr	r3, [r7, #32]
 800b4f0:	4293      	cmp	r3, r2
 800b4f2:	d3ec      	bcc.n	800b4ce <HAL_FDCAN_GetRxMessage+0x23a>
    }

    if (RxLocation == FDCAN_RX_FIFO0) /* Rx element is assigned to the Rx FIFO 0 */
 800b4f4:	68bb      	ldr	r3, [r7, #8]
 800b4f6:	2b40      	cmp	r3, #64	@ 0x40
 800b4f8:	d105      	bne.n	800b506 <HAL_FDCAN_GetRxMessage+0x272>
    {
      /* Acknowledge the Rx FIFO 0 that the oldest element is read so that it increments the GetIndex */
      hfdcan->Instance->RXF0A = GetIndex;
 800b4fa:	68fb      	ldr	r3, [r7, #12]
 800b4fc:	681b      	ldr	r3, [r3, #0]
 800b4fe:	69fa      	ldr	r2, [r7, #28]
 800b500:	f8c3 20a8 	str.w	r2, [r3, #168]	@ 0xa8
 800b504:	e01e      	b.n	800b544 <HAL_FDCAN_GetRxMessage+0x2b0>
    }
    else if (RxLocation == FDCAN_RX_FIFO1) /* Rx element is assigned to the Rx FIFO 1 */
 800b506:	68bb      	ldr	r3, [r7, #8]
 800b508:	2b41      	cmp	r3, #65	@ 0x41
 800b50a:	d105      	bne.n	800b518 <HAL_FDCAN_GetRxMessage+0x284>
    {
      /* Acknowledge the Rx FIFO 1 that the oldest element is read so that it increments the GetIndex */
      hfdcan->Instance->RXF1A = GetIndex;
 800b50c:	68fb      	ldr	r3, [r7, #12]
 800b50e:	681b      	ldr	r3, [r3, #0]
 800b510:	69fa      	ldr	r2, [r7, #28]
 800b512:	f8c3 20b8 	str.w	r2, [r3, #184]	@ 0xb8
 800b516:	e015      	b.n	800b544 <HAL_FDCAN_GetRxMessage+0x2b0>
    }
    else /* Rx element is assigned to a dedicated Rx buffer */
    {
      /* Clear the New Data flag of the current Rx buffer */
      if (RxLocation < FDCAN_RX_BUFFER32)
 800b518:	68bb      	ldr	r3, [r7, #8]
 800b51a:	2b1f      	cmp	r3, #31
 800b51c:	d808      	bhi.n	800b530 <HAL_FDCAN_GetRxMessage+0x29c>
      {
        hfdcan->Instance->NDAT1 = ((uint32_t)1U << RxLocation);
 800b51e:	68fb      	ldr	r3, [r7, #12]
 800b520:	681b      	ldr	r3, [r3, #0]
 800b522:	2101      	movs	r1, #1
 800b524:	68ba      	ldr	r2, [r7, #8]
 800b526:	fa01 f202 	lsl.w	r2, r1, r2
 800b52a:	f8c3 2098 	str.w	r2, [r3, #152]	@ 0x98
 800b52e:	e009      	b.n	800b544 <HAL_FDCAN_GetRxMessage+0x2b0>
      }
      else /* FDCAN_RX_BUFFER32 <= RxLocation <= FDCAN_RX_BUFFER63 */
      {
        hfdcan->Instance->NDAT2 = ((uint32_t)1U << (RxLocation & 0x1FU));
 800b530:	68bb      	ldr	r3, [r7, #8]
 800b532:	f003 021f 	and.w	r2, r3, #31
 800b536:	68fb      	ldr	r3, [r7, #12]
 800b538:	681b      	ldr	r3, [r3, #0]
 800b53a:	2101      	movs	r1, #1
 800b53c:	fa01 f202 	lsl.w	r2, r1, r2
 800b540:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c
      }
    }

    /* Return function status */
    return HAL_OK;
 800b544:	2300      	movs	r3, #0
 800b546:	e008      	b.n	800b55a <HAL_FDCAN_GetRxMessage+0x2c6>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_STARTED;
 800b548:	68fb      	ldr	r3, [r7, #12]
 800b54a:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800b54e:	f043 0208 	orr.w	r2, r3, #8
 800b552:	68fb      	ldr	r3, [r7, #12]
 800b554:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

    return HAL_ERROR;
 800b558:	2301      	movs	r3, #1
  }
}
 800b55a:	4618      	mov	r0, r3
 800b55c:	372c      	adds	r7, #44	@ 0x2c
 800b55e:	46bd      	mov	sp, r7
 800b560:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b564:	4770      	bx	lr
 800b566:	bf00      	nop
 800b568:	0801fd30 	.word	0x0801fd30

0800b56c <HAL_FDCAN_ActivateNotification>:
  *           - FDCAN_IT_TX_ABORT_COMPLETE
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_ActivateNotification(FDCAN_HandleTypeDef *hfdcan, uint32_t ActiveITs,
                                                 uint32_t BufferIndexes)
{
 800b56c:	b480      	push	{r7}
 800b56e:	b087      	sub	sp, #28
 800b570:	af00      	add	r7, sp, #0
 800b572:	60f8      	str	r0, [r7, #12]
 800b574:	60b9      	str	r1, [r7, #8]
 800b576:	607a      	str	r2, [r7, #4]
  HAL_FDCAN_StateTypeDef state = hfdcan->State;
 800b578:	68fb      	ldr	r3, [r7, #12]
 800b57a:	f893 3098 	ldrb.w	r3, [r3, #152]	@ 0x98
 800b57e:	75fb      	strb	r3, [r7, #23]

  /* Check function parameters */
  assert_param(IS_FDCAN_IT(ActiveITs));

  if ((state == HAL_FDCAN_STATE_READY) || (state == HAL_FDCAN_STATE_BUSY))
 800b580:	7dfb      	ldrb	r3, [r7, #23]
 800b582:	2b01      	cmp	r3, #1
 800b584:	d002      	beq.n	800b58c <HAL_FDCAN_ActivateNotification+0x20>
 800b586:	7dfb      	ldrb	r3, [r7, #23]
 800b588:	2b02      	cmp	r3, #2
 800b58a:	d155      	bne.n	800b638 <HAL_FDCAN_ActivateNotification+0xcc>
  {
    /* Enable Interrupt lines */
    if ((ActiveITs & hfdcan->Instance->ILS) == 0U)
 800b58c:	68fb      	ldr	r3, [r7, #12]
 800b58e:	681b      	ldr	r3, [r3, #0]
 800b590:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 800b592:	68bb      	ldr	r3, [r7, #8]
 800b594:	4013      	ands	r3, r2
 800b596:	2b00      	cmp	r3, #0
 800b598:	d108      	bne.n	800b5ac <HAL_FDCAN_ActivateNotification+0x40>
    {
      /* Enable Interrupt line 0 */
      SET_BIT(hfdcan->Instance->ILE, FDCAN_INTERRUPT_LINE0);
 800b59a:	68fb      	ldr	r3, [r7, #12]
 800b59c:	681b      	ldr	r3, [r3, #0]
 800b59e:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 800b5a0:	68fb      	ldr	r3, [r7, #12]
 800b5a2:	681b      	ldr	r3, [r3, #0]
 800b5a4:	f042 0201 	orr.w	r2, r2, #1
 800b5a8:	65da      	str	r2, [r3, #92]	@ 0x5c
 800b5aa:	e014      	b.n	800b5d6 <HAL_FDCAN_ActivateNotification+0x6a>
    }
    else if ((ActiveITs & hfdcan->Instance->ILS) == ActiveITs)
 800b5ac:	68fb      	ldr	r3, [r7, #12]
 800b5ae:	681b      	ldr	r3, [r3, #0]
 800b5b0:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 800b5b2:	68bb      	ldr	r3, [r7, #8]
 800b5b4:	4013      	ands	r3, r2
 800b5b6:	68ba      	ldr	r2, [r7, #8]
 800b5b8:	429a      	cmp	r2, r3
 800b5ba:	d108      	bne.n	800b5ce <HAL_FDCAN_ActivateNotification+0x62>
    {
      /* Enable Interrupt line 1 */
      SET_BIT(hfdcan->Instance->ILE, FDCAN_INTERRUPT_LINE1);
 800b5bc:	68fb      	ldr	r3, [r7, #12]
 800b5be:	681b      	ldr	r3, [r3, #0]
 800b5c0:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 800b5c2:	68fb      	ldr	r3, [r7, #12]
 800b5c4:	681b      	ldr	r3, [r3, #0]
 800b5c6:	f042 0202 	orr.w	r2, r2, #2
 800b5ca:	65da      	str	r2, [r3, #92]	@ 0x5c
 800b5cc:	e003      	b.n	800b5d6 <HAL_FDCAN_ActivateNotification+0x6a>
    }
    else
    {
      /* Enable Interrupt lines 0 and 1 */
      hfdcan->Instance->ILE = (FDCAN_INTERRUPT_LINE0 | FDCAN_INTERRUPT_LINE1);
 800b5ce:	68fb      	ldr	r3, [r7, #12]
 800b5d0:	681b      	ldr	r3, [r3, #0]
 800b5d2:	2203      	movs	r2, #3
 800b5d4:	65da      	str	r2, [r3, #92]	@ 0x5c
    }

    if ((ActiveITs & FDCAN_IT_TX_COMPLETE) != 0U)
 800b5d6:	68bb      	ldr	r3, [r7, #8]
 800b5d8:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800b5dc:	2b00      	cmp	r3, #0
 800b5de:	d009      	beq.n	800b5f4 <HAL_FDCAN_ActivateNotification+0x88>
    {
      /* Enable Tx Buffer Transmission Interrupt to set TC flag in IR register,
         but interrupt will only occur if TC is enabled in IE register */
      SET_BIT(hfdcan->Instance->TXBTIE, BufferIndexes);
 800b5e0:	68fb      	ldr	r3, [r7, #12]
 800b5e2:	681b      	ldr	r3, [r3, #0]
 800b5e4:	f8d3 10e0 	ldr.w	r1, [r3, #224]	@ 0xe0
 800b5e8:	68fb      	ldr	r3, [r7, #12]
 800b5ea:	681b      	ldr	r3, [r3, #0]
 800b5ec:	687a      	ldr	r2, [r7, #4]
 800b5ee:	430a      	orrs	r2, r1
 800b5f0:	f8c3 20e0 	str.w	r2, [r3, #224]	@ 0xe0
    }

    if ((ActiveITs & FDCAN_IT_TX_ABORT_COMPLETE) != 0U)
 800b5f4:	68bb      	ldr	r3, [r7, #8]
 800b5f6:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800b5fa:	2b00      	cmp	r3, #0
 800b5fc:	d009      	beq.n	800b612 <HAL_FDCAN_ActivateNotification+0xa6>
    {
      /* Enable Tx Buffer Cancellation Finished Interrupt to set TCF flag in IR register,
         but interrupt will only occur if TCF is enabled in IE register */
      SET_BIT(hfdcan->Instance->TXBCIE, BufferIndexes);
 800b5fe:	68fb      	ldr	r3, [r7, #12]
 800b600:	681b      	ldr	r3, [r3, #0]
 800b602:	f8d3 10e4 	ldr.w	r1, [r3, #228]	@ 0xe4
 800b606:	68fb      	ldr	r3, [r7, #12]
 800b608:	681b      	ldr	r3, [r3, #0]
 800b60a:	687a      	ldr	r2, [r7, #4]
 800b60c:	430a      	orrs	r2, r1
 800b60e:	f8c3 20e4 	str.w	r2, [r3, #228]	@ 0xe4
    }

    /* Enable the selected interrupts */
    __HAL_FDCAN_ENABLE_IT(hfdcan, ActiveITs);
 800b612:	68fb      	ldr	r3, [r7, #12]
 800b614:	681b      	ldr	r3, [r3, #0]
 800b616:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 800b618:	68ba      	ldr	r2, [r7, #8]
 800b61a:	4b0f      	ldr	r3, [pc, #60]	@ (800b658 <HAL_FDCAN_ActivateNotification+0xec>)
 800b61c:	4013      	ands	r3, r2
 800b61e:	68fa      	ldr	r2, [r7, #12]
 800b620:	6812      	ldr	r2, [r2, #0]
 800b622:	430b      	orrs	r3, r1
 800b624:	6553      	str	r3, [r2, #84]	@ 0x54
 800b626:	4b0d      	ldr	r3, [pc, #52]	@ (800b65c <HAL_FDCAN_ActivateNotification+0xf0>)
 800b628:	695a      	ldr	r2, [r3, #20]
 800b62a:	68bb      	ldr	r3, [r7, #8]
 800b62c:	0f9b      	lsrs	r3, r3, #30
 800b62e:	490b      	ldr	r1, [pc, #44]	@ (800b65c <HAL_FDCAN_ActivateNotification+0xf0>)
 800b630:	4313      	orrs	r3, r2
 800b632:	614b      	str	r3, [r1, #20]

    /* Return function status */
    return HAL_OK;
 800b634:	2300      	movs	r3, #0
 800b636:	e008      	b.n	800b64a <HAL_FDCAN_ActivateNotification+0xde>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_INITIALIZED;
 800b638:	68fb      	ldr	r3, [r7, #12]
 800b63a:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800b63e:	f043 0202 	orr.w	r2, r3, #2
 800b642:	68fb      	ldr	r3, [r7, #12]
 800b644:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

    return HAL_ERROR;
 800b648:	2301      	movs	r3, #1
  }
}
 800b64a:	4618      	mov	r0, r3
 800b64c:	371c      	adds	r7, #28
 800b64e:	46bd      	mov	sp, r7
 800b650:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b654:	4770      	bx	lr
 800b656:	bf00      	nop
 800b658:	3fcfffff 	.word	0x3fcfffff
 800b65c:	4000a800 	.word	0x4000a800

0800b660 <HAL_FDCAN_IRQHandler>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval HAL status
  */
void HAL_FDCAN_IRQHandler(FDCAN_HandleTypeDef *hfdcan)
{
 800b660:	b580      	push	{r7, lr}
 800b662:	b096      	sub	sp, #88	@ 0x58
 800b664:	af00      	add	r7, sp, #0
 800b666:	6078      	str	r0, [r7, #4]
  uint32_t itsourceIE;
  uint32_t itsourceTTIE;
  uint32_t itflagIR;
  uint32_t itflagTTIR;

  ClkCalibrationITs = (FDCAN_CCU->IR << 30);
 800b668:	4b9a      	ldr	r3, [pc, #616]	@ (800b8d4 <HAL_FDCAN_IRQHandler+0x274>)
 800b66a:	691b      	ldr	r3, [r3, #16]
 800b66c:	079b      	lsls	r3, r3, #30
 800b66e:	657b      	str	r3, [r7, #84]	@ 0x54
  ClkCalibrationITs &= (FDCAN_CCU->IE << 30);
 800b670:	4b98      	ldr	r3, [pc, #608]	@ (800b8d4 <HAL_FDCAN_IRQHandler+0x274>)
 800b672:	695b      	ldr	r3, [r3, #20]
 800b674:	079b      	lsls	r3, r3, #30
 800b676:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 800b678:	4013      	ands	r3, r2
 800b67a:	657b      	str	r3, [r7, #84]	@ 0x54
  TxEventFifoITs = hfdcan->Instance->IR & FDCAN_TX_EVENT_FIFO_MASK;
 800b67c:	687b      	ldr	r3, [r7, #4]
 800b67e:	681b      	ldr	r3, [r3, #0]
 800b680:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800b682:	f403 4370 	and.w	r3, r3, #61440	@ 0xf000
 800b686:	653b      	str	r3, [r7, #80]	@ 0x50
  TxEventFifoITs &= hfdcan->Instance->IE;
 800b688:	687b      	ldr	r3, [r7, #4]
 800b68a:	681b      	ldr	r3, [r3, #0]
 800b68c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800b68e:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 800b690:	4013      	ands	r3, r2
 800b692:	653b      	str	r3, [r7, #80]	@ 0x50
  RxFifo0ITs = hfdcan->Instance->IR & FDCAN_RX_FIFO0_MASK;
 800b694:	687b      	ldr	r3, [r7, #4]
 800b696:	681b      	ldr	r3, [r3, #0]
 800b698:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800b69a:	f003 030f 	and.w	r3, r3, #15
 800b69e:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RxFifo0ITs &= hfdcan->Instance->IE;
 800b6a0:	687b      	ldr	r3, [r7, #4]
 800b6a2:	681b      	ldr	r3, [r3, #0]
 800b6a4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800b6a6:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800b6a8:	4013      	ands	r3, r2
 800b6aa:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RxFifo1ITs = hfdcan->Instance->IR & FDCAN_RX_FIFO1_MASK;
 800b6ac:	687b      	ldr	r3, [r7, #4]
 800b6ae:	681b      	ldr	r3, [r3, #0]
 800b6b0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800b6b2:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800b6b6:	64bb      	str	r3, [r7, #72]	@ 0x48
  RxFifo1ITs &= hfdcan->Instance->IE;
 800b6b8:	687b      	ldr	r3, [r7, #4]
 800b6ba:	681b      	ldr	r3, [r3, #0]
 800b6bc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800b6be:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800b6c0:	4013      	ands	r3, r2
 800b6c2:	64bb      	str	r3, [r7, #72]	@ 0x48
  Errors = hfdcan->Instance->IR & FDCAN_ERROR_MASK;
 800b6c4:	687b      	ldr	r3, [r7, #4]
 800b6c6:	681b      	ldr	r3, [r3, #0]
 800b6c8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800b6ca:	f003 5371 	and.w	r3, r3, #1010827264	@ 0x3c400000
 800b6ce:	647b      	str	r3, [r7, #68]	@ 0x44
  Errors &= hfdcan->Instance->IE;
 800b6d0:	687b      	ldr	r3, [r7, #4]
 800b6d2:	681b      	ldr	r3, [r3, #0]
 800b6d4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800b6d6:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800b6d8:	4013      	ands	r3, r2
 800b6da:	647b      	str	r3, [r7, #68]	@ 0x44
  ErrorStatusITs = hfdcan->Instance->IR & FDCAN_ERROR_STATUS_MASK;
 800b6dc:	687b      	ldr	r3, [r7, #4]
 800b6de:	681b      	ldr	r3, [r3, #0]
 800b6e0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800b6e2:	f003 7360 	and.w	r3, r3, #58720256	@ 0x3800000
 800b6e6:	643b      	str	r3, [r7, #64]	@ 0x40
  ErrorStatusITs &= hfdcan->Instance->IE;
 800b6e8:	687b      	ldr	r3, [r7, #4]
 800b6ea:	681b      	ldr	r3, [r3, #0]
 800b6ec:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800b6ee:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800b6f0:	4013      	ands	r3, r2
 800b6f2:	643b      	str	r3, [r7, #64]	@ 0x40
  itsourceIE = hfdcan->Instance->IE;
 800b6f4:	687b      	ldr	r3, [r7, #4]
 800b6f6:	681b      	ldr	r3, [r3, #0]
 800b6f8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800b6fa:	63fb      	str	r3, [r7, #60]	@ 0x3c
  itflagIR = hfdcan->Instance->IR;
 800b6fc:	687b      	ldr	r3, [r7, #4]
 800b6fe:	681b      	ldr	r3, [r3, #0]
 800b700:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800b702:	63bb      	str	r3, [r7, #56]	@ 0x38

  /* High Priority Message interrupt management *******************************/
  if (FDCAN_CHECK_IT_SOURCE(itsourceIE, FDCAN_IT_RX_HIGH_PRIORITY_MSG) != RESET)
 800b704:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800b706:	0a1b      	lsrs	r3, r3, #8
 800b708:	f003 0301 	and.w	r3, r3, #1
 800b70c:	2b00      	cmp	r3, #0
 800b70e:	d010      	beq.n	800b732 <HAL_FDCAN_IRQHandler+0xd2>
  {
    if (FDCAN_CHECK_FLAG(itflagIR, FDCAN_FLAG_RX_HIGH_PRIORITY_MSG) != RESET)
 800b710:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b712:	0a1b      	lsrs	r3, r3, #8
 800b714:	f003 0301 	and.w	r3, r3, #1
 800b718:	2b00      	cmp	r3, #0
 800b71a:	d00a      	beq.n	800b732 <HAL_FDCAN_IRQHandler+0xd2>
    {
      /* Clear the High Priority Message flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_RX_HIGH_PRIORITY_MSG);
 800b71c:	687b      	ldr	r3, [r7, #4]
 800b71e:	681b      	ldr	r3, [r3, #0]
 800b720:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800b724:	651a      	str	r2, [r3, #80]	@ 0x50
 800b726:	4b6b      	ldr	r3, [pc, #428]	@ (800b8d4 <HAL_FDCAN_IRQHandler+0x274>)
 800b728:	2200      	movs	r2, #0
 800b72a:	611a      	str	r2, [r3, #16]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->HighPriorityMessageCallback(hfdcan);
#else
      /* High Priority Message Callback */
      HAL_FDCAN_HighPriorityMessageCallback(hfdcan);
 800b72c:	6878      	ldr	r0, [r7, #4]
 800b72e:	f000 fa54 	bl	800bbda <HAL_FDCAN_HighPriorityMessageCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Transmission Abort interrupt management **********************************/
  if (FDCAN_CHECK_IT_SOURCE(itsourceIE, FDCAN_IT_TX_ABORT_COMPLETE) != RESET)
 800b732:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800b734:	0a9b      	lsrs	r3, r3, #10
 800b736:	f003 0301 	and.w	r3, r3, #1
 800b73a:	2b00      	cmp	r3, #0
 800b73c:	d01d      	beq.n	800b77a <HAL_FDCAN_IRQHandler+0x11a>
  {
    if (FDCAN_CHECK_FLAG(itflagIR, FDCAN_FLAG_TX_ABORT_COMPLETE) != RESET)
 800b73e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b740:	0a9b      	lsrs	r3, r3, #10
 800b742:	f003 0301 	and.w	r3, r3, #1
 800b746:	2b00      	cmp	r3, #0
 800b748:	d017      	beq.n	800b77a <HAL_FDCAN_IRQHandler+0x11a>
    {
      /* List of aborted monitored buffers */
      AbortedBuffers = hfdcan->Instance->TXBCF;
 800b74a:	687b      	ldr	r3, [r7, #4]
 800b74c:	681b      	ldr	r3, [r3, #0]
 800b74e:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 800b752:	637b      	str	r3, [r7, #52]	@ 0x34
      AbortedBuffers &= hfdcan->Instance->TXBCIE;
 800b754:	687b      	ldr	r3, [r7, #4]
 800b756:	681b      	ldr	r3, [r3, #0]
 800b758:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 800b75c:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800b75e:	4013      	ands	r3, r2
 800b760:	637b      	str	r3, [r7, #52]	@ 0x34

      /* Clear the Transmission Cancellation flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TX_ABORT_COMPLETE);
 800b762:	687b      	ldr	r3, [r7, #4]
 800b764:	681b      	ldr	r3, [r3, #0]
 800b766:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800b76a:	651a      	str	r2, [r3, #80]	@ 0x50
 800b76c:	4b59      	ldr	r3, [pc, #356]	@ (800b8d4 <HAL_FDCAN_IRQHandler+0x274>)
 800b76e:	2200      	movs	r2, #0
 800b770:	611a      	str	r2, [r3, #16]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->TxBufferAbortCallback(hfdcan, AbortedBuffers);
#else
      /* Transmission Cancellation Callback */
      HAL_FDCAN_TxBufferAbortCallback(hfdcan, AbortedBuffers);
 800b772:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 800b774:	6878      	ldr	r0, [r7, #4]
 800b776:	f000 fa07 	bl	800bb88 <HAL_FDCAN_TxBufferAbortCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Clock calibration unit interrupts management *****************************/
  if (ClkCalibrationITs != 0U)
 800b77a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800b77c:	2b00      	cmp	r3, #0
 800b77e:	d00d      	beq.n	800b79c <HAL_FDCAN_IRQHandler+0x13c>
  {
    /* Clear the Clock Calibration flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, ClkCalibrationITs);
 800b780:	687b      	ldr	r3, [r7, #4]
 800b782:	681a      	ldr	r2, [r3, #0]
 800b784:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800b786:	4b54      	ldr	r3, [pc, #336]	@ (800b8d8 <HAL_FDCAN_IRQHandler+0x278>)
 800b788:	400b      	ands	r3, r1
 800b78a:	6513      	str	r3, [r2, #80]	@ 0x50
 800b78c:	4a51      	ldr	r2, [pc, #324]	@ (800b8d4 <HAL_FDCAN_IRQHandler+0x274>)
 800b78e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800b790:	0f9b      	lsrs	r3, r3, #30
 800b792:	6113      	str	r3, [r2, #16]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->ClockCalibrationCallback(hfdcan, ClkCalibrationITs);
#else
    /* Clock Calibration Callback */
    HAL_FDCAN_ClockCalibrationCallback(hfdcan, ClkCalibrationITs);
 800b794:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800b796:	6878      	ldr	r0, [r7, #4]
 800b798:	f000 f9c0 	bl	800bb1c <HAL_FDCAN_ClockCalibrationCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }

  /* Tx event FIFO interrupts management **************************************/
  if (TxEventFifoITs != 0U)
 800b79c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800b79e:	2b00      	cmp	r3, #0
 800b7a0:	d00d      	beq.n	800b7be <HAL_FDCAN_IRQHandler+0x15e>
  {
    /* Clear the Tx Event FIFO flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, TxEventFifoITs);
 800b7a2:	687b      	ldr	r3, [r7, #4]
 800b7a4:	681a      	ldr	r2, [r3, #0]
 800b7a6:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 800b7a8:	4b4b      	ldr	r3, [pc, #300]	@ (800b8d8 <HAL_FDCAN_IRQHandler+0x278>)
 800b7aa:	400b      	ands	r3, r1
 800b7ac:	6513      	str	r3, [r2, #80]	@ 0x50
 800b7ae:	4a49      	ldr	r2, [pc, #292]	@ (800b8d4 <HAL_FDCAN_IRQHandler+0x274>)
 800b7b0:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800b7b2:	0f9b      	lsrs	r3, r3, #30
 800b7b4:	6113      	str	r3, [r2, #16]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->TxEventFifoCallback(hfdcan, TxEventFifoITs);
#else
    /* Tx Event FIFO Callback */
    HAL_FDCAN_TxEventFifoCallback(hfdcan, TxEventFifoITs);
 800b7b6:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 800b7b8:	6878      	ldr	r0, [r7, #4]
 800b7ba:	f000 f9ba 	bl	800bb32 <HAL_FDCAN_TxEventFifoCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }

  /* Rx FIFO 0 interrupts management ******************************************/
  if (RxFifo0ITs != 0U)
 800b7be:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800b7c0:	2b00      	cmp	r3, #0
 800b7c2:	d00d      	beq.n	800b7e0 <HAL_FDCAN_IRQHandler+0x180>
  {
    /* Clear the Rx FIFO 0 flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, RxFifo0ITs);
 800b7c4:	687b      	ldr	r3, [r7, #4]
 800b7c6:	681a      	ldr	r2, [r3, #0]
 800b7c8:	6cf9      	ldr	r1, [r7, #76]	@ 0x4c
 800b7ca:	4b43      	ldr	r3, [pc, #268]	@ (800b8d8 <HAL_FDCAN_IRQHandler+0x278>)
 800b7cc:	400b      	ands	r3, r1
 800b7ce:	6513      	str	r3, [r2, #80]	@ 0x50
 800b7d0:	4a40      	ldr	r2, [pc, #256]	@ (800b8d4 <HAL_FDCAN_IRQHandler+0x274>)
 800b7d2:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800b7d4:	0f9b      	lsrs	r3, r3, #30
 800b7d6:	6113      	str	r3, [r2, #16]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->RxFifo0Callback(hfdcan, RxFifo0ITs);
#else
    /* Rx FIFO 0 Callback */
    HAL_FDCAN_RxFifo0Callback(hfdcan, RxFifo0ITs);
 800b7d8:	6cf9      	ldr	r1, [r7, #76]	@ 0x4c
 800b7da:	6878      	ldr	r0, [r7, #4]
 800b7dc:	f7f7 fa94 	bl	8002d08 <HAL_FDCAN_RxFifo0Callback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }

  /* Rx FIFO 1 interrupts management ******************************************/
  if (RxFifo1ITs != 0U)
 800b7e0:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800b7e2:	2b00      	cmp	r3, #0
 800b7e4:	d00d      	beq.n	800b802 <HAL_FDCAN_IRQHandler+0x1a2>
  {
    /* Clear the Rx FIFO 1 flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, RxFifo1ITs);
 800b7e6:	687b      	ldr	r3, [r7, #4]
 800b7e8:	681a      	ldr	r2, [r3, #0]
 800b7ea:	6cb9      	ldr	r1, [r7, #72]	@ 0x48
 800b7ec:	4b3a      	ldr	r3, [pc, #232]	@ (800b8d8 <HAL_FDCAN_IRQHandler+0x278>)
 800b7ee:	400b      	ands	r3, r1
 800b7f0:	6513      	str	r3, [r2, #80]	@ 0x50
 800b7f2:	4a38      	ldr	r2, [pc, #224]	@ (800b8d4 <HAL_FDCAN_IRQHandler+0x274>)
 800b7f4:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800b7f6:	0f9b      	lsrs	r3, r3, #30
 800b7f8:	6113      	str	r3, [r2, #16]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->RxFifo1Callback(hfdcan, RxFifo1ITs);
#else
    /* Rx FIFO 1 Callback */
    HAL_FDCAN_RxFifo1Callback(hfdcan, RxFifo1ITs);
 800b7fa:	6cb9      	ldr	r1, [r7, #72]	@ 0x48
 800b7fc:	6878      	ldr	r0, [r7, #4]
 800b7fe:	f000 f9a3 	bl	800bb48 <HAL_FDCAN_RxFifo1Callback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }

  /* Tx FIFO empty interrupt management ***************************************/
  if (FDCAN_CHECK_IT_SOURCE(itsourceIE, FDCAN_IT_TX_FIFO_EMPTY) != RESET)
 800b802:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800b804:	0adb      	lsrs	r3, r3, #11
 800b806:	f003 0301 	and.w	r3, r3, #1
 800b80a:	2b00      	cmp	r3, #0
 800b80c:	d010      	beq.n	800b830 <HAL_FDCAN_IRQHandler+0x1d0>
  {
    if (FDCAN_CHECK_FLAG(itflagIR, FDCAN_FLAG_TX_FIFO_EMPTY) != RESET)
 800b80e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b810:	0adb      	lsrs	r3, r3, #11
 800b812:	f003 0301 	and.w	r3, r3, #1
 800b816:	2b00      	cmp	r3, #0
 800b818:	d00a      	beq.n	800b830 <HAL_FDCAN_IRQHandler+0x1d0>
    {
      /* Clear the Tx FIFO empty flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TX_FIFO_EMPTY);
 800b81a:	687b      	ldr	r3, [r7, #4]
 800b81c:	681b      	ldr	r3, [r3, #0]
 800b81e:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800b822:	651a      	str	r2, [r3, #80]	@ 0x50
 800b824:	4b2b      	ldr	r3, [pc, #172]	@ (800b8d4 <HAL_FDCAN_IRQHandler+0x274>)
 800b826:	2200      	movs	r2, #0
 800b828:	611a      	str	r2, [r3, #16]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->TxFifoEmptyCallback(hfdcan);
#else
      /* Tx FIFO empty Callback */
      HAL_FDCAN_TxFifoEmptyCallback(hfdcan);
 800b82a:	6878      	ldr	r0, [r7, #4]
 800b82c:	f000 f997 	bl	800bb5e <HAL_FDCAN_TxFifoEmptyCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Transmission Complete interrupt management *******************************/
  if (FDCAN_CHECK_IT_SOURCE(itsourceIE, FDCAN_IT_TX_COMPLETE) != RESET)
 800b830:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800b832:	0a5b      	lsrs	r3, r3, #9
 800b834:	f003 0301 	and.w	r3, r3, #1
 800b838:	2b00      	cmp	r3, #0
 800b83a:	d01d      	beq.n	800b878 <HAL_FDCAN_IRQHandler+0x218>
  {
    if (FDCAN_CHECK_FLAG(itflagIR, FDCAN_FLAG_TX_COMPLETE) != RESET)
 800b83c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b83e:	0a5b      	lsrs	r3, r3, #9
 800b840:	f003 0301 	and.w	r3, r3, #1
 800b844:	2b00      	cmp	r3, #0
 800b846:	d017      	beq.n	800b878 <HAL_FDCAN_IRQHandler+0x218>
    {
      /* List of transmitted monitored buffers */
      TransmittedBuffers = hfdcan->Instance->TXBTO;
 800b848:	687b      	ldr	r3, [r7, #4]
 800b84a:	681b      	ldr	r3, [r3, #0]
 800b84c:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 800b850:	633b      	str	r3, [r7, #48]	@ 0x30
      TransmittedBuffers &= hfdcan->Instance->TXBTIE;
 800b852:	687b      	ldr	r3, [r7, #4]
 800b854:	681b      	ldr	r3, [r3, #0]
 800b856:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800b85a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800b85c:	4013      	ands	r3, r2
 800b85e:	633b      	str	r3, [r7, #48]	@ 0x30

      /* Clear the Transmission Complete flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TX_COMPLETE);
 800b860:	687b      	ldr	r3, [r7, #4]
 800b862:	681b      	ldr	r3, [r3, #0]
 800b864:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800b868:	651a      	str	r2, [r3, #80]	@ 0x50
 800b86a:	4b1a      	ldr	r3, [pc, #104]	@ (800b8d4 <HAL_FDCAN_IRQHandler+0x274>)
 800b86c:	2200      	movs	r2, #0
 800b86e:	611a      	str	r2, [r3, #16]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->TxBufferCompleteCallback(hfdcan, TransmittedBuffers);
#else
      /* Transmission Complete Callback */
      HAL_FDCAN_TxBufferCompleteCallback(hfdcan, TransmittedBuffers);
 800b870:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 800b872:	6878      	ldr	r0, [r7, #4]
 800b874:	f000 f97d 	bl	800bb72 <HAL_FDCAN_TxBufferCompleteCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Rx Buffer New Message interrupt management *******************************/
  if (FDCAN_CHECK_IT_SOURCE(itsourceIE, FDCAN_IT_RX_BUFFER_NEW_MESSAGE) != RESET)
 800b878:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800b87a:	0cdb      	lsrs	r3, r3, #19
 800b87c:	f003 0301 	and.w	r3, r3, #1
 800b880:	2b00      	cmp	r3, #0
 800b882:	d010      	beq.n	800b8a6 <HAL_FDCAN_IRQHandler+0x246>
  {
    if (FDCAN_CHECK_FLAG(itflagIR, FDCAN_FLAG_RX_BUFFER_NEW_MESSAGE) != RESET)
 800b884:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b886:	0cdb      	lsrs	r3, r3, #19
 800b888:	f003 0301 	and.w	r3, r3, #1
 800b88c:	2b00      	cmp	r3, #0
 800b88e:	d00a      	beq.n	800b8a6 <HAL_FDCAN_IRQHandler+0x246>
    {
      /* Clear the Rx Buffer New Message flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_RX_BUFFER_NEW_MESSAGE);
 800b890:	687b      	ldr	r3, [r7, #4]
 800b892:	681b      	ldr	r3, [r3, #0]
 800b894:	f44f 2200 	mov.w	r2, #524288	@ 0x80000
 800b898:	651a      	str	r2, [r3, #80]	@ 0x50
 800b89a:	4b0e      	ldr	r3, [pc, #56]	@ (800b8d4 <HAL_FDCAN_IRQHandler+0x274>)
 800b89c:	2200      	movs	r2, #0
 800b89e:	611a      	str	r2, [r3, #16]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->RxBufferNewMessageCallback(hfdcan);
#else
      /* Rx Buffer New Message Callback */
      HAL_FDCAN_RxBufferNewMessageCallback(hfdcan);
 800b8a0:	6878      	ldr	r0, [r7, #4]
 800b8a2:	f000 f97c 	bl	800bb9e <HAL_FDCAN_RxBufferNewMessageCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Timestamp Wraparound interrupt management ********************************/
  if (FDCAN_CHECK_IT_SOURCE(itsourceIE, FDCAN_IT_TIMESTAMP_WRAPAROUND) != RESET)
 800b8a6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800b8a8:	0c1b      	lsrs	r3, r3, #16
 800b8aa:	f003 0301 	and.w	r3, r3, #1
 800b8ae:	2b00      	cmp	r3, #0
 800b8b0:	d016      	beq.n	800b8e0 <HAL_FDCAN_IRQHandler+0x280>
  {
    if (FDCAN_CHECK_FLAG(itflagIR, FDCAN_FLAG_TIMESTAMP_WRAPAROUND) != RESET)
 800b8b2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b8b4:	0c1b      	lsrs	r3, r3, #16
 800b8b6:	f003 0301 	and.w	r3, r3, #1
 800b8ba:	2b00      	cmp	r3, #0
 800b8bc:	d010      	beq.n	800b8e0 <HAL_FDCAN_IRQHandler+0x280>
    {
      /* Clear the Timestamp Wraparound flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TIMESTAMP_WRAPAROUND);
 800b8be:	687b      	ldr	r3, [r7, #4]
 800b8c0:	681b      	ldr	r3, [r3, #0]
 800b8c2:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 800b8c6:	651a      	str	r2, [r3, #80]	@ 0x50
 800b8c8:	4b02      	ldr	r3, [pc, #8]	@ (800b8d4 <HAL_FDCAN_IRQHandler+0x274>)
 800b8ca:	2200      	movs	r2, #0
 800b8cc:	611a      	str	r2, [r3, #16]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->TimestampWraparoundCallback(hfdcan);
#else
      /* Timestamp Wraparound Callback */
      HAL_FDCAN_TimestampWraparoundCallback(hfdcan);
 800b8ce:	6878      	ldr	r0, [r7, #4]
 800b8d0:	e004      	b.n	800b8dc <HAL_FDCAN_IRQHandler+0x27c>
 800b8d2:	bf00      	nop
 800b8d4:	4000a800 	.word	0x4000a800
 800b8d8:	3fcfffff 	.word	0x3fcfffff
 800b8dc:	f000 f969 	bl	800bbb2 <HAL_FDCAN_TimestampWraparoundCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Timeout Occurred interrupt management ************************************/
  if (FDCAN_CHECK_IT_SOURCE(itsourceIE, FDCAN_IT_TIMEOUT_OCCURRED) != RESET)
 800b8e0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800b8e2:	0c9b      	lsrs	r3, r3, #18
 800b8e4:	f003 0301 	and.w	r3, r3, #1
 800b8e8:	2b00      	cmp	r3, #0
 800b8ea:	d010      	beq.n	800b90e <HAL_FDCAN_IRQHandler+0x2ae>
  {
    if (FDCAN_CHECK_FLAG(itflagIR, FDCAN_FLAG_TIMEOUT_OCCURRED) != RESET)
 800b8ec:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b8ee:	0c9b      	lsrs	r3, r3, #18
 800b8f0:	f003 0301 	and.w	r3, r3, #1
 800b8f4:	2b00      	cmp	r3, #0
 800b8f6:	d00a      	beq.n	800b90e <HAL_FDCAN_IRQHandler+0x2ae>
    {
      /* Clear the Timeout Occurred flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TIMEOUT_OCCURRED);
 800b8f8:	687b      	ldr	r3, [r7, #4]
 800b8fa:	681b      	ldr	r3, [r3, #0]
 800b8fc:	f44f 2280 	mov.w	r2, #262144	@ 0x40000
 800b900:	651a      	str	r2, [r3, #80]	@ 0x50
 800b902:	4b83      	ldr	r3, [pc, #524]	@ (800bb10 <HAL_FDCAN_IRQHandler+0x4b0>)
 800b904:	2200      	movs	r2, #0
 800b906:	611a      	str	r2, [r3, #16]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->TimeoutOccurredCallback(hfdcan);
#else
      /* Timeout Occurred Callback */
      HAL_FDCAN_TimeoutOccurredCallback(hfdcan);
 800b908:	6878      	ldr	r0, [r7, #4]
 800b90a:	f000 f95c 	bl	800bbc6 <HAL_FDCAN_TimeoutOccurredCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Message RAM access failure interrupt management **************************/
  if (FDCAN_CHECK_IT_SOURCE(itsourceIE, FDCAN_IT_RAM_ACCESS_FAILURE) != RESET)
 800b90e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800b910:	0c5b      	lsrs	r3, r3, #17
 800b912:	f003 0301 	and.w	r3, r3, #1
 800b916:	2b00      	cmp	r3, #0
 800b918:	d015      	beq.n	800b946 <HAL_FDCAN_IRQHandler+0x2e6>
  {
    if (FDCAN_CHECK_FLAG(itflagIR, FDCAN_FLAG_RAM_ACCESS_FAILURE) != RESET)
 800b91a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b91c:	0c5b      	lsrs	r3, r3, #17
 800b91e:	f003 0301 	and.w	r3, r3, #1
 800b922:	2b00      	cmp	r3, #0
 800b924:	d00f      	beq.n	800b946 <HAL_FDCAN_IRQHandler+0x2e6>
    {
      /* Clear the Message RAM access failure flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_RAM_ACCESS_FAILURE);
 800b926:	687b      	ldr	r3, [r7, #4]
 800b928:	681b      	ldr	r3, [r3, #0]
 800b92a:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 800b92e:	651a      	str	r2, [r3, #80]	@ 0x50
 800b930:	4b77      	ldr	r3, [pc, #476]	@ (800bb10 <HAL_FDCAN_IRQHandler+0x4b0>)
 800b932:	2200      	movs	r2, #0
 800b934:	611a      	str	r2, [r3, #16]

      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_RAM_ACCESS;
 800b936:	687b      	ldr	r3, [r7, #4]
 800b938:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800b93c:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 800b940:	687b      	ldr	r3, [r7, #4]
 800b942:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c
    }
  }

  /* Error Status interrupts management ***************************************/
  if (ErrorStatusITs != 0U)
 800b946:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800b948:	2b00      	cmp	r3, #0
 800b94a:	d00d      	beq.n	800b968 <HAL_FDCAN_IRQHandler+0x308>
  {
    /* Clear the Error flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, ErrorStatusITs);
 800b94c:	687b      	ldr	r3, [r7, #4]
 800b94e:	681a      	ldr	r2, [r3, #0]
 800b950:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800b952:	4b70      	ldr	r3, [pc, #448]	@ (800bb14 <HAL_FDCAN_IRQHandler+0x4b4>)
 800b954:	400b      	ands	r3, r1
 800b956:	6513      	str	r3, [r2, #80]	@ 0x50
 800b958:	4a6d      	ldr	r2, [pc, #436]	@ (800bb10 <HAL_FDCAN_IRQHandler+0x4b0>)
 800b95a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800b95c:	0f9b      	lsrs	r3, r3, #30
 800b95e:	6113      	str	r3, [r2, #16]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->ErrorStatusCallback(hfdcan, ErrorStatusITs);
#else
    /* Error Status Callback */
    HAL_FDCAN_ErrorStatusCallback(hfdcan, ErrorStatusITs);
 800b960:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800b962:	6878      	ldr	r0, [r7, #4]
 800b964:	f000 f94d 	bl	800bc02 <HAL_FDCAN_ErrorStatusCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }

  /* Error interrupts management **********************************************/
  if (Errors != 0U)
 800b968:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800b96a:	2b00      	cmp	r3, #0
 800b96c:	d011      	beq.n	800b992 <HAL_FDCAN_IRQHandler+0x332>
  {
    /* Clear the Error flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, Errors);
 800b96e:	687b      	ldr	r3, [r7, #4]
 800b970:	681a      	ldr	r2, [r3, #0]
 800b972:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 800b974:	4b67      	ldr	r3, [pc, #412]	@ (800bb14 <HAL_FDCAN_IRQHandler+0x4b4>)
 800b976:	400b      	ands	r3, r1
 800b978:	6513      	str	r3, [r2, #80]	@ 0x50
 800b97a:	4a65      	ldr	r2, [pc, #404]	@ (800bb10 <HAL_FDCAN_IRQHandler+0x4b0>)
 800b97c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800b97e:	0f9b      	lsrs	r3, r3, #30
 800b980:	6113      	str	r3, [r2, #16]

    /* Update error code */
    hfdcan->ErrorCode |= Errors;
 800b982:	687b      	ldr	r3, [r7, #4]
 800b984:	f8d3 209c 	ldr.w	r2, [r3, #156]	@ 0x9c
 800b988:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800b98a:	431a      	orrs	r2, r3
 800b98c:	687b      	ldr	r3, [r7, #4]
 800b98e:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c
  }

  if (hfdcan->Instance == FDCAN1)
 800b992:	687b      	ldr	r3, [r7, #4]
 800b994:	681b      	ldr	r3, [r3, #0]
 800b996:	4a60      	ldr	r2, [pc, #384]	@ (800bb18 <HAL_FDCAN_IRQHandler+0x4b8>)
 800b998:	4293      	cmp	r3, r2
 800b99a:	f040 80ac 	bne.w	800baf6 <HAL_FDCAN_IRQHandler+0x496>
  {
    if ((hfdcan->ttcan->TTOCF & FDCAN_TTOCF_OM) != 0U)
 800b99e:	687b      	ldr	r3, [r7, #4]
 800b9a0:	685b      	ldr	r3, [r3, #4]
 800b9a2:	689b      	ldr	r3, [r3, #8]
 800b9a4:	f003 0303 	and.w	r3, r3, #3
 800b9a8:	2b00      	cmp	r3, #0
 800b9aa:	f000 80a4 	beq.w	800baf6 <HAL_FDCAN_IRQHandler+0x496>
    {
      TTSchedSyncITs = hfdcan->ttcan->TTIR & FDCAN_TT_SCHEDULE_SYNC_MASK;
 800b9ae:	687b      	ldr	r3, [r7, #4]
 800b9b0:	685b      	ldr	r3, [r3, #4]
 800b9b2:	6a1b      	ldr	r3, [r3, #32]
 800b9b4:	f003 030f 	and.w	r3, r3, #15
 800b9b8:	62fb      	str	r3, [r7, #44]	@ 0x2c
      TTSchedSyncITs &= hfdcan->ttcan->TTIE;
 800b9ba:	687b      	ldr	r3, [r7, #4]
 800b9bc:	685b      	ldr	r3, [r3, #4]
 800b9be:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b9c0:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800b9c2:	4013      	ands	r3, r2
 800b9c4:	62fb      	str	r3, [r7, #44]	@ 0x2c
      TTTimeMarkITs = hfdcan->ttcan->TTIR & FDCAN_TT_TIME_MARK_MASK;
 800b9c6:	687b      	ldr	r3, [r7, #4]
 800b9c8:	685b      	ldr	r3, [r3, #4]
 800b9ca:	6a1b      	ldr	r3, [r3, #32]
 800b9cc:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 800b9d0:	62bb      	str	r3, [r7, #40]	@ 0x28
      TTTimeMarkITs &= hfdcan->ttcan->TTIE;
 800b9d2:	687b      	ldr	r3, [r7, #4]
 800b9d4:	685b      	ldr	r3, [r3, #4]
 800b9d6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b9d8:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800b9da:	4013      	ands	r3, r2
 800b9dc:	62bb      	str	r3, [r7, #40]	@ 0x28
      TTGlobTimeITs = hfdcan->ttcan->TTIR & FDCAN_TT_GLOBAL_TIME_MASK;
 800b9de:	687b      	ldr	r3, [r7, #4]
 800b9e0:	685b      	ldr	r3, [r3, #4]
 800b9e2:	6a1b      	ldr	r3, [r3, #32]
 800b9e4:	f403 73c0 	and.w	r3, r3, #384	@ 0x180
 800b9e8:	627b      	str	r3, [r7, #36]	@ 0x24
      TTGlobTimeITs &= hfdcan->ttcan->TTIE;
 800b9ea:	687b      	ldr	r3, [r7, #4]
 800b9ec:	685b      	ldr	r3, [r3, #4]
 800b9ee:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b9f0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800b9f2:	4013      	ands	r3, r2
 800b9f4:	627b      	str	r3, [r7, #36]	@ 0x24
      TTDistErrors = hfdcan->ttcan->TTIR & FDCAN_TT_DISTURBING_ERROR_MASK;
 800b9f6:	687b      	ldr	r3, [r7, #4]
 800b9f8:	685b      	ldr	r3, [r3, #4]
 800b9fa:	6a1b      	ldr	r3, [r3, #32]
 800b9fc:	f403 43fc 	and.w	r3, r3, #32256	@ 0x7e00
 800ba00:	623b      	str	r3, [r7, #32]
      TTDistErrors &= hfdcan->ttcan->TTIE;
 800ba02:	687b      	ldr	r3, [r7, #4]
 800ba04:	685b      	ldr	r3, [r3, #4]
 800ba06:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800ba08:	6a3a      	ldr	r2, [r7, #32]
 800ba0a:	4013      	ands	r3, r2
 800ba0c:	623b      	str	r3, [r7, #32]
      TTFatalErrors = hfdcan->ttcan->TTIR & FDCAN_TT_FATAL_ERROR_MASK;
 800ba0e:	687b      	ldr	r3, [r7, #4]
 800ba10:	685b      	ldr	r3, [r3, #4]
 800ba12:	6a1b      	ldr	r3, [r3, #32]
 800ba14:	f403 23f0 	and.w	r3, r3, #491520	@ 0x78000
 800ba18:	61fb      	str	r3, [r7, #28]
      TTFatalErrors &= hfdcan->ttcan->TTIE;
 800ba1a:	687b      	ldr	r3, [r7, #4]
 800ba1c:	685b      	ldr	r3, [r3, #4]
 800ba1e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800ba20:	69fa      	ldr	r2, [r7, #28]
 800ba22:	4013      	ands	r3, r2
 800ba24:	61fb      	str	r3, [r7, #28]
      itsourceTTIE = hfdcan->ttcan->TTIE;
 800ba26:	687b      	ldr	r3, [r7, #4]
 800ba28:	685b      	ldr	r3, [r3, #4]
 800ba2a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800ba2c:	61bb      	str	r3, [r7, #24]
      itflagTTIR = hfdcan->ttcan->TTIR;
 800ba2e:	687b      	ldr	r3, [r7, #4]
 800ba30:	685b      	ldr	r3, [r3, #4]
 800ba32:	6a1b      	ldr	r3, [r3, #32]
 800ba34:	617b      	str	r3, [r7, #20]

      /* TT Schedule Synchronization interrupts management **********************/
      if (TTSchedSyncITs != 0U)
 800ba36:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ba38:	2b00      	cmp	r3, #0
 800ba3a:	d007      	beq.n	800ba4c <HAL_FDCAN_IRQHandler+0x3ec>
      {
        /* Clear the TT Schedule Synchronization flags */
        __HAL_FDCAN_TT_CLEAR_FLAG(hfdcan, TTSchedSyncITs);
 800ba3c:	687b      	ldr	r3, [r7, #4]
 800ba3e:	685b      	ldr	r3, [r3, #4]
 800ba40:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800ba42:	621a      	str	r2, [r3, #32]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hfdcan->TT_ScheduleSyncCallback(hfdcan, TTSchedSyncITs);
#else
        /* TT Schedule Synchronization Callback */
        HAL_FDCAN_TT_ScheduleSyncCallback(hfdcan, TTSchedSyncITs);
 800ba44:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800ba46:	6878      	ldr	r0, [r7, #4]
 800ba48:	f000 f8e6 	bl	800bc18 <HAL_FDCAN_TT_ScheduleSyncCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
      }

      /* TT Time Mark interrupts management *************************************/
      if (TTTimeMarkITs != 0U)
 800ba4c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ba4e:	2b00      	cmp	r3, #0
 800ba50:	d007      	beq.n	800ba62 <HAL_FDCAN_IRQHandler+0x402>
      {
        /* Clear the TT Time Mark flags */
        __HAL_FDCAN_TT_CLEAR_FLAG(hfdcan, TTTimeMarkITs);
 800ba52:	687b      	ldr	r3, [r7, #4]
 800ba54:	685b      	ldr	r3, [r3, #4]
 800ba56:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800ba58:	621a      	str	r2, [r3, #32]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hfdcan->TT_TimeMarkCallback(hfdcan, TTTimeMarkITs);
#else
        /* TT Time Mark Callback */
        HAL_FDCAN_TT_TimeMarkCallback(hfdcan, TTTimeMarkITs);
 800ba5a:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800ba5c:	6878      	ldr	r0, [r7, #4]
 800ba5e:	f000 f8e6 	bl	800bc2e <HAL_FDCAN_TT_TimeMarkCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
      }

      /* TT Stop Watch interrupt management *************************************/
      if (FDCAN_CHECK_IT_SOURCE(itsourceTTIE, FDCAN_TT_IT_STOP_WATCH) != RESET)
 800ba62:	69bb      	ldr	r3, [r7, #24]
 800ba64:	099b      	lsrs	r3, r3, #6
 800ba66:	f003 0301 	and.w	r3, r3, #1
 800ba6a:	2b00      	cmp	r3, #0
 800ba6c:	d01a      	beq.n	800baa4 <HAL_FDCAN_IRQHandler+0x444>
      {
        if (FDCAN_CHECK_FLAG(itflagTTIR, FDCAN_TT_FLAG_STOP_WATCH) != RESET)
 800ba6e:	697b      	ldr	r3, [r7, #20]
 800ba70:	099b      	lsrs	r3, r3, #6
 800ba72:	f003 0301 	and.w	r3, r3, #1
 800ba76:	2b00      	cmp	r3, #0
 800ba78:	d014      	beq.n	800baa4 <HAL_FDCAN_IRQHandler+0x444>
        {
          /* Retrieve Stop watch Time and Cycle count */
          SWTime = ((hfdcan->ttcan->TTCPT & FDCAN_TTCPT_SWV) >> FDCAN_TTCPT_SWV_Pos);
 800ba7a:	687b      	ldr	r3, [r7, #4]
 800ba7c:	685b      	ldr	r3, [r3, #4]
 800ba7e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800ba80:	0c1b      	lsrs	r3, r3, #16
 800ba82:	b29b      	uxth	r3, r3
 800ba84:	613b      	str	r3, [r7, #16]
          SWCycleCount = ((hfdcan->ttcan->TTCPT & FDCAN_TTCPT_CCV) >> FDCAN_TTCPT_CCV_Pos);
 800ba86:	687b      	ldr	r3, [r7, #4]
 800ba88:	685b      	ldr	r3, [r3, #4]
 800ba8a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800ba8c:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800ba90:	60fb      	str	r3, [r7, #12]

          /* Clear the TT Stop Watch flag */
          __HAL_FDCAN_TT_CLEAR_FLAG(hfdcan, FDCAN_TT_FLAG_STOP_WATCH);
 800ba92:	687b      	ldr	r3, [r7, #4]
 800ba94:	685b      	ldr	r3, [r3, #4]
 800ba96:	2240      	movs	r2, #64	@ 0x40
 800ba98:	621a      	str	r2, [r3, #32]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hfdcan->TT_StopWatchCallback(hfdcan, SWTime, SWCycleCount);
#else
          /* TT Stop Watch Callback */
          HAL_FDCAN_TT_StopWatchCallback(hfdcan, SWTime, SWCycleCount);
 800ba9a:	68fa      	ldr	r2, [r7, #12]
 800ba9c:	6939      	ldr	r1, [r7, #16]
 800ba9e:	6878      	ldr	r0, [r7, #4]
 800baa0:	f000 f8d0 	bl	800bc44 <HAL_FDCAN_TT_StopWatchCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
        }
      }

      /* TT Global Time interrupts management ***********************************/
      if (TTGlobTimeITs != 0U)
 800baa4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800baa6:	2b00      	cmp	r3, #0
 800baa8:	d007      	beq.n	800baba <HAL_FDCAN_IRQHandler+0x45a>
      {
        /* Clear the TT Global Time flags */
        __HAL_FDCAN_TT_CLEAR_FLAG(hfdcan, TTGlobTimeITs);
 800baaa:	687b      	ldr	r3, [r7, #4]
 800baac:	685b      	ldr	r3, [r3, #4]
 800baae:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800bab0:	621a      	str	r2, [r3, #32]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hfdcan->TT_GlobalTimeCallback(hfdcan, TTGlobTimeITs);
#else
        /* TT Global Time Callback */
        HAL_FDCAN_TT_GlobalTimeCallback(hfdcan, TTGlobTimeITs);
 800bab2:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800bab4:	6878      	ldr	r0, [r7, #4]
 800bab6:	f000 f8d1 	bl	800bc5c <HAL_FDCAN_TT_GlobalTimeCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
      }

      /* TT Disturbing Error interrupts management ******************************/
      if (TTDistErrors != 0U)
 800baba:	6a3b      	ldr	r3, [r7, #32]
 800babc:	2b00      	cmp	r3, #0
 800babe:	d00b      	beq.n	800bad8 <HAL_FDCAN_IRQHandler+0x478>
      {
        /* Clear the TT Disturbing Error flags */
        __HAL_FDCAN_TT_CLEAR_FLAG(hfdcan, TTDistErrors);
 800bac0:	687b      	ldr	r3, [r7, #4]
 800bac2:	685b      	ldr	r3, [r3, #4]
 800bac4:	6a3a      	ldr	r2, [r7, #32]
 800bac6:	621a      	str	r2, [r3, #32]

        /* Update error code */
        hfdcan->ErrorCode |= TTDistErrors;
 800bac8:	687b      	ldr	r3, [r7, #4]
 800baca:	f8d3 209c 	ldr.w	r2, [r3, #156]	@ 0x9c
 800bace:	6a3b      	ldr	r3, [r7, #32]
 800bad0:	431a      	orrs	r2, r3
 800bad2:	687b      	ldr	r3, [r7, #4]
 800bad4:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c
      }

      /* TT Fatal Error interrupts management ***********************************/
      if (TTFatalErrors != 0U)
 800bad8:	69fb      	ldr	r3, [r7, #28]
 800bada:	2b00      	cmp	r3, #0
 800badc:	d00b      	beq.n	800baf6 <HAL_FDCAN_IRQHandler+0x496>
      {
        /* Clear the TT Fatal Error flags */
        __HAL_FDCAN_TT_CLEAR_FLAG(hfdcan, TTFatalErrors);
 800bade:	687b      	ldr	r3, [r7, #4]
 800bae0:	685b      	ldr	r3, [r3, #4]
 800bae2:	69fa      	ldr	r2, [r7, #28]
 800bae4:	621a      	str	r2, [r3, #32]

        /* Update error code */
        hfdcan->ErrorCode |= TTFatalErrors;
 800bae6:	687b      	ldr	r3, [r7, #4]
 800bae8:	f8d3 209c 	ldr.w	r2, [r3, #156]	@ 0x9c
 800baec:	69fb      	ldr	r3, [r7, #28]
 800baee:	431a      	orrs	r2, r3
 800baf0:	687b      	ldr	r3, [r7, #4]
 800baf2:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c
      }
    }
  }

  if (hfdcan->ErrorCode != HAL_FDCAN_ERROR_NONE)
 800baf6:	687b      	ldr	r3, [r7, #4]
 800baf8:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800bafc:	2b00      	cmp	r3, #0
 800bafe:	d002      	beq.n	800bb06 <HAL_FDCAN_IRQHandler+0x4a6>
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->ErrorCallback(hfdcan);
#else
    /* Error Callback */
    HAL_FDCAN_ErrorCallback(hfdcan);
 800bb00:	6878      	ldr	r0, [r7, #4]
 800bb02:	f000 f874 	bl	800bbee <HAL_FDCAN_ErrorCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }
}
 800bb06:	bf00      	nop
 800bb08:	3758      	adds	r7, #88	@ 0x58
 800bb0a:	46bd      	mov	sp, r7
 800bb0c:	bd80      	pop	{r7, pc}
 800bb0e:	bf00      	nop
 800bb10:	4000a800 	.word	0x4000a800
 800bb14:	3fcfffff 	.word	0x3fcfffff
 800bb18:	4000a000 	.word	0x4000a000

0800bb1c <HAL_FDCAN_ClockCalibrationCallback>:
  * @param  ClkCalibrationITs indicates which Clock Calibration interrupts are signaled.
  *         This parameter can be any combination of @arg FDCAN_Clock_Calibration_Interrupts.
  * @retval None
  */
__weak void HAL_FDCAN_ClockCalibrationCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t ClkCalibrationITs)
{
 800bb1c:	b480      	push	{r7}
 800bb1e:	b083      	sub	sp, #12
 800bb20:	af00      	add	r7, sp, #0
 800bb22:	6078      	str	r0, [r7, #4]
 800bb24:	6039      	str	r1, [r7, #0]
  UNUSED(ClkCalibrationITs);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_ClockCalibrationCallback could be implemented in the user file
   */
}
 800bb26:	bf00      	nop
 800bb28:	370c      	adds	r7, #12
 800bb2a:	46bd      	mov	sp, r7
 800bb2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bb30:	4770      	bx	lr

0800bb32 <HAL_FDCAN_TxEventFifoCallback>:
  * @param  TxEventFifoITs indicates which Tx Event FIFO interrupts are signaled.
  *         This parameter can be any combination of @arg FDCAN_Tx_Event_Fifo_Interrupts.
  * @retval None
  */
__weak void HAL_FDCAN_TxEventFifoCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t TxEventFifoITs)
{
 800bb32:	b480      	push	{r7}
 800bb34:	b083      	sub	sp, #12
 800bb36:	af00      	add	r7, sp, #0
 800bb38:	6078      	str	r0, [r7, #4]
 800bb3a:	6039      	str	r1, [r7, #0]
  UNUSED(TxEventFifoITs);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TxEventFifoCallback could be implemented in the user file
   */
}
 800bb3c:	bf00      	nop
 800bb3e:	370c      	adds	r7, #12
 800bb40:	46bd      	mov	sp, r7
 800bb42:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bb46:	4770      	bx	lr

0800bb48 <HAL_FDCAN_RxFifo1Callback>:
  * @param  RxFifo1ITs indicates which Rx FIFO 1 interrupts are signaled.
  *         This parameter can be any combination of @arg FDCAN_Rx_Fifo1_Interrupts.
  * @retval None
  */
__weak void HAL_FDCAN_RxFifo1Callback(FDCAN_HandleTypeDef *hfdcan, uint32_t RxFifo1ITs)
{
 800bb48:	b480      	push	{r7}
 800bb4a:	b083      	sub	sp, #12
 800bb4c:	af00      	add	r7, sp, #0
 800bb4e:	6078      	str	r0, [r7, #4]
 800bb50:	6039      	str	r1, [r7, #0]
  UNUSED(RxFifo1ITs);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_RxFifo1Callback could be implemented in the user file
   */
}
 800bb52:	bf00      	nop
 800bb54:	370c      	adds	r7, #12
 800bb56:	46bd      	mov	sp, r7
 800bb58:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bb5c:	4770      	bx	lr

0800bb5e <HAL_FDCAN_TxFifoEmptyCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_TxFifoEmptyCallback(FDCAN_HandleTypeDef *hfdcan)
{
 800bb5e:	b480      	push	{r7}
 800bb60:	b083      	sub	sp, #12
 800bb62:	af00      	add	r7, sp, #0
 800bb64:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TxFifoEmptyCallback could be implemented in the user file
   */
}
 800bb66:	bf00      	nop
 800bb68:	370c      	adds	r7, #12
 800bb6a:	46bd      	mov	sp, r7
 800bb6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bb70:	4770      	bx	lr

0800bb72 <HAL_FDCAN_TxBufferCompleteCallback>:
  * @param  BufferIndexes Indexes of the transmitted buffers.
  *         This parameter can be any combination of @arg FDCAN_Tx_location.
  * @retval None
  */
__weak void HAL_FDCAN_TxBufferCompleteCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t BufferIndexes)
{
 800bb72:	b480      	push	{r7}
 800bb74:	b083      	sub	sp, #12
 800bb76:	af00      	add	r7, sp, #0
 800bb78:	6078      	str	r0, [r7, #4]
 800bb7a:	6039      	str	r1, [r7, #0]
  UNUSED(BufferIndexes);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TxBufferCompleteCallback could be implemented in the user file
   */
}
 800bb7c:	bf00      	nop
 800bb7e:	370c      	adds	r7, #12
 800bb80:	46bd      	mov	sp, r7
 800bb82:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bb86:	4770      	bx	lr

0800bb88 <HAL_FDCAN_TxBufferAbortCallback>:
  * @param  BufferIndexes Indexes of the aborted buffers.
  *         This parameter can be any combination of @arg FDCAN_Tx_location.
  * @retval None
  */
__weak void HAL_FDCAN_TxBufferAbortCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t BufferIndexes)
{
 800bb88:	b480      	push	{r7}
 800bb8a:	b083      	sub	sp, #12
 800bb8c:	af00      	add	r7, sp, #0
 800bb8e:	6078      	str	r0, [r7, #4]
 800bb90:	6039      	str	r1, [r7, #0]
  UNUSED(BufferIndexes);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TxBufferAbortCallback could be implemented in the user file
   */
}
 800bb92:	bf00      	nop
 800bb94:	370c      	adds	r7, #12
 800bb96:	46bd      	mov	sp, r7
 800bb98:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bb9c:	4770      	bx	lr

0800bb9e <HAL_FDCAN_RxBufferNewMessageCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_RxBufferNewMessageCallback(FDCAN_HandleTypeDef *hfdcan)
{
 800bb9e:	b480      	push	{r7}
 800bba0:	b083      	sub	sp, #12
 800bba2:	af00      	add	r7, sp, #0
 800bba4:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_RxBufferNewMessageCallback could be implemented in the user file
   */
}
 800bba6:	bf00      	nop
 800bba8:	370c      	adds	r7, #12
 800bbaa:	46bd      	mov	sp, r7
 800bbac:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bbb0:	4770      	bx	lr

0800bbb2 <HAL_FDCAN_TimestampWraparoundCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_TimestampWraparoundCallback(FDCAN_HandleTypeDef *hfdcan)
{
 800bbb2:	b480      	push	{r7}
 800bbb4:	b083      	sub	sp, #12
 800bbb6:	af00      	add	r7, sp, #0
 800bbb8:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TimestampWraparoundCallback could be implemented in the user file
   */
}
 800bbba:	bf00      	nop
 800bbbc:	370c      	adds	r7, #12
 800bbbe:	46bd      	mov	sp, r7
 800bbc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bbc4:	4770      	bx	lr

0800bbc6 <HAL_FDCAN_TimeoutOccurredCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_TimeoutOccurredCallback(FDCAN_HandleTypeDef *hfdcan)
{
 800bbc6:	b480      	push	{r7}
 800bbc8:	b083      	sub	sp, #12
 800bbca:	af00      	add	r7, sp, #0
 800bbcc:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TimeoutOccurredCallback could be implemented in the user file
   */
}
 800bbce:	bf00      	nop
 800bbd0:	370c      	adds	r7, #12
 800bbd2:	46bd      	mov	sp, r7
 800bbd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bbd8:	4770      	bx	lr

0800bbda <HAL_FDCAN_HighPriorityMessageCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_HighPriorityMessageCallback(FDCAN_HandleTypeDef *hfdcan)
{
 800bbda:	b480      	push	{r7}
 800bbdc:	b083      	sub	sp, #12
 800bbde:	af00      	add	r7, sp, #0
 800bbe0:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_HighPriorityMessageCallback could be implemented in the user file
   */
}
 800bbe2:	bf00      	nop
 800bbe4:	370c      	adds	r7, #12
 800bbe6:	46bd      	mov	sp, r7
 800bbe8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bbec:	4770      	bx	lr

0800bbee <HAL_FDCAN_ErrorCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_ErrorCallback(FDCAN_HandleTypeDef *hfdcan)
{
 800bbee:	b480      	push	{r7}
 800bbf0:	b083      	sub	sp, #12
 800bbf2:	af00      	add	r7, sp, #0
 800bbf4:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_ErrorCallback could be implemented in the user file
   */
}
 800bbf6:	bf00      	nop
 800bbf8:	370c      	adds	r7, #12
 800bbfa:	46bd      	mov	sp, r7
 800bbfc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bc00:	4770      	bx	lr

0800bc02 <HAL_FDCAN_ErrorStatusCallback>:
  * @param  ErrorStatusITs indicates which Error Status interrupts are signaled.
  *         This parameter can be any combination of @arg FDCAN_Error_Status_Interrupts.
  * @retval None
  */
__weak void HAL_FDCAN_ErrorStatusCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t ErrorStatusITs)
{
 800bc02:	b480      	push	{r7}
 800bc04:	b083      	sub	sp, #12
 800bc06:	af00      	add	r7, sp, #0
 800bc08:	6078      	str	r0, [r7, #4]
 800bc0a:	6039      	str	r1, [r7, #0]
  UNUSED(ErrorStatusITs);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_ErrorStatusCallback could be implemented in the user file
   */
}
 800bc0c:	bf00      	nop
 800bc0e:	370c      	adds	r7, #12
 800bc10:	46bd      	mov	sp, r7
 800bc12:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bc16:	4770      	bx	lr

0800bc18 <HAL_FDCAN_TT_ScheduleSyncCallback>:
  * @param  TTSchedSyncITs indicates which TT Schedule Synchronization interrupts are signaled.
  *         This parameter can be any combination of @arg FDCAN_TTScheduleSynchronization_Interrupts.
  * @retval None
  */
__weak void HAL_FDCAN_TT_ScheduleSyncCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t TTSchedSyncITs)
{
 800bc18:	b480      	push	{r7}
 800bc1a:	b083      	sub	sp, #12
 800bc1c:	af00      	add	r7, sp, #0
 800bc1e:	6078      	str	r0, [r7, #4]
 800bc20:	6039      	str	r1, [r7, #0]
  UNUSED(TTSchedSyncITs);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TT_ScheduleSyncCallback could be implemented in the user file
   */
}
 800bc22:	bf00      	nop
 800bc24:	370c      	adds	r7, #12
 800bc26:	46bd      	mov	sp, r7
 800bc28:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bc2c:	4770      	bx	lr

0800bc2e <HAL_FDCAN_TT_TimeMarkCallback>:
  * @param  TTTimeMarkITs indicates which TT Schedule Synchronization interrupts are signaled.
  *         This parameter can be any combination of @arg FDCAN_TTTimeMark_Interrupts.
  * @retval None
  */
__weak void HAL_FDCAN_TT_TimeMarkCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t TTTimeMarkITs)
{
 800bc2e:	b480      	push	{r7}
 800bc30:	b083      	sub	sp, #12
 800bc32:	af00      	add	r7, sp, #0
 800bc34:	6078      	str	r0, [r7, #4]
 800bc36:	6039      	str	r1, [r7, #0]
  UNUSED(TTTimeMarkITs);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TT_TimeMarkCallback could be implemented in the user file
   */
}
 800bc38:	bf00      	nop
 800bc3a:	370c      	adds	r7, #12
 800bc3c:	46bd      	mov	sp, r7
 800bc3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bc42:	4770      	bx	lr

0800bc44 <HAL_FDCAN_TT_StopWatchCallback>:
  * @param  SWCycleCount Cycle count value captured together with SWTime.
  *         This parameter is a number between 0 and 0x3F.
  * @retval None
  */
__weak void HAL_FDCAN_TT_StopWatchCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t SWTime, uint32_t SWCycleCount)
{
 800bc44:	b480      	push	{r7}
 800bc46:	b085      	sub	sp, #20
 800bc48:	af00      	add	r7, sp, #0
 800bc4a:	60f8      	str	r0, [r7, #12]
 800bc4c:	60b9      	str	r1, [r7, #8]
 800bc4e:	607a      	str	r2, [r7, #4]
  UNUSED(SWCycleCount);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TT_StopWatchCallback could be implemented in the user file
   */
}
 800bc50:	bf00      	nop
 800bc52:	3714      	adds	r7, #20
 800bc54:	46bd      	mov	sp, r7
 800bc56:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bc5a:	4770      	bx	lr

0800bc5c <HAL_FDCAN_TT_GlobalTimeCallback>:
  * @param  TTGlobTimeITs indicates which TT Global Time interrupts are signaled.
  *         This parameter can be any combination of @arg FDCAN_TTGlobalTime_Interrupts.
  * @retval None
  */
__weak void HAL_FDCAN_TT_GlobalTimeCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t TTGlobTimeITs)
{
 800bc5c:	b480      	push	{r7}
 800bc5e:	b083      	sub	sp, #12
 800bc60:	af00      	add	r7, sp, #0
 800bc62:	6078      	str	r0, [r7, #4]
 800bc64:	6039      	str	r1, [r7, #0]
  UNUSED(TTGlobTimeITs);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TT_GlobalTimeCallback could be implemented in the user file
   */
}
 800bc66:	bf00      	nop
 800bc68:	370c      	adds	r7, #12
 800bc6a:	46bd      	mov	sp, r7
 800bc6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bc70:	4770      	bx	lr
	...

0800bc74 <FDCAN_CalcultateRamBlockAddresses>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval HAL status
 */
static HAL_StatusTypeDef FDCAN_CalcultateRamBlockAddresses(FDCAN_HandleTypeDef *hfdcan)
{
 800bc74:	b480      	push	{r7}
 800bc76:	b085      	sub	sp, #20
 800bc78:	af00      	add	r7, sp, #0
 800bc7a:	6078      	str	r0, [r7, #4]
  uint32_t RAMcounter;
  uint32_t StartAddress;

  StartAddress = hfdcan->Init.MessageRAMOffset;
 800bc7c:	687b      	ldr	r3, [r7, #4]
 800bc7e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800bc80:	60bb      	str	r3, [r7, #8]

  /* Standard filter list start address */
  MODIFY_REG(hfdcan->Instance->SIDFC, FDCAN_SIDFC_FLSSA, (StartAddress << FDCAN_SIDFC_FLSSA_Pos));
 800bc82:	687b      	ldr	r3, [r7, #4]
 800bc84:	681b      	ldr	r3, [r3, #0]
 800bc86:	f8d3 2084 	ldr.w	r2, [r3, #132]	@ 0x84
 800bc8a:	4ba7      	ldr	r3, [pc, #668]	@ (800bf28 <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 800bc8c:	4013      	ands	r3, r2
 800bc8e:	68ba      	ldr	r2, [r7, #8]
 800bc90:	0091      	lsls	r1, r2, #2
 800bc92:	687a      	ldr	r2, [r7, #4]
 800bc94:	6812      	ldr	r2, [r2, #0]
 800bc96:	430b      	orrs	r3, r1
 800bc98:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84

  /* Standard filter elements number */
  MODIFY_REG(hfdcan->Instance->SIDFC, FDCAN_SIDFC_LSS, (hfdcan->Init.StdFiltersNbr << FDCAN_SIDFC_LSS_Pos));
 800bc9c:	687b      	ldr	r3, [r7, #4]
 800bc9e:	681b      	ldr	r3, [r3, #0]
 800bca0:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800bca4:	f423 017f 	bic.w	r1, r3, #16711680	@ 0xff0000
 800bca8:	687b      	ldr	r3, [r7, #4]
 800bcaa:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800bcac:	041a      	lsls	r2, r3, #16
 800bcae:	687b      	ldr	r3, [r7, #4]
 800bcb0:	681b      	ldr	r3, [r3, #0]
 800bcb2:	430a      	orrs	r2, r1
 800bcb4:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Extended filter list start address */
  StartAddress += hfdcan->Init.StdFiltersNbr;
 800bcb8:	687b      	ldr	r3, [r7, #4]
 800bcba:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800bcbc:	68ba      	ldr	r2, [r7, #8]
 800bcbe:	4413      	add	r3, r2
 800bcc0:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(hfdcan->Instance->XIDFC, FDCAN_XIDFC_FLESA, (StartAddress << FDCAN_XIDFC_FLESA_Pos));
 800bcc2:	687b      	ldr	r3, [r7, #4]
 800bcc4:	681b      	ldr	r3, [r3, #0]
 800bcc6:	f8d3 2088 	ldr.w	r2, [r3, #136]	@ 0x88
 800bcca:	4b97      	ldr	r3, [pc, #604]	@ (800bf28 <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 800bccc:	4013      	ands	r3, r2
 800bcce:	68ba      	ldr	r2, [r7, #8]
 800bcd0:	0091      	lsls	r1, r2, #2
 800bcd2:	687a      	ldr	r2, [r7, #4]
 800bcd4:	6812      	ldr	r2, [r2, #0]
 800bcd6:	430b      	orrs	r3, r1
 800bcd8:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Extended filter elements number */
  MODIFY_REG(hfdcan->Instance->XIDFC, FDCAN_XIDFC_LSE, (hfdcan->Init.ExtFiltersNbr << FDCAN_XIDFC_LSE_Pos));
 800bcdc:	687b      	ldr	r3, [r7, #4]
 800bcde:	681b      	ldr	r3, [r3, #0]
 800bce0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800bce4:	f423 01fe 	bic.w	r1, r3, #8323072	@ 0x7f0000
 800bce8:	687b      	ldr	r3, [r7, #4]
 800bcea:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800bcec:	041a      	lsls	r2, r3, #16
 800bcee:	687b      	ldr	r3, [r7, #4]
 800bcf0:	681b      	ldr	r3, [r3, #0]
 800bcf2:	430a      	orrs	r2, r1
 800bcf4:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Rx FIFO 0 start address */
  StartAddress += (hfdcan->Init.ExtFiltersNbr * 2U);
 800bcf8:	687b      	ldr	r3, [r7, #4]
 800bcfa:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800bcfc:	005b      	lsls	r3, r3, #1
 800bcfe:	68ba      	ldr	r2, [r7, #8]
 800bd00:	4413      	add	r3, r2
 800bd02:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(hfdcan->Instance->RXF0C, FDCAN_RXF0C_F0SA, (StartAddress << FDCAN_RXF0C_F0SA_Pos));
 800bd04:	687b      	ldr	r3, [r7, #4]
 800bd06:	681b      	ldr	r3, [r3, #0]
 800bd08:	f8d3 20a0 	ldr.w	r2, [r3, #160]	@ 0xa0
 800bd0c:	4b86      	ldr	r3, [pc, #536]	@ (800bf28 <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 800bd0e:	4013      	ands	r3, r2
 800bd10:	68ba      	ldr	r2, [r7, #8]
 800bd12:	0091      	lsls	r1, r2, #2
 800bd14:	687a      	ldr	r2, [r7, #4]
 800bd16:	6812      	ldr	r2, [r2, #0]
 800bd18:	430b      	orrs	r3, r1
 800bd1a:	f8c2 30a0 	str.w	r3, [r2, #160]	@ 0xa0

  /* Rx FIFO 0 elements number */
  MODIFY_REG(hfdcan->Instance->RXF0C, FDCAN_RXF0C_F0S, (hfdcan->Init.RxFifo0ElmtsNbr << FDCAN_RXF0C_F0S_Pos));
 800bd1e:	687b      	ldr	r3, [r7, #4]
 800bd20:	681b      	ldr	r3, [r3, #0]
 800bd22:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 800bd26:	f423 01fe 	bic.w	r1, r3, #8323072	@ 0x7f0000
 800bd2a:	687b      	ldr	r3, [r7, #4]
 800bd2c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800bd2e:	041a      	lsls	r2, r3, #16
 800bd30:	687b      	ldr	r3, [r7, #4]
 800bd32:	681b      	ldr	r3, [r3, #0]
 800bd34:	430a      	orrs	r2, r1
 800bd36:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0

  /* Rx FIFO 1 start address */
  StartAddress += (hfdcan->Init.RxFifo0ElmtsNbr * hfdcan->Init.RxFifo0ElmtSize);
 800bd3a:	687b      	ldr	r3, [r7, #4]
 800bd3c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800bd3e:	687a      	ldr	r2, [r7, #4]
 800bd40:	6c52      	ldr	r2, [r2, #68]	@ 0x44
 800bd42:	fb02 f303 	mul.w	r3, r2, r3
 800bd46:	68ba      	ldr	r2, [r7, #8]
 800bd48:	4413      	add	r3, r2
 800bd4a:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(hfdcan->Instance->RXF1C, FDCAN_RXF1C_F1SA, (StartAddress << FDCAN_RXF1C_F1SA_Pos));
 800bd4c:	687b      	ldr	r3, [r7, #4]
 800bd4e:	681b      	ldr	r3, [r3, #0]
 800bd50:	f8d3 20b0 	ldr.w	r2, [r3, #176]	@ 0xb0
 800bd54:	4b74      	ldr	r3, [pc, #464]	@ (800bf28 <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 800bd56:	4013      	ands	r3, r2
 800bd58:	68ba      	ldr	r2, [r7, #8]
 800bd5a:	0091      	lsls	r1, r2, #2
 800bd5c:	687a      	ldr	r2, [r7, #4]
 800bd5e:	6812      	ldr	r2, [r2, #0]
 800bd60:	430b      	orrs	r3, r1
 800bd62:	f8c2 30b0 	str.w	r3, [r2, #176]	@ 0xb0

  /* Rx FIFO 1 elements number */
  MODIFY_REG(hfdcan->Instance->RXF1C, FDCAN_RXF1C_F1S, (hfdcan->Init.RxFifo1ElmtsNbr << FDCAN_RXF1C_F1S_Pos));
 800bd66:	687b      	ldr	r3, [r7, #4]
 800bd68:	681b      	ldr	r3, [r3, #0]
 800bd6a:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 800bd6e:	f423 01fe 	bic.w	r1, r3, #8323072	@ 0x7f0000
 800bd72:	687b      	ldr	r3, [r7, #4]
 800bd74:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800bd76:	041a      	lsls	r2, r3, #16
 800bd78:	687b      	ldr	r3, [r7, #4]
 800bd7a:	681b      	ldr	r3, [r3, #0]
 800bd7c:	430a      	orrs	r2, r1
 800bd7e:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0

  /* Rx buffer list start address */
  StartAddress += (hfdcan->Init.RxFifo1ElmtsNbr * hfdcan->Init.RxFifo1ElmtSize);
 800bd82:	687b      	ldr	r3, [r7, #4]
 800bd84:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800bd86:	687a      	ldr	r2, [r7, #4]
 800bd88:	6cd2      	ldr	r2, [r2, #76]	@ 0x4c
 800bd8a:	fb02 f303 	mul.w	r3, r2, r3
 800bd8e:	68ba      	ldr	r2, [r7, #8]
 800bd90:	4413      	add	r3, r2
 800bd92:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(hfdcan->Instance->RXBC, FDCAN_RXBC_RBSA, (StartAddress << FDCAN_RXBC_RBSA_Pos));
 800bd94:	687b      	ldr	r3, [r7, #4]
 800bd96:	681b      	ldr	r3, [r3, #0]
 800bd98:	f8d3 20ac 	ldr.w	r2, [r3, #172]	@ 0xac
 800bd9c:	4b62      	ldr	r3, [pc, #392]	@ (800bf28 <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 800bd9e:	4013      	ands	r3, r2
 800bda0:	68ba      	ldr	r2, [r7, #8]
 800bda2:	0091      	lsls	r1, r2, #2
 800bda4:	687a      	ldr	r2, [r7, #4]
 800bda6:	6812      	ldr	r2, [r2, #0]
 800bda8:	430b      	orrs	r3, r1
 800bdaa:	f8c2 30ac 	str.w	r3, [r2, #172]	@ 0xac

  /* Tx event FIFO start address */
  StartAddress += (hfdcan->Init.RxBuffersNbr * hfdcan->Init.RxBufferSize);
 800bdae:	687b      	ldr	r3, [r7, #4]
 800bdb0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800bdb2:	687a      	ldr	r2, [r7, #4]
 800bdb4:	6d52      	ldr	r2, [r2, #84]	@ 0x54
 800bdb6:	fb02 f303 	mul.w	r3, r2, r3
 800bdba:	68ba      	ldr	r2, [r7, #8]
 800bdbc:	4413      	add	r3, r2
 800bdbe:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(hfdcan->Instance->TXEFC, FDCAN_TXEFC_EFSA, (StartAddress << FDCAN_TXEFC_EFSA_Pos));
 800bdc0:	687b      	ldr	r3, [r7, #4]
 800bdc2:	681b      	ldr	r3, [r3, #0]
 800bdc4:	f8d3 20f0 	ldr.w	r2, [r3, #240]	@ 0xf0
 800bdc8:	4b57      	ldr	r3, [pc, #348]	@ (800bf28 <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 800bdca:	4013      	ands	r3, r2
 800bdcc:	68ba      	ldr	r2, [r7, #8]
 800bdce:	0091      	lsls	r1, r2, #2
 800bdd0:	687a      	ldr	r2, [r7, #4]
 800bdd2:	6812      	ldr	r2, [r2, #0]
 800bdd4:	430b      	orrs	r3, r1
 800bdd6:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0

  /* Tx event FIFO elements number */
  MODIFY_REG(hfdcan->Instance->TXEFC, FDCAN_TXEFC_EFS, (hfdcan->Init.TxEventsNbr << FDCAN_TXEFC_EFS_Pos));
 800bdda:	687b      	ldr	r3, [r7, #4]
 800bddc:	681b      	ldr	r3, [r3, #0]
 800bdde:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800bde2:	f423 117c 	bic.w	r1, r3, #4128768	@ 0x3f0000
 800bde6:	687b      	ldr	r3, [r7, #4]
 800bde8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800bdea:	041a      	lsls	r2, r3, #16
 800bdec:	687b      	ldr	r3, [r7, #4]
 800bdee:	681b      	ldr	r3, [r3, #0]
 800bdf0:	430a      	orrs	r2, r1
 800bdf2:	f8c3 20f0 	str.w	r2, [r3, #240]	@ 0xf0

  /* Tx buffer list start address */
  StartAddress += (hfdcan->Init.TxEventsNbr * 2U);
 800bdf6:	687b      	ldr	r3, [r7, #4]
 800bdf8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800bdfa:	005b      	lsls	r3, r3, #1
 800bdfc:	68ba      	ldr	r2, [r7, #8]
 800bdfe:	4413      	add	r3, r2
 800be00:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(hfdcan->Instance->TXBC, FDCAN_TXBC_TBSA, (StartAddress << FDCAN_TXBC_TBSA_Pos));
 800be02:	687b      	ldr	r3, [r7, #4]
 800be04:	681b      	ldr	r3, [r3, #0]
 800be06:	f8d3 20c0 	ldr.w	r2, [r3, #192]	@ 0xc0
 800be0a:	4b47      	ldr	r3, [pc, #284]	@ (800bf28 <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 800be0c:	4013      	ands	r3, r2
 800be0e:	68ba      	ldr	r2, [r7, #8]
 800be10:	0091      	lsls	r1, r2, #2
 800be12:	687a      	ldr	r2, [r7, #4]
 800be14:	6812      	ldr	r2, [r2, #0]
 800be16:	430b      	orrs	r3, r1
 800be18:	f8c2 30c0 	str.w	r3, [r2, #192]	@ 0xc0

  /* Dedicated Tx buffers number */
  MODIFY_REG(hfdcan->Instance->TXBC, FDCAN_TXBC_NDTB, (hfdcan->Init.TxBuffersNbr << FDCAN_TXBC_NDTB_Pos));
 800be1c:	687b      	ldr	r3, [r7, #4]
 800be1e:	681b      	ldr	r3, [r3, #0]
 800be20:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 800be24:	f423 117c 	bic.w	r1, r3, #4128768	@ 0x3f0000
 800be28:	687b      	ldr	r3, [r7, #4]
 800be2a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800be2c:	041a      	lsls	r2, r3, #16
 800be2e:	687b      	ldr	r3, [r7, #4]
 800be30:	681b      	ldr	r3, [r3, #0]
 800be32:	430a      	orrs	r2, r1
 800be34:	f8c3 20c0 	str.w	r2, [r3, #192]	@ 0xc0

  /* Tx FIFO/queue elements number */
  MODIFY_REG(hfdcan->Instance->TXBC, FDCAN_TXBC_TFQS, (hfdcan->Init.TxFifoQueueElmtsNbr << FDCAN_TXBC_TFQS_Pos));
 800be38:	687b      	ldr	r3, [r7, #4]
 800be3a:	681b      	ldr	r3, [r3, #0]
 800be3c:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 800be40:	f023 517c 	bic.w	r1, r3, #1056964608	@ 0x3f000000
 800be44:	687b      	ldr	r3, [r7, #4]
 800be46:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800be48:	061a      	lsls	r2, r3, #24
 800be4a:	687b      	ldr	r3, [r7, #4]
 800be4c:	681b      	ldr	r3, [r3, #0]
 800be4e:	430a      	orrs	r2, r1
 800be50:	f8c3 20c0 	str.w	r2, [r3, #192]	@ 0xc0

  hfdcan->msgRam.StandardFilterSA = SRAMCAN_BASE + (hfdcan->Init.MessageRAMOffset * 4U);
 800be54:	687b      	ldr	r3, [r7, #4]
 800be56:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800be58:	4b34      	ldr	r3, [pc, #208]	@ (800bf2c <FDCAN_CalcultateRamBlockAddresses+0x2b8>)
 800be5a:	4413      	add	r3, r2
 800be5c:	009a      	lsls	r2, r3, #2
 800be5e:	687b      	ldr	r3, [r7, #4]
 800be60:	66da      	str	r2, [r3, #108]	@ 0x6c
  hfdcan->msgRam.ExtendedFilterSA = hfdcan->msgRam.StandardFilterSA + (hfdcan->Init.StdFiltersNbr * 4U);
 800be62:	687b      	ldr	r3, [r7, #4]
 800be64:	6eda      	ldr	r2, [r3, #108]	@ 0x6c
 800be66:	687b      	ldr	r3, [r7, #4]
 800be68:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800be6a:	009b      	lsls	r3, r3, #2
 800be6c:	441a      	add	r2, r3
 800be6e:	687b      	ldr	r3, [r7, #4]
 800be70:	671a      	str	r2, [r3, #112]	@ 0x70
  hfdcan->msgRam.RxFIFO0SA = hfdcan->msgRam.ExtendedFilterSA + (hfdcan->Init.ExtFiltersNbr * 2U * 4U);
 800be72:	687b      	ldr	r3, [r7, #4]
 800be74:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 800be76:	687b      	ldr	r3, [r7, #4]
 800be78:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800be7a:	00db      	lsls	r3, r3, #3
 800be7c:	441a      	add	r2, r3
 800be7e:	687b      	ldr	r3, [r7, #4]
 800be80:	675a      	str	r2, [r3, #116]	@ 0x74
  hfdcan->msgRam.RxFIFO1SA = hfdcan->msgRam.RxFIFO0SA +
 800be82:	687b      	ldr	r3, [r7, #4]
 800be84:	6f5a      	ldr	r2, [r3, #116]	@ 0x74
                             (hfdcan->Init.RxFifo0ElmtsNbr * hfdcan->Init.RxFifo0ElmtSize * 4U);
 800be86:	687b      	ldr	r3, [r7, #4]
 800be88:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800be8a:	6879      	ldr	r1, [r7, #4]
 800be8c:	6c49      	ldr	r1, [r1, #68]	@ 0x44
 800be8e:	fb01 f303 	mul.w	r3, r1, r3
 800be92:	009b      	lsls	r3, r3, #2
  hfdcan->msgRam.RxFIFO1SA = hfdcan->msgRam.RxFIFO0SA +
 800be94:	441a      	add	r2, r3
 800be96:	687b      	ldr	r3, [r7, #4]
 800be98:	679a      	str	r2, [r3, #120]	@ 0x78
  hfdcan->msgRam.RxBufferSA = hfdcan->msgRam.RxFIFO1SA +
 800be9a:	687b      	ldr	r3, [r7, #4]
 800be9c:	6f9a      	ldr	r2, [r3, #120]	@ 0x78
                              (hfdcan->Init.RxFifo1ElmtsNbr * hfdcan->Init.RxFifo1ElmtSize * 4U);
 800be9e:	687b      	ldr	r3, [r7, #4]
 800bea0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800bea2:	6879      	ldr	r1, [r7, #4]
 800bea4:	6cc9      	ldr	r1, [r1, #76]	@ 0x4c
 800bea6:	fb01 f303 	mul.w	r3, r1, r3
 800beaa:	009b      	lsls	r3, r3, #2
  hfdcan->msgRam.RxBufferSA = hfdcan->msgRam.RxFIFO1SA +
 800beac:	441a      	add	r2, r3
 800beae:	687b      	ldr	r3, [r7, #4]
 800beb0:	67da      	str	r2, [r3, #124]	@ 0x7c
  hfdcan->msgRam.TxEventFIFOSA = hfdcan->msgRam.RxBufferSA +
 800beb2:	687b      	ldr	r3, [r7, #4]
 800beb4:	6fda      	ldr	r2, [r3, #124]	@ 0x7c
                                 (hfdcan->Init.RxBuffersNbr * hfdcan->Init.RxBufferSize * 4U);
 800beb6:	687b      	ldr	r3, [r7, #4]
 800beb8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800beba:	6879      	ldr	r1, [r7, #4]
 800bebc:	6d49      	ldr	r1, [r1, #84]	@ 0x54
 800bebe:	fb01 f303 	mul.w	r3, r1, r3
 800bec2:	009b      	lsls	r3, r3, #2
  hfdcan->msgRam.TxEventFIFOSA = hfdcan->msgRam.RxBufferSA +
 800bec4:	441a      	add	r2, r3
 800bec6:	687b      	ldr	r3, [r7, #4]
 800bec8:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  hfdcan->msgRam.TxBufferSA = hfdcan->msgRam.TxEventFIFOSA + (hfdcan->Init.TxEventsNbr * 2U * 4U);
 800becc:	687b      	ldr	r3, [r7, #4]
 800bece:	f8d3 2080 	ldr.w	r2, [r3, #128]	@ 0x80
 800bed2:	687b      	ldr	r3, [r7, #4]
 800bed4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800bed6:	00db      	lsls	r3, r3, #3
 800bed8:	441a      	add	r2, r3
 800beda:	687b      	ldr	r3, [r7, #4]
 800bedc:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  hfdcan->msgRam.TxFIFOQSA = hfdcan->msgRam.TxBufferSA + (hfdcan->Init.TxBuffersNbr * hfdcan->Init.TxElmtSize * 4U);
 800bee0:	687b      	ldr	r3, [r7, #4]
 800bee2:	f8d3 2084 	ldr.w	r2, [r3, #132]	@ 0x84
 800bee6:	687b      	ldr	r3, [r7, #4]
 800bee8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800beea:	6879      	ldr	r1, [r7, #4]
 800beec:	6e89      	ldr	r1, [r1, #104]	@ 0x68
 800beee:	fb01 f303 	mul.w	r3, r1, r3
 800bef2:	009b      	lsls	r3, r3, #2
 800bef4:	441a      	add	r2, r3
 800bef6:	687b      	ldr	r3, [r7, #4]
 800bef8:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  hfdcan->msgRam.EndAddress = hfdcan->msgRam.TxFIFOQSA +
 800befc:	687b      	ldr	r3, [r7, #4]
 800befe:	f8d3 2088 	ldr.w	r2, [r3, #136]	@ 0x88
                              (hfdcan->Init.TxFifoQueueElmtsNbr * hfdcan->Init.TxElmtSize * 4U);
 800bf02:	687b      	ldr	r3, [r7, #4]
 800bf04:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800bf06:	6879      	ldr	r1, [r7, #4]
 800bf08:	6e89      	ldr	r1, [r1, #104]	@ 0x68
 800bf0a:	fb01 f303 	mul.w	r3, r1, r3
 800bf0e:	009b      	lsls	r3, r3, #2
  hfdcan->msgRam.EndAddress = hfdcan->msgRam.TxFIFOQSA +
 800bf10:	441a      	add	r2, r3
 800bf12:	687b      	ldr	r3, [r7, #4]
 800bf14:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  if (hfdcan->msgRam.EndAddress > FDCAN_MESSAGE_RAM_END_ADDRESS) /* Last address of the Message RAM */
 800bf18:	687b      	ldr	r3, [r7, #4]
 800bf1a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800bf1e:	4a04      	ldr	r2, [pc, #16]	@ (800bf30 <FDCAN_CalcultateRamBlockAddresses+0x2bc>)
 800bf20:	4293      	cmp	r3, r2
 800bf22:	d915      	bls.n	800bf50 <FDCAN_CalcultateRamBlockAddresses+0x2dc>
 800bf24:	e006      	b.n	800bf34 <FDCAN_CalcultateRamBlockAddresses+0x2c0>
 800bf26:	bf00      	nop
 800bf28:	ffff0003 	.word	0xffff0003
 800bf2c:	10002b00 	.word	0x10002b00
 800bf30:	4000d3fc 	.word	0x4000d3fc
  {
    /* Update error code.
       Message RAM overflow */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_PARAM;
 800bf34:	687b      	ldr	r3, [r7, #4]
 800bf36:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800bf3a:	f043 0220 	orr.w	r2, r3, #32
 800bf3e:	687b      	ldr	r3, [r7, #4]
 800bf40:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

    /* Change FDCAN state */
    hfdcan->State = HAL_FDCAN_STATE_ERROR;
 800bf44:	687b      	ldr	r3, [r7, #4]
 800bf46:	2203      	movs	r2, #3
 800bf48:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98

    return HAL_ERROR;
 800bf4c:	2301      	movs	r3, #1
 800bf4e:	e010      	b.n	800bf72 <FDCAN_CalcultateRamBlockAddresses+0x2fe>
  }
  else
  {
    /* Flush the allocated Message RAM area */
    for (RAMcounter = hfdcan->msgRam.StandardFilterSA; RAMcounter < hfdcan->msgRam.EndAddress; RAMcounter += 4U)
 800bf50:	687b      	ldr	r3, [r7, #4]
 800bf52:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800bf54:	60fb      	str	r3, [r7, #12]
 800bf56:	e005      	b.n	800bf64 <FDCAN_CalcultateRamBlockAddresses+0x2f0>
    {
      *(uint32_t *)(RAMcounter) = 0x00000000;
 800bf58:	68fb      	ldr	r3, [r7, #12]
 800bf5a:	2200      	movs	r2, #0
 800bf5c:	601a      	str	r2, [r3, #0]
    for (RAMcounter = hfdcan->msgRam.StandardFilterSA; RAMcounter < hfdcan->msgRam.EndAddress; RAMcounter += 4U)
 800bf5e:	68fb      	ldr	r3, [r7, #12]
 800bf60:	3304      	adds	r3, #4
 800bf62:	60fb      	str	r3, [r7, #12]
 800bf64:	687b      	ldr	r3, [r7, #4]
 800bf66:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800bf6a:	68fa      	ldr	r2, [r7, #12]
 800bf6c:	429a      	cmp	r2, r3
 800bf6e:	d3f3      	bcc.n	800bf58 <FDCAN_CalcultateRamBlockAddresses+0x2e4>
    }
  }

  /* Return function status */
  return HAL_OK;
 800bf70:	2300      	movs	r3, #0
}
 800bf72:	4618      	mov	r0, r3
 800bf74:	3714      	adds	r7, #20
 800bf76:	46bd      	mov	sp, r7
 800bf78:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bf7c:	4770      	bx	lr
 800bf7e:	bf00      	nop

0800bf80 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, const GPIO_InitTypeDef *GPIO_Init)
{
 800bf80:	b480      	push	{r7}
 800bf82:	b089      	sub	sp, #36	@ 0x24
 800bf84:	af00      	add	r7, sp, #0
 800bf86:	6078      	str	r0, [r7, #4]
 800bf88:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 800bf8a:	2300      	movs	r3, #0
 800bf8c:	61fb      	str	r3, [r7, #28]
  EXTI_Core_TypeDef *EXTI_CurrentCPU;

#if defined(DUAL_CORE) && defined(CORE_CM4)
  EXTI_CurrentCPU = EXTI_D2; /* EXTI for CM4 CPU */
#else
  EXTI_CurrentCPU = EXTI_D1; /* EXTI for CM7 CPU */
 800bf8e:	4b86      	ldr	r3, [pc, #536]	@ (800c1a8 <HAL_GPIO_Init+0x228>)
 800bf90:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 800bf92:	e18c      	b.n	800c2ae <HAL_GPIO_Init+0x32e>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 800bf94:	683b      	ldr	r3, [r7, #0]
 800bf96:	681a      	ldr	r2, [r3, #0]
 800bf98:	2101      	movs	r1, #1
 800bf9a:	69fb      	ldr	r3, [r7, #28]
 800bf9c:	fa01 f303 	lsl.w	r3, r1, r3
 800bfa0:	4013      	ands	r3, r2
 800bfa2:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00U)
 800bfa4:	693b      	ldr	r3, [r7, #16]
 800bfa6:	2b00      	cmp	r3, #0
 800bfa8:	f000 817e 	beq.w	800c2a8 <HAL_GPIO_Init+0x328>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 800bfac:	683b      	ldr	r3, [r7, #0]
 800bfae:	685b      	ldr	r3, [r3, #4]
 800bfb0:	f003 0303 	and.w	r3, r3, #3
 800bfb4:	2b01      	cmp	r3, #1
 800bfb6:	d005      	beq.n	800bfc4 <HAL_GPIO_Init+0x44>
 800bfb8:	683b      	ldr	r3, [r7, #0]
 800bfba:	685b      	ldr	r3, [r3, #4]
 800bfbc:	f003 0303 	and.w	r3, r3, #3
 800bfc0:	2b02      	cmp	r3, #2
 800bfc2:	d130      	bne.n	800c026 <HAL_GPIO_Init+0xa6>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 800bfc4:	687b      	ldr	r3, [r7, #4]
 800bfc6:	689b      	ldr	r3, [r3, #8]
 800bfc8:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 800bfca:	69fb      	ldr	r3, [r7, #28]
 800bfcc:	005b      	lsls	r3, r3, #1
 800bfce:	2203      	movs	r2, #3
 800bfd0:	fa02 f303 	lsl.w	r3, r2, r3
 800bfd4:	43db      	mvns	r3, r3
 800bfd6:	69ba      	ldr	r2, [r7, #24]
 800bfd8:	4013      	ands	r3, r2
 800bfda:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800bfdc:	683b      	ldr	r3, [r7, #0]
 800bfde:	68da      	ldr	r2, [r3, #12]
 800bfe0:	69fb      	ldr	r3, [r7, #28]
 800bfe2:	005b      	lsls	r3, r3, #1
 800bfe4:	fa02 f303 	lsl.w	r3, r2, r3
 800bfe8:	69ba      	ldr	r2, [r7, #24]
 800bfea:	4313      	orrs	r3, r2
 800bfec:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 800bfee:	687b      	ldr	r3, [r7, #4]
 800bff0:	69ba      	ldr	r2, [r7, #24]
 800bff2:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800bff4:	687b      	ldr	r3, [r7, #4]
 800bff6:	685b      	ldr	r3, [r3, #4]
 800bff8:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 800bffa:	2201      	movs	r2, #1
 800bffc:	69fb      	ldr	r3, [r7, #28]
 800bffe:	fa02 f303 	lsl.w	r3, r2, r3
 800c002:	43db      	mvns	r3, r3
 800c004:	69ba      	ldr	r2, [r7, #24]
 800c006:	4013      	ands	r3, r2
 800c008:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800c00a:	683b      	ldr	r3, [r7, #0]
 800c00c:	685b      	ldr	r3, [r3, #4]
 800c00e:	091b      	lsrs	r3, r3, #4
 800c010:	f003 0201 	and.w	r2, r3, #1
 800c014:	69fb      	ldr	r3, [r7, #28]
 800c016:	fa02 f303 	lsl.w	r3, r2, r3
 800c01a:	69ba      	ldr	r2, [r7, #24]
 800c01c:	4313      	orrs	r3, r2
 800c01e:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800c020:	687b      	ldr	r3, [r7, #4]
 800c022:	69ba      	ldr	r2, [r7, #24]
 800c024:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800c026:	683b      	ldr	r3, [r7, #0]
 800c028:	685b      	ldr	r3, [r3, #4]
 800c02a:	f003 0303 	and.w	r3, r3, #3
 800c02e:	2b03      	cmp	r3, #3
 800c030:	d017      	beq.n	800c062 <HAL_GPIO_Init+0xe2>
      {
       /* Check the Pull parameter */
       assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 800c032:	687b      	ldr	r3, [r7, #4]
 800c034:	68db      	ldr	r3, [r3, #12]
 800c036:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 800c038:	69fb      	ldr	r3, [r7, #28]
 800c03a:	005b      	lsls	r3, r3, #1
 800c03c:	2203      	movs	r2, #3
 800c03e:	fa02 f303 	lsl.w	r3, r2, r3
 800c042:	43db      	mvns	r3, r3
 800c044:	69ba      	ldr	r2, [r7, #24]
 800c046:	4013      	ands	r3, r2
 800c048:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 800c04a:	683b      	ldr	r3, [r7, #0]
 800c04c:	689a      	ldr	r2, [r3, #8]
 800c04e:	69fb      	ldr	r3, [r7, #28]
 800c050:	005b      	lsls	r3, r3, #1
 800c052:	fa02 f303 	lsl.w	r3, r2, r3
 800c056:	69ba      	ldr	r2, [r7, #24]
 800c058:	4313      	orrs	r3, r2
 800c05a:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 800c05c:	687b      	ldr	r3, [r7, #4]
 800c05e:	69ba      	ldr	r2, [r7, #24]
 800c060:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800c062:	683b      	ldr	r3, [r7, #0]
 800c064:	685b      	ldr	r3, [r3, #4]
 800c066:	f003 0303 	and.w	r3, r3, #3
 800c06a:	2b02      	cmp	r3, #2
 800c06c:	d123      	bne.n	800c0b6 <HAL_GPIO_Init+0x136>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 800c06e:	69fb      	ldr	r3, [r7, #28]
 800c070:	08da      	lsrs	r2, r3, #3
 800c072:	687b      	ldr	r3, [r7, #4]
 800c074:	3208      	adds	r2, #8
 800c076:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800c07a:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 800c07c:	69fb      	ldr	r3, [r7, #28]
 800c07e:	f003 0307 	and.w	r3, r3, #7
 800c082:	009b      	lsls	r3, r3, #2
 800c084:	220f      	movs	r2, #15
 800c086:	fa02 f303 	lsl.w	r3, r2, r3
 800c08a:	43db      	mvns	r3, r3
 800c08c:	69ba      	ldr	r2, [r7, #24]
 800c08e:	4013      	ands	r3, r2
 800c090:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 800c092:	683b      	ldr	r3, [r7, #0]
 800c094:	691a      	ldr	r2, [r3, #16]
 800c096:	69fb      	ldr	r3, [r7, #28]
 800c098:	f003 0307 	and.w	r3, r3, #7
 800c09c:	009b      	lsls	r3, r3, #2
 800c09e:	fa02 f303 	lsl.w	r3, r2, r3
 800c0a2:	69ba      	ldr	r2, [r7, #24]
 800c0a4:	4313      	orrs	r3, r2
 800c0a6:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 800c0a8:	69fb      	ldr	r3, [r7, #28]
 800c0aa:	08da      	lsrs	r2, r3, #3
 800c0ac:	687b      	ldr	r3, [r7, #4]
 800c0ae:	3208      	adds	r2, #8
 800c0b0:	69b9      	ldr	r1, [r7, #24]
 800c0b2:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800c0b6:	687b      	ldr	r3, [r7, #4]
 800c0b8:	681b      	ldr	r3, [r3, #0]
 800c0ba:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 800c0bc:	69fb      	ldr	r3, [r7, #28]
 800c0be:	005b      	lsls	r3, r3, #1
 800c0c0:	2203      	movs	r2, #3
 800c0c2:	fa02 f303 	lsl.w	r3, r2, r3
 800c0c6:	43db      	mvns	r3, r3
 800c0c8:	69ba      	ldr	r2, [r7, #24]
 800c0ca:	4013      	ands	r3, r2
 800c0cc:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800c0ce:	683b      	ldr	r3, [r7, #0]
 800c0d0:	685b      	ldr	r3, [r3, #4]
 800c0d2:	f003 0203 	and.w	r2, r3, #3
 800c0d6:	69fb      	ldr	r3, [r7, #28]
 800c0d8:	005b      	lsls	r3, r3, #1
 800c0da:	fa02 f303 	lsl.w	r3, r2, r3
 800c0de:	69ba      	ldr	r2, [r7, #24]
 800c0e0:	4313      	orrs	r3, r2
 800c0e2:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800c0e4:	687b      	ldr	r3, [r7, #4]
 800c0e6:	69ba      	ldr	r2, [r7, #24]
 800c0e8:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 800c0ea:	683b      	ldr	r3, [r7, #0]
 800c0ec:	685b      	ldr	r3, [r3, #4]
 800c0ee:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 800c0f2:	2b00      	cmp	r3, #0
 800c0f4:	f000 80d8 	beq.w	800c2a8 <HAL_GPIO_Init+0x328>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800c0f8:	4b2c      	ldr	r3, [pc, #176]	@ (800c1ac <HAL_GPIO_Init+0x22c>)
 800c0fa:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 800c0fe:	4a2b      	ldr	r2, [pc, #172]	@ (800c1ac <HAL_GPIO_Init+0x22c>)
 800c100:	f043 0302 	orr.w	r3, r3, #2
 800c104:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 800c108:	4b28      	ldr	r3, [pc, #160]	@ (800c1ac <HAL_GPIO_Init+0x22c>)
 800c10a:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 800c10e:	f003 0302 	and.w	r3, r3, #2
 800c112:	60fb      	str	r3, [r7, #12]
 800c114:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800c116:	4a26      	ldr	r2, [pc, #152]	@ (800c1b0 <HAL_GPIO_Init+0x230>)
 800c118:	69fb      	ldr	r3, [r7, #28]
 800c11a:	089b      	lsrs	r3, r3, #2
 800c11c:	3302      	adds	r3, #2
 800c11e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800c122:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 800c124:	69fb      	ldr	r3, [r7, #28]
 800c126:	f003 0303 	and.w	r3, r3, #3
 800c12a:	009b      	lsls	r3, r3, #2
 800c12c:	220f      	movs	r2, #15
 800c12e:	fa02 f303 	lsl.w	r3, r2, r3
 800c132:	43db      	mvns	r3, r3
 800c134:	69ba      	ldr	r2, [r7, #24]
 800c136:	4013      	ands	r3, r2
 800c138:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 800c13a:	687b      	ldr	r3, [r7, #4]
 800c13c:	4a1d      	ldr	r2, [pc, #116]	@ (800c1b4 <HAL_GPIO_Init+0x234>)
 800c13e:	4293      	cmp	r3, r2
 800c140:	d04a      	beq.n	800c1d8 <HAL_GPIO_Init+0x258>
 800c142:	687b      	ldr	r3, [r7, #4]
 800c144:	4a1c      	ldr	r2, [pc, #112]	@ (800c1b8 <HAL_GPIO_Init+0x238>)
 800c146:	4293      	cmp	r3, r2
 800c148:	d02b      	beq.n	800c1a2 <HAL_GPIO_Init+0x222>
 800c14a:	687b      	ldr	r3, [r7, #4]
 800c14c:	4a1b      	ldr	r2, [pc, #108]	@ (800c1bc <HAL_GPIO_Init+0x23c>)
 800c14e:	4293      	cmp	r3, r2
 800c150:	d025      	beq.n	800c19e <HAL_GPIO_Init+0x21e>
 800c152:	687b      	ldr	r3, [r7, #4]
 800c154:	4a1a      	ldr	r2, [pc, #104]	@ (800c1c0 <HAL_GPIO_Init+0x240>)
 800c156:	4293      	cmp	r3, r2
 800c158:	d01f      	beq.n	800c19a <HAL_GPIO_Init+0x21a>
 800c15a:	687b      	ldr	r3, [r7, #4]
 800c15c:	4a19      	ldr	r2, [pc, #100]	@ (800c1c4 <HAL_GPIO_Init+0x244>)
 800c15e:	4293      	cmp	r3, r2
 800c160:	d019      	beq.n	800c196 <HAL_GPIO_Init+0x216>
 800c162:	687b      	ldr	r3, [r7, #4]
 800c164:	4a18      	ldr	r2, [pc, #96]	@ (800c1c8 <HAL_GPIO_Init+0x248>)
 800c166:	4293      	cmp	r3, r2
 800c168:	d013      	beq.n	800c192 <HAL_GPIO_Init+0x212>
 800c16a:	687b      	ldr	r3, [r7, #4]
 800c16c:	4a17      	ldr	r2, [pc, #92]	@ (800c1cc <HAL_GPIO_Init+0x24c>)
 800c16e:	4293      	cmp	r3, r2
 800c170:	d00d      	beq.n	800c18e <HAL_GPIO_Init+0x20e>
 800c172:	687b      	ldr	r3, [r7, #4]
 800c174:	4a16      	ldr	r2, [pc, #88]	@ (800c1d0 <HAL_GPIO_Init+0x250>)
 800c176:	4293      	cmp	r3, r2
 800c178:	d007      	beq.n	800c18a <HAL_GPIO_Init+0x20a>
 800c17a:	687b      	ldr	r3, [r7, #4]
 800c17c:	4a15      	ldr	r2, [pc, #84]	@ (800c1d4 <HAL_GPIO_Init+0x254>)
 800c17e:	4293      	cmp	r3, r2
 800c180:	d101      	bne.n	800c186 <HAL_GPIO_Init+0x206>
 800c182:	2309      	movs	r3, #9
 800c184:	e029      	b.n	800c1da <HAL_GPIO_Init+0x25a>
 800c186:	230a      	movs	r3, #10
 800c188:	e027      	b.n	800c1da <HAL_GPIO_Init+0x25a>
 800c18a:	2307      	movs	r3, #7
 800c18c:	e025      	b.n	800c1da <HAL_GPIO_Init+0x25a>
 800c18e:	2306      	movs	r3, #6
 800c190:	e023      	b.n	800c1da <HAL_GPIO_Init+0x25a>
 800c192:	2305      	movs	r3, #5
 800c194:	e021      	b.n	800c1da <HAL_GPIO_Init+0x25a>
 800c196:	2304      	movs	r3, #4
 800c198:	e01f      	b.n	800c1da <HAL_GPIO_Init+0x25a>
 800c19a:	2303      	movs	r3, #3
 800c19c:	e01d      	b.n	800c1da <HAL_GPIO_Init+0x25a>
 800c19e:	2302      	movs	r3, #2
 800c1a0:	e01b      	b.n	800c1da <HAL_GPIO_Init+0x25a>
 800c1a2:	2301      	movs	r3, #1
 800c1a4:	e019      	b.n	800c1da <HAL_GPIO_Init+0x25a>
 800c1a6:	bf00      	nop
 800c1a8:	58000080 	.word	0x58000080
 800c1ac:	58024400 	.word	0x58024400
 800c1b0:	58000400 	.word	0x58000400
 800c1b4:	58020000 	.word	0x58020000
 800c1b8:	58020400 	.word	0x58020400
 800c1bc:	58020800 	.word	0x58020800
 800c1c0:	58020c00 	.word	0x58020c00
 800c1c4:	58021000 	.word	0x58021000
 800c1c8:	58021400 	.word	0x58021400
 800c1cc:	58021800 	.word	0x58021800
 800c1d0:	58021c00 	.word	0x58021c00
 800c1d4:	58022400 	.word	0x58022400
 800c1d8:	2300      	movs	r3, #0
 800c1da:	69fa      	ldr	r2, [r7, #28]
 800c1dc:	f002 0203 	and.w	r2, r2, #3
 800c1e0:	0092      	lsls	r2, r2, #2
 800c1e2:	4093      	lsls	r3, r2
 800c1e4:	69ba      	ldr	r2, [r7, #24]
 800c1e6:	4313      	orrs	r3, r2
 800c1e8:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 800c1ea:	4938      	ldr	r1, [pc, #224]	@ (800c2cc <HAL_GPIO_Init+0x34c>)
 800c1ec:	69fb      	ldr	r3, [r7, #28]
 800c1ee:	089b      	lsrs	r3, r3, #2
 800c1f0:	3302      	adds	r3, #2
 800c1f2:	69ba      	ldr	r2, [r7, #24]
 800c1f4:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 800c1f8:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800c1fc:	681b      	ldr	r3, [r3, #0]
 800c1fe:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 800c200:	693b      	ldr	r3, [r7, #16]
 800c202:	43db      	mvns	r3, r3
 800c204:	69ba      	ldr	r2, [r7, #24]
 800c206:	4013      	ands	r3, r2
 800c208:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800c20a:	683b      	ldr	r3, [r7, #0]
 800c20c:	685b      	ldr	r3, [r3, #4]
 800c20e:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800c212:	2b00      	cmp	r3, #0
 800c214:	d003      	beq.n	800c21e <HAL_GPIO_Init+0x29e>
        {
          temp |= iocurrent;
 800c216:	69ba      	ldr	r2, [r7, #24]
 800c218:	693b      	ldr	r3, [r7, #16]
 800c21a:	4313      	orrs	r3, r2
 800c21c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR1 = temp;
 800c21e:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800c222:	69bb      	ldr	r3, [r7, #24]
 800c224:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 800c226:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800c22a:	685b      	ldr	r3, [r3, #4]
 800c22c:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 800c22e:	693b      	ldr	r3, [r7, #16]
 800c230:	43db      	mvns	r3, r3
 800c232:	69ba      	ldr	r2, [r7, #24]
 800c234:	4013      	ands	r3, r2
 800c236:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 800c238:	683b      	ldr	r3, [r7, #0]
 800c23a:	685b      	ldr	r3, [r3, #4]
 800c23c:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800c240:	2b00      	cmp	r3, #0
 800c242:	d003      	beq.n	800c24c <HAL_GPIO_Init+0x2cc>
        {
          temp |= iocurrent;
 800c244:	69ba      	ldr	r2, [r7, #24]
 800c246:	693b      	ldr	r3, [r7, #16]
 800c248:	4313      	orrs	r3, r2
 800c24a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR1 = temp;
 800c24c:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800c250:	69bb      	ldr	r3, [r7, #24]
 800c252:	6053      	str	r3, [r2, #4]

        temp = EXTI_CurrentCPU->EMR1;
 800c254:	697b      	ldr	r3, [r7, #20]
 800c256:	685b      	ldr	r3, [r3, #4]
 800c258:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 800c25a:	693b      	ldr	r3, [r7, #16]
 800c25c:	43db      	mvns	r3, r3
 800c25e:	69ba      	ldr	r2, [r7, #24]
 800c260:	4013      	ands	r3, r2
 800c262:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 800c264:	683b      	ldr	r3, [r7, #0]
 800c266:	685b      	ldr	r3, [r3, #4]
 800c268:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800c26c:	2b00      	cmp	r3, #0
 800c26e:	d003      	beq.n	800c278 <HAL_GPIO_Init+0x2f8>
        {
          temp |= iocurrent;
 800c270:	69ba      	ldr	r2, [r7, #24]
 800c272:	693b      	ldr	r3, [r7, #16]
 800c274:	4313      	orrs	r3, r2
 800c276:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->EMR1 = temp;
 800c278:	697b      	ldr	r3, [r7, #20]
 800c27a:	69ba      	ldr	r2, [r7, #24]
 800c27c:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI_CurrentCPU->IMR1;
 800c27e:	697b      	ldr	r3, [r7, #20]
 800c280:	681b      	ldr	r3, [r3, #0]
 800c282:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 800c284:	693b      	ldr	r3, [r7, #16]
 800c286:	43db      	mvns	r3, r3
 800c288:	69ba      	ldr	r2, [r7, #24]
 800c28a:	4013      	ands	r3, r2
 800c28c:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 800c28e:	683b      	ldr	r3, [r7, #0]
 800c290:	685b      	ldr	r3, [r3, #4]
 800c292:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800c296:	2b00      	cmp	r3, #0
 800c298:	d003      	beq.n	800c2a2 <HAL_GPIO_Init+0x322>
        {
          temp |= iocurrent;
 800c29a:	69ba      	ldr	r2, [r7, #24]
 800c29c:	693b      	ldr	r3, [r7, #16]
 800c29e:	4313      	orrs	r3, r2
 800c2a0:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->IMR1 = temp;
 800c2a2:	697b      	ldr	r3, [r7, #20]
 800c2a4:	69ba      	ldr	r2, [r7, #24]
 800c2a6:	601a      	str	r2, [r3, #0]
      }
    }

    position++;
 800c2a8:	69fb      	ldr	r3, [r7, #28]
 800c2aa:	3301      	adds	r3, #1
 800c2ac:	61fb      	str	r3, [r7, #28]
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 800c2ae:	683b      	ldr	r3, [r7, #0]
 800c2b0:	681a      	ldr	r2, [r3, #0]
 800c2b2:	69fb      	ldr	r3, [r7, #28]
 800c2b4:	fa22 f303 	lsr.w	r3, r2, r3
 800c2b8:	2b00      	cmp	r3, #0
 800c2ba:	f47f ae6b 	bne.w	800bf94 <HAL_GPIO_Init+0x14>
  }
}
 800c2be:	bf00      	nop
 800c2c0:	bf00      	nop
 800c2c2:	3724      	adds	r7, #36	@ 0x24
 800c2c4:	46bd      	mov	sp, r7
 800c2c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c2ca:	4770      	bx	lr
 800c2cc:	58000400 	.word	0x58000400

0800c2d0 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800c2d0:	b480      	push	{r7}
 800c2d2:	b083      	sub	sp, #12
 800c2d4:	af00      	add	r7, sp, #0
 800c2d6:	6078      	str	r0, [r7, #4]
 800c2d8:	460b      	mov	r3, r1
 800c2da:	807b      	strh	r3, [r7, #2]
 800c2dc:	4613      	mov	r3, r2
 800c2de:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 800c2e0:	787b      	ldrb	r3, [r7, #1]
 800c2e2:	2b00      	cmp	r3, #0
 800c2e4:	d003      	beq.n	800c2ee <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800c2e6:	887a      	ldrh	r2, [r7, #2]
 800c2e8:	687b      	ldr	r3, [r7, #4]
 800c2ea:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
  }
}
 800c2ec:	e003      	b.n	800c2f6 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
 800c2ee:	887b      	ldrh	r3, [r7, #2]
 800c2f0:	041a      	lsls	r2, r3, #16
 800c2f2:	687b      	ldr	r3, [r7, #4]
 800c2f4:	619a      	str	r2, [r3, #24]
}
 800c2f6:	bf00      	nop
 800c2f8:	370c      	adds	r7, #12
 800c2fa:	46bd      	mov	sp, r7
 800c2fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c300:	4770      	bx	lr

0800c302 <HAL_GPIO_TogglePin>:
  * @param  GPIOx: Where x can be (A..K) to select the GPIO peripheral.
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 800c302:	b480      	push	{r7}
 800c304:	b085      	sub	sp, #20
 800c306:	af00      	add	r7, sp, #0
 800c308:	6078      	str	r0, [r7, #4]
 800c30a:	460b      	mov	r3, r1
 800c30c:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 800c30e:	687b      	ldr	r3, [r7, #4]
 800c310:	695b      	ldr	r3, [r3, #20]
 800c312:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 800c314:	887a      	ldrh	r2, [r7, #2]
 800c316:	68fb      	ldr	r3, [r7, #12]
 800c318:	4013      	ands	r3, r2
 800c31a:	041a      	lsls	r2, r3, #16
 800c31c:	68fb      	ldr	r3, [r7, #12]
 800c31e:	43d9      	mvns	r1, r3
 800c320:	887b      	ldrh	r3, [r7, #2]
 800c322:	400b      	ands	r3, r1
 800c324:	431a      	orrs	r2, r3
 800c326:	687b      	ldr	r3, [r7, #4]
 800c328:	619a      	str	r2, [r3, #24]
}
 800c32a:	bf00      	nop
 800c32c:	3714      	adds	r7, #20
 800c32e:	46bd      	mov	sp, r7
 800c330:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c334:	4770      	bx	lr

0800c336 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin: Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 800c336:	b580      	push	{r7, lr}
 800c338:	b082      	sub	sp, #8
 800c33a:	af00      	add	r7, sp, #0
 800c33c:	4603      	mov	r3, r0
 800c33e:	80fb      	strh	r3, [r7, #6]
    __HAL_GPIO_EXTID2_CLEAR_IT(GPIO_Pin);
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
  }
#else
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00U)
 800c340:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800c344:	f8d3 2088 	ldr.w	r2, [r3, #136]	@ 0x88
 800c348:	88fb      	ldrh	r3, [r7, #6]
 800c34a:	4013      	ands	r3, r2
 800c34c:	2b00      	cmp	r3, #0
 800c34e:	d008      	beq.n	800c362 <HAL_GPIO_EXTI_IRQHandler+0x2c>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 800c350:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800c354:	88fb      	ldrh	r3, [r7, #6]
 800c356:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 800c35a:	88fb      	ldrh	r3, [r7, #6]
 800c35c:	4618      	mov	r0, r3
 800c35e:	f000 f804 	bl	800c36a <HAL_GPIO_EXTI_Callback>
  }
#endif
}
 800c362:	bf00      	nop
 800c364:	3708      	adds	r7, #8
 800c366:	46bd      	mov	sp, r7
 800c368:	bd80      	pop	{r7, pc}

0800c36a <HAL_GPIO_EXTI_Callback>:
  * @brief  EXTI line detection callback.
  * @param  GPIO_Pin: Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 800c36a:	b480      	push	{r7}
 800c36c:	b083      	sub	sp, #12
 800c36e:	af00      	add	r7, sp, #0
 800c370:	4603      	mov	r3, r0
 800c372:	80fb      	strh	r3, [r7, #6]
  UNUSED(GPIO_Pin);

  /* NOTE: This function Should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Callback could be implemented in the user file
   */
}
 800c374:	bf00      	nop
 800c376:	370c      	adds	r7, #12
 800c378:	46bd      	mov	sp, r7
 800c37a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c37e:	4770      	bx	lr

0800c380 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 800c380:	b580      	push	{r7, lr}
 800c382:	b082      	sub	sp, #8
 800c384:	af00      	add	r7, sp, #0
 800c386:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 800c388:	687b      	ldr	r3, [r7, #4]
 800c38a:	2b00      	cmp	r3, #0
 800c38c:	d101      	bne.n	800c392 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 800c38e:	2301      	movs	r3, #1
 800c390:	e08b      	b.n	800c4aa <HAL_I2C_Init+0x12a>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 800c392:	687b      	ldr	r3, [r7, #4]
 800c394:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800c398:	b2db      	uxtb	r3, r3
 800c39a:	2b00      	cmp	r3, #0
 800c39c:	d106      	bne.n	800c3ac <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 800c39e:	687b      	ldr	r3, [r7, #4]
 800c3a0:	2200      	movs	r2, #0
 800c3a2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 800c3a6:	6878      	ldr	r0, [r7, #4]
 800c3a8:	f7f6 fc44 	bl	8002c34 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 800c3ac:	687b      	ldr	r3, [r7, #4]
 800c3ae:	2224      	movs	r2, #36	@ 0x24
 800c3b0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 800c3b4:	687b      	ldr	r3, [r7, #4]
 800c3b6:	681b      	ldr	r3, [r3, #0]
 800c3b8:	681a      	ldr	r2, [r3, #0]
 800c3ba:	687b      	ldr	r3, [r7, #4]
 800c3bc:	681b      	ldr	r3, [r3, #0]
 800c3be:	f022 0201 	bic.w	r2, r2, #1
 800c3c2:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 800c3c4:	687b      	ldr	r3, [r7, #4]
 800c3c6:	685a      	ldr	r2, [r3, #4]
 800c3c8:	687b      	ldr	r3, [r7, #4]
 800c3ca:	681b      	ldr	r3, [r3, #0]
 800c3cc:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 800c3d0:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 800c3d2:	687b      	ldr	r3, [r7, #4]
 800c3d4:	681b      	ldr	r3, [r3, #0]
 800c3d6:	689a      	ldr	r2, [r3, #8]
 800c3d8:	687b      	ldr	r3, [r7, #4]
 800c3da:	681b      	ldr	r3, [r3, #0]
 800c3dc:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 800c3e0:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 800c3e2:	687b      	ldr	r3, [r7, #4]
 800c3e4:	68db      	ldr	r3, [r3, #12]
 800c3e6:	2b01      	cmp	r3, #1
 800c3e8:	d107      	bne.n	800c3fa <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 800c3ea:	687b      	ldr	r3, [r7, #4]
 800c3ec:	689a      	ldr	r2, [r3, #8]
 800c3ee:	687b      	ldr	r3, [r7, #4]
 800c3f0:	681b      	ldr	r3, [r3, #0]
 800c3f2:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800c3f6:	609a      	str	r2, [r3, #8]
 800c3f8:	e006      	b.n	800c408 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 800c3fa:	687b      	ldr	r3, [r7, #4]
 800c3fc:	689a      	ldr	r2, [r3, #8]
 800c3fe:	687b      	ldr	r3, [r7, #4]
 800c400:	681b      	ldr	r3, [r3, #0]
 800c402:	f442 4204 	orr.w	r2, r2, #33792	@ 0x8400
 800c406:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 800c408:	687b      	ldr	r3, [r7, #4]
 800c40a:	68db      	ldr	r3, [r3, #12]
 800c40c:	2b02      	cmp	r3, #2
 800c40e:	d108      	bne.n	800c422 <HAL_I2C_Init+0xa2>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 800c410:	687b      	ldr	r3, [r7, #4]
 800c412:	681b      	ldr	r3, [r3, #0]
 800c414:	685a      	ldr	r2, [r3, #4]
 800c416:	687b      	ldr	r3, [r7, #4]
 800c418:	681b      	ldr	r3, [r3, #0]
 800c41a:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800c41e:	605a      	str	r2, [r3, #4]
 800c420:	e007      	b.n	800c432 <HAL_I2C_Init+0xb2>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 800c422:	687b      	ldr	r3, [r7, #4]
 800c424:	681b      	ldr	r3, [r3, #0]
 800c426:	685a      	ldr	r2, [r3, #4]
 800c428:	687b      	ldr	r3, [r7, #4]
 800c42a:	681b      	ldr	r3, [r3, #0]
 800c42c:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800c430:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 800c432:	687b      	ldr	r3, [r7, #4]
 800c434:	681b      	ldr	r3, [r3, #0]
 800c436:	6859      	ldr	r1, [r3, #4]
 800c438:	687b      	ldr	r3, [r7, #4]
 800c43a:	681a      	ldr	r2, [r3, #0]
 800c43c:	4b1d      	ldr	r3, [pc, #116]	@ (800c4b4 <HAL_I2C_Init+0x134>)
 800c43e:	430b      	orrs	r3, r1
 800c440:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 800c442:	687b      	ldr	r3, [r7, #4]
 800c444:	681b      	ldr	r3, [r3, #0]
 800c446:	68da      	ldr	r2, [r3, #12]
 800c448:	687b      	ldr	r3, [r7, #4]
 800c44a:	681b      	ldr	r3, [r3, #0]
 800c44c:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 800c450:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 800c452:	687b      	ldr	r3, [r7, #4]
 800c454:	691a      	ldr	r2, [r3, #16]
 800c456:	687b      	ldr	r3, [r7, #4]
 800c458:	695b      	ldr	r3, [r3, #20]
 800c45a:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 800c45e:	687b      	ldr	r3, [r7, #4]
 800c460:	699b      	ldr	r3, [r3, #24]
 800c462:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 800c464:	687b      	ldr	r3, [r7, #4]
 800c466:	681b      	ldr	r3, [r3, #0]
 800c468:	430a      	orrs	r2, r1
 800c46a:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 800c46c:	687b      	ldr	r3, [r7, #4]
 800c46e:	69d9      	ldr	r1, [r3, #28]
 800c470:	687b      	ldr	r3, [r7, #4]
 800c472:	6a1a      	ldr	r2, [r3, #32]
 800c474:	687b      	ldr	r3, [r7, #4]
 800c476:	681b      	ldr	r3, [r3, #0]
 800c478:	430a      	orrs	r2, r1
 800c47a:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 800c47c:	687b      	ldr	r3, [r7, #4]
 800c47e:	681b      	ldr	r3, [r3, #0]
 800c480:	681a      	ldr	r2, [r3, #0]
 800c482:	687b      	ldr	r3, [r7, #4]
 800c484:	681b      	ldr	r3, [r3, #0]
 800c486:	f042 0201 	orr.w	r2, r2, #1
 800c48a:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800c48c:	687b      	ldr	r3, [r7, #4]
 800c48e:	2200      	movs	r2, #0
 800c490:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 800c492:	687b      	ldr	r3, [r7, #4]
 800c494:	2220      	movs	r2, #32
 800c496:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 800c49a:	687b      	ldr	r3, [r7, #4]
 800c49c:	2200      	movs	r2, #0
 800c49e:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 800c4a0:	687b      	ldr	r3, [r7, #4]
 800c4a2:	2200      	movs	r2, #0
 800c4a4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  return HAL_OK;
 800c4a8:	2300      	movs	r3, #0
}
 800c4aa:	4618      	mov	r0, r3
 800c4ac:	3708      	adds	r7, #8
 800c4ae:	46bd      	mov	sp, r7
 800c4b0:	bd80      	pop	{r7, pc}
 800c4b2:	bf00      	nop
 800c4b4:	02008000 	.word	0x02008000

0800c4b8 <HAL_I2C_Mem_Write>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                    uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800c4b8:	b580      	push	{r7, lr}
 800c4ba:	b088      	sub	sp, #32
 800c4bc:	af02      	add	r7, sp, #8
 800c4be:	60f8      	str	r0, [r7, #12]
 800c4c0:	4608      	mov	r0, r1
 800c4c2:	4611      	mov	r1, r2
 800c4c4:	461a      	mov	r2, r3
 800c4c6:	4603      	mov	r3, r0
 800c4c8:	817b      	strh	r3, [r7, #10]
 800c4ca:	460b      	mov	r3, r1
 800c4cc:	813b      	strh	r3, [r7, #8]
 800c4ce:	4613      	mov	r3, r2
 800c4d0:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800c4d2:	68fb      	ldr	r3, [r7, #12]
 800c4d4:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800c4d8:	b2db      	uxtb	r3, r3
 800c4da:	2b20      	cmp	r3, #32
 800c4dc:	f040 80f9 	bne.w	800c6d2 <HAL_I2C_Mem_Write+0x21a>
  {
    if ((pData == NULL) || (Size == 0U))
 800c4e0:	6a3b      	ldr	r3, [r7, #32]
 800c4e2:	2b00      	cmp	r3, #0
 800c4e4:	d002      	beq.n	800c4ec <HAL_I2C_Mem_Write+0x34>
 800c4e6:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800c4e8:	2b00      	cmp	r3, #0
 800c4ea:	d105      	bne.n	800c4f8 <HAL_I2C_Mem_Write+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 800c4ec:	68fb      	ldr	r3, [r7, #12]
 800c4ee:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800c4f2:	645a      	str	r2, [r3, #68]	@ 0x44
      return  HAL_ERROR;
 800c4f4:	2301      	movs	r3, #1
 800c4f6:	e0ed      	b.n	800c6d4 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800c4f8:	68fb      	ldr	r3, [r7, #12]
 800c4fa:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800c4fe:	2b01      	cmp	r3, #1
 800c500:	d101      	bne.n	800c506 <HAL_I2C_Mem_Write+0x4e>
 800c502:	2302      	movs	r3, #2
 800c504:	e0e6      	b.n	800c6d4 <HAL_I2C_Mem_Write+0x21c>
 800c506:	68fb      	ldr	r3, [r7, #12]
 800c508:	2201      	movs	r2, #1
 800c50a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 800c50e:	f7f9 fbef 	bl	8005cf0 <HAL_GetTick>
 800c512:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 800c514:	697b      	ldr	r3, [r7, #20]
 800c516:	9300      	str	r3, [sp, #0]
 800c518:	2319      	movs	r3, #25
 800c51a:	2201      	movs	r2, #1
 800c51c:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 800c520:	68f8      	ldr	r0, [r7, #12]
 800c522:	f000 fac3 	bl	800caac <I2C_WaitOnFlagUntilTimeout>
 800c526:	4603      	mov	r3, r0
 800c528:	2b00      	cmp	r3, #0
 800c52a:	d001      	beq.n	800c530 <HAL_I2C_Mem_Write+0x78>
    {
      return HAL_ERROR;
 800c52c:	2301      	movs	r3, #1
 800c52e:	e0d1      	b.n	800c6d4 <HAL_I2C_Mem_Write+0x21c>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 800c530:	68fb      	ldr	r3, [r7, #12]
 800c532:	2221      	movs	r2, #33	@ 0x21
 800c534:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 800c538:	68fb      	ldr	r3, [r7, #12]
 800c53a:	2240      	movs	r2, #64	@ 0x40
 800c53c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800c540:	68fb      	ldr	r3, [r7, #12]
 800c542:	2200      	movs	r2, #0
 800c544:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 800c546:	68fb      	ldr	r3, [r7, #12]
 800c548:	6a3a      	ldr	r2, [r7, #32]
 800c54a:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 800c54c:	68fb      	ldr	r3, [r7, #12]
 800c54e:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 800c550:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 800c552:	68fb      	ldr	r3, [r7, #12]
 800c554:	2200      	movs	r2, #0
 800c556:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 800c558:	88f8      	ldrh	r0, [r7, #6]
 800c55a:	893a      	ldrh	r2, [r7, #8]
 800c55c:	8979      	ldrh	r1, [r7, #10]
 800c55e:	697b      	ldr	r3, [r7, #20]
 800c560:	9301      	str	r3, [sp, #4]
 800c562:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c564:	9300      	str	r3, [sp, #0]
 800c566:	4603      	mov	r3, r0
 800c568:	68f8      	ldr	r0, [r7, #12]
 800c56a:	f000 f9d3 	bl	800c914 <I2C_RequestMemoryWrite>
 800c56e:	4603      	mov	r3, r0
 800c570:	2b00      	cmp	r3, #0
 800c572:	d005      	beq.n	800c580 <HAL_I2C_Mem_Write+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800c574:	68fb      	ldr	r3, [r7, #12]
 800c576:	2200      	movs	r2, #0
 800c578:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      return HAL_ERROR;
 800c57c:	2301      	movs	r3, #1
 800c57e:	e0a9      	b.n	800c6d4 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800c580:	68fb      	ldr	r3, [r7, #12]
 800c582:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800c584:	b29b      	uxth	r3, r3
 800c586:	2bff      	cmp	r3, #255	@ 0xff
 800c588:	d90e      	bls.n	800c5a8 <HAL_I2C_Mem_Write+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 800c58a:	68fb      	ldr	r3, [r7, #12]
 800c58c:	22ff      	movs	r2, #255	@ 0xff
 800c58e:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 800c590:	68fb      	ldr	r3, [r7, #12]
 800c592:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800c594:	b2da      	uxtb	r2, r3
 800c596:	8979      	ldrh	r1, [r7, #10]
 800c598:	2300      	movs	r3, #0
 800c59a:	9300      	str	r3, [sp, #0]
 800c59c:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 800c5a0:	68f8      	ldr	r0, [r7, #12]
 800c5a2:	f000 fc47 	bl	800ce34 <I2C_TransferConfig>
 800c5a6:	e00f      	b.n	800c5c8 <HAL_I2C_Mem_Write+0x110>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 800c5a8:	68fb      	ldr	r3, [r7, #12]
 800c5aa:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800c5ac:	b29a      	uxth	r2, r3
 800c5ae:	68fb      	ldr	r3, [r7, #12]
 800c5b0:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 800c5b2:	68fb      	ldr	r3, [r7, #12]
 800c5b4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800c5b6:	b2da      	uxtb	r2, r3
 800c5b8:	8979      	ldrh	r1, [r7, #10]
 800c5ba:	2300      	movs	r3, #0
 800c5bc:	9300      	str	r3, [sp, #0]
 800c5be:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800c5c2:	68f8      	ldr	r0, [r7, #12]
 800c5c4:	f000 fc36 	bl	800ce34 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800c5c8:	697a      	ldr	r2, [r7, #20]
 800c5ca:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800c5cc:	68f8      	ldr	r0, [r7, #12]
 800c5ce:	f000 fac6 	bl	800cb5e <I2C_WaitOnTXISFlagUntilTimeout>
 800c5d2:	4603      	mov	r3, r0
 800c5d4:	2b00      	cmp	r3, #0
 800c5d6:	d001      	beq.n	800c5dc <HAL_I2C_Mem_Write+0x124>
      {
        return HAL_ERROR;
 800c5d8:	2301      	movs	r3, #1
 800c5da:	e07b      	b.n	800c6d4 <HAL_I2C_Mem_Write+0x21c>
      }

      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 800c5dc:	68fb      	ldr	r3, [r7, #12]
 800c5de:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800c5e0:	781a      	ldrb	r2, [r3, #0]
 800c5e2:	68fb      	ldr	r3, [r7, #12]
 800c5e4:	681b      	ldr	r3, [r3, #0]
 800c5e6:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800c5e8:	68fb      	ldr	r3, [r7, #12]
 800c5ea:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800c5ec:	1c5a      	adds	r2, r3, #1
 800c5ee:	68fb      	ldr	r3, [r7, #12]
 800c5f0:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 800c5f2:	68fb      	ldr	r3, [r7, #12]
 800c5f4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800c5f6:	b29b      	uxth	r3, r3
 800c5f8:	3b01      	subs	r3, #1
 800c5fa:	b29a      	uxth	r2, r3
 800c5fc:	68fb      	ldr	r3, [r7, #12]
 800c5fe:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 800c600:	68fb      	ldr	r3, [r7, #12]
 800c602:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800c604:	3b01      	subs	r3, #1
 800c606:	b29a      	uxth	r2, r3
 800c608:	68fb      	ldr	r3, [r7, #12]
 800c60a:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 800c60c:	68fb      	ldr	r3, [r7, #12]
 800c60e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800c610:	b29b      	uxth	r3, r3
 800c612:	2b00      	cmp	r3, #0
 800c614:	d034      	beq.n	800c680 <HAL_I2C_Mem_Write+0x1c8>
 800c616:	68fb      	ldr	r3, [r7, #12]
 800c618:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800c61a:	2b00      	cmp	r3, #0
 800c61c:	d130      	bne.n	800c680 <HAL_I2C_Mem_Write+0x1c8>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 800c61e:	697b      	ldr	r3, [r7, #20]
 800c620:	9300      	str	r3, [sp, #0]
 800c622:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c624:	2200      	movs	r2, #0
 800c626:	2180      	movs	r1, #128	@ 0x80
 800c628:	68f8      	ldr	r0, [r7, #12]
 800c62a:	f000 fa3f 	bl	800caac <I2C_WaitOnFlagUntilTimeout>
 800c62e:	4603      	mov	r3, r0
 800c630:	2b00      	cmp	r3, #0
 800c632:	d001      	beq.n	800c638 <HAL_I2C_Mem_Write+0x180>
        {
          return HAL_ERROR;
 800c634:	2301      	movs	r3, #1
 800c636:	e04d      	b.n	800c6d4 <HAL_I2C_Mem_Write+0x21c>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800c638:	68fb      	ldr	r3, [r7, #12]
 800c63a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800c63c:	b29b      	uxth	r3, r3
 800c63e:	2bff      	cmp	r3, #255	@ 0xff
 800c640:	d90e      	bls.n	800c660 <HAL_I2C_Mem_Write+0x1a8>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 800c642:	68fb      	ldr	r3, [r7, #12]
 800c644:	22ff      	movs	r2, #255	@ 0xff
 800c646:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 800c648:	68fb      	ldr	r3, [r7, #12]
 800c64a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800c64c:	b2da      	uxtb	r2, r3
 800c64e:	8979      	ldrh	r1, [r7, #10]
 800c650:	2300      	movs	r3, #0
 800c652:	9300      	str	r3, [sp, #0]
 800c654:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 800c658:	68f8      	ldr	r0, [r7, #12]
 800c65a:	f000 fbeb 	bl	800ce34 <I2C_TransferConfig>
 800c65e:	e00f      	b.n	800c680 <HAL_I2C_Mem_Write+0x1c8>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 800c660:	68fb      	ldr	r3, [r7, #12]
 800c662:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800c664:	b29a      	uxth	r2, r3
 800c666:	68fb      	ldr	r3, [r7, #12]
 800c668:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 800c66a:	68fb      	ldr	r3, [r7, #12]
 800c66c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800c66e:	b2da      	uxtb	r2, r3
 800c670:	8979      	ldrh	r1, [r7, #10]
 800c672:	2300      	movs	r3, #0
 800c674:	9300      	str	r3, [sp, #0]
 800c676:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800c67a:	68f8      	ldr	r0, [r7, #12]
 800c67c:	f000 fbda 	bl	800ce34 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }

    } while (hi2c->XferCount > 0U);
 800c680:	68fb      	ldr	r3, [r7, #12]
 800c682:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800c684:	b29b      	uxth	r3, r3
 800c686:	2b00      	cmp	r3, #0
 800c688:	d19e      	bne.n	800c5c8 <HAL_I2C_Mem_Write+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800c68a:	697a      	ldr	r2, [r7, #20]
 800c68c:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800c68e:	68f8      	ldr	r0, [r7, #12]
 800c690:	f000 faac 	bl	800cbec <I2C_WaitOnSTOPFlagUntilTimeout>
 800c694:	4603      	mov	r3, r0
 800c696:	2b00      	cmp	r3, #0
 800c698:	d001      	beq.n	800c69e <HAL_I2C_Mem_Write+0x1e6>
    {
      return HAL_ERROR;
 800c69a:	2301      	movs	r3, #1
 800c69c:	e01a      	b.n	800c6d4 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800c69e:	68fb      	ldr	r3, [r7, #12]
 800c6a0:	681b      	ldr	r3, [r3, #0]
 800c6a2:	2220      	movs	r2, #32
 800c6a4:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 800c6a6:	68fb      	ldr	r3, [r7, #12]
 800c6a8:	681b      	ldr	r3, [r3, #0]
 800c6aa:	6859      	ldr	r1, [r3, #4]
 800c6ac:	68fb      	ldr	r3, [r7, #12]
 800c6ae:	681a      	ldr	r2, [r3, #0]
 800c6b0:	4b0a      	ldr	r3, [pc, #40]	@ (800c6dc <HAL_I2C_Mem_Write+0x224>)
 800c6b2:	400b      	ands	r3, r1
 800c6b4:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 800c6b6:	68fb      	ldr	r3, [r7, #12]
 800c6b8:	2220      	movs	r2, #32
 800c6ba:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 800c6be:	68fb      	ldr	r3, [r7, #12]
 800c6c0:	2200      	movs	r2, #0
 800c6c2:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800c6c6:	68fb      	ldr	r3, [r7, #12]
 800c6c8:	2200      	movs	r2, #0
 800c6ca:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 800c6ce:	2300      	movs	r3, #0
 800c6d0:	e000      	b.n	800c6d4 <HAL_I2C_Mem_Write+0x21c>
  }
  else
  {
    return HAL_BUSY;
 800c6d2:	2302      	movs	r3, #2
  }
}
 800c6d4:	4618      	mov	r0, r3
 800c6d6:	3718      	adds	r7, #24
 800c6d8:	46bd      	mov	sp, r7
 800c6da:	bd80      	pop	{r7, pc}
 800c6dc:	fe00e800 	.word	0xfe00e800

0800c6e0 <HAL_I2C_Mem_Read>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                   uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800c6e0:	b580      	push	{r7, lr}
 800c6e2:	b088      	sub	sp, #32
 800c6e4:	af02      	add	r7, sp, #8
 800c6e6:	60f8      	str	r0, [r7, #12]
 800c6e8:	4608      	mov	r0, r1
 800c6ea:	4611      	mov	r1, r2
 800c6ec:	461a      	mov	r2, r3
 800c6ee:	4603      	mov	r3, r0
 800c6f0:	817b      	strh	r3, [r7, #10]
 800c6f2:	460b      	mov	r3, r1
 800c6f4:	813b      	strh	r3, [r7, #8]
 800c6f6:	4613      	mov	r3, r2
 800c6f8:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800c6fa:	68fb      	ldr	r3, [r7, #12]
 800c6fc:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800c700:	b2db      	uxtb	r3, r3
 800c702:	2b20      	cmp	r3, #32
 800c704:	f040 80fd 	bne.w	800c902 <HAL_I2C_Mem_Read+0x222>
  {
    if ((pData == NULL) || (Size == 0U))
 800c708:	6a3b      	ldr	r3, [r7, #32]
 800c70a:	2b00      	cmp	r3, #0
 800c70c:	d002      	beq.n	800c714 <HAL_I2C_Mem_Read+0x34>
 800c70e:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800c710:	2b00      	cmp	r3, #0
 800c712:	d105      	bne.n	800c720 <HAL_I2C_Mem_Read+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 800c714:	68fb      	ldr	r3, [r7, #12]
 800c716:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800c71a:	645a      	str	r2, [r3, #68]	@ 0x44
      return  HAL_ERROR;
 800c71c:	2301      	movs	r3, #1
 800c71e:	e0f1      	b.n	800c904 <HAL_I2C_Mem_Read+0x224>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800c720:	68fb      	ldr	r3, [r7, #12]
 800c722:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800c726:	2b01      	cmp	r3, #1
 800c728:	d101      	bne.n	800c72e <HAL_I2C_Mem_Read+0x4e>
 800c72a:	2302      	movs	r3, #2
 800c72c:	e0ea      	b.n	800c904 <HAL_I2C_Mem_Read+0x224>
 800c72e:	68fb      	ldr	r3, [r7, #12]
 800c730:	2201      	movs	r2, #1
 800c732:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 800c736:	f7f9 fadb 	bl	8005cf0 <HAL_GetTick>
 800c73a:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 800c73c:	697b      	ldr	r3, [r7, #20]
 800c73e:	9300      	str	r3, [sp, #0]
 800c740:	2319      	movs	r3, #25
 800c742:	2201      	movs	r2, #1
 800c744:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 800c748:	68f8      	ldr	r0, [r7, #12]
 800c74a:	f000 f9af 	bl	800caac <I2C_WaitOnFlagUntilTimeout>
 800c74e:	4603      	mov	r3, r0
 800c750:	2b00      	cmp	r3, #0
 800c752:	d001      	beq.n	800c758 <HAL_I2C_Mem_Read+0x78>
    {
      return HAL_ERROR;
 800c754:	2301      	movs	r3, #1
 800c756:	e0d5      	b.n	800c904 <HAL_I2C_Mem_Read+0x224>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 800c758:	68fb      	ldr	r3, [r7, #12]
 800c75a:	2222      	movs	r2, #34	@ 0x22
 800c75c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 800c760:	68fb      	ldr	r3, [r7, #12]
 800c762:	2240      	movs	r2, #64	@ 0x40
 800c764:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800c768:	68fb      	ldr	r3, [r7, #12]
 800c76a:	2200      	movs	r2, #0
 800c76c:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 800c76e:	68fb      	ldr	r3, [r7, #12]
 800c770:	6a3a      	ldr	r2, [r7, #32]
 800c772:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 800c774:	68fb      	ldr	r3, [r7, #12]
 800c776:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 800c778:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 800c77a:	68fb      	ldr	r3, [r7, #12]
 800c77c:	2200      	movs	r2, #0
 800c77e:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 800c780:	88f8      	ldrh	r0, [r7, #6]
 800c782:	893a      	ldrh	r2, [r7, #8]
 800c784:	8979      	ldrh	r1, [r7, #10]
 800c786:	697b      	ldr	r3, [r7, #20]
 800c788:	9301      	str	r3, [sp, #4]
 800c78a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c78c:	9300      	str	r3, [sp, #0]
 800c78e:	4603      	mov	r3, r0
 800c790:	68f8      	ldr	r0, [r7, #12]
 800c792:	f000 f913 	bl	800c9bc <I2C_RequestMemoryRead>
 800c796:	4603      	mov	r3, r0
 800c798:	2b00      	cmp	r3, #0
 800c79a:	d005      	beq.n	800c7a8 <HAL_I2C_Mem_Read+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800c79c:	68fb      	ldr	r3, [r7, #12]
 800c79e:	2200      	movs	r2, #0
 800c7a0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      return HAL_ERROR;
 800c7a4:	2301      	movs	r3, #1
 800c7a6:	e0ad      	b.n	800c904 <HAL_I2C_Mem_Read+0x224>
    }

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800c7a8:	68fb      	ldr	r3, [r7, #12]
 800c7aa:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800c7ac:	b29b      	uxth	r3, r3
 800c7ae:	2bff      	cmp	r3, #255	@ 0xff
 800c7b0:	d90e      	bls.n	800c7d0 <HAL_I2C_Mem_Read+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 800c7b2:	68fb      	ldr	r3, [r7, #12]
 800c7b4:	22ff      	movs	r2, #255	@ 0xff
 800c7b6:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 800c7b8:	68fb      	ldr	r3, [r7, #12]
 800c7ba:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800c7bc:	b2da      	uxtb	r2, r3
 800c7be:	8979      	ldrh	r1, [r7, #10]
 800c7c0:	4b52      	ldr	r3, [pc, #328]	@ (800c90c <HAL_I2C_Mem_Read+0x22c>)
 800c7c2:	9300      	str	r3, [sp, #0]
 800c7c4:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 800c7c8:	68f8      	ldr	r0, [r7, #12]
 800c7ca:	f000 fb33 	bl	800ce34 <I2C_TransferConfig>
 800c7ce:	e00f      	b.n	800c7f0 <HAL_I2C_Mem_Read+0x110>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 800c7d0:	68fb      	ldr	r3, [r7, #12]
 800c7d2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800c7d4:	b29a      	uxth	r2, r3
 800c7d6:	68fb      	ldr	r3, [r7, #12]
 800c7d8:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 800c7da:	68fb      	ldr	r3, [r7, #12]
 800c7dc:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800c7de:	b2da      	uxtb	r2, r3
 800c7e0:	8979      	ldrh	r1, [r7, #10]
 800c7e2:	4b4a      	ldr	r3, [pc, #296]	@ (800c90c <HAL_I2C_Mem_Read+0x22c>)
 800c7e4:	9300      	str	r3, [sp, #0]
 800c7e6:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800c7ea:	68f8      	ldr	r0, [r7, #12]
 800c7ec:	f000 fb22 	bl	800ce34 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_RXNE, RESET, Timeout, tickstart) != HAL_OK)
 800c7f0:	697b      	ldr	r3, [r7, #20]
 800c7f2:	9300      	str	r3, [sp, #0]
 800c7f4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c7f6:	2200      	movs	r2, #0
 800c7f8:	2104      	movs	r1, #4
 800c7fa:	68f8      	ldr	r0, [r7, #12]
 800c7fc:	f000 f956 	bl	800caac <I2C_WaitOnFlagUntilTimeout>
 800c800:	4603      	mov	r3, r0
 800c802:	2b00      	cmp	r3, #0
 800c804:	d001      	beq.n	800c80a <HAL_I2C_Mem_Read+0x12a>
      {
        return HAL_ERROR;
 800c806:	2301      	movs	r3, #1
 800c808:	e07c      	b.n	800c904 <HAL_I2C_Mem_Read+0x224>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 800c80a:	68fb      	ldr	r3, [r7, #12]
 800c80c:	681b      	ldr	r3, [r3, #0]
 800c80e:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800c810:	68fb      	ldr	r3, [r7, #12]
 800c812:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800c814:	b2d2      	uxtb	r2, r2
 800c816:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800c818:	68fb      	ldr	r3, [r7, #12]
 800c81a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800c81c:	1c5a      	adds	r2, r3, #1
 800c81e:	68fb      	ldr	r3, [r7, #12]
 800c820:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferSize--;
 800c822:	68fb      	ldr	r3, [r7, #12]
 800c824:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800c826:	3b01      	subs	r3, #1
 800c828:	b29a      	uxth	r2, r3
 800c82a:	68fb      	ldr	r3, [r7, #12]
 800c82c:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 800c82e:	68fb      	ldr	r3, [r7, #12]
 800c830:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800c832:	b29b      	uxth	r3, r3
 800c834:	3b01      	subs	r3, #1
 800c836:	b29a      	uxth	r2, r3
 800c838:	68fb      	ldr	r3, [r7, #12]
 800c83a:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 800c83c:	68fb      	ldr	r3, [r7, #12]
 800c83e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800c840:	b29b      	uxth	r3, r3
 800c842:	2b00      	cmp	r3, #0
 800c844:	d034      	beq.n	800c8b0 <HAL_I2C_Mem_Read+0x1d0>
 800c846:	68fb      	ldr	r3, [r7, #12]
 800c848:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800c84a:	2b00      	cmp	r3, #0
 800c84c:	d130      	bne.n	800c8b0 <HAL_I2C_Mem_Read+0x1d0>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 800c84e:	697b      	ldr	r3, [r7, #20]
 800c850:	9300      	str	r3, [sp, #0]
 800c852:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c854:	2200      	movs	r2, #0
 800c856:	2180      	movs	r1, #128	@ 0x80
 800c858:	68f8      	ldr	r0, [r7, #12]
 800c85a:	f000 f927 	bl	800caac <I2C_WaitOnFlagUntilTimeout>
 800c85e:	4603      	mov	r3, r0
 800c860:	2b00      	cmp	r3, #0
 800c862:	d001      	beq.n	800c868 <HAL_I2C_Mem_Read+0x188>
        {
          return HAL_ERROR;
 800c864:	2301      	movs	r3, #1
 800c866:	e04d      	b.n	800c904 <HAL_I2C_Mem_Read+0x224>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800c868:	68fb      	ldr	r3, [r7, #12]
 800c86a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800c86c:	b29b      	uxth	r3, r3
 800c86e:	2bff      	cmp	r3, #255	@ 0xff
 800c870:	d90e      	bls.n	800c890 <HAL_I2C_Mem_Read+0x1b0>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 800c872:	68fb      	ldr	r3, [r7, #12]
 800c874:	22ff      	movs	r2, #255	@ 0xff
 800c876:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t) hi2c->XferSize, I2C_RELOAD_MODE,
 800c878:	68fb      	ldr	r3, [r7, #12]
 800c87a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800c87c:	b2da      	uxtb	r2, r3
 800c87e:	8979      	ldrh	r1, [r7, #10]
 800c880:	2300      	movs	r3, #0
 800c882:	9300      	str	r3, [sp, #0]
 800c884:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 800c888:	68f8      	ldr	r0, [r7, #12]
 800c88a:	f000 fad3 	bl	800ce34 <I2C_TransferConfig>
 800c88e:	e00f      	b.n	800c8b0 <HAL_I2C_Mem_Read+0x1d0>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 800c890:	68fb      	ldr	r3, [r7, #12]
 800c892:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800c894:	b29a      	uxth	r2, r3
 800c896:	68fb      	ldr	r3, [r7, #12]
 800c898:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 800c89a:	68fb      	ldr	r3, [r7, #12]
 800c89c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800c89e:	b2da      	uxtb	r2, r3
 800c8a0:	8979      	ldrh	r1, [r7, #10]
 800c8a2:	2300      	movs	r3, #0
 800c8a4:	9300      	str	r3, [sp, #0]
 800c8a6:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800c8aa:	68f8      	ldr	r0, [r7, #12]
 800c8ac:	f000 fac2 	bl	800ce34 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }
    } while (hi2c->XferCount > 0U);
 800c8b0:	68fb      	ldr	r3, [r7, #12]
 800c8b2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800c8b4:	b29b      	uxth	r3, r3
 800c8b6:	2b00      	cmp	r3, #0
 800c8b8:	d19a      	bne.n	800c7f0 <HAL_I2C_Mem_Read+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800c8ba:	697a      	ldr	r2, [r7, #20]
 800c8bc:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800c8be:	68f8      	ldr	r0, [r7, #12]
 800c8c0:	f000 f994 	bl	800cbec <I2C_WaitOnSTOPFlagUntilTimeout>
 800c8c4:	4603      	mov	r3, r0
 800c8c6:	2b00      	cmp	r3, #0
 800c8c8:	d001      	beq.n	800c8ce <HAL_I2C_Mem_Read+0x1ee>
    {
      return HAL_ERROR;
 800c8ca:	2301      	movs	r3, #1
 800c8cc:	e01a      	b.n	800c904 <HAL_I2C_Mem_Read+0x224>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800c8ce:	68fb      	ldr	r3, [r7, #12]
 800c8d0:	681b      	ldr	r3, [r3, #0]
 800c8d2:	2220      	movs	r2, #32
 800c8d4:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 800c8d6:	68fb      	ldr	r3, [r7, #12]
 800c8d8:	681b      	ldr	r3, [r3, #0]
 800c8da:	6859      	ldr	r1, [r3, #4]
 800c8dc:	68fb      	ldr	r3, [r7, #12]
 800c8de:	681a      	ldr	r2, [r3, #0]
 800c8e0:	4b0b      	ldr	r3, [pc, #44]	@ (800c910 <HAL_I2C_Mem_Read+0x230>)
 800c8e2:	400b      	ands	r3, r1
 800c8e4:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 800c8e6:	68fb      	ldr	r3, [r7, #12]
 800c8e8:	2220      	movs	r2, #32
 800c8ea:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 800c8ee:	68fb      	ldr	r3, [r7, #12]
 800c8f0:	2200      	movs	r2, #0
 800c8f2:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800c8f6:	68fb      	ldr	r3, [r7, #12]
 800c8f8:	2200      	movs	r2, #0
 800c8fa:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 800c8fe:	2300      	movs	r3, #0
 800c900:	e000      	b.n	800c904 <HAL_I2C_Mem_Read+0x224>
  }
  else
  {
    return HAL_BUSY;
 800c902:	2302      	movs	r3, #2
  }
}
 800c904:	4618      	mov	r0, r3
 800c906:	3718      	adds	r7, #24
 800c908:	46bd      	mov	sp, r7
 800c90a:	bd80      	pop	{r7, pc}
 800c90c:	80002400 	.word	0x80002400
 800c910:	fe00e800 	.word	0xfe00e800

0800c914 <I2C_RequestMemoryWrite>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                                uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                                uint32_t Tickstart)
{
 800c914:	b580      	push	{r7, lr}
 800c916:	b086      	sub	sp, #24
 800c918:	af02      	add	r7, sp, #8
 800c91a:	60f8      	str	r0, [r7, #12]
 800c91c:	4608      	mov	r0, r1
 800c91e:	4611      	mov	r1, r2
 800c920:	461a      	mov	r2, r3
 800c922:	4603      	mov	r3, r0
 800c924:	817b      	strh	r3, [r7, #10]
 800c926:	460b      	mov	r3, r1
 800c928:	813b      	strh	r3, [r7, #8]
 800c92a:	4613      	mov	r3, r2
 800c92c:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 800c92e:	88fb      	ldrh	r3, [r7, #6]
 800c930:	b2da      	uxtb	r2, r3
 800c932:	8979      	ldrh	r1, [r7, #10]
 800c934:	4b20      	ldr	r3, [pc, #128]	@ (800c9b8 <I2C_RequestMemoryWrite+0xa4>)
 800c936:	9300      	str	r3, [sp, #0]
 800c938:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 800c93c:	68f8      	ldr	r0, [r7, #12]
 800c93e:	f000 fa79 	bl	800ce34 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800c942:	69fa      	ldr	r2, [r7, #28]
 800c944:	69b9      	ldr	r1, [r7, #24]
 800c946:	68f8      	ldr	r0, [r7, #12]
 800c948:	f000 f909 	bl	800cb5e <I2C_WaitOnTXISFlagUntilTimeout>
 800c94c:	4603      	mov	r3, r0
 800c94e:	2b00      	cmp	r3, #0
 800c950:	d001      	beq.n	800c956 <I2C_RequestMemoryWrite+0x42>
  {
    return HAL_ERROR;
 800c952:	2301      	movs	r3, #1
 800c954:	e02c      	b.n	800c9b0 <I2C_RequestMemoryWrite+0x9c>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 800c956:	88fb      	ldrh	r3, [r7, #6]
 800c958:	2b01      	cmp	r3, #1
 800c95a:	d105      	bne.n	800c968 <I2C_RequestMemoryWrite+0x54>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 800c95c:	893b      	ldrh	r3, [r7, #8]
 800c95e:	b2da      	uxtb	r2, r3
 800c960:	68fb      	ldr	r3, [r7, #12]
 800c962:	681b      	ldr	r3, [r3, #0]
 800c964:	629a      	str	r2, [r3, #40]	@ 0x28
 800c966:	e015      	b.n	800c994 <I2C_RequestMemoryWrite+0x80>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 800c968:	893b      	ldrh	r3, [r7, #8]
 800c96a:	0a1b      	lsrs	r3, r3, #8
 800c96c:	b29b      	uxth	r3, r3
 800c96e:	b2da      	uxtb	r2, r3
 800c970:	68fb      	ldr	r3, [r7, #12]
 800c972:	681b      	ldr	r3, [r3, #0]
 800c974:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800c976:	69fa      	ldr	r2, [r7, #28]
 800c978:	69b9      	ldr	r1, [r7, #24]
 800c97a:	68f8      	ldr	r0, [r7, #12]
 800c97c:	f000 f8ef 	bl	800cb5e <I2C_WaitOnTXISFlagUntilTimeout>
 800c980:	4603      	mov	r3, r0
 800c982:	2b00      	cmp	r3, #0
 800c984:	d001      	beq.n	800c98a <I2C_RequestMemoryWrite+0x76>
    {
      return HAL_ERROR;
 800c986:	2301      	movs	r3, #1
 800c988:	e012      	b.n	800c9b0 <I2C_RequestMemoryWrite+0x9c>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 800c98a:	893b      	ldrh	r3, [r7, #8]
 800c98c:	b2da      	uxtb	r2, r3
 800c98e:	68fb      	ldr	r3, [r7, #12]
 800c990:	681b      	ldr	r3, [r3, #0]
 800c992:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Wait until TCR flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, Tickstart) != HAL_OK)
 800c994:	69fb      	ldr	r3, [r7, #28]
 800c996:	9300      	str	r3, [sp, #0]
 800c998:	69bb      	ldr	r3, [r7, #24]
 800c99a:	2200      	movs	r2, #0
 800c99c:	2180      	movs	r1, #128	@ 0x80
 800c99e:	68f8      	ldr	r0, [r7, #12]
 800c9a0:	f000 f884 	bl	800caac <I2C_WaitOnFlagUntilTimeout>
 800c9a4:	4603      	mov	r3, r0
 800c9a6:	2b00      	cmp	r3, #0
 800c9a8:	d001      	beq.n	800c9ae <I2C_RequestMemoryWrite+0x9a>
  {
    return HAL_ERROR;
 800c9aa:	2301      	movs	r3, #1
 800c9ac:	e000      	b.n	800c9b0 <I2C_RequestMemoryWrite+0x9c>
  }

  return HAL_OK;
 800c9ae:	2300      	movs	r3, #0
}
 800c9b0:	4618      	mov	r0, r3
 800c9b2:	3710      	adds	r7, #16
 800c9b4:	46bd      	mov	sp, r7
 800c9b6:	bd80      	pop	{r7, pc}
 800c9b8:	80002000 	.word	0x80002000

0800c9bc <I2C_RequestMemoryRead>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                               uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                               uint32_t Tickstart)
{
 800c9bc:	b580      	push	{r7, lr}
 800c9be:	b086      	sub	sp, #24
 800c9c0:	af02      	add	r7, sp, #8
 800c9c2:	60f8      	str	r0, [r7, #12]
 800c9c4:	4608      	mov	r0, r1
 800c9c6:	4611      	mov	r1, r2
 800c9c8:	461a      	mov	r2, r3
 800c9ca:	4603      	mov	r3, r0
 800c9cc:	817b      	strh	r3, [r7, #10]
 800c9ce:	460b      	mov	r3, r1
 800c9d0:	813b      	strh	r3, [r7, #8]
 800c9d2:	4613      	mov	r3, r2
 800c9d4:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
 800c9d6:	88fb      	ldrh	r3, [r7, #6]
 800c9d8:	b2da      	uxtb	r2, r3
 800c9da:	8979      	ldrh	r1, [r7, #10]
 800c9dc:	4b20      	ldr	r3, [pc, #128]	@ (800ca60 <I2C_RequestMemoryRead+0xa4>)
 800c9de:	9300      	str	r3, [sp, #0]
 800c9e0:	2300      	movs	r3, #0
 800c9e2:	68f8      	ldr	r0, [r7, #12]
 800c9e4:	f000 fa26 	bl	800ce34 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800c9e8:	69fa      	ldr	r2, [r7, #28]
 800c9ea:	69b9      	ldr	r1, [r7, #24]
 800c9ec:	68f8      	ldr	r0, [r7, #12]
 800c9ee:	f000 f8b6 	bl	800cb5e <I2C_WaitOnTXISFlagUntilTimeout>
 800c9f2:	4603      	mov	r3, r0
 800c9f4:	2b00      	cmp	r3, #0
 800c9f6:	d001      	beq.n	800c9fc <I2C_RequestMemoryRead+0x40>
  {
    return HAL_ERROR;
 800c9f8:	2301      	movs	r3, #1
 800c9fa:	e02c      	b.n	800ca56 <I2C_RequestMemoryRead+0x9a>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 800c9fc:	88fb      	ldrh	r3, [r7, #6]
 800c9fe:	2b01      	cmp	r3, #1
 800ca00:	d105      	bne.n	800ca0e <I2C_RequestMemoryRead+0x52>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 800ca02:	893b      	ldrh	r3, [r7, #8]
 800ca04:	b2da      	uxtb	r2, r3
 800ca06:	68fb      	ldr	r3, [r7, #12]
 800ca08:	681b      	ldr	r3, [r3, #0]
 800ca0a:	629a      	str	r2, [r3, #40]	@ 0x28
 800ca0c:	e015      	b.n	800ca3a <I2C_RequestMemoryRead+0x7e>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 800ca0e:	893b      	ldrh	r3, [r7, #8]
 800ca10:	0a1b      	lsrs	r3, r3, #8
 800ca12:	b29b      	uxth	r3, r3
 800ca14:	b2da      	uxtb	r2, r3
 800ca16:	68fb      	ldr	r3, [r7, #12]
 800ca18:	681b      	ldr	r3, [r3, #0]
 800ca1a:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800ca1c:	69fa      	ldr	r2, [r7, #28]
 800ca1e:	69b9      	ldr	r1, [r7, #24]
 800ca20:	68f8      	ldr	r0, [r7, #12]
 800ca22:	f000 f89c 	bl	800cb5e <I2C_WaitOnTXISFlagUntilTimeout>
 800ca26:	4603      	mov	r3, r0
 800ca28:	2b00      	cmp	r3, #0
 800ca2a:	d001      	beq.n	800ca30 <I2C_RequestMemoryRead+0x74>
    {
      return HAL_ERROR;
 800ca2c:	2301      	movs	r3, #1
 800ca2e:	e012      	b.n	800ca56 <I2C_RequestMemoryRead+0x9a>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 800ca30:	893b      	ldrh	r3, [r7, #8]
 800ca32:	b2da      	uxtb	r2, r3
 800ca34:	68fb      	ldr	r3, [r7, #12]
 800ca36:	681b      	ldr	r3, [r3, #0]
 800ca38:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Wait until TC flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TC, RESET, Timeout, Tickstart) != HAL_OK)
 800ca3a:	69fb      	ldr	r3, [r7, #28]
 800ca3c:	9300      	str	r3, [sp, #0]
 800ca3e:	69bb      	ldr	r3, [r7, #24]
 800ca40:	2200      	movs	r2, #0
 800ca42:	2140      	movs	r1, #64	@ 0x40
 800ca44:	68f8      	ldr	r0, [r7, #12]
 800ca46:	f000 f831 	bl	800caac <I2C_WaitOnFlagUntilTimeout>
 800ca4a:	4603      	mov	r3, r0
 800ca4c:	2b00      	cmp	r3, #0
 800ca4e:	d001      	beq.n	800ca54 <I2C_RequestMemoryRead+0x98>
  {
    return HAL_ERROR;
 800ca50:	2301      	movs	r3, #1
 800ca52:	e000      	b.n	800ca56 <I2C_RequestMemoryRead+0x9a>
  }

  return HAL_OK;
 800ca54:	2300      	movs	r3, #0
}
 800ca56:	4618      	mov	r0, r3
 800ca58:	3710      	adds	r7, #16
 800ca5a:	46bd      	mov	sp, r7
 800ca5c:	bd80      	pop	{r7, pc}
 800ca5e:	bf00      	nop
 800ca60:	80002000 	.word	0x80002000

0800ca64 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 800ca64:	b480      	push	{r7}
 800ca66:	b083      	sub	sp, #12
 800ca68:	af00      	add	r7, sp, #0
 800ca6a:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 800ca6c:	687b      	ldr	r3, [r7, #4]
 800ca6e:	681b      	ldr	r3, [r3, #0]
 800ca70:	699b      	ldr	r3, [r3, #24]
 800ca72:	f003 0302 	and.w	r3, r3, #2
 800ca76:	2b02      	cmp	r3, #2
 800ca78:	d103      	bne.n	800ca82 <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 800ca7a:	687b      	ldr	r3, [r7, #4]
 800ca7c:	681b      	ldr	r3, [r3, #0]
 800ca7e:	2200      	movs	r2, #0
 800ca80:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800ca82:	687b      	ldr	r3, [r7, #4]
 800ca84:	681b      	ldr	r3, [r3, #0]
 800ca86:	699b      	ldr	r3, [r3, #24]
 800ca88:	f003 0301 	and.w	r3, r3, #1
 800ca8c:	2b01      	cmp	r3, #1
 800ca8e:	d007      	beq.n	800caa0 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 800ca90:	687b      	ldr	r3, [r7, #4]
 800ca92:	681b      	ldr	r3, [r3, #0]
 800ca94:	699a      	ldr	r2, [r3, #24]
 800ca96:	687b      	ldr	r3, [r7, #4]
 800ca98:	681b      	ldr	r3, [r3, #0]
 800ca9a:	f042 0201 	orr.w	r2, r2, #1
 800ca9e:	619a      	str	r2, [r3, #24]
  }
}
 800caa0:	bf00      	nop
 800caa2:	370c      	adds	r7, #12
 800caa4:	46bd      	mov	sp, r7
 800caa6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800caaa:	4770      	bx	lr

0800caac <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 800caac:	b580      	push	{r7, lr}
 800caae:	b084      	sub	sp, #16
 800cab0:	af00      	add	r7, sp, #0
 800cab2:	60f8      	str	r0, [r7, #12]
 800cab4:	60b9      	str	r1, [r7, #8]
 800cab6:	603b      	str	r3, [r7, #0]
 800cab8:	4613      	mov	r3, r2
 800caba:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800cabc:	e03b      	b.n	800cb36 <I2C_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 800cabe:	69ba      	ldr	r2, [r7, #24]
 800cac0:	6839      	ldr	r1, [r7, #0]
 800cac2:	68f8      	ldr	r0, [r7, #12]
 800cac4:	f000 f8d6 	bl	800cc74 <I2C_IsErrorOccurred>
 800cac8:	4603      	mov	r3, r0
 800caca:	2b00      	cmp	r3, #0
 800cacc:	d001      	beq.n	800cad2 <I2C_WaitOnFlagUntilTimeout+0x26>
    {
      return HAL_ERROR;
 800cace:	2301      	movs	r3, #1
 800cad0:	e041      	b.n	800cb56 <I2C_WaitOnFlagUntilTimeout+0xaa>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800cad2:	683b      	ldr	r3, [r7, #0]
 800cad4:	f1b3 3fff 	cmp.w	r3, #4294967295
 800cad8:	d02d      	beq.n	800cb36 <I2C_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800cada:	f7f9 f909 	bl	8005cf0 <HAL_GetTick>
 800cade:	4602      	mov	r2, r0
 800cae0:	69bb      	ldr	r3, [r7, #24]
 800cae2:	1ad3      	subs	r3, r2, r3
 800cae4:	683a      	ldr	r2, [r7, #0]
 800cae6:	429a      	cmp	r2, r3
 800cae8:	d302      	bcc.n	800caf0 <I2C_WaitOnFlagUntilTimeout+0x44>
 800caea:	683b      	ldr	r3, [r7, #0]
 800caec:	2b00      	cmp	r3, #0
 800caee:	d122      	bne.n	800cb36 <I2C_WaitOnFlagUntilTimeout+0x8a>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 800caf0:	68fb      	ldr	r3, [r7, #12]
 800caf2:	681b      	ldr	r3, [r3, #0]
 800caf4:	699a      	ldr	r2, [r3, #24]
 800caf6:	68bb      	ldr	r3, [r7, #8]
 800caf8:	4013      	ands	r3, r2
 800cafa:	68ba      	ldr	r2, [r7, #8]
 800cafc:	429a      	cmp	r2, r3
 800cafe:	bf0c      	ite	eq
 800cb00:	2301      	moveq	r3, #1
 800cb02:	2300      	movne	r3, #0
 800cb04:	b2db      	uxtb	r3, r3
 800cb06:	461a      	mov	r2, r3
 800cb08:	79fb      	ldrb	r3, [r7, #7]
 800cb0a:	429a      	cmp	r2, r3
 800cb0c:	d113      	bne.n	800cb36 <I2C_WaitOnFlagUntilTimeout+0x8a>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800cb0e:	68fb      	ldr	r3, [r7, #12]
 800cb10:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800cb12:	f043 0220 	orr.w	r2, r3, #32
 800cb16:	68fb      	ldr	r3, [r7, #12]
 800cb18:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 800cb1a:	68fb      	ldr	r3, [r7, #12]
 800cb1c:	2220      	movs	r2, #32
 800cb1e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 800cb22:	68fb      	ldr	r3, [r7, #12]
 800cb24:	2200      	movs	r2, #0
 800cb26:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800cb2a:	68fb      	ldr	r3, [r7, #12]
 800cb2c:	2200      	movs	r2, #0
 800cb2e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
          return HAL_ERROR;
 800cb32:	2301      	movs	r3, #1
 800cb34:	e00f      	b.n	800cb56 <I2C_WaitOnFlagUntilTimeout+0xaa>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800cb36:	68fb      	ldr	r3, [r7, #12]
 800cb38:	681b      	ldr	r3, [r3, #0]
 800cb3a:	699a      	ldr	r2, [r3, #24]
 800cb3c:	68bb      	ldr	r3, [r7, #8]
 800cb3e:	4013      	ands	r3, r2
 800cb40:	68ba      	ldr	r2, [r7, #8]
 800cb42:	429a      	cmp	r2, r3
 800cb44:	bf0c      	ite	eq
 800cb46:	2301      	moveq	r3, #1
 800cb48:	2300      	movne	r3, #0
 800cb4a:	b2db      	uxtb	r3, r3
 800cb4c:	461a      	mov	r2, r3
 800cb4e:	79fb      	ldrb	r3, [r7, #7]
 800cb50:	429a      	cmp	r2, r3
 800cb52:	d0b4      	beq.n	800cabe <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800cb54:	2300      	movs	r3, #0
}
 800cb56:	4618      	mov	r0, r3
 800cb58:	3710      	adds	r7, #16
 800cb5a:	46bd      	mov	sp, r7
 800cb5c:	bd80      	pop	{r7, pc}

0800cb5e <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 800cb5e:	b580      	push	{r7, lr}
 800cb60:	b084      	sub	sp, #16
 800cb62:	af00      	add	r7, sp, #0
 800cb64:	60f8      	str	r0, [r7, #12]
 800cb66:	60b9      	str	r1, [r7, #8]
 800cb68:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 800cb6a:	e033      	b.n	800cbd4 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 800cb6c:	687a      	ldr	r2, [r7, #4]
 800cb6e:	68b9      	ldr	r1, [r7, #8]
 800cb70:	68f8      	ldr	r0, [r7, #12]
 800cb72:	f000 f87f 	bl	800cc74 <I2C_IsErrorOccurred>
 800cb76:	4603      	mov	r3, r0
 800cb78:	2b00      	cmp	r3, #0
 800cb7a:	d001      	beq.n	800cb80 <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 800cb7c:	2301      	movs	r3, #1
 800cb7e:	e031      	b.n	800cbe4 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800cb80:	68bb      	ldr	r3, [r7, #8]
 800cb82:	f1b3 3fff 	cmp.w	r3, #4294967295
 800cb86:	d025      	beq.n	800cbd4 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800cb88:	f7f9 f8b2 	bl	8005cf0 <HAL_GetTick>
 800cb8c:	4602      	mov	r2, r0
 800cb8e:	687b      	ldr	r3, [r7, #4]
 800cb90:	1ad3      	subs	r3, r2, r3
 800cb92:	68ba      	ldr	r2, [r7, #8]
 800cb94:	429a      	cmp	r2, r3
 800cb96:	d302      	bcc.n	800cb9e <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 800cb98:	68bb      	ldr	r3, [r7, #8]
 800cb9a:	2b00      	cmp	r3, #0
 800cb9c:	d11a      	bne.n	800cbd4 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET))
 800cb9e:	68fb      	ldr	r3, [r7, #12]
 800cba0:	681b      	ldr	r3, [r3, #0]
 800cba2:	699b      	ldr	r3, [r3, #24]
 800cba4:	f003 0302 	and.w	r3, r3, #2
 800cba8:	2b02      	cmp	r3, #2
 800cbaa:	d013      	beq.n	800cbd4 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800cbac:	68fb      	ldr	r3, [r7, #12]
 800cbae:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800cbb0:	f043 0220 	orr.w	r2, r3, #32
 800cbb4:	68fb      	ldr	r3, [r7, #12]
 800cbb6:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 800cbb8:	68fb      	ldr	r3, [r7, #12]
 800cbba:	2220      	movs	r2, #32
 800cbbc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 800cbc0:	68fb      	ldr	r3, [r7, #12]
 800cbc2:	2200      	movs	r2, #0
 800cbc4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800cbc8:	68fb      	ldr	r3, [r7, #12]
 800cbca:	2200      	movs	r2, #0
 800cbcc:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 800cbd0:	2301      	movs	r3, #1
 800cbd2:	e007      	b.n	800cbe4 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 800cbd4:	68fb      	ldr	r3, [r7, #12]
 800cbd6:	681b      	ldr	r3, [r3, #0]
 800cbd8:	699b      	ldr	r3, [r3, #24]
 800cbda:	f003 0302 	and.w	r3, r3, #2
 800cbde:	2b02      	cmp	r3, #2
 800cbe0:	d1c4      	bne.n	800cb6c <I2C_WaitOnTXISFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 800cbe2:	2300      	movs	r3, #0
}
 800cbe4:	4618      	mov	r0, r3
 800cbe6:	3710      	adds	r7, #16
 800cbe8:	46bd      	mov	sp, r7
 800cbea:	bd80      	pop	{r7, pc}

0800cbec <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 800cbec:	b580      	push	{r7, lr}
 800cbee:	b084      	sub	sp, #16
 800cbf0:	af00      	add	r7, sp, #0
 800cbf2:	60f8      	str	r0, [r7, #12]
 800cbf4:	60b9      	str	r1, [r7, #8]
 800cbf6:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800cbf8:	e02f      	b.n	800cc5a <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 800cbfa:	687a      	ldr	r2, [r7, #4]
 800cbfc:	68b9      	ldr	r1, [r7, #8]
 800cbfe:	68f8      	ldr	r0, [r7, #12]
 800cc00:	f000 f838 	bl	800cc74 <I2C_IsErrorOccurred>
 800cc04:	4603      	mov	r3, r0
 800cc06:	2b00      	cmp	r3, #0
 800cc08:	d001      	beq.n	800cc0e <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 800cc0a:	2301      	movs	r3, #1
 800cc0c:	e02d      	b.n	800cc6a <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800cc0e:	f7f9 f86f 	bl	8005cf0 <HAL_GetTick>
 800cc12:	4602      	mov	r2, r0
 800cc14:	687b      	ldr	r3, [r7, #4]
 800cc16:	1ad3      	subs	r3, r2, r3
 800cc18:	68ba      	ldr	r2, [r7, #8]
 800cc1a:	429a      	cmp	r2, r3
 800cc1c:	d302      	bcc.n	800cc24 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 800cc1e:	68bb      	ldr	r3, [r7, #8]
 800cc20:	2b00      	cmp	r3, #0
 800cc22:	d11a      	bne.n	800cc5a <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET))
 800cc24:	68fb      	ldr	r3, [r7, #12]
 800cc26:	681b      	ldr	r3, [r3, #0]
 800cc28:	699b      	ldr	r3, [r3, #24]
 800cc2a:	f003 0320 	and.w	r3, r3, #32
 800cc2e:	2b20      	cmp	r3, #32
 800cc30:	d013      	beq.n	800cc5a <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800cc32:	68fb      	ldr	r3, [r7, #12]
 800cc34:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800cc36:	f043 0220 	orr.w	r2, r3, #32
 800cc3a:	68fb      	ldr	r3, [r7, #12]
 800cc3c:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 800cc3e:	68fb      	ldr	r3, [r7, #12]
 800cc40:	2220      	movs	r2, #32
 800cc42:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800cc46:	68fb      	ldr	r3, [r7, #12]
 800cc48:	2200      	movs	r2, #0
 800cc4a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800cc4e:	68fb      	ldr	r3, [r7, #12]
 800cc50:	2200      	movs	r2, #0
 800cc52:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        return HAL_ERROR;
 800cc56:	2301      	movs	r3, #1
 800cc58:	e007      	b.n	800cc6a <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800cc5a:	68fb      	ldr	r3, [r7, #12]
 800cc5c:	681b      	ldr	r3, [r3, #0]
 800cc5e:	699b      	ldr	r3, [r3, #24]
 800cc60:	f003 0320 	and.w	r3, r3, #32
 800cc64:	2b20      	cmp	r3, #32
 800cc66:	d1c8      	bne.n	800cbfa <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 800cc68:	2300      	movs	r3, #0
}
 800cc6a:	4618      	mov	r0, r3
 800cc6c:	3710      	adds	r7, #16
 800cc6e:	46bd      	mov	sp, r7
 800cc70:	bd80      	pop	{r7, pc}
	...

0800cc74 <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800cc74:	b580      	push	{r7, lr}
 800cc76:	b08a      	sub	sp, #40	@ 0x28
 800cc78:	af00      	add	r7, sp, #0
 800cc7a:	60f8      	str	r0, [r7, #12]
 800cc7c:	60b9      	str	r1, [r7, #8]
 800cc7e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800cc80:	2300      	movs	r3, #0
 800cc82:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  uint32_t itflag   = hi2c->Instance->ISR;
 800cc86:	68fb      	ldr	r3, [r7, #12]
 800cc88:	681b      	ldr	r3, [r3, #0]
 800cc8a:	699b      	ldr	r3, [r3, #24]
 800cc8c:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 800cc8e:	2300      	movs	r3, #0
 800cc90:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 800cc92:	687b      	ldr	r3, [r7, #4]
 800cc94:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 800cc96:	69bb      	ldr	r3, [r7, #24]
 800cc98:	f003 0310 	and.w	r3, r3, #16
 800cc9c:	2b00      	cmp	r3, #0
 800cc9e:	d068      	beq.n	800cd72 <I2C_IsErrorOccurred+0xfe>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800cca0:	68fb      	ldr	r3, [r7, #12]
 800cca2:	681b      	ldr	r3, [r3, #0]
 800cca4:	2210      	movs	r2, #16
 800cca6:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 800cca8:	e049      	b.n	800cd3e <I2C_IsErrorOccurred+0xca>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 800ccaa:	68bb      	ldr	r3, [r7, #8]
 800ccac:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ccb0:	d045      	beq.n	800cd3e <I2C_IsErrorOccurred+0xca>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 800ccb2:	f7f9 f81d 	bl	8005cf0 <HAL_GetTick>
 800ccb6:	4602      	mov	r2, r0
 800ccb8:	69fb      	ldr	r3, [r7, #28]
 800ccba:	1ad3      	subs	r3, r2, r3
 800ccbc:	68ba      	ldr	r2, [r7, #8]
 800ccbe:	429a      	cmp	r2, r3
 800ccc0:	d302      	bcc.n	800ccc8 <I2C_IsErrorOccurred+0x54>
 800ccc2:	68bb      	ldr	r3, [r7, #8]
 800ccc4:	2b00      	cmp	r3, #0
 800ccc6:	d13a      	bne.n	800cd3e <I2C_IsErrorOccurred+0xca>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 800ccc8:	68fb      	ldr	r3, [r7, #12]
 800ccca:	681b      	ldr	r3, [r3, #0]
 800cccc:	685b      	ldr	r3, [r3, #4]
 800ccce:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800ccd2:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 800ccd4:	68fb      	ldr	r3, [r7, #12]
 800ccd6:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800ccda:	74fb      	strb	r3, [r7, #19]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 800ccdc:	68fb      	ldr	r3, [r7, #12]
 800ccde:	681b      	ldr	r3, [r3, #0]
 800cce0:	699b      	ldr	r3, [r3, #24]
 800cce2:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800cce6:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800ccea:	d121      	bne.n	800cd30 <I2C_IsErrorOccurred+0xbc>
 800ccec:	697b      	ldr	r3, [r7, #20]
 800ccee:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800ccf2:	d01d      	beq.n	800cd30 <I2C_IsErrorOccurred+0xbc>
              (tmp1 != I2C_CR2_STOP) && \
 800ccf4:	7cfb      	ldrb	r3, [r7, #19]
 800ccf6:	2b20      	cmp	r3, #32
 800ccf8:	d01a      	beq.n	800cd30 <I2C_IsErrorOccurred+0xbc>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 800ccfa:	68fb      	ldr	r3, [r7, #12]
 800ccfc:	681b      	ldr	r3, [r3, #0]
 800ccfe:	685a      	ldr	r2, [r3, #4]
 800cd00:	68fb      	ldr	r3, [r7, #12]
 800cd02:	681b      	ldr	r3, [r3, #0]
 800cd04:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800cd08:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 800cd0a:	f7f8 fff1 	bl	8005cf0 <HAL_GetTick>
 800cd0e:	61f8      	str	r0, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800cd10:	e00e      	b.n	800cd30 <I2C_IsErrorOccurred+0xbc>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 800cd12:	f7f8 ffed 	bl	8005cf0 <HAL_GetTick>
 800cd16:	4602      	mov	r2, r0
 800cd18:	69fb      	ldr	r3, [r7, #28]
 800cd1a:	1ad3      	subs	r3, r2, r3
 800cd1c:	2b19      	cmp	r3, #25
 800cd1e:	d907      	bls.n	800cd30 <I2C_IsErrorOccurred+0xbc>
            {
              error_code |= HAL_I2C_ERROR_TIMEOUT;
 800cd20:	6a3b      	ldr	r3, [r7, #32]
 800cd22:	f043 0320 	orr.w	r3, r3, #32
 800cd26:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
 800cd28:	2301      	movs	r3, #1
 800cd2a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

              break;
 800cd2e:	e006      	b.n	800cd3e <I2C_IsErrorOccurred+0xca>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800cd30:	68fb      	ldr	r3, [r7, #12]
 800cd32:	681b      	ldr	r3, [r3, #0]
 800cd34:	699b      	ldr	r3, [r3, #24]
 800cd36:	f003 0320 	and.w	r3, r3, #32
 800cd3a:	2b20      	cmp	r3, #32
 800cd3c:	d1e9      	bne.n	800cd12 <I2C_IsErrorOccurred+0x9e>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 800cd3e:	68fb      	ldr	r3, [r7, #12]
 800cd40:	681b      	ldr	r3, [r3, #0]
 800cd42:	699b      	ldr	r3, [r3, #24]
 800cd44:	f003 0320 	and.w	r3, r3, #32
 800cd48:	2b20      	cmp	r3, #32
 800cd4a:	d003      	beq.n	800cd54 <I2C_IsErrorOccurred+0xe0>
 800cd4c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800cd50:	2b00      	cmp	r3, #0
 800cd52:	d0aa      	beq.n	800ccaa <I2C_IsErrorOccurred+0x36>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 800cd54:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800cd58:	2b00      	cmp	r3, #0
 800cd5a:	d103      	bne.n	800cd64 <I2C_IsErrorOccurred+0xf0>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800cd5c:	68fb      	ldr	r3, [r7, #12]
 800cd5e:	681b      	ldr	r3, [r3, #0]
 800cd60:	2220      	movs	r2, #32
 800cd62:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 800cd64:	6a3b      	ldr	r3, [r7, #32]
 800cd66:	f043 0304 	orr.w	r3, r3, #4
 800cd6a:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 800cd6c:	2301      	movs	r3, #1
 800cd6e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 800cd72:	68fb      	ldr	r3, [r7, #12]
 800cd74:	681b      	ldr	r3, [r3, #0]
 800cd76:	699b      	ldr	r3, [r3, #24]
 800cd78:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 800cd7a:	69bb      	ldr	r3, [r7, #24]
 800cd7c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800cd80:	2b00      	cmp	r3, #0
 800cd82:	d00b      	beq.n	800cd9c <I2C_IsErrorOccurred+0x128>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 800cd84:	6a3b      	ldr	r3, [r7, #32]
 800cd86:	f043 0301 	orr.w	r3, r3, #1
 800cd8a:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 800cd8c:	68fb      	ldr	r3, [r7, #12]
 800cd8e:	681b      	ldr	r3, [r3, #0]
 800cd90:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800cd94:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 800cd96:	2301      	movs	r3, #1
 800cd98:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 800cd9c:	69bb      	ldr	r3, [r7, #24]
 800cd9e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800cda2:	2b00      	cmp	r3, #0
 800cda4:	d00b      	beq.n	800cdbe <I2C_IsErrorOccurred+0x14a>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 800cda6:	6a3b      	ldr	r3, [r7, #32]
 800cda8:	f043 0308 	orr.w	r3, r3, #8
 800cdac:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 800cdae:	68fb      	ldr	r3, [r7, #12]
 800cdb0:	681b      	ldr	r3, [r3, #0]
 800cdb2:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800cdb6:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 800cdb8:	2301      	movs	r3, #1
 800cdba:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 800cdbe:	69bb      	ldr	r3, [r7, #24]
 800cdc0:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800cdc4:	2b00      	cmp	r3, #0
 800cdc6:	d00b      	beq.n	800cde0 <I2C_IsErrorOccurred+0x16c>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 800cdc8:	6a3b      	ldr	r3, [r7, #32]
 800cdca:	f043 0302 	orr.w	r3, r3, #2
 800cdce:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 800cdd0:	68fb      	ldr	r3, [r7, #12]
 800cdd2:	681b      	ldr	r3, [r3, #0]
 800cdd4:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800cdd8:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 800cdda:	2301      	movs	r3, #1
 800cddc:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  if (status != HAL_OK)
 800cde0:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800cde4:	2b00      	cmp	r3, #0
 800cde6:	d01c      	beq.n	800ce22 <I2C_IsErrorOccurred+0x1ae>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 800cde8:	68f8      	ldr	r0, [r7, #12]
 800cdea:	f7ff fe3b 	bl	800ca64 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 800cdee:	68fb      	ldr	r3, [r7, #12]
 800cdf0:	681b      	ldr	r3, [r3, #0]
 800cdf2:	6859      	ldr	r1, [r3, #4]
 800cdf4:	68fb      	ldr	r3, [r7, #12]
 800cdf6:	681a      	ldr	r2, [r3, #0]
 800cdf8:	4b0d      	ldr	r3, [pc, #52]	@ (800ce30 <I2C_IsErrorOccurred+0x1bc>)
 800cdfa:	400b      	ands	r3, r1
 800cdfc:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= error_code;
 800cdfe:	68fb      	ldr	r3, [r7, #12]
 800ce00:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800ce02:	6a3b      	ldr	r3, [r7, #32]
 800ce04:	431a      	orrs	r2, r3
 800ce06:	68fb      	ldr	r3, [r7, #12]
 800ce08:	645a      	str	r2, [r3, #68]	@ 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 800ce0a:	68fb      	ldr	r3, [r7, #12]
 800ce0c:	2220      	movs	r2, #32
 800ce0e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800ce12:	68fb      	ldr	r3, [r7, #12]
 800ce14:	2200      	movs	r2, #0
 800ce16:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800ce1a:	68fb      	ldr	r3, [r7, #12]
 800ce1c:	2200      	movs	r2, #0
 800ce1e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  }

  return status;
 800ce22:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 800ce26:	4618      	mov	r0, r3
 800ce28:	3728      	adds	r7, #40	@ 0x28
 800ce2a:	46bd      	mov	sp, r7
 800ce2c:	bd80      	pop	{r7, pc}
 800ce2e:	bf00      	nop
 800ce30:	fe00e800 	.word	0xfe00e800

0800ce34 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 800ce34:	b480      	push	{r7}
 800ce36:	b087      	sub	sp, #28
 800ce38:	af00      	add	r7, sp, #0
 800ce3a:	60f8      	str	r0, [r7, #12]
 800ce3c:	607b      	str	r3, [r7, #4]
 800ce3e:	460b      	mov	r3, r1
 800ce40:	817b      	strh	r3, [r7, #10]
 800ce42:	4613      	mov	r3, r2
 800ce44:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 800ce46:	897b      	ldrh	r3, [r7, #10]
 800ce48:	f3c3 0209 	ubfx	r2, r3, #0, #10
                    (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 800ce4c:	7a7b      	ldrb	r3, [r7, #9]
 800ce4e:	041b      	lsls	r3, r3, #16
 800ce50:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
  tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 800ce54:	431a      	orrs	r2, r3
                    (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 800ce56:	687b      	ldr	r3, [r7, #4]
 800ce58:	431a      	orrs	r2, r3
  tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 800ce5a:	6a3b      	ldr	r3, [r7, #32]
 800ce5c:	4313      	orrs	r3, r2
 800ce5e:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800ce62:	617b      	str	r3, [r7, #20]
                    (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 800ce64:	68fb      	ldr	r3, [r7, #12]
 800ce66:	681b      	ldr	r3, [r3, #0]
 800ce68:	685a      	ldr	r2, [r3, #4]
 800ce6a:	6a3b      	ldr	r3, [r7, #32]
 800ce6c:	0d5b      	lsrs	r3, r3, #21
 800ce6e:	f403 6180 	and.w	r1, r3, #1024	@ 0x400
 800ce72:	4b08      	ldr	r3, [pc, #32]	@ (800ce94 <I2C_TransferConfig+0x60>)
 800ce74:	430b      	orrs	r3, r1
 800ce76:	43db      	mvns	r3, r3
 800ce78:	ea02 0103 	and.w	r1, r2, r3
 800ce7c:	68fb      	ldr	r3, [r7, #12]
 800ce7e:	681b      	ldr	r3, [r3, #0]
 800ce80:	697a      	ldr	r2, [r7, #20]
 800ce82:	430a      	orrs	r2, r1
 800ce84:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 800ce86:	bf00      	nop
 800ce88:	371c      	adds	r7, #28
 800ce8a:	46bd      	mov	sp, r7
 800ce8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ce90:	4770      	bx	lr
 800ce92:	bf00      	nop
 800ce94:	03ff63ff 	.word	0x03ff63ff

0800ce98 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 800ce98:	b480      	push	{r7}
 800ce9a:	b083      	sub	sp, #12
 800ce9c:	af00      	add	r7, sp, #0
 800ce9e:	6078      	str	r0, [r7, #4]
 800cea0:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800cea2:	687b      	ldr	r3, [r7, #4]
 800cea4:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800cea8:	b2db      	uxtb	r3, r3
 800ceaa:	2b20      	cmp	r3, #32
 800ceac:	d138      	bne.n	800cf20 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800ceae:	687b      	ldr	r3, [r7, #4]
 800ceb0:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800ceb4:	2b01      	cmp	r3, #1
 800ceb6:	d101      	bne.n	800cebc <HAL_I2CEx_ConfigAnalogFilter+0x24>
 800ceb8:	2302      	movs	r3, #2
 800ceba:	e032      	b.n	800cf22 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 800cebc:	687b      	ldr	r3, [r7, #4]
 800cebe:	2201      	movs	r2, #1
 800cec0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 800cec4:	687b      	ldr	r3, [r7, #4]
 800cec6:	2224      	movs	r2, #36	@ 0x24
 800cec8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 800cecc:	687b      	ldr	r3, [r7, #4]
 800cece:	681b      	ldr	r3, [r3, #0]
 800ced0:	681a      	ldr	r2, [r3, #0]
 800ced2:	687b      	ldr	r3, [r7, #4]
 800ced4:	681b      	ldr	r3, [r3, #0]
 800ced6:	f022 0201 	bic.w	r2, r2, #1
 800ceda:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 800cedc:	687b      	ldr	r3, [r7, #4]
 800cede:	681b      	ldr	r3, [r3, #0]
 800cee0:	681a      	ldr	r2, [r3, #0]
 800cee2:	687b      	ldr	r3, [r7, #4]
 800cee4:	681b      	ldr	r3, [r3, #0]
 800cee6:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 800ceea:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 800ceec:	687b      	ldr	r3, [r7, #4]
 800ceee:	681b      	ldr	r3, [r3, #0]
 800cef0:	6819      	ldr	r1, [r3, #0]
 800cef2:	687b      	ldr	r3, [r7, #4]
 800cef4:	681b      	ldr	r3, [r3, #0]
 800cef6:	683a      	ldr	r2, [r7, #0]
 800cef8:	430a      	orrs	r2, r1
 800cefa:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 800cefc:	687b      	ldr	r3, [r7, #4]
 800cefe:	681b      	ldr	r3, [r3, #0]
 800cf00:	681a      	ldr	r2, [r3, #0]
 800cf02:	687b      	ldr	r3, [r7, #4]
 800cf04:	681b      	ldr	r3, [r3, #0]
 800cf06:	f042 0201 	orr.w	r2, r2, #1
 800cf0a:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800cf0c:	687b      	ldr	r3, [r7, #4]
 800cf0e:	2220      	movs	r2, #32
 800cf10:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800cf14:	687b      	ldr	r3, [r7, #4]
 800cf16:	2200      	movs	r2, #0
 800cf18:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 800cf1c:	2300      	movs	r3, #0
 800cf1e:	e000      	b.n	800cf22 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 800cf20:	2302      	movs	r3, #2
  }
}
 800cf22:	4618      	mov	r0, r3
 800cf24:	370c      	adds	r7, #12
 800cf26:	46bd      	mov	sp, r7
 800cf28:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cf2c:	4770      	bx	lr

0800cf2e <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 800cf2e:	b480      	push	{r7}
 800cf30:	b085      	sub	sp, #20
 800cf32:	af00      	add	r7, sp, #0
 800cf34:	6078      	str	r0, [r7, #4]
 800cf36:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800cf38:	687b      	ldr	r3, [r7, #4]
 800cf3a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800cf3e:	b2db      	uxtb	r3, r3
 800cf40:	2b20      	cmp	r3, #32
 800cf42:	d139      	bne.n	800cfb8 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800cf44:	687b      	ldr	r3, [r7, #4]
 800cf46:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800cf4a:	2b01      	cmp	r3, #1
 800cf4c:	d101      	bne.n	800cf52 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 800cf4e:	2302      	movs	r3, #2
 800cf50:	e033      	b.n	800cfba <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 800cf52:	687b      	ldr	r3, [r7, #4]
 800cf54:	2201      	movs	r2, #1
 800cf56:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 800cf5a:	687b      	ldr	r3, [r7, #4]
 800cf5c:	2224      	movs	r2, #36	@ 0x24
 800cf5e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 800cf62:	687b      	ldr	r3, [r7, #4]
 800cf64:	681b      	ldr	r3, [r3, #0]
 800cf66:	681a      	ldr	r2, [r3, #0]
 800cf68:	687b      	ldr	r3, [r7, #4]
 800cf6a:	681b      	ldr	r3, [r3, #0]
 800cf6c:	f022 0201 	bic.w	r2, r2, #1
 800cf70:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 800cf72:	687b      	ldr	r3, [r7, #4]
 800cf74:	681b      	ldr	r3, [r3, #0]
 800cf76:	681b      	ldr	r3, [r3, #0]
 800cf78:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 800cf7a:	68fb      	ldr	r3, [r7, #12]
 800cf7c:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 800cf80:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 800cf82:	683b      	ldr	r3, [r7, #0]
 800cf84:	021b      	lsls	r3, r3, #8
 800cf86:	68fa      	ldr	r2, [r7, #12]
 800cf88:	4313      	orrs	r3, r2
 800cf8a:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 800cf8c:	687b      	ldr	r3, [r7, #4]
 800cf8e:	681b      	ldr	r3, [r3, #0]
 800cf90:	68fa      	ldr	r2, [r7, #12]
 800cf92:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 800cf94:	687b      	ldr	r3, [r7, #4]
 800cf96:	681b      	ldr	r3, [r3, #0]
 800cf98:	681a      	ldr	r2, [r3, #0]
 800cf9a:	687b      	ldr	r3, [r7, #4]
 800cf9c:	681b      	ldr	r3, [r3, #0]
 800cf9e:	f042 0201 	orr.w	r2, r2, #1
 800cfa2:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800cfa4:	687b      	ldr	r3, [r7, #4]
 800cfa6:	2220      	movs	r2, #32
 800cfa8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800cfac:	687b      	ldr	r3, [r7, #4]
 800cfae:	2200      	movs	r2, #0
 800cfb0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 800cfb4:	2300      	movs	r3, #0
 800cfb6:	e000      	b.n	800cfba <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 800cfb8:	2302      	movs	r3, #2
  }
}
 800cfba:	4618      	mov	r0, r3
 800cfbc:	3714      	adds	r7, #20
 800cfbe:	46bd      	mov	sp, r7
 800cfc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cfc4:	4770      	bx	lr

0800cfc6 <HAL_MDMA_Abort_IT>:
  * @param  hmdma  : pointer to a MDMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified MDMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_MDMA_Abort_IT(MDMA_HandleTypeDef *hmdma)
{
 800cfc6:	b480      	push	{r7}
 800cfc8:	b083      	sub	sp, #12
 800cfca:	af00      	add	r7, sp, #0
 800cfcc:	6078      	str	r0, [r7, #4]
  /* Check the MDMA peripheral handle */
  if(hmdma == NULL)
 800cfce:	687b      	ldr	r3, [r7, #4]
 800cfd0:	2b00      	cmp	r3, #0
 800cfd2:	d101      	bne.n	800cfd8 <HAL_MDMA_Abort_IT+0x12>
  {
    return HAL_ERROR;
 800cfd4:	2301      	movs	r3, #1
 800cfd6:	e017      	b.n	800d008 <HAL_MDMA_Abort_IT+0x42>
  }

  if(HAL_MDMA_STATE_BUSY != hmdma->State)
 800cfd8:	687b      	ldr	r3, [r7, #4]
 800cfda:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800cfde:	b2db      	uxtb	r3, r3
 800cfe0:	2b02      	cmp	r3, #2
 800cfe2:	d004      	beq.n	800cfee <HAL_MDMA_Abort_IT+0x28>
  {
    /* No transfer ongoing */
    hmdma->ErrorCode = HAL_MDMA_ERROR_NO_XFER;
 800cfe4:	687b      	ldr	r3, [r7, #4]
 800cfe6:	2280      	movs	r2, #128	@ 0x80
 800cfe8:	669a      	str	r2, [r3, #104]	@ 0x68

    return HAL_ERROR;
 800cfea:	2301      	movs	r3, #1
 800cfec:	e00c      	b.n	800d008 <HAL_MDMA_Abort_IT+0x42>
  }
  else
  {
    /* Set Abort State  */
    hmdma->State = HAL_MDMA_STATE_ABORT;
 800cfee:	687b      	ldr	r3, [r7, #4]
 800cff0:	2204      	movs	r2, #4
 800cff2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

    /* Disable the stream */
    __HAL_MDMA_DISABLE(hmdma);
 800cff6:	687b      	ldr	r3, [r7, #4]
 800cff8:	681b      	ldr	r3, [r3, #0]
 800cffa:	68da      	ldr	r2, [r3, #12]
 800cffc:	687b      	ldr	r3, [r7, #4]
 800cffe:	681b      	ldr	r3, [r3, #0]
 800d000:	f022 0201 	bic.w	r2, r2, #1
 800d004:	60da      	str	r2, [r3, #12]
  }

  return HAL_OK;
 800d006:	2300      	movs	r3, #0
}
 800d008:	4618      	mov	r0, r3
 800d00a:	370c      	adds	r7, #12
 800d00c:	46bd      	mov	sp, r7
 800d00e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d012:	4770      	bx	lr

0800d014 <HAL_OSPI_Init>:
  *         in the OSPI_InitTypeDef and initialize the associated handle.
  * @param  hospi : OSPI handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_OSPI_Init(OSPI_HandleTypeDef *hospi)
{
 800d014:	b580      	push	{r7, lr}
 800d016:	b086      	sub	sp, #24
 800d018:	af02      	add	r7, sp, #8
 800d01a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800d01c:	2300      	movs	r3, #0
 800d01e:	73fb      	strb	r3, [r7, #15]
  uint32_t tickstart = HAL_GetTick();
 800d020:	f7f8 fe66 	bl	8005cf0 <HAL_GetTick>
 800d024:	60b8      	str	r0, [r7, #8]

  /* Check the OSPI handle allocation */
  if (hospi == NULL)
 800d026:	687b      	ldr	r3, [r7, #4]
 800d028:	2b00      	cmp	r3, #0
 800d02a:	d102      	bne.n	800d032 <HAL_OSPI_Init+0x1e>
  {
    status = HAL_ERROR;
 800d02c:	2301      	movs	r3, #1
 800d02e:	73fb      	strb	r3, [r7, #15]
 800d030:	e0a5      	b.n	800d17e <HAL_OSPI_Init+0x16a>
    assert_param(IS_OSPI_CS_BOUNDARY(hospi->Init.ChipSelectBoundary));
    assert_param(IS_OSPI_DLYBYP(hospi->Init.DelayBlockBypass));
    assert_param(IS_OSPI_MAXTRAN(hospi->Init.MaxTran));

    /* Initialize error code */
    hospi->ErrorCode = HAL_OSPI_ERROR_NONE;
 800d032:	687b      	ldr	r3, [r7, #4]
 800d034:	2200      	movs	r2, #0
 800d036:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Check if the state is the reset state */
    if (hospi->State == HAL_OSPI_STATE_RESET)
 800d038:	687b      	ldr	r3, [r7, #4]
 800d03a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800d03c:	2b00      	cmp	r3, #0
 800d03e:	f040 809e 	bne.w	800d17e <HAL_OSPI_Init+0x16a>

      /* Init the low level hardware */
      hospi->MspInitCallback(hospi);
#else
      /* Initialization of the low level hardware */
      HAL_OSPI_MspInit(hospi);
 800d042:	6878      	ldr	r0, [r7, #4]
 800d044:	f7f6 fb38 	bl	80036b8 <HAL_OSPI_MspInit>
#endif /* defined (USE_HAL_OSPI_REGISTER_CALLBACKS) && (USE_HAL_OSPI_REGISTER_CALLBACKS == 1U) */

      /* Configure the default timeout for the OSPI memory access */
      (void)HAL_OSPI_SetTimeout(hospi, HAL_OSPI_TIMEOUT_DEFAULT_VALUE);
 800d048:	f241 3188 	movw	r1, #5000	@ 0x1388
 800d04c:	6878      	ldr	r0, [r7, #4]
 800d04e:	f000 fbd2 	bl	800d7f6 <HAL_OSPI_SetTimeout>

      /* Configure memory type, device size, chip select high time, delay block bypass,
         free running clock, clock mode */
      MODIFY_REG(hospi->Instance->DCR1,
 800d052:	687b      	ldr	r3, [r7, #4]
 800d054:	681b      	ldr	r3, [r3, #0]
 800d056:	689a      	ldr	r2, [r3, #8]
 800d058:	4b4b      	ldr	r3, [pc, #300]	@ (800d188 <HAL_OSPI_Init+0x174>)
 800d05a:	4013      	ands	r3, r2
 800d05c:	687a      	ldr	r2, [r7, #4]
 800d05e:	68d1      	ldr	r1, [r2, #12]
 800d060:	687a      	ldr	r2, [r7, #4]
 800d062:	6912      	ldr	r2, [r2, #16]
 800d064:	3a01      	subs	r2, #1
 800d066:	0412      	lsls	r2, r2, #16
 800d068:	4311      	orrs	r1, r2
 800d06a:	687a      	ldr	r2, [r7, #4]
 800d06c:	6952      	ldr	r2, [r2, #20]
 800d06e:	3a01      	subs	r2, #1
 800d070:	0212      	lsls	r2, r2, #8
 800d072:	4311      	orrs	r1, r2
 800d074:	687a      	ldr	r2, [r7, #4]
 800d076:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 800d078:	4311      	orrs	r1, r2
 800d07a:	687a      	ldr	r2, [r7, #4]
 800d07c:	69d2      	ldr	r2, [r2, #28]
 800d07e:	4311      	orrs	r1, r2
 800d080:	687a      	ldr	r2, [r7, #4]
 800d082:	6812      	ldr	r2, [r2, #0]
 800d084:	430b      	orrs	r3, r1
 800d086:	6093      	str	r3, [r2, #8]
                 (hospi->Init.MemoryType | ((hospi->Init.DeviceSize - 1U) << OCTOSPI_DCR1_DEVSIZE_Pos) |
                  ((hospi->Init.ChipSelectHighTime - 1U) << OCTOSPI_DCR1_CSHT_Pos) |
                  hospi->Init.DelayBlockBypass | hospi->Init.ClockMode));

      /* Configure wrap size */
      MODIFY_REG(hospi->Instance->DCR2, OCTOSPI_DCR2_WRAPSIZE, hospi->Init.WrapSize);
 800d088:	687b      	ldr	r3, [r7, #4]
 800d08a:	681b      	ldr	r3, [r3, #0]
 800d08c:	68db      	ldr	r3, [r3, #12]
 800d08e:	f423 21e0 	bic.w	r1, r3, #458752	@ 0x70000
 800d092:	687b      	ldr	r3, [r7, #4]
 800d094:	6a1a      	ldr	r2, [r3, #32]
 800d096:	687b      	ldr	r3, [r7, #4]
 800d098:	681b      	ldr	r3, [r3, #0]
 800d09a:	430a      	orrs	r2, r1
 800d09c:	60da      	str	r2, [r3, #12]

      /* Configure chip select boundary and maximum transfer */
      hospi->Instance->DCR3 = ((hospi->Init.ChipSelectBoundary << OCTOSPI_DCR3_CSBOUND_Pos) |
 800d09e:	687b      	ldr	r3, [r7, #4]
 800d0a0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800d0a2:	0419      	lsls	r1, r3, #16
                               (hospi->Init.MaxTran << OCTOSPI_DCR3_MAXTRAN_Pos));
 800d0a4:	687b      	ldr	r3, [r7, #4]
 800d0a6:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
      hospi->Instance->DCR3 = ((hospi->Init.ChipSelectBoundary << OCTOSPI_DCR3_CSBOUND_Pos) |
 800d0a8:	687b      	ldr	r3, [r7, #4]
 800d0aa:	681b      	ldr	r3, [r3, #0]
 800d0ac:	430a      	orrs	r2, r1
 800d0ae:	611a      	str	r2, [r3, #16]

      /* Configure refresh */
      hospi->Instance->DCR4 = hospi->Init.Refresh;
 800d0b0:	687b      	ldr	r3, [r7, #4]
 800d0b2:	681b      	ldr	r3, [r3, #0]
 800d0b4:	687a      	ldr	r2, [r7, #4]
 800d0b6:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 800d0b8:	615a      	str	r2, [r3, #20]

      /* Configure FIFO threshold */
      MODIFY_REG(hospi->Instance->CR, OCTOSPI_CR_FTHRES, ((hospi->Init.FifoThreshold - 1U) << OCTOSPI_CR_FTHRES_Pos));
 800d0ba:	687b      	ldr	r3, [r7, #4]
 800d0bc:	681b      	ldr	r3, [r3, #0]
 800d0be:	681b      	ldr	r3, [r3, #0]
 800d0c0:	f423 51f8 	bic.w	r1, r3, #7936	@ 0x1f00
 800d0c4:	687b      	ldr	r3, [r7, #4]
 800d0c6:	685b      	ldr	r3, [r3, #4]
 800d0c8:	3b01      	subs	r3, #1
 800d0ca:	021a      	lsls	r2, r3, #8
 800d0cc:	687b      	ldr	r3, [r7, #4]
 800d0ce:	681b      	ldr	r3, [r3, #0]
 800d0d0:	430a      	orrs	r2, r1
 800d0d2:	601a      	str	r2, [r3, #0]

      /* Wait till busy flag is reset */
      status = OSPI_WaitFlagStateUntilTimeout(hospi, HAL_OSPI_FLAG_BUSY, RESET, tickstart, hospi->Timeout);
 800d0d4:	687b      	ldr	r3, [r7, #4]
 800d0d6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800d0d8:	9300      	str	r3, [sp, #0]
 800d0da:	68bb      	ldr	r3, [r7, #8]
 800d0dc:	2200      	movs	r2, #0
 800d0de:	2120      	movs	r1, #32
 800d0e0:	6878      	ldr	r0, [r7, #4]
 800d0e2:	f001 f8bf 	bl	800e264 <OSPI_WaitFlagStateUntilTimeout>
 800d0e6:	4603      	mov	r3, r0
 800d0e8:	73fb      	strb	r3, [r7, #15]

      if (status == HAL_OK)
 800d0ea:	7bfb      	ldrb	r3, [r7, #15]
 800d0ec:	2b00      	cmp	r3, #0
 800d0ee:	d146      	bne.n	800d17e <HAL_OSPI_Init+0x16a>
      {
        /* Configure clock prescaler */
        MODIFY_REG(hospi->Instance->DCR2, OCTOSPI_DCR2_PRESCALER,
 800d0f0:	687b      	ldr	r3, [r7, #4]
 800d0f2:	681b      	ldr	r3, [r3, #0]
 800d0f4:	68db      	ldr	r3, [r3, #12]
 800d0f6:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 800d0fa:	687b      	ldr	r3, [r7, #4]
 800d0fc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800d0fe:	1e5a      	subs	r2, r3, #1
 800d100:	687b      	ldr	r3, [r7, #4]
 800d102:	681b      	ldr	r3, [r3, #0]
 800d104:	430a      	orrs	r2, r1
 800d106:	60da      	str	r2, [r3, #12]
                   ((hospi->Init.ClockPrescaler - 1U) << OCTOSPI_DCR2_PRESCALER_Pos));

        /* Configure Dual Quad mode */
        MODIFY_REG(hospi->Instance->CR, OCTOSPI_CR_DQM, hospi->Init.DualQuad);
 800d108:	687b      	ldr	r3, [r7, #4]
 800d10a:	681b      	ldr	r3, [r3, #0]
 800d10c:	681b      	ldr	r3, [r3, #0]
 800d10e:	f023 0140 	bic.w	r1, r3, #64	@ 0x40
 800d112:	687b      	ldr	r3, [r7, #4]
 800d114:	689a      	ldr	r2, [r3, #8]
 800d116:	687b      	ldr	r3, [r7, #4]
 800d118:	681b      	ldr	r3, [r3, #0]
 800d11a:	430a      	orrs	r2, r1
 800d11c:	601a      	str	r2, [r3, #0]

        /* Configure sample shifting and delay hold quarter cycle */
        MODIFY_REG(hospi->Instance->TCR, (OCTOSPI_TCR_SSHIFT | OCTOSPI_TCR_DHQC),
 800d11e:	687b      	ldr	r3, [r7, #4]
 800d120:	681b      	ldr	r3, [r3, #0]
 800d122:	f8d3 3108 	ldr.w	r3, [r3, #264]	@ 0x108
 800d126:	f023 41a0 	bic.w	r1, r3, #1342177280	@ 0x50000000
 800d12a:	687b      	ldr	r3, [r7, #4]
 800d12c:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800d12e:	687b      	ldr	r3, [r7, #4]
 800d130:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800d132:	431a      	orrs	r2, r3
 800d134:	687b      	ldr	r3, [r7, #4]
 800d136:	681b      	ldr	r3, [r3, #0]
 800d138:	430a      	orrs	r2, r1
 800d13a:	f8c3 2108 	str.w	r2, [r3, #264]	@ 0x108
                   (hospi->Init.SampleShifting | hospi->Init.DelayHoldQuarterCycle));

        /* Enable OctoSPI */
        __HAL_OSPI_ENABLE(hospi);
 800d13e:	687b      	ldr	r3, [r7, #4]
 800d140:	681b      	ldr	r3, [r3, #0]
 800d142:	681a      	ldr	r2, [r3, #0]
 800d144:	687b      	ldr	r3, [r7, #4]
 800d146:	681b      	ldr	r3, [r3, #0]
 800d148:	f042 0201 	orr.w	r2, r2, #1
 800d14c:	601a      	str	r2, [r3, #0]

        /* Enable free running clock if needed : must be done after OSPI enable */
        if (hospi->Init.FreeRunningClock == HAL_OSPI_FREERUNCLK_ENABLE)
 800d14e:	687b      	ldr	r3, [r7, #4]
 800d150:	699b      	ldr	r3, [r3, #24]
 800d152:	2b02      	cmp	r3, #2
 800d154:	d107      	bne.n	800d166 <HAL_OSPI_Init+0x152>
        {
          SET_BIT(hospi->Instance->DCR1, OCTOSPI_DCR1_FRCK);
 800d156:	687b      	ldr	r3, [r7, #4]
 800d158:	681b      	ldr	r3, [r3, #0]
 800d15a:	689a      	ldr	r2, [r3, #8]
 800d15c:	687b      	ldr	r3, [r7, #4]
 800d15e:	681b      	ldr	r3, [r3, #0]
 800d160:	f042 0202 	orr.w	r2, r2, #2
 800d164:	609a      	str	r2, [r3, #8]
        }

        /* Initialize the OSPI state */
        if (hospi->Init.MemoryType == HAL_OSPI_MEMTYPE_HYPERBUS)
 800d166:	687b      	ldr	r3, [r7, #4]
 800d168:	68db      	ldr	r3, [r3, #12]
 800d16a:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800d16e:	d103      	bne.n	800d178 <HAL_OSPI_Init+0x164>
        {
          hospi->State = HAL_OSPI_STATE_HYPERBUS_INIT;
 800d170:	687b      	ldr	r3, [r7, #4]
 800d172:	2201      	movs	r2, #1
 800d174:	651a      	str	r2, [r3, #80]	@ 0x50
 800d176:	e002      	b.n	800d17e <HAL_OSPI_Init+0x16a>
        }
        else
        {
          hospi->State = HAL_OSPI_STATE_READY;
 800d178:	687b      	ldr	r3, [r7, #4]
 800d17a:	2202      	movs	r2, #2
 800d17c:	651a      	str	r2, [r3, #80]	@ 0x50
      }
    }
  }

  /* Return function status */
  return status;
 800d17e:	7bfb      	ldrb	r3, [r7, #15]
}
 800d180:	4618      	mov	r0, r3
 800d182:	3710      	adds	r7, #16
 800d184:	46bd      	mov	sp, r7
 800d186:	bd80      	pop	{r7, pc}
 800d188:	f8e0f8f4 	.word	0xf8e0f8f4

0800d18c <HAL_OSPI_IRQHandler>:
  * @brief  Handle OSPI interrupt request.
  * @param  hospi : OSPI handle
  * @retval None
  */
void HAL_OSPI_IRQHandler(OSPI_HandleTypeDef *hospi)
{
 800d18c:	b580      	push	{r7, lr}
 800d18e:	b086      	sub	sp, #24
 800d190:	af00      	add	r7, sp, #0
 800d192:	6078      	str	r0, [r7, #4]
  __IO uint32_t *data_reg = &hospi->Instance->DR;
 800d194:	687b      	ldr	r3, [r7, #4]
 800d196:	681b      	ldr	r3, [r3, #0]
 800d198:	3350      	adds	r3, #80	@ 0x50
 800d19a:	617b      	str	r3, [r7, #20]
  uint32_t flag           = hospi->Instance->SR;
 800d19c:	687b      	ldr	r3, [r7, #4]
 800d19e:	681b      	ldr	r3, [r3, #0]
 800d1a0:	6a1b      	ldr	r3, [r3, #32]
 800d1a2:	613b      	str	r3, [r7, #16]
  uint32_t itsource       = hospi->Instance->CR;
 800d1a4:	687b      	ldr	r3, [r7, #4]
 800d1a6:	681b      	ldr	r3, [r3, #0]
 800d1a8:	681b      	ldr	r3, [r3, #0]
 800d1aa:	60fb      	str	r3, [r7, #12]
  uint32_t currentstate   = hospi->State;
 800d1ac:	687b      	ldr	r3, [r7, #4]
 800d1ae:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800d1b0:	60bb      	str	r3, [r7, #8]

  /* OctoSPI fifo threshold interrupt occurred -------------------------------*/
  if (((flag & HAL_OSPI_FLAG_FT) != 0U) && ((itsource & HAL_OSPI_IT_FT) != 0U))
 800d1b2:	693b      	ldr	r3, [r7, #16]
 800d1b4:	f003 0304 	and.w	r3, r3, #4
 800d1b8:	2b00      	cmp	r3, #0
 800d1ba:	d03a      	beq.n	800d232 <HAL_OSPI_IRQHandler+0xa6>
 800d1bc:	68fb      	ldr	r3, [r7, #12]
 800d1be:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800d1c2:	2b00      	cmp	r3, #0
 800d1c4:	d035      	beq.n	800d232 <HAL_OSPI_IRQHandler+0xa6>
  {
    if (currentstate == HAL_OSPI_STATE_BUSY_TX)
 800d1c6:	68bb      	ldr	r3, [r7, #8]
 800d1c8:	2b18      	cmp	r3, #24
 800d1ca:	d10f      	bne.n	800d1ec <HAL_OSPI_IRQHandler+0x60>
    {
      /* Write a data in the fifo */
      *((__IO uint8_t *)data_reg) = *hospi->pBuffPtr;
 800d1cc:	687b      	ldr	r3, [r7, #4]
 800d1ce:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800d1d0:	781a      	ldrb	r2, [r3, #0]
 800d1d2:	697b      	ldr	r3, [r7, #20]
 800d1d4:	701a      	strb	r2, [r3, #0]
      hospi->pBuffPtr++;
 800d1d6:	687b      	ldr	r3, [r7, #4]
 800d1d8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800d1da:	1c5a      	adds	r2, r3, #1
 800d1dc:	687b      	ldr	r3, [r7, #4]
 800d1de:	641a      	str	r2, [r3, #64]	@ 0x40
      hospi->XferCount--;
 800d1e0:	687b      	ldr	r3, [r7, #4]
 800d1e2:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800d1e4:	1e5a      	subs	r2, r3, #1
 800d1e6:	687b      	ldr	r3, [r7, #4]
 800d1e8:	649a      	str	r2, [r3, #72]	@ 0x48
 800d1ea:	e012      	b.n	800d212 <HAL_OSPI_IRQHandler+0x86>
    }
    else if (currentstate == HAL_OSPI_STATE_BUSY_RX)
 800d1ec:	68bb      	ldr	r3, [r7, #8]
 800d1ee:	2b28      	cmp	r3, #40	@ 0x28
 800d1f0:	d10f      	bne.n	800d212 <HAL_OSPI_IRQHandler+0x86>
    {
      /* Read a data from the fifo */
      *hospi->pBuffPtr = *((__IO uint8_t *)data_reg);
 800d1f2:	687b      	ldr	r3, [r7, #4]
 800d1f4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800d1f6:	697a      	ldr	r2, [r7, #20]
 800d1f8:	7812      	ldrb	r2, [r2, #0]
 800d1fa:	b2d2      	uxtb	r2, r2
 800d1fc:	701a      	strb	r2, [r3, #0]
      hospi->pBuffPtr++;
 800d1fe:	687b      	ldr	r3, [r7, #4]
 800d200:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800d202:	1c5a      	adds	r2, r3, #1
 800d204:	687b      	ldr	r3, [r7, #4]
 800d206:	641a      	str	r2, [r3, #64]	@ 0x40
      hospi->XferCount--;
 800d208:	687b      	ldr	r3, [r7, #4]
 800d20a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800d20c:	1e5a      	subs	r2, r3, #1
 800d20e:	687b      	ldr	r3, [r7, #4]
 800d210:	649a      	str	r2, [r3, #72]	@ 0x48
    else
    {
      /* Nothing to do */
    }

    if (hospi->XferCount == 0U)
 800d212:	687b      	ldr	r3, [r7, #4]
 800d214:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800d216:	2b00      	cmp	r3, #0
 800d218:	d107      	bne.n	800d22a <HAL_OSPI_IRQHandler+0x9e>
    {
      /* All data have been received or transmitted for the transfer */
      /* Disable fifo threshold interrupt */
      __HAL_OSPI_DISABLE_IT(hospi, HAL_OSPI_IT_FT);
 800d21a:	687b      	ldr	r3, [r7, #4]
 800d21c:	681b      	ldr	r3, [r3, #0]
 800d21e:	681a      	ldr	r2, [r3, #0]
 800d220:	687b      	ldr	r3, [r7, #4]
 800d222:	681b      	ldr	r3, [r3, #0]
 800d224:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 800d228:	601a      	str	r2, [r3, #0]

    /* Fifo threshold callback */
#if defined (USE_HAL_OSPI_REGISTER_CALLBACKS) && (USE_HAL_OSPI_REGISTER_CALLBACKS == 1U)
    hospi->FifoThresholdCallback(hospi);
#else
    HAL_OSPI_FifoThresholdCallback(hospi);
 800d22a:	6878      	ldr	r0, [r7, #4]
 800d22c:	f000 faa7 	bl	800d77e <HAL_OSPI_FifoThresholdCallback>
 800d230:	e0e7      	b.n	800d402 <HAL_OSPI_IRQHandler+0x276>
#endif /* (USE_HAL_OSPI_REGISTER_CALLBACKS) && (USE_HAL_OSPI_REGISTER_CALLBACKS == 1U)*/
  }
  /* OctoSPI transfer complete interrupt occurred ----------------------------*/
  else if (((flag & HAL_OSPI_FLAG_TC) != 0U) && ((itsource & HAL_OSPI_IT_TC) != 0U))
 800d232:	693b      	ldr	r3, [r7, #16]
 800d234:	f003 0302 	and.w	r3, r3, #2
 800d238:	2b00      	cmp	r3, #0
 800d23a:	d067      	beq.n	800d30c <HAL_OSPI_IRQHandler+0x180>
 800d23c:	68fb      	ldr	r3, [r7, #12]
 800d23e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800d242:	2b00      	cmp	r3, #0
 800d244:	d062      	beq.n	800d30c <HAL_OSPI_IRQHandler+0x180>
  {
    if (currentstate == HAL_OSPI_STATE_BUSY_RX)
 800d246:	68bb      	ldr	r3, [r7, #8]
 800d248:	2b28      	cmp	r3, #40	@ 0x28
 800d24a:	d131      	bne.n	800d2b0 <HAL_OSPI_IRQHandler+0x124>
    {
      if ((hospi->XferCount > 0U) && ((flag & OCTOSPI_SR_FLEVEL) != 0U))
 800d24c:	687b      	ldr	r3, [r7, #4]
 800d24e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800d250:	2b00      	cmp	r3, #0
 800d252:	d015      	beq.n	800d280 <HAL_OSPI_IRQHandler+0xf4>
 800d254:	693b      	ldr	r3, [r7, #16]
 800d256:	f403 537c 	and.w	r3, r3, #16128	@ 0x3f00
 800d25a:	2b00      	cmp	r3, #0
 800d25c:	d010      	beq.n	800d280 <HAL_OSPI_IRQHandler+0xf4>
      {
        /* Read the last data received in the fifo */
        *hospi->pBuffPtr = *((__IO uint8_t *)data_reg);
 800d25e:	687b      	ldr	r3, [r7, #4]
 800d260:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800d262:	697a      	ldr	r2, [r7, #20]
 800d264:	7812      	ldrb	r2, [r2, #0]
 800d266:	b2d2      	uxtb	r2, r2
 800d268:	701a      	strb	r2, [r3, #0]
        hospi->pBuffPtr++;
 800d26a:	687b      	ldr	r3, [r7, #4]
 800d26c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800d26e:	1c5a      	adds	r2, r3, #1
 800d270:	687b      	ldr	r3, [r7, #4]
 800d272:	641a      	str	r2, [r3, #64]	@ 0x40
        hospi->XferCount--;
 800d274:	687b      	ldr	r3, [r7, #4]
 800d276:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800d278:	1e5a      	subs	r2, r3, #1
 800d27a:	687b      	ldr	r3, [r7, #4]
 800d27c:	649a      	str	r2, [r3, #72]	@ 0x48
    if (currentstate == HAL_OSPI_STATE_BUSY_RX)
 800d27e:	e0bd      	b.n	800d3fc <HAL_OSPI_IRQHandler+0x270>
      }
      else if (hospi->XferCount == 0U)
 800d280:	687b      	ldr	r3, [r7, #4]
 800d282:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800d284:	2b00      	cmp	r3, #0
 800d286:	f040 80b9 	bne.w	800d3fc <HAL_OSPI_IRQHandler+0x270>
      {
        /* Clear flag */
        hospi->Instance->FCR = HAL_OSPI_FLAG_TC;
 800d28a:	687b      	ldr	r3, [r7, #4]
 800d28c:	681b      	ldr	r3, [r3, #0]
 800d28e:	2202      	movs	r2, #2
 800d290:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Disable the interrupts */
        __HAL_OSPI_DISABLE_IT(hospi, HAL_OSPI_IT_TC | HAL_OSPI_IT_FT | HAL_OSPI_IT_TE);
 800d292:	687b      	ldr	r3, [r7, #4]
 800d294:	681b      	ldr	r3, [r3, #0]
 800d296:	681a      	ldr	r2, [r3, #0]
 800d298:	687b      	ldr	r3, [r7, #4]
 800d29a:	681b      	ldr	r3, [r3, #0]
 800d29c:	f422 22e0 	bic.w	r2, r2, #458752	@ 0x70000
 800d2a0:	601a      	str	r2, [r3, #0]

        /* Update state */
        hospi->State = HAL_OSPI_STATE_READY;
 800d2a2:	687b      	ldr	r3, [r7, #4]
 800d2a4:	2202      	movs	r2, #2
 800d2a6:	651a      	str	r2, [r3, #80]	@ 0x50

        /* RX complete callback */
#if defined (USE_HAL_OSPI_REGISTER_CALLBACKS) && (USE_HAL_OSPI_REGISTER_CALLBACKS == 1U)
        hospi->RxCpltCallback(hospi);
#else
        HAL_OSPI_RxCpltCallback(hospi);
 800d2a8:	6878      	ldr	r0, [r7, #4]
 800d2aa:	f000 fa7c 	bl	800d7a6 <HAL_OSPI_RxCpltCallback>
    if (currentstate == HAL_OSPI_STATE_BUSY_RX)
 800d2ae:	e0a5      	b.n	800d3fc <HAL_OSPI_IRQHandler+0x270>
      }
    }
    else
    {
      /* Clear flag */
      hospi->Instance->FCR = HAL_OSPI_FLAG_TC;
 800d2b0:	687b      	ldr	r3, [r7, #4]
 800d2b2:	681b      	ldr	r3, [r3, #0]
 800d2b4:	2202      	movs	r2, #2
 800d2b6:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Disable the interrupts */
      __HAL_OSPI_DISABLE_IT(hospi, HAL_OSPI_IT_TC | HAL_OSPI_IT_FT | HAL_OSPI_IT_TE);
 800d2b8:	687b      	ldr	r3, [r7, #4]
 800d2ba:	681b      	ldr	r3, [r3, #0]
 800d2bc:	681a      	ldr	r2, [r3, #0]
 800d2be:	687b      	ldr	r3, [r7, #4]
 800d2c0:	681b      	ldr	r3, [r3, #0]
 800d2c2:	f422 22e0 	bic.w	r2, r2, #458752	@ 0x70000
 800d2c6:	601a      	str	r2, [r3, #0]

      /* Update state */
      hospi->State = HAL_OSPI_STATE_READY;
 800d2c8:	687b      	ldr	r3, [r7, #4]
 800d2ca:	2202      	movs	r2, #2
 800d2cc:	651a      	str	r2, [r3, #80]	@ 0x50

      if (currentstate == HAL_OSPI_STATE_BUSY_TX)
 800d2ce:	68bb      	ldr	r3, [r7, #8]
 800d2d0:	2b18      	cmp	r3, #24
 800d2d2:	d103      	bne.n	800d2dc <HAL_OSPI_IRQHandler+0x150>
      {
        /* TX complete callback */
#if defined (USE_HAL_OSPI_REGISTER_CALLBACKS) && (USE_HAL_OSPI_REGISTER_CALLBACKS == 1U)
        hospi->TxCpltCallback(hospi);
#else
        HAL_OSPI_TxCpltCallback(hospi);
 800d2d4:	6878      	ldr	r0, [r7, #4]
 800d2d6:	f000 fa70 	bl	800d7ba <HAL_OSPI_TxCpltCallback>
    if (currentstate == HAL_OSPI_STATE_BUSY_RX)
 800d2da:	e08f      	b.n	800d3fc <HAL_OSPI_IRQHandler+0x270>
#endif /* defined (USE_HAL_OSPI_REGISTER_CALLBACKS) && (USE_HAL_OSPI_REGISTER_CALLBACKS == 1U) */
      }
      else if (currentstate == HAL_OSPI_STATE_BUSY_CMD)
 800d2dc:	68bb      	ldr	r3, [r7, #8]
 800d2de:	2b08      	cmp	r3, #8
 800d2e0:	d103      	bne.n	800d2ea <HAL_OSPI_IRQHandler+0x15e>
      {
        /* Command complete callback */
#if defined (USE_HAL_OSPI_REGISTER_CALLBACKS) && (USE_HAL_OSPI_REGISTER_CALLBACKS == 1U)
        hospi->CmdCpltCallback(hospi);
#else
        HAL_OSPI_CmdCpltCallback(hospi);
 800d2e2:	6878      	ldr	r0, [r7, #4]
 800d2e4:	f000 fa55 	bl	800d792 <HAL_OSPI_CmdCpltCallback>
    if (currentstate == HAL_OSPI_STATE_BUSY_RX)
 800d2e8:	e088      	b.n	800d3fc <HAL_OSPI_IRQHandler+0x270>
#endif /* (USE_HAL_OSPI_REGISTER_CALLBACKS) && (USE_HAL_OSPI_REGISTER_CALLBACKS == 1U) */
      }
      else if (currentstate == HAL_OSPI_STATE_ABORT)
 800d2ea:	68bb      	ldr	r3, [r7, #8]
 800d2ec:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800d2f0:	f040 8084 	bne.w	800d3fc <HAL_OSPI_IRQHandler+0x270>
      {
        if (hospi->ErrorCode == HAL_OSPI_ERROR_NONE)
 800d2f4:	687b      	ldr	r3, [r7, #4]
 800d2f6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800d2f8:	2b00      	cmp	r3, #0
 800d2fa:	d103      	bne.n	800d304 <HAL_OSPI_IRQHandler+0x178>
          /* Abort called by the user */
          /* Abort complete callback */
#if defined (USE_HAL_OSPI_REGISTER_CALLBACKS) && (USE_HAL_OSPI_REGISTER_CALLBACKS == 1U)
          hospi->AbortCpltCallback(hospi);
#else
          HAL_OSPI_AbortCpltCallback(hospi);
 800d2fc:	6878      	ldr	r0, [r7, #4]
 800d2fe:	f000 fa34 	bl	800d76a <HAL_OSPI_AbortCpltCallback>
    if (currentstate == HAL_OSPI_STATE_BUSY_RX)
 800d302:	e07b      	b.n	800d3fc <HAL_OSPI_IRQHandler+0x270>
          /* Abort due to an error (eg : DMA error) */
          /* Error callback */
#if defined (USE_HAL_OSPI_REGISTER_CALLBACKS) && (USE_HAL_OSPI_REGISTER_CALLBACKS == 1U)
          hospi->ErrorCallback(hospi);
#else
          HAL_OSPI_ErrorCallback(hospi);
 800d304:	6878      	ldr	r0, [r7, #4]
 800d306:	f000 fa26 	bl	800d756 <HAL_OSPI_ErrorCallback>
    if (currentstate == HAL_OSPI_STATE_BUSY_RX)
 800d30a:	e077      	b.n	800d3fc <HAL_OSPI_IRQHandler+0x270>
        /* Nothing to do */
      }
    }
  }
  /* OctoSPI status match interrupt occurred ---------------------------------*/
  else if (((flag & HAL_OSPI_FLAG_SM) != 0U) && ((itsource & HAL_OSPI_IT_SM) != 0U))
 800d30c:	693b      	ldr	r3, [r7, #16]
 800d30e:	f003 0308 	and.w	r3, r3, #8
 800d312:	2b00      	cmp	r3, #0
 800d314:	d01e      	beq.n	800d354 <HAL_OSPI_IRQHandler+0x1c8>
 800d316:	68fb      	ldr	r3, [r7, #12]
 800d318:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800d31c:	2b00      	cmp	r3, #0
 800d31e:	d019      	beq.n	800d354 <HAL_OSPI_IRQHandler+0x1c8>
  {
    /* Clear flag */
    hospi->Instance->FCR = HAL_OSPI_FLAG_SM;
 800d320:	687b      	ldr	r3, [r7, #4]
 800d322:	681b      	ldr	r3, [r3, #0]
 800d324:	2208      	movs	r2, #8
 800d326:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Check if automatic poll mode stop is activated */
    if ((hospi->Instance->CR & OCTOSPI_CR_APMS) != 0U)
 800d328:	687b      	ldr	r3, [r7, #4]
 800d32a:	681b      	ldr	r3, [r3, #0]
 800d32c:	681b      	ldr	r3, [r3, #0]
 800d32e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800d332:	2b00      	cmp	r3, #0
 800d334:	d00a      	beq.n	800d34c <HAL_OSPI_IRQHandler+0x1c0>
    {
      /* Disable the interrupts */
      __HAL_OSPI_DISABLE_IT(hospi, HAL_OSPI_IT_SM | HAL_OSPI_IT_TE);
 800d336:	687b      	ldr	r3, [r7, #4]
 800d338:	681b      	ldr	r3, [r3, #0]
 800d33a:	681a      	ldr	r2, [r3, #0]
 800d33c:	687b      	ldr	r3, [r7, #4]
 800d33e:	681b      	ldr	r3, [r3, #0]
 800d340:	f422 2210 	bic.w	r2, r2, #589824	@ 0x90000
 800d344:	601a      	str	r2, [r3, #0]

      /* Update state */
      hospi->State = HAL_OSPI_STATE_READY;
 800d346:	687b      	ldr	r3, [r7, #4]
 800d348:	2202      	movs	r2, #2
 800d34a:	651a      	str	r2, [r3, #80]	@ 0x50

    /* Status match callback */
#if defined (USE_HAL_OSPI_REGISTER_CALLBACKS) && (USE_HAL_OSPI_REGISTER_CALLBACKS == 1U)
    hospi->StatusMatchCallback(hospi);
#else
    HAL_OSPI_StatusMatchCallback(hospi);
 800d34c:	6878      	ldr	r0, [r7, #4]
 800d34e:	f000 fa3e 	bl	800d7ce <HAL_OSPI_StatusMatchCallback>
 800d352:	e056      	b.n	800d402 <HAL_OSPI_IRQHandler+0x276>
#endif /* (USE_HAL_OSPI_REGISTER_CALLBACKS) && (USE_HAL_OSPI_REGISTER_CALLBACKS == 1U) */
  }
  /* OctoSPI transfer error interrupt occurred -------------------------------*/
  else if (((flag & HAL_OSPI_FLAG_TE) != 0U) && ((itsource & HAL_OSPI_IT_TE) != 0U))
 800d354:	693b      	ldr	r3, [r7, #16]
 800d356:	f003 0301 	and.w	r3, r3, #1
 800d35a:	2b00      	cmp	r3, #0
 800d35c:	d03c      	beq.n	800d3d8 <HAL_OSPI_IRQHandler+0x24c>
 800d35e:	68fb      	ldr	r3, [r7, #12]
 800d360:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800d364:	2b00      	cmp	r3, #0
 800d366:	d037      	beq.n	800d3d8 <HAL_OSPI_IRQHandler+0x24c>
  {
    /* Clear flag */
    hospi->Instance->FCR = HAL_OSPI_FLAG_TE;
 800d368:	687b      	ldr	r3, [r7, #4]
 800d36a:	681b      	ldr	r3, [r3, #0]
 800d36c:	2201      	movs	r2, #1
 800d36e:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Disable all interrupts */
    __HAL_OSPI_DISABLE_IT(hospi, (HAL_OSPI_IT_TO | HAL_OSPI_IT_SM | HAL_OSPI_IT_FT | HAL_OSPI_IT_TC | HAL_OSPI_IT_TE));
 800d370:	687b      	ldr	r3, [r7, #4]
 800d372:	681b      	ldr	r3, [r3, #0]
 800d374:	681a      	ldr	r2, [r3, #0]
 800d376:	687b      	ldr	r3, [r7, #4]
 800d378:	681b      	ldr	r3, [r3, #0]
 800d37a:	f422 12f8 	bic.w	r2, r2, #2031616	@ 0x1f0000
 800d37e:	601a      	str	r2, [r3, #0]

    /* Set error code */
    hospi->ErrorCode = HAL_OSPI_ERROR_TRANSFER;
 800d380:	687b      	ldr	r3, [r7, #4]
 800d382:	2202      	movs	r2, #2
 800d384:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Check if the DMA is enabled */
    if ((hospi->Instance->CR & OCTOSPI_CR_DMAEN) != 0U)
 800d386:	687b      	ldr	r3, [r7, #4]
 800d388:	681b      	ldr	r3, [r3, #0]
 800d38a:	681b      	ldr	r3, [r3, #0]
 800d38c:	f003 0304 	and.w	r3, r3, #4
 800d390:	2b00      	cmp	r3, #0
 800d392:	d01a      	beq.n	800d3ca <HAL_OSPI_IRQHandler+0x23e>
    {
      /* Disable the DMA transfer on the OctoSPI side */
      CLEAR_BIT(hospi->Instance->CR, OCTOSPI_CR_DMAEN);
 800d394:	687b      	ldr	r3, [r7, #4]
 800d396:	681b      	ldr	r3, [r3, #0]
 800d398:	681a      	ldr	r2, [r3, #0]
 800d39a:	687b      	ldr	r3, [r7, #4]
 800d39c:	681b      	ldr	r3, [r3, #0]
 800d39e:	f022 0204 	bic.w	r2, r2, #4
 800d3a2:	601a      	str	r2, [r3, #0]

      /* Disable the DMA transfer on the DMA side */
      hospi->hmdma->XferAbortCallback = OSPI_DMAAbortCplt;
 800d3a4:	687b      	ldr	r3, [r7, #4]
 800d3a6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800d3a8:	4a18      	ldr	r2, [pc, #96]	@ (800d40c <HAL_OSPI_IRQHandler+0x280>)
 800d3aa:	659a      	str	r2, [r3, #88]	@ 0x58
      if (HAL_MDMA_Abort_IT(hospi->hmdma) != HAL_OK)
 800d3ac:	687b      	ldr	r3, [r7, #4]
 800d3ae:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800d3b0:	4618      	mov	r0, r3
 800d3b2:	f7ff fe08 	bl	800cfc6 <HAL_MDMA_Abort_IT>
 800d3b6:	4603      	mov	r3, r0
 800d3b8:	2b00      	cmp	r3, #0
 800d3ba:	d021      	beq.n	800d400 <HAL_OSPI_IRQHandler+0x274>
      {
        /* Update state */
        hospi->State = HAL_OSPI_STATE_READY;
 800d3bc:	687b      	ldr	r3, [r7, #4]
 800d3be:	2202      	movs	r2, #2
 800d3c0:	651a      	str	r2, [r3, #80]	@ 0x50

        /* Error callback */
#if defined (USE_HAL_OSPI_REGISTER_CALLBACKS) && (USE_HAL_OSPI_REGISTER_CALLBACKS == 1U)
        hospi->ErrorCallback(hospi);
#else
        HAL_OSPI_ErrorCallback(hospi);
 800d3c2:	6878      	ldr	r0, [r7, #4]
 800d3c4:	f000 f9c7 	bl	800d756 <HAL_OSPI_ErrorCallback>
    if ((hospi->Instance->CR & OCTOSPI_CR_DMAEN) != 0U)
 800d3c8:	e01a      	b.n	800d400 <HAL_OSPI_IRQHandler+0x274>
      }
    }
    else
    {
      /* Update state */
      hospi->State = HAL_OSPI_STATE_READY;
 800d3ca:	687b      	ldr	r3, [r7, #4]
 800d3cc:	2202      	movs	r2, #2
 800d3ce:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Error callback */
#if defined (USE_HAL_OSPI_REGISTER_CALLBACKS) && (USE_HAL_OSPI_REGISTER_CALLBACKS == 1U)
      hospi->ErrorCallback(hospi);
#else
      HAL_OSPI_ErrorCallback(hospi);
 800d3d0:	6878      	ldr	r0, [r7, #4]
 800d3d2:	f000 f9c0 	bl	800d756 <HAL_OSPI_ErrorCallback>
    if ((hospi->Instance->CR & OCTOSPI_CR_DMAEN) != 0U)
 800d3d6:	e013      	b.n	800d400 <HAL_OSPI_IRQHandler+0x274>
#endif /* (USE_HAL_OSPI_REGISTER_CALLBACKS) && (USE_HAL_OSPI_REGISTER_CALLBACKS == 1U) */
    }
  }
  /* OctoSPI timeout interrupt occurred --------------------------------------*/
  else if (((flag & HAL_OSPI_FLAG_TO) != 0U) && ((itsource & HAL_OSPI_IT_TO) != 0U))
 800d3d8:	693b      	ldr	r3, [r7, #16]
 800d3da:	f003 0310 	and.w	r3, r3, #16
 800d3de:	2b00      	cmp	r3, #0
 800d3e0:	d00f      	beq.n	800d402 <HAL_OSPI_IRQHandler+0x276>
 800d3e2:	68fb      	ldr	r3, [r7, #12]
 800d3e4:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800d3e8:	2b00      	cmp	r3, #0
 800d3ea:	d00a      	beq.n	800d402 <HAL_OSPI_IRQHandler+0x276>
  {
    /* Clear flag */
    hospi->Instance->FCR = HAL_OSPI_FLAG_TO;
 800d3ec:	687b      	ldr	r3, [r7, #4]
 800d3ee:	681b      	ldr	r3, [r3, #0]
 800d3f0:	2210      	movs	r2, #16
 800d3f2:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Timeout callback */
#if defined (USE_HAL_OSPI_REGISTER_CALLBACKS) && (USE_HAL_OSPI_REGISTER_CALLBACKS == 1U)
    hospi->TimeOutCallback(hospi);
#else
    HAL_OSPI_TimeOutCallback(hospi);
 800d3f4:	6878      	ldr	r0, [r7, #4]
 800d3f6:	f000 f9f4 	bl	800d7e2 <HAL_OSPI_TimeOutCallback>
  }
  else
  {
    /* Nothing to do */
  }
}
 800d3fa:	e002      	b.n	800d402 <HAL_OSPI_IRQHandler+0x276>
    if (currentstate == HAL_OSPI_STATE_BUSY_RX)
 800d3fc:	bf00      	nop
 800d3fe:	e000      	b.n	800d402 <HAL_OSPI_IRQHandler+0x276>
    if ((hospi->Instance->CR & OCTOSPI_CR_DMAEN) != 0U)
 800d400:	bf00      	nop
}
 800d402:	bf00      	nop
 800d404:	3718      	adds	r7, #24
 800d406:	46bd      	mov	sp, r7
 800d408:	bd80      	pop	{r7, pc}
 800d40a:	bf00      	nop
 800d40c:	0800e1ed 	.word	0x0800e1ed

0800d410 <HAL_OSPI_Command>:
  * @param  cmd     : structure that contains the command configuration information
  * @param  Timeout : Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_OSPI_Command(OSPI_HandleTypeDef *hospi, OSPI_RegularCmdTypeDef *cmd, uint32_t Timeout)
{
 800d410:	b580      	push	{r7, lr}
 800d412:	b08a      	sub	sp, #40	@ 0x28
 800d414:	af02      	add	r7, sp, #8
 800d416:	60f8      	str	r0, [r7, #12]
 800d418:	60b9      	str	r1, [r7, #8]
 800d41a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status;
  uint32_t state;
  uint32_t tickstart = HAL_GetTick();
 800d41c:	f7f8 fc68 	bl	8005cf0 <HAL_GetTick>
 800d420:	61b8      	str	r0, [r7, #24]
    assert_param(IS_OSPI_ALT_BYTES_SIZE(cmd->AlternateBytesSize));
    assert_param(IS_OSPI_ALT_BYTES_DTR_MODE(cmd->AlternateBytesDtrMode));
  }

  assert_param(IS_OSPI_DATA_MODE(cmd->DataMode));
  if (cmd->DataMode != HAL_OSPI_DATA_NONE)
 800d422:	68bb      	ldr	r3, [r7, #8]
 800d424:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800d426:	2b00      	cmp	r3, #0

  assert_param(IS_OSPI_DQS_MODE(cmd->DQSMode));
  assert_param(IS_OSPI_SIOO_MODE(cmd->SIOOMode));

  /* Check the state of the driver */
  state = hospi->State;
 800d428:	68fb      	ldr	r3, [r7, #12]
 800d42a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800d42c:	617b      	str	r3, [r7, #20]
  if (((state == HAL_OSPI_STATE_READY)         && (hospi->Init.MemoryType != HAL_OSPI_MEMTYPE_HYPERBUS)) ||
 800d42e:	697b      	ldr	r3, [r7, #20]
 800d430:	2b02      	cmp	r3, #2
 800d432:	d104      	bne.n	800d43e <HAL_OSPI_Command+0x2e>
 800d434:	68fb      	ldr	r3, [r7, #12]
 800d436:	68db      	ldr	r3, [r3, #12]
 800d438:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800d43c:	d115      	bne.n	800d46a <HAL_OSPI_Command+0x5a>
 800d43e:	697b      	ldr	r3, [r7, #20]
 800d440:	2b14      	cmp	r3, #20
 800d442:	d107      	bne.n	800d454 <HAL_OSPI_Command+0x44>
      ((state == HAL_OSPI_STATE_READ_CMD_CFG)  && ((cmd->OperationType == HAL_OSPI_OPTYPE_WRITE_CFG)
 800d444:	68bb      	ldr	r3, [r7, #8]
 800d446:	681b      	ldr	r3, [r3, #0]
 800d448:	2b02      	cmp	r3, #2
 800d44a:	d00e      	beq.n	800d46a <HAL_OSPI_Command+0x5a>
                                                   || (cmd->OperationType == HAL_OSPI_OPTYPE_WRAP_CFG))) ||
 800d44c:	68bb      	ldr	r3, [r7, #8]
 800d44e:	681b      	ldr	r3, [r3, #0]
 800d450:	2b03      	cmp	r3, #3
 800d452:	d00a      	beq.n	800d46a <HAL_OSPI_Command+0x5a>
 800d454:	697b      	ldr	r3, [r7, #20]
 800d456:	2b24      	cmp	r3, #36	@ 0x24
 800d458:	d15b      	bne.n	800d512 <HAL_OSPI_Command+0x102>
      ((state == HAL_OSPI_STATE_WRITE_CMD_CFG) && ((cmd->OperationType == HAL_OSPI_OPTYPE_READ_CFG)  ||
 800d45a:	68bb      	ldr	r3, [r7, #8]
 800d45c:	681b      	ldr	r3, [r3, #0]
 800d45e:	2b01      	cmp	r3, #1
 800d460:	d003      	beq.n	800d46a <HAL_OSPI_Command+0x5a>
                                                   (cmd->OperationType == HAL_OSPI_OPTYPE_WRAP_CFG))))
 800d462:	68bb      	ldr	r3, [r7, #8]
 800d464:	681b      	ldr	r3, [r3, #0]
      ((state == HAL_OSPI_STATE_WRITE_CMD_CFG) && ((cmd->OperationType == HAL_OSPI_OPTYPE_READ_CFG)  ||
 800d466:	2b03      	cmp	r3, #3
 800d468:	d153      	bne.n	800d512 <HAL_OSPI_Command+0x102>
  {
    /* Wait till busy flag is reset */
    status = OSPI_WaitFlagStateUntilTimeout(hospi, HAL_OSPI_FLAG_BUSY, RESET, tickstart, Timeout);
 800d46a:	687b      	ldr	r3, [r7, #4]
 800d46c:	9300      	str	r3, [sp, #0]
 800d46e:	69bb      	ldr	r3, [r7, #24]
 800d470:	2200      	movs	r2, #0
 800d472:	2120      	movs	r1, #32
 800d474:	68f8      	ldr	r0, [r7, #12]
 800d476:	f000 fef5 	bl	800e264 <OSPI_WaitFlagStateUntilTimeout>
 800d47a:	4603      	mov	r3, r0
 800d47c:	77fb      	strb	r3, [r7, #31]

    if (status == HAL_OK)
 800d47e:	7ffb      	ldrb	r3, [r7, #31]
 800d480:	2b00      	cmp	r3, #0
 800d482:	d14c      	bne.n	800d51e <HAL_OSPI_Command+0x10e>
    {
      /* Initialize error code */
      hospi->ErrorCode = HAL_OSPI_ERROR_NONE;
 800d484:	68fb      	ldr	r3, [r7, #12]
 800d486:	2200      	movs	r2, #0
 800d488:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the registers */
      status = OSPI_ConfigCmd(hospi, cmd);
 800d48a:	68b9      	ldr	r1, [r7, #8]
 800d48c:	68f8      	ldr	r0, [r7, #12]
 800d48e:	f000 ff21 	bl	800e2d4 <OSPI_ConfigCmd>
 800d492:	4603      	mov	r3, r0
 800d494:	77fb      	strb	r3, [r7, #31]

      if (status == HAL_OK)
 800d496:	7ffb      	ldrb	r3, [r7, #31]
 800d498:	2b00      	cmp	r3, #0
 800d49a:	d140      	bne.n	800d51e <HAL_OSPI_Command+0x10e>
      {
        if (cmd->DataMode == HAL_OSPI_DATA_NONE)
 800d49c:	68bb      	ldr	r3, [r7, #8]
 800d49e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800d4a0:	2b00      	cmp	r3, #0
 800d4a2:	d10e      	bne.n	800d4c2 <HAL_OSPI_Command+0xb2>
        {
          /* When there is no data phase, the transfer start as soon as the configuration is done
             so wait until TC flag is set to go back in idle state */
          status = OSPI_WaitFlagStateUntilTimeout(hospi, HAL_OSPI_FLAG_TC, SET, tickstart, Timeout);
 800d4a4:	687b      	ldr	r3, [r7, #4]
 800d4a6:	9300      	str	r3, [sp, #0]
 800d4a8:	69bb      	ldr	r3, [r7, #24]
 800d4aa:	2201      	movs	r2, #1
 800d4ac:	2102      	movs	r1, #2
 800d4ae:	68f8      	ldr	r0, [r7, #12]
 800d4b0:	f000 fed8 	bl	800e264 <OSPI_WaitFlagStateUntilTimeout>
 800d4b4:	4603      	mov	r3, r0
 800d4b6:	77fb      	strb	r3, [r7, #31]

          __HAL_OSPI_CLEAR_FLAG(hospi, HAL_OSPI_FLAG_TC);
 800d4b8:	68fb      	ldr	r3, [r7, #12]
 800d4ba:	681b      	ldr	r3, [r3, #0]
 800d4bc:	2202      	movs	r2, #2
 800d4be:	625a      	str	r2, [r3, #36]	@ 0x24
    if (status == HAL_OK)
 800d4c0:	e02d      	b.n	800d51e <HAL_OSPI_Command+0x10e>
        }
        else
        {
          /* Update the state */
          if (cmd->OperationType == HAL_OSPI_OPTYPE_COMMON_CFG)
 800d4c2:	68bb      	ldr	r3, [r7, #8]
 800d4c4:	681b      	ldr	r3, [r3, #0]
 800d4c6:	2b00      	cmp	r3, #0
 800d4c8:	d103      	bne.n	800d4d2 <HAL_OSPI_Command+0xc2>
          {
            hospi->State = HAL_OSPI_STATE_CMD_CFG;
 800d4ca:	68fb      	ldr	r3, [r7, #12]
 800d4cc:	2204      	movs	r2, #4
 800d4ce:	651a      	str	r2, [r3, #80]	@ 0x50
    if (status == HAL_OK)
 800d4d0:	e025      	b.n	800d51e <HAL_OSPI_Command+0x10e>
          }
          else if (cmd->OperationType == HAL_OSPI_OPTYPE_READ_CFG)
 800d4d2:	68bb      	ldr	r3, [r7, #8]
 800d4d4:	681b      	ldr	r3, [r3, #0]
 800d4d6:	2b01      	cmp	r3, #1
 800d4d8:	d10b      	bne.n	800d4f2 <HAL_OSPI_Command+0xe2>
          {
            if (hospi->State == HAL_OSPI_STATE_WRITE_CMD_CFG)
 800d4da:	68fb      	ldr	r3, [r7, #12]
 800d4dc:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800d4de:	2b24      	cmp	r3, #36	@ 0x24
 800d4e0:	d103      	bne.n	800d4ea <HAL_OSPI_Command+0xda>
            {
              hospi->State = HAL_OSPI_STATE_CMD_CFG;
 800d4e2:	68fb      	ldr	r3, [r7, #12]
 800d4e4:	2204      	movs	r2, #4
 800d4e6:	651a      	str	r2, [r3, #80]	@ 0x50
    if (status == HAL_OK)
 800d4e8:	e019      	b.n	800d51e <HAL_OSPI_Command+0x10e>
            }
            else
            {
              hospi->State = HAL_OSPI_STATE_READ_CMD_CFG;
 800d4ea:	68fb      	ldr	r3, [r7, #12]
 800d4ec:	2214      	movs	r2, #20
 800d4ee:	651a      	str	r2, [r3, #80]	@ 0x50
    if (status == HAL_OK)
 800d4f0:	e015      	b.n	800d51e <HAL_OSPI_Command+0x10e>
            }
          }
          else if (cmd->OperationType == HAL_OSPI_OPTYPE_WRITE_CFG)
 800d4f2:	68bb      	ldr	r3, [r7, #8]
 800d4f4:	681b      	ldr	r3, [r3, #0]
 800d4f6:	2b02      	cmp	r3, #2
 800d4f8:	d111      	bne.n	800d51e <HAL_OSPI_Command+0x10e>
          {
            if (hospi->State == HAL_OSPI_STATE_READ_CMD_CFG)
 800d4fa:	68fb      	ldr	r3, [r7, #12]
 800d4fc:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800d4fe:	2b14      	cmp	r3, #20
 800d500:	d103      	bne.n	800d50a <HAL_OSPI_Command+0xfa>
            {
              hospi->State = HAL_OSPI_STATE_CMD_CFG;
 800d502:	68fb      	ldr	r3, [r7, #12]
 800d504:	2204      	movs	r2, #4
 800d506:	651a      	str	r2, [r3, #80]	@ 0x50
    if (status == HAL_OK)
 800d508:	e009      	b.n	800d51e <HAL_OSPI_Command+0x10e>
            }
            else
            {
              hospi->State = HAL_OSPI_STATE_WRITE_CMD_CFG;
 800d50a:	68fb      	ldr	r3, [r7, #12]
 800d50c:	2224      	movs	r2, #36	@ 0x24
 800d50e:	651a      	str	r2, [r3, #80]	@ 0x50
    if (status == HAL_OK)
 800d510:	e005      	b.n	800d51e <HAL_OSPI_Command+0x10e>
      }
    }
  }
  else
  {
    status = HAL_ERROR;
 800d512:	2301      	movs	r3, #1
 800d514:	77fb      	strb	r3, [r7, #31]
    hospi->ErrorCode = HAL_OSPI_ERROR_INVALID_SEQUENCE;
 800d516:	68fb      	ldr	r3, [r7, #12]
 800d518:	2210      	movs	r2, #16
 800d51a:	655a      	str	r2, [r3, #84]	@ 0x54
 800d51c:	e000      	b.n	800d520 <HAL_OSPI_Command+0x110>
    if (status == HAL_OK)
 800d51e:	bf00      	nop
  }

  /* Return function status */
  return status;
 800d520:	7ffb      	ldrb	r3, [r7, #31]
}
 800d522:	4618      	mov	r0, r3
 800d524:	3720      	adds	r7, #32
 800d526:	46bd      	mov	sp, r7
 800d528:	bd80      	pop	{r7, pc}

0800d52a <HAL_OSPI_Transmit>:
  * @param  Timeout : Timeout duration
  * @note   This function is used only in Indirect Write Mode
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_OSPI_Transmit(OSPI_HandleTypeDef *hospi, uint8_t *pData, uint32_t Timeout)
{
 800d52a:	b580      	push	{r7, lr}
 800d52c:	b08a      	sub	sp, #40	@ 0x28
 800d52e:	af02      	add	r7, sp, #8
 800d530:	60f8      	str	r0, [r7, #12]
 800d532:	60b9      	str	r1, [r7, #8]
 800d534:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status;
  uint32_t tickstart = HAL_GetTick();
 800d536:	f7f8 fbdb 	bl	8005cf0 <HAL_GetTick>
 800d53a:	61b8      	str	r0, [r7, #24]
  __IO uint32_t *data_reg = &hospi->Instance->DR;
 800d53c:	68fb      	ldr	r3, [r7, #12]
 800d53e:	681b      	ldr	r3, [r3, #0]
 800d540:	3350      	adds	r3, #80	@ 0x50
 800d542:	617b      	str	r3, [r7, #20]

  /* Check the data pointer allocation */
  if (pData == NULL)
 800d544:	68bb      	ldr	r3, [r7, #8]
 800d546:	2b00      	cmp	r3, #0
 800d548:	d105      	bne.n	800d556 <HAL_OSPI_Transmit+0x2c>
  {
    status = HAL_ERROR;
 800d54a:	2301      	movs	r3, #1
 800d54c:	77fb      	strb	r3, [r7, #31]
    hospi->ErrorCode = HAL_OSPI_ERROR_INVALID_PARAM;
 800d54e:	68fb      	ldr	r3, [r7, #12]
 800d550:	2208      	movs	r2, #8
 800d552:	655a      	str	r2, [r3, #84]	@ 0x54
 800d554:	e057      	b.n	800d606 <HAL_OSPI_Transmit+0xdc>
  }
  else
  {
    /* Check the state */
    if (hospi->State == HAL_OSPI_STATE_CMD_CFG)
 800d556:	68fb      	ldr	r3, [r7, #12]
 800d558:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800d55a:	2b04      	cmp	r3, #4
 800d55c:	d14e      	bne.n	800d5fc <HAL_OSPI_Transmit+0xd2>
    {
      /* Configure counters and size */
      hospi->XferCount = READ_REG(hospi->Instance->DLR) + 1U;
 800d55e:	68fb      	ldr	r3, [r7, #12]
 800d560:	681b      	ldr	r3, [r3, #0]
 800d562:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800d564:	1c5a      	adds	r2, r3, #1
 800d566:	68fb      	ldr	r3, [r7, #12]
 800d568:	649a      	str	r2, [r3, #72]	@ 0x48
      hospi->XferSize  = hospi->XferCount;
 800d56a:	68fb      	ldr	r3, [r7, #12]
 800d56c:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800d56e:	68fb      	ldr	r3, [r7, #12]
 800d570:	645a      	str	r2, [r3, #68]	@ 0x44
      hospi->pBuffPtr  = pData;
 800d572:	68fb      	ldr	r3, [r7, #12]
 800d574:	68ba      	ldr	r2, [r7, #8]
 800d576:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Configure CR register with functional mode as indirect write */
      MODIFY_REG(hospi->Instance->CR, OCTOSPI_CR_FMODE, OSPI_FUNCTIONAL_MODE_INDIRECT_WRITE);
 800d578:	68fb      	ldr	r3, [r7, #12]
 800d57a:	681b      	ldr	r3, [r3, #0]
 800d57c:	681a      	ldr	r2, [r3, #0]
 800d57e:	68fb      	ldr	r3, [r7, #12]
 800d580:	681b      	ldr	r3, [r3, #0]
 800d582:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 800d586:	601a      	str	r2, [r3, #0]

      do
      {
        /* Wait till fifo threshold flag is set to send data */
        status = OSPI_WaitFlagStateUntilTimeout(hospi, HAL_OSPI_FLAG_FT, SET, tickstart, Timeout);
 800d588:	687b      	ldr	r3, [r7, #4]
 800d58a:	9300      	str	r3, [sp, #0]
 800d58c:	69bb      	ldr	r3, [r7, #24]
 800d58e:	2201      	movs	r2, #1
 800d590:	2104      	movs	r1, #4
 800d592:	68f8      	ldr	r0, [r7, #12]
 800d594:	f000 fe66 	bl	800e264 <OSPI_WaitFlagStateUntilTimeout>
 800d598:	4603      	mov	r3, r0
 800d59a:	77fb      	strb	r3, [r7, #31]

        if (status != HAL_OK)
 800d59c:	7ffb      	ldrb	r3, [r7, #31]
 800d59e:	2b00      	cmp	r3, #0
 800d5a0:	d113      	bne.n	800d5ca <HAL_OSPI_Transmit+0xa0>
        {
          break;
        }

        *((__IO uint8_t *)data_reg) = *hospi->pBuffPtr;
 800d5a2:	68fb      	ldr	r3, [r7, #12]
 800d5a4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800d5a6:	781a      	ldrb	r2, [r3, #0]
 800d5a8:	697b      	ldr	r3, [r7, #20]
 800d5aa:	701a      	strb	r2, [r3, #0]
        hospi->pBuffPtr++;
 800d5ac:	68fb      	ldr	r3, [r7, #12]
 800d5ae:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800d5b0:	1c5a      	adds	r2, r3, #1
 800d5b2:	68fb      	ldr	r3, [r7, #12]
 800d5b4:	641a      	str	r2, [r3, #64]	@ 0x40
        hospi->XferCount--;
 800d5b6:	68fb      	ldr	r3, [r7, #12]
 800d5b8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800d5ba:	1e5a      	subs	r2, r3, #1
 800d5bc:	68fb      	ldr	r3, [r7, #12]
 800d5be:	649a      	str	r2, [r3, #72]	@ 0x48
      }
      while (hospi->XferCount > 0U);
 800d5c0:	68fb      	ldr	r3, [r7, #12]
 800d5c2:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800d5c4:	2b00      	cmp	r3, #0
 800d5c6:	d1df      	bne.n	800d588 <HAL_OSPI_Transmit+0x5e>
 800d5c8:	e000      	b.n	800d5cc <HAL_OSPI_Transmit+0xa2>
          break;
 800d5ca:	bf00      	nop

      if (status == HAL_OK)
 800d5cc:	7ffb      	ldrb	r3, [r7, #31]
 800d5ce:	2b00      	cmp	r3, #0
 800d5d0:	d119      	bne.n	800d606 <HAL_OSPI_Transmit+0xdc>
      {
        /* Wait till transfer complete flag is set to go back in idle state */
        status = OSPI_WaitFlagStateUntilTimeout(hospi, HAL_OSPI_FLAG_TC, SET, tickstart, Timeout);
 800d5d2:	687b      	ldr	r3, [r7, #4]
 800d5d4:	9300      	str	r3, [sp, #0]
 800d5d6:	69bb      	ldr	r3, [r7, #24]
 800d5d8:	2201      	movs	r2, #1
 800d5da:	2102      	movs	r1, #2
 800d5dc:	68f8      	ldr	r0, [r7, #12]
 800d5de:	f000 fe41 	bl	800e264 <OSPI_WaitFlagStateUntilTimeout>
 800d5e2:	4603      	mov	r3, r0
 800d5e4:	77fb      	strb	r3, [r7, #31]

        if (status == HAL_OK)
 800d5e6:	7ffb      	ldrb	r3, [r7, #31]
 800d5e8:	2b00      	cmp	r3, #0
 800d5ea:	d10c      	bne.n	800d606 <HAL_OSPI_Transmit+0xdc>
        {
          /* Clear transfer complete flag */
          __HAL_OSPI_CLEAR_FLAG(hospi, HAL_OSPI_FLAG_TC);
 800d5ec:	68fb      	ldr	r3, [r7, #12]
 800d5ee:	681b      	ldr	r3, [r3, #0]
 800d5f0:	2202      	movs	r2, #2
 800d5f2:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update state */
          hospi->State = HAL_OSPI_STATE_READY;
 800d5f4:	68fb      	ldr	r3, [r7, #12]
 800d5f6:	2202      	movs	r2, #2
 800d5f8:	651a      	str	r2, [r3, #80]	@ 0x50
 800d5fa:	e004      	b.n	800d606 <HAL_OSPI_Transmit+0xdc>
        }
      }
    }
    else
    {
      status = HAL_ERROR;
 800d5fc:	2301      	movs	r3, #1
 800d5fe:	77fb      	strb	r3, [r7, #31]
      hospi->ErrorCode = HAL_OSPI_ERROR_INVALID_SEQUENCE;
 800d600:	68fb      	ldr	r3, [r7, #12]
 800d602:	2210      	movs	r2, #16
 800d604:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }

  /* Return function status */
  return status;
 800d606:	7ffb      	ldrb	r3, [r7, #31]
}
 800d608:	4618      	mov	r0, r3
 800d60a:	3720      	adds	r7, #32
 800d60c:	46bd      	mov	sp, r7
 800d60e:	bd80      	pop	{r7, pc}

0800d610 <HAL_OSPI_Receive>:
  * @param  Timeout : Timeout duration
  * @note   This function is used only in Indirect Read Mode
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_OSPI_Receive(OSPI_HandleTypeDef *hospi, uint8_t *pData, uint32_t Timeout)
{
 800d610:	b580      	push	{r7, lr}
 800d612:	b08c      	sub	sp, #48	@ 0x30
 800d614:	af02      	add	r7, sp, #8
 800d616:	60f8      	str	r0, [r7, #12]
 800d618:	60b9      	str	r1, [r7, #8]
 800d61a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status;
  uint32_t tickstart = HAL_GetTick();
 800d61c:	f7f8 fb68 	bl	8005cf0 <HAL_GetTick>
 800d620:	6238      	str	r0, [r7, #32]
  __IO uint32_t *data_reg = &hospi->Instance->DR;
 800d622:	68fb      	ldr	r3, [r7, #12]
 800d624:	681b      	ldr	r3, [r3, #0]
 800d626:	3350      	adds	r3, #80	@ 0x50
 800d628:	61fb      	str	r3, [r7, #28]
  uint32_t addr_reg = hospi->Instance->AR;
 800d62a:	68fb      	ldr	r3, [r7, #12]
 800d62c:	681b      	ldr	r3, [r3, #0]
 800d62e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800d630:	61bb      	str	r3, [r7, #24]
  uint32_t ir_reg = hospi->Instance->IR;
 800d632:	68fb      	ldr	r3, [r7, #12]
 800d634:	681b      	ldr	r3, [r3, #0]
 800d636:	f8d3 3110 	ldr.w	r3, [r3, #272]	@ 0x110
 800d63a:	617b      	str	r3, [r7, #20]

  /* Check the data pointer allocation */
  if (pData == NULL)
 800d63c:	68bb      	ldr	r3, [r7, #8]
 800d63e:	2b00      	cmp	r3, #0
 800d640:	d106      	bne.n	800d650 <HAL_OSPI_Receive+0x40>
  {
    status = HAL_ERROR;
 800d642:	2301      	movs	r3, #1
 800d644:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    hospi->ErrorCode = HAL_OSPI_ERROR_INVALID_PARAM;
 800d648:	68fb      	ldr	r3, [r7, #12]
 800d64a:	2208      	movs	r2, #8
 800d64c:	655a      	str	r2, [r3, #84]	@ 0x54
 800d64e:	e07c      	b.n	800d74a <HAL_OSPI_Receive+0x13a>
  }
  else
  {
    /* Check the state */
    if (hospi->State == HAL_OSPI_STATE_CMD_CFG)
 800d650:	68fb      	ldr	r3, [r7, #12]
 800d652:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800d654:	2b04      	cmp	r3, #4
 800d656:	d172      	bne.n	800d73e <HAL_OSPI_Receive+0x12e>
    {
      /* Configure counters and size */
      hospi->XferCount = READ_REG(hospi->Instance->DLR) + 1U;
 800d658:	68fb      	ldr	r3, [r7, #12]
 800d65a:	681b      	ldr	r3, [r3, #0]
 800d65c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800d65e:	1c5a      	adds	r2, r3, #1
 800d660:	68fb      	ldr	r3, [r7, #12]
 800d662:	649a      	str	r2, [r3, #72]	@ 0x48
      hospi->XferSize  = hospi->XferCount;
 800d664:	68fb      	ldr	r3, [r7, #12]
 800d666:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800d668:	68fb      	ldr	r3, [r7, #12]
 800d66a:	645a      	str	r2, [r3, #68]	@ 0x44
      hospi->pBuffPtr  = pData;
 800d66c:	68fb      	ldr	r3, [r7, #12]
 800d66e:	68ba      	ldr	r2, [r7, #8]
 800d670:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Configure CR register with functional mode as indirect read */
      MODIFY_REG(hospi->Instance->CR, OCTOSPI_CR_FMODE, OSPI_FUNCTIONAL_MODE_INDIRECT_READ);
 800d672:	68fb      	ldr	r3, [r7, #12]
 800d674:	681b      	ldr	r3, [r3, #0]
 800d676:	681b      	ldr	r3, [r3, #0]
 800d678:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 800d67c:	68fb      	ldr	r3, [r7, #12]
 800d67e:	681b      	ldr	r3, [r3, #0]
 800d680:	f042 5280 	orr.w	r2, r2, #268435456	@ 0x10000000
 800d684:	601a      	str	r2, [r3, #0]

      /* Trig the transfer by re-writing address or instruction register */
      if (hospi->Init.MemoryType == HAL_OSPI_MEMTYPE_HYPERBUS)
 800d686:	68fb      	ldr	r3, [r7, #12]
 800d688:	68db      	ldr	r3, [r3, #12]
 800d68a:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800d68e:	d104      	bne.n	800d69a <HAL_OSPI_Receive+0x8a>
      {
        WRITE_REG(hospi->Instance->AR, addr_reg);
 800d690:	68fb      	ldr	r3, [r7, #12]
 800d692:	681b      	ldr	r3, [r3, #0]
 800d694:	69ba      	ldr	r2, [r7, #24]
 800d696:	649a      	str	r2, [r3, #72]	@ 0x48
 800d698:	e011      	b.n	800d6be <HAL_OSPI_Receive+0xae>
      }
      else
      {
        if (READ_BIT(hospi->Instance->CCR, OCTOSPI_CCR_ADMODE) != HAL_OSPI_ADDRESS_NONE)
 800d69a:	68fb      	ldr	r3, [r7, #12]
 800d69c:	681b      	ldr	r3, [r3, #0]
 800d69e:	f8d3 3100 	ldr.w	r3, [r3, #256]	@ 0x100
 800d6a2:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 800d6a6:	2b00      	cmp	r3, #0
 800d6a8:	d004      	beq.n	800d6b4 <HAL_OSPI_Receive+0xa4>
        {
          WRITE_REG(hospi->Instance->AR, addr_reg);
 800d6aa:	68fb      	ldr	r3, [r7, #12]
 800d6ac:	681b      	ldr	r3, [r3, #0]
 800d6ae:	69ba      	ldr	r2, [r7, #24]
 800d6b0:	649a      	str	r2, [r3, #72]	@ 0x48
 800d6b2:	e004      	b.n	800d6be <HAL_OSPI_Receive+0xae>
        }
        else
        {
          WRITE_REG(hospi->Instance->IR, ir_reg);
 800d6b4:	68fb      	ldr	r3, [r7, #12]
 800d6b6:	681b      	ldr	r3, [r3, #0]
 800d6b8:	697a      	ldr	r2, [r7, #20]
 800d6ba:	f8c3 2110 	str.w	r2, [r3, #272]	@ 0x110
      }

      do
      {
        /* Wait till fifo threshold or transfer complete flags are set to read received data */
        status = OSPI_WaitFlagStateUntilTimeout(hospi, (HAL_OSPI_FLAG_FT | HAL_OSPI_FLAG_TC), SET, tickstart, Timeout);
 800d6be:	687b      	ldr	r3, [r7, #4]
 800d6c0:	9300      	str	r3, [sp, #0]
 800d6c2:	6a3b      	ldr	r3, [r7, #32]
 800d6c4:	2201      	movs	r2, #1
 800d6c6:	2106      	movs	r1, #6
 800d6c8:	68f8      	ldr	r0, [r7, #12]
 800d6ca:	f000 fdcb 	bl	800e264 <OSPI_WaitFlagStateUntilTimeout>
 800d6ce:	4603      	mov	r3, r0
 800d6d0:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

        if (status != HAL_OK)
 800d6d4:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800d6d8:	2b00      	cmp	r3, #0
 800d6da:	d114      	bne.n	800d706 <HAL_OSPI_Receive+0xf6>
        {
          break;
        }

        *hospi->pBuffPtr = *((__IO uint8_t *)data_reg);
 800d6dc:	68fb      	ldr	r3, [r7, #12]
 800d6de:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800d6e0:	69fa      	ldr	r2, [r7, #28]
 800d6e2:	7812      	ldrb	r2, [r2, #0]
 800d6e4:	b2d2      	uxtb	r2, r2
 800d6e6:	701a      	strb	r2, [r3, #0]
        hospi->pBuffPtr++;
 800d6e8:	68fb      	ldr	r3, [r7, #12]
 800d6ea:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800d6ec:	1c5a      	adds	r2, r3, #1
 800d6ee:	68fb      	ldr	r3, [r7, #12]
 800d6f0:	641a      	str	r2, [r3, #64]	@ 0x40
        hospi->XferCount--;
 800d6f2:	68fb      	ldr	r3, [r7, #12]
 800d6f4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800d6f6:	1e5a      	subs	r2, r3, #1
 800d6f8:	68fb      	ldr	r3, [r7, #12]
 800d6fa:	649a      	str	r2, [r3, #72]	@ 0x48
      }
      while (hospi->XferCount > 0U);
 800d6fc:	68fb      	ldr	r3, [r7, #12]
 800d6fe:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800d700:	2b00      	cmp	r3, #0
 800d702:	d1dc      	bne.n	800d6be <HAL_OSPI_Receive+0xae>
 800d704:	e000      	b.n	800d708 <HAL_OSPI_Receive+0xf8>
          break;
 800d706:	bf00      	nop

      if (status == HAL_OK)
 800d708:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800d70c:	2b00      	cmp	r3, #0
 800d70e:	d11c      	bne.n	800d74a <HAL_OSPI_Receive+0x13a>
      {
        /* Wait till transfer complete flag is set to go back in idle state */
        status = OSPI_WaitFlagStateUntilTimeout(hospi, HAL_OSPI_FLAG_TC, SET, tickstart, Timeout);
 800d710:	687b      	ldr	r3, [r7, #4]
 800d712:	9300      	str	r3, [sp, #0]
 800d714:	6a3b      	ldr	r3, [r7, #32]
 800d716:	2201      	movs	r2, #1
 800d718:	2102      	movs	r1, #2
 800d71a:	68f8      	ldr	r0, [r7, #12]
 800d71c:	f000 fda2 	bl	800e264 <OSPI_WaitFlagStateUntilTimeout>
 800d720:	4603      	mov	r3, r0
 800d722:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

        if (status == HAL_OK)
 800d726:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800d72a:	2b00      	cmp	r3, #0
 800d72c:	d10d      	bne.n	800d74a <HAL_OSPI_Receive+0x13a>
        {
          /* Clear transfer complete flag */
          __HAL_OSPI_CLEAR_FLAG(hospi, HAL_OSPI_FLAG_TC);
 800d72e:	68fb      	ldr	r3, [r7, #12]
 800d730:	681b      	ldr	r3, [r3, #0]
 800d732:	2202      	movs	r2, #2
 800d734:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update state */
          hospi->State = HAL_OSPI_STATE_READY;
 800d736:	68fb      	ldr	r3, [r7, #12]
 800d738:	2202      	movs	r2, #2
 800d73a:	651a      	str	r2, [r3, #80]	@ 0x50
 800d73c:	e005      	b.n	800d74a <HAL_OSPI_Receive+0x13a>
        }
      }
    }
    else
    {
      status = HAL_ERROR;
 800d73e:	2301      	movs	r3, #1
 800d740:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
      hospi->ErrorCode = HAL_OSPI_ERROR_INVALID_SEQUENCE;
 800d744:	68fb      	ldr	r3, [r7, #12]
 800d746:	2210      	movs	r2, #16
 800d748:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }

  /* Return function status */
  return status;
 800d74a:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 800d74e:	4618      	mov	r0, r3
 800d750:	3728      	adds	r7, #40	@ 0x28
 800d752:	46bd      	mov	sp, r7
 800d754:	bd80      	pop	{r7, pc}

0800d756 <HAL_OSPI_ErrorCallback>:
  * @brief  Transfer Error callback.
  * @param  hospi : OSPI handle
  * @retval None
  */
__weak void HAL_OSPI_ErrorCallback(OSPI_HandleTypeDef *hospi)
{
 800d756:	b480      	push	{r7}
 800d758:	b083      	sub	sp, #12
 800d75a:	af00      	add	r7, sp, #0
 800d75c:	6078      	str	r0, [r7, #4]
  UNUSED(hospi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_OSPI_ErrorCallback could be implemented in the user file
   */
}
 800d75e:	bf00      	nop
 800d760:	370c      	adds	r7, #12
 800d762:	46bd      	mov	sp, r7
 800d764:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d768:	4770      	bx	lr

0800d76a <HAL_OSPI_AbortCpltCallback>:
  * @brief  Abort completed callback.
  * @param  hospi : OSPI handle
  * @retval None
  */
__weak void HAL_OSPI_AbortCpltCallback(OSPI_HandleTypeDef *hospi)
{
 800d76a:	b480      	push	{r7}
 800d76c:	b083      	sub	sp, #12
 800d76e:	af00      	add	r7, sp, #0
 800d770:	6078      	str	r0, [r7, #4]
  UNUSED(hospi);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_OSPI_AbortCpltCallback could be implemented in the user file
   */
}
 800d772:	bf00      	nop
 800d774:	370c      	adds	r7, #12
 800d776:	46bd      	mov	sp, r7
 800d778:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d77c:	4770      	bx	lr

0800d77e <HAL_OSPI_FifoThresholdCallback>:
  * @brief  FIFO Threshold callback.
  * @param  hospi : OSPI handle
  * @retval None
  */
__weak void HAL_OSPI_FifoThresholdCallback(OSPI_HandleTypeDef *hospi)
{
 800d77e:	b480      	push	{r7}
 800d780:	b083      	sub	sp, #12
 800d782:	af00      	add	r7, sp, #0
 800d784:	6078      	str	r0, [r7, #4]
  UNUSED(hospi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_OSPI_FIFOThresholdCallback could be implemented in the user file
   */
}
 800d786:	bf00      	nop
 800d788:	370c      	adds	r7, #12
 800d78a:	46bd      	mov	sp, r7
 800d78c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d790:	4770      	bx	lr

0800d792 <HAL_OSPI_CmdCpltCallback>:
  * @brief  Command completed callback.
  * @param  hospi : OSPI handle
  * @retval None
  */
__weak void HAL_OSPI_CmdCpltCallback(OSPI_HandleTypeDef *hospi)
{
 800d792:	b480      	push	{r7}
 800d794:	b083      	sub	sp, #12
 800d796:	af00      	add	r7, sp, #0
 800d798:	6078      	str	r0, [r7, #4]
  UNUSED(hospi);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_OSPI_CmdCpltCallback could be implemented in the user file
   */
}
 800d79a:	bf00      	nop
 800d79c:	370c      	adds	r7, #12
 800d79e:	46bd      	mov	sp, r7
 800d7a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d7a4:	4770      	bx	lr

0800d7a6 <HAL_OSPI_RxCpltCallback>:
  * @brief  Rx Transfer completed callback.
  * @param  hospi : OSPI handle
  * @retval None
  */
__weak void HAL_OSPI_RxCpltCallback(OSPI_HandleTypeDef *hospi)
{
 800d7a6:	b480      	push	{r7}
 800d7a8:	b083      	sub	sp, #12
 800d7aa:	af00      	add	r7, sp, #0
 800d7ac:	6078      	str	r0, [r7, #4]
  UNUSED(hospi);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_OSPI_RxCpltCallback could be implemented in the user file
   */
}
 800d7ae:	bf00      	nop
 800d7b0:	370c      	adds	r7, #12
 800d7b2:	46bd      	mov	sp, r7
 800d7b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d7b8:	4770      	bx	lr

0800d7ba <HAL_OSPI_TxCpltCallback>:
  * @brief  Tx Transfer completed callback.
  * @param  hospi : OSPI handle
  * @retval None
  */
__weak void HAL_OSPI_TxCpltCallback(OSPI_HandleTypeDef *hospi)
{
 800d7ba:	b480      	push	{r7}
 800d7bc:	b083      	sub	sp, #12
 800d7be:	af00      	add	r7, sp, #0
 800d7c0:	6078      	str	r0, [r7, #4]
  UNUSED(hospi);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_OSPI_TxCpltCallback could be implemented in the user file
   */
}
 800d7c2:	bf00      	nop
 800d7c4:	370c      	adds	r7, #12
 800d7c6:	46bd      	mov	sp, r7
 800d7c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d7cc:	4770      	bx	lr

0800d7ce <HAL_OSPI_StatusMatchCallback>:
  * @brief  Status Match callback.
  * @param  hospi : OSPI handle
  * @retval None
  */
__weak void HAL_OSPI_StatusMatchCallback(OSPI_HandleTypeDef *hospi)
{
 800d7ce:	b480      	push	{r7}
 800d7d0:	b083      	sub	sp, #12
 800d7d2:	af00      	add	r7, sp, #0
 800d7d4:	6078      	str	r0, [r7, #4]
  UNUSED(hospi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_OSPI_StatusMatchCallback could be implemented in the user file
   */
}
 800d7d6:	bf00      	nop
 800d7d8:	370c      	adds	r7, #12
 800d7da:	46bd      	mov	sp, r7
 800d7dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d7e0:	4770      	bx	lr

0800d7e2 <HAL_OSPI_TimeOutCallback>:
  * @brief  Timeout callback.
  * @param  hospi : OSPI handle
  * @retval None
  */
__weak void HAL_OSPI_TimeOutCallback(OSPI_HandleTypeDef *hospi)
{
 800d7e2:	b480      	push	{r7}
 800d7e4:	b083      	sub	sp, #12
 800d7e6:	af00      	add	r7, sp, #0
 800d7e8:	6078      	str	r0, [r7, #4]
  UNUSED(hospi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_OSPI_TimeOutCallback could be implemented in the user file
   */
}
 800d7ea:	bf00      	nop
 800d7ec:	370c      	adds	r7, #12
 800d7ee:	46bd      	mov	sp, r7
 800d7f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d7f4:	4770      	bx	lr

0800d7f6 <HAL_OSPI_SetTimeout>:
  * @param  hospi   : OSPI handle.
  * @param  Timeout : Timeout for the memory access.
  * @retval None
  */
HAL_StatusTypeDef HAL_OSPI_SetTimeout(OSPI_HandleTypeDef *hospi, uint32_t Timeout)
{
 800d7f6:	b480      	push	{r7}
 800d7f8:	b083      	sub	sp, #12
 800d7fa:	af00      	add	r7, sp, #0
 800d7fc:	6078      	str	r0, [r7, #4]
 800d7fe:	6039      	str	r1, [r7, #0]
  hospi->Timeout = Timeout;
 800d800:	687b      	ldr	r3, [r7, #4]
 800d802:	683a      	ldr	r2, [r7, #0]
 800d804:	659a      	str	r2, [r3, #88]	@ 0x58
  return HAL_OK;
 800d806:	2300      	movs	r3, #0
}
 800d808:	4618      	mov	r0, r3
 800d80a:	370c      	adds	r7, #12
 800d80c:	46bd      	mov	sp, r7
 800d80e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d812:	4770      	bx	lr

0800d814 <HAL_OSPIM_Config>:
  * @param  cfg     : Configuration of the IO Manager for the instance
  * @param  Timeout : Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_OSPIM_Config(OSPI_HandleTypeDef *hospi, OSPIM_CfgTypeDef *cfg, uint32_t Timeout)
{
 800d814:	b580      	push	{r7, lr}
 800d816:	b094      	sub	sp, #80	@ 0x50
 800d818:	af00      	add	r7, sp, #0
 800d81a:	60f8      	str	r0, [r7, #12]
 800d81c:	60b9      	str	r1, [r7, #8]
 800d81e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800d820:	2300      	movs	r3, #0
 800d822:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f
  uint32_t instance;
  uint8_t index;
  uint8_t ospi_enabled = 0U;
 800d826:	2300      	movs	r3, #0
 800d828:	f887 3046 	strb.w	r3, [r7, #70]	@ 0x46
  assert_param(IS_OSPIM_PORT(cfg->NCSPort));
  assert_param(IS_OSPIM_IO_PORT(cfg->IOLowPort));
  assert_param(IS_OSPIM_IO_PORT(cfg->IOHighPort));
  assert_param(IS_OSPIM_REQ2ACKTIME(cfg->Req2AckTime));

  if (hospi->Instance == OCTOSPI1)
 800d82c:	68fb      	ldr	r3, [r7, #12]
 800d82e:	681b      	ldr	r3, [r3, #0]
 800d830:	4a9d      	ldr	r2, [pc, #628]	@ (800daa8 <HAL_OSPIM_Config+0x294>)
 800d832:	4293      	cmp	r3, r2
 800d834:	d105      	bne.n	800d842 <HAL_OSPIM_Config+0x2e>
  {
    instance = 0U;
 800d836:	2300      	movs	r3, #0
 800d838:	64bb      	str	r3, [r7, #72]	@ 0x48
    other_instance = 1U;
 800d83a:	2301      	movs	r3, #1
 800d83c:	f887 3045 	strb.w	r3, [r7, #69]	@ 0x45
 800d840:	e004      	b.n	800d84c <HAL_OSPIM_Config+0x38>
  }
  else
  {
    instance = 1U;
 800d842:	2301      	movs	r3, #1
 800d844:	64bb      	str	r3, [r7, #72]	@ 0x48
    other_instance = 0U;
 800d846:	2300      	movs	r3, #0
 800d848:	f887 3045 	strb.w	r3, [r7, #69]	@ 0x45
  }

  /**************** Get current configuration of the instances ****************/
  for (index = 0U; index < OSPI_NB_INSTANCE; index++)
 800d84c:	2300      	movs	r3, #0
 800d84e:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
 800d852:	e01d      	b.n	800d890 <HAL_OSPIM_Config+0x7c>
  {
    if (OSPIM_GetConfig(index + 1U, &(IOM_cfg[index])) != HAL_OK)
 800d854:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 800d858:	3301      	adds	r3, #1
 800d85a:	b2d8      	uxtb	r0, r3
 800d85c:	f897 2047 	ldrb.w	r2, [r7, #71]	@ 0x47
 800d860:	f107 0114 	add.w	r1, r7, #20
 800d864:	4613      	mov	r3, r2
 800d866:	005b      	lsls	r3, r3, #1
 800d868:	4413      	add	r3, r2
 800d86a:	00db      	lsls	r3, r3, #3
 800d86c:	440b      	add	r3, r1
 800d86e:	4619      	mov	r1, r3
 800d870:	f000 feaa 	bl	800e5c8 <OSPIM_GetConfig>
 800d874:	4603      	mov	r3, r0
 800d876:	2b00      	cmp	r3, #0
 800d878:	d005      	beq.n	800d886 <HAL_OSPIM_Config+0x72>
    {
      status = HAL_ERROR;
 800d87a:	2301      	movs	r3, #1
 800d87c:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f
      hospi->ErrorCode = HAL_OSPI_ERROR_INVALID_PARAM;
 800d880:	68fb      	ldr	r3, [r7, #12]
 800d882:	2208      	movs	r2, #8
 800d884:	655a      	str	r2, [r3, #84]	@ 0x54
  for (index = 0U; index < OSPI_NB_INSTANCE; index++)
 800d886:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 800d88a:	3301      	adds	r3, #1
 800d88c:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
 800d890:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 800d894:	2b01      	cmp	r3, #1
 800d896:	d9dd      	bls.n	800d854 <HAL_OSPIM_Config+0x40>
    }
  }

  if (status == HAL_OK)
 800d898:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 800d89c:	2b00      	cmp	r3, #0
 800d89e:	f040 8499 	bne.w	800e1d4 <HAL_OSPIM_Config+0x9c0>
  {
    /********** Disable both OctoSPI to configure OctoSPI IO Manager **********/
    if ((OCTOSPI1->CR & OCTOSPI_CR_EN) != 0U)
 800d8a2:	4b81      	ldr	r3, [pc, #516]	@ (800daa8 <HAL_OSPIM_Config+0x294>)
 800d8a4:	681b      	ldr	r3, [r3, #0]
 800d8a6:	f003 0301 	and.w	r3, r3, #1
 800d8aa:	2b00      	cmp	r3, #0
 800d8ac:	d00b      	beq.n	800d8c6 <HAL_OSPIM_Config+0xb2>
    {
      CLEAR_BIT(OCTOSPI1->CR, OCTOSPI_CR_EN);
 800d8ae:	4b7e      	ldr	r3, [pc, #504]	@ (800daa8 <HAL_OSPIM_Config+0x294>)
 800d8b0:	681b      	ldr	r3, [r3, #0]
 800d8b2:	4a7d      	ldr	r2, [pc, #500]	@ (800daa8 <HAL_OSPIM_Config+0x294>)
 800d8b4:	f023 0301 	bic.w	r3, r3, #1
 800d8b8:	6013      	str	r3, [r2, #0]
      ospi_enabled |= 0x1U;
 800d8ba:	f897 3046 	ldrb.w	r3, [r7, #70]	@ 0x46
 800d8be:	f043 0301 	orr.w	r3, r3, #1
 800d8c2:	f887 3046 	strb.w	r3, [r7, #70]	@ 0x46
    }
    if ((OCTOSPI2->CR & OCTOSPI_CR_EN) != 0U)
 800d8c6:	4b79      	ldr	r3, [pc, #484]	@ (800daac <HAL_OSPIM_Config+0x298>)
 800d8c8:	681b      	ldr	r3, [r3, #0]
 800d8ca:	f003 0301 	and.w	r3, r3, #1
 800d8ce:	2b00      	cmp	r3, #0
 800d8d0:	d00b      	beq.n	800d8ea <HAL_OSPIM_Config+0xd6>
    {
      CLEAR_BIT(OCTOSPI2->CR, OCTOSPI_CR_EN);
 800d8d2:	4b76      	ldr	r3, [pc, #472]	@ (800daac <HAL_OSPIM_Config+0x298>)
 800d8d4:	681b      	ldr	r3, [r3, #0]
 800d8d6:	4a75      	ldr	r2, [pc, #468]	@ (800daac <HAL_OSPIM_Config+0x298>)
 800d8d8:	f023 0301 	bic.w	r3, r3, #1
 800d8dc:	6013      	str	r3, [r2, #0]
      ospi_enabled |= 0x2U;
 800d8de:	f897 3046 	ldrb.w	r3, [r7, #70]	@ 0x46
 800d8e2:	f043 0302 	orr.w	r3, r3, #2
 800d8e6:	f887 3046 	strb.w	r3, [r7, #70]	@ 0x46
    }

    /***************** Deactivation of previous configuration *****************/
    CLEAR_BIT(OCTOSPIM->PCR[(IOM_cfg[instance].NCSPort - 1U)], OCTOSPIM_PCR_NCSEN);
 800d8ea:	4971      	ldr	r1, [pc, #452]	@ (800dab0 <HAL_OSPIM_Config+0x29c>)
 800d8ec:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800d8ee:	4613      	mov	r3, r2
 800d8f0:	005b      	lsls	r3, r3, #1
 800d8f2:	4413      	add	r3, r2
 800d8f4:	00db      	lsls	r3, r3, #3
 800d8f6:	3350      	adds	r3, #80	@ 0x50
 800d8f8:	443b      	add	r3, r7
 800d8fa:	3b34      	subs	r3, #52	@ 0x34
 800d8fc:	681b      	ldr	r3, [r3, #0]
 800d8fe:	3b01      	subs	r3, #1
 800d900:	009b      	lsls	r3, r3, #2
 800d902:	440b      	add	r3, r1
 800d904:	6859      	ldr	r1, [r3, #4]
 800d906:	486a      	ldr	r0, [pc, #424]	@ (800dab0 <HAL_OSPIM_Config+0x29c>)
 800d908:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800d90a:	4613      	mov	r3, r2
 800d90c:	005b      	lsls	r3, r3, #1
 800d90e:	4413      	add	r3, r2
 800d910:	00db      	lsls	r3, r3, #3
 800d912:	3350      	adds	r3, #80	@ 0x50
 800d914:	443b      	add	r3, r7
 800d916:	3b34      	subs	r3, #52	@ 0x34
 800d918:	681b      	ldr	r3, [r3, #0]
 800d91a:	3b01      	subs	r3, #1
 800d91c:	f421 7280 	bic.w	r2, r1, #256	@ 0x100
 800d920:	009b      	lsls	r3, r3, #2
 800d922:	4403      	add	r3, r0
 800d924:	605a      	str	r2, [r3, #4]
    if ((OCTOSPIM->CR & OCTOSPIM_CR_MUXEN) != 0U)
 800d926:	4b62      	ldr	r3, [pc, #392]	@ (800dab0 <HAL_OSPIM_Config+0x29c>)
 800d928:	681b      	ldr	r3, [r3, #0]
 800d92a:	f003 0301 	and.w	r3, r3, #1
 800d92e:	2b00      	cmp	r3, #0
 800d930:	f000 80c0 	beq.w	800dab4 <HAL_OSPIM_Config+0x2a0>
    {
      /* De-multiplexing should be performed */
      CLEAR_BIT(OCTOSPIM->CR, OCTOSPIM_CR_MUXEN);
 800d934:	4b5e      	ldr	r3, [pc, #376]	@ (800dab0 <HAL_OSPIM_Config+0x29c>)
 800d936:	681b      	ldr	r3, [r3, #0]
 800d938:	4a5d      	ldr	r2, [pc, #372]	@ (800dab0 <HAL_OSPIM_Config+0x29c>)
 800d93a:	f023 0301 	bic.w	r3, r3, #1
 800d93e:	6013      	str	r3, [r2, #0]

      if (other_instance == 1U)
 800d940:	f897 3045 	ldrb.w	r3, [r7, #69]	@ 0x45
 800d944:	2b01      	cmp	r3, #1
 800d946:	f040 8162 	bne.w	800dc0e <HAL_OSPIM_Config+0x3fa>
      {
        SET_BIT(OCTOSPIM->PCR[(IOM_cfg[other_instance].ClkPort - 1U)], OCTOSPIM_PCR_CLKSRC);
 800d94a:	4959      	ldr	r1, [pc, #356]	@ (800dab0 <HAL_OSPIM_Config+0x29c>)
 800d94c:	f897 2045 	ldrb.w	r2, [r7, #69]	@ 0x45
 800d950:	4613      	mov	r3, r2
 800d952:	005b      	lsls	r3, r3, #1
 800d954:	4413      	add	r3, r2
 800d956:	00db      	lsls	r3, r3, #3
 800d958:	3350      	adds	r3, #80	@ 0x50
 800d95a:	443b      	add	r3, r7
 800d95c:	3b3c      	subs	r3, #60	@ 0x3c
 800d95e:	681b      	ldr	r3, [r3, #0]
 800d960:	3b01      	subs	r3, #1
 800d962:	009b      	lsls	r3, r3, #2
 800d964:	440b      	add	r3, r1
 800d966:	6859      	ldr	r1, [r3, #4]
 800d968:	4851      	ldr	r0, [pc, #324]	@ (800dab0 <HAL_OSPIM_Config+0x29c>)
 800d96a:	f897 2045 	ldrb.w	r2, [r7, #69]	@ 0x45
 800d96e:	4613      	mov	r3, r2
 800d970:	005b      	lsls	r3, r3, #1
 800d972:	4413      	add	r3, r2
 800d974:	00db      	lsls	r3, r3, #3
 800d976:	3350      	adds	r3, #80	@ 0x50
 800d978:	443b      	add	r3, r7
 800d97a:	3b3c      	subs	r3, #60	@ 0x3c
 800d97c:	681b      	ldr	r3, [r3, #0]
 800d97e:	3b01      	subs	r3, #1
 800d980:	f041 0202 	orr.w	r2, r1, #2
 800d984:	009b      	lsls	r3, r3, #2
 800d986:	4403      	add	r3, r0
 800d988:	605a      	str	r2, [r3, #4]
        if (IOM_cfg[other_instance].DQSPort != 0U)
 800d98a:	f897 2045 	ldrb.w	r2, [r7, #69]	@ 0x45
 800d98e:	4613      	mov	r3, r2
 800d990:	005b      	lsls	r3, r3, #1
 800d992:	4413      	add	r3, r2
 800d994:	00db      	lsls	r3, r3, #3
 800d996:	3350      	adds	r3, #80	@ 0x50
 800d998:	443b      	add	r3, r7
 800d99a:	3b38      	subs	r3, #56	@ 0x38
 800d99c:	681b      	ldr	r3, [r3, #0]
 800d99e:	2b00      	cmp	r3, #0
 800d9a0:	d01f      	beq.n	800d9e2 <HAL_OSPIM_Config+0x1ce>
        {
          SET_BIT(OCTOSPIM->PCR[(IOM_cfg[other_instance].DQSPort - 1U)], OCTOSPIM_PCR_DQSSRC);
 800d9a2:	4943      	ldr	r1, [pc, #268]	@ (800dab0 <HAL_OSPIM_Config+0x29c>)
 800d9a4:	f897 2045 	ldrb.w	r2, [r7, #69]	@ 0x45
 800d9a8:	4613      	mov	r3, r2
 800d9aa:	005b      	lsls	r3, r3, #1
 800d9ac:	4413      	add	r3, r2
 800d9ae:	00db      	lsls	r3, r3, #3
 800d9b0:	3350      	adds	r3, #80	@ 0x50
 800d9b2:	443b      	add	r3, r7
 800d9b4:	3b38      	subs	r3, #56	@ 0x38
 800d9b6:	681b      	ldr	r3, [r3, #0]
 800d9b8:	3b01      	subs	r3, #1
 800d9ba:	009b      	lsls	r3, r3, #2
 800d9bc:	440b      	add	r3, r1
 800d9be:	6859      	ldr	r1, [r3, #4]
 800d9c0:	483b      	ldr	r0, [pc, #236]	@ (800dab0 <HAL_OSPIM_Config+0x29c>)
 800d9c2:	f897 2045 	ldrb.w	r2, [r7, #69]	@ 0x45
 800d9c6:	4613      	mov	r3, r2
 800d9c8:	005b      	lsls	r3, r3, #1
 800d9ca:	4413      	add	r3, r2
 800d9cc:	00db      	lsls	r3, r3, #3
 800d9ce:	3350      	adds	r3, #80	@ 0x50
 800d9d0:	443b      	add	r3, r7
 800d9d2:	3b38      	subs	r3, #56	@ 0x38
 800d9d4:	681b      	ldr	r3, [r3, #0]
 800d9d6:	3b01      	subs	r3, #1
 800d9d8:	f041 0220 	orr.w	r2, r1, #32
 800d9dc:	009b      	lsls	r3, r3, #2
 800d9de:	4403      	add	r3, r0
 800d9e0:	605a      	str	r2, [r3, #4]
        }
        if (IOM_cfg[other_instance].IOLowPort != HAL_OSPIM_IOPORT_NONE)
 800d9e2:	f897 2045 	ldrb.w	r2, [r7, #69]	@ 0x45
 800d9e6:	4613      	mov	r3, r2
 800d9e8:	005b      	lsls	r3, r3, #1
 800d9ea:	4413      	add	r3, r2
 800d9ec:	00db      	lsls	r3, r3, #3
 800d9ee:	3350      	adds	r3, #80	@ 0x50
 800d9f0:	443b      	add	r3, r7
 800d9f2:	3b30      	subs	r3, #48	@ 0x30
 800d9f4:	681b      	ldr	r3, [r3, #0]
 800d9f6:	2b00      	cmp	r3, #0
 800d9f8:	d023      	beq.n	800da42 <HAL_OSPIM_Config+0x22e>
        {
          SET_BIT(OCTOSPIM->PCR[((IOM_cfg[other_instance].IOLowPort - 1U)& OSPI_IOM_PORT_MASK)], \
 800d9fa:	492d      	ldr	r1, [pc, #180]	@ (800dab0 <HAL_OSPIM_Config+0x29c>)
 800d9fc:	f897 2045 	ldrb.w	r2, [r7, #69]	@ 0x45
 800da00:	4613      	mov	r3, r2
 800da02:	005b      	lsls	r3, r3, #1
 800da04:	4413      	add	r3, r2
 800da06:	00db      	lsls	r3, r3, #3
 800da08:	3350      	adds	r3, #80	@ 0x50
 800da0a:	443b      	add	r3, r7
 800da0c:	3b30      	subs	r3, #48	@ 0x30
 800da0e:	681b      	ldr	r3, [r3, #0]
 800da10:	3b01      	subs	r3, #1
 800da12:	f003 0301 	and.w	r3, r3, #1
 800da16:	009b      	lsls	r3, r3, #2
 800da18:	440b      	add	r3, r1
 800da1a:	6859      	ldr	r1, [r3, #4]
 800da1c:	4824      	ldr	r0, [pc, #144]	@ (800dab0 <HAL_OSPIM_Config+0x29c>)
 800da1e:	f897 2045 	ldrb.w	r2, [r7, #69]	@ 0x45
 800da22:	4613      	mov	r3, r2
 800da24:	005b      	lsls	r3, r3, #1
 800da26:	4413      	add	r3, r2
 800da28:	00db      	lsls	r3, r3, #3
 800da2a:	3350      	adds	r3, #80	@ 0x50
 800da2c:	443b      	add	r3, r7
 800da2e:	3b30      	subs	r3, #48	@ 0x30
 800da30:	681b      	ldr	r3, [r3, #0]
 800da32:	3b01      	subs	r3, #1
 800da34:	f003 0301 	and.w	r3, r3, #1
 800da38:	f441 2280 	orr.w	r2, r1, #262144	@ 0x40000
 800da3c:	009b      	lsls	r3, r3, #2
 800da3e:	4403      	add	r3, r0
 800da40:	605a      	str	r2, [r3, #4]
                  OCTOSPIM_PCR_IOLSRC_1);
        }
        if (IOM_cfg[other_instance].IOHighPort != HAL_OSPIM_IOPORT_NONE)
 800da42:	f897 2045 	ldrb.w	r2, [r7, #69]	@ 0x45
 800da46:	4613      	mov	r3, r2
 800da48:	005b      	lsls	r3, r3, #1
 800da4a:	4413      	add	r3, r2
 800da4c:	00db      	lsls	r3, r3, #3
 800da4e:	3350      	adds	r3, #80	@ 0x50
 800da50:	443b      	add	r3, r7
 800da52:	3b2c      	subs	r3, #44	@ 0x2c
 800da54:	681b      	ldr	r3, [r3, #0]
 800da56:	2b00      	cmp	r3, #0
 800da58:	f000 80d9 	beq.w	800dc0e <HAL_OSPIM_Config+0x3fa>
        {
          SET_BIT(OCTOSPIM->PCR[((IOM_cfg[other_instance].IOHighPort - 1U)& OSPI_IOM_PORT_MASK)], \
 800da5c:	4914      	ldr	r1, [pc, #80]	@ (800dab0 <HAL_OSPIM_Config+0x29c>)
 800da5e:	f897 2045 	ldrb.w	r2, [r7, #69]	@ 0x45
 800da62:	4613      	mov	r3, r2
 800da64:	005b      	lsls	r3, r3, #1
 800da66:	4413      	add	r3, r2
 800da68:	00db      	lsls	r3, r3, #3
 800da6a:	3350      	adds	r3, #80	@ 0x50
 800da6c:	443b      	add	r3, r7
 800da6e:	3b2c      	subs	r3, #44	@ 0x2c
 800da70:	681b      	ldr	r3, [r3, #0]
 800da72:	3b01      	subs	r3, #1
 800da74:	f003 0301 	and.w	r3, r3, #1
 800da78:	009b      	lsls	r3, r3, #2
 800da7a:	440b      	add	r3, r1
 800da7c:	6859      	ldr	r1, [r3, #4]
 800da7e:	480c      	ldr	r0, [pc, #48]	@ (800dab0 <HAL_OSPIM_Config+0x29c>)
 800da80:	f897 2045 	ldrb.w	r2, [r7, #69]	@ 0x45
 800da84:	4613      	mov	r3, r2
 800da86:	005b      	lsls	r3, r3, #1
 800da88:	4413      	add	r3, r2
 800da8a:	00db      	lsls	r3, r3, #3
 800da8c:	3350      	adds	r3, #80	@ 0x50
 800da8e:	443b      	add	r3, r7
 800da90:	3b2c      	subs	r3, #44	@ 0x2c
 800da92:	681b      	ldr	r3, [r3, #0]
 800da94:	3b01      	subs	r3, #1
 800da96:	f003 0301 	and.w	r3, r3, #1
 800da9a:	f041 6280 	orr.w	r2, r1, #67108864	@ 0x4000000
 800da9e:	009b      	lsls	r3, r3, #2
 800daa0:	4403      	add	r3, r0
 800daa2:	605a      	str	r2, [r3, #4]
 800daa4:	e0b3      	b.n	800dc0e <HAL_OSPIM_Config+0x3fa>
 800daa6:	bf00      	nop
 800daa8:	52005000 	.word	0x52005000
 800daac:	5200a000 	.word	0x5200a000
 800dab0:	5200b400 	.word	0x5200b400
        }
      }
    }
    else
    {
      if (IOM_cfg[instance].ClkPort != 0U)
 800dab4:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800dab6:	4613      	mov	r3, r2
 800dab8:	005b      	lsls	r3, r3, #1
 800daba:	4413      	add	r3, r2
 800dabc:	00db      	lsls	r3, r3, #3
 800dabe:	3350      	adds	r3, #80	@ 0x50
 800dac0:	443b      	add	r3, r7
 800dac2:	3b3c      	subs	r3, #60	@ 0x3c
 800dac4:	681b      	ldr	r3, [r3, #0]
 800dac6:	2b00      	cmp	r3, #0
 800dac8:	f000 80a1 	beq.w	800dc0e <HAL_OSPIM_Config+0x3fa>
      {
        CLEAR_BIT(OCTOSPIM->PCR[(IOM_cfg[instance].ClkPort - 1U)], OCTOSPIM_PCR_CLKEN);
 800dacc:	4995      	ldr	r1, [pc, #596]	@ (800dd24 <HAL_OSPIM_Config+0x510>)
 800dace:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800dad0:	4613      	mov	r3, r2
 800dad2:	005b      	lsls	r3, r3, #1
 800dad4:	4413      	add	r3, r2
 800dad6:	00db      	lsls	r3, r3, #3
 800dad8:	3350      	adds	r3, #80	@ 0x50
 800dada:	443b      	add	r3, r7
 800dadc:	3b3c      	subs	r3, #60	@ 0x3c
 800dade:	681b      	ldr	r3, [r3, #0]
 800dae0:	3b01      	subs	r3, #1
 800dae2:	009b      	lsls	r3, r3, #2
 800dae4:	440b      	add	r3, r1
 800dae6:	6859      	ldr	r1, [r3, #4]
 800dae8:	488e      	ldr	r0, [pc, #568]	@ (800dd24 <HAL_OSPIM_Config+0x510>)
 800daea:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800daec:	4613      	mov	r3, r2
 800daee:	005b      	lsls	r3, r3, #1
 800daf0:	4413      	add	r3, r2
 800daf2:	00db      	lsls	r3, r3, #3
 800daf4:	3350      	adds	r3, #80	@ 0x50
 800daf6:	443b      	add	r3, r7
 800daf8:	3b3c      	subs	r3, #60	@ 0x3c
 800dafa:	681b      	ldr	r3, [r3, #0]
 800dafc:	3b01      	subs	r3, #1
 800dafe:	f021 0201 	bic.w	r2, r1, #1
 800db02:	009b      	lsls	r3, r3, #2
 800db04:	4403      	add	r3, r0
 800db06:	605a      	str	r2, [r3, #4]
        if (IOM_cfg[instance].DQSPort != 0U)
 800db08:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800db0a:	4613      	mov	r3, r2
 800db0c:	005b      	lsls	r3, r3, #1
 800db0e:	4413      	add	r3, r2
 800db10:	00db      	lsls	r3, r3, #3
 800db12:	3350      	adds	r3, #80	@ 0x50
 800db14:	443b      	add	r3, r7
 800db16:	3b38      	subs	r3, #56	@ 0x38
 800db18:	681b      	ldr	r3, [r3, #0]
 800db1a:	2b00      	cmp	r3, #0
 800db1c:	d01d      	beq.n	800db5a <HAL_OSPIM_Config+0x346>
        {
          CLEAR_BIT(OCTOSPIM->PCR[(IOM_cfg[instance].DQSPort - 1U)], OCTOSPIM_PCR_DQSEN);
 800db1e:	4981      	ldr	r1, [pc, #516]	@ (800dd24 <HAL_OSPIM_Config+0x510>)
 800db20:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800db22:	4613      	mov	r3, r2
 800db24:	005b      	lsls	r3, r3, #1
 800db26:	4413      	add	r3, r2
 800db28:	00db      	lsls	r3, r3, #3
 800db2a:	3350      	adds	r3, #80	@ 0x50
 800db2c:	443b      	add	r3, r7
 800db2e:	3b38      	subs	r3, #56	@ 0x38
 800db30:	681b      	ldr	r3, [r3, #0]
 800db32:	3b01      	subs	r3, #1
 800db34:	009b      	lsls	r3, r3, #2
 800db36:	440b      	add	r3, r1
 800db38:	6859      	ldr	r1, [r3, #4]
 800db3a:	487a      	ldr	r0, [pc, #488]	@ (800dd24 <HAL_OSPIM_Config+0x510>)
 800db3c:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800db3e:	4613      	mov	r3, r2
 800db40:	005b      	lsls	r3, r3, #1
 800db42:	4413      	add	r3, r2
 800db44:	00db      	lsls	r3, r3, #3
 800db46:	3350      	adds	r3, #80	@ 0x50
 800db48:	443b      	add	r3, r7
 800db4a:	3b38      	subs	r3, #56	@ 0x38
 800db4c:	681b      	ldr	r3, [r3, #0]
 800db4e:	3b01      	subs	r3, #1
 800db50:	f021 0210 	bic.w	r2, r1, #16
 800db54:	009b      	lsls	r3, r3, #2
 800db56:	4403      	add	r3, r0
 800db58:	605a      	str	r2, [r3, #4]
        }
        if (IOM_cfg[instance].IOLowPort != HAL_OSPIM_IOPORT_NONE)
 800db5a:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800db5c:	4613      	mov	r3, r2
 800db5e:	005b      	lsls	r3, r3, #1
 800db60:	4413      	add	r3, r2
 800db62:	00db      	lsls	r3, r3, #3
 800db64:	3350      	adds	r3, #80	@ 0x50
 800db66:	443b      	add	r3, r7
 800db68:	3b30      	subs	r3, #48	@ 0x30
 800db6a:	681b      	ldr	r3, [r3, #0]
 800db6c:	2b00      	cmp	r3, #0
 800db6e:	d021      	beq.n	800dbb4 <HAL_OSPIM_Config+0x3a0>
        {
          CLEAR_BIT(OCTOSPIM->PCR[((IOM_cfg[instance].IOLowPort - 1U)& OSPI_IOM_PORT_MASK)], OCTOSPIM_PCR_IOLEN);
 800db70:	496c      	ldr	r1, [pc, #432]	@ (800dd24 <HAL_OSPIM_Config+0x510>)
 800db72:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800db74:	4613      	mov	r3, r2
 800db76:	005b      	lsls	r3, r3, #1
 800db78:	4413      	add	r3, r2
 800db7a:	00db      	lsls	r3, r3, #3
 800db7c:	3350      	adds	r3, #80	@ 0x50
 800db7e:	443b      	add	r3, r7
 800db80:	3b30      	subs	r3, #48	@ 0x30
 800db82:	681b      	ldr	r3, [r3, #0]
 800db84:	3b01      	subs	r3, #1
 800db86:	f003 0301 	and.w	r3, r3, #1
 800db8a:	009b      	lsls	r3, r3, #2
 800db8c:	440b      	add	r3, r1
 800db8e:	6859      	ldr	r1, [r3, #4]
 800db90:	4864      	ldr	r0, [pc, #400]	@ (800dd24 <HAL_OSPIM_Config+0x510>)
 800db92:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800db94:	4613      	mov	r3, r2
 800db96:	005b      	lsls	r3, r3, #1
 800db98:	4413      	add	r3, r2
 800db9a:	00db      	lsls	r3, r3, #3
 800db9c:	3350      	adds	r3, #80	@ 0x50
 800db9e:	443b      	add	r3, r7
 800dba0:	3b30      	subs	r3, #48	@ 0x30
 800dba2:	681b      	ldr	r3, [r3, #0]
 800dba4:	3b01      	subs	r3, #1
 800dba6:	f003 0301 	and.w	r3, r3, #1
 800dbaa:	f421 3280 	bic.w	r2, r1, #65536	@ 0x10000
 800dbae:	009b      	lsls	r3, r3, #2
 800dbb0:	4403      	add	r3, r0
 800dbb2:	605a      	str	r2, [r3, #4]
        }
        if (IOM_cfg[instance].IOHighPort != HAL_OSPIM_IOPORT_NONE)
 800dbb4:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800dbb6:	4613      	mov	r3, r2
 800dbb8:	005b      	lsls	r3, r3, #1
 800dbba:	4413      	add	r3, r2
 800dbbc:	00db      	lsls	r3, r3, #3
 800dbbe:	3350      	adds	r3, #80	@ 0x50
 800dbc0:	443b      	add	r3, r7
 800dbc2:	3b2c      	subs	r3, #44	@ 0x2c
 800dbc4:	681b      	ldr	r3, [r3, #0]
 800dbc6:	2b00      	cmp	r3, #0
 800dbc8:	d021      	beq.n	800dc0e <HAL_OSPIM_Config+0x3fa>
        {
          CLEAR_BIT(OCTOSPIM->PCR[((IOM_cfg[instance].IOHighPort - 1U)& OSPI_IOM_PORT_MASK)], OCTOSPIM_PCR_IOHEN);
 800dbca:	4956      	ldr	r1, [pc, #344]	@ (800dd24 <HAL_OSPIM_Config+0x510>)
 800dbcc:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800dbce:	4613      	mov	r3, r2
 800dbd0:	005b      	lsls	r3, r3, #1
 800dbd2:	4413      	add	r3, r2
 800dbd4:	00db      	lsls	r3, r3, #3
 800dbd6:	3350      	adds	r3, #80	@ 0x50
 800dbd8:	443b      	add	r3, r7
 800dbda:	3b2c      	subs	r3, #44	@ 0x2c
 800dbdc:	681b      	ldr	r3, [r3, #0]
 800dbde:	3b01      	subs	r3, #1
 800dbe0:	f003 0301 	and.w	r3, r3, #1
 800dbe4:	009b      	lsls	r3, r3, #2
 800dbe6:	440b      	add	r3, r1
 800dbe8:	6859      	ldr	r1, [r3, #4]
 800dbea:	484e      	ldr	r0, [pc, #312]	@ (800dd24 <HAL_OSPIM_Config+0x510>)
 800dbec:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800dbee:	4613      	mov	r3, r2
 800dbf0:	005b      	lsls	r3, r3, #1
 800dbf2:	4413      	add	r3, r2
 800dbf4:	00db      	lsls	r3, r3, #3
 800dbf6:	3350      	adds	r3, #80	@ 0x50
 800dbf8:	443b      	add	r3, r7
 800dbfa:	3b2c      	subs	r3, #44	@ 0x2c
 800dbfc:	681b      	ldr	r3, [r3, #0]
 800dbfe:	3b01      	subs	r3, #1
 800dc00:	f003 0301 	and.w	r3, r3, #1
 800dc04:	f021 7280 	bic.w	r2, r1, #16777216	@ 0x1000000
 800dc08:	009b      	lsls	r3, r3, #2
 800dc0a:	4403      	add	r3, r0
 800dc0c:	605a      	str	r2, [r3, #4]
        }
      }
    }

    /********************* Deactivation of other instance *********************/
    if ((cfg->ClkPort == IOM_cfg[other_instance].ClkPort) || (cfg->NCSPort == IOM_cfg[other_instance].NCSPort) ||
 800dc0e:	68bb      	ldr	r3, [r7, #8]
 800dc10:	6819      	ldr	r1, [r3, #0]
 800dc12:	f897 2045 	ldrb.w	r2, [r7, #69]	@ 0x45
 800dc16:	4613      	mov	r3, r2
 800dc18:	005b      	lsls	r3, r3, #1
 800dc1a:	4413      	add	r3, r2
 800dc1c:	00db      	lsls	r3, r3, #3
 800dc1e:	3350      	adds	r3, #80	@ 0x50
 800dc20:	443b      	add	r3, r7
 800dc22:	3b3c      	subs	r3, #60	@ 0x3c
 800dc24:	681b      	ldr	r3, [r3, #0]
 800dc26:	4299      	cmp	r1, r3
 800dc28:	d03c      	beq.n	800dca4 <HAL_OSPIM_Config+0x490>
 800dc2a:	68bb      	ldr	r3, [r7, #8]
 800dc2c:	6899      	ldr	r1, [r3, #8]
 800dc2e:	f897 2045 	ldrb.w	r2, [r7, #69]	@ 0x45
 800dc32:	4613      	mov	r3, r2
 800dc34:	005b      	lsls	r3, r3, #1
 800dc36:	4413      	add	r3, r2
 800dc38:	00db      	lsls	r3, r3, #3
 800dc3a:	3350      	adds	r3, #80	@ 0x50
 800dc3c:	443b      	add	r3, r7
 800dc3e:	3b34      	subs	r3, #52	@ 0x34
 800dc40:	681b      	ldr	r3, [r3, #0]
 800dc42:	4299      	cmp	r1, r3
 800dc44:	d02e      	beq.n	800dca4 <HAL_OSPIM_Config+0x490>
        ((cfg->DQSPort == IOM_cfg[other_instance].DQSPort) && (cfg->DQSPort != 0U)) ||
 800dc46:	68bb      	ldr	r3, [r7, #8]
 800dc48:	6859      	ldr	r1, [r3, #4]
 800dc4a:	f897 2045 	ldrb.w	r2, [r7, #69]	@ 0x45
 800dc4e:	4613      	mov	r3, r2
 800dc50:	005b      	lsls	r3, r3, #1
 800dc52:	4413      	add	r3, r2
 800dc54:	00db      	lsls	r3, r3, #3
 800dc56:	3350      	adds	r3, #80	@ 0x50
 800dc58:	443b      	add	r3, r7
 800dc5a:	3b38      	subs	r3, #56	@ 0x38
 800dc5c:	681b      	ldr	r3, [r3, #0]
    if ((cfg->ClkPort == IOM_cfg[other_instance].ClkPort) || (cfg->NCSPort == IOM_cfg[other_instance].NCSPort) ||
 800dc5e:	4299      	cmp	r1, r3
 800dc60:	d103      	bne.n	800dc6a <HAL_OSPIM_Config+0x456>
        ((cfg->DQSPort == IOM_cfg[other_instance].DQSPort) && (cfg->DQSPort != 0U)) ||
 800dc62:	68bb      	ldr	r3, [r7, #8]
 800dc64:	685b      	ldr	r3, [r3, #4]
 800dc66:	2b00      	cmp	r3, #0
 800dc68:	d11c      	bne.n	800dca4 <HAL_OSPIM_Config+0x490>
        (cfg->IOLowPort == IOM_cfg[other_instance].IOLowPort) ||
 800dc6a:	68bb      	ldr	r3, [r7, #8]
 800dc6c:	68d9      	ldr	r1, [r3, #12]
 800dc6e:	f897 2045 	ldrb.w	r2, [r7, #69]	@ 0x45
 800dc72:	4613      	mov	r3, r2
 800dc74:	005b      	lsls	r3, r3, #1
 800dc76:	4413      	add	r3, r2
 800dc78:	00db      	lsls	r3, r3, #3
 800dc7a:	3350      	adds	r3, #80	@ 0x50
 800dc7c:	443b      	add	r3, r7
 800dc7e:	3b30      	subs	r3, #48	@ 0x30
 800dc80:	681b      	ldr	r3, [r3, #0]
        ((cfg->DQSPort == IOM_cfg[other_instance].DQSPort) && (cfg->DQSPort != 0U)) ||
 800dc82:	4299      	cmp	r1, r3
 800dc84:	d00e      	beq.n	800dca4 <HAL_OSPIM_Config+0x490>
        (cfg->IOHighPort == IOM_cfg[other_instance].IOHighPort))
 800dc86:	68bb      	ldr	r3, [r7, #8]
 800dc88:	6919      	ldr	r1, [r3, #16]
 800dc8a:	f897 2045 	ldrb.w	r2, [r7, #69]	@ 0x45
 800dc8e:	4613      	mov	r3, r2
 800dc90:	005b      	lsls	r3, r3, #1
 800dc92:	4413      	add	r3, r2
 800dc94:	00db      	lsls	r3, r3, #3
 800dc96:	3350      	adds	r3, #80	@ 0x50
 800dc98:	443b      	add	r3, r7
 800dc9a:	3b2c      	subs	r3, #44	@ 0x2c
 800dc9c:	681b      	ldr	r3, [r3, #0]
        (cfg->IOLowPort == IOM_cfg[other_instance].IOLowPort) ||
 800dc9e:	4299      	cmp	r1, r3
 800dca0:	f040 810e 	bne.w	800dec0 <HAL_OSPIM_Config+0x6ac>
    {
      if ((cfg->ClkPort   == IOM_cfg[other_instance].ClkPort)   &&
 800dca4:	68bb      	ldr	r3, [r7, #8]
 800dca6:	6819      	ldr	r1, [r3, #0]
 800dca8:	f897 2045 	ldrb.w	r2, [r7, #69]	@ 0x45
 800dcac:	4613      	mov	r3, r2
 800dcae:	005b      	lsls	r3, r3, #1
 800dcb0:	4413      	add	r3, r2
 800dcb2:	00db      	lsls	r3, r3, #3
 800dcb4:	3350      	adds	r3, #80	@ 0x50
 800dcb6:	443b      	add	r3, r7
 800dcb8:	3b3c      	subs	r3, #60	@ 0x3c
 800dcba:	681b      	ldr	r3, [r3, #0]
 800dcbc:	4299      	cmp	r1, r3
 800dcbe:	d133      	bne.n	800dd28 <HAL_OSPIM_Config+0x514>
          (cfg->DQSPort    == IOM_cfg[other_instance].DQSPort)  &&
 800dcc0:	68bb      	ldr	r3, [r7, #8]
 800dcc2:	6859      	ldr	r1, [r3, #4]
 800dcc4:	f897 2045 	ldrb.w	r2, [r7, #69]	@ 0x45
 800dcc8:	4613      	mov	r3, r2
 800dcca:	005b      	lsls	r3, r3, #1
 800dccc:	4413      	add	r3, r2
 800dcce:	00db      	lsls	r3, r3, #3
 800dcd0:	3350      	adds	r3, #80	@ 0x50
 800dcd2:	443b      	add	r3, r7
 800dcd4:	3b38      	subs	r3, #56	@ 0x38
 800dcd6:	681b      	ldr	r3, [r3, #0]
      if ((cfg->ClkPort   == IOM_cfg[other_instance].ClkPort)   &&
 800dcd8:	4299      	cmp	r1, r3
 800dcda:	d125      	bne.n	800dd28 <HAL_OSPIM_Config+0x514>
          (cfg->IOLowPort == IOM_cfg[other_instance].IOLowPort) &&
 800dcdc:	68bb      	ldr	r3, [r7, #8]
 800dcde:	68d9      	ldr	r1, [r3, #12]
 800dce0:	f897 2045 	ldrb.w	r2, [r7, #69]	@ 0x45
 800dce4:	4613      	mov	r3, r2
 800dce6:	005b      	lsls	r3, r3, #1
 800dce8:	4413      	add	r3, r2
 800dcea:	00db      	lsls	r3, r3, #3
 800dcec:	3350      	adds	r3, #80	@ 0x50
 800dcee:	443b      	add	r3, r7
 800dcf0:	3b30      	subs	r3, #48	@ 0x30
 800dcf2:	681b      	ldr	r3, [r3, #0]
          (cfg->DQSPort    == IOM_cfg[other_instance].DQSPort)  &&
 800dcf4:	4299      	cmp	r1, r3
 800dcf6:	d117      	bne.n	800dd28 <HAL_OSPIM_Config+0x514>
          (cfg->IOHighPort == IOM_cfg[other_instance].IOHighPort))
 800dcf8:	68bb      	ldr	r3, [r7, #8]
 800dcfa:	6919      	ldr	r1, [r3, #16]
 800dcfc:	f897 2045 	ldrb.w	r2, [r7, #69]	@ 0x45
 800dd00:	4613      	mov	r3, r2
 800dd02:	005b      	lsls	r3, r3, #1
 800dd04:	4413      	add	r3, r2
 800dd06:	00db      	lsls	r3, r3, #3
 800dd08:	3350      	adds	r3, #80	@ 0x50
 800dd0a:	443b      	add	r3, r7
 800dd0c:	3b2c      	subs	r3, #44	@ 0x2c
 800dd0e:	681b      	ldr	r3, [r3, #0]
          (cfg->IOLowPort == IOM_cfg[other_instance].IOLowPort) &&
 800dd10:	4299      	cmp	r1, r3
 800dd12:	d109      	bne.n	800dd28 <HAL_OSPIM_Config+0x514>
      {
        /* Multiplexing should be performed */
        SET_BIT(OCTOSPIM->CR, OCTOSPIM_CR_MUXEN);
 800dd14:	4b03      	ldr	r3, [pc, #12]	@ (800dd24 <HAL_OSPIM_Config+0x510>)
 800dd16:	681b      	ldr	r3, [r3, #0]
 800dd18:	4a02      	ldr	r2, [pc, #8]	@ (800dd24 <HAL_OSPIM_Config+0x510>)
 800dd1a:	f043 0301 	orr.w	r3, r3, #1
 800dd1e:	6013      	str	r3, [r2, #0]
 800dd20:	e0ce      	b.n	800dec0 <HAL_OSPIM_Config+0x6ac>
 800dd22:	bf00      	nop
 800dd24:	5200b400 	.word	0x5200b400
      }
      else
      {
        CLEAR_BIT(OCTOSPIM->PCR[(IOM_cfg[other_instance].ClkPort - 1U)], OCTOSPIM_PCR_CLKEN);
 800dd28:	49bb      	ldr	r1, [pc, #748]	@ (800e018 <HAL_OSPIM_Config+0x804>)
 800dd2a:	f897 2045 	ldrb.w	r2, [r7, #69]	@ 0x45
 800dd2e:	4613      	mov	r3, r2
 800dd30:	005b      	lsls	r3, r3, #1
 800dd32:	4413      	add	r3, r2
 800dd34:	00db      	lsls	r3, r3, #3
 800dd36:	3350      	adds	r3, #80	@ 0x50
 800dd38:	443b      	add	r3, r7
 800dd3a:	3b3c      	subs	r3, #60	@ 0x3c
 800dd3c:	681b      	ldr	r3, [r3, #0]
 800dd3e:	3b01      	subs	r3, #1
 800dd40:	009b      	lsls	r3, r3, #2
 800dd42:	440b      	add	r3, r1
 800dd44:	6859      	ldr	r1, [r3, #4]
 800dd46:	48b4      	ldr	r0, [pc, #720]	@ (800e018 <HAL_OSPIM_Config+0x804>)
 800dd48:	f897 2045 	ldrb.w	r2, [r7, #69]	@ 0x45
 800dd4c:	4613      	mov	r3, r2
 800dd4e:	005b      	lsls	r3, r3, #1
 800dd50:	4413      	add	r3, r2
 800dd52:	00db      	lsls	r3, r3, #3
 800dd54:	3350      	adds	r3, #80	@ 0x50
 800dd56:	443b      	add	r3, r7
 800dd58:	3b3c      	subs	r3, #60	@ 0x3c
 800dd5a:	681b      	ldr	r3, [r3, #0]
 800dd5c:	3b01      	subs	r3, #1
 800dd5e:	f021 0201 	bic.w	r2, r1, #1
 800dd62:	009b      	lsls	r3, r3, #2
 800dd64:	4403      	add	r3, r0
 800dd66:	605a      	str	r2, [r3, #4]
        if (IOM_cfg[other_instance].DQSPort != 0U)
 800dd68:	f897 2045 	ldrb.w	r2, [r7, #69]	@ 0x45
 800dd6c:	4613      	mov	r3, r2
 800dd6e:	005b      	lsls	r3, r3, #1
 800dd70:	4413      	add	r3, r2
 800dd72:	00db      	lsls	r3, r3, #3
 800dd74:	3350      	adds	r3, #80	@ 0x50
 800dd76:	443b      	add	r3, r7
 800dd78:	3b38      	subs	r3, #56	@ 0x38
 800dd7a:	681b      	ldr	r3, [r3, #0]
 800dd7c:	2b00      	cmp	r3, #0
 800dd7e:	d01f      	beq.n	800ddc0 <HAL_OSPIM_Config+0x5ac>
        {
          CLEAR_BIT(OCTOSPIM->PCR[(IOM_cfg[other_instance].DQSPort - 1U)], OCTOSPIM_PCR_DQSEN);
 800dd80:	49a5      	ldr	r1, [pc, #660]	@ (800e018 <HAL_OSPIM_Config+0x804>)
 800dd82:	f897 2045 	ldrb.w	r2, [r7, #69]	@ 0x45
 800dd86:	4613      	mov	r3, r2
 800dd88:	005b      	lsls	r3, r3, #1
 800dd8a:	4413      	add	r3, r2
 800dd8c:	00db      	lsls	r3, r3, #3
 800dd8e:	3350      	adds	r3, #80	@ 0x50
 800dd90:	443b      	add	r3, r7
 800dd92:	3b38      	subs	r3, #56	@ 0x38
 800dd94:	681b      	ldr	r3, [r3, #0]
 800dd96:	3b01      	subs	r3, #1
 800dd98:	009b      	lsls	r3, r3, #2
 800dd9a:	440b      	add	r3, r1
 800dd9c:	6859      	ldr	r1, [r3, #4]
 800dd9e:	489e      	ldr	r0, [pc, #632]	@ (800e018 <HAL_OSPIM_Config+0x804>)
 800dda0:	f897 2045 	ldrb.w	r2, [r7, #69]	@ 0x45
 800dda4:	4613      	mov	r3, r2
 800dda6:	005b      	lsls	r3, r3, #1
 800dda8:	4413      	add	r3, r2
 800ddaa:	00db      	lsls	r3, r3, #3
 800ddac:	3350      	adds	r3, #80	@ 0x50
 800ddae:	443b      	add	r3, r7
 800ddb0:	3b38      	subs	r3, #56	@ 0x38
 800ddb2:	681b      	ldr	r3, [r3, #0]
 800ddb4:	3b01      	subs	r3, #1
 800ddb6:	f021 0210 	bic.w	r2, r1, #16
 800ddba:	009b      	lsls	r3, r3, #2
 800ddbc:	4403      	add	r3, r0
 800ddbe:	605a      	str	r2, [r3, #4]
        }
        CLEAR_BIT(OCTOSPIM->PCR[(IOM_cfg[other_instance].NCSPort - 1U)], OCTOSPIM_PCR_NCSEN);
 800ddc0:	4995      	ldr	r1, [pc, #596]	@ (800e018 <HAL_OSPIM_Config+0x804>)
 800ddc2:	f897 2045 	ldrb.w	r2, [r7, #69]	@ 0x45
 800ddc6:	4613      	mov	r3, r2
 800ddc8:	005b      	lsls	r3, r3, #1
 800ddca:	4413      	add	r3, r2
 800ddcc:	00db      	lsls	r3, r3, #3
 800ddce:	3350      	adds	r3, #80	@ 0x50
 800ddd0:	443b      	add	r3, r7
 800ddd2:	3b34      	subs	r3, #52	@ 0x34
 800ddd4:	681b      	ldr	r3, [r3, #0]
 800ddd6:	3b01      	subs	r3, #1
 800ddd8:	009b      	lsls	r3, r3, #2
 800ddda:	440b      	add	r3, r1
 800dddc:	6859      	ldr	r1, [r3, #4]
 800ddde:	488e      	ldr	r0, [pc, #568]	@ (800e018 <HAL_OSPIM_Config+0x804>)
 800dde0:	f897 2045 	ldrb.w	r2, [r7, #69]	@ 0x45
 800dde4:	4613      	mov	r3, r2
 800dde6:	005b      	lsls	r3, r3, #1
 800dde8:	4413      	add	r3, r2
 800ddea:	00db      	lsls	r3, r3, #3
 800ddec:	3350      	adds	r3, #80	@ 0x50
 800ddee:	443b      	add	r3, r7
 800ddf0:	3b34      	subs	r3, #52	@ 0x34
 800ddf2:	681b      	ldr	r3, [r3, #0]
 800ddf4:	3b01      	subs	r3, #1
 800ddf6:	f421 7280 	bic.w	r2, r1, #256	@ 0x100
 800ddfa:	009b      	lsls	r3, r3, #2
 800ddfc:	4403      	add	r3, r0
 800ddfe:	605a      	str	r2, [r3, #4]
        if (IOM_cfg[other_instance].IOLowPort != HAL_OSPIM_IOPORT_NONE)
 800de00:	f897 2045 	ldrb.w	r2, [r7, #69]	@ 0x45
 800de04:	4613      	mov	r3, r2
 800de06:	005b      	lsls	r3, r3, #1
 800de08:	4413      	add	r3, r2
 800de0a:	00db      	lsls	r3, r3, #3
 800de0c:	3350      	adds	r3, #80	@ 0x50
 800de0e:	443b      	add	r3, r7
 800de10:	3b30      	subs	r3, #48	@ 0x30
 800de12:	681b      	ldr	r3, [r3, #0]
 800de14:	2b00      	cmp	r3, #0
 800de16:	d023      	beq.n	800de60 <HAL_OSPIM_Config+0x64c>
        {
          CLEAR_BIT(OCTOSPIM->PCR[((IOM_cfg[other_instance].IOLowPort - 1U)& OSPI_IOM_PORT_MASK)],
 800de18:	497f      	ldr	r1, [pc, #508]	@ (800e018 <HAL_OSPIM_Config+0x804>)
 800de1a:	f897 2045 	ldrb.w	r2, [r7, #69]	@ 0x45
 800de1e:	4613      	mov	r3, r2
 800de20:	005b      	lsls	r3, r3, #1
 800de22:	4413      	add	r3, r2
 800de24:	00db      	lsls	r3, r3, #3
 800de26:	3350      	adds	r3, #80	@ 0x50
 800de28:	443b      	add	r3, r7
 800de2a:	3b30      	subs	r3, #48	@ 0x30
 800de2c:	681b      	ldr	r3, [r3, #0]
 800de2e:	3b01      	subs	r3, #1
 800de30:	f003 0301 	and.w	r3, r3, #1
 800de34:	009b      	lsls	r3, r3, #2
 800de36:	440b      	add	r3, r1
 800de38:	6859      	ldr	r1, [r3, #4]
 800de3a:	4877      	ldr	r0, [pc, #476]	@ (800e018 <HAL_OSPIM_Config+0x804>)
 800de3c:	f897 2045 	ldrb.w	r2, [r7, #69]	@ 0x45
 800de40:	4613      	mov	r3, r2
 800de42:	005b      	lsls	r3, r3, #1
 800de44:	4413      	add	r3, r2
 800de46:	00db      	lsls	r3, r3, #3
 800de48:	3350      	adds	r3, #80	@ 0x50
 800de4a:	443b      	add	r3, r7
 800de4c:	3b30      	subs	r3, #48	@ 0x30
 800de4e:	681b      	ldr	r3, [r3, #0]
 800de50:	3b01      	subs	r3, #1
 800de52:	f003 0301 	and.w	r3, r3, #1
 800de56:	f421 3280 	bic.w	r2, r1, #65536	@ 0x10000
 800de5a:	009b      	lsls	r3, r3, #2
 800de5c:	4403      	add	r3, r0
 800de5e:	605a      	str	r2, [r3, #4]
                    OCTOSPIM_PCR_IOLEN);
        }
        if (IOM_cfg[other_instance].IOHighPort != HAL_OSPIM_IOPORT_NONE)
 800de60:	f897 2045 	ldrb.w	r2, [r7, #69]	@ 0x45
 800de64:	4613      	mov	r3, r2
 800de66:	005b      	lsls	r3, r3, #1
 800de68:	4413      	add	r3, r2
 800de6a:	00db      	lsls	r3, r3, #3
 800de6c:	3350      	adds	r3, #80	@ 0x50
 800de6e:	443b      	add	r3, r7
 800de70:	3b2c      	subs	r3, #44	@ 0x2c
 800de72:	681b      	ldr	r3, [r3, #0]
 800de74:	2b00      	cmp	r3, #0
 800de76:	d023      	beq.n	800dec0 <HAL_OSPIM_Config+0x6ac>
        {
          CLEAR_BIT(OCTOSPIM->PCR[((IOM_cfg[other_instance].IOHighPort - 1U)& OSPI_IOM_PORT_MASK)],
 800de78:	4967      	ldr	r1, [pc, #412]	@ (800e018 <HAL_OSPIM_Config+0x804>)
 800de7a:	f897 2045 	ldrb.w	r2, [r7, #69]	@ 0x45
 800de7e:	4613      	mov	r3, r2
 800de80:	005b      	lsls	r3, r3, #1
 800de82:	4413      	add	r3, r2
 800de84:	00db      	lsls	r3, r3, #3
 800de86:	3350      	adds	r3, #80	@ 0x50
 800de88:	443b      	add	r3, r7
 800de8a:	3b2c      	subs	r3, #44	@ 0x2c
 800de8c:	681b      	ldr	r3, [r3, #0]
 800de8e:	3b01      	subs	r3, #1
 800de90:	f003 0301 	and.w	r3, r3, #1
 800de94:	009b      	lsls	r3, r3, #2
 800de96:	440b      	add	r3, r1
 800de98:	6859      	ldr	r1, [r3, #4]
 800de9a:	485f      	ldr	r0, [pc, #380]	@ (800e018 <HAL_OSPIM_Config+0x804>)
 800de9c:	f897 2045 	ldrb.w	r2, [r7, #69]	@ 0x45
 800dea0:	4613      	mov	r3, r2
 800dea2:	005b      	lsls	r3, r3, #1
 800dea4:	4413      	add	r3, r2
 800dea6:	00db      	lsls	r3, r3, #3
 800dea8:	3350      	adds	r3, #80	@ 0x50
 800deaa:	443b      	add	r3, r7
 800deac:	3b2c      	subs	r3, #44	@ 0x2c
 800deae:	681b      	ldr	r3, [r3, #0]
 800deb0:	3b01      	subs	r3, #1
 800deb2:	f003 0301 	and.w	r3, r3, #1
 800deb6:	f021 7280 	bic.w	r2, r1, #16777216	@ 0x1000000
 800deba:	009b      	lsls	r3, r3, #2
 800debc:	4403      	add	r3, r0
 800debe:	605a      	str	r2, [r3, #4]
        }
      }
    }

    /******************** Activation of new configuration *********************/
    MODIFY_REG(OCTOSPIM->PCR[(cfg->NCSPort - 1U)], (OCTOSPIM_PCR_NCSEN | OCTOSPIM_PCR_NCSSRC),
 800dec0:	4a55      	ldr	r2, [pc, #340]	@ (800e018 <HAL_OSPIM_Config+0x804>)
 800dec2:	68bb      	ldr	r3, [r7, #8]
 800dec4:	689b      	ldr	r3, [r3, #8]
 800dec6:	3b01      	subs	r3, #1
 800dec8:	009b      	lsls	r3, r3, #2
 800deca:	4413      	add	r3, r2
 800decc:	685b      	ldr	r3, [r3, #4]
 800dece:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 800ded2:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800ded4:	025b      	lsls	r3, r3, #9
 800ded6:	431a      	orrs	r2, r3
 800ded8:	494f      	ldr	r1, [pc, #316]	@ (800e018 <HAL_OSPIM_Config+0x804>)
 800deda:	68bb      	ldr	r3, [r7, #8]
 800dedc:	689b      	ldr	r3, [r3, #8]
 800dede:	3b01      	subs	r3, #1
 800dee0:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800dee4:	009b      	lsls	r3, r3, #2
 800dee6:	440b      	add	r3, r1
 800dee8:	605a      	str	r2, [r3, #4]
               (OCTOSPIM_PCR_NCSEN | (instance << OCTOSPIM_PCR_NCSSRC_Pos)));

    if ((cfg->Req2AckTime - 1U) > ((OCTOSPIM->CR & OCTOSPIM_CR_REQ2ACK_TIME) >> OCTOSPIM_CR_REQ2ACK_TIME_Pos))
 800deea:	68bb      	ldr	r3, [r7, #8]
 800deec:	695b      	ldr	r3, [r3, #20]
 800deee:	1e5a      	subs	r2, r3, #1
 800def0:	4b49      	ldr	r3, [pc, #292]	@ (800e018 <HAL_OSPIM_Config+0x804>)
 800def2:	681b      	ldr	r3, [r3, #0]
 800def4:	0c1b      	lsrs	r3, r3, #16
 800def6:	b2db      	uxtb	r3, r3
 800def8:	429a      	cmp	r2, r3
 800defa:	d90a      	bls.n	800df12 <HAL_OSPIM_Config+0x6fe>
    {
      MODIFY_REG(OCTOSPIM->CR, OCTOSPIM_CR_REQ2ACK_TIME, ((cfg->Req2AckTime - 1U) << OCTOSPIM_CR_REQ2ACK_TIME_Pos));
 800defc:	4b46      	ldr	r3, [pc, #280]	@ (800e018 <HAL_OSPIM_Config+0x804>)
 800defe:	681b      	ldr	r3, [r3, #0]
 800df00:	f423 027f 	bic.w	r2, r3, #16711680	@ 0xff0000
 800df04:	68bb      	ldr	r3, [r7, #8]
 800df06:	695b      	ldr	r3, [r3, #20]
 800df08:	3b01      	subs	r3, #1
 800df0a:	041b      	lsls	r3, r3, #16
 800df0c:	4942      	ldr	r1, [pc, #264]	@ (800e018 <HAL_OSPIM_Config+0x804>)
 800df0e:	4313      	orrs	r3, r2
 800df10:	600b      	str	r3, [r1, #0]
    }

    if ((OCTOSPIM->CR & OCTOSPIM_CR_MUXEN) != 0U)
 800df12:	4b41      	ldr	r3, [pc, #260]	@ (800e018 <HAL_OSPIM_Config+0x804>)
 800df14:	681b      	ldr	r3, [r3, #0]
 800df16:	f003 0301 	and.w	r3, r3, #1
 800df1a:	2b00      	cmp	r3, #0
 800df1c:	f000 809a 	beq.w	800e054 <HAL_OSPIM_Config+0x840>
    {
      MODIFY_REG(OCTOSPIM->PCR[(cfg->ClkPort - 1U)], (OCTOSPIM_PCR_CLKEN | OCTOSPIM_PCR_CLKSRC), OCTOSPIM_PCR_CLKEN);
 800df20:	4a3d      	ldr	r2, [pc, #244]	@ (800e018 <HAL_OSPIM_Config+0x804>)
 800df22:	68bb      	ldr	r3, [r7, #8]
 800df24:	681b      	ldr	r3, [r3, #0]
 800df26:	3b01      	subs	r3, #1
 800df28:	009b      	lsls	r3, r3, #2
 800df2a:	4413      	add	r3, r2
 800df2c:	685b      	ldr	r3, [r3, #4]
 800df2e:	f023 0203 	bic.w	r2, r3, #3
 800df32:	4939      	ldr	r1, [pc, #228]	@ (800e018 <HAL_OSPIM_Config+0x804>)
 800df34:	68bb      	ldr	r3, [r7, #8]
 800df36:	681b      	ldr	r3, [r3, #0]
 800df38:	3b01      	subs	r3, #1
 800df3a:	f042 0201 	orr.w	r2, r2, #1
 800df3e:	009b      	lsls	r3, r3, #2
 800df40:	440b      	add	r3, r1
 800df42:	605a      	str	r2, [r3, #4]
      if (cfg->DQSPort != 0U)
 800df44:	68bb      	ldr	r3, [r7, #8]
 800df46:	685b      	ldr	r3, [r3, #4]
 800df48:	2b00      	cmp	r3, #0
 800df4a:	d011      	beq.n	800df70 <HAL_OSPIM_Config+0x75c>
      {
        MODIFY_REG(OCTOSPIM->PCR[(cfg->DQSPort - 1U)], (OCTOSPIM_PCR_DQSEN | OCTOSPIM_PCR_DQSSRC), OCTOSPIM_PCR_DQSEN);
 800df4c:	4a32      	ldr	r2, [pc, #200]	@ (800e018 <HAL_OSPIM_Config+0x804>)
 800df4e:	68bb      	ldr	r3, [r7, #8]
 800df50:	685b      	ldr	r3, [r3, #4]
 800df52:	3b01      	subs	r3, #1
 800df54:	009b      	lsls	r3, r3, #2
 800df56:	4413      	add	r3, r2
 800df58:	685b      	ldr	r3, [r3, #4]
 800df5a:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 800df5e:	492e      	ldr	r1, [pc, #184]	@ (800e018 <HAL_OSPIM_Config+0x804>)
 800df60:	68bb      	ldr	r3, [r7, #8]
 800df62:	685b      	ldr	r3, [r3, #4]
 800df64:	3b01      	subs	r3, #1
 800df66:	f042 0210 	orr.w	r2, r2, #16
 800df6a:	009b      	lsls	r3, r3, #2
 800df6c:	440b      	add	r3, r1
 800df6e:	605a      	str	r2, [r3, #4]
      }

      if ((cfg->IOLowPort & OCTOSPIM_PCR_IOLEN) != 0U)
 800df70:	68bb      	ldr	r3, [r7, #8]
 800df72:	68db      	ldr	r3, [r3, #12]
 800df74:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800df78:	2b00      	cmp	r3, #0
 800df7a:	d016      	beq.n	800dfaa <HAL_OSPIM_Config+0x796>
      {
        MODIFY_REG(OCTOSPIM->PCR[((cfg->IOLowPort - 1U)& OSPI_IOM_PORT_MASK)],
 800df7c:	4a26      	ldr	r2, [pc, #152]	@ (800e018 <HAL_OSPIM_Config+0x804>)
 800df7e:	68bb      	ldr	r3, [r7, #8]
 800df80:	68db      	ldr	r3, [r3, #12]
 800df82:	3b01      	subs	r3, #1
 800df84:	f003 0301 	and.w	r3, r3, #1
 800df88:	009b      	lsls	r3, r3, #2
 800df8a:	4413      	add	r3, r2
 800df8c:	685b      	ldr	r3, [r3, #4]
 800df8e:	f423 22e0 	bic.w	r2, r3, #458752	@ 0x70000
 800df92:	4921      	ldr	r1, [pc, #132]	@ (800e018 <HAL_OSPIM_Config+0x804>)
 800df94:	68bb      	ldr	r3, [r7, #8]
 800df96:	68db      	ldr	r3, [r3, #12]
 800df98:	3b01      	subs	r3, #1
 800df9a:	f003 0301 	and.w	r3, r3, #1
 800df9e:	f442 3280 	orr.w	r2, r2, #65536	@ 0x10000
 800dfa2:	009b      	lsls	r3, r3, #2
 800dfa4:	440b      	add	r3, r1
 800dfa6:	605a      	str	r2, [r3, #4]
 800dfa8:	e019      	b.n	800dfde <HAL_OSPIM_Config+0x7ca>
                   (OCTOSPIM_PCR_IOLEN | OCTOSPIM_PCR_IOLSRC), OCTOSPIM_PCR_IOLEN);
      }
      else if (cfg->IOLowPort != HAL_OSPIM_IOPORT_NONE)
 800dfaa:	68bb      	ldr	r3, [r7, #8]
 800dfac:	68db      	ldr	r3, [r3, #12]
 800dfae:	2b00      	cmp	r3, #0
 800dfb0:	d015      	beq.n	800dfde <HAL_OSPIM_Config+0x7ca>
      {
        MODIFY_REG(OCTOSPIM->PCR[((cfg->IOLowPort - 1U)& OSPI_IOM_PORT_MASK)],
 800dfb2:	4a19      	ldr	r2, [pc, #100]	@ (800e018 <HAL_OSPIM_Config+0x804>)
 800dfb4:	68bb      	ldr	r3, [r7, #8]
 800dfb6:	68db      	ldr	r3, [r3, #12]
 800dfb8:	3b01      	subs	r3, #1
 800dfba:	f003 0301 	and.w	r3, r3, #1
 800dfbe:	009b      	lsls	r3, r3, #2
 800dfc0:	4413      	add	r3, r2
 800dfc2:	685b      	ldr	r3, [r3, #4]
 800dfc4:	f023 62e0 	bic.w	r2, r3, #117440512	@ 0x7000000
 800dfc8:	4913      	ldr	r1, [pc, #76]	@ (800e018 <HAL_OSPIM_Config+0x804>)
 800dfca:	68bb      	ldr	r3, [r7, #8]
 800dfcc:	68db      	ldr	r3, [r3, #12]
 800dfce:	3b01      	subs	r3, #1
 800dfd0:	f003 0301 	and.w	r3, r3, #1
 800dfd4:	f042 7280 	orr.w	r2, r2, #16777216	@ 0x1000000
 800dfd8:	009b      	lsls	r3, r3, #2
 800dfda:	440b      	add	r3, r1
 800dfdc:	605a      	str	r2, [r3, #4]
      else
      {
        /* Nothing to do */
      }

      if ((cfg->IOHighPort & OCTOSPIM_PCR_IOLEN) != 0U)
 800dfde:	68bb      	ldr	r3, [r7, #8]
 800dfe0:	691b      	ldr	r3, [r3, #16]
 800dfe2:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800dfe6:	2b00      	cmp	r3, #0
 800dfe8:	d018      	beq.n	800e01c <HAL_OSPIM_Config+0x808>
      {
        MODIFY_REG(OCTOSPIM->PCR[((cfg->IOHighPort - 1U)& OSPI_IOM_PORT_MASK)],
 800dfea:	4a0b      	ldr	r2, [pc, #44]	@ (800e018 <HAL_OSPIM_Config+0x804>)
 800dfec:	68bb      	ldr	r3, [r7, #8]
 800dfee:	691b      	ldr	r3, [r3, #16]
 800dff0:	3b01      	subs	r3, #1
 800dff2:	f003 0301 	and.w	r3, r3, #1
 800dff6:	009b      	lsls	r3, r3, #2
 800dff8:	4413      	add	r3, r2
 800dffa:	685b      	ldr	r3, [r3, #4]
 800dffc:	f423 22e0 	bic.w	r2, r3, #458752	@ 0x70000
 800e000:	4905      	ldr	r1, [pc, #20]	@ (800e018 <HAL_OSPIM_Config+0x804>)
 800e002:	68bb      	ldr	r3, [r7, #8]
 800e004:	691b      	ldr	r3, [r3, #16]
 800e006:	3b01      	subs	r3, #1
 800e008:	f003 0301 	and.w	r3, r3, #1
 800e00c:	f442 3240 	orr.w	r2, r2, #196608	@ 0x30000
 800e010:	009b      	lsls	r3, r3, #2
 800e012:	440b      	add	r3, r1
 800e014:	605a      	str	r2, [r3, #4]
 800e016:	e0c5      	b.n	800e1a4 <HAL_OSPIM_Config+0x990>
 800e018:	5200b400 	.word	0x5200b400
                   (OCTOSPIM_PCR_IOLEN | OCTOSPIM_PCR_IOLSRC), (OCTOSPIM_PCR_IOLEN | OCTOSPIM_PCR_IOLSRC_0));
      }
      else if (cfg->IOHighPort != HAL_OSPIM_IOPORT_NONE)
 800e01c:	68bb      	ldr	r3, [r7, #8]
 800e01e:	691b      	ldr	r3, [r3, #16]
 800e020:	2b00      	cmp	r3, #0
 800e022:	f000 80bf 	beq.w	800e1a4 <HAL_OSPIM_Config+0x990>
      {
        MODIFY_REG(OCTOSPIM->PCR[((cfg->IOHighPort - 1U)& OSPI_IOM_PORT_MASK)],
 800e026:	4a6e      	ldr	r2, [pc, #440]	@ (800e1e0 <HAL_OSPIM_Config+0x9cc>)
 800e028:	68bb      	ldr	r3, [r7, #8]
 800e02a:	691b      	ldr	r3, [r3, #16]
 800e02c:	3b01      	subs	r3, #1
 800e02e:	f003 0301 	and.w	r3, r3, #1
 800e032:	009b      	lsls	r3, r3, #2
 800e034:	4413      	add	r3, r2
 800e036:	685b      	ldr	r3, [r3, #4]
 800e038:	f023 62e0 	bic.w	r2, r3, #117440512	@ 0x7000000
 800e03c:	4968      	ldr	r1, [pc, #416]	@ (800e1e0 <HAL_OSPIM_Config+0x9cc>)
 800e03e:	68bb      	ldr	r3, [r7, #8]
 800e040:	691b      	ldr	r3, [r3, #16]
 800e042:	3b01      	subs	r3, #1
 800e044:	f003 0301 	and.w	r3, r3, #1
 800e048:	f042 7240 	orr.w	r2, r2, #50331648	@ 0x3000000
 800e04c:	009b      	lsls	r3, r3, #2
 800e04e:	440b      	add	r3, r1
 800e050:	605a      	str	r2, [r3, #4]
 800e052:	e0a7      	b.n	800e1a4 <HAL_OSPIM_Config+0x990>
        /* Nothing to do */
      }
    }
    else
    {
      MODIFY_REG(OCTOSPIM->PCR[(cfg->ClkPort - 1U)], (OCTOSPIM_PCR_CLKEN | OCTOSPIM_PCR_CLKSRC),
 800e054:	4a62      	ldr	r2, [pc, #392]	@ (800e1e0 <HAL_OSPIM_Config+0x9cc>)
 800e056:	68bb      	ldr	r3, [r7, #8]
 800e058:	681b      	ldr	r3, [r3, #0]
 800e05a:	3b01      	subs	r3, #1
 800e05c:	009b      	lsls	r3, r3, #2
 800e05e:	4413      	add	r3, r2
 800e060:	685b      	ldr	r3, [r3, #4]
 800e062:	f023 0203 	bic.w	r2, r3, #3
 800e066:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800e068:	005b      	lsls	r3, r3, #1
 800e06a:	431a      	orrs	r2, r3
 800e06c:	495c      	ldr	r1, [pc, #368]	@ (800e1e0 <HAL_OSPIM_Config+0x9cc>)
 800e06e:	68bb      	ldr	r3, [r7, #8]
 800e070:	681b      	ldr	r3, [r3, #0]
 800e072:	3b01      	subs	r3, #1
 800e074:	f042 0201 	orr.w	r2, r2, #1
 800e078:	009b      	lsls	r3, r3, #2
 800e07a:	440b      	add	r3, r1
 800e07c:	605a      	str	r2, [r3, #4]
                 (OCTOSPIM_PCR_CLKEN | (instance << OCTOSPIM_PCR_CLKSRC_Pos)));
      if (cfg->DQSPort != 0U)
 800e07e:	68bb      	ldr	r3, [r7, #8]
 800e080:	685b      	ldr	r3, [r3, #4]
 800e082:	2b00      	cmp	r3, #0
 800e084:	d014      	beq.n	800e0b0 <HAL_OSPIM_Config+0x89c>
      {
        MODIFY_REG(OCTOSPIM->PCR[(cfg->DQSPort - 1U)], (OCTOSPIM_PCR_DQSEN | OCTOSPIM_PCR_DQSSRC),
 800e086:	4a56      	ldr	r2, [pc, #344]	@ (800e1e0 <HAL_OSPIM_Config+0x9cc>)
 800e088:	68bb      	ldr	r3, [r7, #8]
 800e08a:	685b      	ldr	r3, [r3, #4]
 800e08c:	3b01      	subs	r3, #1
 800e08e:	009b      	lsls	r3, r3, #2
 800e090:	4413      	add	r3, r2
 800e092:	685b      	ldr	r3, [r3, #4]
 800e094:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 800e098:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800e09a:	015b      	lsls	r3, r3, #5
 800e09c:	431a      	orrs	r2, r3
 800e09e:	4950      	ldr	r1, [pc, #320]	@ (800e1e0 <HAL_OSPIM_Config+0x9cc>)
 800e0a0:	68bb      	ldr	r3, [r7, #8]
 800e0a2:	685b      	ldr	r3, [r3, #4]
 800e0a4:	3b01      	subs	r3, #1
 800e0a6:	f042 0210 	orr.w	r2, r2, #16
 800e0aa:	009b      	lsls	r3, r3, #2
 800e0ac:	440b      	add	r3, r1
 800e0ae:	605a      	str	r2, [r3, #4]
                   (OCTOSPIM_PCR_DQSEN | (instance << OCTOSPIM_PCR_DQSSRC_Pos)));
      }

      if ((cfg->IOLowPort & OCTOSPIM_PCR_IOLEN) != 0U)
 800e0b0:	68bb      	ldr	r3, [r7, #8]
 800e0b2:	68db      	ldr	r3, [r3, #12]
 800e0b4:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800e0b8:	2b00      	cmp	r3, #0
 800e0ba:	d019      	beq.n	800e0f0 <HAL_OSPIM_Config+0x8dc>
      {
        MODIFY_REG(OCTOSPIM->PCR[((cfg->IOLowPort - 1U)& OSPI_IOM_PORT_MASK)],
 800e0bc:	4a48      	ldr	r2, [pc, #288]	@ (800e1e0 <HAL_OSPIM_Config+0x9cc>)
 800e0be:	68bb      	ldr	r3, [r7, #8]
 800e0c0:	68db      	ldr	r3, [r3, #12]
 800e0c2:	3b01      	subs	r3, #1
 800e0c4:	f003 0301 	and.w	r3, r3, #1
 800e0c8:	009b      	lsls	r3, r3, #2
 800e0ca:	4413      	add	r3, r2
 800e0cc:	685b      	ldr	r3, [r3, #4]
 800e0ce:	f423 22e0 	bic.w	r2, r3, #458752	@ 0x70000
 800e0d2:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800e0d4:	049b      	lsls	r3, r3, #18
 800e0d6:	431a      	orrs	r2, r3
 800e0d8:	4941      	ldr	r1, [pc, #260]	@ (800e1e0 <HAL_OSPIM_Config+0x9cc>)
 800e0da:	68bb      	ldr	r3, [r7, #8]
 800e0dc:	68db      	ldr	r3, [r3, #12]
 800e0de:	3b01      	subs	r3, #1
 800e0e0:	f003 0301 	and.w	r3, r3, #1
 800e0e4:	f442 3280 	orr.w	r2, r2, #65536	@ 0x10000
 800e0e8:	009b      	lsls	r3, r3, #2
 800e0ea:	440b      	add	r3, r1
 800e0ec:	605a      	str	r2, [r3, #4]
 800e0ee:	e01c      	b.n	800e12a <HAL_OSPIM_Config+0x916>
                   (OCTOSPIM_PCR_IOLEN | OCTOSPIM_PCR_IOLSRC),
                   (OCTOSPIM_PCR_IOLEN | (instance << (OCTOSPIM_PCR_IOLSRC_Pos + 1U))));
      }
      else if (cfg->IOLowPort != HAL_OSPIM_IOPORT_NONE)
 800e0f0:	68bb      	ldr	r3, [r7, #8]
 800e0f2:	68db      	ldr	r3, [r3, #12]
 800e0f4:	2b00      	cmp	r3, #0
 800e0f6:	d018      	beq.n	800e12a <HAL_OSPIM_Config+0x916>
      {
        MODIFY_REG(OCTOSPIM->PCR[((cfg->IOLowPort - 1U)& OSPI_IOM_PORT_MASK)],
 800e0f8:	4a39      	ldr	r2, [pc, #228]	@ (800e1e0 <HAL_OSPIM_Config+0x9cc>)
 800e0fa:	68bb      	ldr	r3, [r7, #8]
 800e0fc:	68db      	ldr	r3, [r3, #12]
 800e0fe:	3b01      	subs	r3, #1
 800e100:	f003 0301 	and.w	r3, r3, #1
 800e104:	009b      	lsls	r3, r3, #2
 800e106:	4413      	add	r3, r2
 800e108:	685b      	ldr	r3, [r3, #4]
 800e10a:	f023 62e0 	bic.w	r2, r3, #117440512	@ 0x7000000
 800e10e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800e110:	069b      	lsls	r3, r3, #26
 800e112:	431a      	orrs	r2, r3
 800e114:	4932      	ldr	r1, [pc, #200]	@ (800e1e0 <HAL_OSPIM_Config+0x9cc>)
 800e116:	68bb      	ldr	r3, [r7, #8]
 800e118:	68db      	ldr	r3, [r3, #12]
 800e11a:	3b01      	subs	r3, #1
 800e11c:	f003 0301 	and.w	r3, r3, #1
 800e120:	f042 7280 	orr.w	r2, r2, #16777216	@ 0x1000000
 800e124:	009b      	lsls	r3, r3, #2
 800e126:	440b      	add	r3, r1
 800e128:	605a      	str	r2, [r3, #4]
      else
      {
        /* Nothing to do */
      }

      if ((cfg->IOHighPort & OCTOSPIM_PCR_IOLEN) != 0U)
 800e12a:	68bb      	ldr	r3, [r7, #8]
 800e12c:	691b      	ldr	r3, [r3, #16]
 800e12e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800e132:	2b00      	cmp	r3, #0
 800e134:	d019      	beq.n	800e16a <HAL_OSPIM_Config+0x956>
      {
        MODIFY_REG(OCTOSPIM->PCR[((cfg->IOHighPort - 1U)& OSPI_IOM_PORT_MASK)],
 800e136:	4a2a      	ldr	r2, [pc, #168]	@ (800e1e0 <HAL_OSPIM_Config+0x9cc>)
 800e138:	68bb      	ldr	r3, [r7, #8]
 800e13a:	691b      	ldr	r3, [r3, #16]
 800e13c:	3b01      	subs	r3, #1
 800e13e:	f003 0301 	and.w	r3, r3, #1
 800e142:	009b      	lsls	r3, r3, #2
 800e144:	4413      	add	r3, r2
 800e146:	685b      	ldr	r3, [r3, #4]
 800e148:	f423 22e0 	bic.w	r2, r3, #458752	@ 0x70000
 800e14c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800e14e:	049b      	lsls	r3, r3, #18
 800e150:	431a      	orrs	r2, r3
 800e152:	4923      	ldr	r1, [pc, #140]	@ (800e1e0 <HAL_OSPIM_Config+0x9cc>)
 800e154:	68bb      	ldr	r3, [r7, #8]
 800e156:	691b      	ldr	r3, [r3, #16]
 800e158:	3b01      	subs	r3, #1
 800e15a:	f003 0301 	and.w	r3, r3, #1
 800e15e:	f442 3240 	orr.w	r2, r2, #196608	@ 0x30000
 800e162:	009b      	lsls	r3, r3, #2
 800e164:	440b      	add	r3, r1
 800e166:	605a      	str	r2, [r3, #4]
 800e168:	e01c      	b.n	800e1a4 <HAL_OSPIM_Config+0x990>
                   (OCTOSPIM_PCR_IOLEN | OCTOSPIM_PCR_IOLSRC),
                   (OCTOSPIM_PCR_IOLEN | OCTOSPIM_PCR_IOLSRC_0 | (instance << (OCTOSPIM_PCR_IOLSRC_Pos + 1U))));
      }
      else if (cfg->IOHighPort != HAL_OSPIM_IOPORT_NONE)
 800e16a:	68bb      	ldr	r3, [r7, #8]
 800e16c:	691b      	ldr	r3, [r3, #16]
 800e16e:	2b00      	cmp	r3, #0
 800e170:	d018      	beq.n	800e1a4 <HAL_OSPIM_Config+0x990>
      {
        MODIFY_REG(OCTOSPIM->PCR[((cfg->IOHighPort - 1U)& OSPI_IOM_PORT_MASK)],
 800e172:	4a1b      	ldr	r2, [pc, #108]	@ (800e1e0 <HAL_OSPIM_Config+0x9cc>)
 800e174:	68bb      	ldr	r3, [r7, #8]
 800e176:	691b      	ldr	r3, [r3, #16]
 800e178:	3b01      	subs	r3, #1
 800e17a:	f003 0301 	and.w	r3, r3, #1
 800e17e:	009b      	lsls	r3, r3, #2
 800e180:	4413      	add	r3, r2
 800e182:	685b      	ldr	r3, [r3, #4]
 800e184:	f023 62e0 	bic.w	r2, r3, #117440512	@ 0x7000000
 800e188:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800e18a:	069b      	lsls	r3, r3, #26
 800e18c:	431a      	orrs	r2, r3
 800e18e:	4914      	ldr	r1, [pc, #80]	@ (800e1e0 <HAL_OSPIM_Config+0x9cc>)
 800e190:	68bb      	ldr	r3, [r7, #8]
 800e192:	691b      	ldr	r3, [r3, #16]
 800e194:	3b01      	subs	r3, #1
 800e196:	f003 0301 	and.w	r3, r3, #1
 800e19a:	f042 7240 	orr.w	r2, r2, #50331648	@ 0x3000000
 800e19e:	009b      	lsls	r3, r3, #2
 800e1a0:	440b      	add	r3, r1
 800e1a2:	605a      	str	r2, [r3, #4]
        /* Nothing to do */
      }
    }

    /******* Re-enable both OctoSPI after configure OctoSPI IO Manager ********/
    if ((ospi_enabled & 0x1U) != 0U)
 800e1a4:	f897 3046 	ldrb.w	r3, [r7, #70]	@ 0x46
 800e1a8:	f003 0301 	and.w	r3, r3, #1
 800e1ac:	2b00      	cmp	r3, #0
 800e1ae:	d005      	beq.n	800e1bc <HAL_OSPIM_Config+0x9a8>
    {
      SET_BIT(OCTOSPI1->CR, OCTOSPI_CR_EN);
 800e1b0:	4b0c      	ldr	r3, [pc, #48]	@ (800e1e4 <HAL_OSPIM_Config+0x9d0>)
 800e1b2:	681b      	ldr	r3, [r3, #0]
 800e1b4:	4a0b      	ldr	r2, [pc, #44]	@ (800e1e4 <HAL_OSPIM_Config+0x9d0>)
 800e1b6:	f043 0301 	orr.w	r3, r3, #1
 800e1ba:	6013      	str	r3, [r2, #0]
    }
    if ((ospi_enabled & 0x2U) != 0U)
 800e1bc:	f897 3046 	ldrb.w	r3, [r7, #70]	@ 0x46
 800e1c0:	f003 0302 	and.w	r3, r3, #2
 800e1c4:	2b00      	cmp	r3, #0
 800e1c6:	d005      	beq.n	800e1d4 <HAL_OSPIM_Config+0x9c0>
    {
      SET_BIT(OCTOSPI2->CR, OCTOSPI_CR_EN);
 800e1c8:	4b07      	ldr	r3, [pc, #28]	@ (800e1e8 <HAL_OSPIM_Config+0x9d4>)
 800e1ca:	681b      	ldr	r3, [r3, #0]
 800e1cc:	4a06      	ldr	r2, [pc, #24]	@ (800e1e8 <HAL_OSPIM_Config+0x9d4>)
 800e1ce:	f043 0301 	orr.w	r3, r3, #1
 800e1d2:	6013      	str	r3, [r2, #0]
    }
  }

  /* Return function status */
  return status;
 800e1d4:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
}
 800e1d8:	4618      	mov	r0, r3
 800e1da:	3750      	adds	r7, #80	@ 0x50
 800e1dc:	46bd      	mov	sp, r7
 800e1de:	bd80      	pop	{r7, pc}
 800e1e0:	5200b400 	.word	0x5200b400
 800e1e4:	52005000 	.word	0x52005000
 800e1e8:	5200a000 	.word	0x5200a000

0800e1ec <OSPI_DMAAbortCplt>:
  * @brief  DMA OSPI abort complete callback.
  * @param  hdma : DMA handle
  * @retval None
  */
static void OSPI_DMAAbortCplt(MDMA_HandleTypeDef *hmdma)
{
 800e1ec:	b580      	push	{r7, lr}
 800e1ee:	b084      	sub	sp, #16
 800e1f0:	af00      	add	r7, sp, #0
 800e1f2:	6078      	str	r0, [r7, #4]
  OSPI_HandleTypeDef *hospi = (OSPI_HandleTypeDef *)(hmdma->Parent);
 800e1f4:	687b      	ldr	r3, [r7, #4]
 800e1f6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800e1f8:	60fb      	str	r3, [r7, #12]
  hospi->XferCount = 0;
 800e1fa:	68fb      	ldr	r3, [r7, #12]
 800e1fc:	2200      	movs	r2, #0
 800e1fe:	649a      	str	r2, [r3, #72]	@ 0x48

  /* Check the state */
  if (hospi->State == HAL_OSPI_STATE_ABORT)
 800e200:	68fb      	ldr	r3, [r7, #12]
 800e202:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800e204:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800e208:	d122      	bne.n	800e250 <OSPI_DMAAbortCplt+0x64>
  {
    /* DMA abort called by OctoSPI abort */
    if (__HAL_OSPI_GET_FLAG(hospi, HAL_OSPI_FLAG_BUSY) != RESET)
 800e20a:	68fb      	ldr	r3, [r7, #12]
 800e20c:	681b      	ldr	r3, [r3, #0]
 800e20e:	6a1b      	ldr	r3, [r3, #32]
 800e210:	f003 0320 	and.w	r3, r3, #32
 800e214:	2b00      	cmp	r3, #0
 800e216:	d014      	beq.n	800e242 <OSPI_DMAAbortCplt+0x56>
    {
      /* Clear transfer complete flag */
      __HAL_OSPI_CLEAR_FLAG(hospi, HAL_OSPI_FLAG_TC);
 800e218:	68fb      	ldr	r3, [r7, #12]
 800e21a:	681b      	ldr	r3, [r3, #0]
 800e21c:	2202      	movs	r2, #2
 800e21e:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Enable the transfer complete interrupts */
      __HAL_OSPI_ENABLE_IT(hospi, HAL_OSPI_IT_TC);
 800e220:	68fb      	ldr	r3, [r7, #12]
 800e222:	681b      	ldr	r3, [r3, #0]
 800e224:	681a      	ldr	r2, [r3, #0]
 800e226:	68fb      	ldr	r3, [r7, #12]
 800e228:	681b      	ldr	r3, [r3, #0]
 800e22a:	f442 3200 	orr.w	r2, r2, #131072	@ 0x20000
 800e22e:	601a      	str	r2, [r3, #0]

      /* Perform an abort of the OctoSPI */
      SET_BIT(hospi->Instance->CR, OCTOSPI_CR_ABORT);
 800e230:	68fb      	ldr	r3, [r7, #12]
 800e232:	681b      	ldr	r3, [r3, #0]
 800e234:	681a      	ldr	r2, [r3, #0]
 800e236:	68fb      	ldr	r3, [r7, #12]
 800e238:	681b      	ldr	r3, [r3, #0]
 800e23a:	f042 0202 	orr.w	r2, r2, #2
 800e23e:	601a      	str	r2, [r3, #0]
    hospi->ErrorCallback(hospi);
#else
    HAL_OSPI_ErrorCallback(hospi);
#endif /* (USE_HAL_OSPI_REGISTER_CALLBACKS) && (USE_HAL_OSPI_REGISTER_CALLBACKS == 1U)*/
  }
}
 800e240:	e00c      	b.n	800e25c <OSPI_DMAAbortCplt+0x70>
      hospi->State = HAL_OSPI_STATE_READY;
 800e242:	68fb      	ldr	r3, [r7, #12]
 800e244:	2202      	movs	r2, #2
 800e246:	651a      	str	r2, [r3, #80]	@ 0x50
      HAL_OSPI_AbortCpltCallback(hospi);
 800e248:	68f8      	ldr	r0, [r7, #12]
 800e24a:	f7ff fa8e 	bl	800d76a <HAL_OSPI_AbortCpltCallback>
}
 800e24e:	e005      	b.n	800e25c <OSPI_DMAAbortCplt+0x70>
    hospi->State = HAL_OSPI_STATE_READY;
 800e250:	68fb      	ldr	r3, [r7, #12]
 800e252:	2202      	movs	r2, #2
 800e254:	651a      	str	r2, [r3, #80]	@ 0x50
    HAL_OSPI_ErrorCallback(hospi);
 800e256:	68f8      	ldr	r0, [r7, #12]
 800e258:	f7ff fa7d 	bl	800d756 <HAL_OSPI_ErrorCallback>
}
 800e25c:	bf00      	nop
 800e25e:	3710      	adds	r7, #16
 800e260:	46bd      	mov	sp, r7
 800e262:	bd80      	pop	{r7, pc}

0800e264 <OSPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart : Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef OSPI_WaitFlagStateUntilTimeout(OSPI_HandleTypeDef *hospi, uint32_t Flag,
                                                        FlagStatus State, uint32_t Tickstart, uint32_t Timeout)
{
 800e264:	b580      	push	{r7, lr}
 800e266:	b084      	sub	sp, #16
 800e268:	af00      	add	r7, sp, #0
 800e26a:	60f8      	str	r0, [r7, #12]
 800e26c:	60b9      	str	r1, [r7, #8]
 800e26e:	603b      	str	r3, [r7, #0]
 800e270:	4613      	mov	r3, r2
 800e272:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is in expected state */
  while ((__HAL_OSPI_GET_FLAG(hospi, Flag)) != State)
 800e274:	e01a      	b.n	800e2ac <OSPI_WaitFlagStateUntilTimeout+0x48>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800e276:	69bb      	ldr	r3, [r7, #24]
 800e278:	f1b3 3fff 	cmp.w	r3, #4294967295
 800e27c:	d016      	beq.n	800e2ac <OSPI_WaitFlagStateUntilTimeout+0x48>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800e27e:	f7f7 fd37 	bl	8005cf0 <HAL_GetTick>
 800e282:	4602      	mov	r2, r0
 800e284:	683b      	ldr	r3, [r7, #0]
 800e286:	1ad3      	subs	r3, r2, r3
 800e288:	69ba      	ldr	r2, [r7, #24]
 800e28a:	429a      	cmp	r2, r3
 800e28c:	d302      	bcc.n	800e294 <OSPI_WaitFlagStateUntilTimeout+0x30>
 800e28e:	69bb      	ldr	r3, [r7, #24]
 800e290:	2b00      	cmp	r3, #0
 800e292:	d10b      	bne.n	800e2ac <OSPI_WaitFlagStateUntilTimeout+0x48>
      {
        hospi->State     = HAL_OSPI_STATE_ERROR;
 800e294:	68fb      	ldr	r3, [r7, #12]
 800e296:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800e29a:	651a      	str	r2, [r3, #80]	@ 0x50
        hospi->ErrorCode |= HAL_OSPI_ERROR_TIMEOUT;
 800e29c:	68fb      	ldr	r3, [r7, #12]
 800e29e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800e2a0:	f043 0201 	orr.w	r2, r3, #1
 800e2a4:	68fb      	ldr	r3, [r7, #12]
 800e2a6:	655a      	str	r2, [r3, #84]	@ 0x54

        return HAL_ERROR;
 800e2a8:	2301      	movs	r3, #1
 800e2aa:	e00e      	b.n	800e2ca <OSPI_WaitFlagStateUntilTimeout+0x66>
  while ((__HAL_OSPI_GET_FLAG(hospi, Flag)) != State)
 800e2ac:	68fb      	ldr	r3, [r7, #12]
 800e2ae:	681b      	ldr	r3, [r3, #0]
 800e2b0:	6a1a      	ldr	r2, [r3, #32]
 800e2b2:	68bb      	ldr	r3, [r7, #8]
 800e2b4:	4013      	ands	r3, r2
 800e2b6:	2b00      	cmp	r3, #0
 800e2b8:	bf14      	ite	ne
 800e2ba:	2301      	movne	r3, #1
 800e2bc:	2300      	moveq	r3, #0
 800e2be:	b2db      	uxtb	r3, r3
 800e2c0:	461a      	mov	r2, r3
 800e2c2:	79fb      	ldrb	r3, [r7, #7]
 800e2c4:	429a      	cmp	r2, r3
 800e2c6:	d1d6      	bne.n	800e276 <OSPI_WaitFlagStateUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 800e2c8:	2300      	movs	r3, #0
}
 800e2ca:	4618      	mov	r0, r3
 800e2cc:	3710      	adds	r7, #16
 800e2ce:	46bd      	mov	sp, r7
 800e2d0:	bd80      	pop	{r7, pc}
	...

0800e2d4 <OSPI_ConfigCmd>:
  * @param  hospi : OSPI handle
  * @param  cmd   : structure that contains the command configuration information
  * @retval HAL status
  */
static HAL_StatusTypeDef OSPI_ConfigCmd(OSPI_HandleTypeDef *hospi, OSPI_RegularCmdTypeDef *cmd)
{
 800e2d4:	b480      	push	{r7}
 800e2d6:	b089      	sub	sp, #36	@ 0x24
 800e2d8:	af00      	add	r7, sp, #0
 800e2da:	6078      	str	r0, [r7, #4]
 800e2dc:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800e2de:	2300      	movs	r3, #0
 800e2e0:	77fb      	strb	r3, [r7, #31]
  __IO uint32_t *tcr_reg;
  __IO uint32_t *ir_reg;
  __IO uint32_t *abr_reg;

  /* Re-initialize the value of the functional mode */
  MODIFY_REG(hospi->Instance->CR, OCTOSPI_CR_FMODE, 0U);
 800e2e2:	687b      	ldr	r3, [r7, #4]
 800e2e4:	681b      	ldr	r3, [r3, #0]
 800e2e6:	681a      	ldr	r2, [r3, #0]
 800e2e8:	687b      	ldr	r3, [r7, #4]
 800e2ea:	681b      	ldr	r3, [r3, #0]
 800e2ec:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 800e2f0:	601a      	str	r2, [r3, #0]

  /* Configure the flash ID */
  if (hospi->Init.DualQuad == HAL_OSPI_DUALQUAD_DISABLE)
 800e2f2:	687b      	ldr	r3, [r7, #4]
 800e2f4:	689b      	ldr	r3, [r3, #8]
 800e2f6:	2b00      	cmp	r3, #0
 800e2f8:	d10a      	bne.n	800e310 <OSPI_ConfigCmd+0x3c>
  {
    MODIFY_REG(hospi->Instance->CR, OCTOSPI_CR_FSEL, cmd->FlashId);
 800e2fa:	687b      	ldr	r3, [r7, #4]
 800e2fc:	681b      	ldr	r3, [r3, #0]
 800e2fe:	681b      	ldr	r3, [r3, #0]
 800e300:	f023 0180 	bic.w	r1, r3, #128	@ 0x80
 800e304:	683b      	ldr	r3, [r7, #0]
 800e306:	685a      	ldr	r2, [r3, #4]
 800e308:	687b      	ldr	r3, [r7, #4]
 800e30a:	681b      	ldr	r3, [r3, #0]
 800e30c:	430a      	orrs	r2, r1
 800e30e:	601a      	str	r2, [r3, #0]
  }

  if (cmd->OperationType == HAL_OSPI_OPTYPE_WRITE_CFG)
 800e310:	683b      	ldr	r3, [r7, #0]
 800e312:	681b      	ldr	r3, [r3, #0]
 800e314:	2b02      	cmp	r3, #2
 800e316:	d114      	bne.n	800e342 <OSPI_ConfigCmd+0x6e>
  {
    ccr_reg = &(hospi->Instance->WCCR);
 800e318:	687b      	ldr	r3, [r7, #4]
 800e31a:	681b      	ldr	r3, [r3, #0]
 800e31c:	f503 73c0 	add.w	r3, r3, #384	@ 0x180
 800e320:	61bb      	str	r3, [r7, #24]
    tcr_reg = &(hospi->Instance->WTCR);
 800e322:	687b      	ldr	r3, [r7, #4]
 800e324:	681b      	ldr	r3, [r3, #0]
 800e326:	f503 73c4 	add.w	r3, r3, #392	@ 0x188
 800e32a:	617b      	str	r3, [r7, #20]
    ir_reg  = &(hospi->Instance->WIR);
 800e32c:	687b      	ldr	r3, [r7, #4]
 800e32e:	681b      	ldr	r3, [r3, #0]
 800e330:	f503 73c8 	add.w	r3, r3, #400	@ 0x190
 800e334:	613b      	str	r3, [r7, #16]
    abr_reg = &(hospi->Instance->WABR);
 800e336:	687b      	ldr	r3, [r7, #4]
 800e338:	681b      	ldr	r3, [r3, #0]
 800e33a:	f503 73d0 	add.w	r3, r3, #416	@ 0x1a0
 800e33e:	60fb      	str	r3, [r7, #12]
 800e340:	e02c      	b.n	800e39c <OSPI_ConfigCmd+0xc8>
  }
  else if (cmd->OperationType == HAL_OSPI_OPTYPE_WRAP_CFG)
 800e342:	683b      	ldr	r3, [r7, #0]
 800e344:	681b      	ldr	r3, [r3, #0]
 800e346:	2b03      	cmp	r3, #3
 800e348:	d114      	bne.n	800e374 <OSPI_ConfigCmd+0xa0>
  {
    ccr_reg = &(hospi->Instance->WPCCR);
 800e34a:	687b      	ldr	r3, [r7, #4]
 800e34c:	681b      	ldr	r3, [r3, #0]
 800e34e:	f503 73a0 	add.w	r3, r3, #320	@ 0x140
 800e352:	61bb      	str	r3, [r7, #24]
    tcr_reg = &(hospi->Instance->WPTCR);
 800e354:	687b      	ldr	r3, [r7, #4]
 800e356:	681b      	ldr	r3, [r3, #0]
 800e358:	f503 73a4 	add.w	r3, r3, #328	@ 0x148
 800e35c:	617b      	str	r3, [r7, #20]
    ir_reg  = &(hospi->Instance->WPIR);
 800e35e:	687b      	ldr	r3, [r7, #4]
 800e360:	681b      	ldr	r3, [r3, #0]
 800e362:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 800e366:	613b      	str	r3, [r7, #16]
    abr_reg = &(hospi->Instance->WPABR);
 800e368:	687b      	ldr	r3, [r7, #4]
 800e36a:	681b      	ldr	r3, [r3, #0]
 800e36c:	f503 73b0 	add.w	r3, r3, #352	@ 0x160
 800e370:	60fb      	str	r3, [r7, #12]
 800e372:	e013      	b.n	800e39c <OSPI_ConfigCmd+0xc8>
  }
  else
  {
    ccr_reg = &(hospi->Instance->CCR);
 800e374:	687b      	ldr	r3, [r7, #4]
 800e376:	681b      	ldr	r3, [r3, #0]
 800e378:	f503 7380 	add.w	r3, r3, #256	@ 0x100
 800e37c:	61bb      	str	r3, [r7, #24]
    tcr_reg = &(hospi->Instance->TCR);
 800e37e:	687b      	ldr	r3, [r7, #4]
 800e380:	681b      	ldr	r3, [r3, #0]
 800e382:	f503 7384 	add.w	r3, r3, #264	@ 0x108
 800e386:	617b      	str	r3, [r7, #20]
    ir_reg  = &(hospi->Instance->IR);
 800e388:	687b      	ldr	r3, [r7, #4]
 800e38a:	681b      	ldr	r3, [r3, #0]
 800e38c:	f503 7388 	add.w	r3, r3, #272	@ 0x110
 800e390:	613b      	str	r3, [r7, #16]
    abr_reg = &(hospi->Instance->ABR);
 800e392:	687b      	ldr	r3, [r7, #4]
 800e394:	681b      	ldr	r3, [r3, #0]
 800e396:	f503 7390 	add.w	r3, r3, #288	@ 0x120
 800e39a:	60fb      	str	r3, [r7, #12]
  }

  /* Configure the CCR register with DQS and SIOO modes */
  *ccr_reg = (cmd->DQSMode | cmd->SIOOMode);
 800e39c:	683b      	ldr	r3, [r7, #0]
 800e39e:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800e3a0:	683b      	ldr	r3, [r7, #0]
 800e3a2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800e3a4:	431a      	orrs	r2, r3
 800e3a6:	69bb      	ldr	r3, [r7, #24]
 800e3a8:	601a      	str	r2, [r3, #0]

  if (cmd->AlternateBytesMode != HAL_OSPI_ALTERNATE_BYTES_NONE)
 800e3aa:	683b      	ldr	r3, [r7, #0]
 800e3ac:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800e3ae:	2b00      	cmp	r3, #0
 800e3b0:	d012      	beq.n	800e3d8 <OSPI_ConfigCmd+0x104>
  {
    /* Configure the ABR register with alternate bytes value */
    *abr_reg = cmd->AlternateBytes;
 800e3b2:	683b      	ldr	r3, [r7, #0]
 800e3b4:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800e3b6:	68fb      	ldr	r3, [r7, #12]
 800e3b8:	601a      	str	r2, [r3, #0]

    /* Configure the CCR register with alternate bytes communication parameters */
    MODIFY_REG((*ccr_reg), (OCTOSPI_CCR_ABMODE | OCTOSPI_CCR_ABDTR | OCTOSPI_CCR_ABSIZE),
 800e3ba:	69bb      	ldr	r3, [r7, #24]
 800e3bc:	681b      	ldr	r3, [r3, #0]
 800e3be:	f423 127c 	bic.w	r2, r3, #4128768	@ 0x3f0000
 800e3c2:	683b      	ldr	r3, [r7, #0]
 800e3c4:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 800e3c6:	683b      	ldr	r3, [r7, #0]
 800e3c8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800e3ca:	4319      	orrs	r1, r3
 800e3cc:	683b      	ldr	r3, [r7, #0]
 800e3ce:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800e3d0:	430b      	orrs	r3, r1
 800e3d2:	431a      	orrs	r2, r3
 800e3d4:	69bb      	ldr	r3, [r7, #24]
 800e3d6:	601a      	str	r2, [r3, #0]
               (cmd->AlternateBytesMode | cmd->AlternateBytesDtrMode | cmd->AlternateBytesSize));
  }

  /* Configure the TCR register with the number of dummy cycles */
  MODIFY_REG((*tcr_reg), OCTOSPI_TCR_DCYC, cmd->DummyCycles);
 800e3d8:	697b      	ldr	r3, [r7, #20]
 800e3da:	681b      	ldr	r3, [r3, #0]
 800e3dc:	f023 021f 	bic.w	r2, r3, #31
 800e3e0:	683b      	ldr	r3, [r7, #0]
 800e3e2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800e3e4:	431a      	orrs	r2, r3
 800e3e6:	697b      	ldr	r3, [r7, #20]
 800e3e8:	601a      	str	r2, [r3, #0]

  if (cmd->DataMode != HAL_OSPI_DATA_NONE)
 800e3ea:	683b      	ldr	r3, [r7, #0]
 800e3ec:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800e3ee:	2b00      	cmp	r3, #0
 800e3f0:	d009      	beq.n	800e406 <OSPI_ConfigCmd+0x132>
  {
    if (cmd->OperationType == HAL_OSPI_OPTYPE_COMMON_CFG)
 800e3f2:	683b      	ldr	r3, [r7, #0]
 800e3f4:	681b      	ldr	r3, [r3, #0]
 800e3f6:	2b00      	cmp	r3, #0
 800e3f8:	d105      	bne.n	800e406 <OSPI_ConfigCmd+0x132>
    {
      /* Configure the DLR register with the number of data */
      hospi->Instance->DLR = (cmd->NbData - 1U);
 800e3fa:	683b      	ldr	r3, [r7, #0]
 800e3fc:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800e3fe:	687b      	ldr	r3, [r7, #4]
 800e400:	681b      	ldr	r3, [r3, #0]
 800e402:	3a01      	subs	r2, #1
 800e404:	641a      	str	r2, [r3, #64]	@ 0x40
    }
  }

  if (cmd->InstructionMode != HAL_OSPI_INSTRUCTION_NONE)
 800e406:	683b      	ldr	r3, [r7, #0]
 800e408:	68db      	ldr	r3, [r3, #12]
 800e40a:	2b00      	cmp	r3, #0
 800e40c:	f000 8095 	beq.w	800e53a <OSPI_ConfigCmd+0x266>
  {
    if (cmd->AddressMode != HAL_OSPI_ADDRESS_NONE)
 800e410:	683b      	ldr	r3, [r7, #0]
 800e412:	69db      	ldr	r3, [r3, #28]
 800e414:	2b00      	cmp	r3, #0
 800e416:	d053      	beq.n	800e4c0 <OSPI_ConfigCmd+0x1ec>
    {
      if (cmd->DataMode != HAL_OSPI_DATA_NONE)
 800e418:	683b      	ldr	r3, [r7, #0]
 800e41a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800e41c:	2b00      	cmp	r3, #0
 800e41e:	d01e      	beq.n	800e45e <OSPI_ConfigCmd+0x18a>
      {
        /* ---- Command with instruction, address and data ---- */

        /* Configure the CCR register with all communication parameters */
        MODIFY_REG((*ccr_reg), (OCTOSPI_CCR_IMODE  | OCTOSPI_CCR_IDTR  | OCTOSPI_CCR_ISIZE  |
 800e420:	69bb      	ldr	r3, [r7, #24]
 800e422:	681a      	ldr	r2, [r3, #0]
 800e424:	4b64      	ldr	r3, [pc, #400]	@ (800e5b8 <OSPI_ConfigCmd+0x2e4>)
 800e426:	4013      	ands	r3, r2
 800e428:	683a      	ldr	r2, [r7, #0]
 800e42a:	68d1      	ldr	r1, [r2, #12]
 800e42c:	683a      	ldr	r2, [r7, #0]
 800e42e:	6952      	ldr	r2, [r2, #20]
 800e430:	4311      	orrs	r1, r2
 800e432:	683a      	ldr	r2, [r7, #0]
 800e434:	6912      	ldr	r2, [r2, #16]
 800e436:	4311      	orrs	r1, r2
 800e438:	683a      	ldr	r2, [r7, #0]
 800e43a:	69d2      	ldr	r2, [r2, #28]
 800e43c:	4311      	orrs	r1, r2
 800e43e:	683a      	ldr	r2, [r7, #0]
 800e440:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 800e442:	4311      	orrs	r1, r2
 800e444:	683a      	ldr	r2, [r7, #0]
 800e446:	6a12      	ldr	r2, [r2, #32]
 800e448:	4311      	orrs	r1, r2
 800e44a:	683a      	ldr	r2, [r7, #0]
 800e44c:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 800e44e:	4311      	orrs	r1, r2
 800e450:	683a      	ldr	r2, [r7, #0]
 800e452:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 800e454:	430a      	orrs	r2, r1
 800e456:	431a      	orrs	r2, r3
 800e458:	69bb      	ldr	r3, [r7, #24]
 800e45a:	601a      	str	r2, [r3, #0]
 800e45c:	e026      	b.n	800e4ac <OSPI_ConfigCmd+0x1d8>
      else
      {
        /* ---- Command with instruction and address ---- */

        /* Configure the CCR register with all communication parameters */
        MODIFY_REG((*ccr_reg), (OCTOSPI_CCR_IMODE  | OCTOSPI_CCR_IDTR  | OCTOSPI_CCR_ISIZE  |
 800e45e:	69bb      	ldr	r3, [r7, #24]
 800e460:	681a      	ldr	r2, [r3, #0]
 800e462:	4b56      	ldr	r3, [pc, #344]	@ (800e5bc <OSPI_ConfigCmd+0x2e8>)
 800e464:	4013      	ands	r3, r2
 800e466:	683a      	ldr	r2, [r7, #0]
 800e468:	68d1      	ldr	r1, [r2, #12]
 800e46a:	683a      	ldr	r2, [r7, #0]
 800e46c:	6952      	ldr	r2, [r2, #20]
 800e46e:	4311      	orrs	r1, r2
 800e470:	683a      	ldr	r2, [r7, #0]
 800e472:	6912      	ldr	r2, [r2, #16]
 800e474:	4311      	orrs	r1, r2
 800e476:	683a      	ldr	r2, [r7, #0]
 800e478:	69d2      	ldr	r2, [r2, #28]
 800e47a:	4311      	orrs	r1, r2
 800e47c:	683a      	ldr	r2, [r7, #0]
 800e47e:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 800e480:	4311      	orrs	r1, r2
 800e482:	683a      	ldr	r2, [r7, #0]
 800e484:	6a12      	ldr	r2, [r2, #32]
 800e486:	430a      	orrs	r2, r1
 800e488:	431a      	orrs	r2, r3
 800e48a:	69bb      	ldr	r3, [r7, #24]
 800e48c:	601a      	str	r2, [r3, #0]
                                OCTOSPI_CCR_ADMODE | OCTOSPI_CCR_ADDTR | OCTOSPI_CCR_ADSIZE),
                   (cmd->InstructionMode | cmd->InstructionDtrMode | cmd->InstructionSize |
                    cmd->AddressMode     | cmd->AddressDtrMode     | cmd->AddressSize));

        /* The DHQC bit is linked with DDTR bit which should be activated */
        if ((hospi->Init.DelayHoldQuarterCycle == HAL_OSPI_DHQC_ENABLE) &&
 800e48e:	687b      	ldr	r3, [r7, #4]
 800e490:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800e492:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800e496:	d109      	bne.n	800e4ac <OSPI_ConfigCmd+0x1d8>
            (cmd->InstructionDtrMode == HAL_OSPI_INSTRUCTION_DTR_ENABLE))
 800e498:	683b      	ldr	r3, [r7, #0]
 800e49a:	695b      	ldr	r3, [r3, #20]
        if ((hospi->Init.DelayHoldQuarterCycle == HAL_OSPI_DHQC_ENABLE) &&
 800e49c:	2b08      	cmp	r3, #8
 800e49e:	d105      	bne.n	800e4ac <OSPI_ConfigCmd+0x1d8>
        {
          MODIFY_REG((*ccr_reg), OCTOSPI_CCR_DDTR, HAL_OSPI_DATA_DTR_ENABLE);
 800e4a0:	69bb      	ldr	r3, [r7, #24]
 800e4a2:	681b      	ldr	r3, [r3, #0]
 800e4a4:	f043 6200 	orr.w	r2, r3, #134217728	@ 0x8000000
 800e4a8:	69bb      	ldr	r3, [r7, #24]
 800e4aa:	601a      	str	r2, [r3, #0]
        }
      }

      /* Configure the IR register with the instruction value */
      *ir_reg = cmd->Instruction;
 800e4ac:	683b      	ldr	r3, [r7, #0]
 800e4ae:	689a      	ldr	r2, [r3, #8]
 800e4b0:	693b      	ldr	r3, [r7, #16]
 800e4b2:	601a      	str	r2, [r3, #0]

      /* Configure the AR register with the address value */
      hospi->Instance->AR = cmd->Address;
 800e4b4:	687b      	ldr	r3, [r7, #4]
 800e4b6:	681b      	ldr	r3, [r3, #0]
 800e4b8:	683a      	ldr	r2, [r7, #0]
 800e4ba:	6992      	ldr	r2, [r2, #24]
 800e4bc:	649a      	str	r2, [r3, #72]	@ 0x48
 800e4be:	e074      	b.n	800e5aa <OSPI_ConfigCmd+0x2d6>
    }
    else
    {
      if (cmd->DataMode != HAL_OSPI_DATA_NONE)
 800e4c0:	683b      	ldr	r3, [r7, #0]
 800e4c2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800e4c4:	2b00      	cmp	r3, #0
 800e4c6:	d015      	beq.n	800e4f4 <OSPI_ConfigCmd+0x220>
      {
        /* ---- Command with instruction and data ---- */

        /* Configure the CCR register with all communication parameters */
        MODIFY_REG((*ccr_reg), (OCTOSPI_CCR_IMODE | OCTOSPI_CCR_IDTR | OCTOSPI_CCR_ISIZE |
 800e4c8:	69bb      	ldr	r3, [r7, #24]
 800e4ca:	681a      	ldr	r2, [r3, #0]
 800e4cc:	4b3c      	ldr	r3, [pc, #240]	@ (800e5c0 <OSPI_ConfigCmd+0x2ec>)
 800e4ce:	4013      	ands	r3, r2
 800e4d0:	683a      	ldr	r2, [r7, #0]
 800e4d2:	68d1      	ldr	r1, [r2, #12]
 800e4d4:	683a      	ldr	r2, [r7, #0]
 800e4d6:	6952      	ldr	r2, [r2, #20]
 800e4d8:	4311      	orrs	r1, r2
 800e4da:	683a      	ldr	r2, [r7, #0]
 800e4dc:	6912      	ldr	r2, [r2, #16]
 800e4de:	4311      	orrs	r1, r2
 800e4e0:	683a      	ldr	r2, [r7, #0]
 800e4e2:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 800e4e4:	4311      	orrs	r1, r2
 800e4e6:	683a      	ldr	r2, [r7, #0]
 800e4e8:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 800e4ea:	430a      	orrs	r2, r1
 800e4ec:	431a      	orrs	r2, r3
 800e4ee:	69bb      	ldr	r3, [r7, #24]
 800e4f0:	601a      	str	r2, [r3, #0]
 800e4f2:	e01d      	b.n	800e530 <OSPI_ConfigCmd+0x25c>
      else
      {
        /* ---- Command with only instruction ---- */

        /* Configure the CCR register with all communication parameters */
        MODIFY_REG((*ccr_reg), (OCTOSPI_CCR_IMODE | OCTOSPI_CCR_IDTR | OCTOSPI_CCR_ISIZE),
 800e4f4:	69bb      	ldr	r3, [r7, #24]
 800e4f6:	681b      	ldr	r3, [r3, #0]
 800e4f8:	f023 023f 	bic.w	r2, r3, #63	@ 0x3f
 800e4fc:	683b      	ldr	r3, [r7, #0]
 800e4fe:	68d9      	ldr	r1, [r3, #12]
 800e500:	683b      	ldr	r3, [r7, #0]
 800e502:	695b      	ldr	r3, [r3, #20]
 800e504:	4319      	orrs	r1, r3
 800e506:	683b      	ldr	r3, [r7, #0]
 800e508:	691b      	ldr	r3, [r3, #16]
 800e50a:	430b      	orrs	r3, r1
 800e50c:	431a      	orrs	r2, r3
 800e50e:	69bb      	ldr	r3, [r7, #24]
 800e510:	601a      	str	r2, [r3, #0]
                   (cmd->InstructionMode | cmd->InstructionDtrMode | cmd->InstructionSize));

        /* The DHQC bit is linked with DDTR bit which should be activated */
        if ((hospi->Init.DelayHoldQuarterCycle == HAL_OSPI_DHQC_ENABLE) &&
 800e512:	687b      	ldr	r3, [r7, #4]
 800e514:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800e516:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800e51a:	d109      	bne.n	800e530 <OSPI_ConfigCmd+0x25c>
            (cmd->InstructionDtrMode == HAL_OSPI_INSTRUCTION_DTR_ENABLE))
 800e51c:	683b      	ldr	r3, [r7, #0]
 800e51e:	695b      	ldr	r3, [r3, #20]
        if ((hospi->Init.DelayHoldQuarterCycle == HAL_OSPI_DHQC_ENABLE) &&
 800e520:	2b08      	cmp	r3, #8
 800e522:	d105      	bne.n	800e530 <OSPI_ConfigCmd+0x25c>
        {
          MODIFY_REG((*ccr_reg), OCTOSPI_CCR_DDTR, HAL_OSPI_DATA_DTR_ENABLE);
 800e524:	69bb      	ldr	r3, [r7, #24]
 800e526:	681b      	ldr	r3, [r3, #0]
 800e528:	f043 6200 	orr.w	r2, r3, #134217728	@ 0x8000000
 800e52c:	69bb      	ldr	r3, [r7, #24]
 800e52e:	601a      	str	r2, [r3, #0]
        }
      }

      /* Configure the IR register with the instruction value */
      *ir_reg = cmd->Instruction;
 800e530:	683b      	ldr	r3, [r7, #0]
 800e532:	689a      	ldr	r2, [r3, #8]
 800e534:	693b      	ldr	r3, [r7, #16]
 800e536:	601a      	str	r2, [r3, #0]
 800e538:	e037      	b.n	800e5aa <OSPI_ConfigCmd+0x2d6>

    }
  }
  else
  {
    if (cmd->AddressMode != HAL_OSPI_ADDRESS_NONE)
 800e53a:	683b      	ldr	r3, [r7, #0]
 800e53c:	69db      	ldr	r3, [r3, #28]
 800e53e:	2b00      	cmp	r3, #0
 800e540:	d02e      	beq.n	800e5a0 <OSPI_ConfigCmd+0x2cc>
    {
      if (cmd->DataMode != HAL_OSPI_DATA_NONE)
 800e542:	683b      	ldr	r3, [r7, #0]
 800e544:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800e546:	2b00      	cmp	r3, #0
 800e548:	d015      	beq.n	800e576 <OSPI_ConfigCmd+0x2a2>
      {
        /* ---- Command with address and data ---- */

        /* Configure the CCR register with all communication parameters */
        MODIFY_REG((*ccr_reg), (OCTOSPI_CCR_ADMODE | OCTOSPI_CCR_ADDTR | OCTOSPI_CCR_ADSIZE |
 800e54a:	69bb      	ldr	r3, [r7, #24]
 800e54c:	681a      	ldr	r2, [r3, #0]
 800e54e:	4b1d      	ldr	r3, [pc, #116]	@ (800e5c4 <OSPI_ConfigCmd+0x2f0>)
 800e550:	4013      	ands	r3, r2
 800e552:	683a      	ldr	r2, [r7, #0]
 800e554:	69d1      	ldr	r1, [r2, #28]
 800e556:	683a      	ldr	r2, [r7, #0]
 800e558:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 800e55a:	4311      	orrs	r1, r2
 800e55c:	683a      	ldr	r2, [r7, #0]
 800e55e:	6a12      	ldr	r2, [r2, #32]
 800e560:	4311      	orrs	r1, r2
 800e562:	683a      	ldr	r2, [r7, #0]
 800e564:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 800e566:	4311      	orrs	r1, r2
 800e568:	683a      	ldr	r2, [r7, #0]
 800e56a:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 800e56c:	430a      	orrs	r2, r1
 800e56e:	431a      	orrs	r2, r3
 800e570:	69bb      	ldr	r3, [r7, #24]
 800e572:	601a      	str	r2, [r3, #0]
 800e574:	e00e      	b.n	800e594 <OSPI_ConfigCmd+0x2c0>
      else
      {
        /* ---- Command with only address ---- */

        /* Configure the CCR register with all communication parameters */
        MODIFY_REG((*ccr_reg), (OCTOSPI_CCR_ADMODE | OCTOSPI_CCR_ADDTR | OCTOSPI_CCR_ADSIZE),
 800e576:	69bb      	ldr	r3, [r7, #24]
 800e578:	681b      	ldr	r3, [r3, #0]
 800e57a:	f423 527c 	bic.w	r2, r3, #16128	@ 0x3f00
 800e57e:	683b      	ldr	r3, [r7, #0]
 800e580:	69d9      	ldr	r1, [r3, #28]
 800e582:	683b      	ldr	r3, [r7, #0]
 800e584:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800e586:	4319      	orrs	r1, r3
 800e588:	683b      	ldr	r3, [r7, #0]
 800e58a:	6a1b      	ldr	r3, [r3, #32]
 800e58c:	430b      	orrs	r3, r1
 800e58e:	431a      	orrs	r2, r3
 800e590:	69bb      	ldr	r3, [r7, #24]
 800e592:	601a      	str	r2, [r3, #0]
                   (cmd->AddressMode | cmd->AddressDtrMode | cmd->AddressSize));
      }

      /* Configure the AR register with the instruction value */
      hospi->Instance->AR = cmd->Address;
 800e594:	687b      	ldr	r3, [r7, #4]
 800e596:	681b      	ldr	r3, [r3, #0]
 800e598:	683a      	ldr	r2, [r7, #0]
 800e59a:	6992      	ldr	r2, [r2, #24]
 800e59c:	649a      	str	r2, [r3, #72]	@ 0x48
 800e59e:	e004      	b.n	800e5aa <OSPI_ConfigCmd+0x2d6>
    }
    else
    {
      /* ---- Invalid command configuration (no instruction, no address) ---- */
      status = HAL_ERROR;
 800e5a0:	2301      	movs	r3, #1
 800e5a2:	77fb      	strb	r3, [r7, #31]
      hospi->ErrorCode = HAL_OSPI_ERROR_INVALID_PARAM;
 800e5a4:	687b      	ldr	r3, [r7, #4]
 800e5a6:	2208      	movs	r2, #8
 800e5a8:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }

  /* Return function status */
  return status;
 800e5aa:	7ffb      	ldrb	r3, [r7, #31]
}
 800e5ac:	4618      	mov	r0, r3
 800e5ae:	3724      	adds	r7, #36	@ 0x24
 800e5b0:	46bd      	mov	sp, r7
 800e5b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e5b6:	4770      	bx	lr
 800e5b8:	f0ffc0c0 	.word	0xf0ffc0c0
 800e5bc:	ffffc0c0 	.word	0xffffc0c0
 800e5c0:	f0ffffc0 	.word	0xf0ffffc0
 800e5c4:	f0ffc0ff 	.word	0xf0ffc0ff

0800e5c8 <OSPIM_GetConfig>:
  * @param  instance_nb : number of the instance
  * @param  cfg         : configuration of the IO Manager for the instance
  * @retval HAL status
  */
static HAL_StatusTypeDef OSPIM_GetConfig(uint8_t instance_nb, OSPIM_CfgTypeDef *cfg)
{
 800e5c8:	b480      	push	{r7}
 800e5ca:	b087      	sub	sp, #28
 800e5cc:	af00      	add	r7, sp, #0
 800e5ce:	4603      	mov	r3, r0
 800e5d0:	6039      	str	r1, [r7, #0]
 800e5d2:	71fb      	strb	r3, [r7, #7]
  HAL_StatusTypeDef status = HAL_OK;
 800e5d4:	2300      	movs	r3, #0
 800e5d6:	75fb      	strb	r3, [r7, #23]
  uint32_t reg;
  uint32_t value = 0U;
 800e5d8:	2300      	movs	r3, #0
 800e5da:	613b      	str	r3, [r7, #16]
  uint32_t index;

  if ((instance_nb == 0U) || (instance_nb > OSPI_NB_INSTANCE) || (cfg == NULL))
 800e5dc:	79fb      	ldrb	r3, [r7, #7]
 800e5de:	2b00      	cmp	r3, #0
 800e5e0:	d005      	beq.n	800e5ee <OSPIM_GetConfig+0x26>
 800e5e2:	79fb      	ldrb	r3, [r7, #7]
 800e5e4:	2b02      	cmp	r3, #2
 800e5e6:	d802      	bhi.n	800e5ee <OSPIM_GetConfig+0x26>
 800e5e8:	683b      	ldr	r3, [r7, #0]
 800e5ea:	2b00      	cmp	r3, #0
 800e5ec:	d102      	bne.n	800e5f4 <OSPIM_GetConfig+0x2c>
  {
    /* Invalid parameter -> error returned */
    status = HAL_ERROR;
 800e5ee:	2301      	movs	r3, #1
 800e5f0:	75fb      	strb	r3, [r7, #23]
 800e5f2:	e098      	b.n	800e726 <OSPIM_GetConfig+0x15e>
  }
  else
  {
    /* Initialize the structure */
    cfg->ClkPort    = 0U;
 800e5f4:	683b      	ldr	r3, [r7, #0]
 800e5f6:	2200      	movs	r2, #0
 800e5f8:	601a      	str	r2, [r3, #0]
    cfg->DQSPort    = 0U;
 800e5fa:	683b      	ldr	r3, [r7, #0]
 800e5fc:	2200      	movs	r2, #0
 800e5fe:	605a      	str	r2, [r3, #4]
    cfg->NCSPort    = 0U;
 800e600:	683b      	ldr	r3, [r7, #0]
 800e602:	2200      	movs	r2, #0
 800e604:	609a      	str	r2, [r3, #8]
    cfg->IOLowPort  = 0U;
 800e606:	683b      	ldr	r3, [r7, #0]
 800e608:	2200      	movs	r2, #0
 800e60a:	60da      	str	r2, [r3, #12]
    cfg->IOHighPort = 0U;
 800e60c:	683b      	ldr	r3, [r7, #0]
 800e60e:	2200      	movs	r2, #0
 800e610:	611a      	str	r2, [r3, #16]

    if (instance_nb == 2U)
 800e612:	79fb      	ldrb	r3, [r7, #7]
 800e614:	2b02      	cmp	r3, #2
 800e616:	d10b      	bne.n	800e630 <OSPIM_GetConfig+0x68>
    {
      if ((OCTOSPIM->CR & OCTOSPIM_CR_MUXEN) == 0U)
 800e618:	4b46      	ldr	r3, [pc, #280]	@ (800e734 <OSPIM_GetConfig+0x16c>)
 800e61a:	681b      	ldr	r3, [r3, #0]
 800e61c:	f003 0301 	and.w	r3, r3, #1
 800e620:	2b00      	cmp	r3, #0
 800e622:	d102      	bne.n	800e62a <OSPIM_GetConfig+0x62>
      {
        value = (OCTOSPIM_PCR_CLKSRC | OCTOSPIM_PCR_DQSSRC | OCTOSPIM_PCR_NCSSRC
 800e624:	4b44      	ldr	r3, [pc, #272]	@ (800e738 <OSPIM_GetConfig+0x170>)
 800e626:	613b      	str	r3, [r7, #16]
 800e628:	e002      	b.n	800e630 <OSPIM_GetConfig+0x68>
                 | OCTOSPIM_PCR_IOLSRC_1 | OCTOSPIM_PCR_IOHSRC_1);
      }
      else
      {
        value = OCTOSPIM_PCR_NCSSRC;
 800e62a:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800e62e:	613b      	str	r3, [r7, #16]
      }
    }

    /* Get the information about the instance */
    for (index = 0U; index < OSPI_IOM_NB_PORTS; index ++)
 800e630:	2300      	movs	r3, #0
 800e632:	60fb      	str	r3, [r7, #12]
 800e634:	e074      	b.n	800e720 <OSPIM_GetConfig+0x158>
    {
      reg = OCTOSPIM->PCR[index];
 800e636:	4a3f      	ldr	r2, [pc, #252]	@ (800e734 <OSPIM_GetConfig+0x16c>)
 800e638:	68fb      	ldr	r3, [r7, #12]
 800e63a:	009b      	lsls	r3, r3, #2
 800e63c:	4413      	add	r3, r2
 800e63e:	685b      	ldr	r3, [r3, #4]
 800e640:	60bb      	str	r3, [r7, #8]

      if ((reg & OCTOSPIM_PCR_CLKEN) != 0U)
 800e642:	68bb      	ldr	r3, [r7, #8]
 800e644:	f003 0301 	and.w	r3, r3, #1
 800e648:	2b00      	cmp	r3, #0
 800e64a:	d00a      	beq.n	800e662 <OSPIM_GetConfig+0x9a>
      {
        /* The clock is enabled on this port */
        if ((reg & OCTOSPIM_PCR_CLKSRC) == (value & OCTOSPIM_PCR_CLKSRC))
 800e64c:	68ba      	ldr	r2, [r7, #8]
 800e64e:	693b      	ldr	r3, [r7, #16]
 800e650:	4053      	eors	r3, r2
 800e652:	f003 0302 	and.w	r3, r3, #2
 800e656:	2b00      	cmp	r3, #0
 800e658:	d103      	bne.n	800e662 <OSPIM_GetConfig+0x9a>
        {
          /* The clock correspond to the instance passed as parameter */
          cfg->ClkPort = index + 1U;
 800e65a:	68fb      	ldr	r3, [r7, #12]
 800e65c:	1c5a      	adds	r2, r3, #1
 800e65e:	683b      	ldr	r3, [r7, #0]
 800e660:	601a      	str	r2, [r3, #0]
        }
      }

      if ((reg & OCTOSPIM_PCR_DQSEN) != 0U)
 800e662:	68bb      	ldr	r3, [r7, #8]
 800e664:	f003 0310 	and.w	r3, r3, #16
 800e668:	2b00      	cmp	r3, #0
 800e66a:	d00a      	beq.n	800e682 <OSPIM_GetConfig+0xba>
      {
        /* The DQS is enabled on this port */
        if ((reg & OCTOSPIM_PCR_DQSSRC) == (value & OCTOSPIM_PCR_DQSSRC))
 800e66c:	68ba      	ldr	r2, [r7, #8]
 800e66e:	693b      	ldr	r3, [r7, #16]
 800e670:	4053      	eors	r3, r2
 800e672:	f003 0320 	and.w	r3, r3, #32
 800e676:	2b00      	cmp	r3, #0
 800e678:	d103      	bne.n	800e682 <OSPIM_GetConfig+0xba>
        {
          /* The DQS correspond to the instance passed as parameter */
          cfg->DQSPort = index + 1U;
 800e67a:	68fb      	ldr	r3, [r7, #12]
 800e67c:	1c5a      	adds	r2, r3, #1
 800e67e:	683b      	ldr	r3, [r7, #0]
 800e680:	605a      	str	r2, [r3, #4]
        }
      }

      if ((reg & OCTOSPIM_PCR_NCSEN) != 0U)
 800e682:	68bb      	ldr	r3, [r7, #8]
 800e684:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800e688:	2b00      	cmp	r3, #0
 800e68a:	d00a      	beq.n	800e6a2 <OSPIM_GetConfig+0xda>
      {
        /* The nCS is enabled on this port */
        if ((reg & OCTOSPIM_PCR_NCSSRC) == (value & OCTOSPIM_PCR_NCSSRC))
 800e68c:	68ba      	ldr	r2, [r7, #8]
 800e68e:	693b      	ldr	r3, [r7, #16]
 800e690:	4053      	eors	r3, r2
 800e692:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800e696:	2b00      	cmp	r3, #0
 800e698:	d103      	bne.n	800e6a2 <OSPIM_GetConfig+0xda>
        {
          /* The nCS correspond to the instance passed as parameter */
          cfg->NCSPort = index + 1U;
 800e69a:	68fb      	ldr	r3, [r7, #12]
 800e69c:	1c5a      	adds	r2, r3, #1
 800e69e:	683b      	ldr	r3, [r7, #0]
 800e6a0:	609a      	str	r2, [r3, #8]
        }
      }

      if ((reg & OCTOSPIM_PCR_IOLEN) != 0U)
 800e6a2:	68bb      	ldr	r3, [r7, #8]
 800e6a4:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800e6a8:	2b00      	cmp	r3, #0
 800e6aa:	d018      	beq.n	800e6de <OSPIM_GetConfig+0x116>
      {
        /* The IO Low is enabled on this port */
        if ((reg & OCTOSPIM_PCR_IOLSRC_1) == (value & OCTOSPIM_PCR_IOLSRC_1))
 800e6ac:	68ba      	ldr	r2, [r7, #8]
 800e6ae:	693b      	ldr	r3, [r7, #16]
 800e6b0:	4053      	eors	r3, r2
 800e6b2:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800e6b6:	2b00      	cmp	r3, #0
 800e6b8:	d111      	bne.n	800e6de <OSPIM_GetConfig+0x116>
        {
          /* The IO Low correspond to the instance passed as parameter */
          if ((reg & OCTOSPIM_PCR_IOLSRC_0) == 0U)
 800e6ba:	68bb      	ldr	r3, [r7, #8]
 800e6bc:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800e6c0:	2b00      	cmp	r3, #0
 800e6c2:	d106      	bne.n	800e6d2 <OSPIM_GetConfig+0x10a>
          {
            cfg->IOLowPort = (OCTOSPIM_PCR_IOLEN | (index + 1U));
 800e6c4:	68fb      	ldr	r3, [r7, #12]
 800e6c6:	3301      	adds	r3, #1
 800e6c8:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 800e6cc:	683b      	ldr	r3, [r7, #0]
 800e6ce:	60da      	str	r2, [r3, #12]
 800e6d0:	e005      	b.n	800e6de <OSPIM_GetConfig+0x116>
          }
          else
          {
            cfg->IOLowPort = (OCTOSPIM_PCR_IOHEN | (index + 1U));
 800e6d2:	68fb      	ldr	r3, [r7, #12]
 800e6d4:	3301      	adds	r3, #1
 800e6d6:	f043 7280 	orr.w	r2, r3, #16777216	@ 0x1000000
 800e6da:	683b      	ldr	r3, [r7, #0]
 800e6dc:	60da      	str	r2, [r3, #12]
          }
        }
      }

      if ((reg & OCTOSPIM_PCR_IOHEN) != 0U)
 800e6de:	68bb      	ldr	r3, [r7, #8]
 800e6e0:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800e6e4:	2b00      	cmp	r3, #0
 800e6e6:	d018      	beq.n	800e71a <OSPIM_GetConfig+0x152>
      {
        /* The IO High is enabled on this port */
        if ((reg & OCTOSPIM_PCR_IOHSRC_1) == (value & OCTOSPIM_PCR_IOHSRC_1))
 800e6e8:	68ba      	ldr	r2, [r7, #8]
 800e6ea:	693b      	ldr	r3, [r7, #16]
 800e6ec:	4053      	eors	r3, r2
 800e6ee:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 800e6f2:	2b00      	cmp	r3, #0
 800e6f4:	d111      	bne.n	800e71a <OSPIM_GetConfig+0x152>
        {
          /* The IO High correspond to the instance passed as parameter */
          if ((reg & OCTOSPIM_PCR_IOHSRC_0) == 0U)
 800e6f6:	68bb      	ldr	r3, [r7, #8]
 800e6f8:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800e6fc:	2b00      	cmp	r3, #0
 800e6fe:	d106      	bne.n	800e70e <OSPIM_GetConfig+0x146>
          {
            cfg->IOHighPort = (OCTOSPIM_PCR_IOLEN | (index + 1U));
 800e700:	68fb      	ldr	r3, [r7, #12]
 800e702:	3301      	adds	r3, #1
 800e704:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 800e708:	683b      	ldr	r3, [r7, #0]
 800e70a:	611a      	str	r2, [r3, #16]
 800e70c:	e005      	b.n	800e71a <OSPIM_GetConfig+0x152>
          }
          else
          {
            cfg->IOHighPort = (OCTOSPIM_PCR_IOHEN | (index + 1U));
 800e70e:	68fb      	ldr	r3, [r7, #12]
 800e710:	3301      	adds	r3, #1
 800e712:	f043 7280 	orr.w	r2, r3, #16777216	@ 0x1000000
 800e716:	683b      	ldr	r3, [r7, #0]
 800e718:	611a      	str	r2, [r3, #16]
    for (index = 0U; index < OSPI_IOM_NB_PORTS; index ++)
 800e71a:	68fb      	ldr	r3, [r7, #12]
 800e71c:	3301      	adds	r3, #1
 800e71e:	60fb      	str	r3, [r7, #12]
 800e720:	68fb      	ldr	r3, [r7, #12]
 800e722:	2b01      	cmp	r3, #1
 800e724:	d987      	bls.n	800e636 <OSPIM_GetConfig+0x6e>
      }
    }
  }

  /* Return function status */
  return status;
 800e726:	7dfb      	ldrb	r3, [r7, #23]
}
 800e728:	4618      	mov	r0, r3
 800e72a:	371c      	adds	r7, #28
 800e72c:	46bd      	mov	sp, r7
 800e72e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e732:	4770      	bx	lr
 800e734:	5200b400 	.word	0x5200b400
 800e738:	04040222 	.word	0x04040222

0800e73c <HAL_PWREx_ConfigSupply>:
  *         process during startup.
  *         For more details, please refer to the power control chapter in the reference manual
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_PWREx_ConfigSupply (uint32_t SupplySource)
{
 800e73c:	b580      	push	{r7, lr}
 800e73e:	b084      	sub	sp, #16
 800e740:	af00      	add	r7, sp, #0
 800e742:	6078      	str	r0, [r7, #4]

  /* Check if supply source was configured */
#if defined (PWR_FLAG_SCUEN)
  if (__HAL_PWR_GET_FLAG (PWR_FLAG_SCUEN) == 0U)
#else
  if ((PWR->CR3 & (PWR_CR3_SMPSEN | PWR_CR3_LDOEN | PWR_CR3_BYPASS)) != (PWR_CR3_SMPSEN | PWR_CR3_LDOEN))
 800e744:	4b29      	ldr	r3, [pc, #164]	@ (800e7ec <HAL_PWREx_ConfigSupply+0xb0>)
 800e746:	68db      	ldr	r3, [r3, #12]
 800e748:	f003 0307 	and.w	r3, r3, #7
 800e74c:	2b06      	cmp	r3, #6
 800e74e:	d00a      	beq.n	800e766 <HAL_PWREx_ConfigSupply+0x2a>
#endif /* defined (PWR_FLAG_SCUEN) */
  {
    /* Check supply configuration */
    if ((PWR->CR3 & PWR_SUPPLY_CONFIG_MASK) != SupplySource)
 800e750:	4b26      	ldr	r3, [pc, #152]	@ (800e7ec <HAL_PWREx_ConfigSupply+0xb0>)
 800e752:	68db      	ldr	r3, [r3, #12]
 800e754:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800e758:	687a      	ldr	r2, [r7, #4]
 800e75a:	429a      	cmp	r2, r3
 800e75c:	d001      	beq.n	800e762 <HAL_PWREx_ConfigSupply+0x26>
    {
      /* Supply configuration update locked, can't apply a new supply config */
      return HAL_ERROR;
 800e75e:	2301      	movs	r3, #1
 800e760:	e03f      	b.n	800e7e2 <HAL_PWREx_ConfigSupply+0xa6>
    else
    {
      /* Supply configuration update locked, but new supply configuration
         matches with old supply configuration : nothing to do
      */
      return HAL_OK;
 800e762:	2300      	movs	r3, #0
 800e764:	e03d      	b.n	800e7e2 <HAL_PWREx_ConfigSupply+0xa6>
    }
  }

  /* Set the power supply configuration */
  MODIFY_REG (PWR->CR3, PWR_SUPPLY_CONFIG_MASK, SupplySource);
 800e766:	4b21      	ldr	r3, [pc, #132]	@ (800e7ec <HAL_PWREx_ConfigSupply+0xb0>)
 800e768:	68db      	ldr	r3, [r3, #12]
 800e76a:	f023 023f 	bic.w	r2, r3, #63	@ 0x3f
 800e76e:	491f      	ldr	r1, [pc, #124]	@ (800e7ec <HAL_PWREx_ConfigSupply+0xb0>)
 800e770:	687b      	ldr	r3, [r7, #4]
 800e772:	4313      	orrs	r3, r2
 800e774:	60cb      	str	r3, [r1, #12]

  /* Get tick */
  tickstart = HAL_GetTick ();
 800e776:	f7f7 fabb 	bl	8005cf0 <HAL_GetTick>
 800e77a:	60f8      	str	r0, [r7, #12]

  /* Wait till voltage level flag is set */
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 800e77c:	e009      	b.n	800e792 <HAL_PWREx_ConfigSupply+0x56>
  {
    if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 800e77e:	f7f7 fab7 	bl	8005cf0 <HAL_GetTick>
 800e782:	4602      	mov	r2, r0
 800e784:	68fb      	ldr	r3, [r7, #12]
 800e786:	1ad3      	subs	r3, r2, r3
 800e788:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800e78c:	d901      	bls.n	800e792 <HAL_PWREx_ConfigSupply+0x56>
    {
      return HAL_ERROR;
 800e78e:	2301      	movs	r3, #1
 800e790:	e027      	b.n	800e7e2 <HAL_PWREx_ConfigSupply+0xa6>
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 800e792:	4b16      	ldr	r3, [pc, #88]	@ (800e7ec <HAL_PWREx_ConfigSupply+0xb0>)
 800e794:	685b      	ldr	r3, [r3, #4]
 800e796:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800e79a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800e79e:	d1ee      	bne.n	800e77e <HAL_PWREx_ConfigSupply+0x42>
    }
  }

#if defined (SMPS)
  /* When the SMPS supplies external circuits verify that SDEXTRDY flag is set */
  if ((SupplySource == PWR_SMPS_1V8_SUPPLIES_EXT_AND_LDO) ||
 800e7a0:	687b      	ldr	r3, [r7, #4]
 800e7a2:	2b1e      	cmp	r3, #30
 800e7a4:	d008      	beq.n	800e7b8 <HAL_PWREx_ConfigSupply+0x7c>
 800e7a6:	687b      	ldr	r3, [r7, #4]
 800e7a8:	2b2e      	cmp	r3, #46	@ 0x2e
 800e7aa:	d005      	beq.n	800e7b8 <HAL_PWREx_ConfigSupply+0x7c>
      (SupplySource == PWR_SMPS_2V5_SUPPLIES_EXT_AND_LDO) ||
 800e7ac:	687b      	ldr	r3, [r7, #4]
 800e7ae:	2b1d      	cmp	r3, #29
 800e7b0:	d002      	beq.n	800e7b8 <HAL_PWREx_ConfigSupply+0x7c>
      (SupplySource == PWR_SMPS_1V8_SUPPLIES_EXT)         ||
 800e7b2:	687b      	ldr	r3, [r7, #4]
 800e7b4:	2b2d      	cmp	r3, #45	@ 0x2d
 800e7b6:	d113      	bne.n	800e7e0 <HAL_PWREx_ConfigSupply+0xa4>
      (SupplySource == PWR_SMPS_2V5_SUPPLIES_EXT))
  {
    /* Get the current tick number */
    tickstart = HAL_GetTick ();
 800e7b8:	f7f7 fa9a 	bl	8005cf0 <HAL_GetTick>
 800e7bc:	60f8      	str	r0, [r7, #12]

    /* Wait till SMPS external supply ready flag is set */
    while (__HAL_PWR_GET_FLAG (PWR_FLAG_SMPSEXTRDY) == 0U)
 800e7be:	e009      	b.n	800e7d4 <HAL_PWREx_ConfigSupply+0x98>
    {
      if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 800e7c0:	f7f7 fa96 	bl	8005cf0 <HAL_GetTick>
 800e7c4:	4602      	mov	r2, r0
 800e7c6:	68fb      	ldr	r3, [r7, #12]
 800e7c8:	1ad3      	subs	r3, r2, r3
 800e7ca:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800e7ce:	d901      	bls.n	800e7d4 <HAL_PWREx_ConfigSupply+0x98>
      {
        return HAL_ERROR;
 800e7d0:	2301      	movs	r3, #1
 800e7d2:	e006      	b.n	800e7e2 <HAL_PWREx_ConfigSupply+0xa6>
    while (__HAL_PWR_GET_FLAG (PWR_FLAG_SMPSEXTRDY) == 0U)
 800e7d4:	4b05      	ldr	r3, [pc, #20]	@ (800e7ec <HAL_PWREx_ConfigSupply+0xb0>)
 800e7d6:	68db      	ldr	r3, [r3, #12]
 800e7d8:	f003 0311 	and.w	r3, r3, #17
 800e7dc:	2b11      	cmp	r3, #17
 800e7de:	d1ef      	bne.n	800e7c0 <HAL_PWREx_ConfigSupply+0x84>
      }
    }
  }
#endif /* defined (SMPS) */

  return HAL_OK;
 800e7e0:	2300      	movs	r3, #0
}
 800e7e2:	4618      	mov	r0, r3
 800e7e4:	3710      	adds	r7, #16
 800e7e6:	46bd      	mov	sp, r7
 800e7e8:	bd80      	pop	{r7, pc}
 800e7ea:	bf00      	nop
 800e7ec:	58024800 	.word	0x58024800

0800e7f0 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800e7f0:	b580      	push	{r7, lr}
 800e7f2:	b08c      	sub	sp, #48	@ 0x30
 800e7f4:	af00      	add	r7, sp, #0
 800e7f6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp1_pllckcfg, temp2_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 800e7f8:	687b      	ldr	r3, [r7, #4]
 800e7fa:	2b00      	cmp	r3, #0
 800e7fc:	d101      	bne.n	800e802 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800e7fe:	2301      	movs	r3, #1
 800e800:	e3c8      	b.n	800ef94 <HAL_RCC_OscConfig+0x7a4>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800e802:	687b      	ldr	r3, [r7, #4]
 800e804:	681b      	ldr	r3, [r3, #0]
 800e806:	f003 0301 	and.w	r3, r3, #1
 800e80a:	2b00      	cmp	r3, #0
 800e80c:	f000 8087 	beq.w	800e91e <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800e810:	4b88      	ldr	r3, [pc, #544]	@ (800ea34 <HAL_RCC_OscConfig+0x244>)
 800e812:	691b      	ldr	r3, [r3, #16]
 800e814:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800e818:	62fb      	str	r3, [r7, #44]	@ 0x2c
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 800e81a:	4b86      	ldr	r3, [pc, #536]	@ (800ea34 <HAL_RCC_OscConfig+0x244>)
 800e81c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800e81e:	62bb      	str	r3, [r7, #40]	@ 0x28
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSE) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSE)))
 800e820:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e822:	2b10      	cmp	r3, #16
 800e824:	d007      	beq.n	800e836 <HAL_RCC_OscConfig+0x46>
 800e826:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e828:	2b18      	cmp	r3, #24
 800e82a:	d110      	bne.n	800e84e <HAL_RCC_OscConfig+0x5e>
 800e82c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e82e:	f003 0303 	and.w	r3, r3, #3
 800e832:	2b02      	cmp	r3, #2
 800e834:	d10b      	bne.n	800e84e <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800e836:	4b7f      	ldr	r3, [pc, #508]	@ (800ea34 <HAL_RCC_OscConfig+0x244>)
 800e838:	681b      	ldr	r3, [r3, #0]
 800e83a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800e83e:	2b00      	cmp	r3, #0
 800e840:	d06c      	beq.n	800e91c <HAL_RCC_OscConfig+0x12c>
 800e842:	687b      	ldr	r3, [r7, #4]
 800e844:	685b      	ldr	r3, [r3, #4]
 800e846:	2b00      	cmp	r3, #0
 800e848:	d168      	bne.n	800e91c <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 800e84a:	2301      	movs	r3, #1
 800e84c:	e3a2      	b.n	800ef94 <HAL_RCC_OscConfig+0x7a4>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800e84e:	687b      	ldr	r3, [r7, #4]
 800e850:	685b      	ldr	r3, [r3, #4]
 800e852:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800e856:	d106      	bne.n	800e866 <HAL_RCC_OscConfig+0x76>
 800e858:	4b76      	ldr	r3, [pc, #472]	@ (800ea34 <HAL_RCC_OscConfig+0x244>)
 800e85a:	681b      	ldr	r3, [r3, #0]
 800e85c:	4a75      	ldr	r2, [pc, #468]	@ (800ea34 <HAL_RCC_OscConfig+0x244>)
 800e85e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800e862:	6013      	str	r3, [r2, #0]
 800e864:	e02e      	b.n	800e8c4 <HAL_RCC_OscConfig+0xd4>
 800e866:	687b      	ldr	r3, [r7, #4]
 800e868:	685b      	ldr	r3, [r3, #4]
 800e86a:	2b00      	cmp	r3, #0
 800e86c:	d10c      	bne.n	800e888 <HAL_RCC_OscConfig+0x98>
 800e86e:	4b71      	ldr	r3, [pc, #452]	@ (800ea34 <HAL_RCC_OscConfig+0x244>)
 800e870:	681b      	ldr	r3, [r3, #0]
 800e872:	4a70      	ldr	r2, [pc, #448]	@ (800ea34 <HAL_RCC_OscConfig+0x244>)
 800e874:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800e878:	6013      	str	r3, [r2, #0]
 800e87a:	4b6e      	ldr	r3, [pc, #440]	@ (800ea34 <HAL_RCC_OscConfig+0x244>)
 800e87c:	681b      	ldr	r3, [r3, #0]
 800e87e:	4a6d      	ldr	r2, [pc, #436]	@ (800ea34 <HAL_RCC_OscConfig+0x244>)
 800e880:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800e884:	6013      	str	r3, [r2, #0]
 800e886:	e01d      	b.n	800e8c4 <HAL_RCC_OscConfig+0xd4>
 800e888:	687b      	ldr	r3, [r7, #4]
 800e88a:	685b      	ldr	r3, [r3, #4]
 800e88c:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800e890:	d10c      	bne.n	800e8ac <HAL_RCC_OscConfig+0xbc>
 800e892:	4b68      	ldr	r3, [pc, #416]	@ (800ea34 <HAL_RCC_OscConfig+0x244>)
 800e894:	681b      	ldr	r3, [r3, #0]
 800e896:	4a67      	ldr	r2, [pc, #412]	@ (800ea34 <HAL_RCC_OscConfig+0x244>)
 800e898:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800e89c:	6013      	str	r3, [r2, #0]
 800e89e:	4b65      	ldr	r3, [pc, #404]	@ (800ea34 <HAL_RCC_OscConfig+0x244>)
 800e8a0:	681b      	ldr	r3, [r3, #0]
 800e8a2:	4a64      	ldr	r2, [pc, #400]	@ (800ea34 <HAL_RCC_OscConfig+0x244>)
 800e8a4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800e8a8:	6013      	str	r3, [r2, #0]
 800e8aa:	e00b      	b.n	800e8c4 <HAL_RCC_OscConfig+0xd4>
 800e8ac:	4b61      	ldr	r3, [pc, #388]	@ (800ea34 <HAL_RCC_OscConfig+0x244>)
 800e8ae:	681b      	ldr	r3, [r3, #0]
 800e8b0:	4a60      	ldr	r2, [pc, #384]	@ (800ea34 <HAL_RCC_OscConfig+0x244>)
 800e8b2:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800e8b6:	6013      	str	r3, [r2, #0]
 800e8b8:	4b5e      	ldr	r3, [pc, #376]	@ (800ea34 <HAL_RCC_OscConfig+0x244>)
 800e8ba:	681b      	ldr	r3, [r3, #0]
 800e8bc:	4a5d      	ldr	r2, [pc, #372]	@ (800ea34 <HAL_RCC_OscConfig+0x244>)
 800e8be:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800e8c2:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800e8c4:	687b      	ldr	r3, [r7, #4]
 800e8c6:	685b      	ldr	r3, [r3, #4]
 800e8c8:	2b00      	cmp	r3, #0
 800e8ca:	d013      	beq.n	800e8f4 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800e8cc:	f7f7 fa10 	bl	8005cf0 <HAL_GetTick>
 800e8d0:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 800e8d2:	e008      	b.n	800e8e6 <HAL_RCC_OscConfig+0xf6>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800e8d4:	f7f7 fa0c 	bl	8005cf0 <HAL_GetTick>
 800e8d8:	4602      	mov	r2, r0
 800e8da:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e8dc:	1ad3      	subs	r3, r2, r3
 800e8de:	2b64      	cmp	r3, #100	@ 0x64
 800e8e0:	d901      	bls.n	800e8e6 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 800e8e2:	2303      	movs	r3, #3
 800e8e4:	e356      	b.n	800ef94 <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 800e8e6:	4b53      	ldr	r3, [pc, #332]	@ (800ea34 <HAL_RCC_OscConfig+0x244>)
 800e8e8:	681b      	ldr	r3, [r3, #0]
 800e8ea:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800e8ee:	2b00      	cmp	r3, #0
 800e8f0:	d0f0      	beq.n	800e8d4 <HAL_RCC_OscConfig+0xe4>
 800e8f2:	e014      	b.n	800e91e <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800e8f4:	f7f7 f9fc 	bl	8005cf0 <HAL_GetTick>
 800e8f8:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 800e8fa:	e008      	b.n	800e90e <HAL_RCC_OscConfig+0x11e>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800e8fc:	f7f7 f9f8 	bl	8005cf0 <HAL_GetTick>
 800e900:	4602      	mov	r2, r0
 800e902:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e904:	1ad3      	subs	r3, r2, r3
 800e906:	2b64      	cmp	r3, #100	@ 0x64
 800e908:	d901      	bls.n	800e90e <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 800e90a:	2303      	movs	r3, #3
 800e90c:	e342      	b.n	800ef94 <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 800e90e:	4b49      	ldr	r3, [pc, #292]	@ (800ea34 <HAL_RCC_OscConfig+0x244>)
 800e910:	681b      	ldr	r3, [r3, #0]
 800e912:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800e916:	2b00      	cmp	r3, #0
 800e918:	d1f0      	bne.n	800e8fc <HAL_RCC_OscConfig+0x10c>
 800e91a:	e000      	b.n	800e91e <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800e91c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800e91e:	687b      	ldr	r3, [r7, #4]
 800e920:	681b      	ldr	r3, [r3, #0]
 800e922:	f003 0302 	and.w	r3, r3, #2
 800e926:	2b00      	cmp	r3, #0
 800e928:	f000 808c 	beq.w	800ea44 <HAL_RCC_OscConfig+0x254>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSICALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* When the HSI is used as system clock it will not be disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800e92c:	4b41      	ldr	r3, [pc, #260]	@ (800ea34 <HAL_RCC_OscConfig+0x244>)
 800e92e:	691b      	ldr	r3, [r3, #16]
 800e930:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800e934:	623b      	str	r3, [r7, #32]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 800e936:	4b3f      	ldr	r3, [pc, #252]	@ (800ea34 <HAL_RCC_OscConfig+0x244>)
 800e938:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800e93a:	61fb      	str	r3, [r7, #28]
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSI)))
 800e93c:	6a3b      	ldr	r3, [r7, #32]
 800e93e:	2b00      	cmp	r3, #0
 800e940:	d007      	beq.n	800e952 <HAL_RCC_OscConfig+0x162>
 800e942:	6a3b      	ldr	r3, [r7, #32]
 800e944:	2b18      	cmp	r3, #24
 800e946:	d137      	bne.n	800e9b8 <HAL_RCC_OscConfig+0x1c8>
 800e948:	69fb      	ldr	r3, [r7, #28]
 800e94a:	f003 0303 	and.w	r3, r3, #3
 800e94e:	2b00      	cmp	r3, #0
 800e950:	d132      	bne.n	800e9b8 <HAL_RCC_OscConfig+0x1c8>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800e952:	4b38      	ldr	r3, [pc, #224]	@ (800ea34 <HAL_RCC_OscConfig+0x244>)
 800e954:	681b      	ldr	r3, [r3, #0]
 800e956:	f003 0304 	and.w	r3, r3, #4
 800e95a:	2b00      	cmp	r3, #0
 800e95c:	d005      	beq.n	800e96a <HAL_RCC_OscConfig+0x17a>
 800e95e:	687b      	ldr	r3, [r7, #4]
 800e960:	68db      	ldr	r3, [r3, #12]
 800e962:	2b00      	cmp	r3, #0
 800e964:	d101      	bne.n	800e96a <HAL_RCC_OscConfig+0x17a>
      {
        return HAL_ERROR;
 800e966:	2301      	movs	r3, #1
 800e968:	e314      	b.n	800ef94 <HAL_RCC_OscConfig+0x7a4>
      }
      /* Otherwise, only HSI division and calibration are allowed */
      else
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2, HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 800e96a:	4b32      	ldr	r3, [pc, #200]	@ (800ea34 <HAL_RCC_OscConfig+0x244>)
 800e96c:	681b      	ldr	r3, [r3, #0]
 800e96e:	f023 0219 	bic.w	r2, r3, #25
 800e972:	687b      	ldr	r3, [r7, #4]
 800e974:	68db      	ldr	r3, [r3, #12]
 800e976:	492f      	ldr	r1, [pc, #188]	@ (800ea34 <HAL_RCC_OscConfig+0x244>)
 800e978:	4313      	orrs	r3, r2
 800e97a:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800e97c:	f7f7 f9b8 	bl	8005cf0 <HAL_GetTick>
 800e980:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800e982:	e008      	b.n	800e996 <HAL_RCC_OscConfig+0x1a6>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800e984:	f7f7 f9b4 	bl	8005cf0 <HAL_GetTick>
 800e988:	4602      	mov	r2, r0
 800e98a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e98c:	1ad3      	subs	r3, r2, r3
 800e98e:	2b02      	cmp	r3, #2
 800e990:	d901      	bls.n	800e996 <HAL_RCC_OscConfig+0x1a6>
          {
            return HAL_TIMEOUT;
 800e992:	2303      	movs	r3, #3
 800e994:	e2fe      	b.n	800ef94 <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800e996:	4b27      	ldr	r3, [pc, #156]	@ (800ea34 <HAL_RCC_OscConfig+0x244>)
 800e998:	681b      	ldr	r3, [r3, #0]
 800e99a:	f003 0304 	and.w	r3, r3, #4
 800e99e:	2b00      	cmp	r3, #0
 800e9a0:	d0f0      	beq.n	800e984 <HAL_RCC_OscConfig+0x194>
          }
        }
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800e9a2:	4b24      	ldr	r3, [pc, #144]	@ (800ea34 <HAL_RCC_OscConfig+0x244>)
 800e9a4:	685b      	ldr	r3, [r3, #4]
 800e9a6:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 800e9aa:	687b      	ldr	r3, [r7, #4]
 800e9ac:	691b      	ldr	r3, [r3, #16]
 800e9ae:	061b      	lsls	r3, r3, #24
 800e9b0:	4920      	ldr	r1, [pc, #128]	@ (800ea34 <HAL_RCC_OscConfig+0x244>)
 800e9b2:	4313      	orrs	r3, r2
 800e9b4:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800e9b6:	e045      	b.n	800ea44 <HAL_RCC_OscConfig+0x254>
    }

    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 800e9b8:	687b      	ldr	r3, [r7, #4]
 800e9ba:	68db      	ldr	r3, [r3, #12]
 800e9bc:	2b00      	cmp	r3, #0
 800e9be:	d026      	beq.n	800ea0e <HAL_RCC_OscConfig+0x21e>
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2,HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 800e9c0:	4b1c      	ldr	r3, [pc, #112]	@ (800ea34 <HAL_RCC_OscConfig+0x244>)
 800e9c2:	681b      	ldr	r3, [r3, #0]
 800e9c4:	f023 0219 	bic.w	r2, r3, #25
 800e9c8:	687b      	ldr	r3, [r7, #4]
 800e9ca:	68db      	ldr	r3, [r3, #12]
 800e9cc:	4919      	ldr	r1, [pc, #100]	@ (800ea34 <HAL_RCC_OscConfig+0x244>)
 800e9ce:	4313      	orrs	r3, r2
 800e9d0:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800e9d2:	f7f7 f98d 	bl	8005cf0 <HAL_GetTick>
 800e9d6:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800e9d8:	e008      	b.n	800e9ec <HAL_RCC_OscConfig+0x1fc>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800e9da:	f7f7 f989 	bl	8005cf0 <HAL_GetTick>
 800e9de:	4602      	mov	r2, r0
 800e9e0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e9e2:	1ad3      	subs	r3, r2, r3
 800e9e4:	2b02      	cmp	r3, #2
 800e9e6:	d901      	bls.n	800e9ec <HAL_RCC_OscConfig+0x1fc>
          {
            return HAL_TIMEOUT;
 800e9e8:	2303      	movs	r3, #3
 800e9ea:	e2d3      	b.n	800ef94 <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800e9ec:	4b11      	ldr	r3, [pc, #68]	@ (800ea34 <HAL_RCC_OscConfig+0x244>)
 800e9ee:	681b      	ldr	r3, [r3, #0]
 800e9f0:	f003 0304 	and.w	r3, r3, #4
 800e9f4:	2b00      	cmp	r3, #0
 800e9f6:	d0f0      	beq.n	800e9da <HAL_RCC_OscConfig+0x1ea>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800e9f8:	4b0e      	ldr	r3, [pc, #56]	@ (800ea34 <HAL_RCC_OscConfig+0x244>)
 800e9fa:	685b      	ldr	r3, [r3, #4]
 800e9fc:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 800ea00:	687b      	ldr	r3, [r7, #4]
 800ea02:	691b      	ldr	r3, [r3, #16]
 800ea04:	061b      	lsls	r3, r3, #24
 800ea06:	490b      	ldr	r1, [pc, #44]	@ (800ea34 <HAL_RCC_OscConfig+0x244>)
 800ea08:	4313      	orrs	r3, r2
 800ea0a:	604b      	str	r3, [r1, #4]
 800ea0c:	e01a      	b.n	800ea44 <HAL_RCC_OscConfig+0x254>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800ea0e:	4b09      	ldr	r3, [pc, #36]	@ (800ea34 <HAL_RCC_OscConfig+0x244>)
 800ea10:	681b      	ldr	r3, [r3, #0]
 800ea12:	4a08      	ldr	r2, [pc, #32]	@ (800ea34 <HAL_RCC_OscConfig+0x244>)
 800ea14:	f023 0301 	bic.w	r3, r3, #1
 800ea18:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800ea1a:	f7f7 f969 	bl	8005cf0 <HAL_GetTick>
 800ea1e:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 800ea20:	e00a      	b.n	800ea38 <HAL_RCC_OscConfig+0x248>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800ea22:	f7f7 f965 	bl	8005cf0 <HAL_GetTick>
 800ea26:	4602      	mov	r2, r0
 800ea28:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ea2a:	1ad3      	subs	r3, r2, r3
 800ea2c:	2b02      	cmp	r3, #2
 800ea2e:	d903      	bls.n	800ea38 <HAL_RCC_OscConfig+0x248>
          {
            return HAL_TIMEOUT;
 800ea30:	2303      	movs	r3, #3
 800ea32:	e2af      	b.n	800ef94 <HAL_RCC_OscConfig+0x7a4>
 800ea34:	58024400 	.word	0x58024400
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 800ea38:	4b96      	ldr	r3, [pc, #600]	@ (800ec94 <HAL_RCC_OscConfig+0x4a4>)
 800ea3a:	681b      	ldr	r3, [r3, #0]
 800ea3c:	f003 0304 	and.w	r3, r3, #4
 800ea40:	2b00      	cmp	r3, #0
 800ea42:	d1ee      	bne.n	800ea22 <HAL_RCC_OscConfig+0x232>
        }
      }
    }
  }
  /*----------------------------- CSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 800ea44:	687b      	ldr	r3, [r7, #4]
 800ea46:	681b      	ldr	r3, [r3, #0]
 800ea48:	f003 0310 	and.w	r3, r3, #16
 800ea4c:	2b00      	cmp	r3, #0
 800ea4e:	d06a      	beq.n	800eb26 <HAL_RCC_OscConfig+0x336>
    /* Check the parameters */
    assert_param(IS_RCC_CSI(RCC_OscInitStruct->CSIState));
    assert_param(IS_RCC_CSICALIBRATION_VALUE(RCC_OscInitStruct->CSICalibrationValue));

    /* When the CSI is used as system clock it will not disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800ea50:	4b90      	ldr	r3, [pc, #576]	@ (800ec94 <HAL_RCC_OscConfig+0x4a4>)
 800ea52:	691b      	ldr	r3, [r3, #16]
 800ea54:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800ea58:	61bb      	str	r3, [r7, #24]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 800ea5a:	4b8e      	ldr	r3, [pc, #568]	@ (800ec94 <HAL_RCC_OscConfig+0x4a4>)
 800ea5c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800ea5e:	617b      	str	r3, [r7, #20]
    if ((temp_sysclksrc == RCC_CFGR_SWS_CSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_CSI)))
 800ea60:	69bb      	ldr	r3, [r7, #24]
 800ea62:	2b08      	cmp	r3, #8
 800ea64:	d007      	beq.n	800ea76 <HAL_RCC_OscConfig+0x286>
 800ea66:	69bb      	ldr	r3, [r7, #24]
 800ea68:	2b18      	cmp	r3, #24
 800ea6a:	d11b      	bne.n	800eaa4 <HAL_RCC_OscConfig+0x2b4>
 800ea6c:	697b      	ldr	r3, [r7, #20]
 800ea6e:	f003 0303 	and.w	r3, r3, #3
 800ea72:	2b01      	cmp	r3, #1
 800ea74:	d116      	bne.n	800eaa4 <HAL_RCC_OscConfig+0x2b4>
    {
      /* When CSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 800ea76:	4b87      	ldr	r3, [pc, #540]	@ (800ec94 <HAL_RCC_OscConfig+0x4a4>)
 800ea78:	681b      	ldr	r3, [r3, #0]
 800ea7a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800ea7e:	2b00      	cmp	r3, #0
 800ea80:	d005      	beq.n	800ea8e <HAL_RCC_OscConfig+0x29e>
 800ea82:	687b      	ldr	r3, [r7, #4]
 800ea84:	69db      	ldr	r3, [r3, #28]
 800ea86:	2b80      	cmp	r3, #128	@ 0x80
 800ea88:	d001      	beq.n	800ea8e <HAL_RCC_OscConfig+0x29e>
      {
        return HAL_ERROR;
 800ea8a:	2301      	movs	r3, #1
 800ea8c:	e282      	b.n	800ef94 <HAL_RCC_OscConfig+0x7a4>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 800ea8e:	4b81      	ldr	r3, [pc, #516]	@ (800ec94 <HAL_RCC_OscConfig+0x4a4>)
 800ea90:	68db      	ldr	r3, [r3, #12]
 800ea92:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
 800ea96:	687b      	ldr	r3, [r7, #4]
 800ea98:	6a1b      	ldr	r3, [r3, #32]
 800ea9a:	061b      	lsls	r3, r3, #24
 800ea9c:	497d      	ldr	r1, [pc, #500]	@ (800ec94 <HAL_RCC_OscConfig+0x4a4>)
 800ea9e:	4313      	orrs	r3, r2
 800eaa0:	60cb      	str	r3, [r1, #12]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 800eaa2:	e040      	b.n	800eb26 <HAL_RCC_OscConfig+0x336>
      }
    }
    else
    {
      /* Check the CSI State */
      if ((RCC_OscInitStruct->CSIState) != RCC_CSI_OFF)
 800eaa4:	687b      	ldr	r3, [r7, #4]
 800eaa6:	69db      	ldr	r3, [r3, #28]
 800eaa8:	2b00      	cmp	r3, #0
 800eaaa:	d023      	beq.n	800eaf4 <HAL_RCC_OscConfig+0x304>
      {
        /* Enable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_ENABLE();
 800eaac:	4b79      	ldr	r3, [pc, #484]	@ (800ec94 <HAL_RCC_OscConfig+0x4a4>)
 800eaae:	681b      	ldr	r3, [r3, #0]
 800eab0:	4a78      	ldr	r2, [pc, #480]	@ (800ec94 <HAL_RCC_OscConfig+0x4a4>)
 800eab2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800eab6:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800eab8:	f7f7 f91a 	bl	8005cf0 <HAL_GetTick>
 800eabc:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till CSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 800eabe:	e008      	b.n	800ead2 <HAL_RCC_OscConfig+0x2e2>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 800eac0:	f7f7 f916 	bl	8005cf0 <HAL_GetTick>
 800eac4:	4602      	mov	r2, r0
 800eac6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800eac8:	1ad3      	subs	r3, r2, r3
 800eaca:	2b02      	cmp	r3, #2
 800eacc:	d901      	bls.n	800ead2 <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 800eace:	2303      	movs	r3, #3
 800ead0:	e260      	b.n	800ef94 <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 800ead2:	4b70      	ldr	r3, [pc, #448]	@ (800ec94 <HAL_RCC_OscConfig+0x4a4>)
 800ead4:	681b      	ldr	r3, [r3, #0]
 800ead6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800eada:	2b00      	cmp	r3, #0
 800eadc:	d0f0      	beq.n	800eac0 <HAL_RCC_OscConfig+0x2d0>
          }
        }

        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 800eade:	4b6d      	ldr	r3, [pc, #436]	@ (800ec94 <HAL_RCC_OscConfig+0x4a4>)
 800eae0:	68db      	ldr	r3, [r3, #12]
 800eae2:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
 800eae6:	687b      	ldr	r3, [r7, #4]
 800eae8:	6a1b      	ldr	r3, [r3, #32]
 800eaea:	061b      	lsls	r3, r3, #24
 800eaec:	4969      	ldr	r1, [pc, #420]	@ (800ec94 <HAL_RCC_OscConfig+0x4a4>)
 800eaee:	4313      	orrs	r3, r2
 800eaf0:	60cb      	str	r3, [r1, #12]
 800eaf2:	e018      	b.n	800eb26 <HAL_RCC_OscConfig+0x336>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_DISABLE();
 800eaf4:	4b67      	ldr	r3, [pc, #412]	@ (800ec94 <HAL_RCC_OscConfig+0x4a4>)
 800eaf6:	681b      	ldr	r3, [r3, #0]
 800eaf8:	4a66      	ldr	r2, [pc, #408]	@ (800ec94 <HAL_RCC_OscConfig+0x4a4>)
 800eafa:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800eafe:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800eb00:	f7f7 f8f6 	bl	8005cf0 <HAL_GetTick>
 800eb04:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till CSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 800eb06:	e008      	b.n	800eb1a <HAL_RCC_OscConfig+0x32a>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 800eb08:	f7f7 f8f2 	bl	8005cf0 <HAL_GetTick>
 800eb0c:	4602      	mov	r2, r0
 800eb0e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800eb10:	1ad3      	subs	r3, r2, r3
 800eb12:	2b02      	cmp	r3, #2
 800eb14:	d901      	bls.n	800eb1a <HAL_RCC_OscConfig+0x32a>
          {
            return HAL_TIMEOUT;
 800eb16:	2303      	movs	r3, #3
 800eb18:	e23c      	b.n	800ef94 <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 800eb1a:	4b5e      	ldr	r3, [pc, #376]	@ (800ec94 <HAL_RCC_OscConfig+0x4a4>)
 800eb1c:	681b      	ldr	r3, [r3, #0]
 800eb1e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800eb22:	2b00      	cmp	r3, #0
 800eb24:	d1f0      	bne.n	800eb08 <HAL_RCC_OscConfig+0x318>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800eb26:	687b      	ldr	r3, [r7, #4]
 800eb28:	681b      	ldr	r3, [r3, #0]
 800eb2a:	f003 0308 	and.w	r3, r3, #8
 800eb2e:	2b00      	cmp	r3, #0
 800eb30:	d036      	beq.n	800eba0 <HAL_RCC_OscConfig+0x3b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 800eb32:	687b      	ldr	r3, [r7, #4]
 800eb34:	695b      	ldr	r3, [r3, #20]
 800eb36:	2b00      	cmp	r3, #0
 800eb38:	d019      	beq.n	800eb6e <HAL_RCC_OscConfig+0x37e>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800eb3a:	4b56      	ldr	r3, [pc, #344]	@ (800ec94 <HAL_RCC_OscConfig+0x4a4>)
 800eb3c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800eb3e:	4a55      	ldr	r2, [pc, #340]	@ (800ec94 <HAL_RCC_OscConfig+0x4a4>)
 800eb40:	f043 0301 	orr.w	r3, r3, #1
 800eb44:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800eb46:	f7f7 f8d3 	bl	8005cf0 <HAL_GetTick>
 800eb4a:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 800eb4c:	e008      	b.n	800eb60 <HAL_RCC_OscConfig+0x370>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800eb4e:	f7f7 f8cf 	bl	8005cf0 <HAL_GetTick>
 800eb52:	4602      	mov	r2, r0
 800eb54:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800eb56:	1ad3      	subs	r3, r2, r3
 800eb58:	2b02      	cmp	r3, #2
 800eb5a:	d901      	bls.n	800eb60 <HAL_RCC_OscConfig+0x370>
        {
          return HAL_TIMEOUT;
 800eb5c:	2303      	movs	r3, #3
 800eb5e:	e219      	b.n	800ef94 <HAL_RCC_OscConfig+0x7a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 800eb60:	4b4c      	ldr	r3, [pc, #304]	@ (800ec94 <HAL_RCC_OscConfig+0x4a4>)
 800eb62:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800eb64:	f003 0302 	and.w	r3, r3, #2
 800eb68:	2b00      	cmp	r3, #0
 800eb6a:	d0f0      	beq.n	800eb4e <HAL_RCC_OscConfig+0x35e>
 800eb6c:	e018      	b.n	800eba0 <HAL_RCC_OscConfig+0x3b0>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800eb6e:	4b49      	ldr	r3, [pc, #292]	@ (800ec94 <HAL_RCC_OscConfig+0x4a4>)
 800eb70:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800eb72:	4a48      	ldr	r2, [pc, #288]	@ (800ec94 <HAL_RCC_OscConfig+0x4a4>)
 800eb74:	f023 0301 	bic.w	r3, r3, #1
 800eb78:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800eb7a:	f7f7 f8b9 	bl	8005cf0 <HAL_GetTick>
 800eb7e:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 800eb80:	e008      	b.n	800eb94 <HAL_RCC_OscConfig+0x3a4>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800eb82:	f7f7 f8b5 	bl	8005cf0 <HAL_GetTick>
 800eb86:	4602      	mov	r2, r0
 800eb88:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800eb8a:	1ad3      	subs	r3, r2, r3
 800eb8c:	2b02      	cmp	r3, #2
 800eb8e:	d901      	bls.n	800eb94 <HAL_RCC_OscConfig+0x3a4>
        {
          return HAL_TIMEOUT;
 800eb90:	2303      	movs	r3, #3
 800eb92:	e1ff      	b.n	800ef94 <HAL_RCC_OscConfig+0x7a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 800eb94:	4b3f      	ldr	r3, [pc, #252]	@ (800ec94 <HAL_RCC_OscConfig+0x4a4>)
 800eb96:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800eb98:	f003 0302 	and.w	r3, r3, #2
 800eb9c:	2b00      	cmp	r3, #0
 800eb9e:	d1f0      	bne.n	800eb82 <HAL_RCC_OscConfig+0x392>
      }
    }
  }

  /*------------------------------ HSI48 Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 800eba0:	687b      	ldr	r3, [r7, #4]
 800eba2:	681b      	ldr	r3, [r3, #0]
 800eba4:	f003 0320 	and.w	r3, r3, #32
 800eba8:	2b00      	cmp	r3, #0
 800ebaa:	d036      	beq.n	800ec1a <HAL_RCC_OscConfig+0x42a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if ((RCC_OscInitStruct->HSI48State) != RCC_HSI48_OFF)
 800ebac:	687b      	ldr	r3, [r7, #4]
 800ebae:	699b      	ldr	r3, [r3, #24]
 800ebb0:	2b00      	cmp	r3, #0
 800ebb2:	d019      	beq.n	800ebe8 <HAL_RCC_OscConfig+0x3f8>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 800ebb4:	4b37      	ldr	r3, [pc, #220]	@ (800ec94 <HAL_RCC_OscConfig+0x4a4>)
 800ebb6:	681b      	ldr	r3, [r3, #0]
 800ebb8:	4a36      	ldr	r2, [pc, #216]	@ (800ec94 <HAL_RCC_OscConfig+0x4a4>)
 800ebba:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 800ebbe:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 800ebc0:	f7f7 f896 	bl	8005cf0 <HAL_GetTick>
 800ebc4:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 800ebc6:	e008      	b.n	800ebda <HAL_RCC_OscConfig+0x3ea>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800ebc8:	f7f7 f892 	bl	8005cf0 <HAL_GetTick>
 800ebcc:	4602      	mov	r2, r0
 800ebce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ebd0:	1ad3      	subs	r3, r2, r3
 800ebd2:	2b02      	cmp	r3, #2
 800ebd4:	d901      	bls.n	800ebda <HAL_RCC_OscConfig+0x3ea>
        {
          return HAL_TIMEOUT;
 800ebd6:	2303      	movs	r3, #3
 800ebd8:	e1dc      	b.n	800ef94 <HAL_RCC_OscConfig+0x7a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 800ebda:	4b2e      	ldr	r3, [pc, #184]	@ (800ec94 <HAL_RCC_OscConfig+0x4a4>)
 800ebdc:	681b      	ldr	r3, [r3, #0]
 800ebde:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800ebe2:	2b00      	cmp	r3, #0
 800ebe4:	d0f0      	beq.n	800ebc8 <HAL_RCC_OscConfig+0x3d8>
 800ebe6:	e018      	b.n	800ec1a <HAL_RCC_OscConfig+0x42a>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 800ebe8:	4b2a      	ldr	r3, [pc, #168]	@ (800ec94 <HAL_RCC_OscConfig+0x4a4>)
 800ebea:	681b      	ldr	r3, [r3, #0]
 800ebec:	4a29      	ldr	r2, [pc, #164]	@ (800ec94 <HAL_RCC_OscConfig+0x4a4>)
 800ebee:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800ebf2:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 800ebf4:	f7f7 f87c 	bl	8005cf0 <HAL_GetTick>
 800ebf8:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 800ebfa:	e008      	b.n	800ec0e <HAL_RCC_OscConfig+0x41e>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800ebfc:	f7f7 f878 	bl	8005cf0 <HAL_GetTick>
 800ec00:	4602      	mov	r2, r0
 800ec02:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ec04:	1ad3      	subs	r3, r2, r3
 800ec06:	2b02      	cmp	r3, #2
 800ec08:	d901      	bls.n	800ec0e <HAL_RCC_OscConfig+0x41e>
        {
          return HAL_TIMEOUT;
 800ec0a:	2303      	movs	r3, #3
 800ec0c:	e1c2      	b.n	800ef94 <HAL_RCC_OscConfig+0x7a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 800ec0e:	4b21      	ldr	r3, [pc, #132]	@ (800ec94 <HAL_RCC_OscConfig+0x4a4>)
 800ec10:	681b      	ldr	r3, [r3, #0]
 800ec12:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800ec16:	2b00      	cmp	r3, #0
 800ec18:	d1f0      	bne.n	800ebfc <HAL_RCC_OscConfig+0x40c>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800ec1a:	687b      	ldr	r3, [r7, #4]
 800ec1c:	681b      	ldr	r3, [r3, #0]
 800ec1e:	f003 0304 	and.w	r3, r3, #4
 800ec22:	2b00      	cmp	r3, #0
 800ec24:	f000 8086 	beq.w	800ed34 <HAL_RCC_OscConfig+0x544>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 800ec28:	4b1b      	ldr	r3, [pc, #108]	@ (800ec98 <HAL_RCC_OscConfig+0x4a8>)
 800ec2a:	681b      	ldr	r3, [r3, #0]
 800ec2c:	4a1a      	ldr	r2, [pc, #104]	@ (800ec98 <HAL_RCC_OscConfig+0x4a8>)
 800ec2e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800ec32:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 800ec34:	f7f7 f85c 	bl	8005cf0 <HAL_GetTick>
 800ec38:	6278      	str	r0, [r7, #36]	@ 0x24

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800ec3a:	e008      	b.n	800ec4e <HAL_RCC_OscConfig+0x45e>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800ec3c:	f7f7 f858 	bl	8005cf0 <HAL_GetTick>
 800ec40:	4602      	mov	r2, r0
 800ec42:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ec44:	1ad3      	subs	r3, r2, r3
 800ec46:	2b64      	cmp	r3, #100	@ 0x64
 800ec48:	d901      	bls.n	800ec4e <HAL_RCC_OscConfig+0x45e>
      {
        return HAL_TIMEOUT;
 800ec4a:	2303      	movs	r3, #3
 800ec4c:	e1a2      	b.n	800ef94 <HAL_RCC_OscConfig+0x7a4>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800ec4e:	4b12      	ldr	r3, [pc, #72]	@ (800ec98 <HAL_RCC_OscConfig+0x4a8>)
 800ec50:	681b      	ldr	r3, [r3, #0]
 800ec52:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800ec56:	2b00      	cmp	r3, #0
 800ec58:	d0f0      	beq.n	800ec3c <HAL_RCC_OscConfig+0x44c>
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800ec5a:	687b      	ldr	r3, [r7, #4]
 800ec5c:	689b      	ldr	r3, [r3, #8]
 800ec5e:	2b01      	cmp	r3, #1
 800ec60:	d106      	bne.n	800ec70 <HAL_RCC_OscConfig+0x480>
 800ec62:	4b0c      	ldr	r3, [pc, #48]	@ (800ec94 <HAL_RCC_OscConfig+0x4a4>)
 800ec64:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800ec66:	4a0b      	ldr	r2, [pc, #44]	@ (800ec94 <HAL_RCC_OscConfig+0x4a4>)
 800ec68:	f043 0301 	orr.w	r3, r3, #1
 800ec6c:	6713      	str	r3, [r2, #112]	@ 0x70
 800ec6e:	e032      	b.n	800ecd6 <HAL_RCC_OscConfig+0x4e6>
 800ec70:	687b      	ldr	r3, [r7, #4]
 800ec72:	689b      	ldr	r3, [r3, #8]
 800ec74:	2b00      	cmp	r3, #0
 800ec76:	d111      	bne.n	800ec9c <HAL_RCC_OscConfig+0x4ac>
 800ec78:	4b06      	ldr	r3, [pc, #24]	@ (800ec94 <HAL_RCC_OscConfig+0x4a4>)
 800ec7a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800ec7c:	4a05      	ldr	r2, [pc, #20]	@ (800ec94 <HAL_RCC_OscConfig+0x4a4>)
 800ec7e:	f023 0301 	bic.w	r3, r3, #1
 800ec82:	6713      	str	r3, [r2, #112]	@ 0x70
 800ec84:	4b03      	ldr	r3, [pc, #12]	@ (800ec94 <HAL_RCC_OscConfig+0x4a4>)
 800ec86:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800ec88:	4a02      	ldr	r2, [pc, #8]	@ (800ec94 <HAL_RCC_OscConfig+0x4a4>)
 800ec8a:	f023 0304 	bic.w	r3, r3, #4
 800ec8e:	6713      	str	r3, [r2, #112]	@ 0x70
 800ec90:	e021      	b.n	800ecd6 <HAL_RCC_OscConfig+0x4e6>
 800ec92:	bf00      	nop
 800ec94:	58024400 	.word	0x58024400
 800ec98:	58024800 	.word	0x58024800
 800ec9c:	687b      	ldr	r3, [r7, #4]
 800ec9e:	689b      	ldr	r3, [r3, #8]
 800eca0:	2b05      	cmp	r3, #5
 800eca2:	d10c      	bne.n	800ecbe <HAL_RCC_OscConfig+0x4ce>
 800eca4:	4b83      	ldr	r3, [pc, #524]	@ (800eeb4 <HAL_RCC_OscConfig+0x6c4>)
 800eca6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800eca8:	4a82      	ldr	r2, [pc, #520]	@ (800eeb4 <HAL_RCC_OscConfig+0x6c4>)
 800ecaa:	f043 0304 	orr.w	r3, r3, #4
 800ecae:	6713      	str	r3, [r2, #112]	@ 0x70
 800ecb0:	4b80      	ldr	r3, [pc, #512]	@ (800eeb4 <HAL_RCC_OscConfig+0x6c4>)
 800ecb2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800ecb4:	4a7f      	ldr	r2, [pc, #508]	@ (800eeb4 <HAL_RCC_OscConfig+0x6c4>)
 800ecb6:	f043 0301 	orr.w	r3, r3, #1
 800ecba:	6713      	str	r3, [r2, #112]	@ 0x70
 800ecbc:	e00b      	b.n	800ecd6 <HAL_RCC_OscConfig+0x4e6>
 800ecbe:	4b7d      	ldr	r3, [pc, #500]	@ (800eeb4 <HAL_RCC_OscConfig+0x6c4>)
 800ecc0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800ecc2:	4a7c      	ldr	r2, [pc, #496]	@ (800eeb4 <HAL_RCC_OscConfig+0x6c4>)
 800ecc4:	f023 0301 	bic.w	r3, r3, #1
 800ecc8:	6713      	str	r3, [r2, #112]	@ 0x70
 800ecca:	4b7a      	ldr	r3, [pc, #488]	@ (800eeb4 <HAL_RCC_OscConfig+0x6c4>)
 800eccc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800ecce:	4a79      	ldr	r2, [pc, #484]	@ (800eeb4 <HAL_RCC_OscConfig+0x6c4>)
 800ecd0:	f023 0304 	bic.w	r3, r3, #4
 800ecd4:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800ecd6:	687b      	ldr	r3, [r7, #4]
 800ecd8:	689b      	ldr	r3, [r3, #8]
 800ecda:	2b00      	cmp	r3, #0
 800ecdc:	d015      	beq.n	800ed0a <HAL_RCC_OscConfig+0x51a>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800ecde:	f7f7 f807 	bl	8005cf0 <HAL_GetTick>
 800ece2:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800ece4:	e00a      	b.n	800ecfc <HAL_RCC_OscConfig+0x50c>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800ece6:	f7f7 f803 	bl	8005cf0 <HAL_GetTick>
 800ecea:	4602      	mov	r2, r0
 800ecec:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ecee:	1ad3      	subs	r3, r2, r3
 800ecf0:	f241 3288 	movw	r2, #5000	@ 0x1388
 800ecf4:	4293      	cmp	r3, r2
 800ecf6:	d901      	bls.n	800ecfc <HAL_RCC_OscConfig+0x50c>
        {
          return HAL_TIMEOUT;
 800ecf8:	2303      	movs	r3, #3
 800ecfa:	e14b      	b.n	800ef94 <HAL_RCC_OscConfig+0x7a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800ecfc:	4b6d      	ldr	r3, [pc, #436]	@ (800eeb4 <HAL_RCC_OscConfig+0x6c4>)
 800ecfe:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800ed00:	f003 0302 	and.w	r3, r3, #2
 800ed04:	2b00      	cmp	r3, #0
 800ed06:	d0ee      	beq.n	800ece6 <HAL_RCC_OscConfig+0x4f6>
 800ed08:	e014      	b.n	800ed34 <HAL_RCC_OscConfig+0x544>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800ed0a:	f7f6 fff1 	bl	8005cf0 <HAL_GetTick>
 800ed0e:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 800ed10:	e00a      	b.n	800ed28 <HAL_RCC_OscConfig+0x538>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800ed12:	f7f6 ffed 	bl	8005cf0 <HAL_GetTick>
 800ed16:	4602      	mov	r2, r0
 800ed18:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ed1a:	1ad3      	subs	r3, r2, r3
 800ed1c:	f241 3288 	movw	r2, #5000	@ 0x1388
 800ed20:	4293      	cmp	r3, r2
 800ed22:	d901      	bls.n	800ed28 <HAL_RCC_OscConfig+0x538>
        {
          return HAL_TIMEOUT;
 800ed24:	2303      	movs	r3, #3
 800ed26:	e135      	b.n	800ef94 <HAL_RCC_OscConfig+0x7a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 800ed28:	4b62      	ldr	r3, [pc, #392]	@ (800eeb4 <HAL_RCC_OscConfig+0x6c4>)
 800ed2a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800ed2c:	f003 0302 	and.w	r3, r3, #2
 800ed30:	2b00      	cmp	r3, #0
 800ed32:	d1ee      	bne.n	800ed12 <HAL_RCC_OscConfig+0x522>
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800ed34:	687b      	ldr	r3, [r7, #4]
 800ed36:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800ed38:	2b00      	cmp	r3, #0
 800ed3a:	f000 812a 	beq.w	800ef92 <HAL_RCC_OscConfig+0x7a2>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL1)
 800ed3e:	4b5d      	ldr	r3, [pc, #372]	@ (800eeb4 <HAL_RCC_OscConfig+0x6c4>)
 800ed40:	691b      	ldr	r3, [r3, #16]
 800ed42:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800ed46:	2b18      	cmp	r3, #24
 800ed48:	f000 80ba 	beq.w	800eec0 <HAL_RCC_OscConfig+0x6d0>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800ed4c:	687b      	ldr	r3, [r7, #4]
 800ed4e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800ed50:	2b02      	cmp	r3, #2
 800ed52:	f040 8095 	bne.w	800ee80 <HAL_RCC_OscConfig+0x690>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
        assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800ed56:	4b57      	ldr	r3, [pc, #348]	@ (800eeb4 <HAL_RCC_OscConfig+0x6c4>)
 800ed58:	681b      	ldr	r3, [r3, #0]
 800ed5a:	4a56      	ldr	r2, [pc, #344]	@ (800eeb4 <HAL_RCC_OscConfig+0x6c4>)
 800ed5c:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800ed60:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800ed62:	f7f6 ffc5 	bl	8005cf0 <HAL_GetTick>
 800ed66:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 800ed68:	e008      	b.n	800ed7c <HAL_RCC_OscConfig+0x58c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800ed6a:	f7f6 ffc1 	bl	8005cf0 <HAL_GetTick>
 800ed6e:	4602      	mov	r2, r0
 800ed70:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ed72:	1ad3      	subs	r3, r2, r3
 800ed74:	2b02      	cmp	r3, #2
 800ed76:	d901      	bls.n	800ed7c <HAL_RCC_OscConfig+0x58c>
          {
            return HAL_TIMEOUT;
 800ed78:	2303      	movs	r3, #3
 800ed7a:	e10b      	b.n	800ef94 <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 800ed7c:	4b4d      	ldr	r3, [pc, #308]	@ (800eeb4 <HAL_RCC_OscConfig+0x6c4>)
 800ed7e:	681b      	ldr	r3, [r3, #0]
 800ed80:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800ed84:	2b00      	cmp	r3, #0
 800ed86:	d1f0      	bne.n	800ed6a <HAL_RCC_OscConfig+0x57a>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800ed88:	4b4a      	ldr	r3, [pc, #296]	@ (800eeb4 <HAL_RCC_OscConfig+0x6c4>)
 800ed8a:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800ed8c:	4b4a      	ldr	r3, [pc, #296]	@ (800eeb8 <HAL_RCC_OscConfig+0x6c8>)
 800ed8e:	4013      	ands	r3, r2
 800ed90:	687a      	ldr	r2, [r7, #4]
 800ed92:	6a91      	ldr	r1, [r2, #40]	@ 0x28
 800ed94:	687a      	ldr	r2, [r7, #4]
 800ed96:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 800ed98:	0112      	lsls	r2, r2, #4
 800ed9a:	430a      	orrs	r2, r1
 800ed9c:	4945      	ldr	r1, [pc, #276]	@ (800eeb4 <HAL_RCC_OscConfig+0x6c4>)
 800ed9e:	4313      	orrs	r3, r2
 800eda0:	628b      	str	r3, [r1, #40]	@ 0x28
 800eda2:	687b      	ldr	r3, [r7, #4]
 800eda4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800eda6:	3b01      	subs	r3, #1
 800eda8:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800edac:	687b      	ldr	r3, [r7, #4]
 800edae:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800edb0:	3b01      	subs	r3, #1
 800edb2:	025b      	lsls	r3, r3, #9
 800edb4:	b29b      	uxth	r3, r3
 800edb6:	431a      	orrs	r2, r3
 800edb8:	687b      	ldr	r3, [r7, #4]
 800edba:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800edbc:	3b01      	subs	r3, #1
 800edbe:	041b      	lsls	r3, r3, #16
 800edc0:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 800edc4:	431a      	orrs	r2, r3
 800edc6:	687b      	ldr	r3, [r7, #4]
 800edc8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800edca:	3b01      	subs	r3, #1
 800edcc:	061b      	lsls	r3, r3, #24
 800edce:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 800edd2:	4938      	ldr	r1, [pc, #224]	@ (800eeb4 <HAL_RCC_OscConfig+0x6c4>)
 800edd4:	4313      	orrs	r3, r2
 800edd6:	630b      	str	r3, [r1, #48]	@ 0x30
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Disable PLLFRACN . */
        __HAL_RCC_PLLFRACN_DISABLE();
 800edd8:	4b36      	ldr	r3, [pc, #216]	@ (800eeb4 <HAL_RCC_OscConfig+0x6c4>)
 800edda:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800eddc:	4a35      	ldr	r2, [pc, #212]	@ (800eeb4 <HAL_RCC_OscConfig+0x6c4>)
 800edde:	f023 0301 	bic.w	r3, r3, #1
 800ede2:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Configure PLL PLL1FRACN */
        __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 800ede4:	4b33      	ldr	r3, [pc, #204]	@ (800eeb4 <HAL_RCC_OscConfig+0x6c4>)
 800ede6:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800ede8:	4b34      	ldr	r3, [pc, #208]	@ (800eebc <HAL_RCC_OscConfig+0x6cc>)
 800edea:	4013      	ands	r3, r2
 800edec:	687a      	ldr	r2, [r7, #4]
 800edee:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 800edf0:	00d2      	lsls	r2, r2, #3
 800edf2:	4930      	ldr	r1, [pc, #192]	@ (800eeb4 <HAL_RCC_OscConfig+0x6c4>)
 800edf4:	4313      	orrs	r3, r2
 800edf6:	634b      	str	r3, [r1, #52]	@ 0x34

        /* Select PLL1 input reference frequency range: VCI */
        __HAL_RCC_PLL_VCIRANGE(RCC_OscInitStruct->PLL.PLLRGE) ;
 800edf8:	4b2e      	ldr	r3, [pc, #184]	@ (800eeb4 <HAL_RCC_OscConfig+0x6c4>)
 800edfa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800edfc:	f023 020c 	bic.w	r2, r3, #12
 800ee00:	687b      	ldr	r3, [r7, #4]
 800ee02:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800ee04:	492b      	ldr	r1, [pc, #172]	@ (800eeb4 <HAL_RCC_OscConfig+0x6c4>)
 800ee06:	4313      	orrs	r3, r2
 800ee08:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Select PLL1 output frequency range : VCO */
        __HAL_RCC_PLL_VCORANGE(RCC_OscInitStruct->PLL.PLLVCOSEL) ;
 800ee0a:	4b2a      	ldr	r3, [pc, #168]	@ (800eeb4 <HAL_RCC_OscConfig+0x6c4>)
 800ee0c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ee0e:	f023 0202 	bic.w	r2, r3, #2
 800ee12:	687b      	ldr	r3, [r7, #4]
 800ee14:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800ee16:	4927      	ldr	r1, [pc, #156]	@ (800eeb4 <HAL_RCC_OscConfig+0x6c4>)
 800ee18:	4313      	orrs	r3, r2
 800ee1a:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Enable PLL System Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 800ee1c:	4b25      	ldr	r3, [pc, #148]	@ (800eeb4 <HAL_RCC_OscConfig+0x6c4>)
 800ee1e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ee20:	4a24      	ldr	r2, [pc, #144]	@ (800eeb4 <HAL_RCC_OscConfig+0x6c4>)
 800ee22:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800ee26:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1Q Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800ee28:	4b22      	ldr	r3, [pc, #136]	@ (800eeb4 <HAL_RCC_OscConfig+0x6c4>)
 800ee2a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ee2c:	4a21      	ldr	r2, [pc, #132]	@ (800eeb4 <HAL_RCC_OscConfig+0x6c4>)
 800ee2e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800ee32:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1R  Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVR);
 800ee34:	4b1f      	ldr	r3, [pc, #124]	@ (800eeb4 <HAL_RCC_OscConfig+0x6c4>)
 800ee36:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ee38:	4a1e      	ldr	r2, [pc, #120]	@ (800eeb4 <HAL_RCC_OscConfig+0x6c4>)
 800ee3a:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800ee3e:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1FRACN . */
        __HAL_RCC_PLLFRACN_ENABLE();
 800ee40:	4b1c      	ldr	r3, [pc, #112]	@ (800eeb4 <HAL_RCC_OscConfig+0x6c4>)
 800ee42:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ee44:	4a1b      	ldr	r2, [pc, #108]	@ (800eeb4 <HAL_RCC_OscConfig+0x6c4>)
 800ee46:	f043 0301 	orr.w	r3, r3, #1
 800ee4a:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800ee4c:	4b19      	ldr	r3, [pc, #100]	@ (800eeb4 <HAL_RCC_OscConfig+0x6c4>)
 800ee4e:	681b      	ldr	r3, [r3, #0]
 800ee50:	4a18      	ldr	r2, [pc, #96]	@ (800eeb4 <HAL_RCC_OscConfig+0x6c4>)
 800ee52:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800ee56:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800ee58:	f7f6 ff4a 	bl	8005cf0 <HAL_GetTick>
 800ee5c:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 800ee5e:	e008      	b.n	800ee72 <HAL_RCC_OscConfig+0x682>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800ee60:	f7f6 ff46 	bl	8005cf0 <HAL_GetTick>
 800ee64:	4602      	mov	r2, r0
 800ee66:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ee68:	1ad3      	subs	r3, r2, r3
 800ee6a:	2b02      	cmp	r3, #2
 800ee6c:	d901      	bls.n	800ee72 <HAL_RCC_OscConfig+0x682>
          {
            return HAL_TIMEOUT;
 800ee6e:	2303      	movs	r3, #3
 800ee70:	e090      	b.n	800ef94 <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 800ee72:	4b10      	ldr	r3, [pc, #64]	@ (800eeb4 <HAL_RCC_OscConfig+0x6c4>)
 800ee74:	681b      	ldr	r3, [r3, #0]
 800ee76:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800ee7a:	2b00      	cmp	r3, #0
 800ee7c:	d0f0      	beq.n	800ee60 <HAL_RCC_OscConfig+0x670>
 800ee7e:	e088      	b.n	800ef92 <HAL_RCC_OscConfig+0x7a2>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800ee80:	4b0c      	ldr	r3, [pc, #48]	@ (800eeb4 <HAL_RCC_OscConfig+0x6c4>)
 800ee82:	681b      	ldr	r3, [r3, #0]
 800ee84:	4a0b      	ldr	r2, [pc, #44]	@ (800eeb4 <HAL_RCC_OscConfig+0x6c4>)
 800ee86:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800ee8a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800ee8c:	f7f6 ff30 	bl	8005cf0 <HAL_GetTick>
 800ee90:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 800ee92:	e008      	b.n	800eea6 <HAL_RCC_OscConfig+0x6b6>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800ee94:	f7f6 ff2c 	bl	8005cf0 <HAL_GetTick>
 800ee98:	4602      	mov	r2, r0
 800ee9a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ee9c:	1ad3      	subs	r3, r2, r3
 800ee9e:	2b02      	cmp	r3, #2
 800eea0:	d901      	bls.n	800eea6 <HAL_RCC_OscConfig+0x6b6>
          {
            return HAL_TIMEOUT;
 800eea2:	2303      	movs	r3, #3
 800eea4:	e076      	b.n	800ef94 <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 800eea6:	4b03      	ldr	r3, [pc, #12]	@ (800eeb4 <HAL_RCC_OscConfig+0x6c4>)
 800eea8:	681b      	ldr	r3, [r3, #0]
 800eeaa:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800eeae:	2b00      	cmp	r3, #0
 800eeb0:	d1f0      	bne.n	800ee94 <HAL_RCC_OscConfig+0x6a4>
 800eeb2:	e06e      	b.n	800ef92 <HAL_RCC_OscConfig+0x7a2>
 800eeb4:	58024400 	.word	0x58024400
 800eeb8:	fffffc0c 	.word	0xfffffc0c
 800eebc:	ffff0007 	.word	0xffff0007
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp1_pllckcfg = RCC->PLLCKSELR;
 800eec0:	4b36      	ldr	r3, [pc, #216]	@ (800ef9c <HAL_RCC_OscConfig+0x7ac>)
 800eec2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800eec4:	613b      	str	r3, [r7, #16]
      temp2_pllckcfg = RCC->PLL1DIVR;
 800eec6:	4b35      	ldr	r3, [pc, #212]	@ (800ef9c <HAL_RCC_OscConfig+0x7ac>)
 800eec8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800eeca:	60fb      	str	r3, [r7, #12]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800eecc:	687b      	ldr	r3, [r7, #4]
 800eece:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800eed0:	2b01      	cmp	r3, #1
 800eed2:	d031      	beq.n	800ef38 <HAL_RCC_OscConfig+0x748>
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800eed4:	693b      	ldr	r3, [r7, #16]
 800eed6:	f003 0203 	and.w	r2, r3, #3
 800eeda:	687b      	ldr	r3, [r7, #4]
 800eedc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800eede:	429a      	cmp	r2, r3
 800eee0:	d12a      	bne.n	800ef38 <HAL_RCC_OscConfig+0x748>
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 800eee2:	693b      	ldr	r3, [r7, #16]
 800eee4:	091b      	lsrs	r3, r3, #4
 800eee6:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 800eeea:	687b      	ldr	r3, [r7, #4]
 800eeec:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800eeee:	429a      	cmp	r2, r3
 800eef0:	d122      	bne.n	800ef38 <HAL_RCC_OscConfig+0x748>
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 800eef2:	68fb      	ldr	r3, [r7, #12]
 800eef4:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800eef8:	687b      	ldr	r3, [r7, #4]
 800eefa:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800eefc:	3b01      	subs	r3, #1
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 800eefe:	429a      	cmp	r2, r3
 800ef00:	d11a      	bne.n	800ef38 <HAL_RCC_OscConfig+0x748>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 800ef02:	68fb      	ldr	r3, [r7, #12]
 800ef04:	0a5b      	lsrs	r3, r3, #9
 800ef06:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800ef0a:	687b      	ldr	r3, [r7, #4]
 800ef0c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800ef0e:	3b01      	subs	r3, #1
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 800ef10:	429a      	cmp	r2, r3
 800ef12:	d111      	bne.n	800ef38 <HAL_RCC_OscConfig+0x748>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 800ef14:	68fb      	ldr	r3, [r7, #12]
 800ef16:	0c1b      	lsrs	r3, r3, #16
 800ef18:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800ef1c:	687b      	ldr	r3, [r7, #4]
 800ef1e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800ef20:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 800ef22:	429a      	cmp	r2, r3
 800ef24:	d108      	bne.n	800ef38 <HAL_RCC_OscConfig+0x748>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_R1) >> RCC_PLL1DIVR_R1_Pos) != (RCC_OscInitStruct->PLL.PLLR - 1U)))
 800ef26:	68fb      	ldr	r3, [r7, #12]
 800ef28:	0e1b      	lsrs	r3, r3, #24
 800ef2a:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800ef2e:	687b      	ldr	r3, [r7, #4]
 800ef30:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800ef32:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 800ef34:	429a      	cmp	r2, r3
 800ef36:	d001      	beq.n	800ef3c <HAL_RCC_OscConfig+0x74c>
      {
        return HAL_ERROR;
 800ef38:	2301      	movs	r3, #1
 800ef3a:	e02b      	b.n	800ef94 <HAL_RCC_OscConfig+0x7a4>
      }
      else
      {
        /* Check if only fractional part needs to be updated  */
        temp1_pllckcfg = ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> RCC_PLL1FRACR_FRACN1_Pos);
 800ef3c:	4b17      	ldr	r3, [pc, #92]	@ (800ef9c <HAL_RCC_OscConfig+0x7ac>)
 800ef3e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800ef40:	08db      	lsrs	r3, r3, #3
 800ef42:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800ef46:	613b      	str	r3, [r7, #16]
        if (RCC_OscInitStruct->PLL.PLLFRACN != temp1_pllckcfg)
 800ef48:	687b      	ldr	r3, [r7, #4]
 800ef4a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800ef4c:	693a      	ldr	r2, [r7, #16]
 800ef4e:	429a      	cmp	r2, r3
 800ef50:	d01f      	beq.n	800ef92 <HAL_RCC_OscConfig+0x7a2>
        {
          assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));
          /* Disable PLL1FRACEN */
          __HAL_RCC_PLLFRACN_DISABLE();
 800ef52:	4b12      	ldr	r3, [pc, #72]	@ (800ef9c <HAL_RCC_OscConfig+0x7ac>)
 800ef54:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ef56:	4a11      	ldr	r2, [pc, #68]	@ (800ef9c <HAL_RCC_OscConfig+0x7ac>)
 800ef58:	f023 0301 	bic.w	r3, r3, #1
 800ef5c:	62d3      	str	r3, [r2, #44]	@ 0x2c
          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 800ef5e:	f7f6 fec7 	bl	8005cf0 <HAL_GetTick>
 800ef62:	6278      	str	r0, [r7, #36]	@ 0x24
          /* Wait at least 2 CK_REF (PLL input source divided by M) period to make sure next latched value will be taken into account. */
          while ((HAL_GetTick() - tickstart) < PLL_FRAC_TIMEOUT_VALUE)
 800ef64:	bf00      	nop
 800ef66:	f7f6 fec3 	bl	8005cf0 <HAL_GetTick>
 800ef6a:	4602      	mov	r2, r0
 800ef6c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ef6e:	4293      	cmp	r3, r2
 800ef70:	d0f9      	beq.n	800ef66 <HAL_RCC_OscConfig+0x776>
          {
          }
          /* Configure PLL1 PLL1FRACN */
          __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 800ef72:	4b0a      	ldr	r3, [pc, #40]	@ (800ef9c <HAL_RCC_OscConfig+0x7ac>)
 800ef74:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800ef76:	4b0a      	ldr	r3, [pc, #40]	@ (800efa0 <HAL_RCC_OscConfig+0x7b0>)
 800ef78:	4013      	ands	r3, r2
 800ef7a:	687a      	ldr	r2, [r7, #4]
 800ef7c:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 800ef7e:	00d2      	lsls	r2, r2, #3
 800ef80:	4906      	ldr	r1, [pc, #24]	@ (800ef9c <HAL_RCC_OscConfig+0x7ac>)
 800ef82:	4313      	orrs	r3, r2
 800ef84:	634b      	str	r3, [r1, #52]	@ 0x34
          /* Enable PLL1FRACEN to latch new value. */
          __HAL_RCC_PLLFRACN_ENABLE();
 800ef86:	4b05      	ldr	r3, [pc, #20]	@ (800ef9c <HAL_RCC_OscConfig+0x7ac>)
 800ef88:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ef8a:	4a04      	ldr	r2, [pc, #16]	@ (800ef9c <HAL_RCC_OscConfig+0x7ac>)
 800ef8c:	f043 0301 	orr.w	r3, r3, #1
 800ef90:	62d3      	str	r3, [r2, #44]	@ 0x2c
        }
      }
    }
  }
  return HAL_OK;
 800ef92:	2300      	movs	r3, #0
}
 800ef94:	4618      	mov	r0, r3
 800ef96:	3730      	adds	r7, #48	@ 0x30
 800ef98:	46bd      	mov	sp, r7
 800ef9a:	bd80      	pop	{r7, pc}
 800ef9c:	58024400 	.word	0x58024400
 800efa0:	ffff0007 	.word	0xffff0007

0800efa4 <HAL_RCC_ClockConfig>:
  *         D1CPRE[3:0] bits to ensure that  Domain1 core clock not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800efa4:	b580      	push	{r7, lr}
 800efa6:	b086      	sub	sp, #24
 800efa8:	af00      	add	r7, sp, #0
 800efaa:	6078      	str	r0, [r7, #4]
 800efac:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef halstatus;
  uint32_t tickstart;
  uint32_t common_system_clock;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800efae:	687b      	ldr	r3, [r7, #4]
 800efb0:	2b00      	cmp	r3, #0
 800efb2:	d101      	bne.n	800efb8 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800efb4:	2301      	movs	r3, #1
 800efb6:	e19c      	b.n	800f2f2 <HAL_RCC_ClockConfig+0x34e>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800efb8:	4b8a      	ldr	r3, [pc, #552]	@ (800f1e4 <HAL_RCC_ClockConfig+0x240>)
 800efba:	681b      	ldr	r3, [r3, #0]
 800efbc:	f003 030f 	and.w	r3, r3, #15
 800efc0:	683a      	ldr	r2, [r7, #0]
 800efc2:	429a      	cmp	r2, r3
 800efc4:	d910      	bls.n	800efe8 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800efc6:	4b87      	ldr	r3, [pc, #540]	@ (800f1e4 <HAL_RCC_ClockConfig+0x240>)
 800efc8:	681b      	ldr	r3, [r3, #0]
 800efca:	f023 020f 	bic.w	r2, r3, #15
 800efce:	4985      	ldr	r1, [pc, #532]	@ (800f1e4 <HAL_RCC_ClockConfig+0x240>)
 800efd0:	683b      	ldr	r3, [r7, #0]
 800efd2:	4313      	orrs	r3, r2
 800efd4:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800efd6:	4b83      	ldr	r3, [pc, #524]	@ (800f1e4 <HAL_RCC_ClockConfig+0x240>)
 800efd8:	681b      	ldr	r3, [r3, #0]
 800efda:	f003 030f 	and.w	r3, r3, #15
 800efde:	683a      	ldr	r2, [r7, #0]
 800efe0:	429a      	cmp	r2, r3
 800efe2:	d001      	beq.n	800efe8 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 800efe4:	2301      	movs	r3, #1
 800efe6:	e184      	b.n	800f2f2 <HAL_RCC_ClockConfig+0x34e>

  }

  /* Increasing the BUS frequency divider */
  /*-------------------------- D1PCLK1/CDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 800efe8:	687b      	ldr	r3, [r7, #4]
 800efea:	681b      	ldr	r3, [r3, #0]
 800efec:	f003 0304 	and.w	r3, r3, #4
 800eff0:	2b00      	cmp	r3, #0
 800eff2:	d010      	beq.n	800f016 <HAL_RCC_ClockConfig+0x72>
  {
#if defined (RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 800eff4:	687b      	ldr	r3, [r7, #4]
 800eff6:	691a      	ldr	r2, [r3, #16]
 800eff8:	4b7b      	ldr	r3, [pc, #492]	@ (800f1e8 <HAL_RCC_ClockConfig+0x244>)
 800effa:	699b      	ldr	r3, [r3, #24]
 800effc:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 800f000:	429a      	cmp	r2, r3
 800f002:	d908      	bls.n	800f016 <HAL_RCC_ClockConfig+0x72>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 800f004:	4b78      	ldr	r3, [pc, #480]	@ (800f1e8 <HAL_RCC_ClockConfig+0x244>)
 800f006:	699b      	ldr	r3, [r3, #24]
 800f008:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 800f00c:	687b      	ldr	r3, [r7, #4]
 800f00e:	691b      	ldr	r3, [r3, #16]
 800f010:	4975      	ldr	r1, [pc, #468]	@ (800f1e8 <HAL_RCC_ClockConfig+0x244>)
 800f012:	4313      	orrs	r3, r2
 800f014:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800f016:	687b      	ldr	r3, [r7, #4]
 800f018:	681b      	ldr	r3, [r3, #0]
 800f01a:	f003 0308 	and.w	r3, r3, #8
 800f01e:	2b00      	cmp	r3, #0
 800f020:	d010      	beq.n	800f044 <HAL_RCC_ClockConfig+0xa0>
  {
#if defined (RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 800f022:	687b      	ldr	r3, [r7, #4]
 800f024:	695a      	ldr	r2, [r3, #20]
 800f026:	4b70      	ldr	r3, [pc, #448]	@ (800f1e8 <HAL_RCC_ClockConfig+0x244>)
 800f028:	69db      	ldr	r3, [r3, #28]
 800f02a:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 800f02e:	429a      	cmp	r2, r3
 800f030:	d908      	bls.n	800f044 <HAL_RCC_ClockConfig+0xa0>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 800f032:	4b6d      	ldr	r3, [pc, #436]	@ (800f1e8 <HAL_RCC_ClockConfig+0x244>)
 800f034:	69db      	ldr	r3, [r3, #28]
 800f036:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 800f03a:	687b      	ldr	r3, [r7, #4]
 800f03c:	695b      	ldr	r3, [r3, #20]
 800f03e:	496a      	ldr	r1, [pc, #424]	@ (800f1e8 <HAL_RCC_ClockConfig+0x244>)
 800f040:	4313      	orrs	r3, r2
 800f042:	61cb      	str	r3, [r1, #28]
      MODIFY_REG(RCC->CDCFGR2, RCC_CDCFGR2_CDPPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
    }
#endif
  }
  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800f044:	687b      	ldr	r3, [r7, #4]
 800f046:	681b      	ldr	r3, [r3, #0]
 800f048:	f003 0310 	and.w	r3, r3, #16
 800f04c:	2b00      	cmp	r3, #0
 800f04e:	d010      	beq.n	800f072 <HAL_RCC_ClockConfig+0xce>
  {
#if defined(RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 800f050:	687b      	ldr	r3, [r7, #4]
 800f052:	699a      	ldr	r2, [r3, #24]
 800f054:	4b64      	ldr	r3, [pc, #400]	@ (800f1e8 <HAL_RCC_ClockConfig+0x244>)
 800f056:	69db      	ldr	r3, [r3, #28]
 800f058:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 800f05c:	429a      	cmp	r2, r3
 800f05e:	d908      	bls.n	800f072 <HAL_RCC_ClockConfig+0xce>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 800f060:	4b61      	ldr	r3, [pc, #388]	@ (800f1e8 <HAL_RCC_ClockConfig+0x244>)
 800f062:	69db      	ldr	r3, [r3, #28]
 800f064:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 800f068:	687b      	ldr	r3, [r7, #4]
 800f06a:	699b      	ldr	r3, [r3, #24]
 800f06c:	495e      	ldr	r1, [pc, #376]	@ (800f1e8 <HAL_RCC_ClockConfig+0x244>)
 800f06e:	4313      	orrs	r3, r2
 800f070:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 800f072:	687b      	ldr	r3, [r7, #4]
 800f074:	681b      	ldr	r3, [r3, #0]
 800f076:	f003 0320 	and.w	r3, r3, #32
 800f07a:	2b00      	cmp	r3, #0
 800f07c:	d010      	beq.n	800f0a0 <HAL_RCC_ClockConfig+0xfc>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) > (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 800f07e:	687b      	ldr	r3, [r7, #4]
 800f080:	69da      	ldr	r2, [r3, #28]
 800f082:	4b59      	ldr	r3, [pc, #356]	@ (800f1e8 <HAL_RCC_ClockConfig+0x244>)
 800f084:	6a1b      	ldr	r3, [r3, #32]
 800f086:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 800f08a:	429a      	cmp	r2, r3
 800f08c:	d908      	bls.n	800f0a0 <HAL_RCC_ClockConfig+0xfc>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 800f08e:	4b56      	ldr	r3, [pc, #344]	@ (800f1e8 <HAL_RCC_ClockConfig+0x244>)
 800f090:	6a1b      	ldr	r3, [r3, #32]
 800f092:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 800f096:	687b      	ldr	r3, [r7, #4]
 800f098:	69db      	ldr	r3, [r3, #28]
 800f09a:	4953      	ldr	r1, [pc, #332]	@ (800f1e8 <HAL_RCC_ClockConfig+0x244>)
 800f09c:	4313      	orrs	r3, r2
 800f09e:	620b      	str	r3, [r1, #32]
    }
#endif
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800f0a0:	687b      	ldr	r3, [r7, #4]
 800f0a2:	681b      	ldr	r3, [r3, #0]
 800f0a4:	f003 0302 	and.w	r3, r3, #2
 800f0a8:	2b00      	cmp	r3, #0
 800f0aa:	d010      	beq.n	800f0ce <HAL_RCC_ClockConfig+0x12a>
  {
#if defined (RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 800f0ac:	687b      	ldr	r3, [r7, #4]
 800f0ae:	68da      	ldr	r2, [r3, #12]
 800f0b0:	4b4d      	ldr	r3, [pc, #308]	@ (800f1e8 <HAL_RCC_ClockConfig+0x244>)
 800f0b2:	699b      	ldr	r3, [r3, #24]
 800f0b4:	f003 030f 	and.w	r3, r3, #15
 800f0b8:	429a      	cmp	r2, r3
 800f0ba:	d908      	bls.n	800f0ce <HAL_RCC_ClockConfig+0x12a>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800f0bc:	4b4a      	ldr	r3, [pc, #296]	@ (800f1e8 <HAL_RCC_ClockConfig+0x244>)
 800f0be:	699b      	ldr	r3, [r3, #24]
 800f0c0:	f023 020f 	bic.w	r2, r3, #15
 800f0c4:	687b      	ldr	r3, [r7, #4]
 800f0c6:	68db      	ldr	r3, [r3, #12]
 800f0c8:	4947      	ldr	r1, [pc, #284]	@ (800f1e8 <HAL_RCC_ClockConfig+0x244>)
 800f0ca:	4313      	orrs	r3, r2
 800f0cc:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*------------------------- SYSCLK Configuration -------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800f0ce:	687b      	ldr	r3, [r7, #4]
 800f0d0:	681b      	ldr	r3, [r3, #0]
 800f0d2:	f003 0301 	and.w	r3, r3, #1
 800f0d6:	2b00      	cmp	r3, #0
 800f0d8:	d055      	beq.n	800f186 <HAL_RCC_ClockConfig+0x1e2>
  {
    assert_param(IS_RCC_SYSCLK(RCC_ClkInitStruct->SYSCLKDivider));
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
#if defined(RCC_D1CFGR_D1CPRE)
    MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1CPRE, RCC_ClkInitStruct->SYSCLKDivider);
 800f0da:	4b43      	ldr	r3, [pc, #268]	@ (800f1e8 <HAL_RCC_ClockConfig+0x244>)
 800f0dc:	699b      	ldr	r3, [r3, #24]
 800f0de:	f423 6270 	bic.w	r2, r3, #3840	@ 0xf00
 800f0e2:	687b      	ldr	r3, [r7, #4]
 800f0e4:	689b      	ldr	r3, [r3, #8]
 800f0e6:	4940      	ldr	r1, [pc, #256]	@ (800f1e8 <HAL_RCC_ClockConfig+0x244>)
 800f0e8:	4313      	orrs	r3, r2
 800f0ea:	618b      	str	r3, [r1, #24]
#else
    MODIFY_REG(RCC->CDCFGR1, RCC_CDCFGR1_CDCPRE, RCC_ClkInitStruct->SYSCLKDivider);
#endif
    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800f0ec:	687b      	ldr	r3, [r7, #4]
 800f0ee:	685b      	ldr	r3, [r3, #4]
 800f0f0:	2b02      	cmp	r3, #2
 800f0f2:	d107      	bne.n	800f104 <HAL_RCC_ClockConfig+0x160>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 800f0f4:	4b3c      	ldr	r3, [pc, #240]	@ (800f1e8 <HAL_RCC_ClockConfig+0x244>)
 800f0f6:	681b      	ldr	r3, [r3, #0]
 800f0f8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800f0fc:	2b00      	cmp	r3, #0
 800f0fe:	d121      	bne.n	800f144 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 800f100:	2301      	movs	r3, #1
 800f102:	e0f6      	b.n	800f2f2 <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800f104:	687b      	ldr	r3, [r7, #4]
 800f106:	685b      	ldr	r3, [r3, #4]
 800f108:	2b03      	cmp	r3, #3
 800f10a:	d107      	bne.n	800f11c <HAL_RCC_ClockConfig+0x178>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 800f10c:	4b36      	ldr	r3, [pc, #216]	@ (800f1e8 <HAL_RCC_ClockConfig+0x244>)
 800f10e:	681b      	ldr	r3, [r3, #0]
 800f110:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800f114:	2b00      	cmp	r3, #0
 800f116:	d115      	bne.n	800f144 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 800f118:	2301      	movs	r3, #1
 800f11a:	e0ea      	b.n	800f2f2 <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* CSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 800f11c:	687b      	ldr	r3, [r7, #4]
 800f11e:	685b      	ldr	r3, [r3, #4]
 800f120:	2b01      	cmp	r3, #1
 800f122:	d107      	bne.n	800f134 <HAL_RCC_ClockConfig+0x190>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 800f124:	4b30      	ldr	r3, [pc, #192]	@ (800f1e8 <HAL_RCC_ClockConfig+0x244>)
 800f126:	681b      	ldr	r3, [r3, #0]
 800f128:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800f12c:	2b00      	cmp	r3, #0
 800f12e:	d109      	bne.n	800f144 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 800f130:	2301      	movs	r3, #1
 800f132:	e0de      	b.n	800f2f2 <HAL_RCC_ClockConfig+0x34e>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800f134:	4b2c      	ldr	r3, [pc, #176]	@ (800f1e8 <HAL_RCC_ClockConfig+0x244>)
 800f136:	681b      	ldr	r3, [r3, #0]
 800f138:	f003 0304 	and.w	r3, r3, #4
 800f13c:	2b00      	cmp	r3, #0
 800f13e:	d101      	bne.n	800f144 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 800f140:	2301      	movs	r3, #1
 800f142:	e0d6      	b.n	800f2f2 <HAL_RCC_ClockConfig+0x34e>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 800f144:	4b28      	ldr	r3, [pc, #160]	@ (800f1e8 <HAL_RCC_ClockConfig+0x244>)
 800f146:	691b      	ldr	r3, [r3, #16]
 800f148:	f023 0207 	bic.w	r2, r3, #7
 800f14c:	687b      	ldr	r3, [r7, #4]
 800f14e:	685b      	ldr	r3, [r3, #4]
 800f150:	4925      	ldr	r1, [pc, #148]	@ (800f1e8 <HAL_RCC_ClockConfig+0x244>)
 800f152:	4313      	orrs	r3, r2
 800f154:	610b      	str	r3, [r1, #16]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800f156:	f7f6 fdcb 	bl	8005cf0 <HAL_GetTick>
 800f15a:	6178      	str	r0, [r7, #20]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800f15c:	e00a      	b.n	800f174 <HAL_RCC_ClockConfig+0x1d0>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800f15e:	f7f6 fdc7 	bl	8005cf0 <HAL_GetTick>
 800f162:	4602      	mov	r2, r0
 800f164:	697b      	ldr	r3, [r7, #20]
 800f166:	1ad3      	subs	r3, r2, r3
 800f168:	f241 3288 	movw	r2, #5000	@ 0x1388
 800f16c:	4293      	cmp	r3, r2
 800f16e:	d901      	bls.n	800f174 <HAL_RCC_ClockConfig+0x1d0>
      {
        return HAL_TIMEOUT;
 800f170:	2303      	movs	r3, #3
 800f172:	e0be      	b.n	800f2f2 <HAL_RCC_ClockConfig+0x34e>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800f174:	4b1c      	ldr	r3, [pc, #112]	@ (800f1e8 <HAL_RCC_ClockConfig+0x244>)
 800f176:	691b      	ldr	r3, [r3, #16]
 800f178:	f003 0238 	and.w	r2, r3, #56	@ 0x38
 800f17c:	687b      	ldr	r3, [r7, #4]
 800f17e:	685b      	ldr	r3, [r3, #4]
 800f180:	00db      	lsls	r3, r3, #3
 800f182:	429a      	cmp	r2, r3
 800f184:	d1eb      	bne.n	800f15e <HAL_RCC_ClockConfig+0x1ba>

  }

  /* Decreasing the BUS frequency divider */
  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800f186:	687b      	ldr	r3, [r7, #4]
 800f188:	681b      	ldr	r3, [r3, #0]
 800f18a:	f003 0302 	and.w	r3, r3, #2
 800f18e:	2b00      	cmp	r3, #0
 800f190:	d010      	beq.n	800f1b4 <HAL_RCC_ClockConfig+0x210>
  {
#if defined(RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 800f192:	687b      	ldr	r3, [r7, #4]
 800f194:	68da      	ldr	r2, [r3, #12]
 800f196:	4b14      	ldr	r3, [pc, #80]	@ (800f1e8 <HAL_RCC_ClockConfig+0x244>)
 800f198:	699b      	ldr	r3, [r3, #24]
 800f19a:	f003 030f 	and.w	r3, r3, #15
 800f19e:	429a      	cmp	r2, r3
 800f1a0:	d208      	bcs.n	800f1b4 <HAL_RCC_ClockConfig+0x210>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800f1a2:	4b11      	ldr	r3, [pc, #68]	@ (800f1e8 <HAL_RCC_ClockConfig+0x244>)
 800f1a4:	699b      	ldr	r3, [r3, #24]
 800f1a6:	f023 020f 	bic.w	r2, r3, #15
 800f1aa:	687b      	ldr	r3, [r7, #4]
 800f1ac:	68db      	ldr	r3, [r3, #12]
 800f1ae:	490e      	ldr	r1, [pc, #56]	@ (800f1e8 <HAL_RCC_ClockConfig+0x244>)
 800f1b0:	4313      	orrs	r3, r2
 800f1b2:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800f1b4:	4b0b      	ldr	r3, [pc, #44]	@ (800f1e4 <HAL_RCC_ClockConfig+0x240>)
 800f1b6:	681b      	ldr	r3, [r3, #0]
 800f1b8:	f003 030f 	and.w	r3, r3, #15
 800f1bc:	683a      	ldr	r2, [r7, #0]
 800f1be:	429a      	cmp	r2, r3
 800f1c0:	d214      	bcs.n	800f1ec <HAL_RCC_ClockConfig+0x248>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800f1c2:	4b08      	ldr	r3, [pc, #32]	@ (800f1e4 <HAL_RCC_ClockConfig+0x240>)
 800f1c4:	681b      	ldr	r3, [r3, #0]
 800f1c6:	f023 020f 	bic.w	r2, r3, #15
 800f1ca:	4906      	ldr	r1, [pc, #24]	@ (800f1e4 <HAL_RCC_ClockConfig+0x240>)
 800f1cc:	683b      	ldr	r3, [r7, #0]
 800f1ce:	4313      	orrs	r3, r2
 800f1d0:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800f1d2:	4b04      	ldr	r3, [pc, #16]	@ (800f1e4 <HAL_RCC_ClockConfig+0x240>)
 800f1d4:	681b      	ldr	r3, [r3, #0]
 800f1d6:	f003 030f 	and.w	r3, r3, #15
 800f1da:	683a      	ldr	r2, [r7, #0]
 800f1dc:	429a      	cmp	r2, r3
 800f1de:	d005      	beq.n	800f1ec <HAL_RCC_ClockConfig+0x248>
    {
      return HAL_ERROR;
 800f1e0:	2301      	movs	r3, #1
 800f1e2:	e086      	b.n	800f2f2 <HAL_RCC_ClockConfig+0x34e>
 800f1e4:	52002000 	.word	0x52002000
 800f1e8:	58024400 	.word	0x58024400
    }
  }

  /*-------------------------- D1PCLK1/CDPCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 800f1ec:	687b      	ldr	r3, [r7, #4]
 800f1ee:	681b      	ldr	r3, [r3, #0]
 800f1f0:	f003 0304 	and.w	r3, r3, #4
 800f1f4:	2b00      	cmp	r3, #0
 800f1f6:	d010      	beq.n	800f21a <HAL_RCC_ClockConfig+0x276>
  {
#if defined(RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 800f1f8:	687b      	ldr	r3, [r7, #4]
 800f1fa:	691a      	ldr	r2, [r3, #16]
 800f1fc:	4b3f      	ldr	r3, [pc, #252]	@ (800f2fc <HAL_RCC_ClockConfig+0x358>)
 800f1fe:	699b      	ldr	r3, [r3, #24]
 800f200:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 800f204:	429a      	cmp	r2, r3
 800f206:	d208      	bcs.n	800f21a <HAL_RCC_ClockConfig+0x276>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 800f208:	4b3c      	ldr	r3, [pc, #240]	@ (800f2fc <HAL_RCC_ClockConfig+0x358>)
 800f20a:	699b      	ldr	r3, [r3, #24]
 800f20c:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 800f210:	687b      	ldr	r3, [r7, #4]
 800f212:	691b      	ldr	r3, [r3, #16]
 800f214:	4939      	ldr	r1, [pc, #228]	@ (800f2fc <HAL_RCC_ClockConfig+0x358>)
 800f216:	4313      	orrs	r3, r2
 800f218:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800f21a:	687b      	ldr	r3, [r7, #4]
 800f21c:	681b      	ldr	r3, [r3, #0]
 800f21e:	f003 0308 	and.w	r3, r3, #8
 800f222:	2b00      	cmp	r3, #0
 800f224:	d010      	beq.n	800f248 <HAL_RCC_ClockConfig+0x2a4>
  {
#if defined(RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 800f226:	687b      	ldr	r3, [r7, #4]
 800f228:	695a      	ldr	r2, [r3, #20]
 800f22a:	4b34      	ldr	r3, [pc, #208]	@ (800f2fc <HAL_RCC_ClockConfig+0x358>)
 800f22c:	69db      	ldr	r3, [r3, #28]
 800f22e:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 800f232:	429a      	cmp	r2, r3
 800f234:	d208      	bcs.n	800f248 <HAL_RCC_ClockConfig+0x2a4>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 800f236:	4b31      	ldr	r3, [pc, #196]	@ (800f2fc <HAL_RCC_ClockConfig+0x358>)
 800f238:	69db      	ldr	r3, [r3, #28]
 800f23a:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 800f23e:	687b      	ldr	r3, [r7, #4]
 800f240:	695b      	ldr	r3, [r3, #20]
 800f242:	492e      	ldr	r1, [pc, #184]	@ (800f2fc <HAL_RCC_ClockConfig+0x358>)
 800f244:	4313      	orrs	r3, r2
 800f246:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800f248:	687b      	ldr	r3, [r7, #4]
 800f24a:	681b      	ldr	r3, [r3, #0]
 800f24c:	f003 0310 	and.w	r3, r3, #16
 800f250:	2b00      	cmp	r3, #0
 800f252:	d010      	beq.n	800f276 <HAL_RCC_ClockConfig+0x2d2>
  {
#if defined (RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 800f254:	687b      	ldr	r3, [r7, #4]
 800f256:	699a      	ldr	r2, [r3, #24]
 800f258:	4b28      	ldr	r3, [pc, #160]	@ (800f2fc <HAL_RCC_ClockConfig+0x358>)
 800f25a:	69db      	ldr	r3, [r3, #28]
 800f25c:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 800f260:	429a      	cmp	r2, r3
 800f262:	d208      	bcs.n	800f276 <HAL_RCC_ClockConfig+0x2d2>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 800f264:	4b25      	ldr	r3, [pc, #148]	@ (800f2fc <HAL_RCC_ClockConfig+0x358>)
 800f266:	69db      	ldr	r3, [r3, #28]
 800f268:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 800f26c:	687b      	ldr	r3, [r7, #4]
 800f26e:	699b      	ldr	r3, [r3, #24]
 800f270:	4922      	ldr	r1, [pc, #136]	@ (800f2fc <HAL_RCC_ClockConfig+0x358>)
 800f272:	4313      	orrs	r3, r2
 800f274:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1/SRDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 800f276:	687b      	ldr	r3, [r7, #4]
 800f278:	681b      	ldr	r3, [r3, #0]
 800f27a:	f003 0320 	and.w	r3, r3, #32
 800f27e:	2b00      	cmp	r3, #0
 800f280:	d010      	beq.n	800f2a4 <HAL_RCC_ClockConfig+0x300>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) < (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 800f282:	687b      	ldr	r3, [r7, #4]
 800f284:	69da      	ldr	r2, [r3, #28]
 800f286:	4b1d      	ldr	r3, [pc, #116]	@ (800f2fc <HAL_RCC_ClockConfig+0x358>)
 800f288:	6a1b      	ldr	r3, [r3, #32]
 800f28a:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 800f28e:	429a      	cmp	r2, r3
 800f290:	d208      	bcs.n	800f2a4 <HAL_RCC_ClockConfig+0x300>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 800f292:	4b1a      	ldr	r3, [pc, #104]	@ (800f2fc <HAL_RCC_ClockConfig+0x358>)
 800f294:	6a1b      	ldr	r3, [r3, #32]
 800f296:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 800f29a:	687b      	ldr	r3, [r7, #4]
 800f29c:	69db      	ldr	r3, [r3, #28]
 800f29e:	4917      	ldr	r1, [pc, #92]	@ (800f2fc <HAL_RCC_ClockConfig+0x358>)
 800f2a0:	4313      	orrs	r3, r2
 800f2a2:	620b      	str	r3, [r1, #32]
#endif
  }

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 800f2a4:	f000 f834 	bl	800f310 <HAL_RCC_GetSysClockFreq>
 800f2a8:	4602      	mov	r2, r0
 800f2aa:	4b14      	ldr	r3, [pc, #80]	@ (800f2fc <HAL_RCC_ClockConfig+0x358>)
 800f2ac:	699b      	ldr	r3, [r3, #24]
 800f2ae:	0a1b      	lsrs	r3, r3, #8
 800f2b0:	f003 030f 	and.w	r3, r3, #15
 800f2b4:	4912      	ldr	r1, [pc, #72]	@ (800f300 <HAL_RCC_ClockConfig+0x35c>)
 800f2b6:	5ccb      	ldrb	r3, [r1, r3]
 800f2b8:	f003 031f 	and.w	r3, r3, #31
 800f2bc:	fa22 f303 	lsr.w	r3, r2, r3
 800f2c0:	613b      	str	r3, [r7, #16]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 800f2c2:	4b0e      	ldr	r3, [pc, #56]	@ (800f2fc <HAL_RCC_ClockConfig+0x358>)
 800f2c4:	699b      	ldr	r3, [r3, #24]
 800f2c6:	f003 030f 	and.w	r3, r3, #15
 800f2ca:	4a0d      	ldr	r2, [pc, #52]	@ (800f300 <HAL_RCC_ClockConfig+0x35c>)
 800f2cc:	5cd3      	ldrb	r3, [r2, r3]
 800f2ce:	f003 031f 	and.w	r3, r3, #31
 800f2d2:	693a      	ldr	r2, [r7, #16]
 800f2d4:	fa22 f303 	lsr.w	r3, r2, r3
 800f2d8:	4a0a      	ldr	r2, [pc, #40]	@ (800f304 <HAL_RCC_ClockConfig+0x360>)
 800f2da:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 800f2dc:	4a0a      	ldr	r2, [pc, #40]	@ (800f308 <HAL_RCC_ClockConfig+0x364>)
 800f2de:	693b      	ldr	r3, [r7, #16]
 800f2e0:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Configure the source of time base considering new system clocks settings*/
  halstatus = HAL_InitTick(uwTickPrio);
 800f2e2:	4b0a      	ldr	r3, [pc, #40]	@ (800f30c <HAL_RCC_ClockConfig+0x368>)
 800f2e4:	681b      	ldr	r3, [r3, #0]
 800f2e6:	4618      	mov	r0, r3
 800f2e8:	f7f5 fd12 	bl	8004d10 <HAL_InitTick>
 800f2ec:	4603      	mov	r3, r0
 800f2ee:	73fb      	strb	r3, [r7, #15]

  return halstatus;
 800f2f0:	7bfb      	ldrb	r3, [r7, #15]
}
 800f2f2:	4618      	mov	r0, r3
 800f2f4:	3718      	adds	r7, #24
 800f2f6:	46bd      	mov	sp, r7
 800f2f8:	bd80      	pop	{r7, pc}
 800f2fa:	bf00      	nop
 800f2fc:	58024400 	.word	0x58024400
 800f300:	0801fd18 	.word	0x0801fd18
 800f304:	24000004 	.word	0x24000004
 800f308:	24000000 	.word	0x24000000
 800f30c:	24000008 	.word	0x24000008

0800f310 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800f310:	b480      	push	{r7}
 800f312:	b089      	sub	sp, #36	@ 0x24
 800f314:	af00      	add	r7, sp, #0
  float_t fracn1, pllvco;
  uint32_t sysclockfreq;

  /* Get SYSCLK source -------------------------------------------------------*/

  switch (RCC->CFGR & RCC_CFGR_SWS)
 800f316:	4bb3      	ldr	r3, [pc, #716]	@ (800f5e4 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800f318:	691b      	ldr	r3, [r3, #16]
 800f31a:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800f31e:	2b18      	cmp	r3, #24
 800f320:	f200 8155 	bhi.w	800f5ce <HAL_RCC_GetSysClockFreq+0x2be>
 800f324:	a201      	add	r2, pc, #4	@ (adr r2, 800f32c <HAL_RCC_GetSysClockFreq+0x1c>)
 800f326:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800f32a:	bf00      	nop
 800f32c:	0800f391 	.word	0x0800f391
 800f330:	0800f5cf 	.word	0x0800f5cf
 800f334:	0800f5cf 	.word	0x0800f5cf
 800f338:	0800f5cf 	.word	0x0800f5cf
 800f33c:	0800f5cf 	.word	0x0800f5cf
 800f340:	0800f5cf 	.word	0x0800f5cf
 800f344:	0800f5cf 	.word	0x0800f5cf
 800f348:	0800f5cf 	.word	0x0800f5cf
 800f34c:	0800f3b7 	.word	0x0800f3b7
 800f350:	0800f5cf 	.word	0x0800f5cf
 800f354:	0800f5cf 	.word	0x0800f5cf
 800f358:	0800f5cf 	.word	0x0800f5cf
 800f35c:	0800f5cf 	.word	0x0800f5cf
 800f360:	0800f5cf 	.word	0x0800f5cf
 800f364:	0800f5cf 	.word	0x0800f5cf
 800f368:	0800f5cf 	.word	0x0800f5cf
 800f36c:	0800f3bd 	.word	0x0800f3bd
 800f370:	0800f5cf 	.word	0x0800f5cf
 800f374:	0800f5cf 	.word	0x0800f5cf
 800f378:	0800f5cf 	.word	0x0800f5cf
 800f37c:	0800f5cf 	.word	0x0800f5cf
 800f380:	0800f5cf 	.word	0x0800f5cf
 800f384:	0800f5cf 	.word	0x0800f5cf
 800f388:	0800f5cf 	.word	0x0800f5cf
 800f38c:	0800f3c3 	.word	0x0800f3c3
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */

      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800f390:	4b94      	ldr	r3, [pc, #592]	@ (800f5e4 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800f392:	681b      	ldr	r3, [r3, #0]
 800f394:	f003 0320 	and.w	r3, r3, #32
 800f398:	2b00      	cmp	r3, #0
 800f39a:	d009      	beq.n	800f3b0 <HAL_RCC_GetSysClockFreq+0xa0>
      {
        sysclockfreq = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800f39c:	4b91      	ldr	r3, [pc, #580]	@ (800f5e4 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800f39e:	681b      	ldr	r3, [r3, #0]
 800f3a0:	08db      	lsrs	r3, r3, #3
 800f3a2:	f003 0303 	and.w	r3, r3, #3
 800f3a6:	4a90      	ldr	r2, [pc, #576]	@ (800f5e8 <HAL_RCC_GetSysClockFreq+0x2d8>)
 800f3a8:	fa22 f303 	lsr.w	r3, r2, r3
 800f3ac:	61bb      	str	r3, [r7, #24]
      else
      {
        sysclockfreq = (uint32_t) HSI_VALUE;
      }

      break;
 800f3ae:	e111      	b.n	800f5d4 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = (uint32_t) HSI_VALUE;
 800f3b0:	4b8d      	ldr	r3, [pc, #564]	@ (800f5e8 <HAL_RCC_GetSysClockFreq+0x2d8>)
 800f3b2:	61bb      	str	r3, [r7, #24]
      break;
 800f3b4:	e10e      	b.n	800f5d4 <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_CSI:  /* CSI used as system clock  source */
      sysclockfreq = CSI_VALUE;
 800f3b6:	4b8d      	ldr	r3, [pc, #564]	@ (800f5ec <HAL_RCC_GetSysClockFreq+0x2dc>)
 800f3b8:	61bb      	str	r3, [r7, #24]
      break;
 800f3ba:	e10b      	b.n	800f5d4 <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
      sysclockfreq = HSE_VALUE;
 800f3bc:	4b8c      	ldr	r3, [pc, #560]	@ (800f5f0 <HAL_RCC_GetSysClockFreq+0x2e0>)
 800f3be:	61bb      	str	r3, [r7, #24]
      break;
 800f3c0:	e108      	b.n	800f5d4 <HAL_RCC_GetSysClockFreq+0x2c4>
    case RCC_CFGR_SWS_PLL1:  /* PLL1 used as system clock  source */

      /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR
      */
      pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 800f3c2:	4b88      	ldr	r3, [pc, #544]	@ (800f5e4 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800f3c4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800f3c6:	f003 0303 	and.w	r3, r3, #3
 800f3ca:	617b      	str	r3, [r7, #20]
      pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4)  ;
 800f3cc:	4b85      	ldr	r3, [pc, #532]	@ (800f5e4 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800f3ce:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800f3d0:	091b      	lsrs	r3, r3, #4
 800f3d2:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800f3d6:	613b      	str	r3, [r7, #16]
      pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN) >> RCC_PLLCFGR_PLL1FRACEN_Pos);
 800f3d8:	4b82      	ldr	r3, [pc, #520]	@ (800f5e4 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800f3da:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800f3dc:	f003 0301 	and.w	r3, r3, #1
 800f3e0:	60fb      	str	r3, [r7, #12]
      fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 800f3e2:	4b80      	ldr	r3, [pc, #512]	@ (800f5e4 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800f3e4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800f3e6:	08db      	lsrs	r3, r3, #3
 800f3e8:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800f3ec:	68fa      	ldr	r2, [r7, #12]
 800f3ee:	fb02 f303 	mul.w	r3, r2, r3
 800f3f2:	ee07 3a90 	vmov	s15, r3
 800f3f6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800f3fa:	edc7 7a02 	vstr	s15, [r7, #8]

      if (pllm != 0U)
 800f3fe:	693b      	ldr	r3, [r7, #16]
 800f400:	2b00      	cmp	r3, #0
 800f402:	f000 80e1 	beq.w	800f5c8 <HAL_RCC_GetSysClockFreq+0x2b8>
      {
        switch (pllsource)
 800f406:	697b      	ldr	r3, [r7, #20]
 800f408:	2b02      	cmp	r3, #2
 800f40a:	f000 8083 	beq.w	800f514 <HAL_RCC_GetSysClockFreq+0x204>
 800f40e:	697b      	ldr	r3, [r7, #20]
 800f410:	2b02      	cmp	r3, #2
 800f412:	f200 80a1 	bhi.w	800f558 <HAL_RCC_GetSysClockFreq+0x248>
 800f416:	697b      	ldr	r3, [r7, #20]
 800f418:	2b00      	cmp	r3, #0
 800f41a:	d003      	beq.n	800f424 <HAL_RCC_GetSysClockFreq+0x114>
 800f41c:	697b      	ldr	r3, [r7, #20]
 800f41e:	2b01      	cmp	r3, #1
 800f420:	d056      	beq.n	800f4d0 <HAL_RCC_GetSysClockFreq+0x1c0>
 800f422:	e099      	b.n	800f558 <HAL_RCC_GetSysClockFreq+0x248>
        {
          case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

            if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800f424:	4b6f      	ldr	r3, [pc, #444]	@ (800f5e4 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800f426:	681b      	ldr	r3, [r3, #0]
 800f428:	f003 0320 	and.w	r3, r3, #32
 800f42c:	2b00      	cmp	r3, #0
 800f42e:	d02d      	beq.n	800f48c <HAL_RCC_GetSysClockFreq+0x17c>
            {
              hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800f430:	4b6c      	ldr	r3, [pc, #432]	@ (800f5e4 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800f432:	681b      	ldr	r3, [r3, #0]
 800f434:	08db      	lsrs	r3, r3, #3
 800f436:	f003 0303 	and.w	r3, r3, #3
 800f43a:	4a6b      	ldr	r2, [pc, #428]	@ (800f5e8 <HAL_RCC_GetSysClockFreq+0x2d8>)
 800f43c:	fa22 f303 	lsr.w	r3, r2, r3
 800f440:	607b      	str	r3, [r7, #4]
              pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800f442:	687b      	ldr	r3, [r7, #4]
 800f444:	ee07 3a90 	vmov	s15, r3
 800f448:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800f44c:	693b      	ldr	r3, [r7, #16]
 800f44e:	ee07 3a90 	vmov	s15, r3
 800f452:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800f456:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800f45a:	4b62      	ldr	r3, [pc, #392]	@ (800f5e4 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800f45c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800f45e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800f462:	ee07 3a90 	vmov	s15, r3
 800f466:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800f46a:	ed97 6a02 	vldr	s12, [r7, #8]
 800f46e:	eddf 5a61 	vldr	s11, [pc, #388]	@ 800f5f4 <HAL_RCC_GetSysClockFreq+0x2e4>
 800f472:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800f476:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800f47a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800f47e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800f482:	ee67 7a27 	vmul.f32	s15, s14, s15
 800f486:	edc7 7a07 	vstr	s15, [r7, #28]
            }
            else
            {
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
            }
            break;
 800f48a:	e087      	b.n	800f59c <HAL_RCC_GetSysClockFreq+0x28c>
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800f48c:	693b      	ldr	r3, [r7, #16]
 800f48e:	ee07 3a90 	vmov	s15, r3
 800f492:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800f496:	eddf 6a58 	vldr	s13, [pc, #352]	@ 800f5f8 <HAL_RCC_GetSysClockFreq+0x2e8>
 800f49a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800f49e:	4b51      	ldr	r3, [pc, #324]	@ (800f5e4 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800f4a0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800f4a2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800f4a6:	ee07 3a90 	vmov	s15, r3
 800f4aa:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800f4ae:	ed97 6a02 	vldr	s12, [r7, #8]
 800f4b2:	eddf 5a50 	vldr	s11, [pc, #320]	@ 800f5f4 <HAL_RCC_GetSysClockFreq+0x2e4>
 800f4b6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800f4ba:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800f4be:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800f4c2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800f4c6:	ee67 7a27 	vmul.f32	s15, s14, s15
 800f4ca:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 800f4ce:	e065      	b.n	800f59c <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800f4d0:	693b      	ldr	r3, [r7, #16]
 800f4d2:	ee07 3a90 	vmov	s15, r3
 800f4d6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800f4da:	eddf 6a48 	vldr	s13, [pc, #288]	@ 800f5fc <HAL_RCC_GetSysClockFreq+0x2ec>
 800f4de:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800f4e2:	4b40      	ldr	r3, [pc, #256]	@ (800f5e4 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800f4e4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800f4e6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800f4ea:	ee07 3a90 	vmov	s15, r3
 800f4ee:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800f4f2:	ed97 6a02 	vldr	s12, [r7, #8]
 800f4f6:	eddf 5a3f 	vldr	s11, [pc, #252]	@ 800f5f4 <HAL_RCC_GetSysClockFreq+0x2e4>
 800f4fa:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800f4fe:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800f502:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800f506:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800f50a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800f50e:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 800f512:	e043      	b.n	800f59c <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
            pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800f514:	693b      	ldr	r3, [r7, #16]
 800f516:	ee07 3a90 	vmov	s15, r3
 800f51a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800f51e:	eddf 6a38 	vldr	s13, [pc, #224]	@ 800f600 <HAL_RCC_GetSysClockFreq+0x2f0>
 800f522:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800f526:	4b2f      	ldr	r3, [pc, #188]	@ (800f5e4 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800f528:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800f52a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800f52e:	ee07 3a90 	vmov	s15, r3
 800f532:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800f536:	ed97 6a02 	vldr	s12, [r7, #8]
 800f53a:	eddf 5a2e 	vldr	s11, [pc, #184]	@ 800f5f4 <HAL_RCC_GetSysClockFreq+0x2e4>
 800f53e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800f542:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800f546:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800f54a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800f54e:	ee67 7a27 	vmul.f32	s15, s14, s15
 800f552:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 800f556:	e021      	b.n	800f59c <HAL_RCC_GetSysClockFreq+0x28c>

          default:
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800f558:	693b      	ldr	r3, [r7, #16]
 800f55a:	ee07 3a90 	vmov	s15, r3
 800f55e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800f562:	eddf 6a26 	vldr	s13, [pc, #152]	@ 800f5fc <HAL_RCC_GetSysClockFreq+0x2ec>
 800f566:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800f56a:	4b1e      	ldr	r3, [pc, #120]	@ (800f5e4 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800f56c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800f56e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800f572:	ee07 3a90 	vmov	s15, r3
 800f576:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800f57a:	ed97 6a02 	vldr	s12, [r7, #8]
 800f57e:	eddf 5a1d 	vldr	s11, [pc, #116]	@ 800f5f4 <HAL_RCC_GetSysClockFreq+0x2e4>
 800f582:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800f586:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800f58a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800f58e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800f592:	ee67 7a27 	vmul.f32	s15, s14, s15
 800f596:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 800f59a:	bf00      	nop
        }
        pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >> 9) + 1U) ;
 800f59c:	4b11      	ldr	r3, [pc, #68]	@ (800f5e4 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800f59e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800f5a0:	0a5b      	lsrs	r3, r3, #9
 800f5a2:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800f5a6:	3301      	adds	r3, #1
 800f5a8:	603b      	str	r3, [r7, #0]
        sysclockfreq = (uint32_t)(float_t)(pllvco / (float_t)pllp);
 800f5aa:	683b      	ldr	r3, [r7, #0]
 800f5ac:	ee07 3a90 	vmov	s15, r3
 800f5b0:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 800f5b4:	edd7 6a07 	vldr	s13, [r7, #28]
 800f5b8:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800f5bc:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800f5c0:	ee17 3a90 	vmov	r3, s15
 800f5c4:	61bb      	str	r3, [r7, #24]
      }
      else
      {
        sysclockfreq = 0U;
      }
      break;
 800f5c6:	e005      	b.n	800f5d4 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = 0U;
 800f5c8:	2300      	movs	r3, #0
 800f5ca:	61bb      	str	r3, [r7, #24]
      break;
 800f5cc:	e002      	b.n	800f5d4 <HAL_RCC_GetSysClockFreq+0x2c4>

    default:
      sysclockfreq = CSI_VALUE;
 800f5ce:	4b07      	ldr	r3, [pc, #28]	@ (800f5ec <HAL_RCC_GetSysClockFreq+0x2dc>)
 800f5d0:	61bb      	str	r3, [r7, #24]
      break;
 800f5d2:	bf00      	nop
  }

  return sysclockfreq;
 800f5d4:	69bb      	ldr	r3, [r7, #24]
}
 800f5d6:	4618      	mov	r0, r3
 800f5d8:	3724      	adds	r7, #36	@ 0x24
 800f5da:	46bd      	mov	sp, r7
 800f5dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f5e0:	4770      	bx	lr
 800f5e2:	bf00      	nop
 800f5e4:	58024400 	.word	0x58024400
 800f5e8:	03d09000 	.word	0x03d09000
 800f5ec:	003d0900 	.word	0x003d0900
 800f5f0:	016e3600 	.word	0x016e3600
 800f5f4:	46000000 	.word	0x46000000
 800f5f8:	4c742400 	.word	0x4c742400
 800f5fc:	4a742400 	.word	0x4a742400
 800f600:	4bb71b00 	.word	0x4bb71b00

0800f604 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemD2Clock CMSIS variable is used to store System domain2 Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800f604:	b580      	push	{r7, lr}
 800f606:	b082      	sub	sp, #8
 800f608:	af00      	add	r7, sp, #0
  uint32_t common_system_clock;

#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 800f60a:	f7ff fe81 	bl	800f310 <HAL_RCC_GetSysClockFreq>
 800f60e:	4602      	mov	r2, r0
 800f610:	4b10      	ldr	r3, [pc, #64]	@ (800f654 <HAL_RCC_GetHCLKFreq+0x50>)
 800f612:	699b      	ldr	r3, [r3, #24]
 800f614:	0a1b      	lsrs	r3, r3, #8
 800f616:	f003 030f 	and.w	r3, r3, #15
 800f61a:	490f      	ldr	r1, [pc, #60]	@ (800f658 <HAL_RCC_GetHCLKFreq+0x54>)
 800f61c:	5ccb      	ldrb	r3, [r1, r3]
 800f61e:	f003 031f 	and.w	r3, r3, #31
 800f622:	fa22 f303 	lsr.w	r3, r2, r3
 800f626:	607b      	str	r3, [r7, #4]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos] & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 800f628:	4b0a      	ldr	r3, [pc, #40]	@ (800f654 <HAL_RCC_GetHCLKFreq+0x50>)
 800f62a:	699b      	ldr	r3, [r3, #24]
 800f62c:	f003 030f 	and.w	r3, r3, #15
 800f630:	4a09      	ldr	r2, [pc, #36]	@ (800f658 <HAL_RCC_GetHCLKFreq+0x54>)
 800f632:	5cd3      	ldrb	r3, [r2, r3]
 800f634:	f003 031f 	and.w	r3, r3, #31
 800f638:	687a      	ldr	r2, [r7, #4]
 800f63a:	fa22 f303 	lsr.w	r3, r2, r3
 800f63e:	4a07      	ldr	r2, [pc, #28]	@ (800f65c <HAL_RCC_GetHCLKFreq+0x58>)
 800f640:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 800f642:	4a07      	ldr	r2, [pc, #28]	@ (800f660 <HAL_RCC_GetHCLKFreq+0x5c>)
 800f644:	687b      	ldr	r3, [r7, #4]
 800f646:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  return SystemD2Clock;
 800f648:	4b04      	ldr	r3, [pc, #16]	@ (800f65c <HAL_RCC_GetHCLKFreq+0x58>)
 800f64a:	681b      	ldr	r3, [r3, #0]
}
 800f64c:	4618      	mov	r0, r3
 800f64e:	3708      	adds	r7, #8
 800f650:	46bd      	mov	sp, r7
 800f652:	bd80      	pop	{r7, pc}
 800f654:	58024400 	.word	0x58024400
 800f658:	0801fd18 	.word	0x0801fd18
 800f65c:	24000004 	.word	0x24000004
 800f660:	24000000 	.word	0x24000000

0800f664 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800f664:	b580      	push	{r7, lr}
 800f666:	af00      	add	r7, sp, #0
#if defined (RCC_D2CFGR_D2PPRE1)
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE1) >> RCC_D2CFGR_D2PPRE1_Pos]) & 0x1FU));
 800f668:	f7ff ffcc 	bl	800f604 <HAL_RCC_GetHCLKFreq>
 800f66c:	4602      	mov	r2, r0
 800f66e:	4b06      	ldr	r3, [pc, #24]	@ (800f688 <HAL_RCC_GetPCLK1Freq+0x24>)
 800f670:	69db      	ldr	r3, [r3, #28]
 800f672:	091b      	lsrs	r3, r3, #4
 800f674:	f003 0307 	and.w	r3, r3, #7
 800f678:	4904      	ldr	r1, [pc, #16]	@ (800f68c <HAL_RCC_GetPCLK1Freq+0x28>)
 800f67a:	5ccb      	ldrb	r3, [r1, r3]
 800f67c:	f003 031f 	and.w	r3, r3, #31
 800f680:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE1) >> RCC_CDCFGR2_CDPPRE1_Pos]) & 0x1FU));
#endif
}
 800f684:	4618      	mov	r0, r3
 800f686:	bd80      	pop	{r7, pc}
 800f688:	58024400 	.word	0x58024400
 800f68c:	0801fd18 	.word	0x0801fd18

0800f690 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800f690:	b580      	push	{r7, lr}
 800f692:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
#if defined(RCC_D2CFGR_D2PPRE2)
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE2) >> RCC_D2CFGR_D2PPRE2_Pos]) & 0x1FU));
 800f694:	f7ff ffb6 	bl	800f604 <HAL_RCC_GetHCLKFreq>
 800f698:	4602      	mov	r2, r0
 800f69a:	4b06      	ldr	r3, [pc, #24]	@ (800f6b4 <HAL_RCC_GetPCLK2Freq+0x24>)
 800f69c:	69db      	ldr	r3, [r3, #28]
 800f69e:	0a1b      	lsrs	r3, r3, #8
 800f6a0:	f003 0307 	and.w	r3, r3, #7
 800f6a4:	4904      	ldr	r1, [pc, #16]	@ (800f6b8 <HAL_RCC_GetPCLK2Freq+0x28>)
 800f6a6:	5ccb      	ldrb	r3, [r1, r3]
 800f6a8:	f003 031f 	and.w	r3, r3, #31
 800f6ac:	fa22 f303 	lsr.w	r3, r2, r3
#else
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE2) >> RCC_CDCFGR2_CDPPRE2_Pos]) & 0x1FU));
#endif
}
 800f6b0:	4618      	mov	r0, r3
 800f6b2:	bd80      	pop	{r7, pc}
 800f6b4:	58024400 	.word	0x58024400
 800f6b8:	0801fd18 	.word	0x0801fd18

0800f6bc <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency: Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 800f6bc:	b480      	push	{r7}
 800f6be:	b083      	sub	sp, #12
 800f6c0:	af00      	add	r7, sp, #0
 800f6c2:	6078      	str	r0, [r7, #4]
 800f6c4:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_D1PCLK1 | RCC_CLOCKTYPE_PCLK1 |
 800f6c6:	687b      	ldr	r3, [r7, #4]
 800f6c8:	223f      	movs	r2, #63	@ 0x3f
 800f6ca:	601a      	str	r2, [r3, #0]
                                 RCC_CLOCKTYPE_PCLK2 |  RCC_CLOCKTYPE_D3PCLK1  ;

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 800f6cc:	4b1a      	ldr	r3, [pc, #104]	@ (800f738 <HAL_RCC_GetClockConfig+0x7c>)
 800f6ce:	691b      	ldr	r3, [r3, #16]
 800f6d0:	f003 0207 	and.w	r2, r3, #7
 800f6d4:	687b      	ldr	r3, [r7, #4]
 800f6d6:	605a      	str	r2, [r3, #4]

#if defined(RCC_D1CFGR_D1CPRE)
  /* Get the SYSCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKDivider = (uint32_t)(RCC->D1CFGR & RCC_D1CFGR_D1CPRE);
 800f6d8:	4b17      	ldr	r3, [pc, #92]	@ (800f738 <HAL_RCC_GetClockConfig+0x7c>)
 800f6da:	699b      	ldr	r3, [r3, #24]
 800f6dc:	f403 6270 	and.w	r2, r3, #3840	@ 0xf00
 800f6e0:	687b      	ldr	r3, [r7, #4]
 800f6e2:	609a      	str	r2, [r3, #8]

  /* Get the D1HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->D1CFGR & RCC_D1CFGR_HPRE);
 800f6e4:	4b14      	ldr	r3, [pc, #80]	@ (800f738 <HAL_RCC_GetClockConfig+0x7c>)
 800f6e6:	699b      	ldr	r3, [r3, #24]
 800f6e8:	f003 020f 	and.w	r2, r3, #15
 800f6ec:	687b      	ldr	r3, [r7, #4]
 800f6ee:	60da      	str	r2, [r3, #12]

  /* Get the APB3 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB3CLKDivider = (uint32_t)(RCC->D1CFGR & RCC_D1CFGR_D1PPRE);
 800f6f0:	4b11      	ldr	r3, [pc, #68]	@ (800f738 <HAL_RCC_GetClockConfig+0x7c>)
 800f6f2:	699b      	ldr	r3, [r3, #24]
 800f6f4:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 800f6f8:	687b      	ldr	r3, [r7, #4]
 800f6fa:	611a      	str	r2, [r3, #16]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->D2CFGR & RCC_D2CFGR_D2PPRE1);
 800f6fc:	4b0e      	ldr	r3, [pc, #56]	@ (800f738 <HAL_RCC_GetClockConfig+0x7c>)
 800f6fe:	69db      	ldr	r3, [r3, #28]
 800f700:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 800f704:	687b      	ldr	r3, [r7, #4]
 800f706:	615a      	str	r2, [r3, #20]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)(RCC->D2CFGR & RCC_D2CFGR_D2PPRE2);
 800f708:	4b0b      	ldr	r3, [pc, #44]	@ (800f738 <HAL_RCC_GetClockConfig+0x7c>)
 800f70a:	69db      	ldr	r3, [r3, #28]
 800f70c:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 800f710:	687b      	ldr	r3, [r7, #4]
 800f712:	619a      	str	r2, [r3, #24]

  /* Get the APB4 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB4CLKDivider = (uint32_t)(RCC->D3CFGR & RCC_D3CFGR_D3PPRE);
 800f714:	4b08      	ldr	r3, [pc, #32]	@ (800f738 <HAL_RCC_GetClockConfig+0x7c>)
 800f716:	6a1b      	ldr	r3, [r3, #32]
 800f718:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 800f71c:	687b      	ldr	r3, [r7, #4]
 800f71e:	61da      	str	r2, [r3, #28]
  /* Get the APB4 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB4CLKDivider = (uint32_t)(RCC->SRDCFGR & RCC_SRDCFGR_SRDPPRE);
#endif

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 800f720:	4b06      	ldr	r3, [pc, #24]	@ (800f73c <HAL_RCC_GetClockConfig+0x80>)
 800f722:	681b      	ldr	r3, [r3, #0]
 800f724:	f003 020f 	and.w	r2, r3, #15
 800f728:	683b      	ldr	r3, [r7, #0]
 800f72a:	601a      	str	r2, [r3, #0]
}
 800f72c:	bf00      	nop
 800f72e:	370c      	adds	r7, #12
 800f730:	46bd      	mov	sp, r7
 800f732:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f736:	4770      	bx	lr
 800f738:	58024400 	.word	0x58024400
 800f73c:	52002000 	.word	0x52002000

0800f740 <HAL_RCCEx_PeriphCLKConfig>:
  * (*) : Available on some STM32H7 lines only.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800f740:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800f744:	b0c6      	sub	sp, #280	@ 0x118
 800f746:	af00      	add	r7, sp, #0
 800f748:	f8c7 0104 	str.w	r0, [r7, #260]	@ 0x104
  uint32_t tmpreg;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 800f74c:	2300      	movs	r3, #0
 800f74e:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 800f752:	2300      	movs	r3, #0
 800f754:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116

  /*---------------------------- SPDIFRX configuration -------------------------------*/

  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 800f758:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800f75c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f760:	f002 6400 	and.w	r4, r2, #134217728	@ 0x8000000
 800f764:	2500      	movs	r5, #0
 800f766:	ea54 0305 	orrs.w	r3, r4, r5
 800f76a:	d049      	beq.n	800f800 <HAL_RCCEx_PeriphCLKConfig+0xc0>
  {

    switch (PeriphClkInit->SpdifrxClockSelection)
 800f76c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800f770:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800f772:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 800f776:	d02f      	beq.n	800f7d8 <HAL_RCCEx_PeriphCLKConfig+0x98>
 800f778:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 800f77c:	d828      	bhi.n	800f7d0 <HAL_RCCEx_PeriphCLKConfig+0x90>
 800f77e:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800f782:	d01a      	beq.n	800f7ba <HAL_RCCEx_PeriphCLKConfig+0x7a>
 800f784:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800f788:	d822      	bhi.n	800f7d0 <HAL_RCCEx_PeriphCLKConfig+0x90>
 800f78a:	2b00      	cmp	r3, #0
 800f78c:	d003      	beq.n	800f796 <HAL_RCCEx_PeriphCLKConfig+0x56>
 800f78e:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800f792:	d007      	beq.n	800f7a4 <HAL_RCCEx_PeriphCLKConfig+0x64>
 800f794:	e01c      	b.n	800f7d0 <HAL_RCCEx_PeriphCLKConfig+0x90>
    {
      case RCC_SPDIFRXCLKSOURCE_PLL:      /* PLL is used as clock source for SPDIFRX*/
        /* Enable PLL1Q Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800f796:	4bab      	ldr	r3, [pc, #684]	@ (800fa44 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 800f798:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800f79a:	4aaa      	ldr	r2, [pc, #680]	@ (800fa44 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 800f79c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800f7a0:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 800f7a2:	e01a      	b.n	800f7da <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL2: /* PLL2 is used as clock source for SPDIFRX*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 800f7a4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800f7a8:	3308      	adds	r3, #8
 800f7aa:	2102      	movs	r1, #2
 800f7ac:	4618      	mov	r0, r3
 800f7ae:	f002 fa49 	bl	8011c44 <RCCEx_PLL2_Config>
 800f7b2:	4603      	mov	r3, r0
 800f7b4:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 800f7b8:	e00f      	b.n	800f7da <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPDIFRX*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800f7ba:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800f7be:	3328      	adds	r3, #40	@ 0x28
 800f7c0:	2102      	movs	r1, #2
 800f7c2:	4618      	mov	r0, r3
 800f7c4:	f002 faf0 	bl	8011da8 <RCCEx_PLL3_Config>
 800f7c8:	4603      	mov	r3, r0
 800f7ca:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 800f7ce:	e004      	b.n	800f7da <HAL_RCCEx_PeriphCLKConfig+0x9a>
        /* Internal OSC clock is used as source of SPDIFRX clock*/
        /* SPDIFRX clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800f7d0:	2301      	movs	r3, #1
 800f7d2:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 800f7d6:	e000      	b.n	800f7da <HAL_RCCEx_PeriphCLKConfig+0x9a>
        break;
 800f7d8:	bf00      	nop
    }

    if (ret == HAL_OK)
 800f7da:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800f7de:	2b00      	cmp	r3, #0
 800f7e0:	d10a      	bne.n	800f7f8 <HAL_RCCEx_PeriphCLKConfig+0xb8>
    {
      /* Set the source of SPDIFRX clock*/
      __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifrxClockSelection);
 800f7e2:	4b98      	ldr	r3, [pc, #608]	@ (800fa44 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 800f7e4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800f7e6:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 800f7ea:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800f7ee:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800f7f0:	4a94      	ldr	r2, [pc, #592]	@ (800fa44 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 800f7f2:	430b      	orrs	r3, r1
 800f7f4:	6513      	str	r3, [r2, #80]	@ 0x50
 800f7f6:	e003      	b.n	800f800 <HAL_RCCEx_PeriphCLKConfig+0xc0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800f7f8:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800f7fc:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*---------------------------- SAI1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 800f800:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800f804:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f808:	f402 7880 	and.w	r8, r2, #256	@ 0x100
 800f80c:	f04f 0900 	mov.w	r9, #0
 800f810:	ea58 0309 	orrs.w	r3, r8, r9
 800f814:	d047      	beq.n	800f8a6 <HAL_RCCEx_PeriphCLKConfig+0x166>
  {
    switch (PeriphClkInit->Sai1ClockSelection)
 800f816:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800f81a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800f81c:	2b04      	cmp	r3, #4
 800f81e:	d82a      	bhi.n	800f876 <HAL_RCCEx_PeriphCLKConfig+0x136>
 800f820:	a201      	add	r2, pc, #4	@ (adr r2, 800f828 <HAL_RCCEx_PeriphCLKConfig+0xe8>)
 800f822:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800f826:	bf00      	nop
 800f828:	0800f83d 	.word	0x0800f83d
 800f82c:	0800f84b 	.word	0x0800f84b
 800f830:	0800f861 	.word	0x0800f861
 800f834:	0800f87f 	.word	0x0800f87f
 800f838:	0800f87f 	.word	0x0800f87f
    {
      case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800f83c:	4b81      	ldr	r3, [pc, #516]	@ (800fa44 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 800f83e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800f840:	4a80      	ldr	r2, [pc, #512]	@ (800fa44 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 800f842:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800f846:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800f848:	e01a      	b.n	800f880 <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800f84a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800f84e:	3308      	adds	r3, #8
 800f850:	2100      	movs	r1, #0
 800f852:	4618      	mov	r0, r3
 800f854:	f002 f9f6 	bl	8011c44 <RCCEx_PLL2_Config>
 800f858:	4603      	mov	r3, r0
 800f85a:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800f85e:	e00f      	b.n	800f880 <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 800f860:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800f864:	3328      	adds	r3, #40	@ 0x28
 800f866:	2100      	movs	r1, #0
 800f868:	4618      	mov	r0, r3
 800f86a:	f002 fa9d 	bl	8011da8 <RCCEx_PLL3_Config>
 800f86e:	4603      	mov	r3, r0
 800f870:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800f874:	e004      	b.n	800f880 <HAL_RCCEx_PeriphCLKConfig+0x140>
        /* HSI, HSE, or CSI oscillator is used as source of SAI1 clock */
        /* SAI1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800f876:	2301      	movs	r3, #1
 800f878:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 800f87c:	e000      	b.n	800f880 <HAL_RCCEx_PeriphCLKConfig+0x140>
        break;
 800f87e:	bf00      	nop
    }

    if (ret == HAL_OK)
 800f880:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800f884:	2b00      	cmp	r3, #0
 800f886:	d10a      	bne.n	800f89e <HAL_RCCEx_PeriphCLKConfig+0x15e>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 800f888:	4b6e      	ldr	r3, [pc, #440]	@ (800fa44 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 800f88a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800f88c:	f023 0107 	bic.w	r1, r3, #7
 800f890:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800f894:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800f896:	4a6b      	ldr	r2, [pc, #428]	@ (800fa44 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 800f898:	430b      	orrs	r3, r1
 800f89a:	6513      	str	r3, [r2, #80]	@ 0x50
 800f89c:	e003      	b.n	800f8a6 <HAL_RCCEx_PeriphCLKConfig+0x166>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800f89e:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800f8a2:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
  }
#endif  /*SAI2B*/

#if defined(SAI4)
  /*---------------------------- SAI4A configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4A) == RCC_PERIPHCLK_SAI4A)
 800f8a6:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800f8aa:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f8ae:	f402 6a80 	and.w	sl, r2, #1024	@ 0x400
 800f8b2:	f04f 0b00 	mov.w	fp, #0
 800f8b6:	ea5a 030b 	orrs.w	r3, sl, fp
 800f8ba:	d05b      	beq.n	800f974 <HAL_RCCEx_PeriphCLKConfig+0x234>
  {
    switch (PeriphClkInit->Sai4AClockSelection)
 800f8bc:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800f8c0:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 800f8c4:	f5b3 0f20 	cmp.w	r3, #10485760	@ 0xa00000
 800f8c8:	d03b      	beq.n	800f942 <HAL_RCCEx_PeriphCLKConfig+0x202>
 800f8ca:	f5b3 0f20 	cmp.w	r3, #10485760	@ 0xa00000
 800f8ce:	d834      	bhi.n	800f93a <HAL_RCCEx_PeriphCLKConfig+0x1fa>
 800f8d0:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800f8d4:	d037      	beq.n	800f946 <HAL_RCCEx_PeriphCLKConfig+0x206>
 800f8d6:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800f8da:	d82e      	bhi.n	800f93a <HAL_RCCEx_PeriphCLKConfig+0x1fa>
 800f8dc:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 800f8e0:	d033      	beq.n	800f94a <HAL_RCCEx_PeriphCLKConfig+0x20a>
 800f8e2:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 800f8e6:	d828      	bhi.n	800f93a <HAL_RCCEx_PeriphCLKConfig+0x1fa>
 800f8e8:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800f8ec:	d01a      	beq.n	800f924 <HAL_RCCEx_PeriphCLKConfig+0x1e4>
 800f8ee:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800f8f2:	d822      	bhi.n	800f93a <HAL_RCCEx_PeriphCLKConfig+0x1fa>
 800f8f4:	2b00      	cmp	r3, #0
 800f8f6:	d003      	beq.n	800f900 <HAL_RCCEx_PeriphCLKConfig+0x1c0>
 800f8f8:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800f8fc:	d007      	beq.n	800f90e <HAL_RCCEx_PeriphCLKConfig+0x1ce>
 800f8fe:	e01c      	b.n	800f93a <HAL_RCCEx_PeriphCLKConfig+0x1fa>
    {
      case RCC_SAI4ACLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800f900:	4b50      	ldr	r3, [pc, #320]	@ (800fa44 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 800f902:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800f904:	4a4f      	ldr	r2, [pc, #316]	@ (800fa44 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 800f906:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800f90a:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800f90c:	e01e      	b.n	800f94c <HAL_RCCEx_PeriphCLKConfig+0x20c>

      case RCC_SAI4ACLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800f90e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800f912:	3308      	adds	r3, #8
 800f914:	2100      	movs	r1, #0
 800f916:	4618      	mov	r0, r3
 800f918:	f002 f994 	bl	8011c44 <RCCEx_PLL2_Config>
 800f91c:	4603      	mov	r3, r0
 800f91e:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 800f922:	e013      	b.n	800f94c <HAL_RCCEx_PeriphCLKConfig+0x20c>

      case RCC_SAI4ACLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 800f924:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800f928:	3328      	adds	r3, #40	@ 0x28
 800f92a:	2100      	movs	r1, #0
 800f92c:	4618      	mov	r0, r3
 800f92e:	f002 fa3b 	bl	8011da8 <RCCEx_PLL3_Config>
 800f932:	4603      	mov	r3, r0
 800f934:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800f938:	e008      	b.n	800f94c <HAL_RCCEx_PeriphCLKConfig+0x20c>
        /* SAI4A clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 800f93a:	2301      	movs	r3, #1
 800f93c:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 800f940:	e004      	b.n	800f94c <HAL_RCCEx_PeriphCLKConfig+0x20c>
        break;
 800f942:	bf00      	nop
 800f944:	e002      	b.n	800f94c <HAL_RCCEx_PeriphCLKConfig+0x20c>
        break;
 800f946:	bf00      	nop
 800f948:	e000      	b.n	800f94c <HAL_RCCEx_PeriphCLKConfig+0x20c>
        break;
 800f94a:	bf00      	nop
    }

    if (ret == HAL_OK)
 800f94c:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800f950:	2b00      	cmp	r3, #0
 800f952:	d10b      	bne.n	800f96c <HAL_RCCEx_PeriphCLKConfig+0x22c>
    {
      /* Set the source of SAI4A clock*/
      __HAL_RCC_SAI4A_CONFIG(PeriphClkInit->Sai4AClockSelection);
 800f954:	4b3b      	ldr	r3, [pc, #236]	@ (800fa44 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 800f956:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800f958:	f423 0160 	bic.w	r1, r3, #14680064	@ 0xe00000
 800f95c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800f960:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 800f964:	4a37      	ldr	r2, [pc, #220]	@ (800fa44 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 800f966:	430b      	orrs	r3, r1
 800f968:	6593      	str	r3, [r2, #88]	@ 0x58
 800f96a:	e003      	b.n	800f974 <HAL_RCCEx_PeriphCLKConfig+0x234>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800f96c:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800f970:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }
  /*---------------------------- SAI4B configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4B) == RCC_PERIPHCLK_SAI4B)
 800f974:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800f978:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f97c:	f402 6300 	and.w	r3, r2, #2048	@ 0x800
 800f980:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
 800f984:	2300      	movs	r3, #0
 800f986:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
 800f98a:	e9d7 123e 	ldrd	r1, r2, [r7, #248]	@ 0xf8
 800f98e:	460b      	mov	r3, r1
 800f990:	4313      	orrs	r3, r2
 800f992:	d05d      	beq.n	800fa50 <HAL_RCCEx_PeriphCLKConfig+0x310>
  {
    switch (PeriphClkInit->Sai4BClockSelection)
 800f994:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800f998:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 800f99c:	f1b3 6fa0 	cmp.w	r3, #83886080	@ 0x5000000
 800f9a0:	d03b      	beq.n	800fa1a <HAL_RCCEx_PeriphCLKConfig+0x2da>
 800f9a2:	f1b3 6fa0 	cmp.w	r3, #83886080	@ 0x5000000
 800f9a6:	d834      	bhi.n	800fa12 <HAL_RCCEx_PeriphCLKConfig+0x2d2>
 800f9a8:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800f9ac:	d037      	beq.n	800fa1e <HAL_RCCEx_PeriphCLKConfig+0x2de>
 800f9ae:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800f9b2:	d82e      	bhi.n	800fa12 <HAL_RCCEx_PeriphCLKConfig+0x2d2>
 800f9b4:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 800f9b8:	d033      	beq.n	800fa22 <HAL_RCCEx_PeriphCLKConfig+0x2e2>
 800f9ba:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 800f9be:	d828      	bhi.n	800fa12 <HAL_RCCEx_PeriphCLKConfig+0x2d2>
 800f9c0:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800f9c4:	d01a      	beq.n	800f9fc <HAL_RCCEx_PeriphCLKConfig+0x2bc>
 800f9c6:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800f9ca:	d822      	bhi.n	800fa12 <HAL_RCCEx_PeriphCLKConfig+0x2d2>
 800f9cc:	2b00      	cmp	r3, #0
 800f9ce:	d003      	beq.n	800f9d8 <HAL_RCCEx_PeriphCLKConfig+0x298>
 800f9d0:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800f9d4:	d007      	beq.n	800f9e6 <HAL_RCCEx_PeriphCLKConfig+0x2a6>
 800f9d6:	e01c      	b.n	800fa12 <HAL_RCCEx_PeriphCLKConfig+0x2d2>
    {
      case RCC_SAI4BCLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800f9d8:	4b1a      	ldr	r3, [pc, #104]	@ (800fa44 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 800f9da:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800f9dc:	4a19      	ldr	r2, [pc, #100]	@ (800fa44 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 800f9de:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800f9e2:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800f9e4:	e01e      	b.n	800fa24 <HAL_RCCEx_PeriphCLKConfig+0x2e4>

      case RCC_SAI4BCLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800f9e6:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800f9ea:	3308      	adds	r3, #8
 800f9ec:	2100      	movs	r1, #0
 800f9ee:	4618      	mov	r0, r3
 800f9f0:	f002 f928 	bl	8011c44 <RCCEx_PLL2_Config>
 800f9f4:	4603      	mov	r3, r0
 800f9f6:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 800f9fa:	e013      	b.n	800fa24 <HAL_RCCEx_PeriphCLKConfig+0x2e4>

      case RCC_SAI4BCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 800f9fc:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800fa00:	3328      	adds	r3, #40	@ 0x28
 800fa02:	2100      	movs	r1, #0
 800fa04:	4618      	mov	r0, r3
 800fa06:	f002 f9cf 	bl	8011da8 <RCCEx_PLL3_Config>
 800fa0a:	4603      	mov	r3, r0
 800fa0c:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800fa10:	e008      	b.n	800fa24 <HAL_RCCEx_PeriphCLKConfig+0x2e4>
        /* SAI4B clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 800fa12:	2301      	movs	r3, #1
 800fa14:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 800fa18:	e004      	b.n	800fa24 <HAL_RCCEx_PeriphCLKConfig+0x2e4>
        break;
 800fa1a:	bf00      	nop
 800fa1c:	e002      	b.n	800fa24 <HAL_RCCEx_PeriphCLKConfig+0x2e4>
        break;
 800fa1e:	bf00      	nop
 800fa20:	e000      	b.n	800fa24 <HAL_RCCEx_PeriphCLKConfig+0x2e4>
        break;
 800fa22:	bf00      	nop
    }

    if (ret == HAL_OK)
 800fa24:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800fa28:	2b00      	cmp	r3, #0
 800fa2a:	d10d      	bne.n	800fa48 <HAL_RCCEx_PeriphCLKConfig+0x308>
    {
      /* Set the source of SAI4B clock*/
      __HAL_RCC_SAI4B_CONFIG(PeriphClkInit->Sai4BClockSelection);
 800fa2c:	4b05      	ldr	r3, [pc, #20]	@ (800fa44 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 800fa2e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800fa30:	f023 61e0 	bic.w	r1, r3, #117440512	@ 0x7000000
 800fa34:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800fa38:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 800fa3c:	4a01      	ldr	r2, [pc, #4]	@ (800fa44 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 800fa3e:	430b      	orrs	r3, r1
 800fa40:	6593      	str	r3, [r2, #88]	@ 0x58
 800fa42:	e005      	b.n	800fa50 <HAL_RCCEx_PeriphCLKConfig+0x310>
 800fa44:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 800fa48:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800fa4c:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
  }
#endif  /*QUADSPI*/

#if defined(OCTOSPI1) || defined(OCTOSPI2)
  /*---------------------------- OCTOSPI configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_OSPI) == RCC_PERIPHCLK_OSPI)
 800fa50:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800fa54:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fa58:	f002 7300 	and.w	r3, r2, #33554432	@ 0x2000000
 800fa5c:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
 800fa60:	2300      	movs	r3, #0
 800fa62:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
 800fa66:	e9d7 123c 	ldrd	r1, r2, [r7, #240]	@ 0xf0
 800fa6a:	460b      	mov	r3, r1
 800fa6c:	4313      	orrs	r3, r2
 800fa6e:	d03a      	beq.n	800fae6 <HAL_RCCEx_PeriphCLKConfig+0x3a6>
  {
    switch (PeriphClkInit->OspiClockSelection)
 800fa70:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800fa74:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800fa76:	2b30      	cmp	r3, #48	@ 0x30
 800fa78:	d01f      	beq.n	800faba <HAL_RCCEx_PeriphCLKConfig+0x37a>
 800fa7a:	2b30      	cmp	r3, #48	@ 0x30
 800fa7c:	d819      	bhi.n	800fab2 <HAL_RCCEx_PeriphCLKConfig+0x372>
 800fa7e:	2b20      	cmp	r3, #32
 800fa80:	d00c      	beq.n	800fa9c <HAL_RCCEx_PeriphCLKConfig+0x35c>
 800fa82:	2b20      	cmp	r3, #32
 800fa84:	d815      	bhi.n	800fab2 <HAL_RCCEx_PeriphCLKConfig+0x372>
 800fa86:	2b00      	cmp	r3, #0
 800fa88:	d019      	beq.n	800fabe <HAL_RCCEx_PeriphCLKConfig+0x37e>
 800fa8a:	2b10      	cmp	r3, #16
 800fa8c:	d111      	bne.n	800fab2 <HAL_RCCEx_PeriphCLKConfig+0x372>
    {
      case RCC_OSPICLKSOURCE_PLL:      /* PLL is used as clock source for OSPI*/
        /* Enable OSPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800fa8e:	4baa      	ldr	r3, [pc, #680]	@ (800fd38 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 800fa90:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800fa92:	4aa9      	ldr	r2, [pc, #676]	@ (800fd38 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 800fa94:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800fa98:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* OSPI clock source configuration done later after clock selection check */
        break;
 800fa9a:	e011      	b.n	800fac0 <HAL_RCCEx_PeriphCLKConfig+0x380>

      case RCC_OSPICLKSOURCE_PLL2: /* PLL2 is used as clock source for OSPI*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 800fa9c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800faa0:	3308      	adds	r3, #8
 800faa2:	2102      	movs	r1, #2
 800faa4:	4618      	mov	r0, r3
 800faa6:	f002 f8cd 	bl	8011c44 <RCCEx_PLL2_Config>
 800faaa:	4603      	mov	r3, r0
 800faac:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* OSPI clock source configuration done later after clock selection check */
        break;
 800fab0:	e006      	b.n	800fac0 <HAL_RCCEx_PeriphCLKConfig+0x380>
      case RCC_OSPICLKSOURCE_HCLK:
        /* HCLK clock selected as OSPI kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 800fab2:	2301      	movs	r3, #1
 800fab4:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 800fab8:	e002      	b.n	800fac0 <HAL_RCCEx_PeriphCLKConfig+0x380>
        break;
 800faba:	bf00      	nop
 800fabc:	e000      	b.n	800fac0 <HAL_RCCEx_PeriphCLKConfig+0x380>
        break;
 800fabe:	bf00      	nop
    }

    if (ret == HAL_OK)
 800fac0:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800fac4:	2b00      	cmp	r3, #0
 800fac6:	d10a      	bne.n	800fade <HAL_RCCEx_PeriphCLKConfig+0x39e>
    {
      /* Set the source of OSPI clock*/
      __HAL_RCC_OSPI_CONFIG(PeriphClkInit->OspiClockSelection);
 800fac8:	4b9b      	ldr	r3, [pc, #620]	@ (800fd38 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 800faca:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800facc:	f023 0130 	bic.w	r1, r3, #48	@ 0x30
 800fad0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800fad4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800fad6:	4a98      	ldr	r2, [pc, #608]	@ (800fd38 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 800fad8:	430b      	orrs	r3, r1
 800fada:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800fadc:	e003      	b.n	800fae6 <HAL_RCCEx_PeriphCLKConfig+0x3a6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800fade:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800fae2:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }
#endif  /*OCTOSPI*/

  /*---------------------------- SPI1/2/3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI123) == RCC_PERIPHCLK_SPI123)
 800fae6:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800faea:	e9d3 2300 	ldrd	r2, r3, [r3]
 800faee:	f402 5380 	and.w	r3, r2, #4096	@ 0x1000
 800faf2:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 800faf6:	2300      	movs	r3, #0
 800faf8:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
 800fafc:	e9d7 123a 	ldrd	r1, r2, [r7, #232]	@ 0xe8
 800fb00:	460b      	mov	r3, r1
 800fb02:	4313      	orrs	r3, r2
 800fb04:	d051      	beq.n	800fbaa <HAL_RCCEx_PeriphCLKConfig+0x46a>
  {
    switch (PeriphClkInit->Spi123ClockSelection)
 800fb06:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800fb0a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800fb0c:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800fb10:	d035      	beq.n	800fb7e <HAL_RCCEx_PeriphCLKConfig+0x43e>
 800fb12:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800fb16:	d82e      	bhi.n	800fb76 <HAL_RCCEx_PeriphCLKConfig+0x436>
 800fb18:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 800fb1c:	d031      	beq.n	800fb82 <HAL_RCCEx_PeriphCLKConfig+0x442>
 800fb1e:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 800fb22:	d828      	bhi.n	800fb76 <HAL_RCCEx_PeriphCLKConfig+0x436>
 800fb24:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800fb28:	d01a      	beq.n	800fb60 <HAL_RCCEx_PeriphCLKConfig+0x420>
 800fb2a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800fb2e:	d822      	bhi.n	800fb76 <HAL_RCCEx_PeriphCLKConfig+0x436>
 800fb30:	2b00      	cmp	r3, #0
 800fb32:	d003      	beq.n	800fb3c <HAL_RCCEx_PeriphCLKConfig+0x3fc>
 800fb34:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800fb38:	d007      	beq.n	800fb4a <HAL_RCCEx_PeriphCLKConfig+0x40a>
 800fb3a:	e01c      	b.n	800fb76 <HAL_RCCEx_PeriphCLKConfig+0x436>
    {
      case RCC_SPI123CLKSOURCE_PLL:      /* PLL is used as clock source for SPI1/2/3 */
        /* Enable SPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800fb3c:	4b7e      	ldr	r3, [pc, #504]	@ (800fd38 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 800fb3e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800fb40:	4a7d      	ldr	r2, [pc, #500]	@ (800fd38 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 800fb42:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800fb46:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 800fb48:	e01c      	b.n	800fb84 <HAL_RCCEx_PeriphCLKConfig+0x444>

      case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800fb4a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800fb4e:	3308      	adds	r3, #8
 800fb50:	2100      	movs	r1, #0
 800fb52:	4618      	mov	r0, r3
 800fb54:	f002 f876 	bl	8011c44 <RCCEx_PLL2_Config>
 800fb58:	4603      	mov	r3, r0
 800fb5a:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 800fb5e:	e011      	b.n	800fb84 <HAL_RCCEx_PeriphCLKConfig+0x444>

      case RCC_SPI123CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 800fb60:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800fb64:	3328      	adds	r3, #40	@ 0x28
 800fb66:	2100      	movs	r1, #0
 800fb68:	4618      	mov	r0, r3
 800fb6a:	f002 f91d 	bl	8011da8 <RCCEx_PLL3_Config>
 800fb6e:	4603      	mov	r3, r0
 800fb70:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 800fb74:	e006      	b.n	800fb84 <HAL_RCCEx_PeriphCLKConfig+0x444>
        /* HSI, HSE, or CSI oscillator is used as source of SPI1/2/3 clock */
        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800fb76:	2301      	movs	r3, #1
 800fb78:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 800fb7c:	e002      	b.n	800fb84 <HAL_RCCEx_PeriphCLKConfig+0x444>
        break;
 800fb7e:	bf00      	nop
 800fb80:	e000      	b.n	800fb84 <HAL_RCCEx_PeriphCLKConfig+0x444>
        break;
 800fb82:	bf00      	nop
    }

    if (ret == HAL_OK)
 800fb84:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800fb88:	2b00      	cmp	r3, #0
 800fb8a:	d10a      	bne.n	800fba2 <HAL_RCCEx_PeriphCLKConfig+0x462>
    {
      /* Set the source of SPI1/2/3 clock*/
      __HAL_RCC_SPI123_CONFIG(PeriphClkInit->Spi123ClockSelection);
 800fb8c:	4b6a      	ldr	r3, [pc, #424]	@ (800fd38 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 800fb8e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800fb90:	f423 41e0 	bic.w	r1, r3, #28672	@ 0x7000
 800fb94:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800fb98:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800fb9a:	4a67      	ldr	r2, [pc, #412]	@ (800fd38 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 800fb9c:	430b      	orrs	r3, r1
 800fb9e:	6513      	str	r3, [r2, #80]	@ 0x50
 800fba0:	e003      	b.n	800fbaa <HAL_RCCEx_PeriphCLKConfig+0x46a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800fba2:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800fba6:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*---------------------------- SPI4/5 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI45) == RCC_PERIPHCLK_SPI45)
 800fbaa:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800fbae:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fbb2:	f402 5300 	and.w	r3, r2, #8192	@ 0x2000
 800fbb6:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 800fbba:	2300      	movs	r3, #0
 800fbbc:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 800fbc0:	e9d7 1238 	ldrd	r1, r2, [r7, #224]	@ 0xe0
 800fbc4:	460b      	mov	r3, r1
 800fbc6:	4313      	orrs	r3, r2
 800fbc8:	d053      	beq.n	800fc72 <HAL_RCCEx_PeriphCLKConfig+0x532>
  {
    switch (PeriphClkInit->Spi45ClockSelection)
 800fbca:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800fbce:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800fbd0:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800fbd4:	d033      	beq.n	800fc3e <HAL_RCCEx_PeriphCLKConfig+0x4fe>
 800fbd6:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800fbda:	d82c      	bhi.n	800fc36 <HAL_RCCEx_PeriphCLKConfig+0x4f6>
 800fbdc:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800fbe0:	d02f      	beq.n	800fc42 <HAL_RCCEx_PeriphCLKConfig+0x502>
 800fbe2:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800fbe6:	d826      	bhi.n	800fc36 <HAL_RCCEx_PeriphCLKConfig+0x4f6>
 800fbe8:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 800fbec:	d02b      	beq.n	800fc46 <HAL_RCCEx_PeriphCLKConfig+0x506>
 800fbee:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 800fbf2:	d820      	bhi.n	800fc36 <HAL_RCCEx_PeriphCLKConfig+0x4f6>
 800fbf4:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800fbf8:	d012      	beq.n	800fc20 <HAL_RCCEx_PeriphCLKConfig+0x4e0>
 800fbfa:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800fbfe:	d81a      	bhi.n	800fc36 <HAL_RCCEx_PeriphCLKConfig+0x4f6>
 800fc00:	2b00      	cmp	r3, #0
 800fc02:	d022      	beq.n	800fc4a <HAL_RCCEx_PeriphCLKConfig+0x50a>
 800fc04:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800fc08:	d115      	bne.n	800fc36 <HAL_RCCEx_PeriphCLKConfig+0x4f6>
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI45CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI4/5 */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800fc0a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800fc0e:	3308      	adds	r3, #8
 800fc10:	2101      	movs	r1, #1
 800fc12:	4618      	mov	r0, r3
 800fc14:	f002 f816 	bl	8011c44 <RCCEx_PLL2_Config>
 800fc18:	4603      	mov	r3, r0
 800fc1a:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 800fc1e:	e015      	b.n	800fc4c <HAL_RCCEx_PeriphCLKConfig+0x50c>
      case RCC_SPI45CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800fc20:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800fc24:	3328      	adds	r3, #40	@ 0x28
 800fc26:	2101      	movs	r1, #1
 800fc28:	4618      	mov	r0, r3
 800fc2a:	f002 f8bd 	bl	8011da8 <RCCEx_PLL3_Config>
 800fc2e:	4603      	mov	r3, r0
 800fc30:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 800fc34:	e00a      	b.n	800fc4c <HAL_RCCEx_PeriphCLKConfig+0x50c>
        /* HSE,  oscillator is used as source of SPI4/5 clock */
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800fc36:	2301      	movs	r3, #1
 800fc38:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 800fc3c:	e006      	b.n	800fc4c <HAL_RCCEx_PeriphCLKConfig+0x50c>
        break;
 800fc3e:	bf00      	nop
 800fc40:	e004      	b.n	800fc4c <HAL_RCCEx_PeriphCLKConfig+0x50c>
        break;
 800fc42:	bf00      	nop
 800fc44:	e002      	b.n	800fc4c <HAL_RCCEx_PeriphCLKConfig+0x50c>
        break;
 800fc46:	bf00      	nop
 800fc48:	e000      	b.n	800fc4c <HAL_RCCEx_PeriphCLKConfig+0x50c>
        break;
 800fc4a:	bf00      	nop
    }

    if (ret == HAL_OK)
 800fc4c:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800fc50:	2b00      	cmp	r3, #0
 800fc52:	d10a      	bne.n	800fc6a <HAL_RCCEx_PeriphCLKConfig+0x52a>
    {
      /* Set the source of SPI4/5 clock*/
      __HAL_RCC_SPI45_CONFIG(PeriphClkInit->Spi45ClockSelection);
 800fc54:	4b38      	ldr	r3, [pc, #224]	@ (800fd38 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 800fc56:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800fc58:	f423 21e0 	bic.w	r1, r3, #458752	@ 0x70000
 800fc5c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800fc60:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800fc62:	4a35      	ldr	r2, [pc, #212]	@ (800fd38 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 800fc64:	430b      	orrs	r3, r1
 800fc66:	6513      	str	r3, [r2, #80]	@ 0x50
 800fc68:	e003      	b.n	800fc72 <HAL_RCCEx_PeriphCLKConfig+0x532>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800fc6a:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800fc6e:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*---------------------------- SPI6 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI6) == RCC_PERIPHCLK_SPI6)
 800fc72:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800fc76:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fc7a:	f402 4380 	and.w	r3, r2, #16384	@ 0x4000
 800fc7e:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 800fc82:	2300      	movs	r3, #0
 800fc84:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
 800fc88:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 800fc8c:	460b      	mov	r3, r1
 800fc8e:	4313      	orrs	r3, r2
 800fc90:	d058      	beq.n	800fd44 <HAL_RCCEx_PeriphCLKConfig+0x604>
  {
    switch (PeriphClkInit->Spi6ClockSelection)
 800fc92:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800fc96:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 800fc9a:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800fc9e:	d033      	beq.n	800fd08 <HAL_RCCEx_PeriphCLKConfig+0x5c8>
 800fca0:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800fca4:	d82c      	bhi.n	800fd00 <HAL_RCCEx_PeriphCLKConfig+0x5c0>
 800fca6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800fcaa:	d02f      	beq.n	800fd0c <HAL_RCCEx_PeriphCLKConfig+0x5cc>
 800fcac:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800fcb0:	d826      	bhi.n	800fd00 <HAL_RCCEx_PeriphCLKConfig+0x5c0>
 800fcb2:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 800fcb6:	d02b      	beq.n	800fd10 <HAL_RCCEx_PeriphCLKConfig+0x5d0>
 800fcb8:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 800fcbc:	d820      	bhi.n	800fd00 <HAL_RCCEx_PeriphCLKConfig+0x5c0>
 800fcbe:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800fcc2:	d012      	beq.n	800fcea <HAL_RCCEx_PeriphCLKConfig+0x5aa>
 800fcc4:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800fcc8:	d81a      	bhi.n	800fd00 <HAL_RCCEx_PeriphCLKConfig+0x5c0>
 800fcca:	2b00      	cmp	r3, #0
 800fccc:	d022      	beq.n	800fd14 <HAL_RCCEx_PeriphCLKConfig+0x5d4>
 800fcce:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800fcd2:	d115      	bne.n	800fd00 <HAL_RCCEx_PeriphCLKConfig+0x5c0>
        /* SPI6 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI6*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800fcd4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800fcd8:	3308      	adds	r3, #8
 800fcda:	2101      	movs	r1, #1
 800fcdc:	4618      	mov	r0, r3
 800fcde:	f001 ffb1 	bl	8011c44 <RCCEx_PLL2_Config>
 800fce2:	4603      	mov	r3, r0
 800fce4:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SPI6 clock source configuration done later after clock selection check */
        break;
 800fce8:	e015      	b.n	800fd16 <HAL_RCCEx_PeriphCLKConfig+0x5d6>
      case RCC_SPI6CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI6*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800fcea:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800fcee:	3328      	adds	r3, #40	@ 0x28
 800fcf0:	2101      	movs	r1, #1
 800fcf2:	4618      	mov	r0, r3
 800fcf4:	f002 f858 	bl	8011da8 <RCCEx_PLL3_Config>
 800fcf8:	4603      	mov	r3, r0
 800fcfa:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        /* SPI6 clock source configuration done later after clock selection check */
        break;
 800fcfe:	e00a      	b.n	800fd16 <HAL_RCCEx_PeriphCLKConfig+0x5d6>
        /* SPI6 clock source configuration done later after clock selection check */
        break;
#endif

      default:
        ret = HAL_ERROR;
 800fd00:	2301      	movs	r3, #1
 800fd02:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 800fd06:	e006      	b.n	800fd16 <HAL_RCCEx_PeriphCLKConfig+0x5d6>
        break;
 800fd08:	bf00      	nop
 800fd0a:	e004      	b.n	800fd16 <HAL_RCCEx_PeriphCLKConfig+0x5d6>
        break;
 800fd0c:	bf00      	nop
 800fd0e:	e002      	b.n	800fd16 <HAL_RCCEx_PeriphCLKConfig+0x5d6>
        break;
 800fd10:	bf00      	nop
 800fd12:	e000      	b.n	800fd16 <HAL_RCCEx_PeriphCLKConfig+0x5d6>
        break;
 800fd14:	bf00      	nop
    }

    if (ret == HAL_OK)
 800fd16:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800fd1a:	2b00      	cmp	r3, #0
 800fd1c:	d10e      	bne.n	800fd3c <HAL_RCCEx_PeriphCLKConfig+0x5fc>
    {
      /* Set the source of SPI6 clock*/
      __HAL_RCC_SPI6_CONFIG(PeriphClkInit->Spi6ClockSelection);
 800fd1e:	4b06      	ldr	r3, [pc, #24]	@ (800fd38 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 800fd20:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800fd22:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 800fd26:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800fd2a:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 800fd2e:	4a02      	ldr	r2, [pc, #8]	@ (800fd38 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 800fd30:	430b      	orrs	r3, r1
 800fd32:	6593      	str	r3, [r2, #88]	@ 0x58
 800fd34:	e006      	b.n	800fd44 <HAL_RCCEx_PeriphCLKConfig+0x604>
 800fd36:	bf00      	nop
 800fd38:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 800fd3c:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800fd40:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
  }
#endif /*DSI*/

#if defined(FDCAN1) || defined(FDCAN2)
  /*---------------------------- FDCAN configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 800fd44:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800fd48:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fd4c:	f402 4300 	and.w	r3, r2, #32768	@ 0x8000
 800fd50:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 800fd54:	2300      	movs	r3, #0
 800fd56:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
 800fd5a:	e9d7 1234 	ldrd	r1, r2, [r7, #208]	@ 0xd0
 800fd5e:	460b      	mov	r3, r1
 800fd60:	4313      	orrs	r3, r2
 800fd62:	d037      	beq.n	800fdd4 <HAL_RCCEx_PeriphCLKConfig+0x694>
  {
    switch (PeriphClkInit->FdcanClockSelection)
 800fd64:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800fd68:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800fd6a:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800fd6e:	d00e      	beq.n	800fd8e <HAL_RCCEx_PeriphCLKConfig+0x64e>
 800fd70:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800fd74:	d816      	bhi.n	800fda4 <HAL_RCCEx_PeriphCLKConfig+0x664>
 800fd76:	2b00      	cmp	r3, #0
 800fd78:	d018      	beq.n	800fdac <HAL_RCCEx_PeriphCLKConfig+0x66c>
 800fd7a:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800fd7e:	d111      	bne.n	800fda4 <HAL_RCCEx_PeriphCLKConfig+0x664>
    {
      case RCC_FDCANCLKSOURCE_PLL:      /* PLL is used as clock source for FDCAN*/
        /* Enable FDCAN Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800fd80:	4bc4      	ldr	r3, [pc, #784]	@ (8010094 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800fd82:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800fd84:	4ac3      	ldr	r2, [pc, #780]	@ (8010094 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800fd86:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800fd8a:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 800fd8c:	e00f      	b.n	800fdae <HAL_RCCEx_PeriphCLKConfig+0x66e>

      case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is used as clock source for FDCAN*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800fd8e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800fd92:	3308      	adds	r3, #8
 800fd94:	2101      	movs	r1, #1
 800fd96:	4618      	mov	r0, r3
 800fd98:	f001 ff54 	bl	8011c44 <RCCEx_PLL2_Config>
 800fd9c:	4603      	mov	r3, r0
 800fd9e:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 800fda2:	e004      	b.n	800fdae <HAL_RCCEx_PeriphCLKConfig+0x66e>
        /* HSE is used as clock source for FDCAN*/
        /* FDCAN clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800fda4:	2301      	movs	r3, #1
 800fda6:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 800fdaa:	e000      	b.n	800fdae <HAL_RCCEx_PeriphCLKConfig+0x66e>
        break;
 800fdac:	bf00      	nop
    }

    if (ret == HAL_OK)
 800fdae:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800fdb2:	2b00      	cmp	r3, #0
 800fdb4:	d10a      	bne.n	800fdcc <HAL_RCCEx_PeriphCLKConfig+0x68c>
    {
      /* Set the source of FDCAN clock*/
      __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 800fdb6:	4bb7      	ldr	r3, [pc, #732]	@ (8010094 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800fdb8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800fdba:	f023 5140 	bic.w	r1, r3, #805306368	@ 0x30000000
 800fdbe:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800fdc2:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800fdc4:	4ab3      	ldr	r2, [pc, #716]	@ (8010094 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800fdc6:	430b      	orrs	r3, r1
 800fdc8:	6513      	str	r3, [r2, #80]	@ 0x50
 800fdca:	e003      	b.n	800fdd4 <HAL_RCCEx_PeriphCLKConfig+0x694>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800fdcc:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800fdd0:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }
#endif /*FDCAN1 || FDCAN2*/

  /*---------------------------- FMC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMC) == RCC_PERIPHCLK_FMC)
 800fdd4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800fdd8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fddc:	f002 7380 	and.w	r3, r2, #16777216	@ 0x1000000
 800fde0:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 800fde4:	2300      	movs	r3, #0
 800fde6:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 800fdea:	e9d7 1232 	ldrd	r1, r2, [r7, #200]	@ 0xc8
 800fdee:	460b      	mov	r3, r1
 800fdf0:	4313      	orrs	r3, r2
 800fdf2:	d039      	beq.n	800fe68 <HAL_RCCEx_PeriphCLKConfig+0x728>
  {
    switch (PeriphClkInit->FmcClockSelection)
 800fdf4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800fdf8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800fdfa:	2b03      	cmp	r3, #3
 800fdfc:	d81c      	bhi.n	800fe38 <HAL_RCCEx_PeriphCLKConfig+0x6f8>
 800fdfe:	a201      	add	r2, pc, #4	@ (adr r2, 800fe04 <HAL_RCCEx_PeriphCLKConfig+0x6c4>)
 800fe00:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800fe04:	0800fe41 	.word	0x0800fe41
 800fe08:	0800fe15 	.word	0x0800fe15
 800fe0c:	0800fe23 	.word	0x0800fe23
 800fe10:	0800fe41 	.word	0x0800fe41
    {
      case RCC_FMCCLKSOURCE_PLL:      /* PLL is used as clock source for FMC*/
        /* Enable FMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800fe14:	4b9f      	ldr	r3, [pc, #636]	@ (8010094 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800fe16:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800fe18:	4a9e      	ldr	r2, [pc, #632]	@ (8010094 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800fe1a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800fe1e:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* FMC clock source configuration done later after clock selection check */
        break;
 800fe20:	e00f      	b.n	800fe42 <HAL_RCCEx_PeriphCLKConfig+0x702>

      case RCC_FMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for FMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 800fe22:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800fe26:	3308      	adds	r3, #8
 800fe28:	2102      	movs	r1, #2
 800fe2a:	4618      	mov	r0, r3
 800fe2c:	f001 ff0a 	bl	8011c44 <RCCEx_PLL2_Config>
 800fe30:	4603      	mov	r3, r0
 800fe32:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* FMC clock source configuration done later after clock selection check */
        break;
 800fe36:	e004      	b.n	800fe42 <HAL_RCCEx_PeriphCLKConfig+0x702>
      case RCC_FMCCLKSOURCE_HCLK:
        /* D1/CD HCLK  clock selected as FMC kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 800fe38:	2301      	movs	r3, #1
 800fe3a:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 800fe3e:	e000      	b.n	800fe42 <HAL_RCCEx_PeriphCLKConfig+0x702>
        break;
 800fe40:	bf00      	nop
    }

    if (ret == HAL_OK)
 800fe42:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800fe46:	2b00      	cmp	r3, #0
 800fe48:	d10a      	bne.n	800fe60 <HAL_RCCEx_PeriphCLKConfig+0x720>
    {
      /* Set the source of FMC clock*/
      __HAL_RCC_FMC_CONFIG(PeriphClkInit->FmcClockSelection);
 800fe4a:	4b92      	ldr	r3, [pc, #584]	@ (8010094 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800fe4c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800fe4e:	f023 0103 	bic.w	r1, r3, #3
 800fe52:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800fe56:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800fe58:	4a8e      	ldr	r2, [pc, #568]	@ (8010094 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800fe5a:	430b      	orrs	r3, r1
 800fe5c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800fe5e:	e003      	b.n	800fe68 <HAL_RCCEx_PeriphCLKConfig+0x728>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800fe60:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800fe64:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*---------------------------- RTC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 800fe68:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800fe6c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fe70:	f402 0380 	and.w	r3, r2, #4194304	@ 0x400000
 800fe74:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 800fe78:	2300      	movs	r3, #0
 800fe7a:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 800fe7e:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 800fe82:	460b      	mov	r3, r1
 800fe84:	4313      	orrs	r3, r2
 800fe86:	f000 8099 	beq.w	800ffbc <HAL_RCCEx_PeriphCLKConfig+0x87c>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800fe8a:	4b83      	ldr	r3, [pc, #524]	@ (8010098 <HAL_RCCEx_PeriphCLKConfig+0x958>)
 800fe8c:	681b      	ldr	r3, [r3, #0]
 800fe8e:	4a82      	ldr	r2, [pc, #520]	@ (8010098 <HAL_RCCEx_PeriphCLKConfig+0x958>)
 800fe90:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800fe94:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 800fe96:	f7f5 ff2b 	bl	8005cf0 <HAL_GetTick>
 800fe9a:	f8c7 0110 	str.w	r0, [r7, #272]	@ 0x110

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800fe9e:	e00b      	b.n	800feb8 <HAL_RCCEx_PeriphCLKConfig+0x778>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800fea0:	f7f5 ff26 	bl	8005cf0 <HAL_GetTick>
 800fea4:	4602      	mov	r2, r0
 800fea6:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
 800feaa:	1ad3      	subs	r3, r2, r3
 800feac:	2b64      	cmp	r3, #100	@ 0x64
 800feae:	d903      	bls.n	800feb8 <HAL_RCCEx_PeriphCLKConfig+0x778>
      {
        ret = HAL_TIMEOUT;
 800feb0:	2303      	movs	r3, #3
 800feb2:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 800feb6:	e005      	b.n	800fec4 <HAL_RCCEx_PeriphCLKConfig+0x784>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800feb8:	4b77      	ldr	r3, [pc, #476]	@ (8010098 <HAL_RCCEx_PeriphCLKConfig+0x958>)
 800feba:	681b      	ldr	r3, [r3, #0]
 800febc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800fec0:	2b00      	cmp	r3, #0
 800fec2:	d0ed      	beq.n	800fea0 <HAL_RCCEx_PeriphCLKConfig+0x760>
      }
    }

    if (ret == HAL_OK)
 800fec4:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800fec8:	2b00      	cmp	r3, #0
 800feca:	d173      	bne.n	800ffb4 <HAL_RCCEx_PeriphCLKConfig+0x874>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if ((RCC->BDCR & RCC_BDCR_RTCSEL) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL))
 800fecc:	4b71      	ldr	r3, [pc, #452]	@ (8010094 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800fece:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 800fed0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800fed4:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 800fed8:	4053      	eors	r3, r2
 800feda:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800fede:	2b00      	cmp	r3, #0
 800fee0:	d015      	beq.n	800ff0e <HAL_RCCEx_PeriphCLKConfig+0x7ce>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpreg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 800fee2:	4b6c      	ldr	r3, [pc, #432]	@ (8010094 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800fee4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800fee6:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800feea:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 800feee:	4b69      	ldr	r3, [pc, #420]	@ (8010094 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800fef0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800fef2:	4a68      	ldr	r2, [pc, #416]	@ (8010094 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800fef4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800fef8:	6713      	str	r3, [r2, #112]	@ 0x70
        __HAL_RCC_BACKUPRESET_RELEASE();
 800fefa:	4b66      	ldr	r3, [pc, #408]	@ (8010094 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800fefc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800fefe:	4a65      	ldr	r2, [pc, #404]	@ (8010094 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800ff00:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800ff04:	6713      	str	r3, [r2, #112]	@ 0x70
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpreg;
 800ff06:	4a63      	ldr	r2, [pc, #396]	@ (8010094 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800ff08:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 800ff0c:	6713      	str	r3, [r2, #112]	@ 0x70
      }

      /* If LSE is selected as RTC clock source (and enabled prior to Backup Domain reset), wait for LSE reactivation */
      if (PeriphClkInit->RTCClockSelection == RCC_RTCCLKSOURCE_LSE)
 800ff0e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800ff12:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 800ff16:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800ff1a:	d118      	bne.n	800ff4e <HAL_RCCEx_PeriphCLKConfig+0x80e>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800ff1c:	f7f5 fee8 	bl	8005cf0 <HAL_GetTick>
 800ff20:	f8c7 0110 	str.w	r0, [r7, #272]	@ 0x110

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800ff24:	e00d      	b.n	800ff42 <HAL_RCCEx_PeriphCLKConfig+0x802>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800ff26:	f7f5 fee3 	bl	8005cf0 <HAL_GetTick>
 800ff2a:	4602      	mov	r2, r0
 800ff2c:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
 800ff30:	1ad2      	subs	r2, r2, r3
 800ff32:	f241 3388 	movw	r3, #5000	@ 0x1388
 800ff36:	429a      	cmp	r2, r3
 800ff38:	d903      	bls.n	800ff42 <HAL_RCCEx_PeriphCLKConfig+0x802>
          {
            ret = HAL_TIMEOUT;
 800ff3a:	2303      	movs	r3, #3
 800ff3c:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
            break;
 800ff40:	e005      	b.n	800ff4e <HAL_RCCEx_PeriphCLKConfig+0x80e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800ff42:	4b54      	ldr	r3, [pc, #336]	@ (8010094 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800ff44:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800ff46:	f003 0302 	and.w	r3, r3, #2
 800ff4a:	2b00      	cmp	r3, #0
 800ff4c:	d0eb      	beq.n	800ff26 <HAL_RCCEx_PeriphCLKConfig+0x7e6>
          }
        }
      }

      if (ret == HAL_OK)
 800ff4e:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800ff52:	2b00      	cmp	r3, #0
 800ff54:	d129      	bne.n	800ffaa <HAL_RCCEx_PeriphCLKConfig+0x86a>
      {
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800ff56:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800ff5a:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 800ff5e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800ff62:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800ff66:	d10e      	bne.n	800ff86 <HAL_RCCEx_PeriphCLKConfig+0x846>
 800ff68:	4b4a      	ldr	r3, [pc, #296]	@ (8010094 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800ff6a:	691b      	ldr	r3, [r3, #16]
 800ff6c:	f423 517c 	bic.w	r1, r3, #16128	@ 0x3f00
 800ff70:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800ff74:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 800ff78:	091a      	lsrs	r2, r3, #4
 800ff7a:	4b48      	ldr	r3, [pc, #288]	@ (801009c <HAL_RCCEx_PeriphCLKConfig+0x95c>)
 800ff7c:	4013      	ands	r3, r2
 800ff7e:	4a45      	ldr	r2, [pc, #276]	@ (8010094 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800ff80:	430b      	orrs	r3, r1
 800ff82:	6113      	str	r3, [r2, #16]
 800ff84:	e005      	b.n	800ff92 <HAL_RCCEx_PeriphCLKConfig+0x852>
 800ff86:	4b43      	ldr	r3, [pc, #268]	@ (8010094 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800ff88:	691b      	ldr	r3, [r3, #16]
 800ff8a:	4a42      	ldr	r2, [pc, #264]	@ (8010094 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800ff8c:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 800ff90:	6113      	str	r3, [r2, #16]
 800ff92:	4b40      	ldr	r3, [pc, #256]	@ (8010094 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800ff94:	6f19      	ldr	r1, [r3, #112]	@ 0x70
 800ff96:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800ff9a:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 800ff9e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800ffa2:	4a3c      	ldr	r2, [pc, #240]	@ (8010094 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800ffa4:	430b      	orrs	r3, r1
 800ffa6:	6713      	str	r3, [r2, #112]	@ 0x70
 800ffa8:	e008      	b.n	800ffbc <HAL_RCCEx_PeriphCLKConfig+0x87c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 800ffaa:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800ffae:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
 800ffb2:	e003      	b.n	800ffbc <HAL_RCCEx_PeriphCLKConfig+0x87c>
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 800ffb4:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800ffb8:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }


  /*-------------------------- USART1/6 configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART16) == RCC_PERIPHCLK_USART16)
 800ffbc:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800ffc0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ffc4:	f002 0301 	and.w	r3, r2, #1
 800ffc8:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 800ffcc:	2300      	movs	r3, #0
 800ffce:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
 800ffd2:	e9d7 122e 	ldrd	r1, r2, [r7, #184]	@ 0xb8
 800ffd6:	460b      	mov	r3, r1
 800ffd8:	4313      	orrs	r3, r2
 800ffda:	f000 808f 	beq.w	80100fc <HAL_RCCEx_PeriphCLKConfig+0x9bc>
  {
    switch (PeriphClkInit->Usart16ClockSelection)
 800ffde:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800ffe2:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800ffe4:	2b28      	cmp	r3, #40	@ 0x28
 800ffe6:	d871      	bhi.n	80100cc <HAL_RCCEx_PeriphCLKConfig+0x98c>
 800ffe8:	a201      	add	r2, pc, #4	@ (adr r2, 800fff0 <HAL_RCCEx_PeriphCLKConfig+0x8b0>)
 800ffea:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ffee:	bf00      	nop
 800fff0:	080100d5 	.word	0x080100d5
 800fff4:	080100cd 	.word	0x080100cd
 800fff8:	080100cd 	.word	0x080100cd
 800fffc:	080100cd 	.word	0x080100cd
 8010000:	080100cd 	.word	0x080100cd
 8010004:	080100cd 	.word	0x080100cd
 8010008:	080100cd 	.word	0x080100cd
 801000c:	080100cd 	.word	0x080100cd
 8010010:	080100a1 	.word	0x080100a1
 8010014:	080100cd 	.word	0x080100cd
 8010018:	080100cd 	.word	0x080100cd
 801001c:	080100cd 	.word	0x080100cd
 8010020:	080100cd 	.word	0x080100cd
 8010024:	080100cd 	.word	0x080100cd
 8010028:	080100cd 	.word	0x080100cd
 801002c:	080100cd 	.word	0x080100cd
 8010030:	080100b7 	.word	0x080100b7
 8010034:	080100cd 	.word	0x080100cd
 8010038:	080100cd 	.word	0x080100cd
 801003c:	080100cd 	.word	0x080100cd
 8010040:	080100cd 	.word	0x080100cd
 8010044:	080100cd 	.word	0x080100cd
 8010048:	080100cd 	.word	0x080100cd
 801004c:	080100cd 	.word	0x080100cd
 8010050:	080100d5 	.word	0x080100d5
 8010054:	080100cd 	.word	0x080100cd
 8010058:	080100cd 	.word	0x080100cd
 801005c:	080100cd 	.word	0x080100cd
 8010060:	080100cd 	.word	0x080100cd
 8010064:	080100cd 	.word	0x080100cd
 8010068:	080100cd 	.word	0x080100cd
 801006c:	080100cd 	.word	0x080100cd
 8010070:	080100d5 	.word	0x080100d5
 8010074:	080100cd 	.word	0x080100cd
 8010078:	080100cd 	.word	0x080100cd
 801007c:	080100cd 	.word	0x080100cd
 8010080:	080100cd 	.word	0x080100cd
 8010084:	080100cd 	.word	0x080100cd
 8010088:	080100cd 	.word	0x080100cd
 801008c:	080100cd 	.word	0x080100cd
 8010090:	080100d5 	.word	0x080100d5
 8010094:	58024400 	.word	0x58024400
 8010098:	58024800 	.word	0x58024800
 801009c:	00ffffcf 	.word	0x00ffffcf
      case RCC_USART16CLKSOURCE_PCLK2: /* CD/D2 PCLK2 as clock source for USART1/6 */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      case RCC_USART16CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART1/6 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 80100a0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80100a4:	3308      	adds	r3, #8
 80100a6:	2101      	movs	r1, #1
 80100a8:	4618      	mov	r0, r3
 80100aa:	f001 fdcb 	bl	8011c44 <RCCEx_PLL2_Config>
 80100ae:	4603      	mov	r3, r0
 80100b0:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 80100b4:	e00f      	b.n	80100d6 <HAL_RCCEx_PeriphCLKConfig+0x996>

      case RCC_USART16CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART1/6 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 80100b6:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80100ba:	3328      	adds	r3, #40	@ 0x28
 80100bc:	2101      	movs	r1, #1
 80100be:	4618      	mov	r0, r3
 80100c0:	f001 fe72 	bl	8011da8 <RCCEx_PLL3_Config>
 80100c4:	4603      	mov	r3, r0
 80100c6:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 80100ca:	e004      	b.n	80100d6 <HAL_RCCEx_PeriphCLKConfig+0x996>
        /* LSE,  oscillator is used as source of USART1/6 clock */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80100cc:	2301      	movs	r3, #1
 80100ce:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 80100d2:	e000      	b.n	80100d6 <HAL_RCCEx_PeriphCLKConfig+0x996>
        break;
 80100d4:	bf00      	nop
    }

    if (ret == HAL_OK)
 80100d6:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80100da:	2b00      	cmp	r3, #0
 80100dc:	d10a      	bne.n	80100f4 <HAL_RCCEx_PeriphCLKConfig+0x9b4>
    {
      /* Set the source of USART1/6 clock */
      __HAL_RCC_USART16_CONFIG(PeriphClkInit->Usart16ClockSelection);
 80100de:	4bbf      	ldr	r3, [pc, #764]	@ (80103dc <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 80100e0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80100e2:	f023 0138 	bic.w	r1, r3, #56	@ 0x38
 80100e6:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80100ea:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80100ec:	4abb      	ldr	r2, [pc, #748]	@ (80103dc <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 80100ee:	430b      	orrs	r3, r1
 80100f0:	6553      	str	r3, [r2, #84]	@ 0x54
 80100f2:	e003      	b.n	80100fc <HAL_RCCEx_PeriphCLKConfig+0x9bc>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80100f4:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80100f8:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*-------------------------- USART2/3/4/5/7/8 Configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART234578) == RCC_PERIPHCLK_USART234578)
 80100fc:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8010100:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010104:	f002 0302 	and.w	r3, r2, #2
 8010108:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 801010c:	2300      	movs	r3, #0
 801010e:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8010112:	e9d7 122c 	ldrd	r1, r2, [r7, #176]	@ 0xb0
 8010116:	460b      	mov	r3, r1
 8010118:	4313      	orrs	r3, r2
 801011a:	d041      	beq.n	80101a0 <HAL_RCCEx_PeriphCLKConfig+0xa60>
  {
    switch (PeriphClkInit->Usart234578ClockSelection)
 801011c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8010120:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8010122:	2b05      	cmp	r3, #5
 8010124:	d824      	bhi.n	8010170 <HAL_RCCEx_PeriphCLKConfig+0xa30>
 8010126:	a201      	add	r2, pc, #4	@ (adr r2, 801012c <HAL_RCCEx_PeriphCLKConfig+0x9ec>)
 8010128:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801012c:	08010179 	.word	0x08010179
 8010130:	08010145 	.word	0x08010145
 8010134:	0801015b 	.word	0x0801015b
 8010138:	08010179 	.word	0x08010179
 801013c:	08010179 	.word	0x08010179
 8010140:	08010179 	.word	0x08010179
      case RCC_USART234578CLKSOURCE_PCLK1: /* CD/D2 PCLK1 as clock source for USART2/3/4/5/7/8 */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      case RCC_USART234578CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8010144:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8010148:	3308      	adds	r3, #8
 801014a:	2101      	movs	r1, #1
 801014c:	4618      	mov	r0, r3
 801014e:	f001 fd79 	bl	8011c44 <RCCEx_PLL2_Config>
 8010152:	4603      	mov	r3, r0
 8010154:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 8010158:	e00f      	b.n	801017a <HAL_RCCEx_PeriphCLKConfig+0xa3a>

      case RCC_USART234578CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 801015a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 801015e:	3328      	adds	r3, #40	@ 0x28
 8010160:	2101      	movs	r1, #1
 8010162:	4618      	mov	r0, r3
 8010164:	f001 fe20 	bl	8011da8 <RCCEx_PLL3_Config>
 8010168:	4603      	mov	r3, r0
 801016a:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 801016e:	e004      	b.n	801017a <HAL_RCCEx_PeriphCLKConfig+0xa3a>
        /* LSE,  oscillator is used as source of USART2/3/4/5/7/8 clock */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8010170:	2301      	movs	r3, #1
 8010172:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8010176:	e000      	b.n	801017a <HAL_RCCEx_PeriphCLKConfig+0xa3a>
        break;
 8010178:	bf00      	nop
    }

    if (ret == HAL_OK)
 801017a:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 801017e:	2b00      	cmp	r3, #0
 8010180:	d10a      	bne.n	8010198 <HAL_RCCEx_PeriphCLKConfig+0xa58>
    {
      /* Set the source of USART2/3/4/5/7/8 clock */
      __HAL_RCC_USART234578_CONFIG(PeriphClkInit->Usart234578ClockSelection);
 8010182:	4b96      	ldr	r3, [pc, #600]	@ (80103dc <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 8010184:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8010186:	f023 0107 	bic.w	r1, r3, #7
 801018a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 801018e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8010190:	4a92      	ldr	r2, [pc, #584]	@ (80103dc <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 8010192:	430b      	orrs	r3, r1
 8010194:	6553      	str	r3, [r2, #84]	@ 0x54
 8010196:	e003      	b.n	80101a0 <HAL_RCCEx_PeriphCLKConfig+0xa60>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8010198:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 801019c:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*-------------------------- LPUART1 Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 80101a0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80101a4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80101a8:	f002 0304 	and.w	r3, r2, #4
 80101ac:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 80101b0:	2300      	movs	r3, #0
 80101b2:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 80101b6:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 80101ba:	460b      	mov	r3, r1
 80101bc:	4313      	orrs	r3, r2
 80101be:	d044      	beq.n	801024a <HAL_RCCEx_PeriphCLKConfig+0xb0a>
  {
    switch (PeriphClkInit->Lpuart1ClockSelection)
 80101c0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80101c4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80101c8:	2b05      	cmp	r3, #5
 80101ca:	d825      	bhi.n	8010218 <HAL_RCCEx_PeriphCLKConfig+0xad8>
 80101cc:	a201      	add	r2, pc, #4	@ (adr r2, 80101d4 <HAL_RCCEx_PeriphCLKConfig+0xa94>)
 80101ce:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80101d2:	bf00      	nop
 80101d4:	08010221 	.word	0x08010221
 80101d8:	080101ed 	.word	0x080101ed
 80101dc:	08010203 	.word	0x08010203
 80101e0:	08010221 	.word	0x08010221
 80101e4:	08010221 	.word	0x08010221
 80101e8:	08010221 	.word	0x08010221
      case RCC_LPUART1CLKSOURCE_PCLK4: /* SRD/D3 PCLK1 (PCLK4) as clock source for LPUART1 */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPUART1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPUART1 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 80101ec:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80101f0:	3308      	adds	r3, #8
 80101f2:	2101      	movs	r1, #1
 80101f4:	4618      	mov	r0, r3
 80101f6:	f001 fd25 	bl	8011c44 <RCCEx_PLL2_Config>
 80101fa:	4603      	mov	r3, r0
 80101fc:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 8010200:	e00f      	b.n	8010222 <HAL_RCCEx_PeriphCLKConfig+0xae2>

      case RCC_LPUART1CLKSOURCE_PLL3: /* PLL3 is used as clock source for LPUART1 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8010202:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8010206:	3328      	adds	r3, #40	@ 0x28
 8010208:	2101      	movs	r1, #1
 801020a:	4618      	mov	r0, r3
 801020c:	f001 fdcc 	bl	8011da8 <RCCEx_PLL3_Config>
 8010210:	4603      	mov	r3, r0
 8010212:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 8010216:	e004      	b.n	8010222 <HAL_RCCEx_PeriphCLKConfig+0xae2>
        /* LSE,  oscillator is used as source of LPUART1 clock */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8010218:	2301      	movs	r3, #1
 801021a:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 801021e:	e000      	b.n	8010222 <HAL_RCCEx_PeriphCLKConfig+0xae2>
        break;
 8010220:	bf00      	nop
    }

    if (ret == HAL_OK)
 8010222:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8010226:	2b00      	cmp	r3, #0
 8010228:	d10b      	bne.n	8010242 <HAL_RCCEx_PeriphCLKConfig+0xb02>
    {
      /* Set the source of LPUART1 clock */
      __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 801022a:	4b6c      	ldr	r3, [pc, #432]	@ (80103dc <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 801022c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 801022e:	f023 0107 	bic.w	r1, r3, #7
 8010232:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8010236:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 801023a:	4a68      	ldr	r2, [pc, #416]	@ (80103dc <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 801023c:	430b      	orrs	r3, r1
 801023e:	6593      	str	r3, [r2, #88]	@ 0x58
 8010240:	e003      	b.n	801024a <HAL_RCCEx_PeriphCLKConfig+0xb0a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8010242:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8010246:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*---------------------------- LPTIM1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 801024a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 801024e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010252:	f002 0320 	and.w	r3, r2, #32
 8010256:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 801025a:	2300      	movs	r3, #0
 801025c:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 8010260:	e9d7 1228 	ldrd	r1, r2, [r7, #160]	@ 0xa0
 8010264:	460b      	mov	r3, r1
 8010266:	4313      	orrs	r3, r2
 8010268:	d055      	beq.n	8010316 <HAL_RCCEx_PeriphCLKConfig+0xbd6>
  {
    switch (PeriphClkInit->Lptim1ClockSelection)
 801026a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 801026e:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8010272:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8010276:	d033      	beq.n	80102e0 <HAL_RCCEx_PeriphCLKConfig+0xba0>
 8010278:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 801027c:	d82c      	bhi.n	80102d8 <HAL_RCCEx_PeriphCLKConfig+0xb98>
 801027e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8010282:	d02f      	beq.n	80102e4 <HAL_RCCEx_PeriphCLKConfig+0xba4>
 8010284:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8010288:	d826      	bhi.n	80102d8 <HAL_RCCEx_PeriphCLKConfig+0xb98>
 801028a:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 801028e:	d02b      	beq.n	80102e8 <HAL_RCCEx_PeriphCLKConfig+0xba8>
 8010290:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8010294:	d820      	bhi.n	80102d8 <HAL_RCCEx_PeriphCLKConfig+0xb98>
 8010296:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 801029a:	d012      	beq.n	80102c2 <HAL_RCCEx_PeriphCLKConfig+0xb82>
 801029c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80102a0:	d81a      	bhi.n	80102d8 <HAL_RCCEx_PeriphCLKConfig+0xb98>
 80102a2:	2b00      	cmp	r3, #0
 80102a4:	d022      	beq.n	80102ec <HAL_RCCEx_PeriphCLKConfig+0xbac>
 80102a6:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80102aa:	d115      	bne.n	80102d8 <HAL_RCCEx_PeriphCLKConfig+0xb98>
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 80102ac:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80102b0:	3308      	adds	r3, #8
 80102b2:	2100      	movs	r1, #0
 80102b4:	4618      	mov	r0, r3
 80102b6:	f001 fcc5 	bl	8011c44 <RCCEx_PLL2_Config>
 80102ba:	4603      	mov	r3, r0
 80102bc:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 80102c0:	e015      	b.n	80102ee <HAL_RCCEx_PeriphCLKConfig+0xbae>

      case RCC_LPTIM1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 80102c2:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80102c6:	3328      	adds	r3, #40	@ 0x28
 80102c8:	2102      	movs	r1, #2
 80102ca:	4618      	mov	r0, r3
 80102cc:	f001 fd6c 	bl	8011da8 <RCCEx_PLL3_Config>
 80102d0:	4603      	mov	r3, r0
 80102d2:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 80102d6:	e00a      	b.n	80102ee <HAL_RCCEx_PeriphCLKConfig+0xbae>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM1 clock */
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80102d8:	2301      	movs	r3, #1
 80102da:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 80102de:	e006      	b.n	80102ee <HAL_RCCEx_PeriphCLKConfig+0xbae>
        break;
 80102e0:	bf00      	nop
 80102e2:	e004      	b.n	80102ee <HAL_RCCEx_PeriphCLKConfig+0xbae>
        break;
 80102e4:	bf00      	nop
 80102e6:	e002      	b.n	80102ee <HAL_RCCEx_PeriphCLKConfig+0xbae>
        break;
 80102e8:	bf00      	nop
 80102ea:	e000      	b.n	80102ee <HAL_RCCEx_PeriphCLKConfig+0xbae>
        break;
 80102ec:	bf00      	nop
    }

    if (ret == HAL_OK)
 80102ee:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80102f2:	2b00      	cmp	r3, #0
 80102f4:	d10b      	bne.n	801030e <HAL_RCCEx_PeriphCLKConfig+0xbce>
    {
      /* Set the source of LPTIM1 clock*/
      __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 80102f6:	4b39      	ldr	r3, [pc, #228]	@ (80103dc <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 80102f8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80102fa:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 80102fe:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8010302:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8010306:	4a35      	ldr	r2, [pc, #212]	@ (80103dc <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 8010308:	430b      	orrs	r3, r1
 801030a:	6553      	str	r3, [r2, #84]	@ 0x54
 801030c:	e003      	b.n	8010316 <HAL_RCCEx_PeriphCLKConfig+0xbd6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 801030e:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8010312:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*---------------------------- LPTIM2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
 8010316:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 801031a:	e9d3 2300 	ldrd	r2, r3, [r3]
 801031e:	f002 0340 	and.w	r3, r2, #64	@ 0x40
 8010322:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8010326:	2300      	movs	r3, #0
 8010328:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 801032c:	e9d7 1226 	ldrd	r1, r2, [r7, #152]	@ 0x98
 8010330:	460b      	mov	r3, r1
 8010332:	4313      	orrs	r3, r2
 8010334:	d058      	beq.n	80103e8 <HAL_RCCEx_PeriphCLKConfig+0xca8>
  {
    switch (PeriphClkInit->Lptim2ClockSelection)
 8010336:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 801033a:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 801033e:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 8010342:	d033      	beq.n	80103ac <HAL_RCCEx_PeriphCLKConfig+0xc6c>
 8010344:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 8010348:	d82c      	bhi.n	80103a4 <HAL_RCCEx_PeriphCLKConfig+0xc64>
 801034a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 801034e:	d02f      	beq.n	80103b0 <HAL_RCCEx_PeriphCLKConfig+0xc70>
 8010350:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8010354:	d826      	bhi.n	80103a4 <HAL_RCCEx_PeriphCLKConfig+0xc64>
 8010356:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 801035a:	d02b      	beq.n	80103b4 <HAL_RCCEx_PeriphCLKConfig+0xc74>
 801035c:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8010360:	d820      	bhi.n	80103a4 <HAL_RCCEx_PeriphCLKConfig+0xc64>
 8010362:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8010366:	d012      	beq.n	801038e <HAL_RCCEx_PeriphCLKConfig+0xc4e>
 8010368:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 801036c:	d81a      	bhi.n	80103a4 <HAL_RCCEx_PeriphCLKConfig+0xc64>
 801036e:	2b00      	cmp	r3, #0
 8010370:	d022      	beq.n	80103b8 <HAL_RCCEx_PeriphCLKConfig+0xc78>
 8010372:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8010376:	d115      	bne.n	80103a4 <HAL_RCCEx_PeriphCLKConfig+0xc64>
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM2CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8010378:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 801037c:	3308      	adds	r3, #8
 801037e:	2100      	movs	r1, #0
 8010380:	4618      	mov	r0, r3
 8010382:	f001 fc5f 	bl	8011c44 <RCCEx_PLL2_Config>
 8010386:	4603      	mov	r3, r0
 8010388:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 801038c:	e015      	b.n	80103ba <HAL_RCCEx_PeriphCLKConfig+0xc7a>

      case RCC_LPTIM2CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 801038e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8010392:	3328      	adds	r3, #40	@ 0x28
 8010394:	2102      	movs	r1, #2
 8010396:	4618      	mov	r0, r3
 8010398:	f001 fd06 	bl	8011da8 <RCCEx_PLL3_Config>
 801039c:	4603      	mov	r3, r0
 801039e:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 80103a2:	e00a      	b.n	80103ba <HAL_RCCEx_PeriphCLKConfig+0xc7a>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM2 clock */
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80103a4:	2301      	movs	r3, #1
 80103a6:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 80103aa:	e006      	b.n	80103ba <HAL_RCCEx_PeriphCLKConfig+0xc7a>
        break;
 80103ac:	bf00      	nop
 80103ae:	e004      	b.n	80103ba <HAL_RCCEx_PeriphCLKConfig+0xc7a>
        break;
 80103b0:	bf00      	nop
 80103b2:	e002      	b.n	80103ba <HAL_RCCEx_PeriphCLKConfig+0xc7a>
        break;
 80103b4:	bf00      	nop
 80103b6:	e000      	b.n	80103ba <HAL_RCCEx_PeriphCLKConfig+0xc7a>
        break;
 80103b8:	bf00      	nop
    }

    if (ret == HAL_OK)
 80103ba:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80103be:	2b00      	cmp	r3, #0
 80103c0:	d10e      	bne.n	80103e0 <HAL_RCCEx_PeriphCLKConfig+0xca0>
    {
      /* Set the source of LPTIM2 clock*/
      __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 80103c2:	4b06      	ldr	r3, [pc, #24]	@ (80103dc <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 80103c4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80103c6:	f423 51e0 	bic.w	r1, r3, #7168	@ 0x1c00
 80103ca:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80103ce:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80103d2:	4a02      	ldr	r2, [pc, #8]	@ (80103dc <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 80103d4:	430b      	orrs	r3, r1
 80103d6:	6593      	str	r3, [r2, #88]	@ 0x58
 80103d8:	e006      	b.n	80103e8 <HAL_RCCEx_PeriphCLKConfig+0xca8>
 80103da:	bf00      	nop
 80103dc:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 80103e0:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80103e4:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*---------------------------- LPTIM345 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM345) == RCC_PERIPHCLK_LPTIM345)
 80103e8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80103ec:	e9d3 2300 	ldrd	r2, r3, [r3]
 80103f0:	f002 0380 	and.w	r3, r2, #128	@ 0x80
 80103f4:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 80103f8:	2300      	movs	r3, #0
 80103fa:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 80103fe:	e9d7 1224 	ldrd	r1, r2, [r7, #144]	@ 0x90
 8010402:	460b      	mov	r3, r1
 8010404:	4313      	orrs	r3, r2
 8010406:	d055      	beq.n	80104b4 <HAL_RCCEx_PeriphCLKConfig+0xd74>
  {
    switch (PeriphClkInit->Lptim345ClockSelection)
 8010408:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 801040c:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8010410:	f5b3 4f20 	cmp.w	r3, #40960	@ 0xa000
 8010414:	d033      	beq.n	801047e <HAL_RCCEx_PeriphCLKConfig+0xd3e>
 8010416:	f5b3 4f20 	cmp.w	r3, #40960	@ 0xa000
 801041a:	d82c      	bhi.n	8010476 <HAL_RCCEx_PeriphCLKConfig+0xd36>
 801041c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8010420:	d02f      	beq.n	8010482 <HAL_RCCEx_PeriphCLKConfig+0xd42>
 8010422:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8010426:	d826      	bhi.n	8010476 <HAL_RCCEx_PeriphCLKConfig+0xd36>
 8010428:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 801042c:	d02b      	beq.n	8010486 <HAL_RCCEx_PeriphCLKConfig+0xd46>
 801042e:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 8010432:	d820      	bhi.n	8010476 <HAL_RCCEx_PeriphCLKConfig+0xd36>
 8010434:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8010438:	d012      	beq.n	8010460 <HAL_RCCEx_PeriphCLKConfig+0xd20>
 801043a:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 801043e:	d81a      	bhi.n	8010476 <HAL_RCCEx_PeriphCLKConfig+0xd36>
 8010440:	2b00      	cmp	r3, #0
 8010442:	d022      	beq.n	801048a <HAL_RCCEx_PeriphCLKConfig+0xd4a>
 8010444:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8010448:	d115      	bne.n	8010476 <HAL_RCCEx_PeriphCLKConfig+0xd36>
      case RCC_LPTIM345CLKSOURCE_PCLK4:      /* SRD/D3 PCLK1 (PCLK4) as clock source for LPTIM3/4/5 */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM345CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 801044a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 801044e:	3308      	adds	r3, #8
 8010450:	2100      	movs	r1, #0
 8010452:	4618      	mov	r0, r3
 8010454:	f001 fbf6 	bl	8011c44 <RCCEx_PLL2_Config>
 8010458:	4603      	mov	r3, r0
 801045a:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 801045e:	e015      	b.n	801048c <HAL_RCCEx_PeriphCLKConfig+0xd4c>

      case RCC_LPTIM345CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8010460:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8010464:	3328      	adds	r3, #40	@ 0x28
 8010466:	2102      	movs	r1, #2
 8010468:	4618      	mov	r0, r3
 801046a:	f001 fc9d 	bl	8011da8 <RCCEx_PLL3_Config>
 801046e:	4603      	mov	r3, r0
 8010470:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 8010474:	e00a      	b.n	801048c <HAL_RCCEx_PeriphCLKConfig+0xd4c>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM3/4/5 clock */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8010476:	2301      	movs	r3, #1
 8010478:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 801047c:	e006      	b.n	801048c <HAL_RCCEx_PeriphCLKConfig+0xd4c>
        break;
 801047e:	bf00      	nop
 8010480:	e004      	b.n	801048c <HAL_RCCEx_PeriphCLKConfig+0xd4c>
        break;
 8010482:	bf00      	nop
 8010484:	e002      	b.n	801048c <HAL_RCCEx_PeriphCLKConfig+0xd4c>
        break;
 8010486:	bf00      	nop
 8010488:	e000      	b.n	801048c <HAL_RCCEx_PeriphCLKConfig+0xd4c>
        break;
 801048a:	bf00      	nop
    }

    if (ret == HAL_OK)
 801048c:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8010490:	2b00      	cmp	r3, #0
 8010492:	d10b      	bne.n	80104ac <HAL_RCCEx_PeriphCLKConfig+0xd6c>
    {
      /* Set the source of LPTIM3/4/5 clock */
      __HAL_RCC_LPTIM345_CONFIG(PeriphClkInit->Lptim345ClockSelection);
 8010494:	4ba0      	ldr	r3, [pc, #640]	@ (8010718 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 8010496:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8010498:	f423 4160 	bic.w	r1, r3, #57344	@ 0xe000
 801049c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80104a0:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80104a4:	4a9c      	ldr	r2, [pc, #624]	@ (8010718 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 80104a6:	430b      	orrs	r3, r1
 80104a8:	6593      	str	r3, [r2, #88]	@ 0x58
 80104aa:	e003      	b.n	80104b4 <HAL_RCCEx_PeriphCLKConfig+0xd74>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80104ac:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80104b0:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*------------------------------ I2C1/2/3/5* Configuration ------------------------*/
#if defined(I2C5)
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1235) == RCC_PERIPHCLK_I2C1235)
 80104b4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80104b8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80104bc:	f002 0308 	and.w	r3, r2, #8
 80104c0:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 80104c4:	2300      	movs	r3, #0
 80104c6:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 80104ca:	e9d7 1222 	ldrd	r1, r2, [r7, #136]	@ 0x88
 80104ce:	460b      	mov	r3, r1
 80104d0:	4313      	orrs	r3, r2
 80104d2:	d01e      	beq.n	8010512 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1235CLKSOURCE(PeriphClkInit->I2c1235ClockSelection));

    if ((PeriphClkInit->I2c1235ClockSelection) == RCC_I2C1235CLKSOURCE_PLL3)
 80104d4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80104d8:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80104dc:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80104e0:	d10c      	bne.n	80104fc <HAL_RCCEx_PeriphCLKConfig+0xdbc>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 80104e2:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80104e6:	3328      	adds	r3, #40	@ 0x28
 80104e8:	2102      	movs	r1, #2
 80104ea:	4618      	mov	r0, r3
 80104ec:	f001 fc5c 	bl	8011da8 <RCCEx_PLL3_Config>
 80104f0:	4603      	mov	r3, r0
 80104f2:	2b00      	cmp	r3, #0
 80104f4:	d002      	beq.n	80104fc <HAL_RCCEx_PeriphCLKConfig+0xdbc>
      {
        status = HAL_ERROR;
 80104f6:	2301      	movs	r3, #1
 80104f8:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
      }
    }

    __HAL_RCC_I2C1235_CONFIG(PeriphClkInit->I2c1235ClockSelection);
 80104fc:	4b86      	ldr	r3, [pc, #536]	@ (8010718 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 80104fe:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8010500:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8010504:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8010508:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 801050c:	4a82      	ldr	r2, [pc, #520]	@ (8010718 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 801050e:	430b      	orrs	r3, r1
 8010510:	6553      	str	r3, [r2, #84]	@ 0x54

  }
#endif /* I2C5 */

  /*------------------------------ I2C4 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8010512:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8010516:	e9d3 2300 	ldrd	r2, r3, [r3]
 801051a:	f002 0310 	and.w	r3, r2, #16
 801051e:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8010522:	2300      	movs	r3, #0
 8010524:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8010528:	e9d7 1220 	ldrd	r1, r2, [r7, #128]	@ 0x80
 801052c:	460b      	mov	r3, r1
 801052e:	4313      	orrs	r3, r2
 8010530:	d01e      	beq.n	8010570 <HAL_RCCEx_PeriphCLKConfig+0xe30>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    if ((PeriphClkInit->I2c4ClockSelection) == RCC_I2C4CLKSOURCE_PLL3)
 8010532:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8010536:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 801053a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 801053e:	d10c      	bne.n	801055a <HAL_RCCEx_PeriphCLKConfig+0xe1a>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 8010540:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8010544:	3328      	adds	r3, #40	@ 0x28
 8010546:	2102      	movs	r1, #2
 8010548:	4618      	mov	r0, r3
 801054a:	f001 fc2d 	bl	8011da8 <RCCEx_PLL3_Config>
 801054e:	4603      	mov	r3, r0
 8010550:	2b00      	cmp	r3, #0
 8010552:	d002      	beq.n	801055a <HAL_RCCEx_PeriphCLKConfig+0xe1a>
      {
        status = HAL_ERROR;
 8010554:	2301      	movs	r3, #1
 8010556:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
      }
    }

    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 801055a:	4b6f      	ldr	r3, [pc, #444]	@ (8010718 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 801055c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 801055e:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8010562:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8010566:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 801056a:	4a6b      	ldr	r2, [pc, #428]	@ (8010718 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 801056c:	430b      	orrs	r3, r1
 801056e:	6593      	str	r3, [r2, #88]	@ 0x58

  }

  /*---------------------------- ADC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8010570:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8010574:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010578:	f402 2300 	and.w	r3, r2, #524288	@ 0x80000
 801057c:	67bb      	str	r3, [r7, #120]	@ 0x78
 801057e:	2300      	movs	r3, #0
 8010580:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8010582:	e9d7 121e 	ldrd	r1, r2, [r7, #120]	@ 0x78
 8010586:	460b      	mov	r3, r1
 8010588:	4313      	orrs	r3, r2
 801058a:	d03e      	beq.n	801060a <HAL_RCCEx_PeriphCLKConfig+0xeca>
  {
    switch (PeriphClkInit->AdcClockSelection)
 801058c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8010590:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8010594:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8010598:	d022      	beq.n	80105e0 <HAL_RCCEx_PeriphCLKConfig+0xea0>
 801059a:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 801059e:	d81b      	bhi.n	80105d8 <HAL_RCCEx_PeriphCLKConfig+0xe98>
 80105a0:	2b00      	cmp	r3, #0
 80105a2:	d003      	beq.n	80105ac <HAL_RCCEx_PeriphCLKConfig+0xe6c>
 80105a4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80105a8:	d00b      	beq.n	80105c2 <HAL_RCCEx_PeriphCLKConfig+0xe82>
 80105aa:	e015      	b.n	80105d8 <HAL_RCCEx_PeriphCLKConfig+0xe98>
    {

      case RCC_ADCCLKSOURCE_PLL2: /* PLL2 is used as clock source for ADC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 80105ac:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80105b0:	3308      	adds	r3, #8
 80105b2:	2100      	movs	r1, #0
 80105b4:	4618      	mov	r0, r3
 80105b6:	f001 fb45 	bl	8011c44 <RCCEx_PLL2_Config>
 80105ba:	4603      	mov	r3, r0
 80105bc:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* ADC clock source configuration done later after clock selection check */
        break;
 80105c0:	e00f      	b.n	80105e2 <HAL_RCCEx_PeriphCLKConfig+0xea2>

      case RCC_ADCCLKSOURCE_PLL3:  /* PLL3 is used as clock source for ADC*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 80105c2:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80105c6:	3328      	adds	r3, #40	@ 0x28
 80105c8:	2102      	movs	r1, #2
 80105ca:	4618      	mov	r0, r3
 80105cc:	f001 fbec 	bl	8011da8 <RCCEx_PLL3_Config>
 80105d0:	4603      	mov	r3, r0
 80105d2:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* ADC clock source configuration done later after clock selection check */
        break;
 80105d6:	e004      	b.n	80105e2 <HAL_RCCEx_PeriphCLKConfig+0xea2>
        /* HSI, HSE, or CSI oscillator is used as source of ADC clock */
        /* ADC clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80105d8:	2301      	movs	r3, #1
 80105da:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 80105de:	e000      	b.n	80105e2 <HAL_RCCEx_PeriphCLKConfig+0xea2>
        break;
 80105e0:	bf00      	nop
    }

    if (ret == HAL_OK)
 80105e2:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80105e6:	2b00      	cmp	r3, #0
 80105e8:	d10b      	bne.n	8010602 <HAL_RCCEx_PeriphCLKConfig+0xec2>
    {
      /* Set the source of ADC clock*/
      __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 80105ea:	4b4b      	ldr	r3, [pc, #300]	@ (8010718 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 80105ec:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80105ee:	f423 3140 	bic.w	r1, r3, #196608	@ 0x30000
 80105f2:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80105f6:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 80105fa:	4a47      	ldr	r2, [pc, #284]	@ (8010718 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 80105fc:	430b      	orrs	r3, r1
 80105fe:	6593      	str	r3, [r2, #88]	@ 0x58
 8010600:	e003      	b.n	801060a <HAL_RCCEx_PeriphCLKConfig+0xeca>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8010602:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8010606:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*------------------------------ USB Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 801060a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 801060e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010612:	f402 2380 	and.w	r3, r2, #262144	@ 0x40000
 8010616:	673b      	str	r3, [r7, #112]	@ 0x70
 8010618:	2300      	movs	r3, #0
 801061a:	677b      	str	r3, [r7, #116]	@ 0x74
 801061c:	e9d7 121c 	ldrd	r1, r2, [r7, #112]	@ 0x70
 8010620:	460b      	mov	r3, r1
 8010622:	4313      	orrs	r3, r2
 8010624:	d03b      	beq.n	801069e <HAL_RCCEx_PeriphCLKConfig+0xf5e>
  {

    switch (PeriphClkInit->UsbClockSelection)
 8010626:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 801062a:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 801062e:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8010632:	d01f      	beq.n	8010674 <HAL_RCCEx_PeriphCLKConfig+0xf34>
 8010634:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8010638:	d818      	bhi.n	801066c <HAL_RCCEx_PeriphCLKConfig+0xf2c>
 801063a:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 801063e:	d003      	beq.n	8010648 <HAL_RCCEx_PeriphCLKConfig+0xf08>
 8010640:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8010644:	d007      	beq.n	8010656 <HAL_RCCEx_PeriphCLKConfig+0xf16>
 8010646:	e011      	b.n	801066c <HAL_RCCEx_PeriphCLKConfig+0xf2c>
    {
      case RCC_USBCLKSOURCE_PLL:      /* PLL is used as clock source for USB*/
        /* Enable USB Clock output generated form System USB . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8010648:	4b33      	ldr	r3, [pc, #204]	@ (8010718 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 801064a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 801064c:	4a32      	ldr	r2, [pc, #200]	@ (8010718 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 801064e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8010652:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* USB clock source configuration done later after clock selection check */
        break;
 8010654:	e00f      	b.n	8010676 <HAL_RCCEx_PeriphCLKConfig+0xf36>

      case RCC_USBCLKSOURCE_PLL3: /* PLL3 is used as clock source for USB*/

        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8010656:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 801065a:	3328      	adds	r3, #40	@ 0x28
 801065c:	2101      	movs	r1, #1
 801065e:	4618      	mov	r0, r3
 8010660:	f001 fba2 	bl	8011da8 <RCCEx_PLL3_Config>
 8010664:	4603      	mov	r3, r0
 8010666:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* USB clock source configuration done later after clock selection check */
        break;
 801066a:	e004      	b.n	8010676 <HAL_RCCEx_PeriphCLKConfig+0xf36>
        /* HSI48 oscillator is used as source of USB clock */
        /* USB clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 801066c:	2301      	movs	r3, #1
 801066e:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8010672:	e000      	b.n	8010676 <HAL_RCCEx_PeriphCLKConfig+0xf36>
        break;
 8010674:	bf00      	nop
    }

    if (ret == HAL_OK)
 8010676:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 801067a:	2b00      	cmp	r3, #0
 801067c:	d10b      	bne.n	8010696 <HAL_RCCEx_PeriphCLKConfig+0xf56>
    {
      /* Set the source of USB clock*/
      __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 801067e:	4b26      	ldr	r3, [pc, #152]	@ (8010718 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 8010680:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8010682:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 8010686:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 801068a:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 801068e:	4a22      	ldr	r2, [pc, #136]	@ (8010718 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 8010690:	430b      	orrs	r3, r1
 8010692:	6553      	str	r3, [r2, #84]	@ 0x54
 8010694:	e003      	b.n	801069e <HAL_RCCEx_PeriphCLKConfig+0xf5e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8010696:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 801069a:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }

  }

  /*------------------------------------- SDMMC Configuration ------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC) == RCC_PERIPHCLK_SDMMC)
 801069e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80106a2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80106a6:	f402 3380 	and.w	r3, r2, #65536	@ 0x10000
 80106aa:	66bb      	str	r3, [r7, #104]	@ 0x68
 80106ac:	2300      	movs	r3, #0
 80106ae:	66fb      	str	r3, [r7, #108]	@ 0x6c
 80106b0:	e9d7 121a 	ldrd	r1, r2, [r7, #104]	@ 0x68
 80106b4:	460b      	mov	r3, r1
 80106b6:	4313      	orrs	r3, r2
 80106b8:	d034      	beq.n	8010724 <HAL_RCCEx_PeriphCLKConfig+0xfe4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC(PeriphClkInit->SdmmcClockSelection));

    switch (PeriphClkInit->SdmmcClockSelection)
 80106ba:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80106be:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80106c0:	2b00      	cmp	r3, #0
 80106c2:	d003      	beq.n	80106cc <HAL_RCCEx_PeriphCLKConfig+0xf8c>
 80106c4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80106c8:	d007      	beq.n	80106da <HAL_RCCEx_PeriphCLKConfig+0xf9a>
 80106ca:	e011      	b.n	80106f0 <HAL_RCCEx_PeriphCLKConfig+0xfb0>
    {
      case RCC_SDMMCCLKSOURCE_PLL:      /* PLL is used as clock source for SDMMC*/
        /* Enable SDMMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80106cc:	4b12      	ldr	r3, [pc, #72]	@ (8010718 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 80106ce:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80106d0:	4a11      	ldr	r2, [pc, #68]	@ (8010718 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 80106d2:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80106d6:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 80106d8:	e00e      	b.n	80106f8 <HAL_RCCEx_PeriphCLKConfig+0xfb8>

      case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for SDMMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 80106da:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80106de:	3308      	adds	r3, #8
 80106e0:	2102      	movs	r1, #2
 80106e2:	4618      	mov	r0, r3
 80106e4:	f001 faae 	bl	8011c44 <RCCEx_PLL2_Config>
 80106e8:	4603      	mov	r3, r0
 80106ea:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 80106ee:	e003      	b.n	80106f8 <HAL_RCCEx_PeriphCLKConfig+0xfb8>

      default:
        ret = HAL_ERROR;
 80106f0:	2301      	movs	r3, #1
 80106f2:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 80106f6:	bf00      	nop
    }

    if (ret == HAL_OK)
 80106f8:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80106fc:	2b00      	cmp	r3, #0
 80106fe:	d10d      	bne.n	801071c <HAL_RCCEx_PeriphCLKConfig+0xfdc>
    {
      /* Set the source of SDMMC clock*/
      __HAL_RCC_SDMMC_CONFIG(PeriphClkInit->SdmmcClockSelection);
 8010700:	4b05      	ldr	r3, [pc, #20]	@ (8010718 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 8010702:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8010704:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8010708:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 801070c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 801070e:	4a02      	ldr	r2, [pc, #8]	@ (8010718 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 8010710:	430b      	orrs	r3, r1
 8010712:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8010714:	e006      	b.n	8010724 <HAL_RCCEx_PeriphCLKConfig+0xfe4>
 8010716:	bf00      	nop
 8010718:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 801071c:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8010720:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

#if defined(LTDC)
  /*-------------------------------------- LTDC Configuration -----------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 8010724:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8010728:	e9d3 2300 	ldrd	r2, r3, [r3]
 801072c:	f002 5300 	and.w	r3, r2, #536870912	@ 0x20000000
 8010730:	663b      	str	r3, [r7, #96]	@ 0x60
 8010732:	2300      	movs	r3, #0
 8010734:	667b      	str	r3, [r7, #100]	@ 0x64
 8010736:	e9d7 1218 	ldrd	r1, r2, [r7, #96]	@ 0x60
 801073a:	460b      	mov	r3, r1
 801073c:	4313      	orrs	r3, r2
 801073e:	d00c      	beq.n	801075a <HAL_RCCEx_PeriphCLKConfig+0x101a>
  {
    if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 8010740:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8010744:	3328      	adds	r3, #40	@ 0x28
 8010746:	2102      	movs	r1, #2
 8010748:	4618      	mov	r0, r3
 801074a:	f001 fb2d 	bl	8011da8 <RCCEx_PLL3_Config>
 801074e:	4603      	mov	r3, r0
 8010750:	2b00      	cmp	r3, #0
 8010752:	d002      	beq.n	801075a <HAL_RCCEx_PeriphCLKConfig+0x101a>
    {
      status = HAL_ERROR;
 8010754:	2301      	movs	r3, #1
 8010756:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }
#endif /* LTDC */

  /*------------------------------ RNG Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 801075a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 801075e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010762:	f402 3300 	and.w	r3, r2, #131072	@ 0x20000
 8010766:	65bb      	str	r3, [r7, #88]	@ 0x58
 8010768:	2300      	movs	r3, #0
 801076a:	65fb      	str	r3, [r7, #92]	@ 0x5c
 801076c:	e9d7 1216 	ldrd	r1, r2, [r7, #88]	@ 0x58
 8010770:	460b      	mov	r3, r1
 8010772:	4313      	orrs	r3, r2
 8010774:	d036      	beq.n	80107e4 <HAL_RCCEx_PeriphCLKConfig+0x10a4>
  {

    switch (PeriphClkInit->RngClockSelection)
 8010776:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 801077a:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 801077c:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8010780:	d018      	beq.n	80107b4 <HAL_RCCEx_PeriphCLKConfig+0x1074>
 8010782:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8010786:	d811      	bhi.n	80107ac <HAL_RCCEx_PeriphCLKConfig+0x106c>
 8010788:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 801078c:	d014      	beq.n	80107b8 <HAL_RCCEx_PeriphCLKConfig+0x1078>
 801078e:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8010792:	d80b      	bhi.n	80107ac <HAL_RCCEx_PeriphCLKConfig+0x106c>
 8010794:	2b00      	cmp	r3, #0
 8010796:	d011      	beq.n	80107bc <HAL_RCCEx_PeriphCLKConfig+0x107c>
 8010798:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 801079c:	d106      	bne.n	80107ac <HAL_RCCEx_PeriphCLKConfig+0x106c>
    {
      case RCC_RNGCLKSOURCE_PLL:     /* PLL is used as clock source for RNG*/
        /* Enable RNG Clock output generated form System RNG . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 801079e:	4bb7      	ldr	r3, [pc, #732]	@ (8010a7c <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 80107a0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80107a2:	4ab6      	ldr	r2, [pc, #728]	@ (8010a7c <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 80107a4:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80107a8:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* RNG clock source configuration done later after clock selection check */
        break;
 80107aa:	e008      	b.n	80107be <HAL_RCCEx_PeriphCLKConfig+0x107e>
        /* HSI48 oscillator is used as source of RNG clock */
        /* RNG clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80107ac:	2301      	movs	r3, #1
 80107ae:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 80107b2:	e004      	b.n	80107be <HAL_RCCEx_PeriphCLKConfig+0x107e>
        break;
 80107b4:	bf00      	nop
 80107b6:	e002      	b.n	80107be <HAL_RCCEx_PeriphCLKConfig+0x107e>
        break;
 80107b8:	bf00      	nop
 80107ba:	e000      	b.n	80107be <HAL_RCCEx_PeriphCLKConfig+0x107e>
        break;
 80107bc:	bf00      	nop
    }

    if (ret == HAL_OK)
 80107be:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80107c2:	2b00      	cmp	r3, #0
 80107c4:	d10a      	bne.n	80107dc <HAL_RCCEx_PeriphCLKConfig+0x109c>
    {
      /* Set the source of RNG clock*/
      __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 80107c6:	4bad      	ldr	r3, [pc, #692]	@ (8010a7c <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 80107c8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80107ca:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 80107ce:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80107d2:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80107d4:	4aa9      	ldr	r2, [pc, #676]	@ (8010a7c <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 80107d6:	430b      	orrs	r3, r1
 80107d8:	6553      	str	r3, [r2, #84]	@ 0x54
 80107da:	e003      	b.n	80107e4 <HAL_RCCEx_PeriphCLKConfig+0x10a4>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80107dc:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80107e0:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }

  }

  /*------------------------------ SWPMI1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 80107e4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80107e8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80107ec:	f402 1380 	and.w	r3, r2, #1048576	@ 0x100000
 80107f0:	653b      	str	r3, [r7, #80]	@ 0x50
 80107f2:	2300      	movs	r3, #0
 80107f4:	657b      	str	r3, [r7, #84]	@ 0x54
 80107f6:	e9d7 1214 	ldrd	r1, r2, [r7, #80]	@ 0x50
 80107fa:	460b      	mov	r3, r1
 80107fc:	4313      	orrs	r3, r2
 80107fe:	d009      	beq.n	8010814 <HAL_RCCEx_PeriphCLKConfig+0x10d4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 interface clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8010800:	4b9e      	ldr	r3, [pc, #632]	@ (8010a7c <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 8010802:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8010804:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 8010808:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 801080c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 801080e:	4a9b      	ldr	r2, [pc, #620]	@ (8010a7c <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 8010810:	430b      	orrs	r3, r1
 8010812:	6513      	str	r3, [r2, #80]	@ 0x50
    /* Configure the HRTIM1 clock source */
    __HAL_RCC_HRTIM1_CONFIG(PeriphClkInit->Hrtim1ClockSelection);
  }
#endif  /*HRTIM1*/
  /*------------------------------ DFSDM1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8010814:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8010818:	e9d3 2300 	ldrd	r2, r3, [r3]
 801081c:	f402 1300 	and.w	r3, r2, #2097152	@ 0x200000
 8010820:	64bb      	str	r3, [r7, #72]	@ 0x48
 8010822:	2300      	movs	r3, #0
 8010824:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8010826:	e9d7 1212 	ldrd	r1, r2, [r7, #72]	@ 0x48
 801082a:	460b      	mov	r3, r1
 801082c:	4313      	orrs	r3, r2
 801082e:	d009      	beq.n	8010844 <HAL_RCCEx_PeriphCLKConfig+0x1104>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8010830:	4b92      	ldr	r3, [pc, #584]	@ (8010a7c <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 8010832:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8010834:	f023 7180 	bic.w	r1, r3, #16777216	@ 0x1000000
 8010838:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 801083c:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 801083e:	4a8f      	ldr	r2, [pc, #572]	@ (8010a7c <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 8010840:	430b      	orrs	r3, r1
 8010842:	6513      	str	r3, [r2, #80]	@ 0x50
    __HAL_RCC_DFSDM2_CONFIG(PeriphClkInit->Dfsdm2ClockSelection);
  }
#endif  /* DFSDM2 */

  /*------------------------------------ TIM configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == RCC_PERIPHCLK_TIM)
 8010844:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8010848:	e9d3 2300 	ldrd	r2, r3, [r3]
 801084c:	f002 4380 	and.w	r3, r2, #1073741824	@ 0x40000000
 8010850:	643b      	str	r3, [r7, #64]	@ 0x40
 8010852:	2300      	movs	r3, #0
 8010854:	647b      	str	r3, [r7, #68]	@ 0x44
 8010856:	e9d7 1210 	ldrd	r1, r2, [r7, #64]	@ 0x40
 801085a:	460b      	mov	r3, r1
 801085c:	4313      	orrs	r3, r2
 801085e:	d00e      	beq.n	801087e <HAL_RCCEx_PeriphCLKConfig+0x113e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8010860:	4b86      	ldr	r3, [pc, #536]	@ (8010a7c <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 8010862:	691b      	ldr	r3, [r3, #16]
 8010864:	4a85      	ldr	r2, [pc, #532]	@ (8010a7c <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 8010866:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 801086a:	6113      	str	r3, [r2, #16]
 801086c:	4b83      	ldr	r3, [pc, #524]	@ (8010a7c <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 801086e:	6919      	ldr	r1, [r3, #16]
 8010870:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8010874:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8010878:	4a80      	ldr	r2, [pc, #512]	@ (8010a7c <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 801087a:	430b      	orrs	r3, r1
 801087c:	6113      	str	r3, [r2, #16]
  }

  /*------------------------------------ CKPER configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CKPER) == RCC_PERIPHCLK_CKPER)
 801087e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8010882:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010886:	f002 4300 	and.w	r3, r2, #2147483648	@ 0x80000000
 801088a:	63bb      	str	r3, [r7, #56]	@ 0x38
 801088c:	2300      	movs	r3, #0
 801088e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8010890:	e9d7 120e 	ldrd	r1, r2, [r7, #56]	@ 0x38
 8010894:	460b      	mov	r3, r1
 8010896:	4313      	orrs	r3, r2
 8010898:	d009      	beq.n	80108ae <HAL_RCCEx_PeriphCLKConfig+0x116e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLKPSOURCE(PeriphClkInit->CkperClockSelection));

    /* Configure the CKPER clock source */
    __HAL_RCC_CLKP_CONFIG(PeriphClkInit->CkperClockSelection);
 801089a:	4b78      	ldr	r3, [pc, #480]	@ (8010a7c <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 801089c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 801089e:	f023 5140 	bic.w	r1, r3, #805306368	@ 0x30000000
 80108a2:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80108a6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80108a8:	4a74      	ldr	r2, [pc, #464]	@ (8010a7c <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 80108aa:	430b      	orrs	r3, r1
 80108ac:	64d3      	str	r3, [r2, #76]	@ 0x4c
  }

  /*------------------------------ CEC Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 80108ae:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80108b2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80108b6:	f402 0300 	and.w	r3, r2, #8388608	@ 0x800000
 80108ba:	633b      	str	r3, [r7, #48]	@ 0x30
 80108bc:	2300      	movs	r3, #0
 80108be:	637b      	str	r3, [r7, #52]	@ 0x34
 80108c0:	e9d7 120c 	ldrd	r1, r2, [r7, #48]	@ 0x30
 80108c4:	460b      	mov	r3, r1
 80108c6:	4313      	orrs	r3, r2
 80108c8:	d00a      	beq.n	80108e0 <HAL_RCCEx_PeriphCLKConfig+0x11a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC interface clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 80108ca:	4b6c      	ldr	r3, [pc, #432]	@ (8010a7c <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 80108cc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80108ce:	f423 0140 	bic.w	r1, r3, #12582912	@ 0xc00000
 80108d2:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80108d6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80108da:	4a68      	ldr	r2, [pc, #416]	@ (8010a7c <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 80108dc:	430b      	orrs	r3, r1
 80108de:	6553      	str	r3, [r2, #84]	@ 0x54
  }

  /*---------------------------- PLL2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVP) == RCC_PERIPHCLK_PLL2_DIVP)
 80108e0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80108e4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80108e8:	2100      	movs	r1, #0
 80108ea:	62b9      	str	r1, [r7, #40]	@ 0x28
 80108ec:	f003 0301 	and.w	r3, r3, #1
 80108f0:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80108f2:	e9d7 120a 	ldrd	r1, r2, [r7, #40]	@ 0x28
 80108f6:	460b      	mov	r3, r1
 80108f8:	4313      	orrs	r3, r2
 80108fa:	d011      	beq.n	8010920 <HAL_RCCEx_PeriphCLKConfig+0x11e0>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 80108fc:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8010900:	3308      	adds	r3, #8
 8010902:	2100      	movs	r1, #0
 8010904:	4618      	mov	r0, r3
 8010906:	f001 f99d 	bl	8011c44 <RCCEx_PLL2_Config>
 801090a:	4603      	mov	r3, r0
 801090c:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
    
    if (ret == HAL_OK)
 8010910:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8010914:	2b00      	cmp	r3, #0
 8010916:	d003      	beq.n	8010920 <HAL_RCCEx_PeriphCLKConfig+0x11e0>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8010918:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 801091c:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    } 
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVQ) == RCC_PERIPHCLK_PLL2_DIVQ)
 8010920:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8010924:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010928:	2100      	movs	r1, #0
 801092a:	6239      	str	r1, [r7, #32]
 801092c:	f003 0302 	and.w	r3, r3, #2
 8010930:	627b      	str	r3, [r7, #36]	@ 0x24
 8010932:	e9d7 1208 	ldrd	r1, r2, [r7, #32]
 8010936:	460b      	mov	r3, r1
 8010938:	4313      	orrs	r3, r2
 801093a:	d011      	beq.n	8010960 <HAL_RCCEx_PeriphCLKConfig+0x1220>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 801093c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8010940:	3308      	adds	r3, #8
 8010942:	2101      	movs	r1, #1
 8010944:	4618      	mov	r0, r3
 8010946:	f001 f97d 	bl	8011c44 <RCCEx_PLL2_Config>
 801094a:	4603      	mov	r3, r0
 801094c:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
    
    if (ret == HAL_OK)
 8010950:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8010954:	2b00      	cmp	r3, #0
 8010956:	d003      	beq.n	8010960 <HAL_RCCEx_PeriphCLKConfig+0x1220>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8010958:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 801095c:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVR) == RCC_PERIPHCLK_PLL2_DIVR)
 8010960:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8010964:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010968:	2100      	movs	r1, #0
 801096a:	61b9      	str	r1, [r7, #24]
 801096c:	f003 0304 	and.w	r3, r3, #4
 8010970:	61fb      	str	r3, [r7, #28]
 8010972:	e9d7 1206 	ldrd	r1, r2, [r7, #24]
 8010976:	460b      	mov	r3, r1
 8010978:	4313      	orrs	r3, r2
 801097a:	d011      	beq.n	80109a0 <HAL_RCCEx_PeriphCLKConfig+0x1260>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 801097c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8010980:	3308      	adds	r3, #8
 8010982:	2102      	movs	r1, #2
 8010984:	4618      	mov	r0, r3
 8010986:	f001 f95d 	bl	8011c44 <RCCEx_PLL2_Config>
 801098a:	4603      	mov	r3, r0
 801098c:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
    
    if (ret == HAL_OK)
 8010990:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8010994:	2b00      	cmp	r3, #0
 8010996:	d003      	beq.n	80109a0 <HAL_RCCEx_PeriphCLKConfig+0x1260>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8010998:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 801099c:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }
  

  /*---------------------------- PLL3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVP) == RCC_PERIPHCLK_PLL3_DIVP)
 80109a0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80109a4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80109a8:	2100      	movs	r1, #0
 80109aa:	6139      	str	r1, [r7, #16]
 80109ac:	f003 0308 	and.w	r3, r3, #8
 80109b0:	617b      	str	r3, [r7, #20]
 80109b2:	e9d7 1204 	ldrd	r1, r2, [r7, #16]
 80109b6:	460b      	mov	r3, r1
 80109b8:	4313      	orrs	r3, r2
 80109ba:	d011      	beq.n	80109e0 <HAL_RCCEx_PeriphCLKConfig+0x12a0>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 80109bc:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80109c0:	3328      	adds	r3, #40	@ 0x28
 80109c2:	2100      	movs	r1, #0
 80109c4:	4618      	mov	r0, r3
 80109c6:	f001 f9ef 	bl	8011da8 <RCCEx_PLL3_Config>
 80109ca:	4603      	mov	r3, r0
 80109cc:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
  
    if (ret == HAL_OK)
 80109d0:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80109d4:	2b00      	cmp	r3, #0
 80109d6:	d003      	beq.n	80109e0 <HAL_RCCEx_PeriphCLKConfig+0x12a0>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 80109d8:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80109dc:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVQ) == RCC_PERIPHCLK_PLL3_DIVQ)
 80109e0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80109e4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80109e8:	2100      	movs	r1, #0
 80109ea:	60b9      	str	r1, [r7, #8]
 80109ec:	f003 0310 	and.w	r3, r3, #16
 80109f0:	60fb      	str	r3, [r7, #12]
 80109f2:	e9d7 1202 	ldrd	r1, r2, [r7, #8]
 80109f6:	460b      	mov	r3, r1
 80109f8:	4313      	orrs	r3, r2
 80109fa:	d011      	beq.n	8010a20 <HAL_RCCEx_PeriphCLKConfig+0x12e0>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 80109fc:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8010a00:	3328      	adds	r3, #40	@ 0x28
 8010a02:	2101      	movs	r1, #1
 8010a04:	4618      	mov	r0, r3
 8010a06:	f001 f9cf 	bl	8011da8 <RCCEx_PLL3_Config>
 8010a0a:	4603      	mov	r3, r0
 8010a0c:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
    
    if (ret == HAL_OK)
 8010a10:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8010a14:	2b00      	cmp	r3, #0
 8010a16:	d003      	beq.n	8010a20 <HAL_RCCEx_PeriphCLKConfig+0x12e0>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8010a18:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8010a1c:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVR) == RCC_PERIPHCLK_PLL3_DIVR)
 8010a20:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8010a24:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010a28:	2100      	movs	r1, #0
 8010a2a:	6039      	str	r1, [r7, #0]
 8010a2c:	f003 0320 	and.w	r3, r3, #32
 8010a30:	607b      	str	r3, [r7, #4]
 8010a32:	e9d7 1200 	ldrd	r1, r2, [r7]
 8010a36:	460b      	mov	r3, r1
 8010a38:	4313      	orrs	r3, r2
 8010a3a:	d011      	beq.n	8010a60 <HAL_RCCEx_PeriphCLKConfig+0x1320>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8010a3c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8010a40:	3328      	adds	r3, #40	@ 0x28
 8010a42:	2102      	movs	r1, #2
 8010a44:	4618      	mov	r0, r3
 8010a46:	f001 f9af 	bl	8011da8 <RCCEx_PLL3_Config>
 8010a4a:	4603      	mov	r3, r0
 8010a4c:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
    
    if (ret == HAL_OK)
 8010a50:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8010a54:	2b00      	cmp	r3, #0
 8010a56:	d003      	beq.n	8010a60 <HAL_RCCEx_PeriphCLKConfig+0x1320>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8010a58:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8010a5c:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    } 
  }

  if (status == HAL_OK)
 8010a60:	f897 3116 	ldrb.w	r3, [r7, #278]	@ 0x116
 8010a64:	2b00      	cmp	r3, #0
 8010a66:	d101      	bne.n	8010a6c <HAL_RCCEx_PeriphCLKConfig+0x132c>
  {
    return HAL_OK;
 8010a68:	2300      	movs	r3, #0
 8010a6a:	e000      	b.n	8010a6e <HAL_RCCEx_PeriphCLKConfig+0x132e>
  }
  return HAL_ERROR;
 8010a6c:	2301      	movs	r3, #1
}
 8010a6e:	4618      	mov	r0, r3
 8010a70:	f507 778c 	add.w	r7, r7, #280	@ 0x118
 8010a74:	46bd      	mov	sp, r7
 8010a76:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8010a7a:	bf00      	nop
 8010a7c:	58024400 	.word	0x58024400

08010a80 <HAL_RCCEx_GetPeriphCLKFreq>:
  * @retval Frequency in KHz
  *
  *  (*) : Available on some STM32H7 lines only.
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint64_t PeriphClk)
{
 8010a80:	b580      	push	{r7, lr}
 8010a82:	b090      	sub	sp, #64	@ 0x40
 8010a84:	af00      	add	r7, sp, #0
 8010a86:	e9c7 0100 	strd	r0, r1, [r7]
  /* This variable is used to store the SAI and CKP clock source */
  uint32_t saiclocksource;
  uint32_t ckpclocksource;
  uint32_t srcclk;

  if (PeriphClk == RCC_PERIPHCLK_SAI1)
 8010a8a:	e9d7 2300 	ldrd	r2, r3, [r7]
 8010a8e:	f5a2 7180 	sub.w	r1, r2, #256	@ 0x100
 8010a92:	430b      	orrs	r3, r1
 8010a94:	f040 8094 	bne.w	8010bc0 <HAL_RCCEx_GetPeriphCLKFreq+0x140>
  {

    saiclocksource = __HAL_RCC_GET_SAI1_SOURCE();
 8010a98:	4b9b      	ldr	r3, [pc, #620]	@ (8010d08 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 8010a9a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8010a9c:	f003 0307 	and.w	r3, r3, #7
 8010aa0:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (saiclocksource)
 8010aa2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010aa4:	2b04      	cmp	r3, #4
 8010aa6:	f200 8087 	bhi.w	8010bb8 <HAL_RCCEx_GetPeriphCLKFreq+0x138>
 8010aaa:	a201      	add	r2, pc, #4	@ (adr r2, 8010ab0 <HAL_RCCEx_GetPeriphCLKFreq+0x30>)
 8010aac:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8010ab0:	08010ac5 	.word	0x08010ac5
 8010ab4:	08010aed 	.word	0x08010aed
 8010ab8:	08010b15 	.word	0x08010b15
 8010abc:	08010bb1 	.word	0x08010bb1
 8010ac0:	08010b3d 	.word	0x08010b3d
    {
      case RCC_SAI1CLKSOURCE_PLL: /* PLL1 is the clock source for SAI1 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 8010ac4:	4b90      	ldr	r3, [pc, #576]	@ (8010d08 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 8010ac6:	681b      	ldr	r3, [r3, #0]
 8010ac8:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8010acc:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8010ad0:	d108      	bne.n	8010ae4 <HAL_RCCEx_GetPeriphCLKFreq+0x64>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8010ad2:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8010ad6:	4618      	mov	r0, r3
 8010ad8:	f000 ff62 	bl	80119a0 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 8010adc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8010ade:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8010ae0:	f000 bc93 	b.w	801140a <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 8010ae4:	2300      	movs	r3, #0
 8010ae6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8010ae8:	f000 bc8f 	b.w	801140a <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is the clock source for SAI1 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8010aec:	4b86      	ldr	r3, [pc, #536]	@ (8010d08 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 8010aee:	681b      	ldr	r3, [r3, #0]
 8010af0:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8010af4:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8010af8:	d108      	bne.n	8010b0c <HAL_RCCEx_GetPeriphCLKFreq+0x8c>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8010afa:	f107 0318 	add.w	r3, r7, #24
 8010afe:	4618      	mov	r0, r3
 8010b00:	f000 fca6 	bl	8011450 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 8010b04:	69bb      	ldr	r3, [r7, #24]
 8010b06:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8010b08:	f000 bc7f 	b.w	801140a <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 8010b0c:	2300      	movs	r3, #0
 8010b0e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8010b10:	f000 bc7b 	b.w	801140a <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      case RCC_SAI1CLKSOURCE_PLL3: /* PLL3 is the clock source for SAI1 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8010b14:	4b7c      	ldr	r3, [pc, #496]	@ (8010d08 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 8010b16:	681b      	ldr	r3, [r3, #0]
 8010b18:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8010b1c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8010b20:	d108      	bne.n	8010b34 <HAL_RCCEx_GetPeriphCLKFreq+0xb4>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8010b22:	f107 030c 	add.w	r3, r7, #12
 8010b26:	4618      	mov	r0, r3
 8010b28:	f000 fde6 	bl	80116f8 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 8010b2c:	68fb      	ldr	r3, [r7, #12]
 8010b2e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8010b30:	f000 bc6b 	b.w	801140a <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 8010b34:	2300      	movs	r3, #0
 8010b36:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8010b38:	f000 bc67 	b.w	801140a <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      case RCC_SAI1CLKSOURCE_CLKP: /* CKPER is the clock source for SAI1*/
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 8010b3c:	4b72      	ldr	r3, [pc, #456]	@ (8010d08 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 8010b3e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8010b40:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8010b44:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8010b46:	4b70      	ldr	r3, [pc, #448]	@ (8010d08 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 8010b48:	681b      	ldr	r3, [r3, #0]
 8010b4a:	f003 0304 	and.w	r3, r3, #4
 8010b4e:	2b04      	cmp	r3, #4
 8010b50:	d10c      	bne.n	8010b6c <HAL_RCCEx_GetPeriphCLKFreq+0xec>
 8010b52:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8010b54:	2b00      	cmp	r3, #0
 8010b56:	d109      	bne.n	8010b6c <HAL_RCCEx_GetPeriphCLKFreq+0xec>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8010b58:	4b6b      	ldr	r3, [pc, #428]	@ (8010d08 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 8010b5a:	681b      	ldr	r3, [r3, #0]
 8010b5c:	08db      	lsrs	r3, r3, #3
 8010b5e:	f003 0303 	and.w	r3, r3, #3
 8010b62:	4a6a      	ldr	r2, [pc, #424]	@ (8010d0c <HAL_RCCEx_GetPeriphCLKFreq+0x28c>)
 8010b64:	fa22 f303 	lsr.w	r3, r2, r3
 8010b68:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8010b6a:	e01f      	b.n	8010bac <HAL_RCCEx_GetPeriphCLKFreq+0x12c>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 8010b6c:	4b66      	ldr	r3, [pc, #408]	@ (8010d08 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 8010b6e:	681b      	ldr	r3, [r3, #0]
 8010b70:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8010b74:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8010b78:	d106      	bne.n	8010b88 <HAL_RCCEx_GetPeriphCLKFreq+0x108>
 8010b7a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8010b7c:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8010b80:	d102      	bne.n	8010b88 <HAL_RCCEx_GetPeriphCLKFreq+0x108>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 8010b82:	4b63      	ldr	r3, [pc, #396]	@ (8010d10 <HAL_RCCEx_GetPeriphCLKFreq+0x290>)
 8010b84:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8010b86:	e011      	b.n	8010bac <HAL_RCCEx_GetPeriphCLKFreq+0x12c>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 8010b88:	4b5f      	ldr	r3, [pc, #380]	@ (8010d08 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 8010b8a:	681b      	ldr	r3, [r3, #0]
 8010b8c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8010b90:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8010b94:	d106      	bne.n	8010ba4 <HAL_RCCEx_GetPeriphCLKFreq+0x124>
 8010b96:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8010b98:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8010b9c:	d102      	bne.n	8010ba4 <HAL_RCCEx_GetPeriphCLKFreq+0x124>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 8010b9e:	4b5d      	ldr	r3, [pc, #372]	@ (8010d14 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8010ba0:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8010ba2:	e003      	b.n	8010bac <HAL_RCCEx_GetPeriphCLKFreq+0x12c>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 8010ba4:	2300      	movs	r3, #0
 8010ba6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 8010ba8:	f000 bc2f 	b.w	801140a <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
 8010bac:	f000 bc2d 	b.w	801140a <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      case (RCC_SAI1CLKSOURCE_PIN): /* External clock is the clock source for SAI1 */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 8010bb0:	4b59      	ldr	r3, [pc, #356]	@ (8010d18 <HAL_RCCEx_GetPeriphCLKFreq+0x298>)
 8010bb2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8010bb4:	f000 bc29 	b.w	801140a <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      default :
      {
        frequency = 0;
 8010bb8:	2300      	movs	r3, #0
 8010bba:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8010bbc:	f000 bc25 	b.w	801140a <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
    }
  }
#endif

#if defined(SAI4)
  else if (PeriphClk == RCC_PERIPHCLK_SAI4A)
 8010bc0:	e9d7 2300 	ldrd	r2, r3, [r7]
 8010bc4:	f5a2 6180 	sub.w	r1, r2, #1024	@ 0x400
 8010bc8:	430b      	orrs	r3, r1
 8010bca:	f040 80a7 	bne.w	8010d1c <HAL_RCCEx_GetPeriphCLKFreq+0x29c>
  {

    saiclocksource = __HAL_RCC_GET_SAI4A_SOURCE();
 8010bce:	4b4e      	ldr	r3, [pc, #312]	@ (8010d08 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 8010bd0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8010bd2:	f403 0360 	and.w	r3, r3, #14680064	@ 0xe00000
 8010bd6:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (saiclocksource)
 8010bd8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010bda:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8010bde:	d054      	beq.n	8010c8a <HAL_RCCEx_GetPeriphCLKFreq+0x20a>
 8010be0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010be2:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8010be6:	f200 808b 	bhi.w	8010d00 <HAL_RCCEx_GetPeriphCLKFreq+0x280>
 8010bea:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010bec:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 8010bf0:	f000 8083 	beq.w	8010cfa <HAL_RCCEx_GetPeriphCLKFreq+0x27a>
 8010bf4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010bf6:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 8010bfa:	f200 8081 	bhi.w	8010d00 <HAL_RCCEx_GetPeriphCLKFreq+0x280>
 8010bfe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010c00:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8010c04:	d02f      	beq.n	8010c66 <HAL_RCCEx_GetPeriphCLKFreq+0x1e6>
 8010c06:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010c08:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8010c0c:	d878      	bhi.n	8010d00 <HAL_RCCEx_GetPeriphCLKFreq+0x280>
 8010c0e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010c10:	2b00      	cmp	r3, #0
 8010c12:	d004      	beq.n	8010c1e <HAL_RCCEx_GetPeriphCLKFreq+0x19e>
 8010c14:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010c16:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8010c1a:	d012      	beq.n	8010c42 <HAL_RCCEx_GetPeriphCLKFreq+0x1c2>
 8010c1c:	e070      	b.n	8010d00 <HAL_RCCEx_GetPeriphCLKFreq+0x280>
    {
      case RCC_SAI4ACLKSOURCE_PLL: /* PLL1 is the clock source for SAI4A */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 8010c1e:	4b3a      	ldr	r3, [pc, #232]	@ (8010d08 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 8010c20:	681b      	ldr	r3, [r3, #0]
 8010c22:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8010c26:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8010c2a:	d107      	bne.n	8010c3c <HAL_RCCEx_GetPeriphCLKFreq+0x1bc>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8010c2c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8010c30:	4618      	mov	r0, r3
 8010c32:	f000 feb5 	bl	80119a0 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 8010c36:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8010c38:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8010c3a:	e3e6      	b.n	801140a <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 8010c3c:	2300      	movs	r3, #0
 8010c3e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8010c40:	e3e3      	b.n	801140a <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SAI4ACLKSOURCE_PLL2: /* PLLI2 is the clock source for SAI4A */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8010c42:	4b31      	ldr	r3, [pc, #196]	@ (8010d08 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 8010c44:	681b      	ldr	r3, [r3, #0]
 8010c46:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8010c4a:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8010c4e:	d107      	bne.n	8010c60 <HAL_RCCEx_GetPeriphCLKFreq+0x1e0>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8010c50:	f107 0318 	add.w	r3, r7, #24
 8010c54:	4618      	mov	r0, r3
 8010c56:	f000 fbfb 	bl	8011450 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 8010c5a:	69bb      	ldr	r3, [r7, #24]
 8010c5c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8010c5e:	e3d4      	b.n	801140a <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 8010c60:	2300      	movs	r3, #0
 8010c62:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8010c64:	e3d1      	b.n	801140a <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      case RCC_SAI4ACLKSOURCE_PLL3: /* PLLI3 is the clock source for SAI4A */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8010c66:	4b28      	ldr	r3, [pc, #160]	@ (8010d08 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 8010c68:	681b      	ldr	r3, [r3, #0]
 8010c6a:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8010c6e:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8010c72:	d107      	bne.n	8010c84 <HAL_RCCEx_GetPeriphCLKFreq+0x204>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8010c74:	f107 030c 	add.w	r3, r7, #12
 8010c78:	4618      	mov	r0, r3
 8010c7a:	f000 fd3d 	bl	80116f8 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 8010c7e:	68fb      	ldr	r3, [r7, #12]
 8010c80:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8010c82:	e3c2      	b.n	801140a <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 8010c84:	2300      	movs	r3, #0
 8010c86:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8010c88:	e3bf      	b.n	801140a <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      case RCC_SAI4ACLKSOURCE_CLKP: /* CKPER is the clock source for SAI4A*/
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 8010c8a:	4b1f      	ldr	r3, [pc, #124]	@ (8010d08 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 8010c8c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8010c8e:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8010c92:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8010c94:	4b1c      	ldr	r3, [pc, #112]	@ (8010d08 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 8010c96:	681b      	ldr	r3, [r3, #0]
 8010c98:	f003 0304 	and.w	r3, r3, #4
 8010c9c:	2b04      	cmp	r3, #4
 8010c9e:	d10c      	bne.n	8010cba <HAL_RCCEx_GetPeriphCLKFreq+0x23a>
 8010ca0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8010ca2:	2b00      	cmp	r3, #0
 8010ca4:	d109      	bne.n	8010cba <HAL_RCCEx_GetPeriphCLKFreq+0x23a>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8010ca6:	4b18      	ldr	r3, [pc, #96]	@ (8010d08 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 8010ca8:	681b      	ldr	r3, [r3, #0]
 8010caa:	08db      	lsrs	r3, r3, #3
 8010cac:	f003 0303 	and.w	r3, r3, #3
 8010cb0:	4a16      	ldr	r2, [pc, #88]	@ (8010d0c <HAL_RCCEx_GetPeriphCLKFreq+0x28c>)
 8010cb2:	fa22 f303 	lsr.w	r3, r2, r3
 8010cb6:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8010cb8:	e01e      	b.n	8010cf8 <HAL_RCCEx_GetPeriphCLKFreq+0x278>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 8010cba:	4b13      	ldr	r3, [pc, #76]	@ (8010d08 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 8010cbc:	681b      	ldr	r3, [r3, #0]
 8010cbe:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8010cc2:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8010cc6:	d106      	bne.n	8010cd6 <HAL_RCCEx_GetPeriphCLKFreq+0x256>
 8010cc8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8010cca:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8010cce:	d102      	bne.n	8010cd6 <HAL_RCCEx_GetPeriphCLKFreq+0x256>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 8010cd0:	4b0f      	ldr	r3, [pc, #60]	@ (8010d10 <HAL_RCCEx_GetPeriphCLKFreq+0x290>)
 8010cd2:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8010cd4:	e010      	b.n	8010cf8 <HAL_RCCEx_GetPeriphCLKFreq+0x278>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 8010cd6:	4b0c      	ldr	r3, [pc, #48]	@ (8010d08 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 8010cd8:	681b      	ldr	r3, [r3, #0]
 8010cda:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8010cde:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8010ce2:	d106      	bne.n	8010cf2 <HAL_RCCEx_GetPeriphCLKFreq+0x272>
 8010ce4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8010ce6:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8010cea:	d102      	bne.n	8010cf2 <HAL_RCCEx_GetPeriphCLKFreq+0x272>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 8010cec:	4b09      	ldr	r3, [pc, #36]	@ (8010d14 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8010cee:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8010cf0:	e002      	b.n	8010cf8 <HAL_RCCEx_GetPeriphCLKFreq+0x278>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 8010cf2:	2300      	movs	r3, #0
 8010cf4:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 8010cf6:	e388      	b.n	801140a <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
 8010cf8:	e387      	b.n	801140a <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      case RCC_SAI4ACLKSOURCE_PIN: /* External clock is the clock source for SAI4A */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 8010cfa:	4b07      	ldr	r3, [pc, #28]	@ (8010d18 <HAL_RCCEx_GetPeriphCLKFreq+0x298>)
 8010cfc:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8010cfe:	e384      	b.n	801140a <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      default :
      {
        frequency = 0;
 8010d00:	2300      	movs	r3, #0
 8010d02:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8010d04:	e381      	b.n	801140a <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
 8010d06:	bf00      	nop
 8010d08:	58024400 	.word	0x58024400
 8010d0c:	03d09000 	.word	0x03d09000
 8010d10:	003d0900 	.word	0x003d0900
 8010d14:	016e3600 	.word	0x016e3600
 8010d18:	00bb8000 	.word	0x00bb8000
      }
    }
  }

  else if (PeriphClk == RCC_PERIPHCLK_SAI4B)
 8010d1c:	e9d7 2300 	ldrd	r2, r3, [r7]
 8010d20:	f5a2 6100 	sub.w	r1, r2, #2048	@ 0x800
 8010d24:	430b      	orrs	r3, r1
 8010d26:	f040 809c 	bne.w	8010e62 <HAL_RCCEx_GetPeriphCLKFreq+0x3e2>
  {

    saiclocksource = __HAL_RCC_GET_SAI4B_SOURCE();
 8010d2a:	4b9e      	ldr	r3, [pc, #632]	@ (8010fa4 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 8010d2c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8010d2e:	f003 63e0 	and.w	r3, r3, #117440512	@ 0x7000000
 8010d32:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (saiclocksource)
 8010d34:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010d36:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8010d3a:	d054      	beq.n	8010de6 <HAL_RCCEx_GetPeriphCLKFreq+0x366>
 8010d3c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010d3e:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8010d42:	f200 808b 	bhi.w	8010e5c <HAL_RCCEx_GetPeriphCLKFreq+0x3dc>
 8010d46:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010d48:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8010d4c:	f000 8083 	beq.w	8010e56 <HAL_RCCEx_GetPeriphCLKFreq+0x3d6>
 8010d50:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010d52:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8010d56:	f200 8081 	bhi.w	8010e5c <HAL_RCCEx_GetPeriphCLKFreq+0x3dc>
 8010d5a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010d5c:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8010d60:	d02f      	beq.n	8010dc2 <HAL_RCCEx_GetPeriphCLKFreq+0x342>
 8010d62:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010d64:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8010d68:	d878      	bhi.n	8010e5c <HAL_RCCEx_GetPeriphCLKFreq+0x3dc>
 8010d6a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010d6c:	2b00      	cmp	r3, #0
 8010d6e:	d004      	beq.n	8010d7a <HAL_RCCEx_GetPeriphCLKFreq+0x2fa>
 8010d70:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010d72:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8010d76:	d012      	beq.n	8010d9e <HAL_RCCEx_GetPeriphCLKFreq+0x31e>
 8010d78:	e070      	b.n	8010e5c <HAL_RCCEx_GetPeriphCLKFreq+0x3dc>
    {
      case RCC_SAI4BCLKSOURCE_PLL: /* PLL1 is the clock source for SAI4B */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 8010d7a:	4b8a      	ldr	r3, [pc, #552]	@ (8010fa4 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 8010d7c:	681b      	ldr	r3, [r3, #0]
 8010d7e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8010d82:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8010d86:	d107      	bne.n	8010d98 <HAL_RCCEx_GetPeriphCLKFreq+0x318>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8010d88:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8010d8c:	4618      	mov	r0, r3
 8010d8e:	f000 fe07 	bl	80119a0 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 8010d92:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8010d94:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8010d96:	e338      	b.n	801140a <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 8010d98:	2300      	movs	r3, #0
 8010d9a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8010d9c:	e335      	b.n	801140a <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SAI4BCLKSOURCE_PLL2: /* PLLI2 is the clock source for SAI4B */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8010d9e:	4b81      	ldr	r3, [pc, #516]	@ (8010fa4 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 8010da0:	681b      	ldr	r3, [r3, #0]
 8010da2:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8010da6:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8010daa:	d107      	bne.n	8010dbc <HAL_RCCEx_GetPeriphCLKFreq+0x33c>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8010dac:	f107 0318 	add.w	r3, r7, #24
 8010db0:	4618      	mov	r0, r3
 8010db2:	f000 fb4d 	bl	8011450 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 8010db6:	69bb      	ldr	r3, [r7, #24]
 8010db8:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8010dba:	e326      	b.n	801140a <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 8010dbc:	2300      	movs	r3, #0
 8010dbe:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8010dc0:	e323      	b.n	801140a <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      case RCC_SAI4BCLKSOURCE_PLL3: /* PLLI3 is the clock source for SAI4B */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8010dc2:	4b78      	ldr	r3, [pc, #480]	@ (8010fa4 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 8010dc4:	681b      	ldr	r3, [r3, #0]
 8010dc6:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8010dca:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8010dce:	d107      	bne.n	8010de0 <HAL_RCCEx_GetPeriphCLKFreq+0x360>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8010dd0:	f107 030c 	add.w	r3, r7, #12
 8010dd4:	4618      	mov	r0, r3
 8010dd6:	f000 fc8f 	bl	80116f8 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 8010dda:	68fb      	ldr	r3, [r7, #12]
 8010ddc:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8010dde:	e314      	b.n	801140a <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 8010de0:	2300      	movs	r3, #0
 8010de2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8010de4:	e311      	b.n	801140a <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      case RCC_SAI4BCLKSOURCE_CLKP: /* CKPER is the clock source for SAI4B*/
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 8010de6:	4b6f      	ldr	r3, [pc, #444]	@ (8010fa4 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 8010de8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8010dea:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8010dee:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8010df0:	4b6c      	ldr	r3, [pc, #432]	@ (8010fa4 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 8010df2:	681b      	ldr	r3, [r3, #0]
 8010df4:	f003 0304 	and.w	r3, r3, #4
 8010df8:	2b04      	cmp	r3, #4
 8010dfa:	d10c      	bne.n	8010e16 <HAL_RCCEx_GetPeriphCLKFreq+0x396>
 8010dfc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8010dfe:	2b00      	cmp	r3, #0
 8010e00:	d109      	bne.n	8010e16 <HAL_RCCEx_GetPeriphCLKFreq+0x396>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8010e02:	4b68      	ldr	r3, [pc, #416]	@ (8010fa4 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 8010e04:	681b      	ldr	r3, [r3, #0]
 8010e06:	08db      	lsrs	r3, r3, #3
 8010e08:	f003 0303 	and.w	r3, r3, #3
 8010e0c:	4a66      	ldr	r2, [pc, #408]	@ (8010fa8 <HAL_RCCEx_GetPeriphCLKFreq+0x528>)
 8010e0e:	fa22 f303 	lsr.w	r3, r2, r3
 8010e12:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8010e14:	e01e      	b.n	8010e54 <HAL_RCCEx_GetPeriphCLKFreq+0x3d4>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 8010e16:	4b63      	ldr	r3, [pc, #396]	@ (8010fa4 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 8010e18:	681b      	ldr	r3, [r3, #0]
 8010e1a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8010e1e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8010e22:	d106      	bne.n	8010e32 <HAL_RCCEx_GetPeriphCLKFreq+0x3b2>
 8010e24:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8010e26:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8010e2a:	d102      	bne.n	8010e32 <HAL_RCCEx_GetPeriphCLKFreq+0x3b2>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 8010e2c:	4b5f      	ldr	r3, [pc, #380]	@ (8010fac <HAL_RCCEx_GetPeriphCLKFreq+0x52c>)
 8010e2e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8010e30:	e010      	b.n	8010e54 <HAL_RCCEx_GetPeriphCLKFreq+0x3d4>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 8010e32:	4b5c      	ldr	r3, [pc, #368]	@ (8010fa4 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 8010e34:	681b      	ldr	r3, [r3, #0]
 8010e36:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8010e3a:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8010e3e:	d106      	bne.n	8010e4e <HAL_RCCEx_GetPeriphCLKFreq+0x3ce>
 8010e40:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8010e42:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8010e46:	d102      	bne.n	8010e4e <HAL_RCCEx_GetPeriphCLKFreq+0x3ce>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 8010e48:	4b59      	ldr	r3, [pc, #356]	@ (8010fb0 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8010e4a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8010e4c:	e002      	b.n	8010e54 <HAL_RCCEx_GetPeriphCLKFreq+0x3d4>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 8010e4e:	2300      	movs	r3, #0
 8010e50:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 8010e52:	e2da      	b.n	801140a <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
 8010e54:	e2d9      	b.n	801140a <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      case RCC_SAI4BCLKSOURCE_PIN: /* External clock is the clock source for SAI4B */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 8010e56:	4b57      	ldr	r3, [pc, #348]	@ (8010fb4 <HAL_RCCEx_GetPeriphCLKFreq+0x534>)
 8010e58:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8010e5a:	e2d6      	b.n	801140a <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      default :
      {
        frequency = 0;
 8010e5c:	2300      	movs	r3, #0
 8010e5e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8010e60:	e2d3      	b.n	801140a <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
    }
  }
#endif /*SAI4*/
  else if (PeriphClk == RCC_PERIPHCLK_SPI123)
 8010e62:	e9d7 2300 	ldrd	r2, r3, [r7]
 8010e66:	f5a2 5180 	sub.w	r1, r2, #4096	@ 0x1000
 8010e6a:	430b      	orrs	r3, r1
 8010e6c:	f040 80a7 	bne.w	8010fbe <HAL_RCCEx_GetPeriphCLKFreq+0x53e>
  {
    /* Get SPI1/2/3 clock source */
    srcclk = __HAL_RCC_GET_SPI123_SOURCE();
 8010e70:	4b4c      	ldr	r3, [pc, #304]	@ (8010fa4 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 8010e72:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8010e74:	f403 43e0 	and.w	r3, r3, #28672	@ 0x7000
 8010e78:	63bb      	str	r3, [r7, #56]	@ 0x38

    switch (srcclk)
 8010e7a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010e7c:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8010e80:	d055      	beq.n	8010f2e <HAL_RCCEx_GetPeriphCLKFreq+0x4ae>
 8010e82:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010e84:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8010e88:	f200 8096 	bhi.w	8010fb8 <HAL_RCCEx_GetPeriphCLKFreq+0x538>
 8010e8c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010e8e:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8010e92:	f000 8084 	beq.w	8010f9e <HAL_RCCEx_GetPeriphCLKFreq+0x51e>
 8010e96:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010e98:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8010e9c:	f200 808c 	bhi.w	8010fb8 <HAL_RCCEx_GetPeriphCLKFreq+0x538>
 8010ea0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010ea2:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8010ea6:	d030      	beq.n	8010f0a <HAL_RCCEx_GetPeriphCLKFreq+0x48a>
 8010ea8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010eaa:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8010eae:	f200 8083 	bhi.w	8010fb8 <HAL_RCCEx_GetPeriphCLKFreq+0x538>
 8010eb2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010eb4:	2b00      	cmp	r3, #0
 8010eb6:	d004      	beq.n	8010ec2 <HAL_RCCEx_GetPeriphCLKFreq+0x442>
 8010eb8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010eba:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8010ebe:	d012      	beq.n	8010ee6 <HAL_RCCEx_GetPeriphCLKFreq+0x466>
 8010ec0:	e07a      	b.n	8010fb8 <HAL_RCCEx_GetPeriphCLKFreq+0x538>
    {
      case RCC_SPI123CLKSOURCE_PLL: /* PLL1 is the clock source for SPI123 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 8010ec2:	4b38      	ldr	r3, [pc, #224]	@ (8010fa4 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 8010ec4:	681b      	ldr	r3, [r3, #0]
 8010ec6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8010eca:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8010ece:	d107      	bne.n	8010ee0 <HAL_RCCEx_GetPeriphCLKFreq+0x460>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8010ed0:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8010ed4:	4618      	mov	r0, r3
 8010ed6:	f000 fd63 	bl	80119a0 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 8010eda:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8010edc:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8010ede:	e294      	b.n	801140a <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 8010ee0:	2300      	movs	r3, #0
 8010ee2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8010ee4:	e291      	b.n	801140a <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is the clock source for SPI123 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8010ee6:	4b2f      	ldr	r3, [pc, #188]	@ (8010fa4 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 8010ee8:	681b      	ldr	r3, [r3, #0]
 8010eea:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8010eee:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8010ef2:	d107      	bne.n	8010f04 <HAL_RCCEx_GetPeriphCLKFreq+0x484>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8010ef4:	f107 0318 	add.w	r3, r7, #24
 8010ef8:	4618      	mov	r0, r3
 8010efa:	f000 faa9 	bl	8011450 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 8010efe:	69bb      	ldr	r3, [r7, #24]
 8010f00:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8010f02:	e282      	b.n	801140a <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 8010f04:	2300      	movs	r3, #0
 8010f06:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8010f08:	e27f      	b.n	801140a <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      case RCC_SPI123CLKSOURCE_PLL3: /* PLL3 is the clock source for SPI123 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8010f0a:	4b26      	ldr	r3, [pc, #152]	@ (8010fa4 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 8010f0c:	681b      	ldr	r3, [r3, #0]
 8010f0e:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8010f12:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8010f16:	d107      	bne.n	8010f28 <HAL_RCCEx_GetPeriphCLKFreq+0x4a8>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8010f18:	f107 030c 	add.w	r3, r7, #12
 8010f1c:	4618      	mov	r0, r3
 8010f1e:	f000 fbeb 	bl	80116f8 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 8010f22:	68fb      	ldr	r3, [r7, #12]
 8010f24:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8010f26:	e270      	b.n	801140a <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 8010f28:	2300      	movs	r3, #0
 8010f2a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8010f2c:	e26d      	b.n	801140a <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      case RCC_SPI123CLKSOURCE_CLKP: /* CKPER is the clock source for SPI123 */
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 8010f2e:	4b1d      	ldr	r3, [pc, #116]	@ (8010fa4 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 8010f30:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8010f32:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8010f36:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8010f38:	4b1a      	ldr	r3, [pc, #104]	@ (8010fa4 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 8010f3a:	681b      	ldr	r3, [r3, #0]
 8010f3c:	f003 0304 	and.w	r3, r3, #4
 8010f40:	2b04      	cmp	r3, #4
 8010f42:	d10c      	bne.n	8010f5e <HAL_RCCEx_GetPeriphCLKFreq+0x4de>
 8010f44:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8010f46:	2b00      	cmp	r3, #0
 8010f48:	d109      	bne.n	8010f5e <HAL_RCCEx_GetPeriphCLKFreq+0x4de>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8010f4a:	4b16      	ldr	r3, [pc, #88]	@ (8010fa4 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 8010f4c:	681b      	ldr	r3, [r3, #0]
 8010f4e:	08db      	lsrs	r3, r3, #3
 8010f50:	f003 0303 	and.w	r3, r3, #3
 8010f54:	4a14      	ldr	r2, [pc, #80]	@ (8010fa8 <HAL_RCCEx_GetPeriphCLKFreq+0x528>)
 8010f56:	fa22 f303 	lsr.w	r3, r2, r3
 8010f5a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8010f5c:	e01e      	b.n	8010f9c <HAL_RCCEx_GetPeriphCLKFreq+0x51c>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 8010f5e:	4b11      	ldr	r3, [pc, #68]	@ (8010fa4 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 8010f60:	681b      	ldr	r3, [r3, #0]
 8010f62:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8010f66:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8010f6a:	d106      	bne.n	8010f7a <HAL_RCCEx_GetPeriphCLKFreq+0x4fa>
 8010f6c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8010f6e:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8010f72:	d102      	bne.n	8010f7a <HAL_RCCEx_GetPeriphCLKFreq+0x4fa>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 8010f74:	4b0d      	ldr	r3, [pc, #52]	@ (8010fac <HAL_RCCEx_GetPeriphCLKFreq+0x52c>)
 8010f76:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8010f78:	e010      	b.n	8010f9c <HAL_RCCEx_GetPeriphCLKFreq+0x51c>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 8010f7a:	4b0a      	ldr	r3, [pc, #40]	@ (8010fa4 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 8010f7c:	681b      	ldr	r3, [r3, #0]
 8010f7e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8010f82:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8010f86:	d106      	bne.n	8010f96 <HAL_RCCEx_GetPeriphCLKFreq+0x516>
 8010f88:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8010f8a:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8010f8e:	d102      	bne.n	8010f96 <HAL_RCCEx_GetPeriphCLKFreq+0x516>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 8010f90:	4b07      	ldr	r3, [pc, #28]	@ (8010fb0 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8010f92:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8010f94:	e002      	b.n	8010f9c <HAL_RCCEx_GetPeriphCLKFreq+0x51c>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 8010f96:	2300      	movs	r3, #0
 8010f98:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 8010f9a:	e236      	b.n	801140a <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
 8010f9c:	e235      	b.n	801140a <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      case (RCC_SPI123CLKSOURCE_PIN): /* External clock is the clock source for I2S */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 8010f9e:	4b05      	ldr	r3, [pc, #20]	@ (8010fb4 <HAL_RCCEx_GetPeriphCLKFreq+0x534>)
 8010fa0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8010fa2:	e232      	b.n	801140a <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
 8010fa4:	58024400 	.word	0x58024400
 8010fa8:	03d09000 	.word	0x03d09000
 8010fac:	003d0900 	.word	0x003d0900
 8010fb0:	016e3600 	.word	0x016e3600
 8010fb4:	00bb8000 	.word	0x00bb8000
      }
      default :
      {
        frequency = 0;
 8010fb8:	2300      	movs	r3, #0
 8010fba:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8010fbc:	e225      	b.n	801140a <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SPI45)
 8010fbe:	e9d7 2300 	ldrd	r2, r3, [r7]
 8010fc2:	f5a2 5100 	sub.w	r1, r2, #8192	@ 0x2000
 8010fc6:	430b      	orrs	r3, r1
 8010fc8:	f040 8085 	bne.w	80110d6 <HAL_RCCEx_GetPeriphCLKFreq+0x656>
  {
    /* Get SPI45 clock source */
    srcclk = __HAL_RCC_GET_SPI45_SOURCE();
 8010fcc:	4b9c      	ldr	r3, [pc, #624]	@ (8011240 <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 8010fce:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8010fd0:	f403 23e0 	and.w	r3, r3, #458752	@ 0x70000
 8010fd4:	63bb      	str	r3, [r7, #56]	@ 0x38
    switch (srcclk)
 8010fd6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010fd8:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8010fdc:	d06b      	beq.n	80110b6 <HAL_RCCEx_GetPeriphCLKFreq+0x636>
 8010fde:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010fe0:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8010fe4:	d874      	bhi.n	80110d0 <HAL_RCCEx_GetPeriphCLKFreq+0x650>
 8010fe6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010fe8:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8010fec:	d056      	beq.n	801109c <HAL_RCCEx_GetPeriphCLKFreq+0x61c>
 8010fee:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010ff0:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8010ff4:	d86c      	bhi.n	80110d0 <HAL_RCCEx_GetPeriphCLKFreq+0x650>
 8010ff6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010ff8:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8010ffc:	d03b      	beq.n	8011076 <HAL_RCCEx_GetPeriphCLKFreq+0x5f6>
 8010ffe:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8011000:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8011004:	d864      	bhi.n	80110d0 <HAL_RCCEx_GetPeriphCLKFreq+0x650>
 8011006:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8011008:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 801100c:	d021      	beq.n	8011052 <HAL_RCCEx_GetPeriphCLKFreq+0x5d2>
 801100e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8011010:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8011014:	d85c      	bhi.n	80110d0 <HAL_RCCEx_GetPeriphCLKFreq+0x650>
 8011016:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8011018:	2b00      	cmp	r3, #0
 801101a:	d004      	beq.n	8011026 <HAL_RCCEx_GetPeriphCLKFreq+0x5a6>
 801101c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801101e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8011022:	d004      	beq.n	801102e <HAL_RCCEx_GetPeriphCLKFreq+0x5ae>
 8011024:	e054      	b.n	80110d0 <HAL_RCCEx_GetPeriphCLKFreq+0x650>
    {
      case RCC_SPI45CLKSOURCE_PCLK2: /* CD/D2 PCLK2 is the clock source for SPI4/5 */
      {
        frequency = HAL_RCC_GetPCLK1Freq();
 8011026:	f7fe fb1d 	bl	800f664 <HAL_RCC_GetPCLK1Freq>
 801102a:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 801102c:	e1ed      	b.n	801140a <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SPI45CLKSOURCE_PLL2: /* PLL2 is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 801102e:	4b84      	ldr	r3, [pc, #528]	@ (8011240 <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 8011030:	681b      	ldr	r3, [r3, #0]
 8011032:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8011036:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 801103a:	d107      	bne.n	801104c <HAL_RCCEx_GetPeriphCLKFreq+0x5cc>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 801103c:	f107 0318 	add.w	r3, r7, #24
 8011040:	4618      	mov	r0, r3
 8011042:	f000 fa05 	bl	8011450 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 8011046:	69fb      	ldr	r3, [r7, #28]
 8011048:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 801104a:	e1de      	b.n	801140a <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 801104c:	2300      	movs	r3, #0
 801104e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8011050:	e1db      	b.n	801140a <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SPI45CLKSOURCE_PLL3: /* PLL3 is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8011052:	4b7b      	ldr	r3, [pc, #492]	@ (8011240 <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 8011054:	681b      	ldr	r3, [r3, #0]
 8011056:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 801105a:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 801105e:	d107      	bne.n	8011070 <HAL_RCCEx_GetPeriphCLKFreq+0x5f0>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8011060:	f107 030c 	add.w	r3, r7, #12
 8011064:	4618      	mov	r0, r3
 8011066:	f000 fb47 	bl	80116f8 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 801106a:	693b      	ldr	r3, [r7, #16]
 801106c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 801106e:	e1cc      	b.n	801140a <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 8011070:	2300      	movs	r3, #0
 8011072:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8011074:	e1c9      	b.n	801140a <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SPI45CLKSOURCE_HSI: /* HSI is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8011076:	4b72      	ldr	r3, [pc, #456]	@ (8011240 <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 8011078:	681b      	ldr	r3, [r3, #0]
 801107a:	f003 0304 	and.w	r3, r3, #4
 801107e:	2b04      	cmp	r3, #4
 8011080:	d109      	bne.n	8011096 <HAL_RCCEx_GetPeriphCLKFreq+0x616>
        {
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8011082:	4b6f      	ldr	r3, [pc, #444]	@ (8011240 <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 8011084:	681b      	ldr	r3, [r3, #0]
 8011086:	08db      	lsrs	r3, r3, #3
 8011088:	f003 0303 	and.w	r3, r3, #3
 801108c:	4a6d      	ldr	r2, [pc, #436]	@ (8011244 <HAL_RCCEx_GetPeriphCLKFreq+0x7c4>)
 801108e:	fa22 f303 	lsr.w	r3, r2, r3
 8011092:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8011094:	e1b9      	b.n	801140a <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 8011096:	2300      	movs	r3, #0
 8011098:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 801109a:	e1b6      	b.n	801140a <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SPI45CLKSOURCE_CSI: /* CSI is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY))
 801109c:	4b68      	ldr	r3, [pc, #416]	@ (8011240 <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 801109e:	681b      	ldr	r3, [r3, #0]
 80110a0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80110a4:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80110a8:	d102      	bne.n	80110b0 <HAL_RCCEx_GetPeriphCLKFreq+0x630>
        {
          frequency = CSI_VALUE;
 80110aa:	4b67      	ldr	r3, [pc, #412]	@ (8011248 <HAL_RCCEx_GetPeriphCLKFreq+0x7c8>)
 80110ac:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 80110ae:	e1ac      	b.n	801140a <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 80110b0:	2300      	movs	r3, #0
 80110b2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80110b4:	e1a9      	b.n	801140a <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SPI45CLKSOURCE_HSE: /* HSE is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 80110b6:	4b62      	ldr	r3, [pc, #392]	@ (8011240 <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 80110b8:	681b      	ldr	r3, [r3, #0]
 80110ba:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80110be:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80110c2:	d102      	bne.n	80110ca <HAL_RCCEx_GetPeriphCLKFreq+0x64a>
        {
          frequency = HSE_VALUE;
 80110c4:	4b61      	ldr	r3, [pc, #388]	@ (801124c <HAL_RCCEx_GetPeriphCLKFreq+0x7cc>)
 80110c6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 80110c8:	e19f      	b.n	801140a <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 80110ca:	2300      	movs	r3, #0
 80110cc:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80110ce:	e19c      	b.n	801140a <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      default :
      {
        frequency = 0;
 80110d0:	2300      	movs	r3, #0
 80110d2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80110d4:	e199      	b.n	801140a <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_ADC)
 80110d6:	e9d7 2300 	ldrd	r2, r3, [r7]
 80110da:	f5a2 2100 	sub.w	r1, r2, #524288	@ 0x80000
 80110de:	430b      	orrs	r3, r1
 80110e0:	d173      	bne.n	80111ca <HAL_RCCEx_GetPeriphCLKFreq+0x74a>
  {
    /* Get ADC clock source */
    srcclk = __HAL_RCC_GET_ADC_SOURCE();
 80110e2:	4b57      	ldr	r3, [pc, #348]	@ (8011240 <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 80110e4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80110e6:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80110ea:	63bb      	str	r3, [r7, #56]	@ 0x38

    switch (srcclk)
 80110ec:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80110ee:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80110f2:	d02f      	beq.n	8011154 <HAL_RCCEx_GetPeriphCLKFreq+0x6d4>
 80110f4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80110f6:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80110fa:	d863      	bhi.n	80111c4 <HAL_RCCEx_GetPeriphCLKFreq+0x744>
 80110fc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80110fe:	2b00      	cmp	r3, #0
 8011100:	d004      	beq.n	801110c <HAL_RCCEx_GetPeriphCLKFreq+0x68c>
 8011102:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8011104:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8011108:	d012      	beq.n	8011130 <HAL_RCCEx_GetPeriphCLKFreq+0x6b0>
 801110a:	e05b      	b.n	80111c4 <HAL_RCCEx_GetPeriphCLKFreq+0x744>
    {
      case RCC_ADCCLKSOURCE_PLL2:
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 801110c:	4b4c      	ldr	r3, [pc, #304]	@ (8011240 <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 801110e:	681b      	ldr	r3, [r3, #0]
 8011110:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8011114:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8011118:	d107      	bne.n	801112a <HAL_RCCEx_GetPeriphCLKFreq+0x6aa>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 801111a:	f107 0318 	add.w	r3, r7, #24
 801111e:	4618      	mov	r0, r3
 8011120:	f000 f996 	bl	8011450 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 8011124:	69bb      	ldr	r3, [r7, #24]
 8011126:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8011128:	e16f      	b.n	801140a <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 801112a:	2300      	movs	r3, #0
 801112c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 801112e:	e16c      	b.n	801140a <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_ADCCLKSOURCE_PLL3:
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8011130:	4b43      	ldr	r3, [pc, #268]	@ (8011240 <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 8011132:	681b      	ldr	r3, [r3, #0]
 8011134:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8011138:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 801113c:	d107      	bne.n	801114e <HAL_RCCEx_GetPeriphCLKFreq+0x6ce>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 801113e:	f107 030c 	add.w	r3, r7, #12
 8011142:	4618      	mov	r0, r3
 8011144:	f000 fad8 	bl	80116f8 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_R_Frequency;
 8011148:	697b      	ldr	r3, [r7, #20]
 801114a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 801114c:	e15d      	b.n	801140a <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 801114e:	2300      	movs	r3, #0
 8011150:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8011152:	e15a      	b.n	801140a <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      case RCC_ADCCLKSOURCE_CLKP:
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 8011154:	4b3a      	ldr	r3, [pc, #232]	@ (8011240 <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 8011156:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8011158:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 801115c:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 801115e:	4b38      	ldr	r3, [pc, #224]	@ (8011240 <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 8011160:	681b      	ldr	r3, [r3, #0]
 8011162:	f003 0304 	and.w	r3, r3, #4
 8011166:	2b04      	cmp	r3, #4
 8011168:	d10c      	bne.n	8011184 <HAL_RCCEx_GetPeriphCLKFreq+0x704>
 801116a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801116c:	2b00      	cmp	r3, #0
 801116e:	d109      	bne.n	8011184 <HAL_RCCEx_GetPeriphCLKFreq+0x704>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8011170:	4b33      	ldr	r3, [pc, #204]	@ (8011240 <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 8011172:	681b      	ldr	r3, [r3, #0]
 8011174:	08db      	lsrs	r3, r3, #3
 8011176:	f003 0303 	and.w	r3, r3, #3
 801117a:	4a32      	ldr	r2, [pc, #200]	@ (8011244 <HAL_RCCEx_GetPeriphCLKFreq+0x7c4>)
 801117c:	fa22 f303 	lsr.w	r3, r2, r3
 8011180:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8011182:	e01e      	b.n	80111c2 <HAL_RCCEx_GetPeriphCLKFreq+0x742>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 8011184:	4b2e      	ldr	r3, [pc, #184]	@ (8011240 <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 8011186:	681b      	ldr	r3, [r3, #0]
 8011188:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 801118c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8011190:	d106      	bne.n	80111a0 <HAL_RCCEx_GetPeriphCLKFreq+0x720>
 8011192:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8011194:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8011198:	d102      	bne.n	80111a0 <HAL_RCCEx_GetPeriphCLKFreq+0x720>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 801119a:	4b2b      	ldr	r3, [pc, #172]	@ (8011248 <HAL_RCCEx_GetPeriphCLKFreq+0x7c8>)
 801119c:	63fb      	str	r3, [r7, #60]	@ 0x3c
 801119e:	e010      	b.n	80111c2 <HAL_RCCEx_GetPeriphCLKFreq+0x742>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 80111a0:	4b27      	ldr	r3, [pc, #156]	@ (8011240 <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 80111a2:	681b      	ldr	r3, [r3, #0]
 80111a4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80111a8:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80111ac:	d106      	bne.n	80111bc <HAL_RCCEx_GetPeriphCLKFreq+0x73c>
 80111ae:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80111b0:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80111b4:	d102      	bne.n	80111bc <HAL_RCCEx_GetPeriphCLKFreq+0x73c>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 80111b6:	4b25      	ldr	r3, [pc, #148]	@ (801124c <HAL_RCCEx_GetPeriphCLKFreq+0x7cc>)
 80111b8:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80111ba:	e002      	b.n	80111c2 <HAL_RCCEx_GetPeriphCLKFreq+0x742>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 80111bc:	2300      	movs	r3, #0
 80111be:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 80111c0:	e123      	b.n	801140a <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
 80111c2:	e122      	b.n	801140a <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      default :
      {
        frequency = 0;
 80111c4:	2300      	movs	r3, #0
 80111c6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80111c8:	e11f      	b.n	801140a <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SDMMC)
 80111ca:	e9d7 2300 	ldrd	r2, r3, [r7]
 80111ce:	f5a2 3180 	sub.w	r1, r2, #65536	@ 0x10000
 80111d2:	430b      	orrs	r3, r1
 80111d4:	d13c      	bne.n	8011250 <HAL_RCCEx_GetPeriphCLKFreq+0x7d0>
  {
    /* Get SDMMC clock source */
    srcclk = __HAL_RCC_GET_SDMMC_SOURCE();
 80111d6:	4b1a      	ldr	r3, [pc, #104]	@ (8011240 <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 80111d8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80111da:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80111de:	63bb      	str	r3, [r7, #56]	@ 0x38

    switch (srcclk)
 80111e0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80111e2:	2b00      	cmp	r3, #0
 80111e4:	d004      	beq.n	80111f0 <HAL_RCCEx_GetPeriphCLKFreq+0x770>
 80111e6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80111e8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80111ec:	d012      	beq.n	8011214 <HAL_RCCEx_GetPeriphCLKFreq+0x794>
 80111ee:	e023      	b.n	8011238 <HAL_RCCEx_GetPeriphCLKFreq+0x7b8>
    {
      case RCC_SDMMCCLKSOURCE_PLL: /* PLL1 is the clock source for SDMMC */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 80111f0:	4b13      	ldr	r3, [pc, #76]	@ (8011240 <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 80111f2:	681b      	ldr	r3, [r3, #0]
 80111f4:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80111f8:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80111fc:	d107      	bne.n	801120e <HAL_RCCEx_GetPeriphCLKFreq+0x78e>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 80111fe:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8011202:	4618      	mov	r0, r3
 8011204:	f000 fbcc 	bl	80119a0 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 8011208:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801120a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 801120c:	e0fd      	b.n	801140a <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 801120e:	2300      	movs	r3, #0
 8011210:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8011212:	e0fa      	b.n	801140a <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is the clock source for SDMMC */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8011214:	4b0a      	ldr	r3, [pc, #40]	@ (8011240 <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 8011216:	681b      	ldr	r3, [r3, #0]
 8011218:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 801121c:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8011220:	d107      	bne.n	8011232 <HAL_RCCEx_GetPeriphCLKFreq+0x7b2>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8011222:	f107 0318 	add.w	r3, r7, #24
 8011226:	4618      	mov	r0, r3
 8011228:	f000 f912 	bl	8011450 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_R_Frequency;
 801122c:	6a3b      	ldr	r3, [r7, #32]
 801122e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8011230:	e0eb      	b.n	801140a <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 8011232:	2300      	movs	r3, #0
 8011234:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8011236:	e0e8      	b.n	801140a <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      default :
      {
        frequency = 0;
 8011238:	2300      	movs	r3, #0
 801123a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 801123c:	e0e5      	b.n	801140a <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
 801123e:	bf00      	nop
 8011240:	58024400 	.word	0x58024400
 8011244:	03d09000 	.word	0x03d09000
 8011248:	003d0900 	.word	0x003d0900
 801124c:	016e3600 	.word	0x016e3600
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SPI6)
 8011250:	e9d7 2300 	ldrd	r2, r3, [r7]
 8011254:	f5a2 4180 	sub.w	r1, r2, #16384	@ 0x4000
 8011258:	430b      	orrs	r3, r1
 801125a:	f040 8085 	bne.w	8011368 <HAL_RCCEx_GetPeriphCLKFreq+0x8e8>
  {
    /* Get SPI6 clock source */
    srcclk = __HAL_RCC_GET_SPI6_SOURCE();
 801125e:	4b6d      	ldr	r3, [pc, #436]	@ (8011414 <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 8011260:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8011262:	f003 43e0 	and.w	r3, r3, #1879048192	@ 0x70000000
 8011266:	63bb      	str	r3, [r7, #56]	@ 0x38

    switch (srcclk)
 8011268:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801126a:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 801126e:	d06b      	beq.n	8011348 <HAL_RCCEx_GetPeriphCLKFreq+0x8c8>
 8011270:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8011272:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8011276:	d874      	bhi.n	8011362 <HAL_RCCEx_GetPeriphCLKFreq+0x8e2>
 8011278:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801127a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 801127e:	d056      	beq.n	801132e <HAL_RCCEx_GetPeriphCLKFreq+0x8ae>
 8011280:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8011282:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8011286:	d86c      	bhi.n	8011362 <HAL_RCCEx_GetPeriphCLKFreq+0x8e2>
 8011288:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801128a:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 801128e:	d03b      	beq.n	8011308 <HAL_RCCEx_GetPeriphCLKFreq+0x888>
 8011290:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8011292:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8011296:	d864      	bhi.n	8011362 <HAL_RCCEx_GetPeriphCLKFreq+0x8e2>
 8011298:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801129a:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 801129e:	d021      	beq.n	80112e4 <HAL_RCCEx_GetPeriphCLKFreq+0x864>
 80112a0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80112a2:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80112a6:	d85c      	bhi.n	8011362 <HAL_RCCEx_GetPeriphCLKFreq+0x8e2>
 80112a8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80112aa:	2b00      	cmp	r3, #0
 80112ac:	d004      	beq.n	80112b8 <HAL_RCCEx_GetPeriphCLKFreq+0x838>
 80112ae:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80112b0:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80112b4:	d004      	beq.n	80112c0 <HAL_RCCEx_GetPeriphCLKFreq+0x840>
 80112b6:	e054      	b.n	8011362 <HAL_RCCEx_GetPeriphCLKFreq+0x8e2>
    {
      case RCC_SPI6CLKSOURCE_D3PCLK1: /* D3PCLK1 (PCLK4) is the clock source for SPI6 */
      {
        frequency = HAL_RCCEx_GetD3PCLK1Freq();
 80112b8:	f000 f8b4 	bl	8011424 <HAL_RCCEx_GetD3PCLK1Freq>
 80112bc:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 80112be:	e0a4      	b.n	801140a <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 80112c0:	4b54      	ldr	r3, [pc, #336]	@ (8011414 <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 80112c2:	681b      	ldr	r3, [r3, #0]
 80112c4:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80112c8:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80112cc:	d107      	bne.n	80112de <HAL_RCCEx_GetPeriphCLKFreq+0x85e>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80112ce:	f107 0318 	add.w	r3, r7, #24
 80112d2:	4618      	mov	r0, r3
 80112d4:	f000 f8bc 	bl	8011450 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 80112d8:	69fb      	ldr	r3, [r7, #28]
 80112da:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 80112dc:	e095      	b.n	801140a <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 80112de:	2300      	movs	r3, #0
 80112e0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80112e2:	e092      	b.n	801140a <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SPI6CLKSOURCE_PLL3: /* PLL3 is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 80112e4:	4b4b      	ldr	r3, [pc, #300]	@ (8011414 <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 80112e6:	681b      	ldr	r3, [r3, #0]
 80112e8:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80112ec:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80112f0:	d107      	bne.n	8011302 <HAL_RCCEx_GetPeriphCLKFreq+0x882>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 80112f2:	f107 030c 	add.w	r3, r7, #12
 80112f6:	4618      	mov	r0, r3
 80112f8:	f000 f9fe 	bl	80116f8 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 80112fc:	693b      	ldr	r3, [r7, #16]
 80112fe:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8011300:	e083      	b.n	801140a <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 8011302:	2300      	movs	r3, #0
 8011304:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8011306:	e080      	b.n	801140a <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SPI6CLKSOURCE_HSI: /* HSI is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8011308:	4b42      	ldr	r3, [pc, #264]	@ (8011414 <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 801130a:	681b      	ldr	r3, [r3, #0]
 801130c:	f003 0304 	and.w	r3, r3, #4
 8011310:	2b04      	cmp	r3, #4
 8011312:	d109      	bne.n	8011328 <HAL_RCCEx_GetPeriphCLKFreq+0x8a8>
        {
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8011314:	4b3f      	ldr	r3, [pc, #252]	@ (8011414 <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 8011316:	681b      	ldr	r3, [r3, #0]
 8011318:	08db      	lsrs	r3, r3, #3
 801131a:	f003 0303 	and.w	r3, r3, #3
 801131e:	4a3e      	ldr	r2, [pc, #248]	@ (8011418 <HAL_RCCEx_GetPeriphCLKFreq+0x998>)
 8011320:	fa22 f303 	lsr.w	r3, r2, r3
 8011324:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8011326:	e070      	b.n	801140a <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 8011328:	2300      	movs	r3, #0
 801132a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 801132c:	e06d      	b.n	801140a <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SPI6CLKSOURCE_CSI: /* CSI is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY))
 801132e:	4b39      	ldr	r3, [pc, #228]	@ (8011414 <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 8011330:	681b      	ldr	r3, [r3, #0]
 8011332:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8011336:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 801133a:	d102      	bne.n	8011342 <HAL_RCCEx_GetPeriphCLKFreq+0x8c2>
        {
          frequency = CSI_VALUE;
 801133c:	4b37      	ldr	r3, [pc, #220]	@ (801141c <HAL_RCCEx_GetPeriphCLKFreq+0x99c>)
 801133e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8011340:	e063      	b.n	801140a <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 8011342:	2300      	movs	r3, #0
 8011344:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8011346:	e060      	b.n	801140a <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SPI6CLKSOURCE_HSE: /* HSE is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 8011348:	4b32      	ldr	r3, [pc, #200]	@ (8011414 <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 801134a:	681b      	ldr	r3, [r3, #0]
 801134c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8011350:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8011354:	d102      	bne.n	801135c <HAL_RCCEx_GetPeriphCLKFreq+0x8dc>
        {
          frequency = HSE_VALUE;
 8011356:	4b32      	ldr	r3, [pc, #200]	@ (8011420 <HAL_RCCEx_GetPeriphCLKFreq+0x9a0>)
 8011358:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 801135a:	e056      	b.n	801140a <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 801135c:	2300      	movs	r3, #0
 801135e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8011360:	e053      	b.n	801140a <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
        break;
      }
#endif /* RCC_SPI6CLKSOURCE_PIN */
      default :
      {
        frequency = 0;
 8011362:	2300      	movs	r3, #0
 8011364:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8011366:	e050      	b.n	801140a <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_FDCAN)
 8011368:	e9d7 2300 	ldrd	r2, r3, [r7]
 801136c:	f5a2 4100 	sub.w	r1, r2, #32768	@ 0x8000
 8011370:	430b      	orrs	r3, r1
 8011372:	d148      	bne.n	8011406 <HAL_RCCEx_GetPeriphCLKFreq+0x986>
  {
    /* Get FDCAN clock source */
    srcclk = __HAL_RCC_GET_FDCAN_SOURCE();
 8011374:	4b27      	ldr	r3, [pc, #156]	@ (8011414 <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 8011376:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8011378:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 801137c:	63bb      	str	r3, [r7, #56]	@ 0x38

    switch (srcclk)
 801137e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8011380:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8011384:	d02a      	beq.n	80113dc <HAL_RCCEx_GetPeriphCLKFreq+0x95c>
 8011386:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8011388:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 801138c:	d838      	bhi.n	8011400 <HAL_RCCEx_GetPeriphCLKFreq+0x980>
 801138e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8011390:	2b00      	cmp	r3, #0
 8011392:	d004      	beq.n	801139e <HAL_RCCEx_GetPeriphCLKFreq+0x91e>
 8011394:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8011396:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 801139a:	d00d      	beq.n	80113b8 <HAL_RCCEx_GetPeriphCLKFreq+0x938>
 801139c:	e030      	b.n	8011400 <HAL_RCCEx_GetPeriphCLKFreq+0x980>
    {
      case RCC_FDCANCLKSOURCE_HSE: /* HSE is the clock source for FDCAN */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 801139e:	4b1d      	ldr	r3, [pc, #116]	@ (8011414 <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 80113a0:	681b      	ldr	r3, [r3, #0]
 80113a2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80113a6:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80113aa:	d102      	bne.n	80113b2 <HAL_RCCEx_GetPeriphCLKFreq+0x932>
        {
          frequency = HSE_VALUE;
 80113ac:	4b1c      	ldr	r3, [pc, #112]	@ (8011420 <HAL_RCCEx_GetPeriphCLKFreq+0x9a0>)
 80113ae:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 80113b0:	e02b      	b.n	801140a <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 80113b2:	2300      	movs	r3, #0
 80113b4:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80113b6:	e028      	b.n	801140a <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_FDCANCLKSOURCE_PLL: /* PLL is the clock source for FDCAN */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 80113b8:	4b16      	ldr	r3, [pc, #88]	@ (8011414 <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 80113ba:	681b      	ldr	r3, [r3, #0]
 80113bc:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80113c0:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80113c4:	d107      	bne.n	80113d6 <HAL_RCCEx_GetPeriphCLKFreq+0x956>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 80113c6:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80113ca:	4618      	mov	r0, r3
 80113cc:	f000 fae8 	bl	80119a0 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 80113d0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80113d2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 80113d4:	e019      	b.n	801140a <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 80113d6:	2300      	movs	r3, #0
 80113d8:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80113da:	e016      	b.n	801140a <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is the clock source for FDCAN */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 80113dc:	4b0d      	ldr	r3, [pc, #52]	@ (8011414 <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 80113de:	681b      	ldr	r3, [r3, #0]
 80113e0:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80113e4:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80113e8:	d107      	bne.n	80113fa <HAL_RCCEx_GetPeriphCLKFreq+0x97a>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80113ea:	f107 0318 	add.w	r3, r7, #24
 80113ee:	4618      	mov	r0, r3
 80113f0:	f000 f82e 	bl	8011450 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 80113f4:	69fb      	ldr	r3, [r7, #28]
 80113f6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 80113f8:	e007      	b.n	801140a <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 80113fa:	2300      	movs	r3, #0
 80113fc:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80113fe:	e004      	b.n	801140a <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      default :
      {
        frequency = 0;
 8011400:	2300      	movs	r3, #0
 8011402:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8011404:	e001      	b.n	801140a <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
    }
  }
  else
  {
    frequency = 0;
 8011406:	2300      	movs	r3, #0
 8011408:	63fb      	str	r3, [r7, #60]	@ 0x3c
  }

  return frequency;
 801140a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 801140c:	4618      	mov	r0, r3
 801140e:	3740      	adds	r7, #64	@ 0x40
 8011410:	46bd      	mov	sp, r7
 8011412:	bd80      	pop	{r7, pc}
 8011414:	58024400 	.word	0x58024400
 8011418:	03d09000 	.word	0x03d09000
 801141c:	003d0900 	.word	0x003d0900
 8011420:	016e3600 	.word	0x016e3600

08011424 <HAL_RCCEx_GetD3PCLK1Freq>:
  * @note   Each time D3PCLK1 changes, this function must be called to update the
  *         right D3PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval D3PCLK1 frequency
  */
uint32_t HAL_RCCEx_GetD3PCLK1Freq(void)
{
 8011424:	b580      	push	{r7, lr}
 8011426:	af00      	add	r7, sp, #0
#if defined(RCC_D3CFGR_D3PPRE)
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->D3CFGR & RCC_D3CFGR_D3PPRE) >> RCC_D3CFGR_D3PPRE_Pos] & 0x1FU));
 8011428:	f7fe f8ec 	bl	800f604 <HAL_RCC_GetHCLKFreq>
 801142c:	4602      	mov	r2, r0
 801142e:	4b06      	ldr	r3, [pc, #24]	@ (8011448 <HAL_RCCEx_GetD3PCLK1Freq+0x24>)
 8011430:	6a1b      	ldr	r3, [r3, #32]
 8011432:	091b      	lsrs	r3, r3, #4
 8011434:	f003 0307 	and.w	r3, r3, #7
 8011438:	4904      	ldr	r1, [pc, #16]	@ (801144c <HAL_RCCEx_GetD3PCLK1Freq+0x28>)
 801143a:	5ccb      	ldrb	r3, [r1, r3]
 801143c:	f003 031f 	and.w	r3, r3, #31
 8011440:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->SRDCFGR & RCC_SRDCFGR_SRDPPRE) >> RCC_SRDCFGR_SRDPPRE_Pos] & 0x1FU));
#endif
}
 8011444:	4618      	mov	r0, r3
 8011446:	bd80      	pop	{r7, pc}
 8011448:	58024400 	.word	0x58024400
 801144c:	0801fd18 	.word	0x0801fd18

08011450 <HAL_RCCEx_GetPLL2ClockFreq>:
  *         right PLL2CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL2_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL2ClockFreq(PLL2_ClocksTypeDef *PLL2_Clocks)
{
 8011450:	b480      	push	{r7}
 8011452:	b089      	sub	sp, #36	@ 0x24
 8011454:	af00      	add	r7, sp, #0
 8011456:	6078      	str	r0, [r7, #4]
  float_t fracn2, pll2vco;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL2M) * PLL2N
     PLL2xCLK = PLL2_VCO / PLL2x
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8011458:	4ba1      	ldr	r3, [pc, #644]	@ (80116e0 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 801145a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 801145c:	f003 0303 	and.w	r3, r3, #3
 8011460:	61bb      	str	r3, [r7, #24]
  pll2m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM2) >> 12);
 8011462:	4b9f      	ldr	r3, [pc, #636]	@ (80116e0 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8011464:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8011466:	0b1b      	lsrs	r3, r3, #12
 8011468:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 801146c:	617b      	str	r3, [r7, #20]
  pll2fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL2FRACEN) >> RCC_PLLCFGR_PLL2FRACEN_Pos;
 801146e:	4b9c      	ldr	r3, [pc, #624]	@ (80116e0 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8011470:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8011472:	091b      	lsrs	r3, r3, #4
 8011474:	f003 0301 	and.w	r3, r3, #1
 8011478:	613b      	str	r3, [r7, #16]
  fracn2 = (float_t)(uint32_t)(pll2fracen * ((RCC->PLL2FRACR & RCC_PLL2FRACR_FRACN2) >> 3));
 801147a:	4b99      	ldr	r3, [pc, #612]	@ (80116e0 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 801147c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 801147e:	08db      	lsrs	r3, r3, #3
 8011480:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8011484:	693a      	ldr	r2, [r7, #16]
 8011486:	fb02 f303 	mul.w	r3, r2, r3
 801148a:	ee07 3a90 	vmov	s15, r3
 801148e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8011492:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll2m != 0U)
 8011496:	697b      	ldr	r3, [r7, #20]
 8011498:	2b00      	cmp	r3, #0
 801149a:	f000 8111 	beq.w	80116c0 <HAL_RCCEx_GetPLL2ClockFreq+0x270>
  {
    switch (pllsource)
 801149e:	69bb      	ldr	r3, [r7, #24]
 80114a0:	2b02      	cmp	r3, #2
 80114a2:	f000 8083 	beq.w	80115ac <HAL_RCCEx_GetPLL2ClockFreq+0x15c>
 80114a6:	69bb      	ldr	r3, [r7, #24]
 80114a8:	2b02      	cmp	r3, #2
 80114aa:	f200 80a1 	bhi.w	80115f0 <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
 80114ae:	69bb      	ldr	r3, [r7, #24]
 80114b0:	2b00      	cmp	r3, #0
 80114b2:	d003      	beq.n	80114bc <HAL_RCCEx_GetPLL2ClockFreq+0x6c>
 80114b4:	69bb      	ldr	r3, [r7, #24]
 80114b6:	2b01      	cmp	r3, #1
 80114b8:	d056      	beq.n	8011568 <HAL_RCCEx_GetPLL2ClockFreq+0x118>
 80114ba:	e099      	b.n	80115f0 <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
    {

      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80114bc:	4b88      	ldr	r3, [pc, #544]	@ (80116e0 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80114be:	681b      	ldr	r3, [r3, #0]
 80114c0:	f003 0320 	and.w	r3, r3, #32
 80114c4:	2b00      	cmp	r3, #0
 80114c6:	d02d      	beq.n	8011524 <HAL_RCCEx_GetPLL2ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 80114c8:	4b85      	ldr	r3, [pc, #532]	@ (80116e0 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80114ca:	681b      	ldr	r3, [r3, #0]
 80114cc:	08db      	lsrs	r3, r3, #3
 80114ce:	f003 0303 	and.w	r3, r3, #3
 80114d2:	4a84      	ldr	r2, [pc, #528]	@ (80116e4 <HAL_RCCEx_GetPLL2ClockFreq+0x294>)
 80114d4:	fa22 f303 	lsr.w	r3, r2, r3
 80114d8:	60bb      	str	r3, [r7, #8]
          pll2vco = ((float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 80114da:	68bb      	ldr	r3, [r7, #8]
 80114dc:	ee07 3a90 	vmov	s15, r3
 80114e0:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80114e4:	697b      	ldr	r3, [r7, #20]
 80114e6:	ee07 3a90 	vmov	s15, r3
 80114ea:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80114ee:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80114f2:	4b7b      	ldr	r3, [pc, #492]	@ (80116e0 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80114f4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80114f6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80114fa:	ee07 3a90 	vmov	s15, r3
 80114fe:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8011502:	ed97 6a03 	vldr	s12, [r7, #12]
 8011506:	eddf 5a78 	vldr	s11, [pc, #480]	@ 80116e8 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 801150a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 801150e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8011512:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8011516:	ee77 7aa6 	vadd.f32	s15, s15, s13
 801151a:	ee67 7a27 	vmul.f32	s15, s14, s15
 801151e:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
        }
        break;
 8011522:	e087      	b.n	8011634 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8011524:	697b      	ldr	r3, [r7, #20]
 8011526:	ee07 3a90 	vmov	s15, r3
 801152a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 801152e:	eddf 6a6f 	vldr	s13, [pc, #444]	@ 80116ec <HAL_RCCEx_GetPLL2ClockFreq+0x29c>
 8011532:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8011536:	4b6a      	ldr	r3, [pc, #424]	@ (80116e0 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8011538:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 801153a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 801153e:	ee07 3a90 	vmov	s15, r3
 8011542:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8011546:	ed97 6a03 	vldr	s12, [r7, #12]
 801154a:	eddf 5a67 	vldr	s11, [pc, #412]	@ 80116e8 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 801154e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8011552:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8011556:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 801155a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 801155e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8011562:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8011566:	e065      	b.n	8011634 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8011568:	697b      	ldr	r3, [r7, #20]
 801156a:	ee07 3a90 	vmov	s15, r3
 801156e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8011572:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 80116f0 <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 8011576:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 801157a:	4b59      	ldr	r3, [pc, #356]	@ (80116e0 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 801157c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 801157e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8011582:	ee07 3a90 	vmov	s15, r3
 8011586:	eef8 6a67 	vcvt.f32.u32	s13, s15
 801158a:	ed97 6a03 	vldr	s12, [r7, #12]
 801158e:	eddf 5a56 	vldr	s11, [pc, #344]	@ 80116e8 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8011592:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8011596:	ee76 7aa7 	vadd.f32	s15, s13, s15
 801159a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 801159e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80115a2:	ee67 7a27 	vmul.f32	s15, s14, s15
 80115a6:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 80115aa:	e043      	b.n	8011634 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 80115ac:	697b      	ldr	r3, [r7, #20]
 80115ae:	ee07 3a90 	vmov	s15, r3
 80115b2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80115b6:	eddf 6a4f 	vldr	s13, [pc, #316]	@ 80116f4 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>
 80115ba:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80115be:	4b48      	ldr	r3, [pc, #288]	@ (80116e0 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80115c0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80115c2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80115c6:	ee07 3a90 	vmov	s15, r3
 80115ca:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80115ce:	ed97 6a03 	vldr	s12, [r7, #12]
 80115d2:	eddf 5a45 	vldr	s11, [pc, #276]	@ 80116e8 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 80115d6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80115da:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80115de:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80115e2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80115e6:	ee67 7a27 	vmul.f32	s15, s14, s15
 80115ea:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 80115ee:	e021      	b.n	8011634 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      default:
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 80115f0:	697b      	ldr	r3, [r7, #20]
 80115f2:	ee07 3a90 	vmov	s15, r3
 80115f6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80115fa:	eddf 6a3d 	vldr	s13, [pc, #244]	@ 80116f0 <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 80115fe:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8011602:	4b37      	ldr	r3, [pc, #220]	@ (80116e0 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8011604:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8011606:	f3c3 0308 	ubfx	r3, r3, #0, #9
 801160a:	ee07 3a90 	vmov	s15, r3
 801160e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8011612:	ed97 6a03 	vldr	s12, [r7, #12]
 8011616:	eddf 5a34 	vldr	s11, [pc, #208]	@ 80116e8 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 801161a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 801161e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8011622:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8011626:	ee77 7aa6 	vadd.f32	s15, s15, s13
 801162a:	ee67 7a27 	vmul.f32	s15, s14, s15
 801162e:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8011632:	bf00      	nop
    }
    PLL2_Clocks->PLL2_P_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_P2) >> 9)  + (float_t)1)) ;
 8011634:	4b2a      	ldr	r3, [pc, #168]	@ (80116e0 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8011636:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8011638:	0a5b      	lsrs	r3, r3, #9
 801163a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 801163e:	ee07 3a90 	vmov	s15, r3
 8011642:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8011646:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 801164a:	ee37 7a87 	vadd.f32	s14, s15, s14
 801164e:	edd7 6a07 	vldr	s13, [r7, #28]
 8011652:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8011656:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 801165a:	ee17 2a90 	vmov	r2, s15
 801165e:	687b      	ldr	r3, [r7, #4]
 8011660:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_Q2) >> 16) + (float_t)1)) ;
 8011662:	4b1f      	ldr	r3, [pc, #124]	@ (80116e0 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8011664:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8011666:	0c1b      	lsrs	r3, r3, #16
 8011668:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 801166c:	ee07 3a90 	vmov	s15, r3
 8011670:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8011674:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8011678:	ee37 7a87 	vadd.f32	s14, s15, s14
 801167c:	edd7 6a07 	vldr	s13, [r7, #28]
 8011680:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8011684:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8011688:	ee17 2a90 	vmov	r2, s15
 801168c:	687b      	ldr	r3, [r7, #4]
 801168e:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_R2) >> 24) + (float_t)1)) ;
 8011690:	4b13      	ldr	r3, [pc, #76]	@ (80116e0 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8011692:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8011694:	0e1b      	lsrs	r3, r3, #24
 8011696:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 801169a:	ee07 3a90 	vmov	s15, r3
 801169e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80116a2:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80116a6:	ee37 7a87 	vadd.f32	s14, s15, s14
 80116aa:	edd7 6a07 	vldr	s13, [r7, #28]
 80116ae:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80116b2:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80116b6:	ee17 2a90 	vmov	r2, s15
 80116ba:	687b      	ldr	r3, [r7, #4]
 80116bc:	609a      	str	r2, [r3, #8]
  {
    PLL2_Clocks->PLL2_P_Frequency = 0U;
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
    PLL2_Clocks->PLL2_R_Frequency = 0U;
  }
}
 80116be:	e008      	b.n	80116d2 <HAL_RCCEx_GetPLL2ClockFreq+0x282>
    PLL2_Clocks->PLL2_P_Frequency = 0U;
 80116c0:	687b      	ldr	r3, [r7, #4]
 80116c2:	2200      	movs	r2, #0
 80116c4:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
 80116c6:	687b      	ldr	r3, [r7, #4]
 80116c8:	2200      	movs	r2, #0
 80116ca:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = 0U;
 80116cc:	687b      	ldr	r3, [r7, #4]
 80116ce:	2200      	movs	r2, #0
 80116d0:	609a      	str	r2, [r3, #8]
}
 80116d2:	bf00      	nop
 80116d4:	3724      	adds	r7, #36	@ 0x24
 80116d6:	46bd      	mov	sp, r7
 80116d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80116dc:	4770      	bx	lr
 80116de:	bf00      	nop
 80116e0:	58024400 	.word	0x58024400
 80116e4:	03d09000 	.word	0x03d09000
 80116e8:	46000000 	.word	0x46000000
 80116ec:	4c742400 	.word	0x4c742400
 80116f0:	4a742400 	.word	0x4a742400
 80116f4:	4bb71b00 	.word	0x4bb71b00

080116f8 <HAL_RCCEx_GetPLL3ClockFreq>:
  *         right PLL3CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL3_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL3ClockFreq(PLL3_ClocksTypeDef *PLL3_Clocks)
{
 80116f8:	b480      	push	{r7}
 80116fa:	b089      	sub	sp, #36	@ 0x24
 80116fc:	af00      	add	r7, sp, #0
 80116fe:	6078      	str	r0, [r7, #4]
  float_t fracn3, pll3vco;

  /* PLL3_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL3M) * PLL3N
     PLL3xCLK = PLL3_VCO / PLLxR
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8011700:	4ba1      	ldr	r3, [pc, #644]	@ (8011988 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8011702:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8011704:	f003 0303 	and.w	r3, r3, #3
 8011708:	61bb      	str	r3, [r7, #24]
  pll3m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM3) >> 20)  ;
 801170a:	4b9f      	ldr	r3, [pc, #636]	@ (8011988 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 801170c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 801170e:	0d1b      	lsrs	r3, r3, #20
 8011710:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8011714:	617b      	str	r3, [r7, #20]
  pll3fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL3FRACEN) >> RCC_PLLCFGR_PLL3FRACEN_Pos;
 8011716:	4b9c      	ldr	r3, [pc, #624]	@ (8011988 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8011718:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 801171a:	0a1b      	lsrs	r3, r3, #8
 801171c:	f003 0301 	and.w	r3, r3, #1
 8011720:	613b      	str	r3, [r7, #16]
  fracn3 = (float_t)(uint32_t)(pll3fracen * ((RCC->PLL3FRACR & RCC_PLL3FRACR_FRACN3) >> 3));
 8011722:	4b99      	ldr	r3, [pc, #612]	@ (8011988 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8011724:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8011726:	08db      	lsrs	r3, r3, #3
 8011728:	f3c3 030c 	ubfx	r3, r3, #0, #13
 801172c:	693a      	ldr	r2, [r7, #16]
 801172e:	fb02 f303 	mul.w	r3, r2, r3
 8011732:	ee07 3a90 	vmov	s15, r3
 8011736:	eef8 7a67 	vcvt.f32.u32	s15, s15
 801173a:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll3m != 0U)
 801173e:	697b      	ldr	r3, [r7, #20]
 8011740:	2b00      	cmp	r3, #0
 8011742:	f000 8111 	beq.w	8011968 <HAL_RCCEx_GetPLL3ClockFreq+0x270>
  {
    switch (pllsource)
 8011746:	69bb      	ldr	r3, [r7, #24]
 8011748:	2b02      	cmp	r3, #2
 801174a:	f000 8083 	beq.w	8011854 <HAL_RCCEx_GetPLL3ClockFreq+0x15c>
 801174e:	69bb      	ldr	r3, [r7, #24]
 8011750:	2b02      	cmp	r3, #2
 8011752:	f200 80a1 	bhi.w	8011898 <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
 8011756:	69bb      	ldr	r3, [r7, #24]
 8011758:	2b00      	cmp	r3, #0
 801175a:	d003      	beq.n	8011764 <HAL_RCCEx_GetPLL3ClockFreq+0x6c>
 801175c:	69bb      	ldr	r3, [r7, #24]
 801175e:	2b01      	cmp	r3, #1
 8011760:	d056      	beq.n	8011810 <HAL_RCCEx_GetPLL3ClockFreq+0x118>
 8011762:	e099      	b.n	8011898 <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
    {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8011764:	4b88      	ldr	r3, [pc, #544]	@ (8011988 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8011766:	681b      	ldr	r3, [r3, #0]
 8011768:	f003 0320 	and.w	r3, r3, #32
 801176c:	2b00      	cmp	r3, #0
 801176e:	d02d      	beq.n	80117cc <HAL_RCCEx_GetPLL3ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8011770:	4b85      	ldr	r3, [pc, #532]	@ (8011988 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8011772:	681b      	ldr	r3, [r3, #0]
 8011774:	08db      	lsrs	r3, r3, #3
 8011776:	f003 0303 	and.w	r3, r3, #3
 801177a:	4a84      	ldr	r2, [pc, #528]	@ (801198c <HAL_RCCEx_GetPLL3ClockFreq+0x294>)
 801177c:	fa22 f303 	lsr.w	r3, r2, r3
 8011780:	60bb      	str	r3, [r7, #8]
          pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8011782:	68bb      	ldr	r3, [r7, #8]
 8011784:	ee07 3a90 	vmov	s15, r3
 8011788:	eef8 6a67 	vcvt.f32.u32	s13, s15
 801178c:	697b      	ldr	r3, [r7, #20]
 801178e:	ee07 3a90 	vmov	s15, r3
 8011792:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8011796:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 801179a:	4b7b      	ldr	r3, [pc, #492]	@ (8011988 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 801179c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 801179e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80117a2:	ee07 3a90 	vmov	s15, r3
 80117a6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80117aa:	ed97 6a03 	vldr	s12, [r7, #12]
 80117ae:	eddf 5a78 	vldr	s11, [pc, #480]	@ 8011990 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 80117b2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80117b6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80117ba:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80117be:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80117c2:	ee67 7a27 	vmul.f32	s15, s14, s15
 80117c6:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
        }
        break;
 80117ca:	e087      	b.n	80118dc <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 80117cc:	697b      	ldr	r3, [r7, #20]
 80117ce:	ee07 3a90 	vmov	s15, r3
 80117d2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80117d6:	eddf 6a6f 	vldr	s13, [pc, #444]	@ 8011994 <HAL_RCCEx_GetPLL3ClockFreq+0x29c>
 80117da:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80117de:	4b6a      	ldr	r3, [pc, #424]	@ (8011988 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80117e0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80117e2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80117e6:	ee07 3a90 	vmov	s15, r3
 80117ea:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80117ee:	ed97 6a03 	vldr	s12, [r7, #12]
 80117f2:	eddf 5a67 	vldr	s11, [pc, #412]	@ 8011990 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 80117f6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80117fa:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80117fe:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8011802:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8011806:	ee67 7a27 	vmul.f32	s15, s14, s15
 801180a:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 801180e:	e065      	b.n	80118dc <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8011810:	697b      	ldr	r3, [r7, #20]
 8011812:	ee07 3a90 	vmov	s15, r3
 8011816:	eef8 7a67 	vcvt.f32.u32	s15, s15
 801181a:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 8011998 <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 801181e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8011822:	4b59      	ldr	r3, [pc, #356]	@ (8011988 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8011824:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8011826:	f3c3 0308 	ubfx	r3, r3, #0, #9
 801182a:	ee07 3a90 	vmov	s15, r3
 801182e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8011832:	ed97 6a03 	vldr	s12, [r7, #12]
 8011836:	eddf 5a56 	vldr	s11, [pc, #344]	@ 8011990 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 801183a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 801183e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8011842:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8011846:	ee77 7aa6 	vadd.f32	s15, s15, s13
 801184a:	ee67 7a27 	vmul.f32	s15, s14, s15
 801184e:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8011852:	e043      	b.n	80118dc <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll3vco = ((float_t)HSE_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8011854:	697b      	ldr	r3, [r7, #20]
 8011856:	ee07 3a90 	vmov	s15, r3
 801185a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 801185e:	eddf 6a4f 	vldr	s13, [pc, #316]	@ 801199c <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>
 8011862:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8011866:	4b48      	ldr	r3, [pc, #288]	@ (8011988 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8011868:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 801186a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 801186e:	ee07 3a90 	vmov	s15, r3
 8011872:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8011876:	ed97 6a03 	vldr	s12, [r7, #12]
 801187a:	eddf 5a45 	vldr	s11, [pc, #276]	@ 8011990 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 801187e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8011882:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8011886:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 801188a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 801188e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8011892:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8011896:	e021      	b.n	80118dc <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      default:
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8011898:	697b      	ldr	r3, [r7, #20]
 801189a:	ee07 3a90 	vmov	s15, r3
 801189e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80118a2:	eddf 6a3d 	vldr	s13, [pc, #244]	@ 8011998 <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 80118a6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80118aa:	4b37      	ldr	r3, [pc, #220]	@ (8011988 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80118ac:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80118ae:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80118b2:	ee07 3a90 	vmov	s15, r3
 80118b6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80118ba:	ed97 6a03 	vldr	s12, [r7, #12]
 80118be:	eddf 5a34 	vldr	s11, [pc, #208]	@ 8011990 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 80118c2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80118c6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80118ca:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80118ce:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80118d2:	ee67 7a27 	vmul.f32	s15, s14, s15
 80118d6:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 80118da:	bf00      	nop
    }
    PLL3_Clocks->PLL3_P_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_P3) >> 9)  + (float_t)1)) ;
 80118dc:	4b2a      	ldr	r3, [pc, #168]	@ (8011988 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80118de:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80118e0:	0a5b      	lsrs	r3, r3, #9
 80118e2:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80118e6:	ee07 3a90 	vmov	s15, r3
 80118ea:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80118ee:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80118f2:	ee37 7a87 	vadd.f32	s14, s15, s14
 80118f6:	edd7 6a07 	vldr	s13, [r7, #28]
 80118fa:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80118fe:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8011902:	ee17 2a90 	vmov	r2, s15
 8011906:	687b      	ldr	r3, [r7, #4]
 8011908:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_Q3) >> 16) + (float_t)1)) ;
 801190a:	4b1f      	ldr	r3, [pc, #124]	@ (8011988 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 801190c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 801190e:	0c1b      	lsrs	r3, r3, #16
 8011910:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8011914:	ee07 3a90 	vmov	s15, r3
 8011918:	eef8 7a67 	vcvt.f32.u32	s15, s15
 801191c:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8011920:	ee37 7a87 	vadd.f32	s14, s15, s14
 8011924:	edd7 6a07 	vldr	s13, [r7, #28]
 8011928:	eec6 7a87 	vdiv.f32	s15, s13, s14
 801192c:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8011930:	ee17 2a90 	vmov	r2, s15
 8011934:	687b      	ldr	r3, [r7, #4]
 8011936:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_R3) >> 24) + (float_t)1)) ;
 8011938:	4b13      	ldr	r3, [pc, #76]	@ (8011988 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 801193a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 801193c:	0e1b      	lsrs	r3, r3, #24
 801193e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8011942:	ee07 3a90 	vmov	s15, r3
 8011946:	eef8 7a67 	vcvt.f32.u32	s15, s15
 801194a:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 801194e:	ee37 7a87 	vadd.f32	s14, s15, s14
 8011952:	edd7 6a07 	vldr	s13, [r7, #28]
 8011956:	eec6 7a87 	vdiv.f32	s15, s13, s14
 801195a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 801195e:	ee17 2a90 	vmov	r2, s15
 8011962:	687b      	ldr	r3, [r7, #4]
 8011964:	609a      	str	r2, [r3, #8]
    PLL3_Clocks->PLL3_P_Frequency = 0U;
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
    PLL3_Clocks->PLL3_R_Frequency = 0U;
  }

}
 8011966:	e008      	b.n	801197a <HAL_RCCEx_GetPLL3ClockFreq+0x282>
    PLL3_Clocks->PLL3_P_Frequency = 0U;
 8011968:	687b      	ldr	r3, [r7, #4]
 801196a:	2200      	movs	r2, #0
 801196c:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
 801196e:	687b      	ldr	r3, [r7, #4]
 8011970:	2200      	movs	r2, #0
 8011972:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = 0U;
 8011974:	687b      	ldr	r3, [r7, #4]
 8011976:	2200      	movs	r2, #0
 8011978:	609a      	str	r2, [r3, #8]
}
 801197a:	bf00      	nop
 801197c:	3724      	adds	r7, #36	@ 0x24
 801197e:	46bd      	mov	sp, r7
 8011980:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011984:	4770      	bx	lr
 8011986:	bf00      	nop
 8011988:	58024400 	.word	0x58024400
 801198c:	03d09000 	.word	0x03d09000
 8011990:	46000000 	.word	0x46000000
 8011994:	4c742400 	.word	0x4c742400
 8011998:	4a742400 	.word	0x4a742400
 801199c:	4bb71b00 	.word	0x4bb71b00

080119a0 <HAL_RCCEx_GetPLL1ClockFreq>:
  *         right PLL1CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL1_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL1ClockFreq(PLL1_ClocksTypeDef *PLL1_Clocks)
{
 80119a0:	b480      	push	{r7}
 80119a2:	b089      	sub	sp, #36	@ 0x24
 80119a4:	af00      	add	r7, sp, #0
 80119a6:	6078      	str	r0, [r7, #4]
  uint32_t pllsource, pll1m, pll1fracen, hsivalue;
  float_t fracn1, pll1vco;

  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 80119a8:	4ba0      	ldr	r3, [pc, #640]	@ (8011c2c <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 80119aa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80119ac:	f003 0303 	and.w	r3, r3, #3
 80119b0:	61bb      	str	r3, [r7, #24]
  pll1m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4);
 80119b2:	4b9e      	ldr	r3, [pc, #632]	@ (8011c2c <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 80119b4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80119b6:	091b      	lsrs	r3, r3, #4
 80119b8:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80119bc:	617b      	str	r3, [r7, #20]
  pll1fracen = RCC->PLLCFGR & RCC_PLLCFGR_PLL1FRACEN;
 80119be:	4b9b      	ldr	r3, [pc, #620]	@ (8011c2c <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 80119c0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80119c2:	f003 0301 	and.w	r3, r3, #1
 80119c6:	613b      	str	r3, [r7, #16]
  fracn1 = (float_t)(uint32_t)(pll1fracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 80119c8:	4b98      	ldr	r3, [pc, #608]	@ (8011c2c <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 80119ca:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80119cc:	08db      	lsrs	r3, r3, #3
 80119ce:	f3c3 030c 	ubfx	r3, r3, #0, #13
 80119d2:	693a      	ldr	r2, [r7, #16]
 80119d4:	fb02 f303 	mul.w	r3, r2, r3
 80119d8:	ee07 3a90 	vmov	s15, r3
 80119dc:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80119e0:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll1m != 0U)
 80119e4:	697b      	ldr	r3, [r7, #20]
 80119e6:	2b00      	cmp	r3, #0
 80119e8:	f000 8111 	beq.w	8011c0e <HAL_RCCEx_GetPLL1ClockFreq+0x26e>
  {
    switch (pllsource)
 80119ec:	69bb      	ldr	r3, [r7, #24]
 80119ee:	2b02      	cmp	r3, #2
 80119f0:	f000 8083 	beq.w	8011afa <HAL_RCCEx_GetPLL1ClockFreq+0x15a>
 80119f4:	69bb      	ldr	r3, [r7, #24]
 80119f6:	2b02      	cmp	r3, #2
 80119f8:	f200 80a1 	bhi.w	8011b3e <HAL_RCCEx_GetPLL1ClockFreq+0x19e>
 80119fc:	69bb      	ldr	r3, [r7, #24]
 80119fe:	2b00      	cmp	r3, #0
 8011a00:	d003      	beq.n	8011a0a <HAL_RCCEx_GetPLL1ClockFreq+0x6a>
 8011a02:	69bb      	ldr	r3, [r7, #24]
 8011a04:	2b01      	cmp	r3, #1
 8011a06:	d056      	beq.n	8011ab6 <HAL_RCCEx_GetPLL1ClockFreq+0x116>
 8011a08:	e099      	b.n	8011b3e <HAL_RCCEx_GetPLL1ClockFreq+0x19e>
    {

      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8011a0a:	4b88      	ldr	r3, [pc, #544]	@ (8011c2c <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8011a0c:	681b      	ldr	r3, [r3, #0]
 8011a0e:	f003 0320 	and.w	r3, r3, #32
 8011a12:	2b00      	cmp	r3, #0
 8011a14:	d02d      	beq.n	8011a72 <HAL_RCCEx_GetPLL1ClockFreq+0xd2>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8011a16:	4b85      	ldr	r3, [pc, #532]	@ (8011c2c <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8011a18:	681b      	ldr	r3, [r3, #0]
 8011a1a:	08db      	lsrs	r3, r3, #3
 8011a1c:	f003 0303 	and.w	r3, r3, #3
 8011a20:	4a83      	ldr	r2, [pc, #524]	@ (8011c30 <HAL_RCCEx_GetPLL1ClockFreq+0x290>)
 8011a22:	fa22 f303 	lsr.w	r3, r2, r3
 8011a26:	60bb      	str	r3, [r7, #8]
          pll1vco = ((float_t)hsivalue / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8011a28:	68bb      	ldr	r3, [r7, #8]
 8011a2a:	ee07 3a90 	vmov	s15, r3
 8011a2e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8011a32:	697b      	ldr	r3, [r7, #20]
 8011a34:	ee07 3a90 	vmov	s15, r3
 8011a38:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8011a3c:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8011a40:	4b7a      	ldr	r3, [pc, #488]	@ (8011c2c <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8011a42:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8011a44:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8011a48:	ee07 3a90 	vmov	s15, r3
 8011a4c:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8011a50:	ed97 6a03 	vldr	s12, [r7, #12]
 8011a54:	eddf 5a77 	vldr	s11, [pc, #476]	@ 8011c34 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 8011a58:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8011a5c:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8011a60:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8011a64:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8011a68:	ee67 7a27 	vmul.f32	s15, s14, s15
 8011a6c:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
        }
        break;
 8011a70:	e087      	b.n	8011b82 <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>
          pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8011a72:	697b      	ldr	r3, [r7, #20]
 8011a74:	ee07 3a90 	vmov	s15, r3
 8011a78:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8011a7c:	eddf 6a6e 	vldr	s13, [pc, #440]	@ 8011c38 <HAL_RCCEx_GetPLL1ClockFreq+0x298>
 8011a80:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8011a84:	4b69      	ldr	r3, [pc, #420]	@ (8011c2c <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8011a86:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8011a88:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8011a8c:	ee07 3a90 	vmov	s15, r3
 8011a90:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8011a94:	ed97 6a03 	vldr	s12, [r7, #12]
 8011a98:	eddf 5a66 	vldr	s11, [pc, #408]	@ 8011c34 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 8011a9c:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8011aa0:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8011aa4:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8011aa8:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8011aac:	ee67 7a27 	vmul.f32	s15, s14, s15
 8011ab0:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8011ab4:	e065      	b.n	8011b82 <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>
      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll1vco = ((float_t)CSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8011ab6:	697b      	ldr	r3, [r7, #20]
 8011ab8:	ee07 3a90 	vmov	s15, r3
 8011abc:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8011ac0:	eddf 6a5e 	vldr	s13, [pc, #376]	@ 8011c3c <HAL_RCCEx_GetPLL1ClockFreq+0x29c>
 8011ac4:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8011ac8:	4b58      	ldr	r3, [pc, #352]	@ (8011c2c <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8011aca:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8011acc:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8011ad0:	ee07 3a90 	vmov	s15, r3
 8011ad4:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8011ad8:	ed97 6a03 	vldr	s12, [r7, #12]
 8011adc:	eddf 5a55 	vldr	s11, [pc, #340]	@ 8011c34 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 8011ae0:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8011ae4:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8011ae8:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8011aec:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8011af0:	ee67 7a27 	vmul.f32	s15, s14, s15
 8011af4:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8011af8:	e043      	b.n	8011b82 <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll1vco = ((float_t)HSE_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8011afa:	697b      	ldr	r3, [r7, #20]
 8011afc:	ee07 3a90 	vmov	s15, r3
 8011b00:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8011b04:	eddf 6a4e 	vldr	s13, [pc, #312]	@ 8011c40 <HAL_RCCEx_GetPLL1ClockFreq+0x2a0>
 8011b08:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8011b0c:	4b47      	ldr	r3, [pc, #284]	@ (8011c2c <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8011b0e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8011b10:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8011b14:	ee07 3a90 	vmov	s15, r3
 8011b18:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8011b1c:	ed97 6a03 	vldr	s12, [r7, #12]
 8011b20:	eddf 5a44 	vldr	s11, [pc, #272]	@ 8011c34 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 8011b24:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8011b28:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8011b2c:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8011b30:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8011b34:	ee67 7a27 	vmul.f32	s15, s14, s15
 8011b38:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8011b3c:	e021      	b.n	8011b82 <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>

      default:
        pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8011b3e:	697b      	ldr	r3, [r7, #20]
 8011b40:	ee07 3a90 	vmov	s15, r3
 8011b44:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8011b48:	eddf 6a3b 	vldr	s13, [pc, #236]	@ 8011c38 <HAL_RCCEx_GetPLL1ClockFreq+0x298>
 8011b4c:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8011b50:	4b36      	ldr	r3, [pc, #216]	@ (8011c2c <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8011b52:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8011b54:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8011b58:	ee07 3a90 	vmov	s15, r3
 8011b5c:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8011b60:	ed97 6a03 	vldr	s12, [r7, #12]
 8011b64:	eddf 5a33 	vldr	s11, [pc, #204]	@ 8011c34 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 8011b68:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8011b6c:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8011b70:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8011b74:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8011b78:	ee67 7a27 	vmul.f32	s15, s14, s15
 8011b7c:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8011b80:	bf00      	nop
    }

    PLL1_Clocks->PLL1_P_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >> 9)  + (float_t)1)) ;
 8011b82:	4b2a      	ldr	r3, [pc, #168]	@ (8011c2c <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8011b84:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8011b86:	0a5b      	lsrs	r3, r3, #9
 8011b88:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8011b8c:	ee07 3a90 	vmov	s15, r3
 8011b90:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8011b94:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8011b98:	ee37 7a87 	vadd.f32	s14, s15, s14
 8011b9c:	edd7 6a07 	vldr	s13, [r7, #28]
 8011ba0:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8011ba4:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8011ba8:	ee17 2a90 	vmov	r2, s15
 8011bac:	687b      	ldr	r3, [r7, #4]
 8011bae:	601a      	str	r2, [r3, #0]
    PLL1_Clocks->PLL1_Q_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_Q1) >> 16) + (float_t)1)) ;
 8011bb0:	4b1e      	ldr	r3, [pc, #120]	@ (8011c2c <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8011bb2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8011bb4:	0c1b      	lsrs	r3, r3, #16
 8011bb6:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8011bba:	ee07 3a90 	vmov	s15, r3
 8011bbe:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8011bc2:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8011bc6:	ee37 7a87 	vadd.f32	s14, s15, s14
 8011bca:	edd7 6a07 	vldr	s13, [r7, #28]
 8011bce:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8011bd2:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8011bd6:	ee17 2a90 	vmov	r2, s15
 8011bda:	687b      	ldr	r3, [r7, #4]
 8011bdc:	605a      	str	r2, [r3, #4]
    PLL1_Clocks->PLL1_R_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_R1) >> 24) + (float_t)1)) ;
 8011bde:	4b13      	ldr	r3, [pc, #76]	@ (8011c2c <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8011be0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8011be2:	0e1b      	lsrs	r3, r3, #24
 8011be4:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8011be8:	ee07 3a90 	vmov	s15, r3
 8011bec:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8011bf0:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8011bf4:	ee37 7a87 	vadd.f32	s14, s15, s14
 8011bf8:	edd7 6a07 	vldr	s13, [r7, #28]
 8011bfc:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8011c00:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8011c04:	ee17 2a90 	vmov	r2, s15
 8011c08:	687b      	ldr	r3, [r7, #4]
 8011c0a:	609a      	str	r2, [r3, #8]
    PLL1_Clocks->PLL1_P_Frequency = 0U;
    PLL1_Clocks->PLL1_Q_Frequency = 0U;
    PLL1_Clocks->PLL1_R_Frequency = 0U;
  }

}
 8011c0c:	e008      	b.n	8011c20 <HAL_RCCEx_GetPLL1ClockFreq+0x280>
    PLL1_Clocks->PLL1_P_Frequency = 0U;
 8011c0e:	687b      	ldr	r3, [r7, #4]
 8011c10:	2200      	movs	r2, #0
 8011c12:	601a      	str	r2, [r3, #0]
    PLL1_Clocks->PLL1_Q_Frequency = 0U;
 8011c14:	687b      	ldr	r3, [r7, #4]
 8011c16:	2200      	movs	r2, #0
 8011c18:	605a      	str	r2, [r3, #4]
    PLL1_Clocks->PLL1_R_Frequency = 0U;
 8011c1a:	687b      	ldr	r3, [r7, #4]
 8011c1c:	2200      	movs	r2, #0
 8011c1e:	609a      	str	r2, [r3, #8]
}
 8011c20:	bf00      	nop
 8011c22:	3724      	adds	r7, #36	@ 0x24
 8011c24:	46bd      	mov	sp, r7
 8011c26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011c2a:	4770      	bx	lr
 8011c2c:	58024400 	.word	0x58024400
 8011c30:	03d09000 	.word	0x03d09000
 8011c34:	46000000 	.word	0x46000000
 8011c38:	4c742400 	.word	0x4c742400
 8011c3c:	4a742400 	.word	0x4a742400
 8011c40:	4bb71b00 	.word	0x4bb71b00

08011c44 <RCCEx_PLL2_Config>:
  * @note   PLL2 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL2_Config(const RCC_PLL2InitTypeDef *pll2, uint32_t Divider)
{
 8011c44:	b580      	push	{r7, lr}
 8011c46:	b084      	sub	sp, #16
 8011c48:	af00      	add	r7, sp, #0
 8011c4a:	6078      	str	r0, [r7, #4]
 8011c4c:	6039      	str	r1, [r7, #0]

  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8011c4e:	2300      	movs	r3, #0
 8011c50:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL2RGE_VALUE(pll2->PLL2RGE));
  assert_param(IS_RCC_PLL2VCO_VALUE(pll2->PLL2VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll2->PLL2FRACN));

  /* Check that PLL2 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8011c52:	4b53      	ldr	r3, [pc, #332]	@ (8011da0 <RCCEx_PLL2_Config+0x15c>)
 8011c54:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8011c56:	f003 0303 	and.w	r3, r3, #3
 8011c5a:	2b03      	cmp	r3, #3
 8011c5c:	d101      	bne.n	8011c62 <RCCEx_PLL2_Config+0x1e>
  {
    return HAL_ERROR;
 8011c5e:	2301      	movs	r3, #1
 8011c60:	e099      	b.n	8011d96 <RCCEx_PLL2_Config+0x152>


  else
  {
    /* Disable  PLL2. */
    __HAL_RCC_PLL2_DISABLE();
 8011c62:	4b4f      	ldr	r3, [pc, #316]	@ (8011da0 <RCCEx_PLL2_Config+0x15c>)
 8011c64:	681b      	ldr	r3, [r3, #0]
 8011c66:	4a4e      	ldr	r2, [pc, #312]	@ (8011da0 <RCCEx_PLL2_Config+0x15c>)
 8011c68:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8011c6c:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8011c6e:	f7f4 f83f 	bl	8005cf0 <HAL_GetTick>
 8011c72:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL is disabled */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8011c74:	e008      	b.n	8011c88 <RCCEx_PLL2_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 8011c76:	f7f4 f83b 	bl	8005cf0 <HAL_GetTick>
 8011c7a:	4602      	mov	r2, r0
 8011c7c:	68bb      	ldr	r3, [r7, #8]
 8011c7e:	1ad3      	subs	r3, r2, r3
 8011c80:	2b02      	cmp	r3, #2
 8011c82:	d901      	bls.n	8011c88 <RCCEx_PLL2_Config+0x44>
      {
        return HAL_TIMEOUT;
 8011c84:	2303      	movs	r3, #3
 8011c86:	e086      	b.n	8011d96 <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8011c88:	4b45      	ldr	r3, [pc, #276]	@ (8011da0 <RCCEx_PLL2_Config+0x15c>)
 8011c8a:	681b      	ldr	r3, [r3, #0]
 8011c8c:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8011c90:	2b00      	cmp	r3, #0
 8011c92:	d1f0      	bne.n	8011c76 <RCCEx_PLL2_Config+0x32>
      }
    }

    /* Configure PLL2 multiplication and division factors. */
    __HAL_RCC_PLL2_CONFIG(pll2->PLL2M,
 8011c94:	4b42      	ldr	r3, [pc, #264]	@ (8011da0 <RCCEx_PLL2_Config+0x15c>)
 8011c96:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8011c98:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 8011c9c:	687b      	ldr	r3, [r7, #4]
 8011c9e:	681b      	ldr	r3, [r3, #0]
 8011ca0:	031b      	lsls	r3, r3, #12
 8011ca2:	493f      	ldr	r1, [pc, #252]	@ (8011da0 <RCCEx_PLL2_Config+0x15c>)
 8011ca4:	4313      	orrs	r3, r2
 8011ca6:	628b      	str	r3, [r1, #40]	@ 0x28
 8011ca8:	687b      	ldr	r3, [r7, #4]
 8011caa:	685b      	ldr	r3, [r3, #4]
 8011cac:	3b01      	subs	r3, #1
 8011cae:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8011cb2:	687b      	ldr	r3, [r7, #4]
 8011cb4:	689b      	ldr	r3, [r3, #8]
 8011cb6:	3b01      	subs	r3, #1
 8011cb8:	025b      	lsls	r3, r3, #9
 8011cba:	b29b      	uxth	r3, r3
 8011cbc:	431a      	orrs	r2, r3
 8011cbe:	687b      	ldr	r3, [r7, #4]
 8011cc0:	68db      	ldr	r3, [r3, #12]
 8011cc2:	3b01      	subs	r3, #1
 8011cc4:	041b      	lsls	r3, r3, #16
 8011cc6:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 8011cca:	431a      	orrs	r2, r3
 8011ccc:	687b      	ldr	r3, [r7, #4]
 8011cce:	691b      	ldr	r3, [r3, #16]
 8011cd0:	3b01      	subs	r3, #1
 8011cd2:	061b      	lsls	r3, r3, #24
 8011cd4:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 8011cd8:	4931      	ldr	r1, [pc, #196]	@ (8011da0 <RCCEx_PLL2_Config+0x15c>)
 8011cda:	4313      	orrs	r3, r2
 8011cdc:	638b      	str	r3, [r1, #56]	@ 0x38
                          pll2->PLL2P,
                          pll2->PLL2Q,
                          pll2->PLL2R);

    /* Select PLL2 input reference frequency range: VCI */
    __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE) ;
 8011cde:	4b30      	ldr	r3, [pc, #192]	@ (8011da0 <RCCEx_PLL2_Config+0x15c>)
 8011ce0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8011ce2:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 8011ce6:	687b      	ldr	r3, [r7, #4]
 8011ce8:	695b      	ldr	r3, [r3, #20]
 8011cea:	492d      	ldr	r1, [pc, #180]	@ (8011da0 <RCCEx_PLL2_Config+0x15c>)
 8011cec:	4313      	orrs	r3, r2
 8011cee:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Select PLL2 output frequency range : VCO */
    __HAL_RCC_PLL2_VCORANGE(pll2->PLL2VCOSEL) ;
 8011cf0:	4b2b      	ldr	r3, [pc, #172]	@ (8011da0 <RCCEx_PLL2_Config+0x15c>)
 8011cf2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8011cf4:	f023 0220 	bic.w	r2, r3, #32
 8011cf8:	687b      	ldr	r3, [r7, #4]
 8011cfa:	699b      	ldr	r3, [r3, #24]
 8011cfc:	4928      	ldr	r1, [pc, #160]	@ (8011da0 <RCCEx_PLL2_Config+0x15c>)
 8011cfe:	4313      	orrs	r3, r2
 8011d00:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Disable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_DISABLE();
 8011d02:	4b27      	ldr	r3, [pc, #156]	@ (8011da0 <RCCEx_PLL2_Config+0x15c>)
 8011d04:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8011d06:	4a26      	ldr	r2, [pc, #152]	@ (8011da0 <RCCEx_PLL2_Config+0x15c>)
 8011d08:	f023 0310 	bic.w	r3, r3, #16
 8011d0c:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Configures PLL2 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL2FRACN_CONFIG(pll2->PLL2FRACN);
 8011d0e:	4b24      	ldr	r3, [pc, #144]	@ (8011da0 <RCCEx_PLL2_Config+0x15c>)
 8011d10:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8011d12:	4b24      	ldr	r3, [pc, #144]	@ (8011da4 <RCCEx_PLL2_Config+0x160>)
 8011d14:	4013      	ands	r3, r2
 8011d16:	687a      	ldr	r2, [r7, #4]
 8011d18:	69d2      	ldr	r2, [r2, #28]
 8011d1a:	00d2      	lsls	r2, r2, #3
 8011d1c:	4920      	ldr	r1, [pc, #128]	@ (8011da0 <RCCEx_PLL2_Config+0x15c>)
 8011d1e:	4313      	orrs	r3, r2
 8011d20:	63cb      	str	r3, [r1, #60]	@ 0x3c

    /* Enable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_ENABLE();
 8011d22:	4b1f      	ldr	r3, [pc, #124]	@ (8011da0 <RCCEx_PLL2_Config+0x15c>)
 8011d24:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8011d26:	4a1e      	ldr	r2, [pc, #120]	@ (8011da0 <RCCEx_PLL2_Config+0x15c>)
 8011d28:	f043 0310 	orr.w	r3, r3, #16
 8011d2c:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Enable the PLL2 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 8011d2e:	683b      	ldr	r3, [r7, #0]
 8011d30:	2b00      	cmp	r3, #0
 8011d32:	d106      	bne.n	8011d42 <RCCEx_PLL2_Config+0xfe>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVP);
 8011d34:	4b1a      	ldr	r3, [pc, #104]	@ (8011da0 <RCCEx_PLL2_Config+0x15c>)
 8011d36:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8011d38:	4a19      	ldr	r2, [pc, #100]	@ (8011da0 <RCCEx_PLL2_Config+0x15c>)
 8011d3a:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8011d3e:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8011d40:	e00f      	b.n	8011d62 <RCCEx_PLL2_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 8011d42:	683b      	ldr	r3, [r7, #0]
 8011d44:	2b01      	cmp	r3, #1
 8011d46:	d106      	bne.n	8011d56 <RCCEx_PLL2_Config+0x112>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVQ);
 8011d48:	4b15      	ldr	r3, [pc, #84]	@ (8011da0 <RCCEx_PLL2_Config+0x15c>)
 8011d4a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8011d4c:	4a14      	ldr	r2, [pc, #80]	@ (8011da0 <RCCEx_PLL2_Config+0x15c>)
 8011d4e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8011d52:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8011d54:	e005      	b.n	8011d62 <RCCEx_PLL2_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVR);
 8011d56:	4b12      	ldr	r3, [pc, #72]	@ (8011da0 <RCCEx_PLL2_Config+0x15c>)
 8011d58:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8011d5a:	4a11      	ldr	r2, [pc, #68]	@ (8011da0 <RCCEx_PLL2_Config+0x15c>)
 8011d5c:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8011d60:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }

    /* Enable  PLL2. */
    __HAL_RCC_PLL2_ENABLE();
 8011d62:	4b0f      	ldr	r3, [pc, #60]	@ (8011da0 <RCCEx_PLL2_Config+0x15c>)
 8011d64:	681b      	ldr	r3, [r3, #0]
 8011d66:	4a0e      	ldr	r2, [pc, #56]	@ (8011da0 <RCCEx_PLL2_Config+0x15c>)
 8011d68:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8011d6c:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8011d6e:	f7f3 ffbf 	bl	8005cf0 <HAL_GetTick>
 8011d72:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL2 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8011d74:	e008      	b.n	8011d88 <RCCEx_PLL2_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 8011d76:	f7f3 ffbb 	bl	8005cf0 <HAL_GetTick>
 8011d7a:	4602      	mov	r2, r0
 8011d7c:	68bb      	ldr	r3, [r7, #8]
 8011d7e:	1ad3      	subs	r3, r2, r3
 8011d80:	2b02      	cmp	r3, #2
 8011d82:	d901      	bls.n	8011d88 <RCCEx_PLL2_Config+0x144>
      {
        return HAL_TIMEOUT;
 8011d84:	2303      	movs	r3, #3
 8011d86:	e006      	b.n	8011d96 <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8011d88:	4b05      	ldr	r3, [pc, #20]	@ (8011da0 <RCCEx_PLL2_Config+0x15c>)
 8011d8a:	681b      	ldr	r3, [r3, #0]
 8011d8c:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8011d90:	2b00      	cmp	r3, #0
 8011d92:	d0f0      	beq.n	8011d76 <RCCEx_PLL2_Config+0x132>
    }

  }


  return status;
 8011d94:	7bfb      	ldrb	r3, [r7, #15]
}
 8011d96:	4618      	mov	r0, r3
 8011d98:	3710      	adds	r7, #16
 8011d9a:	46bd      	mov	sp, r7
 8011d9c:	bd80      	pop	{r7, pc}
 8011d9e:	bf00      	nop
 8011da0:	58024400 	.word	0x58024400
 8011da4:	ffff0007 	.word	0xffff0007

08011da8 <RCCEx_PLL3_Config>:
  * @note   PLL3 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL3_Config(const RCC_PLL3InitTypeDef *pll3, uint32_t Divider)
{
 8011da8:	b580      	push	{r7, lr}
 8011daa:	b084      	sub	sp, #16
 8011dac:	af00      	add	r7, sp, #0
 8011dae:	6078      	str	r0, [r7, #4]
 8011db0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8011db2:	2300      	movs	r3, #0
 8011db4:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL3RGE_VALUE(pll3->PLL3RGE));
  assert_param(IS_RCC_PLL3VCO_VALUE(pll3->PLL3VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll3->PLL3FRACN));

  /* Check that PLL3 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8011db6:	4b53      	ldr	r3, [pc, #332]	@ (8011f04 <RCCEx_PLL3_Config+0x15c>)
 8011db8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8011dba:	f003 0303 	and.w	r3, r3, #3
 8011dbe:	2b03      	cmp	r3, #3
 8011dc0:	d101      	bne.n	8011dc6 <RCCEx_PLL3_Config+0x1e>
  {
    return HAL_ERROR;
 8011dc2:	2301      	movs	r3, #1
 8011dc4:	e099      	b.n	8011efa <RCCEx_PLL3_Config+0x152>


  else
  {
    /* Disable  PLL3. */
    __HAL_RCC_PLL3_DISABLE();
 8011dc6:	4b4f      	ldr	r3, [pc, #316]	@ (8011f04 <RCCEx_PLL3_Config+0x15c>)
 8011dc8:	681b      	ldr	r3, [r3, #0]
 8011dca:	4a4e      	ldr	r2, [pc, #312]	@ (8011f04 <RCCEx_PLL3_Config+0x15c>)
 8011dcc:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8011dd0:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8011dd2:	f7f3 ff8d 	bl	8005cf0 <HAL_GetTick>
 8011dd6:	60b8      	str	r0, [r7, #8]
    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8011dd8:	e008      	b.n	8011dec <RCCEx_PLL3_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 8011dda:	f7f3 ff89 	bl	8005cf0 <HAL_GetTick>
 8011dde:	4602      	mov	r2, r0
 8011de0:	68bb      	ldr	r3, [r7, #8]
 8011de2:	1ad3      	subs	r3, r2, r3
 8011de4:	2b02      	cmp	r3, #2
 8011de6:	d901      	bls.n	8011dec <RCCEx_PLL3_Config+0x44>
      {
        return HAL_TIMEOUT;
 8011de8:	2303      	movs	r3, #3
 8011dea:	e086      	b.n	8011efa <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8011dec:	4b45      	ldr	r3, [pc, #276]	@ (8011f04 <RCCEx_PLL3_Config+0x15c>)
 8011dee:	681b      	ldr	r3, [r3, #0]
 8011df0:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8011df4:	2b00      	cmp	r3, #0
 8011df6:	d1f0      	bne.n	8011dda <RCCEx_PLL3_Config+0x32>
      }
    }

    /* Configure the PLL3  multiplication and division factors. */
    __HAL_RCC_PLL3_CONFIG(pll3->PLL3M,
 8011df8:	4b42      	ldr	r3, [pc, #264]	@ (8011f04 <RCCEx_PLL3_Config+0x15c>)
 8011dfa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8011dfc:	f023 727c 	bic.w	r2, r3, #66060288	@ 0x3f00000
 8011e00:	687b      	ldr	r3, [r7, #4]
 8011e02:	681b      	ldr	r3, [r3, #0]
 8011e04:	051b      	lsls	r3, r3, #20
 8011e06:	493f      	ldr	r1, [pc, #252]	@ (8011f04 <RCCEx_PLL3_Config+0x15c>)
 8011e08:	4313      	orrs	r3, r2
 8011e0a:	628b      	str	r3, [r1, #40]	@ 0x28
 8011e0c:	687b      	ldr	r3, [r7, #4]
 8011e0e:	685b      	ldr	r3, [r3, #4]
 8011e10:	3b01      	subs	r3, #1
 8011e12:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8011e16:	687b      	ldr	r3, [r7, #4]
 8011e18:	689b      	ldr	r3, [r3, #8]
 8011e1a:	3b01      	subs	r3, #1
 8011e1c:	025b      	lsls	r3, r3, #9
 8011e1e:	b29b      	uxth	r3, r3
 8011e20:	431a      	orrs	r2, r3
 8011e22:	687b      	ldr	r3, [r7, #4]
 8011e24:	68db      	ldr	r3, [r3, #12]
 8011e26:	3b01      	subs	r3, #1
 8011e28:	041b      	lsls	r3, r3, #16
 8011e2a:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 8011e2e:	431a      	orrs	r2, r3
 8011e30:	687b      	ldr	r3, [r7, #4]
 8011e32:	691b      	ldr	r3, [r3, #16]
 8011e34:	3b01      	subs	r3, #1
 8011e36:	061b      	lsls	r3, r3, #24
 8011e38:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 8011e3c:	4931      	ldr	r1, [pc, #196]	@ (8011f04 <RCCEx_PLL3_Config+0x15c>)
 8011e3e:	4313      	orrs	r3, r2
 8011e40:	640b      	str	r3, [r1, #64]	@ 0x40
                          pll3->PLL3P,
                          pll3->PLL3Q,
                          pll3->PLL3R);

    /* Select PLL3 input reference frequency range: VCI */
    __HAL_RCC_PLL3_VCIRANGE(pll3->PLL3RGE) ;
 8011e42:	4b30      	ldr	r3, [pc, #192]	@ (8011f04 <RCCEx_PLL3_Config+0x15c>)
 8011e44:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8011e46:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8011e4a:	687b      	ldr	r3, [r7, #4]
 8011e4c:	695b      	ldr	r3, [r3, #20]
 8011e4e:	492d      	ldr	r1, [pc, #180]	@ (8011f04 <RCCEx_PLL3_Config+0x15c>)
 8011e50:	4313      	orrs	r3, r2
 8011e52:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Select PLL3 output frequency range : VCO */
    __HAL_RCC_PLL3_VCORANGE(pll3->PLL3VCOSEL) ;
 8011e54:	4b2b      	ldr	r3, [pc, #172]	@ (8011f04 <RCCEx_PLL3_Config+0x15c>)
 8011e56:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8011e58:	f423 7200 	bic.w	r2, r3, #512	@ 0x200
 8011e5c:	687b      	ldr	r3, [r7, #4]
 8011e5e:	699b      	ldr	r3, [r3, #24]
 8011e60:	4928      	ldr	r1, [pc, #160]	@ (8011f04 <RCCEx_PLL3_Config+0x15c>)
 8011e62:	4313      	orrs	r3, r2
 8011e64:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Disable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_DISABLE();
 8011e66:	4b27      	ldr	r3, [pc, #156]	@ (8011f04 <RCCEx_PLL3_Config+0x15c>)
 8011e68:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8011e6a:	4a26      	ldr	r2, [pc, #152]	@ (8011f04 <RCCEx_PLL3_Config+0x15c>)
 8011e6c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8011e70:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Configures PLL3 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL3FRACN_CONFIG(pll3->PLL3FRACN);
 8011e72:	4b24      	ldr	r3, [pc, #144]	@ (8011f04 <RCCEx_PLL3_Config+0x15c>)
 8011e74:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8011e76:	4b24      	ldr	r3, [pc, #144]	@ (8011f08 <RCCEx_PLL3_Config+0x160>)
 8011e78:	4013      	ands	r3, r2
 8011e7a:	687a      	ldr	r2, [r7, #4]
 8011e7c:	69d2      	ldr	r2, [r2, #28]
 8011e7e:	00d2      	lsls	r2, r2, #3
 8011e80:	4920      	ldr	r1, [pc, #128]	@ (8011f04 <RCCEx_PLL3_Config+0x15c>)
 8011e82:	4313      	orrs	r3, r2
 8011e84:	644b      	str	r3, [r1, #68]	@ 0x44

    /* Enable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_ENABLE();
 8011e86:	4b1f      	ldr	r3, [pc, #124]	@ (8011f04 <RCCEx_PLL3_Config+0x15c>)
 8011e88:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8011e8a:	4a1e      	ldr	r2, [pc, #120]	@ (8011f04 <RCCEx_PLL3_Config+0x15c>)
 8011e8c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8011e90:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Enable the PLL3 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 8011e92:	683b      	ldr	r3, [r7, #0]
 8011e94:	2b00      	cmp	r3, #0
 8011e96:	d106      	bne.n	8011ea6 <RCCEx_PLL3_Config+0xfe>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVP);
 8011e98:	4b1a      	ldr	r3, [pc, #104]	@ (8011f04 <RCCEx_PLL3_Config+0x15c>)
 8011e9a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8011e9c:	4a19      	ldr	r2, [pc, #100]	@ (8011f04 <RCCEx_PLL3_Config+0x15c>)
 8011e9e:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8011ea2:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8011ea4:	e00f      	b.n	8011ec6 <RCCEx_PLL3_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 8011ea6:	683b      	ldr	r3, [r7, #0]
 8011ea8:	2b01      	cmp	r3, #1
 8011eaa:	d106      	bne.n	8011eba <RCCEx_PLL3_Config+0x112>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVQ);
 8011eac:	4b15      	ldr	r3, [pc, #84]	@ (8011f04 <RCCEx_PLL3_Config+0x15c>)
 8011eae:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8011eb0:	4a14      	ldr	r2, [pc, #80]	@ (8011f04 <RCCEx_PLL3_Config+0x15c>)
 8011eb2:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8011eb6:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8011eb8:	e005      	b.n	8011ec6 <RCCEx_PLL3_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVR);
 8011eba:	4b12      	ldr	r3, [pc, #72]	@ (8011f04 <RCCEx_PLL3_Config+0x15c>)
 8011ebc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8011ebe:	4a11      	ldr	r2, [pc, #68]	@ (8011f04 <RCCEx_PLL3_Config+0x15c>)
 8011ec0:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8011ec4:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }

    /* Enable  PLL3. */
    __HAL_RCC_PLL3_ENABLE();
 8011ec6:	4b0f      	ldr	r3, [pc, #60]	@ (8011f04 <RCCEx_PLL3_Config+0x15c>)
 8011ec8:	681b      	ldr	r3, [r3, #0]
 8011eca:	4a0e      	ldr	r2, [pc, #56]	@ (8011f04 <RCCEx_PLL3_Config+0x15c>)
 8011ecc:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8011ed0:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8011ed2:	f7f3 ff0d 	bl	8005cf0 <HAL_GetTick>
 8011ed6:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 8011ed8:	e008      	b.n	8011eec <RCCEx_PLL3_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 8011eda:	f7f3 ff09 	bl	8005cf0 <HAL_GetTick>
 8011ede:	4602      	mov	r2, r0
 8011ee0:	68bb      	ldr	r3, [r7, #8]
 8011ee2:	1ad3      	subs	r3, r2, r3
 8011ee4:	2b02      	cmp	r3, #2
 8011ee6:	d901      	bls.n	8011eec <RCCEx_PLL3_Config+0x144>
      {
        return HAL_TIMEOUT;
 8011ee8:	2303      	movs	r3, #3
 8011eea:	e006      	b.n	8011efa <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 8011eec:	4b05      	ldr	r3, [pc, #20]	@ (8011f04 <RCCEx_PLL3_Config+0x15c>)
 8011eee:	681b      	ldr	r3, [r3, #0]
 8011ef0:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8011ef4:	2b00      	cmp	r3, #0
 8011ef6:	d0f0      	beq.n	8011eda <RCCEx_PLL3_Config+0x132>
    }

  }


  return status;
 8011ef8:	7bfb      	ldrb	r3, [r7, #15]
}
 8011efa:	4618      	mov	r0, r3
 8011efc:	3710      	adds	r7, #16
 8011efe:	46bd      	mov	sp, r7
 8011f00:	bd80      	pop	{r7, pc}
 8011f02:	bf00      	nop
 8011f04:	58024400 	.word	0x58024400
 8011f08:	ffff0007 	.word	0xffff0007

08011f0c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8011f0c:	b580      	push	{r7, lr}
 8011f0e:	b082      	sub	sp, #8
 8011f10:	af00      	add	r7, sp, #0
 8011f12:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8011f14:	687b      	ldr	r3, [r7, #4]
 8011f16:	2b00      	cmp	r3, #0
 8011f18:	d101      	bne.n	8011f1e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8011f1a:	2301      	movs	r3, #1
 8011f1c:	e049      	b.n	8011fb2 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8011f1e:	687b      	ldr	r3, [r7, #4]
 8011f20:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8011f24:	b2db      	uxtb	r3, r3
 8011f26:	2b00      	cmp	r3, #0
 8011f28:	d106      	bne.n	8011f38 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8011f2a:	687b      	ldr	r3, [r7, #4]
 8011f2c:	2200      	movs	r2, #0
 8011f2e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8011f32:	6878      	ldr	r0, [r7, #4]
 8011f34:	f7f3 fc04 	bl	8005740 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8011f38:	687b      	ldr	r3, [r7, #4]
 8011f3a:	2202      	movs	r2, #2
 8011f3c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8011f40:	687b      	ldr	r3, [r7, #4]
 8011f42:	681a      	ldr	r2, [r3, #0]
 8011f44:	687b      	ldr	r3, [r7, #4]
 8011f46:	3304      	adds	r3, #4
 8011f48:	4619      	mov	r1, r3
 8011f4a:	4610      	mov	r0, r2
 8011f4c:	f000 fd76 	bl	8012a3c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8011f50:	687b      	ldr	r3, [r7, #4]
 8011f52:	2201      	movs	r2, #1
 8011f54:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8011f58:	687b      	ldr	r3, [r7, #4]
 8011f5a:	2201      	movs	r2, #1
 8011f5c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8011f60:	687b      	ldr	r3, [r7, #4]
 8011f62:	2201      	movs	r2, #1
 8011f64:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8011f68:	687b      	ldr	r3, [r7, #4]
 8011f6a:	2201      	movs	r2, #1
 8011f6c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8011f70:	687b      	ldr	r3, [r7, #4]
 8011f72:	2201      	movs	r2, #1
 8011f74:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8011f78:	687b      	ldr	r3, [r7, #4]
 8011f7a:	2201      	movs	r2, #1
 8011f7c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8011f80:	687b      	ldr	r3, [r7, #4]
 8011f82:	2201      	movs	r2, #1
 8011f84:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8011f88:	687b      	ldr	r3, [r7, #4]
 8011f8a:	2201      	movs	r2, #1
 8011f8c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8011f90:	687b      	ldr	r3, [r7, #4]
 8011f92:	2201      	movs	r2, #1
 8011f94:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8011f98:	687b      	ldr	r3, [r7, #4]
 8011f9a:	2201      	movs	r2, #1
 8011f9c:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8011fa0:	687b      	ldr	r3, [r7, #4]
 8011fa2:	2201      	movs	r2, #1
 8011fa4:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8011fa8:	687b      	ldr	r3, [r7, #4]
 8011faa:	2201      	movs	r2, #1
 8011fac:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8011fb0:	2300      	movs	r3, #0
}
 8011fb2:	4618      	mov	r0, r3
 8011fb4:	3708      	adds	r7, #8
 8011fb6:	46bd      	mov	sp, r7
 8011fb8:	bd80      	pop	{r7, pc}
	...

08011fbc <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8011fbc:	b480      	push	{r7}
 8011fbe:	b085      	sub	sp, #20
 8011fc0:	af00      	add	r7, sp, #0
 8011fc2:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8011fc4:	687b      	ldr	r3, [r7, #4]
 8011fc6:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8011fca:	b2db      	uxtb	r3, r3
 8011fcc:	2b01      	cmp	r3, #1
 8011fce:	d001      	beq.n	8011fd4 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8011fd0:	2301      	movs	r3, #1
 8011fd2:	e05e      	b.n	8012092 <HAL_TIM_Base_Start_IT+0xd6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8011fd4:	687b      	ldr	r3, [r7, #4]
 8011fd6:	2202      	movs	r2, #2
 8011fd8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8011fdc:	687b      	ldr	r3, [r7, #4]
 8011fde:	681b      	ldr	r3, [r3, #0]
 8011fe0:	68da      	ldr	r2, [r3, #12]
 8011fe2:	687b      	ldr	r3, [r7, #4]
 8011fe4:	681b      	ldr	r3, [r3, #0]
 8011fe6:	f042 0201 	orr.w	r2, r2, #1
 8011fea:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8011fec:	687b      	ldr	r3, [r7, #4]
 8011fee:	681b      	ldr	r3, [r3, #0]
 8011ff0:	4a2b      	ldr	r2, [pc, #172]	@ (80120a0 <HAL_TIM_Base_Start_IT+0xe4>)
 8011ff2:	4293      	cmp	r3, r2
 8011ff4:	d02c      	beq.n	8012050 <HAL_TIM_Base_Start_IT+0x94>
 8011ff6:	687b      	ldr	r3, [r7, #4]
 8011ff8:	681b      	ldr	r3, [r3, #0]
 8011ffa:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8011ffe:	d027      	beq.n	8012050 <HAL_TIM_Base_Start_IT+0x94>
 8012000:	687b      	ldr	r3, [r7, #4]
 8012002:	681b      	ldr	r3, [r3, #0]
 8012004:	4a27      	ldr	r2, [pc, #156]	@ (80120a4 <HAL_TIM_Base_Start_IT+0xe8>)
 8012006:	4293      	cmp	r3, r2
 8012008:	d022      	beq.n	8012050 <HAL_TIM_Base_Start_IT+0x94>
 801200a:	687b      	ldr	r3, [r7, #4]
 801200c:	681b      	ldr	r3, [r3, #0]
 801200e:	4a26      	ldr	r2, [pc, #152]	@ (80120a8 <HAL_TIM_Base_Start_IT+0xec>)
 8012010:	4293      	cmp	r3, r2
 8012012:	d01d      	beq.n	8012050 <HAL_TIM_Base_Start_IT+0x94>
 8012014:	687b      	ldr	r3, [r7, #4]
 8012016:	681b      	ldr	r3, [r3, #0]
 8012018:	4a24      	ldr	r2, [pc, #144]	@ (80120ac <HAL_TIM_Base_Start_IT+0xf0>)
 801201a:	4293      	cmp	r3, r2
 801201c:	d018      	beq.n	8012050 <HAL_TIM_Base_Start_IT+0x94>
 801201e:	687b      	ldr	r3, [r7, #4]
 8012020:	681b      	ldr	r3, [r3, #0]
 8012022:	4a23      	ldr	r2, [pc, #140]	@ (80120b0 <HAL_TIM_Base_Start_IT+0xf4>)
 8012024:	4293      	cmp	r3, r2
 8012026:	d013      	beq.n	8012050 <HAL_TIM_Base_Start_IT+0x94>
 8012028:	687b      	ldr	r3, [r7, #4]
 801202a:	681b      	ldr	r3, [r3, #0]
 801202c:	4a21      	ldr	r2, [pc, #132]	@ (80120b4 <HAL_TIM_Base_Start_IT+0xf8>)
 801202e:	4293      	cmp	r3, r2
 8012030:	d00e      	beq.n	8012050 <HAL_TIM_Base_Start_IT+0x94>
 8012032:	687b      	ldr	r3, [r7, #4]
 8012034:	681b      	ldr	r3, [r3, #0]
 8012036:	4a20      	ldr	r2, [pc, #128]	@ (80120b8 <HAL_TIM_Base_Start_IT+0xfc>)
 8012038:	4293      	cmp	r3, r2
 801203a:	d009      	beq.n	8012050 <HAL_TIM_Base_Start_IT+0x94>
 801203c:	687b      	ldr	r3, [r7, #4]
 801203e:	681b      	ldr	r3, [r3, #0]
 8012040:	4a1e      	ldr	r2, [pc, #120]	@ (80120bc <HAL_TIM_Base_Start_IT+0x100>)
 8012042:	4293      	cmp	r3, r2
 8012044:	d004      	beq.n	8012050 <HAL_TIM_Base_Start_IT+0x94>
 8012046:	687b      	ldr	r3, [r7, #4]
 8012048:	681b      	ldr	r3, [r3, #0]
 801204a:	4a1d      	ldr	r2, [pc, #116]	@ (80120c0 <HAL_TIM_Base_Start_IT+0x104>)
 801204c:	4293      	cmp	r3, r2
 801204e:	d115      	bne.n	801207c <HAL_TIM_Base_Start_IT+0xc0>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8012050:	687b      	ldr	r3, [r7, #4]
 8012052:	681b      	ldr	r3, [r3, #0]
 8012054:	689a      	ldr	r2, [r3, #8]
 8012056:	4b1b      	ldr	r3, [pc, #108]	@ (80120c4 <HAL_TIM_Base_Start_IT+0x108>)
 8012058:	4013      	ands	r3, r2
 801205a:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 801205c:	68fb      	ldr	r3, [r7, #12]
 801205e:	2b06      	cmp	r3, #6
 8012060:	d015      	beq.n	801208e <HAL_TIM_Base_Start_IT+0xd2>
 8012062:	68fb      	ldr	r3, [r7, #12]
 8012064:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8012068:	d011      	beq.n	801208e <HAL_TIM_Base_Start_IT+0xd2>
    {
      __HAL_TIM_ENABLE(htim);
 801206a:	687b      	ldr	r3, [r7, #4]
 801206c:	681b      	ldr	r3, [r3, #0]
 801206e:	681a      	ldr	r2, [r3, #0]
 8012070:	687b      	ldr	r3, [r7, #4]
 8012072:	681b      	ldr	r3, [r3, #0]
 8012074:	f042 0201 	orr.w	r2, r2, #1
 8012078:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 801207a:	e008      	b.n	801208e <HAL_TIM_Base_Start_IT+0xd2>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 801207c:	687b      	ldr	r3, [r7, #4]
 801207e:	681b      	ldr	r3, [r3, #0]
 8012080:	681a      	ldr	r2, [r3, #0]
 8012082:	687b      	ldr	r3, [r7, #4]
 8012084:	681b      	ldr	r3, [r3, #0]
 8012086:	f042 0201 	orr.w	r2, r2, #1
 801208a:	601a      	str	r2, [r3, #0]
 801208c:	e000      	b.n	8012090 <HAL_TIM_Base_Start_IT+0xd4>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 801208e:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8012090:	2300      	movs	r3, #0
}
 8012092:	4618      	mov	r0, r3
 8012094:	3714      	adds	r7, #20
 8012096:	46bd      	mov	sp, r7
 8012098:	f85d 7b04 	ldr.w	r7, [sp], #4
 801209c:	4770      	bx	lr
 801209e:	bf00      	nop
 80120a0:	40010000 	.word	0x40010000
 80120a4:	40000400 	.word	0x40000400
 80120a8:	40000800 	.word	0x40000800
 80120ac:	40000c00 	.word	0x40000c00
 80120b0:	40010400 	.word	0x40010400
 80120b4:	40001800 	.word	0x40001800
 80120b8:	40014000 	.word	0x40014000
 80120bc:	4000e000 	.word	0x4000e000
 80120c0:	4000e400 	.word	0x4000e400
 80120c4:	00010007 	.word	0x00010007

080120c8 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 80120c8:	b580      	push	{r7, lr}
 80120ca:	b082      	sub	sp, #8
 80120cc:	af00      	add	r7, sp, #0
 80120ce:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80120d0:	687b      	ldr	r3, [r7, #4]
 80120d2:	2b00      	cmp	r3, #0
 80120d4:	d101      	bne.n	80120da <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 80120d6:	2301      	movs	r3, #1
 80120d8:	e049      	b.n	801216e <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80120da:	687b      	ldr	r3, [r7, #4]
 80120dc:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80120e0:	b2db      	uxtb	r3, r3
 80120e2:	2b00      	cmp	r3, #0
 80120e4:	d106      	bne.n	80120f4 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80120e6:	687b      	ldr	r3, [r7, #4]
 80120e8:	2200      	movs	r2, #0
 80120ea:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 80120ee:	6878      	ldr	r0, [r7, #4]
 80120f0:	f000 f841 	bl	8012176 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80120f4:	687b      	ldr	r3, [r7, #4]
 80120f6:	2202      	movs	r2, #2
 80120f8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80120fc:	687b      	ldr	r3, [r7, #4]
 80120fe:	681a      	ldr	r2, [r3, #0]
 8012100:	687b      	ldr	r3, [r7, #4]
 8012102:	3304      	adds	r3, #4
 8012104:	4619      	mov	r1, r3
 8012106:	4610      	mov	r0, r2
 8012108:	f000 fc98 	bl	8012a3c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 801210c:	687b      	ldr	r3, [r7, #4]
 801210e:	2201      	movs	r2, #1
 8012110:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8012114:	687b      	ldr	r3, [r7, #4]
 8012116:	2201      	movs	r2, #1
 8012118:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 801211c:	687b      	ldr	r3, [r7, #4]
 801211e:	2201      	movs	r2, #1
 8012120:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8012124:	687b      	ldr	r3, [r7, #4]
 8012126:	2201      	movs	r2, #1
 8012128:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 801212c:	687b      	ldr	r3, [r7, #4]
 801212e:	2201      	movs	r2, #1
 8012130:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8012134:	687b      	ldr	r3, [r7, #4]
 8012136:	2201      	movs	r2, #1
 8012138:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 801213c:	687b      	ldr	r3, [r7, #4]
 801213e:	2201      	movs	r2, #1
 8012140:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8012144:	687b      	ldr	r3, [r7, #4]
 8012146:	2201      	movs	r2, #1
 8012148:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 801214c:	687b      	ldr	r3, [r7, #4]
 801214e:	2201      	movs	r2, #1
 8012150:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8012154:	687b      	ldr	r3, [r7, #4]
 8012156:	2201      	movs	r2, #1
 8012158:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 801215c:	687b      	ldr	r3, [r7, #4]
 801215e:	2201      	movs	r2, #1
 8012160:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8012164:	687b      	ldr	r3, [r7, #4]
 8012166:	2201      	movs	r2, #1
 8012168:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 801216c:	2300      	movs	r3, #0
}
 801216e:	4618      	mov	r0, r3
 8012170:	3708      	adds	r7, #8
 8012172:	46bd      	mov	sp, r7
 8012174:	bd80      	pop	{r7, pc}

08012176 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8012176:	b480      	push	{r7}
 8012178:	b083      	sub	sp, #12
 801217a:	af00      	add	r7, sp, #0
 801217c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 801217e:	bf00      	nop
 8012180:	370c      	adds	r7, #12
 8012182:	46bd      	mov	sp, r7
 8012184:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012188:	4770      	bx	lr
	...

0801218c <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 801218c:	b580      	push	{r7, lr}
 801218e:	b084      	sub	sp, #16
 8012190:	af00      	add	r7, sp, #0
 8012192:	6078      	str	r0, [r7, #4]
 8012194:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8012196:	683b      	ldr	r3, [r7, #0]
 8012198:	2b00      	cmp	r3, #0
 801219a:	d109      	bne.n	80121b0 <HAL_TIM_PWM_Start+0x24>
 801219c:	687b      	ldr	r3, [r7, #4]
 801219e:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 80121a2:	b2db      	uxtb	r3, r3
 80121a4:	2b01      	cmp	r3, #1
 80121a6:	bf14      	ite	ne
 80121a8:	2301      	movne	r3, #1
 80121aa:	2300      	moveq	r3, #0
 80121ac:	b2db      	uxtb	r3, r3
 80121ae:	e03c      	b.n	801222a <HAL_TIM_PWM_Start+0x9e>
 80121b0:	683b      	ldr	r3, [r7, #0]
 80121b2:	2b04      	cmp	r3, #4
 80121b4:	d109      	bne.n	80121ca <HAL_TIM_PWM_Start+0x3e>
 80121b6:	687b      	ldr	r3, [r7, #4]
 80121b8:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 80121bc:	b2db      	uxtb	r3, r3
 80121be:	2b01      	cmp	r3, #1
 80121c0:	bf14      	ite	ne
 80121c2:	2301      	movne	r3, #1
 80121c4:	2300      	moveq	r3, #0
 80121c6:	b2db      	uxtb	r3, r3
 80121c8:	e02f      	b.n	801222a <HAL_TIM_PWM_Start+0x9e>
 80121ca:	683b      	ldr	r3, [r7, #0]
 80121cc:	2b08      	cmp	r3, #8
 80121ce:	d109      	bne.n	80121e4 <HAL_TIM_PWM_Start+0x58>
 80121d0:	687b      	ldr	r3, [r7, #4]
 80121d2:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80121d6:	b2db      	uxtb	r3, r3
 80121d8:	2b01      	cmp	r3, #1
 80121da:	bf14      	ite	ne
 80121dc:	2301      	movne	r3, #1
 80121de:	2300      	moveq	r3, #0
 80121e0:	b2db      	uxtb	r3, r3
 80121e2:	e022      	b.n	801222a <HAL_TIM_PWM_Start+0x9e>
 80121e4:	683b      	ldr	r3, [r7, #0]
 80121e6:	2b0c      	cmp	r3, #12
 80121e8:	d109      	bne.n	80121fe <HAL_TIM_PWM_Start+0x72>
 80121ea:	687b      	ldr	r3, [r7, #4]
 80121ec:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80121f0:	b2db      	uxtb	r3, r3
 80121f2:	2b01      	cmp	r3, #1
 80121f4:	bf14      	ite	ne
 80121f6:	2301      	movne	r3, #1
 80121f8:	2300      	moveq	r3, #0
 80121fa:	b2db      	uxtb	r3, r3
 80121fc:	e015      	b.n	801222a <HAL_TIM_PWM_Start+0x9e>
 80121fe:	683b      	ldr	r3, [r7, #0]
 8012200:	2b10      	cmp	r3, #16
 8012202:	d109      	bne.n	8012218 <HAL_TIM_PWM_Start+0x8c>
 8012204:	687b      	ldr	r3, [r7, #4]
 8012206:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 801220a:	b2db      	uxtb	r3, r3
 801220c:	2b01      	cmp	r3, #1
 801220e:	bf14      	ite	ne
 8012210:	2301      	movne	r3, #1
 8012212:	2300      	moveq	r3, #0
 8012214:	b2db      	uxtb	r3, r3
 8012216:	e008      	b.n	801222a <HAL_TIM_PWM_Start+0x9e>
 8012218:	687b      	ldr	r3, [r7, #4]
 801221a:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 801221e:	b2db      	uxtb	r3, r3
 8012220:	2b01      	cmp	r3, #1
 8012222:	bf14      	ite	ne
 8012224:	2301      	movne	r3, #1
 8012226:	2300      	moveq	r3, #0
 8012228:	b2db      	uxtb	r3, r3
 801222a:	2b00      	cmp	r3, #0
 801222c:	d001      	beq.n	8012232 <HAL_TIM_PWM_Start+0xa6>
  {
    return HAL_ERROR;
 801222e:	2301      	movs	r3, #1
 8012230:	e0ab      	b.n	801238a <HAL_TIM_PWM_Start+0x1fe>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8012232:	683b      	ldr	r3, [r7, #0]
 8012234:	2b00      	cmp	r3, #0
 8012236:	d104      	bne.n	8012242 <HAL_TIM_PWM_Start+0xb6>
 8012238:	687b      	ldr	r3, [r7, #4]
 801223a:	2202      	movs	r2, #2
 801223c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8012240:	e023      	b.n	801228a <HAL_TIM_PWM_Start+0xfe>
 8012242:	683b      	ldr	r3, [r7, #0]
 8012244:	2b04      	cmp	r3, #4
 8012246:	d104      	bne.n	8012252 <HAL_TIM_PWM_Start+0xc6>
 8012248:	687b      	ldr	r3, [r7, #4]
 801224a:	2202      	movs	r2, #2
 801224c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8012250:	e01b      	b.n	801228a <HAL_TIM_PWM_Start+0xfe>
 8012252:	683b      	ldr	r3, [r7, #0]
 8012254:	2b08      	cmp	r3, #8
 8012256:	d104      	bne.n	8012262 <HAL_TIM_PWM_Start+0xd6>
 8012258:	687b      	ldr	r3, [r7, #4]
 801225a:	2202      	movs	r2, #2
 801225c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8012260:	e013      	b.n	801228a <HAL_TIM_PWM_Start+0xfe>
 8012262:	683b      	ldr	r3, [r7, #0]
 8012264:	2b0c      	cmp	r3, #12
 8012266:	d104      	bne.n	8012272 <HAL_TIM_PWM_Start+0xe6>
 8012268:	687b      	ldr	r3, [r7, #4]
 801226a:	2202      	movs	r2, #2
 801226c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8012270:	e00b      	b.n	801228a <HAL_TIM_PWM_Start+0xfe>
 8012272:	683b      	ldr	r3, [r7, #0]
 8012274:	2b10      	cmp	r3, #16
 8012276:	d104      	bne.n	8012282 <HAL_TIM_PWM_Start+0xf6>
 8012278:	687b      	ldr	r3, [r7, #4]
 801227a:	2202      	movs	r2, #2
 801227c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8012280:	e003      	b.n	801228a <HAL_TIM_PWM_Start+0xfe>
 8012282:	687b      	ldr	r3, [r7, #4]
 8012284:	2202      	movs	r2, #2
 8012286:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 801228a:	687b      	ldr	r3, [r7, #4]
 801228c:	681b      	ldr	r3, [r3, #0]
 801228e:	2201      	movs	r2, #1
 8012290:	6839      	ldr	r1, [r7, #0]
 8012292:	4618      	mov	r0, r3
 8012294:	f000 fff2 	bl	801327c <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8012298:	687b      	ldr	r3, [r7, #4]
 801229a:	681b      	ldr	r3, [r3, #0]
 801229c:	4a3d      	ldr	r2, [pc, #244]	@ (8012394 <HAL_TIM_PWM_Start+0x208>)
 801229e:	4293      	cmp	r3, r2
 80122a0:	d013      	beq.n	80122ca <HAL_TIM_PWM_Start+0x13e>
 80122a2:	687b      	ldr	r3, [r7, #4]
 80122a4:	681b      	ldr	r3, [r3, #0]
 80122a6:	4a3c      	ldr	r2, [pc, #240]	@ (8012398 <HAL_TIM_PWM_Start+0x20c>)
 80122a8:	4293      	cmp	r3, r2
 80122aa:	d00e      	beq.n	80122ca <HAL_TIM_PWM_Start+0x13e>
 80122ac:	687b      	ldr	r3, [r7, #4]
 80122ae:	681b      	ldr	r3, [r3, #0]
 80122b0:	4a3a      	ldr	r2, [pc, #232]	@ (801239c <HAL_TIM_PWM_Start+0x210>)
 80122b2:	4293      	cmp	r3, r2
 80122b4:	d009      	beq.n	80122ca <HAL_TIM_PWM_Start+0x13e>
 80122b6:	687b      	ldr	r3, [r7, #4]
 80122b8:	681b      	ldr	r3, [r3, #0]
 80122ba:	4a39      	ldr	r2, [pc, #228]	@ (80123a0 <HAL_TIM_PWM_Start+0x214>)
 80122bc:	4293      	cmp	r3, r2
 80122be:	d004      	beq.n	80122ca <HAL_TIM_PWM_Start+0x13e>
 80122c0:	687b      	ldr	r3, [r7, #4]
 80122c2:	681b      	ldr	r3, [r3, #0]
 80122c4:	4a37      	ldr	r2, [pc, #220]	@ (80123a4 <HAL_TIM_PWM_Start+0x218>)
 80122c6:	4293      	cmp	r3, r2
 80122c8:	d101      	bne.n	80122ce <HAL_TIM_PWM_Start+0x142>
 80122ca:	2301      	movs	r3, #1
 80122cc:	e000      	b.n	80122d0 <HAL_TIM_PWM_Start+0x144>
 80122ce:	2300      	movs	r3, #0
 80122d0:	2b00      	cmp	r3, #0
 80122d2:	d007      	beq.n	80122e4 <HAL_TIM_PWM_Start+0x158>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 80122d4:	687b      	ldr	r3, [r7, #4]
 80122d6:	681b      	ldr	r3, [r3, #0]
 80122d8:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80122da:	687b      	ldr	r3, [r7, #4]
 80122dc:	681b      	ldr	r3, [r3, #0]
 80122de:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 80122e2:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80122e4:	687b      	ldr	r3, [r7, #4]
 80122e6:	681b      	ldr	r3, [r3, #0]
 80122e8:	4a2a      	ldr	r2, [pc, #168]	@ (8012394 <HAL_TIM_PWM_Start+0x208>)
 80122ea:	4293      	cmp	r3, r2
 80122ec:	d02c      	beq.n	8012348 <HAL_TIM_PWM_Start+0x1bc>
 80122ee:	687b      	ldr	r3, [r7, #4]
 80122f0:	681b      	ldr	r3, [r3, #0]
 80122f2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80122f6:	d027      	beq.n	8012348 <HAL_TIM_PWM_Start+0x1bc>
 80122f8:	687b      	ldr	r3, [r7, #4]
 80122fa:	681b      	ldr	r3, [r3, #0]
 80122fc:	4a2a      	ldr	r2, [pc, #168]	@ (80123a8 <HAL_TIM_PWM_Start+0x21c>)
 80122fe:	4293      	cmp	r3, r2
 8012300:	d022      	beq.n	8012348 <HAL_TIM_PWM_Start+0x1bc>
 8012302:	687b      	ldr	r3, [r7, #4]
 8012304:	681b      	ldr	r3, [r3, #0]
 8012306:	4a29      	ldr	r2, [pc, #164]	@ (80123ac <HAL_TIM_PWM_Start+0x220>)
 8012308:	4293      	cmp	r3, r2
 801230a:	d01d      	beq.n	8012348 <HAL_TIM_PWM_Start+0x1bc>
 801230c:	687b      	ldr	r3, [r7, #4]
 801230e:	681b      	ldr	r3, [r3, #0]
 8012310:	4a27      	ldr	r2, [pc, #156]	@ (80123b0 <HAL_TIM_PWM_Start+0x224>)
 8012312:	4293      	cmp	r3, r2
 8012314:	d018      	beq.n	8012348 <HAL_TIM_PWM_Start+0x1bc>
 8012316:	687b      	ldr	r3, [r7, #4]
 8012318:	681b      	ldr	r3, [r3, #0]
 801231a:	4a1f      	ldr	r2, [pc, #124]	@ (8012398 <HAL_TIM_PWM_Start+0x20c>)
 801231c:	4293      	cmp	r3, r2
 801231e:	d013      	beq.n	8012348 <HAL_TIM_PWM_Start+0x1bc>
 8012320:	687b      	ldr	r3, [r7, #4]
 8012322:	681b      	ldr	r3, [r3, #0]
 8012324:	4a23      	ldr	r2, [pc, #140]	@ (80123b4 <HAL_TIM_PWM_Start+0x228>)
 8012326:	4293      	cmp	r3, r2
 8012328:	d00e      	beq.n	8012348 <HAL_TIM_PWM_Start+0x1bc>
 801232a:	687b      	ldr	r3, [r7, #4]
 801232c:	681b      	ldr	r3, [r3, #0]
 801232e:	4a1b      	ldr	r2, [pc, #108]	@ (801239c <HAL_TIM_PWM_Start+0x210>)
 8012330:	4293      	cmp	r3, r2
 8012332:	d009      	beq.n	8012348 <HAL_TIM_PWM_Start+0x1bc>
 8012334:	687b      	ldr	r3, [r7, #4]
 8012336:	681b      	ldr	r3, [r3, #0]
 8012338:	4a1f      	ldr	r2, [pc, #124]	@ (80123b8 <HAL_TIM_PWM_Start+0x22c>)
 801233a:	4293      	cmp	r3, r2
 801233c:	d004      	beq.n	8012348 <HAL_TIM_PWM_Start+0x1bc>
 801233e:	687b      	ldr	r3, [r7, #4]
 8012340:	681b      	ldr	r3, [r3, #0]
 8012342:	4a1e      	ldr	r2, [pc, #120]	@ (80123bc <HAL_TIM_PWM_Start+0x230>)
 8012344:	4293      	cmp	r3, r2
 8012346:	d115      	bne.n	8012374 <HAL_TIM_PWM_Start+0x1e8>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8012348:	687b      	ldr	r3, [r7, #4]
 801234a:	681b      	ldr	r3, [r3, #0]
 801234c:	689a      	ldr	r2, [r3, #8]
 801234e:	4b1c      	ldr	r3, [pc, #112]	@ (80123c0 <HAL_TIM_PWM_Start+0x234>)
 8012350:	4013      	ands	r3, r2
 8012352:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8012354:	68fb      	ldr	r3, [r7, #12]
 8012356:	2b06      	cmp	r3, #6
 8012358:	d015      	beq.n	8012386 <HAL_TIM_PWM_Start+0x1fa>
 801235a:	68fb      	ldr	r3, [r7, #12]
 801235c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8012360:	d011      	beq.n	8012386 <HAL_TIM_PWM_Start+0x1fa>
    {
      __HAL_TIM_ENABLE(htim);
 8012362:	687b      	ldr	r3, [r7, #4]
 8012364:	681b      	ldr	r3, [r3, #0]
 8012366:	681a      	ldr	r2, [r3, #0]
 8012368:	687b      	ldr	r3, [r7, #4]
 801236a:	681b      	ldr	r3, [r3, #0]
 801236c:	f042 0201 	orr.w	r2, r2, #1
 8012370:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8012372:	e008      	b.n	8012386 <HAL_TIM_PWM_Start+0x1fa>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8012374:	687b      	ldr	r3, [r7, #4]
 8012376:	681b      	ldr	r3, [r3, #0]
 8012378:	681a      	ldr	r2, [r3, #0]
 801237a:	687b      	ldr	r3, [r7, #4]
 801237c:	681b      	ldr	r3, [r3, #0]
 801237e:	f042 0201 	orr.w	r2, r2, #1
 8012382:	601a      	str	r2, [r3, #0]
 8012384:	e000      	b.n	8012388 <HAL_TIM_PWM_Start+0x1fc>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8012386:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8012388:	2300      	movs	r3, #0
}
 801238a:	4618      	mov	r0, r3
 801238c:	3710      	adds	r7, #16
 801238e:	46bd      	mov	sp, r7
 8012390:	bd80      	pop	{r7, pc}
 8012392:	bf00      	nop
 8012394:	40010000 	.word	0x40010000
 8012398:	40010400 	.word	0x40010400
 801239c:	40014000 	.word	0x40014000
 80123a0:	40014400 	.word	0x40014400
 80123a4:	40014800 	.word	0x40014800
 80123a8:	40000400 	.word	0x40000400
 80123ac:	40000800 	.word	0x40000800
 80123b0:	40000c00 	.word	0x40000c00
 80123b4:	40001800 	.word	0x40001800
 80123b8:	4000e000 	.word	0x4000e000
 80123bc:	4000e400 	.word	0x4000e400
 80123c0:	00010007 	.word	0x00010007

080123c4 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80123c4:	b580      	push	{r7, lr}
 80123c6:	b084      	sub	sp, #16
 80123c8:	af00      	add	r7, sp, #0
 80123ca:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 80123cc:	687b      	ldr	r3, [r7, #4]
 80123ce:	681b      	ldr	r3, [r3, #0]
 80123d0:	68db      	ldr	r3, [r3, #12]
 80123d2:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 80123d4:	687b      	ldr	r3, [r7, #4]
 80123d6:	681b      	ldr	r3, [r3, #0]
 80123d8:	691b      	ldr	r3, [r3, #16]
 80123da:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 80123dc:	68bb      	ldr	r3, [r7, #8]
 80123de:	f003 0302 	and.w	r3, r3, #2
 80123e2:	2b00      	cmp	r3, #0
 80123e4:	d020      	beq.n	8012428 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 80123e6:	68fb      	ldr	r3, [r7, #12]
 80123e8:	f003 0302 	and.w	r3, r3, #2
 80123ec:	2b00      	cmp	r3, #0
 80123ee:	d01b      	beq.n	8012428 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 80123f0:	687b      	ldr	r3, [r7, #4]
 80123f2:	681b      	ldr	r3, [r3, #0]
 80123f4:	f06f 0202 	mvn.w	r2, #2
 80123f8:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80123fa:	687b      	ldr	r3, [r7, #4]
 80123fc:	2201      	movs	r2, #1
 80123fe:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8012400:	687b      	ldr	r3, [r7, #4]
 8012402:	681b      	ldr	r3, [r3, #0]
 8012404:	699b      	ldr	r3, [r3, #24]
 8012406:	f003 0303 	and.w	r3, r3, #3
 801240a:	2b00      	cmp	r3, #0
 801240c:	d003      	beq.n	8012416 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 801240e:	6878      	ldr	r0, [r7, #4]
 8012410:	f000 faf6 	bl	8012a00 <HAL_TIM_IC_CaptureCallback>
 8012414:	e005      	b.n	8012422 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8012416:	6878      	ldr	r0, [r7, #4]
 8012418:	f000 fae8 	bl	80129ec <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 801241c:	6878      	ldr	r0, [r7, #4]
 801241e:	f000 faf9 	bl	8012a14 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8012422:	687b      	ldr	r3, [r7, #4]
 8012424:	2200      	movs	r2, #0
 8012426:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8012428:	68bb      	ldr	r3, [r7, #8]
 801242a:	f003 0304 	and.w	r3, r3, #4
 801242e:	2b00      	cmp	r3, #0
 8012430:	d020      	beq.n	8012474 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8012432:	68fb      	ldr	r3, [r7, #12]
 8012434:	f003 0304 	and.w	r3, r3, #4
 8012438:	2b00      	cmp	r3, #0
 801243a:	d01b      	beq.n	8012474 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 801243c:	687b      	ldr	r3, [r7, #4]
 801243e:	681b      	ldr	r3, [r3, #0]
 8012440:	f06f 0204 	mvn.w	r2, #4
 8012444:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8012446:	687b      	ldr	r3, [r7, #4]
 8012448:	2202      	movs	r2, #2
 801244a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 801244c:	687b      	ldr	r3, [r7, #4]
 801244e:	681b      	ldr	r3, [r3, #0]
 8012450:	699b      	ldr	r3, [r3, #24]
 8012452:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8012456:	2b00      	cmp	r3, #0
 8012458:	d003      	beq.n	8012462 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 801245a:	6878      	ldr	r0, [r7, #4]
 801245c:	f000 fad0 	bl	8012a00 <HAL_TIM_IC_CaptureCallback>
 8012460:	e005      	b.n	801246e <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8012462:	6878      	ldr	r0, [r7, #4]
 8012464:	f000 fac2 	bl	80129ec <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8012468:	6878      	ldr	r0, [r7, #4]
 801246a:	f000 fad3 	bl	8012a14 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 801246e:	687b      	ldr	r3, [r7, #4]
 8012470:	2200      	movs	r2, #0
 8012472:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8012474:	68bb      	ldr	r3, [r7, #8]
 8012476:	f003 0308 	and.w	r3, r3, #8
 801247a:	2b00      	cmp	r3, #0
 801247c:	d020      	beq.n	80124c0 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 801247e:	68fb      	ldr	r3, [r7, #12]
 8012480:	f003 0308 	and.w	r3, r3, #8
 8012484:	2b00      	cmp	r3, #0
 8012486:	d01b      	beq.n	80124c0 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8012488:	687b      	ldr	r3, [r7, #4]
 801248a:	681b      	ldr	r3, [r3, #0]
 801248c:	f06f 0208 	mvn.w	r2, #8
 8012490:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8012492:	687b      	ldr	r3, [r7, #4]
 8012494:	2204      	movs	r2, #4
 8012496:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8012498:	687b      	ldr	r3, [r7, #4]
 801249a:	681b      	ldr	r3, [r3, #0]
 801249c:	69db      	ldr	r3, [r3, #28]
 801249e:	f003 0303 	and.w	r3, r3, #3
 80124a2:	2b00      	cmp	r3, #0
 80124a4:	d003      	beq.n	80124ae <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80124a6:	6878      	ldr	r0, [r7, #4]
 80124a8:	f000 faaa 	bl	8012a00 <HAL_TIM_IC_CaptureCallback>
 80124ac:	e005      	b.n	80124ba <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80124ae:	6878      	ldr	r0, [r7, #4]
 80124b0:	f000 fa9c 	bl	80129ec <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80124b4:	6878      	ldr	r0, [r7, #4]
 80124b6:	f000 faad 	bl	8012a14 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80124ba:	687b      	ldr	r3, [r7, #4]
 80124bc:	2200      	movs	r2, #0
 80124be:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 80124c0:	68bb      	ldr	r3, [r7, #8]
 80124c2:	f003 0310 	and.w	r3, r3, #16
 80124c6:	2b00      	cmp	r3, #0
 80124c8:	d020      	beq.n	801250c <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 80124ca:	68fb      	ldr	r3, [r7, #12]
 80124cc:	f003 0310 	and.w	r3, r3, #16
 80124d0:	2b00      	cmp	r3, #0
 80124d2:	d01b      	beq.n	801250c <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 80124d4:	687b      	ldr	r3, [r7, #4]
 80124d6:	681b      	ldr	r3, [r3, #0]
 80124d8:	f06f 0210 	mvn.w	r2, #16
 80124dc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80124de:	687b      	ldr	r3, [r7, #4]
 80124e0:	2208      	movs	r2, #8
 80124e2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80124e4:	687b      	ldr	r3, [r7, #4]
 80124e6:	681b      	ldr	r3, [r3, #0]
 80124e8:	69db      	ldr	r3, [r3, #28]
 80124ea:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80124ee:	2b00      	cmp	r3, #0
 80124f0:	d003      	beq.n	80124fa <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80124f2:	6878      	ldr	r0, [r7, #4]
 80124f4:	f000 fa84 	bl	8012a00 <HAL_TIM_IC_CaptureCallback>
 80124f8:	e005      	b.n	8012506 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80124fa:	6878      	ldr	r0, [r7, #4]
 80124fc:	f000 fa76 	bl	80129ec <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8012500:	6878      	ldr	r0, [r7, #4]
 8012502:	f000 fa87 	bl	8012a14 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8012506:	687b      	ldr	r3, [r7, #4]
 8012508:	2200      	movs	r2, #0
 801250a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 801250c:	68bb      	ldr	r3, [r7, #8]
 801250e:	f003 0301 	and.w	r3, r3, #1
 8012512:	2b00      	cmp	r3, #0
 8012514:	d00c      	beq.n	8012530 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8012516:	68fb      	ldr	r3, [r7, #12]
 8012518:	f003 0301 	and.w	r3, r3, #1
 801251c:	2b00      	cmp	r3, #0
 801251e:	d007      	beq.n	8012530 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8012520:	687b      	ldr	r3, [r7, #4]
 8012522:	681b      	ldr	r3, [r3, #0]
 8012524:	f06f 0201 	mvn.w	r2, #1
 8012528:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 801252a:	6878      	ldr	r0, [r7, #4]
 801252c:	f7f0 fdfc 	bl	8003128 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8012530:	68bb      	ldr	r3, [r7, #8]
 8012532:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8012536:	2b00      	cmp	r3, #0
 8012538:	d104      	bne.n	8012544 <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 801253a:	68bb      	ldr	r3, [r7, #8]
 801253c:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8012540:	2b00      	cmp	r3, #0
 8012542:	d00c      	beq.n	801255e <HAL_TIM_IRQHandler+0x19a>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8012544:	68fb      	ldr	r3, [r7, #12]
 8012546:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 801254a:	2b00      	cmp	r3, #0
 801254c:	d007      	beq.n	801255e <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 801254e:	687b      	ldr	r3, [r7, #4]
 8012550:	681b      	ldr	r3, [r3, #0]
 8012552:	f46f 5202 	mvn.w	r2, #8320	@ 0x2080
 8012556:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8012558:	6878      	ldr	r0, [r7, #4]
 801255a:	f000 ffe7 	bl	801352c <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 801255e:	68bb      	ldr	r3, [r7, #8]
 8012560:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8012564:	2b00      	cmp	r3, #0
 8012566:	d00c      	beq.n	8012582 <HAL_TIM_IRQHandler+0x1be>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8012568:	68fb      	ldr	r3, [r7, #12]
 801256a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 801256e:	2b00      	cmp	r3, #0
 8012570:	d007      	beq.n	8012582 <HAL_TIM_IRQHandler+0x1be>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8012572:	687b      	ldr	r3, [r7, #4]
 8012574:	681b      	ldr	r3, [r3, #0]
 8012576:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 801257a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 801257c:	6878      	ldr	r0, [r7, #4]
 801257e:	f000 ffdf 	bl	8013540 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8012582:	68bb      	ldr	r3, [r7, #8]
 8012584:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8012588:	2b00      	cmp	r3, #0
 801258a:	d00c      	beq.n	80125a6 <HAL_TIM_IRQHandler+0x1e2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 801258c:	68fb      	ldr	r3, [r7, #12]
 801258e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8012592:	2b00      	cmp	r3, #0
 8012594:	d007      	beq.n	80125a6 <HAL_TIM_IRQHandler+0x1e2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8012596:	687b      	ldr	r3, [r7, #4]
 8012598:	681b      	ldr	r3, [r3, #0]
 801259a:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 801259e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80125a0:	6878      	ldr	r0, [r7, #4]
 80125a2:	f000 fa41 	bl	8012a28 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 80125a6:	68bb      	ldr	r3, [r7, #8]
 80125a8:	f003 0320 	and.w	r3, r3, #32
 80125ac:	2b00      	cmp	r3, #0
 80125ae:	d00c      	beq.n	80125ca <HAL_TIM_IRQHandler+0x206>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 80125b0:	68fb      	ldr	r3, [r7, #12]
 80125b2:	f003 0320 	and.w	r3, r3, #32
 80125b6:	2b00      	cmp	r3, #0
 80125b8:	d007      	beq.n	80125ca <HAL_TIM_IRQHandler+0x206>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 80125ba:	687b      	ldr	r3, [r7, #4]
 80125bc:	681b      	ldr	r3, [r3, #0]
 80125be:	f06f 0220 	mvn.w	r2, #32
 80125c2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80125c4:	6878      	ldr	r0, [r7, #4]
 80125c6:	f000 ffa7 	bl	8013518 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80125ca:	bf00      	nop
 80125cc:	3710      	adds	r7, #16
 80125ce:	46bd      	mov	sp, r7
 80125d0:	bd80      	pop	{r7, pc}
	...

080125d4 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 80125d4:	b580      	push	{r7, lr}
 80125d6:	b086      	sub	sp, #24
 80125d8:	af00      	add	r7, sp, #0
 80125da:	60f8      	str	r0, [r7, #12]
 80125dc:	60b9      	str	r1, [r7, #8]
 80125de:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80125e0:	2300      	movs	r3, #0
 80125e2:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 80125e4:	68fb      	ldr	r3, [r7, #12]
 80125e6:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80125ea:	2b01      	cmp	r3, #1
 80125ec:	d101      	bne.n	80125f2 <HAL_TIM_PWM_ConfigChannel+0x1e>
 80125ee:	2302      	movs	r3, #2
 80125f0:	e0ff      	b.n	80127f2 <HAL_TIM_PWM_ConfigChannel+0x21e>
 80125f2:	68fb      	ldr	r3, [r7, #12]
 80125f4:	2201      	movs	r2, #1
 80125f6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 80125fa:	687b      	ldr	r3, [r7, #4]
 80125fc:	2b14      	cmp	r3, #20
 80125fe:	f200 80f0 	bhi.w	80127e2 <HAL_TIM_PWM_ConfigChannel+0x20e>
 8012602:	a201      	add	r2, pc, #4	@ (adr r2, 8012608 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8012604:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8012608:	0801265d 	.word	0x0801265d
 801260c:	080127e3 	.word	0x080127e3
 8012610:	080127e3 	.word	0x080127e3
 8012614:	080127e3 	.word	0x080127e3
 8012618:	0801269d 	.word	0x0801269d
 801261c:	080127e3 	.word	0x080127e3
 8012620:	080127e3 	.word	0x080127e3
 8012624:	080127e3 	.word	0x080127e3
 8012628:	080126df 	.word	0x080126df
 801262c:	080127e3 	.word	0x080127e3
 8012630:	080127e3 	.word	0x080127e3
 8012634:	080127e3 	.word	0x080127e3
 8012638:	0801271f 	.word	0x0801271f
 801263c:	080127e3 	.word	0x080127e3
 8012640:	080127e3 	.word	0x080127e3
 8012644:	080127e3 	.word	0x080127e3
 8012648:	08012761 	.word	0x08012761
 801264c:	080127e3 	.word	0x080127e3
 8012650:	080127e3 	.word	0x080127e3
 8012654:	080127e3 	.word	0x080127e3
 8012658:	080127a1 	.word	0x080127a1
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 801265c:	68fb      	ldr	r3, [r7, #12]
 801265e:	681b      	ldr	r3, [r3, #0]
 8012660:	68b9      	ldr	r1, [r7, #8]
 8012662:	4618      	mov	r0, r3
 8012664:	f000 fa96 	bl	8012b94 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8012668:	68fb      	ldr	r3, [r7, #12]
 801266a:	681b      	ldr	r3, [r3, #0]
 801266c:	699a      	ldr	r2, [r3, #24]
 801266e:	68fb      	ldr	r3, [r7, #12]
 8012670:	681b      	ldr	r3, [r3, #0]
 8012672:	f042 0208 	orr.w	r2, r2, #8
 8012676:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8012678:	68fb      	ldr	r3, [r7, #12]
 801267a:	681b      	ldr	r3, [r3, #0]
 801267c:	699a      	ldr	r2, [r3, #24]
 801267e:	68fb      	ldr	r3, [r7, #12]
 8012680:	681b      	ldr	r3, [r3, #0]
 8012682:	f022 0204 	bic.w	r2, r2, #4
 8012686:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8012688:	68fb      	ldr	r3, [r7, #12]
 801268a:	681b      	ldr	r3, [r3, #0]
 801268c:	6999      	ldr	r1, [r3, #24]
 801268e:	68bb      	ldr	r3, [r7, #8]
 8012690:	691a      	ldr	r2, [r3, #16]
 8012692:	68fb      	ldr	r3, [r7, #12]
 8012694:	681b      	ldr	r3, [r3, #0]
 8012696:	430a      	orrs	r2, r1
 8012698:	619a      	str	r2, [r3, #24]
      break;
 801269a:	e0a5      	b.n	80127e8 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 801269c:	68fb      	ldr	r3, [r7, #12]
 801269e:	681b      	ldr	r3, [r3, #0]
 80126a0:	68b9      	ldr	r1, [r7, #8]
 80126a2:	4618      	mov	r0, r3
 80126a4:	f000 fb06 	bl	8012cb4 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 80126a8:	68fb      	ldr	r3, [r7, #12]
 80126aa:	681b      	ldr	r3, [r3, #0]
 80126ac:	699a      	ldr	r2, [r3, #24]
 80126ae:	68fb      	ldr	r3, [r7, #12]
 80126b0:	681b      	ldr	r3, [r3, #0]
 80126b2:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80126b6:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 80126b8:	68fb      	ldr	r3, [r7, #12]
 80126ba:	681b      	ldr	r3, [r3, #0]
 80126bc:	699a      	ldr	r2, [r3, #24]
 80126be:	68fb      	ldr	r3, [r7, #12]
 80126c0:	681b      	ldr	r3, [r3, #0]
 80126c2:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80126c6:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 80126c8:	68fb      	ldr	r3, [r7, #12]
 80126ca:	681b      	ldr	r3, [r3, #0]
 80126cc:	6999      	ldr	r1, [r3, #24]
 80126ce:	68bb      	ldr	r3, [r7, #8]
 80126d0:	691b      	ldr	r3, [r3, #16]
 80126d2:	021a      	lsls	r2, r3, #8
 80126d4:	68fb      	ldr	r3, [r7, #12]
 80126d6:	681b      	ldr	r3, [r3, #0]
 80126d8:	430a      	orrs	r2, r1
 80126da:	619a      	str	r2, [r3, #24]
      break;
 80126dc:	e084      	b.n	80127e8 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80126de:	68fb      	ldr	r3, [r7, #12]
 80126e0:	681b      	ldr	r3, [r3, #0]
 80126e2:	68b9      	ldr	r1, [r7, #8]
 80126e4:	4618      	mov	r0, r3
 80126e6:	f000 fb6f 	bl	8012dc8 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 80126ea:	68fb      	ldr	r3, [r7, #12]
 80126ec:	681b      	ldr	r3, [r3, #0]
 80126ee:	69da      	ldr	r2, [r3, #28]
 80126f0:	68fb      	ldr	r3, [r7, #12]
 80126f2:	681b      	ldr	r3, [r3, #0]
 80126f4:	f042 0208 	orr.w	r2, r2, #8
 80126f8:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 80126fa:	68fb      	ldr	r3, [r7, #12]
 80126fc:	681b      	ldr	r3, [r3, #0]
 80126fe:	69da      	ldr	r2, [r3, #28]
 8012700:	68fb      	ldr	r3, [r7, #12]
 8012702:	681b      	ldr	r3, [r3, #0]
 8012704:	f022 0204 	bic.w	r2, r2, #4
 8012708:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 801270a:	68fb      	ldr	r3, [r7, #12]
 801270c:	681b      	ldr	r3, [r3, #0]
 801270e:	69d9      	ldr	r1, [r3, #28]
 8012710:	68bb      	ldr	r3, [r7, #8]
 8012712:	691a      	ldr	r2, [r3, #16]
 8012714:	68fb      	ldr	r3, [r7, #12]
 8012716:	681b      	ldr	r3, [r3, #0]
 8012718:	430a      	orrs	r2, r1
 801271a:	61da      	str	r2, [r3, #28]
      break;
 801271c:	e064      	b.n	80127e8 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 801271e:	68fb      	ldr	r3, [r7, #12]
 8012720:	681b      	ldr	r3, [r3, #0]
 8012722:	68b9      	ldr	r1, [r7, #8]
 8012724:	4618      	mov	r0, r3
 8012726:	f000 fbd7 	bl	8012ed8 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 801272a:	68fb      	ldr	r3, [r7, #12]
 801272c:	681b      	ldr	r3, [r3, #0]
 801272e:	69da      	ldr	r2, [r3, #28]
 8012730:	68fb      	ldr	r3, [r7, #12]
 8012732:	681b      	ldr	r3, [r3, #0]
 8012734:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8012738:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 801273a:	68fb      	ldr	r3, [r7, #12]
 801273c:	681b      	ldr	r3, [r3, #0]
 801273e:	69da      	ldr	r2, [r3, #28]
 8012740:	68fb      	ldr	r3, [r7, #12]
 8012742:	681b      	ldr	r3, [r3, #0]
 8012744:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8012748:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 801274a:	68fb      	ldr	r3, [r7, #12]
 801274c:	681b      	ldr	r3, [r3, #0]
 801274e:	69d9      	ldr	r1, [r3, #28]
 8012750:	68bb      	ldr	r3, [r7, #8]
 8012752:	691b      	ldr	r3, [r3, #16]
 8012754:	021a      	lsls	r2, r3, #8
 8012756:	68fb      	ldr	r3, [r7, #12]
 8012758:	681b      	ldr	r3, [r3, #0]
 801275a:	430a      	orrs	r2, r1
 801275c:	61da      	str	r2, [r3, #28]
      break;
 801275e:	e043      	b.n	80127e8 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8012760:	68fb      	ldr	r3, [r7, #12]
 8012762:	681b      	ldr	r3, [r3, #0]
 8012764:	68b9      	ldr	r1, [r7, #8]
 8012766:	4618      	mov	r0, r3
 8012768:	f000 fc20 	bl	8012fac <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 801276c:	68fb      	ldr	r3, [r7, #12]
 801276e:	681b      	ldr	r3, [r3, #0]
 8012770:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8012772:	68fb      	ldr	r3, [r7, #12]
 8012774:	681b      	ldr	r3, [r3, #0]
 8012776:	f042 0208 	orr.w	r2, r2, #8
 801277a:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 801277c:	68fb      	ldr	r3, [r7, #12]
 801277e:	681b      	ldr	r3, [r3, #0]
 8012780:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8012782:	68fb      	ldr	r3, [r7, #12]
 8012784:	681b      	ldr	r3, [r3, #0]
 8012786:	f022 0204 	bic.w	r2, r2, #4
 801278a:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 801278c:	68fb      	ldr	r3, [r7, #12]
 801278e:	681b      	ldr	r3, [r3, #0]
 8012790:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 8012792:	68bb      	ldr	r3, [r7, #8]
 8012794:	691a      	ldr	r2, [r3, #16]
 8012796:	68fb      	ldr	r3, [r7, #12]
 8012798:	681b      	ldr	r3, [r3, #0]
 801279a:	430a      	orrs	r2, r1
 801279c:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 801279e:	e023      	b.n	80127e8 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 80127a0:	68fb      	ldr	r3, [r7, #12]
 80127a2:	681b      	ldr	r3, [r3, #0]
 80127a4:	68b9      	ldr	r1, [r7, #8]
 80127a6:	4618      	mov	r0, r3
 80127a8:	f000 fc64 	bl	8013074 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 80127ac:	68fb      	ldr	r3, [r7, #12]
 80127ae:	681b      	ldr	r3, [r3, #0]
 80127b0:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 80127b2:	68fb      	ldr	r3, [r7, #12]
 80127b4:	681b      	ldr	r3, [r3, #0]
 80127b6:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80127ba:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 80127bc:	68fb      	ldr	r3, [r7, #12]
 80127be:	681b      	ldr	r3, [r3, #0]
 80127c0:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 80127c2:	68fb      	ldr	r3, [r7, #12]
 80127c4:	681b      	ldr	r3, [r3, #0]
 80127c6:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80127ca:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 80127cc:	68fb      	ldr	r3, [r7, #12]
 80127ce:	681b      	ldr	r3, [r3, #0]
 80127d0:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 80127d2:	68bb      	ldr	r3, [r7, #8]
 80127d4:	691b      	ldr	r3, [r3, #16]
 80127d6:	021a      	lsls	r2, r3, #8
 80127d8:	68fb      	ldr	r3, [r7, #12]
 80127da:	681b      	ldr	r3, [r3, #0]
 80127dc:	430a      	orrs	r2, r1
 80127de:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 80127e0:	e002      	b.n	80127e8 <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      status = HAL_ERROR;
 80127e2:	2301      	movs	r3, #1
 80127e4:	75fb      	strb	r3, [r7, #23]
      break;
 80127e6:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 80127e8:	68fb      	ldr	r3, [r7, #12]
 80127ea:	2200      	movs	r2, #0
 80127ec:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 80127f0:	7dfb      	ldrb	r3, [r7, #23]
}
 80127f2:	4618      	mov	r0, r3
 80127f4:	3718      	adds	r7, #24
 80127f6:	46bd      	mov	sp, r7
 80127f8:	bd80      	pop	{r7, pc}
 80127fa:	bf00      	nop

080127fc <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80127fc:	b580      	push	{r7, lr}
 80127fe:	b084      	sub	sp, #16
 8012800:	af00      	add	r7, sp, #0
 8012802:	6078      	str	r0, [r7, #4]
 8012804:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8012806:	2300      	movs	r3, #0
 8012808:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 801280a:	687b      	ldr	r3, [r7, #4]
 801280c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8012810:	2b01      	cmp	r3, #1
 8012812:	d101      	bne.n	8012818 <HAL_TIM_ConfigClockSource+0x1c>
 8012814:	2302      	movs	r3, #2
 8012816:	e0dc      	b.n	80129d2 <HAL_TIM_ConfigClockSource+0x1d6>
 8012818:	687b      	ldr	r3, [r7, #4]
 801281a:	2201      	movs	r2, #1
 801281c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8012820:	687b      	ldr	r3, [r7, #4]
 8012822:	2202      	movs	r2, #2
 8012824:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8012828:	687b      	ldr	r3, [r7, #4]
 801282a:	681b      	ldr	r3, [r3, #0]
 801282c:	689b      	ldr	r3, [r3, #8]
 801282e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8012830:	68ba      	ldr	r2, [r7, #8]
 8012832:	4b6a      	ldr	r3, [pc, #424]	@ (80129dc <HAL_TIM_ConfigClockSource+0x1e0>)
 8012834:	4013      	ands	r3, r2
 8012836:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8012838:	68bb      	ldr	r3, [r7, #8]
 801283a:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 801283e:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8012840:	687b      	ldr	r3, [r7, #4]
 8012842:	681b      	ldr	r3, [r3, #0]
 8012844:	68ba      	ldr	r2, [r7, #8]
 8012846:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8012848:	683b      	ldr	r3, [r7, #0]
 801284a:	681b      	ldr	r3, [r3, #0]
 801284c:	4a64      	ldr	r2, [pc, #400]	@ (80129e0 <HAL_TIM_ConfigClockSource+0x1e4>)
 801284e:	4293      	cmp	r3, r2
 8012850:	f000 80a9 	beq.w	80129a6 <HAL_TIM_ConfigClockSource+0x1aa>
 8012854:	4a62      	ldr	r2, [pc, #392]	@ (80129e0 <HAL_TIM_ConfigClockSource+0x1e4>)
 8012856:	4293      	cmp	r3, r2
 8012858:	f200 80ae 	bhi.w	80129b8 <HAL_TIM_ConfigClockSource+0x1bc>
 801285c:	4a61      	ldr	r2, [pc, #388]	@ (80129e4 <HAL_TIM_ConfigClockSource+0x1e8>)
 801285e:	4293      	cmp	r3, r2
 8012860:	f000 80a1 	beq.w	80129a6 <HAL_TIM_ConfigClockSource+0x1aa>
 8012864:	4a5f      	ldr	r2, [pc, #380]	@ (80129e4 <HAL_TIM_ConfigClockSource+0x1e8>)
 8012866:	4293      	cmp	r3, r2
 8012868:	f200 80a6 	bhi.w	80129b8 <HAL_TIM_ConfigClockSource+0x1bc>
 801286c:	4a5e      	ldr	r2, [pc, #376]	@ (80129e8 <HAL_TIM_ConfigClockSource+0x1ec>)
 801286e:	4293      	cmp	r3, r2
 8012870:	f000 8099 	beq.w	80129a6 <HAL_TIM_ConfigClockSource+0x1aa>
 8012874:	4a5c      	ldr	r2, [pc, #368]	@ (80129e8 <HAL_TIM_ConfigClockSource+0x1ec>)
 8012876:	4293      	cmp	r3, r2
 8012878:	f200 809e 	bhi.w	80129b8 <HAL_TIM_ConfigClockSource+0x1bc>
 801287c:	f1b3 1f10 	cmp.w	r3, #1048592	@ 0x100010
 8012880:	f000 8091 	beq.w	80129a6 <HAL_TIM_ConfigClockSource+0x1aa>
 8012884:	f1b3 1f10 	cmp.w	r3, #1048592	@ 0x100010
 8012888:	f200 8096 	bhi.w	80129b8 <HAL_TIM_ConfigClockSource+0x1bc>
 801288c:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8012890:	f000 8089 	beq.w	80129a6 <HAL_TIM_ConfigClockSource+0x1aa>
 8012894:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8012898:	f200 808e 	bhi.w	80129b8 <HAL_TIM_ConfigClockSource+0x1bc>
 801289c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80128a0:	d03e      	beq.n	8012920 <HAL_TIM_ConfigClockSource+0x124>
 80128a2:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80128a6:	f200 8087 	bhi.w	80129b8 <HAL_TIM_ConfigClockSource+0x1bc>
 80128aa:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80128ae:	f000 8086 	beq.w	80129be <HAL_TIM_ConfigClockSource+0x1c2>
 80128b2:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80128b6:	d87f      	bhi.n	80129b8 <HAL_TIM_ConfigClockSource+0x1bc>
 80128b8:	2b70      	cmp	r3, #112	@ 0x70
 80128ba:	d01a      	beq.n	80128f2 <HAL_TIM_ConfigClockSource+0xf6>
 80128bc:	2b70      	cmp	r3, #112	@ 0x70
 80128be:	d87b      	bhi.n	80129b8 <HAL_TIM_ConfigClockSource+0x1bc>
 80128c0:	2b60      	cmp	r3, #96	@ 0x60
 80128c2:	d050      	beq.n	8012966 <HAL_TIM_ConfigClockSource+0x16a>
 80128c4:	2b60      	cmp	r3, #96	@ 0x60
 80128c6:	d877      	bhi.n	80129b8 <HAL_TIM_ConfigClockSource+0x1bc>
 80128c8:	2b50      	cmp	r3, #80	@ 0x50
 80128ca:	d03c      	beq.n	8012946 <HAL_TIM_ConfigClockSource+0x14a>
 80128cc:	2b50      	cmp	r3, #80	@ 0x50
 80128ce:	d873      	bhi.n	80129b8 <HAL_TIM_ConfigClockSource+0x1bc>
 80128d0:	2b40      	cmp	r3, #64	@ 0x40
 80128d2:	d058      	beq.n	8012986 <HAL_TIM_ConfigClockSource+0x18a>
 80128d4:	2b40      	cmp	r3, #64	@ 0x40
 80128d6:	d86f      	bhi.n	80129b8 <HAL_TIM_ConfigClockSource+0x1bc>
 80128d8:	2b30      	cmp	r3, #48	@ 0x30
 80128da:	d064      	beq.n	80129a6 <HAL_TIM_ConfigClockSource+0x1aa>
 80128dc:	2b30      	cmp	r3, #48	@ 0x30
 80128de:	d86b      	bhi.n	80129b8 <HAL_TIM_ConfigClockSource+0x1bc>
 80128e0:	2b20      	cmp	r3, #32
 80128e2:	d060      	beq.n	80129a6 <HAL_TIM_ConfigClockSource+0x1aa>
 80128e4:	2b20      	cmp	r3, #32
 80128e6:	d867      	bhi.n	80129b8 <HAL_TIM_ConfigClockSource+0x1bc>
 80128e8:	2b00      	cmp	r3, #0
 80128ea:	d05c      	beq.n	80129a6 <HAL_TIM_ConfigClockSource+0x1aa>
 80128ec:	2b10      	cmp	r3, #16
 80128ee:	d05a      	beq.n	80129a6 <HAL_TIM_ConfigClockSource+0x1aa>
 80128f0:	e062      	b.n	80129b8 <HAL_TIM_ConfigClockSource+0x1bc>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80128f2:	687b      	ldr	r3, [r7, #4]
 80128f4:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80128f6:	683b      	ldr	r3, [r7, #0]
 80128f8:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80128fa:	683b      	ldr	r3, [r7, #0]
 80128fc:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80128fe:	683b      	ldr	r3, [r7, #0]
 8012900:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8012902:	f000 fc9b 	bl	801323c <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8012906:	687b      	ldr	r3, [r7, #4]
 8012908:	681b      	ldr	r3, [r3, #0]
 801290a:	689b      	ldr	r3, [r3, #8]
 801290c:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 801290e:	68bb      	ldr	r3, [r7, #8]
 8012910:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8012914:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8012916:	687b      	ldr	r3, [r7, #4]
 8012918:	681b      	ldr	r3, [r3, #0]
 801291a:	68ba      	ldr	r2, [r7, #8]
 801291c:	609a      	str	r2, [r3, #8]
      break;
 801291e:	e04f      	b.n	80129c0 <HAL_TIM_ConfigClockSource+0x1c4>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8012920:	687b      	ldr	r3, [r7, #4]
 8012922:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8012924:	683b      	ldr	r3, [r7, #0]
 8012926:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8012928:	683b      	ldr	r3, [r7, #0]
 801292a:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 801292c:	683b      	ldr	r3, [r7, #0]
 801292e:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8012930:	f000 fc84 	bl	801323c <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8012934:	687b      	ldr	r3, [r7, #4]
 8012936:	681b      	ldr	r3, [r3, #0]
 8012938:	689a      	ldr	r2, [r3, #8]
 801293a:	687b      	ldr	r3, [r7, #4]
 801293c:	681b      	ldr	r3, [r3, #0]
 801293e:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8012942:	609a      	str	r2, [r3, #8]
      break;
 8012944:	e03c      	b.n	80129c0 <HAL_TIM_ConfigClockSource+0x1c4>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8012946:	687b      	ldr	r3, [r7, #4]
 8012948:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 801294a:	683b      	ldr	r3, [r7, #0]
 801294c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 801294e:	683b      	ldr	r3, [r7, #0]
 8012950:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8012952:	461a      	mov	r2, r3
 8012954:	f000 fbf4 	bl	8013140 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8012958:	687b      	ldr	r3, [r7, #4]
 801295a:	681b      	ldr	r3, [r3, #0]
 801295c:	2150      	movs	r1, #80	@ 0x50
 801295e:	4618      	mov	r0, r3
 8012960:	f000 fc4e 	bl	8013200 <TIM_ITRx_SetConfig>
      break;
 8012964:	e02c      	b.n	80129c0 <HAL_TIM_ConfigClockSource+0x1c4>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8012966:	687b      	ldr	r3, [r7, #4]
 8012968:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 801296a:	683b      	ldr	r3, [r7, #0]
 801296c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 801296e:	683b      	ldr	r3, [r7, #0]
 8012970:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8012972:	461a      	mov	r2, r3
 8012974:	f000 fc13 	bl	801319e <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8012978:	687b      	ldr	r3, [r7, #4]
 801297a:	681b      	ldr	r3, [r3, #0]
 801297c:	2160      	movs	r1, #96	@ 0x60
 801297e:	4618      	mov	r0, r3
 8012980:	f000 fc3e 	bl	8013200 <TIM_ITRx_SetConfig>
      break;
 8012984:	e01c      	b.n	80129c0 <HAL_TIM_ConfigClockSource+0x1c4>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8012986:	687b      	ldr	r3, [r7, #4]
 8012988:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 801298a:	683b      	ldr	r3, [r7, #0]
 801298c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 801298e:	683b      	ldr	r3, [r7, #0]
 8012990:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8012992:	461a      	mov	r2, r3
 8012994:	f000 fbd4 	bl	8013140 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8012998:	687b      	ldr	r3, [r7, #4]
 801299a:	681b      	ldr	r3, [r3, #0]
 801299c:	2140      	movs	r1, #64	@ 0x40
 801299e:	4618      	mov	r0, r3
 80129a0:	f000 fc2e 	bl	8013200 <TIM_ITRx_SetConfig>
      break;
 80129a4:	e00c      	b.n	80129c0 <HAL_TIM_ConfigClockSource+0x1c4>
    case TIM_CLOCKSOURCE_ITR8:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80129a6:	687b      	ldr	r3, [r7, #4]
 80129a8:	681a      	ldr	r2, [r3, #0]
 80129aa:	683b      	ldr	r3, [r7, #0]
 80129ac:	681b      	ldr	r3, [r3, #0]
 80129ae:	4619      	mov	r1, r3
 80129b0:	4610      	mov	r0, r2
 80129b2:	f000 fc25 	bl	8013200 <TIM_ITRx_SetConfig>
      break;
 80129b6:	e003      	b.n	80129c0 <HAL_TIM_ConfigClockSource+0x1c4>
    }

    default:
      status = HAL_ERROR;
 80129b8:	2301      	movs	r3, #1
 80129ba:	73fb      	strb	r3, [r7, #15]
      break;
 80129bc:	e000      	b.n	80129c0 <HAL_TIM_ConfigClockSource+0x1c4>
      break;
 80129be:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80129c0:	687b      	ldr	r3, [r7, #4]
 80129c2:	2201      	movs	r2, #1
 80129c4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80129c8:	687b      	ldr	r3, [r7, #4]
 80129ca:	2200      	movs	r2, #0
 80129cc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 80129d0:	7bfb      	ldrb	r3, [r7, #15]
}
 80129d2:	4618      	mov	r0, r3
 80129d4:	3710      	adds	r7, #16
 80129d6:	46bd      	mov	sp, r7
 80129d8:	bd80      	pop	{r7, pc}
 80129da:	bf00      	nop
 80129dc:	ffceff88 	.word	0xffceff88
 80129e0:	00100040 	.word	0x00100040
 80129e4:	00100030 	.word	0x00100030
 80129e8:	00100020 	.word	0x00100020

080129ec <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80129ec:	b480      	push	{r7}
 80129ee:	b083      	sub	sp, #12
 80129f0:	af00      	add	r7, sp, #0
 80129f2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80129f4:	bf00      	nop
 80129f6:	370c      	adds	r7, #12
 80129f8:	46bd      	mov	sp, r7
 80129fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80129fe:	4770      	bx	lr

08012a00 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8012a00:	b480      	push	{r7}
 8012a02:	b083      	sub	sp, #12
 8012a04:	af00      	add	r7, sp, #0
 8012a06:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8012a08:	bf00      	nop
 8012a0a:	370c      	adds	r7, #12
 8012a0c:	46bd      	mov	sp, r7
 8012a0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012a12:	4770      	bx	lr

08012a14 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8012a14:	b480      	push	{r7}
 8012a16:	b083      	sub	sp, #12
 8012a18:	af00      	add	r7, sp, #0
 8012a1a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8012a1c:	bf00      	nop
 8012a1e:	370c      	adds	r7, #12
 8012a20:	46bd      	mov	sp, r7
 8012a22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012a26:	4770      	bx	lr

08012a28 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8012a28:	b480      	push	{r7}
 8012a2a:	b083      	sub	sp, #12
 8012a2c:	af00      	add	r7, sp, #0
 8012a2e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8012a30:	bf00      	nop
 8012a32:	370c      	adds	r7, #12
 8012a34:	46bd      	mov	sp, r7
 8012a36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012a3a:	4770      	bx	lr

08012a3c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8012a3c:	b480      	push	{r7}
 8012a3e:	b085      	sub	sp, #20
 8012a40:	af00      	add	r7, sp, #0
 8012a42:	6078      	str	r0, [r7, #4]
 8012a44:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8012a46:	687b      	ldr	r3, [r7, #4]
 8012a48:	681b      	ldr	r3, [r3, #0]
 8012a4a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8012a4c:	687b      	ldr	r3, [r7, #4]
 8012a4e:	4a47      	ldr	r2, [pc, #284]	@ (8012b6c <TIM_Base_SetConfig+0x130>)
 8012a50:	4293      	cmp	r3, r2
 8012a52:	d013      	beq.n	8012a7c <TIM_Base_SetConfig+0x40>
 8012a54:	687b      	ldr	r3, [r7, #4]
 8012a56:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8012a5a:	d00f      	beq.n	8012a7c <TIM_Base_SetConfig+0x40>
 8012a5c:	687b      	ldr	r3, [r7, #4]
 8012a5e:	4a44      	ldr	r2, [pc, #272]	@ (8012b70 <TIM_Base_SetConfig+0x134>)
 8012a60:	4293      	cmp	r3, r2
 8012a62:	d00b      	beq.n	8012a7c <TIM_Base_SetConfig+0x40>
 8012a64:	687b      	ldr	r3, [r7, #4]
 8012a66:	4a43      	ldr	r2, [pc, #268]	@ (8012b74 <TIM_Base_SetConfig+0x138>)
 8012a68:	4293      	cmp	r3, r2
 8012a6a:	d007      	beq.n	8012a7c <TIM_Base_SetConfig+0x40>
 8012a6c:	687b      	ldr	r3, [r7, #4]
 8012a6e:	4a42      	ldr	r2, [pc, #264]	@ (8012b78 <TIM_Base_SetConfig+0x13c>)
 8012a70:	4293      	cmp	r3, r2
 8012a72:	d003      	beq.n	8012a7c <TIM_Base_SetConfig+0x40>
 8012a74:	687b      	ldr	r3, [r7, #4]
 8012a76:	4a41      	ldr	r2, [pc, #260]	@ (8012b7c <TIM_Base_SetConfig+0x140>)
 8012a78:	4293      	cmp	r3, r2
 8012a7a:	d108      	bne.n	8012a8e <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8012a7c:	68fb      	ldr	r3, [r7, #12]
 8012a7e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8012a82:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8012a84:	683b      	ldr	r3, [r7, #0]
 8012a86:	685b      	ldr	r3, [r3, #4]
 8012a88:	68fa      	ldr	r2, [r7, #12]
 8012a8a:	4313      	orrs	r3, r2
 8012a8c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8012a8e:	687b      	ldr	r3, [r7, #4]
 8012a90:	4a36      	ldr	r2, [pc, #216]	@ (8012b6c <TIM_Base_SetConfig+0x130>)
 8012a92:	4293      	cmp	r3, r2
 8012a94:	d027      	beq.n	8012ae6 <TIM_Base_SetConfig+0xaa>
 8012a96:	687b      	ldr	r3, [r7, #4]
 8012a98:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8012a9c:	d023      	beq.n	8012ae6 <TIM_Base_SetConfig+0xaa>
 8012a9e:	687b      	ldr	r3, [r7, #4]
 8012aa0:	4a33      	ldr	r2, [pc, #204]	@ (8012b70 <TIM_Base_SetConfig+0x134>)
 8012aa2:	4293      	cmp	r3, r2
 8012aa4:	d01f      	beq.n	8012ae6 <TIM_Base_SetConfig+0xaa>
 8012aa6:	687b      	ldr	r3, [r7, #4]
 8012aa8:	4a32      	ldr	r2, [pc, #200]	@ (8012b74 <TIM_Base_SetConfig+0x138>)
 8012aaa:	4293      	cmp	r3, r2
 8012aac:	d01b      	beq.n	8012ae6 <TIM_Base_SetConfig+0xaa>
 8012aae:	687b      	ldr	r3, [r7, #4]
 8012ab0:	4a31      	ldr	r2, [pc, #196]	@ (8012b78 <TIM_Base_SetConfig+0x13c>)
 8012ab2:	4293      	cmp	r3, r2
 8012ab4:	d017      	beq.n	8012ae6 <TIM_Base_SetConfig+0xaa>
 8012ab6:	687b      	ldr	r3, [r7, #4]
 8012ab8:	4a30      	ldr	r2, [pc, #192]	@ (8012b7c <TIM_Base_SetConfig+0x140>)
 8012aba:	4293      	cmp	r3, r2
 8012abc:	d013      	beq.n	8012ae6 <TIM_Base_SetConfig+0xaa>
 8012abe:	687b      	ldr	r3, [r7, #4]
 8012ac0:	4a2f      	ldr	r2, [pc, #188]	@ (8012b80 <TIM_Base_SetConfig+0x144>)
 8012ac2:	4293      	cmp	r3, r2
 8012ac4:	d00f      	beq.n	8012ae6 <TIM_Base_SetConfig+0xaa>
 8012ac6:	687b      	ldr	r3, [r7, #4]
 8012ac8:	4a2e      	ldr	r2, [pc, #184]	@ (8012b84 <TIM_Base_SetConfig+0x148>)
 8012aca:	4293      	cmp	r3, r2
 8012acc:	d00b      	beq.n	8012ae6 <TIM_Base_SetConfig+0xaa>
 8012ace:	687b      	ldr	r3, [r7, #4]
 8012ad0:	4a2d      	ldr	r2, [pc, #180]	@ (8012b88 <TIM_Base_SetConfig+0x14c>)
 8012ad2:	4293      	cmp	r3, r2
 8012ad4:	d007      	beq.n	8012ae6 <TIM_Base_SetConfig+0xaa>
 8012ad6:	687b      	ldr	r3, [r7, #4]
 8012ad8:	4a2c      	ldr	r2, [pc, #176]	@ (8012b8c <TIM_Base_SetConfig+0x150>)
 8012ada:	4293      	cmp	r3, r2
 8012adc:	d003      	beq.n	8012ae6 <TIM_Base_SetConfig+0xaa>
 8012ade:	687b      	ldr	r3, [r7, #4]
 8012ae0:	4a2b      	ldr	r2, [pc, #172]	@ (8012b90 <TIM_Base_SetConfig+0x154>)
 8012ae2:	4293      	cmp	r3, r2
 8012ae4:	d108      	bne.n	8012af8 <TIM_Base_SetConfig+0xbc>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8012ae6:	68fb      	ldr	r3, [r7, #12]
 8012ae8:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8012aec:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8012aee:	683b      	ldr	r3, [r7, #0]
 8012af0:	68db      	ldr	r3, [r3, #12]
 8012af2:	68fa      	ldr	r2, [r7, #12]
 8012af4:	4313      	orrs	r3, r2
 8012af6:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8012af8:	68fb      	ldr	r3, [r7, #12]
 8012afa:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8012afe:	683b      	ldr	r3, [r7, #0]
 8012b00:	695b      	ldr	r3, [r3, #20]
 8012b02:	4313      	orrs	r3, r2
 8012b04:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8012b06:	683b      	ldr	r3, [r7, #0]
 8012b08:	689a      	ldr	r2, [r3, #8]
 8012b0a:	687b      	ldr	r3, [r7, #4]
 8012b0c:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8012b0e:	683b      	ldr	r3, [r7, #0]
 8012b10:	681a      	ldr	r2, [r3, #0]
 8012b12:	687b      	ldr	r3, [r7, #4]
 8012b14:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8012b16:	687b      	ldr	r3, [r7, #4]
 8012b18:	4a14      	ldr	r2, [pc, #80]	@ (8012b6c <TIM_Base_SetConfig+0x130>)
 8012b1a:	4293      	cmp	r3, r2
 8012b1c:	d00f      	beq.n	8012b3e <TIM_Base_SetConfig+0x102>
 8012b1e:	687b      	ldr	r3, [r7, #4]
 8012b20:	4a16      	ldr	r2, [pc, #88]	@ (8012b7c <TIM_Base_SetConfig+0x140>)
 8012b22:	4293      	cmp	r3, r2
 8012b24:	d00b      	beq.n	8012b3e <TIM_Base_SetConfig+0x102>
 8012b26:	687b      	ldr	r3, [r7, #4]
 8012b28:	4a15      	ldr	r2, [pc, #84]	@ (8012b80 <TIM_Base_SetConfig+0x144>)
 8012b2a:	4293      	cmp	r3, r2
 8012b2c:	d007      	beq.n	8012b3e <TIM_Base_SetConfig+0x102>
 8012b2e:	687b      	ldr	r3, [r7, #4]
 8012b30:	4a14      	ldr	r2, [pc, #80]	@ (8012b84 <TIM_Base_SetConfig+0x148>)
 8012b32:	4293      	cmp	r3, r2
 8012b34:	d003      	beq.n	8012b3e <TIM_Base_SetConfig+0x102>
 8012b36:	687b      	ldr	r3, [r7, #4]
 8012b38:	4a13      	ldr	r2, [pc, #76]	@ (8012b88 <TIM_Base_SetConfig+0x14c>)
 8012b3a:	4293      	cmp	r3, r2
 8012b3c:	d103      	bne.n	8012b46 <TIM_Base_SetConfig+0x10a>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8012b3e:	683b      	ldr	r3, [r7, #0]
 8012b40:	691a      	ldr	r2, [r3, #16]
 8012b42:	687b      	ldr	r3, [r7, #4]
 8012b44:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 8012b46:	687b      	ldr	r3, [r7, #4]
 8012b48:	681b      	ldr	r3, [r3, #0]
 8012b4a:	f043 0204 	orr.w	r2, r3, #4
 8012b4e:	687b      	ldr	r3, [r7, #4]
 8012b50:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8012b52:	687b      	ldr	r3, [r7, #4]
 8012b54:	2201      	movs	r2, #1
 8012b56:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 8012b58:	687b      	ldr	r3, [r7, #4]
 8012b5a:	68fa      	ldr	r2, [r7, #12]
 8012b5c:	601a      	str	r2, [r3, #0]
}
 8012b5e:	bf00      	nop
 8012b60:	3714      	adds	r7, #20
 8012b62:	46bd      	mov	sp, r7
 8012b64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012b68:	4770      	bx	lr
 8012b6a:	bf00      	nop
 8012b6c:	40010000 	.word	0x40010000
 8012b70:	40000400 	.word	0x40000400
 8012b74:	40000800 	.word	0x40000800
 8012b78:	40000c00 	.word	0x40000c00
 8012b7c:	40010400 	.word	0x40010400
 8012b80:	40014000 	.word	0x40014000
 8012b84:	40014400 	.word	0x40014400
 8012b88:	40014800 	.word	0x40014800
 8012b8c:	4000e000 	.word	0x4000e000
 8012b90:	4000e400 	.word	0x4000e400

08012b94 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8012b94:	b480      	push	{r7}
 8012b96:	b087      	sub	sp, #28
 8012b98:	af00      	add	r7, sp, #0
 8012b9a:	6078      	str	r0, [r7, #4]
 8012b9c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8012b9e:	687b      	ldr	r3, [r7, #4]
 8012ba0:	6a1b      	ldr	r3, [r3, #32]
 8012ba2:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8012ba4:	687b      	ldr	r3, [r7, #4]
 8012ba6:	6a1b      	ldr	r3, [r3, #32]
 8012ba8:	f023 0201 	bic.w	r2, r3, #1
 8012bac:	687b      	ldr	r3, [r7, #4]
 8012bae:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8012bb0:	687b      	ldr	r3, [r7, #4]
 8012bb2:	685b      	ldr	r3, [r3, #4]
 8012bb4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8012bb6:	687b      	ldr	r3, [r7, #4]
 8012bb8:	699b      	ldr	r3, [r3, #24]
 8012bba:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8012bbc:	68fa      	ldr	r2, [r7, #12]
 8012bbe:	4b37      	ldr	r3, [pc, #220]	@ (8012c9c <TIM_OC1_SetConfig+0x108>)
 8012bc0:	4013      	ands	r3, r2
 8012bc2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8012bc4:	68fb      	ldr	r3, [r7, #12]
 8012bc6:	f023 0303 	bic.w	r3, r3, #3
 8012bca:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8012bcc:	683b      	ldr	r3, [r7, #0]
 8012bce:	681b      	ldr	r3, [r3, #0]
 8012bd0:	68fa      	ldr	r2, [r7, #12]
 8012bd2:	4313      	orrs	r3, r2
 8012bd4:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8012bd6:	697b      	ldr	r3, [r7, #20]
 8012bd8:	f023 0302 	bic.w	r3, r3, #2
 8012bdc:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8012bde:	683b      	ldr	r3, [r7, #0]
 8012be0:	689b      	ldr	r3, [r3, #8]
 8012be2:	697a      	ldr	r2, [r7, #20]
 8012be4:	4313      	orrs	r3, r2
 8012be6:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8012be8:	687b      	ldr	r3, [r7, #4]
 8012bea:	4a2d      	ldr	r2, [pc, #180]	@ (8012ca0 <TIM_OC1_SetConfig+0x10c>)
 8012bec:	4293      	cmp	r3, r2
 8012bee:	d00f      	beq.n	8012c10 <TIM_OC1_SetConfig+0x7c>
 8012bf0:	687b      	ldr	r3, [r7, #4]
 8012bf2:	4a2c      	ldr	r2, [pc, #176]	@ (8012ca4 <TIM_OC1_SetConfig+0x110>)
 8012bf4:	4293      	cmp	r3, r2
 8012bf6:	d00b      	beq.n	8012c10 <TIM_OC1_SetConfig+0x7c>
 8012bf8:	687b      	ldr	r3, [r7, #4]
 8012bfa:	4a2b      	ldr	r2, [pc, #172]	@ (8012ca8 <TIM_OC1_SetConfig+0x114>)
 8012bfc:	4293      	cmp	r3, r2
 8012bfe:	d007      	beq.n	8012c10 <TIM_OC1_SetConfig+0x7c>
 8012c00:	687b      	ldr	r3, [r7, #4]
 8012c02:	4a2a      	ldr	r2, [pc, #168]	@ (8012cac <TIM_OC1_SetConfig+0x118>)
 8012c04:	4293      	cmp	r3, r2
 8012c06:	d003      	beq.n	8012c10 <TIM_OC1_SetConfig+0x7c>
 8012c08:	687b      	ldr	r3, [r7, #4]
 8012c0a:	4a29      	ldr	r2, [pc, #164]	@ (8012cb0 <TIM_OC1_SetConfig+0x11c>)
 8012c0c:	4293      	cmp	r3, r2
 8012c0e:	d10c      	bne.n	8012c2a <TIM_OC1_SetConfig+0x96>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8012c10:	697b      	ldr	r3, [r7, #20]
 8012c12:	f023 0308 	bic.w	r3, r3, #8
 8012c16:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8012c18:	683b      	ldr	r3, [r7, #0]
 8012c1a:	68db      	ldr	r3, [r3, #12]
 8012c1c:	697a      	ldr	r2, [r7, #20]
 8012c1e:	4313      	orrs	r3, r2
 8012c20:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8012c22:	697b      	ldr	r3, [r7, #20]
 8012c24:	f023 0304 	bic.w	r3, r3, #4
 8012c28:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8012c2a:	687b      	ldr	r3, [r7, #4]
 8012c2c:	4a1c      	ldr	r2, [pc, #112]	@ (8012ca0 <TIM_OC1_SetConfig+0x10c>)
 8012c2e:	4293      	cmp	r3, r2
 8012c30:	d00f      	beq.n	8012c52 <TIM_OC1_SetConfig+0xbe>
 8012c32:	687b      	ldr	r3, [r7, #4]
 8012c34:	4a1b      	ldr	r2, [pc, #108]	@ (8012ca4 <TIM_OC1_SetConfig+0x110>)
 8012c36:	4293      	cmp	r3, r2
 8012c38:	d00b      	beq.n	8012c52 <TIM_OC1_SetConfig+0xbe>
 8012c3a:	687b      	ldr	r3, [r7, #4]
 8012c3c:	4a1a      	ldr	r2, [pc, #104]	@ (8012ca8 <TIM_OC1_SetConfig+0x114>)
 8012c3e:	4293      	cmp	r3, r2
 8012c40:	d007      	beq.n	8012c52 <TIM_OC1_SetConfig+0xbe>
 8012c42:	687b      	ldr	r3, [r7, #4]
 8012c44:	4a19      	ldr	r2, [pc, #100]	@ (8012cac <TIM_OC1_SetConfig+0x118>)
 8012c46:	4293      	cmp	r3, r2
 8012c48:	d003      	beq.n	8012c52 <TIM_OC1_SetConfig+0xbe>
 8012c4a:	687b      	ldr	r3, [r7, #4]
 8012c4c:	4a18      	ldr	r2, [pc, #96]	@ (8012cb0 <TIM_OC1_SetConfig+0x11c>)
 8012c4e:	4293      	cmp	r3, r2
 8012c50:	d111      	bne.n	8012c76 <TIM_OC1_SetConfig+0xe2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8012c52:	693b      	ldr	r3, [r7, #16]
 8012c54:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8012c58:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8012c5a:	693b      	ldr	r3, [r7, #16]
 8012c5c:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8012c60:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8012c62:	683b      	ldr	r3, [r7, #0]
 8012c64:	695b      	ldr	r3, [r3, #20]
 8012c66:	693a      	ldr	r2, [r7, #16]
 8012c68:	4313      	orrs	r3, r2
 8012c6a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8012c6c:	683b      	ldr	r3, [r7, #0]
 8012c6e:	699b      	ldr	r3, [r3, #24]
 8012c70:	693a      	ldr	r2, [r7, #16]
 8012c72:	4313      	orrs	r3, r2
 8012c74:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8012c76:	687b      	ldr	r3, [r7, #4]
 8012c78:	693a      	ldr	r2, [r7, #16]
 8012c7a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8012c7c:	687b      	ldr	r3, [r7, #4]
 8012c7e:	68fa      	ldr	r2, [r7, #12]
 8012c80:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8012c82:	683b      	ldr	r3, [r7, #0]
 8012c84:	685a      	ldr	r2, [r3, #4]
 8012c86:	687b      	ldr	r3, [r7, #4]
 8012c88:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8012c8a:	687b      	ldr	r3, [r7, #4]
 8012c8c:	697a      	ldr	r2, [r7, #20]
 8012c8e:	621a      	str	r2, [r3, #32]
}
 8012c90:	bf00      	nop
 8012c92:	371c      	adds	r7, #28
 8012c94:	46bd      	mov	sp, r7
 8012c96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012c9a:	4770      	bx	lr
 8012c9c:	fffeff8f 	.word	0xfffeff8f
 8012ca0:	40010000 	.word	0x40010000
 8012ca4:	40010400 	.word	0x40010400
 8012ca8:	40014000 	.word	0x40014000
 8012cac:	40014400 	.word	0x40014400
 8012cb0:	40014800 	.word	0x40014800

08012cb4 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8012cb4:	b480      	push	{r7}
 8012cb6:	b087      	sub	sp, #28
 8012cb8:	af00      	add	r7, sp, #0
 8012cba:	6078      	str	r0, [r7, #4]
 8012cbc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8012cbe:	687b      	ldr	r3, [r7, #4]
 8012cc0:	6a1b      	ldr	r3, [r3, #32]
 8012cc2:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8012cc4:	687b      	ldr	r3, [r7, #4]
 8012cc6:	6a1b      	ldr	r3, [r3, #32]
 8012cc8:	f023 0210 	bic.w	r2, r3, #16
 8012ccc:	687b      	ldr	r3, [r7, #4]
 8012cce:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8012cd0:	687b      	ldr	r3, [r7, #4]
 8012cd2:	685b      	ldr	r3, [r3, #4]
 8012cd4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8012cd6:	687b      	ldr	r3, [r7, #4]
 8012cd8:	699b      	ldr	r3, [r3, #24]
 8012cda:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8012cdc:	68fa      	ldr	r2, [r7, #12]
 8012cde:	4b34      	ldr	r3, [pc, #208]	@ (8012db0 <TIM_OC2_SetConfig+0xfc>)
 8012ce0:	4013      	ands	r3, r2
 8012ce2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8012ce4:	68fb      	ldr	r3, [r7, #12]
 8012ce6:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8012cea:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8012cec:	683b      	ldr	r3, [r7, #0]
 8012cee:	681b      	ldr	r3, [r3, #0]
 8012cf0:	021b      	lsls	r3, r3, #8
 8012cf2:	68fa      	ldr	r2, [r7, #12]
 8012cf4:	4313      	orrs	r3, r2
 8012cf6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8012cf8:	697b      	ldr	r3, [r7, #20]
 8012cfa:	f023 0320 	bic.w	r3, r3, #32
 8012cfe:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8012d00:	683b      	ldr	r3, [r7, #0]
 8012d02:	689b      	ldr	r3, [r3, #8]
 8012d04:	011b      	lsls	r3, r3, #4
 8012d06:	697a      	ldr	r2, [r7, #20]
 8012d08:	4313      	orrs	r3, r2
 8012d0a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8012d0c:	687b      	ldr	r3, [r7, #4]
 8012d0e:	4a29      	ldr	r2, [pc, #164]	@ (8012db4 <TIM_OC2_SetConfig+0x100>)
 8012d10:	4293      	cmp	r3, r2
 8012d12:	d003      	beq.n	8012d1c <TIM_OC2_SetConfig+0x68>
 8012d14:	687b      	ldr	r3, [r7, #4]
 8012d16:	4a28      	ldr	r2, [pc, #160]	@ (8012db8 <TIM_OC2_SetConfig+0x104>)
 8012d18:	4293      	cmp	r3, r2
 8012d1a:	d10d      	bne.n	8012d38 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8012d1c:	697b      	ldr	r3, [r7, #20]
 8012d1e:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8012d22:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8012d24:	683b      	ldr	r3, [r7, #0]
 8012d26:	68db      	ldr	r3, [r3, #12]
 8012d28:	011b      	lsls	r3, r3, #4
 8012d2a:	697a      	ldr	r2, [r7, #20]
 8012d2c:	4313      	orrs	r3, r2
 8012d2e:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8012d30:	697b      	ldr	r3, [r7, #20]
 8012d32:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8012d36:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8012d38:	687b      	ldr	r3, [r7, #4]
 8012d3a:	4a1e      	ldr	r2, [pc, #120]	@ (8012db4 <TIM_OC2_SetConfig+0x100>)
 8012d3c:	4293      	cmp	r3, r2
 8012d3e:	d00f      	beq.n	8012d60 <TIM_OC2_SetConfig+0xac>
 8012d40:	687b      	ldr	r3, [r7, #4]
 8012d42:	4a1d      	ldr	r2, [pc, #116]	@ (8012db8 <TIM_OC2_SetConfig+0x104>)
 8012d44:	4293      	cmp	r3, r2
 8012d46:	d00b      	beq.n	8012d60 <TIM_OC2_SetConfig+0xac>
 8012d48:	687b      	ldr	r3, [r7, #4]
 8012d4a:	4a1c      	ldr	r2, [pc, #112]	@ (8012dbc <TIM_OC2_SetConfig+0x108>)
 8012d4c:	4293      	cmp	r3, r2
 8012d4e:	d007      	beq.n	8012d60 <TIM_OC2_SetConfig+0xac>
 8012d50:	687b      	ldr	r3, [r7, #4]
 8012d52:	4a1b      	ldr	r2, [pc, #108]	@ (8012dc0 <TIM_OC2_SetConfig+0x10c>)
 8012d54:	4293      	cmp	r3, r2
 8012d56:	d003      	beq.n	8012d60 <TIM_OC2_SetConfig+0xac>
 8012d58:	687b      	ldr	r3, [r7, #4]
 8012d5a:	4a1a      	ldr	r2, [pc, #104]	@ (8012dc4 <TIM_OC2_SetConfig+0x110>)
 8012d5c:	4293      	cmp	r3, r2
 8012d5e:	d113      	bne.n	8012d88 <TIM_OC2_SetConfig+0xd4>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8012d60:	693b      	ldr	r3, [r7, #16]
 8012d62:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8012d66:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8012d68:	693b      	ldr	r3, [r7, #16]
 8012d6a:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8012d6e:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8012d70:	683b      	ldr	r3, [r7, #0]
 8012d72:	695b      	ldr	r3, [r3, #20]
 8012d74:	009b      	lsls	r3, r3, #2
 8012d76:	693a      	ldr	r2, [r7, #16]
 8012d78:	4313      	orrs	r3, r2
 8012d7a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8012d7c:	683b      	ldr	r3, [r7, #0]
 8012d7e:	699b      	ldr	r3, [r3, #24]
 8012d80:	009b      	lsls	r3, r3, #2
 8012d82:	693a      	ldr	r2, [r7, #16]
 8012d84:	4313      	orrs	r3, r2
 8012d86:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8012d88:	687b      	ldr	r3, [r7, #4]
 8012d8a:	693a      	ldr	r2, [r7, #16]
 8012d8c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8012d8e:	687b      	ldr	r3, [r7, #4]
 8012d90:	68fa      	ldr	r2, [r7, #12]
 8012d92:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8012d94:	683b      	ldr	r3, [r7, #0]
 8012d96:	685a      	ldr	r2, [r3, #4]
 8012d98:	687b      	ldr	r3, [r7, #4]
 8012d9a:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8012d9c:	687b      	ldr	r3, [r7, #4]
 8012d9e:	697a      	ldr	r2, [r7, #20]
 8012da0:	621a      	str	r2, [r3, #32]
}
 8012da2:	bf00      	nop
 8012da4:	371c      	adds	r7, #28
 8012da6:	46bd      	mov	sp, r7
 8012da8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012dac:	4770      	bx	lr
 8012dae:	bf00      	nop
 8012db0:	feff8fff 	.word	0xfeff8fff
 8012db4:	40010000 	.word	0x40010000
 8012db8:	40010400 	.word	0x40010400
 8012dbc:	40014000 	.word	0x40014000
 8012dc0:	40014400 	.word	0x40014400
 8012dc4:	40014800 	.word	0x40014800

08012dc8 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8012dc8:	b480      	push	{r7}
 8012dca:	b087      	sub	sp, #28
 8012dcc:	af00      	add	r7, sp, #0
 8012dce:	6078      	str	r0, [r7, #4]
 8012dd0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8012dd2:	687b      	ldr	r3, [r7, #4]
 8012dd4:	6a1b      	ldr	r3, [r3, #32]
 8012dd6:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8012dd8:	687b      	ldr	r3, [r7, #4]
 8012dda:	6a1b      	ldr	r3, [r3, #32]
 8012ddc:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8012de0:	687b      	ldr	r3, [r7, #4]
 8012de2:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8012de4:	687b      	ldr	r3, [r7, #4]
 8012de6:	685b      	ldr	r3, [r3, #4]
 8012de8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8012dea:	687b      	ldr	r3, [r7, #4]
 8012dec:	69db      	ldr	r3, [r3, #28]
 8012dee:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8012df0:	68fa      	ldr	r2, [r7, #12]
 8012df2:	4b33      	ldr	r3, [pc, #204]	@ (8012ec0 <TIM_OC3_SetConfig+0xf8>)
 8012df4:	4013      	ands	r3, r2
 8012df6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8012df8:	68fb      	ldr	r3, [r7, #12]
 8012dfa:	f023 0303 	bic.w	r3, r3, #3
 8012dfe:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8012e00:	683b      	ldr	r3, [r7, #0]
 8012e02:	681b      	ldr	r3, [r3, #0]
 8012e04:	68fa      	ldr	r2, [r7, #12]
 8012e06:	4313      	orrs	r3, r2
 8012e08:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8012e0a:	697b      	ldr	r3, [r7, #20]
 8012e0c:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8012e10:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8012e12:	683b      	ldr	r3, [r7, #0]
 8012e14:	689b      	ldr	r3, [r3, #8]
 8012e16:	021b      	lsls	r3, r3, #8
 8012e18:	697a      	ldr	r2, [r7, #20]
 8012e1a:	4313      	orrs	r3, r2
 8012e1c:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8012e1e:	687b      	ldr	r3, [r7, #4]
 8012e20:	4a28      	ldr	r2, [pc, #160]	@ (8012ec4 <TIM_OC3_SetConfig+0xfc>)
 8012e22:	4293      	cmp	r3, r2
 8012e24:	d003      	beq.n	8012e2e <TIM_OC3_SetConfig+0x66>
 8012e26:	687b      	ldr	r3, [r7, #4]
 8012e28:	4a27      	ldr	r2, [pc, #156]	@ (8012ec8 <TIM_OC3_SetConfig+0x100>)
 8012e2a:	4293      	cmp	r3, r2
 8012e2c:	d10d      	bne.n	8012e4a <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8012e2e:	697b      	ldr	r3, [r7, #20]
 8012e30:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8012e34:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8012e36:	683b      	ldr	r3, [r7, #0]
 8012e38:	68db      	ldr	r3, [r3, #12]
 8012e3a:	021b      	lsls	r3, r3, #8
 8012e3c:	697a      	ldr	r2, [r7, #20]
 8012e3e:	4313      	orrs	r3, r2
 8012e40:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8012e42:	697b      	ldr	r3, [r7, #20]
 8012e44:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8012e48:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8012e4a:	687b      	ldr	r3, [r7, #4]
 8012e4c:	4a1d      	ldr	r2, [pc, #116]	@ (8012ec4 <TIM_OC3_SetConfig+0xfc>)
 8012e4e:	4293      	cmp	r3, r2
 8012e50:	d00f      	beq.n	8012e72 <TIM_OC3_SetConfig+0xaa>
 8012e52:	687b      	ldr	r3, [r7, #4]
 8012e54:	4a1c      	ldr	r2, [pc, #112]	@ (8012ec8 <TIM_OC3_SetConfig+0x100>)
 8012e56:	4293      	cmp	r3, r2
 8012e58:	d00b      	beq.n	8012e72 <TIM_OC3_SetConfig+0xaa>
 8012e5a:	687b      	ldr	r3, [r7, #4]
 8012e5c:	4a1b      	ldr	r2, [pc, #108]	@ (8012ecc <TIM_OC3_SetConfig+0x104>)
 8012e5e:	4293      	cmp	r3, r2
 8012e60:	d007      	beq.n	8012e72 <TIM_OC3_SetConfig+0xaa>
 8012e62:	687b      	ldr	r3, [r7, #4]
 8012e64:	4a1a      	ldr	r2, [pc, #104]	@ (8012ed0 <TIM_OC3_SetConfig+0x108>)
 8012e66:	4293      	cmp	r3, r2
 8012e68:	d003      	beq.n	8012e72 <TIM_OC3_SetConfig+0xaa>
 8012e6a:	687b      	ldr	r3, [r7, #4]
 8012e6c:	4a19      	ldr	r2, [pc, #100]	@ (8012ed4 <TIM_OC3_SetConfig+0x10c>)
 8012e6e:	4293      	cmp	r3, r2
 8012e70:	d113      	bne.n	8012e9a <TIM_OC3_SetConfig+0xd2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8012e72:	693b      	ldr	r3, [r7, #16]
 8012e74:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8012e78:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8012e7a:	693b      	ldr	r3, [r7, #16]
 8012e7c:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8012e80:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8012e82:	683b      	ldr	r3, [r7, #0]
 8012e84:	695b      	ldr	r3, [r3, #20]
 8012e86:	011b      	lsls	r3, r3, #4
 8012e88:	693a      	ldr	r2, [r7, #16]
 8012e8a:	4313      	orrs	r3, r2
 8012e8c:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8012e8e:	683b      	ldr	r3, [r7, #0]
 8012e90:	699b      	ldr	r3, [r3, #24]
 8012e92:	011b      	lsls	r3, r3, #4
 8012e94:	693a      	ldr	r2, [r7, #16]
 8012e96:	4313      	orrs	r3, r2
 8012e98:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8012e9a:	687b      	ldr	r3, [r7, #4]
 8012e9c:	693a      	ldr	r2, [r7, #16]
 8012e9e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8012ea0:	687b      	ldr	r3, [r7, #4]
 8012ea2:	68fa      	ldr	r2, [r7, #12]
 8012ea4:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8012ea6:	683b      	ldr	r3, [r7, #0]
 8012ea8:	685a      	ldr	r2, [r3, #4]
 8012eaa:	687b      	ldr	r3, [r7, #4]
 8012eac:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8012eae:	687b      	ldr	r3, [r7, #4]
 8012eb0:	697a      	ldr	r2, [r7, #20]
 8012eb2:	621a      	str	r2, [r3, #32]
}
 8012eb4:	bf00      	nop
 8012eb6:	371c      	adds	r7, #28
 8012eb8:	46bd      	mov	sp, r7
 8012eba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012ebe:	4770      	bx	lr
 8012ec0:	fffeff8f 	.word	0xfffeff8f
 8012ec4:	40010000 	.word	0x40010000
 8012ec8:	40010400 	.word	0x40010400
 8012ecc:	40014000 	.word	0x40014000
 8012ed0:	40014400 	.word	0x40014400
 8012ed4:	40014800 	.word	0x40014800

08012ed8 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8012ed8:	b480      	push	{r7}
 8012eda:	b087      	sub	sp, #28
 8012edc:	af00      	add	r7, sp, #0
 8012ede:	6078      	str	r0, [r7, #4]
 8012ee0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8012ee2:	687b      	ldr	r3, [r7, #4]
 8012ee4:	6a1b      	ldr	r3, [r3, #32]
 8012ee6:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8012ee8:	687b      	ldr	r3, [r7, #4]
 8012eea:	6a1b      	ldr	r3, [r3, #32]
 8012eec:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8012ef0:	687b      	ldr	r3, [r7, #4]
 8012ef2:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8012ef4:	687b      	ldr	r3, [r7, #4]
 8012ef6:	685b      	ldr	r3, [r3, #4]
 8012ef8:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8012efa:	687b      	ldr	r3, [r7, #4]
 8012efc:	69db      	ldr	r3, [r3, #28]
 8012efe:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8012f00:	68fa      	ldr	r2, [r7, #12]
 8012f02:	4b24      	ldr	r3, [pc, #144]	@ (8012f94 <TIM_OC4_SetConfig+0xbc>)
 8012f04:	4013      	ands	r3, r2
 8012f06:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8012f08:	68fb      	ldr	r3, [r7, #12]
 8012f0a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8012f0e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8012f10:	683b      	ldr	r3, [r7, #0]
 8012f12:	681b      	ldr	r3, [r3, #0]
 8012f14:	021b      	lsls	r3, r3, #8
 8012f16:	68fa      	ldr	r2, [r7, #12]
 8012f18:	4313      	orrs	r3, r2
 8012f1a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8012f1c:	693b      	ldr	r3, [r7, #16]
 8012f1e:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8012f22:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8012f24:	683b      	ldr	r3, [r7, #0]
 8012f26:	689b      	ldr	r3, [r3, #8]
 8012f28:	031b      	lsls	r3, r3, #12
 8012f2a:	693a      	ldr	r2, [r7, #16]
 8012f2c:	4313      	orrs	r3, r2
 8012f2e:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8012f30:	687b      	ldr	r3, [r7, #4]
 8012f32:	4a19      	ldr	r2, [pc, #100]	@ (8012f98 <TIM_OC4_SetConfig+0xc0>)
 8012f34:	4293      	cmp	r3, r2
 8012f36:	d00f      	beq.n	8012f58 <TIM_OC4_SetConfig+0x80>
 8012f38:	687b      	ldr	r3, [r7, #4]
 8012f3a:	4a18      	ldr	r2, [pc, #96]	@ (8012f9c <TIM_OC4_SetConfig+0xc4>)
 8012f3c:	4293      	cmp	r3, r2
 8012f3e:	d00b      	beq.n	8012f58 <TIM_OC4_SetConfig+0x80>
 8012f40:	687b      	ldr	r3, [r7, #4]
 8012f42:	4a17      	ldr	r2, [pc, #92]	@ (8012fa0 <TIM_OC4_SetConfig+0xc8>)
 8012f44:	4293      	cmp	r3, r2
 8012f46:	d007      	beq.n	8012f58 <TIM_OC4_SetConfig+0x80>
 8012f48:	687b      	ldr	r3, [r7, #4]
 8012f4a:	4a16      	ldr	r2, [pc, #88]	@ (8012fa4 <TIM_OC4_SetConfig+0xcc>)
 8012f4c:	4293      	cmp	r3, r2
 8012f4e:	d003      	beq.n	8012f58 <TIM_OC4_SetConfig+0x80>
 8012f50:	687b      	ldr	r3, [r7, #4]
 8012f52:	4a15      	ldr	r2, [pc, #84]	@ (8012fa8 <TIM_OC4_SetConfig+0xd0>)
 8012f54:	4293      	cmp	r3, r2
 8012f56:	d109      	bne.n	8012f6c <TIM_OC4_SetConfig+0x94>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8012f58:	697b      	ldr	r3, [r7, #20]
 8012f5a:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8012f5e:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8012f60:	683b      	ldr	r3, [r7, #0]
 8012f62:	695b      	ldr	r3, [r3, #20]
 8012f64:	019b      	lsls	r3, r3, #6
 8012f66:	697a      	ldr	r2, [r7, #20]
 8012f68:	4313      	orrs	r3, r2
 8012f6a:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8012f6c:	687b      	ldr	r3, [r7, #4]
 8012f6e:	697a      	ldr	r2, [r7, #20]
 8012f70:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8012f72:	687b      	ldr	r3, [r7, #4]
 8012f74:	68fa      	ldr	r2, [r7, #12]
 8012f76:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8012f78:	683b      	ldr	r3, [r7, #0]
 8012f7a:	685a      	ldr	r2, [r3, #4]
 8012f7c:	687b      	ldr	r3, [r7, #4]
 8012f7e:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8012f80:	687b      	ldr	r3, [r7, #4]
 8012f82:	693a      	ldr	r2, [r7, #16]
 8012f84:	621a      	str	r2, [r3, #32]
}
 8012f86:	bf00      	nop
 8012f88:	371c      	adds	r7, #28
 8012f8a:	46bd      	mov	sp, r7
 8012f8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012f90:	4770      	bx	lr
 8012f92:	bf00      	nop
 8012f94:	feff8fff 	.word	0xfeff8fff
 8012f98:	40010000 	.word	0x40010000
 8012f9c:	40010400 	.word	0x40010400
 8012fa0:	40014000 	.word	0x40014000
 8012fa4:	40014400 	.word	0x40014400
 8012fa8:	40014800 	.word	0x40014800

08012fac <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8012fac:	b480      	push	{r7}
 8012fae:	b087      	sub	sp, #28
 8012fb0:	af00      	add	r7, sp, #0
 8012fb2:	6078      	str	r0, [r7, #4]
 8012fb4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8012fb6:	687b      	ldr	r3, [r7, #4]
 8012fb8:	6a1b      	ldr	r3, [r3, #32]
 8012fba:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 8012fbc:	687b      	ldr	r3, [r7, #4]
 8012fbe:	6a1b      	ldr	r3, [r3, #32]
 8012fc0:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8012fc4:	687b      	ldr	r3, [r7, #4]
 8012fc6:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8012fc8:	687b      	ldr	r3, [r7, #4]
 8012fca:	685b      	ldr	r3, [r3, #4]
 8012fcc:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8012fce:	687b      	ldr	r3, [r7, #4]
 8012fd0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8012fd2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 8012fd4:	68fa      	ldr	r2, [r7, #12]
 8012fd6:	4b21      	ldr	r3, [pc, #132]	@ (801305c <TIM_OC5_SetConfig+0xb0>)
 8012fd8:	4013      	ands	r3, r2
 8012fda:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8012fdc:	683b      	ldr	r3, [r7, #0]
 8012fde:	681b      	ldr	r3, [r3, #0]
 8012fe0:	68fa      	ldr	r2, [r7, #12]
 8012fe2:	4313      	orrs	r3, r2
 8012fe4:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 8012fe6:	693b      	ldr	r3, [r7, #16]
 8012fe8:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 8012fec:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 8012fee:	683b      	ldr	r3, [r7, #0]
 8012ff0:	689b      	ldr	r3, [r3, #8]
 8012ff2:	041b      	lsls	r3, r3, #16
 8012ff4:	693a      	ldr	r2, [r7, #16]
 8012ff6:	4313      	orrs	r3, r2
 8012ff8:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8012ffa:	687b      	ldr	r3, [r7, #4]
 8012ffc:	4a18      	ldr	r2, [pc, #96]	@ (8013060 <TIM_OC5_SetConfig+0xb4>)
 8012ffe:	4293      	cmp	r3, r2
 8013000:	d00f      	beq.n	8013022 <TIM_OC5_SetConfig+0x76>
 8013002:	687b      	ldr	r3, [r7, #4]
 8013004:	4a17      	ldr	r2, [pc, #92]	@ (8013064 <TIM_OC5_SetConfig+0xb8>)
 8013006:	4293      	cmp	r3, r2
 8013008:	d00b      	beq.n	8013022 <TIM_OC5_SetConfig+0x76>
 801300a:	687b      	ldr	r3, [r7, #4]
 801300c:	4a16      	ldr	r2, [pc, #88]	@ (8013068 <TIM_OC5_SetConfig+0xbc>)
 801300e:	4293      	cmp	r3, r2
 8013010:	d007      	beq.n	8013022 <TIM_OC5_SetConfig+0x76>
 8013012:	687b      	ldr	r3, [r7, #4]
 8013014:	4a15      	ldr	r2, [pc, #84]	@ (801306c <TIM_OC5_SetConfig+0xc0>)
 8013016:	4293      	cmp	r3, r2
 8013018:	d003      	beq.n	8013022 <TIM_OC5_SetConfig+0x76>
 801301a:	687b      	ldr	r3, [r7, #4]
 801301c:	4a14      	ldr	r2, [pc, #80]	@ (8013070 <TIM_OC5_SetConfig+0xc4>)
 801301e:	4293      	cmp	r3, r2
 8013020:	d109      	bne.n	8013036 <TIM_OC5_SetConfig+0x8a>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 8013022:	697b      	ldr	r3, [r7, #20]
 8013024:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8013028:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 801302a:	683b      	ldr	r3, [r7, #0]
 801302c:	695b      	ldr	r3, [r3, #20]
 801302e:	021b      	lsls	r3, r3, #8
 8013030:	697a      	ldr	r2, [r7, #20]
 8013032:	4313      	orrs	r3, r2
 8013034:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8013036:	687b      	ldr	r3, [r7, #4]
 8013038:	697a      	ldr	r2, [r7, #20]
 801303a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 801303c:	687b      	ldr	r3, [r7, #4]
 801303e:	68fa      	ldr	r2, [r7, #12]
 8013040:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 8013042:	683b      	ldr	r3, [r7, #0]
 8013044:	685a      	ldr	r2, [r3, #4]
 8013046:	687b      	ldr	r3, [r7, #4]
 8013048:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 801304a:	687b      	ldr	r3, [r7, #4]
 801304c:	693a      	ldr	r2, [r7, #16]
 801304e:	621a      	str	r2, [r3, #32]
}
 8013050:	bf00      	nop
 8013052:	371c      	adds	r7, #28
 8013054:	46bd      	mov	sp, r7
 8013056:	f85d 7b04 	ldr.w	r7, [sp], #4
 801305a:	4770      	bx	lr
 801305c:	fffeff8f 	.word	0xfffeff8f
 8013060:	40010000 	.word	0x40010000
 8013064:	40010400 	.word	0x40010400
 8013068:	40014000 	.word	0x40014000
 801306c:	40014400 	.word	0x40014400
 8013070:	40014800 	.word	0x40014800

08013074 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8013074:	b480      	push	{r7}
 8013076:	b087      	sub	sp, #28
 8013078:	af00      	add	r7, sp, #0
 801307a:	6078      	str	r0, [r7, #4]
 801307c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 801307e:	687b      	ldr	r3, [r7, #4]
 8013080:	6a1b      	ldr	r3, [r3, #32]
 8013082:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 8013084:	687b      	ldr	r3, [r7, #4]
 8013086:	6a1b      	ldr	r3, [r3, #32]
 8013088:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 801308c:	687b      	ldr	r3, [r7, #4]
 801308e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8013090:	687b      	ldr	r3, [r7, #4]
 8013092:	685b      	ldr	r3, [r3, #4]
 8013094:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8013096:	687b      	ldr	r3, [r7, #4]
 8013098:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 801309a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 801309c:	68fa      	ldr	r2, [r7, #12]
 801309e:	4b22      	ldr	r3, [pc, #136]	@ (8013128 <TIM_OC6_SetConfig+0xb4>)
 80130a0:	4013      	ands	r3, r2
 80130a2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80130a4:	683b      	ldr	r3, [r7, #0]
 80130a6:	681b      	ldr	r3, [r3, #0]
 80130a8:	021b      	lsls	r3, r3, #8
 80130aa:	68fa      	ldr	r2, [r7, #12]
 80130ac:	4313      	orrs	r3, r2
 80130ae:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 80130b0:	693b      	ldr	r3, [r7, #16]
 80130b2:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 80130b6:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 80130b8:	683b      	ldr	r3, [r7, #0]
 80130ba:	689b      	ldr	r3, [r3, #8]
 80130bc:	051b      	lsls	r3, r3, #20
 80130be:	693a      	ldr	r2, [r7, #16]
 80130c0:	4313      	orrs	r3, r2
 80130c2:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80130c4:	687b      	ldr	r3, [r7, #4]
 80130c6:	4a19      	ldr	r2, [pc, #100]	@ (801312c <TIM_OC6_SetConfig+0xb8>)
 80130c8:	4293      	cmp	r3, r2
 80130ca:	d00f      	beq.n	80130ec <TIM_OC6_SetConfig+0x78>
 80130cc:	687b      	ldr	r3, [r7, #4]
 80130ce:	4a18      	ldr	r2, [pc, #96]	@ (8013130 <TIM_OC6_SetConfig+0xbc>)
 80130d0:	4293      	cmp	r3, r2
 80130d2:	d00b      	beq.n	80130ec <TIM_OC6_SetConfig+0x78>
 80130d4:	687b      	ldr	r3, [r7, #4]
 80130d6:	4a17      	ldr	r2, [pc, #92]	@ (8013134 <TIM_OC6_SetConfig+0xc0>)
 80130d8:	4293      	cmp	r3, r2
 80130da:	d007      	beq.n	80130ec <TIM_OC6_SetConfig+0x78>
 80130dc:	687b      	ldr	r3, [r7, #4]
 80130de:	4a16      	ldr	r2, [pc, #88]	@ (8013138 <TIM_OC6_SetConfig+0xc4>)
 80130e0:	4293      	cmp	r3, r2
 80130e2:	d003      	beq.n	80130ec <TIM_OC6_SetConfig+0x78>
 80130e4:	687b      	ldr	r3, [r7, #4]
 80130e6:	4a15      	ldr	r2, [pc, #84]	@ (801313c <TIM_OC6_SetConfig+0xc8>)
 80130e8:	4293      	cmp	r3, r2
 80130ea:	d109      	bne.n	8013100 <TIM_OC6_SetConfig+0x8c>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 80130ec:	697b      	ldr	r3, [r7, #20]
 80130ee:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80130f2:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 80130f4:	683b      	ldr	r3, [r7, #0]
 80130f6:	695b      	ldr	r3, [r3, #20]
 80130f8:	029b      	lsls	r3, r3, #10
 80130fa:	697a      	ldr	r2, [r7, #20]
 80130fc:	4313      	orrs	r3, r2
 80130fe:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8013100:	687b      	ldr	r3, [r7, #4]
 8013102:	697a      	ldr	r2, [r7, #20]
 8013104:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8013106:	687b      	ldr	r3, [r7, #4]
 8013108:	68fa      	ldr	r2, [r7, #12]
 801310a:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 801310c:	683b      	ldr	r3, [r7, #0]
 801310e:	685a      	ldr	r2, [r3, #4]
 8013110:	687b      	ldr	r3, [r7, #4]
 8013112:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8013114:	687b      	ldr	r3, [r7, #4]
 8013116:	693a      	ldr	r2, [r7, #16]
 8013118:	621a      	str	r2, [r3, #32]
}
 801311a:	bf00      	nop
 801311c:	371c      	adds	r7, #28
 801311e:	46bd      	mov	sp, r7
 8013120:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013124:	4770      	bx	lr
 8013126:	bf00      	nop
 8013128:	feff8fff 	.word	0xfeff8fff
 801312c:	40010000 	.word	0x40010000
 8013130:	40010400 	.word	0x40010400
 8013134:	40014000 	.word	0x40014000
 8013138:	40014400 	.word	0x40014400
 801313c:	40014800 	.word	0x40014800

08013140 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8013140:	b480      	push	{r7}
 8013142:	b087      	sub	sp, #28
 8013144:	af00      	add	r7, sp, #0
 8013146:	60f8      	str	r0, [r7, #12]
 8013148:	60b9      	str	r1, [r7, #8]
 801314a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 801314c:	68fb      	ldr	r3, [r7, #12]
 801314e:	6a1b      	ldr	r3, [r3, #32]
 8013150:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8013152:	68fb      	ldr	r3, [r7, #12]
 8013154:	6a1b      	ldr	r3, [r3, #32]
 8013156:	f023 0201 	bic.w	r2, r3, #1
 801315a:	68fb      	ldr	r3, [r7, #12]
 801315c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 801315e:	68fb      	ldr	r3, [r7, #12]
 8013160:	699b      	ldr	r3, [r3, #24]
 8013162:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8013164:	693b      	ldr	r3, [r7, #16]
 8013166:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 801316a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 801316c:	687b      	ldr	r3, [r7, #4]
 801316e:	011b      	lsls	r3, r3, #4
 8013170:	693a      	ldr	r2, [r7, #16]
 8013172:	4313      	orrs	r3, r2
 8013174:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8013176:	697b      	ldr	r3, [r7, #20]
 8013178:	f023 030a 	bic.w	r3, r3, #10
 801317c:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 801317e:	697a      	ldr	r2, [r7, #20]
 8013180:	68bb      	ldr	r3, [r7, #8]
 8013182:	4313      	orrs	r3, r2
 8013184:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8013186:	68fb      	ldr	r3, [r7, #12]
 8013188:	693a      	ldr	r2, [r7, #16]
 801318a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 801318c:	68fb      	ldr	r3, [r7, #12]
 801318e:	697a      	ldr	r2, [r7, #20]
 8013190:	621a      	str	r2, [r3, #32]
}
 8013192:	bf00      	nop
 8013194:	371c      	adds	r7, #28
 8013196:	46bd      	mov	sp, r7
 8013198:	f85d 7b04 	ldr.w	r7, [sp], #4
 801319c:	4770      	bx	lr

0801319e <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 801319e:	b480      	push	{r7}
 80131a0:	b087      	sub	sp, #28
 80131a2:	af00      	add	r7, sp, #0
 80131a4:	60f8      	str	r0, [r7, #12]
 80131a6:	60b9      	str	r1, [r7, #8]
 80131a8:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 80131aa:	68fb      	ldr	r3, [r7, #12]
 80131ac:	6a1b      	ldr	r3, [r3, #32]
 80131ae:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80131b0:	68fb      	ldr	r3, [r7, #12]
 80131b2:	6a1b      	ldr	r3, [r3, #32]
 80131b4:	f023 0210 	bic.w	r2, r3, #16
 80131b8:	68fb      	ldr	r3, [r7, #12]
 80131ba:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80131bc:	68fb      	ldr	r3, [r7, #12]
 80131be:	699b      	ldr	r3, [r3, #24]
 80131c0:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80131c2:	693b      	ldr	r3, [r7, #16]
 80131c4:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 80131c8:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80131ca:	687b      	ldr	r3, [r7, #4]
 80131cc:	031b      	lsls	r3, r3, #12
 80131ce:	693a      	ldr	r2, [r7, #16]
 80131d0:	4313      	orrs	r3, r2
 80131d2:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80131d4:	697b      	ldr	r3, [r7, #20]
 80131d6:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 80131da:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 80131dc:	68bb      	ldr	r3, [r7, #8]
 80131de:	011b      	lsls	r3, r3, #4
 80131e0:	697a      	ldr	r2, [r7, #20]
 80131e2:	4313      	orrs	r3, r2
 80131e4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80131e6:	68fb      	ldr	r3, [r7, #12]
 80131e8:	693a      	ldr	r2, [r7, #16]
 80131ea:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80131ec:	68fb      	ldr	r3, [r7, #12]
 80131ee:	697a      	ldr	r2, [r7, #20]
 80131f0:	621a      	str	r2, [r3, #32]
}
 80131f2:	bf00      	nop
 80131f4:	371c      	adds	r7, #28
 80131f6:	46bd      	mov	sp, r7
 80131f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80131fc:	4770      	bx	lr
	...

08013200 <TIM_ITRx_SetConfig>:
  *       (*)  Value not defined in all devices.
  *
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8013200:	b480      	push	{r7}
 8013202:	b085      	sub	sp, #20
 8013204:	af00      	add	r7, sp, #0
 8013206:	6078      	str	r0, [r7, #4]
 8013208:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 801320a:	687b      	ldr	r3, [r7, #4]
 801320c:	689b      	ldr	r3, [r3, #8]
 801320e:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8013210:	68fa      	ldr	r2, [r7, #12]
 8013212:	4b09      	ldr	r3, [pc, #36]	@ (8013238 <TIM_ITRx_SetConfig+0x38>)
 8013214:	4013      	ands	r3, r2
 8013216:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8013218:	683a      	ldr	r2, [r7, #0]
 801321a:	68fb      	ldr	r3, [r7, #12]
 801321c:	4313      	orrs	r3, r2
 801321e:	f043 0307 	orr.w	r3, r3, #7
 8013222:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8013224:	687b      	ldr	r3, [r7, #4]
 8013226:	68fa      	ldr	r2, [r7, #12]
 8013228:	609a      	str	r2, [r3, #8]
}
 801322a:	bf00      	nop
 801322c:	3714      	adds	r7, #20
 801322e:	46bd      	mov	sp, r7
 8013230:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013234:	4770      	bx	lr
 8013236:	bf00      	nop
 8013238:	ffcfff8f 	.word	0xffcfff8f

0801323c <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 801323c:	b480      	push	{r7}
 801323e:	b087      	sub	sp, #28
 8013240:	af00      	add	r7, sp, #0
 8013242:	60f8      	str	r0, [r7, #12]
 8013244:	60b9      	str	r1, [r7, #8]
 8013246:	607a      	str	r2, [r7, #4]
 8013248:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 801324a:	68fb      	ldr	r3, [r7, #12]
 801324c:	689b      	ldr	r3, [r3, #8]
 801324e:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8013250:	697b      	ldr	r3, [r7, #20]
 8013252:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8013256:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8013258:	683b      	ldr	r3, [r7, #0]
 801325a:	021a      	lsls	r2, r3, #8
 801325c:	687b      	ldr	r3, [r7, #4]
 801325e:	431a      	orrs	r2, r3
 8013260:	68bb      	ldr	r3, [r7, #8]
 8013262:	4313      	orrs	r3, r2
 8013264:	697a      	ldr	r2, [r7, #20]
 8013266:	4313      	orrs	r3, r2
 8013268:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 801326a:	68fb      	ldr	r3, [r7, #12]
 801326c:	697a      	ldr	r2, [r7, #20]
 801326e:	609a      	str	r2, [r3, #8]
}
 8013270:	bf00      	nop
 8013272:	371c      	adds	r7, #28
 8013274:	46bd      	mov	sp, r7
 8013276:	f85d 7b04 	ldr.w	r7, [sp], #4
 801327a:	4770      	bx	lr

0801327c <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 801327c:	b480      	push	{r7}
 801327e:	b087      	sub	sp, #28
 8013280:	af00      	add	r7, sp, #0
 8013282:	60f8      	str	r0, [r7, #12]
 8013284:	60b9      	str	r1, [r7, #8]
 8013286:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8013288:	68bb      	ldr	r3, [r7, #8]
 801328a:	f003 031f 	and.w	r3, r3, #31
 801328e:	2201      	movs	r2, #1
 8013290:	fa02 f303 	lsl.w	r3, r2, r3
 8013294:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8013296:	68fb      	ldr	r3, [r7, #12]
 8013298:	6a1a      	ldr	r2, [r3, #32]
 801329a:	697b      	ldr	r3, [r7, #20]
 801329c:	43db      	mvns	r3, r3
 801329e:	401a      	ands	r2, r3
 80132a0:	68fb      	ldr	r3, [r7, #12]
 80132a2:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 80132a4:	68fb      	ldr	r3, [r7, #12]
 80132a6:	6a1a      	ldr	r2, [r3, #32]
 80132a8:	68bb      	ldr	r3, [r7, #8]
 80132aa:	f003 031f 	and.w	r3, r3, #31
 80132ae:	6879      	ldr	r1, [r7, #4]
 80132b0:	fa01 f303 	lsl.w	r3, r1, r3
 80132b4:	431a      	orrs	r2, r3
 80132b6:	68fb      	ldr	r3, [r7, #12]
 80132b8:	621a      	str	r2, [r3, #32]
}
 80132ba:	bf00      	nop
 80132bc:	371c      	adds	r7, #28
 80132be:	46bd      	mov	sp, r7
 80132c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80132c4:	4770      	bx	lr
	...

080132c8 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 80132c8:	b480      	push	{r7}
 80132ca:	b085      	sub	sp, #20
 80132cc:	af00      	add	r7, sp, #0
 80132ce:	6078      	str	r0, [r7, #4]
 80132d0:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80132d2:	687b      	ldr	r3, [r7, #4]
 80132d4:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80132d8:	2b01      	cmp	r3, #1
 80132da:	d101      	bne.n	80132e0 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80132dc:	2302      	movs	r3, #2
 80132de:	e077      	b.n	80133d0 <HAL_TIMEx_MasterConfigSynchronization+0x108>
 80132e0:	687b      	ldr	r3, [r7, #4]
 80132e2:	2201      	movs	r2, #1
 80132e4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80132e8:	687b      	ldr	r3, [r7, #4]
 80132ea:	2202      	movs	r2, #2
 80132ec:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80132f0:	687b      	ldr	r3, [r7, #4]
 80132f2:	681b      	ldr	r3, [r3, #0]
 80132f4:	685b      	ldr	r3, [r3, #4]
 80132f6:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80132f8:	687b      	ldr	r3, [r7, #4]
 80132fa:	681b      	ldr	r3, [r3, #0]
 80132fc:	689b      	ldr	r3, [r3, #8]
 80132fe:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8013300:	687b      	ldr	r3, [r7, #4]
 8013302:	681b      	ldr	r3, [r3, #0]
 8013304:	4a35      	ldr	r2, [pc, #212]	@ (80133dc <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 8013306:	4293      	cmp	r3, r2
 8013308:	d004      	beq.n	8013314 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 801330a:	687b      	ldr	r3, [r7, #4]
 801330c:	681b      	ldr	r3, [r3, #0]
 801330e:	4a34      	ldr	r2, [pc, #208]	@ (80133e0 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 8013310:	4293      	cmp	r3, r2
 8013312:	d108      	bne.n	8013326 <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8013314:	68fb      	ldr	r3, [r7, #12]
 8013316:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 801331a:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 801331c:	683b      	ldr	r3, [r7, #0]
 801331e:	685b      	ldr	r3, [r3, #4]
 8013320:	68fa      	ldr	r2, [r7, #12]
 8013322:	4313      	orrs	r3, r2
 8013324:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8013326:	68fb      	ldr	r3, [r7, #12]
 8013328:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 801332c:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 801332e:	683b      	ldr	r3, [r7, #0]
 8013330:	681b      	ldr	r3, [r3, #0]
 8013332:	68fa      	ldr	r2, [r7, #12]
 8013334:	4313      	orrs	r3, r2
 8013336:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8013338:	687b      	ldr	r3, [r7, #4]
 801333a:	681b      	ldr	r3, [r3, #0]
 801333c:	68fa      	ldr	r2, [r7, #12]
 801333e:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8013340:	687b      	ldr	r3, [r7, #4]
 8013342:	681b      	ldr	r3, [r3, #0]
 8013344:	4a25      	ldr	r2, [pc, #148]	@ (80133dc <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 8013346:	4293      	cmp	r3, r2
 8013348:	d02c      	beq.n	80133a4 <HAL_TIMEx_MasterConfigSynchronization+0xdc>
 801334a:	687b      	ldr	r3, [r7, #4]
 801334c:	681b      	ldr	r3, [r3, #0]
 801334e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8013352:	d027      	beq.n	80133a4 <HAL_TIMEx_MasterConfigSynchronization+0xdc>
 8013354:	687b      	ldr	r3, [r7, #4]
 8013356:	681b      	ldr	r3, [r3, #0]
 8013358:	4a22      	ldr	r2, [pc, #136]	@ (80133e4 <HAL_TIMEx_MasterConfigSynchronization+0x11c>)
 801335a:	4293      	cmp	r3, r2
 801335c:	d022      	beq.n	80133a4 <HAL_TIMEx_MasterConfigSynchronization+0xdc>
 801335e:	687b      	ldr	r3, [r7, #4]
 8013360:	681b      	ldr	r3, [r3, #0]
 8013362:	4a21      	ldr	r2, [pc, #132]	@ (80133e8 <HAL_TIMEx_MasterConfigSynchronization+0x120>)
 8013364:	4293      	cmp	r3, r2
 8013366:	d01d      	beq.n	80133a4 <HAL_TIMEx_MasterConfigSynchronization+0xdc>
 8013368:	687b      	ldr	r3, [r7, #4]
 801336a:	681b      	ldr	r3, [r3, #0]
 801336c:	4a1f      	ldr	r2, [pc, #124]	@ (80133ec <HAL_TIMEx_MasterConfigSynchronization+0x124>)
 801336e:	4293      	cmp	r3, r2
 8013370:	d018      	beq.n	80133a4 <HAL_TIMEx_MasterConfigSynchronization+0xdc>
 8013372:	687b      	ldr	r3, [r7, #4]
 8013374:	681b      	ldr	r3, [r3, #0]
 8013376:	4a1a      	ldr	r2, [pc, #104]	@ (80133e0 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 8013378:	4293      	cmp	r3, r2
 801337a:	d013      	beq.n	80133a4 <HAL_TIMEx_MasterConfigSynchronization+0xdc>
 801337c:	687b      	ldr	r3, [r7, #4]
 801337e:	681b      	ldr	r3, [r3, #0]
 8013380:	4a1b      	ldr	r2, [pc, #108]	@ (80133f0 <HAL_TIMEx_MasterConfigSynchronization+0x128>)
 8013382:	4293      	cmp	r3, r2
 8013384:	d00e      	beq.n	80133a4 <HAL_TIMEx_MasterConfigSynchronization+0xdc>
 8013386:	687b      	ldr	r3, [r7, #4]
 8013388:	681b      	ldr	r3, [r3, #0]
 801338a:	4a1a      	ldr	r2, [pc, #104]	@ (80133f4 <HAL_TIMEx_MasterConfigSynchronization+0x12c>)
 801338c:	4293      	cmp	r3, r2
 801338e:	d009      	beq.n	80133a4 <HAL_TIMEx_MasterConfigSynchronization+0xdc>
 8013390:	687b      	ldr	r3, [r7, #4]
 8013392:	681b      	ldr	r3, [r3, #0]
 8013394:	4a18      	ldr	r2, [pc, #96]	@ (80133f8 <HAL_TIMEx_MasterConfigSynchronization+0x130>)
 8013396:	4293      	cmp	r3, r2
 8013398:	d004      	beq.n	80133a4 <HAL_TIMEx_MasterConfigSynchronization+0xdc>
 801339a:	687b      	ldr	r3, [r7, #4]
 801339c:	681b      	ldr	r3, [r3, #0]
 801339e:	4a17      	ldr	r2, [pc, #92]	@ (80133fc <HAL_TIMEx_MasterConfigSynchronization+0x134>)
 80133a0:	4293      	cmp	r3, r2
 80133a2:	d10c      	bne.n	80133be <HAL_TIMEx_MasterConfigSynchronization+0xf6>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80133a4:	68bb      	ldr	r3, [r7, #8]
 80133a6:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80133aa:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80133ac:	683b      	ldr	r3, [r7, #0]
 80133ae:	689b      	ldr	r3, [r3, #8]
 80133b0:	68ba      	ldr	r2, [r7, #8]
 80133b2:	4313      	orrs	r3, r2
 80133b4:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80133b6:	687b      	ldr	r3, [r7, #4]
 80133b8:	681b      	ldr	r3, [r3, #0]
 80133ba:	68ba      	ldr	r2, [r7, #8]
 80133bc:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80133be:	687b      	ldr	r3, [r7, #4]
 80133c0:	2201      	movs	r2, #1
 80133c2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80133c6:	687b      	ldr	r3, [r7, #4]
 80133c8:	2200      	movs	r2, #0
 80133ca:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 80133ce:	2300      	movs	r3, #0
}
 80133d0:	4618      	mov	r0, r3
 80133d2:	3714      	adds	r7, #20
 80133d4:	46bd      	mov	sp, r7
 80133d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80133da:	4770      	bx	lr
 80133dc:	40010000 	.word	0x40010000
 80133e0:	40010400 	.word	0x40010400
 80133e4:	40000400 	.word	0x40000400
 80133e8:	40000800 	.word	0x40000800
 80133ec:	40000c00 	.word	0x40000c00
 80133f0:	40001800 	.word	0x40001800
 80133f4:	40014000 	.word	0x40014000
 80133f8:	4000e000 	.word	0x4000e000
 80133fc:	4000e400 	.word	0x4000e400

08013400 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8013400:	b480      	push	{r7}
 8013402:	b085      	sub	sp, #20
 8013404:	af00      	add	r7, sp, #0
 8013406:	6078      	str	r0, [r7, #4]
 8013408:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 801340a:	2300      	movs	r3, #0
 801340c:	60fb      	str	r3, [r7, #12]
#if defined(TIM_BDTR_BKBID)
  assert_param(IS_TIM_BREAK_AFMODE(sBreakDeadTimeConfig->BreakAFMode));
#endif /* TIM_BDTR_BKBID */

  /* Check input state */
  __HAL_LOCK(htim);
 801340e:	687b      	ldr	r3, [r7, #4]
 8013410:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8013414:	2b01      	cmp	r3, #1
 8013416:	d101      	bne.n	801341c <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 8013418:	2302      	movs	r3, #2
 801341a:	e073      	b.n	8013504 <HAL_TIMEx_ConfigBreakDeadTime+0x104>
 801341c:	687b      	ldr	r3, [r7, #4]
 801341e:	2201      	movs	r2, #1
 8013420:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8013424:	68fb      	ldr	r3, [r7, #12]
 8013426:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 801342a:	683b      	ldr	r3, [r7, #0]
 801342c:	68db      	ldr	r3, [r3, #12]
 801342e:	4313      	orrs	r3, r2
 8013430:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8013432:	68fb      	ldr	r3, [r7, #12]
 8013434:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8013438:	683b      	ldr	r3, [r7, #0]
 801343a:	689b      	ldr	r3, [r3, #8]
 801343c:	4313      	orrs	r3, r2
 801343e:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8013440:	68fb      	ldr	r3, [r7, #12]
 8013442:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 8013446:	683b      	ldr	r3, [r7, #0]
 8013448:	685b      	ldr	r3, [r3, #4]
 801344a:	4313      	orrs	r3, r2
 801344c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 801344e:	68fb      	ldr	r3, [r7, #12]
 8013450:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 8013454:	683b      	ldr	r3, [r7, #0]
 8013456:	681b      	ldr	r3, [r3, #0]
 8013458:	4313      	orrs	r3, r2
 801345a:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 801345c:	68fb      	ldr	r3, [r7, #12]
 801345e:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8013462:	683b      	ldr	r3, [r7, #0]
 8013464:	691b      	ldr	r3, [r3, #16]
 8013466:	4313      	orrs	r3, r2
 8013468:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 801346a:	68fb      	ldr	r3, [r7, #12]
 801346c:	f423 5200 	bic.w	r2, r3, #8192	@ 0x2000
 8013470:	683b      	ldr	r3, [r7, #0]
 8013472:	695b      	ldr	r3, [r3, #20]
 8013474:	4313      	orrs	r3, r2
 8013476:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8013478:	68fb      	ldr	r3, [r7, #12]
 801347a:	f423 4280 	bic.w	r2, r3, #16384	@ 0x4000
 801347e:	683b      	ldr	r3, [r7, #0]
 8013480:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8013482:	4313      	orrs	r3, r2
 8013484:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 8013486:	68fb      	ldr	r3, [r7, #12]
 8013488:	f423 2270 	bic.w	r2, r3, #983040	@ 0xf0000
 801348c:	683b      	ldr	r3, [r7, #0]
 801348e:	699b      	ldr	r3, [r3, #24]
 8013490:	041b      	lsls	r3, r3, #16
 8013492:	4313      	orrs	r3, r2
 8013494:	60fb      	str	r3, [r7, #12]
#if defined(TIM_BDTR_BKBID)
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKBID, sBreakDeadTimeConfig->BreakAFMode);
 8013496:	68fb      	ldr	r3, [r7, #12]
 8013498:	f023 5280 	bic.w	r2, r3, #268435456	@ 0x10000000
 801349c:	683b      	ldr	r3, [r7, #0]
 801349e:	69db      	ldr	r3, [r3, #28]
 80134a0:	4313      	orrs	r3, r2
 80134a2:	60fb      	str	r3, [r7, #12]
#endif /* TIM_BDTR_BKBID */

  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 80134a4:	687b      	ldr	r3, [r7, #4]
 80134a6:	681b      	ldr	r3, [r3, #0]
 80134a8:	4a19      	ldr	r2, [pc, #100]	@ (8013510 <HAL_TIMEx_ConfigBreakDeadTime+0x110>)
 80134aa:	4293      	cmp	r3, r2
 80134ac:	d004      	beq.n	80134b8 <HAL_TIMEx_ConfigBreakDeadTime+0xb8>
 80134ae:	687b      	ldr	r3, [r7, #4]
 80134b0:	681b      	ldr	r3, [r3, #0]
 80134b2:	4a18      	ldr	r2, [pc, #96]	@ (8013514 <HAL_TIMEx_ConfigBreakDeadTime+0x114>)
 80134b4:	4293      	cmp	r3, r2
 80134b6:	d11c      	bne.n	80134f2 <HAL_TIMEx_ConfigBreakDeadTime+0xf2>
#if defined(TIM_BDTR_BKBID)
    assert_param(IS_TIM_BREAK2_AFMODE(sBreakDeadTimeConfig->Break2AFMode));
#endif /* TIM_BDTR_BKBID */

    /* Set the BREAK2 input related BDTR bits */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos));
 80134b8:	68fb      	ldr	r3, [r7, #12]
 80134ba:	f423 0270 	bic.w	r2, r3, #15728640	@ 0xf00000
 80134be:	683b      	ldr	r3, [r7, #0]
 80134c0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80134c2:	051b      	lsls	r3, r3, #20
 80134c4:	4313      	orrs	r3, r2
 80134c6:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 80134c8:	68fb      	ldr	r3, [r7, #12]
 80134ca:	f023 7280 	bic.w	r2, r3, #16777216	@ 0x1000000
 80134ce:	683b      	ldr	r3, [r7, #0]
 80134d0:	6a1b      	ldr	r3, [r3, #32]
 80134d2:	4313      	orrs	r3, r2
 80134d4:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 80134d6:	68fb      	ldr	r3, [r7, #12]
 80134d8:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 80134dc:	683b      	ldr	r3, [r7, #0]
 80134de:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80134e0:	4313      	orrs	r3, r2
 80134e2:	60fb      	str	r3, [r7, #12]
#if defined(TIM_BDTR_BKBID)
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2BID, sBreakDeadTimeConfig->Break2AFMode);
 80134e4:	68fb      	ldr	r3, [r7, #12]
 80134e6:	f023 5200 	bic.w	r2, r3, #536870912	@ 0x20000000
 80134ea:	683b      	ldr	r3, [r7, #0]
 80134ec:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80134ee:	4313      	orrs	r3, r2
 80134f0:	60fb      	str	r3, [r7, #12]
#endif /* TIM_BDTR_BKBID */
  }

  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 80134f2:	687b      	ldr	r3, [r7, #4]
 80134f4:	681b      	ldr	r3, [r3, #0]
 80134f6:	68fa      	ldr	r2, [r7, #12]
 80134f8:	645a      	str	r2, [r3, #68]	@ 0x44

  __HAL_UNLOCK(htim);
 80134fa:	687b      	ldr	r3, [r7, #4]
 80134fc:	2200      	movs	r2, #0
 80134fe:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8013502:	2300      	movs	r3, #0
}
 8013504:	4618      	mov	r0, r3
 8013506:	3714      	adds	r7, #20
 8013508:	46bd      	mov	sp, r7
 801350a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801350e:	4770      	bx	lr
 8013510:	40010000 	.word	0x40010000
 8013514:	40010400 	.word	0x40010400

08013518 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8013518:	b480      	push	{r7}
 801351a:	b083      	sub	sp, #12
 801351c:	af00      	add	r7, sp, #0
 801351e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8013520:	bf00      	nop
 8013522:	370c      	adds	r7, #12
 8013524:	46bd      	mov	sp, r7
 8013526:	f85d 7b04 	ldr.w	r7, [sp], #4
 801352a:	4770      	bx	lr

0801352c <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 801352c:	b480      	push	{r7}
 801352e:	b083      	sub	sp, #12
 8013530:	af00      	add	r7, sp, #0
 8013532:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8013534:	bf00      	nop
 8013536:	370c      	adds	r7, #12
 8013538:	46bd      	mov	sp, r7
 801353a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801353e:	4770      	bx	lr

08013540 <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8013540:	b480      	push	{r7}
 8013542:	b083      	sub	sp, #12
 8013544:	af00      	add	r7, sp, #0
 8013546:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8013548:	bf00      	nop
 801354a:	370c      	adds	r7, #12
 801354c:	46bd      	mov	sp, r7
 801354e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013552:	4770      	bx	lr

08013554 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8013554:	b580      	push	{r7, lr}
 8013556:	b082      	sub	sp, #8
 8013558:	af00      	add	r7, sp, #0
 801355a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 801355c:	687b      	ldr	r3, [r7, #4]
 801355e:	2b00      	cmp	r3, #0
 8013560:	d101      	bne.n	8013566 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8013562:	2301      	movs	r3, #1
 8013564:	e042      	b.n	80135ec <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8013566:	687b      	ldr	r3, [r7, #4]
 8013568:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 801356c:	2b00      	cmp	r3, #0
 801356e:	d106      	bne.n	801357e <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8013570:	687b      	ldr	r3, [r7, #4]
 8013572:	2200      	movs	r2, #0
 8013574:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8013578:	6878      	ldr	r0, [r7, #4]
 801357a:	f7f2 fa99 	bl	8005ab0 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 801357e:	687b      	ldr	r3, [r7, #4]
 8013580:	2224      	movs	r2, #36	@ 0x24
 8013582:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 8013586:	687b      	ldr	r3, [r7, #4]
 8013588:	681b      	ldr	r3, [r3, #0]
 801358a:	681a      	ldr	r2, [r3, #0]
 801358c:	687b      	ldr	r3, [r7, #4]
 801358e:	681b      	ldr	r3, [r3, #0]
 8013590:	f022 0201 	bic.w	r2, r2, #1
 8013594:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8013596:	687b      	ldr	r3, [r7, #4]
 8013598:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 801359a:	2b00      	cmp	r3, #0
 801359c:	d002      	beq.n	80135a4 <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 801359e:	6878      	ldr	r0, [r7, #4]
 80135a0:	f001 fcac 	bl	8014efc <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 80135a4:	6878      	ldr	r0, [r7, #4]
 80135a6:	f000 fe3d 	bl	8014224 <UART_SetConfig>
 80135aa:	4603      	mov	r3, r0
 80135ac:	2b01      	cmp	r3, #1
 80135ae:	d101      	bne.n	80135b4 <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 80135b0:	2301      	movs	r3, #1
 80135b2:	e01b      	b.n	80135ec <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80135b4:	687b      	ldr	r3, [r7, #4]
 80135b6:	681b      	ldr	r3, [r3, #0]
 80135b8:	685a      	ldr	r2, [r3, #4]
 80135ba:	687b      	ldr	r3, [r7, #4]
 80135bc:	681b      	ldr	r3, [r3, #0]
 80135be:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 80135c2:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80135c4:	687b      	ldr	r3, [r7, #4]
 80135c6:	681b      	ldr	r3, [r3, #0]
 80135c8:	689a      	ldr	r2, [r3, #8]
 80135ca:	687b      	ldr	r3, [r7, #4]
 80135cc:	681b      	ldr	r3, [r3, #0]
 80135ce:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 80135d2:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 80135d4:	687b      	ldr	r3, [r7, #4]
 80135d6:	681b      	ldr	r3, [r3, #0]
 80135d8:	681a      	ldr	r2, [r3, #0]
 80135da:	687b      	ldr	r3, [r7, #4]
 80135dc:	681b      	ldr	r3, [r3, #0]
 80135de:	f042 0201 	orr.w	r2, r2, #1
 80135e2:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 80135e4:	6878      	ldr	r0, [r7, #4]
 80135e6:	f001 fd2b 	bl	8015040 <UART_CheckIdleState>
 80135ea:	4603      	mov	r3, r0
}
 80135ec:	4618      	mov	r0, r3
 80135ee:	3708      	adds	r7, #8
 80135f0:	46bd      	mov	sp, r7
 80135f2:	bd80      	pop	{r7, pc}

080135f4 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80135f4:	b580      	push	{r7, lr}
 80135f6:	b08a      	sub	sp, #40	@ 0x28
 80135f8:	af02      	add	r7, sp, #8
 80135fa:	60f8      	str	r0, [r7, #12]
 80135fc:	60b9      	str	r1, [r7, #8]
 80135fe:	603b      	str	r3, [r7, #0]
 8013600:	4613      	mov	r3, r2
 8013602:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8013604:	68fb      	ldr	r3, [r7, #12]
 8013606:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 801360a:	2b20      	cmp	r3, #32
 801360c:	d17b      	bne.n	8013706 <HAL_UART_Transmit+0x112>
  {
    if ((pData == NULL) || (Size == 0U))
 801360e:	68bb      	ldr	r3, [r7, #8]
 8013610:	2b00      	cmp	r3, #0
 8013612:	d002      	beq.n	801361a <HAL_UART_Transmit+0x26>
 8013614:	88fb      	ldrh	r3, [r7, #6]
 8013616:	2b00      	cmp	r3, #0
 8013618:	d101      	bne.n	801361e <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 801361a:	2301      	movs	r3, #1
 801361c:	e074      	b.n	8013708 <HAL_UART_Transmit+0x114>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 801361e:	68fb      	ldr	r3, [r7, #12]
 8013620:	2200      	movs	r2, #0
 8013622:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8013626:	68fb      	ldr	r3, [r7, #12]
 8013628:	2221      	movs	r2, #33	@ 0x21
 801362a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 801362e:	f7f2 fb5f 	bl	8005cf0 <HAL_GetTick>
 8013632:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8013634:	68fb      	ldr	r3, [r7, #12]
 8013636:	88fa      	ldrh	r2, [r7, #6]
 8013638:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 801363c:	68fb      	ldr	r3, [r7, #12]
 801363e:	88fa      	ldrh	r2, [r7, #6]
 8013640:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8013644:	68fb      	ldr	r3, [r7, #12]
 8013646:	689b      	ldr	r3, [r3, #8]
 8013648:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 801364c:	d108      	bne.n	8013660 <HAL_UART_Transmit+0x6c>
 801364e:	68fb      	ldr	r3, [r7, #12]
 8013650:	691b      	ldr	r3, [r3, #16]
 8013652:	2b00      	cmp	r3, #0
 8013654:	d104      	bne.n	8013660 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8013656:	2300      	movs	r3, #0
 8013658:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 801365a:	68bb      	ldr	r3, [r7, #8]
 801365c:	61bb      	str	r3, [r7, #24]
 801365e:	e003      	b.n	8013668 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8013660:	68bb      	ldr	r3, [r7, #8]
 8013662:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8013664:	2300      	movs	r3, #0
 8013666:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8013668:	e030      	b.n	80136cc <HAL_UART_Transmit+0xd8>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 801366a:	683b      	ldr	r3, [r7, #0]
 801366c:	9300      	str	r3, [sp, #0]
 801366e:	697b      	ldr	r3, [r7, #20]
 8013670:	2200      	movs	r2, #0
 8013672:	2180      	movs	r1, #128	@ 0x80
 8013674:	68f8      	ldr	r0, [r7, #12]
 8013676:	f001 fd8d 	bl	8015194 <UART_WaitOnFlagUntilTimeout>
 801367a:	4603      	mov	r3, r0
 801367c:	2b00      	cmp	r3, #0
 801367e:	d005      	beq.n	801368c <HAL_UART_Transmit+0x98>
      {

        huart->gState = HAL_UART_STATE_READY;
 8013680:	68fb      	ldr	r3, [r7, #12]
 8013682:	2220      	movs	r2, #32
 8013684:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

        return HAL_TIMEOUT;
 8013688:	2303      	movs	r3, #3
 801368a:	e03d      	b.n	8013708 <HAL_UART_Transmit+0x114>
      }
      if (pdata8bits == NULL)
 801368c:	69fb      	ldr	r3, [r7, #28]
 801368e:	2b00      	cmp	r3, #0
 8013690:	d10b      	bne.n	80136aa <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8013692:	69bb      	ldr	r3, [r7, #24]
 8013694:	881b      	ldrh	r3, [r3, #0]
 8013696:	461a      	mov	r2, r3
 8013698:	68fb      	ldr	r3, [r7, #12]
 801369a:	681b      	ldr	r3, [r3, #0]
 801369c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80136a0:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 80136a2:	69bb      	ldr	r3, [r7, #24]
 80136a4:	3302      	adds	r3, #2
 80136a6:	61bb      	str	r3, [r7, #24]
 80136a8:	e007      	b.n	80136ba <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 80136aa:	69fb      	ldr	r3, [r7, #28]
 80136ac:	781a      	ldrb	r2, [r3, #0]
 80136ae:	68fb      	ldr	r3, [r7, #12]
 80136b0:	681b      	ldr	r3, [r3, #0]
 80136b2:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 80136b4:	69fb      	ldr	r3, [r7, #28]
 80136b6:	3301      	adds	r3, #1
 80136b8:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80136ba:	68fb      	ldr	r3, [r7, #12]
 80136bc:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 80136c0:	b29b      	uxth	r3, r3
 80136c2:	3b01      	subs	r3, #1
 80136c4:	b29a      	uxth	r2, r3
 80136c6:	68fb      	ldr	r3, [r7, #12]
 80136c8:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    while (huart->TxXferCount > 0U)
 80136cc:	68fb      	ldr	r3, [r7, #12]
 80136ce:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 80136d2:	b29b      	uxth	r3, r3
 80136d4:	2b00      	cmp	r3, #0
 80136d6:	d1c8      	bne.n	801366a <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80136d8:	683b      	ldr	r3, [r7, #0]
 80136da:	9300      	str	r3, [sp, #0]
 80136dc:	697b      	ldr	r3, [r7, #20]
 80136de:	2200      	movs	r2, #0
 80136e0:	2140      	movs	r1, #64	@ 0x40
 80136e2:	68f8      	ldr	r0, [r7, #12]
 80136e4:	f001 fd56 	bl	8015194 <UART_WaitOnFlagUntilTimeout>
 80136e8:	4603      	mov	r3, r0
 80136ea:	2b00      	cmp	r3, #0
 80136ec:	d005      	beq.n	80136fa <HAL_UART_Transmit+0x106>
    {
      huart->gState = HAL_UART_STATE_READY;
 80136ee:	68fb      	ldr	r3, [r7, #12]
 80136f0:	2220      	movs	r2, #32
 80136f2:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      return HAL_TIMEOUT;
 80136f6:	2303      	movs	r3, #3
 80136f8:	e006      	b.n	8013708 <HAL_UART_Transmit+0x114>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80136fa:	68fb      	ldr	r3, [r7, #12]
 80136fc:	2220      	movs	r2, #32
 80136fe:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    return HAL_OK;
 8013702:	2300      	movs	r3, #0
 8013704:	e000      	b.n	8013708 <HAL_UART_Transmit+0x114>
  }
  else
  {
    return HAL_BUSY;
 8013706:	2302      	movs	r3, #2
  }
}
 8013708:	4618      	mov	r0, r3
 801370a:	3720      	adds	r7, #32
 801370c:	46bd      	mov	sp, r7
 801370e:	bd80      	pop	{r7, pc}

08013710 <HAL_UART_Receive>:
  * @param Size    Amount of data elements (u8 or u16) to be received.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8013710:	b580      	push	{r7, lr}
 8013712:	b08a      	sub	sp, #40	@ 0x28
 8013714:	af02      	add	r7, sp, #8
 8013716:	60f8      	str	r0, [r7, #12]
 8013718:	60b9      	str	r1, [r7, #8]
 801371a:	603b      	str	r3, [r7, #0]
 801371c:	4613      	mov	r3, r2
 801371e:	80fb      	strh	r3, [r7, #6]
  uint16_t *pdata16bits;
  uint16_t uhMask;
  uint32_t tickstart;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8013720:	68fb      	ldr	r3, [r7, #12]
 8013722:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8013726:	2b20      	cmp	r3, #32
 8013728:	f040 80b5 	bne.w	8013896 <HAL_UART_Receive+0x186>
  {
    if ((pData == NULL) || (Size == 0U))
 801372c:	68bb      	ldr	r3, [r7, #8]
 801372e:	2b00      	cmp	r3, #0
 8013730:	d002      	beq.n	8013738 <HAL_UART_Receive+0x28>
 8013732:	88fb      	ldrh	r3, [r7, #6]
 8013734:	2b00      	cmp	r3, #0
 8013736:	d101      	bne.n	801373c <HAL_UART_Receive+0x2c>
    {
      return  HAL_ERROR;
 8013738:	2301      	movs	r3, #1
 801373a:	e0ad      	b.n	8013898 <HAL_UART_Receive+0x188>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 801373c:	68fb      	ldr	r3, [r7, #12]
 801373e:	2200      	movs	r2, #0
 8013740:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8013744:	68fb      	ldr	r3, [r7, #12]
 8013746:	2222      	movs	r2, #34	@ 0x22
 8013748:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 801374c:	68fb      	ldr	r3, [r7, #12]
 801374e:	2200      	movs	r2, #0
 8013750:	66da      	str	r2, [r3, #108]	@ 0x6c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8013752:	f7f2 facd 	bl	8005cf0 <HAL_GetTick>
 8013756:	6178      	str	r0, [r7, #20]

    huart->RxXferSize  = Size;
 8013758:	68fb      	ldr	r3, [r7, #12]
 801375a:	88fa      	ldrh	r2, [r7, #6]
 801375c:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
    huart->RxXferCount = Size;
 8013760:	68fb      	ldr	r3, [r7, #12]
 8013762:	88fa      	ldrh	r2, [r7, #6]
 8013764:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

    /* Computation of UART mask to apply to RDR register */
    UART_MASK_COMPUTATION(huart);
 8013768:	68fb      	ldr	r3, [r7, #12]
 801376a:	689b      	ldr	r3, [r3, #8]
 801376c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8013770:	d10e      	bne.n	8013790 <HAL_UART_Receive+0x80>
 8013772:	68fb      	ldr	r3, [r7, #12]
 8013774:	691b      	ldr	r3, [r3, #16]
 8013776:	2b00      	cmp	r3, #0
 8013778:	d105      	bne.n	8013786 <HAL_UART_Receive+0x76>
 801377a:	68fb      	ldr	r3, [r7, #12]
 801377c:	f240 12ff 	movw	r2, #511	@ 0x1ff
 8013780:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8013784:	e02d      	b.n	80137e2 <HAL_UART_Receive+0xd2>
 8013786:	68fb      	ldr	r3, [r7, #12]
 8013788:	22ff      	movs	r2, #255	@ 0xff
 801378a:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 801378e:	e028      	b.n	80137e2 <HAL_UART_Receive+0xd2>
 8013790:	68fb      	ldr	r3, [r7, #12]
 8013792:	689b      	ldr	r3, [r3, #8]
 8013794:	2b00      	cmp	r3, #0
 8013796:	d10d      	bne.n	80137b4 <HAL_UART_Receive+0xa4>
 8013798:	68fb      	ldr	r3, [r7, #12]
 801379a:	691b      	ldr	r3, [r3, #16]
 801379c:	2b00      	cmp	r3, #0
 801379e:	d104      	bne.n	80137aa <HAL_UART_Receive+0x9a>
 80137a0:	68fb      	ldr	r3, [r7, #12]
 80137a2:	22ff      	movs	r2, #255	@ 0xff
 80137a4:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 80137a8:	e01b      	b.n	80137e2 <HAL_UART_Receive+0xd2>
 80137aa:	68fb      	ldr	r3, [r7, #12]
 80137ac:	227f      	movs	r2, #127	@ 0x7f
 80137ae:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 80137b2:	e016      	b.n	80137e2 <HAL_UART_Receive+0xd2>
 80137b4:	68fb      	ldr	r3, [r7, #12]
 80137b6:	689b      	ldr	r3, [r3, #8]
 80137b8:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80137bc:	d10d      	bne.n	80137da <HAL_UART_Receive+0xca>
 80137be:	68fb      	ldr	r3, [r7, #12]
 80137c0:	691b      	ldr	r3, [r3, #16]
 80137c2:	2b00      	cmp	r3, #0
 80137c4:	d104      	bne.n	80137d0 <HAL_UART_Receive+0xc0>
 80137c6:	68fb      	ldr	r3, [r7, #12]
 80137c8:	227f      	movs	r2, #127	@ 0x7f
 80137ca:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 80137ce:	e008      	b.n	80137e2 <HAL_UART_Receive+0xd2>
 80137d0:	68fb      	ldr	r3, [r7, #12]
 80137d2:	223f      	movs	r2, #63	@ 0x3f
 80137d4:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 80137d8:	e003      	b.n	80137e2 <HAL_UART_Receive+0xd2>
 80137da:	68fb      	ldr	r3, [r7, #12]
 80137dc:	2200      	movs	r2, #0
 80137de:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
    uhMask = huart->Mask;
 80137e2:	68fb      	ldr	r3, [r7, #12]
 80137e4:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 80137e8:	827b      	strh	r3, [r7, #18]

    /* In case of 9bits/No Parity transfer, pRxData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80137ea:	68fb      	ldr	r3, [r7, #12]
 80137ec:	689b      	ldr	r3, [r3, #8]
 80137ee:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80137f2:	d108      	bne.n	8013806 <HAL_UART_Receive+0xf6>
 80137f4:	68fb      	ldr	r3, [r7, #12]
 80137f6:	691b      	ldr	r3, [r3, #16]
 80137f8:	2b00      	cmp	r3, #0
 80137fa:	d104      	bne.n	8013806 <HAL_UART_Receive+0xf6>
    {
      pdata8bits  = NULL;
 80137fc:	2300      	movs	r3, #0
 80137fe:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8013800:	68bb      	ldr	r3, [r7, #8]
 8013802:	61bb      	str	r3, [r7, #24]
 8013804:	e003      	b.n	801380e <HAL_UART_Receive+0xfe>
    }
    else
    {
      pdata8bits  = pData;
 8013806:	68bb      	ldr	r3, [r7, #8]
 8013808:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 801380a:	2300      	movs	r3, #0
 801380c:	61bb      	str	r3, [r7, #24]
    }

    /* as long as data have to be received */
    while (huart->RxXferCount > 0U)
 801380e:	e036      	b.n	801387e <HAL_UART_Receive+0x16e>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 8013810:	683b      	ldr	r3, [r7, #0]
 8013812:	9300      	str	r3, [sp, #0]
 8013814:	697b      	ldr	r3, [r7, #20]
 8013816:	2200      	movs	r2, #0
 8013818:	2120      	movs	r1, #32
 801381a:	68f8      	ldr	r0, [r7, #12]
 801381c:	f001 fcba 	bl	8015194 <UART_WaitOnFlagUntilTimeout>
 8013820:	4603      	mov	r3, r0
 8013822:	2b00      	cmp	r3, #0
 8013824:	d005      	beq.n	8013832 <HAL_UART_Receive+0x122>
      {
        huart->RxState = HAL_UART_STATE_READY;
 8013826:	68fb      	ldr	r3, [r7, #12]
 8013828:	2220      	movs	r2, #32
 801382a:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

        return HAL_TIMEOUT;
 801382e:	2303      	movs	r3, #3
 8013830:	e032      	b.n	8013898 <HAL_UART_Receive+0x188>
      }
      if (pdata8bits == NULL)
 8013832:	69fb      	ldr	r3, [r7, #28]
 8013834:	2b00      	cmp	r3, #0
 8013836:	d10c      	bne.n	8013852 <HAL_UART_Receive+0x142>
      {
        *pdata16bits = (uint16_t)(huart->Instance->RDR & uhMask);
 8013838:	68fb      	ldr	r3, [r7, #12]
 801383a:	681b      	ldr	r3, [r3, #0]
 801383c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 801383e:	b29a      	uxth	r2, r3
 8013840:	8a7b      	ldrh	r3, [r7, #18]
 8013842:	4013      	ands	r3, r2
 8013844:	b29a      	uxth	r2, r3
 8013846:	69bb      	ldr	r3, [r7, #24]
 8013848:	801a      	strh	r2, [r3, #0]
        pdata16bits++;
 801384a:	69bb      	ldr	r3, [r7, #24]
 801384c:	3302      	adds	r3, #2
 801384e:	61bb      	str	r3, [r7, #24]
 8013850:	e00c      	b.n	801386c <HAL_UART_Receive+0x15c>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->RDR & (uint8_t)uhMask);
 8013852:	68fb      	ldr	r3, [r7, #12]
 8013854:	681b      	ldr	r3, [r3, #0]
 8013856:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8013858:	b2da      	uxtb	r2, r3
 801385a:	8a7b      	ldrh	r3, [r7, #18]
 801385c:	b2db      	uxtb	r3, r3
 801385e:	4013      	ands	r3, r2
 8013860:	b2da      	uxtb	r2, r3
 8013862:	69fb      	ldr	r3, [r7, #28]
 8013864:	701a      	strb	r2, [r3, #0]
        pdata8bits++;
 8013866:	69fb      	ldr	r3, [r7, #28]
 8013868:	3301      	adds	r3, #1
 801386a:	61fb      	str	r3, [r7, #28]
      }
      huart->RxXferCount--;
 801386c:	68fb      	ldr	r3, [r7, #12]
 801386e:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8013872:	b29b      	uxth	r3, r3
 8013874:	3b01      	subs	r3, #1
 8013876:	b29a      	uxth	r2, r3
 8013878:	68fb      	ldr	r3, [r7, #12]
 801387a:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
    while (huart->RxXferCount > 0U)
 801387e:	68fb      	ldr	r3, [r7, #12]
 8013880:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8013884:	b29b      	uxth	r3, r3
 8013886:	2b00      	cmp	r3, #0
 8013888:	d1c2      	bne.n	8013810 <HAL_UART_Receive+0x100>
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 801388a:	68fb      	ldr	r3, [r7, #12]
 801388c:	2220      	movs	r2, #32
 801388e:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

    return HAL_OK;
 8013892:	2300      	movs	r3, #0
 8013894:	e000      	b.n	8013898 <HAL_UART_Receive+0x188>
  }
  else
  {
    return HAL_BUSY;
 8013896:	2302      	movs	r3, #2
  }
}
 8013898:	4618      	mov	r0, r3
 801389a:	3720      	adds	r7, #32
 801389c:	46bd      	mov	sp, r7
 801389e:	bd80      	pop	{r7, pc}

080138a0 <HAL_UART_Receive_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80138a0:	b580      	push	{r7, lr}
 80138a2:	b08a      	sub	sp, #40	@ 0x28
 80138a4:	af00      	add	r7, sp, #0
 80138a6:	60f8      	str	r0, [r7, #12]
 80138a8:	60b9      	str	r1, [r7, #8]
 80138aa:	4613      	mov	r3, r2
 80138ac:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 80138ae:	68fb      	ldr	r3, [r7, #12]
 80138b0:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80138b4:	2b20      	cmp	r3, #32
 80138b6:	d137      	bne.n	8013928 <HAL_UART_Receive_IT+0x88>
  {
    if ((pData == NULL) || (Size == 0U))
 80138b8:	68bb      	ldr	r3, [r7, #8]
 80138ba:	2b00      	cmp	r3, #0
 80138bc:	d002      	beq.n	80138c4 <HAL_UART_Receive_IT+0x24>
 80138be:	88fb      	ldrh	r3, [r7, #6]
 80138c0:	2b00      	cmp	r3, #0
 80138c2:	d101      	bne.n	80138c8 <HAL_UART_Receive_IT+0x28>
    {
      return HAL_ERROR;
 80138c4:	2301      	movs	r3, #1
 80138c6:	e030      	b.n	801392a <HAL_UART_Receive_IT+0x8a>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80138c8:	68fb      	ldr	r3, [r7, #12]
 80138ca:	2200      	movs	r2, #0
 80138cc:	66da      	str	r2, [r3, #108]	@ 0x6c

    if (!(IS_LPUART_INSTANCE(huart->Instance)))
 80138ce:	68fb      	ldr	r3, [r7, #12]
 80138d0:	681b      	ldr	r3, [r3, #0]
 80138d2:	4a18      	ldr	r2, [pc, #96]	@ (8013934 <HAL_UART_Receive_IT+0x94>)
 80138d4:	4293      	cmp	r3, r2
 80138d6:	d01f      	beq.n	8013918 <HAL_UART_Receive_IT+0x78>
    {
      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 80138d8:	68fb      	ldr	r3, [r7, #12]
 80138da:	681b      	ldr	r3, [r3, #0]
 80138dc:	685b      	ldr	r3, [r3, #4]
 80138de:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80138e2:	2b00      	cmp	r3, #0
 80138e4:	d018      	beq.n	8013918 <HAL_UART_Receive_IT+0x78>
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 80138e6:	68fb      	ldr	r3, [r7, #12]
 80138e8:	681b      	ldr	r3, [r3, #0]
 80138ea:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80138ec:	697b      	ldr	r3, [r7, #20]
 80138ee:	e853 3f00 	ldrex	r3, [r3]
 80138f2:	613b      	str	r3, [r7, #16]
   return(result);
 80138f4:	693b      	ldr	r3, [r7, #16]
 80138f6:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 80138fa:	627b      	str	r3, [r7, #36]	@ 0x24
 80138fc:	68fb      	ldr	r3, [r7, #12]
 80138fe:	681b      	ldr	r3, [r3, #0]
 8013900:	461a      	mov	r2, r3
 8013902:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8013904:	623b      	str	r3, [r7, #32]
 8013906:	61fa      	str	r2, [r7, #28]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8013908:	69f9      	ldr	r1, [r7, #28]
 801390a:	6a3a      	ldr	r2, [r7, #32]
 801390c:	e841 2300 	strex	r3, r2, [r1]
 8013910:	61bb      	str	r3, [r7, #24]
   return(result);
 8013912:	69bb      	ldr	r3, [r7, #24]
 8013914:	2b00      	cmp	r3, #0
 8013916:	d1e6      	bne.n	80138e6 <HAL_UART_Receive_IT+0x46>
      }
    }

    return (UART_Start_Receive_IT(huart, pData, Size));
 8013918:	88fb      	ldrh	r3, [r7, #6]
 801391a:	461a      	mov	r2, r3
 801391c:	68b9      	ldr	r1, [r7, #8]
 801391e:	68f8      	ldr	r0, [r7, #12]
 8013920:	f001 fca6 	bl	8015270 <UART_Start_Receive_IT>
 8013924:	4603      	mov	r3, r0
 8013926:	e000      	b.n	801392a <HAL_UART_Receive_IT+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8013928:	2302      	movs	r3, #2
  }
}
 801392a:	4618      	mov	r0, r3
 801392c:	3728      	adds	r7, #40	@ 0x28
 801392e:	46bd      	mov	sp, r7
 8013930:	bd80      	pop	{r7, pc}
 8013932:	bf00      	nop
 8013934:	58000c00 	.word	0x58000c00

08013938 <HAL_UART_Transmit_DMA>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be sent.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_DMA(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size)
{
 8013938:	b580      	push	{r7, lr}
 801393a:	b08a      	sub	sp, #40	@ 0x28
 801393c:	af00      	add	r7, sp, #0
 801393e:	60f8      	str	r0, [r7, #12]
 8013940:	60b9      	str	r1, [r7, #8]
 8013942:	4613      	mov	r3, r2
 8013944:	80fb      	strh	r3, [r7, #6]
  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8013946:	68fb      	ldr	r3, [r7, #12]
 8013948:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 801394c:	2b20      	cmp	r3, #32
 801394e:	d167      	bne.n	8013a20 <HAL_UART_Transmit_DMA+0xe8>
  {
    if ((pData == NULL) || (Size == 0U))
 8013950:	68bb      	ldr	r3, [r7, #8]
 8013952:	2b00      	cmp	r3, #0
 8013954:	d002      	beq.n	801395c <HAL_UART_Transmit_DMA+0x24>
 8013956:	88fb      	ldrh	r3, [r7, #6]
 8013958:	2b00      	cmp	r3, #0
 801395a:	d101      	bne.n	8013960 <HAL_UART_Transmit_DMA+0x28>
    {
      return HAL_ERROR;
 801395c:	2301      	movs	r3, #1
 801395e:	e060      	b.n	8013a22 <HAL_UART_Transmit_DMA+0xea>
    }

    huart->pTxBuffPtr  = pData;
 8013960:	68fb      	ldr	r3, [r7, #12]
 8013962:	68ba      	ldr	r2, [r7, #8]
 8013964:	651a      	str	r2, [r3, #80]	@ 0x50
    huart->TxXferSize  = Size;
 8013966:	68fb      	ldr	r3, [r7, #12]
 8013968:	88fa      	ldrh	r2, [r7, #6]
 801396a:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 801396e:	68fb      	ldr	r3, [r7, #12]
 8013970:	88fa      	ldrh	r2, [r7, #6]
 8013972:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8013976:	68fb      	ldr	r3, [r7, #12]
 8013978:	2200      	movs	r2, #0
 801397a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 801397e:	68fb      	ldr	r3, [r7, #12]
 8013980:	2221      	movs	r2, #33	@ 0x21
 8013982:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    if (huart->hdmatx != NULL)
 8013986:	68fb      	ldr	r3, [r7, #12]
 8013988:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 801398a:	2b00      	cmp	r3, #0
 801398c:	d028      	beq.n	80139e0 <HAL_UART_Transmit_DMA+0xa8>
    {
      /* Set the UART DMA transfer complete callback */
      huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 801398e:	68fb      	ldr	r3, [r7, #12]
 8013990:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8013992:	4a26      	ldr	r2, [pc, #152]	@ (8013a2c <HAL_UART_Transmit_DMA+0xf4>)
 8013994:	63da      	str	r2, [r3, #60]	@ 0x3c

      /* Set the UART DMA Half transfer complete callback */
      huart->hdmatx->XferHalfCpltCallback = UART_DMATxHalfCplt;
 8013996:	68fb      	ldr	r3, [r7, #12]
 8013998:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 801399a:	4a25      	ldr	r2, [pc, #148]	@ (8013a30 <HAL_UART_Transmit_DMA+0xf8>)
 801399c:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Set the DMA error callback */
      huart->hdmatx->XferErrorCallback = UART_DMAError;
 801399e:	68fb      	ldr	r3, [r7, #12]
 80139a0:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80139a2:	4a24      	ldr	r2, [pc, #144]	@ (8013a34 <HAL_UART_Transmit_DMA+0xfc>)
 80139a4:	64da      	str	r2, [r3, #76]	@ 0x4c

      /* Set the DMA abort callback */
      huart->hdmatx->XferAbortCallback = NULL;
 80139a6:	68fb      	ldr	r3, [r7, #12]
 80139a8:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80139aa:	2200      	movs	r2, #0
 80139ac:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Enable the UART transmit DMA channel */
      if (HAL_DMA_Start_IT(huart->hdmatx, (uint32_t)huart->pTxBuffPtr, (uint32_t)&huart->Instance->TDR, Size) != HAL_OK)
 80139ae:	68fb      	ldr	r3, [r7, #12]
 80139b0:	6fd8      	ldr	r0, [r3, #124]	@ 0x7c
 80139b2:	68fb      	ldr	r3, [r7, #12]
 80139b4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80139b6:	4619      	mov	r1, r3
 80139b8:	68fb      	ldr	r3, [r7, #12]
 80139ba:	681b      	ldr	r3, [r3, #0]
 80139bc:	3328      	adds	r3, #40	@ 0x28
 80139be:	461a      	mov	r2, r3
 80139c0:	88fb      	ldrh	r3, [r7, #6]
 80139c2:	f7f4 fedb 	bl	800877c <HAL_DMA_Start_IT>
 80139c6:	4603      	mov	r3, r0
 80139c8:	2b00      	cmp	r3, #0
 80139ca:	d009      	beq.n	80139e0 <HAL_UART_Transmit_DMA+0xa8>
      {
        /* Set error code to DMA */
        huart->ErrorCode = HAL_UART_ERROR_DMA;
 80139cc:	68fb      	ldr	r3, [r7, #12]
 80139ce:	2210      	movs	r2, #16
 80139d0:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

        /* Restore huart->gState to ready */
        huart->gState = HAL_UART_STATE_READY;
 80139d4:	68fb      	ldr	r3, [r7, #12]
 80139d6:	2220      	movs	r2, #32
 80139d8:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

        return HAL_ERROR;
 80139dc:	2301      	movs	r3, #1
 80139de:	e020      	b.n	8013a22 <HAL_UART_Transmit_DMA+0xea>
      }
    }
    /* Clear the TC flag in the ICR register */
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_TCF);
 80139e0:	68fb      	ldr	r3, [r7, #12]
 80139e2:	681b      	ldr	r3, [r3, #0]
 80139e4:	2240      	movs	r2, #64	@ 0x40
 80139e6:	621a      	str	r2, [r3, #32]

    /* Enable the DMA transfer for transmit request by setting the DMAT bit
    in the UART CR3 register */
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 80139e8:	68fb      	ldr	r3, [r7, #12]
 80139ea:	681b      	ldr	r3, [r3, #0]
 80139ec:	3308      	adds	r3, #8
 80139ee:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80139f0:	697b      	ldr	r3, [r7, #20]
 80139f2:	e853 3f00 	ldrex	r3, [r3]
 80139f6:	613b      	str	r3, [r7, #16]
   return(result);
 80139f8:	693b      	ldr	r3, [r7, #16]
 80139fa:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80139fe:	627b      	str	r3, [r7, #36]	@ 0x24
 8013a00:	68fb      	ldr	r3, [r7, #12]
 8013a02:	681b      	ldr	r3, [r3, #0]
 8013a04:	3308      	adds	r3, #8
 8013a06:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8013a08:	623a      	str	r2, [r7, #32]
 8013a0a:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8013a0c:	69f9      	ldr	r1, [r7, #28]
 8013a0e:	6a3a      	ldr	r2, [r7, #32]
 8013a10:	e841 2300 	strex	r3, r2, [r1]
 8013a14:	61bb      	str	r3, [r7, #24]
   return(result);
 8013a16:	69bb      	ldr	r3, [r7, #24]
 8013a18:	2b00      	cmp	r3, #0
 8013a1a:	d1e5      	bne.n	80139e8 <HAL_UART_Transmit_DMA+0xb0>

    return HAL_OK;
 8013a1c:	2300      	movs	r3, #0
 8013a1e:	e000      	b.n	8013a22 <HAL_UART_Transmit_DMA+0xea>
  }
  else
  {
    return HAL_BUSY;
 8013a20:	2302      	movs	r3, #2
  }
}
 8013a22:	4618      	mov	r0, r3
 8013a24:	3728      	adds	r7, #40	@ 0x28
 8013a26:	46bd      	mov	sp, r7
 8013a28:	bd80      	pop	{r7, pc}
 8013a2a:	bf00      	nop
 8013a2c:	08015605 	.word	0x08015605
 8013a30:	0801569b 	.word	0x0801569b
 8013a34:	080156b7 	.word	0x080156b7

08013a38 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8013a38:	b580      	push	{r7, lr}
 8013a3a:	b0ba      	sub	sp, #232	@ 0xe8
 8013a3c:	af00      	add	r7, sp, #0
 8013a3e:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8013a40:	687b      	ldr	r3, [r7, #4]
 8013a42:	681b      	ldr	r3, [r3, #0]
 8013a44:	69db      	ldr	r3, [r3, #28]
 8013a46:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8013a4a:	687b      	ldr	r3, [r7, #4]
 8013a4c:	681b      	ldr	r3, [r3, #0]
 8013a4e:	681b      	ldr	r3, [r3, #0]
 8013a50:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8013a54:	687b      	ldr	r3, [r7, #4]
 8013a56:	681b      	ldr	r3, [r3, #0]
 8013a58:	689b      	ldr	r3, [r3, #8]
 8013a5a:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 8013a5e:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 8013a62:	f640 030f 	movw	r3, #2063	@ 0x80f
 8013a66:	4013      	ands	r3, r2
 8013a68:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == 0U)
 8013a6c:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8013a70:	2b00      	cmp	r3, #0
 8013a72:	d11b      	bne.n	8013aac <HAL_UART_IRQHandler+0x74>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 8013a74:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8013a78:	f003 0320 	and.w	r3, r3, #32
 8013a7c:	2b00      	cmp	r3, #0
 8013a7e:	d015      	beq.n	8013aac <HAL_UART_IRQHandler+0x74>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 8013a80:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8013a84:	f003 0320 	and.w	r3, r3, #32
 8013a88:	2b00      	cmp	r3, #0
 8013a8a:	d105      	bne.n	8013a98 <HAL_UART_IRQHandler+0x60>
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 8013a8c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8013a90:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8013a94:	2b00      	cmp	r3, #0
 8013a96:	d009      	beq.n	8013aac <HAL_UART_IRQHandler+0x74>
    {
      if (huart->RxISR != NULL)
 8013a98:	687b      	ldr	r3, [r7, #4]
 8013a9a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8013a9c:	2b00      	cmp	r3, #0
 8013a9e:	f000 8393 	beq.w	80141c8 <HAL_UART_IRQHandler+0x790>
      {
        huart->RxISR(huart);
 8013aa2:	687b      	ldr	r3, [r7, #4]
 8013aa4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8013aa6:	6878      	ldr	r0, [r7, #4]
 8013aa8:	4798      	blx	r3
      }
      return;
 8013aaa:	e38d      	b.n	80141c8 <HAL_UART_IRQHandler+0x790>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 8013aac:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8013ab0:	2b00      	cmp	r3, #0
 8013ab2:	f000 8123 	beq.w	8013cfc <HAL_UART_IRQHandler+0x2c4>
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 8013ab6:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 8013aba:	4b8d      	ldr	r3, [pc, #564]	@ (8013cf0 <HAL_UART_IRQHandler+0x2b8>)
 8013abc:	4013      	ands	r3, r2
 8013abe:	2b00      	cmp	r3, #0
 8013ac0:	d106      	bne.n	8013ad0 <HAL_UART_IRQHandler+0x98>
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 8013ac2:	f8d7 20e0 	ldr.w	r2, [r7, #224]	@ 0xe0
 8013ac6:	4b8b      	ldr	r3, [pc, #556]	@ (8013cf4 <HAL_UART_IRQHandler+0x2bc>)
 8013ac8:	4013      	ands	r3, r2
 8013aca:	2b00      	cmp	r3, #0
 8013acc:	f000 8116 	beq.w	8013cfc <HAL_UART_IRQHandler+0x2c4>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8013ad0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8013ad4:	f003 0301 	and.w	r3, r3, #1
 8013ad8:	2b00      	cmp	r3, #0
 8013ada:	d011      	beq.n	8013b00 <HAL_UART_IRQHandler+0xc8>
 8013adc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8013ae0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8013ae4:	2b00      	cmp	r3, #0
 8013ae6:	d00b      	beq.n	8013b00 <HAL_UART_IRQHandler+0xc8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8013ae8:	687b      	ldr	r3, [r7, #4]
 8013aea:	681b      	ldr	r3, [r3, #0]
 8013aec:	2201      	movs	r2, #1
 8013aee:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8013af0:	687b      	ldr	r3, [r7, #4]
 8013af2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8013af6:	f043 0201 	orr.w	r2, r3, #1
 8013afa:	687b      	ldr	r3, [r7, #4]
 8013afc:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8013b00:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8013b04:	f003 0302 	and.w	r3, r3, #2
 8013b08:	2b00      	cmp	r3, #0
 8013b0a:	d011      	beq.n	8013b30 <HAL_UART_IRQHandler+0xf8>
 8013b0c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8013b10:	f003 0301 	and.w	r3, r3, #1
 8013b14:	2b00      	cmp	r3, #0
 8013b16:	d00b      	beq.n	8013b30 <HAL_UART_IRQHandler+0xf8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8013b18:	687b      	ldr	r3, [r7, #4]
 8013b1a:	681b      	ldr	r3, [r3, #0]
 8013b1c:	2202      	movs	r2, #2
 8013b1e:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8013b20:	687b      	ldr	r3, [r7, #4]
 8013b22:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8013b26:	f043 0204 	orr.w	r2, r3, #4
 8013b2a:	687b      	ldr	r3, [r7, #4]
 8013b2c:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8013b30:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8013b34:	f003 0304 	and.w	r3, r3, #4
 8013b38:	2b00      	cmp	r3, #0
 8013b3a:	d011      	beq.n	8013b60 <HAL_UART_IRQHandler+0x128>
 8013b3c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8013b40:	f003 0301 	and.w	r3, r3, #1
 8013b44:	2b00      	cmp	r3, #0
 8013b46:	d00b      	beq.n	8013b60 <HAL_UART_IRQHandler+0x128>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8013b48:	687b      	ldr	r3, [r7, #4]
 8013b4a:	681b      	ldr	r3, [r3, #0]
 8013b4c:	2204      	movs	r2, #4
 8013b4e:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8013b50:	687b      	ldr	r3, [r7, #4]
 8013b52:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8013b56:	f043 0202 	orr.w	r2, r3, #2
 8013b5a:	687b      	ldr	r3, [r7, #4]
 8013b5c:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 8013b60:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8013b64:	f003 0308 	and.w	r3, r3, #8
 8013b68:	2b00      	cmp	r3, #0
 8013b6a:	d017      	beq.n	8013b9c <HAL_UART_IRQHandler+0x164>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 8013b6c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8013b70:	f003 0320 	and.w	r3, r3, #32
 8013b74:	2b00      	cmp	r3, #0
 8013b76:	d105      	bne.n	8013b84 <HAL_UART_IRQHandler+0x14c>
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
 8013b78:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 8013b7c:	4b5c      	ldr	r3, [pc, #368]	@ (8013cf0 <HAL_UART_IRQHandler+0x2b8>)
 8013b7e:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 8013b80:	2b00      	cmp	r3, #0
 8013b82:	d00b      	beq.n	8013b9c <HAL_UART_IRQHandler+0x164>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8013b84:	687b      	ldr	r3, [r7, #4]
 8013b86:	681b      	ldr	r3, [r3, #0]
 8013b88:	2208      	movs	r2, #8
 8013b8a:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8013b8c:	687b      	ldr	r3, [r7, #4]
 8013b8e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8013b92:	f043 0208 	orr.w	r2, r3, #8
 8013b96:	687b      	ldr	r3, [r7, #4]
 8013b98:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 8013b9c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8013ba0:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8013ba4:	2b00      	cmp	r3, #0
 8013ba6:	d012      	beq.n	8013bce <HAL_UART_IRQHandler+0x196>
 8013ba8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8013bac:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8013bb0:	2b00      	cmp	r3, #0
 8013bb2:	d00c      	beq.n	8013bce <HAL_UART_IRQHandler+0x196>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8013bb4:	687b      	ldr	r3, [r7, #4]
 8013bb6:	681b      	ldr	r3, [r3, #0]
 8013bb8:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8013bbc:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 8013bbe:	687b      	ldr	r3, [r7, #4]
 8013bc0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8013bc4:	f043 0220 	orr.w	r2, r3, #32
 8013bc8:	687b      	ldr	r3, [r7, #4]
 8013bca:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8013bce:	687b      	ldr	r3, [r7, #4]
 8013bd0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8013bd4:	2b00      	cmp	r3, #0
 8013bd6:	f000 82f9 	beq.w	80141cc <HAL_UART_IRQHandler+0x794>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 8013bda:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8013bde:	f003 0320 	and.w	r3, r3, #32
 8013be2:	2b00      	cmp	r3, #0
 8013be4:	d013      	beq.n	8013c0e <HAL_UART_IRQHandler+0x1d6>
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 8013be6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8013bea:	f003 0320 	and.w	r3, r3, #32
 8013bee:	2b00      	cmp	r3, #0
 8013bf0:	d105      	bne.n	8013bfe <HAL_UART_IRQHandler+0x1c6>
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 8013bf2:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8013bf6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8013bfa:	2b00      	cmp	r3, #0
 8013bfc:	d007      	beq.n	8013c0e <HAL_UART_IRQHandler+0x1d6>
      {
        if (huart->RxISR != NULL)
 8013bfe:	687b      	ldr	r3, [r7, #4]
 8013c00:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8013c02:	2b00      	cmp	r3, #0
 8013c04:	d003      	beq.n	8013c0e <HAL_UART_IRQHandler+0x1d6>
        {
          huart->RxISR(huart);
 8013c06:	687b      	ldr	r3, [r7, #4]
 8013c08:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8013c0a:	6878      	ldr	r0, [r7, #4]
 8013c0c:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 8013c0e:	687b      	ldr	r3, [r7, #4]
 8013c10:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8013c14:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8013c18:	687b      	ldr	r3, [r7, #4]
 8013c1a:	681b      	ldr	r3, [r3, #0]
 8013c1c:	689b      	ldr	r3, [r3, #8]
 8013c1e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8013c22:	2b40      	cmp	r3, #64	@ 0x40
 8013c24:	d005      	beq.n	8013c32 <HAL_UART_IRQHandler+0x1fa>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 8013c26:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8013c2a:	f003 0328 	and.w	r3, r3, #40	@ 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8013c2e:	2b00      	cmp	r3, #0
 8013c30:	d054      	beq.n	8013cdc <HAL_UART_IRQHandler+0x2a4>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8013c32:	6878      	ldr	r0, [r7, #4]
 8013c34:	f001 fc80 	bl	8015538 <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8013c38:	687b      	ldr	r3, [r7, #4]
 8013c3a:	681b      	ldr	r3, [r3, #0]
 8013c3c:	689b      	ldr	r3, [r3, #8]
 8013c3e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8013c42:	2b40      	cmp	r3, #64	@ 0x40
 8013c44:	d146      	bne.n	8013cd4 <HAL_UART_IRQHandler+0x29c>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8013c46:	687b      	ldr	r3, [r7, #4]
 8013c48:	681b      	ldr	r3, [r3, #0]
 8013c4a:	3308      	adds	r3, #8
 8013c4c:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8013c50:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8013c54:	e853 3f00 	ldrex	r3, [r3]
 8013c58:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8013c5c:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8013c60:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8013c64:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8013c68:	687b      	ldr	r3, [r7, #4]
 8013c6a:	681b      	ldr	r3, [r3, #0]
 8013c6c:	3308      	adds	r3, #8
 8013c6e:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 8013c72:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 8013c76:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8013c7a:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 8013c7e:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 8013c82:	e841 2300 	strex	r3, r2, [r1]
 8013c86:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 8013c8a:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8013c8e:	2b00      	cmp	r3, #0
 8013c90:	d1d9      	bne.n	8013c46 <HAL_UART_IRQHandler+0x20e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8013c92:	687b      	ldr	r3, [r7, #4]
 8013c94:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8013c98:	2b00      	cmp	r3, #0
 8013c9a:	d017      	beq.n	8013ccc <HAL_UART_IRQHandler+0x294>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8013c9c:	687b      	ldr	r3, [r7, #4]
 8013c9e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8013ca2:	4a15      	ldr	r2, [pc, #84]	@ (8013cf8 <HAL_UART_IRQHandler+0x2c0>)
 8013ca4:	651a      	str	r2, [r3, #80]	@ 0x50

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8013ca6:	687b      	ldr	r3, [r7, #4]
 8013ca8:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8013cac:	4618      	mov	r0, r3
 8013cae:	f7f5 faed 	bl	800928c <HAL_DMA_Abort_IT>
 8013cb2:	4603      	mov	r3, r0
 8013cb4:	2b00      	cmp	r3, #0
 8013cb6:	d019      	beq.n	8013cec <HAL_UART_IRQHandler+0x2b4>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8013cb8:	687b      	ldr	r3, [r7, #4]
 8013cba:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8013cbe:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8013cc0:	687a      	ldr	r2, [r7, #4]
 8013cc2:	f8d2 2080 	ldr.w	r2, [r2, #128]	@ 0x80
 8013cc6:	4610      	mov	r0, r2
 8013cc8:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8013cca:	e00f      	b.n	8013cec <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8013ccc:	6878      	ldr	r0, [r7, #4]
 8013cce:	f000 fa93 	bl	80141f8 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8013cd2:	e00b      	b.n	8013cec <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8013cd4:	6878      	ldr	r0, [r7, #4]
 8013cd6:	f000 fa8f 	bl	80141f8 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8013cda:	e007      	b.n	8013cec <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8013cdc:	6878      	ldr	r0, [r7, #4]
 8013cde:	f000 fa8b 	bl	80141f8 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8013ce2:	687b      	ldr	r3, [r7, #4]
 8013ce4:	2200      	movs	r2, #0
 8013ce6:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
      }
    }
    return;
 8013cea:	e26f      	b.n	80141cc <HAL_UART_IRQHandler+0x794>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8013cec:	bf00      	nop
    return;
 8013cee:	e26d      	b.n	80141cc <HAL_UART_IRQHandler+0x794>
 8013cf0:	10000001 	.word	0x10000001
 8013cf4:	04000120 	.word	0x04000120
 8013cf8:	08015737 	.word	0x08015737

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8013cfc:	687b      	ldr	r3, [r7, #4]
 8013cfe:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8013d00:	2b01      	cmp	r3, #1
 8013d02:	f040 8203 	bne.w	801410c <HAL_UART_IRQHandler+0x6d4>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 8013d06:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8013d0a:	f003 0310 	and.w	r3, r3, #16
 8013d0e:	2b00      	cmp	r3, #0
 8013d10:	f000 81fc 	beq.w	801410c <HAL_UART_IRQHandler+0x6d4>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 8013d14:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8013d18:	f003 0310 	and.w	r3, r3, #16
 8013d1c:	2b00      	cmp	r3, #0
 8013d1e:	f000 81f5 	beq.w	801410c <HAL_UART_IRQHandler+0x6d4>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8013d22:	687b      	ldr	r3, [r7, #4]
 8013d24:	681b      	ldr	r3, [r3, #0]
 8013d26:	2210      	movs	r2, #16
 8013d28:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8013d2a:	687b      	ldr	r3, [r7, #4]
 8013d2c:	681b      	ldr	r3, [r3, #0]
 8013d2e:	689b      	ldr	r3, [r3, #8]
 8013d30:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8013d34:	2b40      	cmp	r3, #64	@ 0x40
 8013d36:	f040 816d 	bne.w	8014014 <HAL_UART_IRQHandler+0x5dc>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8013d3a:	687b      	ldr	r3, [r7, #4]
 8013d3c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8013d40:	681b      	ldr	r3, [r3, #0]
 8013d42:	4aa4      	ldr	r2, [pc, #656]	@ (8013fd4 <HAL_UART_IRQHandler+0x59c>)
 8013d44:	4293      	cmp	r3, r2
 8013d46:	d068      	beq.n	8013e1a <HAL_UART_IRQHandler+0x3e2>
 8013d48:	687b      	ldr	r3, [r7, #4]
 8013d4a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8013d4e:	681b      	ldr	r3, [r3, #0]
 8013d50:	4aa1      	ldr	r2, [pc, #644]	@ (8013fd8 <HAL_UART_IRQHandler+0x5a0>)
 8013d52:	4293      	cmp	r3, r2
 8013d54:	d061      	beq.n	8013e1a <HAL_UART_IRQHandler+0x3e2>
 8013d56:	687b      	ldr	r3, [r7, #4]
 8013d58:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8013d5c:	681b      	ldr	r3, [r3, #0]
 8013d5e:	4a9f      	ldr	r2, [pc, #636]	@ (8013fdc <HAL_UART_IRQHandler+0x5a4>)
 8013d60:	4293      	cmp	r3, r2
 8013d62:	d05a      	beq.n	8013e1a <HAL_UART_IRQHandler+0x3e2>
 8013d64:	687b      	ldr	r3, [r7, #4]
 8013d66:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8013d6a:	681b      	ldr	r3, [r3, #0]
 8013d6c:	4a9c      	ldr	r2, [pc, #624]	@ (8013fe0 <HAL_UART_IRQHandler+0x5a8>)
 8013d6e:	4293      	cmp	r3, r2
 8013d70:	d053      	beq.n	8013e1a <HAL_UART_IRQHandler+0x3e2>
 8013d72:	687b      	ldr	r3, [r7, #4]
 8013d74:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8013d78:	681b      	ldr	r3, [r3, #0]
 8013d7a:	4a9a      	ldr	r2, [pc, #616]	@ (8013fe4 <HAL_UART_IRQHandler+0x5ac>)
 8013d7c:	4293      	cmp	r3, r2
 8013d7e:	d04c      	beq.n	8013e1a <HAL_UART_IRQHandler+0x3e2>
 8013d80:	687b      	ldr	r3, [r7, #4]
 8013d82:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8013d86:	681b      	ldr	r3, [r3, #0]
 8013d88:	4a97      	ldr	r2, [pc, #604]	@ (8013fe8 <HAL_UART_IRQHandler+0x5b0>)
 8013d8a:	4293      	cmp	r3, r2
 8013d8c:	d045      	beq.n	8013e1a <HAL_UART_IRQHandler+0x3e2>
 8013d8e:	687b      	ldr	r3, [r7, #4]
 8013d90:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8013d94:	681b      	ldr	r3, [r3, #0]
 8013d96:	4a95      	ldr	r2, [pc, #596]	@ (8013fec <HAL_UART_IRQHandler+0x5b4>)
 8013d98:	4293      	cmp	r3, r2
 8013d9a:	d03e      	beq.n	8013e1a <HAL_UART_IRQHandler+0x3e2>
 8013d9c:	687b      	ldr	r3, [r7, #4]
 8013d9e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8013da2:	681b      	ldr	r3, [r3, #0]
 8013da4:	4a92      	ldr	r2, [pc, #584]	@ (8013ff0 <HAL_UART_IRQHandler+0x5b8>)
 8013da6:	4293      	cmp	r3, r2
 8013da8:	d037      	beq.n	8013e1a <HAL_UART_IRQHandler+0x3e2>
 8013daa:	687b      	ldr	r3, [r7, #4]
 8013dac:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8013db0:	681b      	ldr	r3, [r3, #0]
 8013db2:	4a90      	ldr	r2, [pc, #576]	@ (8013ff4 <HAL_UART_IRQHandler+0x5bc>)
 8013db4:	4293      	cmp	r3, r2
 8013db6:	d030      	beq.n	8013e1a <HAL_UART_IRQHandler+0x3e2>
 8013db8:	687b      	ldr	r3, [r7, #4]
 8013dba:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8013dbe:	681b      	ldr	r3, [r3, #0]
 8013dc0:	4a8d      	ldr	r2, [pc, #564]	@ (8013ff8 <HAL_UART_IRQHandler+0x5c0>)
 8013dc2:	4293      	cmp	r3, r2
 8013dc4:	d029      	beq.n	8013e1a <HAL_UART_IRQHandler+0x3e2>
 8013dc6:	687b      	ldr	r3, [r7, #4]
 8013dc8:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8013dcc:	681b      	ldr	r3, [r3, #0]
 8013dce:	4a8b      	ldr	r2, [pc, #556]	@ (8013ffc <HAL_UART_IRQHandler+0x5c4>)
 8013dd0:	4293      	cmp	r3, r2
 8013dd2:	d022      	beq.n	8013e1a <HAL_UART_IRQHandler+0x3e2>
 8013dd4:	687b      	ldr	r3, [r7, #4]
 8013dd6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8013dda:	681b      	ldr	r3, [r3, #0]
 8013ddc:	4a88      	ldr	r2, [pc, #544]	@ (8014000 <HAL_UART_IRQHandler+0x5c8>)
 8013dde:	4293      	cmp	r3, r2
 8013de0:	d01b      	beq.n	8013e1a <HAL_UART_IRQHandler+0x3e2>
 8013de2:	687b      	ldr	r3, [r7, #4]
 8013de4:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8013de8:	681b      	ldr	r3, [r3, #0]
 8013dea:	4a86      	ldr	r2, [pc, #536]	@ (8014004 <HAL_UART_IRQHandler+0x5cc>)
 8013dec:	4293      	cmp	r3, r2
 8013dee:	d014      	beq.n	8013e1a <HAL_UART_IRQHandler+0x3e2>
 8013df0:	687b      	ldr	r3, [r7, #4]
 8013df2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8013df6:	681b      	ldr	r3, [r3, #0]
 8013df8:	4a83      	ldr	r2, [pc, #524]	@ (8014008 <HAL_UART_IRQHandler+0x5d0>)
 8013dfa:	4293      	cmp	r3, r2
 8013dfc:	d00d      	beq.n	8013e1a <HAL_UART_IRQHandler+0x3e2>
 8013dfe:	687b      	ldr	r3, [r7, #4]
 8013e00:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8013e04:	681b      	ldr	r3, [r3, #0]
 8013e06:	4a81      	ldr	r2, [pc, #516]	@ (801400c <HAL_UART_IRQHandler+0x5d4>)
 8013e08:	4293      	cmp	r3, r2
 8013e0a:	d006      	beq.n	8013e1a <HAL_UART_IRQHandler+0x3e2>
 8013e0c:	687b      	ldr	r3, [r7, #4]
 8013e0e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8013e12:	681b      	ldr	r3, [r3, #0]
 8013e14:	4a7e      	ldr	r2, [pc, #504]	@ (8014010 <HAL_UART_IRQHandler+0x5d8>)
 8013e16:	4293      	cmp	r3, r2
 8013e18:	d106      	bne.n	8013e28 <HAL_UART_IRQHandler+0x3f0>
 8013e1a:	687b      	ldr	r3, [r7, #4]
 8013e1c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8013e20:	681b      	ldr	r3, [r3, #0]
 8013e22:	685b      	ldr	r3, [r3, #4]
 8013e24:	b29b      	uxth	r3, r3
 8013e26:	e005      	b.n	8013e34 <HAL_UART_IRQHandler+0x3fc>
 8013e28:	687b      	ldr	r3, [r7, #4]
 8013e2a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8013e2e:	681b      	ldr	r3, [r3, #0]
 8013e30:	685b      	ldr	r3, [r3, #4]
 8013e32:	b29b      	uxth	r3, r3
 8013e34:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8013e38:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8013e3c:	2b00      	cmp	r3, #0
 8013e3e:	f000 80ad 	beq.w	8013f9c <HAL_UART_IRQHandler+0x564>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8013e42:	687b      	ldr	r3, [r7, #4]
 8013e44:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8013e48:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8013e4c:	429a      	cmp	r2, r3
 8013e4e:	f080 80a5 	bcs.w	8013f9c <HAL_UART_IRQHandler+0x564>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8013e52:	687b      	ldr	r3, [r7, #4]
 8013e54:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8013e58:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8013e5c:	687b      	ldr	r3, [r7, #4]
 8013e5e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8013e62:	69db      	ldr	r3, [r3, #28]
 8013e64:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8013e68:	f000 8087 	beq.w	8013f7a <HAL_UART_IRQHandler+0x542>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8013e6c:	687b      	ldr	r3, [r7, #4]
 8013e6e:	681b      	ldr	r3, [r3, #0]
 8013e70:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8013e74:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8013e78:	e853 3f00 	ldrex	r3, [r3]
 8013e7c:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8013e80:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8013e84:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8013e88:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8013e8c:	687b      	ldr	r3, [r7, #4]
 8013e8e:	681b      	ldr	r3, [r3, #0]
 8013e90:	461a      	mov	r2, r3
 8013e92:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8013e96:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8013e9a:	f8c7 2090 	str.w	r2, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8013e9e:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 8013ea2:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8013ea6:	e841 2300 	strex	r3, r2, [r1]
 8013eaa:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 8013eae:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8013eb2:	2b00      	cmp	r3, #0
 8013eb4:	d1da      	bne.n	8013e6c <HAL_UART_IRQHandler+0x434>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8013eb6:	687b      	ldr	r3, [r7, #4]
 8013eb8:	681b      	ldr	r3, [r3, #0]
 8013eba:	3308      	adds	r3, #8
 8013ebc:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8013ebe:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8013ec0:	e853 3f00 	ldrex	r3, [r3]
 8013ec4:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8013ec6:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8013ec8:	f023 0301 	bic.w	r3, r3, #1
 8013ecc:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8013ed0:	687b      	ldr	r3, [r7, #4]
 8013ed2:	681b      	ldr	r3, [r3, #0]
 8013ed4:	3308      	adds	r3, #8
 8013ed6:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8013eda:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 8013ede:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8013ee0:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8013ee2:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8013ee6:	e841 2300 	strex	r3, r2, [r1]
 8013eea:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8013eec:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8013eee:	2b00      	cmp	r3, #0
 8013ef0:	d1e1      	bne.n	8013eb6 <HAL_UART_IRQHandler+0x47e>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8013ef2:	687b      	ldr	r3, [r7, #4]
 8013ef4:	681b      	ldr	r3, [r3, #0]
 8013ef6:	3308      	adds	r3, #8
 8013ef8:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8013efa:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8013efc:	e853 3f00 	ldrex	r3, [r3]
 8013f00:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8013f02:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8013f04:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8013f08:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8013f0c:	687b      	ldr	r3, [r7, #4]
 8013f0e:	681b      	ldr	r3, [r3, #0]
 8013f10:	3308      	adds	r3, #8
 8013f12:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 8013f16:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8013f18:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8013f1a:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8013f1c:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8013f1e:	e841 2300 	strex	r3, r2, [r1]
 8013f22:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8013f24:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8013f26:	2b00      	cmp	r3, #0
 8013f28:	d1e3      	bne.n	8013ef2 <HAL_UART_IRQHandler+0x4ba>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8013f2a:	687b      	ldr	r3, [r7, #4]
 8013f2c:	2220      	movs	r2, #32
 8013f2e:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8013f32:	687b      	ldr	r3, [r7, #4]
 8013f34:	2200      	movs	r2, #0
 8013f36:	66da      	str	r2, [r3, #108]	@ 0x6c

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8013f38:	687b      	ldr	r3, [r7, #4]
 8013f3a:	681b      	ldr	r3, [r3, #0]
 8013f3c:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8013f3e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8013f40:	e853 3f00 	ldrex	r3, [r3]
 8013f44:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8013f46:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8013f48:	f023 0310 	bic.w	r3, r3, #16
 8013f4c:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8013f50:	687b      	ldr	r3, [r7, #4]
 8013f52:	681b      	ldr	r3, [r3, #0]
 8013f54:	461a      	mov	r2, r3
 8013f56:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8013f5a:	65bb      	str	r3, [r7, #88]	@ 0x58
 8013f5c:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8013f5e:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8013f60:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8013f62:	e841 2300 	strex	r3, r2, [r1]
 8013f66:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8013f68:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8013f6a:	2b00      	cmp	r3, #0
 8013f6c:	d1e4      	bne.n	8013f38 <HAL_UART_IRQHandler+0x500>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8013f6e:	687b      	ldr	r3, [r7, #4]
 8013f70:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8013f74:	4618      	mov	r0, r3
 8013f76:	f7f4 fe6b 	bl	8008c50 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8013f7a:	687b      	ldr	r3, [r7, #4]
 8013f7c:	2202      	movs	r2, #2
 8013f7e:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8013f80:	687b      	ldr	r3, [r7, #4]
 8013f82:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 8013f86:	687b      	ldr	r3, [r7, #4]
 8013f88:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8013f8c:	b29b      	uxth	r3, r3
 8013f8e:	1ad3      	subs	r3, r2, r3
 8013f90:	b29b      	uxth	r3, r3
 8013f92:	4619      	mov	r1, r3
 8013f94:	6878      	ldr	r0, [r7, #4]
 8013f96:	f000 f939 	bl	801420c <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 8013f9a:	e119      	b.n	80141d0 <HAL_UART_IRQHandler+0x798>
        if (nb_remaining_rx_data == huart->RxXferSize)
 8013f9c:	687b      	ldr	r3, [r7, #4]
 8013f9e:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8013fa2:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8013fa6:	429a      	cmp	r2, r3
 8013fa8:	f040 8112 	bne.w	80141d0 <HAL_UART_IRQHandler+0x798>
          if (huart->hdmarx->Init.Mode == DMA_CIRCULAR)
 8013fac:	687b      	ldr	r3, [r7, #4]
 8013fae:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8013fb2:	69db      	ldr	r3, [r3, #28]
 8013fb4:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8013fb8:	f040 810a 	bne.w	80141d0 <HAL_UART_IRQHandler+0x798>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8013fbc:	687b      	ldr	r3, [r7, #4]
 8013fbe:	2202      	movs	r2, #2
 8013fc0:	671a      	str	r2, [r3, #112]	@ 0x70
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8013fc2:	687b      	ldr	r3, [r7, #4]
 8013fc4:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8013fc8:	4619      	mov	r1, r3
 8013fca:	6878      	ldr	r0, [r7, #4]
 8013fcc:	f000 f91e 	bl	801420c <HAL_UARTEx_RxEventCallback>
      return;
 8013fd0:	e0fe      	b.n	80141d0 <HAL_UART_IRQHandler+0x798>
 8013fd2:	bf00      	nop
 8013fd4:	40020010 	.word	0x40020010
 8013fd8:	40020028 	.word	0x40020028
 8013fdc:	40020040 	.word	0x40020040
 8013fe0:	40020058 	.word	0x40020058
 8013fe4:	40020070 	.word	0x40020070
 8013fe8:	40020088 	.word	0x40020088
 8013fec:	400200a0 	.word	0x400200a0
 8013ff0:	400200b8 	.word	0x400200b8
 8013ff4:	40020410 	.word	0x40020410
 8013ff8:	40020428 	.word	0x40020428
 8013ffc:	40020440 	.word	0x40020440
 8014000:	40020458 	.word	0x40020458
 8014004:	40020470 	.word	0x40020470
 8014008:	40020488 	.word	0x40020488
 801400c:	400204a0 	.word	0x400204a0
 8014010:	400204b8 	.word	0x400204b8
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8014014:	687b      	ldr	r3, [r7, #4]
 8014016:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 801401a:	687b      	ldr	r3, [r7, #4]
 801401c:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8014020:	b29b      	uxth	r3, r3
 8014022:	1ad3      	subs	r3, r2, r3
 8014024:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8014028:	687b      	ldr	r3, [r7, #4]
 801402a:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 801402e:	b29b      	uxth	r3, r3
 8014030:	2b00      	cmp	r3, #0
 8014032:	f000 80cf 	beq.w	80141d4 <HAL_UART_IRQHandler+0x79c>
          && (nb_rx_data > 0U))
 8014036:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 801403a:	2b00      	cmp	r3, #0
 801403c:	f000 80ca 	beq.w	80141d4 <HAL_UART_IRQHandler+0x79c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8014040:	687b      	ldr	r3, [r7, #4]
 8014042:	681b      	ldr	r3, [r3, #0]
 8014044:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8014046:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8014048:	e853 3f00 	ldrex	r3, [r3]
 801404c:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 801404e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8014050:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8014054:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8014058:	687b      	ldr	r3, [r7, #4]
 801405a:	681b      	ldr	r3, [r3, #0]
 801405c:	461a      	mov	r2, r3
 801405e:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8014062:	647b      	str	r3, [r7, #68]	@ 0x44
 8014064:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8014066:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8014068:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 801406a:	e841 2300 	strex	r3, r2, [r1]
 801406e:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8014070:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8014072:	2b00      	cmp	r3, #0
 8014074:	d1e4      	bne.n	8014040 <HAL_UART_IRQHandler+0x608>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8014076:	687b      	ldr	r3, [r7, #4]
 8014078:	681b      	ldr	r3, [r3, #0]
 801407a:	3308      	adds	r3, #8
 801407c:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 801407e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8014080:	e853 3f00 	ldrex	r3, [r3]
 8014084:	623b      	str	r3, [r7, #32]
   return(result);
 8014086:	6a3a      	ldr	r2, [r7, #32]
 8014088:	4b55      	ldr	r3, [pc, #340]	@ (80141e0 <HAL_UART_IRQHandler+0x7a8>)
 801408a:	4013      	ands	r3, r2
 801408c:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8014090:	687b      	ldr	r3, [r7, #4]
 8014092:	681b      	ldr	r3, [r3, #0]
 8014094:	3308      	adds	r3, #8
 8014096:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 801409a:	633a      	str	r2, [r7, #48]	@ 0x30
 801409c:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 801409e:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80140a0:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80140a2:	e841 2300 	strex	r3, r2, [r1]
 80140a6:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80140a8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80140aa:	2b00      	cmp	r3, #0
 80140ac:	d1e3      	bne.n	8014076 <HAL_UART_IRQHandler+0x63e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 80140ae:	687b      	ldr	r3, [r7, #4]
 80140b0:	2220      	movs	r2, #32
 80140b2:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80140b6:	687b      	ldr	r3, [r7, #4]
 80140b8:	2200      	movs	r2, #0
 80140ba:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 80140bc:	687b      	ldr	r3, [r7, #4]
 80140be:	2200      	movs	r2, #0
 80140c0:	675a      	str	r2, [r3, #116]	@ 0x74

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80140c2:	687b      	ldr	r3, [r7, #4]
 80140c4:	681b      	ldr	r3, [r3, #0]
 80140c6:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80140c8:	693b      	ldr	r3, [r7, #16]
 80140ca:	e853 3f00 	ldrex	r3, [r3]
 80140ce:	60fb      	str	r3, [r7, #12]
   return(result);
 80140d0:	68fb      	ldr	r3, [r7, #12]
 80140d2:	f023 0310 	bic.w	r3, r3, #16
 80140d6:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 80140da:	687b      	ldr	r3, [r7, #4]
 80140dc:	681b      	ldr	r3, [r3, #0]
 80140de:	461a      	mov	r2, r3
 80140e0:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 80140e4:	61fb      	str	r3, [r7, #28]
 80140e6:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80140e8:	69b9      	ldr	r1, [r7, #24]
 80140ea:	69fa      	ldr	r2, [r7, #28]
 80140ec:	e841 2300 	strex	r3, r2, [r1]
 80140f0:	617b      	str	r3, [r7, #20]
   return(result);
 80140f2:	697b      	ldr	r3, [r7, #20]
 80140f4:	2b00      	cmp	r3, #0
 80140f6:	d1e4      	bne.n	80140c2 <HAL_UART_IRQHandler+0x68a>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80140f8:	687b      	ldr	r3, [r7, #4]
 80140fa:	2202      	movs	r2, #2
 80140fc:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 80140fe:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8014102:	4619      	mov	r1, r3
 8014104:	6878      	ldr	r0, [r7, #4]
 8014106:	f000 f881 	bl	801420c <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 801410a:	e063      	b.n	80141d4 <HAL_UART_IRQHandler+0x79c>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 801410c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8014110:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8014114:	2b00      	cmp	r3, #0
 8014116:	d00e      	beq.n	8014136 <HAL_UART_IRQHandler+0x6fe>
 8014118:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 801411c:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8014120:	2b00      	cmp	r3, #0
 8014122:	d008      	beq.n	8014136 <HAL_UART_IRQHandler+0x6fe>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 8014124:	687b      	ldr	r3, [r7, #4]
 8014126:	681b      	ldr	r3, [r3, #0]
 8014128:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 801412c:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 801412e:	6878      	ldr	r0, [r7, #4]
 8014130:	f002 f85e 	bl	80161f0 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8014134:	e051      	b.n	80141da <HAL_UART_IRQHandler+0x7a2>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
 8014136:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 801413a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 801413e:	2b00      	cmp	r3, #0
 8014140:	d014      	beq.n	801416c <HAL_UART_IRQHandler+0x734>
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
 8014142:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8014146:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 801414a:	2b00      	cmp	r3, #0
 801414c:	d105      	bne.n	801415a <HAL_UART_IRQHandler+0x722>
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 801414e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8014152:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8014156:	2b00      	cmp	r3, #0
 8014158:	d008      	beq.n	801416c <HAL_UART_IRQHandler+0x734>
  {
    if (huart->TxISR != NULL)
 801415a:	687b      	ldr	r3, [r7, #4]
 801415c:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 801415e:	2b00      	cmp	r3, #0
 8014160:	d03a      	beq.n	80141d8 <HAL_UART_IRQHandler+0x7a0>
    {
      huart->TxISR(huart);
 8014162:	687b      	ldr	r3, [r7, #4]
 8014164:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8014166:	6878      	ldr	r0, [r7, #4]
 8014168:	4798      	blx	r3
    }
    return;
 801416a:	e035      	b.n	80141d8 <HAL_UART_IRQHandler+0x7a0>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 801416c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8014170:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8014174:	2b00      	cmp	r3, #0
 8014176:	d009      	beq.n	801418c <HAL_UART_IRQHandler+0x754>
 8014178:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 801417c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8014180:	2b00      	cmp	r3, #0
 8014182:	d003      	beq.n	801418c <HAL_UART_IRQHandler+0x754>
  {
    UART_EndTransmit_IT(huart);
 8014184:	6878      	ldr	r0, [r7, #4]
 8014186:	f001 fae8 	bl	801575a <UART_EndTransmit_IT>
    return;
 801418a:	e026      	b.n	80141da <HAL_UART_IRQHandler+0x7a2>
  }

  /* UART TX Fifo Empty occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
 801418c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8014190:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8014194:	2b00      	cmp	r3, #0
 8014196:	d009      	beq.n	80141ac <HAL_UART_IRQHandler+0x774>
 8014198:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 801419c:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 80141a0:	2b00      	cmp	r3, #0
 80141a2:	d003      	beq.n	80141ac <HAL_UART_IRQHandler+0x774>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Tx Fifo Empty Callback */
    huart->TxFifoEmptyCallback(huart);
#else
    /* Call legacy weak Tx Fifo Empty Callback */
    HAL_UARTEx_TxFifoEmptyCallback(huart);
 80141a4:	6878      	ldr	r0, [r7, #4]
 80141a6:	f002 f837 	bl	8016218 <HAL_UARTEx_TxFifoEmptyCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 80141aa:	e016      	b.n	80141da <HAL_UART_IRQHandler+0x7a2>
  }

  /* UART RX Fifo Full occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
 80141ac:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80141b0:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80141b4:	2b00      	cmp	r3, #0
 80141b6:	d010      	beq.n	80141da <HAL_UART_IRQHandler+0x7a2>
 80141b8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80141bc:	2b00      	cmp	r3, #0
 80141be:	da0c      	bge.n	80141da <HAL_UART_IRQHandler+0x7a2>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Rx Fifo Full Callback */
    huart->RxFifoFullCallback(huart);
#else
    /* Call legacy weak Rx Fifo Full Callback */
    HAL_UARTEx_RxFifoFullCallback(huart);
 80141c0:	6878      	ldr	r0, [r7, #4]
 80141c2:	f002 f81f 	bl	8016204 <HAL_UARTEx_RxFifoFullCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 80141c6:	e008      	b.n	80141da <HAL_UART_IRQHandler+0x7a2>
      return;
 80141c8:	bf00      	nop
 80141ca:	e006      	b.n	80141da <HAL_UART_IRQHandler+0x7a2>
    return;
 80141cc:	bf00      	nop
 80141ce:	e004      	b.n	80141da <HAL_UART_IRQHandler+0x7a2>
      return;
 80141d0:	bf00      	nop
 80141d2:	e002      	b.n	80141da <HAL_UART_IRQHandler+0x7a2>
      return;
 80141d4:	bf00      	nop
 80141d6:	e000      	b.n	80141da <HAL_UART_IRQHandler+0x7a2>
    return;
 80141d8:	bf00      	nop
  }
}
 80141da:	37e8      	adds	r7, #232	@ 0xe8
 80141dc:	46bd      	mov	sp, r7
 80141de:	bd80      	pop	{r7, pc}
 80141e0:	effffffe 	.word	0xeffffffe

080141e4 <HAL_UART_TxHalfCpltCallback>:
  * @brief  Tx Half Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 80141e4:	b480      	push	{r7}
 80141e6:	b083      	sub	sp, #12
 80141e8:	af00      	add	r7, sp, #0
 80141ea:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxHalfCpltCallback can be implemented in the user file.
   */
}
 80141ec:	bf00      	nop
 80141ee:	370c      	adds	r7, #12
 80141f0:	46bd      	mov	sp, r7
 80141f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80141f6:	4770      	bx	lr

080141f8 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 80141f8:	b480      	push	{r7}
 80141fa:	b083      	sub	sp, #12
 80141fc:	af00      	add	r7, sp, #0
 80141fe:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 8014200:	bf00      	nop
 8014202:	370c      	adds	r7, #12
 8014204:	46bd      	mov	sp, r7
 8014206:	f85d 7b04 	ldr.w	r7, [sp], #4
 801420a:	4770      	bx	lr

0801420c <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 801420c:	b480      	push	{r7}
 801420e:	b083      	sub	sp, #12
 8014210:	af00      	add	r7, sp, #0
 8014212:	6078      	str	r0, [r7, #4]
 8014214:	460b      	mov	r3, r1
 8014216:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8014218:	bf00      	nop
 801421a:	370c      	adds	r7, #12
 801421c:	46bd      	mov	sp, r7
 801421e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014222:	4770      	bx	lr

08014224 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8014224:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8014228:	b092      	sub	sp, #72	@ 0x48
 801422a:	af00      	add	r7, sp, #0
 801422c:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 801422e:	2300      	movs	r3, #0
 8014230:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8014234:	697b      	ldr	r3, [r7, #20]
 8014236:	689a      	ldr	r2, [r3, #8]
 8014238:	697b      	ldr	r3, [r7, #20]
 801423a:	691b      	ldr	r3, [r3, #16]
 801423c:	431a      	orrs	r2, r3
 801423e:	697b      	ldr	r3, [r7, #20]
 8014240:	695b      	ldr	r3, [r3, #20]
 8014242:	431a      	orrs	r2, r3
 8014244:	697b      	ldr	r3, [r7, #20]
 8014246:	69db      	ldr	r3, [r3, #28]
 8014248:	4313      	orrs	r3, r2
 801424a:	647b      	str	r3, [r7, #68]	@ 0x44
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 801424c:	697b      	ldr	r3, [r7, #20]
 801424e:	681b      	ldr	r3, [r3, #0]
 8014250:	681a      	ldr	r2, [r3, #0]
 8014252:	4bbe      	ldr	r3, [pc, #760]	@ (801454c <UART_SetConfig+0x328>)
 8014254:	4013      	ands	r3, r2
 8014256:	697a      	ldr	r2, [r7, #20]
 8014258:	6812      	ldr	r2, [r2, #0]
 801425a:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 801425c:	430b      	orrs	r3, r1
 801425e:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8014260:	697b      	ldr	r3, [r7, #20]
 8014262:	681b      	ldr	r3, [r3, #0]
 8014264:	685b      	ldr	r3, [r3, #4]
 8014266:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 801426a:	697b      	ldr	r3, [r7, #20]
 801426c:	68da      	ldr	r2, [r3, #12]
 801426e:	697b      	ldr	r3, [r7, #20]
 8014270:	681b      	ldr	r3, [r3, #0]
 8014272:	430a      	orrs	r2, r1
 8014274:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8014276:	697b      	ldr	r3, [r7, #20]
 8014278:	699b      	ldr	r3, [r3, #24]
 801427a:	647b      	str	r3, [r7, #68]	@ 0x44

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 801427c:	697b      	ldr	r3, [r7, #20]
 801427e:	681b      	ldr	r3, [r3, #0]
 8014280:	4ab3      	ldr	r2, [pc, #716]	@ (8014550 <UART_SetConfig+0x32c>)
 8014282:	4293      	cmp	r3, r2
 8014284:	d004      	beq.n	8014290 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8014286:	697b      	ldr	r3, [r7, #20]
 8014288:	6a1b      	ldr	r3, [r3, #32]
 801428a:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 801428c:	4313      	orrs	r3, r2
 801428e:	647b      	str	r3, [r7, #68]	@ 0x44
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8014290:	697b      	ldr	r3, [r7, #20]
 8014292:	681b      	ldr	r3, [r3, #0]
 8014294:	689a      	ldr	r2, [r3, #8]
 8014296:	4baf      	ldr	r3, [pc, #700]	@ (8014554 <UART_SetConfig+0x330>)
 8014298:	4013      	ands	r3, r2
 801429a:	697a      	ldr	r2, [r7, #20]
 801429c:	6812      	ldr	r2, [r2, #0]
 801429e:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 80142a0:	430b      	orrs	r3, r1
 80142a2:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 80142a4:	697b      	ldr	r3, [r7, #20]
 80142a6:	681b      	ldr	r3, [r3, #0]
 80142a8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80142aa:	f023 010f 	bic.w	r1, r3, #15
 80142ae:	697b      	ldr	r3, [r7, #20]
 80142b0:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80142b2:	697b      	ldr	r3, [r7, #20]
 80142b4:	681b      	ldr	r3, [r3, #0]
 80142b6:	430a      	orrs	r2, r1
 80142b8:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 80142ba:	697b      	ldr	r3, [r7, #20]
 80142bc:	681b      	ldr	r3, [r3, #0]
 80142be:	4aa6      	ldr	r2, [pc, #664]	@ (8014558 <UART_SetConfig+0x334>)
 80142c0:	4293      	cmp	r3, r2
 80142c2:	d177      	bne.n	80143b4 <UART_SetConfig+0x190>
 80142c4:	4ba5      	ldr	r3, [pc, #660]	@ (801455c <UART_SetConfig+0x338>)
 80142c6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80142c8:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80142cc:	2b28      	cmp	r3, #40	@ 0x28
 80142ce:	d86d      	bhi.n	80143ac <UART_SetConfig+0x188>
 80142d0:	a201      	add	r2, pc, #4	@ (adr r2, 80142d8 <UART_SetConfig+0xb4>)
 80142d2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80142d6:	bf00      	nop
 80142d8:	0801437d 	.word	0x0801437d
 80142dc:	080143ad 	.word	0x080143ad
 80142e0:	080143ad 	.word	0x080143ad
 80142e4:	080143ad 	.word	0x080143ad
 80142e8:	080143ad 	.word	0x080143ad
 80142ec:	080143ad 	.word	0x080143ad
 80142f0:	080143ad 	.word	0x080143ad
 80142f4:	080143ad 	.word	0x080143ad
 80142f8:	08014385 	.word	0x08014385
 80142fc:	080143ad 	.word	0x080143ad
 8014300:	080143ad 	.word	0x080143ad
 8014304:	080143ad 	.word	0x080143ad
 8014308:	080143ad 	.word	0x080143ad
 801430c:	080143ad 	.word	0x080143ad
 8014310:	080143ad 	.word	0x080143ad
 8014314:	080143ad 	.word	0x080143ad
 8014318:	0801438d 	.word	0x0801438d
 801431c:	080143ad 	.word	0x080143ad
 8014320:	080143ad 	.word	0x080143ad
 8014324:	080143ad 	.word	0x080143ad
 8014328:	080143ad 	.word	0x080143ad
 801432c:	080143ad 	.word	0x080143ad
 8014330:	080143ad 	.word	0x080143ad
 8014334:	080143ad 	.word	0x080143ad
 8014338:	08014395 	.word	0x08014395
 801433c:	080143ad 	.word	0x080143ad
 8014340:	080143ad 	.word	0x080143ad
 8014344:	080143ad 	.word	0x080143ad
 8014348:	080143ad 	.word	0x080143ad
 801434c:	080143ad 	.word	0x080143ad
 8014350:	080143ad 	.word	0x080143ad
 8014354:	080143ad 	.word	0x080143ad
 8014358:	0801439d 	.word	0x0801439d
 801435c:	080143ad 	.word	0x080143ad
 8014360:	080143ad 	.word	0x080143ad
 8014364:	080143ad 	.word	0x080143ad
 8014368:	080143ad 	.word	0x080143ad
 801436c:	080143ad 	.word	0x080143ad
 8014370:	080143ad 	.word	0x080143ad
 8014374:	080143ad 	.word	0x080143ad
 8014378:	080143a5 	.word	0x080143a5
 801437c:	2301      	movs	r3, #1
 801437e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8014382:	e326      	b.n	80149d2 <UART_SetConfig+0x7ae>
 8014384:	2304      	movs	r3, #4
 8014386:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 801438a:	e322      	b.n	80149d2 <UART_SetConfig+0x7ae>
 801438c:	2308      	movs	r3, #8
 801438e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8014392:	e31e      	b.n	80149d2 <UART_SetConfig+0x7ae>
 8014394:	2310      	movs	r3, #16
 8014396:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 801439a:	e31a      	b.n	80149d2 <UART_SetConfig+0x7ae>
 801439c:	2320      	movs	r3, #32
 801439e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80143a2:	e316      	b.n	80149d2 <UART_SetConfig+0x7ae>
 80143a4:	2340      	movs	r3, #64	@ 0x40
 80143a6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80143aa:	e312      	b.n	80149d2 <UART_SetConfig+0x7ae>
 80143ac:	2380      	movs	r3, #128	@ 0x80
 80143ae:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80143b2:	e30e      	b.n	80149d2 <UART_SetConfig+0x7ae>
 80143b4:	697b      	ldr	r3, [r7, #20]
 80143b6:	681b      	ldr	r3, [r3, #0]
 80143b8:	4a69      	ldr	r2, [pc, #420]	@ (8014560 <UART_SetConfig+0x33c>)
 80143ba:	4293      	cmp	r3, r2
 80143bc:	d130      	bne.n	8014420 <UART_SetConfig+0x1fc>
 80143be:	4b67      	ldr	r3, [pc, #412]	@ (801455c <UART_SetConfig+0x338>)
 80143c0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80143c2:	f003 0307 	and.w	r3, r3, #7
 80143c6:	2b05      	cmp	r3, #5
 80143c8:	d826      	bhi.n	8014418 <UART_SetConfig+0x1f4>
 80143ca:	a201      	add	r2, pc, #4	@ (adr r2, 80143d0 <UART_SetConfig+0x1ac>)
 80143cc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80143d0:	080143e9 	.word	0x080143e9
 80143d4:	080143f1 	.word	0x080143f1
 80143d8:	080143f9 	.word	0x080143f9
 80143dc:	08014401 	.word	0x08014401
 80143e0:	08014409 	.word	0x08014409
 80143e4:	08014411 	.word	0x08014411
 80143e8:	2300      	movs	r3, #0
 80143ea:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80143ee:	e2f0      	b.n	80149d2 <UART_SetConfig+0x7ae>
 80143f0:	2304      	movs	r3, #4
 80143f2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80143f6:	e2ec      	b.n	80149d2 <UART_SetConfig+0x7ae>
 80143f8:	2308      	movs	r3, #8
 80143fa:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80143fe:	e2e8      	b.n	80149d2 <UART_SetConfig+0x7ae>
 8014400:	2310      	movs	r3, #16
 8014402:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8014406:	e2e4      	b.n	80149d2 <UART_SetConfig+0x7ae>
 8014408:	2320      	movs	r3, #32
 801440a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 801440e:	e2e0      	b.n	80149d2 <UART_SetConfig+0x7ae>
 8014410:	2340      	movs	r3, #64	@ 0x40
 8014412:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8014416:	e2dc      	b.n	80149d2 <UART_SetConfig+0x7ae>
 8014418:	2380      	movs	r3, #128	@ 0x80
 801441a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 801441e:	e2d8      	b.n	80149d2 <UART_SetConfig+0x7ae>
 8014420:	697b      	ldr	r3, [r7, #20]
 8014422:	681b      	ldr	r3, [r3, #0]
 8014424:	4a4f      	ldr	r2, [pc, #316]	@ (8014564 <UART_SetConfig+0x340>)
 8014426:	4293      	cmp	r3, r2
 8014428:	d130      	bne.n	801448c <UART_SetConfig+0x268>
 801442a:	4b4c      	ldr	r3, [pc, #304]	@ (801455c <UART_SetConfig+0x338>)
 801442c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 801442e:	f003 0307 	and.w	r3, r3, #7
 8014432:	2b05      	cmp	r3, #5
 8014434:	d826      	bhi.n	8014484 <UART_SetConfig+0x260>
 8014436:	a201      	add	r2, pc, #4	@ (adr r2, 801443c <UART_SetConfig+0x218>)
 8014438:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801443c:	08014455 	.word	0x08014455
 8014440:	0801445d 	.word	0x0801445d
 8014444:	08014465 	.word	0x08014465
 8014448:	0801446d 	.word	0x0801446d
 801444c:	08014475 	.word	0x08014475
 8014450:	0801447d 	.word	0x0801447d
 8014454:	2300      	movs	r3, #0
 8014456:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 801445a:	e2ba      	b.n	80149d2 <UART_SetConfig+0x7ae>
 801445c:	2304      	movs	r3, #4
 801445e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8014462:	e2b6      	b.n	80149d2 <UART_SetConfig+0x7ae>
 8014464:	2308      	movs	r3, #8
 8014466:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 801446a:	e2b2      	b.n	80149d2 <UART_SetConfig+0x7ae>
 801446c:	2310      	movs	r3, #16
 801446e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8014472:	e2ae      	b.n	80149d2 <UART_SetConfig+0x7ae>
 8014474:	2320      	movs	r3, #32
 8014476:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 801447a:	e2aa      	b.n	80149d2 <UART_SetConfig+0x7ae>
 801447c:	2340      	movs	r3, #64	@ 0x40
 801447e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8014482:	e2a6      	b.n	80149d2 <UART_SetConfig+0x7ae>
 8014484:	2380      	movs	r3, #128	@ 0x80
 8014486:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 801448a:	e2a2      	b.n	80149d2 <UART_SetConfig+0x7ae>
 801448c:	697b      	ldr	r3, [r7, #20]
 801448e:	681b      	ldr	r3, [r3, #0]
 8014490:	4a35      	ldr	r2, [pc, #212]	@ (8014568 <UART_SetConfig+0x344>)
 8014492:	4293      	cmp	r3, r2
 8014494:	d130      	bne.n	80144f8 <UART_SetConfig+0x2d4>
 8014496:	4b31      	ldr	r3, [pc, #196]	@ (801455c <UART_SetConfig+0x338>)
 8014498:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 801449a:	f003 0307 	and.w	r3, r3, #7
 801449e:	2b05      	cmp	r3, #5
 80144a0:	d826      	bhi.n	80144f0 <UART_SetConfig+0x2cc>
 80144a2:	a201      	add	r2, pc, #4	@ (adr r2, 80144a8 <UART_SetConfig+0x284>)
 80144a4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80144a8:	080144c1 	.word	0x080144c1
 80144ac:	080144c9 	.word	0x080144c9
 80144b0:	080144d1 	.word	0x080144d1
 80144b4:	080144d9 	.word	0x080144d9
 80144b8:	080144e1 	.word	0x080144e1
 80144bc:	080144e9 	.word	0x080144e9
 80144c0:	2300      	movs	r3, #0
 80144c2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80144c6:	e284      	b.n	80149d2 <UART_SetConfig+0x7ae>
 80144c8:	2304      	movs	r3, #4
 80144ca:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80144ce:	e280      	b.n	80149d2 <UART_SetConfig+0x7ae>
 80144d0:	2308      	movs	r3, #8
 80144d2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80144d6:	e27c      	b.n	80149d2 <UART_SetConfig+0x7ae>
 80144d8:	2310      	movs	r3, #16
 80144da:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80144de:	e278      	b.n	80149d2 <UART_SetConfig+0x7ae>
 80144e0:	2320      	movs	r3, #32
 80144e2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80144e6:	e274      	b.n	80149d2 <UART_SetConfig+0x7ae>
 80144e8:	2340      	movs	r3, #64	@ 0x40
 80144ea:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80144ee:	e270      	b.n	80149d2 <UART_SetConfig+0x7ae>
 80144f0:	2380      	movs	r3, #128	@ 0x80
 80144f2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80144f6:	e26c      	b.n	80149d2 <UART_SetConfig+0x7ae>
 80144f8:	697b      	ldr	r3, [r7, #20]
 80144fa:	681b      	ldr	r3, [r3, #0]
 80144fc:	4a1b      	ldr	r2, [pc, #108]	@ (801456c <UART_SetConfig+0x348>)
 80144fe:	4293      	cmp	r3, r2
 8014500:	d142      	bne.n	8014588 <UART_SetConfig+0x364>
 8014502:	4b16      	ldr	r3, [pc, #88]	@ (801455c <UART_SetConfig+0x338>)
 8014504:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8014506:	f003 0307 	and.w	r3, r3, #7
 801450a:	2b05      	cmp	r3, #5
 801450c:	d838      	bhi.n	8014580 <UART_SetConfig+0x35c>
 801450e:	a201      	add	r2, pc, #4	@ (adr r2, 8014514 <UART_SetConfig+0x2f0>)
 8014510:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8014514:	0801452d 	.word	0x0801452d
 8014518:	08014535 	.word	0x08014535
 801451c:	0801453d 	.word	0x0801453d
 8014520:	08014545 	.word	0x08014545
 8014524:	08014571 	.word	0x08014571
 8014528:	08014579 	.word	0x08014579
 801452c:	2300      	movs	r3, #0
 801452e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8014532:	e24e      	b.n	80149d2 <UART_SetConfig+0x7ae>
 8014534:	2304      	movs	r3, #4
 8014536:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 801453a:	e24a      	b.n	80149d2 <UART_SetConfig+0x7ae>
 801453c:	2308      	movs	r3, #8
 801453e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8014542:	e246      	b.n	80149d2 <UART_SetConfig+0x7ae>
 8014544:	2310      	movs	r3, #16
 8014546:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 801454a:	e242      	b.n	80149d2 <UART_SetConfig+0x7ae>
 801454c:	cfff69f3 	.word	0xcfff69f3
 8014550:	58000c00 	.word	0x58000c00
 8014554:	11fff4ff 	.word	0x11fff4ff
 8014558:	40011000 	.word	0x40011000
 801455c:	58024400 	.word	0x58024400
 8014560:	40004400 	.word	0x40004400
 8014564:	40004800 	.word	0x40004800
 8014568:	40004c00 	.word	0x40004c00
 801456c:	40005000 	.word	0x40005000
 8014570:	2320      	movs	r3, #32
 8014572:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8014576:	e22c      	b.n	80149d2 <UART_SetConfig+0x7ae>
 8014578:	2340      	movs	r3, #64	@ 0x40
 801457a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 801457e:	e228      	b.n	80149d2 <UART_SetConfig+0x7ae>
 8014580:	2380      	movs	r3, #128	@ 0x80
 8014582:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8014586:	e224      	b.n	80149d2 <UART_SetConfig+0x7ae>
 8014588:	697b      	ldr	r3, [r7, #20]
 801458a:	681b      	ldr	r3, [r3, #0]
 801458c:	4ab1      	ldr	r2, [pc, #708]	@ (8014854 <UART_SetConfig+0x630>)
 801458e:	4293      	cmp	r3, r2
 8014590:	d176      	bne.n	8014680 <UART_SetConfig+0x45c>
 8014592:	4bb1      	ldr	r3, [pc, #708]	@ (8014858 <UART_SetConfig+0x634>)
 8014594:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8014596:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 801459a:	2b28      	cmp	r3, #40	@ 0x28
 801459c:	d86c      	bhi.n	8014678 <UART_SetConfig+0x454>
 801459e:	a201      	add	r2, pc, #4	@ (adr r2, 80145a4 <UART_SetConfig+0x380>)
 80145a0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80145a4:	08014649 	.word	0x08014649
 80145a8:	08014679 	.word	0x08014679
 80145ac:	08014679 	.word	0x08014679
 80145b0:	08014679 	.word	0x08014679
 80145b4:	08014679 	.word	0x08014679
 80145b8:	08014679 	.word	0x08014679
 80145bc:	08014679 	.word	0x08014679
 80145c0:	08014679 	.word	0x08014679
 80145c4:	08014651 	.word	0x08014651
 80145c8:	08014679 	.word	0x08014679
 80145cc:	08014679 	.word	0x08014679
 80145d0:	08014679 	.word	0x08014679
 80145d4:	08014679 	.word	0x08014679
 80145d8:	08014679 	.word	0x08014679
 80145dc:	08014679 	.word	0x08014679
 80145e0:	08014679 	.word	0x08014679
 80145e4:	08014659 	.word	0x08014659
 80145e8:	08014679 	.word	0x08014679
 80145ec:	08014679 	.word	0x08014679
 80145f0:	08014679 	.word	0x08014679
 80145f4:	08014679 	.word	0x08014679
 80145f8:	08014679 	.word	0x08014679
 80145fc:	08014679 	.word	0x08014679
 8014600:	08014679 	.word	0x08014679
 8014604:	08014661 	.word	0x08014661
 8014608:	08014679 	.word	0x08014679
 801460c:	08014679 	.word	0x08014679
 8014610:	08014679 	.word	0x08014679
 8014614:	08014679 	.word	0x08014679
 8014618:	08014679 	.word	0x08014679
 801461c:	08014679 	.word	0x08014679
 8014620:	08014679 	.word	0x08014679
 8014624:	08014669 	.word	0x08014669
 8014628:	08014679 	.word	0x08014679
 801462c:	08014679 	.word	0x08014679
 8014630:	08014679 	.word	0x08014679
 8014634:	08014679 	.word	0x08014679
 8014638:	08014679 	.word	0x08014679
 801463c:	08014679 	.word	0x08014679
 8014640:	08014679 	.word	0x08014679
 8014644:	08014671 	.word	0x08014671
 8014648:	2301      	movs	r3, #1
 801464a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 801464e:	e1c0      	b.n	80149d2 <UART_SetConfig+0x7ae>
 8014650:	2304      	movs	r3, #4
 8014652:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8014656:	e1bc      	b.n	80149d2 <UART_SetConfig+0x7ae>
 8014658:	2308      	movs	r3, #8
 801465a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 801465e:	e1b8      	b.n	80149d2 <UART_SetConfig+0x7ae>
 8014660:	2310      	movs	r3, #16
 8014662:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8014666:	e1b4      	b.n	80149d2 <UART_SetConfig+0x7ae>
 8014668:	2320      	movs	r3, #32
 801466a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 801466e:	e1b0      	b.n	80149d2 <UART_SetConfig+0x7ae>
 8014670:	2340      	movs	r3, #64	@ 0x40
 8014672:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8014676:	e1ac      	b.n	80149d2 <UART_SetConfig+0x7ae>
 8014678:	2380      	movs	r3, #128	@ 0x80
 801467a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 801467e:	e1a8      	b.n	80149d2 <UART_SetConfig+0x7ae>
 8014680:	697b      	ldr	r3, [r7, #20]
 8014682:	681b      	ldr	r3, [r3, #0]
 8014684:	4a75      	ldr	r2, [pc, #468]	@ (801485c <UART_SetConfig+0x638>)
 8014686:	4293      	cmp	r3, r2
 8014688:	d130      	bne.n	80146ec <UART_SetConfig+0x4c8>
 801468a:	4b73      	ldr	r3, [pc, #460]	@ (8014858 <UART_SetConfig+0x634>)
 801468c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 801468e:	f003 0307 	and.w	r3, r3, #7
 8014692:	2b05      	cmp	r3, #5
 8014694:	d826      	bhi.n	80146e4 <UART_SetConfig+0x4c0>
 8014696:	a201      	add	r2, pc, #4	@ (adr r2, 801469c <UART_SetConfig+0x478>)
 8014698:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801469c:	080146b5 	.word	0x080146b5
 80146a0:	080146bd 	.word	0x080146bd
 80146a4:	080146c5 	.word	0x080146c5
 80146a8:	080146cd 	.word	0x080146cd
 80146ac:	080146d5 	.word	0x080146d5
 80146b0:	080146dd 	.word	0x080146dd
 80146b4:	2300      	movs	r3, #0
 80146b6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80146ba:	e18a      	b.n	80149d2 <UART_SetConfig+0x7ae>
 80146bc:	2304      	movs	r3, #4
 80146be:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80146c2:	e186      	b.n	80149d2 <UART_SetConfig+0x7ae>
 80146c4:	2308      	movs	r3, #8
 80146c6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80146ca:	e182      	b.n	80149d2 <UART_SetConfig+0x7ae>
 80146cc:	2310      	movs	r3, #16
 80146ce:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80146d2:	e17e      	b.n	80149d2 <UART_SetConfig+0x7ae>
 80146d4:	2320      	movs	r3, #32
 80146d6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80146da:	e17a      	b.n	80149d2 <UART_SetConfig+0x7ae>
 80146dc:	2340      	movs	r3, #64	@ 0x40
 80146de:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80146e2:	e176      	b.n	80149d2 <UART_SetConfig+0x7ae>
 80146e4:	2380      	movs	r3, #128	@ 0x80
 80146e6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80146ea:	e172      	b.n	80149d2 <UART_SetConfig+0x7ae>
 80146ec:	697b      	ldr	r3, [r7, #20]
 80146ee:	681b      	ldr	r3, [r3, #0]
 80146f0:	4a5b      	ldr	r2, [pc, #364]	@ (8014860 <UART_SetConfig+0x63c>)
 80146f2:	4293      	cmp	r3, r2
 80146f4:	d130      	bne.n	8014758 <UART_SetConfig+0x534>
 80146f6:	4b58      	ldr	r3, [pc, #352]	@ (8014858 <UART_SetConfig+0x634>)
 80146f8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80146fa:	f003 0307 	and.w	r3, r3, #7
 80146fe:	2b05      	cmp	r3, #5
 8014700:	d826      	bhi.n	8014750 <UART_SetConfig+0x52c>
 8014702:	a201      	add	r2, pc, #4	@ (adr r2, 8014708 <UART_SetConfig+0x4e4>)
 8014704:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8014708:	08014721 	.word	0x08014721
 801470c:	08014729 	.word	0x08014729
 8014710:	08014731 	.word	0x08014731
 8014714:	08014739 	.word	0x08014739
 8014718:	08014741 	.word	0x08014741
 801471c:	08014749 	.word	0x08014749
 8014720:	2300      	movs	r3, #0
 8014722:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8014726:	e154      	b.n	80149d2 <UART_SetConfig+0x7ae>
 8014728:	2304      	movs	r3, #4
 801472a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 801472e:	e150      	b.n	80149d2 <UART_SetConfig+0x7ae>
 8014730:	2308      	movs	r3, #8
 8014732:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8014736:	e14c      	b.n	80149d2 <UART_SetConfig+0x7ae>
 8014738:	2310      	movs	r3, #16
 801473a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 801473e:	e148      	b.n	80149d2 <UART_SetConfig+0x7ae>
 8014740:	2320      	movs	r3, #32
 8014742:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8014746:	e144      	b.n	80149d2 <UART_SetConfig+0x7ae>
 8014748:	2340      	movs	r3, #64	@ 0x40
 801474a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 801474e:	e140      	b.n	80149d2 <UART_SetConfig+0x7ae>
 8014750:	2380      	movs	r3, #128	@ 0x80
 8014752:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8014756:	e13c      	b.n	80149d2 <UART_SetConfig+0x7ae>
 8014758:	697b      	ldr	r3, [r7, #20]
 801475a:	681b      	ldr	r3, [r3, #0]
 801475c:	4a41      	ldr	r2, [pc, #260]	@ (8014864 <UART_SetConfig+0x640>)
 801475e:	4293      	cmp	r3, r2
 8014760:	f040 8082 	bne.w	8014868 <UART_SetConfig+0x644>
 8014764:	4b3c      	ldr	r3, [pc, #240]	@ (8014858 <UART_SetConfig+0x634>)
 8014766:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8014768:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 801476c:	2b28      	cmp	r3, #40	@ 0x28
 801476e:	d86d      	bhi.n	801484c <UART_SetConfig+0x628>
 8014770:	a201      	add	r2, pc, #4	@ (adr r2, 8014778 <UART_SetConfig+0x554>)
 8014772:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8014776:	bf00      	nop
 8014778:	0801481d 	.word	0x0801481d
 801477c:	0801484d 	.word	0x0801484d
 8014780:	0801484d 	.word	0x0801484d
 8014784:	0801484d 	.word	0x0801484d
 8014788:	0801484d 	.word	0x0801484d
 801478c:	0801484d 	.word	0x0801484d
 8014790:	0801484d 	.word	0x0801484d
 8014794:	0801484d 	.word	0x0801484d
 8014798:	08014825 	.word	0x08014825
 801479c:	0801484d 	.word	0x0801484d
 80147a0:	0801484d 	.word	0x0801484d
 80147a4:	0801484d 	.word	0x0801484d
 80147a8:	0801484d 	.word	0x0801484d
 80147ac:	0801484d 	.word	0x0801484d
 80147b0:	0801484d 	.word	0x0801484d
 80147b4:	0801484d 	.word	0x0801484d
 80147b8:	0801482d 	.word	0x0801482d
 80147bc:	0801484d 	.word	0x0801484d
 80147c0:	0801484d 	.word	0x0801484d
 80147c4:	0801484d 	.word	0x0801484d
 80147c8:	0801484d 	.word	0x0801484d
 80147cc:	0801484d 	.word	0x0801484d
 80147d0:	0801484d 	.word	0x0801484d
 80147d4:	0801484d 	.word	0x0801484d
 80147d8:	08014835 	.word	0x08014835
 80147dc:	0801484d 	.word	0x0801484d
 80147e0:	0801484d 	.word	0x0801484d
 80147e4:	0801484d 	.word	0x0801484d
 80147e8:	0801484d 	.word	0x0801484d
 80147ec:	0801484d 	.word	0x0801484d
 80147f0:	0801484d 	.word	0x0801484d
 80147f4:	0801484d 	.word	0x0801484d
 80147f8:	0801483d 	.word	0x0801483d
 80147fc:	0801484d 	.word	0x0801484d
 8014800:	0801484d 	.word	0x0801484d
 8014804:	0801484d 	.word	0x0801484d
 8014808:	0801484d 	.word	0x0801484d
 801480c:	0801484d 	.word	0x0801484d
 8014810:	0801484d 	.word	0x0801484d
 8014814:	0801484d 	.word	0x0801484d
 8014818:	08014845 	.word	0x08014845
 801481c:	2301      	movs	r3, #1
 801481e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8014822:	e0d6      	b.n	80149d2 <UART_SetConfig+0x7ae>
 8014824:	2304      	movs	r3, #4
 8014826:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 801482a:	e0d2      	b.n	80149d2 <UART_SetConfig+0x7ae>
 801482c:	2308      	movs	r3, #8
 801482e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8014832:	e0ce      	b.n	80149d2 <UART_SetConfig+0x7ae>
 8014834:	2310      	movs	r3, #16
 8014836:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 801483a:	e0ca      	b.n	80149d2 <UART_SetConfig+0x7ae>
 801483c:	2320      	movs	r3, #32
 801483e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8014842:	e0c6      	b.n	80149d2 <UART_SetConfig+0x7ae>
 8014844:	2340      	movs	r3, #64	@ 0x40
 8014846:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 801484a:	e0c2      	b.n	80149d2 <UART_SetConfig+0x7ae>
 801484c:	2380      	movs	r3, #128	@ 0x80
 801484e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8014852:	e0be      	b.n	80149d2 <UART_SetConfig+0x7ae>
 8014854:	40011400 	.word	0x40011400
 8014858:	58024400 	.word	0x58024400
 801485c:	40007800 	.word	0x40007800
 8014860:	40007c00 	.word	0x40007c00
 8014864:	40011800 	.word	0x40011800
 8014868:	697b      	ldr	r3, [r7, #20]
 801486a:	681b      	ldr	r3, [r3, #0]
 801486c:	4aad      	ldr	r2, [pc, #692]	@ (8014b24 <UART_SetConfig+0x900>)
 801486e:	4293      	cmp	r3, r2
 8014870:	d176      	bne.n	8014960 <UART_SetConfig+0x73c>
 8014872:	4bad      	ldr	r3, [pc, #692]	@ (8014b28 <UART_SetConfig+0x904>)
 8014874:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8014876:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 801487a:	2b28      	cmp	r3, #40	@ 0x28
 801487c:	d86c      	bhi.n	8014958 <UART_SetConfig+0x734>
 801487e:	a201      	add	r2, pc, #4	@ (adr r2, 8014884 <UART_SetConfig+0x660>)
 8014880:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8014884:	08014929 	.word	0x08014929
 8014888:	08014959 	.word	0x08014959
 801488c:	08014959 	.word	0x08014959
 8014890:	08014959 	.word	0x08014959
 8014894:	08014959 	.word	0x08014959
 8014898:	08014959 	.word	0x08014959
 801489c:	08014959 	.word	0x08014959
 80148a0:	08014959 	.word	0x08014959
 80148a4:	08014931 	.word	0x08014931
 80148a8:	08014959 	.word	0x08014959
 80148ac:	08014959 	.word	0x08014959
 80148b0:	08014959 	.word	0x08014959
 80148b4:	08014959 	.word	0x08014959
 80148b8:	08014959 	.word	0x08014959
 80148bc:	08014959 	.word	0x08014959
 80148c0:	08014959 	.word	0x08014959
 80148c4:	08014939 	.word	0x08014939
 80148c8:	08014959 	.word	0x08014959
 80148cc:	08014959 	.word	0x08014959
 80148d0:	08014959 	.word	0x08014959
 80148d4:	08014959 	.word	0x08014959
 80148d8:	08014959 	.word	0x08014959
 80148dc:	08014959 	.word	0x08014959
 80148e0:	08014959 	.word	0x08014959
 80148e4:	08014941 	.word	0x08014941
 80148e8:	08014959 	.word	0x08014959
 80148ec:	08014959 	.word	0x08014959
 80148f0:	08014959 	.word	0x08014959
 80148f4:	08014959 	.word	0x08014959
 80148f8:	08014959 	.word	0x08014959
 80148fc:	08014959 	.word	0x08014959
 8014900:	08014959 	.word	0x08014959
 8014904:	08014949 	.word	0x08014949
 8014908:	08014959 	.word	0x08014959
 801490c:	08014959 	.word	0x08014959
 8014910:	08014959 	.word	0x08014959
 8014914:	08014959 	.word	0x08014959
 8014918:	08014959 	.word	0x08014959
 801491c:	08014959 	.word	0x08014959
 8014920:	08014959 	.word	0x08014959
 8014924:	08014951 	.word	0x08014951
 8014928:	2301      	movs	r3, #1
 801492a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 801492e:	e050      	b.n	80149d2 <UART_SetConfig+0x7ae>
 8014930:	2304      	movs	r3, #4
 8014932:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8014936:	e04c      	b.n	80149d2 <UART_SetConfig+0x7ae>
 8014938:	2308      	movs	r3, #8
 801493a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 801493e:	e048      	b.n	80149d2 <UART_SetConfig+0x7ae>
 8014940:	2310      	movs	r3, #16
 8014942:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8014946:	e044      	b.n	80149d2 <UART_SetConfig+0x7ae>
 8014948:	2320      	movs	r3, #32
 801494a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 801494e:	e040      	b.n	80149d2 <UART_SetConfig+0x7ae>
 8014950:	2340      	movs	r3, #64	@ 0x40
 8014952:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8014956:	e03c      	b.n	80149d2 <UART_SetConfig+0x7ae>
 8014958:	2380      	movs	r3, #128	@ 0x80
 801495a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 801495e:	e038      	b.n	80149d2 <UART_SetConfig+0x7ae>
 8014960:	697b      	ldr	r3, [r7, #20]
 8014962:	681b      	ldr	r3, [r3, #0]
 8014964:	4a71      	ldr	r2, [pc, #452]	@ (8014b2c <UART_SetConfig+0x908>)
 8014966:	4293      	cmp	r3, r2
 8014968:	d130      	bne.n	80149cc <UART_SetConfig+0x7a8>
 801496a:	4b6f      	ldr	r3, [pc, #444]	@ (8014b28 <UART_SetConfig+0x904>)
 801496c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 801496e:	f003 0307 	and.w	r3, r3, #7
 8014972:	2b05      	cmp	r3, #5
 8014974:	d826      	bhi.n	80149c4 <UART_SetConfig+0x7a0>
 8014976:	a201      	add	r2, pc, #4	@ (adr r2, 801497c <UART_SetConfig+0x758>)
 8014978:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801497c:	08014995 	.word	0x08014995
 8014980:	0801499d 	.word	0x0801499d
 8014984:	080149a5 	.word	0x080149a5
 8014988:	080149ad 	.word	0x080149ad
 801498c:	080149b5 	.word	0x080149b5
 8014990:	080149bd 	.word	0x080149bd
 8014994:	2302      	movs	r3, #2
 8014996:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 801499a:	e01a      	b.n	80149d2 <UART_SetConfig+0x7ae>
 801499c:	2304      	movs	r3, #4
 801499e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80149a2:	e016      	b.n	80149d2 <UART_SetConfig+0x7ae>
 80149a4:	2308      	movs	r3, #8
 80149a6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80149aa:	e012      	b.n	80149d2 <UART_SetConfig+0x7ae>
 80149ac:	2310      	movs	r3, #16
 80149ae:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80149b2:	e00e      	b.n	80149d2 <UART_SetConfig+0x7ae>
 80149b4:	2320      	movs	r3, #32
 80149b6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80149ba:	e00a      	b.n	80149d2 <UART_SetConfig+0x7ae>
 80149bc:	2340      	movs	r3, #64	@ 0x40
 80149be:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80149c2:	e006      	b.n	80149d2 <UART_SetConfig+0x7ae>
 80149c4:	2380      	movs	r3, #128	@ 0x80
 80149c6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80149ca:	e002      	b.n	80149d2 <UART_SetConfig+0x7ae>
 80149cc:	2380      	movs	r3, #128	@ 0x80
 80149ce:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 80149d2:	697b      	ldr	r3, [r7, #20]
 80149d4:	681b      	ldr	r3, [r3, #0]
 80149d6:	4a55      	ldr	r2, [pc, #340]	@ (8014b2c <UART_SetConfig+0x908>)
 80149d8:	4293      	cmp	r3, r2
 80149da:	f040 80f8 	bne.w	8014bce <UART_SetConfig+0x9aa>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 80149de:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 80149e2:	2b20      	cmp	r3, #32
 80149e4:	dc46      	bgt.n	8014a74 <UART_SetConfig+0x850>
 80149e6:	2b02      	cmp	r3, #2
 80149e8:	db75      	blt.n	8014ad6 <UART_SetConfig+0x8b2>
 80149ea:	3b02      	subs	r3, #2
 80149ec:	2b1e      	cmp	r3, #30
 80149ee:	d872      	bhi.n	8014ad6 <UART_SetConfig+0x8b2>
 80149f0:	a201      	add	r2, pc, #4	@ (adr r2, 80149f8 <UART_SetConfig+0x7d4>)
 80149f2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80149f6:	bf00      	nop
 80149f8:	08014a7b 	.word	0x08014a7b
 80149fc:	08014ad7 	.word	0x08014ad7
 8014a00:	08014a83 	.word	0x08014a83
 8014a04:	08014ad7 	.word	0x08014ad7
 8014a08:	08014ad7 	.word	0x08014ad7
 8014a0c:	08014ad7 	.word	0x08014ad7
 8014a10:	08014a93 	.word	0x08014a93
 8014a14:	08014ad7 	.word	0x08014ad7
 8014a18:	08014ad7 	.word	0x08014ad7
 8014a1c:	08014ad7 	.word	0x08014ad7
 8014a20:	08014ad7 	.word	0x08014ad7
 8014a24:	08014ad7 	.word	0x08014ad7
 8014a28:	08014ad7 	.word	0x08014ad7
 8014a2c:	08014ad7 	.word	0x08014ad7
 8014a30:	08014aa3 	.word	0x08014aa3
 8014a34:	08014ad7 	.word	0x08014ad7
 8014a38:	08014ad7 	.word	0x08014ad7
 8014a3c:	08014ad7 	.word	0x08014ad7
 8014a40:	08014ad7 	.word	0x08014ad7
 8014a44:	08014ad7 	.word	0x08014ad7
 8014a48:	08014ad7 	.word	0x08014ad7
 8014a4c:	08014ad7 	.word	0x08014ad7
 8014a50:	08014ad7 	.word	0x08014ad7
 8014a54:	08014ad7 	.word	0x08014ad7
 8014a58:	08014ad7 	.word	0x08014ad7
 8014a5c:	08014ad7 	.word	0x08014ad7
 8014a60:	08014ad7 	.word	0x08014ad7
 8014a64:	08014ad7 	.word	0x08014ad7
 8014a68:	08014ad7 	.word	0x08014ad7
 8014a6c:	08014ad7 	.word	0x08014ad7
 8014a70:	08014ac9 	.word	0x08014ac9
 8014a74:	2b40      	cmp	r3, #64	@ 0x40
 8014a76:	d02a      	beq.n	8014ace <UART_SetConfig+0x8aa>
 8014a78:	e02d      	b.n	8014ad6 <UART_SetConfig+0x8b2>
    {
      case UART_CLOCKSOURCE_D3PCLK1:
        pclk = HAL_RCCEx_GetD3PCLK1Freq();
 8014a7a:	f7fc fcd3 	bl	8011424 <HAL_RCCEx_GetD3PCLK1Freq>
 8014a7e:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8014a80:	e02f      	b.n	8014ae2 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8014a82:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8014a86:	4618      	mov	r0, r3
 8014a88:	f7fc fce2 	bl	8011450 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 8014a8c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8014a8e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8014a90:	e027      	b.n	8014ae2 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8014a92:	f107 0318 	add.w	r3, r7, #24
 8014a96:	4618      	mov	r0, r3
 8014a98:	f7fc fe2e 	bl	80116f8 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 8014a9c:	69fb      	ldr	r3, [r7, #28]
 8014a9e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8014aa0:	e01f      	b.n	8014ae2 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8014aa2:	4b21      	ldr	r3, [pc, #132]	@ (8014b28 <UART_SetConfig+0x904>)
 8014aa4:	681b      	ldr	r3, [r3, #0]
 8014aa6:	f003 0320 	and.w	r3, r3, #32
 8014aaa:	2b00      	cmp	r3, #0
 8014aac:	d009      	beq.n	8014ac2 <UART_SetConfig+0x89e>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 8014aae:	4b1e      	ldr	r3, [pc, #120]	@ (8014b28 <UART_SetConfig+0x904>)
 8014ab0:	681b      	ldr	r3, [r3, #0]
 8014ab2:	08db      	lsrs	r3, r3, #3
 8014ab4:	f003 0303 	and.w	r3, r3, #3
 8014ab8:	4a1d      	ldr	r2, [pc, #116]	@ (8014b30 <UART_SetConfig+0x90c>)
 8014aba:	fa22 f303 	lsr.w	r3, r2, r3
 8014abe:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8014ac0:	e00f      	b.n	8014ae2 <UART_SetConfig+0x8be>
          pclk = (uint32_t) HSI_VALUE;
 8014ac2:	4b1b      	ldr	r3, [pc, #108]	@ (8014b30 <UART_SetConfig+0x90c>)
 8014ac4:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8014ac6:	e00c      	b.n	8014ae2 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 8014ac8:	4b1a      	ldr	r3, [pc, #104]	@ (8014b34 <UART_SetConfig+0x910>)
 8014aca:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8014acc:	e009      	b.n	8014ae2 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8014ace:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8014ad2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8014ad4:	e005      	b.n	8014ae2 <UART_SetConfig+0x8be>
      default:
        pclk = 0U;
 8014ad6:	2300      	movs	r3, #0
 8014ad8:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 8014ada:	2301      	movs	r3, #1
 8014adc:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 8014ae0:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8014ae2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8014ae4:	2b00      	cmp	r3, #0
 8014ae6:	f000 81ee 	beq.w	8014ec6 <UART_SetConfig+0xca2>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8014aea:	697b      	ldr	r3, [r7, #20]
 8014aec:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8014aee:	4a12      	ldr	r2, [pc, #72]	@ (8014b38 <UART_SetConfig+0x914>)
 8014af0:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8014af4:	461a      	mov	r2, r3
 8014af6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8014af8:	fbb3 f3f2 	udiv	r3, r3, r2
 8014afc:	633b      	str	r3, [r7, #48]	@ 0x30

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8014afe:	697b      	ldr	r3, [r7, #20]
 8014b00:	685a      	ldr	r2, [r3, #4]
 8014b02:	4613      	mov	r3, r2
 8014b04:	005b      	lsls	r3, r3, #1
 8014b06:	4413      	add	r3, r2
 8014b08:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8014b0a:	429a      	cmp	r2, r3
 8014b0c:	d305      	bcc.n	8014b1a <UART_SetConfig+0x8f6>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 8014b0e:	697b      	ldr	r3, [r7, #20]
 8014b10:	685b      	ldr	r3, [r3, #4]
 8014b12:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8014b14:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8014b16:	429a      	cmp	r2, r3
 8014b18:	d910      	bls.n	8014b3c <UART_SetConfig+0x918>
      {
        ret = HAL_ERROR;
 8014b1a:	2301      	movs	r3, #1
 8014b1c:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 8014b20:	e1d1      	b.n	8014ec6 <UART_SetConfig+0xca2>
 8014b22:	bf00      	nop
 8014b24:	40011c00 	.word	0x40011c00
 8014b28:	58024400 	.word	0x58024400
 8014b2c:	58000c00 	.word	0x58000c00
 8014b30:	03d09000 	.word	0x03d09000
 8014b34:	003d0900 	.word	0x003d0900
 8014b38:	0801fd40 	.word	0x0801fd40
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8014b3c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8014b3e:	2200      	movs	r2, #0
 8014b40:	60bb      	str	r3, [r7, #8]
 8014b42:	60fa      	str	r2, [r7, #12]
 8014b44:	697b      	ldr	r3, [r7, #20]
 8014b46:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8014b48:	4ac0      	ldr	r2, [pc, #768]	@ (8014e4c <UART_SetConfig+0xc28>)
 8014b4a:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8014b4e:	b29b      	uxth	r3, r3
 8014b50:	2200      	movs	r2, #0
 8014b52:	603b      	str	r3, [r7, #0]
 8014b54:	607a      	str	r2, [r7, #4]
 8014b56:	e9d7 2300 	ldrd	r2, r3, [r7]
 8014b5a:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8014b5e:	f7eb fdfb 	bl	8000758 <__aeabi_uldivmod>
 8014b62:	4602      	mov	r2, r0
 8014b64:	460b      	mov	r3, r1
 8014b66:	4610      	mov	r0, r2
 8014b68:	4619      	mov	r1, r3
 8014b6a:	f04f 0200 	mov.w	r2, #0
 8014b6e:	f04f 0300 	mov.w	r3, #0
 8014b72:	020b      	lsls	r3, r1, #8
 8014b74:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 8014b78:	0202      	lsls	r2, r0, #8
 8014b7a:	6979      	ldr	r1, [r7, #20]
 8014b7c:	6849      	ldr	r1, [r1, #4]
 8014b7e:	0849      	lsrs	r1, r1, #1
 8014b80:	2000      	movs	r0, #0
 8014b82:	460c      	mov	r4, r1
 8014b84:	4605      	mov	r5, r0
 8014b86:	eb12 0804 	adds.w	r8, r2, r4
 8014b8a:	eb43 0905 	adc.w	r9, r3, r5
 8014b8e:	697b      	ldr	r3, [r7, #20]
 8014b90:	685b      	ldr	r3, [r3, #4]
 8014b92:	2200      	movs	r2, #0
 8014b94:	469a      	mov	sl, r3
 8014b96:	4693      	mov	fp, r2
 8014b98:	4652      	mov	r2, sl
 8014b9a:	465b      	mov	r3, fp
 8014b9c:	4640      	mov	r0, r8
 8014b9e:	4649      	mov	r1, r9
 8014ba0:	f7eb fdda 	bl	8000758 <__aeabi_uldivmod>
 8014ba4:	4602      	mov	r2, r0
 8014ba6:	460b      	mov	r3, r1
 8014ba8:	4613      	mov	r3, r2
 8014baa:	63bb      	str	r3, [r7, #56]	@ 0x38
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8014bac:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8014bae:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8014bb2:	d308      	bcc.n	8014bc6 <UART_SetConfig+0x9a2>
 8014bb4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8014bb6:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8014bba:	d204      	bcs.n	8014bc6 <UART_SetConfig+0x9a2>
        {
          huart->Instance->BRR = usartdiv;
 8014bbc:	697b      	ldr	r3, [r7, #20]
 8014bbe:	681b      	ldr	r3, [r3, #0]
 8014bc0:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8014bc2:	60da      	str	r2, [r3, #12]
 8014bc4:	e17f      	b.n	8014ec6 <UART_SetConfig+0xca2>
        }
        else
        {
          ret = HAL_ERROR;
 8014bc6:	2301      	movs	r3, #1
 8014bc8:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 8014bcc:	e17b      	b.n	8014ec6 <UART_SetConfig+0xca2>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8014bce:	697b      	ldr	r3, [r7, #20]
 8014bd0:	69db      	ldr	r3, [r3, #28]
 8014bd2:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8014bd6:	f040 80bd 	bne.w	8014d54 <UART_SetConfig+0xb30>
  {
    switch (clocksource)
 8014bda:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 8014bde:	2b20      	cmp	r3, #32
 8014be0:	dc48      	bgt.n	8014c74 <UART_SetConfig+0xa50>
 8014be2:	2b00      	cmp	r3, #0
 8014be4:	db7b      	blt.n	8014cde <UART_SetConfig+0xaba>
 8014be6:	2b20      	cmp	r3, #32
 8014be8:	d879      	bhi.n	8014cde <UART_SetConfig+0xaba>
 8014bea:	a201      	add	r2, pc, #4	@ (adr r2, 8014bf0 <UART_SetConfig+0x9cc>)
 8014bec:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8014bf0:	08014c7b 	.word	0x08014c7b
 8014bf4:	08014c83 	.word	0x08014c83
 8014bf8:	08014cdf 	.word	0x08014cdf
 8014bfc:	08014cdf 	.word	0x08014cdf
 8014c00:	08014c8b 	.word	0x08014c8b
 8014c04:	08014cdf 	.word	0x08014cdf
 8014c08:	08014cdf 	.word	0x08014cdf
 8014c0c:	08014cdf 	.word	0x08014cdf
 8014c10:	08014c9b 	.word	0x08014c9b
 8014c14:	08014cdf 	.word	0x08014cdf
 8014c18:	08014cdf 	.word	0x08014cdf
 8014c1c:	08014cdf 	.word	0x08014cdf
 8014c20:	08014cdf 	.word	0x08014cdf
 8014c24:	08014cdf 	.word	0x08014cdf
 8014c28:	08014cdf 	.word	0x08014cdf
 8014c2c:	08014cdf 	.word	0x08014cdf
 8014c30:	08014cab 	.word	0x08014cab
 8014c34:	08014cdf 	.word	0x08014cdf
 8014c38:	08014cdf 	.word	0x08014cdf
 8014c3c:	08014cdf 	.word	0x08014cdf
 8014c40:	08014cdf 	.word	0x08014cdf
 8014c44:	08014cdf 	.word	0x08014cdf
 8014c48:	08014cdf 	.word	0x08014cdf
 8014c4c:	08014cdf 	.word	0x08014cdf
 8014c50:	08014cdf 	.word	0x08014cdf
 8014c54:	08014cdf 	.word	0x08014cdf
 8014c58:	08014cdf 	.word	0x08014cdf
 8014c5c:	08014cdf 	.word	0x08014cdf
 8014c60:	08014cdf 	.word	0x08014cdf
 8014c64:	08014cdf 	.word	0x08014cdf
 8014c68:	08014cdf 	.word	0x08014cdf
 8014c6c:	08014cdf 	.word	0x08014cdf
 8014c70:	08014cd1 	.word	0x08014cd1
 8014c74:	2b40      	cmp	r3, #64	@ 0x40
 8014c76:	d02e      	beq.n	8014cd6 <UART_SetConfig+0xab2>
 8014c78:	e031      	b.n	8014cde <UART_SetConfig+0xaba>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8014c7a:	f7fa fcf3 	bl	800f664 <HAL_RCC_GetPCLK1Freq>
 8014c7e:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8014c80:	e033      	b.n	8014cea <UART_SetConfig+0xac6>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8014c82:	f7fa fd05 	bl	800f690 <HAL_RCC_GetPCLK2Freq>
 8014c86:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8014c88:	e02f      	b.n	8014cea <UART_SetConfig+0xac6>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8014c8a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8014c8e:	4618      	mov	r0, r3
 8014c90:	f7fc fbde 	bl	8011450 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 8014c94:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8014c96:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8014c98:	e027      	b.n	8014cea <UART_SetConfig+0xac6>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8014c9a:	f107 0318 	add.w	r3, r7, #24
 8014c9e:	4618      	mov	r0, r3
 8014ca0:	f7fc fd2a 	bl	80116f8 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 8014ca4:	69fb      	ldr	r3, [r7, #28]
 8014ca6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8014ca8:	e01f      	b.n	8014cea <UART_SetConfig+0xac6>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8014caa:	4b69      	ldr	r3, [pc, #420]	@ (8014e50 <UART_SetConfig+0xc2c>)
 8014cac:	681b      	ldr	r3, [r3, #0]
 8014cae:	f003 0320 	and.w	r3, r3, #32
 8014cb2:	2b00      	cmp	r3, #0
 8014cb4:	d009      	beq.n	8014cca <UART_SetConfig+0xaa6>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 8014cb6:	4b66      	ldr	r3, [pc, #408]	@ (8014e50 <UART_SetConfig+0xc2c>)
 8014cb8:	681b      	ldr	r3, [r3, #0]
 8014cba:	08db      	lsrs	r3, r3, #3
 8014cbc:	f003 0303 	and.w	r3, r3, #3
 8014cc0:	4a64      	ldr	r2, [pc, #400]	@ (8014e54 <UART_SetConfig+0xc30>)
 8014cc2:	fa22 f303 	lsr.w	r3, r2, r3
 8014cc6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8014cc8:	e00f      	b.n	8014cea <UART_SetConfig+0xac6>
          pclk = (uint32_t) HSI_VALUE;
 8014cca:	4b62      	ldr	r3, [pc, #392]	@ (8014e54 <UART_SetConfig+0xc30>)
 8014ccc:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8014cce:	e00c      	b.n	8014cea <UART_SetConfig+0xac6>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 8014cd0:	4b61      	ldr	r3, [pc, #388]	@ (8014e58 <UART_SetConfig+0xc34>)
 8014cd2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8014cd4:	e009      	b.n	8014cea <UART_SetConfig+0xac6>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8014cd6:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8014cda:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8014cdc:	e005      	b.n	8014cea <UART_SetConfig+0xac6>
      default:
        pclk = 0U;
 8014cde:	2300      	movs	r3, #0
 8014ce0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 8014ce2:	2301      	movs	r3, #1
 8014ce4:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 8014ce8:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8014cea:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8014cec:	2b00      	cmp	r3, #0
 8014cee:	f000 80ea 	beq.w	8014ec6 <UART_SetConfig+0xca2>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8014cf2:	697b      	ldr	r3, [r7, #20]
 8014cf4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8014cf6:	4a55      	ldr	r2, [pc, #340]	@ (8014e4c <UART_SetConfig+0xc28>)
 8014cf8:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8014cfc:	461a      	mov	r2, r3
 8014cfe:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8014d00:	fbb3 f3f2 	udiv	r3, r3, r2
 8014d04:	005a      	lsls	r2, r3, #1
 8014d06:	697b      	ldr	r3, [r7, #20]
 8014d08:	685b      	ldr	r3, [r3, #4]
 8014d0a:	085b      	lsrs	r3, r3, #1
 8014d0c:	441a      	add	r2, r3
 8014d0e:	697b      	ldr	r3, [r7, #20]
 8014d10:	685b      	ldr	r3, [r3, #4]
 8014d12:	fbb2 f3f3 	udiv	r3, r2, r3
 8014d16:	63bb      	str	r3, [r7, #56]	@ 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8014d18:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8014d1a:	2b0f      	cmp	r3, #15
 8014d1c:	d916      	bls.n	8014d4c <UART_SetConfig+0xb28>
 8014d1e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8014d20:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8014d24:	d212      	bcs.n	8014d4c <UART_SetConfig+0xb28>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8014d26:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8014d28:	b29b      	uxth	r3, r3
 8014d2a:	f023 030f 	bic.w	r3, r3, #15
 8014d2e:	86fb      	strh	r3, [r7, #54]	@ 0x36
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8014d30:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8014d32:	085b      	lsrs	r3, r3, #1
 8014d34:	b29b      	uxth	r3, r3
 8014d36:	f003 0307 	and.w	r3, r3, #7
 8014d3a:	b29a      	uxth	r2, r3
 8014d3c:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 8014d3e:	4313      	orrs	r3, r2
 8014d40:	86fb      	strh	r3, [r7, #54]	@ 0x36
        huart->Instance->BRR = brrtemp;
 8014d42:	697b      	ldr	r3, [r7, #20]
 8014d44:	681b      	ldr	r3, [r3, #0]
 8014d46:	8efa      	ldrh	r2, [r7, #54]	@ 0x36
 8014d48:	60da      	str	r2, [r3, #12]
 8014d4a:	e0bc      	b.n	8014ec6 <UART_SetConfig+0xca2>
      }
      else
      {
        ret = HAL_ERROR;
 8014d4c:	2301      	movs	r3, #1
 8014d4e:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 8014d52:	e0b8      	b.n	8014ec6 <UART_SetConfig+0xca2>
      }
    }
  }
  else
  {
    switch (clocksource)
 8014d54:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 8014d58:	2b20      	cmp	r3, #32
 8014d5a:	dc4b      	bgt.n	8014df4 <UART_SetConfig+0xbd0>
 8014d5c:	2b00      	cmp	r3, #0
 8014d5e:	f2c0 8087 	blt.w	8014e70 <UART_SetConfig+0xc4c>
 8014d62:	2b20      	cmp	r3, #32
 8014d64:	f200 8084 	bhi.w	8014e70 <UART_SetConfig+0xc4c>
 8014d68:	a201      	add	r2, pc, #4	@ (adr r2, 8014d70 <UART_SetConfig+0xb4c>)
 8014d6a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8014d6e:	bf00      	nop
 8014d70:	08014dfb 	.word	0x08014dfb
 8014d74:	08014e03 	.word	0x08014e03
 8014d78:	08014e71 	.word	0x08014e71
 8014d7c:	08014e71 	.word	0x08014e71
 8014d80:	08014e0b 	.word	0x08014e0b
 8014d84:	08014e71 	.word	0x08014e71
 8014d88:	08014e71 	.word	0x08014e71
 8014d8c:	08014e71 	.word	0x08014e71
 8014d90:	08014e1b 	.word	0x08014e1b
 8014d94:	08014e71 	.word	0x08014e71
 8014d98:	08014e71 	.word	0x08014e71
 8014d9c:	08014e71 	.word	0x08014e71
 8014da0:	08014e71 	.word	0x08014e71
 8014da4:	08014e71 	.word	0x08014e71
 8014da8:	08014e71 	.word	0x08014e71
 8014dac:	08014e71 	.word	0x08014e71
 8014db0:	08014e2b 	.word	0x08014e2b
 8014db4:	08014e71 	.word	0x08014e71
 8014db8:	08014e71 	.word	0x08014e71
 8014dbc:	08014e71 	.word	0x08014e71
 8014dc0:	08014e71 	.word	0x08014e71
 8014dc4:	08014e71 	.word	0x08014e71
 8014dc8:	08014e71 	.word	0x08014e71
 8014dcc:	08014e71 	.word	0x08014e71
 8014dd0:	08014e71 	.word	0x08014e71
 8014dd4:	08014e71 	.word	0x08014e71
 8014dd8:	08014e71 	.word	0x08014e71
 8014ddc:	08014e71 	.word	0x08014e71
 8014de0:	08014e71 	.word	0x08014e71
 8014de4:	08014e71 	.word	0x08014e71
 8014de8:	08014e71 	.word	0x08014e71
 8014dec:	08014e71 	.word	0x08014e71
 8014df0:	08014e63 	.word	0x08014e63
 8014df4:	2b40      	cmp	r3, #64	@ 0x40
 8014df6:	d037      	beq.n	8014e68 <UART_SetConfig+0xc44>
 8014df8:	e03a      	b.n	8014e70 <UART_SetConfig+0xc4c>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8014dfa:	f7fa fc33 	bl	800f664 <HAL_RCC_GetPCLK1Freq>
 8014dfe:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8014e00:	e03c      	b.n	8014e7c <UART_SetConfig+0xc58>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8014e02:	f7fa fc45 	bl	800f690 <HAL_RCC_GetPCLK2Freq>
 8014e06:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8014e08:	e038      	b.n	8014e7c <UART_SetConfig+0xc58>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8014e0a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8014e0e:	4618      	mov	r0, r3
 8014e10:	f7fc fb1e 	bl	8011450 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 8014e14:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8014e16:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8014e18:	e030      	b.n	8014e7c <UART_SetConfig+0xc58>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8014e1a:	f107 0318 	add.w	r3, r7, #24
 8014e1e:	4618      	mov	r0, r3
 8014e20:	f7fc fc6a 	bl	80116f8 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 8014e24:	69fb      	ldr	r3, [r7, #28]
 8014e26:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8014e28:	e028      	b.n	8014e7c <UART_SetConfig+0xc58>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8014e2a:	4b09      	ldr	r3, [pc, #36]	@ (8014e50 <UART_SetConfig+0xc2c>)
 8014e2c:	681b      	ldr	r3, [r3, #0]
 8014e2e:	f003 0320 	and.w	r3, r3, #32
 8014e32:	2b00      	cmp	r3, #0
 8014e34:	d012      	beq.n	8014e5c <UART_SetConfig+0xc38>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 8014e36:	4b06      	ldr	r3, [pc, #24]	@ (8014e50 <UART_SetConfig+0xc2c>)
 8014e38:	681b      	ldr	r3, [r3, #0]
 8014e3a:	08db      	lsrs	r3, r3, #3
 8014e3c:	f003 0303 	and.w	r3, r3, #3
 8014e40:	4a04      	ldr	r2, [pc, #16]	@ (8014e54 <UART_SetConfig+0xc30>)
 8014e42:	fa22 f303 	lsr.w	r3, r2, r3
 8014e46:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8014e48:	e018      	b.n	8014e7c <UART_SetConfig+0xc58>
 8014e4a:	bf00      	nop
 8014e4c:	0801fd40 	.word	0x0801fd40
 8014e50:	58024400 	.word	0x58024400
 8014e54:	03d09000 	.word	0x03d09000
 8014e58:	003d0900 	.word	0x003d0900
          pclk = (uint32_t) HSI_VALUE;
 8014e5c:	4b24      	ldr	r3, [pc, #144]	@ (8014ef0 <UART_SetConfig+0xccc>)
 8014e5e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8014e60:	e00c      	b.n	8014e7c <UART_SetConfig+0xc58>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 8014e62:	4b24      	ldr	r3, [pc, #144]	@ (8014ef4 <UART_SetConfig+0xcd0>)
 8014e64:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8014e66:	e009      	b.n	8014e7c <UART_SetConfig+0xc58>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8014e68:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8014e6c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8014e6e:	e005      	b.n	8014e7c <UART_SetConfig+0xc58>
      default:
        pclk = 0U;
 8014e70:	2300      	movs	r3, #0
 8014e72:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 8014e74:	2301      	movs	r3, #1
 8014e76:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 8014e7a:	bf00      	nop
    }

    if (pclk != 0U)
 8014e7c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8014e7e:	2b00      	cmp	r3, #0
 8014e80:	d021      	beq.n	8014ec6 <UART_SetConfig+0xca2>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8014e82:	697b      	ldr	r3, [r7, #20]
 8014e84:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8014e86:	4a1c      	ldr	r2, [pc, #112]	@ (8014ef8 <UART_SetConfig+0xcd4>)
 8014e88:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8014e8c:	461a      	mov	r2, r3
 8014e8e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8014e90:	fbb3 f2f2 	udiv	r2, r3, r2
 8014e94:	697b      	ldr	r3, [r7, #20]
 8014e96:	685b      	ldr	r3, [r3, #4]
 8014e98:	085b      	lsrs	r3, r3, #1
 8014e9a:	441a      	add	r2, r3
 8014e9c:	697b      	ldr	r3, [r7, #20]
 8014e9e:	685b      	ldr	r3, [r3, #4]
 8014ea0:	fbb2 f3f3 	udiv	r3, r2, r3
 8014ea4:	63bb      	str	r3, [r7, #56]	@ 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8014ea6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8014ea8:	2b0f      	cmp	r3, #15
 8014eaa:	d909      	bls.n	8014ec0 <UART_SetConfig+0xc9c>
 8014eac:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8014eae:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8014eb2:	d205      	bcs.n	8014ec0 <UART_SetConfig+0xc9c>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8014eb4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8014eb6:	b29a      	uxth	r2, r3
 8014eb8:	697b      	ldr	r3, [r7, #20]
 8014eba:	681b      	ldr	r3, [r3, #0]
 8014ebc:	60da      	str	r2, [r3, #12]
 8014ebe:	e002      	b.n	8014ec6 <UART_SetConfig+0xca2>
      }
      else
      {
        ret = HAL_ERROR;
 8014ec0:	2301      	movs	r3, #1
 8014ec2:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8014ec6:	697b      	ldr	r3, [r7, #20]
 8014ec8:	2201      	movs	r2, #1
 8014eca:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 8014ece:	697b      	ldr	r3, [r7, #20]
 8014ed0:	2201      	movs	r2, #1
 8014ed2:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8014ed6:	697b      	ldr	r3, [r7, #20]
 8014ed8:	2200      	movs	r2, #0
 8014eda:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 8014edc:	697b      	ldr	r3, [r7, #20]
 8014ede:	2200      	movs	r2, #0
 8014ee0:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 8014ee2:	f897 3042 	ldrb.w	r3, [r7, #66]	@ 0x42
}
 8014ee6:	4618      	mov	r0, r3
 8014ee8:	3748      	adds	r7, #72	@ 0x48
 8014eea:	46bd      	mov	sp, r7
 8014eec:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8014ef0:	03d09000 	.word	0x03d09000
 8014ef4:	003d0900 	.word	0x003d0900
 8014ef8:	0801fd40 	.word	0x0801fd40

08014efc <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8014efc:	b480      	push	{r7}
 8014efe:	b083      	sub	sp, #12
 8014f00:	af00      	add	r7, sp, #0
 8014f02:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8014f04:	687b      	ldr	r3, [r7, #4]
 8014f06:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8014f08:	f003 0308 	and.w	r3, r3, #8
 8014f0c:	2b00      	cmp	r3, #0
 8014f0e:	d00a      	beq.n	8014f26 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8014f10:	687b      	ldr	r3, [r7, #4]
 8014f12:	681b      	ldr	r3, [r3, #0]
 8014f14:	685b      	ldr	r3, [r3, #4]
 8014f16:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 8014f1a:	687b      	ldr	r3, [r7, #4]
 8014f1c:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8014f1e:	687b      	ldr	r3, [r7, #4]
 8014f20:	681b      	ldr	r3, [r3, #0]
 8014f22:	430a      	orrs	r2, r1
 8014f24:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8014f26:	687b      	ldr	r3, [r7, #4]
 8014f28:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8014f2a:	f003 0301 	and.w	r3, r3, #1
 8014f2e:	2b00      	cmp	r3, #0
 8014f30:	d00a      	beq.n	8014f48 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8014f32:	687b      	ldr	r3, [r7, #4]
 8014f34:	681b      	ldr	r3, [r3, #0]
 8014f36:	685b      	ldr	r3, [r3, #4]
 8014f38:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8014f3c:	687b      	ldr	r3, [r7, #4]
 8014f3e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8014f40:	687b      	ldr	r3, [r7, #4]
 8014f42:	681b      	ldr	r3, [r3, #0]
 8014f44:	430a      	orrs	r2, r1
 8014f46:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8014f48:	687b      	ldr	r3, [r7, #4]
 8014f4a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8014f4c:	f003 0302 	and.w	r3, r3, #2
 8014f50:	2b00      	cmp	r3, #0
 8014f52:	d00a      	beq.n	8014f6a <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8014f54:	687b      	ldr	r3, [r7, #4]
 8014f56:	681b      	ldr	r3, [r3, #0]
 8014f58:	685b      	ldr	r3, [r3, #4]
 8014f5a:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8014f5e:	687b      	ldr	r3, [r7, #4]
 8014f60:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8014f62:	687b      	ldr	r3, [r7, #4]
 8014f64:	681b      	ldr	r3, [r3, #0]
 8014f66:	430a      	orrs	r2, r1
 8014f68:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8014f6a:	687b      	ldr	r3, [r7, #4]
 8014f6c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8014f6e:	f003 0304 	and.w	r3, r3, #4
 8014f72:	2b00      	cmp	r3, #0
 8014f74:	d00a      	beq.n	8014f8c <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8014f76:	687b      	ldr	r3, [r7, #4]
 8014f78:	681b      	ldr	r3, [r3, #0]
 8014f7a:	685b      	ldr	r3, [r3, #4]
 8014f7c:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8014f80:	687b      	ldr	r3, [r7, #4]
 8014f82:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8014f84:	687b      	ldr	r3, [r7, #4]
 8014f86:	681b      	ldr	r3, [r3, #0]
 8014f88:	430a      	orrs	r2, r1
 8014f8a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8014f8c:	687b      	ldr	r3, [r7, #4]
 8014f8e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8014f90:	f003 0310 	and.w	r3, r3, #16
 8014f94:	2b00      	cmp	r3, #0
 8014f96:	d00a      	beq.n	8014fae <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8014f98:	687b      	ldr	r3, [r7, #4]
 8014f9a:	681b      	ldr	r3, [r3, #0]
 8014f9c:	689b      	ldr	r3, [r3, #8]
 8014f9e:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 8014fa2:	687b      	ldr	r3, [r7, #4]
 8014fa4:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8014fa6:	687b      	ldr	r3, [r7, #4]
 8014fa8:	681b      	ldr	r3, [r3, #0]
 8014faa:	430a      	orrs	r2, r1
 8014fac:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8014fae:	687b      	ldr	r3, [r7, #4]
 8014fb0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8014fb2:	f003 0320 	and.w	r3, r3, #32
 8014fb6:	2b00      	cmp	r3, #0
 8014fb8:	d00a      	beq.n	8014fd0 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8014fba:	687b      	ldr	r3, [r7, #4]
 8014fbc:	681b      	ldr	r3, [r3, #0]
 8014fbe:	689b      	ldr	r3, [r3, #8]
 8014fc0:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8014fc4:	687b      	ldr	r3, [r7, #4]
 8014fc6:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8014fc8:	687b      	ldr	r3, [r7, #4]
 8014fca:	681b      	ldr	r3, [r3, #0]
 8014fcc:	430a      	orrs	r2, r1
 8014fce:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8014fd0:	687b      	ldr	r3, [r7, #4]
 8014fd2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8014fd4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8014fd8:	2b00      	cmp	r3, #0
 8014fda:	d01a      	beq.n	8015012 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8014fdc:	687b      	ldr	r3, [r7, #4]
 8014fde:	681b      	ldr	r3, [r3, #0]
 8014fe0:	685b      	ldr	r3, [r3, #4]
 8014fe2:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 8014fe6:	687b      	ldr	r3, [r7, #4]
 8014fe8:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8014fea:	687b      	ldr	r3, [r7, #4]
 8014fec:	681b      	ldr	r3, [r3, #0]
 8014fee:	430a      	orrs	r2, r1
 8014ff0:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8014ff2:	687b      	ldr	r3, [r7, #4]
 8014ff4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8014ff6:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8014ffa:	d10a      	bne.n	8015012 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8014ffc:	687b      	ldr	r3, [r7, #4]
 8014ffe:	681b      	ldr	r3, [r3, #0]
 8015000:	685b      	ldr	r3, [r3, #4]
 8015002:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 8015006:	687b      	ldr	r3, [r7, #4]
 8015008:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 801500a:	687b      	ldr	r3, [r7, #4]
 801500c:	681b      	ldr	r3, [r3, #0]
 801500e:	430a      	orrs	r2, r1
 8015010:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8015012:	687b      	ldr	r3, [r7, #4]
 8015014:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8015016:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 801501a:	2b00      	cmp	r3, #0
 801501c:	d00a      	beq.n	8015034 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 801501e:	687b      	ldr	r3, [r7, #4]
 8015020:	681b      	ldr	r3, [r3, #0]
 8015022:	685b      	ldr	r3, [r3, #4]
 8015024:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8015028:	687b      	ldr	r3, [r7, #4]
 801502a:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 801502c:	687b      	ldr	r3, [r7, #4]
 801502e:	681b      	ldr	r3, [r3, #0]
 8015030:	430a      	orrs	r2, r1
 8015032:	605a      	str	r2, [r3, #4]
  }
}
 8015034:	bf00      	nop
 8015036:	370c      	adds	r7, #12
 8015038:	46bd      	mov	sp, r7
 801503a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801503e:	4770      	bx	lr

08015040 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8015040:	b580      	push	{r7, lr}
 8015042:	b098      	sub	sp, #96	@ 0x60
 8015044:	af02      	add	r7, sp, #8
 8015046:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8015048:	687b      	ldr	r3, [r7, #4]
 801504a:	2200      	movs	r2, #0
 801504c:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8015050:	f7f0 fe4e 	bl	8005cf0 <HAL_GetTick>
 8015054:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8015056:	687b      	ldr	r3, [r7, #4]
 8015058:	681b      	ldr	r3, [r3, #0]
 801505a:	681b      	ldr	r3, [r3, #0]
 801505c:	f003 0308 	and.w	r3, r3, #8
 8015060:	2b08      	cmp	r3, #8
 8015062:	d12f      	bne.n	80150c4 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8015064:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8015068:	9300      	str	r3, [sp, #0]
 801506a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 801506c:	2200      	movs	r2, #0
 801506e:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 8015072:	6878      	ldr	r0, [r7, #4]
 8015074:	f000 f88e 	bl	8015194 <UART_WaitOnFlagUntilTimeout>
 8015078:	4603      	mov	r3, r0
 801507a:	2b00      	cmp	r3, #0
 801507c:	d022      	beq.n	80150c4 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 801507e:	687b      	ldr	r3, [r7, #4]
 8015080:	681b      	ldr	r3, [r3, #0]
 8015082:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8015084:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8015086:	e853 3f00 	ldrex	r3, [r3]
 801508a:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 801508c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801508e:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8015092:	653b      	str	r3, [r7, #80]	@ 0x50
 8015094:	687b      	ldr	r3, [r7, #4]
 8015096:	681b      	ldr	r3, [r3, #0]
 8015098:	461a      	mov	r2, r3
 801509a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 801509c:	647b      	str	r3, [r7, #68]	@ 0x44
 801509e:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80150a0:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80150a2:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80150a4:	e841 2300 	strex	r3, r2, [r1]
 80150a8:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 80150aa:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80150ac:	2b00      	cmp	r3, #0
 80150ae:	d1e6      	bne.n	801507e <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 80150b0:	687b      	ldr	r3, [r7, #4]
 80150b2:	2220      	movs	r2, #32
 80150b4:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 80150b8:	687b      	ldr	r3, [r7, #4]
 80150ba:	2200      	movs	r2, #0
 80150bc:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80150c0:	2303      	movs	r3, #3
 80150c2:	e063      	b.n	801518c <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 80150c4:	687b      	ldr	r3, [r7, #4]
 80150c6:	681b      	ldr	r3, [r3, #0]
 80150c8:	681b      	ldr	r3, [r3, #0]
 80150ca:	f003 0304 	and.w	r3, r3, #4
 80150ce:	2b04      	cmp	r3, #4
 80150d0:	d149      	bne.n	8015166 <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80150d2:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 80150d6:	9300      	str	r3, [sp, #0]
 80150d8:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80150da:	2200      	movs	r2, #0
 80150dc:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 80150e0:	6878      	ldr	r0, [r7, #4]
 80150e2:	f000 f857 	bl	8015194 <UART_WaitOnFlagUntilTimeout>
 80150e6:	4603      	mov	r3, r0
 80150e8:	2b00      	cmp	r3, #0
 80150ea:	d03c      	beq.n	8015166 <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 80150ec:	687b      	ldr	r3, [r7, #4]
 80150ee:	681b      	ldr	r3, [r3, #0]
 80150f0:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80150f2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80150f4:	e853 3f00 	ldrex	r3, [r3]
 80150f8:	623b      	str	r3, [r7, #32]
   return(result);
 80150fa:	6a3b      	ldr	r3, [r7, #32]
 80150fc:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8015100:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8015102:	687b      	ldr	r3, [r7, #4]
 8015104:	681b      	ldr	r3, [r3, #0]
 8015106:	461a      	mov	r2, r3
 8015108:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 801510a:	633b      	str	r3, [r7, #48]	@ 0x30
 801510c:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 801510e:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8015110:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8015112:	e841 2300 	strex	r3, r2, [r1]
 8015116:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8015118:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801511a:	2b00      	cmp	r3, #0
 801511c:	d1e6      	bne.n	80150ec <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 801511e:	687b      	ldr	r3, [r7, #4]
 8015120:	681b      	ldr	r3, [r3, #0]
 8015122:	3308      	adds	r3, #8
 8015124:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8015126:	693b      	ldr	r3, [r7, #16]
 8015128:	e853 3f00 	ldrex	r3, [r3]
 801512c:	60fb      	str	r3, [r7, #12]
   return(result);
 801512e:	68fb      	ldr	r3, [r7, #12]
 8015130:	f023 0301 	bic.w	r3, r3, #1
 8015134:	64bb      	str	r3, [r7, #72]	@ 0x48
 8015136:	687b      	ldr	r3, [r7, #4]
 8015138:	681b      	ldr	r3, [r3, #0]
 801513a:	3308      	adds	r3, #8
 801513c:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 801513e:	61fa      	str	r2, [r7, #28]
 8015140:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8015142:	69b9      	ldr	r1, [r7, #24]
 8015144:	69fa      	ldr	r2, [r7, #28]
 8015146:	e841 2300 	strex	r3, r2, [r1]
 801514a:	617b      	str	r3, [r7, #20]
   return(result);
 801514c:	697b      	ldr	r3, [r7, #20]
 801514e:	2b00      	cmp	r3, #0
 8015150:	d1e5      	bne.n	801511e <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 8015152:	687b      	ldr	r3, [r7, #4]
 8015154:	2220      	movs	r2, #32
 8015156:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 801515a:	687b      	ldr	r3, [r7, #4]
 801515c:	2200      	movs	r2, #0
 801515e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8015162:	2303      	movs	r3, #3
 8015164:	e012      	b.n	801518c <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8015166:	687b      	ldr	r3, [r7, #4]
 8015168:	2220      	movs	r2, #32
 801516a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 801516e:	687b      	ldr	r3, [r7, #4]
 8015170:	2220      	movs	r2, #32
 8015172:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8015176:	687b      	ldr	r3, [r7, #4]
 8015178:	2200      	movs	r2, #0
 801517a:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 801517c:	687b      	ldr	r3, [r7, #4]
 801517e:	2200      	movs	r2, #0
 8015180:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 8015182:	687b      	ldr	r3, [r7, #4]
 8015184:	2200      	movs	r2, #0
 8015186:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 801518a:	2300      	movs	r3, #0
}
 801518c:	4618      	mov	r0, r3
 801518e:	3758      	adds	r7, #88	@ 0x58
 8015190:	46bd      	mov	sp, r7
 8015192:	bd80      	pop	{r7, pc}

08015194 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8015194:	b580      	push	{r7, lr}
 8015196:	b084      	sub	sp, #16
 8015198:	af00      	add	r7, sp, #0
 801519a:	60f8      	str	r0, [r7, #12]
 801519c:	60b9      	str	r1, [r7, #8]
 801519e:	603b      	str	r3, [r7, #0]
 80151a0:	4613      	mov	r3, r2
 80151a2:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80151a4:	e04f      	b.n	8015246 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80151a6:	69bb      	ldr	r3, [r7, #24]
 80151a8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80151ac:	d04b      	beq.n	8015246 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80151ae:	f7f0 fd9f 	bl	8005cf0 <HAL_GetTick>
 80151b2:	4602      	mov	r2, r0
 80151b4:	683b      	ldr	r3, [r7, #0]
 80151b6:	1ad3      	subs	r3, r2, r3
 80151b8:	69ba      	ldr	r2, [r7, #24]
 80151ba:	429a      	cmp	r2, r3
 80151bc:	d302      	bcc.n	80151c4 <UART_WaitOnFlagUntilTimeout+0x30>
 80151be:	69bb      	ldr	r3, [r7, #24]
 80151c0:	2b00      	cmp	r3, #0
 80151c2:	d101      	bne.n	80151c8 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 80151c4:	2303      	movs	r3, #3
 80151c6:	e04e      	b.n	8015266 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 80151c8:	68fb      	ldr	r3, [r7, #12]
 80151ca:	681b      	ldr	r3, [r3, #0]
 80151cc:	681b      	ldr	r3, [r3, #0]
 80151ce:	f003 0304 	and.w	r3, r3, #4
 80151d2:	2b00      	cmp	r3, #0
 80151d4:	d037      	beq.n	8015246 <UART_WaitOnFlagUntilTimeout+0xb2>
 80151d6:	68bb      	ldr	r3, [r7, #8]
 80151d8:	2b80      	cmp	r3, #128	@ 0x80
 80151da:	d034      	beq.n	8015246 <UART_WaitOnFlagUntilTimeout+0xb2>
 80151dc:	68bb      	ldr	r3, [r7, #8]
 80151de:	2b40      	cmp	r3, #64	@ 0x40
 80151e0:	d031      	beq.n	8015246 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 80151e2:	68fb      	ldr	r3, [r7, #12]
 80151e4:	681b      	ldr	r3, [r3, #0]
 80151e6:	69db      	ldr	r3, [r3, #28]
 80151e8:	f003 0308 	and.w	r3, r3, #8
 80151ec:	2b08      	cmp	r3, #8
 80151ee:	d110      	bne.n	8015212 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 80151f0:	68fb      	ldr	r3, [r7, #12]
 80151f2:	681b      	ldr	r3, [r3, #0]
 80151f4:	2208      	movs	r2, #8
 80151f6:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80151f8:	68f8      	ldr	r0, [r7, #12]
 80151fa:	f000 f99d 	bl	8015538 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 80151fe:	68fb      	ldr	r3, [r7, #12]
 8015200:	2208      	movs	r2, #8
 8015202:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8015206:	68fb      	ldr	r3, [r7, #12]
 8015208:	2200      	movs	r2, #0
 801520a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 801520e:	2301      	movs	r3, #1
 8015210:	e029      	b.n	8015266 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8015212:	68fb      	ldr	r3, [r7, #12]
 8015214:	681b      	ldr	r3, [r3, #0]
 8015216:	69db      	ldr	r3, [r3, #28]
 8015218:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 801521c:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8015220:	d111      	bne.n	8015246 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8015222:	68fb      	ldr	r3, [r7, #12]
 8015224:	681b      	ldr	r3, [r3, #0]
 8015226:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 801522a:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 801522c:	68f8      	ldr	r0, [r7, #12]
 801522e:	f000 f983 	bl	8015538 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8015232:	68fb      	ldr	r3, [r7, #12]
 8015234:	2220      	movs	r2, #32
 8015236:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 801523a:	68fb      	ldr	r3, [r7, #12]
 801523c:	2200      	movs	r2, #0
 801523e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 8015242:	2303      	movs	r3, #3
 8015244:	e00f      	b.n	8015266 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8015246:	68fb      	ldr	r3, [r7, #12]
 8015248:	681b      	ldr	r3, [r3, #0]
 801524a:	69da      	ldr	r2, [r3, #28]
 801524c:	68bb      	ldr	r3, [r7, #8]
 801524e:	4013      	ands	r3, r2
 8015250:	68ba      	ldr	r2, [r7, #8]
 8015252:	429a      	cmp	r2, r3
 8015254:	bf0c      	ite	eq
 8015256:	2301      	moveq	r3, #1
 8015258:	2300      	movne	r3, #0
 801525a:	b2db      	uxtb	r3, r3
 801525c:	461a      	mov	r2, r3
 801525e:	79fb      	ldrb	r3, [r7, #7]
 8015260:	429a      	cmp	r2, r3
 8015262:	d0a0      	beq.n	80151a6 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8015264:	2300      	movs	r3, #0
}
 8015266:	4618      	mov	r0, r3
 8015268:	3710      	adds	r7, #16
 801526a:	46bd      	mov	sp, r7
 801526c:	bd80      	pop	{r7, pc}
	...

08015270 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8015270:	b480      	push	{r7}
 8015272:	b0a3      	sub	sp, #140	@ 0x8c
 8015274:	af00      	add	r7, sp, #0
 8015276:	60f8      	str	r0, [r7, #12]
 8015278:	60b9      	str	r1, [r7, #8]
 801527a:	4613      	mov	r3, r2
 801527c:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr  = pData;
 801527e:	68fb      	ldr	r3, [r7, #12]
 8015280:	68ba      	ldr	r2, [r7, #8]
 8015282:	659a      	str	r2, [r3, #88]	@ 0x58
  huart->RxXferSize  = Size;
 8015284:	68fb      	ldr	r3, [r7, #12]
 8015286:	88fa      	ldrh	r2, [r7, #6]
 8015288:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
  huart->RxXferCount = Size;
 801528c:	68fb      	ldr	r3, [r7, #12]
 801528e:	88fa      	ldrh	r2, [r7, #6]
 8015290:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
  huart->RxISR       = NULL;
 8015294:	68fb      	ldr	r3, [r7, #12]
 8015296:	2200      	movs	r2, #0
 8015298:	675a      	str	r2, [r3, #116]	@ 0x74

  /* Computation of UART mask to apply to RDR register */
  UART_MASK_COMPUTATION(huart);
 801529a:	68fb      	ldr	r3, [r7, #12]
 801529c:	689b      	ldr	r3, [r3, #8]
 801529e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80152a2:	d10e      	bne.n	80152c2 <UART_Start_Receive_IT+0x52>
 80152a4:	68fb      	ldr	r3, [r7, #12]
 80152a6:	691b      	ldr	r3, [r3, #16]
 80152a8:	2b00      	cmp	r3, #0
 80152aa:	d105      	bne.n	80152b8 <UART_Start_Receive_IT+0x48>
 80152ac:	68fb      	ldr	r3, [r7, #12]
 80152ae:	f240 12ff 	movw	r2, #511	@ 0x1ff
 80152b2:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 80152b6:	e02d      	b.n	8015314 <UART_Start_Receive_IT+0xa4>
 80152b8:	68fb      	ldr	r3, [r7, #12]
 80152ba:	22ff      	movs	r2, #255	@ 0xff
 80152bc:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 80152c0:	e028      	b.n	8015314 <UART_Start_Receive_IT+0xa4>
 80152c2:	68fb      	ldr	r3, [r7, #12]
 80152c4:	689b      	ldr	r3, [r3, #8]
 80152c6:	2b00      	cmp	r3, #0
 80152c8:	d10d      	bne.n	80152e6 <UART_Start_Receive_IT+0x76>
 80152ca:	68fb      	ldr	r3, [r7, #12]
 80152cc:	691b      	ldr	r3, [r3, #16]
 80152ce:	2b00      	cmp	r3, #0
 80152d0:	d104      	bne.n	80152dc <UART_Start_Receive_IT+0x6c>
 80152d2:	68fb      	ldr	r3, [r7, #12]
 80152d4:	22ff      	movs	r2, #255	@ 0xff
 80152d6:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 80152da:	e01b      	b.n	8015314 <UART_Start_Receive_IT+0xa4>
 80152dc:	68fb      	ldr	r3, [r7, #12]
 80152de:	227f      	movs	r2, #127	@ 0x7f
 80152e0:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 80152e4:	e016      	b.n	8015314 <UART_Start_Receive_IT+0xa4>
 80152e6:	68fb      	ldr	r3, [r7, #12]
 80152e8:	689b      	ldr	r3, [r3, #8]
 80152ea:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80152ee:	d10d      	bne.n	801530c <UART_Start_Receive_IT+0x9c>
 80152f0:	68fb      	ldr	r3, [r7, #12]
 80152f2:	691b      	ldr	r3, [r3, #16]
 80152f4:	2b00      	cmp	r3, #0
 80152f6:	d104      	bne.n	8015302 <UART_Start_Receive_IT+0x92>
 80152f8:	68fb      	ldr	r3, [r7, #12]
 80152fa:	227f      	movs	r2, #127	@ 0x7f
 80152fc:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8015300:	e008      	b.n	8015314 <UART_Start_Receive_IT+0xa4>
 8015302:	68fb      	ldr	r3, [r7, #12]
 8015304:	223f      	movs	r2, #63	@ 0x3f
 8015306:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 801530a:	e003      	b.n	8015314 <UART_Start_Receive_IT+0xa4>
 801530c:	68fb      	ldr	r3, [r7, #12]
 801530e:	2200      	movs	r2, #0
 8015310:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8015314:	68fb      	ldr	r3, [r7, #12]
 8015316:	2200      	movs	r2, #0
 8015318:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 801531c:	68fb      	ldr	r3, [r7, #12]
 801531e:	2222      	movs	r2, #34	@ 0x22
 8015320:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8015324:	68fb      	ldr	r3, [r7, #12]
 8015326:	681b      	ldr	r3, [r3, #0]
 8015328:	3308      	adds	r3, #8
 801532a:	667b      	str	r3, [r7, #100]	@ 0x64
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 801532c:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 801532e:	e853 3f00 	ldrex	r3, [r3]
 8015332:	663b      	str	r3, [r7, #96]	@ 0x60
   return(result);
 8015334:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8015336:	f043 0301 	orr.w	r3, r3, #1
 801533a:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 801533e:	68fb      	ldr	r3, [r7, #12]
 8015340:	681b      	ldr	r3, [r3, #0]
 8015342:	3308      	adds	r3, #8
 8015344:	f8d7 2084 	ldr.w	r2, [r7, #132]	@ 0x84
 8015348:	673a      	str	r2, [r7, #112]	@ 0x70
 801534a:	66fb      	str	r3, [r7, #108]	@ 0x6c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 801534c:	6ef9      	ldr	r1, [r7, #108]	@ 0x6c
 801534e:	6f3a      	ldr	r2, [r7, #112]	@ 0x70
 8015350:	e841 2300 	strex	r3, r2, [r1]
 8015354:	66bb      	str	r3, [r7, #104]	@ 0x68
   return(result);
 8015356:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8015358:	2b00      	cmp	r3, #0
 801535a:	d1e3      	bne.n	8015324 <UART_Start_Receive_IT+0xb4>

  /* Configure Rx interrupt processing */
  if ((huart->FifoMode == UART_FIFOMODE_ENABLE) && (Size >= huart->NbRxDataToProcess))
 801535c:	68fb      	ldr	r3, [r7, #12]
 801535e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8015360:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8015364:	d14f      	bne.n	8015406 <UART_Start_Receive_IT+0x196>
 8015366:	68fb      	ldr	r3, [r7, #12]
 8015368:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 801536c:	88fa      	ldrh	r2, [r7, #6]
 801536e:	429a      	cmp	r2, r3
 8015370:	d349      	bcc.n	8015406 <UART_Start_Receive_IT+0x196>
  {
    /* Set the Rx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8015372:	68fb      	ldr	r3, [r7, #12]
 8015374:	689b      	ldr	r3, [r3, #8]
 8015376:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 801537a:	d107      	bne.n	801538c <UART_Start_Receive_IT+0x11c>
 801537c:	68fb      	ldr	r3, [r7, #12]
 801537e:	691b      	ldr	r3, [r3, #16]
 8015380:	2b00      	cmp	r3, #0
 8015382:	d103      	bne.n	801538c <UART_Start_Receive_IT+0x11c>
    {
      huart->RxISR = UART_RxISR_16BIT_FIFOEN;
 8015384:	68fb      	ldr	r3, [r7, #12]
 8015386:	4a47      	ldr	r2, [pc, #284]	@ (80154a4 <UART_Start_Receive_IT+0x234>)
 8015388:	675a      	str	r2, [r3, #116]	@ 0x74
 801538a:	e002      	b.n	8015392 <UART_Start_Receive_IT+0x122>
    }
    else
    {
      huart->RxISR = UART_RxISR_8BIT_FIFOEN;
 801538c:	68fb      	ldr	r3, [r7, #12]
 801538e:	4a46      	ldr	r2, [pc, #280]	@ (80154a8 <UART_Start_Receive_IT+0x238>)
 8015390:	675a      	str	r2, [r3, #116]	@ 0x74
    }

    /* Enable the UART Parity Error interrupt and RX FIFO Threshold interrupt */
    if (huart->Init.Parity != UART_PARITY_NONE)
 8015392:	68fb      	ldr	r3, [r7, #12]
 8015394:	691b      	ldr	r3, [r3, #16]
 8015396:	2b00      	cmp	r3, #0
 8015398:	d01a      	beq.n	80153d0 <UART_Start_Receive_IT+0x160>
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 801539a:	68fb      	ldr	r3, [r7, #12]
 801539c:	681b      	ldr	r3, [r3, #0]
 801539e:	653b      	str	r3, [r7, #80]	@ 0x50
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80153a0:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80153a2:	e853 3f00 	ldrex	r3, [r3]
 80153a6:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 80153a8:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80153aa:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80153ae:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 80153b2:	68fb      	ldr	r3, [r7, #12]
 80153b4:	681b      	ldr	r3, [r3, #0]
 80153b6:	461a      	mov	r2, r3
 80153b8:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 80153bc:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80153be:	65ba      	str	r2, [r7, #88]	@ 0x58
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80153c0:	6db9      	ldr	r1, [r7, #88]	@ 0x58
 80153c2:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 80153c4:	e841 2300 	strex	r3, r2, [r1]
 80153c8:	657b      	str	r3, [r7, #84]	@ 0x54
   return(result);
 80153ca:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80153cc:	2b00      	cmp	r3, #0
 80153ce:	d1e4      	bne.n	801539a <UART_Start_Receive_IT+0x12a>
    }
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 80153d0:	68fb      	ldr	r3, [r7, #12]
 80153d2:	681b      	ldr	r3, [r3, #0]
 80153d4:	3308      	adds	r3, #8
 80153d6:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80153d8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80153da:	e853 3f00 	ldrex	r3, [r3]
 80153de:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80153e0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80153e2:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80153e6:	67fb      	str	r3, [r7, #124]	@ 0x7c
 80153e8:	68fb      	ldr	r3, [r7, #12]
 80153ea:	681b      	ldr	r3, [r3, #0]
 80153ec:	3308      	adds	r3, #8
 80153ee:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 80153f0:	64ba      	str	r2, [r7, #72]	@ 0x48
 80153f2:	647b      	str	r3, [r7, #68]	@ 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80153f4:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 80153f6:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80153f8:	e841 2300 	strex	r3, r2, [r1]
 80153fc:	643b      	str	r3, [r7, #64]	@ 0x40
   return(result);
 80153fe:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8015400:	2b00      	cmp	r3, #0
 8015402:	d1e5      	bne.n	80153d0 <UART_Start_Receive_IT+0x160>
 8015404:	e046      	b.n	8015494 <UART_Start_Receive_IT+0x224>
  }
  else
  {
    /* Set the Rx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8015406:	68fb      	ldr	r3, [r7, #12]
 8015408:	689b      	ldr	r3, [r3, #8]
 801540a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 801540e:	d107      	bne.n	8015420 <UART_Start_Receive_IT+0x1b0>
 8015410:	68fb      	ldr	r3, [r7, #12]
 8015412:	691b      	ldr	r3, [r3, #16]
 8015414:	2b00      	cmp	r3, #0
 8015416:	d103      	bne.n	8015420 <UART_Start_Receive_IT+0x1b0>
    {
      huart->RxISR = UART_RxISR_16BIT;
 8015418:	68fb      	ldr	r3, [r7, #12]
 801541a:	4a24      	ldr	r2, [pc, #144]	@ (80154ac <UART_Start_Receive_IT+0x23c>)
 801541c:	675a      	str	r2, [r3, #116]	@ 0x74
 801541e:	e002      	b.n	8015426 <UART_Start_Receive_IT+0x1b6>
    }
    else
    {
      huart->RxISR = UART_RxISR_8BIT;
 8015420:	68fb      	ldr	r3, [r7, #12]
 8015422:	4a23      	ldr	r2, [pc, #140]	@ (80154b0 <UART_Start_Receive_IT+0x240>)
 8015424:	675a      	str	r2, [r3, #116]	@ 0x74
    }

    /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
    if (huart->Init.Parity != UART_PARITY_NONE)
 8015426:	68fb      	ldr	r3, [r7, #12]
 8015428:	691b      	ldr	r3, [r3, #16]
 801542a:	2b00      	cmp	r3, #0
 801542c:	d019      	beq.n	8015462 <UART_Start_Receive_IT+0x1f2>
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE_RXFNEIE);
 801542e:	68fb      	ldr	r3, [r7, #12]
 8015430:	681b      	ldr	r3, [r3, #0]
 8015432:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8015434:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8015436:	e853 3f00 	ldrex	r3, [r3]
 801543a:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 801543c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801543e:	f443 7390 	orr.w	r3, r3, #288	@ 0x120
 8015442:	677b      	str	r3, [r7, #116]	@ 0x74
 8015444:	68fb      	ldr	r3, [r7, #12]
 8015446:	681b      	ldr	r3, [r3, #0]
 8015448:	461a      	mov	r2, r3
 801544a:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 801544c:	637b      	str	r3, [r7, #52]	@ 0x34
 801544e:	633a      	str	r2, [r7, #48]	@ 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8015450:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8015452:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8015454:	e841 2300 	strex	r3, r2, [r1]
 8015458:	62fb      	str	r3, [r7, #44]	@ 0x2c
   return(result);
 801545a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801545c:	2b00      	cmp	r3, #0
 801545e:	d1e6      	bne.n	801542e <UART_Start_Receive_IT+0x1be>
 8015460:	e018      	b.n	8015494 <UART_Start_Receive_IT+0x224>
    }
    else
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 8015462:	68fb      	ldr	r3, [r7, #12]
 8015464:	681b      	ldr	r3, [r3, #0]
 8015466:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8015468:	697b      	ldr	r3, [r7, #20]
 801546a:	e853 3f00 	ldrex	r3, [r3]
 801546e:	613b      	str	r3, [r7, #16]
   return(result);
 8015470:	693b      	ldr	r3, [r7, #16]
 8015472:	f043 0320 	orr.w	r3, r3, #32
 8015476:	67bb      	str	r3, [r7, #120]	@ 0x78
 8015478:	68fb      	ldr	r3, [r7, #12]
 801547a:	681b      	ldr	r3, [r3, #0]
 801547c:	461a      	mov	r2, r3
 801547e:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8015480:	623b      	str	r3, [r7, #32]
 8015482:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8015484:	69f9      	ldr	r1, [r7, #28]
 8015486:	6a3a      	ldr	r2, [r7, #32]
 8015488:	e841 2300 	strex	r3, r2, [r1]
 801548c:	61bb      	str	r3, [r7, #24]
   return(result);
 801548e:	69bb      	ldr	r3, [r7, #24]
 8015490:	2b00      	cmp	r3, #0
 8015492:	d1e6      	bne.n	8015462 <UART_Start_Receive_IT+0x1f2>
    }
  }
  return HAL_OK;
 8015494:	2300      	movs	r3, #0
}
 8015496:	4618      	mov	r0, r3
 8015498:	378c      	adds	r7, #140	@ 0x8c
 801549a:	46bd      	mov	sp, r7
 801549c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80154a0:	4770      	bx	lr
 80154a2:	bf00      	nop
 80154a4:	08015e85 	.word	0x08015e85
 80154a8:	08015b21 	.word	0x08015b21
 80154ac:	08015969 	.word	0x08015969
 80154b0:	080157b1 	.word	0x080157b1

080154b4 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 80154b4:	b480      	push	{r7}
 80154b6:	b08f      	sub	sp, #60	@ 0x3c
 80154b8:	af00      	add	r7, sp, #0
 80154ba:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE, TCIE, TXFT interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE | USART_CR1_TCIE));
 80154bc:	687b      	ldr	r3, [r7, #4]
 80154be:	681b      	ldr	r3, [r3, #0]
 80154c0:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80154c2:	6a3b      	ldr	r3, [r7, #32]
 80154c4:	e853 3f00 	ldrex	r3, [r3]
 80154c8:	61fb      	str	r3, [r7, #28]
   return(result);
 80154ca:	69fb      	ldr	r3, [r7, #28]
 80154cc:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 80154d0:	637b      	str	r3, [r7, #52]	@ 0x34
 80154d2:	687b      	ldr	r3, [r7, #4]
 80154d4:	681b      	ldr	r3, [r3, #0]
 80154d6:	461a      	mov	r2, r3
 80154d8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80154da:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80154dc:	62ba      	str	r2, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80154de:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80154e0:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80154e2:	e841 2300 	strex	r3, r2, [r1]
 80154e6:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80154e8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80154ea:	2b00      	cmp	r3, #0
 80154ec:	d1e6      	bne.n	80154bc <UART_EndTxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_TXFTIE));
 80154ee:	687b      	ldr	r3, [r7, #4]
 80154f0:	681b      	ldr	r3, [r3, #0]
 80154f2:	3308      	adds	r3, #8
 80154f4:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80154f6:	68fb      	ldr	r3, [r7, #12]
 80154f8:	e853 3f00 	ldrex	r3, [r3]
 80154fc:	60bb      	str	r3, [r7, #8]
   return(result);
 80154fe:	68bb      	ldr	r3, [r7, #8]
 8015500:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 8015504:	633b      	str	r3, [r7, #48]	@ 0x30
 8015506:	687b      	ldr	r3, [r7, #4]
 8015508:	681b      	ldr	r3, [r3, #0]
 801550a:	3308      	adds	r3, #8
 801550c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 801550e:	61ba      	str	r2, [r7, #24]
 8015510:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8015512:	6979      	ldr	r1, [r7, #20]
 8015514:	69ba      	ldr	r2, [r7, #24]
 8015516:	e841 2300 	strex	r3, r2, [r1]
 801551a:	613b      	str	r3, [r7, #16]
   return(result);
 801551c:	693b      	ldr	r3, [r7, #16]
 801551e:	2b00      	cmp	r3, #0
 8015520:	d1e5      	bne.n	80154ee <UART_EndTxTransfer+0x3a>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8015522:	687b      	ldr	r3, [r7, #4]
 8015524:	2220      	movs	r2, #32
 8015526:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
}
 801552a:	bf00      	nop
 801552c:	373c      	adds	r7, #60	@ 0x3c
 801552e:	46bd      	mov	sp, r7
 8015530:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015534:	4770      	bx	lr
	...

08015538 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8015538:	b480      	push	{r7}
 801553a:	b095      	sub	sp, #84	@ 0x54
 801553c:	af00      	add	r7, sp, #0
 801553e:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8015540:	687b      	ldr	r3, [r7, #4]
 8015542:	681b      	ldr	r3, [r3, #0]
 8015544:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8015546:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8015548:	e853 3f00 	ldrex	r3, [r3]
 801554c:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 801554e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8015550:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8015554:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8015556:	687b      	ldr	r3, [r7, #4]
 8015558:	681b      	ldr	r3, [r3, #0]
 801555a:	461a      	mov	r2, r3
 801555c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 801555e:	643b      	str	r3, [r7, #64]	@ 0x40
 8015560:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8015562:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8015564:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8015566:	e841 2300 	strex	r3, r2, [r1]
 801556a:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 801556c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801556e:	2b00      	cmp	r3, #0
 8015570:	d1e6      	bne.n	8015540 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8015572:	687b      	ldr	r3, [r7, #4]
 8015574:	681b      	ldr	r3, [r3, #0]
 8015576:	3308      	adds	r3, #8
 8015578:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 801557a:	6a3b      	ldr	r3, [r7, #32]
 801557c:	e853 3f00 	ldrex	r3, [r3]
 8015580:	61fb      	str	r3, [r7, #28]
   return(result);
 8015582:	69fa      	ldr	r2, [r7, #28]
 8015584:	4b1e      	ldr	r3, [pc, #120]	@ (8015600 <UART_EndRxTransfer+0xc8>)
 8015586:	4013      	ands	r3, r2
 8015588:	64bb      	str	r3, [r7, #72]	@ 0x48
 801558a:	687b      	ldr	r3, [r7, #4]
 801558c:	681b      	ldr	r3, [r3, #0]
 801558e:	3308      	adds	r3, #8
 8015590:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8015592:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8015594:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8015596:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8015598:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 801559a:	e841 2300 	strex	r3, r2, [r1]
 801559e:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80155a0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80155a2:	2b00      	cmp	r3, #0
 80155a4:	d1e5      	bne.n	8015572 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80155a6:	687b      	ldr	r3, [r7, #4]
 80155a8:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80155aa:	2b01      	cmp	r3, #1
 80155ac:	d118      	bne.n	80155e0 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80155ae:	687b      	ldr	r3, [r7, #4]
 80155b0:	681b      	ldr	r3, [r3, #0]
 80155b2:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80155b4:	68fb      	ldr	r3, [r7, #12]
 80155b6:	e853 3f00 	ldrex	r3, [r3]
 80155ba:	60bb      	str	r3, [r7, #8]
   return(result);
 80155bc:	68bb      	ldr	r3, [r7, #8]
 80155be:	f023 0310 	bic.w	r3, r3, #16
 80155c2:	647b      	str	r3, [r7, #68]	@ 0x44
 80155c4:	687b      	ldr	r3, [r7, #4]
 80155c6:	681b      	ldr	r3, [r3, #0]
 80155c8:	461a      	mov	r2, r3
 80155ca:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80155cc:	61bb      	str	r3, [r7, #24]
 80155ce:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80155d0:	6979      	ldr	r1, [r7, #20]
 80155d2:	69ba      	ldr	r2, [r7, #24]
 80155d4:	e841 2300 	strex	r3, r2, [r1]
 80155d8:	613b      	str	r3, [r7, #16]
   return(result);
 80155da:	693b      	ldr	r3, [r7, #16]
 80155dc:	2b00      	cmp	r3, #0
 80155de:	d1e6      	bne.n	80155ae <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80155e0:	687b      	ldr	r3, [r7, #4]
 80155e2:	2220      	movs	r2, #32
 80155e4:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80155e8:	687b      	ldr	r3, [r7, #4]
 80155ea:	2200      	movs	r2, #0
 80155ec:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 80155ee:	687b      	ldr	r3, [r7, #4]
 80155f0:	2200      	movs	r2, #0
 80155f2:	675a      	str	r2, [r3, #116]	@ 0x74
}
 80155f4:	bf00      	nop
 80155f6:	3754      	adds	r7, #84	@ 0x54
 80155f8:	46bd      	mov	sp, r7
 80155fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80155fe:	4770      	bx	lr
 8015600:	effffffe 	.word	0xeffffffe

08015604 <UART_DMATransmitCplt>:
  * @brief DMA UART transmit process complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 8015604:	b580      	push	{r7, lr}
 8015606:	b090      	sub	sp, #64	@ 0x40
 8015608:	af00      	add	r7, sp, #0
 801560a:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 801560c:	687b      	ldr	r3, [r7, #4]
 801560e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8015610:	63fb      	str	r3, [r7, #60]	@ 0x3c

  /* DMA Normal mode */
  if (hdma->Init.Mode != DMA_CIRCULAR)
 8015612:	687b      	ldr	r3, [r7, #4]
 8015614:	69db      	ldr	r3, [r3, #28]
 8015616:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 801561a:	d037      	beq.n	801568c <UART_DMATransmitCplt+0x88>
  {
    huart->TxXferCount = 0U;
 801561c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801561e:	2200      	movs	r2, #0
 8015620:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    /* Disable the DMA transfer for transmit request by resetting the DMAT bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8015624:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8015626:	681b      	ldr	r3, [r3, #0]
 8015628:	3308      	adds	r3, #8
 801562a:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 801562c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801562e:	e853 3f00 	ldrex	r3, [r3]
 8015632:	623b      	str	r3, [r7, #32]
   return(result);
 8015634:	6a3b      	ldr	r3, [r7, #32]
 8015636:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 801563a:	63bb      	str	r3, [r7, #56]	@ 0x38
 801563c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801563e:	681b      	ldr	r3, [r3, #0]
 8015640:	3308      	adds	r3, #8
 8015642:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8015644:	633a      	str	r2, [r7, #48]	@ 0x30
 8015646:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8015648:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 801564a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 801564c:	e841 2300 	strex	r3, r2, [r1]
 8015650:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8015652:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8015654:	2b00      	cmp	r3, #0
 8015656:	d1e5      	bne.n	8015624 <UART_DMATransmitCplt+0x20>

    /* Enable the UART Transmit Complete Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8015658:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801565a:	681b      	ldr	r3, [r3, #0]
 801565c:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 801565e:	693b      	ldr	r3, [r7, #16]
 8015660:	e853 3f00 	ldrex	r3, [r3]
 8015664:	60fb      	str	r3, [r7, #12]
   return(result);
 8015666:	68fb      	ldr	r3, [r7, #12]
 8015668:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 801566c:	637b      	str	r3, [r7, #52]	@ 0x34
 801566e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8015670:	681b      	ldr	r3, [r3, #0]
 8015672:	461a      	mov	r2, r3
 8015674:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8015676:	61fb      	str	r3, [r7, #28]
 8015678:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 801567a:	69b9      	ldr	r1, [r7, #24]
 801567c:	69fa      	ldr	r2, [r7, #28]
 801567e:	e841 2300 	strex	r3, r2, [r1]
 8015682:	617b      	str	r3, [r7, #20]
   return(result);
 8015684:	697b      	ldr	r3, [r7, #20]
 8015686:	2b00      	cmp	r3, #0
 8015688:	d1e6      	bne.n	8015658 <UART_DMATransmitCplt+0x54>
#else
    /*Call legacy weak Tx complete callback*/
    HAL_UART_TxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 801568a:	e002      	b.n	8015692 <UART_DMATransmitCplt+0x8e>
    HAL_UART_TxCpltCallback(huart);
 801568c:	6bf8      	ldr	r0, [r7, #60]	@ 0x3c
 801568e:	f7ed fbad 	bl	8002dec <HAL_UART_TxCpltCallback>
}
 8015692:	bf00      	nop
 8015694:	3740      	adds	r7, #64	@ 0x40
 8015696:	46bd      	mov	sp, r7
 8015698:	bd80      	pop	{r7, pc}

0801569a <UART_DMATxHalfCplt>:
  * @brief DMA UART transmit process half complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 801569a:	b580      	push	{r7, lr}
 801569c:	b084      	sub	sp, #16
 801569e:	af00      	add	r7, sp, #0
 80156a0:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 80156a2:	687b      	ldr	r3, [r7, #4]
 80156a4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80156a6:	60fb      	str	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx Half complete callback*/
  huart->TxHalfCpltCallback(huart);
#else
  /*Call legacy weak Tx Half complete callback*/
  HAL_UART_TxHalfCpltCallback(huart);
 80156a8:	68f8      	ldr	r0, [r7, #12]
 80156aa:	f7fe fd9b 	bl	80141e4 <HAL_UART_TxHalfCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80156ae:	bf00      	nop
 80156b0:	3710      	adds	r7, #16
 80156b2:	46bd      	mov	sp, r7
 80156b4:	bd80      	pop	{r7, pc}

080156b6 <UART_DMAError>:
  * @brief DMA UART communication error callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 80156b6:	b580      	push	{r7, lr}
 80156b8:	b086      	sub	sp, #24
 80156ba:	af00      	add	r7, sp, #0
 80156bc:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 80156be:	687b      	ldr	r3, [r7, #4]
 80156c0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80156c2:	617b      	str	r3, [r7, #20]

  const HAL_UART_StateTypeDef gstate = huart->gState;
 80156c4:	697b      	ldr	r3, [r7, #20]
 80156c6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80156ca:	613b      	str	r3, [r7, #16]
  const HAL_UART_StateTypeDef rxstate = huart->RxState;
 80156cc:	697b      	ldr	r3, [r7, #20]
 80156ce:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80156d2:	60fb      	str	r3, [r7, #12]

  /* Stop UART DMA Tx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)) &&
 80156d4:	697b      	ldr	r3, [r7, #20]
 80156d6:	681b      	ldr	r3, [r3, #0]
 80156d8:	689b      	ldr	r3, [r3, #8]
 80156da:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80156de:	2b80      	cmp	r3, #128	@ 0x80
 80156e0:	d109      	bne.n	80156f6 <UART_DMAError+0x40>
 80156e2:	693b      	ldr	r3, [r7, #16]
 80156e4:	2b21      	cmp	r3, #33	@ 0x21
 80156e6:	d106      	bne.n	80156f6 <UART_DMAError+0x40>
      (gstate == HAL_UART_STATE_BUSY_TX))
  {
    huart->TxXferCount = 0U;
 80156e8:	697b      	ldr	r3, [r7, #20]
 80156ea:	2200      	movs	r2, #0
 80156ec:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    UART_EndTxTransfer(huart);
 80156f0:	6978      	ldr	r0, [r7, #20]
 80156f2:	f7ff fedf 	bl	80154b4 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) &&
 80156f6:	697b      	ldr	r3, [r7, #20]
 80156f8:	681b      	ldr	r3, [r3, #0]
 80156fa:	689b      	ldr	r3, [r3, #8]
 80156fc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8015700:	2b40      	cmp	r3, #64	@ 0x40
 8015702:	d109      	bne.n	8015718 <UART_DMAError+0x62>
 8015704:	68fb      	ldr	r3, [r7, #12]
 8015706:	2b22      	cmp	r3, #34	@ 0x22
 8015708:	d106      	bne.n	8015718 <UART_DMAError+0x62>
      (rxstate == HAL_UART_STATE_BUSY_RX))
  {
    huart->RxXferCount = 0U;
 801570a:	697b      	ldr	r3, [r7, #20]
 801570c:	2200      	movs	r2, #0
 801570e:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
    UART_EndRxTransfer(huart);
 8015712:	6978      	ldr	r0, [r7, #20]
 8015714:	f7ff ff10 	bl	8015538 <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 8015718:	697b      	ldr	r3, [r7, #20]
 801571a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 801571e:	f043 0210 	orr.w	r2, r3, #16
 8015722:	697b      	ldr	r3, [r7, #20]
 8015724:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8015728:	6978      	ldr	r0, [r7, #20]
 801572a:	f7fe fd65 	bl	80141f8 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 801572e:	bf00      	nop
 8015730:	3718      	adds	r7, #24
 8015732:	46bd      	mov	sp, r7
 8015734:	bd80      	pop	{r7, pc}

08015736 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8015736:	b580      	push	{r7, lr}
 8015738:	b084      	sub	sp, #16
 801573a:	af00      	add	r7, sp, #0
 801573c:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 801573e:	687b      	ldr	r3, [r7, #4]
 8015740:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8015742:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 8015744:	68fb      	ldr	r3, [r7, #12]
 8015746:	2200      	movs	r2, #0
 8015748:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 801574c:	68f8      	ldr	r0, [r7, #12]
 801574e:	f7fe fd53 	bl	80141f8 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8015752:	bf00      	nop
 8015754:	3710      	adds	r7, #16
 8015756:	46bd      	mov	sp, r7
 8015758:	bd80      	pop	{r7, pc}

0801575a <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 801575a:	b580      	push	{r7, lr}
 801575c:	b088      	sub	sp, #32
 801575e:	af00      	add	r7, sp, #0
 8015760:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8015762:	687b      	ldr	r3, [r7, #4]
 8015764:	681b      	ldr	r3, [r3, #0]
 8015766:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8015768:	68fb      	ldr	r3, [r7, #12]
 801576a:	e853 3f00 	ldrex	r3, [r3]
 801576e:	60bb      	str	r3, [r7, #8]
   return(result);
 8015770:	68bb      	ldr	r3, [r7, #8]
 8015772:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8015776:	61fb      	str	r3, [r7, #28]
 8015778:	687b      	ldr	r3, [r7, #4]
 801577a:	681b      	ldr	r3, [r3, #0]
 801577c:	461a      	mov	r2, r3
 801577e:	69fb      	ldr	r3, [r7, #28]
 8015780:	61bb      	str	r3, [r7, #24]
 8015782:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8015784:	6979      	ldr	r1, [r7, #20]
 8015786:	69ba      	ldr	r2, [r7, #24]
 8015788:	e841 2300 	strex	r3, r2, [r1]
 801578c:	613b      	str	r3, [r7, #16]
   return(result);
 801578e:	693b      	ldr	r3, [r7, #16]
 8015790:	2b00      	cmp	r3, #0
 8015792:	d1e6      	bne.n	8015762 <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8015794:	687b      	ldr	r3, [r7, #4]
 8015796:	2220      	movs	r2, #32
 8015798:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 801579c:	687b      	ldr	r3, [r7, #4]
 801579e:	2200      	movs	r2, #0
 80157a0:	679a      	str	r2, [r3, #120]	@ 0x78
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 80157a2:	6878      	ldr	r0, [r7, #4]
 80157a4:	f7ed fb22 	bl	8002dec <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80157a8:	bf00      	nop
 80157aa:	3720      	adds	r7, #32
 80157ac:	46bd      	mov	sp, r7
 80157ae:	bd80      	pop	{r7, pc}

080157b0 <UART_RxISR_8BIT>:
  * @brief RX interrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 80157b0:	b580      	push	{r7, lr}
 80157b2:	b09c      	sub	sp, #112	@ 0x70
 80157b4:	af00      	add	r7, sp, #0
 80157b6:	6078      	str	r0, [r7, #4]
  uint16_t uhMask = huart->Mask;
 80157b8:	687b      	ldr	r3, [r7, #4]
 80157ba:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 80157be:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80157c2:	687b      	ldr	r3, [r7, #4]
 80157c4:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80157c8:	2b22      	cmp	r3, #34	@ 0x22
 80157ca:	f040 80be 	bne.w	801594a <UART_RxISR_8BIT+0x19a>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 80157ce:	687b      	ldr	r3, [r7, #4]
 80157d0:	681b      	ldr	r3, [r3, #0]
 80157d2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80157d4:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 80157d8:	f8b7 306c 	ldrh.w	r3, [r7, #108]	@ 0x6c
 80157dc:	b2d9      	uxtb	r1, r3
 80157de:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 80157e2:	b2da      	uxtb	r2, r3
 80157e4:	687b      	ldr	r3, [r7, #4]
 80157e6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80157e8:	400a      	ands	r2, r1
 80157ea:	b2d2      	uxtb	r2, r2
 80157ec:	701a      	strb	r2, [r3, #0]
    huart->pRxBuffPtr++;
 80157ee:	687b      	ldr	r3, [r7, #4]
 80157f0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80157f2:	1c5a      	adds	r2, r3, #1
 80157f4:	687b      	ldr	r3, [r7, #4]
 80157f6:	659a      	str	r2, [r3, #88]	@ 0x58
    huart->RxXferCount--;
 80157f8:	687b      	ldr	r3, [r7, #4]
 80157fa:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 80157fe:	b29b      	uxth	r3, r3
 8015800:	3b01      	subs	r3, #1
 8015802:	b29a      	uxth	r2, r3
 8015804:	687b      	ldr	r3, [r7, #4]
 8015806:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

    if (huart->RxXferCount == 0U)
 801580a:	687b      	ldr	r3, [r7, #4]
 801580c:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8015810:	b29b      	uxth	r3, r3
 8015812:	2b00      	cmp	r3, #0
 8015814:	f040 80a1 	bne.w	801595a <UART_RxISR_8BIT+0x1aa>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8015818:	687b      	ldr	r3, [r7, #4]
 801581a:	681b      	ldr	r3, [r3, #0]
 801581c:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 801581e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8015820:	e853 3f00 	ldrex	r3, [r3]
 8015824:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8015826:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8015828:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 801582c:	66bb      	str	r3, [r7, #104]	@ 0x68
 801582e:	687b      	ldr	r3, [r7, #4]
 8015830:	681b      	ldr	r3, [r3, #0]
 8015832:	461a      	mov	r2, r3
 8015834:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8015836:	65bb      	str	r3, [r7, #88]	@ 0x58
 8015838:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 801583a:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 801583c:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 801583e:	e841 2300 	strex	r3, r2, [r1]
 8015842:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8015844:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8015846:	2b00      	cmp	r3, #0
 8015848:	d1e6      	bne.n	8015818 <UART_RxISR_8BIT+0x68>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 801584a:	687b      	ldr	r3, [r7, #4]
 801584c:	681b      	ldr	r3, [r3, #0]
 801584e:	3308      	adds	r3, #8
 8015850:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8015852:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8015854:	e853 3f00 	ldrex	r3, [r3]
 8015858:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 801585a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801585c:	f023 0301 	bic.w	r3, r3, #1
 8015860:	667b      	str	r3, [r7, #100]	@ 0x64
 8015862:	687b      	ldr	r3, [r7, #4]
 8015864:	681b      	ldr	r3, [r3, #0]
 8015866:	3308      	adds	r3, #8
 8015868:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 801586a:	647a      	str	r2, [r7, #68]	@ 0x44
 801586c:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 801586e:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8015870:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8015872:	e841 2300 	strex	r3, r2, [r1]
 8015876:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8015878:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801587a:	2b00      	cmp	r3, #0
 801587c:	d1e5      	bne.n	801584a <UART_RxISR_8BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 801587e:	687b      	ldr	r3, [r7, #4]
 8015880:	2220      	movs	r2, #32
 8015882:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 8015886:	687b      	ldr	r3, [r7, #4]
 8015888:	2200      	movs	r2, #0
 801588a:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 801588c:	687b      	ldr	r3, [r7, #4]
 801588e:	2200      	movs	r2, #0
 8015890:	671a      	str	r2, [r3, #112]	@ 0x70

      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8015892:	687b      	ldr	r3, [r7, #4]
 8015894:	681b      	ldr	r3, [r3, #0]
 8015896:	4a33      	ldr	r2, [pc, #204]	@ (8015964 <UART_RxISR_8BIT+0x1b4>)
 8015898:	4293      	cmp	r3, r2
 801589a:	d01f      	beq.n	80158dc <UART_RxISR_8BIT+0x12c>
      {
        /* Check that USART RTOEN bit is set */
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 801589c:	687b      	ldr	r3, [r7, #4]
 801589e:	681b      	ldr	r3, [r3, #0]
 80158a0:	685b      	ldr	r3, [r3, #4]
 80158a2:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80158a6:	2b00      	cmp	r3, #0
 80158a8:	d018      	beq.n	80158dc <UART_RxISR_8BIT+0x12c>
        {
          /* Enable the UART Receiver Timeout Interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 80158aa:	687b      	ldr	r3, [r7, #4]
 80158ac:	681b      	ldr	r3, [r3, #0]
 80158ae:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80158b0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80158b2:	e853 3f00 	ldrex	r3, [r3]
 80158b6:	623b      	str	r3, [r7, #32]
   return(result);
 80158b8:	6a3b      	ldr	r3, [r7, #32]
 80158ba:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 80158be:	663b      	str	r3, [r7, #96]	@ 0x60
 80158c0:	687b      	ldr	r3, [r7, #4]
 80158c2:	681b      	ldr	r3, [r3, #0]
 80158c4:	461a      	mov	r2, r3
 80158c6:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80158c8:	633b      	str	r3, [r7, #48]	@ 0x30
 80158ca:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80158cc:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80158ce:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80158d0:	e841 2300 	strex	r3, r2, [r1]
 80158d4:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80158d6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80158d8:	2b00      	cmp	r3, #0
 80158da:	d1e6      	bne.n	80158aa <UART_RxISR_8BIT+0xfa>
        }
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80158dc:	687b      	ldr	r3, [r7, #4]
 80158de:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80158e0:	2b01      	cmp	r3, #1
 80158e2:	d12e      	bne.n	8015942 <UART_RxISR_8BIT+0x192>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80158e4:	687b      	ldr	r3, [r7, #4]
 80158e6:	2200      	movs	r2, #0
 80158e8:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80158ea:	687b      	ldr	r3, [r7, #4]
 80158ec:	681b      	ldr	r3, [r3, #0]
 80158ee:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80158f0:	693b      	ldr	r3, [r7, #16]
 80158f2:	e853 3f00 	ldrex	r3, [r3]
 80158f6:	60fb      	str	r3, [r7, #12]
   return(result);
 80158f8:	68fb      	ldr	r3, [r7, #12]
 80158fa:	f023 0310 	bic.w	r3, r3, #16
 80158fe:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8015900:	687b      	ldr	r3, [r7, #4]
 8015902:	681b      	ldr	r3, [r3, #0]
 8015904:	461a      	mov	r2, r3
 8015906:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8015908:	61fb      	str	r3, [r7, #28]
 801590a:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 801590c:	69b9      	ldr	r1, [r7, #24]
 801590e:	69fa      	ldr	r2, [r7, #28]
 8015910:	e841 2300 	strex	r3, r2, [r1]
 8015914:	617b      	str	r3, [r7, #20]
   return(result);
 8015916:	697b      	ldr	r3, [r7, #20]
 8015918:	2b00      	cmp	r3, #0
 801591a:	d1e6      	bne.n	80158ea <UART_RxISR_8BIT+0x13a>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 801591c:	687b      	ldr	r3, [r7, #4]
 801591e:	681b      	ldr	r3, [r3, #0]
 8015920:	69db      	ldr	r3, [r3, #28]
 8015922:	f003 0310 	and.w	r3, r3, #16
 8015926:	2b10      	cmp	r3, #16
 8015928:	d103      	bne.n	8015932 <UART_RxISR_8BIT+0x182>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 801592a:	687b      	ldr	r3, [r7, #4]
 801592c:	681b      	ldr	r3, [r3, #0]
 801592e:	2210      	movs	r2, #16
 8015930:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8015932:	687b      	ldr	r3, [r7, #4]
 8015934:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8015938:	4619      	mov	r1, r3
 801593a:	6878      	ldr	r0, [r7, #4]
 801593c:	f7fe fc66 	bl	801420c <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8015940:	e00b      	b.n	801595a <UART_RxISR_8BIT+0x1aa>
        HAL_UART_RxCpltCallback(huart);
 8015942:	6878      	ldr	r0, [r7, #4]
 8015944:	f7ed fa26 	bl	8002d94 <HAL_UART_RxCpltCallback>
}
 8015948:	e007      	b.n	801595a <UART_RxISR_8BIT+0x1aa>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 801594a:	687b      	ldr	r3, [r7, #4]
 801594c:	681b      	ldr	r3, [r3, #0]
 801594e:	699a      	ldr	r2, [r3, #24]
 8015950:	687b      	ldr	r3, [r7, #4]
 8015952:	681b      	ldr	r3, [r3, #0]
 8015954:	f042 0208 	orr.w	r2, r2, #8
 8015958:	619a      	str	r2, [r3, #24]
}
 801595a:	bf00      	nop
 801595c:	3770      	adds	r7, #112	@ 0x70
 801595e:	46bd      	mov	sp, r7
 8015960:	bd80      	pop	{r7, pc}
 8015962:	bf00      	nop
 8015964:	58000c00 	.word	0x58000c00

08015968 <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 8015968:	b580      	push	{r7, lr}
 801596a:	b09c      	sub	sp, #112	@ 0x70
 801596c:	af00      	add	r7, sp, #0
 801596e:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
 8015970:	687b      	ldr	r3, [r7, #4]
 8015972:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 8015976:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 801597a:	687b      	ldr	r3, [r7, #4]
 801597c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8015980:	2b22      	cmp	r3, #34	@ 0x22
 8015982:	f040 80be 	bne.w	8015b02 <UART_RxISR_16BIT+0x19a>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8015986:	687b      	ldr	r3, [r7, #4]
 8015988:	681b      	ldr	r3, [r3, #0]
 801598a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 801598c:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 8015990:	687b      	ldr	r3, [r7, #4]
 8015992:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8015994:	66bb      	str	r3, [r7, #104]	@ 0x68
    *tmp = (uint16_t)(uhdata & uhMask);
 8015996:	f8b7 206c 	ldrh.w	r2, [r7, #108]	@ 0x6c
 801599a:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 801599e:	4013      	ands	r3, r2
 80159a0:	b29a      	uxth	r2, r3
 80159a2:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80159a4:	801a      	strh	r2, [r3, #0]
    huart->pRxBuffPtr += 2U;
 80159a6:	687b      	ldr	r3, [r7, #4]
 80159a8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80159aa:	1c9a      	adds	r2, r3, #2
 80159ac:	687b      	ldr	r3, [r7, #4]
 80159ae:	659a      	str	r2, [r3, #88]	@ 0x58
    huart->RxXferCount--;
 80159b0:	687b      	ldr	r3, [r7, #4]
 80159b2:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 80159b6:	b29b      	uxth	r3, r3
 80159b8:	3b01      	subs	r3, #1
 80159ba:	b29a      	uxth	r2, r3
 80159bc:	687b      	ldr	r3, [r7, #4]
 80159be:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

    if (huart->RxXferCount == 0U)
 80159c2:	687b      	ldr	r3, [r7, #4]
 80159c4:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 80159c8:	b29b      	uxth	r3, r3
 80159ca:	2b00      	cmp	r3, #0
 80159cc:	f040 80a1 	bne.w	8015b12 <UART_RxISR_16BIT+0x1aa>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 80159d0:	687b      	ldr	r3, [r7, #4]
 80159d2:	681b      	ldr	r3, [r3, #0]
 80159d4:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80159d6:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80159d8:	e853 3f00 	ldrex	r3, [r3]
 80159dc:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 80159de:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80159e0:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80159e4:	667b      	str	r3, [r7, #100]	@ 0x64
 80159e6:	687b      	ldr	r3, [r7, #4]
 80159e8:	681b      	ldr	r3, [r3, #0]
 80159ea:	461a      	mov	r2, r3
 80159ec:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80159ee:	657b      	str	r3, [r7, #84]	@ 0x54
 80159f0:	653a      	str	r2, [r7, #80]	@ 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80159f2:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 80159f4:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 80159f6:	e841 2300 	strex	r3, r2, [r1]
 80159fa:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 80159fc:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80159fe:	2b00      	cmp	r3, #0
 8015a00:	d1e6      	bne.n	80159d0 <UART_RxISR_16BIT+0x68>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8015a02:	687b      	ldr	r3, [r7, #4]
 8015a04:	681b      	ldr	r3, [r3, #0]
 8015a06:	3308      	adds	r3, #8
 8015a08:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8015a0a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8015a0c:	e853 3f00 	ldrex	r3, [r3]
 8015a10:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8015a12:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8015a14:	f023 0301 	bic.w	r3, r3, #1
 8015a18:	663b      	str	r3, [r7, #96]	@ 0x60
 8015a1a:	687b      	ldr	r3, [r7, #4]
 8015a1c:	681b      	ldr	r3, [r3, #0]
 8015a1e:	3308      	adds	r3, #8
 8015a20:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8015a22:	643a      	str	r2, [r7, #64]	@ 0x40
 8015a24:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8015a26:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8015a28:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8015a2a:	e841 2300 	strex	r3, r2, [r1]
 8015a2e:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8015a30:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8015a32:	2b00      	cmp	r3, #0
 8015a34:	d1e5      	bne.n	8015a02 <UART_RxISR_16BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8015a36:	687b      	ldr	r3, [r7, #4]
 8015a38:	2220      	movs	r2, #32
 8015a3a:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 8015a3e:	687b      	ldr	r3, [r7, #4]
 8015a40:	2200      	movs	r2, #0
 8015a42:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8015a44:	687b      	ldr	r3, [r7, #4]
 8015a46:	2200      	movs	r2, #0
 8015a48:	671a      	str	r2, [r3, #112]	@ 0x70

      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8015a4a:	687b      	ldr	r3, [r7, #4]
 8015a4c:	681b      	ldr	r3, [r3, #0]
 8015a4e:	4a33      	ldr	r2, [pc, #204]	@ (8015b1c <UART_RxISR_16BIT+0x1b4>)
 8015a50:	4293      	cmp	r3, r2
 8015a52:	d01f      	beq.n	8015a94 <UART_RxISR_16BIT+0x12c>
      {
        /* Check that USART RTOEN bit is set */
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8015a54:	687b      	ldr	r3, [r7, #4]
 8015a56:	681b      	ldr	r3, [r3, #0]
 8015a58:	685b      	ldr	r3, [r3, #4]
 8015a5a:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8015a5e:	2b00      	cmp	r3, #0
 8015a60:	d018      	beq.n	8015a94 <UART_RxISR_16BIT+0x12c>
        {
          /* Enable the UART Receiver Timeout Interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8015a62:	687b      	ldr	r3, [r7, #4]
 8015a64:	681b      	ldr	r3, [r3, #0]
 8015a66:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8015a68:	6a3b      	ldr	r3, [r7, #32]
 8015a6a:	e853 3f00 	ldrex	r3, [r3]
 8015a6e:	61fb      	str	r3, [r7, #28]
   return(result);
 8015a70:	69fb      	ldr	r3, [r7, #28]
 8015a72:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8015a76:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8015a78:	687b      	ldr	r3, [r7, #4]
 8015a7a:	681b      	ldr	r3, [r3, #0]
 8015a7c:	461a      	mov	r2, r3
 8015a7e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8015a80:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8015a82:	62ba      	str	r2, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8015a84:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8015a86:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8015a88:	e841 2300 	strex	r3, r2, [r1]
 8015a8c:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8015a8e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8015a90:	2b00      	cmp	r3, #0
 8015a92:	d1e6      	bne.n	8015a62 <UART_RxISR_16BIT+0xfa>
        }
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8015a94:	687b      	ldr	r3, [r7, #4]
 8015a96:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8015a98:	2b01      	cmp	r3, #1
 8015a9a:	d12e      	bne.n	8015afa <UART_RxISR_16BIT+0x192>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8015a9c:	687b      	ldr	r3, [r7, #4]
 8015a9e:	2200      	movs	r2, #0
 8015aa0:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8015aa2:	687b      	ldr	r3, [r7, #4]
 8015aa4:	681b      	ldr	r3, [r3, #0]
 8015aa6:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8015aa8:	68fb      	ldr	r3, [r7, #12]
 8015aaa:	e853 3f00 	ldrex	r3, [r3]
 8015aae:	60bb      	str	r3, [r7, #8]
   return(result);
 8015ab0:	68bb      	ldr	r3, [r7, #8]
 8015ab2:	f023 0310 	bic.w	r3, r3, #16
 8015ab6:	65bb      	str	r3, [r7, #88]	@ 0x58
 8015ab8:	687b      	ldr	r3, [r7, #4]
 8015aba:	681b      	ldr	r3, [r3, #0]
 8015abc:	461a      	mov	r2, r3
 8015abe:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8015ac0:	61bb      	str	r3, [r7, #24]
 8015ac2:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8015ac4:	6979      	ldr	r1, [r7, #20]
 8015ac6:	69ba      	ldr	r2, [r7, #24]
 8015ac8:	e841 2300 	strex	r3, r2, [r1]
 8015acc:	613b      	str	r3, [r7, #16]
   return(result);
 8015ace:	693b      	ldr	r3, [r7, #16]
 8015ad0:	2b00      	cmp	r3, #0
 8015ad2:	d1e6      	bne.n	8015aa2 <UART_RxISR_16BIT+0x13a>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8015ad4:	687b      	ldr	r3, [r7, #4]
 8015ad6:	681b      	ldr	r3, [r3, #0]
 8015ad8:	69db      	ldr	r3, [r3, #28]
 8015ada:	f003 0310 	and.w	r3, r3, #16
 8015ade:	2b10      	cmp	r3, #16
 8015ae0:	d103      	bne.n	8015aea <UART_RxISR_16BIT+0x182>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8015ae2:	687b      	ldr	r3, [r7, #4]
 8015ae4:	681b      	ldr	r3, [r3, #0]
 8015ae6:	2210      	movs	r2, #16
 8015ae8:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8015aea:	687b      	ldr	r3, [r7, #4]
 8015aec:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8015af0:	4619      	mov	r1, r3
 8015af2:	6878      	ldr	r0, [r7, #4]
 8015af4:	f7fe fb8a 	bl	801420c <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8015af8:	e00b      	b.n	8015b12 <UART_RxISR_16BIT+0x1aa>
        HAL_UART_RxCpltCallback(huart);
 8015afa:	6878      	ldr	r0, [r7, #4]
 8015afc:	f7ed f94a 	bl	8002d94 <HAL_UART_RxCpltCallback>
}
 8015b00:	e007      	b.n	8015b12 <UART_RxISR_16BIT+0x1aa>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8015b02:	687b      	ldr	r3, [r7, #4]
 8015b04:	681b      	ldr	r3, [r3, #0]
 8015b06:	699a      	ldr	r2, [r3, #24]
 8015b08:	687b      	ldr	r3, [r7, #4]
 8015b0a:	681b      	ldr	r3, [r3, #0]
 8015b0c:	f042 0208 	orr.w	r2, r2, #8
 8015b10:	619a      	str	r2, [r3, #24]
}
 8015b12:	bf00      	nop
 8015b14:	3770      	adds	r7, #112	@ 0x70
 8015b16:	46bd      	mov	sp, r7
 8015b18:	bd80      	pop	{r7, pc}
 8015b1a:	bf00      	nop
 8015b1c:	58000c00 	.word	0x58000c00

08015b20 <UART_RxISR_8BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 8015b20:	b580      	push	{r7, lr}
 8015b22:	b0ac      	sub	sp, #176	@ 0xb0
 8015b24:	af00      	add	r7, sp, #0
 8015b26:	6078      	str	r0, [r7, #4]
  uint16_t  uhMask = huart->Mask;
 8015b28:	687b      	ldr	r3, [r7, #4]
 8015b2a:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 8015b2e:	f8a7 30aa 	strh.w	r3, [r7, #170]	@ 0xaa
  uint16_t  uhdata;
  uint16_t  nb_rx_data;
  uint16_t  rxdatacount;
  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
 8015b32:	687b      	ldr	r3, [r7, #4]
 8015b34:	681b      	ldr	r3, [r3, #0]
 8015b36:	69db      	ldr	r3, [r3, #28]
 8015b38:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  uint32_t  cr1its   = READ_REG(huart->Instance->CR1);
 8015b3c:	687b      	ldr	r3, [r7, #4]
 8015b3e:	681b      	ldr	r3, [r3, #0]
 8015b40:	681b      	ldr	r3, [r3, #0]
 8015b42:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
  uint32_t  cr3its   = READ_REG(huart->Instance->CR3);
 8015b46:	687b      	ldr	r3, [r7, #4]
 8015b48:	681b      	ldr	r3, [r3, #0]
 8015b4a:	689b      	ldr	r3, [r3, #8]
 8015b4c:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8015b50:	687b      	ldr	r3, [r7, #4]
 8015b52:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8015b56:	2b22      	cmp	r3, #34	@ 0x22
 8015b58:	f040 8181 	bne.w	8015e5e <UART_RxISR_8BIT_FIFOEN+0x33e>
  {
    nb_rx_data = huart->NbRxDataToProcess;
 8015b5c:	687b      	ldr	r3, [r7, #4]
 8015b5e:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 8015b62:	f8a7 309e 	strh.w	r3, [r7, #158]	@ 0x9e
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 8015b66:	e124      	b.n	8015db2 <UART_RxISR_8BIT_FIFOEN+0x292>
    {
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8015b68:	687b      	ldr	r3, [r7, #4]
 8015b6a:	681b      	ldr	r3, [r3, #0]
 8015b6c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8015b6e:	f8a7 309c 	strh.w	r3, [r7, #156]	@ 0x9c
      *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 8015b72:	f8b7 309c 	ldrh.w	r3, [r7, #156]	@ 0x9c
 8015b76:	b2d9      	uxtb	r1, r3
 8015b78:	f8b7 30aa 	ldrh.w	r3, [r7, #170]	@ 0xaa
 8015b7c:	b2da      	uxtb	r2, r3
 8015b7e:	687b      	ldr	r3, [r7, #4]
 8015b80:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8015b82:	400a      	ands	r2, r1
 8015b84:	b2d2      	uxtb	r2, r2
 8015b86:	701a      	strb	r2, [r3, #0]
      huart->pRxBuffPtr++;
 8015b88:	687b      	ldr	r3, [r7, #4]
 8015b8a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8015b8c:	1c5a      	adds	r2, r3, #1
 8015b8e:	687b      	ldr	r3, [r7, #4]
 8015b90:	659a      	str	r2, [r3, #88]	@ 0x58
      huart->RxXferCount--;
 8015b92:	687b      	ldr	r3, [r7, #4]
 8015b94:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8015b98:	b29b      	uxth	r3, r3
 8015b9a:	3b01      	subs	r3, #1
 8015b9c:	b29a      	uxth	r2, r3
 8015b9e:	687b      	ldr	r3, [r7, #4]
 8015ba0:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
      isrflags = READ_REG(huart->Instance->ISR);
 8015ba4:	687b      	ldr	r3, [r7, #4]
 8015ba6:	681b      	ldr	r3, [r3, #0]
 8015ba8:	69db      	ldr	r3, [r3, #28]
 8015baa:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac

      /* If some non blocking errors occurred */
      if ((isrflags & (USART_ISR_PE | USART_ISR_FE | USART_ISR_NE)) != 0U)
 8015bae:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8015bb2:	f003 0307 	and.w	r3, r3, #7
 8015bb6:	2b00      	cmp	r3, #0
 8015bb8:	d053      	beq.n	8015c62 <UART_RxISR_8BIT_FIFOEN+0x142>
      {
        /* UART parity error interrupt occurred -------------------------------------*/
        if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8015bba:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8015bbe:	f003 0301 	and.w	r3, r3, #1
 8015bc2:	2b00      	cmp	r3, #0
 8015bc4:	d011      	beq.n	8015bea <UART_RxISR_8BIT_FIFOEN+0xca>
 8015bc6:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8015bca:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8015bce:	2b00      	cmp	r3, #0
 8015bd0:	d00b      	beq.n	8015bea <UART_RxISR_8BIT_FIFOEN+0xca>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8015bd2:	687b      	ldr	r3, [r7, #4]
 8015bd4:	681b      	ldr	r3, [r3, #0]
 8015bd6:	2201      	movs	r2, #1
 8015bd8:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_PE;
 8015bda:	687b      	ldr	r3, [r7, #4]
 8015bdc:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8015be0:	f043 0201 	orr.w	r2, r3, #1
 8015be4:	687b      	ldr	r3, [r7, #4]
 8015be6:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART frame error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8015bea:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8015bee:	f003 0302 	and.w	r3, r3, #2
 8015bf2:	2b00      	cmp	r3, #0
 8015bf4:	d011      	beq.n	8015c1a <UART_RxISR_8BIT_FIFOEN+0xfa>
 8015bf6:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8015bfa:	f003 0301 	and.w	r3, r3, #1
 8015bfe:	2b00      	cmp	r3, #0
 8015c00:	d00b      	beq.n	8015c1a <UART_RxISR_8BIT_FIFOEN+0xfa>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8015c02:	687b      	ldr	r3, [r7, #4]
 8015c04:	681b      	ldr	r3, [r3, #0]
 8015c06:	2202      	movs	r2, #2
 8015c08:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_FE;
 8015c0a:	687b      	ldr	r3, [r7, #4]
 8015c0c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8015c10:	f043 0204 	orr.w	r2, r3, #4
 8015c14:	687b      	ldr	r3, [r7, #4]
 8015c16:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART noise error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8015c1a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8015c1e:	f003 0304 	and.w	r3, r3, #4
 8015c22:	2b00      	cmp	r3, #0
 8015c24:	d011      	beq.n	8015c4a <UART_RxISR_8BIT_FIFOEN+0x12a>
 8015c26:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8015c2a:	f003 0301 	and.w	r3, r3, #1
 8015c2e:	2b00      	cmp	r3, #0
 8015c30:	d00b      	beq.n	8015c4a <UART_RxISR_8BIT_FIFOEN+0x12a>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8015c32:	687b      	ldr	r3, [r7, #4]
 8015c34:	681b      	ldr	r3, [r3, #0]
 8015c36:	2204      	movs	r2, #4
 8015c38:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_NE;
 8015c3a:	687b      	ldr	r3, [r7, #4]
 8015c3c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8015c40:	f043 0202 	orr.w	r2, r3, #2
 8015c44:	687b      	ldr	r3, [r7, #4]
 8015c46:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* Call UART Error Call back function if need be ----------------------------*/
        if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8015c4a:	687b      	ldr	r3, [r7, #4]
 8015c4c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8015c50:	2b00      	cmp	r3, #0
 8015c52:	d006      	beq.n	8015c62 <UART_RxISR_8BIT_FIFOEN+0x142>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8015c54:	6878      	ldr	r0, [r7, #4]
 8015c56:	f7fe facf 	bl	80141f8 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
          huart->ErrorCode = HAL_UART_ERROR_NONE;
 8015c5a:	687b      	ldr	r3, [r7, #4]
 8015c5c:	2200      	movs	r2, #0
 8015c5e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }
      }

      if (huart->RxXferCount == 0U)
 8015c62:	687b      	ldr	r3, [r7, #4]
 8015c64:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8015c68:	b29b      	uxth	r3, r3
 8015c6a:	2b00      	cmp	r3, #0
 8015c6c:	f040 80a1 	bne.w	8015db2 <UART_RxISR_8BIT_FIFOEN+0x292>
      {
        /* Disable the UART Parity Error Interrupt and RXFT interrupt*/
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8015c70:	687b      	ldr	r3, [r7, #4]
 8015c72:	681b      	ldr	r3, [r3, #0]
 8015c74:	673b      	str	r3, [r7, #112]	@ 0x70
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8015c76:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8015c78:	e853 3f00 	ldrex	r3, [r3]
 8015c7c:	66fb      	str	r3, [r7, #108]	@ 0x6c
   return(result);
 8015c7e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8015c80:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8015c84:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8015c88:	687b      	ldr	r3, [r7, #4]
 8015c8a:	681b      	ldr	r3, [r3, #0]
 8015c8c:	461a      	mov	r2, r3
 8015c8e:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8015c92:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8015c94:	67ba      	str	r2, [r7, #120]	@ 0x78
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8015c96:	6fb9      	ldr	r1, [r7, #120]	@ 0x78
 8015c98:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 8015c9a:	e841 2300 	strex	r3, r2, [r1]
 8015c9e:	677b      	str	r3, [r7, #116]	@ 0x74
   return(result);
 8015ca0:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8015ca2:	2b00      	cmp	r3, #0
 8015ca4:	d1e4      	bne.n	8015c70 <UART_RxISR_8BIT_FIFOEN+0x150>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error)
           and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8015ca6:	687b      	ldr	r3, [r7, #4]
 8015ca8:	681b      	ldr	r3, [r3, #0]
 8015caa:	3308      	adds	r3, #8
 8015cac:	65fb      	str	r3, [r7, #92]	@ 0x5c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8015cae:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8015cb0:	e853 3f00 	ldrex	r3, [r3]
 8015cb4:	65bb      	str	r3, [r7, #88]	@ 0x58
   return(result);
 8015cb6:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8015cb8:	4b6f      	ldr	r3, [pc, #444]	@ (8015e78 <UART_RxISR_8BIT_FIFOEN+0x358>)
 8015cba:	4013      	ands	r3, r2
 8015cbc:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8015cc0:	687b      	ldr	r3, [r7, #4]
 8015cc2:	681b      	ldr	r3, [r3, #0]
 8015cc4:	3308      	adds	r3, #8
 8015cc6:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8015cca:	66ba      	str	r2, [r7, #104]	@ 0x68
 8015ccc:	667b      	str	r3, [r7, #100]	@ 0x64
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8015cce:	6e79      	ldr	r1, [r7, #100]	@ 0x64
 8015cd0:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 8015cd2:	e841 2300 	strex	r3, r2, [r1]
 8015cd6:	663b      	str	r3, [r7, #96]	@ 0x60
   return(result);
 8015cd8:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8015cda:	2b00      	cmp	r3, #0
 8015cdc:	d1e3      	bne.n	8015ca6 <UART_RxISR_8BIT_FIFOEN+0x186>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8015cde:	687b      	ldr	r3, [r7, #4]
 8015ce0:	2220      	movs	r2, #32
 8015ce2:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8015ce6:	687b      	ldr	r3, [r7, #4]
 8015ce8:	2200      	movs	r2, #0
 8015cea:	675a      	str	r2, [r3, #116]	@ 0x74

        /* Initialize type of RxEvent to Transfer Complete */
        huart->RxEventType = HAL_UART_RXEVENT_TC;
 8015cec:	687b      	ldr	r3, [r7, #4]
 8015cee:	2200      	movs	r2, #0
 8015cf0:	671a      	str	r2, [r3, #112]	@ 0x70

        if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8015cf2:	687b      	ldr	r3, [r7, #4]
 8015cf4:	681b      	ldr	r3, [r3, #0]
 8015cf6:	4a61      	ldr	r2, [pc, #388]	@ (8015e7c <UART_RxISR_8BIT_FIFOEN+0x35c>)
 8015cf8:	4293      	cmp	r3, r2
 8015cfa:	d021      	beq.n	8015d40 <UART_RxISR_8BIT_FIFOEN+0x220>
        {
          /* Check that USART RTOEN bit is set */
          if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8015cfc:	687b      	ldr	r3, [r7, #4]
 8015cfe:	681b      	ldr	r3, [r3, #0]
 8015d00:	685b      	ldr	r3, [r3, #4]
 8015d02:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8015d06:	2b00      	cmp	r3, #0
 8015d08:	d01a      	beq.n	8015d40 <UART_RxISR_8BIT_FIFOEN+0x220>
          {
            /* Enable the UART Receiver Timeout Interrupt */
            ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8015d0a:	687b      	ldr	r3, [r7, #4]
 8015d0c:	681b      	ldr	r3, [r3, #0]
 8015d0e:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8015d10:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8015d12:	e853 3f00 	ldrex	r3, [r3]
 8015d16:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 8015d18:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8015d1a:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8015d1e:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8015d22:	687b      	ldr	r3, [r7, #4]
 8015d24:	681b      	ldr	r3, [r3, #0]
 8015d26:	461a      	mov	r2, r3
 8015d28:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8015d2c:	657b      	str	r3, [r7, #84]	@ 0x54
 8015d2e:	653a      	str	r2, [r7, #80]	@ 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8015d30:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 8015d32:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8015d34:	e841 2300 	strex	r3, r2, [r1]
 8015d38:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 8015d3a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8015d3c:	2b00      	cmp	r3, #0
 8015d3e:	d1e4      	bne.n	8015d0a <UART_RxISR_8BIT_FIFOEN+0x1ea>
          }
        }

        /* Check current reception Mode :
           If Reception till IDLE event has been selected : */
        if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8015d40:	687b      	ldr	r3, [r7, #4]
 8015d42:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8015d44:	2b01      	cmp	r3, #1
 8015d46:	d130      	bne.n	8015daa <UART_RxISR_8BIT_FIFOEN+0x28a>
        {
          /* Set reception type to Standard */
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8015d48:	687b      	ldr	r3, [r7, #4]
 8015d4a:	2200      	movs	r2, #0
 8015d4c:	66da      	str	r2, [r3, #108]	@ 0x6c

          /* Disable IDLE interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8015d4e:	687b      	ldr	r3, [r7, #4]
 8015d50:	681b      	ldr	r3, [r3, #0]
 8015d52:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8015d54:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8015d56:	e853 3f00 	ldrex	r3, [r3]
 8015d5a:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8015d5c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8015d5e:	f023 0310 	bic.w	r3, r3, #16
 8015d62:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 8015d66:	687b      	ldr	r3, [r7, #4]
 8015d68:	681b      	ldr	r3, [r3, #0]
 8015d6a:	461a      	mov	r2, r3
 8015d6c:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8015d70:	643b      	str	r3, [r7, #64]	@ 0x40
 8015d72:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8015d74:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8015d76:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8015d78:	e841 2300 	strex	r3, r2, [r1]
 8015d7c:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8015d7e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8015d80:	2b00      	cmp	r3, #0
 8015d82:	d1e4      	bne.n	8015d4e <UART_RxISR_8BIT_FIFOEN+0x22e>

          if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8015d84:	687b      	ldr	r3, [r7, #4]
 8015d86:	681b      	ldr	r3, [r3, #0]
 8015d88:	69db      	ldr	r3, [r3, #28]
 8015d8a:	f003 0310 	and.w	r3, r3, #16
 8015d8e:	2b10      	cmp	r3, #16
 8015d90:	d103      	bne.n	8015d9a <UART_RxISR_8BIT_FIFOEN+0x27a>
          {
            /* Clear IDLE Flag */
            __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8015d92:	687b      	ldr	r3, [r7, #4]
 8015d94:	681b      	ldr	r3, [r3, #0]
 8015d96:	2210      	movs	r2, #16
 8015d98:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx Event callback*/
          huart->RxEventCallback(huart, huart->RxXferSize);
#else
          /*Call legacy weak Rx Event callback*/
          HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8015d9a:	687b      	ldr	r3, [r7, #4]
 8015d9c:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8015da0:	4619      	mov	r1, r3
 8015da2:	6878      	ldr	r0, [r7, #4]
 8015da4:	f7fe fa32 	bl	801420c <HAL_UARTEx_RxEventCallback>
#else
          /*Call legacy weak Rx complete callback*/
          HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        }
        break;
 8015da8:	e00e      	b.n	8015dc8 <UART_RxISR_8BIT_FIFOEN+0x2a8>
          HAL_UART_RxCpltCallback(huart);
 8015daa:	6878      	ldr	r0, [r7, #4]
 8015dac:	f7ec fff2 	bl	8002d94 <HAL_UART_RxCpltCallback>
        break;
 8015db0:	e00a      	b.n	8015dc8 <UART_RxISR_8BIT_FIFOEN+0x2a8>
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 8015db2:	f8b7 309e 	ldrh.w	r3, [r7, #158]	@ 0x9e
 8015db6:	2b00      	cmp	r3, #0
 8015db8:	d006      	beq.n	8015dc8 <UART_RxISR_8BIT_FIFOEN+0x2a8>
 8015dba:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8015dbe:	f003 0320 	and.w	r3, r3, #32
 8015dc2:	2b00      	cmp	r3, #0
 8015dc4:	f47f aed0 	bne.w	8015b68 <UART_RxISR_8BIT_FIFOEN+0x48>

    /* When remaining number of bytes to receive is less than the RX FIFO
    threshold, next incoming frames are processed as if FIFO mode was
    disabled (i.e. one interrupt per received frame).
    */
    rxdatacount = huart->RxXferCount;
 8015dc8:	687b      	ldr	r3, [r7, #4]
 8015dca:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8015dce:	f8a7 308a 	strh.w	r3, [r7, #138]	@ 0x8a
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 8015dd2:	f8b7 308a 	ldrh.w	r3, [r7, #138]	@ 0x8a
 8015dd6:	2b00      	cmp	r3, #0
 8015dd8:	d049      	beq.n	8015e6e <UART_RxISR_8BIT_FIFOEN+0x34e>
 8015dda:	687b      	ldr	r3, [r7, #4]
 8015ddc:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 8015de0:	f8b7 208a 	ldrh.w	r2, [r7, #138]	@ 0x8a
 8015de4:	429a      	cmp	r2, r3
 8015de6:	d242      	bcs.n	8015e6e <UART_RxISR_8BIT_FIFOEN+0x34e>
    {
      /* Disable the UART RXFT interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 8015de8:	687b      	ldr	r3, [r7, #4]
 8015dea:	681b      	ldr	r3, [r3, #0]
 8015dec:	3308      	adds	r3, #8
 8015dee:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8015df0:	6a3b      	ldr	r3, [r7, #32]
 8015df2:	e853 3f00 	ldrex	r3, [r3]
 8015df6:	61fb      	str	r3, [r7, #28]
   return(result);
 8015df8:	69fb      	ldr	r3, [r7, #28]
 8015dfa:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8015dfe:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8015e02:	687b      	ldr	r3, [r7, #4]
 8015e04:	681b      	ldr	r3, [r3, #0]
 8015e06:	3308      	adds	r3, #8
 8015e08:	f8d7 2084 	ldr.w	r2, [r7, #132]	@ 0x84
 8015e0c:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8015e0e:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8015e10:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8015e12:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8015e14:	e841 2300 	strex	r3, r2, [r1]
 8015e18:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8015e1a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8015e1c:	2b00      	cmp	r3, #0
 8015e1e:	d1e3      	bne.n	8015de8 <UART_RxISR_8BIT_FIFOEN+0x2c8>

      /* Update the RxISR function pointer */
      huart->RxISR = UART_RxISR_8BIT;
 8015e20:	687b      	ldr	r3, [r7, #4]
 8015e22:	4a17      	ldr	r2, [pc, #92]	@ (8015e80 <UART_RxISR_8BIT_FIFOEN+0x360>)
 8015e24:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Enable the UART Data Register Not Empty interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 8015e26:	687b      	ldr	r3, [r7, #4]
 8015e28:	681b      	ldr	r3, [r3, #0]
 8015e2a:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8015e2c:	68fb      	ldr	r3, [r7, #12]
 8015e2e:	e853 3f00 	ldrex	r3, [r3]
 8015e32:	60bb      	str	r3, [r7, #8]
   return(result);
 8015e34:	68bb      	ldr	r3, [r7, #8]
 8015e36:	f043 0320 	orr.w	r3, r3, #32
 8015e3a:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8015e3e:	687b      	ldr	r3, [r7, #4]
 8015e40:	681b      	ldr	r3, [r3, #0]
 8015e42:	461a      	mov	r2, r3
 8015e44:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8015e48:	61bb      	str	r3, [r7, #24]
 8015e4a:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8015e4c:	6979      	ldr	r1, [r7, #20]
 8015e4e:	69ba      	ldr	r2, [r7, #24]
 8015e50:	e841 2300 	strex	r3, r2, [r1]
 8015e54:	613b      	str	r3, [r7, #16]
   return(result);
 8015e56:	693b      	ldr	r3, [r7, #16]
 8015e58:	2b00      	cmp	r3, #0
 8015e5a:	d1e4      	bne.n	8015e26 <UART_RxISR_8BIT_FIFOEN+0x306>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8015e5c:	e007      	b.n	8015e6e <UART_RxISR_8BIT_FIFOEN+0x34e>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8015e5e:	687b      	ldr	r3, [r7, #4]
 8015e60:	681b      	ldr	r3, [r3, #0]
 8015e62:	699a      	ldr	r2, [r3, #24]
 8015e64:	687b      	ldr	r3, [r7, #4]
 8015e66:	681b      	ldr	r3, [r3, #0]
 8015e68:	f042 0208 	orr.w	r2, r2, #8
 8015e6c:	619a      	str	r2, [r3, #24]
}
 8015e6e:	bf00      	nop
 8015e70:	37b0      	adds	r7, #176	@ 0xb0
 8015e72:	46bd      	mov	sp, r7
 8015e74:	bd80      	pop	{r7, pc}
 8015e76:	bf00      	nop
 8015e78:	effffffe 	.word	0xeffffffe
 8015e7c:	58000c00 	.word	0x58000c00
 8015e80:	080157b1 	.word	0x080157b1

08015e84 <UART_RxISR_16BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 8015e84:	b580      	push	{r7, lr}
 8015e86:	b0ae      	sub	sp, #184	@ 0xb8
 8015e88:	af00      	add	r7, sp, #0
 8015e8a:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t  uhMask = huart->Mask;
 8015e8c:	687b      	ldr	r3, [r7, #4]
 8015e8e:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 8015e92:	f8a7 30b2 	strh.w	r3, [r7, #178]	@ 0xb2
  uint16_t  uhdata;
  uint16_t  nb_rx_data;
  uint16_t  rxdatacount;
  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
 8015e96:	687b      	ldr	r3, [r7, #4]
 8015e98:	681b      	ldr	r3, [r3, #0]
 8015e9a:	69db      	ldr	r3, [r3, #28]
 8015e9c:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  uint32_t  cr1its   = READ_REG(huart->Instance->CR1);
 8015ea0:	687b      	ldr	r3, [r7, #4]
 8015ea2:	681b      	ldr	r3, [r3, #0]
 8015ea4:	681b      	ldr	r3, [r3, #0]
 8015ea6:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  uint32_t  cr3its   = READ_REG(huart->Instance->CR3);
 8015eaa:	687b      	ldr	r3, [r7, #4]
 8015eac:	681b      	ldr	r3, [r3, #0]
 8015eae:	689b      	ldr	r3, [r3, #8]
 8015eb0:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8015eb4:	687b      	ldr	r3, [r7, #4]
 8015eb6:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8015eba:	2b22      	cmp	r3, #34	@ 0x22
 8015ebc:	f040 8185 	bne.w	80161ca <UART_RxISR_16BIT_FIFOEN+0x346>
  {
    nb_rx_data = huart->NbRxDataToProcess;
 8015ec0:	687b      	ldr	r3, [r7, #4]
 8015ec2:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 8015ec6:	f8a7 30a6 	strh.w	r3, [r7, #166]	@ 0xa6
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 8015eca:	e128      	b.n	801611e <UART_RxISR_16BIT_FIFOEN+0x29a>
    {
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8015ecc:	687b      	ldr	r3, [r7, #4]
 8015ece:	681b      	ldr	r3, [r3, #0]
 8015ed0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8015ed2:	f8a7 30a4 	strh.w	r3, [r7, #164]	@ 0xa4
      tmp = (uint16_t *) huart->pRxBuffPtr ;
 8015ed6:	687b      	ldr	r3, [r7, #4]
 8015ed8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8015eda:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
      *tmp = (uint16_t)(uhdata & uhMask);
 8015ede:	f8b7 20a4 	ldrh.w	r2, [r7, #164]	@ 0xa4
 8015ee2:	f8b7 30b2 	ldrh.w	r3, [r7, #178]	@ 0xb2
 8015ee6:	4013      	ands	r3, r2
 8015ee8:	b29a      	uxth	r2, r3
 8015eea:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8015eee:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8015ef0:	687b      	ldr	r3, [r7, #4]
 8015ef2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8015ef4:	1c9a      	adds	r2, r3, #2
 8015ef6:	687b      	ldr	r3, [r7, #4]
 8015ef8:	659a      	str	r2, [r3, #88]	@ 0x58
      huart->RxXferCount--;
 8015efa:	687b      	ldr	r3, [r7, #4]
 8015efc:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8015f00:	b29b      	uxth	r3, r3
 8015f02:	3b01      	subs	r3, #1
 8015f04:	b29a      	uxth	r2, r3
 8015f06:	687b      	ldr	r3, [r7, #4]
 8015f08:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
      isrflags = READ_REG(huart->Instance->ISR);
 8015f0c:	687b      	ldr	r3, [r7, #4]
 8015f0e:	681b      	ldr	r3, [r3, #0]
 8015f10:	69db      	ldr	r3, [r3, #28]
 8015f12:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4

      /* If some non blocking errors occurred */
      if ((isrflags & (USART_ISR_PE | USART_ISR_FE | USART_ISR_NE)) != 0U)
 8015f16:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8015f1a:	f003 0307 	and.w	r3, r3, #7
 8015f1e:	2b00      	cmp	r3, #0
 8015f20:	d053      	beq.n	8015fca <UART_RxISR_16BIT_FIFOEN+0x146>
      {
        /* UART parity error interrupt occurred -------------------------------------*/
        if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8015f22:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8015f26:	f003 0301 	and.w	r3, r3, #1
 8015f2a:	2b00      	cmp	r3, #0
 8015f2c:	d011      	beq.n	8015f52 <UART_RxISR_16BIT_FIFOEN+0xce>
 8015f2e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8015f32:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8015f36:	2b00      	cmp	r3, #0
 8015f38:	d00b      	beq.n	8015f52 <UART_RxISR_16BIT_FIFOEN+0xce>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8015f3a:	687b      	ldr	r3, [r7, #4]
 8015f3c:	681b      	ldr	r3, [r3, #0]
 8015f3e:	2201      	movs	r2, #1
 8015f40:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_PE;
 8015f42:	687b      	ldr	r3, [r7, #4]
 8015f44:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8015f48:	f043 0201 	orr.w	r2, r3, #1
 8015f4c:	687b      	ldr	r3, [r7, #4]
 8015f4e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART frame error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8015f52:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8015f56:	f003 0302 	and.w	r3, r3, #2
 8015f5a:	2b00      	cmp	r3, #0
 8015f5c:	d011      	beq.n	8015f82 <UART_RxISR_16BIT_FIFOEN+0xfe>
 8015f5e:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8015f62:	f003 0301 	and.w	r3, r3, #1
 8015f66:	2b00      	cmp	r3, #0
 8015f68:	d00b      	beq.n	8015f82 <UART_RxISR_16BIT_FIFOEN+0xfe>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8015f6a:	687b      	ldr	r3, [r7, #4]
 8015f6c:	681b      	ldr	r3, [r3, #0]
 8015f6e:	2202      	movs	r2, #2
 8015f70:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_FE;
 8015f72:	687b      	ldr	r3, [r7, #4]
 8015f74:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8015f78:	f043 0204 	orr.w	r2, r3, #4
 8015f7c:	687b      	ldr	r3, [r7, #4]
 8015f7e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART noise error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8015f82:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8015f86:	f003 0304 	and.w	r3, r3, #4
 8015f8a:	2b00      	cmp	r3, #0
 8015f8c:	d011      	beq.n	8015fb2 <UART_RxISR_16BIT_FIFOEN+0x12e>
 8015f8e:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8015f92:	f003 0301 	and.w	r3, r3, #1
 8015f96:	2b00      	cmp	r3, #0
 8015f98:	d00b      	beq.n	8015fb2 <UART_RxISR_16BIT_FIFOEN+0x12e>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8015f9a:	687b      	ldr	r3, [r7, #4]
 8015f9c:	681b      	ldr	r3, [r3, #0]
 8015f9e:	2204      	movs	r2, #4
 8015fa0:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_NE;
 8015fa2:	687b      	ldr	r3, [r7, #4]
 8015fa4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8015fa8:	f043 0202 	orr.w	r2, r3, #2
 8015fac:	687b      	ldr	r3, [r7, #4]
 8015fae:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* Call UART Error Call back function if need be ----------------------------*/
        if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8015fb2:	687b      	ldr	r3, [r7, #4]
 8015fb4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8015fb8:	2b00      	cmp	r3, #0
 8015fba:	d006      	beq.n	8015fca <UART_RxISR_16BIT_FIFOEN+0x146>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8015fbc:	6878      	ldr	r0, [r7, #4]
 8015fbe:	f7fe f91b 	bl	80141f8 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
          huart->ErrorCode = HAL_UART_ERROR_NONE;
 8015fc2:	687b      	ldr	r3, [r7, #4]
 8015fc4:	2200      	movs	r2, #0
 8015fc6:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }
      }

      if (huart->RxXferCount == 0U)
 8015fca:	687b      	ldr	r3, [r7, #4]
 8015fcc:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8015fd0:	b29b      	uxth	r3, r3
 8015fd2:	2b00      	cmp	r3, #0
 8015fd4:	f040 80a3 	bne.w	801611e <UART_RxISR_16BIT_FIFOEN+0x29a>
      {
        /* Disable the UART Parity Error Interrupt and RXFT interrupt*/
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8015fd8:	687b      	ldr	r3, [r7, #4]
 8015fda:	681b      	ldr	r3, [r3, #0]
 8015fdc:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8015fde:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8015fe0:	e853 3f00 	ldrex	r3, [r3]
 8015fe4:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8015fe6:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8015fe8:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8015fec:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8015ff0:	687b      	ldr	r3, [r7, #4]
 8015ff2:	681b      	ldr	r3, [r3, #0]
 8015ff4:	461a      	mov	r2, r3
 8015ff6:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8015ffa:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8015ffe:	67fa      	str	r2, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8016000:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8016002:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8016006:	e841 2300 	strex	r3, r2, [r1]
 801600a:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 801600c:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 801600e:	2b00      	cmp	r3, #0
 8016010:	d1e2      	bne.n	8015fd8 <UART_RxISR_16BIT_FIFOEN+0x154>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error)
           and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8016012:	687b      	ldr	r3, [r7, #4]
 8016014:	681b      	ldr	r3, [r3, #0]
 8016016:	3308      	adds	r3, #8
 8016018:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 801601a:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 801601c:	e853 3f00 	ldrex	r3, [r3]
 8016020:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8016022:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 8016024:	4b6f      	ldr	r3, [pc, #444]	@ (80161e4 <UART_RxISR_16BIT_FIFOEN+0x360>)
 8016026:	4013      	ands	r3, r2
 8016028:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 801602c:	687b      	ldr	r3, [r7, #4]
 801602e:	681b      	ldr	r3, [r3, #0]
 8016030:	3308      	adds	r3, #8
 8016032:	f8d7 2098 	ldr.w	r2, [r7, #152]	@ 0x98
 8016036:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8016038:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 801603a:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 801603c:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 801603e:	e841 2300 	strex	r3, r2, [r1]
 8016042:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8016044:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8016046:	2b00      	cmp	r3, #0
 8016048:	d1e3      	bne.n	8016012 <UART_RxISR_16BIT_FIFOEN+0x18e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 801604a:	687b      	ldr	r3, [r7, #4]
 801604c:	2220      	movs	r2, #32
 801604e:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8016052:	687b      	ldr	r3, [r7, #4]
 8016054:	2200      	movs	r2, #0
 8016056:	675a      	str	r2, [r3, #116]	@ 0x74

        /* Initialize type of RxEvent to Transfer Complete */
        huart->RxEventType = HAL_UART_RXEVENT_TC;
 8016058:	687b      	ldr	r3, [r7, #4]
 801605a:	2200      	movs	r2, #0
 801605c:	671a      	str	r2, [r3, #112]	@ 0x70

        if (!(IS_LPUART_INSTANCE(huart->Instance)))
 801605e:	687b      	ldr	r3, [r7, #4]
 8016060:	681b      	ldr	r3, [r3, #0]
 8016062:	4a61      	ldr	r2, [pc, #388]	@ (80161e8 <UART_RxISR_16BIT_FIFOEN+0x364>)
 8016064:	4293      	cmp	r3, r2
 8016066:	d021      	beq.n	80160ac <UART_RxISR_16BIT_FIFOEN+0x228>
        {
          /* Check that USART RTOEN bit is set */
          if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8016068:	687b      	ldr	r3, [r7, #4]
 801606a:	681b      	ldr	r3, [r3, #0]
 801606c:	685b      	ldr	r3, [r3, #4]
 801606e:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8016072:	2b00      	cmp	r3, #0
 8016074:	d01a      	beq.n	80160ac <UART_RxISR_16BIT_FIFOEN+0x228>
          {
            /* Enable the UART Receiver Timeout Interrupt */
            ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8016076:	687b      	ldr	r3, [r7, #4]
 8016078:	681b      	ldr	r3, [r3, #0]
 801607a:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 801607c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 801607e:	e853 3f00 	ldrex	r3, [r3]
 8016082:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8016084:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8016086:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 801608a:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 801608e:	687b      	ldr	r3, [r7, #4]
 8016090:	681b      	ldr	r3, [r3, #0]
 8016092:	461a      	mov	r2, r3
 8016094:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8016098:	65bb      	str	r3, [r7, #88]	@ 0x58
 801609a:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 801609c:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 801609e:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 80160a0:	e841 2300 	strex	r3, r2, [r1]
 80160a4:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 80160a6:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80160a8:	2b00      	cmp	r3, #0
 80160aa:	d1e4      	bne.n	8016076 <UART_RxISR_16BIT_FIFOEN+0x1f2>
          }
        }

        /* Check current reception Mode :
           If Reception till IDLE event has been selected : */
        if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80160ac:	687b      	ldr	r3, [r7, #4]
 80160ae:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80160b0:	2b01      	cmp	r3, #1
 80160b2:	d130      	bne.n	8016116 <UART_RxISR_16BIT_FIFOEN+0x292>
        {
          /* Set reception type to Standard */
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80160b4:	687b      	ldr	r3, [r7, #4]
 80160b6:	2200      	movs	r2, #0
 80160b8:	66da      	str	r2, [r3, #108]	@ 0x6c

          /* Disable IDLE interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80160ba:	687b      	ldr	r3, [r7, #4]
 80160bc:	681b      	ldr	r3, [r3, #0]
 80160be:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80160c0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80160c2:	e853 3f00 	ldrex	r3, [r3]
 80160c6:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 80160c8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80160ca:	f023 0310 	bic.w	r3, r3, #16
 80160ce:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 80160d2:	687b      	ldr	r3, [r7, #4]
 80160d4:	681b      	ldr	r3, [r3, #0]
 80160d6:	461a      	mov	r2, r3
 80160d8:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 80160dc:	647b      	str	r3, [r7, #68]	@ 0x44
 80160de:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80160e0:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80160e2:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80160e4:	e841 2300 	strex	r3, r2, [r1]
 80160e8:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 80160ea:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80160ec:	2b00      	cmp	r3, #0
 80160ee:	d1e4      	bne.n	80160ba <UART_RxISR_16BIT_FIFOEN+0x236>

          if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 80160f0:	687b      	ldr	r3, [r7, #4]
 80160f2:	681b      	ldr	r3, [r3, #0]
 80160f4:	69db      	ldr	r3, [r3, #28]
 80160f6:	f003 0310 	and.w	r3, r3, #16
 80160fa:	2b10      	cmp	r3, #16
 80160fc:	d103      	bne.n	8016106 <UART_RxISR_16BIT_FIFOEN+0x282>
          {
            /* Clear IDLE Flag */
            __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 80160fe:	687b      	ldr	r3, [r7, #4]
 8016100:	681b      	ldr	r3, [r3, #0]
 8016102:	2210      	movs	r2, #16
 8016104:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx Event callback*/
          huart->RxEventCallback(huart, huart->RxXferSize);
#else
          /*Call legacy weak Rx Event callback*/
          HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8016106:	687b      	ldr	r3, [r7, #4]
 8016108:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 801610c:	4619      	mov	r1, r3
 801610e:	6878      	ldr	r0, [r7, #4]
 8016110:	f7fe f87c 	bl	801420c <HAL_UARTEx_RxEventCallback>
#else
          /*Call legacy weak Rx complete callback*/
          HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        }
        break;
 8016114:	e00e      	b.n	8016134 <UART_RxISR_16BIT_FIFOEN+0x2b0>
          HAL_UART_RxCpltCallback(huart);
 8016116:	6878      	ldr	r0, [r7, #4]
 8016118:	f7ec fe3c 	bl	8002d94 <HAL_UART_RxCpltCallback>
        break;
 801611c:	e00a      	b.n	8016134 <UART_RxISR_16BIT_FIFOEN+0x2b0>
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 801611e:	f8b7 30a6 	ldrh.w	r3, [r7, #166]	@ 0xa6
 8016122:	2b00      	cmp	r3, #0
 8016124:	d006      	beq.n	8016134 <UART_RxISR_16BIT_FIFOEN+0x2b0>
 8016126:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 801612a:	f003 0320 	and.w	r3, r3, #32
 801612e:	2b00      	cmp	r3, #0
 8016130:	f47f aecc 	bne.w	8015ecc <UART_RxISR_16BIT_FIFOEN+0x48>

    /* When remaining number of bytes to receive is less than the RX FIFO
    threshold, next incoming frames are processed as if FIFO mode was
    disabled (i.e. one interrupt per received frame).
    */
    rxdatacount = huart->RxXferCount;
 8016134:	687b      	ldr	r3, [r7, #4]
 8016136:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 801613a:	f8a7 308e 	strh.w	r3, [r7, #142]	@ 0x8e
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 801613e:	f8b7 308e 	ldrh.w	r3, [r7, #142]	@ 0x8e
 8016142:	2b00      	cmp	r3, #0
 8016144:	d049      	beq.n	80161da <UART_RxISR_16BIT_FIFOEN+0x356>
 8016146:	687b      	ldr	r3, [r7, #4]
 8016148:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 801614c:	f8b7 208e 	ldrh.w	r2, [r7, #142]	@ 0x8e
 8016150:	429a      	cmp	r2, r3
 8016152:	d242      	bcs.n	80161da <UART_RxISR_16BIT_FIFOEN+0x356>
    {
      /* Disable the UART RXFT interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 8016154:	687b      	ldr	r3, [r7, #4]
 8016156:	681b      	ldr	r3, [r3, #0]
 8016158:	3308      	adds	r3, #8
 801615a:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 801615c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801615e:	e853 3f00 	ldrex	r3, [r3]
 8016162:	623b      	str	r3, [r7, #32]
   return(result);
 8016164:	6a3b      	ldr	r3, [r7, #32]
 8016166:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 801616a:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 801616e:	687b      	ldr	r3, [r7, #4]
 8016170:	681b      	ldr	r3, [r3, #0]
 8016172:	3308      	adds	r3, #8
 8016174:	f8d7 2088 	ldr.w	r2, [r7, #136]	@ 0x88
 8016178:	633a      	str	r2, [r7, #48]	@ 0x30
 801617a:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 801617c:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 801617e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8016180:	e841 2300 	strex	r3, r2, [r1]
 8016184:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8016186:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8016188:	2b00      	cmp	r3, #0
 801618a:	d1e3      	bne.n	8016154 <UART_RxISR_16BIT_FIFOEN+0x2d0>

      /* Update the RxISR function pointer */
      huart->RxISR = UART_RxISR_16BIT;
 801618c:	687b      	ldr	r3, [r7, #4]
 801618e:	4a17      	ldr	r2, [pc, #92]	@ (80161ec <UART_RxISR_16BIT_FIFOEN+0x368>)
 8016190:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Enable the UART Data Register Not Empty interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 8016192:	687b      	ldr	r3, [r7, #4]
 8016194:	681b      	ldr	r3, [r3, #0]
 8016196:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8016198:	693b      	ldr	r3, [r7, #16]
 801619a:	e853 3f00 	ldrex	r3, [r3]
 801619e:	60fb      	str	r3, [r7, #12]
   return(result);
 80161a0:	68fb      	ldr	r3, [r7, #12]
 80161a2:	f043 0320 	orr.w	r3, r3, #32
 80161a6:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 80161aa:	687b      	ldr	r3, [r7, #4]
 80161ac:	681b      	ldr	r3, [r3, #0]
 80161ae:	461a      	mov	r2, r3
 80161b0:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 80161b4:	61fb      	str	r3, [r7, #28]
 80161b6:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80161b8:	69b9      	ldr	r1, [r7, #24]
 80161ba:	69fa      	ldr	r2, [r7, #28]
 80161bc:	e841 2300 	strex	r3, r2, [r1]
 80161c0:	617b      	str	r3, [r7, #20]
   return(result);
 80161c2:	697b      	ldr	r3, [r7, #20]
 80161c4:	2b00      	cmp	r3, #0
 80161c6:	d1e4      	bne.n	8016192 <UART_RxISR_16BIT_FIFOEN+0x30e>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 80161c8:	e007      	b.n	80161da <UART_RxISR_16BIT_FIFOEN+0x356>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 80161ca:	687b      	ldr	r3, [r7, #4]
 80161cc:	681b      	ldr	r3, [r3, #0]
 80161ce:	699a      	ldr	r2, [r3, #24]
 80161d0:	687b      	ldr	r3, [r7, #4]
 80161d2:	681b      	ldr	r3, [r3, #0]
 80161d4:	f042 0208 	orr.w	r2, r2, #8
 80161d8:	619a      	str	r2, [r3, #24]
}
 80161da:	bf00      	nop
 80161dc:	37b8      	adds	r7, #184	@ 0xb8
 80161de:	46bd      	mov	sp, r7
 80161e0:	bd80      	pop	{r7, pc}
 80161e2:	bf00      	nop
 80161e4:	effffffe 	.word	0xeffffffe
 80161e8:	58000c00 	.word	0x58000c00
 80161ec:	08015969 	.word	0x08015969

080161f0 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 80161f0:	b480      	push	{r7}
 80161f2:	b083      	sub	sp, #12
 80161f4:	af00      	add	r7, sp, #0
 80161f6:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 80161f8:	bf00      	nop
 80161fa:	370c      	adds	r7, #12
 80161fc:	46bd      	mov	sp, r7
 80161fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016202:	4770      	bx	lr

08016204 <HAL_UARTEx_RxFifoFullCallback>:
  * @brief  UART RX Fifo full callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_RxFifoFullCallback(UART_HandleTypeDef *huart)
{
 8016204:	b480      	push	{r7}
 8016206:	b083      	sub	sp, #12
 8016208:	af00      	add	r7, sp, #0
 801620a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxFifoFullCallback can be implemented in the user file.
   */
}
 801620c:	bf00      	nop
 801620e:	370c      	adds	r7, #12
 8016210:	46bd      	mov	sp, r7
 8016212:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016216:	4770      	bx	lr

08016218 <HAL_UARTEx_TxFifoEmptyCallback>:
  * @brief  UART TX Fifo empty callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_TxFifoEmptyCallback(UART_HandleTypeDef *huart)
{
 8016218:	b480      	push	{r7}
 801621a:	b083      	sub	sp, #12
 801621c:	af00      	add	r7, sp, #0
 801621e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_TxFifoEmptyCallback can be implemented in the user file.
   */
}
 8016220:	bf00      	nop
 8016222:	370c      	adds	r7, #12
 8016224:	46bd      	mov	sp, r7
 8016226:	f85d 7b04 	ldr.w	r7, [sp], #4
 801622a:	4770      	bx	lr

0801622c <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 801622c:	b480      	push	{r7}
 801622e:	b085      	sub	sp, #20
 8016230:	af00      	add	r7, sp, #0
 8016232:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 8016234:	687b      	ldr	r3, [r7, #4]
 8016236:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 801623a:	2b01      	cmp	r3, #1
 801623c:	d101      	bne.n	8016242 <HAL_UARTEx_DisableFifoMode+0x16>
 801623e:	2302      	movs	r3, #2
 8016240:	e027      	b.n	8016292 <HAL_UARTEx_DisableFifoMode+0x66>
 8016242:	687b      	ldr	r3, [r7, #4]
 8016244:	2201      	movs	r2, #1
 8016246:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 801624a:	687b      	ldr	r3, [r7, #4]
 801624c:	2224      	movs	r2, #36	@ 0x24
 801624e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8016252:	687b      	ldr	r3, [r7, #4]
 8016254:	681b      	ldr	r3, [r3, #0]
 8016256:	681b      	ldr	r3, [r3, #0]
 8016258:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 801625a:	687b      	ldr	r3, [r7, #4]
 801625c:	681b      	ldr	r3, [r3, #0]
 801625e:	681a      	ldr	r2, [r3, #0]
 8016260:	687b      	ldr	r3, [r7, #4]
 8016262:	681b      	ldr	r3, [r3, #0]
 8016264:	f022 0201 	bic.w	r2, r2, #1
 8016268:	601a      	str	r2, [r3, #0]

  /* Disable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 801626a:	68fb      	ldr	r3, [r7, #12]
 801626c:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 8016270:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 8016272:	687b      	ldr	r3, [r7, #4]
 8016274:	2200      	movs	r2, #0
 8016276:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8016278:	687b      	ldr	r3, [r7, #4]
 801627a:	681b      	ldr	r3, [r3, #0]
 801627c:	68fa      	ldr	r2, [r7, #12]
 801627e:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8016280:	687b      	ldr	r3, [r7, #4]
 8016282:	2220      	movs	r2, #32
 8016284:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8016288:	687b      	ldr	r3, [r7, #4]
 801628a:	2200      	movs	r2, #0
 801628c:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8016290:	2300      	movs	r3, #0
}
 8016292:	4618      	mov	r0, r3
 8016294:	3714      	adds	r7, #20
 8016296:	46bd      	mov	sp, r7
 8016298:	f85d 7b04 	ldr.w	r7, [sp], #4
 801629c:	4770      	bx	lr

0801629e <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 801629e:	b580      	push	{r7, lr}
 80162a0:	b084      	sub	sp, #16
 80162a2:	af00      	add	r7, sp, #0
 80162a4:	6078      	str	r0, [r7, #4]
 80162a6:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 80162a8:	687b      	ldr	r3, [r7, #4]
 80162aa:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 80162ae:	2b01      	cmp	r3, #1
 80162b0:	d101      	bne.n	80162b6 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 80162b2:	2302      	movs	r3, #2
 80162b4:	e02d      	b.n	8016312 <HAL_UARTEx_SetTxFifoThreshold+0x74>
 80162b6:	687b      	ldr	r3, [r7, #4]
 80162b8:	2201      	movs	r2, #1
 80162ba:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 80162be:	687b      	ldr	r3, [r7, #4]
 80162c0:	2224      	movs	r2, #36	@ 0x24
 80162c2:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80162c6:	687b      	ldr	r3, [r7, #4]
 80162c8:	681b      	ldr	r3, [r3, #0]
 80162ca:	681b      	ldr	r3, [r3, #0]
 80162cc:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 80162ce:	687b      	ldr	r3, [r7, #4]
 80162d0:	681b      	ldr	r3, [r3, #0]
 80162d2:	681a      	ldr	r2, [r3, #0]
 80162d4:	687b      	ldr	r3, [r7, #4]
 80162d6:	681b      	ldr	r3, [r3, #0]
 80162d8:	f022 0201 	bic.w	r2, r2, #1
 80162dc:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 80162de:	687b      	ldr	r3, [r7, #4]
 80162e0:	681b      	ldr	r3, [r3, #0]
 80162e2:	689b      	ldr	r3, [r3, #8]
 80162e4:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 80162e8:	687b      	ldr	r3, [r7, #4]
 80162ea:	681b      	ldr	r3, [r3, #0]
 80162ec:	683a      	ldr	r2, [r7, #0]
 80162ee:	430a      	orrs	r2, r1
 80162f0:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 80162f2:	6878      	ldr	r0, [r7, #4]
 80162f4:	f000 f850 	bl	8016398 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80162f8:	687b      	ldr	r3, [r7, #4]
 80162fa:	681b      	ldr	r3, [r3, #0]
 80162fc:	68fa      	ldr	r2, [r7, #12]
 80162fe:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8016300:	687b      	ldr	r3, [r7, #4]
 8016302:	2220      	movs	r2, #32
 8016304:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8016308:	687b      	ldr	r3, [r7, #4]
 801630a:	2200      	movs	r2, #0
 801630c:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8016310:	2300      	movs	r3, #0
}
 8016312:	4618      	mov	r0, r3
 8016314:	3710      	adds	r7, #16
 8016316:	46bd      	mov	sp, r7
 8016318:	bd80      	pop	{r7, pc}

0801631a <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 801631a:	b580      	push	{r7, lr}
 801631c:	b084      	sub	sp, #16
 801631e:	af00      	add	r7, sp, #0
 8016320:	6078      	str	r0, [r7, #4]
 8016322:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8016324:	687b      	ldr	r3, [r7, #4]
 8016326:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 801632a:	2b01      	cmp	r3, #1
 801632c:	d101      	bne.n	8016332 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 801632e:	2302      	movs	r3, #2
 8016330:	e02d      	b.n	801638e <HAL_UARTEx_SetRxFifoThreshold+0x74>
 8016332:	687b      	ldr	r3, [r7, #4]
 8016334:	2201      	movs	r2, #1
 8016336:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 801633a:	687b      	ldr	r3, [r7, #4]
 801633c:	2224      	movs	r2, #36	@ 0x24
 801633e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8016342:	687b      	ldr	r3, [r7, #4]
 8016344:	681b      	ldr	r3, [r3, #0]
 8016346:	681b      	ldr	r3, [r3, #0]
 8016348:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 801634a:	687b      	ldr	r3, [r7, #4]
 801634c:	681b      	ldr	r3, [r3, #0]
 801634e:	681a      	ldr	r2, [r3, #0]
 8016350:	687b      	ldr	r3, [r7, #4]
 8016352:	681b      	ldr	r3, [r3, #0]
 8016354:	f022 0201 	bic.w	r2, r2, #1
 8016358:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 801635a:	687b      	ldr	r3, [r7, #4]
 801635c:	681b      	ldr	r3, [r3, #0]
 801635e:	689b      	ldr	r3, [r3, #8]
 8016360:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 8016364:	687b      	ldr	r3, [r7, #4]
 8016366:	681b      	ldr	r3, [r3, #0]
 8016368:	683a      	ldr	r2, [r7, #0]
 801636a:	430a      	orrs	r2, r1
 801636c:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 801636e:	6878      	ldr	r0, [r7, #4]
 8016370:	f000 f812 	bl	8016398 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8016374:	687b      	ldr	r3, [r7, #4]
 8016376:	681b      	ldr	r3, [r3, #0]
 8016378:	68fa      	ldr	r2, [r7, #12]
 801637a:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 801637c:	687b      	ldr	r3, [r7, #4]
 801637e:	2220      	movs	r2, #32
 8016380:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8016384:	687b      	ldr	r3, [r7, #4]
 8016386:	2200      	movs	r2, #0
 8016388:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 801638c:	2300      	movs	r3, #0
}
 801638e:	4618      	mov	r0, r3
 8016390:	3710      	adds	r7, #16
 8016392:	46bd      	mov	sp, r7
 8016394:	bd80      	pop	{r7, pc}
	...

08016398 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 8016398:	b480      	push	{r7}
 801639a:	b085      	sub	sp, #20
 801639c:	af00      	add	r7, sp, #0
 801639e:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 80163a0:	687b      	ldr	r3, [r7, #4]
 80163a2:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80163a4:	2b00      	cmp	r3, #0
 80163a6:	d108      	bne.n	80163ba <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 80163a8:	687b      	ldr	r3, [r7, #4]
 80163aa:	2201      	movs	r2, #1
 80163ac:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 80163b0:	687b      	ldr	r3, [r7, #4]
 80163b2:	2201      	movs	r2, #1
 80163b4:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 80163b8:	e031      	b.n	801641e <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 80163ba:	2310      	movs	r3, #16
 80163bc:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 80163be:	2310      	movs	r3, #16
 80163c0:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 80163c2:	687b      	ldr	r3, [r7, #4]
 80163c4:	681b      	ldr	r3, [r3, #0]
 80163c6:	689b      	ldr	r3, [r3, #8]
 80163c8:	0e5b      	lsrs	r3, r3, #25
 80163ca:	b2db      	uxtb	r3, r3
 80163cc:	f003 0307 	and.w	r3, r3, #7
 80163d0:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 80163d2:	687b      	ldr	r3, [r7, #4]
 80163d4:	681b      	ldr	r3, [r3, #0]
 80163d6:	689b      	ldr	r3, [r3, #8]
 80163d8:	0f5b      	lsrs	r3, r3, #29
 80163da:	b2db      	uxtb	r3, r3
 80163dc:	f003 0307 	and.w	r3, r3, #7
 80163e0:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 80163e2:	7bbb      	ldrb	r3, [r7, #14]
 80163e4:	7b3a      	ldrb	r2, [r7, #12]
 80163e6:	4911      	ldr	r1, [pc, #68]	@ (801642c <UARTEx_SetNbDataToProcess+0x94>)
 80163e8:	5c8a      	ldrb	r2, [r1, r2]
 80163ea:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 80163ee:	7b3a      	ldrb	r2, [r7, #12]
 80163f0:	490f      	ldr	r1, [pc, #60]	@ (8016430 <UARTEx_SetNbDataToProcess+0x98>)
 80163f2:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 80163f4:	fb93 f3f2 	sdiv	r3, r3, r2
 80163f8:	b29a      	uxth	r2, r3
 80163fa:	687b      	ldr	r3, [r7, #4]
 80163fc:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8016400:	7bfb      	ldrb	r3, [r7, #15]
 8016402:	7b7a      	ldrb	r2, [r7, #13]
 8016404:	4909      	ldr	r1, [pc, #36]	@ (801642c <UARTEx_SetNbDataToProcess+0x94>)
 8016406:	5c8a      	ldrb	r2, [r1, r2]
 8016408:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 801640c:	7b7a      	ldrb	r2, [r7, #13]
 801640e:	4908      	ldr	r1, [pc, #32]	@ (8016430 <UARTEx_SetNbDataToProcess+0x98>)
 8016410:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8016412:	fb93 f3f2 	sdiv	r3, r3, r2
 8016416:	b29a      	uxth	r2, r3
 8016418:	687b      	ldr	r3, [r7, #4]
 801641a:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 801641e:	bf00      	nop
 8016420:	3714      	adds	r7, #20
 8016422:	46bd      	mov	sp, r7
 8016424:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016428:	4770      	bx	lr
 801642a:	bf00      	nop
 801642c:	0801fd58 	.word	0x0801fd58
 8016430:	0801fd60 	.word	0x0801fd60

08016434 <__NVIC_SetPriority>:
{
 8016434:	b480      	push	{r7}
 8016436:	b083      	sub	sp, #12
 8016438:	af00      	add	r7, sp, #0
 801643a:	4603      	mov	r3, r0
 801643c:	6039      	str	r1, [r7, #0]
 801643e:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8016440:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8016444:	2b00      	cmp	r3, #0
 8016446:	db0a      	blt.n	801645e <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8016448:	683b      	ldr	r3, [r7, #0]
 801644a:	b2da      	uxtb	r2, r3
 801644c:	490c      	ldr	r1, [pc, #48]	@ (8016480 <__NVIC_SetPriority+0x4c>)
 801644e:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8016452:	0112      	lsls	r2, r2, #4
 8016454:	b2d2      	uxtb	r2, r2
 8016456:	440b      	add	r3, r1
 8016458:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 801645c:	e00a      	b.n	8016474 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 801645e:	683b      	ldr	r3, [r7, #0]
 8016460:	b2da      	uxtb	r2, r3
 8016462:	4908      	ldr	r1, [pc, #32]	@ (8016484 <__NVIC_SetPriority+0x50>)
 8016464:	88fb      	ldrh	r3, [r7, #6]
 8016466:	f003 030f 	and.w	r3, r3, #15
 801646a:	3b04      	subs	r3, #4
 801646c:	0112      	lsls	r2, r2, #4
 801646e:	b2d2      	uxtb	r2, r2
 8016470:	440b      	add	r3, r1
 8016472:	761a      	strb	r2, [r3, #24]
}
 8016474:	bf00      	nop
 8016476:	370c      	adds	r7, #12
 8016478:	46bd      	mov	sp, r7
 801647a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801647e:	4770      	bx	lr
 8016480:	e000e100 	.word	0xe000e100
 8016484:	e000ed00 	.word	0xe000ed00

08016488 <SysTick_Handler>:

/*
  SysTick handler implementation that also clears overflow flag.
*/
#if (USE_CUSTOM_SYSTICK_HANDLER_IMPLEMENTATION == 0)
void SysTick_Handler (void) {
 8016488:	b580      	push	{r7, lr}
 801648a:	af00      	add	r7, sp, #0
  /* Clear overflow flag */
  SysTick->CTRL;
 801648c:	4b05      	ldr	r3, [pc, #20]	@ (80164a4 <SysTick_Handler+0x1c>)
 801648e:	681b      	ldr	r3, [r3, #0]

  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED) {
 8016490:	f002 fd46 	bl	8018f20 <xTaskGetSchedulerState>
 8016494:	4603      	mov	r3, r0
 8016496:	2b01      	cmp	r3, #1
 8016498:	d001      	beq.n	801649e <SysTick_Handler+0x16>
    /* Call tick handler */
    xPortSysTickHandler();
 801649a:	f003 fc3d 	bl	8019d18 <xPortSysTickHandler>
  }
}
 801649e:	bf00      	nop
 80164a0:	bd80      	pop	{r7, pc}
 80164a2:	bf00      	nop
 80164a4:	e000e010 	.word	0xe000e010

080164a8 <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 80164a8:	b580      	push	{r7, lr}
 80164aa:	af00      	add	r7, sp, #0
#if (__ARM_ARCH_7A__ == 0U)
  /* Service Call interrupt might be configured before kernel start     */
  /* and when its priority is lower or equal to BASEPRI, svc intruction */
  /* causes a Hard Fault.                                               */
  NVIC_SetPriority (SVCall_IRQ_NBR, 0U);
 80164ac:	2100      	movs	r1, #0
 80164ae:	f06f 0004 	mvn.w	r0, #4
 80164b2:	f7ff ffbf 	bl	8016434 <__NVIC_SetPriority>
#endif
}
 80164b6:	bf00      	nop
 80164b8:	bd80      	pop	{r7, pc}
	...

080164bc <osKernelInitialize>:
static uint32_t OS_Tick_GetOverflow (void);
/* Get OS Tick interval */
static uint32_t OS_Tick_GetInterval (void);
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 80164bc:	b480      	push	{r7}
 80164be:	b083      	sub	sp, #12
 80164c0:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80164c2:	f3ef 8305 	mrs	r3, IPSR
 80164c6:	603b      	str	r3, [r7, #0]
  return(result);
 80164c8:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 80164ca:	2b00      	cmp	r3, #0
 80164cc:	d003      	beq.n	80164d6 <osKernelInitialize+0x1a>
    stat = osErrorISR;
 80164ce:	f06f 0305 	mvn.w	r3, #5
 80164d2:	607b      	str	r3, [r7, #4]
 80164d4:	e00c      	b.n	80164f0 <osKernelInitialize+0x34>
  }
  else {
    if (KernelState == osKernelInactive) {
 80164d6:	4b0a      	ldr	r3, [pc, #40]	@ (8016500 <osKernelInitialize+0x44>)
 80164d8:	681b      	ldr	r3, [r3, #0]
 80164da:	2b00      	cmp	r3, #0
 80164dc:	d105      	bne.n	80164ea <osKernelInitialize+0x2e>
        EvrFreeRTOSSetup(0U);
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 80164de:	4b08      	ldr	r3, [pc, #32]	@ (8016500 <osKernelInitialize+0x44>)
 80164e0:	2201      	movs	r2, #1
 80164e2:	601a      	str	r2, [r3, #0]
      stat = osOK;
 80164e4:	2300      	movs	r3, #0
 80164e6:	607b      	str	r3, [r7, #4]
 80164e8:	e002      	b.n	80164f0 <osKernelInitialize+0x34>
    } else {
      stat = osError;
 80164ea:	f04f 33ff 	mov.w	r3, #4294967295
 80164ee:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 80164f0:	687b      	ldr	r3, [r7, #4]
}
 80164f2:	4618      	mov	r0, r3
 80164f4:	370c      	adds	r7, #12
 80164f6:	46bd      	mov	sp, r7
 80164f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80164fc:	4770      	bx	lr
 80164fe:	bf00      	nop
 8016500:	24002eb4 	.word	0x24002eb4

08016504 <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 8016504:	b580      	push	{r7, lr}
 8016506:	b082      	sub	sp, #8
 8016508:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 801650a:	f3ef 8305 	mrs	r3, IPSR
 801650e:	603b      	str	r3, [r7, #0]
  return(result);
 8016510:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 8016512:	2b00      	cmp	r3, #0
 8016514:	d003      	beq.n	801651e <osKernelStart+0x1a>
    stat = osErrorISR;
 8016516:	f06f 0305 	mvn.w	r3, #5
 801651a:	607b      	str	r3, [r7, #4]
 801651c:	e010      	b.n	8016540 <osKernelStart+0x3c>
  }
  else {
    if (KernelState == osKernelReady) {
 801651e:	4b0b      	ldr	r3, [pc, #44]	@ (801654c <osKernelStart+0x48>)
 8016520:	681b      	ldr	r3, [r3, #0]
 8016522:	2b01      	cmp	r3, #1
 8016524:	d109      	bne.n	801653a <osKernelStart+0x36>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 8016526:	f7ff ffbf 	bl	80164a8 <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 801652a:	4b08      	ldr	r3, [pc, #32]	@ (801654c <osKernelStart+0x48>)
 801652c:	2202      	movs	r2, #2
 801652e:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 8016530:	f002 f85e 	bl	80185f0 <vTaskStartScheduler>
      stat = osOK;
 8016534:	2300      	movs	r3, #0
 8016536:	607b      	str	r3, [r7, #4]
 8016538:	e002      	b.n	8016540 <osKernelStart+0x3c>
    } else {
      stat = osError;
 801653a:	f04f 33ff 	mov.w	r3, #4294967295
 801653e:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8016540:	687b      	ldr	r3, [r7, #4]
}
 8016542:	4618      	mov	r0, r3
 8016544:	3708      	adds	r7, #8
 8016546:	46bd      	mov	sp, r7
 8016548:	bd80      	pop	{r7, pc}
 801654a:	bf00      	nop
 801654c:	24002eb4 	.word	0x24002eb4

08016550 <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 8016550:	b580      	push	{r7, lr}
 8016552:	b08e      	sub	sp, #56	@ 0x38
 8016554:	af04      	add	r7, sp, #16
 8016556:	60f8      	str	r0, [r7, #12]
 8016558:	60b9      	str	r1, [r7, #8]
 801655a:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 801655c:	2300      	movs	r3, #0
 801655e:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8016560:	f3ef 8305 	mrs	r3, IPSR
 8016564:	617b      	str	r3, [r7, #20]
  return(result);
 8016566:	697b      	ldr	r3, [r7, #20]

  if (!IS_IRQ() && (func != NULL)) {
 8016568:	2b00      	cmp	r3, #0
 801656a:	d17f      	bne.n	801666c <osThreadNew+0x11c>
 801656c:	68fb      	ldr	r3, [r7, #12]
 801656e:	2b00      	cmp	r3, #0
 8016570:	d07c      	beq.n	801666c <osThreadNew+0x11c>
    stack = configMINIMAL_STACK_SIZE;
 8016572:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8016576:	623b      	str	r3, [r7, #32]
    prio  = (UBaseType_t)osPriorityNormal;
 8016578:	2318      	movs	r3, #24
 801657a:	61fb      	str	r3, [r7, #28]

    name = NULL;
 801657c:	2300      	movs	r3, #0
 801657e:	627b      	str	r3, [r7, #36]	@ 0x24
    mem  = -1;
 8016580:	f04f 33ff 	mov.w	r3, #4294967295
 8016584:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 8016586:	687b      	ldr	r3, [r7, #4]
 8016588:	2b00      	cmp	r3, #0
 801658a:	d045      	beq.n	8016618 <osThreadNew+0xc8>
      if (attr->name != NULL) {
 801658c:	687b      	ldr	r3, [r7, #4]
 801658e:	681b      	ldr	r3, [r3, #0]
 8016590:	2b00      	cmp	r3, #0
 8016592:	d002      	beq.n	801659a <osThreadNew+0x4a>
        name = attr->name;
 8016594:	687b      	ldr	r3, [r7, #4]
 8016596:	681b      	ldr	r3, [r3, #0]
 8016598:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (attr->priority != osPriorityNone) {
 801659a:	687b      	ldr	r3, [r7, #4]
 801659c:	699b      	ldr	r3, [r3, #24]
 801659e:	2b00      	cmp	r3, #0
 80165a0:	d002      	beq.n	80165a8 <osThreadNew+0x58>
        prio = (UBaseType_t)attr->priority;
 80165a2:	687b      	ldr	r3, [r7, #4]
 80165a4:	699b      	ldr	r3, [r3, #24]
 80165a6:	61fb      	str	r3, [r7, #28]
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 80165a8:	69fb      	ldr	r3, [r7, #28]
 80165aa:	2b00      	cmp	r3, #0
 80165ac:	d008      	beq.n	80165c0 <osThreadNew+0x70>
 80165ae:	69fb      	ldr	r3, [r7, #28]
 80165b0:	2b38      	cmp	r3, #56	@ 0x38
 80165b2:	d805      	bhi.n	80165c0 <osThreadNew+0x70>
 80165b4:	687b      	ldr	r3, [r7, #4]
 80165b6:	685b      	ldr	r3, [r3, #4]
 80165b8:	f003 0301 	and.w	r3, r3, #1
 80165bc:	2b00      	cmp	r3, #0
 80165be:	d001      	beq.n	80165c4 <osThreadNew+0x74>
        return (NULL);
 80165c0:	2300      	movs	r3, #0
 80165c2:	e054      	b.n	801666e <osThreadNew+0x11e>
      }

      if (attr->stack_size > 0U) {
 80165c4:	687b      	ldr	r3, [r7, #4]
 80165c6:	695b      	ldr	r3, [r3, #20]
 80165c8:	2b00      	cmp	r3, #0
 80165ca:	d003      	beq.n	80165d4 <osThreadNew+0x84>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 80165cc:	687b      	ldr	r3, [r7, #4]
 80165ce:	695b      	ldr	r3, [r3, #20]
 80165d0:	089b      	lsrs	r3, r3, #2
 80165d2:	623b      	str	r3, [r7, #32]
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 80165d4:	687b      	ldr	r3, [r7, #4]
 80165d6:	689b      	ldr	r3, [r3, #8]
 80165d8:	2b00      	cmp	r3, #0
 80165da:	d00e      	beq.n	80165fa <osThreadNew+0xaa>
 80165dc:	687b      	ldr	r3, [r7, #4]
 80165de:	68db      	ldr	r3, [r3, #12]
 80165e0:	2bab      	cmp	r3, #171	@ 0xab
 80165e2:	d90a      	bls.n	80165fa <osThreadNew+0xaa>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 80165e4:	687b      	ldr	r3, [r7, #4]
 80165e6:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 80165e8:	2b00      	cmp	r3, #0
 80165ea:	d006      	beq.n	80165fa <osThreadNew+0xaa>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 80165ec:	687b      	ldr	r3, [r7, #4]
 80165ee:	695b      	ldr	r3, [r3, #20]
 80165f0:	2b00      	cmp	r3, #0
 80165f2:	d002      	beq.n	80165fa <osThreadNew+0xaa>
        mem = 1;
 80165f4:	2301      	movs	r3, #1
 80165f6:	61bb      	str	r3, [r7, #24]
 80165f8:	e010      	b.n	801661c <osThreadNew+0xcc>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 80165fa:	687b      	ldr	r3, [r7, #4]
 80165fc:	689b      	ldr	r3, [r3, #8]
 80165fe:	2b00      	cmp	r3, #0
 8016600:	d10c      	bne.n	801661c <osThreadNew+0xcc>
 8016602:	687b      	ldr	r3, [r7, #4]
 8016604:	68db      	ldr	r3, [r3, #12]
 8016606:	2b00      	cmp	r3, #0
 8016608:	d108      	bne.n	801661c <osThreadNew+0xcc>
 801660a:	687b      	ldr	r3, [r7, #4]
 801660c:	691b      	ldr	r3, [r3, #16]
 801660e:	2b00      	cmp	r3, #0
 8016610:	d104      	bne.n	801661c <osThreadNew+0xcc>
          mem = 0;
 8016612:	2300      	movs	r3, #0
 8016614:	61bb      	str	r3, [r7, #24]
 8016616:	e001      	b.n	801661c <osThreadNew+0xcc>
        }
      }
    }
    else {
      mem = 0;
 8016618:	2300      	movs	r3, #0
 801661a:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 801661c:	69bb      	ldr	r3, [r7, #24]
 801661e:	2b01      	cmp	r3, #1
 8016620:	d110      	bne.n	8016644 <osThreadNew+0xf4>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8016622:	687b      	ldr	r3, [r7, #4]
 8016624:	691b      	ldr	r3, [r3, #16]
                                                                                      (StaticTask_t *)attr->cb_mem);
 8016626:	687a      	ldr	r2, [r7, #4]
 8016628:	6892      	ldr	r2, [r2, #8]
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 801662a:	9202      	str	r2, [sp, #8]
 801662c:	9301      	str	r3, [sp, #4]
 801662e:	69fb      	ldr	r3, [r7, #28]
 8016630:	9300      	str	r3, [sp, #0]
 8016632:	68bb      	ldr	r3, [r7, #8]
 8016634:	6a3a      	ldr	r2, [r7, #32]
 8016636:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8016638:	68f8      	ldr	r0, [r7, #12]
 801663a:	f001 fd63 	bl	8018104 <xTaskCreateStatic>
 801663e:	4603      	mov	r3, r0
 8016640:	613b      	str	r3, [r7, #16]
 8016642:	e013      	b.n	801666c <osThreadNew+0x11c>
      #endif
    }
    else {
      if (mem == 0) {
 8016644:	69bb      	ldr	r3, [r7, #24]
 8016646:	2b00      	cmp	r3, #0
 8016648:	d110      	bne.n	801666c <osThreadNew+0x11c>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 801664a:	6a3b      	ldr	r3, [r7, #32]
 801664c:	b29a      	uxth	r2, r3
 801664e:	f107 0310 	add.w	r3, r7, #16
 8016652:	9301      	str	r3, [sp, #4]
 8016654:	69fb      	ldr	r3, [r7, #28]
 8016656:	9300      	str	r3, [sp, #0]
 8016658:	68bb      	ldr	r3, [r7, #8]
 801665a:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 801665c:	68f8      	ldr	r0, [r7, #12]
 801665e:	f001 fdb1 	bl	80181c4 <xTaskCreate>
 8016662:	4603      	mov	r3, r0
 8016664:	2b01      	cmp	r3, #1
 8016666:	d001      	beq.n	801666c <osThreadNew+0x11c>
            hTask = NULL;
 8016668:	2300      	movs	r3, #0
 801666a:	613b      	str	r3, [r7, #16]
        #endif
      }
    }
  }

  return ((osThreadId_t)hTask);
 801666c:	693b      	ldr	r3, [r7, #16]
}
 801666e:	4618      	mov	r0, r3
 8016670:	3728      	adds	r7, #40	@ 0x28
 8016672:	46bd      	mov	sp, r7
 8016674:	bd80      	pop	{r7, pc}

08016676 <osDelay>:
  /* Return flags before clearing */
  return (rflags);
}
#endif /* (configUSE_OS2_THREAD_FLAGS == 1) */

osStatus_t osDelay (uint32_t ticks) {
 8016676:	b580      	push	{r7, lr}
 8016678:	b084      	sub	sp, #16
 801667a:	af00      	add	r7, sp, #0
 801667c:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 801667e:	f3ef 8305 	mrs	r3, IPSR
 8016682:	60bb      	str	r3, [r7, #8]
  return(result);
 8016684:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 8016686:	2b00      	cmp	r3, #0
 8016688:	d003      	beq.n	8016692 <osDelay+0x1c>
    stat = osErrorISR;
 801668a:	f06f 0305 	mvn.w	r3, #5
 801668e:	60fb      	str	r3, [r7, #12]
 8016690:	e007      	b.n	80166a2 <osDelay+0x2c>
  }
  else {
    stat = osOK;
 8016692:	2300      	movs	r3, #0
 8016694:	60fb      	str	r3, [r7, #12]

    if (ticks != 0U) {
 8016696:	687b      	ldr	r3, [r7, #4]
 8016698:	2b00      	cmp	r3, #0
 801669a:	d002      	beq.n	80166a2 <osDelay+0x2c>
      vTaskDelay(ticks);
 801669c:	6878      	ldr	r0, [r7, #4]
 801669e:	f001 ff71 	bl	8018584 <vTaskDelay>
    }
  }

  return (stat);
 80166a2:	68fb      	ldr	r3, [r7, #12]
}
 80166a4:	4618      	mov	r0, r3
 80166a6:	3710      	adds	r7, #16
 80166a8:	46bd      	mov	sp, r7
 80166aa:	bd80      	pop	{r7, pc}

080166ac <osMutexNew>:
}

/*---------------------------------------------------------------------------*/
#if (configUSE_OS2_MUTEX == 1)

osMutexId_t osMutexNew (const osMutexAttr_t *attr) {
 80166ac:	b580      	push	{r7, lr}
 80166ae:	b088      	sub	sp, #32
 80166b0:	af00      	add	r7, sp, #0
 80166b2:	6078      	str	r0, [r7, #4]
  int32_t  mem;
  #if (configQUEUE_REGISTRY_SIZE > 0)
  const char *name;
  #endif

  hMutex = NULL;
 80166b4:	2300      	movs	r3, #0
 80166b6:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80166b8:	f3ef 8305 	mrs	r3, IPSR
 80166bc:	60bb      	str	r3, [r7, #8]
  return(result);
 80166be:	68bb      	ldr	r3, [r7, #8]

  if (!IS_IRQ()) {
 80166c0:	2b00      	cmp	r3, #0
 80166c2:	d174      	bne.n	80167ae <osMutexNew+0x102>
    if (attr != NULL) {
 80166c4:	687b      	ldr	r3, [r7, #4]
 80166c6:	2b00      	cmp	r3, #0
 80166c8:	d003      	beq.n	80166d2 <osMutexNew+0x26>
      type = attr->attr_bits;
 80166ca:	687b      	ldr	r3, [r7, #4]
 80166cc:	685b      	ldr	r3, [r3, #4]
 80166ce:	61bb      	str	r3, [r7, #24]
 80166d0:	e001      	b.n	80166d6 <osMutexNew+0x2a>
    } else {
      type = 0U;
 80166d2:	2300      	movs	r3, #0
 80166d4:	61bb      	str	r3, [r7, #24]
    }

    if ((type & osMutexRecursive) == osMutexRecursive) {
 80166d6:	69bb      	ldr	r3, [r7, #24]
 80166d8:	f003 0301 	and.w	r3, r3, #1
 80166dc:	2b00      	cmp	r3, #0
 80166de:	d002      	beq.n	80166e6 <osMutexNew+0x3a>
      rmtx = 1U;
 80166e0:	2301      	movs	r3, #1
 80166e2:	617b      	str	r3, [r7, #20]
 80166e4:	e001      	b.n	80166ea <osMutexNew+0x3e>
    } else {
      rmtx = 0U;
 80166e6:	2300      	movs	r3, #0
 80166e8:	617b      	str	r3, [r7, #20]
    }

    if ((type & osMutexRobust) != osMutexRobust) {
 80166ea:	69bb      	ldr	r3, [r7, #24]
 80166ec:	f003 0308 	and.w	r3, r3, #8
 80166f0:	2b00      	cmp	r3, #0
 80166f2:	d15c      	bne.n	80167ae <osMutexNew+0x102>
      mem = -1;
 80166f4:	f04f 33ff 	mov.w	r3, #4294967295
 80166f8:	613b      	str	r3, [r7, #16]

      if (attr != NULL) {
 80166fa:	687b      	ldr	r3, [r7, #4]
 80166fc:	2b00      	cmp	r3, #0
 80166fe:	d015      	beq.n	801672c <osMutexNew+0x80>
        if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticSemaphore_t))) {
 8016700:	687b      	ldr	r3, [r7, #4]
 8016702:	689b      	ldr	r3, [r3, #8]
 8016704:	2b00      	cmp	r3, #0
 8016706:	d006      	beq.n	8016716 <osMutexNew+0x6a>
 8016708:	687b      	ldr	r3, [r7, #4]
 801670a:	68db      	ldr	r3, [r3, #12]
 801670c:	2b4f      	cmp	r3, #79	@ 0x4f
 801670e:	d902      	bls.n	8016716 <osMutexNew+0x6a>
          mem = 1;
 8016710:	2301      	movs	r3, #1
 8016712:	613b      	str	r3, [r7, #16]
 8016714:	e00c      	b.n	8016730 <osMutexNew+0x84>
        }
        else {
          if ((attr->cb_mem == NULL) && (attr->cb_size == 0U)) {
 8016716:	687b      	ldr	r3, [r7, #4]
 8016718:	689b      	ldr	r3, [r3, #8]
 801671a:	2b00      	cmp	r3, #0
 801671c:	d108      	bne.n	8016730 <osMutexNew+0x84>
 801671e:	687b      	ldr	r3, [r7, #4]
 8016720:	68db      	ldr	r3, [r3, #12]
 8016722:	2b00      	cmp	r3, #0
 8016724:	d104      	bne.n	8016730 <osMutexNew+0x84>
            mem = 0;
 8016726:	2300      	movs	r3, #0
 8016728:	613b      	str	r3, [r7, #16]
 801672a:	e001      	b.n	8016730 <osMutexNew+0x84>
          }
        }
      }
      else {
        mem = 0;
 801672c:	2300      	movs	r3, #0
 801672e:	613b      	str	r3, [r7, #16]
      }

      if (mem == 1) {
 8016730:	693b      	ldr	r3, [r7, #16]
 8016732:	2b01      	cmp	r3, #1
 8016734:	d112      	bne.n	801675c <osMutexNew+0xb0>
        #if (configSUPPORT_STATIC_ALLOCATION == 1)
          if (rmtx != 0U) {
 8016736:	697b      	ldr	r3, [r7, #20]
 8016738:	2b00      	cmp	r3, #0
 801673a:	d007      	beq.n	801674c <osMutexNew+0xa0>
            #if (configUSE_RECURSIVE_MUTEXES == 1)
            hMutex = xSemaphoreCreateRecursiveMutexStatic (attr->cb_mem);
 801673c:	687b      	ldr	r3, [r7, #4]
 801673e:	689b      	ldr	r3, [r3, #8]
 8016740:	4619      	mov	r1, r3
 8016742:	2004      	movs	r0, #4
 8016744:	f000 fd71 	bl	801722a <xQueueCreateMutexStatic>
 8016748:	61f8      	str	r0, [r7, #28]
 801674a:	e016      	b.n	801677a <osMutexNew+0xce>
            #endif
          }
          else {
            hMutex = xSemaphoreCreateMutexStatic (attr->cb_mem);
 801674c:	687b      	ldr	r3, [r7, #4]
 801674e:	689b      	ldr	r3, [r3, #8]
 8016750:	4619      	mov	r1, r3
 8016752:	2001      	movs	r0, #1
 8016754:	f000 fd69 	bl	801722a <xQueueCreateMutexStatic>
 8016758:	61f8      	str	r0, [r7, #28]
 801675a:	e00e      	b.n	801677a <osMutexNew+0xce>
          }
        #endif
      }
      else {
        if (mem == 0) {
 801675c:	693b      	ldr	r3, [r7, #16]
 801675e:	2b00      	cmp	r3, #0
 8016760:	d10b      	bne.n	801677a <osMutexNew+0xce>
          #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
            if (rmtx != 0U) {
 8016762:	697b      	ldr	r3, [r7, #20]
 8016764:	2b00      	cmp	r3, #0
 8016766:	d004      	beq.n	8016772 <osMutexNew+0xc6>
              #if (configUSE_RECURSIVE_MUTEXES == 1)
              hMutex = xSemaphoreCreateRecursiveMutex ();
 8016768:	2004      	movs	r0, #4
 801676a:	f000 fd46 	bl	80171fa <xQueueCreateMutex>
 801676e:	61f8      	str	r0, [r7, #28]
 8016770:	e003      	b.n	801677a <osMutexNew+0xce>
              #endif
            } else {
              hMutex = xSemaphoreCreateMutex ();
 8016772:	2001      	movs	r0, #1
 8016774:	f000 fd41 	bl	80171fa <xQueueCreateMutex>
 8016778:	61f8      	str	r0, [r7, #28]
          #endif
        }
      }

      #if (configQUEUE_REGISTRY_SIZE > 0)
      if (hMutex != NULL) {
 801677a:	69fb      	ldr	r3, [r7, #28]
 801677c:	2b00      	cmp	r3, #0
 801677e:	d00c      	beq.n	801679a <osMutexNew+0xee>
        if (attr != NULL) {
 8016780:	687b      	ldr	r3, [r7, #4]
 8016782:	2b00      	cmp	r3, #0
 8016784:	d003      	beq.n	801678e <osMutexNew+0xe2>
          name = attr->name;
 8016786:	687b      	ldr	r3, [r7, #4]
 8016788:	681b      	ldr	r3, [r3, #0]
 801678a:	60fb      	str	r3, [r7, #12]
 801678c:	e001      	b.n	8016792 <osMutexNew+0xe6>
        } else {
          name = NULL;
 801678e:	2300      	movs	r3, #0
 8016790:	60fb      	str	r3, [r7, #12]
        }
        vQueueAddToRegistry (hMutex, name);
 8016792:	68f9      	ldr	r1, [r7, #12]
 8016794:	69f8      	ldr	r0, [r7, #28]
 8016796:	f001 fc2d 	bl	8017ff4 <vQueueAddToRegistry>
      }
      #endif

      if ((hMutex != NULL) && (rmtx != 0U)) {
 801679a:	69fb      	ldr	r3, [r7, #28]
 801679c:	2b00      	cmp	r3, #0
 801679e:	d006      	beq.n	80167ae <osMutexNew+0x102>
 80167a0:	697b      	ldr	r3, [r7, #20]
 80167a2:	2b00      	cmp	r3, #0
 80167a4:	d003      	beq.n	80167ae <osMutexNew+0x102>
        hMutex = (SemaphoreHandle_t)((uint32_t)hMutex | 1U);
 80167a6:	69fb      	ldr	r3, [r7, #28]
 80167a8:	f043 0301 	orr.w	r3, r3, #1
 80167ac:	61fb      	str	r3, [r7, #28]
      }
    }
  }

  return ((osMutexId_t)hMutex);
 80167ae:	69fb      	ldr	r3, [r7, #28]
}
 80167b0:	4618      	mov	r0, r3
 80167b2:	3720      	adds	r7, #32
 80167b4:	46bd      	mov	sp, r7
 80167b6:	bd80      	pop	{r7, pc}

080167b8 <osMutexAcquire>:

osStatus_t osMutexAcquire (osMutexId_t mutex_id, uint32_t timeout) {
 80167b8:	b580      	push	{r7, lr}
 80167ba:	b086      	sub	sp, #24
 80167bc:	af00      	add	r7, sp, #0
 80167be:	6078      	str	r0, [r7, #4]
 80167c0:	6039      	str	r1, [r7, #0]
  SemaphoreHandle_t hMutex;
  osStatus_t stat;
  uint32_t rmtx;

  hMutex = (SemaphoreHandle_t)((uint32_t)mutex_id & ~1U);
 80167c2:	687b      	ldr	r3, [r7, #4]
 80167c4:	f023 0301 	bic.w	r3, r3, #1
 80167c8:	613b      	str	r3, [r7, #16]

  rmtx = (uint32_t)mutex_id & 1U;
 80167ca:	687b      	ldr	r3, [r7, #4]
 80167cc:	f003 0301 	and.w	r3, r3, #1
 80167d0:	60fb      	str	r3, [r7, #12]

  stat = osOK;
 80167d2:	2300      	movs	r3, #0
 80167d4:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80167d6:	f3ef 8305 	mrs	r3, IPSR
 80167da:	60bb      	str	r3, [r7, #8]
  return(result);
 80167dc:	68bb      	ldr	r3, [r7, #8]

  if (IS_IRQ()) {
 80167de:	2b00      	cmp	r3, #0
 80167e0:	d003      	beq.n	80167ea <osMutexAcquire+0x32>
    stat = osErrorISR;
 80167e2:	f06f 0305 	mvn.w	r3, #5
 80167e6:	617b      	str	r3, [r7, #20]
 80167e8:	e02c      	b.n	8016844 <osMutexAcquire+0x8c>
  }
  else if (hMutex == NULL) {
 80167ea:	693b      	ldr	r3, [r7, #16]
 80167ec:	2b00      	cmp	r3, #0
 80167ee:	d103      	bne.n	80167f8 <osMutexAcquire+0x40>
    stat = osErrorParameter;
 80167f0:	f06f 0303 	mvn.w	r3, #3
 80167f4:	617b      	str	r3, [r7, #20]
 80167f6:	e025      	b.n	8016844 <osMutexAcquire+0x8c>
  }
  else {
    if (rmtx != 0U) {
 80167f8:	68fb      	ldr	r3, [r7, #12]
 80167fa:	2b00      	cmp	r3, #0
 80167fc:	d011      	beq.n	8016822 <osMutexAcquire+0x6a>
      #if (configUSE_RECURSIVE_MUTEXES == 1)
      if (xSemaphoreTakeRecursive (hMutex, timeout) != pdPASS) {
 80167fe:	6839      	ldr	r1, [r7, #0]
 8016800:	6938      	ldr	r0, [r7, #16]
 8016802:	f000 fd62 	bl	80172ca <xQueueTakeMutexRecursive>
 8016806:	4603      	mov	r3, r0
 8016808:	2b01      	cmp	r3, #1
 801680a:	d01b      	beq.n	8016844 <osMutexAcquire+0x8c>
        if (timeout != 0U) {
 801680c:	683b      	ldr	r3, [r7, #0]
 801680e:	2b00      	cmp	r3, #0
 8016810:	d003      	beq.n	801681a <osMutexAcquire+0x62>
          stat = osErrorTimeout;
 8016812:	f06f 0301 	mvn.w	r3, #1
 8016816:	617b      	str	r3, [r7, #20]
 8016818:	e014      	b.n	8016844 <osMutexAcquire+0x8c>
        } else {
          stat = osErrorResource;
 801681a:	f06f 0302 	mvn.w	r3, #2
 801681e:	617b      	str	r3, [r7, #20]
 8016820:	e010      	b.n	8016844 <osMutexAcquire+0x8c>
        }
      }
      #endif
    }
    else {
      if (xSemaphoreTake (hMutex, timeout) != pdPASS) {
 8016822:	6839      	ldr	r1, [r7, #0]
 8016824:	6938      	ldr	r0, [r7, #16]
 8016826:	f001 f907 	bl	8017a38 <xQueueSemaphoreTake>
 801682a:	4603      	mov	r3, r0
 801682c:	2b01      	cmp	r3, #1
 801682e:	d009      	beq.n	8016844 <osMutexAcquire+0x8c>
        if (timeout != 0U) {
 8016830:	683b      	ldr	r3, [r7, #0]
 8016832:	2b00      	cmp	r3, #0
 8016834:	d003      	beq.n	801683e <osMutexAcquire+0x86>
          stat = osErrorTimeout;
 8016836:	f06f 0301 	mvn.w	r3, #1
 801683a:	617b      	str	r3, [r7, #20]
 801683c:	e002      	b.n	8016844 <osMutexAcquire+0x8c>
        } else {
          stat = osErrorResource;
 801683e:	f06f 0302 	mvn.w	r3, #2
 8016842:	617b      	str	r3, [r7, #20]
        }
      }
    }
  }

  return (stat);
 8016844:	697b      	ldr	r3, [r7, #20]
}
 8016846:	4618      	mov	r0, r3
 8016848:	3718      	adds	r7, #24
 801684a:	46bd      	mov	sp, r7
 801684c:	bd80      	pop	{r7, pc}

0801684e <osMutexRelease>:

osStatus_t osMutexRelease (osMutexId_t mutex_id) {
 801684e:	b580      	push	{r7, lr}
 8016850:	b086      	sub	sp, #24
 8016852:	af00      	add	r7, sp, #0
 8016854:	6078      	str	r0, [r7, #4]
  SemaphoreHandle_t hMutex;
  osStatus_t stat;
  uint32_t rmtx;

  hMutex = (SemaphoreHandle_t)((uint32_t)mutex_id & ~1U);
 8016856:	687b      	ldr	r3, [r7, #4]
 8016858:	f023 0301 	bic.w	r3, r3, #1
 801685c:	613b      	str	r3, [r7, #16]

  rmtx = (uint32_t)mutex_id & 1U;
 801685e:	687b      	ldr	r3, [r7, #4]
 8016860:	f003 0301 	and.w	r3, r3, #1
 8016864:	60fb      	str	r3, [r7, #12]

  stat = osOK;
 8016866:	2300      	movs	r3, #0
 8016868:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 801686a:	f3ef 8305 	mrs	r3, IPSR
 801686e:	60bb      	str	r3, [r7, #8]
  return(result);
 8016870:	68bb      	ldr	r3, [r7, #8]

  if (IS_IRQ()) {
 8016872:	2b00      	cmp	r3, #0
 8016874:	d003      	beq.n	801687e <osMutexRelease+0x30>
    stat = osErrorISR;
 8016876:	f06f 0305 	mvn.w	r3, #5
 801687a:	617b      	str	r3, [r7, #20]
 801687c:	e01f      	b.n	80168be <osMutexRelease+0x70>
  }
  else if (hMutex == NULL) {
 801687e:	693b      	ldr	r3, [r7, #16]
 8016880:	2b00      	cmp	r3, #0
 8016882:	d103      	bne.n	801688c <osMutexRelease+0x3e>
    stat = osErrorParameter;
 8016884:	f06f 0303 	mvn.w	r3, #3
 8016888:	617b      	str	r3, [r7, #20]
 801688a:	e018      	b.n	80168be <osMutexRelease+0x70>
  }
  else {
    if (rmtx != 0U) {
 801688c:	68fb      	ldr	r3, [r7, #12]
 801688e:	2b00      	cmp	r3, #0
 8016890:	d009      	beq.n	80168a6 <osMutexRelease+0x58>
      #if (configUSE_RECURSIVE_MUTEXES == 1)
      if (xSemaphoreGiveRecursive (hMutex) != pdPASS) {
 8016892:	6938      	ldr	r0, [r7, #16]
 8016894:	f000 fce4 	bl	8017260 <xQueueGiveMutexRecursive>
 8016898:	4603      	mov	r3, r0
 801689a:	2b01      	cmp	r3, #1
 801689c:	d00f      	beq.n	80168be <osMutexRelease+0x70>
        stat = osErrorResource;
 801689e:	f06f 0302 	mvn.w	r3, #2
 80168a2:	617b      	str	r3, [r7, #20]
 80168a4:	e00b      	b.n	80168be <osMutexRelease+0x70>
      }
      #endif
    }
    else {
      if (xSemaphoreGive (hMutex) != pdPASS) {
 80168a6:	2300      	movs	r3, #0
 80168a8:	2200      	movs	r2, #0
 80168aa:	2100      	movs	r1, #0
 80168ac:	6938      	ldr	r0, [r7, #16]
 80168ae:	f000 fdb1 	bl	8017414 <xQueueGenericSend>
 80168b2:	4603      	mov	r3, r0
 80168b4:	2b01      	cmp	r3, #1
 80168b6:	d002      	beq.n	80168be <osMutexRelease+0x70>
        stat = osErrorResource;
 80168b8:	f06f 0302 	mvn.w	r3, #2
 80168bc:	617b      	str	r3, [r7, #20]
      }
    }
  }

  return (stat);
 80168be:	697b      	ldr	r3, [r7, #20]
}
 80168c0:	4618      	mov	r0, r3
 80168c2:	3718      	adds	r7, #24
 80168c4:	46bd      	mov	sp, r7
 80168c6:	bd80      	pop	{r7, pc}

080168c8 <osSemaphoreNew>:
}
#endif /* (configUSE_OS2_MUTEX == 1) */

/*---------------------------------------------------------------------------*/

osSemaphoreId_t osSemaphoreNew (uint32_t max_count, uint32_t initial_count, const osSemaphoreAttr_t *attr) {
 80168c8:	b580      	push	{r7, lr}
 80168ca:	b08a      	sub	sp, #40	@ 0x28
 80168cc:	af02      	add	r7, sp, #8
 80168ce:	60f8      	str	r0, [r7, #12]
 80168d0:	60b9      	str	r1, [r7, #8]
 80168d2:	607a      	str	r2, [r7, #4]
  int32_t mem;
  #if (configQUEUE_REGISTRY_SIZE > 0)
  const char *name;
  #endif

  hSemaphore = NULL;
 80168d4:	2300      	movs	r3, #0
 80168d6:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80168d8:	f3ef 8305 	mrs	r3, IPSR
 80168dc:	613b      	str	r3, [r7, #16]
  return(result);
 80168de:	693b      	ldr	r3, [r7, #16]

  if (!IS_IRQ() && (max_count > 0U) && (initial_count <= max_count)) {
 80168e0:	2b00      	cmp	r3, #0
 80168e2:	d175      	bne.n	80169d0 <osSemaphoreNew+0x108>
 80168e4:	68fb      	ldr	r3, [r7, #12]
 80168e6:	2b00      	cmp	r3, #0
 80168e8:	d072      	beq.n	80169d0 <osSemaphoreNew+0x108>
 80168ea:	68ba      	ldr	r2, [r7, #8]
 80168ec:	68fb      	ldr	r3, [r7, #12]
 80168ee:	429a      	cmp	r2, r3
 80168f0:	d86e      	bhi.n	80169d0 <osSemaphoreNew+0x108>
    mem = -1;
 80168f2:	f04f 33ff 	mov.w	r3, #4294967295
 80168f6:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 80168f8:	687b      	ldr	r3, [r7, #4]
 80168fa:	2b00      	cmp	r3, #0
 80168fc:	d015      	beq.n	801692a <osSemaphoreNew+0x62>
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticSemaphore_t))) {
 80168fe:	687b      	ldr	r3, [r7, #4]
 8016900:	689b      	ldr	r3, [r3, #8]
 8016902:	2b00      	cmp	r3, #0
 8016904:	d006      	beq.n	8016914 <osSemaphoreNew+0x4c>
 8016906:	687b      	ldr	r3, [r7, #4]
 8016908:	68db      	ldr	r3, [r3, #12]
 801690a:	2b4f      	cmp	r3, #79	@ 0x4f
 801690c:	d902      	bls.n	8016914 <osSemaphoreNew+0x4c>
        mem = 1;
 801690e:	2301      	movs	r3, #1
 8016910:	61bb      	str	r3, [r7, #24]
 8016912:	e00c      	b.n	801692e <osSemaphoreNew+0x66>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U)) {
 8016914:	687b      	ldr	r3, [r7, #4]
 8016916:	689b      	ldr	r3, [r3, #8]
 8016918:	2b00      	cmp	r3, #0
 801691a:	d108      	bne.n	801692e <osSemaphoreNew+0x66>
 801691c:	687b      	ldr	r3, [r7, #4]
 801691e:	68db      	ldr	r3, [r3, #12]
 8016920:	2b00      	cmp	r3, #0
 8016922:	d104      	bne.n	801692e <osSemaphoreNew+0x66>
          mem = 0;
 8016924:	2300      	movs	r3, #0
 8016926:	61bb      	str	r3, [r7, #24]
 8016928:	e001      	b.n	801692e <osSemaphoreNew+0x66>
        }
      }
    }
    else {
      mem = 0;
 801692a:	2300      	movs	r3, #0
 801692c:	61bb      	str	r3, [r7, #24]
    }

    if (mem != -1) {
 801692e:	69bb      	ldr	r3, [r7, #24]
 8016930:	f1b3 3fff 	cmp.w	r3, #4294967295
 8016934:	d04c      	beq.n	80169d0 <osSemaphoreNew+0x108>
      if (max_count == 1U) {
 8016936:	68fb      	ldr	r3, [r7, #12]
 8016938:	2b01      	cmp	r3, #1
 801693a:	d128      	bne.n	801698e <osSemaphoreNew+0xc6>
        if (mem == 1) {
 801693c:	69bb      	ldr	r3, [r7, #24]
 801693e:	2b01      	cmp	r3, #1
 8016940:	d10a      	bne.n	8016958 <osSemaphoreNew+0x90>
          #if (configSUPPORT_STATIC_ALLOCATION == 1)
            hSemaphore = xSemaphoreCreateBinaryStatic ((StaticSemaphore_t *)attr->cb_mem);
 8016942:	687b      	ldr	r3, [r7, #4]
 8016944:	689b      	ldr	r3, [r3, #8]
 8016946:	2203      	movs	r2, #3
 8016948:	9200      	str	r2, [sp, #0]
 801694a:	2200      	movs	r2, #0
 801694c:	2100      	movs	r1, #0
 801694e:	2001      	movs	r0, #1
 8016950:	f000 fb5e 	bl	8017010 <xQueueGenericCreateStatic>
 8016954:	61f8      	str	r0, [r7, #28]
 8016956:	e005      	b.n	8016964 <osSemaphoreNew+0x9c>
          #endif
        }
        else {
          #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
            hSemaphore = xSemaphoreCreateBinary();
 8016958:	2203      	movs	r2, #3
 801695a:	2100      	movs	r1, #0
 801695c:	2001      	movs	r0, #1
 801695e:	f000 fbd4 	bl	801710a <xQueueGenericCreate>
 8016962:	61f8      	str	r0, [r7, #28]
          #endif
        }

        if ((hSemaphore != NULL) && (initial_count != 0U)) {
 8016964:	69fb      	ldr	r3, [r7, #28]
 8016966:	2b00      	cmp	r3, #0
 8016968:	d022      	beq.n	80169b0 <osSemaphoreNew+0xe8>
 801696a:	68bb      	ldr	r3, [r7, #8]
 801696c:	2b00      	cmp	r3, #0
 801696e:	d01f      	beq.n	80169b0 <osSemaphoreNew+0xe8>
          if (xSemaphoreGive (hSemaphore) != pdPASS) {
 8016970:	2300      	movs	r3, #0
 8016972:	2200      	movs	r2, #0
 8016974:	2100      	movs	r1, #0
 8016976:	69f8      	ldr	r0, [r7, #28]
 8016978:	f000 fd4c 	bl	8017414 <xQueueGenericSend>
 801697c:	4603      	mov	r3, r0
 801697e:	2b01      	cmp	r3, #1
 8016980:	d016      	beq.n	80169b0 <osSemaphoreNew+0xe8>
            vSemaphoreDelete (hSemaphore);
 8016982:	69f8      	ldr	r0, [r7, #28]
 8016984:	f001 f9ea 	bl	8017d5c <vQueueDelete>
            hSemaphore = NULL;
 8016988:	2300      	movs	r3, #0
 801698a:	61fb      	str	r3, [r7, #28]
 801698c:	e010      	b.n	80169b0 <osSemaphoreNew+0xe8>
          }
        }
      }
      else {
        if (mem == 1) {
 801698e:	69bb      	ldr	r3, [r7, #24]
 8016990:	2b01      	cmp	r3, #1
 8016992:	d108      	bne.n	80169a6 <osSemaphoreNew+0xde>
          #if (configSUPPORT_STATIC_ALLOCATION == 1)
            hSemaphore = xSemaphoreCreateCountingStatic (max_count, initial_count, (StaticSemaphore_t *)attr->cb_mem);
 8016994:	687b      	ldr	r3, [r7, #4]
 8016996:	689b      	ldr	r3, [r3, #8]
 8016998:	461a      	mov	r2, r3
 801699a:	68b9      	ldr	r1, [r7, #8]
 801699c:	68f8      	ldr	r0, [r7, #12]
 801699e:	f000 fccb 	bl	8017338 <xQueueCreateCountingSemaphoreStatic>
 80169a2:	61f8      	str	r0, [r7, #28]
 80169a4:	e004      	b.n	80169b0 <osSemaphoreNew+0xe8>
          #endif
        }
        else {
          #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
            hSemaphore = xSemaphoreCreateCounting (max_count, initial_count);
 80169a6:	68b9      	ldr	r1, [r7, #8]
 80169a8:	68f8      	ldr	r0, [r7, #12]
 80169aa:	f000 fcfe 	bl	80173aa <xQueueCreateCountingSemaphore>
 80169ae:	61f8      	str	r0, [r7, #28]
          #endif
        }
      }
      
      #if (configQUEUE_REGISTRY_SIZE > 0)
      if (hSemaphore != NULL) {
 80169b0:	69fb      	ldr	r3, [r7, #28]
 80169b2:	2b00      	cmp	r3, #0
 80169b4:	d00c      	beq.n	80169d0 <osSemaphoreNew+0x108>
        if (attr != NULL) {
 80169b6:	687b      	ldr	r3, [r7, #4]
 80169b8:	2b00      	cmp	r3, #0
 80169ba:	d003      	beq.n	80169c4 <osSemaphoreNew+0xfc>
          name = attr->name;
 80169bc:	687b      	ldr	r3, [r7, #4]
 80169be:	681b      	ldr	r3, [r3, #0]
 80169c0:	617b      	str	r3, [r7, #20]
 80169c2:	e001      	b.n	80169c8 <osSemaphoreNew+0x100>
        } else {
          name = NULL;
 80169c4:	2300      	movs	r3, #0
 80169c6:	617b      	str	r3, [r7, #20]
        }
        vQueueAddToRegistry (hSemaphore, name);
 80169c8:	6979      	ldr	r1, [r7, #20]
 80169ca:	69f8      	ldr	r0, [r7, #28]
 80169cc:	f001 fb12 	bl	8017ff4 <vQueueAddToRegistry>
      }
      #endif
    }
  }

  return ((osSemaphoreId_t)hSemaphore);
 80169d0:	69fb      	ldr	r3, [r7, #28]
}
 80169d2:	4618      	mov	r0, r3
 80169d4:	3720      	adds	r7, #32
 80169d6:	46bd      	mov	sp, r7
 80169d8:	bd80      	pop	{r7, pc}
	...

080169dc <osSemaphoreAcquire>:

osStatus_t osSemaphoreAcquire (osSemaphoreId_t semaphore_id, uint32_t timeout) {
 80169dc:	b580      	push	{r7, lr}
 80169de:	b086      	sub	sp, #24
 80169e0:	af00      	add	r7, sp, #0
 80169e2:	6078      	str	r0, [r7, #4]
 80169e4:	6039      	str	r1, [r7, #0]
  SemaphoreHandle_t hSemaphore = (SemaphoreHandle_t)semaphore_id;
 80169e6:	687b      	ldr	r3, [r7, #4]
 80169e8:	613b      	str	r3, [r7, #16]
  osStatus_t stat;
  BaseType_t yield;

  stat = osOK;
 80169ea:	2300      	movs	r3, #0
 80169ec:	617b      	str	r3, [r7, #20]

  if (hSemaphore == NULL) {
 80169ee:	693b      	ldr	r3, [r7, #16]
 80169f0:	2b00      	cmp	r3, #0
 80169f2:	d103      	bne.n	80169fc <osSemaphoreAcquire+0x20>
    stat = osErrorParameter;
 80169f4:	f06f 0303 	mvn.w	r3, #3
 80169f8:	617b      	str	r3, [r7, #20]
 80169fa:	e039      	b.n	8016a70 <osSemaphoreAcquire+0x94>
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80169fc:	f3ef 8305 	mrs	r3, IPSR
 8016a00:	60fb      	str	r3, [r7, #12]
  return(result);
 8016a02:	68fb      	ldr	r3, [r7, #12]
  }
  else if (IS_IRQ()) {
 8016a04:	2b00      	cmp	r3, #0
 8016a06:	d022      	beq.n	8016a4e <osSemaphoreAcquire+0x72>
    if (timeout != 0U) {
 8016a08:	683b      	ldr	r3, [r7, #0]
 8016a0a:	2b00      	cmp	r3, #0
 8016a0c:	d003      	beq.n	8016a16 <osSemaphoreAcquire+0x3a>
      stat = osErrorParameter;
 8016a0e:	f06f 0303 	mvn.w	r3, #3
 8016a12:	617b      	str	r3, [r7, #20]
 8016a14:	e02c      	b.n	8016a70 <osSemaphoreAcquire+0x94>
    }
    else {
      yield = pdFALSE;
 8016a16:	2300      	movs	r3, #0
 8016a18:	60bb      	str	r3, [r7, #8]

      if (xSemaphoreTakeFromISR (hSemaphore, &yield) != pdPASS) {
 8016a1a:	f107 0308 	add.w	r3, r7, #8
 8016a1e:	461a      	mov	r2, r3
 8016a20:	2100      	movs	r1, #0
 8016a22:	6938      	ldr	r0, [r7, #16]
 8016a24:	f001 f918 	bl	8017c58 <xQueueReceiveFromISR>
 8016a28:	4603      	mov	r3, r0
 8016a2a:	2b01      	cmp	r3, #1
 8016a2c:	d003      	beq.n	8016a36 <osSemaphoreAcquire+0x5a>
        stat = osErrorResource;
 8016a2e:	f06f 0302 	mvn.w	r3, #2
 8016a32:	617b      	str	r3, [r7, #20]
 8016a34:	e01c      	b.n	8016a70 <osSemaphoreAcquire+0x94>
      } else {
        portYIELD_FROM_ISR (yield);
 8016a36:	68bb      	ldr	r3, [r7, #8]
 8016a38:	2b00      	cmp	r3, #0
 8016a3a:	d019      	beq.n	8016a70 <osSemaphoreAcquire+0x94>
 8016a3c:	4b0f      	ldr	r3, [pc, #60]	@ (8016a7c <osSemaphoreAcquire+0xa0>)
 8016a3e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8016a42:	601a      	str	r2, [r3, #0]
 8016a44:	f3bf 8f4f 	dsb	sy
 8016a48:	f3bf 8f6f 	isb	sy
 8016a4c:	e010      	b.n	8016a70 <osSemaphoreAcquire+0x94>
      }
    }
  }
  else {
    if (xSemaphoreTake (hSemaphore, (TickType_t)timeout) != pdPASS) {
 8016a4e:	6839      	ldr	r1, [r7, #0]
 8016a50:	6938      	ldr	r0, [r7, #16]
 8016a52:	f000 fff1 	bl	8017a38 <xQueueSemaphoreTake>
 8016a56:	4603      	mov	r3, r0
 8016a58:	2b01      	cmp	r3, #1
 8016a5a:	d009      	beq.n	8016a70 <osSemaphoreAcquire+0x94>
      if (timeout != 0U) {
 8016a5c:	683b      	ldr	r3, [r7, #0]
 8016a5e:	2b00      	cmp	r3, #0
 8016a60:	d003      	beq.n	8016a6a <osSemaphoreAcquire+0x8e>
        stat = osErrorTimeout;
 8016a62:	f06f 0301 	mvn.w	r3, #1
 8016a66:	617b      	str	r3, [r7, #20]
 8016a68:	e002      	b.n	8016a70 <osSemaphoreAcquire+0x94>
      } else {
        stat = osErrorResource;
 8016a6a:	f06f 0302 	mvn.w	r3, #2
 8016a6e:	617b      	str	r3, [r7, #20]
      }
    }
  }

  return (stat);
 8016a70:	697b      	ldr	r3, [r7, #20]
}
 8016a72:	4618      	mov	r0, r3
 8016a74:	3718      	adds	r7, #24
 8016a76:	46bd      	mov	sp, r7
 8016a78:	bd80      	pop	{r7, pc}
 8016a7a:	bf00      	nop
 8016a7c:	e000ed04 	.word	0xe000ed04

08016a80 <osSemaphoreRelease>:

osStatus_t osSemaphoreRelease (osSemaphoreId_t semaphore_id) {
 8016a80:	b580      	push	{r7, lr}
 8016a82:	b086      	sub	sp, #24
 8016a84:	af00      	add	r7, sp, #0
 8016a86:	6078      	str	r0, [r7, #4]
  SemaphoreHandle_t hSemaphore = (SemaphoreHandle_t)semaphore_id;
 8016a88:	687b      	ldr	r3, [r7, #4]
 8016a8a:	613b      	str	r3, [r7, #16]
  osStatus_t stat;
  BaseType_t yield;

  stat = osOK;
 8016a8c:	2300      	movs	r3, #0
 8016a8e:	617b      	str	r3, [r7, #20]

  if (hSemaphore == NULL) {
 8016a90:	693b      	ldr	r3, [r7, #16]
 8016a92:	2b00      	cmp	r3, #0
 8016a94:	d103      	bne.n	8016a9e <osSemaphoreRelease+0x1e>
    stat = osErrorParameter;
 8016a96:	f06f 0303 	mvn.w	r3, #3
 8016a9a:	617b      	str	r3, [r7, #20]
 8016a9c:	e02c      	b.n	8016af8 <osSemaphoreRelease+0x78>
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8016a9e:	f3ef 8305 	mrs	r3, IPSR
 8016aa2:	60fb      	str	r3, [r7, #12]
  return(result);
 8016aa4:	68fb      	ldr	r3, [r7, #12]
  }
  else if (IS_IRQ()) {
 8016aa6:	2b00      	cmp	r3, #0
 8016aa8:	d01a      	beq.n	8016ae0 <osSemaphoreRelease+0x60>
    yield = pdFALSE;
 8016aaa:	2300      	movs	r3, #0
 8016aac:	60bb      	str	r3, [r7, #8]

    if (xSemaphoreGiveFromISR (hSemaphore, &yield) != pdTRUE) {
 8016aae:	f107 0308 	add.w	r3, r7, #8
 8016ab2:	4619      	mov	r1, r3
 8016ab4:	6938      	ldr	r0, [r7, #16]
 8016ab6:	f000 fe4d 	bl	8017754 <xQueueGiveFromISR>
 8016aba:	4603      	mov	r3, r0
 8016abc:	2b01      	cmp	r3, #1
 8016abe:	d003      	beq.n	8016ac8 <osSemaphoreRelease+0x48>
      stat = osErrorResource;
 8016ac0:	f06f 0302 	mvn.w	r3, #2
 8016ac4:	617b      	str	r3, [r7, #20]
 8016ac6:	e017      	b.n	8016af8 <osSemaphoreRelease+0x78>
    } else {
      portYIELD_FROM_ISR (yield);
 8016ac8:	68bb      	ldr	r3, [r7, #8]
 8016aca:	2b00      	cmp	r3, #0
 8016acc:	d014      	beq.n	8016af8 <osSemaphoreRelease+0x78>
 8016ace:	4b0d      	ldr	r3, [pc, #52]	@ (8016b04 <osSemaphoreRelease+0x84>)
 8016ad0:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8016ad4:	601a      	str	r2, [r3, #0]
 8016ad6:	f3bf 8f4f 	dsb	sy
 8016ada:	f3bf 8f6f 	isb	sy
 8016ade:	e00b      	b.n	8016af8 <osSemaphoreRelease+0x78>
    }
  }
  else {
    if (xSemaphoreGive (hSemaphore) != pdPASS) {
 8016ae0:	2300      	movs	r3, #0
 8016ae2:	2200      	movs	r2, #0
 8016ae4:	2100      	movs	r1, #0
 8016ae6:	6938      	ldr	r0, [r7, #16]
 8016ae8:	f000 fc94 	bl	8017414 <xQueueGenericSend>
 8016aec:	4603      	mov	r3, r0
 8016aee:	2b01      	cmp	r3, #1
 8016af0:	d002      	beq.n	8016af8 <osSemaphoreRelease+0x78>
      stat = osErrorResource;
 8016af2:	f06f 0302 	mvn.w	r3, #2
 8016af6:	617b      	str	r3, [r7, #20]
    }
  }

  return (stat);
 8016af8:	697b      	ldr	r3, [r7, #20]
}
 8016afa:	4618      	mov	r0, r3
 8016afc:	3718      	adds	r7, #24
 8016afe:	46bd      	mov	sp, r7
 8016b00:	bd80      	pop	{r7, pc}
 8016b02:	bf00      	nop
 8016b04:	e000ed04 	.word	0xe000ed04

08016b08 <osMessageQueueNew>:
  return (stat);
}

/*---------------------------------------------------------------------------*/

osMessageQueueId_t osMessageQueueNew (uint32_t msg_count, uint32_t msg_size, const osMessageQueueAttr_t *attr) {
 8016b08:	b580      	push	{r7, lr}
 8016b0a:	b08a      	sub	sp, #40	@ 0x28
 8016b0c:	af02      	add	r7, sp, #8
 8016b0e:	60f8      	str	r0, [r7, #12]
 8016b10:	60b9      	str	r1, [r7, #8]
 8016b12:	607a      	str	r2, [r7, #4]
  int32_t mem;
  #if (configQUEUE_REGISTRY_SIZE > 0)
  const char *name;
  #endif

  hQueue = NULL;
 8016b14:	2300      	movs	r3, #0
 8016b16:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8016b18:	f3ef 8305 	mrs	r3, IPSR
 8016b1c:	613b      	str	r3, [r7, #16]
  return(result);
 8016b1e:	693b      	ldr	r3, [r7, #16]

  if (!IS_IRQ() && (msg_count > 0U) && (msg_size > 0U)) {
 8016b20:	2b00      	cmp	r3, #0
 8016b22:	d15f      	bne.n	8016be4 <osMessageQueueNew+0xdc>
 8016b24:	68fb      	ldr	r3, [r7, #12]
 8016b26:	2b00      	cmp	r3, #0
 8016b28:	d05c      	beq.n	8016be4 <osMessageQueueNew+0xdc>
 8016b2a:	68bb      	ldr	r3, [r7, #8]
 8016b2c:	2b00      	cmp	r3, #0
 8016b2e:	d059      	beq.n	8016be4 <osMessageQueueNew+0xdc>
    mem = -1;
 8016b30:	f04f 33ff 	mov.w	r3, #4294967295
 8016b34:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 8016b36:	687b      	ldr	r3, [r7, #4]
 8016b38:	2b00      	cmp	r3, #0
 8016b3a:	d029      	beq.n	8016b90 <osMessageQueueNew+0x88>
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticQueue_t)) &&
 8016b3c:	687b      	ldr	r3, [r7, #4]
 8016b3e:	689b      	ldr	r3, [r3, #8]
 8016b40:	2b00      	cmp	r3, #0
 8016b42:	d012      	beq.n	8016b6a <osMessageQueueNew+0x62>
 8016b44:	687b      	ldr	r3, [r7, #4]
 8016b46:	68db      	ldr	r3, [r3, #12]
 8016b48:	2b4f      	cmp	r3, #79	@ 0x4f
 8016b4a:	d90e      	bls.n	8016b6a <osMessageQueueNew+0x62>
          (attr->mq_mem != NULL) && (attr->mq_size >= (msg_count * msg_size))) {
 8016b4c:	687b      	ldr	r3, [r7, #4]
 8016b4e:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticQueue_t)) &&
 8016b50:	2b00      	cmp	r3, #0
 8016b52:	d00a      	beq.n	8016b6a <osMessageQueueNew+0x62>
          (attr->mq_mem != NULL) && (attr->mq_size >= (msg_count * msg_size))) {
 8016b54:	687b      	ldr	r3, [r7, #4]
 8016b56:	695a      	ldr	r2, [r3, #20]
 8016b58:	68fb      	ldr	r3, [r7, #12]
 8016b5a:	68b9      	ldr	r1, [r7, #8]
 8016b5c:	fb01 f303 	mul.w	r3, r1, r3
 8016b60:	429a      	cmp	r2, r3
 8016b62:	d302      	bcc.n	8016b6a <osMessageQueueNew+0x62>
        mem = 1;
 8016b64:	2301      	movs	r3, #1
 8016b66:	61bb      	str	r3, [r7, #24]
 8016b68:	e014      	b.n	8016b94 <osMessageQueueNew+0x8c>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) &&
 8016b6a:	687b      	ldr	r3, [r7, #4]
 8016b6c:	689b      	ldr	r3, [r3, #8]
 8016b6e:	2b00      	cmp	r3, #0
 8016b70:	d110      	bne.n	8016b94 <osMessageQueueNew+0x8c>
 8016b72:	687b      	ldr	r3, [r7, #4]
 8016b74:	68db      	ldr	r3, [r3, #12]
 8016b76:	2b00      	cmp	r3, #0
 8016b78:	d10c      	bne.n	8016b94 <osMessageQueueNew+0x8c>
            (attr->mq_mem == NULL) && (attr->mq_size == 0U)) {
 8016b7a:	687b      	ldr	r3, [r7, #4]
 8016b7c:	691b      	ldr	r3, [r3, #16]
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) &&
 8016b7e:	2b00      	cmp	r3, #0
 8016b80:	d108      	bne.n	8016b94 <osMessageQueueNew+0x8c>
            (attr->mq_mem == NULL) && (attr->mq_size == 0U)) {
 8016b82:	687b      	ldr	r3, [r7, #4]
 8016b84:	695b      	ldr	r3, [r3, #20]
 8016b86:	2b00      	cmp	r3, #0
 8016b88:	d104      	bne.n	8016b94 <osMessageQueueNew+0x8c>
          mem = 0;
 8016b8a:	2300      	movs	r3, #0
 8016b8c:	61bb      	str	r3, [r7, #24]
 8016b8e:	e001      	b.n	8016b94 <osMessageQueueNew+0x8c>
        }
      }
    }
    else {
      mem = 0;
 8016b90:	2300      	movs	r3, #0
 8016b92:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 8016b94:	69bb      	ldr	r3, [r7, #24]
 8016b96:	2b01      	cmp	r3, #1
 8016b98:	d10b      	bne.n	8016bb2 <osMessageQueueNew+0xaa>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hQueue = xQueueCreateStatic (msg_count, msg_size, attr->mq_mem, attr->cb_mem);
 8016b9a:	687b      	ldr	r3, [r7, #4]
 8016b9c:	691a      	ldr	r2, [r3, #16]
 8016b9e:	687b      	ldr	r3, [r7, #4]
 8016ba0:	689b      	ldr	r3, [r3, #8]
 8016ba2:	2100      	movs	r1, #0
 8016ba4:	9100      	str	r1, [sp, #0]
 8016ba6:	68b9      	ldr	r1, [r7, #8]
 8016ba8:	68f8      	ldr	r0, [r7, #12]
 8016baa:	f000 fa31 	bl	8017010 <xQueueGenericCreateStatic>
 8016bae:	61f8      	str	r0, [r7, #28]
 8016bb0:	e008      	b.n	8016bc4 <osMessageQueueNew+0xbc>
      #endif
    }
    else {
      if (mem == 0) {
 8016bb2:	69bb      	ldr	r3, [r7, #24]
 8016bb4:	2b00      	cmp	r3, #0
 8016bb6:	d105      	bne.n	8016bc4 <osMessageQueueNew+0xbc>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          hQueue = xQueueCreate (msg_count, msg_size);
 8016bb8:	2200      	movs	r2, #0
 8016bba:	68b9      	ldr	r1, [r7, #8]
 8016bbc:	68f8      	ldr	r0, [r7, #12]
 8016bbe:	f000 faa4 	bl	801710a <xQueueGenericCreate>
 8016bc2:	61f8      	str	r0, [r7, #28]
        #endif
      }
    }

    #if (configQUEUE_REGISTRY_SIZE > 0)
    if (hQueue != NULL) {
 8016bc4:	69fb      	ldr	r3, [r7, #28]
 8016bc6:	2b00      	cmp	r3, #0
 8016bc8:	d00c      	beq.n	8016be4 <osMessageQueueNew+0xdc>
      if (attr != NULL) {
 8016bca:	687b      	ldr	r3, [r7, #4]
 8016bcc:	2b00      	cmp	r3, #0
 8016bce:	d003      	beq.n	8016bd8 <osMessageQueueNew+0xd0>
        name = attr->name;
 8016bd0:	687b      	ldr	r3, [r7, #4]
 8016bd2:	681b      	ldr	r3, [r3, #0]
 8016bd4:	617b      	str	r3, [r7, #20]
 8016bd6:	e001      	b.n	8016bdc <osMessageQueueNew+0xd4>
      } else {
        name = NULL;
 8016bd8:	2300      	movs	r3, #0
 8016bda:	617b      	str	r3, [r7, #20]
      }
      vQueueAddToRegistry (hQueue, name);
 8016bdc:	6979      	ldr	r1, [r7, #20]
 8016bde:	69f8      	ldr	r0, [r7, #28]
 8016be0:	f001 fa08 	bl	8017ff4 <vQueueAddToRegistry>
    }
    #endif

  }

  return ((osMessageQueueId_t)hQueue);
 8016be4:	69fb      	ldr	r3, [r7, #28]
}
 8016be6:	4618      	mov	r0, r3
 8016be8:	3720      	adds	r7, #32
 8016bea:	46bd      	mov	sp, r7
 8016bec:	bd80      	pop	{r7, pc}
	...

08016bf0 <osMessageQueuePut>:

osStatus_t osMessageQueuePut (osMessageQueueId_t mq_id, const void *msg_ptr, uint8_t msg_prio, uint32_t timeout) {
 8016bf0:	b580      	push	{r7, lr}
 8016bf2:	b088      	sub	sp, #32
 8016bf4:	af00      	add	r7, sp, #0
 8016bf6:	60f8      	str	r0, [r7, #12]
 8016bf8:	60b9      	str	r1, [r7, #8]
 8016bfa:	603b      	str	r3, [r7, #0]
 8016bfc:	4613      	mov	r3, r2
 8016bfe:	71fb      	strb	r3, [r7, #7]
  QueueHandle_t hQueue = (QueueHandle_t)mq_id;
 8016c00:	68fb      	ldr	r3, [r7, #12]
 8016c02:	61bb      	str	r3, [r7, #24]
  osStatus_t stat;
  BaseType_t yield;

  (void)msg_prio; /* Message priority is ignored */

  stat = osOK;
 8016c04:	2300      	movs	r3, #0
 8016c06:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8016c08:	f3ef 8305 	mrs	r3, IPSR
 8016c0c:	617b      	str	r3, [r7, #20]
  return(result);
 8016c0e:	697b      	ldr	r3, [r7, #20]

  if (IS_IRQ()) {
 8016c10:	2b00      	cmp	r3, #0
 8016c12:	d028      	beq.n	8016c66 <osMessageQueuePut+0x76>
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 8016c14:	69bb      	ldr	r3, [r7, #24]
 8016c16:	2b00      	cmp	r3, #0
 8016c18:	d005      	beq.n	8016c26 <osMessageQueuePut+0x36>
 8016c1a:	68bb      	ldr	r3, [r7, #8]
 8016c1c:	2b00      	cmp	r3, #0
 8016c1e:	d002      	beq.n	8016c26 <osMessageQueuePut+0x36>
 8016c20:	683b      	ldr	r3, [r7, #0]
 8016c22:	2b00      	cmp	r3, #0
 8016c24:	d003      	beq.n	8016c2e <osMessageQueuePut+0x3e>
      stat = osErrorParameter;
 8016c26:	f06f 0303 	mvn.w	r3, #3
 8016c2a:	61fb      	str	r3, [r7, #28]
 8016c2c:	e038      	b.n	8016ca0 <osMessageQueuePut+0xb0>
    }
    else {
      yield = pdFALSE;
 8016c2e:	2300      	movs	r3, #0
 8016c30:	613b      	str	r3, [r7, #16]

      if (xQueueSendToBackFromISR (hQueue, msg_ptr, &yield) != pdTRUE) {
 8016c32:	f107 0210 	add.w	r2, r7, #16
 8016c36:	2300      	movs	r3, #0
 8016c38:	68b9      	ldr	r1, [r7, #8]
 8016c3a:	69b8      	ldr	r0, [r7, #24]
 8016c3c:	f000 fcec 	bl	8017618 <xQueueGenericSendFromISR>
 8016c40:	4603      	mov	r3, r0
 8016c42:	2b01      	cmp	r3, #1
 8016c44:	d003      	beq.n	8016c4e <osMessageQueuePut+0x5e>
        stat = osErrorResource;
 8016c46:	f06f 0302 	mvn.w	r3, #2
 8016c4a:	61fb      	str	r3, [r7, #28]
 8016c4c:	e028      	b.n	8016ca0 <osMessageQueuePut+0xb0>
      } else {
        portYIELD_FROM_ISR (yield);
 8016c4e:	693b      	ldr	r3, [r7, #16]
 8016c50:	2b00      	cmp	r3, #0
 8016c52:	d025      	beq.n	8016ca0 <osMessageQueuePut+0xb0>
 8016c54:	4b15      	ldr	r3, [pc, #84]	@ (8016cac <osMessageQueuePut+0xbc>)
 8016c56:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8016c5a:	601a      	str	r2, [r3, #0]
 8016c5c:	f3bf 8f4f 	dsb	sy
 8016c60:	f3bf 8f6f 	isb	sy
 8016c64:	e01c      	b.n	8016ca0 <osMessageQueuePut+0xb0>
      }
    }
  }
  else {
    if ((hQueue == NULL) || (msg_ptr == NULL)) {
 8016c66:	69bb      	ldr	r3, [r7, #24]
 8016c68:	2b00      	cmp	r3, #0
 8016c6a:	d002      	beq.n	8016c72 <osMessageQueuePut+0x82>
 8016c6c:	68bb      	ldr	r3, [r7, #8]
 8016c6e:	2b00      	cmp	r3, #0
 8016c70:	d103      	bne.n	8016c7a <osMessageQueuePut+0x8a>
      stat = osErrorParameter;
 8016c72:	f06f 0303 	mvn.w	r3, #3
 8016c76:	61fb      	str	r3, [r7, #28]
 8016c78:	e012      	b.n	8016ca0 <osMessageQueuePut+0xb0>
    }
    else {
      if (xQueueSendToBack (hQueue, msg_ptr, (TickType_t)timeout) != pdPASS) {
 8016c7a:	2300      	movs	r3, #0
 8016c7c:	683a      	ldr	r2, [r7, #0]
 8016c7e:	68b9      	ldr	r1, [r7, #8]
 8016c80:	69b8      	ldr	r0, [r7, #24]
 8016c82:	f000 fbc7 	bl	8017414 <xQueueGenericSend>
 8016c86:	4603      	mov	r3, r0
 8016c88:	2b01      	cmp	r3, #1
 8016c8a:	d009      	beq.n	8016ca0 <osMessageQueuePut+0xb0>
        if (timeout != 0U) {
 8016c8c:	683b      	ldr	r3, [r7, #0]
 8016c8e:	2b00      	cmp	r3, #0
 8016c90:	d003      	beq.n	8016c9a <osMessageQueuePut+0xaa>
          stat = osErrorTimeout;
 8016c92:	f06f 0301 	mvn.w	r3, #1
 8016c96:	61fb      	str	r3, [r7, #28]
 8016c98:	e002      	b.n	8016ca0 <osMessageQueuePut+0xb0>
        } else {
          stat = osErrorResource;
 8016c9a:	f06f 0302 	mvn.w	r3, #2
 8016c9e:	61fb      	str	r3, [r7, #28]
        }
      }
    }
  }

  return (stat);
 8016ca0:	69fb      	ldr	r3, [r7, #28]
}
 8016ca2:	4618      	mov	r0, r3
 8016ca4:	3720      	adds	r7, #32
 8016ca6:	46bd      	mov	sp, r7
 8016ca8:	bd80      	pop	{r7, pc}
 8016caa:	bf00      	nop
 8016cac:	e000ed04 	.word	0xe000ed04

08016cb0 <osMessageQueueGet>:

osStatus_t osMessageQueueGet (osMessageQueueId_t mq_id, void *msg_ptr, uint8_t *msg_prio, uint32_t timeout) {
 8016cb0:	b580      	push	{r7, lr}
 8016cb2:	b088      	sub	sp, #32
 8016cb4:	af00      	add	r7, sp, #0
 8016cb6:	60f8      	str	r0, [r7, #12]
 8016cb8:	60b9      	str	r1, [r7, #8]
 8016cba:	607a      	str	r2, [r7, #4]
 8016cbc:	603b      	str	r3, [r7, #0]
  QueueHandle_t hQueue = (QueueHandle_t)mq_id;
 8016cbe:	68fb      	ldr	r3, [r7, #12]
 8016cc0:	61bb      	str	r3, [r7, #24]
  osStatus_t stat;
  BaseType_t yield;

  (void)msg_prio; /* Message priority is ignored */

  stat = osOK;
 8016cc2:	2300      	movs	r3, #0
 8016cc4:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8016cc6:	f3ef 8305 	mrs	r3, IPSR
 8016cca:	617b      	str	r3, [r7, #20]
  return(result);
 8016ccc:	697b      	ldr	r3, [r7, #20]

  if (IS_IRQ()) {
 8016cce:	2b00      	cmp	r3, #0
 8016cd0:	d028      	beq.n	8016d24 <osMessageQueueGet+0x74>
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 8016cd2:	69bb      	ldr	r3, [r7, #24]
 8016cd4:	2b00      	cmp	r3, #0
 8016cd6:	d005      	beq.n	8016ce4 <osMessageQueueGet+0x34>
 8016cd8:	68bb      	ldr	r3, [r7, #8]
 8016cda:	2b00      	cmp	r3, #0
 8016cdc:	d002      	beq.n	8016ce4 <osMessageQueueGet+0x34>
 8016cde:	683b      	ldr	r3, [r7, #0]
 8016ce0:	2b00      	cmp	r3, #0
 8016ce2:	d003      	beq.n	8016cec <osMessageQueueGet+0x3c>
      stat = osErrorParameter;
 8016ce4:	f06f 0303 	mvn.w	r3, #3
 8016ce8:	61fb      	str	r3, [r7, #28]
 8016cea:	e037      	b.n	8016d5c <osMessageQueueGet+0xac>
    }
    else {
      yield = pdFALSE;
 8016cec:	2300      	movs	r3, #0
 8016cee:	613b      	str	r3, [r7, #16]

      if (xQueueReceiveFromISR (hQueue, msg_ptr, &yield) != pdPASS) {
 8016cf0:	f107 0310 	add.w	r3, r7, #16
 8016cf4:	461a      	mov	r2, r3
 8016cf6:	68b9      	ldr	r1, [r7, #8]
 8016cf8:	69b8      	ldr	r0, [r7, #24]
 8016cfa:	f000 ffad 	bl	8017c58 <xQueueReceiveFromISR>
 8016cfe:	4603      	mov	r3, r0
 8016d00:	2b01      	cmp	r3, #1
 8016d02:	d003      	beq.n	8016d0c <osMessageQueueGet+0x5c>
        stat = osErrorResource;
 8016d04:	f06f 0302 	mvn.w	r3, #2
 8016d08:	61fb      	str	r3, [r7, #28]
 8016d0a:	e027      	b.n	8016d5c <osMessageQueueGet+0xac>
      } else {
        portYIELD_FROM_ISR (yield);
 8016d0c:	693b      	ldr	r3, [r7, #16]
 8016d0e:	2b00      	cmp	r3, #0
 8016d10:	d024      	beq.n	8016d5c <osMessageQueueGet+0xac>
 8016d12:	4b15      	ldr	r3, [pc, #84]	@ (8016d68 <osMessageQueueGet+0xb8>)
 8016d14:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8016d18:	601a      	str	r2, [r3, #0]
 8016d1a:	f3bf 8f4f 	dsb	sy
 8016d1e:	f3bf 8f6f 	isb	sy
 8016d22:	e01b      	b.n	8016d5c <osMessageQueueGet+0xac>
      }
    }
  }
  else {
    if ((hQueue == NULL) || (msg_ptr == NULL)) {
 8016d24:	69bb      	ldr	r3, [r7, #24]
 8016d26:	2b00      	cmp	r3, #0
 8016d28:	d002      	beq.n	8016d30 <osMessageQueueGet+0x80>
 8016d2a:	68bb      	ldr	r3, [r7, #8]
 8016d2c:	2b00      	cmp	r3, #0
 8016d2e:	d103      	bne.n	8016d38 <osMessageQueueGet+0x88>
      stat = osErrorParameter;
 8016d30:	f06f 0303 	mvn.w	r3, #3
 8016d34:	61fb      	str	r3, [r7, #28]
 8016d36:	e011      	b.n	8016d5c <osMessageQueueGet+0xac>
    }
    else {
      if (xQueueReceive (hQueue, msg_ptr, (TickType_t)timeout) != pdPASS) {
 8016d38:	683a      	ldr	r2, [r7, #0]
 8016d3a:	68b9      	ldr	r1, [r7, #8]
 8016d3c:	69b8      	ldr	r0, [r7, #24]
 8016d3e:	f000 fd99 	bl	8017874 <xQueueReceive>
 8016d42:	4603      	mov	r3, r0
 8016d44:	2b01      	cmp	r3, #1
 8016d46:	d009      	beq.n	8016d5c <osMessageQueueGet+0xac>
        if (timeout != 0U) {
 8016d48:	683b      	ldr	r3, [r7, #0]
 8016d4a:	2b00      	cmp	r3, #0
 8016d4c:	d003      	beq.n	8016d56 <osMessageQueueGet+0xa6>
          stat = osErrorTimeout;
 8016d4e:	f06f 0301 	mvn.w	r3, #1
 8016d52:	61fb      	str	r3, [r7, #28]
 8016d54:	e002      	b.n	8016d5c <osMessageQueueGet+0xac>
        } else {
          stat = osErrorResource;
 8016d56:	f06f 0302 	mvn.w	r3, #2
 8016d5a:	61fb      	str	r3, [r7, #28]
        }
      }
    }
  }

  return (stat);
 8016d5c:	69fb      	ldr	r3, [r7, #28]
}
 8016d5e:	4618      	mov	r0, r3
 8016d60:	3720      	adds	r7, #32
 8016d62:	46bd      	mov	sp, r7
 8016d64:	bd80      	pop	{r7, pc}
 8016d66:	bf00      	nop
 8016d68:	e000ed04 	.word	0xe000ed04

08016d6c <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 8016d6c:	b480      	push	{r7}
 8016d6e:	b085      	sub	sp, #20
 8016d70:	af00      	add	r7, sp, #0
 8016d72:	60f8      	str	r0, [r7, #12]
 8016d74:	60b9      	str	r1, [r7, #8]
 8016d76:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 8016d78:	68fb      	ldr	r3, [r7, #12]
 8016d7a:	4a07      	ldr	r2, [pc, #28]	@ (8016d98 <vApplicationGetIdleTaskMemory+0x2c>)
 8016d7c:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 8016d7e:	68bb      	ldr	r3, [r7, #8]
 8016d80:	4a06      	ldr	r2, [pc, #24]	@ (8016d9c <vApplicationGetIdleTaskMemory+0x30>)
 8016d82:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 8016d84:	687b      	ldr	r3, [r7, #4]
 8016d86:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8016d8a:	601a      	str	r2, [r3, #0]
}
 8016d8c:	bf00      	nop
 8016d8e:	3714      	adds	r7, #20
 8016d90:	46bd      	mov	sp, r7
 8016d92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016d96:	4770      	bx	lr
 8016d98:	24002eb8 	.word	0x24002eb8
 8016d9c:	24002f64 	.word	0x24002f64

08016da0 <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 8016da0:	b480      	push	{r7}
 8016da2:	b085      	sub	sp, #20
 8016da4:	af00      	add	r7, sp, #0
 8016da6:	60f8      	str	r0, [r7, #12]
 8016da8:	60b9      	str	r1, [r7, #8]
 8016daa:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 8016dac:	68fb      	ldr	r3, [r7, #12]
 8016dae:	4a07      	ldr	r2, [pc, #28]	@ (8016dcc <vApplicationGetTimerTaskMemory+0x2c>)
 8016db0:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 8016db2:	68bb      	ldr	r3, [r7, #8]
 8016db4:	4a06      	ldr	r2, [pc, #24]	@ (8016dd0 <vApplicationGetTimerTaskMemory+0x30>)
 8016db6:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 8016db8:	687b      	ldr	r3, [r7, #4]
 8016dba:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8016dbe:	601a      	str	r2, [r3, #0]
}
 8016dc0:	bf00      	nop
 8016dc2:	3714      	adds	r7, #20
 8016dc4:	46bd      	mov	sp, r7
 8016dc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016dca:	4770      	bx	lr
 8016dcc:	24003364 	.word	0x24003364
 8016dd0:	24003410 	.word	0x24003410

08016dd4 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8016dd4:	b480      	push	{r7}
 8016dd6:	b083      	sub	sp, #12
 8016dd8:	af00      	add	r7, sp, #0
 8016dda:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8016ddc:	687b      	ldr	r3, [r7, #4]
 8016dde:	f103 0208 	add.w	r2, r3, #8
 8016de2:	687b      	ldr	r3, [r7, #4]
 8016de4:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8016de6:	687b      	ldr	r3, [r7, #4]
 8016de8:	f04f 32ff 	mov.w	r2, #4294967295
 8016dec:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8016dee:	687b      	ldr	r3, [r7, #4]
 8016df0:	f103 0208 	add.w	r2, r3, #8
 8016df4:	687b      	ldr	r3, [r7, #4]
 8016df6:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8016df8:	687b      	ldr	r3, [r7, #4]
 8016dfa:	f103 0208 	add.w	r2, r3, #8
 8016dfe:	687b      	ldr	r3, [r7, #4]
 8016e00:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8016e02:	687b      	ldr	r3, [r7, #4]
 8016e04:	2200      	movs	r2, #0
 8016e06:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8016e08:	bf00      	nop
 8016e0a:	370c      	adds	r7, #12
 8016e0c:	46bd      	mov	sp, r7
 8016e0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016e12:	4770      	bx	lr

08016e14 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8016e14:	b480      	push	{r7}
 8016e16:	b083      	sub	sp, #12
 8016e18:	af00      	add	r7, sp, #0
 8016e1a:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8016e1c:	687b      	ldr	r3, [r7, #4]
 8016e1e:	2200      	movs	r2, #0
 8016e20:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8016e22:	bf00      	nop
 8016e24:	370c      	adds	r7, #12
 8016e26:	46bd      	mov	sp, r7
 8016e28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016e2c:	4770      	bx	lr

08016e2e <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8016e2e:	b480      	push	{r7}
 8016e30:	b085      	sub	sp, #20
 8016e32:	af00      	add	r7, sp, #0
 8016e34:	6078      	str	r0, [r7, #4]
 8016e36:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8016e38:	687b      	ldr	r3, [r7, #4]
 8016e3a:	685b      	ldr	r3, [r3, #4]
 8016e3c:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8016e3e:	683b      	ldr	r3, [r7, #0]
 8016e40:	68fa      	ldr	r2, [r7, #12]
 8016e42:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8016e44:	68fb      	ldr	r3, [r7, #12]
 8016e46:	689a      	ldr	r2, [r3, #8]
 8016e48:	683b      	ldr	r3, [r7, #0]
 8016e4a:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8016e4c:	68fb      	ldr	r3, [r7, #12]
 8016e4e:	689b      	ldr	r3, [r3, #8]
 8016e50:	683a      	ldr	r2, [r7, #0]
 8016e52:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8016e54:	68fb      	ldr	r3, [r7, #12]
 8016e56:	683a      	ldr	r2, [r7, #0]
 8016e58:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 8016e5a:	683b      	ldr	r3, [r7, #0]
 8016e5c:	687a      	ldr	r2, [r7, #4]
 8016e5e:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8016e60:	687b      	ldr	r3, [r7, #4]
 8016e62:	681b      	ldr	r3, [r3, #0]
 8016e64:	1c5a      	adds	r2, r3, #1
 8016e66:	687b      	ldr	r3, [r7, #4]
 8016e68:	601a      	str	r2, [r3, #0]
}
 8016e6a:	bf00      	nop
 8016e6c:	3714      	adds	r7, #20
 8016e6e:	46bd      	mov	sp, r7
 8016e70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016e74:	4770      	bx	lr

08016e76 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8016e76:	b480      	push	{r7}
 8016e78:	b085      	sub	sp, #20
 8016e7a:	af00      	add	r7, sp, #0
 8016e7c:	6078      	str	r0, [r7, #4]
 8016e7e:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8016e80:	683b      	ldr	r3, [r7, #0]
 8016e82:	681b      	ldr	r3, [r3, #0]
 8016e84:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8016e86:	68bb      	ldr	r3, [r7, #8]
 8016e88:	f1b3 3fff 	cmp.w	r3, #4294967295
 8016e8c:	d103      	bne.n	8016e96 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8016e8e:	687b      	ldr	r3, [r7, #4]
 8016e90:	691b      	ldr	r3, [r3, #16]
 8016e92:	60fb      	str	r3, [r7, #12]
 8016e94:	e00c      	b.n	8016eb0 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8016e96:	687b      	ldr	r3, [r7, #4]
 8016e98:	3308      	adds	r3, #8
 8016e9a:	60fb      	str	r3, [r7, #12]
 8016e9c:	e002      	b.n	8016ea4 <vListInsert+0x2e>
 8016e9e:	68fb      	ldr	r3, [r7, #12]
 8016ea0:	685b      	ldr	r3, [r3, #4]
 8016ea2:	60fb      	str	r3, [r7, #12]
 8016ea4:	68fb      	ldr	r3, [r7, #12]
 8016ea6:	685b      	ldr	r3, [r3, #4]
 8016ea8:	681b      	ldr	r3, [r3, #0]
 8016eaa:	68ba      	ldr	r2, [r7, #8]
 8016eac:	429a      	cmp	r2, r3
 8016eae:	d2f6      	bcs.n	8016e9e <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8016eb0:	68fb      	ldr	r3, [r7, #12]
 8016eb2:	685a      	ldr	r2, [r3, #4]
 8016eb4:	683b      	ldr	r3, [r7, #0]
 8016eb6:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8016eb8:	683b      	ldr	r3, [r7, #0]
 8016eba:	685b      	ldr	r3, [r3, #4]
 8016ebc:	683a      	ldr	r2, [r7, #0]
 8016ebe:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8016ec0:	683b      	ldr	r3, [r7, #0]
 8016ec2:	68fa      	ldr	r2, [r7, #12]
 8016ec4:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8016ec6:	68fb      	ldr	r3, [r7, #12]
 8016ec8:	683a      	ldr	r2, [r7, #0]
 8016eca:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8016ecc:	683b      	ldr	r3, [r7, #0]
 8016ece:	687a      	ldr	r2, [r7, #4]
 8016ed0:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8016ed2:	687b      	ldr	r3, [r7, #4]
 8016ed4:	681b      	ldr	r3, [r3, #0]
 8016ed6:	1c5a      	adds	r2, r3, #1
 8016ed8:	687b      	ldr	r3, [r7, #4]
 8016eda:	601a      	str	r2, [r3, #0]
}
 8016edc:	bf00      	nop
 8016ede:	3714      	adds	r7, #20
 8016ee0:	46bd      	mov	sp, r7
 8016ee2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016ee6:	4770      	bx	lr

08016ee8 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8016ee8:	b480      	push	{r7}
 8016eea:	b085      	sub	sp, #20
 8016eec:	af00      	add	r7, sp, #0
 8016eee:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8016ef0:	687b      	ldr	r3, [r7, #4]
 8016ef2:	691b      	ldr	r3, [r3, #16]
 8016ef4:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8016ef6:	687b      	ldr	r3, [r7, #4]
 8016ef8:	685b      	ldr	r3, [r3, #4]
 8016efa:	687a      	ldr	r2, [r7, #4]
 8016efc:	6892      	ldr	r2, [r2, #8]
 8016efe:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8016f00:	687b      	ldr	r3, [r7, #4]
 8016f02:	689b      	ldr	r3, [r3, #8]
 8016f04:	687a      	ldr	r2, [r7, #4]
 8016f06:	6852      	ldr	r2, [r2, #4]
 8016f08:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8016f0a:	68fb      	ldr	r3, [r7, #12]
 8016f0c:	685b      	ldr	r3, [r3, #4]
 8016f0e:	687a      	ldr	r2, [r7, #4]
 8016f10:	429a      	cmp	r2, r3
 8016f12:	d103      	bne.n	8016f1c <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8016f14:	687b      	ldr	r3, [r7, #4]
 8016f16:	689a      	ldr	r2, [r3, #8]
 8016f18:	68fb      	ldr	r3, [r7, #12]
 8016f1a:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8016f1c:	687b      	ldr	r3, [r7, #4]
 8016f1e:	2200      	movs	r2, #0
 8016f20:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8016f22:	68fb      	ldr	r3, [r7, #12]
 8016f24:	681b      	ldr	r3, [r3, #0]
 8016f26:	1e5a      	subs	r2, r3, #1
 8016f28:	68fb      	ldr	r3, [r7, #12]
 8016f2a:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8016f2c:	68fb      	ldr	r3, [r7, #12]
 8016f2e:	681b      	ldr	r3, [r3, #0]
}
 8016f30:	4618      	mov	r0, r3
 8016f32:	3714      	adds	r7, #20
 8016f34:	46bd      	mov	sp, r7
 8016f36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016f3a:	4770      	bx	lr

08016f3c <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8016f3c:	b580      	push	{r7, lr}
 8016f3e:	b084      	sub	sp, #16
 8016f40:	af00      	add	r7, sp, #0
 8016f42:	6078      	str	r0, [r7, #4]
 8016f44:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 8016f46:	687b      	ldr	r3, [r7, #4]
 8016f48:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8016f4a:	68fb      	ldr	r3, [r7, #12]
 8016f4c:	2b00      	cmp	r3, #0
 8016f4e:	d10b      	bne.n	8016f68 <xQueueGenericReset+0x2c>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8016f50:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8016f54:	f383 8811 	msr	BASEPRI, r3
 8016f58:	f3bf 8f6f 	isb	sy
 8016f5c:	f3bf 8f4f 	dsb	sy
 8016f60:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 8016f62:	bf00      	nop
 8016f64:	bf00      	nop
 8016f66:	e7fd      	b.n	8016f64 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 8016f68:	f002 fe46 	bl	8019bf8 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8016f6c:	68fb      	ldr	r3, [r7, #12]
 8016f6e:	681a      	ldr	r2, [r3, #0]
 8016f70:	68fb      	ldr	r3, [r7, #12]
 8016f72:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8016f74:	68f9      	ldr	r1, [r7, #12]
 8016f76:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8016f78:	fb01 f303 	mul.w	r3, r1, r3
 8016f7c:	441a      	add	r2, r3
 8016f7e:	68fb      	ldr	r3, [r7, #12]
 8016f80:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8016f82:	68fb      	ldr	r3, [r7, #12]
 8016f84:	2200      	movs	r2, #0
 8016f86:	639a      	str	r2, [r3, #56]	@ 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8016f88:	68fb      	ldr	r3, [r7, #12]
 8016f8a:	681a      	ldr	r2, [r3, #0]
 8016f8c:	68fb      	ldr	r3, [r7, #12]
 8016f8e:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8016f90:	68fb      	ldr	r3, [r7, #12]
 8016f92:	681a      	ldr	r2, [r3, #0]
 8016f94:	68fb      	ldr	r3, [r7, #12]
 8016f96:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8016f98:	3b01      	subs	r3, #1
 8016f9a:	68f9      	ldr	r1, [r7, #12]
 8016f9c:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8016f9e:	fb01 f303 	mul.w	r3, r1, r3
 8016fa2:	441a      	add	r2, r3
 8016fa4:	68fb      	ldr	r3, [r7, #12]
 8016fa6:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8016fa8:	68fb      	ldr	r3, [r7, #12]
 8016faa:	22ff      	movs	r2, #255	@ 0xff
 8016fac:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8016fb0:	68fb      	ldr	r3, [r7, #12]
 8016fb2:	22ff      	movs	r2, #255	@ 0xff
 8016fb4:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

		if( xNewQueue == pdFALSE )
 8016fb8:	683b      	ldr	r3, [r7, #0]
 8016fba:	2b00      	cmp	r3, #0
 8016fbc:	d114      	bne.n	8016fe8 <xQueueGenericReset+0xac>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8016fbe:	68fb      	ldr	r3, [r7, #12]
 8016fc0:	691b      	ldr	r3, [r3, #16]
 8016fc2:	2b00      	cmp	r3, #0
 8016fc4:	d01a      	beq.n	8016ffc <xQueueGenericReset+0xc0>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8016fc6:	68fb      	ldr	r3, [r7, #12]
 8016fc8:	3310      	adds	r3, #16
 8016fca:	4618      	mov	r0, r3
 8016fcc:	f001 fdd2 	bl	8018b74 <xTaskRemoveFromEventList>
 8016fd0:	4603      	mov	r3, r0
 8016fd2:	2b00      	cmp	r3, #0
 8016fd4:	d012      	beq.n	8016ffc <xQueueGenericReset+0xc0>
				{
					queueYIELD_IF_USING_PREEMPTION();
 8016fd6:	4b0d      	ldr	r3, [pc, #52]	@ (801700c <xQueueGenericReset+0xd0>)
 8016fd8:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8016fdc:	601a      	str	r2, [r3, #0]
 8016fde:	f3bf 8f4f 	dsb	sy
 8016fe2:	f3bf 8f6f 	isb	sy
 8016fe6:	e009      	b.n	8016ffc <xQueueGenericReset+0xc0>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8016fe8:	68fb      	ldr	r3, [r7, #12]
 8016fea:	3310      	adds	r3, #16
 8016fec:	4618      	mov	r0, r3
 8016fee:	f7ff fef1 	bl	8016dd4 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8016ff2:	68fb      	ldr	r3, [r7, #12]
 8016ff4:	3324      	adds	r3, #36	@ 0x24
 8016ff6:	4618      	mov	r0, r3
 8016ff8:	f7ff feec 	bl	8016dd4 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 8016ffc:	f002 fe2e 	bl	8019c5c <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 8017000:	2301      	movs	r3, #1
}
 8017002:	4618      	mov	r0, r3
 8017004:	3710      	adds	r7, #16
 8017006:	46bd      	mov	sp, r7
 8017008:	bd80      	pop	{r7, pc}
 801700a:	bf00      	nop
 801700c:	e000ed04 	.word	0xe000ed04

08017010 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 8017010:	b580      	push	{r7, lr}
 8017012:	b08e      	sub	sp, #56	@ 0x38
 8017014:	af02      	add	r7, sp, #8
 8017016:	60f8      	str	r0, [r7, #12]
 8017018:	60b9      	str	r1, [r7, #8]
 801701a:	607a      	str	r2, [r7, #4]
 801701c:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 801701e:	68fb      	ldr	r3, [r7, #12]
 8017020:	2b00      	cmp	r3, #0
 8017022:	d10b      	bne.n	801703c <xQueueGenericCreateStatic+0x2c>
	__asm volatile
 8017024:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8017028:	f383 8811 	msr	BASEPRI, r3
 801702c:	f3bf 8f6f 	isb	sy
 8017030:	f3bf 8f4f 	dsb	sy
 8017034:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8017036:	bf00      	nop
 8017038:	bf00      	nop
 801703a:	e7fd      	b.n	8017038 <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 801703c:	683b      	ldr	r3, [r7, #0]
 801703e:	2b00      	cmp	r3, #0
 8017040:	d10b      	bne.n	801705a <xQueueGenericCreateStatic+0x4a>
	__asm volatile
 8017042:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8017046:	f383 8811 	msr	BASEPRI, r3
 801704a:	f3bf 8f6f 	isb	sy
 801704e:	f3bf 8f4f 	dsb	sy
 8017052:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8017054:	bf00      	nop
 8017056:	bf00      	nop
 8017058:	e7fd      	b.n	8017056 <xQueueGenericCreateStatic+0x46>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 801705a:	687b      	ldr	r3, [r7, #4]
 801705c:	2b00      	cmp	r3, #0
 801705e:	d002      	beq.n	8017066 <xQueueGenericCreateStatic+0x56>
 8017060:	68bb      	ldr	r3, [r7, #8]
 8017062:	2b00      	cmp	r3, #0
 8017064:	d001      	beq.n	801706a <xQueueGenericCreateStatic+0x5a>
 8017066:	2301      	movs	r3, #1
 8017068:	e000      	b.n	801706c <xQueueGenericCreateStatic+0x5c>
 801706a:	2300      	movs	r3, #0
 801706c:	2b00      	cmp	r3, #0
 801706e:	d10b      	bne.n	8017088 <xQueueGenericCreateStatic+0x78>
	__asm volatile
 8017070:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8017074:	f383 8811 	msr	BASEPRI, r3
 8017078:	f3bf 8f6f 	isb	sy
 801707c:	f3bf 8f4f 	dsb	sy
 8017080:	623b      	str	r3, [r7, #32]
}
 8017082:	bf00      	nop
 8017084:	bf00      	nop
 8017086:	e7fd      	b.n	8017084 <xQueueGenericCreateStatic+0x74>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 8017088:	687b      	ldr	r3, [r7, #4]
 801708a:	2b00      	cmp	r3, #0
 801708c:	d102      	bne.n	8017094 <xQueueGenericCreateStatic+0x84>
 801708e:	68bb      	ldr	r3, [r7, #8]
 8017090:	2b00      	cmp	r3, #0
 8017092:	d101      	bne.n	8017098 <xQueueGenericCreateStatic+0x88>
 8017094:	2301      	movs	r3, #1
 8017096:	e000      	b.n	801709a <xQueueGenericCreateStatic+0x8a>
 8017098:	2300      	movs	r3, #0
 801709a:	2b00      	cmp	r3, #0
 801709c:	d10b      	bne.n	80170b6 <xQueueGenericCreateStatic+0xa6>
	__asm volatile
 801709e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80170a2:	f383 8811 	msr	BASEPRI, r3
 80170a6:	f3bf 8f6f 	isb	sy
 80170aa:	f3bf 8f4f 	dsb	sy
 80170ae:	61fb      	str	r3, [r7, #28]
}
 80170b0:	bf00      	nop
 80170b2:	bf00      	nop
 80170b4:	e7fd      	b.n	80170b2 <xQueueGenericCreateStatic+0xa2>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 80170b6:	2350      	movs	r3, #80	@ 0x50
 80170b8:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 80170ba:	697b      	ldr	r3, [r7, #20]
 80170bc:	2b50      	cmp	r3, #80	@ 0x50
 80170be:	d00b      	beq.n	80170d8 <xQueueGenericCreateStatic+0xc8>
	__asm volatile
 80170c0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80170c4:	f383 8811 	msr	BASEPRI, r3
 80170c8:	f3bf 8f6f 	isb	sy
 80170cc:	f3bf 8f4f 	dsb	sy
 80170d0:	61bb      	str	r3, [r7, #24]
}
 80170d2:	bf00      	nop
 80170d4:	bf00      	nop
 80170d6:	e7fd      	b.n	80170d4 <xQueueGenericCreateStatic+0xc4>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 80170d8:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 80170da:	683b      	ldr	r3, [r7, #0]
 80170dc:	62fb      	str	r3, [r7, #44]	@ 0x2c

		if( pxNewQueue != NULL )
 80170de:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80170e0:	2b00      	cmp	r3, #0
 80170e2:	d00d      	beq.n	8017100 <xQueueGenericCreateStatic+0xf0>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 80170e4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80170e6:	2201      	movs	r2, #1
 80170e8:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 80170ec:	f897 2038 	ldrb.w	r2, [r7, #56]	@ 0x38
 80170f0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80170f2:	9300      	str	r3, [sp, #0]
 80170f4:	4613      	mov	r3, r2
 80170f6:	687a      	ldr	r2, [r7, #4]
 80170f8:	68b9      	ldr	r1, [r7, #8]
 80170fa:	68f8      	ldr	r0, [r7, #12]
 80170fc:	f000 f840 	bl	8017180 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8017100:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
	}
 8017102:	4618      	mov	r0, r3
 8017104:	3730      	adds	r7, #48	@ 0x30
 8017106:	46bd      	mov	sp, r7
 8017108:	bd80      	pop	{r7, pc}

0801710a <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 801710a:	b580      	push	{r7, lr}
 801710c:	b08a      	sub	sp, #40	@ 0x28
 801710e:	af02      	add	r7, sp, #8
 8017110:	60f8      	str	r0, [r7, #12]
 8017112:	60b9      	str	r1, [r7, #8]
 8017114:	4613      	mov	r3, r2
 8017116:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8017118:	68fb      	ldr	r3, [r7, #12]
 801711a:	2b00      	cmp	r3, #0
 801711c:	d10b      	bne.n	8017136 <xQueueGenericCreate+0x2c>
	__asm volatile
 801711e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8017122:	f383 8811 	msr	BASEPRI, r3
 8017126:	f3bf 8f6f 	isb	sy
 801712a:	f3bf 8f4f 	dsb	sy
 801712e:	613b      	str	r3, [r7, #16]
}
 8017130:	bf00      	nop
 8017132:	bf00      	nop
 8017134:	e7fd      	b.n	8017132 <xQueueGenericCreate+0x28>

		/* Allocate enough space to hold the maximum number of items that
		can be in the queue at any time.  It is valid for uxItemSize to be
		zero in the case the queue is used as a semaphore. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8017136:	68fb      	ldr	r3, [r7, #12]
 8017138:	68ba      	ldr	r2, [r7, #8]
 801713a:	fb02 f303 	mul.w	r3, r2, r3
 801713e:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 8017140:	69fb      	ldr	r3, [r7, #28]
 8017142:	3350      	adds	r3, #80	@ 0x50
 8017144:	4618      	mov	r0, r3
 8017146:	f002 fe79 	bl	8019e3c <pvPortMalloc>
 801714a:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 801714c:	69bb      	ldr	r3, [r7, #24]
 801714e:	2b00      	cmp	r3, #0
 8017150:	d011      	beq.n	8017176 <xQueueGenericCreate+0x6c>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 8017152:	69bb      	ldr	r3, [r7, #24]
 8017154:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8017156:	697b      	ldr	r3, [r7, #20]
 8017158:	3350      	adds	r3, #80	@ 0x50
 801715a:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 801715c:	69bb      	ldr	r3, [r7, #24]
 801715e:	2200      	movs	r2, #0
 8017160:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8017164:	79fa      	ldrb	r2, [r7, #7]
 8017166:	69bb      	ldr	r3, [r7, #24]
 8017168:	9300      	str	r3, [sp, #0]
 801716a:	4613      	mov	r3, r2
 801716c:	697a      	ldr	r2, [r7, #20]
 801716e:	68b9      	ldr	r1, [r7, #8]
 8017170:	68f8      	ldr	r0, [r7, #12]
 8017172:	f000 f805 	bl	8017180 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8017176:	69bb      	ldr	r3, [r7, #24]
	}
 8017178:	4618      	mov	r0, r3
 801717a:	3720      	adds	r7, #32
 801717c:	46bd      	mov	sp, r7
 801717e:	bd80      	pop	{r7, pc}

08017180 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 8017180:	b580      	push	{r7, lr}
 8017182:	b084      	sub	sp, #16
 8017184:	af00      	add	r7, sp, #0
 8017186:	60f8      	str	r0, [r7, #12]
 8017188:	60b9      	str	r1, [r7, #8]
 801718a:	607a      	str	r2, [r7, #4]
 801718c:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 801718e:	68bb      	ldr	r3, [r7, #8]
 8017190:	2b00      	cmp	r3, #0
 8017192:	d103      	bne.n	801719c <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8017194:	69bb      	ldr	r3, [r7, #24]
 8017196:	69ba      	ldr	r2, [r7, #24]
 8017198:	601a      	str	r2, [r3, #0]
 801719a:	e002      	b.n	80171a2 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 801719c:	69bb      	ldr	r3, [r7, #24]
 801719e:	687a      	ldr	r2, [r7, #4]
 80171a0:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 80171a2:	69bb      	ldr	r3, [r7, #24]
 80171a4:	68fa      	ldr	r2, [r7, #12]
 80171a6:	63da      	str	r2, [r3, #60]	@ 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 80171a8:	69bb      	ldr	r3, [r7, #24]
 80171aa:	68ba      	ldr	r2, [r7, #8]
 80171ac:	641a      	str	r2, [r3, #64]	@ 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 80171ae:	2101      	movs	r1, #1
 80171b0:	69b8      	ldr	r0, [r7, #24]
 80171b2:	f7ff fec3 	bl	8016f3c <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 80171b6:	69bb      	ldr	r3, [r7, #24]
 80171b8:	78fa      	ldrb	r2, [r7, #3]
 80171ba:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 80171be:	bf00      	nop
 80171c0:	3710      	adds	r7, #16
 80171c2:	46bd      	mov	sp, r7
 80171c4:	bd80      	pop	{r7, pc}

080171c6 <prvInitialiseMutex>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static void prvInitialiseMutex( Queue_t *pxNewQueue )
	{
 80171c6:	b580      	push	{r7, lr}
 80171c8:	b082      	sub	sp, #8
 80171ca:	af00      	add	r7, sp, #0
 80171cc:	6078      	str	r0, [r7, #4]
		if( pxNewQueue != NULL )
 80171ce:	687b      	ldr	r3, [r7, #4]
 80171d0:	2b00      	cmp	r3, #0
 80171d2:	d00e      	beq.n	80171f2 <prvInitialiseMutex+0x2c>
		{
			/* The queue create function will set all the queue structure members
			correctly for a generic queue, but this function is creating a
			mutex.  Overwrite those members that need to be set differently -
			in particular the information required for priority inheritance. */
			pxNewQueue->u.xSemaphore.xMutexHolder = NULL;
 80171d4:	687b      	ldr	r3, [r7, #4]
 80171d6:	2200      	movs	r2, #0
 80171d8:	609a      	str	r2, [r3, #8]
			pxNewQueue->uxQueueType = queueQUEUE_IS_MUTEX;
 80171da:	687b      	ldr	r3, [r7, #4]
 80171dc:	2200      	movs	r2, #0
 80171de:	601a      	str	r2, [r3, #0]

			/* In case this is a recursive mutex. */
			pxNewQueue->u.xSemaphore.uxRecursiveCallCount = 0;
 80171e0:	687b      	ldr	r3, [r7, #4]
 80171e2:	2200      	movs	r2, #0
 80171e4:	60da      	str	r2, [r3, #12]

			traceCREATE_MUTEX( pxNewQueue );

			/* Start with the semaphore in the expected state. */
			( void ) xQueueGenericSend( pxNewQueue, NULL, ( TickType_t ) 0U, queueSEND_TO_BACK );
 80171e6:	2300      	movs	r3, #0
 80171e8:	2200      	movs	r2, #0
 80171ea:	2100      	movs	r1, #0
 80171ec:	6878      	ldr	r0, [r7, #4]
 80171ee:	f000 f911 	bl	8017414 <xQueueGenericSend>
		}
		else
		{
			traceCREATE_MUTEX_FAILED();
		}
	}
 80171f2:	bf00      	nop
 80171f4:	3708      	adds	r7, #8
 80171f6:	46bd      	mov	sp, r7
 80171f8:	bd80      	pop	{r7, pc}

080171fa <xQueueCreateMutex>:
/*-----------------------------------------------------------*/

#if( ( configUSE_MUTEXES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateMutex( const uint8_t ucQueueType )
	{
 80171fa:	b580      	push	{r7, lr}
 80171fc:	b086      	sub	sp, #24
 80171fe:	af00      	add	r7, sp, #0
 8017200:	4603      	mov	r3, r0
 8017202:	71fb      	strb	r3, [r7, #7]
	QueueHandle_t xNewQueue;
	const UBaseType_t uxMutexLength = ( UBaseType_t ) 1, uxMutexSize = ( UBaseType_t ) 0;
 8017204:	2301      	movs	r3, #1
 8017206:	617b      	str	r3, [r7, #20]
 8017208:	2300      	movs	r3, #0
 801720a:	613b      	str	r3, [r7, #16]

		xNewQueue = xQueueGenericCreate( uxMutexLength, uxMutexSize, ucQueueType );
 801720c:	79fb      	ldrb	r3, [r7, #7]
 801720e:	461a      	mov	r2, r3
 8017210:	6939      	ldr	r1, [r7, #16]
 8017212:	6978      	ldr	r0, [r7, #20]
 8017214:	f7ff ff79 	bl	801710a <xQueueGenericCreate>
 8017218:	60f8      	str	r0, [r7, #12]
		prvInitialiseMutex( ( Queue_t * ) xNewQueue );
 801721a:	68f8      	ldr	r0, [r7, #12]
 801721c:	f7ff ffd3 	bl	80171c6 <prvInitialiseMutex>

		return xNewQueue;
 8017220:	68fb      	ldr	r3, [r7, #12]
	}
 8017222:	4618      	mov	r0, r3
 8017224:	3718      	adds	r7, #24
 8017226:	46bd      	mov	sp, r7
 8017228:	bd80      	pop	{r7, pc}

0801722a <xQueueCreateMutexStatic>:
/*-----------------------------------------------------------*/

#if( ( configUSE_MUTEXES == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateMutexStatic( const uint8_t ucQueueType, StaticQueue_t *pxStaticQueue )
	{
 801722a:	b580      	push	{r7, lr}
 801722c:	b088      	sub	sp, #32
 801722e:	af02      	add	r7, sp, #8
 8017230:	4603      	mov	r3, r0
 8017232:	6039      	str	r1, [r7, #0]
 8017234:	71fb      	strb	r3, [r7, #7]
	QueueHandle_t xNewQueue;
	const UBaseType_t uxMutexLength = ( UBaseType_t ) 1, uxMutexSize = ( UBaseType_t ) 0;
 8017236:	2301      	movs	r3, #1
 8017238:	617b      	str	r3, [r7, #20]
 801723a:	2300      	movs	r3, #0
 801723c:	613b      	str	r3, [r7, #16]

		/* Prevent compiler warnings about unused parameters if
		configUSE_TRACE_FACILITY does not equal 1. */
		( void ) ucQueueType;

		xNewQueue = xQueueGenericCreateStatic( uxMutexLength, uxMutexSize, NULL, pxStaticQueue, ucQueueType );
 801723e:	79fb      	ldrb	r3, [r7, #7]
 8017240:	9300      	str	r3, [sp, #0]
 8017242:	683b      	ldr	r3, [r7, #0]
 8017244:	2200      	movs	r2, #0
 8017246:	6939      	ldr	r1, [r7, #16]
 8017248:	6978      	ldr	r0, [r7, #20]
 801724a:	f7ff fee1 	bl	8017010 <xQueueGenericCreateStatic>
 801724e:	60f8      	str	r0, [r7, #12]
		prvInitialiseMutex( ( Queue_t * ) xNewQueue );
 8017250:	68f8      	ldr	r0, [r7, #12]
 8017252:	f7ff ffb8 	bl	80171c6 <prvInitialiseMutex>

		return xNewQueue;
 8017256:	68fb      	ldr	r3, [r7, #12]
	}
 8017258:	4618      	mov	r0, r3
 801725a:	3718      	adds	r7, #24
 801725c:	46bd      	mov	sp, r7
 801725e:	bd80      	pop	{r7, pc}

08017260 <xQueueGiveMutexRecursive>:
/*-----------------------------------------------------------*/

#if ( configUSE_RECURSIVE_MUTEXES == 1 )

	BaseType_t xQueueGiveMutexRecursive( QueueHandle_t xMutex )
	{
 8017260:	b590      	push	{r4, r7, lr}
 8017262:	b087      	sub	sp, #28
 8017264:	af00      	add	r7, sp, #0
 8017266:	6078      	str	r0, [r7, #4]
	BaseType_t xReturn;
	Queue_t * const pxMutex = ( Queue_t * ) xMutex;
 8017268:	687b      	ldr	r3, [r7, #4]
 801726a:	613b      	str	r3, [r7, #16]

		configASSERT( pxMutex );
 801726c:	693b      	ldr	r3, [r7, #16]
 801726e:	2b00      	cmp	r3, #0
 8017270:	d10b      	bne.n	801728a <xQueueGiveMutexRecursive+0x2a>
	__asm volatile
 8017272:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8017276:	f383 8811 	msr	BASEPRI, r3
 801727a:	f3bf 8f6f 	isb	sy
 801727e:	f3bf 8f4f 	dsb	sy
 8017282:	60fb      	str	r3, [r7, #12]
}
 8017284:	bf00      	nop
 8017286:	bf00      	nop
 8017288:	e7fd      	b.n	8017286 <xQueueGiveMutexRecursive+0x26>
		change outside of this task.  If this task does not hold the mutex then
		pxMutexHolder can never coincidentally equal the tasks handle, and as
		this is the only condition we are interested in it does not matter if
		pxMutexHolder is accessed simultaneously by another task.  Therefore no
		mutual exclusion is required to test the pxMutexHolder variable. */
		if( pxMutex->u.xSemaphore.xMutexHolder == xTaskGetCurrentTaskHandle() )
 801728a:	693b      	ldr	r3, [r7, #16]
 801728c:	689c      	ldr	r4, [r3, #8]
 801728e:	f001 fe37 	bl	8018f00 <xTaskGetCurrentTaskHandle>
 8017292:	4603      	mov	r3, r0
 8017294:	429c      	cmp	r4, r3
 8017296:	d111      	bne.n	80172bc <xQueueGiveMutexRecursive+0x5c>
			/* uxRecursiveCallCount cannot be zero if xMutexHolder is equal to
			the task handle, therefore no underflow check is required.  Also,
			uxRecursiveCallCount is only modified by the mutex holder, and as
			there can only be one, no mutual exclusion is required to modify the
			uxRecursiveCallCount member. */
			( pxMutex->u.xSemaphore.uxRecursiveCallCount )--;
 8017298:	693b      	ldr	r3, [r7, #16]
 801729a:	68db      	ldr	r3, [r3, #12]
 801729c:	1e5a      	subs	r2, r3, #1
 801729e:	693b      	ldr	r3, [r7, #16]
 80172a0:	60da      	str	r2, [r3, #12]

			/* Has the recursive call count unwound to 0? */
			if( pxMutex->u.xSemaphore.uxRecursiveCallCount == ( UBaseType_t ) 0 )
 80172a2:	693b      	ldr	r3, [r7, #16]
 80172a4:	68db      	ldr	r3, [r3, #12]
 80172a6:	2b00      	cmp	r3, #0
 80172a8:	d105      	bne.n	80172b6 <xQueueGiveMutexRecursive+0x56>
			{
				/* Return the mutex.  This will automatically unblock any other
				task that might be waiting to access the mutex. */
				( void ) xQueueGenericSend( pxMutex, NULL, queueMUTEX_GIVE_BLOCK_TIME, queueSEND_TO_BACK );
 80172aa:	2300      	movs	r3, #0
 80172ac:	2200      	movs	r2, #0
 80172ae:	2100      	movs	r1, #0
 80172b0:	6938      	ldr	r0, [r7, #16]
 80172b2:	f000 f8af 	bl	8017414 <xQueueGenericSend>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			xReturn = pdPASS;
 80172b6:	2301      	movs	r3, #1
 80172b8:	617b      	str	r3, [r7, #20]
 80172ba:	e001      	b.n	80172c0 <xQueueGiveMutexRecursive+0x60>
		}
		else
		{
			/* The mutex cannot be given because the calling task is not the
			holder. */
			xReturn = pdFAIL;
 80172bc:	2300      	movs	r3, #0
 80172be:	617b      	str	r3, [r7, #20]

			traceGIVE_MUTEX_RECURSIVE_FAILED( pxMutex );
		}

		return xReturn;
 80172c0:	697b      	ldr	r3, [r7, #20]
	}
 80172c2:	4618      	mov	r0, r3
 80172c4:	371c      	adds	r7, #28
 80172c6:	46bd      	mov	sp, r7
 80172c8:	bd90      	pop	{r4, r7, pc}

080172ca <xQueueTakeMutexRecursive>:
/*-----------------------------------------------------------*/

#if ( configUSE_RECURSIVE_MUTEXES == 1 )

	BaseType_t xQueueTakeMutexRecursive( QueueHandle_t xMutex, TickType_t xTicksToWait )
	{
 80172ca:	b590      	push	{r4, r7, lr}
 80172cc:	b087      	sub	sp, #28
 80172ce:	af00      	add	r7, sp, #0
 80172d0:	6078      	str	r0, [r7, #4]
 80172d2:	6039      	str	r1, [r7, #0]
	BaseType_t xReturn;
	Queue_t * const pxMutex = ( Queue_t * ) xMutex;
 80172d4:	687b      	ldr	r3, [r7, #4]
 80172d6:	613b      	str	r3, [r7, #16]

		configASSERT( pxMutex );
 80172d8:	693b      	ldr	r3, [r7, #16]
 80172da:	2b00      	cmp	r3, #0
 80172dc:	d10b      	bne.n	80172f6 <xQueueTakeMutexRecursive+0x2c>
	__asm volatile
 80172de:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80172e2:	f383 8811 	msr	BASEPRI, r3
 80172e6:	f3bf 8f6f 	isb	sy
 80172ea:	f3bf 8f4f 	dsb	sy
 80172ee:	60fb      	str	r3, [r7, #12]
}
 80172f0:	bf00      	nop
 80172f2:	bf00      	nop
 80172f4:	e7fd      	b.n	80172f2 <xQueueTakeMutexRecursive+0x28>
		/* Comments regarding mutual exclusion as per those within
		xQueueGiveMutexRecursive(). */

		traceTAKE_MUTEX_RECURSIVE( pxMutex );

		if( pxMutex->u.xSemaphore.xMutexHolder == xTaskGetCurrentTaskHandle() )
 80172f6:	693b      	ldr	r3, [r7, #16]
 80172f8:	689c      	ldr	r4, [r3, #8]
 80172fa:	f001 fe01 	bl	8018f00 <xTaskGetCurrentTaskHandle>
 80172fe:	4603      	mov	r3, r0
 8017300:	429c      	cmp	r4, r3
 8017302:	d107      	bne.n	8017314 <xQueueTakeMutexRecursive+0x4a>
		{
			( pxMutex->u.xSemaphore.uxRecursiveCallCount )++;
 8017304:	693b      	ldr	r3, [r7, #16]
 8017306:	68db      	ldr	r3, [r3, #12]
 8017308:	1c5a      	adds	r2, r3, #1
 801730a:	693b      	ldr	r3, [r7, #16]
 801730c:	60da      	str	r2, [r3, #12]
			xReturn = pdPASS;
 801730e:	2301      	movs	r3, #1
 8017310:	617b      	str	r3, [r7, #20]
 8017312:	e00c      	b.n	801732e <xQueueTakeMutexRecursive+0x64>
		}
		else
		{
			xReturn = xQueueSemaphoreTake( pxMutex, xTicksToWait );
 8017314:	6839      	ldr	r1, [r7, #0]
 8017316:	6938      	ldr	r0, [r7, #16]
 8017318:	f000 fb8e 	bl	8017a38 <xQueueSemaphoreTake>
 801731c:	6178      	str	r0, [r7, #20]

			/* pdPASS will only be returned if the mutex was successfully
			obtained.  The calling task may have entered the Blocked state
			before reaching here. */
			if( xReturn != pdFAIL )
 801731e:	697b      	ldr	r3, [r7, #20]
 8017320:	2b00      	cmp	r3, #0
 8017322:	d004      	beq.n	801732e <xQueueTakeMutexRecursive+0x64>
			{
				( pxMutex->u.xSemaphore.uxRecursiveCallCount )++;
 8017324:	693b      	ldr	r3, [r7, #16]
 8017326:	68db      	ldr	r3, [r3, #12]
 8017328:	1c5a      	adds	r2, r3, #1
 801732a:	693b      	ldr	r3, [r7, #16]
 801732c:	60da      	str	r2, [r3, #12]
			{
				traceTAKE_MUTEX_RECURSIVE_FAILED( pxMutex );
			}
		}

		return xReturn;
 801732e:	697b      	ldr	r3, [r7, #20]
	}
 8017330:	4618      	mov	r0, r3
 8017332:	371c      	adds	r7, #28
 8017334:	46bd      	mov	sp, r7
 8017336:	bd90      	pop	{r4, r7, pc}

08017338 <xQueueCreateCountingSemaphoreStatic>:
/*-----------------------------------------------------------*/

#if( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateCountingSemaphoreStatic( const UBaseType_t uxMaxCount, const UBaseType_t uxInitialCount, StaticQueue_t *pxStaticQueue )
	{
 8017338:	b580      	push	{r7, lr}
 801733a:	b08a      	sub	sp, #40	@ 0x28
 801733c:	af02      	add	r7, sp, #8
 801733e:	60f8      	str	r0, [r7, #12]
 8017340:	60b9      	str	r1, [r7, #8]
 8017342:	607a      	str	r2, [r7, #4]
	QueueHandle_t xHandle;

		configASSERT( uxMaxCount != 0 );
 8017344:	68fb      	ldr	r3, [r7, #12]
 8017346:	2b00      	cmp	r3, #0
 8017348:	d10b      	bne.n	8017362 <xQueueCreateCountingSemaphoreStatic+0x2a>
	__asm volatile
 801734a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801734e:	f383 8811 	msr	BASEPRI, r3
 8017352:	f3bf 8f6f 	isb	sy
 8017356:	f3bf 8f4f 	dsb	sy
 801735a:	61bb      	str	r3, [r7, #24]
}
 801735c:	bf00      	nop
 801735e:	bf00      	nop
 8017360:	e7fd      	b.n	801735e <xQueueCreateCountingSemaphoreStatic+0x26>
		configASSERT( uxInitialCount <= uxMaxCount );
 8017362:	68ba      	ldr	r2, [r7, #8]
 8017364:	68fb      	ldr	r3, [r7, #12]
 8017366:	429a      	cmp	r2, r3
 8017368:	d90b      	bls.n	8017382 <xQueueCreateCountingSemaphoreStatic+0x4a>
	__asm volatile
 801736a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801736e:	f383 8811 	msr	BASEPRI, r3
 8017372:	f3bf 8f6f 	isb	sy
 8017376:	f3bf 8f4f 	dsb	sy
 801737a:	617b      	str	r3, [r7, #20]
}
 801737c:	bf00      	nop
 801737e:	bf00      	nop
 8017380:	e7fd      	b.n	801737e <xQueueCreateCountingSemaphoreStatic+0x46>

		xHandle = xQueueGenericCreateStatic( uxMaxCount, queueSEMAPHORE_QUEUE_ITEM_LENGTH, NULL, pxStaticQueue, queueQUEUE_TYPE_COUNTING_SEMAPHORE );
 8017382:	2302      	movs	r3, #2
 8017384:	9300      	str	r3, [sp, #0]
 8017386:	687b      	ldr	r3, [r7, #4]
 8017388:	2200      	movs	r2, #0
 801738a:	2100      	movs	r1, #0
 801738c:	68f8      	ldr	r0, [r7, #12]
 801738e:	f7ff fe3f 	bl	8017010 <xQueueGenericCreateStatic>
 8017392:	61f8      	str	r0, [r7, #28]

		if( xHandle != NULL )
 8017394:	69fb      	ldr	r3, [r7, #28]
 8017396:	2b00      	cmp	r3, #0
 8017398:	d002      	beq.n	80173a0 <xQueueCreateCountingSemaphoreStatic+0x68>
		{
			( ( Queue_t * ) xHandle )->uxMessagesWaiting = uxInitialCount;
 801739a:	69fb      	ldr	r3, [r7, #28]
 801739c:	68ba      	ldr	r2, [r7, #8]
 801739e:	639a      	str	r2, [r3, #56]	@ 0x38
		else
		{
			traceCREATE_COUNTING_SEMAPHORE_FAILED();
		}

		return xHandle;
 80173a0:	69fb      	ldr	r3, [r7, #28]
	}
 80173a2:	4618      	mov	r0, r3
 80173a4:	3720      	adds	r7, #32
 80173a6:	46bd      	mov	sp, r7
 80173a8:	bd80      	pop	{r7, pc}

080173aa <xQueueCreateCountingSemaphore>:
/*-----------------------------------------------------------*/

#if( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateCountingSemaphore( const UBaseType_t uxMaxCount, const UBaseType_t uxInitialCount )
	{
 80173aa:	b580      	push	{r7, lr}
 80173ac:	b086      	sub	sp, #24
 80173ae:	af00      	add	r7, sp, #0
 80173b0:	6078      	str	r0, [r7, #4]
 80173b2:	6039      	str	r1, [r7, #0]
	QueueHandle_t xHandle;

		configASSERT( uxMaxCount != 0 );
 80173b4:	687b      	ldr	r3, [r7, #4]
 80173b6:	2b00      	cmp	r3, #0
 80173b8:	d10b      	bne.n	80173d2 <xQueueCreateCountingSemaphore+0x28>
	__asm volatile
 80173ba:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80173be:	f383 8811 	msr	BASEPRI, r3
 80173c2:	f3bf 8f6f 	isb	sy
 80173c6:	f3bf 8f4f 	dsb	sy
 80173ca:	613b      	str	r3, [r7, #16]
}
 80173cc:	bf00      	nop
 80173ce:	bf00      	nop
 80173d0:	e7fd      	b.n	80173ce <xQueueCreateCountingSemaphore+0x24>
		configASSERT( uxInitialCount <= uxMaxCount );
 80173d2:	683a      	ldr	r2, [r7, #0]
 80173d4:	687b      	ldr	r3, [r7, #4]
 80173d6:	429a      	cmp	r2, r3
 80173d8:	d90b      	bls.n	80173f2 <xQueueCreateCountingSemaphore+0x48>
	__asm volatile
 80173da:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80173de:	f383 8811 	msr	BASEPRI, r3
 80173e2:	f3bf 8f6f 	isb	sy
 80173e6:	f3bf 8f4f 	dsb	sy
 80173ea:	60fb      	str	r3, [r7, #12]
}
 80173ec:	bf00      	nop
 80173ee:	bf00      	nop
 80173f0:	e7fd      	b.n	80173ee <xQueueCreateCountingSemaphore+0x44>

		xHandle = xQueueGenericCreate( uxMaxCount, queueSEMAPHORE_QUEUE_ITEM_LENGTH, queueQUEUE_TYPE_COUNTING_SEMAPHORE );
 80173f2:	2202      	movs	r2, #2
 80173f4:	2100      	movs	r1, #0
 80173f6:	6878      	ldr	r0, [r7, #4]
 80173f8:	f7ff fe87 	bl	801710a <xQueueGenericCreate>
 80173fc:	6178      	str	r0, [r7, #20]

		if( xHandle != NULL )
 80173fe:	697b      	ldr	r3, [r7, #20]
 8017400:	2b00      	cmp	r3, #0
 8017402:	d002      	beq.n	801740a <xQueueCreateCountingSemaphore+0x60>
		{
			( ( Queue_t * ) xHandle )->uxMessagesWaiting = uxInitialCount;
 8017404:	697b      	ldr	r3, [r7, #20]
 8017406:	683a      	ldr	r2, [r7, #0]
 8017408:	639a      	str	r2, [r3, #56]	@ 0x38
		else
		{
			traceCREATE_COUNTING_SEMAPHORE_FAILED();
		}

		return xHandle;
 801740a:	697b      	ldr	r3, [r7, #20]
	}
 801740c:	4618      	mov	r0, r3
 801740e:	3718      	adds	r7, #24
 8017410:	46bd      	mov	sp, r7
 8017412:	bd80      	pop	{r7, pc}

08017414 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8017414:	b580      	push	{r7, lr}
 8017416:	b08e      	sub	sp, #56	@ 0x38
 8017418:	af00      	add	r7, sp, #0
 801741a:	60f8      	str	r0, [r7, #12]
 801741c:	60b9      	str	r1, [r7, #8]
 801741e:	607a      	str	r2, [r7, #4]
 8017420:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 8017422:	2300      	movs	r3, #0
 8017424:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8017426:	68fb      	ldr	r3, [r7, #12]
 8017428:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 801742a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801742c:	2b00      	cmp	r3, #0
 801742e:	d10b      	bne.n	8017448 <xQueueGenericSend+0x34>
	__asm volatile
 8017430:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8017434:	f383 8811 	msr	BASEPRI, r3
 8017438:	f3bf 8f6f 	isb	sy
 801743c:	f3bf 8f4f 	dsb	sy
 8017440:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8017442:	bf00      	nop
 8017444:	bf00      	nop
 8017446:	e7fd      	b.n	8017444 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8017448:	68bb      	ldr	r3, [r7, #8]
 801744a:	2b00      	cmp	r3, #0
 801744c:	d103      	bne.n	8017456 <xQueueGenericSend+0x42>
 801744e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8017450:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8017452:	2b00      	cmp	r3, #0
 8017454:	d101      	bne.n	801745a <xQueueGenericSend+0x46>
 8017456:	2301      	movs	r3, #1
 8017458:	e000      	b.n	801745c <xQueueGenericSend+0x48>
 801745a:	2300      	movs	r3, #0
 801745c:	2b00      	cmp	r3, #0
 801745e:	d10b      	bne.n	8017478 <xQueueGenericSend+0x64>
	__asm volatile
 8017460:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8017464:	f383 8811 	msr	BASEPRI, r3
 8017468:	f3bf 8f6f 	isb	sy
 801746c:	f3bf 8f4f 	dsb	sy
 8017470:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8017472:	bf00      	nop
 8017474:	bf00      	nop
 8017476:	e7fd      	b.n	8017474 <xQueueGenericSend+0x60>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8017478:	683b      	ldr	r3, [r7, #0]
 801747a:	2b02      	cmp	r3, #2
 801747c:	d103      	bne.n	8017486 <xQueueGenericSend+0x72>
 801747e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8017480:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8017482:	2b01      	cmp	r3, #1
 8017484:	d101      	bne.n	801748a <xQueueGenericSend+0x76>
 8017486:	2301      	movs	r3, #1
 8017488:	e000      	b.n	801748c <xQueueGenericSend+0x78>
 801748a:	2300      	movs	r3, #0
 801748c:	2b00      	cmp	r3, #0
 801748e:	d10b      	bne.n	80174a8 <xQueueGenericSend+0x94>
	__asm volatile
 8017490:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8017494:	f383 8811 	msr	BASEPRI, r3
 8017498:	f3bf 8f6f 	isb	sy
 801749c:	f3bf 8f4f 	dsb	sy
 80174a0:	623b      	str	r3, [r7, #32]
}
 80174a2:	bf00      	nop
 80174a4:	bf00      	nop
 80174a6:	e7fd      	b.n	80174a4 <xQueueGenericSend+0x90>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80174a8:	f001 fd3a 	bl	8018f20 <xTaskGetSchedulerState>
 80174ac:	4603      	mov	r3, r0
 80174ae:	2b00      	cmp	r3, #0
 80174b0:	d102      	bne.n	80174b8 <xQueueGenericSend+0xa4>
 80174b2:	687b      	ldr	r3, [r7, #4]
 80174b4:	2b00      	cmp	r3, #0
 80174b6:	d101      	bne.n	80174bc <xQueueGenericSend+0xa8>
 80174b8:	2301      	movs	r3, #1
 80174ba:	e000      	b.n	80174be <xQueueGenericSend+0xaa>
 80174bc:	2300      	movs	r3, #0
 80174be:	2b00      	cmp	r3, #0
 80174c0:	d10b      	bne.n	80174da <xQueueGenericSend+0xc6>
	__asm volatile
 80174c2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80174c6:	f383 8811 	msr	BASEPRI, r3
 80174ca:	f3bf 8f6f 	isb	sy
 80174ce:	f3bf 8f4f 	dsb	sy
 80174d2:	61fb      	str	r3, [r7, #28]
}
 80174d4:	bf00      	nop
 80174d6:	bf00      	nop
 80174d8:	e7fd      	b.n	80174d6 <xQueueGenericSend+0xc2>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 80174da:	f002 fb8d 	bl	8019bf8 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 80174de:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80174e0:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80174e2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80174e4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80174e6:	429a      	cmp	r2, r3
 80174e8:	d302      	bcc.n	80174f0 <xQueueGenericSend+0xdc>
 80174ea:	683b      	ldr	r3, [r7, #0]
 80174ec:	2b02      	cmp	r3, #2
 80174ee:	d129      	bne.n	8017544 <xQueueGenericSend+0x130>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 80174f0:	683a      	ldr	r2, [r7, #0]
 80174f2:	68b9      	ldr	r1, [r7, #8]
 80174f4:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80174f6:	f000 fc6d 	bl	8017dd4 <prvCopyDataToQueue>
 80174fa:	62f8      	str	r0, [r7, #44]	@ 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80174fc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80174fe:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8017500:	2b00      	cmp	r3, #0
 8017502:	d010      	beq.n	8017526 <xQueueGenericSend+0x112>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8017504:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8017506:	3324      	adds	r3, #36	@ 0x24
 8017508:	4618      	mov	r0, r3
 801750a:	f001 fb33 	bl	8018b74 <xTaskRemoveFromEventList>
 801750e:	4603      	mov	r3, r0
 8017510:	2b00      	cmp	r3, #0
 8017512:	d013      	beq.n	801753c <xQueueGenericSend+0x128>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 8017514:	4b3f      	ldr	r3, [pc, #252]	@ (8017614 <xQueueGenericSend+0x200>)
 8017516:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 801751a:	601a      	str	r2, [r3, #0]
 801751c:	f3bf 8f4f 	dsb	sy
 8017520:	f3bf 8f6f 	isb	sy
 8017524:	e00a      	b.n	801753c <xQueueGenericSend+0x128>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 8017526:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8017528:	2b00      	cmp	r3, #0
 801752a:	d007      	beq.n	801753c <xQueueGenericSend+0x128>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 801752c:	4b39      	ldr	r3, [pc, #228]	@ (8017614 <xQueueGenericSend+0x200>)
 801752e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8017532:	601a      	str	r2, [r3, #0]
 8017534:	f3bf 8f4f 	dsb	sy
 8017538:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 801753c:	f002 fb8e 	bl	8019c5c <vPortExitCritical>
				return pdPASS;
 8017540:	2301      	movs	r3, #1
 8017542:	e063      	b.n	801760c <xQueueGenericSend+0x1f8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8017544:	687b      	ldr	r3, [r7, #4]
 8017546:	2b00      	cmp	r3, #0
 8017548:	d103      	bne.n	8017552 <xQueueGenericSend+0x13e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 801754a:	f002 fb87 	bl	8019c5c <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 801754e:	2300      	movs	r3, #0
 8017550:	e05c      	b.n	801760c <xQueueGenericSend+0x1f8>
				}
				else if( xEntryTimeSet == pdFALSE )
 8017552:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8017554:	2b00      	cmp	r3, #0
 8017556:	d106      	bne.n	8017566 <xQueueGenericSend+0x152>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8017558:	f107 0314 	add.w	r3, r7, #20
 801755c:	4618      	mov	r0, r3
 801755e:	f001 fb6d 	bl	8018c3c <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8017562:	2301      	movs	r3, #1
 8017564:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8017566:	f002 fb79 	bl	8019c5c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 801756a:	f001 f8b1 	bl	80186d0 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 801756e:	f002 fb43 	bl	8019bf8 <vPortEnterCritical>
 8017572:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8017574:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8017578:	b25b      	sxtb	r3, r3
 801757a:	f1b3 3fff 	cmp.w	r3, #4294967295
 801757e:	d103      	bne.n	8017588 <xQueueGenericSend+0x174>
 8017580:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8017582:	2200      	movs	r2, #0
 8017584:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8017588:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801758a:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 801758e:	b25b      	sxtb	r3, r3
 8017590:	f1b3 3fff 	cmp.w	r3, #4294967295
 8017594:	d103      	bne.n	801759e <xQueueGenericSend+0x18a>
 8017596:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8017598:	2200      	movs	r2, #0
 801759a:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 801759e:	f002 fb5d 	bl	8019c5c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 80175a2:	1d3a      	adds	r2, r7, #4
 80175a4:	f107 0314 	add.w	r3, r7, #20
 80175a8:	4611      	mov	r1, r2
 80175aa:	4618      	mov	r0, r3
 80175ac:	f001 fb5c 	bl	8018c68 <xTaskCheckForTimeOut>
 80175b0:	4603      	mov	r3, r0
 80175b2:	2b00      	cmp	r3, #0
 80175b4:	d124      	bne.n	8017600 <xQueueGenericSend+0x1ec>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 80175b6:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80175b8:	f000 fd04 	bl	8017fc4 <prvIsQueueFull>
 80175bc:	4603      	mov	r3, r0
 80175be:	2b00      	cmp	r3, #0
 80175c0:	d018      	beq.n	80175f4 <xQueueGenericSend+0x1e0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 80175c2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80175c4:	3310      	adds	r3, #16
 80175c6:	687a      	ldr	r2, [r7, #4]
 80175c8:	4611      	mov	r1, r2
 80175ca:	4618      	mov	r0, r3
 80175cc:	f001 fa80 	bl	8018ad0 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 80175d0:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80175d2:	f000 fc8f 	bl	8017ef4 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 80175d6:	f001 f889 	bl	80186ec <xTaskResumeAll>
 80175da:	4603      	mov	r3, r0
 80175dc:	2b00      	cmp	r3, #0
 80175de:	f47f af7c 	bne.w	80174da <xQueueGenericSend+0xc6>
				{
					portYIELD_WITHIN_API();
 80175e2:	4b0c      	ldr	r3, [pc, #48]	@ (8017614 <xQueueGenericSend+0x200>)
 80175e4:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80175e8:	601a      	str	r2, [r3, #0]
 80175ea:	f3bf 8f4f 	dsb	sy
 80175ee:	f3bf 8f6f 	isb	sy
 80175f2:	e772      	b.n	80174da <xQueueGenericSend+0xc6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 80175f4:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80175f6:	f000 fc7d 	bl	8017ef4 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 80175fa:	f001 f877 	bl	80186ec <xTaskResumeAll>
 80175fe:	e76c      	b.n	80174da <xQueueGenericSend+0xc6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8017600:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8017602:	f000 fc77 	bl	8017ef4 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8017606:	f001 f871 	bl	80186ec <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 801760a:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 801760c:	4618      	mov	r0, r3
 801760e:	3738      	adds	r7, #56	@ 0x38
 8017610:	46bd      	mov	sp, r7
 8017612:	bd80      	pop	{r7, pc}
 8017614:	e000ed04 	.word	0xe000ed04

08017618 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 8017618:	b580      	push	{r7, lr}
 801761a:	b090      	sub	sp, #64	@ 0x40
 801761c:	af00      	add	r7, sp, #0
 801761e:	60f8      	str	r0, [r7, #12]
 8017620:	60b9      	str	r1, [r7, #8]
 8017622:	607a      	str	r2, [r7, #4]
 8017624:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8017626:	68fb      	ldr	r3, [r7, #12]
 8017628:	63bb      	str	r3, [r7, #56]	@ 0x38

	configASSERT( pxQueue );
 801762a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801762c:	2b00      	cmp	r3, #0
 801762e:	d10b      	bne.n	8017648 <xQueueGenericSendFromISR+0x30>
	__asm volatile
 8017630:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8017634:	f383 8811 	msr	BASEPRI, r3
 8017638:	f3bf 8f6f 	isb	sy
 801763c:	f3bf 8f4f 	dsb	sy
 8017640:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8017642:	bf00      	nop
 8017644:	bf00      	nop
 8017646:	e7fd      	b.n	8017644 <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8017648:	68bb      	ldr	r3, [r7, #8]
 801764a:	2b00      	cmp	r3, #0
 801764c:	d103      	bne.n	8017656 <xQueueGenericSendFromISR+0x3e>
 801764e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8017650:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8017652:	2b00      	cmp	r3, #0
 8017654:	d101      	bne.n	801765a <xQueueGenericSendFromISR+0x42>
 8017656:	2301      	movs	r3, #1
 8017658:	e000      	b.n	801765c <xQueueGenericSendFromISR+0x44>
 801765a:	2300      	movs	r3, #0
 801765c:	2b00      	cmp	r3, #0
 801765e:	d10b      	bne.n	8017678 <xQueueGenericSendFromISR+0x60>
	__asm volatile
 8017660:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8017664:	f383 8811 	msr	BASEPRI, r3
 8017668:	f3bf 8f6f 	isb	sy
 801766c:	f3bf 8f4f 	dsb	sy
 8017670:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8017672:	bf00      	nop
 8017674:	bf00      	nop
 8017676:	e7fd      	b.n	8017674 <xQueueGenericSendFromISR+0x5c>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8017678:	683b      	ldr	r3, [r7, #0]
 801767a:	2b02      	cmp	r3, #2
 801767c:	d103      	bne.n	8017686 <xQueueGenericSendFromISR+0x6e>
 801767e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8017680:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8017682:	2b01      	cmp	r3, #1
 8017684:	d101      	bne.n	801768a <xQueueGenericSendFromISR+0x72>
 8017686:	2301      	movs	r3, #1
 8017688:	e000      	b.n	801768c <xQueueGenericSendFromISR+0x74>
 801768a:	2300      	movs	r3, #0
 801768c:	2b00      	cmp	r3, #0
 801768e:	d10b      	bne.n	80176a8 <xQueueGenericSendFromISR+0x90>
	__asm volatile
 8017690:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8017694:	f383 8811 	msr	BASEPRI, r3
 8017698:	f3bf 8f6f 	isb	sy
 801769c:	f3bf 8f4f 	dsb	sy
 80176a0:	623b      	str	r3, [r7, #32]
}
 80176a2:	bf00      	nop
 80176a4:	bf00      	nop
 80176a6:	e7fd      	b.n	80176a4 <xQueueGenericSendFromISR+0x8c>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 80176a8:	f002 fb86 	bl	8019db8 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 80176ac:	f3ef 8211 	mrs	r2, BASEPRI
 80176b0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80176b4:	f383 8811 	msr	BASEPRI, r3
 80176b8:	f3bf 8f6f 	isb	sy
 80176bc:	f3bf 8f4f 	dsb	sy
 80176c0:	61fa      	str	r2, [r7, #28]
 80176c2:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 80176c4:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 80176c6:	637b      	str	r3, [r7, #52]	@ 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 80176c8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80176ca:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80176cc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80176ce:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80176d0:	429a      	cmp	r2, r3
 80176d2:	d302      	bcc.n	80176da <xQueueGenericSendFromISR+0xc2>
 80176d4:	683b      	ldr	r3, [r7, #0]
 80176d6:	2b02      	cmp	r3, #2
 80176d8:	d12f      	bne.n	801773a <xQueueGenericSendFromISR+0x122>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 80176da:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80176dc:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80176e0:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 80176e4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80176e6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80176e8:	62fb      	str	r3, [r7, #44]	@ 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 80176ea:	683a      	ldr	r2, [r7, #0]
 80176ec:	68b9      	ldr	r1, [r7, #8]
 80176ee:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 80176f0:	f000 fb70 	bl	8017dd4 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 80176f4:	f997 3033 	ldrsb.w	r3, [r7, #51]	@ 0x33
 80176f8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80176fc:	d112      	bne.n	8017724 <xQueueGenericSendFromISR+0x10c>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80176fe:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8017700:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8017702:	2b00      	cmp	r3, #0
 8017704:	d016      	beq.n	8017734 <xQueueGenericSendFromISR+0x11c>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8017706:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8017708:	3324      	adds	r3, #36	@ 0x24
 801770a:	4618      	mov	r0, r3
 801770c:	f001 fa32 	bl	8018b74 <xTaskRemoveFromEventList>
 8017710:	4603      	mov	r3, r0
 8017712:	2b00      	cmp	r3, #0
 8017714:	d00e      	beq.n	8017734 <xQueueGenericSendFromISR+0x11c>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8017716:	687b      	ldr	r3, [r7, #4]
 8017718:	2b00      	cmp	r3, #0
 801771a:	d00b      	beq.n	8017734 <xQueueGenericSendFromISR+0x11c>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 801771c:	687b      	ldr	r3, [r7, #4]
 801771e:	2201      	movs	r2, #1
 8017720:	601a      	str	r2, [r3, #0]
 8017722:	e007      	b.n	8017734 <xQueueGenericSendFromISR+0x11c>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8017724:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8017728:	3301      	adds	r3, #1
 801772a:	b2db      	uxtb	r3, r3
 801772c:	b25a      	sxtb	r2, r3
 801772e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8017730:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 8017734:	2301      	movs	r3, #1
 8017736:	63fb      	str	r3, [r7, #60]	@ 0x3c
		{
 8017738:	e001      	b.n	801773e <xQueueGenericSendFromISR+0x126>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 801773a:	2300      	movs	r3, #0
 801773c:	63fb      	str	r3, [r7, #60]	@ 0x3c
 801773e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8017740:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8017742:	697b      	ldr	r3, [r7, #20]
 8017744:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 8017748:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 801774a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 801774c:	4618      	mov	r0, r3
 801774e:	3740      	adds	r7, #64	@ 0x40
 8017750:	46bd      	mov	sp, r7
 8017752:	bd80      	pop	{r7, pc}

08017754 <xQueueGiveFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGiveFromISR( QueueHandle_t xQueue, BaseType_t * const pxHigherPriorityTaskWoken )
{
 8017754:	b580      	push	{r7, lr}
 8017756:	b08e      	sub	sp, #56	@ 0x38
 8017758:	af00      	add	r7, sp, #0
 801775a:	6078      	str	r0, [r7, #4]
 801775c:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 801775e:	687b      	ldr	r3, [r7, #4]
 8017760:	633b      	str	r3, [r7, #48]	@ 0x30
	item size is 0.  Don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */

	configASSERT( pxQueue );
 8017762:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8017764:	2b00      	cmp	r3, #0
 8017766:	d10b      	bne.n	8017780 <xQueueGiveFromISR+0x2c>
	__asm volatile
 8017768:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801776c:	f383 8811 	msr	BASEPRI, r3
 8017770:	f3bf 8f6f 	isb	sy
 8017774:	f3bf 8f4f 	dsb	sy
 8017778:	623b      	str	r3, [r7, #32]
}
 801777a:	bf00      	nop
 801777c:	bf00      	nop
 801777e:	e7fd      	b.n	801777c <xQueueGiveFromISR+0x28>

	/* xQueueGenericSendFromISR() should be used instead of xQueueGiveFromISR()
	if the item size is not 0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 8017780:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8017782:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8017784:	2b00      	cmp	r3, #0
 8017786:	d00b      	beq.n	80177a0 <xQueueGiveFromISR+0x4c>
	__asm volatile
 8017788:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801778c:	f383 8811 	msr	BASEPRI, r3
 8017790:	f3bf 8f6f 	isb	sy
 8017794:	f3bf 8f4f 	dsb	sy
 8017798:	61fb      	str	r3, [r7, #28]
}
 801779a:	bf00      	nop
 801779c:	bf00      	nop
 801779e:	e7fd      	b.n	801779c <xQueueGiveFromISR+0x48>

	/* Normally a mutex would not be given from an interrupt, especially if
	there is a mutex holder, as priority inheritance makes no sense for an
	interrupts, only tasks. */
	configASSERT( !( ( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX ) && ( pxQueue->u.xSemaphore.xMutexHolder != NULL ) ) );
 80177a0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80177a2:	681b      	ldr	r3, [r3, #0]
 80177a4:	2b00      	cmp	r3, #0
 80177a6:	d103      	bne.n	80177b0 <xQueueGiveFromISR+0x5c>
 80177a8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80177aa:	689b      	ldr	r3, [r3, #8]
 80177ac:	2b00      	cmp	r3, #0
 80177ae:	d101      	bne.n	80177b4 <xQueueGiveFromISR+0x60>
 80177b0:	2301      	movs	r3, #1
 80177b2:	e000      	b.n	80177b6 <xQueueGiveFromISR+0x62>
 80177b4:	2300      	movs	r3, #0
 80177b6:	2b00      	cmp	r3, #0
 80177b8:	d10b      	bne.n	80177d2 <xQueueGiveFromISR+0x7e>
	__asm volatile
 80177ba:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80177be:	f383 8811 	msr	BASEPRI, r3
 80177c2:	f3bf 8f6f 	isb	sy
 80177c6:	f3bf 8f4f 	dsb	sy
 80177ca:	61bb      	str	r3, [r7, #24]
}
 80177cc:	bf00      	nop
 80177ce:	bf00      	nop
 80177d0:	e7fd      	b.n	80177ce <xQueueGiveFromISR+0x7a>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 80177d2:	f002 faf1 	bl	8019db8 <vPortValidateInterruptPriority>
	__asm volatile
 80177d6:	f3ef 8211 	mrs	r2, BASEPRI
 80177da:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80177de:	f383 8811 	msr	BASEPRI, r3
 80177e2:	f3bf 8f6f 	isb	sy
 80177e6:	f3bf 8f4f 	dsb	sy
 80177ea:	617a      	str	r2, [r7, #20]
 80177ec:	613b      	str	r3, [r7, #16]
	return ulOriginalBASEPRI;
 80177ee:	697b      	ldr	r3, [r7, #20]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 80177f0:	62fb      	str	r3, [r7, #44]	@ 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80177f2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80177f4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80177f6:	62bb      	str	r3, [r7, #40]	@ 0x28

		/* When the queue is used to implement a semaphore no data is ever
		moved through the queue but it is still valid to see if the queue 'has
		space'. */
		if( uxMessagesWaiting < pxQueue->uxLength )
 80177f8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80177fa:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80177fc:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80177fe:	429a      	cmp	r2, r3
 8017800:	d22b      	bcs.n	801785a <xQueueGiveFromISR+0x106>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8017802:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8017804:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8017808:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
			holder - and if there is a mutex holder then the mutex cannot be
			given from an ISR.  As this is the ISR version of the function it
			can be assumed there is no mutex holder and no need to determine if
			priority disinheritance is needed.  Simply increase the count of
			messages (semaphores) available. */
			pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 801780c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801780e:	1c5a      	adds	r2, r3, #1
 8017810:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8017812:	639a      	str	r2, [r3, #56]	@ 0x38

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8017814:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 8017818:	f1b3 3fff 	cmp.w	r3, #4294967295
 801781c:	d112      	bne.n	8017844 <xQueueGiveFromISR+0xf0>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 801781e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8017820:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8017822:	2b00      	cmp	r3, #0
 8017824:	d016      	beq.n	8017854 <xQueueGiveFromISR+0x100>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8017826:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8017828:	3324      	adds	r3, #36	@ 0x24
 801782a:	4618      	mov	r0, r3
 801782c:	f001 f9a2 	bl	8018b74 <xTaskRemoveFromEventList>
 8017830:	4603      	mov	r3, r0
 8017832:	2b00      	cmp	r3, #0
 8017834:	d00e      	beq.n	8017854 <xQueueGiveFromISR+0x100>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8017836:	683b      	ldr	r3, [r7, #0]
 8017838:	2b00      	cmp	r3, #0
 801783a:	d00b      	beq.n	8017854 <xQueueGiveFromISR+0x100>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 801783c:	683b      	ldr	r3, [r7, #0]
 801783e:	2201      	movs	r2, #1
 8017840:	601a      	str	r2, [r3, #0]
 8017842:	e007      	b.n	8017854 <xQueueGiveFromISR+0x100>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8017844:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8017848:	3301      	adds	r3, #1
 801784a:	b2db      	uxtb	r3, r3
 801784c:	b25a      	sxtb	r2, r3
 801784e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8017850:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 8017854:	2301      	movs	r3, #1
 8017856:	637b      	str	r3, [r7, #52]	@ 0x34
 8017858:	e001      	b.n	801785e <xQueueGiveFromISR+0x10a>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 801785a:	2300      	movs	r3, #0
 801785c:	637b      	str	r3, [r7, #52]	@ 0x34
 801785e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8017860:	60fb      	str	r3, [r7, #12]
	__asm volatile
 8017862:	68fb      	ldr	r3, [r7, #12]
 8017864:	f383 8811 	msr	BASEPRI, r3
}
 8017868:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 801786a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
}
 801786c:	4618      	mov	r0, r3
 801786e:	3738      	adds	r7, #56	@ 0x38
 8017870:	46bd      	mov	sp, r7
 8017872:	bd80      	pop	{r7, pc}

08017874 <xQueueReceive>:
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 8017874:	b580      	push	{r7, lr}
 8017876:	b08c      	sub	sp, #48	@ 0x30
 8017878:	af00      	add	r7, sp, #0
 801787a:	60f8      	str	r0, [r7, #12]
 801787c:	60b9      	str	r1, [r7, #8]
 801787e:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 8017880:	2300      	movs	r3, #0
 8017882:	62fb      	str	r3, [r7, #44]	@ 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8017884:	68fb      	ldr	r3, [r7, #12]
 8017886:	62bb      	str	r3, [r7, #40]	@ 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8017888:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801788a:	2b00      	cmp	r3, #0
 801788c:	d10b      	bne.n	80178a6 <xQueueReceive+0x32>
	__asm volatile
 801788e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8017892:	f383 8811 	msr	BASEPRI, r3
 8017896:	f3bf 8f6f 	isb	sy
 801789a:	f3bf 8f4f 	dsb	sy
 801789e:	623b      	str	r3, [r7, #32]
}
 80178a0:	bf00      	nop
 80178a2:	bf00      	nop
 80178a4:	e7fd      	b.n	80178a2 <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80178a6:	68bb      	ldr	r3, [r7, #8]
 80178a8:	2b00      	cmp	r3, #0
 80178aa:	d103      	bne.n	80178b4 <xQueueReceive+0x40>
 80178ac:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80178ae:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80178b0:	2b00      	cmp	r3, #0
 80178b2:	d101      	bne.n	80178b8 <xQueueReceive+0x44>
 80178b4:	2301      	movs	r3, #1
 80178b6:	e000      	b.n	80178ba <xQueueReceive+0x46>
 80178b8:	2300      	movs	r3, #0
 80178ba:	2b00      	cmp	r3, #0
 80178bc:	d10b      	bne.n	80178d6 <xQueueReceive+0x62>
	__asm volatile
 80178be:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80178c2:	f383 8811 	msr	BASEPRI, r3
 80178c6:	f3bf 8f6f 	isb	sy
 80178ca:	f3bf 8f4f 	dsb	sy
 80178ce:	61fb      	str	r3, [r7, #28]
}
 80178d0:	bf00      	nop
 80178d2:	bf00      	nop
 80178d4:	e7fd      	b.n	80178d2 <xQueueReceive+0x5e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80178d6:	f001 fb23 	bl	8018f20 <xTaskGetSchedulerState>
 80178da:	4603      	mov	r3, r0
 80178dc:	2b00      	cmp	r3, #0
 80178de:	d102      	bne.n	80178e6 <xQueueReceive+0x72>
 80178e0:	687b      	ldr	r3, [r7, #4]
 80178e2:	2b00      	cmp	r3, #0
 80178e4:	d101      	bne.n	80178ea <xQueueReceive+0x76>
 80178e6:	2301      	movs	r3, #1
 80178e8:	e000      	b.n	80178ec <xQueueReceive+0x78>
 80178ea:	2300      	movs	r3, #0
 80178ec:	2b00      	cmp	r3, #0
 80178ee:	d10b      	bne.n	8017908 <xQueueReceive+0x94>
	__asm volatile
 80178f0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80178f4:	f383 8811 	msr	BASEPRI, r3
 80178f8:	f3bf 8f6f 	isb	sy
 80178fc:	f3bf 8f4f 	dsb	sy
 8017900:	61bb      	str	r3, [r7, #24]
}
 8017902:	bf00      	nop
 8017904:	bf00      	nop
 8017906:	e7fd      	b.n	8017904 <xQueueReceive+0x90>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8017908:	f002 f976 	bl	8019bf8 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 801790c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801790e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8017910:	627b      	str	r3, [r7, #36]	@ 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8017912:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8017914:	2b00      	cmp	r3, #0
 8017916:	d01f      	beq.n	8017958 <xQueueReceive+0xe4>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 8017918:	68b9      	ldr	r1, [r7, #8]
 801791a:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 801791c:	f000 fac4 	bl	8017ea8 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8017920:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8017922:	1e5a      	subs	r2, r3, #1
 8017924:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8017926:	639a      	str	r2, [r3, #56]	@ 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8017928:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801792a:	691b      	ldr	r3, [r3, #16]
 801792c:	2b00      	cmp	r3, #0
 801792e:	d00f      	beq.n	8017950 <xQueueReceive+0xdc>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8017930:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8017932:	3310      	adds	r3, #16
 8017934:	4618      	mov	r0, r3
 8017936:	f001 f91d 	bl	8018b74 <xTaskRemoveFromEventList>
 801793a:	4603      	mov	r3, r0
 801793c:	2b00      	cmp	r3, #0
 801793e:	d007      	beq.n	8017950 <xQueueReceive+0xdc>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8017940:	4b3c      	ldr	r3, [pc, #240]	@ (8017a34 <xQueueReceive+0x1c0>)
 8017942:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8017946:	601a      	str	r2, [r3, #0]
 8017948:	f3bf 8f4f 	dsb	sy
 801794c:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8017950:	f002 f984 	bl	8019c5c <vPortExitCritical>
				return pdPASS;
 8017954:	2301      	movs	r3, #1
 8017956:	e069      	b.n	8017a2c <xQueueReceive+0x1b8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8017958:	687b      	ldr	r3, [r7, #4]
 801795a:	2b00      	cmp	r3, #0
 801795c:	d103      	bne.n	8017966 <xQueueReceive+0xf2>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 801795e:	f002 f97d 	bl	8019c5c <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8017962:	2300      	movs	r3, #0
 8017964:	e062      	b.n	8017a2c <xQueueReceive+0x1b8>
				}
				else if( xEntryTimeSet == pdFALSE )
 8017966:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8017968:	2b00      	cmp	r3, #0
 801796a:	d106      	bne.n	801797a <xQueueReceive+0x106>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 801796c:	f107 0310 	add.w	r3, r7, #16
 8017970:	4618      	mov	r0, r3
 8017972:	f001 f963 	bl	8018c3c <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8017976:	2301      	movs	r3, #1
 8017978:	62fb      	str	r3, [r7, #44]	@ 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 801797a:	f002 f96f 	bl	8019c5c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 801797e:	f000 fea7 	bl	80186d0 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8017982:	f002 f939 	bl	8019bf8 <vPortEnterCritical>
 8017986:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8017988:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 801798c:	b25b      	sxtb	r3, r3
 801798e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8017992:	d103      	bne.n	801799c <xQueueReceive+0x128>
 8017994:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8017996:	2200      	movs	r2, #0
 8017998:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 801799c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801799e:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80179a2:	b25b      	sxtb	r3, r3
 80179a4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80179a8:	d103      	bne.n	80179b2 <xQueueReceive+0x13e>
 80179aa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80179ac:	2200      	movs	r2, #0
 80179ae:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80179b2:	f002 f953 	bl	8019c5c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 80179b6:	1d3a      	adds	r2, r7, #4
 80179b8:	f107 0310 	add.w	r3, r7, #16
 80179bc:	4611      	mov	r1, r2
 80179be:	4618      	mov	r0, r3
 80179c0:	f001 f952 	bl	8018c68 <xTaskCheckForTimeOut>
 80179c4:	4603      	mov	r3, r0
 80179c6:	2b00      	cmp	r3, #0
 80179c8:	d123      	bne.n	8017a12 <xQueueReceive+0x19e>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80179ca:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80179cc:	f000 fae4 	bl	8017f98 <prvIsQueueEmpty>
 80179d0:	4603      	mov	r3, r0
 80179d2:	2b00      	cmp	r3, #0
 80179d4:	d017      	beq.n	8017a06 <xQueueReceive+0x192>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 80179d6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80179d8:	3324      	adds	r3, #36	@ 0x24
 80179da:	687a      	ldr	r2, [r7, #4]
 80179dc:	4611      	mov	r1, r2
 80179de:	4618      	mov	r0, r3
 80179e0:	f001 f876 	bl	8018ad0 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 80179e4:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80179e6:	f000 fa85 	bl	8017ef4 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 80179ea:	f000 fe7f 	bl	80186ec <xTaskResumeAll>
 80179ee:	4603      	mov	r3, r0
 80179f0:	2b00      	cmp	r3, #0
 80179f2:	d189      	bne.n	8017908 <xQueueReceive+0x94>
				{
					portYIELD_WITHIN_API();
 80179f4:	4b0f      	ldr	r3, [pc, #60]	@ (8017a34 <xQueueReceive+0x1c0>)
 80179f6:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80179fa:	601a      	str	r2, [r3, #0]
 80179fc:	f3bf 8f4f 	dsb	sy
 8017a00:	f3bf 8f6f 	isb	sy
 8017a04:	e780      	b.n	8017908 <xQueueReceive+0x94>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 8017a06:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8017a08:	f000 fa74 	bl	8017ef4 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8017a0c:	f000 fe6e 	bl	80186ec <xTaskResumeAll>
 8017a10:	e77a      	b.n	8017908 <xQueueReceive+0x94>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 8017a12:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8017a14:	f000 fa6e 	bl	8017ef4 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8017a18:	f000 fe68 	bl	80186ec <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8017a1c:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8017a1e:	f000 fabb 	bl	8017f98 <prvIsQueueEmpty>
 8017a22:	4603      	mov	r3, r0
 8017a24:	2b00      	cmp	r3, #0
 8017a26:	f43f af6f 	beq.w	8017908 <xQueueReceive+0x94>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8017a2a:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8017a2c:	4618      	mov	r0, r3
 8017a2e:	3730      	adds	r7, #48	@ 0x30
 8017a30:	46bd      	mov	sp, r7
 8017a32:	bd80      	pop	{r7, pc}
 8017a34:	e000ed04 	.word	0xe000ed04

08017a38 <xQueueSemaphoreTake>:
/*-----------------------------------------------------------*/

BaseType_t xQueueSemaphoreTake( QueueHandle_t xQueue, TickType_t xTicksToWait )
{
 8017a38:	b580      	push	{r7, lr}
 8017a3a:	b08e      	sub	sp, #56	@ 0x38
 8017a3c:	af00      	add	r7, sp, #0
 8017a3e:	6078      	str	r0, [r7, #4]
 8017a40:	6039      	str	r1, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE;
 8017a42:	2300      	movs	r3, #0
 8017a44:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8017a46:	687b      	ldr	r3, [r7, #4]
 8017a48:	62fb      	str	r3, [r7, #44]	@ 0x2c

#if( configUSE_MUTEXES == 1 )
	BaseType_t xInheritanceOccurred = pdFALSE;
 8017a4a:	2300      	movs	r3, #0
 8017a4c:	633b      	str	r3, [r7, #48]	@ 0x30
#endif

	/* Check the queue pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8017a4e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8017a50:	2b00      	cmp	r3, #0
 8017a52:	d10b      	bne.n	8017a6c <xQueueSemaphoreTake+0x34>
	__asm volatile
 8017a54:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8017a58:	f383 8811 	msr	BASEPRI, r3
 8017a5c:	f3bf 8f6f 	isb	sy
 8017a60:	f3bf 8f4f 	dsb	sy
 8017a64:	623b      	str	r3, [r7, #32]
}
 8017a66:	bf00      	nop
 8017a68:	bf00      	nop
 8017a6a:	e7fd      	b.n	8017a68 <xQueueSemaphoreTake+0x30>

	/* Check this really is a semaphore, in which case the item size will be
	0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 8017a6c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8017a6e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8017a70:	2b00      	cmp	r3, #0
 8017a72:	d00b      	beq.n	8017a8c <xQueueSemaphoreTake+0x54>
	__asm volatile
 8017a74:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8017a78:	f383 8811 	msr	BASEPRI, r3
 8017a7c:	f3bf 8f6f 	isb	sy
 8017a80:	f3bf 8f4f 	dsb	sy
 8017a84:	61fb      	str	r3, [r7, #28]
}
 8017a86:	bf00      	nop
 8017a88:	bf00      	nop
 8017a8a:	e7fd      	b.n	8017a88 <xQueueSemaphoreTake+0x50>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8017a8c:	f001 fa48 	bl	8018f20 <xTaskGetSchedulerState>
 8017a90:	4603      	mov	r3, r0
 8017a92:	2b00      	cmp	r3, #0
 8017a94:	d102      	bne.n	8017a9c <xQueueSemaphoreTake+0x64>
 8017a96:	683b      	ldr	r3, [r7, #0]
 8017a98:	2b00      	cmp	r3, #0
 8017a9a:	d101      	bne.n	8017aa0 <xQueueSemaphoreTake+0x68>
 8017a9c:	2301      	movs	r3, #1
 8017a9e:	e000      	b.n	8017aa2 <xQueueSemaphoreTake+0x6a>
 8017aa0:	2300      	movs	r3, #0
 8017aa2:	2b00      	cmp	r3, #0
 8017aa4:	d10b      	bne.n	8017abe <xQueueSemaphoreTake+0x86>
	__asm volatile
 8017aa6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8017aaa:	f383 8811 	msr	BASEPRI, r3
 8017aae:	f3bf 8f6f 	isb	sy
 8017ab2:	f3bf 8f4f 	dsb	sy
 8017ab6:	61bb      	str	r3, [r7, #24]
}
 8017ab8:	bf00      	nop
 8017aba:	bf00      	nop
 8017abc:	e7fd      	b.n	8017aba <xQueueSemaphoreTake+0x82>
	/*lint -save -e904 This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8017abe:	f002 f89b 	bl	8019bf8 <vPortEnterCritical>
		{
			/* Semaphores are queues with an item size of 0, and where the
			number of messages in the queue is the semaphore's count value. */
			const UBaseType_t uxSemaphoreCount = pxQueue->uxMessagesWaiting;
 8017ac2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8017ac4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8017ac6:	62bb      	str	r3, [r7, #40]	@ 0x28

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxSemaphoreCount > ( UBaseType_t ) 0 )
 8017ac8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8017aca:	2b00      	cmp	r3, #0
 8017acc:	d024      	beq.n	8017b18 <xQueueSemaphoreTake+0xe0>
			{
				traceQUEUE_RECEIVE( pxQueue );

				/* Semaphores are queues with a data size of zero and where the
				messages waiting is the semaphore's count.  Reduce the count. */
				pxQueue->uxMessagesWaiting = uxSemaphoreCount - ( UBaseType_t ) 1;
 8017ace:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8017ad0:	1e5a      	subs	r2, r3, #1
 8017ad2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8017ad4:	639a      	str	r2, [r3, #56]	@ 0x38

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8017ad6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8017ad8:	681b      	ldr	r3, [r3, #0]
 8017ada:	2b00      	cmp	r3, #0
 8017adc:	d104      	bne.n	8017ae8 <xQueueSemaphoreTake+0xb0>
					{
						/* Record the information required to implement
						priority inheritance should it become necessary. */
						pxQueue->u.xSemaphore.xMutexHolder = pvTaskIncrementMutexHeldCount();
 8017ade:	f001 fb99 	bl	8019214 <pvTaskIncrementMutexHeldCount>
 8017ae2:	4602      	mov	r2, r0
 8017ae4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8017ae6:	609a      	str	r2, [r3, #8]
				}
				#endif /* configUSE_MUTEXES */

				/* Check to see if other tasks are blocked waiting to give the
				semaphore, and if so, unblock the highest priority such task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8017ae8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8017aea:	691b      	ldr	r3, [r3, #16]
 8017aec:	2b00      	cmp	r3, #0
 8017aee:	d00f      	beq.n	8017b10 <xQueueSemaphoreTake+0xd8>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8017af0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8017af2:	3310      	adds	r3, #16
 8017af4:	4618      	mov	r0, r3
 8017af6:	f001 f83d 	bl	8018b74 <xTaskRemoveFromEventList>
 8017afa:	4603      	mov	r3, r0
 8017afc:	2b00      	cmp	r3, #0
 8017afe:	d007      	beq.n	8017b10 <xQueueSemaphoreTake+0xd8>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8017b00:	4b54      	ldr	r3, [pc, #336]	@ (8017c54 <xQueueSemaphoreTake+0x21c>)
 8017b02:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8017b06:	601a      	str	r2, [r3, #0]
 8017b08:	f3bf 8f4f 	dsb	sy
 8017b0c:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8017b10:	f002 f8a4 	bl	8019c5c <vPortExitCritical>
				return pdPASS;
 8017b14:	2301      	movs	r3, #1
 8017b16:	e098      	b.n	8017c4a <xQueueSemaphoreTake+0x212>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8017b18:	683b      	ldr	r3, [r7, #0]
 8017b1a:	2b00      	cmp	r3, #0
 8017b1c:	d112      	bne.n	8017b44 <xQueueSemaphoreTake+0x10c>
					/* For inheritance to have occurred there must have been an
					initial timeout, and an adjusted timeout cannot become 0, as
					if it were 0 the function would have exited. */
					#if( configUSE_MUTEXES == 1 )
					{
						configASSERT( xInheritanceOccurred == pdFALSE );
 8017b1e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8017b20:	2b00      	cmp	r3, #0
 8017b22:	d00b      	beq.n	8017b3c <xQueueSemaphoreTake+0x104>
	__asm volatile
 8017b24:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8017b28:	f383 8811 	msr	BASEPRI, r3
 8017b2c:	f3bf 8f6f 	isb	sy
 8017b30:	f3bf 8f4f 	dsb	sy
 8017b34:	617b      	str	r3, [r7, #20]
}
 8017b36:	bf00      	nop
 8017b38:	bf00      	nop
 8017b3a:	e7fd      	b.n	8017b38 <xQueueSemaphoreTake+0x100>
					}
					#endif /* configUSE_MUTEXES */

					/* The semaphore count was 0 and no block time is specified
					(or the block time has expired) so exit now. */
					taskEXIT_CRITICAL();
 8017b3c:	f002 f88e 	bl	8019c5c <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8017b40:	2300      	movs	r3, #0
 8017b42:	e082      	b.n	8017c4a <xQueueSemaphoreTake+0x212>
				}
				else if( xEntryTimeSet == pdFALSE )
 8017b44:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8017b46:	2b00      	cmp	r3, #0
 8017b48:	d106      	bne.n	8017b58 <xQueueSemaphoreTake+0x120>
				{
					/* The semaphore count was 0 and a block time was specified
					so configure the timeout structure ready to block. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8017b4a:	f107 030c 	add.w	r3, r7, #12
 8017b4e:	4618      	mov	r0, r3
 8017b50:	f001 f874 	bl	8018c3c <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8017b54:	2301      	movs	r3, #1
 8017b56:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8017b58:	f002 f880 	bl	8019c5c <vPortExitCritical>

		/* Interrupts and other tasks can give to and take from the semaphore
		now the critical section has been exited. */

		vTaskSuspendAll();
 8017b5c:	f000 fdb8 	bl	80186d0 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8017b60:	f002 f84a 	bl	8019bf8 <vPortEnterCritical>
 8017b64:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8017b66:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8017b6a:	b25b      	sxtb	r3, r3
 8017b6c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8017b70:	d103      	bne.n	8017b7a <xQueueSemaphoreTake+0x142>
 8017b72:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8017b74:	2200      	movs	r2, #0
 8017b76:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8017b7a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8017b7c:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8017b80:	b25b      	sxtb	r3, r3
 8017b82:	f1b3 3fff 	cmp.w	r3, #4294967295
 8017b86:	d103      	bne.n	8017b90 <xQueueSemaphoreTake+0x158>
 8017b88:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8017b8a:	2200      	movs	r2, #0
 8017b8c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8017b90:	f002 f864 	bl	8019c5c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8017b94:	463a      	mov	r2, r7
 8017b96:	f107 030c 	add.w	r3, r7, #12
 8017b9a:	4611      	mov	r1, r2
 8017b9c:	4618      	mov	r0, r3
 8017b9e:	f001 f863 	bl	8018c68 <xTaskCheckForTimeOut>
 8017ba2:	4603      	mov	r3, r0
 8017ba4:	2b00      	cmp	r3, #0
 8017ba6:	d132      	bne.n	8017c0e <xQueueSemaphoreTake+0x1d6>
		{
			/* A block time is specified and not expired.  If the semaphore
			count is 0 then enter the Blocked state to wait for a semaphore to
			become available.  As semaphores are implemented with queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8017ba8:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8017baa:	f000 f9f5 	bl	8017f98 <prvIsQueueEmpty>
 8017bae:	4603      	mov	r3, r0
 8017bb0:	2b00      	cmp	r3, #0
 8017bb2:	d026      	beq.n	8017c02 <xQueueSemaphoreTake+0x1ca>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8017bb4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8017bb6:	681b      	ldr	r3, [r3, #0]
 8017bb8:	2b00      	cmp	r3, #0
 8017bba:	d109      	bne.n	8017bd0 <xQueueSemaphoreTake+0x198>
					{
						taskENTER_CRITICAL();
 8017bbc:	f002 f81c 	bl	8019bf8 <vPortEnterCritical>
						{
							xInheritanceOccurred = xTaskPriorityInherit( pxQueue->u.xSemaphore.xMutexHolder );
 8017bc0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8017bc2:	689b      	ldr	r3, [r3, #8]
 8017bc4:	4618      	mov	r0, r3
 8017bc6:	f001 f9c9 	bl	8018f5c <xTaskPriorityInherit>
 8017bca:	6338      	str	r0, [r7, #48]	@ 0x30
						}
						taskEXIT_CRITICAL();
 8017bcc:	f002 f846 	bl	8019c5c <vPortExitCritical>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8017bd0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8017bd2:	3324      	adds	r3, #36	@ 0x24
 8017bd4:	683a      	ldr	r2, [r7, #0]
 8017bd6:	4611      	mov	r1, r2
 8017bd8:	4618      	mov	r0, r3
 8017bda:	f000 ff79 	bl	8018ad0 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8017bde:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8017be0:	f000 f988 	bl	8017ef4 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8017be4:	f000 fd82 	bl	80186ec <xTaskResumeAll>
 8017be8:	4603      	mov	r3, r0
 8017bea:	2b00      	cmp	r3, #0
 8017bec:	f47f af67 	bne.w	8017abe <xQueueSemaphoreTake+0x86>
				{
					portYIELD_WITHIN_API();
 8017bf0:	4b18      	ldr	r3, [pc, #96]	@ (8017c54 <xQueueSemaphoreTake+0x21c>)
 8017bf2:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8017bf6:	601a      	str	r2, [r3, #0]
 8017bf8:	f3bf 8f4f 	dsb	sy
 8017bfc:	f3bf 8f6f 	isb	sy
 8017c00:	e75d      	b.n	8017abe <xQueueSemaphoreTake+0x86>
			}
			else
			{
				/* There was no timeout and the semaphore count was not 0, so
				attempt to take the semaphore again. */
				prvUnlockQueue( pxQueue );
 8017c02:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8017c04:	f000 f976 	bl	8017ef4 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8017c08:	f000 fd70 	bl	80186ec <xTaskResumeAll>
 8017c0c:	e757      	b.n	8017abe <xQueueSemaphoreTake+0x86>
			}
		}
		else
		{
			/* Timed out. */
			prvUnlockQueue( pxQueue );
 8017c0e:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8017c10:	f000 f970 	bl	8017ef4 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8017c14:	f000 fd6a 	bl	80186ec <xTaskResumeAll>

			/* If the semaphore count is 0 exit now as the timeout has
			expired.  Otherwise return to attempt to take the semaphore that is
			known to be available.  As semaphores are implemented by queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8017c18:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8017c1a:	f000 f9bd 	bl	8017f98 <prvIsQueueEmpty>
 8017c1e:	4603      	mov	r3, r0
 8017c20:	2b00      	cmp	r3, #0
 8017c22:	f43f af4c 	beq.w	8017abe <xQueueSemaphoreTake+0x86>
				#if ( configUSE_MUTEXES == 1 )
				{
					/* xInheritanceOccurred could only have be set if
					pxQueue->uxQueueType == queueQUEUE_IS_MUTEX so no need to
					test the mutex type again to check it is actually a mutex. */
					if( xInheritanceOccurred != pdFALSE )
 8017c26:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8017c28:	2b00      	cmp	r3, #0
 8017c2a:	d00d      	beq.n	8017c48 <xQueueSemaphoreTake+0x210>
					{
						taskENTER_CRITICAL();
 8017c2c:	f001 ffe4 	bl	8019bf8 <vPortEnterCritical>
							/* This task blocking on the mutex caused another
							task to inherit this task's priority.  Now this task
							has timed out the priority should be disinherited
							again, but only as low as the next highest priority
							task that is waiting for the same mutex. */
							uxHighestWaitingPriority = prvGetDisinheritPriorityAfterTimeout( pxQueue );
 8017c30:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8017c32:	f000 f8b7 	bl	8017da4 <prvGetDisinheritPriorityAfterTimeout>
 8017c36:	6278      	str	r0, [r7, #36]	@ 0x24
							vTaskPriorityDisinheritAfterTimeout( pxQueue->u.xSemaphore.xMutexHolder, uxHighestWaitingPriority );
 8017c38:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8017c3a:	689b      	ldr	r3, [r3, #8]
 8017c3c:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8017c3e:	4618      	mov	r0, r3
 8017c40:	f001 fa64 	bl	801910c <vTaskPriorityDisinheritAfterTimeout>
						}
						taskEXIT_CRITICAL();
 8017c44:	f002 f80a 	bl	8019c5c <vPortExitCritical>
					}
				}
				#endif /* configUSE_MUTEXES */

				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8017c48:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8017c4a:	4618      	mov	r0, r3
 8017c4c:	3738      	adds	r7, #56	@ 0x38
 8017c4e:	46bd      	mov	sp, r7
 8017c50:	bd80      	pop	{r7, pc}
 8017c52:	bf00      	nop
 8017c54:	e000ed04 	.word	0xe000ed04

08017c58 <xQueueReceiveFromISR>:
	} /*lint -restore */
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceiveFromISR( QueueHandle_t xQueue, void * const pvBuffer, BaseType_t * const pxHigherPriorityTaskWoken )
{
 8017c58:	b580      	push	{r7, lr}
 8017c5a:	b08e      	sub	sp, #56	@ 0x38
 8017c5c:	af00      	add	r7, sp, #0
 8017c5e:	60f8      	str	r0, [r7, #12]
 8017c60:	60b9      	str	r1, [r7, #8]
 8017c62:	607a      	str	r2, [r7, #4]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8017c64:	68fb      	ldr	r3, [r7, #12]
 8017c66:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 8017c68:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8017c6a:	2b00      	cmp	r3, #0
 8017c6c:	d10b      	bne.n	8017c86 <xQueueReceiveFromISR+0x2e>
	__asm volatile
 8017c6e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8017c72:	f383 8811 	msr	BASEPRI, r3
 8017c76:	f3bf 8f6f 	isb	sy
 8017c7a:	f3bf 8f4f 	dsb	sy
 8017c7e:	623b      	str	r3, [r7, #32]
}
 8017c80:	bf00      	nop
 8017c82:	bf00      	nop
 8017c84:	e7fd      	b.n	8017c82 <xQueueReceiveFromISR+0x2a>
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8017c86:	68bb      	ldr	r3, [r7, #8]
 8017c88:	2b00      	cmp	r3, #0
 8017c8a:	d103      	bne.n	8017c94 <xQueueReceiveFromISR+0x3c>
 8017c8c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8017c8e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8017c90:	2b00      	cmp	r3, #0
 8017c92:	d101      	bne.n	8017c98 <xQueueReceiveFromISR+0x40>
 8017c94:	2301      	movs	r3, #1
 8017c96:	e000      	b.n	8017c9a <xQueueReceiveFromISR+0x42>
 8017c98:	2300      	movs	r3, #0
 8017c9a:	2b00      	cmp	r3, #0
 8017c9c:	d10b      	bne.n	8017cb6 <xQueueReceiveFromISR+0x5e>
	__asm volatile
 8017c9e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8017ca2:	f383 8811 	msr	BASEPRI, r3
 8017ca6:	f3bf 8f6f 	isb	sy
 8017caa:	f3bf 8f4f 	dsb	sy
 8017cae:	61fb      	str	r3, [r7, #28]
}
 8017cb0:	bf00      	nop
 8017cb2:	bf00      	nop
 8017cb4:	e7fd      	b.n	8017cb2 <xQueueReceiveFromISR+0x5a>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8017cb6:	f002 f87f 	bl	8019db8 <vPortValidateInterruptPriority>
	__asm volatile
 8017cba:	f3ef 8211 	mrs	r2, BASEPRI
 8017cbe:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8017cc2:	f383 8811 	msr	BASEPRI, r3
 8017cc6:	f3bf 8f6f 	isb	sy
 8017cca:	f3bf 8f4f 	dsb	sy
 8017cce:	61ba      	str	r2, [r7, #24]
 8017cd0:	617b      	str	r3, [r7, #20]
	return ulOriginalBASEPRI;
 8017cd2:	69bb      	ldr	r3, [r7, #24]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8017cd4:	62fb      	str	r3, [r7, #44]	@ 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8017cd6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8017cd8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8017cda:	62bb      	str	r3, [r7, #40]	@ 0x28

		/* Cannot block in an ISR, so check there is data available. */
		if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8017cdc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8017cde:	2b00      	cmp	r3, #0
 8017ce0:	d02f      	beq.n	8017d42 <xQueueReceiveFromISR+0xea>
		{
			const int8_t cRxLock = pxQueue->cRxLock;
 8017ce2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8017ce4:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8017ce8:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

			traceQUEUE_RECEIVE_FROM_ISR( pxQueue );

			prvCopyDataFromQueue( pxQueue, pvBuffer );
 8017cec:	68b9      	ldr	r1, [r7, #8]
 8017cee:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8017cf0:	f000 f8da 	bl	8017ea8 <prvCopyDataFromQueue>
			pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8017cf4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8017cf6:	1e5a      	subs	r2, r3, #1
 8017cf8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8017cfa:	639a      	str	r2, [r3, #56]	@ 0x38

			/* If the queue is locked the event list will not be modified.
			Instead update the lock count so the task that unlocks the queue
			will know that an ISR has removed data while the queue was
			locked. */
			if( cRxLock == queueUNLOCKED )
 8017cfc:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 8017d00:	f1b3 3fff 	cmp.w	r3, #4294967295
 8017d04:	d112      	bne.n	8017d2c <xQueueReceiveFromISR+0xd4>
			{
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8017d06:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8017d08:	691b      	ldr	r3, [r3, #16]
 8017d0a:	2b00      	cmp	r3, #0
 8017d0c:	d016      	beq.n	8017d3c <xQueueReceiveFromISR+0xe4>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8017d0e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8017d10:	3310      	adds	r3, #16
 8017d12:	4618      	mov	r0, r3
 8017d14:	f000 ff2e 	bl	8018b74 <xTaskRemoveFromEventList>
 8017d18:	4603      	mov	r3, r0
 8017d1a:	2b00      	cmp	r3, #0
 8017d1c:	d00e      	beq.n	8017d3c <xQueueReceiveFromISR+0xe4>
					{
						/* The task waiting has a higher priority than us so
						force a context switch. */
						if( pxHigherPriorityTaskWoken != NULL )
 8017d1e:	687b      	ldr	r3, [r7, #4]
 8017d20:	2b00      	cmp	r3, #0
 8017d22:	d00b      	beq.n	8017d3c <xQueueReceiveFromISR+0xe4>
						{
							*pxHigherPriorityTaskWoken = pdTRUE;
 8017d24:	687b      	ldr	r3, [r7, #4]
 8017d26:	2201      	movs	r2, #1
 8017d28:	601a      	str	r2, [r3, #0]
 8017d2a:	e007      	b.n	8017d3c <xQueueReceiveFromISR+0xe4>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was removed while it was locked. */
				pxQueue->cRxLock = ( int8_t ) ( cRxLock + 1 );
 8017d2c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8017d30:	3301      	adds	r3, #1
 8017d32:	b2db      	uxtb	r3, r3
 8017d34:	b25a      	sxtb	r2, r3
 8017d36:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8017d38:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
			}

			xReturn = pdPASS;
 8017d3c:	2301      	movs	r3, #1
 8017d3e:	637b      	str	r3, [r7, #52]	@ 0x34
 8017d40:	e001      	b.n	8017d46 <xQueueReceiveFromISR+0xee>
		}
		else
		{
			xReturn = pdFAIL;
 8017d42:	2300      	movs	r3, #0
 8017d44:	637b      	str	r3, [r7, #52]	@ 0x34
 8017d46:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8017d48:	613b      	str	r3, [r7, #16]
	__asm volatile
 8017d4a:	693b      	ldr	r3, [r7, #16]
 8017d4c:	f383 8811 	msr	BASEPRI, r3
}
 8017d50:	bf00      	nop
			traceQUEUE_RECEIVE_FROM_ISR_FAILED( pxQueue );
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8017d52:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
}
 8017d54:	4618      	mov	r0, r3
 8017d56:	3738      	adds	r7, #56	@ 0x38
 8017d58:	46bd      	mov	sp, r7
 8017d5a:	bd80      	pop	{r7, pc}

08017d5c <vQueueDelete>:
	return uxReturn;
} /*lint !e818 Pointer cannot be declared const as xQueue is a typedef not pointer. */
/*-----------------------------------------------------------*/

void vQueueDelete( QueueHandle_t xQueue )
{
 8017d5c:	b580      	push	{r7, lr}
 8017d5e:	b084      	sub	sp, #16
 8017d60:	af00      	add	r7, sp, #0
 8017d62:	6078      	str	r0, [r7, #4]
Queue_t * const pxQueue = xQueue;
 8017d64:	687b      	ldr	r3, [r7, #4]
 8017d66:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8017d68:	68fb      	ldr	r3, [r7, #12]
 8017d6a:	2b00      	cmp	r3, #0
 8017d6c:	d10b      	bne.n	8017d86 <vQueueDelete+0x2a>
	__asm volatile
 8017d6e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8017d72:	f383 8811 	msr	BASEPRI, r3
 8017d76:	f3bf 8f6f 	isb	sy
 8017d7a:	f3bf 8f4f 	dsb	sy
 8017d7e:	60bb      	str	r3, [r7, #8]
}
 8017d80:	bf00      	nop
 8017d82:	bf00      	nop
 8017d84:	e7fd      	b.n	8017d82 <vQueueDelete+0x26>
	traceQUEUE_DELETE( pxQueue );

	#if ( configQUEUE_REGISTRY_SIZE > 0 )
	{
		vQueueUnregisterQueue( pxQueue );
 8017d86:	68f8      	ldr	r0, [r7, #12]
 8017d88:	f000 f95e 	bl	8018048 <vQueueUnregisterQueue>
	}
	#elif( ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )
	{
		/* The queue could have been allocated statically or dynamically, so
		check before attempting to free the memory. */
		if( pxQueue->ucStaticallyAllocated == ( uint8_t ) pdFALSE )
 8017d8c:	68fb      	ldr	r3, [r7, #12]
 8017d8e:	f893 3046 	ldrb.w	r3, [r3, #70]	@ 0x46
 8017d92:	2b00      	cmp	r3, #0
 8017d94:	d102      	bne.n	8017d9c <vQueueDelete+0x40>
		{
			vPortFree( pxQueue );
 8017d96:	68f8      	ldr	r0, [r7, #12]
 8017d98:	f002 f91e 	bl	8019fd8 <vPortFree>
		/* The queue must have been statically allocated, so is not going to be
		deleted.  Avoid compiler warnings about the unused parameter. */
		( void ) pxQueue;
	}
	#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
}
 8017d9c:	bf00      	nop
 8017d9e:	3710      	adds	r7, #16
 8017da0:	46bd      	mov	sp, r7
 8017da2:	bd80      	pop	{r7, pc}

08017da4 <prvGetDisinheritPriorityAfterTimeout>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static UBaseType_t prvGetDisinheritPriorityAfterTimeout( const Queue_t * const pxQueue )
	{
 8017da4:	b480      	push	{r7}
 8017da6:	b085      	sub	sp, #20
 8017da8:	af00      	add	r7, sp, #0
 8017daa:	6078      	str	r0, [r7, #4]
		priority, but the waiting task times out, then the holder should
		disinherit the priority - but only down to the highest priority of any
		other tasks that are waiting for the same mutex.  For this purpose,
		return the priority of the highest priority task that is waiting for the
		mutex. */
		if( listCURRENT_LIST_LENGTH( &( pxQueue->xTasksWaitingToReceive ) ) > 0U )
 8017dac:	687b      	ldr	r3, [r7, #4]
 8017dae:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8017db0:	2b00      	cmp	r3, #0
 8017db2:	d006      	beq.n	8017dc2 <prvGetDisinheritPriorityAfterTimeout+0x1e>
		{
			uxHighestPriorityOfWaitingTasks = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) listGET_ITEM_VALUE_OF_HEAD_ENTRY( &( pxQueue->xTasksWaitingToReceive ) );
 8017db4:	687b      	ldr	r3, [r7, #4]
 8017db6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8017db8:	681b      	ldr	r3, [r3, #0]
 8017dba:	f1c3 0338 	rsb	r3, r3, #56	@ 0x38
 8017dbe:	60fb      	str	r3, [r7, #12]
 8017dc0:	e001      	b.n	8017dc6 <prvGetDisinheritPriorityAfterTimeout+0x22>
		}
		else
		{
			uxHighestPriorityOfWaitingTasks = tskIDLE_PRIORITY;
 8017dc2:	2300      	movs	r3, #0
 8017dc4:	60fb      	str	r3, [r7, #12]
		}

		return uxHighestPriorityOfWaitingTasks;
 8017dc6:	68fb      	ldr	r3, [r7, #12]
	}
 8017dc8:	4618      	mov	r0, r3
 8017dca:	3714      	adds	r7, #20
 8017dcc:	46bd      	mov	sp, r7
 8017dce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8017dd2:	4770      	bx	lr

08017dd4 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 8017dd4:	b580      	push	{r7, lr}
 8017dd6:	b086      	sub	sp, #24
 8017dd8:	af00      	add	r7, sp, #0
 8017dda:	60f8      	str	r0, [r7, #12]
 8017ddc:	60b9      	str	r1, [r7, #8]
 8017dde:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 8017de0:	2300      	movs	r3, #0
 8017de2:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8017de4:	68fb      	ldr	r3, [r7, #12]
 8017de6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8017de8:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8017dea:	68fb      	ldr	r3, [r7, #12]
 8017dec:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8017dee:	2b00      	cmp	r3, #0
 8017df0:	d10d      	bne.n	8017e0e <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8017df2:	68fb      	ldr	r3, [r7, #12]
 8017df4:	681b      	ldr	r3, [r3, #0]
 8017df6:	2b00      	cmp	r3, #0
 8017df8:	d14d      	bne.n	8017e96 <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 8017dfa:	68fb      	ldr	r3, [r7, #12]
 8017dfc:	689b      	ldr	r3, [r3, #8]
 8017dfe:	4618      	mov	r0, r3
 8017e00:	f001 f914 	bl	801902c <xTaskPriorityDisinherit>
 8017e04:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 8017e06:	68fb      	ldr	r3, [r7, #12]
 8017e08:	2200      	movs	r2, #0
 8017e0a:	609a      	str	r2, [r3, #8]
 8017e0c:	e043      	b.n	8017e96 <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 8017e0e:	687b      	ldr	r3, [r7, #4]
 8017e10:	2b00      	cmp	r3, #0
 8017e12:	d119      	bne.n	8017e48 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8017e14:	68fb      	ldr	r3, [r7, #12]
 8017e16:	6858      	ldr	r0, [r3, #4]
 8017e18:	68fb      	ldr	r3, [r7, #12]
 8017e1a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8017e1c:	461a      	mov	r2, r3
 8017e1e:	68b9      	ldr	r1, [r7, #8]
 8017e20:	f003 fcf9 	bl	801b816 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8017e24:	68fb      	ldr	r3, [r7, #12]
 8017e26:	685a      	ldr	r2, [r3, #4]
 8017e28:	68fb      	ldr	r3, [r7, #12]
 8017e2a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8017e2c:	441a      	add	r2, r3
 8017e2e:	68fb      	ldr	r3, [r7, #12]
 8017e30:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8017e32:	68fb      	ldr	r3, [r7, #12]
 8017e34:	685a      	ldr	r2, [r3, #4]
 8017e36:	68fb      	ldr	r3, [r7, #12]
 8017e38:	689b      	ldr	r3, [r3, #8]
 8017e3a:	429a      	cmp	r2, r3
 8017e3c:	d32b      	bcc.n	8017e96 <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 8017e3e:	68fb      	ldr	r3, [r7, #12]
 8017e40:	681a      	ldr	r2, [r3, #0]
 8017e42:	68fb      	ldr	r3, [r7, #12]
 8017e44:	605a      	str	r2, [r3, #4]
 8017e46:	e026      	b.n	8017e96 <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 8017e48:	68fb      	ldr	r3, [r7, #12]
 8017e4a:	68d8      	ldr	r0, [r3, #12]
 8017e4c:	68fb      	ldr	r3, [r7, #12]
 8017e4e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8017e50:	461a      	mov	r2, r3
 8017e52:	68b9      	ldr	r1, [r7, #8]
 8017e54:	f003 fcdf 	bl	801b816 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 8017e58:	68fb      	ldr	r3, [r7, #12]
 8017e5a:	68da      	ldr	r2, [r3, #12]
 8017e5c:	68fb      	ldr	r3, [r7, #12]
 8017e5e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8017e60:	425b      	negs	r3, r3
 8017e62:	441a      	add	r2, r3
 8017e64:	68fb      	ldr	r3, [r7, #12]
 8017e66:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8017e68:	68fb      	ldr	r3, [r7, #12]
 8017e6a:	68da      	ldr	r2, [r3, #12]
 8017e6c:	68fb      	ldr	r3, [r7, #12]
 8017e6e:	681b      	ldr	r3, [r3, #0]
 8017e70:	429a      	cmp	r2, r3
 8017e72:	d207      	bcs.n	8017e84 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 8017e74:	68fb      	ldr	r3, [r7, #12]
 8017e76:	689a      	ldr	r2, [r3, #8]
 8017e78:	68fb      	ldr	r3, [r7, #12]
 8017e7a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8017e7c:	425b      	negs	r3, r3
 8017e7e:	441a      	add	r2, r3
 8017e80:	68fb      	ldr	r3, [r7, #12]
 8017e82:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 8017e84:	687b      	ldr	r3, [r7, #4]
 8017e86:	2b02      	cmp	r3, #2
 8017e88:	d105      	bne.n	8017e96 <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8017e8a:	693b      	ldr	r3, [r7, #16]
 8017e8c:	2b00      	cmp	r3, #0
 8017e8e:	d002      	beq.n	8017e96 <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 8017e90:	693b      	ldr	r3, [r7, #16]
 8017e92:	3b01      	subs	r3, #1
 8017e94:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8017e96:	693b      	ldr	r3, [r7, #16]
 8017e98:	1c5a      	adds	r2, r3, #1
 8017e9a:	68fb      	ldr	r3, [r7, #12]
 8017e9c:	639a      	str	r2, [r3, #56]	@ 0x38

	return xReturn;
 8017e9e:	697b      	ldr	r3, [r7, #20]
}
 8017ea0:	4618      	mov	r0, r3
 8017ea2:	3718      	adds	r7, #24
 8017ea4:	46bd      	mov	sp, r7
 8017ea6:	bd80      	pop	{r7, pc}

08017ea8 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 8017ea8:	b580      	push	{r7, lr}
 8017eaa:	b082      	sub	sp, #8
 8017eac:	af00      	add	r7, sp, #0
 8017eae:	6078      	str	r0, [r7, #4]
 8017eb0:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8017eb2:	687b      	ldr	r3, [r7, #4]
 8017eb4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8017eb6:	2b00      	cmp	r3, #0
 8017eb8:	d018      	beq.n	8017eec <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8017eba:	687b      	ldr	r3, [r7, #4]
 8017ebc:	68da      	ldr	r2, [r3, #12]
 8017ebe:	687b      	ldr	r3, [r7, #4]
 8017ec0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8017ec2:	441a      	add	r2, r3
 8017ec4:	687b      	ldr	r3, [r7, #4]
 8017ec6:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8017ec8:	687b      	ldr	r3, [r7, #4]
 8017eca:	68da      	ldr	r2, [r3, #12]
 8017ecc:	687b      	ldr	r3, [r7, #4]
 8017ece:	689b      	ldr	r3, [r3, #8]
 8017ed0:	429a      	cmp	r2, r3
 8017ed2:	d303      	bcc.n	8017edc <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 8017ed4:	687b      	ldr	r3, [r7, #4]
 8017ed6:	681a      	ldr	r2, [r3, #0]
 8017ed8:	687b      	ldr	r3, [r7, #4]
 8017eda:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8017edc:	687b      	ldr	r3, [r7, #4]
 8017ede:	68d9      	ldr	r1, [r3, #12]
 8017ee0:	687b      	ldr	r3, [r7, #4]
 8017ee2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8017ee4:	461a      	mov	r2, r3
 8017ee6:	6838      	ldr	r0, [r7, #0]
 8017ee8:	f003 fc95 	bl	801b816 <memcpy>
	}
}
 8017eec:	bf00      	nop
 8017eee:	3708      	adds	r7, #8
 8017ef0:	46bd      	mov	sp, r7
 8017ef2:	bd80      	pop	{r7, pc}

08017ef4 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8017ef4:	b580      	push	{r7, lr}
 8017ef6:	b084      	sub	sp, #16
 8017ef8:	af00      	add	r7, sp, #0
 8017efa:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 8017efc:	f001 fe7c 	bl	8019bf8 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 8017f00:	687b      	ldr	r3, [r7, #4]
 8017f02:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8017f06:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8017f08:	e011      	b.n	8017f2e <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8017f0a:	687b      	ldr	r3, [r7, #4]
 8017f0c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8017f0e:	2b00      	cmp	r3, #0
 8017f10:	d012      	beq.n	8017f38 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8017f12:	687b      	ldr	r3, [r7, #4]
 8017f14:	3324      	adds	r3, #36	@ 0x24
 8017f16:	4618      	mov	r0, r3
 8017f18:	f000 fe2c 	bl	8018b74 <xTaskRemoveFromEventList>
 8017f1c:	4603      	mov	r3, r0
 8017f1e:	2b00      	cmp	r3, #0
 8017f20:	d001      	beq.n	8017f26 <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 8017f22:	f000 ff05 	bl	8018d30 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 8017f26:	7bfb      	ldrb	r3, [r7, #15]
 8017f28:	3b01      	subs	r3, #1
 8017f2a:	b2db      	uxtb	r3, r3
 8017f2c:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8017f2e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8017f32:	2b00      	cmp	r3, #0
 8017f34:	dce9      	bgt.n	8017f0a <prvUnlockQueue+0x16>
 8017f36:	e000      	b.n	8017f3a <prvUnlockQueue+0x46>
					break;
 8017f38:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 8017f3a:	687b      	ldr	r3, [r7, #4]
 8017f3c:	22ff      	movs	r2, #255	@ 0xff
 8017f3e:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
	}
	taskEXIT_CRITICAL();
 8017f42:	f001 fe8b 	bl	8019c5c <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 8017f46:	f001 fe57 	bl	8019bf8 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 8017f4a:	687b      	ldr	r3, [r7, #4]
 8017f4c:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8017f50:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 8017f52:	e011      	b.n	8017f78 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8017f54:	687b      	ldr	r3, [r7, #4]
 8017f56:	691b      	ldr	r3, [r3, #16]
 8017f58:	2b00      	cmp	r3, #0
 8017f5a:	d012      	beq.n	8017f82 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8017f5c:	687b      	ldr	r3, [r7, #4]
 8017f5e:	3310      	adds	r3, #16
 8017f60:	4618      	mov	r0, r3
 8017f62:	f000 fe07 	bl	8018b74 <xTaskRemoveFromEventList>
 8017f66:	4603      	mov	r3, r0
 8017f68:	2b00      	cmp	r3, #0
 8017f6a:	d001      	beq.n	8017f70 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 8017f6c:	f000 fee0 	bl	8018d30 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 8017f70:	7bbb      	ldrb	r3, [r7, #14]
 8017f72:	3b01      	subs	r3, #1
 8017f74:	b2db      	uxtb	r3, r3
 8017f76:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8017f78:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8017f7c:	2b00      	cmp	r3, #0
 8017f7e:	dce9      	bgt.n	8017f54 <prvUnlockQueue+0x60>
 8017f80:	e000      	b.n	8017f84 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 8017f82:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 8017f84:	687b      	ldr	r3, [r7, #4]
 8017f86:	22ff      	movs	r2, #255	@ 0xff
 8017f88:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
	}
	taskEXIT_CRITICAL();
 8017f8c:	f001 fe66 	bl	8019c5c <vPortExitCritical>
}
 8017f90:	bf00      	nop
 8017f92:	3710      	adds	r7, #16
 8017f94:	46bd      	mov	sp, r7
 8017f96:	bd80      	pop	{r7, pc}

08017f98 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 8017f98:	b580      	push	{r7, lr}
 8017f9a:	b084      	sub	sp, #16
 8017f9c:	af00      	add	r7, sp, #0
 8017f9e:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8017fa0:	f001 fe2a 	bl	8019bf8 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8017fa4:	687b      	ldr	r3, [r7, #4]
 8017fa6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8017fa8:	2b00      	cmp	r3, #0
 8017faa:	d102      	bne.n	8017fb2 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 8017fac:	2301      	movs	r3, #1
 8017fae:	60fb      	str	r3, [r7, #12]
 8017fb0:	e001      	b.n	8017fb6 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 8017fb2:	2300      	movs	r3, #0
 8017fb4:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8017fb6:	f001 fe51 	bl	8019c5c <vPortExitCritical>

	return xReturn;
 8017fba:	68fb      	ldr	r3, [r7, #12]
}
 8017fbc:	4618      	mov	r0, r3
 8017fbe:	3710      	adds	r7, #16
 8017fc0:	46bd      	mov	sp, r7
 8017fc2:	bd80      	pop	{r7, pc}

08017fc4 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 8017fc4:	b580      	push	{r7, lr}
 8017fc6:	b084      	sub	sp, #16
 8017fc8:	af00      	add	r7, sp, #0
 8017fca:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8017fcc:	f001 fe14 	bl	8019bf8 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8017fd0:	687b      	ldr	r3, [r7, #4]
 8017fd2:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8017fd4:	687b      	ldr	r3, [r7, #4]
 8017fd6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8017fd8:	429a      	cmp	r2, r3
 8017fda:	d102      	bne.n	8017fe2 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 8017fdc:	2301      	movs	r3, #1
 8017fde:	60fb      	str	r3, [r7, #12]
 8017fe0:	e001      	b.n	8017fe6 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 8017fe2:	2300      	movs	r3, #0
 8017fe4:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8017fe6:	f001 fe39 	bl	8019c5c <vPortExitCritical>

	return xReturn;
 8017fea:	68fb      	ldr	r3, [r7, #12]
}
 8017fec:	4618      	mov	r0, r3
 8017fee:	3710      	adds	r7, #16
 8017ff0:	46bd      	mov	sp, r7
 8017ff2:	bd80      	pop	{r7, pc}

08017ff4 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 8017ff4:	b480      	push	{r7}
 8017ff6:	b085      	sub	sp, #20
 8017ff8:	af00      	add	r7, sp, #0
 8017ffa:	6078      	str	r0, [r7, #4]
 8017ffc:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8017ffe:	2300      	movs	r3, #0
 8018000:	60fb      	str	r3, [r7, #12]
 8018002:	e014      	b.n	801802e <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 8018004:	4a0f      	ldr	r2, [pc, #60]	@ (8018044 <vQueueAddToRegistry+0x50>)
 8018006:	68fb      	ldr	r3, [r7, #12]
 8018008:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 801800c:	2b00      	cmp	r3, #0
 801800e:	d10b      	bne.n	8018028 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 8018010:	490c      	ldr	r1, [pc, #48]	@ (8018044 <vQueueAddToRegistry+0x50>)
 8018012:	68fb      	ldr	r3, [r7, #12]
 8018014:	683a      	ldr	r2, [r7, #0]
 8018016:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 801801a:	4a0a      	ldr	r2, [pc, #40]	@ (8018044 <vQueueAddToRegistry+0x50>)
 801801c:	68fb      	ldr	r3, [r7, #12]
 801801e:	00db      	lsls	r3, r3, #3
 8018020:	4413      	add	r3, r2
 8018022:	687a      	ldr	r2, [r7, #4]
 8018024:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 8018026:	e006      	b.n	8018036 <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8018028:	68fb      	ldr	r3, [r7, #12]
 801802a:	3301      	adds	r3, #1
 801802c:	60fb      	str	r3, [r7, #12]
 801802e:	68fb      	ldr	r3, [r7, #12]
 8018030:	2b07      	cmp	r3, #7
 8018032:	d9e7      	bls.n	8018004 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 8018034:	bf00      	nop
 8018036:	bf00      	nop
 8018038:	3714      	adds	r7, #20
 801803a:	46bd      	mov	sp, r7
 801803c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8018040:	4770      	bx	lr
 8018042:	bf00      	nop
 8018044:	24003c10 	.word	0x24003c10

08018048 <vQueueUnregisterQueue>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueUnregisterQueue( QueueHandle_t xQueue )
	{
 8018048:	b480      	push	{r7}
 801804a:	b085      	sub	sp, #20
 801804c:	af00      	add	r7, sp, #0
 801804e:	6078      	str	r0, [r7, #4]
	UBaseType_t ux;

		/* See if the handle of the queue being unregistered in actually in the
		registry. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8018050:	2300      	movs	r3, #0
 8018052:	60fb      	str	r3, [r7, #12]
 8018054:	e016      	b.n	8018084 <vQueueUnregisterQueue+0x3c>
		{
			if( xQueueRegistry[ ux ].xHandle == xQueue )
 8018056:	4a10      	ldr	r2, [pc, #64]	@ (8018098 <vQueueUnregisterQueue+0x50>)
 8018058:	68fb      	ldr	r3, [r7, #12]
 801805a:	00db      	lsls	r3, r3, #3
 801805c:	4413      	add	r3, r2
 801805e:	685b      	ldr	r3, [r3, #4]
 8018060:	687a      	ldr	r2, [r7, #4]
 8018062:	429a      	cmp	r2, r3
 8018064:	d10b      	bne.n	801807e <vQueueUnregisterQueue+0x36>
			{
				/* Set the name to NULL to show that this slot if free again. */
				xQueueRegistry[ ux ].pcQueueName = NULL;
 8018066:	4a0c      	ldr	r2, [pc, #48]	@ (8018098 <vQueueUnregisterQueue+0x50>)
 8018068:	68fb      	ldr	r3, [r7, #12]
 801806a:	2100      	movs	r1, #0
 801806c:	f842 1033 	str.w	r1, [r2, r3, lsl #3]

				/* Set the handle to NULL to ensure the same queue handle cannot
				appear in the registry twice if it is added, removed, then
				added again. */
				xQueueRegistry[ ux ].xHandle = ( QueueHandle_t ) 0;
 8018070:	4a09      	ldr	r2, [pc, #36]	@ (8018098 <vQueueUnregisterQueue+0x50>)
 8018072:	68fb      	ldr	r3, [r7, #12]
 8018074:	00db      	lsls	r3, r3, #3
 8018076:	4413      	add	r3, r2
 8018078:	2200      	movs	r2, #0
 801807a:	605a      	str	r2, [r3, #4]
				break;
 801807c:	e006      	b.n	801808c <vQueueUnregisterQueue+0x44>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 801807e:	68fb      	ldr	r3, [r7, #12]
 8018080:	3301      	adds	r3, #1
 8018082:	60fb      	str	r3, [r7, #12]
 8018084:	68fb      	ldr	r3, [r7, #12]
 8018086:	2b07      	cmp	r3, #7
 8018088:	d9e5      	bls.n	8018056 <vQueueUnregisterQueue+0xe>
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

	} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
 801808a:	bf00      	nop
 801808c:	bf00      	nop
 801808e:	3714      	adds	r7, #20
 8018090:	46bd      	mov	sp, r7
 8018092:	f85d 7b04 	ldr.w	r7, [sp], #4
 8018096:	4770      	bx	lr
 8018098:	24003c10 	.word	0x24003c10

0801809c <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 801809c:	b580      	push	{r7, lr}
 801809e:	b086      	sub	sp, #24
 80180a0:	af00      	add	r7, sp, #0
 80180a2:	60f8      	str	r0, [r7, #12]
 80180a4:	60b9      	str	r1, [r7, #8]
 80180a6:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 80180a8:	68fb      	ldr	r3, [r7, #12]
 80180aa:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 80180ac:	f001 fda4 	bl	8019bf8 <vPortEnterCritical>
 80180b0:	697b      	ldr	r3, [r7, #20]
 80180b2:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80180b6:	b25b      	sxtb	r3, r3
 80180b8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80180bc:	d103      	bne.n	80180c6 <vQueueWaitForMessageRestricted+0x2a>
 80180be:	697b      	ldr	r3, [r7, #20]
 80180c0:	2200      	movs	r2, #0
 80180c2:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80180c6:	697b      	ldr	r3, [r7, #20]
 80180c8:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80180cc:	b25b      	sxtb	r3, r3
 80180ce:	f1b3 3fff 	cmp.w	r3, #4294967295
 80180d2:	d103      	bne.n	80180dc <vQueueWaitForMessageRestricted+0x40>
 80180d4:	697b      	ldr	r3, [r7, #20]
 80180d6:	2200      	movs	r2, #0
 80180d8:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80180dc:	f001 fdbe 	bl	8019c5c <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 80180e0:	697b      	ldr	r3, [r7, #20]
 80180e2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80180e4:	2b00      	cmp	r3, #0
 80180e6:	d106      	bne.n	80180f6 <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 80180e8:	697b      	ldr	r3, [r7, #20]
 80180ea:	3324      	adds	r3, #36	@ 0x24
 80180ec:	687a      	ldr	r2, [r7, #4]
 80180ee:	68b9      	ldr	r1, [r7, #8]
 80180f0:	4618      	mov	r0, r3
 80180f2:	f000 fd13 	bl	8018b1c <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 80180f6:	6978      	ldr	r0, [r7, #20]
 80180f8:	f7ff fefc 	bl	8017ef4 <prvUnlockQueue>
	}
 80180fc:	bf00      	nop
 80180fe:	3718      	adds	r7, #24
 8018100:	46bd      	mov	sp, r7
 8018102:	bd80      	pop	{r7, pc}

08018104 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8018104:	b580      	push	{r7, lr}
 8018106:	b08e      	sub	sp, #56	@ 0x38
 8018108:	af04      	add	r7, sp, #16
 801810a:	60f8      	str	r0, [r7, #12]
 801810c:	60b9      	str	r1, [r7, #8]
 801810e:	607a      	str	r2, [r7, #4]
 8018110:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 8018112:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8018114:	2b00      	cmp	r3, #0
 8018116:	d10b      	bne.n	8018130 <xTaskCreateStatic+0x2c>
	__asm volatile
 8018118:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801811c:	f383 8811 	msr	BASEPRI, r3
 8018120:	f3bf 8f6f 	isb	sy
 8018124:	f3bf 8f4f 	dsb	sy
 8018128:	623b      	str	r3, [r7, #32]
}
 801812a:	bf00      	nop
 801812c:	bf00      	nop
 801812e:	e7fd      	b.n	801812c <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 8018130:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8018132:	2b00      	cmp	r3, #0
 8018134:	d10b      	bne.n	801814e <xTaskCreateStatic+0x4a>
	__asm volatile
 8018136:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801813a:	f383 8811 	msr	BASEPRI, r3
 801813e:	f3bf 8f6f 	isb	sy
 8018142:	f3bf 8f4f 	dsb	sy
 8018146:	61fb      	str	r3, [r7, #28]
}
 8018148:	bf00      	nop
 801814a:	bf00      	nop
 801814c:	e7fd      	b.n	801814a <xTaskCreateStatic+0x46>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 801814e:	23ac      	movs	r3, #172	@ 0xac
 8018150:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 8018152:	693b      	ldr	r3, [r7, #16]
 8018154:	2bac      	cmp	r3, #172	@ 0xac
 8018156:	d00b      	beq.n	8018170 <xTaskCreateStatic+0x6c>
	__asm volatile
 8018158:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801815c:	f383 8811 	msr	BASEPRI, r3
 8018160:	f3bf 8f6f 	isb	sy
 8018164:	f3bf 8f4f 	dsb	sy
 8018168:	61bb      	str	r3, [r7, #24]
}
 801816a:	bf00      	nop
 801816c:	bf00      	nop
 801816e:	e7fd      	b.n	801816c <xTaskCreateStatic+0x68>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 8018170:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8018172:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8018174:	2b00      	cmp	r3, #0
 8018176:	d01e      	beq.n	80181b6 <xTaskCreateStatic+0xb2>
 8018178:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801817a:	2b00      	cmp	r3, #0
 801817c:	d01b      	beq.n	80181b6 <xTaskCreateStatic+0xb2>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 801817e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8018180:	627b      	str	r3, [r7, #36]	@ 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8018182:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8018184:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8018186:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8018188:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801818a:	2202      	movs	r2, #2
 801818c:	f883 20a9 	strb.w	r2, [r3, #169]	@ 0xa9
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8018190:	2300      	movs	r3, #0
 8018192:	9303      	str	r3, [sp, #12]
 8018194:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8018196:	9302      	str	r3, [sp, #8]
 8018198:	f107 0314 	add.w	r3, r7, #20
 801819c:	9301      	str	r3, [sp, #4]
 801819e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80181a0:	9300      	str	r3, [sp, #0]
 80181a2:	683b      	ldr	r3, [r7, #0]
 80181a4:	687a      	ldr	r2, [r7, #4]
 80181a6:	68b9      	ldr	r1, [r7, #8]
 80181a8:	68f8      	ldr	r0, [r7, #12]
 80181aa:	f000 f851 	bl	8018250 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 80181ae:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 80181b0:	f000 f8f8 	bl	80183a4 <prvAddNewTaskToReadyList>
 80181b4:	e001      	b.n	80181ba <xTaskCreateStatic+0xb6>
		}
		else
		{
			xReturn = NULL;
 80181b6:	2300      	movs	r3, #0
 80181b8:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 80181ba:	697b      	ldr	r3, [r7, #20]
	}
 80181bc:	4618      	mov	r0, r3
 80181be:	3728      	adds	r7, #40	@ 0x28
 80181c0:	46bd      	mov	sp, r7
 80181c2:	bd80      	pop	{r7, pc}

080181c4 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 80181c4:	b580      	push	{r7, lr}
 80181c6:	b08c      	sub	sp, #48	@ 0x30
 80181c8:	af04      	add	r7, sp, #16
 80181ca:	60f8      	str	r0, [r7, #12]
 80181cc:	60b9      	str	r1, [r7, #8]
 80181ce:	603b      	str	r3, [r7, #0]
 80181d0:	4613      	mov	r3, r2
 80181d2:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 80181d4:	88fb      	ldrh	r3, [r7, #6]
 80181d6:	009b      	lsls	r3, r3, #2
 80181d8:	4618      	mov	r0, r3
 80181da:	f001 fe2f 	bl	8019e3c <pvPortMalloc>
 80181de:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 80181e0:	697b      	ldr	r3, [r7, #20]
 80181e2:	2b00      	cmp	r3, #0
 80181e4:	d00e      	beq.n	8018204 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 80181e6:	20ac      	movs	r0, #172	@ 0xac
 80181e8:	f001 fe28 	bl	8019e3c <pvPortMalloc>
 80181ec:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 80181ee:	69fb      	ldr	r3, [r7, #28]
 80181f0:	2b00      	cmp	r3, #0
 80181f2:	d003      	beq.n	80181fc <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 80181f4:	69fb      	ldr	r3, [r7, #28]
 80181f6:	697a      	ldr	r2, [r7, #20]
 80181f8:	631a      	str	r2, [r3, #48]	@ 0x30
 80181fa:	e005      	b.n	8018208 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 80181fc:	6978      	ldr	r0, [r7, #20]
 80181fe:	f001 feeb 	bl	8019fd8 <vPortFree>
 8018202:	e001      	b.n	8018208 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8018204:	2300      	movs	r3, #0
 8018206:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8018208:	69fb      	ldr	r3, [r7, #28]
 801820a:	2b00      	cmp	r3, #0
 801820c:	d017      	beq.n	801823e <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 801820e:	69fb      	ldr	r3, [r7, #28]
 8018210:	2200      	movs	r2, #0
 8018212:	f883 20a9 	strb.w	r2, [r3, #169]	@ 0xa9
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8018216:	88fa      	ldrh	r2, [r7, #6]
 8018218:	2300      	movs	r3, #0
 801821a:	9303      	str	r3, [sp, #12]
 801821c:	69fb      	ldr	r3, [r7, #28]
 801821e:	9302      	str	r3, [sp, #8]
 8018220:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8018222:	9301      	str	r3, [sp, #4]
 8018224:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8018226:	9300      	str	r3, [sp, #0]
 8018228:	683b      	ldr	r3, [r7, #0]
 801822a:	68b9      	ldr	r1, [r7, #8]
 801822c:	68f8      	ldr	r0, [r7, #12]
 801822e:	f000 f80f 	bl	8018250 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8018232:	69f8      	ldr	r0, [r7, #28]
 8018234:	f000 f8b6 	bl	80183a4 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8018238:	2301      	movs	r3, #1
 801823a:	61bb      	str	r3, [r7, #24]
 801823c:	e002      	b.n	8018244 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 801823e:	f04f 33ff 	mov.w	r3, #4294967295
 8018242:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8018244:	69bb      	ldr	r3, [r7, #24]
	}
 8018246:	4618      	mov	r0, r3
 8018248:	3720      	adds	r7, #32
 801824a:	46bd      	mov	sp, r7
 801824c:	bd80      	pop	{r7, pc}
	...

08018250 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8018250:	b580      	push	{r7, lr}
 8018252:	b088      	sub	sp, #32
 8018254:	af00      	add	r7, sp, #0
 8018256:	60f8      	str	r0, [r7, #12]
 8018258:	60b9      	str	r1, [r7, #8]
 801825a:	607a      	str	r2, [r7, #4]
 801825c:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 801825e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8018260:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 8018262:	687b      	ldr	r3, [r7, #4]
 8018264:	009b      	lsls	r3, r3, #2
 8018266:	461a      	mov	r2, r3
 8018268:	21a5      	movs	r1, #165	@ 0xa5
 801826a:	f003 f9eb 	bl	801b644 <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 801826e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8018270:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8018272:	6879      	ldr	r1, [r7, #4]
 8018274:	f06f 4340 	mvn.w	r3, #3221225472	@ 0xc0000000
 8018278:	440b      	add	r3, r1
 801827a:	009b      	lsls	r3, r3, #2
 801827c:	4413      	add	r3, r2
 801827e:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8018280:	69bb      	ldr	r3, [r7, #24]
 8018282:	f023 0307 	bic.w	r3, r3, #7
 8018286:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8018288:	69bb      	ldr	r3, [r7, #24]
 801828a:	f003 0307 	and.w	r3, r3, #7
 801828e:	2b00      	cmp	r3, #0
 8018290:	d00b      	beq.n	80182aa <prvInitialiseNewTask+0x5a>
	__asm volatile
 8018292:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8018296:	f383 8811 	msr	BASEPRI, r3
 801829a:	f3bf 8f6f 	isb	sy
 801829e:	f3bf 8f4f 	dsb	sy
 80182a2:	617b      	str	r3, [r7, #20]
}
 80182a4:	bf00      	nop
 80182a6:	bf00      	nop
 80182a8:	e7fd      	b.n	80182a6 <prvInitialiseNewTask+0x56>

		#if( configRECORD_STACK_HIGH_ADDRESS == 1 )
		{
			/* Also record the stack's high address, which may assist
			debugging. */
			pxNewTCB->pxEndOfStack = pxTopOfStack;
 80182aa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80182ac:	69ba      	ldr	r2, [r7, #24]
 80182ae:	645a      	str	r2, [r3, #68]	@ 0x44
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 80182b0:	68bb      	ldr	r3, [r7, #8]
 80182b2:	2b00      	cmp	r3, #0
 80182b4:	d01f      	beq.n	80182f6 <prvInitialiseNewTask+0xa6>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80182b6:	2300      	movs	r3, #0
 80182b8:	61fb      	str	r3, [r7, #28]
 80182ba:	e012      	b.n	80182e2 <prvInitialiseNewTask+0x92>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 80182bc:	68ba      	ldr	r2, [r7, #8]
 80182be:	69fb      	ldr	r3, [r7, #28]
 80182c0:	4413      	add	r3, r2
 80182c2:	7819      	ldrb	r1, [r3, #0]
 80182c4:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80182c6:	69fb      	ldr	r3, [r7, #28]
 80182c8:	4413      	add	r3, r2
 80182ca:	3334      	adds	r3, #52	@ 0x34
 80182cc:	460a      	mov	r2, r1
 80182ce:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 80182d0:	68ba      	ldr	r2, [r7, #8]
 80182d2:	69fb      	ldr	r3, [r7, #28]
 80182d4:	4413      	add	r3, r2
 80182d6:	781b      	ldrb	r3, [r3, #0]
 80182d8:	2b00      	cmp	r3, #0
 80182da:	d006      	beq.n	80182ea <prvInitialiseNewTask+0x9a>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80182dc:	69fb      	ldr	r3, [r7, #28]
 80182de:	3301      	adds	r3, #1
 80182e0:	61fb      	str	r3, [r7, #28]
 80182e2:	69fb      	ldr	r3, [r7, #28]
 80182e4:	2b0f      	cmp	r3, #15
 80182e6:	d9e9      	bls.n	80182bc <prvInitialiseNewTask+0x6c>
 80182e8:	e000      	b.n	80182ec <prvInitialiseNewTask+0x9c>
			{
				break;
 80182ea:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 80182ec:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80182ee:	2200      	movs	r2, #0
 80182f0:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 80182f4:	e003      	b.n	80182fe <prvInitialiseNewTask+0xae>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 80182f6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80182f8:	2200      	movs	r2, #0
 80182fa:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 80182fe:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8018300:	2b37      	cmp	r3, #55	@ 0x37
 8018302:	d901      	bls.n	8018308 <prvInitialiseNewTask+0xb8>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8018304:	2337      	movs	r3, #55	@ 0x37
 8018306:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8018308:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801830a:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 801830c:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 801830e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8018310:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8018312:	651a      	str	r2, [r3, #80]	@ 0x50
		pxNewTCB->uxMutexesHeld = 0;
 8018314:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8018316:	2200      	movs	r2, #0
 8018318:	655a      	str	r2, [r3, #84]	@ 0x54
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 801831a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801831c:	3304      	adds	r3, #4
 801831e:	4618      	mov	r0, r3
 8018320:	f7fe fd78 	bl	8016e14 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8018324:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8018326:	3318      	adds	r3, #24
 8018328:	4618      	mov	r0, r3
 801832a:	f7fe fd73 	bl	8016e14 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 801832e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8018330:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8018332:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8018334:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8018336:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 801833a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801833c:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 801833e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8018340:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8018342:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8018344:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8018346:	2200      	movs	r2, #0
 8018348:	f8c3 20a4 	str.w	r2, [r3, #164]	@ 0xa4
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 801834c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801834e:	2200      	movs	r2, #0
 8018350:	f883 20a8 	strb.w	r2, [r3, #168]	@ 0xa8
	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 8018354:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8018356:	3358      	adds	r3, #88	@ 0x58
 8018358:	224c      	movs	r2, #76	@ 0x4c
 801835a:	2100      	movs	r1, #0
 801835c:	4618      	mov	r0, r3
 801835e:	f003 f971 	bl	801b644 <memset>
 8018362:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8018364:	4a0c      	ldr	r2, [pc, #48]	@ (8018398 <prvInitialiseNewTask+0x148>)
 8018366:	65da      	str	r2, [r3, #92]	@ 0x5c
 8018368:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801836a:	4a0c      	ldr	r2, [pc, #48]	@ (801839c <prvInitialiseNewTask+0x14c>)
 801836c:	661a      	str	r2, [r3, #96]	@ 0x60
 801836e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8018370:	4a0b      	ldr	r2, [pc, #44]	@ (80183a0 <prvInitialiseNewTask+0x150>)
 8018372:	665a      	str	r2, [r3, #100]	@ 0x64
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8018374:	683a      	ldr	r2, [r7, #0]
 8018376:	68f9      	ldr	r1, [r7, #12]
 8018378:	69b8      	ldr	r0, [r7, #24]
 801837a:	f001 fb0d 	bl	8019998 <pxPortInitialiseStack>
 801837e:	4602      	mov	r2, r0
 8018380:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8018382:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 8018384:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8018386:	2b00      	cmp	r3, #0
 8018388:	d002      	beq.n	8018390 <prvInitialiseNewTask+0x140>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 801838a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801838c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 801838e:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8018390:	bf00      	nop
 8018392:	3720      	adds	r7, #32
 8018394:	46bd      	mov	sp, r7
 8018396:	bd80      	pop	{r7, pc}
 8018398:	240142a4 	.word	0x240142a4
 801839c:	2401430c 	.word	0x2401430c
 80183a0:	24014374 	.word	0x24014374

080183a4 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 80183a4:	b580      	push	{r7, lr}
 80183a6:	b082      	sub	sp, #8
 80183a8:	af00      	add	r7, sp, #0
 80183aa:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 80183ac:	f001 fc24 	bl	8019bf8 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 80183b0:	4b2d      	ldr	r3, [pc, #180]	@ (8018468 <prvAddNewTaskToReadyList+0xc4>)
 80183b2:	681b      	ldr	r3, [r3, #0]
 80183b4:	3301      	adds	r3, #1
 80183b6:	4a2c      	ldr	r2, [pc, #176]	@ (8018468 <prvAddNewTaskToReadyList+0xc4>)
 80183b8:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 80183ba:	4b2c      	ldr	r3, [pc, #176]	@ (801846c <prvAddNewTaskToReadyList+0xc8>)
 80183bc:	681b      	ldr	r3, [r3, #0]
 80183be:	2b00      	cmp	r3, #0
 80183c0:	d109      	bne.n	80183d6 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 80183c2:	4a2a      	ldr	r2, [pc, #168]	@ (801846c <prvAddNewTaskToReadyList+0xc8>)
 80183c4:	687b      	ldr	r3, [r7, #4]
 80183c6:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 80183c8:	4b27      	ldr	r3, [pc, #156]	@ (8018468 <prvAddNewTaskToReadyList+0xc4>)
 80183ca:	681b      	ldr	r3, [r3, #0]
 80183cc:	2b01      	cmp	r3, #1
 80183ce:	d110      	bne.n	80183f2 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 80183d0:	f000 fcd2 	bl	8018d78 <prvInitialiseTaskLists>
 80183d4:	e00d      	b.n	80183f2 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 80183d6:	4b26      	ldr	r3, [pc, #152]	@ (8018470 <prvAddNewTaskToReadyList+0xcc>)
 80183d8:	681b      	ldr	r3, [r3, #0]
 80183da:	2b00      	cmp	r3, #0
 80183dc:	d109      	bne.n	80183f2 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 80183de:	4b23      	ldr	r3, [pc, #140]	@ (801846c <prvAddNewTaskToReadyList+0xc8>)
 80183e0:	681b      	ldr	r3, [r3, #0]
 80183e2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80183e4:	687b      	ldr	r3, [r7, #4]
 80183e6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80183e8:	429a      	cmp	r2, r3
 80183ea:	d802      	bhi.n	80183f2 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 80183ec:	4a1f      	ldr	r2, [pc, #124]	@ (801846c <prvAddNewTaskToReadyList+0xc8>)
 80183ee:	687b      	ldr	r3, [r7, #4]
 80183f0:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 80183f2:	4b20      	ldr	r3, [pc, #128]	@ (8018474 <prvAddNewTaskToReadyList+0xd0>)
 80183f4:	681b      	ldr	r3, [r3, #0]
 80183f6:	3301      	adds	r3, #1
 80183f8:	4a1e      	ldr	r2, [pc, #120]	@ (8018474 <prvAddNewTaskToReadyList+0xd0>)
 80183fa:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 80183fc:	4b1d      	ldr	r3, [pc, #116]	@ (8018474 <prvAddNewTaskToReadyList+0xd0>)
 80183fe:	681a      	ldr	r2, [r3, #0]
 8018400:	687b      	ldr	r3, [r7, #4]
 8018402:	649a      	str	r2, [r3, #72]	@ 0x48
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8018404:	687b      	ldr	r3, [r7, #4]
 8018406:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8018408:	4b1b      	ldr	r3, [pc, #108]	@ (8018478 <prvAddNewTaskToReadyList+0xd4>)
 801840a:	681b      	ldr	r3, [r3, #0]
 801840c:	429a      	cmp	r2, r3
 801840e:	d903      	bls.n	8018418 <prvAddNewTaskToReadyList+0x74>
 8018410:	687b      	ldr	r3, [r7, #4]
 8018412:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8018414:	4a18      	ldr	r2, [pc, #96]	@ (8018478 <prvAddNewTaskToReadyList+0xd4>)
 8018416:	6013      	str	r3, [r2, #0]
 8018418:	687b      	ldr	r3, [r7, #4]
 801841a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 801841c:	4613      	mov	r3, r2
 801841e:	009b      	lsls	r3, r3, #2
 8018420:	4413      	add	r3, r2
 8018422:	009b      	lsls	r3, r3, #2
 8018424:	4a15      	ldr	r2, [pc, #84]	@ (801847c <prvAddNewTaskToReadyList+0xd8>)
 8018426:	441a      	add	r2, r3
 8018428:	687b      	ldr	r3, [r7, #4]
 801842a:	3304      	adds	r3, #4
 801842c:	4619      	mov	r1, r3
 801842e:	4610      	mov	r0, r2
 8018430:	f7fe fcfd 	bl	8016e2e <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8018434:	f001 fc12 	bl	8019c5c <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8018438:	4b0d      	ldr	r3, [pc, #52]	@ (8018470 <prvAddNewTaskToReadyList+0xcc>)
 801843a:	681b      	ldr	r3, [r3, #0]
 801843c:	2b00      	cmp	r3, #0
 801843e:	d00e      	beq.n	801845e <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8018440:	4b0a      	ldr	r3, [pc, #40]	@ (801846c <prvAddNewTaskToReadyList+0xc8>)
 8018442:	681b      	ldr	r3, [r3, #0]
 8018444:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8018446:	687b      	ldr	r3, [r7, #4]
 8018448:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 801844a:	429a      	cmp	r2, r3
 801844c:	d207      	bcs.n	801845e <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 801844e:	4b0c      	ldr	r3, [pc, #48]	@ (8018480 <prvAddNewTaskToReadyList+0xdc>)
 8018450:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8018454:	601a      	str	r2, [r3, #0]
 8018456:	f3bf 8f4f 	dsb	sy
 801845a:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 801845e:	bf00      	nop
 8018460:	3708      	adds	r7, #8
 8018462:	46bd      	mov	sp, r7
 8018464:	bd80      	pop	{r7, pc}
 8018466:	bf00      	nop
 8018468:	24004124 	.word	0x24004124
 801846c:	24003c50 	.word	0x24003c50
 8018470:	24004130 	.word	0x24004130
 8018474:	24004140 	.word	0x24004140
 8018478:	2400412c 	.word	0x2400412c
 801847c:	24003c54 	.word	0x24003c54
 8018480:	e000ed04 	.word	0xe000ed04

08018484 <vTaskDelayUntil>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelayUntil == 1 )

	void vTaskDelayUntil( TickType_t * const pxPreviousWakeTime, const TickType_t xTimeIncrement )
	{
 8018484:	b580      	push	{r7, lr}
 8018486:	b08a      	sub	sp, #40	@ 0x28
 8018488:	af00      	add	r7, sp, #0
 801848a:	6078      	str	r0, [r7, #4]
 801848c:	6039      	str	r1, [r7, #0]
	TickType_t xTimeToWake;
	BaseType_t xAlreadyYielded, xShouldDelay = pdFALSE;
 801848e:	2300      	movs	r3, #0
 8018490:	627b      	str	r3, [r7, #36]	@ 0x24

		configASSERT( pxPreviousWakeTime );
 8018492:	687b      	ldr	r3, [r7, #4]
 8018494:	2b00      	cmp	r3, #0
 8018496:	d10b      	bne.n	80184b0 <vTaskDelayUntil+0x2c>
	__asm volatile
 8018498:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801849c:	f383 8811 	msr	BASEPRI, r3
 80184a0:	f3bf 8f6f 	isb	sy
 80184a4:	f3bf 8f4f 	dsb	sy
 80184a8:	617b      	str	r3, [r7, #20]
}
 80184aa:	bf00      	nop
 80184ac:	bf00      	nop
 80184ae:	e7fd      	b.n	80184ac <vTaskDelayUntil+0x28>
		configASSERT( ( xTimeIncrement > 0U ) );
 80184b0:	683b      	ldr	r3, [r7, #0]
 80184b2:	2b00      	cmp	r3, #0
 80184b4:	d10b      	bne.n	80184ce <vTaskDelayUntil+0x4a>
	__asm volatile
 80184b6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80184ba:	f383 8811 	msr	BASEPRI, r3
 80184be:	f3bf 8f6f 	isb	sy
 80184c2:	f3bf 8f4f 	dsb	sy
 80184c6:	613b      	str	r3, [r7, #16]
}
 80184c8:	bf00      	nop
 80184ca:	bf00      	nop
 80184cc:	e7fd      	b.n	80184ca <vTaskDelayUntil+0x46>
		configASSERT( uxSchedulerSuspended == 0 );
 80184ce:	4b2a      	ldr	r3, [pc, #168]	@ (8018578 <vTaskDelayUntil+0xf4>)
 80184d0:	681b      	ldr	r3, [r3, #0]
 80184d2:	2b00      	cmp	r3, #0
 80184d4:	d00b      	beq.n	80184ee <vTaskDelayUntil+0x6a>
	__asm volatile
 80184d6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80184da:	f383 8811 	msr	BASEPRI, r3
 80184de:	f3bf 8f6f 	isb	sy
 80184e2:	f3bf 8f4f 	dsb	sy
 80184e6:	60fb      	str	r3, [r7, #12]
}
 80184e8:	bf00      	nop
 80184ea:	bf00      	nop
 80184ec:	e7fd      	b.n	80184ea <vTaskDelayUntil+0x66>

		vTaskSuspendAll();
 80184ee:	f000 f8ef 	bl	80186d0 <vTaskSuspendAll>
		{
			/* Minor optimisation.  The tick count cannot change in this
			block. */
			const TickType_t xConstTickCount = xTickCount;
 80184f2:	4b22      	ldr	r3, [pc, #136]	@ (801857c <vTaskDelayUntil+0xf8>)
 80184f4:	681b      	ldr	r3, [r3, #0]
 80184f6:	623b      	str	r3, [r7, #32]

			/* Generate the tick time at which the task wants to wake. */
			xTimeToWake = *pxPreviousWakeTime + xTimeIncrement;
 80184f8:	687b      	ldr	r3, [r7, #4]
 80184fa:	681b      	ldr	r3, [r3, #0]
 80184fc:	683a      	ldr	r2, [r7, #0]
 80184fe:	4413      	add	r3, r2
 8018500:	61fb      	str	r3, [r7, #28]

			if( xConstTickCount < *pxPreviousWakeTime )
 8018502:	687b      	ldr	r3, [r7, #4]
 8018504:	681b      	ldr	r3, [r3, #0]
 8018506:	6a3a      	ldr	r2, [r7, #32]
 8018508:	429a      	cmp	r2, r3
 801850a:	d20b      	bcs.n	8018524 <vTaskDelayUntil+0xa0>
				/* The tick count has overflowed since this function was
				lasted called.  In this case the only time we should ever
				actually delay is if the wake time has also	overflowed,
				and the wake time is greater than the tick time.  When this
				is the case it is as if neither time had overflowed. */
				if( ( xTimeToWake < *pxPreviousWakeTime ) && ( xTimeToWake > xConstTickCount ) )
 801850c:	687b      	ldr	r3, [r7, #4]
 801850e:	681b      	ldr	r3, [r3, #0]
 8018510:	69fa      	ldr	r2, [r7, #28]
 8018512:	429a      	cmp	r2, r3
 8018514:	d211      	bcs.n	801853a <vTaskDelayUntil+0xb6>
 8018516:	69fa      	ldr	r2, [r7, #28]
 8018518:	6a3b      	ldr	r3, [r7, #32]
 801851a:	429a      	cmp	r2, r3
 801851c:	d90d      	bls.n	801853a <vTaskDelayUntil+0xb6>
				{
					xShouldDelay = pdTRUE;
 801851e:	2301      	movs	r3, #1
 8018520:	627b      	str	r3, [r7, #36]	@ 0x24
 8018522:	e00a      	b.n	801853a <vTaskDelayUntil+0xb6>
			else
			{
				/* The tick time has not overflowed.  In this case we will
				delay if either the wake time has overflowed, and/or the
				tick time is less than the wake time. */
				if( ( xTimeToWake < *pxPreviousWakeTime ) || ( xTimeToWake > xConstTickCount ) )
 8018524:	687b      	ldr	r3, [r7, #4]
 8018526:	681b      	ldr	r3, [r3, #0]
 8018528:	69fa      	ldr	r2, [r7, #28]
 801852a:	429a      	cmp	r2, r3
 801852c:	d303      	bcc.n	8018536 <vTaskDelayUntil+0xb2>
 801852e:	69fa      	ldr	r2, [r7, #28]
 8018530:	6a3b      	ldr	r3, [r7, #32]
 8018532:	429a      	cmp	r2, r3
 8018534:	d901      	bls.n	801853a <vTaskDelayUntil+0xb6>
				{
					xShouldDelay = pdTRUE;
 8018536:	2301      	movs	r3, #1
 8018538:	627b      	str	r3, [r7, #36]	@ 0x24
					mtCOVERAGE_TEST_MARKER();
				}
			}

			/* Update the wake time ready for the next call. */
			*pxPreviousWakeTime = xTimeToWake;
 801853a:	687b      	ldr	r3, [r7, #4]
 801853c:	69fa      	ldr	r2, [r7, #28]
 801853e:	601a      	str	r2, [r3, #0]

			if( xShouldDelay != pdFALSE )
 8018540:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8018542:	2b00      	cmp	r3, #0
 8018544:	d006      	beq.n	8018554 <vTaskDelayUntil+0xd0>
			{
				traceTASK_DELAY_UNTIL( xTimeToWake );

				/* prvAddCurrentTaskToDelayedList() needs the block time, not
				the time to wake, so subtract the current tick count. */
				prvAddCurrentTaskToDelayedList( xTimeToWake - xConstTickCount, pdFALSE );
 8018546:	69fa      	ldr	r2, [r7, #28]
 8018548:	6a3b      	ldr	r3, [r7, #32]
 801854a:	1ad3      	subs	r3, r2, r3
 801854c:	2100      	movs	r1, #0
 801854e:	4618      	mov	r0, r3
 8018550:	f000 fe74 	bl	801923c <prvAddCurrentTaskToDelayedList>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		xAlreadyYielded = xTaskResumeAll();
 8018554:	f000 f8ca 	bl	80186ec <xTaskResumeAll>
 8018558:	61b8      	str	r0, [r7, #24]

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 801855a:	69bb      	ldr	r3, [r7, #24]
 801855c:	2b00      	cmp	r3, #0
 801855e:	d107      	bne.n	8018570 <vTaskDelayUntil+0xec>
		{
			portYIELD_WITHIN_API();
 8018560:	4b07      	ldr	r3, [pc, #28]	@ (8018580 <vTaskDelayUntil+0xfc>)
 8018562:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8018566:	601a      	str	r2, [r3, #0]
 8018568:	f3bf 8f4f 	dsb	sy
 801856c:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8018570:	bf00      	nop
 8018572:	3728      	adds	r7, #40	@ 0x28
 8018574:	46bd      	mov	sp, r7
 8018576:	bd80      	pop	{r7, pc}
 8018578:	2400414c 	.word	0x2400414c
 801857c:	24004128 	.word	0x24004128
 8018580:	e000ed04 	.word	0xe000ed04

08018584 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8018584:	b580      	push	{r7, lr}
 8018586:	b084      	sub	sp, #16
 8018588:	af00      	add	r7, sp, #0
 801858a:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 801858c:	2300      	movs	r3, #0
 801858e:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8018590:	687b      	ldr	r3, [r7, #4]
 8018592:	2b00      	cmp	r3, #0
 8018594:	d018      	beq.n	80185c8 <vTaskDelay+0x44>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 8018596:	4b14      	ldr	r3, [pc, #80]	@ (80185e8 <vTaskDelay+0x64>)
 8018598:	681b      	ldr	r3, [r3, #0]
 801859a:	2b00      	cmp	r3, #0
 801859c:	d00b      	beq.n	80185b6 <vTaskDelay+0x32>
	__asm volatile
 801859e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80185a2:	f383 8811 	msr	BASEPRI, r3
 80185a6:	f3bf 8f6f 	isb	sy
 80185aa:	f3bf 8f4f 	dsb	sy
 80185ae:	60bb      	str	r3, [r7, #8]
}
 80185b0:	bf00      	nop
 80185b2:	bf00      	nop
 80185b4:	e7fd      	b.n	80185b2 <vTaskDelay+0x2e>
			vTaskSuspendAll();
 80185b6:	f000 f88b 	bl	80186d0 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 80185ba:	2100      	movs	r1, #0
 80185bc:	6878      	ldr	r0, [r7, #4]
 80185be:	f000 fe3d 	bl	801923c <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 80185c2:	f000 f893 	bl	80186ec <xTaskResumeAll>
 80185c6:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 80185c8:	68fb      	ldr	r3, [r7, #12]
 80185ca:	2b00      	cmp	r3, #0
 80185cc:	d107      	bne.n	80185de <vTaskDelay+0x5a>
		{
			portYIELD_WITHIN_API();
 80185ce:	4b07      	ldr	r3, [pc, #28]	@ (80185ec <vTaskDelay+0x68>)
 80185d0:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80185d4:	601a      	str	r2, [r3, #0]
 80185d6:	f3bf 8f4f 	dsb	sy
 80185da:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 80185de:	bf00      	nop
 80185e0:	3710      	adds	r7, #16
 80185e2:	46bd      	mov	sp, r7
 80185e4:	bd80      	pop	{r7, pc}
 80185e6:	bf00      	nop
 80185e8:	2400414c 	.word	0x2400414c
 80185ec:	e000ed04 	.word	0xe000ed04

080185f0 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 80185f0:	b580      	push	{r7, lr}
 80185f2:	b08a      	sub	sp, #40	@ 0x28
 80185f4:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 80185f6:	2300      	movs	r3, #0
 80185f8:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 80185fa:	2300      	movs	r3, #0
 80185fc:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 80185fe:	463a      	mov	r2, r7
 8018600:	1d39      	adds	r1, r7, #4
 8018602:	f107 0308 	add.w	r3, r7, #8
 8018606:	4618      	mov	r0, r3
 8018608:	f7fe fbb0 	bl	8016d6c <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 801860c:	6839      	ldr	r1, [r7, #0]
 801860e:	687b      	ldr	r3, [r7, #4]
 8018610:	68ba      	ldr	r2, [r7, #8]
 8018612:	9202      	str	r2, [sp, #8]
 8018614:	9301      	str	r3, [sp, #4]
 8018616:	2300      	movs	r3, #0
 8018618:	9300      	str	r3, [sp, #0]
 801861a:	2300      	movs	r3, #0
 801861c:	460a      	mov	r2, r1
 801861e:	4924      	ldr	r1, [pc, #144]	@ (80186b0 <vTaskStartScheduler+0xc0>)
 8018620:	4824      	ldr	r0, [pc, #144]	@ (80186b4 <vTaskStartScheduler+0xc4>)
 8018622:	f7ff fd6f 	bl	8018104 <xTaskCreateStatic>
 8018626:	4603      	mov	r3, r0
 8018628:	4a23      	ldr	r2, [pc, #140]	@ (80186b8 <vTaskStartScheduler+0xc8>)
 801862a:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 801862c:	4b22      	ldr	r3, [pc, #136]	@ (80186b8 <vTaskStartScheduler+0xc8>)
 801862e:	681b      	ldr	r3, [r3, #0]
 8018630:	2b00      	cmp	r3, #0
 8018632:	d002      	beq.n	801863a <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8018634:	2301      	movs	r3, #1
 8018636:	617b      	str	r3, [r7, #20]
 8018638:	e001      	b.n	801863e <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 801863a:	2300      	movs	r3, #0
 801863c:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 801863e:	697b      	ldr	r3, [r7, #20]
 8018640:	2b01      	cmp	r3, #1
 8018642:	d102      	bne.n	801864a <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 8018644:	f000 fe4e 	bl	80192e4 <xTimerCreateTimerTask>
 8018648:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 801864a:	697b      	ldr	r3, [r7, #20]
 801864c:	2b01      	cmp	r3, #1
 801864e:	d11b      	bne.n	8018688 <vTaskStartScheduler+0x98>
	__asm volatile
 8018650:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8018654:	f383 8811 	msr	BASEPRI, r3
 8018658:	f3bf 8f6f 	isb	sy
 801865c:	f3bf 8f4f 	dsb	sy
 8018660:	613b      	str	r3, [r7, #16]
}
 8018662:	bf00      	nop
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first.
			See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8018664:	4b15      	ldr	r3, [pc, #84]	@ (80186bc <vTaskStartScheduler+0xcc>)
 8018666:	681b      	ldr	r3, [r3, #0]
 8018668:	3358      	adds	r3, #88	@ 0x58
 801866a:	4a15      	ldr	r2, [pc, #84]	@ (80186c0 <vTaskStartScheduler+0xd0>)
 801866c:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 801866e:	4b15      	ldr	r3, [pc, #84]	@ (80186c4 <vTaskStartScheduler+0xd4>)
 8018670:	f04f 32ff 	mov.w	r2, #4294967295
 8018674:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8018676:	4b14      	ldr	r3, [pc, #80]	@ (80186c8 <vTaskStartScheduler+0xd8>)
 8018678:	2201      	movs	r2, #1
 801867a:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 801867c:	4b13      	ldr	r3, [pc, #76]	@ (80186cc <vTaskStartScheduler+0xdc>)
 801867e:	2200      	movs	r2, #0
 8018680:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8018682:	f001 fa15 	bl	8019ab0 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8018686:	e00f      	b.n	80186a8 <vTaskStartScheduler+0xb8>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8018688:	697b      	ldr	r3, [r7, #20]
 801868a:	f1b3 3fff 	cmp.w	r3, #4294967295
 801868e:	d10b      	bne.n	80186a8 <vTaskStartScheduler+0xb8>
	__asm volatile
 8018690:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8018694:	f383 8811 	msr	BASEPRI, r3
 8018698:	f3bf 8f6f 	isb	sy
 801869c:	f3bf 8f4f 	dsb	sy
 80186a0:	60fb      	str	r3, [r7, #12]
}
 80186a2:	bf00      	nop
 80186a4:	bf00      	nop
 80186a6:	e7fd      	b.n	80186a4 <vTaskStartScheduler+0xb4>
}
 80186a8:	bf00      	nop
 80186aa:	3718      	adds	r7, #24
 80186ac:	46bd      	mov	sp, r7
 80186ae:	bd80      	pop	{r7, pc}
 80186b0:	0801fa6c 	.word	0x0801fa6c
 80186b4:	08018d49 	.word	0x08018d49
 80186b8:	24004148 	.word	0x24004148
 80186bc:	24003c50 	.word	0x24003c50
 80186c0:	24000020 	.word	0x24000020
 80186c4:	24004144 	.word	0x24004144
 80186c8:	24004130 	.word	0x24004130
 80186cc:	24004128 	.word	0x24004128

080186d0 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 80186d0:	b480      	push	{r7}
 80186d2:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 80186d4:	4b04      	ldr	r3, [pc, #16]	@ (80186e8 <vTaskSuspendAll+0x18>)
 80186d6:	681b      	ldr	r3, [r3, #0]
 80186d8:	3301      	adds	r3, #1
 80186da:	4a03      	ldr	r2, [pc, #12]	@ (80186e8 <vTaskSuspendAll+0x18>)
 80186dc:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 80186de:	bf00      	nop
 80186e0:	46bd      	mov	sp, r7
 80186e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80186e6:	4770      	bx	lr
 80186e8:	2400414c 	.word	0x2400414c

080186ec <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 80186ec:	b580      	push	{r7, lr}
 80186ee:	b084      	sub	sp, #16
 80186f0:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 80186f2:	2300      	movs	r3, #0
 80186f4:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 80186f6:	2300      	movs	r3, #0
 80186f8:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 80186fa:	4b42      	ldr	r3, [pc, #264]	@ (8018804 <xTaskResumeAll+0x118>)
 80186fc:	681b      	ldr	r3, [r3, #0]
 80186fe:	2b00      	cmp	r3, #0
 8018700:	d10b      	bne.n	801871a <xTaskResumeAll+0x2e>
	__asm volatile
 8018702:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8018706:	f383 8811 	msr	BASEPRI, r3
 801870a:	f3bf 8f6f 	isb	sy
 801870e:	f3bf 8f4f 	dsb	sy
 8018712:	603b      	str	r3, [r7, #0]
}
 8018714:	bf00      	nop
 8018716:	bf00      	nop
 8018718:	e7fd      	b.n	8018716 <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 801871a:	f001 fa6d 	bl	8019bf8 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 801871e:	4b39      	ldr	r3, [pc, #228]	@ (8018804 <xTaskResumeAll+0x118>)
 8018720:	681b      	ldr	r3, [r3, #0]
 8018722:	3b01      	subs	r3, #1
 8018724:	4a37      	ldr	r2, [pc, #220]	@ (8018804 <xTaskResumeAll+0x118>)
 8018726:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8018728:	4b36      	ldr	r3, [pc, #216]	@ (8018804 <xTaskResumeAll+0x118>)
 801872a:	681b      	ldr	r3, [r3, #0]
 801872c:	2b00      	cmp	r3, #0
 801872e:	d162      	bne.n	80187f6 <xTaskResumeAll+0x10a>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8018730:	4b35      	ldr	r3, [pc, #212]	@ (8018808 <xTaskResumeAll+0x11c>)
 8018732:	681b      	ldr	r3, [r3, #0]
 8018734:	2b00      	cmp	r3, #0
 8018736:	d05e      	beq.n	80187f6 <xTaskResumeAll+0x10a>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8018738:	e02f      	b.n	801879a <xTaskResumeAll+0xae>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 801873a:	4b34      	ldr	r3, [pc, #208]	@ (801880c <xTaskResumeAll+0x120>)
 801873c:	68db      	ldr	r3, [r3, #12]
 801873e:	68db      	ldr	r3, [r3, #12]
 8018740:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8018742:	68fb      	ldr	r3, [r7, #12]
 8018744:	3318      	adds	r3, #24
 8018746:	4618      	mov	r0, r3
 8018748:	f7fe fbce 	bl	8016ee8 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 801874c:	68fb      	ldr	r3, [r7, #12]
 801874e:	3304      	adds	r3, #4
 8018750:	4618      	mov	r0, r3
 8018752:	f7fe fbc9 	bl	8016ee8 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8018756:	68fb      	ldr	r3, [r7, #12]
 8018758:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 801875a:	4b2d      	ldr	r3, [pc, #180]	@ (8018810 <xTaskResumeAll+0x124>)
 801875c:	681b      	ldr	r3, [r3, #0]
 801875e:	429a      	cmp	r2, r3
 8018760:	d903      	bls.n	801876a <xTaskResumeAll+0x7e>
 8018762:	68fb      	ldr	r3, [r7, #12]
 8018764:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8018766:	4a2a      	ldr	r2, [pc, #168]	@ (8018810 <xTaskResumeAll+0x124>)
 8018768:	6013      	str	r3, [r2, #0]
 801876a:	68fb      	ldr	r3, [r7, #12]
 801876c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 801876e:	4613      	mov	r3, r2
 8018770:	009b      	lsls	r3, r3, #2
 8018772:	4413      	add	r3, r2
 8018774:	009b      	lsls	r3, r3, #2
 8018776:	4a27      	ldr	r2, [pc, #156]	@ (8018814 <xTaskResumeAll+0x128>)
 8018778:	441a      	add	r2, r3
 801877a:	68fb      	ldr	r3, [r7, #12]
 801877c:	3304      	adds	r3, #4
 801877e:	4619      	mov	r1, r3
 8018780:	4610      	mov	r0, r2
 8018782:	f7fe fb54 	bl	8016e2e <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8018786:	68fb      	ldr	r3, [r7, #12]
 8018788:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 801878a:	4b23      	ldr	r3, [pc, #140]	@ (8018818 <xTaskResumeAll+0x12c>)
 801878c:	681b      	ldr	r3, [r3, #0]
 801878e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8018790:	429a      	cmp	r2, r3
 8018792:	d302      	bcc.n	801879a <xTaskResumeAll+0xae>
					{
						xYieldPending = pdTRUE;
 8018794:	4b21      	ldr	r3, [pc, #132]	@ (801881c <xTaskResumeAll+0x130>)
 8018796:	2201      	movs	r2, #1
 8018798:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 801879a:	4b1c      	ldr	r3, [pc, #112]	@ (801880c <xTaskResumeAll+0x120>)
 801879c:	681b      	ldr	r3, [r3, #0]
 801879e:	2b00      	cmp	r3, #0
 80187a0:	d1cb      	bne.n	801873a <xTaskResumeAll+0x4e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 80187a2:	68fb      	ldr	r3, [r7, #12]
 80187a4:	2b00      	cmp	r3, #0
 80187a6:	d001      	beq.n	80187ac <xTaskResumeAll+0xc0>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 80187a8:	f000 fb8a 	bl	8018ec0 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 80187ac:	4b1c      	ldr	r3, [pc, #112]	@ (8018820 <xTaskResumeAll+0x134>)
 80187ae:	681b      	ldr	r3, [r3, #0]
 80187b0:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 80187b2:	687b      	ldr	r3, [r7, #4]
 80187b4:	2b00      	cmp	r3, #0
 80187b6:	d010      	beq.n	80187da <xTaskResumeAll+0xee>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 80187b8:	f000 f846 	bl	8018848 <xTaskIncrementTick>
 80187bc:	4603      	mov	r3, r0
 80187be:	2b00      	cmp	r3, #0
 80187c0:	d002      	beq.n	80187c8 <xTaskResumeAll+0xdc>
							{
								xYieldPending = pdTRUE;
 80187c2:	4b16      	ldr	r3, [pc, #88]	@ (801881c <xTaskResumeAll+0x130>)
 80187c4:	2201      	movs	r2, #1
 80187c6:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 80187c8:	687b      	ldr	r3, [r7, #4]
 80187ca:	3b01      	subs	r3, #1
 80187cc:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 80187ce:	687b      	ldr	r3, [r7, #4]
 80187d0:	2b00      	cmp	r3, #0
 80187d2:	d1f1      	bne.n	80187b8 <xTaskResumeAll+0xcc>

						xPendedTicks = 0;
 80187d4:	4b12      	ldr	r3, [pc, #72]	@ (8018820 <xTaskResumeAll+0x134>)
 80187d6:	2200      	movs	r2, #0
 80187d8:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 80187da:	4b10      	ldr	r3, [pc, #64]	@ (801881c <xTaskResumeAll+0x130>)
 80187dc:	681b      	ldr	r3, [r3, #0]
 80187de:	2b00      	cmp	r3, #0
 80187e0:	d009      	beq.n	80187f6 <xTaskResumeAll+0x10a>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 80187e2:	2301      	movs	r3, #1
 80187e4:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 80187e6:	4b0f      	ldr	r3, [pc, #60]	@ (8018824 <xTaskResumeAll+0x138>)
 80187e8:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80187ec:	601a      	str	r2, [r3, #0]
 80187ee:	f3bf 8f4f 	dsb	sy
 80187f2:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 80187f6:	f001 fa31 	bl	8019c5c <vPortExitCritical>

	return xAlreadyYielded;
 80187fa:	68bb      	ldr	r3, [r7, #8]
}
 80187fc:	4618      	mov	r0, r3
 80187fe:	3710      	adds	r7, #16
 8018800:	46bd      	mov	sp, r7
 8018802:	bd80      	pop	{r7, pc}
 8018804:	2400414c 	.word	0x2400414c
 8018808:	24004124 	.word	0x24004124
 801880c:	240040e4 	.word	0x240040e4
 8018810:	2400412c 	.word	0x2400412c
 8018814:	24003c54 	.word	0x24003c54
 8018818:	24003c50 	.word	0x24003c50
 801881c:	24004138 	.word	0x24004138
 8018820:	24004134 	.word	0x24004134
 8018824:	e000ed04 	.word	0xe000ed04

08018828 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 8018828:	b480      	push	{r7}
 801882a:	b083      	sub	sp, #12
 801882c:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 801882e:	4b05      	ldr	r3, [pc, #20]	@ (8018844 <xTaskGetTickCount+0x1c>)
 8018830:	681b      	ldr	r3, [r3, #0]
 8018832:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 8018834:	687b      	ldr	r3, [r7, #4]
}
 8018836:	4618      	mov	r0, r3
 8018838:	370c      	adds	r7, #12
 801883a:	46bd      	mov	sp, r7
 801883c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8018840:	4770      	bx	lr
 8018842:	bf00      	nop
 8018844:	24004128 	.word	0x24004128

08018848 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8018848:	b580      	push	{r7, lr}
 801884a:	b086      	sub	sp, #24
 801884c:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 801884e:	2300      	movs	r3, #0
 8018850:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8018852:	4b4f      	ldr	r3, [pc, #316]	@ (8018990 <xTaskIncrementTick+0x148>)
 8018854:	681b      	ldr	r3, [r3, #0]
 8018856:	2b00      	cmp	r3, #0
 8018858:	f040 8090 	bne.w	801897c <xTaskIncrementTick+0x134>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 801885c:	4b4d      	ldr	r3, [pc, #308]	@ (8018994 <xTaskIncrementTick+0x14c>)
 801885e:	681b      	ldr	r3, [r3, #0]
 8018860:	3301      	adds	r3, #1
 8018862:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8018864:	4a4b      	ldr	r2, [pc, #300]	@ (8018994 <xTaskIncrementTick+0x14c>)
 8018866:	693b      	ldr	r3, [r7, #16]
 8018868:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 801886a:	693b      	ldr	r3, [r7, #16]
 801886c:	2b00      	cmp	r3, #0
 801886e:	d121      	bne.n	80188b4 <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 8018870:	4b49      	ldr	r3, [pc, #292]	@ (8018998 <xTaskIncrementTick+0x150>)
 8018872:	681b      	ldr	r3, [r3, #0]
 8018874:	681b      	ldr	r3, [r3, #0]
 8018876:	2b00      	cmp	r3, #0
 8018878:	d00b      	beq.n	8018892 <xTaskIncrementTick+0x4a>
	__asm volatile
 801887a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801887e:	f383 8811 	msr	BASEPRI, r3
 8018882:	f3bf 8f6f 	isb	sy
 8018886:	f3bf 8f4f 	dsb	sy
 801888a:	603b      	str	r3, [r7, #0]
}
 801888c:	bf00      	nop
 801888e:	bf00      	nop
 8018890:	e7fd      	b.n	801888e <xTaskIncrementTick+0x46>
 8018892:	4b41      	ldr	r3, [pc, #260]	@ (8018998 <xTaskIncrementTick+0x150>)
 8018894:	681b      	ldr	r3, [r3, #0]
 8018896:	60fb      	str	r3, [r7, #12]
 8018898:	4b40      	ldr	r3, [pc, #256]	@ (801899c <xTaskIncrementTick+0x154>)
 801889a:	681b      	ldr	r3, [r3, #0]
 801889c:	4a3e      	ldr	r2, [pc, #248]	@ (8018998 <xTaskIncrementTick+0x150>)
 801889e:	6013      	str	r3, [r2, #0]
 80188a0:	4a3e      	ldr	r2, [pc, #248]	@ (801899c <xTaskIncrementTick+0x154>)
 80188a2:	68fb      	ldr	r3, [r7, #12]
 80188a4:	6013      	str	r3, [r2, #0]
 80188a6:	4b3e      	ldr	r3, [pc, #248]	@ (80189a0 <xTaskIncrementTick+0x158>)
 80188a8:	681b      	ldr	r3, [r3, #0]
 80188aa:	3301      	adds	r3, #1
 80188ac:	4a3c      	ldr	r2, [pc, #240]	@ (80189a0 <xTaskIncrementTick+0x158>)
 80188ae:	6013      	str	r3, [r2, #0]
 80188b0:	f000 fb06 	bl	8018ec0 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 80188b4:	4b3b      	ldr	r3, [pc, #236]	@ (80189a4 <xTaskIncrementTick+0x15c>)
 80188b6:	681b      	ldr	r3, [r3, #0]
 80188b8:	693a      	ldr	r2, [r7, #16]
 80188ba:	429a      	cmp	r2, r3
 80188bc:	d349      	bcc.n	8018952 <xTaskIncrementTick+0x10a>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80188be:	4b36      	ldr	r3, [pc, #216]	@ (8018998 <xTaskIncrementTick+0x150>)
 80188c0:	681b      	ldr	r3, [r3, #0]
 80188c2:	681b      	ldr	r3, [r3, #0]
 80188c4:	2b00      	cmp	r3, #0
 80188c6:	d104      	bne.n	80188d2 <xTaskIncrementTick+0x8a>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80188c8:	4b36      	ldr	r3, [pc, #216]	@ (80189a4 <xTaskIncrementTick+0x15c>)
 80188ca:	f04f 32ff 	mov.w	r2, #4294967295
 80188ce:	601a      	str	r2, [r3, #0]
					break;
 80188d0:	e03f      	b.n	8018952 <xTaskIncrementTick+0x10a>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80188d2:	4b31      	ldr	r3, [pc, #196]	@ (8018998 <xTaskIncrementTick+0x150>)
 80188d4:	681b      	ldr	r3, [r3, #0]
 80188d6:	68db      	ldr	r3, [r3, #12]
 80188d8:	68db      	ldr	r3, [r3, #12]
 80188da:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 80188dc:	68bb      	ldr	r3, [r7, #8]
 80188de:	685b      	ldr	r3, [r3, #4]
 80188e0:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 80188e2:	693a      	ldr	r2, [r7, #16]
 80188e4:	687b      	ldr	r3, [r7, #4]
 80188e6:	429a      	cmp	r2, r3
 80188e8:	d203      	bcs.n	80188f2 <xTaskIncrementTick+0xaa>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 80188ea:	4a2e      	ldr	r2, [pc, #184]	@ (80189a4 <xTaskIncrementTick+0x15c>)
 80188ec:	687b      	ldr	r3, [r7, #4]
 80188ee:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 80188f0:	e02f      	b.n	8018952 <xTaskIncrementTick+0x10a>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80188f2:	68bb      	ldr	r3, [r7, #8]
 80188f4:	3304      	adds	r3, #4
 80188f6:	4618      	mov	r0, r3
 80188f8:	f7fe faf6 	bl	8016ee8 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 80188fc:	68bb      	ldr	r3, [r7, #8]
 80188fe:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8018900:	2b00      	cmp	r3, #0
 8018902:	d004      	beq.n	801890e <xTaskIncrementTick+0xc6>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8018904:	68bb      	ldr	r3, [r7, #8]
 8018906:	3318      	adds	r3, #24
 8018908:	4618      	mov	r0, r3
 801890a:	f7fe faed 	bl	8016ee8 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 801890e:	68bb      	ldr	r3, [r7, #8]
 8018910:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8018912:	4b25      	ldr	r3, [pc, #148]	@ (80189a8 <xTaskIncrementTick+0x160>)
 8018914:	681b      	ldr	r3, [r3, #0]
 8018916:	429a      	cmp	r2, r3
 8018918:	d903      	bls.n	8018922 <xTaskIncrementTick+0xda>
 801891a:	68bb      	ldr	r3, [r7, #8]
 801891c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 801891e:	4a22      	ldr	r2, [pc, #136]	@ (80189a8 <xTaskIncrementTick+0x160>)
 8018920:	6013      	str	r3, [r2, #0]
 8018922:	68bb      	ldr	r3, [r7, #8]
 8018924:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8018926:	4613      	mov	r3, r2
 8018928:	009b      	lsls	r3, r3, #2
 801892a:	4413      	add	r3, r2
 801892c:	009b      	lsls	r3, r3, #2
 801892e:	4a1f      	ldr	r2, [pc, #124]	@ (80189ac <xTaskIncrementTick+0x164>)
 8018930:	441a      	add	r2, r3
 8018932:	68bb      	ldr	r3, [r7, #8]
 8018934:	3304      	adds	r3, #4
 8018936:	4619      	mov	r1, r3
 8018938:	4610      	mov	r0, r2
 801893a:	f7fe fa78 	bl	8016e2e <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 801893e:	68bb      	ldr	r3, [r7, #8]
 8018940:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8018942:	4b1b      	ldr	r3, [pc, #108]	@ (80189b0 <xTaskIncrementTick+0x168>)
 8018944:	681b      	ldr	r3, [r3, #0]
 8018946:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8018948:	429a      	cmp	r2, r3
 801894a:	d3b8      	bcc.n	80188be <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 801894c:	2301      	movs	r3, #1
 801894e:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8018950:	e7b5      	b.n	80188be <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8018952:	4b17      	ldr	r3, [pc, #92]	@ (80189b0 <xTaskIncrementTick+0x168>)
 8018954:	681b      	ldr	r3, [r3, #0]
 8018956:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8018958:	4914      	ldr	r1, [pc, #80]	@ (80189ac <xTaskIncrementTick+0x164>)
 801895a:	4613      	mov	r3, r2
 801895c:	009b      	lsls	r3, r3, #2
 801895e:	4413      	add	r3, r2
 8018960:	009b      	lsls	r3, r3, #2
 8018962:	440b      	add	r3, r1
 8018964:	681b      	ldr	r3, [r3, #0]
 8018966:	2b01      	cmp	r3, #1
 8018968:	d901      	bls.n	801896e <xTaskIncrementTick+0x126>
			{
				xSwitchRequired = pdTRUE;
 801896a:	2301      	movs	r3, #1
 801896c:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 801896e:	4b11      	ldr	r3, [pc, #68]	@ (80189b4 <xTaskIncrementTick+0x16c>)
 8018970:	681b      	ldr	r3, [r3, #0]
 8018972:	2b00      	cmp	r3, #0
 8018974:	d007      	beq.n	8018986 <xTaskIncrementTick+0x13e>
			{
				xSwitchRequired = pdTRUE;
 8018976:	2301      	movs	r3, #1
 8018978:	617b      	str	r3, [r7, #20]
 801897a:	e004      	b.n	8018986 <xTaskIncrementTick+0x13e>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 801897c:	4b0e      	ldr	r3, [pc, #56]	@ (80189b8 <xTaskIncrementTick+0x170>)
 801897e:	681b      	ldr	r3, [r3, #0]
 8018980:	3301      	adds	r3, #1
 8018982:	4a0d      	ldr	r2, [pc, #52]	@ (80189b8 <xTaskIncrementTick+0x170>)
 8018984:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 8018986:	697b      	ldr	r3, [r7, #20]
}
 8018988:	4618      	mov	r0, r3
 801898a:	3718      	adds	r7, #24
 801898c:	46bd      	mov	sp, r7
 801898e:	bd80      	pop	{r7, pc}
 8018990:	2400414c 	.word	0x2400414c
 8018994:	24004128 	.word	0x24004128
 8018998:	240040dc 	.word	0x240040dc
 801899c:	240040e0 	.word	0x240040e0
 80189a0:	2400413c 	.word	0x2400413c
 80189a4:	24004144 	.word	0x24004144
 80189a8:	2400412c 	.word	0x2400412c
 80189ac:	24003c54 	.word	0x24003c54
 80189b0:	24003c50 	.word	0x24003c50
 80189b4:	24004138 	.word	0x24004138
 80189b8:	24004134 	.word	0x24004134

080189bc <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 80189bc:	b580      	push	{r7, lr}
 80189be:	b086      	sub	sp, #24
 80189c0:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 80189c2:	4b3d      	ldr	r3, [pc, #244]	@ (8018ab8 <vTaskSwitchContext+0xfc>)
 80189c4:	681b      	ldr	r3, [r3, #0]
 80189c6:	2b00      	cmp	r3, #0
 80189c8:	d003      	beq.n	80189d2 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 80189ca:	4b3c      	ldr	r3, [pc, #240]	@ (8018abc <vTaskSwitchContext+0x100>)
 80189cc:	2201      	movs	r2, #1
 80189ce:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 80189d0:	e06e      	b.n	8018ab0 <vTaskSwitchContext+0xf4>
		xYieldPending = pdFALSE;
 80189d2:	4b3a      	ldr	r3, [pc, #232]	@ (8018abc <vTaskSwitchContext+0x100>)
 80189d4:	2200      	movs	r2, #0
 80189d6:	601a      	str	r2, [r3, #0]
		taskCHECK_FOR_STACK_OVERFLOW();
 80189d8:	4b39      	ldr	r3, [pc, #228]	@ (8018ac0 <vTaskSwitchContext+0x104>)
 80189da:	681b      	ldr	r3, [r3, #0]
 80189dc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80189de:	613b      	str	r3, [r7, #16]
 80189e0:	f04f 33a5 	mov.w	r3, #2779096485	@ 0xa5a5a5a5
 80189e4:	60fb      	str	r3, [r7, #12]
 80189e6:	693b      	ldr	r3, [r7, #16]
 80189e8:	681b      	ldr	r3, [r3, #0]
 80189ea:	68fa      	ldr	r2, [r7, #12]
 80189ec:	429a      	cmp	r2, r3
 80189ee:	d111      	bne.n	8018a14 <vTaskSwitchContext+0x58>
 80189f0:	693b      	ldr	r3, [r7, #16]
 80189f2:	3304      	adds	r3, #4
 80189f4:	681b      	ldr	r3, [r3, #0]
 80189f6:	68fa      	ldr	r2, [r7, #12]
 80189f8:	429a      	cmp	r2, r3
 80189fa:	d10b      	bne.n	8018a14 <vTaskSwitchContext+0x58>
 80189fc:	693b      	ldr	r3, [r7, #16]
 80189fe:	3308      	adds	r3, #8
 8018a00:	681b      	ldr	r3, [r3, #0]
 8018a02:	68fa      	ldr	r2, [r7, #12]
 8018a04:	429a      	cmp	r2, r3
 8018a06:	d105      	bne.n	8018a14 <vTaskSwitchContext+0x58>
 8018a08:	693b      	ldr	r3, [r7, #16]
 8018a0a:	330c      	adds	r3, #12
 8018a0c:	681b      	ldr	r3, [r3, #0]
 8018a0e:	68fa      	ldr	r2, [r7, #12]
 8018a10:	429a      	cmp	r2, r3
 8018a12:	d008      	beq.n	8018a26 <vTaskSwitchContext+0x6a>
 8018a14:	4b2a      	ldr	r3, [pc, #168]	@ (8018ac0 <vTaskSwitchContext+0x104>)
 8018a16:	681a      	ldr	r2, [r3, #0]
 8018a18:	4b29      	ldr	r3, [pc, #164]	@ (8018ac0 <vTaskSwitchContext+0x104>)
 8018a1a:	681b      	ldr	r3, [r3, #0]
 8018a1c:	3334      	adds	r3, #52	@ 0x34
 8018a1e:	4619      	mov	r1, r3
 8018a20:	4610      	mov	r0, r2
 8018a22:	f7e9 fdb9 	bl	8002598 <vApplicationStackOverflowHook>
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8018a26:	4b27      	ldr	r3, [pc, #156]	@ (8018ac4 <vTaskSwitchContext+0x108>)
 8018a28:	681b      	ldr	r3, [r3, #0]
 8018a2a:	617b      	str	r3, [r7, #20]
 8018a2c:	e011      	b.n	8018a52 <vTaskSwitchContext+0x96>
 8018a2e:	697b      	ldr	r3, [r7, #20]
 8018a30:	2b00      	cmp	r3, #0
 8018a32:	d10b      	bne.n	8018a4c <vTaskSwitchContext+0x90>
	__asm volatile
 8018a34:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8018a38:	f383 8811 	msr	BASEPRI, r3
 8018a3c:	f3bf 8f6f 	isb	sy
 8018a40:	f3bf 8f4f 	dsb	sy
 8018a44:	607b      	str	r3, [r7, #4]
}
 8018a46:	bf00      	nop
 8018a48:	bf00      	nop
 8018a4a:	e7fd      	b.n	8018a48 <vTaskSwitchContext+0x8c>
 8018a4c:	697b      	ldr	r3, [r7, #20]
 8018a4e:	3b01      	subs	r3, #1
 8018a50:	617b      	str	r3, [r7, #20]
 8018a52:	491d      	ldr	r1, [pc, #116]	@ (8018ac8 <vTaskSwitchContext+0x10c>)
 8018a54:	697a      	ldr	r2, [r7, #20]
 8018a56:	4613      	mov	r3, r2
 8018a58:	009b      	lsls	r3, r3, #2
 8018a5a:	4413      	add	r3, r2
 8018a5c:	009b      	lsls	r3, r3, #2
 8018a5e:	440b      	add	r3, r1
 8018a60:	681b      	ldr	r3, [r3, #0]
 8018a62:	2b00      	cmp	r3, #0
 8018a64:	d0e3      	beq.n	8018a2e <vTaskSwitchContext+0x72>
 8018a66:	697a      	ldr	r2, [r7, #20]
 8018a68:	4613      	mov	r3, r2
 8018a6a:	009b      	lsls	r3, r3, #2
 8018a6c:	4413      	add	r3, r2
 8018a6e:	009b      	lsls	r3, r3, #2
 8018a70:	4a15      	ldr	r2, [pc, #84]	@ (8018ac8 <vTaskSwitchContext+0x10c>)
 8018a72:	4413      	add	r3, r2
 8018a74:	60bb      	str	r3, [r7, #8]
 8018a76:	68bb      	ldr	r3, [r7, #8]
 8018a78:	685b      	ldr	r3, [r3, #4]
 8018a7a:	685a      	ldr	r2, [r3, #4]
 8018a7c:	68bb      	ldr	r3, [r7, #8]
 8018a7e:	605a      	str	r2, [r3, #4]
 8018a80:	68bb      	ldr	r3, [r7, #8]
 8018a82:	685a      	ldr	r2, [r3, #4]
 8018a84:	68bb      	ldr	r3, [r7, #8]
 8018a86:	3308      	adds	r3, #8
 8018a88:	429a      	cmp	r2, r3
 8018a8a:	d104      	bne.n	8018a96 <vTaskSwitchContext+0xda>
 8018a8c:	68bb      	ldr	r3, [r7, #8]
 8018a8e:	685b      	ldr	r3, [r3, #4]
 8018a90:	685a      	ldr	r2, [r3, #4]
 8018a92:	68bb      	ldr	r3, [r7, #8]
 8018a94:	605a      	str	r2, [r3, #4]
 8018a96:	68bb      	ldr	r3, [r7, #8]
 8018a98:	685b      	ldr	r3, [r3, #4]
 8018a9a:	68db      	ldr	r3, [r3, #12]
 8018a9c:	4a08      	ldr	r2, [pc, #32]	@ (8018ac0 <vTaskSwitchContext+0x104>)
 8018a9e:	6013      	str	r3, [r2, #0]
 8018aa0:	4a08      	ldr	r2, [pc, #32]	@ (8018ac4 <vTaskSwitchContext+0x108>)
 8018aa2:	697b      	ldr	r3, [r7, #20]
 8018aa4:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8018aa6:	4b06      	ldr	r3, [pc, #24]	@ (8018ac0 <vTaskSwitchContext+0x104>)
 8018aa8:	681b      	ldr	r3, [r3, #0]
 8018aaa:	3358      	adds	r3, #88	@ 0x58
 8018aac:	4a07      	ldr	r2, [pc, #28]	@ (8018acc <vTaskSwitchContext+0x110>)
 8018aae:	6013      	str	r3, [r2, #0]
}
 8018ab0:	bf00      	nop
 8018ab2:	3718      	adds	r7, #24
 8018ab4:	46bd      	mov	sp, r7
 8018ab6:	bd80      	pop	{r7, pc}
 8018ab8:	2400414c 	.word	0x2400414c
 8018abc:	24004138 	.word	0x24004138
 8018ac0:	24003c50 	.word	0x24003c50
 8018ac4:	2400412c 	.word	0x2400412c
 8018ac8:	24003c54 	.word	0x24003c54
 8018acc:	24000020 	.word	0x24000020

08018ad0 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 8018ad0:	b580      	push	{r7, lr}
 8018ad2:	b084      	sub	sp, #16
 8018ad4:	af00      	add	r7, sp, #0
 8018ad6:	6078      	str	r0, [r7, #4]
 8018ad8:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 8018ada:	687b      	ldr	r3, [r7, #4]
 8018adc:	2b00      	cmp	r3, #0
 8018ade:	d10b      	bne.n	8018af8 <vTaskPlaceOnEventList+0x28>
	__asm volatile
 8018ae0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8018ae4:	f383 8811 	msr	BASEPRI, r3
 8018ae8:	f3bf 8f6f 	isb	sy
 8018aec:	f3bf 8f4f 	dsb	sy
 8018af0:	60fb      	str	r3, [r7, #12]
}
 8018af2:	bf00      	nop
 8018af4:	bf00      	nop
 8018af6:	e7fd      	b.n	8018af4 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8018af8:	4b07      	ldr	r3, [pc, #28]	@ (8018b18 <vTaskPlaceOnEventList+0x48>)
 8018afa:	681b      	ldr	r3, [r3, #0]
 8018afc:	3318      	adds	r3, #24
 8018afe:	4619      	mov	r1, r3
 8018b00:	6878      	ldr	r0, [r7, #4]
 8018b02:	f7fe f9b8 	bl	8016e76 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8018b06:	2101      	movs	r1, #1
 8018b08:	6838      	ldr	r0, [r7, #0]
 8018b0a:	f000 fb97 	bl	801923c <prvAddCurrentTaskToDelayedList>
}
 8018b0e:	bf00      	nop
 8018b10:	3710      	adds	r7, #16
 8018b12:	46bd      	mov	sp, r7
 8018b14:	bd80      	pop	{r7, pc}
 8018b16:	bf00      	nop
 8018b18:	24003c50 	.word	0x24003c50

08018b1c <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8018b1c:	b580      	push	{r7, lr}
 8018b1e:	b086      	sub	sp, #24
 8018b20:	af00      	add	r7, sp, #0
 8018b22:	60f8      	str	r0, [r7, #12]
 8018b24:	60b9      	str	r1, [r7, #8]
 8018b26:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 8018b28:	68fb      	ldr	r3, [r7, #12]
 8018b2a:	2b00      	cmp	r3, #0
 8018b2c:	d10b      	bne.n	8018b46 <vTaskPlaceOnEventListRestricted+0x2a>
	__asm volatile
 8018b2e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8018b32:	f383 8811 	msr	BASEPRI, r3
 8018b36:	f3bf 8f6f 	isb	sy
 8018b3a:	f3bf 8f4f 	dsb	sy
 8018b3e:	617b      	str	r3, [r7, #20]
}
 8018b40:	bf00      	nop
 8018b42:	bf00      	nop
 8018b44:	e7fd      	b.n	8018b42 <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8018b46:	4b0a      	ldr	r3, [pc, #40]	@ (8018b70 <vTaskPlaceOnEventListRestricted+0x54>)
 8018b48:	681b      	ldr	r3, [r3, #0]
 8018b4a:	3318      	adds	r3, #24
 8018b4c:	4619      	mov	r1, r3
 8018b4e:	68f8      	ldr	r0, [r7, #12]
 8018b50:	f7fe f96d 	bl	8016e2e <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 8018b54:	687b      	ldr	r3, [r7, #4]
 8018b56:	2b00      	cmp	r3, #0
 8018b58:	d002      	beq.n	8018b60 <vTaskPlaceOnEventListRestricted+0x44>
		{
			xTicksToWait = portMAX_DELAY;
 8018b5a:	f04f 33ff 	mov.w	r3, #4294967295
 8018b5e:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 8018b60:	6879      	ldr	r1, [r7, #4]
 8018b62:	68b8      	ldr	r0, [r7, #8]
 8018b64:	f000 fb6a 	bl	801923c <prvAddCurrentTaskToDelayedList>
	}
 8018b68:	bf00      	nop
 8018b6a:	3718      	adds	r7, #24
 8018b6c:	46bd      	mov	sp, r7
 8018b6e:	bd80      	pop	{r7, pc}
 8018b70:	24003c50 	.word	0x24003c50

08018b74 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8018b74:	b580      	push	{r7, lr}
 8018b76:	b086      	sub	sp, #24
 8018b78:	af00      	add	r7, sp, #0
 8018b7a:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8018b7c:	687b      	ldr	r3, [r7, #4]
 8018b7e:	68db      	ldr	r3, [r3, #12]
 8018b80:	68db      	ldr	r3, [r3, #12]
 8018b82:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 8018b84:	693b      	ldr	r3, [r7, #16]
 8018b86:	2b00      	cmp	r3, #0
 8018b88:	d10b      	bne.n	8018ba2 <xTaskRemoveFromEventList+0x2e>
	__asm volatile
 8018b8a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8018b8e:	f383 8811 	msr	BASEPRI, r3
 8018b92:	f3bf 8f6f 	isb	sy
 8018b96:	f3bf 8f4f 	dsb	sy
 8018b9a:	60fb      	str	r3, [r7, #12]
}
 8018b9c:	bf00      	nop
 8018b9e:	bf00      	nop
 8018ba0:	e7fd      	b.n	8018b9e <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 8018ba2:	693b      	ldr	r3, [r7, #16]
 8018ba4:	3318      	adds	r3, #24
 8018ba6:	4618      	mov	r0, r3
 8018ba8:	f7fe f99e 	bl	8016ee8 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8018bac:	4b1d      	ldr	r3, [pc, #116]	@ (8018c24 <xTaskRemoveFromEventList+0xb0>)
 8018bae:	681b      	ldr	r3, [r3, #0]
 8018bb0:	2b00      	cmp	r3, #0
 8018bb2:	d11d      	bne.n	8018bf0 <xTaskRemoveFromEventList+0x7c>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8018bb4:	693b      	ldr	r3, [r7, #16]
 8018bb6:	3304      	adds	r3, #4
 8018bb8:	4618      	mov	r0, r3
 8018bba:	f7fe f995 	bl	8016ee8 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 8018bbe:	693b      	ldr	r3, [r7, #16]
 8018bc0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8018bc2:	4b19      	ldr	r3, [pc, #100]	@ (8018c28 <xTaskRemoveFromEventList+0xb4>)
 8018bc4:	681b      	ldr	r3, [r3, #0]
 8018bc6:	429a      	cmp	r2, r3
 8018bc8:	d903      	bls.n	8018bd2 <xTaskRemoveFromEventList+0x5e>
 8018bca:	693b      	ldr	r3, [r7, #16]
 8018bcc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8018bce:	4a16      	ldr	r2, [pc, #88]	@ (8018c28 <xTaskRemoveFromEventList+0xb4>)
 8018bd0:	6013      	str	r3, [r2, #0]
 8018bd2:	693b      	ldr	r3, [r7, #16]
 8018bd4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8018bd6:	4613      	mov	r3, r2
 8018bd8:	009b      	lsls	r3, r3, #2
 8018bda:	4413      	add	r3, r2
 8018bdc:	009b      	lsls	r3, r3, #2
 8018bde:	4a13      	ldr	r2, [pc, #76]	@ (8018c2c <xTaskRemoveFromEventList+0xb8>)
 8018be0:	441a      	add	r2, r3
 8018be2:	693b      	ldr	r3, [r7, #16]
 8018be4:	3304      	adds	r3, #4
 8018be6:	4619      	mov	r1, r3
 8018be8:	4610      	mov	r0, r2
 8018bea:	f7fe f920 	bl	8016e2e <vListInsertEnd>
 8018bee:	e005      	b.n	8018bfc <xTaskRemoveFromEventList+0x88>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8018bf0:	693b      	ldr	r3, [r7, #16]
 8018bf2:	3318      	adds	r3, #24
 8018bf4:	4619      	mov	r1, r3
 8018bf6:	480e      	ldr	r0, [pc, #56]	@ (8018c30 <xTaskRemoveFromEventList+0xbc>)
 8018bf8:	f7fe f919 	bl	8016e2e <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8018bfc:	693b      	ldr	r3, [r7, #16]
 8018bfe:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8018c00:	4b0c      	ldr	r3, [pc, #48]	@ (8018c34 <xTaskRemoveFromEventList+0xc0>)
 8018c02:	681b      	ldr	r3, [r3, #0]
 8018c04:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8018c06:	429a      	cmp	r2, r3
 8018c08:	d905      	bls.n	8018c16 <xTaskRemoveFromEventList+0xa2>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 8018c0a:	2301      	movs	r3, #1
 8018c0c:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 8018c0e:	4b0a      	ldr	r3, [pc, #40]	@ (8018c38 <xTaskRemoveFromEventList+0xc4>)
 8018c10:	2201      	movs	r2, #1
 8018c12:	601a      	str	r2, [r3, #0]
 8018c14:	e001      	b.n	8018c1a <xTaskRemoveFromEventList+0xa6>
	}
	else
	{
		xReturn = pdFALSE;
 8018c16:	2300      	movs	r3, #0
 8018c18:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 8018c1a:	697b      	ldr	r3, [r7, #20]
}
 8018c1c:	4618      	mov	r0, r3
 8018c1e:	3718      	adds	r7, #24
 8018c20:	46bd      	mov	sp, r7
 8018c22:	bd80      	pop	{r7, pc}
 8018c24:	2400414c 	.word	0x2400414c
 8018c28:	2400412c 	.word	0x2400412c
 8018c2c:	24003c54 	.word	0x24003c54
 8018c30:	240040e4 	.word	0x240040e4
 8018c34:	24003c50 	.word	0x24003c50
 8018c38:	24004138 	.word	0x24004138

08018c3c <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8018c3c:	b480      	push	{r7}
 8018c3e:	b083      	sub	sp, #12
 8018c40:	af00      	add	r7, sp, #0
 8018c42:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8018c44:	4b06      	ldr	r3, [pc, #24]	@ (8018c60 <vTaskInternalSetTimeOutState+0x24>)
 8018c46:	681a      	ldr	r2, [r3, #0]
 8018c48:	687b      	ldr	r3, [r7, #4]
 8018c4a:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8018c4c:	4b05      	ldr	r3, [pc, #20]	@ (8018c64 <vTaskInternalSetTimeOutState+0x28>)
 8018c4e:	681a      	ldr	r2, [r3, #0]
 8018c50:	687b      	ldr	r3, [r7, #4]
 8018c52:	605a      	str	r2, [r3, #4]
}
 8018c54:	bf00      	nop
 8018c56:	370c      	adds	r7, #12
 8018c58:	46bd      	mov	sp, r7
 8018c5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8018c5e:	4770      	bx	lr
 8018c60:	2400413c 	.word	0x2400413c
 8018c64:	24004128 	.word	0x24004128

08018c68 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 8018c68:	b580      	push	{r7, lr}
 8018c6a:	b088      	sub	sp, #32
 8018c6c:	af00      	add	r7, sp, #0
 8018c6e:	6078      	str	r0, [r7, #4]
 8018c70:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 8018c72:	687b      	ldr	r3, [r7, #4]
 8018c74:	2b00      	cmp	r3, #0
 8018c76:	d10b      	bne.n	8018c90 <xTaskCheckForTimeOut+0x28>
	__asm volatile
 8018c78:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8018c7c:	f383 8811 	msr	BASEPRI, r3
 8018c80:	f3bf 8f6f 	isb	sy
 8018c84:	f3bf 8f4f 	dsb	sy
 8018c88:	613b      	str	r3, [r7, #16]
}
 8018c8a:	bf00      	nop
 8018c8c:	bf00      	nop
 8018c8e:	e7fd      	b.n	8018c8c <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 8018c90:	683b      	ldr	r3, [r7, #0]
 8018c92:	2b00      	cmp	r3, #0
 8018c94:	d10b      	bne.n	8018cae <xTaskCheckForTimeOut+0x46>
	__asm volatile
 8018c96:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8018c9a:	f383 8811 	msr	BASEPRI, r3
 8018c9e:	f3bf 8f6f 	isb	sy
 8018ca2:	f3bf 8f4f 	dsb	sy
 8018ca6:	60fb      	str	r3, [r7, #12]
}
 8018ca8:	bf00      	nop
 8018caa:	bf00      	nop
 8018cac:	e7fd      	b.n	8018caa <xTaskCheckForTimeOut+0x42>

	taskENTER_CRITICAL();
 8018cae:	f000 ffa3 	bl	8019bf8 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 8018cb2:	4b1d      	ldr	r3, [pc, #116]	@ (8018d28 <xTaskCheckForTimeOut+0xc0>)
 8018cb4:	681b      	ldr	r3, [r3, #0]
 8018cb6:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8018cb8:	687b      	ldr	r3, [r7, #4]
 8018cba:	685b      	ldr	r3, [r3, #4]
 8018cbc:	69ba      	ldr	r2, [r7, #24]
 8018cbe:	1ad3      	subs	r3, r2, r3
 8018cc0:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 8018cc2:	683b      	ldr	r3, [r7, #0]
 8018cc4:	681b      	ldr	r3, [r3, #0]
 8018cc6:	f1b3 3fff 	cmp.w	r3, #4294967295
 8018cca:	d102      	bne.n	8018cd2 <xTaskCheckForTimeOut+0x6a>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 8018ccc:	2300      	movs	r3, #0
 8018cce:	61fb      	str	r3, [r7, #28]
 8018cd0:	e023      	b.n	8018d1a <xTaskCheckForTimeOut+0xb2>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 8018cd2:	687b      	ldr	r3, [r7, #4]
 8018cd4:	681a      	ldr	r2, [r3, #0]
 8018cd6:	4b15      	ldr	r3, [pc, #84]	@ (8018d2c <xTaskCheckForTimeOut+0xc4>)
 8018cd8:	681b      	ldr	r3, [r3, #0]
 8018cda:	429a      	cmp	r2, r3
 8018cdc:	d007      	beq.n	8018cee <xTaskCheckForTimeOut+0x86>
 8018cde:	687b      	ldr	r3, [r7, #4]
 8018ce0:	685b      	ldr	r3, [r3, #4]
 8018ce2:	69ba      	ldr	r2, [r7, #24]
 8018ce4:	429a      	cmp	r2, r3
 8018ce6:	d302      	bcc.n	8018cee <xTaskCheckForTimeOut+0x86>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 8018ce8:	2301      	movs	r3, #1
 8018cea:	61fb      	str	r3, [r7, #28]
 8018cec:	e015      	b.n	8018d1a <xTaskCheckForTimeOut+0xb2>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8018cee:	683b      	ldr	r3, [r7, #0]
 8018cf0:	681b      	ldr	r3, [r3, #0]
 8018cf2:	697a      	ldr	r2, [r7, #20]
 8018cf4:	429a      	cmp	r2, r3
 8018cf6:	d20b      	bcs.n	8018d10 <xTaskCheckForTimeOut+0xa8>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 8018cf8:	683b      	ldr	r3, [r7, #0]
 8018cfa:	681a      	ldr	r2, [r3, #0]
 8018cfc:	697b      	ldr	r3, [r7, #20]
 8018cfe:	1ad2      	subs	r2, r2, r3
 8018d00:	683b      	ldr	r3, [r7, #0]
 8018d02:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 8018d04:	6878      	ldr	r0, [r7, #4]
 8018d06:	f7ff ff99 	bl	8018c3c <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 8018d0a:	2300      	movs	r3, #0
 8018d0c:	61fb      	str	r3, [r7, #28]
 8018d0e:	e004      	b.n	8018d1a <xTaskCheckForTimeOut+0xb2>
		}
		else
		{
			*pxTicksToWait = 0;
 8018d10:	683b      	ldr	r3, [r7, #0]
 8018d12:	2200      	movs	r2, #0
 8018d14:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 8018d16:	2301      	movs	r3, #1
 8018d18:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 8018d1a:	f000 ff9f 	bl	8019c5c <vPortExitCritical>

	return xReturn;
 8018d1e:	69fb      	ldr	r3, [r7, #28]
}
 8018d20:	4618      	mov	r0, r3
 8018d22:	3720      	adds	r7, #32
 8018d24:	46bd      	mov	sp, r7
 8018d26:	bd80      	pop	{r7, pc}
 8018d28:	24004128 	.word	0x24004128
 8018d2c:	2400413c 	.word	0x2400413c

08018d30 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8018d30:	b480      	push	{r7}
 8018d32:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 8018d34:	4b03      	ldr	r3, [pc, #12]	@ (8018d44 <vTaskMissedYield+0x14>)
 8018d36:	2201      	movs	r2, #1
 8018d38:	601a      	str	r2, [r3, #0]
}
 8018d3a:	bf00      	nop
 8018d3c:	46bd      	mov	sp, r7
 8018d3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8018d42:	4770      	bx	lr
 8018d44:	24004138 	.word	0x24004138

08018d48 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8018d48:	b580      	push	{r7, lr}
 8018d4a:	b082      	sub	sp, #8
 8018d4c:	af00      	add	r7, sp, #0
 8018d4e:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8018d50:	f000 f852 	bl	8018df8 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8018d54:	4b06      	ldr	r3, [pc, #24]	@ (8018d70 <prvIdleTask+0x28>)
 8018d56:	681b      	ldr	r3, [r3, #0]
 8018d58:	2b01      	cmp	r3, #1
 8018d5a:	d9f9      	bls.n	8018d50 <prvIdleTask+0x8>
			{
				taskYIELD();
 8018d5c:	4b05      	ldr	r3, [pc, #20]	@ (8018d74 <prvIdleTask+0x2c>)
 8018d5e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8018d62:	601a      	str	r2, [r3, #0]
 8018d64:	f3bf 8f4f 	dsb	sy
 8018d68:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8018d6c:	e7f0      	b.n	8018d50 <prvIdleTask+0x8>
 8018d6e:	bf00      	nop
 8018d70:	24003c54 	.word	0x24003c54
 8018d74:	e000ed04 	.word	0xe000ed04

08018d78 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8018d78:	b580      	push	{r7, lr}
 8018d7a:	b082      	sub	sp, #8
 8018d7c:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8018d7e:	2300      	movs	r3, #0
 8018d80:	607b      	str	r3, [r7, #4]
 8018d82:	e00c      	b.n	8018d9e <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8018d84:	687a      	ldr	r2, [r7, #4]
 8018d86:	4613      	mov	r3, r2
 8018d88:	009b      	lsls	r3, r3, #2
 8018d8a:	4413      	add	r3, r2
 8018d8c:	009b      	lsls	r3, r3, #2
 8018d8e:	4a12      	ldr	r2, [pc, #72]	@ (8018dd8 <prvInitialiseTaskLists+0x60>)
 8018d90:	4413      	add	r3, r2
 8018d92:	4618      	mov	r0, r3
 8018d94:	f7fe f81e 	bl	8016dd4 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8018d98:	687b      	ldr	r3, [r7, #4]
 8018d9a:	3301      	adds	r3, #1
 8018d9c:	607b      	str	r3, [r7, #4]
 8018d9e:	687b      	ldr	r3, [r7, #4]
 8018da0:	2b37      	cmp	r3, #55	@ 0x37
 8018da2:	d9ef      	bls.n	8018d84 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8018da4:	480d      	ldr	r0, [pc, #52]	@ (8018ddc <prvInitialiseTaskLists+0x64>)
 8018da6:	f7fe f815 	bl	8016dd4 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8018daa:	480d      	ldr	r0, [pc, #52]	@ (8018de0 <prvInitialiseTaskLists+0x68>)
 8018dac:	f7fe f812 	bl	8016dd4 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8018db0:	480c      	ldr	r0, [pc, #48]	@ (8018de4 <prvInitialiseTaskLists+0x6c>)
 8018db2:	f7fe f80f 	bl	8016dd4 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 8018db6:	480c      	ldr	r0, [pc, #48]	@ (8018de8 <prvInitialiseTaskLists+0x70>)
 8018db8:	f7fe f80c 	bl	8016dd4 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8018dbc:	480b      	ldr	r0, [pc, #44]	@ (8018dec <prvInitialiseTaskLists+0x74>)
 8018dbe:	f7fe f809 	bl	8016dd4 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8018dc2:	4b0b      	ldr	r3, [pc, #44]	@ (8018df0 <prvInitialiseTaskLists+0x78>)
 8018dc4:	4a05      	ldr	r2, [pc, #20]	@ (8018ddc <prvInitialiseTaskLists+0x64>)
 8018dc6:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8018dc8:	4b0a      	ldr	r3, [pc, #40]	@ (8018df4 <prvInitialiseTaskLists+0x7c>)
 8018dca:	4a05      	ldr	r2, [pc, #20]	@ (8018de0 <prvInitialiseTaskLists+0x68>)
 8018dcc:	601a      	str	r2, [r3, #0]
}
 8018dce:	bf00      	nop
 8018dd0:	3708      	adds	r7, #8
 8018dd2:	46bd      	mov	sp, r7
 8018dd4:	bd80      	pop	{r7, pc}
 8018dd6:	bf00      	nop
 8018dd8:	24003c54 	.word	0x24003c54
 8018ddc:	240040b4 	.word	0x240040b4
 8018de0:	240040c8 	.word	0x240040c8
 8018de4:	240040e4 	.word	0x240040e4
 8018de8:	240040f8 	.word	0x240040f8
 8018dec:	24004110 	.word	0x24004110
 8018df0:	240040dc 	.word	0x240040dc
 8018df4:	240040e0 	.word	0x240040e0

08018df8 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8018df8:	b580      	push	{r7, lr}
 8018dfa:	b082      	sub	sp, #8
 8018dfc:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8018dfe:	e019      	b.n	8018e34 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8018e00:	f000 fefa 	bl	8019bf8 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8018e04:	4b10      	ldr	r3, [pc, #64]	@ (8018e48 <prvCheckTasksWaitingTermination+0x50>)
 8018e06:	68db      	ldr	r3, [r3, #12]
 8018e08:	68db      	ldr	r3, [r3, #12]
 8018e0a:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8018e0c:	687b      	ldr	r3, [r7, #4]
 8018e0e:	3304      	adds	r3, #4
 8018e10:	4618      	mov	r0, r3
 8018e12:	f7fe f869 	bl	8016ee8 <uxListRemove>
				--uxCurrentNumberOfTasks;
 8018e16:	4b0d      	ldr	r3, [pc, #52]	@ (8018e4c <prvCheckTasksWaitingTermination+0x54>)
 8018e18:	681b      	ldr	r3, [r3, #0]
 8018e1a:	3b01      	subs	r3, #1
 8018e1c:	4a0b      	ldr	r2, [pc, #44]	@ (8018e4c <prvCheckTasksWaitingTermination+0x54>)
 8018e1e:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8018e20:	4b0b      	ldr	r3, [pc, #44]	@ (8018e50 <prvCheckTasksWaitingTermination+0x58>)
 8018e22:	681b      	ldr	r3, [r3, #0]
 8018e24:	3b01      	subs	r3, #1
 8018e26:	4a0a      	ldr	r2, [pc, #40]	@ (8018e50 <prvCheckTasksWaitingTermination+0x58>)
 8018e28:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 8018e2a:	f000 ff17 	bl	8019c5c <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 8018e2e:	6878      	ldr	r0, [r7, #4]
 8018e30:	f000 f810 	bl	8018e54 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8018e34:	4b06      	ldr	r3, [pc, #24]	@ (8018e50 <prvCheckTasksWaitingTermination+0x58>)
 8018e36:	681b      	ldr	r3, [r3, #0]
 8018e38:	2b00      	cmp	r3, #0
 8018e3a:	d1e1      	bne.n	8018e00 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8018e3c:	bf00      	nop
 8018e3e:	bf00      	nop
 8018e40:	3708      	adds	r7, #8
 8018e42:	46bd      	mov	sp, r7
 8018e44:	bd80      	pop	{r7, pc}
 8018e46:	bf00      	nop
 8018e48:	240040f8 	.word	0x240040f8
 8018e4c:	24004124 	.word	0x24004124
 8018e50:	2400410c 	.word	0x2400410c

08018e54 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8018e54:	b580      	push	{r7, lr}
 8018e56:	b084      	sub	sp, #16
 8018e58:	af00      	add	r7, sp, #0
 8018e5a:	6078      	str	r0, [r7, #4]
		to the task to free any memory allocated at the application level.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 8018e5c:	687b      	ldr	r3, [r7, #4]
 8018e5e:	3358      	adds	r3, #88	@ 0x58
 8018e60:	4618      	mov	r0, r3
 8018e62:	f002 fc17 	bl	801b694 <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8018e66:	687b      	ldr	r3, [r7, #4]
 8018e68:	f893 30a9 	ldrb.w	r3, [r3, #169]	@ 0xa9
 8018e6c:	2b00      	cmp	r3, #0
 8018e6e:	d108      	bne.n	8018e82 <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 8018e70:	687b      	ldr	r3, [r7, #4]
 8018e72:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8018e74:	4618      	mov	r0, r3
 8018e76:	f001 f8af 	bl	8019fd8 <vPortFree>
				vPortFree( pxTCB );
 8018e7a:	6878      	ldr	r0, [r7, #4]
 8018e7c:	f001 f8ac 	bl	8019fd8 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8018e80:	e019      	b.n	8018eb6 <prvDeleteTCB+0x62>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8018e82:	687b      	ldr	r3, [r7, #4]
 8018e84:	f893 30a9 	ldrb.w	r3, [r3, #169]	@ 0xa9
 8018e88:	2b01      	cmp	r3, #1
 8018e8a:	d103      	bne.n	8018e94 <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 8018e8c:	6878      	ldr	r0, [r7, #4]
 8018e8e:	f001 f8a3 	bl	8019fd8 <vPortFree>
	}
 8018e92:	e010      	b.n	8018eb6 <prvDeleteTCB+0x62>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 8018e94:	687b      	ldr	r3, [r7, #4]
 8018e96:	f893 30a9 	ldrb.w	r3, [r3, #169]	@ 0xa9
 8018e9a:	2b02      	cmp	r3, #2
 8018e9c:	d00b      	beq.n	8018eb6 <prvDeleteTCB+0x62>
	__asm volatile
 8018e9e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8018ea2:	f383 8811 	msr	BASEPRI, r3
 8018ea6:	f3bf 8f6f 	isb	sy
 8018eaa:	f3bf 8f4f 	dsb	sy
 8018eae:	60fb      	str	r3, [r7, #12]
}
 8018eb0:	bf00      	nop
 8018eb2:	bf00      	nop
 8018eb4:	e7fd      	b.n	8018eb2 <prvDeleteTCB+0x5e>
	}
 8018eb6:	bf00      	nop
 8018eb8:	3710      	adds	r7, #16
 8018eba:	46bd      	mov	sp, r7
 8018ebc:	bd80      	pop	{r7, pc}
	...

08018ec0 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8018ec0:	b480      	push	{r7}
 8018ec2:	b083      	sub	sp, #12
 8018ec4:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8018ec6:	4b0c      	ldr	r3, [pc, #48]	@ (8018ef8 <prvResetNextTaskUnblockTime+0x38>)
 8018ec8:	681b      	ldr	r3, [r3, #0]
 8018eca:	681b      	ldr	r3, [r3, #0]
 8018ecc:	2b00      	cmp	r3, #0
 8018ece:	d104      	bne.n	8018eda <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8018ed0:	4b0a      	ldr	r3, [pc, #40]	@ (8018efc <prvResetNextTaskUnblockTime+0x3c>)
 8018ed2:	f04f 32ff 	mov.w	r2, #4294967295
 8018ed6:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8018ed8:	e008      	b.n	8018eec <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8018eda:	4b07      	ldr	r3, [pc, #28]	@ (8018ef8 <prvResetNextTaskUnblockTime+0x38>)
 8018edc:	681b      	ldr	r3, [r3, #0]
 8018ede:	68db      	ldr	r3, [r3, #12]
 8018ee0:	68db      	ldr	r3, [r3, #12]
 8018ee2:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8018ee4:	687b      	ldr	r3, [r7, #4]
 8018ee6:	685b      	ldr	r3, [r3, #4]
 8018ee8:	4a04      	ldr	r2, [pc, #16]	@ (8018efc <prvResetNextTaskUnblockTime+0x3c>)
 8018eea:	6013      	str	r3, [r2, #0]
}
 8018eec:	bf00      	nop
 8018eee:	370c      	adds	r7, #12
 8018ef0:	46bd      	mov	sp, r7
 8018ef2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8018ef6:	4770      	bx	lr
 8018ef8:	240040dc 	.word	0x240040dc
 8018efc:	24004144 	.word	0x24004144

08018f00 <xTaskGetCurrentTaskHandle>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetCurrentTaskHandle == 1 ) || ( configUSE_MUTEXES == 1 ) )

	TaskHandle_t xTaskGetCurrentTaskHandle( void )
	{
 8018f00:	b480      	push	{r7}
 8018f02:	b083      	sub	sp, #12
 8018f04:	af00      	add	r7, sp, #0
	TaskHandle_t xReturn;

		/* A critical section is not required as this is not called from
		an interrupt and the current TCB will always be the same for any
		individual execution thread. */
		xReturn = pxCurrentTCB;
 8018f06:	4b05      	ldr	r3, [pc, #20]	@ (8018f1c <xTaskGetCurrentTaskHandle+0x1c>)
 8018f08:	681b      	ldr	r3, [r3, #0]
 8018f0a:	607b      	str	r3, [r7, #4]

		return xReturn;
 8018f0c:	687b      	ldr	r3, [r7, #4]
	}
 8018f0e:	4618      	mov	r0, r3
 8018f10:	370c      	adds	r7, #12
 8018f12:	46bd      	mov	sp, r7
 8018f14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8018f18:	4770      	bx	lr
 8018f1a:	bf00      	nop
 8018f1c:	24003c50 	.word	0x24003c50

08018f20 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8018f20:	b480      	push	{r7}
 8018f22:	b083      	sub	sp, #12
 8018f24:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 8018f26:	4b0b      	ldr	r3, [pc, #44]	@ (8018f54 <xTaskGetSchedulerState+0x34>)
 8018f28:	681b      	ldr	r3, [r3, #0]
 8018f2a:	2b00      	cmp	r3, #0
 8018f2c:	d102      	bne.n	8018f34 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 8018f2e:	2301      	movs	r3, #1
 8018f30:	607b      	str	r3, [r7, #4]
 8018f32:	e008      	b.n	8018f46 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8018f34:	4b08      	ldr	r3, [pc, #32]	@ (8018f58 <xTaskGetSchedulerState+0x38>)
 8018f36:	681b      	ldr	r3, [r3, #0]
 8018f38:	2b00      	cmp	r3, #0
 8018f3a:	d102      	bne.n	8018f42 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8018f3c:	2302      	movs	r3, #2
 8018f3e:	607b      	str	r3, [r7, #4]
 8018f40:	e001      	b.n	8018f46 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 8018f42:	2300      	movs	r3, #0
 8018f44:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 8018f46:	687b      	ldr	r3, [r7, #4]
	}
 8018f48:	4618      	mov	r0, r3
 8018f4a:	370c      	adds	r7, #12
 8018f4c:	46bd      	mov	sp, r7
 8018f4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8018f52:	4770      	bx	lr
 8018f54:	24004130 	.word	0x24004130
 8018f58:	2400414c 	.word	0x2400414c

08018f5c <xTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityInherit( TaskHandle_t const pxMutexHolder )
	{
 8018f5c:	b580      	push	{r7, lr}
 8018f5e:	b084      	sub	sp, #16
 8018f60:	af00      	add	r7, sp, #0
 8018f62:	6078      	str	r0, [r7, #4]
	TCB_t * const pxMutexHolderTCB = pxMutexHolder;
 8018f64:	687b      	ldr	r3, [r7, #4]
 8018f66:	60bb      	str	r3, [r7, #8]
	BaseType_t xReturn = pdFALSE;
 8018f68:	2300      	movs	r3, #0
 8018f6a:	60fb      	str	r3, [r7, #12]

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL.  _RB_ Is this still
		needed as interrupts can no longer use mutexes? */
		if( pxMutexHolder != NULL )
 8018f6c:	687b      	ldr	r3, [r7, #4]
 8018f6e:	2b00      	cmp	r3, #0
 8018f70:	d051      	beq.n	8019016 <xTaskPriorityInherit+0xba>
		{
			/* If the holder of the mutex has a priority below the priority of
			the task attempting to obtain the mutex then it will temporarily
			inherit the priority of the task attempting to obtain the mutex. */
			if( pxMutexHolderTCB->uxPriority < pxCurrentTCB->uxPriority )
 8018f72:	68bb      	ldr	r3, [r7, #8]
 8018f74:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8018f76:	4b2a      	ldr	r3, [pc, #168]	@ (8019020 <xTaskPriorityInherit+0xc4>)
 8018f78:	681b      	ldr	r3, [r3, #0]
 8018f7a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8018f7c:	429a      	cmp	r2, r3
 8018f7e:	d241      	bcs.n	8019004 <xTaskPriorityInherit+0xa8>
			{
				/* Adjust the mutex holder state to account for its new
				priority.  Only reset the event list item value if the value is
				not being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 8018f80:	68bb      	ldr	r3, [r7, #8]
 8018f82:	699b      	ldr	r3, [r3, #24]
 8018f84:	2b00      	cmp	r3, #0
 8018f86:	db06      	blt.n	8018f96 <xTaskPriorityInherit+0x3a>
				{
					listSET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8018f88:	4b25      	ldr	r3, [pc, #148]	@ (8019020 <xTaskPriorityInherit+0xc4>)
 8018f8a:	681b      	ldr	r3, [r3, #0]
 8018f8c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8018f8e:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 8018f92:	68bb      	ldr	r3, [r7, #8]
 8018f94:	619a      	str	r2, [r3, #24]
					mtCOVERAGE_TEST_MARKER();
				}

				/* If the task being modified is in the ready state it will need
				to be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxMutexHolderTCB->uxPriority ] ), &( pxMutexHolderTCB->xStateListItem ) ) != pdFALSE )
 8018f96:	68bb      	ldr	r3, [r7, #8]
 8018f98:	6959      	ldr	r1, [r3, #20]
 8018f9a:	68bb      	ldr	r3, [r7, #8]
 8018f9c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8018f9e:	4613      	mov	r3, r2
 8018fa0:	009b      	lsls	r3, r3, #2
 8018fa2:	4413      	add	r3, r2
 8018fa4:	009b      	lsls	r3, r3, #2
 8018fa6:	4a1f      	ldr	r2, [pc, #124]	@ (8019024 <xTaskPriorityInherit+0xc8>)
 8018fa8:	4413      	add	r3, r2
 8018faa:	4299      	cmp	r1, r3
 8018fac:	d122      	bne.n	8018ff4 <xTaskPriorityInherit+0x98>
				{
					if( uxListRemove( &( pxMutexHolderTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8018fae:	68bb      	ldr	r3, [r7, #8]
 8018fb0:	3304      	adds	r3, #4
 8018fb2:	4618      	mov	r0, r3
 8018fb4:	f7fd ff98 	bl	8016ee8 <uxListRemove>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* Inherit the priority before being moved into the new list. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 8018fb8:	4b19      	ldr	r3, [pc, #100]	@ (8019020 <xTaskPriorityInherit+0xc4>)
 8018fba:	681b      	ldr	r3, [r3, #0]
 8018fbc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8018fbe:	68bb      	ldr	r3, [r7, #8]
 8018fc0:	62da      	str	r2, [r3, #44]	@ 0x2c
					prvAddTaskToReadyList( pxMutexHolderTCB );
 8018fc2:	68bb      	ldr	r3, [r7, #8]
 8018fc4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8018fc6:	4b18      	ldr	r3, [pc, #96]	@ (8019028 <xTaskPriorityInherit+0xcc>)
 8018fc8:	681b      	ldr	r3, [r3, #0]
 8018fca:	429a      	cmp	r2, r3
 8018fcc:	d903      	bls.n	8018fd6 <xTaskPriorityInherit+0x7a>
 8018fce:	68bb      	ldr	r3, [r7, #8]
 8018fd0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8018fd2:	4a15      	ldr	r2, [pc, #84]	@ (8019028 <xTaskPriorityInherit+0xcc>)
 8018fd4:	6013      	str	r3, [r2, #0]
 8018fd6:	68bb      	ldr	r3, [r7, #8]
 8018fd8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8018fda:	4613      	mov	r3, r2
 8018fdc:	009b      	lsls	r3, r3, #2
 8018fde:	4413      	add	r3, r2
 8018fe0:	009b      	lsls	r3, r3, #2
 8018fe2:	4a10      	ldr	r2, [pc, #64]	@ (8019024 <xTaskPriorityInherit+0xc8>)
 8018fe4:	441a      	add	r2, r3
 8018fe6:	68bb      	ldr	r3, [r7, #8]
 8018fe8:	3304      	adds	r3, #4
 8018fea:	4619      	mov	r1, r3
 8018fec:	4610      	mov	r0, r2
 8018fee:	f7fd ff1e 	bl	8016e2e <vListInsertEnd>
 8018ff2:	e004      	b.n	8018ffe <xTaskPriorityInherit+0xa2>
				}
				else
				{
					/* Just inherit the priority. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 8018ff4:	4b0a      	ldr	r3, [pc, #40]	@ (8019020 <xTaskPriorityInherit+0xc4>)
 8018ff6:	681b      	ldr	r3, [r3, #0]
 8018ff8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8018ffa:	68bb      	ldr	r3, [r7, #8]
 8018ffc:	62da      	str	r2, [r3, #44]	@ 0x2c
				}

				traceTASK_PRIORITY_INHERIT( pxMutexHolderTCB, pxCurrentTCB->uxPriority );

				/* Inheritance occurred. */
				xReturn = pdTRUE;
 8018ffe:	2301      	movs	r3, #1
 8019000:	60fb      	str	r3, [r7, #12]
 8019002:	e008      	b.n	8019016 <xTaskPriorityInherit+0xba>
			}
			else
			{
				if( pxMutexHolderTCB->uxBasePriority < pxCurrentTCB->uxPriority )
 8019004:	68bb      	ldr	r3, [r7, #8]
 8019006:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8019008:	4b05      	ldr	r3, [pc, #20]	@ (8019020 <xTaskPriorityInherit+0xc4>)
 801900a:	681b      	ldr	r3, [r3, #0]
 801900c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 801900e:	429a      	cmp	r2, r3
 8019010:	d201      	bcs.n	8019016 <xTaskPriorityInherit+0xba>
					current priority of the mutex holder is not lower than the
					priority of the task attempting to take the mutex.
					Therefore the mutex holder must have already inherited a
					priority, but inheritance would have occurred if that had
					not been the case. */
					xReturn = pdTRUE;
 8019012:	2301      	movs	r3, #1
 8019014:	60fb      	str	r3, [r7, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8019016:	68fb      	ldr	r3, [r7, #12]
	}
 8019018:	4618      	mov	r0, r3
 801901a:	3710      	adds	r7, #16
 801901c:	46bd      	mov	sp, r7
 801901e:	bd80      	pop	{r7, pc}
 8019020:	24003c50 	.word	0x24003c50
 8019024:	24003c54 	.word	0x24003c54
 8019028:	2400412c 	.word	0x2400412c

0801902c <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 801902c:	b580      	push	{r7, lr}
 801902e:	b086      	sub	sp, #24
 8019030:	af00      	add	r7, sp, #0
 8019032:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 8019034:	687b      	ldr	r3, [r7, #4]
 8019036:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 8019038:	2300      	movs	r3, #0
 801903a:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 801903c:	687b      	ldr	r3, [r7, #4]
 801903e:	2b00      	cmp	r3, #0
 8019040:	d058      	beq.n	80190f4 <xTaskPriorityDisinherit+0xc8>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 8019042:	4b2f      	ldr	r3, [pc, #188]	@ (8019100 <xTaskPriorityDisinherit+0xd4>)
 8019044:	681b      	ldr	r3, [r3, #0]
 8019046:	693a      	ldr	r2, [r7, #16]
 8019048:	429a      	cmp	r2, r3
 801904a:	d00b      	beq.n	8019064 <xTaskPriorityDisinherit+0x38>
	__asm volatile
 801904c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8019050:	f383 8811 	msr	BASEPRI, r3
 8019054:	f3bf 8f6f 	isb	sy
 8019058:	f3bf 8f4f 	dsb	sy
 801905c:	60fb      	str	r3, [r7, #12]
}
 801905e:	bf00      	nop
 8019060:	bf00      	nop
 8019062:	e7fd      	b.n	8019060 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 8019064:	693b      	ldr	r3, [r7, #16]
 8019066:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8019068:	2b00      	cmp	r3, #0
 801906a:	d10b      	bne.n	8019084 <xTaskPriorityDisinherit+0x58>
	__asm volatile
 801906c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8019070:	f383 8811 	msr	BASEPRI, r3
 8019074:	f3bf 8f6f 	isb	sy
 8019078:	f3bf 8f4f 	dsb	sy
 801907c:	60bb      	str	r3, [r7, #8]
}
 801907e:	bf00      	nop
 8019080:	bf00      	nop
 8019082:	e7fd      	b.n	8019080 <xTaskPriorityDisinherit+0x54>
			( pxTCB->uxMutexesHeld )--;
 8019084:	693b      	ldr	r3, [r7, #16]
 8019086:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8019088:	1e5a      	subs	r2, r3, #1
 801908a:	693b      	ldr	r3, [r7, #16]
 801908c:	655a      	str	r2, [r3, #84]	@ 0x54

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 801908e:	693b      	ldr	r3, [r7, #16]
 8019090:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8019092:	693b      	ldr	r3, [r7, #16]
 8019094:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8019096:	429a      	cmp	r2, r3
 8019098:	d02c      	beq.n	80190f4 <xTaskPriorityDisinherit+0xc8>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 801909a:	693b      	ldr	r3, [r7, #16]
 801909c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 801909e:	2b00      	cmp	r3, #0
 80190a0:	d128      	bne.n	80190f4 <xTaskPriorityDisinherit+0xc8>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80190a2:	693b      	ldr	r3, [r7, #16]
 80190a4:	3304      	adds	r3, #4
 80190a6:	4618      	mov	r0, r3
 80190a8:	f7fd ff1e 	bl	8016ee8 <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 80190ac:	693b      	ldr	r3, [r7, #16]
 80190ae:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 80190b0:	693b      	ldr	r3, [r7, #16]
 80190b2:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80190b4:	693b      	ldr	r3, [r7, #16]
 80190b6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80190b8:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 80190bc:	693b      	ldr	r3, [r7, #16]
 80190be:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 80190c0:	693b      	ldr	r3, [r7, #16]
 80190c2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80190c4:	4b0f      	ldr	r3, [pc, #60]	@ (8019104 <xTaskPriorityDisinherit+0xd8>)
 80190c6:	681b      	ldr	r3, [r3, #0]
 80190c8:	429a      	cmp	r2, r3
 80190ca:	d903      	bls.n	80190d4 <xTaskPriorityDisinherit+0xa8>
 80190cc:	693b      	ldr	r3, [r7, #16]
 80190ce:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80190d0:	4a0c      	ldr	r2, [pc, #48]	@ (8019104 <xTaskPriorityDisinherit+0xd8>)
 80190d2:	6013      	str	r3, [r2, #0]
 80190d4:	693b      	ldr	r3, [r7, #16]
 80190d6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80190d8:	4613      	mov	r3, r2
 80190da:	009b      	lsls	r3, r3, #2
 80190dc:	4413      	add	r3, r2
 80190de:	009b      	lsls	r3, r3, #2
 80190e0:	4a09      	ldr	r2, [pc, #36]	@ (8019108 <xTaskPriorityDisinherit+0xdc>)
 80190e2:	441a      	add	r2, r3
 80190e4:	693b      	ldr	r3, [r7, #16]
 80190e6:	3304      	adds	r3, #4
 80190e8:	4619      	mov	r1, r3
 80190ea:	4610      	mov	r0, r2
 80190ec:	f7fd fe9f 	bl	8016e2e <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 80190f0:	2301      	movs	r3, #1
 80190f2:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 80190f4:	697b      	ldr	r3, [r7, #20]
	}
 80190f6:	4618      	mov	r0, r3
 80190f8:	3718      	adds	r7, #24
 80190fa:	46bd      	mov	sp, r7
 80190fc:	bd80      	pop	{r7, pc}
 80190fe:	bf00      	nop
 8019100:	24003c50 	.word	0x24003c50
 8019104:	2400412c 	.word	0x2400412c
 8019108:	24003c54 	.word	0x24003c54

0801910c <vTaskPriorityDisinheritAfterTimeout>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityDisinheritAfterTimeout( TaskHandle_t const pxMutexHolder, UBaseType_t uxHighestPriorityWaitingTask )
	{
 801910c:	b580      	push	{r7, lr}
 801910e:	b088      	sub	sp, #32
 8019110:	af00      	add	r7, sp, #0
 8019112:	6078      	str	r0, [r7, #4]
 8019114:	6039      	str	r1, [r7, #0]
	TCB_t * const pxTCB = pxMutexHolder;
 8019116:	687b      	ldr	r3, [r7, #4]
 8019118:	61bb      	str	r3, [r7, #24]
	UBaseType_t uxPriorityUsedOnEntry, uxPriorityToUse;
	const UBaseType_t uxOnlyOneMutexHeld = ( UBaseType_t ) 1;
 801911a:	2301      	movs	r3, #1
 801911c:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 801911e:	687b      	ldr	r3, [r7, #4]
 8019120:	2b00      	cmp	r3, #0
 8019122:	d06c      	beq.n	80191fe <vTaskPriorityDisinheritAfterTimeout+0xf2>
		{
			/* If pxMutexHolder is not NULL then the holder must hold at least
			one mutex. */
			configASSERT( pxTCB->uxMutexesHeld );
 8019124:	69bb      	ldr	r3, [r7, #24]
 8019126:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8019128:	2b00      	cmp	r3, #0
 801912a:	d10b      	bne.n	8019144 <vTaskPriorityDisinheritAfterTimeout+0x38>
	__asm volatile
 801912c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8019130:	f383 8811 	msr	BASEPRI, r3
 8019134:	f3bf 8f6f 	isb	sy
 8019138:	f3bf 8f4f 	dsb	sy
 801913c:	60fb      	str	r3, [r7, #12]
}
 801913e:	bf00      	nop
 8019140:	bf00      	nop
 8019142:	e7fd      	b.n	8019140 <vTaskPriorityDisinheritAfterTimeout+0x34>

			/* Determine the priority to which the priority of the task that
			holds the mutex should be set.  This will be the greater of the
			holding task's base priority and the priority of the highest
			priority task that is waiting to obtain the mutex. */
			if( pxTCB->uxBasePriority < uxHighestPriorityWaitingTask )
 8019144:	69bb      	ldr	r3, [r7, #24]
 8019146:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8019148:	683a      	ldr	r2, [r7, #0]
 801914a:	429a      	cmp	r2, r3
 801914c:	d902      	bls.n	8019154 <vTaskPriorityDisinheritAfterTimeout+0x48>
			{
				uxPriorityToUse = uxHighestPriorityWaitingTask;
 801914e:	683b      	ldr	r3, [r7, #0]
 8019150:	61fb      	str	r3, [r7, #28]
 8019152:	e002      	b.n	801915a <vTaskPriorityDisinheritAfterTimeout+0x4e>
			}
			else
			{
				uxPriorityToUse = pxTCB->uxBasePriority;
 8019154:	69bb      	ldr	r3, [r7, #24]
 8019156:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8019158:	61fb      	str	r3, [r7, #28]
			}

			/* Does the priority need to change? */
			if( pxTCB->uxPriority != uxPriorityToUse )
 801915a:	69bb      	ldr	r3, [r7, #24]
 801915c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 801915e:	69fa      	ldr	r2, [r7, #28]
 8019160:	429a      	cmp	r2, r3
 8019162:	d04c      	beq.n	80191fe <vTaskPriorityDisinheritAfterTimeout+0xf2>
			{
				/* Only disinherit if no other mutexes are held.  This is a
				simplification in the priority inheritance implementation.  If
				the task that holds the mutex is also holding other mutexes then
				the other mutexes may have caused the priority inheritance. */
				if( pxTCB->uxMutexesHeld == uxOnlyOneMutexHeld )
 8019164:	69bb      	ldr	r3, [r7, #24]
 8019166:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8019168:	697a      	ldr	r2, [r7, #20]
 801916a:	429a      	cmp	r2, r3
 801916c:	d147      	bne.n	80191fe <vTaskPriorityDisinheritAfterTimeout+0xf2>
				{
					/* If a task has timed out because it already holds the
					mutex it was trying to obtain then it cannot of inherited
					its own priority. */
					configASSERT( pxTCB != pxCurrentTCB );
 801916e:	4b26      	ldr	r3, [pc, #152]	@ (8019208 <vTaskPriorityDisinheritAfterTimeout+0xfc>)
 8019170:	681b      	ldr	r3, [r3, #0]
 8019172:	69ba      	ldr	r2, [r7, #24]
 8019174:	429a      	cmp	r2, r3
 8019176:	d10b      	bne.n	8019190 <vTaskPriorityDisinheritAfterTimeout+0x84>
	__asm volatile
 8019178:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801917c:	f383 8811 	msr	BASEPRI, r3
 8019180:	f3bf 8f6f 	isb	sy
 8019184:	f3bf 8f4f 	dsb	sy
 8019188:	60bb      	str	r3, [r7, #8]
}
 801918a:	bf00      	nop
 801918c:	bf00      	nop
 801918e:	e7fd      	b.n	801918c <vTaskPriorityDisinheritAfterTimeout+0x80>

					/* Disinherit the priority, remembering the previous
					priority to facilitate determining the subject task's
					state. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					uxPriorityUsedOnEntry = pxTCB->uxPriority;
 8019190:	69bb      	ldr	r3, [r7, #24]
 8019192:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8019194:	613b      	str	r3, [r7, #16]
					pxTCB->uxPriority = uxPriorityToUse;
 8019196:	69bb      	ldr	r3, [r7, #24]
 8019198:	69fa      	ldr	r2, [r7, #28]
 801919a:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Only reset the event list item value if the value is not
					being used for anything else. */
					if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 801919c:	69bb      	ldr	r3, [r7, #24]
 801919e:	699b      	ldr	r3, [r3, #24]
 80191a0:	2b00      	cmp	r3, #0
 80191a2:	db04      	blt.n	80191ae <vTaskPriorityDisinheritAfterTimeout+0xa2>
					{
						listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriorityToUse ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80191a4:	69fb      	ldr	r3, [r7, #28]
 80191a6:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 80191aa:	69bb      	ldr	r3, [r7, #24]
 80191ac:	619a      	str	r2, [r3, #24]
					then the task that holds the mutex could be in either the
					Ready, Blocked or Suspended states.  Only remove the task
					from its current state list if it is in the Ready state as
					the task's priority is going to change and there is one
					Ready list per priority. */
					if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 80191ae:	69bb      	ldr	r3, [r7, #24]
 80191b0:	6959      	ldr	r1, [r3, #20]
 80191b2:	693a      	ldr	r2, [r7, #16]
 80191b4:	4613      	mov	r3, r2
 80191b6:	009b      	lsls	r3, r3, #2
 80191b8:	4413      	add	r3, r2
 80191ba:	009b      	lsls	r3, r3, #2
 80191bc:	4a13      	ldr	r2, [pc, #76]	@ (801920c <vTaskPriorityDisinheritAfterTimeout+0x100>)
 80191be:	4413      	add	r3, r2
 80191c0:	4299      	cmp	r1, r3
 80191c2:	d11c      	bne.n	80191fe <vTaskPriorityDisinheritAfterTimeout+0xf2>
					{
						if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80191c4:	69bb      	ldr	r3, [r7, #24]
 80191c6:	3304      	adds	r3, #4
 80191c8:	4618      	mov	r0, r3
 80191ca:	f7fd fe8d 	bl	8016ee8 <uxListRemove>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}

						prvAddTaskToReadyList( pxTCB );
 80191ce:	69bb      	ldr	r3, [r7, #24]
 80191d0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80191d2:	4b0f      	ldr	r3, [pc, #60]	@ (8019210 <vTaskPriorityDisinheritAfterTimeout+0x104>)
 80191d4:	681b      	ldr	r3, [r3, #0]
 80191d6:	429a      	cmp	r2, r3
 80191d8:	d903      	bls.n	80191e2 <vTaskPriorityDisinheritAfterTimeout+0xd6>
 80191da:	69bb      	ldr	r3, [r7, #24]
 80191dc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80191de:	4a0c      	ldr	r2, [pc, #48]	@ (8019210 <vTaskPriorityDisinheritAfterTimeout+0x104>)
 80191e0:	6013      	str	r3, [r2, #0]
 80191e2:	69bb      	ldr	r3, [r7, #24]
 80191e4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80191e6:	4613      	mov	r3, r2
 80191e8:	009b      	lsls	r3, r3, #2
 80191ea:	4413      	add	r3, r2
 80191ec:	009b      	lsls	r3, r3, #2
 80191ee:	4a07      	ldr	r2, [pc, #28]	@ (801920c <vTaskPriorityDisinheritAfterTimeout+0x100>)
 80191f0:	441a      	add	r2, r3
 80191f2:	69bb      	ldr	r3, [r7, #24]
 80191f4:	3304      	adds	r3, #4
 80191f6:	4619      	mov	r1, r3
 80191f8:	4610      	mov	r0, r2
 80191fa:	f7fd fe18 	bl	8016e2e <vListInsertEnd>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 80191fe:	bf00      	nop
 8019200:	3720      	adds	r7, #32
 8019202:	46bd      	mov	sp, r7
 8019204:	bd80      	pop	{r7, pc}
 8019206:	bf00      	nop
 8019208:	24003c50 	.word	0x24003c50
 801920c:	24003c54 	.word	0x24003c54
 8019210:	2400412c 	.word	0x2400412c

08019214 <pvTaskIncrementMutexHeldCount>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	TaskHandle_t pvTaskIncrementMutexHeldCount( void )
	{
 8019214:	b480      	push	{r7}
 8019216:	af00      	add	r7, sp, #0
		/* If xSemaphoreCreateMutex() is called before any tasks have been created
		then pxCurrentTCB will be NULL. */
		if( pxCurrentTCB != NULL )
 8019218:	4b07      	ldr	r3, [pc, #28]	@ (8019238 <pvTaskIncrementMutexHeldCount+0x24>)
 801921a:	681b      	ldr	r3, [r3, #0]
 801921c:	2b00      	cmp	r3, #0
 801921e:	d004      	beq.n	801922a <pvTaskIncrementMutexHeldCount+0x16>
		{
			( pxCurrentTCB->uxMutexesHeld )++;
 8019220:	4b05      	ldr	r3, [pc, #20]	@ (8019238 <pvTaskIncrementMutexHeldCount+0x24>)
 8019222:	681b      	ldr	r3, [r3, #0]
 8019224:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8019226:	3201      	adds	r2, #1
 8019228:	655a      	str	r2, [r3, #84]	@ 0x54
		}

		return pxCurrentTCB;
 801922a:	4b03      	ldr	r3, [pc, #12]	@ (8019238 <pvTaskIncrementMutexHeldCount+0x24>)
 801922c:	681b      	ldr	r3, [r3, #0]
	}
 801922e:	4618      	mov	r0, r3
 8019230:	46bd      	mov	sp, r7
 8019232:	f85d 7b04 	ldr.w	r7, [sp], #4
 8019236:	4770      	bx	lr
 8019238:	24003c50 	.word	0x24003c50

0801923c <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 801923c:	b580      	push	{r7, lr}
 801923e:	b084      	sub	sp, #16
 8019240:	af00      	add	r7, sp, #0
 8019242:	6078      	str	r0, [r7, #4]
 8019244:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8019246:	4b21      	ldr	r3, [pc, #132]	@ (80192cc <prvAddCurrentTaskToDelayedList+0x90>)
 8019248:	681b      	ldr	r3, [r3, #0]
 801924a:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 801924c:	4b20      	ldr	r3, [pc, #128]	@ (80192d0 <prvAddCurrentTaskToDelayedList+0x94>)
 801924e:	681b      	ldr	r3, [r3, #0]
 8019250:	3304      	adds	r3, #4
 8019252:	4618      	mov	r0, r3
 8019254:	f7fd fe48 	bl	8016ee8 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8019258:	687b      	ldr	r3, [r7, #4]
 801925a:	f1b3 3fff 	cmp.w	r3, #4294967295
 801925e:	d10a      	bne.n	8019276 <prvAddCurrentTaskToDelayedList+0x3a>
 8019260:	683b      	ldr	r3, [r7, #0]
 8019262:	2b00      	cmp	r3, #0
 8019264:	d007      	beq.n	8019276 <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8019266:	4b1a      	ldr	r3, [pc, #104]	@ (80192d0 <prvAddCurrentTaskToDelayedList+0x94>)
 8019268:	681b      	ldr	r3, [r3, #0]
 801926a:	3304      	adds	r3, #4
 801926c:	4619      	mov	r1, r3
 801926e:	4819      	ldr	r0, [pc, #100]	@ (80192d4 <prvAddCurrentTaskToDelayedList+0x98>)
 8019270:	f7fd fddd 	bl	8016e2e <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8019274:	e026      	b.n	80192c4 <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8019276:	68fa      	ldr	r2, [r7, #12]
 8019278:	687b      	ldr	r3, [r7, #4]
 801927a:	4413      	add	r3, r2
 801927c:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 801927e:	4b14      	ldr	r3, [pc, #80]	@ (80192d0 <prvAddCurrentTaskToDelayedList+0x94>)
 8019280:	681b      	ldr	r3, [r3, #0]
 8019282:	68ba      	ldr	r2, [r7, #8]
 8019284:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8019286:	68ba      	ldr	r2, [r7, #8]
 8019288:	68fb      	ldr	r3, [r7, #12]
 801928a:	429a      	cmp	r2, r3
 801928c:	d209      	bcs.n	80192a2 <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 801928e:	4b12      	ldr	r3, [pc, #72]	@ (80192d8 <prvAddCurrentTaskToDelayedList+0x9c>)
 8019290:	681a      	ldr	r2, [r3, #0]
 8019292:	4b0f      	ldr	r3, [pc, #60]	@ (80192d0 <prvAddCurrentTaskToDelayedList+0x94>)
 8019294:	681b      	ldr	r3, [r3, #0]
 8019296:	3304      	adds	r3, #4
 8019298:	4619      	mov	r1, r3
 801929a:	4610      	mov	r0, r2
 801929c:	f7fd fdeb 	bl	8016e76 <vListInsert>
}
 80192a0:	e010      	b.n	80192c4 <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80192a2:	4b0e      	ldr	r3, [pc, #56]	@ (80192dc <prvAddCurrentTaskToDelayedList+0xa0>)
 80192a4:	681a      	ldr	r2, [r3, #0]
 80192a6:	4b0a      	ldr	r3, [pc, #40]	@ (80192d0 <prvAddCurrentTaskToDelayedList+0x94>)
 80192a8:	681b      	ldr	r3, [r3, #0]
 80192aa:	3304      	adds	r3, #4
 80192ac:	4619      	mov	r1, r3
 80192ae:	4610      	mov	r0, r2
 80192b0:	f7fd fde1 	bl	8016e76 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 80192b4:	4b0a      	ldr	r3, [pc, #40]	@ (80192e0 <prvAddCurrentTaskToDelayedList+0xa4>)
 80192b6:	681b      	ldr	r3, [r3, #0]
 80192b8:	68ba      	ldr	r2, [r7, #8]
 80192ba:	429a      	cmp	r2, r3
 80192bc:	d202      	bcs.n	80192c4 <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 80192be:	4a08      	ldr	r2, [pc, #32]	@ (80192e0 <prvAddCurrentTaskToDelayedList+0xa4>)
 80192c0:	68bb      	ldr	r3, [r7, #8]
 80192c2:	6013      	str	r3, [r2, #0]
}
 80192c4:	bf00      	nop
 80192c6:	3710      	adds	r7, #16
 80192c8:	46bd      	mov	sp, r7
 80192ca:	bd80      	pop	{r7, pc}
 80192cc:	24004128 	.word	0x24004128
 80192d0:	24003c50 	.word	0x24003c50
 80192d4:	24004110 	.word	0x24004110
 80192d8:	240040e0 	.word	0x240040e0
 80192dc:	240040dc 	.word	0x240040dc
 80192e0:	24004144 	.word	0x24004144

080192e4 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 80192e4:	b580      	push	{r7, lr}
 80192e6:	b08a      	sub	sp, #40	@ 0x28
 80192e8:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 80192ea:	2300      	movs	r3, #0
 80192ec:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 80192ee:	f000 fb13 	bl	8019918 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 80192f2:	4b1d      	ldr	r3, [pc, #116]	@ (8019368 <xTimerCreateTimerTask+0x84>)
 80192f4:	681b      	ldr	r3, [r3, #0]
 80192f6:	2b00      	cmp	r3, #0
 80192f8:	d021      	beq.n	801933e <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 80192fa:	2300      	movs	r3, #0
 80192fc:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 80192fe:	2300      	movs	r3, #0
 8019300:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 8019302:	1d3a      	adds	r2, r7, #4
 8019304:	f107 0108 	add.w	r1, r7, #8
 8019308:	f107 030c 	add.w	r3, r7, #12
 801930c:	4618      	mov	r0, r3
 801930e:	f7fd fd47 	bl	8016da0 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 8019312:	6879      	ldr	r1, [r7, #4]
 8019314:	68bb      	ldr	r3, [r7, #8]
 8019316:	68fa      	ldr	r2, [r7, #12]
 8019318:	9202      	str	r2, [sp, #8]
 801931a:	9301      	str	r3, [sp, #4]
 801931c:	2302      	movs	r3, #2
 801931e:	9300      	str	r3, [sp, #0]
 8019320:	2300      	movs	r3, #0
 8019322:	460a      	mov	r2, r1
 8019324:	4911      	ldr	r1, [pc, #68]	@ (801936c <xTimerCreateTimerTask+0x88>)
 8019326:	4812      	ldr	r0, [pc, #72]	@ (8019370 <xTimerCreateTimerTask+0x8c>)
 8019328:	f7fe feec 	bl	8018104 <xTaskCreateStatic>
 801932c:	4603      	mov	r3, r0
 801932e:	4a11      	ldr	r2, [pc, #68]	@ (8019374 <xTimerCreateTimerTask+0x90>)
 8019330:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 8019332:	4b10      	ldr	r3, [pc, #64]	@ (8019374 <xTimerCreateTimerTask+0x90>)
 8019334:	681b      	ldr	r3, [r3, #0]
 8019336:	2b00      	cmp	r3, #0
 8019338:	d001      	beq.n	801933e <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 801933a:	2301      	movs	r3, #1
 801933c:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 801933e:	697b      	ldr	r3, [r7, #20]
 8019340:	2b00      	cmp	r3, #0
 8019342:	d10b      	bne.n	801935c <xTimerCreateTimerTask+0x78>
	__asm volatile
 8019344:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8019348:	f383 8811 	msr	BASEPRI, r3
 801934c:	f3bf 8f6f 	isb	sy
 8019350:	f3bf 8f4f 	dsb	sy
 8019354:	613b      	str	r3, [r7, #16]
}
 8019356:	bf00      	nop
 8019358:	bf00      	nop
 801935a:	e7fd      	b.n	8019358 <xTimerCreateTimerTask+0x74>
	return xReturn;
 801935c:	697b      	ldr	r3, [r7, #20]
}
 801935e:	4618      	mov	r0, r3
 8019360:	3718      	adds	r7, #24
 8019362:	46bd      	mov	sp, r7
 8019364:	bd80      	pop	{r7, pc}
 8019366:	bf00      	nop
 8019368:	24004180 	.word	0x24004180
 801936c:	0801fa74 	.word	0x0801fa74
 8019370:	080194b1 	.word	0x080194b1
 8019374:	24004184 	.word	0x24004184

08019378 <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 8019378:	b580      	push	{r7, lr}
 801937a:	b08a      	sub	sp, #40	@ 0x28
 801937c:	af00      	add	r7, sp, #0
 801937e:	60f8      	str	r0, [r7, #12]
 8019380:	60b9      	str	r1, [r7, #8]
 8019382:	607a      	str	r2, [r7, #4]
 8019384:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 8019386:	2300      	movs	r3, #0
 8019388:	627b      	str	r3, [r7, #36]	@ 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 801938a:	68fb      	ldr	r3, [r7, #12]
 801938c:	2b00      	cmp	r3, #0
 801938e:	d10b      	bne.n	80193a8 <xTimerGenericCommand+0x30>
	__asm volatile
 8019390:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8019394:	f383 8811 	msr	BASEPRI, r3
 8019398:	f3bf 8f6f 	isb	sy
 801939c:	f3bf 8f4f 	dsb	sy
 80193a0:	623b      	str	r3, [r7, #32]
}
 80193a2:	bf00      	nop
 80193a4:	bf00      	nop
 80193a6:	e7fd      	b.n	80193a4 <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 80193a8:	4b19      	ldr	r3, [pc, #100]	@ (8019410 <xTimerGenericCommand+0x98>)
 80193aa:	681b      	ldr	r3, [r3, #0]
 80193ac:	2b00      	cmp	r3, #0
 80193ae:	d02a      	beq.n	8019406 <xTimerGenericCommand+0x8e>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 80193b0:	68bb      	ldr	r3, [r7, #8]
 80193b2:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 80193b4:	687b      	ldr	r3, [r7, #4]
 80193b6:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 80193b8:	68fb      	ldr	r3, [r7, #12]
 80193ba:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 80193bc:	68bb      	ldr	r3, [r7, #8]
 80193be:	2b05      	cmp	r3, #5
 80193c0:	dc18      	bgt.n	80193f4 <xTimerGenericCommand+0x7c>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 80193c2:	f7ff fdad 	bl	8018f20 <xTaskGetSchedulerState>
 80193c6:	4603      	mov	r3, r0
 80193c8:	2b02      	cmp	r3, #2
 80193ca:	d109      	bne.n	80193e0 <xTimerGenericCommand+0x68>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 80193cc:	4b10      	ldr	r3, [pc, #64]	@ (8019410 <xTimerGenericCommand+0x98>)
 80193ce:	6818      	ldr	r0, [r3, #0]
 80193d0:	f107 0110 	add.w	r1, r7, #16
 80193d4:	2300      	movs	r3, #0
 80193d6:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80193d8:	f7fe f81c 	bl	8017414 <xQueueGenericSend>
 80193dc:	6278      	str	r0, [r7, #36]	@ 0x24
 80193de:	e012      	b.n	8019406 <xTimerGenericCommand+0x8e>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 80193e0:	4b0b      	ldr	r3, [pc, #44]	@ (8019410 <xTimerGenericCommand+0x98>)
 80193e2:	6818      	ldr	r0, [r3, #0]
 80193e4:	f107 0110 	add.w	r1, r7, #16
 80193e8:	2300      	movs	r3, #0
 80193ea:	2200      	movs	r2, #0
 80193ec:	f7fe f812 	bl	8017414 <xQueueGenericSend>
 80193f0:	6278      	str	r0, [r7, #36]	@ 0x24
 80193f2:	e008      	b.n	8019406 <xTimerGenericCommand+0x8e>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 80193f4:	4b06      	ldr	r3, [pc, #24]	@ (8019410 <xTimerGenericCommand+0x98>)
 80193f6:	6818      	ldr	r0, [r3, #0]
 80193f8:	f107 0110 	add.w	r1, r7, #16
 80193fc:	2300      	movs	r3, #0
 80193fe:	683a      	ldr	r2, [r7, #0]
 8019400:	f7fe f90a 	bl	8017618 <xQueueGenericSendFromISR>
 8019404:	6278      	str	r0, [r7, #36]	@ 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 8019406:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 8019408:	4618      	mov	r0, r3
 801940a:	3728      	adds	r7, #40	@ 0x28
 801940c:	46bd      	mov	sp, r7
 801940e:	bd80      	pop	{r7, pc}
 8019410:	24004180 	.word	0x24004180

08019414 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 8019414:	b580      	push	{r7, lr}
 8019416:	b088      	sub	sp, #32
 8019418:	af02      	add	r7, sp, #8
 801941a:	6078      	str	r0, [r7, #4]
 801941c:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 801941e:	4b23      	ldr	r3, [pc, #140]	@ (80194ac <prvProcessExpiredTimer+0x98>)
 8019420:	681b      	ldr	r3, [r3, #0]
 8019422:	68db      	ldr	r3, [r3, #12]
 8019424:	68db      	ldr	r3, [r3, #12]
 8019426:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8019428:	697b      	ldr	r3, [r7, #20]
 801942a:	3304      	adds	r3, #4
 801942c:	4618      	mov	r0, r3
 801942e:	f7fd fd5b 	bl	8016ee8 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8019432:	697b      	ldr	r3, [r7, #20]
 8019434:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8019438:	f003 0304 	and.w	r3, r3, #4
 801943c:	2b00      	cmp	r3, #0
 801943e:	d023      	beq.n	8019488 <prvProcessExpiredTimer+0x74>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 8019440:	697b      	ldr	r3, [r7, #20]
 8019442:	699a      	ldr	r2, [r3, #24]
 8019444:	687b      	ldr	r3, [r7, #4]
 8019446:	18d1      	adds	r1, r2, r3
 8019448:	687b      	ldr	r3, [r7, #4]
 801944a:	683a      	ldr	r2, [r7, #0]
 801944c:	6978      	ldr	r0, [r7, #20]
 801944e:	f000 f8d5 	bl	80195fc <prvInsertTimerInActiveList>
 8019452:	4603      	mov	r3, r0
 8019454:	2b00      	cmp	r3, #0
 8019456:	d020      	beq.n	801949a <prvProcessExpiredTimer+0x86>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8019458:	2300      	movs	r3, #0
 801945a:	9300      	str	r3, [sp, #0]
 801945c:	2300      	movs	r3, #0
 801945e:	687a      	ldr	r2, [r7, #4]
 8019460:	2100      	movs	r1, #0
 8019462:	6978      	ldr	r0, [r7, #20]
 8019464:	f7ff ff88 	bl	8019378 <xTimerGenericCommand>
 8019468:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 801946a:	693b      	ldr	r3, [r7, #16]
 801946c:	2b00      	cmp	r3, #0
 801946e:	d114      	bne.n	801949a <prvProcessExpiredTimer+0x86>
	__asm volatile
 8019470:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8019474:	f383 8811 	msr	BASEPRI, r3
 8019478:	f3bf 8f6f 	isb	sy
 801947c:	f3bf 8f4f 	dsb	sy
 8019480:	60fb      	str	r3, [r7, #12]
}
 8019482:	bf00      	nop
 8019484:	bf00      	nop
 8019486:	e7fd      	b.n	8019484 <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8019488:	697b      	ldr	r3, [r7, #20]
 801948a:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 801948e:	f023 0301 	bic.w	r3, r3, #1
 8019492:	b2da      	uxtb	r2, r3
 8019494:	697b      	ldr	r3, [r7, #20]
 8019496:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 801949a:	697b      	ldr	r3, [r7, #20]
 801949c:	6a1b      	ldr	r3, [r3, #32]
 801949e:	6978      	ldr	r0, [r7, #20]
 80194a0:	4798      	blx	r3
}
 80194a2:	bf00      	nop
 80194a4:	3718      	adds	r7, #24
 80194a6:	46bd      	mov	sp, r7
 80194a8:	bd80      	pop	{r7, pc}
 80194aa:	bf00      	nop
 80194ac:	24004178 	.word	0x24004178

080194b0 <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 80194b0:	b580      	push	{r7, lr}
 80194b2:	b084      	sub	sp, #16
 80194b4:	af00      	add	r7, sp, #0
 80194b6:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 80194b8:	f107 0308 	add.w	r3, r7, #8
 80194bc:	4618      	mov	r0, r3
 80194be:	f000 f859 	bl	8019574 <prvGetNextExpireTime>
 80194c2:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 80194c4:	68bb      	ldr	r3, [r7, #8]
 80194c6:	4619      	mov	r1, r3
 80194c8:	68f8      	ldr	r0, [r7, #12]
 80194ca:	f000 f805 	bl	80194d8 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 80194ce:	f000 f8d7 	bl	8019680 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 80194d2:	bf00      	nop
 80194d4:	e7f0      	b.n	80194b8 <prvTimerTask+0x8>
	...

080194d8 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 80194d8:	b580      	push	{r7, lr}
 80194da:	b084      	sub	sp, #16
 80194dc:	af00      	add	r7, sp, #0
 80194de:	6078      	str	r0, [r7, #4]
 80194e0:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 80194e2:	f7ff f8f5 	bl	80186d0 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 80194e6:	f107 0308 	add.w	r3, r7, #8
 80194ea:	4618      	mov	r0, r3
 80194ec:	f000 f866 	bl	80195bc <prvSampleTimeNow>
 80194f0:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 80194f2:	68bb      	ldr	r3, [r7, #8]
 80194f4:	2b00      	cmp	r3, #0
 80194f6:	d130      	bne.n	801955a <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 80194f8:	683b      	ldr	r3, [r7, #0]
 80194fa:	2b00      	cmp	r3, #0
 80194fc:	d10a      	bne.n	8019514 <prvProcessTimerOrBlockTask+0x3c>
 80194fe:	687a      	ldr	r2, [r7, #4]
 8019500:	68fb      	ldr	r3, [r7, #12]
 8019502:	429a      	cmp	r2, r3
 8019504:	d806      	bhi.n	8019514 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 8019506:	f7ff f8f1 	bl	80186ec <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 801950a:	68f9      	ldr	r1, [r7, #12]
 801950c:	6878      	ldr	r0, [r7, #4]
 801950e:	f7ff ff81 	bl	8019414 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 8019512:	e024      	b.n	801955e <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 8019514:	683b      	ldr	r3, [r7, #0]
 8019516:	2b00      	cmp	r3, #0
 8019518:	d008      	beq.n	801952c <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 801951a:	4b13      	ldr	r3, [pc, #76]	@ (8019568 <prvProcessTimerOrBlockTask+0x90>)
 801951c:	681b      	ldr	r3, [r3, #0]
 801951e:	681b      	ldr	r3, [r3, #0]
 8019520:	2b00      	cmp	r3, #0
 8019522:	d101      	bne.n	8019528 <prvProcessTimerOrBlockTask+0x50>
 8019524:	2301      	movs	r3, #1
 8019526:	e000      	b.n	801952a <prvProcessTimerOrBlockTask+0x52>
 8019528:	2300      	movs	r3, #0
 801952a:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 801952c:	4b0f      	ldr	r3, [pc, #60]	@ (801956c <prvProcessTimerOrBlockTask+0x94>)
 801952e:	6818      	ldr	r0, [r3, #0]
 8019530:	687a      	ldr	r2, [r7, #4]
 8019532:	68fb      	ldr	r3, [r7, #12]
 8019534:	1ad3      	subs	r3, r2, r3
 8019536:	683a      	ldr	r2, [r7, #0]
 8019538:	4619      	mov	r1, r3
 801953a:	f7fe fdaf 	bl	801809c <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 801953e:	f7ff f8d5 	bl	80186ec <xTaskResumeAll>
 8019542:	4603      	mov	r3, r0
 8019544:	2b00      	cmp	r3, #0
 8019546:	d10a      	bne.n	801955e <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 8019548:	4b09      	ldr	r3, [pc, #36]	@ (8019570 <prvProcessTimerOrBlockTask+0x98>)
 801954a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 801954e:	601a      	str	r2, [r3, #0]
 8019550:	f3bf 8f4f 	dsb	sy
 8019554:	f3bf 8f6f 	isb	sy
}
 8019558:	e001      	b.n	801955e <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 801955a:	f7ff f8c7 	bl	80186ec <xTaskResumeAll>
}
 801955e:	bf00      	nop
 8019560:	3710      	adds	r7, #16
 8019562:	46bd      	mov	sp, r7
 8019564:	bd80      	pop	{r7, pc}
 8019566:	bf00      	nop
 8019568:	2400417c 	.word	0x2400417c
 801956c:	24004180 	.word	0x24004180
 8019570:	e000ed04 	.word	0xe000ed04

08019574 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 8019574:	b480      	push	{r7}
 8019576:	b085      	sub	sp, #20
 8019578:	af00      	add	r7, sp, #0
 801957a:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 801957c:	4b0e      	ldr	r3, [pc, #56]	@ (80195b8 <prvGetNextExpireTime+0x44>)
 801957e:	681b      	ldr	r3, [r3, #0]
 8019580:	681b      	ldr	r3, [r3, #0]
 8019582:	2b00      	cmp	r3, #0
 8019584:	d101      	bne.n	801958a <prvGetNextExpireTime+0x16>
 8019586:	2201      	movs	r2, #1
 8019588:	e000      	b.n	801958c <prvGetNextExpireTime+0x18>
 801958a:	2200      	movs	r2, #0
 801958c:	687b      	ldr	r3, [r7, #4]
 801958e:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 8019590:	687b      	ldr	r3, [r7, #4]
 8019592:	681b      	ldr	r3, [r3, #0]
 8019594:	2b00      	cmp	r3, #0
 8019596:	d105      	bne.n	80195a4 <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8019598:	4b07      	ldr	r3, [pc, #28]	@ (80195b8 <prvGetNextExpireTime+0x44>)
 801959a:	681b      	ldr	r3, [r3, #0]
 801959c:	68db      	ldr	r3, [r3, #12]
 801959e:	681b      	ldr	r3, [r3, #0]
 80195a0:	60fb      	str	r3, [r7, #12]
 80195a2:	e001      	b.n	80195a8 <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 80195a4:	2300      	movs	r3, #0
 80195a6:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 80195a8:	68fb      	ldr	r3, [r7, #12]
}
 80195aa:	4618      	mov	r0, r3
 80195ac:	3714      	adds	r7, #20
 80195ae:	46bd      	mov	sp, r7
 80195b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80195b4:	4770      	bx	lr
 80195b6:	bf00      	nop
 80195b8:	24004178 	.word	0x24004178

080195bc <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 80195bc:	b580      	push	{r7, lr}
 80195be:	b084      	sub	sp, #16
 80195c0:	af00      	add	r7, sp, #0
 80195c2:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 80195c4:	f7ff f930 	bl	8018828 <xTaskGetTickCount>
 80195c8:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 80195ca:	4b0b      	ldr	r3, [pc, #44]	@ (80195f8 <prvSampleTimeNow+0x3c>)
 80195cc:	681b      	ldr	r3, [r3, #0]
 80195ce:	68fa      	ldr	r2, [r7, #12]
 80195d0:	429a      	cmp	r2, r3
 80195d2:	d205      	bcs.n	80195e0 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 80195d4:	f000 f93a 	bl	801984c <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 80195d8:	687b      	ldr	r3, [r7, #4]
 80195da:	2201      	movs	r2, #1
 80195dc:	601a      	str	r2, [r3, #0]
 80195de:	e002      	b.n	80195e6 <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 80195e0:	687b      	ldr	r3, [r7, #4]
 80195e2:	2200      	movs	r2, #0
 80195e4:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 80195e6:	4a04      	ldr	r2, [pc, #16]	@ (80195f8 <prvSampleTimeNow+0x3c>)
 80195e8:	68fb      	ldr	r3, [r7, #12]
 80195ea:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 80195ec:	68fb      	ldr	r3, [r7, #12]
}
 80195ee:	4618      	mov	r0, r3
 80195f0:	3710      	adds	r7, #16
 80195f2:	46bd      	mov	sp, r7
 80195f4:	bd80      	pop	{r7, pc}
 80195f6:	bf00      	nop
 80195f8:	24004188 	.word	0x24004188

080195fc <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 80195fc:	b580      	push	{r7, lr}
 80195fe:	b086      	sub	sp, #24
 8019600:	af00      	add	r7, sp, #0
 8019602:	60f8      	str	r0, [r7, #12]
 8019604:	60b9      	str	r1, [r7, #8]
 8019606:	607a      	str	r2, [r7, #4]
 8019608:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 801960a:	2300      	movs	r3, #0
 801960c:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 801960e:	68fb      	ldr	r3, [r7, #12]
 8019610:	68ba      	ldr	r2, [r7, #8]
 8019612:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8019614:	68fb      	ldr	r3, [r7, #12]
 8019616:	68fa      	ldr	r2, [r7, #12]
 8019618:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 801961a:	68ba      	ldr	r2, [r7, #8]
 801961c:	687b      	ldr	r3, [r7, #4]
 801961e:	429a      	cmp	r2, r3
 8019620:	d812      	bhi.n	8019648 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8019622:	687a      	ldr	r2, [r7, #4]
 8019624:	683b      	ldr	r3, [r7, #0]
 8019626:	1ad2      	subs	r2, r2, r3
 8019628:	68fb      	ldr	r3, [r7, #12]
 801962a:	699b      	ldr	r3, [r3, #24]
 801962c:	429a      	cmp	r2, r3
 801962e:	d302      	bcc.n	8019636 <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 8019630:	2301      	movs	r3, #1
 8019632:	617b      	str	r3, [r7, #20]
 8019634:	e01b      	b.n	801966e <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 8019636:	4b10      	ldr	r3, [pc, #64]	@ (8019678 <prvInsertTimerInActiveList+0x7c>)
 8019638:	681a      	ldr	r2, [r3, #0]
 801963a:	68fb      	ldr	r3, [r7, #12]
 801963c:	3304      	adds	r3, #4
 801963e:	4619      	mov	r1, r3
 8019640:	4610      	mov	r0, r2
 8019642:	f7fd fc18 	bl	8016e76 <vListInsert>
 8019646:	e012      	b.n	801966e <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 8019648:	687a      	ldr	r2, [r7, #4]
 801964a:	683b      	ldr	r3, [r7, #0]
 801964c:	429a      	cmp	r2, r3
 801964e:	d206      	bcs.n	801965e <prvInsertTimerInActiveList+0x62>
 8019650:	68ba      	ldr	r2, [r7, #8]
 8019652:	683b      	ldr	r3, [r7, #0]
 8019654:	429a      	cmp	r2, r3
 8019656:	d302      	bcc.n	801965e <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 8019658:	2301      	movs	r3, #1
 801965a:	617b      	str	r3, [r7, #20]
 801965c:	e007      	b.n	801966e <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 801965e:	4b07      	ldr	r3, [pc, #28]	@ (801967c <prvInsertTimerInActiveList+0x80>)
 8019660:	681a      	ldr	r2, [r3, #0]
 8019662:	68fb      	ldr	r3, [r7, #12]
 8019664:	3304      	adds	r3, #4
 8019666:	4619      	mov	r1, r3
 8019668:	4610      	mov	r0, r2
 801966a:	f7fd fc04 	bl	8016e76 <vListInsert>
		}
	}

	return xProcessTimerNow;
 801966e:	697b      	ldr	r3, [r7, #20]
}
 8019670:	4618      	mov	r0, r3
 8019672:	3718      	adds	r7, #24
 8019674:	46bd      	mov	sp, r7
 8019676:	bd80      	pop	{r7, pc}
 8019678:	2400417c 	.word	0x2400417c
 801967c:	24004178 	.word	0x24004178

08019680 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 8019680:	b580      	push	{r7, lr}
 8019682:	b08e      	sub	sp, #56	@ 0x38
 8019684:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8019686:	e0ce      	b.n	8019826 <prvProcessReceivedCommands+0x1a6>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 8019688:	687b      	ldr	r3, [r7, #4]
 801968a:	2b00      	cmp	r3, #0
 801968c:	da19      	bge.n	80196c2 <prvProcessReceivedCommands+0x42>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 801968e:	1d3b      	adds	r3, r7, #4
 8019690:	3304      	adds	r3, #4
 8019692:	62fb      	str	r3, [r7, #44]	@ 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 8019694:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8019696:	2b00      	cmp	r3, #0
 8019698:	d10b      	bne.n	80196b2 <prvProcessReceivedCommands+0x32>
	__asm volatile
 801969a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801969e:	f383 8811 	msr	BASEPRI, r3
 80196a2:	f3bf 8f6f 	isb	sy
 80196a6:	f3bf 8f4f 	dsb	sy
 80196aa:	61fb      	str	r3, [r7, #28]
}
 80196ac:	bf00      	nop
 80196ae:	bf00      	nop
 80196b0:	e7fd      	b.n	80196ae <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 80196b2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80196b4:	681b      	ldr	r3, [r3, #0]
 80196b6:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80196b8:	6850      	ldr	r0, [r2, #4]
 80196ba:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80196bc:	6892      	ldr	r2, [r2, #8]
 80196be:	4611      	mov	r1, r2
 80196c0:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 80196c2:	687b      	ldr	r3, [r7, #4]
 80196c4:	2b00      	cmp	r3, #0
 80196c6:	f2c0 80ae 	blt.w	8019826 <prvProcessReceivedCommands+0x1a6>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 80196ca:	68fb      	ldr	r3, [r7, #12]
 80196cc:	62bb      	str	r3, [r7, #40]	@ 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 80196ce:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80196d0:	695b      	ldr	r3, [r3, #20]
 80196d2:	2b00      	cmp	r3, #0
 80196d4:	d004      	beq.n	80196e0 <prvProcessReceivedCommands+0x60>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 80196d6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80196d8:	3304      	adds	r3, #4
 80196da:	4618      	mov	r0, r3
 80196dc:	f7fd fc04 	bl	8016ee8 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 80196e0:	463b      	mov	r3, r7
 80196e2:	4618      	mov	r0, r3
 80196e4:	f7ff ff6a 	bl	80195bc <prvSampleTimeNow>
 80196e8:	6278      	str	r0, [r7, #36]	@ 0x24

			switch( xMessage.xMessageID )
 80196ea:	687b      	ldr	r3, [r7, #4]
 80196ec:	2b09      	cmp	r3, #9
 80196ee:	f200 8097 	bhi.w	8019820 <prvProcessReceivedCommands+0x1a0>
 80196f2:	a201      	add	r2, pc, #4	@ (adr r2, 80196f8 <prvProcessReceivedCommands+0x78>)
 80196f4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80196f8:	08019721 	.word	0x08019721
 80196fc:	08019721 	.word	0x08019721
 8019700:	08019721 	.word	0x08019721
 8019704:	08019797 	.word	0x08019797
 8019708:	080197ab 	.word	0x080197ab
 801970c:	080197f7 	.word	0x080197f7
 8019710:	08019721 	.word	0x08019721
 8019714:	08019721 	.word	0x08019721
 8019718:	08019797 	.word	0x08019797
 801971c:	080197ab 	.word	0x080197ab
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8019720:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8019722:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8019726:	f043 0301 	orr.w	r3, r3, #1
 801972a:	b2da      	uxtb	r2, r3
 801972c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801972e:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 8019732:	68ba      	ldr	r2, [r7, #8]
 8019734:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8019736:	699b      	ldr	r3, [r3, #24]
 8019738:	18d1      	adds	r1, r2, r3
 801973a:	68bb      	ldr	r3, [r7, #8]
 801973c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 801973e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8019740:	f7ff ff5c 	bl	80195fc <prvInsertTimerInActiveList>
 8019744:	4603      	mov	r3, r0
 8019746:	2b00      	cmp	r3, #0
 8019748:	d06c      	beq.n	8019824 <prvProcessReceivedCommands+0x1a4>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 801974a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801974c:	6a1b      	ldr	r3, [r3, #32]
 801974e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8019750:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8019752:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8019754:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8019758:	f003 0304 	and.w	r3, r3, #4
 801975c:	2b00      	cmp	r3, #0
 801975e:	d061      	beq.n	8019824 <prvProcessReceivedCommands+0x1a4>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 8019760:	68ba      	ldr	r2, [r7, #8]
 8019762:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8019764:	699b      	ldr	r3, [r3, #24]
 8019766:	441a      	add	r2, r3
 8019768:	2300      	movs	r3, #0
 801976a:	9300      	str	r3, [sp, #0]
 801976c:	2300      	movs	r3, #0
 801976e:	2100      	movs	r1, #0
 8019770:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8019772:	f7ff fe01 	bl	8019378 <xTimerGenericCommand>
 8019776:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 8019778:	6a3b      	ldr	r3, [r7, #32]
 801977a:	2b00      	cmp	r3, #0
 801977c:	d152      	bne.n	8019824 <prvProcessReceivedCommands+0x1a4>
	__asm volatile
 801977e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8019782:	f383 8811 	msr	BASEPRI, r3
 8019786:	f3bf 8f6f 	isb	sy
 801978a:	f3bf 8f4f 	dsb	sy
 801978e:	61bb      	str	r3, [r7, #24]
}
 8019790:	bf00      	nop
 8019792:	bf00      	nop
 8019794:	e7fd      	b.n	8019792 <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8019796:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8019798:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 801979c:	f023 0301 	bic.w	r3, r3, #1
 80197a0:	b2da      	uxtb	r2, r3
 80197a2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80197a4:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 80197a8:	e03d      	b.n	8019826 <prvProcessReceivedCommands+0x1a6>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 80197aa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80197ac:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80197b0:	f043 0301 	orr.w	r3, r3, #1
 80197b4:	b2da      	uxtb	r2, r3
 80197b6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80197b8:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 80197bc:	68ba      	ldr	r2, [r7, #8]
 80197be:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80197c0:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 80197c2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80197c4:	699b      	ldr	r3, [r3, #24]
 80197c6:	2b00      	cmp	r3, #0
 80197c8:	d10b      	bne.n	80197e2 <prvProcessReceivedCommands+0x162>
	__asm volatile
 80197ca:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80197ce:	f383 8811 	msr	BASEPRI, r3
 80197d2:	f3bf 8f6f 	isb	sy
 80197d6:	f3bf 8f4f 	dsb	sy
 80197da:	617b      	str	r3, [r7, #20]
}
 80197dc:	bf00      	nop
 80197de:	bf00      	nop
 80197e0:	e7fd      	b.n	80197de <prvProcessReceivedCommands+0x15e>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 80197e2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80197e4:	699a      	ldr	r2, [r3, #24]
 80197e6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80197e8:	18d1      	adds	r1, r2, r3
 80197ea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80197ec:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80197ee:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80197f0:	f7ff ff04 	bl	80195fc <prvInsertTimerInActiveList>
					break;
 80197f4:	e017      	b.n	8019826 <prvProcessReceivedCommands+0x1a6>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 80197f6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80197f8:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80197fc:	f003 0302 	and.w	r3, r3, #2
 8019800:	2b00      	cmp	r3, #0
 8019802:	d103      	bne.n	801980c <prvProcessReceivedCommands+0x18c>
						{
							vPortFree( pxTimer );
 8019804:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8019806:	f000 fbe7 	bl	8019fd8 <vPortFree>
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 801980a:	e00c      	b.n	8019826 <prvProcessReceivedCommands+0x1a6>
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 801980c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801980e:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8019812:	f023 0301 	bic.w	r3, r3, #1
 8019816:	b2da      	uxtb	r2, r3
 8019818:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801981a:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 801981e:	e002      	b.n	8019826 <prvProcessReceivedCommands+0x1a6>

				default	:
					/* Don't expect to get here. */
					break;
 8019820:	bf00      	nop
 8019822:	e000      	b.n	8019826 <prvProcessReceivedCommands+0x1a6>
					break;
 8019824:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8019826:	4b08      	ldr	r3, [pc, #32]	@ (8019848 <prvProcessReceivedCommands+0x1c8>)
 8019828:	681b      	ldr	r3, [r3, #0]
 801982a:	1d39      	adds	r1, r7, #4
 801982c:	2200      	movs	r2, #0
 801982e:	4618      	mov	r0, r3
 8019830:	f7fe f820 	bl	8017874 <xQueueReceive>
 8019834:	4603      	mov	r3, r0
 8019836:	2b00      	cmp	r3, #0
 8019838:	f47f af26 	bne.w	8019688 <prvProcessReceivedCommands+0x8>
			}
		}
	}
}
 801983c:	bf00      	nop
 801983e:	bf00      	nop
 8019840:	3730      	adds	r7, #48	@ 0x30
 8019842:	46bd      	mov	sp, r7
 8019844:	bd80      	pop	{r7, pc}
 8019846:	bf00      	nop
 8019848:	24004180 	.word	0x24004180

0801984c <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 801984c:	b580      	push	{r7, lr}
 801984e:	b088      	sub	sp, #32
 8019850:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8019852:	e049      	b.n	80198e8 <prvSwitchTimerLists+0x9c>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8019854:	4b2e      	ldr	r3, [pc, #184]	@ (8019910 <prvSwitchTimerLists+0xc4>)
 8019856:	681b      	ldr	r3, [r3, #0]
 8019858:	68db      	ldr	r3, [r3, #12]
 801985a:	681b      	ldr	r3, [r3, #0]
 801985c:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 801985e:	4b2c      	ldr	r3, [pc, #176]	@ (8019910 <prvSwitchTimerLists+0xc4>)
 8019860:	681b      	ldr	r3, [r3, #0]
 8019862:	68db      	ldr	r3, [r3, #12]
 8019864:	68db      	ldr	r3, [r3, #12]
 8019866:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8019868:	68fb      	ldr	r3, [r7, #12]
 801986a:	3304      	adds	r3, #4
 801986c:	4618      	mov	r0, r3
 801986e:	f7fd fb3b 	bl	8016ee8 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8019872:	68fb      	ldr	r3, [r7, #12]
 8019874:	6a1b      	ldr	r3, [r3, #32]
 8019876:	68f8      	ldr	r0, [r7, #12]
 8019878:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 801987a:	68fb      	ldr	r3, [r7, #12]
 801987c:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8019880:	f003 0304 	and.w	r3, r3, #4
 8019884:	2b00      	cmp	r3, #0
 8019886:	d02f      	beq.n	80198e8 <prvSwitchTimerLists+0x9c>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 8019888:	68fb      	ldr	r3, [r7, #12]
 801988a:	699b      	ldr	r3, [r3, #24]
 801988c:	693a      	ldr	r2, [r7, #16]
 801988e:	4413      	add	r3, r2
 8019890:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 8019892:	68ba      	ldr	r2, [r7, #8]
 8019894:	693b      	ldr	r3, [r7, #16]
 8019896:	429a      	cmp	r2, r3
 8019898:	d90e      	bls.n	80198b8 <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 801989a:	68fb      	ldr	r3, [r7, #12]
 801989c:	68ba      	ldr	r2, [r7, #8]
 801989e:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 80198a0:	68fb      	ldr	r3, [r7, #12]
 80198a2:	68fa      	ldr	r2, [r7, #12]
 80198a4:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 80198a6:	4b1a      	ldr	r3, [pc, #104]	@ (8019910 <prvSwitchTimerLists+0xc4>)
 80198a8:	681a      	ldr	r2, [r3, #0]
 80198aa:	68fb      	ldr	r3, [r7, #12]
 80198ac:	3304      	adds	r3, #4
 80198ae:	4619      	mov	r1, r3
 80198b0:	4610      	mov	r0, r2
 80198b2:	f7fd fae0 	bl	8016e76 <vListInsert>
 80198b6:	e017      	b.n	80198e8 <prvSwitchTimerLists+0x9c>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 80198b8:	2300      	movs	r3, #0
 80198ba:	9300      	str	r3, [sp, #0]
 80198bc:	2300      	movs	r3, #0
 80198be:	693a      	ldr	r2, [r7, #16]
 80198c0:	2100      	movs	r1, #0
 80198c2:	68f8      	ldr	r0, [r7, #12]
 80198c4:	f7ff fd58 	bl	8019378 <xTimerGenericCommand>
 80198c8:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 80198ca:	687b      	ldr	r3, [r7, #4]
 80198cc:	2b00      	cmp	r3, #0
 80198ce:	d10b      	bne.n	80198e8 <prvSwitchTimerLists+0x9c>
	__asm volatile
 80198d0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80198d4:	f383 8811 	msr	BASEPRI, r3
 80198d8:	f3bf 8f6f 	isb	sy
 80198dc:	f3bf 8f4f 	dsb	sy
 80198e0:	603b      	str	r3, [r7, #0]
}
 80198e2:	bf00      	nop
 80198e4:	bf00      	nop
 80198e6:	e7fd      	b.n	80198e4 <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 80198e8:	4b09      	ldr	r3, [pc, #36]	@ (8019910 <prvSwitchTimerLists+0xc4>)
 80198ea:	681b      	ldr	r3, [r3, #0]
 80198ec:	681b      	ldr	r3, [r3, #0]
 80198ee:	2b00      	cmp	r3, #0
 80198f0:	d1b0      	bne.n	8019854 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 80198f2:	4b07      	ldr	r3, [pc, #28]	@ (8019910 <prvSwitchTimerLists+0xc4>)
 80198f4:	681b      	ldr	r3, [r3, #0]
 80198f6:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 80198f8:	4b06      	ldr	r3, [pc, #24]	@ (8019914 <prvSwitchTimerLists+0xc8>)
 80198fa:	681b      	ldr	r3, [r3, #0]
 80198fc:	4a04      	ldr	r2, [pc, #16]	@ (8019910 <prvSwitchTimerLists+0xc4>)
 80198fe:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 8019900:	4a04      	ldr	r2, [pc, #16]	@ (8019914 <prvSwitchTimerLists+0xc8>)
 8019902:	697b      	ldr	r3, [r7, #20]
 8019904:	6013      	str	r3, [r2, #0]
}
 8019906:	bf00      	nop
 8019908:	3718      	adds	r7, #24
 801990a:	46bd      	mov	sp, r7
 801990c:	bd80      	pop	{r7, pc}
 801990e:	bf00      	nop
 8019910:	24004178 	.word	0x24004178
 8019914:	2400417c 	.word	0x2400417c

08019918 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 8019918:	b580      	push	{r7, lr}
 801991a:	b082      	sub	sp, #8
 801991c:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 801991e:	f000 f96b 	bl	8019bf8 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 8019922:	4b15      	ldr	r3, [pc, #84]	@ (8019978 <prvCheckForValidListAndQueue+0x60>)
 8019924:	681b      	ldr	r3, [r3, #0]
 8019926:	2b00      	cmp	r3, #0
 8019928:	d120      	bne.n	801996c <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 801992a:	4814      	ldr	r0, [pc, #80]	@ (801997c <prvCheckForValidListAndQueue+0x64>)
 801992c:	f7fd fa52 	bl	8016dd4 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 8019930:	4813      	ldr	r0, [pc, #76]	@ (8019980 <prvCheckForValidListAndQueue+0x68>)
 8019932:	f7fd fa4f 	bl	8016dd4 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 8019936:	4b13      	ldr	r3, [pc, #76]	@ (8019984 <prvCheckForValidListAndQueue+0x6c>)
 8019938:	4a10      	ldr	r2, [pc, #64]	@ (801997c <prvCheckForValidListAndQueue+0x64>)
 801993a:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 801993c:	4b12      	ldr	r3, [pc, #72]	@ (8019988 <prvCheckForValidListAndQueue+0x70>)
 801993e:	4a10      	ldr	r2, [pc, #64]	@ (8019980 <prvCheckForValidListAndQueue+0x68>)
 8019940:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 8019942:	2300      	movs	r3, #0
 8019944:	9300      	str	r3, [sp, #0]
 8019946:	4b11      	ldr	r3, [pc, #68]	@ (801998c <prvCheckForValidListAndQueue+0x74>)
 8019948:	4a11      	ldr	r2, [pc, #68]	@ (8019990 <prvCheckForValidListAndQueue+0x78>)
 801994a:	2110      	movs	r1, #16
 801994c:	200a      	movs	r0, #10
 801994e:	f7fd fb5f 	bl	8017010 <xQueueGenericCreateStatic>
 8019952:	4603      	mov	r3, r0
 8019954:	4a08      	ldr	r2, [pc, #32]	@ (8019978 <prvCheckForValidListAndQueue+0x60>)
 8019956:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 8019958:	4b07      	ldr	r3, [pc, #28]	@ (8019978 <prvCheckForValidListAndQueue+0x60>)
 801995a:	681b      	ldr	r3, [r3, #0]
 801995c:	2b00      	cmp	r3, #0
 801995e:	d005      	beq.n	801996c <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 8019960:	4b05      	ldr	r3, [pc, #20]	@ (8019978 <prvCheckForValidListAndQueue+0x60>)
 8019962:	681b      	ldr	r3, [r3, #0]
 8019964:	490b      	ldr	r1, [pc, #44]	@ (8019994 <prvCheckForValidListAndQueue+0x7c>)
 8019966:	4618      	mov	r0, r3
 8019968:	f7fe fb44 	bl	8017ff4 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 801996c:	f000 f976 	bl	8019c5c <vPortExitCritical>
}
 8019970:	bf00      	nop
 8019972:	46bd      	mov	sp, r7
 8019974:	bd80      	pop	{r7, pc}
 8019976:	bf00      	nop
 8019978:	24004180 	.word	0x24004180
 801997c:	24004150 	.word	0x24004150
 8019980:	24004164 	.word	0x24004164
 8019984:	24004178 	.word	0x24004178
 8019988:	2400417c 	.word	0x2400417c
 801998c:	2400422c 	.word	0x2400422c
 8019990:	2400418c 	.word	0x2400418c
 8019994:	0801fa7c 	.word	0x0801fa7c

08019998 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8019998:	b480      	push	{r7}
 801999a:	b085      	sub	sp, #20
 801999c:	af00      	add	r7, sp, #0
 801999e:	60f8      	str	r0, [r7, #12]
 80199a0:	60b9      	str	r1, [r7, #8]
 80199a2:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 80199a4:	68fb      	ldr	r3, [r7, #12]
 80199a6:	3b04      	subs	r3, #4
 80199a8:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 80199aa:	68fb      	ldr	r3, [r7, #12]
 80199ac:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 80199b0:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 80199b2:	68fb      	ldr	r3, [r7, #12]
 80199b4:	3b04      	subs	r3, #4
 80199b6:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 80199b8:	68bb      	ldr	r3, [r7, #8]
 80199ba:	f023 0201 	bic.w	r2, r3, #1
 80199be:	68fb      	ldr	r3, [r7, #12]
 80199c0:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 80199c2:	68fb      	ldr	r3, [r7, #12]
 80199c4:	3b04      	subs	r3, #4
 80199c6:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 80199c8:	4a0c      	ldr	r2, [pc, #48]	@ (80199fc <pxPortInitialiseStack+0x64>)
 80199ca:	68fb      	ldr	r3, [r7, #12]
 80199cc:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 80199ce:	68fb      	ldr	r3, [r7, #12]
 80199d0:	3b14      	subs	r3, #20
 80199d2:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 80199d4:	687a      	ldr	r2, [r7, #4]
 80199d6:	68fb      	ldr	r3, [r7, #12]
 80199d8:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 80199da:	68fb      	ldr	r3, [r7, #12]
 80199dc:	3b04      	subs	r3, #4
 80199de:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 80199e0:	68fb      	ldr	r3, [r7, #12]
 80199e2:	f06f 0202 	mvn.w	r2, #2
 80199e6:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 80199e8:	68fb      	ldr	r3, [r7, #12]
 80199ea:	3b20      	subs	r3, #32
 80199ec:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 80199ee:	68fb      	ldr	r3, [r7, #12]
}
 80199f0:	4618      	mov	r0, r3
 80199f2:	3714      	adds	r7, #20
 80199f4:	46bd      	mov	sp, r7
 80199f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80199fa:	4770      	bx	lr
 80199fc:	08019a01 	.word	0x08019a01

08019a00 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8019a00:	b480      	push	{r7}
 8019a02:	b085      	sub	sp, #20
 8019a04:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 8019a06:	2300      	movs	r3, #0
 8019a08:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 8019a0a:	4b13      	ldr	r3, [pc, #76]	@ (8019a58 <prvTaskExitError+0x58>)
 8019a0c:	681b      	ldr	r3, [r3, #0]
 8019a0e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8019a12:	d00b      	beq.n	8019a2c <prvTaskExitError+0x2c>
	__asm volatile
 8019a14:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8019a18:	f383 8811 	msr	BASEPRI, r3
 8019a1c:	f3bf 8f6f 	isb	sy
 8019a20:	f3bf 8f4f 	dsb	sy
 8019a24:	60fb      	str	r3, [r7, #12]
}
 8019a26:	bf00      	nop
 8019a28:	bf00      	nop
 8019a2a:	e7fd      	b.n	8019a28 <prvTaskExitError+0x28>
	__asm volatile
 8019a2c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8019a30:	f383 8811 	msr	BASEPRI, r3
 8019a34:	f3bf 8f6f 	isb	sy
 8019a38:	f3bf 8f4f 	dsb	sy
 8019a3c:	60bb      	str	r3, [r7, #8]
}
 8019a3e:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 8019a40:	bf00      	nop
 8019a42:	687b      	ldr	r3, [r7, #4]
 8019a44:	2b00      	cmp	r3, #0
 8019a46:	d0fc      	beq.n	8019a42 <prvTaskExitError+0x42>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8019a48:	bf00      	nop
 8019a4a:	bf00      	nop
 8019a4c:	3714      	adds	r7, #20
 8019a4e:	46bd      	mov	sp, r7
 8019a50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8019a54:	4770      	bx	lr
 8019a56:	bf00      	nop
 8019a58:	24000010 	.word	0x24000010
 8019a5c:	00000000 	.word	0x00000000

08019a60 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8019a60:	4b07      	ldr	r3, [pc, #28]	@ (8019a80 <pxCurrentTCBConst2>)
 8019a62:	6819      	ldr	r1, [r3, #0]
 8019a64:	6808      	ldr	r0, [r1, #0]
 8019a66:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8019a6a:	f380 8809 	msr	PSP, r0
 8019a6e:	f3bf 8f6f 	isb	sy
 8019a72:	f04f 0000 	mov.w	r0, #0
 8019a76:	f380 8811 	msr	BASEPRI, r0
 8019a7a:	4770      	bx	lr
 8019a7c:	f3af 8000 	nop.w

08019a80 <pxCurrentTCBConst2>:
 8019a80:	24003c50 	.word	0x24003c50
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8019a84:	bf00      	nop
 8019a86:	bf00      	nop

08019a88 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 8019a88:	4808      	ldr	r0, [pc, #32]	@ (8019aac <prvPortStartFirstTask+0x24>)
 8019a8a:	6800      	ldr	r0, [r0, #0]
 8019a8c:	6800      	ldr	r0, [r0, #0]
 8019a8e:	f380 8808 	msr	MSP, r0
 8019a92:	f04f 0000 	mov.w	r0, #0
 8019a96:	f380 8814 	msr	CONTROL, r0
 8019a9a:	b662      	cpsie	i
 8019a9c:	b661      	cpsie	f
 8019a9e:	f3bf 8f4f 	dsb	sy
 8019aa2:	f3bf 8f6f 	isb	sy
 8019aa6:	df00      	svc	0
 8019aa8:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 8019aaa:	bf00      	nop
 8019aac:	e000ed08 	.word	0xe000ed08

08019ab0 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8019ab0:	b580      	push	{r7, lr}
 8019ab2:	b086      	sub	sp, #24
 8019ab4:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8019ab6:	4b47      	ldr	r3, [pc, #284]	@ (8019bd4 <xPortStartScheduler+0x124>)
 8019ab8:	681b      	ldr	r3, [r3, #0]
 8019aba:	4a47      	ldr	r2, [pc, #284]	@ (8019bd8 <xPortStartScheduler+0x128>)
 8019abc:	4293      	cmp	r3, r2
 8019abe:	d10b      	bne.n	8019ad8 <xPortStartScheduler+0x28>
	__asm volatile
 8019ac0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8019ac4:	f383 8811 	msr	BASEPRI, r3
 8019ac8:	f3bf 8f6f 	isb	sy
 8019acc:	f3bf 8f4f 	dsb	sy
 8019ad0:	60fb      	str	r3, [r7, #12]
}
 8019ad2:	bf00      	nop
 8019ad4:	bf00      	nop
 8019ad6:	e7fd      	b.n	8019ad4 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8019ad8:	4b3e      	ldr	r3, [pc, #248]	@ (8019bd4 <xPortStartScheduler+0x124>)
 8019ada:	681b      	ldr	r3, [r3, #0]
 8019adc:	4a3f      	ldr	r2, [pc, #252]	@ (8019bdc <xPortStartScheduler+0x12c>)
 8019ade:	4293      	cmp	r3, r2
 8019ae0:	d10b      	bne.n	8019afa <xPortStartScheduler+0x4a>
	__asm volatile
 8019ae2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8019ae6:	f383 8811 	msr	BASEPRI, r3
 8019aea:	f3bf 8f6f 	isb	sy
 8019aee:	f3bf 8f4f 	dsb	sy
 8019af2:	613b      	str	r3, [r7, #16]
}
 8019af4:	bf00      	nop
 8019af6:	bf00      	nop
 8019af8:	e7fd      	b.n	8019af6 <xPortStartScheduler+0x46>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8019afa:	4b39      	ldr	r3, [pc, #228]	@ (8019be0 <xPortStartScheduler+0x130>)
 8019afc:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 8019afe:	697b      	ldr	r3, [r7, #20]
 8019b00:	781b      	ldrb	r3, [r3, #0]
 8019b02:	b2db      	uxtb	r3, r3
 8019b04:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8019b06:	697b      	ldr	r3, [r7, #20]
 8019b08:	22ff      	movs	r2, #255	@ 0xff
 8019b0a:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8019b0c:	697b      	ldr	r3, [r7, #20]
 8019b0e:	781b      	ldrb	r3, [r3, #0]
 8019b10:	b2db      	uxtb	r3, r3
 8019b12:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8019b14:	78fb      	ldrb	r3, [r7, #3]
 8019b16:	b2db      	uxtb	r3, r3
 8019b18:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 8019b1c:	b2da      	uxtb	r2, r3
 8019b1e:	4b31      	ldr	r3, [pc, #196]	@ (8019be4 <xPortStartScheduler+0x134>)
 8019b20:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8019b22:	4b31      	ldr	r3, [pc, #196]	@ (8019be8 <xPortStartScheduler+0x138>)
 8019b24:	2207      	movs	r2, #7
 8019b26:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8019b28:	e009      	b.n	8019b3e <xPortStartScheduler+0x8e>
		{
			ulMaxPRIGROUPValue--;
 8019b2a:	4b2f      	ldr	r3, [pc, #188]	@ (8019be8 <xPortStartScheduler+0x138>)
 8019b2c:	681b      	ldr	r3, [r3, #0]
 8019b2e:	3b01      	subs	r3, #1
 8019b30:	4a2d      	ldr	r2, [pc, #180]	@ (8019be8 <xPortStartScheduler+0x138>)
 8019b32:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8019b34:	78fb      	ldrb	r3, [r7, #3]
 8019b36:	b2db      	uxtb	r3, r3
 8019b38:	005b      	lsls	r3, r3, #1
 8019b3a:	b2db      	uxtb	r3, r3
 8019b3c:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8019b3e:	78fb      	ldrb	r3, [r7, #3]
 8019b40:	b2db      	uxtb	r3, r3
 8019b42:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8019b46:	2b80      	cmp	r3, #128	@ 0x80
 8019b48:	d0ef      	beq.n	8019b2a <xPortStartScheduler+0x7a>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8019b4a:	4b27      	ldr	r3, [pc, #156]	@ (8019be8 <xPortStartScheduler+0x138>)
 8019b4c:	681b      	ldr	r3, [r3, #0]
 8019b4e:	f1c3 0307 	rsb	r3, r3, #7
 8019b52:	2b04      	cmp	r3, #4
 8019b54:	d00b      	beq.n	8019b6e <xPortStartScheduler+0xbe>
	__asm volatile
 8019b56:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8019b5a:	f383 8811 	msr	BASEPRI, r3
 8019b5e:	f3bf 8f6f 	isb	sy
 8019b62:	f3bf 8f4f 	dsb	sy
 8019b66:	60bb      	str	r3, [r7, #8]
}
 8019b68:	bf00      	nop
 8019b6a:	bf00      	nop
 8019b6c:	e7fd      	b.n	8019b6a <xPortStartScheduler+0xba>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8019b6e:	4b1e      	ldr	r3, [pc, #120]	@ (8019be8 <xPortStartScheduler+0x138>)
 8019b70:	681b      	ldr	r3, [r3, #0]
 8019b72:	021b      	lsls	r3, r3, #8
 8019b74:	4a1c      	ldr	r2, [pc, #112]	@ (8019be8 <xPortStartScheduler+0x138>)
 8019b76:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8019b78:	4b1b      	ldr	r3, [pc, #108]	@ (8019be8 <xPortStartScheduler+0x138>)
 8019b7a:	681b      	ldr	r3, [r3, #0]
 8019b7c:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8019b80:	4a19      	ldr	r2, [pc, #100]	@ (8019be8 <xPortStartScheduler+0x138>)
 8019b82:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8019b84:	687b      	ldr	r3, [r7, #4]
 8019b86:	b2da      	uxtb	r2, r3
 8019b88:	697b      	ldr	r3, [r7, #20]
 8019b8a:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8019b8c:	4b17      	ldr	r3, [pc, #92]	@ (8019bec <xPortStartScheduler+0x13c>)
 8019b8e:	681b      	ldr	r3, [r3, #0]
 8019b90:	4a16      	ldr	r2, [pc, #88]	@ (8019bec <xPortStartScheduler+0x13c>)
 8019b92:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8019b96:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8019b98:	4b14      	ldr	r3, [pc, #80]	@ (8019bec <xPortStartScheduler+0x13c>)
 8019b9a:	681b      	ldr	r3, [r3, #0]
 8019b9c:	4a13      	ldr	r2, [pc, #76]	@ (8019bec <xPortStartScheduler+0x13c>)
 8019b9e:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 8019ba2:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8019ba4:	f000 f8da 	bl	8019d5c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8019ba8:	4b11      	ldr	r3, [pc, #68]	@ (8019bf0 <xPortStartScheduler+0x140>)
 8019baa:	2200      	movs	r2, #0
 8019bac:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 8019bae:	f000 f8f9 	bl	8019da4 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 8019bb2:	4b10      	ldr	r3, [pc, #64]	@ (8019bf4 <xPortStartScheduler+0x144>)
 8019bb4:	681b      	ldr	r3, [r3, #0]
 8019bb6:	4a0f      	ldr	r2, [pc, #60]	@ (8019bf4 <xPortStartScheduler+0x144>)
 8019bb8:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 8019bbc:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 8019bbe:	f7ff ff63 	bl	8019a88 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8019bc2:	f7fe fefb 	bl	80189bc <vTaskSwitchContext>
	prvTaskExitError();
 8019bc6:	f7ff ff1b 	bl	8019a00 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 8019bca:	2300      	movs	r3, #0
}
 8019bcc:	4618      	mov	r0, r3
 8019bce:	3718      	adds	r7, #24
 8019bd0:	46bd      	mov	sp, r7
 8019bd2:	bd80      	pop	{r7, pc}
 8019bd4:	e000ed00 	.word	0xe000ed00
 8019bd8:	410fc271 	.word	0x410fc271
 8019bdc:	410fc270 	.word	0x410fc270
 8019be0:	e000e400 	.word	0xe000e400
 8019be4:	2400427c 	.word	0x2400427c
 8019be8:	24004280 	.word	0x24004280
 8019bec:	e000ed20 	.word	0xe000ed20
 8019bf0:	24000010 	.word	0x24000010
 8019bf4:	e000ef34 	.word	0xe000ef34

08019bf8 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8019bf8:	b480      	push	{r7}
 8019bfa:	b083      	sub	sp, #12
 8019bfc:	af00      	add	r7, sp, #0
	__asm volatile
 8019bfe:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8019c02:	f383 8811 	msr	BASEPRI, r3
 8019c06:	f3bf 8f6f 	isb	sy
 8019c0a:	f3bf 8f4f 	dsb	sy
 8019c0e:	607b      	str	r3, [r7, #4]
}
 8019c10:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 8019c12:	4b10      	ldr	r3, [pc, #64]	@ (8019c54 <vPortEnterCritical+0x5c>)
 8019c14:	681b      	ldr	r3, [r3, #0]
 8019c16:	3301      	adds	r3, #1
 8019c18:	4a0e      	ldr	r2, [pc, #56]	@ (8019c54 <vPortEnterCritical+0x5c>)
 8019c1a:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 8019c1c:	4b0d      	ldr	r3, [pc, #52]	@ (8019c54 <vPortEnterCritical+0x5c>)
 8019c1e:	681b      	ldr	r3, [r3, #0]
 8019c20:	2b01      	cmp	r3, #1
 8019c22:	d110      	bne.n	8019c46 <vPortEnterCritical+0x4e>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8019c24:	4b0c      	ldr	r3, [pc, #48]	@ (8019c58 <vPortEnterCritical+0x60>)
 8019c26:	681b      	ldr	r3, [r3, #0]
 8019c28:	b2db      	uxtb	r3, r3
 8019c2a:	2b00      	cmp	r3, #0
 8019c2c:	d00b      	beq.n	8019c46 <vPortEnterCritical+0x4e>
	__asm volatile
 8019c2e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8019c32:	f383 8811 	msr	BASEPRI, r3
 8019c36:	f3bf 8f6f 	isb	sy
 8019c3a:	f3bf 8f4f 	dsb	sy
 8019c3e:	603b      	str	r3, [r7, #0]
}
 8019c40:	bf00      	nop
 8019c42:	bf00      	nop
 8019c44:	e7fd      	b.n	8019c42 <vPortEnterCritical+0x4a>
	}
}
 8019c46:	bf00      	nop
 8019c48:	370c      	adds	r7, #12
 8019c4a:	46bd      	mov	sp, r7
 8019c4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8019c50:	4770      	bx	lr
 8019c52:	bf00      	nop
 8019c54:	24000010 	.word	0x24000010
 8019c58:	e000ed04 	.word	0xe000ed04

08019c5c <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8019c5c:	b480      	push	{r7}
 8019c5e:	b083      	sub	sp, #12
 8019c60:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 8019c62:	4b12      	ldr	r3, [pc, #72]	@ (8019cac <vPortExitCritical+0x50>)
 8019c64:	681b      	ldr	r3, [r3, #0]
 8019c66:	2b00      	cmp	r3, #0
 8019c68:	d10b      	bne.n	8019c82 <vPortExitCritical+0x26>
	__asm volatile
 8019c6a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8019c6e:	f383 8811 	msr	BASEPRI, r3
 8019c72:	f3bf 8f6f 	isb	sy
 8019c76:	f3bf 8f4f 	dsb	sy
 8019c7a:	607b      	str	r3, [r7, #4]
}
 8019c7c:	bf00      	nop
 8019c7e:	bf00      	nop
 8019c80:	e7fd      	b.n	8019c7e <vPortExitCritical+0x22>
	uxCriticalNesting--;
 8019c82:	4b0a      	ldr	r3, [pc, #40]	@ (8019cac <vPortExitCritical+0x50>)
 8019c84:	681b      	ldr	r3, [r3, #0]
 8019c86:	3b01      	subs	r3, #1
 8019c88:	4a08      	ldr	r2, [pc, #32]	@ (8019cac <vPortExitCritical+0x50>)
 8019c8a:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 8019c8c:	4b07      	ldr	r3, [pc, #28]	@ (8019cac <vPortExitCritical+0x50>)
 8019c8e:	681b      	ldr	r3, [r3, #0]
 8019c90:	2b00      	cmp	r3, #0
 8019c92:	d105      	bne.n	8019ca0 <vPortExitCritical+0x44>
 8019c94:	2300      	movs	r3, #0
 8019c96:	603b      	str	r3, [r7, #0]
	__asm volatile
 8019c98:	683b      	ldr	r3, [r7, #0]
 8019c9a:	f383 8811 	msr	BASEPRI, r3
}
 8019c9e:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 8019ca0:	bf00      	nop
 8019ca2:	370c      	adds	r7, #12
 8019ca4:	46bd      	mov	sp, r7
 8019ca6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8019caa:	4770      	bx	lr
 8019cac:	24000010 	.word	0x24000010

08019cb0 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8019cb0:	f3ef 8009 	mrs	r0, PSP
 8019cb4:	f3bf 8f6f 	isb	sy
 8019cb8:	4b15      	ldr	r3, [pc, #84]	@ (8019d10 <pxCurrentTCBConst>)
 8019cba:	681a      	ldr	r2, [r3, #0]
 8019cbc:	f01e 0f10 	tst.w	lr, #16
 8019cc0:	bf08      	it	eq
 8019cc2:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8019cc6:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8019cca:	6010      	str	r0, [r2, #0]
 8019ccc:	e92d 0009 	stmdb	sp!, {r0, r3}
 8019cd0:	f04f 0050 	mov.w	r0, #80	@ 0x50
 8019cd4:	f380 8811 	msr	BASEPRI, r0
 8019cd8:	f3bf 8f4f 	dsb	sy
 8019cdc:	f3bf 8f6f 	isb	sy
 8019ce0:	f7fe fe6c 	bl	80189bc <vTaskSwitchContext>
 8019ce4:	f04f 0000 	mov.w	r0, #0
 8019ce8:	f380 8811 	msr	BASEPRI, r0
 8019cec:	bc09      	pop	{r0, r3}
 8019cee:	6819      	ldr	r1, [r3, #0]
 8019cf0:	6808      	ldr	r0, [r1, #0]
 8019cf2:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8019cf6:	f01e 0f10 	tst.w	lr, #16
 8019cfa:	bf08      	it	eq
 8019cfc:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8019d00:	f380 8809 	msr	PSP, r0
 8019d04:	f3bf 8f6f 	isb	sy
 8019d08:	4770      	bx	lr
 8019d0a:	bf00      	nop
 8019d0c:	f3af 8000 	nop.w

08019d10 <pxCurrentTCBConst>:
 8019d10:	24003c50 	.word	0x24003c50
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8019d14:	bf00      	nop
 8019d16:	bf00      	nop

08019d18 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8019d18:	b580      	push	{r7, lr}
 8019d1a:	b082      	sub	sp, #8
 8019d1c:	af00      	add	r7, sp, #0
	__asm volatile
 8019d1e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8019d22:	f383 8811 	msr	BASEPRI, r3
 8019d26:	f3bf 8f6f 	isb	sy
 8019d2a:	f3bf 8f4f 	dsb	sy
 8019d2e:	607b      	str	r3, [r7, #4]
}
 8019d30:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8019d32:	f7fe fd89 	bl	8018848 <xTaskIncrementTick>
 8019d36:	4603      	mov	r3, r0
 8019d38:	2b00      	cmp	r3, #0
 8019d3a:	d003      	beq.n	8019d44 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 8019d3c:	4b06      	ldr	r3, [pc, #24]	@ (8019d58 <xPortSysTickHandler+0x40>)
 8019d3e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8019d42:	601a      	str	r2, [r3, #0]
 8019d44:	2300      	movs	r3, #0
 8019d46:	603b      	str	r3, [r7, #0]
	__asm volatile
 8019d48:	683b      	ldr	r3, [r7, #0]
 8019d4a:	f383 8811 	msr	BASEPRI, r3
}
 8019d4e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8019d50:	bf00      	nop
 8019d52:	3708      	adds	r7, #8
 8019d54:	46bd      	mov	sp, r7
 8019d56:	bd80      	pop	{r7, pc}
 8019d58:	e000ed04 	.word	0xe000ed04

08019d5c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 8019d5c:	b480      	push	{r7}
 8019d5e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8019d60:	4b0b      	ldr	r3, [pc, #44]	@ (8019d90 <vPortSetupTimerInterrupt+0x34>)
 8019d62:	2200      	movs	r2, #0
 8019d64:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8019d66:	4b0b      	ldr	r3, [pc, #44]	@ (8019d94 <vPortSetupTimerInterrupt+0x38>)
 8019d68:	2200      	movs	r2, #0
 8019d6a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 8019d6c:	4b0a      	ldr	r3, [pc, #40]	@ (8019d98 <vPortSetupTimerInterrupt+0x3c>)
 8019d6e:	681b      	ldr	r3, [r3, #0]
 8019d70:	4a0a      	ldr	r2, [pc, #40]	@ (8019d9c <vPortSetupTimerInterrupt+0x40>)
 8019d72:	fba2 2303 	umull	r2, r3, r2, r3
 8019d76:	099b      	lsrs	r3, r3, #6
 8019d78:	4a09      	ldr	r2, [pc, #36]	@ (8019da0 <vPortSetupTimerInterrupt+0x44>)
 8019d7a:	3b01      	subs	r3, #1
 8019d7c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 8019d7e:	4b04      	ldr	r3, [pc, #16]	@ (8019d90 <vPortSetupTimerInterrupt+0x34>)
 8019d80:	2207      	movs	r2, #7
 8019d82:	601a      	str	r2, [r3, #0]
}
 8019d84:	bf00      	nop
 8019d86:	46bd      	mov	sp, r7
 8019d88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8019d8c:	4770      	bx	lr
 8019d8e:	bf00      	nop
 8019d90:	e000e010 	.word	0xe000e010
 8019d94:	e000e018 	.word	0xe000e018
 8019d98:	24000000 	.word	0x24000000
 8019d9c:	10624dd3 	.word	0x10624dd3
 8019da0:	e000e014 	.word	0xe000e014

08019da4 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8019da4:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 8019db4 <vPortEnableVFP+0x10>
 8019da8:	6801      	ldr	r1, [r0, #0]
 8019daa:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8019dae:	6001      	str	r1, [r0, #0]
 8019db0:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 8019db2:	bf00      	nop
 8019db4:	e000ed88 	.word	0xe000ed88

08019db8 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 8019db8:	b480      	push	{r7}
 8019dba:	b085      	sub	sp, #20
 8019dbc:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 8019dbe:	f3ef 8305 	mrs	r3, IPSR
 8019dc2:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8019dc4:	68fb      	ldr	r3, [r7, #12]
 8019dc6:	2b0f      	cmp	r3, #15
 8019dc8:	d915      	bls.n	8019df6 <vPortValidateInterruptPriority+0x3e>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 8019dca:	4a18      	ldr	r2, [pc, #96]	@ (8019e2c <vPortValidateInterruptPriority+0x74>)
 8019dcc:	68fb      	ldr	r3, [r7, #12]
 8019dce:	4413      	add	r3, r2
 8019dd0:	781b      	ldrb	r3, [r3, #0]
 8019dd2:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8019dd4:	4b16      	ldr	r3, [pc, #88]	@ (8019e30 <vPortValidateInterruptPriority+0x78>)
 8019dd6:	781b      	ldrb	r3, [r3, #0]
 8019dd8:	7afa      	ldrb	r2, [r7, #11]
 8019dda:	429a      	cmp	r2, r3
 8019ddc:	d20b      	bcs.n	8019df6 <vPortValidateInterruptPriority+0x3e>
	__asm volatile
 8019dde:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8019de2:	f383 8811 	msr	BASEPRI, r3
 8019de6:	f3bf 8f6f 	isb	sy
 8019dea:	f3bf 8f4f 	dsb	sy
 8019dee:	607b      	str	r3, [r7, #4]
}
 8019df0:	bf00      	nop
 8019df2:	bf00      	nop
 8019df4:	e7fd      	b.n	8019df2 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 8019df6:	4b0f      	ldr	r3, [pc, #60]	@ (8019e34 <vPortValidateInterruptPriority+0x7c>)
 8019df8:	681b      	ldr	r3, [r3, #0]
 8019dfa:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 8019dfe:	4b0e      	ldr	r3, [pc, #56]	@ (8019e38 <vPortValidateInterruptPriority+0x80>)
 8019e00:	681b      	ldr	r3, [r3, #0]
 8019e02:	429a      	cmp	r2, r3
 8019e04:	d90b      	bls.n	8019e1e <vPortValidateInterruptPriority+0x66>
	__asm volatile
 8019e06:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8019e0a:	f383 8811 	msr	BASEPRI, r3
 8019e0e:	f3bf 8f6f 	isb	sy
 8019e12:	f3bf 8f4f 	dsb	sy
 8019e16:	603b      	str	r3, [r7, #0]
}
 8019e18:	bf00      	nop
 8019e1a:	bf00      	nop
 8019e1c:	e7fd      	b.n	8019e1a <vPortValidateInterruptPriority+0x62>
	}
 8019e1e:	bf00      	nop
 8019e20:	3714      	adds	r7, #20
 8019e22:	46bd      	mov	sp, r7
 8019e24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8019e28:	4770      	bx	lr
 8019e2a:	bf00      	nop
 8019e2c:	e000e3f0 	.word	0xe000e3f0
 8019e30:	2400427c 	.word	0x2400427c
 8019e34:	e000ed0c 	.word	0xe000ed0c
 8019e38:	24004280 	.word	0x24004280

08019e3c <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8019e3c:	b580      	push	{r7, lr}
 8019e3e:	b08a      	sub	sp, #40	@ 0x28
 8019e40:	af00      	add	r7, sp, #0
 8019e42:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8019e44:	2300      	movs	r3, #0
 8019e46:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8019e48:	f7fe fc42 	bl	80186d0 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8019e4c:	4b5c      	ldr	r3, [pc, #368]	@ (8019fc0 <pvPortMalloc+0x184>)
 8019e4e:	681b      	ldr	r3, [r3, #0]
 8019e50:	2b00      	cmp	r3, #0
 8019e52:	d101      	bne.n	8019e58 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8019e54:	f000 f924 	bl	801a0a0 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8019e58:	4b5a      	ldr	r3, [pc, #360]	@ (8019fc4 <pvPortMalloc+0x188>)
 8019e5a:	681a      	ldr	r2, [r3, #0]
 8019e5c:	687b      	ldr	r3, [r7, #4]
 8019e5e:	4013      	ands	r3, r2
 8019e60:	2b00      	cmp	r3, #0
 8019e62:	f040 8095 	bne.w	8019f90 <pvPortMalloc+0x154>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8019e66:	687b      	ldr	r3, [r7, #4]
 8019e68:	2b00      	cmp	r3, #0
 8019e6a:	d01e      	beq.n	8019eaa <pvPortMalloc+0x6e>
			{
				xWantedSize += xHeapStructSize;
 8019e6c:	2208      	movs	r2, #8
 8019e6e:	687b      	ldr	r3, [r7, #4]
 8019e70:	4413      	add	r3, r2
 8019e72:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8019e74:	687b      	ldr	r3, [r7, #4]
 8019e76:	f003 0307 	and.w	r3, r3, #7
 8019e7a:	2b00      	cmp	r3, #0
 8019e7c:	d015      	beq.n	8019eaa <pvPortMalloc+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 8019e7e:	687b      	ldr	r3, [r7, #4]
 8019e80:	f023 0307 	bic.w	r3, r3, #7
 8019e84:	3308      	adds	r3, #8
 8019e86:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8019e88:	687b      	ldr	r3, [r7, #4]
 8019e8a:	f003 0307 	and.w	r3, r3, #7
 8019e8e:	2b00      	cmp	r3, #0
 8019e90:	d00b      	beq.n	8019eaa <pvPortMalloc+0x6e>
	__asm volatile
 8019e92:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8019e96:	f383 8811 	msr	BASEPRI, r3
 8019e9a:	f3bf 8f6f 	isb	sy
 8019e9e:	f3bf 8f4f 	dsb	sy
 8019ea2:	617b      	str	r3, [r7, #20]
}
 8019ea4:	bf00      	nop
 8019ea6:	bf00      	nop
 8019ea8:	e7fd      	b.n	8019ea6 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8019eaa:	687b      	ldr	r3, [r7, #4]
 8019eac:	2b00      	cmp	r3, #0
 8019eae:	d06f      	beq.n	8019f90 <pvPortMalloc+0x154>
 8019eb0:	4b45      	ldr	r3, [pc, #276]	@ (8019fc8 <pvPortMalloc+0x18c>)
 8019eb2:	681b      	ldr	r3, [r3, #0]
 8019eb4:	687a      	ldr	r2, [r7, #4]
 8019eb6:	429a      	cmp	r2, r3
 8019eb8:	d86a      	bhi.n	8019f90 <pvPortMalloc+0x154>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 8019eba:	4b44      	ldr	r3, [pc, #272]	@ (8019fcc <pvPortMalloc+0x190>)
 8019ebc:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 8019ebe:	4b43      	ldr	r3, [pc, #268]	@ (8019fcc <pvPortMalloc+0x190>)
 8019ec0:	681b      	ldr	r3, [r3, #0]
 8019ec2:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8019ec4:	e004      	b.n	8019ed0 <pvPortMalloc+0x94>
				{
					pxPreviousBlock = pxBlock;
 8019ec6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8019ec8:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 8019eca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8019ecc:	681b      	ldr	r3, [r3, #0]
 8019ece:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8019ed0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8019ed2:	685b      	ldr	r3, [r3, #4]
 8019ed4:	687a      	ldr	r2, [r7, #4]
 8019ed6:	429a      	cmp	r2, r3
 8019ed8:	d903      	bls.n	8019ee2 <pvPortMalloc+0xa6>
 8019eda:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8019edc:	681b      	ldr	r3, [r3, #0]
 8019ede:	2b00      	cmp	r3, #0
 8019ee0:	d1f1      	bne.n	8019ec6 <pvPortMalloc+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 8019ee2:	4b37      	ldr	r3, [pc, #220]	@ (8019fc0 <pvPortMalloc+0x184>)
 8019ee4:	681b      	ldr	r3, [r3, #0]
 8019ee6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8019ee8:	429a      	cmp	r2, r3
 8019eea:	d051      	beq.n	8019f90 <pvPortMalloc+0x154>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8019eec:	6a3b      	ldr	r3, [r7, #32]
 8019eee:	681b      	ldr	r3, [r3, #0]
 8019ef0:	2208      	movs	r2, #8
 8019ef2:	4413      	add	r3, r2
 8019ef4:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8019ef6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8019ef8:	681a      	ldr	r2, [r3, #0]
 8019efa:	6a3b      	ldr	r3, [r7, #32]
 8019efc:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8019efe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8019f00:	685a      	ldr	r2, [r3, #4]
 8019f02:	687b      	ldr	r3, [r7, #4]
 8019f04:	1ad2      	subs	r2, r2, r3
 8019f06:	2308      	movs	r3, #8
 8019f08:	005b      	lsls	r3, r3, #1
 8019f0a:	429a      	cmp	r2, r3
 8019f0c:	d920      	bls.n	8019f50 <pvPortMalloc+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8019f0e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8019f10:	687b      	ldr	r3, [r7, #4]
 8019f12:	4413      	add	r3, r2
 8019f14:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8019f16:	69bb      	ldr	r3, [r7, #24]
 8019f18:	f003 0307 	and.w	r3, r3, #7
 8019f1c:	2b00      	cmp	r3, #0
 8019f1e:	d00b      	beq.n	8019f38 <pvPortMalloc+0xfc>
	__asm volatile
 8019f20:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8019f24:	f383 8811 	msr	BASEPRI, r3
 8019f28:	f3bf 8f6f 	isb	sy
 8019f2c:	f3bf 8f4f 	dsb	sy
 8019f30:	613b      	str	r3, [r7, #16]
}
 8019f32:	bf00      	nop
 8019f34:	bf00      	nop
 8019f36:	e7fd      	b.n	8019f34 <pvPortMalloc+0xf8>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8019f38:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8019f3a:	685a      	ldr	r2, [r3, #4]
 8019f3c:	687b      	ldr	r3, [r7, #4]
 8019f3e:	1ad2      	subs	r2, r2, r3
 8019f40:	69bb      	ldr	r3, [r7, #24]
 8019f42:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8019f44:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8019f46:	687a      	ldr	r2, [r7, #4]
 8019f48:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 8019f4a:	69b8      	ldr	r0, [r7, #24]
 8019f4c:	f000 f90a 	bl	801a164 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8019f50:	4b1d      	ldr	r3, [pc, #116]	@ (8019fc8 <pvPortMalloc+0x18c>)
 8019f52:	681a      	ldr	r2, [r3, #0]
 8019f54:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8019f56:	685b      	ldr	r3, [r3, #4]
 8019f58:	1ad3      	subs	r3, r2, r3
 8019f5a:	4a1b      	ldr	r2, [pc, #108]	@ (8019fc8 <pvPortMalloc+0x18c>)
 8019f5c:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8019f5e:	4b1a      	ldr	r3, [pc, #104]	@ (8019fc8 <pvPortMalloc+0x18c>)
 8019f60:	681a      	ldr	r2, [r3, #0]
 8019f62:	4b1b      	ldr	r3, [pc, #108]	@ (8019fd0 <pvPortMalloc+0x194>)
 8019f64:	681b      	ldr	r3, [r3, #0]
 8019f66:	429a      	cmp	r2, r3
 8019f68:	d203      	bcs.n	8019f72 <pvPortMalloc+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8019f6a:	4b17      	ldr	r3, [pc, #92]	@ (8019fc8 <pvPortMalloc+0x18c>)
 8019f6c:	681b      	ldr	r3, [r3, #0]
 8019f6e:	4a18      	ldr	r2, [pc, #96]	@ (8019fd0 <pvPortMalloc+0x194>)
 8019f70:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8019f72:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8019f74:	685a      	ldr	r2, [r3, #4]
 8019f76:	4b13      	ldr	r3, [pc, #76]	@ (8019fc4 <pvPortMalloc+0x188>)
 8019f78:	681b      	ldr	r3, [r3, #0]
 8019f7a:	431a      	orrs	r2, r3
 8019f7c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8019f7e:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8019f80:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8019f82:	2200      	movs	r2, #0
 8019f84:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 8019f86:	4b13      	ldr	r3, [pc, #76]	@ (8019fd4 <pvPortMalloc+0x198>)
 8019f88:	681b      	ldr	r3, [r3, #0]
 8019f8a:	3301      	adds	r3, #1
 8019f8c:	4a11      	ldr	r2, [pc, #68]	@ (8019fd4 <pvPortMalloc+0x198>)
 8019f8e:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8019f90:	f7fe fbac 	bl	80186ec <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8019f94:	69fb      	ldr	r3, [r7, #28]
 8019f96:	f003 0307 	and.w	r3, r3, #7
 8019f9a:	2b00      	cmp	r3, #0
 8019f9c:	d00b      	beq.n	8019fb6 <pvPortMalloc+0x17a>
	__asm volatile
 8019f9e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8019fa2:	f383 8811 	msr	BASEPRI, r3
 8019fa6:	f3bf 8f6f 	isb	sy
 8019faa:	f3bf 8f4f 	dsb	sy
 8019fae:	60fb      	str	r3, [r7, #12]
}
 8019fb0:	bf00      	nop
 8019fb2:	bf00      	nop
 8019fb4:	e7fd      	b.n	8019fb2 <pvPortMalloc+0x176>
	return pvReturn;
 8019fb6:	69fb      	ldr	r3, [r7, #28]
}
 8019fb8:	4618      	mov	r0, r3
 8019fba:	3728      	adds	r7, #40	@ 0x28
 8019fbc:	46bd      	mov	sp, r7
 8019fbe:	bd80      	pop	{r7, pc}
 8019fc0:	2401428c 	.word	0x2401428c
 8019fc4:	240142a0 	.word	0x240142a0
 8019fc8:	24014290 	.word	0x24014290
 8019fcc:	24014284 	.word	0x24014284
 8019fd0:	24014294 	.word	0x24014294
 8019fd4:	24014298 	.word	0x24014298

08019fd8 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8019fd8:	b580      	push	{r7, lr}
 8019fda:	b086      	sub	sp, #24
 8019fdc:	af00      	add	r7, sp, #0
 8019fde:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8019fe0:	687b      	ldr	r3, [r7, #4]
 8019fe2:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 8019fe4:	687b      	ldr	r3, [r7, #4]
 8019fe6:	2b00      	cmp	r3, #0
 8019fe8:	d04f      	beq.n	801a08a <vPortFree+0xb2>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 8019fea:	2308      	movs	r3, #8
 8019fec:	425b      	negs	r3, r3
 8019fee:	697a      	ldr	r2, [r7, #20]
 8019ff0:	4413      	add	r3, r2
 8019ff2:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8019ff4:	697b      	ldr	r3, [r7, #20]
 8019ff6:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8019ff8:	693b      	ldr	r3, [r7, #16]
 8019ffa:	685a      	ldr	r2, [r3, #4]
 8019ffc:	4b25      	ldr	r3, [pc, #148]	@ (801a094 <vPortFree+0xbc>)
 8019ffe:	681b      	ldr	r3, [r3, #0]
 801a000:	4013      	ands	r3, r2
 801a002:	2b00      	cmp	r3, #0
 801a004:	d10b      	bne.n	801a01e <vPortFree+0x46>
	__asm volatile
 801a006:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801a00a:	f383 8811 	msr	BASEPRI, r3
 801a00e:	f3bf 8f6f 	isb	sy
 801a012:	f3bf 8f4f 	dsb	sy
 801a016:	60fb      	str	r3, [r7, #12]
}
 801a018:	bf00      	nop
 801a01a:	bf00      	nop
 801a01c:	e7fd      	b.n	801a01a <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 801a01e:	693b      	ldr	r3, [r7, #16]
 801a020:	681b      	ldr	r3, [r3, #0]
 801a022:	2b00      	cmp	r3, #0
 801a024:	d00b      	beq.n	801a03e <vPortFree+0x66>
	__asm volatile
 801a026:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801a02a:	f383 8811 	msr	BASEPRI, r3
 801a02e:	f3bf 8f6f 	isb	sy
 801a032:	f3bf 8f4f 	dsb	sy
 801a036:	60bb      	str	r3, [r7, #8]
}
 801a038:	bf00      	nop
 801a03a:	bf00      	nop
 801a03c:	e7fd      	b.n	801a03a <vPortFree+0x62>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 801a03e:	693b      	ldr	r3, [r7, #16]
 801a040:	685a      	ldr	r2, [r3, #4]
 801a042:	4b14      	ldr	r3, [pc, #80]	@ (801a094 <vPortFree+0xbc>)
 801a044:	681b      	ldr	r3, [r3, #0]
 801a046:	4013      	ands	r3, r2
 801a048:	2b00      	cmp	r3, #0
 801a04a:	d01e      	beq.n	801a08a <vPortFree+0xb2>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 801a04c:	693b      	ldr	r3, [r7, #16]
 801a04e:	681b      	ldr	r3, [r3, #0]
 801a050:	2b00      	cmp	r3, #0
 801a052:	d11a      	bne.n	801a08a <vPortFree+0xb2>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 801a054:	693b      	ldr	r3, [r7, #16]
 801a056:	685a      	ldr	r2, [r3, #4]
 801a058:	4b0e      	ldr	r3, [pc, #56]	@ (801a094 <vPortFree+0xbc>)
 801a05a:	681b      	ldr	r3, [r3, #0]
 801a05c:	43db      	mvns	r3, r3
 801a05e:	401a      	ands	r2, r3
 801a060:	693b      	ldr	r3, [r7, #16]
 801a062:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 801a064:	f7fe fb34 	bl	80186d0 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 801a068:	693b      	ldr	r3, [r7, #16]
 801a06a:	685a      	ldr	r2, [r3, #4]
 801a06c:	4b0a      	ldr	r3, [pc, #40]	@ (801a098 <vPortFree+0xc0>)
 801a06e:	681b      	ldr	r3, [r3, #0]
 801a070:	4413      	add	r3, r2
 801a072:	4a09      	ldr	r2, [pc, #36]	@ (801a098 <vPortFree+0xc0>)
 801a074:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 801a076:	6938      	ldr	r0, [r7, #16]
 801a078:	f000 f874 	bl	801a164 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 801a07c:	4b07      	ldr	r3, [pc, #28]	@ (801a09c <vPortFree+0xc4>)
 801a07e:	681b      	ldr	r3, [r3, #0]
 801a080:	3301      	adds	r3, #1
 801a082:	4a06      	ldr	r2, [pc, #24]	@ (801a09c <vPortFree+0xc4>)
 801a084:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 801a086:	f7fe fb31 	bl	80186ec <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 801a08a:	bf00      	nop
 801a08c:	3718      	adds	r7, #24
 801a08e:	46bd      	mov	sp, r7
 801a090:	bd80      	pop	{r7, pc}
 801a092:	bf00      	nop
 801a094:	240142a0 	.word	0x240142a0
 801a098:	24014290 	.word	0x24014290
 801a09c:	2401429c 	.word	0x2401429c

0801a0a0 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 801a0a0:	b480      	push	{r7}
 801a0a2:	b085      	sub	sp, #20
 801a0a4:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 801a0a6:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 801a0aa:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 801a0ac:	4b27      	ldr	r3, [pc, #156]	@ (801a14c <prvHeapInit+0xac>)
 801a0ae:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 801a0b0:	68fb      	ldr	r3, [r7, #12]
 801a0b2:	f003 0307 	and.w	r3, r3, #7
 801a0b6:	2b00      	cmp	r3, #0
 801a0b8:	d00c      	beq.n	801a0d4 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 801a0ba:	68fb      	ldr	r3, [r7, #12]
 801a0bc:	3307      	adds	r3, #7
 801a0be:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 801a0c0:	68fb      	ldr	r3, [r7, #12]
 801a0c2:	f023 0307 	bic.w	r3, r3, #7
 801a0c6:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 801a0c8:	68ba      	ldr	r2, [r7, #8]
 801a0ca:	68fb      	ldr	r3, [r7, #12]
 801a0cc:	1ad3      	subs	r3, r2, r3
 801a0ce:	4a1f      	ldr	r2, [pc, #124]	@ (801a14c <prvHeapInit+0xac>)
 801a0d0:	4413      	add	r3, r2
 801a0d2:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 801a0d4:	68fb      	ldr	r3, [r7, #12]
 801a0d6:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 801a0d8:	4a1d      	ldr	r2, [pc, #116]	@ (801a150 <prvHeapInit+0xb0>)
 801a0da:	687b      	ldr	r3, [r7, #4]
 801a0dc:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 801a0de:	4b1c      	ldr	r3, [pc, #112]	@ (801a150 <prvHeapInit+0xb0>)
 801a0e0:	2200      	movs	r2, #0
 801a0e2:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 801a0e4:	687b      	ldr	r3, [r7, #4]
 801a0e6:	68ba      	ldr	r2, [r7, #8]
 801a0e8:	4413      	add	r3, r2
 801a0ea:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 801a0ec:	2208      	movs	r2, #8
 801a0ee:	68fb      	ldr	r3, [r7, #12]
 801a0f0:	1a9b      	subs	r3, r3, r2
 801a0f2:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 801a0f4:	68fb      	ldr	r3, [r7, #12]
 801a0f6:	f023 0307 	bic.w	r3, r3, #7
 801a0fa:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 801a0fc:	68fb      	ldr	r3, [r7, #12]
 801a0fe:	4a15      	ldr	r2, [pc, #84]	@ (801a154 <prvHeapInit+0xb4>)
 801a100:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 801a102:	4b14      	ldr	r3, [pc, #80]	@ (801a154 <prvHeapInit+0xb4>)
 801a104:	681b      	ldr	r3, [r3, #0]
 801a106:	2200      	movs	r2, #0
 801a108:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 801a10a:	4b12      	ldr	r3, [pc, #72]	@ (801a154 <prvHeapInit+0xb4>)
 801a10c:	681b      	ldr	r3, [r3, #0]
 801a10e:	2200      	movs	r2, #0
 801a110:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 801a112:	687b      	ldr	r3, [r7, #4]
 801a114:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 801a116:	683b      	ldr	r3, [r7, #0]
 801a118:	68fa      	ldr	r2, [r7, #12]
 801a11a:	1ad2      	subs	r2, r2, r3
 801a11c:	683b      	ldr	r3, [r7, #0]
 801a11e:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 801a120:	4b0c      	ldr	r3, [pc, #48]	@ (801a154 <prvHeapInit+0xb4>)
 801a122:	681a      	ldr	r2, [r3, #0]
 801a124:	683b      	ldr	r3, [r7, #0]
 801a126:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 801a128:	683b      	ldr	r3, [r7, #0]
 801a12a:	685b      	ldr	r3, [r3, #4]
 801a12c:	4a0a      	ldr	r2, [pc, #40]	@ (801a158 <prvHeapInit+0xb8>)
 801a12e:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 801a130:	683b      	ldr	r3, [r7, #0]
 801a132:	685b      	ldr	r3, [r3, #4]
 801a134:	4a09      	ldr	r2, [pc, #36]	@ (801a15c <prvHeapInit+0xbc>)
 801a136:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 801a138:	4b09      	ldr	r3, [pc, #36]	@ (801a160 <prvHeapInit+0xc0>)
 801a13a:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 801a13e:	601a      	str	r2, [r3, #0]
}
 801a140:	bf00      	nop
 801a142:	3714      	adds	r7, #20
 801a144:	46bd      	mov	sp, r7
 801a146:	f85d 7b04 	ldr.w	r7, [sp], #4
 801a14a:	4770      	bx	lr
 801a14c:	24004284 	.word	0x24004284
 801a150:	24014284 	.word	0x24014284
 801a154:	2401428c 	.word	0x2401428c
 801a158:	24014294 	.word	0x24014294
 801a15c:	24014290 	.word	0x24014290
 801a160:	240142a0 	.word	0x240142a0

0801a164 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 801a164:	b480      	push	{r7}
 801a166:	b085      	sub	sp, #20
 801a168:	af00      	add	r7, sp, #0
 801a16a:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 801a16c:	4b28      	ldr	r3, [pc, #160]	@ (801a210 <prvInsertBlockIntoFreeList+0xac>)
 801a16e:	60fb      	str	r3, [r7, #12]
 801a170:	e002      	b.n	801a178 <prvInsertBlockIntoFreeList+0x14>
 801a172:	68fb      	ldr	r3, [r7, #12]
 801a174:	681b      	ldr	r3, [r3, #0]
 801a176:	60fb      	str	r3, [r7, #12]
 801a178:	68fb      	ldr	r3, [r7, #12]
 801a17a:	681b      	ldr	r3, [r3, #0]
 801a17c:	687a      	ldr	r2, [r7, #4]
 801a17e:	429a      	cmp	r2, r3
 801a180:	d8f7      	bhi.n	801a172 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 801a182:	68fb      	ldr	r3, [r7, #12]
 801a184:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 801a186:	68fb      	ldr	r3, [r7, #12]
 801a188:	685b      	ldr	r3, [r3, #4]
 801a18a:	68ba      	ldr	r2, [r7, #8]
 801a18c:	4413      	add	r3, r2
 801a18e:	687a      	ldr	r2, [r7, #4]
 801a190:	429a      	cmp	r2, r3
 801a192:	d108      	bne.n	801a1a6 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 801a194:	68fb      	ldr	r3, [r7, #12]
 801a196:	685a      	ldr	r2, [r3, #4]
 801a198:	687b      	ldr	r3, [r7, #4]
 801a19a:	685b      	ldr	r3, [r3, #4]
 801a19c:	441a      	add	r2, r3
 801a19e:	68fb      	ldr	r3, [r7, #12]
 801a1a0:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 801a1a2:	68fb      	ldr	r3, [r7, #12]
 801a1a4:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 801a1a6:	687b      	ldr	r3, [r7, #4]
 801a1a8:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 801a1aa:	687b      	ldr	r3, [r7, #4]
 801a1ac:	685b      	ldr	r3, [r3, #4]
 801a1ae:	68ba      	ldr	r2, [r7, #8]
 801a1b0:	441a      	add	r2, r3
 801a1b2:	68fb      	ldr	r3, [r7, #12]
 801a1b4:	681b      	ldr	r3, [r3, #0]
 801a1b6:	429a      	cmp	r2, r3
 801a1b8:	d118      	bne.n	801a1ec <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 801a1ba:	68fb      	ldr	r3, [r7, #12]
 801a1bc:	681a      	ldr	r2, [r3, #0]
 801a1be:	4b15      	ldr	r3, [pc, #84]	@ (801a214 <prvInsertBlockIntoFreeList+0xb0>)
 801a1c0:	681b      	ldr	r3, [r3, #0]
 801a1c2:	429a      	cmp	r2, r3
 801a1c4:	d00d      	beq.n	801a1e2 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 801a1c6:	687b      	ldr	r3, [r7, #4]
 801a1c8:	685a      	ldr	r2, [r3, #4]
 801a1ca:	68fb      	ldr	r3, [r7, #12]
 801a1cc:	681b      	ldr	r3, [r3, #0]
 801a1ce:	685b      	ldr	r3, [r3, #4]
 801a1d0:	441a      	add	r2, r3
 801a1d2:	687b      	ldr	r3, [r7, #4]
 801a1d4:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 801a1d6:	68fb      	ldr	r3, [r7, #12]
 801a1d8:	681b      	ldr	r3, [r3, #0]
 801a1da:	681a      	ldr	r2, [r3, #0]
 801a1dc:	687b      	ldr	r3, [r7, #4]
 801a1de:	601a      	str	r2, [r3, #0]
 801a1e0:	e008      	b.n	801a1f4 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 801a1e2:	4b0c      	ldr	r3, [pc, #48]	@ (801a214 <prvInsertBlockIntoFreeList+0xb0>)
 801a1e4:	681a      	ldr	r2, [r3, #0]
 801a1e6:	687b      	ldr	r3, [r7, #4]
 801a1e8:	601a      	str	r2, [r3, #0]
 801a1ea:	e003      	b.n	801a1f4 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 801a1ec:	68fb      	ldr	r3, [r7, #12]
 801a1ee:	681a      	ldr	r2, [r3, #0]
 801a1f0:	687b      	ldr	r3, [r7, #4]
 801a1f2:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 801a1f4:	68fa      	ldr	r2, [r7, #12]
 801a1f6:	687b      	ldr	r3, [r7, #4]
 801a1f8:	429a      	cmp	r2, r3
 801a1fa:	d002      	beq.n	801a202 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 801a1fc:	68fb      	ldr	r3, [r7, #12]
 801a1fe:	687a      	ldr	r2, [r7, #4]
 801a200:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 801a202:	bf00      	nop
 801a204:	3714      	adds	r7, #20
 801a206:	46bd      	mov	sp, r7
 801a208:	f85d 7b04 	ldr.w	r7, [sp], #4
 801a20c:	4770      	bx	lr
 801a20e:	bf00      	nop
 801a210:	24014284 	.word	0x24014284
 801a214:	2401428c 	.word	0x2401428c

0801a218 <atoi>:
 801a218:	220a      	movs	r2, #10
 801a21a:	2100      	movs	r1, #0
 801a21c:	f000 b87c 	b.w	801a318 <strtol>

0801a220 <_strtol_l.isra.0>:
 801a220:	2b24      	cmp	r3, #36	@ 0x24
 801a222:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 801a226:	4686      	mov	lr, r0
 801a228:	4690      	mov	r8, r2
 801a22a:	d801      	bhi.n	801a230 <_strtol_l.isra.0+0x10>
 801a22c:	2b01      	cmp	r3, #1
 801a22e:	d106      	bne.n	801a23e <_strtol_l.isra.0+0x1e>
 801a230:	f001 fac4 	bl	801b7bc <__errno>
 801a234:	2316      	movs	r3, #22
 801a236:	6003      	str	r3, [r0, #0]
 801a238:	2000      	movs	r0, #0
 801a23a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801a23e:	4834      	ldr	r0, [pc, #208]	@ (801a310 <_strtol_l.isra.0+0xf0>)
 801a240:	460d      	mov	r5, r1
 801a242:	462a      	mov	r2, r5
 801a244:	f815 4b01 	ldrb.w	r4, [r5], #1
 801a248:	5d06      	ldrb	r6, [r0, r4]
 801a24a:	f016 0608 	ands.w	r6, r6, #8
 801a24e:	d1f8      	bne.n	801a242 <_strtol_l.isra.0+0x22>
 801a250:	2c2d      	cmp	r4, #45	@ 0x2d
 801a252:	d110      	bne.n	801a276 <_strtol_l.isra.0+0x56>
 801a254:	782c      	ldrb	r4, [r5, #0]
 801a256:	2601      	movs	r6, #1
 801a258:	1c95      	adds	r5, r2, #2
 801a25a:	f033 0210 	bics.w	r2, r3, #16
 801a25e:	d115      	bne.n	801a28c <_strtol_l.isra.0+0x6c>
 801a260:	2c30      	cmp	r4, #48	@ 0x30
 801a262:	d10d      	bne.n	801a280 <_strtol_l.isra.0+0x60>
 801a264:	782a      	ldrb	r2, [r5, #0]
 801a266:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 801a26a:	2a58      	cmp	r2, #88	@ 0x58
 801a26c:	d108      	bne.n	801a280 <_strtol_l.isra.0+0x60>
 801a26e:	786c      	ldrb	r4, [r5, #1]
 801a270:	3502      	adds	r5, #2
 801a272:	2310      	movs	r3, #16
 801a274:	e00a      	b.n	801a28c <_strtol_l.isra.0+0x6c>
 801a276:	2c2b      	cmp	r4, #43	@ 0x2b
 801a278:	bf04      	itt	eq
 801a27a:	782c      	ldrbeq	r4, [r5, #0]
 801a27c:	1c95      	addeq	r5, r2, #2
 801a27e:	e7ec      	b.n	801a25a <_strtol_l.isra.0+0x3a>
 801a280:	2b00      	cmp	r3, #0
 801a282:	d1f6      	bne.n	801a272 <_strtol_l.isra.0+0x52>
 801a284:	2c30      	cmp	r4, #48	@ 0x30
 801a286:	bf14      	ite	ne
 801a288:	230a      	movne	r3, #10
 801a28a:	2308      	moveq	r3, #8
 801a28c:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 801a290:	f10c 3cff 	add.w	ip, ip, #4294967295
 801a294:	2200      	movs	r2, #0
 801a296:	fbbc f9f3 	udiv	r9, ip, r3
 801a29a:	4610      	mov	r0, r2
 801a29c:	fb03 ca19 	mls	sl, r3, r9, ip
 801a2a0:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 801a2a4:	2f09      	cmp	r7, #9
 801a2a6:	d80f      	bhi.n	801a2c8 <_strtol_l.isra.0+0xa8>
 801a2a8:	463c      	mov	r4, r7
 801a2aa:	42a3      	cmp	r3, r4
 801a2ac:	dd1b      	ble.n	801a2e6 <_strtol_l.isra.0+0xc6>
 801a2ae:	1c57      	adds	r7, r2, #1
 801a2b0:	d007      	beq.n	801a2c2 <_strtol_l.isra.0+0xa2>
 801a2b2:	4581      	cmp	r9, r0
 801a2b4:	d314      	bcc.n	801a2e0 <_strtol_l.isra.0+0xc0>
 801a2b6:	d101      	bne.n	801a2bc <_strtol_l.isra.0+0x9c>
 801a2b8:	45a2      	cmp	sl, r4
 801a2ba:	db11      	blt.n	801a2e0 <_strtol_l.isra.0+0xc0>
 801a2bc:	fb00 4003 	mla	r0, r0, r3, r4
 801a2c0:	2201      	movs	r2, #1
 801a2c2:	f815 4b01 	ldrb.w	r4, [r5], #1
 801a2c6:	e7eb      	b.n	801a2a0 <_strtol_l.isra.0+0x80>
 801a2c8:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 801a2cc:	2f19      	cmp	r7, #25
 801a2ce:	d801      	bhi.n	801a2d4 <_strtol_l.isra.0+0xb4>
 801a2d0:	3c37      	subs	r4, #55	@ 0x37
 801a2d2:	e7ea      	b.n	801a2aa <_strtol_l.isra.0+0x8a>
 801a2d4:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 801a2d8:	2f19      	cmp	r7, #25
 801a2da:	d804      	bhi.n	801a2e6 <_strtol_l.isra.0+0xc6>
 801a2dc:	3c57      	subs	r4, #87	@ 0x57
 801a2de:	e7e4      	b.n	801a2aa <_strtol_l.isra.0+0x8a>
 801a2e0:	f04f 32ff 	mov.w	r2, #4294967295
 801a2e4:	e7ed      	b.n	801a2c2 <_strtol_l.isra.0+0xa2>
 801a2e6:	1c53      	adds	r3, r2, #1
 801a2e8:	d108      	bne.n	801a2fc <_strtol_l.isra.0+0xdc>
 801a2ea:	2322      	movs	r3, #34	@ 0x22
 801a2ec:	f8ce 3000 	str.w	r3, [lr]
 801a2f0:	4660      	mov	r0, ip
 801a2f2:	f1b8 0f00 	cmp.w	r8, #0
 801a2f6:	d0a0      	beq.n	801a23a <_strtol_l.isra.0+0x1a>
 801a2f8:	1e69      	subs	r1, r5, #1
 801a2fa:	e006      	b.n	801a30a <_strtol_l.isra.0+0xea>
 801a2fc:	b106      	cbz	r6, 801a300 <_strtol_l.isra.0+0xe0>
 801a2fe:	4240      	negs	r0, r0
 801a300:	f1b8 0f00 	cmp.w	r8, #0
 801a304:	d099      	beq.n	801a23a <_strtol_l.isra.0+0x1a>
 801a306:	2a00      	cmp	r2, #0
 801a308:	d1f6      	bne.n	801a2f8 <_strtol_l.isra.0+0xd8>
 801a30a:	f8c8 1000 	str.w	r1, [r8]
 801a30e:	e794      	b.n	801a23a <_strtol_l.isra.0+0x1a>
 801a310:	0801fd69 	.word	0x0801fd69

0801a314 <_strtol_r>:
 801a314:	f7ff bf84 	b.w	801a220 <_strtol_l.isra.0>

0801a318 <strtol>:
 801a318:	4613      	mov	r3, r2
 801a31a:	460a      	mov	r2, r1
 801a31c:	4601      	mov	r1, r0
 801a31e:	4802      	ldr	r0, [pc, #8]	@ (801a328 <strtol+0x10>)
 801a320:	6800      	ldr	r0, [r0, #0]
 801a322:	f7ff bf7d 	b.w	801a220 <_strtol_l.isra.0>
 801a326:	bf00      	nop
 801a328:	24000020 	.word	0x24000020

0801a32c <__cvt>:
 801a32c:	b5f0      	push	{r4, r5, r6, r7, lr}
 801a32e:	ed2d 8b02 	vpush	{d8}
 801a332:	eeb0 8b40 	vmov.f64	d8, d0
 801a336:	b085      	sub	sp, #20
 801a338:	4617      	mov	r7, r2
 801a33a:	9d0d      	ldr	r5, [sp, #52]	@ 0x34
 801a33c:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 801a33e:	ee18 2a90 	vmov	r2, s17
 801a342:	f025 0520 	bic.w	r5, r5, #32
 801a346:	2a00      	cmp	r2, #0
 801a348:	bfb6      	itet	lt
 801a34a:	222d      	movlt	r2, #45	@ 0x2d
 801a34c:	2200      	movge	r2, #0
 801a34e:	eeb1 8b40 	vneglt.f64	d8, d0
 801a352:	2d46      	cmp	r5, #70	@ 0x46
 801a354:	460c      	mov	r4, r1
 801a356:	701a      	strb	r2, [r3, #0]
 801a358:	d004      	beq.n	801a364 <__cvt+0x38>
 801a35a:	2d45      	cmp	r5, #69	@ 0x45
 801a35c:	d100      	bne.n	801a360 <__cvt+0x34>
 801a35e:	3401      	adds	r4, #1
 801a360:	2102      	movs	r1, #2
 801a362:	e000      	b.n	801a366 <__cvt+0x3a>
 801a364:	2103      	movs	r1, #3
 801a366:	ab03      	add	r3, sp, #12
 801a368:	9301      	str	r3, [sp, #4]
 801a36a:	ab02      	add	r3, sp, #8
 801a36c:	9300      	str	r3, [sp, #0]
 801a36e:	4622      	mov	r2, r4
 801a370:	4633      	mov	r3, r6
 801a372:	eeb0 0b48 	vmov.f64	d0, d8
 801a376:	f001 faeb 	bl	801b950 <_dtoa_r>
 801a37a:	2d47      	cmp	r5, #71	@ 0x47
 801a37c:	d114      	bne.n	801a3a8 <__cvt+0x7c>
 801a37e:	07fb      	lsls	r3, r7, #31
 801a380:	d50a      	bpl.n	801a398 <__cvt+0x6c>
 801a382:	1902      	adds	r2, r0, r4
 801a384:	eeb5 8b40 	vcmp.f64	d8, #0.0
 801a388:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801a38c:	bf08      	it	eq
 801a38e:	9203      	streq	r2, [sp, #12]
 801a390:	2130      	movs	r1, #48	@ 0x30
 801a392:	9b03      	ldr	r3, [sp, #12]
 801a394:	4293      	cmp	r3, r2
 801a396:	d319      	bcc.n	801a3cc <__cvt+0xa0>
 801a398:	9b03      	ldr	r3, [sp, #12]
 801a39a:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 801a39c:	1a1b      	subs	r3, r3, r0
 801a39e:	6013      	str	r3, [r2, #0]
 801a3a0:	b005      	add	sp, #20
 801a3a2:	ecbd 8b02 	vpop	{d8}
 801a3a6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 801a3a8:	2d46      	cmp	r5, #70	@ 0x46
 801a3aa:	eb00 0204 	add.w	r2, r0, r4
 801a3ae:	d1e9      	bne.n	801a384 <__cvt+0x58>
 801a3b0:	7803      	ldrb	r3, [r0, #0]
 801a3b2:	2b30      	cmp	r3, #48	@ 0x30
 801a3b4:	d107      	bne.n	801a3c6 <__cvt+0x9a>
 801a3b6:	eeb5 8b40 	vcmp.f64	d8, #0.0
 801a3ba:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801a3be:	bf1c      	itt	ne
 801a3c0:	f1c4 0401 	rsbne	r4, r4, #1
 801a3c4:	6034      	strne	r4, [r6, #0]
 801a3c6:	6833      	ldr	r3, [r6, #0]
 801a3c8:	441a      	add	r2, r3
 801a3ca:	e7db      	b.n	801a384 <__cvt+0x58>
 801a3cc:	1c5c      	adds	r4, r3, #1
 801a3ce:	9403      	str	r4, [sp, #12]
 801a3d0:	7019      	strb	r1, [r3, #0]
 801a3d2:	e7de      	b.n	801a392 <__cvt+0x66>

0801a3d4 <__exponent>:
 801a3d4:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 801a3d6:	2900      	cmp	r1, #0
 801a3d8:	bfba      	itte	lt
 801a3da:	4249      	neglt	r1, r1
 801a3dc:	232d      	movlt	r3, #45	@ 0x2d
 801a3de:	232b      	movge	r3, #43	@ 0x2b
 801a3e0:	2909      	cmp	r1, #9
 801a3e2:	7002      	strb	r2, [r0, #0]
 801a3e4:	7043      	strb	r3, [r0, #1]
 801a3e6:	dd29      	ble.n	801a43c <__exponent+0x68>
 801a3e8:	f10d 0307 	add.w	r3, sp, #7
 801a3ec:	461d      	mov	r5, r3
 801a3ee:	270a      	movs	r7, #10
 801a3f0:	461a      	mov	r2, r3
 801a3f2:	fbb1 f6f7 	udiv	r6, r1, r7
 801a3f6:	fb07 1416 	mls	r4, r7, r6, r1
 801a3fa:	3430      	adds	r4, #48	@ 0x30
 801a3fc:	f802 4c01 	strb.w	r4, [r2, #-1]
 801a400:	460c      	mov	r4, r1
 801a402:	2c63      	cmp	r4, #99	@ 0x63
 801a404:	f103 33ff 	add.w	r3, r3, #4294967295
 801a408:	4631      	mov	r1, r6
 801a40a:	dcf1      	bgt.n	801a3f0 <__exponent+0x1c>
 801a40c:	3130      	adds	r1, #48	@ 0x30
 801a40e:	1e94      	subs	r4, r2, #2
 801a410:	f803 1c01 	strb.w	r1, [r3, #-1]
 801a414:	1c41      	adds	r1, r0, #1
 801a416:	4623      	mov	r3, r4
 801a418:	42ab      	cmp	r3, r5
 801a41a:	d30a      	bcc.n	801a432 <__exponent+0x5e>
 801a41c:	f10d 0309 	add.w	r3, sp, #9
 801a420:	1a9b      	subs	r3, r3, r2
 801a422:	42ac      	cmp	r4, r5
 801a424:	bf88      	it	hi
 801a426:	2300      	movhi	r3, #0
 801a428:	3302      	adds	r3, #2
 801a42a:	4403      	add	r3, r0
 801a42c:	1a18      	subs	r0, r3, r0
 801a42e:	b003      	add	sp, #12
 801a430:	bdf0      	pop	{r4, r5, r6, r7, pc}
 801a432:	f813 6b01 	ldrb.w	r6, [r3], #1
 801a436:	f801 6f01 	strb.w	r6, [r1, #1]!
 801a43a:	e7ed      	b.n	801a418 <__exponent+0x44>
 801a43c:	2330      	movs	r3, #48	@ 0x30
 801a43e:	3130      	adds	r1, #48	@ 0x30
 801a440:	7083      	strb	r3, [r0, #2]
 801a442:	70c1      	strb	r1, [r0, #3]
 801a444:	1d03      	adds	r3, r0, #4
 801a446:	e7f1      	b.n	801a42c <__exponent+0x58>

0801a448 <_printf_float>:
 801a448:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801a44c:	b08d      	sub	sp, #52	@ 0x34
 801a44e:	460c      	mov	r4, r1
 801a450:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 801a454:	4616      	mov	r6, r2
 801a456:	461f      	mov	r7, r3
 801a458:	4605      	mov	r5, r0
 801a45a:	f001 f907 	bl	801b66c <_localeconv_r>
 801a45e:	f8d0 b000 	ldr.w	fp, [r0]
 801a462:	4658      	mov	r0, fp
 801a464:	f7e5 ffb4 	bl	80003d0 <strlen>
 801a468:	2300      	movs	r3, #0
 801a46a:	930a      	str	r3, [sp, #40]	@ 0x28
 801a46c:	f8d8 3000 	ldr.w	r3, [r8]
 801a470:	f894 9018 	ldrb.w	r9, [r4, #24]
 801a474:	6822      	ldr	r2, [r4, #0]
 801a476:	9005      	str	r0, [sp, #20]
 801a478:	3307      	adds	r3, #7
 801a47a:	f023 0307 	bic.w	r3, r3, #7
 801a47e:	f103 0108 	add.w	r1, r3, #8
 801a482:	f8c8 1000 	str.w	r1, [r8]
 801a486:	ed93 0b00 	vldr	d0, [r3]
 801a48a:	ed9f 6b97 	vldr	d6, [pc, #604]	@ 801a6e8 <_printf_float+0x2a0>
 801a48e:	eeb0 7bc0 	vabs.f64	d7, d0
 801a492:	eeb4 7b46 	vcmp.f64	d7, d6
 801a496:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801a49a:	ed84 0b12 	vstr	d0, [r4, #72]	@ 0x48
 801a49e:	dd24      	ble.n	801a4ea <_printf_float+0xa2>
 801a4a0:	eeb5 0bc0 	vcmpe.f64	d0, #0.0
 801a4a4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801a4a8:	d502      	bpl.n	801a4b0 <_printf_float+0x68>
 801a4aa:	232d      	movs	r3, #45	@ 0x2d
 801a4ac:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 801a4b0:	498f      	ldr	r1, [pc, #572]	@ (801a6f0 <_printf_float+0x2a8>)
 801a4b2:	4b90      	ldr	r3, [pc, #576]	@ (801a6f4 <_printf_float+0x2ac>)
 801a4b4:	f1b9 0f47 	cmp.w	r9, #71	@ 0x47
 801a4b8:	bf8c      	ite	hi
 801a4ba:	4688      	movhi	r8, r1
 801a4bc:	4698      	movls	r8, r3
 801a4be:	f022 0204 	bic.w	r2, r2, #4
 801a4c2:	2303      	movs	r3, #3
 801a4c4:	6123      	str	r3, [r4, #16]
 801a4c6:	6022      	str	r2, [r4, #0]
 801a4c8:	f04f 0a00 	mov.w	sl, #0
 801a4cc:	9700      	str	r7, [sp, #0]
 801a4ce:	4633      	mov	r3, r6
 801a4d0:	aa0b      	add	r2, sp, #44	@ 0x2c
 801a4d2:	4621      	mov	r1, r4
 801a4d4:	4628      	mov	r0, r5
 801a4d6:	f000 f9d1 	bl	801a87c <_printf_common>
 801a4da:	3001      	adds	r0, #1
 801a4dc:	f040 8089 	bne.w	801a5f2 <_printf_float+0x1aa>
 801a4e0:	f04f 30ff 	mov.w	r0, #4294967295
 801a4e4:	b00d      	add	sp, #52	@ 0x34
 801a4e6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801a4ea:	eeb4 0b40 	vcmp.f64	d0, d0
 801a4ee:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801a4f2:	d709      	bvc.n	801a508 <_printf_float+0xc0>
 801a4f4:	ee10 3a90 	vmov	r3, s1
 801a4f8:	2b00      	cmp	r3, #0
 801a4fa:	bfbc      	itt	lt
 801a4fc:	232d      	movlt	r3, #45	@ 0x2d
 801a4fe:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 801a502:	497d      	ldr	r1, [pc, #500]	@ (801a6f8 <_printf_float+0x2b0>)
 801a504:	4b7d      	ldr	r3, [pc, #500]	@ (801a6fc <_printf_float+0x2b4>)
 801a506:	e7d5      	b.n	801a4b4 <_printf_float+0x6c>
 801a508:	6863      	ldr	r3, [r4, #4]
 801a50a:	1c59      	adds	r1, r3, #1
 801a50c:	f009 0adf 	and.w	sl, r9, #223	@ 0xdf
 801a510:	d139      	bne.n	801a586 <_printf_float+0x13e>
 801a512:	2306      	movs	r3, #6
 801a514:	6063      	str	r3, [r4, #4]
 801a516:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 801a51a:	2300      	movs	r3, #0
 801a51c:	6022      	str	r2, [r4, #0]
 801a51e:	9303      	str	r3, [sp, #12]
 801a520:	ab0a      	add	r3, sp, #40	@ 0x28
 801a522:	e9cd 9301 	strd	r9, r3, [sp, #4]
 801a526:	ab09      	add	r3, sp, #36	@ 0x24
 801a528:	9300      	str	r3, [sp, #0]
 801a52a:	6861      	ldr	r1, [r4, #4]
 801a52c:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 801a530:	4628      	mov	r0, r5
 801a532:	f7ff fefb 	bl	801a32c <__cvt>
 801a536:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 801a53a:	9909      	ldr	r1, [sp, #36]	@ 0x24
 801a53c:	4680      	mov	r8, r0
 801a53e:	d129      	bne.n	801a594 <_printf_float+0x14c>
 801a540:	1cc8      	adds	r0, r1, #3
 801a542:	db02      	blt.n	801a54a <_printf_float+0x102>
 801a544:	6863      	ldr	r3, [r4, #4]
 801a546:	4299      	cmp	r1, r3
 801a548:	dd41      	ble.n	801a5ce <_printf_float+0x186>
 801a54a:	f1a9 0902 	sub.w	r9, r9, #2
 801a54e:	fa5f f989 	uxtb.w	r9, r9
 801a552:	3901      	subs	r1, #1
 801a554:	464a      	mov	r2, r9
 801a556:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 801a55a:	9109      	str	r1, [sp, #36]	@ 0x24
 801a55c:	f7ff ff3a 	bl	801a3d4 <__exponent>
 801a560:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 801a562:	1813      	adds	r3, r2, r0
 801a564:	2a01      	cmp	r2, #1
 801a566:	4682      	mov	sl, r0
 801a568:	6123      	str	r3, [r4, #16]
 801a56a:	dc02      	bgt.n	801a572 <_printf_float+0x12a>
 801a56c:	6822      	ldr	r2, [r4, #0]
 801a56e:	07d2      	lsls	r2, r2, #31
 801a570:	d501      	bpl.n	801a576 <_printf_float+0x12e>
 801a572:	3301      	adds	r3, #1
 801a574:	6123      	str	r3, [r4, #16]
 801a576:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 801a57a:	2b00      	cmp	r3, #0
 801a57c:	d0a6      	beq.n	801a4cc <_printf_float+0x84>
 801a57e:	232d      	movs	r3, #45	@ 0x2d
 801a580:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 801a584:	e7a2      	b.n	801a4cc <_printf_float+0x84>
 801a586:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 801a58a:	d1c4      	bne.n	801a516 <_printf_float+0xce>
 801a58c:	2b00      	cmp	r3, #0
 801a58e:	d1c2      	bne.n	801a516 <_printf_float+0xce>
 801a590:	2301      	movs	r3, #1
 801a592:	e7bf      	b.n	801a514 <_printf_float+0xcc>
 801a594:	f1b9 0f65 	cmp.w	r9, #101	@ 0x65
 801a598:	d9db      	bls.n	801a552 <_printf_float+0x10a>
 801a59a:	f1b9 0f66 	cmp.w	r9, #102	@ 0x66
 801a59e:	d118      	bne.n	801a5d2 <_printf_float+0x18a>
 801a5a0:	2900      	cmp	r1, #0
 801a5a2:	6863      	ldr	r3, [r4, #4]
 801a5a4:	dd0b      	ble.n	801a5be <_printf_float+0x176>
 801a5a6:	6121      	str	r1, [r4, #16]
 801a5a8:	b913      	cbnz	r3, 801a5b0 <_printf_float+0x168>
 801a5aa:	6822      	ldr	r2, [r4, #0]
 801a5ac:	07d0      	lsls	r0, r2, #31
 801a5ae:	d502      	bpl.n	801a5b6 <_printf_float+0x16e>
 801a5b0:	3301      	adds	r3, #1
 801a5b2:	440b      	add	r3, r1
 801a5b4:	6123      	str	r3, [r4, #16]
 801a5b6:	65a1      	str	r1, [r4, #88]	@ 0x58
 801a5b8:	f04f 0a00 	mov.w	sl, #0
 801a5bc:	e7db      	b.n	801a576 <_printf_float+0x12e>
 801a5be:	b913      	cbnz	r3, 801a5c6 <_printf_float+0x17e>
 801a5c0:	6822      	ldr	r2, [r4, #0]
 801a5c2:	07d2      	lsls	r2, r2, #31
 801a5c4:	d501      	bpl.n	801a5ca <_printf_float+0x182>
 801a5c6:	3302      	adds	r3, #2
 801a5c8:	e7f4      	b.n	801a5b4 <_printf_float+0x16c>
 801a5ca:	2301      	movs	r3, #1
 801a5cc:	e7f2      	b.n	801a5b4 <_printf_float+0x16c>
 801a5ce:	f04f 0967 	mov.w	r9, #103	@ 0x67
 801a5d2:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 801a5d4:	4299      	cmp	r1, r3
 801a5d6:	db05      	blt.n	801a5e4 <_printf_float+0x19c>
 801a5d8:	6823      	ldr	r3, [r4, #0]
 801a5da:	6121      	str	r1, [r4, #16]
 801a5dc:	07d8      	lsls	r0, r3, #31
 801a5de:	d5ea      	bpl.n	801a5b6 <_printf_float+0x16e>
 801a5e0:	1c4b      	adds	r3, r1, #1
 801a5e2:	e7e7      	b.n	801a5b4 <_printf_float+0x16c>
 801a5e4:	2900      	cmp	r1, #0
 801a5e6:	bfd4      	ite	le
 801a5e8:	f1c1 0202 	rsble	r2, r1, #2
 801a5ec:	2201      	movgt	r2, #1
 801a5ee:	4413      	add	r3, r2
 801a5f0:	e7e0      	b.n	801a5b4 <_printf_float+0x16c>
 801a5f2:	6823      	ldr	r3, [r4, #0]
 801a5f4:	055a      	lsls	r2, r3, #21
 801a5f6:	d407      	bmi.n	801a608 <_printf_float+0x1c0>
 801a5f8:	6923      	ldr	r3, [r4, #16]
 801a5fa:	4642      	mov	r2, r8
 801a5fc:	4631      	mov	r1, r6
 801a5fe:	4628      	mov	r0, r5
 801a600:	47b8      	blx	r7
 801a602:	3001      	adds	r0, #1
 801a604:	d12a      	bne.n	801a65c <_printf_float+0x214>
 801a606:	e76b      	b.n	801a4e0 <_printf_float+0x98>
 801a608:	f1b9 0f65 	cmp.w	r9, #101	@ 0x65
 801a60c:	f240 80e0 	bls.w	801a7d0 <_printf_float+0x388>
 801a610:	ed94 7b12 	vldr	d7, [r4, #72]	@ 0x48
 801a614:	eeb5 7b40 	vcmp.f64	d7, #0.0
 801a618:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801a61c:	d133      	bne.n	801a686 <_printf_float+0x23e>
 801a61e:	4a38      	ldr	r2, [pc, #224]	@ (801a700 <_printf_float+0x2b8>)
 801a620:	2301      	movs	r3, #1
 801a622:	4631      	mov	r1, r6
 801a624:	4628      	mov	r0, r5
 801a626:	47b8      	blx	r7
 801a628:	3001      	adds	r0, #1
 801a62a:	f43f af59 	beq.w	801a4e0 <_printf_float+0x98>
 801a62e:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 801a632:	4543      	cmp	r3, r8
 801a634:	db02      	blt.n	801a63c <_printf_float+0x1f4>
 801a636:	6823      	ldr	r3, [r4, #0]
 801a638:	07d8      	lsls	r0, r3, #31
 801a63a:	d50f      	bpl.n	801a65c <_printf_float+0x214>
 801a63c:	9b05      	ldr	r3, [sp, #20]
 801a63e:	465a      	mov	r2, fp
 801a640:	4631      	mov	r1, r6
 801a642:	4628      	mov	r0, r5
 801a644:	47b8      	blx	r7
 801a646:	3001      	adds	r0, #1
 801a648:	f43f af4a 	beq.w	801a4e0 <_printf_float+0x98>
 801a64c:	f04f 0900 	mov.w	r9, #0
 801a650:	f108 38ff 	add.w	r8, r8, #4294967295
 801a654:	f104 0a1a 	add.w	sl, r4, #26
 801a658:	45c8      	cmp	r8, r9
 801a65a:	dc09      	bgt.n	801a670 <_printf_float+0x228>
 801a65c:	6823      	ldr	r3, [r4, #0]
 801a65e:	079b      	lsls	r3, r3, #30
 801a660:	f100 8107 	bmi.w	801a872 <_printf_float+0x42a>
 801a664:	68e0      	ldr	r0, [r4, #12]
 801a666:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 801a668:	4298      	cmp	r0, r3
 801a66a:	bfb8      	it	lt
 801a66c:	4618      	movlt	r0, r3
 801a66e:	e739      	b.n	801a4e4 <_printf_float+0x9c>
 801a670:	2301      	movs	r3, #1
 801a672:	4652      	mov	r2, sl
 801a674:	4631      	mov	r1, r6
 801a676:	4628      	mov	r0, r5
 801a678:	47b8      	blx	r7
 801a67a:	3001      	adds	r0, #1
 801a67c:	f43f af30 	beq.w	801a4e0 <_printf_float+0x98>
 801a680:	f109 0901 	add.w	r9, r9, #1
 801a684:	e7e8      	b.n	801a658 <_printf_float+0x210>
 801a686:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801a688:	2b00      	cmp	r3, #0
 801a68a:	dc3b      	bgt.n	801a704 <_printf_float+0x2bc>
 801a68c:	4a1c      	ldr	r2, [pc, #112]	@ (801a700 <_printf_float+0x2b8>)
 801a68e:	2301      	movs	r3, #1
 801a690:	4631      	mov	r1, r6
 801a692:	4628      	mov	r0, r5
 801a694:	47b8      	blx	r7
 801a696:	3001      	adds	r0, #1
 801a698:	f43f af22 	beq.w	801a4e0 <_printf_float+0x98>
 801a69c:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 801a6a0:	ea59 0303 	orrs.w	r3, r9, r3
 801a6a4:	d102      	bne.n	801a6ac <_printf_float+0x264>
 801a6a6:	6823      	ldr	r3, [r4, #0]
 801a6a8:	07d9      	lsls	r1, r3, #31
 801a6aa:	d5d7      	bpl.n	801a65c <_printf_float+0x214>
 801a6ac:	9b05      	ldr	r3, [sp, #20]
 801a6ae:	465a      	mov	r2, fp
 801a6b0:	4631      	mov	r1, r6
 801a6b2:	4628      	mov	r0, r5
 801a6b4:	47b8      	blx	r7
 801a6b6:	3001      	adds	r0, #1
 801a6b8:	f43f af12 	beq.w	801a4e0 <_printf_float+0x98>
 801a6bc:	f04f 0a00 	mov.w	sl, #0
 801a6c0:	f104 0b1a 	add.w	fp, r4, #26
 801a6c4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801a6c6:	425b      	negs	r3, r3
 801a6c8:	4553      	cmp	r3, sl
 801a6ca:	dc01      	bgt.n	801a6d0 <_printf_float+0x288>
 801a6cc:	464b      	mov	r3, r9
 801a6ce:	e794      	b.n	801a5fa <_printf_float+0x1b2>
 801a6d0:	2301      	movs	r3, #1
 801a6d2:	465a      	mov	r2, fp
 801a6d4:	4631      	mov	r1, r6
 801a6d6:	4628      	mov	r0, r5
 801a6d8:	47b8      	blx	r7
 801a6da:	3001      	adds	r0, #1
 801a6dc:	f43f af00 	beq.w	801a4e0 <_printf_float+0x98>
 801a6e0:	f10a 0a01 	add.w	sl, sl, #1
 801a6e4:	e7ee      	b.n	801a6c4 <_printf_float+0x27c>
 801a6e6:	bf00      	nop
 801a6e8:	ffffffff 	.word	0xffffffff
 801a6ec:	7fefffff 	.word	0x7fefffff
 801a6f0:	0801fe6d 	.word	0x0801fe6d
 801a6f4:	0801fe69 	.word	0x0801fe69
 801a6f8:	0801fe75 	.word	0x0801fe75
 801a6fc:	0801fe71 	.word	0x0801fe71
 801a700:	0801ffaf 	.word	0x0801ffaf
 801a704:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 801a706:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 801a70a:	4553      	cmp	r3, sl
 801a70c:	bfa8      	it	ge
 801a70e:	4653      	movge	r3, sl
 801a710:	2b00      	cmp	r3, #0
 801a712:	4699      	mov	r9, r3
 801a714:	dc37      	bgt.n	801a786 <_printf_float+0x33e>
 801a716:	2300      	movs	r3, #0
 801a718:	9307      	str	r3, [sp, #28]
 801a71a:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 801a71e:	f104 021a 	add.w	r2, r4, #26
 801a722:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 801a724:	9907      	ldr	r1, [sp, #28]
 801a726:	9306      	str	r3, [sp, #24]
 801a728:	eba3 0309 	sub.w	r3, r3, r9
 801a72c:	428b      	cmp	r3, r1
 801a72e:	dc31      	bgt.n	801a794 <_printf_float+0x34c>
 801a730:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801a732:	459a      	cmp	sl, r3
 801a734:	dc3b      	bgt.n	801a7ae <_printf_float+0x366>
 801a736:	6823      	ldr	r3, [r4, #0]
 801a738:	07da      	lsls	r2, r3, #31
 801a73a:	d438      	bmi.n	801a7ae <_printf_float+0x366>
 801a73c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801a73e:	ebaa 0903 	sub.w	r9, sl, r3
 801a742:	9b06      	ldr	r3, [sp, #24]
 801a744:	ebaa 0303 	sub.w	r3, sl, r3
 801a748:	4599      	cmp	r9, r3
 801a74a:	bfa8      	it	ge
 801a74c:	4699      	movge	r9, r3
 801a74e:	f1b9 0f00 	cmp.w	r9, #0
 801a752:	dc34      	bgt.n	801a7be <_printf_float+0x376>
 801a754:	f04f 0800 	mov.w	r8, #0
 801a758:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 801a75c:	f104 0b1a 	add.w	fp, r4, #26
 801a760:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801a762:	ebaa 0303 	sub.w	r3, sl, r3
 801a766:	eba3 0309 	sub.w	r3, r3, r9
 801a76a:	4543      	cmp	r3, r8
 801a76c:	f77f af76 	ble.w	801a65c <_printf_float+0x214>
 801a770:	2301      	movs	r3, #1
 801a772:	465a      	mov	r2, fp
 801a774:	4631      	mov	r1, r6
 801a776:	4628      	mov	r0, r5
 801a778:	47b8      	blx	r7
 801a77a:	3001      	adds	r0, #1
 801a77c:	f43f aeb0 	beq.w	801a4e0 <_printf_float+0x98>
 801a780:	f108 0801 	add.w	r8, r8, #1
 801a784:	e7ec      	b.n	801a760 <_printf_float+0x318>
 801a786:	4642      	mov	r2, r8
 801a788:	4631      	mov	r1, r6
 801a78a:	4628      	mov	r0, r5
 801a78c:	47b8      	blx	r7
 801a78e:	3001      	adds	r0, #1
 801a790:	d1c1      	bne.n	801a716 <_printf_float+0x2ce>
 801a792:	e6a5      	b.n	801a4e0 <_printf_float+0x98>
 801a794:	2301      	movs	r3, #1
 801a796:	4631      	mov	r1, r6
 801a798:	4628      	mov	r0, r5
 801a79a:	9206      	str	r2, [sp, #24]
 801a79c:	47b8      	blx	r7
 801a79e:	3001      	adds	r0, #1
 801a7a0:	f43f ae9e 	beq.w	801a4e0 <_printf_float+0x98>
 801a7a4:	9b07      	ldr	r3, [sp, #28]
 801a7a6:	9a06      	ldr	r2, [sp, #24]
 801a7a8:	3301      	adds	r3, #1
 801a7aa:	9307      	str	r3, [sp, #28]
 801a7ac:	e7b9      	b.n	801a722 <_printf_float+0x2da>
 801a7ae:	9b05      	ldr	r3, [sp, #20]
 801a7b0:	465a      	mov	r2, fp
 801a7b2:	4631      	mov	r1, r6
 801a7b4:	4628      	mov	r0, r5
 801a7b6:	47b8      	blx	r7
 801a7b8:	3001      	adds	r0, #1
 801a7ba:	d1bf      	bne.n	801a73c <_printf_float+0x2f4>
 801a7bc:	e690      	b.n	801a4e0 <_printf_float+0x98>
 801a7be:	9a06      	ldr	r2, [sp, #24]
 801a7c0:	464b      	mov	r3, r9
 801a7c2:	4442      	add	r2, r8
 801a7c4:	4631      	mov	r1, r6
 801a7c6:	4628      	mov	r0, r5
 801a7c8:	47b8      	blx	r7
 801a7ca:	3001      	adds	r0, #1
 801a7cc:	d1c2      	bne.n	801a754 <_printf_float+0x30c>
 801a7ce:	e687      	b.n	801a4e0 <_printf_float+0x98>
 801a7d0:	f8dd 9028 	ldr.w	r9, [sp, #40]	@ 0x28
 801a7d4:	f1b9 0f01 	cmp.w	r9, #1
 801a7d8:	dc01      	bgt.n	801a7de <_printf_float+0x396>
 801a7da:	07db      	lsls	r3, r3, #31
 801a7dc:	d536      	bpl.n	801a84c <_printf_float+0x404>
 801a7de:	2301      	movs	r3, #1
 801a7e0:	4642      	mov	r2, r8
 801a7e2:	4631      	mov	r1, r6
 801a7e4:	4628      	mov	r0, r5
 801a7e6:	47b8      	blx	r7
 801a7e8:	3001      	adds	r0, #1
 801a7ea:	f43f ae79 	beq.w	801a4e0 <_printf_float+0x98>
 801a7ee:	9b05      	ldr	r3, [sp, #20]
 801a7f0:	465a      	mov	r2, fp
 801a7f2:	4631      	mov	r1, r6
 801a7f4:	4628      	mov	r0, r5
 801a7f6:	47b8      	blx	r7
 801a7f8:	3001      	adds	r0, #1
 801a7fa:	f43f ae71 	beq.w	801a4e0 <_printf_float+0x98>
 801a7fe:	ed94 7b12 	vldr	d7, [r4, #72]	@ 0x48
 801a802:	eeb5 7b40 	vcmp.f64	d7, #0.0
 801a806:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801a80a:	f109 39ff 	add.w	r9, r9, #4294967295
 801a80e:	d018      	beq.n	801a842 <_printf_float+0x3fa>
 801a810:	464b      	mov	r3, r9
 801a812:	f108 0201 	add.w	r2, r8, #1
 801a816:	4631      	mov	r1, r6
 801a818:	4628      	mov	r0, r5
 801a81a:	47b8      	blx	r7
 801a81c:	3001      	adds	r0, #1
 801a81e:	d10c      	bne.n	801a83a <_printf_float+0x3f2>
 801a820:	e65e      	b.n	801a4e0 <_printf_float+0x98>
 801a822:	2301      	movs	r3, #1
 801a824:	465a      	mov	r2, fp
 801a826:	4631      	mov	r1, r6
 801a828:	4628      	mov	r0, r5
 801a82a:	47b8      	blx	r7
 801a82c:	3001      	adds	r0, #1
 801a82e:	f43f ae57 	beq.w	801a4e0 <_printf_float+0x98>
 801a832:	f108 0801 	add.w	r8, r8, #1
 801a836:	45c8      	cmp	r8, r9
 801a838:	dbf3      	blt.n	801a822 <_printf_float+0x3da>
 801a83a:	4653      	mov	r3, sl
 801a83c:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 801a840:	e6dc      	b.n	801a5fc <_printf_float+0x1b4>
 801a842:	f04f 0800 	mov.w	r8, #0
 801a846:	f104 0b1a 	add.w	fp, r4, #26
 801a84a:	e7f4      	b.n	801a836 <_printf_float+0x3ee>
 801a84c:	2301      	movs	r3, #1
 801a84e:	4642      	mov	r2, r8
 801a850:	e7e1      	b.n	801a816 <_printf_float+0x3ce>
 801a852:	2301      	movs	r3, #1
 801a854:	464a      	mov	r2, r9
 801a856:	4631      	mov	r1, r6
 801a858:	4628      	mov	r0, r5
 801a85a:	47b8      	blx	r7
 801a85c:	3001      	adds	r0, #1
 801a85e:	f43f ae3f 	beq.w	801a4e0 <_printf_float+0x98>
 801a862:	f108 0801 	add.w	r8, r8, #1
 801a866:	68e3      	ldr	r3, [r4, #12]
 801a868:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 801a86a:	1a5b      	subs	r3, r3, r1
 801a86c:	4543      	cmp	r3, r8
 801a86e:	dcf0      	bgt.n	801a852 <_printf_float+0x40a>
 801a870:	e6f8      	b.n	801a664 <_printf_float+0x21c>
 801a872:	f04f 0800 	mov.w	r8, #0
 801a876:	f104 0919 	add.w	r9, r4, #25
 801a87a:	e7f4      	b.n	801a866 <_printf_float+0x41e>

0801a87c <_printf_common>:
 801a87c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 801a880:	4616      	mov	r6, r2
 801a882:	4698      	mov	r8, r3
 801a884:	688a      	ldr	r2, [r1, #8]
 801a886:	690b      	ldr	r3, [r1, #16]
 801a888:	f8dd 9020 	ldr.w	r9, [sp, #32]
 801a88c:	4293      	cmp	r3, r2
 801a88e:	bfb8      	it	lt
 801a890:	4613      	movlt	r3, r2
 801a892:	6033      	str	r3, [r6, #0]
 801a894:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 801a898:	4607      	mov	r7, r0
 801a89a:	460c      	mov	r4, r1
 801a89c:	b10a      	cbz	r2, 801a8a2 <_printf_common+0x26>
 801a89e:	3301      	adds	r3, #1
 801a8a0:	6033      	str	r3, [r6, #0]
 801a8a2:	6823      	ldr	r3, [r4, #0]
 801a8a4:	0699      	lsls	r1, r3, #26
 801a8a6:	bf42      	ittt	mi
 801a8a8:	6833      	ldrmi	r3, [r6, #0]
 801a8aa:	3302      	addmi	r3, #2
 801a8ac:	6033      	strmi	r3, [r6, #0]
 801a8ae:	6825      	ldr	r5, [r4, #0]
 801a8b0:	f015 0506 	ands.w	r5, r5, #6
 801a8b4:	d106      	bne.n	801a8c4 <_printf_common+0x48>
 801a8b6:	f104 0a19 	add.w	sl, r4, #25
 801a8ba:	68e3      	ldr	r3, [r4, #12]
 801a8bc:	6832      	ldr	r2, [r6, #0]
 801a8be:	1a9b      	subs	r3, r3, r2
 801a8c0:	42ab      	cmp	r3, r5
 801a8c2:	dc26      	bgt.n	801a912 <_printf_common+0x96>
 801a8c4:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 801a8c8:	6822      	ldr	r2, [r4, #0]
 801a8ca:	3b00      	subs	r3, #0
 801a8cc:	bf18      	it	ne
 801a8ce:	2301      	movne	r3, #1
 801a8d0:	0692      	lsls	r2, r2, #26
 801a8d2:	d42b      	bmi.n	801a92c <_printf_common+0xb0>
 801a8d4:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 801a8d8:	4641      	mov	r1, r8
 801a8da:	4638      	mov	r0, r7
 801a8dc:	47c8      	blx	r9
 801a8de:	3001      	adds	r0, #1
 801a8e0:	d01e      	beq.n	801a920 <_printf_common+0xa4>
 801a8e2:	6823      	ldr	r3, [r4, #0]
 801a8e4:	6922      	ldr	r2, [r4, #16]
 801a8e6:	f003 0306 	and.w	r3, r3, #6
 801a8ea:	2b04      	cmp	r3, #4
 801a8ec:	bf02      	ittt	eq
 801a8ee:	68e5      	ldreq	r5, [r4, #12]
 801a8f0:	6833      	ldreq	r3, [r6, #0]
 801a8f2:	1aed      	subeq	r5, r5, r3
 801a8f4:	68a3      	ldr	r3, [r4, #8]
 801a8f6:	bf0c      	ite	eq
 801a8f8:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 801a8fc:	2500      	movne	r5, #0
 801a8fe:	4293      	cmp	r3, r2
 801a900:	bfc4      	itt	gt
 801a902:	1a9b      	subgt	r3, r3, r2
 801a904:	18ed      	addgt	r5, r5, r3
 801a906:	2600      	movs	r6, #0
 801a908:	341a      	adds	r4, #26
 801a90a:	42b5      	cmp	r5, r6
 801a90c:	d11a      	bne.n	801a944 <_printf_common+0xc8>
 801a90e:	2000      	movs	r0, #0
 801a910:	e008      	b.n	801a924 <_printf_common+0xa8>
 801a912:	2301      	movs	r3, #1
 801a914:	4652      	mov	r2, sl
 801a916:	4641      	mov	r1, r8
 801a918:	4638      	mov	r0, r7
 801a91a:	47c8      	blx	r9
 801a91c:	3001      	adds	r0, #1
 801a91e:	d103      	bne.n	801a928 <_printf_common+0xac>
 801a920:	f04f 30ff 	mov.w	r0, #4294967295
 801a924:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801a928:	3501      	adds	r5, #1
 801a92a:	e7c6      	b.n	801a8ba <_printf_common+0x3e>
 801a92c:	18e1      	adds	r1, r4, r3
 801a92e:	1c5a      	adds	r2, r3, #1
 801a930:	2030      	movs	r0, #48	@ 0x30
 801a932:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 801a936:	4422      	add	r2, r4
 801a938:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 801a93c:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 801a940:	3302      	adds	r3, #2
 801a942:	e7c7      	b.n	801a8d4 <_printf_common+0x58>
 801a944:	2301      	movs	r3, #1
 801a946:	4622      	mov	r2, r4
 801a948:	4641      	mov	r1, r8
 801a94a:	4638      	mov	r0, r7
 801a94c:	47c8      	blx	r9
 801a94e:	3001      	adds	r0, #1
 801a950:	d0e6      	beq.n	801a920 <_printf_common+0xa4>
 801a952:	3601      	adds	r6, #1
 801a954:	e7d9      	b.n	801a90a <_printf_common+0x8e>
	...

0801a958 <_printf_i>:
 801a958:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 801a95c:	7e0f      	ldrb	r7, [r1, #24]
 801a95e:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 801a960:	2f78      	cmp	r7, #120	@ 0x78
 801a962:	4691      	mov	r9, r2
 801a964:	4680      	mov	r8, r0
 801a966:	460c      	mov	r4, r1
 801a968:	469a      	mov	sl, r3
 801a96a:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 801a96e:	d807      	bhi.n	801a980 <_printf_i+0x28>
 801a970:	2f62      	cmp	r7, #98	@ 0x62
 801a972:	d80a      	bhi.n	801a98a <_printf_i+0x32>
 801a974:	2f00      	cmp	r7, #0
 801a976:	f000 80d1 	beq.w	801ab1c <_printf_i+0x1c4>
 801a97a:	2f58      	cmp	r7, #88	@ 0x58
 801a97c:	f000 80b8 	beq.w	801aaf0 <_printf_i+0x198>
 801a980:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 801a984:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 801a988:	e03a      	b.n	801aa00 <_printf_i+0xa8>
 801a98a:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 801a98e:	2b15      	cmp	r3, #21
 801a990:	d8f6      	bhi.n	801a980 <_printf_i+0x28>
 801a992:	a101      	add	r1, pc, #4	@ (adr r1, 801a998 <_printf_i+0x40>)
 801a994:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 801a998:	0801a9f1 	.word	0x0801a9f1
 801a99c:	0801aa05 	.word	0x0801aa05
 801a9a0:	0801a981 	.word	0x0801a981
 801a9a4:	0801a981 	.word	0x0801a981
 801a9a8:	0801a981 	.word	0x0801a981
 801a9ac:	0801a981 	.word	0x0801a981
 801a9b0:	0801aa05 	.word	0x0801aa05
 801a9b4:	0801a981 	.word	0x0801a981
 801a9b8:	0801a981 	.word	0x0801a981
 801a9bc:	0801a981 	.word	0x0801a981
 801a9c0:	0801a981 	.word	0x0801a981
 801a9c4:	0801ab03 	.word	0x0801ab03
 801a9c8:	0801aa2f 	.word	0x0801aa2f
 801a9cc:	0801aabd 	.word	0x0801aabd
 801a9d0:	0801a981 	.word	0x0801a981
 801a9d4:	0801a981 	.word	0x0801a981
 801a9d8:	0801ab25 	.word	0x0801ab25
 801a9dc:	0801a981 	.word	0x0801a981
 801a9e0:	0801aa2f 	.word	0x0801aa2f
 801a9e4:	0801a981 	.word	0x0801a981
 801a9e8:	0801a981 	.word	0x0801a981
 801a9ec:	0801aac5 	.word	0x0801aac5
 801a9f0:	6833      	ldr	r3, [r6, #0]
 801a9f2:	1d1a      	adds	r2, r3, #4
 801a9f4:	681b      	ldr	r3, [r3, #0]
 801a9f6:	6032      	str	r2, [r6, #0]
 801a9f8:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 801a9fc:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 801aa00:	2301      	movs	r3, #1
 801aa02:	e09c      	b.n	801ab3e <_printf_i+0x1e6>
 801aa04:	6833      	ldr	r3, [r6, #0]
 801aa06:	6820      	ldr	r0, [r4, #0]
 801aa08:	1d19      	adds	r1, r3, #4
 801aa0a:	6031      	str	r1, [r6, #0]
 801aa0c:	0606      	lsls	r6, r0, #24
 801aa0e:	d501      	bpl.n	801aa14 <_printf_i+0xbc>
 801aa10:	681d      	ldr	r5, [r3, #0]
 801aa12:	e003      	b.n	801aa1c <_printf_i+0xc4>
 801aa14:	0645      	lsls	r5, r0, #25
 801aa16:	d5fb      	bpl.n	801aa10 <_printf_i+0xb8>
 801aa18:	f9b3 5000 	ldrsh.w	r5, [r3]
 801aa1c:	2d00      	cmp	r5, #0
 801aa1e:	da03      	bge.n	801aa28 <_printf_i+0xd0>
 801aa20:	232d      	movs	r3, #45	@ 0x2d
 801aa22:	426d      	negs	r5, r5
 801aa24:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 801aa28:	4858      	ldr	r0, [pc, #352]	@ (801ab8c <_printf_i+0x234>)
 801aa2a:	230a      	movs	r3, #10
 801aa2c:	e011      	b.n	801aa52 <_printf_i+0xfa>
 801aa2e:	6821      	ldr	r1, [r4, #0]
 801aa30:	6833      	ldr	r3, [r6, #0]
 801aa32:	0608      	lsls	r0, r1, #24
 801aa34:	f853 5b04 	ldr.w	r5, [r3], #4
 801aa38:	d402      	bmi.n	801aa40 <_printf_i+0xe8>
 801aa3a:	0649      	lsls	r1, r1, #25
 801aa3c:	bf48      	it	mi
 801aa3e:	b2ad      	uxthmi	r5, r5
 801aa40:	2f6f      	cmp	r7, #111	@ 0x6f
 801aa42:	4852      	ldr	r0, [pc, #328]	@ (801ab8c <_printf_i+0x234>)
 801aa44:	6033      	str	r3, [r6, #0]
 801aa46:	bf14      	ite	ne
 801aa48:	230a      	movne	r3, #10
 801aa4a:	2308      	moveq	r3, #8
 801aa4c:	2100      	movs	r1, #0
 801aa4e:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 801aa52:	6866      	ldr	r6, [r4, #4]
 801aa54:	60a6      	str	r6, [r4, #8]
 801aa56:	2e00      	cmp	r6, #0
 801aa58:	db05      	blt.n	801aa66 <_printf_i+0x10e>
 801aa5a:	6821      	ldr	r1, [r4, #0]
 801aa5c:	432e      	orrs	r6, r5
 801aa5e:	f021 0104 	bic.w	r1, r1, #4
 801aa62:	6021      	str	r1, [r4, #0]
 801aa64:	d04b      	beq.n	801aafe <_printf_i+0x1a6>
 801aa66:	4616      	mov	r6, r2
 801aa68:	fbb5 f1f3 	udiv	r1, r5, r3
 801aa6c:	fb03 5711 	mls	r7, r3, r1, r5
 801aa70:	5dc7      	ldrb	r7, [r0, r7]
 801aa72:	f806 7d01 	strb.w	r7, [r6, #-1]!
 801aa76:	462f      	mov	r7, r5
 801aa78:	42bb      	cmp	r3, r7
 801aa7a:	460d      	mov	r5, r1
 801aa7c:	d9f4      	bls.n	801aa68 <_printf_i+0x110>
 801aa7e:	2b08      	cmp	r3, #8
 801aa80:	d10b      	bne.n	801aa9a <_printf_i+0x142>
 801aa82:	6823      	ldr	r3, [r4, #0]
 801aa84:	07df      	lsls	r7, r3, #31
 801aa86:	d508      	bpl.n	801aa9a <_printf_i+0x142>
 801aa88:	6923      	ldr	r3, [r4, #16]
 801aa8a:	6861      	ldr	r1, [r4, #4]
 801aa8c:	4299      	cmp	r1, r3
 801aa8e:	bfde      	ittt	le
 801aa90:	2330      	movle	r3, #48	@ 0x30
 801aa92:	f806 3c01 	strble.w	r3, [r6, #-1]
 801aa96:	f106 36ff 	addle.w	r6, r6, #4294967295
 801aa9a:	1b92      	subs	r2, r2, r6
 801aa9c:	6122      	str	r2, [r4, #16]
 801aa9e:	f8cd a000 	str.w	sl, [sp]
 801aaa2:	464b      	mov	r3, r9
 801aaa4:	aa03      	add	r2, sp, #12
 801aaa6:	4621      	mov	r1, r4
 801aaa8:	4640      	mov	r0, r8
 801aaaa:	f7ff fee7 	bl	801a87c <_printf_common>
 801aaae:	3001      	adds	r0, #1
 801aab0:	d14a      	bne.n	801ab48 <_printf_i+0x1f0>
 801aab2:	f04f 30ff 	mov.w	r0, #4294967295
 801aab6:	b004      	add	sp, #16
 801aab8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801aabc:	6823      	ldr	r3, [r4, #0]
 801aabe:	f043 0320 	orr.w	r3, r3, #32
 801aac2:	6023      	str	r3, [r4, #0]
 801aac4:	4832      	ldr	r0, [pc, #200]	@ (801ab90 <_printf_i+0x238>)
 801aac6:	2778      	movs	r7, #120	@ 0x78
 801aac8:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 801aacc:	6823      	ldr	r3, [r4, #0]
 801aace:	6831      	ldr	r1, [r6, #0]
 801aad0:	061f      	lsls	r7, r3, #24
 801aad2:	f851 5b04 	ldr.w	r5, [r1], #4
 801aad6:	d402      	bmi.n	801aade <_printf_i+0x186>
 801aad8:	065f      	lsls	r7, r3, #25
 801aada:	bf48      	it	mi
 801aadc:	b2ad      	uxthmi	r5, r5
 801aade:	6031      	str	r1, [r6, #0]
 801aae0:	07d9      	lsls	r1, r3, #31
 801aae2:	bf44      	itt	mi
 801aae4:	f043 0320 	orrmi.w	r3, r3, #32
 801aae8:	6023      	strmi	r3, [r4, #0]
 801aaea:	b11d      	cbz	r5, 801aaf4 <_printf_i+0x19c>
 801aaec:	2310      	movs	r3, #16
 801aaee:	e7ad      	b.n	801aa4c <_printf_i+0xf4>
 801aaf0:	4826      	ldr	r0, [pc, #152]	@ (801ab8c <_printf_i+0x234>)
 801aaf2:	e7e9      	b.n	801aac8 <_printf_i+0x170>
 801aaf4:	6823      	ldr	r3, [r4, #0]
 801aaf6:	f023 0320 	bic.w	r3, r3, #32
 801aafa:	6023      	str	r3, [r4, #0]
 801aafc:	e7f6      	b.n	801aaec <_printf_i+0x194>
 801aafe:	4616      	mov	r6, r2
 801ab00:	e7bd      	b.n	801aa7e <_printf_i+0x126>
 801ab02:	6833      	ldr	r3, [r6, #0]
 801ab04:	6825      	ldr	r5, [r4, #0]
 801ab06:	6961      	ldr	r1, [r4, #20]
 801ab08:	1d18      	adds	r0, r3, #4
 801ab0a:	6030      	str	r0, [r6, #0]
 801ab0c:	062e      	lsls	r6, r5, #24
 801ab0e:	681b      	ldr	r3, [r3, #0]
 801ab10:	d501      	bpl.n	801ab16 <_printf_i+0x1be>
 801ab12:	6019      	str	r1, [r3, #0]
 801ab14:	e002      	b.n	801ab1c <_printf_i+0x1c4>
 801ab16:	0668      	lsls	r0, r5, #25
 801ab18:	d5fb      	bpl.n	801ab12 <_printf_i+0x1ba>
 801ab1a:	8019      	strh	r1, [r3, #0]
 801ab1c:	2300      	movs	r3, #0
 801ab1e:	6123      	str	r3, [r4, #16]
 801ab20:	4616      	mov	r6, r2
 801ab22:	e7bc      	b.n	801aa9e <_printf_i+0x146>
 801ab24:	6833      	ldr	r3, [r6, #0]
 801ab26:	1d1a      	adds	r2, r3, #4
 801ab28:	6032      	str	r2, [r6, #0]
 801ab2a:	681e      	ldr	r6, [r3, #0]
 801ab2c:	6862      	ldr	r2, [r4, #4]
 801ab2e:	2100      	movs	r1, #0
 801ab30:	4630      	mov	r0, r6
 801ab32:	f7e5 fbfd 	bl	8000330 <memchr>
 801ab36:	b108      	cbz	r0, 801ab3c <_printf_i+0x1e4>
 801ab38:	1b80      	subs	r0, r0, r6
 801ab3a:	6060      	str	r0, [r4, #4]
 801ab3c:	6863      	ldr	r3, [r4, #4]
 801ab3e:	6123      	str	r3, [r4, #16]
 801ab40:	2300      	movs	r3, #0
 801ab42:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 801ab46:	e7aa      	b.n	801aa9e <_printf_i+0x146>
 801ab48:	6923      	ldr	r3, [r4, #16]
 801ab4a:	4632      	mov	r2, r6
 801ab4c:	4649      	mov	r1, r9
 801ab4e:	4640      	mov	r0, r8
 801ab50:	47d0      	blx	sl
 801ab52:	3001      	adds	r0, #1
 801ab54:	d0ad      	beq.n	801aab2 <_printf_i+0x15a>
 801ab56:	6823      	ldr	r3, [r4, #0]
 801ab58:	079b      	lsls	r3, r3, #30
 801ab5a:	d413      	bmi.n	801ab84 <_printf_i+0x22c>
 801ab5c:	68e0      	ldr	r0, [r4, #12]
 801ab5e:	9b03      	ldr	r3, [sp, #12]
 801ab60:	4298      	cmp	r0, r3
 801ab62:	bfb8      	it	lt
 801ab64:	4618      	movlt	r0, r3
 801ab66:	e7a6      	b.n	801aab6 <_printf_i+0x15e>
 801ab68:	2301      	movs	r3, #1
 801ab6a:	4632      	mov	r2, r6
 801ab6c:	4649      	mov	r1, r9
 801ab6e:	4640      	mov	r0, r8
 801ab70:	47d0      	blx	sl
 801ab72:	3001      	adds	r0, #1
 801ab74:	d09d      	beq.n	801aab2 <_printf_i+0x15a>
 801ab76:	3501      	adds	r5, #1
 801ab78:	68e3      	ldr	r3, [r4, #12]
 801ab7a:	9903      	ldr	r1, [sp, #12]
 801ab7c:	1a5b      	subs	r3, r3, r1
 801ab7e:	42ab      	cmp	r3, r5
 801ab80:	dcf2      	bgt.n	801ab68 <_printf_i+0x210>
 801ab82:	e7eb      	b.n	801ab5c <_printf_i+0x204>
 801ab84:	2500      	movs	r5, #0
 801ab86:	f104 0619 	add.w	r6, r4, #25
 801ab8a:	e7f5      	b.n	801ab78 <_printf_i+0x220>
 801ab8c:	0801fe79 	.word	0x0801fe79
 801ab90:	0801fe8a 	.word	0x0801fe8a

0801ab94 <_scanf_float>:
 801ab94:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801ab98:	b087      	sub	sp, #28
 801ab9a:	4691      	mov	r9, r2
 801ab9c:	9303      	str	r3, [sp, #12]
 801ab9e:	688b      	ldr	r3, [r1, #8]
 801aba0:	1e5a      	subs	r2, r3, #1
 801aba2:	f5b2 7fae 	cmp.w	r2, #348	@ 0x15c
 801aba6:	bf81      	itttt	hi
 801aba8:	f46f 75ae 	mvnhi.w	r5, #348	@ 0x15c
 801abac:	eb03 0b05 	addhi.w	fp, r3, r5
 801abb0:	f240 135d 	movwhi	r3, #349	@ 0x15d
 801abb4:	608b      	strhi	r3, [r1, #8]
 801abb6:	680b      	ldr	r3, [r1, #0]
 801abb8:	460a      	mov	r2, r1
 801abba:	f04f 0500 	mov.w	r5, #0
 801abbe:	f443 63f0 	orr.w	r3, r3, #1920	@ 0x780
 801abc2:	f842 3b1c 	str.w	r3, [r2], #28
 801abc6:	e9cd 5504 	strd	r5, r5, [sp, #16]
 801abca:	4680      	mov	r8, r0
 801abcc:	460c      	mov	r4, r1
 801abce:	bf98      	it	ls
 801abd0:	f04f 0b00 	movls.w	fp, #0
 801abd4:	9201      	str	r2, [sp, #4]
 801abd6:	4616      	mov	r6, r2
 801abd8:	46aa      	mov	sl, r5
 801abda:	462f      	mov	r7, r5
 801abdc:	9502      	str	r5, [sp, #8]
 801abde:	68a2      	ldr	r2, [r4, #8]
 801abe0:	b15a      	cbz	r2, 801abfa <_scanf_float+0x66>
 801abe2:	f8d9 3000 	ldr.w	r3, [r9]
 801abe6:	781b      	ldrb	r3, [r3, #0]
 801abe8:	2b4e      	cmp	r3, #78	@ 0x4e
 801abea:	d863      	bhi.n	801acb4 <_scanf_float+0x120>
 801abec:	2b40      	cmp	r3, #64	@ 0x40
 801abee:	d83b      	bhi.n	801ac68 <_scanf_float+0xd4>
 801abf0:	f1a3 012b 	sub.w	r1, r3, #43	@ 0x2b
 801abf4:	b2c8      	uxtb	r0, r1
 801abf6:	280e      	cmp	r0, #14
 801abf8:	d939      	bls.n	801ac6e <_scanf_float+0xda>
 801abfa:	b11f      	cbz	r7, 801ac04 <_scanf_float+0x70>
 801abfc:	6823      	ldr	r3, [r4, #0]
 801abfe:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 801ac02:	6023      	str	r3, [r4, #0]
 801ac04:	f10a 3aff 	add.w	sl, sl, #4294967295
 801ac08:	f1ba 0f01 	cmp.w	sl, #1
 801ac0c:	f200 8114 	bhi.w	801ae38 <_scanf_float+0x2a4>
 801ac10:	9b01      	ldr	r3, [sp, #4]
 801ac12:	429e      	cmp	r6, r3
 801ac14:	f200 8105 	bhi.w	801ae22 <_scanf_float+0x28e>
 801ac18:	2001      	movs	r0, #1
 801ac1a:	b007      	add	sp, #28
 801ac1c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801ac20:	f1a3 0261 	sub.w	r2, r3, #97	@ 0x61
 801ac24:	2a0d      	cmp	r2, #13
 801ac26:	d8e8      	bhi.n	801abfa <_scanf_float+0x66>
 801ac28:	a101      	add	r1, pc, #4	@ (adr r1, 801ac30 <_scanf_float+0x9c>)
 801ac2a:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 801ac2e:	bf00      	nop
 801ac30:	0801ad79 	.word	0x0801ad79
 801ac34:	0801abfb 	.word	0x0801abfb
 801ac38:	0801abfb 	.word	0x0801abfb
 801ac3c:	0801abfb 	.word	0x0801abfb
 801ac40:	0801add5 	.word	0x0801add5
 801ac44:	0801adaf 	.word	0x0801adaf
 801ac48:	0801abfb 	.word	0x0801abfb
 801ac4c:	0801abfb 	.word	0x0801abfb
 801ac50:	0801ad87 	.word	0x0801ad87
 801ac54:	0801abfb 	.word	0x0801abfb
 801ac58:	0801abfb 	.word	0x0801abfb
 801ac5c:	0801abfb 	.word	0x0801abfb
 801ac60:	0801abfb 	.word	0x0801abfb
 801ac64:	0801ad43 	.word	0x0801ad43
 801ac68:	f1a3 0241 	sub.w	r2, r3, #65	@ 0x41
 801ac6c:	e7da      	b.n	801ac24 <_scanf_float+0x90>
 801ac6e:	290e      	cmp	r1, #14
 801ac70:	d8c3      	bhi.n	801abfa <_scanf_float+0x66>
 801ac72:	a001      	add	r0, pc, #4	@ (adr r0, 801ac78 <_scanf_float+0xe4>)
 801ac74:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 801ac78:	0801ad33 	.word	0x0801ad33
 801ac7c:	0801abfb 	.word	0x0801abfb
 801ac80:	0801ad33 	.word	0x0801ad33
 801ac84:	0801adc3 	.word	0x0801adc3
 801ac88:	0801abfb 	.word	0x0801abfb
 801ac8c:	0801acd5 	.word	0x0801acd5
 801ac90:	0801ad19 	.word	0x0801ad19
 801ac94:	0801ad19 	.word	0x0801ad19
 801ac98:	0801ad19 	.word	0x0801ad19
 801ac9c:	0801ad19 	.word	0x0801ad19
 801aca0:	0801ad19 	.word	0x0801ad19
 801aca4:	0801ad19 	.word	0x0801ad19
 801aca8:	0801ad19 	.word	0x0801ad19
 801acac:	0801ad19 	.word	0x0801ad19
 801acb0:	0801ad19 	.word	0x0801ad19
 801acb4:	2b6e      	cmp	r3, #110	@ 0x6e
 801acb6:	d809      	bhi.n	801accc <_scanf_float+0x138>
 801acb8:	2b60      	cmp	r3, #96	@ 0x60
 801acba:	d8b1      	bhi.n	801ac20 <_scanf_float+0x8c>
 801acbc:	2b54      	cmp	r3, #84	@ 0x54
 801acbe:	d07b      	beq.n	801adb8 <_scanf_float+0x224>
 801acc0:	2b59      	cmp	r3, #89	@ 0x59
 801acc2:	d19a      	bne.n	801abfa <_scanf_float+0x66>
 801acc4:	2d07      	cmp	r5, #7
 801acc6:	d198      	bne.n	801abfa <_scanf_float+0x66>
 801acc8:	2508      	movs	r5, #8
 801acca:	e02f      	b.n	801ad2c <_scanf_float+0x198>
 801accc:	2b74      	cmp	r3, #116	@ 0x74
 801acce:	d073      	beq.n	801adb8 <_scanf_float+0x224>
 801acd0:	2b79      	cmp	r3, #121	@ 0x79
 801acd2:	e7f6      	b.n	801acc2 <_scanf_float+0x12e>
 801acd4:	6821      	ldr	r1, [r4, #0]
 801acd6:	05c8      	lsls	r0, r1, #23
 801acd8:	d51e      	bpl.n	801ad18 <_scanf_float+0x184>
 801acda:	f021 0180 	bic.w	r1, r1, #128	@ 0x80
 801acde:	6021      	str	r1, [r4, #0]
 801ace0:	3701      	adds	r7, #1
 801ace2:	f1bb 0f00 	cmp.w	fp, #0
 801ace6:	d003      	beq.n	801acf0 <_scanf_float+0x15c>
 801ace8:	3201      	adds	r2, #1
 801acea:	f10b 3bff 	add.w	fp, fp, #4294967295
 801acee:	60a2      	str	r2, [r4, #8]
 801acf0:	68a3      	ldr	r3, [r4, #8]
 801acf2:	3b01      	subs	r3, #1
 801acf4:	60a3      	str	r3, [r4, #8]
 801acf6:	6923      	ldr	r3, [r4, #16]
 801acf8:	3301      	adds	r3, #1
 801acfa:	6123      	str	r3, [r4, #16]
 801acfc:	f8d9 3004 	ldr.w	r3, [r9, #4]
 801ad00:	3b01      	subs	r3, #1
 801ad02:	2b00      	cmp	r3, #0
 801ad04:	f8c9 3004 	str.w	r3, [r9, #4]
 801ad08:	f340 8082 	ble.w	801ae10 <_scanf_float+0x27c>
 801ad0c:	f8d9 3000 	ldr.w	r3, [r9]
 801ad10:	3301      	adds	r3, #1
 801ad12:	f8c9 3000 	str.w	r3, [r9]
 801ad16:	e762      	b.n	801abde <_scanf_float+0x4a>
 801ad18:	eb1a 0105 	adds.w	r1, sl, r5
 801ad1c:	f47f af6d 	bne.w	801abfa <_scanf_float+0x66>
 801ad20:	6822      	ldr	r2, [r4, #0]
 801ad22:	f422 72c0 	bic.w	r2, r2, #384	@ 0x180
 801ad26:	6022      	str	r2, [r4, #0]
 801ad28:	460d      	mov	r5, r1
 801ad2a:	468a      	mov	sl, r1
 801ad2c:	f806 3b01 	strb.w	r3, [r6], #1
 801ad30:	e7de      	b.n	801acf0 <_scanf_float+0x15c>
 801ad32:	6822      	ldr	r2, [r4, #0]
 801ad34:	0610      	lsls	r0, r2, #24
 801ad36:	f57f af60 	bpl.w	801abfa <_scanf_float+0x66>
 801ad3a:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 801ad3e:	6022      	str	r2, [r4, #0]
 801ad40:	e7f4      	b.n	801ad2c <_scanf_float+0x198>
 801ad42:	f1ba 0f00 	cmp.w	sl, #0
 801ad46:	d10c      	bne.n	801ad62 <_scanf_float+0x1ce>
 801ad48:	b977      	cbnz	r7, 801ad68 <_scanf_float+0x1d4>
 801ad4a:	6822      	ldr	r2, [r4, #0]
 801ad4c:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 801ad50:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 801ad54:	d108      	bne.n	801ad68 <_scanf_float+0x1d4>
 801ad56:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 801ad5a:	6022      	str	r2, [r4, #0]
 801ad5c:	f04f 0a01 	mov.w	sl, #1
 801ad60:	e7e4      	b.n	801ad2c <_scanf_float+0x198>
 801ad62:	f1ba 0f02 	cmp.w	sl, #2
 801ad66:	d050      	beq.n	801ae0a <_scanf_float+0x276>
 801ad68:	2d01      	cmp	r5, #1
 801ad6a:	d002      	beq.n	801ad72 <_scanf_float+0x1de>
 801ad6c:	2d04      	cmp	r5, #4
 801ad6e:	f47f af44 	bne.w	801abfa <_scanf_float+0x66>
 801ad72:	3501      	adds	r5, #1
 801ad74:	b2ed      	uxtb	r5, r5
 801ad76:	e7d9      	b.n	801ad2c <_scanf_float+0x198>
 801ad78:	f1ba 0f01 	cmp.w	sl, #1
 801ad7c:	f47f af3d 	bne.w	801abfa <_scanf_float+0x66>
 801ad80:	f04f 0a02 	mov.w	sl, #2
 801ad84:	e7d2      	b.n	801ad2c <_scanf_float+0x198>
 801ad86:	b975      	cbnz	r5, 801ada6 <_scanf_float+0x212>
 801ad88:	2f00      	cmp	r7, #0
 801ad8a:	f47f af37 	bne.w	801abfc <_scanf_float+0x68>
 801ad8e:	6822      	ldr	r2, [r4, #0]
 801ad90:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 801ad94:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 801ad98:	f040 80fc 	bne.w	801af94 <_scanf_float+0x400>
 801ad9c:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 801ada0:	6022      	str	r2, [r4, #0]
 801ada2:	2501      	movs	r5, #1
 801ada4:	e7c2      	b.n	801ad2c <_scanf_float+0x198>
 801ada6:	2d03      	cmp	r5, #3
 801ada8:	d0e3      	beq.n	801ad72 <_scanf_float+0x1de>
 801adaa:	2d05      	cmp	r5, #5
 801adac:	e7df      	b.n	801ad6e <_scanf_float+0x1da>
 801adae:	2d02      	cmp	r5, #2
 801adb0:	f47f af23 	bne.w	801abfa <_scanf_float+0x66>
 801adb4:	2503      	movs	r5, #3
 801adb6:	e7b9      	b.n	801ad2c <_scanf_float+0x198>
 801adb8:	2d06      	cmp	r5, #6
 801adba:	f47f af1e 	bne.w	801abfa <_scanf_float+0x66>
 801adbe:	2507      	movs	r5, #7
 801adc0:	e7b4      	b.n	801ad2c <_scanf_float+0x198>
 801adc2:	6822      	ldr	r2, [r4, #0]
 801adc4:	0591      	lsls	r1, r2, #22
 801adc6:	f57f af18 	bpl.w	801abfa <_scanf_float+0x66>
 801adca:	f422 7220 	bic.w	r2, r2, #640	@ 0x280
 801adce:	6022      	str	r2, [r4, #0]
 801add0:	9702      	str	r7, [sp, #8]
 801add2:	e7ab      	b.n	801ad2c <_scanf_float+0x198>
 801add4:	6822      	ldr	r2, [r4, #0]
 801add6:	f402 61a0 	and.w	r1, r2, #1280	@ 0x500
 801adda:	f5b1 6f80 	cmp.w	r1, #1024	@ 0x400
 801adde:	d005      	beq.n	801adec <_scanf_float+0x258>
 801ade0:	0550      	lsls	r0, r2, #21
 801ade2:	f57f af0a 	bpl.w	801abfa <_scanf_float+0x66>
 801ade6:	2f00      	cmp	r7, #0
 801ade8:	f000 80d4 	beq.w	801af94 <_scanf_float+0x400>
 801adec:	0591      	lsls	r1, r2, #22
 801adee:	bf58      	it	pl
 801adf0:	9902      	ldrpl	r1, [sp, #8]
 801adf2:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 801adf6:	bf58      	it	pl
 801adf8:	1a79      	subpl	r1, r7, r1
 801adfa:	f442 72c0 	orr.w	r2, r2, #384	@ 0x180
 801adfe:	bf58      	it	pl
 801ae00:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 801ae04:	6022      	str	r2, [r4, #0]
 801ae06:	2700      	movs	r7, #0
 801ae08:	e790      	b.n	801ad2c <_scanf_float+0x198>
 801ae0a:	f04f 0a03 	mov.w	sl, #3
 801ae0e:	e78d      	b.n	801ad2c <_scanf_float+0x198>
 801ae10:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 801ae14:	4649      	mov	r1, r9
 801ae16:	4640      	mov	r0, r8
 801ae18:	4798      	blx	r3
 801ae1a:	2800      	cmp	r0, #0
 801ae1c:	f43f aedf 	beq.w	801abde <_scanf_float+0x4a>
 801ae20:	e6eb      	b.n	801abfa <_scanf_float+0x66>
 801ae22:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 801ae26:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 801ae2a:	464a      	mov	r2, r9
 801ae2c:	4640      	mov	r0, r8
 801ae2e:	4798      	blx	r3
 801ae30:	6923      	ldr	r3, [r4, #16]
 801ae32:	3b01      	subs	r3, #1
 801ae34:	6123      	str	r3, [r4, #16]
 801ae36:	e6eb      	b.n	801ac10 <_scanf_float+0x7c>
 801ae38:	1e6b      	subs	r3, r5, #1
 801ae3a:	2b06      	cmp	r3, #6
 801ae3c:	d824      	bhi.n	801ae88 <_scanf_float+0x2f4>
 801ae3e:	2d02      	cmp	r5, #2
 801ae40:	d836      	bhi.n	801aeb0 <_scanf_float+0x31c>
 801ae42:	9b01      	ldr	r3, [sp, #4]
 801ae44:	429e      	cmp	r6, r3
 801ae46:	f67f aee7 	bls.w	801ac18 <_scanf_float+0x84>
 801ae4a:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 801ae4e:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 801ae52:	464a      	mov	r2, r9
 801ae54:	4640      	mov	r0, r8
 801ae56:	4798      	blx	r3
 801ae58:	6923      	ldr	r3, [r4, #16]
 801ae5a:	3b01      	subs	r3, #1
 801ae5c:	6123      	str	r3, [r4, #16]
 801ae5e:	e7f0      	b.n	801ae42 <_scanf_float+0x2ae>
 801ae60:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 801ae64:	f81b 1d01 	ldrb.w	r1, [fp, #-1]!
 801ae68:	464a      	mov	r2, r9
 801ae6a:	4640      	mov	r0, r8
 801ae6c:	4798      	blx	r3
 801ae6e:	6923      	ldr	r3, [r4, #16]
 801ae70:	3b01      	subs	r3, #1
 801ae72:	6123      	str	r3, [r4, #16]
 801ae74:	f10a 3aff 	add.w	sl, sl, #4294967295
 801ae78:	fa5f fa8a 	uxtb.w	sl, sl
 801ae7c:	f1ba 0f02 	cmp.w	sl, #2
 801ae80:	d1ee      	bne.n	801ae60 <_scanf_float+0x2cc>
 801ae82:	3d03      	subs	r5, #3
 801ae84:	b2ed      	uxtb	r5, r5
 801ae86:	1b76      	subs	r6, r6, r5
 801ae88:	6823      	ldr	r3, [r4, #0]
 801ae8a:	05da      	lsls	r2, r3, #23
 801ae8c:	d530      	bpl.n	801aef0 <_scanf_float+0x35c>
 801ae8e:	055b      	lsls	r3, r3, #21
 801ae90:	d511      	bpl.n	801aeb6 <_scanf_float+0x322>
 801ae92:	9b01      	ldr	r3, [sp, #4]
 801ae94:	429e      	cmp	r6, r3
 801ae96:	f67f aebf 	bls.w	801ac18 <_scanf_float+0x84>
 801ae9a:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 801ae9e:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 801aea2:	464a      	mov	r2, r9
 801aea4:	4640      	mov	r0, r8
 801aea6:	4798      	blx	r3
 801aea8:	6923      	ldr	r3, [r4, #16]
 801aeaa:	3b01      	subs	r3, #1
 801aeac:	6123      	str	r3, [r4, #16]
 801aeae:	e7f0      	b.n	801ae92 <_scanf_float+0x2fe>
 801aeb0:	46aa      	mov	sl, r5
 801aeb2:	46b3      	mov	fp, r6
 801aeb4:	e7de      	b.n	801ae74 <_scanf_float+0x2e0>
 801aeb6:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 801aeba:	6923      	ldr	r3, [r4, #16]
 801aebc:	2965      	cmp	r1, #101	@ 0x65
 801aebe:	f103 33ff 	add.w	r3, r3, #4294967295
 801aec2:	f106 35ff 	add.w	r5, r6, #4294967295
 801aec6:	6123      	str	r3, [r4, #16]
 801aec8:	d00c      	beq.n	801aee4 <_scanf_float+0x350>
 801aeca:	2945      	cmp	r1, #69	@ 0x45
 801aecc:	d00a      	beq.n	801aee4 <_scanf_float+0x350>
 801aece:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 801aed2:	464a      	mov	r2, r9
 801aed4:	4640      	mov	r0, r8
 801aed6:	4798      	blx	r3
 801aed8:	6923      	ldr	r3, [r4, #16]
 801aeda:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 801aede:	3b01      	subs	r3, #1
 801aee0:	1eb5      	subs	r5, r6, #2
 801aee2:	6123      	str	r3, [r4, #16]
 801aee4:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 801aee8:	464a      	mov	r2, r9
 801aeea:	4640      	mov	r0, r8
 801aeec:	4798      	blx	r3
 801aeee:	462e      	mov	r6, r5
 801aef0:	6822      	ldr	r2, [r4, #0]
 801aef2:	f012 0210 	ands.w	r2, r2, #16
 801aef6:	d001      	beq.n	801aefc <_scanf_float+0x368>
 801aef8:	2000      	movs	r0, #0
 801aefa:	e68e      	b.n	801ac1a <_scanf_float+0x86>
 801aefc:	7032      	strb	r2, [r6, #0]
 801aefe:	6823      	ldr	r3, [r4, #0]
 801af00:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 801af04:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 801af08:	d123      	bne.n	801af52 <_scanf_float+0x3be>
 801af0a:	9b02      	ldr	r3, [sp, #8]
 801af0c:	429f      	cmp	r7, r3
 801af0e:	d00a      	beq.n	801af26 <_scanf_float+0x392>
 801af10:	1bda      	subs	r2, r3, r7
 801af12:	f204 136f 	addw	r3, r4, #367	@ 0x16f
 801af16:	429e      	cmp	r6, r3
 801af18:	bf28      	it	cs
 801af1a:	f504 76b7 	addcs.w	r6, r4, #366	@ 0x16e
 801af1e:	491e      	ldr	r1, [pc, #120]	@ (801af98 <_scanf_float+0x404>)
 801af20:	4630      	mov	r0, r6
 801af22:	f000 fa2b 	bl	801b37c <siprintf>
 801af26:	9901      	ldr	r1, [sp, #4]
 801af28:	2200      	movs	r2, #0
 801af2a:	4640      	mov	r0, r8
 801af2c:	f002 fdca 	bl	801dac4 <_strtod_r>
 801af30:	9b03      	ldr	r3, [sp, #12]
 801af32:	6821      	ldr	r1, [r4, #0]
 801af34:	681b      	ldr	r3, [r3, #0]
 801af36:	f011 0f02 	tst.w	r1, #2
 801af3a:	f103 0204 	add.w	r2, r3, #4
 801af3e:	d015      	beq.n	801af6c <_scanf_float+0x3d8>
 801af40:	9903      	ldr	r1, [sp, #12]
 801af42:	600a      	str	r2, [r1, #0]
 801af44:	681b      	ldr	r3, [r3, #0]
 801af46:	ed83 0b00 	vstr	d0, [r3]
 801af4a:	68e3      	ldr	r3, [r4, #12]
 801af4c:	3301      	adds	r3, #1
 801af4e:	60e3      	str	r3, [r4, #12]
 801af50:	e7d2      	b.n	801aef8 <_scanf_float+0x364>
 801af52:	9b04      	ldr	r3, [sp, #16]
 801af54:	2b00      	cmp	r3, #0
 801af56:	d0e6      	beq.n	801af26 <_scanf_float+0x392>
 801af58:	9905      	ldr	r1, [sp, #20]
 801af5a:	230a      	movs	r3, #10
 801af5c:	3101      	adds	r1, #1
 801af5e:	4640      	mov	r0, r8
 801af60:	f7ff f9d8 	bl	801a314 <_strtol_r>
 801af64:	9b04      	ldr	r3, [sp, #16]
 801af66:	9e05      	ldr	r6, [sp, #20]
 801af68:	1ac2      	subs	r2, r0, r3
 801af6a:	e7d2      	b.n	801af12 <_scanf_float+0x37e>
 801af6c:	f011 0f04 	tst.w	r1, #4
 801af70:	9903      	ldr	r1, [sp, #12]
 801af72:	600a      	str	r2, [r1, #0]
 801af74:	d1e6      	bne.n	801af44 <_scanf_float+0x3b0>
 801af76:	eeb4 0b40 	vcmp.f64	d0, d0
 801af7a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801af7e:	681d      	ldr	r5, [r3, #0]
 801af80:	d705      	bvc.n	801af8e <_scanf_float+0x3fa>
 801af82:	4806      	ldr	r0, [pc, #24]	@ (801af9c <_scanf_float+0x408>)
 801af84:	f000 fc56 	bl	801b834 <nanf>
 801af88:	ed85 0a00 	vstr	s0, [r5]
 801af8c:	e7dd      	b.n	801af4a <_scanf_float+0x3b6>
 801af8e:	eeb7 0bc0 	vcvt.f32.f64	s0, d0
 801af92:	e7f9      	b.n	801af88 <_scanf_float+0x3f4>
 801af94:	2700      	movs	r7, #0
 801af96:	e635      	b.n	801ac04 <_scanf_float+0x70>
 801af98:	0801fe9b 	.word	0x0801fe9b
 801af9c:	0801fff7 	.word	0x0801fff7

0801afa0 <std>:
 801afa0:	2300      	movs	r3, #0
 801afa2:	b510      	push	{r4, lr}
 801afa4:	4604      	mov	r4, r0
 801afa6:	e9c0 3300 	strd	r3, r3, [r0]
 801afaa:	e9c0 3304 	strd	r3, r3, [r0, #16]
 801afae:	6083      	str	r3, [r0, #8]
 801afb0:	8181      	strh	r1, [r0, #12]
 801afb2:	6643      	str	r3, [r0, #100]	@ 0x64
 801afb4:	81c2      	strh	r2, [r0, #14]
 801afb6:	6183      	str	r3, [r0, #24]
 801afb8:	4619      	mov	r1, r3
 801afba:	2208      	movs	r2, #8
 801afbc:	305c      	adds	r0, #92	@ 0x5c
 801afbe:	f000 fb41 	bl	801b644 <memset>
 801afc2:	4b0d      	ldr	r3, [pc, #52]	@ (801aff8 <std+0x58>)
 801afc4:	6263      	str	r3, [r4, #36]	@ 0x24
 801afc6:	4b0d      	ldr	r3, [pc, #52]	@ (801affc <std+0x5c>)
 801afc8:	62a3      	str	r3, [r4, #40]	@ 0x28
 801afca:	4b0d      	ldr	r3, [pc, #52]	@ (801b000 <std+0x60>)
 801afcc:	62e3      	str	r3, [r4, #44]	@ 0x2c
 801afce:	4b0d      	ldr	r3, [pc, #52]	@ (801b004 <std+0x64>)
 801afd0:	6323      	str	r3, [r4, #48]	@ 0x30
 801afd2:	4b0d      	ldr	r3, [pc, #52]	@ (801b008 <std+0x68>)
 801afd4:	6224      	str	r4, [r4, #32]
 801afd6:	429c      	cmp	r4, r3
 801afd8:	d006      	beq.n	801afe8 <std+0x48>
 801afda:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 801afde:	4294      	cmp	r4, r2
 801afe0:	d002      	beq.n	801afe8 <std+0x48>
 801afe2:	33d0      	adds	r3, #208	@ 0xd0
 801afe4:	429c      	cmp	r4, r3
 801afe6:	d105      	bne.n	801aff4 <std+0x54>
 801afe8:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 801afec:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 801aff0:	f000 bc0e 	b.w	801b810 <__retarget_lock_init_recursive>
 801aff4:	bd10      	pop	{r4, pc}
 801aff6:	bf00      	nop
 801aff8:	0801b419 	.word	0x0801b419
 801affc:	0801b43f 	.word	0x0801b43f
 801b000:	0801b477 	.word	0x0801b477
 801b004:	0801b49b 	.word	0x0801b49b
 801b008:	240142a4 	.word	0x240142a4

0801b00c <stdio_exit_handler>:
 801b00c:	4a02      	ldr	r2, [pc, #8]	@ (801b018 <stdio_exit_handler+0xc>)
 801b00e:	4903      	ldr	r1, [pc, #12]	@ (801b01c <stdio_exit_handler+0x10>)
 801b010:	4803      	ldr	r0, [pc, #12]	@ (801b020 <stdio_exit_handler+0x14>)
 801b012:	f000 b869 	b.w	801b0e8 <_fwalk_sglue>
 801b016:	bf00      	nop
 801b018:	24000014 	.word	0x24000014
 801b01c:	0801e749 	.word	0x0801e749
 801b020:	24000024 	.word	0x24000024

0801b024 <cleanup_stdio>:
 801b024:	6841      	ldr	r1, [r0, #4]
 801b026:	4b0c      	ldr	r3, [pc, #48]	@ (801b058 <cleanup_stdio+0x34>)
 801b028:	4299      	cmp	r1, r3
 801b02a:	b510      	push	{r4, lr}
 801b02c:	4604      	mov	r4, r0
 801b02e:	d001      	beq.n	801b034 <cleanup_stdio+0x10>
 801b030:	f003 fb8a 	bl	801e748 <_fflush_r>
 801b034:	68a1      	ldr	r1, [r4, #8]
 801b036:	4b09      	ldr	r3, [pc, #36]	@ (801b05c <cleanup_stdio+0x38>)
 801b038:	4299      	cmp	r1, r3
 801b03a:	d002      	beq.n	801b042 <cleanup_stdio+0x1e>
 801b03c:	4620      	mov	r0, r4
 801b03e:	f003 fb83 	bl	801e748 <_fflush_r>
 801b042:	68e1      	ldr	r1, [r4, #12]
 801b044:	4b06      	ldr	r3, [pc, #24]	@ (801b060 <cleanup_stdio+0x3c>)
 801b046:	4299      	cmp	r1, r3
 801b048:	d004      	beq.n	801b054 <cleanup_stdio+0x30>
 801b04a:	4620      	mov	r0, r4
 801b04c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 801b050:	f003 bb7a 	b.w	801e748 <_fflush_r>
 801b054:	bd10      	pop	{r4, pc}
 801b056:	bf00      	nop
 801b058:	240142a4 	.word	0x240142a4
 801b05c:	2401430c 	.word	0x2401430c
 801b060:	24014374 	.word	0x24014374

0801b064 <global_stdio_init.part.0>:
 801b064:	b510      	push	{r4, lr}
 801b066:	4b0b      	ldr	r3, [pc, #44]	@ (801b094 <global_stdio_init.part.0+0x30>)
 801b068:	4c0b      	ldr	r4, [pc, #44]	@ (801b098 <global_stdio_init.part.0+0x34>)
 801b06a:	4a0c      	ldr	r2, [pc, #48]	@ (801b09c <global_stdio_init.part.0+0x38>)
 801b06c:	601a      	str	r2, [r3, #0]
 801b06e:	4620      	mov	r0, r4
 801b070:	2200      	movs	r2, #0
 801b072:	2104      	movs	r1, #4
 801b074:	f7ff ff94 	bl	801afa0 <std>
 801b078:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 801b07c:	2201      	movs	r2, #1
 801b07e:	2109      	movs	r1, #9
 801b080:	f7ff ff8e 	bl	801afa0 <std>
 801b084:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 801b088:	2202      	movs	r2, #2
 801b08a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 801b08e:	2112      	movs	r1, #18
 801b090:	f7ff bf86 	b.w	801afa0 <std>
 801b094:	240143dc 	.word	0x240143dc
 801b098:	240142a4 	.word	0x240142a4
 801b09c:	0801b00d 	.word	0x0801b00d

0801b0a0 <__sfp_lock_acquire>:
 801b0a0:	4801      	ldr	r0, [pc, #4]	@ (801b0a8 <__sfp_lock_acquire+0x8>)
 801b0a2:	f000 bbb6 	b.w	801b812 <__retarget_lock_acquire_recursive>
 801b0a6:	bf00      	nop
 801b0a8:	240143e5 	.word	0x240143e5

0801b0ac <__sfp_lock_release>:
 801b0ac:	4801      	ldr	r0, [pc, #4]	@ (801b0b4 <__sfp_lock_release+0x8>)
 801b0ae:	f000 bbb1 	b.w	801b814 <__retarget_lock_release_recursive>
 801b0b2:	bf00      	nop
 801b0b4:	240143e5 	.word	0x240143e5

0801b0b8 <__sinit>:
 801b0b8:	b510      	push	{r4, lr}
 801b0ba:	4604      	mov	r4, r0
 801b0bc:	f7ff fff0 	bl	801b0a0 <__sfp_lock_acquire>
 801b0c0:	6a23      	ldr	r3, [r4, #32]
 801b0c2:	b11b      	cbz	r3, 801b0cc <__sinit+0x14>
 801b0c4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 801b0c8:	f7ff bff0 	b.w	801b0ac <__sfp_lock_release>
 801b0cc:	4b04      	ldr	r3, [pc, #16]	@ (801b0e0 <__sinit+0x28>)
 801b0ce:	6223      	str	r3, [r4, #32]
 801b0d0:	4b04      	ldr	r3, [pc, #16]	@ (801b0e4 <__sinit+0x2c>)
 801b0d2:	681b      	ldr	r3, [r3, #0]
 801b0d4:	2b00      	cmp	r3, #0
 801b0d6:	d1f5      	bne.n	801b0c4 <__sinit+0xc>
 801b0d8:	f7ff ffc4 	bl	801b064 <global_stdio_init.part.0>
 801b0dc:	e7f2      	b.n	801b0c4 <__sinit+0xc>
 801b0de:	bf00      	nop
 801b0e0:	0801b025 	.word	0x0801b025
 801b0e4:	240143dc 	.word	0x240143dc

0801b0e8 <_fwalk_sglue>:
 801b0e8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 801b0ec:	4607      	mov	r7, r0
 801b0ee:	4688      	mov	r8, r1
 801b0f0:	4614      	mov	r4, r2
 801b0f2:	2600      	movs	r6, #0
 801b0f4:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 801b0f8:	f1b9 0901 	subs.w	r9, r9, #1
 801b0fc:	d505      	bpl.n	801b10a <_fwalk_sglue+0x22>
 801b0fe:	6824      	ldr	r4, [r4, #0]
 801b100:	2c00      	cmp	r4, #0
 801b102:	d1f7      	bne.n	801b0f4 <_fwalk_sglue+0xc>
 801b104:	4630      	mov	r0, r6
 801b106:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801b10a:	89ab      	ldrh	r3, [r5, #12]
 801b10c:	2b01      	cmp	r3, #1
 801b10e:	d907      	bls.n	801b120 <_fwalk_sglue+0x38>
 801b110:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 801b114:	3301      	adds	r3, #1
 801b116:	d003      	beq.n	801b120 <_fwalk_sglue+0x38>
 801b118:	4629      	mov	r1, r5
 801b11a:	4638      	mov	r0, r7
 801b11c:	47c0      	blx	r8
 801b11e:	4306      	orrs	r6, r0
 801b120:	3568      	adds	r5, #104	@ 0x68
 801b122:	e7e9      	b.n	801b0f8 <_fwalk_sglue+0x10>

0801b124 <iprintf>:
 801b124:	b40f      	push	{r0, r1, r2, r3}
 801b126:	b507      	push	{r0, r1, r2, lr}
 801b128:	4906      	ldr	r1, [pc, #24]	@ (801b144 <iprintf+0x20>)
 801b12a:	ab04      	add	r3, sp, #16
 801b12c:	6808      	ldr	r0, [r1, #0]
 801b12e:	f853 2b04 	ldr.w	r2, [r3], #4
 801b132:	6881      	ldr	r1, [r0, #8]
 801b134:	9301      	str	r3, [sp, #4]
 801b136:	f003 f81d 	bl	801e174 <_vfiprintf_r>
 801b13a:	b003      	add	sp, #12
 801b13c:	f85d eb04 	ldr.w	lr, [sp], #4
 801b140:	b004      	add	sp, #16
 801b142:	4770      	bx	lr
 801b144:	24000020 	.word	0x24000020

0801b148 <_puts_r>:
 801b148:	6a03      	ldr	r3, [r0, #32]
 801b14a:	b570      	push	{r4, r5, r6, lr}
 801b14c:	6884      	ldr	r4, [r0, #8]
 801b14e:	4605      	mov	r5, r0
 801b150:	460e      	mov	r6, r1
 801b152:	b90b      	cbnz	r3, 801b158 <_puts_r+0x10>
 801b154:	f7ff ffb0 	bl	801b0b8 <__sinit>
 801b158:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 801b15a:	07db      	lsls	r3, r3, #31
 801b15c:	d405      	bmi.n	801b16a <_puts_r+0x22>
 801b15e:	89a3      	ldrh	r3, [r4, #12]
 801b160:	0598      	lsls	r0, r3, #22
 801b162:	d402      	bmi.n	801b16a <_puts_r+0x22>
 801b164:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 801b166:	f000 fb54 	bl	801b812 <__retarget_lock_acquire_recursive>
 801b16a:	89a3      	ldrh	r3, [r4, #12]
 801b16c:	0719      	lsls	r1, r3, #28
 801b16e:	d502      	bpl.n	801b176 <_puts_r+0x2e>
 801b170:	6923      	ldr	r3, [r4, #16]
 801b172:	2b00      	cmp	r3, #0
 801b174:	d135      	bne.n	801b1e2 <_puts_r+0x9a>
 801b176:	4621      	mov	r1, r4
 801b178:	4628      	mov	r0, r5
 801b17a:	f000 fa0d 	bl	801b598 <__swsetup_r>
 801b17e:	b380      	cbz	r0, 801b1e2 <_puts_r+0x9a>
 801b180:	f04f 35ff 	mov.w	r5, #4294967295
 801b184:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 801b186:	07da      	lsls	r2, r3, #31
 801b188:	d405      	bmi.n	801b196 <_puts_r+0x4e>
 801b18a:	89a3      	ldrh	r3, [r4, #12]
 801b18c:	059b      	lsls	r3, r3, #22
 801b18e:	d402      	bmi.n	801b196 <_puts_r+0x4e>
 801b190:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 801b192:	f000 fb3f 	bl	801b814 <__retarget_lock_release_recursive>
 801b196:	4628      	mov	r0, r5
 801b198:	bd70      	pop	{r4, r5, r6, pc}
 801b19a:	2b00      	cmp	r3, #0
 801b19c:	da04      	bge.n	801b1a8 <_puts_r+0x60>
 801b19e:	69a2      	ldr	r2, [r4, #24]
 801b1a0:	429a      	cmp	r2, r3
 801b1a2:	dc17      	bgt.n	801b1d4 <_puts_r+0x8c>
 801b1a4:	290a      	cmp	r1, #10
 801b1a6:	d015      	beq.n	801b1d4 <_puts_r+0x8c>
 801b1a8:	6823      	ldr	r3, [r4, #0]
 801b1aa:	1c5a      	adds	r2, r3, #1
 801b1ac:	6022      	str	r2, [r4, #0]
 801b1ae:	7019      	strb	r1, [r3, #0]
 801b1b0:	68a3      	ldr	r3, [r4, #8]
 801b1b2:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 801b1b6:	3b01      	subs	r3, #1
 801b1b8:	60a3      	str	r3, [r4, #8]
 801b1ba:	2900      	cmp	r1, #0
 801b1bc:	d1ed      	bne.n	801b19a <_puts_r+0x52>
 801b1be:	2b00      	cmp	r3, #0
 801b1c0:	da11      	bge.n	801b1e6 <_puts_r+0x9e>
 801b1c2:	4622      	mov	r2, r4
 801b1c4:	210a      	movs	r1, #10
 801b1c6:	4628      	mov	r0, r5
 801b1c8:	f000 f9a8 	bl	801b51c <__swbuf_r>
 801b1cc:	3001      	adds	r0, #1
 801b1ce:	d0d7      	beq.n	801b180 <_puts_r+0x38>
 801b1d0:	250a      	movs	r5, #10
 801b1d2:	e7d7      	b.n	801b184 <_puts_r+0x3c>
 801b1d4:	4622      	mov	r2, r4
 801b1d6:	4628      	mov	r0, r5
 801b1d8:	f000 f9a0 	bl	801b51c <__swbuf_r>
 801b1dc:	3001      	adds	r0, #1
 801b1de:	d1e7      	bne.n	801b1b0 <_puts_r+0x68>
 801b1e0:	e7ce      	b.n	801b180 <_puts_r+0x38>
 801b1e2:	3e01      	subs	r6, #1
 801b1e4:	e7e4      	b.n	801b1b0 <_puts_r+0x68>
 801b1e6:	6823      	ldr	r3, [r4, #0]
 801b1e8:	1c5a      	adds	r2, r3, #1
 801b1ea:	6022      	str	r2, [r4, #0]
 801b1ec:	220a      	movs	r2, #10
 801b1ee:	701a      	strb	r2, [r3, #0]
 801b1f0:	e7ee      	b.n	801b1d0 <_puts_r+0x88>
	...

0801b1f4 <puts>:
 801b1f4:	4b02      	ldr	r3, [pc, #8]	@ (801b200 <puts+0xc>)
 801b1f6:	4601      	mov	r1, r0
 801b1f8:	6818      	ldr	r0, [r3, #0]
 801b1fa:	f7ff bfa5 	b.w	801b148 <_puts_r>
 801b1fe:	bf00      	nop
 801b200:	24000020 	.word	0x24000020

0801b204 <setbuf>:
 801b204:	fab1 f281 	clz	r2, r1
 801b208:	0952      	lsrs	r2, r2, #5
 801b20a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 801b20e:	0052      	lsls	r2, r2, #1
 801b210:	f000 b800 	b.w	801b214 <setvbuf>

0801b214 <setvbuf>:
 801b214:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 801b218:	461d      	mov	r5, r3
 801b21a:	4b57      	ldr	r3, [pc, #348]	@ (801b378 <setvbuf+0x164>)
 801b21c:	681f      	ldr	r7, [r3, #0]
 801b21e:	4604      	mov	r4, r0
 801b220:	460e      	mov	r6, r1
 801b222:	4690      	mov	r8, r2
 801b224:	b127      	cbz	r7, 801b230 <setvbuf+0x1c>
 801b226:	6a3b      	ldr	r3, [r7, #32]
 801b228:	b913      	cbnz	r3, 801b230 <setvbuf+0x1c>
 801b22a:	4638      	mov	r0, r7
 801b22c:	f7ff ff44 	bl	801b0b8 <__sinit>
 801b230:	f1b8 0f02 	cmp.w	r8, #2
 801b234:	d006      	beq.n	801b244 <setvbuf+0x30>
 801b236:	f1b8 0f01 	cmp.w	r8, #1
 801b23a:	f200 809a 	bhi.w	801b372 <setvbuf+0x15e>
 801b23e:	2d00      	cmp	r5, #0
 801b240:	f2c0 8097 	blt.w	801b372 <setvbuf+0x15e>
 801b244:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 801b246:	07d9      	lsls	r1, r3, #31
 801b248:	d405      	bmi.n	801b256 <setvbuf+0x42>
 801b24a:	89a3      	ldrh	r3, [r4, #12]
 801b24c:	059a      	lsls	r2, r3, #22
 801b24e:	d402      	bmi.n	801b256 <setvbuf+0x42>
 801b250:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 801b252:	f000 fade 	bl	801b812 <__retarget_lock_acquire_recursive>
 801b256:	4621      	mov	r1, r4
 801b258:	4638      	mov	r0, r7
 801b25a:	f003 fa75 	bl	801e748 <_fflush_r>
 801b25e:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 801b260:	b141      	cbz	r1, 801b274 <setvbuf+0x60>
 801b262:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 801b266:	4299      	cmp	r1, r3
 801b268:	d002      	beq.n	801b270 <setvbuf+0x5c>
 801b26a:	4638      	mov	r0, r7
 801b26c:	f001 f8ce 	bl	801c40c <_free_r>
 801b270:	2300      	movs	r3, #0
 801b272:	6363      	str	r3, [r4, #52]	@ 0x34
 801b274:	2300      	movs	r3, #0
 801b276:	61a3      	str	r3, [r4, #24]
 801b278:	6063      	str	r3, [r4, #4]
 801b27a:	89a3      	ldrh	r3, [r4, #12]
 801b27c:	061b      	lsls	r3, r3, #24
 801b27e:	d503      	bpl.n	801b288 <setvbuf+0x74>
 801b280:	6921      	ldr	r1, [r4, #16]
 801b282:	4638      	mov	r0, r7
 801b284:	f001 f8c2 	bl	801c40c <_free_r>
 801b288:	89a3      	ldrh	r3, [r4, #12]
 801b28a:	f423 634a 	bic.w	r3, r3, #3232	@ 0xca0
 801b28e:	f023 0303 	bic.w	r3, r3, #3
 801b292:	f1b8 0f02 	cmp.w	r8, #2
 801b296:	81a3      	strh	r3, [r4, #12]
 801b298:	d061      	beq.n	801b35e <setvbuf+0x14a>
 801b29a:	ab01      	add	r3, sp, #4
 801b29c:	466a      	mov	r2, sp
 801b29e:	4621      	mov	r1, r4
 801b2a0:	4638      	mov	r0, r7
 801b2a2:	f003 fa79 	bl	801e798 <__swhatbuf_r>
 801b2a6:	89a3      	ldrh	r3, [r4, #12]
 801b2a8:	4318      	orrs	r0, r3
 801b2aa:	81a0      	strh	r0, [r4, #12]
 801b2ac:	bb2d      	cbnz	r5, 801b2fa <setvbuf+0xe6>
 801b2ae:	9d00      	ldr	r5, [sp, #0]
 801b2b0:	4628      	mov	r0, r5
 801b2b2:	f001 f8f5 	bl	801c4a0 <malloc>
 801b2b6:	4606      	mov	r6, r0
 801b2b8:	2800      	cmp	r0, #0
 801b2ba:	d152      	bne.n	801b362 <setvbuf+0x14e>
 801b2bc:	f8dd 9000 	ldr.w	r9, [sp]
 801b2c0:	45a9      	cmp	r9, r5
 801b2c2:	d140      	bne.n	801b346 <setvbuf+0x132>
 801b2c4:	f04f 35ff 	mov.w	r5, #4294967295
 801b2c8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801b2cc:	f043 0202 	orr.w	r2, r3, #2
 801b2d0:	81a2      	strh	r2, [r4, #12]
 801b2d2:	2200      	movs	r2, #0
 801b2d4:	60a2      	str	r2, [r4, #8]
 801b2d6:	f104 0247 	add.w	r2, r4, #71	@ 0x47
 801b2da:	6022      	str	r2, [r4, #0]
 801b2dc:	6122      	str	r2, [r4, #16]
 801b2de:	2201      	movs	r2, #1
 801b2e0:	6162      	str	r2, [r4, #20]
 801b2e2:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 801b2e4:	07d6      	lsls	r6, r2, #31
 801b2e6:	d404      	bmi.n	801b2f2 <setvbuf+0xde>
 801b2e8:	0598      	lsls	r0, r3, #22
 801b2ea:	d402      	bmi.n	801b2f2 <setvbuf+0xde>
 801b2ec:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 801b2ee:	f000 fa91 	bl	801b814 <__retarget_lock_release_recursive>
 801b2f2:	4628      	mov	r0, r5
 801b2f4:	b003      	add	sp, #12
 801b2f6:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 801b2fa:	2e00      	cmp	r6, #0
 801b2fc:	d0d8      	beq.n	801b2b0 <setvbuf+0x9c>
 801b2fe:	6a3b      	ldr	r3, [r7, #32]
 801b300:	b913      	cbnz	r3, 801b308 <setvbuf+0xf4>
 801b302:	4638      	mov	r0, r7
 801b304:	f7ff fed8 	bl	801b0b8 <__sinit>
 801b308:	f1b8 0f01 	cmp.w	r8, #1
 801b30c:	bf08      	it	eq
 801b30e:	89a3      	ldrheq	r3, [r4, #12]
 801b310:	6026      	str	r6, [r4, #0]
 801b312:	bf04      	itt	eq
 801b314:	f043 0301 	orreq.w	r3, r3, #1
 801b318:	81a3      	strheq	r3, [r4, #12]
 801b31a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801b31e:	f013 0208 	ands.w	r2, r3, #8
 801b322:	e9c4 6504 	strd	r6, r5, [r4, #16]
 801b326:	d01e      	beq.n	801b366 <setvbuf+0x152>
 801b328:	07d9      	lsls	r1, r3, #31
 801b32a:	bf41      	itttt	mi
 801b32c:	2200      	movmi	r2, #0
 801b32e:	426d      	negmi	r5, r5
 801b330:	60a2      	strmi	r2, [r4, #8]
 801b332:	61a5      	strmi	r5, [r4, #24]
 801b334:	bf58      	it	pl
 801b336:	60a5      	strpl	r5, [r4, #8]
 801b338:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 801b33a:	07d2      	lsls	r2, r2, #31
 801b33c:	d401      	bmi.n	801b342 <setvbuf+0x12e>
 801b33e:	059b      	lsls	r3, r3, #22
 801b340:	d513      	bpl.n	801b36a <setvbuf+0x156>
 801b342:	2500      	movs	r5, #0
 801b344:	e7d5      	b.n	801b2f2 <setvbuf+0xde>
 801b346:	4648      	mov	r0, r9
 801b348:	f001 f8aa 	bl	801c4a0 <malloc>
 801b34c:	4606      	mov	r6, r0
 801b34e:	2800      	cmp	r0, #0
 801b350:	d0b8      	beq.n	801b2c4 <setvbuf+0xb0>
 801b352:	89a3      	ldrh	r3, [r4, #12]
 801b354:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 801b358:	81a3      	strh	r3, [r4, #12]
 801b35a:	464d      	mov	r5, r9
 801b35c:	e7cf      	b.n	801b2fe <setvbuf+0xea>
 801b35e:	2500      	movs	r5, #0
 801b360:	e7b2      	b.n	801b2c8 <setvbuf+0xb4>
 801b362:	46a9      	mov	r9, r5
 801b364:	e7f5      	b.n	801b352 <setvbuf+0x13e>
 801b366:	60a2      	str	r2, [r4, #8]
 801b368:	e7e6      	b.n	801b338 <setvbuf+0x124>
 801b36a:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 801b36c:	f000 fa52 	bl	801b814 <__retarget_lock_release_recursive>
 801b370:	e7e7      	b.n	801b342 <setvbuf+0x12e>
 801b372:	f04f 35ff 	mov.w	r5, #4294967295
 801b376:	e7bc      	b.n	801b2f2 <setvbuf+0xde>
 801b378:	24000020 	.word	0x24000020

0801b37c <siprintf>:
 801b37c:	b40e      	push	{r1, r2, r3}
 801b37e:	b510      	push	{r4, lr}
 801b380:	b09d      	sub	sp, #116	@ 0x74
 801b382:	ab1f      	add	r3, sp, #124	@ 0x7c
 801b384:	9002      	str	r0, [sp, #8]
 801b386:	9006      	str	r0, [sp, #24]
 801b388:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 801b38c:	480a      	ldr	r0, [pc, #40]	@ (801b3b8 <siprintf+0x3c>)
 801b38e:	9107      	str	r1, [sp, #28]
 801b390:	9104      	str	r1, [sp, #16]
 801b392:	490a      	ldr	r1, [pc, #40]	@ (801b3bc <siprintf+0x40>)
 801b394:	f853 2b04 	ldr.w	r2, [r3], #4
 801b398:	9105      	str	r1, [sp, #20]
 801b39a:	2400      	movs	r4, #0
 801b39c:	a902      	add	r1, sp, #8
 801b39e:	6800      	ldr	r0, [r0, #0]
 801b3a0:	9301      	str	r3, [sp, #4]
 801b3a2:	941b      	str	r4, [sp, #108]	@ 0x6c
 801b3a4:	f002 fbf0 	bl	801db88 <_svfiprintf_r>
 801b3a8:	9b02      	ldr	r3, [sp, #8]
 801b3aa:	701c      	strb	r4, [r3, #0]
 801b3ac:	b01d      	add	sp, #116	@ 0x74
 801b3ae:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 801b3b2:	b003      	add	sp, #12
 801b3b4:	4770      	bx	lr
 801b3b6:	bf00      	nop
 801b3b8:	24000020 	.word	0x24000020
 801b3bc:	ffff0208 	.word	0xffff0208

0801b3c0 <siscanf>:
 801b3c0:	b40e      	push	{r1, r2, r3}
 801b3c2:	b570      	push	{r4, r5, r6, lr}
 801b3c4:	b09d      	sub	sp, #116	@ 0x74
 801b3c6:	ac21      	add	r4, sp, #132	@ 0x84
 801b3c8:	2500      	movs	r5, #0
 801b3ca:	f44f 7201 	mov.w	r2, #516	@ 0x204
 801b3ce:	f854 6b04 	ldr.w	r6, [r4], #4
 801b3d2:	f8ad 2014 	strh.w	r2, [sp, #20]
 801b3d6:	951b      	str	r5, [sp, #108]	@ 0x6c
 801b3d8:	9002      	str	r0, [sp, #8]
 801b3da:	9006      	str	r0, [sp, #24]
 801b3dc:	f7e4 fff8 	bl	80003d0 <strlen>
 801b3e0:	4b0b      	ldr	r3, [pc, #44]	@ (801b410 <siscanf+0x50>)
 801b3e2:	9003      	str	r0, [sp, #12]
 801b3e4:	9007      	str	r0, [sp, #28]
 801b3e6:	480b      	ldr	r0, [pc, #44]	@ (801b414 <siscanf+0x54>)
 801b3e8:	930b      	str	r3, [sp, #44]	@ 0x2c
 801b3ea:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 801b3ee:	f8ad 3016 	strh.w	r3, [sp, #22]
 801b3f2:	4632      	mov	r2, r6
 801b3f4:	4623      	mov	r3, r4
 801b3f6:	a902      	add	r1, sp, #8
 801b3f8:	6800      	ldr	r0, [r0, #0]
 801b3fa:	950f      	str	r5, [sp, #60]	@ 0x3c
 801b3fc:	9514      	str	r5, [sp, #80]	@ 0x50
 801b3fe:	9401      	str	r4, [sp, #4]
 801b400:	f002 fd18 	bl	801de34 <__ssvfiscanf_r>
 801b404:	b01d      	add	sp, #116	@ 0x74
 801b406:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 801b40a:	b003      	add	sp, #12
 801b40c:	4770      	bx	lr
 801b40e:	bf00      	nop
 801b410:	0801b43b 	.word	0x0801b43b
 801b414:	24000020 	.word	0x24000020

0801b418 <__sread>:
 801b418:	b510      	push	{r4, lr}
 801b41a:	460c      	mov	r4, r1
 801b41c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801b420:	f000 f9a8 	bl	801b774 <_read_r>
 801b424:	2800      	cmp	r0, #0
 801b426:	bfab      	itete	ge
 801b428:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 801b42a:	89a3      	ldrhlt	r3, [r4, #12]
 801b42c:	181b      	addge	r3, r3, r0
 801b42e:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 801b432:	bfac      	ite	ge
 801b434:	6563      	strge	r3, [r4, #84]	@ 0x54
 801b436:	81a3      	strhlt	r3, [r4, #12]
 801b438:	bd10      	pop	{r4, pc}

0801b43a <__seofread>:
 801b43a:	2000      	movs	r0, #0
 801b43c:	4770      	bx	lr

0801b43e <__swrite>:
 801b43e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801b442:	461f      	mov	r7, r3
 801b444:	898b      	ldrh	r3, [r1, #12]
 801b446:	05db      	lsls	r3, r3, #23
 801b448:	4605      	mov	r5, r0
 801b44a:	460c      	mov	r4, r1
 801b44c:	4616      	mov	r6, r2
 801b44e:	d505      	bpl.n	801b45c <__swrite+0x1e>
 801b450:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801b454:	2302      	movs	r3, #2
 801b456:	2200      	movs	r2, #0
 801b458:	f000 f97a 	bl	801b750 <_lseek_r>
 801b45c:	89a3      	ldrh	r3, [r4, #12]
 801b45e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 801b462:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 801b466:	81a3      	strh	r3, [r4, #12]
 801b468:	4632      	mov	r2, r6
 801b46a:	463b      	mov	r3, r7
 801b46c:	4628      	mov	r0, r5
 801b46e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 801b472:	f000 b991 	b.w	801b798 <_write_r>

0801b476 <__sseek>:
 801b476:	b510      	push	{r4, lr}
 801b478:	460c      	mov	r4, r1
 801b47a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801b47e:	f000 f967 	bl	801b750 <_lseek_r>
 801b482:	1c43      	adds	r3, r0, #1
 801b484:	89a3      	ldrh	r3, [r4, #12]
 801b486:	bf15      	itete	ne
 801b488:	6560      	strne	r0, [r4, #84]	@ 0x54
 801b48a:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 801b48e:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 801b492:	81a3      	strheq	r3, [r4, #12]
 801b494:	bf18      	it	ne
 801b496:	81a3      	strhne	r3, [r4, #12]
 801b498:	bd10      	pop	{r4, pc}

0801b49a <__sclose>:
 801b49a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801b49e:	f000 b8e9 	b.w	801b674 <_close_r>

0801b4a2 <_vsniprintf_r>:
 801b4a2:	b530      	push	{r4, r5, lr}
 801b4a4:	4614      	mov	r4, r2
 801b4a6:	2c00      	cmp	r4, #0
 801b4a8:	b09b      	sub	sp, #108	@ 0x6c
 801b4aa:	4605      	mov	r5, r0
 801b4ac:	461a      	mov	r2, r3
 801b4ae:	da05      	bge.n	801b4bc <_vsniprintf_r+0x1a>
 801b4b0:	238b      	movs	r3, #139	@ 0x8b
 801b4b2:	6003      	str	r3, [r0, #0]
 801b4b4:	f04f 30ff 	mov.w	r0, #4294967295
 801b4b8:	b01b      	add	sp, #108	@ 0x6c
 801b4ba:	bd30      	pop	{r4, r5, pc}
 801b4bc:	f44f 7302 	mov.w	r3, #520	@ 0x208
 801b4c0:	f8ad 300c 	strh.w	r3, [sp, #12]
 801b4c4:	f04f 0300 	mov.w	r3, #0
 801b4c8:	9319      	str	r3, [sp, #100]	@ 0x64
 801b4ca:	bf14      	ite	ne
 801b4cc:	f104 33ff 	addne.w	r3, r4, #4294967295
 801b4d0:	4623      	moveq	r3, r4
 801b4d2:	9302      	str	r3, [sp, #8]
 801b4d4:	9305      	str	r3, [sp, #20]
 801b4d6:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 801b4da:	9100      	str	r1, [sp, #0]
 801b4dc:	9104      	str	r1, [sp, #16]
 801b4de:	f8ad 300e 	strh.w	r3, [sp, #14]
 801b4e2:	4669      	mov	r1, sp
 801b4e4:	9b1e      	ldr	r3, [sp, #120]	@ 0x78
 801b4e6:	f002 fb4f 	bl	801db88 <_svfiprintf_r>
 801b4ea:	1c43      	adds	r3, r0, #1
 801b4ec:	bfbc      	itt	lt
 801b4ee:	238b      	movlt	r3, #139	@ 0x8b
 801b4f0:	602b      	strlt	r3, [r5, #0]
 801b4f2:	2c00      	cmp	r4, #0
 801b4f4:	d0e0      	beq.n	801b4b8 <_vsniprintf_r+0x16>
 801b4f6:	9b00      	ldr	r3, [sp, #0]
 801b4f8:	2200      	movs	r2, #0
 801b4fa:	701a      	strb	r2, [r3, #0]
 801b4fc:	e7dc      	b.n	801b4b8 <_vsniprintf_r+0x16>
	...

0801b500 <vsniprintf>:
 801b500:	b507      	push	{r0, r1, r2, lr}
 801b502:	9300      	str	r3, [sp, #0]
 801b504:	4613      	mov	r3, r2
 801b506:	460a      	mov	r2, r1
 801b508:	4601      	mov	r1, r0
 801b50a:	4803      	ldr	r0, [pc, #12]	@ (801b518 <vsniprintf+0x18>)
 801b50c:	6800      	ldr	r0, [r0, #0]
 801b50e:	f7ff ffc8 	bl	801b4a2 <_vsniprintf_r>
 801b512:	b003      	add	sp, #12
 801b514:	f85d fb04 	ldr.w	pc, [sp], #4
 801b518:	24000020 	.word	0x24000020

0801b51c <__swbuf_r>:
 801b51c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801b51e:	460e      	mov	r6, r1
 801b520:	4614      	mov	r4, r2
 801b522:	4605      	mov	r5, r0
 801b524:	b118      	cbz	r0, 801b52e <__swbuf_r+0x12>
 801b526:	6a03      	ldr	r3, [r0, #32]
 801b528:	b90b      	cbnz	r3, 801b52e <__swbuf_r+0x12>
 801b52a:	f7ff fdc5 	bl	801b0b8 <__sinit>
 801b52e:	69a3      	ldr	r3, [r4, #24]
 801b530:	60a3      	str	r3, [r4, #8]
 801b532:	89a3      	ldrh	r3, [r4, #12]
 801b534:	071a      	lsls	r2, r3, #28
 801b536:	d501      	bpl.n	801b53c <__swbuf_r+0x20>
 801b538:	6923      	ldr	r3, [r4, #16]
 801b53a:	b943      	cbnz	r3, 801b54e <__swbuf_r+0x32>
 801b53c:	4621      	mov	r1, r4
 801b53e:	4628      	mov	r0, r5
 801b540:	f000 f82a 	bl	801b598 <__swsetup_r>
 801b544:	b118      	cbz	r0, 801b54e <__swbuf_r+0x32>
 801b546:	f04f 37ff 	mov.w	r7, #4294967295
 801b54a:	4638      	mov	r0, r7
 801b54c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 801b54e:	6823      	ldr	r3, [r4, #0]
 801b550:	6922      	ldr	r2, [r4, #16]
 801b552:	1a98      	subs	r0, r3, r2
 801b554:	6963      	ldr	r3, [r4, #20]
 801b556:	b2f6      	uxtb	r6, r6
 801b558:	4283      	cmp	r3, r0
 801b55a:	4637      	mov	r7, r6
 801b55c:	dc05      	bgt.n	801b56a <__swbuf_r+0x4e>
 801b55e:	4621      	mov	r1, r4
 801b560:	4628      	mov	r0, r5
 801b562:	f003 f8f1 	bl	801e748 <_fflush_r>
 801b566:	2800      	cmp	r0, #0
 801b568:	d1ed      	bne.n	801b546 <__swbuf_r+0x2a>
 801b56a:	68a3      	ldr	r3, [r4, #8]
 801b56c:	3b01      	subs	r3, #1
 801b56e:	60a3      	str	r3, [r4, #8]
 801b570:	6823      	ldr	r3, [r4, #0]
 801b572:	1c5a      	adds	r2, r3, #1
 801b574:	6022      	str	r2, [r4, #0]
 801b576:	701e      	strb	r6, [r3, #0]
 801b578:	6962      	ldr	r2, [r4, #20]
 801b57a:	1c43      	adds	r3, r0, #1
 801b57c:	429a      	cmp	r2, r3
 801b57e:	d004      	beq.n	801b58a <__swbuf_r+0x6e>
 801b580:	89a3      	ldrh	r3, [r4, #12]
 801b582:	07db      	lsls	r3, r3, #31
 801b584:	d5e1      	bpl.n	801b54a <__swbuf_r+0x2e>
 801b586:	2e0a      	cmp	r6, #10
 801b588:	d1df      	bne.n	801b54a <__swbuf_r+0x2e>
 801b58a:	4621      	mov	r1, r4
 801b58c:	4628      	mov	r0, r5
 801b58e:	f003 f8db 	bl	801e748 <_fflush_r>
 801b592:	2800      	cmp	r0, #0
 801b594:	d0d9      	beq.n	801b54a <__swbuf_r+0x2e>
 801b596:	e7d6      	b.n	801b546 <__swbuf_r+0x2a>

0801b598 <__swsetup_r>:
 801b598:	b538      	push	{r3, r4, r5, lr}
 801b59a:	4b29      	ldr	r3, [pc, #164]	@ (801b640 <__swsetup_r+0xa8>)
 801b59c:	4605      	mov	r5, r0
 801b59e:	6818      	ldr	r0, [r3, #0]
 801b5a0:	460c      	mov	r4, r1
 801b5a2:	b118      	cbz	r0, 801b5ac <__swsetup_r+0x14>
 801b5a4:	6a03      	ldr	r3, [r0, #32]
 801b5a6:	b90b      	cbnz	r3, 801b5ac <__swsetup_r+0x14>
 801b5a8:	f7ff fd86 	bl	801b0b8 <__sinit>
 801b5ac:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801b5b0:	0719      	lsls	r1, r3, #28
 801b5b2:	d422      	bmi.n	801b5fa <__swsetup_r+0x62>
 801b5b4:	06da      	lsls	r2, r3, #27
 801b5b6:	d407      	bmi.n	801b5c8 <__swsetup_r+0x30>
 801b5b8:	2209      	movs	r2, #9
 801b5ba:	602a      	str	r2, [r5, #0]
 801b5bc:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 801b5c0:	81a3      	strh	r3, [r4, #12]
 801b5c2:	f04f 30ff 	mov.w	r0, #4294967295
 801b5c6:	e033      	b.n	801b630 <__swsetup_r+0x98>
 801b5c8:	0758      	lsls	r0, r3, #29
 801b5ca:	d512      	bpl.n	801b5f2 <__swsetup_r+0x5a>
 801b5cc:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 801b5ce:	b141      	cbz	r1, 801b5e2 <__swsetup_r+0x4a>
 801b5d0:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 801b5d4:	4299      	cmp	r1, r3
 801b5d6:	d002      	beq.n	801b5de <__swsetup_r+0x46>
 801b5d8:	4628      	mov	r0, r5
 801b5da:	f000 ff17 	bl	801c40c <_free_r>
 801b5de:	2300      	movs	r3, #0
 801b5e0:	6363      	str	r3, [r4, #52]	@ 0x34
 801b5e2:	89a3      	ldrh	r3, [r4, #12]
 801b5e4:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 801b5e8:	81a3      	strh	r3, [r4, #12]
 801b5ea:	2300      	movs	r3, #0
 801b5ec:	6063      	str	r3, [r4, #4]
 801b5ee:	6923      	ldr	r3, [r4, #16]
 801b5f0:	6023      	str	r3, [r4, #0]
 801b5f2:	89a3      	ldrh	r3, [r4, #12]
 801b5f4:	f043 0308 	orr.w	r3, r3, #8
 801b5f8:	81a3      	strh	r3, [r4, #12]
 801b5fa:	6923      	ldr	r3, [r4, #16]
 801b5fc:	b94b      	cbnz	r3, 801b612 <__swsetup_r+0x7a>
 801b5fe:	89a3      	ldrh	r3, [r4, #12]
 801b600:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 801b604:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 801b608:	d003      	beq.n	801b612 <__swsetup_r+0x7a>
 801b60a:	4621      	mov	r1, r4
 801b60c:	4628      	mov	r0, r5
 801b60e:	f003 f8e9 	bl	801e7e4 <__smakebuf_r>
 801b612:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801b616:	f013 0201 	ands.w	r2, r3, #1
 801b61a:	d00a      	beq.n	801b632 <__swsetup_r+0x9a>
 801b61c:	2200      	movs	r2, #0
 801b61e:	60a2      	str	r2, [r4, #8]
 801b620:	6962      	ldr	r2, [r4, #20]
 801b622:	4252      	negs	r2, r2
 801b624:	61a2      	str	r2, [r4, #24]
 801b626:	6922      	ldr	r2, [r4, #16]
 801b628:	b942      	cbnz	r2, 801b63c <__swsetup_r+0xa4>
 801b62a:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 801b62e:	d1c5      	bne.n	801b5bc <__swsetup_r+0x24>
 801b630:	bd38      	pop	{r3, r4, r5, pc}
 801b632:	0799      	lsls	r1, r3, #30
 801b634:	bf58      	it	pl
 801b636:	6962      	ldrpl	r2, [r4, #20]
 801b638:	60a2      	str	r2, [r4, #8]
 801b63a:	e7f4      	b.n	801b626 <__swsetup_r+0x8e>
 801b63c:	2000      	movs	r0, #0
 801b63e:	e7f7      	b.n	801b630 <__swsetup_r+0x98>
 801b640:	24000020 	.word	0x24000020

0801b644 <memset>:
 801b644:	4402      	add	r2, r0
 801b646:	4603      	mov	r3, r0
 801b648:	4293      	cmp	r3, r2
 801b64a:	d100      	bne.n	801b64e <memset+0xa>
 801b64c:	4770      	bx	lr
 801b64e:	f803 1b01 	strb.w	r1, [r3], #1
 801b652:	e7f9      	b.n	801b648 <memset+0x4>

0801b654 <strnlen>:
 801b654:	b510      	push	{r4, lr}
 801b656:	4602      	mov	r2, r0
 801b658:	4401      	add	r1, r0
 801b65a:	428a      	cmp	r2, r1
 801b65c:	4613      	mov	r3, r2
 801b65e:	d003      	beq.n	801b668 <strnlen+0x14>
 801b660:	781c      	ldrb	r4, [r3, #0]
 801b662:	3201      	adds	r2, #1
 801b664:	2c00      	cmp	r4, #0
 801b666:	d1f8      	bne.n	801b65a <strnlen+0x6>
 801b668:	1a18      	subs	r0, r3, r0
 801b66a:	bd10      	pop	{r4, pc}

0801b66c <_localeconv_r>:
 801b66c:	4800      	ldr	r0, [pc, #0]	@ (801b670 <_localeconv_r+0x4>)
 801b66e:	4770      	bx	lr
 801b670:	24000160 	.word	0x24000160

0801b674 <_close_r>:
 801b674:	b538      	push	{r3, r4, r5, lr}
 801b676:	4d06      	ldr	r5, [pc, #24]	@ (801b690 <_close_r+0x1c>)
 801b678:	2300      	movs	r3, #0
 801b67a:	4604      	mov	r4, r0
 801b67c:	4608      	mov	r0, r1
 801b67e:	602b      	str	r3, [r5, #0]
 801b680:	f7e9 fc80 	bl	8004f84 <_close>
 801b684:	1c43      	adds	r3, r0, #1
 801b686:	d102      	bne.n	801b68e <_close_r+0x1a>
 801b688:	682b      	ldr	r3, [r5, #0]
 801b68a:	b103      	cbz	r3, 801b68e <_close_r+0x1a>
 801b68c:	6023      	str	r3, [r4, #0]
 801b68e:	bd38      	pop	{r3, r4, r5, pc}
 801b690:	240143e0 	.word	0x240143e0

0801b694 <_reclaim_reent>:
 801b694:	4b2d      	ldr	r3, [pc, #180]	@ (801b74c <_reclaim_reent+0xb8>)
 801b696:	681b      	ldr	r3, [r3, #0]
 801b698:	4283      	cmp	r3, r0
 801b69a:	b570      	push	{r4, r5, r6, lr}
 801b69c:	4604      	mov	r4, r0
 801b69e:	d053      	beq.n	801b748 <_reclaim_reent+0xb4>
 801b6a0:	69c3      	ldr	r3, [r0, #28]
 801b6a2:	b31b      	cbz	r3, 801b6ec <_reclaim_reent+0x58>
 801b6a4:	68db      	ldr	r3, [r3, #12]
 801b6a6:	b163      	cbz	r3, 801b6c2 <_reclaim_reent+0x2e>
 801b6a8:	2500      	movs	r5, #0
 801b6aa:	69e3      	ldr	r3, [r4, #28]
 801b6ac:	68db      	ldr	r3, [r3, #12]
 801b6ae:	5959      	ldr	r1, [r3, r5]
 801b6b0:	b9b1      	cbnz	r1, 801b6e0 <_reclaim_reent+0x4c>
 801b6b2:	3504      	adds	r5, #4
 801b6b4:	2d80      	cmp	r5, #128	@ 0x80
 801b6b6:	d1f8      	bne.n	801b6aa <_reclaim_reent+0x16>
 801b6b8:	69e3      	ldr	r3, [r4, #28]
 801b6ba:	4620      	mov	r0, r4
 801b6bc:	68d9      	ldr	r1, [r3, #12]
 801b6be:	f000 fea5 	bl	801c40c <_free_r>
 801b6c2:	69e3      	ldr	r3, [r4, #28]
 801b6c4:	6819      	ldr	r1, [r3, #0]
 801b6c6:	b111      	cbz	r1, 801b6ce <_reclaim_reent+0x3a>
 801b6c8:	4620      	mov	r0, r4
 801b6ca:	f000 fe9f 	bl	801c40c <_free_r>
 801b6ce:	69e3      	ldr	r3, [r4, #28]
 801b6d0:	689d      	ldr	r5, [r3, #8]
 801b6d2:	b15d      	cbz	r5, 801b6ec <_reclaim_reent+0x58>
 801b6d4:	4629      	mov	r1, r5
 801b6d6:	4620      	mov	r0, r4
 801b6d8:	682d      	ldr	r5, [r5, #0]
 801b6da:	f000 fe97 	bl	801c40c <_free_r>
 801b6de:	e7f8      	b.n	801b6d2 <_reclaim_reent+0x3e>
 801b6e0:	680e      	ldr	r6, [r1, #0]
 801b6e2:	4620      	mov	r0, r4
 801b6e4:	f000 fe92 	bl	801c40c <_free_r>
 801b6e8:	4631      	mov	r1, r6
 801b6ea:	e7e1      	b.n	801b6b0 <_reclaim_reent+0x1c>
 801b6ec:	6961      	ldr	r1, [r4, #20]
 801b6ee:	b111      	cbz	r1, 801b6f6 <_reclaim_reent+0x62>
 801b6f0:	4620      	mov	r0, r4
 801b6f2:	f000 fe8b 	bl	801c40c <_free_r>
 801b6f6:	69e1      	ldr	r1, [r4, #28]
 801b6f8:	b111      	cbz	r1, 801b700 <_reclaim_reent+0x6c>
 801b6fa:	4620      	mov	r0, r4
 801b6fc:	f000 fe86 	bl	801c40c <_free_r>
 801b700:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 801b702:	b111      	cbz	r1, 801b70a <_reclaim_reent+0x76>
 801b704:	4620      	mov	r0, r4
 801b706:	f000 fe81 	bl	801c40c <_free_r>
 801b70a:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 801b70c:	b111      	cbz	r1, 801b714 <_reclaim_reent+0x80>
 801b70e:	4620      	mov	r0, r4
 801b710:	f000 fe7c 	bl	801c40c <_free_r>
 801b714:	6ba1      	ldr	r1, [r4, #56]	@ 0x38
 801b716:	b111      	cbz	r1, 801b71e <_reclaim_reent+0x8a>
 801b718:	4620      	mov	r0, r4
 801b71a:	f000 fe77 	bl	801c40c <_free_r>
 801b71e:	6ca1      	ldr	r1, [r4, #72]	@ 0x48
 801b720:	b111      	cbz	r1, 801b728 <_reclaim_reent+0x94>
 801b722:	4620      	mov	r0, r4
 801b724:	f000 fe72 	bl	801c40c <_free_r>
 801b728:	6c61      	ldr	r1, [r4, #68]	@ 0x44
 801b72a:	b111      	cbz	r1, 801b732 <_reclaim_reent+0x9e>
 801b72c:	4620      	mov	r0, r4
 801b72e:	f000 fe6d 	bl	801c40c <_free_r>
 801b732:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 801b734:	b111      	cbz	r1, 801b73c <_reclaim_reent+0xa8>
 801b736:	4620      	mov	r0, r4
 801b738:	f000 fe68 	bl	801c40c <_free_r>
 801b73c:	6a23      	ldr	r3, [r4, #32]
 801b73e:	b11b      	cbz	r3, 801b748 <_reclaim_reent+0xb4>
 801b740:	4620      	mov	r0, r4
 801b742:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 801b746:	4718      	bx	r3
 801b748:	bd70      	pop	{r4, r5, r6, pc}
 801b74a:	bf00      	nop
 801b74c:	24000020 	.word	0x24000020

0801b750 <_lseek_r>:
 801b750:	b538      	push	{r3, r4, r5, lr}
 801b752:	4d07      	ldr	r5, [pc, #28]	@ (801b770 <_lseek_r+0x20>)
 801b754:	4604      	mov	r4, r0
 801b756:	4608      	mov	r0, r1
 801b758:	4611      	mov	r1, r2
 801b75a:	2200      	movs	r2, #0
 801b75c:	602a      	str	r2, [r5, #0]
 801b75e:	461a      	mov	r2, r3
 801b760:	f7e9 fc37 	bl	8004fd2 <_lseek>
 801b764:	1c43      	adds	r3, r0, #1
 801b766:	d102      	bne.n	801b76e <_lseek_r+0x1e>
 801b768:	682b      	ldr	r3, [r5, #0]
 801b76a:	b103      	cbz	r3, 801b76e <_lseek_r+0x1e>
 801b76c:	6023      	str	r3, [r4, #0]
 801b76e:	bd38      	pop	{r3, r4, r5, pc}
 801b770:	240143e0 	.word	0x240143e0

0801b774 <_read_r>:
 801b774:	b538      	push	{r3, r4, r5, lr}
 801b776:	4d07      	ldr	r5, [pc, #28]	@ (801b794 <_read_r+0x20>)
 801b778:	4604      	mov	r4, r0
 801b77a:	4608      	mov	r0, r1
 801b77c:	4611      	mov	r1, r2
 801b77e:	2200      	movs	r2, #0
 801b780:	602a      	str	r2, [r5, #0]
 801b782:	461a      	mov	r2, r3
 801b784:	f7e9 fbc5 	bl	8004f12 <_read>
 801b788:	1c43      	adds	r3, r0, #1
 801b78a:	d102      	bne.n	801b792 <_read_r+0x1e>
 801b78c:	682b      	ldr	r3, [r5, #0]
 801b78e:	b103      	cbz	r3, 801b792 <_read_r+0x1e>
 801b790:	6023      	str	r3, [r4, #0]
 801b792:	bd38      	pop	{r3, r4, r5, pc}
 801b794:	240143e0 	.word	0x240143e0

0801b798 <_write_r>:
 801b798:	b538      	push	{r3, r4, r5, lr}
 801b79a:	4d07      	ldr	r5, [pc, #28]	@ (801b7b8 <_write_r+0x20>)
 801b79c:	4604      	mov	r4, r0
 801b79e:	4608      	mov	r0, r1
 801b7a0:	4611      	mov	r1, r2
 801b7a2:	2200      	movs	r2, #0
 801b7a4:	602a      	str	r2, [r5, #0]
 801b7a6:	461a      	mov	r2, r3
 801b7a8:	f7e9 fbd0 	bl	8004f4c <_write>
 801b7ac:	1c43      	adds	r3, r0, #1
 801b7ae:	d102      	bne.n	801b7b6 <_write_r+0x1e>
 801b7b0:	682b      	ldr	r3, [r5, #0]
 801b7b2:	b103      	cbz	r3, 801b7b6 <_write_r+0x1e>
 801b7b4:	6023      	str	r3, [r4, #0]
 801b7b6:	bd38      	pop	{r3, r4, r5, pc}
 801b7b8:	240143e0 	.word	0x240143e0

0801b7bc <__errno>:
 801b7bc:	4b01      	ldr	r3, [pc, #4]	@ (801b7c4 <__errno+0x8>)
 801b7be:	6818      	ldr	r0, [r3, #0]
 801b7c0:	4770      	bx	lr
 801b7c2:	bf00      	nop
 801b7c4:	24000020 	.word	0x24000020

0801b7c8 <__libc_init_array>:
 801b7c8:	b570      	push	{r4, r5, r6, lr}
 801b7ca:	4d0d      	ldr	r5, [pc, #52]	@ (801b800 <__libc_init_array+0x38>)
 801b7cc:	4c0d      	ldr	r4, [pc, #52]	@ (801b804 <__libc_init_array+0x3c>)
 801b7ce:	1b64      	subs	r4, r4, r5
 801b7d0:	10a4      	asrs	r4, r4, #2
 801b7d2:	2600      	movs	r6, #0
 801b7d4:	42a6      	cmp	r6, r4
 801b7d6:	d109      	bne.n	801b7ec <__libc_init_array+0x24>
 801b7d8:	4d0b      	ldr	r5, [pc, #44]	@ (801b808 <__libc_init_array+0x40>)
 801b7da:	4c0c      	ldr	r4, [pc, #48]	@ (801b80c <__libc_init_array+0x44>)
 801b7dc:	f003 fda8 	bl	801f330 <_init>
 801b7e0:	1b64      	subs	r4, r4, r5
 801b7e2:	10a4      	asrs	r4, r4, #2
 801b7e4:	2600      	movs	r6, #0
 801b7e6:	42a6      	cmp	r6, r4
 801b7e8:	d105      	bne.n	801b7f6 <__libc_init_array+0x2e>
 801b7ea:	bd70      	pop	{r4, r5, r6, pc}
 801b7ec:	f855 3b04 	ldr.w	r3, [r5], #4
 801b7f0:	4798      	blx	r3
 801b7f2:	3601      	adds	r6, #1
 801b7f4:	e7ee      	b.n	801b7d4 <__libc_init_array+0xc>
 801b7f6:	f855 3b04 	ldr.w	r3, [r5], #4
 801b7fa:	4798      	blx	r3
 801b7fc:	3601      	adds	r6, #1
 801b7fe:	e7f2      	b.n	801b7e6 <__libc_init_array+0x1e>
 801b800:	080201b0 	.word	0x080201b0
 801b804:	080201b0 	.word	0x080201b0
 801b808:	080201b0 	.word	0x080201b0
 801b80c:	080201b4 	.word	0x080201b4

0801b810 <__retarget_lock_init_recursive>:
 801b810:	4770      	bx	lr

0801b812 <__retarget_lock_acquire_recursive>:
 801b812:	4770      	bx	lr

0801b814 <__retarget_lock_release_recursive>:
 801b814:	4770      	bx	lr

0801b816 <memcpy>:
 801b816:	440a      	add	r2, r1
 801b818:	4291      	cmp	r1, r2
 801b81a:	f100 33ff 	add.w	r3, r0, #4294967295
 801b81e:	d100      	bne.n	801b822 <memcpy+0xc>
 801b820:	4770      	bx	lr
 801b822:	b510      	push	{r4, lr}
 801b824:	f811 4b01 	ldrb.w	r4, [r1], #1
 801b828:	f803 4f01 	strb.w	r4, [r3, #1]!
 801b82c:	4291      	cmp	r1, r2
 801b82e:	d1f9      	bne.n	801b824 <memcpy+0xe>
 801b830:	bd10      	pop	{r4, pc}
	...

0801b834 <nanf>:
 801b834:	ed9f 0a01 	vldr	s0, [pc, #4]	@ 801b83c <nanf+0x8>
 801b838:	4770      	bx	lr
 801b83a:	bf00      	nop
 801b83c:	7fc00000 	.word	0x7fc00000

0801b840 <quorem>:
 801b840:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801b844:	6903      	ldr	r3, [r0, #16]
 801b846:	690c      	ldr	r4, [r1, #16]
 801b848:	42a3      	cmp	r3, r4
 801b84a:	4607      	mov	r7, r0
 801b84c:	db7e      	blt.n	801b94c <quorem+0x10c>
 801b84e:	3c01      	subs	r4, #1
 801b850:	f101 0814 	add.w	r8, r1, #20
 801b854:	00a3      	lsls	r3, r4, #2
 801b856:	f100 0514 	add.w	r5, r0, #20
 801b85a:	9300      	str	r3, [sp, #0]
 801b85c:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 801b860:	9301      	str	r3, [sp, #4]
 801b862:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 801b866:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 801b86a:	3301      	adds	r3, #1
 801b86c:	429a      	cmp	r2, r3
 801b86e:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 801b872:	fbb2 f6f3 	udiv	r6, r2, r3
 801b876:	d32e      	bcc.n	801b8d6 <quorem+0x96>
 801b878:	f04f 0a00 	mov.w	sl, #0
 801b87c:	46c4      	mov	ip, r8
 801b87e:	46ae      	mov	lr, r5
 801b880:	46d3      	mov	fp, sl
 801b882:	f85c 3b04 	ldr.w	r3, [ip], #4
 801b886:	b298      	uxth	r0, r3
 801b888:	fb06 a000 	mla	r0, r6, r0, sl
 801b88c:	0c02      	lsrs	r2, r0, #16
 801b88e:	0c1b      	lsrs	r3, r3, #16
 801b890:	fb06 2303 	mla	r3, r6, r3, r2
 801b894:	f8de 2000 	ldr.w	r2, [lr]
 801b898:	b280      	uxth	r0, r0
 801b89a:	b292      	uxth	r2, r2
 801b89c:	1a12      	subs	r2, r2, r0
 801b89e:	445a      	add	r2, fp
 801b8a0:	f8de 0000 	ldr.w	r0, [lr]
 801b8a4:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 801b8a8:	b29b      	uxth	r3, r3
 801b8aa:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 801b8ae:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 801b8b2:	b292      	uxth	r2, r2
 801b8b4:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 801b8b8:	45e1      	cmp	r9, ip
 801b8ba:	f84e 2b04 	str.w	r2, [lr], #4
 801b8be:	ea4f 4b23 	mov.w	fp, r3, asr #16
 801b8c2:	d2de      	bcs.n	801b882 <quorem+0x42>
 801b8c4:	9b00      	ldr	r3, [sp, #0]
 801b8c6:	58eb      	ldr	r3, [r5, r3]
 801b8c8:	b92b      	cbnz	r3, 801b8d6 <quorem+0x96>
 801b8ca:	9b01      	ldr	r3, [sp, #4]
 801b8cc:	3b04      	subs	r3, #4
 801b8ce:	429d      	cmp	r5, r3
 801b8d0:	461a      	mov	r2, r3
 801b8d2:	d32f      	bcc.n	801b934 <quorem+0xf4>
 801b8d4:	613c      	str	r4, [r7, #16]
 801b8d6:	4638      	mov	r0, r7
 801b8d8:	f001 f954 	bl	801cb84 <__mcmp>
 801b8dc:	2800      	cmp	r0, #0
 801b8de:	db25      	blt.n	801b92c <quorem+0xec>
 801b8e0:	4629      	mov	r1, r5
 801b8e2:	2000      	movs	r0, #0
 801b8e4:	f858 2b04 	ldr.w	r2, [r8], #4
 801b8e8:	f8d1 c000 	ldr.w	ip, [r1]
 801b8ec:	fa1f fe82 	uxth.w	lr, r2
 801b8f0:	fa1f f38c 	uxth.w	r3, ip
 801b8f4:	eba3 030e 	sub.w	r3, r3, lr
 801b8f8:	4403      	add	r3, r0
 801b8fa:	0c12      	lsrs	r2, r2, #16
 801b8fc:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 801b900:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 801b904:	b29b      	uxth	r3, r3
 801b906:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 801b90a:	45c1      	cmp	r9, r8
 801b90c:	f841 3b04 	str.w	r3, [r1], #4
 801b910:	ea4f 4022 	mov.w	r0, r2, asr #16
 801b914:	d2e6      	bcs.n	801b8e4 <quorem+0xa4>
 801b916:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 801b91a:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 801b91e:	b922      	cbnz	r2, 801b92a <quorem+0xea>
 801b920:	3b04      	subs	r3, #4
 801b922:	429d      	cmp	r5, r3
 801b924:	461a      	mov	r2, r3
 801b926:	d30b      	bcc.n	801b940 <quorem+0x100>
 801b928:	613c      	str	r4, [r7, #16]
 801b92a:	3601      	adds	r6, #1
 801b92c:	4630      	mov	r0, r6
 801b92e:	b003      	add	sp, #12
 801b930:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801b934:	6812      	ldr	r2, [r2, #0]
 801b936:	3b04      	subs	r3, #4
 801b938:	2a00      	cmp	r2, #0
 801b93a:	d1cb      	bne.n	801b8d4 <quorem+0x94>
 801b93c:	3c01      	subs	r4, #1
 801b93e:	e7c6      	b.n	801b8ce <quorem+0x8e>
 801b940:	6812      	ldr	r2, [r2, #0]
 801b942:	3b04      	subs	r3, #4
 801b944:	2a00      	cmp	r2, #0
 801b946:	d1ef      	bne.n	801b928 <quorem+0xe8>
 801b948:	3c01      	subs	r4, #1
 801b94a:	e7ea      	b.n	801b922 <quorem+0xe2>
 801b94c:	2000      	movs	r0, #0
 801b94e:	e7ee      	b.n	801b92e <quorem+0xee>

0801b950 <_dtoa_r>:
 801b950:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801b954:	ed2d 8b02 	vpush	{d8}
 801b958:	69c7      	ldr	r7, [r0, #28]
 801b95a:	b091      	sub	sp, #68	@ 0x44
 801b95c:	ed8d 0b02 	vstr	d0, [sp, #8]
 801b960:	ec55 4b10 	vmov	r4, r5, d0
 801b964:	9e1c      	ldr	r6, [sp, #112]	@ 0x70
 801b966:	9107      	str	r1, [sp, #28]
 801b968:	4681      	mov	r9, r0
 801b96a:	9209      	str	r2, [sp, #36]	@ 0x24
 801b96c:	930d      	str	r3, [sp, #52]	@ 0x34
 801b96e:	b97f      	cbnz	r7, 801b990 <_dtoa_r+0x40>
 801b970:	2010      	movs	r0, #16
 801b972:	f000 fd95 	bl	801c4a0 <malloc>
 801b976:	4602      	mov	r2, r0
 801b978:	f8c9 001c 	str.w	r0, [r9, #28]
 801b97c:	b920      	cbnz	r0, 801b988 <_dtoa_r+0x38>
 801b97e:	4ba0      	ldr	r3, [pc, #640]	@ (801bc00 <_dtoa_r+0x2b0>)
 801b980:	21ef      	movs	r1, #239	@ 0xef
 801b982:	48a0      	ldr	r0, [pc, #640]	@ (801bc04 <_dtoa_r+0x2b4>)
 801b984:	f003 f844 	bl	801ea10 <__assert_func>
 801b988:	e9c0 7701 	strd	r7, r7, [r0, #4]
 801b98c:	6007      	str	r7, [r0, #0]
 801b98e:	60c7      	str	r7, [r0, #12]
 801b990:	f8d9 301c 	ldr.w	r3, [r9, #28]
 801b994:	6819      	ldr	r1, [r3, #0]
 801b996:	b159      	cbz	r1, 801b9b0 <_dtoa_r+0x60>
 801b998:	685a      	ldr	r2, [r3, #4]
 801b99a:	604a      	str	r2, [r1, #4]
 801b99c:	2301      	movs	r3, #1
 801b99e:	4093      	lsls	r3, r2
 801b9a0:	608b      	str	r3, [r1, #8]
 801b9a2:	4648      	mov	r0, r9
 801b9a4:	f000 fe72 	bl	801c68c <_Bfree>
 801b9a8:	f8d9 301c 	ldr.w	r3, [r9, #28]
 801b9ac:	2200      	movs	r2, #0
 801b9ae:	601a      	str	r2, [r3, #0]
 801b9b0:	1e2b      	subs	r3, r5, #0
 801b9b2:	bfbb      	ittet	lt
 801b9b4:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 801b9b8:	9303      	strlt	r3, [sp, #12]
 801b9ba:	2300      	movge	r3, #0
 801b9bc:	2201      	movlt	r2, #1
 801b9be:	bfac      	ite	ge
 801b9c0:	6033      	strge	r3, [r6, #0]
 801b9c2:	6032      	strlt	r2, [r6, #0]
 801b9c4:	4b90      	ldr	r3, [pc, #576]	@ (801bc08 <_dtoa_r+0x2b8>)
 801b9c6:	9e03      	ldr	r6, [sp, #12]
 801b9c8:	43b3      	bics	r3, r6
 801b9ca:	d110      	bne.n	801b9ee <_dtoa_r+0x9e>
 801b9cc:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 801b9ce:	f242 730f 	movw	r3, #9999	@ 0x270f
 801b9d2:	6013      	str	r3, [r2, #0]
 801b9d4:	f3c6 0313 	ubfx	r3, r6, #0, #20
 801b9d8:	4323      	orrs	r3, r4
 801b9da:	f000 84e6 	beq.w	801c3aa <_dtoa_r+0xa5a>
 801b9de:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 801b9e0:	4f8a      	ldr	r7, [pc, #552]	@ (801bc0c <_dtoa_r+0x2bc>)
 801b9e2:	2b00      	cmp	r3, #0
 801b9e4:	f000 84e8 	beq.w	801c3b8 <_dtoa_r+0xa68>
 801b9e8:	1cfb      	adds	r3, r7, #3
 801b9ea:	f000 bce3 	b.w	801c3b4 <_dtoa_r+0xa64>
 801b9ee:	ed9d 8b02 	vldr	d8, [sp, #8]
 801b9f2:	eeb5 8b40 	vcmp.f64	d8, #0.0
 801b9f6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801b9fa:	d10a      	bne.n	801ba12 <_dtoa_r+0xc2>
 801b9fc:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 801b9fe:	2301      	movs	r3, #1
 801ba00:	6013      	str	r3, [r2, #0]
 801ba02:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 801ba04:	b113      	cbz	r3, 801ba0c <_dtoa_r+0xbc>
 801ba06:	9a1d      	ldr	r2, [sp, #116]	@ 0x74
 801ba08:	4b81      	ldr	r3, [pc, #516]	@ (801bc10 <_dtoa_r+0x2c0>)
 801ba0a:	6013      	str	r3, [r2, #0]
 801ba0c:	4f81      	ldr	r7, [pc, #516]	@ (801bc14 <_dtoa_r+0x2c4>)
 801ba0e:	f000 bcd3 	b.w	801c3b8 <_dtoa_r+0xa68>
 801ba12:	aa0e      	add	r2, sp, #56	@ 0x38
 801ba14:	a90f      	add	r1, sp, #60	@ 0x3c
 801ba16:	4648      	mov	r0, r9
 801ba18:	eeb0 0b48 	vmov.f64	d0, d8
 801ba1c:	f001 f9d2 	bl	801cdc4 <__d2b>
 801ba20:	f3c6 530a 	ubfx	r3, r6, #20, #11
 801ba24:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 801ba26:	9001      	str	r0, [sp, #4]
 801ba28:	2b00      	cmp	r3, #0
 801ba2a:	d045      	beq.n	801bab8 <_dtoa_r+0x168>
 801ba2c:	eeb0 7b48 	vmov.f64	d7, d8
 801ba30:	ee18 1a90 	vmov	r1, s17
 801ba34:	f3c1 0113 	ubfx	r1, r1, #0, #20
 801ba38:	f041 517f 	orr.w	r1, r1, #1069547520	@ 0x3fc00000
 801ba3c:	f441 1140 	orr.w	r1, r1, #3145728	@ 0x300000
 801ba40:	f2a3 33ff 	subw	r3, r3, #1023	@ 0x3ff
 801ba44:	2500      	movs	r5, #0
 801ba46:	ee07 1a90 	vmov	s15, r1
 801ba4a:	eeb7 6b08 	vmov.f64	d6, #120	@ 0x3fc00000  1.5
 801ba4e:	ed9f 5b66 	vldr	d5, [pc, #408]	@ 801bbe8 <_dtoa_r+0x298>
 801ba52:	ee37 7b46 	vsub.f64	d7, d7, d6
 801ba56:	ed9f 6b66 	vldr	d6, [pc, #408]	@ 801bbf0 <_dtoa_r+0x2a0>
 801ba5a:	eea7 6b05 	vfma.f64	d6, d7, d5
 801ba5e:	ed9f 5b66 	vldr	d5, [pc, #408]	@ 801bbf8 <_dtoa_r+0x2a8>
 801ba62:	ee07 3a90 	vmov	s15, r3
 801ba66:	eeb8 4be7 	vcvt.f64.s32	d4, s15
 801ba6a:	eeb0 7b46 	vmov.f64	d7, d6
 801ba6e:	eea4 7b05 	vfma.f64	d7, d4, d5
 801ba72:	eefd 6bc7 	vcvt.s32.f64	s13, d7
 801ba76:	eeb5 7bc0 	vcmpe.f64	d7, #0.0
 801ba7a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801ba7e:	ee16 8a90 	vmov	r8, s13
 801ba82:	d508      	bpl.n	801ba96 <_dtoa_r+0x146>
 801ba84:	eeb8 6be6 	vcvt.f64.s32	d6, s13
 801ba88:	eeb4 6b47 	vcmp.f64	d6, d7
 801ba8c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801ba90:	bf18      	it	ne
 801ba92:	f108 38ff 	addne.w	r8, r8, #4294967295
 801ba96:	f1b8 0f16 	cmp.w	r8, #22
 801ba9a:	d82b      	bhi.n	801baf4 <_dtoa_r+0x1a4>
 801ba9c:	495e      	ldr	r1, [pc, #376]	@ (801bc18 <_dtoa_r+0x2c8>)
 801ba9e:	eb01 01c8 	add.w	r1, r1, r8, lsl #3
 801baa2:	ed91 7b00 	vldr	d7, [r1]
 801baa6:	eeb4 8bc7 	vcmpe.f64	d8, d7
 801baaa:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801baae:	d501      	bpl.n	801bab4 <_dtoa_r+0x164>
 801bab0:	f108 38ff 	add.w	r8, r8, #4294967295
 801bab4:	2100      	movs	r1, #0
 801bab6:	e01e      	b.n	801baf6 <_dtoa_r+0x1a6>
 801bab8:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 801baba:	4413      	add	r3, r2
 801babc:	f203 4132 	addw	r1, r3, #1074	@ 0x432
 801bac0:	2920      	cmp	r1, #32
 801bac2:	bfc1      	itttt	gt
 801bac4:	f1c1 0140 	rsbgt	r1, r1, #64	@ 0x40
 801bac8:	408e      	lslgt	r6, r1
 801baca:	f203 4112 	addwgt	r1, r3, #1042	@ 0x412
 801bace:	fa24 f101 	lsrgt.w	r1, r4, r1
 801bad2:	bfd6      	itet	le
 801bad4:	f1c1 0120 	rsble	r1, r1, #32
 801bad8:	4331      	orrgt	r1, r6
 801bada:	fa04 f101 	lslle.w	r1, r4, r1
 801bade:	ee07 1a90 	vmov	s15, r1
 801bae2:	eeb8 7b67 	vcvt.f64.u32	d7, s15
 801bae6:	3b01      	subs	r3, #1
 801bae8:	ee17 1a90 	vmov	r1, s15
 801baec:	2501      	movs	r5, #1
 801baee:	f1a1 71f8 	sub.w	r1, r1, #32505856	@ 0x1f00000
 801baf2:	e7a8      	b.n	801ba46 <_dtoa_r+0xf6>
 801baf4:	2101      	movs	r1, #1
 801baf6:	1ad2      	subs	r2, r2, r3
 801baf8:	1e53      	subs	r3, r2, #1
 801bafa:	9306      	str	r3, [sp, #24]
 801bafc:	bf45      	ittet	mi
 801bafe:	f1c2 0301 	rsbmi	r3, r2, #1
 801bb02:	9304      	strmi	r3, [sp, #16]
 801bb04:	2300      	movpl	r3, #0
 801bb06:	2300      	movmi	r3, #0
 801bb08:	bf4c      	ite	mi
 801bb0a:	9306      	strmi	r3, [sp, #24]
 801bb0c:	9304      	strpl	r3, [sp, #16]
 801bb0e:	f1b8 0f00 	cmp.w	r8, #0
 801bb12:	910c      	str	r1, [sp, #48]	@ 0x30
 801bb14:	db18      	blt.n	801bb48 <_dtoa_r+0x1f8>
 801bb16:	9b06      	ldr	r3, [sp, #24]
 801bb18:	f8cd 8028 	str.w	r8, [sp, #40]	@ 0x28
 801bb1c:	4443      	add	r3, r8
 801bb1e:	9306      	str	r3, [sp, #24]
 801bb20:	2300      	movs	r3, #0
 801bb22:	9a07      	ldr	r2, [sp, #28]
 801bb24:	2a09      	cmp	r2, #9
 801bb26:	d845      	bhi.n	801bbb4 <_dtoa_r+0x264>
 801bb28:	2a05      	cmp	r2, #5
 801bb2a:	bfc4      	itt	gt
 801bb2c:	3a04      	subgt	r2, #4
 801bb2e:	9207      	strgt	r2, [sp, #28]
 801bb30:	9a07      	ldr	r2, [sp, #28]
 801bb32:	f1a2 0202 	sub.w	r2, r2, #2
 801bb36:	bfcc      	ite	gt
 801bb38:	2400      	movgt	r4, #0
 801bb3a:	2401      	movle	r4, #1
 801bb3c:	2a03      	cmp	r2, #3
 801bb3e:	d844      	bhi.n	801bbca <_dtoa_r+0x27a>
 801bb40:	e8df f002 	tbb	[pc, r2]
 801bb44:	0b173634 	.word	0x0b173634
 801bb48:	9b04      	ldr	r3, [sp, #16]
 801bb4a:	2200      	movs	r2, #0
 801bb4c:	eba3 0308 	sub.w	r3, r3, r8
 801bb50:	9304      	str	r3, [sp, #16]
 801bb52:	920a      	str	r2, [sp, #40]	@ 0x28
 801bb54:	f1c8 0300 	rsb	r3, r8, #0
 801bb58:	e7e3      	b.n	801bb22 <_dtoa_r+0x1d2>
 801bb5a:	2201      	movs	r2, #1
 801bb5c:	9208      	str	r2, [sp, #32]
 801bb5e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 801bb60:	eb08 0b02 	add.w	fp, r8, r2
 801bb64:	f10b 0a01 	add.w	sl, fp, #1
 801bb68:	4652      	mov	r2, sl
 801bb6a:	2a01      	cmp	r2, #1
 801bb6c:	bfb8      	it	lt
 801bb6e:	2201      	movlt	r2, #1
 801bb70:	e006      	b.n	801bb80 <_dtoa_r+0x230>
 801bb72:	2201      	movs	r2, #1
 801bb74:	9208      	str	r2, [sp, #32]
 801bb76:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 801bb78:	2a00      	cmp	r2, #0
 801bb7a:	dd29      	ble.n	801bbd0 <_dtoa_r+0x280>
 801bb7c:	4693      	mov	fp, r2
 801bb7e:	4692      	mov	sl, r2
 801bb80:	f8d9 701c 	ldr.w	r7, [r9, #28]
 801bb84:	2100      	movs	r1, #0
 801bb86:	2004      	movs	r0, #4
 801bb88:	f100 0614 	add.w	r6, r0, #20
 801bb8c:	4296      	cmp	r6, r2
 801bb8e:	d926      	bls.n	801bbde <_dtoa_r+0x28e>
 801bb90:	6079      	str	r1, [r7, #4]
 801bb92:	4648      	mov	r0, r9
 801bb94:	9305      	str	r3, [sp, #20]
 801bb96:	f000 fd39 	bl	801c60c <_Balloc>
 801bb9a:	9b05      	ldr	r3, [sp, #20]
 801bb9c:	4607      	mov	r7, r0
 801bb9e:	2800      	cmp	r0, #0
 801bba0:	d13e      	bne.n	801bc20 <_dtoa_r+0x2d0>
 801bba2:	4b1e      	ldr	r3, [pc, #120]	@ (801bc1c <_dtoa_r+0x2cc>)
 801bba4:	4602      	mov	r2, r0
 801bba6:	f240 11af 	movw	r1, #431	@ 0x1af
 801bbaa:	e6ea      	b.n	801b982 <_dtoa_r+0x32>
 801bbac:	2200      	movs	r2, #0
 801bbae:	e7e1      	b.n	801bb74 <_dtoa_r+0x224>
 801bbb0:	2200      	movs	r2, #0
 801bbb2:	e7d3      	b.n	801bb5c <_dtoa_r+0x20c>
 801bbb4:	2401      	movs	r4, #1
 801bbb6:	2200      	movs	r2, #0
 801bbb8:	e9cd 2407 	strd	r2, r4, [sp, #28]
 801bbbc:	f04f 3bff 	mov.w	fp, #4294967295
 801bbc0:	2100      	movs	r1, #0
 801bbc2:	46da      	mov	sl, fp
 801bbc4:	2212      	movs	r2, #18
 801bbc6:	9109      	str	r1, [sp, #36]	@ 0x24
 801bbc8:	e7da      	b.n	801bb80 <_dtoa_r+0x230>
 801bbca:	2201      	movs	r2, #1
 801bbcc:	9208      	str	r2, [sp, #32]
 801bbce:	e7f5      	b.n	801bbbc <_dtoa_r+0x26c>
 801bbd0:	f04f 0b01 	mov.w	fp, #1
 801bbd4:	46da      	mov	sl, fp
 801bbd6:	465a      	mov	r2, fp
 801bbd8:	f8cd b024 	str.w	fp, [sp, #36]	@ 0x24
 801bbdc:	e7d0      	b.n	801bb80 <_dtoa_r+0x230>
 801bbde:	3101      	adds	r1, #1
 801bbe0:	0040      	lsls	r0, r0, #1
 801bbe2:	e7d1      	b.n	801bb88 <_dtoa_r+0x238>
 801bbe4:	f3af 8000 	nop.w
 801bbe8:	636f4361 	.word	0x636f4361
 801bbec:	3fd287a7 	.word	0x3fd287a7
 801bbf0:	8b60c8b3 	.word	0x8b60c8b3
 801bbf4:	3fc68a28 	.word	0x3fc68a28
 801bbf8:	509f79fb 	.word	0x509f79fb
 801bbfc:	3fd34413 	.word	0x3fd34413
 801bc00:	0801fead 	.word	0x0801fead
 801bc04:	0801fec4 	.word	0x0801fec4
 801bc08:	7ff00000 	.word	0x7ff00000
 801bc0c:	0801fea9 	.word	0x0801fea9
 801bc10:	0801ffb0 	.word	0x0801ffb0
 801bc14:	0801ffaf 	.word	0x0801ffaf
 801bc18:	08020090 	.word	0x08020090
 801bc1c:	0801ff1c 	.word	0x0801ff1c
 801bc20:	f8d9 201c 	ldr.w	r2, [r9, #28]
 801bc24:	f1ba 0f0e 	cmp.w	sl, #14
 801bc28:	6010      	str	r0, [r2, #0]
 801bc2a:	d86e      	bhi.n	801bd0a <_dtoa_r+0x3ba>
 801bc2c:	2c00      	cmp	r4, #0
 801bc2e:	d06c      	beq.n	801bd0a <_dtoa_r+0x3ba>
 801bc30:	f1b8 0f00 	cmp.w	r8, #0
 801bc34:	f340 80b4 	ble.w	801bda0 <_dtoa_r+0x450>
 801bc38:	4ac8      	ldr	r2, [pc, #800]	@ (801bf5c <_dtoa_r+0x60c>)
 801bc3a:	f008 010f 	and.w	r1, r8, #15
 801bc3e:	eb02 02c1 	add.w	r2, r2, r1, lsl #3
 801bc42:	f418 7f80 	tst.w	r8, #256	@ 0x100
 801bc46:	ed92 7b00 	vldr	d7, [r2]
 801bc4a:	ea4f 1128 	mov.w	r1, r8, asr #4
 801bc4e:	f000 809b 	beq.w	801bd88 <_dtoa_r+0x438>
 801bc52:	4ac3      	ldr	r2, [pc, #780]	@ (801bf60 <_dtoa_r+0x610>)
 801bc54:	ed92 6b08 	vldr	d6, [r2, #32]
 801bc58:	ee88 6b06 	vdiv.f64	d6, d8, d6
 801bc5c:	ed8d 6b02 	vstr	d6, [sp, #8]
 801bc60:	f001 010f 	and.w	r1, r1, #15
 801bc64:	2203      	movs	r2, #3
 801bc66:	48be      	ldr	r0, [pc, #760]	@ (801bf60 <_dtoa_r+0x610>)
 801bc68:	2900      	cmp	r1, #0
 801bc6a:	f040 808f 	bne.w	801bd8c <_dtoa_r+0x43c>
 801bc6e:	ed9d 6b02 	vldr	d6, [sp, #8]
 801bc72:	ee86 7b07 	vdiv.f64	d7, d6, d7
 801bc76:	ed8d 7b02 	vstr	d7, [sp, #8]
 801bc7a:	990c      	ldr	r1, [sp, #48]	@ 0x30
 801bc7c:	ed9d 7b02 	vldr	d7, [sp, #8]
 801bc80:	2900      	cmp	r1, #0
 801bc82:	f000 80b3 	beq.w	801bdec <_dtoa_r+0x49c>
 801bc86:	eeb7 6b00 	vmov.f64	d6, #112	@ 0x3f800000  1.0
 801bc8a:	eeb4 7bc6 	vcmpe.f64	d7, d6
 801bc8e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801bc92:	f140 80ab 	bpl.w	801bdec <_dtoa_r+0x49c>
 801bc96:	f1ba 0f00 	cmp.w	sl, #0
 801bc9a:	f000 80a7 	beq.w	801bdec <_dtoa_r+0x49c>
 801bc9e:	f1bb 0f00 	cmp.w	fp, #0
 801bca2:	dd30      	ble.n	801bd06 <_dtoa_r+0x3b6>
 801bca4:	eeb2 6b04 	vmov.f64	d6, #36	@ 0x41200000  10.0
 801bca8:	ee27 7b06 	vmul.f64	d7, d7, d6
 801bcac:	ed8d 7b02 	vstr	d7, [sp, #8]
 801bcb0:	f108 31ff 	add.w	r1, r8, #4294967295
 801bcb4:	9105      	str	r1, [sp, #20]
 801bcb6:	3201      	adds	r2, #1
 801bcb8:	465c      	mov	r4, fp
 801bcba:	ed9d 6b02 	vldr	d6, [sp, #8]
 801bcbe:	eeb1 5b0c 	vmov.f64	d5, #28	@ 0x40e00000  7.0
 801bcc2:	ee07 2a90 	vmov	s15, r2
 801bcc6:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 801bcca:	eea7 5b06 	vfma.f64	d5, d7, d6
 801bcce:	ee15 2a90 	vmov	r2, s11
 801bcd2:	ec51 0b15 	vmov	r0, r1, d5
 801bcd6:	f1a2 7150 	sub.w	r1, r2, #54525952	@ 0x3400000
 801bcda:	2c00      	cmp	r4, #0
 801bcdc:	f040 808a 	bne.w	801bdf4 <_dtoa_r+0x4a4>
 801bce0:	eeb1 7b04 	vmov.f64	d7, #20	@ 0x40a00000  5.0
 801bce4:	ee36 6b47 	vsub.f64	d6, d6, d7
 801bce8:	ec41 0b17 	vmov	d7, r0, r1
 801bcec:	eeb4 6bc7 	vcmpe.f64	d6, d7
 801bcf0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801bcf4:	f300 826a 	bgt.w	801c1cc <_dtoa_r+0x87c>
 801bcf8:	eeb1 7b47 	vneg.f64	d7, d7
 801bcfc:	eeb4 6bc7 	vcmpe.f64	d6, d7
 801bd00:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801bd04:	d423      	bmi.n	801bd4e <_dtoa_r+0x3fe>
 801bd06:	ed8d 8b02 	vstr	d8, [sp, #8]
 801bd0a:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 801bd0c:	2a00      	cmp	r2, #0
 801bd0e:	f2c0 8129 	blt.w	801bf64 <_dtoa_r+0x614>
 801bd12:	f1b8 0f0e 	cmp.w	r8, #14
 801bd16:	f300 8125 	bgt.w	801bf64 <_dtoa_r+0x614>
 801bd1a:	4b90      	ldr	r3, [pc, #576]	@ (801bf5c <_dtoa_r+0x60c>)
 801bd1c:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
 801bd20:	ed93 6b00 	vldr	d6, [r3]
 801bd24:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801bd26:	2b00      	cmp	r3, #0
 801bd28:	f280 80c8 	bge.w	801bebc <_dtoa_r+0x56c>
 801bd2c:	f1ba 0f00 	cmp.w	sl, #0
 801bd30:	f300 80c4 	bgt.w	801bebc <_dtoa_r+0x56c>
 801bd34:	d10b      	bne.n	801bd4e <_dtoa_r+0x3fe>
 801bd36:	eeb1 7b04 	vmov.f64	d7, #20	@ 0x40a00000  5.0
 801bd3a:	ee26 6b07 	vmul.f64	d6, d6, d7
 801bd3e:	ed9d 7b02 	vldr	d7, [sp, #8]
 801bd42:	eeb4 6bc7 	vcmpe.f64	d6, d7
 801bd46:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801bd4a:	f2c0 823c 	blt.w	801c1c6 <_dtoa_r+0x876>
 801bd4e:	2400      	movs	r4, #0
 801bd50:	4625      	mov	r5, r4
 801bd52:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801bd54:	43db      	mvns	r3, r3
 801bd56:	9305      	str	r3, [sp, #20]
 801bd58:	463e      	mov	r6, r7
 801bd5a:	f04f 0800 	mov.w	r8, #0
 801bd5e:	4621      	mov	r1, r4
 801bd60:	4648      	mov	r0, r9
 801bd62:	f000 fc93 	bl	801c68c <_Bfree>
 801bd66:	2d00      	cmp	r5, #0
 801bd68:	f000 80a2 	beq.w	801beb0 <_dtoa_r+0x560>
 801bd6c:	f1b8 0f00 	cmp.w	r8, #0
 801bd70:	d005      	beq.n	801bd7e <_dtoa_r+0x42e>
 801bd72:	45a8      	cmp	r8, r5
 801bd74:	d003      	beq.n	801bd7e <_dtoa_r+0x42e>
 801bd76:	4641      	mov	r1, r8
 801bd78:	4648      	mov	r0, r9
 801bd7a:	f000 fc87 	bl	801c68c <_Bfree>
 801bd7e:	4629      	mov	r1, r5
 801bd80:	4648      	mov	r0, r9
 801bd82:	f000 fc83 	bl	801c68c <_Bfree>
 801bd86:	e093      	b.n	801beb0 <_dtoa_r+0x560>
 801bd88:	2202      	movs	r2, #2
 801bd8a:	e76c      	b.n	801bc66 <_dtoa_r+0x316>
 801bd8c:	07cc      	lsls	r4, r1, #31
 801bd8e:	d504      	bpl.n	801bd9a <_dtoa_r+0x44a>
 801bd90:	ed90 6b00 	vldr	d6, [r0]
 801bd94:	3201      	adds	r2, #1
 801bd96:	ee27 7b06 	vmul.f64	d7, d7, d6
 801bd9a:	1049      	asrs	r1, r1, #1
 801bd9c:	3008      	adds	r0, #8
 801bd9e:	e763      	b.n	801bc68 <_dtoa_r+0x318>
 801bda0:	d022      	beq.n	801bde8 <_dtoa_r+0x498>
 801bda2:	f1c8 0100 	rsb	r1, r8, #0
 801bda6:	4a6d      	ldr	r2, [pc, #436]	@ (801bf5c <_dtoa_r+0x60c>)
 801bda8:	f001 000f 	and.w	r0, r1, #15
 801bdac:	eb02 02c0 	add.w	r2, r2, r0, lsl #3
 801bdb0:	ed92 7b00 	vldr	d7, [r2]
 801bdb4:	ee28 7b07 	vmul.f64	d7, d8, d7
 801bdb8:	ed8d 7b02 	vstr	d7, [sp, #8]
 801bdbc:	4868      	ldr	r0, [pc, #416]	@ (801bf60 <_dtoa_r+0x610>)
 801bdbe:	1109      	asrs	r1, r1, #4
 801bdc0:	2400      	movs	r4, #0
 801bdc2:	2202      	movs	r2, #2
 801bdc4:	b929      	cbnz	r1, 801bdd2 <_dtoa_r+0x482>
 801bdc6:	2c00      	cmp	r4, #0
 801bdc8:	f43f af57 	beq.w	801bc7a <_dtoa_r+0x32a>
 801bdcc:	ed8d 7b02 	vstr	d7, [sp, #8]
 801bdd0:	e753      	b.n	801bc7a <_dtoa_r+0x32a>
 801bdd2:	07ce      	lsls	r6, r1, #31
 801bdd4:	d505      	bpl.n	801bde2 <_dtoa_r+0x492>
 801bdd6:	ed90 6b00 	vldr	d6, [r0]
 801bdda:	3201      	adds	r2, #1
 801bddc:	2401      	movs	r4, #1
 801bdde:	ee27 7b06 	vmul.f64	d7, d7, d6
 801bde2:	1049      	asrs	r1, r1, #1
 801bde4:	3008      	adds	r0, #8
 801bde6:	e7ed      	b.n	801bdc4 <_dtoa_r+0x474>
 801bde8:	2202      	movs	r2, #2
 801bdea:	e746      	b.n	801bc7a <_dtoa_r+0x32a>
 801bdec:	f8cd 8014 	str.w	r8, [sp, #20]
 801bdf0:	4654      	mov	r4, sl
 801bdf2:	e762      	b.n	801bcba <_dtoa_r+0x36a>
 801bdf4:	4a59      	ldr	r2, [pc, #356]	@ (801bf5c <_dtoa_r+0x60c>)
 801bdf6:	eb02 02c4 	add.w	r2, r2, r4, lsl #3
 801bdfa:	ed12 4b02 	vldr	d4, [r2, #-8]
 801bdfe:	9a08      	ldr	r2, [sp, #32]
 801be00:	ec41 0b17 	vmov	d7, r0, r1
 801be04:	443c      	add	r4, r7
 801be06:	b34a      	cbz	r2, 801be5c <_dtoa_r+0x50c>
 801be08:	eeb6 3b00 	vmov.f64	d3, #96	@ 0x3f000000  0.5
 801be0c:	eeb7 2b00 	vmov.f64	d2, #112	@ 0x3f800000  1.0
 801be10:	463e      	mov	r6, r7
 801be12:	ee83 5b04 	vdiv.f64	d5, d3, d4
 801be16:	eeb2 3b04 	vmov.f64	d3, #36	@ 0x41200000  10.0
 801be1a:	ee35 7b47 	vsub.f64	d7, d5, d7
 801be1e:	eefd 4bc6 	vcvt.s32.f64	s9, d6
 801be22:	ee14 2a90 	vmov	r2, s9
 801be26:	eeb8 5be4 	vcvt.f64.s32	d5, s9
 801be2a:	3230      	adds	r2, #48	@ 0x30
 801be2c:	ee36 6b45 	vsub.f64	d6, d6, d5
 801be30:	eeb4 6bc7 	vcmpe.f64	d6, d7
 801be34:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801be38:	f806 2b01 	strb.w	r2, [r6], #1
 801be3c:	d438      	bmi.n	801beb0 <_dtoa_r+0x560>
 801be3e:	ee32 5b46 	vsub.f64	d5, d2, d6
 801be42:	eeb4 5bc7 	vcmpe.f64	d5, d7
 801be46:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801be4a:	d46e      	bmi.n	801bf2a <_dtoa_r+0x5da>
 801be4c:	42a6      	cmp	r6, r4
 801be4e:	f43f af5a 	beq.w	801bd06 <_dtoa_r+0x3b6>
 801be52:	ee27 7b03 	vmul.f64	d7, d7, d3
 801be56:	ee26 6b03 	vmul.f64	d6, d6, d3
 801be5a:	e7e0      	b.n	801be1e <_dtoa_r+0x4ce>
 801be5c:	4621      	mov	r1, r4
 801be5e:	463e      	mov	r6, r7
 801be60:	ee27 7b04 	vmul.f64	d7, d7, d4
 801be64:	eeb2 3b04 	vmov.f64	d3, #36	@ 0x41200000  10.0
 801be68:	eefd 4bc6 	vcvt.s32.f64	s9, d6
 801be6c:	ee14 2a90 	vmov	r2, s9
 801be70:	3230      	adds	r2, #48	@ 0x30
 801be72:	f806 2b01 	strb.w	r2, [r6], #1
 801be76:	42a6      	cmp	r6, r4
 801be78:	eeb8 5be4 	vcvt.f64.s32	d5, s9
 801be7c:	ee36 6b45 	vsub.f64	d6, d6, d5
 801be80:	d119      	bne.n	801beb6 <_dtoa_r+0x566>
 801be82:	eeb6 5b00 	vmov.f64	d5, #96	@ 0x3f000000  0.5
 801be86:	ee37 4b05 	vadd.f64	d4, d7, d5
 801be8a:	eeb4 6bc4 	vcmpe.f64	d6, d4
 801be8e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801be92:	dc4a      	bgt.n	801bf2a <_dtoa_r+0x5da>
 801be94:	ee35 5b47 	vsub.f64	d5, d5, d7
 801be98:	eeb4 6bc5 	vcmpe.f64	d6, d5
 801be9c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801bea0:	f57f af31 	bpl.w	801bd06 <_dtoa_r+0x3b6>
 801bea4:	460e      	mov	r6, r1
 801bea6:	3901      	subs	r1, #1
 801bea8:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 801beac:	2b30      	cmp	r3, #48	@ 0x30
 801beae:	d0f9      	beq.n	801bea4 <_dtoa_r+0x554>
 801beb0:	f8dd 8014 	ldr.w	r8, [sp, #20]
 801beb4:	e027      	b.n	801bf06 <_dtoa_r+0x5b6>
 801beb6:	ee26 6b03 	vmul.f64	d6, d6, d3
 801beba:	e7d5      	b.n	801be68 <_dtoa_r+0x518>
 801bebc:	ed9d 7b02 	vldr	d7, [sp, #8]
 801bec0:	eeb2 4b04 	vmov.f64	d4, #36	@ 0x41200000  10.0
 801bec4:	463e      	mov	r6, r7
 801bec6:	ee87 5b06 	vdiv.f64	d5, d7, d6
 801beca:	eebd 5bc5 	vcvt.s32.f64	s10, d5
 801bece:	ee15 3a10 	vmov	r3, s10
 801bed2:	3330      	adds	r3, #48	@ 0x30
 801bed4:	f806 3b01 	strb.w	r3, [r6], #1
 801bed8:	1bf3      	subs	r3, r6, r7
 801beda:	459a      	cmp	sl, r3
 801bedc:	eeb8 3bc5 	vcvt.f64.s32	d3, s10
 801bee0:	eea3 7b46 	vfms.f64	d7, d3, d6
 801bee4:	d132      	bne.n	801bf4c <_dtoa_r+0x5fc>
 801bee6:	ee37 7b07 	vadd.f64	d7, d7, d7
 801beea:	eeb4 7bc6 	vcmpe.f64	d7, d6
 801beee:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801bef2:	dc18      	bgt.n	801bf26 <_dtoa_r+0x5d6>
 801bef4:	eeb4 7b46 	vcmp.f64	d7, d6
 801bef8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801befc:	d103      	bne.n	801bf06 <_dtoa_r+0x5b6>
 801befe:	ee15 3a10 	vmov	r3, s10
 801bf02:	07db      	lsls	r3, r3, #31
 801bf04:	d40f      	bmi.n	801bf26 <_dtoa_r+0x5d6>
 801bf06:	9901      	ldr	r1, [sp, #4]
 801bf08:	4648      	mov	r0, r9
 801bf0a:	f000 fbbf 	bl	801c68c <_Bfree>
 801bf0e:	2300      	movs	r3, #0
 801bf10:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 801bf12:	7033      	strb	r3, [r6, #0]
 801bf14:	f108 0301 	add.w	r3, r8, #1
 801bf18:	6013      	str	r3, [r2, #0]
 801bf1a:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 801bf1c:	2b00      	cmp	r3, #0
 801bf1e:	f000 824b 	beq.w	801c3b8 <_dtoa_r+0xa68>
 801bf22:	601e      	str	r6, [r3, #0]
 801bf24:	e248      	b.n	801c3b8 <_dtoa_r+0xa68>
 801bf26:	f8cd 8014 	str.w	r8, [sp, #20]
 801bf2a:	4633      	mov	r3, r6
 801bf2c:	461e      	mov	r6, r3
 801bf2e:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 801bf32:	2a39      	cmp	r2, #57	@ 0x39
 801bf34:	d106      	bne.n	801bf44 <_dtoa_r+0x5f4>
 801bf36:	429f      	cmp	r7, r3
 801bf38:	d1f8      	bne.n	801bf2c <_dtoa_r+0x5dc>
 801bf3a:	9a05      	ldr	r2, [sp, #20]
 801bf3c:	3201      	adds	r2, #1
 801bf3e:	9205      	str	r2, [sp, #20]
 801bf40:	2230      	movs	r2, #48	@ 0x30
 801bf42:	703a      	strb	r2, [r7, #0]
 801bf44:	781a      	ldrb	r2, [r3, #0]
 801bf46:	3201      	adds	r2, #1
 801bf48:	701a      	strb	r2, [r3, #0]
 801bf4a:	e7b1      	b.n	801beb0 <_dtoa_r+0x560>
 801bf4c:	ee27 7b04 	vmul.f64	d7, d7, d4
 801bf50:	eeb5 7b40 	vcmp.f64	d7, #0.0
 801bf54:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801bf58:	d1b5      	bne.n	801bec6 <_dtoa_r+0x576>
 801bf5a:	e7d4      	b.n	801bf06 <_dtoa_r+0x5b6>
 801bf5c:	08020090 	.word	0x08020090
 801bf60:	08020068 	.word	0x08020068
 801bf64:	9908      	ldr	r1, [sp, #32]
 801bf66:	2900      	cmp	r1, #0
 801bf68:	f000 80e9 	beq.w	801c13e <_dtoa_r+0x7ee>
 801bf6c:	9907      	ldr	r1, [sp, #28]
 801bf6e:	2901      	cmp	r1, #1
 801bf70:	f300 80cb 	bgt.w	801c10a <_dtoa_r+0x7ba>
 801bf74:	2d00      	cmp	r5, #0
 801bf76:	f000 80c4 	beq.w	801c102 <_dtoa_r+0x7b2>
 801bf7a:	f202 4233 	addw	r2, r2, #1075	@ 0x433
 801bf7e:	9e04      	ldr	r6, [sp, #16]
 801bf80:	461c      	mov	r4, r3
 801bf82:	9305      	str	r3, [sp, #20]
 801bf84:	9b04      	ldr	r3, [sp, #16]
 801bf86:	4413      	add	r3, r2
 801bf88:	9304      	str	r3, [sp, #16]
 801bf8a:	9b06      	ldr	r3, [sp, #24]
 801bf8c:	2101      	movs	r1, #1
 801bf8e:	4413      	add	r3, r2
 801bf90:	4648      	mov	r0, r9
 801bf92:	9306      	str	r3, [sp, #24]
 801bf94:	f000 fc78 	bl	801c888 <__i2b>
 801bf98:	9b05      	ldr	r3, [sp, #20]
 801bf9a:	4605      	mov	r5, r0
 801bf9c:	b166      	cbz	r6, 801bfb8 <_dtoa_r+0x668>
 801bf9e:	9a06      	ldr	r2, [sp, #24]
 801bfa0:	2a00      	cmp	r2, #0
 801bfa2:	dd09      	ble.n	801bfb8 <_dtoa_r+0x668>
 801bfa4:	42b2      	cmp	r2, r6
 801bfa6:	9904      	ldr	r1, [sp, #16]
 801bfa8:	bfa8      	it	ge
 801bfaa:	4632      	movge	r2, r6
 801bfac:	1a89      	subs	r1, r1, r2
 801bfae:	9104      	str	r1, [sp, #16]
 801bfb0:	9906      	ldr	r1, [sp, #24]
 801bfb2:	1ab6      	subs	r6, r6, r2
 801bfb4:	1a8a      	subs	r2, r1, r2
 801bfb6:	9206      	str	r2, [sp, #24]
 801bfb8:	b30b      	cbz	r3, 801bffe <_dtoa_r+0x6ae>
 801bfba:	9a08      	ldr	r2, [sp, #32]
 801bfbc:	2a00      	cmp	r2, #0
 801bfbe:	f000 80c5 	beq.w	801c14c <_dtoa_r+0x7fc>
 801bfc2:	2c00      	cmp	r4, #0
 801bfc4:	f000 80bf 	beq.w	801c146 <_dtoa_r+0x7f6>
 801bfc8:	4629      	mov	r1, r5
 801bfca:	4622      	mov	r2, r4
 801bfcc:	4648      	mov	r0, r9
 801bfce:	930b      	str	r3, [sp, #44]	@ 0x2c
 801bfd0:	f000 fd12 	bl	801c9f8 <__pow5mult>
 801bfd4:	9a01      	ldr	r2, [sp, #4]
 801bfd6:	4601      	mov	r1, r0
 801bfd8:	4605      	mov	r5, r0
 801bfda:	4648      	mov	r0, r9
 801bfdc:	f000 fc6a 	bl	801c8b4 <__multiply>
 801bfe0:	9901      	ldr	r1, [sp, #4]
 801bfe2:	9005      	str	r0, [sp, #20]
 801bfe4:	4648      	mov	r0, r9
 801bfe6:	f000 fb51 	bl	801c68c <_Bfree>
 801bfea:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 801bfec:	1b1b      	subs	r3, r3, r4
 801bfee:	f000 80b0 	beq.w	801c152 <_dtoa_r+0x802>
 801bff2:	9905      	ldr	r1, [sp, #20]
 801bff4:	461a      	mov	r2, r3
 801bff6:	4648      	mov	r0, r9
 801bff8:	f000 fcfe 	bl	801c9f8 <__pow5mult>
 801bffc:	9001      	str	r0, [sp, #4]
 801bffe:	2101      	movs	r1, #1
 801c000:	4648      	mov	r0, r9
 801c002:	f000 fc41 	bl	801c888 <__i2b>
 801c006:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 801c008:	4604      	mov	r4, r0
 801c00a:	2b00      	cmp	r3, #0
 801c00c:	f000 81da 	beq.w	801c3c4 <_dtoa_r+0xa74>
 801c010:	461a      	mov	r2, r3
 801c012:	4601      	mov	r1, r0
 801c014:	4648      	mov	r0, r9
 801c016:	f000 fcef 	bl	801c9f8 <__pow5mult>
 801c01a:	9b07      	ldr	r3, [sp, #28]
 801c01c:	2b01      	cmp	r3, #1
 801c01e:	4604      	mov	r4, r0
 801c020:	f300 80a0 	bgt.w	801c164 <_dtoa_r+0x814>
 801c024:	9b02      	ldr	r3, [sp, #8]
 801c026:	2b00      	cmp	r3, #0
 801c028:	f040 8096 	bne.w	801c158 <_dtoa_r+0x808>
 801c02c:	9b03      	ldr	r3, [sp, #12]
 801c02e:	f3c3 0213 	ubfx	r2, r3, #0, #20
 801c032:	2a00      	cmp	r2, #0
 801c034:	f040 8092 	bne.w	801c15c <_dtoa_r+0x80c>
 801c038:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 801c03c:	0d12      	lsrs	r2, r2, #20
 801c03e:	0512      	lsls	r2, r2, #20
 801c040:	2a00      	cmp	r2, #0
 801c042:	f000 808d 	beq.w	801c160 <_dtoa_r+0x810>
 801c046:	9b04      	ldr	r3, [sp, #16]
 801c048:	3301      	adds	r3, #1
 801c04a:	9304      	str	r3, [sp, #16]
 801c04c:	9b06      	ldr	r3, [sp, #24]
 801c04e:	3301      	adds	r3, #1
 801c050:	9306      	str	r3, [sp, #24]
 801c052:	2301      	movs	r3, #1
 801c054:	930b      	str	r3, [sp, #44]	@ 0x2c
 801c056:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 801c058:	2b00      	cmp	r3, #0
 801c05a:	f000 81b9 	beq.w	801c3d0 <_dtoa_r+0xa80>
 801c05e:	6922      	ldr	r2, [r4, #16]
 801c060:	eb04 0282 	add.w	r2, r4, r2, lsl #2
 801c064:	6910      	ldr	r0, [r2, #16]
 801c066:	f000 fbc3 	bl	801c7f0 <__hi0bits>
 801c06a:	f1c0 0020 	rsb	r0, r0, #32
 801c06e:	9b06      	ldr	r3, [sp, #24]
 801c070:	4418      	add	r0, r3
 801c072:	f010 001f 	ands.w	r0, r0, #31
 801c076:	f000 8081 	beq.w	801c17c <_dtoa_r+0x82c>
 801c07a:	f1c0 0220 	rsb	r2, r0, #32
 801c07e:	2a04      	cmp	r2, #4
 801c080:	dd73      	ble.n	801c16a <_dtoa_r+0x81a>
 801c082:	9b04      	ldr	r3, [sp, #16]
 801c084:	f1c0 001c 	rsb	r0, r0, #28
 801c088:	4403      	add	r3, r0
 801c08a:	9304      	str	r3, [sp, #16]
 801c08c:	9b06      	ldr	r3, [sp, #24]
 801c08e:	4406      	add	r6, r0
 801c090:	4403      	add	r3, r0
 801c092:	9306      	str	r3, [sp, #24]
 801c094:	9b04      	ldr	r3, [sp, #16]
 801c096:	2b00      	cmp	r3, #0
 801c098:	dd05      	ble.n	801c0a6 <_dtoa_r+0x756>
 801c09a:	9901      	ldr	r1, [sp, #4]
 801c09c:	461a      	mov	r2, r3
 801c09e:	4648      	mov	r0, r9
 801c0a0:	f000 fd04 	bl	801caac <__lshift>
 801c0a4:	9001      	str	r0, [sp, #4]
 801c0a6:	9b06      	ldr	r3, [sp, #24]
 801c0a8:	2b00      	cmp	r3, #0
 801c0aa:	dd05      	ble.n	801c0b8 <_dtoa_r+0x768>
 801c0ac:	4621      	mov	r1, r4
 801c0ae:	461a      	mov	r2, r3
 801c0b0:	4648      	mov	r0, r9
 801c0b2:	f000 fcfb 	bl	801caac <__lshift>
 801c0b6:	4604      	mov	r4, r0
 801c0b8:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 801c0ba:	2b00      	cmp	r3, #0
 801c0bc:	d060      	beq.n	801c180 <_dtoa_r+0x830>
 801c0be:	9801      	ldr	r0, [sp, #4]
 801c0c0:	4621      	mov	r1, r4
 801c0c2:	f000 fd5f 	bl	801cb84 <__mcmp>
 801c0c6:	2800      	cmp	r0, #0
 801c0c8:	da5a      	bge.n	801c180 <_dtoa_r+0x830>
 801c0ca:	f108 33ff 	add.w	r3, r8, #4294967295
 801c0ce:	9305      	str	r3, [sp, #20]
 801c0d0:	9901      	ldr	r1, [sp, #4]
 801c0d2:	2300      	movs	r3, #0
 801c0d4:	220a      	movs	r2, #10
 801c0d6:	4648      	mov	r0, r9
 801c0d8:	f000 fafa 	bl	801c6d0 <__multadd>
 801c0dc:	9b08      	ldr	r3, [sp, #32]
 801c0de:	9001      	str	r0, [sp, #4]
 801c0e0:	2b00      	cmp	r3, #0
 801c0e2:	f000 8177 	beq.w	801c3d4 <_dtoa_r+0xa84>
 801c0e6:	4629      	mov	r1, r5
 801c0e8:	2300      	movs	r3, #0
 801c0ea:	220a      	movs	r2, #10
 801c0ec:	4648      	mov	r0, r9
 801c0ee:	f000 faef 	bl	801c6d0 <__multadd>
 801c0f2:	f1bb 0f00 	cmp.w	fp, #0
 801c0f6:	4605      	mov	r5, r0
 801c0f8:	dc6e      	bgt.n	801c1d8 <_dtoa_r+0x888>
 801c0fa:	9b07      	ldr	r3, [sp, #28]
 801c0fc:	2b02      	cmp	r3, #2
 801c0fe:	dc48      	bgt.n	801c192 <_dtoa_r+0x842>
 801c100:	e06a      	b.n	801c1d8 <_dtoa_r+0x888>
 801c102:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 801c104:	f1c2 0236 	rsb	r2, r2, #54	@ 0x36
 801c108:	e739      	b.n	801bf7e <_dtoa_r+0x62e>
 801c10a:	f10a 34ff 	add.w	r4, sl, #4294967295
 801c10e:	42a3      	cmp	r3, r4
 801c110:	db07      	blt.n	801c122 <_dtoa_r+0x7d2>
 801c112:	f1ba 0f00 	cmp.w	sl, #0
 801c116:	eba3 0404 	sub.w	r4, r3, r4
 801c11a:	db0b      	blt.n	801c134 <_dtoa_r+0x7e4>
 801c11c:	9e04      	ldr	r6, [sp, #16]
 801c11e:	4652      	mov	r2, sl
 801c120:	e72f      	b.n	801bf82 <_dtoa_r+0x632>
 801c122:	1ae2      	subs	r2, r4, r3
 801c124:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 801c126:	9e04      	ldr	r6, [sp, #16]
 801c128:	4413      	add	r3, r2
 801c12a:	930a      	str	r3, [sp, #40]	@ 0x28
 801c12c:	4652      	mov	r2, sl
 801c12e:	4623      	mov	r3, r4
 801c130:	2400      	movs	r4, #0
 801c132:	e726      	b.n	801bf82 <_dtoa_r+0x632>
 801c134:	9a04      	ldr	r2, [sp, #16]
 801c136:	eba2 060a 	sub.w	r6, r2, sl
 801c13a:	2200      	movs	r2, #0
 801c13c:	e721      	b.n	801bf82 <_dtoa_r+0x632>
 801c13e:	9e04      	ldr	r6, [sp, #16]
 801c140:	9d08      	ldr	r5, [sp, #32]
 801c142:	461c      	mov	r4, r3
 801c144:	e72a      	b.n	801bf9c <_dtoa_r+0x64c>
 801c146:	9a01      	ldr	r2, [sp, #4]
 801c148:	9205      	str	r2, [sp, #20]
 801c14a:	e752      	b.n	801bff2 <_dtoa_r+0x6a2>
 801c14c:	9901      	ldr	r1, [sp, #4]
 801c14e:	461a      	mov	r2, r3
 801c150:	e751      	b.n	801bff6 <_dtoa_r+0x6a6>
 801c152:	9b05      	ldr	r3, [sp, #20]
 801c154:	9301      	str	r3, [sp, #4]
 801c156:	e752      	b.n	801bffe <_dtoa_r+0x6ae>
 801c158:	2300      	movs	r3, #0
 801c15a:	e77b      	b.n	801c054 <_dtoa_r+0x704>
 801c15c:	9b02      	ldr	r3, [sp, #8]
 801c15e:	e779      	b.n	801c054 <_dtoa_r+0x704>
 801c160:	920b      	str	r2, [sp, #44]	@ 0x2c
 801c162:	e778      	b.n	801c056 <_dtoa_r+0x706>
 801c164:	2300      	movs	r3, #0
 801c166:	930b      	str	r3, [sp, #44]	@ 0x2c
 801c168:	e779      	b.n	801c05e <_dtoa_r+0x70e>
 801c16a:	d093      	beq.n	801c094 <_dtoa_r+0x744>
 801c16c:	9b04      	ldr	r3, [sp, #16]
 801c16e:	321c      	adds	r2, #28
 801c170:	4413      	add	r3, r2
 801c172:	9304      	str	r3, [sp, #16]
 801c174:	9b06      	ldr	r3, [sp, #24]
 801c176:	4416      	add	r6, r2
 801c178:	4413      	add	r3, r2
 801c17a:	e78a      	b.n	801c092 <_dtoa_r+0x742>
 801c17c:	4602      	mov	r2, r0
 801c17e:	e7f5      	b.n	801c16c <_dtoa_r+0x81c>
 801c180:	f1ba 0f00 	cmp.w	sl, #0
 801c184:	f8cd 8014 	str.w	r8, [sp, #20]
 801c188:	46d3      	mov	fp, sl
 801c18a:	dc21      	bgt.n	801c1d0 <_dtoa_r+0x880>
 801c18c:	9b07      	ldr	r3, [sp, #28]
 801c18e:	2b02      	cmp	r3, #2
 801c190:	dd1e      	ble.n	801c1d0 <_dtoa_r+0x880>
 801c192:	f1bb 0f00 	cmp.w	fp, #0
 801c196:	f47f addc 	bne.w	801bd52 <_dtoa_r+0x402>
 801c19a:	4621      	mov	r1, r4
 801c19c:	465b      	mov	r3, fp
 801c19e:	2205      	movs	r2, #5
 801c1a0:	4648      	mov	r0, r9
 801c1a2:	f000 fa95 	bl	801c6d0 <__multadd>
 801c1a6:	4601      	mov	r1, r0
 801c1a8:	4604      	mov	r4, r0
 801c1aa:	9801      	ldr	r0, [sp, #4]
 801c1ac:	f000 fcea 	bl	801cb84 <__mcmp>
 801c1b0:	2800      	cmp	r0, #0
 801c1b2:	f77f adce 	ble.w	801bd52 <_dtoa_r+0x402>
 801c1b6:	463e      	mov	r6, r7
 801c1b8:	2331      	movs	r3, #49	@ 0x31
 801c1ba:	f806 3b01 	strb.w	r3, [r6], #1
 801c1be:	9b05      	ldr	r3, [sp, #20]
 801c1c0:	3301      	adds	r3, #1
 801c1c2:	9305      	str	r3, [sp, #20]
 801c1c4:	e5c9      	b.n	801bd5a <_dtoa_r+0x40a>
 801c1c6:	f8cd 8014 	str.w	r8, [sp, #20]
 801c1ca:	4654      	mov	r4, sl
 801c1cc:	4625      	mov	r5, r4
 801c1ce:	e7f2      	b.n	801c1b6 <_dtoa_r+0x866>
 801c1d0:	9b08      	ldr	r3, [sp, #32]
 801c1d2:	2b00      	cmp	r3, #0
 801c1d4:	f000 8102 	beq.w	801c3dc <_dtoa_r+0xa8c>
 801c1d8:	2e00      	cmp	r6, #0
 801c1da:	dd05      	ble.n	801c1e8 <_dtoa_r+0x898>
 801c1dc:	4629      	mov	r1, r5
 801c1de:	4632      	mov	r2, r6
 801c1e0:	4648      	mov	r0, r9
 801c1e2:	f000 fc63 	bl	801caac <__lshift>
 801c1e6:	4605      	mov	r5, r0
 801c1e8:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 801c1ea:	2b00      	cmp	r3, #0
 801c1ec:	d058      	beq.n	801c2a0 <_dtoa_r+0x950>
 801c1ee:	6869      	ldr	r1, [r5, #4]
 801c1f0:	4648      	mov	r0, r9
 801c1f2:	f000 fa0b 	bl	801c60c <_Balloc>
 801c1f6:	4606      	mov	r6, r0
 801c1f8:	b928      	cbnz	r0, 801c206 <_dtoa_r+0x8b6>
 801c1fa:	4b82      	ldr	r3, [pc, #520]	@ (801c404 <_dtoa_r+0xab4>)
 801c1fc:	4602      	mov	r2, r0
 801c1fe:	f240 21ef 	movw	r1, #751	@ 0x2ef
 801c202:	f7ff bbbe 	b.w	801b982 <_dtoa_r+0x32>
 801c206:	692a      	ldr	r2, [r5, #16]
 801c208:	3202      	adds	r2, #2
 801c20a:	0092      	lsls	r2, r2, #2
 801c20c:	f105 010c 	add.w	r1, r5, #12
 801c210:	300c      	adds	r0, #12
 801c212:	f7ff fb00 	bl	801b816 <memcpy>
 801c216:	2201      	movs	r2, #1
 801c218:	4631      	mov	r1, r6
 801c21a:	4648      	mov	r0, r9
 801c21c:	f000 fc46 	bl	801caac <__lshift>
 801c220:	1c7b      	adds	r3, r7, #1
 801c222:	9304      	str	r3, [sp, #16]
 801c224:	eb07 030b 	add.w	r3, r7, fp
 801c228:	9309      	str	r3, [sp, #36]	@ 0x24
 801c22a:	9b02      	ldr	r3, [sp, #8]
 801c22c:	f003 0301 	and.w	r3, r3, #1
 801c230:	46a8      	mov	r8, r5
 801c232:	9308      	str	r3, [sp, #32]
 801c234:	4605      	mov	r5, r0
 801c236:	9b04      	ldr	r3, [sp, #16]
 801c238:	9801      	ldr	r0, [sp, #4]
 801c23a:	4621      	mov	r1, r4
 801c23c:	f103 3bff 	add.w	fp, r3, #4294967295
 801c240:	f7ff fafe 	bl	801b840 <quorem>
 801c244:	4641      	mov	r1, r8
 801c246:	9002      	str	r0, [sp, #8]
 801c248:	f100 0a30 	add.w	sl, r0, #48	@ 0x30
 801c24c:	9801      	ldr	r0, [sp, #4]
 801c24e:	f000 fc99 	bl	801cb84 <__mcmp>
 801c252:	462a      	mov	r2, r5
 801c254:	9006      	str	r0, [sp, #24]
 801c256:	4621      	mov	r1, r4
 801c258:	4648      	mov	r0, r9
 801c25a:	f000 fcaf 	bl	801cbbc <__mdiff>
 801c25e:	68c2      	ldr	r2, [r0, #12]
 801c260:	4606      	mov	r6, r0
 801c262:	b9fa      	cbnz	r2, 801c2a4 <_dtoa_r+0x954>
 801c264:	4601      	mov	r1, r0
 801c266:	9801      	ldr	r0, [sp, #4]
 801c268:	f000 fc8c 	bl	801cb84 <__mcmp>
 801c26c:	4602      	mov	r2, r0
 801c26e:	4631      	mov	r1, r6
 801c270:	4648      	mov	r0, r9
 801c272:	920a      	str	r2, [sp, #40]	@ 0x28
 801c274:	f000 fa0a 	bl	801c68c <_Bfree>
 801c278:	9b07      	ldr	r3, [sp, #28]
 801c27a:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 801c27c:	9e04      	ldr	r6, [sp, #16]
 801c27e:	ea42 0103 	orr.w	r1, r2, r3
 801c282:	9b08      	ldr	r3, [sp, #32]
 801c284:	4319      	orrs	r1, r3
 801c286:	d10f      	bne.n	801c2a8 <_dtoa_r+0x958>
 801c288:	f1ba 0f39 	cmp.w	sl, #57	@ 0x39
 801c28c:	d028      	beq.n	801c2e0 <_dtoa_r+0x990>
 801c28e:	9b06      	ldr	r3, [sp, #24]
 801c290:	2b00      	cmp	r3, #0
 801c292:	dd02      	ble.n	801c29a <_dtoa_r+0x94a>
 801c294:	9b02      	ldr	r3, [sp, #8]
 801c296:	f103 0a31 	add.w	sl, r3, #49	@ 0x31
 801c29a:	f88b a000 	strb.w	sl, [fp]
 801c29e:	e55e      	b.n	801bd5e <_dtoa_r+0x40e>
 801c2a0:	4628      	mov	r0, r5
 801c2a2:	e7bd      	b.n	801c220 <_dtoa_r+0x8d0>
 801c2a4:	2201      	movs	r2, #1
 801c2a6:	e7e2      	b.n	801c26e <_dtoa_r+0x91e>
 801c2a8:	9b06      	ldr	r3, [sp, #24]
 801c2aa:	2b00      	cmp	r3, #0
 801c2ac:	db04      	blt.n	801c2b8 <_dtoa_r+0x968>
 801c2ae:	9907      	ldr	r1, [sp, #28]
 801c2b0:	430b      	orrs	r3, r1
 801c2b2:	9908      	ldr	r1, [sp, #32]
 801c2b4:	430b      	orrs	r3, r1
 801c2b6:	d120      	bne.n	801c2fa <_dtoa_r+0x9aa>
 801c2b8:	2a00      	cmp	r2, #0
 801c2ba:	ddee      	ble.n	801c29a <_dtoa_r+0x94a>
 801c2bc:	9901      	ldr	r1, [sp, #4]
 801c2be:	2201      	movs	r2, #1
 801c2c0:	4648      	mov	r0, r9
 801c2c2:	f000 fbf3 	bl	801caac <__lshift>
 801c2c6:	4621      	mov	r1, r4
 801c2c8:	9001      	str	r0, [sp, #4]
 801c2ca:	f000 fc5b 	bl	801cb84 <__mcmp>
 801c2ce:	2800      	cmp	r0, #0
 801c2d0:	dc03      	bgt.n	801c2da <_dtoa_r+0x98a>
 801c2d2:	d1e2      	bne.n	801c29a <_dtoa_r+0x94a>
 801c2d4:	f01a 0f01 	tst.w	sl, #1
 801c2d8:	d0df      	beq.n	801c29a <_dtoa_r+0x94a>
 801c2da:	f1ba 0f39 	cmp.w	sl, #57	@ 0x39
 801c2de:	d1d9      	bne.n	801c294 <_dtoa_r+0x944>
 801c2e0:	2339      	movs	r3, #57	@ 0x39
 801c2e2:	f88b 3000 	strb.w	r3, [fp]
 801c2e6:	4633      	mov	r3, r6
 801c2e8:	461e      	mov	r6, r3
 801c2ea:	3b01      	subs	r3, #1
 801c2ec:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 801c2f0:	2a39      	cmp	r2, #57	@ 0x39
 801c2f2:	d052      	beq.n	801c39a <_dtoa_r+0xa4a>
 801c2f4:	3201      	adds	r2, #1
 801c2f6:	701a      	strb	r2, [r3, #0]
 801c2f8:	e531      	b.n	801bd5e <_dtoa_r+0x40e>
 801c2fa:	2a00      	cmp	r2, #0
 801c2fc:	dd07      	ble.n	801c30e <_dtoa_r+0x9be>
 801c2fe:	f1ba 0f39 	cmp.w	sl, #57	@ 0x39
 801c302:	d0ed      	beq.n	801c2e0 <_dtoa_r+0x990>
 801c304:	f10a 0301 	add.w	r3, sl, #1
 801c308:	f88b 3000 	strb.w	r3, [fp]
 801c30c:	e527      	b.n	801bd5e <_dtoa_r+0x40e>
 801c30e:	9b04      	ldr	r3, [sp, #16]
 801c310:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 801c312:	f803 ac01 	strb.w	sl, [r3, #-1]
 801c316:	4293      	cmp	r3, r2
 801c318:	d029      	beq.n	801c36e <_dtoa_r+0xa1e>
 801c31a:	9901      	ldr	r1, [sp, #4]
 801c31c:	2300      	movs	r3, #0
 801c31e:	220a      	movs	r2, #10
 801c320:	4648      	mov	r0, r9
 801c322:	f000 f9d5 	bl	801c6d0 <__multadd>
 801c326:	45a8      	cmp	r8, r5
 801c328:	9001      	str	r0, [sp, #4]
 801c32a:	f04f 0300 	mov.w	r3, #0
 801c32e:	f04f 020a 	mov.w	r2, #10
 801c332:	4641      	mov	r1, r8
 801c334:	4648      	mov	r0, r9
 801c336:	d107      	bne.n	801c348 <_dtoa_r+0x9f8>
 801c338:	f000 f9ca 	bl	801c6d0 <__multadd>
 801c33c:	4680      	mov	r8, r0
 801c33e:	4605      	mov	r5, r0
 801c340:	9b04      	ldr	r3, [sp, #16]
 801c342:	3301      	adds	r3, #1
 801c344:	9304      	str	r3, [sp, #16]
 801c346:	e776      	b.n	801c236 <_dtoa_r+0x8e6>
 801c348:	f000 f9c2 	bl	801c6d0 <__multadd>
 801c34c:	4629      	mov	r1, r5
 801c34e:	4680      	mov	r8, r0
 801c350:	2300      	movs	r3, #0
 801c352:	220a      	movs	r2, #10
 801c354:	4648      	mov	r0, r9
 801c356:	f000 f9bb 	bl	801c6d0 <__multadd>
 801c35a:	4605      	mov	r5, r0
 801c35c:	e7f0      	b.n	801c340 <_dtoa_r+0x9f0>
 801c35e:	f1bb 0f00 	cmp.w	fp, #0
 801c362:	bfcc      	ite	gt
 801c364:	465e      	movgt	r6, fp
 801c366:	2601      	movle	r6, #1
 801c368:	443e      	add	r6, r7
 801c36a:	f04f 0800 	mov.w	r8, #0
 801c36e:	9901      	ldr	r1, [sp, #4]
 801c370:	2201      	movs	r2, #1
 801c372:	4648      	mov	r0, r9
 801c374:	f000 fb9a 	bl	801caac <__lshift>
 801c378:	4621      	mov	r1, r4
 801c37a:	9001      	str	r0, [sp, #4]
 801c37c:	f000 fc02 	bl	801cb84 <__mcmp>
 801c380:	2800      	cmp	r0, #0
 801c382:	dcb0      	bgt.n	801c2e6 <_dtoa_r+0x996>
 801c384:	d102      	bne.n	801c38c <_dtoa_r+0xa3c>
 801c386:	f01a 0f01 	tst.w	sl, #1
 801c38a:	d1ac      	bne.n	801c2e6 <_dtoa_r+0x996>
 801c38c:	4633      	mov	r3, r6
 801c38e:	461e      	mov	r6, r3
 801c390:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 801c394:	2a30      	cmp	r2, #48	@ 0x30
 801c396:	d0fa      	beq.n	801c38e <_dtoa_r+0xa3e>
 801c398:	e4e1      	b.n	801bd5e <_dtoa_r+0x40e>
 801c39a:	429f      	cmp	r7, r3
 801c39c:	d1a4      	bne.n	801c2e8 <_dtoa_r+0x998>
 801c39e:	9b05      	ldr	r3, [sp, #20]
 801c3a0:	3301      	adds	r3, #1
 801c3a2:	9305      	str	r3, [sp, #20]
 801c3a4:	2331      	movs	r3, #49	@ 0x31
 801c3a6:	703b      	strb	r3, [r7, #0]
 801c3a8:	e4d9      	b.n	801bd5e <_dtoa_r+0x40e>
 801c3aa:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 801c3ac:	4f16      	ldr	r7, [pc, #88]	@ (801c408 <_dtoa_r+0xab8>)
 801c3ae:	b11b      	cbz	r3, 801c3b8 <_dtoa_r+0xa68>
 801c3b0:	f107 0308 	add.w	r3, r7, #8
 801c3b4:	9a1d      	ldr	r2, [sp, #116]	@ 0x74
 801c3b6:	6013      	str	r3, [r2, #0]
 801c3b8:	4638      	mov	r0, r7
 801c3ba:	b011      	add	sp, #68	@ 0x44
 801c3bc:	ecbd 8b02 	vpop	{d8}
 801c3c0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801c3c4:	9b07      	ldr	r3, [sp, #28]
 801c3c6:	2b01      	cmp	r3, #1
 801c3c8:	f77f ae2c 	ble.w	801c024 <_dtoa_r+0x6d4>
 801c3cc:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 801c3ce:	930b      	str	r3, [sp, #44]	@ 0x2c
 801c3d0:	2001      	movs	r0, #1
 801c3d2:	e64c      	b.n	801c06e <_dtoa_r+0x71e>
 801c3d4:	f1bb 0f00 	cmp.w	fp, #0
 801c3d8:	f77f aed8 	ble.w	801c18c <_dtoa_r+0x83c>
 801c3dc:	463e      	mov	r6, r7
 801c3de:	9801      	ldr	r0, [sp, #4]
 801c3e0:	4621      	mov	r1, r4
 801c3e2:	f7ff fa2d 	bl	801b840 <quorem>
 801c3e6:	f100 0a30 	add.w	sl, r0, #48	@ 0x30
 801c3ea:	f806 ab01 	strb.w	sl, [r6], #1
 801c3ee:	1bf2      	subs	r2, r6, r7
 801c3f0:	4593      	cmp	fp, r2
 801c3f2:	ddb4      	ble.n	801c35e <_dtoa_r+0xa0e>
 801c3f4:	9901      	ldr	r1, [sp, #4]
 801c3f6:	2300      	movs	r3, #0
 801c3f8:	220a      	movs	r2, #10
 801c3fa:	4648      	mov	r0, r9
 801c3fc:	f000 f968 	bl	801c6d0 <__multadd>
 801c400:	9001      	str	r0, [sp, #4]
 801c402:	e7ec      	b.n	801c3de <_dtoa_r+0xa8e>
 801c404:	0801ff1c 	.word	0x0801ff1c
 801c408:	0801fea0 	.word	0x0801fea0

0801c40c <_free_r>:
 801c40c:	b538      	push	{r3, r4, r5, lr}
 801c40e:	4605      	mov	r5, r0
 801c410:	2900      	cmp	r1, #0
 801c412:	d041      	beq.n	801c498 <_free_r+0x8c>
 801c414:	f851 3c04 	ldr.w	r3, [r1, #-4]
 801c418:	1f0c      	subs	r4, r1, #4
 801c41a:	2b00      	cmp	r3, #0
 801c41c:	bfb8      	it	lt
 801c41e:	18e4      	addlt	r4, r4, r3
 801c420:	f000 f8e8 	bl	801c5f4 <__malloc_lock>
 801c424:	4a1d      	ldr	r2, [pc, #116]	@ (801c49c <_free_r+0x90>)
 801c426:	6813      	ldr	r3, [r2, #0]
 801c428:	b933      	cbnz	r3, 801c438 <_free_r+0x2c>
 801c42a:	6063      	str	r3, [r4, #4]
 801c42c:	6014      	str	r4, [r2, #0]
 801c42e:	4628      	mov	r0, r5
 801c430:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 801c434:	f000 b8e4 	b.w	801c600 <__malloc_unlock>
 801c438:	42a3      	cmp	r3, r4
 801c43a:	d908      	bls.n	801c44e <_free_r+0x42>
 801c43c:	6820      	ldr	r0, [r4, #0]
 801c43e:	1821      	adds	r1, r4, r0
 801c440:	428b      	cmp	r3, r1
 801c442:	bf01      	itttt	eq
 801c444:	6819      	ldreq	r1, [r3, #0]
 801c446:	685b      	ldreq	r3, [r3, #4]
 801c448:	1809      	addeq	r1, r1, r0
 801c44a:	6021      	streq	r1, [r4, #0]
 801c44c:	e7ed      	b.n	801c42a <_free_r+0x1e>
 801c44e:	461a      	mov	r2, r3
 801c450:	685b      	ldr	r3, [r3, #4]
 801c452:	b10b      	cbz	r3, 801c458 <_free_r+0x4c>
 801c454:	42a3      	cmp	r3, r4
 801c456:	d9fa      	bls.n	801c44e <_free_r+0x42>
 801c458:	6811      	ldr	r1, [r2, #0]
 801c45a:	1850      	adds	r0, r2, r1
 801c45c:	42a0      	cmp	r0, r4
 801c45e:	d10b      	bne.n	801c478 <_free_r+0x6c>
 801c460:	6820      	ldr	r0, [r4, #0]
 801c462:	4401      	add	r1, r0
 801c464:	1850      	adds	r0, r2, r1
 801c466:	4283      	cmp	r3, r0
 801c468:	6011      	str	r1, [r2, #0]
 801c46a:	d1e0      	bne.n	801c42e <_free_r+0x22>
 801c46c:	6818      	ldr	r0, [r3, #0]
 801c46e:	685b      	ldr	r3, [r3, #4]
 801c470:	6053      	str	r3, [r2, #4]
 801c472:	4408      	add	r0, r1
 801c474:	6010      	str	r0, [r2, #0]
 801c476:	e7da      	b.n	801c42e <_free_r+0x22>
 801c478:	d902      	bls.n	801c480 <_free_r+0x74>
 801c47a:	230c      	movs	r3, #12
 801c47c:	602b      	str	r3, [r5, #0]
 801c47e:	e7d6      	b.n	801c42e <_free_r+0x22>
 801c480:	6820      	ldr	r0, [r4, #0]
 801c482:	1821      	adds	r1, r4, r0
 801c484:	428b      	cmp	r3, r1
 801c486:	bf04      	itt	eq
 801c488:	6819      	ldreq	r1, [r3, #0]
 801c48a:	685b      	ldreq	r3, [r3, #4]
 801c48c:	6063      	str	r3, [r4, #4]
 801c48e:	bf04      	itt	eq
 801c490:	1809      	addeq	r1, r1, r0
 801c492:	6021      	streq	r1, [r4, #0]
 801c494:	6054      	str	r4, [r2, #4]
 801c496:	e7ca      	b.n	801c42e <_free_r+0x22>
 801c498:	bd38      	pop	{r3, r4, r5, pc}
 801c49a:	bf00      	nop
 801c49c:	240143ec 	.word	0x240143ec

0801c4a0 <malloc>:
 801c4a0:	4b02      	ldr	r3, [pc, #8]	@ (801c4ac <malloc+0xc>)
 801c4a2:	4601      	mov	r1, r0
 801c4a4:	6818      	ldr	r0, [r3, #0]
 801c4a6:	f000 b825 	b.w	801c4f4 <_malloc_r>
 801c4aa:	bf00      	nop
 801c4ac:	24000020 	.word	0x24000020

0801c4b0 <sbrk_aligned>:
 801c4b0:	b570      	push	{r4, r5, r6, lr}
 801c4b2:	4e0f      	ldr	r6, [pc, #60]	@ (801c4f0 <sbrk_aligned+0x40>)
 801c4b4:	460c      	mov	r4, r1
 801c4b6:	6831      	ldr	r1, [r6, #0]
 801c4b8:	4605      	mov	r5, r0
 801c4ba:	b911      	cbnz	r1, 801c4c2 <sbrk_aligned+0x12>
 801c4bc:	f002 fa90 	bl	801e9e0 <_sbrk_r>
 801c4c0:	6030      	str	r0, [r6, #0]
 801c4c2:	4621      	mov	r1, r4
 801c4c4:	4628      	mov	r0, r5
 801c4c6:	f002 fa8b 	bl	801e9e0 <_sbrk_r>
 801c4ca:	1c43      	adds	r3, r0, #1
 801c4cc:	d103      	bne.n	801c4d6 <sbrk_aligned+0x26>
 801c4ce:	f04f 34ff 	mov.w	r4, #4294967295
 801c4d2:	4620      	mov	r0, r4
 801c4d4:	bd70      	pop	{r4, r5, r6, pc}
 801c4d6:	1cc4      	adds	r4, r0, #3
 801c4d8:	f024 0403 	bic.w	r4, r4, #3
 801c4dc:	42a0      	cmp	r0, r4
 801c4de:	d0f8      	beq.n	801c4d2 <sbrk_aligned+0x22>
 801c4e0:	1a21      	subs	r1, r4, r0
 801c4e2:	4628      	mov	r0, r5
 801c4e4:	f002 fa7c 	bl	801e9e0 <_sbrk_r>
 801c4e8:	3001      	adds	r0, #1
 801c4ea:	d1f2      	bne.n	801c4d2 <sbrk_aligned+0x22>
 801c4ec:	e7ef      	b.n	801c4ce <sbrk_aligned+0x1e>
 801c4ee:	bf00      	nop
 801c4f0:	240143e8 	.word	0x240143e8

0801c4f4 <_malloc_r>:
 801c4f4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 801c4f8:	1ccd      	adds	r5, r1, #3
 801c4fa:	f025 0503 	bic.w	r5, r5, #3
 801c4fe:	3508      	adds	r5, #8
 801c500:	2d0c      	cmp	r5, #12
 801c502:	bf38      	it	cc
 801c504:	250c      	movcc	r5, #12
 801c506:	2d00      	cmp	r5, #0
 801c508:	4606      	mov	r6, r0
 801c50a:	db01      	blt.n	801c510 <_malloc_r+0x1c>
 801c50c:	42a9      	cmp	r1, r5
 801c50e:	d904      	bls.n	801c51a <_malloc_r+0x26>
 801c510:	230c      	movs	r3, #12
 801c512:	6033      	str	r3, [r6, #0]
 801c514:	2000      	movs	r0, #0
 801c516:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801c51a:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 801c5f0 <_malloc_r+0xfc>
 801c51e:	f000 f869 	bl	801c5f4 <__malloc_lock>
 801c522:	f8d8 3000 	ldr.w	r3, [r8]
 801c526:	461c      	mov	r4, r3
 801c528:	bb44      	cbnz	r4, 801c57c <_malloc_r+0x88>
 801c52a:	4629      	mov	r1, r5
 801c52c:	4630      	mov	r0, r6
 801c52e:	f7ff ffbf 	bl	801c4b0 <sbrk_aligned>
 801c532:	1c43      	adds	r3, r0, #1
 801c534:	4604      	mov	r4, r0
 801c536:	d158      	bne.n	801c5ea <_malloc_r+0xf6>
 801c538:	f8d8 4000 	ldr.w	r4, [r8]
 801c53c:	4627      	mov	r7, r4
 801c53e:	2f00      	cmp	r7, #0
 801c540:	d143      	bne.n	801c5ca <_malloc_r+0xd6>
 801c542:	2c00      	cmp	r4, #0
 801c544:	d04b      	beq.n	801c5de <_malloc_r+0xea>
 801c546:	6823      	ldr	r3, [r4, #0]
 801c548:	4639      	mov	r1, r7
 801c54a:	4630      	mov	r0, r6
 801c54c:	eb04 0903 	add.w	r9, r4, r3
 801c550:	f002 fa46 	bl	801e9e0 <_sbrk_r>
 801c554:	4581      	cmp	r9, r0
 801c556:	d142      	bne.n	801c5de <_malloc_r+0xea>
 801c558:	6821      	ldr	r1, [r4, #0]
 801c55a:	1a6d      	subs	r5, r5, r1
 801c55c:	4629      	mov	r1, r5
 801c55e:	4630      	mov	r0, r6
 801c560:	f7ff ffa6 	bl	801c4b0 <sbrk_aligned>
 801c564:	3001      	adds	r0, #1
 801c566:	d03a      	beq.n	801c5de <_malloc_r+0xea>
 801c568:	6823      	ldr	r3, [r4, #0]
 801c56a:	442b      	add	r3, r5
 801c56c:	6023      	str	r3, [r4, #0]
 801c56e:	f8d8 3000 	ldr.w	r3, [r8]
 801c572:	685a      	ldr	r2, [r3, #4]
 801c574:	bb62      	cbnz	r2, 801c5d0 <_malloc_r+0xdc>
 801c576:	f8c8 7000 	str.w	r7, [r8]
 801c57a:	e00f      	b.n	801c59c <_malloc_r+0xa8>
 801c57c:	6822      	ldr	r2, [r4, #0]
 801c57e:	1b52      	subs	r2, r2, r5
 801c580:	d420      	bmi.n	801c5c4 <_malloc_r+0xd0>
 801c582:	2a0b      	cmp	r2, #11
 801c584:	d917      	bls.n	801c5b6 <_malloc_r+0xc2>
 801c586:	1961      	adds	r1, r4, r5
 801c588:	42a3      	cmp	r3, r4
 801c58a:	6025      	str	r5, [r4, #0]
 801c58c:	bf18      	it	ne
 801c58e:	6059      	strne	r1, [r3, #4]
 801c590:	6863      	ldr	r3, [r4, #4]
 801c592:	bf08      	it	eq
 801c594:	f8c8 1000 	streq.w	r1, [r8]
 801c598:	5162      	str	r2, [r4, r5]
 801c59a:	604b      	str	r3, [r1, #4]
 801c59c:	4630      	mov	r0, r6
 801c59e:	f000 f82f 	bl	801c600 <__malloc_unlock>
 801c5a2:	f104 000b 	add.w	r0, r4, #11
 801c5a6:	1d23      	adds	r3, r4, #4
 801c5a8:	f020 0007 	bic.w	r0, r0, #7
 801c5ac:	1ac2      	subs	r2, r0, r3
 801c5ae:	bf1c      	itt	ne
 801c5b0:	1a1b      	subne	r3, r3, r0
 801c5b2:	50a3      	strne	r3, [r4, r2]
 801c5b4:	e7af      	b.n	801c516 <_malloc_r+0x22>
 801c5b6:	6862      	ldr	r2, [r4, #4]
 801c5b8:	42a3      	cmp	r3, r4
 801c5ba:	bf0c      	ite	eq
 801c5bc:	f8c8 2000 	streq.w	r2, [r8]
 801c5c0:	605a      	strne	r2, [r3, #4]
 801c5c2:	e7eb      	b.n	801c59c <_malloc_r+0xa8>
 801c5c4:	4623      	mov	r3, r4
 801c5c6:	6864      	ldr	r4, [r4, #4]
 801c5c8:	e7ae      	b.n	801c528 <_malloc_r+0x34>
 801c5ca:	463c      	mov	r4, r7
 801c5cc:	687f      	ldr	r7, [r7, #4]
 801c5ce:	e7b6      	b.n	801c53e <_malloc_r+0x4a>
 801c5d0:	461a      	mov	r2, r3
 801c5d2:	685b      	ldr	r3, [r3, #4]
 801c5d4:	42a3      	cmp	r3, r4
 801c5d6:	d1fb      	bne.n	801c5d0 <_malloc_r+0xdc>
 801c5d8:	2300      	movs	r3, #0
 801c5da:	6053      	str	r3, [r2, #4]
 801c5dc:	e7de      	b.n	801c59c <_malloc_r+0xa8>
 801c5de:	230c      	movs	r3, #12
 801c5e0:	6033      	str	r3, [r6, #0]
 801c5e2:	4630      	mov	r0, r6
 801c5e4:	f000 f80c 	bl	801c600 <__malloc_unlock>
 801c5e8:	e794      	b.n	801c514 <_malloc_r+0x20>
 801c5ea:	6005      	str	r5, [r0, #0]
 801c5ec:	e7d6      	b.n	801c59c <_malloc_r+0xa8>
 801c5ee:	bf00      	nop
 801c5f0:	240143ec 	.word	0x240143ec

0801c5f4 <__malloc_lock>:
 801c5f4:	4801      	ldr	r0, [pc, #4]	@ (801c5fc <__malloc_lock+0x8>)
 801c5f6:	f7ff b90c 	b.w	801b812 <__retarget_lock_acquire_recursive>
 801c5fa:	bf00      	nop
 801c5fc:	240143e4 	.word	0x240143e4

0801c600 <__malloc_unlock>:
 801c600:	4801      	ldr	r0, [pc, #4]	@ (801c608 <__malloc_unlock+0x8>)
 801c602:	f7ff b907 	b.w	801b814 <__retarget_lock_release_recursive>
 801c606:	bf00      	nop
 801c608:	240143e4 	.word	0x240143e4

0801c60c <_Balloc>:
 801c60c:	b570      	push	{r4, r5, r6, lr}
 801c60e:	69c6      	ldr	r6, [r0, #28]
 801c610:	4604      	mov	r4, r0
 801c612:	460d      	mov	r5, r1
 801c614:	b976      	cbnz	r6, 801c634 <_Balloc+0x28>
 801c616:	2010      	movs	r0, #16
 801c618:	f7ff ff42 	bl	801c4a0 <malloc>
 801c61c:	4602      	mov	r2, r0
 801c61e:	61e0      	str	r0, [r4, #28]
 801c620:	b920      	cbnz	r0, 801c62c <_Balloc+0x20>
 801c622:	4b18      	ldr	r3, [pc, #96]	@ (801c684 <_Balloc+0x78>)
 801c624:	4818      	ldr	r0, [pc, #96]	@ (801c688 <_Balloc+0x7c>)
 801c626:	216b      	movs	r1, #107	@ 0x6b
 801c628:	f002 f9f2 	bl	801ea10 <__assert_func>
 801c62c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 801c630:	6006      	str	r6, [r0, #0]
 801c632:	60c6      	str	r6, [r0, #12]
 801c634:	69e6      	ldr	r6, [r4, #28]
 801c636:	68f3      	ldr	r3, [r6, #12]
 801c638:	b183      	cbz	r3, 801c65c <_Balloc+0x50>
 801c63a:	69e3      	ldr	r3, [r4, #28]
 801c63c:	68db      	ldr	r3, [r3, #12]
 801c63e:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 801c642:	b9b8      	cbnz	r0, 801c674 <_Balloc+0x68>
 801c644:	2101      	movs	r1, #1
 801c646:	fa01 f605 	lsl.w	r6, r1, r5
 801c64a:	1d72      	adds	r2, r6, #5
 801c64c:	0092      	lsls	r2, r2, #2
 801c64e:	4620      	mov	r0, r4
 801c650:	f002 f9fc 	bl	801ea4c <_calloc_r>
 801c654:	b160      	cbz	r0, 801c670 <_Balloc+0x64>
 801c656:	e9c0 5601 	strd	r5, r6, [r0, #4]
 801c65a:	e00e      	b.n	801c67a <_Balloc+0x6e>
 801c65c:	2221      	movs	r2, #33	@ 0x21
 801c65e:	2104      	movs	r1, #4
 801c660:	4620      	mov	r0, r4
 801c662:	f002 f9f3 	bl	801ea4c <_calloc_r>
 801c666:	69e3      	ldr	r3, [r4, #28]
 801c668:	60f0      	str	r0, [r6, #12]
 801c66a:	68db      	ldr	r3, [r3, #12]
 801c66c:	2b00      	cmp	r3, #0
 801c66e:	d1e4      	bne.n	801c63a <_Balloc+0x2e>
 801c670:	2000      	movs	r0, #0
 801c672:	bd70      	pop	{r4, r5, r6, pc}
 801c674:	6802      	ldr	r2, [r0, #0]
 801c676:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 801c67a:	2300      	movs	r3, #0
 801c67c:	e9c0 3303 	strd	r3, r3, [r0, #12]
 801c680:	e7f7      	b.n	801c672 <_Balloc+0x66>
 801c682:	bf00      	nop
 801c684:	0801fead 	.word	0x0801fead
 801c688:	0801ff2d 	.word	0x0801ff2d

0801c68c <_Bfree>:
 801c68c:	b570      	push	{r4, r5, r6, lr}
 801c68e:	69c6      	ldr	r6, [r0, #28]
 801c690:	4605      	mov	r5, r0
 801c692:	460c      	mov	r4, r1
 801c694:	b976      	cbnz	r6, 801c6b4 <_Bfree+0x28>
 801c696:	2010      	movs	r0, #16
 801c698:	f7ff ff02 	bl	801c4a0 <malloc>
 801c69c:	4602      	mov	r2, r0
 801c69e:	61e8      	str	r0, [r5, #28]
 801c6a0:	b920      	cbnz	r0, 801c6ac <_Bfree+0x20>
 801c6a2:	4b09      	ldr	r3, [pc, #36]	@ (801c6c8 <_Bfree+0x3c>)
 801c6a4:	4809      	ldr	r0, [pc, #36]	@ (801c6cc <_Bfree+0x40>)
 801c6a6:	218f      	movs	r1, #143	@ 0x8f
 801c6a8:	f002 f9b2 	bl	801ea10 <__assert_func>
 801c6ac:	e9c0 6601 	strd	r6, r6, [r0, #4]
 801c6b0:	6006      	str	r6, [r0, #0]
 801c6b2:	60c6      	str	r6, [r0, #12]
 801c6b4:	b13c      	cbz	r4, 801c6c6 <_Bfree+0x3a>
 801c6b6:	69eb      	ldr	r3, [r5, #28]
 801c6b8:	6862      	ldr	r2, [r4, #4]
 801c6ba:	68db      	ldr	r3, [r3, #12]
 801c6bc:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 801c6c0:	6021      	str	r1, [r4, #0]
 801c6c2:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 801c6c6:	bd70      	pop	{r4, r5, r6, pc}
 801c6c8:	0801fead 	.word	0x0801fead
 801c6cc:	0801ff2d 	.word	0x0801ff2d

0801c6d0 <__multadd>:
 801c6d0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801c6d4:	690d      	ldr	r5, [r1, #16]
 801c6d6:	4607      	mov	r7, r0
 801c6d8:	460c      	mov	r4, r1
 801c6da:	461e      	mov	r6, r3
 801c6dc:	f101 0c14 	add.w	ip, r1, #20
 801c6e0:	2000      	movs	r0, #0
 801c6e2:	f8dc 3000 	ldr.w	r3, [ip]
 801c6e6:	b299      	uxth	r1, r3
 801c6e8:	fb02 6101 	mla	r1, r2, r1, r6
 801c6ec:	0c1e      	lsrs	r6, r3, #16
 801c6ee:	0c0b      	lsrs	r3, r1, #16
 801c6f0:	fb02 3306 	mla	r3, r2, r6, r3
 801c6f4:	b289      	uxth	r1, r1
 801c6f6:	3001      	adds	r0, #1
 801c6f8:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 801c6fc:	4285      	cmp	r5, r0
 801c6fe:	f84c 1b04 	str.w	r1, [ip], #4
 801c702:	ea4f 4613 	mov.w	r6, r3, lsr #16
 801c706:	dcec      	bgt.n	801c6e2 <__multadd+0x12>
 801c708:	b30e      	cbz	r6, 801c74e <__multadd+0x7e>
 801c70a:	68a3      	ldr	r3, [r4, #8]
 801c70c:	42ab      	cmp	r3, r5
 801c70e:	dc19      	bgt.n	801c744 <__multadd+0x74>
 801c710:	6861      	ldr	r1, [r4, #4]
 801c712:	4638      	mov	r0, r7
 801c714:	3101      	adds	r1, #1
 801c716:	f7ff ff79 	bl	801c60c <_Balloc>
 801c71a:	4680      	mov	r8, r0
 801c71c:	b928      	cbnz	r0, 801c72a <__multadd+0x5a>
 801c71e:	4602      	mov	r2, r0
 801c720:	4b0c      	ldr	r3, [pc, #48]	@ (801c754 <__multadd+0x84>)
 801c722:	480d      	ldr	r0, [pc, #52]	@ (801c758 <__multadd+0x88>)
 801c724:	21ba      	movs	r1, #186	@ 0xba
 801c726:	f002 f973 	bl	801ea10 <__assert_func>
 801c72a:	6922      	ldr	r2, [r4, #16]
 801c72c:	3202      	adds	r2, #2
 801c72e:	f104 010c 	add.w	r1, r4, #12
 801c732:	0092      	lsls	r2, r2, #2
 801c734:	300c      	adds	r0, #12
 801c736:	f7ff f86e 	bl	801b816 <memcpy>
 801c73a:	4621      	mov	r1, r4
 801c73c:	4638      	mov	r0, r7
 801c73e:	f7ff ffa5 	bl	801c68c <_Bfree>
 801c742:	4644      	mov	r4, r8
 801c744:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 801c748:	3501      	adds	r5, #1
 801c74a:	615e      	str	r6, [r3, #20]
 801c74c:	6125      	str	r5, [r4, #16]
 801c74e:	4620      	mov	r0, r4
 801c750:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801c754:	0801ff1c 	.word	0x0801ff1c
 801c758:	0801ff2d 	.word	0x0801ff2d

0801c75c <__s2b>:
 801c75c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 801c760:	460c      	mov	r4, r1
 801c762:	4615      	mov	r5, r2
 801c764:	461f      	mov	r7, r3
 801c766:	2209      	movs	r2, #9
 801c768:	3308      	adds	r3, #8
 801c76a:	4606      	mov	r6, r0
 801c76c:	fb93 f3f2 	sdiv	r3, r3, r2
 801c770:	2100      	movs	r1, #0
 801c772:	2201      	movs	r2, #1
 801c774:	429a      	cmp	r2, r3
 801c776:	db09      	blt.n	801c78c <__s2b+0x30>
 801c778:	4630      	mov	r0, r6
 801c77a:	f7ff ff47 	bl	801c60c <_Balloc>
 801c77e:	b940      	cbnz	r0, 801c792 <__s2b+0x36>
 801c780:	4602      	mov	r2, r0
 801c782:	4b19      	ldr	r3, [pc, #100]	@ (801c7e8 <__s2b+0x8c>)
 801c784:	4819      	ldr	r0, [pc, #100]	@ (801c7ec <__s2b+0x90>)
 801c786:	21d3      	movs	r1, #211	@ 0xd3
 801c788:	f002 f942 	bl	801ea10 <__assert_func>
 801c78c:	0052      	lsls	r2, r2, #1
 801c78e:	3101      	adds	r1, #1
 801c790:	e7f0      	b.n	801c774 <__s2b+0x18>
 801c792:	9b08      	ldr	r3, [sp, #32]
 801c794:	6143      	str	r3, [r0, #20]
 801c796:	2d09      	cmp	r5, #9
 801c798:	f04f 0301 	mov.w	r3, #1
 801c79c:	6103      	str	r3, [r0, #16]
 801c79e:	dd16      	ble.n	801c7ce <__s2b+0x72>
 801c7a0:	f104 0909 	add.w	r9, r4, #9
 801c7a4:	46c8      	mov	r8, r9
 801c7a6:	442c      	add	r4, r5
 801c7a8:	f818 3b01 	ldrb.w	r3, [r8], #1
 801c7ac:	4601      	mov	r1, r0
 801c7ae:	3b30      	subs	r3, #48	@ 0x30
 801c7b0:	220a      	movs	r2, #10
 801c7b2:	4630      	mov	r0, r6
 801c7b4:	f7ff ff8c 	bl	801c6d0 <__multadd>
 801c7b8:	45a0      	cmp	r8, r4
 801c7ba:	d1f5      	bne.n	801c7a8 <__s2b+0x4c>
 801c7bc:	f1a5 0408 	sub.w	r4, r5, #8
 801c7c0:	444c      	add	r4, r9
 801c7c2:	1b2d      	subs	r5, r5, r4
 801c7c4:	1963      	adds	r3, r4, r5
 801c7c6:	42bb      	cmp	r3, r7
 801c7c8:	db04      	blt.n	801c7d4 <__s2b+0x78>
 801c7ca:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801c7ce:	340a      	adds	r4, #10
 801c7d0:	2509      	movs	r5, #9
 801c7d2:	e7f6      	b.n	801c7c2 <__s2b+0x66>
 801c7d4:	f814 3b01 	ldrb.w	r3, [r4], #1
 801c7d8:	4601      	mov	r1, r0
 801c7da:	3b30      	subs	r3, #48	@ 0x30
 801c7dc:	220a      	movs	r2, #10
 801c7de:	4630      	mov	r0, r6
 801c7e0:	f7ff ff76 	bl	801c6d0 <__multadd>
 801c7e4:	e7ee      	b.n	801c7c4 <__s2b+0x68>
 801c7e6:	bf00      	nop
 801c7e8:	0801ff1c 	.word	0x0801ff1c
 801c7ec:	0801ff2d 	.word	0x0801ff2d

0801c7f0 <__hi0bits>:
 801c7f0:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 801c7f4:	4603      	mov	r3, r0
 801c7f6:	bf36      	itet	cc
 801c7f8:	0403      	lslcc	r3, r0, #16
 801c7fa:	2000      	movcs	r0, #0
 801c7fc:	2010      	movcc	r0, #16
 801c7fe:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 801c802:	bf3c      	itt	cc
 801c804:	021b      	lslcc	r3, r3, #8
 801c806:	3008      	addcc	r0, #8
 801c808:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 801c80c:	bf3c      	itt	cc
 801c80e:	011b      	lslcc	r3, r3, #4
 801c810:	3004      	addcc	r0, #4
 801c812:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 801c816:	bf3c      	itt	cc
 801c818:	009b      	lslcc	r3, r3, #2
 801c81a:	3002      	addcc	r0, #2
 801c81c:	2b00      	cmp	r3, #0
 801c81e:	db05      	blt.n	801c82c <__hi0bits+0x3c>
 801c820:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 801c824:	f100 0001 	add.w	r0, r0, #1
 801c828:	bf08      	it	eq
 801c82a:	2020      	moveq	r0, #32
 801c82c:	4770      	bx	lr

0801c82e <__lo0bits>:
 801c82e:	6803      	ldr	r3, [r0, #0]
 801c830:	4602      	mov	r2, r0
 801c832:	f013 0007 	ands.w	r0, r3, #7
 801c836:	d00b      	beq.n	801c850 <__lo0bits+0x22>
 801c838:	07d9      	lsls	r1, r3, #31
 801c83a:	d421      	bmi.n	801c880 <__lo0bits+0x52>
 801c83c:	0798      	lsls	r0, r3, #30
 801c83e:	bf49      	itett	mi
 801c840:	085b      	lsrmi	r3, r3, #1
 801c842:	089b      	lsrpl	r3, r3, #2
 801c844:	2001      	movmi	r0, #1
 801c846:	6013      	strmi	r3, [r2, #0]
 801c848:	bf5c      	itt	pl
 801c84a:	6013      	strpl	r3, [r2, #0]
 801c84c:	2002      	movpl	r0, #2
 801c84e:	4770      	bx	lr
 801c850:	b299      	uxth	r1, r3
 801c852:	b909      	cbnz	r1, 801c858 <__lo0bits+0x2a>
 801c854:	0c1b      	lsrs	r3, r3, #16
 801c856:	2010      	movs	r0, #16
 801c858:	b2d9      	uxtb	r1, r3
 801c85a:	b909      	cbnz	r1, 801c860 <__lo0bits+0x32>
 801c85c:	3008      	adds	r0, #8
 801c85e:	0a1b      	lsrs	r3, r3, #8
 801c860:	0719      	lsls	r1, r3, #28
 801c862:	bf04      	itt	eq
 801c864:	091b      	lsreq	r3, r3, #4
 801c866:	3004      	addeq	r0, #4
 801c868:	0799      	lsls	r1, r3, #30
 801c86a:	bf04      	itt	eq
 801c86c:	089b      	lsreq	r3, r3, #2
 801c86e:	3002      	addeq	r0, #2
 801c870:	07d9      	lsls	r1, r3, #31
 801c872:	d403      	bmi.n	801c87c <__lo0bits+0x4e>
 801c874:	085b      	lsrs	r3, r3, #1
 801c876:	f100 0001 	add.w	r0, r0, #1
 801c87a:	d003      	beq.n	801c884 <__lo0bits+0x56>
 801c87c:	6013      	str	r3, [r2, #0]
 801c87e:	4770      	bx	lr
 801c880:	2000      	movs	r0, #0
 801c882:	4770      	bx	lr
 801c884:	2020      	movs	r0, #32
 801c886:	4770      	bx	lr

0801c888 <__i2b>:
 801c888:	b510      	push	{r4, lr}
 801c88a:	460c      	mov	r4, r1
 801c88c:	2101      	movs	r1, #1
 801c88e:	f7ff febd 	bl	801c60c <_Balloc>
 801c892:	4602      	mov	r2, r0
 801c894:	b928      	cbnz	r0, 801c8a2 <__i2b+0x1a>
 801c896:	4b05      	ldr	r3, [pc, #20]	@ (801c8ac <__i2b+0x24>)
 801c898:	4805      	ldr	r0, [pc, #20]	@ (801c8b0 <__i2b+0x28>)
 801c89a:	f240 1145 	movw	r1, #325	@ 0x145
 801c89e:	f002 f8b7 	bl	801ea10 <__assert_func>
 801c8a2:	2301      	movs	r3, #1
 801c8a4:	6144      	str	r4, [r0, #20]
 801c8a6:	6103      	str	r3, [r0, #16]
 801c8a8:	bd10      	pop	{r4, pc}
 801c8aa:	bf00      	nop
 801c8ac:	0801ff1c 	.word	0x0801ff1c
 801c8b0:	0801ff2d 	.word	0x0801ff2d

0801c8b4 <__multiply>:
 801c8b4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801c8b8:	4617      	mov	r7, r2
 801c8ba:	690a      	ldr	r2, [r1, #16]
 801c8bc:	693b      	ldr	r3, [r7, #16]
 801c8be:	429a      	cmp	r2, r3
 801c8c0:	bfa8      	it	ge
 801c8c2:	463b      	movge	r3, r7
 801c8c4:	4689      	mov	r9, r1
 801c8c6:	bfa4      	itt	ge
 801c8c8:	460f      	movge	r7, r1
 801c8ca:	4699      	movge	r9, r3
 801c8cc:	693d      	ldr	r5, [r7, #16]
 801c8ce:	f8d9 a010 	ldr.w	sl, [r9, #16]
 801c8d2:	68bb      	ldr	r3, [r7, #8]
 801c8d4:	6879      	ldr	r1, [r7, #4]
 801c8d6:	eb05 060a 	add.w	r6, r5, sl
 801c8da:	42b3      	cmp	r3, r6
 801c8dc:	b085      	sub	sp, #20
 801c8de:	bfb8      	it	lt
 801c8e0:	3101      	addlt	r1, #1
 801c8e2:	f7ff fe93 	bl	801c60c <_Balloc>
 801c8e6:	b930      	cbnz	r0, 801c8f6 <__multiply+0x42>
 801c8e8:	4602      	mov	r2, r0
 801c8ea:	4b41      	ldr	r3, [pc, #260]	@ (801c9f0 <__multiply+0x13c>)
 801c8ec:	4841      	ldr	r0, [pc, #260]	@ (801c9f4 <__multiply+0x140>)
 801c8ee:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 801c8f2:	f002 f88d 	bl	801ea10 <__assert_func>
 801c8f6:	f100 0414 	add.w	r4, r0, #20
 801c8fa:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 801c8fe:	4623      	mov	r3, r4
 801c900:	2200      	movs	r2, #0
 801c902:	4573      	cmp	r3, lr
 801c904:	d320      	bcc.n	801c948 <__multiply+0x94>
 801c906:	f107 0814 	add.w	r8, r7, #20
 801c90a:	f109 0114 	add.w	r1, r9, #20
 801c90e:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 801c912:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 801c916:	9302      	str	r3, [sp, #8]
 801c918:	1beb      	subs	r3, r5, r7
 801c91a:	3b15      	subs	r3, #21
 801c91c:	f023 0303 	bic.w	r3, r3, #3
 801c920:	3304      	adds	r3, #4
 801c922:	3715      	adds	r7, #21
 801c924:	42bd      	cmp	r5, r7
 801c926:	bf38      	it	cc
 801c928:	2304      	movcc	r3, #4
 801c92a:	9301      	str	r3, [sp, #4]
 801c92c:	9b02      	ldr	r3, [sp, #8]
 801c92e:	9103      	str	r1, [sp, #12]
 801c930:	428b      	cmp	r3, r1
 801c932:	d80c      	bhi.n	801c94e <__multiply+0x9a>
 801c934:	2e00      	cmp	r6, #0
 801c936:	dd03      	ble.n	801c940 <__multiply+0x8c>
 801c938:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 801c93c:	2b00      	cmp	r3, #0
 801c93e:	d055      	beq.n	801c9ec <__multiply+0x138>
 801c940:	6106      	str	r6, [r0, #16]
 801c942:	b005      	add	sp, #20
 801c944:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801c948:	f843 2b04 	str.w	r2, [r3], #4
 801c94c:	e7d9      	b.n	801c902 <__multiply+0x4e>
 801c94e:	f8b1 a000 	ldrh.w	sl, [r1]
 801c952:	f1ba 0f00 	cmp.w	sl, #0
 801c956:	d01f      	beq.n	801c998 <__multiply+0xe4>
 801c958:	46c4      	mov	ip, r8
 801c95a:	46a1      	mov	r9, r4
 801c95c:	2700      	movs	r7, #0
 801c95e:	f85c 2b04 	ldr.w	r2, [ip], #4
 801c962:	f8d9 3000 	ldr.w	r3, [r9]
 801c966:	fa1f fb82 	uxth.w	fp, r2
 801c96a:	b29b      	uxth	r3, r3
 801c96c:	fb0a 330b 	mla	r3, sl, fp, r3
 801c970:	443b      	add	r3, r7
 801c972:	f8d9 7000 	ldr.w	r7, [r9]
 801c976:	0c12      	lsrs	r2, r2, #16
 801c978:	0c3f      	lsrs	r7, r7, #16
 801c97a:	fb0a 7202 	mla	r2, sl, r2, r7
 801c97e:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 801c982:	b29b      	uxth	r3, r3
 801c984:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 801c988:	4565      	cmp	r5, ip
 801c98a:	f849 3b04 	str.w	r3, [r9], #4
 801c98e:	ea4f 4712 	mov.w	r7, r2, lsr #16
 801c992:	d8e4      	bhi.n	801c95e <__multiply+0xaa>
 801c994:	9b01      	ldr	r3, [sp, #4]
 801c996:	50e7      	str	r7, [r4, r3]
 801c998:	9b03      	ldr	r3, [sp, #12]
 801c99a:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 801c99e:	3104      	adds	r1, #4
 801c9a0:	f1b9 0f00 	cmp.w	r9, #0
 801c9a4:	d020      	beq.n	801c9e8 <__multiply+0x134>
 801c9a6:	6823      	ldr	r3, [r4, #0]
 801c9a8:	4647      	mov	r7, r8
 801c9aa:	46a4      	mov	ip, r4
 801c9ac:	f04f 0a00 	mov.w	sl, #0
 801c9b0:	f8b7 b000 	ldrh.w	fp, [r7]
 801c9b4:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 801c9b8:	fb09 220b 	mla	r2, r9, fp, r2
 801c9bc:	4452      	add	r2, sl
 801c9be:	b29b      	uxth	r3, r3
 801c9c0:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 801c9c4:	f84c 3b04 	str.w	r3, [ip], #4
 801c9c8:	f857 3b04 	ldr.w	r3, [r7], #4
 801c9cc:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 801c9d0:	f8bc 3000 	ldrh.w	r3, [ip]
 801c9d4:	fb09 330a 	mla	r3, r9, sl, r3
 801c9d8:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 801c9dc:	42bd      	cmp	r5, r7
 801c9de:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 801c9e2:	d8e5      	bhi.n	801c9b0 <__multiply+0xfc>
 801c9e4:	9a01      	ldr	r2, [sp, #4]
 801c9e6:	50a3      	str	r3, [r4, r2]
 801c9e8:	3404      	adds	r4, #4
 801c9ea:	e79f      	b.n	801c92c <__multiply+0x78>
 801c9ec:	3e01      	subs	r6, #1
 801c9ee:	e7a1      	b.n	801c934 <__multiply+0x80>
 801c9f0:	0801ff1c 	.word	0x0801ff1c
 801c9f4:	0801ff2d 	.word	0x0801ff2d

0801c9f8 <__pow5mult>:
 801c9f8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 801c9fc:	4615      	mov	r5, r2
 801c9fe:	f012 0203 	ands.w	r2, r2, #3
 801ca02:	4607      	mov	r7, r0
 801ca04:	460e      	mov	r6, r1
 801ca06:	d007      	beq.n	801ca18 <__pow5mult+0x20>
 801ca08:	4c25      	ldr	r4, [pc, #148]	@ (801caa0 <__pow5mult+0xa8>)
 801ca0a:	3a01      	subs	r2, #1
 801ca0c:	2300      	movs	r3, #0
 801ca0e:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 801ca12:	f7ff fe5d 	bl	801c6d0 <__multadd>
 801ca16:	4606      	mov	r6, r0
 801ca18:	10ad      	asrs	r5, r5, #2
 801ca1a:	d03d      	beq.n	801ca98 <__pow5mult+0xa0>
 801ca1c:	69fc      	ldr	r4, [r7, #28]
 801ca1e:	b97c      	cbnz	r4, 801ca40 <__pow5mult+0x48>
 801ca20:	2010      	movs	r0, #16
 801ca22:	f7ff fd3d 	bl	801c4a0 <malloc>
 801ca26:	4602      	mov	r2, r0
 801ca28:	61f8      	str	r0, [r7, #28]
 801ca2a:	b928      	cbnz	r0, 801ca38 <__pow5mult+0x40>
 801ca2c:	4b1d      	ldr	r3, [pc, #116]	@ (801caa4 <__pow5mult+0xac>)
 801ca2e:	481e      	ldr	r0, [pc, #120]	@ (801caa8 <__pow5mult+0xb0>)
 801ca30:	f240 11b3 	movw	r1, #435	@ 0x1b3
 801ca34:	f001 ffec 	bl	801ea10 <__assert_func>
 801ca38:	e9c0 4401 	strd	r4, r4, [r0, #4]
 801ca3c:	6004      	str	r4, [r0, #0]
 801ca3e:	60c4      	str	r4, [r0, #12]
 801ca40:	f8d7 801c 	ldr.w	r8, [r7, #28]
 801ca44:	f8d8 4008 	ldr.w	r4, [r8, #8]
 801ca48:	b94c      	cbnz	r4, 801ca5e <__pow5mult+0x66>
 801ca4a:	f240 2171 	movw	r1, #625	@ 0x271
 801ca4e:	4638      	mov	r0, r7
 801ca50:	f7ff ff1a 	bl	801c888 <__i2b>
 801ca54:	2300      	movs	r3, #0
 801ca56:	f8c8 0008 	str.w	r0, [r8, #8]
 801ca5a:	4604      	mov	r4, r0
 801ca5c:	6003      	str	r3, [r0, #0]
 801ca5e:	f04f 0900 	mov.w	r9, #0
 801ca62:	07eb      	lsls	r3, r5, #31
 801ca64:	d50a      	bpl.n	801ca7c <__pow5mult+0x84>
 801ca66:	4631      	mov	r1, r6
 801ca68:	4622      	mov	r2, r4
 801ca6a:	4638      	mov	r0, r7
 801ca6c:	f7ff ff22 	bl	801c8b4 <__multiply>
 801ca70:	4631      	mov	r1, r6
 801ca72:	4680      	mov	r8, r0
 801ca74:	4638      	mov	r0, r7
 801ca76:	f7ff fe09 	bl	801c68c <_Bfree>
 801ca7a:	4646      	mov	r6, r8
 801ca7c:	106d      	asrs	r5, r5, #1
 801ca7e:	d00b      	beq.n	801ca98 <__pow5mult+0xa0>
 801ca80:	6820      	ldr	r0, [r4, #0]
 801ca82:	b938      	cbnz	r0, 801ca94 <__pow5mult+0x9c>
 801ca84:	4622      	mov	r2, r4
 801ca86:	4621      	mov	r1, r4
 801ca88:	4638      	mov	r0, r7
 801ca8a:	f7ff ff13 	bl	801c8b4 <__multiply>
 801ca8e:	6020      	str	r0, [r4, #0]
 801ca90:	f8c0 9000 	str.w	r9, [r0]
 801ca94:	4604      	mov	r4, r0
 801ca96:	e7e4      	b.n	801ca62 <__pow5mult+0x6a>
 801ca98:	4630      	mov	r0, r6
 801ca9a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801ca9e:	bf00      	nop
 801caa0:	08020058 	.word	0x08020058
 801caa4:	0801fead 	.word	0x0801fead
 801caa8:	0801ff2d 	.word	0x0801ff2d

0801caac <__lshift>:
 801caac:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 801cab0:	460c      	mov	r4, r1
 801cab2:	6849      	ldr	r1, [r1, #4]
 801cab4:	6923      	ldr	r3, [r4, #16]
 801cab6:	eb03 1862 	add.w	r8, r3, r2, asr #5
 801caba:	68a3      	ldr	r3, [r4, #8]
 801cabc:	4607      	mov	r7, r0
 801cabe:	4691      	mov	r9, r2
 801cac0:	ea4f 1a62 	mov.w	sl, r2, asr #5
 801cac4:	f108 0601 	add.w	r6, r8, #1
 801cac8:	42b3      	cmp	r3, r6
 801caca:	db0b      	blt.n	801cae4 <__lshift+0x38>
 801cacc:	4638      	mov	r0, r7
 801cace:	f7ff fd9d 	bl	801c60c <_Balloc>
 801cad2:	4605      	mov	r5, r0
 801cad4:	b948      	cbnz	r0, 801caea <__lshift+0x3e>
 801cad6:	4602      	mov	r2, r0
 801cad8:	4b28      	ldr	r3, [pc, #160]	@ (801cb7c <__lshift+0xd0>)
 801cada:	4829      	ldr	r0, [pc, #164]	@ (801cb80 <__lshift+0xd4>)
 801cadc:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 801cae0:	f001 ff96 	bl	801ea10 <__assert_func>
 801cae4:	3101      	adds	r1, #1
 801cae6:	005b      	lsls	r3, r3, #1
 801cae8:	e7ee      	b.n	801cac8 <__lshift+0x1c>
 801caea:	2300      	movs	r3, #0
 801caec:	f100 0114 	add.w	r1, r0, #20
 801caf0:	f100 0210 	add.w	r2, r0, #16
 801caf4:	4618      	mov	r0, r3
 801caf6:	4553      	cmp	r3, sl
 801caf8:	db33      	blt.n	801cb62 <__lshift+0xb6>
 801cafa:	6920      	ldr	r0, [r4, #16]
 801cafc:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 801cb00:	f104 0314 	add.w	r3, r4, #20
 801cb04:	f019 091f 	ands.w	r9, r9, #31
 801cb08:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 801cb0c:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 801cb10:	d02b      	beq.n	801cb6a <__lshift+0xbe>
 801cb12:	f1c9 0e20 	rsb	lr, r9, #32
 801cb16:	468a      	mov	sl, r1
 801cb18:	2200      	movs	r2, #0
 801cb1a:	6818      	ldr	r0, [r3, #0]
 801cb1c:	fa00 f009 	lsl.w	r0, r0, r9
 801cb20:	4310      	orrs	r0, r2
 801cb22:	f84a 0b04 	str.w	r0, [sl], #4
 801cb26:	f853 2b04 	ldr.w	r2, [r3], #4
 801cb2a:	459c      	cmp	ip, r3
 801cb2c:	fa22 f20e 	lsr.w	r2, r2, lr
 801cb30:	d8f3      	bhi.n	801cb1a <__lshift+0x6e>
 801cb32:	ebac 0304 	sub.w	r3, ip, r4
 801cb36:	3b15      	subs	r3, #21
 801cb38:	f023 0303 	bic.w	r3, r3, #3
 801cb3c:	3304      	adds	r3, #4
 801cb3e:	f104 0015 	add.w	r0, r4, #21
 801cb42:	4560      	cmp	r0, ip
 801cb44:	bf88      	it	hi
 801cb46:	2304      	movhi	r3, #4
 801cb48:	50ca      	str	r2, [r1, r3]
 801cb4a:	b10a      	cbz	r2, 801cb50 <__lshift+0xa4>
 801cb4c:	f108 0602 	add.w	r6, r8, #2
 801cb50:	3e01      	subs	r6, #1
 801cb52:	4638      	mov	r0, r7
 801cb54:	612e      	str	r6, [r5, #16]
 801cb56:	4621      	mov	r1, r4
 801cb58:	f7ff fd98 	bl	801c68c <_Bfree>
 801cb5c:	4628      	mov	r0, r5
 801cb5e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801cb62:	f842 0f04 	str.w	r0, [r2, #4]!
 801cb66:	3301      	adds	r3, #1
 801cb68:	e7c5      	b.n	801caf6 <__lshift+0x4a>
 801cb6a:	3904      	subs	r1, #4
 801cb6c:	f853 2b04 	ldr.w	r2, [r3], #4
 801cb70:	f841 2f04 	str.w	r2, [r1, #4]!
 801cb74:	459c      	cmp	ip, r3
 801cb76:	d8f9      	bhi.n	801cb6c <__lshift+0xc0>
 801cb78:	e7ea      	b.n	801cb50 <__lshift+0xa4>
 801cb7a:	bf00      	nop
 801cb7c:	0801ff1c 	.word	0x0801ff1c
 801cb80:	0801ff2d 	.word	0x0801ff2d

0801cb84 <__mcmp>:
 801cb84:	690a      	ldr	r2, [r1, #16]
 801cb86:	4603      	mov	r3, r0
 801cb88:	6900      	ldr	r0, [r0, #16]
 801cb8a:	1a80      	subs	r0, r0, r2
 801cb8c:	b530      	push	{r4, r5, lr}
 801cb8e:	d10e      	bne.n	801cbae <__mcmp+0x2a>
 801cb90:	3314      	adds	r3, #20
 801cb92:	3114      	adds	r1, #20
 801cb94:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 801cb98:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 801cb9c:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 801cba0:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 801cba4:	4295      	cmp	r5, r2
 801cba6:	d003      	beq.n	801cbb0 <__mcmp+0x2c>
 801cba8:	d205      	bcs.n	801cbb6 <__mcmp+0x32>
 801cbaa:	f04f 30ff 	mov.w	r0, #4294967295
 801cbae:	bd30      	pop	{r4, r5, pc}
 801cbb0:	42a3      	cmp	r3, r4
 801cbb2:	d3f3      	bcc.n	801cb9c <__mcmp+0x18>
 801cbb4:	e7fb      	b.n	801cbae <__mcmp+0x2a>
 801cbb6:	2001      	movs	r0, #1
 801cbb8:	e7f9      	b.n	801cbae <__mcmp+0x2a>
	...

0801cbbc <__mdiff>:
 801cbbc:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801cbc0:	4689      	mov	r9, r1
 801cbc2:	4606      	mov	r6, r0
 801cbc4:	4611      	mov	r1, r2
 801cbc6:	4648      	mov	r0, r9
 801cbc8:	4614      	mov	r4, r2
 801cbca:	f7ff ffdb 	bl	801cb84 <__mcmp>
 801cbce:	1e05      	subs	r5, r0, #0
 801cbd0:	d112      	bne.n	801cbf8 <__mdiff+0x3c>
 801cbd2:	4629      	mov	r1, r5
 801cbd4:	4630      	mov	r0, r6
 801cbd6:	f7ff fd19 	bl	801c60c <_Balloc>
 801cbda:	4602      	mov	r2, r0
 801cbdc:	b928      	cbnz	r0, 801cbea <__mdiff+0x2e>
 801cbde:	4b3f      	ldr	r3, [pc, #252]	@ (801ccdc <__mdiff+0x120>)
 801cbe0:	f240 2137 	movw	r1, #567	@ 0x237
 801cbe4:	483e      	ldr	r0, [pc, #248]	@ (801cce0 <__mdiff+0x124>)
 801cbe6:	f001 ff13 	bl	801ea10 <__assert_func>
 801cbea:	2301      	movs	r3, #1
 801cbec:	e9c0 3504 	strd	r3, r5, [r0, #16]
 801cbf0:	4610      	mov	r0, r2
 801cbf2:	b003      	add	sp, #12
 801cbf4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801cbf8:	bfbc      	itt	lt
 801cbfa:	464b      	movlt	r3, r9
 801cbfc:	46a1      	movlt	r9, r4
 801cbfe:	4630      	mov	r0, r6
 801cc00:	f8d9 1004 	ldr.w	r1, [r9, #4]
 801cc04:	bfba      	itte	lt
 801cc06:	461c      	movlt	r4, r3
 801cc08:	2501      	movlt	r5, #1
 801cc0a:	2500      	movge	r5, #0
 801cc0c:	f7ff fcfe 	bl	801c60c <_Balloc>
 801cc10:	4602      	mov	r2, r0
 801cc12:	b918      	cbnz	r0, 801cc1c <__mdiff+0x60>
 801cc14:	4b31      	ldr	r3, [pc, #196]	@ (801ccdc <__mdiff+0x120>)
 801cc16:	f240 2145 	movw	r1, #581	@ 0x245
 801cc1a:	e7e3      	b.n	801cbe4 <__mdiff+0x28>
 801cc1c:	f8d9 7010 	ldr.w	r7, [r9, #16]
 801cc20:	6926      	ldr	r6, [r4, #16]
 801cc22:	60c5      	str	r5, [r0, #12]
 801cc24:	f109 0310 	add.w	r3, r9, #16
 801cc28:	f109 0514 	add.w	r5, r9, #20
 801cc2c:	f104 0e14 	add.w	lr, r4, #20
 801cc30:	f100 0b14 	add.w	fp, r0, #20
 801cc34:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 801cc38:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 801cc3c:	9301      	str	r3, [sp, #4]
 801cc3e:	46d9      	mov	r9, fp
 801cc40:	f04f 0c00 	mov.w	ip, #0
 801cc44:	9b01      	ldr	r3, [sp, #4]
 801cc46:	f85e 0b04 	ldr.w	r0, [lr], #4
 801cc4a:	f853 af04 	ldr.w	sl, [r3, #4]!
 801cc4e:	9301      	str	r3, [sp, #4]
 801cc50:	fa1f f38a 	uxth.w	r3, sl
 801cc54:	4619      	mov	r1, r3
 801cc56:	b283      	uxth	r3, r0
 801cc58:	1acb      	subs	r3, r1, r3
 801cc5a:	0c00      	lsrs	r0, r0, #16
 801cc5c:	4463      	add	r3, ip
 801cc5e:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 801cc62:	eb00 4023 	add.w	r0, r0, r3, asr #16
 801cc66:	b29b      	uxth	r3, r3
 801cc68:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 801cc6c:	4576      	cmp	r6, lr
 801cc6e:	f849 3b04 	str.w	r3, [r9], #4
 801cc72:	ea4f 4c20 	mov.w	ip, r0, asr #16
 801cc76:	d8e5      	bhi.n	801cc44 <__mdiff+0x88>
 801cc78:	1b33      	subs	r3, r6, r4
 801cc7a:	3b15      	subs	r3, #21
 801cc7c:	f023 0303 	bic.w	r3, r3, #3
 801cc80:	3415      	adds	r4, #21
 801cc82:	3304      	adds	r3, #4
 801cc84:	42a6      	cmp	r6, r4
 801cc86:	bf38      	it	cc
 801cc88:	2304      	movcc	r3, #4
 801cc8a:	441d      	add	r5, r3
 801cc8c:	445b      	add	r3, fp
 801cc8e:	461e      	mov	r6, r3
 801cc90:	462c      	mov	r4, r5
 801cc92:	4544      	cmp	r4, r8
 801cc94:	d30e      	bcc.n	801ccb4 <__mdiff+0xf8>
 801cc96:	f108 0103 	add.w	r1, r8, #3
 801cc9a:	1b49      	subs	r1, r1, r5
 801cc9c:	f021 0103 	bic.w	r1, r1, #3
 801cca0:	3d03      	subs	r5, #3
 801cca2:	45a8      	cmp	r8, r5
 801cca4:	bf38      	it	cc
 801cca6:	2100      	movcc	r1, #0
 801cca8:	440b      	add	r3, r1
 801ccaa:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 801ccae:	b191      	cbz	r1, 801ccd6 <__mdiff+0x11a>
 801ccb0:	6117      	str	r7, [r2, #16]
 801ccb2:	e79d      	b.n	801cbf0 <__mdiff+0x34>
 801ccb4:	f854 1b04 	ldr.w	r1, [r4], #4
 801ccb8:	46e6      	mov	lr, ip
 801ccba:	0c08      	lsrs	r0, r1, #16
 801ccbc:	fa1c fc81 	uxtah	ip, ip, r1
 801ccc0:	4471      	add	r1, lr
 801ccc2:	eb00 402c 	add.w	r0, r0, ip, asr #16
 801ccc6:	b289      	uxth	r1, r1
 801ccc8:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 801cccc:	f846 1b04 	str.w	r1, [r6], #4
 801ccd0:	ea4f 4c20 	mov.w	ip, r0, asr #16
 801ccd4:	e7dd      	b.n	801cc92 <__mdiff+0xd6>
 801ccd6:	3f01      	subs	r7, #1
 801ccd8:	e7e7      	b.n	801ccaa <__mdiff+0xee>
 801ccda:	bf00      	nop
 801ccdc:	0801ff1c 	.word	0x0801ff1c
 801cce0:	0801ff2d 	.word	0x0801ff2d

0801cce4 <__ulp>:
 801cce4:	b082      	sub	sp, #8
 801cce6:	ed8d 0b00 	vstr	d0, [sp]
 801ccea:	9a01      	ldr	r2, [sp, #4]
 801ccec:	4b0f      	ldr	r3, [pc, #60]	@ (801cd2c <__ulp+0x48>)
 801ccee:	4013      	ands	r3, r2
 801ccf0:	f1a3 7350 	sub.w	r3, r3, #54525952	@ 0x3400000
 801ccf4:	2b00      	cmp	r3, #0
 801ccf6:	dc08      	bgt.n	801cd0a <__ulp+0x26>
 801ccf8:	425b      	negs	r3, r3
 801ccfa:	f1b3 7fa0 	cmp.w	r3, #20971520	@ 0x1400000
 801ccfe:	ea4f 5223 	mov.w	r2, r3, asr #20
 801cd02:	da04      	bge.n	801cd0e <__ulp+0x2a>
 801cd04:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 801cd08:	4113      	asrs	r3, r2
 801cd0a:	2200      	movs	r2, #0
 801cd0c:	e008      	b.n	801cd20 <__ulp+0x3c>
 801cd0e:	f1a2 0314 	sub.w	r3, r2, #20
 801cd12:	2b1e      	cmp	r3, #30
 801cd14:	bfda      	itte	le
 801cd16:	f04f 4200 	movle.w	r2, #2147483648	@ 0x80000000
 801cd1a:	40da      	lsrle	r2, r3
 801cd1c:	2201      	movgt	r2, #1
 801cd1e:	2300      	movs	r3, #0
 801cd20:	4619      	mov	r1, r3
 801cd22:	4610      	mov	r0, r2
 801cd24:	ec41 0b10 	vmov	d0, r0, r1
 801cd28:	b002      	add	sp, #8
 801cd2a:	4770      	bx	lr
 801cd2c:	7ff00000 	.word	0x7ff00000

0801cd30 <__b2d>:
 801cd30:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801cd34:	6906      	ldr	r6, [r0, #16]
 801cd36:	f100 0814 	add.w	r8, r0, #20
 801cd3a:	eb08 0686 	add.w	r6, r8, r6, lsl #2
 801cd3e:	1f37      	subs	r7, r6, #4
 801cd40:	f856 2c04 	ldr.w	r2, [r6, #-4]
 801cd44:	4610      	mov	r0, r2
 801cd46:	f7ff fd53 	bl	801c7f0 <__hi0bits>
 801cd4a:	f1c0 0320 	rsb	r3, r0, #32
 801cd4e:	280a      	cmp	r0, #10
 801cd50:	600b      	str	r3, [r1, #0]
 801cd52:	491b      	ldr	r1, [pc, #108]	@ (801cdc0 <__b2d+0x90>)
 801cd54:	dc15      	bgt.n	801cd82 <__b2d+0x52>
 801cd56:	f1c0 0c0b 	rsb	ip, r0, #11
 801cd5a:	fa22 f30c 	lsr.w	r3, r2, ip
 801cd5e:	45b8      	cmp	r8, r7
 801cd60:	ea43 0501 	orr.w	r5, r3, r1
 801cd64:	bf34      	ite	cc
 801cd66:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 801cd6a:	2300      	movcs	r3, #0
 801cd6c:	3015      	adds	r0, #21
 801cd6e:	fa02 f000 	lsl.w	r0, r2, r0
 801cd72:	fa23 f30c 	lsr.w	r3, r3, ip
 801cd76:	4303      	orrs	r3, r0
 801cd78:	461c      	mov	r4, r3
 801cd7a:	ec45 4b10 	vmov	d0, r4, r5
 801cd7e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801cd82:	45b8      	cmp	r8, r7
 801cd84:	bf3a      	itte	cc
 801cd86:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 801cd8a:	f1a6 0708 	subcc.w	r7, r6, #8
 801cd8e:	2300      	movcs	r3, #0
 801cd90:	380b      	subs	r0, #11
 801cd92:	d012      	beq.n	801cdba <__b2d+0x8a>
 801cd94:	f1c0 0120 	rsb	r1, r0, #32
 801cd98:	fa23 f401 	lsr.w	r4, r3, r1
 801cd9c:	4082      	lsls	r2, r0
 801cd9e:	4322      	orrs	r2, r4
 801cda0:	4547      	cmp	r7, r8
 801cda2:	f042 557f 	orr.w	r5, r2, #1069547520	@ 0x3fc00000
 801cda6:	bf8c      	ite	hi
 801cda8:	f857 2c04 	ldrhi.w	r2, [r7, #-4]
 801cdac:	2200      	movls	r2, #0
 801cdae:	4083      	lsls	r3, r0
 801cdb0:	40ca      	lsrs	r2, r1
 801cdb2:	f445 1540 	orr.w	r5, r5, #3145728	@ 0x300000
 801cdb6:	4313      	orrs	r3, r2
 801cdb8:	e7de      	b.n	801cd78 <__b2d+0x48>
 801cdba:	ea42 0501 	orr.w	r5, r2, r1
 801cdbe:	e7db      	b.n	801cd78 <__b2d+0x48>
 801cdc0:	3ff00000 	.word	0x3ff00000

0801cdc4 <__d2b>:
 801cdc4:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 801cdc8:	460f      	mov	r7, r1
 801cdca:	2101      	movs	r1, #1
 801cdcc:	ec59 8b10 	vmov	r8, r9, d0
 801cdd0:	4616      	mov	r6, r2
 801cdd2:	f7ff fc1b 	bl	801c60c <_Balloc>
 801cdd6:	4604      	mov	r4, r0
 801cdd8:	b930      	cbnz	r0, 801cde8 <__d2b+0x24>
 801cdda:	4602      	mov	r2, r0
 801cddc:	4b23      	ldr	r3, [pc, #140]	@ (801ce6c <__d2b+0xa8>)
 801cdde:	4824      	ldr	r0, [pc, #144]	@ (801ce70 <__d2b+0xac>)
 801cde0:	f240 310f 	movw	r1, #783	@ 0x30f
 801cde4:	f001 fe14 	bl	801ea10 <__assert_func>
 801cde8:	f3c9 550a 	ubfx	r5, r9, #20, #11
 801cdec:	f3c9 0313 	ubfx	r3, r9, #0, #20
 801cdf0:	b10d      	cbz	r5, 801cdf6 <__d2b+0x32>
 801cdf2:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 801cdf6:	9301      	str	r3, [sp, #4]
 801cdf8:	f1b8 0300 	subs.w	r3, r8, #0
 801cdfc:	d023      	beq.n	801ce46 <__d2b+0x82>
 801cdfe:	4668      	mov	r0, sp
 801ce00:	9300      	str	r3, [sp, #0]
 801ce02:	f7ff fd14 	bl	801c82e <__lo0bits>
 801ce06:	e9dd 1200 	ldrd	r1, r2, [sp]
 801ce0a:	b1d0      	cbz	r0, 801ce42 <__d2b+0x7e>
 801ce0c:	f1c0 0320 	rsb	r3, r0, #32
 801ce10:	fa02 f303 	lsl.w	r3, r2, r3
 801ce14:	430b      	orrs	r3, r1
 801ce16:	40c2      	lsrs	r2, r0
 801ce18:	6163      	str	r3, [r4, #20]
 801ce1a:	9201      	str	r2, [sp, #4]
 801ce1c:	9b01      	ldr	r3, [sp, #4]
 801ce1e:	61a3      	str	r3, [r4, #24]
 801ce20:	2b00      	cmp	r3, #0
 801ce22:	bf0c      	ite	eq
 801ce24:	2201      	moveq	r2, #1
 801ce26:	2202      	movne	r2, #2
 801ce28:	6122      	str	r2, [r4, #16]
 801ce2a:	b1a5      	cbz	r5, 801ce56 <__d2b+0x92>
 801ce2c:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 801ce30:	4405      	add	r5, r0
 801ce32:	603d      	str	r5, [r7, #0]
 801ce34:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 801ce38:	6030      	str	r0, [r6, #0]
 801ce3a:	4620      	mov	r0, r4
 801ce3c:	b003      	add	sp, #12
 801ce3e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 801ce42:	6161      	str	r1, [r4, #20]
 801ce44:	e7ea      	b.n	801ce1c <__d2b+0x58>
 801ce46:	a801      	add	r0, sp, #4
 801ce48:	f7ff fcf1 	bl	801c82e <__lo0bits>
 801ce4c:	9b01      	ldr	r3, [sp, #4]
 801ce4e:	6163      	str	r3, [r4, #20]
 801ce50:	3020      	adds	r0, #32
 801ce52:	2201      	movs	r2, #1
 801ce54:	e7e8      	b.n	801ce28 <__d2b+0x64>
 801ce56:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 801ce5a:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 801ce5e:	6038      	str	r0, [r7, #0]
 801ce60:	6918      	ldr	r0, [r3, #16]
 801ce62:	f7ff fcc5 	bl	801c7f0 <__hi0bits>
 801ce66:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 801ce6a:	e7e5      	b.n	801ce38 <__d2b+0x74>
 801ce6c:	0801ff1c 	.word	0x0801ff1c
 801ce70:	0801ff2d 	.word	0x0801ff2d

0801ce74 <__ratio>:
 801ce74:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801ce78:	4688      	mov	r8, r1
 801ce7a:	4669      	mov	r1, sp
 801ce7c:	4681      	mov	r9, r0
 801ce7e:	f7ff ff57 	bl	801cd30 <__b2d>
 801ce82:	a901      	add	r1, sp, #4
 801ce84:	4640      	mov	r0, r8
 801ce86:	ec55 4b10 	vmov	r4, r5, d0
 801ce8a:	f7ff ff51 	bl	801cd30 <__b2d>
 801ce8e:	f8d8 3010 	ldr.w	r3, [r8, #16]
 801ce92:	f8d9 2010 	ldr.w	r2, [r9, #16]
 801ce96:	1ad2      	subs	r2, r2, r3
 801ce98:	e9dd 3100 	ldrd	r3, r1, [sp]
 801ce9c:	1a5b      	subs	r3, r3, r1
 801ce9e:	eb03 1342 	add.w	r3, r3, r2, lsl #5
 801cea2:	ec57 6b10 	vmov	r6, r7, d0
 801cea6:	2b00      	cmp	r3, #0
 801cea8:	bfd6      	itet	le
 801ceaa:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 801ceae:	462a      	movgt	r2, r5
 801ceb0:	463a      	movle	r2, r7
 801ceb2:	46ab      	mov	fp, r5
 801ceb4:	46a2      	mov	sl, r4
 801ceb6:	bfce      	itee	gt
 801ceb8:	eb02 5b03 	addgt.w	fp, r2, r3, lsl #20
 801cebc:	eb02 5303 	addle.w	r3, r2, r3, lsl #20
 801cec0:	ee00 3a90 	vmovle	s1, r3
 801cec4:	ec4b ab17 	vmov	d7, sl, fp
 801cec8:	ee87 0b00 	vdiv.f64	d0, d7, d0
 801cecc:	b003      	add	sp, #12
 801cece:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0801ced2 <__copybits>:
 801ced2:	3901      	subs	r1, #1
 801ced4:	b570      	push	{r4, r5, r6, lr}
 801ced6:	1149      	asrs	r1, r1, #5
 801ced8:	6914      	ldr	r4, [r2, #16]
 801ceda:	3101      	adds	r1, #1
 801cedc:	f102 0314 	add.w	r3, r2, #20
 801cee0:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 801cee4:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 801cee8:	1f05      	subs	r5, r0, #4
 801ceea:	42a3      	cmp	r3, r4
 801ceec:	d30c      	bcc.n	801cf08 <__copybits+0x36>
 801ceee:	1aa3      	subs	r3, r4, r2
 801cef0:	3b11      	subs	r3, #17
 801cef2:	f023 0303 	bic.w	r3, r3, #3
 801cef6:	3211      	adds	r2, #17
 801cef8:	42a2      	cmp	r2, r4
 801cefa:	bf88      	it	hi
 801cefc:	2300      	movhi	r3, #0
 801cefe:	4418      	add	r0, r3
 801cf00:	2300      	movs	r3, #0
 801cf02:	4288      	cmp	r0, r1
 801cf04:	d305      	bcc.n	801cf12 <__copybits+0x40>
 801cf06:	bd70      	pop	{r4, r5, r6, pc}
 801cf08:	f853 6b04 	ldr.w	r6, [r3], #4
 801cf0c:	f845 6f04 	str.w	r6, [r5, #4]!
 801cf10:	e7eb      	b.n	801ceea <__copybits+0x18>
 801cf12:	f840 3b04 	str.w	r3, [r0], #4
 801cf16:	e7f4      	b.n	801cf02 <__copybits+0x30>

0801cf18 <__any_on>:
 801cf18:	f100 0214 	add.w	r2, r0, #20
 801cf1c:	6900      	ldr	r0, [r0, #16]
 801cf1e:	114b      	asrs	r3, r1, #5
 801cf20:	4298      	cmp	r0, r3
 801cf22:	b510      	push	{r4, lr}
 801cf24:	db11      	blt.n	801cf4a <__any_on+0x32>
 801cf26:	dd0a      	ble.n	801cf3e <__any_on+0x26>
 801cf28:	f011 011f 	ands.w	r1, r1, #31
 801cf2c:	d007      	beq.n	801cf3e <__any_on+0x26>
 801cf2e:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 801cf32:	fa24 f001 	lsr.w	r0, r4, r1
 801cf36:	fa00 f101 	lsl.w	r1, r0, r1
 801cf3a:	428c      	cmp	r4, r1
 801cf3c:	d10b      	bne.n	801cf56 <__any_on+0x3e>
 801cf3e:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 801cf42:	4293      	cmp	r3, r2
 801cf44:	d803      	bhi.n	801cf4e <__any_on+0x36>
 801cf46:	2000      	movs	r0, #0
 801cf48:	bd10      	pop	{r4, pc}
 801cf4a:	4603      	mov	r3, r0
 801cf4c:	e7f7      	b.n	801cf3e <__any_on+0x26>
 801cf4e:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 801cf52:	2900      	cmp	r1, #0
 801cf54:	d0f5      	beq.n	801cf42 <__any_on+0x2a>
 801cf56:	2001      	movs	r0, #1
 801cf58:	e7f6      	b.n	801cf48 <__any_on+0x30>

0801cf5a <sulp>:
 801cf5a:	b570      	push	{r4, r5, r6, lr}
 801cf5c:	4604      	mov	r4, r0
 801cf5e:	460d      	mov	r5, r1
 801cf60:	4616      	mov	r6, r2
 801cf62:	ec45 4b10 	vmov	d0, r4, r5
 801cf66:	f7ff febd 	bl	801cce4 <__ulp>
 801cf6a:	b17e      	cbz	r6, 801cf8c <sulp+0x32>
 801cf6c:	f3c5 530a 	ubfx	r3, r5, #20, #11
 801cf70:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 801cf74:	2b00      	cmp	r3, #0
 801cf76:	dd09      	ble.n	801cf8c <sulp+0x32>
 801cf78:	051b      	lsls	r3, r3, #20
 801cf7a:	f103 517f 	add.w	r1, r3, #1069547520	@ 0x3fc00000
 801cf7e:	2000      	movs	r0, #0
 801cf80:	f501 1140 	add.w	r1, r1, #3145728	@ 0x300000
 801cf84:	ec41 0b17 	vmov	d7, r0, r1
 801cf88:	ee20 0b07 	vmul.f64	d0, d0, d7
 801cf8c:	bd70      	pop	{r4, r5, r6, pc}
	...

0801cf90 <_strtod_l>:
 801cf90:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801cf94:	ed2d 8b0a 	vpush	{d8-d12}
 801cf98:	b097      	sub	sp, #92	@ 0x5c
 801cf9a:	4688      	mov	r8, r1
 801cf9c:	920e      	str	r2, [sp, #56]	@ 0x38
 801cf9e:	2200      	movs	r2, #0
 801cfa0:	9212      	str	r2, [sp, #72]	@ 0x48
 801cfa2:	9005      	str	r0, [sp, #20]
 801cfa4:	f04f 0a00 	mov.w	sl, #0
 801cfa8:	f04f 0b00 	mov.w	fp, #0
 801cfac:	460a      	mov	r2, r1
 801cfae:	9211      	str	r2, [sp, #68]	@ 0x44
 801cfb0:	7811      	ldrb	r1, [r2, #0]
 801cfb2:	292b      	cmp	r1, #43	@ 0x2b
 801cfb4:	d04c      	beq.n	801d050 <_strtod_l+0xc0>
 801cfb6:	d839      	bhi.n	801d02c <_strtod_l+0x9c>
 801cfb8:	290d      	cmp	r1, #13
 801cfba:	d833      	bhi.n	801d024 <_strtod_l+0x94>
 801cfbc:	2908      	cmp	r1, #8
 801cfbe:	d833      	bhi.n	801d028 <_strtod_l+0x98>
 801cfc0:	2900      	cmp	r1, #0
 801cfc2:	d03c      	beq.n	801d03e <_strtod_l+0xae>
 801cfc4:	2200      	movs	r2, #0
 801cfc6:	9208      	str	r2, [sp, #32]
 801cfc8:	9d11      	ldr	r5, [sp, #68]	@ 0x44
 801cfca:	782a      	ldrb	r2, [r5, #0]
 801cfcc:	2a30      	cmp	r2, #48	@ 0x30
 801cfce:	f040 80b7 	bne.w	801d140 <_strtod_l+0x1b0>
 801cfd2:	786a      	ldrb	r2, [r5, #1]
 801cfd4:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 801cfd8:	2a58      	cmp	r2, #88	@ 0x58
 801cfda:	d170      	bne.n	801d0be <_strtod_l+0x12e>
 801cfdc:	9302      	str	r3, [sp, #8]
 801cfde:	9b08      	ldr	r3, [sp, #32]
 801cfe0:	9301      	str	r3, [sp, #4]
 801cfe2:	ab12      	add	r3, sp, #72	@ 0x48
 801cfe4:	9300      	str	r3, [sp, #0]
 801cfe6:	4a90      	ldr	r2, [pc, #576]	@ (801d228 <_strtod_l+0x298>)
 801cfe8:	9805      	ldr	r0, [sp, #20]
 801cfea:	ab13      	add	r3, sp, #76	@ 0x4c
 801cfec:	a911      	add	r1, sp, #68	@ 0x44
 801cfee:	f001 fda9 	bl	801eb44 <__gethex>
 801cff2:	f010 060f 	ands.w	r6, r0, #15
 801cff6:	4604      	mov	r4, r0
 801cff8:	d005      	beq.n	801d006 <_strtod_l+0x76>
 801cffa:	2e06      	cmp	r6, #6
 801cffc:	d12a      	bne.n	801d054 <_strtod_l+0xc4>
 801cffe:	3501      	adds	r5, #1
 801d000:	2300      	movs	r3, #0
 801d002:	9511      	str	r5, [sp, #68]	@ 0x44
 801d004:	9308      	str	r3, [sp, #32]
 801d006:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 801d008:	2b00      	cmp	r3, #0
 801d00a:	f040 8537 	bne.w	801da7c <_strtod_l+0xaec>
 801d00e:	9b08      	ldr	r3, [sp, #32]
 801d010:	ec4b ab10 	vmov	d0, sl, fp
 801d014:	b1cb      	cbz	r3, 801d04a <_strtod_l+0xba>
 801d016:	eeb1 0b40 	vneg.f64	d0, d0
 801d01a:	b017      	add	sp, #92	@ 0x5c
 801d01c:	ecbd 8b0a 	vpop	{d8-d12}
 801d020:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801d024:	2920      	cmp	r1, #32
 801d026:	d1cd      	bne.n	801cfc4 <_strtod_l+0x34>
 801d028:	3201      	adds	r2, #1
 801d02a:	e7c0      	b.n	801cfae <_strtod_l+0x1e>
 801d02c:	292d      	cmp	r1, #45	@ 0x2d
 801d02e:	d1c9      	bne.n	801cfc4 <_strtod_l+0x34>
 801d030:	2101      	movs	r1, #1
 801d032:	9108      	str	r1, [sp, #32]
 801d034:	1c51      	adds	r1, r2, #1
 801d036:	9111      	str	r1, [sp, #68]	@ 0x44
 801d038:	7852      	ldrb	r2, [r2, #1]
 801d03a:	2a00      	cmp	r2, #0
 801d03c:	d1c4      	bne.n	801cfc8 <_strtod_l+0x38>
 801d03e:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 801d040:	f8cd 8044 	str.w	r8, [sp, #68]	@ 0x44
 801d044:	2b00      	cmp	r3, #0
 801d046:	f040 8517 	bne.w	801da78 <_strtod_l+0xae8>
 801d04a:	ec4b ab10 	vmov	d0, sl, fp
 801d04e:	e7e4      	b.n	801d01a <_strtod_l+0x8a>
 801d050:	2100      	movs	r1, #0
 801d052:	e7ee      	b.n	801d032 <_strtod_l+0xa2>
 801d054:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 801d056:	b13a      	cbz	r2, 801d068 <_strtod_l+0xd8>
 801d058:	2135      	movs	r1, #53	@ 0x35
 801d05a:	a814      	add	r0, sp, #80	@ 0x50
 801d05c:	f7ff ff39 	bl	801ced2 <__copybits>
 801d060:	9912      	ldr	r1, [sp, #72]	@ 0x48
 801d062:	9805      	ldr	r0, [sp, #20]
 801d064:	f7ff fb12 	bl	801c68c <_Bfree>
 801d068:	1e73      	subs	r3, r6, #1
 801d06a:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 801d06c:	2b04      	cmp	r3, #4
 801d06e:	d806      	bhi.n	801d07e <_strtod_l+0xee>
 801d070:	e8df f003 	tbb	[pc, r3]
 801d074:	201d0314 	.word	0x201d0314
 801d078:	14          	.byte	0x14
 801d079:	00          	.byte	0x00
 801d07a:	e9dd ab14 	ldrd	sl, fp, [sp, #80]	@ 0x50
 801d07e:	05e3      	lsls	r3, r4, #23
 801d080:	bf48      	it	mi
 801d082:	f04b 4b00 	orrmi.w	fp, fp, #2147483648	@ 0x80000000
 801d086:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 801d08a:	0d1b      	lsrs	r3, r3, #20
 801d08c:	051b      	lsls	r3, r3, #20
 801d08e:	2b00      	cmp	r3, #0
 801d090:	d1b9      	bne.n	801d006 <_strtod_l+0x76>
 801d092:	f7fe fb93 	bl	801b7bc <__errno>
 801d096:	2322      	movs	r3, #34	@ 0x22
 801d098:	6003      	str	r3, [r0, #0]
 801d09a:	e7b4      	b.n	801d006 <_strtod_l+0x76>
 801d09c:	e9dd a314 	ldrd	sl, r3, [sp, #80]	@ 0x50
 801d0a0:	f202 4233 	addw	r2, r2, #1075	@ 0x433
 801d0a4:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 801d0a8:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 801d0ac:	e7e7      	b.n	801d07e <_strtod_l+0xee>
 801d0ae:	f8df b180 	ldr.w	fp, [pc, #384]	@ 801d230 <_strtod_l+0x2a0>
 801d0b2:	e7e4      	b.n	801d07e <_strtod_l+0xee>
 801d0b4:	f06f 4b00 	mvn.w	fp, #2147483648	@ 0x80000000
 801d0b8:	f04f 3aff 	mov.w	sl, #4294967295
 801d0bc:	e7df      	b.n	801d07e <_strtod_l+0xee>
 801d0be:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 801d0c0:	1c5a      	adds	r2, r3, #1
 801d0c2:	9211      	str	r2, [sp, #68]	@ 0x44
 801d0c4:	785b      	ldrb	r3, [r3, #1]
 801d0c6:	2b30      	cmp	r3, #48	@ 0x30
 801d0c8:	d0f9      	beq.n	801d0be <_strtod_l+0x12e>
 801d0ca:	2b00      	cmp	r3, #0
 801d0cc:	d09b      	beq.n	801d006 <_strtod_l+0x76>
 801d0ce:	2301      	movs	r3, #1
 801d0d0:	9307      	str	r3, [sp, #28]
 801d0d2:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 801d0d4:	930a      	str	r3, [sp, #40]	@ 0x28
 801d0d6:	2300      	movs	r3, #0
 801d0d8:	9306      	str	r3, [sp, #24]
 801d0da:	4699      	mov	r9, r3
 801d0dc:	461d      	mov	r5, r3
 801d0de:	220a      	movs	r2, #10
 801d0e0:	9811      	ldr	r0, [sp, #68]	@ 0x44
 801d0e2:	7804      	ldrb	r4, [r0, #0]
 801d0e4:	f1a4 0330 	sub.w	r3, r4, #48	@ 0x30
 801d0e8:	b2d9      	uxtb	r1, r3
 801d0ea:	2909      	cmp	r1, #9
 801d0ec:	d92a      	bls.n	801d144 <_strtod_l+0x1b4>
 801d0ee:	494f      	ldr	r1, [pc, #316]	@ (801d22c <_strtod_l+0x29c>)
 801d0f0:	2201      	movs	r2, #1
 801d0f2:	f001 fc40 	bl	801e976 <strncmp>
 801d0f6:	b398      	cbz	r0, 801d160 <_strtod_l+0x1d0>
 801d0f8:	2000      	movs	r0, #0
 801d0fa:	4622      	mov	r2, r4
 801d0fc:	462b      	mov	r3, r5
 801d0fe:	4607      	mov	r7, r0
 801d100:	4601      	mov	r1, r0
 801d102:	2a65      	cmp	r2, #101	@ 0x65
 801d104:	d001      	beq.n	801d10a <_strtod_l+0x17a>
 801d106:	2a45      	cmp	r2, #69	@ 0x45
 801d108:	d118      	bne.n	801d13c <_strtod_l+0x1ac>
 801d10a:	b91b      	cbnz	r3, 801d114 <_strtod_l+0x184>
 801d10c:	9b07      	ldr	r3, [sp, #28]
 801d10e:	4303      	orrs	r3, r0
 801d110:	d095      	beq.n	801d03e <_strtod_l+0xae>
 801d112:	2300      	movs	r3, #0
 801d114:	f8dd 8044 	ldr.w	r8, [sp, #68]	@ 0x44
 801d118:	f108 0201 	add.w	r2, r8, #1
 801d11c:	9211      	str	r2, [sp, #68]	@ 0x44
 801d11e:	f898 2001 	ldrb.w	r2, [r8, #1]
 801d122:	2a2b      	cmp	r2, #43	@ 0x2b
 801d124:	d074      	beq.n	801d210 <_strtod_l+0x280>
 801d126:	2a2d      	cmp	r2, #45	@ 0x2d
 801d128:	d07a      	beq.n	801d220 <_strtod_l+0x290>
 801d12a:	f04f 0e00 	mov.w	lr, #0
 801d12e:	f1a2 0430 	sub.w	r4, r2, #48	@ 0x30
 801d132:	2c09      	cmp	r4, #9
 801d134:	f240 8082 	bls.w	801d23c <_strtod_l+0x2ac>
 801d138:	f8cd 8044 	str.w	r8, [sp, #68]	@ 0x44
 801d13c:	2400      	movs	r4, #0
 801d13e:	e09d      	b.n	801d27c <_strtod_l+0x2ec>
 801d140:	2300      	movs	r3, #0
 801d142:	e7c5      	b.n	801d0d0 <_strtod_l+0x140>
 801d144:	2d08      	cmp	r5, #8
 801d146:	bfc8      	it	gt
 801d148:	9906      	ldrgt	r1, [sp, #24]
 801d14a:	f100 0001 	add.w	r0, r0, #1
 801d14e:	bfca      	itet	gt
 801d150:	fb02 3301 	mlagt	r3, r2, r1, r3
 801d154:	fb02 3909 	mlale	r9, r2, r9, r3
 801d158:	9306      	strgt	r3, [sp, #24]
 801d15a:	3501      	adds	r5, #1
 801d15c:	9011      	str	r0, [sp, #68]	@ 0x44
 801d15e:	e7bf      	b.n	801d0e0 <_strtod_l+0x150>
 801d160:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 801d162:	1c5a      	adds	r2, r3, #1
 801d164:	9211      	str	r2, [sp, #68]	@ 0x44
 801d166:	785a      	ldrb	r2, [r3, #1]
 801d168:	b3bd      	cbz	r5, 801d1da <_strtod_l+0x24a>
 801d16a:	4607      	mov	r7, r0
 801d16c:	462b      	mov	r3, r5
 801d16e:	f1a2 0130 	sub.w	r1, r2, #48	@ 0x30
 801d172:	2909      	cmp	r1, #9
 801d174:	d912      	bls.n	801d19c <_strtod_l+0x20c>
 801d176:	2101      	movs	r1, #1
 801d178:	e7c3      	b.n	801d102 <_strtod_l+0x172>
 801d17a:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 801d17c:	1c5a      	adds	r2, r3, #1
 801d17e:	9211      	str	r2, [sp, #68]	@ 0x44
 801d180:	785a      	ldrb	r2, [r3, #1]
 801d182:	3001      	adds	r0, #1
 801d184:	2a30      	cmp	r2, #48	@ 0x30
 801d186:	d0f8      	beq.n	801d17a <_strtod_l+0x1ea>
 801d188:	f1a2 0331 	sub.w	r3, r2, #49	@ 0x31
 801d18c:	2b08      	cmp	r3, #8
 801d18e:	f200 847a 	bhi.w	801da86 <_strtod_l+0xaf6>
 801d192:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 801d194:	930a      	str	r3, [sp, #40]	@ 0x28
 801d196:	4607      	mov	r7, r0
 801d198:	2000      	movs	r0, #0
 801d19a:	4603      	mov	r3, r0
 801d19c:	3a30      	subs	r2, #48	@ 0x30
 801d19e:	f100 0101 	add.w	r1, r0, #1
 801d1a2:	d014      	beq.n	801d1ce <_strtod_l+0x23e>
 801d1a4:	440f      	add	r7, r1
 801d1a6:	469c      	mov	ip, r3
 801d1a8:	f04f 0e0a 	mov.w	lr, #10
 801d1ac:	f10c 0401 	add.w	r4, ip, #1
 801d1b0:	1ae6      	subs	r6, r4, r3
 801d1b2:	42b1      	cmp	r1, r6
 801d1b4:	dc13      	bgt.n	801d1de <_strtod_l+0x24e>
 801d1b6:	ea20 70e0 	bic.w	r0, r0, r0, asr #31
 801d1ba:	1819      	adds	r1, r3, r0
 801d1bc:	2908      	cmp	r1, #8
 801d1be:	f103 0301 	add.w	r3, r3, #1
 801d1c2:	4403      	add	r3, r0
 801d1c4:	dc19      	bgt.n	801d1fa <_strtod_l+0x26a>
 801d1c6:	210a      	movs	r1, #10
 801d1c8:	fb01 2909 	mla	r9, r1, r9, r2
 801d1cc:	2100      	movs	r1, #0
 801d1ce:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 801d1d0:	1c50      	adds	r0, r2, #1
 801d1d2:	9011      	str	r0, [sp, #68]	@ 0x44
 801d1d4:	7852      	ldrb	r2, [r2, #1]
 801d1d6:	4608      	mov	r0, r1
 801d1d8:	e7c9      	b.n	801d16e <_strtod_l+0x1de>
 801d1da:	4628      	mov	r0, r5
 801d1dc:	e7d2      	b.n	801d184 <_strtod_l+0x1f4>
 801d1de:	f1bc 0f08 	cmp.w	ip, #8
 801d1e2:	dc03      	bgt.n	801d1ec <_strtod_l+0x25c>
 801d1e4:	fb0e f909 	mul.w	r9, lr, r9
 801d1e8:	46a4      	mov	ip, r4
 801d1ea:	e7df      	b.n	801d1ac <_strtod_l+0x21c>
 801d1ec:	2c10      	cmp	r4, #16
 801d1ee:	bfde      	ittt	le
 801d1f0:	9e06      	ldrle	r6, [sp, #24]
 801d1f2:	fb0e f606 	mulle.w	r6, lr, r6
 801d1f6:	9606      	strle	r6, [sp, #24]
 801d1f8:	e7f6      	b.n	801d1e8 <_strtod_l+0x258>
 801d1fa:	290f      	cmp	r1, #15
 801d1fc:	bfdf      	itttt	le
 801d1fe:	9806      	ldrle	r0, [sp, #24]
 801d200:	210a      	movle	r1, #10
 801d202:	fb01 2200 	mlale	r2, r1, r0, r2
 801d206:	9206      	strle	r2, [sp, #24]
 801d208:	e7e0      	b.n	801d1cc <_strtod_l+0x23c>
 801d20a:	2700      	movs	r7, #0
 801d20c:	2101      	movs	r1, #1
 801d20e:	e77d      	b.n	801d10c <_strtod_l+0x17c>
 801d210:	f04f 0e00 	mov.w	lr, #0
 801d214:	f108 0202 	add.w	r2, r8, #2
 801d218:	9211      	str	r2, [sp, #68]	@ 0x44
 801d21a:	f898 2002 	ldrb.w	r2, [r8, #2]
 801d21e:	e786      	b.n	801d12e <_strtod_l+0x19e>
 801d220:	f04f 0e01 	mov.w	lr, #1
 801d224:	e7f6      	b.n	801d214 <_strtod_l+0x284>
 801d226:	bf00      	nop
 801d228:	0802016c 	.word	0x0802016c
 801d22c:	0801ff86 	.word	0x0801ff86
 801d230:	7ff00000 	.word	0x7ff00000
 801d234:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 801d236:	1c54      	adds	r4, r2, #1
 801d238:	9411      	str	r4, [sp, #68]	@ 0x44
 801d23a:	7852      	ldrb	r2, [r2, #1]
 801d23c:	2a30      	cmp	r2, #48	@ 0x30
 801d23e:	d0f9      	beq.n	801d234 <_strtod_l+0x2a4>
 801d240:	f1a2 0431 	sub.w	r4, r2, #49	@ 0x31
 801d244:	2c08      	cmp	r4, #8
 801d246:	f63f af79 	bhi.w	801d13c <_strtod_l+0x1ac>
 801d24a:	f1a2 0c30 	sub.w	ip, r2, #48	@ 0x30
 801d24e:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 801d250:	9209      	str	r2, [sp, #36]	@ 0x24
 801d252:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 801d254:	1c54      	adds	r4, r2, #1
 801d256:	9411      	str	r4, [sp, #68]	@ 0x44
 801d258:	7852      	ldrb	r2, [r2, #1]
 801d25a:	f1a2 0630 	sub.w	r6, r2, #48	@ 0x30
 801d25e:	2e09      	cmp	r6, #9
 801d260:	d937      	bls.n	801d2d2 <_strtod_l+0x342>
 801d262:	9e09      	ldr	r6, [sp, #36]	@ 0x24
 801d264:	1ba4      	subs	r4, r4, r6
 801d266:	2c08      	cmp	r4, #8
 801d268:	f644 641f 	movw	r4, #19999	@ 0x4e1f
 801d26c:	dc02      	bgt.n	801d274 <_strtod_l+0x2e4>
 801d26e:	4564      	cmp	r4, ip
 801d270:	bfa8      	it	ge
 801d272:	4664      	movge	r4, ip
 801d274:	f1be 0f00 	cmp.w	lr, #0
 801d278:	d000      	beq.n	801d27c <_strtod_l+0x2ec>
 801d27a:	4264      	negs	r4, r4
 801d27c:	2b00      	cmp	r3, #0
 801d27e:	d14d      	bne.n	801d31c <_strtod_l+0x38c>
 801d280:	9b07      	ldr	r3, [sp, #28]
 801d282:	4318      	orrs	r0, r3
 801d284:	f47f aebf 	bne.w	801d006 <_strtod_l+0x76>
 801d288:	2900      	cmp	r1, #0
 801d28a:	f47f aed8 	bne.w	801d03e <_strtod_l+0xae>
 801d28e:	2a69      	cmp	r2, #105	@ 0x69
 801d290:	d027      	beq.n	801d2e2 <_strtod_l+0x352>
 801d292:	dc24      	bgt.n	801d2de <_strtod_l+0x34e>
 801d294:	2a49      	cmp	r2, #73	@ 0x49
 801d296:	d024      	beq.n	801d2e2 <_strtod_l+0x352>
 801d298:	2a4e      	cmp	r2, #78	@ 0x4e
 801d29a:	f47f aed0 	bne.w	801d03e <_strtod_l+0xae>
 801d29e:	4997      	ldr	r1, [pc, #604]	@ (801d4fc <_strtod_l+0x56c>)
 801d2a0:	a811      	add	r0, sp, #68	@ 0x44
 801d2a2:	f001 fe71 	bl	801ef88 <__match>
 801d2a6:	2800      	cmp	r0, #0
 801d2a8:	f43f aec9 	beq.w	801d03e <_strtod_l+0xae>
 801d2ac:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 801d2ae:	781b      	ldrb	r3, [r3, #0]
 801d2b0:	2b28      	cmp	r3, #40	@ 0x28
 801d2b2:	d12d      	bne.n	801d310 <_strtod_l+0x380>
 801d2b4:	4992      	ldr	r1, [pc, #584]	@ (801d500 <_strtod_l+0x570>)
 801d2b6:	aa14      	add	r2, sp, #80	@ 0x50
 801d2b8:	a811      	add	r0, sp, #68	@ 0x44
 801d2ba:	f001 fe79 	bl	801efb0 <__hexnan>
 801d2be:	2805      	cmp	r0, #5
 801d2c0:	d126      	bne.n	801d310 <_strtod_l+0x380>
 801d2c2:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 801d2c4:	f8dd a050 	ldr.w	sl, [sp, #80]	@ 0x50
 801d2c8:	f043 4bff 	orr.w	fp, r3, #2139095040	@ 0x7f800000
 801d2cc:	f44b 0be0 	orr.w	fp, fp, #7340032	@ 0x700000
 801d2d0:	e699      	b.n	801d006 <_strtod_l+0x76>
 801d2d2:	240a      	movs	r4, #10
 801d2d4:	fb04 2c0c 	mla	ip, r4, ip, r2
 801d2d8:	f1ac 0c30 	sub.w	ip, ip, #48	@ 0x30
 801d2dc:	e7b9      	b.n	801d252 <_strtod_l+0x2c2>
 801d2de:	2a6e      	cmp	r2, #110	@ 0x6e
 801d2e0:	e7db      	b.n	801d29a <_strtod_l+0x30a>
 801d2e2:	4988      	ldr	r1, [pc, #544]	@ (801d504 <_strtod_l+0x574>)
 801d2e4:	a811      	add	r0, sp, #68	@ 0x44
 801d2e6:	f001 fe4f 	bl	801ef88 <__match>
 801d2ea:	2800      	cmp	r0, #0
 801d2ec:	f43f aea7 	beq.w	801d03e <_strtod_l+0xae>
 801d2f0:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 801d2f2:	4985      	ldr	r1, [pc, #532]	@ (801d508 <_strtod_l+0x578>)
 801d2f4:	3b01      	subs	r3, #1
 801d2f6:	a811      	add	r0, sp, #68	@ 0x44
 801d2f8:	9311      	str	r3, [sp, #68]	@ 0x44
 801d2fa:	f001 fe45 	bl	801ef88 <__match>
 801d2fe:	b910      	cbnz	r0, 801d306 <_strtod_l+0x376>
 801d300:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 801d302:	3301      	adds	r3, #1
 801d304:	9311      	str	r3, [sp, #68]	@ 0x44
 801d306:	f8df b214 	ldr.w	fp, [pc, #532]	@ 801d51c <_strtod_l+0x58c>
 801d30a:	f04f 0a00 	mov.w	sl, #0
 801d30e:	e67a      	b.n	801d006 <_strtod_l+0x76>
 801d310:	487e      	ldr	r0, [pc, #504]	@ (801d50c <_strtod_l+0x57c>)
 801d312:	f001 fb75 	bl	801ea00 <nan>
 801d316:	ec5b ab10 	vmov	sl, fp, d0
 801d31a:	e674      	b.n	801d006 <_strtod_l+0x76>
 801d31c:	ee07 9a90 	vmov	s15, r9
 801d320:	1be2      	subs	r2, r4, r7
 801d322:	eeb8 7b67 	vcvt.f64.u32	d7, s15
 801d326:	2d00      	cmp	r5, #0
 801d328:	bf08      	it	eq
 801d32a:	461d      	moveq	r5, r3
 801d32c:	2b10      	cmp	r3, #16
 801d32e:	9209      	str	r2, [sp, #36]	@ 0x24
 801d330:	461a      	mov	r2, r3
 801d332:	bfa8      	it	ge
 801d334:	2210      	movge	r2, #16
 801d336:	2b09      	cmp	r3, #9
 801d338:	ec5b ab17 	vmov	sl, fp, d7
 801d33c:	dc15      	bgt.n	801d36a <_strtod_l+0x3da>
 801d33e:	1be1      	subs	r1, r4, r7
 801d340:	2900      	cmp	r1, #0
 801d342:	f43f ae60 	beq.w	801d006 <_strtod_l+0x76>
 801d346:	eba4 0107 	sub.w	r1, r4, r7
 801d34a:	dd72      	ble.n	801d432 <_strtod_l+0x4a2>
 801d34c:	2916      	cmp	r1, #22
 801d34e:	dc59      	bgt.n	801d404 <_strtod_l+0x474>
 801d350:	4b6f      	ldr	r3, [pc, #444]	@ (801d510 <_strtod_l+0x580>)
 801d352:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 801d354:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 801d358:	ed93 7b00 	vldr	d7, [r3]
 801d35c:	ec4b ab16 	vmov	d6, sl, fp
 801d360:	ee27 7b06 	vmul.f64	d7, d7, d6
 801d364:	ec5b ab17 	vmov	sl, fp, d7
 801d368:	e64d      	b.n	801d006 <_strtod_l+0x76>
 801d36a:	4969      	ldr	r1, [pc, #420]	@ (801d510 <_strtod_l+0x580>)
 801d36c:	eddd 6a06 	vldr	s13, [sp, #24]
 801d370:	eb01 01c2 	add.w	r1, r1, r2, lsl #3
 801d374:	ed11 5b12 	vldr	d5, [r1, #-72]	@ 0xffffffb8
 801d378:	2b0f      	cmp	r3, #15
 801d37a:	eeb8 6b66 	vcvt.f64.u32	d6, s13
 801d37e:	eea7 6b05 	vfma.f64	d6, d7, d5
 801d382:	ec5b ab16 	vmov	sl, fp, d6
 801d386:	ddda      	ble.n	801d33e <_strtod_l+0x3ae>
 801d388:	1a9a      	subs	r2, r3, r2
 801d38a:	1be1      	subs	r1, r4, r7
 801d38c:	440a      	add	r2, r1
 801d38e:	2a00      	cmp	r2, #0
 801d390:	f340 8094 	ble.w	801d4bc <_strtod_l+0x52c>
 801d394:	f012 000f 	ands.w	r0, r2, #15
 801d398:	d00a      	beq.n	801d3b0 <_strtod_l+0x420>
 801d39a:	495d      	ldr	r1, [pc, #372]	@ (801d510 <_strtod_l+0x580>)
 801d39c:	eb01 01c0 	add.w	r1, r1, r0, lsl #3
 801d3a0:	ed91 7b00 	vldr	d7, [r1]
 801d3a4:	ec4b ab16 	vmov	d6, sl, fp
 801d3a8:	ee27 7b06 	vmul.f64	d7, d7, d6
 801d3ac:	ec5b ab17 	vmov	sl, fp, d7
 801d3b0:	f032 020f 	bics.w	r2, r2, #15
 801d3b4:	d073      	beq.n	801d49e <_strtod_l+0x50e>
 801d3b6:	f5b2 7f9a 	cmp.w	r2, #308	@ 0x134
 801d3ba:	dd47      	ble.n	801d44c <_strtod_l+0x4bc>
 801d3bc:	2400      	movs	r4, #0
 801d3be:	4625      	mov	r5, r4
 801d3c0:	9407      	str	r4, [sp, #28]
 801d3c2:	4626      	mov	r6, r4
 801d3c4:	9a05      	ldr	r2, [sp, #20]
 801d3c6:	f8df b154 	ldr.w	fp, [pc, #340]	@ 801d51c <_strtod_l+0x58c>
 801d3ca:	2322      	movs	r3, #34	@ 0x22
 801d3cc:	6013      	str	r3, [r2, #0]
 801d3ce:	f04f 0a00 	mov.w	sl, #0
 801d3d2:	9b07      	ldr	r3, [sp, #28]
 801d3d4:	2b00      	cmp	r3, #0
 801d3d6:	f43f ae16 	beq.w	801d006 <_strtod_l+0x76>
 801d3da:	9912      	ldr	r1, [sp, #72]	@ 0x48
 801d3dc:	9805      	ldr	r0, [sp, #20]
 801d3de:	f7ff f955 	bl	801c68c <_Bfree>
 801d3e2:	9805      	ldr	r0, [sp, #20]
 801d3e4:	4631      	mov	r1, r6
 801d3e6:	f7ff f951 	bl	801c68c <_Bfree>
 801d3ea:	9805      	ldr	r0, [sp, #20]
 801d3ec:	4629      	mov	r1, r5
 801d3ee:	f7ff f94d 	bl	801c68c <_Bfree>
 801d3f2:	9907      	ldr	r1, [sp, #28]
 801d3f4:	9805      	ldr	r0, [sp, #20]
 801d3f6:	f7ff f949 	bl	801c68c <_Bfree>
 801d3fa:	9805      	ldr	r0, [sp, #20]
 801d3fc:	4621      	mov	r1, r4
 801d3fe:	f7ff f945 	bl	801c68c <_Bfree>
 801d402:	e600      	b.n	801d006 <_strtod_l+0x76>
 801d404:	f1c3 0125 	rsb	r1, r3, #37	@ 0x25
 801d408:	1be0      	subs	r0, r4, r7
 801d40a:	4281      	cmp	r1, r0
 801d40c:	dbbc      	blt.n	801d388 <_strtod_l+0x3f8>
 801d40e:	4a40      	ldr	r2, [pc, #256]	@ (801d510 <_strtod_l+0x580>)
 801d410:	f1c3 030f 	rsb	r3, r3, #15
 801d414:	eb02 01c3 	add.w	r1, r2, r3, lsl #3
 801d418:	ed91 7b00 	vldr	d7, [r1]
 801d41c:	9909      	ldr	r1, [sp, #36]	@ 0x24
 801d41e:	ec4b ab16 	vmov	d6, sl, fp
 801d422:	1acb      	subs	r3, r1, r3
 801d424:	eb02 02c3 	add.w	r2, r2, r3, lsl #3
 801d428:	ee27 7b06 	vmul.f64	d7, d7, d6
 801d42c:	ed92 6b00 	vldr	d6, [r2]
 801d430:	e796      	b.n	801d360 <_strtod_l+0x3d0>
 801d432:	3116      	adds	r1, #22
 801d434:	dba8      	blt.n	801d388 <_strtod_l+0x3f8>
 801d436:	4b36      	ldr	r3, [pc, #216]	@ (801d510 <_strtod_l+0x580>)
 801d438:	1b3c      	subs	r4, r7, r4
 801d43a:	eb03 04c4 	add.w	r4, r3, r4, lsl #3
 801d43e:	ed94 7b00 	vldr	d7, [r4]
 801d442:	ec4b ab16 	vmov	d6, sl, fp
 801d446:	ee86 7b07 	vdiv.f64	d7, d6, d7
 801d44a:	e78b      	b.n	801d364 <_strtod_l+0x3d4>
 801d44c:	2000      	movs	r0, #0
 801d44e:	ec4b ab17 	vmov	d7, sl, fp
 801d452:	4e30      	ldr	r6, [pc, #192]	@ (801d514 <_strtod_l+0x584>)
 801d454:	1112      	asrs	r2, r2, #4
 801d456:	4601      	mov	r1, r0
 801d458:	2a01      	cmp	r2, #1
 801d45a:	dc23      	bgt.n	801d4a4 <_strtod_l+0x514>
 801d45c:	b108      	cbz	r0, 801d462 <_strtod_l+0x4d2>
 801d45e:	ec5b ab17 	vmov	sl, fp, d7
 801d462:	4a2c      	ldr	r2, [pc, #176]	@ (801d514 <_strtod_l+0x584>)
 801d464:	482c      	ldr	r0, [pc, #176]	@ (801d518 <_strtod_l+0x588>)
 801d466:	eb02 02c1 	add.w	r2, r2, r1, lsl #3
 801d46a:	ed92 7b00 	vldr	d7, [r2]
 801d46e:	f1ab 7b54 	sub.w	fp, fp, #55574528	@ 0x3500000
 801d472:	ec4b ab16 	vmov	d6, sl, fp
 801d476:	4a29      	ldr	r2, [pc, #164]	@ (801d51c <_strtod_l+0x58c>)
 801d478:	ee27 7b06 	vmul.f64	d7, d7, d6
 801d47c:	ee17 1a90 	vmov	r1, s15
 801d480:	400a      	ands	r2, r1
 801d482:	4282      	cmp	r2, r0
 801d484:	ec5b ab17 	vmov	sl, fp, d7
 801d488:	d898      	bhi.n	801d3bc <_strtod_l+0x42c>
 801d48a:	f5a0 1080 	sub.w	r0, r0, #1048576	@ 0x100000
 801d48e:	4282      	cmp	r2, r0
 801d490:	bf86      	itte	hi
 801d492:	f8df b08c 	ldrhi.w	fp, [pc, #140]	@ 801d520 <_strtod_l+0x590>
 801d496:	f04f 3aff 	movhi.w	sl, #4294967295
 801d49a:	f101 7b54 	addls.w	fp, r1, #55574528	@ 0x3500000
 801d49e:	2200      	movs	r2, #0
 801d4a0:	9206      	str	r2, [sp, #24]
 801d4a2:	e076      	b.n	801d592 <_strtod_l+0x602>
 801d4a4:	f012 0f01 	tst.w	r2, #1
 801d4a8:	d004      	beq.n	801d4b4 <_strtod_l+0x524>
 801d4aa:	ed96 6b00 	vldr	d6, [r6]
 801d4ae:	2001      	movs	r0, #1
 801d4b0:	ee27 7b06 	vmul.f64	d7, d7, d6
 801d4b4:	3101      	adds	r1, #1
 801d4b6:	1052      	asrs	r2, r2, #1
 801d4b8:	3608      	adds	r6, #8
 801d4ba:	e7cd      	b.n	801d458 <_strtod_l+0x4c8>
 801d4bc:	d0ef      	beq.n	801d49e <_strtod_l+0x50e>
 801d4be:	4252      	negs	r2, r2
 801d4c0:	f012 000f 	ands.w	r0, r2, #15
 801d4c4:	d00a      	beq.n	801d4dc <_strtod_l+0x54c>
 801d4c6:	4912      	ldr	r1, [pc, #72]	@ (801d510 <_strtod_l+0x580>)
 801d4c8:	eb01 01c0 	add.w	r1, r1, r0, lsl #3
 801d4cc:	ed91 7b00 	vldr	d7, [r1]
 801d4d0:	ec4b ab16 	vmov	d6, sl, fp
 801d4d4:	ee86 7b07 	vdiv.f64	d7, d6, d7
 801d4d8:	ec5b ab17 	vmov	sl, fp, d7
 801d4dc:	1112      	asrs	r2, r2, #4
 801d4de:	d0de      	beq.n	801d49e <_strtod_l+0x50e>
 801d4e0:	2a1f      	cmp	r2, #31
 801d4e2:	dd1f      	ble.n	801d524 <_strtod_l+0x594>
 801d4e4:	2400      	movs	r4, #0
 801d4e6:	4625      	mov	r5, r4
 801d4e8:	9407      	str	r4, [sp, #28]
 801d4ea:	4626      	mov	r6, r4
 801d4ec:	9a05      	ldr	r2, [sp, #20]
 801d4ee:	2322      	movs	r3, #34	@ 0x22
 801d4f0:	f04f 0a00 	mov.w	sl, #0
 801d4f4:	f04f 0b00 	mov.w	fp, #0
 801d4f8:	6013      	str	r3, [r2, #0]
 801d4fa:	e76a      	b.n	801d3d2 <_strtod_l+0x442>
 801d4fc:	0801fe76 	.word	0x0801fe76
 801d500:	08020158 	.word	0x08020158
 801d504:	0801fe6e 	.word	0x0801fe6e
 801d508:	0801fea3 	.word	0x0801fea3
 801d50c:	0801fff7 	.word	0x0801fff7
 801d510:	08020090 	.word	0x08020090
 801d514:	08020068 	.word	0x08020068
 801d518:	7ca00000 	.word	0x7ca00000
 801d51c:	7ff00000 	.word	0x7ff00000
 801d520:	7fefffff 	.word	0x7fefffff
 801d524:	f012 0110 	ands.w	r1, r2, #16
 801d528:	bf18      	it	ne
 801d52a:	216a      	movne	r1, #106	@ 0x6a
 801d52c:	9106      	str	r1, [sp, #24]
 801d52e:	ec4b ab17 	vmov	d7, sl, fp
 801d532:	49af      	ldr	r1, [pc, #700]	@ (801d7f0 <_strtod_l+0x860>)
 801d534:	2000      	movs	r0, #0
 801d536:	07d6      	lsls	r6, r2, #31
 801d538:	d504      	bpl.n	801d544 <_strtod_l+0x5b4>
 801d53a:	ed91 6b00 	vldr	d6, [r1]
 801d53e:	2001      	movs	r0, #1
 801d540:	ee27 7b06 	vmul.f64	d7, d7, d6
 801d544:	1052      	asrs	r2, r2, #1
 801d546:	f101 0108 	add.w	r1, r1, #8
 801d54a:	d1f4      	bne.n	801d536 <_strtod_l+0x5a6>
 801d54c:	b108      	cbz	r0, 801d552 <_strtod_l+0x5c2>
 801d54e:	ec5b ab17 	vmov	sl, fp, d7
 801d552:	9a06      	ldr	r2, [sp, #24]
 801d554:	b1b2      	cbz	r2, 801d584 <_strtod_l+0x5f4>
 801d556:	f3cb 510a 	ubfx	r1, fp, #20, #11
 801d55a:	f1c1 026b 	rsb	r2, r1, #107	@ 0x6b
 801d55e:	2a00      	cmp	r2, #0
 801d560:	4658      	mov	r0, fp
 801d562:	dd0f      	ble.n	801d584 <_strtod_l+0x5f4>
 801d564:	2a1f      	cmp	r2, #31
 801d566:	dd55      	ble.n	801d614 <_strtod_l+0x684>
 801d568:	2a34      	cmp	r2, #52	@ 0x34
 801d56a:	bfde      	ittt	le
 801d56c:	f04f 32ff 	movle.w	r2, #4294967295
 801d570:	f1c1 014b 	rsble	r1, r1, #75	@ 0x4b
 801d574:	408a      	lslle	r2, r1
 801d576:	f04f 0a00 	mov.w	sl, #0
 801d57a:	bfcc      	ite	gt
 801d57c:	f04f 7b5c 	movgt.w	fp, #57671680	@ 0x3700000
 801d580:	ea02 0b00 	andle.w	fp, r2, r0
 801d584:	ec4b ab17 	vmov	d7, sl, fp
 801d588:	eeb5 7b40 	vcmp.f64	d7, #0.0
 801d58c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801d590:	d0a8      	beq.n	801d4e4 <_strtod_l+0x554>
 801d592:	990a      	ldr	r1, [sp, #40]	@ 0x28
 801d594:	9805      	ldr	r0, [sp, #20]
 801d596:	f8cd 9000 	str.w	r9, [sp]
 801d59a:	462a      	mov	r2, r5
 801d59c:	f7ff f8de 	bl	801c75c <__s2b>
 801d5a0:	9007      	str	r0, [sp, #28]
 801d5a2:	2800      	cmp	r0, #0
 801d5a4:	f43f af0a 	beq.w	801d3bc <_strtod_l+0x42c>
 801d5a8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801d5aa:	1b3f      	subs	r7, r7, r4
 801d5ac:	2b00      	cmp	r3, #0
 801d5ae:	bfb4      	ite	lt
 801d5b0:	463b      	movlt	r3, r7
 801d5b2:	2300      	movge	r3, #0
 801d5b4:	930a      	str	r3, [sp, #40]	@ 0x28
 801d5b6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801d5b8:	ed9f bb89 	vldr	d11, [pc, #548]	@ 801d7e0 <_strtod_l+0x850>
 801d5bc:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 801d5c0:	2400      	movs	r4, #0
 801d5c2:	930d      	str	r3, [sp, #52]	@ 0x34
 801d5c4:	4625      	mov	r5, r4
 801d5c6:	9b07      	ldr	r3, [sp, #28]
 801d5c8:	9805      	ldr	r0, [sp, #20]
 801d5ca:	6859      	ldr	r1, [r3, #4]
 801d5cc:	f7ff f81e 	bl	801c60c <_Balloc>
 801d5d0:	4606      	mov	r6, r0
 801d5d2:	2800      	cmp	r0, #0
 801d5d4:	f43f aef6 	beq.w	801d3c4 <_strtod_l+0x434>
 801d5d8:	9b07      	ldr	r3, [sp, #28]
 801d5da:	691a      	ldr	r2, [r3, #16]
 801d5dc:	ec4b ab19 	vmov	d9, sl, fp
 801d5e0:	3202      	adds	r2, #2
 801d5e2:	f103 010c 	add.w	r1, r3, #12
 801d5e6:	0092      	lsls	r2, r2, #2
 801d5e8:	300c      	adds	r0, #12
 801d5ea:	f7fe f914 	bl	801b816 <memcpy>
 801d5ee:	eeb0 0b49 	vmov.f64	d0, d9
 801d5f2:	9805      	ldr	r0, [sp, #20]
 801d5f4:	aa14      	add	r2, sp, #80	@ 0x50
 801d5f6:	a913      	add	r1, sp, #76	@ 0x4c
 801d5f8:	f7ff fbe4 	bl	801cdc4 <__d2b>
 801d5fc:	9012      	str	r0, [sp, #72]	@ 0x48
 801d5fe:	2800      	cmp	r0, #0
 801d600:	f43f aee0 	beq.w	801d3c4 <_strtod_l+0x434>
 801d604:	9805      	ldr	r0, [sp, #20]
 801d606:	2101      	movs	r1, #1
 801d608:	f7ff f93e 	bl	801c888 <__i2b>
 801d60c:	4605      	mov	r5, r0
 801d60e:	b940      	cbnz	r0, 801d622 <_strtod_l+0x692>
 801d610:	2500      	movs	r5, #0
 801d612:	e6d7      	b.n	801d3c4 <_strtod_l+0x434>
 801d614:	f04f 31ff 	mov.w	r1, #4294967295
 801d618:	fa01 f202 	lsl.w	r2, r1, r2
 801d61c:	ea02 0a0a 	and.w	sl, r2, sl
 801d620:	e7b0      	b.n	801d584 <_strtod_l+0x5f4>
 801d622:	9f13      	ldr	r7, [sp, #76]	@ 0x4c
 801d624:	9a14      	ldr	r2, [sp, #80]	@ 0x50
 801d626:	2f00      	cmp	r7, #0
 801d628:	bfab      	itete	ge
 801d62a:	9b0a      	ldrge	r3, [sp, #40]	@ 0x28
 801d62c:	9b0d      	ldrlt	r3, [sp, #52]	@ 0x34
 801d62e:	f8dd 8034 	ldrge.w	r8, [sp, #52]	@ 0x34
 801d632:	f8dd 9028 	ldrlt.w	r9, [sp, #40]	@ 0x28
 801d636:	bfac      	ite	ge
 801d638:	eb07 0903 	addge.w	r9, r7, r3
 801d63c:	eba3 0807 	sublt.w	r8, r3, r7
 801d640:	9b06      	ldr	r3, [sp, #24]
 801d642:	1aff      	subs	r7, r7, r3
 801d644:	4417      	add	r7, r2
 801d646:	f1c2 0336 	rsb	r3, r2, #54	@ 0x36
 801d64a:	4a6a      	ldr	r2, [pc, #424]	@ (801d7f4 <_strtod_l+0x864>)
 801d64c:	3f01      	subs	r7, #1
 801d64e:	4297      	cmp	r7, r2
 801d650:	da51      	bge.n	801d6f6 <_strtod_l+0x766>
 801d652:	1bd1      	subs	r1, r2, r7
 801d654:	291f      	cmp	r1, #31
 801d656:	eba3 0301 	sub.w	r3, r3, r1
 801d65a:	f04f 0201 	mov.w	r2, #1
 801d65e:	dc3e      	bgt.n	801d6de <_strtod_l+0x74e>
 801d660:	408a      	lsls	r2, r1
 801d662:	920c      	str	r2, [sp, #48]	@ 0x30
 801d664:	2200      	movs	r2, #0
 801d666:	920b      	str	r2, [sp, #44]	@ 0x2c
 801d668:	eb09 0703 	add.w	r7, r9, r3
 801d66c:	4498      	add	r8, r3
 801d66e:	9b06      	ldr	r3, [sp, #24]
 801d670:	45b9      	cmp	r9, r7
 801d672:	4498      	add	r8, r3
 801d674:	464b      	mov	r3, r9
 801d676:	bfa8      	it	ge
 801d678:	463b      	movge	r3, r7
 801d67a:	4543      	cmp	r3, r8
 801d67c:	bfa8      	it	ge
 801d67e:	4643      	movge	r3, r8
 801d680:	2b00      	cmp	r3, #0
 801d682:	bfc2      	ittt	gt
 801d684:	1aff      	subgt	r7, r7, r3
 801d686:	eba8 0803 	subgt.w	r8, r8, r3
 801d68a:	eba9 0903 	subgt.w	r9, r9, r3
 801d68e:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 801d690:	2b00      	cmp	r3, #0
 801d692:	dd16      	ble.n	801d6c2 <_strtod_l+0x732>
 801d694:	4629      	mov	r1, r5
 801d696:	9805      	ldr	r0, [sp, #20]
 801d698:	461a      	mov	r2, r3
 801d69a:	f7ff f9ad 	bl	801c9f8 <__pow5mult>
 801d69e:	4605      	mov	r5, r0
 801d6a0:	2800      	cmp	r0, #0
 801d6a2:	d0b5      	beq.n	801d610 <_strtod_l+0x680>
 801d6a4:	4601      	mov	r1, r0
 801d6a6:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 801d6a8:	9805      	ldr	r0, [sp, #20]
 801d6aa:	f7ff f903 	bl	801c8b4 <__multiply>
 801d6ae:	900f      	str	r0, [sp, #60]	@ 0x3c
 801d6b0:	2800      	cmp	r0, #0
 801d6b2:	f43f ae87 	beq.w	801d3c4 <_strtod_l+0x434>
 801d6b6:	9912      	ldr	r1, [sp, #72]	@ 0x48
 801d6b8:	9805      	ldr	r0, [sp, #20]
 801d6ba:	f7fe ffe7 	bl	801c68c <_Bfree>
 801d6be:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 801d6c0:	9312      	str	r3, [sp, #72]	@ 0x48
 801d6c2:	2f00      	cmp	r7, #0
 801d6c4:	dc1b      	bgt.n	801d6fe <_strtod_l+0x76e>
 801d6c6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801d6c8:	2b00      	cmp	r3, #0
 801d6ca:	dd21      	ble.n	801d710 <_strtod_l+0x780>
 801d6cc:	4631      	mov	r1, r6
 801d6ce:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 801d6d0:	9805      	ldr	r0, [sp, #20]
 801d6d2:	f7ff f991 	bl	801c9f8 <__pow5mult>
 801d6d6:	4606      	mov	r6, r0
 801d6d8:	b9d0      	cbnz	r0, 801d710 <_strtod_l+0x780>
 801d6da:	2600      	movs	r6, #0
 801d6dc:	e672      	b.n	801d3c4 <_strtod_l+0x434>
 801d6de:	f1c7 477f 	rsb	r7, r7, #4278190080	@ 0xff000000
 801d6e2:	f507 077f 	add.w	r7, r7, #16711680	@ 0xff0000
 801d6e6:	f507 477b 	add.w	r7, r7, #64256	@ 0xfb00
 801d6ea:	37e2      	adds	r7, #226	@ 0xe2
 801d6ec:	fa02 f107 	lsl.w	r1, r2, r7
 801d6f0:	910b      	str	r1, [sp, #44]	@ 0x2c
 801d6f2:	920c      	str	r2, [sp, #48]	@ 0x30
 801d6f4:	e7b8      	b.n	801d668 <_strtod_l+0x6d8>
 801d6f6:	2200      	movs	r2, #0
 801d6f8:	920b      	str	r2, [sp, #44]	@ 0x2c
 801d6fa:	2201      	movs	r2, #1
 801d6fc:	e7f9      	b.n	801d6f2 <_strtod_l+0x762>
 801d6fe:	9912      	ldr	r1, [sp, #72]	@ 0x48
 801d700:	9805      	ldr	r0, [sp, #20]
 801d702:	463a      	mov	r2, r7
 801d704:	f7ff f9d2 	bl	801caac <__lshift>
 801d708:	9012      	str	r0, [sp, #72]	@ 0x48
 801d70a:	2800      	cmp	r0, #0
 801d70c:	d1db      	bne.n	801d6c6 <_strtod_l+0x736>
 801d70e:	e659      	b.n	801d3c4 <_strtod_l+0x434>
 801d710:	f1b8 0f00 	cmp.w	r8, #0
 801d714:	dd07      	ble.n	801d726 <_strtod_l+0x796>
 801d716:	4631      	mov	r1, r6
 801d718:	9805      	ldr	r0, [sp, #20]
 801d71a:	4642      	mov	r2, r8
 801d71c:	f7ff f9c6 	bl	801caac <__lshift>
 801d720:	4606      	mov	r6, r0
 801d722:	2800      	cmp	r0, #0
 801d724:	d0d9      	beq.n	801d6da <_strtod_l+0x74a>
 801d726:	f1b9 0f00 	cmp.w	r9, #0
 801d72a:	dd08      	ble.n	801d73e <_strtod_l+0x7ae>
 801d72c:	4629      	mov	r1, r5
 801d72e:	9805      	ldr	r0, [sp, #20]
 801d730:	464a      	mov	r2, r9
 801d732:	f7ff f9bb 	bl	801caac <__lshift>
 801d736:	4605      	mov	r5, r0
 801d738:	2800      	cmp	r0, #0
 801d73a:	f43f ae43 	beq.w	801d3c4 <_strtod_l+0x434>
 801d73e:	9912      	ldr	r1, [sp, #72]	@ 0x48
 801d740:	9805      	ldr	r0, [sp, #20]
 801d742:	4632      	mov	r2, r6
 801d744:	f7ff fa3a 	bl	801cbbc <__mdiff>
 801d748:	4604      	mov	r4, r0
 801d74a:	2800      	cmp	r0, #0
 801d74c:	f43f ae3a 	beq.w	801d3c4 <_strtod_l+0x434>
 801d750:	2300      	movs	r3, #0
 801d752:	f8d0 800c 	ldr.w	r8, [r0, #12]
 801d756:	60c3      	str	r3, [r0, #12]
 801d758:	4629      	mov	r1, r5
 801d75a:	f7ff fa13 	bl	801cb84 <__mcmp>
 801d75e:	2800      	cmp	r0, #0
 801d760:	da4c      	bge.n	801d7fc <_strtod_l+0x86c>
 801d762:	ea58 080a 	orrs.w	r8, r8, sl
 801d766:	d172      	bne.n	801d84e <_strtod_l+0x8be>
 801d768:	f3cb 0313 	ubfx	r3, fp, #0, #20
 801d76c:	2b00      	cmp	r3, #0
 801d76e:	d16e      	bne.n	801d84e <_strtod_l+0x8be>
 801d770:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 801d774:	0d1b      	lsrs	r3, r3, #20
 801d776:	051b      	lsls	r3, r3, #20
 801d778:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 801d77c:	d967      	bls.n	801d84e <_strtod_l+0x8be>
 801d77e:	6963      	ldr	r3, [r4, #20]
 801d780:	b913      	cbnz	r3, 801d788 <_strtod_l+0x7f8>
 801d782:	6923      	ldr	r3, [r4, #16]
 801d784:	2b01      	cmp	r3, #1
 801d786:	dd62      	ble.n	801d84e <_strtod_l+0x8be>
 801d788:	4621      	mov	r1, r4
 801d78a:	2201      	movs	r2, #1
 801d78c:	9805      	ldr	r0, [sp, #20]
 801d78e:	f7ff f98d 	bl	801caac <__lshift>
 801d792:	4629      	mov	r1, r5
 801d794:	4604      	mov	r4, r0
 801d796:	f7ff f9f5 	bl	801cb84 <__mcmp>
 801d79a:	2800      	cmp	r0, #0
 801d79c:	dd57      	ble.n	801d84e <_strtod_l+0x8be>
 801d79e:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 801d7a2:	9a06      	ldr	r2, [sp, #24]
 801d7a4:	0d1b      	lsrs	r3, r3, #20
 801d7a6:	051b      	lsls	r3, r3, #20
 801d7a8:	2a00      	cmp	r2, #0
 801d7aa:	d06e      	beq.n	801d88a <_strtod_l+0x8fa>
 801d7ac:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 801d7b0:	d86b      	bhi.n	801d88a <_strtod_l+0x8fa>
 801d7b2:	f1b3 7f5c 	cmp.w	r3, #57671680	@ 0x3700000
 801d7b6:	f67f ae99 	bls.w	801d4ec <_strtod_l+0x55c>
 801d7ba:	ed9f 7b0b 	vldr	d7, [pc, #44]	@ 801d7e8 <_strtod_l+0x858>
 801d7be:	ec4b ab16 	vmov	d6, sl, fp
 801d7c2:	4b0d      	ldr	r3, [pc, #52]	@ (801d7f8 <_strtod_l+0x868>)
 801d7c4:	ee26 7b07 	vmul.f64	d7, d6, d7
 801d7c8:	ee17 2a90 	vmov	r2, s15
 801d7cc:	4013      	ands	r3, r2
 801d7ce:	ec5b ab17 	vmov	sl, fp, d7
 801d7d2:	2b00      	cmp	r3, #0
 801d7d4:	f47f ae01 	bne.w	801d3da <_strtod_l+0x44a>
 801d7d8:	9a05      	ldr	r2, [sp, #20]
 801d7da:	2322      	movs	r3, #34	@ 0x22
 801d7dc:	6013      	str	r3, [r2, #0]
 801d7de:	e5fc      	b.n	801d3da <_strtod_l+0x44a>
 801d7e0:	ffc00000 	.word	0xffc00000
 801d7e4:	41dfffff 	.word	0x41dfffff
 801d7e8:	00000000 	.word	0x00000000
 801d7ec:	39500000 	.word	0x39500000
 801d7f0:	08020180 	.word	0x08020180
 801d7f4:	fffffc02 	.word	0xfffffc02
 801d7f8:	7ff00000 	.word	0x7ff00000
 801d7fc:	46d9      	mov	r9, fp
 801d7fe:	d15d      	bne.n	801d8bc <_strtod_l+0x92c>
 801d800:	f3cb 0313 	ubfx	r3, fp, #0, #20
 801d804:	f1b8 0f00 	cmp.w	r8, #0
 801d808:	d02a      	beq.n	801d860 <_strtod_l+0x8d0>
 801d80a:	4aa9      	ldr	r2, [pc, #676]	@ (801dab0 <_strtod_l+0xb20>)
 801d80c:	4293      	cmp	r3, r2
 801d80e:	d12a      	bne.n	801d866 <_strtod_l+0x8d6>
 801d810:	9b06      	ldr	r3, [sp, #24]
 801d812:	4652      	mov	r2, sl
 801d814:	b1fb      	cbz	r3, 801d856 <_strtod_l+0x8c6>
 801d816:	4ba7      	ldr	r3, [pc, #668]	@ (801dab4 <_strtod_l+0xb24>)
 801d818:	ea0b 0303 	and.w	r3, fp, r3
 801d81c:	f1b3 6fd4 	cmp.w	r3, #111149056	@ 0x6a00000
 801d820:	f04f 31ff 	mov.w	r1, #4294967295
 801d824:	d81a      	bhi.n	801d85c <_strtod_l+0x8cc>
 801d826:	0d1b      	lsrs	r3, r3, #20
 801d828:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 801d82c:	fa01 f303 	lsl.w	r3, r1, r3
 801d830:	429a      	cmp	r2, r3
 801d832:	d118      	bne.n	801d866 <_strtod_l+0x8d6>
 801d834:	4ba0      	ldr	r3, [pc, #640]	@ (801dab8 <_strtod_l+0xb28>)
 801d836:	4599      	cmp	r9, r3
 801d838:	d102      	bne.n	801d840 <_strtod_l+0x8b0>
 801d83a:	3201      	adds	r2, #1
 801d83c:	f43f adc2 	beq.w	801d3c4 <_strtod_l+0x434>
 801d840:	4b9c      	ldr	r3, [pc, #624]	@ (801dab4 <_strtod_l+0xb24>)
 801d842:	ea09 0303 	and.w	r3, r9, r3
 801d846:	f503 1b80 	add.w	fp, r3, #1048576	@ 0x100000
 801d84a:	f04f 0a00 	mov.w	sl, #0
 801d84e:	9b06      	ldr	r3, [sp, #24]
 801d850:	2b00      	cmp	r3, #0
 801d852:	d1b2      	bne.n	801d7ba <_strtod_l+0x82a>
 801d854:	e5c1      	b.n	801d3da <_strtod_l+0x44a>
 801d856:	f04f 33ff 	mov.w	r3, #4294967295
 801d85a:	e7e9      	b.n	801d830 <_strtod_l+0x8a0>
 801d85c:	460b      	mov	r3, r1
 801d85e:	e7e7      	b.n	801d830 <_strtod_l+0x8a0>
 801d860:	ea53 030a 	orrs.w	r3, r3, sl
 801d864:	d09b      	beq.n	801d79e <_strtod_l+0x80e>
 801d866:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 801d868:	b1c3      	cbz	r3, 801d89c <_strtod_l+0x90c>
 801d86a:	ea13 0f09 	tst.w	r3, r9
 801d86e:	d0ee      	beq.n	801d84e <_strtod_l+0x8be>
 801d870:	9a06      	ldr	r2, [sp, #24]
 801d872:	4650      	mov	r0, sl
 801d874:	4659      	mov	r1, fp
 801d876:	f1b8 0f00 	cmp.w	r8, #0
 801d87a:	d013      	beq.n	801d8a4 <_strtod_l+0x914>
 801d87c:	f7ff fb6d 	bl	801cf5a <sulp>
 801d880:	ee39 7b00 	vadd.f64	d7, d9, d0
 801d884:	ec5b ab17 	vmov	sl, fp, d7
 801d888:	e7e1      	b.n	801d84e <_strtod_l+0x8be>
 801d88a:	f5a3 1380 	sub.w	r3, r3, #1048576	@ 0x100000
 801d88e:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 801d892:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 801d896:	f04f 3aff 	mov.w	sl, #4294967295
 801d89a:	e7d8      	b.n	801d84e <_strtod_l+0x8be>
 801d89c:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 801d89e:	ea13 0f0a 	tst.w	r3, sl
 801d8a2:	e7e4      	b.n	801d86e <_strtod_l+0x8de>
 801d8a4:	f7ff fb59 	bl	801cf5a <sulp>
 801d8a8:	ee39 0b40 	vsub.f64	d0, d9, d0
 801d8ac:	eeb5 0b40 	vcmp.f64	d0, #0.0
 801d8b0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801d8b4:	ec5b ab10 	vmov	sl, fp, d0
 801d8b8:	d1c9      	bne.n	801d84e <_strtod_l+0x8be>
 801d8ba:	e617      	b.n	801d4ec <_strtod_l+0x55c>
 801d8bc:	4629      	mov	r1, r5
 801d8be:	4620      	mov	r0, r4
 801d8c0:	f7ff fad8 	bl	801ce74 <__ratio>
 801d8c4:	eeb0 7b00 	vmov.f64	d7, #0	@ 0x40000000  2.0
 801d8c8:	eeb4 0bc7 	vcmpe.f64	d0, d7
 801d8cc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801d8d0:	d85d      	bhi.n	801d98e <_strtod_l+0x9fe>
 801d8d2:	f1b8 0f00 	cmp.w	r8, #0
 801d8d6:	d164      	bne.n	801d9a2 <_strtod_l+0xa12>
 801d8d8:	f1ba 0f00 	cmp.w	sl, #0
 801d8dc:	d14b      	bne.n	801d976 <_strtod_l+0x9e6>
 801d8de:	f3cb 0313 	ubfx	r3, fp, #0, #20
 801d8e2:	eeb7 8b00 	vmov.f64	d8, #112	@ 0x3f800000  1.0
 801d8e6:	2b00      	cmp	r3, #0
 801d8e8:	d160      	bne.n	801d9ac <_strtod_l+0xa1c>
 801d8ea:	eeb4 0bc8 	vcmpe.f64	d0, d8
 801d8ee:	eeb6 8b00 	vmov.f64	d8, #96	@ 0x3f000000  0.5
 801d8f2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801d8f6:	d401      	bmi.n	801d8fc <_strtod_l+0x96c>
 801d8f8:	ee20 8b08 	vmul.f64	d8, d0, d8
 801d8fc:	eeb1 ab48 	vneg.f64	d10, d8
 801d900:	486c      	ldr	r0, [pc, #432]	@ (801dab4 <_strtod_l+0xb24>)
 801d902:	496e      	ldr	r1, [pc, #440]	@ (801dabc <_strtod_l+0xb2c>)
 801d904:	ea09 0700 	and.w	r7, r9, r0
 801d908:	428f      	cmp	r7, r1
 801d90a:	ec53 2b1a 	vmov	r2, r3, d10
 801d90e:	d17d      	bne.n	801da0c <_strtod_l+0xa7c>
 801d910:	f1a9 7b54 	sub.w	fp, r9, #55574528	@ 0x3500000
 801d914:	ec4b ab1c 	vmov	d12, sl, fp
 801d918:	eeb0 0b4c 	vmov.f64	d0, d12
 801d91c:	f7ff f9e2 	bl	801cce4 <__ulp>
 801d920:	4864      	ldr	r0, [pc, #400]	@ (801dab4 <_strtod_l+0xb24>)
 801d922:	eea0 cb0a 	vfma.f64	d12, d0, d10
 801d926:	ee1c 3a90 	vmov	r3, s25
 801d92a:	4a65      	ldr	r2, [pc, #404]	@ (801dac0 <_strtod_l+0xb30>)
 801d92c:	ea03 0100 	and.w	r1, r3, r0
 801d930:	4291      	cmp	r1, r2
 801d932:	ec5b ab1c 	vmov	sl, fp, d12
 801d936:	d93c      	bls.n	801d9b2 <_strtod_l+0xa22>
 801d938:	ee19 2a90 	vmov	r2, s19
 801d93c:	4b5e      	ldr	r3, [pc, #376]	@ (801dab8 <_strtod_l+0xb28>)
 801d93e:	429a      	cmp	r2, r3
 801d940:	d104      	bne.n	801d94c <_strtod_l+0x9bc>
 801d942:	ee19 3a10 	vmov	r3, s18
 801d946:	3301      	adds	r3, #1
 801d948:	f43f ad3c 	beq.w	801d3c4 <_strtod_l+0x434>
 801d94c:	f8df b168 	ldr.w	fp, [pc, #360]	@ 801dab8 <_strtod_l+0xb28>
 801d950:	f04f 3aff 	mov.w	sl, #4294967295
 801d954:	9912      	ldr	r1, [sp, #72]	@ 0x48
 801d956:	9805      	ldr	r0, [sp, #20]
 801d958:	f7fe fe98 	bl	801c68c <_Bfree>
 801d95c:	9805      	ldr	r0, [sp, #20]
 801d95e:	4631      	mov	r1, r6
 801d960:	f7fe fe94 	bl	801c68c <_Bfree>
 801d964:	9805      	ldr	r0, [sp, #20]
 801d966:	4629      	mov	r1, r5
 801d968:	f7fe fe90 	bl	801c68c <_Bfree>
 801d96c:	9805      	ldr	r0, [sp, #20]
 801d96e:	4621      	mov	r1, r4
 801d970:	f7fe fe8c 	bl	801c68c <_Bfree>
 801d974:	e627      	b.n	801d5c6 <_strtod_l+0x636>
 801d976:	f1ba 0f01 	cmp.w	sl, #1
 801d97a:	d103      	bne.n	801d984 <_strtod_l+0x9f4>
 801d97c:	f1bb 0f00 	cmp.w	fp, #0
 801d980:	f43f adb4 	beq.w	801d4ec <_strtod_l+0x55c>
 801d984:	eebf ab00 	vmov.f64	d10, #240	@ 0xbf800000 -1.0
 801d988:	eeb7 8b00 	vmov.f64	d8, #112	@ 0x3f800000  1.0
 801d98c:	e7b8      	b.n	801d900 <_strtod_l+0x970>
 801d98e:	eeb6 8b00 	vmov.f64	d8, #96	@ 0x3f000000  0.5
 801d992:	ee20 8b08 	vmul.f64	d8, d0, d8
 801d996:	f1b8 0f00 	cmp.w	r8, #0
 801d99a:	d0af      	beq.n	801d8fc <_strtod_l+0x96c>
 801d99c:	eeb0 ab48 	vmov.f64	d10, d8
 801d9a0:	e7ae      	b.n	801d900 <_strtod_l+0x970>
 801d9a2:	eeb7 ab00 	vmov.f64	d10, #112	@ 0x3f800000  1.0
 801d9a6:	eeb0 8b4a 	vmov.f64	d8, d10
 801d9aa:	e7a9      	b.n	801d900 <_strtod_l+0x970>
 801d9ac:	eebf ab00 	vmov.f64	d10, #240	@ 0xbf800000 -1.0
 801d9b0:	e7a6      	b.n	801d900 <_strtod_l+0x970>
 801d9b2:	f103 7b54 	add.w	fp, r3, #55574528	@ 0x3500000
 801d9b6:	9b06      	ldr	r3, [sp, #24]
 801d9b8:	46d9      	mov	r9, fp
 801d9ba:	2b00      	cmp	r3, #0
 801d9bc:	d1ca      	bne.n	801d954 <_strtod_l+0x9c4>
 801d9be:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 801d9c2:	0d1b      	lsrs	r3, r3, #20
 801d9c4:	051b      	lsls	r3, r3, #20
 801d9c6:	429f      	cmp	r7, r3
 801d9c8:	d1c4      	bne.n	801d954 <_strtod_l+0x9c4>
 801d9ca:	ec51 0b18 	vmov	r0, r1, d8
 801d9ce:	f7e2 fedb 	bl	8000788 <__aeabi_d2lz>
 801d9d2:	f7e2 fe93 	bl	80006fc <__aeabi_l2d>
 801d9d6:	f3cb 0913 	ubfx	r9, fp, #0, #20
 801d9da:	ec41 0b17 	vmov	d7, r0, r1
 801d9de:	ea49 090a 	orr.w	r9, r9, sl
 801d9e2:	ea59 0908 	orrs.w	r9, r9, r8
 801d9e6:	ee38 8b47 	vsub.f64	d8, d8, d7
 801d9ea:	d03c      	beq.n	801da66 <_strtod_l+0xad6>
 801d9ec:	ed9f 7b2a 	vldr	d7, [pc, #168]	@ 801da98 <_strtod_l+0xb08>
 801d9f0:	eeb4 8bc7 	vcmpe.f64	d8, d7
 801d9f4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801d9f8:	f53f acef 	bmi.w	801d3da <_strtod_l+0x44a>
 801d9fc:	ed9f 7b28 	vldr	d7, [pc, #160]	@ 801daa0 <_strtod_l+0xb10>
 801da00:	eeb4 8bc7 	vcmpe.f64	d8, d7
 801da04:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801da08:	dda4      	ble.n	801d954 <_strtod_l+0x9c4>
 801da0a:	e4e6      	b.n	801d3da <_strtod_l+0x44a>
 801da0c:	9906      	ldr	r1, [sp, #24]
 801da0e:	b1e1      	cbz	r1, 801da4a <_strtod_l+0xaba>
 801da10:	f1b7 6fd4 	cmp.w	r7, #111149056	@ 0x6a00000
 801da14:	d819      	bhi.n	801da4a <_strtod_l+0xaba>
 801da16:	eeb4 8bcb 	vcmpe.f64	d8, d11
 801da1a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801da1e:	d811      	bhi.n	801da44 <_strtod_l+0xab4>
 801da20:	eebc 8bc8 	vcvt.u32.f64	s16, d8
 801da24:	ee18 3a10 	vmov	r3, s16
 801da28:	2b01      	cmp	r3, #1
 801da2a:	bf38      	it	cc
 801da2c:	2301      	movcc	r3, #1
 801da2e:	ee08 3a10 	vmov	s16, r3
 801da32:	eeb8 8b48 	vcvt.f64.u32	d8, s16
 801da36:	f1b8 0f00 	cmp.w	r8, #0
 801da3a:	d111      	bne.n	801da60 <_strtod_l+0xad0>
 801da3c:	eeb1 7b48 	vneg.f64	d7, d8
 801da40:	ec53 2b17 	vmov	r2, r3, d7
 801da44:	f103 61d6 	add.w	r1, r3, #112197632	@ 0x6b00000
 801da48:	1bcb      	subs	r3, r1, r7
 801da4a:	eeb0 0b49 	vmov.f64	d0, d9
 801da4e:	ec43 2b1a 	vmov	d10, r2, r3
 801da52:	f7ff f947 	bl	801cce4 <__ulp>
 801da56:	eeaa 9b00 	vfma.f64	d9, d10, d0
 801da5a:	ec5b ab19 	vmov	sl, fp, d9
 801da5e:	e7aa      	b.n	801d9b6 <_strtod_l+0xa26>
 801da60:	eeb0 7b48 	vmov.f64	d7, d8
 801da64:	e7ec      	b.n	801da40 <_strtod_l+0xab0>
 801da66:	ed9f 7b10 	vldr	d7, [pc, #64]	@ 801daa8 <_strtod_l+0xb18>
 801da6a:	eeb4 8bc7 	vcmpe.f64	d8, d7
 801da6e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801da72:	f57f af6f 	bpl.w	801d954 <_strtod_l+0x9c4>
 801da76:	e4b0      	b.n	801d3da <_strtod_l+0x44a>
 801da78:	2300      	movs	r3, #0
 801da7a:	9308      	str	r3, [sp, #32]
 801da7c:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 801da7e:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 801da80:	6013      	str	r3, [r2, #0]
 801da82:	f7ff bac4 	b.w	801d00e <_strtod_l+0x7e>
 801da86:	2a65      	cmp	r2, #101	@ 0x65
 801da88:	f43f abbf 	beq.w	801d20a <_strtod_l+0x27a>
 801da8c:	2a45      	cmp	r2, #69	@ 0x45
 801da8e:	f43f abbc 	beq.w	801d20a <_strtod_l+0x27a>
 801da92:	2101      	movs	r1, #1
 801da94:	f7ff bbf4 	b.w	801d280 <_strtod_l+0x2f0>
 801da98:	94a03595 	.word	0x94a03595
 801da9c:	3fdfffff 	.word	0x3fdfffff
 801daa0:	35afe535 	.word	0x35afe535
 801daa4:	3fe00000 	.word	0x3fe00000
 801daa8:	94a03595 	.word	0x94a03595
 801daac:	3fcfffff 	.word	0x3fcfffff
 801dab0:	000fffff 	.word	0x000fffff
 801dab4:	7ff00000 	.word	0x7ff00000
 801dab8:	7fefffff 	.word	0x7fefffff
 801dabc:	7fe00000 	.word	0x7fe00000
 801dac0:	7c9fffff 	.word	0x7c9fffff

0801dac4 <_strtod_r>:
 801dac4:	4b01      	ldr	r3, [pc, #4]	@ (801dacc <_strtod_r+0x8>)
 801dac6:	f7ff ba63 	b.w	801cf90 <_strtod_l>
 801daca:	bf00      	nop
 801dacc:	24000070 	.word	0x24000070

0801dad0 <__ssputs_r>:
 801dad0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 801dad4:	688e      	ldr	r6, [r1, #8]
 801dad6:	461f      	mov	r7, r3
 801dad8:	42be      	cmp	r6, r7
 801dada:	680b      	ldr	r3, [r1, #0]
 801dadc:	4682      	mov	sl, r0
 801dade:	460c      	mov	r4, r1
 801dae0:	4690      	mov	r8, r2
 801dae2:	d82d      	bhi.n	801db40 <__ssputs_r+0x70>
 801dae4:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 801dae8:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 801daec:	d026      	beq.n	801db3c <__ssputs_r+0x6c>
 801daee:	6965      	ldr	r5, [r4, #20]
 801daf0:	6909      	ldr	r1, [r1, #16]
 801daf2:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 801daf6:	eba3 0901 	sub.w	r9, r3, r1
 801dafa:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 801dafe:	1c7b      	adds	r3, r7, #1
 801db00:	444b      	add	r3, r9
 801db02:	106d      	asrs	r5, r5, #1
 801db04:	429d      	cmp	r5, r3
 801db06:	bf38      	it	cc
 801db08:	461d      	movcc	r5, r3
 801db0a:	0553      	lsls	r3, r2, #21
 801db0c:	d527      	bpl.n	801db5e <__ssputs_r+0x8e>
 801db0e:	4629      	mov	r1, r5
 801db10:	f7fe fcf0 	bl	801c4f4 <_malloc_r>
 801db14:	4606      	mov	r6, r0
 801db16:	b360      	cbz	r0, 801db72 <__ssputs_r+0xa2>
 801db18:	6921      	ldr	r1, [r4, #16]
 801db1a:	464a      	mov	r2, r9
 801db1c:	f7fd fe7b 	bl	801b816 <memcpy>
 801db20:	89a3      	ldrh	r3, [r4, #12]
 801db22:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 801db26:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 801db2a:	81a3      	strh	r3, [r4, #12]
 801db2c:	6126      	str	r6, [r4, #16]
 801db2e:	6165      	str	r5, [r4, #20]
 801db30:	444e      	add	r6, r9
 801db32:	eba5 0509 	sub.w	r5, r5, r9
 801db36:	6026      	str	r6, [r4, #0]
 801db38:	60a5      	str	r5, [r4, #8]
 801db3a:	463e      	mov	r6, r7
 801db3c:	42be      	cmp	r6, r7
 801db3e:	d900      	bls.n	801db42 <__ssputs_r+0x72>
 801db40:	463e      	mov	r6, r7
 801db42:	6820      	ldr	r0, [r4, #0]
 801db44:	4632      	mov	r2, r6
 801db46:	4641      	mov	r1, r8
 801db48:	f000 fefb 	bl	801e942 <memmove>
 801db4c:	68a3      	ldr	r3, [r4, #8]
 801db4e:	1b9b      	subs	r3, r3, r6
 801db50:	60a3      	str	r3, [r4, #8]
 801db52:	6823      	ldr	r3, [r4, #0]
 801db54:	4433      	add	r3, r6
 801db56:	6023      	str	r3, [r4, #0]
 801db58:	2000      	movs	r0, #0
 801db5a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801db5e:	462a      	mov	r2, r5
 801db60:	f001 fad3 	bl	801f10a <_realloc_r>
 801db64:	4606      	mov	r6, r0
 801db66:	2800      	cmp	r0, #0
 801db68:	d1e0      	bne.n	801db2c <__ssputs_r+0x5c>
 801db6a:	6921      	ldr	r1, [r4, #16]
 801db6c:	4650      	mov	r0, sl
 801db6e:	f7fe fc4d 	bl	801c40c <_free_r>
 801db72:	230c      	movs	r3, #12
 801db74:	f8ca 3000 	str.w	r3, [sl]
 801db78:	89a3      	ldrh	r3, [r4, #12]
 801db7a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 801db7e:	81a3      	strh	r3, [r4, #12]
 801db80:	f04f 30ff 	mov.w	r0, #4294967295
 801db84:	e7e9      	b.n	801db5a <__ssputs_r+0x8a>
	...

0801db88 <_svfiprintf_r>:
 801db88:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801db8c:	4698      	mov	r8, r3
 801db8e:	898b      	ldrh	r3, [r1, #12]
 801db90:	061b      	lsls	r3, r3, #24
 801db92:	b09d      	sub	sp, #116	@ 0x74
 801db94:	4607      	mov	r7, r0
 801db96:	460d      	mov	r5, r1
 801db98:	4614      	mov	r4, r2
 801db9a:	d510      	bpl.n	801dbbe <_svfiprintf_r+0x36>
 801db9c:	690b      	ldr	r3, [r1, #16]
 801db9e:	b973      	cbnz	r3, 801dbbe <_svfiprintf_r+0x36>
 801dba0:	2140      	movs	r1, #64	@ 0x40
 801dba2:	f7fe fca7 	bl	801c4f4 <_malloc_r>
 801dba6:	6028      	str	r0, [r5, #0]
 801dba8:	6128      	str	r0, [r5, #16]
 801dbaa:	b930      	cbnz	r0, 801dbba <_svfiprintf_r+0x32>
 801dbac:	230c      	movs	r3, #12
 801dbae:	603b      	str	r3, [r7, #0]
 801dbb0:	f04f 30ff 	mov.w	r0, #4294967295
 801dbb4:	b01d      	add	sp, #116	@ 0x74
 801dbb6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801dbba:	2340      	movs	r3, #64	@ 0x40
 801dbbc:	616b      	str	r3, [r5, #20]
 801dbbe:	2300      	movs	r3, #0
 801dbc0:	9309      	str	r3, [sp, #36]	@ 0x24
 801dbc2:	2320      	movs	r3, #32
 801dbc4:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 801dbc8:	f8cd 800c 	str.w	r8, [sp, #12]
 801dbcc:	2330      	movs	r3, #48	@ 0x30
 801dbce:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 801dd6c <_svfiprintf_r+0x1e4>
 801dbd2:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 801dbd6:	f04f 0901 	mov.w	r9, #1
 801dbda:	4623      	mov	r3, r4
 801dbdc:	469a      	mov	sl, r3
 801dbde:	f813 2b01 	ldrb.w	r2, [r3], #1
 801dbe2:	b10a      	cbz	r2, 801dbe8 <_svfiprintf_r+0x60>
 801dbe4:	2a25      	cmp	r2, #37	@ 0x25
 801dbe6:	d1f9      	bne.n	801dbdc <_svfiprintf_r+0x54>
 801dbe8:	ebba 0b04 	subs.w	fp, sl, r4
 801dbec:	d00b      	beq.n	801dc06 <_svfiprintf_r+0x7e>
 801dbee:	465b      	mov	r3, fp
 801dbf0:	4622      	mov	r2, r4
 801dbf2:	4629      	mov	r1, r5
 801dbf4:	4638      	mov	r0, r7
 801dbf6:	f7ff ff6b 	bl	801dad0 <__ssputs_r>
 801dbfa:	3001      	adds	r0, #1
 801dbfc:	f000 80a7 	beq.w	801dd4e <_svfiprintf_r+0x1c6>
 801dc00:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 801dc02:	445a      	add	r2, fp
 801dc04:	9209      	str	r2, [sp, #36]	@ 0x24
 801dc06:	f89a 3000 	ldrb.w	r3, [sl]
 801dc0a:	2b00      	cmp	r3, #0
 801dc0c:	f000 809f 	beq.w	801dd4e <_svfiprintf_r+0x1c6>
 801dc10:	2300      	movs	r3, #0
 801dc12:	f04f 32ff 	mov.w	r2, #4294967295
 801dc16:	e9cd 2305 	strd	r2, r3, [sp, #20]
 801dc1a:	f10a 0a01 	add.w	sl, sl, #1
 801dc1e:	9304      	str	r3, [sp, #16]
 801dc20:	9307      	str	r3, [sp, #28]
 801dc22:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 801dc26:	931a      	str	r3, [sp, #104]	@ 0x68
 801dc28:	4654      	mov	r4, sl
 801dc2a:	2205      	movs	r2, #5
 801dc2c:	f814 1b01 	ldrb.w	r1, [r4], #1
 801dc30:	484e      	ldr	r0, [pc, #312]	@ (801dd6c <_svfiprintf_r+0x1e4>)
 801dc32:	f7e2 fb7d 	bl	8000330 <memchr>
 801dc36:	9a04      	ldr	r2, [sp, #16]
 801dc38:	b9d8      	cbnz	r0, 801dc72 <_svfiprintf_r+0xea>
 801dc3a:	06d0      	lsls	r0, r2, #27
 801dc3c:	bf44      	itt	mi
 801dc3e:	2320      	movmi	r3, #32
 801dc40:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 801dc44:	0711      	lsls	r1, r2, #28
 801dc46:	bf44      	itt	mi
 801dc48:	232b      	movmi	r3, #43	@ 0x2b
 801dc4a:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 801dc4e:	f89a 3000 	ldrb.w	r3, [sl]
 801dc52:	2b2a      	cmp	r3, #42	@ 0x2a
 801dc54:	d015      	beq.n	801dc82 <_svfiprintf_r+0xfa>
 801dc56:	9a07      	ldr	r2, [sp, #28]
 801dc58:	4654      	mov	r4, sl
 801dc5a:	2000      	movs	r0, #0
 801dc5c:	f04f 0c0a 	mov.w	ip, #10
 801dc60:	4621      	mov	r1, r4
 801dc62:	f811 3b01 	ldrb.w	r3, [r1], #1
 801dc66:	3b30      	subs	r3, #48	@ 0x30
 801dc68:	2b09      	cmp	r3, #9
 801dc6a:	d94b      	bls.n	801dd04 <_svfiprintf_r+0x17c>
 801dc6c:	b1b0      	cbz	r0, 801dc9c <_svfiprintf_r+0x114>
 801dc6e:	9207      	str	r2, [sp, #28]
 801dc70:	e014      	b.n	801dc9c <_svfiprintf_r+0x114>
 801dc72:	eba0 0308 	sub.w	r3, r0, r8
 801dc76:	fa09 f303 	lsl.w	r3, r9, r3
 801dc7a:	4313      	orrs	r3, r2
 801dc7c:	9304      	str	r3, [sp, #16]
 801dc7e:	46a2      	mov	sl, r4
 801dc80:	e7d2      	b.n	801dc28 <_svfiprintf_r+0xa0>
 801dc82:	9b03      	ldr	r3, [sp, #12]
 801dc84:	1d19      	adds	r1, r3, #4
 801dc86:	681b      	ldr	r3, [r3, #0]
 801dc88:	9103      	str	r1, [sp, #12]
 801dc8a:	2b00      	cmp	r3, #0
 801dc8c:	bfbb      	ittet	lt
 801dc8e:	425b      	neglt	r3, r3
 801dc90:	f042 0202 	orrlt.w	r2, r2, #2
 801dc94:	9307      	strge	r3, [sp, #28]
 801dc96:	9307      	strlt	r3, [sp, #28]
 801dc98:	bfb8      	it	lt
 801dc9a:	9204      	strlt	r2, [sp, #16]
 801dc9c:	7823      	ldrb	r3, [r4, #0]
 801dc9e:	2b2e      	cmp	r3, #46	@ 0x2e
 801dca0:	d10a      	bne.n	801dcb8 <_svfiprintf_r+0x130>
 801dca2:	7863      	ldrb	r3, [r4, #1]
 801dca4:	2b2a      	cmp	r3, #42	@ 0x2a
 801dca6:	d132      	bne.n	801dd0e <_svfiprintf_r+0x186>
 801dca8:	9b03      	ldr	r3, [sp, #12]
 801dcaa:	1d1a      	adds	r2, r3, #4
 801dcac:	681b      	ldr	r3, [r3, #0]
 801dcae:	9203      	str	r2, [sp, #12]
 801dcb0:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 801dcb4:	3402      	adds	r4, #2
 801dcb6:	9305      	str	r3, [sp, #20]
 801dcb8:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 801dd7c <_svfiprintf_r+0x1f4>
 801dcbc:	7821      	ldrb	r1, [r4, #0]
 801dcbe:	2203      	movs	r2, #3
 801dcc0:	4650      	mov	r0, sl
 801dcc2:	f7e2 fb35 	bl	8000330 <memchr>
 801dcc6:	b138      	cbz	r0, 801dcd8 <_svfiprintf_r+0x150>
 801dcc8:	9b04      	ldr	r3, [sp, #16]
 801dcca:	eba0 000a 	sub.w	r0, r0, sl
 801dcce:	2240      	movs	r2, #64	@ 0x40
 801dcd0:	4082      	lsls	r2, r0
 801dcd2:	4313      	orrs	r3, r2
 801dcd4:	3401      	adds	r4, #1
 801dcd6:	9304      	str	r3, [sp, #16]
 801dcd8:	f814 1b01 	ldrb.w	r1, [r4], #1
 801dcdc:	4824      	ldr	r0, [pc, #144]	@ (801dd70 <_svfiprintf_r+0x1e8>)
 801dcde:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 801dce2:	2206      	movs	r2, #6
 801dce4:	f7e2 fb24 	bl	8000330 <memchr>
 801dce8:	2800      	cmp	r0, #0
 801dcea:	d036      	beq.n	801dd5a <_svfiprintf_r+0x1d2>
 801dcec:	4b21      	ldr	r3, [pc, #132]	@ (801dd74 <_svfiprintf_r+0x1ec>)
 801dcee:	bb1b      	cbnz	r3, 801dd38 <_svfiprintf_r+0x1b0>
 801dcf0:	9b03      	ldr	r3, [sp, #12]
 801dcf2:	3307      	adds	r3, #7
 801dcf4:	f023 0307 	bic.w	r3, r3, #7
 801dcf8:	3308      	adds	r3, #8
 801dcfa:	9303      	str	r3, [sp, #12]
 801dcfc:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801dcfe:	4433      	add	r3, r6
 801dd00:	9309      	str	r3, [sp, #36]	@ 0x24
 801dd02:	e76a      	b.n	801dbda <_svfiprintf_r+0x52>
 801dd04:	fb0c 3202 	mla	r2, ip, r2, r3
 801dd08:	460c      	mov	r4, r1
 801dd0a:	2001      	movs	r0, #1
 801dd0c:	e7a8      	b.n	801dc60 <_svfiprintf_r+0xd8>
 801dd0e:	2300      	movs	r3, #0
 801dd10:	3401      	adds	r4, #1
 801dd12:	9305      	str	r3, [sp, #20]
 801dd14:	4619      	mov	r1, r3
 801dd16:	f04f 0c0a 	mov.w	ip, #10
 801dd1a:	4620      	mov	r0, r4
 801dd1c:	f810 2b01 	ldrb.w	r2, [r0], #1
 801dd20:	3a30      	subs	r2, #48	@ 0x30
 801dd22:	2a09      	cmp	r2, #9
 801dd24:	d903      	bls.n	801dd2e <_svfiprintf_r+0x1a6>
 801dd26:	2b00      	cmp	r3, #0
 801dd28:	d0c6      	beq.n	801dcb8 <_svfiprintf_r+0x130>
 801dd2a:	9105      	str	r1, [sp, #20]
 801dd2c:	e7c4      	b.n	801dcb8 <_svfiprintf_r+0x130>
 801dd2e:	fb0c 2101 	mla	r1, ip, r1, r2
 801dd32:	4604      	mov	r4, r0
 801dd34:	2301      	movs	r3, #1
 801dd36:	e7f0      	b.n	801dd1a <_svfiprintf_r+0x192>
 801dd38:	ab03      	add	r3, sp, #12
 801dd3a:	9300      	str	r3, [sp, #0]
 801dd3c:	462a      	mov	r2, r5
 801dd3e:	4b0e      	ldr	r3, [pc, #56]	@ (801dd78 <_svfiprintf_r+0x1f0>)
 801dd40:	a904      	add	r1, sp, #16
 801dd42:	4638      	mov	r0, r7
 801dd44:	f7fc fb80 	bl	801a448 <_printf_float>
 801dd48:	1c42      	adds	r2, r0, #1
 801dd4a:	4606      	mov	r6, r0
 801dd4c:	d1d6      	bne.n	801dcfc <_svfiprintf_r+0x174>
 801dd4e:	89ab      	ldrh	r3, [r5, #12]
 801dd50:	065b      	lsls	r3, r3, #25
 801dd52:	f53f af2d 	bmi.w	801dbb0 <_svfiprintf_r+0x28>
 801dd56:	9809      	ldr	r0, [sp, #36]	@ 0x24
 801dd58:	e72c      	b.n	801dbb4 <_svfiprintf_r+0x2c>
 801dd5a:	ab03      	add	r3, sp, #12
 801dd5c:	9300      	str	r3, [sp, #0]
 801dd5e:	462a      	mov	r2, r5
 801dd60:	4b05      	ldr	r3, [pc, #20]	@ (801dd78 <_svfiprintf_r+0x1f0>)
 801dd62:	a904      	add	r1, sp, #16
 801dd64:	4638      	mov	r0, r7
 801dd66:	f7fc fdf7 	bl	801a958 <_printf_i>
 801dd6a:	e7ed      	b.n	801dd48 <_svfiprintf_r+0x1c0>
 801dd6c:	0801ff88 	.word	0x0801ff88
 801dd70:	0801ff92 	.word	0x0801ff92
 801dd74:	0801a449 	.word	0x0801a449
 801dd78:	0801dad1 	.word	0x0801dad1
 801dd7c:	0801ff8e 	.word	0x0801ff8e

0801dd80 <_sungetc_r>:
 801dd80:	b538      	push	{r3, r4, r5, lr}
 801dd82:	1c4b      	adds	r3, r1, #1
 801dd84:	4614      	mov	r4, r2
 801dd86:	d103      	bne.n	801dd90 <_sungetc_r+0x10>
 801dd88:	f04f 35ff 	mov.w	r5, #4294967295
 801dd8c:	4628      	mov	r0, r5
 801dd8e:	bd38      	pop	{r3, r4, r5, pc}
 801dd90:	8993      	ldrh	r3, [r2, #12]
 801dd92:	f023 0320 	bic.w	r3, r3, #32
 801dd96:	8193      	strh	r3, [r2, #12]
 801dd98:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 801dd9a:	6852      	ldr	r2, [r2, #4]
 801dd9c:	b2cd      	uxtb	r5, r1
 801dd9e:	b18b      	cbz	r3, 801ddc4 <_sungetc_r+0x44>
 801dda0:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
 801dda2:	4293      	cmp	r3, r2
 801dda4:	dd08      	ble.n	801ddb8 <_sungetc_r+0x38>
 801dda6:	6823      	ldr	r3, [r4, #0]
 801dda8:	1e5a      	subs	r2, r3, #1
 801ddaa:	6022      	str	r2, [r4, #0]
 801ddac:	f803 5c01 	strb.w	r5, [r3, #-1]
 801ddb0:	6863      	ldr	r3, [r4, #4]
 801ddb2:	3301      	adds	r3, #1
 801ddb4:	6063      	str	r3, [r4, #4]
 801ddb6:	e7e9      	b.n	801dd8c <_sungetc_r+0xc>
 801ddb8:	4621      	mov	r1, r4
 801ddba:	f000 fd88 	bl	801e8ce <__submore>
 801ddbe:	2800      	cmp	r0, #0
 801ddc0:	d0f1      	beq.n	801dda6 <_sungetc_r+0x26>
 801ddc2:	e7e1      	b.n	801dd88 <_sungetc_r+0x8>
 801ddc4:	6921      	ldr	r1, [r4, #16]
 801ddc6:	6823      	ldr	r3, [r4, #0]
 801ddc8:	b151      	cbz	r1, 801dde0 <_sungetc_r+0x60>
 801ddca:	4299      	cmp	r1, r3
 801ddcc:	d208      	bcs.n	801dde0 <_sungetc_r+0x60>
 801ddce:	f813 1c01 	ldrb.w	r1, [r3, #-1]
 801ddd2:	42a9      	cmp	r1, r5
 801ddd4:	d104      	bne.n	801dde0 <_sungetc_r+0x60>
 801ddd6:	3b01      	subs	r3, #1
 801ddd8:	3201      	adds	r2, #1
 801ddda:	6023      	str	r3, [r4, #0]
 801dddc:	6062      	str	r2, [r4, #4]
 801ddde:	e7d5      	b.n	801dd8c <_sungetc_r+0xc>
 801dde0:	e9c4 320f 	strd	r3, r2, [r4, #60]	@ 0x3c
 801dde4:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 801dde8:	6363      	str	r3, [r4, #52]	@ 0x34
 801ddea:	2303      	movs	r3, #3
 801ddec:	63a3      	str	r3, [r4, #56]	@ 0x38
 801ddee:	4623      	mov	r3, r4
 801ddf0:	f803 5f46 	strb.w	r5, [r3, #70]!
 801ddf4:	6023      	str	r3, [r4, #0]
 801ddf6:	2301      	movs	r3, #1
 801ddf8:	e7dc      	b.n	801ddb4 <_sungetc_r+0x34>

0801ddfa <__ssrefill_r>:
 801ddfa:	b510      	push	{r4, lr}
 801ddfc:	460c      	mov	r4, r1
 801ddfe:	6b49      	ldr	r1, [r1, #52]	@ 0x34
 801de00:	b169      	cbz	r1, 801de1e <__ssrefill_r+0x24>
 801de02:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 801de06:	4299      	cmp	r1, r3
 801de08:	d001      	beq.n	801de0e <__ssrefill_r+0x14>
 801de0a:	f7fe faff 	bl	801c40c <_free_r>
 801de0e:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 801de10:	6063      	str	r3, [r4, #4]
 801de12:	2000      	movs	r0, #0
 801de14:	6360      	str	r0, [r4, #52]	@ 0x34
 801de16:	b113      	cbz	r3, 801de1e <__ssrefill_r+0x24>
 801de18:	6be3      	ldr	r3, [r4, #60]	@ 0x3c
 801de1a:	6023      	str	r3, [r4, #0]
 801de1c:	bd10      	pop	{r4, pc}
 801de1e:	6923      	ldr	r3, [r4, #16]
 801de20:	6023      	str	r3, [r4, #0]
 801de22:	2300      	movs	r3, #0
 801de24:	6063      	str	r3, [r4, #4]
 801de26:	89a3      	ldrh	r3, [r4, #12]
 801de28:	f043 0320 	orr.w	r3, r3, #32
 801de2c:	81a3      	strh	r3, [r4, #12]
 801de2e:	f04f 30ff 	mov.w	r0, #4294967295
 801de32:	e7f3      	b.n	801de1c <__ssrefill_r+0x22>

0801de34 <__ssvfiscanf_r>:
 801de34:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801de38:	460c      	mov	r4, r1
 801de3a:	f5ad 7d23 	sub.w	sp, sp, #652	@ 0x28c
 801de3e:	2100      	movs	r1, #0
 801de40:	e9cd 1144 	strd	r1, r1, [sp, #272]	@ 0x110
 801de44:	49a6      	ldr	r1, [pc, #664]	@ (801e0e0 <__ssvfiscanf_r+0x2ac>)
 801de46:	91a0      	str	r1, [sp, #640]	@ 0x280
 801de48:	f10d 0804 	add.w	r8, sp, #4
 801de4c:	49a5      	ldr	r1, [pc, #660]	@ (801e0e4 <__ssvfiscanf_r+0x2b0>)
 801de4e:	4fa6      	ldr	r7, [pc, #664]	@ (801e0e8 <__ssvfiscanf_r+0x2b4>)
 801de50:	f8cd 8118 	str.w	r8, [sp, #280]	@ 0x118
 801de54:	4606      	mov	r6, r0
 801de56:	91a1      	str	r1, [sp, #644]	@ 0x284
 801de58:	9300      	str	r3, [sp, #0]
 801de5a:	f892 9000 	ldrb.w	r9, [r2]
 801de5e:	f1b9 0f00 	cmp.w	r9, #0
 801de62:	f000 8158 	beq.w	801e116 <__ssvfiscanf_r+0x2e2>
 801de66:	f817 3009 	ldrb.w	r3, [r7, r9]
 801de6a:	f013 0308 	ands.w	r3, r3, #8
 801de6e:	f102 0501 	add.w	r5, r2, #1
 801de72:	d019      	beq.n	801dea8 <__ssvfiscanf_r+0x74>
 801de74:	6863      	ldr	r3, [r4, #4]
 801de76:	2b00      	cmp	r3, #0
 801de78:	dd0f      	ble.n	801de9a <__ssvfiscanf_r+0x66>
 801de7a:	6823      	ldr	r3, [r4, #0]
 801de7c:	781a      	ldrb	r2, [r3, #0]
 801de7e:	5cba      	ldrb	r2, [r7, r2]
 801de80:	0712      	lsls	r2, r2, #28
 801de82:	d401      	bmi.n	801de88 <__ssvfiscanf_r+0x54>
 801de84:	462a      	mov	r2, r5
 801de86:	e7e8      	b.n	801de5a <__ssvfiscanf_r+0x26>
 801de88:	9a45      	ldr	r2, [sp, #276]	@ 0x114
 801de8a:	3201      	adds	r2, #1
 801de8c:	9245      	str	r2, [sp, #276]	@ 0x114
 801de8e:	6862      	ldr	r2, [r4, #4]
 801de90:	3301      	adds	r3, #1
 801de92:	3a01      	subs	r2, #1
 801de94:	6062      	str	r2, [r4, #4]
 801de96:	6023      	str	r3, [r4, #0]
 801de98:	e7ec      	b.n	801de74 <__ssvfiscanf_r+0x40>
 801de9a:	9ba1      	ldr	r3, [sp, #644]	@ 0x284
 801de9c:	4621      	mov	r1, r4
 801de9e:	4630      	mov	r0, r6
 801dea0:	4798      	blx	r3
 801dea2:	2800      	cmp	r0, #0
 801dea4:	d0e9      	beq.n	801de7a <__ssvfiscanf_r+0x46>
 801dea6:	e7ed      	b.n	801de84 <__ssvfiscanf_r+0x50>
 801dea8:	f1b9 0f25 	cmp.w	r9, #37	@ 0x25
 801deac:	f040 8085 	bne.w	801dfba <__ssvfiscanf_r+0x186>
 801deb0:	9341      	str	r3, [sp, #260]	@ 0x104
 801deb2:	9343      	str	r3, [sp, #268]	@ 0x10c
 801deb4:	7853      	ldrb	r3, [r2, #1]
 801deb6:	2b2a      	cmp	r3, #42	@ 0x2a
 801deb8:	bf02      	ittt	eq
 801deba:	2310      	moveq	r3, #16
 801debc:	1c95      	addeq	r5, r2, #2
 801debe:	9341      	streq	r3, [sp, #260]	@ 0x104
 801dec0:	220a      	movs	r2, #10
 801dec2:	46aa      	mov	sl, r5
 801dec4:	f81a 1b01 	ldrb.w	r1, [sl], #1
 801dec8:	f1a1 0330 	sub.w	r3, r1, #48	@ 0x30
 801decc:	2b09      	cmp	r3, #9
 801dece:	d91e      	bls.n	801df0e <__ssvfiscanf_r+0xda>
 801ded0:	f8df b218 	ldr.w	fp, [pc, #536]	@ 801e0ec <__ssvfiscanf_r+0x2b8>
 801ded4:	2203      	movs	r2, #3
 801ded6:	4658      	mov	r0, fp
 801ded8:	f7e2 fa2a 	bl	8000330 <memchr>
 801dedc:	b138      	cbz	r0, 801deee <__ssvfiscanf_r+0xba>
 801dede:	9a41      	ldr	r2, [sp, #260]	@ 0x104
 801dee0:	eba0 000b 	sub.w	r0, r0, fp
 801dee4:	2301      	movs	r3, #1
 801dee6:	4083      	lsls	r3, r0
 801dee8:	4313      	orrs	r3, r2
 801deea:	9341      	str	r3, [sp, #260]	@ 0x104
 801deec:	4655      	mov	r5, sl
 801deee:	f815 3b01 	ldrb.w	r3, [r5], #1
 801def2:	2b78      	cmp	r3, #120	@ 0x78
 801def4:	d806      	bhi.n	801df04 <__ssvfiscanf_r+0xd0>
 801def6:	2b57      	cmp	r3, #87	@ 0x57
 801def8:	d810      	bhi.n	801df1c <__ssvfiscanf_r+0xe8>
 801defa:	2b25      	cmp	r3, #37	@ 0x25
 801defc:	d05d      	beq.n	801dfba <__ssvfiscanf_r+0x186>
 801defe:	d857      	bhi.n	801dfb0 <__ssvfiscanf_r+0x17c>
 801df00:	2b00      	cmp	r3, #0
 801df02:	d075      	beq.n	801dff0 <__ssvfiscanf_r+0x1bc>
 801df04:	2303      	movs	r3, #3
 801df06:	9347      	str	r3, [sp, #284]	@ 0x11c
 801df08:	230a      	movs	r3, #10
 801df0a:	9342      	str	r3, [sp, #264]	@ 0x108
 801df0c:	e088      	b.n	801e020 <__ssvfiscanf_r+0x1ec>
 801df0e:	9b43      	ldr	r3, [sp, #268]	@ 0x10c
 801df10:	fb02 1103 	mla	r1, r2, r3, r1
 801df14:	3930      	subs	r1, #48	@ 0x30
 801df16:	9143      	str	r1, [sp, #268]	@ 0x10c
 801df18:	4655      	mov	r5, sl
 801df1a:	e7d2      	b.n	801dec2 <__ssvfiscanf_r+0x8e>
 801df1c:	f1a3 0258 	sub.w	r2, r3, #88	@ 0x58
 801df20:	2a20      	cmp	r2, #32
 801df22:	d8ef      	bhi.n	801df04 <__ssvfiscanf_r+0xd0>
 801df24:	a101      	add	r1, pc, #4	@ (adr r1, 801df2c <__ssvfiscanf_r+0xf8>)
 801df26:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 801df2a:	bf00      	nop
 801df2c:	0801dfff 	.word	0x0801dfff
 801df30:	0801df05 	.word	0x0801df05
 801df34:	0801df05 	.word	0x0801df05
 801df38:	0801e059 	.word	0x0801e059
 801df3c:	0801df05 	.word	0x0801df05
 801df40:	0801df05 	.word	0x0801df05
 801df44:	0801df05 	.word	0x0801df05
 801df48:	0801df05 	.word	0x0801df05
 801df4c:	0801df05 	.word	0x0801df05
 801df50:	0801df05 	.word	0x0801df05
 801df54:	0801df05 	.word	0x0801df05
 801df58:	0801e06f 	.word	0x0801e06f
 801df5c:	0801e055 	.word	0x0801e055
 801df60:	0801dfb7 	.word	0x0801dfb7
 801df64:	0801dfb7 	.word	0x0801dfb7
 801df68:	0801dfb7 	.word	0x0801dfb7
 801df6c:	0801df05 	.word	0x0801df05
 801df70:	0801e011 	.word	0x0801e011
 801df74:	0801df05 	.word	0x0801df05
 801df78:	0801df05 	.word	0x0801df05
 801df7c:	0801df05 	.word	0x0801df05
 801df80:	0801df05 	.word	0x0801df05
 801df84:	0801e07f 	.word	0x0801e07f
 801df88:	0801e019 	.word	0x0801e019
 801df8c:	0801dff7 	.word	0x0801dff7
 801df90:	0801df05 	.word	0x0801df05
 801df94:	0801df05 	.word	0x0801df05
 801df98:	0801e07b 	.word	0x0801e07b
 801df9c:	0801df05 	.word	0x0801df05
 801dfa0:	0801e055 	.word	0x0801e055
 801dfa4:	0801df05 	.word	0x0801df05
 801dfa8:	0801df05 	.word	0x0801df05
 801dfac:	0801dfff 	.word	0x0801dfff
 801dfb0:	3b45      	subs	r3, #69	@ 0x45
 801dfb2:	2b02      	cmp	r3, #2
 801dfb4:	d8a6      	bhi.n	801df04 <__ssvfiscanf_r+0xd0>
 801dfb6:	2305      	movs	r3, #5
 801dfb8:	e031      	b.n	801e01e <__ssvfiscanf_r+0x1ea>
 801dfba:	6863      	ldr	r3, [r4, #4]
 801dfbc:	2b00      	cmp	r3, #0
 801dfbe:	dd0d      	ble.n	801dfdc <__ssvfiscanf_r+0x1a8>
 801dfc0:	6823      	ldr	r3, [r4, #0]
 801dfc2:	781a      	ldrb	r2, [r3, #0]
 801dfc4:	454a      	cmp	r2, r9
 801dfc6:	f040 80a6 	bne.w	801e116 <__ssvfiscanf_r+0x2e2>
 801dfca:	3301      	adds	r3, #1
 801dfcc:	6862      	ldr	r2, [r4, #4]
 801dfce:	6023      	str	r3, [r4, #0]
 801dfd0:	9b45      	ldr	r3, [sp, #276]	@ 0x114
 801dfd2:	3a01      	subs	r2, #1
 801dfd4:	3301      	adds	r3, #1
 801dfd6:	6062      	str	r2, [r4, #4]
 801dfd8:	9345      	str	r3, [sp, #276]	@ 0x114
 801dfda:	e753      	b.n	801de84 <__ssvfiscanf_r+0x50>
 801dfdc:	9ba1      	ldr	r3, [sp, #644]	@ 0x284
 801dfde:	4621      	mov	r1, r4
 801dfe0:	4630      	mov	r0, r6
 801dfe2:	4798      	blx	r3
 801dfe4:	2800      	cmp	r0, #0
 801dfe6:	d0eb      	beq.n	801dfc0 <__ssvfiscanf_r+0x18c>
 801dfe8:	9844      	ldr	r0, [sp, #272]	@ 0x110
 801dfea:	2800      	cmp	r0, #0
 801dfec:	f040 808b 	bne.w	801e106 <__ssvfiscanf_r+0x2d2>
 801dff0:	f04f 30ff 	mov.w	r0, #4294967295
 801dff4:	e08b      	b.n	801e10e <__ssvfiscanf_r+0x2da>
 801dff6:	9a41      	ldr	r2, [sp, #260]	@ 0x104
 801dff8:	f042 0220 	orr.w	r2, r2, #32
 801dffc:	9241      	str	r2, [sp, #260]	@ 0x104
 801dffe:	9a41      	ldr	r2, [sp, #260]	@ 0x104
 801e000:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 801e004:	9241      	str	r2, [sp, #260]	@ 0x104
 801e006:	2210      	movs	r2, #16
 801e008:	2b6e      	cmp	r3, #110	@ 0x6e
 801e00a:	9242      	str	r2, [sp, #264]	@ 0x108
 801e00c:	d902      	bls.n	801e014 <__ssvfiscanf_r+0x1e0>
 801e00e:	e005      	b.n	801e01c <__ssvfiscanf_r+0x1e8>
 801e010:	2300      	movs	r3, #0
 801e012:	9342      	str	r3, [sp, #264]	@ 0x108
 801e014:	2303      	movs	r3, #3
 801e016:	e002      	b.n	801e01e <__ssvfiscanf_r+0x1ea>
 801e018:	2308      	movs	r3, #8
 801e01a:	9342      	str	r3, [sp, #264]	@ 0x108
 801e01c:	2304      	movs	r3, #4
 801e01e:	9347      	str	r3, [sp, #284]	@ 0x11c
 801e020:	6863      	ldr	r3, [r4, #4]
 801e022:	2b00      	cmp	r3, #0
 801e024:	dd39      	ble.n	801e09a <__ssvfiscanf_r+0x266>
 801e026:	9b41      	ldr	r3, [sp, #260]	@ 0x104
 801e028:	0659      	lsls	r1, r3, #25
 801e02a:	d404      	bmi.n	801e036 <__ssvfiscanf_r+0x202>
 801e02c:	6823      	ldr	r3, [r4, #0]
 801e02e:	781a      	ldrb	r2, [r3, #0]
 801e030:	5cba      	ldrb	r2, [r7, r2]
 801e032:	0712      	lsls	r2, r2, #28
 801e034:	d438      	bmi.n	801e0a8 <__ssvfiscanf_r+0x274>
 801e036:	9b47      	ldr	r3, [sp, #284]	@ 0x11c
 801e038:	2b02      	cmp	r3, #2
 801e03a:	dc47      	bgt.n	801e0cc <__ssvfiscanf_r+0x298>
 801e03c:	466b      	mov	r3, sp
 801e03e:	4622      	mov	r2, r4
 801e040:	a941      	add	r1, sp, #260	@ 0x104
 801e042:	4630      	mov	r0, r6
 801e044:	f000 f9ae 	bl	801e3a4 <_scanf_chars>
 801e048:	2801      	cmp	r0, #1
 801e04a:	d064      	beq.n	801e116 <__ssvfiscanf_r+0x2e2>
 801e04c:	2802      	cmp	r0, #2
 801e04e:	f47f af19 	bne.w	801de84 <__ssvfiscanf_r+0x50>
 801e052:	e7c9      	b.n	801dfe8 <__ssvfiscanf_r+0x1b4>
 801e054:	220a      	movs	r2, #10
 801e056:	e7d7      	b.n	801e008 <__ssvfiscanf_r+0x1d4>
 801e058:	4629      	mov	r1, r5
 801e05a:	4640      	mov	r0, r8
 801e05c:	f000 fbfe 	bl	801e85c <__sccl>
 801e060:	9b41      	ldr	r3, [sp, #260]	@ 0x104
 801e062:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 801e066:	9341      	str	r3, [sp, #260]	@ 0x104
 801e068:	4605      	mov	r5, r0
 801e06a:	2301      	movs	r3, #1
 801e06c:	e7d7      	b.n	801e01e <__ssvfiscanf_r+0x1ea>
 801e06e:	9b41      	ldr	r3, [sp, #260]	@ 0x104
 801e070:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 801e074:	9341      	str	r3, [sp, #260]	@ 0x104
 801e076:	2300      	movs	r3, #0
 801e078:	e7d1      	b.n	801e01e <__ssvfiscanf_r+0x1ea>
 801e07a:	2302      	movs	r3, #2
 801e07c:	e7cf      	b.n	801e01e <__ssvfiscanf_r+0x1ea>
 801e07e:	9841      	ldr	r0, [sp, #260]	@ 0x104
 801e080:	06c3      	lsls	r3, r0, #27
 801e082:	f53f aeff 	bmi.w	801de84 <__ssvfiscanf_r+0x50>
 801e086:	9b00      	ldr	r3, [sp, #0]
 801e088:	9a45      	ldr	r2, [sp, #276]	@ 0x114
 801e08a:	1d19      	adds	r1, r3, #4
 801e08c:	9100      	str	r1, [sp, #0]
 801e08e:	681b      	ldr	r3, [r3, #0]
 801e090:	07c0      	lsls	r0, r0, #31
 801e092:	bf4c      	ite	mi
 801e094:	801a      	strhmi	r2, [r3, #0]
 801e096:	601a      	strpl	r2, [r3, #0]
 801e098:	e6f4      	b.n	801de84 <__ssvfiscanf_r+0x50>
 801e09a:	9ba1      	ldr	r3, [sp, #644]	@ 0x284
 801e09c:	4621      	mov	r1, r4
 801e09e:	4630      	mov	r0, r6
 801e0a0:	4798      	blx	r3
 801e0a2:	2800      	cmp	r0, #0
 801e0a4:	d0bf      	beq.n	801e026 <__ssvfiscanf_r+0x1f2>
 801e0a6:	e79f      	b.n	801dfe8 <__ssvfiscanf_r+0x1b4>
 801e0a8:	9a45      	ldr	r2, [sp, #276]	@ 0x114
 801e0aa:	3201      	adds	r2, #1
 801e0ac:	9245      	str	r2, [sp, #276]	@ 0x114
 801e0ae:	6862      	ldr	r2, [r4, #4]
 801e0b0:	3a01      	subs	r2, #1
 801e0b2:	2a00      	cmp	r2, #0
 801e0b4:	6062      	str	r2, [r4, #4]
 801e0b6:	dd02      	ble.n	801e0be <__ssvfiscanf_r+0x28a>
 801e0b8:	3301      	adds	r3, #1
 801e0ba:	6023      	str	r3, [r4, #0]
 801e0bc:	e7b6      	b.n	801e02c <__ssvfiscanf_r+0x1f8>
 801e0be:	9ba1      	ldr	r3, [sp, #644]	@ 0x284
 801e0c0:	4621      	mov	r1, r4
 801e0c2:	4630      	mov	r0, r6
 801e0c4:	4798      	blx	r3
 801e0c6:	2800      	cmp	r0, #0
 801e0c8:	d0b0      	beq.n	801e02c <__ssvfiscanf_r+0x1f8>
 801e0ca:	e78d      	b.n	801dfe8 <__ssvfiscanf_r+0x1b4>
 801e0cc:	2b04      	cmp	r3, #4
 801e0ce:	dc0f      	bgt.n	801e0f0 <__ssvfiscanf_r+0x2bc>
 801e0d0:	466b      	mov	r3, sp
 801e0d2:	4622      	mov	r2, r4
 801e0d4:	a941      	add	r1, sp, #260	@ 0x104
 801e0d6:	4630      	mov	r0, r6
 801e0d8:	f000 f9be 	bl	801e458 <_scanf_i>
 801e0dc:	e7b4      	b.n	801e048 <__ssvfiscanf_r+0x214>
 801e0de:	bf00      	nop
 801e0e0:	0801dd81 	.word	0x0801dd81
 801e0e4:	0801ddfb 	.word	0x0801ddfb
 801e0e8:	0801fd69 	.word	0x0801fd69
 801e0ec:	0801ff8e 	.word	0x0801ff8e
 801e0f0:	4b0a      	ldr	r3, [pc, #40]	@ (801e11c <__ssvfiscanf_r+0x2e8>)
 801e0f2:	2b00      	cmp	r3, #0
 801e0f4:	f43f aec6 	beq.w	801de84 <__ssvfiscanf_r+0x50>
 801e0f8:	466b      	mov	r3, sp
 801e0fa:	4622      	mov	r2, r4
 801e0fc:	a941      	add	r1, sp, #260	@ 0x104
 801e0fe:	4630      	mov	r0, r6
 801e100:	f7fc fd48 	bl	801ab94 <_scanf_float>
 801e104:	e7a0      	b.n	801e048 <__ssvfiscanf_r+0x214>
 801e106:	89a3      	ldrh	r3, [r4, #12]
 801e108:	065b      	lsls	r3, r3, #25
 801e10a:	f53f af71 	bmi.w	801dff0 <__ssvfiscanf_r+0x1bc>
 801e10e:	f50d 7d23 	add.w	sp, sp, #652	@ 0x28c
 801e112:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801e116:	9844      	ldr	r0, [sp, #272]	@ 0x110
 801e118:	e7f9      	b.n	801e10e <__ssvfiscanf_r+0x2da>
 801e11a:	bf00      	nop
 801e11c:	0801ab95 	.word	0x0801ab95

0801e120 <__sfputc_r>:
 801e120:	6893      	ldr	r3, [r2, #8]
 801e122:	3b01      	subs	r3, #1
 801e124:	2b00      	cmp	r3, #0
 801e126:	b410      	push	{r4}
 801e128:	6093      	str	r3, [r2, #8]
 801e12a:	da08      	bge.n	801e13e <__sfputc_r+0x1e>
 801e12c:	6994      	ldr	r4, [r2, #24]
 801e12e:	42a3      	cmp	r3, r4
 801e130:	db01      	blt.n	801e136 <__sfputc_r+0x16>
 801e132:	290a      	cmp	r1, #10
 801e134:	d103      	bne.n	801e13e <__sfputc_r+0x1e>
 801e136:	f85d 4b04 	ldr.w	r4, [sp], #4
 801e13a:	f7fd b9ef 	b.w	801b51c <__swbuf_r>
 801e13e:	6813      	ldr	r3, [r2, #0]
 801e140:	1c58      	adds	r0, r3, #1
 801e142:	6010      	str	r0, [r2, #0]
 801e144:	7019      	strb	r1, [r3, #0]
 801e146:	4608      	mov	r0, r1
 801e148:	f85d 4b04 	ldr.w	r4, [sp], #4
 801e14c:	4770      	bx	lr

0801e14e <__sfputs_r>:
 801e14e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801e150:	4606      	mov	r6, r0
 801e152:	460f      	mov	r7, r1
 801e154:	4614      	mov	r4, r2
 801e156:	18d5      	adds	r5, r2, r3
 801e158:	42ac      	cmp	r4, r5
 801e15a:	d101      	bne.n	801e160 <__sfputs_r+0x12>
 801e15c:	2000      	movs	r0, #0
 801e15e:	e007      	b.n	801e170 <__sfputs_r+0x22>
 801e160:	f814 1b01 	ldrb.w	r1, [r4], #1
 801e164:	463a      	mov	r2, r7
 801e166:	4630      	mov	r0, r6
 801e168:	f7ff ffda 	bl	801e120 <__sfputc_r>
 801e16c:	1c43      	adds	r3, r0, #1
 801e16e:	d1f3      	bne.n	801e158 <__sfputs_r+0xa>
 801e170:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0801e174 <_vfiprintf_r>:
 801e174:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801e178:	460d      	mov	r5, r1
 801e17a:	b09d      	sub	sp, #116	@ 0x74
 801e17c:	4614      	mov	r4, r2
 801e17e:	4698      	mov	r8, r3
 801e180:	4606      	mov	r6, r0
 801e182:	b118      	cbz	r0, 801e18c <_vfiprintf_r+0x18>
 801e184:	6a03      	ldr	r3, [r0, #32]
 801e186:	b90b      	cbnz	r3, 801e18c <_vfiprintf_r+0x18>
 801e188:	f7fc ff96 	bl	801b0b8 <__sinit>
 801e18c:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 801e18e:	07d9      	lsls	r1, r3, #31
 801e190:	d405      	bmi.n	801e19e <_vfiprintf_r+0x2a>
 801e192:	89ab      	ldrh	r3, [r5, #12]
 801e194:	059a      	lsls	r2, r3, #22
 801e196:	d402      	bmi.n	801e19e <_vfiprintf_r+0x2a>
 801e198:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 801e19a:	f7fd fb3a 	bl	801b812 <__retarget_lock_acquire_recursive>
 801e19e:	89ab      	ldrh	r3, [r5, #12]
 801e1a0:	071b      	lsls	r3, r3, #28
 801e1a2:	d501      	bpl.n	801e1a8 <_vfiprintf_r+0x34>
 801e1a4:	692b      	ldr	r3, [r5, #16]
 801e1a6:	b99b      	cbnz	r3, 801e1d0 <_vfiprintf_r+0x5c>
 801e1a8:	4629      	mov	r1, r5
 801e1aa:	4630      	mov	r0, r6
 801e1ac:	f7fd f9f4 	bl	801b598 <__swsetup_r>
 801e1b0:	b170      	cbz	r0, 801e1d0 <_vfiprintf_r+0x5c>
 801e1b2:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 801e1b4:	07dc      	lsls	r4, r3, #31
 801e1b6:	d504      	bpl.n	801e1c2 <_vfiprintf_r+0x4e>
 801e1b8:	f04f 30ff 	mov.w	r0, #4294967295
 801e1bc:	b01d      	add	sp, #116	@ 0x74
 801e1be:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801e1c2:	89ab      	ldrh	r3, [r5, #12]
 801e1c4:	0598      	lsls	r0, r3, #22
 801e1c6:	d4f7      	bmi.n	801e1b8 <_vfiprintf_r+0x44>
 801e1c8:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 801e1ca:	f7fd fb23 	bl	801b814 <__retarget_lock_release_recursive>
 801e1ce:	e7f3      	b.n	801e1b8 <_vfiprintf_r+0x44>
 801e1d0:	2300      	movs	r3, #0
 801e1d2:	9309      	str	r3, [sp, #36]	@ 0x24
 801e1d4:	2320      	movs	r3, #32
 801e1d6:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 801e1da:	f8cd 800c 	str.w	r8, [sp, #12]
 801e1de:	2330      	movs	r3, #48	@ 0x30
 801e1e0:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 801e390 <_vfiprintf_r+0x21c>
 801e1e4:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 801e1e8:	f04f 0901 	mov.w	r9, #1
 801e1ec:	4623      	mov	r3, r4
 801e1ee:	469a      	mov	sl, r3
 801e1f0:	f813 2b01 	ldrb.w	r2, [r3], #1
 801e1f4:	b10a      	cbz	r2, 801e1fa <_vfiprintf_r+0x86>
 801e1f6:	2a25      	cmp	r2, #37	@ 0x25
 801e1f8:	d1f9      	bne.n	801e1ee <_vfiprintf_r+0x7a>
 801e1fa:	ebba 0b04 	subs.w	fp, sl, r4
 801e1fe:	d00b      	beq.n	801e218 <_vfiprintf_r+0xa4>
 801e200:	465b      	mov	r3, fp
 801e202:	4622      	mov	r2, r4
 801e204:	4629      	mov	r1, r5
 801e206:	4630      	mov	r0, r6
 801e208:	f7ff ffa1 	bl	801e14e <__sfputs_r>
 801e20c:	3001      	adds	r0, #1
 801e20e:	f000 80a7 	beq.w	801e360 <_vfiprintf_r+0x1ec>
 801e212:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 801e214:	445a      	add	r2, fp
 801e216:	9209      	str	r2, [sp, #36]	@ 0x24
 801e218:	f89a 3000 	ldrb.w	r3, [sl]
 801e21c:	2b00      	cmp	r3, #0
 801e21e:	f000 809f 	beq.w	801e360 <_vfiprintf_r+0x1ec>
 801e222:	2300      	movs	r3, #0
 801e224:	f04f 32ff 	mov.w	r2, #4294967295
 801e228:	e9cd 2305 	strd	r2, r3, [sp, #20]
 801e22c:	f10a 0a01 	add.w	sl, sl, #1
 801e230:	9304      	str	r3, [sp, #16]
 801e232:	9307      	str	r3, [sp, #28]
 801e234:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 801e238:	931a      	str	r3, [sp, #104]	@ 0x68
 801e23a:	4654      	mov	r4, sl
 801e23c:	2205      	movs	r2, #5
 801e23e:	f814 1b01 	ldrb.w	r1, [r4], #1
 801e242:	4853      	ldr	r0, [pc, #332]	@ (801e390 <_vfiprintf_r+0x21c>)
 801e244:	f7e2 f874 	bl	8000330 <memchr>
 801e248:	9a04      	ldr	r2, [sp, #16]
 801e24a:	b9d8      	cbnz	r0, 801e284 <_vfiprintf_r+0x110>
 801e24c:	06d1      	lsls	r1, r2, #27
 801e24e:	bf44      	itt	mi
 801e250:	2320      	movmi	r3, #32
 801e252:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 801e256:	0713      	lsls	r3, r2, #28
 801e258:	bf44      	itt	mi
 801e25a:	232b      	movmi	r3, #43	@ 0x2b
 801e25c:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 801e260:	f89a 3000 	ldrb.w	r3, [sl]
 801e264:	2b2a      	cmp	r3, #42	@ 0x2a
 801e266:	d015      	beq.n	801e294 <_vfiprintf_r+0x120>
 801e268:	9a07      	ldr	r2, [sp, #28]
 801e26a:	4654      	mov	r4, sl
 801e26c:	2000      	movs	r0, #0
 801e26e:	f04f 0c0a 	mov.w	ip, #10
 801e272:	4621      	mov	r1, r4
 801e274:	f811 3b01 	ldrb.w	r3, [r1], #1
 801e278:	3b30      	subs	r3, #48	@ 0x30
 801e27a:	2b09      	cmp	r3, #9
 801e27c:	d94b      	bls.n	801e316 <_vfiprintf_r+0x1a2>
 801e27e:	b1b0      	cbz	r0, 801e2ae <_vfiprintf_r+0x13a>
 801e280:	9207      	str	r2, [sp, #28]
 801e282:	e014      	b.n	801e2ae <_vfiprintf_r+0x13a>
 801e284:	eba0 0308 	sub.w	r3, r0, r8
 801e288:	fa09 f303 	lsl.w	r3, r9, r3
 801e28c:	4313      	orrs	r3, r2
 801e28e:	9304      	str	r3, [sp, #16]
 801e290:	46a2      	mov	sl, r4
 801e292:	e7d2      	b.n	801e23a <_vfiprintf_r+0xc6>
 801e294:	9b03      	ldr	r3, [sp, #12]
 801e296:	1d19      	adds	r1, r3, #4
 801e298:	681b      	ldr	r3, [r3, #0]
 801e29a:	9103      	str	r1, [sp, #12]
 801e29c:	2b00      	cmp	r3, #0
 801e29e:	bfbb      	ittet	lt
 801e2a0:	425b      	neglt	r3, r3
 801e2a2:	f042 0202 	orrlt.w	r2, r2, #2
 801e2a6:	9307      	strge	r3, [sp, #28]
 801e2a8:	9307      	strlt	r3, [sp, #28]
 801e2aa:	bfb8      	it	lt
 801e2ac:	9204      	strlt	r2, [sp, #16]
 801e2ae:	7823      	ldrb	r3, [r4, #0]
 801e2b0:	2b2e      	cmp	r3, #46	@ 0x2e
 801e2b2:	d10a      	bne.n	801e2ca <_vfiprintf_r+0x156>
 801e2b4:	7863      	ldrb	r3, [r4, #1]
 801e2b6:	2b2a      	cmp	r3, #42	@ 0x2a
 801e2b8:	d132      	bne.n	801e320 <_vfiprintf_r+0x1ac>
 801e2ba:	9b03      	ldr	r3, [sp, #12]
 801e2bc:	1d1a      	adds	r2, r3, #4
 801e2be:	681b      	ldr	r3, [r3, #0]
 801e2c0:	9203      	str	r2, [sp, #12]
 801e2c2:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 801e2c6:	3402      	adds	r4, #2
 801e2c8:	9305      	str	r3, [sp, #20]
 801e2ca:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 801e3a0 <_vfiprintf_r+0x22c>
 801e2ce:	7821      	ldrb	r1, [r4, #0]
 801e2d0:	2203      	movs	r2, #3
 801e2d2:	4650      	mov	r0, sl
 801e2d4:	f7e2 f82c 	bl	8000330 <memchr>
 801e2d8:	b138      	cbz	r0, 801e2ea <_vfiprintf_r+0x176>
 801e2da:	9b04      	ldr	r3, [sp, #16]
 801e2dc:	eba0 000a 	sub.w	r0, r0, sl
 801e2e0:	2240      	movs	r2, #64	@ 0x40
 801e2e2:	4082      	lsls	r2, r0
 801e2e4:	4313      	orrs	r3, r2
 801e2e6:	3401      	adds	r4, #1
 801e2e8:	9304      	str	r3, [sp, #16]
 801e2ea:	f814 1b01 	ldrb.w	r1, [r4], #1
 801e2ee:	4829      	ldr	r0, [pc, #164]	@ (801e394 <_vfiprintf_r+0x220>)
 801e2f0:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 801e2f4:	2206      	movs	r2, #6
 801e2f6:	f7e2 f81b 	bl	8000330 <memchr>
 801e2fa:	2800      	cmp	r0, #0
 801e2fc:	d03f      	beq.n	801e37e <_vfiprintf_r+0x20a>
 801e2fe:	4b26      	ldr	r3, [pc, #152]	@ (801e398 <_vfiprintf_r+0x224>)
 801e300:	bb1b      	cbnz	r3, 801e34a <_vfiprintf_r+0x1d6>
 801e302:	9b03      	ldr	r3, [sp, #12]
 801e304:	3307      	adds	r3, #7
 801e306:	f023 0307 	bic.w	r3, r3, #7
 801e30a:	3308      	adds	r3, #8
 801e30c:	9303      	str	r3, [sp, #12]
 801e30e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801e310:	443b      	add	r3, r7
 801e312:	9309      	str	r3, [sp, #36]	@ 0x24
 801e314:	e76a      	b.n	801e1ec <_vfiprintf_r+0x78>
 801e316:	fb0c 3202 	mla	r2, ip, r2, r3
 801e31a:	460c      	mov	r4, r1
 801e31c:	2001      	movs	r0, #1
 801e31e:	e7a8      	b.n	801e272 <_vfiprintf_r+0xfe>
 801e320:	2300      	movs	r3, #0
 801e322:	3401      	adds	r4, #1
 801e324:	9305      	str	r3, [sp, #20]
 801e326:	4619      	mov	r1, r3
 801e328:	f04f 0c0a 	mov.w	ip, #10
 801e32c:	4620      	mov	r0, r4
 801e32e:	f810 2b01 	ldrb.w	r2, [r0], #1
 801e332:	3a30      	subs	r2, #48	@ 0x30
 801e334:	2a09      	cmp	r2, #9
 801e336:	d903      	bls.n	801e340 <_vfiprintf_r+0x1cc>
 801e338:	2b00      	cmp	r3, #0
 801e33a:	d0c6      	beq.n	801e2ca <_vfiprintf_r+0x156>
 801e33c:	9105      	str	r1, [sp, #20]
 801e33e:	e7c4      	b.n	801e2ca <_vfiprintf_r+0x156>
 801e340:	fb0c 2101 	mla	r1, ip, r1, r2
 801e344:	4604      	mov	r4, r0
 801e346:	2301      	movs	r3, #1
 801e348:	e7f0      	b.n	801e32c <_vfiprintf_r+0x1b8>
 801e34a:	ab03      	add	r3, sp, #12
 801e34c:	9300      	str	r3, [sp, #0]
 801e34e:	462a      	mov	r2, r5
 801e350:	4b12      	ldr	r3, [pc, #72]	@ (801e39c <_vfiprintf_r+0x228>)
 801e352:	a904      	add	r1, sp, #16
 801e354:	4630      	mov	r0, r6
 801e356:	f7fc f877 	bl	801a448 <_printf_float>
 801e35a:	4607      	mov	r7, r0
 801e35c:	1c78      	adds	r0, r7, #1
 801e35e:	d1d6      	bne.n	801e30e <_vfiprintf_r+0x19a>
 801e360:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 801e362:	07d9      	lsls	r1, r3, #31
 801e364:	d405      	bmi.n	801e372 <_vfiprintf_r+0x1fe>
 801e366:	89ab      	ldrh	r3, [r5, #12]
 801e368:	059a      	lsls	r2, r3, #22
 801e36a:	d402      	bmi.n	801e372 <_vfiprintf_r+0x1fe>
 801e36c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 801e36e:	f7fd fa51 	bl	801b814 <__retarget_lock_release_recursive>
 801e372:	89ab      	ldrh	r3, [r5, #12]
 801e374:	065b      	lsls	r3, r3, #25
 801e376:	f53f af1f 	bmi.w	801e1b8 <_vfiprintf_r+0x44>
 801e37a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 801e37c:	e71e      	b.n	801e1bc <_vfiprintf_r+0x48>
 801e37e:	ab03      	add	r3, sp, #12
 801e380:	9300      	str	r3, [sp, #0]
 801e382:	462a      	mov	r2, r5
 801e384:	4b05      	ldr	r3, [pc, #20]	@ (801e39c <_vfiprintf_r+0x228>)
 801e386:	a904      	add	r1, sp, #16
 801e388:	4630      	mov	r0, r6
 801e38a:	f7fc fae5 	bl	801a958 <_printf_i>
 801e38e:	e7e4      	b.n	801e35a <_vfiprintf_r+0x1e6>
 801e390:	0801ff88 	.word	0x0801ff88
 801e394:	0801ff92 	.word	0x0801ff92
 801e398:	0801a449 	.word	0x0801a449
 801e39c:	0801e14f 	.word	0x0801e14f
 801e3a0:	0801ff8e 	.word	0x0801ff8e

0801e3a4 <_scanf_chars>:
 801e3a4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 801e3a8:	4615      	mov	r5, r2
 801e3aa:	688a      	ldr	r2, [r1, #8]
 801e3ac:	4680      	mov	r8, r0
 801e3ae:	460c      	mov	r4, r1
 801e3b0:	b932      	cbnz	r2, 801e3c0 <_scanf_chars+0x1c>
 801e3b2:	698a      	ldr	r2, [r1, #24]
 801e3b4:	2a00      	cmp	r2, #0
 801e3b6:	bf14      	ite	ne
 801e3b8:	f04f 32ff 	movne.w	r2, #4294967295
 801e3bc:	2201      	moveq	r2, #1
 801e3be:	608a      	str	r2, [r1, #8]
 801e3c0:	6822      	ldr	r2, [r4, #0]
 801e3c2:	f8df 9090 	ldr.w	r9, [pc, #144]	@ 801e454 <_scanf_chars+0xb0>
 801e3c6:	06d1      	lsls	r1, r2, #27
 801e3c8:	bf5f      	itttt	pl
 801e3ca:	681a      	ldrpl	r2, [r3, #0]
 801e3cc:	1d11      	addpl	r1, r2, #4
 801e3ce:	6019      	strpl	r1, [r3, #0]
 801e3d0:	6816      	ldrpl	r6, [r2, #0]
 801e3d2:	2700      	movs	r7, #0
 801e3d4:	69a0      	ldr	r0, [r4, #24]
 801e3d6:	b188      	cbz	r0, 801e3fc <_scanf_chars+0x58>
 801e3d8:	2801      	cmp	r0, #1
 801e3da:	d107      	bne.n	801e3ec <_scanf_chars+0x48>
 801e3dc:	682b      	ldr	r3, [r5, #0]
 801e3de:	781a      	ldrb	r2, [r3, #0]
 801e3e0:	6963      	ldr	r3, [r4, #20]
 801e3e2:	5c9b      	ldrb	r3, [r3, r2]
 801e3e4:	b953      	cbnz	r3, 801e3fc <_scanf_chars+0x58>
 801e3e6:	2f00      	cmp	r7, #0
 801e3e8:	d031      	beq.n	801e44e <_scanf_chars+0xaa>
 801e3ea:	e022      	b.n	801e432 <_scanf_chars+0x8e>
 801e3ec:	2802      	cmp	r0, #2
 801e3ee:	d120      	bne.n	801e432 <_scanf_chars+0x8e>
 801e3f0:	682b      	ldr	r3, [r5, #0]
 801e3f2:	781b      	ldrb	r3, [r3, #0]
 801e3f4:	f819 3003 	ldrb.w	r3, [r9, r3]
 801e3f8:	071b      	lsls	r3, r3, #28
 801e3fa:	d41a      	bmi.n	801e432 <_scanf_chars+0x8e>
 801e3fc:	6823      	ldr	r3, [r4, #0]
 801e3fe:	06da      	lsls	r2, r3, #27
 801e400:	bf5e      	ittt	pl
 801e402:	682b      	ldrpl	r3, [r5, #0]
 801e404:	781b      	ldrbpl	r3, [r3, #0]
 801e406:	f806 3b01 	strbpl.w	r3, [r6], #1
 801e40a:	682a      	ldr	r2, [r5, #0]
 801e40c:	686b      	ldr	r3, [r5, #4]
 801e40e:	3201      	adds	r2, #1
 801e410:	602a      	str	r2, [r5, #0]
 801e412:	68a2      	ldr	r2, [r4, #8]
 801e414:	3b01      	subs	r3, #1
 801e416:	3a01      	subs	r2, #1
 801e418:	606b      	str	r3, [r5, #4]
 801e41a:	3701      	adds	r7, #1
 801e41c:	60a2      	str	r2, [r4, #8]
 801e41e:	b142      	cbz	r2, 801e432 <_scanf_chars+0x8e>
 801e420:	2b00      	cmp	r3, #0
 801e422:	dcd7      	bgt.n	801e3d4 <_scanf_chars+0x30>
 801e424:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 801e428:	4629      	mov	r1, r5
 801e42a:	4640      	mov	r0, r8
 801e42c:	4798      	blx	r3
 801e42e:	2800      	cmp	r0, #0
 801e430:	d0d0      	beq.n	801e3d4 <_scanf_chars+0x30>
 801e432:	6823      	ldr	r3, [r4, #0]
 801e434:	f013 0310 	ands.w	r3, r3, #16
 801e438:	d105      	bne.n	801e446 <_scanf_chars+0xa2>
 801e43a:	68e2      	ldr	r2, [r4, #12]
 801e43c:	3201      	adds	r2, #1
 801e43e:	60e2      	str	r2, [r4, #12]
 801e440:	69a2      	ldr	r2, [r4, #24]
 801e442:	b102      	cbz	r2, 801e446 <_scanf_chars+0xa2>
 801e444:	7033      	strb	r3, [r6, #0]
 801e446:	6923      	ldr	r3, [r4, #16]
 801e448:	443b      	add	r3, r7
 801e44a:	6123      	str	r3, [r4, #16]
 801e44c:	2000      	movs	r0, #0
 801e44e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801e452:	bf00      	nop
 801e454:	0801fd69 	.word	0x0801fd69

0801e458 <_scanf_i>:
 801e458:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801e45c:	4698      	mov	r8, r3
 801e45e:	4b74      	ldr	r3, [pc, #464]	@ (801e630 <_scanf_i+0x1d8>)
 801e460:	460c      	mov	r4, r1
 801e462:	4682      	mov	sl, r0
 801e464:	4616      	mov	r6, r2
 801e466:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 801e46a:	b087      	sub	sp, #28
 801e46c:	ab03      	add	r3, sp, #12
 801e46e:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 801e472:	4b70      	ldr	r3, [pc, #448]	@ (801e634 <_scanf_i+0x1dc>)
 801e474:	69a1      	ldr	r1, [r4, #24]
 801e476:	4a70      	ldr	r2, [pc, #448]	@ (801e638 <_scanf_i+0x1e0>)
 801e478:	2903      	cmp	r1, #3
 801e47a:	bf08      	it	eq
 801e47c:	461a      	moveq	r2, r3
 801e47e:	68a3      	ldr	r3, [r4, #8]
 801e480:	9201      	str	r2, [sp, #4]
 801e482:	1e5a      	subs	r2, r3, #1
 801e484:	f5b2 7fae 	cmp.w	r2, #348	@ 0x15c
 801e488:	bf88      	it	hi
 801e48a:	f46f 75ae 	mvnhi.w	r5, #348	@ 0x15c
 801e48e:	4627      	mov	r7, r4
 801e490:	bf82      	ittt	hi
 801e492:	eb03 0905 	addhi.w	r9, r3, r5
 801e496:	f240 135d 	movwhi	r3, #349	@ 0x15d
 801e49a:	60a3      	strhi	r3, [r4, #8]
 801e49c:	f857 3b1c 	ldr.w	r3, [r7], #28
 801e4a0:	f443 6350 	orr.w	r3, r3, #3328	@ 0xd00
 801e4a4:	bf98      	it	ls
 801e4a6:	f04f 0900 	movls.w	r9, #0
 801e4aa:	6023      	str	r3, [r4, #0]
 801e4ac:	463d      	mov	r5, r7
 801e4ae:	f04f 0b00 	mov.w	fp, #0
 801e4b2:	6831      	ldr	r1, [r6, #0]
 801e4b4:	ab03      	add	r3, sp, #12
 801e4b6:	7809      	ldrb	r1, [r1, #0]
 801e4b8:	f853 002b 	ldr.w	r0, [r3, fp, lsl #2]
 801e4bc:	2202      	movs	r2, #2
 801e4be:	f7e1 ff37 	bl	8000330 <memchr>
 801e4c2:	b328      	cbz	r0, 801e510 <_scanf_i+0xb8>
 801e4c4:	f1bb 0f01 	cmp.w	fp, #1
 801e4c8:	d159      	bne.n	801e57e <_scanf_i+0x126>
 801e4ca:	6862      	ldr	r2, [r4, #4]
 801e4cc:	b92a      	cbnz	r2, 801e4da <_scanf_i+0x82>
 801e4ce:	6822      	ldr	r2, [r4, #0]
 801e4d0:	2108      	movs	r1, #8
 801e4d2:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 801e4d6:	6061      	str	r1, [r4, #4]
 801e4d8:	6022      	str	r2, [r4, #0]
 801e4da:	6822      	ldr	r2, [r4, #0]
 801e4dc:	f422 62a0 	bic.w	r2, r2, #1280	@ 0x500
 801e4e0:	6022      	str	r2, [r4, #0]
 801e4e2:	68a2      	ldr	r2, [r4, #8]
 801e4e4:	1e51      	subs	r1, r2, #1
 801e4e6:	60a1      	str	r1, [r4, #8]
 801e4e8:	b192      	cbz	r2, 801e510 <_scanf_i+0xb8>
 801e4ea:	6832      	ldr	r2, [r6, #0]
 801e4ec:	1c51      	adds	r1, r2, #1
 801e4ee:	6031      	str	r1, [r6, #0]
 801e4f0:	7812      	ldrb	r2, [r2, #0]
 801e4f2:	f805 2b01 	strb.w	r2, [r5], #1
 801e4f6:	6872      	ldr	r2, [r6, #4]
 801e4f8:	3a01      	subs	r2, #1
 801e4fa:	2a00      	cmp	r2, #0
 801e4fc:	6072      	str	r2, [r6, #4]
 801e4fe:	dc07      	bgt.n	801e510 <_scanf_i+0xb8>
 801e500:	f8d4 2180 	ldr.w	r2, [r4, #384]	@ 0x180
 801e504:	4631      	mov	r1, r6
 801e506:	4650      	mov	r0, sl
 801e508:	4790      	blx	r2
 801e50a:	2800      	cmp	r0, #0
 801e50c:	f040 8085 	bne.w	801e61a <_scanf_i+0x1c2>
 801e510:	f10b 0b01 	add.w	fp, fp, #1
 801e514:	f1bb 0f03 	cmp.w	fp, #3
 801e518:	d1cb      	bne.n	801e4b2 <_scanf_i+0x5a>
 801e51a:	6863      	ldr	r3, [r4, #4]
 801e51c:	b90b      	cbnz	r3, 801e522 <_scanf_i+0xca>
 801e51e:	230a      	movs	r3, #10
 801e520:	6063      	str	r3, [r4, #4]
 801e522:	6863      	ldr	r3, [r4, #4]
 801e524:	4945      	ldr	r1, [pc, #276]	@ (801e63c <_scanf_i+0x1e4>)
 801e526:	6960      	ldr	r0, [r4, #20]
 801e528:	1ac9      	subs	r1, r1, r3
 801e52a:	f000 f997 	bl	801e85c <__sccl>
 801e52e:	f04f 0b00 	mov.w	fp, #0
 801e532:	68a3      	ldr	r3, [r4, #8]
 801e534:	6822      	ldr	r2, [r4, #0]
 801e536:	2b00      	cmp	r3, #0
 801e538:	d03d      	beq.n	801e5b6 <_scanf_i+0x15e>
 801e53a:	6831      	ldr	r1, [r6, #0]
 801e53c:	6960      	ldr	r0, [r4, #20]
 801e53e:	f891 c000 	ldrb.w	ip, [r1]
 801e542:	f810 000c 	ldrb.w	r0, [r0, ip]
 801e546:	2800      	cmp	r0, #0
 801e548:	d035      	beq.n	801e5b6 <_scanf_i+0x15e>
 801e54a:	f1bc 0f30 	cmp.w	ip, #48	@ 0x30
 801e54e:	d124      	bne.n	801e59a <_scanf_i+0x142>
 801e550:	0510      	lsls	r0, r2, #20
 801e552:	d522      	bpl.n	801e59a <_scanf_i+0x142>
 801e554:	f10b 0b01 	add.w	fp, fp, #1
 801e558:	f1b9 0f00 	cmp.w	r9, #0
 801e55c:	d003      	beq.n	801e566 <_scanf_i+0x10e>
 801e55e:	3301      	adds	r3, #1
 801e560:	f109 39ff 	add.w	r9, r9, #4294967295
 801e564:	60a3      	str	r3, [r4, #8]
 801e566:	6873      	ldr	r3, [r6, #4]
 801e568:	3b01      	subs	r3, #1
 801e56a:	2b00      	cmp	r3, #0
 801e56c:	6073      	str	r3, [r6, #4]
 801e56e:	dd1b      	ble.n	801e5a8 <_scanf_i+0x150>
 801e570:	6833      	ldr	r3, [r6, #0]
 801e572:	3301      	adds	r3, #1
 801e574:	6033      	str	r3, [r6, #0]
 801e576:	68a3      	ldr	r3, [r4, #8]
 801e578:	3b01      	subs	r3, #1
 801e57a:	60a3      	str	r3, [r4, #8]
 801e57c:	e7d9      	b.n	801e532 <_scanf_i+0xda>
 801e57e:	f1bb 0f02 	cmp.w	fp, #2
 801e582:	d1ae      	bne.n	801e4e2 <_scanf_i+0x8a>
 801e584:	6822      	ldr	r2, [r4, #0]
 801e586:	f402 61c0 	and.w	r1, r2, #1536	@ 0x600
 801e58a:	f5b1 7f00 	cmp.w	r1, #512	@ 0x200
 801e58e:	d1c4      	bne.n	801e51a <_scanf_i+0xc2>
 801e590:	2110      	movs	r1, #16
 801e592:	6061      	str	r1, [r4, #4]
 801e594:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 801e598:	e7a2      	b.n	801e4e0 <_scanf_i+0x88>
 801e59a:	f422 6210 	bic.w	r2, r2, #2304	@ 0x900
 801e59e:	6022      	str	r2, [r4, #0]
 801e5a0:	780b      	ldrb	r3, [r1, #0]
 801e5a2:	f805 3b01 	strb.w	r3, [r5], #1
 801e5a6:	e7de      	b.n	801e566 <_scanf_i+0x10e>
 801e5a8:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 801e5ac:	4631      	mov	r1, r6
 801e5ae:	4650      	mov	r0, sl
 801e5b0:	4798      	blx	r3
 801e5b2:	2800      	cmp	r0, #0
 801e5b4:	d0df      	beq.n	801e576 <_scanf_i+0x11e>
 801e5b6:	6823      	ldr	r3, [r4, #0]
 801e5b8:	05d9      	lsls	r1, r3, #23
 801e5ba:	d50d      	bpl.n	801e5d8 <_scanf_i+0x180>
 801e5bc:	42bd      	cmp	r5, r7
 801e5be:	d909      	bls.n	801e5d4 <_scanf_i+0x17c>
 801e5c0:	f815 1c01 	ldrb.w	r1, [r5, #-1]
 801e5c4:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 801e5c8:	4632      	mov	r2, r6
 801e5ca:	4650      	mov	r0, sl
 801e5cc:	4798      	blx	r3
 801e5ce:	f105 39ff 	add.w	r9, r5, #4294967295
 801e5d2:	464d      	mov	r5, r9
 801e5d4:	42bd      	cmp	r5, r7
 801e5d6:	d028      	beq.n	801e62a <_scanf_i+0x1d2>
 801e5d8:	6822      	ldr	r2, [r4, #0]
 801e5da:	f012 0210 	ands.w	r2, r2, #16
 801e5de:	d113      	bne.n	801e608 <_scanf_i+0x1b0>
 801e5e0:	702a      	strb	r2, [r5, #0]
 801e5e2:	6863      	ldr	r3, [r4, #4]
 801e5e4:	9e01      	ldr	r6, [sp, #4]
 801e5e6:	4639      	mov	r1, r7
 801e5e8:	4650      	mov	r0, sl
 801e5ea:	47b0      	blx	r6
 801e5ec:	f8d8 3000 	ldr.w	r3, [r8]
 801e5f0:	6821      	ldr	r1, [r4, #0]
 801e5f2:	1d1a      	adds	r2, r3, #4
 801e5f4:	f8c8 2000 	str.w	r2, [r8]
 801e5f8:	f011 0f20 	tst.w	r1, #32
 801e5fc:	681b      	ldr	r3, [r3, #0]
 801e5fe:	d00f      	beq.n	801e620 <_scanf_i+0x1c8>
 801e600:	6018      	str	r0, [r3, #0]
 801e602:	68e3      	ldr	r3, [r4, #12]
 801e604:	3301      	adds	r3, #1
 801e606:	60e3      	str	r3, [r4, #12]
 801e608:	6923      	ldr	r3, [r4, #16]
 801e60a:	1bed      	subs	r5, r5, r7
 801e60c:	445d      	add	r5, fp
 801e60e:	442b      	add	r3, r5
 801e610:	6123      	str	r3, [r4, #16]
 801e612:	2000      	movs	r0, #0
 801e614:	b007      	add	sp, #28
 801e616:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801e61a:	f04f 0b00 	mov.w	fp, #0
 801e61e:	e7ca      	b.n	801e5b6 <_scanf_i+0x15e>
 801e620:	07ca      	lsls	r2, r1, #31
 801e622:	bf4c      	ite	mi
 801e624:	8018      	strhmi	r0, [r3, #0]
 801e626:	6018      	strpl	r0, [r3, #0]
 801e628:	e7eb      	b.n	801e602 <_scanf_i+0x1aa>
 801e62a:	2001      	movs	r0, #1
 801e62c:	e7f2      	b.n	801e614 <_scanf_i+0x1bc>
 801e62e:	bf00      	nop
 801e630:	0801fa84 	.word	0x0801fa84
 801e634:	0801a315 	.word	0x0801a315
 801e638:	0801f245 	.word	0x0801f245
 801e63c:	0801ffa9 	.word	0x0801ffa9

0801e640 <__sflush_r>:
 801e640:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 801e644:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801e648:	0716      	lsls	r6, r2, #28
 801e64a:	4605      	mov	r5, r0
 801e64c:	460c      	mov	r4, r1
 801e64e:	d454      	bmi.n	801e6fa <__sflush_r+0xba>
 801e650:	684b      	ldr	r3, [r1, #4]
 801e652:	2b00      	cmp	r3, #0
 801e654:	dc02      	bgt.n	801e65c <__sflush_r+0x1c>
 801e656:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 801e658:	2b00      	cmp	r3, #0
 801e65a:	dd48      	ble.n	801e6ee <__sflush_r+0xae>
 801e65c:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 801e65e:	2e00      	cmp	r6, #0
 801e660:	d045      	beq.n	801e6ee <__sflush_r+0xae>
 801e662:	2300      	movs	r3, #0
 801e664:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 801e668:	682f      	ldr	r7, [r5, #0]
 801e66a:	6a21      	ldr	r1, [r4, #32]
 801e66c:	602b      	str	r3, [r5, #0]
 801e66e:	d030      	beq.n	801e6d2 <__sflush_r+0x92>
 801e670:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 801e672:	89a3      	ldrh	r3, [r4, #12]
 801e674:	0759      	lsls	r1, r3, #29
 801e676:	d505      	bpl.n	801e684 <__sflush_r+0x44>
 801e678:	6863      	ldr	r3, [r4, #4]
 801e67a:	1ad2      	subs	r2, r2, r3
 801e67c:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 801e67e:	b10b      	cbz	r3, 801e684 <__sflush_r+0x44>
 801e680:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 801e682:	1ad2      	subs	r2, r2, r3
 801e684:	2300      	movs	r3, #0
 801e686:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 801e688:	6a21      	ldr	r1, [r4, #32]
 801e68a:	4628      	mov	r0, r5
 801e68c:	47b0      	blx	r6
 801e68e:	1c43      	adds	r3, r0, #1
 801e690:	89a3      	ldrh	r3, [r4, #12]
 801e692:	d106      	bne.n	801e6a2 <__sflush_r+0x62>
 801e694:	6829      	ldr	r1, [r5, #0]
 801e696:	291d      	cmp	r1, #29
 801e698:	d82b      	bhi.n	801e6f2 <__sflush_r+0xb2>
 801e69a:	4a2a      	ldr	r2, [pc, #168]	@ (801e744 <__sflush_r+0x104>)
 801e69c:	40ca      	lsrs	r2, r1
 801e69e:	07d6      	lsls	r6, r2, #31
 801e6a0:	d527      	bpl.n	801e6f2 <__sflush_r+0xb2>
 801e6a2:	2200      	movs	r2, #0
 801e6a4:	6062      	str	r2, [r4, #4]
 801e6a6:	04d9      	lsls	r1, r3, #19
 801e6a8:	6922      	ldr	r2, [r4, #16]
 801e6aa:	6022      	str	r2, [r4, #0]
 801e6ac:	d504      	bpl.n	801e6b8 <__sflush_r+0x78>
 801e6ae:	1c42      	adds	r2, r0, #1
 801e6b0:	d101      	bne.n	801e6b6 <__sflush_r+0x76>
 801e6b2:	682b      	ldr	r3, [r5, #0]
 801e6b4:	b903      	cbnz	r3, 801e6b8 <__sflush_r+0x78>
 801e6b6:	6560      	str	r0, [r4, #84]	@ 0x54
 801e6b8:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 801e6ba:	602f      	str	r7, [r5, #0]
 801e6bc:	b1b9      	cbz	r1, 801e6ee <__sflush_r+0xae>
 801e6be:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 801e6c2:	4299      	cmp	r1, r3
 801e6c4:	d002      	beq.n	801e6cc <__sflush_r+0x8c>
 801e6c6:	4628      	mov	r0, r5
 801e6c8:	f7fd fea0 	bl	801c40c <_free_r>
 801e6cc:	2300      	movs	r3, #0
 801e6ce:	6363      	str	r3, [r4, #52]	@ 0x34
 801e6d0:	e00d      	b.n	801e6ee <__sflush_r+0xae>
 801e6d2:	2301      	movs	r3, #1
 801e6d4:	4628      	mov	r0, r5
 801e6d6:	47b0      	blx	r6
 801e6d8:	4602      	mov	r2, r0
 801e6da:	1c50      	adds	r0, r2, #1
 801e6dc:	d1c9      	bne.n	801e672 <__sflush_r+0x32>
 801e6de:	682b      	ldr	r3, [r5, #0]
 801e6e0:	2b00      	cmp	r3, #0
 801e6e2:	d0c6      	beq.n	801e672 <__sflush_r+0x32>
 801e6e4:	2b1d      	cmp	r3, #29
 801e6e6:	d001      	beq.n	801e6ec <__sflush_r+0xac>
 801e6e8:	2b16      	cmp	r3, #22
 801e6ea:	d11e      	bne.n	801e72a <__sflush_r+0xea>
 801e6ec:	602f      	str	r7, [r5, #0]
 801e6ee:	2000      	movs	r0, #0
 801e6f0:	e022      	b.n	801e738 <__sflush_r+0xf8>
 801e6f2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 801e6f6:	b21b      	sxth	r3, r3
 801e6f8:	e01b      	b.n	801e732 <__sflush_r+0xf2>
 801e6fa:	690f      	ldr	r7, [r1, #16]
 801e6fc:	2f00      	cmp	r7, #0
 801e6fe:	d0f6      	beq.n	801e6ee <__sflush_r+0xae>
 801e700:	0793      	lsls	r3, r2, #30
 801e702:	680e      	ldr	r6, [r1, #0]
 801e704:	bf08      	it	eq
 801e706:	694b      	ldreq	r3, [r1, #20]
 801e708:	600f      	str	r7, [r1, #0]
 801e70a:	bf18      	it	ne
 801e70c:	2300      	movne	r3, #0
 801e70e:	eba6 0807 	sub.w	r8, r6, r7
 801e712:	608b      	str	r3, [r1, #8]
 801e714:	f1b8 0f00 	cmp.w	r8, #0
 801e718:	dde9      	ble.n	801e6ee <__sflush_r+0xae>
 801e71a:	6a21      	ldr	r1, [r4, #32]
 801e71c:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 801e71e:	4643      	mov	r3, r8
 801e720:	463a      	mov	r2, r7
 801e722:	4628      	mov	r0, r5
 801e724:	47b0      	blx	r6
 801e726:	2800      	cmp	r0, #0
 801e728:	dc08      	bgt.n	801e73c <__sflush_r+0xfc>
 801e72a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801e72e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 801e732:	81a3      	strh	r3, [r4, #12]
 801e734:	f04f 30ff 	mov.w	r0, #4294967295
 801e738:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801e73c:	4407      	add	r7, r0
 801e73e:	eba8 0800 	sub.w	r8, r8, r0
 801e742:	e7e7      	b.n	801e714 <__sflush_r+0xd4>
 801e744:	20400001 	.word	0x20400001

0801e748 <_fflush_r>:
 801e748:	b538      	push	{r3, r4, r5, lr}
 801e74a:	690b      	ldr	r3, [r1, #16]
 801e74c:	4605      	mov	r5, r0
 801e74e:	460c      	mov	r4, r1
 801e750:	b913      	cbnz	r3, 801e758 <_fflush_r+0x10>
 801e752:	2500      	movs	r5, #0
 801e754:	4628      	mov	r0, r5
 801e756:	bd38      	pop	{r3, r4, r5, pc}
 801e758:	b118      	cbz	r0, 801e762 <_fflush_r+0x1a>
 801e75a:	6a03      	ldr	r3, [r0, #32]
 801e75c:	b90b      	cbnz	r3, 801e762 <_fflush_r+0x1a>
 801e75e:	f7fc fcab 	bl	801b0b8 <__sinit>
 801e762:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801e766:	2b00      	cmp	r3, #0
 801e768:	d0f3      	beq.n	801e752 <_fflush_r+0xa>
 801e76a:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 801e76c:	07d0      	lsls	r0, r2, #31
 801e76e:	d404      	bmi.n	801e77a <_fflush_r+0x32>
 801e770:	0599      	lsls	r1, r3, #22
 801e772:	d402      	bmi.n	801e77a <_fflush_r+0x32>
 801e774:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 801e776:	f7fd f84c 	bl	801b812 <__retarget_lock_acquire_recursive>
 801e77a:	4628      	mov	r0, r5
 801e77c:	4621      	mov	r1, r4
 801e77e:	f7ff ff5f 	bl	801e640 <__sflush_r>
 801e782:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 801e784:	07da      	lsls	r2, r3, #31
 801e786:	4605      	mov	r5, r0
 801e788:	d4e4      	bmi.n	801e754 <_fflush_r+0xc>
 801e78a:	89a3      	ldrh	r3, [r4, #12]
 801e78c:	059b      	lsls	r3, r3, #22
 801e78e:	d4e1      	bmi.n	801e754 <_fflush_r+0xc>
 801e790:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 801e792:	f7fd f83f 	bl	801b814 <__retarget_lock_release_recursive>
 801e796:	e7dd      	b.n	801e754 <_fflush_r+0xc>

0801e798 <__swhatbuf_r>:
 801e798:	b570      	push	{r4, r5, r6, lr}
 801e79a:	460c      	mov	r4, r1
 801e79c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801e7a0:	2900      	cmp	r1, #0
 801e7a2:	b096      	sub	sp, #88	@ 0x58
 801e7a4:	4615      	mov	r5, r2
 801e7a6:	461e      	mov	r6, r3
 801e7a8:	da0d      	bge.n	801e7c6 <__swhatbuf_r+0x2e>
 801e7aa:	89a3      	ldrh	r3, [r4, #12]
 801e7ac:	f013 0f80 	tst.w	r3, #128	@ 0x80
 801e7b0:	f04f 0100 	mov.w	r1, #0
 801e7b4:	bf14      	ite	ne
 801e7b6:	2340      	movne	r3, #64	@ 0x40
 801e7b8:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 801e7bc:	2000      	movs	r0, #0
 801e7be:	6031      	str	r1, [r6, #0]
 801e7c0:	602b      	str	r3, [r5, #0]
 801e7c2:	b016      	add	sp, #88	@ 0x58
 801e7c4:	bd70      	pop	{r4, r5, r6, pc}
 801e7c6:	466a      	mov	r2, sp
 801e7c8:	f000 f8e8 	bl	801e99c <_fstat_r>
 801e7cc:	2800      	cmp	r0, #0
 801e7ce:	dbec      	blt.n	801e7aa <__swhatbuf_r+0x12>
 801e7d0:	9901      	ldr	r1, [sp, #4]
 801e7d2:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 801e7d6:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 801e7da:	4259      	negs	r1, r3
 801e7dc:	4159      	adcs	r1, r3
 801e7de:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 801e7e2:	e7eb      	b.n	801e7bc <__swhatbuf_r+0x24>

0801e7e4 <__smakebuf_r>:
 801e7e4:	898b      	ldrh	r3, [r1, #12]
 801e7e6:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 801e7e8:	079d      	lsls	r5, r3, #30
 801e7ea:	4606      	mov	r6, r0
 801e7ec:	460c      	mov	r4, r1
 801e7ee:	d507      	bpl.n	801e800 <__smakebuf_r+0x1c>
 801e7f0:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 801e7f4:	6023      	str	r3, [r4, #0]
 801e7f6:	6123      	str	r3, [r4, #16]
 801e7f8:	2301      	movs	r3, #1
 801e7fa:	6163      	str	r3, [r4, #20]
 801e7fc:	b003      	add	sp, #12
 801e7fe:	bdf0      	pop	{r4, r5, r6, r7, pc}
 801e800:	ab01      	add	r3, sp, #4
 801e802:	466a      	mov	r2, sp
 801e804:	f7ff ffc8 	bl	801e798 <__swhatbuf_r>
 801e808:	9f00      	ldr	r7, [sp, #0]
 801e80a:	4605      	mov	r5, r0
 801e80c:	4639      	mov	r1, r7
 801e80e:	4630      	mov	r0, r6
 801e810:	f7fd fe70 	bl	801c4f4 <_malloc_r>
 801e814:	b948      	cbnz	r0, 801e82a <__smakebuf_r+0x46>
 801e816:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801e81a:	059a      	lsls	r2, r3, #22
 801e81c:	d4ee      	bmi.n	801e7fc <__smakebuf_r+0x18>
 801e81e:	f023 0303 	bic.w	r3, r3, #3
 801e822:	f043 0302 	orr.w	r3, r3, #2
 801e826:	81a3      	strh	r3, [r4, #12]
 801e828:	e7e2      	b.n	801e7f0 <__smakebuf_r+0xc>
 801e82a:	89a3      	ldrh	r3, [r4, #12]
 801e82c:	6020      	str	r0, [r4, #0]
 801e82e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 801e832:	81a3      	strh	r3, [r4, #12]
 801e834:	9b01      	ldr	r3, [sp, #4]
 801e836:	e9c4 0704 	strd	r0, r7, [r4, #16]
 801e83a:	b15b      	cbz	r3, 801e854 <__smakebuf_r+0x70>
 801e83c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 801e840:	4630      	mov	r0, r6
 801e842:	f000 f8bd 	bl	801e9c0 <_isatty_r>
 801e846:	b128      	cbz	r0, 801e854 <__smakebuf_r+0x70>
 801e848:	89a3      	ldrh	r3, [r4, #12]
 801e84a:	f023 0303 	bic.w	r3, r3, #3
 801e84e:	f043 0301 	orr.w	r3, r3, #1
 801e852:	81a3      	strh	r3, [r4, #12]
 801e854:	89a3      	ldrh	r3, [r4, #12]
 801e856:	431d      	orrs	r5, r3
 801e858:	81a5      	strh	r5, [r4, #12]
 801e85a:	e7cf      	b.n	801e7fc <__smakebuf_r+0x18>

0801e85c <__sccl>:
 801e85c:	b570      	push	{r4, r5, r6, lr}
 801e85e:	780b      	ldrb	r3, [r1, #0]
 801e860:	4604      	mov	r4, r0
 801e862:	2b5e      	cmp	r3, #94	@ 0x5e
 801e864:	bf0b      	itete	eq
 801e866:	784b      	ldrbeq	r3, [r1, #1]
 801e868:	1c4a      	addne	r2, r1, #1
 801e86a:	1c8a      	addeq	r2, r1, #2
 801e86c:	2100      	movne	r1, #0
 801e86e:	bf08      	it	eq
 801e870:	2101      	moveq	r1, #1
 801e872:	3801      	subs	r0, #1
 801e874:	f104 05ff 	add.w	r5, r4, #255	@ 0xff
 801e878:	f800 1f01 	strb.w	r1, [r0, #1]!
 801e87c:	42a8      	cmp	r0, r5
 801e87e:	d1fb      	bne.n	801e878 <__sccl+0x1c>
 801e880:	b90b      	cbnz	r3, 801e886 <__sccl+0x2a>
 801e882:	1e50      	subs	r0, r2, #1
 801e884:	bd70      	pop	{r4, r5, r6, pc}
 801e886:	f081 0101 	eor.w	r1, r1, #1
 801e88a:	54e1      	strb	r1, [r4, r3]
 801e88c:	4610      	mov	r0, r2
 801e88e:	4602      	mov	r2, r0
 801e890:	f812 5b01 	ldrb.w	r5, [r2], #1
 801e894:	2d2d      	cmp	r5, #45	@ 0x2d
 801e896:	d005      	beq.n	801e8a4 <__sccl+0x48>
 801e898:	2d5d      	cmp	r5, #93	@ 0x5d
 801e89a:	d016      	beq.n	801e8ca <__sccl+0x6e>
 801e89c:	2d00      	cmp	r5, #0
 801e89e:	d0f1      	beq.n	801e884 <__sccl+0x28>
 801e8a0:	462b      	mov	r3, r5
 801e8a2:	e7f2      	b.n	801e88a <__sccl+0x2e>
 801e8a4:	7846      	ldrb	r6, [r0, #1]
 801e8a6:	2e5d      	cmp	r6, #93	@ 0x5d
 801e8a8:	d0fa      	beq.n	801e8a0 <__sccl+0x44>
 801e8aa:	42b3      	cmp	r3, r6
 801e8ac:	dcf8      	bgt.n	801e8a0 <__sccl+0x44>
 801e8ae:	3002      	adds	r0, #2
 801e8b0:	461a      	mov	r2, r3
 801e8b2:	3201      	adds	r2, #1
 801e8b4:	4296      	cmp	r6, r2
 801e8b6:	54a1      	strb	r1, [r4, r2]
 801e8b8:	dcfb      	bgt.n	801e8b2 <__sccl+0x56>
 801e8ba:	1af2      	subs	r2, r6, r3
 801e8bc:	3a01      	subs	r2, #1
 801e8be:	1c5d      	adds	r5, r3, #1
 801e8c0:	42b3      	cmp	r3, r6
 801e8c2:	bfa8      	it	ge
 801e8c4:	2200      	movge	r2, #0
 801e8c6:	18ab      	adds	r3, r5, r2
 801e8c8:	e7e1      	b.n	801e88e <__sccl+0x32>
 801e8ca:	4610      	mov	r0, r2
 801e8cc:	e7da      	b.n	801e884 <__sccl+0x28>

0801e8ce <__submore>:
 801e8ce:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801e8d2:	460c      	mov	r4, r1
 801e8d4:	6b49      	ldr	r1, [r1, #52]	@ 0x34
 801e8d6:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 801e8da:	4299      	cmp	r1, r3
 801e8dc:	d11d      	bne.n	801e91a <__submore+0x4c>
 801e8de:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 801e8e2:	f7fd fe07 	bl	801c4f4 <_malloc_r>
 801e8e6:	b918      	cbnz	r0, 801e8f0 <__submore+0x22>
 801e8e8:	f04f 30ff 	mov.w	r0, #4294967295
 801e8ec:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801e8f0:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 801e8f4:	63a3      	str	r3, [r4, #56]	@ 0x38
 801e8f6:	f894 3046 	ldrb.w	r3, [r4, #70]	@ 0x46
 801e8fa:	6360      	str	r0, [r4, #52]	@ 0x34
 801e8fc:	f880 33ff 	strb.w	r3, [r0, #1023]	@ 0x3ff
 801e900:	f894 3045 	ldrb.w	r3, [r4, #69]	@ 0x45
 801e904:	f880 33fe 	strb.w	r3, [r0, #1022]	@ 0x3fe
 801e908:	f894 3044 	ldrb.w	r3, [r4, #68]	@ 0x44
 801e90c:	f880 33fd 	strb.w	r3, [r0, #1021]	@ 0x3fd
 801e910:	f200 30fd 	addw	r0, r0, #1021	@ 0x3fd
 801e914:	6020      	str	r0, [r4, #0]
 801e916:	2000      	movs	r0, #0
 801e918:	e7e8      	b.n	801e8ec <__submore+0x1e>
 801e91a:	6ba6      	ldr	r6, [r4, #56]	@ 0x38
 801e91c:	0077      	lsls	r7, r6, #1
 801e91e:	463a      	mov	r2, r7
 801e920:	f000 fbf3 	bl	801f10a <_realloc_r>
 801e924:	4605      	mov	r5, r0
 801e926:	2800      	cmp	r0, #0
 801e928:	d0de      	beq.n	801e8e8 <__submore+0x1a>
 801e92a:	eb00 0806 	add.w	r8, r0, r6
 801e92e:	4601      	mov	r1, r0
 801e930:	4632      	mov	r2, r6
 801e932:	4640      	mov	r0, r8
 801e934:	f7fc ff6f 	bl	801b816 <memcpy>
 801e938:	e9c4 570d 	strd	r5, r7, [r4, #52]	@ 0x34
 801e93c:	f8c4 8000 	str.w	r8, [r4]
 801e940:	e7e9      	b.n	801e916 <__submore+0x48>

0801e942 <memmove>:
 801e942:	4288      	cmp	r0, r1
 801e944:	b510      	push	{r4, lr}
 801e946:	eb01 0402 	add.w	r4, r1, r2
 801e94a:	d902      	bls.n	801e952 <memmove+0x10>
 801e94c:	4284      	cmp	r4, r0
 801e94e:	4623      	mov	r3, r4
 801e950:	d807      	bhi.n	801e962 <memmove+0x20>
 801e952:	1e43      	subs	r3, r0, #1
 801e954:	42a1      	cmp	r1, r4
 801e956:	d008      	beq.n	801e96a <memmove+0x28>
 801e958:	f811 2b01 	ldrb.w	r2, [r1], #1
 801e95c:	f803 2f01 	strb.w	r2, [r3, #1]!
 801e960:	e7f8      	b.n	801e954 <memmove+0x12>
 801e962:	4402      	add	r2, r0
 801e964:	4601      	mov	r1, r0
 801e966:	428a      	cmp	r2, r1
 801e968:	d100      	bne.n	801e96c <memmove+0x2a>
 801e96a:	bd10      	pop	{r4, pc}
 801e96c:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 801e970:	f802 4d01 	strb.w	r4, [r2, #-1]!
 801e974:	e7f7      	b.n	801e966 <memmove+0x24>

0801e976 <strncmp>:
 801e976:	b510      	push	{r4, lr}
 801e978:	b16a      	cbz	r2, 801e996 <strncmp+0x20>
 801e97a:	3901      	subs	r1, #1
 801e97c:	1884      	adds	r4, r0, r2
 801e97e:	f810 2b01 	ldrb.w	r2, [r0], #1
 801e982:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 801e986:	429a      	cmp	r2, r3
 801e988:	d103      	bne.n	801e992 <strncmp+0x1c>
 801e98a:	42a0      	cmp	r0, r4
 801e98c:	d001      	beq.n	801e992 <strncmp+0x1c>
 801e98e:	2a00      	cmp	r2, #0
 801e990:	d1f5      	bne.n	801e97e <strncmp+0x8>
 801e992:	1ad0      	subs	r0, r2, r3
 801e994:	bd10      	pop	{r4, pc}
 801e996:	4610      	mov	r0, r2
 801e998:	e7fc      	b.n	801e994 <strncmp+0x1e>
	...

0801e99c <_fstat_r>:
 801e99c:	b538      	push	{r3, r4, r5, lr}
 801e99e:	4d07      	ldr	r5, [pc, #28]	@ (801e9bc <_fstat_r+0x20>)
 801e9a0:	2300      	movs	r3, #0
 801e9a2:	4604      	mov	r4, r0
 801e9a4:	4608      	mov	r0, r1
 801e9a6:	4611      	mov	r1, r2
 801e9a8:	602b      	str	r3, [r5, #0]
 801e9aa:	f7e6 faf7 	bl	8004f9c <_fstat>
 801e9ae:	1c43      	adds	r3, r0, #1
 801e9b0:	d102      	bne.n	801e9b8 <_fstat_r+0x1c>
 801e9b2:	682b      	ldr	r3, [r5, #0]
 801e9b4:	b103      	cbz	r3, 801e9b8 <_fstat_r+0x1c>
 801e9b6:	6023      	str	r3, [r4, #0]
 801e9b8:	bd38      	pop	{r3, r4, r5, pc}
 801e9ba:	bf00      	nop
 801e9bc:	240143e0 	.word	0x240143e0

0801e9c0 <_isatty_r>:
 801e9c0:	b538      	push	{r3, r4, r5, lr}
 801e9c2:	4d06      	ldr	r5, [pc, #24]	@ (801e9dc <_isatty_r+0x1c>)
 801e9c4:	2300      	movs	r3, #0
 801e9c6:	4604      	mov	r4, r0
 801e9c8:	4608      	mov	r0, r1
 801e9ca:	602b      	str	r3, [r5, #0]
 801e9cc:	f7e6 faf6 	bl	8004fbc <_isatty>
 801e9d0:	1c43      	adds	r3, r0, #1
 801e9d2:	d102      	bne.n	801e9da <_isatty_r+0x1a>
 801e9d4:	682b      	ldr	r3, [r5, #0]
 801e9d6:	b103      	cbz	r3, 801e9da <_isatty_r+0x1a>
 801e9d8:	6023      	str	r3, [r4, #0]
 801e9da:	bd38      	pop	{r3, r4, r5, pc}
 801e9dc:	240143e0 	.word	0x240143e0

0801e9e0 <_sbrk_r>:
 801e9e0:	b538      	push	{r3, r4, r5, lr}
 801e9e2:	4d06      	ldr	r5, [pc, #24]	@ (801e9fc <_sbrk_r+0x1c>)
 801e9e4:	2300      	movs	r3, #0
 801e9e6:	4604      	mov	r4, r0
 801e9e8:	4608      	mov	r0, r1
 801e9ea:	602b      	str	r3, [r5, #0]
 801e9ec:	f7e6 fafe 	bl	8004fec <_sbrk>
 801e9f0:	1c43      	adds	r3, r0, #1
 801e9f2:	d102      	bne.n	801e9fa <_sbrk_r+0x1a>
 801e9f4:	682b      	ldr	r3, [r5, #0]
 801e9f6:	b103      	cbz	r3, 801e9fa <_sbrk_r+0x1a>
 801e9f8:	6023      	str	r3, [r4, #0]
 801e9fa:	bd38      	pop	{r3, r4, r5, pc}
 801e9fc:	240143e0 	.word	0x240143e0

0801ea00 <nan>:
 801ea00:	ed9f 0b01 	vldr	d0, [pc, #4]	@ 801ea08 <nan+0x8>
 801ea04:	4770      	bx	lr
 801ea06:	bf00      	nop
 801ea08:	00000000 	.word	0x00000000
 801ea0c:	7ff80000 	.word	0x7ff80000

0801ea10 <__assert_func>:
 801ea10:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 801ea12:	4614      	mov	r4, r2
 801ea14:	461a      	mov	r2, r3
 801ea16:	4b09      	ldr	r3, [pc, #36]	@ (801ea3c <__assert_func+0x2c>)
 801ea18:	681b      	ldr	r3, [r3, #0]
 801ea1a:	4605      	mov	r5, r0
 801ea1c:	68d8      	ldr	r0, [r3, #12]
 801ea1e:	b14c      	cbz	r4, 801ea34 <__assert_func+0x24>
 801ea20:	4b07      	ldr	r3, [pc, #28]	@ (801ea40 <__assert_func+0x30>)
 801ea22:	9100      	str	r1, [sp, #0]
 801ea24:	e9cd 3401 	strd	r3, r4, [sp, #4]
 801ea28:	4906      	ldr	r1, [pc, #24]	@ (801ea44 <__assert_func+0x34>)
 801ea2a:	462b      	mov	r3, r5
 801ea2c:	f000 fc1a 	bl	801f264 <fiprintf>
 801ea30:	f000 fc2a 	bl	801f288 <abort>
 801ea34:	4b04      	ldr	r3, [pc, #16]	@ (801ea48 <__assert_func+0x38>)
 801ea36:	461c      	mov	r4, r3
 801ea38:	e7f3      	b.n	801ea22 <__assert_func+0x12>
 801ea3a:	bf00      	nop
 801ea3c:	24000020 	.word	0x24000020
 801ea40:	0801ffbc 	.word	0x0801ffbc
 801ea44:	0801ffc9 	.word	0x0801ffc9
 801ea48:	0801fff7 	.word	0x0801fff7

0801ea4c <_calloc_r>:
 801ea4c:	b570      	push	{r4, r5, r6, lr}
 801ea4e:	fba1 5402 	umull	r5, r4, r1, r2
 801ea52:	b934      	cbnz	r4, 801ea62 <_calloc_r+0x16>
 801ea54:	4629      	mov	r1, r5
 801ea56:	f7fd fd4d 	bl	801c4f4 <_malloc_r>
 801ea5a:	4606      	mov	r6, r0
 801ea5c:	b928      	cbnz	r0, 801ea6a <_calloc_r+0x1e>
 801ea5e:	4630      	mov	r0, r6
 801ea60:	bd70      	pop	{r4, r5, r6, pc}
 801ea62:	220c      	movs	r2, #12
 801ea64:	6002      	str	r2, [r0, #0]
 801ea66:	2600      	movs	r6, #0
 801ea68:	e7f9      	b.n	801ea5e <_calloc_r+0x12>
 801ea6a:	462a      	mov	r2, r5
 801ea6c:	4621      	mov	r1, r4
 801ea6e:	f7fc fde9 	bl	801b644 <memset>
 801ea72:	e7f4      	b.n	801ea5e <_calloc_r+0x12>

0801ea74 <rshift>:
 801ea74:	6903      	ldr	r3, [r0, #16]
 801ea76:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 801ea7a:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 801ea7e:	ea4f 1261 	mov.w	r2, r1, asr #5
 801ea82:	f100 0414 	add.w	r4, r0, #20
 801ea86:	dd45      	ble.n	801eb14 <rshift+0xa0>
 801ea88:	f011 011f 	ands.w	r1, r1, #31
 801ea8c:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 801ea90:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 801ea94:	d10c      	bne.n	801eab0 <rshift+0x3c>
 801ea96:	f100 0710 	add.w	r7, r0, #16
 801ea9a:	4629      	mov	r1, r5
 801ea9c:	42b1      	cmp	r1, r6
 801ea9e:	d334      	bcc.n	801eb0a <rshift+0x96>
 801eaa0:	1a9b      	subs	r3, r3, r2
 801eaa2:	009b      	lsls	r3, r3, #2
 801eaa4:	1eea      	subs	r2, r5, #3
 801eaa6:	4296      	cmp	r6, r2
 801eaa8:	bf38      	it	cc
 801eaaa:	2300      	movcc	r3, #0
 801eaac:	4423      	add	r3, r4
 801eaae:	e015      	b.n	801eadc <rshift+0x68>
 801eab0:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 801eab4:	f1c1 0820 	rsb	r8, r1, #32
 801eab8:	40cf      	lsrs	r7, r1
 801eaba:	f105 0e04 	add.w	lr, r5, #4
 801eabe:	46a1      	mov	r9, r4
 801eac0:	4576      	cmp	r6, lr
 801eac2:	46f4      	mov	ip, lr
 801eac4:	d815      	bhi.n	801eaf2 <rshift+0x7e>
 801eac6:	1a9a      	subs	r2, r3, r2
 801eac8:	0092      	lsls	r2, r2, #2
 801eaca:	3a04      	subs	r2, #4
 801eacc:	3501      	adds	r5, #1
 801eace:	42ae      	cmp	r6, r5
 801ead0:	bf38      	it	cc
 801ead2:	2200      	movcc	r2, #0
 801ead4:	18a3      	adds	r3, r4, r2
 801ead6:	50a7      	str	r7, [r4, r2]
 801ead8:	b107      	cbz	r7, 801eadc <rshift+0x68>
 801eada:	3304      	adds	r3, #4
 801eadc:	1b1a      	subs	r2, r3, r4
 801eade:	42a3      	cmp	r3, r4
 801eae0:	ea4f 02a2 	mov.w	r2, r2, asr #2
 801eae4:	bf08      	it	eq
 801eae6:	2300      	moveq	r3, #0
 801eae8:	6102      	str	r2, [r0, #16]
 801eaea:	bf08      	it	eq
 801eaec:	6143      	streq	r3, [r0, #20]
 801eaee:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 801eaf2:	f8dc c000 	ldr.w	ip, [ip]
 801eaf6:	fa0c fc08 	lsl.w	ip, ip, r8
 801eafa:	ea4c 0707 	orr.w	r7, ip, r7
 801eafe:	f849 7b04 	str.w	r7, [r9], #4
 801eb02:	f85e 7b04 	ldr.w	r7, [lr], #4
 801eb06:	40cf      	lsrs	r7, r1
 801eb08:	e7da      	b.n	801eac0 <rshift+0x4c>
 801eb0a:	f851 cb04 	ldr.w	ip, [r1], #4
 801eb0e:	f847 cf04 	str.w	ip, [r7, #4]!
 801eb12:	e7c3      	b.n	801ea9c <rshift+0x28>
 801eb14:	4623      	mov	r3, r4
 801eb16:	e7e1      	b.n	801eadc <rshift+0x68>

0801eb18 <__hexdig_fun>:
 801eb18:	f1a0 0330 	sub.w	r3, r0, #48	@ 0x30
 801eb1c:	2b09      	cmp	r3, #9
 801eb1e:	d802      	bhi.n	801eb26 <__hexdig_fun+0xe>
 801eb20:	3820      	subs	r0, #32
 801eb22:	b2c0      	uxtb	r0, r0
 801eb24:	4770      	bx	lr
 801eb26:	f1a0 0361 	sub.w	r3, r0, #97	@ 0x61
 801eb2a:	2b05      	cmp	r3, #5
 801eb2c:	d801      	bhi.n	801eb32 <__hexdig_fun+0x1a>
 801eb2e:	3847      	subs	r0, #71	@ 0x47
 801eb30:	e7f7      	b.n	801eb22 <__hexdig_fun+0xa>
 801eb32:	f1a0 0341 	sub.w	r3, r0, #65	@ 0x41
 801eb36:	2b05      	cmp	r3, #5
 801eb38:	d801      	bhi.n	801eb3e <__hexdig_fun+0x26>
 801eb3a:	3827      	subs	r0, #39	@ 0x27
 801eb3c:	e7f1      	b.n	801eb22 <__hexdig_fun+0xa>
 801eb3e:	2000      	movs	r0, #0
 801eb40:	4770      	bx	lr
	...

0801eb44 <__gethex>:
 801eb44:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801eb48:	b085      	sub	sp, #20
 801eb4a:	468a      	mov	sl, r1
 801eb4c:	9302      	str	r3, [sp, #8]
 801eb4e:	680b      	ldr	r3, [r1, #0]
 801eb50:	9001      	str	r0, [sp, #4]
 801eb52:	4690      	mov	r8, r2
 801eb54:	1c9c      	adds	r4, r3, #2
 801eb56:	46a1      	mov	r9, r4
 801eb58:	f814 0b01 	ldrb.w	r0, [r4], #1
 801eb5c:	2830      	cmp	r0, #48	@ 0x30
 801eb5e:	d0fa      	beq.n	801eb56 <__gethex+0x12>
 801eb60:	eba9 0303 	sub.w	r3, r9, r3
 801eb64:	f1a3 0b02 	sub.w	fp, r3, #2
 801eb68:	f7ff ffd6 	bl	801eb18 <__hexdig_fun>
 801eb6c:	4605      	mov	r5, r0
 801eb6e:	2800      	cmp	r0, #0
 801eb70:	d168      	bne.n	801ec44 <__gethex+0x100>
 801eb72:	49a0      	ldr	r1, [pc, #640]	@ (801edf4 <__gethex+0x2b0>)
 801eb74:	2201      	movs	r2, #1
 801eb76:	4648      	mov	r0, r9
 801eb78:	f7ff fefd 	bl	801e976 <strncmp>
 801eb7c:	4607      	mov	r7, r0
 801eb7e:	2800      	cmp	r0, #0
 801eb80:	d167      	bne.n	801ec52 <__gethex+0x10e>
 801eb82:	f899 0001 	ldrb.w	r0, [r9, #1]
 801eb86:	4626      	mov	r6, r4
 801eb88:	f7ff ffc6 	bl	801eb18 <__hexdig_fun>
 801eb8c:	2800      	cmp	r0, #0
 801eb8e:	d062      	beq.n	801ec56 <__gethex+0x112>
 801eb90:	4623      	mov	r3, r4
 801eb92:	7818      	ldrb	r0, [r3, #0]
 801eb94:	2830      	cmp	r0, #48	@ 0x30
 801eb96:	4699      	mov	r9, r3
 801eb98:	f103 0301 	add.w	r3, r3, #1
 801eb9c:	d0f9      	beq.n	801eb92 <__gethex+0x4e>
 801eb9e:	f7ff ffbb 	bl	801eb18 <__hexdig_fun>
 801eba2:	fab0 f580 	clz	r5, r0
 801eba6:	096d      	lsrs	r5, r5, #5
 801eba8:	f04f 0b01 	mov.w	fp, #1
 801ebac:	464a      	mov	r2, r9
 801ebae:	4616      	mov	r6, r2
 801ebb0:	3201      	adds	r2, #1
 801ebb2:	7830      	ldrb	r0, [r6, #0]
 801ebb4:	f7ff ffb0 	bl	801eb18 <__hexdig_fun>
 801ebb8:	2800      	cmp	r0, #0
 801ebba:	d1f8      	bne.n	801ebae <__gethex+0x6a>
 801ebbc:	498d      	ldr	r1, [pc, #564]	@ (801edf4 <__gethex+0x2b0>)
 801ebbe:	2201      	movs	r2, #1
 801ebc0:	4630      	mov	r0, r6
 801ebc2:	f7ff fed8 	bl	801e976 <strncmp>
 801ebc6:	2800      	cmp	r0, #0
 801ebc8:	d13f      	bne.n	801ec4a <__gethex+0x106>
 801ebca:	b944      	cbnz	r4, 801ebde <__gethex+0x9a>
 801ebcc:	1c74      	adds	r4, r6, #1
 801ebce:	4622      	mov	r2, r4
 801ebd0:	4616      	mov	r6, r2
 801ebd2:	3201      	adds	r2, #1
 801ebd4:	7830      	ldrb	r0, [r6, #0]
 801ebd6:	f7ff ff9f 	bl	801eb18 <__hexdig_fun>
 801ebda:	2800      	cmp	r0, #0
 801ebdc:	d1f8      	bne.n	801ebd0 <__gethex+0x8c>
 801ebde:	1ba4      	subs	r4, r4, r6
 801ebe0:	00a7      	lsls	r7, r4, #2
 801ebe2:	7833      	ldrb	r3, [r6, #0]
 801ebe4:	f003 03df 	and.w	r3, r3, #223	@ 0xdf
 801ebe8:	2b50      	cmp	r3, #80	@ 0x50
 801ebea:	d13e      	bne.n	801ec6a <__gethex+0x126>
 801ebec:	7873      	ldrb	r3, [r6, #1]
 801ebee:	2b2b      	cmp	r3, #43	@ 0x2b
 801ebf0:	d033      	beq.n	801ec5a <__gethex+0x116>
 801ebf2:	2b2d      	cmp	r3, #45	@ 0x2d
 801ebf4:	d034      	beq.n	801ec60 <__gethex+0x11c>
 801ebf6:	1c71      	adds	r1, r6, #1
 801ebf8:	2400      	movs	r4, #0
 801ebfa:	7808      	ldrb	r0, [r1, #0]
 801ebfc:	f7ff ff8c 	bl	801eb18 <__hexdig_fun>
 801ec00:	1e43      	subs	r3, r0, #1
 801ec02:	b2db      	uxtb	r3, r3
 801ec04:	2b18      	cmp	r3, #24
 801ec06:	d830      	bhi.n	801ec6a <__gethex+0x126>
 801ec08:	f1a0 0210 	sub.w	r2, r0, #16
 801ec0c:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 801ec10:	f7ff ff82 	bl	801eb18 <__hexdig_fun>
 801ec14:	f100 3cff 	add.w	ip, r0, #4294967295
 801ec18:	fa5f fc8c 	uxtb.w	ip, ip
 801ec1c:	f1bc 0f18 	cmp.w	ip, #24
 801ec20:	f04f 030a 	mov.w	r3, #10
 801ec24:	d91e      	bls.n	801ec64 <__gethex+0x120>
 801ec26:	b104      	cbz	r4, 801ec2a <__gethex+0xe6>
 801ec28:	4252      	negs	r2, r2
 801ec2a:	4417      	add	r7, r2
 801ec2c:	f8ca 1000 	str.w	r1, [sl]
 801ec30:	b1ed      	cbz	r5, 801ec6e <__gethex+0x12a>
 801ec32:	f1bb 0f00 	cmp.w	fp, #0
 801ec36:	bf0c      	ite	eq
 801ec38:	2506      	moveq	r5, #6
 801ec3a:	2500      	movne	r5, #0
 801ec3c:	4628      	mov	r0, r5
 801ec3e:	b005      	add	sp, #20
 801ec40:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801ec44:	2500      	movs	r5, #0
 801ec46:	462c      	mov	r4, r5
 801ec48:	e7b0      	b.n	801ebac <__gethex+0x68>
 801ec4a:	2c00      	cmp	r4, #0
 801ec4c:	d1c7      	bne.n	801ebde <__gethex+0x9a>
 801ec4e:	4627      	mov	r7, r4
 801ec50:	e7c7      	b.n	801ebe2 <__gethex+0x9e>
 801ec52:	464e      	mov	r6, r9
 801ec54:	462f      	mov	r7, r5
 801ec56:	2501      	movs	r5, #1
 801ec58:	e7c3      	b.n	801ebe2 <__gethex+0x9e>
 801ec5a:	2400      	movs	r4, #0
 801ec5c:	1cb1      	adds	r1, r6, #2
 801ec5e:	e7cc      	b.n	801ebfa <__gethex+0xb6>
 801ec60:	2401      	movs	r4, #1
 801ec62:	e7fb      	b.n	801ec5c <__gethex+0x118>
 801ec64:	fb03 0002 	mla	r0, r3, r2, r0
 801ec68:	e7ce      	b.n	801ec08 <__gethex+0xc4>
 801ec6a:	4631      	mov	r1, r6
 801ec6c:	e7de      	b.n	801ec2c <__gethex+0xe8>
 801ec6e:	eba6 0309 	sub.w	r3, r6, r9
 801ec72:	3b01      	subs	r3, #1
 801ec74:	4629      	mov	r1, r5
 801ec76:	2b07      	cmp	r3, #7
 801ec78:	dc0a      	bgt.n	801ec90 <__gethex+0x14c>
 801ec7a:	9801      	ldr	r0, [sp, #4]
 801ec7c:	f7fd fcc6 	bl	801c60c <_Balloc>
 801ec80:	4604      	mov	r4, r0
 801ec82:	b940      	cbnz	r0, 801ec96 <__gethex+0x152>
 801ec84:	4b5c      	ldr	r3, [pc, #368]	@ (801edf8 <__gethex+0x2b4>)
 801ec86:	4602      	mov	r2, r0
 801ec88:	21e4      	movs	r1, #228	@ 0xe4
 801ec8a:	485c      	ldr	r0, [pc, #368]	@ (801edfc <__gethex+0x2b8>)
 801ec8c:	f7ff fec0 	bl	801ea10 <__assert_func>
 801ec90:	3101      	adds	r1, #1
 801ec92:	105b      	asrs	r3, r3, #1
 801ec94:	e7ef      	b.n	801ec76 <__gethex+0x132>
 801ec96:	f100 0a14 	add.w	sl, r0, #20
 801ec9a:	2300      	movs	r3, #0
 801ec9c:	4655      	mov	r5, sl
 801ec9e:	469b      	mov	fp, r3
 801eca0:	45b1      	cmp	r9, r6
 801eca2:	d337      	bcc.n	801ed14 <__gethex+0x1d0>
 801eca4:	f845 bb04 	str.w	fp, [r5], #4
 801eca8:	eba5 050a 	sub.w	r5, r5, sl
 801ecac:	10ad      	asrs	r5, r5, #2
 801ecae:	6125      	str	r5, [r4, #16]
 801ecb0:	4658      	mov	r0, fp
 801ecb2:	f7fd fd9d 	bl	801c7f0 <__hi0bits>
 801ecb6:	016d      	lsls	r5, r5, #5
 801ecb8:	f8d8 6000 	ldr.w	r6, [r8]
 801ecbc:	1a2d      	subs	r5, r5, r0
 801ecbe:	42b5      	cmp	r5, r6
 801ecc0:	dd54      	ble.n	801ed6c <__gethex+0x228>
 801ecc2:	1bad      	subs	r5, r5, r6
 801ecc4:	4629      	mov	r1, r5
 801ecc6:	4620      	mov	r0, r4
 801ecc8:	f7fe f926 	bl	801cf18 <__any_on>
 801eccc:	4681      	mov	r9, r0
 801ecce:	b178      	cbz	r0, 801ecf0 <__gethex+0x1ac>
 801ecd0:	1e6b      	subs	r3, r5, #1
 801ecd2:	1159      	asrs	r1, r3, #5
 801ecd4:	f003 021f 	and.w	r2, r3, #31
 801ecd8:	f85a 1021 	ldr.w	r1, [sl, r1, lsl #2]
 801ecdc:	f04f 0901 	mov.w	r9, #1
 801ece0:	fa09 f202 	lsl.w	r2, r9, r2
 801ece4:	420a      	tst	r2, r1
 801ece6:	d003      	beq.n	801ecf0 <__gethex+0x1ac>
 801ece8:	454b      	cmp	r3, r9
 801ecea:	dc36      	bgt.n	801ed5a <__gethex+0x216>
 801ecec:	f04f 0902 	mov.w	r9, #2
 801ecf0:	4629      	mov	r1, r5
 801ecf2:	4620      	mov	r0, r4
 801ecf4:	f7ff febe 	bl	801ea74 <rshift>
 801ecf8:	442f      	add	r7, r5
 801ecfa:	f8d8 3008 	ldr.w	r3, [r8, #8]
 801ecfe:	42bb      	cmp	r3, r7
 801ed00:	da42      	bge.n	801ed88 <__gethex+0x244>
 801ed02:	9801      	ldr	r0, [sp, #4]
 801ed04:	4621      	mov	r1, r4
 801ed06:	f7fd fcc1 	bl	801c68c <_Bfree>
 801ed0a:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 801ed0c:	2300      	movs	r3, #0
 801ed0e:	6013      	str	r3, [r2, #0]
 801ed10:	25a3      	movs	r5, #163	@ 0xa3
 801ed12:	e793      	b.n	801ec3c <__gethex+0xf8>
 801ed14:	f816 2d01 	ldrb.w	r2, [r6, #-1]!
 801ed18:	2a2e      	cmp	r2, #46	@ 0x2e
 801ed1a:	d012      	beq.n	801ed42 <__gethex+0x1fe>
 801ed1c:	2b20      	cmp	r3, #32
 801ed1e:	d104      	bne.n	801ed2a <__gethex+0x1e6>
 801ed20:	f845 bb04 	str.w	fp, [r5], #4
 801ed24:	f04f 0b00 	mov.w	fp, #0
 801ed28:	465b      	mov	r3, fp
 801ed2a:	7830      	ldrb	r0, [r6, #0]
 801ed2c:	9303      	str	r3, [sp, #12]
 801ed2e:	f7ff fef3 	bl	801eb18 <__hexdig_fun>
 801ed32:	9b03      	ldr	r3, [sp, #12]
 801ed34:	f000 000f 	and.w	r0, r0, #15
 801ed38:	4098      	lsls	r0, r3
 801ed3a:	ea4b 0b00 	orr.w	fp, fp, r0
 801ed3e:	3304      	adds	r3, #4
 801ed40:	e7ae      	b.n	801eca0 <__gethex+0x15c>
 801ed42:	45b1      	cmp	r9, r6
 801ed44:	d8ea      	bhi.n	801ed1c <__gethex+0x1d8>
 801ed46:	492b      	ldr	r1, [pc, #172]	@ (801edf4 <__gethex+0x2b0>)
 801ed48:	9303      	str	r3, [sp, #12]
 801ed4a:	2201      	movs	r2, #1
 801ed4c:	4630      	mov	r0, r6
 801ed4e:	f7ff fe12 	bl	801e976 <strncmp>
 801ed52:	9b03      	ldr	r3, [sp, #12]
 801ed54:	2800      	cmp	r0, #0
 801ed56:	d1e1      	bne.n	801ed1c <__gethex+0x1d8>
 801ed58:	e7a2      	b.n	801eca0 <__gethex+0x15c>
 801ed5a:	1ea9      	subs	r1, r5, #2
 801ed5c:	4620      	mov	r0, r4
 801ed5e:	f7fe f8db 	bl	801cf18 <__any_on>
 801ed62:	2800      	cmp	r0, #0
 801ed64:	d0c2      	beq.n	801ecec <__gethex+0x1a8>
 801ed66:	f04f 0903 	mov.w	r9, #3
 801ed6a:	e7c1      	b.n	801ecf0 <__gethex+0x1ac>
 801ed6c:	da09      	bge.n	801ed82 <__gethex+0x23e>
 801ed6e:	1b75      	subs	r5, r6, r5
 801ed70:	4621      	mov	r1, r4
 801ed72:	9801      	ldr	r0, [sp, #4]
 801ed74:	462a      	mov	r2, r5
 801ed76:	f7fd fe99 	bl	801caac <__lshift>
 801ed7a:	1b7f      	subs	r7, r7, r5
 801ed7c:	4604      	mov	r4, r0
 801ed7e:	f100 0a14 	add.w	sl, r0, #20
 801ed82:	f04f 0900 	mov.w	r9, #0
 801ed86:	e7b8      	b.n	801ecfa <__gethex+0x1b6>
 801ed88:	f8d8 5004 	ldr.w	r5, [r8, #4]
 801ed8c:	42bd      	cmp	r5, r7
 801ed8e:	dd6f      	ble.n	801ee70 <__gethex+0x32c>
 801ed90:	1bed      	subs	r5, r5, r7
 801ed92:	42ae      	cmp	r6, r5
 801ed94:	dc34      	bgt.n	801ee00 <__gethex+0x2bc>
 801ed96:	f8d8 300c 	ldr.w	r3, [r8, #12]
 801ed9a:	2b02      	cmp	r3, #2
 801ed9c:	d022      	beq.n	801ede4 <__gethex+0x2a0>
 801ed9e:	2b03      	cmp	r3, #3
 801eda0:	d024      	beq.n	801edec <__gethex+0x2a8>
 801eda2:	2b01      	cmp	r3, #1
 801eda4:	d115      	bne.n	801edd2 <__gethex+0x28e>
 801eda6:	42ae      	cmp	r6, r5
 801eda8:	d113      	bne.n	801edd2 <__gethex+0x28e>
 801edaa:	2e01      	cmp	r6, #1
 801edac:	d10b      	bne.n	801edc6 <__gethex+0x282>
 801edae:	9a02      	ldr	r2, [sp, #8]
 801edb0:	f8d8 3004 	ldr.w	r3, [r8, #4]
 801edb4:	6013      	str	r3, [r2, #0]
 801edb6:	2301      	movs	r3, #1
 801edb8:	6123      	str	r3, [r4, #16]
 801edba:	f8ca 3000 	str.w	r3, [sl]
 801edbe:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 801edc0:	2562      	movs	r5, #98	@ 0x62
 801edc2:	601c      	str	r4, [r3, #0]
 801edc4:	e73a      	b.n	801ec3c <__gethex+0xf8>
 801edc6:	1e71      	subs	r1, r6, #1
 801edc8:	4620      	mov	r0, r4
 801edca:	f7fe f8a5 	bl	801cf18 <__any_on>
 801edce:	2800      	cmp	r0, #0
 801edd0:	d1ed      	bne.n	801edae <__gethex+0x26a>
 801edd2:	9801      	ldr	r0, [sp, #4]
 801edd4:	4621      	mov	r1, r4
 801edd6:	f7fd fc59 	bl	801c68c <_Bfree>
 801edda:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 801eddc:	2300      	movs	r3, #0
 801edde:	6013      	str	r3, [r2, #0]
 801ede0:	2550      	movs	r5, #80	@ 0x50
 801ede2:	e72b      	b.n	801ec3c <__gethex+0xf8>
 801ede4:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 801ede6:	2b00      	cmp	r3, #0
 801ede8:	d1f3      	bne.n	801edd2 <__gethex+0x28e>
 801edea:	e7e0      	b.n	801edae <__gethex+0x26a>
 801edec:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 801edee:	2b00      	cmp	r3, #0
 801edf0:	d1dd      	bne.n	801edae <__gethex+0x26a>
 801edf2:	e7ee      	b.n	801edd2 <__gethex+0x28e>
 801edf4:	0801ff86 	.word	0x0801ff86
 801edf8:	0801ff1c 	.word	0x0801ff1c
 801edfc:	0801fff8 	.word	0x0801fff8
 801ee00:	1e6f      	subs	r7, r5, #1
 801ee02:	f1b9 0f00 	cmp.w	r9, #0
 801ee06:	d130      	bne.n	801ee6a <__gethex+0x326>
 801ee08:	b127      	cbz	r7, 801ee14 <__gethex+0x2d0>
 801ee0a:	4639      	mov	r1, r7
 801ee0c:	4620      	mov	r0, r4
 801ee0e:	f7fe f883 	bl	801cf18 <__any_on>
 801ee12:	4681      	mov	r9, r0
 801ee14:	117a      	asrs	r2, r7, #5
 801ee16:	2301      	movs	r3, #1
 801ee18:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
 801ee1c:	f007 071f 	and.w	r7, r7, #31
 801ee20:	40bb      	lsls	r3, r7
 801ee22:	4213      	tst	r3, r2
 801ee24:	4629      	mov	r1, r5
 801ee26:	4620      	mov	r0, r4
 801ee28:	bf18      	it	ne
 801ee2a:	f049 0902 	orrne.w	r9, r9, #2
 801ee2e:	f7ff fe21 	bl	801ea74 <rshift>
 801ee32:	f8d8 7004 	ldr.w	r7, [r8, #4]
 801ee36:	1b76      	subs	r6, r6, r5
 801ee38:	2502      	movs	r5, #2
 801ee3a:	f1b9 0f00 	cmp.w	r9, #0
 801ee3e:	d047      	beq.n	801eed0 <__gethex+0x38c>
 801ee40:	f8d8 300c 	ldr.w	r3, [r8, #12]
 801ee44:	2b02      	cmp	r3, #2
 801ee46:	d015      	beq.n	801ee74 <__gethex+0x330>
 801ee48:	2b03      	cmp	r3, #3
 801ee4a:	d017      	beq.n	801ee7c <__gethex+0x338>
 801ee4c:	2b01      	cmp	r3, #1
 801ee4e:	d109      	bne.n	801ee64 <__gethex+0x320>
 801ee50:	f019 0f02 	tst.w	r9, #2
 801ee54:	d006      	beq.n	801ee64 <__gethex+0x320>
 801ee56:	f8da 3000 	ldr.w	r3, [sl]
 801ee5a:	ea49 0903 	orr.w	r9, r9, r3
 801ee5e:	f019 0f01 	tst.w	r9, #1
 801ee62:	d10e      	bne.n	801ee82 <__gethex+0x33e>
 801ee64:	f045 0510 	orr.w	r5, r5, #16
 801ee68:	e032      	b.n	801eed0 <__gethex+0x38c>
 801ee6a:	f04f 0901 	mov.w	r9, #1
 801ee6e:	e7d1      	b.n	801ee14 <__gethex+0x2d0>
 801ee70:	2501      	movs	r5, #1
 801ee72:	e7e2      	b.n	801ee3a <__gethex+0x2f6>
 801ee74:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 801ee76:	f1c3 0301 	rsb	r3, r3, #1
 801ee7a:	930f      	str	r3, [sp, #60]	@ 0x3c
 801ee7c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 801ee7e:	2b00      	cmp	r3, #0
 801ee80:	d0f0      	beq.n	801ee64 <__gethex+0x320>
 801ee82:	f8d4 b010 	ldr.w	fp, [r4, #16]
 801ee86:	f104 0314 	add.w	r3, r4, #20
 801ee8a:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 801ee8e:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 801ee92:	f04f 0c00 	mov.w	ip, #0
 801ee96:	4618      	mov	r0, r3
 801ee98:	f853 2b04 	ldr.w	r2, [r3], #4
 801ee9c:	f1b2 3fff 	cmp.w	r2, #4294967295
 801eea0:	d01b      	beq.n	801eeda <__gethex+0x396>
 801eea2:	3201      	adds	r2, #1
 801eea4:	6002      	str	r2, [r0, #0]
 801eea6:	2d02      	cmp	r5, #2
 801eea8:	f104 0314 	add.w	r3, r4, #20
 801eeac:	d13c      	bne.n	801ef28 <__gethex+0x3e4>
 801eeae:	f8d8 2000 	ldr.w	r2, [r8]
 801eeb2:	3a01      	subs	r2, #1
 801eeb4:	42b2      	cmp	r2, r6
 801eeb6:	d109      	bne.n	801eecc <__gethex+0x388>
 801eeb8:	1171      	asrs	r1, r6, #5
 801eeba:	2201      	movs	r2, #1
 801eebc:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 801eec0:	f006 061f 	and.w	r6, r6, #31
 801eec4:	fa02 f606 	lsl.w	r6, r2, r6
 801eec8:	421e      	tst	r6, r3
 801eeca:	d13a      	bne.n	801ef42 <__gethex+0x3fe>
 801eecc:	f045 0520 	orr.w	r5, r5, #32
 801eed0:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 801eed2:	601c      	str	r4, [r3, #0]
 801eed4:	9b02      	ldr	r3, [sp, #8]
 801eed6:	601f      	str	r7, [r3, #0]
 801eed8:	e6b0      	b.n	801ec3c <__gethex+0xf8>
 801eeda:	4299      	cmp	r1, r3
 801eedc:	f843 cc04 	str.w	ip, [r3, #-4]
 801eee0:	d8d9      	bhi.n	801ee96 <__gethex+0x352>
 801eee2:	68a3      	ldr	r3, [r4, #8]
 801eee4:	459b      	cmp	fp, r3
 801eee6:	db17      	blt.n	801ef18 <__gethex+0x3d4>
 801eee8:	6861      	ldr	r1, [r4, #4]
 801eeea:	9801      	ldr	r0, [sp, #4]
 801eeec:	3101      	adds	r1, #1
 801eeee:	f7fd fb8d 	bl	801c60c <_Balloc>
 801eef2:	4681      	mov	r9, r0
 801eef4:	b918      	cbnz	r0, 801eefe <__gethex+0x3ba>
 801eef6:	4b1a      	ldr	r3, [pc, #104]	@ (801ef60 <__gethex+0x41c>)
 801eef8:	4602      	mov	r2, r0
 801eefa:	2184      	movs	r1, #132	@ 0x84
 801eefc:	e6c5      	b.n	801ec8a <__gethex+0x146>
 801eefe:	6922      	ldr	r2, [r4, #16]
 801ef00:	3202      	adds	r2, #2
 801ef02:	f104 010c 	add.w	r1, r4, #12
 801ef06:	0092      	lsls	r2, r2, #2
 801ef08:	300c      	adds	r0, #12
 801ef0a:	f7fc fc84 	bl	801b816 <memcpy>
 801ef0e:	4621      	mov	r1, r4
 801ef10:	9801      	ldr	r0, [sp, #4]
 801ef12:	f7fd fbbb 	bl	801c68c <_Bfree>
 801ef16:	464c      	mov	r4, r9
 801ef18:	6923      	ldr	r3, [r4, #16]
 801ef1a:	1c5a      	adds	r2, r3, #1
 801ef1c:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 801ef20:	6122      	str	r2, [r4, #16]
 801ef22:	2201      	movs	r2, #1
 801ef24:	615a      	str	r2, [r3, #20]
 801ef26:	e7be      	b.n	801eea6 <__gethex+0x362>
 801ef28:	6922      	ldr	r2, [r4, #16]
 801ef2a:	455a      	cmp	r2, fp
 801ef2c:	dd0b      	ble.n	801ef46 <__gethex+0x402>
 801ef2e:	2101      	movs	r1, #1
 801ef30:	4620      	mov	r0, r4
 801ef32:	f7ff fd9f 	bl	801ea74 <rshift>
 801ef36:	f8d8 3008 	ldr.w	r3, [r8, #8]
 801ef3a:	3701      	adds	r7, #1
 801ef3c:	42bb      	cmp	r3, r7
 801ef3e:	f6ff aee0 	blt.w	801ed02 <__gethex+0x1be>
 801ef42:	2501      	movs	r5, #1
 801ef44:	e7c2      	b.n	801eecc <__gethex+0x388>
 801ef46:	f016 061f 	ands.w	r6, r6, #31
 801ef4a:	d0fa      	beq.n	801ef42 <__gethex+0x3fe>
 801ef4c:	4453      	add	r3, sl
 801ef4e:	f1c6 0620 	rsb	r6, r6, #32
 801ef52:	f853 0c04 	ldr.w	r0, [r3, #-4]
 801ef56:	f7fd fc4b 	bl	801c7f0 <__hi0bits>
 801ef5a:	42b0      	cmp	r0, r6
 801ef5c:	dbe7      	blt.n	801ef2e <__gethex+0x3ea>
 801ef5e:	e7f0      	b.n	801ef42 <__gethex+0x3fe>
 801ef60:	0801ff1c 	.word	0x0801ff1c

0801ef64 <L_shift>:
 801ef64:	f1c2 0208 	rsb	r2, r2, #8
 801ef68:	0092      	lsls	r2, r2, #2
 801ef6a:	b570      	push	{r4, r5, r6, lr}
 801ef6c:	f1c2 0620 	rsb	r6, r2, #32
 801ef70:	6843      	ldr	r3, [r0, #4]
 801ef72:	6804      	ldr	r4, [r0, #0]
 801ef74:	fa03 f506 	lsl.w	r5, r3, r6
 801ef78:	432c      	orrs	r4, r5
 801ef7a:	40d3      	lsrs	r3, r2
 801ef7c:	6004      	str	r4, [r0, #0]
 801ef7e:	f840 3f04 	str.w	r3, [r0, #4]!
 801ef82:	4288      	cmp	r0, r1
 801ef84:	d3f4      	bcc.n	801ef70 <L_shift+0xc>
 801ef86:	bd70      	pop	{r4, r5, r6, pc}

0801ef88 <__match>:
 801ef88:	b530      	push	{r4, r5, lr}
 801ef8a:	6803      	ldr	r3, [r0, #0]
 801ef8c:	3301      	adds	r3, #1
 801ef8e:	f811 4b01 	ldrb.w	r4, [r1], #1
 801ef92:	b914      	cbnz	r4, 801ef9a <__match+0x12>
 801ef94:	6003      	str	r3, [r0, #0]
 801ef96:	2001      	movs	r0, #1
 801ef98:	bd30      	pop	{r4, r5, pc}
 801ef9a:	f813 2b01 	ldrb.w	r2, [r3], #1
 801ef9e:	f1a2 0541 	sub.w	r5, r2, #65	@ 0x41
 801efa2:	2d19      	cmp	r5, #25
 801efa4:	bf98      	it	ls
 801efa6:	3220      	addls	r2, #32
 801efa8:	42a2      	cmp	r2, r4
 801efaa:	d0f0      	beq.n	801ef8e <__match+0x6>
 801efac:	2000      	movs	r0, #0
 801efae:	e7f3      	b.n	801ef98 <__match+0x10>

0801efb0 <__hexnan>:
 801efb0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801efb4:	680b      	ldr	r3, [r1, #0]
 801efb6:	6801      	ldr	r1, [r0, #0]
 801efb8:	115e      	asrs	r6, r3, #5
 801efba:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 801efbe:	f013 031f 	ands.w	r3, r3, #31
 801efc2:	b087      	sub	sp, #28
 801efc4:	bf18      	it	ne
 801efc6:	3604      	addne	r6, #4
 801efc8:	2500      	movs	r5, #0
 801efca:	1f37      	subs	r7, r6, #4
 801efcc:	4682      	mov	sl, r0
 801efce:	4690      	mov	r8, r2
 801efd0:	9301      	str	r3, [sp, #4]
 801efd2:	f846 5c04 	str.w	r5, [r6, #-4]
 801efd6:	46b9      	mov	r9, r7
 801efd8:	463c      	mov	r4, r7
 801efda:	9502      	str	r5, [sp, #8]
 801efdc:	46ab      	mov	fp, r5
 801efde:	784a      	ldrb	r2, [r1, #1]
 801efe0:	1c4b      	adds	r3, r1, #1
 801efe2:	9303      	str	r3, [sp, #12]
 801efe4:	b342      	cbz	r2, 801f038 <__hexnan+0x88>
 801efe6:	4610      	mov	r0, r2
 801efe8:	9105      	str	r1, [sp, #20]
 801efea:	9204      	str	r2, [sp, #16]
 801efec:	f7ff fd94 	bl	801eb18 <__hexdig_fun>
 801eff0:	2800      	cmp	r0, #0
 801eff2:	d151      	bne.n	801f098 <__hexnan+0xe8>
 801eff4:	9a04      	ldr	r2, [sp, #16]
 801eff6:	9905      	ldr	r1, [sp, #20]
 801eff8:	2a20      	cmp	r2, #32
 801effa:	d818      	bhi.n	801f02e <__hexnan+0x7e>
 801effc:	9b02      	ldr	r3, [sp, #8]
 801effe:	459b      	cmp	fp, r3
 801f000:	dd13      	ble.n	801f02a <__hexnan+0x7a>
 801f002:	454c      	cmp	r4, r9
 801f004:	d206      	bcs.n	801f014 <__hexnan+0x64>
 801f006:	2d07      	cmp	r5, #7
 801f008:	dc04      	bgt.n	801f014 <__hexnan+0x64>
 801f00a:	462a      	mov	r2, r5
 801f00c:	4649      	mov	r1, r9
 801f00e:	4620      	mov	r0, r4
 801f010:	f7ff ffa8 	bl	801ef64 <L_shift>
 801f014:	4544      	cmp	r4, r8
 801f016:	d952      	bls.n	801f0be <__hexnan+0x10e>
 801f018:	2300      	movs	r3, #0
 801f01a:	f1a4 0904 	sub.w	r9, r4, #4
 801f01e:	f844 3c04 	str.w	r3, [r4, #-4]
 801f022:	f8cd b008 	str.w	fp, [sp, #8]
 801f026:	464c      	mov	r4, r9
 801f028:	461d      	mov	r5, r3
 801f02a:	9903      	ldr	r1, [sp, #12]
 801f02c:	e7d7      	b.n	801efde <__hexnan+0x2e>
 801f02e:	2a29      	cmp	r2, #41	@ 0x29
 801f030:	d157      	bne.n	801f0e2 <__hexnan+0x132>
 801f032:	3102      	adds	r1, #2
 801f034:	f8ca 1000 	str.w	r1, [sl]
 801f038:	f1bb 0f00 	cmp.w	fp, #0
 801f03c:	d051      	beq.n	801f0e2 <__hexnan+0x132>
 801f03e:	454c      	cmp	r4, r9
 801f040:	d206      	bcs.n	801f050 <__hexnan+0xa0>
 801f042:	2d07      	cmp	r5, #7
 801f044:	dc04      	bgt.n	801f050 <__hexnan+0xa0>
 801f046:	462a      	mov	r2, r5
 801f048:	4649      	mov	r1, r9
 801f04a:	4620      	mov	r0, r4
 801f04c:	f7ff ff8a 	bl	801ef64 <L_shift>
 801f050:	4544      	cmp	r4, r8
 801f052:	d936      	bls.n	801f0c2 <__hexnan+0x112>
 801f054:	f1a8 0204 	sub.w	r2, r8, #4
 801f058:	4623      	mov	r3, r4
 801f05a:	f853 1b04 	ldr.w	r1, [r3], #4
 801f05e:	f842 1f04 	str.w	r1, [r2, #4]!
 801f062:	429f      	cmp	r7, r3
 801f064:	d2f9      	bcs.n	801f05a <__hexnan+0xaa>
 801f066:	1b3b      	subs	r3, r7, r4
 801f068:	f023 0303 	bic.w	r3, r3, #3
 801f06c:	3304      	adds	r3, #4
 801f06e:	3401      	adds	r4, #1
 801f070:	3e03      	subs	r6, #3
 801f072:	42b4      	cmp	r4, r6
 801f074:	bf88      	it	hi
 801f076:	2304      	movhi	r3, #4
 801f078:	4443      	add	r3, r8
 801f07a:	2200      	movs	r2, #0
 801f07c:	f843 2b04 	str.w	r2, [r3], #4
 801f080:	429f      	cmp	r7, r3
 801f082:	d2fb      	bcs.n	801f07c <__hexnan+0xcc>
 801f084:	683b      	ldr	r3, [r7, #0]
 801f086:	b91b      	cbnz	r3, 801f090 <__hexnan+0xe0>
 801f088:	4547      	cmp	r7, r8
 801f08a:	d128      	bne.n	801f0de <__hexnan+0x12e>
 801f08c:	2301      	movs	r3, #1
 801f08e:	603b      	str	r3, [r7, #0]
 801f090:	2005      	movs	r0, #5
 801f092:	b007      	add	sp, #28
 801f094:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801f098:	3501      	adds	r5, #1
 801f09a:	2d08      	cmp	r5, #8
 801f09c:	f10b 0b01 	add.w	fp, fp, #1
 801f0a0:	dd06      	ble.n	801f0b0 <__hexnan+0x100>
 801f0a2:	4544      	cmp	r4, r8
 801f0a4:	d9c1      	bls.n	801f02a <__hexnan+0x7a>
 801f0a6:	2300      	movs	r3, #0
 801f0a8:	f844 3c04 	str.w	r3, [r4, #-4]
 801f0ac:	2501      	movs	r5, #1
 801f0ae:	3c04      	subs	r4, #4
 801f0b0:	6822      	ldr	r2, [r4, #0]
 801f0b2:	f000 000f 	and.w	r0, r0, #15
 801f0b6:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 801f0ba:	6020      	str	r0, [r4, #0]
 801f0bc:	e7b5      	b.n	801f02a <__hexnan+0x7a>
 801f0be:	2508      	movs	r5, #8
 801f0c0:	e7b3      	b.n	801f02a <__hexnan+0x7a>
 801f0c2:	9b01      	ldr	r3, [sp, #4]
 801f0c4:	2b00      	cmp	r3, #0
 801f0c6:	d0dd      	beq.n	801f084 <__hexnan+0xd4>
 801f0c8:	f1c3 0320 	rsb	r3, r3, #32
 801f0cc:	f04f 32ff 	mov.w	r2, #4294967295
 801f0d0:	40da      	lsrs	r2, r3
 801f0d2:	f856 3c04 	ldr.w	r3, [r6, #-4]
 801f0d6:	4013      	ands	r3, r2
 801f0d8:	f846 3c04 	str.w	r3, [r6, #-4]
 801f0dc:	e7d2      	b.n	801f084 <__hexnan+0xd4>
 801f0de:	3f04      	subs	r7, #4
 801f0e0:	e7d0      	b.n	801f084 <__hexnan+0xd4>
 801f0e2:	2004      	movs	r0, #4
 801f0e4:	e7d5      	b.n	801f092 <__hexnan+0xe2>

0801f0e6 <__ascii_mbtowc>:
 801f0e6:	b082      	sub	sp, #8
 801f0e8:	b901      	cbnz	r1, 801f0ec <__ascii_mbtowc+0x6>
 801f0ea:	a901      	add	r1, sp, #4
 801f0ec:	b142      	cbz	r2, 801f100 <__ascii_mbtowc+0x1a>
 801f0ee:	b14b      	cbz	r3, 801f104 <__ascii_mbtowc+0x1e>
 801f0f0:	7813      	ldrb	r3, [r2, #0]
 801f0f2:	600b      	str	r3, [r1, #0]
 801f0f4:	7812      	ldrb	r2, [r2, #0]
 801f0f6:	1e10      	subs	r0, r2, #0
 801f0f8:	bf18      	it	ne
 801f0fa:	2001      	movne	r0, #1
 801f0fc:	b002      	add	sp, #8
 801f0fe:	4770      	bx	lr
 801f100:	4610      	mov	r0, r2
 801f102:	e7fb      	b.n	801f0fc <__ascii_mbtowc+0x16>
 801f104:	f06f 0001 	mvn.w	r0, #1
 801f108:	e7f8      	b.n	801f0fc <__ascii_mbtowc+0x16>

0801f10a <_realloc_r>:
 801f10a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801f10e:	4607      	mov	r7, r0
 801f110:	4614      	mov	r4, r2
 801f112:	460d      	mov	r5, r1
 801f114:	b921      	cbnz	r1, 801f120 <_realloc_r+0x16>
 801f116:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 801f11a:	4611      	mov	r1, r2
 801f11c:	f7fd b9ea 	b.w	801c4f4 <_malloc_r>
 801f120:	b92a      	cbnz	r2, 801f12e <_realloc_r+0x24>
 801f122:	f7fd f973 	bl	801c40c <_free_r>
 801f126:	4625      	mov	r5, r4
 801f128:	4628      	mov	r0, r5
 801f12a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801f12e:	f000 f8b2 	bl	801f296 <_malloc_usable_size_r>
 801f132:	4284      	cmp	r4, r0
 801f134:	4606      	mov	r6, r0
 801f136:	d802      	bhi.n	801f13e <_realloc_r+0x34>
 801f138:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 801f13c:	d8f4      	bhi.n	801f128 <_realloc_r+0x1e>
 801f13e:	4621      	mov	r1, r4
 801f140:	4638      	mov	r0, r7
 801f142:	f7fd f9d7 	bl	801c4f4 <_malloc_r>
 801f146:	4680      	mov	r8, r0
 801f148:	b908      	cbnz	r0, 801f14e <_realloc_r+0x44>
 801f14a:	4645      	mov	r5, r8
 801f14c:	e7ec      	b.n	801f128 <_realloc_r+0x1e>
 801f14e:	42b4      	cmp	r4, r6
 801f150:	4622      	mov	r2, r4
 801f152:	4629      	mov	r1, r5
 801f154:	bf28      	it	cs
 801f156:	4632      	movcs	r2, r6
 801f158:	f7fc fb5d 	bl	801b816 <memcpy>
 801f15c:	4629      	mov	r1, r5
 801f15e:	4638      	mov	r0, r7
 801f160:	f7fd f954 	bl	801c40c <_free_r>
 801f164:	e7f1      	b.n	801f14a <_realloc_r+0x40>
	...

0801f168 <_strtoul_l.isra.0>:
 801f168:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 801f16c:	4e34      	ldr	r6, [pc, #208]	@ (801f240 <_strtoul_l.isra.0+0xd8>)
 801f16e:	4686      	mov	lr, r0
 801f170:	460d      	mov	r5, r1
 801f172:	4628      	mov	r0, r5
 801f174:	f815 4b01 	ldrb.w	r4, [r5], #1
 801f178:	5d37      	ldrb	r7, [r6, r4]
 801f17a:	f017 0708 	ands.w	r7, r7, #8
 801f17e:	d1f8      	bne.n	801f172 <_strtoul_l.isra.0+0xa>
 801f180:	2c2d      	cmp	r4, #45	@ 0x2d
 801f182:	d110      	bne.n	801f1a6 <_strtoul_l.isra.0+0x3e>
 801f184:	782c      	ldrb	r4, [r5, #0]
 801f186:	2701      	movs	r7, #1
 801f188:	1c85      	adds	r5, r0, #2
 801f18a:	f033 0010 	bics.w	r0, r3, #16
 801f18e:	d115      	bne.n	801f1bc <_strtoul_l.isra.0+0x54>
 801f190:	2c30      	cmp	r4, #48	@ 0x30
 801f192:	d10d      	bne.n	801f1b0 <_strtoul_l.isra.0+0x48>
 801f194:	7828      	ldrb	r0, [r5, #0]
 801f196:	f000 00df 	and.w	r0, r0, #223	@ 0xdf
 801f19a:	2858      	cmp	r0, #88	@ 0x58
 801f19c:	d108      	bne.n	801f1b0 <_strtoul_l.isra.0+0x48>
 801f19e:	786c      	ldrb	r4, [r5, #1]
 801f1a0:	3502      	adds	r5, #2
 801f1a2:	2310      	movs	r3, #16
 801f1a4:	e00a      	b.n	801f1bc <_strtoul_l.isra.0+0x54>
 801f1a6:	2c2b      	cmp	r4, #43	@ 0x2b
 801f1a8:	bf04      	itt	eq
 801f1aa:	782c      	ldrbeq	r4, [r5, #0]
 801f1ac:	1c85      	addeq	r5, r0, #2
 801f1ae:	e7ec      	b.n	801f18a <_strtoul_l.isra.0+0x22>
 801f1b0:	2b00      	cmp	r3, #0
 801f1b2:	d1f6      	bne.n	801f1a2 <_strtoul_l.isra.0+0x3a>
 801f1b4:	2c30      	cmp	r4, #48	@ 0x30
 801f1b6:	bf14      	ite	ne
 801f1b8:	230a      	movne	r3, #10
 801f1ba:	2308      	moveq	r3, #8
 801f1bc:	f04f 38ff 	mov.w	r8, #4294967295
 801f1c0:	2600      	movs	r6, #0
 801f1c2:	fbb8 f8f3 	udiv	r8, r8, r3
 801f1c6:	fb03 f908 	mul.w	r9, r3, r8
 801f1ca:	ea6f 0909 	mvn.w	r9, r9
 801f1ce:	4630      	mov	r0, r6
 801f1d0:	f1a4 0c30 	sub.w	ip, r4, #48	@ 0x30
 801f1d4:	f1bc 0f09 	cmp.w	ip, #9
 801f1d8:	d810      	bhi.n	801f1fc <_strtoul_l.isra.0+0x94>
 801f1da:	4664      	mov	r4, ip
 801f1dc:	42a3      	cmp	r3, r4
 801f1de:	dd1e      	ble.n	801f21e <_strtoul_l.isra.0+0xb6>
 801f1e0:	f1b6 3fff 	cmp.w	r6, #4294967295
 801f1e4:	d007      	beq.n	801f1f6 <_strtoul_l.isra.0+0x8e>
 801f1e6:	4580      	cmp	r8, r0
 801f1e8:	d316      	bcc.n	801f218 <_strtoul_l.isra.0+0xb0>
 801f1ea:	d101      	bne.n	801f1f0 <_strtoul_l.isra.0+0x88>
 801f1ec:	45a1      	cmp	r9, r4
 801f1ee:	db13      	blt.n	801f218 <_strtoul_l.isra.0+0xb0>
 801f1f0:	fb00 4003 	mla	r0, r0, r3, r4
 801f1f4:	2601      	movs	r6, #1
 801f1f6:	f815 4b01 	ldrb.w	r4, [r5], #1
 801f1fa:	e7e9      	b.n	801f1d0 <_strtoul_l.isra.0+0x68>
 801f1fc:	f1a4 0c41 	sub.w	ip, r4, #65	@ 0x41
 801f200:	f1bc 0f19 	cmp.w	ip, #25
 801f204:	d801      	bhi.n	801f20a <_strtoul_l.isra.0+0xa2>
 801f206:	3c37      	subs	r4, #55	@ 0x37
 801f208:	e7e8      	b.n	801f1dc <_strtoul_l.isra.0+0x74>
 801f20a:	f1a4 0c61 	sub.w	ip, r4, #97	@ 0x61
 801f20e:	f1bc 0f19 	cmp.w	ip, #25
 801f212:	d804      	bhi.n	801f21e <_strtoul_l.isra.0+0xb6>
 801f214:	3c57      	subs	r4, #87	@ 0x57
 801f216:	e7e1      	b.n	801f1dc <_strtoul_l.isra.0+0x74>
 801f218:	f04f 36ff 	mov.w	r6, #4294967295
 801f21c:	e7eb      	b.n	801f1f6 <_strtoul_l.isra.0+0x8e>
 801f21e:	1c73      	adds	r3, r6, #1
 801f220:	d106      	bne.n	801f230 <_strtoul_l.isra.0+0xc8>
 801f222:	2322      	movs	r3, #34	@ 0x22
 801f224:	f8ce 3000 	str.w	r3, [lr]
 801f228:	4630      	mov	r0, r6
 801f22a:	b932      	cbnz	r2, 801f23a <_strtoul_l.isra.0+0xd2>
 801f22c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 801f230:	b107      	cbz	r7, 801f234 <_strtoul_l.isra.0+0xcc>
 801f232:	4240      	negs	r0, r0
 801f234:	2a00      	cmp	r2, #0
 801f236:	d0f9      	beq.n	801f22c <_strtoul_l.isra.0+0xc4>
 801f238:	b106      	cbz	r6, 801f23c <_strtoul_l.isra.0+0xd4>
 801f23a:	1e69      	subs	r1, r5, #1
 801f23c:	6011      	str	r1, [r2, #0]
 801f23e:	e7f5      	b.n	801f22c <_strtoul_l.isra.0+0xc4>
 801f240:	0801fd69 	.word	0x0801fd69

0801f244 <_strtoul_r>:
 801f244:	f7ff bf90 	b.w	801f168 <_strtoul_l.isra.0>

0801f248 <__ascii_wctomb>:
 801f248:	4603      	mov	r3, r0
 801f24a:	4608      	mov	r0, r1
 801f24c:	b141      	cbz	r1, 801f260 <__ascii_wctomb+0x18>
 801f24e:	2aff      	cmp	r2, #255	@ 0xff
 801f250:	d904      	bls.n	801f25c <__ascii_wctomb+0x14>
 801f252:	228a      	movs	r2, #138	@ 0x8a
 801f254:	601a      	str	r2, [r3, #0]
 801f256:	f04f 30ff 	mov.w	r0, #4294967295
 801f25a:	4770      	bx	lr
 801f25c:	700a      	strb	r2, [r1, #0]
 801f25e:	2001      	movs	r0, #1
 801f260:	4770      	bx	lr
	...

0801f264 <fiprintf>:
 801f264:	b40e      	push	{r1, r2, r3}
 801f266:	b503      	push	{r0, r1, lr}
 801f268:	4601      	mov	r1, r0
 801f26a:	ab03      	add	r3, sp, #12
 801f26c:	4805      	ldr	r0, [pc, #20]	@ (801f284 <fiprintf+0x20>)
 801f26e:	f853 2b04 	ldr.w	r2, [r3], #4
 801f272:	6800      	ldr	r0, [r0, #0]
 801f274:	9301      	str	r3, [sp, #4]
 801f276:	f7fe ff7d 	bl	801e174 <_vfiprintf_r>
 801f27a:	b002      	add	sp, #8
 801f27c:	f85d eb04 	ldr.w	lr, [sp], #4
 801f280:	b003      	add	sp, #12
 801f282:	4770      	bx	lr
 801f284:	24000020 	.word	0x24000020

0801f288 <abort>:
 801f288:	b508      	push	{r3, lr}
 801f28a:	2006      	movs	r0, #6
 801f28c:	f000 f834 	bl	801f2f8 <raise>
 801f290:	2001      	movs	r0, #1
 801f292:	f7e5 fe33 	bl	8004efc <_exit>

0801f296 <_malloc_usable_size_r>:
 801f296:	f851 3c04 	ldr.w	r3, [r1, #-4]
 801f29a:	1f18      	subs	r0, r3, #4
 801f29c:	2b00      	cmp	r3, #0
 801f29e:	bfbc      	itt	lt
 801f2a0:	580b      	ldrlt	r3, [r1, r0]
 801f2a2:	18c0      	addlt	r0, r0, r3
 801f2a4:	4770      	bx	lr

0801f2a6 <_raise_r>:
 801f2a6:	291f      	cmp	r1, #31
 801f2a8:	b538      	push	{r3, r4, r5, lr}
 801f2aa:	4605      	mov	r5, r0
 801f2ac:	460c      	mov	r4, r1
 801f2ae:	d904      	bls.n	801f2ba <_raise_r+0x14>
 801f2b0:	2316      	movs	r3, #22
 801f2b2:	6003      	str	r3, [r0, #0]
 801f2b4:	f04f 30ff 	mov.w	r0, #4294967295
 801f2b8:	bd38      	pop	{r3, r4, r5, pc}
 801f2ba:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 801f2bc:	b112      	cbz	r2, 801f2c4 <_raise_r+0x1e>
 801f2be:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 801f2c2:	b94b      	cbnz	r3, 801f2d8 <_raise_r+0x32>
 801f2c4:	4628      	mov	r0, r5
 801f2c6:	f000 f831 	bl	801f32c <_getpid_r>
 801f2ca:	4622      	mov	r2, r4
 801f2cc:	4601      	mov	r1, r0
 801f2ce:	4628      	mov	r0, r5
 801f2d0:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 801f2d4:	f000 b818 	b.w	801f308 <_kill_r>
 801f2d8:	2b01      	cmp	r3, #1
 801f2da:	d00a      	beq.n	801f2f2 <_raise_r+0x4c>
 801f2dc:	1c59      	adds	r1, r3, #1
 801f2de:	d103      	bne.n	801f2e8 <_raise_r+0x42>
 801f2e0:	2316      	movs	r3, #22
 801f2e2:	6003      	str	r3, [r0, #0]
 801f2e4:	2001      	movs	r0, #1
 801f2e6:	e7e7      	b.n	801f2b8 <_raise_r+0x12>
 801f2e8:	2100      	movs	r1, #0
 801f2ea:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 801f2ee:	4620      	mov	r0, r4
 801f2f0:	4798      	blx	r3
 801f2f2:	2000      	movs	r0, #0
 801f2f4:	e7e0      	b.n	801f2b8 <_raise_r+0x12>
	...

0801f2f8 <raise>:
 801f2f8:	4b02      	ldr	r3, [pc, #8]	@ (801f304 <raise+0xc>)
 801f2fa:	4601      	mov	r1, r0
 801f2fc:	6818      	ldr	r0, [r3, #0]
 801f2fe:	f7ff bfd2 	b.w	801f2a6 <_raise_r>
 801f302:	bf00      	nop
 801f304:	24000020 	.word	0x24000020

0801f308 <_kill_r>:
 801f308:	b538      	push	{r3, r4, r5, lr}
 801f30a:	4d07      	ldr	r5, [pc, #28]	@ (801f328 <_kill_r+0x20>)
 801f30c:	2300      	movs	r3, #0
 801f30e:	4604      	mov	r4, r0
 801f310:	4608      	mov	r0, r1
 801f312:	4611      	mov	r1, r2
 801f314:	602b      	str	r3, [r5, #0]
 801f316:	f7e5 fde1 	bl	8004edc <_kill>
 801f31a:	1c43      	adds	r3, r0, #1
 801f31c:	d102      	bne.n	801f324 <_kill_r+0x1c>
 801f31e:	682b      	ldr	r3, [r5, #0]
 801f320:	b103      	cbz	r3, 801f324 <_kill_r+0x1c>
 801f322:	6023      	str	r3, [r4, #0]
 801f324:	bd38      	pop	{r3, r4, r5, pc}
 801f326:	bf00      	nop
 801f328:	240143e0 	.word	0x240143e0

0801f32c <_getpid_r>:
 801f32c:	f7e5 bdce 	b.w	8004ecc <_getpid>

0801f330 <_init>:
 801f330:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801f332:	bf00      	nop
 801f334:	bcf8      	pop	{r3, r4, r5, r6, r7}
 801f336:	bc08      	pop	{r3}
 801f338:	469e      	mov	lr, r3
 801f33a:	4770      	bx	lr

0801f33c <_fini>:
 801f33c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801f33e:	bf00      	nop
 801f340:	bcf8      	pop	{r3, r4, r5, r6, r7}
 801f342:	bc08      	pop	{r3}
 801f344:	469e      	mov	lr, r3
 801f346:	4770      	bx	lr
