build/
venv/
*.out
*.vcd

vunit_out/
sim_build/

SystemVerilog_Basis_Files/
Verilog_Basis_Files/