<?xml version="1.0" ?>
<Presentation>
  <div class="page">
    <p>LLNL-PRES-662081 This work was performed under the auspices of the U.S. Department of Energy by Lawrence Livermore National Laboratory under Contract DE-AC52-07NA27344. Lawrence Livermore National Security, LLC</p>
    <p>Memory Throttling on BG/Q: A Case Study with Explicit Hydrodynamics</p>
    <p>HotPower</p>
    <p>Bo Li, Virginia Tech Edgar A. Leon, Lawrence Livermore National Laboratory</p>
    <p>October 5, 2014</p>
  </div>
  <div class="page">
    <p>Lawrence Livermore National Laboratory LLNL-PRES-662081 2</p>
    <p>NNSAs Sequoia: 16+ petaflops, 7.9 MW  Exascale target: 20 MW  Power  large part of ownership cost  Unable to use all compute resources at once  Implications for app. and system developers</p>
    <p>Optimizing for power/energy and runtime</p>
    <p>Computing under a power bound  Selectively allocating power on a fixed budget</p>
    <p>Future systems constrained by power</p>
  </div>
  <div class="page">
    <p>Lawrence Livermore National Laboratory LLNL-PRES-662081 3</p>
    <p>Shift power to resources on the critical path  Characterize code phases/regions/physics  Leverage IBM Blue Gene/Qs memory throttling  Minimize impact on time-to-solution</p>
    <p>Contributions  Significant power shifting opportunities in explicit</p>
    <p>hydrodynamics  First to employ real throttling on a supercomputer  Linear regression model to guide throttling  Apply throttling on a code region basis</p>
    <p>Selective throttling to maximize performance under a power budget</p>
  </div>
  <div class="page">
    <p>Lawrence Livermore National Laboratory LLNL-PRES-662081 4</p>
    <p>Shock-hydro mini-app  Lagrange hydrodynamics  Solves Sedov problem  Unstructured hex mesh  Single material  Ideal gas EOS</p>
    <p>LULESH Livermore Unstructured Lagrange Explicit Shock Hydrodynamics</p>
  </div>
  <div class="page">
    <p>Lawrence Livermore National Laboratory LLNL-PRES-662081 5</p>
    <p>Low power architecture  PowerPC A2 1.6 GHz cores  DDR3 1.33 GHz memory</p>
    <p>IBM Blue Gene/Q (BG/Q)  Memory throttling</p>
    <p>Built-in on the DDR controller  Adds idle cycles between each</p>
    <p>read/write to DDR  Idle cycles from 0 to 128  Node granularity</p>
    <p>Power and energy  EMON2 high-resolution  Measure current and voltage</p>
    <p>up to 2KHz  7 domains:</p>
    <p>core logic, memory, network..  Board granularity, 32 nodes</p>
  </div>
  <div class="page">
    <p>Lawrence Livermore National Laboratory LLNL-PRES-662081 6</p>
    <p>All Core Mem Other</p>
    <p>Dynamic Static</p>
    <p>Po w</p>
    <p>er (W</p>
    <p>)</p>
    <p>Componentspecific static proportion  73% for core  53% for memory</p>
    <p>Throttling affects dynamic draw</p>
  </div>
  <div class="page">
    <p>Lawrence Livermore National Laboratory LLNL-PRES-662081 7</p>
    <p>Reduced memory bandwidth with increased throttling</p>
    <p>baseline 1 2 4 8 16 32 64</p>
    <p>B a</p>
    <p>n d</p>
    <p>w id</p>
    <p>th (</p>
    <p>G B</p>
    <p>/S )</p>
    <p>Number of DDR Idle Cycles</p>
    <p>Copy: Scale: Add: Triad:</p>
    <p>STREAM benchmark</p>
  </div>
  <div class="page">
    <p>Lawrence Livermore National Laboratory LLNL-PRES-662081 8</p>
    <p>Impact of throttling is region-dependent</p>
    <p>N o</p>
    <p>rm a</p>
    <p>li ze</p>
    <p>d t</p>
    <p>o B</p>
    <p>a se</p>
    <p>li n</p>
    <p>e</p>
    <p>Number of DDR Idle Cycles</p>
    <p>Region 3 Region 4</p>
    <p>Region IPC Runtime MemBW R1 0.541 11.85 s 18.38 GB/s</p>
    <p>R2 0.554 32.02 s 15.56 GB/s</p>
    <p>R3 0.216 1.10 s 20.88 GB/s</p>
    <p>R4 0.654 13.80 s 9.12 GB/s</p>
    <p>R5 0.321 16.21 s 13.72 GB/s</p>
    <p>Effect of throttling on LULESH performance</p>
  </div>
  <div class="page">
    <p>Lawrence Livermore National Laboratory LLNL-PRES-662081 9</p>
    <p>Optimal memory speed is a function of region, size, and concurrency</p>
    <p>im al</p>
    <p>D D</p>
    <p>R Id</p>
    <p>le C</p>
    <p>yc le</p>
    <p>s</p>
    <p>Number of Threads</p>
    <p>Problem Size: 120 Region 1 Region 2 Region 3 Region 4 Region 5</p>
    <p>O pt</p>
    <p>im al</p>
    <p>D D</p>
    <p>R Id</p>
    <p>le C</p>
    <p>yc le</p>
    <p>s</p>
    <p>Number of Threads</p>
    <p>Region: 4 size=45 size=60 size=90 size=100 size=120</p>
    <p>Optimal: minimum speed with no effect on performance</p>
    <p>Increased concurrency, higher demand for memory BW</p>
    <p>R1-R3 more sensitive to memory BW</p>
  </div>
  <div class="page">
    <p>Lawrence Livermore National Laboratory LLNL-PRES-662081 10</p>
    <p>Predicting optimal memory speed</p>
    <p>fmin = wi i=1</p>
    <p>N</p>
    <p>counteri</p>
    <p>CPUcycles</p>
    <p>-20</p>
    <p>O pt</p>
    <p>im al</p>
    <p>D D</p>
    <p>R Id</p>
    <p>le C</p>
    <p>yc le</p>
    <p>s</p>
    <p>Training Data Samples</p>
    <p>Regression Model (R Squre = 0.67)</p>
    <p>Predicted Observed</p>
    <p>Linear regression model based on HW counters  Num. instructions, CPU cycles,</p>
    <p>L1 and L2 misses, main memory loads/ stores, etc.</p>
  </div>
  <div class="page">
    <p>Lawrence Livermore National Laboratory LLNL-PRES-662081 11</p>
    <p>Our model predictions decrease performance by 3% in most cases</p>
    <p>P e</p>
    <p>rf o</p>
    <p>rm a</p>
    <p>n ce</p>
    <p>L o</p>
    <p>ss</p>
    <p>Problem Size</p>
  </div>
  <div class="page">
    <p>Lawrence Livermore National Laboratory LLNL-PRES-662081 12</p>
    <p>Impact of memory throttling on power</p>
    <p>P o</p>
    <p>w e</p>
    <p>r (w</p>
    <p>a tt</p>
    <p>s)</p>
    <p>Number of DDR Idle Cycles</p>
    <p>Region 1</p>
    <p>Total CPU Memory</p>
    <p>Number of DDR Idle Cycles</p>
    <p>Region 4</p>
    <p>Total CPU Memory</p>
  </div>
  <div class="page">
    <p>Lawrence Livermore National Laboratory LLNL-PRES-662081 13</p>
    <p>Up to 20% less dynamic power with a 3% performance loss</p>
    <p>-5%</p>
    <p>rm a</p>
    <p>li ze</p>
    <p>d t</p>
    <p>o B</p>
    <p>a se</p>
    <p>li n</p>
    <p>e</p>
    <p>Number of Threads</p>
    <p>Memory Power Savings Total Power Savings Performance Degradation</p>
  </div>
  <div class="page">
    <p>Lawrence Livermore National Laboratory LLNL-PRES-662081 14</p>
    <p>Demonstrated significant opportunities for power shifting in explicit hydrodynamics</p>
    <p>Leveraged BG/Qs memory throttling  Up to 20% dynamic power savings</p>
    <p>Employed a regression model to throttle memory  Low performance degradation for most configurations  Some inaccuracies with low concurrency  Not predictive of non-linear interactions</p>
    <p>Future work  Analyze a representative suite of HPC applications  Investigate machine learning techniques such as ANNs</p>
    <p>Summary and conclusions</p>
  </div>
  <div class="page"/>
</Presentation>
