0.6
2019.2
Nov  6 2019
21:57:16
C:/Users/pragy/Desktop/direct mapped cache memory/direct mapped cache memory.sim/sim_1/behav/xsim/glbl.v,1573089660,verilog,,,,glbl,,,,,,,,
C:/Users/pragy/Desktop/direct mapped cache memory/direct mapped cache memory.srcs/sources_1/new/cache.v,1580342722,verilog,,C:/Users/pragy/Desktop/direct mapped cache memory/direct mapped cache memory.srcs/sources_1/new/testbench.v,,cache,,,,,,,,
C:/Users/pragy/Desktop/direct mapped cache memory/direct mapped cache memory.srcs/sources_1/new/testbench.v,1580342711,verilog,,,,cache_tb,,,,,,,,
