<!DOCTYPE html>
<html><head><title>joekychen/linux » arch › arm › mach-imx › clk-pllv2.c

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../index.html"></a><h1>clk-pllv2.c</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cp">#include &lt;linux/kernel.h&gt;</span>
<span class="cp">#include &lt;linux/clk.h&gt;</span>
<span class="cp">#include &lt;linux/io.h&gt;</span>
<span class="cp">#include &lt;linux/errno.h&gt;</span>
<span class="cp">#include &lt;linux/delay.h&gt;</span>
<span class="cp">#include &lt;linux/slab.h&gt;</span>
<span class="cp">#include &lt;linux/err.h&gt;</span>

<span class="cp">#include &lt;asm/div64.h&gt;</span>

<span class="cp">#include &quot;clk.h&quot;</span>

<span class="cp">#define to_clk_pllv2(clk) (container_of(clk, struct clk_pllv2, clk))</span>

<span class="cm">/* PLL Register Offsets */</span>
<span class="cp">#define MXC_PLL_DP_CTL			0x00</span>
<span class="cp">#define MXC_PLL_DP_CONFIG		0x04</span>
<span class="cp">#define MXC_PLL_DP_OP			0x08</span>
<span class="cp">#define MXC_PLL_DP_MFD			0x0C</span>
<span class="cp">#define MXC_PLL_DP_MFN			0x10</span>
<span class="cp">#define MXC_PLL_DP_MFNMINUS		0x14</span>
<span class="cp">#define MXC_PLL_DP_MFNPLUS		0x18</span>
<span class="cp">#define MXC_PLL_DP_HFS_OP		0x1C</span>
<span class="cp">#define MXC_PLL_DP_HFS_MFD		0x20</span>
<span class="cp">#define MXC_PLL_DP_HFS_MFN		0x24</span>
<span class="cp">#define MXC_PLL_DP_MFN_TOGC		0x28</span>
<span class="cp">#define MXC_PLL_DP_DESTAT		0x2c</span>

<span class="cm">/* PLL Register Bit definitions */</span>
<span class="cp">#define MXC_PLL_DP_CTL_MUL_CTRL		0x2000</span>
<span class="cp">#define MXC_PLL_DP_CTL_DPDCK0_2_EN	0x1000</span>
<span class="cp">#define MXC_PLL_DP_CTL_DPDCK0_2_OFFSET	12</span>
<span class="cp">#define MXC_PLL_DP_CTL_ADE		0x800</span>
<span class="cp">#define MXC_PLL_DP_CTL_REF_CLK_DIV	0x400</span>
<span class="cp">#define MXC_PLL_DP_CTL_REF_CLK_SEL_MASK	(3 &lt;&lt; 8)</span>
<span class="cp">#define MXC_PLL_DP_CTL_REF_CLK_SEL_OFFSET	8</span>
<span class="cp">#define MXC_PLL_DP_CTL_HFSM		0x80</span>
<span class="cp">#define MXC_PLL_DP_CTL_PRE		0x40</span>
<span class="cp">#define MXC_PLL_DP_CTL_UPEN		0x20</span>
<span class="cp">#define MXC_PLL_DP_CTL_RST		0x10</span>
<span class="cp">#define MXC_PLL_DP_CTL_RCP		0x8</span>
<span class="cp">#define MXC_PLL_DP_CTL_PLM		0x4</span>
<span class="cp">#define MXC_PLL_DP_CTL_BRM0		0x2</span>
<span class="cp">#define MXC_PLL_DP_CTL_LRF		0x1</span>

<span class="cp">#define MXC_PLL_DP_CONFIG_BIST		0x8</span>
<span class="cp">#define MXC_PLL_DP_CONFIG_SJC_CE	0x4</span>
<span class="cp">#define MXC_PLL_DP_CONFIG_AREN		0x2</span>
<span class="cp">#define MXC_PLL_DP_CONFIG_LDREQ		0x1</span>

<span class="cp">#define MXC_PLL_DP_OP_MFI_OFFSET	4</span>
<span class="cp">#define MXC_PLL_DP_OP_MFI_MASK		(0xF &lt;&lt; 4)</span>
<span class="cp">#define MXC_PLL_DP_OP_PDF_OFFSET	0</span>
<span class="cp">#define MXC_PLL_DP_OP_PDF_MASK		0xF</span>

<span class="cp">#define MXC_PLL_DP_MFD_OFFSET		0</span>
<span class="cp">#define MXC_PLL_DP_MFD_MASK		0x07FFFFFF</span>

<span class="cp">#define MXC_PLL_DP_MFN_OFFSET		0x0</span>
<span class="cp">#define MXC_PLL_DP_MFN_MASK		0x07FFFFFF</span>

<span class="cp">#define MXC_PLL_DP_MFN_TOGC_TOG_DIS	(1 &lt;&lt; 17)</span>
<span class="cp">#define MXC_PLL_DP_MFN_TOGC_TOG_EN	(1 &lt;&lt; 16)</span>
<span class="cp">#define MXC_PLL_DP_MFN_TOGC_CNT_OFFSET	0x0</span>
<span class="cp">#define MXC_PLL_DP_MFN_TOGC_CNT_MASK	0xFFFF</span>

<span class="cp">#define MXC_PLL_DP_DESTAT_TOG_SEL	(1 &lt;&lt; 31)</span>
<span class="cp">#define MXC_PLL_DP_DESTAT_MFN		0x07FFFFFF</span>

<span class="cp">#define MAX_DPLL_WAIT_TRIES	1000 </span><span class="cm">/* 1000 * udelay(1) = 1ms */</span><span class="cp"></span>

<span class="k">struct</span> <span class="n">clk_pllv2</span> <span class="p">{</span>
	<span class="k">struct</span> <span class="n">clk_hw</span>	<span class="n">hw</span><span class="p">;</span>
	<span class="kt">void</span> <span class="n">__iomem</span>	<span class="o">*</span><span class="n">base</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">static</span> <span class="kt">unsigned</span> <span class="kt">long</span> <span class="nf">__clk_pllv2_recalc_rate</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">parent_rate</span><span class="p">,</span>
		<span class="n">u32</span> <span class="n">dp_ctl</span><span class="p">,</span> <span class="n">u32</span> <span class="n">dp_op</span><span class="p">,</span> <span class="n">u32</span> <span class="n">dp_mfd</span><span class="p">,</span> <span class="n">u32</span> <span class="n">dp_mfn</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">long</span> <span class="n">mfi</span><span class="p">,</span> <span class="n">mfn</span><span class="p">,</span> <span class="n">mfd</span><span class="p">,</span> <span class="n">pdf</span><span class="p">,</span> <span class="n">ref_clk</span><span class="p">,</span> <span class="n">mfn_abs</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">dbl</span><span class="p">;</span>
	<span class="n">s64</span> <span class="n">temp</span><span class="p">;</span>

	<span class="n">dbl</span> <span class="o">=</span> <span class="n">dp_ctl</span> <span class="o">&amp;</span> <span class="n">MXC_PLL_DP_CTL_DPDCK0_2_EN</span><span class="p">;</span>

	<span class="n">pdf</span> <span class="o">=</span> <span class="n">dp_op</span> <span class="o">&amp;</span> <span class="n">MXC_PLL_DP_OP_PDF_MASK</span><span class="p">;</span>
	<span class="n">mfi</span> <span class="o">=</span> <span class="p">(</span><span class="n">dp_op</span> <span class="o">&amp;</span> <span class="n">MXC_PLL_DP_OP_MFI_MASK</span><span class="p">)</span> <span class="o">&gt;&gt;</span> <span class="n">MXC_PLL_DP_OP_MFI_OFFSET</span><span class="p">;</span>
	<span class="n">mfi</span> <span class="o">=</span> <span class="p">(</span><span class="n">mfi</span> <span class="o">&lt;=</span> <span class="mi">5</span><span class="p">)</span> <span class="o">?</span> <span class="mi">5</span> <span class="o">:</span> <span class="n">mfi</span><span class="p">;</span>
	<span class="n">mfd</span> <span class="o">=</span> <span class="n">dp_mfd</span> <span class="o">&amp;</span> <span class="n">MXC_PLL_DP_MFD_MASK</span><span class="p">;</span>
	<span class="n">mfn</span> <span class="o">=</span> <span class="n">mfn_abs</span> <span class="o">=</span> <span class="n">dp_mfn</span> <span class="o">&amp;</span> <span class="n">MXC_PLL_DP_MFN_MASK</span><span class="p">;</span>
	<span class="cm">/* Sign extend to 32-bits */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">mfn</span> <span class="o">&gt;=</span> <span class="mh">0x04000000</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">mfn</span> <span class="o">|=</span> <span class="mh">0xFC000000</span><span class="p">;</span>
		<span class="n">mfn_abs</span> <span class="o">=</span> <span class="o">-</span><span class="n">mfn</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">ref_clk</span> <span class="o">=</span> <span class="mi">2</span> <span class="o">*</span> <span class="n">parent_rate</span><span class="p">;</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">dbl</span> <span class="o">!=</span> <span class="mi">0</span><span class="p">)</span>
		<span class="n">ref_clk</span> <span class="o">*=</span> <span class="mi">2</span><span class="p">;</span>

	<span class="n">ref_clk</span> <span class="o">/=</span> <span class="p">(</span><span class="n">pdf</span> <span class="o">+</span> <span class="mi">1</span><span class="p">);</span>
	<span class="n">temp</span> <span class="o">=</span> <span class="p">(</span><span class="n">u64</span><span class="p">)</span> <span class="n">ref_clk</span> <span class="o">*</span> <span class="n">mfn_abs</span><span class="p">;</span>
	<span class="n">do_div</span><span class="p">(</span><span class="n">temp</span><span class="p">,</span> <span class="n">mfd</span> <span class="o">+</span> <span class="mi">1</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">mfn</span> <span class="o">&lt;</span> <span class="mi">0</span><span class="p">)</span>
		<span class="n">temp</span> <span class="o">=</span> <span class="o">-</span><span class="n">temp</span><span class="p">;</span>
	<span class="n">temp</span> <span class="o">=</span> <span class="p">(</span><span class="n">ref_clk</span> <span class="o">*</span> <span class="n">mfi</span><span class="p">)</span> <span class="o">+</span> <span class="n">temp</span><span class="p">;</span>

	<span class="k">return</span> <span class="n">temp</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">unsigned</span> <span class="kt">long</span> <span class="nf">clk_pllv2_recalc_rate</span><span class="p">(</span><span class="k">struct</span> <span class="n">clk_hw</span> <span class="o">*</span><span class="n">hw</span><span class="p">,</span>
		<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">parent_rate</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u32</span> <span class="n">dp_op</span><span class="p">,</span> <span class="n">dp_mfd</span><span class="p">,</span> <span class="n">dp_mfn</span><span class="p">,</span> <span class="n">dp_ctl</span><span class="p">;</span>
	<span class="kt">void</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">pllbase</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">clk_pllv2</span> <span class="o">*</span><span class="n">pll</span> <span class="o">=</span> <span class="n">to_clk_pllv2</span><span class="p">(</span><span class="n">hw</span><span class="p">);</span>

	<span class="n">pllbase</span> <span class="o">=</span> <span class="n">pll</span><span class="o">-&gt;</span><span class="n">base</span><span class="p">;</span>

	<span class="n">dp_ctl</span> <span class="o">=</span> <span class="n">__raw_readl</span><span class="p">(</span><span class="n">pllbase</span> <span class="o">+</span> <span class="n">MXC_PLL_DP_CTL</span><span class="p">);</span>
	<span class="n">dp_op</span> <span class="o">=</span> <span class="n">__raw_readl</span><span class="p">(</span><span class="n">pllbase</span> <span class="o">+</span> <span class="n">MXC_PLL_DP_OP</span><span class="p">);</span>
	<span class="n">dp_mfd</span> <span class="o">=</span> <span class="n">__raw_readl</span><span class="p">(</span><span class="n">pllbase</span> <span class="o">+</span> <span class="n">MXC_PLL_DP_MFD</span><span class="p">);</span>
	<span class="n">dp_mfn</span> <span class="o">=</span> <span class="n">__raw_readl</span><span class="p">(</span><span class="n">pllbase</span> <span class="o">+</span> <span class="n">MXC_PLL_DP_MFN</span><span class="p">);</span>

	<span class="k">return</span> <span class="n">__clk_pllv2_recalc_rate</span><span class="p">(</span><span class="n">parent_rate</span><span class="p">,</span> <span class="n">dp_ctl</span><span class="p">,</span> <span class="n">dp_op</span><span class="p">,</span> <span class="n">dp_mfd</span><span class="p">,</span> <span class="n">dp_mfn</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">__clk_pllv2_set_rate</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">rate</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">parent_rate</span><span class="p">,</span>
		<span class="n">u32</span> <span class="o">*</span><span class="n">dp_op</span><span class="p">,</span> <span class="n">u32</span> <span class="o">*</span><span class="n">dp_mfd</span><span class="p">,</span> <span class="n">u32</span> <span class="o">*</span><span class="n">dp_mfn</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u32</span> <span class="n">reg</span><span class="p">;</span>
	<span class="kt">long</span> <span class="n">mfi</span><span class="p">,</span> <span class="n">pdf</span><span class="p">,</span> <span class="n">mfn</span><span class="p">,</span> <span class="n">mfd</span> <span class="o">=</span> <span class="mi">999999</span><span class="p">;</span>
	<span class="n">s64</span> <span class="n">temp64</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">quad_parent_rate</span><span class="p">;</span>

	<span class="n">quad_parent_rate</span> <span class="o">=</span> <span class="mi">4</span> <span class="o">*</span> <span class="n">parent_rate</span><span class="p">;</span>
	<span class="n">pdf</span> <span class="o">=</span> <span class="n">mfi</span> <span class="o">=</span> <span class="o">-</span><span class="mi">1</span><span class="p">;</span>
	<span class="k">while</span> <span class="p">(</span><span class="o">++</span><span class="n">pdf</span> <span class="o">&lt;</span> <span class="mi">16</span> <span class="o">&amp;&amp;</span> <span class="n">mfi</span> <span class="o">&lt;</span> <span class="mi">5</span><span class="p">)</span>
		<span class="n">mfi</span> <span class="o">=</span> <span class="n">rate</span> <span class="o">*</span> <span class="p">(</span><span class="n">pdf</span><span class="o">+</span><span class="mi">1</span><span class="p">)</span> <span class="o">/</span> <span class="n">quad_parent_rate</span><span class="p">;</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">mfi</span> <span class="o">&gt;</span> <span class="mi">15</span><span class="p">)</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>
	<span class="n">pdf</span><span class="o">--</span><span class="p">;</span>

	<span class="n">temp64</span> <span class="o">=</span> <span class="n">rate</span> <span class="o">*</span> <span class="p">(</span><span class="n">pdf</span> <span class="o">+</span> <span class="mi">1</span><span class="p">)</span> <span class="o">-</span> <span class="n">quad_parent_rate</span> <span class="o">*</span> <span class="n">mfi</span><span class="p">;</span>
	<span class="n">do_div</span><span class="p">(</span><span class="n">temp64</span><span class="p">,</span> <span class="n">quad_parent_rate</span> <span class="o">/</span> <span class="mi">1000000</span><span class="p">);</span>
	<span class="n">mfn</span> <span class="o">=</span> <span class="p">(</span><span class="kt">long</span><span class="p">)</span><span class="n">temp64</span><span class="p">;</span>

	<span class="n">reg</span> <span class="o">=</span> <span class="n">mfi</span> <span class="o">&lt;&lt;</span> <span class="mi">4</span> <span class="o">|</span> <span class="n">pdf</span><span class="p">;</span>

	<span class="o">*</span><span class="n">dp_op</span> <span class="o">=</span> <span class="n">reg</span><span class="p">;</span>
	<span class="o">*</span><span class="n">dp_mfd</span> <span class="o">=</span> <span class="n">mfd</span><span class="p">;</span>
	<span class="o">*</span><span class="n">dp_mfn</span> <span class="o">=</span> <span class="n">mfn</span><span class="p">;</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">clk_pllv2_set_rate</span><span class="p">(</span><span class="k">struct</span> <span class="n">clk_hw</span> <span class="o">*</span><span class="n">hw</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">rate</span><span class="p">,</span>
		<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">parent_rate</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">clk_pllv2</span> <span class="o">*</span><span class="n">pll</span> <span class="o">=</span> <span class="n">to_clk_pllv2</span><span class="p">(</span><span class="n">hw</span><span class="p">);</span>
	<span class="kt">void</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">pllbase</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">dp_ctl</span><span class="p">,</span> <span class="n">dp_op</span><span class="p">,</span> <span class="n">dp_mfd</span><span class="p">,</span> <span class="n">dp_mfn</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">ret</span><span class="p">;</span>

	<span class="n">pllbase</span> <span class="o">=</span> <span class="n">pll</span><span class="o">-&gt;</span><span class="n">base</span><span class="p">;</span>


	<span class="n">ret</span> <span class="o">=</span> <span class="n">__clk_pllv2_set_rate</span><span class="p">(</span><span class="n">rate</span><span class="p">,</span> <span class="n">parent_rate</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">dp_op</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">dp_mfd</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">dp_mfn</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">ret</span><span class="p">)</span>
		<span class="k">return</span> <span class="n">ret</span><span class="p">;</span>

	<span class="n">dp_ctl</span> <span class="o">=</span> <span class="n">__raw_readl</span><span class="p">(</span><span class="n">pllbase</span> <span class="o">+</span> <span class="n">MXC_PLL_DP_CTL</span><span class="p">);</span>
	<span class="cm">/* use dpdck0_2 */</span>
	<span class="n">__raw_writel</span><span class="p">(</span><span class="n">dp_ctl</span> <span class="o">|</span> <span class="mh">0x1000L</span><span class="p">,</span> <span class="n">pllbase</span> <span class="o">+</span> <span class="n">MXC_PLL_DP_CTL</span><span class="p">);</span>

	<span class="n">__raw_writel</span><span class="p">(</span><span class="n">dp_op</span><span class="p">,</span> <span class="n">pllbase</span> <span class="o">+</span> <span class="n">MXC_PLL_DP_OP</span><span class="p">);</span>
	<span class="n">__raw_writel</span><span class="p">(</span><span class="n">dp_mfd</span><span class="p">,</span> <span class="n">pllbase</span> <span class="o">+</span> <span class="n">MXC_PLL_DP_MFD</span><span class="p">);</span>
	<span class="n">__raw_writel</span><span class="p">(</span><span class="n">dp_mfn</span><span class="p">,</span> <span class="n">pllbase</span> <span class="o">+</span> <span class="n">MXC_PLL_DP_MFN</span><span class="p">);</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">long</span> <span class="nf">clk_pllv2_round_rate</span><span class="p">(</span><span class="k">struct</span> <span class="n">clk_hw</span> <span class="o">*</span><span class="n">hw</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">rate</span><span class="p">,</span>
		<span class="kt">unsigned</span> <span class="kt">long</span> <span class="o">*</span><span class="n">prate</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u32</span> <span class="n">dp_op</span><span class="p">,</span> <span class="n">dp_mfd</span><span class="p">,</span> <span class="n">dp_mfn</span><span class="p">;</span>

	<span class="n">__clk_pllv2_set_rate</span><span class="p">(</span><span class="n">rate</span><span class="p">,</span> <span class="o">*</span><span class="n">prate</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">dp_op</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">dp_mfd</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">dp_mfn</span><span class="p">);</span>
	<span class="k">return</span> <span class="n">__clk_pllv2_recalc_rate</span><span class="p">(</span><span class="o">*</span><span class="n">prate</span><span class="p">,</span> <span class="n">MXC_PLL_DP_CTL_DPDCK0_2_EN</span><span class="p">,</span>
			<span class="n">dp_op</span><span class="p">,</span> <span class="n">dp_mfd</span><span class="p">,</span> <span class="n">dp_mfn</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">clk_pllv2_prepare</span><span class="p">(</span><span class="k">struct</span> <span class="n">clk_hw</span> <span class="o">*</span><span class="n">hw</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">clk_pllv2</span> <span class="o">*</span><span class="n">pll</span> <span class="o">=</span> <span class="n">to_clk_pllv2</span><span class="p">(</span><span class="n">hw</span><span class="p">);</span>
	<span class="n">u32</span> <span class="n">reg</span><span class="p">;</span>
	<span class="kt">void</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">pllbase</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>

	<span class="n">pllbase</span> <span class="o">=</span> <span class="n">pll</span><span class="o">-&gt;</span><span class="n">base</span><span class="p">;</span>
	<span class="n">reg</span> <span class="o">=</span> <span class="n">__raw_readl</span><span class="p">(</span><span class="n">pllbase</span> <span class="o">+</span> <span class="n">MXC_PLL_DP_CTL</span><span class="p">)</span> <span class="o">|</span> <span class="n">MXC_PLL_DP_CTL_UPEN</span><span class="p">;</span>
	<span class="n">__raw_writel</span><span class="p">(</span><span class="n">reg</span><span class="p">,</span> <span class="n">pllbase</span> <span class="o">+</span> <span class="n">MXC_PLL_DP_CTL</span><span class="p">);</span>

	<span class="cm">/* Wait for lock */</span>
	<span class="k">do</span> <span class="p">{</span>
		<span class="n">reg</span> <span class="o">=</span> <span class="n">__raw_readl</span><span class="p">(</span><span class="n">pllbase</span> <span class="o">+</span> <span class="n">MXC_PLL_DP_CTL</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">reg</span> <span class="o">&amp;</span> <span class="n">MXC_PLL_DP_CTL_LRF</span><span class="p">)</span>
			<span class="k">break</span><span class="p">;</span>

		<span class="n">udelay</span><span class="p">(</span><span class="mi">1</span><span class="p">);</span>
	<span class="p">}</span> <span class="k">while</span> <span class="p">(</span><span class="o">++</span><span class="n">i</span> <span class="o">&lt;</span> <span class="n">MAX_DPLL_WAIT_TRIES</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">i</span> <span class="o">==</span> <span class="n">MAX_DPLL_WAIT_TRIES</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">pr_err</span><span class="p">(</span><span class="s">&quot;MX5: pll locking failed</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">clk_pllv2_unprepare</span><span class="p">(</span><span class="k">struct</span> <span class="n">clk_hw</span> <span class="o">*</span><span class="n">hw</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">clk_pllv2</span> <span class="o">*</span><span class="n">pll</span> <span class="o">=</span> <span class="n">to_clk_pllv2</span><span class="p">(</span><span class="n">hw</span><span class="p">);</span>
	<span class="n">u32</span> <span class="n">reg</span><span class="p">;</span>
	<span class="kt">void</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">pllbase</span><span class="p">;</span>

	<span class="n">pllbase</span> <span class="o">=</span> <span class="n">pll</span><span class="o">-&gt;</span><span class="n">base</span><span class="p">;</span>
	<span class="n">reg</span> <span class="o">=</span> <span class="n">__raw_readl</span><span class="p">(</span><span class="n">pllbase</span> <span class="o">+</span> <span class="n">MXC_PLL_DP_CTL</span><span class="p">)</span> <span class="o">&amp;</span> <span class="o">~</span><span class="n">MXC_PLL_DP_CTL_UPEN</span><span class="p">;</span>
	<span class="n">__raw_writel</span><span class="p">(</span><span class="n">reg</span><span class="p">,</span> <span class="n">pllbase</span> <span class="o">+</span> <span class="n">MXC_PLL_DP_CTL</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">struct</span> <span class="n">clk_ops</span> <span class="n">clk_pllv2_ops</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">prepare</span> <span class="o">=</span> <span class="n">clk_pllv2_prepare</span><span class="p">,</span>
	<span class="p">.</span><span class="n">unprepare</span> <span class="o">=</span> <span class="n">clk_pllv2_unprepare</span><span class="p">,</span>
	<span class="p">.</span><span class="n">recalc_rate</span> <span class="o">=</span> <span class="n">clk_pllv2_recalc_rate</span><span class="p">,</span>
	<span class="p">.</span><span class="n">round_rate</span> <span class="o">=</span> <span class="n">clk_pllv2_round_rate</span><span class="p">,</span>
	<span class="p">.</span><span class="n">set_rate</span> <span class="o">=</span> <span class="n">clk_pllv2_set_rate</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">struct</span> <span class="n">clk</span> <span class="o">*</span><span class="nf">imx_clk_pllv2</span><span class="p">(</span><span class="k">const</span> <span class="kt">char</span> <span class="o">*</span><span class="n">name</span><span class="p">,</span> <span class="k">const</span> <span class="kt">char</span> <span class="o">*</span><span class="n">parent</span><span class="p">,</span>
		<span class="kt">void</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">base</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">clk_pllv2</span> <span class="o">*</span><span class="n">pll</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">clk</span> <span class="o">*</span><span class="n">clk</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">clk_init_data</span> <span class="n">init</span><span class="p">;</span>

	<span class="n">pll</span> <span class="o">=</span> <span class="n">kzalloc</span><span class="p">(</span><span class="k">sizeof</span><span class="p">(</span><span class="o">*</span><span class="n">pll</span><span class="p">),</span> <span class="n">GFP_KERNEL</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">pll</span><span class="p">)</span>
		<span class="k">return</span> <span class="n">ERR_PTR</span><span class="p">(</span><span class="o">-</span><span class="n">ENOMEM</span><span class="p">);</span>

	<span class="n">pll</span><span class="o">-&gt;</span><span class="n">base</span> <span class="o">=</span> <span class="n">base</span><span class="p">;</span>

	<span class="n">init</span><span class="p">.</span><span class="n">name</span> <span class="o">=</span> <span class="n">name</span><span class="p">;</span>
	<span class="n">init</span><span class="p">.</span><span class="n">ops</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">clk_pllv2_ops</span><span class="p">;</span>
	<span class="n">init</span><span class="p">.</span><span class="n">flags</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="n">init</span><span class="p">.</span><span class="n">parent_names</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">parent</span><span class="p">;</span>
	<span class="n">init</span><span class="p">.</span><span class="n">num_parents</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>

	<span class="n">pll</span><span class="o">-&gt;</span><span class="n">hw</span><span class="p">.</span><span class="n">init</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">init</span><span class="p">;</span>

	<span class="n">clk</span> <span class="o">=</span> <span class="n">clk_register</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">pll</span><span class="o">-&gt;</span><span class="n">hw</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">IS_ERR</span><span class="p">(</span><span class="n">clk</span><span class="p">))</span>
		<span class="n">kfree</span><span class="p">(</span><span class="n">pll</span><span class="p">);</span>

	<span class="k">return</span> <span class="n">clk</span><span class="p">;</span>
<span class="p">}</span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:3}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../javascript/docco.min.js"></script>
</html>
