

================================================================
== Vitis HLS Report for 'matmul_hls_Pipeline_VITIS_LOOP_35_1_VITIS_LOOP_36_2'
================================================================
* Date:           Mon Sep 15 23:20:10 2025

* Version:        2024.1 (Build 5069499 on May 21 2024)
* Project:        matmul_hls
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.666 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+-----------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   |                    Pipeline                   |
    |   min   |   max   |    min   |    max   |  min  |  max  |                      Type                     |
    +---------+---------+----------+----------+-------+-------+-----------------------------------------------+
    |    16387|    16387|  0.164 ms|  0.164 ms|  16385|  16385|  loop auto-rewind stp(delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-------+-------+-----------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                                   |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |             Loop Name             |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +-----------------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- VITIS_LOOP_35_1_VITIS_LOOP_36_2  |    16385|    16385|         3|          1|          1|  16384|       yes|
        +-----------------------------------+---------+---------+----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    109|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       0|     63|    -|
|Register         |        -|    -|     108|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     108|    172|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |add_ln35_1_fu_452_p2              |         +|   0|  0|  20|          15|           1|
    |add_ln35_fu_512_p2                |         +|   0|  0|  15|           8|           1|
    |add_ln36_fu_498_p2                |         +|   0|  0|  15|           8|           1|
    |ap_block_pp0_stage0_11001         |       and|   0|  0|   2|           1|           1|
    |ap_block_state1_pp0_stage0_iter0  |       and|   0|  0|   2|           1|           1|
    |icmp_ln35_fu_446_p2               |      icmp|   0|  0|  23|          15|          16|
    |icmp_ln36_fu_470_p2               |      icmp|   0|  0|  14|           8|           9|
    |select_ln35_1_fu_518_p3           |    select|   0|  0|   8|           1|           8|
    |select_ln35_fu_476_p3             |    select|   0|  0|   8|           1|           1|
    |ap_enable_pp0                     |       xor|   0|  0|   2|           1|           2|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0| 109|          59|          41|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------------+----+-----------+-----+-----------+
    |                 Name                 | LUT| Input Size| Bits| Total Bits|
    +--------------------------------------+----+-----------+-----+-----------+
    |ap_done_int                           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1               |   9|          2|    1|          2|
    |ap_sig_allocacmp_indvar_flatten_load  |   9|          2|   15|         30|
    |i_fu_136                              |   9|          2|    8|         16|
    |indvar_flatten_fu_140                 |   9|          2|   15|         30|
    |j_fu_132                              |   9|          2|    8|         16|
    |stream_in_TDATA_blk_n                 |   9|          2|    1|          2|
    +--------------------------------------+----+-----------+-----+-----------+
    |Total                                 |  63|         14|   49|         98|
    +--------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                         |   1|   0|    1|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |i_fu_136                          |   8|   0|    8|          0|
    |icmp_ln36_reg_606                 |   1|   0|    1|          0|
    |indvar_flatten_fu_140             |  15|   0|   15|          0|
    |j_fu_132                          |   8|   0|    8|          0|
    |p_s_reg_586                       |  32|   0|   32|          0|
    |p_s_reg_586_pp0_iter1_reg         |  32|   0|   32|          0|
    |trunc_ln36_1_reg_611              |   3|   0|    3|          0|
    |trunc_ln_reg_616                  |   4|   0|    4|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 108|   0|  108|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------+-----+-----+------------+-----------------------------------------------------+--------------+
|     RTL Ports    | Dir | Bits|  Protocol  |                    Source Object                    |    C Type    |
+------------------+-----+-----+------------+-----------------------------------------------------+--------------+
|ap_clk            |   in|    1|  ap_ctrl_hs|  matmul_hls_Pipeline_VITIS_LOOP_35_1_VITIS_LOOP_36_2|  return value|
|ap_rst            |   in|    1|  ap_ctrl_hs|  matmul_hls_Pipeline_VITIS_LOOP_35_1_VITIS_LOOP_36_2|  return value|
|ap_start          |   in|    1|  ap_ctrl_hs|  matmul_hls_Pipeline_VITIS_LOOP_35_1_VITIS_LOOP_36_2|  return value|
|ap_done           |  out|    1|  ap_ctrl_hs|  matmul_hls_Pipeline_VITIS_LOOP_35_1_VITIS_LOOP_36_2|  return value|
|ap_idle           |  out|    1|  ap_ctrl_hs|  matmul_hls_Pipeline_VITIS_LOOP_35_1_VITIS_LOOP_36_2|  return value|
|ap_ready          |  out|    1|  ap_ctrl_hs|  matmul_hls_Pipeline_VITIS_LOOP_35_1_VITIS_LOOP_36_2|  return value|
|stream_in_TVALID  |   in|    1|        axis|                                   stream_in_V_data_V|       pointer|
|stream_in_TDATA   |   in|   32|        axis|                                   stream_in_V_data_V|       pointer|
|A_address1        |  out|   10|   ap_memory|                                                    A|         array|
|A_ce1             |  out|    1|   ap_memory|                                                    A|         array|
|A_we1             |  out|    1|   ap_memory|                                                    A|         array|
|A_d1              |  out|   32|   ap_memory|                                                    A|         array|
|A_1_address1      |  out|   10|   ap_memory|                                                  A_1|         array|
|A_1_ce1           |  out|    1|   ap_memory|                                                  A_1|         array|
|A_1_we1           |  out|    1|   ap_memory|                                                  A_1|         array|
|A_1_d1            |  out|   32|   ap_memory|                                                  A_1|         array|
|A_2_address1      |  out|   10|   ap_memory|                                                  A_2|         array|
|A_2_ce1           |  out|    1|   ap_memory|                                                  A_2|         array|
|A_2_we1           |  out|    1|   ap_memory|                                                  A_2|         array|
|A_2_d1            |  out|   32|   ap_memory|                                                  A_2|         array|
|A_3_address1      |  out|   10|   ap_memory|                                                  A_3|         array|
|A_3_ce1           |  out|    1|   ap_memory|                                                  A_3|         array|
|A_3_we1           |  out|    1|   ap_memory|                                                  A_3|         array|
|A_3_d1            |  out|   32|   ap_memory|                                                  A_3|         array|
|A_4_address1      |  out|   10|   ap_memory|                                                  A_4|         array|
|A_4_ce1           |  out|    1|   ap_memory|                                                  A_4|         array|
|A_4_we1           |  out|    1|   ap_memory|                                                  A_4|         array|
|A_4_d1            |  out|   32|   ap_memory|                                                  A_4|         array|
|A_5_address1      |  out|   10|   ap_memory|                                                  A_5|         array|
|A_5_ce1           |  out|    1|   ap_memory|                                                  A_5|         array|
|A_5_we1           |  out|    1|   ap_memory|                                                  A_5|         array|
|A_5_d1            |  out|   32|   ap_memory|                                                  A_5|         array|
|A_6_address1      |  out|   10|   ap_memory|                                                  A_6|         array|
|A_6_ce1           |  out|    1|   ap_memory|                                                  A_6|         array|
|A_6_we1           |  out|    1|   ap_memory|                                                  A_6|         array|
|A_6_d1            |  out|   32|   ap_memory|                                                  A_6|         array|
|A_7_address1      |  out|   10|   ap_memory|                                                  A_7|         array|
|A_7_ce1           |  out|    1|   ap_memory|                                                  A_7|         array|
|A_7_we1           |  out|    1|   ap_memory|                                                  A_7|         array|
|A_7_d1            |  out|   32|   ap_memory|                                                  A_7|         array|
|A_8_address1      |  out|   10|   ap_memory|                                                  A_8|         array|
|A_8_ce1           |  out|    1|   ap_memory|                                                  A_8|         array|
|A_8_we1           |  out|    1|   ap_memory|                                                  A_8|         array|
|A_8_d1            |  out|   32|   ap_memory|                                                  A_8|         array|
|A_9_address1      |  out|   10|   ap_memory|                                                  A_9|         array|
|A_9_ce1           |  out|    1|   ap_memory|                                                  A_9|         array|
|A_9_we1           |  out|    1|   ap_memory|                                                  A_9|         array|
|A_9_d1            |  out|   32|   ap_memory|                                                  A_9|         array|
|A_10_address1     |  out|   10|   ap_memory|                                                 A_10|         array|
|A_10_ce1          |  out|    1|   ap_memory|                                                 A_10|         array|
|A_10_we1          |  out|    1|   ap_memory|                                                 A_10|         array|
|A_10_d1           |  out|   32|   ap_memory|                                                 A_10|         array|
|A_11_address1     |  out|   10|   ap_memory|                                                 A_11|         array|
|A_11_ce1          |  out|    1|   ap_memory|                                                 A_11|         array|
|A_11_we1          |  out|    1|   ap_memory|                                                 A_11|         array|
|A_11_d1           |  out|   32|   ap_memory|                                                 A_11|         array|
|A_12_address1     |  out|   10|   ap_memory|                                                 A_12|         array|
|A_12_ce1          |  out|    1|   ap_memory|                                                 A_12|         array|
|A_12_we1          |  out|    1|   ap_memory|                                                 A_12|         array|
|A_12_d1           |  out|   32|   ap_memory|                                                 A_12|         array|
|A_13_address1     |  out|   10|   ap_memory|                                                 A_13|         array|
|A_13_ce1          |  out|    1|   ap_memory|                                                 A_13|         array|
|A_13_we1          |  out|    1|   ap_memory|                                                 A_13|         array|
|A_13_d1           |  out|   32|   ap_memory|                                                 A_13|         array|
|A_14_address1     |  out|   10|   ap_memory|                                                 A_14|         array|
|A_14_ce1          |  out|    1|   ap_memory|                                                 A_14|         array|
|A_14_we1          |  out|    1|   ap_memory|                                                 A_14|         array|
|A_14_d1           |  out|   32|   ap_memory|                                                 A_14|         array|
|A_15_address1     |  out|   10|   ap_memory|                                                 A_15|         array|
|A_15_ce1          |  out|    1|   ap_memory|                                                 A_15|         array|
|A_15_we1          |  out|    1|   ap_memory|                                                 A_15|         array|
|A_15_d1           |  out|   32|   ap_memory|                                                 A_15|         array|
|stream_in_TREADY  |  out|    1|        axis|                                   stream_in_V_last_V|       pointer|
|stream_in_TLAST   |   in|    1|        axis|                                   stream_in_V_last_V|       pointer|
|stream_in_TKEEP   |   in|    4|        axis|                                   stream_in_V_keep_V|       pointer|
|stream_in_TSTRB   |   in|    4|        axis|                                   stream_in_V_strb_V|       pointer|
+------------------+-----+-----+------------+-----------------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 5.12>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%j = alloca i32 1" [../matmul_hls.cpp:36]   --->   Operation 6 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [../matmul_hls.cpp:35]   --->   Operation 7 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 8 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specaxissidechannel_ln0 = specaxissidechannel void @_ssdm_op_SpecAXISSideChannel, i32 %stream_in_V_data_V, i4 %stream_in_V_keep_V, i4 %stream_in_V_strb_V, i1 0, i1 %stream_in_V_last_V, i1 0, i1 0, void @empty_0"   --->   Operation 9 'specaxissidechannel' 'specaxissidechannel_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %A, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 10 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %A_1, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 11 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %A_2, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 12 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %A_3, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 13 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %A_4, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 14 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %A_5, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 15 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %A_6, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 16 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %A_7, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 17 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %A_8, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 18 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %A_9, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 19 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %A_10, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 20 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %A_11, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 21 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %A_12, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 22 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %A_13, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 23 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %A_14, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 24 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %A_15, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 25 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %stream_in_V_last_V, void @empty_1, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0"   --->   Operation 26 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i4 %stream_in_V_strb_V, void @empty_1, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0"   --->   Operation 27 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i4 %stream_in_V_keep_V, void @empty_1, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0"   --->   Operation 28 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %stream_in_V_data_V, void @empty_1, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0"   --->   Operation 29 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (1.58ns)   --->   "%store_ln0 = store i15 0, i15 %indvar_flatten"   --->   Operation 30 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 31 [1/1] (1.58ns)   --->   "%store_ln35 = store i8 0, i8 %i" [../matmul_hls.cpp:35]   --->   Operation 31 'store' 'store_ln35' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 32 [1/1] (1.58ns)   --->   "%store_ln36 = store i8 0, i8 %j" [../matmul_hls.cpp:36]   --->   Operation 32 'store' 'store_ln36' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%br_ln35 = br void %for.inc" [../matmul_hls.cpp:35]   --->   Operation 33 'br' 'br_ln35' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i15 %indvar_flatten" [../matmul_hls.cpp:35]   --->   Operation 34 'load' 'indvar_flatten_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (1.94ns)   --->   "%icmp_ln35 = icmp_eq  i15 %indvar_flatten_load, i15 16384" [../matmul_hls.cpp:35]   --->   Operation 35 'icmp' 'icmp_ln35' <Predicate = true> <Delay = 1.94> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 36 [1/1] (1.94ns)   --->   "%add_ln35_1 = add i15 %indvar_flatten_load, i15 1" [../matmul_hls.cpp:35]   --->   Operation 36 'add' 'add_ln35_1' <Predicate = true> <Delay = 1.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%br_ln35 = br i1 %icmp_ln35, void %for.inc7, void %for.inc28.preheader.exitStub" [../matmul_hls.cpp:35]   --->   Operation 37 'br' 'br_ln35' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.51ns)   --->   "%empty = read i41 @_ssdm_op_Read.axis.volatile.i32P0A.i4P0A.i4P0A.i1P0A, i32 %stream_in_V_data_V, i4 %stream_in_V_keep_V, i4 %stream_in_V_strb_V, i1 %stream_in_V_last_V" [../matmul_hls.cpp:38]   --->   Operation 38 'read' 'empty' <Predicate = (!icmp_ln35)> <Delay = 0.51> <CoreInst = "regslice">   --->   Core 136 'regslice' <Latency = 0> <II = 1> <Delay = 1.86> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%p_s = extractvalue i41 %empty" [../matmul_hls.cpp:38]   --->   Operation 39 'extractvalue' 'p_s' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (1.58ns)   --->   "%store_ln35 = store i15 %add_ln35_1, i15 %indvar_flatten" [../matmul_hls.cpp:35]   --->   Operation 40 'store' 'store_ln35' <Predicate = (!icmp_ln35)> <Delay = 1.58>

State 2 <SV = 1> <Delay = 6.66>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%j_load = load i8 %j" [../matmul_hls.cpp:36]   --->   Operation 41 'load' 'j_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (1.91ns)   --->   "%icmp_ln36 = icmp_eq  i8 %j_load, i8 128" [../matmul_hls.cpp:36]   --->   Operation 42 'icmp' 'icmp_ln36' <Predicate = true> <Delay = 1.91> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 43 [1/1] (1.24ns)   --->   "%select_ln35 = select i1 %icmp_ln36, i8 0, i8 %j_load" [../matmul_hls.cpp:35]   --->   Operation 43 'select' 'select_ln35' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%trunc_ln36_1 = trunc i8 %select_ln35" [../matmul_hls.cpp:36]   --->   Operation 44 'trunc' 'trunc_ln36_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i4 @_ssdm_op_PartSelect.i4.i8.i32.i32, i8 %select_ln35, i32 3, i32 6" [../matmul_hls.cpp:38]   --->   Operation 45 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (1.88ns)   --->   "%switch_ln38 = switch i4 %trunc_ln, void %arrayidx66.case.15, i4 0, void %arrayidx66.case.0, i4 1, void %arrayidx66.case.1, i4 2, void %arrayidx66.case.2, i4 3, void %arrayidx66.case.3, i4 4, void %arrayidx66.case.4, i4 5, void %arrayidx66.case.5, i4 6, void %arrayidx66.case.6, i4 7, void %arrayidx66.case.7, i4 8, void %arrayidx66.case.8, i4 9, void %arrayidx66.case.9, i4 10, void %arrayidx66.case.10, i4 11, void %arrayidx66.case.11, i4 12, void %arrayidx66.case.12, i4 13, void %arrayidx66.case.13, i4 14, void %arrayidx66.case.14" [../matmul_hls.cpp:38]   --->   Operation 46 'switch' 'switch_ln38' <Predicate = true> <Delay = 1.88>
ST_2 : Operation 47 [1/1] (1.91ns)   --->   "%add_ln36 = add i8 %select_ln35, i8 1" [../matmul_hls.cpp:36]   --->   Operation 47 'add' 'add_ln36' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 48 [1/1] (1.58ns)   --->   "%store_ln36 = store i8 %add_ln36, i8 %j" [../matmul_hls.cpp:36]   --->   Operation 48 'store' 'store_ln36' <Predicate = true> <Delay = 1.58>
ST_2 : Operation 108 [1/1] (1.58ns)   --->   "%ret_ln0 = ret"   --->   Operation 108 'ret' 'ret_ln0' <Predicate = (icmp_ln35)> <Delay = 1.58>

State 3 <SV = 2> <Delay = 6.41>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "%i_load = load i8 %i" [../matmul_hls.cpp:35]   --->   Operation 49 'load' 'i_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 50 [1/1] (1.91ns)   --->   "%add_ln35 = add i8 %i_load, i8 1" [../matmul_hls.cpp:35]   --->   Operation 50 'add' 'add_ln35' <Predicate = (icmp_ln36)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_35_1_VITIS_LOOP_36_2_str"   --->   Operation 51 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 16384, i64 16384, i64 16384"   --->   Operation 52 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 53 [1/1] (1.24ns)   --->   "%select_ln35_1 = select i1 %icmp_ln36, i8 %add_ln35, i8 %i_load" [../matmul_hls.cpp:35]   --->   Operation 53 'select' 'select_ln35_1' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 54 [1/1] (0.00ns)   --->   "%trunc_ln36 = trunc i8 %select_ln35_1" [../matmul_hls.cpp:36]   --->   Operation 54 'trunc' 'trunc_ln36' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 55 [1/1] (0.00ns)   --->   "%specpipeline_ln37 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_3" [../matmul_hls.cpp:37]   --->   Operation 55 'specpipeline' 'specpipeline_ln37' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 56 [1/1] (0.00ns)   --->   "%tmp = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i7.i3, i7 %trunc_ln36, i3 %trunc_ln36_1" [../matmul_hls.cpp:38]   --->   Operation 56 'bitconcatenate' 'tmp' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 57 [1/1] (0.00ns)   --->   "%zext_ln38 = zext i10 %tmp" [../matmul_hls.cpp:38]   --->   Operation 57 'zext' 'zext_ln38' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 58 [1/1] (0.00ns)   --->   "%A_addr = getelementptr i32 %A, i64 0, i64 %zext_ln38" [../matmul_hls.cpp:38]   --->   Operation 58 'getelementptr' 'A_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 59 [1/1] (0.00ns)   --->   "%A_1_addr = getelementptr i32 %A_1, i64 0, i64 %zext_ln38" [../matmul_hls.cpp:38]   --->   Operation 59 'getelementptr' 'A_1_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 60 [1/1] (0.00ns)   --->   "%A_2_addr = getelementptr i32 %A_2, i64 0, i64 %zext_ln38" [../matmul_hls.cpp:38]   --->   Operation 60 'getelementptr' 'A_2_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 61 [1/1] (0.00ns)   --->   "%A_3_addr = getelementptr i32 %A_3, i64 0, i64 %zext_ln38" [../matmul_hls.cpp:38]   --->   Operation 61 'getelementptr' 'A_3_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 62 [1/1] (0.00ns)   --->   "%A_4_addr = getelementptr i32 %A_4, i64 0, i64 %zext_ln38" [../matmul_hls.cpp:38]   --->   Operation 62 'getelementptr' 'A_4_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 63 [1/1] (0.00ns)   --->   "%A_5_addr = getelementptr i32 %A_5, i64 0, i64 %zext_ln38" [../matmul_hls.cpp:38]   --->   Operation 63 'getelementptr' 'A_5_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 64 [1/1] (0.00ns)   --->   "%A_6_addr = getelementptr i32 %A_6, i64 0, i64 %zext_ln38" [../matmul_hls.cpp:38]   --->   Operation 64 'getelementptr' 'A_6_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 65 [1/1] (0.00ns)   --->   "%A_7_addr = getelementptr i32 %A_7, i64 0, i64 %zext_ln38" [../matmul_hls.cpp:38]   --->   Operation 65 'getelementptr' 'A_7_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 66 [1/1] (0.00ns)   --->   "%A_8_addr = getelementptr i32 %A_8, i64 0, i64 %zext_ln38" [../matmul_hls.cpp:38]   --->   Operation 66 'getelementptr' 'A_8_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 67 [1/1] (0.00ns)   --->   "%A_9_addr = getelementptr i32 %A_9, i64 0, i64 %zext_ln38" [../matmul_hls.cpp:38]   --->   Operation 67 'getelementptr' 'A_9_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 68 [1/1] (0.00ns)   --->   "%A_10_addr = getelementptr i32 %A_10, i64 0, i64 %zext_ln38" [../matmul_hls.cpp:38]   --->   Operation 68 'getelementptr' 'A_10_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 69 [1/1] (0.00ns)   --->   "%A_11_addr = getelementptr i32 %A_11, i64 0, i64 %zext_ln38" [../matmul_hls.cpp:38]   --->   Operation 69 'getelementptr' 'A_11_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 70 [1/1] (0.00ns)   --->   "%A_12_addr = getelementptr i32 %A_12, i64 0, i64 %zext_ln38" [../matmul_hls.cpp:38]   --->   Operation 70 'getelementptr' 'A_12_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 71 [1/1] (0.00ns)   --->   "%A_13_addr = getelementptr i32 %A_13, i64 0, i64 %zext_ln38" [../matmul_hls.cpp:38]   --->   Operation 71 'getelementptr' 'A_13_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 72 [1/1] (0.00ns)   --->   "%A_14_addr = getelementptr i32 %A_14, i64 0, i64 %zext_ln38" [../matmul_hls.cpp:38]   --->   Operation 72 'getelementptr' 'A_14_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 73 [1/1] (0.00ns)   --->   "%A_15_addr = getelementptr i32 %A_15, i64 0, i64 %zext_ln38" [../matmul_hls.cpp:38]   --->   Operation 73 'getelementptr' 'A_15_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 74 [1/1] (3.25ns)   --->   "%store_ln38 = store i32 %p_s, i10 %A_14_addr" [../matmul_hls.cpp:38]   --->   Operation 74 'store' 'store_ln38' <Predicate = (trunc_ln == 14)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_3 : Operation 75 [1/1] (0.00ns)   --->   "%br_ln38 = br void %arrayidx66.exit" [../matmul_hls.cpp:38]   --->   Operation 75 'br' 'br_ln38' <Predicate = (trunc_ln == 14)> <Delay = 0.00>
ST_3 : Operation 76 [1/1] (3.25ns)   --->   "%store_ln38 = store i32 %p_s, i10 %A_13_addr" [../matmul_hls.cpp:38]   --->   Operation 76 'store' 'store_ln38' <Predicate = (trunc_ln == 13)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_3 : Operation 77 [1/1] (0.00ns)   --->   "%br_ln38 = br void %arrayidx66.exit" [../matmul_hls.cpp:38]   --->   Operation 77 'br' 'br_ln38' <Predicate = (trunc_ln == 13)> <Delay = 0.00>
ST_3 : Operation 78 [1/1] (3.25ns)   --->   "%store_ln38 = store i32 %p_s, i10 %A_12_addr" [../matmul_hls.cpp:38]   --->   Operation 78 'store' 'store_ln38' <Predicate = (trunc_ln == 12)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_3 : Operation 79 [1/1] (0.00ns)   --->   "%br_ln38 = br void %arrayidx66.exit" [../matmul_hls.cpp:38]   --->   Operation 79 'br' 'br_ln38' <Predicate = (trunc_ln == 12)> <Delay = 0.00>
ST_3 : Operation 80 [1/1] (3.25ns)   --->   "%store_ln38 = store i32 %p_s, i10 %A_11_addr" [../matmul_hls.cpp:38]   --->   Operation 80 'store' 'store_ln38' <Predicate = (trunc_ln == 11)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_3 : Operation 81 [1/1] (0.00ns)   --->   "%br_ln38 = br void %arrayidx66.exit" [../matmul_hls.cpp:38]   --->   Operation 81 'br' 'br_ln38' <Predicate = (trunc_ln == 11)> <Delay = 0.00>
ST_3 : Operation 82 [1/1] (3.25ns)   --->   "%store_ln38 = store i32 %p_s, i10 %A_10_addr" [../matmul_hls.cpp:38]   --->   Operation 82 'store' 'store_ln38' <Predicate = (trunc_ln == 10)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_3 : Operation 83 [1/1] (0.00ns)   --->   "%br_ln38 = br void %arrayidx66.exit" [../matmul_hls.cpp:38]   --->   Operation 83 'br' 'br_ln38' <Predicate = (trunc_ln == 10)> <Delay = 0.00>
ST_3 : Operation 84 [1/1] (3.25ns)   --->   "%store_ln38 = store i32 %p_s, i10 %A_9_addr" [../matmul_hls.cpp:38]   --->   Operation 84 'store' 'store_ln38' <Predicate = (trunc_ln == 9)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_3 : Operation 85 [1/1] (0.00ns)   --->   "%br_ln38 = br void %arrayidx66.exit" [../matmul_hls.cpp:38]   --->   Operation 85 'br' 'br_ln38' <Predicate = (trunc_ln == 9)> <Delay = 0.00>
ST_3 : Operation 86 [1/1] (3.25ns)   --->   "%store_ln38 = store i32 %p_s, i10 %A_8_addr" [../matmul_hls.cpp:38]   --->   Operation 86 'store' 'store_ln38' <Predicate = (trunc_ln == 8)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_3 : Operation 87 [1/1] (0.00ns)   --->   "%br_ln38 = br void %arrayidx66.exit" [../matmul_hls.cpp:38]   --->   Operation 87 'br' 'br_ln38' <Predicate = (trunc_ln == 8)> <Delay = 0.00>
ST_3 : Operation 88 [1/1] (3.25ns)   --->   "%store_ln38 = store i32 %p_s, i10 %A_7_addr" [../matmul_hls.cpp:38]   --->   Operation 88 'store' 'store_ln38' <Predicate = (trunc_ln == 7)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_3 : Operation 89 [1/1] (0.00ns)   --->   "%br_ln38 = br void %arrayidx66.exit" [../matmul_hls.cpp:38]   --->   Operation 89 'br' 'br_ln38' <Predicate = (trunc_ln == 7)> <Delay = 0.00>
ST_3 : Operation 90 [1/1] (3.25ns)   --->   "%store_ln38 = store i32 %p_s, i10 %A_6_addr" [../matmul_hls.cpp:38]   --->   Operation 90 'store' 'store_ln38' <Predicate = (trunc_ln == 6)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_3 : Operation 91 [1/1] (0.00ns)   --->   "%br_ln38 = br void %arrayidx66.exit" [../matmul_hls.cpp:38]   --->   Operation 91 'br' 'br_ln38' <Predicate = (trunc_ln == 6)> <Delay = 0.00>
ST_3 : Operation 92 [1/1] (3.25ns)   --->   "%store_ln38 = store i32 %p_s, i10 %A_5_addr" [../matmul_hls.cpp:38]   --->   Operation 92 'store' 'store_ln38' <Predicate = (trunc_ln == 5)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_3 : Operation 93 [1/1] (0.00ns)   --->   "%br_ln38 = br void %arrayidx66.exit" [../matmul_hls.cpp:38]   --->   Operation 93 'br' 'br_ln38' <Predicate = (trunc_ln == 5)> <Delay = 0.00>
ST_3 : Operation 94 [1/1] (3.25ns)   --->   "%store_ln38 = store i32 %p_s, i10 %A_4_addr" [../matmul_hls.cpp:38]   --->   Operation 94 'store' 'store_ln38' <Predicate = (trunc_ln == 4)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_3 : Operation 95 [1/1] (0.00ns)   --->   "%br_ln38 = br void %arrayidx66.exit" [../matmul_hls.cpp:38]   --->   Operation 95 'br' 'br_ln38' <Predicate = (trunc_ln == 4)> <Delay = 0.00>
ST_3 : Operation 96 [1/1] (3.25ns)   --->   "%store_ln38 = store i32 %p_s, i10 %A_3_addr" [../matmul_hls.cpp:38]   --->   Operation 96 'store' 'store_ln38' <Predicate = (trunc_ln == 3)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_3 : Operation 97 [1/1] (0.00ns)   --->   "%br_ln38 = br void %arrayidx66.exit" [../matmul_hls.cpp:38]   --->   Operation 97 'br' 'br_ln38' <Predicate = (trunc_ln == 3)> <Delay = 0.00>
ST_3 : Operation 98 [1/1] (3.25ns)   --->   "%store_ln38 = store i32 %p_s, i10 %A_2_addr" [../matmul_hls.cpp:38]   --->   Operation 98 'store' 'store_ln38' <Predicate = (trunc_ln == 2)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_3 : Operation 99 [1/1] (0.00ns)   --->   "%br_ln38 = br void %arrayidx66.exit" [../matmul_hls.cpp:38]   --->   Operation 99 'br' 'br_ln38' <Predicate = (trunc_ln == 2)> <Delay = 0.00>
ST_3 : Operation 100 [1/1] (3.25ns)   --->   "%store_ln38 = store i32 %p_s, i10 %A_1_addr" [../matmul_hls.cpp:38]   --->   Operation 100 'store' 'store_ln38' <Predicate = (trunc_ln == 1)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_3 : Operation 101 [1/1] (0.00ns)   --->   "%br_ln38 = br void %arrayidx66.exit" [../matmul_hls.cpp:38]   --->   Operation 101 'br' 'br_ln38' <Predicate = (trunc_ln == 1)> <Delay = 0.00>
ST_3 : Operation 102 [1/1] (3.25ns)   --->   "%store_ln38 = store i32 %p_s, i10 %A_addr" [../matmul_hls.cpp:38]   --->   Operation 102 'store' 'store_ln38' <Predicate = (trunc_ln == 0)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_3 : Operation 103 [1/1] (0.00ns)   --->   "%br_ln38 = br void %arrayidx66.exit" [../matmul_hls.cpp:38]   --->   Operation 103 'br' 'br_ln38' <Predicate = (trunc_ln == 0)> <Delay = 0.00>
ST_3 : Operation 104 [1/1] (3.25ns)   --->   "%store_ln38 = store i32 %p_s, i10 %A_15_addr" [../matmul_hls.cpp:38]   --->   Operation 104 'store' 'store_ln38' <Predicate = (trunc_ln == 15)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_3 : Operation 105 [1/1] (0.00ns)   --->   "%br_ln38 = br void %arrayidx66.exit" [../matmul_hls.cpp:38]   --->   Operation 105 'br' 'br_ln38' <Predicate = (trunc_ln == 15)> <Delay = 0.00>
ST_3 : Operation 106 [1/1] (1.58ns)   --->   "%store_ln35 = store i8 %select_ln35_1, i8 %i" [../matmul_hls.cpp:35]   --->   Operation 106 'store' 'store_ln35' <Predicate = true> <Delay = 1.58>
ST_3 : Operation 107 [1/1] (0.00ns)   --->   "%br_ln36 = br void %for.inc" [../matmul_hls.cpp:36]   --->   Operation 107 'br' 'br_ln36' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ A]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[30]; IO mode=ap_memory:ce=0
Port [ A_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[30]; IO mode=ap_memory:ce=0
Port [ A_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[30]; IO mode=ap_memory:ce=0
Port [ A_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[30]; IO mode=ap_memory:ce=0
Port [ A_4]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[30]; IO mode=ap_memory:ce=0
Port [ A_5]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[30]; IO mode=ap_memory:ce=0
Port [ A_6]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[30]; IO mode=ap_memory:ce=0
Port [ A_7]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[30]; IO mode=ap_memory:ce=0
Port [ A_8]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[30]; IO mode=ap_memory:ce=0
Port [ A_9]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[30]; IO mode=ap_memory:ce=0
Port [ A_10]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[30]; IO mode=ap_memory:ce=0
Port [ A_11]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[30]; IO mode=ap_memory:ce=0
Port [ A_12]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[30]; IO mode=ap_memory:ce=0
Port [ A_13]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[30]; IO mode=ap_memory:ce=0
Port [ A_14]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[30]; IO mode=ap_memory:ce=0
Port [ A_15]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[30]; IO mode=ap_memory:ce=0
Port [ stream_in_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ stream_in_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ stream_in_V_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ stream_in_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
j                       (alloca             ) [ 0110]
i                       (alloca             ) [ 0111]
indvar_flatten          (alloca             ) [ 0100]
specaxissidechannel_ln0 (specaxissidechannel) [ 0000]
specmemcore_ln0         (specmemcore        ) [ 0000]
specmemcore_ln0         (specmemcore        ) [ 0000]
specmemcore_ln0         (specmemcore        ) [ 0000]
specmemcore_ln0         (specmemcore        ) [ 0000]
specmemcore_ln0         (specmemcore        ) [ 0000]
specmemcore_ln0         (specmemcore        ) [ 0000]
specmemcore_ln0         (specmemcore        ) [ 0000]
specmemcore_ln0         (specmemcore        ) [ 0000]
specmemcore_ln0         (specmemcore        ) [ 0000]
specmemcore_ln0         (specmemcore        ) [ 0000]
specmemcore_ln0         (specmemcore        ) [ 0000]
specmemcore_ln0         (specmemcore        ) [ 0000]
specmemcore_ln0         (specmemcore        ) [ 0000]
specmemcore_ln0         (specmemcore        ) [ 0000]
specmemcore_ln0         (specmemcore        ) [ 0000]
specmemcore_ln0         (specmemcore        ) [ 0000]
specinterface_ln0       (specinterface      ) [ 0000]
specinterface_ln0       (specinterface      ) [ 0000]
specinterface_ln0       (specinterface      ) [ 0000]
specinterface_ln0       (specinterface      ) [ 0000]
store_ln0               (store              ) [ 0000]
store_ln35              (store              ) [ 0000]
store_ln36              (store              ) [ 0000]
br_ln35                 (br                 ) [ 0000]
indvar_flatten_load     (load               ) [ 0000]
icmp_ln35               (icmp               ) [ 0110]
add_ln35_1              (add                ) [ 0000]
br_ln35                 (br                 ) [ 0000]
empty                   (read               ) [ 0000]
p_s                     (extractvalue       ) [ 0111]
store_ln35              (store              ) [ 0000]
j_load                  (load               ) [ 0000]
icmp_ln36               (icmp               ) [ 0101]
select_ln35             (select             ) [ 0000]
trunc_ln36_1            (trunc              ) [ 0101]
trunc_ln                (partselect         ) [ 0101]
switch_ln38             (switch             ) [ 0000]
add_ln36                (add                ) [ 0000]
store_ln36              (store              ) [ 0000]
i_load                  (load               ) [ 0000]
add_ln35                (add                ) [ 0000]
specloopname_ln0        (specloopname       ) [ 0000]
speclooptripcount_ln0   (speclooptripcount  ) [ 0000]
select_ln35_1           (select             ) [ 0000]
trunc_ln36              (trunc              ) [ 0000]
specpipeline_ln37       (specpipeline       ) [ 0000]
tmp                     (bitconcatenate     ) [ 0000]
zext_ln38               (zext               ) [ 0000]
A_addr                  (getelementptr      ) [ 0000]
A_1_addr                (getelementptr      ) [ 0000]
A_2_addr                (getelementptr      ) [ 0000]
A_3_addr                (getelementptr      ) [ 0000]
A_4_addr                (getelementptr      ) [ 0000]
A_5_addr                (getelementptr      ) [ 0000]
A_6_addr                (getelementptr      ) [ 0000]
A_7_addr                (getelementptr      ) [ 0000]
A_8_addr                (getelementptr      ) [ 0000]
A_9_addr                (getelementptr      ) [ 0000]
A_10_addr               (getelementptr      ) [ 0000]
A_11_addr               (getelementptr      ) [ 0000]
A_12_addr               (getelementptr      ) [ 0000]
A_13_addr               (getelementptr      ) [ 0000]
A_14_addr               (getelementptr      ) [ 0000]
A_15_addr               (getelementptr      ) [ 0000]
store_ln38              (store              ) [ 0000]
br_ln38                 (br                 ) [ 0000]
store_ln38              (store              ) [ 0000]
br_ln38                 (br                 ) [ 0000]
store_ln38              (store              ) [ 0000]
br_ln38                 (br                 ) [ 0000]
store_ln38              (store              ) [ 0000]
br_ln38                 (br                 ) [ 0000]
store_ln38              (store              ) [ 0000]
br_ln38                 (br                 ) [ 0000]
store_ln38              (store              ) [ 0000]
br_ln38                 (br                 ) [ 0000]
store_ln38              (store              ) [ 0000]
br_ln38                 (br                 ) [ 0000]
store_ln38              (store              ) [ 0000]
br_ln38                 (br                 ) [ 0000]
store_ln38              (store              ) [ 0000]
br_ln38                 (br                 ) [ 0000]
store_ln38              (store              ) [ 0000]
br_ln38                 (br                 ) [ 0000]
store_ln38              (store              ) [ 0000]
br_ln38                 (br                 ) [ 0000]
store_ln38              (store              ) [ 0000]
br_ln38                 (br                 ) [ 0000]
store_ln38              (store              ) [ 0000]
br_ln38                 (br                 ) [ 0000]
store_ln38              (store              ) [ 0000]
br_ln38                 (br                 ) [ 0000]
store_ln38              (store              ) [ 0000]
br_ln38                 (br                 ) [ 0000]
store_ln38              (store              ) [ 0000]
br_ln38                 (br                 ) [ 0000]
store_ln35              (store              ) [ 0000]
br_ln36                 (br                 ) [ 0000]
ret_ln0                 (ret                ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="A">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="A_1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_1"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="A_2">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_2"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="A_3">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_3"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="A_4">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_4"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="A_5">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_5"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="A_6">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_6"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="A_7">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_7"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="A_8">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_8"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="A_9">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_9"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="A_10">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_10"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="A_11">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_11"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="A_12">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_12"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="A_13">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_13"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="A_14">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_14"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="A_15">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_15"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="stream_in_V_data_V">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="stream_in_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="stream_in_V_keep_V">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="stream_in_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="stream_in_V_strb_V">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="stream_in_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="stream_in_V_last_V">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="stream_in_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecAXISSideChannel"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.axis.volatile.i32P0A.i4P0A.i4P0A.i1P0A"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i4.i8.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="VITIS_LOOP_35_1_VITIS_LOOP_36_2_str"/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i10.i7.i3"/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="132" class="1004" name="j_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="1" slack="0"/>
<pin id="134" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="j/1 "/>
</bind>
</comp>

<comp id="136" class="1004" name="i_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="1" slack="0"/>
<pin id="138" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="140" class="1004" name="indvar_flatten_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="1" slack="0"/>
<pin id="142" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten/1 "/>
</bind>
</comp>

<comp id="144" class="1004" name="empty_read_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="41" slack="0"/>
<pin id="146" dir="0" index="1" bw="32" slack="0"/>
<pin id="147" dir="0" index="2" bw="4" slack="0"/>
<pin id="148" dir="0" index="3" bw="4" slack="0"/>
<pin id="149" dir="0" index="4" bw="1" slack="0"/>
<pin id="150" dir="1" index="5" bw="41" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="empty/1 "/>
</bind>
</comp>

<comp id="156" class="1004" name="A_addr_gep_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="32" slack="0"/>
<pin id="158" dir="0" index="1" bw="1" slack="0"/>
<pin id="159" dir="0" index="2" bw="10" slack="0"/>
<pin id="160" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="A_addr/3 "/>
</bind>
</comp>

<comp id="163" class="1004" name="A_1_addr_gep_fu_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="32" slack="0"/>
<pin id="165" dir="0" index="1" bw="1" slack="0"/>
<pin id="166" dir="0" index="2" bw="10" slack="0"/>
<pin id="167" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="A_1_addr/3 "/>
</bind>
</comp>

<comp id="170" class="1004" name="A_2_addr_gep_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="32" slack="0"/>
<pin id="172" dir="0" index="1" bw="1" slack="0"/>
<pin id="173" dir="0" index="2" bw="10" slack="0"/>
<pin id="174" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="A_2_addr/3 "/>
</bind>
</comp>

<comp id="177" class="1004" name="A_3_addr_gep_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="32" slack="0"/>
<pin id="179" dir="0" index="1" bw="1" slack="0"/>
<pin id="180" dir="0" index="2" bw="10" slack="0"/>
<pin id="181" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="A_3_addr/3 "/>
</bind>
</comp>

<comp id="184" class="1004" name="A_4_addr_gep_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="32" slack="0"/>
<pin id="186" dir="0" index="1" bw="1" slack="0"/>
<pin id="187" dir="0" index="2" bw="10" slack="0"/>
<pin id="188" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="A_4_addr/3 "/>
</bind>
</comp>

<comp id="191" class="1004" name="A_5_addr_gep_fu_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="32" slack="0"/>
<pin id="193" dir="0" index="1" bw="1" slack="0"/>
<pin id="194" dir="0" index="2" bw="10" slack="0"/>
<pin id="195" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="A_5_addr/3 "/>
</bind>
</comp>

<comp id="198" class="1004" name="A_6_addr_gep_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="32" slack="0"/>
<pin id="200" dir="0" index="1" bw="1" slack="0"/>
<pin id="201" dir="0" index="2" bw="10" slack="0"/>
<pin id="202" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="A_6_addr/3 "/>
</bind>
</comp>

<comp id="205" class="1004" name="A_7_addr_gep_fu_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="32" slack="0"/>
<pin id="207" dir="0" index="1" bw="1" slack="0"/>
<pin id="208" dir="0" index="2" bw="10" slack="0"/>
<pin id="209" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="A_7_addr/3 "/>
</bind>
</comp>

<comp id="212" class="1004" name="A_8_addr_gep_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="32" slack="0"/>
<pin id="214" dir="0" index="1" bw="1" slack="0"/>
<pin id="215" dir="0" index="2" bw="10" slack="0"/>
<pin id="216" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="A_8_addr/3 "/>
</bind>
</comp>

<comp id="219" class="1004" name="A_9_addr_gep_fu_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="32" slack="0"/>
<pin id="221" dir="0" index="1" bw="1" slack="0"/>
<pin id="222" dir="0" index="2" bw="10" slack="0"/>
<pin id="223" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="A_9_addr/3 "/>
</bind>
</comp>

<comp id="226" class="1004" name="A_10_addr_gep_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="32" slack="0"/>
<pin id="228" dir="0" index="1" bw="1" slack="0"/>
<pin id="229" dir="0" index="2" bw="10" slack="0"/>
<pin id="230" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="A_10_addr/3 "/>
</bind>
</comp>

<comp id="233" class="1004" name="A_11_addr_gep_fu_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="32" slack="0"/>
<pin id="235" dir="0" index="1" bw="1" slack="0"/>
<pin id="236" dir="0" index="2" bw="10" slack="0"/>
<pin id="237" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="A_11_addr/3 "/>
</bind>
</comp>

<comp id="240" class="1004" name="A_12_addr_gep_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="32" slack="0"/>
<pin id="242" dir="0" index="1" bw="1" slack="0"/>
<pin id="243" dir="0" index="2" bw="10" slack="0"/>
<pin id="244" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="A_12_addr/3 "/>
</bind>
</comp>

<comp id="247" class="1004" name="A_13_addr_gep_fu_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="32" slack="0"/>
<pin id="249" dir="0" index="1" bw="1" slack="0"/>
<pin id="250" dir="0" index="2" bw="10" slack="0"/>
<pin id="251" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="A_13_addr/3 "/>
</bind>
</comp>

<comp id="254" class="1004" name="A_14_addr_gep_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="32" slack="0"/>
<pin id="256" dir="0" index="1" bw="1" slack="0"/>
<pin id="257" dir="0" index="2" bw="10" slack="0"/>
<pin id="258" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="A_14_addr/3 "/>
</bind>
</comp>

<comp id="261" class="1004" name="A_15_addr_gep_fu_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="32" slack="0"/>
<pin id="263" dir="0" index="1" bw="1" slack="0"/>
<pin id="264" dir="0" index="2" bw="10" slack="0"/>
<pin id="265" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="A_15_addr/3 "/>
</bind>
</comp>

<comp id="268" class="1004" name="store_ln38_access_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="10" slack="2147483647"/>
<pin id="270" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="271" dir="0" index="2" bw="0" slack="0"/>
<pin id="273" dir="0" index="4" bw="10" slack="2"/>
<pin id="274" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="275" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="272" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="276" dir="1" index="7" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln38/3 "/>
</bind>
</comp>

<comp id="278" class="1004" name="store_ln38_access_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="10" slack="2147483647"/>
<pin id="280" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="281" dir="0" index="2" bw="0" slack="0"/>
<pin id="283" dir="0" index="4" bw="10" slack="2"/>
<pin id="284" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="285" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="282" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="286" dir="1" index="7" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln38/3 "/>
</bind>
</comp>

<comp id="288" class="1004" name="store_ln38_access_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="10" slack="2147483647"/>
<pin id="290" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="291" dir="0" index="2" bw="0" slack="0"/>
<pin id="293" dir="0" index="4" bw="10" slack="2"/>
<pin id="294" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="295" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="292" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="296" dir="1" index="7" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln38/3 "/>
</bind>
</comp>

<comp id="298" class="1004" name="store_ln38_access_fu_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="10" slack="2147483647"/>
<pin id="300" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="301" dir="0" index="2" bw="0" slack="0"/>
<pin id="303" dir="0" index="4" bw="10" slack="2"/>
<pin id="304" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="305" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="302" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="306" dir="1" index="7" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln38/3 "/>
</bind>
</comp>

<comp id="308" class="1004" name="store_ln38_access_fu_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="10" slack="2147483647"/>
<pin id="310" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="311" dir="0" index="2" bw="0" slack="0"/>
<pin id="313" dir="0" index="4" bw="10" slack="2"/>
<pin id="314" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="315" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="312" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="316" dir="1" index="7" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln38/3 "/>
</bind>
</comp>

<comp id="318" class="1004" name="store_ln38_access_fu_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="10" slack="2147483647"/>
<pin id="320" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="321" dir="0" index="2" bw="0" slack="0"/>
<pin id="323" dir="0" index="4" bw="10" slack="2"/>
<pin id="324" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="325" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="322" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="326" dir="1" index="7" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln38/3 "/>
</bind>
</comp>

<comp id="328" class="1004" name="store_ln38_access_fu_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="10" slack="2147483647"/>
<pin id="330" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="331" dir="0" index="2" bw="0" slack="0"/>
<pin id="333" dir="0" index="4" bw="10" slack="2"/>
<pin id="334" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="335" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="332" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="336" dir="1" index="7" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln38/3 "/>
</bind>
</comp>

<comp id="338" class="1004" name="store_ln38_access_fu_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="10" slack="2147483647"/>
<pin id="340" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="341" dir="0" index="2" bw="0" slack="0"/>
<pin id="343" dir="0" index="4" bw="10" slack="2"/>
<pin id="344" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="345" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="342" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="346" dir="1" index="7" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln38/3 "/>
</bind>
</comp>

<comp id="348" class="1004" name="store_ln38_access_fu_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="10" slack="2147483647"/>
<pin id="350" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="351" dir="0" index="2" bw="0" slack="0"/>
<pin id="353" dir="0" index="4" bw="10" slack="2"/>
<pin id="354" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="355" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="352" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="356" dir="1" index="7" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln38/3 "/>
</bind>
</comp>

<comp id="358" class="1004" name="store_ln38_access_fu_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="10" slack="2147483647"/>
<pin id="360" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="361" dir="0" index="2" bw="0" slack="0"/>
<pin id="363" dir="0" index="4" bw="10" slack="2"/>
<pin id="364" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="365" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="362" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="366" dir="1" index="7" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln38/3 "/>
</bind>
</comp>

<comp id="368" class="1004" name="store_ln38_access_fu_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="10" slack="2147483647"/>
<pin id="370" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="371" dir="0" index="2" bw="0" slack="0"/>
<pin id="373" dir="0" index="4" bw="10" slack="2"/>
<pin id="374" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="375" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="372" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="376" dir="1" index="7" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln38/3 "/>
</bind>
</comp>

<comp id="378" class="1004" name="store_ln38_access_fu_378">
<pin_list>
<pin id="379" dir="0" index="0" bw="10" slack="2147483647"/>
<pin id="380" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="381" dir="0" index="2" bw="0" slack="0"/>
<pin id="383" dir="0" index="4" bw="10" slack="2"/>
<pin id="384" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="385" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="382" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="386" dir="1" index="7" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln38/3 "/>
</bind>
</comp>

<comp id="388" class="1004" name="store_ln38_access_fu_388">
<pin_list>
<pin id="389" dir="0" index="0" bw="10" slack="2147483647"/>
<pin id="390" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="391" dir="0" index="2" bw="0" slack="0"/>
<pin id="393" dir="0" index="4" bw="10" slack="2"/>
<pin id="394" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="395" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="392" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="396" dir="1" index="7" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln38/3 "/>
</bind>
</comp>

<comp id="398" class="1004" name="store_ln38_access_fu_398">
<pin_list>
<pin id="399" dir="0" index="0" bw="10" slack="2147483647"/>
<pin id="400" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="401" dir="0" index="2" bw="0" slack="0"/>
<pin id="403" dir="0" index="4" bw="10" slack="2"/>
<pin id="404" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="405" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="402" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="406" dir="1" index="7" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln38/3 "/>
</bind>
</comp>

<comp id="408" class="1004" name="store_ln38_access_fu_408">
<pin_list>
<pin id="409" dir="0" index="0" bw="10" slack="2147483647"/>
<pin id="410" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="411" dir="0" index="2" bw="0" slack="0"/>
<pin id="413" dir="0" index="4" bw="10" slack="2"/>
<pin id="414" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="415" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="412" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="416" dir="1" index="7" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln38/3 "/>
</bind>
</comp>

<comp id="418" class="1004" name="store_ln38_access_fu_418">
<pin_list>
<pin id="419" dir="0" index="0" bw="10" slack="2147483647"/>
<pin id="420" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="421" dir="0" index="2" bw="0" slack="0"/>
<pin id="423" dir="0" index="4" bw="10" slack="2"/>
<pin id="424" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="425" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="422" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="426" dir="1" index="7" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln38/3 "/>
</bind>
</comp>

<comp id="428" class="1004" name="store_ln0_store_fu_428">
<pin_list>
<pin id="429" dir="0" index="0" bw="1" slack="0"/>
<pin id="430" dir="0" index="1" bw="15" slack="0"/>
<pin id="431" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="433" class="1004" name="store_ln35_store_fu_433">
<pin_list>
<pin id="434" dir="0" index="0" bw="1" slack="0"/>
<pin id="435" dir="0" index="1" bw="8" slack="0"/>
<pin id="436" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln35/1 "/>
</bind>
</comp>

<comp id="438" class="1004" name="store_ln36_store_fu_438">
<pin_list>
<pin id="439" dir="0" index="0" bw="1" slack="0"/>
<pin id="440" dir="0" index="1" bw="8" slack="0"/>
<pin id="441" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln36/1 "/>
</bind>
</comp>

<comp id="443" class="1004" name="indvar_flatten_load_load_fu_443">
<pin_list>
<pin id="444" dir="0" index="0" bw="15" slack="0"/>
<pin id="445" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten_load/1 "/>
</bind>
</comp>

<comp id="446" class="1004" name="icmp_ln35_fu_446">
<pin_list>
<pin id="447" dir="0" index="0" bw="15" slack="0"/>
<pin id="448" dir="0" index="1" bw="15" slack="0"/>
<pin id="449" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln35/1 "/>
</bind>
</comp>

<comp id="452" class="1004" name="add_ln35_1_fu_452">
<pin_list>
<pin id="453" dir="0" index="0" bw="15" slack="0"/>
<pin id="454" dir="0" index="1" bw="1" slack="0"/>
<pin id="455" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln35_1/1 "/>
</bind>
</comp>

<comp id="458" class="1004" name="p_s_fu_458">
<pin_list>
<pin id="459" dir="0" index="0" bw="41" slack="0"/>
<pin id="460" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="p_s/1 "/>
</bind>
</comp>

<comp id="462" class="1004" name="store_ln35_store_fu_462">
<pin_list>
<pin id="463" dir="0" index="0" bw="15" slack="0"/>
<pin id="464" dir="0" index="1" bw="15" slack="0"/>
<pin id="465" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln35/1 "/>
</bind>
</comp>

<comp id="467" class="1004" name="j_load_load_fu_467">
<pin_list>
<pin id="468" dir="0" index="0" bw="8" slack="1"/>
<pin id="469" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="j_load/2 "/>
</bind>
</comp>

<comp id="470" class="1004" name="icmp_ln36_fu_470">
<pin_list>
<pin id="471" dir="0" index="0" bw="8" slack="0"/>
<pin id="472" dir="0" index="1" bw="8" slack="0"/>
<pin id="473" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln36/2 "/>
</bind>
</comp>

<comp id="476" class="1004" name="select_ln35_fu_476">
<pin_list>
<pin id="477" dir="0" index="0" bw="1" slack="0"/>
<pin id="478" dir="0" index="1" bw="8" slack="0"/>
<pin id="479" dir="0" index="2" bw="8" slack="0"/>
<pin id="480" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln35/2 "/>
</bind>
</comp>

<comp id="484" class="1004" name="trunc_ln36_1_fu_484">
<pin_list>
<pin id="485" dir="0" index="0" bw="8" slack="0"/>
<pin id="486" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln36_1/2 "/>
</bind>
</comp>

<comp id="488" class="1004" name="trunc_ln_fu_488">
<pin_list>
<pin id="489" dir="0" index="0" bw="4" slack="0"/>
<pin id="490" dir="0" index="1" bw="8" slack="0"/>
<pin id="491" dir="0" index="2" bw="3" slack="0"/>
<pin id="492" dir="0" index="3" bw="4" slack="0"/>
<pin id="493" dir="1" index="4" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln/2 "/>
</bind>
</comp>

<comp id="498" class="1004" name="add_ln36_fu_498">
<pin_list>
<pin id="499" dir="0" index="0" bw="8" slack="0"/>
<pin id="500" dir="0" index="1" bw="1" slack="0"/>
<pin id="501" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln36/2 "/>
</bind>
</comp>

<comp id="504" class="1004" name="store_ln36_store_fu_504">
<pin_list>
<pin id="505" dir="0" index="0" bw="8" slack="0"/>
<pin id="506" dir="0" index="1" bw="8" slack="1"/>
<pin id="507" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln36/2 "/>
</bind>
</comp>

<comp id="509" class="1004" name="i_load_load_fu_509">
<pin_list>
<pin id="510" dir="0" index="0" bw="8" slack="2"/>
<pin id="511" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_load/3 "/>
</bind>
</comp>

<comp id="512" class="1004" name="add_ln35_fu_512">
<pin_list>
<pin id="513" dir="0" index="0" bw="8" slack="0"/>
<pin id="514" dir="0" index="1" bw="1" slack="0"/>
<pin id="515" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln35/3 "/>
</bind>
</comp>

<comp id="518" class="1004" name="select_ln35_1_fu_518">
<pin_list>
<pin id="519" dir="0" index="0" bw="1" slack="1"/>
<pin id="520" dir="0" index="1" bw="8" slack="0"/>
<pin id="521" dir="0" index="2" bw="8" slack="0"/>
<pin id="522" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln35_1/3 "/>
</bind>
</comp>

<comp id="525" class="1004" name="trunc_ln36_fu_525">
<pin_list>
<pin id="526" dir="0" index="0" bw="8" slack="0"/>
<pin id="527" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln36/3 "/>
</bind>
</comp>

<comp id="529" class="1004" name="tmp_fu_529">
<pin_list>
<pin id="530" dir="0" index="0" bw="10" slack="0"/>
<pin id="531" dir="0" index="1" bw="7" slack="0"/>
<pin id="532" dir="0" index="2" bw="3" slack="1"/>
<pin id="533" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp/3 "/>
</bind>
</comp>

<comp id="536" class="1004" name="zext_ln38_fu_536">
<pin_list>
<pin id="537" dir="0" index="0" bw="10" slack="0"/>
<pin id="538" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln38/3 "/>
</bind>
</comp>

<comp id="556" class="1004" name="store_ln35_store_fu_556">
<pin_list>
<pin id="557" dir="0" index="0" bw="8" slack="0"/>
<pin id="558" dir="0" index="1" bw="8" slack="2"/>
<pin id="559" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln35/3 "/>
</bind>
</comp>

<comp id="561" class="1005" name="j_reg_561">
<pin_list>
<pin id="562" dir="0" index="0" bw="8" slack="0"/>
<pin id="563" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="568" class="1005" name="i_reg_568">
<pin_list>
<pin id="569" dir="0" index="0" bw="8" slack="0"/>
<pin id="570" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="575" class="1005" name="indvar_flatten_reg_575">
<pin_list>
<pin id="576" dir="0" index="0" bw="15" slack="0"/>
<pin id="577" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten "/>
</bind>
</comp>

<comp id="582" class="1005" name="icmp_ln35_reg_582">
<pin_list>
<pin id="583" dir="0" index="0" bw="1" slack="1"/>
<pin id="584" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln35 "/>
</bind>
</comp>

<comp id="586" class="1005" name="p_s_reg_586">
<pin_list>
<pin id="587" dir="0" index="0" bw="32" slack="2"/>
<pin id="588" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="p_s "/>
</bind>
</comp>

<comp id="606" class="1005" name="icmp_ln36_reg_606">
<pin_list>
<pin id="607" dir="0" index="0" bw="1" slack="1"/>
<pin id="608" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln36 "/>
</bind>
</comp>

<comp id="611" class="1005" name="trunc_ln36_1_reg_611">
<pin_list>
<pin id="612" dir="0" index="0" bw="3" slack="1"/>
<pin id="613" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln36_1 "/>
</bind>
</comp>

<comp id="616" class="1005" name="trunc_ln_reg_616">
<pin_list>
<pin id="617" dir="0" index="0" bw="4" slack="1"/>
<pin id="618" dir="1" index="1" bw="4" slack="2147483647"/>
</pin_list>
<bind>
<opset="trunc_ln "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="135"><net_src comp="40" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="139"><net_src comp="40" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="143"><net_src comp="40" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="151"><net_src comp="76" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="152"><net_src comp="32" pin="0"/><net_sink comp="144" pin=1"/></net>

<net id="153"><net_src comp="34" pin="0"/><net_sink comp="144" pin=2"/></net>

<net id="154"><net_src comp="36" pin="0"/><net_sink comp="144" pin=3"/></net>

<net id="155"><net_src comp="38" pin="0"/><net_sink comp="144" pin=4"/></net>

<net id="161"><net_src comp="0" pin="0"/><net_sink comp="156" pin=0"/></net>

<net id="162"><net_src comp="130" pin="0"/><net_sink comp="156" pin=1"/></net>

<net id="168"><net_src comp="2" pin="0"/><net_sink comp="163" pin=0"/></net>

<net id="169"><net_src comp="130" pin="0"/><net_sink comp="163" pin=1"/></net>

<net id="175"><net_src comp="4" pin="0"/><net_sink comp="170" pin=0"/></net>

<net id="176"><net_src comp="130" pin="0"/><net_sink comp="170" pin=1"/></net>

<net id="182"><net_src comp="6" pin="0"/><net_sink comp="177" pin=0"/></net>

<net id="183"><net_src comp="130" pin="0"/><net_sink comp="177" pin=1"/></net>

<net id="189"><net_src comp="8" pin="0"/><net_sink comp="184" pin=0"/></net>

<net id="190"><net_src comp="130" pin="0"/><net_sink comp="184" pin=1"/></net>

<net id="196"><net_src comp="10" pin="0"/><net_sink comp="191" pin=0"/></net>

<net id="197"><net_src comp="130" pin="0"/><net_sink comp="191" pin=1"/></net>

<net id="203"><net_src comp="12" pin="0"/><net_sink comp="198" pin=0"/></net>

<net id="204"><net_src comp="130" pin="0"/><net_sink comp="198" pin=1"/></net>

<net id="210"><net_src comp="14" pin="0"/><net_sink comp="205" pin=0"/></net>

<net id="211"><net_src comp="130" pin="0"/><net_sink comp="205" pin=1"/></net>

<net id="217"><net_src comp="16" pin="0"/><net_sink comp="212" pin=0"/></net>

<net id="218"><net_src comp="130" pin="0"/><net_sink comp="212" pin=1"/></net>

<net id="224"><net_src comp="18" pin="0"/><net_sink comp="219" pin=0"/></net>

<net id="225"><net_src comp="130" pin="0"/><net_sink comp="219" pin=1"/></net>

<net id="231"><net_src comp="20" pin="0"/><net_sink comp="226" pin=0"/></net>

<net id="232"><net_src comp="130" pin="0"/><net_sink comp="226" pin=1"/></net>

<net id="238"><net_src comp="22" pin="0"/><net_sink comp="233" pin=0"/></net>

<net id="239"><net_src comp="130" pin="0"/><net_sink comp="233" pin=1"/></net>

<net id="245"><net_src comp="24" pin="0"/><net_sink comp="240" pin=0"/></net>

<net id="246"><net_src comp="130" pin="0"/><net_sink comp="240" pin=1"/></net>

<net id="252"><net_src comp="26" pin="0"/><net_sink comp="247" pin=0"/></net>

<net id="253"><net_src comp="130" pin="0"/><net_sink comp="247" pin=1"/></net>

<net id="259"><net_src comp="28" pin="0"/><net_sink comp="254" pin=0"/></net>

<net id="260"><net_src comp="130" pin="0"/><net_sink comp="254" pin=1"/></net>

<net id="266"><net_src comp="30" pin="0"/><net_sink comp="261" pin=0"/></net>

<net id="267"><net_src comp="130" pin="0"/><net_sink comp="261" pin=1"/></net>

<net id="277"><net_src comp="254" pin="3"/><net_sink comp="268" pin=2"/></net>

<net id="287"><net_src comp="247" pin="3"/><net_sink comp="278" pin=2"/></net>

<net id="297"><net_src comp="240" pin="3"/><net_sink comp="288" pin=2"/></net>

<net id="307"><net_src comp="233" pin="3"/><net_sink comp="298" pin=2"/></net>

<net id="317"><net_src comp="226" pin="3"/><net_sink comp="308" pin=2"/></net>

<net id="327"><net_src comp="219" pin="3"/><net_sink comp="318" pin=2"/></net>

<net id="337"><net_src comp="212" pin="3"/><net_sink comp="328" pin=2"/></net>

<net id="347"><net_src comp="205" pin="3"/><net_sink comp="338" pin=2"/></net>

<net id="357"><net_src comp="198" pin="3"/><net_sink comp="348" pin=2"/></net>

<net id="367"><net_src comp="191" pin="3"/><net_sink comp="358" pin=2"/></net>

<net id="377"><net_src comp="184" pin="3"/><net_sink comp="368" pin=2"/></net>

<net id="387"><net_src comp="177" pin="3"/><net_sink comp="378" pin=2"/></net>

<net id="397"><net_src comp="170" pin="3"/><net_sink comp="388" pin=2"/></net>

<net id="407"><net_src comp="163" pin="3"/><net_sink comp="398" pin=2"/></net>

<net id="417"><net_src comp="156" pin="3"/><net_sink comp="408" pin=2"/></net>

<net id="427"><net_src comp="261" pin="3"/><net_sink comp="418" pin=2"/></net>

<net id="432"><net_src comp="68" pin="0"/><net_sink comp="428" pin=0"/></net>

<net id="437"><net_src comp="70" pin="0"/><net_sink comp="433" pin=0"/></net>

<net id="442"><net_src comp="70" pin="0"/><net_sink comp="438" pin=0"/></net>

<net id="450"><net_src comp="443" pin="1"/><net_sink comp="446" pin=0"/></net>

<net id="451"><net_src comp="72" pin="0"/><net_sink comp="446" pin=1"/></net>

<net id="456"><net_src comp="443" pin="1"/><net_sink comp="452" pin=0"/></net>

<net id="457"><net_src comp="74" pin="0"/><net_sink comp="452" pin=1"/></net>

<net id="461"><net_src comp="144" pin="5"/><net_sink comp="458" pin=0"/></net>

<net id="466"><net_src comp="452" pin="2"/><net_sink comp="462" pin=0"/></net>

<net id="474"><net_src comp="467" pin="1"/><net_sink comp="470" pin=0"/></net>

<net id="475"><net_src comp="78" pin="0"/><net_sink comp="470" pin=1"/></net>

<net id="481"><net_src comp="470" pin="2"/><net_sink comp="476" pin=0"/></net>

<net id="482"><net_src comp="70" pin="0"/><net_sink comp="476" pin=1"/></net>

<net id="483"><net_src comp="467" pin="1"/><net_sink comp="476" pin=2"/></net>

<net id="487"><net_src comp="476" pin="3"/><net_sink comp="484" pin=0"/></net>

<net id="494"><net_src comp="80" pin="0"/><net_sink comp="488" pin=0"/></net>

<net id="495"><net_src comp="476" pin="3"/><net_sink comp="488" pin=1"/></net>

<net id="496"><net_src comp="82" pin="0"/><net_sink comp="488" pin=2"/></net>

<net id="497"><net_src comp="84" pin="0"/><net_sink comp="488" pin=3"/></net>

<net id="502"><net_src comp="476" pin="3"/><net_sink comp="498" pin=0"/></net>

<net id="503"><net_src comp="116" pin="0"/><net_sink comp="498" pin=1"/></net>

<net id="508"><net_src comp="498" pin="2"/><net_sink comp="504" pin=0"/></net>

<net id="516"><net_src comp="509" pin="1"/><net_sink comp="512" pin=0"/></net>

<net id="517"><net_src comp="116" pin="0"/><net_sink comp="512" pin=1"/></net>

<net id="523"><net_src comp="512" pin="2"/><net_sink comp="518" pin=1"/></net>

<net id="524"><net_src comp="509" pin="1"/><net_sink comp="518" pin=2"/></net>

<net id="528"><net_src comp="518" pin="3"/><net_sink comp="525" pin=0"/></net>

<net id="534"><net_src comp="128" pin="0"/><net_sink comp="529" pin=0"/></net>

<net id="535"><net_src comp="525" pin="1"/><net_sink comp="529" pin=1"/></net>

<net id="539"><net_src comp="529" pin="3"/><net_sink comp="536" pin=0"/></net>

<net id="540"><net_src comp="536" pin="1"/><net_sink comp="156" pin=2"/></net>

<net id="541"><net_src comp="536" pin="1"/><net_sink comp="163" pin=2"/></net>

<net id="542"><net_src comp="536" pin="1"/><net_sink comp="170" pin=2"/></net>

<net id="543"><net_src comp="536" pin="1"/><net_sink comp="177" pin=2"/></net>

<net id="544"><net_src comp="536" pin="1"/><net_sink comp="184" pin=2"/></net>

<net id="545"><net_src comp="536" pin="1"/><net_sink comp="191" pin=2"/></net>

<net id="546"><net_src comp="536" pin="1"/><net_sink comp="198" pin=2"/></net>

<net id="547"><net_src comp="536" pin="1"/><net_sink comp="205" pin=2"/></net>

<net id="548"><net_src comp="536" pin="1"/><net_sink comp="212" pin=2"/></net>

<net id="549"><net_src comp="536" pin="1"/><net_sink comp="219" pin=2"/></net>

<net id="550"><net_src comp="536" pin="1"/><net_sink comp="226" pin=2"/></net>

<net id="551"><net_src comp="536" pin="1"/><net_sink comp="233" pin=2"/></net>

<net id="552"><net_src comp="536" pin="1"/><net_sink comp="240" pin=2"/></net>

<net id="553"><net_src comp="536" pin="1"/><net_sink comp="247" pin=2"/></net>

<net id="554"><net_src comp="536" pin="1"/><net_sink comp="254" pin=2"/></net>

<net id="555"><net_src comp="536" pin="1"/><net_sink comp="261" pin=2"/></net>

<net id="560"><net_src comp="518" pin="3"/><net_sink comp="556" pin=0"/></net>

<net id="564"><net_src comp="132" pin="1"/><net_sink comp="561" pin=0"/></net>

<net id="565"><net_src comp="561" pin="1"/><net_sink comp="438" pin=1"/></net>

<net id="566"><net_src comp="561" pin="1"/><net_sink comp="467" pin=0"/></net>

<net id="567"><net_src comp="561" pin="1"/><net_sink comp="504" pin=1"/></net>

<net id="571"><net_src comp="136" pin="1"/><net_sink comp="568" pin=0"/></net>

<net id="572"><net_src comp="568" pin="1"/><net_sink comp="433" pin=1"/></net>

<net id="573"><net_src comp="568" pin="1"/><net_sink comp="509" pin=0"/></net>

<net id="574"><net_src comp="568" pin="1"/><net_sink comp="556" pin=1"/></net>

<net id="578"><net_src comp="140" pin="1"/><net_sink comp="575" pin=0"/></net>

<net id="579"><net_src comp="575" pin="1"/><net_sink comp="428" pin=1"/></net>

<net id="580"><net_src comp="575" pin="1"/><net_sink comp="443" pin=0"/></net>

<net id="581"><net_src comp="575" pin="1"/><net_sink comp="462" pin=1"/></net>

<net id="585"><net_src comp="446" pin="2"/><net_sink comp="582" pin=0"/></net>

<net id="589"><net_src comp="458" pin="1"/><net_sink comp="586" pin=0"/></net>

<net id="590"><net_src comp="586" pin="1"/><net_sink comp="268" pin=4"/></net>

<net id="591"><net_src comp="586" pin="1"/><net_sink comp="278" pin=4"/></net>

<net id="592"><net_src comp="586" pin="1"/><net_sink comp="288" pin=4"/></net>

<net id="593"><net_src comp="586" pin="1"/><net_sink comp="298" pin=4"/></net>

<net id="594"><net_src comp="586" pin="1"/><net_sink comp="308" pin=4"/></net>

<net id="595"><net_src comp="586" pin="1"/><net_sink comp="318" pin=4"/></net>

<net id="596"><net_src comp="586" pin="1"/><net_sink comp="328" pin=4"/></net>

<net id="597"><net_src comp="586" pin="1"/><net_sink comp="338" pin=4"/></net>

<net id="598"><net_src comp="586" pin="1"/><net_sink comp="348" pin=4"/></net>

<net id="599"><net_src comp="586" pin="1"/><net_sink comp="358" pin=4"/></net>

<net id="600"><net_src comp="586" pin="1"/><net_sink comp="368" pin=4"/></net>

<net id="601"><net_src comp="586" pin="1"/><net_sink comp="378" pin=4"/></net>

<net id="602"><net_src comp="586" pin="1"/><net_sink comp="388" pin=4"/></net>

<net id="603"><net_src comp="586" pin="1"/><net_sink comp="398" pin=4"/></net>

<net id="604"><net_src comp="586" pin="1"/><net_sink comp="408" pin=4"/></net>

<net id="605"><net_src comp="586" pin="1"/><net_sink comp="418" pin=4"/></net>

<net id="609"><net_src comp="470" pin="2"/><net_sink comp="606" pin=0"/></net>

<net id="610"><net_src comp="606" pin="1"/><net_sink comp="518" pin=0"/></net>

<net id="614"><net_src comp="484" pin="1"/><net_sink comp="611" pin=0"/></net>

<net id="615"><net_src comp="611" pin="1"/><net_sink comp="529" pin=2"/></net>

<net id="619"><net_src comp="488" pin="4"/><net_sink comp="616" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: A | {3 }
	Port: A_1 | {3 }
	Port: A_2 | {3 }
	Port: A_3 | {3 }
	Port: A_4 | {3 }
	Port: A_5 | {3 }
	Port: A_6 | {3 }
	Port: A_7 | {3 }
	Port: A_8 | {3 }
	Port: A_9 | {3 }
	Port: A_10 | {3 }
	Port: A_11 | {3 }
	Port: A_12 | {3 }
	Port: A_13 | {3 }
	Port: A_14 | {3 }
	Port: A_15 | {3 }
	Port: stream_in_V_data_V | {}
	Port: stream_in_V_keep_V | {}
	Port: stream_in_V_strb_V | {}
	Port: stream_in_V_last_V | {}
 - Input state : 
	Port: matmul_hls_Pipeline_VITIS_LOOP_35_1_VITIS_LOOP_36_2 : stream_in_V_data_V | {1 }
	Port: matmul_hls_Pipeline_VITIS_LOOP_35_1_VITIS_LOOP_36_2 : stream_in_V_keep_V | {1 }
	Port: matmul_hls_Pipeline_VITIS_LOOP_35_1_VITIS_LOOP_36_2 : stream_in_V_strb_V | {1 }
	Port: matmul_hls_Pipeline_VITIS_LOOP_35_1_VITIS_LOOP_36_2 : stream_in_V_last_V | {1 }
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln35 : 1
		store_ln36 : 1
		indvar_flatten_load : 1
		icmp_ln35 : 2
		add_ln35_1 : 2
		br_ln35 : 3
		store_ln35 : 3
	State 2
		icmp_ln36 : 1
		select_ln35 : 2
		trunc_ln36_1 : 3
		trunc_ln : 3
		switch_ln38 : 4
		add_ln36 : 3
		store_ln36 : 4
	State 3
		add_ln35 : 1
		select_ln35_1 : 2
		trunc_ln36 : 3
		tmp : 4
		zext_ln38 : 5
		A_addr : 6
		A_1_addr : 6
		A_2_addr : 6
		A_3_addr : 6
		A_4_addr : 6
		A_5_addr : 6
		A_6_addr : 6
		A_7_addr : 6
		A_8_addr : 6
		A_9_addr : 6
		A_10_addr : 6
		A_11_addr : 6
		A_12_addr : 6
		A_13_addr : 6
		A_14_addr : 6
		A_15_addr : 6
		store_ln38 : 7
		store_ln38 : 7
		store_ln38 : 7
		store_ln38 : 7
		store_ln38 : 7
		store_ln38 : 7
		store_ln38 : 7
		store_ln38 : 7
		store_ln38 : 7
		store_ln38 : 7
		store_ln38 : 7
		store_ln38 : 7
		store_ln38 : 7
		store_ln38 : 7
		store_ln38 : 7
		store_ln38 : 7
		store_ln35 : 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------|---------|---------|
| Operation|    Functional Unit   |    FF   |   LUT   |
|----------|----------------------|---------|---------|
|          |   add_ln35_1_fu_452  |    0    |    20   |
|    add   |    add_ln36_fu_498   |    0    |    15   |
|          |    add_ln35_fu_512   |    0    |    15   |
|----------|----------------------|---------|---------|
|   icmp   |   icmp_ln35_fu_446   |    0    |    20   |
|          |   icmp_ln36_fu_470   |    0    |    15   |
|----------|----------------------|---------|---------|
|  select  |  select_ln35_fu_476  |    0    |    8    |
|          | select_ln35_1_fu_518 |    0    |    8    |
|----------|----------------------|---------|---------|
|   read   |   empty_read_fu_144  |    0    |    0    |
|----------|----------------------|---------|---------|
|extractvalue|      p_s_fu_458      |    0    |    0    |
|----------|----------------------|---------|---------|
|   trunc  |  trunc_ln36_1_fu_484 |    0    |    0    |
|          |   trunc_ln36_fu_525  |    0    |    0    |
|----------|----------------------|---------|---------|
|partselect|    trunc_ln_fu_488   |    0    |    0    |
|----------|----------------------|---------|---------|
|bitconcatenate|      tmp_fu_529      |    0    |    0    |
|----------|----------------------|---------|---------|
|   zext   |   zext_ln38_fu_536   |    0    |    0    |
|----------|----------------------|---------|---------|
|   Total  |                      |    0    |   101   |
|----------|----------------------|---------|---------|

Memories:
N/A

* Register list:
+----------------------+--------+
|                      |   FF   |
+----------------------+--------+
|       i_reg_568      |    8   |
|   icmp_ln35_reg_582  |    1   |
|   icmp_ln36_reg_606  |    1   |
|indvar_flatten_reg_575|   15   |
|       j_reg_561      |    8   |
|      p_s_reg_586     |   32   |
| trunc_ln36_1_reg_611 |    3   |
|   trunc_ln_reg_616   |    4   |
+----------------------+--------+
|         Total        |   72   |
+----------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   101  |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   72   |    -   |
+-----------+--------+--------+
|   Total   |   72   |   101  |
+-----------+--------+--------+
