<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" lang="en-US">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.10.0"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>LLVM: llvm::ARMBaseInstrInfo Class Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<script type="text/javascript" src="clipboard.js"></script>
<script type="text/x-mathjax-config">
MathJax.Hub.Config({
  extensions: ["tex2jax.js"],
  jax: ["input/TeX","output/HTML-CSS"],
});
</script>
<script type="text/javascript" async="async" src="https://cdnjs.cloudflare.com/ajax/libs/mathjax/2.7.7/MathJax.js/MathJax.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectalign">
   <div id="projectname">LLVM<span id="projectnumber">&#160;17.0.0rc</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.10.0 -->
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',false,false,'search.php','Search');
});
/* @license-end */
</script>
<div id="main-nav"></div>
<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="namespacellvm.html">llvm</a></li><li class="navelem"><a class="el" href="classllvm_1_1ARMBaseInstrInfo.html">ARMBaseInstrInfo</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#pub-methods">Public Member Functions</a> &#124;
<a href="#pub-static-methods">Static Public Member Functions</a> &#124;
<a href="#pro-methods">Protected Member Functions</a> &#124;
<a href="classllvm_1_1ARMBaseInstrInfo-members.html">List of all members</a>  </div>
  <div class="headertitle"><div class="title">llvm::ARMBaseInstrInfo Class Reference<span class="mlabels"><span class="mlabel">abstract</span></span></div></div>
</div><!--header-->
<div class="contents">

<p><code>#include &quot;<a class="el" href="ARMBaseInstrInfo_8h_source.html">Target/ARM/ARMBaseInstrInfo.h</a>&quot;</code></p>
<div class="dynheader">
Inheritance diagram for llvm::ARMBaseInstrInfo:</div>
<div class="dyncontent">
<div class="center"><img src="classllvm_1_1ARMBaseInstrInfo__inherit__graph.png" border="0" usemap="#allvm_1_1ARMBaseInstrInfo_inherit__map" alt="Inheritance graph"/></div>
<map name="allvm_1_1ARMBaseInstrInfo_inherit__map" id="allvm_1_1ARMBaseInstrInfo_inherit__map">
<area shape="rect" title=" " alt="" coords="154,79,316,105"/>
<area shape="rect" href="classllvm_1_1ARMInstrInfo.html" title=" " alt="" coords="5,153,137,178"/>
<area shape="poly" title=" " alt="" coords="195,113,100,155,98,150,193,109"/>
<area shape="rect" href="classllvm_1_1Thumb1InstrInfo.html" title=" " alt="" coords="161,153,309,178"/>
<area shape="poly" title=" " alt="" coords="238,119,238,152,232,152,232,119"/>
<area shape="rect" href="classllvm_1_1Thumb2InstrInfo.html" title=" " alt="" coords="333,153,481,178"/>
<area shape="poly" title=" " alt="" coords="279,108,379,150,377,155,277,113"/>
<area shape="rect" href="classARMGenInstrInfo.html" title=" " alt="" coords="173,5,297,31"/>
<area shape="poly" title=" " alt="" coords="238,46,238,79,232,79,232,46"/>
</map>
<center><span class="legend">[<a href="graph_legend.html">legend</a>]</span></center></div>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="pub-methods" name="pub-methods"></a>
Public Member Functions</h2></td></tr>
<tr class="memitem:a324c804be47df2ecc6a140dc77f886bf" id="r_a324c804be47df2ecc6a140dc77f886bf"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a324c804be47df2ecc6a140dc77f886bf">hasNOP</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a324c804be47df2ecc6a140dc77f886bf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4600f410854a2540949d8bfb93c9c348" id="r_a4600f410854a2540949d8bfb93c9c348"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">virtual</a> <a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a4600f410854a2540949d8bfb93c9c348">getUnindexedOpcode</a> (<a class="el" href="classunsigned.html">unsigned</a> Opc) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> =0</td></tr>
<tr class="separator:a4600f410854a2540949d8bfb93c9c348"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa264594513bbe667a36f2a0609fd0b3f" id="r_aa264594513bbe667a36f2a0609fd0b3f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#aa264594513bbe667a36f2a0609fd0b3f">convertToThreeAddress</a> (<a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="el" href="classllvm_1_1LiveVariables.html">LiveVariables</a> *LV, <a class="el" href="classllvm_1_1LiveIntervals.html">LiveIntervals</a> *LIS) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">override</a></td></tr>
<tr class="separator:aa264594513bbe667a36f2a0609fd0b3f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5df2d68f5108124f51112e732d713517" id="r_a5df2d68f5108124f51112e732d713517"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">virtual</a> <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1ARMBaseRegisterInfo.html">ARMBaseRegisterInfo</a> &amp;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a5df2d68f5108124f51112e732d713517">getRegisterInfo</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> =0</td></tr>
<tr class="separator:a5df2d68f5108124f51112e732d713517"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af60b6e85233b66dc672a98e641a408a9" id="r_af60b6e85233b66dc672a98e641a408a9"><td class="memItemLeft" align="right" valign="top"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1ARMSubtarget.html">ARMSubtarget</a> &amp;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#af60b6e85233b66dc672a98e641a408a9">getSubtarget</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:af60b6e85233b66dc672a98e641a408a9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1b4105078d9414276e67bb58a5f27306" id="r_a1b4105078d9414276e67bb58a5f27306"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ScheduleHazardRecognizer.html">ScheduleHazardRecognizer</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a1b4105078d9414276e67bb58a5f27306">CreateTargetHazardRecognizer</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetSubtargetInfo.html">TargetSubtargetInfo</a> *STI, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1ScheduleDAG.html">ScheduleDAG</a> *DAG) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">override</a></td></tr>
<tr class="separator:a1b4105078d9414276e67bb58a5f27306"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7e340b4e4b4412f6808ff4270bfa6999" id="r_a7e340b4e4b4412f6808ff4270bfa6999"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ScheduleHazardRecognizer.html">ScheduleHazardRecognizer</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a7e340b4e4b4412f6808ff4270bfa6999">CreateTargetMIHazardRecognizer</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1InstrItineraryData.html">InstrItineraryData</a> *II, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1ScheduleDAGMI.html">ScheduleDAGMI</a> *DAG) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">override</a></td></tr>
<tr class="separator:a7e340b4e4b4412f6808ff4270bfa6999"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a624af1a09f6ec191f88dfd2b26c3e54a" id="r_a624af1a09f6ec191f88dfd2b26c3e54a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ScheduleHazardRecognizer.html">ScheduleHazardRecognizer</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a624af1a09f6ec191f88dfd2b26c3e54a">CreateTargetPostRAHazardRecognizer</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1InstrItineraryData.html">InstrItineraryData</a> *II, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1ScheduleDAG.html">ScheduleDAG</a> *DAG) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">override</a></td></tr>
<tr class="separator:a624af1a09f6ec191f88dfd2b26c3e54a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9c27deca75181d5b0986eb74bc38a1b1" id="r_a9c27deca75181d5b0986eb74bc38a1b1"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a9c27deca75181d5b0986eb74bc38a1b1">analyzeBranch</a> (<a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;<a class="el" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>, <a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *&amp;<a class="el" href="RISCVRedundantCopyElimination_8cpp.html#a1441f79530bc7f3a89118bb8067eac69">TBB</a>, <a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *&amp;FBB, <a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &gt; &amp;<a class="el" href="RISCVRedundantCopyElimination_8cpp.html#a193847098793cdbab306803186676899">Cond</a>, <a class="el" href="classbool.html">bool</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">AllowModify</a>=false) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">override</a></td></tr>
<tr class="separator:a9c27deca75181d5b0986eb74bc38a1b1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6769b286c60f2ddb73d5c01ab2951f9f" id="r_a6769b286c60f2ddb73d5c01ab2951f9f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a6769b286c60f2ddb73d5c01ab2951f9f">removeBranch</a> (<a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;<a class="el" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>, int *<a class="el" href="classllvm_1_1ilist__node__impl.html">BytesRemoved</a>=<a class="el" href="classllvm_1_1ilist__node__impl.html">nullptr</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">override</a></td></tr>
<tr class="separator:a6769b286c60f2ddb73d5c01ab2951f9f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa2351273089a9b61efc8258cc7778093" id="r_aa2351273089a9b61efc8258cc7778093"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#aa2351273089a9b61efc8258cc7778093">insertBranch</a> (<a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;<a class="el" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>, <a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *<a class="el" href="RISCVRedundantCopyElimination_8cpp.html#a1441f79530bc7f3a89118bb8067eac69">TBB</a>, <a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *FBB, <a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &gt; <a class="el" href="RISCVRedundantCopyElimination_8cpp.html#a193847098793cdbab306803186676899">Cond</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1DebugLoc.html">DebugLoc</a> &amp;<a class="el" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, int *<a class="el" href="classllvm_1_1ilist__node__impl.html">BytesAdded</a>=<a class="el" href="classllvm_1_1ilist__node__impl.html">nullptr</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">override</a></td></tr>
<tr class="separator:aa2351273089a9b61efc8258cc7778093"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1b0989b431ac4ebde3936d535004cb88" id="r_a1b0989b431ac4ebde3936d535004cb88"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a1b0989b431ac4ebde3936d535004cb88">reverseBranchCondition</a> (<a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &gt; &amp;<a class="el" href="RISCVRedundantCopyElimination_8cpp.html#a193847098793cdbab306803186676899">Cond</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">override</a></td></tr>
<tr class="separator:a1b0989b431ac4ebde3936d535004cb88"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a82cd49093b0102e0d11c6a3e60731ea5" id="r_a82cd49093b0102e0d11c6a3e60731ea5"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a82cd49093b0102e0d11c6a3e60731ea5">isPredicated</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">override</a></td></tr>
<tr class="separator:a82cd49093b0102e0d11c6a3e60731ea5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a81895310467818e56fd11bbcbb64ee59" id="r_a81895310467818e56fd11bbcbb64ee59"><td class="memItemLeft" align="right" valign="top">std::string&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a81895310467818e56fd11bbcbb64ee59">createMIROperandComment</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;<a class="el" href="namespacellvm.html#ab471937b9a227e70c7fe8bd9604014d6">Op</a>, <a class="el" href="classunsigned.html">unsigned</a> OpIdx, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> *<a class="el" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">override</a></td></tr>
<tr class="separator:a81895310467818e56fd11bbcbb64ee59"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a704420ac69ea3ab0e4dbb6f0769ee29a" id="r_a704420ac69ea3ab0e4dbb6f0769ee29a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="namespacellvm_1_1ARMCC.html#ac8391dd6b8083baa870dee5142ff22b6">ARMCC::CondCodes</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a704420ac69ea3ab0e4dbb6f0769ee29a">getPredicate</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a704420ac69ea3ab0e4dbb6f0769ee29a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac6d61a8fec7e62b7b19947fe5820860d" id="r_ac6d61a8fec7e62b7b19947fe5820860d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ac6d61a8fec7e62b7b19947fe5820860d">PredicateInstruction</a> (<a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &gt; Pred) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">override</a></td></tr>
<tr class="separator:ac6d61a8fec7e62b7b19947fe5820860d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac0158188ba4a3924c0284491250b3474" id="r_ac0158188ba4a3924c0284491250b3474"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ac0158188ba4a3924c0284491250b3474">SubsumesPredicate</a> (<a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &gt; <a class="el" href="classllvm_1_1ilist__node__impl.html">Pred1</a>, <a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &gt; <a class="el" href="classllvm_1_1ilist__node__impl.html">Pred2</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">override</a></td></tr>
<tr class="separator:ac0158188ba4a3924c0284491250b3474"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a386315dfb757d24c2540155dcf9819ab" id="r_a386315dfb757d24c2540155dcf9819ab"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a386315dfb757d24c2540155dcf9819ab">ClobbersPredicate</a> (<a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, std::vector&lt; <a class="el" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &gt; &amp;Pred, <a class="el" href="classbool.html">bool</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">SkipDead</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">override</a></td></tr>
<tr class="separator:a386315dfb757d24c2540155dcf9819ab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8845a1756d587750a29c60cb382aa4e4" id="r_a8845a1756d587750a29c60cb382aa4e4"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a8845a1756d587750a29c60cb382aa4e4">isPredicable</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">override</a></td></tr>
<tr class="memdesc:a8845a1756d587750a29c60cb382aa4e4"><td class="mdescLeft">&#160;</td><td class="mdescRight">isPredicable - Return true if the specified instruction can be predicated.  <br /></td></tr>
<tr class="separator:a8845a1756d587750a29c60cb382aa4e4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6395fc391c48db81db6a83fef912ac07" id="r_a6395fc391c48db81db6a83fef912ac07"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a6395fc391c48db81db6a83fef912ac07">getInstSizeInBytes</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">override</a></td></tr>
<tr class="memdesc:a6395fc391c48db81db6a83fef912ac07"><td class="mdescLeft">&#160;</td><td class="mdescRight">GetInstSize - Returns the size of the specified <a class="el" href="classllvm_1_1MachineInstr.html" title="Representation of each machine instruction.">MachineInstr</a>.  <br /></td></tr>
<tr class="separator:a6395fc391c48db81db6a83fef912ac07"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7ead1391feda8ed6ce0a1ba30122340f" id="r_a7ead1391feda8ed6ce0a1ba30122340f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a7ead1391feda8ed6ce0a1ba30122340f">isLoadFromStackSlot</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, int &amp;FrameIndex) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">override</a></td></tr>
<tr class="separator:a7ead1391feda8ed6ce0a1ba30122340f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3ef446a11654fd9a45853aa1efd29d72" id="r_a3ef446a11654fd9a45853aa1efd29d72"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a3ef446a11654fd9a45853aa1efd29d72">isStoreToStackSlot</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, int &amp;FrameIndex) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">override</a></td></tr>
<tr class="separator:a3ef446a11654fd9a45853aa1efd29d72"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a04416122daee6ebdebae0a2b61dc4423" id="r_a04416122daee6ebdebae0a2b61dc4423"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a04416122daee6ebdebae0a2b61dc4423">isLoadFromStackSlotPostFE</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, int &amp;FrameIndex) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">override</a></td></tr>
<tr class="separator:a04416122daee6ebdebae0a2b61dc4423"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acbf7b5fa8848e1abd4a6c991cd6da64f" id="r_acbf7b5fa8848e1abd4a6c991cd6da64f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#acbf7b5fa8848e1abd4a6c991cd6da64f">isStoreToStackSlotPostFE</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, int &amp;FrameIndex) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">override</a></td></tr>
<tr class="separator:acbf7b5fa8848e1abd4a6c991cd6da64f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9e907f70e18fb67696cf3430f77c7149" id="r_a9e907f70e18fb67696cf3430f77c7149"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">void</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a9e907f70e18fb67696cf3430f77c7149">copyToCPSR</a> (<a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;<a class="el" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>, <a class="el" href="classllvm_1_1MachineBasicBlock.html#ae34c996b58df9b9ce6695a0c8b70c533">MachineBasicBlock::iterator</a> <a class="el" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>, <a class="el" href="classunsigned.html">unsigned</a> SrcReg, <a class="el" href="classbool.html">bool</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">KillSrc</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1ARMSubtarget.html">ARMSubtarget</a> &amp;Subtarget) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a9e907f70e18fb67696cf3430f77c7149"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acf6de9364e750aa1c6f072cf746e26be" id="r_acf6de9364e750aa1c6f072cf746e26be"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">void</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#acf6de9364e750aa1c6f072cf746e26be">copyFromCPSR</a> (<a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;<a class="el" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>, <a class="el" href="classllvm_1_1MachineBasicBlock.html#ae34c996b58df9b9ce6695a0c8b70c533">MachineBasicBlock::iterator</a> <a class="el" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>, <a class="el" href="classunsigned.html">unsigned</a> DestReg, <a class="el" href="classbool.html">bool</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">KillSrc</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1ARMSubtarget.html">ARMSubtarget</a> &amp;Subtarget) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:acf6de9364e750aa1c6f072cf746e26be"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a02776b2fa1dd9f5d835e3c3832643e9b" id="r_a02776b2fa1dd9f5d835e3c3832643e9b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">void</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a02776b2fa1dd9f5d835e3c3832643e9b">copyPhysReg</a> (<a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;<a class="el" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>, <a class="el" href="classllvm_1_1MachineBasicBlock.html#ae34c996b58df9b9ce6695a0c8b70c533">MachineBasicBlock::iterator</a> <a class="el" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1DebugLoc.html">DebugLoc</a> &amp;<a class="el" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, <a class="el" href="classllvm_1_1MCRegister.html">MCRegister</a> DestReg, <a class="el" href="classllvm_1_1MCRegister.html">MCRegister</a> SrcReg, <a class="el" href="classbool.html">bool</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">KillSrc</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">override</a></td></tr>
<tr class="separator:a02776b2fa1dd9f5d835e3c3832643e9b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa144bad326adde6b91be439798090725" id="r_aa144bad326adde6b91be439798090725"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">void</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#aa144bad326adde6b91be439798090725">storeRegToStackSlot</a> (<a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;<a class="el" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>, <a class="el" href="classllvm_1_1MachineBasicBlock.html#ae34c996b58df9b9ce6695a0c8b70c533">MachineBasicBlock::iterator</a> <a class="el" href="AArch64SLSHardening_8cpp.html#ad5f691fdc1a09aaf6df5fef958b35a3d">MBBI</a>, <a class="el" href="classllvm_1_1Register.html">Register</a> SrcReg, <a class="el" href="classbool.html">bool</a> isKill, int FrameIndex, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *RC, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> *<a class="el" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>, <a class="el" href="classllvm_1_1Register.html">Register</a> VReg) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">override</a></td></tr>
<tr class="separator:aa144bad326adde6b91be439798090725"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6918e473bc376e3d1ce21a9b5d8d4d5f" id="r_a6918e473bc376e3d1ce21a9b5d8d4d5f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">void</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a6918e473bc376e3d1ce21a9b5d8d4d5f">loadRegFromStackSlot</a> (<a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;<a class="el" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>, <a class="el" href="classllvm_1_1MachineBasicBlock.html#ae34c996b58df9b9ce6695a0c8b70c533">MachineBasicBlock::iterator</a> <a class="el" href="AArch64SLSHardening_8cpp.html#ad5f691fdc1a09aaf6df5fef958b35a3d">MBBI</a>, <a class="el" href="classllvm_1_1Register.html">Register</a> DestReg, int FrameIndex, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *RC, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> *<a class="el" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>, <a class="el" href="classllvm_1_1Register.html">Register</a> VReg) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">override</a></td></tr>
<tr class="separator:a6918e473bc376e3d1ce21a9b5d8d4d5f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abe2c3303ec55393902e579d316051289" id="r_abe2c3303ec55393902e579d316051289"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#abe2c3303ec55393902e579d316051289">expandPostRAPseudo</a> (<a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">override</a></td></tr>
<tr class="separator:abe2c3303ec55393902e579d316051289"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afe08501833a78c86e99338e6fef0137c" id="r_afe08501833a78c86e99338e6fef0137c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#afe08501833a78c86e99338e6fef0137c">shouldSink</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">override</a></td></tr>
<tr class="separator:afe08501833a78c86e99338e6fef0137c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a744bd116065744fe9e1f41d4d63f87c0" id="r_a744bd116065744fe9e1f41d4d63f87c0"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">void</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a744bd116065744fe9e1f41d4d63f87c0">reMaterialize</a> (<a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;<a class="el" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>, <a class="el" href="classllvm_1_1MachineBasicBlock.html#ae34c996b58df9b9ce6695a0c8b70c533">MachineBasicBlock::iterator</a> <a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="el" href="classllvm_1_1Register.html">Register</a> DestReg, <a class="el" href="classunsigned.html">unsigned</a> SubIdx, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="classllvm_1_1ilist__node__impl.html">Orig</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> &amp;<a class="el" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">override</a></td></tr>
<tr class="separator:a744bd116065744fe9e1f41d4d63f87c0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7a4e4e4a8fa157eb9945d44717359bb1" id="r_a7a4e4e4a8fa157eb9945d44717359bb1"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a7a4e4e4a8fa157eb9945d44717359bb1">duplicate</a> (<a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;<a class="el" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>, <a class="el" href="classllvm_1_1MachineBasicBlock.html#ae34c996b58df9b9ce6695a0c8b70c533">MachineBasicBlock::iterator</a> InsertBefore, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="classllvm_1_1ilist__node__impl.html">Orig</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">override</a></td></tr>
<tr class="separator:a7a4e4e4a8fa157eb9945d44717359bb1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a396ce0a5b70320d155c9959a080d543f" id="r_a396ce0a5b70320d155c9959a080d543f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> &amp;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a396ce0a5b70320d155c9959a080d543f">AddDReg</a> (<a class="el" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> &amp;MIB, <a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>, <a class="el" href="classunsigned.html">unsigned</a> SubIdx, <a class="el" href="classunsigned.html">unsigned</a> State, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> *<a class="el" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a396ce0a5b70320d155c9959a080d543f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5a480d1fb65446ff93ffc9f140e213ab" id="r_a5a480d1fb65446ff93ffc9f140e213ab"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a5a480d1fb65446ff93ffc9f140e213ab">produceSameValue</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;MI0, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;MI1, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> *<a class="el" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">override</a></td></tr>
<tr class="separator:a5a480d1fb65446ff93ffc9f140e213ab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab1ec5f3b915078525275298dc021f58c" id="r_ab1ec5f3b915078525275298dc021f58c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ab1ec5f3b915078525275298dc021f58c">areLoadsFromSameBasePtr</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="classllvm_1_1ilist__node__impl.html">Load1</a>, <a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="classllvm_1_1ilist__node__impl.html">Load2</a>, int64_t &amp;<a class="el" href="classllvm_1_1ilist__node__impl.html">Offset1</a>, int64_t &amp;<a class="el" href="classllvm_1_1ilist__node__impl.html">Offset2</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">override</a></td></tr>
<tr class="memdesc:ab1ec5f3b915078525275298dc021f58c"><td class="mdescLeft">&#160;</td><td class="mdescRight">areLoadsFromSameBasePtr - This is used by the pre-regalloc scheduler to determine if two loads are loading from the same base address.  <br /></td></tr>
<tr class="separator:ab1ec5f3b915078525275298dc021f58c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac624f59926b6618a1da5645cae8bc2c5" id="r_ac624f59926b6618a1da5645cae8bc2c5"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ac624f59926b6618a1da5645cae8bc2c5">shouldScheduleLoadsNear</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="classllvm_1_1ilist__node__impl.html">Load1</a>, <a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="classllvm_1_1ilist__node__impl.html">Load2</a>, int64_t <a class="el" href="classllvm_1_1ilist__node__impl.html">Offset1</a>, int64_t <a class="el" href="classllvm_1_1ilist__node__impl.html">Offset2</a>, <a class="el" href="classunsigned.html">unsigned</a> NumLoads) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">override</a></td></tr>
<tr class="memdesc:ac624f59926b6618a1da5645cae8bc2c5"><td class="mdescLeft">&#160;</td><td class="mdescRight">shouldScheduleLoadsNear - This is a used by the pre-regalloc scheduler to determine (in conjunction with areLoadsFromSameBasePtr) if two loads should be scheduled togther.  <br /></td></tr>
<tr class="separator:ac624f59926b6618a1da5645cae8bc2c5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8309c88679a02fd91da5aa351a737e8d" id="r_a8309c88679a02fd91da5aa351a737e8d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a8309c88679a02fd91da5aa351a737e8d">isSchedulingBoundary</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *<a class="el" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">override</a></td></tr>
<tr class="separator:a8309c88679a02fd91da5aa351a737e8d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3790c110e8f9d3ffde8dfde05bd53edb" id="r_a3790c110e8f9d3ffde8dfde05bd53edb"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a3790c110e8f9d3ffde8dfde05bd53edb">isProfitableToIfCvt</a> (<a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;<a class="el" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>, <a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">NumCycles</a>, <a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">ExtraPredCycles</a>, <a class="el" href="classllvm_1_1BranchProbability.html">BranchProbability</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">Probability</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">override</a></td></tr>
<tr class="separator:a3790c110e8f9d3ffde8dfde05bd53edb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5b272a39b33a4e8ab2ac4acb2e64d583" id="r_a5b272a39b33a4e8ab2ac4acb2e64d583"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a5b272a39b33a4e8ab2ac4acb2e64d583">isProfitableToIfCvt</a> (<a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;<a class="el" href="classllvm_1_1ilist__node__impl.html">TMBB</a>, <a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">NumT</a>, <a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">ExtraT</a>, <a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;<a class="el" href="classllvm_1_1ilist__node__impl.html">FMBB</a>, <a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">NumF</a>, <a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">ExtraF</a>, <a class="el" href="classllvm_1_1BranchProbability.html">BranchProbability</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">Probability</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">override</a></td></tr>
<tr class="separator:a5b272a39b33a4e8ab2ac4acb2e64d583"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a55e712ae067b39367dd8df27c7fa5b39" id="r_a55e712ae067b39367dd8df27c7fa5b39"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a55e712ae067b39367dd8df27c7fa5b39">isProfitableToDupForIfCvt</a> (<a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;<a class="el" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>, <a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">NumCycles</a>, <a class="el" href="classllvm_1_1BranchProbability.html">BranchProbability</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">Probability</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">override</a></td></tr>
<tr class="separator:a55e712ae067b39367dd8df27c7fa5b39"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9e67eded3410916d5eb1b9710d9edb50" id="r_a9e67eded3410916d5eb1b9710d9edb50"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a9e67eded3410916d5eb1b9710d9edb50">extraSizeToPredicateInstructions</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF, <a class="el" href="classunsigned.html">unsigned</a> NumInsts) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">override</a></td></tr>
<tr class="separator:a9e67eded3410916d5eb1b9710d9edb50"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abc518a7d70c64758e7102bd60baab4bd" id="r_abc518a7d70c64758e7102bd60baab4bd"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#abc518a7d70c64758e7102bd60baab4bd">predictBranchSizeForIfCvt</a> (<a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">override</a></td></tr>
<tr class="separator:abc518a7d70c64758e7102bd60baab4bd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad537aedc883659240d215cd8613f7f9e" id="r_ad537aedc883659240d215cd8613f7f9e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ad537aedc883659240d215cd8613f7f9e">isProfitableToUnpredicate</a> (<a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;<a class="el" href="classllvm_1_1ilist__node__impl.html">TMBB</a>, <a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;<a class="el" href="classllvm_1_1ilist__node__impl.html">FMBB</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">override</a></td></tr>
<tr class="separator:ad537aedc883659240d215cd8613f7f9e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aea2eee14e3c370b6df7f6db3960826a1" id="r_aea2eee14e3c370b6df7f6db3960826a1"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#aea2eee14e3c370b6df7f6db3960826a1">analyzeCompare</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="el" href="classllvm_1_1Register.html">Register</a> &amp;SrcReg, <a class="el" href="classllvm_1_1Register.html">Register</a> &amp;<a class="el" href="classllvm_1_1ilist__node__impl.html">SrcReg2</a>, int64_t &amp;<a class="el" href="classllvm_1_1ilist__node__impl.html">CmpMask</a>, int64_t &amp;<a class="el" href="classllvm_1_1ilist__node__impl.html">CmpValue</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">override</a></td></tr>
<tr class="memdesc:aea2eee14e3c370b6df7f6db3960826a1"><td class="mdescLeft">&#160;</td><td class="mdescRight">analyzeCompare - For a comparison instruction, return the source registers in SrcReg and SrcReg2 if having two register operands, and the value it compares against in CmpValue.  <br /></td></tr>
<tr class="separator:aea2eee14e3c370b6df7f6db3960826a1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a12cb817575a9c4141e5a1268e6821503" id="r_a12cb817575a9c4141e5a1268e6821503"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a12cb817575a9c4141e5a1268e6821503">optimizeCompareInstr</a> (<a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="classllvm_1_1ilist__node__impl.html">CmpInstr</a>, <a class="el" href="classllvm_1_1Register.html">Register</a> SrcReg, <a class="el" href="classllvm_1_1Register.html">Register</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">SrcReg2</a>, int64_t <a class="el" href="classllvm_1_1ilist__node__impl.html">CmpMask</a>, int64_t <a class="el" href="classllvm_1_1ilist__node__impl.html">CmpValue</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> *<a class="el" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">override</a></td></tr>
<tr class="memdesc:a12cb817575a9c4141e5a1268e6821503"><td class="mdescLeft">&#160;</td><td class="mdescRight">optimizeCompareInstr - Convert the instruction to set the zero flag so that we can remove a "comparison with zero"; Remove a redundant CMP instruction if the flags can be updated in the same way by an earlier instruction such as SUB.  <br /></td></tr>
<tr class="separator:a12cb817575a9c4141e5a1268e6821503"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af882e4e0e248f1f833eb8f4e00b06c62" id="r_af882e4e0e248f1f833eb8f4e00b06c62"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#af882e4e0e248f1f833eb8f4e00b06c62">analyzeSelect</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &gt; &amp;<a class="el" href="RISCVRedundantCopyElimination_8cpp.html#a193847098793cdbab306803186676899">Cond</a>, <a class="el" href="classunsigned.html">unsigned</a> &amp;<a class="el" href="classllvm_1_1ilist__node__impl.html">TrueOp</a>, <a class="el" href="classunsigned.html">unsigned</a> &amp;<a class="el" href="classllvm_1_1ilist__node__impl.html">FalseOp</a>, <a class="el" href="classbool.html">bool</a> &amp;<a class="el" href="classllvm_1_1ilist__node__impl.html">Optimizable</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">override</a></td></tr>
<tr class="separator:af882e4e0e248f1f833eb8f4e00b06c62"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a567798554f5c662fc4a85150a9058b69" id="r_a567798554f5c662fc4a85150a9058b69"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a567798554f5c662fc4a85150a9058b69">optimizeSelect</a> (<a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="el" href="classllvm_1_1SmallPtrSetImpl.html">SmallPtrSetImpl</a>&lt; <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> * &gt; &amp;<a class="el" href="classllvm_1_1ilist__node__impl.html">SeenMIs</a>, <a class="el" href="classbool.html">bool</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">override</a></td></tr>
<tr class="separator:a567798554f5c662fc4a85150a9058b69"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0fc7f7698967fe2bff93cc50a352d1e5" id="r_a0fc7f7698967fe2bff93cc50a352d1e5"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a0fc7f7698967fe2bff93cc50a352d1e5">FoldImmediate</a> (<a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="AArch64ExpandPseudoInsts_8cpp.html#a6cf2f8996b1e9aaf2d7a435aaa62382f">UseMI</a>, <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="AArch64ExpandPseudoInsts_8cpp.html#ad3ece0ac2421637044624c9b01c42466">DefMI</a>, <a class="el" href="classllvm_1_1Register.html">Register</a> <a class="el" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>, <a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> *<a class="el" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">override</a></td></tr>
<tr class="memdesc:a0fc7f7698967fe2bff93cc50a352d1e5"><td class="mdescLeft">&#160;</td><td class="mdescRight">FoldImmediate - 'Reg' is known to be defined by a move immediate instruction, try to fold the immediate into the use instruction.  <br /></td></tr>
<tr class="separator:a0fc7f7698967fe2bff93cc50a352d1e5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a41289ca8ad61ff8ab86bc82a0afd8e1c" id="r_a41289ca8ad61ff8ab86bc82a0afd8e1c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a41289ca8ad61ff8ab86bc82a0afd8e1c">getNumMicroOps</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1InstrItineraryData.html">InstrItineraryData</a> *ItinData, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">override</a></td></tr>
<tr class="separator:a41289ca8ad61ff8ab86bc82a0afd8e1c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9e5fe767e3d27e618ad4a592d8c57a8e" id="r_a9e5fe767e3d27e618ad4a592d8c57a8e"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a9e5fe767e3d27e618ad4a592d8c57a8e">getOperandLatency</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1InstrItineraryData.html">InstrItineraryData</a> *ItinData, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="AArch64ExpandPseudoInsts_8cpp.html#ad3ece0ac2421637044624c9b01c42466">DefMI</a>, <a class="el" href="classunsigned.html">unsigned</a> DefIdx, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="AArch64ExpandPseudoInsts_8cpp.html#a6cf2f8996b1e9aaf2d7a435aaa62382f">UseMI</a>, <a class="el" href="classunsigned.html">unsigned</a> UseIdx) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">override</a></td></tr>
<tr class="separator:a9e5fe767e3d27e618ad4a592d8c57a8e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2c3cc6e10ea067022e67d75342eb5e6c" id="r_a2c3cc6e10ea067022e67d75342eb5e6c"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a2c3cc6e10ea067022e67d75342eb5e6c">getOperandLatency</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1InstrItineraryData.html">InstrItineraryData</a> *ItinData, <a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *DefNode, <a class="el" href="classunsigned.html">unsigned</a> DefIdx, <a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *UseNode, <a class="el" href="classunsigned.html">unsigned</a> UseIdx) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">override</a></td></tr>
<tr class="separator:a2c3cc6e10ea067022e67d75342eb5e6c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad0d0b95162803bce3077da0508daa9a7" id="r_ad0d0b95162803bce3077da0508daa9a7"><td class="memItemLeft" align="right" valign="top">std::pair&lt; <a class="el" href="classuint16__t.html">uint16_t</a>, <a class="el" href="classuint16__t.html">uint16_t</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ad0d0b95162803bce3077da0508daa9a7">getExecutionDomain</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">override</a></td></tr>
<tr class="memdesc:ad0d0b95162803bce3077da0508daa9a7"><td class="mdescLeft">&#160;</td><td class="mdescRight">VFP/NEON execution domains.  <br /></td></tr>
<tr class="separator:ad0d0b95162803bce3077da0508daa9a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5b3180edf81915b106633986034d7a01" id="r_a5b3180edf81915b106633986034d7a01"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">void</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a5b3180edf81915b106633986034d7a01">setExecutionDomain</a> (<a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="CorrelatedValuePropagation_8cpp.html#aad75d6f4f14a7b791076c6785aa59be4">Domain</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">override</a></td></tr>
<tr class="separator:a5b3180edf81915b106633986034d7a01"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a51539193cc8ad7ae2884993bbb57ddea" id="r_a51539193cc8ad7ae2884993bbb57ddea"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a51539193cc8ad7ae2884993bbb57ddea">getPartialRegUpdateClearance</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;, <a class="el" href="classunsigned.html">unsigned</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> *) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">override</a></td></tr>
<tr class="separator:a51539193cc8ad7ae2884993bbb57ddea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aec0904aef5bec338f4fea047c49455aa" id="r_aec0904aef5bec338f4fea047c49455aa"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">void</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#aec0904aef5bec338f4fea047c49455aa">breakPartialRegDependency</a> (<a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;, <a class="el" href="classunsigned.html">unsigned</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> *<a class="el" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">override</a></td></tr>
<tr class="separator:aec0904aef5bec338f4fea047c49455aa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a54d24a65d052560ecdc9cbd2194a5730" id="r_a54d24a65d052560ecdc9cbd2194a5730"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a54d24a65d052560ecdc9cbd2194a5730">getNumLDMAddresses</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a54d24a65d052560ecdc9cbd2194a5730"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get the number of addresses by LDM or VLDM or zero for unknown.  <br /></td></tr>
<tr class="separator:a54d24a65d052560ecdc9cbd2194a5730"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a31eba269056d6cd7830101118d1d9547" id="r_a31eba269056d6cd7830101118d1d9547"><td class="memItemLeft" align="right" valign="top">std::pair&lt; <a class="el" href="classunsigned.html">unsigned</a>, <a class="el" href="classunsigned.html">unsigned</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a31eba269056d6cd7830101118d1d9547">decomposeMachineOperandsTargetFlags</a> (<a class="el" href="classunsigned.html">unsigned</a> TF) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">override</a></td></tr>
<tr class="separator:a31eba269056d6cd7830101118d1d9547"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae3b8142ae1da479687097277072cf97d" id="r_ae3b8142ae1da479687097277072cf97d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; std::pair&lt; <a class="el" href="classunsigned.html">unsigned</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classchar.html">char</a> * &gt; &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ae3b8142ae1da479687097277072cf97d">getSerializableDirectMachineOperandTargetFlags</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">override</a></td></tr>
<tr class="separator:ae3b8142ae1da479687097277072cf97d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5cd1f16c5f15b23dfbd3f66027fc4dc1" id="r_a5cd1f16c5f15b23dfbd3f66027fc4dc1"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; std::pair&lt; <a class="el" href="classunsigned.html">unsigned</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classchar.html">char</a> * &gt; &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a5cd1f16c5f15b23dfbd3f66027fc4dc1">getSerializableBitmaskMachineOperandTargetFlags</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">override</a></td></tr>
<tr class="separator:a5cd1f16c5f15b23dfbd3f66027fc4dc1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7135ce67312a13f34932d42937861857" id="r_a7135ce67312a13f34932d42937861857"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a7135ce67312a13f34932d42937861857">isFunctionSafeToOutlineFrom</a> (<a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF, <a class="el" href="classbool.html">bool</a> OutlineFromLinkOnceODRs) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">override</a></td></tr>
<tr class="memdesc:a7135ce67312a13f34932d42937861857"><td class="mdescLeft">&#160;</td><td class="mdescRight"><a class="el" href="namespacellvm_1_1ARM.html" title="Define some predicates that are used for node matching.">ARM</a> supports the MachineOutliner.  <br /></td></tr>
<tr class="separator:a7135ce67312a13f34932d42937861857"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7135c08702de26aa294f994e63e3e4ae" id="r_a7135c08702de26aa294f994e63e3e4ae"><td class="memItemLeft" align="right" valign="top">std::optional&lt; <a class="el" href="structllvm_1_1outliner_1_1OutlinedFunction.html">outliner::OutlinedFunction</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a7135c08702de26aa294f994e63e3e4ae">getOutliningCandidateInfo</a> (std::vector&lt; <a class="el" href="structllvm_1_1outliner_1_1Candidate.html">outliner::Candidate</a> &gt; &amp;<a class="el" href="classllvm_1_1ilist__node__impl.html">RepeatedSequenceLocs</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">override</a></td></tr>
<tr class="separator:a7135c08702de26aa294f994e63e3e4ae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a68ff609e7f9151e0c2c6a6b1445c9134" id="r_a68ff609e7f9151e0c2c6a6b1445c9134"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">void</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a68ff609e7f9151e0c2c6a6b1445c9134">mergeOutliningCandidateAttributes</a> (<a class="el" href="classllvm_1_1Function.html">Function</a> &amp;<a class="el" href="MD5_8cpp.html#a96d73bbd7af15cb1fc38c3f4a3bd82e9">F</a>, std::vector&lt; <a class="el" href="structllvm_1_1outliner_1_1Candidate.html">outliner::Candidate</a> &gt; &amp;Candidates) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">override</a></td></tr>
<tr class="separator:a68ff609e7f9151e0c2c6a6b1445c9134"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a298d58ca1465113dc5b46bdf2a03f405" id="r_a298d58ca1465113dc5b46bdf2a03f405"><td class="memItemLeft" align="right" valign="top"><a class="el" href="namespacellvm_1_1outliner.html#a0765e098fe7aae0f01b60ec890ac1b52">outliner::InstrType</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a298d58ca1465113dc5b46bdf2a03f405">getOutliningTypeImpl</a> (<a class="el" href="classllvm_1_1MachineBasicBlock.html#ae34c996b58df9b9ce6695a0c8b70c533">MachineBasicBlock::iterator</a> &amp;<a class="el" href="classllvm_1_1ilist__node__impl.html">MIT</a>, <a class="el" href="classunsigned.html">unsigned</a> Flags) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">override</a></td></tr>
<tr class="separator:a298d58ca1465113dc5b46bdf2a03f405"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aedba2e5f9aa7cb803611f295ad04b865" id="r_aedba2e5f9aa7cb803611f295ad04b865"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#aedba2e5f9aa7cb803611f295ad04b865">isMBBSafeToOutlineFrom</a> (<a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;<a class="el" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>, <a class="el" href="classunsigned.html">unsigned</a> &amp;Flags) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">override</a></td></tr>
<tr class="separator:aedba2e5f9aa7cb803611f295ad04b865"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aee485429210d9273f05a2ffc2d1f38d6" id="r_aee485429210d9273f05a2ffc2d1f38d6"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">void</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#aee485429210d9273f05a2ffc2d1f38d6">buildOutlinedFrame</a> (<a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;<a class="el" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>, <a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1outliner_1_1OutlinedFunction.html">outliner::OutlinedFunction</a> &amp;<a class="el" href="classllvm_1_1ilist__node__impl.html">OF</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">override</a></td></tr>
<tr class="separator:aee485429210d9273f05a2ffc2d1f38d6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7e56a357662b8329b718e0d8ae12983b" id="r_a7e56a357662b8329b718e0d8ae12983b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1MachineBasicBlock.html#ae34c996b58df9b9ce6695a0c8b70c533">MachineBasicBlock::iterator</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a7e56a357662b8329b718e0d8ae12983b">insertOutlinedCall</a> (<a class="el" href="classllvm_1_1Module.html">Module</a> &amp;M, <a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;<a class="el" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>, <a class="el" href="classllvm_1_1MachineBasicBlock.html#ae34c996b58df9b9ce6695a0c8b70c533">MachineBasicBlock::iterator</a> &amp;It, <a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF, <a class="el" href="structllvm_1_1outliner_1_1Candidate.html">outliner::Candidate</a> &amp;<a class="el" href="namespacellvm_1_1CallingConv.html#aece6fe9908ef98302dd0e85e4d7fa535afd841a49aec1539bc88abc8ff9e170fb">C</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">override</a></td></tr>
<tr class="separator:a7e56a357662b8329b718e0d8ae12983b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a773d4ec5eecb09f98e46019e6bf0194e" id="r_a773d4ec5eecb09f98e46019e6bf0194e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a773d4ec5eecb09f98e46019e6bf0194e">shouldOutlineFromFunctionByDefault</a> (<a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">override</a></td></tr>
<tr class="memdesc:a773d4ec5eecb09f98e46019e6bf0194e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable outlining by default at -Oz.  <br /></td></tr>
<tr class="separator:a773d4ec5eecb09f98e46019e6bf0194e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a00d7b7c8844bba6d2b39f95b8172975f" id="r_a00d7b7c8844bba6d2b39f95b8172975f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a00d7b7c8844bba6d2b39f95b8172975f">isUnspillableTerminatorImpl</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">override</a></td></tr>
<tr class="separator:a00d7b7c8844bba6d2b39f95b8172975f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a637fe9208c860066ecf02233cd258f9b" id="r_a637fe9208c860066ecf02233cd258f9b"><td class="memItemLeft" align="right" valign="top">std::unique_ptr&lt; <a class="el" href="classllvm_1_1TargetInstrInfo_1_1PipelinerLoopInfo.html">TargetInstrInfo::PipelinerLoopInfo</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a637fe9208c860066ecf02233cd258f9b">analyzeLoopForPipelining</a> (<a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *<a class="el" href="classllvm_1_1ilist__node__impl.html">LoopBB</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">override</a></td></tr>
<tr class="memdesc:a637fe9208c860066ecf02233cd258f9b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Analyze loop L, which must be a single-basic-block loop, and if the conditions can be understood enough produce a PipelinerLoopInfo object.  <br /></td></tr>
<tr class="separator:a637fe9208c860066ecf02233cd258f9b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adea3c2409dae7b27a172ba7a8b6d17b5" id="r_adea3c2409dae7b27a172ba7a8b6d17b5"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#adea3c2409dae7b27a172ba7a8b6d17b5">isFpMLxInstruction</a> (<a class="el" href="classunsigned.html">unsigned</a> Opcode) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:adea3c2409dae7b27a172ba7a8b6d17b5"><td class="mdescLeft">&#160;</td><td class="mdescRight">isFpMLxInstruction - Return true if the specified opcode is a fp MLA / MLS instruction.  <br /></td></tr>
<tr class="separator:adea3c2409dae7b27a172ba7a8b6d17b5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a168380fa7a6b64cf46cdb6a249137966" id="r_a168380fa7a6b64cf46cdb6a249137966"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a168380fa7a6b64cf46cdb6a249137966">isFpMLxInstruction</a> (<a class="el" href="classunsigned.html">unsigned</a> Opcode, <a class="el" href="classunsigned.html">unsigned</a> &amp;MulOpc, <a class="el" href="classunsigned.html">unsigned</a> &amp;AddSubOpc, <a class="el" href="classbool.html">bool</a> &amp;NegAcc, <a class="el" href="classbool.html">bool</a> &amp;HasLane) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a168380fa7a6b64cf46cdb6a249137966"><td class="mdescLeft">&#160;</td><td class="mdescRight">isFpMLxInstruction - This version also returns the multiply opcode and the addition / subtraction opcode to expand to.  <br /></td></tr>
<tr class="separator:a168380fa7a6b64cf46cdb6a249137966"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3191456b85282bb1bb504bcc48856d1f" id="r_a3191456b85282bb1bb504bcc48856d1f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a3191456b85282bb1bb504bcc48856d1f">canCauseFpMLxStall</a> (<a class="el" href="classunsigned.html">unsigned</a> Opcode) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a3191456b85282bb1bb504bcc48856d1f"><td class="mdescLeft">&#160;</td><td class="mdescRight">canCauseFpMLxStall - Return true if an instruction of the specified opcode will cause stalls when scheduled after (within 4-cycle window) a fp MLA / MLS instruction.  <br /></td></tr>
<tr class="separator:a3191456b85282bb1bb504bcc48856d1f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adf279a75270e2561fb5ce6d4128ad4f4" id="r_adf279a75270e2561fb5ce6d4128ad4f4"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#adf279a75270e2561fb5ce6d4128ad4f4">isSwiftFastImmShift</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:adf279a75270e2561fb5ce6d4128ad4f4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns true if the instruction has a shift by immediate that can be executed in one cycle less.  <br /></td></tr>
<tr class="separator:adf279a75270e2561fb5ce6d4128ad4f4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8a3ea3c557d071ba55dbd5fbd1fcc8be" id="r_a8a3ea3c557d071ba55dbd5fbd1fcc8be"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a8a3ea3c557d071ba55dbd5fbd1fcc8be">getFramePred</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a8a3ea3c557d071ba55dbd5fbd1fcc8be"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns predicate register associated with the given frame instruction.  <br /></td></tr>
<tr class="separator:a8a3ea3c557d071ba55dbd5fbd1fcc8be"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4b5fcf3c38734c224904ec0203c965b1" id="r_a4b5fcf3c38734c224904ec0203c965b1"><td class="memItemLeft" align="right" valign="top">std::optional&lt; <a class="el" href="structllvm_1_1RegImmPair.html">RegImmPair</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a4b5fcf3c38734c224904ec0203c965b1">isAddImmediate</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="el" href="classllvm_1_1Register.html">Register</a> <a class="el" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">override</a></td></tr>
<tr class="separator:a4b5fcf3c38734c224904ec0203c965b1"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="pub-static-methods" name="pub-static-methods"></a>
Static Public Member Functions</h2></td></tr>
<tr class="memitem:a05e40e0592f6a3d97d6a86534e42f955" id="r_a05e40e0592f6a3d97d6a86534e42f955"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a05e40e0592f6a3d97d6a86534e42f955">isCPSRDefined</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>)</td></tr>
<tr class="separator:a05e40e0592f6a3d97d6a86534e42f955"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="pro-methods" name="pro-methods"></a>
Protected Member Functions</h2></td></tr>
<tr class="memitem:a7e82ffc3423eb67eef1e1a43f0b75ce7" id="r_a7e82ffc3423eb67eef1e1a43f0b75ce7"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a7e82ffc3423eb67eef1e1a43f0b75ce7">ARMBaseInstrInfo</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1ARMSubtarget.html">ARMSubtarget</a> &amp;STI)</td></tr>
<tr class="separator:a7e82ffc3423eb67eef1e1a43f0b75ce7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a83de3f9ab24662688a50952de742a4dd" id="r_a83de3f9ab24662688a50952de742a4dd"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">void</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a83de3f9ab24662688a50952de742a4dd">expandLoadStackGuardBase</a> (<a class="el" href="classllvm_1_1MachineBasicBlock.html#ae34c996b58df9b9ce6695a0c8b70c533">MachineBasicBlock::iterator</a> <a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">LoadImmOpc</a>, <a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">LoadOpc</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a83de3f9ab24662688a50952de742a4dd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aba7f60edec8e7b982c598aa278f9420c" id="r_aba7f60edec8e7b982c598aa278f9420c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#aba7f60edec8e7b982c598aa278f9420c">getRegSequenceLikeInputs</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="el" href="classunsigned.html">unsigned</a> DefIdx, <a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="PeepholeOptimizer_8cpp.html#ad153312ce0e21a9c411b560bd535b1b7">RegSubRegPairAndIdx</a> &gt; &amp;<a class="el" href="classllvm_1_1ilist__node__impl.html">InputRegs</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">override</a></td></tr>
<tr class="memdesc:aba7f60edec8e7b982c598aa278f9420c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Build the equivalent inputs of a REG_SEQUENCE for the given <code>MI</code> and <code>DefIdx</code>.  <br /></td></tr>
<tr class="separator:aba7f60edec8e7b982c598aa278f9420c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afc76a889f289a0e841775d80aa0338ba" id="r_afc76a889f289a0e841775d80aa0338ba"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#afc76a889f289a0e841775d80aa0338ba">getExtractSubregLikeInputs</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="el" href="classunsigned.html">unsigned</a> DefIdx, <a class="el" href="PeepholeOptimizer_8cpp.html#ad153312ce0e21a9c411b560bd535b1b7">RegSubRegPairAndIdx</a> &amp;<a class="el" href="classllvm_1_1ilist__node__impl.html">InputReg</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">override</a></td></tr>
<tr class="memdesc:afc76a889f289a0e841775d80aa0338ba"><td class="mdescLeft">&#160;</td><td class="mdescRight">Build the equivalent inputs of a EXTRACT_SUBREG for the given <code>MI</code> and <code>DefIdx</code>.  <br /></td></tr>
<tr class="separator:afc76a889f289a0e841775d80aa0338ba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abc8556ad731efc2f7a407169624d812e" id="r_abc8556ad731efc2f7a407169624d812e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#abc8556ad731efc2f7a407169624d812e">getInsertSubregLikeInputs</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="el" href="classunsigned.html">unsigned</a> DefIdx, <a class="el" href="PeepholeOptimizer_8cpp.html#a16005492b382a6a76abae848b4af2b83">RegSubRegPair</a> &amp;BaseReg, <a class="el" href="PeepholeOptimizer_8cpp.html#ad153312ce0e21a9c411b560bd535b1b7">RegSubRegPairAndIdx</a> &amp;<a class="el" href="classllvm_1_1ilist__node__impl.html">InsertedReg</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">override</a></td></tr>
<tr class="memdesc:abc8556ad731efc2f7a407169624d812e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Build the equivalent inputs of a INSERT_SUBREG for the given <code>MI</code> and <code>DefIdx</code>.  <br /></td></tr>
<tr class="separator:abc8556ad731efc2f7a407169624d812e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af76e71e7ea189719baa6f8819724fac5" id="r_af76e71e7ea189719baa6f8819724fac5"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#af76e71e7ea189719baa6f8819724fac5">commuteInstructionImpl</a> (<a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="el" href="classbool.html">bool</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">NewMI</a>, <a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">OpIdx1</a>, <a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">OpIdx2</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">override</a></td></tr>
<tr class="memdesc:af76e71e7ea189719baa6f8819724fac5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Commutes the operands in the given instruction.  <br /></td></tr>
<tr class="separator:af76e71e7ea189719baa6f8819724fac5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a79908cd03f29fd868447149400d19ffe" id="r_a79908cd03f29fd868447149400d19ffe"><td class="memItemLeft" align="right" valign="top">std::optional&lt; <a class="el" href="structllvm_1_1DestSourcePair.html">DestSourcePair</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a79908cd03f29fd868447149400d19ffe">isCopyInstrImpl</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">override</a></td></tr>
<tr class="memdesc:a79908cd03f29fd868447149400d19ffe"><td class="mdescLeft">&#160;</td><td class="mdescRight">If the specific machine instruction is an instruction that moves/copies value from one register to another register return destination and source registers as machine operands.  <br /></td></tr>
<tr class="separator:a79908cd03f29fd868447149400d19ffe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9623871230b3a4317f06f55c576c404e" id="r_a9623871230b3a4317f06f55c576c404e"><td class="memItemLeft" align="right" valign="top">std::optional&lt; <a class="el" href="namespacellvm.html#ad81cebfbef0742380b0227ae7000e0a3">ParamLoadedValue</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a9623871230b3a4317f06f55c576c404e">describeLoadedValue</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="el" href="classllvm_1_1Register.html">Register</a> <a class="el" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">override</a></td></tr>
<tr class="memdesc:a9623871230b3a4317f06f55c576c404e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Specialization of <a class="el" href="classllvm_1_1TargetInstrInfo.html#a6885e40448874565521daac98e11f50d">TargetInstrInfo::describeLoadedValue</a>, used to enhance debug entry value descriptions for <a class="el" href="namespacellvm_1_1ARM.html" title="Define some predicates that are used for node matching.">ARM</a> targets.  <br /></td></tr>
<tr class="separator:a9623871230b3a4317f06f55c576c404e"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock">
<p class="definition">Definition at line <a class="el" href="ARMBaseInstrInfo_8h_source.html#l00037">37</a> of file <a class="el" href="ARMBaseInstrInfo_8h_source.html">ARMBaseInstrInfo.h</a>.</p>
</div><h2 class="groupheader">Constructor &amp; Destructor Documentation</h2>
<a id="a7e82ffc3423eb67eef1e1a43f0b75ce7" name="a7e82ffc3423eb67eef1e1a43f0b75ce7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7e82ffc3423eb67eef1e1a43f0b75ce7">&#9670;&#160;</a></span>ARMBaseInstrInfo()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">ARMBaseInstrInfo::ARMBaseInstrInfo </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1ARMSubtarget.html">ARMSubtarget</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>STI</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">explicit</span><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l00115">115</a> of file <a class="el" href="ARMBaseInstrInfo_8cpp_source.html">ARMBaseInstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l00092">ARM_MLxTable</a>, <a class="el" href="DenseMap_8h_source.html#l00220">llvm::DenseMapBase&lt; DerivedT, KeyT, ValueT, KeyInfoT, BucketT &gt;::insert()</a>, <a class="el" href="SmallSet_8h_source.html#l00179">llvm::SmallSet&lt; T, N, C &gt;::insert()</a>, and <a class="el" href="llvm_2Support_2ErrorHandling_8h_source.html#l00143">llvm_unreachable</a>.</p>

</div>
</div>
<h2 class="groupheader">Member Function Documentation</h2>
<a id="a396ce0a5b70320d155c9959a080d543f" name="a396ce0a5b70320d155c9959a080d543f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a396ce0a5b70320d155c9959a080d543f">&#9670;&#160;</a></span>AddDReg()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> &amp; ARMBaseInstrInfo::AddDReg </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>MIB</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a></td>          <td class="paramname"><span class="paramname"><em>Reg</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a></td>          <td class="paramname"><span class="paramname"><em>SubIdx</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a></td>          <td class="paramname"><span class="paramname"><em>State</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> *</td>          <td class="paramname"><span class="paramname"><em>TRI</em></span>&#160;) const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l01104">1104</a> of file <a class="el" href="ARMBaseInstrInfo_8cpp_source.html">ARMBaseInstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="MachineInstrBuilder_8h_source.html#l00098">llvm::MachineInstrBuilder::addReg()</a>, <a class="el" href="Register_8h_source.html#l00065">llvm::Register::isPhysicalRegister()</a>, and <a class="el" href="MachineSink_8cpp_source.html#l01627">TRI</a>.</p>

<p class="reference">Referenced by <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l01372">loadRegFromStackSlot()</a>, <a class="el" href="Thumb2InstrInfo_8cpp_source.html#l00208">llvm::Thumb2InstrInfo::loadRegFromStackSlot()</a>, <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l01115">storeRegToStackSlot()</a>, and <a class="el" href="Thumb2InstrInfo_8cpp_source.html#l00163">llvm::Thumb2InstrInfo::storeRegToStackSlot()</a>.</p>

</div>
</div>
<a id="a9c27deca75181d5b0986eb74bc38a1b1" name="a9c27deca75181d5b0986eb74bc38a1b1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9c27deca75181d5b0986eb74bc38a1b1">&#9670;&#160;</a></span>analyzeBranch()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> ARMBaseInstrInfo::analyzeBranch </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>MBB</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *&amp;</td>          <td class="paramname"><span class="paramname"><em>TBB</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *&amp;</td>          <td class="paramname"><span class="paramname"><em>FBB</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &gt; &amp;</td>          <td class="paramname"><span class="paramname"><em>Cond</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classbool.html">bool</a></td>          <td class="paramname"><span class="paramname"><em>AllowModify</em><span class="paramdefsep"> = </span><span class="paramdefval">false</span></span>&#160;) const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l00355">355</a> of file <a class="el" href="ARMBaseInstrInfo_8cpp_source.html">ARMBaseInstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="MachineBasicBlock_8h_source.html#l00289">llvm::MachineBasicBlock::back()</a>, <a class="el" href="RISCVRedundantCopyElimination_8cpp_source.html#l00075">Cond</a>, <a class="el" href="MachineOperand_8h_source.html#l00815">llvm::MachineOperand::CreateImm()</a>, <a class="el" href="ARMSubtarget_8cpp_source.html#l00397">llvm::ARMSubtarget::enableMachinePipeliner()</a>, <a class="el" href="MachineInstr_8cpp_source.html#l00718">llvm::MachineInstr::eraseFromParent()</a>, <a class="el" href="MachineInstr_8h_source.html#l00543">llvm::MachineInstr::getOpcode()</a>, <a class="el" href="MachineBasicBlock_8h_source.html#l00265">llvm::MachineBasicBlock::getParent()</a>, <a class="el" href="MachineFunction_8h_source.html#l00708">llvm::MachineFunction::getSubtarget()</a>, <a class="el" href="MD5_8cpp_source.html#l00058">I</a>, <a class="el" href="MachineBasicBlock_8h_source.html#l00293">llvm::MachineBasicBlock::instr_begin()</a>, <a class="el" href="MachineBasicBlock_8h_source.html#l00295">llvm::MachineBasicBlock::instr_end()</a>, <a class="el" href="AArch64InstrInfo_8h_source.html#l00468">llvm::isCondBranchOpcode()</a>, <a class="el" href="AArch64InstrInfo_8h_source.html#l00485">llvm::isIndirectBranchOpcode()</a>, <a class="el" href="ARMBaseInstrInfo_8h_source.html#l00644">llvm::isJumpTableBranchOpcode()</a>, <a class="el" href="MachineBasicBlock_8cpp_source.html#l00949">llvm::MachineBasicBlock::isLayoutSuccessor()</a>, <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l00560">isPredicated()</a>, <a class="el" href="ARMBaseInstrInfo_8h_source.html#l00709">llvm::isSpeculationBarrierEndBBOpcode()</a>, <a class="el" href="AArch64InstrInfo_8h_source.html#l00466">llvm::isUncondBranchOpcode()</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00074">MBB</a>, <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l00471">removeBranch()</a>, and <a class="el" href="RISCVRedundantCopyElimination_8cpp_source.html#l00076">TBB</a>.</p>

</div>
</div>
<a id="aea2eee14e3c370b6df7f6db3960826a1" name="aea2eee14e3c370b6df7f6db3960826a1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aea2eee14e3c370b6df7f6db3960826a1">&#9670;&#160;</a></span>analyzeCompare()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> ARMBaseInstrInfo::analyzeCompare </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>MI</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1Register.html">Register</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>SrcReg</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1Register.html">Register</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>SrcReg2</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int64_t &amp;</td>          <td class="paramname"><span class="paramname"><em>CmpMask</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int64_t &amp;</td>          <td class="paramname"><span class="paramname"><em>CmpValue</em></span>&#160;) const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>analyzeCompare - For a comparison instruction, return the source registers in SrcReg and SrcReg2 if having two register operands, and the value it compares against in CmpValue. </p>
<p>Return true if the comparison instruction can be analyzed. </p>

<p class="definition">Definition at line <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l02801">2801</a> of file <a class="el" href="ARMBaseInstrInfo_8cpp_source.html">ARMBaseInstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="IRTranslator_8cpp_source.html#l00110">MI</a>.</p>

<p class="reference">Referenced by <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l03307">shouldSink()</a>.</p>

</div>
</div>
<a id="a637fe9208c860066ecf02233cd258f9b" name="a637fe9208c860066ecf02233cd258f9b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a637fe9208c860066ecf02233cd258f9b">&#9670;&#160;</a></span>analyzeLoopForPipelining()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">std::unique_ptr&lt; <a class="el" href="classllvm_1_1TargetInstrInfo_1_1PipelinerLoopInfo.html">TargetInstrInfo::PipelinerLoopInfo</a> &gt; ARMBaseInstrInfo::analyzeLoopForPipelining </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *</td>          <td class="paramname"><span class="paramname"><em>LoopBB</em></span></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Analyze loop L, which must be a single-basic-block loop, and if the conditions can be understood enough produce a PipelinerLoopInfo object. </p>

<p class="definition">Definition at line <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l06976">6976</a> of file <a class="el" href="ARMBaseInstrInfo_8cpp_source.html">ARMBaseInstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="MD5_8cpp_source.html#l00058">I</a>, <a class="el" href="MachineBasicBlock_8h_source.html#l00304">llvm::MachineBasicBlock::instrs()</a>, <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l00685">isCPSRDefined()</a>, <a class="el" href="MVETailPredUtils_8h_source.html#l00058">llvm::isVCTP()</a>, and <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00105">MRI</a>.</p>

</div>
</div>
<a id="af882e4e0e248f1f833eb8f4e00b06c62" name="af882e4e0e248f1f833eb8f4e00b06c62"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af882e4e0e248f1f833eb8f4e00b06c62">&#9670;&#160;</a></span>analyzeSelect()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> ARMBaseInstrInfo::analyzeSelect </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>MI</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &gt; &amp;</td>          <td class="paramname"><span class="paramname"><em>Cond</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>TrueOp</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>FalseOp</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classbool.html">bool</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>Optimizable</em></span>&#160;) const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l02332">2332</a> of file <a class="el" href="ARMBaseInstrInfo_8cpp_source.html">ARMBaseInstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="RISCVRedundantCopyElimination_8cpp_source.html#l00075">Cond</a>, and <a class="el" href="IRTranslator_8cpp_source.html#l00110">MI</a>.</p>

</div>
</div>
<a id="ab1ec5f3b915078525275298dc021f58c" name="ab1ec5f3b915078525275298dc021f58c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab1ec5f3b915078525275298dc021f58c">&#9670;&#160;</a></span>areLoadsFromSameBasePtr()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> ARMBaseInstrInfo::areLoadsFromSameBasePtr </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *</td>          <td class="paramname"><span class="paramname"><em>Load1</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *</td>          <td class="paramname"><span class="paramname"><em>Load2</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int64_t &amp;</td>          <td class="paramname"><span class="paramname"><em>Offset1</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int64_t &amp;</td>          <td class="paramname"><span class="paramname"><em>Offset2</em></span>&#160;) const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>areLoadsFromSameBasePtr - This is used by the pre-regalloc scheduler to determine if two loads are loading from the same base address. </p>
<p>It should only return true if the base pointers are the same and the only differences between the two addresses is the offset. It also returns the offsets by reference.</p>
<p>It should only return true if the base pointers are the same and the only differences between the two addresses is the offset. It also returns the offsets by reference.</p>
<p>FIXME: remove this in favor of the <a class="el" href="classllvm_1_1MachineInstr.html" title="Representation of each machine instruction.">MachineInstr</a> interface once pre-RA-sched is permanently disabled. </p>

<p class="definition">Definition at line <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l01947">1947</a> of file <a class="el" href="ARMBaseInstrInfo_8cpp_source.html">ARMBaseInstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="ARMSubtarget_8h_source.html#l00423">llvm::ARMSubtarget::isThumb1Only()</a>.</p>

</div>
</div>
<a id="aec0904aef5bec338f4fea047c49455aa" name="aec0904aef5bec338f4fea047c49455aa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aec0904aef5bec338f4fea047c49455aa">&#9670;&#160;</a></span>breakPartialRegDependency()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">void</a> ARMBaseInstrInfo::breakPartialRegDependency </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>MI</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a></td>          <td class="paramname"><span class="paramname"><em>OpNum</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> *</td>          <td class="paramname"><span class="paramname"><em>TRI</em></span>&#160;) const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l05403">5403</a> of file <a class="el" href="ARMBaseInstrInfo_8cpp_source.html">ARMBaseInstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="MachineInstrBuilder_8h_source.html#l00225">llvm::MachineInstrBuilder::add()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00132">llvm::MachineInstrBuilder::addImm()</a>, <a class="el" href="Utils_2ARMBaseInfo_8h_source.html#l00045">llvm::ARMCC::AL</a>, <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00358">llvm::BuildMI()</a>, <a class="el" href="Value_8cpp_source.html#l00470">contains()</a>, <a class="el" href="PointerIntPair_8h_source.html#l00270">llvm::get()</a>, <a class="el" href="MachineOperand_8h_source.html#l00369">llvm::MachineOperand::getReg()</a>, <a class="el" href="IRTranslator_8cpp_source.html#l00110">MI</a>, <a class="el" href="ARMBaseInstrInfo_8h_source.html#l00542">llvm::predOps()</a>, <a class="el" href="MachineSink_8cpp_source.html#l01626">Reg</a>, and <a class="el" href="MachineSink_8cpp_source.html#l01627">TRI</a>.</p>

</div>
</div>
<a id="aee485429210d9273f05a2ffc2d1f38d6" name="aee485429210d9273f05a2ffc2d1f38d6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aee485429210d9273f05a2ffc2d1f38d6">&#9670;&#160;</a></span>buildOutlinedFrame()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">void</a> ARMBaseInstrInfo::buildOutlinedFrame </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>MBB</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>MF</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1outliner_1_1OutlinedFunction.html">outliner::OutlinedFunction</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>OF</em></span>&#160;) const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l06583">6583</a> of file <a class="el" href="ARMBaseInstrInfo_8cpp_source.html">ARMBaseInstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="MachineInstrBuilder_8h_source.html#l00225">llvm::MachineInstrBuilder::add()</a>, <a class="el" href="MachineBasicBlock_8h_source.html#l00408">llvm::MachineBasicBlock::addLiveIn()</a>, <a class="el" href="Utils_2ARMBaseInfo_8h_source.html#l00045">llvm::ARMCC::AL</a>, <a class="el" href="STLExtras_8h_source.html#l01744">llvm::any_of()</a>, <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="MachineBasicBlock_8h_source.html#l00309">llvm::MachineBasicBlock::begin()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00358">llvm::BuildMI()</a>, <a class="el" href="MachineBasicBlock_8h_source.html#l00311">llvm::MachineBasicBlock::end()</a>, <a class="el" href="PointerIntPair_8h_source.html#l00270">llvm::get()</a>, <a class="el" href="ARMSubtarget_8h_source.html#l00530">llvm::ARMSubtarget::getReturnOpcode()</a>, <a class="el" href="MachineBasicBlock_8h_source.html#l00295">llvm::MachineBasicBlock::instr_end()</a>, <a class="el" href="MachineBasicBlock_8h_source.html#l00304">llvm::MachineBasicBlock::instrs()</a>, <a class="el" href="MachineBasicBlock_8cpp_source.html#l00603">llvm::MachineBasicBlock::isLiveIn()</a>, <a class="el" href="ARMSubtarget_8h_source.html#l00371">llvm::ARMSubtarget::isTargetMachO()</a>, <a class="el" href="ARMAsmPrinter_8cpp_source.html#l00484">isThumb()</a>, <a class="el" href="AArch64InstrInfo_8cpp_source.html#l07212">MachineOutlinerDefault</a>, <a class="el" href="AArch64InstrInfo_8cpp_source.html#l07213">MachineOutlinerTailCall</a>, <a class="el" href="AArch64InstrInfo_8cpp_source.html#l07215">MachineOutlinerThunk</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00074">MBB</a>, <a class="el" href="IRTranslator_8cpp_source.html#l00110">MI</a>, and <a class="el" href="ARMBaseInstrInfo_8h_source.html#l00542">llvm::predOps()</a>.</p>

</div>
</div>
<a id="a3191456b85282bb1bb504bcc48856d1f" name="a3191456b85282bb1bb504bcc48856d1f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3191456b85282bb1bb504bcc48856d1f">&#9670;&#160;</a></span>canCauseFpMLxStall()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> llvm::ARMBaseInstrInfo::canCauseFpMLxStall </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a></td>          <td class="paramname"><span class="paramname"><em>Opcode</em></span></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>canCauseFpMLxStall - Return true if an instruction of the specified opcode will cause stalls when scheduled after (within 4-cycle window) a fp MLA / MLS instruction. </p>

<p class="definition">Definition at line <a class="el" href="ARMBaseInstrInfo_8h_source.html#l00514">514</a> of file <a class="el" href="ARMBaseInstrInfo_8h_source.html">ARMBaseInstrInfo.h</a>.</p>

</div>
</div>
<a id="a386315dfb757d24c2540155dcf9819ab" name="a386315dfb757d24c2540155dcf9819ab"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a386315dfb757d24c2540155dcf9819ab">&#9670;&#160;</a></span>ClobbersPredicate()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> ARMBaseInstrInfo::ClobbersPredicate </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>MI</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">std::vector&lt; <a class="el" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &gt; &amp;</td>          <td class="paramname"><span class="paramname"><em>Pred</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classbool.html">bool</a></td>          <td class="paramname"><span class="paramname"><em>SkipDead</em></span>&#160;) const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l00661">661</a> of file <a class="el" href="ARMBaseInstrInfo_8cpp_source.html">ARMBaseInstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="IRTranslator_8cpp_source.html#l00110">MI</a>, <a class="el" href="MCTargetDesc_2ARMBaseInfo_8h_source.html#l00414">llvm::ARMII::ThumbArithFlagSetting</a>, and <a class="el" href="MCInstrDesc_8h_source.html#l00215">llvm::MCInstrDesc::TSFlags</a>.</p>

</div>
</div>
<a id="af76e71e7ea189719baa6f8819724fac5" name="af76e71e7ea189719baa6f8819724fac5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af76e71e7ea189719baa6f8819724fac5">&#9670;&#160;</a></span>commuteInstructionImpl()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> * ARMBaseInstrInfo::commuteInstructionImpl </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>MI</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classbool.html">bool</a></td>          <td class="paramname"><span class="paramname"><em>NewMI</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a></td>          <td class="paramname"><span class="paramname"><em>OpIdx1</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a></td>          <td class="paramname"><span class="paramname"><em>OpIdx2</em></span>&#160;) const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Commutes the operands in the given instruction. </p>
<p>The commutable operands are specified by their indices OpIdx1 and OpIdx2.</p>
<p>Do not call this method for a non-commutable instruction or for non-commutable pair of operand indices OpIdx1 and OpIdx2. Even though the instruction is commutable, the method may still fail to commute the operands, null pointer is returned in such cases. </p>

<p class="definition">Definition at line <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l02269">2269</a> of file <a class="el" href="ARMBaseInstrInfo_8cpp_source.html">ARMBaseInstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="Utils_2ARMBaseInfo_8h_source.html#l00045">llvm::ARMCC::AL</a>, <a class="el" href="RISCVRedundantCopyElimination_8cpp_source.html#l00079">CC</a>, <a class="el" href="TargetInstrInfo_8cpp_source.html#l00167">llvm::TargetInstrInfo::commuteInstructionImpl()</a>, <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l02246">llvm::getInstrPredicate()</a>, <a class="el" href="Utils_2ARMBaseInfo_8h_source.html#l00048">llvm::ARMCC::getOppositeCondition()</a>, and <a class="el" href="IRTranslator_8cpp_source.html#l00110">MI</a>.</p>

<p class="reference">Referenced by <a class="el" href="Thumb2InstrInfo_8cpp_source.html#l00275">llvm::Thumb2InstrInfo::commuteInstructionImpl()</a>.</p>

</div>
</div>
<a id="aa264594513bbe667a36f2a0609fd0b3f" name="aa264594513bbe667a36f2a0609fd0b3f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa264594513bbe667a36f2a0609fd0b3f">&#9670;&#160;</a></span>convertToThreeAddress()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> * ARMBaseInstrInfo::convertToThreeAddress </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>MI</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1LiveVariables.html">LiveVariables</a> *</td>          <td class="paramname"><span class="paramname"><em>LV</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1LiveIntervals.html">LiveIntervals</a> *</td>          <td class="paramname"><span class="paramname"><em>LIS</em></span>&#160;) const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l00179">179</a> of file <a class="el" href="ARMBaseInstrInfo_8cpp_source.html">ARMBaseInstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="MachineInstrBuilder_8h_source.html#l00225">llvm::MachineInstrBuilder::add()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00132">llvm::MachineInstrBuilder::addImm()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00098">llvm::MachineInstrBuilder::addReg()</a>, <a class="el" href="MCTargetDesc_2ARMBaseInfo_8h_source.html#l00188">llvm::ARMII::AddrMode2</a>, <a class="el" href="MCTargetDesc_2ARMBaseInfo_8h_source.html#l00189">llvm::ARMII::AddrMode3</a>, <a class="el" href="MCTargetDesc_2ARMBaseInfo_8h_source.html#l00319">llvm::ARMII::AddrModeMask</a>, <a class="el" href="LiveVariables_8h_source.html#l00242">llvm::LiveVariables::addVirtualRegisterDead()</a>, <a class="el" href="LiveVariables_8h_source.html#l00207">llvm::LiveVariables::addVirtualRegisterKilled()</a>, <a class="el" href="Discriminator_8h_source.html#l00058">llvm::sampleprof::Base</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00358">llvm::BuildMI()</a>, <a class="el" href="ARMBaseInstrInfo_8h_source.html#l00550">llvm::condCodeOp()</a>, <a class="el" href="ARMBaseInstrInfo_8cpp.html#a34ded33b22d7f9418072a169b593ec4d">EnableARM3Addr</a>, <a class="el" href="PointerIntPair_8h_source.html#l00270">llvm::get()</a>, <a class="el" href="ARMAddressingModes_8h_source.html#l00406">llvm::ARM_AM::getAM2Offset()</a>, <a class="el" href="ARMAddressingModes_8h_source.html#l00409">llvm::ARM_AM::getAM2Op()</a>, <a class="el" href="ARMAddressingModes_8h_source.html#l00412">llvm::ARM_AM::getAM2ShiftOpc()</a>, <a class="el" href="ARMAddressingModes_8h_source.html#l00437">llvm::ARM_AM::getAM3Offset()</a>, <a class="el" href="ARMAddressingModes_8h_source.html#l00438">llvm::ARM_AM::getAM3Op()</a>, <a class="el" href="MCInstrDesc_8h_source.html#l00237">llvm::MCInstrDesc::getNumOperands()</a>, <a class="el" href="ARMAddressingModes_8h_source.html#l00149">llvm::ARM_AM::getSOImmVal()</a>, <a class="el" href="ARMAddressingModes_8h_source.html#l00098">llvm::ARM_AM::getSORegOpc()</a>, <a class="el" href="#a4600f410854a2540949d8bfb93c9c348">getUnindexedOpcode()</a>, <a class="el" href="LiveVariables_8cpp_source.html#l00084">llvm::LiveVariables::getVarInfo()</a>, <a class="el" href="MCTargetDesc_2ARMBaseInfo_8h_source.html#l00325">llvm::ARMII::IndexModeMask</a>, <a class="el" href="MCTargetDesc_2ARMBaseInfo_8h_source.html#l00180">llvm::ARMII::IndexModePost</a>, <a class="el" href="MCTargetDesc_2ARMBaseInfo_8h_source.html#l00179">llvm::ARMII::IndexModePre</a>, <a class="el" href="MCTargetDesc_2ARMBaseInfo_8h_source.html#l00324">llvm::ARMII::IndexModeShift</a>, <a class="el" href="MachineBasicBlock_8cpp_source.html#l01407">llvm::MachineBasicBlock::insert()</a>, <a class="el" href="ARCInstrInfo_8cpp_source.html#l00053">isLoad()</a>, <a class="el" href="llvm_2Support_2ErrorHandling_8h_source.html#l00143">llvm_unreachable</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00074">MBB</a>, <a class="el" href="IRTranslator_8cpp_source.html#l00110">MI</a>, <a class="el" href="DWP_8cpp_source.html#l00440">llvm::Offset</a>, <a class="el" href="ARMBaseInstrInfo_8h_source.html#l00542">llvm::predOps()</a>, <a class="el" href="ARMAddressingModes_8h_source.html#l00038">llvm::ARM_AM::sub</a>, and <a class="el" href="RISCVInsertVSETVLI_8cpp_source.html#l00732">TSFlags</a>.</p>

</div>
</div>
<a id="acf6de9364e750aa1c6f072cf746e26be" name="acf6de9364e750aa1c6f072cf746e26be"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acf6de9364e750aa1c6f072cf746e26be">&#9670;&#160;</a></span>copyFromCPSR()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">void</a> ARMBaseInstrInfo::copyFromCPSR </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>MBB</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html#ae34c996b58df9b9ce6695a0c8b70c533">MachineBasicBlock::iterator</a></td>          <td class="paramname"><span class="paramname"><em>I</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a></td>          <td class="paramname"><span class="paramname"><em>DestReg</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classbool.html">bool</a></td>          <td class="paramname"><span class="paramname"><em>KillSrc</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1ARMSubtarget.html">ARMSubtarget</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>Subtarget</em></span>&#160;) const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l00827">827</a> of file <a class="el" href="ARMBaseInstrInfo_8cpp_source.html">ARMBaseInstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="MachineInstrBuilder_8h_source.html#l00225">llvm::MachineInstrBuilder::add()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00132">llvm::MachineInstrBuilder::addImm()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00098">llvm::MachineInstrBuilder::addReg()</a>, <a class="el" href="Utils_2ARMBaseInfo_8h_source.html#l00045">llvm::ARMCC::AL</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00358">llvm::BuildMI()</a>, <a class="el" href="PointerIntPair_8h_source.html#l00270">llvm::get()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00532">llvm::getKillRegState()</a>, <a class="el" href="MD5_8cpp_source.html#l00058">I</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00047">llvm::RegState::Implicit</a>, <a class="el" href="ARMSubtarget_8h_source.html#l00425">llvm::ARMSubtarget::isMClass()</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00074">MBB</a>, and <a class="el" href="ARMBaseInstrInfo_8h_source.html#l00542">llvm::predOps()</a>.</p>

<p class="reference">Referenced by <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l00891">copyPhysReg()</a>.</p>

</div>
</div>
<a id="a02776b2fa1dd9f5d835e3c3832643e9b" name="a02776b2fa1dd9f5d835e3c3832643e9b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a02776b2fa1dd9f5d835e3c3832643e9b">&#9670;&#160;</a></span>copyPhysReg()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">void</a> ARMBaseInstrInfo::copyPhysReg </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>MBB</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html#ae34c996b58df9b9ce6695a0c8b70c533">MachineBasicBlock::iterator</a></td>          <td class="paramname"><span class="paramname"><em>I</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1DebugLoc.html">DebugLoc</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DL</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MCRegister.html">MCRegister</a></td>          <td class="paramname"><span class="paramname"><em>DestReg</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MCRegister.html">MCRegister</a></td>          <td class="paramname"><span class="paramname"><em>SrcReg</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classbool.html">bool</a></td>          <td class="paramname"><span class="paramname"><em>KillSrc</em></span>&#160;) const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l00891">891</a> of file <a class="el" href="ARMBaseInstrInfo_8cpp_source.html">ARMBaseInstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="MachineInstrBuilder_8h_source.html#l00225">llvm::MachineInstrBuilder::add()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00098">llvm::MachineInstrBuilder::addReg()</a>, <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l00873">llvm::addUnpredicatedMveVpredROp()</a>, <a class="el" href="Utils_2ARMBaseInfo_8h_source.html#l00045">llvm::ARMCC::AL</a>, <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00358">llvm::BuildMI()</a>, <a class="el" href="ARMBaseInstrInfo_8h_source.html#l00550">llvm::condCodeOp()</a>, <a class="el" href="Value_8cpp_source.html#l00470">contains()</a>, <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l00827">copyFromCPSR()</a>, <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l00847">copyToCPSR()</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00076">DL</a>, <a class="el" href="PointerIntPair_8h_source.html#l00270">llvm::get()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00532">llvm::getKillRegState()</a>, <a class="el" href="#a5df2d68f5108124f51112e732d713517">getRegisterInfo()</a>, <a class="el" href="MD5_8cpp_source.html#l00058">I</a>, <a class="el" href="ARMSubtarget_8h_source.html#l00424">llvm::ARMSubtarget::isThumb2()</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00074">MBB</a>, <a class="el" href="ARMBaseInstrInfo_8h_source.html#l00542">llvm::predOps()</a>, and <a class="el" href="MachineSink_8cpp_source.html#l01627">TRI</a>.</p>

<p class="reference">Referenced by <a class="el" href="Thumb2InstrInfo_8cpp_source.html#l00150">llvm::Thumb2InstrInfo::copyPhysReg()</a>, and <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l06659">insertOutlinedCall()</a>.</p>

</div>
</div>
<a id="a9e907f70e18fb67696cf3430f77c7149" name="a9e907f70e18fb67696cf3430f77c7149"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9e907f70e18fb67696cf3430f77c7149">&#9670;&#160;</a></span>copyToCPSR()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">void</a> ARMBaseInstrInfo::copyToCPSR </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>MBB</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html#ae34c996b58df9b9ce6695a0c8b70c533">MachineBasicBlock::iterator</a></td>          <td class="paramname"><span class="paramname"><em>I</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a></td>          <td class="paramname"><span class="paramname"><em>SrcReg</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classbool.html">bool</a></td>          <td class="paramname"><span class="paramname"><em>KillSrc</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1ARMSubtarget.html">ARMSubtarget</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>Subtarget</em></span>&#160;) const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l00847">847</a> of file <a class="el" href="ARMBaseInstrInfo_8cpp_source.html">ARMBaseInstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="MachineInstrBuilder_8h_source.html#l00225">llvm::MachineInstrBuilder::add()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00132">llvm::MachineInstrBuilder::addImm()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00098">llvm::MachineInstrBuilder::addReg()</a>, <a class="el" href="Utils_2ARMBaseInfo_8h_source.html#l00045">llvm::ARMCC::AL</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00358">llvm::BuildMI()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00045">llvm::RegState::Define</a>, <a class="el" href="PointerIntPair_8h_source.html#l00270">llvm::get()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00532">llvm::getKillRegState()</a>, <a class="el" href="MD5_8cpp_source.html#l00058">I</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00047">llvm::RegState::Implicit</a>, <a class="el" href="ARMSubtarget_8h_source.html#l00425">llvm::ARMSubtarget::isMClass()</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00074">MBB</a>, and <a class="el" href="ARMBaseInstrInfo_8h_source.html#l00542">llvm::predOps()</a>.</p>

<p class="reference">Referenced by <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l00891">copyPhysReg()</a>.</p>

</div>
</div>
<a id="a81895310467818e56fd11bbcbb64ee59" name="a81895310467818e56fd11bbcbb64ee59"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a81895310467818e56fd11bbcbb64ee59">&#9670;&#160;</a></span>createMIROperandComment()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">std::string ARMBaseInstrInfo::createMIROperandComment </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>MI</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>Op</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a></td>          <td class="paramname"><span class="paramname"><em>OpIdx</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> *</td>          <td class="paramname"><span class="paramname"><em>TRI</em></span>&#160;) const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l00576">576</a> of file <a class="el" href="ARMBaseInstrInfo_8cpp_source.html">ARMBaseInstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="Utils_2ARMBaseInfo_8h_source.html#l00146">llvm::ARMCondCodeToString()</a>, <a class="el" href="RISCVRedundantCopyElimination_8cpp_source.html#l00079">CC</a>, <a class="el" href="TargetInstrInfo_8cpp_source.html#l01546">llvm::TargetInstrInfo::createMIROperandComment()</a>, <a class="el" href="IRTranslator_8cpp_source.html#l00110">MI</a>, and <a class="el" href="MachineSink_8cpp_source.html#l01627">TRI</a>.</p>

</div>
</div>
<a id="a1b4105078d9414276e67bb58a5f27306" name="a1b4105078d9414276e67bb58a5f27306"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1b4105078d9414276e67bb58a5f27306">&#9670;&#160;</a></span>CreateTargetHazardRecognizer()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ScheduleHazardRecognizer.html">ScheduleHazardRecognizer</a> * ARMBaseInstrInfo::CreateTargetHazardRecognizer </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetSubtargetInfo.html">TargetSubtargetInfo</a> *</td>          <td class="paramname"><span class="paramname"><em>STI</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1ScheduleDAG.html">ScheduleDAG</a> *</td>          <td class="paramname"><span class="paramname"><em>DAG</em></span>&#160;) const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l00129">129</a> of file <a class="el" href="ARMBaseInstrInfo_8cpp_source.html">ARMBaseInstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="TargetInstrInfo_8cpp_source.html#l01253">llvm::TargetInstrInfo::CreateTargetHazardRecognizer()</a>.</p>

</div>
</div>
<a id="a7e340b4e4b4412f6808ff4270bfa6999" name="a7e340b4e4b4412f6808ff4270bfa6999"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7e340b4e4b4412f6808ff4270bfa6999">&#9670;&#160;</a></span>CreateTargetMIHazardRecognizer()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ScheduleHazardRecognizer.html">ScheduleHazardRecognizer</a> * ARMBaseInstrInfo::CreateTargetMIHazardRecognizer </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1InstrItineraryData.html">InstrItineraryData</a> *</td>          <td class="paramname"><span class="paramname"><em>II</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1ScheduleDAGMI.html">ScheduleDAGMI</a> *</td>          <td class="paramname"><span class="paramname"><em>DAG</em></span>&#160;) const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l00142">142</a> of file <a class="el" href="ARMBaseInstrInfo_8cpp_source.html">ARMBaseInstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="TargetInstrInfo_8cpp_source.html#l01260">llvm::TargetInstrInfo::CreateTargetMIHazardRecognizer()</a>, <a class="el" href="MachineScheduler_8h_source.html#l00321">llvm::ScheduleDAGMI::hasVRegLiveness()</a>, and <a class="el" href="ARMSubtarget_8h_source.html#l00318">llvm::ARMSubtarget::isCortexM7()</a>.</p>

</div>
</div>
<a id="a624af1a09f6ec191f88dfd2b26c3e54a" name="a624af1a09f6ec191f88dfd2b26c3e54a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a624af1a09f6ec191f88dfd2b26c3e54a">&#9670;&#160;</a></span>CreateTargetPostRAHazardRecognizer()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ScheduleHazardRecognizer.html">ScheduleHazardRecognizer</a> * ARMBaseInstrInfo::CreateTargetPostRAHazardRecognizer </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1InstrItineraryData.html">InstrItineraryData</a> *</td>          <td class="paramname"><span class="paramname"><em>II</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1ScheduleDAG.html">ScheduleDAG</a> *</td>          <td class="paramname"><span class="paramname"><em>DAG</em></span>&#160;) const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l00164">164</a> of file <a class="el" href="ARMBaseInstrInfo_8cpp_source.html">ARMBaseInstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="TargetInstrInfo_8cpp_source.html#l01267">llvm::TargetInstrInfo::CreateTargetPostRAHazardRecognizer()</a>, <a class="el" href="ARMSubtarget_8h_source.html#l00330">llvm::ARMSubtarget::hasVFP2Base()</a>, and <a class="el" href="ARMSubtarget_8h_source.html#l00424">llvm::ARMSubtarget::isThumb2()</a>.</p>

</div>
</div>
<a id="a31eba269056d6cd7830101118d1d9547" name="a31eba269056d6cd7830101118d1d9547"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a31eba269056d6cd7830101118d1d9547">&#9670;&#160;</a></span>decomposeMachineOperandsTargetFlags()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">std::pair&lt; <a class="el" href="classunsigned.html">unsigned</a>, <a class="el" href="classunsigned.html">unsigned</a> &gt; ARMBaseInstrInfo::decomposeMachineOperandsTargetFlags </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a></td>          <td class="paramname"><span class="paramname"><em>TF</em></span></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l05532">5532</a> of file <a class="el" href="ARMBaseInstrInfo_8cpp_source.html">ARMBaseInstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="MCTargetDesc_2ARMBaseInfo_8h_source.html#l00258">llvm::ARMII::MO_OPTION_MASK</a>.</p>

</div>
</div>
<a id="a9623871230b3a4317f06f55c576c404e" name="a9623871230b3a4317f06f55c576c404e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9623871230b3a4317f06f55c576c404e">&#9670;&#160;</a></span>describeLoadedValue()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">std::optional&lt; <a class="el" href="namespacellvm.html#ad81cebfbef0742380b0227ae7000e0a3">ParamLoadedValue</a> &gt; ARMBaseInstrInfo::describeLoadedValue </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>MI</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1Register.html">Register</a></td>          <td class="paramname"><span class="paramname"><em>Reg</em></span>&#160;) const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Specialization of <a class="el" href="classllvm_1_1TargetInstrInfo.html#a6885e40448874565521daac98e11f50d">TargetInstrInfo::describeLoadedValue</a>, used to enhance debug entry value descriptions for <a class="el" href="namespacellvm_1_1ARM.html" title="Define some predicates that are used for node matching.">ARM</a> targets. </p>

<p class="definition">Definition at line <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l01074">1074</a> of file <a class="el" href="ARMBaseInstrInfo_8cpp_source.html">ARMBaseInstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="TargetInstrInfo_8cpp_source.html#l01377">llvm::TargetInstrInfo::describeLoadedValue()</a>, <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l01058">isCopyInstrImpl()</a>, and <a class="el" href="IRTranslator_8cpp_source.html#l00110">MI</a>.</p>

</div>
</div>
<a id="a7a4e4e4a8fa157eb9945d44717359bb1" name="a7a4e4e4a8fa157eb9945d44717359bb1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7a4e4e4a8fa157eb9945d44717359bb1">&#9670;&#160;</a></span>duplicate()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp; ARMBaseInstrInfo::duplicate </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>MBB</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html#ae34c996b58df9b9ce6695a0c8b70c533">MachineBasicBlock::iterator</a></td>          <td class="paramname"><span class="paramname"><em>InsertBefore</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>Orig</em></span>&#160;) const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l01836">1836</a> of file <a class="el" href="ARMBaseInstrInfo_8cpp_source.html">ARMBaseInstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="TargetInstrInfo_8cpp_source.html#l00433">llvm::TargetInstrInfo::duplicate()</a>, <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l01765">duplicateCPV()</a>, <a class="el" href="ilist__node_8h_source.html#l00082">llvm::ilist_node_impl&lt; OptionsT &gt;::getIterator()</a>, <a class="el" href="MachineBasicBlock_8h_source.html#l00265">llvm::MachineBasicBlock::getParent()</a>, <a class="el" href="MD5_8cpp_source.html#l00058">I</a>, and <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00074">MBB</a>.</p>

</div>
</div>
<a id="a83de3f9ab24662688a50952de742a4dd" name="a83de3f9ab24662688a50952de742a4dd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a83de3f9ab24662688a50952de742a4dd">&#9670;&#160;</a></span>expandLoadStackGuardBase()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">void</a> ARMBaseInstrInfo::expandLoadStackGuardBase </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html#ae34c996b58df9b9ce6695a0c8b70c533">MachineBasicBlock::iterator</a></td>          <td class="paramname"><span class="paramname"><em>MI</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a></td>          <td class="paramname"><span class="paramname"><em>LoadImmOpc</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a></td>          <td class="paramname"><span class="paramname"><em>LoadOpc</em></span>&#160;) const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l04930">4930</a> of file <a class="el" href="ARMBaseInstrInfo_8cpp_source.html">ARMBaseInstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="MachineInstrBuilder_8h_source.html#l00225">llvm::MachineInstrBuilder::add()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00178">llvm::MachineInstrBuilder::addGlobalAddress()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00132">llvm::MachineInstrBuilder::addImm()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00203">llvm::MachineInstrBuilder::addMemOperand()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00098">llvm::MachineInstrBuilder::addReg()</a>, <a class="el" href="Utils_2ARMBaseInfo_8h_source.html#l00045">llvm::ARMCC::AL</a>, <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00358">llvm::BuildMI()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00214">llvm::MachineInstrBuilder::cloneMemRefs()</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00076">DL</a>, <a class="el" href="PointerIntPair_8h_source.html#l00270">llvm::get()</a>, <a class="el" href="MachineFunction_8h_source.html#l00674">llvm::MachineFunction::getFunction()</a>, <a class="el" href="MachineOperand_8cpp_source.html#l01057">llvm::MachinePointerInfo::getGOT()</a>, <a class="el" href="MachineFunction_8cpp_source.html#l00477">llvm::MachineFunction::getMachineMemOperand()</a>, <a class="el" href="GlobalValue_8h_source.html#l00652">llvm::GlobalValue::getParent()</a>, <a class="el" href="MachineBasicBlock_8h_source.html#l00265">llvm::MachineBasicBlock::getParent()</a>, <a class="el" href="Module_8cpp_source.html#l00743">llvm::Module::getStackProtectorGuardOffset()</a>, <a class="el" href="GlobalValue_8h_source.html#l00274">llvm::GlobalValue::hasDLLImportStorageClass()</a>, <a class="el" href="ARMSubtarget_8cpp_source.html#l00353">llvm::ARMSubtarget::isGVIndirectSymbol()</a>, <a class="el" href="ARMSubtarget_8cpp_source.html#l00367">llvm::ARMSubtarget::isGVInGOT()</a>, <a class="el" href="ARMSubtarget_8h_source.html#l00405">llvm::ARMSubtarget::isReadTPSoft()</a>, <a class="el" href="ARMSubtarget_8cpp_source.html#l00344">llvm::ARMSubtarget::isROPI()</a>, <a class="el" href="ARMSubtarget_8cpp_source.html#l00348">llvm::ARMSubtarget::isRWPI()</a>, <a class="el" href="ARMSubtarget_8h_source.html#l00369">llvm::ARMSubtarget::isTargetCOFF()</a>, <a class="el" href="ARMSubtarget_8h_source.html#l00371">llvm::ARMSubtarget::isTargetMachO()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00049">llvm::RegState::Kill</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00074">MBB</a>, <a class="el" href="IRTranslator_8cpp_source.html#l00110">MI</a>, <a class="el" href="MCTargetDesc_2ARMBaseInfo_8h_source.html#l00263">llvm::ARMII::MO_COFFSTUB</a>, <a class="el" href="MCTargetDesc_2ARMBaseInfo_8h_source.html#l00275">llvm::ARMII::MO_DLLIMPORT</a>, <a class="el" href="MCTargetDesc_2ARMBaseInfo_8h_source.html#l00266">llvm::ARMII::MO_GOT</a>, <a class="el" href="MCTargetDesc_2ARMBaseInfo_8h_source.html#l00246">llvm::ARMII::MO_NO_FLAG</a>, <a class="el" href="MCTargetDesc_2ARMBaseInfo_8h_source.html#l00288">llvm::ARMII::MO_NONLAZY</a>, <a class="el" href="MachineMemOperand_8h_source.html#l00141">llvm::MachineMemOperand::MODereferenceable</a>, <a class="el" href="MachineMemOperand_8h_source.html#l00143">llvm::MachineMemOperand::MOInvariant</a>, <a class="el" href="MachineMemOperand_8h_source.html#l00133">llvm::MachineMemOperand::MOLoad</a>, <a class="el" href="DWP_8cpp_source.html#l00440">llvm::Offset</a>, and <a class="el" href="ARMBaseInstrInfo_8h_source.html#l00542">llvm::predOps()</a>.</p>

</div>
</div>
<a id="abe2c3303ec55393902e579d316051289" name="abe2c3303ec55393902e579d316051289"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abe2c3303ec55393902e579d316051289">&#9670;&#160;</a></span>expandPostRAPseudo()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> ARMBaseInstrInfo::expandPostRAPseudo </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>MI</em></span></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l01685">1685</a> of file <a class="el" href="ARMBaseInstrInfo_8cpp_source.html">ARMBaseInstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="MachineInstrBuilder_8h_source.html#l00225">llvm::MachineInstrBuilder::add()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00098">llvm::MachineInstrBuilder::addReg()</a>, <a class="el" href="Utils_2ARMBaseInfo_8h_source.html#l00045">llvm::ARMCC::AL</a>, <a class="el" href="Value_8cpp_source.html#l00470">contains()</a>, <a class="el" href="Debug_8cpp_source.html#l00163">llvm::dbgs()</a>, <a class="el" href="PointerIntPair_8h_source.html#l00270">llvm::get()</a>, <a class="el" href="#a5df2d68f5108124f51112e732d713517">getRegisterInfo()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00047">llvm::RegState::Implicit</a>, <a class="el" href="Debug_8h_source.html#l00101">LLVM_DEBUG</a>, <a class="el" href="IRTranslator_8cpp_source.html#l00110">MI</a>, <a class="el" href="ARMBaseInstrInfo_8h_source.html#l00542">llvm::predOps()</a>, and <a class="el" href="MachineSink_8cpp_source.html#l01627">TRI</a>.</p>

</div>
</div>
<a id="a9e67eded3410916d5eb1b9710d9edb50" name="a9e67eded3410916d5eb1b9710d9edb50"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9e67eded3410916d5eb1b9710d9edb50">&#9670;&#160;</a></span>extraSizeToPredicateInstructions()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classunsigned.html">unsigned</a> ARMBaseInstrInfo::extraSizeToPredicateInstructions </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>MF</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a></td>          <td class="paramname"><span class="paramname"><em>NumInsts</em></span>&#160;) const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l02199">2199</a> of file <a class="el" href="ARMBaseInstrInfo_8cpp_source.html">ARMBaseInstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="MathExtras_8h_source.html#l00414">llvm::divideCeil()</a>, <a class="el" href="ARMSubtarget_8h_source.html#l00424">llvm::ARMSubtarget::isThumb2()</a>, and <a class="el" href="ARMSubtarget_8h_source.html#l00462">llvm::ARMSubtarget::restrictIT()</a>.</p>

</div>
</div>
<a id="a0fc7f7698967fe2bff93cc50a352d1e5" name="a0fc7f7698967fe2bff93cc50a352d1e5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0fc7f7698967fe2bff93cc50a352d1e5">&#9670;&#160;</a></span>FoldImmediate()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> ARMBaseInstrInfo::FoldImmediate </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>UseMI</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DefMI</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1Register.html">Register</a></td>          <td class="paramname"><span class="paramname"><em>Reg</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> *</td>          <td class="paramname"><span class="paramname"><em>MRI</em></span>&#160;) const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>FoldImmediate - 'Reg' is known to be defined by a move immediate instruction, try to fold the immediate into the use instruction. </p>

<p class="definition">Definition at line <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l03325">3325</a> of file <a class="el" href="ARMBaseInstrInfo_8cpp_source.html">ARMBaseInstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="MachineInstrBuilder_8h_source.html#l00225">llvm::MachineInstrBuilder::add()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00132">llvm::MachineInstrBuilder::addImm()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00098">llvm::MachineInstrBuilder::addReg()</a>, <a class="el" href="Utils_2ARMBaseInfo_8h_source.html#l00045">llvm::ARMCC::AL</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00358">llvm::BuildMI()</a>, <a class="el" href="ARMBaseInstrInfo_8h_source.html#l00550">llvm::condCodeOp()</a>, <a class="el" href="AArch64ExpandPseudoInsts_8cpp_source.html#l00108">DefMI</a>, <a class="el" href="PointerIntPair_8h_source.html#l00270">llvm::get()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00532">llvm::getKillRegState()</a>, <a class="el" href="MachineOperand_8h_source.html#l00369">llvm::MachineOperand::getReg()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00095">llvm::MachineInstrBuilder::getReg()</a>, <a class="el" href="ARMAddressingModes_8h_source.html#l00179">llvm::ARM_AM::getSOImmTwoPartFirst()</a>, <a class="el" href="ARMAddressingModes_8h_source.html#l00185">llvm::ARM_AM::getSOImmTwoPartSecond()</a>, <a class="el" href="ARMAddressingModes_8h_source.html#l00355">llvm::ARM_AM::getT2SOImmTwoPartFirst()</a>, <a class="el" href="ARMAddressingModes_8h_source.html#l00372">llvm::ARM_AM::getT2SOImmTwoPartSecond()</a>, <a class="el" href="MachineOperand_8h_source.html#l00394">llvm::MachineOperand::isDead()</a>, <a class="el" href="ARMAddressingModes_8h_source.html#l00166">llvm::ARM_AM::isSOImmTwoPartVal()</a>, <a class="el" href="ARMAddressingModes_8h_source.html#l00328">llvm::ARM_AM::isT2SOImmTwoPartVal()</a>, <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00105">MRI</a>, <a class="el" href="ARMBaseInstrInfo_8h_source.html#l00542">llvm::predOps()</a>, <a class="el" href="MachineSink_8cpp_source.html#l01626">Reg</a>, and <a class="el" href="AArch64ExpandPseudoInsts_8cpp_source.html#l00107">UseMI</a>.</p>

</div>
</div>
<a id="ad0d0b95162803bce3077da0508daa9a7" name="ad0d0b95162803bce3077da0508daa9a7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad0d0b95162803bce3077da0508daa9a7">&#9670;&#160;</a></span>getExecutionDomain()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">std::pair&lt; <a class="el" href="classuint16__t.html">uint16_t</a>, <a class="el" href="classuint16__t.html">uint16_t</a> &gt; ARMBaseInstrInfo::getExecutionDomain </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>MI</em></span></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>VFP/NEON execution domains. </p>

<p class="definition">Definition at line <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l05044">5044</a> of file <a class="el" href="ARMBaseInstrInfo_8cpp_source.html">ARMBaseInstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="MCTargetDesc_2ARMBaseInfo_8h_source.html#l00442">llvm::ARMII::DomainMask</a>, <a class="el" href="MCTargetDesc_2ARMBaseInfo_8h_source.html#l00445">llvm::ARMII::DomainNEON</a>, <a class="el" href="MCTargetDesc_2ARMBaseInfo_8h_source.html#l00446">llvm::ARMII::DomainNEONA8</a>, <a class="el" href="MCTargetDesc_2ARMBaseInfo_8h_source.html#l00444">llvm::ARMII::DomainVFP</a>, <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l05035">ExeGeneric</a>, <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l05037">ExeNEON</a>, <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l05036">ExeVFP</a>, <a class="el" href="ARMSubtarget_8h_source.html#l00313">llvm::ARMSubtarget::isCortexA8()</a>, <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l00560">isPredicated()</a>, and <a class="el" href="IRTranslator_8cpp_source.html#l00110">MI</a>.</p>

</div>
</div>
<a id="afc76a889f289a0e841775d80aa0338ba" name="afc76a889f289a0e841775d80aa0338ba"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afc76a889f289a0e841775d80aa0338ba">&#9670;&#160;</a></span>getExtractSubregLikeInputs()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> ARMBaseInstrInfo::getExtractSubregLikeInputs </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>MI</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a></td>          <td class="paramname"><span class="paramname"><em>DefIdx</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="PeepholeOptimizer_8cpp.html#ad153312ce0e21a9c411b560bd535b1b7">RegSubRegPairAndIdx</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>InputReg</em></span>&#160;) const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Build the equivalent inputs of a EXTRACT_SUBREG for the given <code>MI</code> and <code>DefIdx</code>. </p>
<p><code></code>[out] InputReg of the equivalent EXTRACT_SUBREG. E.g., EXTRACT_SUBREG %1:sub1, sub0, sub1 would produce:</p><ul>
<li>%1:sub1, sub0</li>
</ul>
<dl class="section return"><dt>Returns</dt><dd>true if it is possible to build such an input sequence with the pair <code>MI</code>, <code>DefIdx</code>. False otherwise.</dd></dl>
<dl class="section pre"><dt>Precondition</dt><dd>MI.isExtractSubregLike(). </dd></dl>

<p class="definition">Definition at line <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l05481">5481</a> of file <a class="el" href="ARMBaseInstrInfo_8cpp_source.html">ARMBaseInstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="llvm_2Support_2ErrorHandling_8h_source.html#l00143">llvm_unreachable</a>, and <a class="el" href="IRTranslator_8cpp_source.html#l00110">MI</a>.</p>

</div>
</div>
<a id="a8a3ea3c557d071ba55dbd5fbd1fcc8be" name="a8a3ea3c557d071ba55dbd5fbd1fcc8be"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8a3ea3c557d071ba55dbd5fbd1fcc8be">&#9670;&#160;</a></span>getFramePred()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classunsigned.html">unsigned</a> llvm::ARMBaseInstrInfo::getFramePred </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>MI</em></span></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Returns predicate register associated with the given frame instruction. </p>

<p class="definition">Definition at line <a class="el" href="ARMBaseInstrInfo_8h_source.html#l00523">523</a> of file <a class="el" href="ARMBaseInstrInfo_8h_source.html">ARMBaseInstrInfo.h</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, and <a class="el" href="IRTranslator_8cpp_source.html#l00110">MI</a>.</p>

</div>
</div>
<a id="abc8556ad731efc2f7a407169624d812e" name="abc8556ad731efc2f7a407169624d812e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abc8556ad731efc2f7a407169624d812e">&#9670;&#160;</a></span>getInsertSubregLikeInputs()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> ARMBaseInstrInfo::getInsertSubregLikeInputs </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>MI</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a></td>          <td class="paramname"><span class="paramname"><em>DefIdx</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="PeepholeOptimizer_8cpp.html#a16005492b382a6a76abae848b4af2b83">RegSubRegPair</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>BaseReg</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="PeepholeOptimizer_8cpp.html#ad153312ce0e21a9c411b560bd535b1b7">RegSubRegPairAndIdx</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>InsertedReg</em></span>&#160;) const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Build the equivalent inputs of a INSERT_SUBREG for the given <code>MI</code> and <code>DefIdx</code>. </p>
<p><code></code>[out] BaseReg and <code></code>[out] InsertedReg contain the equivalent inputs of INSERT_SUBREG. E.g., INSERT_SUBREG %0:sub0, %1:sub1, sub3 would produce:</p><ul>
<li>BaseReg: %0:sub0</li>
<li>InsertedReg: %1:sub1, sub3</li>
</ul>
<dl class="section return"><dt>Returns</dt><dd>true if it is possible to build such an input sequence with the pair <code>MI</code>, <code>DefIdx</code>. False otherwise.</dd></dl>
<dl class="section pre"><dt>Precondition</dt><dd>MI.isInsertSubregLike(). </dd></dl>

<p class="definition">Definition at line <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l05504">5504</a> of file <a class="el" href="ARMBaseInstrInfo_8cpp_source.html">ARMBaseInstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="llvm_2Support_2ErrorHandling_8h_source.html#l00143">llvm_unreachable</a>, <a class="el" href="IRTranslator_8cpp_source.html#l00110">MI</a>, <a class="el" href="TargetInstrInfo_8h_source.html#l00496">llvm::TargetInstrInfo::RegSubRegPair::Reg</a>, and <a class="el" href="TargetInstrInfo_8h_source.html#l00497">llvm::TargetInstrInfo::RegSubRegPair::SubReg</a>.</p>

</div>
</div>
<a id="a6395fc391c48db81db6a83fef912ac07" name="a6395fc391c48db81db6a83fef912ac07"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6395fc391c48db81db6a83fef912ac07">&#9670;&#160;</a></span>getInstSizeInBytes()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classunsigned.html">unsigned</a> ARMBaseInstrInfo::getInstSizeInBytes </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>MI</em></span></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>GetInstSize - Returns the size of the specified <a class="el" href="classllvm_1_1MachineInstr.html" title="Representation of each machine instruction.">MachineInstr</a>. </p>
<p>GetInstSize - Return the size of the specified <a class="el" href="classllvm_1_1MachineInstr.html" title="Representation of each machine instruction.">MachineInstr</a>. </p>

<p class="definition">Definition at line <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l00778">778</a> of file <a class="el" href="ARMBaseInstrInfo_8cpp_source.html">ARMBaseInstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="Alignment_8h_source.html#l00155">llvm::alignTo()</a>, <a class="el" href="MachineFunction_8h_source.html#l00806">llvm::MachineFunction::getInfo()</a>, <a class="el" href="llvm_2Target_2TargetMachine_8h_source.html#l00213">llvm::TargetMachine::getMCAsmInfo()</a>, <a class="el" href="MachineBasicBlock_8h_source.html#l00265">llvm::MachineBasicBlock::getParent()</a>, <a class="el" href="MCInstrDesc_8h_source.html#l00605">llvm::MCInstrDesc::getSize()</a>, <a class="el" href="MachineFunction_8h_source.html#l00704">llvm::MachineFunction::getTarget()</a>, <a class="el" href="ARMMachineFunctionInfo_8h_source.html#l00162">llvm::ARMFunctionInfo::isThumbFunction()</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00074">MBB</a>, <a class="el" href="IRTranslator_8cpp_source.html#l00110">MI</a>, and <a class="el" href="ELFObjHandler_8cpp_source.html#l00081">Size</a>.</p>

<p class="reference">Referenced by <a class="el" href="ARMBasicBlockInfo_8cpp_source.html#l00047">llvm::ARMBasicBlockUtils::computeBlockSize()</a>, <a class="el" href="ARMBasicBlockInfo_8cpp_source.html#l00075">llvm::ARMBasicBlockUtils::getOffsetOf()</a>, and <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l02213">predictBranchSizeForIfCvt()</a>.</p>

</div>
</div>
<a id="a54d24a65d052560ecdc9cbd2194a5730" name="a54d24a65d052560ecdc9cbd2194a5730"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a54d24a65d052560ecdc9cbd2194a5730">&#9670;&#160;</a></span>getNumLDMAddresses()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classunsigned.html">unsigned</a> ARMBaseInstrInfo::getNumLDMAddresses </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>MI</em></span></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Get the number of addresses by LDM or VLDM or zero for unknown. </p>

<p class="definition">Definition at line <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l03722">3722</a> of file <a class="el" href="ARMBaseInstrInfo_8cpp_source.html">ARMBaseInstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="BuiltinGCs_8cpp.html#ab5899ca200d34e3cc6bb09ebce5e5b3c">E</a>, <a class="el" href="MD5_8cpp_source.html#l00058">I</a>, <a class="el" href="IRTranslator_8cpp_source.html#l00110">MI</a>, and <a class="el" href="ELFObjHandler_8cpp_source.html#l00081">Size</a>.</p>

</div>
</div>
<a id="a41289ca8ad61ff8ab86bc82a0afd8e1c" name="a41289ca8ad61ff8ab86bc82a0afd8e1c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a41289ca8ad61ff8ab86bc82a0afd8e1c">&#9670;&#160;</a></span>getNumMicroOps()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classunsigned.html">unsigned</a> ARMBaseInstrInfo::getNumMicroOps </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1InstrItineraryData.html">InstrItineraryData</a> *</td>          <td class="paramname"><span class="paramname"><em>ItinData</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>MI</em></span>&#160;) const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l03776">3776</a> of file <a class="el" href="ARMBaseInstrInfo_8cpp_source.html">ARMBaseInstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="ELFObjHandler_8cpp_source.html#l00082">Align</a>, <a class="el" href="ARMSubtarget_8h_source.html#l00139">llvm::ARMSubtarget::DoubleIssue</a>, <a class="el" href="ARMSubtarget_8h_source.html#l00142">llvm::ARMSubtarget::DoubleIssueCheckUnalignedAccess</a>, <a class="el" href="NVPTXUtilities_8cpp_source.html#l00295">llvm::getAlign()</a>, <a class="el" href="ARMSubtarget_8h_source.html#l00510">llvm::ARMSubtarget::getLdStMultipleTiming()</a>, <a class="el" href="MCInstrItineraries_8h_source.html#l00228">llvm::InstrItineraryData::getNumMicroOps()</a>, <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l03737">getNumMicroOpsSingleIssuePlusExtras()</a>, <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l03474">getNumMicroOpsSwiftLdSt()</a>, <a class="el" href="MCInstrItineraries_8h_source.html#l00126">llvm::InstrItineraryData::isEmpty()</a>, <a class="el" href="ARMSubtarget_8h_source.html#l00316">llvm::ARMSubtarget::isSwift()</a>, <a class="el" href="llvm_2Support_2ErrorHandling_8h_source.html#l00143">llvm_unreachable</a>, <a class="el" href="IRTranslator_8cpp_source.html#l00110">MI</a>, <a class="el" href="ARMSubtarget_8h_source.html#l00144">llvm::ARMSubtarget::SingleIssue</a>, and <a class="el" href="ARMSubtarget_8h_source.html#l00147">llvm::ARMSubtarget::SingleIssuePlusExtras</a>.</p>

</div>
</div>
<a id="a9e5fe767e3d27e618ad4a592d8c57a8e" name="a9e5fe767e3d27e618ad4a592d8c57a8e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9e5fe767e3d27e618ad4a592d8c57a8e">&#9670;&#160;</a></span>getOperandLatency() <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">int ARMBaseInstrInfo::getOperandLatency </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1InstrItineraryData.html">InstrItineraryData</a> *</td>          <td class="paramname"><span class="paramname"><em>ItinData</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DefMI</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a></td>          <td class="paramname"><span class="paramname"><em>DefIdx</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>UseMI</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a></td>          <td class="paramname"><span class="paramname"><em>UseIdx</em></span>&#160;) const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l04379">4379</a> of file <a class="el" href="ARMBaseInstrInfo_8cpp_source.html">ARMBaseInstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="AArch64ExpandPseudoInsts_8cpp_source.html#l00108">DefMI</a>, <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l04146">getBundledDefMI()</a>, <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l04169">getBundledUseMI()</a>, <a class="el" href="#a5df2d68f5108124f51112e732d713517">getRegisterInfo()</a>, <a class="el" href="MCInstrItineraries_8h_source.html#l00126">llvm::InstrItineraryData::isEmpty()</a>, and <a class="el" href="AArch64ExpandPseudoInsts_8cpp_source.html#l00107">UseMI</a>.</p>

<p class="reference">Referenced by <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l04476">getOperandLatency()</a>.</p>

</div>
</div>
<a id="a2c3cc6e10ea067022e67d75342eb5e6c" name="a2c3cc6e10ea067022e67d75342eb5e6c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2c3cc6e10ea067022e67d75342eb5e6c">&#9670;&#160;</a></span>getOperandLatency() <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">int ARMBaseInstrInfo::getOperandLatency </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1InstrItineraryData.html">InstrItineraryData</a> *</td>          <td class="paramname"><span class="paramname"><em>ItinData</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *</td>          <td class="paramname"><span class="paramname"><em>DefNode</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a></td>          <td class="paramname"><span class="paramname"><em>DefIdx</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *</td>          <td class="paramname"><span class="paramname"><em>UseNode</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a></td>          <td class="paramname"><span class="paramname"><em>UseIdx</em></span>&#160;) const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l04476">4476</a> of file <a class="el" href="ARMBaseInstrInfo_8cpp_source.html">ARMBaseInstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="PointerIntPair_8h_source.html#l00270">llvm::get()</a>, <a class="el" href="NVPTXUtilities_8cpp_source.html#l00295">llvm::getAlign()</a>, <a class="el" href="ARMAddressingModes_8h_source.html#l00406">llvm::ARM_AM::getAM2Offset()</a>, <a class="el" href="ARMAddressingModes_8h_source.html#l00412">llvm::ARM_AM::getAM2ShiftOpc()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00709">llvm::SDNode::getMachineOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00926">llvm::SDNode::getOperand()</a>, <a class="el" href="MCInstrItineraries_8h_source.html#l00167">llvm::InstrItineraryData::getOperandCycle()</a>, <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l04379">getOperandLatency()</a>, <a class="el" href="ARMSubtarget_8h_source.html#l00514">llvm::ARMSubtarget::getPreISelOperandLatencyAdjustment()</a>, <a class="el" href="ARMSubtarget_8h_source.html#l00312">llvm::ARMSubtarget::isCortexA7()</a>, <a class="el" href="ARMSubtarget_8h_source.html#l00313">llvm::ARMSubtarget::isCortexA8()</a>, <a class="el" href="MCInstrItineraries_8h_source.html#l00126">llvm::InstrItineraryData::isEmpty()</a>, <a class="el" href="ARMSubtarget_8h_source.html#l00319">llvm::ARMSubtarget::isLikeA9()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00704">llvm::SDNode::isMachineOpcode()</a>, <a class="el" href="ARMSubtarget_8h_source.html#l00316">llvm::ARMSubtarget::isSwift()</a>, <a class="el" href="SIMachineScheduler_8h_source.html#l00034">llvm::Latency</a>, <a class="el" href="ARMAddressingModes_8h_source.html#l00030">llvm::ARM_AM::lsl</a>, and <a class="el" href="ARMAddressingModes_8h_source.html#l00031">llvm::ARM_AM::lsr</a>.</p>

</div>
</div>
<a id="a7135c08702de26aa294f994e63e3e4ae" name="a7135c08702de26aa294f994e63e3e4ae"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7135c08702de26aa294f994e63e3e4ae">&#9670;&#160;</a></span>getOutliningCandidateInfo()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">std::optional&lt; <a class="el" href="structllvm_1_1outliner_1_1OutlinedFunction.html">outliner::OutlinedFunction</a> &gt; ARMBaseInstrInfo::getOutliningCandidateInfo </td>
          <td>(</td>
          <td class="paramtype">std::vector&lt; <a class="el" href="structllvm_1_1outliner_1_1Candidate.html">outliner::Candidate</a> &gt; &amp;</td>          <td class="paramname"><span class="paramname"><em>RepeatedSequenceLocs</em></span></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l05877">5877</a> of file <a class="el" href="ARMBaseInstrInfo_8cpp_source.html">ARMBaseInstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="ARMMachineFunctionInfo_8h_source.html#l00295">llvm::ARMFunctionInfo::branchTargetEnforcement()</a>, <a class="el" href="CallingConv_8h_source.html#l00034">llvm::CallingConv::C</a>, <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l05806">OutlinerCosts::CallDefault</a>, <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l05802">OutlinerCosts::CallNoLRSave</a>, <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l05804">OutlinerCosts::CallRegSave</a>, <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l05798">OutlinerCosts::CallTailCall</a>, <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l05800">OutlinerCosts::CallThunk</a>, <a class="el" href="STLExtras_8h_source.html#l02031">llvm::erase_if()</a>, <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l05807">OutlinerCosts::FrameDefault</a>, <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l05803">OutlinerCosts::FrameNoLRSave</a>, <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l05805">OutlinerCosts::FrameRegSave</a>, <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l05799">OutlinerCosts::FrameTailCall</a>, <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l05801">OutlinerCosts::FrameThunk</a>, <a class="el" href="#a5df2d68f5108124f51112e732d713517">getRegisterInfo()</a>, <a class="el" href="AArch64InstrInfo_8cpp_source.html#l07221">HasCalls</a>, <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l05848">isLRAvailable()</a>, <a class="el" href="namespacellvm.html#ac10d13c57a7adf4a1f140afd5321309bad55b30607c2a9a2616347d6edb789f6b">llvm::Last</a>, <a class="el" href="AArch64InstrInfo_8cpp_source.html#l07212">MachineOutlinerDefault</a>, <a class="el" href="AArch64InstrInfo_8cpp_source.html#l07214">MachineOutlinerNoLRSave</a>, <a class="el" href="AArch64InstrInfo_8cpp_source.html#l07216">MachineOutlinerRegSave</a>, <a class="el" href="AArch64InstrInfo_8cpp_source.html#l07213">MachineOutlinerTailCall</a>, <a class="el" href="AArch64InstrInfo_8cpp_source.html#l07215">MachineOutlinerThunk</a>, <a class="el" href="IRTranslator_8cpp_source.html#l00110">MI</a>, <a class="el" href="STLExtras_8h_source.html#l01950">llvm::partition()</a>, <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l05808">OutlinerCosts::SaveRestoreLROnStack</a>, <a class="el" href="ARMMachineFunctionInfo_8h_source.html#l00283">llvm::ARMFunctionInfo::shouldSignReturnAddress()</a>, <a class="el" href="MachineSink_8cpp_source.html#l01627">TRI</a>, and <a class="el" href="AArch64InstrInfo_8cpp_source.html#l07222">UnsafeRegsDead</a>.</p>

</div>
</div>
<a id="a298d58ca1465113dc5b46bdf2a03f405" name="a298d58ca1465113dc5b46bdf2a03f405"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a298d58ca1465113dc5b46bdf2a03f405">&#9670;&#160;</a></span>getOutliningTypeImpl()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="namespacellvm_1_1outliner.html#a0765e098fe7aae0f01b60ec890ac1b52">outliner::InstrType</a> ARMBaseInstrInfo::getOutliningTypeImpl </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html#ae34c996b58df9b9ce6695a0c8b70c533">MachineBasicBlock::iterator</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>MIT</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a></td>          <td class="paramname"><span class="paramname"><em>Flags</em></span>&#160;) const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l06283">6283</a> of file <a class="el" href="ARMBaseInstrInfo_8cpp_source.html">ARMBaseInstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="AMDGPULibCalls_8cpp_source.html#l00187">Callee</a>, <a class="el" href="MCTargetDesc_2ARMBaseInfo_8h_source.html#l00442">llvm::ARMII::DomainMask</a>, <a class="el" href="MCTargetDesc_2ARMBaseInfo_8h_source.html#l00447">llvm::ARMII::DomainMVE</a>, <a class="el" href="MachineModuleInfo_8cpp_source.html#l00090">llvm::MachineModuleInfo::getMachineFunction()</a>, <a class="el" href="MachineFunction_8h_source.html#l00659">llvm::MachineFunction::getMMI()</a>, <a class="el" href="MachineFrameInfo_8h_source.html#l00416">llvm::MachineFrameInfo::getNumObjects()</a>, <a class="el" href="#a5df2d68f5108124f51112e732d713517">getRegisterInfo()</a>, <a class="el" href="ARMSubtarget_8h_source.html#l00499">llvm::ARMSubtarget::getStackAlignment()</a>, <a class="el" href="MachineFrameInfo_8h_source.html#l00585">llvm::MachineFrameInfo::getStackSize()</a>, <a class="el" href="AArch64InstrInfo_8cpp_source.html#l07221">HasCalls</a>, <a class="el" href="MachineOutliner_8h_source.html#l00033">llvm::outliner::Illegal</a>, <a class="el" href="MachineFrameInfo_8h_source.html#l00800">llvm::MachineFrameInfo::isCalleeSavedInfoValid()</a>, <a class="el" href="MachineOutliner_8h_source.html#l00033">llvm::outliner::Legal</a>, <a class="el" href="MachineOutliner_8h_source.html#l00033">llvm::outliner::LegalTerminator</a>, <a class="el" href="AArch64InstrInfo_8cpp_source.html#l07220">LRUnavailableSomewhere</a>, <a class="el" href="IRTranslator_8cpp_source.html#l00110">MI</a>, <a class="el" href="MachineSink_8cpp_source.html#l01627">TRI</a>, <a class="el" href="MCInstrDesc_8h_source.html#l00215">llvm::MCInstrDesc::TSFlags</a>, and <a class="el" href="Alignment_8h_source.html#l00085">llvm::Align::value()</a>.</p>

</div>
</div>
<a id="a51539193cc8ad7ae2884993bbb57ddea" name="a51539193cc8ad7ae2884993bbb57ddea"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a51539193cc8ad7ae2884993bbb57ddea">&#9670;&#160;</a></span>getPartialRegUpdateClearance()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classunsigned.html">unsigned</a> ARMBaseInstrInfo::getPartialRegUpdateClearance </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>MI</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a></td>          <td class="paramname"><span class="paramname"><em>OpNum</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> *</td>          <td class="paramname"><span class="paramname"><em>TRI</em></span>&#160;) const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l05342">5342</a> of file <a class="el" href="ARMBaseInstrInfo_8cpp_source.html">ARMBaseInstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="Value_8cpp_source.html#l00470">contains()</a>, <a class="el" href="ARMSubtarget_8h_source.html#l00508">llvm::ARMSubtarget::getPartialUpdateClearance()</a>, <a class="el" href="MachineOperand_8h_source.html#l00369">llvm::MachineOperand::getReg()</a>, <a class="el" href="MachineOperand_8h_source.html#l00374">llvm::MachineOperand::getSubReg()</a>, <a class="el" href="IRTranslator_8cpp_source.html#l00110">MI</a>, <a class="el" href="MachineOperand_8h_source.html#l00467">llvm::MachineOperand::readsReg()</a>, and <a class="el" href="MachineSink_8cpp_source.html#l01627">TRI</a>.</p>

</div>
</div>
<a id="a704420ac69ea3ab0e4dbb6f0769ee29a" name="a704420ac69ea3ab0e4dbb6f0769ee29a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a704420ac69ea3ab0e4dbb6f0769ee29a">&#9670;&#160;</a></span>getPredicate()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="namespacellvm_1_1ARMCC.html#ac8391dd6b8083baa870dee5142ff22b6">ARMCC::CondCodes</a> llvm::ARMBaseInstrInfo::getPredicate </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>MI</em></span></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="ARMBaseInstrInfo_8h_source.html#l00165">165</a> of file <a class="el" href="ARMBaseInstrInfo_8h_source.html">ARMBaseInstrInfo.h</a>.</p>

<p class="reference">References <a class="el" href="Utils_2ARMBaseInfo_8h_source.html#l00045">llvm::ARMCC::AL</a>, and <a class="el" href="IRTranslator_8cpp_source.html#l00110">MI</a>.</p>

</div>
</div>
<a id="a5df2d68f5108124f51112e732d713517" name="a5df2d68f5108124f51112e732d713517"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5df2d68f5108124f51112e732d713517">&#9670;&#160;</a></span>getRegisterInfo()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">virtual</a> <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1ARMBaseRegisterInfo.html">ARMBaseRegisterInfo</a> &amp; llvm::ARMBaseInstrInfo::getRegisterInfo </td>
          <td>(</td>
          <td class="paramname"><span class="paramname"></span></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">pure virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Implemented in <a class="el" href="classllvm_1_1ARMInstrInfo.html#a71901f22ddcb8f9bdfea7ef41b595457">llvm::ARMInstrInfo</a>, <a class="el" href="classllvm_1_1Thumb1InstrInfo.html#aae903a72e207eb075c06f413bbff146f">llvm::Thumb1InstrInfo</a>, and <a class="el" href="classllvm_1_1Thumb2InstrInfo.html#a6bef1ce3a2322a5960c656495c60d420">llvm::Thumb2InstrInfo</a>.</p>

<p class="reference">Referenced by <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l00891">copyPhysReg()</a>, <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l01685">expandPostRAPseudo()</a>, <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l04379">getOperandLatency()</a>, <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l05877">getOutliningCandidateInfo()</a>, <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l06283">getOutliningTypeImpl()</a>, <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l06234">isMBBSafeToOutlineFrom()</a>, <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l02109">isProfitableToIfCvt()</a>, <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l01372">loadRegFromStackSlot()</a>, <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l03027">optimizeCompareInstr()</a>, <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l02213">predictBranchSizeForIfCvt()</a>, <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l05134">setExecutionDomain()</a>, and <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l01115">storeRegToStackSlot()</a>.</p>

</div>
</div>
<a id="aba7f60edec8e7b982c598aa278f9420c" name="aba7f60edec8e7b982c598aa278f9420c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aba7f60edec8e7b982c598aa278f9420c">&#9670;&#160;</a></span>getRegSequenceLikeInputs()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> ARMBaseInstrInfo::getRegSequenceLikeInputs </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>MI</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a></td>          <td class="paramname"><span class="paramname"><em>DefIdx</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="PeepholeOptimizer_8cpp.html#ad153312ce0e21a9c411b560bd535b1b7">RegSubRegPairAndIdx</a> &gt; &amp;</td>          <td class="paramname"><span class="paramname"><em>InputRegs</em></span>&#160;) const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Build the equivalent inputs of a REG_SEQUENCE for the given <code>MI</code> and <code>DefIdx</code>. </p>
<p><code></code>[out] InputRegs of the equivalent REG_SEQUENCE. Each element of the list is modeled as &lt;Reg:SubReg, SubIdx&gt;. E.g., REG_SEQUENCE %1:sub1, sub0, %2, sub1 would produce two elements:</p><ul>
<li>%1:sub1, sub0</li>
<li>%2&lt;:0&gt;, sub1</li>
</ul>
<dl class="section return"><dt>Returns</dt><dd>true if it is possible to build such an input sequence with the pair <code>MI</code>, <code>DefIdx</code>. False otherwise.</dd></dl>
<dl class="section pre"><dt>Precondition</dt><dd>MI.isRegSequenceLike(). </dd></dl>

<p class="definition">Definition at line <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l05454">5454</a> of file <a class="el" href="ARMBaseInstrInfo_8cpp_source.html">ARMBaseInstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="llvm_2Support_2ErrorHandling_8h_source.html#l00143">llvm_unreachable</a>, and <a class="el" href="IRTranslator_8cpp_source.html#l00110">MI</a>.</p>

</div>
</div>
<a id="a5cd1f16c5f15b23dfbd3f66027fc4dc1" name="a5cd1f16c5f15b23dfbd3f66027fc4dc1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5cd1f16c5f15b23dfbd3f66027fc4dc1">&#9670;&#160;</a></span>getSerializableBitmaskMachineOperandTargetFlags()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; std::pair&lt; <a class="el" href="classunsigned.html">unsigned</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classchar.html">char</a> * &gt; &gt; ARMBaseInstrInfo::getSerializableBitmaskMachineOperandTargetFlags </td>
          <td>(</td>
          <td class="paramname"><span class="paramname"></span></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l05550">5550</a> of file <a class="el" href="ARMBaseInstrInfo_8cpp_source.html">ARMBaseInstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="namespacellvm.html#ab9c6b351507d3c0730f4290919d43a12">llvm::ArrayRef()</a>.</p>

</div>
</div>
<a id="ae3b8142ae1da479687097277072cf97d" name="ae3b8142ae1da479687097277072cf97d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae3b8142ae1da479687097277072cf97d">&#9670;&#160;</a></span>getSerializableDirectMachineOperandTargetFlags()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; std::pair&lt; <a class="el" href="classunsigned.html">unsigned</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classchar.html">char</a> * &gt; &gt; ARMBaseInstrInfo::getSerializableDirectMachineOperandTargetFlags </td>
          <td>(</td>
          <td class="paramname"><span class="paramname"></span></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l05538">5538</a> of file <a class="el" href="ARMBaseInstrInfo_8cpp_source.html">ARMBaseInstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="namespacellvm.html#ab9c6b351507d3c0730f4290919d43a12">llvm::ArrayRef()</a>.</p>

</div>
</div>
<a id="af60b6e85233b66dc672a98e641a408a9" name="af60b6e85233b66dc672a98e641a408a9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af60b6e85233b66dc672a98e641a408a9">&#9670;&#160;</a></span>getSubtarget()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1ARMSubtarget.html">ARMSubtarget</a> &amp; llvm::ARMBaseInstrInfo::getSubtarget </td>
          <td>(</td>
          <td class="paramname"><span class="paramname"></span></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="ARMBaseInstrInfo_8h_source.html#l00127">127</a> of file <a class="el" href="ARMBaseInstrInfo_8h_source.html">ARMBaseInstrInfo.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l00724">isPredicable()</a>, and <a class="el" href="Thumb2InstrInfo_8cpp_source.html#l00126">llvm::Thumb2InstrInfo::optimizeSelect()</a>.</p>

</div>
</div>
<a id="a4600f410854a2540949d8bfb93c9c348" name="a4600f410854a2540949d8bfb93c9c348"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4600f410854a2540949d8bfb93c9c348">&#9670;&#160;</a></span>getUnindexedOpcode()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">virtual</a> <a class="el" href="classunsigned.html">unsigned</a> llvm::ARMBaseInstrInfo::getUnindexedOpcode </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a></td>          <td class="paramname"><span class="paramname"><em>Opc</em></span></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">pure virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Implemented in <a class="el" href="classllvm_1_1ARMInstrInfo.html#aa19a827b32320fe4086bf2ec9801f835">llvm::ARMInstrInfo</a>, <a class="el" href="classllvm_1_1Thumb1InstrInfo.html#aa2040e85554cd2338608849d197e5693">llvm::Thumb1InstrInfo</a>, and <a class="el" href="classllvm_1_1Thumb2InstrInfo.html#a3a7781860533882f9664b7b44e241a7d">llvm::Thumb2InstrInfo</a>.</p>

<p class="reference">Referenced by <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l00179">convertToThreeAddress()</a>.</p>

</div>
</div>
<a id="a324c804be47df2ecc6a140dc77f886bf" name="a324c804be47df2ecc6a140dc77f886bf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a324c804be47df2ecc6a140dc77f886bf">&#9670;&#160;</a></span>hasNOP()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> ARMBaseInstrInfo::hasNOP </td>
          <td>(</td>
          <td class="paramname"><span class="paramname"></span></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l05436">5436</a> of file <a class="el" href="ARMBaseInstrInfo_8cpp_source.html">ARMBaseInstrInfo.cpp</a>.</p>

<p class="reference">Referenced by <a class="el" href="ARMInstrInfo_8cpp_source.html#l00034">llvm::ARMInstrInfo::getNop()</a>.</p>

</div>
</div>
<a id="aa2351273089a9b61efc8258cc7778093" name="aa2351273089a9b61efc8258cc7778093"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa2351273089a9b61efc8258cc7778093">&#9670;&#160;</a></span>insertBranch()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classunsigned.html">unsigned</a> ARMBaseInstrInfo::insertBranch </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>MBB</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *</td>          <td class="paramname"><span class="paramname"><em>TBB</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *</td>          <td class="paramname"><span class="paramname"><em>FBB</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &gt;</td>          <td class="paramname"><span class="paramname"><em>Cond</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1DebugLoc.html">DebugLoc</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DL</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int *</td>          <td class="paramname"><span class="paramname"><em>BytesAdded</em><span class="paramdefsep"> = </span><span class="paramdefval"><a class="el" href="classllvm_1_1ilist__node__impl.html">nullptr</a></span></span>&#160;) const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l00498">498</a> of file <a class="el" href="ARMBaseInstrInfo_8cpp_source.html">ARMBaseInstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="MachineInstrBuilder_8h_source.html#l00225">llvm::MachineInstrBuilder::add()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00132">llvm::MachineInstrBuilder::addImm()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00147">llvm::MachineInstrBuilder::addMBB()</a>, <a class="el" href="Utils_2ARMBaseInfo_8h_source.html#l00045">llvm::ARMCC::AL</a>, <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00358">llvm::BuildMI()</a>, <a class="el" href="RISCVRedundantCopyElimination_8cpp_source.html#l00075">Cond</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00076">DL</a>, <a class="el" href="PointerIntPair_8h_source.html#l00270">llvm::get()</a>, <a class="el" href="MachineFunction_8h_source.html#l00806">llvm::MachineFunction::getInfo()</a>, <a class="el" href="MachineBasicBlock_8h_source.html#l00265">llvm::MachineBasicBlock::getParent()</a>, <a class="el" href="ARMAsmPrinter_8cpp_source.html#l00484">isThumb()</a>, <a class="el" href="ARMMachineFunctionInfo_8h_source.html#l00164">llvm::ARMFunctionInfo::isThumb2Function()</a>, <a class="el" href="ARMMachineFunctionInfo_8h_source.html#l00162">llvm::ARMFunctionInfo::isThumbFunction()</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00074">MBB</a>, <a class="el" href="ARMBaseInstrInfo_8h_source.html#l00542">llvm::predOps()</a>, and <a class="el" href="RISCVRedundantCopyElimination_8cpp_source.html#l00076">TBB</a>.</p>

</div>
</div>
<a id="a7e56a357662b8329b718e0d8ae12983b" name="a7e56a357662b8329b718e0d8ae12983b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7e56a357662b8329b718e0d8ae12983b">&#9670;&#160;</a></span>insertOutlinedCall()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1MachineBasicBlock.html#ae34c996b58df9b9ce6695a0c8b70c533">MachineBasicBlock::iterator</a> ARMBaseInstrInfo::insertOutlinedCall </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1Module.html">Module</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>M</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>MBB</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html#ae34c996b58df9b9ce6695a0c8b70c533">MachineBasicBlock::iterator</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>It</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>MF</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1outliner_1_1Candidate.html">outliner::Candidate</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>C</em></span>&#160;) const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l06659">6659</a> of file <a class="el" href="ARMBaseInstrInfo_8cpp_source.html">ARMBaseInstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="MachineInstrBuilder_8h_source.html#l00225">llvm::MachineInstrBuilder::add()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00178">llvm::MachineInstrBuilder::addGlobalAddress()</a>, <a class="el" href="MachineBasicBlock_8h_source.html#l00408">llvm::MachineBasicBlock::addLiveIn()</a>, <a class="el" href="Utils_2ARMBaseInfo_8h_source.html#l00045">llvm::ARMCC::AL</a>, <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00358">llvm::BuildMI()</a>, <a class="el" href="CallingConv_8h_source.html#l00034">llvm::CallingConv::C</a>, <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l00891">copyPhysReg()</a>, <a class="el" href="PointerIntPair_8h_source.html#l00270">llvm::get()</a>, <a class="el" href="MachineFunction_8cpp_source.html#l00590">llvm::MachineFunction::getName()</a>, <a class="el" href="MachineBasicBlock_8cpp_source.html#l01407">llvm::MachineBasicBlock::insert()</a>, <a class="el" href="MachineBasicBlock_8cpp_source.html#l00603">llvm::MachineBasicBlock::isLiveIn()</a>, <a class="el" href="ARMMachineFunctionInfo_8h_source.html#l00181">llvm::ARMFunctionInfo::isLRSpilled()</a>, <a class="el" href="ARMSubtarget_8h_source.html#l00371">llvm::ARMSubtarget::isTargetMachO()</a>, <a class="el" href="ARMAsmPrinter_8cpp_source.html#l00484">isThumb()</a>, <a class="el" href="AArch64InstrInfo_8cpp_source.html#l07214">MachineOutlinerNoLRSave</a>, <a class="el" href="AArch64InstrInfo_8cpp_source.html#l07216">MachineOutlinerRegSave</a>, <a class="el" href="AArch64InstrInfo_8cpp_source.html#l07213">MachineOutlinerTailCall</a>, <a class="el" href="AArch64InstrInfo_8cpp_source.html#l07215">MachineOutlinerThunk</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00074">MBB</a>, <a class="el" href="ARMBaseInstrInfo_8h_source.html#l00542">llvm::predOps()</a>, and <a class="el" href="ARMMachineFunctionInfo_8h_source.html#l00283">llvm::ARMFunctionInfo::shouldSignReturnAddress()</a>.</p>

</div>
</div>
<a id="a4b5fcf3c38734c224904ec0203c965b1" name="a4b5fcf3c38734c224904ec0203c965b1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4b5fcf3c38734c224904ec0203c965b1">&#9670;&#160;</a></span>isAddImmediate()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">std::optional&lt; <a class="el" href="structllvm_1_1RegImmPair.html">RegImmPair</a> &gt; ARMBaseInstrInfo::isAddImmediate </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>MI</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1Register.html">Register</a></td>          <td class="paramname"><span class="paramname"><em>Reg</em></span>&#160;) const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l05564">5564</a> of file <a class="el" href="ARMBaseInstrInfo_8cpp_source.html">ARMBaseInstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="MachineOperand_8h_source.html#l00369">llvm::MachineOperand::getReg()</a>, <a class="el" href="MachineOperand_8h_source.html#l00329">llvm::MachineOperand::isReg()</a>, <a class="el" href="IRTranslator_8cpp_source.html#l00110">MI</a>, and <a class="el" href="DWP_8cpp_source.html#l00440">llvm::Offset</a>.</p>

</div>
</div>
<a id="a79908cd03f29fd868447149400d19ffe" name="a79908cd03f29fd868447149400d19ffe"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a79908cd03f29fd868447149400d19ffe">&#9670;&#160;</a></span>isCopyInstrImpl()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">std::optional&lt; <a class="el" href="structllvm_1_1DestSourcePair.html">DestSourcePair</a> &gt; ARMBaseInstrInfo::isCopyInstrImpl </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>MI</em></span></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>If the specific machine instruction is an instruction that moves/copies value from one register to another register return destination and source registers as machine operands. </p>

<p class="definition">Definition at line <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l01058">1058</a> of file <a class="el" href="ARMBaseInstrInfo_8cpp_source.html">ARMBaseInstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="IRTranslator_8cpp_source.html#l00110">MI</a>.</p>

<p class="reference">Referenced by <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l01074">describeLoadedValue()</a>.</p>

</div>
</div>
<a id="a05e40e0592f6a3d97d6a86534e42f955" name="a05e40e0592f6a3d97d6a86534e42f955"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a05e40e0592f6a3d97d6a86534e42f955">&#9670;&#160;</a></span>isCPSRDefined()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> ARMBaseInstrInfo::isCPSRDefined </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>MI</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l00685">685</a> of file <a class="el" href="ARMBaseInstrInfo_8cpp_source.html">ARMBaseInstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="IRTranslator_8cpp_source.html#l00110">MI</a>.</p>

<p class="reference">Referenced by <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l06976">analyzeLoopForPipelining()</a>, and <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l00692">isEligibleForITBlock()</a>.</p>

</div>
</div>
<a id="adea3c2409dae7b27a172ba7a8b6d17b5" name="adea3c2409dae7b27a172ba7a8b6d17b5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adea3c2409dae7b27a172ba7a8b6d17b5">&#9670;&#160;</a></span>isFpMLxInstruction() <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> llvm::ARMBaseInstrInfo::isFpMLxInstruction </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a></td>          <td class="paramname"><span class="paramname"><em>Opcode</em></span></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>isFpMLxInstruction - Return true if the specified opcode is a fp MLA / MLS instruction. </p>

<p class="definition">Definition at line <a class="el" href="ARMBaseInstrInfo_8h_source.html#l00500">500</a> of file <a class="el" href="ARMBaseInstrInfo_8h_source.html">ARMBaseInstrInfo.h</a>.</p>

</div>
</div>
<a id="a168380fa7a6b64cf46cdb6a249137966" name="a168380fa7a6b64cf46cdb6a249137966"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a168380fa7a6b64cf46cdb6a249137966">&#9670;&#160;</a></span>isFpMLxInstruction() <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> ARMBaseInstrInfo::isFpMLxInstruction </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a></td>          <td class="paramname"><span class="paramname"><em>Opcode</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>MulOpc</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>AddSubOpc</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classbool.html">bool</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>NegAcc</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classbool.html">bool</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>HasLane</em></span>&#160;) const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>isFpMLxInstruction - This version also returns the multiply opcode and the addition / subtraction opcode to expand to. </p>
<p>Return true for 'HasLane' for the MLX instructions with an extra lane operand. </p>

<p class="definition">Definition at line <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l05008">5008</a> of file <a class="el" href="ARMBaseInstrInfo_8cpp_source.html">ARMBaseInstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l00092">ARM_MLxTable</a>, <a class="el" href="DenseMap_8h_source.html#l00084">llvm::DenseMapBase&lt; DerivedT, KeyT, ValueT, KeyInfoT, BucketT &gt;::end()</a>, <a class="el" href="DenseMap_8h_source.html#l00155">llvm::DenseMapBase&lt; DerivedT, KeyT, ValueT, KeyInfoT, BucketT &gt;::find()</a>, and <a class="el" href="MD5_8cpp_source.html#l00058">I</a>.</p>

</div>
</div>
<a id="a7135ce67312a13f34932d42937861857" name="a7135ce67312a13f34932d42937861857"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7135ce67312a13f34932d42937861857">&#9670;&#160;</a></span>isFunctionSafeToOutlineFrom()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> ARMBaseInstrInfo::isFunctionSafeToOutlineFrom </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>MF</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classbool.html">bool</a></td>          <td class="paramname"><span class="paramname"><em>OutlineFromLinkOnceODRs</em></span>&#160;) const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p><a class="el" href="namespacellvm_1_1ARM.html" title="Define some predicates that are used for node matching.">ARM</a> supports the MachineOutliner. </p>

<p class="definition">Definition at line <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l06211">6211</a> of file <a class="el" href="ARMBaseInstrInfo_8cpp_source.html">ARMBaseInstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="MD5_8cpp_source.html#l00055">F</a>, <a class="el" href="MachineFunction_8h_source.html#l00674">llvm::MachineFunction::getFunction()</a>, <a class="el" href="MachineFunction_8h_source.html#l00806">llvm::MachineFunction::getInfo()</a>, and <a class="el" href="ARMMachineFunctionInfo_8h_source.html#l00163">llvm::ARMFunctionInfo::isThumb1OnlyFunction()</a>.</p>

</div>
</div>
<a id="a7ead1391feda8ed6ce0a1ba30122340f" name="a7ead1391feda8ed6ce0a1ba30122340f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7ead1391feda8ed6ce0a1ba30122340f">&#9670;&#160;</a></span>isLoadFromStackSlot()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classunsigned.html">unsigned</a> ARMBaseInstrInfo::isLoadFromStackSlot </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>MI</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int &amp;</td>          <td class="paramname"><span class="paramname"><em>FrameIndex</em></span>&#160;) const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l01558">1558</a> of file <a class="el" href="ARMBaseInstrInfo_8cpp_source.html">ARMBaseInstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="IRTranslator_8cpp_source.html#l00110">MI</a>.</p>

</div>
</div>
<a id="a04416122daee6ebdebae0a2b61dc4423" name="a04416122daee6ebdebae0a2b61dc4423"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a04416122daee6ebdebae0a2b61dc4423">&#9670;&#160;</a></span>isLoadFromStackSlotPostFE()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classunsigned.html">unsigned</a> ARMBaseInstrInfo::isLoadFromStackSlotPostFE </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>MI</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int &amp;</td>          <td class="paramname"><span class="paramname"><em>FrameIndex</em></span>&#160;) const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l01616">1616</a> of file <a class="el" href="ARMBaseInstrInfo_8cpp_source.html">ARMBaseInstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="IRTranslator_8cpp_source.html#l00110">MI</a>.</p>

</div>
</div>
<a id="aedba2e5f9aa7cb803611f295ad04b865" name="aedba2e5f9aa7cb803611f295ad04b865"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aedba2e5f9aa7cb803611f295ad04b865">&#9670;&#160;</a></span>isMBBSafeToOutlineFrom()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> ARMBaseInstrInfo::isMBBSafeToOutlineFrom </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>MBB</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>Flags</em></span>&#160;) const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l06234">6234</a> of file <a class="el" href="ARMBaseInstrInfo_8cpp_source.html">ARMBaseInstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="LiveRegUnits_8cpp_source.html#l00069">llvm::LiveRegUnits::accumulate()</a>, <a class="el" href="LiveRegUnits_8cpp_source.html#l00138">llvm::LiveRegUnits::addLiveOuts()</a>, <a class="el" href="STLExtras_8h_source.html#l01744">llvm::any_of()</a>, <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="LiveRegUnits_8h_source.html#l00116">llvm::LiveRegUnits::available()</a>, <a class="el" href="MachineBasicBlock_8h_source.html#l00289">llvm::MachineBasicBlock::back()</a>, <a class="el" href="MachineBasicBlock_8h_source.html#l00265">llvm::MachineBasicBlock::getParent()</a>, <a class="el" href="MachineFunction_8h_source.html#l00718">llvm::MachineFunction::getRegInfo()</a>, <a class="el" href="#a5df2d68f5108124f51112e732d713517">getRegisterInfo()</a>, <a class="el" href="AArch64InstrInfo_8cpp_source.html#l07221">HasCalls</a>, <a class="el" href="MachineInstr_8h_source.html#l00924">llvm::MachineInstr::isCall()</a>, <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l05848">isLRAvailable()</a>, <a class="el" href="MachineBasicBlock_8h_source.html#l00895">llvm::MachineBasicBlock::isReturnBlock()</a>, <a class="el" href="AArch64InstrInfo_8cpp_source.html#l07220">LRUnavailableSomewhere</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00074">MBB</a>, <a class="el" href="IRTranslator_8cpp_source.html#l00110">MI</a>, <a class="el" href="MachineBasicBlock_8h_source.html#l00313">llvm::MachineBasicBlock::rbegin()</a>, <a class="el" href="MachineBasicBlock_8h_source.html#l00319">llvm::MachineBasicBlock::rend()</a>, <a class="el" href="STLExtras_8h_source.html#l00429">llvm::reverse()</a>, <a class="el" href="MachineRegisterInfo_8h_source.html#l00210">llvm::MachineRegisterInfo::tracksLiveness()</a>, and <a class="el" href="AArch64InstrInfo_8cpp_source.html#l07222">UnsafeRegsDead</a>.</p>

</div>
</div>
<a id="a8845a1756d587750a29c60cb382aa4e4" name="a8845a1756d587750a29c60cb382aa4e4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8845a1756d587750a29c60cb382aa4e4">&#9670;&#160;</a></span>isPredicable()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> ARMBaseInstrInfo::isPredicable </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>MI</em></span></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>isPredicable - Return true if the specified instruction can be predicated. </p>
<p>By default, this returns true for every instruction with a PredicateOperand. </p>

<p class="definition">Definition at line <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l00724">724</a> of file <a class="el" href="ARMBaseInstrInfo_8cpp_source.html">ARMBaseInstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="MCTargetDesc_2ARMBaseInfo_8h_source.html#l00442">llvm::ARMII::DomainMask</a>, <a class="el" href="MCTargetDesc_2ARMBaseInfo_8h_source.html#l00445">llvm::ARMII::DomainNEON</a>, <a class="el" href="MachineFunction_8h_source.html#l00806">llvm::MachineFunction::getInfo()</a>, <a class="el" href="MachineFunction_8h_source.html#l00708">llvm::MachineFunction::getSubtarget()</a>, <a class="el" href="ARMBaseInstrInfo_8h_source.html#l00127">getSubtarget()</a>, <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l00692">isEligibleForITBlock()</a>, <a class="el" href="ARMBaseInstrInfo_8h_source.html#l00655">llvm::isIndirectCall()</a>, <a class="el" href="ARMBaseInstrInfo_8h_source.html#l00703">llvm::isIndirectControlFlowNotComingBack()</a>, <a class="el" href="ARMMachineFunctionInfo_8h_source.html#l00164">llvm::ARMFunctionInfo::isThumb2Function()</a>, <a class="el" href="ARMFeatures_8h_source.html#l00024">llvm::isV8EligibleForIT()</a>, <a class="el" href="IRTranslator_8cpp_source.html#l00110">MI</a>, and <a class="el" href="ARMSubtarget_8h_source.html#l00462">llvm::ARMSubtarget::restrictIT()</a>.</p>

</div>
</div>
<a id="a82cd49093b0102e0d11c6a3e60731ea5" name="a82cd49093b0102e0d11c6a3e60731ea5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a82cd49093b0102e0d11c6a3e60731ea5">&#9670;&#160;</a></span>isPredicated()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> ARMBaseInstrInfo::isPredicated </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>MI</em></span></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l00560">560</a> of file <a class="el" href="ARMBaseInstrInfo_8cpp_source.html">ARMBaseInstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="Utils_2ARMBaseInfo_8h_source.html#l00045">llvm::ARMCC::AL</a>, <a class="el" href="BuiltinGCs_8cpp.html#ab5899ca200d34e3cc6bb09ebce5e5b3c">E</a>, <a class="el" href="MD5_8cpp_source.html#l00058">I</a>, and <a class="el" href="IRTranslator_8cpp_source.html#l00110">MI</a>.</p>

<p class="reference">Referenced by <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l00355">analyzeBranch()</a>, <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l05044">getExecutionDomain()</a>, <a class="el" href="ARMBlockPlacement_8cpp_source.html#l00246">llvm::ARMBlockPlacement::moveBasicBlock()</a>, <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l03027">optimizeCompareInstr()</a>, <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l05134">setExecutionDomain()</a>, and <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l03307">shouldSink()</a>.</p>

</div>
</div>
<a id="a55e712ae067b39367dd8df27c7fa5b39" name="a55e712ae067b39367dd8df27c7fa5b39"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a55e712ae067b39367dd8df27c7fa5b39">&#9670;&#160;</a></span>isProfitableToDupForIfCvt()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> llvm::ARMBaseInstrInfo::isProfitableToDupForIfCvt </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>MBB</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a></td>          <td class="paramname"><span class="paramname"><em>NumCycles</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1BranchProbability.html">BranchProbability</a></td>          <td class="paramname"><span class="paramname"><em>Probability</em></span>&#160;) const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">override</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="ARMBaseInstrInfo_8h_source.html#l00275">275</a> of file <a class="el" href="ARMBaseInstrInfo_8h_source.html">ARMBaseInstrInfo.h</a>.</p>

</div>
</div>
<a id="a3790c110e8f9d3ffde8dfde05bd53edb" name="a3790c110e8f9d3ffde8dfde05bd53edb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3790c110e8f9d3ffde8dfde05bd53edb">&#9670;&#160;</a></span>isProfitableToIfCvt() <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> ARMBaseInstrInfo::isProfitableToIfCvt </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>MBB</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a></td>          <td class="paramname"><span class="paramname"><em>NumCycles</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a></td>          <td class="paramname"><span class="paramname"><em>ExtraPredCycles</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1BranchProbability.html">BranchProbability</a></td>          <td class="paramname"><span class="paramname"><em>Probability</em></span>&#160;) const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l02108">2108</a> of file <a class="el" href="ARMBaseInstrInfo_8cpp_source.html">ARMBaseInstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l05601">llvm::findCMPToFoldIntoCBZ()</a>, <a class="el" href="MachineFunction_8h_source.html#l00674">llvm::MachineFunction::getFunction()</a>, <a class="el" href="MachineInstr_8h_source.html#l00543">llvm::MachineInstr::getOpcode()</a>, <a class="el" href="MachineBasicBlock_8h_source.html#l00265">llvm::MachineBasicBlock::getParent()</a>, <a class="el" href="#a5df2d68f5108124f51112e732d713517">getRegisterInfo()</a>, <a class="el" href="Function_8h_source.html#l00645">llvm::Function::hasOptSize()</a>, <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l02109">isProfitableToIfCvt()</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00074">MBB</a>, <a class="el" href="MachineBasicBlock_8h_source.html#l00357">llvm::MachineBasicBlock::pred_begin()</a>, and <a class="el" href="MachineSink_8cpp_source.html#l01627">TRI</a>.</p>

<p class="reference">Referenced by <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l02109">isProfitableToIfCvt()</a>.</p>

</div>
</div>
<a id="a5b272a39b33a4e8ab2ac4acb2e64d583" name="a5b272a39b33a4e8ab2ac4acb2e64d583"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5b272a39b33a4e8ab2ac4acb2e64d583">&#9670;&#160;</a></span>isProfitableToIfCvt() <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> ARMBaseInstrInfo::isProfitableToIfCvt </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>TMBB</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a></td>          <td class="paramname"><span class="paramname"><em>NumT</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a></td>          <td class="paramname"><span class="paramname"><em>ExtraT</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>FMBB</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a></td>          <td class="paramname"><span class="paramname"><em>NumF</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a></td>          <td class="paramname"><span class="paramname"><em>ExtraF</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1BranchProbability.html">BranchProbability</a></td>          <td class="paramname"><span class="paramname"><em>Probability</em></span>&#160;) const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l02134">2134</a> of file <a class="el" href="ARMBaseInstrInfo_8cpp_source.html">ARMBaseInstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="ARMSubtarget_8cpp_source.html#l00372">llvm::ARMSubtarget::getMispredictionPenalty()</a>, <a class="el" href="ARMSubtarget_8h_source.html#l00424">llvm::ARMSubtarget::isThumb2()</a>, <a class="el" href="MachineBasicBlock_8h_source.html#l00369">llvm::MachineBasicBlock::pred_size()</a>, and <a class="el" href="RISCVRedundantCopyElimination_8cpp_source.html#l00076">TBB</a>.</p>

</div>
</div>
<a id="ad537aedc883659240d215cd8613f7f9e" name="ad537aedc883659240d215cd8613f7f9e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad537aedc883659240d215cd8613f7f9e">&#9670;&#160;</a></span>isProfitableToUnpredicate()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> ARMBaseInstrInfo::isProfitableToUnpredicate </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>TMBB</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>FMBB</em></span>&#160;) const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l02236">2236</a> of file <a class="el" href="ARMBaseInstrInfo_8cpp_source.html">ARMBaseInstrInfo.cpp</a>.</p>

</div>
</div>
<a id="a8309c88679a02fd91da5aa351a737e8d" name="a8309c88679a02fd91da5aa351a737e8d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8309c88679a02fd91da5aa351a737e8d">&#9670;&#160;</a></span>isSchedulingBoundary()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> ARMBaseInstrInfo::isSchedulingBoundary </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>MI</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *</td>          <td class="paramname"><span class="paramname"><em>MBB</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>MF</em></span>&#160;) const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l02058">2058</a> of file <a class="el" href="ARMBaseInstrInfo_8cpp_source.html">ARMBaseInstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="MachineBasicBlock_8h_source.html#l00311">llvm::MachineBasicBlock::end()</a>, <a class="el" href="MD5_8cpp_source.html#l00058">I</a>, <a class="el" href="ARMBaseInstrInfo_8h_source.html#l00760">llvm::isSEHInstruction()</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00074">MBB</a>, and <a class="el" href="IRTranslator_8cpp_source.html#l00110">MI</a>.</p>

</div>
</div>
<a id="a3ef446a11654fd9a45853aa1efd29d72" name="a3ef446a11654fd9a45853aa1efd29d72"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3ef446a11654fd9a45853aa1efd29d72">&#9670;&#160;</a></span>isStoreToStackSlot()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classunsigned.html">unsigned</a> ARMBaseInstrInfo::isStoreToStackSlot </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>MI</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int &amp;</td>          <td class="paramname"><span class="paramname"><em>FrameIndex</em></span>&#160;) const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l01307">1307</a> of file <a class="el" href="ARMBaseInstrInfo_8cpp_source.html">ARMBaseInstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="IRTranslator_8cpp_source.html#l00110">MI</a>.</p>

</div>
</div>
<a id="acbf7b5fa8848e1abd4a6c991cd6da64f" name="acbf7b5fa8848e1abd4a6c991cd6da64f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acbf7b5fa8848e1abd4a6c991cd6da64f">&#9670;&#160;</a></span>isStoreToStackSlotPostFE()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classunsigned.html">unsigned</a> ARMBaseInstrInfo::isStoreToStackSlotPostFE </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>MI</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int &amp;</td>          <td class="paramname"><span class="paramname"><em>FrameIndex</em></span>&#160;) const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l01359">1359</a> of file <a class="el" href="ARMBaseInstrInfo_8cpp_source.html">ARMBaseInstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="IRTranslator_8cpp_source.html#l00110">MI</a>.</p>

</div>
</div>
<a id="adf279a75270e2561fb5ce6d4128ad4f4" name="adf279a75270e2561fb5ce6d4128ad4f4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adf279a75270e2561fb5ce6d4128ad4f4">&#9670;&#160;</a></span>isSwiftFastImmShift()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> ARMBaseInstrInfo::isSwiftFastImmShift </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *</td>          <td class="paramname"><span class="paramname"><em>MI</em></span></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Returns true if the instruction has a shift by immediate that can be executed in one cycle less. </p>

<p class="definition">Definition at line <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l05440">5440</a> of file <a class="el" href="ARMBaseInstrInfo_8cpp_source.html">ARMBaseInstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="ARMAddressingModes_8h_source.html#l00101">llvm::ARM_AM::getSORegOffset()</a>, <a class="el" href="ARMAddressingModes_8h_source.html#l00102">llvm::ARM_AM::getSORegShOp()</a>, <a class="el" href="ARMAddressingModes_8h_source.html#l00030">llvm::ARM_AM::lsl</a>, <a class="el" href="ARMAddressingModes_8h_source.html#l00031">llvm::ARM_AM::lsr</a>, and <a class="el" href="IRTranslator_8cpp_source.html#l00110">MI</a>.</p>

</div>
</div>
<a id="a00d7b7c8844bba6d2b39f95b8172975f" name="a00d7b7c8844bba6d2b39f95b8172975f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a00d7b7c8844bba6d2b39f95b8172975f">&#9670;&#160;</a></span>isUnspillableTerminatorImpl()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> llvm::ARMBaseInstrInfo::isUnspillableTerminatorImpl </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *</td>          <td class="paramname"><span class="paramname"><em>MI</em></span></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">override</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="ARMBaseInstrInfo_8h_source.html#l00369">369</a> of file <a class="el" href="ARMBaseInstrInfo_8h_source.html">ARMBaseInstrInfo.h</a>.</p>

<p class="reference">References <a class="el" href="IRTranslator_8cpp_source.html#l00110">MI</a>.</p>

</div>
</div>
<a id="a6918e473bc376e3d1ce21a9b5d8d4d5f" name="a6918e473bc376e3d1ce21a9b5d8d4d5f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6918e473bc376e3d1ce21a9b5d8d4d5f">&#9670;&#160;</a></span>loadRegFromStackSlot()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">void</a> ARMBaseInstrInfo::loadRegFromStackSlot </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>MBB</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html#ae34c996b58df9b9ce6695a0c8b70c533">MachineBasicBlock::iterator</a></td>          <td class="paramname"><span class="paramname"><em>MBBI</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1Register.html">Register</a></td>          <td class="paramname"><span class="paramname"><em>DestReg</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int</td>          <td class="paramname"><span class="paramname"><em>FrameIndex</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *</td>          <td class="paramname"><span class="paramname"><em>RC</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> *</td>          <td class="paramname"><span class="paramname"><em>TRI</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1Register.html">Register</a></td>          <td class="paramname"><span class="paramname"><em>VReg</em></span>&#160;) const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l01372">1372</a> of file <a class="el" href="ARMBaseInstrInfo_8cpp_source.html">ARMBaseInstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="MachineInstrBuilder_8h_source.html#l00225">llvm::MachineInstrBuilder::add()</a>, <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l01104">AddDReg()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00153">llvm::MachineInstrBuilder::addFrameIndex()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00132">llvm::MachineInstrBuilder::addImm()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00203">llvm::MachineInstrBuilder::addMemOperand()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00098">llvm::MachineInstrBuilder::addReg()</a>, <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l00867">llvm::addUnpredicatedMveVpredNOp()</a>, <a class="el" href="Utils_2ARMBaseInfo_8h_source.html#l00045">llvm::ARMCC::AL</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00358">llvm::BuildMI()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00063">llvm::RegState::DefineNoRead</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00076">DL</a>, <a class="el" href="MachineBasicBlock_8h_source.html#l00311">llvm::MachineBasicBlock::end()</a>, <a class="el" href="PointerIntPair_8h_source.html#l00270">llvm::get()</a>, <a class="el" href="MachineOperand_8cpp_source.html#l01048">llvm::MachinePointerInfo::getFixedStack()</a>, <a class="el" href="MachineFunction_8h_source.html#l00724">llvm::MachineFunction::getFrameInfo()</a>, <a class="el" href="MachineFunction_8cpp_source.html#l00477">llvm::MachineFunction::getMachineMemOperand()</a>, <a class="el" href="MachineFrameInfo_8h_source.html#l00484">llvm::MachineFrameInfo::getObjectAlign()</a>, <a class="el" href="MachineFrameInfo_8h_source.html#l00470">llvm::MachineFrameInfo::getObjectSize()</a>, <a class="el" href="MachineBasicBlock_8h_source.html#l00265">llvm::MachineBasicBlock::getParent()</a>, <a class="el" href="#a5df2d68f5108124f51112e732d713517">getRegisterInfo()</a>, <a class="el" href="MD5_8cpp_source.html#l00058">I</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00064">llvm::RegState::ImplicitDefine</a>, <a class="el" href="Register_8h_source.html#l00095">llvm::Register::isPhysical()</a>, <a class="el" href="llvm_2Support_2ErrorHandling_8h_source.html#l00143">llvm_unreachable</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00074">MBB</a>, <a class="el" href="MachineMemOperand_8h_source.html#l00133">llvm::MachineMemOperand::MOLoad</a>, <a class="el" href="ARMBaseInstrInfo_8h_source.html#l00542">llvm::predOps()</a>, and <a class="el" href="MachineSink_8cpp_source.html#l01627">TRI</a>.</p>

<p class="reference">Referenced by <a class="el" href="Thumb2InstrInfo_8cpp_source.html#l00208">llvm::Thumb2InstrInfo::loadRegFromStackSlot()</a>.</p>

</div>
</div>
<a id="a68ff609e7f9151e0c2c6a6b1445c9134" name="a68ff609e7f9151e0c2c6a6b1445c9134"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a68ff609e7f9151e0c2c6a6b1445c9134">&#9670;&#160;</a></span>mergeOutliningCandidateAttributes()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">void</a> ARMBaseInstrInfo::mergeOutliningCandidateAttributes </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1Function.html">Function</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>F</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">std::vector&lt; <a class="el" href="structllvm_1_1outliner_1_1Candidate.html">outliner::Candidate</a> &gt; &amp;</td>          <td class="paramname"><span class="paramname"><em>Candidates</em></span>&#160;) const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l06199">6199</a> of file <a class="el" href="ARMBaseInstrInfo_8cpp_source.html">ARMBaseInstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="CallingConv_8h_source.html#l00034">llvm::CallingConv::C</a>, and <a class="el" href="MD5_8cpp_source.html#l00055">F</a>.</p>

</div>
</div>
<a id="a12cb817575a9c4141e5a1268e6821503" name="a12cb817575a9c4141e5a1268e6821503"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a12cb817575a9c4141e5a1268e6821503">&#9670;&#160;</a></span>optimizeCompareInstr()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> ARMBaseInstrInfo::optimizeCompareInstr </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>CmpInstr</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1Register.html">Register</a></td>          <td class="paramname"><span class="paramname"><em>SrcReg</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1Register.html">Register</a></td>          <td class="paramname"><span class="paramname"><em>SrcReg2</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int64_t</td>          <td class="paramname"><span class="paramname"><em>CmpMask</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int64_t</td>          <td class="paramname"><span class="paramname"><em>CmpValue</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> *</td>          <td class="paramname"><span class="paramname"><em>MRI</em></span>&#160;) const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>optimizeCompareInstr - Convert the instruction to set the zero flag so that we can remove a "comparison with zero"; Remove a redundant CMP instruction if the flags can be updated in the same way by an earlier instruction such as SUB. </p>
<p>optimizeCompareInstr - Convert the instruction supplying the argument to the comparison into one that sets the zero bit in the flags register; Remove a redundant Compare instruction if an earlier instruction can set the flags in the same way as Compare.</p>
<p>E.g. SUBrr(r1,r2) and CMPrr(r1,r2). We also handle the case where two operands are swapped: SUBrr(r1,r2) and CMPrr(r2,r1), by updating the condition code of instructions which use the flags. </p>

<p class="definition">Definition at line <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l03027">3027</a> of file <a class="el" href="ARMBaseInstrInfo_8cpp_source.html">ARMBaseInstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="Utils_2ARMBaseInfo_8h_source.html#l00045">llvm::ARMCC::AL</a>, <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="BuiltinGCs_8cpp.html#a11d755651840a5529d15260aacde92f3">B</a>, <a class="el" href="RISCVRedundantCopyElimination_8cpp_source.html#l00079">CC</a>, <a class="el" href="MachineOperand_8h_source.html#l00646">llvm::MachineOperand::clobbersPhysReg()</a>, <a class="el" href="BuiltinGCs_8cpp.html#ab5899ca200d34e3cc6bb09ebce5e5b3c">E</a>, <a class="el" href="Utils_2ARMBaseInfo_8h_source.html#l00031">llvm::ARMCC::EQ</a>, <a class="el" href="Utils_2ARMBaseInfo_8h_source.html#l00041">llvm::ARMCC::GE</a>, <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l02856">getCmpToAddCondition()</a>, <a class="el" href="MachineOperand_8h_source.html#l00369">llvm::MachineOperand::getReg()</a>, <a class="el" href="#a5df2d68f5108124f51112e732d713517">getRegisterInfo()</a>, <a class="el" href="X86InstrInfo_8cpp_source.html#l02808">getSwappedCondition()</a>, <a class="el" href="Utils_2ARMBaseInfo_8h_source.html#l00043">llvm::ARMCC::GT</a>, <a class="el" href="Utils_2ARMBaseInfo_8h_source.html#l00039">llvm::ARMCC::HI</a>, <a class="el" href="Utils_2ARMBaseInfo_8h_source.html#l00033">llvm::ARMCC::HS</a>, <a class="el" href="MD5_8cpp_source.html#l00058">I</a>, <a class="el" href="MachineOperand_8h_source.html#l00384">llvm::MachineOperand::isDef()</a>, <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l02934">isOptimizeCompareCandidate()</a>, <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l00560">isPredicated()</a>, <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l02872">isRedundantFlagInstr()</a>, <a class="el" href="MachineOperand_8h_source.html#l00329">llvm::MachineOperand::isReg()</a>, <a class="el" href="MachineOperand_8h_source.html#l00353">llvm::MachineOperand::isRegMask()</a>, <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l02838">isSuitableForMask()</a>, <a class="el" href="Utils_2ARMBaseInfo_8h_source.html#l00044">llvm::ARMCC::LE</a>, <a class="el" href="Utils_2ARMBaseInfo_8h_source.html#l00034">llvm::ARMCC::LO</a>, <a class="el" href="Utils_2ARMBaseInfo_8h_source.html#l00040">llvm::ARMCC::LS</a>, <a class="el" href="Utils_2ARMBaseInfo_8h_source.html#l00042">llvm::ARMCC::LT</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00074">MBB</a>, <a class="el" href="IRTranslator_8cpp_source.html#l00110">MI</a>, <a class="el" href="Utils_2ARMBaseInfo_8h_source.html#l00035">llvm::ARMCC::MI</a>, <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00105">MRI</a>, <a class="el" href="Utils_2ARMBaseInfo_8h_source.html#l00032">llvm::ARMCC::NE</a>, <a class="el" href="Utils_2ARMBaseInfo_8h_source.html#l00036">llvm::ARMCC::PL</a>, <a class="el" href="MachineBasicBlock_8h_source.html#l00396">llvm::MachineBasicBlock::successors()</a>, <a class="el" href="MachineSink_8cpp_source.html#l01627">TRI</a>, <a class="el" href="Utils_2ARMBaseInfo_8h_source.html#l00038">llvm::ARMCC::VC</a>, and <a class="el" href="Utils_2ARMBaseInfo_8h_source.html#l00037">llvm::ARMCC::VS</a>.</p>

</div>
</div>
<a id="a567798554f5c662fc4a85150a9058b69" name="a567798554f5c662fc4a85150a9058b69"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a567798554f5c662fc4a85150a9058b69">&#9670;&#160;</a></span>optimizeSelect()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> * ARMBaseInstrInfo::optimizeSelect </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>MI</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SmallPtrSetImpl.html">SmallPtrSetImpl</a>&lt; <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> * &gt; &amp;</td>          <td class="paramname"><span class="paramname"><em>SeenMIs</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classbool.html">bool</a></td>          <td class="paramname"><span class="paramname"><em>PreferFalse</em></span>&#160;) const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l02354">2354</a> of file <a class="el" href="ARMBaseInstrInfo_8cpp_source.html">ARMBaseInstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00358">llvm::BuildMI()</a>, <a class="el" href="ARMBaseInstrInfo_8h_source.html#l00550">llvm::condCodeOp()</a>, <a class="el" href="AArch64ExpandPseudoInsts_8cpp_source.html#l00108">DefMI</a>, <a class="el" href="MachineInstr_8cpp_source.html#l00718">llvm::MachineInstr::eraseFromParent()</a>, <a class="el" href="MachineInstr_8h_source.html#l00540">llvm::MachineInstr::getDesc()</a>, <a class="el" href="MachineInstr_8h_source.html#l00553">llvm::MachineInstr::getOperand()</a>, <a class="el" href="Utils_2ARMBaseInfo_8h_source.html#l00048">llvm::ARMCC::getOppositeCondition()</a>, <a class="el" href="MachineInstr_8h_source.html#l00326">llvm::MachineInstr::getParent()</a>, <a class="el" href="IRTranslator_8cpp_source.html#l00110">MI</a>, and <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00105">MRI</a>.</p>

<p class="reference">Referenced by <a class="el" href="Thumb2InstrInfo_8cpp_source.html#l00126">llvm::Thumb2InstrInfo::optimizeSelect()</a>.</p>

</div>
</div>
<a id="ac6d61a8fec7e62b7b19947fe5820860d" name="ac6d61a8fec7e62b7b19947fe5820860d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac6d61a8fec7e62b7b19947fe5820860d">&#9670;&#160;</a></span>PredicateInstruction()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> ARMBaseInstrInfo::PredicateInstruction </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>MI</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &gt;</td>          <td class="paramname"><span class="paramname"><em>Pred</em></span>&#160;) const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l00601">601</a> of file <a class="el" href="ARMBaseInstrInfo_8cpp_source.html">ARMBaseInstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="MachineInstrBuilder_8h_source.html#l00132">llvm::MachineInstrBuilder::addImm()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00098">llvm::MachineInstrBuilder::addReg()</a>, <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="PointerIntPair_8h_source.html#l00270">llvm::get()</a>, <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l02258">llvm::getMatchingCondBranchOpcode()</a>, <a class="el" href="MipsDisassembler_8cpp_source.html#l00521">getReg()</a>, <a class="el" href="AArch64InstrInfo_8h_source.html#l00466">llvm::isUncondBranchOpcode()</a>, <a class="el" href="IRTranslator_8cpp_source.html#l00110">MI</a>, <a class="el" href="MCInstrDesc_8h_source.html#l00239">llvm::MCInstrDesc::operands()</a>, <a class="el" href="MCTargetDesc_2ARMBaseInfo_8h_source.html#l00414">llvm::ARMII::ThumbArithFlagSetting</a>, and <a class="el" href="MCInstrDesc_8h_source.html#l00215">llvm::MCInstrDesc::TSFlags</a>.</p>

</div>
</div>
<a id="abc518a7d70c64758e7102bd60baab4bd" name="abc518a7d70c64758e7102bd60baab4bd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abc518a7d70c64758e7102bd60baab4bd">&#9670;&#160;</a></span>predictBranchSizeForIfCvt()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classunsigned.html">unsigned</a> ARMBaseInstrInfo::predictBranchSizeForIfCvt </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>MI</em></span></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l02213">2213</a> of file <a class="el" href="ARMBaseInstrInfo_8cpp_source.html">ARMBaseInstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l05601">llvm::findCMPToFoldIntoCBZ()</a>, <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l00778">getInstSizeInBytes()</a>, <a class="el" href="#a5df2d68f5108124f51112e732d713517">getRegisterInfo()</a>, <a class="el" href="ARMSubtarget_8h_source.html#l00424">llvm::ARMSubtarget::isThumb2()</a>, <a class="el" href="IRTranslator_8cpp_source.html#l00110">MI</a>, and <a class="el" href="ELFObjHandler_8cpp_source.html#l00081">Size</a>.</p>

</div>
</div>
<a id="a5a480d1fb65446ff93ffc9f140e213ab" name="a5a480d1fb65446ff93ffc9f140e213ab"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5a480d1fb65446ff93ffc9f140e213ab">&#9670;&#160;</a></span>produceSameValue()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> ARMBaseInstrInfo::produceSameValue </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>MI0</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>MI1</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> *</td>          <td class="paramname"><span class="paramname"><em>MRI</em></span>&#160;) const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l01860">1860</a> of file <a class="el" href="ARMBaseInstrInfo_8cpp_source.html">ARMBaseInstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="MachineFunction_8h_source.html#l00740">llvm::MachineFunction::getConstantPool()</a>, <a class="el" href="MachineConstantPool_8h_source.html#l00145">llvm::MachineConstantPool::getConstants()</a>, <a class="el" href="MachineInstr_8h_source.html#l00546">llvm::MachineInstr::getNumOperands()</a>, <a class="el" href="MachineInstr_8h_source.html#l00543">llvm::MachineInstr::getOpcode()</a>, <a class="el" href="MachineInstr_8h_source.html#l00553">llvm::MachineInstr::getOperand()</a>, <a class="el" href="MachineBasicBlock_8h_source.html#l00265">llvm::MachineBasicBlock::getParent()</a>, <a class="el" href="MachineInstr_8h_source.html#l00326">llvm::MachineInstr::getParent()</a>, <a class="el" href="MachineOperand_8h_source.html#l00369">llvm::MachineOperand::getReg()</a>, <a class="el" href="MachineInstr_8h_source.html#l01247">llvm::MachineInstr::IgnoreVRegDefs</a>, <a class="el" href="MachineInstr_8cpp_source.html#l00606">llvm::MachineInstr::isIdenticalTo()</a>, <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00105">MRI</a>, and <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l01860">produceSameValue()</a>.</p>

<p class="reference">Referenced by <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l01860">produceSameValue()</a>.</p>

</div>
</div>
<a id="a744bd116065744fe9e1f41d4d63f87c0" name="a744bd116065744fe9e1f41d4d63f87c0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a744bd116065744fe9e1f41d4d63f87c0">&#9670;&#160;</a></span>reMaterialize()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">void</a> ARMBaseInstrInfo::reMaterialize </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>MBB</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html#ae34c996b58df9b9ce6695a0c8b70c533">MachineBasicBlock::iterator</a></td>          <td class="paramname"><span class="paramname"><em>MI</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1Register.html">Register</a></td>          <td class="paramname"><span class="paramname"><em>DestReg</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a></td>          <td class="paramname"><span class="paramname"><em>SubIdx</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>Orig</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>TRI</em></span>&#160;) const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l01808">1808</a> of file <a class="el" href="ARMBaseInstrInfo_8cpp_source.html">ARMBaseInstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="MachineInstrBuilder_8h_source.html#l00159">llvm::MachineInstrBuilder::addConstantPoolIndex()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00132">llvm::MachineInstrBuilder::addImm()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00358">llvm::BuildMI()</a>, <a class="el" href="MachineFunction_8cpp_source.html#l00399">llvm::MachineFunction::CloneMachineInstr()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00214">llvm::MachineInstrBuilder::cloneMemRefs()</a>, <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l01765">duplicateCPV()</a>, <a class="el" href="PointerIntPair_8h_source.html#l00270">llvm::get()</a>, <a class="el" href="MachineBasicBlock_8h_source.html#l00265">llvm::MachineBasicBlock::getParent()</a>, <a class="el" href="MD5_8cpp_source.html#l00058">I</a>, <a class="el" href="MachineBasicBlock_8cpp_source.html#l01407">llvm::MachineBasicBlock::insert()</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00074">MBB</a>, <a class="el" href="IRTranslator_8cpp_source.html#l00110">MI</a>, and <a class="el" href="MachineSink_8cpp_source.html#l01627">TRI</a>.</p>

</div>
</div>
<a id="a6769b286c60f2ddb73d5c01ab2951f9f" name="a6769b286c60f2ddb73d5c01ab2951f9f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6769b286c60f2ddb73d5c01ab2951f9f">&#9670;&#160;</a></span>removeBranch()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classunsigned.html">unsigned</a> ARMBaseInstrInfo::removeBranch </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>MBB</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int *</td>          <td class="paramname"><span class="paramname"><em>BytesRemoved</em><span class="paramdefsep"> = </span><span class="paramdefval"><a class="el" href="classllvm_1_1ilist__node__impl.html">nullptr</a></span></span>&#160;) const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l00471">471</a> of file <a class="el" href="ARMBaseInstrInfo_8cpp_source.html">ARMBaseInstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="MachineBasicBlock_8h_source.html#l00309">llvm::MachineBasicBlock::begin()</a>, <a class="el" href="MachineBasicBlock_8h_source.html#l00311">llvm::MachineBasicBlock::end()</a>, <a class="el" href="MachineBasicBlock_8cpp_source.html#l00271">llvm::MachineBasicBlock::getLastNonDebugInstr()</a>, <a class="el" href="MD5_8cpp_source.html#l00058">I</a>, <a class="el" href="AArch64InstrInfo_8h_source.html#l00468">llvm::isCondBranchOpcode()</a>, <a class="el" href="AArch64InstrInfo_8h_source.html#l00466">llvm::isUncondBranchOpcode()</a>, and <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00074">MBB</a>.</p>

<p class="reference">Referenced by <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l00355">analyzeBranch()</a>.</p>

</div>
</div>
<a id="a1b0989b431ac4ebde3936d535004cb88" name="a1b0989b431ac4ebde3936d535004cb88"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1b0989b431ac4ebde3936d535004cb88">&#9670;&#160;</a></span>reverseBranchCondition()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> ARMBaseInstrInfo::reverseBranchCondition </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &gt; &amp;</td>          <td class="paramname"><span class="paramname"><em>Cond</em></span></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l00550">550</a> of file <a class="el" href="ARMBaseInstrInfo_8cpp_source.html">ARMBaseInstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="RISCVRedundantCopyElimination_8cpp_source.html#l00079">CC</a>, <a class="el" href="RISCVRedundantCopyElimination_8cpp_source.html#l00075">Cond</a>, and <a class="el" href="Utils_2ARMBaseInfo_8h_source.html#l00048">llvm::ARMCC::getOppositeCondition()</a>.</p>

</div>
</div>
<a id="a5b3180edf81915b106633986034d7a01" name="a5b3180edf81915b106633986034d7a01"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5b3180edf81915b106633986034d7a01">&#9670;&#160;</a></span>setExecutionDomain()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">void</a> ARMBaseInstrInfo::setExecutionDomain </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>MI</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a></td>          <td class="paramname"><span class="paramname"><em>Domain</em></span>&#160;) const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l05134">5134</a> of file <a class="el" href="ARMBaseInstrInfo_8cpp_source.html">ARMBaseInstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="MachineInstrBuilder_8h_source.html#l00225">llvm::MachineInstrBuilder::add()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00132">llvm::MachineInstrBuilder::addImm()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00098">llvm::MachineInstrBuilder::addReg()</a>, <a class="el" href="Utils_2ARMBaseInfo_8h_source.html#l00045">llvm::ARMCC::AL</a>, <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00358">llvm::BuildMI()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00045">llvm::RegState::Define</a>, <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l05037">ExeNEON</a>, <a class="el" href="PointerIntPair_8h_source.html#l00270">llvm::get()</a>, <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l05077">getCorrespondingDRegAndLane()</a>, <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l05107">getImplicitSPRUseForDPRUse()</a>, <a class="el" href="#a5df2d68f5108124f51112e732d713517">getRegisterInfo()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00538">llvm::getUndefRegState()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00047">llvm::RegState::Implicit</a>, <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l00560">isPredicated()</a>, <a class="el" href="llvm_2Support_2ErrorHandling_8h_source.html#l00143">llvm_unreachable</a>, <a class="el" href="IRTranslator_8cpp_source.html#l00110">MI</a>, <a class="el" href="ARMBaseInstrInfo_8h_source.html#l00542">llvm::predOps()</a>, <a class="el" href="MachineSink_8cpp_source.html#l01627">TRI</a>, and <a class="el" href="MachineInstrBuilder_8h_source.html#l00053">llvm::RegState::Undef</a>.</p>

</div>
</div>
<a id="a773d4ec5eecb09f98e46019e6bf0194e" name="a773d4ec5eecb09f98e46019e6bf0194e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a773d4ec5eecb09f98e46019e6bf0194e">&#9670;&#160;</a></span>shouldOutlineFromFunctionByDefault()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> ARMBaseInstrInfo::shouldOutlineFromFunctionByDefault </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>MF</em></span></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Enable outlining by default at -Oz. </p>

<p class="definition">Definition at line <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l06723">6723</a> of file <a class="el" href="ARMBaseInstrInfo_8cpp_source.html">ARMBaseInstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="MachineFunction_8h_source.html#l00674">llvm::MachineFunction::getFunction()</a>, <a class="el" href="Function_8h_source.html#l00642">llvm::Function::hasMinSize()</a>, and <a class="el" href="ARMSubtarget_8h_source.html#l00425">llvm::ARMSubtarget::isMClass()</a>.</p>

</div>
</div>
<a id="ac624f59926b6618a1da5645cae8bc2c5" name="ac624f59926b6618a1da5645cae8bc2c5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac624f59926b6618a1da5645cae8bc2c5">&#9670;&#160;</a></span>shouldScheduleLoadsNear()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> ARMBaseInstrInfo::shouldScheduleLoadsNear </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *</td>          <td class="paramname"><span class="paramname"><em>Load1</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *</td>          <td class="paramname"><span class="paramname"><em>Load2</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int64_t</td>          <td class="paramname"><span class="paramname"><em>Offset1</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int64_t</td>          <td class="paramname"><span class="paramname"><em>Offset2</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a></td>          <td class="paramname"><span class="paramname"><em>NumLoads</em></span>&#160;) const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>shouldScheduleLoadsNear - This is a used by the pre-regalloc scheduler to determine (in conjunction with areLoadsFromSameBasePtr) if two loads should be scheduled togther. </p>
<p>On some targets if two loads are loading from addresses in the same cache line, it's better if they are scheduled together. This function takes two integers that represent the load offsets from the common base address. It returns true if it decides it's desirable to schedule the two loads together. "NumLoads" is the number of loads that have already been scheduled after Load1.</p>
<p>On some targets if two loads are loading from addresses in the same cache line, it's better if they are scheduled together. This function takes two integers that represent the load offsets from the common base address. It returns true if it decides it's desirable to schedule the two loads together. "NumLoads" is the number of loads that have already been scheduled after Load1.</p>
<p>FIXME: remove this in favor of the <a class="el" href="classllvm_1_1MachineInstr.html" title="Representation of each machine instruction.">MachineInstr</a> interface once pre-RA-sched is permanently disabled. </p>

<p class="definition">Definition at line <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l02028">2028</a> of file <a class="el" href="ARMBaseInstrInfo_8cpp_source.html">ARMBaseInstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, and <a class="el" href="ARMSubtarget_8h_source.html#l00423">llvm::ARMSubtarget::isThumb1Only()</a>.</p>

</div>
</div>
<a id="afe08501833a78c86e99338e6fef0137c" name="afe08501833a78c86e99338e6fef0137c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afe08501833a78c86e99338e6fef0137c">&#9670;&#160;</a></span>shouldSink()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> ARMBaseInstrInfo::shouldSink </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>MI</em></span></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l03307">3307</a> of file <a class="el" href="ARMBaseInstrInfo_8cpp_source.html">ARMBaseInstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l02801">analyzeCompare()</a>, <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l00560">isPredicated()</a>, <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l02872">isRedundantFlagInstr()</a>, and <a class="el" href="IRTranslator_8cpp_source.html#l00110">MI</a>.</p>

</div>
</div>
<a id="aa144bad326adde6b91be439798090725" name="aa144bad326adde6b91be439798090725"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa144bad326adde6b91be439798090725">&#9670;&#160;</a></span>storeRegToStackSlot()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">void</a> ARMBaseInstrInfo::storeRegToStackSlot </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>MBB</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html#ae34c996b58df9b9ce6695a0c8b70c533">MachineBasicBlock::iterator</a></td>          <td class="paramname"><span class="paramname"><em>MBBI</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1Register.html">Register</a></td>          <td class="paramname"><span class="paramname"><em>SrcReg</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classbool.html">bool</a></td>          <td class="paramname"><span class="paramname"><em>isKill</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int</td>          <td class="paramname"><span class="paramname"><em>FrameIndex</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *</td>          <td class="paramname"><span class="paramname"><em>RC</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> *</td>          <td class="paramname"><span class="paramname"><em>TRI</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1Register.html">Register</a></td>          <td class="paramname"><span class="paramname"><em>VReg</em></span>&#160;) const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l01115">1115</a> of file <a class="el" href="ARMBaseInstrInfo_8cpp_source.html">ARMBaseInstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="MachineInstrBuilder_8h_source.html#l00225">llvm::MachineInstrBuilder::add()</a>, <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l01104">AddDReg()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00153">llvm::MachineInstrBuilder::addFrameIndex()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00132">llvm::MachineInstrBuilder::addImm()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00203">llvm::MachineInstrBuilder::addMemOperand()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00098">llvm::MachineInstrBuilder::addReg()</a>, <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l00867">llvm::addUnpredicatedMveVpredNOp()</a>, <a class="el" href="Utils_2ARMBaseInfo_8h_source.html#l00045">llvm::ARMCC::AL</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00358">llvm::BuildMI()</a>, <a class="el" href="PointerIntPair_8h_source.html#l00270">llvm::get()</a>, <a class="el" href="MachineOperand_8cpp_source.html#l01048">llvm::MachinePointerInfo::getFixedStack()</a>, <a class="el" href="MachineFunction_8h_source.html#l00724">llvm::MachineFunction::getFrameInfo()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00532">llvm::getKillRegState()</a>, <a class="el" href="MachineFunction_8cpp_source.html#l00477">llvm::MachineFunction::getMachineMemOperand()</a>, <a class="el" href="MachineFrameInfo_8h_source.html#l00484">llvm::MachineFrameInfo::getObjectAlign()</a>, <a class="el" href="MachineFrameInfo_8h_source.html#l00470">llvm::MachineFrameInfo::getObjectSize()</a>, <a class="el" href="MachineBasicBlock_8h_source.html#l00265">llvm::MachineBasicBlock::getParent()</a>, <a class="el" href="#a5df2d68f5108124f51112e732d713517">getRegisterInfo()</a>, <a class="el" href="MD5_8cpp_source.html#l00058">I</a>, <a class="el" href="llvm_2Support_2ErrorHandling_8h_source.html#l00143">llvm_unreachable</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00074">MBB</a>, <a class="el" href="MachineMemOperand_8h_source.html#l00135">llvm::MachineMemOperand::MOStore</a>, <a class="el" href="ARMBaseInstrInfo_8h_source.html#l00542">llvm::predOps()</a>, and <a class="el" href="MachineSink_8cpp_source.html#l01627">TRI</a>.</p>

<p class="reference">Referenced by <a class="el" href="Thumb2InstrInfo_8cpp_source.html#l00163">llvm::Thumb2InstrInfo::storeRegToStackSlot()</a>.</p>

</div>
</div>
<a id="ac0158188ba4a3924c0284491250b3474" name="ac0158188ba4a3924c0284491250b3474"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac0158188ba4a3924c0284491250b3474">&#9670;&#160;</a></span>SubsumesPredicate()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> ARMBaseInstrInfo::SubsumesPredicate </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &gt;</td>          <td class="paramname"><span class="paramname"><em>Pred1</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &gt;</td>          <td class="paramname"><span class="paramname"><em>Pred2</em></span>&#160;) const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l00635">635</a> of file <a class="el" href="ARMBaseInstrInfo_8cpp_source.html">ARMBaseInstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="Utils_2ARMBaseInfo_8h_source.html#l00045">llvm::ARMCC::AL</a>, <a class="el" href="Utils_2ARMBaseInfo_8h_source.html#l00031">llvm::ARMCC::EQ</a>, <a class="el" href="Utils_2ARMBaseInfo_8h_source.html#l00041">llvm::ARMCC::GE</a>, <a class="el" href="Utils_2ARMBaseInfo_8h_source.html#l00043">llvm::ARMCC::GT</a>, <a class="el" href="Utils_2ARMBaseInfo_8h_source.html#l00039">llvm::ARMCC::HI</a>, <a class="el" href="Utils_2ARMBaseInfo_8h_source.html#l00033">llvm::ARMCC::HS</a>, <a class="el" href="Utils_2ARMBaseInfo_8h_source.html#l00044">llvm::ARMCC::LE</a>, <a class="el" href="Utils_2ARMBaseInfo_8h_source.html#l00034">llvm::ARMCC::LO</a>, <a class="el" href="Utils_2ARMBaseInfo_8h_source.html#l00040">llvm::ARMCC::LS</a>, and <a class="el" href="Utils_2ARMBaseInfo_8h_source.html#l00042">llvm::ARMCC::LT</a>.</p>

</div>
</div>
<hr/>The documentation for this class was generated from the following files:<ul>
<li>lib/Target/ARM/<a class="el" href="ARMBaseInstrInfo_8h_source.html">ARMBaseInstrInfo.h</a></li>
<li>lib/Target/ARM/<a class="el" href="ARMBaseInstrInfo_8cpp_source.html">ARMBaseInstrInfo.cpp</a></li>
</ul>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Wed Feb 21 2024 13:51:08 for LLVM by&#160;<a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.10.0
</small></address>
</body>
</html>
