// Seed: 2911837142
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12
);
  inout wire id_12;
  output wire id_11;
  input wire id_10;
  input wire id_9;
  output wire id_8;
  output wire id_7;
  inout wire id_6;
  output logic [7:0] id_5;
  input wire id_4;
  input wire id_3;
  input wire id_2;
  input wire id_1;
  tri0 [-1 : ! ""] id_13 = -1;
  assign id_5[1] = -1;
  logic id_14 = id_3 == -1'b0;
endmodule
module module_1 #(
    parameter id_12 = 32'd27,
    parameter id_2  = 32'd74,
    parameter id_9  = 32'd17
) (
    id_1,
    _id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    _id_9,
    id_10,
    id_11,
    _id_12,
    id_13,
    id_14,
    id_15
);
  inout wire id_15;
  output wire id_14;
  inout wire id_13;
  input wire _id_12;
  output wire id_11;
  output wire id_10;
  input wire _id_9;
  output wire id_8;
  inout wire id_7;
  inout wire id_6;
  output wire id_5;
  input wire id_4;
  inout wire id_3;
  inout wire _id_2;
  output wire id_1;
  logic [7:0] id_16;
  assign id_16[1'h0&&id_2&&-1'b0==1'b0&&id_12&&id_9] = 1'h0 == (id_2) ? -1 : id_3;
  wire id_17;
  module_0 modCall_1 (
      id_7,
      id_3,
      id_4,
      id_6,
      id_16,
      id_7,
      id_5,
      id_15,
      id_3,
      id_17,
      id_11,
      id_17
  );
  logic id_18[1 : id_9];
  ;
  wire id_19;
endmodule
