# do {cpu_tb_simulate.do}
# vsim -voptargs=""+acc"" -L dist_mem_gen_v8_0_12 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -lib xil_defaultlib xil_defaultlib.cpu_tb xil_defaultlib.glbl 
# Start time: 21:53:09 on Apr 21,2019
# //  ModelSim PE 10.4c Jul 20 2015 
# //
# //  Copyright 1991-2015 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //  THIS DOCUMENT CONTAINS TRADE SECRETS AND COMMERCIAL OR FINANCIAL
# //  INFORMATION THAT ARE PRIVILEGED, CONFIDENTIAL, AND EXEMPT FROM
# //  DISCLOSURE UNDER THE FREEDOM OF INFORMATION ACT, 5 U.S.C. SECTION 552.
# //  FURTHERMORE, THIS INFORMATION IS PROHIBITED FROM DISCLOSURE UNDER
# //  THE TRADE SECRETS ACT, 18 U.S.C. SECTION 1905.
# //
# Loading xil_defaultlib.cpu_tb
# Loading xil_defaultlib.sccomp_dataflow
# Loading xil_defaultlib.cpu
# Loading xil_defaultlib.iram
# Loading dist_mem_gen_v8_0_12.dist_mem_gen_v8_0_12
# Loading xil_defaultlib.pclkDiv
# Loading xil_defaultlib.npc
# Loading xil_defaultlib.pc
# Loading xil_defaultlib.control
# Loading xil_defaultlib.clkDivider
# Loading xil_defaultlib.alu
# Loading xil_defaultlib.decoder
# Loading xil_defaultlib.regfile
# Loading xil_defaultlib.ram
# Loading xil_defaultlib.extend
# Loading xil_defaultlib.mux4
# Loading xil_defaultlib.mux2
# Loading xil_defaultlib.mux5bit
# Loading xil_defaultlib.pcPlusData
# Loading xil_defaultlib.glbl
# ** Warning: (vsim-3015) ../../../../xiPU.srcs/sources_1/new/cpu.v(53): [PCDPC] - Port size (11) does not match connection size (30) for port 'a'. The port definition is at: ../../../../xiPU.srcs/sources_1/ip/iram/sim/iram.v(57).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_tb/s1/sccpu/ims File: ../../../../xiPU.srcs/sources_1/ip/iram/sim/iram.v
# 1
# 1
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
# ** Warning: (vsim-PLI-3408) Too few data words read on line 1048 of file "iram.mif". Expected 2048, found 1047.    : ../../../../xiPU.ip_user_files/ipstatic/simulation/dist_mem_gen_v8_0.v(234)
#    Time: 0 ps  Iteration: 0  Instance: /cpu_tb/s1/sccpu/ims/inst
# End time: 21:53:26 on Apr 21,2019, Elapsed time: 0:00:17
# Errors: 0, Warnings: 2
