// Generated by CIRCT firtool-1.56.0
module EX_stage(	// @[<stdin>:1261:3]
  input         clock,	// @[<stdin>:1262:11]
                reset,	// @[<stdin>:1263:11]
                EX_IO_valid,	// @[playground/src/EX_stage.scala:6:12]
                EX_IO_bits_dpic_bundle_id_inv_flag,	// @[playground/src/EX_stage.scala:6:12]
                EX_IO_bits_pc_sel,	// @[playground/src/EX_stage.scala:6:12]
  input  [11:0] EX_IO_bits_csr_addr,	// @[playground/src/EX_stage.scala:6:12]
  input  [31:0] EX_IO_bits_csr_global_mtvec,	// @[playground/src/EX_stage.scala:6:12]
                EX_IO_bits_csr_global_mepc,	// @[playground/src/EX_stage.scala:6:12]
  input         EX_IO_bits_b_taken,	// @[playground/src/EX_stage.scala:6:12]
  input  [3:0]  EX_IO_bits_st_type,	// @[playground/src/EX_stage.scala:6:12]
  input  [2:0]  EX_IO_bits_ld_type,	// @[playground/src/EX_stage.scala:6:12]
  input  [4:0]  EX_IO_bits_csr_cmd,	// @[playground/src/EX_stage.scala:6:12]
  input  [1:0]  EX_IO_bits_wb_sel,	// @[playground/src/EX_stage.scala:6:12]
  input  [3:0]  EX_IO_bits_br_type,	// @[playground/src/EX_stage.scala:6:12]
  input         EX_IO_bits_rf_wen,	// @[playground/src/EX_stage.scala:6:12]
  input  [4:0]  EX_IO_bits_rd,	// @[playground/src/EX_stage.scala:6:12]
  input  [3:0]  EX_IO_bits_alu_op,	// @[playground/src/EX_stage.scala:6:12]
  input  [31:0] EX_IO_bits_src1,	// @[playground/src/EX_stage.scala:6:12]
                EX_IO_bits_src2,	// @[playground/src/EX_stage.scala:6:12]
                EX_IO_bits_rdata1,	// @[playground/src/EX_stage.scala:6:12]
                EX_IO_bits_rdata2,	// @[playground/src/EX_stage.scala:6:12]
                EX_IO_bits_nextpc,	// @[playground/src/EX_stage.scala:6:12]
                EX_IO_bits_pc,	// @[playground/src/EX_stage.scala:6:12]
                EX_IO_bits_inst,	// @[playground/src/EX_stage.scala:6:12]
  input         EX_to_ls_ready,	// @[playground/src/EX_stage.scala:6:12]
                EX_ar_ready,	// @[playground/src/EX_stage.scala:6:12]
                EX_aw_ready,	// @[playground/src/EX_stage.scala:6:12]
                EX_w_ready,	// @[playground/src/EX_stage.scala:6:12]
                EX_b_valid,	// @[playground/src/EX_stage.scala:6:12]
  input  [1:0]  EX_b_bits_resp,	// @[playground/src/EX_stage.scala:6:12]
  output        EX_IO_ready,	// @[playground/src/EX_stage.scala:6:12]
                EX_to_ls_valid,	// @[playground/src/EX_stage.scala:6:12]
                EX_to_ls_bits_csr_commit_wen,	// @[playground/src/EX_stage.scala:6:12]
  output [11:0] EX_to_ls_bits_csr_commit_waddr,	// @[playground/src/EX_stage.scala:6:12]
  output [31:0] EX_to_ls_bits_csr_commit_wdata,	// @[playground/src/EX_stage.scala:6:12]
  output        EX_to_ls_bits_csr_commit_exception_wen,	// @[playground/src/EX_stage.scala:6:12]
  output [31:0] EX_to_ls_bits_csr_commit_exception_pc_wb,	// @[playground/src/EX_stage.scala:6:12]
  output        EX_to_ls_bits_dpic_bundle_id_inv_flag,	// @[playground/src/EX_stage.scala:6:12]
                EX_to_ls_bits_dpic_bundle_ex_func_flag,	// @[playground/src/EX_stage.scala:6:12]
                EX_to_ls_bits_dpic_bundle_ex_is_jal,	// @[playground/src/EX_stage.scala:6:12]
                EX_to_ls_bits_dpic_bundle_ex_is_ret,	// @[playground/src/EX_stage.scala:6:12]
                EX_to_ls_bits_dpic_bundle_ex_is_rd0,	// @[playground/src/EX_stage.scala:6:12]
  output [2:0]  EX_to_ls_bits_dpic_bundle_ex_ld_type,	// @[playground/src/EX_stage.scala:6:12]
  output [3:0]  EX_to_ls_bits_dpic_bundle_ex_st_type,	// @[playground/src/EX_stage.scala:6:12]
  output [31:0] EX_to_ls_bits_dpic_bundle_ex_mem_addr,	// @[playground/src/EX_stage.scala:6:12]
                EX_to_ls_bits_dpic_bundle_ex_st_data,	// @[playground/src/EX_stage.scala:6:12]
  output        EX_to_ls_bits_ld_wen,	// @[playground/src/EX_stage.scala:6:12]
  output [2:0]  EX_to_ls_bits_ld_type,	// @[playground/src/EX_stage.scala:6:12]
  output [4:0]  EX_to_ls_bits_csr_cmd,	// @[playground/src/EX_stage.scala:6:12]
  output [1:0]  EX_to_ls_bits_wb_sel,	// @[playground/src/EX_stage.scala:6:12]
  output        EX_to_ls_bits_rf_wen,	// @[playground/src/EX_stage.scala:6:12]
  output [4:0]  EX_to_ls_bits_rd,	// @[playground/src/EX_stage.scala:6:12]
  output [31:0] EX_to_ls_bits_result,	// @[playground/src/EX_stage.scala:6:12]
                EX_to_ls_bits_nextpc,	// @[playground/src/EX_stage.scala:6:12]
                EX_to_ls_bits_pc,	// @[playground/src/EX_stage.scala:6:12]
                EX_to_ls_bits_inst,	// @[playground/src/EX_stage.scala:6:12]
  output [4:0]  EX_to_id_fw_addr,	// @[playground/src/EX_stage.scala:6:12]
  output [31:0] EX_to_id_fw_data,	// @[playground/src/EX_stage.scala:6:12]
  output        EX_to_id_csr_ecpt_wen,	// @[playground/src/EX_stage.scala:6:12]
  output [31:0] EX_to_id_csr_ecpt_pc_wb,	// @[playground/src/EX_stage.scala:6:12]
  output [11:0] EX_to_id_csr_waddr,	// @[playground/src/EX_stage.scala:6:12]
  output        EX_to_id_csr_wen,	// @[playground/src/EX_stage.scala:6:12]
  output [31:0] EX_to_id_csr_wdata,	// @[playground/src/EX_stage.scala:6:12]
  output        EX_to_id_clog,	// @[playground/src/EX_stage.scala:6:12]
                EX_to_id_flush,	// @[playground/src/EX_stage.scala:6:12]
                EX_to_if_flush,	// @[playground/src/EX_stage.scala:6:12]
                EX_to_preif_epc_taken,	// @[playground/src/EX_stage.scala:6:12]
  output [31:0] EX_to_preif_epc_target,	// @[playground/src/EX_stage.scala:6:12]
  output        EX_to_preif_Br_B_taken,	// @[playground/src/EX_stage.scala:6:12]
  output [31:0] EX_to_preif_Br_B_target,	// @[playground/src/EX_stage.scala:6:12]
  output        EX_to_preif_flush,	// @[playground/src/EX_stage.scala:6:12]
                EX_ar_valid,	// @[playground/src/EX_stage.scala:6:12]
  output [31:0] EX_ar_bits_addr,	// @[playground/src/EX_stage.scala:6:12]
  output [2:0]  EX_ar_bits_prot,	// @[playground/src/EX_stage.scala:6:12]
  output        EX_aw_valid,	// @[playground/src/EX_stage.scala:6:12]
  output [31:0] EX_aw_bits_addr,	// @[playground/src/EX_stage.scala:6:12]
  output [2:0]  EX_aw_bits_prot,	// @[playground/src/EX_stage.scala:6:12]
  output        EX_w_valid,	// @[playground/src/EX_stage.scala:6:12]
  output [31:0] EX_w_bits_data,	// @[playground/src/EX_stage.scala:6:12]
  output [7:0]  EX_w_bits_strb,	// @[playground/src/EX_stage.scala:6:12]
  output        EX_b_ready	// @[playground/src/EX_stage.scala:6:12]
);

  wire        _Csr_alu_io_wen;	// @[playground/src/EX_stage.scala:167:21]
  wire [31:0] _Csr_alu_io_out;	// @[playground/src/EX_stage.scala:167:21]
  wire [31:0] _Alu_io_result;	// @[playground/src/EX_stage.scala:40:17]
  wire        ld_wen = |EX_IO_bits_ld_type;	// @[playground/src/EX_stage.scala:23:28, :26:30]
  wire        st_wen = |EX_IO_bits_st_type;	// @[playground/src/EX_stage.scala:24:28, :25:30]
  reg         ex_valid;	// @[playground/src/EX_stage.scala:29:33]
  wire        _ex_ready_go_T_2 = EX_aw_ready & EX_w_ready;	// @[playground/src/EX_stage.scala:32:34]
  wire        ex_ready_go = ~(~EX_ar_ready & ld_wen | ~_ex_ready_go_T_2 & st_wen);	// @[playground/src/EX_stage.scala:23:28, :24:28, :25:30, :30:33, :31:{19,21,33}, :32:{17,21,34,47}]
  wire        _EX_IO_ready_output = ~ex_valid | ex_ready_go & EX_to_ls_ready;	// @[playground/src/EX_stage.scala:29:33, :30:33, :33:{18,28,43}]
  wire        _EX_to_preif_Br_B_taken_output = EX_IO_bits_b_taken & ex_valid;	// @[playground/src/EX_stage.scala:29:33, :46:45]
  wire        _EX_to_preif_epc_target_T = EX_IO_bits_csr_cmd == 5'h3;	// @[playground/src/EX_stage.scala:62:32]
  wire        _EX_to_preif_epc_target_T_1 = EX_IO_bits_csr_cmd == 5'h4;	// @[playground/src/EX_stage.scala:63:32]
  wire        to_flush =
    (_EX_to_preif_Br_B_taken_output | _EX_to_preif_epc_target_T
     | _EX_to_preif_epc_target_T_1) & ex_valid;	// @[playground/src/EX_stage.scala:29:33, :46:45, :62:32, :63:{10,32,46}]
  reg         arvalidReg;	// @[playground/src/EX_stage.scala:88:25]
  reg  [31:0] araddrReg;	// @[playground/src/EX_stage.scala:89:24]
  reg         ReadRequstState;	// @[playground/src/EX_stage.scala:92:30]
  wire        WaitReadIdle = ReadRequstState;	// @[playground/src/EX_stage.scala:82:34, :92:30]
  reg  [1:0]  WriteRequstState;	// @[playground/src/EX_stage.scala:122:31]
  reg         awvalidReg;	// @[playground/src/EX_stage.scala:123:25]
  reg  [31:0] awaddrReg;	// @[playground/src/EX_stage.scala:124:24]
  reg         wvalidReg;	// @[playground/src/EX_stage.scala:125:24]
  reg  [31:0] wdataReg;	// @[playground/src/EX_stage.scala:126:23]
  reg  [3:0]  wstrbReg;	// @[playground/src/EX_stage.scala:127:23]
  reg         breadyReg;	// @[playground/src/EX_stage.scala:128:24]
  wire        _EX_b_ready_output = breadyReg;	// @[<stdin>:1261:3, playground/src/EX_stage.scala:128:24]
  wire        WaitWriteIdle = |WriteRequstState;	// @[playground/src/EX_stage.scala:81:35, :122:31, :153:35]
  wire        BrespFire = _EX_b_ready_output & EX_b_valid;	// @[<stdin>:1261:3, playground/src/EX_stage.scala:84:31, src/main/scala/chisel3/util/Decoupled.scala:52:35]
  wire        ex_clog = ~EX_ar_ready & ld_wen | WaitWriteIdle & st_wen;	// @[playground/src/EX_stage.scala:23:28, :24:28, :27:29, :31:21, :81:35, :163:26, :164:{10,26}]
  wire        _EX_to_id_csr_wen_output = _Csr_alu_io_wen & ex_valid;	// @[playground/src/EX_stage.scala:29:33, :167:21, :172:35]
  wire        _EX_to_id_csr_ecpt_wen_output = _EX_to_preif_epc_target_T_1 & ex_valid;	// @[playground/src/EX_stage.scala:29:33, :63:32, :174:58]
  wire        _EX_to_ls_bits_dpic_bundle_ex_is_jal_T = EX_IO_bits_br_type == 4'h7;	// @[playground/src/EX_stage.scala:202:62]
  wire        _GEN = ReadRequstState & EX_ar_ready;	// @[playground/src/EX_stage.scala:92:30, :107:46, :108:22, :109:22]
  wire        _GEN_0 = WriteRequstState == 2'h2 & breadyReg & EX_b_valid;	// @[playground/src/EX_stage.scala:122:31, :128:24, :142:23, :147:{30,47}, :148:32, :149:23]
  wire        _GEN_1 = WriteRequstState == 2'h1;	// @[playground/src/EX_stage.scala:122:31, :132:23, :140:30]
  wire        _GEN_2 = _GEN_1 & _ex_ready_go_T_2;	// @[playground/src/EX_stage.scala:32:34, :123:25, :140:{30,47}, :141:34, :143:17]
  wire        _GEN_3 = ld_wen & ex_valid;	// @[playground/src/EX_stage.scala:23:28, :29:33, :94:16]
  wire        _GEN_4 = ~WaitWriteIdle | BrespFire;	// @[playground/src/EX_stage.scala:81:35, :84:31, :95:26, :96:24, :102:24]
  wire        _GEN_5 = WriteRequstState == 2'h0;	// @[playground/src/EX_stage.scala:122:31, :130:24]
  wire        _GEN_6 = st_wen & ex_valid;	// @[playground/src/EX_stage.scala:24:28, :29:33, :131:16]
  wire        _GEN_7 = _GEN_3 & _GEN_4;	// @[playground/src/EX_stage.scala:92:30, :94:{16,27}, :95:26, :96:24, :102:24]
  always @(posedge clock) begin	// @[<stdin>:1262:11]
    if (reset) begin	// @[<stdin>:1262:11]
      ex_valid <= 1'h0;	// @[playground/src/EX_stage.scala:25:30, :29:33]
      arvalidReg <= 1'h0;	// @[playground/src/EX_stage.scala:25:30, :88:25]
      araddrReg <= 32'h0;	// @[playground/src/EX_stage.scala:89:24]
      ReadRequstState <= 1'h0;	// @[playground/src/EX_stage.scala:25:30, :92:30]
      WriteRequstState <= 2'h0;	// @[playground/src/EX_stage.scala:122:31]
      awvalidReg <= 1'h0;	// @[playground/src/EX_stage.scala:25:30, :123:25]
      awaddrReg <= 32'h0;	// @[playground/src/EX_stage.scala:89:24, :124:24]
      wvalidReg <= 1'h0;	// @[playground/src/EX_stage.scala:25:30, :125:24]
      wdataReg <= 32'h0;	// @[playground/src/EX_stage.scala:89:24, :126:23]
      wstrbReg <= 4'h0;	// @[playground/src/EX_stage.scala:47:61, :127:23]
      breadyReg <= 1'h0;	// @[playground/src/EX_stage.scala:25:30, :128:24]
    end
    else begin	// @[<stdin>:1262:11]
      if (_EX_IO_ready_output)	// @[playground/src/EX_stage.scala:33:28]
        ex_valid <= EX_IO_valid;	// @[playground/src/EX_stage.scala:29:33]
      if (ReadRequstState) begin	// @[playground/src/EX_stage.scala:92:30]
        arvalidReg <= ~_GEN & arvalidReg;	// @[playground/src/EX_stage.scala:88:25, :92:30, :107:46, :108:22, :109:22, :110:17]
        ReadRequstState <= ~_GEN & ReadRequstState;	// @[playground/src/EX_stage.scala:92:30, :107:46, :108:22, :109:22]
      end
      else begin	// @[playground/src/EX_stage.scala:92:30]
        arvalidReg <= _GEN_7 | arvalidReg;	// @[playground/src/EX_stage.scala:88:25, :92:30, :94:27, :95:26]
        ReadRequstState <= _GEN_7 | ReadRequstState;	// @[playground/src/EX_stage.scala:92:30, :94:27, :95:26]
      end
      if (~ReadRequstState & _GEN_3 & _GEN_4)	// @[playground/src/EX_stage.scala:89:24, :92:30, :93:{23,34}, :94:{16,27}, :95:26, :96:24, :102:24]
        araddrReg <= _Alu_io_result;	// @[playground/src/EX_stage.scala:40:17, :89:24]
      if (_GEN_5) begin	// @[playground/src/EX_stage.scala:130:24]
        if (_GEN_6)	// @[playground/src/EX_stage.scala:131:16]
          WriteRequstState <= 2'h1;	// @[playground/src/EX_stage.scala:122:31, :132:23]
        awvalidReg <= _GEN_6 | awvalidReg;	// @[playground/src/EX_stage.scala:123:25, :131:{16,27}, :133:17]
        wvalidReg <= _GEN_6 | wvalidReg;	// @[playground/src/EX_stage.scala:125:24, :131:{16,27}, :136:16]
      end
      else begin	// @[playground/src/EX_stage.scala:130:24]
        if (_GEN_1) begin	// @[playground/src/EX_stage.scala:140:30]
          if (_ex_ready_go_T_2)	// @[playground/src/EX_stage.scala:32:34]
            WriteRequstState <= 2'h2;	// @[playground/src/EX_stage.scala:122:31, :142:23]
          breadyReg <= _ex_ready_go_T_2 | breadyReg;	// @[playground/src/EX_stage.scala:32:34, :128:24, :141:34, :145:16]
        end
        else begin	// @[playground/src/EX_stage.scala:140:30]
          if (_GEN_0)	// @[playground/src/EX_stage.scala:122:31, :147:47, :148:32, :149:23]
            WriteRequstState <= 2'h0;	// @[playground/src/EX_stage.scala:122:31]
          breadyReg <= ~_GEN_0 & breadyReg;	// @[playground/src/EX_stage.scala:122:31, :128:24, :147:47, :148:32, :149:23, :150:16]
        end
        awvalidReg <= ~_GEN_2 & awvalidReg;	// @[playground/src/EX_stage.scala:123:25, :140:47, :141:34, :143:17]
        wvalidReg <= ~_GEN_2 & wvalidReg;	// @[playground/src/EX_stage.scala:123:25, :125:24, :140:47, :141:34, :143:17, :144:16]
      end
      if (_GEN_5 & _GEN_6) begin	// @[playground/src/EX_stage.scala:124:24, :130:{24,35}, :131:{16,27}, :134:16]
        awaddrReg <= _Alu_io_result;	// @[playground/src/EX_stage.scala:40:17, :124:24]
        wdataReg <= EX_IO_bits_rdata2;	// @[playground/src/EX_stage.scala:126:23]
        wstrbReg <= EX_IO_bits_st_type;	// @[playground/src/EX_stage.scala:127:23]
      end
    end
  end // always @(posedge)
  Alu Alu (	// @[playground/src/EX_stage.scala:40:17]
    .io_op     (EX_IO_bits_alu_op),
    .io_src1   (EX_IO_bits_src1),
    .io_src2   (EX_IO_bits_src2),
    .io_result (_Alu_io_result)
  );
  Csr_alu Csr_alu (	// @[playground/src/EX_stage.scala:167:21]
    .io_csr_cmd   (EX_IO_bits_csr_cmd),
    .io_in_csr    (_Alu_io_result),	// @[playground/src/EX_stage.scala:40:17]
    .io_in_rdata1 (EX_IO_bits_rdata1),
    .io_wen       (_Csr_alu_io_wen),
    .io_out       (_Csr_alu_io_out)
  );
  assign EX_IO_ready = _EX_IO_ready_output;	// @[<stdin>:1261:3, playground/src/EX_stage.scala:33:28]
  assign EX_to_ls_valid = ex_valid & ex_ready_go;	// @[<stdin>:1261:3, playground/src/EX_stage.scala:29:33, :30:33, :37:28]
  assign EX_to_ls_bits_csr_commit_wen = _EX_to_id_csr_wen_output;	// @[<stdin>:1261:3, playground/src/EX_stage.scala:172:35]
  assign EX_to_ls_bits_csr_commit_waddr = EX_IO_bits_csr_addr;	// @[<stdin>:1261:3]
  assign EX_to_ls_bits_csr_commit_wdata = _Csr_alu_io_out;	// @[<stdin>:1261:3, playground/src/EX_stage.scala:167:21]
  assign EX_to_ls_bits_csr_commit_exception_wen = _EX_to_id_csr_ecpt_wen_output;	// @[<stdin>:1261:3, playground/src/EX_stage.scala:174:58]
  assign EX_to_ls_bits_csr_commit_exception_pc_wb = EX_IO_bits_pc;	// @[<stdin>:1261:3]
  assign EX_to_ls_bits_dpic_bundle_id_inv_flag = EX_IO_bits_dpic_bundle_id_inv_flag;	// @[<stdin>:1261:3]
  assign EX_to_ls_bits_dpic_bundle_ex_func_flag =
    _EX_to_ls_bits_dpic_bundle_ex_is_jal_T | EX_IO_bits_br_type == 4'h8;	// @[<stdin>:1261:3, playground/src/EX_stage.scala:202:{62,72,92}]
  assign EX_to_ls_bits_dpic_bundle_ex_is_jal = _EX_to_ls_bits_dpic_bundle_ex_is_jal_T;	// @[<stdin>:1261:3, playground/src/EX_stage.scala:202:62]
  assign EX_to_ls_bits_dpic_bundle_ex_is_ret = EX_IO_bits_inst == 32'h8067;	// @[<stdin>:1261:3, playground/src/EX_stage.scala:204:55]
  assign EX_to_ls_bits_dpic_bundle_ex_is_rd0 = EX_IO_bits_rd == 5'h0;	// @[<stdin>:1261:3, playground/src/EX_stage.scala:76:24, :205:53]
  assign EX_to_ls_bits_dpic_bundle_ex_ld_type = EX_IO_bits_ld_type;	// @[<stdin>:1261:3]
  assign EX_to_ls_bits_dpic_bundle_ex_st_type = EX_IO_bits_st_type;	// @[<stdin>:1261:3]
  assign EX_to_ls_bits_dpic_bundle_ex_mem_addr = st_wen | ld_wen ? _Alu_io_result : 32'h0;	// @[<stdin>:1261:3, playground/src/EX_stage.scala:23:28, :24:28, :40:17, :89:24, :209:{45,52}]
  assign EX_to_ls_bits_dpic_bundle_ex_st_data = st_wen ? EX_IO_bits_rdata2 : 32'h0;	// @[<stdin>:1261:3, playground/src/EX_stage.scala:24:28, :89:24, :210:44]
  assign EX_to_ls_bits_ld_wen = ld_wen;	// @[<stdin>:1261:3, playground/src/EX_stage.scala:23:28]
  assign EX_to_ls_bits_ld_type = EX_IO_bits_ld_type;	// @[<stdin>:1261:3]
  assign EX_to_ls_bits_csr_cmd = EX_IO_bits_csr_cmd;	// @[<stdin>:1261:3]
  assign EX_to_ls_bits_wb_sel = EX_IO_bits_wb_sel;	// @[<stdin>:1261:3]
  assign EX_to_ls_bits_rf_wen = EX_IO_bits_rf_wen;	// @[<stdin>:1261:3]
  assign EX_to_ls_bits_rd = EX_IO_bits_rd;	// @[<stdin>:1261:3]
  assign EX_to_ls_bits_result = _Alu_io_result;	// @[<stdin>:1261:3, playground/src/EX_stage.scala:40:17]
  assign EX_to_ls_bits_nextpc = EX_IO_bits_nextpc;	// @[<stdin>:1261:3]
  assign EX_to_ls_bits_pc = EX_IO_bits_pc;	// @[<stdin>:1261:3]
  assign EX_to_ls_bits_inst = EX_IO_bits_inst;	// @[<stdin>:1261:3]
  assign EX_to_id_fw_addr = ex_valid & EX_IO_bits_rf_wen ? EX_IO_bits_rd : 5'h0;	// @[<stdin>:1261:3, playground/src/EX_stage.scala:29:33, :76:{24,34}]
  assign EX_to_id_fw_data = _Alu_io_result;	// @[<stdin>:1261:3, playground/src/EX_stage.scala:40:17]
  assign EX_to_id_csr_ecpt_wen = _EX_to_id_csr_ecpt_wen_output;	// @[<stdin>:1261:3, playground/src/EX_stage.scala:174:58]
  assign EX_to_id_csr_ecpt_pc_wb = EX_IO_bits_pc;	// @[<stdin>:1261:3]
  assign EX_to_id_csr_waddr = EX_IO_bits_csr_addr;	// @[<stdin>:1261:3]
  assign EX_to_id_csr_wen = _EX_to_id_csr_wen_output;	// @[<stdin>:1261:3, playground/src/EX_stage.scala:172:35]
  assign EX_to_id_csr_wdata = _Csr_alu_io_out;	// @[<stdin>:1261:3, playground/src/EX_stage.scala:167:21]
  assign EX_to_id_clog = (|EX_IO_bits_ld_type) & ex_valid;	// @[<stdin>:1261:3, playground/src/EX_stage.scala:26:30, :29:33, :72:44]
  assign EX_to_id_flush = to_flush;	// @[<stdin>:1261:3, playground/src/EX_stage.scala:63:46]
  assign EX_to_if_flush = to_flush;	// @[<stdin>:1261:3, playground/src/EX_stage.scala:63:46]
  assign EX_to_preif_epc_taken = EX_IO_bits_pc_sel & ex_valid;	// @[<stdin>:1261:3, playground/src/EX_stage.scala:29:33, :178:54]
  assign EX_to_preif_epc_target =
    _EX_to_preif_epc_target_T
      ? EX_IO_bits_csr_global_mepc
      : _EX_to_preif_epc_target_T_1 ? EX_IO_bits_csr_global_mtvec : 32'h0;	// @[<stdin>:1261:3, playground/src/EX_stage.scala:62:32, :63:32, :89:24, :179:30, :180:28]
  assign EX_to_preif_Br_B_taken = _EX_to_preif_Br_B_taken_output;	// @[<stdin>:1261:3, playground/src/EX_stage.scala:46:45]
  assign EX_to_preif_Br_B_target =
    EX_IO_bits_br_type == 4'h6 | EX_IO_bits_br_type == 4'h5 | EX_IO_bits_br_type == 4'h4
    | EX_IO_bits_br_type == 4'h3 | EX_IO_bits_br_type == 4'h2 | EX_IO_bits_br_type == 4'h1
      ? _Alu_io_result
      : 32'h0;	// @[<stdin>:1261:3, playground/src/EX_stage.scala:40:17, :47:61, :89:24]
  assign EX_to_preif_flush = to_flush;	// @[<stdin>:1261:3, playground/src/EX_stage.scala:63:46]
  assign EX_ar_valid = arvalidReg;	// @[<stdin>:1261:3, playground/src/EX_stage.scala:88:25]
  assign EX_ar_bits_addr = araddrReg;	// @[<stdin>:1261:3, playground/src/EX_stage.scala:89:24]
  assign EX_ar_bits_prot = 3'h0;	// @[<stdin>:1261:3, playground/src/EX_stage.scala:116:18]
  assign EX_aw_valid = awvalidReg;	// @[<stdin>:1261:3, playground/src/EX_stage.scala:123:25]
  assign EX_aw_bits_addr = awaddrReg;	// @[<stdin>:1261:3, playground/src/EX_stage.scala:124:24]
  assign EX_aw_bits_prot = 3'h0;	// @[<stdin>:1261:3, playground/src/EX_stage.scala:116:18]
  assign EX_w_valid = wvalidReg;	// @[<stdin>:1261:3, playground/src/EX_stage.scala:125:24]
  assign EX_w_bits_data = wdataReg;	// @[<stdin>:1261:3, playground/src/EX_stage.scala:126:23]
  assign EX_w_bits_strb = {4'h0, wstrbReg};	// @[<stdin>:1261:3, playground/src/EX_stage.scala:47:61, :127:23, :160:17]
  assign EX_b_ready = _EX_b_ready_output;	// @[<stdin>:1261:3]
endmodule

