<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
  <head>
    <meta http-equiv="Content-Type" content="text/html; charset=UTF-8" />
    <title>ICC_SRE_EL1</title>
    <link href="insn.css" rel="stylesheet" type="text/css" />
  </head>
  <body><table align="center"><tr><td><div class="topbar"><a href="AArch32-regindex.html">AArch32 Registers</a></div></td><td><div class="topbar"><a href="AArch64-regindex.html">AArch64 Registers</a></div></td><td><div class="topbar"><a href="AArch32-sysindex.html">AArch32 Instructions</a></div></td><td><div class="topbar"><a href="AArch64-sysindex.html">AArch64 Instructions</a></div></td><td><div class="topbar"><a href="enc_index.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="ext_alpha_index.html">External Registers</a></div></td><td><div class="topbar"><a href="ext_enc_index.html">External Registers by Offset</a></div></td><td><div class="topbar"><a href="func_index.html">Registers by Functional Group</a></div></td></tr></table><hr /><h1 class="register-section">ICC_SRE_EL1, Interrupt Controller System Register Enable register (EL1)</h1><p>The ICC_SRE_EL1 characteristics are:</p><h2>Purpose</h2>
          <p>Controls whether the System register interface or the memory-mapped interface to the GIC CPU interface is used for EL1.</p>
        <p>This 
        register
       is part of:</p><ul><li>The GIC system registers functional group.</li><li>The GIC control registers functional group.</li></ul><h2>Usage constraints</h2><p>In an implementation that supports two Security states, there are separate Secure and Non-secure instances of this register:</p><table class="register_access"><tr><th></th><th>EL0</th><th>EL1 (NS)</th><th>EL1 (S)</th><th>EL2 (NS)</th><th>EL3 (SCR.NS=1)</th><th>EL3 (SCR.NS=0)</th></tr><tr><td>ICC_SRE_EL1(S)</td><td>-</td><td>-</td><td>RW</td><td>-</td><td>-</td><td>RW</td></tr><tr><td>ICC_SRE_EL1(NS)</td><td>-</td><td>RW</td><td>-</td><td>RW</td><td>RW</td><td>-</td></tr></table>
          <p>Execution with <a href="AArch64-icc_sre_el1.html">ICC_SRE_EL1</a>.SRE set to 0 might make some System registers <span class="arm-defined-word">UNKNOWN</span>.</p>
        <h2>Traps and Enables</h2><p>For a description of the prioritization of any generated exceptions, see section D1.13.2 (Synchronous exception prioritization) in the <i>ARM<sup>®</sup> Architecture Reference Manual, ARMv8, for ARMv8-A architecture profile</i>. Subject to the prioritization rules:</p>
          <p>If <a href="AArch64-icc_sre_el2.html">ICC_SRE_EL2</a>.Enable==0, and EL2 is implemented, Non-secure accesses to this register from EL1 are trapped to EL2.</p>
        
          <p>If <a href="AArch64-icc_sre_el3.html">ICC_SRE_EL3</a>.Enable==0, and EL3 is implemented, accesses to this register from EL1 and EL2 are trapped to EL3.</p>
        <h2>Configuration</h2><p>AArch64 System register ICC_SRE_EL1
          (S)
        
                is architecturally mapped to
              AArch32 System register <a href="AArch32-icc_sre.html">ICC_SRE
          (S)
        </a>.
          </p><p>AArch64 System register ICC_SRE_EL1
          (NS)
        
                is architecturally mapped to
              AArch32 System register <a href="AArch32-icc_sre.html">ICC_SRE
          (NS)
        </a>.
          </p><h2>Attributes</h2>
          <p>ICC_SRE_EL1 is a 32-bit register.</p>
        <h2>Field descriptions</h2><p>The ICC_SRE_EL1 bit assignments are:</p><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td class="r">0</td><td class="lr" colspan="1"><a href="#DIB">DIB</a></td><td class="lr" colspan="1"><a href="#DFB">DFB</a></td><td class="lr" colspan="1"><a href="#SRE">SRE</a></td></tr></tbody></table><h4 id="0">
                Bits [31:3]
              </h4>
              <p>Reserved, <span class="arm-defined-word">RES0</span>.</p>
            <h4 id="DIB">DIB, bit [2]
              </h4>
              <p>Disable IRQ bypass.</p>
            <table class="valuetable"><tr><th>DIB</th><th>Meaning</th></tr><tr><td class="bitfield">0</td><td>
                  <p>IRQ bypass enabled.</p>
                </td></tr><tr><td class="bitfield">1</td><td>
                  <p>IRQ bypass disabled.</p>
                </td></tr></table>
              <p>If EL3 is implemented and <a href="ext-gicd_ctlr.html">GICD_CTLR</a>.DS == 0, this field is a read-only alias of <a href="AArch64-icc_sre_el3.html">ICC_SRE_EL3</a>.DIB.</p>
            
              <p>If EL3 is implemented and <a href="ext-gicd_ctlr.html">GICD_CTLR</a>.DS == 1, and EL2 is not implemented, this field is a read-write alias of <a href="AArch64-icc_sre_el3.html">ICC_SRE_EL3</a>.DIB.</p>
            
              <p>If EL3 is not implemented or <a href="ext-gicd_ctlr.html">GICD_CTLR</a>.DS == 1, and EL2 is implemented, this field is a read-only alias of <a href="AArch64-icc_sre_el2.html">ICC_SRE_EL2</a>.DIB.</p>
            
              <p>In systems that do not support IRQ bypass, this field is RAO/WI.</p>
            <p>When this register has an architecturally-defined reset value, if this field is implemented as an RW field, it resets to <span class="binarynumber">0</span>.</p><h4 id="DFB">DFB, bit [1]
              </h4>
              <p>Disable FIQ bypass.</p>
            <table class="valuetable"><tr><th>DFB</th><th>Meaning</th></tr><tr><td class="bitfield">0</td><td>
                  <p>FIQ bypass enabled.</p>
                </td></tr><tr><td class="bitfield">1</td><td>
                  <p>FIQ bypass disabled.</p>
                </td></tr></table>
              <p>If EL3 is implemented and <a href="ext-gicd_ctlr.html">GICD_CTLR</a>.DS == 0, this field is a read-only alias of <a href="AArch64-icc_sre_el3.html">ICC_SRE_EL3</a>.DFB.</p>
            
              <p>If EL3 is implemented and <a href="ext-gicd_ctlr.html">GICD_CTLR</a>.DS == 1, and EL2 is not implemented, this field is a read-write alias of <a href="AArch64-icc_sre_el3.html">ICC_SRE_EL3</a>.DFB.</p>
            
              <p>If EL3 is not implemented or <a href="ext-gicd_ctlr.html">GICD_CTLR</a>.DS == 1, and EL2 is implemented, this field is a read-only alias of <a href="AArch64-icc_sre_el2.html">ICC_SRE_EL2</a>.DFB.</p>
            
              <p>In systems that do not support FIQ bypass, this field is RAO/WI.</p>
            <p>When this register has an architecturally-defined reset value, if this field is implemented as an RW field, it resets to <span class="binarynumber">0</span>.</p><h4 id="SRE">SRE, bit [0]
              </h4>
              <p>System Register Enable.</p>
            <table class="valuetable"><tr><th>SRE</th><th>Meaning</th></tr><tr><td class="bitfield">0</td><td>
                  <p>The memory-mapped interface must be used. Access at EL1 to any ICC_* System register other than ICC_SRE_EL1 is trapped to EL1.</p>
                </td></tr><tr><td class="bitfield">1</td><td>
                  <p>The System register interface for the current Security state is enabled.</p>
                </td></tr></table>
              <p>If software changes this bit from 1 to 0 in the Secure instance of this register, the results are <span class="arm-defined-word">UNPREDICTABLE</span>.</p>
            
              <p>If an implementation supports only a System register interface to the GIC CPU interface, this bit is RAO/WI.</p>
            
              <p>If EL3 is implemented and ICC_SRE_EL3.SRE==0 the Secure copy of this bit is RAZ/WI.</p>
            
              <p>If EL2 is implemented and ICC_SRE_EL2.SRE==0 the Non-secure copy of this bit is RAZ/WI.</p>
            
              <p>If EL3 is implemented and ICC_SRE_EL3.SRE==0 the Non-secure copy of this bit is RAZ/WI.</p>
            
              <p>GICv3 implementations that do not require GICv2 compatibility might choose to make this bit RAO/WI. The following options are supported:</p>
            
              <ul>
                <li>
                  The Non-secure copy of <a href="AArch64-icc_sre_el1.html">ICC_SRE_EL1</a>.SRE can be RAO/WI if <a href="AArch64-icc_sre_el2.html">ICC_SRE_EL2</a>.SRE is also RAO/WI. This means all Non-secure software, including VMs using only virtual interrupts, must access the GIC using System registers.
                </li>
                <li>
                  The Secure copy of <a href="AArch64-icc_sre_el1.html">ICC_SRE_EL1</a>.SRE can be RAO/WI if <a href="AArch64-icc_sre_el3.html">ICC_SRE_EL3</a>.SRE and <a href="AArch64-icc_sre_el2.html">ICC_SRE_EL2</a>.SRE are also RAO/WI. This means that all Secure software must access the GIC using System registers and all Non-secure accesses to registers for physical interrupts must use System registers.
                </li>
              </ul>
            
              <div class="note"><span class="note-header">Note</span>
                <p>A VM using only virtual interrupts might still use memory-mapped access if the Non-secure copy of <a href="AArch64-icc_sre_el1.html">ICC_SRE_EL1</a>.SRE is not RAO/WI.</p>
              </div>
            <p>When this register has an architecturally-defined reset value, if this field is implemented as an RW field, it resets to <span class="binarynumber">0</span>.</p><h2>Accessing the ICC_SRE_EL1</h2><p>To access the ICC_SRE_EL1:</p><p class="asm-code">MRS &lt;Xt&gt;, ICC_SRE_EL1 ; Read ICC_SRE_EL1 into Xt</p><p class="asm-code">MSR ICC_SRE_EL1, &lt;Xt&gt; ; Write Xt to ICC_SRE_EL1</p><p>Register access is encoded as follows:</p><table class="info"><tr><th>op0</th><th>op1</th><th>CRn</th><th>CRm</th><th>op2</th></tr><tr><td>11</td><td>000</td><td>1100</td><td>1100</td><td>101</td></tr></table><br /><br /><hr /><table align="center"><tr><td><div class="topbar"><a href="AArch32-regindex.html">AArch32 Registers</a></div></td><td><div class="topbar"><a href="AArch64-regindex.html">AArch64 Registers</a></div></td><td><div class="topbar"><a href="AArch32-sysindex.html">AArch32 Instructions</a></div></td><td><div class="topbar"><a href="AArch64-sysindex.html">AArch64 Instructions</a></div></td><td><div class="topbar"><a href="enc_index.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="ext_alpha_index.html">External Registers</a></div></td><td><div class="topbar"><a href="ext_enc_index.html">External Registers by Offset</a></div></td><td><div class="topbar"><a href="func_index.html">Registers by Functional Group</a></div></td></tr></table><p class="versions">24/03/2017 15:40</p><p class="copyconf">Copyright © 2010-2017 ARM Limited or its affiliates. All rights reserved. This document is Confidential.</p></body>
</html>
