<profile>

<section name = "Vivado HLS Report for 'l_log2'" level="0">
<item name = "Date">Tue Dec  8 10:59:14 2020
</item>
<item name = "Version">2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)</item>
<item name = "Project">accelerator</item>
<item name = "Solution">solution1</item>
<item name = "Product family">artix7</item>
<item name = "Target device">xc7a100t-csg324-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing (ns)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00, 8.263, 1.25</column>
</table>
</item>
</section>
</item>
<item name = "Latency (clock cycles)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">, min, max, min, max, Type</keys>
<column name="">173, 173, 173, 173, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="7">Instance, Module, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- Loop 1">126, 126, 27, 5, 4, 21, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP48E, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 43, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">0, 7, 1766, 1900, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 409, -</column>
<column name="Register">0, -, 465, 32, -</column>
<specialColumn name="Available">270, 240, 126800, 63400, 0</specialColumn>
<specialColumn name="Utilization (%)">0, 2, 1, 3, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP48E, FF, LUT, URAM</keys>
<column name="l_log2_AXILiteS_s_axi_U">l_log2_AXILiteS_s_axi, 0, 0, 112, 168, 0</column>
<column name="l_log2_fadd_32ns_bkb_U1">l_log2_fadd_32ns_bkb, 0, 2, 205, 205, 0</column>
<column name="l_log2_fadd_32ns_bkb_U2">l_log2_fadd_32ns_bkb, 0, 2, 205, 205, 0</column>
<column name="l_log2_fdiv_32ns_dEe_U4">l_log2_fdiv_32ns_dEe, 0, 0, 762, 809, 0</column>
<column name="l_log2_fmul_32ns_cud_U3">l_log2_fmul_32ns_cud, 0, 3, 143, 140, 0</column>
<column name="l_log2_sitofp_32neOg_U5">l_log2_sitofp_32neOg, 0, 0, 339, 373, 0</column>
</table>
</item>
<item name = "DSP48E"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="i_fu_153_p2">+, 0, 0, 15, 5, 1</column>
<column name="k_fu_164_p2">+, 0, 0, 15, 6, 2</column>
<column name="icmp_ln15_fu_147_p2">icmp, 0, 0, 11, 5, 5</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">229, 53, 1, 53</column>
<column name="ap_enable_reg_pp0_iter5">9, 2, 1, 2</column>
<column name="ap_phi_mux_i_0_phi_fu_107_p4">9, 2, 5, 10</column>
<column name="ap_phi_mux_k_0_phi_fu_73_p4">9, 2, 6, 12</column>
<column name="ap_phi_mux_pow_b_0_phi_fu_84_p4">9, 2, 32, 64</column>
<column name="grp_fu_114_p0">21, 4, 32, 128</column>
<column name="grp_fu_114_p1">21, 4, 32, 128</column>
<column name="grp_fu_126_p0">15, 3, 32, 96</column>
<column name="grp_fu_126_p1">15, 3, 32, 96</column>
<column name="grp_fu_131_p0">15, 3, 32, 96</column>
<column name="grp_fu_131_p1">21, 4, 32, 128</column>
<column name="i_0_reg_103">9, 2, 5, 10</column>
<column name="k_0_reg_69">9, 2, 6, 12</column>
<column name="pow_b_0_reg_81">9, 2, 32, 64</column>
<column name="tmp_y_0_reg_91">9, 2, 32, 64</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">52, 0, 52, 0</column>
<column name="ap_enable_reg_pp0_iter0">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter2">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter3">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter4">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter5">1, 0, 1, 0</column>
<column name="b_reg_181">32, 0, 32, 0</column>
<column name="i_0_reg_103">5, 0, 5, 0</column>
<column name="i_reg_197">5, 0, 5, 0</column>
<column name="icmp_ln15_reg_193">1, 0, 1, 0</column>
<column name="k_0_reg_69">6, 0, 6, 0</column>
<column name="k_reg_207">6, 0, 6, 0</column>
<column name="pow_b_0_reg_81">32, 0, 32, 0</column>
<column name="pow_b_1_reg_217">32, 0, 32, 0</column>
<column name="reg_141">32, 0, 32, 0</column>
<column name="tmp_2_reg_176">32, 0, 32, 0</column>
<column name="tmp_3_reg_188">32, 0, 32, 0</column>
<column name="tmp_6_reg_212">32, 0, 32, 0</column>
<column name="tmp_7_reg_222">32, 0, 32, 0</column>
<column name="tmp_y_0_reg_91">32, 0, 32, 0</column>
<column name="x_read_reg_170">32, 0, 32, 0</column>
<column name="icmp_ln15_reg_193">64, 32, 1, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="s_axi_AXILiteS_AWVALID">in, 1, s_axi, AXILiteS, pointer</column>
<column name="s_axi_AXILiteS_AWREADY">out, 1, s_axi, AXILiteS, pointer</column>
<column name="s_axi_AXILiteS_AWADDR">in, 5, s_axi, AXILiteS, pointer</column>
<column name="s_axi_AXILiteS_WVALID">in, 1, s_axi, AXILiteS, pointer</column>
<column name="s_axi_AXILiteS_WREADY">out, 1, s_axi, AXILiteS, pointer</column>
<column name="s_axi_AXILiteS_WDATA">in, 32, s_axi, AXILiteS, pointer</column>
<column name="s_axi_AXILiteS_WSTRB">in, 4, s_axi, AXILiteS, pointer</column>
<column name="s_axi_AXILiteS_ARVALID">in, 1, s_axi, AXILiteS, pointer</column>
<column name="s_axi_AXILiteS_ARREADY">out, 1, s_axi, AXILiteS, pointer</column>
<column name="s_axi_AXILiteS_ARADDR">in, 5, s_axi, AXILiteS, pointer</column>
<column name="s_axi_AXILiteS_RVALID">out, 1, s_axi, AXILiteS, pointer</column>
<column name="s_axi_AXILiteS_RREADY">in, 1, s_axi, AXILiteS, pointer</column>
<column name="s_axi_AXILiteS_RDATA">out, 32, s_axi, AXILiteS, pointer</column>
<column name="s_axi_AXILiteS_RRESP">out, 2, s_axi, AXILiteS, pointer</column>
<column name="s_axi_AXILiteS_BVALID">out, 1, s_axi, AXILiteS, pointer</column>
<column name="s_axi_AXILiteS_BREADY">in, 1, s_axi, AXILiteS, pointer</column>
<column name="s_axi_AXILiteS_BRESP">out, 2, s_axi, AXILiteS, pointer</column>
<column name="ap_clk">in, 1, ap_ctrl_hs, l_log2, return value</column>
<column name="ap_rst_n">in, 1, ap_ctrl_hs, l_log2, return value</column>
<column name="interrupt">out, 1, ap_ctrl_hs, l_log2, return value</column>
</table>
</item>
</section>
</profile>
