{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Full Version " "Info: Version 9.0 Build 132 02/25/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Mar 01 09:06:41 2018 " "Info: Processing started: Thu Mar 01 09:06:41 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off clock -c clock " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off clock -c clock" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock.v 4 4 " "Info: Found 4 design units, including 4 entities, in source file clock.v" { { "Info" "ISGN_ENTITY_NAME" "1 clock " "Info: Found entity 1: clock" {  } { { "clock.v" "" { Text "C:/Users/Administrator/Desktop/clock/clock.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "2 timing " "Info: Found entity 2: timing" {  } { { "clock.v" "" { Text "C:/Users/Administrator/Desktop/clock/clock.v" 32 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "3 change " "Info: Found entity 3: change" {  } { { "clock.v" "" { Text "C:/Users/Administrator/Desktop/clock/clock.v" 170 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "4 alarm_clock " "Info: Found entity 4: alarm_clock" {  } { { "clock.v" "" { Text "C:/Users/Administrator/Desktop/clock/clock.v" 300 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "LD_h_y clock.v(11) " "Warning (10236): Verilog HDL Implicit Net warning at clock.v(11): created implicit net for \"LD_h_y\"" {  } { { "clock.v" "" { Text "C:/Users/Administrator/Desktop/clock/clock.v" 11 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "LD_m_y clock.v(11) " "Warning (10236): Verilog HDL Implicit Net warning at clock.v(11): created implicit net for \"LD_m_y\"" {  } { { "clock.v" "" { Text "C:/Users/Administrator/Desktop/clock/clock.v" 11 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "LD_h_z clock.v(13) " "Warning (10236): Verilog HDL Implicit Net warning at clock.v(13): created implicit net for \"LD_h_z\"" {  } { { "clock.v" "" { Text "C:/Users/Administrator/Desktop/clock/clock.v" 13 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "LD_m_z clock.v(13) " "Warning (10236): Verilog HDL Implicit Net warning at clock.v(13): created implicit net for \"LD_m_z\"" {  } { { "clock.v" "" { Text "C:/Users/Administrator/Desktop/clock/clock.v" 13 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "hour_t packed clock.v(5) " "Warning (10227): Verilog HDL Port Declaration warning at clock.v(5): data type declaration for \"hour_t\" declares packed dimensions but the port declaration declaration does not" {  } { { "clock.v" "" { Text "C:/Users/Administrator/Desktop/clock/clock.v" 5 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "" 0 -1}
{ "Info" "IVRFX_VERI_OBJ_DECL_HERE" "hour_t clock.v(3) " "Info (10151): Verilog HDL Declaration information at clock.v(3): \"hour_t\" is declared here" {  } { { "clock.v" "" { Text "C:/Users/Administrator/Desktop/clock/clock.v" 3 0 0 } }  } 0 10151 "Verilog HDL Declaration information at %2!s!: \"%1!s!\" is declared here" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "hour_s packed clock.v(5) " "Warning (10227): Verilog HDL Port Declaration warning at clock.v(5): data type declaration for \"hour_s\" declares packed dimensions but the port declaration declaration does not" {  } { { "clock.v" "" { Text "C:/Users/Administrator/Desktop/clock/clock.v" 5 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "" 0 -1}
{ "Info" "IVRFX_VERI_OBJ_DECL_HERE" "hour_s clock.v(3) " "Info (10151): Verilog HDL Declaration information at clock.v(3): \"hour_s\" is declared here" {  } { { "clock.v" "" { Text "C:/Users/Administrator/Desktop/clock/clock.v" 3 0 0 } }  } 0 10151 "Verilog HDL Declaration information at %2!s!: \"%1!s!\" is declared here" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "minute_t packed clock.v(5) " "Warning (10227): Verilog HDL Port Declaration warning at clock.v(5): data type declaration for \"minute_t\" declares packed dimensions but the port declaration declaration does not" {  } { { "clock.v" "" { Text "C:/Users/Administrator/Desktop/clock/clock.v" 5 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "" 0 -1}
{ "Info" "IVRFX_VERI_OBJ_DECL_HERE" "minute_t clock.v(3) " "Info (10151): Verilog HDL Declaration information at clock.v(3): \"minute_t\" is declared here" {  } { { "clock.v" "" { Text "C:/Users/Administrator/Desktop/clock/clock.v" 3 0 0 } }  } 0 10151 "Verilog HDL Declaration information at %2!s!: \"%1!s!\" is declared here" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "minute_s packed clock.v(5) " "Warning (10227): Verilog HDL Port Declaration warning at clock.v(5): data type declaration for \"minute_s\" declares packed dimensions but the port declaration declaration does not" {  } { { "clock.v" "" { Text "C:/Users/Administrator/Desktop/clock/clock.v" 5 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "" 0 -1}
{ "Info" "IVRFX_VERI_OBJ_DECL_HERE" "minute_s clock.v(3) " "Info (10151): Verilog HDL Declaration information at clock.v(3): \"minute_s\" is declared here" {  } { { "clock.v" "" { Text "C:/Users/Administrator/Desktop/clock/clock.v" 3 0 0 } }  } 0 10151 "Verilog HDL Declaration information at %2!s!: \"%1!s!\" is declared here" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "second_t packed clock.v(5) " "Warning (10227): Verilog HDL Port Declaration warning at clock.v(5): data type declaration for \"second_t\" declares packed dimensions but the port declaration declaration does not" {  } { { "clock.v" "" { Text "C:/Users/Administrator/Desktop/clock/clock.v" 5 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "" 0 -1}
{ "Info" "IVRFX_VERI_OBJ_DECL_HERE" "second_t clock.v(3) " "Info (10151): Verilog HDL Declaration information at clock.v(3): \"second_t\" is declared here" {  } { { "clock.v" "" { Text "C:/Users/Administrator/Desktop/clock/clock.v" 3 0 0 } }  } 0 10151 "Verilog HDL Declaration information at %2!s!: \"%1!s!\" is declared here" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "second_s packed clock.v(5) " "Warning (10227): Verilog HDL Port Declaration warning at clock.v(5): data type declaration for \"second_s\" declares packed dimensions but the port declaration declaration does not" {  } { { "clock.v" "" { Text "C:/Users/Administrator/Desktop/clock/clock.v" 5 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "" 0 -1}
{ "Info" "IVRFX_VERI_OBJ_DECL_HERE" "second_s clock.v(3) " "Info (10151): Verilog HDL Declaration information at clock.v(3): \"second_s\" is declared here" {  } { { "clock.v" "" { Text "C:/Users/Administrator/Desktop/clock/clock.v" 3 0 0 } }  } 0 10151 "Verilog HDL Declaration information at %2!s!: \"%1!s!\" is declared here" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "hour_t_y_o packed clock.v(174) " "Warning (10227): Verilog HDL Port Declaration warning at clock.v(174): data type declaration for \"hour_t_y_o\" declares packed dimensions but the port declaration declaration does not" {  } { { "clock.v" "" { Text "C:/Users/Administrator/Desktop/clock/clock.v" 174 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "" 0 -1}
{ "Info" "IVRFX_VERI_OBJ_DECL_HERE" "hour_t_y_o clock.v(172) " "Info (10151): Verilog HDL Declaration information at clock.v(172): \"hour_t_y_o\" is declared here" {  } { { "clock.v" "" { Text "C:/Users/Administrator/Desktop/clock/clock.v" 172 0 0 } }  } 0 10151 "Verilog HDL Declaration information at %2!s!: \"%1!s!\" is declared here" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "hour_s_y_o packed clock.v(174) " "Warning (10227): Verilog HDL Port Declaration warning at clock.v(174): data type declaration for \"hour_s_y_o\" declares packed dimensions but the port declaration declaration does not" {  } { { "clock.v" "" { Text "C:/Users/Administrator/Desktop/clock/clock.v" 174 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "" 0 -1}
{ "Info" "IVRFX_VERI_OBJ_DECL_HERE" "hour_s_y_o clock.v(172) " "Info (10151): Verilog HDL Declaration information at clock.v(172): \"hour_s_y_o\" is declared here" {  } { { "clock.v" "" { Text "C:/Users/Administrator/Desktop/clock/clock.v" 172 0 0 } }  } 0 10151 "Verilog HDL Declaration information at %2!s!: \"%1!s!\" is declared here" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "minute_t_y_o packed clock.v(174) " "Warning (10227): Verilog HDL Port Declaration warning at clock.v(174): data type declaration for \"minute_t_y_o\" declares packed dimensions but the port declaration declaration does not" {  } { { "clock.v" "" { Text "C:/Users/Administrator/Desktop/clock/clock.v" 174 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "" 0 -1}
{ "Info" "IVRFX_VERI_OBJ_DECL_HERE" "minute_t_y_o clock.v(172) " "Info (10151): Verilog HDL Declaration information at clock.v(172): \"minute_t_y_o\" is declared here" {  } { { "clock.v" "" { Text "C:/Users/Administrator/Desktop/clock/clock.v" 172 0 0 } }  } 0 10151 "Verilog HDL Declaration information at %2!s!: \"%1!s!\" is declared here" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "minute_s_y_o packed clock.v(174) " "Warning (10227): Verilog HDL Port Declaration warning at clock.v(174): data type declaration for \"minute_s_y_o\" declares packed dimensions but the port declaration declaration does not" {  } { { "clock.v" "" { Text "C:/Users/Administrator/Desktop/clock/clock.v" 174 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "" 0 -1}
{ "Info" "IVRFX_VERI_OBJ_DECL_HERE" "minute_s_y_o clock.v(172) " "Info (10151): Verilog HDL Declaration information at clock.v(172): \"minute_s_y_o\" is declared here" {  } { { "clock.v" "" { Text "C:/Users/Administrator/Desktop/clock/clock.v" 172 0 0 } }  } 0 10151 "Verilog HDL Declaration information at %2!s!: \"%1!s!\" is declared here" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "hour_t_z_o packed clock.v(305) " "Warning (10227): Verilog HDL Port Declaration warning at clock.v(305): data type declaration for \"hour_t_z_o\" declares packed dimensions but the port declaration declaration does not" {  } { { "clock.v" "" { Text "C:/Users/Administrator/Desktop/clock/clock.v" 305 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "" 0 -1}
{ "Info" "IVRFX_VERI_OBJ_DECL_HERE" "hour_t_z_o clock.v(304) " "Info (10151): Verilog HDL Declaration information at clock.v(304): \"hour_t_z_o\" is declared here" {  } { { "clock.v" "" { Text "C:/Users/Administrator/Desktop/clock/clock.v" 304 0 0 } }  } 0 10151 "Verilog HDL Declaration information at %2!s!: \"%1!s!\" is declared here" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "hour_s_z_o packed clock.v(305) " "Warning (10227): Verilog HDL Port Declaration warning at clock.v(305): data type declaration for \"hour_s_z_o\" declares packed dimensions but the port declaration declaration does not" {  } { { "clock.v" "" { Text "C:/Users/Administrator/Desktop/clock/clock.v" 305 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "" 0 -1}
{ "Info" "IVRFX_VERI_OBJ_DECL_HERE" "hour_s_z_o clock.v(304) " "Info (10151): Verilog HDL Declaration information at clock.v(304): \"hour_s_z_o\" is declared here" {  } { { "clock.v" "" { Text "C:/Users/Administrator/Desktop/clock/clock.v" 304 0 0 } }  } 0 10151 "Verilog HDL Declaration information at %2!s!: \"%1!s!\" is declared here" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "minute_t_z_o packed clock.v(305) " "Warning (10227): Verilog HDL Port Declaration warning at clock.v(305): data type declaration for \"minute_t_z_o\" declares packed dimensions but the port declaration declaration does not" {  } { { "clock.v" "" { Text "C:/Users/Administrator/Desktop/clock/clock.v" 305 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "" 0 -1}
{ "Info" "IVRFX_VERI_OBJ_DECL_HERE" "minute_t_z_o clock.v(304) " "Info (10151): Verilog HDL Declaration information at clock.v(304): \"minute_t_z_o\" is declared here" {  } { { "clock.v" "" { Text "C:/Users/Administrator/Desktop/clock/clock.v" 304 0 0 } }  } 0 10151 "Verilog HDL Declaration information at %2!s!: \"%1!s!\" is declared here" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "minute_s_z_o packed clock.v(305) " "Warning (10227): Verilog HDL Port Declaration warning at clock.v(305): data type declaration for \"minute_s_z_o\" declares packed dimensions but the port declaration declaration does not" {  } { { "clock.v" "" { Text "C:/Users/Administrator/Desktop/clock/clock.v" 305 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "" 0 -1}
{ "Info" "IVRFX_VERI_OBJ_DECL_HERE" "minute_s_z_o clock.v(304) " "Info (10151): Verilog HDL Declaration information at clock.v(304): \"minute_s_z_o\" is declared here" {  } { { "clock.v" "" { Text "C:/Users/Administrator/Desktop/clock/clock.v" 304 0 0 } }  } 0 10151 "Verilog HDL Declaration information at %2!s!: \"%1!s!\" is declared here" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "clock " "Info: Elaborating entity \"clock\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 clock.v(19) " "Warning (10230): Verilog HDL assignment warning at clock.v(19): truncated value with size 32 to match size of target (4)" {  } { { "clock.v" "" { Text "C:/Users/Administrator/Desktop/clock/clock.v" 19 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 clock.v(22) " "Warning (10230): Verilog HDL assignment warning at clock.v(22): truncated value with size 32 to match size of target (4)" {  } { { "clock.v" "" { Text "C:/Users/Administrator/Desktop/clock/clock.v" 22 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "timing timing:timer " "Info: Elaborating entity \"timing\" for hierarchy \"timing:timer\"" {  } { { "clock.v" "timer" { Text "C:/Users/Administrator/Desktop/clock/clock.v" 10 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 clock.v(59) " "Warning (10230): Verilog HDL assignment warning at clock.v(59): truncated value with size 32 to match size of target (4)" {  } { { "clock.v" "" { Text "C:/Users/Administrator/Desktop/clock/clock.v" 59 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 clock.v(70) " "Warning (10230): Verilog HDL assignment warning at clock.v(70): truncated value with size 32 to match size of target (4)" {  } { { "clock.v" "" { Text "C:/Users/Administrator/Desktop/clock/clock.v" 70 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 clock.v(74) " "Warning (10230): Verilog HDL assignment warning at clock.v(74): truncated value with size 32 to match size of target (1)" {  } { { "clock.v" "" { Text "C:/Users/Administrator/Desktop/clock/clock.v" 74 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 clock.v(85) " "Warning (10230): Verilog HDL assignment warning at clock.v(85): truncated value with size 32 to match size of target (4)" {  } { { "clock.v" "" { Text "C:/Users/Administrator/Desktop/clock/clock.v" 85 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 clock.v(103) " "Warning (10230): Verilog HDL assignment warning at clock.v(103): truncated value with size 32 to match size of target (4)" {  } { { "clock.v" "" { Text "C:/Users/Administrator/Desktop/clock/clock.v" 103 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 clock.v(110) " "Warning (10230): Verilog HDL assignment warning at clock.v(110): truncated value with size 32 to match size of target (1)" {  } { { "clock.v" "" { Text "C:/Users/Administrator/Desktop/clock/clock.v" 110 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 clock.v(124) " "Warning (10230): Verilog HDL assignment warning at clock.v(124): truncated value with size 32 to match size of target (4)" {  } { { "clock.v" "" { Text "C:/Users/Administrator/Desktop/clock/clock.v" 124 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 clock.v(140) " "Warning (10230): Verilog HDL assignment warning at clock.v(140): truncated value with size 32 to match size of target (4)" {  } { { "clock.v" "" { Text "C:/Users/Administrator/Desktop/clock/clock.v" 140 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "change change:change_ex " "Info: Elaborating entity \"change\" for hierarchy \"change:change_ex\"" {  } { { "clock.v" "change_ex" { Text "C:/Users/Administrator/Desktop/clock/clock.v" 11 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 clock.v(207) " "Warning (10230): Verilog HDL assignment warning at clock.v(207): truncated value with size 32 to match size of target (4)" {  } { { "clock.v" "" { Text "C:/Users/Administrator/Desktop/clock/clock.v" 207 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 clock.v(210) " "Warning (10230): Verilog HDL assignment warning at clock.v(210): truncated value with size 32 to match size of target (4)" {  } { { "clock.v" "" { Text "C:/Users/Administrator/Desktop/clock/clock.v" 210 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 clock.v(229) " "Warning (10230): Verilog HDL assignment warning at clock.v(229): truncated value with size 32 to match size of target (4)" {  } { { "clock.v" "" { Text "C:/Users/Administrator/Desktop/clock/clock.v" 229 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 clock.v(232) " "Warning (10230): Verilog HDL assignment warning at clock.v(232): truncated value with size 32 to match size of target (4)" {  } { { "clock.v" "" { Text "C:/Users/Administrator/Desktop/clock/clock.v" 232 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 clock.v(263) " "Warning (10230): Verilog HDL assignment warning at clock.v(263): truncated value with size 32 to match size of target (4)" {  } { { "clock.v" "" { Text "C:/Users/Administrator/Desktop/clock/clock.v" 263 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 clock.v(266) " "Warning (10230): Verilog HDL assignment warning at clock.v(266): truncated value with size 32 to match size of target (4)" {  } { { "clock.v" "" { Text "C:/Users/Administrator/Desktop/clock/clock.v" 266 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 clock.v(285) " "Warning (10230): Verilog HDL assignment warning at clock.v(285): truncated value with size 32 to match size of target (4)" {  } { { "clock.v" "" { Text "C:/Users/Administrator/Desktop/clock/clock.v" 285 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 clock.v(288) " "Warning (10230): Verilog HDL assignment warning at clock.v(288): truncated value with size 32 to match size of target (4)" {  } { { "clock.v" "" { Text "C:/Users/Administrator/Desktop/clock/clock.v" 288 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alarm_clock alarm_clock:alarm_clock_ex " "Info: Elaborating entity \"alarm_clock\" for hierarchy \"alarm_clock:alarm_clock_ex\"" {  } { { "clock.v" "alarm_clock_ex" { Text "C:/Users/Administrator/Desktop/clock/clock.v" 13 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 clock.v(346) " "Warning (10230): Verilog HDL assignment warning at clock.v(346): truncated value with size 32 to match size of target (4)" {  } { { "clock.v" "" { Text "C:/Users/Administrator/Desktop/clock/clock.v" 346 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 clock.v(349) " "Warning (10230): Verilog HDL assignment warning at clock.v(349): truncated value with size 32 to match size of target (4)" {  } { { "clock.v" "" { Text "C:/Users/Administrator/Desktop/clock/clock.v" 349 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 clock.v(375) " "Warning (10230): Verilog HDL assignment warning at clock.v(375): truncated value with size 32 to match size of target (4)" {  } { { "clock.v" "" { Text "C:/Users/Administrator/Desktop/clock/clock.v" 375 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 clock.v(378) " "Warning (10230): Verilog HDL assignment warning at clock.v(378): truncated value with size 32 to match size of target (4)" {  } { { "clock.v" "" { Text "C:/Users/Administrator/Desktop/clock/clock.v" 378 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "251 " "Info: Implemented 251 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "8 " "Info: Implemented 8 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "27 " "Info: Implemented 27 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "216 " "Info: Implemented 216 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 40 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 40 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "218 " "Info: Peak virtual memory: 218 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Mar 01 09:06:43 2018 " "Info: Processing ended: Thu Mar 01 09:06:43 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
