
==========================================================================
cts final report_tns
--------------------------------------------------------------------------
tns max 0.00

==========================================================================
cts final report_wns
--------------------------------------------------------------------------
wns max 0.00

==========================================================================
cts final report_worst_slack
--------------------------------------------------------------------------
worst slack max 338.45

==========================================================================
cts final report_clock_skew
--------------------------------------------------------------------------
Clock core_clock
  42.75 source latency credit_pi_route_inst.state[1]$_DFF_P_/CLK ^
 -39.91 target latency credit_pi_route_inst.l_counters_inst.o_credits[3]$_SDFFE_PP1P_/CLK ^
  -0.55 CRPR
--------------
   2.29 setup skew


==========================================================================
cts final report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: credit_pi_route_inst.u1_counters_inst.o_credits[4]$_SDFFE_PP1P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: credit_pi_route_inst.u1_counters_inst.o_credits[4]$_SDFFE_PP1P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    2.16    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.92    0.29    0.29 ^ clkbuf_0_clk/A (BUFx4_ASAP7_75t_R)
     4    3.00    9.85   16.76   17.05 ^ clkbuf_0_clk/Y (BUFx4_ASAP7_75t_R)
                                         clknet_0_clk (net)
                  9.86    0.11   17.16 ^ clkbuf_2_0__f_clk/A (BUFx4_ASAP7_75t_R)
    13    7.26   16.46   23.24   40.40 ^ clkbuf_2_0__f_clk/Y (BUFx4_ASAP7_75t_R)
                                         clknet_2_0__leaf_clk (net)
                 16.48    0.33   40.73 ^ credit_pi_route_inst.u1_counters_inst.o_credits[4]$_SDFFE_PP1P_/CLK (DFFHQNx1_ASAP7_75t_R)
     2    1.34   16.50   39.85   80.58 ^ credit_pi_route_inst.u1_counters_inst.o_credits[4]$_SDFFE_PP1P_/QN (DFFHQNx1_ASAP7_75t_R)
                                         _0059_ (net)
                 16.50    0.01   80.59 ^ _1529_/A (XOR2x2_ASAP7_75t_R)
     1    0.70    7.67   19.92  100.51 ^ _1529_/Y (XOR2x2_ASAP7_75t_R)
                                         _0155_ (net)
                  7.67    0.02  100.53 ^ _1530_/B (NAND2x1_ASAP7_75t_R)
     1    0.63    6.77    6.16  106.68 v _1530_/Y (NAND2x1_ASAP7_75t_R)
                                         _0140_ (net)
                  6.77    0.01  106.69 v credit_pi_route_inst.u1_counters_inst.o_credits[4]$_SDFFE_PP1P_/D (DFFHQNx1_ASAP7_75t_R)
                                106.69   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    2.30    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  1.02    0.32    0.32 ^ clkbuf_0_clk/A (BUFx4_ASAP7_75t_R)
     4    3.55   10.72   17.28   17.60 ^ clkbuf_0_clk/Y (BUFx4_ASAP7_75t_R)
                                         clknet_0_clk (net)
                 10.73    0.13   17.74 ^ clkbuf_2_0__f_clk/A (BUFx4_ASAP7_75t_R)
    13    8.72   18.80   24.62   42.35 ^ clkbuf_2_0__f_clk/Y (BUFx4_ASAP7_75t_R)
                                         clknet_2_0__leaf_clk (net)
                 18.83    0.40   42.75 ^ credit_pi_route_inst.u1_counters_inst.o_credits[4]$_SDFFE_PP1P_/CLK (DFFHQNx1_ASAP7_75t_R)
                         -2.02   40.73   clock reconvergence pessimism
                         13.19   53.92   library hold time
                                 53.92   data required time
-----------------------------------------------------------------------------
                                 53.92   data required time
                               -106.69   data arrival time
-----------------------------------------------------------------------------
                                 52.77   slack (MET)



==========================================================================
cts final report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: r_i[33] (input port clocked by core_clock)
Endpoint: l_o[36] (output port clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                        200.00  200.00 ^ input external delay
     1    1.00    0.00    0.00  200.00 ^ r_i[33] (in)
                                         r_i[33] (net)
                  0.11    0.03  200.03 ^ input105/A (BUFx3_ASAP7_75t_R)
     4    3.80   11.09   12.58  212.61 ^ input105/Y (BUFx3_ASAP7_75t_R)
                                         net105 (net)
                 11.13    0.35  212.96 ^ _1201_/C (NOR3x1_ASAP7_75t_R)
     3    2.16   20.67   16.27  229.24 v _1201_/Y (NOR3x1_ASAP7_75t_R)
                                         _0930_ (net)
                 20.67    0.09  229.33 v _1209_/B1 (AO33x2_ASAP7_75t_R)
     3    3.07   15.34   34.75  264.08 v _1209_/Y (AO33x2_ASAP7_75t_R)
                                         _0938_ (net)
                 15.34    0.10  264.18 v _1224_/A2 (OAI21x1_ASAP7_75t_R)
     4    3.65   27.69   17.64  281.83 ^ _1224_/Y (OAI21x1_ASAP7_75t_R)
                                         _0951_ (net)
                 27.69    0.02  281.85 ^ _1225_/B1 (AOI22x1_ASAP7_75t_R)
    10   12.31   64.57   34.67  316.52 v _1225_/Y (AOI22x1_ASAP7_75t_R)
                                         _0952_ (net)
                 64.60    0.89  317.41 v _1564_/A1 (AO21x2_ASAP7_75t_R)
     2    2.76   12.80   34.09  351.49 v _1564_/Y (AO21x2_ASAP7_75t_R)
                                         _0184_ (net)
                 12.80    0.02  351.51 v _1575_/A (BUFx6f_ASAP7_75t_R)
    10    9.99   12.91   17.46  368.98 v _1575_/Y (BUFx6f_ASAP7_75t_R)
                                         _0195_ (net)
                 13.18    1.03  370.00 v _1733_/A (BUFx6f_ASAP7_75t_R)
    10    7.26   10.14   16.43  386.43 v _1733_/Y (BUFx6f_ASAP7_75t_R)
                                         _0337_ (net)
                 10.36    0.80  387.23 v _1833_/B (AND2x2_ASAP7_75t_R)
     1    0.65    5.98   16.36  403.59 v _1833_/Y (AND2x2_ASAP7_75t_R)
                                         _0424_ (net)
                  5.98    0.00  403.60 v _1836_/A3 (OA33x2_ASAP7_75t_R)
     1    0.71    9.90   27.01  430.61 v _1836_/Y (OA33x2_ASAP7_75t_R)
                                         _0427_ (net)
                  9.90    0.01  430.62 v _1837_/C (AND3x1_ASAP7_75t_R)
     1    1.72   12.29   17.40  448.02 v _1837_/Y (AND3x1_ASAP7_75t_R)
                                         net345 (net)
                 12.30    0.23  448.25 v output345/A (BUFx3_ASAP7_75t_R)
     1    0.35    4.23   13.28  461.53 v output345/Y (BUFx3_ASAP7_75t_R)
                                         l_o[36] (net)
                  4.23    0.01  461.55 v l_o[36] (out)
                                461.55   data arrival time

                       1000.00 1000.00   clock core_clock (rise edge)
                          0.00 1000.00   clock network delay (propagated)
                          0.00 1000.00   clock reconvergence pessimism
                       -200.00  800.00   output external delay
                                800.00   data required time
-----------------------------------------------------------------------------
                                800.00   data required time
                               -461.55   data arrival time
-----------------------------------------------------------------------------
                                338.45   slack (MET)



==========================================================================
cts final report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: r_i[33] (input port clocked by core_clock)
Endpoint: l_o[36] (output port clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                        200.00  200.00 ^ input external delay
     1    1.00    0.00    0.00  200.00 ^ r_i[33] (in)
                                         r_i[33] (net)
                  0.11    0.03  200.03 ^ input105/A (BUFx3_ASAP7_75t_R)
     4    3.80   11.09   12.58  212.61 ^ input105/Y (BUFx3_ASAP7_75t_R)
                                         net105 (net)
                 11.13    0.35  212.96 ^ _1201_/C (NOR3x1_ASAP7_75t_R)
     3    2.16   20.67   16.27  229.24 v _1201_/Y (NOR3x1_ASAP7_75t_R)
                                         _0930_ (net)
                 20.67    0.09  229.33 v _1209_/B1 (AO33x2_ASAP7_75t_R)
     3    3.07   15.34   34.75  264.08 v _1209_/Y (AO33x2_ASAP7_75t_R)
                                         _0938_ (net)
                 15.34    0.10  264.18 v _1224_/A2 (OAI21x1_ASAP7_75t_R)
     4    3.65   27.69   17.64  281.83 ^ _1224_/Y (OAI21x1_ASAP7_75t_R)
                                         _0951_ (net)
                 27.69    0.02  281.85 ^ _1225_/B1 (AOI22x1_ASAP7_75t_R)
    10   12.31   64.57   34.67  316.52 v _1225_/Y (AOI22x1_ASAP7_75t_R)
                                         _0952_ (net)
                 64.60    0.89  317.41 v _1564_/A1 (AO21x2_ASAP7_75t_R)
     2    2.76   12.80   34.09  351.49 v _1564_/Y (AO21x2_ASAP7_75t_R)
                                         _0184_ (net)
                 12.80    0.02  351.51 v _1575_/A (BUFx6f_ASAP7_75t_R)
    10    9.99   12.91   17.46  368.98 v _1575_/Y (BUFx6f_ASAP7_75t_R)
                                         _0195_ (net)
                 13.18    1.03  370.00 v _1733_/A (BUFx6f_ASAP7_75t_R)
    10    7.26   10.14   16.43  386.43 v _1733_/Y (BUFx6f_ASAP7_75t_R)
                                         _0337_ (net)
                 10.36    0.80  387.23 v _1833_/B (AND2x2_ASAP7_75t_R)
     1    0.65    5.98   16.36  403.59 v _1833_/Y (AND2x2_ASAP7_75t_R)
                                         _0424_ (net)
                  5.98    0.00  403.60 v _1836_/A3 (OA33x2_ASAP7_75t_R)
     1    0.71    9.90   27.01  430.61 v _1836_/Y (OA33x2_ASAP7_75t_R)
                                         _0427_ (net)
                  9.90    0.01  430.62 v _1837_/C (AND3x1_ASAP7_75t_R)
     1    1.72   12.29   17.40  448.02 v _1837_/Y (AND3x1_ASAP7_75t_R)
                                         net345 (net)
                 12.30    0.23  448.25 v output345/A (BUFx3_ASAP7_75t_R)
     1    0.35    4.23   13.28  461.53 v output345/Y (BUFx3_ASAP7_75t_R)
                                         l_o[36] (net)
                  4.23    0.01  461.55 v l_o[36] (out)
                                461.55   data arrival time

                       1000.00 1000.00   clock core_clock (rise edge)
                          0.00 1000.00   clock network delay (propagated)
                          0.00 1000.00   clock reconvergence pessimism
                       -200.00  800.00   output external delay
                                800.00   data required time
-----------------------------------------------------------------------------
                                800.00   data required time
                               -461.55   data arrival time
-----------------------------------------------------------------------------
                                338.45   slack (MET)



==========================================================================
cts final report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
cts final max_slew_check_slack
--------------------------------------------------------------------------
239.1150665283203

==========================================================================
cts final max_slew_check_limit
--------------------------------------------------------------------------
320.0

==========================================================================
cts final max_slew_check_slack_limit
--------------------------------------------------------------------------
0.7472

==========================================================================
cts final max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
cts final max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
cts final max_capacitance_check_slack
--------------------------------------------------------------------------
20.262067794799805

==========================================================================
cts final max_capacitance_check_limit
--------------------------------------------------------------------------
23.040000915527344

==========================================================================
cts final max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.8794

==========================================================================
cts final max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
cts final max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
cts final max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
cts final setup_violation_count
--------------------------------------------------------------------------
setup violation count 0

==========================================================================
cts final hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
cts final report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
Startpoint: credit_pi_route_inst.l_counters_inst.o_credits[1]$_SDFFE_PP1P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: credit_pi_route_inst.l_counters_inst.o_credits[4]$_SDFFE_PP1P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
  17.60   17.60 ^ clkbuf_0_clk/Y (BUFx4_ASAP7_75t_R)
  24.18   41.78 ^ clkbuf_2_1__f_clk/Y (BUFx4_ASAP7_75t_R)
   0.42   42.20 ^ credit_pi_route_inst.l_counters_inst.o_credits[1]$_SDFFE_PP1P_/CLK (DFFHQNx3_ASAP7_75t_R)
  54.79   97.00 ^ credit_pi_route_inst.l_counters_inst.o_credits[1]$_SDFFE_PP1P_/QN (DFFHQNx3_ASAP7_75t_R)
  41.50  138.49 ^ _1198_/Y (AND5x2_ASAP7_75t_R)
  12.00  150.50 v _1199_/Y (INVx2_ASAP7_75t_R)
  27.53  178.02 v _1212_/Y (AND3x4_ASAP7_75t_R)
  39.87  217.90 ^ _1225_/Y (AOI22x1_ASAP7_75t_R)
  39.97  257.87 v _1226_/Y (OAI21x1_ASAP7_75t_R)
  59.93  317.80 v _2462_/SN (HAxp5_ASAP7_75t_R)
  24.24  342.04 v _1378_/Y (OA21x2_ASAP7_75t_R)
  11.10  353.14 ^ _1379_/Y (OAI21x1_ASAP7_75t_R)
  22.17  375.31 ^ _1380_/Y (OA211x2_ASAP7_75t_R)
  18.28  393.59 ^ _1382_/Y (AO22x1_ASAP7_75t_R)
  28.80  422.39 v _1383_/Y (XNOR2x2_ASAP7_75t_R)
  18.31  440.70 v _1384_/Y (OR2x2_ASAP7_75t_R)
   0.01  440.71 v credit_pi_route_inst.l_counters_inst.o_credits[4]$_SDFFE_PP1P_/D (DFFHQNx3_ASAP7_75t_R)
         440.71   data arrival time

1000.00 1000.00   clock core_clock (rise edge)
   0.00 1000.00   clock source latency
   0.00 1000.00 ^ clk (in)
  17.05 1017.05 ^ clkbuf_0_clk/Y (BUFx4_ASAP7_75t_R)
  22.81 1039.86 ^ clkbuf_2_1__f_clk/Y (BUFx4_ASAP7_75t_R)
   0.07 1039.93 ^ credit_pi_route_inst.l_counters_inst.o_credits[4]$_SDFFE_PP1P_/CLK (DFFHQNx3_ASAP7_75t_R)
   1.93 1041.85   clock reconvergence pessimism
   1.81 1043.66   library setup time
        1043.66   data required time
---------------------------------------------------------
        1043.66   data required time
        -440.71   data arrival time
---------------------------------------------------------
         602.96   slack (MET)



==========================================================================
cts final report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
Startpoint: credit_pi_route_inst.u1_counters_inst.o_credits[4]$_SDFFE_PP1P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: credit_pi_route_inst.u1_counters_inst.o_credits[4]$_SDFFE_PP1P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
  17.05   17.05 ^ clkbuf_0_clk/Y (BUFx4_ASAP7_75t_R)
  23.35   40.40 ^ clkbuf_2_0__f_clk/Y (BUFx4_ASAP7_75t_R)
   0.33   40.73 ^ credit_pi_route_inst.u1_counters_inst.o_credits[4]$_SDFFE_PP1P_/CLK (DFFHQNx1_ASAP7_75t_R)
  39.85   80.58 ^ credit_pi_route_inst.u1_counters_inst.o_credits[4]$_SDFFE_PP1P_/QN (DFFHQNx1_ASAP7_75t_R)
  19.93  100.51 ^ _1529_/Y (XOR2x2_ASAP7_75t_R)
   6.17  106.68 v _1530_/Y (NAND2x1_ASAP7_75t_R)
   0.01  106.69 v credit_pi_route_inst.u1_counters_inst.o_credits[4]$_SDFFE_PP1P_/D (DFFHQNx1_ASAP7_75t_R)
         106.69   data arrival time

   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
  17.60   17.60 ^ clkbuf_0_clk/Y (BUFx4_ASAP7_75t_R)
  24.75   42.35 ^ clkbuf_2_0__f_clk/Y (BUFx4_ASAP7_75t_R)
   0.40   42.75 ^ credit_pi_route_inst.u1_counters_inst.o_credits[4]$_SDFFE_PP1P_/CLK (DFFHQNx1_ASAP7_75t_R)
  -2.02   40.73   clock reconvergence pessimism
  13.19   53.92   library hold time
          53.92   data required time
---------------------------------------------------------
          53.92   data required time
        -106.69   data arrival time
---------------------------------------------------------
          52.77   slack (MET)



==========================================================================
cts final critical path target clock latency max path
--------------------------------------------------------------------------
39.9260

==========================================================================
cts final critical path target clock latency min path
--------------------------------------------------------------------------
42.7101

==========================================================================
cts final critical path source clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
cts final critical path delay
--------------------------------------------------------------------------
461.5453

==========================================================================
cts final critical path slack
--------------------------------------------------------------------------
338.4547

==========================================================================
cts final slack div critical path delay
--------------------------------------------------------------------------
73.330765

==========================================================================
cts final report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             1.03e-04   1.87e-05   7.85e-09   1.22e-04  19.9%
Combinational          2.71e-04   1.69e-04   1.67e-07   4.40e-04  71.9%
Clock                  2.79e-05   2.23e-05   9.24e-10   5.01e-05   8.2%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  4.01e-04   2.10e-04   1.76e-07   6.11e-04 100.0%
                          65.7%      34.3%       0.0%
