<!-- 

Area-delay optimized for K06 N08 L4 W320 22nm pass-transistor based FPGA with 0.2V of gate-boosting
Fcin = 0.2, Fcout = 0.10 right, 0.10 bottom

All CLB delays and routing delays obtained from HSPICE as part of this work.
All I/O delays, multiplier delays and memory delays based on architecture k6_N10_memDepth16384_memData64_40nm_timing_smart_moledule.xml

Soft logic blocks use 50% depopulated crossbars

Scaling assumptions from 40nm to 22nm: delay constant area drop (22/40)^2 but since VPR is in min W transistor areas, no area scaling is needed

carry chain from Safeen's CMOS ripple carry adder not gate boosted

Note: For ease of modelling, I optimistically assume that the 6-LUT can be bypassed for free.

64.34 min width transistors for each bit of 4-bit CLA (257.35 for 4 bits)
# min width transistors 47.73 per ripple bit
Each 2-to-1 mux for adder adds 22ps delay and 9 MWTAs.  2 2-to-1 muxes per adder.

Each 2-to-1 mux adds 6 MWTAs for SRAM cell.

-->
  
  <architecture>
  
  <!-- ODIN II specific config -->
  <models>
    <model name="multiply">
      <input_ports>
      <port name="a"/>
      <port name="b"/>
      </input_ports>
      <output_ports>
      <port name="out"/>
      </output_ports>
    </model>
    
    <model name="single_port_ram">
      <input_ports>
      <port name="we"/>     <!-- control -->
      <port name="addr"/>  <!-- address lines -->
      <port name="data"/>  <!-- data lines can be broken down into smaller bit widths minimum size 1 -->
      <port name="clk" is_clock="1"/>  <!-- memories are often clocked -->
      </input_ports>
      <output_ports>
      <port name="out"/>   <!-- output can be broken down into smaller bit widths minimum size 1 -->
      </output_ports>
    </model>

    <model name="dual_port_ram">
      <input_ports>
      <port name="we1"/>     <!-- write enable -->
      <port name="we2"/>     <!-- write enable -->
      <port name="addr1"/>  <!-- address lines -->
      <port name="addr2"/>  <!-- address lines -->
      <port name="data1"/>  <!-- data lines can be broken down into smaller bit widths minimum size 1 -->
      <port name="data2"/>  <!-- data lines can be broken down into smaller bit widths minimum size 1 -->
      <port name="clk" is_clock="1"/>  <!-- memories are often clocked -->
      </input_ports>
      <output_ports>
      <port name="out1"/>   <!-- output can be broken down into smaller bit widths minimum size 1 -->
      <port name="out2"/>   <!-- output can be broken down into smaller bit widths minimum size 1 -->
      </output_ports>
    </model>

    <model name="adder">
      <input_ports>
      <port name="a"/>     
      <port name="b"/>  
      <port name="cin"/> 
      </input_ports>
      <output_ports>
      <port name="cout"/>
      <port name="sumout"/>
      </output_ports>
    </model>

  </models>
  <!-- ODIN II specific config ends -->
 
  <!-- Physical descriptions begin -->
  <layout width="17" height="17"/>

		<device>
			<sizing R_minW_nmos="13090.000000" R_minW_pmos="19086.831111" ipin_mux_trans_size="1.256"/>
			<timing C_ipin_cblock="0.000000e+00" T_ipin_cblock="8.891e-11"/>
			<area grid_logic_tile_area="12811"/>
			<chan_width_distr>
				<io width="1.000000"/>
				<x distr="uniform" peak="1.000000"/>
				<y distr="uniform" peak="1.000000"/>
			</chan_width_distr>
			<switch_block type="wilton" fs="3"/>
		</device>
		<switchlist>
			<switch type="mux" name="0" R="0.000000" Cin="0.000000e+00" Cout="0.000000e+00" Tdel="1.202e-10" mux_trans_size="1.50823" buf_size="22.564"/>
		</switchlist>
		<segmentlist>
			<segment freq="1.000000" length="4" type="unidir" Rmetal="0.000000" Cmetal="0.000000e+00">
			<mux name="0"/>
			<sb type="pattern">1 1 1 1 1</sb>
			<cb type="pattern">1 1 1 1</cb>
			</segment>
		</segmentlist>

	  <complexblocklist>
       <!-- Capacity is a unique property of I/Os, it is the maximum number of I/Os that can be placed at the same (X,Y) location on the FPGA -->
      <pb_type name="io" capacity="8" area="0">
        <input name="outpad" num_pins="1"/>
        <output name="inpad" num_pins="1"/>
        <clock name="clock" num_pins="1"/>

        <!-- IOs can operate as either inputs or outputs -->
        <mode name="inpad">
          <pb_type name="inpad" blif_model=".input" num_pb="1">
            <output name="inpad" num_pins="1"/>
          </pb_type>
          <interconnect>
            <direct name="inpad" input="inpad.inpad" output="io.inpad">
            <delay_constant max="4.243e-11" in_port="inpad.inpad" out_port="io.inpad"/>
            </direct>
          </interconnect>
      
        </mode>
        <mode name="outpad">
          <pb_type name="outpad" blif_model=".output" num_pb="1">
            <input name="outpad" num_pins="1"/>
          </pb_type>
          <interconnect>
            <direct name="outpad" input="io.outpad" output="outpad.outpad">
            <delay_constant max="1.394e-11" in_port="io.outpad" out_port="outpad.outpad"/>
            </direct>
          </interconnect>
        </mode>

        <fc default_in_type="frac" default_in_val="0.2" default_out_type="frac" default_out_val="0.10"/>

        <!-- IOs go on the periphery of the FPGA, for consistency, 
          make it physically equivalent on all sides so that only one definition of I/Os is needed.
          If I do not make a physically equivalent definition, then I need to define 4 different I/Os, one for each side of the FPGA
        -->
        <pinlocations pattern="custom">
          <loc side="left">io.outpad io.inpad io.clock</loc>
          <loc side="top">io.outpad io.inpad io.clock</loc>
          <loc side="right">io.outpad io.inpad io.clock</loc>
          <loc side="bottom">io.outpad io.inpad io.clock</loc>
        </pinlocations>

        <gridlocations>
          <loc type="perimeter" priority="10"/>
        </gridlocations>

      </pb_type>

      <!-- Logic cluster definition -->
      <pb_type name="clb">
        <input name="I1" num_pins="10" equivalent="true"/>
        <input name="I2" num_pins="10" equivalent="true"/>
        <input name="I3" num_pins="10" equivalent="true"/>
        <input name="I4" num_pins="10" equivalent="true"/>
        <input name="cin" num_pins="1" equivalent="false"/>
        <output name="O" num_pins="8" equivalent="false"/>
        <output name="cout" num_pins="1" equivalent="false"/>
        <clock name="clk" num_pins="1"/>

        <!-- Basic logic element definition -->
		<pb_type name="fourBLE" num_pb="2">
		  <input name="in_A" num_pins="4"/>
		  <input name="in_B" num_pins="4"/>
		  <input name="in_C" num_pins="4"/>
		  <input name="in_D" num_pins="4"/>
		  <input name="in_E" num_pins="4"/>
		  <input name="in_F" num_pins="4"/>
      <input name="cin" num_pins="1"/>
		  <output name="out_local" num_pins="4"/>
		  <output name="out_routing" num_pins="4"/>
      <output name="cout" num_pins="1"/>
		  <clock name="clk" num_pins="1"/> 
      <pb_type name="arithlut" num_pb="1">
        <input name="in1" num_pins="6"/>
        <input name="in2" num_pins="6"/>
        <input name="in3" num_pins="6"/>
        <input name="in4" num_pins="6"/>
        <input name="cin" num_pins="1"/>
        <output name="out1" num_pins="1"/>
        <output name="out2" num_pins="1"/>
        <output name="out3" num_pins="1"/>
        <output name="out4" num_pins="1"/>
        <output name="cout" num_pins="1"/>
        <pb_type name="lut6" blif_model=".names" num_pb="4" class="lut">
          <input name="in" num_pins="6" port_class="lut_in"/>
          <!-- I average out the delays because VPR does not to LUT balancing
          -->
          <output name="out" num_pins="1" port_class="lut_out"/>
          <delay_matrix type="max" in_port="lut6.in" out_port="lut6.out">
			1.43259e-10
			1.43259e-10
			1.43259e-10
			1.43259e-10
			1.43259e-10
			1.43259e-10
          </delay_matrix>      
        </pb_type>
        <pb_type name="wrapadd" num_pb="1">
          <input name="a" num_pins="4"/>
          <input name="b" num_pins="4"/>
          <input name="cin" num_pins="1"/>
          <output name="sumout" num_pins="4"/>
          <output name="cout" num_pins="1"/>
          
          <pb_type name="adder" blif_model=".subckt adder" num_pb="1">
            <input name="a" num_pins="4"/>
            <input name="b" num_pins="4"/>
            <input name="cin" num_pins="1"/>
            <output name="sumout" num_pins="4"/>
            <output name="cout" num_pins="1"/>
            <!-- Carry link delays included in cin->cout delay -->
            <delay_constant max="65e-12" in_port="adder.a[0]" out_port="adder.sumout[0]"/>
            <delay_constant max="65e-12" in_port="adder.b[0]" out_port="adder.sumout[0]"/>
            <delay_constant max="72e-12" in_port="adder.a[1]" out_port="adder.sumout[1]"/>
            <delay_constant max="72e-12" in_port="adder.b[1]" out_port="adder.sumout[1]"/>
            <delay_constant max="72e-12" in_port="adder.a[2]" out_port="adder.sumout[2]"/>
            <delay_constant max="72e-12" in_port="adder.b[2]" out_port="adder.sumout[2]"/>
            <delay_constant max="82e-12" in_port="adder.a[3]" out_port="adder.sumout[3]"/>
            <delay_constant max="82e-12" in_port="adder.b[3]" out_port="adder.sumout[3]"/>
            <delay_constant max="25e-12" in_port="adder.cin" out_port="adder.sumout[0]"/>
            <delay_constant max="30e-12" in_port="adder.cin" out_port="adder.sumout[1]"/>
            <delay_constant max="30e-12" in_port="adder.cin" out_port="adder.sumout[2]"/>
            <delay_constant max="30e-12" in_port="adder.cin" out_port="adder.sumout[3]"/>
            <delay_constant max="80e-12" in_port="adder.a" out_port="adder.cout"/>
            <delay_constant max="80e-12" in_port="adder.b" out_port="adder.cout"/>
            <delay_constant max="20e-12" in_port="adder.cin" out_port="adder.cout"/>
          </pb_type>
          <interconnect>
            <direct name="direct3_1" input="adder.sumout[0]" output="wrapadd.sumout[0]">
              <pack_pattern name="chain" in_port="adder.sumout[0]" out_port="wrapadd.sumout[0]"/>
            </direct>
            <direct name="direct3_2" input="adder.sumout[1]" output="wrapadd.sumout[1]">
              <pack_pattern name="chain" in_port="adder.sumout[1]" out_port="wrapadd.sumout[1]"/>
            </direct>
            <direct name="direct3_3" input="adder.sumout[2]" output="wrapadd.sumout[2]">
              <pack_pattern name="chain" in_port="adder.sumout[2]" out_port="wrapadd.sumout[2]"/>
            </direct>
            <direct name="direct3_4" input="adder.sumout[3]" output="wrapadd.sumout[3]">
              <pack_pattern name="chain" in_port="adder.sumout[3]" out_port="wrapadd.sumout[3]"/>
            </direct>
            <direct name="direct4" input="wrapadd.cin" output="adder.cin">
              <pack_pattern name="chain" in_port="wrapadd.cin" out_port="adder.cin"/>
            </direct>
            <direct name="direct5" input="adder.cout" output="wrapadd.cout">
              <pack_pattern name="chain" in_port="adder.cout" out_port="wrapadd.cout"/>
            </direct>
            <!-- Adder inputs are logically equilvalent, model using full xbar -->
            <complete name="complete1_1" input="wrapadd.a[0] wrapadd.b[0]" output="adder.a[0] adder.b[0]"/>
            <complete name="complete1_2" input="wrapadd.a[1] wrapadd.b[1]" output="adder.a[1] adder.b[1]"/>
            <complete name="complete1_3" input="wrapadd.a[2] wrapadd.b[2]" output="adder.a[2] adder.b[2]"/>
            <complete name="complete1_4" input="wrapadd.a[3] wrapadd.b[3]" output="adder.a[3] adder.b[3]"/>
          </interconnect>

        </pb_type>
        <interconnect>
          <direct name="direct1_1" input="arithlut.in1[5:0]" output="lut6[0].in"/>
          <direct name="direct1_2" input="arithlut.in2[5:0]" output="lut6[1].in"/>
          <direct name="direct1_3" input="arithlut.in3[5:0]" output="lut6[2].in"/>
          <direct name="direct1_4" input="arithlut.in4[5:0]" output="lut6[3].in"/>
          <direct name="direct2_1" input="lut6[0].out" output="arithlut.out1">
            <pack_pattern name="ble6" in_port="lut6[0].out" out_port="arithlut.out1"/>
            <delay_constant max="22e-12" in_port="lut6[0].out" out_port="arithlut.out1" />
          </direct>
          <direct name="direct2_2" input="lut6[1].out" output="arithlut.out2">
            <pack_pattern name="ble6" in_port="lut6[1].out" out_port="arithlut.out2"/>
            <delay_constant max="22e-12" in_port="lut6[1].out" out_port="arithlut.out2" />
          </direct>
          <direct name="direct2_3" input="lut6[2].out" output="arithlut.out3">
            <pack_pattern name="ble6" in_port="lut6[2].out" out_port="arithlut.out3"/>
            <delay_constant max="22e-12" in_port="lut6[2].out" out_port="arithlut.out3" />
          </direct>
          <direct name="direct2_4" input="lut6[3].out" output="arithlut.out4">
            <pack_pattern name="ble6" in_port="lut6[3].out" out_port="arithlut.out4"/>
            <delay_constant max="22e-12" in_port="lut6[3].out" out_port="arithlut.out4" />
          </direct>
          <direct name="direct3_1" input="wrapadd.sumout[0]" output="arithlut.out1">
            <pack_pattern name="chain" in_port="wrapadd.sumout[0]" out_port="arithlut.out1"/>
            <delay_constant max="22e-12" in_port="wrapadd.sumout[0]" out_port="arithlut.out1" />
          </direct>
          <direct name="direct3_2" input="wrapadd.sumout[1]" output="arithlut.out2">
            <pack_pattern name="chain" in_port="wrapadd.sumout[1]" out_port="arithlut.out2"/>
            <delay_constant max="22e-12" in_port="wrapadd.sumout[1]" out_port="arithlut.out2" />
          </direct>
          <direct name="direct3_3" input="wrapadd.sumout[2]" output="arithlut.out3">
            <pack_pattern name="chain" in_port="wrapadd.sumout[2]" out_port="arithlut.out3"/>
            <delay_constant max="22e-12" in_port="wrapadd.sumout[2]" out_port="arithlut.out3" />
          </direct>
          <direct name="direct3_4" input="wrapadd.sumout[3]" output="arithlut.out4">
            <pack_pattern name="chain" in_port="wrapadd.sumout[3]" out_port="arithlut.out4"/>
            <delay_constant max="22e-12" in_port="wrapadd.sumout[3]" out_port="arithlut.out4" />
          </direct>
          <direct name="direct4" input="arithlut.cin" output="wrapadd.cin">
            <pack_pattern name="chain" in_port="arithlut.cin" out_port="wrapadd.cin"/>
          </direct>
          <direct name="direct5" input="wrapadd.cout" output="arithlut.cout">
            <pack_pattern name="chain" in_port="wrapadd.cout" out_port="arithlut.cout"/>
          </direct>

          <complete name="dlut_1" input="lut6[0].out" output="wrapadd.a[0]"/>
          <complete name="dlut_2" input="lut6[1].out" output="wrapadd.a[1]"/>
          <complete name="dlut_3" input="lut6[2].out" output="wrapadd.a[2]"/>
          <complete name="dlut_4" input="lut6[3].out" output="wrapadd.a[3]"/>
          <complete name="mux1_1" input="arithlut.in1[2:2] arithlut.in1[0:0]" output="wrapadd.b[0]">
            <delay_constant max="22e-12" in_port="arithlut.in1[2:2]" out_port="wrapadd.b[0]" />
            <delay_constant max="22e-12" in_port="arithlut.in1[0:0]" out_port="wrapadd.b[0]" />
          </complete>
          <complete name="mux1_2" input="arithlut.in2[2:2] arithlut.in2[0:0]" output="wrapadd.b[1]">
            <delay_constant max="22e-12" in_port="arithlut.in2[2:2]" out_port="wrapadd.b[1]" />
            <delay_constant max="22e-12" in_port="arithlut.in2[0:0]" out_port="wrapadd.b[1]" />
          </complete>
          <complete name="mux1_3" input="arithlut.in3[2:2] arithlut.in3[0:0]" output="wrapadd.b[2]">
            <delay_constant max="22e-12" in_port="arithlut.in3[2:2]" out_port="wrapadd.b[2]" />
            <delay_constant max="22e-12" in_port="arithlut.in3[0:0]" out_port="wrapadd.b[2]" />
          </complete>
          <complete name="mux1_4" input="arithlut.in4[2:2] arithlut.in4[0:0]" output="wrapadd.b[3]">
            <delay_constant max="22e-12" in_port="arithlut.in4[2:2]" out_port="wrapadd.b[3]" />
            <delay_constant max="22e-12" in_port="arithlut.in4[0:0]" out_port="wrapadd.b[3]" />
          </complete>
        </interconnect>
      </pb_type>

		  <pb_type name="ff" blif_model=".latch" num_pb="4" class="flipflop">
        <input name="D" num_pins="1" port_class="D"/>
        <output name="Q" num_pins="1" port_class="Q"/>
        <clock name="clk" num_pins="1" port_class="clock"/>
        <T_setup value="1.891e-11" port="ff.D" clock="clk"/>
        <T_clock_to_Q max="6.032e-11" port="ff.Q" clock="clk"/>
		  </pb_type>

		  <interconnect>
			<!-- BLE input to LUT input direct connections and delays -->
			<direct name="direct1_1" input="fourBLE.in_A[0]" output="arithlut.in1[0:0]">
			</direct>
      <direct name="direct1_2" input="fourBLE.in_A[1]" output="arithlut.in2[0:0]">
			</direct>
      <direct name="direct1_3" input="fourBLE.in_A[2]" output="arithlut.in3[0:0]">
			</direct>
      <direct name="direct1_4" input="fourBLE.in_A[3]" output="arithlut.in4[0:0]">
			</direct>
			<direct name="direct2_1" input="fourBLE.in_B[0]" output="arithlut.in1[1:1]">
			</direct>
      <direct name="direct2_2" input="fourBLE.in_B[1]" output="arithlut.in2[1:1]">
			</direct>
			<direct name="direct2_3" input="fourBLE.in_B[2]" output="arithlut.in3[1:1]">
			</direct>
			<direct name="direct2_4" input="fourBLE.in_B[3]" output="arithlut.in4[1:1]">
			</direct>			
			<direct name="direct3_1" input="fourBLE.in_D[0]" output="arithlut.in1[3:3]">
			</direct>
			<direct name="direct3_2" input="fourBLE.in_D[1]" output="arithlut.in2[3:3]">
			</direct>
			<direct name="direct3_3" input="fourBLE.in_D[2]" output="arithlut.in3[3:3]">
			</direct>
			<direct name="direct3_4" input="fourBLE.in_D[3]" output="arithlut.in4[3:3]">
			</direct>
			<direct name="direct4_1" input="fourBLE.in_E[0]" output="arithlut.in1[4:4]">
			</direct>
			<direct name="direct4_2" input="fourBLE.in_E[1]" output="arithlut.in2[4:4]">
			</direct>
			<direct name="direct4_3" input="fourBLE.in_E[2]" output="arithlut.in3[4:4]">
			</direct>
			<direct name="direct4_4" input="fourBLE.in_E[3]" output="arithlut.in4[4:4]">
			</direct>
			<direct name="direct5_1" input="fourBLE.in_F[0]" output="arithlut.in1[5:5]">
			</direct>
			<direct name="direct5_2" input="fourBLE.in_F[1]" output="arithlut.in2[5:5]">
			</direct>
			<direct name="direct5_3" input="fourBLE.in_F[2]" output="arithlut.in3[5:5]">
			</direct>
			<direct name="direct5_4" input="fourBLE.in_F[3]" output="arithlut.in4[5:5]">
			</direct>
      <direct name="direct6" input="fourBLE.cin" output="arithlut.cin">
        <pack_pattern name="chain" in_port="fourBLE.cin" out_port="arithlut.cin"/>
      </direct>
      <direct name="direct7" input="arithlut.cout" output="fourBLE.cout">
        <pack_pattern name="chain" in_port="arithlut.cout" out_port="fourBLE.cout"/>
      </direct>
			<!--Clock -->  
			<direct name="direct8_1" input="fourBLE.clk" output="ff[0].clk"/>
			<direct name="direct8_2" input="fourBLE.clk" output="ff[1].clk"/>
			<direct name="direct8_3" input="fourBLE.clk" output="ff[2].clk"/>
			<direct name="direct8_4" input="fourBLE.clk" output="ff[3].clk"/>
	        <!-- Register feedback mux -->   
	    <mux name="mux1_1" input="fourBLE.in_C[0] ff[0].Q" output="arithlut.in1[2:2]">
			  <delay_constant max="0.392e-10" in_port="fourBLE.in_C[0]" out_port="arithlut.in1[2:2]" />
			  <delay_constant max="0.392e-10" in_port="ff[0].Q" out_port="arithlut.in1[2:2]" />  
			</mux>
	    <mux name="mux1_2" input="fourBLE.in_C[1] ff[1].Q" output="arithlut.in2[2:2]">
			  <delay_constant max="0.392e-10" in_port="fourBLE.in_C[1]" out_port="arithlut.in2[2:2]" />
			  <delay_constant max="0.392e-10" in_port="ff[1].Q" out_port="arithlut.in2[2:2]" />  
			</mux>
	    <mux name="mux1_3" input="fourBLE.in_C[2] ff[2].Q" output="arithlut.in3[2:2]">
			  <delay_constant max="0.392e-10" in_port="fourBLE.in_C[2]" out_port="arithlut.in3[2:2]" />
			  <delay_constant max="0.392e-10" in_port="ff[2].Q" out_port="arithlut.in3[2:2]" />  
			</mux>
	    <mux name="mux1_4" input="fourBLE.in_C[3] ff[3].Q" output="arithlut.in4[2:2]">
			  <delay_constant max="0.392e-10" in_port="fourBLE.in_C[3]" out_port="arithlut.in4[2:2]" />
			  <delay_constant max="0.392e-10" in_port="ff[3].Q" out_port="arithlut.in4[2:2]" />  
			</mux>



	        <!-- FF input selection mux -->
	    <mux name="mux2_1" input="arithlut.out1 fourBLE.in_C[0]" output="ff[0].D">
			  <delay_constant max="1.33594e-11" in_port="arithlut.out1" out_port="ff[0].D" />
			  <delay_constant max="1.57355e-11" in_port="fourBLE.in_C[0]" out_port="ff[0].D" />
        <pack_pattern name="ble6" in_port="arithlut.out1" out_port="ff[0].D"/>
        <pack_pattern name="chain" in_port="arithlut.out1" out_port="ff[0].D"/>
			</mux>
	        <!-- FF input selection mux -->
	    <mux name="mux2_2" input="arithlut.out2 fourBLE.in_C[1]" output="ff[1].D">
			  <delay_constant max="1.33594e-11" in_port="arithlut.out2" out_port="ff[1].D" />
			  <delay_constant max="1.57355e-11" in_port="fourBLE.in_C[1]" out_port="ff[1].D" />
        <pack_pattern name="ble6" in_port="arithlut.out2" out_port="ff[1].D"/>
        <pack_pattern name="chain" in_port="arithlut.out2" out_port="ff[1].D"/>
			</mux>
	        <!-- FF input selection mux -->
	    <mux name="mux2_3" input="arithlut.out3 fourBLE.in_C[2]" output="ff[2].D">
			  <delay_constant max="1.33594e-11" in_port="arithlut.out3" out_port="ff[2].D" />
			  <delay_constant max="1.57355e-11" in_port="fourBLE.in_C[2]" out_port="ff[2].D" />
        <pack_pattern name="ble6" in_port="arithlut.out3" out_port="ff[2].D"/>
        <pack_pattern name="chain" in_port="arithlut.out3" out_port="ff[2].D"/>
			</mux>
	        <!-- FF input selection mux -->
	    <mux name="mux2_4" input="arithlut.out4 fourBLE.in_C[3]" output="ff[3].D">
			  <delay_constant max="1.33594e-11" in_port="arithlut.out4" out_port="ff[3].D" />
			  <delay_constant max="1.57355e-11" in_port="fourBLE.in_C[3]" out_port="ff[3].D" />
        <pack_pattern name="ble6" in_port="arithlut.out4" out_port="ff[3].D"/>
        <pack_pattern name="chain" in_port="arithlut.out4" out_port="ff[3].D"/>
			</mux>

	        <!-- BLE output (local) -->                  
			<mux name="mux3_1" input="ff[0].Q arithlut.out1" output="fourBLE.out_local[0]">
			  <delay_constant max="9.514e-11" in_port="ff[0].Q" out_port="fourBLE.out_local[0]" />
	      <delay_constant max="9.514e-11" in_port="arithlut.out1" out_port="fourBLE.out_local[0]" />
			</mux>
	        <!-- BLE output (local) -->                  
			<mux name="mux3_2" input="ff[1].Q arithlut.out2" output="fourBLE.out_local[1]">
			  <delay_constant max="9.514e-11" in_port="ff[1].Q" out_port="fourBLE.out_local[1]" />
	      <delay_constant max="9.514e-11" in_port="arithlut.out2" out_port="fourBLE.out_local[1]" />
			</mux>
	        <!-- BLE output (local) -->                  
			<mux name="mux3_3" input="ff[2].Q arithlut.out3" output="fourBLE.out_local[2]">
			  <delay_constant max="9.514e-11" in_port="ff[2].Q" out_port="fourBLE.out_local[2]" />
	      <delay_constant max="9.514e-11" in_port="arithlut.out3" out_port="fourBLE.out_local[2]" />
			</mux>
	        <!-- BLE output (local) -->                  
			<mux name="mux3_4" input="ff[3].Q arithlut.out4" output="fourBLE.out_local[3]">
			  <delay_constant max="9.514e-11" in_port="ff[3].Q" out_port="fourBLE.out_local[3]" />
	      <delay_constant max="9.514e-11" in_port="arithlut.out4" out_port="fourBLE.out_local[3]" />
			</mux>

	        <!-- BLE output (routing 1) --> 
	    <mux name="mux4_1" input="ff[0].Q arithlut.out1" output="fourBLE.out_routing[0]">
	      <delay_constant max="3.211e-11" in_port="ff[0].Q" out_port="fourBLE.out_routing[0]" />
			  <delay_constant max="3.211e-11" in_port="arithlut.out1" out_port="fourBLE.out_routing[0]" />
			</mux>
	    <mux name="mux4_2" input="ff[1].Q arithlut.out2" output="fourBLE.out_routing[1]">
	      <delay_constant max="3.211e-11" in_port="ff[1].Q" out_port="fourBLE.out_routing[1]" />
			  <delay_constant max="3.211e-11" in_port="arithlut.out2" out_port="fourBLE.out_routing[1]" />
			</mux>
	    <mux name="mux4_3" input="ff[2].Q arithlut.out3" output="fourBLE.out_routing[2]">
	      <delay_constant max="3.211e-11" in_port="ff[1].Q" out_port="fourBLE.out_routing[2]" />
			  <delay_constant max="3.211e-11" in_port="arithlut.out2" out_port="fourBLE.out_routing[2]" />
			</mux>
	    <mux name="mux4_4" input="ff[3].Q arithlut.out4" output="fourBLE.out_routing[3]">
	      <delay_constant max="3.211e-11" in_port="ff[1].Q" out_port="fourBLE.out_routing[3]" />
			  <delay_constant max="3.211e-11" in_port="arithlut.out2" out_port="fourBLE.out_routing[3]" />
			</mux>
		  </interconnect>
		</pb_type>

        
        <interconnect>
          <!-- 50% sparsely populated local routing -->

          <complete name="lutA" input="clb.I4 clb.I3 fourBLE[0].out_local[1:0] fourBLE[0].out_local[3:2]" output="fourBLE.in_A">
            <delay_constant max="6.478e-11" in_port="clb.I4" out_port="fourBLE.in_A" />
            <delay_constant max="6.478e-11" in_port="clb.I3" out_port="fourBLE.in_A" />
          </complete>
          <complete name="lutB" input="clb.I3 clb.I2 fourBLE[0].out_local[3:2] fourBLE[1].out_local[1:0]" output="fourBLE.in_B">
            <delay_constant max="6.478e-11" in_port="clb.I3" out_port="fourBLE.in_B" />
            <delay_constant max="6.478e-11" in_port="clb.I2" out_port="fourBLE.in_B" />
          </complete>
          <complete name="lutC" input="clb.I2 clb.I1 fourBLE[1].out_local[1:0] fourBLE[1].out_local[3:2]" output="fourBLE.in_C">
            <delay_constant max="6.478e-11" in_port="clb.I2" out_port="fourBLE.in_C" />
            <delay_constant max="6.478e-11" in_port="clb.I1" out_port="fourBLE.in_C" />
          </complete>
          <complete name="lutD" input="clb.I4 clb.I2 fourBLE[0].out_local[1:0] fourBLE[1].out_local[1:0]" output="fourBLE.in_D">
            <delay_constant max="6.478e-11" in_port="clb.I4" out_port="fourBLE.in_D" />
            <delay_constant max="6.478e-11" in_port="clb.I2" out_port="fourBLE.in_D" />
          </complete>
          <complete name="lutE" input="clb.I3 clb.I1 fourBLE[0].out_local[3:2] fourBLE[1].out_local[3:2]" output="fourBLE.in_E">
            <delay_constant max="6.478e-11" in_port="clb.I3" out_port="fourBLE.in_E" />
            <delay_constant max="6.478e-11" in_port="clb.I1" out_port="fourBLE.in_E" />
          </complete>
          <complete name="lutF" input="clb.I4 clb.I1 fourBLE[0].out_local[1:0] fourBLE[1].out_local[3:2]" output="fourBLE.in_F">
            <delay_constant max="6.478e-11" in_port="clb.I4" out_port="fourBLE.in_F" />
            <delay_constant max="6.478e-11" in_port="clb.I1" out_port="fourBLE.in_F" />
          </complete>
          <complete name="clks" input="clb.clk" output="fourBLE[1:0].clk">
          </complete>
          
          <!-- Direct connections to CLB outputs -->
          <direct name="clbouts1" input="fourBLE[1:0].out_routing" output="clb.O"/>
          <direct name="chain1" input="clb.cin" output="fourBLE[0].cin">
            <pack_pattern name="chain" in_port="clb.cin" out_port="fourBLE[0].cin"/>
          </direct>
          <direct name="chain2" input="fourBLE[1].cout" output="clb.cout">
            <pack_pattern name="chain" in_port="fourBLE[1].cout" out_port="clb.cout"/>
            <delay_constant max="20e-12" in_port="fourBLE[1].cout" out_port="clb.cout" />           <!-- delay of carry link joining two adjacent CLBs -->
          </direct>
          <direct name="chain3" input="fourBLE[0].cout" output="fourBLE[1].cin">
            <pack_pattern name="chain" in_port="fourBLE[0].cout" out_port="fourBLE[1].cin"/>
          </direct>
        </interconnect>

        <fc default_in_type="frac" default_in_val="0.2" default_out_type="frac" default_out_val="0.10">
        </fc>

        <!-- Two sided connectivity CLB architecture--> 
        <pinlocations pattern="custom">
          <loc side="right">clb.O clb.I1[4:0] clb.I2[4:0] clb.I3[4:0] clb.I4[4:0] clb.clk</loc> 
          <loc side="bottom">clb.O clb.I1[9:5] clb.I2[9:5] clb.I3[9:5] clb.I4[9:5] clb.cout</loc>    
          <loc side="top">clb.cin</loc> 
        </pinlocations>
        <gridlocations>
          <loc type="fill" priority="1"/>
        </gridlocations>
      </pb_type>

    <!-- Define fracturable multiplier begin -->
    <!-- This multiplier can operate as a 36x36 multiplier that can fracture to two 18x18 multipliers each of which can further fracture to two 9x9 multipliers 
	   For delay modelling, the 36x36 DSP multiplier in Stratix IV has a delay of 1.523 ns + 1.93 ns
	    = 3.45 ns. The 18x18 mode doesn't need to sum four 18x18 multipliers, so it is a bit
	   faster: 1.523 ns for the multiplier, and 1.09 ns for the multiplier output block.
	    For the input and output interconnect delays, unlike Stratix IV, we don't
	   have any routing/logic flexibility (crossbars) at the inputs.  There is some output muxing
	   in Stratix IV and this architecture to select which multiplier outputs should go out (e.g.
	   9x9 outputs, 18x18 or 36x36) so those are very close between the two architectures. 
	   We take the conservative (slightly pessimistic)
           approach modelling the input as the same as the Stratix IV input delay and the output delay the same as the Stratix IV DSP out delay.
		   
	   We estimate block area by using the published Stratix III data (which is architecturally identical to Stratix IV)
	      (H. Wong, V. Betz and J. Rose, "Comparing FPGA vs. Custom CMOS and the Impact on Processor Microarchitecture", FPGA 2011) of 0.2623 
		  mm^2 and scaling from 65 to 40 nm to obtain 0.0993 mm^2. That area is for a DSP block with approximately 2x the functionality of 
		  the block we use (can implement two 36x36 multiplies instead of our 1, eight 18x18 multiplies instead of our 4, etc.). Hence we 
		  divide the area by 2 to obtain 0.0497 mm^2. One minimum-width transistor units = 60 L^2 (where L = 40 nm), so is 518,000 MWTUS. 
		  That area includes routing and the connection block input muxes.  Our DSP block is four 
		  rows high, and hence includes four horizontal routing channel segments and four vertical ones, which is 4x the routing of a logic 
		  block (single tile). It also includes 3.6x the outputs of a logic block, and 1.8x the inputs. Hence a slight overestimate of the routing
		  area associated with our DSP block is four times that of a logic tile, where the routing area of a logic tile was calculated above (at W = 300)
		  as 30481 MWTAs. Hence the (core, non-routing) area our DSP block is approximately 518,000 - 4 * 30,481 = 396,000 MWTUs.
      -->
    <pb_type name="mult_36" height="4" area="396000">
      <input name="a" num_pins="36"/>
      <input name="b" num_pins="36"/>
      <output name="out" num_pins="72"/>

      <mode name="two_divisible_mult_18x18">
        <pb_type name="divisible_mult_18x18" num_pb="2">
          <input name="a" num_pins="18"/>
          <input name="b" num_pins="18"/>
          <output name="out" num_pins="36"/>

          <!-- Model 9x9 delay and 18x18 delay as the same.  9x9 could be faster, but in Stratix IV
	          isn't, presumably because the multiplier layout is really optimized for 18x18.
		-->
          <mode name="two_mult_9x9">
            <pb_type name="mult_9x9_slice" num_pb="2">
              <input name="A_cfg" num_pins="9"/>
              <input name="B_cfg" num_pins="9"/>
              <output name="OUT_cfg" num_pins="18"/>

              <pb_type name="mult_9x9" blif_model=".subckt multiply" num_pb="1">
                <input name="a" num_pins="9"/>
                <input name="b" num_pins="9"/>
                <output name="out" num_pins="18"/>
                <delay_constant max="1.523e-9" in_port="mult_9x9.a" out_port="mult_9x9.out"/>
                <delay_constant max="1.523e-9" in_port="mult_9x9.b" out_port="mult_9x9.out"/>
              </pb_type>

              <interconnect>
                <direct name="a2a" input="mult_9x9_slice.A_cfg" output="mult_9x9.a">
                </direct>
                <direct name="b2b" input="mult_9x9_slice.B_cfg" output="mult_9x9.b">
                </direct>
                <direct name="out2out" input="mult_9x9.out" output="mult_9x9_slice.OUT_cfg">
                </direct>
              </interconnect>
              <power method="pin-toggle">
                <port name="A_cfg" energy_per_toggle="1.45e-12"/>
                <port name="B_cfg" energy_per_toggle="1.45e-12"/>
                <static_power power_per_instance="0.0"/>
              </power>
            </pb_type>
            <interconnect>
              <direct name="a2a" input="divisible_mult_18x18.a" output="mult_9x9_slice[1:0].A_cfg">
              </direct>
              <direct name="b2b" input="divisible_mult_18x18.b" output="mult_9x9_slice[1:0].B_cfg">
              </direct>
              <direct name="out2out" input="mult_9x9_slice[1:0].OUT_cfg" output="divisible_mult_18x18.out">
              </direct>
            </interconnect>

          </mode>

          <mode name="mult_18x18">
            <pb_type name="mult_18x18_slice" num_pb="1">
              <input name="A_cfg" num_pins="18"/>
              <input name="B_cfg" num_pins="18"/>
              <output name="OUT_cfg" num_pins="36"/>

              <pb_type name="mult_18x18" blif_model=".subckt multiply" num_pb="1" >
                <input name="a" num_pins="18"/>
                <input name="b" num_pins="18"/>
                <output name="out" num_pins="36"/>
                <delay_constant max="1.523e-9" in_port="mult_18x18.a" out_port="mult_18x18.out"/>
                <delay_constant max="1.523e-9" in_port="mult_18x18.b" out_port="mult_18x18.out"/>
              </pb_type>

              <interconnect>
                <direct name="a2a" input="mult_18x18_slice.A_cfg" output="mult_18x18.a">
                </direct>
                <direct name="b2b" input="mult_18x18_slice.B_cfg" output="mult_18x18.b">
                </direct>
                <direct name="out2out" input="mult_18x18.out" output="mult_18x18_slice.OUT_cfg">
                </direct>
              </interconnect>
              <power method="pin-toggle">
                <port name="A_cfg" energy_per_toggle="1.09e-12"/>
                <port name="B_cfg" energy_per_toggle="1.09e-12"/>
                <static_power power_per_instance="0.0"/>					
              </power>
            </pb_type>
            <interconnect>
              <direct name="a2a" input="divisible_mult_18x18.a" output="mult_18x18_slice.A_cfg">
              </direct>
              <direct name="b2b" input="divisible_mult_18x18.b" output="mult_18x18_slice.B_cfg">
              </direct>
              <direct name="out2out" input="mult_18x18_slice.OUT_cfg" output="divisible_mult_18x18.out">
              </direct>
            </interconnect>
          </mode>

          <power method="sum-of-children"/>
        </pb_type>
        <interconnect>
          <!-- Stratix IV input delay of 207ps is conservative for this architecture because this architecture does not have an input crossbar in the multiplier. 
		   Subtract 72.5 ps delay, which is already in the connection block input mux, leading
              -->
          <direct name="a2a" input="mult_36.a" output="divisible_mult_18x18[1:0].a">
            <delay_constant max="134e-12" in_port="mult_36.a" out_port="divisible_mult_18x18[1:0].a"/>
          </direct>
          <direct name="b2b" input="mult_36.b" output="divisible_mult_18x18[1:0].b">
            <delay_constant max="134e-12" in_port="mult_36.b" out_port="divisible_mult_18x18[1:0].b"/>
          </direct>
          <direct name="out2out" input="divisible_mult_18x18[1:0].out" output="mult_36.out">
            <delay_constant max="1.09e-9" in_port="divisible_mult_18x18[1:0].out" out_port="mult_36.out"/>
          </direct>
        </interconnect>
      </mode>

      <mode name="mult_36x36">
        <pb_type name="mult_36x36_slice" num_pb="1">
          <input name="A_cfg" num_pins="36"/>
          <input name="B_cfg" num_pins="36"/>
          <output name="OUT_cfg" num_pins="72"/>

          <pb_type name="mult_36x36" blif_model=".subckt multiply" num_pb="1">
            <input name="a" num_pins="36"/>
            <input name="b" num_pins="36"/>
            <output name="out" num_pins="72"/>
            <delay_constant max="1.523e-9" in_port="mult_36x36.a" out_port="mult_36x36.out"/>
            <delay_constant max="1.523e-9" in_port="mult_36x36.b" out_port="mult_36x36.out"/>
          </pb_type>

          <interconnect>
            <direct name="a2a" input="mult_36x36_slice.A_cfg" output="mult_36x36.a">
            </direct>
            <direct name="b2b" input="mult_36x36_slice.B_cfg" output="mult_36x36.b">
            </direct>
            <direct name="out2out" input="mult_36x36.out" output="mult_36x36_slice.OUT_cfg">
            </direct>
          </interconnect>

          <power method="pin-toggle">
            <port name="A_cfg" energy_per_toggle="2.13e-12"/>
            <port name="B_cfg" energy_per_toggle="2.13e-12"/>
            <static_power power_per_instance="0.0"/>
          </power>
        </pb_type>
        <interconnect>
          <!-- Stratix IV input delay of 207ps is conservative for this architecture because this architecture does not have an input crossbar in the multiplier. 
		   Subtract 72.5 ps delay, which is already in the connection block input mux, leading
		   to a 134 ps delay.
              -->
          <direct name="a2a" input="mult_36.a" output="mult_36x36_slice.A_cfg">
            <delay_constant max="134e-12" in_port="mult_36.a" out_port="mult_36x36_slice.A_cfg"/>
          </direct>
          <direct name="b2b" input="mult_36.b" output="mult_36x36_slice.B_cfg">
            <delay_constant max="134e-12" in_port="mult_36.b" out_port="mult_36x36_slice.B_cfg"/>
          </direct>
          <direct name="out2out" input="mult_36x36_slice.OUT_cfg" output="mult_36.out">
            <delay_constant max="1.93e-9" in_port="mult_36x36_slice.OUT_cfg" out_port="mult_36.out"/>
          </direct>
        </interconnect>

      </mode>

      <fc default_in_type="frac" default_in_val="0.2" default_out_type="frac" default_out_val="0.10"/>
      <pinlocations pattern="spread"/>

      <!-- Place this multiplier block every 8 columns from (and including) the sixth column -->
      <gridlocations>
        <loc type="col" start="6" repeat="8" priority="2"/>
      </gridlocations>		  
      <power method="sum-of-children"/>
    </pb_type>
    <!-- Define fracturable multiplier end -->

    <!-- Define fracturable memory begin -->
    <!-- 32 Kb Memory that can operate from 512x64 to 32Kx1 for single-port mode and 1024x32 to 32Kx1 for dual-port mode.  
           Area and delay based off Stratix IV 9K and 144K memories (delay from linear interpolation, Tsu(483 ps, 636 ps) Tco(1084ps, 1969ps)).  
           Input delay = 204ps (from Stratix IV LAB line) - 72ps (this architecture does not lump connection box delay in internal delay)
           Output delay = M9K buffer 50ps
		   
		   Area is obtained by appropriately scaling and adjusting the published Stratix III (which is architecturally identical to Stratix IV)
		   data from H. Wong, V. Betz and J. Rose, "Comparing FPGA vs. Custom CMOS and the Impact on Processor Microarchitecture", FPGA 2011.
		   Linearly interpolating (by bit count) between the M9k and M144k areas to obtain an M32k (our RAM size) point yields a 65 nm area of
		   of 0.153 mm^2. Interpolating based on port count between the RAMs would instead yield an area of 0.209 mm^2 for our 32 kB RAM; since 
		   bit count accounts for more area than ports for a RAM this size we choose the bit count interpolation; however, since the port interpolation
		   is not radically different this also gives us confidence that interpolating based on bits is OK, but slightly underpredicts area.
		   Scaling to 40 nm^2 yields .0579 mm^2, and converting to MWTUs at 60 L^2 / MWTU yields 604,000 MWTUs. This includes routing. A Stratix IV
		   M9K RAM is one row high and hence has one routing tile (one horizonal and one vertical routing segment area). An M144k RAM has 8 such tiles.
		   Linearly interpolating on
		   bits to 32 kb yields 2.2 routing tiles incorporated in the area number above. The inter-block routing represents 30% of the area of a logic 
		   tile according to D. Lewis et al, "Architectural Enhancements in Stratix V," FPGA 2013. Hence we should subtract 0.3 * 2.2 * 84,375 MWTUs to
		   obtain a RAM core area (not including inter-block routing) of 548,000 MWTU areas for our 32 kb RAM in a 40 nm process.
      -->
    <pb_type name="memory" height="6" area="548000">
      <input name="addr1" num_pins="15"/>
      <input name="addr2" num_pins="15"/>
      <input name="data" num_pins="64"/>
      <input name="we1" num_pins="1"/>
      <input name="we2" num_pins="1"/>
      <output name="out" num_pins="64"/>
      <clock name="clk" num_pins="1"/>

      <!-- Specify single port mode first -->
      <mode name="mem_512x64_sp">
        <pb_type name="mem_512x64_sp" blif_model=".subckt single_port_ram" class="memory" num_pb="1">
          <input name="addr" num_pins="9" port_class="address"/>
          <input name="data" num_pins="64" port_class="data_in"/>
          <input name="we" num_pins="1" port_class="write_en"/>
          <output name="out" num_pins="64" port_class="data_out"/>
          <clock name="clk" num_pins="1" port_class="clock"/>
          <T_setup value="509e-12" port="mem_512x64_sp.addr" clock="clk"/>
          <T_setup value="509e-12" port="mem_512x64_sp.data" clock="clk"/>
          <T_setup value="509e-12" port="mem_512x64_sp.we" clock="clk"/>
          <T_clock_to_Q max="1.234e-9" port="mem_512x64_sp.out" clock="clk"/>
          <power method="pin-toggle">
            <port name="clk" energy_per_toggle="9.0e-12"/>					
            <static_power power_per_instance="0.0"/>
          </power>
        </pb_type>
        <interconnect>
          <direct name="address1" input="memory.addr1[8:0]" output="mem_512x64_sp.addr">
            <delay_constant max="132e-12" in_port="memory.addr1[8:0]" out_port="mem_512x64_sp.addr"/>
          </direct>
          <direct name="data1" input="memory.data[63:0]" output="mem_512x64_sp.data">
            <delay_constant max="132e-12" in_port="memory.data[63:0]" out_port="mem_512x64_sp.data"/>
          </direct>
          <direct name="writeen1" input="memory.we1" output="mem_512x64_sp.we">
            <delay_constant max="132e-12" in_port="memory.we1" out_port="mem_512x64_sp.we"/>
          </direct>
          <direct name="dataout1" input="mem_512x64_sp.out" output="memory.out[63:0]">
            <delay_constant max="40e-12" in_port="mem_512x64_sp.out" out_port="memory.out[63:0]"/>
          </direct>
          <direct name="clk" input="memory.clk" output="mem_512x64_sp.clk">
          </direct>
        </interconnect>
      </mode>

      <mode name="mem_1024x32_sp">
        <pb_type name="mem_1024x32_sp" blif_model=".subckt single_port_ram" class="memory" num_pb="1">
          <input name="addr" num_pins="10" port_class="address"/>
          <input name="data" num_pins="32" port_class="data_in"/>
          <input name="we" num_pins="1" port_class="write_en"/>
          <output name="out" num_pins="32" port_class="data_out"/>
          <clock name="clk" num_pins="1" port_class="clock"/>
          <T_setup value="509e-12" port="mem_1024x32_sp.addr" clock="clk"/>
          <T_setup value="509e-12" port="mem_1024x32_sp.data" clock="clk"/>
          <T_setup value="509e-12" port="mem_1024x32_sp.we" clock="clk"/>
          <T_clock_to_Q max="1.234e-9" port="mem_1024x32_sp.out" clock="clk"/>
          <power method="pin-toggle">
            <port name="clk" energy_per_toggle="9.0e-12"/>					
            <static_power power_per_instance="0.0"/>
          </power>
        </pb_type>
        <interconnect>
          <direct name="address1" input="memory.addr1[9:0]" output="mem_1024x32_sp.addr">
            <delay_constant max="132e-12" in_port="memory.addr1[9:0]" out_port="mem_1024x32_sp.addr"/>
          </direct>
          <direct name="data1" input="memory.data[31:0]" output="mem_1024x32_sp.data">
            <delay_constant max="132e-12" in_port="memory.data[31:0]" out_port="mem_1024x32_sp.data"/>
          </direct>
          <direct name="writeen1" input="memory.we1" output="mem_1024x32_sp.we">
            <delay_constant max="132e-12" in_port="memory.we1" out_port="mem_1024x32_sp.we"/>
          </direct>
          <direct name="dataout1" input="mem_1024x32_sp.out" output="memory.out[31:0]">
            <delay_constant max="40e-12" in_port="mem_1024x32_sp.out" out_port="memory.out[31:0]"/>
          </direct>
          <direct name="clk" input="memory.clk" output="mem_1024x32_sp.clk">
          </direct>
        </interconnect>
      </mode>


      <mode name="mem_2048x16_sp">
        <pb_type name="mem_2048x16_sp" blif_model=".subckt single_port_ram" class="memory" num_pb="1">
          <input name="addr" num_pins="11" port_class="address"/>
          <input name="data" num_pins="16" port_class="data_in"/>
          <input name="we" num_pins="1" port_class="write_en"/>
          <output name="out" num_pins="16" port_class="data_out"/>
          <clock name="clk" num_pins="1" port_class="clock"/>
          <T_setup value="509e-12" port="mem_2048x16_sp.addr" clock="clk"/>
          <T_setup value="509e-12" port="mem_2048x16_sp.data" clock="clk"/>
          <T_setup value="509e-12" port="mem_2048x16_sp.we" clock="clk"/>
          <T_clock_to_Q max="1.234e-9" port="mem_2048x16_sp.out" clock="clk"/>
          <power method="pin-toggle">
            <port name="clk" energy_per_toggle="9.0e-12"/>					
            <static_power power_per_instance="0.0"/>
          </power>
        </pb_type>
        <interconnect>
          <direct name="address1" input="memory.addr1[10:0]" output="mem_2048x16_sp.addr">
            <delay_constant max="132e-12" in_port="memory.addr1[10:0]" out_port="mem_2048x16_sp.addr"/>
          </direct>
          <direct name="data1" input="memory.data[15:0]" output="mem_2048x16_sp.data">
            <delay_constant max="132e-12" in_port="memory.data[15:0]" out_port="mem_2048x16_sp.data"/>
          </direct>
          <direct name="writeen1" input="memory.we1" output="mem_2048x16_sp.we">
            <delay_constant max="132e-12" in_port="memory.we1" out_port="mem_2048x16_sp.we"/>
          </direct>
          <direct name="dataout1" input="mem_2048x16_sp.out" output="memory.out[15:0]">
            <delay_constant max="40e-12" in_port="mem_2048x16_sp.out" out_port="memory.out[15:0]"/>
          </direct>
          <direct name="clk" input="memory.clk" output="mem_2048x16_sp.clk">
          </direct>
        </interconnect>
      </mode>

      <mode name="mem_4096x8_sp">
        <pb_type name="mem_4096x8_sp" blif_model=".subckt single_port_ram" class="memory" num_pb="1">
          <input name="addr" num_pins="12" port_class="address"/>
          <input name="data" num_pins="8" port_class="data_in"/>
          <input name="we" num_pins="1" port_class="write_en"/>
          <output name="out" num_pins="8" port_class="data_out"/>
          <clock name="clk" num_pins="1" port_class="clock"/>
          <T_setup value="509e-12" port="mem_4096x8_sp.addr" clock="clk"/>
          <T_setup value="509e-12" port="mem_4096x8_sp.data" clock="clk"/>
          <T_setup value="509e-12" port="mem_4096x8_sp.we" clock="clk"/>
          <T_clock_to_Q max="1.234e-9" port="mem_4096x8_sp.out" clock="clk"/>
          <power method="pin-toggle">
            <port name="clk" energy_per_toggle="9.0e-12"/>					
            <static_power power_per_instance="0.0"/>
          </power>
        </pb_type>
        <interconnect>
          <direct name="address1" input="memory.addr1[11:0]" output="mem_4096x8_sp.addr">
            <delay_constant max="132e-12" in_port="memory.addr1[11:0]" out_port="mem_4096x8_sp.addr"/>
          </direct>
          <direct name="data1" input="memory.data[7:0]" output="mem_4096x8_sp.data">
            <delay_constant max="132e-12" in_port="memory.data[7:0]" out_port="mem_4096x8_sp.data"/>
          </direct>
          <direct name="writeen1" input="memory.we1" output="mem_4096x8_sp.we">
            <delay_constant max="132e-12" in_port="memory.we1" out_port="mem_4096x8_sp.we"/>
          </direct>
          <direct name="dataout1" input="mem_4096x8_sp.out" output="memory.out[7:0]">
            <delay_constant max="40e-12" in_port="mem_4096x8_sp.out" out_port="memory.out[7:0]"/>
          </direct>
          <direct name="clk" input="memory.clk" output="mem_4096x8_sp.clk">
          </direct>
        </interconnect>
      </mode>

      <mode name="mem_8192x4_sp">
        <pb_type name="mem_8192x4_sp" blif_model=".subckt single_port_ram" class="memory" num_pb="1">
          <input name="addr" num_pins="13" port_class="address"/>
          <input name="data" num_pins="4" port_class="data_in"/>
          <input name="we" num_pins="1" port_class="write_en"/>
          <output name="out" num_pins="4" port_class="data_out"/>
          <clock name="clk" num_pins="1" port_class="clock"/>
          <T_setup value="509e-12" port="mem_8192x4_sp.addr" clock="clk"/>
          <T_setup value="509e-12" port="mem_8192x4_sp.data" clock="clk"/>
          <T_setup value="509e-12" port="mem_8192x4_sp.we" clock="clk"/>
          <T_clock_to_Q max="1.234e-9" port="mem_8192x4_sp.out" clock="clk"/>
          <power method="pin-toggle">
            <port name="clk" energy_per_toggle="9.0e-12"/>					
            <static_power power_per_instance="0.0"/>
          </power>
        </pb_type>
        <interconnect>
          <direct name="address1" input="memory.addr1[12:0]" output="mem_8192x4_sp.addr">
            <delay_constant max="132e-12" in_port="memory.addr1[12:0]" out_port="mem_8192x4_sp.addr"/>
          </direct>
          <direct name="data1" input="memory.data[3:0]" output="mem_8192x4_sp.data">
            <delay_constant max="132e-12" in_port="memory.data[3:0]" out_port="mem_8192x4_sp.data"/>
          </direct>
          <direct name="writeen1" input="memory.we1" output="mem_8192x4_sp.we">
            <delay_constant max="132e-12" in_port="memory.we1" out_port="mem_8192x4_sp.we"/>
          </direct>
          <direct name="dataout1" input="mem_8192x4_sp.out" output="memory.out[3:0]">
            <delay_constant max="40e-12" in_port="mem_8192x4_sp.out" out_port="memory.out[3:0]"/>
          </direct>
          <direct name="clk" input="memory.clk" output="mem_8192x4_sp.clk">
          </direct>
        </interconnect>
      </mode>

      <mode name="mem_16384x2_sp">
        <pb_type name="mem_16384x2_sp" blif_model=".subckt single_port_ram" class="memory" num_pb="1">
          <input name="addr" num_pins="14" port_class="address"/>
          <input name="data" num_pins="2" port_class="data_in"/>
          <input name="we" num_pins="1" port_class="write_en"/>
          <output name="out" num_pins="2" port_class="data_out"/>
          <clock name="clk" num_pins="1" port_class="clock"/>
          <T_setup value="509e-12" port="mem_16384x2_sp.addr" clock="clk"/>
          <T_setup value="509e-12" port="mem_16384x2_sp.data" clock="clk"/>
          <T_setup value="509e-12" port="mem_16384x2_sp.we" clock="clk"/>
          <T_clock_to_Q max="1.234e-9" port="mem_16384x2_sp.out" clock="clk"/>
          <power method="pin-toggle">
            <port name="clk" energy_per_toggle="9.0e-12"/>					
            <static_power power_per_instance="0.0"/>
          </power>
        </pb_type>
        <interconnect>
          <direct name="address1" input="memory.addr1[13:0]" output="mem_16384x2_sp.addr">
            <delay_constant max="132e-12" in_port="memory.addr1[13:0]" out_port="mem_16384x2_sp.addr"/>
          </direct>
          <direct name="data1" input="memory.data[1:0]" output="mem_16384x2_sp.data">
            <delay_constant max="132e-12" in_port="memory.data[1:0]" out_port="mem_16384x2_sp.data"/>
          </direct>
          <direct name="writeen1" input="memory.we1" output="mem_16384x2_sp.we">
            <delay_constant max="132e-12" in_port="memory.we1" out_port="mem_16384x2_sp.we"/>
          </direct>
          <direct name="dataout1" input="mem_16384x2_sp.out" output="memory.out[1:0]">
            <delay_constant max="40e-12" in_port="mem_16384x2_sp.out" out_port="memory.out[1:0]"/>
          </direct>
          <direct name="clk" input="memory.clk" output="mem_16384x2_sp.clk">
          </direct>
        </interconnect>
      </mode>  

      <mode name="mem_32768x1_sp">
        <pb_type name="mem_32768x1_sp" blif_model=".subckt single_port_ram" class="memory" num_pb="1">
          <input name="addr" num_pins="15" port_class="address"/>
          <input name="data" num_pins="1" port_class="data_in"/>
          <input name="we" num_pins="1" port_class="write_en"/>
          <output name="out" num_pins="1" port_class="data_out"/>
          <clock name="clk" num_pins="1" port_class="clock"/>
          <T_setup value="509e-12" port="mem_32768x1_sp.addr" clock="clk"/>
          <T_setup value="509e-12" port="mem_32768x1_sp.data" clock="clk"/>
          <T_setup value="509e-12" port="mem_32768x1_sp.we" clock="clk"/>
          <T_clock_to_Q max="1.234e-9" port="mem_32768x1_sp.out" clock="clk"/>
          <power method="pin-toggle">
            <port name="clk" energy_per_toggle="9.0e-12"/>					
            <static_power power_per_instance="0.0"/>
          </power>
        </pb_type>
        <interconnect>
          <direct name="address1" input="memory.addr1[14:0]" output="mem_32768x1_sp.addr">
            <delay_constant max="132e-12" in_port="memory.addr1[14:0]" out_port="mem_32768x1_sp.addr"/>
          </direct>
          <direct name="data1" input="memory.data[0:0]" output="mem_32768x1_sp.data">
            <delay_constant max="132e-12" in_port="memory.data[0:0]" out_port="mem_32768x1_sp.data"/>
          </direct>
          <direct name="writeen1" input="memory.we1" output="mem_32768x1_sp.we">
            <delay_constant max="132e-12" in_port="memory.we1" out_port="mem_32768x1_sp.we"/>
          </direct>
          <direct name="dataout1" input="mem_32768x1_sp.out" output="memory.out[0:0]">
            <delay_constant max="40e-12" in_port="mem_32768x1_sp.out" out_port="memory.out[0:0]"/>
          </direct>
          <direct name="clk" input="memory.clk" output="mem_32768x1_sp.clk">
          </direct>
        </interconnect>
      </mode> 

      <!-- Specify true dual port mode next -->
      <mode name="mem_1024x32_dp">
        <pb_type name="mem_1024x32_dp" blif_model=".subckt dual_port_ram" class="memory" num_pb="1">
          <input name="addr1" num_pins="10" port_class="address1"/>
          <input name="addr2" num_pins="10" port_class="address2"/>
          <input name="data1" num_pins="32" port_class="data_in1"/>
          <input name="data2" num_pins="32" port_class="data_in2"/>
          <input name="we1" num_pins="1" port_class="write_en1"/>
          <input name="we2" num_pins="1" port_class="write_en2"/>
          <output name="out1" num_pins="32" port_class="data_out1"/>
          <output name="out2" num_pins="32" port_class="data_out2"/>
          <clock name="clk" num_pins="1" port_class="clock"/>
          <T_setup value="509e-12" port="mem_1024x32_dp.addr1" clock="clk"/>
          <T_setup value="509e-12" port="mem_1024x32_dp.data1" clock="clk"/>
          <T_setup value="509e-12" port="mem_1024x32_dp.we1" clock="clk"/>
          <T_setup value="509e-12" port="mem_1024x32_dp.addr2" clock="clk"/>
          <T_setup value="509e-12" port="mem_1024x32_dp.data2" clock="clk"/>
          <T_setup value="509e-12" port="mem_1024x32_dp.we2" clock="clk"/>
          <T_clock_to_Q max="1.234e-9" port="mem_1024x32_dp.out1" clock="clk"/>
          <T_clock_to_Q max="1.234e-9" port="mem_1024x32_dp.out2" clock="clk"/>
          <power method="pin-toggle">
            <port name="clk" energy_per_toggle="17.9e-12"/>					
            <static_power power_per_instance="0.0"/>
          </power>
        </pb_type>
        <interconnect>
          <direct name="address1" input="memory.addr1[9:0]" output="mem_1024x32_dp.addr1">
            <delay_constant max="132e-12" in_port="memory.addr1[9:0]" out_port="mem_1024x32_dp.addr1"/>
          </direct>
          <direct name="address2" input="memory.addr2[9:0]" output="mem_1024x32_dp.addr2">
            <delay_constant max="132e-12" in_port="memory.addr2[9:0]" out_port="mem_1024x32_dp.addr2"/>
          </direct>
          <direct name="data1" input="memory.data[31:0]" output="mem_1024x32_dp.data1">
            <delay_constant max="132e-12" in_port="memory.data[31:0]" out_port="mem_1024x32_dp.data1"/>
          </direct>
          <direct name="data2" input="memory.data[63:32]" output="mem_1024x32_dp.data2">
            <delay_constant max="132e-12" in_port="memory.data[63:32]" out_port="mem_1024x32_dp.data2"/>
          </direct>
          <direct name="writeen1" input="memory.we1" output="mem_1024x32_dp.we1">
            <delay_constant max="132e-12" in_port="memory.we1" out_port="mem_1024x32_dp.we1"/>
          </direct>
          <direct name="writeen2" input="memory.we2" output="mem_1024x32_dp.we2">
            <delay_constant max="132e-12" in_port="memory.we2" out_port="mem_1024x32_dp.we2"/>
          </direct>
          <direct name="dataout1" input="mem_1024x32_dp.out1" output="memory.out[31:0]">
            <delay_constant max="40e-12" in_port="mem_1024x32_dp.out1" out_port="memory.out[31:0]"/>
          </direct>
          <direct name="dataout2" input="mem_1024x32_dp.out2" output="memory.out[63:32]">
            <delay_constant max="40e-12" in_port="mem_1024x32_dp.out2" out_port="memory.out[63:32]"/>
          </direct>
          <direct name="clk" input="memory.clk" output="mem_1024x32_dp.clk">
          </direct>
        </interconnect>
      </mode>

      <mode name="mem_2048x16_dp">
        <pb_type name="mem_2048x16_dp" blif_model=".subckt dual_port_ram" class="memory" num_pb="1">
          <input name="addr1" num_pins="11" port_class="address1"/>
          <input name="addr2" num_pins="11" port_class="address2"/>
          <input name="data1" num_pins="16" port_class="data_in1"/>
          <input name="data2" num_pins="16" port_class="data_in2"/>
          <input name="we1" num_pins="1" port_class="write_en1"/>
          <input name="we2" num_pins="1" port_class="write_en2"/>
          <output name="out1" num_pins="16" port_class="data_out1"/>
          <output name="out2" num_pins="16" port_class="data_out2"/>
          <clock name="clk" num_pins="1" port_class="clock"/>
          <T_setup value="509e-12" port="mem_2048x16_dp.addr1" clock="clk"/>
          <T_setup value="509e-12" port="mem_2048x16_dp.data1" clock="clk"/>
          <T_setup value="509e-12" port="mem_2048x16_dp.we1" clock="clk"/>
          <T_setup value="509e-12" port="mem_2048x16_dp.addr2" clock="clk"/>
          <T_setup value="509e-12" port="mem_2048x16_dp.data2" clock="clk"/>
          <T_setup value="509e-12" port="mem_2048x16_dp.we2" clock="clk"/>
          <T_clock_to_Q max="1.234e-9" port="mem_2048x16_dp.out1" clock="clk"/>
          <T_clock_to_Q max="1.234e-9" port="mem_2048x16_dp.out2" clock="clk"/>
          <power method="pin-toggle">
            <port name="clk" energy_per_toggle="17.9e-12"/>					
            <static_power power_per_instance="0.0"/>
          </power>
        </pb_type>
        <interconnect>
          <direct name="address1" input="memory.addr1[10:0]" output="mem_2048x16_dp.addr1">
            <delay_constant max="132e-12" in_port="memory.addr1[10:0]" out_port="mem_2048x16_dp.addr1"/>
          </direct>
          <direct name="address2" input="memory.addr2[10:0]" output="mem_2048x16_dp.addr2">
            <delay_constant max="132e-12" in_port="memory.addr2[10:0]" out_port="mem_2048x16_dp.addr2"/>
          </direct>
          <direct name="data1" input="memory.data[15:0]" output="mem_2048x16_dp.data1">
            <delay_constant max="132e-12" in_port="memory.data[15:0]" out_port="mem_2048x16_dp.data1"/>
          </direct>
          <direct name="data2" input="memory.data[31:16]" output="mem_2048x16_dp.data2">
            <delay_constant max="132e-12" in_port="memory.data[31:16]" out_port="mem_2048x16_dp.data2"/>
          </direct>
          <direct name="writeen1" input="memory.we1" output="mem_2048x16_dp.we1">
            <delay_constant max="132e-12" in_port="memory.we1" out_port="mem_2048x16_dp.we1"/>
          </direct>
          <direct name="writeen2" input="memory.we2" output="mem_2048x16_dp.we2">
            <delay_constant max="132e-12" in_port="memory.we2" out_port="mem_2048x16_dp.we2"/>
          </direct>
          <direct name="dataout1" input="mem_2048x16_dp.out1" output="memory.out[15:0]">
            <delay_constant max="40e-12" in_port="mem_2048x16_dp.out1" out_port="memory.out[15:0]"/>
          </direct>
          <direct name="dataout2" input="mem_2048x16_dp.out2" output="memory.out[31:16]">
            <delay_constant max="40e-12" in_port="mem_2048x16_dp.out2" out_port="memory.out[31:16]"/>
          </direct>
          <direct name="clk" input="memory.clk" output="mem_2048x16_dp.clk">
          </direct>
        </interconnect>
      </mode>

      <mode name="mem_2048x8_dp">
        <pb_type name="mem_2048x8_dp" blif_model=".subckt dual_port_ram" class="memory" num_pb="1">
          <input name="addr1" num_pins="12" port_class="address1"/>
          <input name="addr2" num_pins="12" port_class="address2"/>
          <input name="data1" num_pins="8" port_class="data_in1"/>
          <input name="data2" num_pins="8" port_class="data_in2"/>
          <input name="we1" num_pins="1" port_class="write_en1"/>
          <input name="we2" num_pins="1" port_class="write_en2"/>
          <output name="out1" num_pins="8" port_class="data_out1"/>
          <output name="out2" num_pins="8" port_class="data_out2"/>
          <clock name="clk" num_pins="1" port_class="clock"/>
          <T_setup value="509e-12" port="mem_2048x8_dp.addr1" clock="clk"/>
          <T_setup value="509e-12" port="mem_2048x8_dp.data1" clock="clk"/>
          <T_setup value="509e-12" port="mem_2048x8_dp.we1" clock="clk"/>
          <T_setup value="509e-12" port="mem_2048x8_dp.addr2" clock="clk"/>
          <T_setup value="509e-12" port="mem_2048x8_dp.data2" clock="clk"/>
          <T_setup value="509e-12" port="mem_2048x8_dp.we2" clock="clk"/>
          <T_clock_to_Q max="1.234e-9" port="mem_2048x8_dp.out1" clock="clk"/>
          <T_clock_to_Q max="1.234e-9" port="mem_2048x8_dp.out2" clock="clk"/>
          <power method="pin-toggle">
            <port name="clk" energy_per_toggle="17.9e-12"/>					
            <static_power power_per_instance="0.0"/>
          </power>
        </pb_type>
        <interconnect>
          <direct name="address1" input="memory.addr1[11:0]" output="mem_2048x8_dp.addr1">
            <delay_constant max="132e-12" in_port="memory.addr1[11:0]" out_port="mem_2048x8_dp.addr1"/>
          </direct>
          <direct name="address2" input="memory.addr2[11:0]" output="mem_2048x8_dp.addr2">
            <delay_constant max="132e-12" in_port="memory.addr2[11:0]" out_port="mem_2048x8_dp.addr2"/>
          </direct>
          <direct name="data1" input="memory.data[7:0]" output="mem_2048x8_dp.data1">
            <delay_constant max="132e-12" in_port="memory.data[7:0]" out_port="mem_2048x8_dp.data1"/>
          </direct>
          <direct name="data2" input="memory.data[15:8]" output="mem_2048x8_dp.data2">
            <delay_constant max="132e-12" in_port="memory.data[15:8]" out_port="mem_2048x8_dp.data2"/>
          </direct>
          <direct name="writeen1" input="memory.we1" output="mem_2048x8_dp.we1">
            <delay_constant max="132e-12" in_port="memory.we1" out_port="mem_2048x8_dp.we1"/>
          </direct>
          <direct name="writeen2" input="memory.we2" output="mem_2048x8_dp.we2">
            <delay_constant max="132e-12" in_port="memory.we2" out_port="mem_2048x8_dp.we2"/>
          </direct>
          <direct name="dataout1" input="mem_2048x8_dp.out1" output="memory.out[7:0]">
            <delay_constant max="40e-12" in_port="mem_2048x8_dp.out1" out_port="memory.out[7:0]"/>
          </direct>
          <direct name="dataout2" input="mem_2048x8_dp.out2" output="memory.out[15:8]">
            <delay_constant max="40e-12" in_port="mem_2048x8_dp.out2" out_port="memory.out[15:8]"/>
          </direct>
          <direct name="clk" input="memory.clk" output="mem_2048x8_dp.clk">
          </direct>
        </interconnect>
      </mode>
      <mode name="mem_8192x4_dp">
        <pb_type name="mem_8192x4_dp" blif_model=".subckt dual_port_ram" class="memory" num_pb="1">
          <input name="addr1" num_pins="13" port_class="address1"/>
          <input name="addr2" num_pins="13" port_class="address2"/>
          <input name="data1" num_pins="4" port_class="data_in1"/>
          <input name="data2" num_pins="4" port_class="data_in2"/>
          <input name="we1" num_pins="1" port_class="write_en1"/>
          <input name="we2" num_pins="1" port_class="write_en2"/>
          <output name="out1" num_pins="4" port_class="data_out1"/>
          <output name="out2" num_pins="4" port_class="data_out2"/>
          <clock name="clk" num_pins="1" port_class="clock"/>
          <T_setup value="509e-12" port="mem_8192x4_dp.addr1" clock="clk"/>
          <T_setup value="509e-12" port="mem_8192x4_dp.data1" clock="clk"/>
          <T_setup value="509e-12" port="mem_8192x4_dp.we1" clock="clk"/>
          <T_setup value="509e-12" port="mem_8192x4_dp.addr2" clock="clk"/>
          <T_setup value="509e-12" port="mem_8192x4_dp.data2" clock="clk"/>
          <T_setup value="509e-12" port="mem_8192x4_dp.we2" clock="clk"/>
          <T_clock_to_Q max="1.234e-9" port="mem_8192x4_dp.out1" clock="clk"/>
          <T_clock_to_Q max="1.234e-9" port="mem_8192x4_dp.out2" clock="clk"/>
          <power method="pin-toggle">
            <port name="clk" energy_per_toggle="17.9e-12"/>					
            <static_power power_per_instance="0.0"/>
          </power>
        </pb_type>
        <interconnect>
          <direct name="address1" input="memory.addr1[12:0]" output="mem_8192x4_dp.addr1">
            <delay_constant max="132e-12" in_port="memory.addr1[12:0]" out_port="mem_8192x4_dp.addr1"/>
          </direct>
          <direct name="address2" input="memory.addr2[12:0]" output="mem_8192x4_dp.addr2">
            <delay_constant max="132e-12" in_port="memory.addr2[12:0]" out_port="mem_8192x4_dp.addr2"/>
          </direct>
          <direct name="data1" input="memory.data[3:0]" output="mem_8192x4_dp.data1">
            <delay_constant max="132e-12" in_port="memory.data[3:0]" out_port="mem_8192x4_dp.data1"/>
          </direct>
          <direct name="data2" input="memory.data[7:4]" output="mem_8192x4_dp.data2">
            <delay_constant max="132e-12" in_port="memory.data[7:4]" out_port="mem_8192x4_dp.data2"/>
          </direct>
          <direct name="writeen1" input="memory.we1" output="mem_8192x4_dp.we1">
            <delay_constant max="132e-12" in_port="memory.we1" out_port="mem_8192x4_dp.we1"/>
          </direct>
          <direct name="writeen2" input="memory.we2" output="mem_8192x4_dp.we2">
            <delay_constant max="132e-12" in_port="memory.we2" out_port="mem_8192x4_dp.we2"/>
          </direct>
          <direct name="dataout1" input="mem_8192x4_dp.out1" output="memory.out[3:0]">
            <delay_constant max="40e-12" in_port="mem_8192x4_dp.out1" out_port="memory.out[3:0]"/>
          </direct>
          <direct name="dataout2" input="mem_8192x4_dp.out2" output="memory.out[7:4]">
            <delay_constant max="40e-12" in_port="mem_8192x4_dp.out2" out_port="memory.out[7:4]"/>
          </direct>
          <direct name="clk" input="memory.clk" output="mem_8192x4_dp.clk">
          </direct>
        </interconnect>
      </mode>
      <mode name="mem_16384x2_dp">
        <pb_type name="mem_16384x2_dp" blif_model=".subckt dual_port_ram" class="memory" num_pb="1">
          <input name="addr1" num_pins="14" port_class="address1"/>
          <input name="addr2" num_pins="14" port_class="address2"/>
          <input name="data1" num_pins="2" port_class="data_in1"/>
          <input name="data2" num_pins="2" port_class="data_in2"/>
          <input name="we1" num_pins="1" port_class="write_en1"/>
          <input name="we2" num_pins="1" port_class="write_en2"/>
          <output name="out1" num_pins="2" port_class="data_out1"/>
          <output name="out2" num_pins="2" port_class="data_out2"/>
          <clock name="clk" num_pins="1" port_class="clock"/>
          <T_setup value="509e-12" port="mem_16384x2_dp.addr1" clock="clk"/>
          <T_setup value="509e-12" port="mem_16384x2_dp.data1" clock="clk"/>
          <T_setup value="509e-12" port="mem_16384x2_dp.we1" clock="clk"/>
          <T_setup value="509e-12" port="mem_16384x2_dp.addr2" clock="clk"/>
          <T_setup value="509e-12" port="mem_16384x2_dp.data2" clock="clk"/>
          <T_setup value="509e-12" port="mem_16384x2_dp.we2" clock="clk"/>
          <T_clock_to_Q max="1.234e-9" port="mem_16384x2_dp.out1" clock="clk"/>
          <T_clock_to_Q max="1.234e-9" port="mem_16384x2_dp.out2" clock="clk"/>
          <power method="pin-toggle">
            <port name="clk" energy_per_toggle="17.9e-12"/>					
            <static_power power_per_instance="0.0"/>
          </power>
        </pb_type>
        <interconnect>
          <direct name="address1" input="memory.addr1[13:0]" output="mem_16384x2_dp.addr1">
            <delay_constant max="132e-12" in_port="memory.addr1[13:0]" out_port="mem_16384x2_dp.addr1"/>
          </direct>
          <direct name="address2" input="memory.addr2[13:0]" output="mem_16384x2_dp.addr2">
            <delay_constant max="132e-12" in_port="memory.addr2[13:0]" out_port="mem_16384x2_dp.addr2"/>
          </direct>
          <direct name="data1" input="memory.data[1:0]" output="mem_16384x2_dp.data1">
            <delay_constant max="132e-12" in_port="memory.data[1:0]" out_port="mem_16384x2_dp.data1"/>
          </direct>
          <direct name="data2" input="memory.data[3:2]" output="mem_16384x2_dp.data2">
            <delay_constant max="132e-12" in_port="memory.data[3:2]" out_port="mem_16384x2_dp.data2"/>
          </direct>
          <direct name="writeen1" input="memory.we1" output="mem_16384x2_dp.we1">
            <delay_constant max="132e-12" in_port="memory.we1" out_port="mem_16384x2_dp.we1"/>
          </direct>
          <direct name="writeen2" input="memory.we2" output="mem_16384x2_dp.we2">
            <delay_constant max="132e-12" in_port="memory.we2" out_port="mem_16384x2_dp.we2"/>
          </direct>
          <direct name="dataout1" input="mem_16384x2_dp.out1" output="memory.out[1:0]">
            <delay_constant max="40e-12" in_port="mem_16384x2_dp.out1" out_port="memory.out[1:0]"/>
          </direct>
          <direct name="dataout2" input="mem_16384x2_dp.out2" output="memory.out[3:2]">
            <delay_constant max="40e-12" in_port="mem_16384x2_dp.out2" out_port="memory.out[3:2]"/>
          </direct>
          <direct name="clk" input="memory.clk" output="mem_16384x2_dp.clk">
          </direct>
        </interconnect>
      </mode>

      <mode name="mem_32768x1_dp">
        <pb_type name="mem_32768x1_dp" blif_model=".subckt dual_port_ram" class="memory" num_pb="1">
          <input name="addr1" num_pins="15" port_class="address1"/>
          <input name="addr2" num_pins="15" port_class="address2"/>
          <input name="data1" num_pins="1" port_class="data_in1"/>
          <input name="data2" num_pins="1" port_class="data_in2"/>
          <input name="we1" num_pins="1" port_class="write_en1"/>
          <input name="we2" num_pins="1" port_class="write_en2"/>
          <output name="out1" num_pins="1" port_class="data_out1"/>
          <output name="out2" num_pins="1" port_class="data_out2"/>
          <clock name="clk" num_pins="1" port_class="clock"/>
          <T_setup value="509e-12" port="mem_32768x1_dp.addr1" clock="clk"/>
          <T_setup value="509e-12" port="mem_32768x1_dp.data1" clock="clk"/>
          <T_setup value="509e-12" port="mem_32768x1_dp.we1" clock="clk"/>
          <T_setup value="509e-12" port="mem_32768x1_dp.addr2" clock="clk"/>
          <T_setup value="509e-12" port="mem_32768x1_dp.data2" clock="clk"/>
          <T_setup value="509e-12" port="mem_32768x1_dp.we2" clock="clk"/>
          <T_clock_to_Q max="1.234e-9" port="mem_32768x1_dp.out1" clock="clk"/>
          <T_clock_to_Q max="1.234e-9" port="mem_32768x1_dp.out2" clock="clk"/>
          <power method="pin-toggle">
            <port name="clk" energy_per_toggle="17.9e-12"/>					
            <static_power power_per_instance="0.0"/>
          </power>
        </pb_type>
        <interconnect>
          <direct name="address1" input="memory.addr1[14:0]" output="mem_32768x1_dp.addr1">
            <delay_constant max="132e-12" in_port="memory.addr1[14:0]" out_port="mem_32768x1_dp.addr1"/>
          </direct>
          <direct name="address2" input="memory.addr2[14:0]" output="mem_32768x1_dp.addr2">
            <delay_constant max="132e-12" in_port="memory.addr2[14:0]" out_port="mem_32768x1_dp.addr2"/>
          </direct>
          <direct name="data1" input="memory.data[0:0]" output="mem_32768x1_dp.data1">
            <delay_constant max="132e-12" in_port="memory.data[0:0]" out_port="mem_32768x1_dp.data1"/>
          </direct>
          <direct name="data2" input="memory.data[1:1]" output="mem_32768x1_dp.data2">
            <delay_constant max="132e-12" in_port="memory.data[1:1]" out_port="mem_32768x1_dp.data2"/>
          </direct>
          <direct name="writeen1" input="memory.we1" output="mem_32768x1_dp.we1">
            <delay_constant max="132e-12" in_port="memory.we1" out_port="mem_32768x1_dp.we1"/>
          </direct>
          <direct name="writeen2" input="memory.we2" output="mem_32768x1_dp.we2">
            <delay_constant max="132e-12" in_port="memory.we2" out_port="mem_32768x1_dp.we2"/>
          </direct>
          <direct name="dataout1" input="mem_32768x1_dp.out1" output="memory.out[0:0]">
            <delay_constant max="40e-12" in_port="mem_32768x1_dp.out1" out_port="memory.out[0:0]"/>
          </direct>
          <direct name="dataout2" input="mem_32768x1_dp.out2" output="memory.out[1:1]">
            <delay_constant max="40e-12" in_port="mem_32768x1_dp.out2" out_port="memory.out[1:1]"/>
          </direct>
          <direct name="clk" input="memory.clk" output="mem_32768x1_dp.clk">
          </direct>
        </interconnect>
      </mode>

      <!-- Every input pin is driven by 15% of the tracks in a channel, every output pin is driven by 10% of the tracks in a channel -->
      <fc default_in_type="frac" default_in_val="0.2" default_out_type="frac" default_out_val="0.10"/>
      <pinlocations pattern="spread"/>

      <!-- Place this memory block every 8 columns from (and including) the second column -->
      <gridlocations>
        <loc type="col" start="2" repeat="8" priority="2"/>
      </gridlocations>

      <power method="sum-of-children"/>
    </pb_type>
    <!-- Define fracturable memory end -->


    </complexblocklist>
  </architecture>
