\hypertarget{group___r_c_c___a_p_b2___force___release___reset}{}\doxysection{APB2 Force Release Reset}
\label{group___r_c_c___a_p_b2___force___release___reset}\index{APB2 Force Release Reset@{APB2 Force Release Reset}}


Force or release APB2 peripheral reset.  


\doxysubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \mbox{\hyperlink{group___r_c_c___a_p_b2___force___release___reset_ga8788da8c644ad0cc54912baede7d49b4}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+APB2\+\_\+\+FORCE\+\_\+\+RESET}}()~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB2\+RSTR = 0x\+FFFFFFFFU)
\item 
\#define \mbox{\hyperlink{group___r_c_c___a_p_b2___force___release___reset_ga143ff27d8f59a39732efd79539e3765a}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SYSCFG\+\_\+\+FORCE\+\_\+\+RESET}}()~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB2\+RSTR $\vert$= (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga813d42b8d48ae6379c053a44870af49d}{RCC\+\_\+\+APB2\+RSTR\+\_\+\+SYSCFGRST}}))
\item 
\#define \mbox{\hyperlink{group___r_c_c___a_p_b2___force___release___reset_gae1e413d623154942d5bbe89769161ece}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+APB2\+\_\+\+RELEASE\+\_\+\+RESET}}()~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB2\+RSTR = 0x00U)
\item 
\#define \mbox{\hyperlink{group___r_c_c___a_p_b2___force___release___reset_ga56de80d50f5ab276ebdeee16a0e2a31b}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SYSCFG\+\_\+\+RELEASE\+\_\+\+RESET}}()~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB2\+RSTR \&= $\sim$(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga813d42b8d48ae6379c053a44870af49d}{RCC\+\_\+\+APB2\+RSTR\+\_\+\+SYSCFGRST}}))
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
Force or release APB2 peripheral reset. 



\doxysubsection{Macro Definition Documentation}
\mbox{\Hypertarget{group___r_c_c___a_p_b2___force___release___reset_ga8788da8c644ad0cc54912baede7d49b4}\label{group___r_c_c___a_p_b2___force___release___reset_ga8788da8c644ad0cc54912baede7d49b4}} 
\index{APB2 Force Release Reset@{APB2 Force Release Reset}!\_\_HAL\_RCC\_APB2\_FORCE\_RESET@{\_\_HAL\_RCC\_APB2\_FORCE\_RESET}}
\index{\_\_HAL\_RCC\_APB2\_FORCE\_RESET@{\_\_HAL\_RCC\_APB2\_FORCE\_RESET}!APB2 Force Release Reset@{APB2 Force Release Reset}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_APB2\_FORCE\_RESET}{\_\_HAL\_RCC\_APB2\_FORCE\_RESET}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+APB2\+\_\+\+FORCE\+\_\+\+RESET(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB2\+RSTR = 0x\+FFFFFFFFU)}



Definition at line \mbox{\hyperlink{stm32f7xx__hal__rcc_8h_source_l00559}{559}} of file \mbox{\hyperlink{stm32f7xx__hal__rcc_8h_source}{stm32f7xx\+\_\+hal\+\_\+rcc.\+h}}.

\mbox{\Hypertarget{group___r_c_c___a_p_b2___force___release___reset_gae1e413d623154942d5bbe89769161ece}\label{group___r_c_c___a_p_b2___force___release___reset_gae1e413d623154942d5bbe89769161ece}} 
\index{APB2 Force Release Reset@{APB2 Force Release Reset}!\_\_HAL\_RCC\_APB2\_RELEASE\_RESET@{\_\_HAL\_RCC\_APB2\_RELEASE\_RESET}}
\index{\_\_HAL\_RCC\_APB2\_RELEASE\_RESET@{\_\_HAL\_RCC\_APB2\_RELEASE\_RESET}!APB2 Force Release Reset@{APB2 Force Release Reset}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_APB2\_RELEASE\_RESET}{\_\_HAL\_RCC\_APB2\_RELEASE\_RESET}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+APB2\+\_\+\+RELEASE\+\_\+\+RESET(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB2\+RSTR = 0x00U)}



Definition at line \mbox{\hyperlink{stm32f7xx__hal__rcc_8h_source_l00562}{562}} of file \mbox{\hyperlink{stm32f7xx__hal__rcc_8h_source}{stm32f7xx\+\_\+hal\+\_\+rcc.\+h}}.

\mbox{\Hypertarget{group___r_c_c___a_p_b2___force___release___reset_ga143ff27d8f59a39732efd79539e3765a}\label{group___r_c_c___a_p_b2___force___release___reset_ga143ff27d8f59a39732efd79539e3765a}} 
\index{APB2 Force Release Reset@{APB2 Force Release Reset}!\_\_HAL\_RCC\_SYSCFG\_FORCE\_RESET@{\_\_HAL\_RCC\_SYSCFG\_FORCE\_RESET}}
\index{\_\_HAL\_RCC\_SYSCFG\_FORCE\_RESET@{\_\_HAL\_RCC\_SYSCFG\_FORCE\_RESET}!APB2 Force Release Reset@{APB2 Force Release Reset}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_SYSCFG\_FORCE\_RESET}{\_\_HAL\_RCC\_SYSCFG\_FORCE\_RESET}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SYSCFG\+\_\+\+FORCE\+\_\+\+RESET(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB2\+RSTR $\vert$= (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga813d42b8d48ae6379c053a44870af49d}{RCC\+\_\+\+APB2\+RSTR\+\_\+\+SYSCFGRST}}))}



Definition at line \mbox{\hyperlink{stm32f7xx__hal__rcc_8h_source_l00560}{560}} of file \mbox{\hyperlink{stm32f7xx__hal__rcc_8h_source}{stm32f7xx\+\_\+hal\+\_\+rcc.\+h}}.

\mbox{\Hypertarget{group___r_c_c___a_p_b2___force___release___reset_ga56de80d50f5ab276ebdeee16a0e2a31b}\label{group___r_c_c___a_p_b2___force___release___reset_ga56de80d50f5ab276ebdeee16a0e2a31b}} 
\index{APB2 Force Release Reset@{APB2 Force Release Reset}!\_\_HAL\_RCC\_SYSCFG\_RELEASE\_RESET@{\_\_HAL\_RCC\_SYSCFG\_RELEASE\_RESET}}
\index{\_\_HAL\_RCC\_SYSCFG\_RELEASE\_RESET@{\_\_HAL\_RCC\_SYSCFG\_RELEASE\_RESET}!APB2 Force Release Reset@{APB2 Force Release Reset}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_SYSCFG\_RELEASE\_RESET}{\_\_HAL\_RCC\_SYSCFG\_RELEASE\_RESET}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SYSCFG\+\_\+\+RELEASE\+\_\+\+RESET(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB2\+RSTR \&= $\sim$(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga813d42b8d48ae6379c053a44870af49d}{RCC\+\_\+\+APB2\+RSTR\+\_\+\+SYSCFGRST}}))}



Definition at line \mbox{\hyperlink{stm32f7xx__hal__rcc_8h_source_l00563}{563}} of file \mbox{\hyperlink{stm32f7xx__hal__rcc_8h_source}{stm32f7xx\+\_\+hal\+\_\+rcc.\+h}}.

