$date
	Sun Oct 23 04:20:06 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#976823
b11000 !
1"
#976826
b11000 &
b11000 %
1$
#976827
0"
#976830
b1100 &
b1100 %
#976834
b110 &
b110 %
#976838
b11 &
b11 %
#976842
b1010 &
b1010 %
#976846
b101 &
b101 %
#976850
b10000 &
b10000 %
#976854
b1000 &
b1000 %
#976858
b100 &
b100 %
#976862
b10 &
b10 %
#976866
b1 &
b1 %
1#
#976870
b0 &
0#
b0 %
0$
#1937539
b1100 !
1"
#1937542
b1100 &
b1100 %
1$
#1937543
0"
#1937546
b110 &
b110 %
#1937550
b11 &
b11 %
#1937554
b1010 &
b1010 %
#1937558
b101 &
b101 %
#1937562
b10000 &
b10000 %
#1937566
b1000 &
b1000 %
#1937570
b100 &
b100 %
#1937574
b10 &
b10 %
#1937578
b1 &
b1 %
1#
#1937582
b0 &
0#
b0 %
0$
#2955981
b10111 !
1"
#2955982
b10111 &
b10111 %
1$
#2955983
0"
#2955986
b1000110 &
b1000110 %
#2955990
b100011 &
b100011 %
#2955994
b1101010 &
b1101010 %
#2955998
b110101 &
b110101 %
#2956002
b10100000 &
b10100000 %
#2956006
b1010000 &
b1010000 %
#2956010
b101000 &
b101000 %
#2956014
b10100 &
b10100 %
#2956018
b1010 &
b1010 %
#2956022
b101 &
b101 %
#2956026
b10000 &
b10000 %
#2956030
b1000 &
b1000 %
#2956034
b100 &
b100 %
#2956038
b10 &
b10 %
#2956042
b1 &
b1 %
1#
#2956046
b0 &
0#
b0 %
0$
#4500012
