
---------- Begin Simulation Statistics ----------
final_tick                                59688452500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 161695                       # Simulator instruction rate (inst/s)
host_mem_usage                                4481056                       # Number of bytes of host memory used
host_op_rate                                   327742                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    94.87                       # Real time elapsed on the host
host_tick_rate                              629132190                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    15340672                       # Number of instructions simulated
sim_ops                                      31094319                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.059688                       # Number of seconds simulated
sim_ticks                                 59688452500                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect               92                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted              289                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups             56                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses              56                       # Number of indirect misses.
system.cpu0.branchPred.lookups                    289                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted           38                       # Number of mispredicted indirect branches.
system.cpu0.committedInsts                   10000000                       # Number of instructions committed
system.cpu0.committedOps                     20977542                       # Number of ops (including micro ops) committed
system.cpu0.cpi                             11.937691                       # CPI: cycles per instruction
system.cpu0.discardedOps                      5681474                       # Number of ops (including micro ops) which were discarded before commit
system.cpu0.dtb.rdAccesses                    2458438                       # TLB accesses on read requests
system.cpu0.dtb.rdMisses                        35055                       # TLB misses on read requests
system.cpu0.dtb.wrAccesses                    1493518                       # TLB accesses on write requests
system.cpu0.dtb.wrMisses                          535                       # TLB misses on write requests
system.cpu0.fetch2.amo_instructions                 0                       # Number of memory atomic instructions successfully decoded
system.cpu0.fetch2.fp_instructions                  0                       # Number of floating point instructions successfully decoded
system.cpu0.fetch2.int_instructions                28                       # Number of integer instructions successfully decoded
system.cpu0.fetch2.load_instructions                0                       # Number of memory load instructions successfully decoded
system.cpu0.fetch2.store_instructions               0                       # Number of memory store instructions successfully decoded
system.cpu0.fetch2.vec_instructions                 0                       # Number of SIMD instructions successfully decoded
system.cpu0.idleCycles                       78758670                       # Total number of cycles that the object has spent stopped
system.cpu0.ipc                              0.083768                       # IPC: instructions per cycle
system.cpu0.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu0.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu0.itb.wrAccesses                    5338598                       # TLB accesses on write requests
system.cpu0.itb.wrMisses                          614                       # TLB misses on write requests
system.cpu0.numCycles                       119376905                       # number of cpu cycles simulated
system.cpu0.numFetchSuspends                        0                       # Number of times Execute suspended instruction fetching
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.op_class_0::No_OpClass             692868      3.30%      3.30% # Class of committed instruction
system.cpu0.op_class_0::IntAlu               16308207     77.74%     81.04% # Class of committed instruction
system.cpu0.op_class_0::IntMult                  2368      0.01%     81.06% # Class of committed instruction
system.cpu0.op_class_0::IntDiv                 162889      0.78%     81.83% # Class of committed instruction
system.cpu0.op_class_0::FloatAdd                25090      0.12%     81.95% # Class of committed instruction
system.cpu0.op_class_0::FloatCmp                    0      0.00%     81.95% # Class of committed instruction
system.cpu0.op_class_0::FloatCvt                 2096      0.01%     81.96% # Class of committed instruction
system.cpu0.op_class_0::FloatMult                   0      0.00%     81.96% # Class of committed instruction
system.cpu0.op_class_0::FloatMultAcc                0      0.00%     81.96% # Class of committed instruction
system.cpu0.op_class_0::FloatDiv                    0      0.00%     81.96% # Class of committed instruction
system.cpu0.op_class_0::FloatMisc                   0      0.00%     81.96% # Class of committed instruction
system.cpu0.op_class_0::FloatSqrt                   0      0.00%     81.96% # Class of committed instruction
system.cpu0.op_class_0::SimdAdd                 24906      0.12%     82.08% # Class of committed instruction
system.cpu0.op_class_0::SimdAddAcc                  0      0.00%     82.08% # Class of committed instruction
system.cpu0.op_class_0::SimdAlu                 86613      0.41%     82.49% # Class of committed instruction
system.cpu0.op_class_0::SimdCmp                  6936      0.03%     82.53% # Class of committed instruction
system.cpu0.op_class_0::SimdCvt                 95642      0.46%     82.98% # Class of committed instruction
system.cpu0.op_class_0::SimdMisc                89955      0.43%     83.41% # Class of committed instruction
system.cpu0.op_class_0::SimdMult                    0      0.00%     83.41% # Class of committed instruction
system.cpu0.op_class_0::SimdMultAcc                 0      0.00%     83.41% # Class of committed instruction
system.cpu0.op_class_0::SimdShift                6163      0.03%     83.44% # Class of committed instruction
system.cpu0.op_class_0::SimdShiftAcc                0      0.00%     83.44% # Class of committed instruction
system.cpu0.op_class_0::SimdDiv                     0      0.00%     83.44% # Class of committed instruction
system.cpu0.op_class_0::SimdSqrt                    0      0.00%     83.44% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatAdd             1714      0.01%     83.45% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatAlu                0      0.00%     83.45% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatCmp                0      0.00%     83.45% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatCvt             8287      0.04%     83.49% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatDiv                0      0.00%     83.49% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatMisc               0      0.00%     83.49% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatMult              82      0.00%     83.49% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatMultAcc            0      0.00%     83.49% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatSqrt               0      0.00%     83.49% # Class of committed instruction
system.cpu0.op_class_0::SimdReduceAdd               0      0.00%     83.49% # Class of committed instruction
system.cpu0.op_class_0::SimdReduceAlu               0      0.00%     83.49% # Class of committed instruction
system.cpu0.op_class_0::SimdReduceCmp               0      0.00%     83.49% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatReduceAdd            0      0.00%     83.49% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatReduceCmp            0      0.00%     83.49% # Class of committed instruction
system.cpu0.op_class_0::SimdAes                     0      0.00%     83.49% # Class of committed instruction
system.cpu0.op_class_0::SimdAesMix                  0      0.00%     83.49% # Class of committed instruction
system.cpu0.op_class_0::SimdSha1Hash                0      0.00%     83.49% # Class of committed instruction
system.cpu0.op_class_0::SimdSha1Hash2               0      0.00%     83.49% # Class of committed instruction
system.cpu0.op_class_0::SimdSha256Hash              0      0.00%     83.49% # Class of committed instruction
system.cpu0.op_class_0::SimdSha256Hash2             0      0.00%     83.49% # Class of committed instruction
system.cpu0.op_class_0::SimdShaSigma2               0      0.00%     83.49% # Class of committed instruction
system.cpu0.op_class_0::SimdShaSigma3               0      0.00%     83.49% # Class of committed instruction
system.cpu0.op_class_0::SimdPredAlu                 0      0.00%     83.49% # Class of committed instruction
system.cpu0.op_class_0::MemRead               1890985      9.01%     92.50% # Class of committed instruction
system.cpu0.op_class_0::MemWrite              1365189      6.51%     99.01% # Class of committed instruction
system.cpu0.op_class_0::FloatMemRead           156640      0.75%     99.76% # Class of committed instruction
system.cpu0.op_class_0::FloatMemWrite           50912      0.24%    100.00% # Class of committed instruction
system.cpu0.op_class_0::IprAccess                   0      0.00%    100.00% # Class of committed instruction
system.cpu0.op_class_0::InstPrefetch                0      0.00%    100.00% # Class of committed instruction
system.cpu0.op_class_0::total                20977542                       # Class of committed instruction
system.cpu0.tickCycles                       40618235                       # Number of cycles that the object actually ticked
system.cpu0.workload.numSyscalls                   92                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect               30                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted               68                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups             21                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses              21                       # Number of indirect misses.
system.cpu1.branchPred.lookups                     68                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted           12                       # Number of mispredicted indirect branches.
system.cpu1.committedInsts                    5340672                       # Number of instructions committed
system.cpu1.committedOps                     10116777                       # Number of ops (including micro ops) committed
system.cpu1.cpi                             22.352413                       # CPI: cycles per instruction
system.cpu1.discardedOps                      3362052                       # Number of ops (including micro ops) which were discarded before commit
system.cpu1.dtb.rdAccesses                     837778                       # TLB accesses on read requests
system.cpu1.dtb.rdMisses                         2026                       # TLB misses on read requests
system.cpu1.dtb.wrAccesses                    5168534                       # TLB accesses on write requests
system.cpu1.dtb.wrMisses                        19744                       # TLB misses on write requests
system.cpu1.fetch2.amo_instructions                 0                       # Number of memory atomic instructions successfully decoded
system.cpu1.fetch2.fp_instructions                  0                       # Number of floating point instructions successfully decoded
system.cpu1.fetch2.int_instructions                 8                       # Number of integer instructions successfully decoded
system.cpu1.fetch2.load_instructions                0                       # Number of memory load instructions successfully decoded
system.cpu1.fetch2.store_instructions               0                       # Number of memory store instructions successfully decoded
system.cpu1.fetch2.vec_instructions                 0                       # Number of SIMD instructions successfully decoded
system.cpu1.idleCycles                      102451622                       # Total number of cycles that the object has spent stopped
system.cpu1.ipc                              0.044738                       # IPC: instructions per cycle
system.cpu1.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu1.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu1.itb.wrAccesses                    2121478                       # TLB accesses on write requests
system.cpu1.itb.wrMisses                          185                       # TLB misses on write requests
system.cpu1.numCycles                       119376905                       # number of cpu cycles simulated
system.cpu1.numFetchSuspends                        0                       # Number of times Execute suspended instruction fetching
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.op_class_0::No_OpClass               2098      0.02%      0.02% # Class of committed instruction
system.cpu1.op_class_0::IntAlu                4740902     46.86%     46.88% # Class of committed instruction
system.cpu1.op_class_0::IntMult                   641      0.01%     46.89% # Class of committed instruction
system.cpu1.op_class_0::IntDiv                   1317      0.01%     46.90% # Class of committed instruction
system.cpu1.op_class_0::FloatAdd                  189      0.00%     46.90% # Class of committed instruction
system.cpu1.op_class_0::FloatCmp                    0      0.00%     46.90% # Class of committed instruction
system.cpu1.op_class_0::FloatCvt                   96      0.00%     46.90% # Class of committed instruction
system.cpu1.op_class_0::FloatMult                   0      0.00%     46.90% # Class of committed instruction
system.cpu1.op_class_0::FloatMultAcc                0      0.00%     46.90% # Class of committed instruction
system.cpu1.op_class_0::FloatDiv                    0      0.00%     46.90% # Class of committed instruction
system.cpu1.op_class_0::FloatMisc                   0      0.00%     46.90% # Class of committed instruction
system.cpu1.op_class_0::FloatSqrt                   0      0.00%     46.90% # Class of committed instruction
system.cpu1.op_class_0::SimdAdd                   916      0.01%     46.91% # Class of committed instruction
system.cpu1.op_class_0::SimdAddAcc                  0      0.00%     46.91% # Class of committed instruction
system.cpu1.op_class_0::SimdAlu                   943      0.01%     46.92% # Class of committed instruction
system.cpu1.op_class_0::SimdCmp                     0      0.00%     46.92% # Class of committed instruction
system.cpu1.op_class_0::SimdCvt                  1230      0.01%     46.94% # Class of committed instruction
system.cpu1.op_class_0::SimdMisc                  843      0.01%     46.94% # Class of committed instruction
system.cpu1.op_class_0::SimdMult                    0      0.00%     46.94% # Class of committed instruction
system.cpu1.op_class_0::SimdMultAcc                 0      0.00%     46.94% # Class of committed instruction
system.cpu1.op_class_0::SimdShift                 388      0.00%     46.95% # Class of committed instruction
system.cpu1.op_class_0::SimdShiftAcc                0      0.00%     46.95% # Class of committed instruction
system.cpu1.op_class_0::SimdDiv                     0      0.00%     46.95% # Class of committed instruction
system.cpu1.op_class_0::SimdSqrt                    0      0.00%     46.95% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatAdd                0      0.00%     46.95% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatAlu                0      0.00%     46.95% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatCmp                0      0.00%     46.95% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatCvt                0      0.00%     46.95% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatDiv                0      0.00%     46.95% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatMisc               0      0.00%     46.95% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatMult               0      0.00%     46.95% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatMultAcc            0      0.00%     46.95% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatSqrt               0      0.00%     46.95% # Class of committed instruction
system.cpu1.op_class_0::SimdReduceAdd               0      0.00%     46.95% # Class of committed instruction
system.cpu1.op_class_0::SimdReduceAlu               0      0.00%     46.95% # Class of committed instruction
system.cpu1.op_class_0::SimdReduceCmp               0      0.00%     46.95% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatReduceAdd            0      0.00%     46.95% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatReduceCmp            0      0.00%     46.95% # Class of committed instruction
system.cpu1.op_class_0::SimdAes                     0      0.00%     46.95% # Class of committed instruction
system.cpu1.op_class_0::SimdAesMix                  0      0.00%     46.95% # Class of committed instruction
system.cpu1.op_class_0::SimdSha1Hash                0      0.00%     46.95% # Class of committed instruction
system.cpu1.op_class_0::SimdSha1Hash2               0      0.00%     46.95% # Class of committed instruction
system.cpu1.op_class_0::SimdSha256Hash              0      0.00%     46.95% # Class of committed instruction
system.cpu1.op_class_0::SimdSha256Hash2             0      0.00%     46.95% # Class of committed instruction
system.cpu1.op_class_0::SimdShaSigma2               0      0.00%     46.95% # Class of committed instruction
system.cpu1.op_class_0::SimdShaSigma3               0      0.00%     46.95% # Class of committed instruction
system.cpu1.op_class_0::SimdPredAlu                 0      0.00%     46.95% # Class of committed instruction
system.cpu1.op_class_0::MemRead                199681      1.97%     48.92% # Class of committed instruction
system.cpu1.op_class_0::MemWrite               133412      1.32%     50.24% # Class of committed instruction
system.cpu1.op_class_0::FloatMemRead             1610      0.02%     50.26% # Class of committed instruction
system.cpu1.op_class_0::FloatMemWrite         5032511     49.74%    100.00% # Class of committed instruction
system.cpu1.op_class_0::IprAccess                   0      0.00%    100.00% # Class of committed instruction
system.cpu1.op_class_0::InstPrefetch                0      0.00%    100.00% # Class of committed instruction
system.cpu1.op_class_0::total                10116777                       # Class of committed instruction
system.cpu1.tickCycles                       16925283                       # Number of cycles that the object actually ticked
system.cpu1.workload.numSyscalls                   30                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      1071425                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       2143891                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      2174896                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         7763                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      4349858                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           7763                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp             413316                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       664732                       # Transaction distribution
system.membus.trans_dist::CleanEvict           406693                       # Transaction distribution
system.membus.trans_dist::ReadExReq            659150                       # Transaction distribution
system.membus.trans_dist::ReadExResp           659150                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        413316                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      3216357                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total      3216357                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                3216357                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    111180672                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total    111180672                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               111180672                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           1072466                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 1072466    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             1072466                       # Request fanout histogram
system.membus.reqLayer4.occupancy          5168243000                       # Layer occupancy (ticks)
system.membus.reqLayer4.utilization               8.7                       # Layer utilization (%)
system.membus.respLayer1.occupancy         5718522500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              9.6                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  59688452500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu0.icache.demand_hits::.cpu0.inst      4211088                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         4211088                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst      4211088                       # number of overall hits
system.cpu0.icache.overall_hits::total        4211088                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst      1127351                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total       1127351                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst      1127351                       # number of overall misses
system.cpu0.icache.overall_misses::total      1127351                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst  38901237000                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total  38901237000                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst  38901237000                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total  38901237000                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst      5338439                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      5338439                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst      5338439                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      5338439                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.211176                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.211176                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.211176                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.211176                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 34506.765861                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 34506.765861                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 34506.765861                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 34506.765861                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks      1127334                       # number of writebacks
system.cpu0.icache.writebacks::total          1127334                       # number of writebacks
system.cpu0.icache.demand_mshr_misses::.cpu0.inst      1127351                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total      1127351                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst      1127351                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total      1127351                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst  37773887000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total  37773887000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst  37773887000                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total  37773887000                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.211176                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.211176                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.211176                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.211176                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 33506.766748                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 33506.766748                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 33506.766748                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 33506.766748                       # average overall mshr miss latency
system.cpu0.icache.replacements               1127334                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst      4211088                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        4211088                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst      1127351                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total      1127351                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst  38901237000                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total  38901237000                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst      5338439                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      5338439                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.211176                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.211176                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 34506.765861                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 34506.765861                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst      1127351                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total      1127351                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst  37773887000                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total  37773887000                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.211176                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.211176                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 33506.766748                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 33506.766748                       # average ReadReq mshr miss latency
system.cpu0.icache.power_state.pwrStateResidencyTicks::UNDEFINED  59688452500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           15.999769                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs            5338438                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs          1127350                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             4.735387                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            87500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    15.999769                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999986                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999986                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses         43834862                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses        43834862                       # Number of data accesses
system.cpu0.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  59688452500                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  59688452500                       # Cumulative time (in ticks) in various power states
system.cpu0.interrupts.clk_domain.clock          8000                       # Clock period in ticks
system.cpu0.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.itb_walker_cache.replacements            0                       # number of replacements
system.cpu0.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  59688452500                       # Cumulative time (in ticks) in various power states
system.cpu0.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu0.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu0.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu0.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu0.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu0.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu0.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu0.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  59688452500                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu0.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  59688452500                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu0.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu0.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu0.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu0.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  59688452500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data      3327042                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         3327042                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data      3328000                       # number of overall hits
system.cpu0.dcache.overall_hits::total        3328000                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data       461215                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        461215                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data       462311                       # number of overall misses
system.cpu0.dcache.overall_misses::total       462311                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data  17310932000                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  17310932000                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data  17310932000                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  17310932000                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data      3788257                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      3788257                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data      3790311                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      3790311                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.121749                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.121749                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.121972                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.121972                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 37533.323938                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 37533.323938                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 37444.343743                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 37444.343743                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            1                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                1                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs            1                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks       178887                       # number of writebacks
system.cpu0.dcache.writebacks::total           178887                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data        75751                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        75751                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data        75751                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        75751                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data       385464                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total       385464                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data       386502                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total       386502                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data  14153438000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total  14153438000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data  14233746000                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total  14233746000                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.101752                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.101752                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.101971                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.101971                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 36717.924372                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 36717.924372                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 36827.095332                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 36827.095332                       # average overall mshr miss latency
system.cpu0.dcache.replacements                386486                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data      2073486                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        2073486                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data       297670                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       297670                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data  11493744500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  11493744500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data      2371156                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      2371156                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.125538                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.125538                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 38612.371082                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 38612.371082                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data        13035                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        13035                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data       284635                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total       284635                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data  10806711500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total  10806711500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.120041                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.120041                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 37966.910253                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 37966.910253                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data      1253556                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       1253556                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data       163545                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total       163545                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data   5817187500                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total   5817187500                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data      1417101                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      1417101                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.115408                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.115408                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 35569.338714                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 35569.338714                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data        62716                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total        62716                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data       100829                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total       100829                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data   3346726500                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total   3346726500                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.071152                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.071152                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 33192.102471                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 33192.102471                       # average WriteReq mshr miss latency
system.cpu0.dcache.SoftPFReq_hits::.cpu0.data          958                       # number of SoftPFReq hits
system.cpu0.dcache.SoftPFReq_hits::total          958                       # number of SoftPFReq hits
system.cpu0.dcache.SoftPFReq_misses::.cpu0.data         1096                       # number of SoftPFReq misses
system.cpu0.dcache.SoftPFReq_misses::total         1096                       # number of SoftPFReq misses
system.cpu0.dcache.SoftPFReq_accesses::.cpu0.data         2054                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_accesses::total         2054                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_miss_rate::.cpu0.data     0.533593                       # miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_miss_rate::total     0.533593                       # miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_mshr_misses::.cpu0.data         1038                       # number of SoftPFReq MSHR misses
system.cpu0.dcache.SoftPFReq_mshr_misses::total         1038                       # number of SoftPFReq MSHR misses
system.cpu0.dcache.SoftPFReq_mshr_miss_latency::.cpu0.data     80308000                       # number of SoftPFReq MSHR miss cycles
system.cpu0.dcache.SoftPFReq_mshr_miss_latency::total     80308000                       # number of SoftPFReq MSHR miss cycles
system.cpu0.dcache.SoftPFReq_mshr_miss_rate::.cpu0.data     0.505355                       # mshr miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_mshr_miss_rate::total     0.505355                       # mshr miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu0.data 77368.015414                       # average SoftPFReq mshr miss latency
system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::total 77368.015414                       # average SoftPFReq mshr miss latency
system.cpu0.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  59688452500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           15.999783                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs            3714502                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs           386502                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs             9.610563                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           178500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    15.999783                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999986                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999986                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses         30708990                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses        30708990                       # Number of data accesses
system.cpu0.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  59688452500                       # Cumulative time (in ticks) in various power states
system.cpu0.power_state.pwrStateResidencyTicks::ON  59688452500                       # Cumulative time (in ticks) in various power states
system.cpu0.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  59688452500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst      2112540                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         2112540                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst      2112540                       # number of overall hits
system.cpu1.icache.overall_hits::total        2112540                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst         8895                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total          8895                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst         8895                       # number of overall misses
system.cpu1.icache.overall_misses::total         8895                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst    228244500                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    228244500                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst    228244500                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    228244500                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst      2121435                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      2121435                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst      2121435                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      2121435                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.004193                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.004193                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.004193                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.004193                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 25659.865093                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 25659.865093                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 25659.865093                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 25659.865093                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks         8879                       # number of writebacks
system.cpu1.icache.writebacks::total             8879                       # number of writebacks
system.cpu1.icache.demand_mshr_misses::.cpu1.inst         8895                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total         8895                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst         8895                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total         8895                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst    219349500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    219349500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst    219349500                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    219349500                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.004193                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.004193                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.004193                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.004193                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 24659.865093                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 24659.865093                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 24659.865093                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 24659.865093                       # average overall mshr miss latency
system.cpu1.icache.replacements                  8879                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst      2112540                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        2112540                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst         8895                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total         8895                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst    228244500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    228244500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst      2121435                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      2121435                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.004193                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.004193                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 25659.865093                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 25659.865093                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst         8895                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total         8895                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst    219349500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    219349500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.004193                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.004193                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 24659.865093                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 24659.865093                       # average ReadReq mshr miss latency
system.cpu1.icache.power_state.pwrStateResidencyTicks::UNDEFINED  59688452500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           15.999757                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs            2121435                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs             8895                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           238.497470                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle            92500                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    15.999757                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.999985                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999985                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4           16                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         16980375                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        16980375                       # Number of data accesses
system.cpu1.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  59688452500                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  59688452500                       # Cumulative time (in ticks) in various power states
system.cpu1.interrupts.clk_domain.clock          8000                       # Clock period in ticks
system.cpu1.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.itb_walker_cache.replacements            0                       # number of replacements
system.cpu1.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  59688452500                       # Cumulative time (in ticks) in various power states
system.cpu1.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu1.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu1.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu1.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu1.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu1.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu1.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu1.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  59688452500                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu1.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  59688452500                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu1.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu1.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu1.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu1.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  59688452500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data      4705338                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         4705338                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data      4705338                       # number of overall hits
system.cpu1.dcache.overall_hits::total        4705338                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      1286000                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       1286000                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      1286000                       # number of overall misses
system.cpu1.dcache.overall_misses::total      1286000                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 106807948000                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 106807948000                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 106807948000                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 106807948000                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data      5991338                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      5991338                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data      5991338                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      5991338                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.214643                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.214643                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.214643                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.214643                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 83054.391913                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 83054.391913                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 83054.391913                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 83054.391913                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks       638154                       # number of writebacks
system.cpu1.dcache.writebacks::total           638154                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data       633786                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total       633786                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data       633786                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total       633786                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data       652214                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total       652214                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data       652214                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total       652214                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data  52927893500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  52927893500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data  52927893500                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  52927893500                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.108859                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.108859                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.108859                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.108859                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 81151.115278                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 81151.115278                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 81151.115278                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 81151.115278                       # average overall mshr miss latency
system.cpu1.dcache.replacements                652197                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data       818839                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total         818839                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data        16401                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        16401                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data    414820000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total    414820000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data       835240                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total       835240                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.019636                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.019636                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 25292.360222                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 25292.360222                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data          304                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total          304                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data        16097                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        16097                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data    384828000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total    384828000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.019272                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.019272                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 23906.814934                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 23906.814934                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      3886499                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       3886499                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data      1269599                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      1269599                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data 106393128000                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 106393128000                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      5156098                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      5156098                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.246233                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.246233                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 83800.576402                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 83800.576402                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data       633482                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total       633482                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data       636117                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       636117                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data  52543065500                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  52543065500                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.123372                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.123372                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 82599.687636                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 82599.687636                       # average WriteReq mshr miss latency
system.cpu1.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  59688452500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           15.999774                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs            5357551                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs           652213                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs             8.214419                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle           190500                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    15.999774                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.999986                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.999986                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0           15                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         48582917                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        48582917                       # Number of data accesses
system.cpu1.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  59688452500                       # Cumulative time (in ticks) in various power states
system.cpu1.power_state.pwrStateResidencyTicks::ON  59688452500                       # Cumulative time (in ticks) in various power states
system.cpu1.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  59688452500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst              805199                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data              271295                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst                7369                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data               18632                       # number of demand (read+write) hits
system.l2.demand_hits::total                  1102495                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst             805199                       # number of overall hits
system.l2.overall_hits::.cpu0.data             271295                       # number of overall hits
system.l2.overall_hits::.cpu1.inst               7369                       # number of overall hits
system.l2.overall_hits::.cpu1.data              18632                       # number of overall hits
system.l2.overall_hits::total                 1102495                       # number of overall hits
system.l2.demand_misses::.cpu0.inst            322152                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data            115207                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              1526                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data            633582                       # number of demand (read+write) misses
system.l2.demand_misses::total                1072467                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst           322152                       # number of overall misses
system.l2.overall_misses::.cpu0.data           115207                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             1526                       # number of overall misses
system.l2.overall_misses::.cpu1.data           633582                       # number of overall misses
system.l2.overall_misses::total               1072467                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst  27431506000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data  10746459500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    124433500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data  51665013500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      89967412500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst  27431506000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data  10746459500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    124433500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data  51665013500                       # number of overall miss cycles
system.l2.overall_miss_latency::total     89967412500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst         1127351                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data          386502                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst            8895                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data          652214                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              2174962                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst        1127351                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data         386502                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst           8895                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data         652214                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             2174962                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.285760                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.298076                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.171557                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.971433                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.493097                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.285760                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.298076                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.171557                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.971433                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.493097                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 85150.817006                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 93279.570686                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 81542.267366                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 81544.320230                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 83888.280479                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 85150.817006                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 93279.570686                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 81542.267366                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 81544.320230                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 83888.280479                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              664732                       # number of writebacks
system.l2.writebacks::total                    664732                       # number of writebacks
system.l2.demand_mshr_misses::.cpu0.inst       322152                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data       115207                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         1526                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data       633582                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           1072467                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst       322152                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data       115207                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         1526                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data       633582                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          1072467                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst  24209986000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data   9594389500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    109173500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data  45329203500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  79242752500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst  24209986000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data   9594389500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    109173500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data  45329203500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  79242752500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.285760                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.298076                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.171557                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.971433                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.493097                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.285760                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.298076                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.171557                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.971433                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.493097                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 75150.817006                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 83279.570686                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 71542.267366                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 71544.336013                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 73888.289803                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 75150.817006                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 83279.570686                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 71542.267366                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 71544.336013                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 73888.289803                       # average overall mshr miss latency
system.l2.replacements                        1072852                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       817041                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           817041                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       817041                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       817041                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks      1136213                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total          1136213                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks      1136213                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total      1136213                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks         6336                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total          6336                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu0.data            72679                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data             5147                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 77826                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data          28181                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data         630970                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              659151                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data   2406426000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data  51447096500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   53853522500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data       100860                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data       636117                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            736977                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.279407                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.991909                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.894398                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 85391.788794                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 81536.517584                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 81701.343850                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu0.data        28181                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data       630970                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         659151                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data   2124616000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data  45137406500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  47262022500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.279407                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.991909                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.894398                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 75391.788794                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 71536.533433                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 71701.359021                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst        805199                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst          7369                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total             812568                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst       322152                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         1526                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total           323678                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst  27431506000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    124433500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total  27555939500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst      1127351                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst         8895                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total        1136246                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.285760                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.171557                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.284866                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 85150.817006                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 81542.267366                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 85133.804275                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst       322152                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         1526                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total       323678                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst  24209986000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    109173500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total  24319159500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.285760                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.171557                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.284866                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 75150.817006                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 71542.267366                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 75133.804275                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data       198616                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data        13485                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            212101                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data        87026                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data         2612                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           89638                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data   8340033500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data    217917000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   8557950500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data       285642                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data        16097                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        301739                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.304668                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.162266                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.297071                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 95833.814033                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 83429.173047                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 95472.349896                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu0.data        87026                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data         2612                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        89638                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data   7469773500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data    191797000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   7661570500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.304668                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.162266                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.297071                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 85833.814033                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 73429.173047                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 85472.349896                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED  59688452500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  1023.511613                       # Cycle average of tags in use
system.l2.tags.total_refs                     4343521                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   1073876                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      4.044714                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      38.228249                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst      160.753947                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data       95.919507                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        2.716362                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data      725.893548                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.037332                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.156986                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.093671                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.002653                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.708880                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999523                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          1024                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          195                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          697                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2           40                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3           40                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4           52                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  35872740                       # Number of tag accesses
system.l2.tags.data_accesses                 35872740                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED  59688452500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.bytes_read::.cpu0.inst      20617728                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data       7373248                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst         97664                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data      40549184                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           68637824                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst     20617728                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst        97664                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total      20715392                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     42542848                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        42542848                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst         322152                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data         115207                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           1526                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data         633581                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             1072466                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       664732                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             664732                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst        345422391                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        123528885                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst          1636229                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data        679347215                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1149934721                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst    345422391                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst      1636229                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        347058621                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      712748383                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            712748383                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      712748383                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst       345422391                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       123528885                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst         1636229                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data       679347215                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1862683104                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    664666.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples    322152.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples    112275.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      1526.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples    633576.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000328618500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        41444                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        41444                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             2726556                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             624191                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     1072466                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     664732                       # Number of write requests accepted
system.mem_ctrls.readBursts                   1072466                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   664732                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                   2937                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                    66                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             67578                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             56176                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            131832                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             75315                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             56770                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             88038                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             74832                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             57036                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             55858                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             56648                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            97634                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            49232                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            43106                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            52515                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            54908                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            52051                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             41022                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             41704                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             41718                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             42110                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             41944                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             40959                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             45948                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             40670                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             41911                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             41009                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            41610                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            41042                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            40637                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            40670                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            40475                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            41216                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.42                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.86                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  14955894250                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 5347645000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             35009563000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     13983.63                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                32733.63                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   822073                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  590945                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 76.86                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                88.91                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               1072466                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               664732                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  777301                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  270125                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   21756                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     341                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       6                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    455                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    560                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  39021                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  41784                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  41780                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  41755                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  41700                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  41752                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  41636                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  41720                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  41661                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  41690                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  41591                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  41603                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  41560                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  41467                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  41451                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  41447                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     15                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       321143                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    345.590394                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   186.886569                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   372.517397                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       136099     42.38%     42.38% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        57763     17.99%     60.37% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        26127      8.14%     68.50% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        13106      4.08%     72.58% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         9633      3.00%     75.58% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         7614      2.37%     77.95% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         6735      2.10%     80.05% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         6051      1.88%     81.93% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        58015     18.07%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       321143                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        41444                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      25.806462                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     25.072095                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev      8.193629                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-31          35427     85.48%     85.48% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-63          5946     14.35%     99.83% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-95            36      0.09%     99.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-127           17      0.04%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-159            5      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-191            3      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-223            5      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::224-255            1      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-287            1      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::288-319            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::608-639            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::672-703            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         41444                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        41444                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.037183                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.034299                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.321427                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            40855     98.58%     98.58% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               59      0.14%     98.72% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              132      0.32%     99.04% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              375      0.90%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               22      0.05%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         41444                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               68449856                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  187968                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                42537280                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                68637824                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             42542848                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1146.79                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       712.66                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1149.93                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    712.75                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        14.53                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     8.96                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    5.57                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   59688428000                       # Total gap between requests
system.mem_ctrls.avgGap                      34359.02                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst     20617728                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data      7185600                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst        97664                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data     40548864                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     42537280                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 345422391.374613046646                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 120385094.587600499392                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 1636229.386245186906                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 679341854.272398829460                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 712655098.572039484978                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst       322152                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data       115207                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         1526                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data       633581                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       664732                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst  10949615750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data   4847097250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst     46554750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data  19166295250                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 1482935241250                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     33988.97                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     42072.94                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     30507.70                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     30250.74                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   2230876.87                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    81.48                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            884274720                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            469976595                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          3298337280                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         1715135400                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     4711215600.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      26211866670                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        847214880                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        38138021145                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        638.951414                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   1938548750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   1992900000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  55757003750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           1408779120                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            748761090                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          4338099780                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         1754311500                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     4711215600.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      26594889570                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        524669280                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        40080725940                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        671.498829                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   1109799500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   1992900000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  56585753000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  59688452500                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.trans_dist::ReadResp           1437984                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      1481773                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean      1136213                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          629762                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           736977                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          736976                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq       1136246                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       301739                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side      3382035                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side      1159490                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        26669                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      1956624                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               6524818                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side    144299776                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side     36184896                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      1137536                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side     82583488                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              264205696                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         1072852                       # Total snoops (count)
system.tol2bus.snoopTraffic                  42542848                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          3247814                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.002390                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.048831                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                3240051     99.76%     99.76% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   7763      0.24%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            3247814                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         4128183000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              6.9                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy         982030064                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             1.6                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy          13356472                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         579844816                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy        1691074900                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             2.8                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED  59688452500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
