Release 14.7 - xst P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.03 secs
 
--> 
Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.03 secs
 
--> 
Reading design: mips.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "mips.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "mips"
Output Format                      : NGC
Target Device                      : xc6slx100-2-fgg676

---- Source Options
Top Module Name                    : mips
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "/home/co-eda/Desktop/homework/P/p7/cpu_v1/W_MUX_Wreg_3_1.v" into library work
Parsing module <W_MUX_Wreg_3_1>.
Analyzing Verilog file "/home/co-eda/Desktop/homework/P/p7/cpu_v1/W_MUX_Wdata_3_1.v" into library work
Parsing module <W_MUX_Wdata_3_1>.
Analyzing Verilog file "/home/co-eda/Desktop/homework/P/p7/cpu_v1/M_W_register.v" into library work
Parsing module <M_W_register>.
Analyzing Verilog file "/home/co-eda/Desktop/homework/P/p7/cpu_v1/M_MUX_Rdata2_3_1.v" into library work
Parsing module <M_MUX_Rdata2_3_1>.
Analyzing Verilog file "/home/co-eda/Desktop/homework/P/p7/cpu_v1/M_GRF_Wdata_3_1.v" into library work
Parsing module <M_GRF_Wdata_3_1>.
Analyzing Verilog file "/home/co-eda/Desktop/homework/P/p7/cpu_v1/M_EXT.v" into library work
Parsing module <M_EXT>.
Analyzing Verilog file "/home/co-eda/Desktop/homework/P/p7/cpu_v1/GRF.v" into library work
Parsing module <GRF>.
Analyzing Verilog file "/home/co-eda/Desktop/homework/P/p7/cpu_v1/F_PC.v" into library work
Parsing module <F_PC>.
Analyzing Verilog file "/home/co-eda/Desktop/homework/P/p7/cpu_v1/F_MUX_NPC_4_1.v" into library work
Parsing module <F_MUX_NPC_4_1>.
Analyzing Verilog file "/home/co-eda/Desktop/homework/P/p7/cpu_v1/F_D_register.v" into library work
Parsing module <F_D_register>.
Analyzing Verilog file "/home/co-eda/Desktop/homework/P/p7/cpu_v1/E_M_register.v" into library work
Parsing module <E_M_register>.
Analyzing Verilog file "/home/co-eda/Desktop/homework/P/p7/cpu_v1/E_MUX_data2_3_1.v" into library work
Parsing module <E_MUX_data2_3_1>.
Analyzing Verilog file "/home/co-eda/Desktop/homework/P/p7/cpu_v1/E_MUX_data12_3_1.v" into library work
Parsing module <E_MUX_data12_3_1>.
Analyzing Verilog file "/home/co-eda/Desktop/homework/P/p7/cpu_v1/E_MD.v" into library work
Parsing module <E_MD>.
Analyzing Verilog file "/home/co-eda/Desktop/homework/P/p7/cpu_v1/E_GRF_Wdata.v" into library work
Parsing module <E_GRF_Wdata_3_1>.
Analyzing Verilog file "/home/co-eda/Desktop/homework/P/p7/cpu_v1/E_ALU.v" into library work
Parsing module <E_ALU>.
Analyzing Verilog file "/home/co-eda/Desktop/homework/P/p7/cpu_v1/Exccoder.v" into library work
WARNING:HDLCompiler:572 - "/home/co-eda/Desktop/homework/P/p7/cpu_v1/Exccoder.v" Line 23: Macro <LUI> is redefined.
Parsing module <Exccoder>.
Analyzing Verilog file "/home/co-eda/Desktop/homework/P/p7/cpu_v1/D_MUX_st_3_1.v" into library work
Parsing module <D_MUX_st_3_1>.
Analyzing Verilog file "/home/co-eda/Desktop/homework/P/p7/cpu_v1/D_E_register.v" into library work
Parsing module <D_E_register>.
Analyzing Verilog file "/home/co-eda/Desktop/homework/P/p7/cpu_v1/D_EXT.v" into library work
Parsing module <D_EXT>.
Analyzing Verilog file "/home/co-eda/Desktop/homework/P/p7/cpu_v1/D_CMP.v" into library work
Parsing module <D_CMP>.
Analyzing Verilog file "/home/co-eda/Desktop/homework/P/p7/cpu_v1/CP0.v" into library work
Parsing module <CP0>.
Analyzing Verilog file "/home/co-eda/Desktop/homework/P/p7/cpu_v1/controller.v" into library work
WARNING:HDLCompiler:572 - "/home/co-eda/Desktop/homework/P/p7/cpu_v1/controller.v" Line 59: Macro <BEQ_CMP> is redefined.
WARNING:HDLCompiler:572 - "/home/co-eda/Desktop/homework/P/p7/cpu_v1/controller.v" Line 60: Macro <BNE_CMP> is redefined.
WARNING:HDLCompiler:572 - "/home/co-eda/Desktop/homework/P/p7/cpu_v1/controller.v" Line 99: Macro <BYTE_1> is redefined.
WARNING:HDLCompiler:572 - "/home/co-eda/Desktop/homework/P/p7/cpu_v1/controller.v" Line 100: Macro <BYTE_2> is redefined.
WARNING:HDLCompiler:572 - "/home/co-eda/Desktop/homework/P/p7/cpu_v1/controller.v" Line 101: Macro <BYTE_3> is redefined.
WARNING:HDLCompiler:572 - "/home/co-eda/Desktop/homework/P/p7/cpu_v1/controller.v" Line 102: Macro <BYTE_4> is redefined.
WARNING:HDLCompiler:572 - "/home/co-eda/Desktop/homework/P/p7/cpu_v1/controller.v" Line 103: Macro <HALF_1> is redefined.
WARNING:HDLCompiler:572 - "/home/co-eda/Desktop/homework/P/p7/cpu_v1/controller.v" Line 104: Macro <HALF_2> is redefined.
Parsing module <controller>.
Analyzing Verilog file "/home/co-eda/Desktop/homework/P/p7/cpu_v1/AT_controller.v" into library work
Parsing module <AT_controller>.
Analyzing Verilog file "/home/co-eda/Desktop/homework/P/p7/cpu_v1/timer.v" into library work
Parsing module <TC>.
Analyzing Verilog file "/home/co-eda/Desktop/homework/P/p7/cpu_v1/CPU.v" into library work
Parsing module <CPU>.
Analyzing Verilog file "/home/co-eda/Desktop/homework/P/p7/cpu_v1/Bridge.v" into library work
WARNING:HDLCompiler:572 - "/home/co-eda/Desktop/homework/P/p7/cpu_v1/Bridge.v" Line 22: Macro <IM> is redefined.
Parsing module <Bridge>.
Analyzing Verilog file "/home/co-eda/Desktop/homework/P/p7/cpu_v1/mips.v" into library work
Parsing module <mips>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <mips>.
WARNING:HDLCompiler:1016 - "/home/co-eda/Desktop/homework/P/p7/cpu_v1/CPU.v" Line 122: Port equal is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/co-eda/Desktop/homework/P/p7/cpu_v1/CPU.v" Line 161: Port equal is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/co-eda/Desktop/homework/P/p7/cpu_v1/CPU.v" Line 262: Port M_adress is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/co-eda/Desktop/homework/P/p7/cpu_v1/CPU.v" Line 346: Port rs is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/co-eda/Desktop/homework/P/p7/cpu_v1/CPU.v" Line 429: Port equal is not connected to this instance

Elaborating module <CPU>.

Elaborating module <AT_controller>.

Elaborating module <F_PC>.

Elaborating module <controller>.
WARNING:HDLCompiler:1127 - "/home/co-eda/Desktop/homework/P/p7/cpu_v1/controller.v" Line 192: Assignment to syscall ignored, since the identifier is never used

Elaborating module <F_MUX_NPC_4_1>.

Elaborating module <F_D_register>.

Elaborating module <D_EXT>.

Elaborating module <GRF>.

Elaborating module <D_MUX_st_3_1>.

Elaborating module <D_CMP>.

Elaborating module <D_E_register>.

Elaborating module <E_ALU>.

Elaborating module <E_MD>.

Elaborating module <E_MUX_data2_3_1>.

Elaborating module <E_MUX_data12_3_1>.

Elaborating module <E_GRF_Wdata_3_1>.

Elaborating module <E_M_register>.

Elaborating module <M_EXT>.

Elaborating module <Exccoder>.
WARNING:HDLCompiler:1127 - "/home/co-eda/Desktop/homework/P/p7/cpu_v1/Exccoder.v" Line 123: Assignment to AdEL ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/co-eda/Desktop/homework/P/p7/cpu_v1/CPU.v" Line 352: Assignment to M_DM_WE ignored, since the identifier is never used

Elaborating module <M_GRF_Wdata_3_1>.

Elaborating module <M_MUX_Rdata2_3_1>.

Elaborating module <CP0>.
WARNING:HDLCompiler:413 - "/home/co-eda/Desktop/homework/P/p7/cpu_v1/CP0.v" Line 71: Result of 32-bit expression is truncated to fit in 5-bit target.
ERROR:HDLCompiler:1511 - "/home/co-eda/Desktop/homework/P/p7/cpu_v1/CP0.v" Line 47: Mix of blocking and non-blocking assignments to variable <CP> is not a recommended coding practice.
INFO - You can change the severity of this error message to warning using switch -change_error_to_warning "HDLCompiler:1511"
Module CP0 remains a blackbox, due to errors in its contents
WARNING:HDLCompiler:1499 - "/home/co-eda/Desktop/homework/P/p7/cpu_v1/CP0.v" Line 31: Empty module <CP0> remains a black box.

Elaborating module <M_W_register>.
WARNING:HDLCompiler:1127 - "/home/co-eda/Desktop/homework/P/p7/cpu_v1/CPU.v" Line 423: Assignment to W_rst ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/co-eda/Desktop/homework/P/p7/cpu_v1/CPU.v" Line 426: Assignment to W_equal ignored, since the identifier is never used

Elaborating module <W_MUX_Wdata_3_1>.

Elaborating module <W_MUX_Wreg_3_1>.
WARNING:HDLCompiler:634 - "/home/co-eda/Desktop/homework/P/p7/cpu_v1/CPU.v" Line 57: Net <E_is_jal> does not have a driver.
WARNING:HDLCompiler:634 - "/home/co-eda/Desktop/homework/P/p7/cpu_v1/CPU.v" Line 61: Net <M_is_jal> does not have a driver.
ERROR:HDLCompiler:636 - "/home/co-eda/Desktop/homework/P/p7/cpu_v1/CPU.v" Line 400: Net <W_rt[4]> is already driven by input port <instruction[20]>.
INFO - You can change the severity of this error message to warning using switch -change_error_to_warning "HDLCompiler:636"
Driver 0: M_W_register/W_rt[4] driven by output signal W_rt[4] of instance Flip-flop (M_W_register).
Driver 0: M_W_register/W_rt[3] driven by output signal W_rt[3] of instance Flip-flop (M_W_register).
Driver 0: M_W_register/W_rt[2] driven by output signal W_rt[2] of instance Flip-flop (M_W_register).
Driver 0: M_W_register/W_rt[1] driven by output signal W_rt[1] of instance Flip-flop (M_W_register).
Driver 0: M_W_register/W_rt[0] driven by output signal W_rt[0] of instance Flip-flop (M_W_register).
WARNING:HDLCompiler:634 - "/home/co-eda/Desktop/homework/P/p7/cpu_v1/CPU.v" Line 67: Net <W_is_jal> does not have a driver.
WARNING:HDLCompiler:552 - "/home/co-eda/Desktop/homework/P/p7/cpu_v1/CPU.v" Line 122: Input port equal is not connected on this instance
WARNING:HDLCompiler:552 - "/home/co-eda/Desktop/homework/P/p7/cpu_v1/CPU.v" Line 161: Input port equal is not connected on this instance
WARNING:HDLCompiler:552 - "/home/co-eda/Desktop/homework/P/p7/cpu_v1/CPU.v" Line 262: Input port M_adress[31] is not connected on this instance
WARNING:HDLCompiler:552 - "/home/co-eda/Desktop/homework/P/p7/cpu_v1/CPU.v" Line 429: Input port equal is not connected on this instance
Module CPU remains a blackbox, due to errors in its contents
WARNING:HDLCompiler:1499 - "/home/co-eda/Desktop/homework/P/p7/cpu_v1/CPU.v" Line 21: Empty module <CPU> remains a black box.

Elaborating module <Bridge>.
WARNING:HDLCompiler:413 - "/home/co-eda/Desktop/homework/P/p7/cpu_v1/Bridge.v" Line 61: Result of 32-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "/home/co-eda/Desktop/homework/P/p7/cpu_v1/Bridge.v" Line 62: Result of 32-bit expression is truncated to fit in 4-bit target.

Elaborating module <TC>.
--> 


Total memory usage is 354240 kilobytes

Number of errors   :    2 (   0 filtered)
Number of warnings :   32 (   0 filtered)
Number of infos    :    0 (   0 filtered)

