Analysis & Synthesis report for RISCV_SingleCycleProcessor
Sun May 19 15:32:24 2024
Quartus Prime Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. General Register Statistics
  9. Parameter Settings for User Entity Instance: Top-level Entity: |RISCV_SingleCycleProcessor
 10. Parameter Settings for User Entity Instance: stage_IF:IF
 11. Parameter Settings for User Entity Instance: stage_IF:IF|Add_Fetch:add1
 12. Parameter Settings for User Entity Instance: stage_IF:IF|mux_fetch:mux_1
 13. Parameter Settings for User Entity Instance: stage_IF:IF|PC:pc_1
 14. Parameter Settings for User Entity Instance: stage_IF:IF|Memory_instruction:mem_ins
 15. Parameter Settings for User Entity Instance: stage_ID:ID
 16. Parameter Settings for User Entity Instance: stage_ID:ID|ImmGen:imm_gen
 17. Parameter Settings for User Entity Instance: stage_ID:ID|Registers:regs
 18. Parameter Settings for User Entity Instance: stage_ID:ID|control_unit:control_unit
 19. Parameter Settings for User Entity Instance: stage_ID:ID|control_unit:control_unit|Main_decoder:main
 20. Parameter Settings for User Entity Instance: stage_EX:EX
 21. Parameter Settings for User Entity Instance: stage_EX:EX|alu:alu
 22. Parameter Settings for User Entity Instance: stage_EX:EX|add_pc_imm:adder
 23. Parameter Settings for User Entity Instance: DataMemory:MEM
 24. Parameter Settings for User Entity Instance: stage_WB:WB
 25. Port Connectivity Checks: "stage_ID:ID"
 26. Post-Synthesis Netlist Statistics for Top Partition
 27. Elapsed Time Per Partition
 28. Analysis & Synthesis Messages
 29. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2023  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                        ;
+------------------------------------+------------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Sun May 19 15:32:24 2024          ;
; Quartus Prime Version              ; 23.1std.0 Build 991 11/28/2023 SC Lite Edition ;
; Revision Name                      ; RISCV_SingleCycleProcessor                     ;
; Top-level Entity Name              ; RISCV_SingleCycleProcessor                     ;
; Family                             ; Cyclone IV E                                   ;
; Total logic elements               ; 0                                              ;
;     Total combinational functions  ; 0                                              ;
;     Dedicated logic registers      ; 0                                              ;
; Total registers                    ; 0                                              ;
; Total pins                         ; 2                                              ;
; Total virtual pins                 ; 0                                              ;
; Total memory bits                  ; 0                                              ;
; Embedded Multiplier 9-bit elements ; 0                                              ;
; Total PLLs                         ; 0                                              ;
+------------------------------------+------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                              ;
+------------------------------------------------------------------+----------------------------+----------------------------+
; Option                                                           ; Setting                    ; Default Value              ;
+------------------------------------------------------------------+----------------------------+----------------------------+
; Device                                                           ; EP4CE115F29C7              ;                            ;
; Top-level entity name                                            ; RISCV_SingleCycleProcessor ; RISCV_SingleCycleProcessor ;
; Family name                                                      ; Cyclone IV E               ; Cyclone V                  ;
; Use smart compilation                                            ; Off                        ; Off                        ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                         ; On                         ;
; Enable compact report table                                      ; Off                        ; Off                        ;
; Restructure Multiplexers                                         ; Auto                       ; Auto                       ;
; Create Debugging Nodes for IP Cores                              ; Off                        ; Off                        ;
; Preserve fewer node names                                        ; On                         ; On                         ;
; Intel FPGA IP Evaluation Mode                                    ; Enable                     ; Enable                     ;
; Verilog Version                                                  ; Verilog_2001               ; Verilog_2001               ;
; VHDL Version                                                     ; VHDL_1993                  ; VHDL_1993                  ;
; State Machine Processing                                         ; Auto                       ; Auto                       ;
; Safe State Machine                                               ; Off                        ; Off                        ;
; Extract Verilog State Machines                                   ; On                         ; On                         ;
; Extract VHDL State Machines                                      ; On                         ; On                         ;
; Ignore Verilog initial constructs                                ; Off                        ; Off                        ;
; Iteration limit for constant Verilog loops                       ; 5000                       ; 5000                       ;
; Iteration limit for non-constant Verilog loops                   ; 250                        ; 250                        ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                         ; On                         ;
; Infer RAMs from Raw Logic                                        ; On                         ; On                         ;
; Parallel Synthesis                                               ; On                         ; On                         ;
; DSP Block Balancing                                              ; Auto                       ; Auto                       ;
; NOT Gate Push-Back                                               ; On                         ; On                         ;
; Power-Up Don't Care                                              ; On                         ; On                         ;
; Remove Redundant Logic Cells                                     ; Off                        ; Off                        ;
; Remove Duplicate Registers                                       ; On                         ; On                         ;
; Ignore CARRY Buffers                                             ; Off                        ; Off                        ;
; Ignore CASCADE Buffers                                           ; Off                        ; Off                        ;
; Ignore GLOBAL Buffers                                            ; Off                        ; Off                        ;
; Ignore ROW GLOBAL Buffers                                        ; Off                        ; Off                        ;
; Ignore LCELL Buffers                                             ; Off                        ; Off                        ;
; Ignore SOFT Buffers                                              ; On                         ; On                         ;
; Limit AHDL Integers to 32 Bits                                   ; Off                        ; Off                        ;
; Optimization Technique                                           ; Balanced                   ; Balanced                   ;
; Carry Chain Length                                               ; 70                         ; 70                         ;
; Auto Carry Chains                                                ; On                         ; On                         ;
; Auto Open-Drain Pins                                             ; On                         ; On                         ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                        ; Off                        ;
; Auto ROM Replacement                                             ; On                         ; On                         ;
; Auto RAM Replacement                                             ; On                         ; On                         ;
; Auto DSP Block Replacement                                       ; On                         ; On                         ;
; Auto Shift Register Replacement                                  ; Auto                       ; Auto                       ;
; Allow Shift Register Merging across Hierarchies                  ; Auto                       ; Auto                       ;
; Auto Clock Enable Replacement                                    ; On                         ; On                         ;
; Strict RAM Replacement                                           ; Off                        ; Off                        ;
; Allow Synchronous Control Signals                                ; On                         ; On                         ;
; Force Use of Synchronous Clear Signals                           ; Off                        ; Off                        ;
; Auto RAM Block Balancing                                         ; On                         ; On                         ;
; Auto RAM to Logic Cell Conversion                                ; Off                        ; Off                        ;
; Auto Resource Sharing                                            ; Off                        ; Off                        ;
; Allow Any RAM Size For Recognition                               ; Off                        ; Off                        ;
; Allow Any ROM Size For Recognition                               ; Off                        ; Off                        ;
; Allow Any Shift Register Size For Recognition                    ; Off                        ; Off                        ;
; Use LogicLock Constraints during Resource Balancing              ; On                         ; On                         ;
; Ignore translate_off and synthesis_off directives                ; Off                        ; Off                        ;
; Timing-Driven Synthesis                                          ; On                         ; On                         ;
; Report Parameter Settings                                        ; On                         ; On                         ;
; Report Source Assignments                                        ; On                         ; On                         ;
; Report Connectivity Checks                                       ; On                         ; On                         ;
; Ignore Maximum Fan-Out Assignments                               ; Off                        ; Off                        ;
; Synchronization Register Chain Length                            ; 2                          ; 2                          ;
; Power Optimization During Synthesis                              ; Normal compilation         ; Normal compilation         ;
; HDL message level                                                ; Level2                     ; Level2                     ;
; Suppress Register Optimization Related Messages                  ; Off                        ; Off                        ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000                       ; 5000                       ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000                       ; 5000                       ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                        ; 100                        ;
; Clock MUX Protection                                             ; On                         ; On                         ;
; Auto Gated Clock Conversion                                      ; Off                        ; Off                        ;
; Block Design Naming                                              ; Auto                       ; Auto                       ;
; SDC constraint protection                                        ; Off                        ; Off                        ;
; Synthesis Effort                                                 ; Auto                       ; Auto                       ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                         ; On                         ;
; Pre-Mapping Resynthesis Optimization                             ; Off                        ; Off                        ;
; Analysis & Synthesis Message Level                               ; Medium                     ; Medium                     ;
; Disable Register Merging Across Hierarchies                      ; Auto                       ; Auto                       ;
; Resource Aware Inference For Block RAM                           ; On                         ; On                         ;
+------------------------------------------------------------------+----------------------------+----------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                         ;
+----------------------------------+-----------------+------------------------+--------------------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type              ; File Name with Absolute Path                                                                           ; Library ;
+----------------------------------+-----------------+------------------------+--------------------------------------------------------------------------------------------------------+---------+
; Registers.v                      ; yes             ; User Verilog HDL File  ; D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_SingleCycleProcessor/Registers.v                  ;         ;
; alu.v                            ; yes             ; User Verilog HDL File  ; D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_SingleCycleProcessor/alu.v                        ;         ;
; ImmGen.v                         ; yes             ; User Verilog HDL File  ; D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_SingleCycleProcessor/ImmGen.v                     ;         ;
; Memory_instruction.v             ; yes             ; User Verilog HDL File  ; D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_SingleCycleProcessor/Memory_instruction.v         ;         ;
; Add_Fetch.v                      ; yes             ; User Verilog HDL File  ; D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_SingleCycleProcessor/Add_Fetch.v                  ;         ;
; ALU_decoder.v                    ; yes             ; User Verilog HDL File  ; D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_SingleCycleProcessor/ALU_decoder.v                ;         ;
; Main_decoder.v                   ; yes             ; User Verilog HDL File  ; D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_SingleCycleProcessor/Main_decoder.v               ;         ;
; control_unit.v                   ; yes             ; User Verilog HDL File  ; D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_SingleCycleProcessor/control_unit.v               ;         ;
; mux_fetch.v                      ; yes             ; User Verilog HDL File  ; D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_SingleCycleProcessor/mux_fetch.v                  ;         ;
; PC.v                             ; yes             ; User Verilog HDL File  ; D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_SingleCycleProcessor/PC.v                         ;         ;
; stage_IF.v                       ; yes             ; User Verilog HDL File  ; D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_SingleCycleProcessor/stage_IF.v                   ;         ;
; stage_ID.v                       ; yes             ; User Verilog HDL File  ; D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_SingleCycleProcessor/stage_ID.v                   ;         ;
; DataMemory.v                     ; yes             ; User Verilog HDL File  ; D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_SingleCycleProcessor/DataMemory.v                 ;         ;
; stage_EX.v                       ; yes             ; User Verilog HDL File  ; D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_SingleCycleProcessor/stage_EX.v                   ;         ;
; add_pc_imm.v                     ; yes             ; User Verilog HDL File  ; D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_SingleCycleProcessor/add_pc_imm.v                 ;         ;
; RISCV_SingleCycleProcessor.v     ; yes             ; User Verilog HDL File  ; D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_SingleCycleProcessor/RISCV_SingleCycleProcessor.v ;         ;
; stage_WB.v                       ; yes             ; User Verilog HDL File  ; D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_SingleCycleProcessor/stage_WB.v                   ;         ;
+----------------------------------+-----------------+------------------------+--------------------------------------------------------------------------------------------------------+---------+


+-----------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary         ;
+---------------------------------------------+-------+
; Resource                                    ; Usage ;
+---------------------------------------------+-------+
;                                             ;       ;
; Total combinational functions               ; 0     ;
; Logic element usage by number of LUT inputs ;       ;
;     -- 4 input functions                    ; 0     ;
;     -- 3 input functions                    ; 0     ;
;     -- <=2 input functions                  ; 0     ;
;                                             ;       ;
; Logic elements by mode                      ;       ;
;     -- normal mode                          ; 0     ;
;     -- arithmetic mode                      ; 0     ;
;                                             ;       ;
; Total registers                             ; 0     ;
;     -- Dedicated logic registers            ; 0     ;
;     -- I/O registers                        ; 0     ;
;                                             ;       ;
; I/O pins                                    ; 2     ;
;                                             ;       ;
; Embedded Multiplier 9-bit elements          ; 0     ;
;                                             ;       ;
; Maximum fan-out node                        ; clk   ;
; Maximum fan-out                             ; 1     ;
; Total fan-out                               ; 2     ;
; Average fan-out                             ; 0.50  ;
+---------------------------------------------+-------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                              ;
+-----------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------+----------------------------+--------------+
; Compilation Hierarchy Node  ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name         ; Entity Name                ; Library Name ;
+-----------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------+----------------------------+--------------+
; |RISCV_SingleCycleProcessor ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 2    ; 0            ; |RISCV_SingleCycleProcessor ; RISCV_SingleCycleProcessor ; work         ;
+-----------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------+----------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 0     ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 0     ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+--------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Top-level Entity: |RISCV_SingleCycleProcessor ;
+------------------+-------+-----------------------------------------------------------------+
; Parameter Name   ; Value ; Type                                                            ;
+------------------+-------+-----------------------------------------------------------------+
; PC_WIDTH         ; 32    ; Signed Integer                                                  ;
; INST_WIDTH       ; 32    ; Signed Integer                                                  ;
; NUM_REG          ; 32    ; Signed Integer                                                  ;
; REG_ADDR_WIDTH   ; 5     ; Signed Integer                                                  ;
; REG_WIDTH        ; 32    ; Signed Integer                                                  ;
; IMM_WIDTH        ; 32    ; Signed Integer                                                  ;
; ALUControl_WIDTH ; 3     ; Signed Integer                                                  ;
; IMMSRC_WIDTH     ; 2     ; Signed Integer                                                  ;
; ALU_RESULT_WIDTH ; 32    ; Signed Integer                                                  ;
; ADDR_WIDTH       ; 32    ; Signed Integer                                                  ;
; DMEM_WIDTH       ; 32    ; Signed Integer                                                  ;
; RESULTSRC_WIDTH  ; 2     ; Signed Integer                                                  ;
; WB_RESULT_WIDTH  ; 32    ; Signed Integer                                                  ;
+------------------+-------+-----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------+
; Parameter Settings for User Entity Instance: stage_IF:IF ;
+----------------+-------+---------------------------------+
; Parameter Name ; Value ; Type                            ;
+----------------+-------+---------------------------------+
; PC_WIDTH       ; 32    ; Signed Integer                  ;
; INST_WIDTH     ; 32    ; Signed Integer                  ;
+----------------+-------+---------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: stage_IF:IF|Add_Fetch:add1 ;
+----------------+-------+------------------------------------------------+
; Parameter Name ; Value ; Type                                           ;
+----------------+-------+------------------------------------------------+
; PC_WIDTH       ; 32    ; Signed Integer                                 ;
+----------------+-------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: stage_IF:IF|mux_fetch:mux_1 ;
+----------------+-------+-------------------------------------------------+
; Parameter Name ; Value ; Type                                            ;
+----------------+-------+-------------------------------------------------+
; PC_WIDTH       ; 32    ; Signed Integer                                  ;
+----------------+-------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: stage_IF:IF|PC:pc_1 ;
+----------------+-------+-----------------------------------------+
; Parameter Name ; Value ; Type                                    ;
+----------------+-------+-----------------------------------------+
; PC_WIDTH       ; 32    ; Signed Integer                          ;
+----------------+-------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: stage_IF:IF|Memory_instruction:mem_ins ;
+----------------+-------+------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                       ;
+----------------+-------+------------------------------------------------------------+
; ADDR_WIDTH     ; 32    ; Signed Integer                                             ;
; INST_WIDTH     ; 32    ; Signed Integer                                             ;
; IMEM_DEPTH     ; 1     ; Signed Integer                                             ;
+----------------+-------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------+
; Parameter Settings for User Entity Instance: stage_ID:ID ;
+-------------------+-------+------------------------------+
; Parameter Name    ; Value ; Type                         ;
+-------------------+-------+------------------------------+
; INST_WIDTH        ; 32    ; Signed Integer               ;
; IMM_WIDTH         ; 32    ; Signed Integer               ;
; NUM_REG           ; 32    ; Signed Integer               ;
; REG_ADDR_WIDTH    ; 5     ; Signed Integer               ;
; REG_WIDTH         ; 32    ; Signed Integer               ;
; IMMSRC_WIDTH      ; 2     ; Signed Integer               ;
; RESULTSRC_WIDTH   ; 2     ; Signed Integer               ;
; ALU_CONTROL_WIDTH ; 3     ; Signed Integer               ;
+-------------------+-------+------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: stage_ID:ID|ImmGen:imm_gen ;
+----------------+-------+------------------------------------------------+
; Parameter Name ; Value ; Type                                           ;
+----------------+-------+------------------------------------------------+
; INST_WIDTH     ; 32    ; Signed Integer                                 ;
; IMM_WIDTH      ; 32    ; Signed Integer                                 ;
+----------------+-------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: stage_ID:ID|Registers:regs ;
+----------------+-------+------------------------------------------------+
; Parameter Name ; Value ; Type                                           ;
+----------------+-------+------------------------------------------------+
; NUM_REG        ; 32    ; Signed Integer                                 ;
; REG_ADDR_WIDTH ; 5     ; Signed Integer                                 ;
; REG_WIDTH      ; 32    ; Signed Integer                                 ;
+----------------+-------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: stage_ID:ID|control_unit:control_unit ;
+-----------------+-------+----------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                     ;
+-----------------+-------+----------------------------------------------------------+
; RESULTSRC_WIDTH ; 2     ; Signed Integer                                           ;
+-----------------+-------+----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: stage_ID:ID|control_unit:control_unit|Main_decoder:main ;
+-----------------+-------+----------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                       ;
+-----------------+-------+----------------------------------------------------------------------------+
; RESULTSRC_WIDTH ; 2     ; Signed Integer                                                             ;
+-----------------+-------+----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------+
; Parameter Settings for User Entity Instance: stage_EX:EX ;
+------------------+-------+-------------------------------+
; Parameter Name   ; Value ; Type                          ;
+------------------+-------+-------------------------------+
; REG_WIDTH        ; 32    ; Signed Integer                ;
; IMM_WIDTH        ; 32    ; Signed Integer                ;
; ALUControl_WIDTH ; 3     ; Signed Integer                ;
; ALU_RESULT_WIDTH ; 32    ; Signed Integer                ;
; PC_WIDTH         ; 32    ; Signed Integer                ;
+------------------+-------+-------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: stage_EX:EX|alu:alu ;
+------------------+-------+---------------------------------------+
; Parameter Name   ; Value ; Type                                  ;
+------------------+-------+---------------------------------------+
; OP_WIDTH         ; 32    ; Signed Integer                        ;
; ALUControl_WIDTH ; 3     ; Signed Integer                        ;
; ALU_RESULT_WIDTH ; 32    ; Signed Integer                        ;
+------------------+-------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: stage_EX:EX|add_pc_imm:adder ;
+----------------+-------+--------------------------------------------------+
; Parameter Name ; Value ; Type                                             ;
+----------------+-------+--------------------------------------------------+
; PC_WIDTH       ; 32    ; Signed Integer                                   ;
; IMM_WIDTH      ; 32    ; Signed Integer                                   ;
+----------------+-------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DataMemory:MEM ;
+----------------+-------+------------------------------------+
; Parameter Name ; Value ; Type                               ;
+----------------+-------+------------------------------------+
; ADDR_WIDTH     ; 32    ; Signed Integer                     ;
; DMEM_WIDTH     ; 32    ; Signed Integer                     ;
; DMEM_DEPTH     ; 1     ; Signed Integer                     ;
+----------------+-------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------+
; Parameter Settings for User Entity Instance: stage_WB:WB ;
+------------------+-------+-------------------------------+
; Parameter Name   ; Value ; Type                          ;
+------------------+-------+-------------------------------+
; RESULTSRC_WIDTH  ; 2     ; Signed Integer                ;
; DATA_WIDTH       ; 32    ; Signed Integer                ;
; ALU_RESULT_WIDTH ; 32    ; Signed Integer                ;
; WB_RESULT_WIDTH  ; 32    ; Signed Integer                ;
; PC_WIDTH         ; 32    ; Signed Integer                ;
+------------------+-------+-------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "stage_ID:ID"                                                                          ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; ImmSrc ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-------------------+---------------------------------+
; Type              ; Count                           ;
+-------------------+---------------------------------+
; boundary_port     ; 2                               ;
;                   ;                                 ;
; Max LUT depth     ; 0.00                            ;
; Average LUT depth ; 0.00                            ;
+-------------------+---------------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:00     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition
    Info: Processing started: Sun May 19 15:32:16 2024
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off RISCV_SingleCycleProcessor -c RISCV_SingleCycleProcessor
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file registers.v
    Info (12023): Found entity 1: Registers File: D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_SingleCycleProcessor/Registers.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file alu.v
    Info (12023): Found entity 1: alu File: D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_SingleCycleProcessor/alu.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file immgen.v
    Info (12023): Found entity 1: ImmGen File: D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_SingleCycleProcessor/ImmGen.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file memory_instruction.v
    Info (12023): Found entity 1: Memory_instruction File: D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_SingleCycleProcessor/Memory_instruction.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file add_fetch.v
    Info (12023): Found entity 1: Add_Fetch File: D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_SingleCycleProcessor/Add_Fetch.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file alu_decoder.v
    Info (12023): Found entity 1: ALU_decoder File: D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_SingleCycleProcessor/ALU_decoder.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file main_decoder.v
    Info (12023): Found entity 1: Main_decoder File: D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_SingleCycleProcessor/Main_decoder.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file control_unit.v
    Info (12023): Found entity 1: control_unit File: D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_SingleCycleProcessor/control_unit.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file mux_fetch.v
    Info (12023): Found entity 1: mux_fetch File: D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_SingleCycleProcessor/mux_fetch.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file pc.v
    Info (12023): Found entity 1: PC File: D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_SingleCycleProcessor/PC.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file stage_if.v
    Info (12023): Found entity 1: stage_IF File: D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_SingleCycleProcessor/stage_IF.v Line: 1
Info (12021): Found 2 design units, including 2 entities, in source file stage_id.v
    Info (12023): Found entity 1: stage_ID File: D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_SingleCycleProcessor/stage_ID.v Line: 1
    Info (12023): Found entity 2: stage_ID_tb File: D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_SingleCycleProcessor/stage_ID.v Line: 75
Info (12021): Found 1 design units, including 1 entities, in source file datamemory.v
    Info (12023): Found entity 1: DataMemory File: D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_SingleCycleProcessor/DataMemory.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file stage_ex.v
    Info (12023): Found entity 1: stage_EX File: D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_SingleCycleProcessor/stage_EX.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file add_pc_imm.v
    Info (12023): Found entity 1: add_pc_imm File: D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_SingleCycleProcessor/add_pc_imm.v Line: 1
Info (12021): Found 2 design units, including 2 entities, in source file riscv_singlecycleprocessor.v
    Info (12023): Found entity 1: RISCV_SingleCycleProcessor File: D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_SingleCycleProcessor/RISCV_SingleCycleProcessor.v Line: 1
    Info (12023): Found entity 2: RISCV_SingleCycleProcessor_tb File: D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_SingleCycleProcessor/RISCV_SingleCycleProcessor.v Line: 112
Info (12021): Found 1 design units, including 1 entities, in source file stage_wb.v
    Info (12023): Found entity 1: stage_WB File: D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_SingleCycleProcessor/stage_WB.v Line: 1
Warning (10236): Verilog HDL Implicit Net warning at stage_ID.v(103): created implicit net for "addr_rs1" File: D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_SingleCycleProcessor/stage_ID.v Line: 103
Warning (10236): Verilog HDL Implicit Net warning at stage_ID.v(104): created implicit net for "addr_rs2" File: D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_SingleCycleProcessor/stage_ID.v Line: 104
Warning (10236): Verilog HDL Implicit Net warning at stage_ID.v(105): created implicit net for "addr_rd" File: D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_SingleCycleProcessor/stage_ID.v Line: 105
Warning (10222): Verilog HDL Parameter Declaration warning at stage_ID.v(27): Parameter Declaration in module "stage_ID" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_SingleCycleProcessor/stage_ID.v Line: 27
Warning (10222): Verilog HDL Parameter Declaration warning at stage_ID.v(28): Parameter Declaration in module "stage_ID" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_SingleCycleProcessor/stage_ID.v Line: 28
Warning (10222): Verilog HDL Parameter Declaration warning at stage_ID.v(29): Parameter Declaration in module "stage_ID" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_SingleCycleProcessor/stage_ID.v Line: 29
Warning (10222): Verilog HDL Parameter Declaration warning at stage_EX.v(19): Parameter Declaration in module "stage_EX" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_SingleCycleProcessor/stage_EX.v Line: 19
Info (12127): Elaborating entity "RISCV_SingleCycleProcessor" for the top level hierarchy
Info (12128): Elaborating entity "stage_IF" for hierarchy "stage_IF:IF" File: D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_SingleCycleProcessor/RISCV_SingleCycleProcessor.v Line: 56
Info (12128): Elaborating entity "Add_Fetch" for hierarchy "stage_IF:IF|Add_Fetch:add1" File: D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_SingleCycleProcessor/stage_IF.v Line: 19
Info (12128): Elaborating entity "mux_fetch" for hierarchy "stage_IF:IF|mux_fetch:mux_1" File: D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_SingleCycleProcessor/stage_IF.v Line: 25
Info (12128): Elaborating entity "PC" for hierarchy "stage_IF:IF|PC:pc_1" File: D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_SingleCycleProcessor/stage_IF.v Line: 31
Info (12128): Elaborating entity "Memory_instruction" for hierarchy "stage_IF:IF|Memory_instruction:mem_ins" File: D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_SingleCycleProcessor/stage_IF.v Line: 35
Warning (10030): Net "memory_ins.data_a" at Memory_instruction.v(9) has no driver or initial value, using a default initial value '0' File: D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_SingleCycleProcessor/Memory_instruction.v Line: 9
Warning (10030): Net "memory_ins.waddr_a[0]" at Memory_instruction.v(9) has no driver or initial value, using a default initial value '0' File: D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_SingleCycleProcessor/Memory_instruction.v Line: 9
Warning (10030): Net "memory_ins.we_a" at Memory_instruction.v(9) has no driver or initial value, using a default initial value '0' File: D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_SingleCycleProcessor/Memory_instruction.v Line: 9
Info (12128): Elaborating entity "stage_ID" for hierarchy "stage_ID:ID" File: D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_SingleCycleProcessor/RISCV_SingleCycleProcessor.v Line: 76
Info (12128): Elaborating entity "ImmGen" for hierarchy "stage_ID:ID|ImmGen:imm_gen" File: D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_SingleCycleProcessor/stage_ID.v Line: 49
Info (12128): Elaborating entity "Registers" for hierarchy "stage_ID:ID|Registers:regs" File: D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_SingleCycleProcessor/stage_ID.v Line: 59
Warning (10240): Verilog HDL Always Construct warning at Registers.v(17): inferring latch(es) for variable "i", which holds its previous value in one or more paths through the always construct File: D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_SingleCycleProcessor/Registers.v Line: 17
Info (12128): Elaborating entity "control_unit" for hierarchy "stage_ID:ID|control_unit:control_unit" File: D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_SingleCycleProcessor/stage_ID.v Line: 71
Info (12128): Elaborating entity "Main_decoder" for hierarchy "stage_ID:ID|control_unit:control_unit|Main_decoder:main" File: D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_SingleCycleProcessor/control_unit.v Line: 27
Warning (10230): Verilog HDL assignment warning at Main_decoder.v(22): truncated value with size 32 to match size of target (2) File: D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_SingleCycleProcessor/Main_decoder.v Line: 22
Warning (10270): Verilog HDL Case Statement warning at Main_decoder.v(14): incomplete case statement has no default case item File: D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_SingleCycleProcessor/Main_decoder.v Line: 14
Warning (10240): Verilog HDL Always Construct warning at Main_decoder.v(13): inferring latch(es) for variable "RegWrite", which holds its previous value in one or more paths through the always construct File: D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_SingleCycleProcessor/Main_decoder.v Line: 13
Warning (10240): Verilog HDL Always Construct warning at Main_decoder.v(13): inferring latch(es) for variable "ImmSrc", which holds its previous value in one or more paths through the always construct File: D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_SingleCycleProcessor/Main_decoder.v Line: 13
Warning (10240): Verilog HDL Always Construct warning at Main_decoder.v(13): inferring latch(es) for variable "ALUSrc", which holds its previous value in one or more paths through the always construct File: D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_SingleCycleProcessor/Main_decoder.v Line: 13
Warning (10240): Verilog HDL Always Construct warning at Main_decoder.v(13): inferring latch(es) for variable "MemWrite", which holds its previous value in one or more paths through the always construct File: D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_SingleCycleProcessor/Main_decoder.v Line: 13
Warning (10240): Verilog HDL Always Construct warning at Main_decoder.v(13): inferring latch(es) for variable "ResultSrc", which holds its previous value in one or more paths through the always construct File: D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_SingleCycleProcessor/Main_decoder.v Line: 13
Warning (10240): Verilog HDL Always Construct warning at Main_decoder.v(13): inferring latch(es) for variable "Branch", which holds its previous value in one or more paths through the always construct File: D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_SingleCycleProcessor/Main_decoder.v Line: 13
Warning (10240): Verilog HDL Always Construct warning at Main_decoder.v(13): inferring latch(es) for variable "ALUOp", which holds its previous value in one or more paths through the always construct File: D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_SingleCycleProcessor/Main_decoder.v Line: 13
Info (10041): Inferred latch for "ALUOp[0]" at Main_decoder.v(13) File: D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_SingleCycleProcessor/Main_decoder.v Line: 13
Info (10041): Inferred latch for "ALUOp[1]" at Main_decoder.v(13) File: D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_SingleCycleProcessor/Main_decoder.v Line: 13
Info (10041): Inferred latch for "Branch" at Main_decoder.v(13) File: D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_SingleCycleProcessor/Main_decoder.v Line: 13
Info (10041): Inferred latch for "ResultSrc[0]" at Main_decoder.v(13) File: D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_SingleCycleProcessor/Main_decoder.v Line: 13
Info (10041): Inferred latch for "ResultSrc[1]" at Main_decoder.v(13) File: D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_SingleCycleProcessor/Main_decoder.v Line: 13
Info (10041): Inferred latch for "MemWrite" at Main_decoder.v(13) File: D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_SingleCycleProcessor/Main_decoder.v Line: 13
Info (10041): Inferred latch for "ALUSrc" at Main_decoder.v(13) File: D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_SingleCycleProcessor/Main_decoder.v Line: 13
Info (10041): Inferred latch for "ImmSrc[0]" at Main_decoder.v(13) File: D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_SingleCycleProcessor/Main_decoder.v Line: 13
Info (10041): Inferred latch for "ImmSrc[1]" at Main_decoder.v(13) File: D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_SingleCycleProcessor/Main_decoder.v Line: 13
Info (10041): Inferred latch for "RegWrite" at Main_decoder.v(13) File: D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_SingleCycleProcessor/Main_decoder.v Line: 13
Info (12128): Elaborating entity "ALU_decoder" for hierarchy "stage_ID:ID|control_unit:control_unit|ALU_decoder:decode_1" File: D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_SingleCycleProcessor/control_unit.v Line: 33
Warning (10270): Verilog HDL Case Statement warning at ALU_decoder.v(10): incomplete case statement has no default case item File: D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_SingleCycleProcessor/ALU_decoder.v Line: 10
Warning (10240): Verilog HDL Always Construct warning at ALU_decoder.v(9): inferring latch(es) for variable "ALUControl", which holds its previous value in one or more paths through the always construct File: D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_SingleCycleProcessor/ALU_decoder.v Line: 9
Info (10041): Inferred latch for "ALUControl[0]" at ALU_decoder.v(9) File: D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_SingleCycleProcessor/ALU_decoder.v Line: 9
Info (10041): Inferred latch for "ALUControl[1]" at ALU_decoder.v(9) File: D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_SingleCycleProcessor/ALU_decoder.v Line: 9
Info (10041): Inferred latch for "ALUControl[2]" at ALU_decoder.v(9) File: D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_SingleCycleProcessor/ALU_decoder.v Line: 9
Info (12128): Elaborating entity "stage_EX" for hierarchy "stage_EX:EX" File: D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_SingleCycleProcessor/RISCV_SingleCycleProcessor.v Line: 88
Info (12128): Elaborating entity "alu" for hierarchy "stage_EX:EX|alu:alu" File: D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_SingleCycleProcessor/stage_EX.v Line: 29
Info (12128): Elaborating entity "add_pc_imm" for hierarchy "stage_EX:EX|add_pc_imm:adder" File: D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_SingleCycleProcessor/stage_EX.v Line: 34
Info (12128): Elaborating entity "DataMemory" for hierarchy "DataMemory:MEM" File: D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_SingleCycleProcessor/RISCV_SingleCycleProcessor.v Line: 97
Warning (10240): Verilog HDL Always Construct warning at DataMemory.v(19): inferring latch(es) for variable "i", which holds its previous value in one or more paths through the always construct File: D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_SingleCycleProcessor/DataMemory.v Line: 19
Info (12128): Elaborating entity "stage_WB" for hierarchy "stage_WB:WB" File: D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_SingleCycleProcessor/RISCV_SingleCycleProcessor.v Line: 107
Info (144001): Generated suppressed messages file D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_SingleCycleProcessor/output_files/RISCV_SingleCycleProcessor.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 2 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "clk" File: D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_SingleCycleProcessor/RISCV_SingleCycleProcessor.v Line: 16
    Warning (15610): No output dependent on input pin "rst_n" File: D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_SingleCycleProcessor/RISCV_SingleCycleProcessor.v Line: 18
Info (21057): Implemented 2 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 2 input pins
    Info (21059): Implemented 0 output pins
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 27 warnings
    Info: Peak virtual memory: 4761 megabytes
    Info: Processing ended: Sun May 19 15:32:24 2024
    Info: Elapsed time: 00:00:08
    Info: Total CPU time (on all processors): 00:00:06


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_SingleCycleProcessor/output_files/RISCV_SingleCycleProcessor.map.smsg.


