// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2019.2
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config10_s_HH_
#define _relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config10_s_HH_

#include "systemc.h"
#include "AESL_pkg.h"


namespace ap_rtl {

struct relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config10_s : public sc_module {
    // Port declarations 43
    sc_out< sc_logic > ap_ready;
    sc_in< sc_lv<16> > data_1_V_read;
    sc_in< sc_lv<16> > data_5_V_read;
    sc_in< sc_lv<16> > data_6_V_read;
    sc_in< sc_lv<16> > data_7_V_read;
    sc_in< sc_lv<16> > data_10_V_read;
    sc_in< sc_lv<16> > data_12_V_read;
    sc_in< sc_lv<16> > data_13_V_read;
    sc_in< sc_lv<16> > data_14_V_read;
    sc_in< sc_lv<16> > data_15_V_read;
    sc_in< sc_lv<16> > data_16_V_read;
    sc_in< sc_lv<16> > data_17_V_read;
    sc_in< sc_lv<16> > data_18_V_read;
    sc_in< sc_lv<16> > data_19_V_read;
    sc_in< sc_lv<16> > data_21_V_read;
    sc_in< sc_lv<16> > data_23_V_read;
    sc_in< sc_lv<16> > data_24_V_read;
    sc_in< sc_lv<16> > data_25_V_read;
    sc_in< sc_lv<16> > data_26_V_read;
    sc_in< sc_lv<16> > data_29_V_read;
    sc_in< sc_lv<16> > data_30_V_read;
    sc_in< sc_lv<16> > data_31_V_read;
    sc_out< sc_lv<16> > ap_return_0;
    sc_out< sc_lv<16> > ap_return_1;
    sc_out< sc_lv<16> > ap_return_2;
    sc_out< sc_lv<16> > ap_return_3;
    sc_out< sc_lv<16> > ap_return_4;
    sc_out< sc_lv<16> > ap_return_5;
    sc_out< sc_lv<16> > ap_return_6;
    sc_out< sc_lv<16> > ap_return_7;
    sc_out< sc_lv<16> > ap_return_8;
    sc_out< sc_lv<16> > ap_return_9;
    sc_out< sc_lv<16> > ap_return_10;
    sc_out< sc_lv<16> > ap_return_11;
    sc_out< sc_lv<16> > ap_return_12;
    sc_out< sc_lv<16> > ap_return_13;
    sc_out< sc_lv<16> > ap_return_14;
    sc_out< sc_lv<16> > ap_return_15;
    sc_out< sc_lv<16> > ap_return_16;
    sc_out< sc_lv<16> > ap_return_17;
    sc_out< sc_lv<16> > ap_return_18;
    sc_out< sc_lv<16> > ap_return_19;
    sc_out< sc_lv<16> > ap_return_20;


    // Module declarations
    relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config10_s(sc_module_name name);
    SC_HAS_PROCESS(relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config10_s);

    ~relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config10_s();

    sc_trace_file* mVcdFile;

    sc_signal< sc_lv<1> > icmp_ln1494_1_fu_186_p2;
    sc_signal< sc_lv<15> > trunc_ln45_fu_192_p1;
    sc_signal< sc_lv<15> > select_ln45_fu_196_p3;
    sc_signal< sc_lv<1> > icmp_ln1494_5_fu_208_p2;
    sc_signal< sc_lv<15> > trunc_ln45_86_fu_214_p1;
    sc_signal< sc_lv<15> > select_ln45_86_fu_218_p3;
    sc_signal< sc_lv<1> > icmp_ln1494_6_fu_230_p2;
    sc_signal< sc_lv<15> > trunc_ln45_87_fu_236_p1;
    sc_signal< sc_lv<15> > select_ln45_87_fu_240_p3;
    sc_signal< sc_lv<1> > icmp_ln1494_7_fu_252_p2;
    sc_signal< sc_lv<15> > trunc_ln45_88_fu_258_p1;
    sc_signal< sc_lv<15> > select_ln45_88_fu_262_p3;
    sc_signal< sc_lv<1> > icmp_ln1494_10_fu_274_p2;
    sc_signal< sc_lv<15> > trunc_ln45_89_fu_280_p1;
    sc_signal< sc_lv<15> > select_ln45_89_fu_284_p3;
    sc_signal< sc_lv<1> > icmp_ln1494_12_fu_296_p2;
    sc_signal< sc_lv<15> > trunc_ln45_90_fu_302_p1;
    sc_signal< sc_lv<15> > select_ln45_90_fu_306_p3;
    sc_signal< sc_lv<1> > icmp_ln1494_13_fu_318_p2;
    sc_signal< sc_lv<15> > trunc_ln45_91_fu_324_p1;
    sc_signal< sc_lv<15> > select_ln45_91_fu_328_p3;
    sc_signal< sc_lv<1> > icmp_ln1494_14_fu_340_p2;
    sc_signal< sc_lv<15> > trunc_ln45_92_fu_346_p1;
    sc_signal< sc_lv<15> > select_ln45_92_fu_350_p3;
    sc_signal< sc_lv<1> > icmp_ln1494_15_fu_362_p2;
    sc_signal< sc_lv<15> > trunc_ln45_93_fu_368_p1;
    sc_signal< sc_lv<15> > select_ln45_93_fu_372_p3;
    sc_signal< sc_lv<1> > icmp_ln1494_16_fu_384_p2;
    sc_signal< sc_lv<15> > trunc_ln45_94_fu_390_p1;
    sc_signal< sc_lv<15> > select_ln45_94_fu_394_p3;
    sc_signal< sc_lv<1> > icmp_ln1494_17_fu_406_p2;
    sc_signal< sc_lv<15> > trunc_ln45_95_fu_412_p1;
    sc_signal< sc_lv<15> > select_ln45_95_fu_416_p3;
    sc_signal< sc_lv<1> > icmp_ln1494_18_fu_428_p2;
    sc_signal< sc_lv<15> > trunc_ln45_96_fu_434_p1;
    sc_signal< sc_lv<15> > select_ln45_96_fu_438_p3;
    sc_signal< sc_lv<1> > icmp_ln1494_19_fu_450_p2;
    sc_signal< sc_lv<15> > trunc_ln45_97_fu_456_p1;
    sc_signal< sc_lv<15> > select_ln45_97_fu_460_p3;
    sc_signal< sc_lv<1> > icmp_ln1494_21_fu_472_p2;
    sc_signal< sc_lv<15> > trunc_ln45_98_fu_478_p1;
    sc_signal< sc_lv<15> > select_ln45_98_fu_482_p3;
    sc_signal< sc_lv<1> > icmp_ln1494_23_fu_494_p2;
    sc_signal< sc_lv<15> > trunc_ln45_99_fu_500_p1;
    sc_signal< sc_lv<15> > select_ln45_99_fu_504_p3;
    sc_signal< sc_lv<1> > icmp_ln1494_24_fu_516_p2;
    sc_signal< sc_lv<15> > trunc_ln45_100_fu_522_p1;
    sc_signal< sc_lv<15> > select_ln45_100_fu_526_p3;
    sc_signal< sc_lv<1> > icmp_ln1494_25_fu_538_p2;
    sc_signal< sc_lv<15> > trunc_ln45_101_fu_544_p1;
    sc_signal< sc_lv<15> > select_ln45_101_fu_548_p3;
    sc_signal< sc_lv<1> > icmp_ln1494_26_fu_560_p2;
    sc_signal< sc_lv<15> > trunc_ln45_102_fu_566_p1;
    sc_signal< sc_lv<15> > select_ln45_102_fu_570_p3;
    sc_signal< sc_lv<1> > icmp_ln1494_29_fu_582_p2;
    sc_signal< sc_lv<15> > trunc_ln45_103_fu_588_p1;
    sc_signal< sc_lv<15> > select_ln45_103_fu_592_p3;
    sc_signal< sc_lv<1> > icmp_ln1494_30_fu_604_p2;
    sc_signal< sc_lv<15> > trunc_ln45_104_fu_610_p1;
    sc_signal< sc_lv<15> > select_ln45_104_fu_614_p3;
    sc_signal< sc_lv<1> > icmp_ln1494_31_fu_626_p2;
    sc_signal< sc_lv<15> > trunc_ln45_105_fu_632_p1;
    sc_signal< sc_lv<15> > select_ln45_105_fu_636_p3;
    sc_signal< sc_lv<16> > zext_ln45_fu_204_p1;
    sc_signal< sc_lv<16> > zext_ln45_86_fu_226_p1;
    sc_signal< sc_lv<16> > zext_ln45_87_fu_248_p1;
    sc_signal< sc_lv<16> > zext_ln45_88_fu_270_p1;
    sc_signal< sc_lv<16> > zext_ln45_89_fu_292_p1;
    sc_signal< sc_lv<16> > zext_ln45_90_fu_314_p1;
    sc_signal< sc_lv<16> > zext_ln45_91_fu_336_p1;
    sc_signal< sc_lv<16> > zext_ln45_92_fu_358_p1;
    sc_signal< sc_lv<16> > zext_ln45_93_fu_380_p1;
    sc_signal< sc_lv<16> > zext_ln45_94_fu_402_p1;
    sc_signal< sc_lv<16> > zext_ln45_95_fu_424_p1;
    sc_signal< sc_lv<16> > zext_ln45_96_fu_446_p1;
    sc_signal< sc_lv<16> > zext_ln45_97_fu_468_p1;
    sc_signal< sc_lv<16> > zext_ln45_98_fu_490_p1;
    sc_signal< sc_lv<16> > zext_ln45_99_fu_512_p1;
    sc_signal< sc_lv<16> > zext_ln45_100_fu_534_p1;
    sc_signal< sc_lv<16> > zext_ln45_101_fu_556_p1;
    sc_signal< sc_lv<16> > zext_ln45_102_fu_578_p1;
    sc_signal< sc_lv<16> > zext_ln45_103_fu_600_p1;
    sc_signal< sc_lv<16> > zext_ln45_104_fu_622_p1;
    sc_signal< sc_lv<16> > zext_ln45_105_fu_644_p1;
    static const sc_logic ap_const_logic_1;
    static const bool ap_const_boolean_1;
    static const sc_lv<16> ap_const_lv16_0;
    static const sc_lv<15> ap_const_lv15_0;
    static const sc_logic ap_const_logic_0;
    // Thread declarations
    void thread_ap_ready();
    void thread_ap_return_0();
    void thread_ap_return_1();
    void thread_ap_return_10();
    void thread_ap_return_11();
    void thread_ap_return_12();
    void thread_ap_return_13();
    void thread_ap_return_14();
    void thread_ap_return_15();
    void thread_ap_return_16();
    void thread_ap_return_17();
    void thread_ap_return_18();
    void thread_ap_return_19();
    void thread_ap_return_2();
    void thread_ap_return_20();
    void thread_ap_return_3();
    void thread_ap_return_4();
    void thread_ap_return_5();
    void thread_ap_return_6();
    void thread_ap_return_7();
    void thread_ap_return_8();
    void thread_ap_return_9();
    void thread_icmp_ln1494_10_fu_274_p2();
    void thread_icmp_ln1494_12_fu_296_p2();
    void thread_icmp_ln1494_13_fu_318_p2();
    void thread_icmp_ln1494_14_fu_340_p2();
    void thread_icmp_ln1494_15_fu_362_p2();
    void thread_icmp_ln1494_16_fu_384_p2();
    void thread_icmp_ln1494_17_fu_406_p2();
    void thread_icmp_ln1494_18_fu_428_p2();
    void thread_icmp_ln1494_19_fu_450_p2();
    void thread_icmp_ln1494_1_fu_186_p2();
    void thread_icmp_ln1494_21_fu_472_p2();
    void thread_icmp_ln1494_23_fu_494_p2();
    void thread_icmp_ln1494_24_fu_516_p2();
    void thread_icmp_ln1494_25_fu_538_p2();
    void thread_icmp_ln1494_26_fu_560_p2();
    void thread_icmp_ln1494_29_fu_582_p2();
    void thread_icmp_ln1494_30_fu_604_p2();
    void thread_icmp_ln1494_31_fu_626_p2();
    void thread_icmp_ln1494_5_fu_208_p2();
    void thread_icmp_ln1494_6_fu_230_p2();
    void thread_icmp_ln1494_7_fu_252_p2();
    void thread_select_ln45_100_fu_526_p3();
    void thread_select_ln45_101_fu_548_p3();
    void thread_select_ln45_102_fu_570_p3();
    void thread_select_ln45_103_fu_592_p3();
    void thread_select_ln45_104_fu_614_p3();
    void thread_select_ln45_105_fu_636_p3();
    void thread_select_ln45_86_fu_218_p3();
    void thread_select_ln45_87_fu_240_p3();
    void thread_select_ln45_88_fu_262_p3();
    void thread_select_ln45_89_fu_284_p3();
    void thread_select_ln45_90_fu_306_p3();
    void thread_select_ln45_91_fu_328_p3();
    void thread_select_ln45_92_fu_350_p3();
    void thread_select_ln45_93_fu_372_p3();
    void thread_select_ln45_94_fu_394_p3();
    void thread_select_ln45_95_fu_416_p3();
    void thread_select_ln45_96_fu_438_p3();
    void thread_select_ln45_97_fu_460_p3();
    void thread_select_ln45_98_fu_482_p3();
    void thread_select_ln45_99_fu_504_p3();
    void thread_select_ln45_fu_196_p3();
    void thread_trunc_ln45_100_fu_522_p1();
    void thread_trunc_ln45_101_fu_544_p1();
    void thread_trunc_ln45_102_fu_566_p1();
    void thread_trunc_ln45_103_fu_588_p1();
    void thread_trunc_ln45_104_fu_610_p1();
    void thread_trunc_ln45_105_fu_632_p1();
    void thread_trunc_ln45_86_fu_214_p1();
    void thread_trunc_ln45_87_fu_236_p1();
    void thread_trunc_ln45_88_fu_258_p1();
    void thread_trunc_ln45_89_fu_280_p1();
    void thread_trunc_ln45_90_fu_302_p1();
    void thread_trunc_ln45_91_fu_324_p1();
    void thread_trunc_ln45_92_fu_346_p1();
    void thread_trunc_ln45_93_fu_368_p1();
    void thread_trunc_ln45_94_fu_390_p1();
    void thread_trunc_ln45_95_fu_412_p1();
    void thread_trunc_ln45_96_fu_434_p1();
    void thread_trunc_ln45_97_fu_456_p1();
    void thread_trunc_ln45_98_fu_478_p1();
    void thread_trunc_ln45_99_fu_500_p1();
    void thread_trunc_ln45_fu_192_p1();
    void thread_zext_ln45_100_fu_534_p1();
    void thread_zext_ln45_101_fu_556_p1();
    void thread_zext_ln45_102_fu_578_p1();
    void thread_zext_ln45_103_fu_600_p1();
    void thread_zext_ln45_104_fu_622_p1();
    void thread_zext_ln45_105_fu_644_p1();
    void thread_zext_ln45_86_fu_226_p1();
    void thread_zext_ln45_87_fu_248_p1();
    void thread_zext_ln45_88_fu_270_p1();
    void thread_zext_ln45_89_fu_292_p1();
    void thread_zext_ln45_90_fu_314_p1();
    void thread_zext_ln45_91_fu_336_p1();
    void thread_zext_ln45_92_fu_358_p1();
    void thread_zext_ln45_93_fu_380_p1();
    void thread_zext_ln45_94_fu_402_p1();
    void thread_zext_ln45_95_fu_424_p1();
    void thread_zext_ln45_96_fu_446_p1();
    void thread_zext_ln45_97_fu_468_p1();
    void thread_zext_ln45_98_fu_490_p1();
    void thread_zext_ln45_99_fu_512_p1();
    void thread_zext_ln45_fu_204_p1();
};

}

using namespace ap_rtl;

#endif
