
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Strict//EN"
 "http://www.w3.org/TR/xhtml1/DTD/xhtml1-strict.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
 <head>
  <meta http-equiv="Content-Type" content="text/html; charset=UTF-8"/>
  <title>x86/mm: Improve switch_mm barrier comments - Patchwork</title>
  <link rel="stylesheet" type="text/css" href="/static/css/style.css"/>
  <script type="text/javascript" src="/static/js/common.js"></script>
  <script type="text/javascript" src="/static/js/jquery-1.10.1.min.js"></script>

 </head>
 <body>
  <div id="title">
  <h1 style="float: left;">
     <a
      href="/">Patchwork</a>
    x86/mm: Improve switch_mm barrier comments</h1>
  <div id="auth">

     <a href="/user/login/">login</a>
     <br/>
     <a href="/register/">register</a>
     <br/>
     <a href="/mail/">mail settings</a>

   </div>
   <div style="clear: both;"></div>
  </div>
  <div id="nav">
   <div id="navleft">
   
    <strong>Project</strong>: LKML
     :
     <a href="/project/LKML/list/"
      >patches</a>
     :
     <a href="/project/LKML/"
      >project info</a>
    
     :
     <a href="/"
     >other projects</a>
     
    
   </div>
   <div id="navright">
    <a href="/help/about/">about</a>
   </div>
   <div style="clear: both"></div>
  </div>

  <div id="content">

<script language="JavaScript" type="text/javascript">
function toggle_headers(link_id, headers_id)
{
    var link = document.getElementById(link_id)
    var headers = document.getElementById(headers_id)

    var hidden = headers.style['display'] == 'none';

    if (hidden) {
        link.innerHTML = 'hide';
        headers.style['display'] = 'block';
    } else {
        link.innerHTML = 'show';
        headers.style['display'] = 'none';
    }

}
</script>

<table class="patchmeta">
 <tr>
  <th>Submitter</th>
  <td><a href="/project/LKML/list/?submitter=125831">Andrew Lutomirski</a></td>
 </tr>
 <tr>
  <th>Date</th>
  <td>Jan. 12, 2016, 8:11 p.m.</td>
 </tr>
 <tr>
  <th>Message ID</th>
  <td>&lt;e0dccd19c3b5c25107bb6d460c3d180c15b3c9fd.1452629371.git.luto@kernel.org&gt;</td>
 </tr>
 <tr>
  <th>Download</th>
  <td>
   <a href="/patch/8020791/mbox/"
   >mbox</a>
|
   <a href="/patch/8020791/raw/"
   >patch</a>

   </td>
 </tr>
 <tr>
  <th>Permalink</th>
  <td><a href="/patch/8020791/">/patch/8020791/</a>
 </tr>
  <tr>
   <th>State</th>
   <td>New</td>
  </tr>


 <tr>
  <th>Headers</th>
  <td><a id="togglepatchheaders"
   href="javascript:toggle_headers('togglepatchheaders', 'patchheaders')"
   >show</a>
   <div id="patchheaders" class="patchheaders" style="display:none;">
    <pre>Return-Path: &lt;linux-kernel-owner@kernel.org&gt;
X-Original-To: patchwork-LKML@patchwork.kernel.org
Delivered-To: patchwork-parsemail@patchwork1.web.kernel.org
Received: from mail.kernel.org (mail.kernel.org [198.145.29.136])
	by patchwork1.web.kernel.org (Postfix) with ESMTP id 4764C9F716
	for &lt;patchwork-LKML@patchwork.kernel.org&gt;;
	Tue, 12 Jan 2016 20:12:06 +0000 (UTC)
Received: from mail.kernel.org (localhost [127.0.0.1])
	by mail.kernel.org (Postfix) with ESMTP id A9583203ED
	for &lt;patchwork-LKML@patchwork.kernel.org&gt;;
	Tue, 12 Jan 2016 20:12:05 +0000 (UTC)
Received: from vger.kernel.org (vger.kernel.org [209.132.180.67])
	by mail.kernel.org (Postfix) with ESMTP id 02FBF203E9
	for &lt;patchwork-LKML@patchwork.kernel.org&gt;;
	Tue, 12 Jan 2016 20:12:05 +0000 (UTC)
Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand
	id S1752787AbcALUMA (ORCPT
	&lt;rfc822;patchwork-LKML@patchwork.kernel.org&gt;);
	Tue, 12 Jan 2016 15:12:00 -0500
Received: from mail.kernel.org ([198.145.29.136]:51683 &quot;EHLO mail.kernel.org&quot;
	rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP
	id S1752464AbcALULQ (ORCPT &lt;rfc822;linux-kernel@vger.kernel.org&gt;);
	Tue, 12 Jan 2016 15:11:16 -0500
Received: from mail.kernel.org (localhost [127.0.0.1])
	by mail.kernel.org (Postfix) with ESMTP id A2074203E9;
	Tue, 12 Jan 2016 20:11:15 +0000 (UTC)
Received: from localhost (c-71-202-137-17.hsd1.ca.comcast.net
	[71.202.137.17])
	(using TLSv1.2 with cipher AES128-GCM-SHA256 (128/128 bits))
	(No client certificate requested)
	by mail.kernel.org (Postfix) with ESMTPSA id E0274203E5;
	Tue, 12 Jan 2016 20:11:14 +0000 (UTC)
From: Andy Lutomirski &lt;luto@kernel.org&gt;
To: peterz@infradead.org, x86@kernel.org
Cc: &quot;linux-kernel@vger.kernel.org&quot; &lt;linux-kernel@vger.kernel.org&gt;,
	Dave Hansen &lt;dave.hansen@linux.intel.com&gt;,
	Rik van Riel &lt;riel@redhat.com&gt;, Brian Gerst &lt;brgerst@gmail.com&gt;,
	Andrew Morton &lt;akpm@linux-foundation.org&gt;,
	Denys Vlasenko &lt;dvlasenk@redhat.com&gt;, Borislav Petkov &lt;bp@alien8.de&gt;,
	Linus Torvalds &lt;torvalds@linux-foundation.org&gt;,
	&quot;linux-tip-commits@vger.kernel.org&quot; &lt;linux-tip-commits@vger.kernel.org&gt;,
	Andy Lutomirski &lt;luto@kernel.org&gt;, stable@vger.kernel.org
Subject: [PATCH] x86/mm: Improve switch_mm barrier comments
Date: Tue, 12 Jan 2016 12:11:10 -0800
Message-Id: &lt;e0dccd19c3b5c25107bb6d460c3d180c15b3c9fd.1452629371.git.luto@kernel.org&gt;
X-Mailer: git-send-email 2.5.0
In-Reply-To: &lt;20160112102105.GA4878@gmail.com&gt;
References: &lt;20160112102105.GA4878@gmail.com&gt;
X-Spam-Status: No, score=-6.9 required=5.0 tests=BAYES_00, RCVD_IN_DNSWL_HI, 
	RP_MATCHES_RCVD,
	UNPARSEABLE_RELAY autolearn=unavailable version=3.3.1
X-Spam-Checker-Version: SpamAssassin 3.3.1 (2010-03-16) on mail.kernel.org
X-Virus-Scanned: ClamAV using ClamSMTP
Sender: linux-kernel-owner@vger.kernel.org
Precedence: bulk
List-ID: &lt;linux-kernel.vger.kernel.org&gt;
X-Mailing-List: linux-kernel@vger.kernel.org
X-Virus-Scanned: ClamAV using ClamSMTP
</pre>
   </div>
  </td>
 </tr>
</table>

<div class="patchforms">





 <div style="clear: both;">
 </div>
</div>



<h2>Comments</h2>

<div class="comment">
<div class="meta"><a href="/project/LKML/list/?submitter=125831">Andrew Lutomirski</a> - Jan. 12, 2016, 8:11 p.m.</div>
<pre class="content">
My previous comments were still a bit confusing and there was a
typo.  Fix it up.

Reported-by: Peter Zijlstra &lt;peterz@infradead.org&gt;
Fixes: 71b3c126e611 (&quot;x86/mm: Add barriers and document switch_mm()-vs-flush synchronization&quot;)
Cc: stable@vger.kernel.org
<span class="signed-off-by">Signed-off-by: Andy Lutomirski &lt;luto@kernel.org&gt;</span>
---
 arch/x86/include/asm/mmu_context.h | 13 +++++++------
 1 file changed, 7 insertions(+), 6 deletions(-)
</pre>
</div>



<h2>Patch</h2>
<div class="patch">
<pre class="content">
<span class="p_header">diff --git a/arch/x86/include/asm/mmu_context.h b/arch/x86/include/asm/mmu_context.h</span>
<span class="p_header">index 1edc9cd198b8..e08d27369fce 100644</span>
<span class="p_header">--- a/arch/x86/include/asm/mmu_context.h</span>
<span class="p_header">+++ b/arch/x86/include/asm/mmu_context.h</span>
<span class="p_chunk">@@ -132,14 +132,14 @@</span> <span class="p_context"> static inline void switch_mm(struct mm_struct *prev, struct mm_struct *next,</span>
 		 * be sent, and CPU 0&#39;s TLB will contain a stale entry.)
 		 *
 		 * The bad outcome can occur if either CPU&#39;s load is
<span class="p_del">-		 * reordered before that CPU&#39;s store, so both CPUs much</span>
<span class="p_add">+		 * reordered before that CPU&#39;s store, so both CPUs must</span>
 		 * execute full barriers to prevent this from happening.
 		 *
 		 * Thus, switch_mm needs a full barrier between the
 		 * store to mm_cpumask and any operation that could load
 		 * from next-&gt;pgd.  This barrier synchronizes with
<span class="p_del">-		 * remote TLB flushers.  Fortunately, load_cr3 is</span>
<span class="p_del">-		 * serializing and thus acts as a full barrier.</span>
<span class="p_add">+		 * remote TLB flushers.  Fortunately, cpumask_set_cpu is</span>
<span class="p_add">+		 * (on x86) a full barrier, and load_cr3 is serializing.</span>
 		 *
 		 */
 		load_cr3(next-&gt;pgd);
<span class="p_chunk">@@ -188,9 +188,10 @@</span> <span class="p_context"> static inline void switch_mm(struct mm_struct *prev, struct mm_struct *next,</span>
 			 * tlb flush IPI delivery. We must reload CR3
 			 * to make sure to use no freed page tables.
 			 *
<span class="p_del">-			 * As above, this is a barrier that forces</span>
<span class="p_del">-			 * TLB repopulation to be ordered after the</span>
<span class="p_del">-			 * store to mm_cpumask.</span>
<span class="p_add">+			 * As above, either of cpumask_set_cpu and</span>
<span class="p_add">+			 * load_cr3 is a sufficient barrier to force TLB</span>
<span class="p_add">+			 * repopulation to be ordered after the store to</span>
<span class="p_add">+			 * mm_cpumask.</span>
 			 */
 			load_cr3(next-&gt;pgd);
 			trace_tlb_flush(TLB_FLUSH_ON_TASK_SWITCH, TLB_FLUSH_ALL);

</pre>
</div>




  </div>
  <div id="footer">
   <a href="http://jk.ozlabs.org/projects/patchwork/">patchwork</a>
   patch tracking system
  </div>
 </body>
</html>



