#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:47:09 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Tue Mar 23 09:03:57 2021
# Process ID: 5590
# Current directory: /home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_AP/Basic_1x1.runs/design_1_TX_Block_AP_0_0_synth_1
# Command line: vivado -log design_1_TX_Block_AP_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_TX_Block_AP_0_0.tcl
# Log file: /home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_AP/Basic_1x1.runs/design_1_TX_Block_AP_0_0_synth_1/design_1_TX_Block_AP_0_0.vds
# Journal file: /home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_AP/Basic_1x1.runs/design_1_TX_Block_AP_0_0_synth_1/vivado.jou
#-----------------------------------------------------------
source design_1_TX_Block_AP_0_0.tcl -notrace
WARNING: [Common 17-1361] You have specified a new message control rule that is equivalent to an existing rule with attributes ' -id {[BD 41-1306]}  -suppress '. The existing rule will be replaced.
WARNING: [Common 17-1361] You have specified a new message control rule that is equivalent to an existing rule with attributes ' -id {[BD 41-1306]}  -suppress '. The existing rule will be replaced.
WARNING: [Common 17-1361] You have specified a new message control rule that is equivalent to an existing rule with attributes ' -id {[BD 41-1306]}  -suppress '. The existing rule will be replaced.
WARNING: [Common 17-1361] You have specified a new message control rule that is equivalent to an existing rule with attributes ' -id {[BD 41-1306]}  -suppress '. The existing rule will be replaced.
WARNING: [Common 17-1361] You have specified a new message control rule that is equivalent to an existing rule with attributes ' -id {[BD 41-1271]}  -suppress '. The existing rule will be replaced.
WARNING: [Common 17-1361] You have specified a new message control rule that is equivalent to an existing rule with attributes ' -id {[BD 41-1306]}  -suppress '. The existing rule will be replaced.
WARNING: [Common 17-1361] You have specified a new message control rule that is equivalent to an existing rule with attributes ' -id {[BD 41-1271]}  -suppress '. The existing rule will be replaced.
WARNING: [Common 17-1361] You have specified a new message control rule that is equivalent to an existing rule with attributes ' -id {[BD 41-1271]}  -suppress '. The existing rule will be replaced.
WARNING: [Common 17-1361] You have specified a new message control rule that is equivalent to an existing rule with attributes ' -id {[BD 41-1306]}  -suppress '. The existing rule will be replaced.
WARNING: [Common 17-1361] You have specified a new message control rule that is equivalent to an existing rule with attributes ' -id {[BD 41-1306]}  -suppress '. The existing rule will be replaced.
WARNING: [Common 17-1361] You have specified a new message control rule that is equivalent to an existing rule with attributes ' -id {[BD 41-1271]}  -suppress '. The existing rule will be replaced.
WARNING: [Common 17-1361] You have specified a new message control rule that is equivalent to an existing rule with attributes ' -id {[BD 41-1271]}  -suppress '. The existing rule will be replaced.
WARNING: [Common 17-1361] You have specified a new message control rule that is equivalent to an existing rule with attributes ' -id {[BD 41-1271]}  -suppress '. The existing rule will be replaced.
WARNING: [Common 17-1361] You have specified a new message control rule that is equivalent to an existing rule with attributes ' -id {[BD 41-1306]}  -suppress '. The existing rule will be replaced.
WARNING: [Common 17-1361] You have specified a new message control rule that is equivalent to an existing rule with attributes ' -id {[BD 41-1271]}  -suppress '. The existing rule will be replaced.
WARNING: [Common 17-1361] You have specified a new message control rule that is equivalent to an existing rule with attributes ' -id {[BD 41-1271]}  -suppress '. The existing rule will be replaced.
WARNING: [Common 17-1361] You have specified a new message control rule that is equivalent to an existing rule with attributes ' -id {[BD 41-1306]}  -suppress '. The existing rule will be replaced.
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-3685] Ignored loading user repository '/home/rafael/Documentos/RFSoC_Vivado/ip_repo/RX_Block_AP_1.0'. The path is contained within another repository.
WARNING: [IP_Flow 19-3685] Ignored loading user repository '/home/rafael/Documentos/RFSoC_Vivado/ip_repo/RX_Block_STA_1.0'. The path is contained within another repository.
WARNING: [IP_Flow 19-2207] Repository '/home/rafael/Documentos/RFSoC_Vivado/ip_repo/RX_Block_STA_1.0' already exists; ignoring attempt to add it again.
WARNING: [IP_Flow 19-3685] Ignored loading user repository '/home/rafael/Documentos/RFSoC_Vivado/ip_repo/RX_Block_STA_1.0'. The path is contained within another repository.
WARNING: [IP_Flow 19-3685] Ignored loading user repository '/home/rafael/Documentos/RFSoC_Vivado/ip_repo/rate_converter_1.0'. The path is contained within another repository.
WARNING: [IP_Flow 19-3685] Ignored loading user repository '/home/rafael/Documentos/RFSoC_Vivado/ip_repo/packet_detector_11AD_1.0'. The path is contained within another repository.
WARNING: [IP_Flow 19-3685] Ignored loading user repository '/home/rafael/Documentos/RFSoC_Vivado/ip_repo/rate_conversion_1.0'. The path is contained within another repository.
WARNING: [IP_Flow 19-3685] Ignored loading user repository '/home/rafael/Documentos/RFSoC_Vivado/ip_repo/ddr_writer_1.0'. The path is contained within another repository.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_AP/srcs/ip/ip_repo'.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository '/home/rafael/Documentos/RFSoC_Vivado/ip_source'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
WARNING: [IP_Flow 19-3685] Ignored loading user repository '/home/rafael/Documentos/RFSoC_Vivado/ip_repo/rate_converter_5b_1.0'. The path is contained within another repository.
WARNING: [IP_Flow 19-3685] Ignored loading user repository '/home/rafael/Documentos/RFSoC_Vivado/ip_repo/tlast'. The path is contained within another repository.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/rafael/Documentos/RFSoC_Vivado/ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2019.1/data/ip'.
Command: synth_design -top design_1_TX_Block_AP_0_0 -part xczu28dr-ffvg1517-2-e -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu28dr'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu28dr'
INFO: [Common 17-1540] The version limit for your license is '2020.01' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
INFO: [Device 21-403] Loading part xczu28dr-ffvg1517-2-e
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 5978 
load diablo GTM unisim library
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 2390.809 ; gain = 142.715 ; free physical = 14099 ; free virtual = 96965
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'design_1_TX_Block_AP_0_0' [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_AP/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_TX_Block_AP_0_0/synth/design_1_TX_Block_AP_0_0.vhd:105]
	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter C_S00_AXIS_TDATA_WIDTH bound to: 256 - type: integer 
	Parameter C_M00_AXIS_TDATA_WIDTH bound to: 256 - type: integer 
	Parameter C_M01_AXIS_TDATA_WIDTH bound to: 256 - type: integer 
	Parameter STREAM bound to: 0 - type: integer 
	Parameter C_S01_AXIS_TDATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'TX_Block_AP_v1_0' declared at '/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_AP/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/cfc3/hdl/TX_Block_AP_v1_0.vhd:5' bound to instance 'U0' of component 'TX_Block_AP_v1_0' [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_AP/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_TX_Block_AP_0_0/synth/design_1_TX_Block_AP_0_0.vhd:223]
INFO: [Synth 8-638] synthesizing module 'TX_Block_AP_v1_0' [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_AP/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/cfc3/hdl/TX_Block_AP_v1_0.vhd:90]
	Parameter STREAM bound to: 0 - type: integer 
	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter C_S00_AXIS_TDATA_WIDTH bound to: 256 - type: integer 
	Parameter C_S01_AXIS_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M00_AXIS_TDATA_WIDTH bound to: 256 - type: integer 
	Parameter C_M01_AXIS_TDATA_WIDTH bound to: 256 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'TX_Block_AP_v1_0_S00_AXI' declared at '/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_AP/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/cfc3/hdl/TX_Block_AP_v1_0_S00_AXI.vhd:5' bound to instance 'TX_Block_AP_v1_0_S00_AXI_inst' of component 'TX_Block_AP_v1_0_S00_AXI' [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_AP/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/cfc3/hdl/TX_Block_AP_v1_0.vhd:187]
INFO: [Synth 8-638] synthesizing module 'TX_Block_AP_v1_0_S00_AXI' [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_AP/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/cfc3/hdl/TX_Block_AP_v1_0_S00_AXI.vhd:87]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-226] default block is never used [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_AP/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/cfc3/hdl/TX_Block_AP_v1_0_S00_AXI.vhd:225]
INFO: [Synth 8-226] default block is never used [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_AP/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/cfc3/hdl/TX_Block_AP_v1_0_S00_AXI.vhd:355]
WARNING: [Synth 8-6014] Unused sequential element loc_addr_reg was removed.  [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_AP/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/cfc3/hdl/TX_Block_AP_v1_0_S00_AXI.vhd:223]
INFO: [Synth 8-256] done synthesizing module 'TX_Block_AP_v1_0_S00_AXI' (1#1) [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_AP/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/cfc3/hdl/TX_Block_AP_v1_0_S00_AXI.vhd:87]
	Parameter STAGES bound to: 2 - type: integer 
	Parameter STARTUP_VALUE bound to: 1'b0 
INFO: [Synth 8-3491] module 'vt_single_sync' declared at '/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_AP/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/edit_TX_Block_AP_v1_0.srcs/sources_1/imports/src/vt_single_sync.vhd:14' bound to instance 'vt_single_sync_inst_X' of component 'vt_single_sync' [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_AP/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/cfc3/hdl/TX_Block_AP_v1_0.vhd:220]
INFO: [Synth 8-638] synthesizing module 'vt_single_sync' [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_AP/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/edit_TX_Block_AP_v1_0.srcs/sources_1/imports/src/vt_single_sync.vhd:26]
	Parameter STAGES bound to: 2 - type: integer 
	Parameter STARTUP_VALUE bound to: 1'b0 
INFO: [Synth 8-5534] Detected attribute (* shreg_extract = "NO" *) [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_AP/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/edit_TX_Block_AP_v1_0.srcs/sources_1/imports/src/vt_single_sync.vhd:27]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "TRUE" *) [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_AP/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/edit_TX_Block_AP_v1_0.srcs/sources_1/imports/src/vt_single_sync.vhd:27]
INFO: [Synth 8-256] done synthesizing module 'vt_single_sync' (2#1) [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_AP/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/edit_TX_Block_AP_v1_0.srcs/sources_1/imports/src/vt_single_sync.vhd:26]
	Parameter STAGES bound to: 2 - type: integer 
	Parameter STARTUP_VALUE bound to: 1'b0 
INFO: [Synth 8-3491] module 'vt_single_sync' declared at '/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_AP/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/edit_TX_Block_AP_v1_0.srcs/sources_1/imports/src/vt_single_sync.vhd:14' bound to instance 'vt_single_sync_inst_X' of component 'vt_single_sync' [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_AP/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/cfc3/hdl/TX_Block_AP_v1_0.vhd:220]
	Parameter STAGES bound to: 2 - type: integer 
	Parameter STARTUP_VALUE bound to: 1'b0 
INFO: [Synth 8-3491] module 'vt_single_sync' declared at '/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_AP/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/edit_TX_Block_AP_v1_0.srcs/sources_1/imports/src/vt_single_sync.vhd:14' bound to instance 'vt_single_sync_inst_X' of component 'vt_single_sync' [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_AP/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/cfc3/hdl/TX_Block_AP_v1_0.vhd:220]
	Parameter STAGES bound to: 2 - type: integer 
	Parameter STARTUP_VALUE bound to: 1'b0 
INFO: [Synth 8-3491] module 'vt_single_sync' declared at '/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_AP/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/edit_TX_Block_AP_v1_0.srcs/sources_1/imports/src/vt_single_sync.vhd:14' bound to instance 'vt_single_sync_inst_X' of component 'vt_single_sync' [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_AP/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/cfc3/hdl/TX_Block_AP_v1_0.vhd:220]
	Parameter STAGES bound to: 2 - type: integer 
	Parameter STARTUP_VALUE bound to: 1'b0 
INFO: [Synth 8-3491] module 'vt_single_sync' declared at '/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_AP/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/edit_TX_Block_AP_v1_0.srcs/sources_1/imports/src/vt_single_sync.vhd:14' bound to instance 'vt_single_sync_inst_X' of component 'vt_single_sync' [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_AP/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/cfc3/hdl/TX_Block_AP_v1_0.vhd:220]
	Parameter STAGES bound to: 2 - type: integer 
	Parameter STARTUP_VALUE bound to: 1'b0 
INFO: [Synth 8-3491] module 'vt_single_sync' declared at '/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_AP/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/edit_TX_Block_AP_v1_0.srcs/sources_1/imports/src/vt_single_sync.vhd:14' bound to instance 'vt_single_sync_inst_X' of component 'vt_single_sync' [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_AP/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/cfc3/hdl/TX_Block_AP_v1_0.vhd:220]
	Parameter STAGES bound to: 2 - type: integer 
	Parameter STARTUP_VALUE bound to: 1'b0 
INFO: [Synth 8-3491] module 'vt_single_sync' declared at '/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_AP/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/edit_TX_Block_AP_v1_0.srcs/sources_1/imports/src/vt_single_sync.vhd:14' bound to instance 'vt_single_sync_inst_X' of component 'vt_single_sync' [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_AP/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/cfc3/hdl/TX_Block_AP_v1_0.vhd:220]
	Parameter STAGES bound to: 2 - type: integer 
	Parameter STARTUP_VALUE bound to: 1'b0 
INFO: [Synth 8-3491] module 'vt_single_sync' declared at '/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_AP/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/edit_TX_Block_AP_v1_0.srcs/sources_1/imports/src/vt_single_sync.vhd:14' bound to instance 'vt_single_sync_inst_X' of component 'vt_single_sync' [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_AP/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/cfc3/hdl/TX_Block_AP_v1_0.vhd:220]
	Parameter STAGES bound to: 2 - type: integer 
	Parameter STARTUP_VALUE bound to: 1'b0 
INFO: [Synth 8-3491] module 'vt_single_sync' declared at '/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_AP/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/edit_TX_Block_AP_v1_0.srcs/sources_1/imports/src/vt_single_sync.vhd:14' bound to instance 'vt_single_sync_inst_X' of component 'vt_single_sync' [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_AP/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/cfc3/hdl/TX_Block_AP_v1_0.vhd:220]
	Parameter STAGES bound to: 2 - type: integer 
	Parameter STARTUP_VALUE bound to: 1'b0 
INFO: [Synth 8-3491] module 'vt_single_sync' declared at '/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_AP/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/edit_TX_Block_AP_v1_0.srcs/sources_1/imports/src/vt_single_sync.vhd:14' bound to instance 'vt_single_sync_inst_X' of component 'vt_single_sync' [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_AP/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/cfc3/hdl/TX_Block_AP_v1_0.vhd:220]
	Parameter STAGES bound to: 2 - type: integer 
	Parameter STARTUP_VALUE bound to: 1'b0 
INFO: [Synth 8-3491] module 'vt_single_sync' declared at '/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_AP/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/edit_TX_Block_AP_v1_0.srcs/sources_1/imports/src/vt_single_sync.vhd:14' bound to instance 'vt_single_sync_inst_X' of component 'vt_single_sync' [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_AP/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/cfc3/hdl/TX_Block_AP_v1_0.vhd:220]
	Parameter STAGES bound to: 2 - type: integer 
	Parameter STARTUP_VALUE bound to: 1'b0 
INFO: [Synth 8-3491] module 'vt_single_sync' declared at '/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_AP/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/edit_TX_Block_AP_v1_0.srcs/sources_1/imports/src/vt_single_sync.vhd:14' bound to instance 'vt_single_sync_inst_X' of component 'vt_single_sync' [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_AP/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/cfc3/hdl/TX_Block_AP_v1_0.vhd:220]
	Parameter STAGES bound to: 2 - type: integer 
	Parameter STARTUP_VALUE bound to: 1'b0 
INFO: [Synth 8-3491] module 'vt_single_sync' declared at '/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_AP/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/edit_TX_Block_AP_v1_0.srcs/sources_1/imports/src/vt_single_sync.vhd:14' bound to instance 'vt_single_sync_inst_X' of component 'vt_single_sync' [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_AP/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/cfc3/hdl/TX_Block_AP_v1_0.vhd:220]
	Parameter STAGES bound to: 2 - type: integer 
	Parameter STARTUP_VALUE bound to: 1'b0 
INFO: [Synth 8-3491] module 'vt_single_sync' declared at '/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_AP/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/edit_TX_Block_AP_v1_0.srcs/sources_1/imports/src/vt_single_sync.vhd:14' bound to instance 'vt_single_sync_inst_X' of component 'vt_single_sync' [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_AP/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/cfc3/hdl/TX_Block_AP_v1_0.vhd:220]
	Parameter STAGES bound to: 2 - type: integer 
	Parameter STARTUP_VALUE bound to: 1'b0 
INFO: [Synth 8-3491] module 'vt_single_sync' declared at '/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_AP/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/edit_TX_Block_AP_v1_0.srcs/sources_1/imports/src/vt_single_sync.vhd:14' bound to instance 'vt_single_sync_inst_X' of component 'vt_single_sync' [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_AP/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/cfc3/hdl/TX_Block_AP_v1_0.vhd:220]
	Parameter STAGES bound to: 2 - type: integer 
	Parameter STARTUP_VALUE bound to: 1'b0 
INFO: [Synth 8-3491] module 'vt_single_sync' declared at '/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_AP/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/edit_TX_Block_AP_v1_0.srcs/sources_1/imports/src/vt_single_sync.vhd:14' bound to instance 'vt_single_sync_inst_X' of component 'vt_single_sync' [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_AP/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/cfc3/hdl/TX_Block_AP_v1_0.vhd:220]
	Parameter STAGES bound to: 2 - type: integer 
	Parameter STARTUP_VALUE bound to: 1'b0 
INFO: [Synth 8-3491] module 'vt_single_sync' declared at '/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_AP/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/edit_TX_Block_AP_v1_0.srcs/sources_1/imports/src/vt_single_sync.vhd:14' bound to instance 'vt_single_sync_inst_X' of component 'vt_single_sync' [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_AP/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/cfc3/hdl/TX_Block_AP_v1_0.vhd:220]
	Parameter STAGES bound to: 2 - type: integer 
	Parameter STARTUP_VALUE bound to: 1'b0 
INFO: [Synth 8-3491] module 'vt_single_sync' declared at '/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_AP/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/edit_TX_Block_AP_v1_0.srcs/sources_1/imports/src/vt_single_sync.vhd:14' bound to instance 'vt_single_sync_inst_X' of component 'vt_single_sync' [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_AP/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/cfc3/hdl/TX_Block_AP_v1_0.vhd:220]
	Parameter STAGES bound to: 2 - type: integer 
	Parameter STARTUP_VALUE bound to: 1'b0 
INFO: [Synth 8-3491] module 'vt_single_sync' declared at '/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_AP/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/edit_TX_Block_AP_v1_0.srcs/sources_1/imports/src/vt_single_sync.vhd:14' bound to instance 'vt_single_sync_inst_X' of component 'vt_single_sync' [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_AP/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/cfc3/hdl/TX_Block_AP_v1_0.vhd:220]
	Parameter STAGES bound to: 2 - type: integer 
	Parameter STARTUP_VALUE bound to: 1'b0 
INFO: [Synth 8-3491] module 'vt_single_sync' declared at '/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_AP/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/edit_TX_Block_AP_v1_0.srcs/sources_1/imports/src/vt_single_sync.vhd:14' bound to instance 'vt_single_sync_inst_X' of component 'vt_single_sync' [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_AP/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/cfc3/hdl/TX_Block_AP_v1_0.vhd:220]
	Parameter STAGES bound to: 2 - type: integer 
	Parameter STARTUP_VALUE bound to: 1'b0 
INFO: [Synth 8-3491] module 'vt_single_sync' declared at '/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_AP/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/edit_TX_Block_AP_v1_0.srcs/sources_1/imports/src/vt_single_sync.vhd:14' bound to instance 'vt_single_sync_inst_X' of component 'vt_single_sync' [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_AP/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/cfc3/hdl/TX_Block_AP_v1_0.vhd:220]
	Parameter STAGES bound to: 2 - type: integer 
	Parameter STARTUP_VALUE bound to: 1'b0 
INFO: [Synth 8-3491] module 'vt_single_sync' declared at '/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_AP/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/edit_TX_Block_AP_v1_0.srcs/sources_1/imports/src/vt_single_sync.vhd:14' bound to instance 'vt_single_sync_inst_X' of component 'vt_single_sync' [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_AP/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/cfc3/hdl/TX_Block_AP_v1_0.vhd:220]
	Parameter STAGES bound to: 2 - type: integer 
	Parameter STARTUP_VALUE bound to: 1'b0 
INFO: [Synth 8-3491] module 'vt_single_sync' declared at '/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_AP/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/edit_TX_Block_AP_v1_0.srcs/sources_1/imports/src/vt_single_sync.vhd:14' bound to instance 'vt_single_sync_inst_X' of component 'vt_single_sync' [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_AP/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/cfc3/hdl/TX_Block_AP_v1_0.vhd:220]
	Parameter STAGES bound to: 2 - type: integer 
	Parameter STARTUP_VALUE bound to: 1'b0 
INFO: [Synth 8-3491] module 'vt_single_sync' declared at '/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_AP/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/edit_TX_Block_AP_v1_0.srcs/sources_1/imports/src/vt_single_sync.vhd:14' bound to instance 'vt_single_sync_inst_X' of component 'vt_single_sync' [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_AP/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/cfc3/hdl/TX_Block_AP_v1_0.vhd:220]
	Parameter STAGES bound to: 2 - type: integer 
	Parameter STARTUP_VALUE bound to: 1'b0 
INFO: [Synth 8-3491] module 'vt_single_sync' declared at '/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_AP/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/edit_TX_Block_AP_v1_0.srcs/sources_1/imports/src/vt_single_sync.vhd:14' bound to instance 'vt_single_sync_inst_X' of component 'vt_single_sync' [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_AP/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/cfc3/hdl/TX_Block_AP_v1_0.vhd:220]
	Parameter STAGES bound to: 2 - type: integer 
	Parameter STARTUP_VALUE bound to: 1'b0 
INFO: [Synth 8-3491] module 'vt_single_sync' declared at '/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_AP/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/edit_TX_Block_AP_v1_0.srcs/sources_1/imports/src/vt_single_sync.vhd:14' bound to instance 'vt_single_sync_inst_X' of component 'vt_single_sync' [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_AP/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/cfc3/hdl/TX_Block_AP_v1_0.vhd:220]
	Parameter STAGES bound to: 2 - type: integer 
	Parameter STARTUP_VALUE bound to: 1'b0 
INFO: [Synth 8-3491] module 'vt_single_sync' declared at '/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_AP/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/edit_TX_Block_AP_v1_0.srcs/sources_1/imports/src/vt_single_sync.vhd:14' bound to instance 'vt_single_sync_inst_X' of component 'vt_single_sync' [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_AP/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/cfc3/hdl/TX_Block_AP_v1_0.vhd:220]
	Parameter STAGES bound to: 2 - type: integer 
	Parameter STARTUP_VALUE bound to: 1'b0 
INFO: [Synth 8-3491] module 'vt_single_sync' declared at '/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_AP/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/edit_TX_Block_AP_v1_0.srcs/sources_1/imports/src/vt_single_sync.vhd:14' bound to instance 'vt_single_sync_inst_X' of component 'vt_single_sync' [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_AP/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/cfc3/hdl/TX_Block_AP_v1_0.vhd:220]
	Parameter STAGES bound to: 2 - type: integer 
	Parameter STARTUP_VALUE bound to: 1'b0 
INFO: [Synth 8-3491] module 'vt_single_sync' declared at '/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_AP/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/edit_TX_Block_AP_v1_0.srcs/sources_1/imports/src/vt_single_sync.vhd:14' bound to instance 'vt_single_sync_inst_X' of component 'vt_single_sync' [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_AP/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/cfc3/hdl/TX_Block_AP_v1_0.vhd:220]
	Parameter STAGES bound to: 2 - type: integer 
	Parameter STARTUP_VALUE bound to: 1'b0 
INFO: [Synth 8-3491] module 'vt_single_sync' declared at '/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_AP/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/edit_TX_Block_AP_v1_0.srcs/sources_1/imports/src/vt_single_sync.vhd:14' bound to instance 'vt_single_sync_inst_X' of component 'vt_single_sync' [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_AP/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/cfc3/hdl/TX_Block_AP_v1_0.vhd:220]
	Parameter STAGES bound to: 2 - type: integer 
	Parameter STARTUP_VALUE bound to: 1'b0 
INFO: [Synth 8-3491] module 'vt_single_sync' declared at '/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_AP/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/edit_TX_Block_AP_v1_0.srcs/sources_1/imports/src/vt_single_sync.vhd:14' bound to instance 'vt_single_sync_inst_X' of component 'vt_single_sync' [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_AP/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/cfc3/hdl/TX_Block_AP_v1_0.vhd:220]
	Parameter STAGES bound to: 2 - type: integer 
	Parameter STARTUP_VALUE bound to: 1'b0 
INFO: [Synth 8-3491] module 'vt_single_sync' declared at '/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_AP/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/edit_TX_Block_AP_v1_0.srcs/sources_1/imports/src/vt_single_sync.vhd:14' bound to instance 'vt_single_sync_inst_X' of component 'vt_single_sync' [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_AP/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/cfc3/hdl/TX_Block_AP_v1_0.vhd:220]
	Parameter STAGES bound to: 2 - type: integer 
	Parameter STARTUP_VALUE bound to: 1'b0 
INFO: [Synth 8-3491] module 'vt_single_sync' declared at '/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_AP/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/edit_TX_Block_AP_v1_0.srcs/sources_1/imports/src/vt_single_sync.vhd:14' bound to instance 'vt_single_sync_inst_X' of component 'vt_single_sync' [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_AP/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/cfc3/hdl/TX_Block_AP_v1_0.vhd:234]
	Parameter STAGES bound to: 2 - type: integer 
	Parameter STARTUP_VALUE bound to: 1'b0 
INFO: [Synth 8-3491] module 'vt_single_sync' declared at '/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_AP/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/edit_TX_Block_AP_v1_0.srcs/sources_1/imports/src/vt_single_sync.vhd:14' bound to instance 'vt_single_sync_inst_X' of component 'vt_single_sync' [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_AP/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/cfc3/hdl/TX_Block_AP_v1_0.vhd:234]
	Parameter STAGES bound to: 2 - type: integer 
	Parameter STARTUP_VALUE bound to: 1'b0 
INFO: [Synth 8-3491] module 'vt_single_sync' declared at '/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_AP/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/edit_TX_Block_AP_v1_0.srcs/sources_1/imports/src/vt_single_sync.vhd:14' bound to instance 'vt_single_sync_inst_X' of component 'vt_single_sync' [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_AP/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/cfc3/hdl/TX_Block_AP_v1_0.vhd:234]
	Parameter STAGES bound to: 2 - type: integer 
	Parameter STARTUP_VALUE bound to: 1'b0 
INFO: [Synth 8-3491] module 'vt_single_sync' declared at '/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_AP/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/edit_TX_Block_AP_v1_0.srcs/sources_1/imports/src/vt_single_sync.vhd:14' bound to instance 'vt_single_sync_inst_X' of component 'vt_single_sync' [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_AP/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/cfc3/hdl/TX_Block_AP_v1_0.vhd:234]
	Parameter STAGES bound to: 2 - type: integer 
	Parameter STARTUP_VALUE bound to: 1'b0 
INFO: [Synth 8-3491] module 'vt_single_sync' declared at '/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_AP/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/edit_TX_Block_AP_v1_0.srcs/sources_1/imports/src/vt_single_sync.vhd:14' bound to instance 'vt_single_sync_inst_X' of component 'vt_single_sync' [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_AP/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/cfc3/hdl/TX_Block_AP_v1_0.vhd:234]
	Parameter STAGES bound to: 2 - type: integer 
	Parameter STARTUP_VALUE bound to: 1'b0 
INFO: [Synth 8-3491] module 'vt_single_sync' declared at '/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_AP/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/edit_TX_Block_AP_v1_0.srcs/sources_1/imports/src/vt_single_sync.vhd:14' bound to instance 'vt_single_sync_inst_X' of component 'vt_single_sync' [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_AP/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/cfc3/hdl/TX_Block_AP_v1_0.vhd:234]
	Parameter STAGES bound to: 2 - type: integer 
	Parameter STARTUP_VALUE bound to: 1'b0 
INFO: [Synth 8-3491] module 'vt_single_sync' declared at '/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_AP/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/edit_TX_Block_AP_v1_0.srcs/sources_1/imports/src/vt_single_sync.vhd:14' bound to instance 'vt_single_sync_inst_X' of component 'vt_single_sync' [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_AP/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/cfc3/hdl/TX_Block_AP_v1_0.vhd:234]
	Parameter STAGES bound to: 2 - type: integer 
	Parameter STARTUP_VALUE bound to: 1'b0 
INFO: [Synth 8-3491] module 'vt_single_sync' declared at '/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_AP/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/edit_TX_Block_AP_v1_0.srcs/sources_1/imports/src/vt_single_sync.vhd:14' bound to instance 'vt_single_sync_inst_X' of component 'vt_single_sync' [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_AP/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/cfc3/hdl/TX_Block_AP_v1_0.vhd:234]
	Parameter STAGES bound to: 2 - type: integer 
	Parameter STARTUP_VALUE bound to: 1'b0 
INFO: [Synth 8-3491] module 'vt_single_sync' declared at '/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_AP/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/edit_TX_Block_AP_v1_0.srcs/sources_1/imports/src/vt_single_sync.vhd:14' bound to instance 'vt_single_sync_inst_X' of component 'vt_single_sync' [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_AP/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/cfc3/hdl/TX_Block_AP_v1_0.vhd:234]
	Parameter STAGES bound to: 2 - type: integer 
	Parameter STARTUP_VALUE bound to: 1'b0 
INFO: [Synth 8-3491] module 'vt_single_sync' declared at '/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_AP/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/edit_TX_Block_AP_v1_0.srcs/sources_1/imports/src/vt_single_sync.vhd:14' bound to instance 'vt_single_sync_inst_X' of component 'vt_single_sync' [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_AP/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/cfc3/hdl/TX_Block_AP_v1_0.vhd:234]
	Parameter STAGES bound to: 2 - type: integer 
	Parameter STARTUP_VALUE bound to: 1'b0 
INFO: [Synth 8-3491] module 'vt_single_sync' declared at '/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_AP/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/edit_TX_Block_AP_v1_0.srcs/sources_1/imports/src/vt_single_sync.vhd:14' bound to instance 'vt_single_sync_inst_X' of component 'vt_single_sync' [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_AP/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/cfc3/hdl/TX_Block_AP_v1_0.vhd:234]
	Parameter STAGES bound to: 2 - type: integer 
	Parameter STARTUP_VALUE bound to: 1'b0 
INFO: [Synth 8-3491] module 'vt_single_sync' declared at '/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_AP/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/edit_TX_Block_AP_v1_0.srcs/sources_1/imports/src/vt_single_sync.vhd:14' bound to instance 'vt_single_sync_inst_X' of component 'vt_single_sync' [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_AP/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/cfc3/hdl/TX_Block_AP_v1_0.vhd:234]
	Parameter STAGES bound to: 2 - type: integer 
	Parameter STARTUP_VALUE bound to: 1'b0 
INFO: [Synth 8-3491] module 'vt_single_sync' declared at '/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_AP/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/edit_TX_Block_AP_v1_0.srcs/sources_1/imports/src/vt_single_sync.vhd:14' bound to instance 'vt_single_sync_inst_X' of component 'vt_single_sync' [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_AP/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/cfc3/hdl/TX_Block_AP_v1_0.vhd:234]
	Parameter STAGES bound to: 2 - type: integer 
	Parameter STARTUP_VALUE bound to: 1'b0 
INFO: [Synth 8-3491] module 'vt_single_sync' declared at '/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_AP/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/edit_TX_Block_AP_v1_0.srcs/sources_1/imports/src/vt_single_sync.vhd:14' bound to instance 'vt_single_sync_inst_X' of component 'vt_single_sync' [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_AP/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/cfc3/hdl/TX_Block_AP_v1_0.vhd:234]
	Parameter STAGES bound to: 2 - type: integer 
	Parameter STARTUP_VALUE bound to: 1'b0 
INFO: [Synth 8-3491] module 'vt_single_sync' declared at '/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_AP/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/edit_TX_Block_AP_v1_0.srcs/sources_1/imports/src/vt_single_sync.vhd:14' bound to instance 'vt_single_sync_inst_X' of component 'vt_single_sync' [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_AP/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/cfc3/hdl/TX_Block_AP_v1_0.vhd:234]
	Parameter STAGES bound to: 2 - type: integer 
	Parameter STARTUP_VALUE bound to: 1'b0 
INFO: [Synth 8-3491] module 'vt_single_sync' declared at '/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_AP/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/edit_TX_Block_AP_v1_0.srcs/sources_1/imports/src/vt_single_sync.vhd:14' bound to instance 'vt_single_sync_inst_X' of component 'vt_single_sync' [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_AP/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/cfc3/hdl/TX_Block_AP_v1_0.vhd:234]
	Parameter STAGES bound to: 2 - type: integer 
	Parameter STARTUP_VALUE bound to: 1'b0 
INFO: [Synth 8-3491] module 'vt_single_sync' declared at '/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_AP/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/edit_TX_Block_AP_v1_0.srcs/sources_1/imports/src/vt_single_sync.vhd:14' bound to instance 'vt_single_sync_inst_X' of component 'vt_single_sync' [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_AP/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/cfc3/hdl/TX_Block_AP_v1_0.vhd:234]
	Parameter STAGES bound to: 2 - type: integer 
	Parameter STARTUP_VALUE bound to: 1'b0 
INFO: [Synth 8-3491] module 'vt_single_sync' declared at '/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_AP/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/edit_TX_Block_AP_v1_0.srcs/sources_1/imports/src/vt_single_sync.vhd:14' bound to instance 'vt_single_sync_inst_X' of component 'vt_single_sync' [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_AP/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/cfc3/hdl/TX_Block_AP_v1_0.vhd:234]
	Parameter STAGES bound to: 2 - type: integer 
	Parameter STARTUP_VALUE bound to: 1'b0 
INFO: [Synth 8-3491] module 'vt_single_sync' declared at '/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_AP/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/edit_TX_Block_AP_v1_0.srcs/sources_1/imports/src/vt_single_sync.vhd:14' bound to instance 'vt_single_sync_inst_X' of component 'vt_single_sync' [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_AP/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/cfc3/hdl/TX_Block_AP_v1_0.vhd:234]
	Parameter STAGES bound to: 2 - type: integer 
	Parameter STARTUP_VALUE bound to: 1'b0 
INFO: [Synth 8-3491] module 'vt_single_sync' declared at '/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_AP/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/edit_TX_Block_AP_v1_0.srcs/sources_1/imports/src/vt_single_sync.vhd:14' bound to instance 'vt_single_sync_inst_X' of component 'vt_single_sync' [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_AP/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/cfc3/hdl/TX_Block_AP_v1_0.vhd:234]
	Parameter STAGES bound to: 2 - type: integer 
	Parameter STARTUP_VALUE bound to: 1'b0 
INFO: [Synth 8-3491] module 'vt_single_sync' declared at '/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_AP/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/edit_TX_Block_AP_v1_0.srcs/sources_1/imports/src/vt_single_sync.vhd:14' bound to instance 'vt_single_sync_inst_X' of component 'vt_single_sync' [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_AP/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/cfc3/hdl/TX_Block_AP_v1_0.vhd:234]
	Parameter STAGES bound to: 2 - type: integer 
	Parameter STARTUP_VALUE bound to: 1'b0 
INFO: [Synth 8-3491] module 'vt_single_sync' declared at '/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_AP/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/edit_TX_Block_AP_v1_0.srcs/sources_1/imports/src/vt_single_sync.vhd:14' bound to instance 'vt_single_sync_inst_X' of component 'vt_single_sync' [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_AP/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/cfc3/hdl/TX_Block_AP_v1_0.vhd:234]
	Parameter STAGES bound to: 2 - type: integer 
	Parameter STARTUP_VALUE bound to: 1'b0 
INFO: [Synth 8-3491] module 'vt_single_sync' declared at '/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_AP/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/edit_TX_Block_AP_v1_0.srcs/sources_1/imports/src/vt_single_sync.vhd:14' bound to instance 'vt_single_sync_inst_X' of component 'vt_single_sync' [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_AP/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/cfc3/hdl/TX_Block_AP_v1_0.vhd:234]
	Parameter STAGES bound to: 2 - type: integer 
	Parameter STARTUP_VALUE bound to: 1'b0 
INFO: [Synth 8-3491] module 'vt_single_sync' declared at '/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_AP/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/edit_TX_Block_AP_v1_0.srcs/sources_1/imports/src/vt_single_sync.vhd:14' bound to instance 'vt_single_sync_inst_X' of component 'vt_single_sync' [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_AP/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/cfc3/hdl/TX_Block_AP_v1_0.vhd:234]
	Parameter STAGES bound to: 2 - type: integer 
	Parameter STARTUP_VALUE bound to: 1'b0 
INFO: [Synth 8-3491] module 'vt_single_sync' declared at '/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_AP/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/edit_TX_Block_AP_v1_0.srcs/sources_1/imports/src/vt_single_sync.vhd:14' bound to instance 'vt_single_sync_inst_X' of component 'vt_single_sync' [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_AP/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/cfc3/hdl/TX_Block_AP_v1_0.vhd:234]
	Parameter STAGES bound to: 2 - type: integer 
	Parameter STARTUP_VALUE bound to: 1'b0 
INFO: [Synth 8-3491] module 'vt_single_sync' declared at '/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_AP/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/edit_TX_Block_AP_v1_0.srcs/sources_1/imports/src/vt_single_sync.vhd:14' bound to instance 'vt_single_sync_inst_X' of component 'vt_single_sync' [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_AP/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/cfc3/hdl/TX_Block_AP_v1_0.vhd:234]
	Parameter STAGES bound to: 2 - type: integer 
	Parameter STARTUP_VALUE bound to: 1'b0 
INFO: [Synth 8-3491] module 'vt_single_sync' declared at '/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_AP/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/edit_TX_Block_AP_v1_0.srcs/sources_1/imports/src/vt_single_sync.vhd:14' bound to instance 'vt_single_sync_inst_X' of component 'vt_single_sync' [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_AP/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/cfc3/hdl/TX_Block_AP_v1_0.vhd:234]
	Parameter STAGES bound to: 2 - type: integer 
	Parameter STARTUP_VALUE bound to: 1'b0 
INFO: [Synth 8-3491] module 'vt_single_sync' declared at '/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_AP/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/edit_TX_Block_AP_v1_0.srcs/sources_1/imports/src/vt_single_sync.vhd:14' bound to instance 'vt_single_sync_inst_X' of component 'vt_single_sync' [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_AP/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/cfc3/hdl/TX_Block_AP_v1_0.vhd:234]
	Parameter STAGES bound to: 2 - type: integer 
	Parameter STARTUP_VALUE bound to: 1'b0 
INFO: [Synth 8-3491] module 'vt_single_sync' declared at '/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_AP/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/edit_TX_Block_AP_v1_0.srcs/sources_1/imports/src/vt_single_sync.vhd:14' bound to instance 'vt_single_sync_inst_X' of component 'vt_single_sync' [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_AP/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/cfc3/hdl/TX_Block_AP_v1_0.vhd:234]
	Parameter STAGES bound to: 2 - type: integer 
	Parameter STARTUP_VALUE bound to: 1'b0 
INFO: [Synth 8-3491] module 'vt_single_sync' declared at '/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_AP/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/edit_TX_Block_AP_v1_0.srcs/sources_1/imports/src/vt_single_sync.vhd:14' bound to instance 'vt_single_sync_inst_X' of component 'vt_single_sync' [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_AP/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/cfc3/hdl/TX_Block_AP_v1_0.vhd:234]
	Parameter STAGES bound to: 2 - type: integer 
	Parameter STARTUP_VALUE bound to: 1'b0 
INFO: [Synth 8-3491] module 'vt_single_sync' declared at '/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_AP/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/edit_TX_Block_AP_v1_0.srcs/sources_1/imports/src/vt_single_sync.vhd:14' bound to instance 'vt_single_sync_inst_X' of component 'vt_single_sync' [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_AP/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/cfc3/hdl/TX_Block_AP_v1_0.vhd:234]
	Parameter STAGES bound to: 2 - type: integer 
	Parameter STARTUP_VALUE bound to: 1'b0 
INFO: [Synth 8-3491] module 'vt_single_sync' declared at '/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_AP/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/edit_TX_Block_AP_v1_0.srcs/sources_1/imports/src/vt_single_sync.vhd:14' bound to instance 'vt_single_sync_inst_X' of component 'vt_single_sync' [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_AP/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/cfc3/hdl/TX_Block_AP_v1_0.vhd:234]
	Parameter STREAM bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'TX_BLOCK_AP_v3' declared at '/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_AP/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/edit_TX_Block_AP_v1_0.srcs/sources_1/imports/hdl/TX_BLOCK_AP_v3.vhd:30' bound to instance 'TX_BLOCK_AP_v3_inst' of component 'TX_BLOCK_AP_v3' [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_AP/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/cfc3/hdl/TX_Block_AP_v1_0.vhd:247]
INFO: [Synth 8-638] synthesizing module 'TX_BLOCK_AP_v3' [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_AP/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/edit_TX_Block_AP_v1_0.srcs/sources_1/imports/hdl/TX_BLOCK_AP_v3.vhd:74]
	Parameter STREAM bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'DATA_MEM_AP' declared at '/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_AP/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/cfc3/hdl/DATA_MEM_AP.vhd:32' bound to instance 'b0' of component 'DATA_MEM_AP' [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_AP/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/edit_TX_Block_AP_v1_0.srcs/sources_1/imports/hdl/TX_BLOCK_AP_v3.vhd:261]
INFO: [Synth 8-638] synthesizing module 'DATA_MEM_AP' [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_AP/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/cfc3/hdl/DATA_MEM_AP.vhd:56]
INFO: [Synth 8-3491] module 'axis_data_fifo_0' declared at '/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_AP/Basic_1x1.srcs/sources_1/bd/design_1/ip/edit_TX_Block_AP_v1_0.srcs/sources_1/ip/axis_data_fifo_0/synth/axis_data_fifo_0.v:58' bound to instance 'b1_CDC_FIFO' of component 'axis_data_fifo_0' [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_AP/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/cfc3/hdl/DATA_MEM_AP.vhd:169]
INFO: [Synth 8-6157] synthesizing module 'axis_data_fifo_0' [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_AP/Basic_1x1.srcs/sources_1/bd/design_1/ip/edit_TX_Block_AP_v1_0.srcs/sources_1/ip/axis_data_fifo_0/synth/axis_data_fifo_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'axis_data_fifo_v2_0_1_top' [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_AP/Basic_1x1.srcs/sources_1/bd/design_1/ip/edit_TX_Block_AP_v1_0.srcs/sources_1/ip/axis_data_fifo_1/hdl/axis_data_fifo_v2_0_vl_rfs.v:54]
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_AXIS_TDATA_WIDTH bound to: 256 - type: integer 
	Parameter C_AXIS_TID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXIS_TDEST_WIDTH bound to: 1 - type: integer 
	Parameter C_AXIS_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXIS_SIGNAL_SET bound to: 32'b00000000000000000000000000011011 
	Parameter C_FIFO_DEPTH bound to: 16 - type: integer 
	Parameter C_FIFO_MODE bound to: 1 - type: integer 
	Parameter C_IS_ACLK_ASYNC bound to: 1 - type: integer 
	Parameter C_SYNCHRONIZER_STAGE bound to: 2 - type: integer 
	Parameter C_ACLKEN_CONV_MODE bound to: 0 - type: integer 
	Parameter C_ECC_MODE bound to: 0 - type: integer 
	Parameter C_FIFO_MEMORY_TYPE bound to: auto - type: string 
	Parameter C_USE_ADV_FEATURES bound to: 825241648 - type: integer 
	Parameter C_PROG_EMPTY_THRESH bound to: 5 - type: integer 
	Parameter C_PROG_FULL_THRESH bound to: 11 - type: integer 
	Parameter G_INDX_SS_TREADY bound to: 0 - type: integer 
	Parameter G_INDX_SS_TDATA bound to: 1 - type: integer 
	Parameter G_INDX_SS_TSTRB bound to: 2 - type: integer 
	Parameter G_INDX_SS_TKEEP bound to: 3 - type: integer 
	Parameter G_INDX_SS_TLAST bound to: 4 - type: integer 
	Parameter G_INDX_SS_TID bound to: 5 - type: integer 
	Parameter G_INDX_SS_TDEST bound to: 6 - type: integer 
	Parameter G_INDX_SS_TUSER bound to: 7 - type: integer 
	Parameter G_MASK_SS_TREADY bound to: 1 - type: integer 
	Parameter G_MASK_SS_TDATA bound to: 2 - type: integer 
	Parameter G_MASK_SS_TSTRB bound to: 4 - type: integer 
	Parameter G_MASK_SS_TKEEP bound to: 8 - type: integer 
	Parameter G_MASK_SS_TLAST bound to: 16 - type: integer 
	Parameter G_MASK_SS_TID bound to: 32 - type: integer 
	Parameter G_MASK_SS_TDEST bound to: 64 - type: integer 
	Parameter G_MASK_SS_TUSER bound to: 128 - type: integer 
	Parameter G_TASK_SEVERITY_ERR bound to: 2 - type: integer 
	Parameter G_TASK_SEVERITY_WARNING bound to: 1 - type: integer 
	Parameter G_TASK_SEVERITY_INFO bound to: 0 - type: integer 
	Parameter LP_CDC_SYNC_STAGES bound to: 2 - type: integer 
	Parameter LP_CLOCKING_MODE bound to: independent_clock - type: string 
	Parameter LP_ECC_MODE bound to: no_ecc - type: string 
	Parameter LP_FIFO_DEPTH bound to: 16 - type: integer 
	Parameter LP_FIFO_MEMORY_TYPE bound to: auto - type: string 
	Parameter LP_PACKET_FIFO bound to: false - type: string 
	Parameter LP_PROG_EMPTY_THRESH bound to: 5 - type: integer 
	Parameter LP_PROG_FULL_THRESH bound to: 11 - type: integer 
	Parameter LP_RD_DATA_COUNT_WIDTH bound to: 5 - type: integer 
	Parameter LP_RELATED_CLOCKS bound to: 0 - type: integer 
	Parameter LP_TDATA_WIDTH bound to: 256 - type: integer 
	Parameter LP_TDEST_WIDTH bound to: 1 - type: integer 
	Parameter LP_TID_WIDTH bound to: 1 - type: integer 
	Parameter LP_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter LP_USE_ADV_FEATURES bound to: 825241648 - type: integer 
	Parameter LP_WR_DATA_COUNT_WIDTH bound to: 5 - type: integer 
	Parameter LP_S_ACLKEN_CAN_TOGGLE bound to: 0 - type: integer 
	Parameter LP_M_ACLKEN_CAN_TOGGLE bound to: 0 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axis_infrastructure_v1_1_0_util_aclken_converter_wrapper' [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_AP/Basic_1x1.srcs/sources_1/bd/design_1/ip/edit_TX_Block_AP_v1_0.srcs/sources_1/ip/axis_broadcaster_0/hdl/axis_infrastructure_v1_1_vl_rfs.v:600]
	Parameter C_TDATA_WIDTH bound to: 256 - type: integer 
	Parameter C_TID_WIDTH bound to: 1 - type: integer 
	Parameter C_TDEST_WIDTH bound to: 1 - type: integer 
	Parameter C_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_SIGNAL_SET bound to: 255 - type: integer 
	Parameter C_S_ACLKEN_CAN_TOGGLE bound to: 0 - type: integer 
	Parameter C_M_ACLKEN_CAN_TOGGLE bound to: 0 - type: integer 
	Parameter G_INDX_SS_TREADY bound to: 0 - type: integer 
	Parameter G_INDX_SS_TDATA bound to: 1 - type: integer 
	Parameter G_INDX_SS_TSTRB bound to: 2 - type: integer 
	Parameter G_INDX_SS_TKEEP bound to: 3 - type: integer 
	Parameter G_INDX_SS_TLAST bound to: 4 - type: integer 
	Parameter G_INDX_SS_TID bound to: 5 - type: integer 
	Parameter G_INDX_SS_TDEST bound to: 6 - type: integer 
	Parameter G_INDX_SS_TUSER bound to: 7 - type: integer 
	Parameter G_MASK_SS_TREADY bound to: 1 - type: integer 
	Parameter G_MASK_SS_TDATA bound to: 2 - type: integer 
	Parameter G_MASK_SS_TSTRB bound to: 4 - type: integer 
	Parameter G_MASK_SS_TKEEP bound to: 8 - type: integer 
	Parameter G_MASK_SS_TLAST bound to: 16 - type: integer 
	Parameter G_MASK_SS_TID bound to: 32 - type: integer 
	Parameter G_MASK_SS_TDEST bound to: 64 - type: integer 
	Parameter G_MASK_SS_TUSER bound to: 128 - type: integer 
	Parameter G_TASK_SEVERITY_ERR bound to: 2 - type: integer 
	Parameter G_TASK_SEVERITY_WARNING bound to: 1 - type: integer 
	Parameter G_TASK_SEVERITY_INFO bound to: 0 - type: integer 
	Parameter P_TPAYLOAD_WIDTH bound to: 324 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axis_infrastructure_v1_1_0_util_axis2vector' [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_AP/Basic_1x1.srcs/sources_1/bd/design_1/ip/edit_TX_Block_AP_v1_0.srcs/sources_1/ip/axis_broadcaster_0/hdl/axis_infrastructure_v1_1_vl_rfs.v:810]
	Parameter C_TDATA_WIDTH bound to: 256 - type: integer 
	Parameter C_TID_WIDTH bound to: 1 - type: integer 
	Parameter C_TDEST_WIDTH bound to: 1 - type: integer 
	Parameter C_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_TPAYLOAD_WIDTH bound to: 324 - type: integer 
	Parameter C_SIGNAL_SET bound to: 255 - type: integer 
	Parameter G_INDX_SS_TREADY bound to: 0 - type: integer 
	Parameter G_INDX_SS_TDATA bound to: 1 - type: integer 
	Parameter G_INDX_SS_TSTRB bound to: 2 - type: integer 
	Parameter G_INDX_SS_TKEEP bound to: 3 - type: integer 
	Parameter G_INDX_SS_TLAST bound to: 4 - type: integer 
	Parameter G_INDX_SS_TID bound to: 5 - type: integer 
	Parameter G_INDX_SS_TDEST bound to: 6 - type: integer 
	Parameter G_INDX_SS_TUSER bound to: 7 - type: integer 
	Parameter G_MASK_SS_TREADY bound to: 1 - type: integer 
	Parameter G_MASK_SS_TDATA bound to: 2 - type: integer 
	Parameter G_MASK_SS_TSTRB bound to: 4 - type: integer 
	Parameter G_MASK_SS_TKEEP bound to: 8 - type: integer 
	Parameter G_MASK_SS_TLAST bound to: 16 - type: integer 
	Parameter G_MASK_SS_TID bound to: 32 - type: integer 
	Parameter G_MASK_SS_TDEST bound to: 64 - type: integer 
	Parameter G_MASK_SS_TUSER bound to: 128 - type: integer 
	Parameter G_TASK_SEVERITY_ERR bound to: 2 - type: integer 
	Parameter G_TASK_SEVERITY_WARNING bound to: 1 - type: integer 
	Parameter G_TASK_SEVERITY_INFO bound to: 0 - type: integer 
	Parameter P_TDATA_INDX bound to: 0 - type: integer 
	Parameter P_TSTRB_INDX bound to: 256 - type: integer 
	Parameter P_TKEEP_INDX bound to: 288 - type: integer 
	Parameter P_TLAST_INDX bound to: 320 - type: integer 
	Parameter P_TID_INDX bound to: 321 - type: integer 
	Parameter P_TDEST_INDX bound to: 322 - type: integer 
	Parameter P_TUSER_INDX bound to: 323 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axis_infrastructure_v1_1_0_util_axis2vector' (3#1) [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_AP/Basic_1x1.srcs/sources_1/bd/design_1/ip/edit_TX_Block_AP_v1_0.srcs/sources_1/ip/axis_broadcaster_0/hdl/axis_infrastructure_v1_1_vl_rfs.v:810]
INFO: [Synth 8-6157] synthesizing module 'axis_infrastructure_v1_1_0_util_vector2axis' [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_AP/Basic_1x1.srcs/sources_1/bd/design_1/ip/edit_TX_Block_AP_v1_0.srcs/sources_1/ip/axis_broadcaster_0/hdl/axis_infrastructure_v1_1_vl_rfs.v:992]
	Parameter C_TDATA_WIDTH bound to: 256 - type: integer 
	Parameter C_TID_WIDTH bound to: 1 - type: integer 
	Parameter C_TDEST_WIDTH bound to: 1 - type: integer 
	Parameter C_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_TPAYLOAD_WIDTH bound to: 324 - type: integer 
	Parameter C_SIGNAL_SET bound to: 255 - type: integer 
	Parameter G_INDX_SS_TREADY bound to: 0 - type: integer 
	Parameter G_INDX_SS_TDATA bound to: 1 - type: integer 
	Parameter G_INDX_SS_TSTRB bound to: 2 - type: integer 
	Parameter G_INDX_SS_TKEEP bound to: 3 - type: integer 
	Parameter G_INDX_SS_TLAST bound to: 4 - type: integer 
	Parameter G_INDX_SS_TID bound to: 5 - type: integer 
	Parameter G_INDX_SS_TDEST bound to: 6 - type: integer 
	Parameter G_INDX_SS_TUSER bound to: 7 - type: integer 
	Parameter G_MASK_SS_TREADY bound to: 1 - type: integer 
	Parameter G_MASK_SS_TDATA bound to: 2 - type: integer 
	Parameter G_MASK_SS_TSTRB bound to: 4 - type: integer 
	Parameter G_MASK_SS_TKEEP bound to: 8 - type: integer 
	Parameter G_MASK_SS_TLAST bound to: 16 - type: integer 
	Parameter G_MASK_SS_TID bound to: 32 - type: integer 
	Parameter G_MASK_SS_TDEST bound to: 64 - type: integer 
	Parameter G_MASK_SS_TUSER bound to: 128 - type: integer 
	Parameter G_TASK_SEVERITY_ERR bound to: 2 - type: integer 
	Parameter G_TASK_SEVERITY_WARNING bound to: 1 - type: integer 
	Parameter G_TASK_SEVERITY_INFO bound to: 0 - type: integer 
	Parameter P_TDATA_INDX bound to: 0 - type: integer 
	Parameter P_TSTRB_INDX bound to: 256 - type: integer 
	Parameter P_TKEEP_INDX bound to: 288 - type: integer 
	Parameter P_TLAST_INDX bound to: 320 - type: integer 
	Parameter P_TID_INDX bound to: 321 - type: integer 
	Parameter P_TDEST_INDX bound to: 322 - type: integer 
	Parameter P_TUSER_INDX bound to: 323 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axis_infrastructure_v1_1_0_util_vector2axis' (4#1) [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_AP/Basic_1x1.srcs/sources_1/bd/design_1/ip/edit_TX_Block_AP_v1_0.srcs/sources_1/ip/axis_broadcaster_0/hdl/axis_infrastructure_v1_1_vl_rfs.v:992]
INFO: [Synth 8-6155] done synthesizing module 'axis_infrastructure_v1_1_0_util_aclken_converter_wrapper' (5#1) [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_AP/Basic_1x1.srcs/sources_1/bd/design_1/ip/edit_TX_Block_AP_v1_0.srcs/sources_1/ip/axis_broadcaster_0/hdl/axis_infrastructure_v1_1_vl_rfs.v:600]
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_axis' [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:2219]
	Parameter CLOCKING_MODE bound to: independent_clock - type: string 
	Parameter FIFO_MEMORY_TYPE bound to: auto - type: string 
	Parameter PACKET_FIFO bound to: false - type: string 
	Parameter FIFO_DEPTH bound to: 16 - type: integer 
	Parameter TDATA_WIDTH bound to: 256 - type: integer 
	Parameter TID_WIDTH bound to: 1 - type: integer 
	Parameter TDEST_WIDTH bound to: 1 - type: integer 
	Parameter TUSER_WIDTH bound to: 1 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter ECC_MODE bound to: no_ecc - type: string 
	Parameter RELATED_CLOCKS bound to: 0 - type: integer 
	Parameter USE_ADV_FEATURES bound to: 825241648 - type: integer 
	Parameter WR_DATA_COUNT_WIDTH bound to: 5 - type: integer 
	Parameter RD_DATA_COUNT_WIDTH bound to: 5 - type: integer 
	Parameter PROG_FULL_THRESH bound to: 11 - type: integer 
	Parameter PROG_EMPTY_THRESH bound to: 5 - type: integer 
	Parameter CDC_SYNC_STAGES bound to: 2 - type: integer 
	Parameter EN_ADV_FEATURE_AXIS bound to: 16'b0001000000000000 
	Parameter EN_ALMOST_FULL_INT bound to: 1'b0 
	Parameter EN_ALMOST_EMPTY_INT bound to: 1'b0 
	Parameter EN_DATA_VALID_INT bound to: 1'b1 
	Parameter EN_ADV_FEATURE_AXIS_INT bound to: 16'b0001000000000000 
	Parameter USE_ADV_FEATURES_INT bound to: 825241648 - type: integer 
	Parameter PKT_SIZE_LT8 bound to: 1'b0 
	Parameter LOG_DEPTH_AXIS bound to: 4 - type: integer 
	Parameter TDATA_OFFSET bound to: 256 - type: integer 
	Parameter TSTRB_OFFSET bound to: 288 - type: integer 
	Parameter TKEEP_OFFSET bound to: 320 - type: integer 
	Parameter TID_OFFSET bound to: 321 - type: integer 
	Parameter TDEST_OFFSET bound to: 322 - type: integer 
	Parameter TUSER_OFFSET bound to: 323 - type: integer 
	Parameter AXIS_DATA_WIDTH bound to: 324 - type: integer 
	Parameter P_COMMON_CLOCK bound to: 0 - type: integer 
	Parameter P_FIFO_MEMORY_TYPE bound to: 0 - type: integer 
	Parameter P_ECC_MODE bound to: 0 - type: integer 
	Parameter P_PKT_MODE bound to: 0 - type: integer 
	Parameter AXIS_FINAL_DATA_WIDTH bound to: 324 - type: integer 
	Parameter TUSER_MAX_WIDTH bound to: 3773 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'xpm_cdc_sync_rst' [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:1059]
	Parameter DEST_SYNC_FF bound to: 2 - type: integer 
	Parameter INIT bound to: 32'sb00000000000000000000000000000000 
	Parameter INIT_SYNC_FF bound to: 1 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter DEF_VAL bound to: 1'b0 
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:1111]
INFO: [Synth 8-6155] done synthesizing module 'xpm_cdc_sync_rst' (6#1) [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:1059]
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_base' [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:56]
	Parameter COMMON_CLOCK bound to: 0 - type: integer 
	Parameter RELATED_CLOCKS bound to: 0 - type: integer 
	Parameter FIFO_MEMORY_TYPE bound to: 0 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter FIFO_WRITE_DEPTH bound to: 16 - type: integer 
	Parameter WRITE_DATA_WIDTH bound to: 324 - type: integer 
	Parameter WR_DATA_COUNT_WIDTH bound to: 5 - type: integer 
	Parameter PROG_FULL_THRESH bound to: 11 - type: integer 
	Parameter USE_ADV_FEATURES bound to: 825241648 - type: integer 
	Parameter READ_MODE bound to: 1 - type: integer 
	Parameter FIFO_READ_LATENCY bound to: 0 - type: integer 
	Parameter READ_DATA_WIDTH bound to: 324 - type: integer 
	Parameter RD_DATA_COUNT_WIDTH bound to: 5 - type: integer 
	Parameter PROG_EMPTY_THRESH bound to: 5 - type: integer 
	Parameter DOUT_RESET_VALUE bound to: (null) - type: string 
	Parameter CDC_DEST_SYNC_FF bound to: 2 - type: integer 
	Parameter FULL_RESET_VALUE bound to: 1 - type: integer 
	Parameter REMOVE_WR_RD_PROT_LOGIC bound to: 0 - type: integer 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter invalid bound to: 0 - type: integer 
	Parameter stage1_valid bound to: 2 - type: integer 
	Parameter stage2_valid bound to: 1 - type: integer 
	Parameter both_stages_valid bound to: 3 - type: integer 
	Parameter FIFO_MEM_TYPE bound to: 0 - type: integer 
	Parameter RD_MODE bound to: 1 - type: integer 
	Parameter ENABLE_ECC bound to: 0 - type: integer 
	Parameter FIFO_READ_DEPTH bound to: 16 - type: integer 
	Parameter FIFO_SIZE bound to: 5184 - type: integer 
	Parameter WR_WIDTH_LOG bound to: 9 - type: integer 
	Parameter WR_DEPTH_LOG bound to: 4 - type: integer 
	Parameter WR_PNTR_WIDTH bound to: 4 - type: integer 
	Parameter RD_PNTR_WIDTH bound to: 4 - type: integer 
	Parameter FULL_RST_VAL bound to: 1'b1 
	Parameter WR_RD_RATIO bound to: 0 - type: integer 
	Parameter PF_THRESH_ADJ bound to: 9 - type: integer 
	Parameter PE_THRESH_ADJ bound to: 3 - type: integer 
	Parameter PF_THRESH_MIN bound to: 7 - type: integer 
	Parameter PF_THRESH_MAX bound to: 11 - type: integer 
	Parameter PE_THRESH_MIN bound to: 5 - type: integer 
	Parameter PE_THRESH_MAX bound to: 11 - type: integer 
	Parameter WR_DC_WIDTH_EXT bound to: 5 - type: integer 
	Parameter RD_DC_WIDTH_EXT bound to: 5 - type: integer 
	Parameter RD_LATENCY bound to: 2 - type: integer 
	Parameter WIDTH_RATIO bound to: 1 - type: integer 
	Parameter EN_ADV_FEATURE bound to: 16'b0001000000000000 
	Parameter EN_OF bound to: 1'b0 
	Parameter EN_PF bound to: 1'b0 
	Parameter EN_WDC bound to: 1'b0 
	Parameter EN_AF bound to: 1'b0 
	Parameter EN_WACK bound to: 1'b0 
	Parameter FG_EQ_ASYM_DOUT bound to: 1'b0 
	Parameter EN_UF bound to: 1'b0 
	Parameter EN_PE bound to: 1'b0 
	Parameter EN_RDC bound to: 1'b0 
	Parameter EN_AE bound to: 1'b0 
	Parameter EN_DVLD bound to: 1'b1 
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_base' [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
	Parameter MEMORY_TYPE bound to: 1 - type: integer 
	Parameter MEMORY_SIZE bound to: 5184 - type: integer 
	Parameter MEMORY_PRIMITIVE bound to: 0 - type: integer 
	Parameter CLOCKING_MODE bound to: 1 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter MEMORY_INIT_FILE bound to: none - type: string 
	Parameter MEMORY_INIT_PARAM bound to: (null) - type: string 
	Parameter USE_MEM_INIT bound to: 0 - type: integer 
	Parameter MEMORY_OPTIMIZATION bound to: true - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer 
	Parameter MESSAGE_CONTROL bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter USE_EMBEDDED_CONSTRAINT bound to: 0 - type: integer 
	Parameter CASCADE_HEIGHT bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter WRITE_DATA_WIDTH_A bound to: 324 - type: integer 
	Parameter READ_DATA_WIDTH_A bound to: 324 - type: integer 
	Parameter BYTE_WRITE_WIDTH_A bound to: 324 - type: integer 
	Parameter ADDR_WIDTH_A bound to: 4 - type: integer 
	Parameter READ_RESET_VALUE_A bound to: 0 - type: string 
	Parameter READ_LATENCY_A bound to: 2 - type: integer 
	Parameter WRITE_MODE_A bound to: 2 - type: integer 
	Parameter RST_MODE_A bound to: SYNC - type: string 
	Parameter WRITE_DATA_WIDTH_B bound to: 324 - type: integer 
	Parameter READ_DATA_WIDTH_B bound to: 324 - type: integer 
	Parameter BYTE_WRITE_WIDTH_B bound to: 324 - type: integer 
	Parameter ADDR_WIDTH_B bound to: 4 - type: integer 
	Parameter READ_RESET_VALUE_B bound to: (null) - type: string 
	Parameter READ_LATENCY_B bound to: 2 - type: integer 
	Parameter WRITE_MODE_B bound to: 2 - type: integer 
	Parameter RST_MODE_B bound to: SYNC - type: string 
	Parameter P_MEMORY_PRIMITIVE bound to: auto - type: string 
	Parameter P_MIN_WIDTH_DATA_A bound to: 324 - type: integer 
	Parameter P_MIN_WIDTH_DATA_B bound to: 324 - type: integer 
	Parameter P_MIN_WIDTH_DATA bound to: 324 - type: integer 
	Parameter P_MIN_WIDTH_DATA_ECC bound to: 324 - type: integer 
	Parameter P_MAX_DEPTH_DATA bound to: 16 - type: integer 
	Parameter P_ECC_MODE bound to: no_ecc - type: string 
	Parameter P_MEMORY_OPT bound to: yes - type: string 
	Parameter P_WIDTH_COL_WRITE_A bound to: 324 - type: integer 
	Parameter P_WIDTH_COL_WRITE_B bound to: 324 - type: integer 
	Parameter P_NUM_COLS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_COLS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_B bound to: 1 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_A bound to: 4 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_B bound to: 4 - type: integer 
	Parameter P_WIDTH_ADDR_READ_A bound to: 4 - type: integer 
	Parameter P_WIDTH_ADDR_READ_B bound to: 4 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_B bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_B bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_A bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_B bound to: 0 - type: integer 
	Parameter P_SDP_WRITE_MODE bound to: yes - type: string 
	Parameter rsta_loop_iter bound to: 324 - type: integer 
	Parameter rstb_loop_iter bound to: 324 - type: integer 
	Parameter NUM_CHAR_LOC bound to: 0 - type: integer 
	Parameter MAX_NUM_CHAR bound to: 0 - type: integer 
	Parameter P_MIN_WIDTH_DATA_SHFT bound to: 324 - type: integer 
	Parameter P_MIN_WIDTH_DATA_LDW bound to: 4 - type: integer 
INFO: [Synth 8-6059] Synth Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value.   [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:486]
WARNING: [Synth 8-6014] Unused sequential element gen_rd_b.gen_doutb_pipe.enb_pipe_reg[0] was removed.  [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:2882]
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_base' (7#1) [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
INFO: [Synth 8-6157] synthesizing module 'xpm_cdc_gray' [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:284]
	Parameter DEST_SYNC_FF bound to: 2 - type: integer 
	Parameter INIT_SYNC_FF bound to: 1 - type: integer 
	Parameter REG_OUTPUT bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter SIM_LOSSLESS_GRAY_CHK bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:358]
WARNING: [Synth 8-6014] Unused sequential element dest_out_bin_ff_reg was removed.  [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:417]
INFO: [Synth 8-6155] done synthesizing module 'xpm_cdc_gray' (8#1) [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:284]
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_reg_vec' [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1766]
	Parameter REG_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_reg_vec' (9#1) [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1766]
INFO: [Synth 8-6157] synthesizing module 'xpm_cdc_gray__parameterized0' [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:284]
	Parameter DEST_SYNC_FF bound to: 4 - type: integer 
	Parameter INIT_SYNC_FF bound to: 1 - type: integer 
	Parameter REG_OUTPUT bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter SIM_LOSSLESS_GRAY_CHK bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter WIDTH bound to: 5 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element dest_out_bin_ff_reg was removed.  [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:417]
INFO: [Synth 8-6155] done synthesizing module 'xpm_cdc_gray__parameterized0' (9#1) [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:284]
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_reg_vec__parameterized0' [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1766]
	Parameter REG_WIDTH bound to: 5 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_reg_vec__parameterized0' (9#1) [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1766]
INFO: [Synth 8-6157] synthesizing module 'xpm_cdc_gray__parameterized1' [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:284]
	Parameter DEST_SYNC_FF bound to: 2 - type: integer 
	Parameter INIT_SYNC_FF bound to: 1 - type: integer 
	Parameter REG_OUTPUT bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter SIM_LOSSLESS_GRAY_CHK bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter WIDTH bound to: 5 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element dest_out_bin_ff_reg was removed.  [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:417]
INFO: [Synth 8-6155] done synthesizing module 'xpm_cdc_gray__parameterized1' (9#1) [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:284]
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_reg_bit' [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1788]
	Parameter RST_VALUE bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_reg_bit' (10#1) [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1788]
INFO: [Synth 8-226] default block is never used [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1187]
INFO: [Synth 8-226] default block is never used [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1233]
INFO: [Synth 8-226] default block is never used [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1244]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn' [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1740]
	Parameter COUNTER_WIDTH bound to: 2 - type: integer 
	Parameter RESET_VALUE bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn' (11#1) [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1740]
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_rst' [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1504]
	Parameter COMMON_CLOCK bound to: 0 - type: integer 
	Parameter CDC_DEST_SYNC_FF bound to: 2 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* fsm_safe_state = "default_state" *) [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1572]
INFO: [Synth 8-5534] Detected attribute (* fsm_safe_state = "default_state" *) [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1578]
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_rst' (12#1) [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1504]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn__parameterized0' [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1740]
	Parameter COUNTER_WIDTH bound to: 5 - type: integer 
	Parameter RESET_VALUE bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn__parameterized0' (12#1) [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1740]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn__parameterized1' [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1740]
	Parameter COUNTER_WIDTH bound to: 4 - type: integer 
	Parameter RESET_VALUE bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn__parameterized1' (12#1) [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1740]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn__parameterized2' [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1740]
	Parameter COUNTER_WIDTH bound to: 4 - type: integer 
	Parameter RESET_VALUE bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn__parameterized2' (12#1) [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1740]
WARNING: [Synth 8-6014] Unused sequential element gdvld.data_valid_std_reg was removed.  [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:523]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-4471] merging register 'gen_fwft.empty_fwft_fb_reg' into 'gen_fwft.empty_fwft_i_reg' [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1292]
WARNING: [Synth 8-6014] Unused sequential element gen_fwft.empty_fwft_fb_reg was removed.  [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1292]
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_base' (13#1) [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:56]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_axis' (14#1) [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:2219]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-6155] done synthesizing module 'axis_data_fifo_v2_0_1_top' (15#1) [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_AP/Basic_1x1.srcs/sources_1/bd/design_1/ip/edit_TX_Block_AP_v1_0.srcs/sources_1/ip/axis_data_fifo_1/hdl/axis_data_fifo_v2_0_vl_rfs.v:54]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-6155] done synthesizing module 'axis_data_fifo_0' (16#1) [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_AP/Basic_1x1.srcs/sources_1/bd/design_1/ip/edit_TX_Block_AP_v1_0.srcs/sources_1/ip/axis_data_fifo_0/synth/axis_data_fifo_0.v:58]
	Parameter AXIS_TDATA_WIDTH bound to: 256 - type: integer 
	Parameter AXIS_TKEEP_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'adc_strm_mux' declared at '/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_AP/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/cfc3/hdl/adc_strm_mux.v:6' bound to instance 'b2_STREAM_MUX' of component 'adc_strm_mux' [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_AP/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/cfc3/hdl/DATA_MEM_AP.vhd:186]
INFO: [Synth 8-6157] synthesizing module 'adc_strm_mux' [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_AP/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/cfc3/hdl/adc_strm_mux.v:6]
	Parameter AXIS_TDATA_WIDTH bound to: 256 - type: integer 
	Parameter AXIS_TKEEP_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'adc_strm_mux' (17#1) [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_AP/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/cfc3/hdl/adc_strm_mux.v:6]
INFO: [Synth 8-3491] module 'axis_data_fifo_1' declared at '/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_AP/Basic_1x1.srcs/sources_1/bd/design_1/ip/edit_TX_Block_AP_v1_0.srcs/sources_1/ip/axis_data_fifo_1/synth/axis_data_fifo_1.v:58' bound to instance 'b3_DATA_FIFO' of component 'axis_data_fifo_1' [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_AP/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/cfc3/hdl/DATA_MEM_AP.vhd:207]
INFO: [Synth 8-6157] synthesizing module 'axis_data_fifo_1' [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_AP/Basic_1x1.srcs/sources_1/bd/design_1/ip/edit_TX_Block_AP_v1_0.srcs/sources_1/ip/axis_data_fifo_1/synth/axis_data_fifo_1.v:58]
INFO: [Synth 8-6157] synthesizing module 'axis_data_fifo_v2_0_1_top__parameterized0' [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_AP/Basic_1x1.srcs/sources_1/bd/design_1/ip/edit_TX_Block_AP_v1_0.srcs/sources_1/ip/axis_data_fifo_1/hdl/axis_data_fifo_v2_0_vl_rfs.v:54]
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_AXIS_TDATA_WIDTH bound to: 256 - type: integer 
	Parameter C_AXIS_TID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXIS_TDEST_WIDTH bound to: 1 - type: integer 
	Parameter C_AXIS_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXIS_SIGNAL_SET bound to: 32'b00000000000000000000000000011011 
	Parameter C_FIFO_DEPTH bound to: 4096 - type: integer 
	Parameter C_FIFO_MODE bound to: 1 - type: integer 
	Parameter C_IS_ACLK_ASYNC bound to: 0 - type: integer 
	Parameter C_SYNCHRONIZER_STAGE bound to: 3 - type: integer 
	Parameter C_ACLKEN_CONV_MODE bound to: 0 - type: integer 
	Parameter C_ECC_MODE bound to: 0 - type: integer 
	Parameter C_FIFO_MEMORY_TYPE bound to: auto - type: string 
	Parameter C_USE_ADV_FEATURES bound to: 825241648 - type: integer 
	Parameter C_PROG_EMPTY_THRESH bound to: 5 - type: integer 
	Parameter C_PROG_FULL_THRESH bound to: 11 - type: integer 
	Parameter G_INDX_SS_TREADY bound to: 0 - type: integer 
	Parameter G_INDX_SS_TDATA bound to: 1 - type: integer 
	Parameter G_INDX_SS_TSTRB bound to: 2 - type: integer 
	Parameter G_INDX_SS_TKEEP bound to: 3 - type: integer 
	Parameter G_INDX_SS_TLAST bound to: 4 - type: integer 
	Parameter G_INDX_SS_TID bound to: 5 - type: integer 
	Parameter G_INDX_SS_TDEST bound to: 6 - type: integer 
	Parameter G_INDX_SS_TUSER bound to: 7 - type: integer 
	Parameter G_MASK_SS_TREADY bound to: 1 - type: integer 
	Parameter G_MASK_SS_TDATA bound to: 2 - type: integer 
	Parameter G_MASK_SS_TSTRB bound to: 4 - type: integer 
	Parameter G_MASK_SS_TKEEP bound to: 8 - type: integer 
	Parameter G_MASK_SS_TLAST bound to: 16 - type: integer 
	Parameter G_MASK_SS_TID bound to: 32 - type: integer 
	Parameter G_MASK_SS_TDEST bound to: 64 - type: integer 
	Parameter G_MASK_SS_TUSER bound to: 128 - type: integer 
	Parameter G_TASK_SEVERITY_ERR bound to: 2 - type: integer 
	Parameter G_TASK_SEVERITY_WARNING bound to: 1 - type: integer 
	Parameter G_TASK_SEVERITY_INFO bound to: 0 - type: integer 
	Parameter LP_CDC_SYNC_STAGES bound to: 3 - type: integer 
	Parameter LP_CLOCKING_MODE bound to: common_clock - type: string 
	Parameter LP_ECC_MODE bound to: no_ecc - type: string 
	Parameter LP_FIFO_DEPTH bound to: 4096 - type: integer 
	Parameter LP_FIFO_MEMORY_TYPE bound to: auto - type: string 
	Parameter LP_PACKET_FIFO bound to: false - type: string 
	Parameter LP_PROG_EMPTY_THRESH bound to: 5 - type: integer 
	Parameter LP_PROG_FULL_THRESH bound to: 11 - type: integer 
	Parameter LP_RD_DATA_COUNT_WIDTH bound to: 13 - type: integer 
	Parameter LP_RELATED_CLOCKS bound to: 0 - type: integer 
	Parameter LP_TDATA_WIDTH bound to: 256 - type: integer 
	Parameter LP_TDEST_WIDTH bound to: 1 - type: integer 
	Parameter LP_TID_WIDTH bound to: 1 - type: integer 
	Parameter LP_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter LP_USE_ADV_FEATURES bound to: 825241648 - type: integer 
	Parameter LP_WR_DATA_COUNT_WIDTH bound to: 13 - type: integer 
	Parameter LP_S_ACLKEN_CAN_TOGGLE bound to: 0 - type: integer 
	Parameter LP_M_ACLKEN_CAN_TOGGLE bound to: 0 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_axis__parameterized0' [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:2219]
	Parameter CLOCKING_MODE bound to: common_clock - type: string 
	Parameter FIFO_MEMORY_TYPE bound to: auto - type: string 
	Parameter PACKET_FIFO bound to: false - type: string 
	Parameter FIFO_DEPTH bound to: 4096 - type: integer 
	Parameter TDATA_WIDTH bound to: 256 - type: integer 
	Parameter TID_WIDTH bound to: 1 - type: integer 
	Parameter TDEST_WIDTH bound to: 1 - type: integer 
	Parameter TUSER_WIDTH bound to: 1 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter ECC_MODE bound to: no_ecc - type: string 
	Parameter RELATED_CLOCKS bound to: 0 - type: integer 
	Parameter USE_ADV_FEATURES bound to: 825241648 - type: integer 
	Parameter WR_DATA_COUNT_WIDTH bound to: 13 - type: integer 
	Parameter RD_DATA_COUNT_WIDTH bound to: 13 - type: integer 
	Parameter PROG_FULL_THRESH bound to: 11 - type: integer 
	Parameter PROG_EMPTY_THRESH bound to: 5 - type: integer 
	Parameter CDC_SYNC_STAGES bound to: 3 - type: integer 
	Parameter EN_ADV_FEATURE_AXIS bound to: 16'b0001000000000000 
	Parameter EN_ALMOST_FULL_INT bound to: 1'b0 
	Parameter EN_ALMOST_EMPTY_INT bound to: 1'b0 
	Parameter EN_DATA_VALID_INT bound to: 1'b1 
	Parameter EN_ADV_FEATURE_AXIS_INT bound to: 16'b0001000000000000 
	Parameter USE_ADV_FEATURES_INT bound to: 825241648 - type: integer 
	Parameter PKT_SIZE_LT8 bound to: 1'b0 
	Parameter LOG_DEPTH_AXIS bound to: 12 - type: integer 
	Parameter TDATA_OFFSET bound to: 256 - type: integer 
	Parameter TSTRB_OFFSET bound to: 288 - type: integer 
	Parameter TKEEP_OFFSET bound to: 320 - type: integer 
	Parameter TID_OFFSET bound to: 321 - type: integer 
	Parameter TDEST_OFFSET bound to: 322 - type: integer 
	Parameter TUSER_OFFSET bound to: 323 - type: integer 
	Parameter AXIS_DATA_WIDTH bound to: 324 - type: integer 
	Parameter P_COMMON_CLOCK bound to: 1 - type: integer 
	Parameter P_FIFO_MEMORY_TYPE bound to: 0 - type: integer 
	Parameter P_ECC_MODE bound to: 0 - type: integer 
	Parameter P_PKT_MODE bound to: 0 - type: integer 
	Parameter AXIS_FINAL_DATA_WIDTH bound to: 324 - type: integer 
	Parameter TUSER_MAX_WIDTH bound to: 3773 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'xpm_cdc_sync_rst__parameterized0' [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:1059]
	Parameter DEST_SYNC_FF bound to: 4 - type: integer 
	Parameter INIT bound to: 32'sb00000000000000000000000000000000 
	Parameter INIT_SYNC_FF bound to: 1 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter DEF_VAL bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'xpm_cdc_sync_rst__parameterized0' (17#1) [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:1059]
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_base__parameterized0' [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:56]
	Parameter COMMON_CLOCK bound to: 1 - type: integer 
	Parameter RELATED_CLOCKS bound to: 0 - type: integer 
	Parameter FIFO_MEMORY_TYPE bound to: 0 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter FIFO_WRITE_DEPTH bound to: 4096 - type: integer 
	Parameter WRITE_DATA_WIDTH bound to: 324 - type: integer 
	Parameter WR_DATA_COUNT_WIDTH bound to: 13 - type: integer 
	Parameter PROG_FULL_THRESH bound to: 11 - type: integer 
	Parameter USE_ADV_FEATURES bound to: 825241648 - type: integer 
	Parameter READ_MODE bound to: 1 - type: integer 
	Parameter FIFO_READ_LATENCY bound to: 0 - type: integer 
	Parameter READ_DATA_WIDTH bound to: 324 - type: integer 
	Parameter RD_DATA_COUNT_WIDTH bound to: 13 - type: integer 
	Parameter PROG_EMPTY_THRESH bound to: 5 - type: integer 
	Parameter DOUT_RESET_VALUE bound to: (null) - type: string 
	Parameter CDC_DEST_SYNC_FF bound to: 3 - type: integer 
	Parameter FULL_RESET_VALUE bound to: 1 - type: integer 
	Parameter REMOVE_WR_RD_PROT_LOGIC bound to: 0 - type: integer 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter invalid bound to: 0 - type: integer 
	Parameter stage1_valid bound to: 2 - type: integer 
	Parameter stage2_valid bound to: 1 - type: integer 
	Parameter both_stages_valid bound to: 3 - type: integer 
	Parameter FIFO_MEM_TYPE bound to: 0 - type: integer 
	Parameter RD_MODE bound to: 1 - type: integer 
	Parameter ENABLE_ECC bound to: 0 - type: integer 
	Parameter FIFO_READ_DEPTH bound to: 4096 - type: integer 
	Parameter FIFO_SIZE bound to: 1327104 - type: integer 
	Parameter WR_WIDTH_LOG bound to: 9 - type: integer 
	Parameter WR_DEPTH_LOG bound to: 12 - type: integer 
	Parameter WR_PNTR_WIDTH bound to: 12 - type: integer 
	Parameter RD_PNTR_WIDTH bound to: 12 - type: integer 
	Parameter FULL_RST_VAL bound to: 1'b1 
	Parameter WR_RD_RATIO bound to: 0 - type: integer 
	Parameter PF_THRESH_ADJ bound to: 9 - type: integer 
	Parameter PE_THRESH_ADJ bound to: 3 - type: integer 
	Parameter PF_THRESH_MIN bound to: 5 - type: integer 
	Parameter PF_THRESH_MAX bound to: 4091 - type: integer 
	Parameter PE_THRESH_MIN bound to: 5 - type: integer 
	Parameter PE_THRESH_MAX bound to: 4091 - type: integer 
	Parameter WR_DC_WIDTH_EXT bound to: 13 - type: integer 
	Parameter RD_DC_WIDTH_EXT bound to: 13 - type: integer 
	Parameter RD_LATENCY bound to: 2 - type: integer 
	Parameter WIDTH_RATIO bound to: 1 - type: integer 
	Parameter EN_ADV_FEATURE bound to: 16'b0001000000000000 
	Parameter EN_OF bound to: 1'b0 
	Parameter EN_PF bound to: 1'b0 
	Parameter EN_WDC bound to: 1'b0 
	Parameter EN_AF bound to: 1'b0 
	Parameter EN_WACK bound to: 1'b0 
	Parameter FG_EQ_ASYM_DOUT bound to: 1'b0 
	Parameter EN_UF bound to: 1'b0 
	Parameter EN_PE bound to: 1'b0 
	Parameter EN_RDC bound to: 1'b0 
	Parameter EN_AE bound to: 1'b0 
	Parameter EN_DVLD bound to: 1'b1 
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_base__parameterized0' [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
	Parameter MEMORY_TYPE bound to: 1 - type: integer 
	Parameter MEMORY_SIZE bound to: 1327104 - type: integer 
	Parameter MEMORY_PRIMITIVE bound to: 0 - type: integer 
	Parameter CLOCKING_MODE bound to: 0 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter MEMORY_INIT_FILE bound to: none - type: string 
	Parameter MEMORY_INIT_PARAM bound to: (null) - type: string 
	Parameter USE_MEM_INIT bound to: 0 - type: integer 
	Parameter MEMORY_OPTIMIZATION bound to: true - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer 
	Parameter MESSAGE_CONTROL bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter USE_EMBEDDED_CONSTRAINT bound to: 0 - type: integer 
	Parameter CASCADE_HEIGHT bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter WRITE_DATA_WIDTH_A bound to: 324 - type: integer 
	Parameter READ_DATA_WIDTH_A bound to: 324 - type: integer 
	Parameter BYTE_WRITE_WIDTH_A bound to: 324 - type: integer 
	Parameter ADDR_WIDTH_A bound to: 12 - type: integer 
	Parameter READ_RESET_VALUE_A bound to: 0 - type: string 
	Parameter READ_LATENCY_A bound to: 2 - type: integer 
	Parameter WRITE_MODE_A bound to: 2 - type: integer 
	Parameter RST_MODE_A bound to: SYNC - type: string 
	Parameter WRITE_DATA_WIDTH_B bound to: 324 - type: integer 
	Parameter READ_DATA_WIDTH_B bound to: 324 - type: integer 
	Parameter BYTE_WRITE_WIDTH_B bound to: 324 - type: integer 
	Parameter ADDR_WIDTH_B bound to: 12 - type: integer 
	Parameter READ_RESET_VALUE_B bound to: (null) - type: string 
	Parameter READ_LATENCY_B bound to: 2 - type: integer 
	Parameter WRITE_MODE_B bound to: 2 - type: integer 
	Parameter RST_MODE_B bound to: SYNC - type: string 
	Parameter P_MEMORY_PRIMITIVE bound to: auto - type: string 
	Parameter P_MIN_WIDTH_DATA_A bound to: 324 - type: integer 
	Parameter P_MIN_WIDTH_DATA_B bound to: 324 - type: integer 
	Parameter P_MIN_WIDTH_DATA bound to: 324 - type: integer 
	Parameter P_MIN_WIDTH_DATA_ECC bound to: 324 - type: integer 
	Parameter P_MAX_DEPTH_DATA bound to: 4096 - type: integer 
	Parameter P_ECC_MODE bound to: no_ecc - type: string 
	Parameter P_MEMORY_OPT bound to: yes - type: string 
	Parameter P_WIDTH_COL_WRITE_A bound to: 324 - type: integer 
	Parameter P_WIDTH_COL_WRITE_B bound to: 324 - type: integer 
	Parameter P_NUM_COLS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_COLS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_B bound to: 1 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_A bound to: 12 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_B bound to: 12 - type: integer 
	Parameter P_WIDTH_ADDR_READ_A bound to: 12 - type: integer 
	Parameter P_WIDTH_ADDR_READ_B bound to: 12 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_B bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_B bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_A bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_B bound to: 0 - type: integer 
	Parameter P_SDP_WRITE_MODE bound to: yes - type: string 
	Parameter rsta_loop_iter bound to: 324 - type: integer 
	Parameter rstb_loop_iter bound to: 324 - type: integer 
	Parameter NUM_CHAR_LOC bound to: 0 - type: integer 
	Parameter MAX_NUM_CHAR bound to: 0 - type: integer 
	Parameter P_MIN_WIDTH_DATA_SHFT bound to: 324 - type: integer 
	Parameter P_MIN_WIDTH_DATA_LDW bound to: 4 - type: integer 
INFO: [Synth 8-6059] Synth Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value.   [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:486]
WARNING: [Synth 8-6014] Unused sequential element gen_rd_b.gen_doutb_pipe.enb_pipe_reg[0] was removed.  [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:2882]
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_base__parameterized0' (17#1) [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
INFO: [Synth 8-226] default block is never used [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1187]
INFO: [Synth 8-226] default block is never used [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1233]
INFO: [Synth 8-226] default block is never used [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1244]
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_rst__parameterized0' [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1504]
	Parameter COMMON_CLOCK bound to: 1 - type: integer 
	Parameter CDC_DEST_SYNC_FF bound to: 3 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_rst__parameterized0' (17#1) [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1504]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn__parameterized3' [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1740]
	Parameter COUNTER_WIDTH bound to: 13 - type: integer 
	Parameter RESET_VALUE bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn__parameterized3' (17#1) [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1740]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn__parameterized4' [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1740]
	Parameter COUNTER_WIDTH bound to: 12 - type: integer 
	Parameter RESET_VALUE bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn__parameterized4' (17#1) [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1740]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn__parameterized5' [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1740]
	Parameter COUNTER_WIDTH bound to: 12 - type: integer 
	Parameter RESET_VALUE bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn__parameterized5' (17#1) [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1740]
WARNING: [Synth 8-6014] Unused sequential element gdvld.data_valid_std_reg was removed.  [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:523]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-4471] merging register 'gen_fwft.empty_fwft_fb_reg' into 'gen_fwft.empty_fwft_i_reg' [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1292]
WARNING: [Synth 8-6014] Unused sequential element gen_fwft.empty_fwft_fb_reg was removed.  [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1292]
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_base__parameterized0' (17#1) [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:56]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_axis__parameterized0' (17#1) [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:2219]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-6155] done synthesizing module 'axis_data_fifo_v2_0_1_top__parameterized0' (17#1) [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_AP/Basic_1x1.srcs/sources_1/bd/design_1/ip/edit_TX_Block_AP_v1_0.srcs/sources_1/ip/axis_data_fifo_1/hdl/axis_data_fifo_v2_0_vl_rfs.v:54]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-6155] done synthesizing module 'axis_data_fifo_1' (18#1) [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_AP/Basic_1x1.srcs/sources_1/bd/design_1/ip/edit_TX_Block_AP_v1_0.srcs/sources_1/ip/axis_data_fifo_1/synth/axis_data_fifo_1.v:58]
INFO: [Synth 8-3491] module 'axis_broadcaster_0' declared at '/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_AP/Basic_1x1.srcs/sources_1/bd/design_1/ip/edit_TX_Block_AP_v1_0.srcs/sources_1/ip/axis_broadcaster_0/synth/axis_broadcaster_0.v:57' bound to instance 'b4_BROADCASTER' of component 'axis_broadcaster_0' [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_AP/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/cfc3/hdl/DATA_MEM_AP.vhd:226]
INFO: [Synth 8-6157] synthesizing module 'axis_broadcaster_0' [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_AP/Basic_1x1.srcs/sources_1/bd/design_1/ip/edit_TX_Block_AP_v1_0.srcs/sources_1/ip/axis_broadcaster_0/synth/axis_broadcaster_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'top_axis_broadcaster_0' [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_AP/Basic_1x1.srcs/sources_1/bd/design_1/ip/edit_TX_Block_AP_v1_0.srcs/sources_1/ip/axis_broadcaster_0/hdl/top_axis_broadcaster_0.v:60]
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_NUM_MI_SLOTS bound to: 2 - type: integer 
	Parameter C_S_AXIS_TDATA_WIDTH bound to: 256 - type: integer 
	Parameter C_M_AXIS_TDATA_WIDTH bound to: 256 - type: integer 
	Parameter C_AXIS_TID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXIS_TDEST_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXIS_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXIS_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXIS_SIGNAL_SET bound to: 27 - type: integer 
	Parameter G_INDX_SS_TREADY bound to: 0 - type: integer 
	Parameter G_INDX_SS_TDATA bound to: 1 - type: integer 
	Parameter G_INDX_SS_TSTRB bound to: 2 - type: integer 
	Parameter G_INDX_SS_TKEEP bound to: 3 - type: integer 
	Parameter G_INDX_SS_TLAST bound to: 4 - type: integer 
	Parameter G_INDX_SS_TID bound to: 5 - type: integer 
	Parameter G_INDX_SS_TDEST bound to: 6 - type: integer 
	Parameter G_INDX_SS_TUSER bound to: 7 - type: integer 
	Parameter G_MASK_SS_TREADY bound to: 1 - type: integer 
	Parameter G_MASK_SS_TDATA bound to: 2 - type: integer 
	Parameter G_MASK_SS_TSTRB bound to: 4 - type: integer 
	Parameter G_MASK_SS_TKEEP bound to: 8 - type: integer 
	Parameter G_MASK_SS_TLAST bound to: 16 - type: integer 
	Parameter G_MASK_SS_TID bound to: 32 - type: integer 
	Parameter G_MASK_SS_TDEST bound to: 64 - type: integer 
	Parameter G_MASK_SS_TUSER bound to: 128 - type: integer 
	Parameter G_TASK_SEVERITY_ERR bound to: 2 - type: integer 
	Parameter G_TASK_SEVERITY_WARNING bound to: 1 - type: integer 
	Parameter G_TASK_SEVERITY_INFO bound to: 0 - type: integer 
	Parameter P_TPAYLOAD_WIDTH bound to: 289 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axis_broadcaster_v1_1_18_core' [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_AP/Basic_1x1.srcs/sources_1/bd/design_1/ip/edit_TX_Block_AP_v1_0.srcs/sources_1/ip/axis_broadcaster_0/hdl/axis_broadcaster_v1_1_vl_rfs.v:59]
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_AXIS_TDATA_WIDTH bound to: 256 - type: integer 
	Parameter C_AXIS_TID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXIS_TDEST_WIDTH bound to: 1 - type: integer 
	Parameter C_AXIS_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXIS_SIGNAL_SET bound to: 27 - type: integer 
	Parameter C_NUM_MI_SLOTS bound to: 2 - type: integer 
	Parameter G_INDX_SS_TREADY bound to: 0 - type: integer 
	Parameter G_INDX_SS_TDATA bound to: 1 - type: integer 
	Parameter G_INDX_SS_TSTRB bound to: 2 - type: integer 
	Parameter G_INDX_SS_TKEEP bound to: 3 - type: integer 
	Parameter G_INDX_SS_TLAST bound to: 4 - type: integer 
	Parameter G_INDX_SS_TID bound to: 5 - type: integer 
	Parameter G_INDX_SS_TDEST bound to: 6 - type: integer 
	Parameter G_INDX_SS_TUSER bound to: 7 - type: integer 
	Parameter G_MASK_SS_TREADY bound to: 1 - type: integer 
	Parameter G_MASK_SS_TDATA bound to: 2 - type: integer 
	Parameter G_MASK_SS_TSTRB bound to: 4 - type: integer 
	Parameter G_MASK_SS_TKEEP bound to: 8 - type: integer 
	Parameter G_MASK_SS_TLAST bound to: 16 - type: integer 
	Parameter G_MASK_SS_TID bound to: 32 - type: integer 
	Parameter G_MASK_SS_TDEST bound to: 64 - type: integer 
	Parameter G_MASK_SS_TUSER bound to: 128 - type: integer 
	Parameter G_TASK_SEVERITY_ERR bound to: 2 - type: integer 
	Parameter G_TASK_SEVERITY_WARNING bound to: 1 - type: integer 
	Parameter G_TASK_SEVERITY_INFO bound to: 0 - type: integer 
	Parameter P_TPAYLOAD_WIDTH bound to: 289 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axis_infrastructure_v1_1_0_util_vector2axis__parameterized0' [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_AP/Basic_1x1.srcs/sources_1/bd/design_1/ip/edit_TX_Block_AP_v1_0.srcs/sources_1/ip/axis_broadcaster_0/hdl/axis_infrastructure_v1_1_vl_rfs.v:992]
	Parameter C_TDATA_WIDTH bound to: 256 - type: integer 
	Parameter C_TID_WIDTH bound to: 1 - type: integer 
	Parameter C_TDEST_WIDTH bound to: 1 - type: integer 
	Parameter C_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_TPAYLOAD_WIDTH bound to: 289 - type: integer 
	Parameter C_SIGNAL_SET bound to: 27 - type: integer 
	Parameter G_INDX_SS_TREADY bound to: 0 - type: integer 
	Parameter G_INDX_SS_TDATA bound to: 1 - type: integer 
	Parameter G_INDX_SS_TSTRB bound to: 2 - type: integer 
	Parameter G_INDX_SS_TKEEP bound to: 3 - type: integer 
	Parameter G_INDX_SS_TLAST bound to: 4 - type: integer 
	Parameter G_INDX_SS_TID bound to: 5 - type: integer 
	Parameter G_INDX_SS_TDEST bound to: 6 - type: integer 
	Parameter G_INDX_SS_TUSER bound to: 7 - type: integer 
	Parameter G_MASK_SS_TREADY bound to: 1 - type: integer 
	Parameter G_MASK_SS_TDATA bound to: 2 - type: integer 
	Parameter G_MASK_SS_TSTRB bound to: 4 - type: integer 
	Parameter G_MASK_SS_TKEEP bound to: 8 - type: integer 
	Parameter G_MASK_SS_TLAST bound to: 16 - type: integer 
	Parameter G_MASK_SS_TID bound to: 32 - type: integer 
	Parameter G_MASK_SS_TDEST bound to: 64 - type: integer 
	Parameter G_MASK_SS_TUSER bound to: 128 - type: integer 
	Parameter G_TASK_SEVERITY_ERR bound to: 2 - type: integer 
	Parameter G_TASK_SEVERITY_WARNING bound to: 1 - type: integer 
	Parameter G_TASK_SEVERITY_INFO bound to: 0 - type: integer 
	Parameter P_TDATA_INDX bound to: 0 - type: integer 
	Parameter P_TSTRB_INDX bound to: 256 - type: integer 
	Parameter P_TKEEP_INDX bound to: 256 - type: integer 
	Parameter P_TLAST_INDX bound to: 288 - type: integer 
	Parameter P_TID_INDX bound to: 289 - type: integer 
	Parameter P_TDEST_INDX bound to: 289 - type: integer 
	Parameter P_TUSER_INDX bound to: 289 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axis_infrastructure_v1_1_0_util_vector2axis__parameterized0' (18#1) [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_AP/Basic_1x1.srcs/sources_1/bd/design_1/ip/edit_TX_Block_AP_v1_0.srcs/sources_1/ip/axis_broadcaster_0/hdl/axis_infrastructure_v1_1_vl_rfs.v:992]
INFO: [Synth 8-6157] synthesizing module 'axis_infrastructure_v1_1_0_util_axis2vector__parameterized0' [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_AP/Basic_1x1.srcs/sources_1/bd/design_1/ip/edit_TX_Block_AP_v1_0.srcs/sources_1/ip/axis_broadcaster_0/hdl/axis_infrastructure_v1_1_vl_rfs.v:810]
	Parameter C_TDATA_WIDTH bound to: 256 - type: integer 
	Parameter C_TID_WIDTH bound to: 1 - type: integer 
	Parameter C_TDEST_WIDTH bound to: 1 - type: integer 
	Parameter C_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_TPAYLOAD_WIDTH bound to: 289 - type: integer 
	Parameter C_SIGNAL_SET bound to: 27 - type: integer 
	Parameter G_INDX_SS_TREADY bound to: 0 - type: integer 
	Parameter G_INDX_SS_TDATA bound to: 1 - type: integer 
	Parameter G_INDX_SS_TSTRB bound to: 2 - type: integer 
	Parameter G_INDX_SS_TKEEP bound to: 3 - type: integer 
	Parameter G_INDX_SS_TLAST bound to: 4 - type: integer 
	Parameter G_INDX_SS_TID bound to: 5 - type: integer 
	Parameter G_INDX_SS_TDEST bound to: 6 - type: integer 
	Parameter G_INDX_SS_TUSER bound to: 7 - type: integer 
	Parameter G_MASK_SS_TREADY bound to: 1 - type: integer 
	Parameter G_MASK_SS_TDATA bound to: 2 - type: integer 
	Parameter G_MASK_SS_TSTRB bound to: 4 - type: integer 
	Parameter G_MASK_SS_TKEEP bound to: 8 - type: integer 
	Parameter G_MASK_SS_TLAST bound to: 16 - type: integer 
	Parameter G_MASK_SS_TID bound to: 32 - type: integer 
	Parameter G_MASK_SS_TDEST bound to: 64 - type: integer 
	Parameter G_MASK_SS_TUSER bound to: 128 - type: integer 
	Parameter G_TASK_SEVERITY_ERR bound to: 2 - type: integer 
	Parameter G_TASK_SEVERITY_WARNING bound to: 1 - type: integer 
	Parameter G_TASK_SEVERITY_INFO bound to: 0 - type: integer 
	Parameter P_TDATA_INDX bound to: 0 - type: integer 
	Parameter P_TSTRB_INDX bound to: 256 - type: integer 
	Parameter P_TKEEP_INDX bound to: 256 - type: integer 
	Parameter P_TLAST_INDX bound to: 288 - type: integer 
	Parameter P_TID_INDX bound to: 289 - type: integer 
	Parameter P_TDEST_INDX bound to: 289 - type: integer 
	Parameter P_TUSER_INDX bound to: 289 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axis_infrastructure_v1_1_0_util_axis2vector__parameterized0' (18#1) [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_AP/Basic_1x1.srcs/sources_1/bd/design_1/ip/edit_TX_Block_AP_v1_0.srcs/sources_1/ip/axis_broadcaster_0/hdl/axis_infrastructure_v1_1_vl_rfs.v:810]
INFO: [Synth 8-6155] done synthesizing module 'axis_broadcaster_v1_1_18_core' (19#1) [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_AP/Basic_1x1.srcs/sources_1/bd/design_1/ip/edit_TX_Block_AP_v1_0.srcs/sources_1/ip/axis_broadcaster_0/hdl/axis_broadcaster_v1_1_vl_rfs.v:59]
INFO: [Synth 8-6157] synthesizing module 'tdata_axis_broadcaster_0' [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_AP/Basic_1x1.srcs/sources_1/bd/design_1/ip/edit_TX_Block_AP_v1_0.srcs/sources_1/ip/axis_broadcaster_0/hdl/tdata_axis_broadcaster_0.v:49]
	Parameter C_S_AXIS_TDATA_WIDTH bound to: 512 - type: integer 
	Parameter C_M_AXIS_TDATA_WIDTH bound to: 512 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'tdata_axis_broadcaster_0' (20#1) [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_AP/Basic_1x1.srcs/sources_1/bd/design_1/ip/edit_TX_Block_AP_v1_0.srcs/sources_1/ip/axis_broadcaster_0/hdl/tdata_axis_broadcaster_0.v:49]
INFO: [Synth 8-6157] synthesizing module 'tuser_axis_broadcaster_0' [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_AP/Basic_1x1.srcs/sources_1/bd/design_1/ip/edit_TX_Block_AP_v1_0.srcs/sources_1/ip/axis_broadcaster_0/hdl/tuser_axis_broadcaster_0.v:49]
	Parameter C_S_AXIS_TUSER_WIDTH bound to: 2 - type: integer 
	Parameter C_M_AXIS_TUSER_WIDTH bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'tuser_axis_broadcaster_0' (21#1) [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_AP/Basic_1x1.srcs/sources_1/bd/design_1/ip/edit_TX_Block_AP_v1_0.srcs/sources_1/ip/axis_broadcaster_0/hdl/tuser_axis_broadcaster_0.v:49]
INFO: [Synth 8-6155] done synthesizing module 'top_axis_broadcaster_0' (22#1) [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_AP/Basic_1x1.srcs/sources_1/bd/design_1/ip/edit_TX_Block_AP_v1_0.srcs/sources_1/ip/axis_broadcaster_0/hdl/top_axis_broadcaster_0.v:60]
INFO: [Synth 8-6155] done synthesizing module 'axis_broadcaster_0' (23#1) [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_AP/Basic_1x1.srcs/sources_1/bd/design_1/ip/edit_TX_Block_AP_v1_0.srcs/sources_1/ip/axis_broadcaster_0/synth/axis_broadcaster_0.v:57]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-256] done synthesizing module 'DATA_MEM_AP' (24#1) [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_AP/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/cfc3/hdl/DATA_MEM_AP.vhd:56]
INFO: [Synth 8-3491] module 'SHAPING_FILTER_v2' declared at '/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_AP/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/edit_TX_Block_AP_v1_0.srcs/sources_1/imports/hdl/SHAPING_FILTER_v2.vhd:29' bound to instance 'FILTER_I' of component 'SHAPING_FILTER_v2' [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_AP/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/edit_TX_Block_AP_v1_0.srcs/sources_1/imports/hdl/TX_BLOCK_AP_v3.vhd:421]
INFO: [Synth 8-638] synthesizing module 'SHAPING_FILTER_v2' [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_AP/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/edit_TX_Block_AP_v1_0.srcs/sources_1/imports/hdl/SHAPING_FILTER_v2.vhd:47]
WARNING: [Synth 8-3936] Found unconnected internal register 'b3_OUTPUT_ADD_FG[6].b3_add_out1_reg[6]' and it is trimmed from '24' to '22' bits. [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_AP/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/edit_TX_Block_AP_v1_0.srcs/sources_1/imports/hdl/SHAPING_FILTER_v2.vhd:172]
WARNING: [Synth 8-3936] Found unconnected internal register 'b3_OUTPUT_ADD_FG[5].b3_add_out1_reg[5]' and it is trimmed from '24' to '22' bits. [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_AP/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/edit_TX_Block_AP_v1_0.srcs/sources_1/imports/hdl/SHAPING_FILTER_v2.vhd:172]
WARNING: [Synth 8-3936] Found unconnected internal register 'b3_OUTPUT_ADD_FG[4].b3_add_out1_reg[4]' and it is trimmed from '24' to '22' bits. [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_AP/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/edit_TX_Block_AP_v1_0.srcs/sources_1/imports/hdl/SHAPING_FILTER_v2.vhd:172]
WARNING: [Synth 8-3936] Found unconnected internal register 'b3_OUTPUT_ADD_FG[3].b3_add_out2_reg[3]' and it is trimmed from '24' to '22' bits. [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_AP/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/edit_TX_Block_AP_v1_0.srcs/sources_1/imports/hdl/SHAPING_FILTER_v2.vhd:177]
WARNING: [Synth 8-3936] Found unconnected internal register 'b3_OUTPUT_ADD_FG[3].b3_add_out1_reg[3]' and it is trimmed from '24' to '22' bits. [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_AP/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/edit_TX_Block_AP_v1_0.srcs/sources_1/imports/hdl/SHAPING_FILTER_v2.vhd:172]
WARNING: [Synth 8-3936] Found unconnected internal register 'b3_OUTPUT_ADD_FG[2].b3_add_out1_reg[2]' and it is trimmed from '24' to '22' bits. [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_AP/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/edit_TX_Block_AP_v1_0.srcs/sources_1/imports/hdl/SHAPING_FILTER_v2.vhd:172]
WARNING: [Synth 8-3936] Found unconnected internal register 'b3_OUTPUT_ADD_FG[1].b3_add_out1_reg[1]' and it is trimmed from '24' to '22' bits. [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_AP/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/edit_TX_Block_AP_v1_0.srcs/sources_1/imports/hdl/SHAPING_FILTER_v2.vhd:172]
WARNING: [Synth 8-3936] Found unconnected internal register 'b3_OUTPUT_ADD_FG[0].b3_add_out1_reg[0]' and it is trimmed from '24' to '22' bits. [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_AP/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/edit_TX_Block_AP_v1_0.srcs/sources_1/imports/hdl/SHAPING_FILTER_v2.vhd:172]
WARNING: [Synth 8-3936] Found unconnected internal register 'b3_OUTPUT_ADD_FG[7].b3_add_out1_reg[7]' and it is trimmed from '24' to '22' bits. [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_AP/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/edit_TX_Block_AP_v1_0.srcs/sources_1/imports/hdl/SHAPING_FILTER_v2.vhd:172]
WARNING: [Synth 8-3936] Found unconnected internal register 'b3_OUTPUT_ADD_FG[2].b3_add_out2_reg[2]' and it is trimmed from '24' to '22' bits. [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_AP/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/edit_TX_Block_AP_v1_0.srcs/sources_1/imports/hdl/SHAPING_FILTER_v2.vhd:177]
WARNING: [Synth 8-3936] Found unconnected internal register 'b3_OUTPUT_ADD_FG[1].b3_add_out2_reg[1]' and it is trimmed from '24' to '22' bits. [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_AP/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/edit_TX_Block_AP_v1_0.srcs/sources_1/imports/hdl/SHAPING_FILTER_v2.vhd:177]
WARNING: [Synth 8-3936] Found unconnected internal register 'b3_OUTPUT_ADD_FG[0].b3_add_out2_reg[0]' and it is trimmed from '24' to '22' bits. [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_AP/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/edit_TX_Block_AP_v1_0.srcs/sources_1/imports/hdl/SHAPING_FILTER_v2.vhd:177]
WARNING: [Synth 8-3936] Found unconnected internal register 'b3_OUTPUT_ADD_FG[7].b3_add_out2_reg[7]' and it is trimmed from '24' to '22' bits. [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_AP/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/edit_TX_Block_AP_v1_0.srcs/sources_1/imports/hdl/SHAPING_FILTER_v2.vhd:177]
WARNING: [Synth 8-3936] Found unconnected internal register 'b3_OUTPUT_ADD_FG[6].b3_add_out2_reg[6]' and it is trimmed from '24' to '22' bits. [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_AP/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/edit_TX_Block_AP_v1_0.srcs/sources_1/imports/hdl/SHAPING_FILTER_v2.vhd:177]
WARNING: [Synth 8-3936] Found unconnected internal register 'b3_OUTPUT_ADD_FG[5].b3_add_out2_reg[5]' and it is trimmed from '24' to '22' bits. [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_AP/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/edit_TX_Block_AP_v1_0.srcs/sources_1/imports/hdl/SHAPING_FILTER_v2.vhd:177]
WARNING: [Synth 8-3936] Found unconnected internal register 'b3_OUTPUT_ADD_FG[4].b3_add_out2_reg[4]' and it is trimmed from '24' to '22' bits. [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_AP/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/edit_TX_Block_AP_v1_0.srcs/sources_1/imports/hdl/SHAPING_FILTER_v2.vhd:177]
INFO: [Synth 8-256] done synthesizing module 'SHAPING_FILTER_v2' (25#1) [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_AP/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/edit_TX_Block_AP_v1_0.srcs/sources_1/imports/hdl/SHAPING_FILTER_v2.vhd:47]
INFO: [Synth 8-3491] module 'SHAPING_FILTER_v2' declared at '/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_AP/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/edit_TX_Block_AP_v1_0.srcs/sources_1/imports/hdl/SHAPING_FILTER_v2.vhd:29' bound to instance 'FILTER_Q' of component 'SHAPING_FILTER_v2' [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_AP/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/edit_TX_Block_AP_v1_0.srcs/sources_1/imports/hdl/TX_BLOCK_AP_v3.vhd:437]
WARNING: [Synth 8-6014] Unused sequential element b1_last_reg was removed.  [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_AP/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/edit_TX_Block_AP_v1_0.srcs/sources_1/imports/hdl/TX_BLOCK_AP_v3.vhd:292]
WARNING: [Synth 8-6014] Unused sequential element b1_keep_reg was removed.  [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_AP/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/edit_TX_Block_AP_v1_0.srcs/sources_1/imports/hdl/TX_BLOCK_AP_v3.vhd:293]
WARNING: [Synth 8-6014] Unused sequential element SIGN_GOLAY_reg was removed.  [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_AP/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/edit_TX_Block_AP_v1_0.srcs/sources_1/imports/hdl/TX_BLOCK_AP_v3.vhd:309]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-256] done synthesizing module 'TX_BLOCK_AP_v3' (26#1) [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_AP/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/edit_TX_Block_AP_v1_0.srcs/sources_1/imports/hdl/TX_BLOCK_AP_v3.vhd:74]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-256] done synthesizing module 'TX_Block_AP_v1_0' (27#1) [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_AP/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/cfc3/hdl/TX_Block_AP_v1_0.vhd:90]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-256] done synthesizing module 'design_1_TX_Block_AP_0_0' (28#1) [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_AP/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_TX_Block_AP_0_0/synth/design_1_TX_Block_AP_0_0.vhd:105]
WARNING: [Synth 8-3331] design SHAPING_FILTER_v2 has unconnected port rstn
WARNING: [Synth 8-3331] design SHAPING_FILTER_v2 has unconnected port S00_AXIS_0_tlast
WARNING: [Synth 8-3331] design SHAPING_FILTER_v2 has unconnected port S00_AXIS_0_tkeep[15]
WARNING: [Synth 8-3331] design SHAPING_FILTER_v2 has unconnected port S00_AXIS_0_tkeep[14]
WARNING: [Synth 8-3331] design SHAPING_FILTER_v2 has unconnected port S00_AXIS_0_tkeep[13]
WARNING: [Synth 8-3331] design SHAPING_FILTER_v2 has unconnected port S00_AXIS_0_tkeep[12]
WARNING: [Synth 8-3331] design SHAPING_FILTER_v2 has unconnected port S00_AXIS_0_tkeep[11]
WARNING: [Synth 8-3331] design SHAPING_FILTER_v2 has unconnected port S00_AXIS_0_tkeep[10]
WARNING: [Synth 8-3331] design SHAPING_FILTER_v2 has unconnected port S00_AXIS_0_tkeep[9]
WARNING: [Synth 8-3331] design SHAPING_FILTER_v2 has unconnected port S00_AXIS_0_tkeep[8]
WARNING: [Synth 8-3331] design SHAPING_FILTER_v2 has unconnected port S00_AXIS_0_tkeep[7]
WARNING: [Synth 8-3331] design SHAPING_FILTER_v2 has unconnected port S00_AXIS_0_tkeep[6]
WARNING: [Synth 8-3331] design SHAPING_FILTER_v2 has unconnected port S00_AXIS_0_tkeep[5]
WARNING: [Synth 8-3331] design SHAPING_FILTER_v2 has unconnected port S00_AXIS_0_tkeep[4]
WARNING: [Synth 8-3331] design SHAPING_FILTER_v2 has unconnected port S00_AXIS_0_tkeep[3]
WARNING: [Synth 8-3331] design SHAPING_FILTER_v2 has unconnected port S00_AXIS_0_tkeep[2]
WARNING: [Synth 8-3331] design SHAPING_FILTER_v2 has unconnected port S00_AXIS_0_tkeep[1]
WARNING: [Synth 8-3331] design SHAPING_FILTER_v2 has unconnected port S00_AXIS_0_tkeep[0]
WARNING: [Synth 8-3331] design SHAPING_FILTER_v2 has unconnected port M00_AXIS_0_tready
WARNING: [Synth 8-3331] design tuser_axis_broadcaster_0 has unconnected port tuser[1]
WARNING: [Synth 8-3331] design tuser_axis_broadcaster_0 has unconnected port tuser[0]
WARNING: [Synth 8-3331] design tdata_axis_broadcaster_0 has unconnected port tdata[511]
WARNING: [Synth 8-3331] design tdata_axis_broadcaster_0 has unconnected port tdata[510]
WARNING: [Synth 8-3331] design tdata_axis_broadcaster_0 has unconnected port tdata[509]
WARNING: [Synth 8-3331] design tdata_axis_broadcaster_0 has unconnected port tdata[508]
WARNING: [Synth 8-3331] design tdata_axis_broadcaster_0 has unconnected port tdata[507]
WARNING: [Synth 8-3331] design tdata_axis_broadcaster_0 has unconnected port tdata[506]
WARNING: [Synth 8-3331] design tdata_axis_broadcaster_0 has unconnected port tdata[505]
WARNING: [Synth 8-3331] design tdata_axis_broadcaster_0 has unconnected port tdata[504]
WARNING: [Synth 8-3331] design tdata_axis_broadcaster_0 has unconnected port tdata[503]
WARNING: [Synth 8-3331] design tdata_axis_broadcaster_0 has unconnected port tdata[502]
WARNING: [Synth 8-3331] design tdata_axis_broadcaster_0 has unconnected port tdata[501]
WARNING: [Synth 8-3331] design tdata_axis_broadcaster_0 has unconnected port tdata[500]
WARNING: [Synth 8-3331] design tdata_axis_broadcaster_0 has unconnected port tdata[499]
WARNING: [Synth 8-3331] design tdata_axis_broadcaster_0 has unconnected port tdata[498]
WARNING: [Synth 8-3331] design tdata_axis_broadcaster_0 has unconnected port tdata[497]
WARNING: [Synth 8-3331] design tdata_axis_broadcaster_0 has unconnected port tdata[496]
WARNING: [Synth 8-3331] design tdata_axis_broadcaster_0 has unconnected port tdata[495]
WARNING: [Synth 8-3331] design tdata_axis_broadcaster_0 has unconnected port tdata[494]
WARNING: [Synth 8-3331] design tdata_axis_broadcaster_0 has unconnected port tdata[493]
WARNING: [Synth 8-3331] design tdata_axis_broadcaster_0 has unconnected port tdata[492]
WARNING: [Synth 8-3331] design tdata_axis_broadcaster_0 has unconnected port tdata[491]
WARNING: [Synth 8-3331] design tdata_axis_broadcaster_0 has unconnected port tdata[490]
WARNING: [Synth 8-3331] design tdata_axis_broadcaster_0 has unconnected port tdata[489]
WARNING: [Synth 8-3331] design tdata_axis_broadcaster_0 has unconnected port tdata[488]
WARNING: [Synth 8-3331] design tdata_axis_broadcaster_0 has unconnected port tdata[487]
WARNING: [Synth 8-3331] design tdata_axis_broadcaster_0 has unconnected port tdata[486]
WARNING: [Synth 8-3331] design tdata_axis_broadcaster_0 has unconnected port tdata[485]
WARNING: [Synth 8-3331] design tdata_axis_broadcaster_0 has unconnected port tdata[484]
WARNING: [Synth 8-3331] design tdata_axis_broadcaster_0 has unconnected port tdata[483]
WARNING: [Synth 8-3331] design tdata_axis_broadcaster_0 has unconnected port tdata[482]
WARNING: [Synth 8-3331] design tdata_axis_broadcaster_0 has unconnected port tdata[481]
WARNING: [Synth 8-3331] design tdata_axis_broadcaster_0 has unconnected port tdata[480]
WARNING: [Synth 8-3331] design tdata_axis_broadcaster_0 has unconnected port tdata[479]
WARNING: [Synth 8-3331] design tdata_axis_broadcaster_0 has unconnected port tdata[478]
WARNING: [Synth 8-3331] design tdata_axis_broadcaster_0 has unconnected port tdata[477]
WARNING: [Synth 8-3331] design tdata_axis_broadcaster_0 has unconnected port tdata[476]
WARNING: [Synth 8-3331] design tdata_axis_broadcaster_0 has unconnected port tdata[475]
WARNING: [Synth 8-3331] design tdata_axis_broadcaster_0 has unconnected port tdata[474]
WARNING: [Synth 8-3331] design tdata_axis_broadcaster_0 has unconnected port tdata[473]
WARNING: [Synth 8-3331] design tdata_axis_broadcaster_0 has unconnected port tdata[472]
WARNING: [Synth 8-3331] design tdata_axis_broadcaster_0 has unconnected port tdata[471]
WARNING: [Synth 8-3331] design tdata_axis_broadcaster_0 has unconnected port tdata[470]
WARNING: [Synth 8-3331] design tdata_axis_broadcaster_0 has unconnected port tdata[469]
WARNING: [Synth 8-3331] design tdata_axis_broadcaster_0 has unconnected port tdata[468]
WARNING: [Synth 8-3331] design tdata_axis_broadcaster_0 has unconnected port tdata[467]
WARNING: [Synth 8-3331] design tdata_axis_broadcaster_0 has unconnected port tdata[466]
WARNING: [Synth 8-3331] design tdata_axis_broadcaster_0 has unconnected port tdata[465]
WARNING: [Synth 8-3331] design tdata_axis_broadcaster_0 has unconnected port tdata[464]
WARNING: [Synth 8-3331] design tdata_axis_broadcaster_0 has unconnected port tdata[463]
WARNING: [Synth 8-3331] design tdata_axis_broadcaster_0 has unconnected port tdata[462]
WARNING: [Synth 8-3331] design tdata_axis_broadcaster_0 has unconnected port tdata[461]
WARNING: [Synth 8-3331] design tdata_axis_broadcaster_0 has unconnected port tdata[460]
WARNING: [Synth 8-3331] design tdata_axis_broadcaster_0 has unconnected port tdata[459]
WARNING: [Synth 8-3331] design tdata_axis_broadcaster_0 has unconnected port tdata[458]
WARNING: [Synth 8-3331] design tdata_axis_broadcaster_0 has unconnected port tdata[457]
WARNING: [Synth 8-3331] design tdata_axis_broadcaster_0 has unconnected port tdata[456]
WARNING: [Synth 8-3331] design tdata_axis_broadcaster_0 has unconnected port tdata[455]
WARNING: [Synth 8-3331] design tdata_axis_broadcaster_0 has unconnected port tdata[454]
WARNING: [Synth 8-3331] design tdata_axis_broadcaster_0 has unconnected port tdata[453]
WARNING: [Synth 8-3331] design tdata_axis_broadcaster_0 has unconnected port tdata[452]
WARNING: [Synth 8-3331] design tdata_axis_broadcaster_0 has unconnected port tdata[451]
WARNING: [Synth 8-3331] design tdata_axis_broadcaster_0 has unconnected port tdata[450]
WARNING: [Synth 8-3331] design tdata_axis_broadcaster_0 has unconnected port tdata[449]
WARNING: [Synth 8-3331] design tdata_axis_broadcaster_0 has unconnected port tdata[448]
WARNING: [Synth 8-3331] design tdata_axis_broadcaster_0 has unconnected port tdata[447]
WARNING: [Synth 8-3331] design tdata_axis_broadcaster_0 has unconnected port tdata[446]
WARNING: [Synth 8-3331] design tdata_axis_broadcaster_0 has unconnected port tdata[445]
WARNING: [Synth 8-3331] design tdata_axis_broadcaster_0 has unconnected port tdata[444]
WARNING: [Synth 8-3331] design tdata_axis_broadcaster_0 has unconnected port tdata[443]
WARNING: [Synth 8-3331] design tdata_axis_broadcaster_0 has unconnected port tdata[442]
WARNING: [Synth 8-3331] design tdata_axis_broadcaster_0 has unconnected port tdata[441]
WARNING: [Synth 8-3331] design tdata_axis_broadcaster_0 has unconnected port tdata[440]
WARNING: [Synth 8-3331] design tdata_axis_broadcaster_0 has unconnected port tdata[439]
WARNING: [Synth 8-3331] design tdata_axis_broadcaster_0 has unconnected port tdata[438]
WARNING: [Synth 8-3331] design tdata_axis_broadcaster_0 has unconnected port tdata[437]
WARNING: [Synth 8-3331] design tdata_axis_broadcaster_0 has unconnected port tdata[436]
WARNING: [Synth 8-3331] design tdata_axis_broadcaster_0 has unconnected port tdata[435]
WARNING: [Synth 8-3331] design tdata_axis_broadcaster_0 has unconnected port tdata[434]
WARNING: [Synth 8-3331] design tdata_axis_broadcaster_0 has unconnected port tdata[433]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2460.652 ; gain = 212.559 ; free physical = 14115 ; free virtual = 97008
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2472.527 ; gain = 224.434 ; free physical = 14077 ; free virtual = 96964
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2472.527 ; gain = 224.434 ; free physical = 14077 ; free virtual = 96964
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_AP/Basic_1x1.srcs/sources_1/bd/design_1/ip/edit_TX_Block_AP_v1_0.srcs/constrs_1/new/constraints.xdc] for cell 'U0'
Finished Parsing XDC File [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_AP/Basic_1x1.srcs/sources_1/bd/design_1/ip/edit_TX_Block_AP_v1_0.srcs/constrs_1/new/constraints.xdc] for cell 'U0'
Parsing XDC File [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_AP/Basic_1x1.runs/design_1_TX_Block_AP_0_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_AP/Basic_1x1.runs/design_1_TX_Block_AP_0_0_synth_1/dont_touch.xdc]
Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'U0/TX_BLOCK_AP_v3_inst/b0/b1_CDC_FIFO/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'U0/TX_BLOCK_AP_v3_inst/b0/b1_CDC_FIFO/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'U0/TX_BLOCK_AP_v3_inst/b0/b1_CDC_FIFO/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'U0/TX_BLOCK_AP_v3_inst/b0/b1_CDC_FIFO/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'U0/TX_BLOCK_AP_v3_inst/b0/b1_CDC_FIFO/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'U0/TX_BLOCK_AP_v3_inst/b0/b1_CDC_FIFO/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'U0/TX_BLOCK_AP_v3_inst/b0/b1_CDC_FIFO/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'U0/TX_BLOCK_AP_v3_inst/b0/b1_CDC_FIFO/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_TX_Block_AP_0_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_TX_Block_AP_0_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'U0/TX_BLOCK_AP_v3_inst/b0/b1_CDC_FIFO/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'U0/TX_BLOCK_AP_v3_inst/b0/b1_CDC_FIFO/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'U0/TX_BLOCK_AP_v3_inst/b0/b1_CDC_FIFO/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'U0/TX_BLOCK_AP_v3_inst/b0/b1_CDC_FIFO/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'U0/TX_BLOCK_AP_v3_inst/b0/b1_CDC_FIFO/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'U0/TX_BLOCK_AP_v3_inst/b0/b1_CDC_FIFO/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'U0/TX_BLOCK_AP_v3_inst/b0/b3_DATA_FIFO/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'U0/TX_BLOCK_AP_v3_inst/b0/b3_DATA_FIFO/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst_axis.tcl] for cell 'U0/TX_BLOCK_AP_v3_inst/b0/b1_CDC_FIFO/inst/gen_fifo.xpm_fifo_axis_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst_axis.tcl] for cell 'U0/TX_BLOCK_AP_v3_inst/b0/b1_CDC_FIFO/inst/gen_fifo.xpm_fifo_axis_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst_axis.tcl] for cell 'U0/TX_BLOCK_AP_v3_inst/b0/b3_DATA_FIFO/inst/gen_fifo.xpm_fifo_axis_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst_axis.tcl] for cell 'U0/TX_BLOCK_AP_v3_inst/b0/b3_DATA_FIFO/inst/gen_fifo.xpm_fifo_axis_inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst_axis.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_TX_Block_AP_0_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_TX_Block_AP_0_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2656.184 ; gain = 0.000 ; free physical = 13839 ; free virtual = 96725
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2662.121 ; gain = 5.938 ; free physical = 13879 ; free virtual = 96765
load diablo GTM unisim library
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 2662.121 ; gain = 414.027 ; free physical = 13991 ; free virtual = 96900
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xczu28dr-ffvg1517-2-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 2662.121 ; gain = 414.027 ; free physical = 13990 ; free virtual = 96899
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for U0. (constraint file  /home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_AP/Basic_1x1.runs/design_1_TX_Block_AP_0_0_synth_1/dont_touch.xdc, line 18).
Applied set_property DONT_TOUCH = true for U0/TX_BLOCK_AP_v3_inst/b0/b4_BROADCASTER. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U0/TX_BLOCK_AP_v3_inst/b0/b3_DATA_FIFO. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U0/TX_BLOCK_AP_v3_inst/b0/b1_CDC_FIFO. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U0/TX_BLOCK_AP_v3_inst/b0/b1_CDC_FIFO/inst/\gen_fifo.xpm_fifo_axis_inst /xpm_fifo_base_inst/\gen_cdc_pntr.rd_pntr_cdc_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U0/TX_BLOCK_AP_v3_inst/b0/b1_CDC_FIFO/inst/\gen_fifo.xpm_fifo_axis_inst /xpm_fifo_base_inst/\gen_cdc_pntr.wr_pntr_cdc_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U0/TX_BLOCK_AP_v3_inst/b0/b1_CDC_FIFO/inst/\gen_fifo.xpm_fifo_axis_inst /xpm_fifo_base_inst/\gen_cdc_pntr.rd_pntr_cdc_dc_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U0/TX_BLOCK_AP_v3_inst/b0/b1_CDC_FIFO/inst/\gen_fifo.xpm_fifo_axis_inst /xpm_fifo_base_inst/\gen_cdc_pntr.wr_pntr_cdc_dc_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U0/TX_BLOCK_AP_v3_inst/b0/b1_CDC_FIFO/inst/\gen_fifo.xpm_fifo_axis_inst /\gaxis_rst_sync.xpm_cdc_sync_rst_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U0/TX_BLOCK_AP_v3_inst/b0/b1_CDC_FIFO/inst/\gen_fifo.xpm_fifo_axis_inst /xpm_fifo_base_inst/xpm_fifo_rst_inst/\gen_rst_ic.rrst_wr_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U0/TX_BLOCK_AP_v3_inst/b0/b1_CDC_FIFO/inst/\gen_fifo.xpm_fifo_axis_inst /xpm_fifo_base_inst/xpm_fifo_rst_inst/\gen_rst_ic.wrst_rd_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U0/TX_BLOCK_AP_v3_inst/b0/b3_DATA_FIFO/inst/\gen_fifo.xpm_fifo_axis_inst /\gaxis_rst_sync.xpm_cdc_sync_rst_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U0/TX_BLOCK_AP_v3_inst/b0/b1_CDC_FIFO/inst/\gen_fifo.xpm_fifo_axis_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U0/TX_BLOCK_AP_v3_inst/b0/b3_DATA_FIFO/inst/\gen_fifo.xpm_fifo_axis_inst . (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 2662.121 ; gain = 414.027 ; free physical = 13981 ; free virtual = 96894
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'gen_rst_ic.curr_wrst_state_reg' in module 'xpm_fifo_rst'
INFO: [Synth 8-802] inferred FSM for state register 'gen_rst_ic.curr_rrst_state_reg' in module 'xpm_fifo_rst'
INFO: [Synth 8-802] inferred FSM for state register 'gen_fwft.curr_fwft_state_reg' in module 'xpm_fifo_base'
INFO: [Synth 8-802] inferred FSM for state register 'gen_fwft.curr_fwft_state_reg' in module 'xpm_fifo_base__parameterized0'
INFO: [Synth 8-4471] merging register 'b1_pre_add_reg[0,4][15:0]' into 'b0_PRE_FILT_SHAPE_rr_reg[4][15:0]' [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_AP/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/edit_TX_Block_AP_v1_0.srcs/sources_1/imports/hdl/SHAPING_FILTER_v2.vhd:123]
INFO: [Synth 8-4471] merging register 'b1_pre_add_reg[1,4][15:0]' into 'b0_PRE_FILT_SHAPE_rr_reg[5][15:0]' [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_AP/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/edit_TX_Block_AP_v1_0.srcs/sources_1/imports/hdl/SHAPING_FILTER_v2.vhd:123]
INFO: [Synth 8-4471] merging register 'b1_pre_add_reg[2,4][15:0]' into 'b0_PRE_FILT_SHAPE_rr_reg[6][15:0]' [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_AP/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/edit_TX_Block_AP_v1_0.srcs/sources_1/imports/hdl/SHAPING_FILTER_v2.vhd:123]
INFO: [Synth 8-4471] merging register 'b1_pre_add_reg[3,4][15:0]' into 'b0_PRE_FILT_SHAPE_rr_reg[7][15:0]' [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_AP/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/edit_TX_Block_AP_v1_0.srcs/sources_1/imports/hdl/SHAPING_FILTER_v2.vhd:123]
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'TX_BLOCK_AP_v3'
INFO: [Synth 8-6904] The RAM "xpm_memory_base:/gen_wr_a.gen_word_narrow.mem_reg" of size (depth=16 x width=324) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
               WRST_IDLE |                            00001 |                              000
                 WRST_IN |                            00010 |                              010
                WRST_OUT |                            00100 |                              111
               WRST_EXIT |                            01000 |                              110
            WRST_GO2IDLE |                            10000 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_rst_ic.curr_wrst_state_reg' using encoding 'one-hot' in module 'xpm_fifo_rst'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
               RRST_IDLE |                               00 |                               00
                 RRST_IN |                               01 |                               10
                RRST_OUT |                               10 |                               11
               RRST_EXIT |                               11 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_rst_ic.curr_rrst_state_reg' using encoding 'sequential' in module 'xpm_fifo_rst'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 invalid |                               00 |                               00
            stage1_valid |                               01 |                               10
       both_stages_valid |                               10 |                               11
            stage2_valid |                               11 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_fwft.curr_fwft_state_reg' using encoding 'sequential' in module 'xpm_fifo_base'
INFO: [Synth 8-6794] RAM ("xpm_memory_base__parameterized0:/gen_wr_a.gen_word_narrow.mem_reg") will be automatically implemented using URAM. 
INFO: [Synth 8-6794] RAM ("xpm_memory_base__parameterized0:/gen_wr_a.gen_word_narrow.mem_reg") will be automatically implemented using URAM. 
INFO: [Synth 8-6794] RAM ("xpm_memory_base__parameterized0:/gen_wr_a.gen_word_narrow.mem_reg") will be automatically implemented using URAM. 
INFO: [Synth 8-5780] Default cascade height of 8 will be used for URAM '"xpm_memory_base__parameterized0:/gen_wr_a.gen_word_narrow.mem_reg"'.
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 invalid |                               00 |                               00
            stage1_valid |                               01 |                               10
       both_stages_valid |                               10 |                               11
            stage2_valid |                               11 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_fwft.curr_fwft_state_reg' using encoding 'sequential' in module 'xpm_fifo_base__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                st1_idle |                           000001 |                              000
            st2_send_stf |                           000010 |                              001
       st3_send_edmg_cef |                           000100 |                              010
        st4_send_payload |                           001000 |                              011
       st5_send_edmg_trn |                           010000 |                              100
               st6_timer |                           100000 |                              101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'TX_BLOCK_AP_v3'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:15 . Memory (MB): peak = 2662.121 ; gain = 414.027 ; free physical = 13890 ; free virtual = 96825
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'U0/TX_BLOCK_AP_v3_inst/b0/b4_BROADCASTER/inst/broadcaster_core/MI_SLOT[0].util_vector2axis' (axis_infrastructure_v1_1_0_util_vector2axis__parameterized0) to 'U0/TX_BLOCK_AP_v3_inst/b0/b4_BROADCASTER/inst/broadcaster_core/MI_SLOT[1].util_vector2axis'

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 1     
	   4 Input     13 Bit       Adders := 2     
	   4 Input     12 Bit       Adders := 3     
	   2 Input      8 Bit       Adders := 1     
	   4 Input      5 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 3     
	   4 Input      4 Bit       Adders := 3     
	   2 Input      4 Bit       Adders := 1     
	   4 Input      2 Bit       Adders := 2     
+---XORs : 
	   2 Input      5 Bit         XORs := 2     
	   2 Input      4 Bit         XORs := 2     
	   2 Input      1 Bit         XORs := 54    
+---Registers : 
	              324 Bit    Registers := 4     
	              256 Bit    Registers := 1     
	               32 Bit    Registers := 5     
	               24 Bit    Registers := 16    
	               22 Bit    Registers := 30    
	               16 Bit    Registers := 90    
	               13 Bit    Registers := 2     
	               12 Bit    Registers := 3     
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 12    
	                4 Bit    Registers := 14    
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 74    
	                1 Bit    Registers := 43    
+---RAMs : 
	            1296K Bit         RAMs := 1     
	               5K Bit         RAMs := 1     
+---Muxes : 
	   2 Input    256 Bit        Muxes := 3     
	   6 Input    256 Bit        Muxes := 1     
	   2 Input    128 Bit        Muxes := 5     
	   2 Input    112 Bit        Muxes := 5     
	   2 Input     32 Bit        Muxes := 5     
	   4 Input     32 Bit        Muxes := 5     
	   2 Input     16 Bit        Muxes := 30    
	   2 Input      8 Bit        Muxes := 1     
	  16 Input      8 Bit        Muxes := 2     
	   6 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 8     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 64    
	   4 Input      2 Bit        Muxes := 14    
	   2 Input      1 Bit        Muxes := 20    
	   6 Input      1 Bit        Muxes := 15    
	   5 Input      1 Bit        Muxes := 3     
	   4 Input      1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module TX_Block_AP_v1_0_S00_AXI 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 5     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   4 Input     32 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 5     
Module xpm_cdc_sync_rst 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module xpm_memory_base 
Detailed RTL Component Info : 
+---Registers : 
	              324 Bit    Registers := 2     
+---RAMs : 
	               5K Bit         RAMs := 1     
Module xpm_cdc_gray 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      4 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	                4 Bit    Registers := 3     
Module xpm_fifo_reg_vec 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module xpm_cdc_gray__parameterized0 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      5 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	                5 Bit    Registers := 5     
Module xpm_fifo_reg_vec__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module xpm_cdc_gray__parameterized1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      5 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	                5 Bit    Registers := 3     
Module xpm_fifo_reg_bit 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module xpm_counter_updn 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
Module xpm_fifo_rst 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   6 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 8     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 3     
Module xpm_counter_updn__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
Module xpm_counter_updn__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
Module xpm_counter_updn__parameterized2 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
Module xpm_fifo_base 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 31    
	   4 Input      2 Bit        Muxes := 7     
	   4 Input      1 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
Module adc_strm_mux 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input    256 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module xpm_cdc_sync_rst__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module xpm_memory_base__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	              324 Bit    Registers := 2     
+---RAMs : 
	            1296K Bit         RAMs := 1     
Module xpm_fifo_rst__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
Module xpm_counter_updn__parameterized3 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input     13 Bit       Adders := 1     
+---Registers : 
	               13 Bit    Registers := 1     
Module xpm_counter_updn__parameterized4 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input     12 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 1     
Module xpm_counter_updn__parameterized5 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input     12 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 1     
Module xpm_fifo_base__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 31    
	   4 Input      2 Bit        Muxes := 7     
	   4 Input      1 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
Module axis_broadcaster_v1_1_18_core 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module SHAPING_FILTER_v2 
Detailed RTL Component Info : 
+---Registers : 
	               24 Bit    Registers := 8     
	               22 Bit    Registers := 15    
	               16 Bit    Registers := 45    
	                1 Bit    Registers := 5     
Module TX_BLOCK_AP_v3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 40    
+---Registers : 
	              256 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input    256 Bit        Muxes := 2     
	   6 Input    256 Bit        Muxes := 1     
	   2 Input    128 Bit        Muxes := 5     
	   2 Input    112 Bit        Muxes := 5     
	   2 Input     16 Bit        Muxes := 30    
	   2 Input      8 Bit        Muxes := 1     
	  16 Input      8 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 3     
	   6 Input      1 Bit        Muxes := 13    
Module vt_single_sync 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 4272 (col length:192)
BRAMs: 2160 (col length: RAMB18 192 RAMB36 96)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-6904] The RAM "U0/TX_BLOCK_AP_v3_inst/\b0/b1_CDC_FIFO /\inst/gen_fifo.xpm_fifo_axis_inst /xpm_fifo_base_inst/\gen_sdpram.xpm_memory_base_inst /gen_wr_a.gen_word_narrow.mem_reg" of size (depth=16 x width=324) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-4471] merging register 'FILTER_I/b0_PRE_FILT_SHAPE_rr_reg[3][15:0]' into 'FILTER_I/b0_PRE_FILT_SHAPE_rr_reg[3][15:0]' [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_AP/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/edit_TX_Block_AP_v1_0.srcs/sources_1/imports/hdl/SHAPING_FILTER_v2.vhd:105]
INFO: [Synth 8-4471] merging register 'FILTER_I/b0_PRE_FILT_SHAPE_rr_reg[2][15:0]' into 'FILTER_I/b0_PRE_FILT_SHAPE_rr_reg[2][15:0]' [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_AP/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/edit_TX_Block_AP_v1_0.srcs/sources_1/imports/hdl/SHAPING_FILTER_v2.vhd:105]
INFO: [Synth 8-4471] merging register 'FILTER_I/b0_PRE_FILT_SHAPE_rr_reg[1][15:0]' into 'FILTER_I/b0_PRE_FILT_SHAPE_rr_reg[1][15:0]' [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_AP/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/edit_TX_Block_AP_v1_0.srcs/sources_1/imports/hdl/SHAPING_FILTER_v2.vhd:105]
INFO: [Synth 8-4471] merging register 'FILTER_I/b0_PRE_FILT_SHAPE_r_reg[0][15:0]' into 'FILTER_I/b0_PRE_FILT_SHAPE_r_reg[0][15:0]' [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_AP/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/edit_TX_Block_AP_v1_0.srcs/sources_1/imports/hdl/SHAPING_FILTER_v2.vhd:103]
INFO: [Synth 8-4471] merging register 'FILTER_I/b0_PRE_FILT_SHAPE_rr_reg[1][15:0]' into 'FILTER_I/b0_PRE_FILT_SHAPE_rr_reg[1][15:0]' [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_AP/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/edit_TX_Block_AP_v1_0.srcs/sources_1/imports/hdl/SHAPING_FILTER_v2.vhd:105]
INFO: [Synth 8-4471] merging register 'FILTER_I/b0_PRE_FILT_SHAPE_r_reg[5][15:0]' into 'FILTER_I/b0_PRE_FILT_SHAPE_r_reg[5][15:0]' [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_AP/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/edit_TX_Block_AP_v1_0.srcs/sources_1/imports/hdl/SHAPING_FILTER_v2.vhd:103]
INFO: [Synth 8-4471] merging register 'FILTER_I/b0_PRE_FILT_SHAPE_rr_reg[1][15:0]' into 'FILTER_I/b0_PRE_FILT_SHAPE_rr_reg[1][15:0]' [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_AP/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/edit_TX_Block_AP_v1_0.srcs/sources_1/imports/hdl/SHAPING_FILTER_v2.vhd:105]
INFO: [Synth 8-4471] merging register 'FILTER_I/b0_PRE_FILT_SHAPE_r_reg[7][15:0]' into 'FILTER_I/b0_PRE_FILT_SHAPE_r_reg[7][15:0]' [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_AP/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/edit_TX_Block_AP_v1_0.srcs/sources_1/imports/hdl/SHAPING_FILTER_v2.vhd:103]
INFO: [Synth 8-4471] merging register 'FILTER_I/b0_PRE_FILT_SHAPE_rr_reg[0][15:0]' into 'FILTER_I/b0_PRE_FILT_SHAPE_rr_reg[0][15:0]' [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_AP/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/edit_TX_Block_AP_v1_0.srcs/sources_1/imports/hdl/SHAPING_FILTER_v2.vhd:105]
INFO: [Synth 8-4471] merging register 'FILTER_I/b0_PRE_FILT_SHAPE_r_reg[4][15:0]' into 'FILTER_I/b0_PRE_FILT_SHAPE_r_reg[4][15:0]' [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_AP/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/edit_TX_Block_AP_v1_0.srcs/sources_1/imports/hdl/SHAPING_FILTER_v2.vhd:103]
INFO: [Synth 8-4471] merging register 'FILTER_I/b0_PRE_FILT_SHAPE_r_reg[7][15:0]' into 'FILTER_I/b0_PRE_FILT_SHAPE_r_reg[7][15:0]' [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_AP/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/edit_TX_Block_AP_v1_0.srcs/sources_1/imports/hdl/SHAPING_FILTER_v2.vhd:103]
INFO: [Synth 8-4471] merging register 'FILTER_I/b0_PRE_FILT_SHAPE_rr_reg[1][15:0]' into 'FILTER_I/b0_PRE_FILT_SHAPE_rr_reg[1][15:0]' [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_AP/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/edit_TX_Block_AP_v1_0.srcs/sources_1/imports/hdl/SHAPING_FILTER_v2.vhd:105]
INFO: [Synth 8-4471] merging register 'FILTER_I/b0_PRE_FILT_SHAPE_r_reg[7][15:0]' into 'FILTER_I/b0_PRE_FILT_SHAPE_r_reg[7][15:0]' [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_AP/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/edit_TX_Block_AP_v1_0.srcs/sources_1/imports/hdl/SHAPING_FILTER_v2.vhd:103]
INFO: [Synth 8-4471] merging register 'FILTER_I/b0_PRE_FILT_SHAPE_rr_reg[2][15:0]' into 'FILTER_I/b0_PRE_FILT_SHAPE_rr_reg[2][15:0]' [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_AP/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/edit_TX_Block_AP_v1_0.srcs/sources_1/imports/hdl/SHAPING_FILTER_v2.vhd:105]
INFO: [Synth 8-4471] merging register 'FILTER_I/b0_PRE_FILT_SHAPE_r_reg[6][15:0]' into 'FILTER_I/b0_PRE_FILT_SHAPE_r_reg[6][15:0]' [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_AP/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/edit_TX_Block_AP_v1_0.srcs/sources_1/imports/hdl/SHAPING_FILTER_v2.vhd:103]
INFO: [Synth 8-4471] merging register 'FILTER_I/b0_PRE_FILT_SHAPE_r_reg[5][15:0]' into 'FILTER_I/b0_PRE_FILT_SHAPE_r_reg[5][15:0]' [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_AP/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/edit_TX_Block_AP_v1_0.srcs/sources_1/imports/hdl/SHAPING_FILTER_v2.vhd:103]
INFO: [Synth 8-4471] merging register 'FILTER_I/b0_PRE_FILT_SHAPE_r_reg[2][15:0]' into 'FILTER_I/b0_PRE_FILT_SHAPE_r_reg[2][15:0]' [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_AP/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/edit_TX_Block_AP_v1_0.srcs/sources_1/imports/hdl/SHAPING_FILTER_v2.vhd:103]
INFO: [Synth 8-4471] merging register 'FILTER_I/b0_PRE_FILT_SHAPE_r_reg[5][15:0]' into 'FILTER_I/b0_PRE_FILT_SHAPE_r_reg[5][15:0]' [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_AP/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/edit_TX_Block_AP_v1_0.srcs/sources_1/imports/hdl/SHAPING_FILTER_v2.vhd:103]
INFO: [Synth 8-4471] merging register 'FILTER_I/b0_PRE_FILT_SHAPE_r_reg[4][15:0]' into 'FILTER_I/b0_PRE_FILT_SHAPE_r_reg[4][15:0]' [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_AP/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/edit_TX_Block_AP_v1_0.srcs/sources_1/imports/hdl/SHAPING_FILTER_v2.vhd:103]
INFO: [Synth 8-4471] merging register 'FILTER_I/b0_PRE_FILT_SHAPE_r_reg[3][15:0]' into 'FILTER_I/b0_PRE_FILT_SHAPE_r_reg[3][15:0]' [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_AP/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/edit_TX_Block_AP_v1_0.srcs/sources_1/imports/hdl/SHAPING_FILTER_v2.vhd:103]
INFO: [Synth 8-4471] merging register 'FILTER_I/b0_PRE_FILT_SHAPE_rr_reg[5][15:0]' into 'FILTER_I/b0_PRE_FILT_SHAPE_rr_reg[5][15:0]' [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_AP/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/edit_TX_Block_AP_v1_0.srcs/sources_1/imports/hdl/SHAPING_FILTER_v2.vhd:105]
INFO: [Synth 8-4471] merging register 'FILTER_I/b0_PRE_FILT_SHAPE_r_reg[1][15:0]' into 'FILTER_I/b0_PRE_FILT_SHAPE_r_reg[1][15:0]' [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_AP/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/edit_TX_Block_AP_v1_0.srcs/sources_1/imports/hdl/SHAPING_FILTER_v2.vhd:103]
INFO: [Synth 8-4471] merging register 'FILTER_I/b0_PRE_FILT_SHAPE_r_reg[4][15:0]' into 'FILTER_I/b0_PRE_FILT_SHAPE_r_reg[4][15:0]' [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_AP/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/edit_TX_Block_AP_v1_0.srcs/sources_1/imports/hdl/SHAPING_FILTER_v2.vhd:103]
INFO: [Synth 8-4471] merging register 'FILTER_I/b0_PRE_FILT_SHAPE_r_reg[3][15:0]' into 'FILTER_I/b0_PRE_FILT_SHAPE_r_reg[3][15:0]' [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_AP/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/edit_TX_Block_AP_v1_0.srcs/sources_1/imports/hdl/SHAPING_FILTER_v2.vhd:103]
INFO: [Synth 8-4471] merging register 'FILTER_I/b0_PRE_FILT_SHAPE_rr_reg[4][15:0]' into 'FILTER_I/b0_PRE_FILT_SHAPE_rr_reg[4][15:0]' [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_AP/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/edit_TX_Block_AP_v1_0.srcs/sources_1/imports/hdl/SHAPING_FILTER_v2.vhd:105]
INFO: [Synth 8-4471] merging register 'FILTER_Q/b0_PRE_FILT_SHAPE_rr_reg[3][15:0]' into 'FILTER_Q/b0_PRE_FILT_SHAPE_rr_reg[3][15:0]' [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_AP/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/edit_TX_Block_AP_v1_0.srcs/sources_1/imports/hdl/SHAPING_FILTER_v2.vhd:105]
INFO: [Synth 8-4471] merging register 'FILTER_Q/b0_PRE_FILT_SHAPE_rr_reg[2][15:0]' into 'FILTER_Q/b0_PRE_FILT_SHAPE_rr_reg[2][15:0]' [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_AP/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/edit_TX_Block_AP_v1_0.srcs/sources_1/imports/hdl/SHAPING_FILTER_v2.vhd:105]
INFO: [Synth 8-4471] merging register 'FILTER_Q/b0_PRE_FILT_SHAPE_rr_reg[1][15:0]' into 'FILTER_Q/b0_PRE_FILT_SHAPE_rr_reg[1][15:0]' [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_AP/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/edit_TX_Block_AP_v1_0.srcs/sources_1/imports/hdl/SHAPING_FILTER_v2.vhd:105]
INFO: [Synth 8-4471] merging register 'FILTER_Q/b0_PRE_FILT_SHAPE_r_reg[0][15:0]' into 'FILTER_Q/b0_PRE_FILT_SHAPE_r_reg[0][15:0]' [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_AP/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/edit_TX_Block_AP_v1_0.srcs/sources_1/imports/hdl/SHAPING_FILTER_v2.vhd:103]
INFO: [Synth 8-4471] merging register 'FILTER_Q/b0_PRE_FILT_SHAPE_rr_reg[1][15:0]' into 'FILTER_Q/b0_PRE_FILT_SHAPE_rr_reg[1][15:0]' [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_AP/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/edit_TX_Block_AP_v1_0.srcs/sources_1/imports/hdl/SHAPING_FILTER_v2.vhd:105]
INFO: [Synth 8-4471] merging register 'FILTER_Q/b0_PRE_FILT_SHAPE_r_reg[5][15:0]' into 'FILTER_Q/b0_PRE_FILT_SHAPE_r_reg[5][15:0]' [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_AP/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/edit_TX_Block_AP_v1_0.srcs/sources_1/imports/hdl/SHAPING_FILTER_v2.vhd:103]
INFO: [Synth 8-4471] merging register 'FILTER_Q/b0_PRE_FILT_SHAPE_rr_reg[1][15:0]' into 'FILTER_Q/b0_PRE_FILT_SHAPE_rr_reg[1][15:0]' [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_AP/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/edit_TX_Block_AP_v1_0.srcs/sources_1/imports/hdl/SHAPING_FILTER_v2.vhd:105]
INFO: [Synth 8-4471] merging register 'FILTER_Q/b0_PRE_FILT_SHAPE_r_reg[7][15:0]' into 'FILTER_Q/b0_PRE_FILT_SHAPE_r_reg[7][15:0]' [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_AP/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/edit_TX_Block_AP_v1_0.srcs/sources_1/imports/hdl/SHAPING_FILTER_v2.vhd:103]
INFO: [Synth 8-4471] merging register 'FILTER_Q/b0_PRE_FILT_SHAPE_rr_reg[0][15:0]' into 'FILTER_Q/b0_PRE_FILT_SHAPE_rr_reg[0][15:0]' [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_AP/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/edit_TX_Block_AP_v1_0.srcs/sources_1/imports/hdl/SHAPING_FILTER_v2.vhd:105]
INFO: [Synth 8-4471] merging register 'FILTER_Q/b0_PRE_FILT_SHAPE_r_reg[4][15:0]' into 'FILTER_Q/b0_PRE_FILT_SHAPE_r_reg[4][15:0]' [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_AP/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/edit_TX_Block_AP_v1_0.srcs/sources_1/imports/hdl/SHAPING_FILTER_v2.vhd:103]
INFO: [Synth 8-4471] merging register 'FILTER_Q/b0_PRE_FILT_SHAPE_r_reg[7][15:0]' into 'FILTER_Q/b0_PRE_FILT_SHAPE_r_reg[7][15:0]' [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_AP/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/edit_TX_Block_AP_v1_0.srcs/sources_1/imports/hdl/SHAPING_FILTER_v2.vhd:103]
INFO: [Synth 8-4471] merging register 'FILTER_Q/b0_PRE_FILT_SHAPE_rr_reg[1][15:0]' into 'FILTER_Q/b0_PRE_FILT_SHAPE_rr_reg[1][15:0]' [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_AP/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/edit_TX_Block_AP_v1_0.srcs/sources_1/imports/hdl/SHAPING_FILTER_v2.vhd:105]
INFO: [Synth 8-4471] merging register 'FILTER_Q/b0_PRE_FILT_SHAPE_r_reg[7][15:0]' into 'FILTER_Q/b0_PRE_FILT_SHAPE_r_reg[7][15:0]' [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_AP/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/edit_TX_Block_AP_v1_0.srcs/sources_1/imports/hdl/SHAPING_FILTER_v2.vhd:103]
INFO: [Synth 8-4471] merging register 'FILTER_Q/b0_PRE_FILT_SHAPE_rr_reg[2][15:0]' into 'FILTER_Q/b0_PRE_FILT_SHAPE_rr_reg[2][15:0]' [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_AP/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/edit_TX_Block_AP_v1_0.srcs/sources_1/imports/hdl/SHAPING_FILTER_v2.vhd:105]
INFO: [Synth 8-4471] merging register 'FILTER_Q/b0_PRE_FILT_SHAPE_r_reg[6][15:0]' into 'FILTER_Q/b0_PRE_FILT_SHAPE_r_reg[6][15:0]' [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_AP/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/edit_TX_Block_AP_v1_0.srcs/sources_1/imports/hdl/SHAPING_FILTER_v2.vhd:103]
INFO: [Synth 8-4471] merging register 'FILTER_Q/b0_PRE_FILT_SHAPE_r_reg[5][15:0]' into 'FILTER_Q/b0_PRE_FILT_SHAPE_r_reg[5][15:0]' [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_AP/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/edit_TX_Block_AP_v1_0.srcs/sources_1/imports/hdl/SHAPING_FILTER_v2.vhd:103]
INFO: [Synth 8-4471] merging register 'FILTER_Q/b0_PRE_FILT_SHAPE_r_reg[2][15:0]' into 'FILTER_Q/b0_PRE_FILT_SHAPE_r_reg[2][15:0]' [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_AP/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/edit_TX_Block_AP_v1_0.srcs/sources_1/imports/hdl/SHAPING_FILTER_v2.vhd:103]
INFO: [Synth 8-4471] merging register 'FILTER_Q/b0_PRE_FILT_SHAPE_r_reg[5][15:0]' into 'FILTER_Q/b0_PRE_FILT_SHAPE_r_reg[5][15:0]' [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_AP/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/edit_TX_Block_AP_v1_0.srcs/sources_1/imports/hdl/SHAPING_FILTER_v2.vhd:103]
INFO: [Synth 8-4471] merging register 'FILTER_Q/b0_PRE_FILT_SHAPE_r_reg[4][15:0]' into 'FILTER_Q/b0_PRE_FILT_SHAPE_r_reg[4][15:0]' [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_AP/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/edit_TX_Block_AP_v1_0.srcs/sources_1/imports/hdl/SHAPING_FILTER_v2.vhd:103]
INFO: [Synth 8-4471] merging register 'FILTER_Q/b0_PRE_FILT_SHAPE_r_reg[3][15:0]' into 'FILTER_Q/b0_PRE_FILT_SHAPE_r_reg[3][15:0]' [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_AP/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/edit_TX_Block_AP_v1_0.srcs/sources_1/imports/hdl/SHAPING_FILTER_v2.vhd:103]
INFO: [Synth 8-4471] merging register 'FILTER_Q/b0_PRE_FILT_SHAPE_rr_reg[5][15:0]' into 'FILTER_Q/b0_PRE_FILT_SHAPE_rr_reg[5][15:0]' [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_AP/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/edit_TX_Block_AP_v1_0.srcs/sources_1/imports/hdl/SHAPING_FILTER_v2.vhd:105]
INFO: [Synth 8-4471] merging register 'FILTER_Q/b0_PRE_FILT_SHAPE_r_reg[1][15:0]' into 'FILTER_Q/b0_PRE_FILT_SHAPE_r_reg[1][15:0]' [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_AP/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/edit_TX_Block_AP_v1_0.srcs/sources_1/imports/hdl/SHAPING_FILTER_v2.vhd:103]
INFO: [Synth 8-4471] merging register 'FILTER_Q/b0_PRE_FILT_SHAPE_r_reg[4][15:0]' into 'FILTER_Q/b0_PRE_FILT_SHAPE_r_reg[4][15:0]' [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_AP/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/edit_TX_Block_AP_v1_0.srcs/sources_1/imports/hdl/SHAPING_FILTER_v2.vhd:103]
INFO: [Synth 8-4471] merging register 'FILTER_Q/b0_PRE_FILT_SHAPE_r_reg[3][15:0]' into 'FILTER_Q/b0_PRE_FILT_SHAPE_r_reg[3][15:0]' [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_AP/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/edit_TX_Block_AP_v1_0.srcs/sources_1/imports/hdl/SHAPING_FILTER_v2.vhd:103]
INFO: [Synth 8-4471] merging register 'FILTER_Q/b0_PRE_FILT_SHAPE_rr_reg[4][15:0]' into 'FILTER_Q/b0_PRE_FILT_SHAPE_rr_reg[4][15:0]' [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_AP/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/edit_TX_Block_AP_v1_0.srcs/sources_1/imports/hdl/SHAPING_FILTER_v2.vhd:105]
INFO: [Synth 8-4471] merging register 'FILTER_Q/b0_valid_reg' into 'FILTER_I/b0_valid_reg' [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_AP/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/edit_TX_Block_AP_v1_0.srcs/sources_1/imports/hdl/SHAPING_FILTER_v2.vhd:106]
INFO: [Synth 8-4471] merging register 'FILTER_Q/b0_valid_r_reg' into 'FILTER_I/b0_valid_r_reg' [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_AP/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/edit_TX_Block_AP_v1_0.srcs/sources_1/imports/hdl/SHAPING_FILTER_v2.vhd:107]
INFO: [Synth 8-4471] merging register 'FILTER_Q/b1_valid_reg' into 'FILTER_I/b1_valid_reg' [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_AP/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/edit_TX_Block_AP_v1_0.srcs/sources_1/imports/hdl/SHAPING_FILTER_v2.vhd:135]
INFO: [Synth 8-4471] merging register 'FILTER_Q/b2_valid_reg' into 'FILTER_I/b2_valid_reg' [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_AP/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/edit_TX_Block_AP_v1_0.srcs/sources_1/imports/hdl/SHAPING_FILTER_v2.vhd:162]
INFO: [Synth 8-4471] merging register 'FILTER_Q/b3_valid_reg' into 'FILTER_I/b3_valid_reg' [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_AP/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/edit_TX_Block_AP_v1_0.srcs/sources_1/imports/hdl/SHAPING_FILTER_v2.vhd:185]
INFO: [Synth 8-4471] merging register 'FILTER_I/b0_PRE_FILT_SHAPE_r_reg[7][15:0]' into 'FILTER_I/b0_PRE_FILT_SHAPE_r_reg[7][15:0]' [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_AP/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/edit_TX_Block_AP_v1_0.srcs/sources_1/imports/hdl/SHAPING_FILTER_v2.vhd:103]
INFO: [Synth 8-4471] merging register 'FILTER_I/b0_PRE_FILT_SHAPE_r_reg[3][15:0]' into 'FILTER_I/b0_PRE_FILT_SHAPE_r_reg[3][15:0]' [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_AP/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/edit_TX_Block_AP_v1_0.srcs/sources_1/imports/hdl/SHAPING_FILTER_v2.vhd:103]
INFO: [Synth 8-4471] merging register 'FILTER_I/b0_PRE_FILT_SHAPE_r_reg[5][15:0]' into 'FILTER_I/b0_PRE_FILT_SHAPE_r_reg[5][15:0]' [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_AP/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/edit_TX_Block_AP_v1_0.srcs/sources_1/imports/hdl/SHAPING_FILTER_v2.vhd:103]
INFO: [Synth 8-4471] merging register 'FILTER_I/b0_PRE_FILT_SHAPE_rr_reg[6][15:0]' into 'FILTER_I/b0_PRE_FILT_SHAPE_rr_reg[6][15:0]' [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_AP/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/edit_TX_Block_AP_v1_0.srcs/sources_1/imports/hdl/SHAPING_FILTER_v2.vhd:105]
INFO: [Synth 8-4471] merging register 'FILTER_I/b0_PRE_FILT_SHAPE_r_reg[6][15:0]' into 'FILTER_I/b0_PRE_FILT_SHAPE_r_reg[6][15:0]' [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_AP/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/edit_TX_Block_AP_v1_0.srcs/sources_1/imports/hdl/SHAPING_FILTER_v2.vhd:103]
INFO: [Synth 8-4471] merging register 'FILTER_I/b0_PRE_FILT_SHAPE_r_reg[2][15:0]' into 'FILTER_I/b0_PRE_FILT_SHAPE_r_reg[2][15:0]' [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_AP/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/edit_TX_Block_AP_v1_0.srcs/sources_1/imports/hdl/SHAPING_FILTER_v2.vhd:103]
INFO: [Synth 8-4471] merging register 'FILTER_I/b0_PRE_FILT_SHAPE_r_reg[4][15:0]' into 'FILTER_I/b0_PRE_FILT_SHAPE_r_reg[4][15:0]' [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_AP/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/edit_TX_Block_AP_v1_0.srcs/sources_1/imports/hdl/SHAPING_FILTER_v2.vhd:103]
INFO: [Synth 8-4471] merging register 'FILTER_I/b0_PRE_FILT_SHAPE_rr_reg[5][15:0]' into 'FILTER_I/b0_PRE_FILT_SHAPE_rr_reg[5][15:0]' [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_AP/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/edit_TX_Block_AP_v1_0.srcs/sources_1/imports/hdl/SHAPING_FILTER_v2.vhd:105]
INFO: [Synth 8-4471] merging register 'FILTER_I/b0_PRE_FILT_SHAPE_r_reg[6][15:0]' into 'FILTER_I/b0_PRE_FILT_SHAPE_r_reg[6][15:0]' [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_AP/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/edit_TX_Block_AP_v1_0.srcs/sources_1/imports/hdl/SHAPING_FILTER_v2.vhd:103]
INFO: [Synth 8-4471] merging register 'FILTER_I/b0_PRE_FILT_SHAPE_r_reg[2][15:0]' into 'FILTER_I/b0_PRE_FILT_SHAPE_r_reg[2][15:0]' [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_AP/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/edit_TX_Block_AP_v1_0.srcs/sources_1/imports/hdl/SHAPING_FILTER_v2.vhd:103]
INFO: [Synth 8-4471] merging register 'FILTER_I/b0_PRE_FILT_SHAPE_rr_reg[0][15:0]' into 'FILTER_I/b0_PRE_FILT_SHAPE_rr_reg[0][15:0]' [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_AP/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/edit_TX_Block_AP_v1_0.srcs/sources_1/imports/hdl/SHAPING_FILTER_v2.vhd:105]
INFO: [Synth 8-4471] merging register 'FILTER_I/b0_PRE_FILT_SHAPE_rr_reg[4][15:0]' into 'FILTER_I/b0_PRE_FILT_SHAPE_rr_reg[4][15:0]' [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_AP/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/edit_TX_Block_AP_v1_0.srcs/sources_1/imports/hdl/SHAPING_FILTER_v2.vhd:105]
INFO: [Synth 8-4471] merging register 'FILTER_I/b0_PRE_FILT_SHAPE_rr_reg[4][15:0]' into 'FILTER_I/b0_PRE_FILT_SHAPE_rr_reg[4][15:0]' [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_AP/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/edit_TX_Block_AP_v1_0.srcs/sources_1/imports/hdl/SHAPING_FILTER_v2.vhd:105]
INFO: [Synth 8-4471] merging register 'FILTER_I/b0_PRE_FILT_SHAPE_r_reg[0][15:0]' into 'FILTER_I/b0_PRE_FILT_SHAPE_r_reg[0][15:0]' [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_AP/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/edit_TX_Block_AP_v1_0.srcs/sources_1/imports/hdl/SHAPING_FILTER_v2.vhd:103]
INFO: [Synth 8-4471] merging register 'FILTER_I/b0_PRE_FILT_SHAPE_r_reg[2][15:0]' into 'FILTER_I/b0_PRE_FILT_SHAPE_r_reg[2][15:0]' [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_AP/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/edit_TX_Block_AP_v1_0.srcs/sources_1/imports/hdl/SHAPING_FILTER_v2.vhd:103]
INFO: [Synth 8-4471] merging register 'FILTER_I/b0_PRE_FILT_SHAPE_r_reg[6][15:0]' into 'FILTER_I/b0_PRE_FILT_SHAPE_r_reg[6][15:0]' [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_AP/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/edit_TX_Block_AP_v1_0.srcs/sources_1/imports/hdl/SHAPING_FILTER_v2.vhd:103]
INFO: [Synth 8-4471] merging register 'FILTER_I/b0_PRE_FILT_SHAPE_rr_reg[3][15:0]' into 'FILTER_I/b0_PRE_FILT_SHAPE_rr_reg[3][15:0]' [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_AP/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/edit_TX_Block_AP_v1_0.srcs/sources_1/imports/hdl/SHAPING_FILTER_v2.vhd:105]
INFO: [Synth 8-4471] merging register 'FILTER_I/b0_PRE_FILT_SHAPE_r_reg[0][15:0]' into 'FILTER_I/b0_PRE_FILT_SHAPE_r_reg[0][15:0]' [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_AP/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/edit_TX_Block_AP_v1_0.srcs/sources_1/imports/hdl/SHAPING_FILTER_v2.vhd:103]
INFO: [Synth 8-4471] merging register 'FILTER_I/b0_PRE_FILT_SHAPE_r_reg[6][15:0]' into 'FILTER_I/b0_PRE_FILT_SHAPE_r_reg[6][15:0]' [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_AP/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/edit_TX_Block_AP_v1_0.srcs/sources_1/imports/hdl/SHAPING_FILTER_v2.vhd:103]
INFO: [Synth 8-4471] merging register 'FILTER_I/b0_PRE_FILT_SHAPE_rr_reg[2][15:0]' into 'FILTER_I/b0_PRE_FILT_SHAPE_rr_reg[2][15:0]' [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_AP/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/edit_TX_Block_AP_v1_0.srcs/sources_1/imports/hdl/SHAPING_FILTER_v2.vhd:105]
INFO: [Synth 8-4471] merging register 'FILTER_I/b0_PRE_FILT_SHAPE_r_reg[3][15:0]' into 'FILTER_I/b0_PRE_FILT_SHAPE_r_reg[3][15:0]' [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_AP/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/edit_TX_Block_AP_v1_0.srcs/sources_1/imports/hdl/SHAPING_FILTER_v2.vhd:103]
INFO: [Synth 8-4471] merging register 'FILTER_I/b0_PRE_FILT_SHAPE_r_reg[0][15:0]' into 'FILTER_I/b0_PRE_FILT_SHAPE_r_reg[0][15:0]' [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_AP/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/edit_TX_Block_AP_v1_0.srcs/sources_1/imports/hdl/SHAPING_FILTER_v2.vhd:103]
INFO: [Synth 8-4471] merging register 'FILTER_I/b0_PRE_FILT_SHAPE_rr_reg[1][15:0]' into 'FILTER_I/b0_PRE_FILT_SHAPE_rr_reg[1][15:0]' [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_AP/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/edit_TX_Block_AP_v1_0.srcs/sources_1/imports/hdl/SHAPING_FILTER_v2.vhd:105]
INFO: [Synth 8-4471] merging register 'FILTER_I/b0_PRE_FILT_SHAPE_rr_reg[1][15:0]' into 'FILTER_I/b0_PRE_FILT_SHAPE_rr_reg[1][15:0]' [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_AP/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/edit_TX_Block_AP_v1_0.srcs/sources_1/imports/hdl/SHAPING_FILTER_v2.vhd:105]
INFO: [Synth 8-4471] merging register 'FILTER_I/b0_PRE_FILT_SHAPE_r_reg[0][15:0]' into 'FILTER_I/b0_PRE_FILT_SHAPE_r_reg[0][15:0]' [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_AP/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/edit_TX_Block_AP_v1_0.srcs/sources_1/imports/hdl/SHAPING_FILTER_v2.vhd:103]
INFO: [Synth 8-4471] merging register 'FILTER_I/b0_PRE_FILT_SHAPE_r_reg[2][15:0]' into 'FILTER_I/b0_PRE_FILT_SHAPE_r_reg[2][15:0]' [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_AP/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/edit_TX_Block_AP_v1_0.srcs/sources_1/imports/hdl/SHAPING_FILTER_v2.vhd:103]
INFO: [Synth 8-4471] merging register 'FILTER_Q/b0_PRE_FILT_SHAPE_r_reg[7][15:0]' into 'FILTER_Q/b0_PRE_FILT_SHAPE_r_reg[7][15:0]' [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_AP/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/edit_TX_Block_AP_v1_0.srcs/sources_1/imports/hdl/SHAPING_FILTER_v2.vhd:103]
INFO: [Synth 8-4471] merging register 'FILTER_Q/b0_PRE_FILT_SHAPE_r_reg[3][15:0]' into 'FILTER_Q/b0_PRE_FILT_SHAPE_r_reg[3][15:0]' [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_AP/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/edit_TX_Block_AP_v1_0.srcs/sources_1/imports/hdl/SHAPING_FILTER_v2.vhd:103]
INFO: [Synth 8-4471] merging register 'FILTER_Q/b0_PRE_FILT_SHAPE_r_reg[5][15:0]' into 'FILTER_Q/b0_PRE_FILT_SHAPE_r_reg[5][15:0]' [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_AP/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/edit_TX_Block_AP_v1_0.srcs/sources_1/imports/hdl/SHAPING_FILTER_v2.vhd:103]
INFO: [Synth 8-4471] merging register 'FILTER_Q/b0_PRE_FILT_SHAPE_rr_reg[6][15:0]' into 'FILTER_Q/b0_PRE_FILT_SHAPE_rr_reg[6][15:0]' [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_AP/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/edit_TX_Block_AP_v1_0.srcs/sources_1/imports/hdl/SHAPING_FILTER_v2.vhd:105]
INFO: [Synth 8-4471] merging register 'FILTER_Q/b0_PRE_FILT_SHAPE_r_reg[6][15:0]' into 'FILTER_Q/b0_PRE_FILT_SHAPE_r_reg[6][15:0]' [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_AP/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/edit_TX_Block_AP_v1_0.srcs/sources_1/imports/hdl/SHAPING_FILTER_v2.vhd:103]
INFO: [Synth 8-4471] merging register 'FILTER_Q/b0_PRE_FILT_SHAPE_r_reg[2][15:0]' into 'FILTER_Q/b0_PRE_FILT_SHAPE_r_reg[2][15:0]' [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_AP/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/edit_TX_Block_AP_v1_0.srcs/sources_1/imports/hdl/SHAPING_FILTER_v2.vhd:103]
INFO: [Synth 8-4471] merging register 'FILTER_Q/b0_PRE_FILT_SHAPE_r_reg[4][15:0]' into 'FILTER_Q/b0_PRE_FILT_SHAPE_r_reg[4][15:0]' [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_AP/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/edit_TX_Block_AP_v1_0.srcs/sources_1/imports/hdl/SHAPING_FILTER_v2.vhd:103]
INFO: [Synth 8-4471] merging register 'FILTER_Q/b0_PRE_FILT_SHAPE_rr_reg[5][15:0]' into 'FILTER_Q/b0_PRE_FILT_SHAPE_rr_reg[5][15:0]' [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_AP/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/edit_TX_Block_AP_v1_0.srcs/sources_1/imports/hdl/SHAPING_FILTER_v2.vhd:105]
INFO: [Synth 8-4471] merging register 'FILTER_Q/b0_PRE_FILT_SHAPE_r_reg[6][15:0]' into 'FILTER_Q/b0_PRE_FILT_SHAPE_r_reg[6][15:0]' [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_AP/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/edit_TX_Block_AP_v1_0.srcs/sources_1/imports/hdl/SHAPING_FILTER_v2.vhd:103]
INFO: [Synth 8-4471] merging register 'FILTER_Q/b0_PRE_FILT_SHAPE_r_reg[2][15:0]' into 'FILTER_Q/b0_PRE_FILT_SHAPE_r_reg[2][15:0]' [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_AP/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/edit_TX_Block_AP_v1_0.srcs/sources_1/imports/hdl/SHAPING_FILTER_v2.vhd:103]
INFO: [Synth 8-4471] merging register 'FILTER_Q/b0_PRE_FILT_SHAPE_rr_reg[0][15:0]' into 'FILTER_Q/b0_PRE_FILT_SHAPE_rr_reg[0][15:0]' [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_AP/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/edit_TX_Block_AP_v1_0.srcs/sources_1/imports/hdl/SHAPING_FILTER_v2.vhd:105]
INFO: [Synth 8-4471] merging register 'FILTER_Q/b0_PRE_FILT_SHAPE_rr_reg[4][15:0]' into 'FILTER_Q/b0_PRE_FILT_SHAPE_rr_reg[4][15:0]' [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_AP/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/edit_TX_Block_AP_v1_0.srcs/sources_1/imports/hdl/SHAPING_FILTER_v2.vhd:105]
INFO: [Synth 8-4471] merging register 'FILTER_Q/b0_PRE_FILT_SHAPE_rr_reg[4][15:0]' into 'FILTER_Q/b0_PRE_FILT_SHAPE_rr_reg[4][15:0]' [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_AP/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/edit_TX_Block_AP_v1_0.srcs/sources_1/imports/hdl/SHAPING_FILTER_v2.vhd:105]
INFO: [Common 17-14] Message 'Synth 8-4471' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-3936] Found unconnected internal register 'FILTER_I/b2_FILTER_MULT_GEN_P[3].b2_FILTER_MULT_GEN_COEFF[3].b2_mult_out_reg[3,3]' and it is trimmed from '24' to '22' bits. [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_AP/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/edit_TX_Block_AP_v1_0.srcs/sources_1/imports/hdl/SHAPING_FILTER_v2.vhd:147]
WARNING: [Synth 8-3936] Found unconnected internal register 'FILTER_I/b2_FILTER_MULT_GEN_P[4].b2_FILTER_MULT_GEN_COEFF[3].b2_mult_out_reg[4,3]' and it is trimmed from '24' to '22' bits. [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_AP/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/edit_TX_Block_AP_v1_0.srcs/sources_1/imports/hdl/SHAPING_FILTER_v2.vhd:147]
WARNING: [Synth 8-3936] Found unconnected internal register 'FILTER_I/b2_FILTER_MULT_GEN_P[2].b2_FILTER_MULT_GEN_COEFF[3].b2_mult_out_reg[2,3]' and it is trimmed from '24' to '22' bits. [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_AP/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/edit_TX_Block_AP_v1_0.srcs/sources_1/imports/hdl/SHAPING_FILTER_v2.vhd:147]
WARNING: [Synth 8-3936] Found unconnected internal register 'FILTER_I/b2_FILTER_MULT_GEN_P[7].b2_FILTER_MULT_GEN_COEFF[3].b2_mult_out_reg[7,3]' and it is trimmed from '24' to '22' bits. [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_AP/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/edit_TX_Block_AP_v1_0.srcs/sources_1/imports/hdl/SHAPING_FILTER_v2.vhd:147]
WARNING: [Synth 8-3936] Found unconnected internal register 'FILTER_I/b2_FILTER_MULT_GEN_P[0].b2_FILTER_MULT_GEN_COEFF[3].b2_mult_out_reg[0,3]' and it is trimmed from '24' to '22' bits. [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_AP/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/edit_TX_Block_AP_v1_0.srcs/sources_1/imports/hdl/SHAPING_FILTER_v2.vhd:147]
WARNING: [Synth 8-3936] Found unconnected internal register 'FILTER_I/b2_FILTER_MULT_GEN_P[6].b2_FILTER_MULT_GEN_COEFF[3].b2_mult_out_reg[6,3]' and it is trimmed from '24' to '22' bits. [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_AP/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/edit_TX_Block_AP_v1_0.srcs/sources_1/imports/hdl/SHAPING_FILTER_v2.vhd:147]
WARNING: [Synth 8-3936] Found unconnected internal register 'FILTER_I/b2_FILTER_MULT_GEN_P[5].b2_FILTER_MULT_GEN_COEFF[3].b2_mult_out_reg[5,3]' and it is trimmed from '24' to '22' bits. [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_AP/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/edit_TX_Block_AP_v1_0.srcs/sources_1/imports/hdl/SHAPING_FILTER_v2.vhd:147]
WARNING: [Synth 8-3936] Found unconnected internal register 'FILTER_I/b2_FILTER_MULT_GEN_P[1].b2_FILTER_MULT_GEN_COEFF[3].b2_mult_out_reg[1,3]' and it is trimmed from '24' to '22' bits. [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_AP/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/edit_TX_Block_AP_v1_0.srcs/sources_1/imports/hdl/SHAPING_FILTER_v2.vhd:147]
WARNING: [Synth 8-3936] Found unconnected internal register 'FILTER_Q/b2_FILTER_MULT_GEN_P[3].b2_FILTER_MULT_GEN_COEFF[3].b2_mult_out_reg[3,3]' and it is trimmed from '24' to '22' bits. [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_AP/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/edit_TX_Block_AP_v1_0.srcs/sources_1/imports/hdl/SHAPING_FILTER_v2.vhd:147]
WARNING: [Synth 8-3936] Found unconnected internal register 'FILTER_Q/b2_FILTER_MULT_GEN_P[4].b2_FILTER_MULT_GEN_COEFF[3].b2_mult_out_reg[4,3]' and it is trimmed from '24' to '22' bits. [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_AP/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/edit_TX_Block_AP_v1_0.srcs/sources_1/imports/hdl/SHAPING_FILTER_v2.vhd:147]
WARNING: [Synth 8-3936] Found unconnected internal register 'FILTER_Q/b2_FILTER_MULT_GEN_P[2].b2_FILTER_MULT_GEN_COEFF[3].b2_mult_out_reg[2,3]' and it is trimmed from '24' to '22' bits. [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_AP/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/edit_TX_Block_AP_v1_0.srcs/sources_1/imports/hdl/SHAPING_FILTER_v2.vhd:147]
WARNING: [Synth 8-3936] Found unconnected internal register 'FILTER_Q/b2_FILTER_MULT_GEN_P[7].b2_FILTER_MULT_GEN_COEFF[3].b2_mult_out_reg[7,3]' and it is trimmed from '24' to '22' bits. [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_AP/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/edit_TX_Block_AP_v1_0.srcs/sources_1/imports/hdl/SHAPING_FILTER_v2.vhd:147]
WARNING: [Synth 8-3936] Found unconnected internal register 'FILTER_Q/b2_FILTER_MULT_GEN_P[0].b2_FILTER_MULT_GEN_COEFF[3].b2_mult_out_reg[0,3]' and it is trimmed from '24' to '22' bits. [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_AP/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/edit_TX_Block_AP_v1_0.srcs/sources_1/imports/hdl/SHAPING_FILTER_v2.vhd:147]
WARNING: [Synth 8-3936] Found unconnected internal register 'FILTER_Q/b2_FILTER_MULT_GEN_P[6].b2_FILTER_MULT_GEN_COEFF[3].b2_mult_out_reg[6,3]' and it is trimmed from '24' to '22' bits. [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_AP/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/edit_TX_Block_AP_v1_0.srcs/sources_1/imports/hdl/SHAPING_FILTER_v2.vhd:147]
WARNING: [Synth 8-3936] Found unconnected internal register 'FILTER_Q/b2_FILTER_MULT_GEN_P[5].b2_FILTER_MULT_GEN_COEFF[3].b2_mult_out_reg[5,3]' and it is trimmed from '24' to '22' bits. [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_AP/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/edit_TX_Block_AP_v1_0.srcs/sources_1/imports/hdl/SHAPING_FILTER_v2.vhd:147]
WARNING: [Synth 8-3936] Found unconnected internal register 'FILTER_Q/b2_FILTER_MULT_GEN_P[1].b2_FILTER_MULT_GEN_COEFF[3].b2_mult_out_reg[1,3]' and it is trimmed from '24' to '22' bits. [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_AP/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/edit_TX_Block_AP_v1_0.srcs/sources_1/imports/hdl/SHAPING_FILTER_v2.vhd:147]
WARNING: [Synth 8-6014] Unused sequential element p_1_out was removed.  [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_AP/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/edit_TX_Block_AP_v1_0.srcs/sources_1/imports/hdl/SHAPING_FILTER_v2.vhd:103]
WARNING: [Synth 8-6014] Unused sequential element p_1_out was removed.  [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_AP/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/edit_TX_Block_AP_v1_0.srcs/sources_1/imports/hdl/SHAPING_FILTER_v2.vhd:103]
WARNING: [Synth 8-6014] Unused sequential element FILTER_I/b2_FILTER_MULT_GEN_P[0].b2_FILTER_MULT_GEN_COEFF[3].b2_mult_out_reg[0,3] was removed.  [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_AP/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/edit_TX_Block_AP_v1_0.srcs/sources_1/imports/hdl/SHAPING_FILTER_v2.vhd:103]
WARNING: [Synth 8-6014] Unused sequential element FILTER_I/b2_FILTER_MULT_GEN_P[1].b2_FILTER_MULT_GEN_COEFF[3].b2_mult_out_reg[1,3] was removed.  [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_AP/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/edit_TX_Block_AP_v1_0.srcs/sources_1/imports/hdl/SHAPING_FILTER_v2.vhd:103]
WARNING: [Synth 8-6014] Unused sequential element p_1_out was removed.  [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_AP/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/edit_TX_Block_AP_v1_0.srcs/sources_1/imports/hdl/SHAPING_FILTER_v2.vhd:103]
WARNING: [Synth 8-6014] Unused sequential element FILTER_I/b3_OUTPUT_ADD_FG[4].b3_add_out1_reg[4] was removed.  [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_AP/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/edit_TX_Block_AP_v1_0.srcs/sources_1/imports/hdl/SHAPING_FILTER_v2.vhd:103]
WARNING: [Synth 8-6014] Unused sequential element p_1_out was removed.  [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_AP/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/edit_TX_Block_AP_v1_0.srcs/sources_1/imports/hdl/SHAPING_FILTER_v2.vhd:103]
WARNING: [Synth 8-6014] Unused sequential element p_1_out was removed.  [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_AP/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/edit_TX_Block_AP_v1_0.srcs/sources_1/imports/hdl/SHAPING_FILTER_v2.vhd:103]
WARNING: [Synth 8-6014] Unused sequential element FILTER_I/b3_OUTPUT_ADD_FG[1].b3_add_out1_reg[1] was removed.  [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_AP/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/edit_TX_Block_AP_v1_0.srcs/sources_1/imports/hdl/SHAPING_FILTER_v2.vhd:103]
WARNING: [Synth 8-6014] Unused sequential element p_1_out was removed.  [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_AP/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/edit_TX_Block_AP_v1_0.srcs/sources_1/imports/hdl/SHAPING_FILTER_v2.vhd:103]
WARNING: [Synth 8-6014] Unused sequential element p_1_out was removed.  [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_AP/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/edit_TX_Block_AP_v1_0.srcs/sources_1/imports/hdl/SHAPING_FILTER_v2.vhd:103]
WARNING: [Synth 8-6014] Unused sequential element FILTER_I/b3_OUTPUT_ADD_FG[5].b3_add_out1_reg[5] was removed.  [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_AP/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/edit_TX_Block_AP_v1_0.srcs/sources_1/imports/hdl/SHAPING_FILTER_v2.vhd:103]
WARNING: [Synth 8-6014] Unused sequential element p_1_out was removed.  [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_AP/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/edit_TX_Block_AP_v1_0.srcs/sources_1/imports/hdl/SHAPING_FILTER_v2.vhd:103]
WARNING: [Synth 8-6014] Unused sequential element p_1_out was removed.  [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_AP/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/edit_TX_Block_AP_v1_0.srcs/sources_1/imports/hdl/SHAPING_FILTER_v2.vhd:103]
WARNING: [Synth 8-6014] Unused sequential element FILTER_Q/b2_FILTER_MULT_GEN_P[0].b2_FILTER_MULT_GEN_COEFF[3].b2_mult_out_reg[0,3] was removed.  [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_AP/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/edit_TX_Block_AP_v1_0.srcs/sources_1/imports/hdl/SHAPING_FILTER_v2.vhd:103]
WARNING: [Synth 8-6014] Unused sequential element FILTER_Q/b2_FILTER_MULT_GEN_P[1].b2_FILTER_MULT_GEN_COEFF[3].b2_mult_out_reg[1,3] was removed.  [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_AP/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/edit_TX_Block_AP_v1_0.srcs/sources_1/imports/hdl/SHAPING_FILTER_v2.vhd:103]
WARNING: [Synth 8-6014] Unused sequential element p_1_out was removed.  [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_AP/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/edit_TX_Block_AP_v1_0.srcs/sources_1/imports/hdl/SHAPING_FILTER_v2.vhd:103]
WARNING: [Synth 8-6014] Unused sequential element FILTER_Q/b3_OUTPUT_ADD_FG[4].b3_add_out1_reg[4] was removed.  [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_AP/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/edit_TX_Block_AP_v1_0.srcs/sources_1/imports/hdl/SHAPING_FILTER_v2.vhd:103]
WARNING: [Synth 8-6014] Unused sequential element p_1_out was removed.  [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_AP/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/edit_TX_Block_AP_v1_0.srcs/sources_1/imports/hdl/SHAPING_FILTER_v2.vhd:103]
WARNING: [Synth 8-6014] Unused sequential element p_1_out was removed.  [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_AP/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/edit_TX_Block_AP_v1_0.srcs/sources_1/imports/hdl/SHAPING_FILTER_v2.vhd:103]
WARNING: [Synth 8-6014] Unused sequential element FILTER_Q/b3_OUTPUT_ADD_FG[1].b3_add_out1_reg[1] was removed.  [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_AP/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/edit_TX_Block_AP_v1_0.srcs/sources_1/imports/hdl/SHAPING_FILTER_v2.vhd:103]
WARNING: [Synth 8-6014] Unused sequential element p_1_out was removed.  [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_AP/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/edit_TX_Block_AP_v1_0.srcs/sources_1/imports/hdl/SHAPING_FILTER_v2.vhd:103]
WARNING: [Synth 8-6014] Unused sequential element p_1_out was removed.  [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_AP/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/edit_TX_Block_AP_v1_0.srcs/sources_1/imports/hdl/SHAPING_FILTER_v2.vhd:103]
WARNING: [Synth 8-6014] Unused sequential element FILTER_Q/b3_OUTPUT_ADD_FG[5].b3_add_out1_reg[5] was removed.  [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_AP/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/edit_TX_Block_AP_v1_0.srcs/sources_1/imports/hdl/SHAPING_FILTER_v2.vhd:103]
WARNING: [Synth 8-6014] Unused sequential element FILTER_I/b2_FILTER_MULT_GEN_P[2].b2_FILTER_MULT_GEN_COEFF[3].b2_mult_out_reg[2,3] was removed.  [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_AP/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/edit_TX_Block_AP_v1_0.srcs/sources_1/imports/hdl/SHAPING_FILTER_v2.vhd:103]
WARNING: [Synth 8-6014] Unused sequential element FILTER_I/b2_FILTER_MULT_GEN_P[0].b2_FILTER_MULT_GEN_COEFF[3].b2_mult_out_reg[0,3] was removed.  [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_AP/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/edit_TX_Block_AP_v1_0.srcs/sources_1/imports/hdl/SHAPING_FILTER_v2.vhd:103]
WARNING: [Synth 8-6014] Unused sequential element FILTER_Q/b2_FILTER_MULT_GEN_P[2].b2_FILTER_MULT_GEN_COEFF[3].b2_mult_out_reg[2,3] was removed.  [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_AP/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/edit_TX_Block_AP_v1_0.srcs/sources_1/imports/hdl/SHAPING_FILTER_v2.vhd:103]
WARNING: [Synth 8-6014] Unused sequential element FILTER_Q/b2_FILTER_MULT_GEN_P[0].b2_FILTER_MULT_GEN_COEFF[3].b2_mult_out_reg[0,3] was removed.  [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_AP/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/edit_TX_Block_AP_v1_0.srcs/sources_1/imports/hdl/SHAPING_FILTER_v2.vhd:103]
DSP Report: Generating DSP FILTER_I/b2_FILTER_MULT_GEN_P[7].b2_FILTER_MULT_GEN_COEFF[3].b2_mult_out_reg[7,3], operation Mode is: ((D'+A'')*(B:0x28))'.
DSP Report: register FILTER_I/b0_PRE_FILT_SHAPE_rr_reg[3] is absorbed into DSP FILTER_I/b2_FILTER_MULT_GEN_P[7].b2_FILTER_MULT_GEN_COEFF[3].b2_mult_out_reg[7,3].
DSP Report: register FILTER_I/b0_PRE_FILT_SHAPE_r_reg[4] is absorbed into DSP FILTER_I/b2_FILTER_MULT_GEN_P[7].b2_FILTER_MULT_GEN_COEFF[3].b2_mult_out_reg[7,3].
DSP Report: register FILTER_I/b0_PRE_FILT_SHAPE_rr_reg[4] is absorbed into DSP FILTER_I/b2_FILTER_MULT_GEN_P[7].b2_FILTER_MULT_GEN_COEFF[3].b2_mult_out_reg[7,3].
DSP Report: register FILTER_I/b2_FILTER_MULT_GEN_P[7].b2_FILTER_MULT_GEN_COEFF[3].b2_mult_out_reg[7,3] is absorbed into DSP FILTER_I/b2_FILTER_MULT_GEN_P[7].b2_FILTER_MULT_GEN_COEFF[3].b2_mult_out_reg[7,3].
DSP Report: register FILTER_I/b1_pre_add_reg[7,3] is absorbed into DSP FILTER_I/b2_FILTER_MULT_GEN_P[7].b2_FILTER_MULT_GEN_COEFF[3].b2_mult_out_reg[7,3].
DSP Report: operator p_0_out is absorbed into DSP FILTER_I/b2_FILTER_MULT_GEN_P[7].b2_FILTER_MULT_GEN_COEFF[3].b2_mult_out_reg[7,3].
DSP Report: operator FILTER_I/b1_pre_add_reg[7,3]0 is absorbed into DSP FILTER_I/b2_FILTER_MULT_GEN_P[7].b2_FILTER_MULT_GEN_COEFF[3].b2_mult_out_reg[7,3].
DSP Report: Generating DSP p_1_out, operation Mode is: PCIN+((D'+A'')*(B:0x3fffd))'.
DSP Report: register FILTER_I/b0_PRE_FILT_SHAPE_r_reg[0] is absorbed into DSP p_1_out.
DSP Report: register FILTER_I/b0_PRE_FILT_SHAPE_rr_reg[0] is absorbed into DSP p_1_out.
DSP Report: register FILTER_I/b0_PRE_FILT_SHAPE_rr_reg[7] is absorbed into DSP p_1_out.
DSP Report: register FILTER_I/b2_FILTER_MULT_GEN_P[7].b2_FILTER_MULT_GEN_COEFF[0].b2_mult_out_reg[7,0] is absorbed into DSP p_1_out.
DSP Report: register FILTER_I/b1_pre_add_reg[7,0] is absorbed into DSP p_1_out.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: operator p_0_out is absorbed into DSP p_1_out.
DSP Report: operator FILTER_I/b1_pre_add_reg[7,0]0 is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: PCIN+((D'+A'')*(B:0x3fff4))'.
DSP Report: register FILTER_I/b0_PRE_FILT_SHAPE_rr_reg[2] is absorbed into DSP p_1_out.
DSP Report: register FILTER_I/b0_PRE_FILT_SHAPE_r_reg[5] is absorbed into DSP p_1_out.
DSP Report: register FILTER_I/b0_PRE_FILT_SHAPE_rr_reg[5] is absorbed into DSP p_1_out.
DSP Report: register FILTER_I/b2_FILTER_MULT_GEN_P[7].b2_FILTER_MULT_GEN_COEFF[2].b2_mult_out_reg[7,2] is absorbed into DSP p_1_out.
DSP Report: register FILTER_I/b1_pre_add_reg[7,2] is absorbed into DSP p_1_out.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: operator p_0_out is absorbed into DSP p_1_out.
DSP Report: operator FILTER_I/b1_pre_add_reg[7,2]0 is absorbed into DSP p_1_out.
DSP Report: Generating DSP FILTER_I/b3_OUTPUT_ADD_FG[7].b3_add_out1_reg[7], operation Mode is: (PCIN+((D'+A'')*(B:0x6))')'.
DSP Report: register FILTER_I/b0_PRE_FILT_SHAPE_rr_reg[1] is absorbed into DSP FILTER_I/b3_OUTPUT_ADD_FG[7].b3_add_out1_reg[7].
DSP Report: register FILTER_I/b0_PRE_FILT_SHAPE_r_reg[6] is absorbed into DSP FILTER_I/b3_OUTPUT_ADD_FG[7].b3_add_out1_reg[7].
DSP Report: register FILTER_I/b0_PRE_FILT_SHAPE_rr_reg[6] is absorbed into DSP FILTER_I/b3_OUTPUT_ADD_FG[7].b3_add_out1_reg[7].
DSP Report: register FILTER_I/b3_OUTPUT_ADD_FG[7].b3_add_out1_reg[7] is absorbed into DSP FILTER_I/b3_OUTPUT_ADD_FG[7].b3_add_out1_reg[7].
DSP Report: register FILTER_I/b2_FILTER_MULT_GEN_P[7].b2_FILTER_MULT_GEN_COEFF[1].b2_mult_out_reg[7,1] is absorbed into DSP FILTER_I/b3_OUTPUT_ADD_FG[7].b3_add_out1_reg[7].
DSP Report: register FILTER_I/b1_pre_add_reg[7,1] is absorbed into DSP FILTER_I/b3_OUTPUT_ADD_FG[7].b3_add_out1_reg[7].
DSP Report: operator p_1_out is absorbed into DSP FILTER_I/b3_OUTPUT_ADD_FG[7].b3_add_out1_reg[7].
DSP Report: operator p_0_out is absorbed into DSP FILTER_I/b3_OUTPUT_ADD_FG[7].b3_add_out1_reg[7].
DSP Report: operator FILTER_I/b1_pre_add_reg[7,1]0 is absorbed into DSP FILTER_I/b3_OUTPUT_ADD_FG[7].b3_add_out1_reg[7].
DSP Report: Generating DSP FILTER_I/b2_FILTER_MULT_GEN_P[6].b2_FILTER_MULT_GEN_COEFF[3].b2_mult_out_reg[6,3], operation Mode is: ((D'+A'')*(B:0x28))'.
DSP Report: register FILTER_I/b0_PRE_FILT_SHAPE_r_reg[2] is absorbed into DSP FILTER_I/b2_FILTER_MULT_GEN_P[6].b2_FILTER_MULT_GEN_COEFF[3].b2_mult_out_reg[6,3].
DSP Report: register FILTER_I/b0_PRE_FILT_SHAPE_rr_reg[2] is absorbed into DSP FILTER_I/b2_FILTER_MULT_GEN_P[6].b2_FILTER_MULT_GEN_COEFF[3].b2_mult_out_reg[6,3].
DSP Report: register FILTER_I/b0_PRE_FILT_SHAPE_rr_reg[3] is absorbed into DSP FILTER_I/b2_FILTER_MULT_GEN_P[6].b2_FILTER_MULT_GEN_COEFF[3].b2_mult_out_reg[6,3].
DSP Report: register FILTER_I/b2_FILTER_MULT_GEN_P[6].b2_FILTER_MULT_GEN_COEFF[3].b2_mult_out_reg[6,3] is absorbed into DSP FILTER_I/b2_FILTER_MULT_GEN_P[6].b2_FILTER_MULT_GEN_COEFF[3].b2_mult_out_reg[6,3].
DSP Report: register FILTER_I/b1_pre_add_reg[6,3] is absorbed into DSP FILTER_I/b2_FILTER_MULT_GEN_P[6].b2_FILTER_MULT_GEN_COEFF[3].b2_mult_out_reg[6,3].
DSP Report: operator p_0_out is absorbed into DSP FILTER_I/b2_FILTER_MULT_GEN_P[6].b2_FILTER_MULT_GEN_COEFF[3].b2_mult_out_reg[6,3].
DSP Report: operator FILTER_I/b1_pre_add_reg[6,3]0 is absorbed into DSP FILTER_I/b2_FILTER_MULT_GEN_P[6].b2_FILTER_MULT_GEN_COEFF[3].b2_mult_out_reg[6,3].
DSP Report: Generating DSP p_1_out, operation Mode is: PCIN+((D'+A2)*(B:0x3fffd))'.
DSP Report: register FILTER_I/b0_PRE_FILT_SHAPE_rr_reg[6] is absorbed into DSP p_1_out.
DSP Report: register FILTER_I/b0_PRE_FILT_SHAPE_r_reg[7] is absorbed into DSP p_1_out.
DSP Report: register FILTER_I/b2_FILTER_MULT_GEN_P[6].b2_FILTER_MULT_GEN_COEFF[0].b2_mult_out_reg[6,0] is absorbed into DSP p_1_out.
DSP Report: register FILTER_I/b1_pre_add_reg[6,0] is absorbed into DSP p_1_out.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: operator p_0_out is absorbed into DSP p_1_out.
DSP Report: operator FILTER_I/b1_pre_add_reg[6,0]0 is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: PCIN+((D'+A'')*(B:0x3fff4))'.
DSP Report: register FILTER_I/b0_PRE_FILT_SHAPE_rr_reg[4] is absorbed into DSP p_1_out.
DSP Report: register FILTER_I/b0_PRE_FILT_SHAPE_r_reg[1] is absorbed into DSP p_1_out.
DSP Report: register FILTER_I/b0_PRE_FILT_SHAPE_rr_reg[1] is absorbed into DSP p_1_out.
DSP Report: register FILTER_I/b2_FILTER_MULT_GEN_P[6].b2_FILTER_MULT_GEN_COEFF[2].b2_mult_out_reg[6,2] is absorbed into DSP p_1_out.
DSP Report: register FILTER_I/b1_pre_add_reg[6,2] is absorbed into DSP p_1_out.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: operator p_0_out is absorbed into DSP p_1_out.
DSP Report: operator FILTER_I/b1_pre_add_reg[6,2]0 is absorbed into DSP p_1_out.
DSP Report: Generating DSP FILTER_I/b3_OUTPUT_ADD_FG[6].b3_add_out1_reg[6], operation Mode is: (PCIN+((D'+A'')*(B:0x6))')'.
DSP Report: register FILTER_I/b0_PRE_FILT_SHAPE_rr_reg[5] is absorbed into DSP FILTER_I/b3_OUTPUT_ADD_FG[6].b3_add_out1_reg[6].
DSP Report: register FILTER_I/b0_PRE_FILT_SHAPE_r_reg[0] is absorbed into DSP FILTER_I/b3_OUTPUT_ADD_FG[6].b3_add_out1_reg[6].
DSP Report: register FILTER_I/b0_PRE_FILT_SHAPE_rr_reg[0] is absorbed into DSP FILTER_I/b3_OUTPUT_ADD_FG[6].b3_add_out1_reg[6].
DSP Report: register FILTER_I/b3_OUTPUT_ADD_FG[6].b3_add_out1_reg[6] is absorbed into DSP FILTER_I/b3_OUTPUT_ADD_FG[6].b3_add_out1_reg[6].
DSP Report: register FILTER_I/b2_FILTER_MULT_GEN_P[6].b2_FILTER_MULT_GEN_COEFF[1].b2_mult_out_reg[6,1] is absorbed into DSP FILTER_I/b3_OUTPUT_ADD_FG[6].b3_add_out1_reg[6].
DSP Report: register FILTER_I/b1_pre_add_reg[6,1] is absorbed into DSP FILTER_I/b3_OUTPUT_ADD_FG[6].b3_add_out1_reg[6].
DSP Report: operator p_1_out is absorbed into DSP FILTER_I/b3_OUTPUT_ADD_FG[6].b3_add_out1_reg[6].
DSP Report: operator p_0_out is absorbed into DSP FILTER_I/b3_OUTPUT_ADD_FG[6].b3_add_out1_reg[6].
DSP Report: operator FILTER_I/b1_pre_add_reg[6,1]0 is absorbed into DSP FILTER_I/b3_OUTPUT_ADD_FG[6].b3_add_out1_reg[6].
DSP Report: Generating DSP FILTER_I/b2_FILTER_MULT_GEN_P[5].b2_FILTER_MULT_GEN_COEFF[3].b2_mult_out_reg[5,3], operation Mode is: ((D'+A'')*(B:0x28))'.
DSP Report: register FILTER_I/b0_PRE_FILT_SHAPE_rr_reg[1] is absorbed into DSP FILTER_I/b2_FILTER_MULT_GEN_P[5].b2_FILTER_MULT_GEN_COEFF[3].b2_mult_out_reg[5,3].
DSP Report: register FILTER_I/b0_PRE_FILT_SHAPE_r_reg[2] is absorbed into DSP FILTER_I/b2_FILTER_MULT_GEN_P[5].b2_FILTER_MULT_GEN_COEFF[3].b2_mult_out_reg[5,3].
DSP Report: register FILTER_I/b0_PRE_FILT_SHAPE_rr_reg[2] is absorbed into DSP FILTER_I/b2_FILTER_MULT_GEN_P[5].b2_FILTER_MULT_GEN_COEFF[3].b2_mult_out_reg[5,3].
DSP Report: register FILTER_I/b2_FILTER_MULT_GEN_P[5].b2_FILTER_MULT_GEN_COEFF[3].b2_mult_out_reg[5,3] is absorbed into DSP FILTER_I/b2_FILTER_MULT_GEN_P[5].b2_FILTER_MULT_GEN_COEFF[3].b2_mult_out_reg[5,3].
DSP Report: register FILTER_I/b1_pre_add_reg[5,3] is absorbed into DSP FILTER_I/b2_FILTER_MULT_GEN_P[5].b2_FILTER_MULT_GEN_COEFF[3].b2_mult_out_reg[5,3].
DSP Report: operator p_0_out is absorbed into DSP FILTER_I/b2_FILTER_MULT_GEN_P[5].b2_FILTER_MULT_GEN_COEFF[3].b2_mult_out_reg[5,3].
DSP Report: operator FILTER_I/b1_pre_add_reg[5,3]0 is absorbed into DSP FILTER_I/b2_FILTER_MULT_GEN_P[5].b2_FILTER_MULT_GEN_COEFF[3].b2_mult_out_reg[5,3].
DSP Report: Generating DSP p_1_out, operation Mode is: PCIN+((D'+A2)*(B:0x3fffd))'.
DSP Report: register FILTER_I/b0_PRE_FILT_SHAPE_r_reg[6] is absorbed into DSP p_1_out.
DSP Report: register FILTER_I/b0_PRE_FILT_SHAPE_rr_reg[5] is absorbed into DSP p_1_out.
DSP Report: register FILTER_I/b2_FILTER_MULT_GEN_P[5].b2_FILTER_MULT_GEN_COEFF[0].b2_mult_out_reg[5,0] is absorbed into DSP p_1_out.
DSP Report: register FILTER_I/b1_pre_add_reg[5,0] is absorbed into DSP p_1_out.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: operator p_0_out is absorbed into DSP p_1_out.
DSP Report: operator FILTER_I/b1_pre_add_reg[5,0]0 is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: PCIN+((D'+A'')*(B:0x3fff4))'.
DSP Report: register FILTER_I/b0_PRE_FILT_SHAPE_r_reg[0] is absorbed into DSP p_1_out.
DSP Report: register FILTER_I/b0_PRE_FILT_SHAPE_rr_reg[0] is absorbed into DSP p_1_out.
DSP Report: register FILTER_I/b0_PRE_FILT_SHAPE_rr_reg[3] is absorbed into DSP p_1_out.
DSP Report: register FILTER_I/b2_FILTER_MULT_GEN_P[5].b2_FILTER_MULT_GEN_COEFF[2].b2_mult_out_reg[5,2] is absorbed into DSP p_1_out.
DSP Report: register FILTER_I/b1_pre_add_reg[5,2] is absorbed into DSP p_1_out.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: operator p_0_out is absorbed into DSP p_1_out.
DSP Report: operator FILTER_I/b1_pre_add_reg[5,2]0 is absorbed into DSP p_1_out.
DSP Report: Generating DSP FILTER_I/b3_OUTPUT_ADD_FG[5].b3_add_out1_reg[5], operation Mode is: (PCIN+((D'+A2)*(B:0x6))')'.
DSP Report: register FILTER_I/b0_PRE_FILT_SHAPE_r_reg[7] is absorbed into DSP FILTER_I/b3_OUTPUT_ADD_FG[5].b3_add_out1_reg[5].
DSP Report: register FILTER_I/b0_PRE_FILT_SHAPE_rr_reg[4] is absorbed into DSP FILTER_I/b3_OUTPUT_ADD_FG[5].b3_add_out1_reg[5].
DSP Report: register FILTER_I/b3_OUTPUT_ADD_FG[5].b3_add_out1_reg[5] is absorbed into DSP FILTER_I/b3_OUTPUT_ADD_FG[5].b3_add_out1_reg[5].
DSP Report: register FILTER_I/b2_FILTER_MULT_GEN_P[5].b2_FILTER_MULT_GEN_COEFF[1].b2_mult_out_reg[5,1] is absorbed into DSP FILTER_I/b3_OUTPUT_ADD_FG[5].b3_add_out1_reg[5].
DSP Report: register FILTER_I/b1_pre_add_reg[5,1] is absorbed into DSP FILTER_I/b3_OUTPUT_ADD_FG[5].b3_add_out1_reg[5].
DSP Report: operator p_1_out is absorbed into DSP FILTER_I/b3_OUTPUT_ADD_FG[5].b3_add_out1_reg[5].
DSP Report: operator p_0_out is absorbed into DSP FILTER_I/b3_OUTPUT_ADD_FG[5].b3_add_out1_reg[5].
DSP Report: operator FILTER_I/b1_pre_add_reg[5,1]0 is absorbed into DSP FILTER_I/b3_OUTPUT_ADD_FG[5].b3_add_out1_reg[5].
DSP Report: Generating DSP FILTER_I/b2_FILTER_MULT_GEN_P[4].b2_FILTER_MULT_GEN_COEFF[3].b2_mult_out_reg[4,3], operation Mode is: ((D'+A'')*(B:0x28))'.
DSP Report: register FILTER_I/b0_PRE_FILT_SHAPE_r_reg[0] is absorbed into DSP FILTER_I/b2_FILTER_MULT_GEN_P[4].b2_FILTER_MULT_GEN_COEFF[3].b2_mult_out_reg[4,3].
DSP Report: register FILTER_I/b0_PRE_FILT_SHAPE_rr_reg[0] is absorbed into DSP FILTER_I/b2_FILTER_MULT_GEN_P[4].b2_FILTER_MULT_GEN_COEFF[3].b2_mult_out_reg[4,3].
DSP Report: register FILTER_I/b0_PRE_FILT_SHAPE_rr_reg[1] is absorbed into DSP FILTER_I/b2_FILTER_MULT_GEN_P[4].b2_FILTER_MULT_GEN_COEFF[3].b2_mult_out_reg[4,3].
DSP Report: register FILTER_I/b2_FILTER_MULT_GEN_P[4].b2_FILTER_MULT_GEN_COEFF[3].b2_mult_out_reg[4,3] is absorbed into DSP FILTER_I/b2_FILTER_MULT_GEN_P[4].b2_FILTER_MULT_GEN_COEFF[3].b2_mult_out_reg[4,3].
DSP Report: register FILTER_I/b1_pre_add_reg[4,3] is absorbed into DSP FILTER_I/b2_FILTER_MULT_GEN_P[4].b2_FILTER_MULT_GEN_COEFF[3].b2_mult_out_reg[4,3].
DSP Report: operator p_0_out is absorbed into DSP FILTER_I/b2_FILTER_MULT_GEN_P[4].b2_FILTER_MULT_GEN_COEFF[3].b2_mult_out_reg[4,3].
DSP Report: operator FILTER_I/b1_pre_add_reg[4,3]0 is absorbed into DSP FILTER_I/b2_FILTER_MULT_GEN_P[4].b2_FILTER_MULT_GEN_COEFF[3].b2_mult_out_reg[4,3].
DSP Report: Generating DSP p_1_out, operation Mode is: PCIN+((D'+A2)*(B:0x3fffd))'.
DSP Report: register FILTER_I/b0_PRE_FILT_SHAPE_rr_reg[4] is absorbed into DSP p_1_out.
DSP Report: register FILTER_I/b0_PRE_FILT_SHAPE_r_reg[5] is absorbed into DSP p_1_out.
DSP Report: register FILTER_I/b2_FILTER_MULT_GEN_P[4].b2_FILTER_MULT_GEN_COEFF[0].b2_mult_out_reg[4,0] is absorbed into DSP p_1_out.
DSP Report: register FILTER_I/b1_pre_add_reg[4,0] is absorbed into DSP p_1_out.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: operator p_0_out is absorbed into DSP p_1_out.
DSP Report: operator FILTER_I/b1_pre_add_reg[4,0]0 is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: PCIN+((D'+A'')*(B:0x3fff4))'.
DSP Report: register FILTER_I/b0_PRE_FILT_SHAPE_r_reg[7] is absorbed into DSP p_1_out.
DSP Report: register FILTER_I/b0_PRE_FILT_SHAPE_r_reg[2] is absorbed into DSP p_1_out.
DSP Report: register FILTER_I/b0_PRE_FILT_SHAPE_rr_reg[2] is absorbed into DSP p_1_out.
DSP Report: register FILTER_I/b2_FILTER_MULT_GEN_P[4].b2_FILTER_MULT_GEN_COEFF[2].b2_mult_out_reg[4,2] is absorbed into DSP p_1_out.
DSP Report: register FILTER_I/b1_pre_add_reg[4,2] is absorbed into DSP p_1_out.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: operator p_0_out is absorbed into DSP p_1_out.
DSP Report: operator FILTER_I/b1_pre_add_reg[4,2]0 is absorbed into DSP p_1_out.
DSP Report: Generating DSP FILTER_I/b3_OUTPUT_ADD_FG[4].b3_add_out1_reg[4], operation Mode is: (PCIN+((D'+A2)*(B:0x6))')'.
DSP Report: register FILTER_I/b0_PRE_FILT_SHAPE_rr_reg[3] is absorbed into DSP FILTER_I/b3_OUTPUT_ADD_FG[4].b3_add_out1_reg[4].
DSP Report: register FILTER_I/b0_PRE_FILT_SHAPE_r_reg[6] is absorbed into DSP FILTER_I/b3_OUTPUT_ADD_FG[4].b3_add_out1_reg[4].
DSP Report: register FILTER_I/b3_OUTPUT_ADD_FG[4].b3_add_out1_reg[4] is absorbed into DSP FILTER_I/b3_OUTPUT_ADD_FG[4].b3_add_out1_reg[4].
DSP Report: register FILTER_I/b2_FILTER_MULT_GEN_P[4].b2_FILTER_MULT_GEN_COEFF[1].b2_mult_out_reg[4,1] is absorbed into DSP FILTER_I/b3_OUTPUT_ADD_FG[4].b3_add_out1_reg[4].
DSP Report: register FILTER_I/b1_pre_add_reg[4,1] is absorbed into DSP FILTER_I/b3_OUTPUT_ADD_FG[4].b3_add_out1_reg[4].
DSP Report: operator p_1_out is absorbed into DSP FILTER_I/b3_OUTPUT_ADD_FG[4].b3_add_out1_reg[4].
DSP Report: operator p_0_out is absorbed into DSP FILTER_I/b3_OUTPUT_ADD_FG[4].b3_add_out1_reg[4].
DSP Report: operator FILTER_I/b1_pre_add_reg[4,1]0 is absorbed into DSP FILTER_I/b3_OUTPUT_ADD_FG[4].b3_add_out1_reg[4].
DSP Report: Generating DSP FILTER_I/b2_FILTER_MULT_GEN_P[3].b2_FILTER_MULT_GEN_COEFF[3].b2_mult_out_reg[3,3], operation Mode is: ((D'+A'')*(B:0x28))'.
DSP Report: register FILTER_I/b0_PRE_FILT_SHAPE_r_reg[7] is absorbed into DSP FILTER_I/b2_FILTER_MULT_GEN_P[3].b2_FILTER_MULT_GEN_COEFF[3].b2_mult_out_reg[3,3].
DSP Report: register FILTER_I/b0_PRE_FILT_SHAPE_r_reg[0] is absorbed into DSP FILTER_I/b2_FILTER_MULT_GEN_P[3].b2_FILTER_MULT_GEN_COEFF[3].b2_mult_out_reg[3,3].
DSP Report: register FILTER_I/b0_PRE_FILT_SHAPE_rr_reg[0] is absorbed into DSP FILTER_I/b2_FILTER_MULT_GEN_P[3].b2_FILTER_MULT_GEN_COEFF[3].b2_mult_out_reg[3,3].
DSP Report: register FILTER_I/b2_FILTER_MULT_GEN_P[3].b2_FILTER_MULT_GEN_COEFF[3].b2_mult_out_reg[3,3] is absorbed into DSP FILTER_I/b2_FILTER_MULT_GEN_P[3].b2_FILTER_MULT_GEN_COEFF[3].b2_mult_out_reg[3,3].
DSP Report: register FILTER_I/b1_pre_add_reg[3,3] is absorbed into DSP FILTER_I/b2_FILTER_MULT_GEN_P[3].b2_FILTER_MULT_GEN_COEFF[3].b2_mult_out_reg[3,3].
DSP Report: operator p_0_out is absorbed into DSP FILTER_I/b2_FILTER_MULT_GEN_P[3].b2_FILTER_MULT_GEN_COEFF[3].b2_mult_out_reg[3,3].
DSP Report: operator FILTER_I/b1_pre_add_reg[3,3]0 is absorbed into DSP FILTER_I/b2_FILTER_MULT_GEN_P[3].b2_FILTER_MULT_GEN_COEFF[3].b2_mult_out_reg[3,3].
DSP Report: Generating DSP p_1_out, operation Mode is: PCIN+((D'+A2)*(B:0x3fffd))'.
DSP Report: register FILTER_I/b0_PRE_FILT_SHAPE_rr_reg[3] is absorbed into DSP p_1_out.
DSP Report: register FILTER_I/b0_PRE_FILT_SHAPE_r_reg[4] is absorbed into DSP p_1_out.
DSP Report: register FILTER_I/b2_FILTER_MULT_GEN_P[3].b2_FILTER_MULT_GEN_COEFF[0].b2_mult_out_reg[3,0] is absorbed into DSP p_1_out.
DSP Report: register FILTER_I/b1_pre_add_reg[3,0] is absorbed into DSP p_1_out.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: operator p_0_out is absorbed into DSP p_1_out.
DSP Report: operator FILTER_I/b1_pre_add_reg[3,0]0 is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: PCIN+((D'+A2)*(B:0x3fff4))'.
DSP Report: register FILTER_I/b0_PRE_FILT_SHAPE_r_reg[6] is absorbed into DSP p_1_out.
DSP Report: register FILTER_I/b0_PRE_FILT_SHAPE_rr_reg[1] is absorbed into DSP p_1_out.
DSP Report: register FILTER_I/b2_FILTER_MULT_GEN_P[3].b2_FILTER_MULT_GEN_COEFF[2].b2_mult_out_reg[3,2] is absorbed into DSP p_1_out.
DSP Report: register FILTER_I/b1_pre_add_reg[3,2] is absorbed into DSP p_1_out.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: operator p_0_out is absorbed into DSP p_1_out.
DSP Report: operator FILTER_I/b1_pre_add_reg[3,2]0 is absorbed into DSP p_1_out.
DSP Report: Generating DSP FILTER_I/b3_OUTPUT_ADD_FG[3].b3_add_out1_reg[3], operation Mode is: (PCIN+((D'+A'')*(B:0x6))')'.
DSP Report: register FILTER_I/b0_PRE_FILT_SHAPE_r_reg[5] is absorbed into DSP FILTER_I/b3_OUTPUT_ADD_FG[3].b3_add_out1_reg[3].
DSP Report: register FILTER_I/b0_PRE_FILT_SHAPE_r_reg[2] is absorbed into DSP FILTER_I/b3_OUTPUT_ADD_FG[3].b3_add_out1_reg[3].
DSP Report: register FILTER_I/b0_PRE_FILT_SHAPE_rr_reg[2] is absorbed into DSP FILTER_I/b3_OUTPUT_ADD_FG[3].b3_add_out1_reg[3].
DSP Report: register FILTER_I/b3_OUTPUT_ADD_FG[3].b3_add_out1_reg[3] is absorbed into DSP FILTER_I/b3_OUTPUT_ADD_FG[3].b3_add_out1_reg[3].
DSP Report: register FILTER_I/b2_FILTER_MULT_GEN_P[3].b2_FILTER_MULT_GEN_COEFF[1].b2_mult_out_reg[3,1] is absorbed into DSP FILTER_I/b3_OUTPUT_ADD_FG[3].b3_add_out1_reg[3].
DSP Report: register FILTER_I/b1_pre_add_reg[3,1] is absorbed into DSP FILTER_I/b3_OUTPUT_ADD_FG[3].b3_add_out1_reg[3].
DSP Report: operator p_1_out is absorbed into DSP FILTER_I/b3_OUTPUT_ADD_FG[3].b3_add_out1_reg[3].
DSP Report: operator p_0_out is absorbed into DSP FILTER_I/b3_OUTPUT_ADD_FG[3].b3_add_out1_reg[3].
DSP Report: operator FILTER_I/b1_pre_add_reg[3,1]0 is absorbed into DSP FILTER_I/b3_OUTPUT_ADD_FG[3].b3_add_out1_reg[3].
DSP Report: Generating DSP FILTER_I/b2_FILTER_MULT_GEN_P[2].b2_FILTER_MULT_GEN_COEFF[3].b2_mult_out_reg[2,3], operation Mode is: ((D'+A2)*(B:0x28))'.
DSP Report: register FILTER_I/b0_PRE_FILT_SHAPE_r_reg[6] is absorbed into DSP FILTER_I/b2_FILTER_MULT_GEN_P[2].b2_FILTER_MULT_GEN_COEFF[3].b2_mult_out_reg[2,3].
DSP Report: register FILTER_I/b0_PRE_FILT_SHAPE_r_reg[7] is absorbed into DSP FILTER_I/b2_FILTER_MULT_GEN_P[2].b2_FILTER_MULT_GEN_COEFF[3].b2_mult_out_reg[2,3].
DSP Report: register FILTER_I/b2_FILTER_MULT_GEN_P[2].b2_FILTER_MULT_GEN_COEFF[3].b2_mult_out_reg[2,3] is absorbed into DSP FILTER_I/b2_FILTER_MULT_GEN_P[2].b2_FILTER_MULT_GEN_COEFF[3].b2_mult_out_reg[2,3].
DSP Report: register FILTER_I/b1_pre_add_reg[2,3] is absorbed into DSP FILTER_I/b2_FILTER_MULT_GEN_P[2].b2_FILTER_MULT_GEN_COEFF[3].b2_mult_out_reg[2,3].
DSP Report: operator p_0_out is absorbed into DSP FILTER_I/b2_FILTER_MULT_GEN_P[2].b2_FILTER_MULT_GEN_COEFF[3].b2_mult_out_reg[2,3].
DSP Report: operator FILTER_I/b1_pre_add_reg[2,3]0 is absorbed into DSP FILTER_I/b2_FILTER_MULT_GEN_P[2].b2_FILTER_MULT_GEN_COEFF[3].b2_mult_out_reg[2,3].
DSP Report: Generating DSP p_1_out, operation Mode is: PCIN+((D'+A'')*(B:0x3fffd))'.
DSP Report: register FILTER_I/b0_PRE_FILT_SHAPE_r_reg[3] is absorbed into DSP p_1_out.
DSP Report: register FILTER_I/b0_PRE_FILT_SHAPE_r_reg[2] is absorbed into DSP p_1_out.
DSP Report: register FILTER_I/b0_PRE_FILT_SHAPE_rr_reg[2] is absorbed into DSP p_1_out.
DSP Report: register FILTER_I/b2_FILTER_MULT_GEN_P[2].b2_FILTER_MULT_GEN_COEFF[0].b2_mult_out_reg[2,0] is absorbed into DSP p_1_out.
DSP Report: register FILTER_I/b1_pre_add_reg[2,0] is absorbed into DSP p_1_out.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: operator p_0_out is absorbed into DSP p_1_out.
DSP Report: operator FILTER_I/b1_pre_add_reg[2,0]0 is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: PCIN+((D'+A2)*(B:0x3fff4))'.
DSP Report: register FILTER_I/b0_PRE_FILT_SHAPE_rr_reg[0] is absorbed into DSP p_1_out.
DSP Report: register FILTER_I/b0_PRE_FILT_SHAPE_r_reg[5] is absorbed into DSP p_1_out.
DSP Report: register FILTER_I/b2_FILTER_MULT_GEN_P[2].b2_FILTER_MULT_GEN_COEFF[2].b2_mult_out_reg[2,2] is absorbed into DSP p_1_out.
DSP Report: register FILTER_I/b1_pre_add_reg[2,2] is absorbed into DSP p_1_out.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: operator p_0_out is absorbed into DSP p_1_out.
DSP Report: operator FILTER_I/b1_pre_add_reg[2,2]0 is absorbed into DSP p_1_out.
DSP Report: Generating DSP FILTER_I/b3_OUTPUT_ADD_FG[2].b3_add_out1_reg[2], operation Mode is: (PCIN+((D'+A2)*(B:0x6))')'.
DSP Report: register FILTER_I/b0_PRE_FILT_SHAPE_rr_reg[1] is absorbed into DSP FILTER_I/b3_OUTPUT_ADD_FG[2].b3_add_out1_reg[2].
DSP Report: register FILTER_I/b0_PRE_FILT_SHAPE_r_reg[4] is absorbed into DSP FILTER_I/b3_OUTPUT_ADD_FG[2].b3_add_out1_reg[2].
DSP Report: register FILTER_I/b3_OUTPUT_ADD_FG[2].b3_add_out1_reg[2] is absorbed into DSP FILTER_I/b3_OUTPUT_ADD_FG[2].b3_add_out1_reg[2].
DSP Report: register FILTER_I/b2_FILTER_MULT_GEN_P[2].b2_FILTER_MULT_GEN_COEFF[1].b2_mult_out_reg[2,1] is absorbed into DSP FILTER_I/b3_OUTPUT_ADD_FG[2].b3_add_out1_reg[2].
DSP Report: register FILTER_I/b1_pre_add_reg[2,1] is absorbed into DSP FILTER_I/b3_OUTPUT_ADD_FG[2].b3_add_out1_reg[2].
DSP Report: operator p_1_out is absorbed into DSP FILTER_I/b3_OUTPUT_ADD_FG[2].b3_add_out1_reg[2].
DSP Report: operator p_0_out is absorbed into DSP FILTER_I/b3_OUTPUT_ADD_FG[2].b3_add_out1_reg[2].
DSP Report: operator FILTER_I/b1_pre_add_reg[2,1]0 is absorbed into DSP FILTER_I/b3_OUTPUT_ADD_FG[2].b3_add_out1_reg[2].
DSP Report: Generating DSP FILTER_I/b2_FILTER_MULT_GEN_P[1].b2_FILTER_MULT_GEN_COEFF[3].b2_mult_out_reg[1,3], operation Mode is: ((D'+A2)*(B:0x28))'.
DSP Report: register FILTER_I/b0_PRE_FILT_SHAPE_r_reg[5] is absorbed into DSP FILTER_I/b2_FILTER_MULT_GEN_P[1].b2_FILTER_MULT_GEN_COEFF[3].b2_mult_out_reg[1,3].
DSP Report: register FILTER_I/b0_PRE_FILT_SHAPE_r_reg[6] is absorbed into DSP FILTER_I/b2_FILTER_MULT_GEN_P[1].b2_FILTER_MULT_GEN_COEFF[3].b2_mult_out_reg[1,3].
DSP Report: register FILTER_I/b2_FILTER_MULT_GEN_P[1].b2_FILTER_MULT_GEN_COEFF[3].b2_mult_out_reg[1,3] is absorbed into DSP FILTER_I/b2_FILTER_MULT_GEN_P[1].b2_FILTER_MULT_GEN_COEFF[3].b2_mult_out_reg[1,3].
DSP Report: register FILTER_I/b1_pre_add_reg[1,3] is absorbed into DSP FILTER_I/b2_FILTER_MULT_GEN_P[1].b2_FILTER_MULT_GEN_COEFF[3].b2_mult_out_reg[1,3].
DSP Report: operator p_0_out is absorbed into DSP FILTER_I/b2_FILTER_MULT_GEN_P[1].b2_FILTER_MULT_GEN_COEFF[3].b2_mult_out_reg[1,3].
DSP Report: operator FILTER_I/b1_pre_add_reg[1,3]0 is absorbed into DSP FILTER_I/b2_FILTER_MULT_GEN_P[1].b2_FILTER_MULT_GEN_COEFF[3].b2_mult_out_reg[1,3].
DSP Report: Generating DSP p_1_out, operation Mode is: PCIN+((D'+A2)*(B:0x3fffd))'.
DSP Report: register FILTER_I/b0_PRE_FILT_SHAPE_r_reg[2] is absorbed into DSP p_1_out.
DSP Report: register FILTER_I/b0_PRE_FILT_SHAPE_rr_reg[1] is absorbed into DSP p_1_out.
DSP Report: register FILTER_I/b2_FILTER_MULT_GEN_P[1].b2_FILTER_MULT_GEN_COEFF[0].b2_mult_out_reg[1,0] is absorbed into DSP p_1_out.
DSP Report: register FILTER_I/b1_pre_add_reg[1,0] is absorbed into DSP p_1_out.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: operator p_0_out is absorbed into DSP p_1_out.
DSP Report: operator FILTER_I/b1_pre_add_reg[1,0]0 is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: PCIN+((D'+A2)*(B:0x3fff4))'.
DSP Report: register FILTER_I/b0_PRE_FILT_SHAPE_r_reg[7] is absorbed into DSP p_1_out.
DSP Report: register FILTER_I/b0_PRE_FILT_SHAPE_r_reg[4] is absorbed into DSP p_1_out.
DSP Report: register FILTER_I/b2_FILTER_MULT_GEN_P[1].b2_FILTER_MULT_GEN_COEFF[2].b2_mult_out_reg[1,2] is absorbed into DSP p_1_out.
DSP Report: register FILTER_I/b1_pre_add_reg[1,2] is absorbed into DSP p_1_out.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: operator p_0_out is absorbed into DSP p_1_out.
DSP Report: operator FILTER_I/b1_pre_add_reg[1,2]0 is absorbed into DSP p_1_out.
DSP Report: Generating DSP FILTER_I/b3_OUTPUT_ADD_FG[1].b3_add_out1_reg[1], operation Mode is: (PCIN+((D'+A2)*(B:0x6))')'.
DSP Report: register FILTER_I/b0_PRE_FILT_SHAPE_r_reg[3] is absorbed into DSP FILTER_I/b3_OUTPUT_ADD_FG[1].b3_add_out1_reg[1].
DSP Report: register FILTER_I/b0_PRE_FILT_SHAPE_rr_reg[0] is absorbed into DSP FILTER_I/b3_OUTPUT_ADD_FG[1].b3_add_out1_reg[1].
DSP Report: register FILTER_I/b3_OUTPUT_ADD_FG[1].b3_add_out1_reg[1] is absorbed into DSP FILTER_I/b3_OUTPUT_ADD_FG[1].b3_add_out1_reg[1].
DSP Report: register FILTER_I/b2_FILTER_MULT_GEN_P[1].b2_FILTER_MULT_GEN_COEFF[1].b2_mult_out_reg[1,1] is absorbed into DSP FILTER_I/b3_OUTPUT_ADD_FG[1].b3_add_out1_reg[1].
DSP Report: register FILTER_I/b1_pre_add_reg[1,1] is absorbed into DSP FILTER_I/b3_OUTPUT_ADD_FG[1].b3_add_out1_reg[1].
DSP Report: operator p_1_out is absorbed into DSP FILTER_I/b3_OUTPUT_ADD_FG[1].b3_add_out1_reg[1].
DSP Report: operator p_0_out is absorbed into DSP FILTER_I/b3_OUTPUT_ADD_FG[1].b3_add_out1_reg[1].
DSP Report: operator FILTER_I/b1_pre_add_reg[1,1]0 is absorbed into DSP FILTER_I/b3_OUTPUT_ADD_FG[1].b3_add_out1_reg[1].
DSP Report: Generating DSP FILTER_I/b2_FILTER_MULT_GEN_P[0].b2_FILTER_MULT_GEN_COEFF[3].b2_mult_out_reg[0,3], operation Mode is: ((D'+A2)*(B:0x28))'.
DSP Report: register FILTER_I/b0_PRE_FILT_SHAPE_r_reg[4] is absorbed into DSP FILTER_I/b2_FILTER_MULT_GEN_P[0].b2_FILTER_MULT_GEN_COEFF[3].b2_mult_out_reg[0,3].
DSP Report: register FILTER_I/b0_PRE_FILT_SHAPE_r_reg[5] is absorbed into DSP FILTER_I/b2_FILTER_MULT_GEN_P[0].b2_FILTER_MULT_GEN_COEFF[3].b2_mult_out_reg[0,3].
DSP Report: register FILTER_I/b2_FILTER_MULT_GEN_P[0].b2_FILTER_MULT_GEN_COEFF[3].b2_mult_out_reg[0,3] is absorbed into DSP FILTER_I/b2_FILTER_MULT_GEN_P[0].b2_FILTER_MULT_GEN_COEFF[3].b2_mult_out_reg[0,3].
DSP Report: register FILTER_I/b1_pre_add_reg[0,3] is absorbed into DSP FILTER_I/b2_FILTER_MULT_GEN_P[0].b2_FILTER_MULT_GEN_COEFF[3].b2_mult_out_reg[0,3].
DSP Report: operator p_0_out is absorbed into DSP FILTER_I/b2_FILTER_MULT_GEN_P[0].b2_FILTER_MULT_GEN_COEFF[3].b2_mult_out_reg[0,3].
DSP Report: operator FILTER_I/b1_pre_add_reg[0,3]0 is absorbed into DSP FILTER_I/b2_FILTER_MULT_GEN_P[0].b2_FILTER_MULT_GEN_COEFF[3].b2_mult_out_reg[0,3].
DSP Report: Generating DSP p_1_out, operation Mode is: PCIN+((D'+A'')*(B:0x3fffd))'.
DSP Report: register FILTER_I/b0_PRE_FILT_SHAPE_r_reg[1] is absorbed into DSP p_1_out.
DSP Report: register FILTER_I/b0_PRE_FILT_SHAPE_r_reg[0] is absorbed into DSP p_1_out.
DSP Report: register FILTER_I/b0_PRE_FILT_SHAPE_rr_reg[0] is absorbed into DSP p_1_out.
DSP Report: register FILTER_I/b2_FILTER_MULT_GEN_P[0].b2_FILTER_MULT_GEN_COEFF[0].b2_mult_out_reg[0,0] is absorbed into DSP p_1_out.
DSP Report: register FILTER_I/b1_pre_add_reg[0,0] is absorbed into DSP p_1_out.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: operator p_0_out is absorbed into DSP p_1_out.
DSP Report: operator FILTER_I/b1_pre_add_reg[0,0]0 is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: PCIN+((D'+A2)*(B:0x3fff4))'.
DSP Report: register FILTER_I/b0_PRE_FILT_SHAPE_r_reg[3] is absorbed into DSP p_1_out.
DSP Report: register FILTER_I/b0_PRE_FILT_SHAPE_r_reg[6] is absorbed into DSP p_1_out.
DSP Report: register FILTER_I/b2_FILTER_MULT_GEN_P[0].b2_FILTER_MULT_GEN_COEFF[2].b2_mult_out_reg[0,2] is absorbed into DSP p_1_out.
DSP Report: register FILTER_I/b1_pre_add_reg[0,2] is absorbed into DSP p_1_out.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: operator p_0_out is absorbed into DSP p_1_out.
DSP Report: operator FILTER_I/b1_pre_add_reg[0,2]0 is absorbed into DSP p_1_out.
DSP Report: Generating DSP FILTER_I/b3_OUTPUT_ADD_FG[0].b3_add_out1_reg[0], operation Mode is: (PCIN+((D'+A2)*(B:0x6))')'.
DSP Report: register FILTER_I/b0_PRE_FILT_SHAPE_r_reg[2] is absorbed into DSP FILTER_I/b3_OUTPUT_ADD_FG[0].b3_add_out1_reg[0].
DSP Report: register FILTER_I/b0_PRE_FILT_SHAPE_r_reg[7] is absorbed into DSP FILTER_I/b3_OUTPUT_ADD_FG[0].b3_add_out1_reg[0].
DSP Report: register FILTER_I/b3_OUTPUT_ADD_FG[0].b3_add_out1_reg[0] is absorbed into DSP FILTER_I/b3_OUTPUT_ADD_FG[0].b3_add_out1_reg[0].
DSP Report: register FILTER_I/b2_FILTER_MULT_GEN_P[0].b2_FILTER_MULT_GEN_COEFF[1].b2_mult_out_reg[0,1] is absorbed into DSP FILTER_I/b3_OUTPUT_ADD_FG[0].b3_add_out1_reg[0].
DSP Report: register FILTER_I/b1_pre_add_reg[0,1] is absorbed into DSP FILTER_I/b3_OUTPUT_ADD_FG[0].b3_add_out1_reg[0].
DSP Report: operator p_1_out is absorbed into DSP FILTER_I/b3_OUTPUT_ADD_FG[0].b3_add_out1_reg[0].
DSP Report: operator p_0_out is absorbed into DSP FILTER_I/b3_OUTPUT_ADD_FG[0].b3_add_out1_reg[0].
DSP Report: operator FILTER_I/b1_pre_add_reg[0,1]0 is absorbed into DSP FILTER_I/b3_OUTPUT_ADD_FG[0].b3_add_out1_reg[0].
DSP Report: Generating DSP FILTER_Q/b2_FILTER_MULT_GEN_P[7].b2_FILTER_MULT_GEN_COEFF[3].b2_mult_out_reg[7,3], operation Mode is: ((D'+A'')*(B:0x28))'.
DSP Report: register FILTER_Q/b0_PRE_FILT_SHAPE_rr_reg[3] is absorbed into DSP FILTER_Q/b2_FILTER_MULT_GEN_P[7].b2_FILTER_MULT_GEN_COEFF[3].b2_mult_out_reg[7,3].
DSP Report: register FILTER_Q/b0_PRE_FILT_SHAPE_r_reg[4] is absorbed into DSP FILTER_Q/b2_FILTER_MULT_GEN_P[7].b2_FILTER_MULT_GEN_COEFF[3].b2_mult_out_reg[7,3].
DSP Report: register FILTER_Q/b0_PRE_FILT_SHAPE_rr_reg[4] is absorbed into DSP FILTER_Q/b2_FILTER_MULT_GEN_P[7].b2_FILTER_MULT_GEN_COEFF[3].b2_mult_out_reg[7,3].
DSP Report: register FILTER_Q/b2_FILTER_MULT_GEN_P[7].b2_FILTER_MULT_GEN_COEFF[3].b2_mult_out_reg[7,3] is absorbed into DSP FILTER_Q/b2_FILTER_MULT_GEN_P[7].b2_FILTER_MULT_GEN_COEFF[3].b2_mult_out_reg[7,3].
DSP Report: register FILTER_Q/b1_pre_add_reg[7,3] is absorbed into DSP FILTER_Q/b2_FILTER_MULT_GEN_P[7].b2_FILTER_MULT_GEN_COEFF[3].b2_mult_out_reg[7,3].
DSP Report: operator p_0_out is absorbed into DSP FILTER_Q/b2_FILTER_MULT_GEN_P[7].b2_FILTER_MULT_GEN_COEFF[3].b2_mult_out_reg[7,3].
DSP Report: operator FILTER_Q/b1_pre_add_reg[7,3]0 is absorbed into DSP FILTER_Q/b2_FILTER_MULT_GEN_P[7].b2_FILTER_MULT_GEN_COEFF[3].b2_mult_out_reg[7,3].
DSP Report: Generating DSP p_1_out, operation Mode is: PCIN+((D'+A'')*(B:0x3fffd))'.
DSP Report: register FILTER_Q/b0_PRE_FILT_SHAPE_r_reg[0] is absorbed into DSP p_1_out.
DSP Report: register FILTER_Q/b0_PRE_FILT_SHAPE_rr_reg[0] is absorbed into DSP p_1_out.
DSP Report: register FILTER_Q/b0_PRE_FILT_SHAPE_rr_reg[7] is absorbed into DSP p_1_out.
DSP Report: register FILTER_Q/b2_FILTER_MULT_GEN_P[7].b2_FILTER_MULT_GEN_COEFF[0].b2_mult_out_reg[7,0] is absorbed into DSP p_1_out.
DSP Report: register FILTER_Q/b1_pre_add_reg[7,0] is absorbed into DSP p_1_out.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: operator p_0_out is absorbed into DSP p_1_out.
DSP Report: operator FILTER_Q/b1_pre_add_reg[7,0]0 is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: PCIN+((D'+A'')*(B:0x3fff4))'.
DSP Report: register FILTER_Q/b0_PRE_FILT_SHAPE_rr_reg[2] is absorbed into DSP p_1_out.
DSP Report: register FILTER_Q/b0_PRE_FILT_SHAPE_r_reg[5] is absorbed into DSP p_1_out.
DSP Report: register FILTER_Q/b0_PRE_FILT_SHAPE_rr_reg[5] is absorbed into DSP p_1_out.
DSP Report: register FILTER_Q/b2_FILTER_MULT_GEN_P[7].b2_FILTER_MULT_GEN_COEFF[2].b2_mult_out_reg[7,2] is absorbed into DSP p_1_out.
DSP Report: register FILTER_Q/b1_pre_add_reg[7,2] is absorbed into DSP p_1_out.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: operator p_0_out is absorbed into DSP p_1_out.
DSP Report: operator FILTER_Q/b1_pre_add_reg[7,2]0 is absorbed into DSP p_1_out.
DSP Report: Generating DSP FILTER_Q/b3_OUTPUT_ADD_FG[7].b3_add_out1_reg[7], operation Mode is: (PCIN+((D'+A'')*(B:0x6))')'.
DSP Report: register FILTER_Q/b0_PRE_FILT_SHAPE_rr_reg[1] is absorbed into DSP FILTER_Q/b3_OUTPUT_ADD_FG[7].b3_add_out1_reg[7].
DSP Report: register FILTER_Q/b0_PRE_FILT_SHAPE_r_reg[6] is absorbed into DSP FILTER_Q/b3_OUTPUT_ADD_FG[7].b3_add_out1_reg[7].
DSP Report: register FILTER_Q/b0_PRE_FILT_SHAPE_rr_reg[6] is absorbed into DSP FILTER_Q/b3_OUTPUT_ADD_FG[7].b3_add_out1_reg[7].
DSP Report: register FILTER_Q/b3_OUTPUT_ADD_FG[7].b3_add_out1_reg[7] is absorbed into DSP FILTER_Q/b3_OUTPUT_ADD_FG[7].b3_add_out1_reg[7].
DSP Report: register FILTER_Q/b2_FILTER_MULT_GEN_P[7].b2_FILTER_MULT_GEN_COEFF[1].b2_mult_out_reg[7,1] is absorbed into DSP FILTER_Q/b3_OUTPUT_ADD_FG[7].b3_add_out1_reg[7].
DSP Report: register FILTER_Q/b1_pre_add_reg[7,1] is absorbed into DSP FILTER_Q/b3_OUTPUT_ADD_FG[7].b3_add_out1_reg[7].
DSP Report: operator p_1_out is absorbed into DSP FILTER_Q/b3_OUTPUT_ADD_FG[7].b3_add_out1_reg[7].
DSP Report: operator p_0_out is absorbed into DSP FILTER_Q/b3_OUTPUT_ADD_FG[7].b3_add_out1_reg[7].
DSP Report: operator FILTER_Q/b1_pre_add_reg[7,1]0 is absorbed into DSP FILTER_Q/b3_OUTPUT_ADD_FG[7].b3_add_out1_reg[7].
DSP Report: Generating DSP FILTER_Q/b2_FILTER_MULT_GEN_P[6].b2_FILTER_MULT_GEN_COEFF[3].b2_mult_out_reg[6,3], operation Mode is: ((D'+A'')*(B:0x28))'.
DSP Report: register FILTER_Q/b0_PRE_FILT_SHAPE_r_reg[2] is absorbed into DSP FILTER_Q/b2_FILTER_MULT_GEN_P[6].b2_FILTER_MULT_GEN_COEFF[3].b2_mult_out_reg[6,3].
DSP Report: register FILTER_Q/b0_PRE_FILT_SHAPE_rr_reg[2] is absorbed into DSP FILTER_Q/b2_FILTER_MULT_GEN_P[6].b2_FILTER_MULT_GEN_COEFF[3].b2_mult_out_reg[6,3].
DSP Report: register FILTER_Q/b0_PRE_FILT_SHAPE_rr_reg[3] is absorbed into DSP FILTER_Q/b2_FILTER_MULT_GEN_P[6].b2_FILTER_MULT_GEN_COEFF[3].b2_mult_out_reg[6,3].
DSP Report: register FILTER_Q/b2_FILTER_MULT_GEN_P[6].b2_FILTER_MULT_GEN_COEFF[3].b2_mult_out_reg[6,3] is absorbed into DSP FILTER_Q/b2_FILTER_MULT_GEN_P[6].b2_FILTER_MULT_GEN_COEFF[3].b2_mult_out_reg[6,3].
DSP Report: register FILTER_Q/b1_pre_add_reg[6,3] is absorbed into DSP FILTER_Q/b2_FILTER_MULT_GEN_P[6].b2_FILTER_MULT_GEN_COEFF[3].b2_mult_out_reg[6,3].
DSP Report: operator p_0_out is absorbed into DSP FILTER_Q/b2_FILTER_MULT_GEN_P[6].b2_FILTER_MULT_GEN_COEFF[3].b2_mult_out_reg[6,3].
DSP Report: operator FILTER_Q/b1_pre_add_reg[6,3]0 is absorbed into DSP FILTER_Q/b2_FILTER_MULT_GEN_P[6].b2_FILTER_MULT_GEN_COEFF[3].b2_mult_out_reg[6,3].
DSP Report: Generating DSP p_1_out, operation Mode is: PCIN+((D'+A2)*(B:0x3fffd))'.
DSP Report: register FILTER_Q/b0_PRE_FILT_SHAPE_rr_reg[6] is absorbed into DSP p_1_out.
DSP Report: register FILTER_Q/b0_PRE_FILT_SHAPE_r_reg[7] is absorbed into DSP p_1_out.
DSP Report: register FILTER_Q/b2_FILTER_MULT_GEN_P[6].b2_FILTER_MULT_GEN_COEFF[0].b2_mult_out_reg[6,0] is absorbed into DSP p_1_out.
DSP Report: register FILTER_Q/b1_pre_add_reg[6,0] is absorbed into DSP p_1_out.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: operator p_0_out is absorbed into DSP p_1_out.
DSP Report: operator FILTER_Q/b1_pre_add_reg[6,0]0 is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: PCIN+((D'+A'')*(B:0x3fff4))'.
DSP Report: register FILTER_Q/b0_PRE_FILT_SHAPE_rr_reg[4] is absorbed into DSP p_1_out.
DSP Report: register FILTER_Q/b0_PRE_FILT_SHAPE_r_reg[1] is absorbed into DSP p_1_out.
DSP Report: register FILTER_Q/b0_PRE_FILT_SHAPE_rr_reg[1] is absorbed into DSP p_1_out.
DSP Report: register FILTER_Q/b2_FILTER_MULT_GEN_P[6].b2_FILTER_MULT_GEN_COEFF[2].b2_mult_out_reg[6,2] is absorbed into DSP p_1_out.
DSP Report: register FILTER_Q/b1_pre_add_reg[6,2] is absorbed into DSP p_1_out.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: operator p_0_out is absorbed into DSP p_1_out.
DSP Report: operator FILTER_Q/b1_pre_add_reg[6,2]0 is absorbed into DSP p_1_out.
DSP Report: Generating DSP FILTER_Q/b3_OUTPUT_ADD_FG[6].b3_add_out1_reg[6], operation Mode is: (PCIN+((D'+A'')*(B:0x6))')'.
DSP Report: register FILTER_Q/b0_PRE_FILT_SHAPE_rr_reg[5] is absorbed into DSP FILTER_Q/b3_OUTPUT_ADD_FG[6].b3_add_out1_reg[6].
DSP Report: register FILTER_Q/b0_PRE_FILT_SHAPE_r_reg[0] is absorbed into DSP FILTER_Q/b3_OUTPUT_ADD_FG[6].b3_add_out1_reg[6].
DSP Report: register FILTER_Q/b0_PRE_FILT_SHAPE_rr_reg[0] is absorbed into DSP FILTER_Q/b3_OUTPUT_ADD_FG[6].b3_add_out1_reg[6].
DSP Report: register FILTER_Q/b3_OUTPUT_ADD_FG[6].b3_add_out1_reg[6] is absorbed into DSP FILTER_Q/b3_OUTPUT_ADD_FG[6].b3_add_out1_reg[6].
DSP Report: register FILTER_Q/b2_FILTER_MULT_GEN_P[6].b2_FILTER_MULT_GEN_COEFF[1].b2_mult_out_reg[6,1] is absorbed into DSP FILTER_Q/b3_OUTPUT_ADD_FG[6].b3_add_out1_reg[6].
DSP Report: register FILTER_Q/b1_pre_add_reg[6,1] is absorbed into DSP FILTER_Q/b3_OUTPUT_ADD_FG[6].b3_add_out1_reg[6].
DSP Report: operator p_1_out is absorbed into DSP FILTER_Q/b3_OUTPUT_ADD_FG[6].b3_add_out1_reg[6].
DSP Report: operator p_0_out is absorbed into DSP FILTER_Q/b3_OUTPUT_ADD_FG[6].b3_add_out1_reg[6].
DSP Report: operator FILTER_Q/b1_pre_add_reg[6,1]0 is absorbed into DSP FILTER_Q/b3_OUTPUT_ADD_FG[6].b3_add_out1_reg[6].
DSP Report: Generating DSP FILTER_Q/b2_FILTER_MULT_GEN_P[5].b2_FILTER_MULT_GEN_COEFF[3].b2_mult_out_reg[5,3], operation Mode is: ((D'+A'')*(B:0x28))'.
DSP Report: register FILTER_Q/b0_PRE_FILT_SHAPE_rr_reg[1] is absorbed into DSP FILTER_Q/b2_FILTER_MULT_GEN_P[5].b2_FILTER_MULT_GEN_COEFF[3].b2_mult_out_reg[5,3].
DSP Report: register FILTER_Q/b0_PRE_FILT_SHAPE_r_reg[2] is absorbed into DSP FILTER_Q/b2_FILTER_MULT_GEN_P[5].b2_FILTER_MULT_GEN_COEFF[3].b2_mult_out_reg[5,3].
DSP Report: register FILTER_Q/b0_PRE_FILT_SHAPE_rr_reg[2] is absorbed into DSP FILTER_Q/b2_FILTER_MULT_GEN_P[5].b2_FILTER_MULT_GEN_COEFF[3].b2_mult_out_reg[5,3].
DSP Report: register FILTER_Q/b2_FILTER_MULT_GEN_P[5].b2_FILTER_MULT_GEN_COEFF[3].b2_mult_out_reg[5,3] is absorbed into DSP FILTER_Q/b2_FILTER_MULT_GEN_P[5].b2_FILTER_MULT_GEN_COEFF[3].b2_mult_out_reg[5,3].
DSP Report: register FILTER_Q/b1_pre_add_reg[5,3] is absorbed into DSP FILTER_Q/b2_FILTER_MULT_GEN_P[5].b2_FILTER_MULT_GEN_COEFF[3].b2_mult_out_reg[5,3].
DSP Report: operator p_0_out is absorbed into DSP FILTER_Q/b2_FILTER_MULT_GEN_P[5].b2_FILTER_MULT_GEN_COEFF[3].b2_mult_out_reg[5,3].
DSP Report: operator FILTER_Q/b1_pre_add_reg[5,3]0 is absorbed into DSP FILTER_Q/b2_FILTER_MULT_GEN_P[5].b2_FILTER_MULT_GEN_COEFF[3].b2_mult_out_reg[5,3].
DSP Report: Generating DSP p_1_out, operation Mode is: PCIN+((D'+A2)*(B:0x3fffd))'.
DSP Report: register FILTER_Q/b0_PRE_FILT_SHAPE_r_reg[6] is absorbed into DSP p_1_out.
DSP Report: register FILTER_Q/b0_PRE_FILT_SHAPE_rr_reg[5] is absorbed into DSP p_1_out.
DSP Report: register FILTER_Q/b2_FILTER_MULT_GEN_P[5].b2_FILTER_MULT_GEN_COEFF[0].b2_mult_out_reg[5,0] is absorbed into DSP p_1_out.
DSP Report: register FILTER_Q/b1_pre_add_reg[5,0] is absorbed into DSP p_1_out.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: operator p_0_out is absorbed into DSP p_1_out.
DSP Report: operator FILTER_Q/b1_pre_add_reg[5,0]0 is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: PCIN+((D'+A'')*(B:0x3fff4))'.
DSP Report: register FILTER_Q/b0_PRE_FILT_SHAPE_r_reg[0] is absorbed into DSP p_1_out.
DSP Report: register FILTER_Q/b0_PRE_FILT_SHAPE_rr_reg[0] is absorbed into DSP p_1_out.
DSP Report: register FILTER_Q/b0_PRE_FILT_SHAPE_rr_reg[3] is absorbed into DSP p_1_out.
DSP Report: register FILTER_Q/b2_FILTER_MULT_GEN_P[5].b2_FILTER_MULT_GEN_COEFF[2].b2_mult_out_reg[5,2] is absorbed into DSP p_1_out.
DSP Report: register FILTER_Q/b1_pre_add_reg[5,2] is absorbed into DSP p_1_out.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: operator p_0_out is absorbed into DSP p_1_out.
DSP Report: operator FILTER_Q/b1_pre_add_reg[5,2]0 is absorbed into DSP p_1_out.
DSP Report: Generating DSP FILTER_Q/b3_OUTPUT_ADD_FG[5].b3_add_out1_reg[5], operation Mode is: (PCIN+((D'+A2)*(B:0x6))')'.
DSP Report: register FILTER_Q/b0_PRE_FILT_SHAPE_r_reg[7] is absorbed into DSP FILTER_Q/b3_OUTPUT_ADD_FG[5].b3_add_out1_reg[5].
DSP Report: register FILTER_Q/b0_PRE_FILT_SHAPE_rr_reg[4] is absorbed into DSP FILTER_Q/b3_OUTPUT_ADD_FG[5].b3_add_out1_reg[5].
DSP Report: register FILTER_Q/b3_OUTPUT_ADD_FG[5].b3_add_out1_reg[5] is absorbed into DSP FILTER_Q/b3_OUTPUT_ADD_FG[5].b3_add_out1_reg[5].
DSP Report: register FILTER_Q/b2_FILTER_MULT_GEN_P[5].b2_FILTER_MULT_GEN_COEFF[1].b2_mult_out_reg[5,1] is absorbed into DSP FILTER_Q/b3_OUTPUT_ADD_FG[5].b3_add_out1_reg[5].
DSP Report: register FILTER_Q/b1_pre_add_reg[5,1] is absorbed into DSP FILTER_Q/b3_OUTPUT_ADD_FG[5].b3_add_out1_reg[5].
DSP Report: operator p_1_out is absorbed into DSP FILTER_Q/b3_OUTPUT_ADD_FG[5].b3_add_out1_reg[5].
DSP Report: operator p_0_out is absorbed into DSP FILTER_Q/b3_OUTPUT_ADD_FG[5].b3_add_out1_reg[5].
DSP Report: operator FILTER_Q/b1_pre_add_reg[5,1]0 is absorbed into DSP FILTER_Q/b3_OUTPUT_ADD_FG[5].b3_add_out1_reg[5].
DSP Report: Generating DSP FILTER_Q/b2_FILTER_MULT_GEN_P[4].b2_FILTER_MULT_GEN_COEFF[3].b2_mult_out_reg[4,3], operation Mode is: ((D'+A'')*(B:0x28))'.
DSP Report: register FILTER_Q/b0_PRE_FILT_SHAPE_r_reg[0] is absorbed into DSP FILTER_Q/b2_FILTER_MULT_GEN_P[4].b2_FILTER_MULT_GEN_COEFF[3].b2_mult_out_reg[4,3].
DSP Report: register FILTER_Q/b0_PRE_FILT_SHAPE_rr_reg[0] is absorbed into DSP FILTER_Q/b2_FILTER_MULT_GEN_P[4].b2_FILTER_MULT_GEN_COEFF[3].b2_mult_out_reg[4,3].
DSP Report: register FILTER_Q/b0_PRE_FILT_SHAPE_rr_reg[1] is absorbed into DSP FILTER_Q/b2_FILTER_MULT_GEN_P[4].b2_FILTER_MULT_GEN_COEFF[3].b2_mult_out_reg[4,3].
DSP Report: register FILTER_Q/b2_FILTER_MULT_GEN_P[4].b2_FILTER_MULT_GEN_COEFF[3].b2_mult_out_reg[4,3] is absorbed into DSP FILTER_Q/b2_FILTER_MULT_GEN_P[4].b2_FILTER_MULT_GEN_COEFF[3].b2_mult_out_reg[4,3].
DSP Report: register FILTER_Q/b1_pre_add_reg[4,3] is absorbed into DSP FILTER_Q/b2_FILTER_MULT_GEN_P[4].b2_FILTER_MULT_GEN_COEFF[3].b2_mult_out_reg[4,3].
DSP Report: operator p_0_out is absorbed into DSP FILTER_Q/b2_FILTER_MULT_GEN_P[4].b2_FILTER_MULT_GEN_COEFF[3].b2_mult_out_reg[4,3].
DSP Report: operator FILTER_Q/b1_pre_add_reg[4,3]0 is absorbed into DSP FILTER_Q/b2_FILTER_MULT_GEN_P[4].b2_FILTER_MULT_GEN_COEFF[3].b2_mult_out_reg[4,3].
DSP Report: Generating DSP p_1_out, operation Mode is: PCIN+((D'+A2)*(B:0x3fffd))'.
DSP Report: register FILTER_Q/b0_PRE_FILT_SHAPE_rr_reg[4] is absorbed into DSP p_1_out.
DSP Report: register FILTER_Q/b0_PRE_FILT_SHAPE_r_reg[5] is absorbed into DSP p_1_out.
DSP Report: register FILTER_Q/b2_FILTER_MULT_GEN_P[4].b2_FILTER_MULT_GEN_COEFF[0].b2_mult_out_reg[4,0] is absorbed into DSP p_1_out.
DSP Report: register FILTER_Q/b1_pre_add_reg[4,0] is absorbed into DSP p_1_out.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: operator p_0_out is absorbed into DSP p_1_out.
DSP Report: operator FILTER_Q/b1_pre_add_reg[4,0]0 is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: PCIN+((D'+A'')*(B:0x3fff4))'.
DSP Report: register FILTER_Q/b0_PRE_FILT_SHAPE_r_reg[7] is absorbed into DSP p_1_out.
DSP Report: register FILTER_Q/b0_PRE_FILT_SHAPE_r_reg[2] is absorbed into DSP p_1_out.
DSP Report: register FILTER_Q/b0_PRE_FILT_SHAPE_rr_reg[2] is absorbed into DSP p_1_out.
DSP Report: register FILTER_Q/b2_FILTER_MULT_GEN_P[4].b2_FILTER_MULT_GEN_COEFF[2].b2_mult_out_reg[4,2] is absorbed into DSP p_1_out.
DSP Report: register FILTER_Q/b1_pre_add_reg[4,2] is absorbed into DSP p_1_out.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: operator p_0_out is absorbed into DSP p_1_out.
DSP Report: operator FILTER_Q/b1_pre_add_reg[4,2]0 is absorbed into DSP p_1_out.
DSP Report: Generating DSP FILTER_Q/b3_OUTPUT_ADD_FG[4].b3_add_out1_reg[4], operation Mode is: (PCIN+((D'+A2)*(B:0x6))')'.
DSP Report: register FILTER_Q/b0_PRE_FILT_SHAPE_rr_reg[3] is absorbed into DSP FILTER_Q/b3_OUTPUT_ADD_FG[4].b3_add_out1_reg[4].
DSP Report: register FILTER_Q/b0_PRE_FILT_SHAPE_r_reg[6] is absorbed into DSP FILTER_Q/b3_OUTPUT_ADD_FG[4].b3_add_out1_reg[4].
DSP Report: register FILTER_Q/b3_OUTPUT_ADD_FG[4].b3_add_out1_reg[4] is absorbed into DSP FILTER_Q/b3_OUTPUT_ADD_FG[4].b3_add_out1_reg[4].
DSP Report: register FILTER_Q/b2_FILTER_MULT_GEN_P[4].b2_FILTER_MULT_GEN_COEFF[1].b2_mult_out_reg[4,1] is absorbed into DSP FILTER_Q/b3_OUTPUT_ADD_FG[4].b3_add_out1_reg[4].
DSP Report: register FILTER_Q/b1_pre_add_reg[4,1] is absorbed into DSP FILTER_Q/b3_OUTPUT_ADD_FG[4].b3_add_out1_reg[4].
DSP Report: operator p_1_out is absorbed into DSP FILTER_Q/b3_OUTPUT_ADD_FG[4].b3_add_out1_reg[4].
DSP Report: operator p_0_out is absorbed into DSP FILTER_Q/b3_OUTPUT_ADD_FG[4].b3_add_out1_reg[4].
DSP Report: operator FILTER_Q/b1_pre_add_reg[4,1]0 is absorbed into DSP FILTER_Q/b3_OUTPUT_ADD_FG[4].b3_add_out1_reg[4].
DSP Report: Generating DSP FILTER_Q/b2_FILTER_MULT_GEN_P[3].b2_FILTER_MULT_GEN_COEFF[3].b2_mult_out_reg[3,3], operation Mode is: ((D'+A'')*(B:0x28))'.
DSP Report: register FILTER_Q/b0_PRE_FILT_SHAPE_r_reg[7] is absorbed into DSP FILTER_Q/b2_FILTER_MULT_GEN_P[3].b2_FILTER_MULT_GEN_COEFF[3].b2_mult_out_reg[3,3].
DSP Report: register FILTER_Q/b0_PRE_FILT_SHAPE_r_reg[0] is absorbed into DSP FILTER_Q/b2_FILTER_MULT_GEN_P[3].b2_FILTER_MULT_GEN_COEFF[3].b2_mult_out_reg[3,3].
DSP Report: register FILTER_Q/b0_PRE_FILT_SHAPE_rr_reg[0] is absorbed into DSP FILTER_Q/b2_FILTER_MULT_GEN_P[3].b2_FILTER_MULT_GEN_COEFF[3].b2_mult_out_reg[3,3].
DSP Report: register FILTER_Q/b2_FILTER_MULT_GEN_P[3].b2_FILTER_MULT_GEN_COEFF[3].b2_mult_out_reg[3,3] is absorbed into DSP FILTER_Q/b2_FILTER_MULT_GEN_P[3].b2_FILTER_MULT_GEN_COEFF[3].b2_mult_out_reg[3,3].
DSP Report: register FILTER_Q/b1_pre_add_reg[3,3] is absorbed into DSP FILTER_Q/b2_FILTER_MULT_GEN_P[3].b2_FILTER_MULT_GEN_COEFF[3].b2_mult_out_reg[3,3].
DSP Report: operator p_0_out is absorbed into DSP FILTER_Q/b2_FILTER_MULT_GEN_P[3].b2_FILTER_MULT_GEN_COEFF[3].b2_mult_out_reg[3,3].
DSP Report: operator FILTER_Q/b1_pre_add_reg[3,3]0 is absorbed into DSP FILTER_Q/b2_FILTER_MULT_GEN_P[3].b2_FILTER_MULT_GEN_COEFF[3].b2_mult_out_reg[3,3].
DSP Report: Generating DSP p_1_out, operation Mode is: PCIN+((D'+A2)*(B:0x3fffd))'.
DSP Report: register FILTER_Q/b0_PRE_FILT_SHAPE_rr_reg[3] is absorbed into DSP p_1_out.
DSP Report: register FILTER_Q/b0_PRE_FILT_SHAPE_r_reg[4] is absorbed into DSP p_1_out.
DSP Report: register FILTER_Q/b2_FILTER_MULT_GEN_P[3].b2_FILTER_MULT_GEN_COEFF[0].b2_mult_out_reg[3,0] is absorbed into DSP p_1_out.
DSP Report: register FILTER_Q/b1_pre_add_reg[3,0] is absorbed into DSP p_1_out.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: operator p_0_out is absorbed into DSP p_1_out.
DSP Report: operator FILTER_Q/b1_pre_add_reg[3,0]0 is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: PCIN+((D'+A2)*(B:0x3fff4))'.
DSP Report: register FILTER_Q/b0_PRE_FILT_SHAPE_r_reg[6] is absorbed into DSP p_1_out.
DSP Report: register FILTER_Q/b0_PRE_FILT_SHAPE_rr_reg[1] is absorbed into DSP p_1_out.
DSP Report: register FILTER_Q/b2_FILTER_MULT_GEN_P[3].b2_FILTER_MULT_GEN_COEFF[2].b2_mult_out_reg[3,2] is absorbed into DSP p_1_out.
DSP Report: register FILTER_Q/b1_pre_add_reg[3,2] is absorbed into DSP p_1_out.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: operator p_0_out is absorbed into DSP p_1_out.
DSP Report: operator FILTER_Q/b1_pre_add_reg[3,2]0 is absorbed into DSP p_1_out.
DSP Report: Generating DSP FILTER_Q/b3_OUTPUT_ADD_FG[3].b3_add_out1_reg[3], operation Mode is: (PCIN+((D'+A'')*(B:0x6))')'.
DSP Report: register FILTER_Q/b0_PRE_FILT_SHAPE_r_reg[5] is absorbed into DSP FILTER_Q/b3_OUTPUT_ADD_FG[3].b3_add_out1_reg[3].
DSP Report: register FILTER_Q/b0_PRE_FILT_SHAPE_r_reg[2] is absorbed into DSP FILTER_Q/b3_OUTPUT_ADD_FG[3].b3_add_out1_reg[3].
DSP Report: register FILTER_Q/b0_PRE_FILT_SHAPE_rr_reg[2] is absorbed into DSP FILTER_Q/b3_OUTPUT_ADD_FG[3].b3_add_out1_reg[3].
DSP Report: register FILTER_Q/b3_OUTPUT_ADD_FG[3].b3_add_out1_reg[3] is absorbed into DSP FILTER_Q/b3_OUTPUT_ADD_FG[3].b3_add_out1_reg[3].
DSP Report: register FILTER_Q/b2_FILTER_MULT_GEN_P[3].b2_FILTER_MULT_GEN_COEFF[1].b2_mult_out_reg[3,1] is absorbed into DSP FILTER_Q/b3_OUTPUT_ADD_FG[3].b3_add_out1_reg[3].
DSP Report: register FILTER_Q/b1_pre_add_reg[3,1] is absorbed into DSP FILTER_Q/b3_OUTPUT_ADD_FG[3].b3_add_out1_reg[3].
DSP Report: operator p_1_out is absorbed into DSP FILTER_Q/b3_OUTPUT_ADD_FG[3].b3_add_out1_reg[3].
DSP Report: operator p_0_out is absorbed into DSP FILTER_Q/b3_OUTPUT_ADD_FG[3].b3_add_out1_reg[3].
DSP Report: operator FILTER_Q/b1_pre_add_reg[3,1]0 is absorbed into DSP FILTER_Q/b3_OUTPUT_ADD_FG[3].b3_add_out1_reg[3].
DSP Report: Generating DSP FILTER_Q/b2_FILTER_MULT_GEN_P[2].b2_FILTER_MULT_GEN_COEFF[3].b2_mult_out_reg[2,3], operation Mode is: ((D'+A2)*(B:0x28))'.
DSP Report: register FILTER_Q/b0_PRE_FILT_SHAPE_r_reg[6] is absorbed into DSP FILTER_Q/b2_FILTER_MULT_GEN_P[2].b2_FILTER_MULT_GEN_COEFF[3].b2_mult_out_reg[2,3].
DSP Report: register FILTER_Q/b0_PRE_FILT_SHAPE_r_reg[7] is absorbed into DSP FILTER_Q/b2_FILTER_MULT_GEN_P[2].b2_FILTER_MULT_GEN_COEFF[3].b2_mult_out_reg[2,3].
DSP Report: register FILTER_Q/b2_FILTER_MULT_GEN_P[2].b2_FILTER_MULT_GEN_COEFF[3].b2_mult_out_reg[2,3] is absorbed into DSP FILTER_Q/b2_FILTER_MULT_GEN_P[2].b2_FILTER_MULT_GEN_COEFF[3].b2_mult_out_reg[2,3].
DSP Report: register FILTER_Q/b1_pre_add_reg[2,3] is absorbed into DSP FILTER_Q/b2_FILTER_MULT_GEN_P[2].b2_FILTER_MULT_GEN_COEFF[3].b2_mult_out_reg[2,3].
DSP Report: operator p_0_out is absorbed into DSP FILTER_Q/b2_FILTER_MULT_GEN_P[2].b2_FILTER_MULT_GEN_COEFF[3].b2_mult_out_reg[2,3].
DSP Report: operator FILTER_Q/b1_pre_add_reg[2,3]0 is absorbed into DSP FILTER_Q/b2_FILTER_MULT_GEN_P[2].b2_FILTER_MULT_GEN_COEFF[3].b2_mult_out_reg[2,3].
DSP Report: Generating DSP p_1_out, operation Mode is: PCIN+((D'+A'')*(B:0x3fffd))'.
DSP Report: register FILTER_Q/b0_PRE_FILT_SHAPE_r_reg[3] is absorbed into DSP p_1_out.
DSP Report: register FILTER_Q/b0_PRE_FILT_SHAPE_r_reg[2] is absorbed into DSP p_1_out.
DSP Report: register FILTER_Q/b0_PRE_FILT_SHAPE_rr_reg[2] is absorbed into DSP p_1_out.
DSP Report: register FILTER_Q/b2_FILTER_MULT_GEN_P[2].b2_FILTER_MULT_GEN_COEFF[0].b2_mult_out_reg[2,0] is absorbed into DSP p_1_out.
DSP Report: register FILTER_Q/b1_pre_add_reg[2,0] is absorbed into DSP p_1_out.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: operator p_0_out is absorbed into DSP p_1_out.
DSP Report: operator FILTER_Q/b1_pre_add_reg[2,0]0 is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: PCIN+((D'+A2)*(B:0x3fff4))'.
DSP Report: register FILTER_Q/b0_PRE_FILT_SHAPE_rr_reg[0] is absorbed into DSP p_1_out.
DSP Report: register FILTER_Q/b0_PRE_FILT_SHAPE_r_reg[5] is absorbed into DSP p_1_out.
DSP Report: register FILTER_Q/b2_FILTER_MULT_GEN_P[2].b2_FILTER_MULT_GEN_COEFF[2].b2_mult_out_reg[2,2] is absorbed into DSP p_1_out.
DSP Report: register FILTER_Q/b1_pre_add_reg[2,2] is absorbed into DSP p_1_out.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: operator p_0_out is absorbed into DSP p_1_out.
DSP Report: operator FILTER_Q/b1_pre_add_reg[2,2]0 is absorbed into DSP p_1_out.
DSP Report: Generating DSP FILTER_Q/b3_OUTPUT_ADD_FG[2].b3_add_out1_reg[2], operation Mode is: (PCIN+((D'+A2)*(B:0x6))')'.
DSP Report: register FILTER_Q/b0_PRE_FILT_SHAPE_rr_reg[1] is absorbed into DSP FILTER_Q/b3_OUTPUT_ADD_FG[2].b3_add_out1_reg[2].
DSP Report: register FILTER_Q/b0_PRE_FILT_SHAPE_r_reg[4] is absorbed into DSP FILTER_Q/b3_OUTPUT_ADD_FG[2].b3_add_out1_reg[2].
DSP Report: register FILTER_Q/b3_OUTPUT_ADD_FG[2].b3_add_out1_reg[2] is absorbed into DSP FILTER_Q/b3_OUTPUT_ADD_FG[2].b3_add_out1_reg[2].
DSP Report: register FILTER_Q/b2_FILTER_MULT_GEN_P[2].b2_FILTER_MULT_GEN_COEFF[1].b2_mult_out_reg[2,1] is absorbed into DSP FILTER_Q/b3_OUTPUT_ADD_FG[2].b3_add_out1_reg[2].
DSP Report: register FILTER_Q/b1_pre_add_reg[2,1] is absorbed into DSP FILTER_Q/b3_OUTPUT_ADD_FG[2].b3_add_out1_reg[2].
DSP Report: operator p_1_out is absorbed into DSP FILTER_Q/b3_OUTPUT_ADD_FG[2].b3_add_out1_reg[2].
DSP Report: operator p_0_out is absorbed into DSP FILTER_Q/b3_OUTPUT_ADD_FG[2].b3_add_out1_reg[2].
DSP Report: operator FILTER_Q/b1_pre_add_reg[2,1]0 is absorbed into DSP FILTER_Q/b3_OUTPUT_ADD_FG[2].b3_add_out1_reg[2].
DSP Report: Generating DSP FILTER_Q/b2_FILTER_MULT_GEN_P[1].b2_FILTER_MULT_GEN_COEFF[3].b2_mult_out_reg[1,3], operation Mode is: ((D'+A2)*(B:0x28))'.
DSP Report: register FILTER_Q/b0_PRE_FILT_SHAPE_r_reg[5] is absorbed into DSP FILTER_Q/b2_FILTER_MULT_GEN_P[1].b2_FILTER_MULT_GEN_COEFF[3].b2_mult_out_reg[1,3].
DSP Report: register FILTER_Q/b0_PRE_FILT_SHAPE_r_reg[6] is absorbed into DSP FILTER_Q/b2_FILTER_MULT_GEN_P[1].b2_FILTER_MULT_GEN_COEFF[3].b2_mult_out_reg[1,3].
DSP Report: register FILTER_Q/b2_FILTER_MULT_GEN_P[1].b2_FILTER_MULT_GEN_COEFF[3].b2_mult_out_reg[1,3] is absorbed into DSP FILTER_Q/b2_FILTER_MULT_GEN_P[1].b2_FILTER_MULT_GEN_COEFF[3].b2_mult_out_reg[1,3].
DSP Report: register FILTER_Q/b1_pre_add_reg[1,3] is absorbed into DSP FILTER_Q/b2_FILTER_MULT_GEN_P[1].b2_FILTER_MULT_GEN_COEFF[3].b2_mult_out_reg[1,3].
DSP Report: operator p_0_out is absorbed into DSP FILTER_Q/b2_FILTER_MULT_GEN_P[1].b2_FILTER_MULT_GEN_COEFF[3].b2_mult_out_reg[1,3].
DSP Report: operator FILTER_Q/b1_pre_add_reg[1,3]0 is absorbed into DSP FILTER_Q/b2_FILTER_MULT_GEN_P[1].b2_FILTER_MULT_GEN_COEFF[3].b2_mult_out_reg[1,3].
DSP Report: Generating DSP p_1_out, operation Mode is: PCIN+((D'+A2)*(B:0x3fffd))'.
DSP Report: register FILTER_Q/b0_PRE_FILT_SHAPE_r_reg[2] is absorbed into DSP p_1_out.
DSP Report: register FILTER_Q/b0_PRE_FILT_SHAPE_rr_reg[1] is absorbed into DSP p_1_out.
DSP Report: register FILTER_Q/b2_FILTER_MULT_GEN_P[1].b2_FILTER_MULT_GEN_COEFF[0].b2_mult_out_reg[1,0] is absorbed into DSP p_1_out.
DSP Report: register FILTER_Q/b1_pre_add_reg[1,0] is absorbed into DSP p_1_out.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: operator p_0_out is absorbed into DSP p_1_out.
DSP Report: operator FILTER_Q/b1_pre_add_reg[1,0]0 is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: PCIN+((D'+A2)*(B:0x3fff4))'.
DSP Report: register FILTER_Q/b0_PRE_FILT_SHAPE_r_reg[7] is absorbed into DSP p_1_out.
DSP Report: register FILTER_Q/b0_PRE_FILT_SHAPE_r_reg[4] is absorbed into DSP p_1_out.
DSP Report: register FILTER_Q/b2_FILTER_MULT_GEN_P[1].b2_FILTER_MULT_GEN_COEFF[2].b2_mult_out_reg[1,2] is absorbed into DSP p_1_out.
DSP Report: register FILTER_Q/b1_pre_add_reg[1,2] is absorbed into DSP p_1_out.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: operator p_0_out is absorbed into DSP p_1_out.
DSP Report: operator FILTER_Q/b1_pre_add_reg[1,2]0 is absorbed into DSP p_1_out.
DSP Report: Generating DSP FILTER_Q/b3_OUTPUT_ADD_FG[1].b3_add_out1_reg[1], operation Mode is: (PCIN+((D'+A2)*(B:0x6))')'.
DSP Report: register FILTER_Q/b0_PRE_FILT_SHAPE_r_reg[3] is absorbed into DSP FILTER_Q/b3_OUTPUT_ADD_FG[1].b3_add_out1_reg[1].
DSP Report: register FILTER_Q/b0_PRE_FILT_SHAPE_rr_reg[0] is absorbed into DSP FILTER_Q/b3_OUTPUT_ADD_FG[1].b3_add_out1_reg[1].
DSP Report: register FILTER_Q/b3_OUTPUT_ADD_FG[1].b3_add_out1_reg[1] is absorbed into DSP FILTER_Q/b3_OUTPUT_ADD_FG[1].b3_add_out1_reg[1].
DSP Report: register FILTER_Q/b2_FILTER_MULT_GEN_P[1].b2_FILTER_MULT_GEN_COEFF[1].b2_mult_out_reg[1,1] is absorbed into DSP FILTER_Q/b3_OUTPUT_ADD_FG[1].b3_add_out1_reg[1].
DSP Report: register FILTER_Q/b1_pre_add_reg[1,1] is absorbed into DSP FILTER_Q/b3_OUTPUT_ADD_FG[1].b3_add_out1_reg[1].
DSP Report: operator p_1_out is absorbed into DSP FILTER_Q/b3_OUTPUT_ADD_FG[1].b3_add_out1_reg[1].
DSP Report: operator p_0_out is absorbed into DSP FILTER_Q/b3_OUTPUT_ADD_FG[1].b3_add_out1_reg[1].
DSP Report: operator FILTER_Q/b1_pre_add_reg[1,1]0 is absorbed into DSP FILTER_Q/b3_OUTPUT_ADD_FG[1].b3_add_out1_reg[1].
DSP Report: Generating DSP FILTER_Q/b2_FILTER_MULT_GEN_P[0].b2_FILTER_MULT_GEN_COEFF[3].b2_mult_out_reg[0,3], operation Mode is: ((D'+A2)*(B:0x28))'.
DSP Report: register FILTER_Q/b0_PRE_FILT_SHAPE_r_reg[4] is absorbed into DSP FILTER_Q/b2_FILTER_MULT_GEN_P[0].b2_FILTER_MULT_GEN_COEFF[3].b2_mult_out_reg[0,3].
DSP Report: register FILTER_Q/b0_PRE_FILT_SHAPE_r_reg[5] is absorbed into DSP FILTER_Q/b2_FILTER_MULT_GEN_P[0].b2_FILTER_MULT_GEN_COEFF[3].b2_mult_out_reg[0,3].
DSP Report: register FILTER_Q/b2_FILTER_MULT_GEN_P[0].b2_FILTER_MULT_GEN_COEFF[3].b2_mult_out_reg[0,3] is absorbed into DSP FILTER_Q/b2_FILTER_MULT_GEN_P[0].b2_FILTER_MULT_GEN_COEFF[3].b2_mult_out_reg[0,3].
DSP Report: register FILTER_Q/b1_pre_add_reg[0,3] is absorbed into DSP FILTER_Q/b2_FILTER_MULT_GEN_P[0].b2_FILTER_MULT_GEN_COEFF[3].b2_mult_out_reg[0,3].
DSP Report: operator p_0_out is absorbed into DSP FILTER_Q/b2_FILTER_MULT_GEN_P[0].b2_FILTER_MULT_GEN_COEFF[3].b2_mult_out_reg[0,3].
DSP Report: operator FILTER_Q/b1_pre_add_reg[0,3]0 is absorbed into DSP FILTER_Q/b2_FILTER_MULT_GEN_P[0].b2_FILTER_MULT_GEN_COEFF[3].b2_mult_out_reg[0,3].
DSP Report: Generating DSP p_1_out, operation Mode is: PCIN+((D'+A'')*(B:0x3fffd))'.
DSP Report: register FILTER_Q/b0_PRE_FILT_SHAPE_r_reg[1] is absorbed into DSP p_1_out.
DSP Report: register FILTER_Q/b0_PRE_FILT_SHAPE_r_reg[0] is absorbed into DSP p_1_out.
DSP Report: register FILTER_Q/b0_PRE_FILT_SHAPE_rr_reg[0] is absorbed into DSP p_1_out.
DSP Report: register FILTER_Q/b2_FILTER_MULT_GEN_P[0].b2_FILTER_MULT_GEN_COEFF[0].b2_mult_out_reg[0,0] is absorbed into DSP p_1_out.
DSP Report: register FILTER_Q/b1_pre_add_reg[0,0] is absorbed into DSP p_1_out.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: operator p_0_out is absorbed into DSP p_1_out.
DSP Report: operator FILTER_Q/b1_pre_add_reg[0,0]0 is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: PCIN+((D'+A2)*(B:0x3fff4))'.
DSP Report: register FILTER_Q/b0_PRE_FILT_SHAPE_r_reg[3] is absorbed into DSP p_1_out.
DSP Report: register FILTER_Q/b0_PRE_FILT_SHAPE_r_reg[6] is absorbed into DSP p_1_out.
DSP Report: register FILTER_Q/b2_FILTER_MULT_GEN_P[0].b2_FILTER_MULT_GEN_COEFF[2].b2_mult_out_reg[0,2] is absorbed into DSP p_1_out.
DSP Report: register FILTER_Q/b1_pre_add_reg[0,2] is absorbed into DSP p_1_out.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: operator p_0_out is absorbed into DSP p_1_out.
DSP Report: operator FILTER_Q/b1_pre_add_reg[0,2]0 is absorbed into DSP p_1_out.
DSP Report: Generating DSP FILTER_Q/b3_OUTPUT_ADD_FG[0].b3_add_out1_reg[0], operation Mode is: (PCIN+((D'+A2)*(B:0x6))')'.
DSP Report: register FILTER_Q/b0_PRE_FILT_SHAPE_r_reg[2] is absorbed into DSP FILTER_Q/b3_OUTPUT_ADD_FG[0].b3_add_out1_reg[0].
DSP Report: register FILTER_Q/b0_PRE_FILT_SHAPE_r_reg[7] is absorbed into DSP FILTER_Q/b3_OUTPUT_ADD_FG[0].b3_add_out1_reg[0].
DSP Report: register FILTER_Q/b3_OUTPUT_ADD_FG[0].b3_add_out1_reg[0] is absorbed into DSP FILTER_Q/b3_OUTPUT_ADD_FG[0].b3_add_out1_reg[0].
DSP Report: register FILTER_Q/b2_FILTER_MULT_GEN_P[0].b2_FILTER_MULT_GEN_COEFF[1].b2_mult_out_reg[0,1] is absorbed into DSP FILTER_Q/b3_OUTPUT_ADD_FG[0].b3_add_out1_reg[0].
DSP Report: register FILTER_Q/b1_pre_add_reg[0,1] is absorbed into DSP FILTER_Q/b3_OUTPUT_ADD_FG[0].b3_add_out1_reg[0].
DSP Report: operator p_1_out is absorbed into DSP FILTER_Q/b3_OUTPUT_ADD_FG[0].b3_add_out1_reg[0].
DSP Report: operator p_0_out is absorbed into DSP FILTER_Q/b3_OUTPUT_ADD_FG[0].b3_add_out1_reg[0].
DSP Report: operator FILTER_Q/b1_pre_add_reg[0,1]0 is absorbed into DSP FILTER_Q/b3_OUTPUT_ADD_FG[0].b3_add_out1_reg[0].
INFO: [Synth 8-6904] The RAM "U0/\TX_BLOCK_AP_v3_inst/b0/b1_CDC_FIFO /\inst/gen_fifo.xpm_fifo_axis_inst /xpm_fifo_base_inst/\gen_sdpram.xpm_memory_base_inst /gen_wr_a.gen_word_narrow.mem_reg" of size (depth=16 x width=324) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-5784] Optimized 35 bits of RAM "gen_wr_a.gen_word_narrow.mem_reg" due to constant propagation. Old ram width 324 bits, new ram width 289 bits.
INFO: [Synth 8-6794] RAM ("U0/\TX_BLOCK_AP_v3_inst/b0/b3_DATA_FIFO /\inst/gen_fifo.xpm_fifo_axis_inst /xpm_fifo_base_inst/\gen_sdpram.xpm_memory_base_inst /gen_wr_a.gen_word_narrow.mem_reg") will be automatically implemented using URAM. 
INFO: [Synth 8-6794] RAM ("U0/\TX_BLOCK_AP_v3_inst/b0/b3_DATA_FIFO /\inst/gen_fifo.xpm_fifo_axis_inst /xpm_fifo_base_inst/\gen_sdpram.xpm_memory_base_inst /gen_wr_a.gen_word_narrow.mem_reg") will be automatically implemented using URAM. 
INFO: [Synth 8-6794] RAM ("U0/\TX_BLOCK_AP_v3_inst/b0/b3_DATA_FIFO /\inst/gen_fifo.xpm_fifo_axis_inst /xpm_fifo_base_inst/\gen_sdpram.xpm_memory_base_inst /gen_wr_a.gen_word_narrow.mem_reg") will be automatically implemented using URAM. 
INFO: [Synth 8-5780] Default cascade height of 8 will be used for URAM '"U0/\TX_BLOCK_AP_v3_inst/b0/b3_DATA_FIFO /\inst/gen_fifo.xpm_fifo_axis_inst /xpm_fifo_base_inst/\gen_sdpram.xpm_memory_base_inst /gen_wr_a.gen_word_narrow.mem_reg"'.
INFO: [Synth 8-6794] RAM ("U0/\TX_BLOCK_AP_v3_inst/b0/b3_DATA_FIFO /\inst/gen_fifo.xpm_fifo_axis_inst /xpm_fifo_base_inst/\gen_sdpram.xpm_memory_base_inst /gen_wr_a.gen_word_narrow.mem_reg") will be automatically implemented using URAM. 
INFO: [Synth 8-6794] RAM ("U0/\TX_BLOCK_AP_v3_inst/b0/b3_DATA_FIFO /\inst/gen_fifo.xpm_fifo_axis_inst /xpm_fifo_base_inst/\gen_sdpram.xpm_memory_base_inst /gen_wr_a.gen_word_narrow.mem_reg") will be automatically implemented using URAM. 
INFO: [Synth 8-6794] RAM ("U0/\TX_BLOCK_AP_v3_inst/b0/b3_DATA_FIFO /\inst/gen_fifo.xpm_fifo_axis_inst /xpm_fifo_base_inst/\gen_sdpram.xpm_memory_base_inst /gen_wr_a.gen_word_narrow.mem_reg") will be automatically implemented using URAM. 
INFO: [Synth 8-5780] Default cascade height of 8 will be used for URAM '"U0/\TX_BLOCK_AP_v3_inst/b0/b3_DATA_FIFO /\inst/gen_fifo.xpm_fifo_axis_inst /xpm_fifo_base_inst/\gen_sdpram.xpm_memory_base_inst /gen_wr_a.gen_word_narrow.mem_reg"'.
INFO: [Synth 8-3333] propagating constant 1 across sequential element (U0/\TX_BLOCK_AP_v3_inst/FILTER_I/b0_valid_reg )
INFO: [Synth 8-3886] merging instance 'U0/TX_BLOCK_AP_v3_inst/b1_data_reg[192]' (FDRE) to 'U0/TX_BLOCK_AP_v3_inst/FILTER_Q/b3_OUTPUT_ADD_FG[2].b3_add_out1_reg[2]__14'
INFO: [Synth 8-3886] merging instance 'U0/TX_BLOCK_AP_v3_inst/b1_data_reg[193]' (FDRE) to 'U0/TX_BLOCK_AP_v3_inst/FILTER_Q/b3_OUTPUT_ADD_FG[2].b3_add_out1_reg[2]__13'
INFO: [Synth 8-3886] merging instance 'U0/TX_BLOCK_AP_v3_inst/b1_data_reg[194]' (FDRE) to 'U0/TX_BLOCK_AP_v3_inst/FILTER_Q/b3_OUTPUT_ADD_FG[2].b3_add_out1_reg[2]__12'
INFO: [Synth 8-3886] merging instance 'U0/TX_BLOCK_AP_v3_inst/b1_data_reg[195]' (FDRE) to 'U0/TX_BLOCK_AP_v3_inst/FILTER_Q/b3_OUTPUT_ADD_FG[2].b3_add_out1_reg[2]__11'
INFO: [Synth 8-3886] merging instance 'U0/TX_BLOCK_AP_v3_inst/b1_data_reg[196]' (FDRE) to 'U0/TX_BLOCK_AP_v3_inst/FILTER_Q/b3_OUTPUT_ADD_FG[2].b3_add_out1_reg[2]__10'
INFO: [Synth 8-3886] merging instance 'U0/TX_BLOCK_AP_v3_inst/b1_data_reg[197]' (FDRE) to 'U0/TX_BLOCK_AP_v3_inst/FILTER_Q/b3_OUTPUT_ADD_FG[2].b3_add_out1_reg[2]__9'
INFO: [Synth 8-3886] merging instance 'U0/TX_BLOCK_AP_v3_inst/b1_data_reg[198]' (FDRE) to 'U0/TX_BLOCK_AP_v3_inst/FILTER_Q/b3_OUTPUT_ADD_FG[2].b3_add_out1_reg[2]__8'
INFO: [Synth 8-3886] merging instance 'U0/TX_BLOCK_AP_v3_inst/b1_data_reg[199]' (FDRE) to 'U0/TX_BLOCK_AP_v3_inst/FILTER_Q/b3_OUTPUT_ADD_FG[2].b3_add_out1_reg[2]__7'
INFO: [Synth 8-3886] merging instance 'U0/TX_BLOCK_AP_v3_inst/b1_data_reg[200]' (FDRE) to 'U0/TX_BLOCK_AP_v3_inst/FILTER_Q/b3_OUTPUT_ADD_FG[2].b3_add_out1_reg[2]__6'
INFO: [Synth 8-3886] merging instance 'U0/TX_BLOCK_AP_v3_inst/b1_data_reg[201]' (FDRE) to 'U0/TX_BLOCK_AP_v3_inst/FILTER_Q/b3_OUTPUT_ADD_FG[2].b3_add_out1_reg[2]__5'
INFO: [Synth 8-3886] merging instance 'U0/TX_BLOCK_AP_v3_inst/b1_data_reg[202]' (FDRE) to 'U0/TX_BLOCK_AP_v3_inst/FILTER_Q/b3_OUTPUT_ADD_FG[2].b3_add_out1_reg[2]__4'
INFO: [Synth 8-3886] merging instance 'U0/TX_BLOCK_AP_v3_inst/b1_data_reg[203]' (FDRE) to 'U0/TX_BLOCK_AP_v3_inst/FILTER_Q/b3_OUTPUT_ADD_FG[2].b3_add_out1_reg[2]__3'
INFO: [Synth 8-3886] merging instance 'U0/TX_BLOCK_AP_v3_inst/b1_data_reg[204]' (FDRE) to 'U0/TX_BLOCK_AP_v3_inst/FILTER_Q/b3_OUTPUT_ADD_FG[2].b3_add_out1_reg[2]__2'
INFO: [Synth 8-3886] merging instance 'U0/TX_BLOCK_AP_v3_inst/b1_data_reg[205]' (FDRE) to 'U0/TX_BLOCK_AP_v3_inst/FILTER_Q/b3_OUTPUT_ADD_FG[2].b3_add_out1_reg[2]__1'
INFO: [Synth 8-3886] merging instance 'U0/TX_BLOCK_AP_v3_inst/b1_data_reg[206]' (FDRE) to 'U0/TX_BLOCK_AP_v3_inst/FILTER_Q/b3_OUTPUT_ADD_FG[2].b3_add_out1_reg[2]__0'
INFO: [Synth 8-3886] merging instance 'U0/TX_BLOCK_AP_v3_inst/b1_data_reg[207]' (FDRE) to 'U0/TX_BLOCK_AP_v3_inst/FILTER_Q/b3_OUTPUT_ADD_FG[2].b3_add_out1_reg[2]'
INFO: [Synth 8-3886] merging instance 'U0/TX_BLOCK_AP_v3_inst/b1_data_reg[176]' (FDRE) to 'U0/TX_BLOCK_AP_v3_inst/p_1_out__96'
INFO: [Synth 8-3886] merging instance 'U0/TX_BLOCK_AP_v3_inst/b1_data_reg[177]' (FDRE) to 'U0/TX_BLOCK_AP_v3_inst/p_1_out__95'
INFO: [Synth 8-3886] merging instance 'U0/TX_BLOCK_AP_v3_inst/b1_data_reg[178]' (FDRE) to 'U0/TX_BLOCK_AP_v3_inst/p_1_out__94'
INFO: [Synth 8-3886] merging instance 'U0/TX_BLOCK_AP_v3_inst/b1_data_reg[179]' (FDRE) to 'U0/TX_BLOCK_AP_v3_inst/p_1_out__93'
INFO: [Synth 8-3886] merging instance 'U0/TX_BLOCK_AP_v3_inst/b1_data_reg[180]' (FDRE) to 'U0/TX_BLOCK_AP_v3_inst/p_1_out__92'
INFO: [Synth 8-3886] merging instance 'U0/TX_BLOCK_AP_v3_inst/b1_data_reg[181]' (FDRE) to 'U0/TX_BLOCK_AP_v3_inst/p_1_out__91'
INFO: [Synth 8-3886] merging instance 'U0/TX_BLOCK_AP_v3_inst/b1_data_reg[182]' (FDRE) to 'U0/TX_BLOCK_AP_v3_inst/p_1_out__90'
INFO: [Synth 8-3886] merging instance 'U0/TX_BLOCK_AP_v3_inst/b1_data_reg[183]' (FDRE) to 'U0/TX_BLOCK_AP_v3_inst/p_1_out__89'
INFO: [Synth 8-3886] merging instance 'U0/TX_BLOCK_AP_v3_inst/b1_data_reg[184]' (FDRE) to 'U0/TX_BLOCK_AP_v3_inst/p_1_out__88'
INFO: [Synth 8-3886] merging instance 'U0/TX_BLOCK_AP_v3_inst/b1_data_reg[185]' (FDRE) to 'U0/TX_BLOCK_AP_v3_inst/p_1_out__87'
INFO: [Synth 8-3886] merging instance 'U0/TX_BLOCK_AP_v3_inst/b1_data_reg[186]' (FDRE) to 'U0/TX_BLOCK_AP_v3_inst/p_1_out__86'
INFO: [Synth 8-3886] merging instance 'U0/TX_BLOCK_AP_v3_inst/b1_data_reg[187]' (FDRE) to 'U0/TX_BLOCK_AP_v3_inst/p_1_out__85'
INFO: [Synth 8-3886] merging instance 'U0/TX_BLOCK_AP_v3_inst/b1_data_reg[188]' (FDRE) to 'U0/TX_BLOCK_AP_v3_inst/p_1_out__84'
INFO: [Synth 8-3886] merging instance 'U0/TX_BLOCK_AP_v3_inst/b1_data_reg[189]' (FDRE) to 'U0/TX_BLOCK_AP_v3_inst/p_1_out__83'
INFO: [Synth 8-3886] merging instance 'U0/TX_BLOCK_AP_v3_inst/b1_data_reg[190]' (FDRE) to 'U0/TX_BLOCK_AP_v3_inst/p_1_out__82'
INFO: [Synth 8-3886] merging instance 'U0/TX_BLOCK_AP_v3_inst/b1_data_reg[191]' (FDRE) to 'U0/TX_BLOCK_AP_v3_inst/p_1_out__81'
INFO: [Synth 8-3886] merging instance 'U0/TX_BLOCK_AP_v3_inst/p_1_out__80' (FDRE) to 'U0/TX_BLOCK_AP_v3_inst/b1_data_reg[208]'
INFO: [Synth 8-3886] merging instance 'U0/TX_BLOCK_AP_v3_inst/p_1_out__79' (FDRE) to 'U0/TX_BLOCK_AP_v3_inst/b1_data_reg[209]'
INFO: [Synth 8-3886] merging instance 'U0/TX_BLOCK_AP_v3_inst/p_1_out__78' (FDRE) to 'U0/TX_BLOCK_AP_v3_inst/b1_data_reg[210]'
INFO: [Synth 8-3886] merging instance 'U0/TX_BLOCK_AP_v3_inst/p_1_out__77' (FDRE) to 'U0/TX_BLOCK_AP_v3_inst/b1_data_reg[211]'
INFO: [Synth 8-3886] merging instance 'U0/TX_BLOCK_AP_v3_inst/p_1_out__76' (FDRE) to 'U0/TX_BLOCK_AP_v3_inst/b1_data_reg[212]'
INFO: [Synth 8-3886] merging instance 'U0/TX_BLOCK_AP_v3_inst/p_1_out__75' (FDRE) to 'U0/TX_BLOCK_AP_v3_inst/b1_data_reg[213]'
INFO: [Synth 8-3886] merging instance 'U0/TX_BLOCK_AP_v3_inst/p_1_out__74' (FDRE) to 'U0/TX_BLOCK_AP_v3_inst/b1_data_reg[214]'
INFO: [Synth 8-3886] merging instance 'U0/TX_BLOCK_AP_v3_inst/p_1_out__73' (FDRE) to 'U0/TX_BLOCK_AP_v3_inst/b1_data_reg[215]'
INFO: [Synth 8-3886] merging instance 'U0/TX_BLOCK_AP_v3_inst/p_1_out__72' (FDRE) to 'U0/TX_BLOCK_AP_v3_inst/b1_data_reg[216]'
INFO: [Synth 8-3886] merging instance 'U0/TX_BLOCK_AP_v3_inst/p_1_out__71' (FDRE) to 'U0/TX_BLOCK_AP_v3_inst/b1_data_reg[217]'
INFO: [Synth 8-3886] merging instance 'U0/TX_BLOCK_AP_v3_inst/p_1_out__70' (FDRE) to 'U0/TX_BLOCK_AP_v3_inst/b1_data_reg[218]'
INFO: [Synth 8-3886] merging instance 'U0/TX_BLOCK_AP_v3_inst/p_1_out__69' (FDRE) to 'U0/TX_BLOCK_AP_v3_inst/b1_data_reg[219]'
INFO: [Synth 8-3886] merging instance 'U0/TX_BLOCK_AP_v3_inst/p_1_out__68' (FDRE) to 'U0/TX_BLOCK_AP_v3_inst/b1_data_reg[220]'
INFO: [Synth 8-3886] merging instance 'U0/TX_BLOCK_AP_v3_inst/p_1_out__67' (FDRE) to 'U0/TX_BLOCK_AP_v3_inst/b1_data_reg[221]'
INFO: [Synth 8-3886] merging instance 'U0/TX_BLOCK_AP_v3_inst/p_1_out__66' (FDRE) to 'U0/TX_BLOCK_AP_v3_inst/b1_data_reg[222]'
INFO: [Synth 8-3886] merging instance 'U0/TX_BLOCK_AP_v3_inst/p_1_out__65' (FDRE) to 'U0/TX_BLOCK_AP_v3_inst/b1_data_reg[223]'
INFO: [Synth 8-3886] merging instance 'U0/TX_BLOCK_AP_v3_inst/b1_data_reg[64]' (FDRE) to 'U0/TX_BLOCK_AP_v3_inst/FILTER_I/b3_OUTPUT_ADD_FG[2].b3_add_out1_reg[2]__14'
INFO: [Synth 8-3886] merging instance 'U0/TX_BLOCK_AP_v3_inst/b1_data_reg[65]' (FDRE) to 'U0/TX_BLOCK_AP_v3_inst/FILTER_I/b3_OUTPUT_ADD_FG[2].b3_add_out1_reg[2]__13'
INFO: [Synth 8-3886] merging instance 'U0/TX_BLOCK_AP_v3_inst/b1_data_reg[66]' (FDRE) to 'U0/TX_BLOCK_AP_v3_inst/FILTER_I/b3_OUTPUT_ADD_FG[2].b3_add_out1_reg[2]__12'
INFO: [Synth 8-3886] merging instance 'U0/TX_BLOCK_AP_v3_inst/b1_data_reg[67]' (FDRE) to 'U0/TX_BLOCK_AP_v3_inst/FILTER_I/b3_OUTPUT_ADD_FG[2].b3_add_out1_reg[2]__11'
INFO: [Synth 8-3886] merging instance 'U0/TX_BLOCK_AP_v3_inst/b1_data_reg[68]' (FDRE) to 'U0/TX_BLOCK_AP_v3_inst/FILTER_I/b3_OUTPUT_ADD_FG[2].b3_add_out1_reg[2]__10'
INFO: [Synth 8-3886] merging instance 'U0/TX_BLOCK_AP_v3_inst/b1_data_reg[69]' (FDRE) to 'U0/TX_BLOCK_AP_v3_inst/FILTER_I/b3_OUTPUT_ADD_FG[2].b3_add_out1_reg[2]__9'
INFO: [Synth 8-3886] merging instance 'U0/TX_BLOCK_AP_v3_inst/b1_data_reg[70]' (FDRE) to 'U0/TX_BLOCK_AP_v3_inst/FILTER_I/b3_OUTPUT_ADD_FG[2].b3_add_out1_reg[2]__8'
INFO: [Synth 8-3886] merging instance 'U0/TX_BLOCK_AP_v3_inst/b1_data_reg[71]' (FDRE) to 'U0/TX_BLOCK_AP_v3_inst/FILTER_I/b3_OUTPUT_ADD_FG[2].b3_add_out1_reg[2]__7'
INFO: [Synth 8-3886] merging instance 'U0/TX_BLOCK_AP_v3_inst/b1_data_reg[72]' (FDRE) to 'U0/TX_BLOCK_AP_v3_inst/FILTER_I/b3_OUTPUT_ADD_FG[2].b3_add_out1_reg[2]__6'
INFO: [Synth 8-3886] merging instance 'U0/TX_BLOCK_AP_v3_inst/b1_data_reg[73]' (FDRE) to 'U0/TX_BLOCK_AP_v3_inst/FILTER_I/b3_OUTPUT_ADD_FG[2].b3_add_out1_reg[2]__5'
INFO: [Synth 8-3886] merging instance 'U0/TX_BLOCK_AP_v3_inst/b1_data_reg[74]' (FDRE) to 'U0/TX_BLOCK_AP_v3_inst/FILTER_I/b3_OUTPUT_ADD_FG[2].b3_add_out1_reg[2]__4'
INFO: [Synth 8-3886] merging instance 'U0/TX_BLOCK_AP_v3_inst/b1_data_reg[75]' (FDRE) to 'U0/TX_BLOCK_AP_v3_inst/FILTER_I/b3_OUTPUT_ADD_FG[2].b3_add_out1_reg[2]__3'
INFO: [Synth 8-3886] merging instance 'U0/TX_BLOCK_AP_v3_inst/b1_data_reg[76]' (FDRE) to 'U0/TX_BLOCK_AP_v3_inst/FILTER_I/b3_OUTPUT_ADD_FG[2].b3_add_out1_reg[2]__2'
INFO: [Synth 8-3886] merging instance 'U0/TX_BLOCK_AP_v3_inst/b1_data_reg[77]' (FDRE) to 'U0/TX_BLOCK_AP_v3_inst/FILTER_I/b3_OUTPUT_ADD_FG[2].b3_add_out1_reg[2]__1'
INFO: [Synth 8-3886] merging instance 'U0/TX_BLOCK_AP_v3_inst/b1_data_reg[78]' (FDRE) to 'U0/TX_BLOCK_AP_v3_inst/FILTER_I/b3_OUTPUT_ADD_FG[2].b3_add_out1_reg[2]__0'
INFO: [Synth 8-3886] merging instance 'U0/TX_BLOCK_AP_v3_inst/b1_data_reg[79]' (FDRE) to 'U0/TX_BLOCK_AP_v3_inst/FILTER_I/b3_OUTPUT_ADD_FG[2].b3_add_out1_reg[2]'
INFO: [Synth 8-3886] merging instance 'U0/TX_BLOCK_AP_v3_inst/b1_data_reg[48]' (FDRE) to 'U0/TX_BLOCK_AP_v3_inst/p_1_out__48'
INFO: [Synth 8-3886] merging instance 'U0/TX_BLOCK_AP_v3_inst/b1_data_reg[49]' (FDRE) to 'U0/TX_BLOCK_AP_v3_inst/p_1_out__47'
INFO: [Synth 8-3886] merging instance 'U0/TX_BLOCK_AP_v3_inst/b1_data_reg[50]' (FDRE) to 'U0/TX_BLOCK_AP_v3_inst/p_1_out__46'
INFO: [Synth 8-3886] merging instance 'U0/TX_BLOCK_AP_v3_inst/b1_data_reg[51]' (FDRE) to 'U0/TX_BLOCK_AP_v3_inst/p_1_out__45'
INFO: [Synth 8-3886] merging instance 'U0/TX_BLOCK_AP_v3_inst/b1_data_reg[52]' (FDRE) to 'U0/TX_BLOCK_AP_v3_inst/p_1_out__44'
INFO: [Synth 8-3886] merging instance 'U0/TX_BLOCK_AP_v3_inst/b1_data_reg[53]' (FDRE) to 'U0/TX_BLOCK_AP_v3_inst/p_1_out__43'
INFO: [Synth 8-3886] merging instance 'U0/TX_BLOCK_AP_v3_inst/b1_data_reg[54]' (FDRE) to 'U0/TX_BLOCK_AP_v3_inst/p_1_out__42'
INFO: [Synth 8-3886] merging instance 'U0/TX_BLOCK_AP_v3_inst/b1_data_reg[55]' (FDRE) to 'U0/TX_BLOCK_AP_v3_inst/p_1_out__41'
INFO: [Synth 8-3886] merging instance 'U0/TX_BLOCK_AP_v3_inst/b1_data_reg[56]' (FDRE) to 'U0/TX_BLOCK_AP_v3_inst/p_1_out__40'
INFO: [Synth 8-3886] merging instance 'U0/TX_BLOCK_AP_v3_inst/b1_data_reg[57]' (FDRE) to 'U0/TX_BLOCK_AP_v3_inst/p_1_out__39'
INFO: [Synth 8-3886] merging instance 'U0/TX_BLOCK_AP_v3_inst/b1_data_reg[58]' (FDRE) to 'U0/TX_BLOCK_AP_v3_inst/p_1_out__38'
INFO: [Synth 8-3886] merging instance 'U0/TX_BLOCK_AP_v3_inst/b1_data_reg[59]' (FDRE) to 'U0/TX_BLOCK_AP_v3_inst/p_1_out__37'
INFO: [Synth 8-3886] merging instance 'U0/TX_BLOCK_AP_v3_inst/b1_data_reg[60]' (FDRE) to 'U0/TX_BLOCK_AP_v3_inst/p_1_out__36'
INFO: [Synth 8-3886] merging instance 'U0/TX_BLOCK_AP_v3_inst/b1_data_reg[61]' (FDRE) to 'U0/TX_BLOCK_AP_v3_inst/p_1_out__35'
INFO: [Synth 8-3886] merging instance 'U0/TX_BLOCK_AP_v3_inst/b1_data_reg[62]' (FDRE) to 'U0/TX_BLOCK_AP_v3_inst/p_1_out__34'
INFO: [Synth 8-3886] merging instance 'U0/TX_BLOCK_AP_v3_inst/b1_data_reg[63]' (FDRE) to 'U0/TX_BLOCK_AP_v3_inst/p_1_out__33'
INFO: [Synth 8-3886] merging instance 'U0/TX_BLOCK_AP_v3_inst/p_1_out__32' (FDRE) to 'U0/TX_BLOCK_AP_v3_inst/b1_data_reg[80]'
INFO: [Synth 8-3886] merging instance 'U0/TX_BLOCK_AP_v3_inst/p_1_out__31' (FDRE) to 'U0/TX_BLOCK_AP_v3_inst/b1_data_reg[81]'
INFO: [Synth 8-3886] merging instance 'U0/TX_BLOCK_AP_v3_inst/p_1_out__30' (FDRE) to 'U0/TX_BLOCK_AP_v3_inst/b1_data_reg[82]'
INFO: [Synth 8-3886] merging instance 'U0/TX_BLOCK_AP_v3_inst/p_1_out__29' (FDRE) to 'U0/TX_BLOCK_AP_v3_inst/b1_data_reg[83]'
INFO: [Synth 8-3886] merging instance 'U0/TX_BLOCK_AP_v3_inst/p_1_out__28' (FDRE) to 'U0/TX_BLOCK_AP_v3_inst/b1_data_reg[84]'
INFO: [Synth 8-3886] merging instance 'U0/TX_BLOCK_AP_v3_inst/p_1_out__27' (FDRE) to 'U0/TX_BLOCK_AP_v3_inst/b1_data_reg[85]'
INFO: [Synth 8-3886] merging instance 'U0/TX_BLOCK_AP_v3_inst/p_1_out__26' (FDRE) to 'U0/TX_BLOCK_AP_v3_inst/b1_data_reg[86]'
INFO: [Synth 8-3886] merging instance 'U0/TX_BLOCK_AP_v3_inst/p_1_out__25' (FDRE) to 'U0/TX_BLOCK_AP_v3_inst/b1_data_reg[87]'
INFO: [Synth 8-3886] merging instance 'U0/TX_BLOCK_AP_v3_inst/p_1_out__24' (FDRE) to 'U0/TX_BLOCK_AP_v3_inst/b1_data_reg[88]'
INFO: [Synth 8-3886] merging instance 'U0/TX_BLOCK_AP_v3_inst/p_1_out__23' (FDRE) to 'U0/TX_BLOCK_AP_v3_inst/b1_data_reg[89]'
INFO: [Synth 8-3886] merging instance 'U0/TX_BLOCK_AP_v3_inst/p_1_out__22' (FDRE) to 'U0/TX_BLOCK_AP_v3_inst/b1_data_reg[90]'
INFO: [Synth 8-3886] merging instance 'U0/TX_BLOCK_AP_v3_inst/p_1_out__21' (FDRE) to 'U0/TX_BLOCK_AP_v3_inst/b1_data_reg[91]'
INFO: [Synth 8-3886] merging instance 'U0/TX_BLOCK_AP_v3_inst/p_1_out__20' (FDRE) to 'U0/TX_BLOCK_AP_v3_inst/b1_data_reg[92]'
INFO: [Synth 8-3886] merging instance 'U0/TX_BLOCK_AP_v3_inst/p_1_out__19' (FDRE) to 'U0/TX_BLOCK_AP_v3_inst/b1_data_reg[93]'
INFO: [Synth 8-3886] merging instance 'U0/TX_BLOCK_AP_v3_inst/p_1_out__18' (FDRE) to 'U0/TX_BLOCK_AP_v3_inst/b1_data_reg[94]'
INFO: [Synth 8-3886] merging instance 'U0/TX_BLOCK_AP_v3_inst/p_1_out__17' (FDRE) to 'U0/TX_BLOCK_AP_v3_inst/b1_data_reg[95]'
INFO: [Synth 8-3886] merging instance 'U0/TX_BLOCK_AP_v3_inst/b1_data_reg[224]' (FDRE) to 'U0/TX_BLOCK_AP_v3_inst/FILTER_Q/b2_FILTER_MULT_GEN_P[1].b2_FILTER_MULT_GEN_COEFF[3].b2_mult_out_reg[1,3]__14'
INFO: [Synth 8-3886] merging instance 'U0/TX_BLOCK_AP_v3_inst/b1_data_reg[225]' (FDRE) to 'U0/TX_BLOCK_AP_v3_inst/FILTER_Q/b2_FILTER_MULT_GEN_P[1].b2_FILTER_MULT_GEN_COEFF[3].b2_mult_out_reg[1,3]__13'
INFO: [Synth 8-3886] merging instance 'U0/TX_BLOCK_AP_v3_inst/b1_data_reg[226]' (FDRE) to 'U0/TX_BLOCK_AP_v3_inst/FILTER_Q/b2_FILTER_MULT_GEN_P[1].b2_FILTER_MULT_GEN_COEFF[3].b2_mult_out_reg[1,3]__12'
INFO: [Synth 8-3886] merging instance 'U0/TX_BLOCK_AP_v3_inst/b1_data_reg[227]' (FDRE) to 'U0/TX_BLOCK_AP_v3_inst/FILTER_Q/b2_FILTER_MULT_GEN_P[1].b2_FILTER_MULT_GEN_COEFF[3].b2_mult_out_reg[1,3]__11'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\TX_Block_AP_v1_0_S00_AXI_inst/axi_rresp_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\TX_Block_AP_v1_0_S00_AXI_inst/axi_bresp_reg[1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (U0/\TX_BLOCK_AP_v3_inst/FILTER_I/b0_valid_r_reg )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (U0/\TX_BLOCK_AP_v3_inst/FILTER_I/b1_valid_reg )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (U0/\TX_BLOCK_AP_v3_inst/FILTER_I/b2_valid_reg )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (U0/\TX_BLOCK_AP_v3_inst/FILTER_I/b3_valid_reg )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 2662.121 ; gain = 414.027 ; free physical = 13676 ; free virtual = 96627
---------------------------------------------------------------------------------
WARNING: [Synth 8-6057] Memory: "gen_wr_a.gen_word_narrow.mem_reg" defined in module: "U0/\TX_BLOCK_AP_v3_inst/b0/b3_DATA_FIFO /\inst/gen_fifo.xpm_fifo_axis_inst /xpm_fifo_base_inst/\gen_sdpram.xpm_memory_base_inst " implemented as Ultra-Ram has no pipeline registers. It is recommended to use pipeline registers to achieve high performance.
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Ultra RAM: Preliminary Mapping  Report (see note below)
+---------------------------------------------------------------------------------------------------------------------------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+---------+--------------+--------------------------+-------------+
|Module Name                                                                                                                      | RTL Object                       | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | URAM288 | Matrix Shape | FF provided for Pipeline | FF absorbed | 
+---------------------------------------------------------------------------------------------------------------------------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+---------+--------------+--------------------------+-------------+
|U0/\TX_BLOCK_AP_v3_inst/b0/b3_DATA_FIFO /\inst/gen_fifo.xpm_fifo_axis_inst /xpm_fifo_base_inst/\gen_sdpram.xpm_memory_base_inst  | gen_wr_a.gen_word_narrow.mem_reg | 4 K x 324              | W |   | 4 K x 324              |   | R | Port A and B     | 5       | 1x1          | 0                        | 0           | 
+---------------------------------------------------------------------------------------------------------------------------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+---------+--------------+--------------------------+-------------+

Note: The table above is a preliminary report that shows the Ultra RAMs at the current stage of the synthesis flow. Some Ultra RAMs may be reimplemented as non Ultra RAM primitives later in the synthesis flow. Multiple instantiated Ultra RAMs are reported only once. Fields "FF provided for Pipeline" and "FF absorbed" respectively indicate number of registers available for pipelining and number of registers absorbed in the URAM matrix for pipelining. 

Distributed RAM: Preliminary Mapping  Report (see note below)
+--------------------------------------------------------------------------------------------------------------------------------+----------------------------------+-----------+----------------------+-----------------+
|Module Name                                                                                                                     | RTL Object                       | Inference | Size (Depth x Width) | Primitives      | 
+--------------------------------------------------------------------------------------------------------------------------------+----------------------------------+-----------+----------------------+-----------------+
|U0/\TX_BLOCK_AP_v3_inst/b0/b1_CDC_FIFO /\inst/gen_fifo.xpm_fifo_axis_inst /xpm_fifo_base_inst/\gen_sdpram.xpm_memory_base_inst  | gen_wr_a.gen_word_narrow.mem_reg | Implied   | 16 x 324             | RAM32M16 x 24   | 
+--------------------------------------------------------------------------------------------------------------------------------+----------------------------------+-----------+----------------------+-----------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.

DSP: Preliminary Mapping  Report (see note below)
+------------------+------------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name       | DSP Mapping                  | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------------+------------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|TX_BLOCK_AP_v3    | ((D'+A'')*(B:0x28))'         | 16     | 7      | -      | 16     | 24     | 2    | 0    | -    | 1    | 1     | 1    | 0    | 
|TX_BLOCK_AP_v3    | PCIN+((D'+A'')*(B:0x3fffd))' | 16     | 3      | -      | 16     | 22     | 2    | 0    | -    | 1    | 1     | 1    | 0    | 
|SHAPING_FILTER_v2 | PCIN+((D'+A'')*(B:0x3fff4))' | 16     | 5      | -      | 16     | 22     | 2    | 0    | -    | 1    | 1     | 1    | 0    | 
|SHAPING_FILTER_v2 | (PCIN+((D'+A'')*(B:0x6))')'  | 16     | 4      | -      | 16     | 22     | 2    | 0    | -    | 1    | 1     | 1    | 1    | 
|TX_BLOCK_AP_v3    | ((D'+A'')*(B:0x28))'         | 16     | 7      | -      | 16     | 24     | 2    | 0    | -    | 1    | 1     | 1    | 0    | 
|TX_BLOCK_AP_v3    | PCIN+((D'+A2)*(B:0x3fffd))'  | 16     | 3      | -      | 16     | 22     | 1    | 0    | -    | 1    | 1     | 1    | 0    | 
|TX_BLOCK_AP_v3    | PCIN+((D'+A'')*(B:0x3fff4))' | 16     | 5      | -      | 16     | 22     | 2    | 0    | -    | 1    | 1     | 1    | 0    | 
|TX_BLOCK_AP_v3    | (PCIN+((D'+A'')*(B:0x6))')'  | 16     | 4      | -      | 16     | 22     | 2    | 0    | -    | 1    | 1     | 1    | 1    | 
|SHAPING_FILTER_v2 | ((D'+A'')*(B:0x28))'         | 16     | 7      | -      | 16     | 24     | 2    | 0    | -    | 1    | 1     | 1    | 0    | 
|TX_BLOCK_AP_v3    | PCIN+((D'+A2)*(B:0x3fffd))'  | 16     | 3      | -      | 16     | 22     | 1    | 0    | -    | 1    | 1     | 1    | 0    | 
|TX_BLOCK_AP_v3    | PCIN+((D'+A'')*(B:0x3fff4))' | 16     | 5      | -      | 16     | 22     | 2    | 0    | -    | 1    | 1     | 1    | 0    | 
|SHAPING_FILTER_v2 | (PCIN+((D'+A2)*(B:0x6))')'   | 16     | 4      | -      | 16     | 22     | 1    | 0    | -    | 1    | 1     | 1    | 1    | 
|TX_BLOCK_AP_v3    | ((D'+A'')*(B:0x28))'         | 16     | 7      | -      | 16     | 24     | 2    | 0    | -    | 1    | 1     | 1    | 0    | 
|TX_BLOCK_AP_v3    | PCIN+((D'+A2)*(B:0x3fffd))'  | 16     | 3      | -      | 16     | 22     | 1    | 0    | -    | 1    | 1     | 1    | 0    | 
|SHAPING_FILTER_v2 | PCIN+((D'+A'')*(B:0x3fff4))' | 16     | 5      | -      | 16     | 22     | 2    | 0    | -    | 1    | 1     | 1    | 0    | 
|TX_BLOCK_AP_v3    | (PCIN+((D'+A2)*(B:0x6))')'   | 16     | 4      | -      | 16     | 22     | 1    | 0    | -    | 1    | 1     | 1    | 1    | 
|SHAPING_FILTER_v2 | ((D'+A'')*(B:0x28))'         | 16     | 7      | -      | 16     | 24     | 2    | 0    | -    | 1    | 1     | 1    | 0    | 
|TX_BLOCK_AP_v3    | PCIN+((D'+A2)*(B:0x3fffd))'  | 16     | 3      | -      | 16     | 22     | 1    | 0    | -    | 1    | 1     | 1    | 0    | 
|TX_BLOCK_AP_v3    | PCIN+((D'+A2)*(B:0x3fff4))'  | 16     | 5      | -      | 16     | 22     | 1    | 0    | -    | 1    | 1     | 1    | 0    | 
|TX_BLOCK_AP_v3    | (PCIN+((D'+A'')*(B:0x6))')'  | 16     | 4      | -      | 16     | 22     | 2    | 0    | -    | 1    | 1     | 1    | 1    | 
|TX_BLOCK_AP_v3    | ((D'+A2)*(B:0x28))'          | 16     | 7      | -      | 16     | 24     | 1    | 0    | -    | 1    | 1     | 1    | 0    | 
|TX_BLOCK_AP_v3    | PCIN+((D'+A'')*(B:0x3fffd))' | 16     | 3      | -      | 16     | 22     | 2    | 0    | -    | 1    | 1     | 1    | 0    | 
|SHAPING_FILTER_v2 | PCIN+((D'+A2)*(B:0x3fff4))'  | 16     | 5      | -      | 16     | 22     | 1    | 0    | -    | 1    | 1     | 1    | 0    | 
|SHAPING_FILTER_v2 | (PCIN+((D'+A2)*(B:0x6))')'   | 16     | 4      | -      | 16     | 22     | 1    | 0    | -    | 1    | 1     | 1    | 1    | 
|TX_BLOCK_AP_v3    | ((D'+A2)*(B:0x28))'          | 16     | 7      | -      | 16     | 24     | 1    | 0    | -    | 1    | 1     | 1    | 0    | 
|TX_BLOCK_AP_v3    | PCIN+((D'+A2)*(B:0x3fffd))'  | 16     | 3      | -      | 16     | 22     | 1    | 0    | -    | 1    | 1     | 1    | 0    | 
|SHAPING_FILTER_v2 | PCIN+((D'+A2)*(B:0x3fff4))'  | 16     | 5      | -      | 16     | 22     | 1    | 0    | -    | 1    | 1     | 1    | 0    | 
|TX_BLOCK_AP_v3    | (PCIN+((D'+A2)*(B:0x6))')'   | 16     | 4      | -      | 16     | 22     | 1    | 0    | -    | 1    | 1     | 1    | 1    | 
|TX_BLOCK_AP_v3    | ((D'+A2)*(B:0x28))'          | 16     | 7      | -      | 16     | 24     | 1    | 0    | -    | 1    | 1     | 1    | 0    | 
|TX_BLOCK_AP_v3    | PCIN+((D'+A'')*(B:0x3fffd))' | 16     | 3      | -      | 16     | 22     | 2    | 0    | -    | 1    | 1     | 1    | 0    | 
|TX_BLOCK_AP_v3    | PCIN+((D'+A2)*(B:0x3fff4))'  | 16     | 5      | -      | 16     | 22     | 1    | 0    | -    | 1    | 1     | 1    | 0    | 
|TX_BLOCK_AP_v3    | (PCIN+((D'+A2)*(B:0x6))')'   | 16     | 4      | -      | 16     | 22     | 1    | 0    | -    | 1    | 1     | 1    | 1    | 
|TX_BLOCK_AP_v3    | ((D'+A'')*(B:0x28))'         | 16     | 7      | -      | 16     | 24     | 2    | 0    | -    | 1    | 1     | 1    | 0    | 
|TX_BLOCK_AP_v3    | PCIN+((D'+A'')*(B:0x3fffd))' | 16     | 3      | -      | 16     | 22     | 2    | 0    | -    | 1    | 1     | 1    | 0    | 
|SHAPING_FILTER_v2 | PCIN+((D'+A'')*(B:0x3fff4))' | 16     | 5      | -      | 16     | 22     | 2    | 0    | -    | 1    | 1     | 1    | 0    | 
|SHAPING_FILTER_v2 | (PCIN+((D'+A'')*(B:0x6))')'  | 16     | 4      | -      | 16     | 22     | 2    | 0    | -    | 1    | 1     | 1    | 1    | 
|TX_BLOCK_AP_v3    | ((D'+A'')*(B:0x28))'         | 16     | 7      | -      | 16     | 24     | 2    | 0    | -    | 1    | 1     | 1    | 0    | 
|TX_BLOCK_AP_v3    | PCIN+((D'+A2)*(B:0x3fffd))'  | 16     | 3      | -      | 16     | 22     | 1    | 0    | -    | 1    | 1     | 1    | 0    | 
|TX_BLOCK_AP_v3    | PCIN+((D'+A'')*(B:0x3fff4))' | 16     | 5      | -      | 16     | 22     | 2    | 0    | -    | 1    | 1     | 1    | 0    | 
|TX_BLOCK_AP_v3    | (PCIN+((D'+A'')*(B:0x6))')'  | 16     | 4      | -      | 16     | 22     | 2    | 0    | -    | 1    | 1     | 1    | 1    | 
|SHAPING_FILTER_v2 | ((D'+A'')*(B:0x28))'         | 16     | 7      | -      | 16     | 24     | 2    | 0    | -    | 1    | 1     | 1    | 0    | 
|TX_BLOCK_AP_v3    | PCIN+((D'+A2)*(B:0x3fffd))'  | 16     | 3      | -      | 16     | 22     | 1    | 0    | -    | 1    | 1     | 1    | 0    | 
|TX_BLOCK_AP_v3    | PCIN+((D'+A'')*(B:0x3fff4))' | 16     | 5      | -      | 16     | 22     | 2    | 0    | -    | 1    | 1     | 1    | 0    | 
|SHAPING_FILTER_v2 | (PCIN+((D'+A2)*(B:0x6))')'   | 16     | 4      | -      | 16     | 22     | 1    | 0    | -    | 1    | 1     | 1    | 1    | 
|TX_BLOCK_AP_v3    | ((D'+A'')*(B:0x28))'         | 16     | 7      | -      | 16     | 24     | 2    | 0    | -    | 1    | 1     | 1    | 0    | 
|TX_BLOCK_AP_v3    | PCIN+((D'+A2)*(B:0x3fffd))'  | 16     | 3      | -      | 16     | 22     | 1    | 0    | -    | 1    | 1     | 1    | 0    | 
|SHAPING_FILTER_v2 | PCIN+((D'+A'')*(B:0x3fff4))' | 16     | 5      | -      | 16     | 22     | 2    | 0    | -    | 1    | 1     | 1    | 0    | 
|TX_BLOCK_AP_v3    | (PCIN+((D'+A2)*(B:0x6))')'   | 16     | 4      | -      | 16     | 22     | 1    | 0    | -    | 1    | 1     | 1    | 1    | 
|SHAPING_FILTER_v2 | ((D'+A'')*(B:0x28))'         | 16     | 7      | -      | 16     | 24     | 2    | 0    | -    | 1    | 1     | 1    | 0    | 
|TX_BLOCK_AP_v3    | PCIN+((D'+A2)*(B:0x3fffd))'  | 16     | 3      | -      | 16     | 22     | 1    | 0    | -    | 1    | 1     | 1    | 0    | 
|TX_BLOCK_AP_v3    | PCIN+((D'+A2)*(B:0x3fff4))'  | 16     | 5      | -      | 16     | 22     | 1    | 0    | -    | 1    | 1     | 1    | 0    | 
|TX_BLOCK_AP_v3    | (PCIN+((D'+A'')*(B:0x6))')'  | 16     | 4      | -      | 16     | 22     | 2    | 0    | -    | 1    | 1     | 1    | 1    | 
|TX_BLOCK_AP_v3    | ((D'+A2)*(B:0x28))'          | 16     | 7      | -      | 16     | 24     | 1    | 0    | -    | 1    | 1     | 1    | 0    | 
|TX_BLOCK_AP_v3    | PCIN+((D'+A'')*(B:0x3fffd))' | 16     | 3      | -      | 16     | 22     | 2    | 0    | -    | 1    | 1     | 1    | 0    | 
|SHAPING_FILTER_v2 | PCIN+((D'+A2)*(B:0x3fff4))'  | 16     | 5      | -      | 16     | 22     | 1    | 0    | -    | 1    | 1     | 1    | 0    | 
|SHAPING_FILTER_v2 | (PCIN+((D'+A2)*(B:0x6))')'   | 16     | 4      | -      | 16     | 22     | 1    | 0    | -    | 1    | 1     | 1    | 1    | 
|TX_BLOCK_AP_v3    | ((D'+A2)*(B:0x28))'          | 16     | 7      | -      | 16     | 24     | 1    | 0    | -    | 1    | 1     | 1    | 0    | 
|TX_BLOCK_AP_v3    | PCIN+((D'+A2)*(B:0x3fffd))'  | 16     | 3      | -      | 16     | 22     | 1    | 0    | -    | 1    | 1     | 1    | 0    | 
|SHAPING_FILTER_v2 | PCIN+((D'+A2)*(B:0x3fff4))'  | 16     | 5      | -      | 16     | 22     | 1    | 0    | -    | 1    | 1     | 1    | 0    | 
|TX_BLOCK_AP_v3    | (PCIN+((D'+A2)*(B:0x6))')'   | 16     | 4      | -      | 16     | 22     | 1    | 0    | -    | 1    | 1     | 1    | 1    | 
|TX_BLOCK_AP_v3    | ((D'+A2)*(B:0x28))'          | 16     | 7      | -      | 16     | 24     | 1    | 0    | -    | 1    | 1     | 1    | 0    | 
|TX_BLOCK_AP_v3    | PCIN+((D'+A'')*(B:0x3fffd))' | 16     | 3      | -      | 16     | 22     | 2    | 0    | -    | 1    | 1     | 1    | 0    | 
|TX_BLOCK_AP_v3    | PCIN+((D'+A2)*(B:0x3fff4))'  | 16     | 5      | -      | 16     | 22     | 1    | 0    | -    | 1    | 1     | 1    | 0    | 
|TX_BLOCK_AP_v3    | (PCIN+((D'+A2)*(B:0x6))')'   | 16     | 4      | -      | 16     | 22     | 1    | 0    | -    | 1    | 1     | 1    | 1    | 
+------------------+------------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:36 ; elapsed = 00:00:52 . Memory (MB): peak = 2966.707 ; gain = 718.613 ; free physical = 11557 ; free virtual = 94524
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:37 ; elapsed = 00:00:53 . Memory (MB): peak = 2992.855 ; gain = 744.762 ; free physical = 11389 ; free virtual = 94356
---------------------------------------------------------------------------------
WARNING: [Synth 8-6057] Memory: "gen_wr_a.gen_word_narrow.mem_reg" defined in module: "U0/\TX_BLOCK_AP_v3_inst/b0/b3_DATA_FIFO /\inst/gen_fifo.xpm_fifo_axis_inst /xpm_fifo_base_inst/\gen_sdpram.xpm_memory_base_inst " implemented as Ultra-Ram has no pipeline registers. It is recommended to use pipeline registers to achieve high performance.
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Distributed RAM: Final Mapping  Report
+--------------------------------------------------------------------------------------------------------------------------------+----------------------------------+-----------+----------------------+-----------------+
|Module Name                                                                                                                     | RTL Object                       | Inference | Size (Depth x Width) | Primitives      | 
+--------------------------------------------------------------------------------------------------------------------------------+----------------------------------+-----------+----------------------+-----------------+
|U0/\TX_BLOCK_AP_v3_inst/b0/b1_CDC_FIFO /\inst/gen_fifo.xpm_fifo_axis_inst /xpm_fifo_base_inst/\gen_sdpram.xpm_memory_base_inst  | gen_wr_a.gen_word_narrow.mem_reg | Implied   | 16 x 324             | RAM32M16 x 24   | 
+--------------------------------------------------------------------------------------------------------------------------------+----------------------------------+-----------+----------------------+-----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-6837] The timing for the instance U0/TX_BLOCK_AP_v3_inst/b0/b3_DATA_FIFO/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_0 (implemented as a Ultra RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance U0/TX_BLOCK_AP_v3_inst/b0/b3_DATA_FIFO/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_1 (implemented as a Ultra RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance U0/TX_BLOCK_AP_v3_inst/b0/b3_DATA_FIFO/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_2 (implemented as a Ultra RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance U0/TX_BLOCK_AP_v3_inst/b0/b3_DATA_FIFO/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_3 (implemented as a Ultra RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance U0/TX_BLOCK_AP_v3_inst/b0/b3_DATA_FIFO/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_4 (implemented as a Ultra RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:39 ; elapsed = 00:00:55 . Memory (MB): peak = 3016.176 ; gain = 768.082 ; free physical = 11357 ; free virtual = 94327
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:40 ; elapsed = 00:00:56 . Memory (MB): peak = 3029.051 ; gain = 780.957 ; free physical = 11378 ; free virtual = 94349
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:40 ; elapsed = 00:00:56 . Memory (MB): peak = 3029.051 ; gain = 780.957 ; free physical = 11379 ; free virtual = 94349
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:41 ; elapsed = 00:00:57 . Memory (MB): peak = 3029.051 ; gain = 780.957 ; free physical = 11338 ; free virtual = 94309
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:41 ; elapsed = 00:00:57 . Memory (MB): peak = 3029.051 ; gain = 780.957 ; free physical = 11337 ; free virtual = 94308
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:41 ; elapsed = 00:00:57 . Memory (MB): peak = 3029.051 ; gain = 780.957 ; free physical = 11333 ; free virtual = 94304
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:41 ; elapsed = 00:00:57 . Memory (MB): peak = 3029.051 ; gain = 780.957 ; free physical = 11329 ; free virtual = 94300
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+-----------------+-------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name      | RTL Name                                                                | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+-----------------+-------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|TX_Block_AP_v1_0 | TX_BLOCK_AP_v3_inst/FILTER_I/b3_OUTPUT_ADD_FG[7].b3_add_out2_reg[7][21] | 4      | 64    | NO           | NO                 | YES               | 64     | 0       | 
|TX_Block_AP_v1_0 | TX_BLOCK_AP_v3_inst/FILTER_I/b3_OUTPUT_ADD_FG[3].b3_add_out2_reg[3][21] | 3      | 64    | NO           | NO                 | YES               | 64     | 0       | 
|TX_Block_AP_v1_0 | TX_BLOCK_AP_v3_inst/FILTER_Q/b3_OUTPUT_ADD_FG[7].b3_add_out2_reg[7][21] | 4      | 64    | NO           | NO                 | YES               | 64     | 0       | 
|TX_Block_AP_v1_0 | TX_BLOCK_AP_v3_inst/FILTER_Q/b3_OUTPUT_ADD_FG[3].b3_add_out2_reg[3][21] | 3      | 64    | NO           | NO                 | YES               | 64     | 0       | 
+-----------------+-------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+----------------+------+
|      |Cell            |Count |
+------+----------------+------+
|1     |CARRY8          |    37|
|2     |DSP_ALU         |    48|
|3     |DSP_ALU_1       |    16|
|4     |DSP_A_B_DATA    |    30|
|5     |DSP_A_B_DATA_1  |    34|
|6     |DSP_C_DATA      |    48|
|7     |DSP_C_DATA_1    |    16|
|8     |DSP_MULTIPLIER  |    64|
|9     |DSP_M_DATA      |    48|
|10    |DSP_M_DATA_1    |    16|
|11    |DSP_OUTPUT      |    32|
|12    |DSP_OUTPUT_1    |    32|
|13    |DSP_PREADD      |    64|
|14    |DSP_PREADD_DATA |    64|
|15    |LUT1            |    11|
|16    |LUT2            |   517|
|17    |LUT3            |   373|
|18    |LUT4            |   121|
|19    |LUT5            |    69|
|20    |LUT6            |   124|
|21    |RAM32M16        |    24|
|22    |SRL16E          |   256|
|23    |URAM288         |     5|
|24    |FDRE            |  2421|
|25    |FDSE            |    18|
+------+----------------+------+

Report Instance Areas: 
+------+-----------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+------+
|      |Instance                                                                           |Module                                                                                                             |Cells |
+------+-----------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+------+
|1     |top                                                                                |                                                                                                                   |  4488|
|2     |  U0                                                                               |TX_Block_AP_v1_0                                                                                                   |  4488|
|3     |    \SYNC_100_TO_220_BLOCK_0[0].vt_single_sync_inst_X                              |vt_single_sync                                                                                                     |     2|
|4     |    \SYNC_100_TO_220_BLOCK_0[10].vt_single_sync_inst_X                             |vt_single_sync_0                                                                                                   |     2|
|5     |    \SYNC_100_TO_220_BLOCK_0[11].vt_single_sync_inst_X                             |vt_single_sync_1                                                                                                   |     2|
|6     |    \SYNC_100_TO_220_BLOCK_0[12].vt_single_sync_inst_X                             |vt_single_sync_2                                                                                                   |     2|
|7     |    \SYNC_100_TO_220_BLOCK_0[13].vt_single_sync_inst_X                             |vt_single_sync_3                                                                                                   |     2|
|8     |    \SYNC_100_TO_220_BLOCK_0[14].vt_single_sync_inst_X                             |vt_single_sync_4                                                                                                   |     2|
|9     |    \SYNC_100_TO_220_BLOCK_0[15].vt_single_sync_inst_X                             |vt_single_sync_5                                                                                                   |     2|
|10    |    \SYNC_100_TO_220_BLOCK_0[16].vt_single_sync_inst_X                             |vt_single_sync_6                                                                                                   |     2|
|11    |    \SYNC_100_TO_220_BLOCK_0[17].vt_single_sync_inst_X                             |vt_single_sync_7                                                                                                   |     2|
|12    |    \SYNC_100_TO_220_BLOCK_0[18].vt_single_sync_inst_X                             |vt_single_sync_8                                                                                                   |     2|
|13    |    \SYNC_100_TO_220_BLOCK_0[19].vt_single_sync_inst_X                             |vt_single_sync_9                                                                                                   |     2|
|14    |    \SYNC_100_TO_220_BLOCK_0[1].vt_single_sync_inst_X                              |vt_single_sync_10                                                                                                  |     2|
|15    |    \SYNC_100_TO_220_BLOCK_0[20].vt_single_sync_inst_X                             |vt_single_sync_11                                                                                                  |     2|
|16    |    \SYNC_100_TO_220_BLOCK_0[21].vt_single_sync_inst_X                             |vt_single_sync_12                                                                                                  |     2|
|17    |    \SYNC_100_TO_220_BLOCK_0[22].vt_single_sync_inst_X                             |vt_single_sync_13                                                                                                  |     2|
|18    |    \SYNC_100_TO_220_BLOCK_0[23].vt_single_sync_inst_X                             |vt_single_sync_14                                                                                                  |     2|
|19    |    \SYNC_100_TO_220_BLOCK_0[24].vt_single_sync_inst_X                             |vt_single_sync_15                                                                                                  |     2|
|20    |    \SYNC_100_TO_220_BLOCK_0[25].vt_single_sync_inst_X                             |vt_single_sync_16                                                                                                  |     2|
|21    |    \SYNC_100_TO_220_BLOCK_0[26].vt_single_sync_inst_X                             |vt_single_sync_17                                                                                                  |     2|
|22    |    \SYNC_100_TO_220_BLOCK_0[27].vt_single_sync_inst_X                             |vt_single_sync_18                                                                                                  |     2|
|23    |    \SYNC_100_TO_220_BLOCK_0[28].vt_single_sync_inst_X                             |vt_single_sync_19                                                                                                  |     2|
|24    |    \SYNC_100_TO_220_BLOCK_0[29].vt_single_sync_inst_X                             |vt_single_sync_20                                                                                                  |     2|
|25    |    \SYNC_100_TO_220_BLOCK_0[2].vt_single_sync_inst_X                              |vt_single_sync_21                                                                                                  |     2|
|26    |    \SYNC_100_TO_220_BLOCK_0[30].vt_single_sync_inst_X                             |vt_single_sync_22                                                                                                  |     2|
|27    |    \SYNC_100_TO_220_BLOCK_0[31].vt_single_sync_inst_X                             |vt_single_sync_23                                                                                                  |     2|
|28    |    \SYNC_100_TO_220_BLOCK_0[3].vt_single_sync_inst_X                              |vt_single_sync_24                                                                                                  |     2|
|29    |    \SYNC_100_TO_220_BLOCK_0[4].vt_single_sync_inst_X                              |vt_single_sync_25                                                                                                  |     2|
|30    |    \SYNC_100_TO_220_BLOCK_0[5].vt_single_sync_inst_X                              |vt_single_sync_26                                                                                                  |     2|
|31    |    \SYNC_100_TO_220_BLOCK_0[6].vt_single_sync_inst_X                              |vt_single_sync_27                                                                                                  |     2|
|32    |    \SYNC_100_TO_220_BLOCK_0[7].vt_single_sync_inst_X                              |vt_single_sync_28                                                                                                  |     2|
|33    |    \SYNC_100_TO_220_BLOCK_0[8].vt_single_sync_inst_X                              |vt_single_sync_29                                                                                                  |     2|
|34    |    \SYNC_100_TO_220_BLOCK_0[9].vt_single_sync_inst_X                              |vt_single_sync_30                                                                                                  |     2|
|35    |    \SYNC_100_TO_220_BLOCK_1[0].vt_single_sync_inst_X                              |vt_single_sync_31                                                                                                  |     2|
|36    |    \SYNC_100_TO_220_BLOCK_1[10].vt_single_sync_inst_X                             |vt_single_sync_32                                                                                                  |     3|
|37    |    \SYNC_100_TO_220_BLOCK_1[11].vt_single_sync_inst_X                             |vt_single_sync_33                                                                                                  |     2|
|38    |    \SYNC_100_TO_220_BLOCK_1[12].vt_single_sync_inst_X                             |vt_single_sync_34                                                                                                  |     2|
|39    |    \SYNC_100_TO_220_BLOCK_1[13].vt_single_sync_inst_X                             |vt_single_sync_35                                                                                                  |     4|
|40    |    \SYNC_100_TO_220_BLOCK_1[14].vt_single_sync_inst_X                             |vt_single_sync_36                                                                                                  |     2|
|41    |    \SYNC_100_TO_220_BLOCK_1[15].vt_single_sync_inst_X                             |vt_single_sync_37                                                                                                  |     2|
|42    |    \SYNC_100_TO_220_BLOCK_1[16].vt_single_sync_inst_X                             |vt_single_sync_38                                                                                                  |     2|
|43    |    \SYNC_100_TO_220_BLOCK_1[17].vt_single_sync_inst_X                             |vt_single_sync_39                                                                                                  |     2|
|44    |    \SYNC_100_TO_220_BLOCK_1[18].vt_single_sync_inst_X                             |vt_single_sync_40                                                                                                  |     2|
|45    |    \SYNC_100_TO_220_BLOCK_1[19].vt_single_sync_inst_X                             |vt_single_sync_41                                                                                                  |     2|
|46    |    \SYNC_100_TO_220_BLOCK_1[1].vt_single_sync_inst_X                              |vt_single_sync_42                                                                                                  |     2|
|47    |    \SYNC_100_TO_220_BLOCK_1[20].vt_single_sync_inst_X                             |vt_single_sync_43                                                                                                  |     2|
|48    |    \SYNC_100_TO_220_BLOCK_1[21].vt_single_sync_inst_X                             |vt_single_sync_44                                                                                                  |     2|
|49    |    \SYNC_100_TO_220_BLOCK_1[22].vt_single_sync_inst_X                             |vt_single_sync_45                                                                                                  |     2|
|50    |    \SYNC_100_TO_220_BLOCK_1[23].vt_single_sync_inst_X                             |vt_single_sync_46                                                                                                  |     2|
|51    |    \SYNC_100_TO_220_BLOCK_1[24].vt_single_sync_inst_X                             |vt_single_sync_47                                                                                                  |     2|
|52    |    \SYNC_100_TO_220_BLOCK_1[25].vt_single_sync_inst_X                             |vt_single_sync_48                                                                                                  |     2|
|53    |    \SYNC_100_TO_220_BLOCK_1[26].vt_single_sync_inst_X                             |vt_single_sync_49                                                                                                  |     2|
|54    |    \SYNC_100_TO_220_BLOCK_1[27].vt_single_sync_inst_X                             |vt_single_sync_50                                                                                                  |     2|
|55    |    \SYNC_100_TO_220_BLOCK_1[28].vt_single_sync_inst_X                             |vt_single_sync_51                                                                                                  |     2|
|56    |    \SYNC_100_TO_220_BLOCK_1[29].vt_single_sync_inst_X                             |vt_single_sync_52                                                                                                  |     2|
|57    |    \SYNC_100_TO_220_BLOCK_1[2].vt_single_sync_inst_X                              |vt_single_sync_53                                                                                                  |     2|
|58    |    \SYNC_100_TO_220_BLOCK_1[30].vt_single_sync_inst_X                             |vt_single_sync_54                                                                                                  |     2|
|59    |    \SYNC_100_TO_220_BLOCK_1[31].vt_single_sync_inst_X                             |vt_single_sync_55                                                                                                  |     2|
|60    |    \SYNC_100_TO_220_BLOCK_1[3].vt_single_sync_inst_X                              |vt_single_sync_56                                                                                                  |     3|
|61    |    \SYNC_100_TO_220_BLOCK_1[4].vt_single_sync_inst_X                              |vt_single_sync_57                                                                                                  |     2|
|62    |    \SYNC_100_TO_220_BLOCK_1[5].vt_single_sync_inst_X                              |vt_single_sync_58                                                                                                  |     3|
|63    |    \SYNC_100_TO_220_BLOCK_1[6].vt_single_sync_inst_X                              |vt_single_sync_59                                                                                                  |     2|
|64    |    \SYNC_100_TO_220_BLOCK_1[7].vt_single_sync_inst_X                              |vt_single_sync_60                                                                                                  |     3|
|65    |    \SYNC_100_TO_220_BLOCK_1[8].vt_single_sync_inst_X                              |vt_single_sync_61                                                                                                  |     2|
|66    |    \SYNC_100_TO_220_BLOCK_1[9].vt_single_sync_inst_X                              |vt_single_sync_62                                                                                                  |     3|
|67    |    TX_BLOCK_AP_v3_inst                                                            |TX_BLOCK_AP_v3                                                                                                     |  4126|
|68    |      p_1_out                                                                      |\TX_BLOCK_AP_v3_inst/FILTER_I/b2_FILTER_MULT_GEN_P[7].b2_FILTER_MULT_GEN_COEFF[3].b2_mult_out_reg[7,3]_funnel__34  |     8|
|69    |      p_1_out__0                                                                   |\TX_BLOCK_AP_v3_inst/FILTER_I/b2_FILTER_MULT_GEN_P[7].b2_FILTER_MULT_GEN_COEFF[3].b2_mult_out_reg[7,3]_funnel__36  |     8|
|70    |      p_1_out__1                                                                   |\TX_BLOCK_AP_v3_inst/p_1_out__1_funnel                                                                             |     8|
|71    |      p_1_out__2                                                                   |\TX_BLOCK_AP_v3_inst/FILTER_I/b2_FILTER_MULT_GEN_P[7].b2_FILTER_MULT_GEN_COEFF[3].b2_mult_out_reg[7,3]_funnel__26  |     8|
|72    |      p_1_out__3                                                                   |\TX_BLOCK_AP_v3_inst/p_1_out__1_funnel__38                                                                         |     8|
|73    |      p_1_out__4                                                                   |\TX_BLOCK_AP_v3_inst/FILTER_I/b2_FILTER_MULT_GEN_P[7].b2_FILTER_MULT_GEN_COEFF[3].b2_mult_out_reg[7,3]_funnel__28  |     8|
|74    |      p_1_out__5                                                                   |\TX_BLOCK_AP_v3_inst/p_1_out__1_funnel__27                                                                         |     8|
|75    |      p_1_out__6                                                                   |\TX_BLOCK_AP_v3_inst/FILTER_I/b2_FILTER_MULT_GEN_P[7].b2_FILTER_MULT_GEN_COEFF[3].b2_mult_out_reg[7,3]_funnel__27  |     8|
|76    |      p_1_out__7                                                                   |\TX_BLOCK_AP_v3_inst/p_1_out__1_funnel__29                                                                         |     8|
|77    |      p_1_out__8                                                                   |\TX_BLOCK_AP_v3_inst/p_1_out__1_funnel__35                                                                         |     8|
|78    |      p_1_out__9                                                                   |\TX_BLOCK_AP_v3_inst/FILTER_I/b2_FILTER_MULT_GEN_P[7].b2_FILTER_MULT_GEN_COEFF[3].b2_mult_out_reg[7,3]_funnel__35  |     8|
|79    |      p_1_out__10                                                                  |\TX_BLOCK_AP_v3_inst/p_1_out__1_funnel__40                                                                         |     8|
|80    |      p_1_out__11                                                                  |\TX_BLOCK_AP_v3_inst/p_1_out__1_funnel__34                                                                         |     8|
|81    |      p_1_out__12                                                                  |\TX_BLOCK_AP_v3_inst/p_1_out__1_funnel__39                                                                         |     8|
|82    |      p_1_out__13                                                                  |\TX_BLOCK_AP_v3_inst/FILTER_I/b2_FILTER_MULT_GEN_P[7].b2_FILTER_MULT_GEN_COEFF[3].b2_mult_out_reg[7,3]_funnel      |     8|
|83    |      p_1_out__14                                                                  |\TX_BLOCK_AP_v3_inst/p_1_out__1_funnel__36                                                                         |     8|
|84    |      p_1_out__15                                                                  |\TX_BLOCK_AP_v3_inst/FILTER_I/b2_FILTER_MULT_GEN_P[7].b2_FILTER_MULT_GEN_COEFF[3].b2_mult_out_reg[7,3]_funnel__30  |     8|
|85    |      p_1_out__16                                                                  |\TX_BLOCK_AP_v3_inst/FILTER_I/b2_FILTER_MULT_GEN_P[7].b2_FILTER_MULT_GEN_COEFF[3].b2_mult_out_reg[7,3]_funnel__32  |     8|
|86    |      p_1_out__17                                                                  |\TX_BLOCK_AP_v3_inst/p_1_out__1_funnel__37                                                                         |     8|
|87    |      p_1_out__18                                                                  |\TX_BLOCK_AP_v3_inst/FILTER_I/b2_FILTER_MULT_GEN_P[7].b2_FILTER_MULT_GEN_COEFF[3].b2_mult_out_reg[7,3]_funnel__29  |     8|
|88    |      p_1_out__19                                                                  |\TX_BLOCK_AP_v3_inst/p_1_out__1_funnel__24                                                                         |     8|
|89    |      p_1_out__20                                                                  |\TX_BLOCK_AP_v3_inst/FILTER_I/b2_FILTER_MULT_GEN_P[7].b2_FILTER_MULT_GEN_COEFF[3].b2_mult_out_reg[7,3]_funnel__33  |     8|
|90    |      p_1_out__21                                                                  |\TX_BLOCK_AP_v3_inst/p_1_out__1_funnel__33                                                                         |     8|
|91    |      p_1_out__22                                                                  |\TX_BLOCK_AP_v3_inst/FILTER_I/b2_FILTER_MULT_GEN_P[7].b2_FILTER_MULT_GEN_COEFF[3].b2_mult_out_reg[7,3]_funnel__25  |     8|
|92    |      p_1_out__23                                                                  |\TX_BLOCK_AP_v3_inst/p_1_out__1_funnel__25                                                                         |     8|
|93    |      p_1_out__24                                                                  |\TX_BLOCK_AP_v3_inst/p_1_out__1_funnel__26                                                                         |     8|
|94    |      p_1_out__25                                                                  |\TX_BLOCK_AP_v3_inst/FILTER_I/b2_FILTER_MULT_GEN_P[7].b2_FILTER_MULT_GEN_COEFF[3].b2_mult_out_reg[7,3]_funnel__24  |     8|
|95    |      p_1_out__26                                                                  |\TX_BLOCK_AP_v3_inst/p_1_out__1_funnel__28                                                                         |     8|
|96    |      p_1_out__27                                                                  |\TX_BLOCK_AP_v3_inst/p_1_out__1_funnel__30                                                                         |     8|
|97    |      p_1_out__28                                                                  |\TX_BLOCK_AP_v3_inst/p_1_out__1_funnel__32                                                                         |     8|
|98    |      p_1_out__29                                                                  |\TX_BLOCK_AP_v3_inst/FILTER_I/b2_FILTER_MULT_GEN_P[7].b2_FILTER_MULT_GEN_COEFF[3].b2_mult_out_reg[7,3]_funnel__31  |     8|
|99    |      p_1_out__30                                                                  |\TX_BLOCK_AP_v3_inst/p_1_out__1_funnel__31                                                                         |     8|
|100   |      FILTER_I                                                                     |SHAPING_FILTER_v2                                                                                                  |   560|
|101   |        \b2_FILTER_MULT_GEN_P[7].b2_FILTER_MULT_GEN_COEFF[3].b2_mult_out_reg[7,3]  |\TX_BLOCK_AP_v3_inst/FILTER_Q/b2_FILTER_MULT_GEN_P[3].b2_FILTER_MULT_GEN_COEFF[3].b2_mult_out_reg[3,3]_funnel__5   |     8|
|102   |        \b3_OUTPUT_ADD_FG[7].b3_add_out1_reg[7]                                    |\TX_BLOCK_AP_v3_inst/FILTER_I/b3_OUTPUT_ADD_FG[7].b3_add_out1_reg[7]_funnel                                        |     8|
|103   |        \b2_FILTER_MULT_GEN_P[6].b2_FILTER_MULT_GEN_COEFF[3].b2_mult_out_reg[6,3]  |\TX_BLOCK_AP_v3_inst/FILTER_Q/b2_FILTER_MULT_GEN_P[3].b2_FILTER_MULT_GEN_COEFF[3].b2_mult_out_reg[3,3]_funnel__6   |     8|
|104   |        \b3_OUTPUT_ADD_FG[6].b3_add_out1_reg[6]                                    |\TX_BLOCK_AP_v3_inst/FILTER_I/b3_OUTPUT_ADD_FG[7].b3_add_out1_reg[7]_funnel__9                                     |     8|
|105   |        \b2_FILTER_MULT_GEN_P[5].b2_FILTER_MULT_GEN_COEFF[3].b2_mult_out_reg[5,3]  |\TX_BLOCK_AP_v3_inst/FILTER_Q/b2_FILTER_MULT_GEN_P[3].b2_FILTER_MULT_GEN_COEFF[3].b2_mult_out_reg[3,3]_funnel__7   |     8|
|106   |        \b3_OUTPUT_ADD_FG[5].b3_add_out1_reg[5]                                    |\TX_BLOCK_AP_v3_inst/FILTER_I/b3_OUTPUT_ADD_FG[5].b3_add_out1_reg[5]_funnel                                        |     8|
|107   |        \b2_FILTER_MULT_GEN_P[4].b2_FILTER_MULT_GEN_COEFF[3].b2_mult_out_reg[4,3]  |\TX_BLOCK_AP_v3_inst/FILTER_Q/b2_FILTER_MULT_GEN_P[3].b2_FILTER_MULT_GEN_COEFF[3].b2_mult_out_reg[3,3]_funnel__3   |     8|
|108   |        \b3_OUTPUT_ADD_FG[4].b3_add_out1_reg[4]                                    |\TX_BLOCK_AP_v3_inst/FILTER_I/b3_OUTPUT_ADD_FG[5].b3_add_out1_reg[5]_funnel__15                                    |     8|
|109   |        \b2_FILTER_MULT_GEN_P[3].b2_FILTER_MULT_GEN_COEFF[3].b2_mult_out_reg[3,3]  |\TX_BLOCK_AP_v3_inst/FILTER_Q/b2_FILTER_MULT_GEN_P[3].b2_FILTER_MULT_GEN_COEFF[3].b2_mult_out_reg[3,3]_funnel__9   |     8|
|110   |        \b3_OUTPUT_ADD_FG[3].b3_add_out1_reg[3]                                    |\TX_BLOCK_AP_v3_inst/FILTER_I/b3_OUTPUT_ADD_FG[7].b3_add_out1_reg[7]_funnel__8                                     |     8|
|111   |        \b2_FILTER_MULT_GEN_P[2].b2_FILTER_MULT_GEN_COEFF[3].b2_mult_out_reg[2,3]  |\TX_BLOCK_AP_v3_inst/FILTER_I/b2_FILTER_MULT_GEN_P[0].b2_FILTER_MULT_GEN_COEFF[3].b2_mult_out_reg[0,3]_funnel__4   |     8|
|112   |        \b3_OUTPUT_ADD_FG[2].b3_add_out1_reg[2]                                    |\TX_BLOCK_AP_v3_inst/FILTER_I/b3_OUTPUT_ADD_FG[5].b3_add_out1_reg[5]_funnel__16                                    |     8|
|113   |        \b2_FILTER_MULT_GEN_P[1].b2_FILTER_MULT_GEN_COEFF[3].b2_mult_out_reg[1,3]  |\TX_BLOCK_AP_v3_inst/FILTER_I/b2_FILTER_MULT_GEN_P[0].b2_FILTER_MULT_GEN_COEFF[3].b2_mult_out_reg[0,3]_funnel__5   |     8|
|114   |        \b3_OUTPUT_ADD_FG[1].b3_add_out1_reg[1]                                    |\TX_BLOCK_AP_v3_inst/FILTER_I/b3_OUTPUT_ADD_FG[5].b3_add_out1_reg[5]_funnel__18                                    |     8|
|115   |        \b2_FILTER_MULT_GEN_P[0].b2_FILTER_MULT_GEN_COEFF[3].b2_mult_out_reg[0,3]  |\TX_BLOCK_AP_v3_inst/FILTER_I/b2_FILTER_MULT_GEN_P[0].b2_FILTER_MULT_GEN_COEFF[3].b2_mult_out_reg[0,3]_funnel      |     8|
|116   |        \b3_OUTPUT_ADD_FG[0].b3_add_out1_reg[0]                                    |\TX_BLOCK_AP_v3_inst/FILTER_I/b3_OUTPUT_ADD_FG[5].b3_add_out1_reg[5]_funnel__10                                    |     8|
|117   |      FILTER_Q                                                                     |SHAPING_FILTER_v2_63                                                                                               |   610|
|118   |        \b2_FILTER_MULT_GEN_P[7].b2_FILTER_MULT_GEN_COEFF[3].b2_mult_out_reg[7,3]  |\TX_BLOCK_AP_v3_inst/FILTER_Q/b2_FILTER_MULT_GEN_P[3].b2_FILTER_MULT_GEN_COEFF[3].b2_mult_out_reg[3,3]_funnel__8   |     8|
|119   |        \b3_OUTPUT_ADD_FG[7].b3_add_out1_reg[7]                                    |\TX_BLOCK_AP_v3_inst/FILTER_I/b3_OUTPUT_ADD_FG[7].b3_add_out1_reg[7]_funnel__10                                    |     8|
|120   |        \b2_FILTER_MULT_GEN_P[6].b2_FILTER_MULT_GEN_COEFF[3].b2_mult_out_reg[6,3]  |\TX_BLOCK_AP_v3_inst/FILTER_Q/b2_FILTER_MULT_GEN_P[3].b2_FILTER_MULT_GEN_COEFF[3].b2_mult_out_reg[3,3]_funnel__1   |     8|
|121   |        \b3_OUTPUT_ADD_FG[6].b3_add_out1_reg[6]                                    |\TX_BLOCK_AP_v3_inst/FILTER_I/b3_OUTPUT_ADD_FG[7].b3_add_out1_reg[7]_funnel__6                                     |     8|
|122   |        \b2_FILTER_MULT_GEN_P[5].b2_FILTER_MULT_GEN_COEFF[3].b2_mult_out_reg[5,3]  |\TX_BLOCK_AP_v3_inst/FILTER_Q/b2_FILTER_MULT_GEN_P[3].b2_FILTER_MULT_GEN_COEFF[3].b2_mult_out_reg[3,3]_funnel__2   |     8|
|123   |        \b3_OUTPUT_ADD_FG[5].b3_add_out1_reg[5]                                    |\TX_BLOCK_AP_v3_inst/FILTER_I/b3_OUTPUT_ADD_FG[5].b3_add_out1_reg[5]_funnel__14                                    |     8|
|124   |        \b2_FILTER_MULT_GEN_P[4].b2_FILTER_MULT_GEN_COEFF[3].b2_mult_out_reg[4,3]  |\TX_BLOCK_AP_v3_inst/FILTER_Q/b2_FILTER_MULT_GEN_P[3].b2_FILTER_MULT_GEN_COEFF[3].b2_mult_out_reg[3,3]_funnel__4   |     8|
|125   |        \b3_OUTPUT_ADD_FG[4].b3_add_out1_reg[4]                                    |\TX_BLOCK_AP_v3_inst/FILTER_I/b3_OUTPUT_ADD_FG[5].b3_add_out1_reg[5]_funnel__11                                    |     8|
|126   |        \b2_FILTER_MULT_GEN_P[3].b2_FILTER_MULT_GEN_COEFF[3].b2_mult_out_reg[3,3]  |\TX_BLOCK_AP_v3_inst/FILTER_Q/b2_FILTER_MULT_GEN_P[3].b2_FILTER_MULT_GEN_COEFF[3].b2_mult_out_reg[3,3]_funnel      |     8|
|127   |        \b3_OUTPUT_ADD_FG[3].b3_add_out1_reg[3]                                    |\TX_BLOCK_AP_v3_inst/FILTER_I/b3_OUTPUT_ADD_FG[7].b3_add_out1_reg[7]_funnel__7                                     |     8|
|128   |        \b2_FILTER_MULT_GEN_P[2].b2_FILTER_MULT_GEN_COEFF[3].b2_mult_out_reg[2,3]  |\TX_BLOCK_AP_v3_inst/FILTER_I/b2_FILTER_MULT_GEN_P[0].b2_FILTER_MULT_GEN_COEFF[3].b2_mult_out_reg[0,3]_funnel__3   |     8|
|129   |        \b3_OUTPUT_ADD_FG[2].b3_add_out1_reg[2]                                    |\TX_BLOCK_AP_v3_inst/FILTER_I/b3_OUTPUT_ADD_FG[5].b3_add_out1_reg[5]_funnel__13                                    |     8|
|130   |        \b2_FILTER_MULT_GEN_P[1].b2_FILTER_MULT_GEN_COEFF[3].b2_mult_out_reg[1,3]  |\TX_BLOCK_AP_v3_inst/FILTER_I/b2_FILTER_MULT_GEN_P[0].b2_FILTER_MULT_GEN_COEFF[3].b2_mult_out_reg[0,3]_funnel__2   |     8|
|131   |        \b3_OUTPUT_ADD_FG[1].b3_add_out1_reg[1]                                    |\TX_BLOCK_AP_v3_inst/FILTER_I/b3_OUTPUT_ADD_FG[5].b3_add_out1_reg[5]_funnel__17                                    |     8|
|132   |        \b2_FILTER_MULT_GEN_P[0].b2_FILTER_MULT_GEN_COEFF[3].b2_mult_out_reg[0,3]  |\TX_BLOCK_AP_v3_inst/FILTER_I/b2_FILTER_MULT_GEN_P[0].b2_FILTER_MULT_GEN_COEFF[3].b2_mult_out_reg[0,3]_funnel__1   |     8|
|133   |        \b3_OUTPUT_ADD_FG[0].b3_add_out1_reg[0]                                    |\TX_BLOCK_AP_v3_inst/FILTER_I/b3_OUTPUT_ADD_FG[5].b3_add_out1_reg[5]_funnel__12                                    |     8|
|134   |      b0                                                                           |DATA_MEM_AP                                                                                                        |  1934|
|135   |        b1_CDC_FIFO                                                                |axis_data_fifo_0                                                                                                   |   892|
|136   |          inst                                                                     |axis_data_fifo_v2_0_1_top                                                                                          |   892|
|137   |            \gen_fifo.xpm_fifo_axis_inst                                           |xpm_fifo_axis                                                                                                      |   892|
|138   |              \gaxis_rst_sync.xpm_cdc_sync_rst_inst                                |xpm_cdc_sync_rst__3                                                                                                |     2|
|139   |              xpm_fifo_base_inst                                                   |xpm_fifo_base                                                                                                      |   888|
|140   |                \gen_sdpram.xpm_memory_base_inst                                   |xpm_memory_base                                                                                                    |   672|
|141   |                \gen_cdc_pntr.wr_pntr_cdc_inst                                     |xpm_cdc_gray__2                                                                                                    |    18|
|142   |                \gen_cdc_pntr.wr_pntr_cdc_dc_inst                                  |xpm_cdc_gray__parameterized0                                                                                       |    33|
|143   |                \gen_cdc_pntr.rd_pntr_cdc_inst                                     |xpm_cdc_gray                                                                                                       |    18|
|144   |                \gen_cdc_pntr.rd_pntr_cdc_dc_inst                                  |xpm_cdc_gray__parameterized1                                                                                       |    23|
|145   |                \gen_cdc_pntr.rpw_gray_reg                                         |xpm_fifo_reg_vec                                                                                                   |     8|
|146   |                \gen_cdc_pntr.wpr_gray_reg                                         |xpm_fifo_reg_vec_66                                                                                                |     7|
|147   |                \gen_fwft.rdpp1_inst                                               |xpm_counter_updn                                                                                                   |     5|
|148   |                rdp_inst                                                           |xpm_counter_updn__parameterized0                                                                                   |    17|
|149   |                rdpp1_inst                                                         |xpm_counter_updn__parameterized1                                                                                   |     8|
|150   |                rst_d1_inst                                                        |xpm_fifo_reg_bit_67                                                                                                |     2|
|151   |                wrp_inst                                                           |xpm_counter_updn__parameterized0_68                                                                                |    10|
|152   |                wrpp1_inst                                                         |xpm_counter_updn__parameterized1_69                                                                                |     9|
|153   |                wrpp2_inst                                                         |xpm_counter_updn__parameterized2                                                                                   |     9|
|154   |                xpm_fifo_rst_inst                                                  |xpm_fifo_rst                                                                                                       |    37|
|155   |                  \gen_rst_ic.wrst_rd_inst                                         |xpm_cdc_sync_rst__4                                                                                                |     2|
|156   |                  \gen_rst_ic.rrst_wr_inst                                         |xpm_cdc_sync_rst                                                                                                   |     2|
|157   |        b3_DATA_FIFO                                                               |axis_data_fifo_1                                                                                                   |   483|
|158   |          inst                                                                     |axis_data_fifo_v2_0_1_top__parameterized0                                                                          |   483|
|159   |            \gen_fifo.xpm_fifo_axis_inst                                           |xpm_fifo_axis__parameterized0                                                                                      |   483|
|160   |              \gaxis_rst_sync.xpm_cdc_sync_rst_inst                                |xpm_cdc_sync_rst__parameterized0                                                                                   |     4|
|161   |              xpm_fifo_base_inst                                                   |xpm_fifo_base__parameterized0                                                                                      |   477|
|162   |                \gen_sdpram.xpm_memory_base_inst                                   |xpm_memory_base__parameterized0                                                                                    |   329|
|163   |                rdp_inst                                                           |xpm_counter_updn__parameterized3                                                                                   |    39|
|164   |                rdpp1_inst                                                         |xpm_counter_updn__parameterized4                                                                                   |    28|
|165   |                rst_d1_inst                                                        |xpm_fifo_reg_bit                                                                                                   |     2|
|166   |                wrp_inst                                                           |xpm_counter_updn__parameterized3_64                                                                                |    33|
|167   |                wrpp1_inst                                                         |xpm_counter_updn__parameterized4_65                                                                                |    27|
|168   |                xpm_fifo_rst_inst                                                  |xpm_fifo_rst__parameterized0                                                                                       |     7|
|169   |        b4_BROADCASTER                                                             |axis_broadcaster_0                                                                                                 |     8|
|170   |          inst                                                                     |top_axis_broadcaster_0                                                                                             |     8|
|171   |            broadcaster_core                                                       |axis_broadcaster_v1_1_18_core                                                                                      |     8|
|172   |        b2_STREAM_MUX                                                              |adc_strm_mux                                                                                                       |   288|
|173   |    TX_Block_AP_v1_0_S00_AXI_inst                                                  |TX_Block_AP_v1_0_S00_AXI                                                                                           |   227|
+------+-----------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:41 ; elapsed = 00:00:57 . Memory (MB): peak = 3029.051 ; gain = 780.957 ; free physical = 11329 ; free virtual = 94300
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 715 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:38 ; elapsed = 00:00:53 . Memory (MB): peak = 3029.051 ; gain = 591.363 ; free physical = 11370 ; free virtual = 94342
Synthesis Optimization Complete : Time (s): cpu = 00:00:42 ; elapsed = 00:00:58 . Memory (MB): peak = 3029.059 ; gain = 780.957 ; free physical = 11370 ; free virtual = 94342
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 125 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3132.566 ; gain = 0.000 ; free physical = 11156 ; free virtual = 94128
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 88 instances were transformed.
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD_DATA, DSP_PREADD): 64 instances
  RAM32M16 => RAM32M16 (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 24 instances

INFO: [Common 17-83] Releasing license: Synthesis
459 Infos, 203 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:53 ; elapsed = 00:01:14 . Memory (MB): peak = 3132.566 ; gain = 1691.043 ; free physical = 11295 ; free virtual = 94267
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3132.566 ; gain = 0.000 ; free physical = 11300 ; free virtual = 94272
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_AP/Basic_1x1.runs/design_1_TX_Block_AP_0_0_synth_1/design_1_TX_Block_AP_0_0.dcp' has been generated.
WARNING: [Common 17-576] 'use_project_ipc' is deprecated. This option is deprecated and no longer used.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP design_1_TX_Block_AP_0_0, cache-ID = 4088cd597b159a6b
INFO: [Coretcl 2-1174] Renamed 108 cell refs.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3156.578 ; gain = 0.000 ; free physical = 11693 ; free virtual = 94685
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_AP/Basic_1x1.runs/design_1_TX_Block_AP_0_0_synth_1/design_1_TX_Block_AP_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_TX_Block_AP_0_0_utilization_synth.rpt -pb design_1_TX_Block_AP_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Mar 23 09:05:27 2021...
