INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/user/Documents/PED/project_4/project_4.srcs/sources_1/new/CLOCK05.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'CLOCK05'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/user/Documents/PED/project_4/project_4.srcs/sources_1/new/CLOCK60.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'CLOCK60'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/user/Documents/PED/project_4/project_4.srcs/sim_1/new/testbench.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'testbench'
