{"sha": "c02c39fad02c386f6e687e28282973f580fc95ac", "node_id": "MDY6Q29tbWl0MTM2NTMxMDA6YzAyYzM5ZmFkMDJjMzg2ZjZlNjg3ZTI4MjgyOTczZjU4MGZjOTVhYw==", "commit": {"author": {"name": "Cui,Lili", "email": "lili.cui@intel.com", "date": "2021-04-12T01:59:25Z"}, "committer": {"name": "liuhongt", "email": "hongtao.liu@intel.com", "date": "2021-04-12T07:42:26Z"}, "message": "Add rocketlake to gcc.\n\ngcc/\n\t* common/config/i386/cpuinfo.h (get_intel_cpu): Handle\n\trocketlake.\n\t* common/config/i386/i386-common.c (processor_names): Add\n\trocketlake.\n\t(processor_alias_table): Add rocketlake.\n\t* common/config/i386/i386-cpuinfo.h (processor_subtypes): Add\n\tINTEL_COREI7_ROCKETLAKE.\n\t* config.gcc: Add -march=rocketlake.\n\t* config/i386/i386-c.c (ix86_target_macros_internal): Handle\n\trocketlake.\n\t* config/i386/i386-options.c (m_ROCKETLAKE)  : Define.\n\t(processor_cost_table): Add rocketlake cost.\n\t* config/i386/i386.h (ix86_size_cost) : Define\n\tTARGET_ROCKETLAKE.\n\t(processor_type) : Add PROCESSOR_ROCKETLAKE.\n\t(PTA_ROCKETLAKE): Ditto.\n\t* doc/extend.texi: Add rocketlake.\n\t* doc/invoke.texi: Add rocketlake.\n\ngcc/testsuite/\n\t* gcc.target/i386/funcspec-56.inc: Handle new march.\n\t* g++.target/i386/mv16.C: Handle new march", "tree": {"sha": "72e5131de2e2c403283b32de7ca7a00ecffb9186", "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/trees/72e5131de2e2c403283b32de7ca7a00ecffb9186"}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/commits/c02c39fad02c386f6e687e28282973f580fc95ac", "comment_count": 0, "verification": {"verified": false, "reason": "unsigned", "signature": null, "payload": null}}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/c02c39fad02c386f6e687e28282973f580fc95ac", "html_url": "https://github.com/Rust-GCC/gccrs/commit/c02c39fad02c386f6e687e28282973f580fc95ac", "comments_url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/c02c39fad02c386f6e687e28282973f580fc95ac/comments", "author": {"login": "cuilili8868", "id": 54013017, "node_id": "MDQ6VXNlcjU0MDEzMDE3", "avatar_url": "https://avatars.githubusercontent.com/u/54013017?v=4", "gravatar_id": "", "url": "https://api.github.com/users/cuilili8868", "html_url": "https://github.com/cuilili8868", "followers_url": "https://api.github.com/users/cuilili8868/followers", "following_url": "https://api.github.com/users/cuilili8868/following{/other_user}", "gists_url": "https://api.github.com/users/cuilili8868/gists{/gist_id}", "starred_url": "https://api.github.com/users/cuilili8868/starred{/owner}{/repo}", "subscriptions_url": "https://api.github.com/users/cuilili8868/subscriptions", "organizations_url": "https://api.github.com/users/cuilili8868/orgs", "repos_url": "https://api.github.com/users/cuilili8868/repos", "events_url": "https://api.github.com/users/cuilili8868/events{/privacy}", "received_events_url": "https://api.github.com/users/cuilili8868/received_events", "type": "User", "site_admin": false}, "committer": {"login": "algebra84", "id": 22926165, "node_id": "MDQ6VXNlcjIyOTI2MTY1", "avatar_url": "https://avatars.githubusercontent.com/u/22926165?v=4", "gravatar_id": "", "url": "https://api.github.com/users/algebra84", "html_url": "https://github.com/algebra84", "followers_url": "https://api.github.com/users/algebra84/followers", "following_url": "https://api.github.com/users/algebra84/following{/other_user}", "gists_url": "https://api.github.com/users/algebra84/gists{/gist_id}", "starred_url": "https://api.github.com/users/algebra84/starred{/owner}{/repo}", "subscriptions_url": "https://api.github.com/users/algebra84/subscriptions", "organizations_url": "https://api.github.com/users/algebra84/orgs", "repos_url": "https://api.github.com/users/algebra84/repos", "events_url": "https://api.github.com/users/algebra84/events{/privacy}", "received_events_url": "https://api.github.com/users/algebra84/received_events", "type": "User", "site_admin": false}, "parents": [{"sha": "f2be08339b77d3495e210d6b5d9cea927f437720", "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/f2be08339b77d3495e210d6b5d9cea927f437720", "html_url": "https://github.com/Rust-GCC/gccrs/commit/f2be08339b77d3495e210d6b5d9cea927f437720"}], "stats": {"total": 50, "additions": 46, "deletions": 4}, "files": [{"sha": "458f41de77684d9be98d932643db5616df0d88df", "filename": "gcc/common/config/i386/cpuinfo.h", "status": "modified", "additions": 8, "deletions": 2, "changes": 10, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/c02c39fad02c386f6e687e28282973f580fc95ac/gcc%2Fcommon%2Fconfig%2Fi386%2Fcpuinfo.h", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/c02c39fad02c386f6e687e28282973f580fc95ac/gcc%2Fcommon%2Fconfig%2Fi386%2Fcpuinfo.h", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Fcommon%2Fconfig%2Fi386%2Fcpuinfo.h?ref=c02c39fad02c386f6e687e28282973f580fc95ac", "patch": "@@ -404,14 +404,20 @@ get_intel_cpu (struct __processor_model *cpu_model,\n     case 0xa5:\n     case 0xa6:\n       /* Comet Lake.  */\n-    case 0xa7:\n-      /* Rocket Lake.  */\n       cpu = \"skylake\";\n       CHECK___builtin_cpu_is (\"corei7\");\n       CHECK___builtin_cpu_is (\"skylake\");\n       cpu_model->__cpu_type = INTEL_COREI7;\n       cpu_model->__cpu_subtype = INTEL_COREI7_SKYLAKE;\n       break;\n+    case 0xa7:\n+      /* Rocket Lake.  */\n+      cpu = \"rocketlake\";\n+      CHECK___builtin_cpu_is (\"corei7\");\n+      CHECK___builtin_cpu_is (\"rocketlake\");\n+      cpu_model->__cpu_type = INTEL_COREI7;\n+      cpu_model->__cpu_subtype = INTEL_COREI7_ROCKETLAKE;\n+      break;\n     case 0x55:\n       CHECK___builtin_cpu_is (\"corei7\");\n       cpu_model->__cpu_type = INTEL_COREI7;"}, {"sha": "1e6c1590ac4e0bf757f95d3b59e944e64f40887b", "filename": "gcc/common/config/i386/i386-common.c", "status": "modified", "additions": 4, "deletions": 0, "changes": 4, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/c02c39fad02c386f6e687e28282973f580fc95ac/gcc%2Fcommon%2Fconfig%2Fi386%2Fi386-common.c", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/c02c39fad02c386f6e687e28282973f580fc95ac/gcc%2Fcommon%2Fconfig%2Fi386%2Fi386-common.c", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Fcommon%2Fconfig%2Fi386%2Fi386-common.c?ref=c02c39fad02c386f6e687e28282973f580fc95ac", "patch": "@@ -1743,6 +1743,7 @@ const char *const processor_names[] =\n   \"skylake-avx512\",\n   \"cannonlake\",\n   \"icelake-client\",\n+  \"rocketlake\",\n   \"icelake-server\",\n   \"cascadelake\",\n   \"tigerlake\",\n@@ -1845,6 +1846,9 @@ const pta processor_alias_table[] =\n   {\"icelake-client\", PROCESSOR_ICELAKE_CLIENT, CPU_HASWELL,\n     PTA_ICELAKE_CLIENT,\n     M_CPU_SUBTYPE (INTEL_COREI7_ICELAKE_CLIENT), P_PROC_AVX512F},\n+  {\"rocketlake\", PROCESSOR_ROCKETLAKE, CPU_HASWELL,\n+    PTA_ROCKETLAKE,\n+    M_CPU_SUBTYPE (INTEL_COREI7_ROCKETLAKE), P_PROC_AVX512F},\n   {\"icelake-server\", PROCESSOR_ICELAKE_SERVER, CPU_HASWELL,\n     PTA_ICELAKE_SERVER,\n     M_CPU_SUBTYPE (INTEL_COREI7_ICELAKE_SERVER), P_PROC_AVX512F},"}, {"sha": "e68dd656046f3ec1059ef7d6d2a24e3b99e1f136", "filename": "gcc/common/config/i386/i386-cpuinfo.h", "status": "modified", "additions": 1, "deletions": 0, "changes": 1, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/c02c39fad02c386f6e687e28282973f580fc95ac/gcc%2Fcommon%2Fconfig%2Fi386%2Fi386-cpuinfo.h", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/c02c39fad02c386f6e687e28282973f580fc95ac/gcc%2Fcommon%2Fconfig%2Fi386%2Fi386-cpuinfo.h", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Fcommon%2Fconfig%2Fi386%2Fi386-cpuinfo.h?ref=c02c39fad02c386f6e687e28282973f580fc95ac", "patch": "@@ -88,6 +88,7 @@ enum processor_subtypes\n   INTEL_COREI7_SAPPHIRERAPIDS,\n   INTEL_COREI7_ALDERLAKE,\n   AMDFAM19H_ZNVER3,\n+  INTEL_COREI7_ROCKETLAKE,\n   CPU_SUBTYPE_MAX\n };\n "}, {"sha": "357b0bed06739446344a29de408331abf80e671c", "filename": "gcc/config.gcc", "status": "modified", "additions": 1, "deletions": 1, "changes": 2, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/c02c39fad02c386f6e687e28282973f580fc95ac/gcc%2Fconfig.gcc", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/c02c39fad02c386f6e687e28282973f580fc95ac/gcc%2Fconfig.gcc", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Fconfig.gcc?ref=c02c39fad02c386f6e687e28282973f580fc95ac", "patch": "@@ -677,7 +677,7 @@ opteron-sse3 nocona core2 corei7 corei7-avx core-avx-i core-avx2 atom \\\n slm nehalem westmere sandybridge ivybridge haswell broadwell bonnell \\\n silvermont knl knm skylake-avx512 cannonlake icelake-client icelake-server \\\n skylake goldmont goldmont-plus tremont cascadelake tigerlake cooperlake \\\n-sapphirerapids alderlake eden-x2 nano nano-1000 nano-2000 nano-3000 \\\n+sapphirerapids alderlake rocketlake eden-x2 nano nano-1000 nano-2000 nano-3000 \\\n nano-x2 eden-x4 nano-x4 x86-64 x86-64-v2 x86-64-v3 x86-64-v4 native\"\n \n # Additional x86 processors supported by --with-cpu=.  Each processor"}, {"sha": "be46d0506adc76eb36cd0a0b2bcc42da908dc0d2", "filename": "gcc/config/i386/i386-c.c", "status": "modified", "additions": 7, "deletions": 0, "changes": 7, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/c02c39fad02c386f6e687e28282973f580fc95ac/gcc%2Fconfig%2Fi386%2Fi386-c.c", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/c02c39fad02c386f6e687e28282973f580fc95ac/gcc%2Fconfig%2Fi386%2Fi386-c.c", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Fconfig%2Fi386%2Fi386-c.c?ref=c02c39fad02c386f6e687e28282973f580fc95ac", "patch": "@@ -242,6 +242,10 @@ ix86_target_macros_internal (HOST_WIDE_INT isa_flag,\n       def_or_undef (parse_in, \"__alderlake\");\n       def_or_undef (parse_in, \"__alderlake__\");\n       break;\n+    case PROCESSOR_ROCKETLAKE:\n+      def_or_undef (parse_in, \"__rocketlake\");\n+      def_or_undef (parse_in, \"__rocketlake__\");\n+      break;\n     /* use PROCESSOR_max to not set/unset the arch macro.  */\n     case PROCESSOR_max:\n       break;\n@@ -405,6 +409,9 @@ ix86_target_macros_internal (HOST_WIDE_INT isa_flag,\n     case PROCESSOR_ALDERLAKE:\n       def_or_undef (parse_in, \"__tune_alderlake__\");\n       break;\n+    case PROCESSOR_ROCKETLAKE:\n+      def_or_undef (parse_in, \"__tune_rocketlake__\");\n+      break;\n     case PROCESSOR_INTEL:\n     case PROCESSOR_GENERIC:\n       break;"}, {"sha": "91da2849c498103cb1b5820853e1acde8edeca78", "filename": "gcc/config/i386/i386-options.c", "status": "modified", "additions": 4, "deletions": 1, "changes": 5, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/c02c39fad02c386f6e687e28282973f580fc95ac/gcc%2Fconfig%2Fi386%2Fi386-options.c", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/c02c39fad02c386f6e687e28282973f580fc95ac/gcc%2Fconfig%2Fi386%2Fi386-options.c", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Fconfig%2Fi386%2Fi386-options.c?ref=c02c39fad02c386f6e687e28282973f580fc95ac", "patch": "@@ -126,9 +126,11 @@ along with GCC; see the file COPYING3.  If not see\n #define m_COOPERLAKE (HOST_WIDE_INT_1U<<PROCESSOR_COOPERLAKE)\n #define m_SAPPHIRERAPIDS (HOST_WIDE_INT_1U<<PROCESSOR_SAPPHIRERAPIDS)\n #define m_ALDERLAKE (HOST_WIDE_INT_1U<<PROCESSOR_ALDERLAKE)\n+#define m_ROCKETLAKE (HOST_WIDE_INT_1U<<PROCESSOR_ROCKETLAKE)\n #define m_CORE_AVX512 (m_SKYLAKE_AVX512 | m_CANNONLAKE \\\n \t\t       | m_ICELAKE_CLIENT | m_ICELAKE_SERVER | m_CASCADELAKE \\\n-\t\t       | m_TIGERLAKE | m_COOPERLAKE | m_SAPPHIRERAPIDS)\n+\t\t       | m_TIGERLAKE | m_COOPERLAKE | m_SAPPHIRERAPIDS \\\n+\t\t       | m_ROCKETLAKE)\n #define m_CORE_AVX2 (m_HASWELL | m_SKYLAKE | m_ALDERLAKE | m_CORE_AVX512)\n #define m_CORE_ALL (m_CORE2 | m_NEHALEM  | m_SANDYBRIDGE | m_CORE_AVX2)\n #define m_GOLDMONT (HOST_WIDE_INT_1U<<PROCESSOR_GOLDMONT)\n@@ -724,6 +726,7 @@ static const struct processor_costs *processor_cost_table[] =\n   &icelake_cost,\n   &icelake_cost,\n   &icelake_cost,\n+  &icelake_cost,\n   &skylake_cost,\n   &icelake_cost,\n   &skylake_cost,"}, {"sha": "fab1b3c43d68826c5bca6d9439b0ed3b740b6e54", "filename": "gcc/config/i386/i386.h", "status": "modified", "additions": 3, "deletions": 0, "changes": 3, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/c02c39fad02c386f6e687e28282973f580fc95ac/gcc%2Fconfig%2Fi386%2Fi386.h", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/c02c39fad02c386f6e687e28282973f580fc95ac/gcc%2Fconfig%2Fi386%2Fi386.h", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Fconfig%2Fi386%2Fi386.h?ref=c02c39fad02c386f6e687e28282973f580fc95ac", "patch": "@@ -473,6 +473,7 @@ extern const struct processor_costs ix86_size_cost;\n #define TARGET_COOPERLAKE (ix86_tune == PROCESSOR_COOPERLAKE)\n #define TARGET_SAPPHIRERAPIDS (ix86_tune == PROCESSOR_SAPPHIRERAPIDS)\n #define TARGET_ALDERLAKE (ix86_tune == PROCESSOR_ALDERLAKE)\n+#define TARGET_ROCKETLAKE (ix86_tune == PROCESSOR_ROCKETLAKE)\n #define TARGET_INTEL (ix86_tune == PROCESSOR_INTEL)\n #define TARGET_GENERIC (ix86_tune == PROCESSOR_GENERIC)\n #define TARGET_AMDFAM10 (ix86_tune == PROCESSOR_AMDFAM10)\n@@ -2386,6 +2387,7 @@ enum processor_type\n   PROCESSOR_COOPERLAKE,\n   PROCESSOR_SAPPHIRERAPIDS,\n   PROCESSOR_ALDERLAKE,\n+  PROCESSOR_ROCKETLAKE,\n   PROCESSOR_INTEL,\n   PROCESSOR_GEODE,\n   PROCESSOR_K6,\n@@ -2539,6 +2541,7 @@ constexpr wide_int_bitmask PTA_CANNONLAKE = PTA_SKYLAKE | PTA_AVX512F\n constexpr wide_int_bitmask PTA_ICELAKE_CLIENT = PTA_CANNONLAKE | PTA_AVX512VNNI\n   | PTA_GFNI | PTA_VAES | PTA_AVX512VBMI2 | PTA_VPCLMULQDQ | PTA_AVX512BITALG\n   | PTA_RDPID | PTA_AVX512VPOPCNTDQ;\n+constexpr wide_int_bitmask PTA_ROCKETLAKE = PTA_ICELAKE_CLIENT & ~PTA_SGX;\n constexpr wide_int_bitmask PTA_ICELAKE_SERVER = PTA_ICELAKE_CLIENT\n   | PTA_PCONFIG | PTA_WBNOINVD | PTA_CLWB;\n constexpr wide_int_bitmask PTA_TIGERLAKE = PTA_ICELAKE_CLIENT | PTA_MOVDIRI"}, {"sha": "e28e186099069119b1604a21ebbd14a7bba70dbd", "filename": "gcc/doc/extend.texi", "status": "modified", "additions": 3, "deletions": 0, "changes": 3, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/c02c39fad02c386f6e687e28282973f580fc95ac/gcc%2Fdoc%2Fextend.texi", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/c02c39fad02c386f6e687e28282973f580fc95ac/gcc%2Fdoc%2Fextend.texi", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Fdoc%2Fextend.texi?ref=c02c39fad02c386f6e687e28282973f580fc95ac", "patch": "@@ -23046,6 +23046,9 @@ Intel Core i7 sapphirerapids CPU.\n @item alderlake\n Intel Core i7 Alderlake CPU.\n \n+@item rocketlake\n+Intel Core i7 Rocketlake CPU.\n+\n @item bonnell\n Intel Atom Bonnell CPU.\n "}, {"sha": "1755124647796962669932fc14afde436d5b24cd", "filename": "gcc/doc/invoke.texi", "status": "modified", "additions": 8, "deletions": 0, "changes": 8, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/c02c39fad02c386f6e687e28282973f580fc95ac/gcc%2Fdoc%2Finvoke.texi", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/c02c39fad02c386f6e687e28282973f580fc95ac/gcc%2Fdoc%2Finvoke.texi", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Fdoc%2Finvoke.texi?ref=c02c39fad02c386f6e687e28282973f580fc95ac", "patch": "@@ -30194,6 +30194,14 @@ MOVDIR64B, CLDEMOTE, WAITPKG, ADCX, AVX, AVX2, BMI, BMI2, F16C, FMA, LZCNT,\n PCONFIG, PKU, VAES, VPCLMULQDQ, SERIALIZE, HRESET, KL, WIDEKL and AVX-VNNI\n instruction set support.\n \n+@item rocketlake\n+Intel Rocketlake CPU with 64-bit extensions, MOVBE, MMX, SSE, SSE2,\n+SSE3, SSSE3, SSE4.1, SSE4.2, POPCNT, PKU, AVX, AVX2, AES, PCLMUL, FSGSBASE,\n+RDRND, FMA, BMI, BMI2, F16C, RDSEED, ADCX, PREFETCHW, CLFLUSHOPT, XSAVEC,\n+XSAVES, AVX512F, AVX512VL, AVX512BW, AVX512DQ, AVX512CD, AVX512VBMI,\n+AVX512IFMA, SHA, CLWB, UMIP, RDPID, GFNI, AVX512VBMI2, AVX512VPOPCNTDQ,\n+AVX512BITALG, AVX512VNNI, VPCLMULQDQ, VAES instruction set support.\n+\n @item k6\n AMD K6 CPU with MMX instruction set support.\n "}, {"sha": "68392872931eb026dc1814a47664230ef4812f8d", "filename": "gcc/testsuite/g++.target/i386/mv16.C", "status": "modified", "additions": 6, "deletions": 0, "changes": 6, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/c02c39fad02c386f6e687e28282973f580fc95ac/gcc%2Ftestsuite%2Fg%2B%2B.target%2Fi386%2Fmv16.C", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/c02c39fad02c386f6e687e28282973f580fc95ac/gcc%2Ftestsuite%2Fg%2B%2B.target%2Fi386%2Fmv16.C", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Ftestsuite%2Fg%2B%2B.target%2Fi386%2Fmv16.C?ref=c02c39fad02c386f6e687e28282973f580fc95ac", "patch": "@@ -88,6 +88,10 @@ int __attribute__ ((target(\"arch=alderlake\"))) foo () {\n   return 23;\n }\n \n+int __attribute__ ((target(\"arch=rocketlake\"))) foo () {\n+  return 24;\n+}\n+\n int main ()\n {\n   int val = foo ();\n@@ -124,6 +128,8 @@ int main ()\n     assert (val == 22);\n   else if (__builtin_cpu_is (\"alderlake\"))\n     assert (val == 23);\n+  else if (__builtin_cpu_is (\"rocketlake\"))\n+    assert (val == 24);\n   else\n     assert (val == 0);\n "}, {"sha": "79265c7c94f3ff1f55a82b5946f284f27a7ff0ad", "filename": "gcc/testsuite/gcc.target/i386/funcspec-56.inc", "status": "modified", "additions": 1, "deletions": 0, "changes": 1, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/c02c39fad02c386f6e687e28282973f580fc95ac/gcc%2Ftestsuite%2Fgcc.target%2Fi386%2Ffuncspec-56.inc", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/c02c39fad02c386f6e687e28282973f580fc95ac/gcc%2Ftestsuite%2Fgcc.target%2Fi386%2Ffuncspec-56.inc", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Ftestsuite%2Fgcc.target%2Fi386%2Ffuncspec-56.inc?ref=c02c39fad02c386f6e687e28282973f580fc95ac", "patch": "@@ -181,6 +181,7 @@ extern void test_arch_tigerlake (void)          __attribute__((__target__(\"arch=\n extern void test_arch_cooperlake (void)         __attribute__((__target__(\"arch=cooperlake\")));\n extern void test_arch_sapphirerapids (void)\t__attribute__((__target__(\"arch=sapphirerapids\")));\n extern void test_arch_alderlake (void)          __attribute__((__target__(\"arch=alderlake\")));\n+extern void test_arch_rocketlake (void)         __attribute__((__target__(\"arch=rocketlake\")));\n extern void test_arch_k8 (void)\t\t\t__attribute__((__target__(\"arch=k8\")));\n extern void test_arch_k8_sse3 (void)\t\t__attribute__((__target__(\"arch=k8-sse3\")));\n extern void test_arch_opteron (void)\t\t__attribute__((__target__(\"arch=opteron\")));"}]}