# Copyright (C) 2019  Intel Corporation. All rights reserved.
# Your use of Intel Corporation's design tools, logic functions 
# and other software and tools, and any partner logic 
# functions, and any output files from any of the foregoing 
# (including device programming or simulation files), and any 
# associated documentation or information are expressly subject 
# to the terms and conditions of the Intel Program License 
# Subscription Agreement, the Intel Quartus Prime License Agreement,
# the Intel FPGA IP License Agreement, or other applicable license
# agreement, including, without limitation, that your use is for
# the sole purpose of programming logic devices manufactured by
# Intel and sold by Intel or its authorized distributors.  Please
# refer to the applicable agreement for further details, at
# https://fpgasoftware.intel.com/eula.

# Quartus Prime Version 18.1.1 Build 646 04/11/2019 SJ Lite Edition
# File: C:\git\ELEC241-Staff\demos\ADXL345\FPGA\AXDL345_Example_assignments.csv
# Generated on: Thu Mar 25 14:59:42 2021

Status,From,To,Assignment Name,Value,Enabled,Entity,Comment,Tag
Ok,,CLOCK_50,Location,PIN_R8,Yes,,,
Ok,,RESET_N,Location,PIN_J15,Yes,,,
Ok,,SCLK_CPU,Location,PIN_D5,Yes,,,
Ok,,MOSI_CPU,Location,PIN_D6,Yes,,,
Ok,,MISO_CPU,Location,PIN_A6,Yes,,,
Ok,,SS_N_CPU,Location,PIN_A2,Yes,,,
Ok,,ADXL_CSn,Location,PIN_G5,Yes,,,
Ok,,ADXL_SCLK,Location,PIN_F2,Yes,,,
Ok,,ADXL_SDIO,Location,PIN_F1,Yes,,,
,<<new>>,<<new>>,<<new>>,,,,,
