
---------- Begin Simulation Statistics ----------
final_tick                               263209421000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  86981                       # Simulator instruction rate (inst/s)
host_mem_usage                                 942132                       # Number of bytes of host memory used
host_op_rate                                   169442                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  1149.67                       # Real time elapsed on the host
host_tick_rate                              228943169                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000003                       # Number of instructions simulated
sim_ops                                     194802755                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.263209                       # Number of seconds simulated
sim_ticks                                263209421000                       # Number of ticks simulated
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.apic_clk_domain.clock                16000                       # Clock period in ticks
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBLookups             54809442                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect            1003092                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect           8645983                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted          58944671                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits           10514376                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups        54809442                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses         44295066                       # Number of indirect misses.
system.cpu.branchPred.lookups                58944671                       # Number of BP lookups
system.cpu.branchPred.usedRAS                 3027710                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted      6883353                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                 137096207                       # number of cc regfile reads
system.cpu.cc_regfile_writes                 83984001                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts           8653589                       # The number of times a branch was mispredicted
system.cpu.commit.branches                   22766745                       # Number of branches committed
system.cpu.commit.bw_lim_events               7779585                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls           52866                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts       187267876                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts            100000003                       # Number of instructions committed
system.cpu.commit.committedOps              194802755                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples    198880267                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     0.979498                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.993886                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0    140488129     70.64%     70.64% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1     17428786      8.76%     79.40% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2      9547519      4.80%     84.20% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3     11043367      5.55%     89.76% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4      5544243      2.79%     92.54% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5      3174300      1.60%     94.14% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6      2256688      1.13%     95.27% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7      1617650      0.81%     96.09% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8      7779585      3.91%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total    198880267                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                    1640787                       # Number of committed floating point instructions.
system.cpu.commit.function_calls              1335661                       # Number of function calls committed.
system.cpu.commit.int_insts                 193397050                       # Number of committed integer instructions.
system.cpu.commit.loads                      24613514                       # Number of loads committed
system.cpu.commit.membars                       34680                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass       639959      0.33%      0.33% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu        153145701     78.62%     78.94% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult          164750      0.08%     79.03% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv           337441      0.17%     79.20% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd          56925      0.03%     79.23% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     79.23% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt            608      0.00%     79.23% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     79.23% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     79.23% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     79.23% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     79.23% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     79.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd             550      0.00%     79.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     79.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu           46556      0.02%     79.26% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     79.26% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt           96364      0.05%     79.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc         509233      0.26%     79.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     79.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     79.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift           351      0.00%     79.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     79.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     79.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     79.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd          121      0.00%     79.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     79.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     79.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt          433      0.00%     79.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv           42      0.00%     79.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     79.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult          121      0.00%     79.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     79.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     79.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     79.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     79.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     79.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     79.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     79.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     79.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     79.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     79.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     79.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     79.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     79.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     79.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     79.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     79.57% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead        24538910     12.60%     92.16% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite       14422927      7.40%     99.57% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead        74604      0.04%     99.61% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite       767159      0.39%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total         194802755                       # Class of committed instruction
system.cpu.commit.refs                       39803600                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.committedInsts                   100000003                       # Number of Instructions Simulated
system.cpu.committedOps                     194802755                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               2.632094                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         2.632094                       # CPI: Total CPI of All Threads
system.cpu.dcache.ReadReq_accesses::.cpu.data     36387793                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     36387793                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 63670.498514                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 63670.498514                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 58976.533311                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 58976.533311                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_hits::.cpu.data     35647854                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        35647854                       # number of ReadReq hits
system.cpu.dcache.ReadReq_miss_latency::.cpu.data  47112285000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  47112285000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.020335                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.020335                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_misses::.cpu.data       739939                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        739939                       # number of ReadReq misses
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data       311161                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       311161                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data  25287840000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  25287840000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.011784                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.011784                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       428778                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       428778                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_accesses::.cpu.data     15190661                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     15190661                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 85430.399721                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 85430.399721                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 84251.428437                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 84251.428437                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     15014153                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       15014153                       # number of WriteReq hits
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  15079148994                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  15079148994                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.011620                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.011620                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_misses::.cpu.data       176508                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       176508                       # number of WriteReq misses
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data         3771                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         3771                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  14553338994                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  14553338994                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.011371                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.011371                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       172737                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       172737                       # number of WriteReq MSHR misses
system.cpu.dcache.avg_blocked_cycles::no_mshrs    30.666380                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    41.222222                       # average number of cycles each access was blocked
system.cpu.dcache.blocked::no_mshrs              2326                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               9                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_mshrs        71330                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          371                       # number of cycles access was blocked
system.cpu.dcache.demand_accesses::.cpu.data     51578454                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     51578454                       # number of demand (read+write) accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 67861.462795                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 67861.462795                       # average overall miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 66234.722316                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 66234.722316                       # average overall mshr miss latency
system.cpu.dcache.demand_hits::.cpu.data     50662007                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         50662007                       # number of demand (read+write) hits
system.cpu.dcache.demand_miss_latency::.cpu.data  62191433994                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  62191433994                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_rate::.cpu.data     0.017768                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.017768                       # miss rate for demand accesses
system.cpu.dcache.demand_misses::.cpu.data       916447                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         916447                       # number of demand (read+write) misses
system.cpu.dcache.demand_mshr_hits::.cpu.data       314932                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       314932                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  39841178994                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  39841178994                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.011662                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.011662                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_misses::.cpu.data       601515                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       601515                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_accesses::.cpu.data     51578454                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     51578454                       # number of overall (read+write) accesses
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 67861.462795                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 67861.462795                       # average overall miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 66234.722316                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 66234.722316                       # average overall mshr miss latency
system.cpu.dcache.overall_hits::.cpu.data     50662007                       # number of overall hits
system.cpu.dcache.overall_hits::total        50662007                       # number of overall hits
system.cpu.dcache.overall_miss_latency::.cpu.data  62191433994                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  62191433994                       # number of overall miss cycles
system.cpu.dcache.overall_miss_rate::.cpu.data     0.017768                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.017768                       # miss rate for overall accesses
system.cpu.dcache.overall_misses::.cpu.data       916447                       # number of overall misses
system.cpu.dcache.overall_misses::total        916447                       # number of overall misses
system.cpu.dcache.overall_mshr_hits::.cpu.data       314932                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       314932                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  39841178994                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  39841178994                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.011662                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.011662                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_misses::.cpu.data       601515                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       601515                       # number of overall MSHR misses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 263209421000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.replacements                 598597                       # number of replacements
system.cpu.dcache.tags.age_task_id_blocks_1024::0           11                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          103                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          634                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          255                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           21                       # Occupied blocks per task id
system.cpu.dcache.tags.avg_refs             85.494899                       # Average number of references to valid blocks.
system.cpu.dcache.tags.data_accesses        103756529                       # Number of data accesses
system.cpu.dcache.tags.occ_blocks::.cpu.data  1023.680385                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.999688                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999688                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 263209421000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.sampled_refs            599621                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.tag_accesses         103756529                       # Number of tag accesses
system.cpu.dcache.tags.tagsinuse          1023.680385                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            51264537                       # Total number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            225000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.writebacks::.writebacks       368345                       # number of writebacks
system.cpu.dcache.writebacks::total            368345                       # number of writebacks
system.cpu.decode.BlockedCycles              37855966                       # Number of cycles decode is blocked
system.cpu.decode.DecodedInsts              456778302                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                117392561                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                  60459785                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                8684663                       # Number of cycles decode is squashing
system.cpu.decode.UnblockCycles               4813494                       # Number of cycles decode is unblocking
system.cpu.dtb.rdAccesses                    39362462                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                       1230009                       # TLB misses on read requests
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 263209421000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.wrAccesses                    20615309                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                        179750                       # TLB misses on write requests
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 263209421000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 263209421000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.fetch.Branches                    58944671                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                  33395175                       # Number of cache lines fetched
system.cpu.fetch.Cycles                      91968522                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes               5099658                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.IcacheWaitRetryStallCycles        19207                       # Number of stall cycles due to full MSHR
system.cpu.fetch.Insts                      247744212                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                14033                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingQuiesceStallCycles          656                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.PendingTrapStallCycles         61972                       # Number of stall cycles due to pending traps
system.cpu.fetch.SquashCycles                17369326                       # Number of cycles fetch has spent squashing
system.cpu.fetch.TlbCycles                          3                       # Number of cycles fetch has spent waiting for tlb
system.cpu.fetch.branchRate                  0.223946                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles          128457413                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches           13542086                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        0.941244                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples          229206469                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              2.132143                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             3.351922                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                156408196     68.24%     68.24% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                  3162588      1.38%     69.62% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                  3054935      1.33%     70.95% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                  3498523      1.53%     72.48% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                  3221451      1.41%     73.88% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                  3763682      1.64%     75.53% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                  3852462      1.68%     77.21% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                  3843171      1.68%     78.88% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                 48401461     21.12%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total            229206469                       # Number of instructions fetched each cycle (Total)
system.cpu.fp_regfile_reads                   2408349                       # number of floating regfile reads
system.cpu.fp_regfile_writes                   843455                       # number of floating regfile writes
system.cpu.icache.ReadReq_accesses::.cpu.inst     33394945                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     33394945                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 29466.506509                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 29466.506509                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 28740.869448                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 28740.869448                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_hits::.cpu.inst     25502251                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        25502251                       # number of ReadReq hits
system.cpu.icache.ReadReq_miss_latency::.cpu.inst 232570119125                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total 232570119125                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.236344                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.236344                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_misses::.cpu.inst      7892694                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total       7892694                       # number of ReadReq misses
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst       881152                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total       881152                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst 201517813254                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total 201517813254                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.209958                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.209958                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst      7011542                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total      7011542                       # number of ReadReq MSHR misses
system.cpu.icache.avg_blocked_cycles::no_mshrs    11.648933                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets   157.500000                       # average number of cycles each access was blocked
system.cpu.icache.blocked::no_mshrs             18421                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               2                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_mshrs       214585                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets          315                       # number of cycles access was blocked
system.cpu.icache.demand_accesses::.cpu.inst     33394945                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     33394945                       # number of demand (read+write) accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 29466.506509                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 29466.506509                       # average overall miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 28740.869448                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 28740.869448                       # average overall mshr miss latency
system.cpu.icache.demand_hits::.cpu.inst     25502251                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         25502251                       # number of demand (read+write) hits
system.cpu.icache.demand_miss_latency::.cpu.inst 232570119125                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total 232570119125                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_rate::.cpu.inst     0.236344                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.236344                       # miss rate for demand accesses
system.cpu.icache.demand_misses::.cpu.inst      7892694                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total        7892694                       # number of demand (read+write) misses
system.cpu.icache.demand_mshr_hits::.cpu.inst       881152                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total       881152                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst 201517813254                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total 201517813254                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.209958                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.209958                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_misses::.cpu.inst      7011542                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total      7011542                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_accesses::.cpu.inst     33394945                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     33394945                       # number of overall (read+write) accesses
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 29466.506509                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 29466.506509                       # average overall miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 28740.869448                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 28740.869448                       # average overall mshr miss latency
system.cpu.icache.overall_hits::.cpu.inst     25502251                       # number of overall hits
system.cpu.icache.overall_hits::total        25502251                       # number of overall hits
system.cpu.icache.overall_miss_latency::.cpu.inst 232570119125                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total 232570119125                       # number of overall miss cycles
system.cpu.icache.overall_miss_rate::.cpu.inst     0.236344                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.236344                       # miss rate for overall accesses
system.cpu.icache.overall_misses::.cpu.inst      7892694                       # number of overall misses
system.cpu.icache.overall_misses::total       7892694                       # number of overall misses
system.cpu.icache.overall_mshr_hits::.cpu.inst       881152                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total       881152                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst 201517813254                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total 201517813254                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.209958                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.209958                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_misses::.cpu.inst      7011542                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total      7011542                       # number of overall MSHR misses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 263209421000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.replacements                7009982                       # number of replacements
system.cpu.icache.tags.age_task_id_blocks_1024::0          194                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           61                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu.icache.tags.avg_refs              4.637182                       # Average number of references to valid blocks.
system.cpu.icache.tags.data_accesses         73801432                       # Number of data accesses
system.cpu.icache.tags.occ_blocks::.cpu.inst   255.945952                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.999789                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999789                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 263209421000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.sampled_refs           7011542                       # Sample count of references to valid blocks.
system.cpu.icache.tags.tag_accesses          73801432                       # Number of tag accesses
system.cpu.icache.tags.tagsinuse           255.945952                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            32513793                       # Total number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            107000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.writebacks::.writebacks      7009982                       # number of writebacks
system.cpu.icache.writebacks::total           7009982                       # number of writebacks
system.cpu.idleCycles                        34002953                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts             11174959                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                 32028871                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     1.158084                       # Inst execution rate
system.cpu.iew.exec_refs                     59941105                       # number of memory reference insts executed
system.cpu.iew.exec_stores                   20604025                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                23382417                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts              51137579                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts             183162                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts            466147                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts             27915797                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts           382057716                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts              39337080                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts          16604857                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts             304818662                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                  43001                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents               3412988                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                8684663                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles               3476096                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked          1866                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads          1827416                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses        44067                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation        45182                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads        81309                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads     26524065                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores     12725711                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents          45182                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect      9256093                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect        1918866                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                 322416039                       # num instructions consuming a value
system.cpu.iew.wb_count                     297097973                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.657758                       # average fanout of values written-back
system.cpu.iew.wb_producers                 212071830                       # num instructions producing a value
system.cpu.iew.wb_rate                       1.128751                       # insts written-back per cycle
system.cpu.iew.wb_sent                      300764595                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                405900390                       # number of integer regfile reads
system.cpu.int_regfile_writes               244110143                       # number of integer regfile writes
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED 263209421000                       # Cumulative time (in ticks) in various power states
system.cpu.ipc                               0.379926                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.379926                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass           3108284      0.97%      0.97% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu             252214473     78.47%     79.43% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult               221660      0.07%     79.50% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                359908      0.11%     79.62% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd               60190      0.02%     79.63% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     79.63% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                5675      0.00%     79.64% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     79.64% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     79.64% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   1      0.00%     79.64% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     79.64% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     79.64% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                  846      0.00%     79.64% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     79.64% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                76106      0.02%     79.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     79.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt               120556      0.04%     79.70% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc              537022      0.17%     79.86% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     79.86% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     79.86% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                813      0.00%     79.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     79.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     79.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     79.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd             199      0.00%     79.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     79.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     79.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt            1331      0.00%     79.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv             136      0.00%     79.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     79.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult           1065      0.00%     79.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     79.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     79.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     79.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     79.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     79.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     79.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     79.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     79.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     79.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     79.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     79.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     79.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     79.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     79.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     79.87% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead             42339962     13.17%     93.04% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite            21368481      6.65%     99.69% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead          139803      0.04%     99.73% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite         867008      0.27%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total              321423519                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                 1939851                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads             3853272                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses      1832089                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes            2476359                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                     5436891                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.016915                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                 5084659     93.52%     93.52% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     93.52% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     93.52% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     93.52% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     93.52% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                    46      0.00%     93.52% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     93.52% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     93.52% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     93.52% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     93.52% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     93.52% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      6      0.00%     93.52% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     93.52% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                   2698      0.05%     93.57% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     93.57% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                    139      0.00%     93.57% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                   419      0.01%     93.58% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     93.58% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     93.58% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                  151      0.00%     93.59% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     93.59% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     93.59% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     93.59% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     93.59% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     93.59% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     93.59% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     93.59% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     93.59% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     93.59% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     93.59% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     93.59% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     93.59% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     93.59% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     93.59% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     93.59% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     93.59% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     93.59% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     93.59% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     93.59% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     93.59% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     93.59% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     93.59% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     93.59% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     93.59% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     93.59% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     93.59% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                 222804      4.10%     97.68% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                 92379      1.70%     99.38% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead              1153      0.02%     99.40% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite            32437      0.60%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses              321812275                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads          875660249                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses    295265884                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes         566876976                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                  381506419                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                 321423519                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded              551297                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined       187254959                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued           2023123                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved         498431                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined    257709743                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples     229206469                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.402332                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.217827                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0           142937380     62.36%     62.36% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1            16757069      7.31%     69.67% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2            14240524      6.21%     75.89% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3            11609247      5.06%     80.95% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4            11133302      4.86%     85.81% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5            11337201      4.95%     90.75% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6            11524593      5.03%     95.78% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7             6346334      2.77%     98.55% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8             3320819      1.45%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total       229206469                       # Number of insts issued each cycle
system.cpu.iq.rate                           1.221170                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 263209421000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.wrAccesses                    33406448                       # TLB accesses on write requests
system.cpu.itb.wrMisses                        342218                       # TLB misses on write requests
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 263209421000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 263209421000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.memDep0.conflictingLoads           2678759                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores          2275797                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads             51137579                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores            27915797                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads               136281052                       # number of misc regfile reads
system.cpu.misc_regfile_writes                    342                       # number of misc regfile writes
system.cpu.numCycles                        263209422                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.pwrStateResidencyTicks::ON    263209421000                       # Cumulative time (in ticks) in various power states
system.cpu.rename.BlockCycles                29570302                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps             220583257                       # Number of HB maps that are committed
system.cpu.rename.FullRegisterEvents              170                       # Number of times there has been no free registers
system.cpu.rename.IQFullEvents                 998181                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                120733738                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                 104025                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                166006                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups            1047644053                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts              432751912                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands           476540111                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                  61345689                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                7325319                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                8684663                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles               8848094                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                255956845                       # Number of HB maps that are undone due to squashing
system.cpu.rename.fp_rename_lookups           2782771                       # Number of floating rename lookups
system.cpu.rename.int_rename_lookups        622472763                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles          23983                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts               1702                       # count of serializing insts renamed
system.cpu.rename.skidInsts                   6216941                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts           1635                       # count of temporary serializing insts renamed
system.cpu.rob.rob_reads                    573171313                       # The number of ROB reads
system.cpu.rob.rob_writes                   795007529                       # The number of ROB writes
system.cpu.timesIdled                         2733790                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.workload.numSyscalls                   504                       # Number of system calls
system.cpu_clk_domain.clock                      1000                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_misses::.writebacks        45633                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total         45633                       # number of CleanEvict MSHR misses
system.l2.ReadCleanReq_accesses::.cpu.inst      7009514                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total        7009514                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 111553.331528                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 111553.331528                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 91554.647281                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 91554.647281                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst        6669790                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total            6669790                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_miss_latency::.cpu.inst  37897344000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total  37897344000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.048466                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.048466                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_misses::.cpu.inst       339724                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total           339724                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_mshr_hits::.cpu.inst            9                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total             9                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst  31102487001                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total  31102487001                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.048465                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.048465                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_misses::.cpu.inst       339715                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total       339715                       # number of ReadCleanReq MSHR misses
system.l2.ReadExReq_accesses::.cpu.data        170918                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            170918                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_avg_miss_latency::.cpu.data 107910.816877                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 107910.816877                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 87910.816877                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 87910.816877                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_hits::.cpu.data             51512                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 51512                       # number of ReadExReq hits
system.l2.ReadExReq_miss_latency::.cpu.data  12885199000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   12885199000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_rate::.cpu.data     0.698616                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.698616                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_misses::.cpu.data          119406                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              119406                       # number of ReadExReq misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data  10497079000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  10497079000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.698616                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.698616                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_misses::.cpu.data       119406                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         119406                       # number of ReadExReq MSHR misses
system.l2.ReadSharedReq_accesses::.cpu.data       428703                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        428703                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 123609.359399                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 123609.359399                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 103611.046840                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 103611.046840                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data        283480                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            283480                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_miss_latency::.cpu.data  17950922000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  17950922000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.338750                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.338750                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_misses::.cpu.data       145223                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          145223                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_mshr_hits::.cpu.data            5                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            5                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data  15046189000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  15046189000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.338738                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.338738                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_misses::.cpu.data       145218                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       145218                       # number of ReadSharedReq MSHR misses
system.l2.UpgradeReq_accesses::.cpu.data         1894                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total             1894                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_avg_miss_latency::.cpu.data  1251.063830                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  1251.063830                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu.data 30221.276596                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 30221.276596                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu.data             1424                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                 1424                       # number of UpgradeReq hits
system.l2.UpgradeReq_miss_latency::.cpu.data       588000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total       588000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_rate::.cpu.data     0.248152                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.248152                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_misses::.cpu.data            470                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                470                       # number of UpgradeReq misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu.data     14204000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total     14204000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu.data     0.248152                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.248152                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_misses::.cpu.data          470                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total           470                       # number of UpgradeReq MSHR misses
system.l2.WritebackClean_accesses::.writebacks      6997559                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total      6997559                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks      6997559                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total          6997559                       # number of WritebackClean hits
system.l2.WritebackDirty_accesses::.writebacks       368345                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       368345                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_hits::.writebacks       368345                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           368345                       # number of WritebackDirty hits
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.demand_accesses::.cpu.inst          7009514                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           599621                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              7609135                       # number of demand (read+write) accesses
system.l2.demand_avg_miss_latency::.cpu.inst 111553.331528                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 116525.856954                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 113730.659068                       # average overall miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 91554.647281                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 96526.649132                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 93731.754861                       # average overall mshr miss latency
system.l2.demand_hits::.cpu.inst              6669790                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data               334992                       # number of demand (read+write) hits
system.l2.demand_hits::total                  7004782                       # number of demand (read+write) hits
system.l2.demand_miss_latency::.cpu.inst  37897344000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data  30836121000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      68733465000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_rate::.cpu.inst        0.048466                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.441327                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.079425                       # miss rate for demand accesses
system.l2.demand_misses::.cpu.inst             339724                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data             264629                       # number of demand (read+write) misses
system.l2.demand_misses::total                 604353                       # number of demand (read+write) misses
system.l2.demand_mshr_hits::.cpu.inst               9                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu.data               5                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                  14                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_miss_latency::.cpu.inst  31102487001                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data  25543268000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  56645755001                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.048465                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.441319                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.079423                       # mshr miss rate for demand accesses
system.l2.demand_mshr_misses::.cpu.inst        339715                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data        264624                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            604339                       # number of demand (read+write) MSHR misses
system.l2.overall_accesses::.cpu.inst         7009514                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          599621                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             7609135                       # number of overall (read+write) accesses
system.l2.overall_avg_miss_latency::.cpu.inst 111553.331528                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 116525.856954                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 113730.659068                       # average overall miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 91554.647281                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 96526.649132                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 93731.754861                       # average overall mshr miss latency
system.l2.overall_hits::.cpu.inst             6669790                       # number of overall hits
system.l2.overall_hits::.cpu.data              334992                       # number of overall hits
system.l2.overall_hits::total                 7004782                       # number of overall hits
system.l2.overall_miss_latency::.cpu.inst  37897344000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data  30836121000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     68733465000                       # number of overall miss cycles
system.l2.overall_miss_rate::.cpu.inst       0.048466                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.441327                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.079425                       # miss rate for overall accesses
system.l2.overall_misses::.cpu.inst            339724                       # number of overall misses
system.l2.overall_misses::.cpu.data            264629                       # number of overall misses
system.l2.overall_misses::total                604353                       # number of overall misses
system.l2.overall_mshr_hits::.cpu.inst              9                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu.data              5                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                 14                       # number of overall MSHR hits
system.l2.overall_mshr_miss_latency::.cpu.inst  31102487001                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data  25543268000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  56645755001                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_rate::.cpu.inst     0.048465                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.441319                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.079423                       # mshr miss rate for overall accesses
system.l2.overall_mshr_misses::.cpu.inst       339715                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data       264624                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           604339                       # number of overall MSHR misses
system.l2.pwrStateResidencyTicks::UNDEFINED 263209421000                       # Cumulative time (in ticks) in various power states
system.l2.replacements                         679714                       # number of replacements
system.l2.tags.age_task_id_blocks_1024::0            6                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           75                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         2239                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          965                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4          811                       # Occupied blocks per task id
system.l2.tags.avg_refs                     22.169487                       # Average number of references to valid blocks.
system.l2.tags.data_accesses                122330394                       # Number of data accesses
system.l2.tags.occ_blocks::.writebacks     385.852732                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst      2453.775228                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      1253.065648                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.094202                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.599066                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.305924                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999193                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          4096                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 263209421000                       # Cumulative time (in ticks) in various power states
system.l2.tags.sampled_refs                    683810                       # Sample count of references to valid blocks.
system.l2.tags.tag_accesses                 122330394                       # Number of tag accesses
system.l2.tags.tagsinuse                  4092.693608                       # Cycle average of tags in use
system.l2.tags.total_refs                    15159717                       # Total number of references to valid blocks.
system.l2.tags.warmup_cycle                     86000                       # Cycle when the warmup percentage was hit.
system.l2.writebacks::.writebacks              161217                       # number of writebacks
system.l2.writebacks::total                    161217                       # number of writebacks
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgGap                     343816.28                       # Average gap between requests
system.mem_ctrls.avgMemAccLat                42567.70                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgPriority_.writebacks::samples    161136.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples    339714.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    262105.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgQLat                     23817.70                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgRdBW                       146.33                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    146.95                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgRdQLen                       1.11                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrBW                        39.17                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     39.20                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.avgWrQLen                      24.91                       # Average write queue length when enqueuing
system.mem_ctrls.busUtil                         1.45                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     1.14                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.31                       # Data bus utilization in percentage for writes
system.mem_ctrls.bw_inst_read::.cpu.inst     82602514                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         82602514                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.inst          82602514                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data          64342743                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             146945257                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       39200299                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst         82602514                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data         64342743                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            186145556                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       39200299                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             39200299                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bytesPerActivate::samples       297060                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    164.367926                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   112.447265                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   195.339953                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       166183     55.94%     55.94% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        76695     25.82%     81.76% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        23337      7.86%     89.62% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        10555      3.55%     93.17% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         5995      2.02%     95.19% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         3629      1.22%     96.41% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         2334      0.79%     97.20% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         1770      0.60%     97.79% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         6562      2.21%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       297060                       # Bytes accessed per row activation
system.mem_ctrls.bytesReadDRAM               38516416                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadSys                38677376                       # Total read bytes from the system interface side
system.mem_ctrls.bytesReadWrQ                  160960                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                10311104                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesWrittenSys             10317888                       # Total written bytes from the system interface side
system.mem_ctrls.bytes_inst_read::.cpu.inst     21741760                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total      21741760                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.inst       21741760                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data       16935616                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           38677376                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     10317888                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        10317888                       # Number of bytes written to this memory
system.mem_ctrls.masterReadAccesses::.cpu.inst       339715                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data       264619                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAvgLat::.cpu.inst     40185.19                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     45221.77                       # Per-master read average memory access latency
system.mem_ctrls.masterReadBytes::.cpu.inst     21741696                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data     16774720                       # Per-master bytes read from memory
system.mem_ctrls.masterReadRate::.cpu.inst 82602271.291801527143                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 63731457.393388666213                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadTotalLat::.cpu.inst  13651511750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data  11966539500                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteAccesses::.writebacks       161217                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAvgLat::.writebacks  38987811.95                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteBytes::.writebacks     10311104                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteRate::.writebacks 39174524.835872039199                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteTotalLat::.writebacks 6285498078750                       # Per-master write total memory access latency
system.mem_ctrls.mergedWrBursts                    81                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numReadWriteTurnArounds         9578                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numStayReadState             1409102                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             152094                       # Number of times bus staying in WRITE state
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.numWriteReadTurnArounds         9578                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.num_reads::.cpu.inst          339715                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data          264619                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              604334                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       161217                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             161217                       # Number of write requests responded to by this memory
system.mem_ctrls.pageHitRate                    61.06                       # Row buffer hit rate, read and write combined
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.perBankRdBursts::0             35704                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             45756                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             52032                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             48473                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             30324                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             32286                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             25821                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             30534                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             36740                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             35269                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            30266                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            39183                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            38327                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            36178                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            39323                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            45603                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              8636                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              9895                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              8558                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              9903                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              9609                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              9138                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              9246                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             10140                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             10481                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             10370                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            10381                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            11058                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             9715                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            10095                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            11425                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            12461                       # Per bank write bursts
system.mem_ctrls.priorityMaxLatency      0.003006030500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 263209421000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.rdPerTurnAround::samples         9578                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      62.831176                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     53.790141                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     52.338338                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127          9148     95.51%     95.51% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255          417      4.35%     99.86% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-383            5      0.05%     99.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-511            4      0.04%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-639            3      0.03%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3840-3967            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          9578                       # Reads before turning the bus around for writes
system.mem_ctrls.rdQLenPdf::0                  502514                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   87059                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   10752                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    1387                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      96                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                      10                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.readBursts                    604334                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                604334                       # Read request sizes (log2)
system.mem_ctrls.readReqs                      604334                       # Number of read requests accepted
system.mem_ctrls.readRowHitRate                 61.21                       # Row buffer hit rate for reads
system.mem_ctrls.readRowHits                   368369                       # Number of row buffer hits during reads
system.mem_ctrls.servicedByWrQ                   2515                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.totBusLat                 3009095000                       # Total ticks spent in databus transfers
system.mem_ctrls.totGap                  263208898000                       # Total gap between requests
system.mem_ctrls.totMemAccLat             25618051250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totQLat                  14333945000                       # Total ticks spent queuing
system.mem_ctrls.wrPerTurnAround::samples         9578                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.820944                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.789734                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.037056                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             5768     60.22%     60.22% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               88      0.92%     61.14% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             3433     35.84%     96.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              256      2.67%     99.66% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               29      0.30%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                2      0.02%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                1      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                1      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          9578                       # Writes before turning the bus around for reads
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   3694                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   3819                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   9105                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   9558                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   9612                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   9612                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   9624                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   9640                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   9641                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   9621                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   9643                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   9658                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   9690                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   9641                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   9648                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   9731                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   9587                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   9581                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     13                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.writeBursts                   161217                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               161217                       # Write request sizes (log2)
system.mem_ctrls.writeReqs                     161217                       # Number of write requests accepted
system.mem_ctrls.writeRowHitRate                60.51                       # Row buffer hit rate for writes
system.mem_ctrls.writeRowHits                   97497                       # Number of row buffer hits during writes
system.mem_ctrls_0.actBackEnergy          11367244380                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.actEnergy               1051157940                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy     70186559550                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.averagePower            515.179109                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE   1015717250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF    8042060000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF  21577151250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN  60905863500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT   17750373000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN 153918256000                       # Time in different power states
system.mem_ctrls_0.preBackEnergy            715534560                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.preEnergy                558696105                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy     23387748480                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.readEnergy              2148640200                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         19011429840.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy       6773105700                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy           135599994885                       # Total energy per rank (pJ)
system.mem_ctrls_0.totalIdleTime         236400794500                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.writeEnergy              392152500                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy          11684648880                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.actEnergy               1069879020                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy     68117537640                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.averagePower            513.890887                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE   1127065250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF    7990060000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF  23039350250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN  63187018000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT   18485891000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN 149380036500                       # Time in different power states
system.mem_ctrls_1.preBackEnergy            750696000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.preEnergy                568646595                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy     24263648160                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.readEnergy              2148347460                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         18888501840.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy       7309492320                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy           135260922825                       # Total energy per rank (pJ)
system.mem_ctrls_1.totalIdleTime         235604468250                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.writeEnergy              448846920                       # Energy for write commands per rank (pJ)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      1808758                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total      1808758                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                1808758                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     48995264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total     48995264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                48995264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pwrStateResidencyTicks::UNDEFINED 263209421000                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer2.occupancy          1849292000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.7                       # Layer utilization (%)
system.membus.respLayer1.occupancy         3233259500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.2                       # Layer utilization (%)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            604809                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  604809    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              604809                       # Request fanout histogram
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       600343                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       1204424                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoops                                0                       # Total snoops (count)
system.membus.trans_dist::ReadResp             484933                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       161217                       # Transaction distribution
system.membus.trans_dist::CleanEvict           438398                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              475                       # Transaction distribution
system.membus.trans_dist::ReadExReq            119401                       # Transaction distribution
system.membus.trans_dist::ReadExResp           119401                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        484933                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side     21031037                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      1801627                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              22832664                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side    897247680                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     61949824                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              959197504                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 263209421000                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy        29978298989                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             11.4                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy       21035716908                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             8.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        1803542212                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.7                       # Layer utilization (%)
system.tol2bus.snoopTraffic                  10447680                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          8292771                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.017874                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.133319                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                8145456     98.22%     98.22% # Request fanout histogram
system.tol2bus.snoop_fanout::1                 146405      1.77%     99.99% # Request fanout histogram
system.tol2bus.snoop_fanout::2                    910      0.01%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            8292771                       # Request fanout histogram
system.tol2bus.snoop_filter.hit_multi_requests        20027                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops          910                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      7609204                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops       126361                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     15221636                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops         127271                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoops                          681742                       # Total snoops (count)
system.tol2bus.trans_dist::ReadResp           7440245                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       529562                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean      7009981                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          748749                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq            1894                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp           1894                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           170918                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          170918                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq       7011542                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       428703                       # Transaction distribution
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
