;redcode
;assert 1
	SPL 0, <922
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	DJN -1, @-20
	SUB @101, 3
	JMN <1, -1
	SUB @-117, 105
	MOV #71, @-200
	SUB @-117, 105
	JMZ <-127, 100
	MOV -1, <-27
	DAT #0, <2
	SUB @0, @2
	SUB -207, <-124
	MOV -206, <-120
	SUB #300, 96
	ADD 210, 60
	JMP 0, <922
	DAT #121, #106
	DAT #121, #106
	DJN -1, @-20
	DJN -1, @-20
	SUB -7, <-20
	CMP -1, <-20
	JMP <127, 106
	DAT #0, <2
	DAT #0, <2
	MOV -7, <-20
	SUB @0, @2
	MOV -7, <-20
	JMZ 0, -92
	JMZ 0, -92
	SUB -207, <-124
	SUB -207, <-124
	ADD @-30, 9
	SUB 31, 804
	SUB #300, 90
	SUB -7, <-20
	ADD 210, 60
	DAT #100, <302
	JMP 0, <922
	JMZ 1, <0
	JMZ 1, <0
	ADD 210, 66
	CMP -207, <-120
	SUB #72, @200
	SPL 0, <922
	SPL 0, <922
	SPL 0, <922
	CMP -207, <-120
