Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Fri Mar 31 19:39:26 2023
| Host         : FengSheng running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file Clock_control_sets_placed.rpt
| Design       : Clock
| Device       : xc7a100t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    25 |
| Unused register locations in slices containing registers |   121 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      1 |            8 |
|      2 |            1 |
|      4 |            9 |
|      5 |            1 |
|      7 |            1 |
|      8 |            1 |
|      9 |            2 |
|     11 |            1 |
|    16+ |            1 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              13 |           12 |
| No           | No                    | Yes                    |               3 |            2 |
| No           | Yes                   | No                     |              24 |            7 |
| Yes          | No                    | No                     |              33 |           15 |
| Yes          | No                    | Yes                    |              29 |           10 |
| Yes          | Yes                   | No                     |               9 |            5 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-----------------------------------------+--------------------------------+---------------------------------+------------------+----------------+
|               Clock Signal              |          Enable Signal         |         Set/Reset Signal        | Slice Load Count | Bel Load Count |
+-----------------------------------------+--------------------------------+---------------------------------+------------------+----------------+
|  minuteCounter/OnesPlace/CLK            |                                |                                 |                1 |              1 |
|  secondCounter/OnesPlace/CLK            |                                |                                 |                1 |              1 |
|  secondCounter/TensPlace/carryBit_reg_0 |                                |                                 |                1 |              1 |
|  divider_1Hz/CLK_1Hz                    | punctually_report_en_IBUF      | hourCounter/SR[0]               |                1 |              1 |
|  divider_1Hz/CLK                        |                                |                                 |                1 |              1 |
|  CP_IBUF_BUFG                           |                                |                                 |                1 |              1 |
|  CLK_1k_BUFG                            |                                |                                 |                1 |              1 |
|  CLK_1k_BUFG                            |                                | divider_1Hz/CR                  |                1 |              1 |
|  minuteCounter/TensPlace/carryBit_reg_0 |                                | divider_1Hz/CR                  |                1 |              2 |
|  alarmSetter/onesToTensCarryBit         | alarmSetter/set_minute_en0     |                                 |                1 |              4 |
|  minuteCounter/OnesPlace/CLK            | clock_en_IBUF                  | divider_1Hz/CR                  |                1 |              4 |
|  minuteCounter/TensPlace/carryBit_reg_0 | clock_en_IBUF                  | divider_1Hz/CR                  |                2 |              4 |
|  secondCounter/OnesPlace/CLK            | second_continue_IBUF           | divider_1Hz/CR                  |                1 |              4 |
|  secondCounter/TensPlace/carryBit_reg_0 | clock_en_IBUF                  | divider_1Hz/CR                  |                3 |              4 |
|  divider_1Hz/CLK_1Hz                    | alarmSetter/set_minute_en0     |                                 |                3 |              4 |
|  divider_1Hz/CLK_1Hz                    | alarmSetter/set_hour_en0       | alarmSetter/hour_set[3]_i_1_n_0 |                2 |              4 |
|  divider_1Hz/CLK                        | second_continue_IBUF           | divider_1Hz/CR                  |                1 |              4 |
|  CLK_1k_BUFG                            | shower/tubePos[3]_i_1_n_0      | shower/tubePos[7]_i_1_n_0       |                2 |              4 |
|  divider_1Hz/CLK_1Hz                    | punctually_report_en_IBUF      |                                 |                1 |              5 |
|  divider_1Hz/CLK_1Hz                    |                                |                                 |                6 |              7 |
|  CLK_1k_BUFG                            |                                | divider_2Hz/state[7]_i_1__0_n_0 |                3 |              8 |
|  CLK_1k_BUFG                            | shower/FSM_onehot_k[8]_i_1_n_0 |                                 |                2 |              9 |
|  CLK_1k_BUFG                            | clock_en_IBUF                  | divider_1Hz/CR                  |                2 |              9 |
|  CLK_1k_BUFG                            | shower/tubePos[3]_i_1_n_0      |                                 |                8 |             11 |
|  CP_IBUF_BUFG                           |                                | divider_1k/clear                |                4 |             16 |
+-----------------------------------------+--------------------------------+---------------------------------+------------------+----------------+


