# system info processor on 2018.07.04.17:41:44
system_info:
name,value
DEVICE,EP4CE10F17C8
DEVICE_FAMILY,Cyclone IV E
GENERATION_ID,1530736879
#
#
# Files generated for processor on 2018.07.04.17:41:44
files:
filepath,kind,attributes,module,is_top
processor/simulation/processor.v,VERILOG,,processor,true
processor/simulation/submodules/processor_nios2_qsys_0_rf_ram_b.dat,DAT,,processor_nios2_qsys_0,false
processor/simulation/submodules/processor_nios2_qsys_0_jtag_debug_module_tck.v,VERILOG,,processor_nios2_qsys_0,false
processor/simulation/submodules/processor_nios2_qsys_0_rf_ram_a.hex,HEX,,processor_nios2_qsys_0,false
processor/simulation/submodules/processor_nios2_qsys_0_oci_test_bench.v,VERILOG,,processor_nios2_qsys_0,false
processor/simulation/submodules/processor_nios2_qsys_0_ociram_default_contents.hex,HEX,,processor_nios2_qsys_0,false
processor/simulation/submodules/processor_nios2_qsys_0_rf_ram_a.mif,MIF,,processor_nios2_qsys_0,false
processor/simulation/submodules/processor_nios2_qsys_0_rf_ram_b.hex,HEX,,processor_nios2_qsys_0,false
processor/simulation/submodules/processor_nios2_qsys_0_jtag_debug_module_wrapper.v,VERILOG,,processor_nios2_qsys_0,false
processor/simulation/submodules/processor_nios2_qsys_0.v,VERILOG,,processor_nios2_qsys_0,false
processor/simulation/submodules/processor_nios2_qsys_0_test_bench.v,VERILOG,,processor_nios2_qsys_0,false
processor/simulation/submodules/processor_nios2_qsys_0.sdc,SDC,,processor_nios2_qsys_0,false
processor/simulation/submodules/processor_nios2_qsys_0_rf_ram_a.dat,DAT,,processor_nios2_qsys_0,false
processor/simulation/submodules/processor_nios2_qsys_0_nios2_waves.do,OTHER,,processor_nios2_qsys_0,false
processor/simulation/submodules/processor_nios2_qsys_0_ociram_default_contents.dat,DAT,,processor_nios2_qsys_0,false
processor/simulation/submodules/processor_nios2_qsys_0_ociram_default_contents.mif,MIF,,processor_nios2_qsys_0,false
processor/simulation/submodules/processor_nios2_qsys_0_jtag_debug_module_sysclk.v,VERILOG,,processor_nios2_qsys_0,false
processor/simulation/submodules/processor_nios2_qsys_0_rf_ram_b.mif,MIF,,processor_nios2_qsys_0,false
processor/simulation/submodules/processor_onchip_memory2_0.v,VERILOG,,processor_onchip_memory2_0,false
processor/simulation/submodules/processor_switches.v,VERILOG,,processor_switches,false
processor/simulation/submodules/processor_leds.v,VERILOG,,processor_leds,false
processor/simulation/submodules/processor_jtag_uart_0.v,VERILOG,,processor_jtag_uart_0,false
processor/simulation/submodules/processor_mm_interconnect_0.v,VERILOG,,processor_mm_interconnect_0,false
processor/simulation/submodules/processor_irq_mapper.sv,SYSTEM_VERILOG,,processor_irq_mapper,false
processor/simulation/submodules/altera_reset_controller.v,VERILOG,,altera_reset_controller,false
processor/simulation/submodules/altera_reset_synchronizer.v,VERILOG,,altera_reset_controller,false
processor/simulation/submodules/altera_reset_controller.sdc,SDC,,altera_reset_controller,false
processor/simulation/submodules/altera_merlin_master_translator.sv,SYSTEM_VERILOG,,altera_merlin_master_translator,false
processor/simulation/submodules/altera_merlin_slave_translator.sv,SYSTEM_VERILOG,,altera_merlin_slave_translator,false
processor/simulation/submodules/altera_merlin_master_agent.sv,SYSTEM_VERILOG,,altera_merlin_master_agent,false
processor/simulation/submodules/altera_merlin_slave_agent.sv,SYSTEM_VERILOG,,altera_merlin_slave_agent,false
processor/simulation/submodules/altera_merlin_burst_uncompressor.sv,SYSTEM_VERILOG,,altera_merlin_slave_agent,false
processor/simulation/submodules/altera_avalon_sc_fifo.v,VERILOG,,altera_avalon_sc_fifo,false
processor/simulation/submodules/processor_mm_interconnect_0_addr_router.sv,SYSTEM_VERILOG,,processor_mm_interconnect_0_addr_router,false
processor/simulation/submodules/processor_mm_interconnect_0_id_router.sv,SYSTEM_VERILOG,,processor_mm_interconnect_0_id_router,false
processor/simulation/submodules/processor_mm_interconnect_0_cmd_xbar_demux.sv,SYSTEM_VERILOG,,processor_mm_interconnect_0_cmd_xbar_demux,false
processor/simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,processor_mm_interconnect_0_cmd_xbar_mux,false
processor/simulation/submodules/processor_mm_interconnect_0_cmd_xbar_mux.sv,SYSTEM_VERILOG,,processor_mm_interconnect_0_cmd_xbar_mux,false
processor/simulation/submodules/processor_mm_interconnect_0_rsp_xbar_demux.sv,SYSTEM_VERILOG,,processor_mm_interconnect_0_rsp_xbar_demux,false
processor/simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,processor_mm_interconnect_0_rsp_xbar_mux,false
processor/simulation/submodules/processor_mm_interconnect_0_rsp_xbar_mux.sv,SYSTEM_VERILOG,,processor_mm_interconnect_0_rsp_xbar_mux,false
#
# Map from instance-path to kind of module
instances:
instancePath,module
processor.nios2_qsys_0,processor_nios2_qsys_0
processor.onchip_memory2_0,processor_onchip_memory2_0
processor.switches,processor_switches
processor.leds,processor_leds
processor.pio_0,processor_leds
processor.jtag_uart_0,processor_jtag_uart_0
processor.mm_interconnect_0,processor_mm_interconnect_0
processor.mm_interconnect_0.nios2_qsys_0_instruction_master_translator,altera_merlin_master_translator
processor.mm_interconnect_0.nios2_qsys_0_data_master_translator,altera_merlin_master_translator
processor.mm_interconnect_0.nios2_qsys_0_jtag_debug_module_translator,altera_merlin_slave_translator
processor.mm_interconnect_0.onchip_memory2_0_s1_translator,altera_merlin_slave_translator
processor.mm_interconnect_0.switches_s1_translator,altera_merlin_slave_translator
processor.mm_interconnect_0.leds_s1_translator,altera_merlin_slave_translator
processor.mm_interconnect_0.jtag_uart_0_avalon_jtag_slave_translator,altera_merlin_slave_translator
processor.mm_interconnect_0.pio_0_s1_translator,altera_merlin_slave_translator
processor.mm_interconnect_0.nios2_qsys_0_instruction_master_translator_avalon_universal_master_0_agent,altera_merlin_master_agent
processor.mm_interconnect_0.nios2_qsys_0_data_master_translator_avalon_universal_master_0_agent,altera_merlin_master_agent
processor.mm_interconnect_0.nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent,altera_merlin_slave_agent
processor.mm_interconnect_0.onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent,altera_merlin_slave_agent
processor.mm_interconnect_0.switches_s1_translator_avalon_universal_slave_0_agent,altera_merlin_slave_agent
processor.mm_interconnect_0.leds_s1_translator_avalon_universal_slave_0_agent,altera_merlin_slave_agent
processor.mm_interconnect_0.jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent,altera_merlin_slave_agent
processor.mm_interconnect_0.pio_0_s1_translator_avalon_universal_slave_0_agent,altera_merlin_slave_agent
processor.mm_interconnect_0.nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo,altera_avalon_sc_fifo
processor.mm_interconnect_0.onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo,altera_avalon_sc_fifo
processor.mm_interconnect_0.switches_s1_translator_avalon_universal_slave_0_agent_rsp_fifo,altera_avalon_sc_fifo
processor.mm_interconnect_0.leds_s1_translator_avalon_universal_slave_0_agent_rsp_fifo,altera_avalon_sc_fifo
processor.mm_interconnect_0.jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo,altera_avalon_sc_fifo
processor.mm_interconnect_0.pio_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo,altera_avalon_sc_fifo
processor.mm_interconnect_0.addr_router,processor_mm_interconnect_0_addr_router
processor.mm_interconnect_0.addr_router_001,processor_mm_interconnect_0_addr_router
processor.mm_interconnect_0.id_router,processor_mm_interconnect_0_id_router
processor.mm_interconnect_0.id_router_001,processor_mm_interconnect_0_id_router
processor.mm_interconnect_0.id_router_002,processor_mm_interconnect_0_id_router
processor.mm_interconnect_0.id_router_003,processor_mm_interconnect_0_id_router
processor.mm_interconnect_0.id_router_004,processor_mm_interconnect_0_id_router
processor.mm_interconnect_0.id_router_005,processor_mm_interconnect_0_id_router
processor.mm_interconnect_0.cmd_xbar_demux,processor_mm_interconnect_0_cmd_xbar_demux
processor.mm_interconnect_0.cmd_xbar_demux_001,processor_mm_interconnect_0_cmd_xbar_demux
processor.mm_interconnect_0.cmd_xbar_mux,processor_mm_interconnect_0_cmd_xbar_mux
processor.mm_interconnect_0.cmd_xbar_mux_001,processor_mm_interconnect_0_cmd_xbar_mux
processor.mm_interconnect_0.cmd_xbar_mux_002,processor_mm_interconnect_0_cmd_xbar_mux
processor.mm_interconnect_0.cmd_xbar_mux_003,processor_mm_interconnect_0_cmd_xbar_mux
processor.mm_interconnect_0.cmd_xbar_mux_004,processor_mm_interconnect_0_cmd_xbar_mux
processor.mm_interconnect_0.cmd_xbar_mux_005,processor_mm_interconnect_0_cmd_xbar_mux
processor.mm_interconnect_0.rsp_xbar_demux,processor_mm_interconnect_0_rsp_xbar_demux
processor.mm_interconnect_0.rsp_xbar_demux_001,processor_mm_interconnect_0_rsp_xbar_demux
processor.mm_interconnect_0.rsp_xbar_demux_002,processor_mm_interconnect_0_rsp_xbar_demux
processor.mm_interconnect_0.rsp_xbar_demux_003,processor_mm_interconnect_0_rsp_xbar_demux
processor.mm_interconnect_0.rsp_xbar_demux_004,processor_mm_interconnect_0_rsp_xbar_demux
processor.mm_interconnect_0.rsp_xbar_demux_005,processor_mm_interconnect_0_rsp_xbar_demux
processor.mm_interconnect_0.rsp_xbar_mux,processor_mm_interconnect_0_rsp_xbar_mux
processor.mm_interconnect_0.rsp_xbar_mux_001,processor_mm_interconnect_0_rsp_xbar_mux
processor.irq_mapper,processor_irq_mapper
processor.rst_controller,altera_reset_controller
