
---------- Begin Simulation Statistics ----------
final_tick                               2541788990500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 203849                       # Simulator instruction rate (inst/s)
host_mem_usage                                 746816                       # Number of bytes of host memory used
host_op_rate                                   203848                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    20.59                       # Real time elapsed on the host
host_tick_rate                              572068907                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     4197320                       # Number of instructions simulated
sim_ops                                       4197320                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.011779                       # Number of seconds simulated
sim_ticks                                 11779145500                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             47.235207                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  363986                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               770582                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect               2567                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             73418                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            836435                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              50220                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          239648                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           189428                       # Number of indirect misses.
system.cpu.branchPred.lookups                 1008699                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   63386                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        26147                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     4197320                       # Number of instructions committed
system.cpu.committedOps                       4197320                       # Number of ops (including micro ops) committed
system.cpu.cpi                               5.609459                       # CPI: cycles per instruction
system.cpu.discardedOps                        194259                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.data_accesses                   608598                       # DTB accesses
system.cpu.dtb.data_acv                           131                       # DTB access violations
system.cpu.dtb.data_hits                      1453350                       # DTB hits
system.cpu.dtb.data_misses                       7609                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                   406738                       # DTB read accesses
system.cpu.dtb.read_acv                            43                       # DTB read access violations
system.cpu.dtb.read_hits                       850470                       # DTB read hits
system.cpu.dtb.read_misses                       6817                       # DTB read misses
system.cpu.dtb.write_accesses                  201860                       # DTB write accesses
system.cpu.dtb.write_acv                           88                       # DTB write access violations
system.cpu.dtb.write_hits                      602880                       # DTB write hits
system.cpu.dtb.write_misses                       792                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions               18031                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            3389636                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions           1031827                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           659641                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        16686384                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.178270                       # IPC: instructions per cycle
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses                  939316                       # ITB accesses
system.cpu.itb.fetch_acv                         1543                       # ITB acv
system.cpu.itb.fetch_hits                      933155                       # ITB hits
system.cpu.itb.fetch_misses                      6161                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.callpal::swpctx                   574      9.47%      9.47% # number of callpals executed
system.cpu.kern.callpal::tbi                       25      0.41%      9.88% # number of callpals executed
system.cpu.kern.callpal::swpipl                  4197     69.26%     79.14% # number of callpals executed
system.cpu.kern.callpal::rdps                      48      0.79%     79.93% # number of callpals executed
system.cpu.kern.callpal::wrusp                      4      0.07%     80.00% # number of callpals executed
system.cpu.kern.callpal::rdusp                      3      0.05%     80.05% # number of callpals executed
system.cpu.kern.callpal::rti                      896     14.79%     94.83% # number of callpals executed
system.cpu.kern.callpal::callsys                  235      3.88%     98.71% # number of callpals executed
system.cpu.kern.callpal::imb                       78      1.29%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                   6060                       # number of callpals executed
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.hwrei                      14403                       # number of hwrei instructions executed
system.cpu.kern.inst.quiesce                        9                       # number of quiesce instructions executed
system.cpu.kern.ipl_count::0                     2423     47.42%     47.42% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                       5      0.10%     47.51% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                      12      0.23%     47.75% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                    2670     52.25%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                 5110                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                      2410     49.82%     49.82% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                        5      0.10%     49.93% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                       12      0.25%     50.18% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                     2410     49.82%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                  4837                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0              10877739000     92.31%     92.31% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21                 8796000      0.07%     92.39% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22                17383500      0.15%     92.54% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31               879634500      7.46%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total          11783553000                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.994635                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.902622                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.946575                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.mode_good::kernel                 870                      
system.cpu.kern.mode_good::user                   870                      
system.cpu.kern.mode_good::idle                     0                      
system.cpu.kern.mode_switch::kernel              1470                       # number of protection mode switches
system.cpu.kern.mode_switch::user                 870                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   0                       # number of protection mode switches
system.cpu.kern.mode_switch_good::kernel     0.591837                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle            nan                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.743590                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel         7975102500     67.68%     67.68% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user           3808450500     32.32%    100.00% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle                    0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      574                       # number of times the context was actually changed
system.cpu.numCycles                         23544695                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         9                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass               85454      2.04%      2.04% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 2542174     60.57%     62.60% # Class of committed instruction
system.cpu.op_class_0::IntMult                   3673      0.09%     62.69% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     62.69% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                  8286      0.20%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                  1593      0.04%     62.93% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::MemRead                 839705     20.01%     82.93% # Class of committed instruction
system.cpu.op_class_0::MemWrite                592896     14.13%     97.06% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead              9988      0.24%     97.29% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite             8788      0.21%     97.50% # Class of committed instruction
system.cpu.op_class_0::IprAccess               104763      2.50%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  4197320                       # Class of committed instruction
system.cpu.quiesceCycles                        13596                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         6858311                       # Number of cycles that the object actually ticked
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_bytes                    12288                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk0.dma_write_txs                          3                       # Number of DMA write transactions.
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.membus.snoop_filter.hit_multi_requests          432                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       155176                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        311955                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.bridge.pwrStateResidencyTicks::UNDEFINED 2541788990500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED 2541788990500                       # Cumulative time (in ticks) in various power states
system.iocache.demand_misses::.tsunami.ide          195                       # number of demand (read+write) misses
system.iocache.demand_misses::total               195                       # number of demand (read+write) misses
system.iocache.overall_misses::.tsunami.ide          195                       # number of overall misses
system.iocache.overall_misses::total              195                       # number of overall misses
system.iocache.demand_miss_latency::.tsunami.ide     22870458                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total     22870458                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::.tsunami.ide     22870458                       # number of overall miss cycles
system.iocache.overall_miss_latency::total     22870458                       # number of overall miss cycles
system.iocache.demand_accesses::.tsunami.ide          195                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total             195                       # number of demand (read+write) accesses
system.iocache.overall_accesses::.tsunami.ide          195                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total            195                       # number of overall (read+write) accesses
system.iocache.demand_miss_rate::.tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::.tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.demand_avg_miss_latency::.tsunami.ide 117284.400000                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 117284.400000                       # average overall miss latency
system.iocache.overall_avg_miss_latency::.tsunami.ide 117284.400000                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 117284.400000                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.writebacks::.writebacks            176                       # number of writebacks
system.iocache.writebacks::total                  176                       # number of writebacks
system.iocache.demand_mshr_misses::.tsunami.ide          195                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total          195                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::.tsunami.ide          195                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total          195                       # number of overall MSHR misses
system.iocache.demand_mshr_miss_latency::.tsunami.ide     13108491                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total     13108491                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::.tsunami.ide     13108491                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total     13108491                       # number of overall MSHR miss cycles
system.iocache.demand_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.demand_avg_mshr_miss_latency::.tsunami.ide 67223.030769                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 67223.030769                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::.tsunami.ide 67223.030769                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 67223.030769                       # average overall mshr miss latency
system.iocache.replacements                       179                       # number of replacements
system.iocache.ReadReq_misses::.tsunami.ide            3                       # number of ReadReq misses
system.iocache.ReadReq_misses::total                3                       # number of ReadReq misses
system.iocache.ReadReq_miss_latency::.tsunami.ide       349497                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total       349497                       # number of ReadReq miss cycles
system.iocache.ReadReq_accesses::.tsunami.ide            3                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total              3                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_miss_rate::.tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_avg_miss_latency::.tsunami.ide       116499                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total       116499                       # average ReadReq miss latency
system.iocache.ReadReq_mshr_misses::.tsunami.ide            3                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total            3                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_miss_latency::.tsunami.ide       199497                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total       199497                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_avg_mshr_miss_latency::.tsunami.ide        66499                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total        66499                       # average ReadReq mshr miss latency
system.iocache.WriteLineReq_misses::.tsunami.ide          192                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total          192                       # number of WriteLineReq misses
system.iocache.WriteLineReq_miss_latency::.tsunami.ide     22520961                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_miss_latency::total     22520961                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_accesses::.tsunami.ide          192                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total          192                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_miss_rate::.tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_miss_latency::.tsunami.ide 117296.671875                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::total 117296.671875                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_mshr_misses::.tsunami.ide          192                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::total          192                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_miss_latency::.tsunami.ide     12908994                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::total     12908994                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_mshr_miss_latency::.tsunami.ide 67234.343750                       # average WriteLineReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::total 67234.343750                       # average WriteLineReq mshr miss latency
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 2541788990500                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                3.291230                       # Cycle average of tags in use
system.iocache.tags.total_refs                    179                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                  179                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle         2539364920000                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.tsunami.ide     3.291230                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.tsunami.ide     0.205702                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total       0.205702                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::3           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                 1755                       # Number of tag accesses
system.iocache.tags.data_accesses                1755                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED 2541788990500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                 108                       # Transaction distribution
system.membus.trans_dist::ReadResp             127712                       # Transaction distribution
system.membus.trans_dist::WriteReq                 99                       # Transaction distribution
system.membus.trans_dist::WriteResp                99                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        34844                       # Transaction distribution
system.membus.trans_dist::WritebackClean        86164                       # Transaction distribution
system.membus.trans_dist::CleanEvict            34146                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               15                       # Transaction distribution
system.membus.trans_dist::ReadExReq             28988                       # Transaction distribution
system.membus.trans_dist::ReadExResp            28988                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq          86754                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         40852                       # Transaction distribution
system.membus.trans_dist::BadAddressError            2                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           192                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port          374                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total          374                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port       259609                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total       259609                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave          414                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port       208496                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.membus.badaddr_responder.pio            4                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       208914                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 468897                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port        11264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total        11264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port     11062720                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total     11062720                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave          433                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port      6688192                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total      6688625                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                17762609                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                               66                       # Total snoops (count)
system.membus.snoopTraffic                       4224                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            157008                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.002758                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.052443                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  156575     99.72%     99.72% # Request fanout histogram
system.membus.snoop_fanout::1                     433      0.28%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              157008                       # Request fanout histogram
system.membus.reqLayer0.occupancy              349500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy           818514036                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               6.9                       # Layer utilization (%)
system.membus.reqLayer2.occupancy                3000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy              17997                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy          375688500                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              3.2                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 2541788990500                       # Cumulative time (in ticks) in various power states
system.membus.respLayer2.occupancy          459942250                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              3.9                       # Layer utilization (%)
system.clk_domain.clock                          1000                       # Clock period in ticks
system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED 2541788990500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED 2541788990500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED 2541788990500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED 2541788990500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED 2541788990500                       # Cumulative time (in ticks) in various power states
system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED 2541788990500                       # Cumulative time (in ticks) in various power states
system.tsunami.io.pwrStateResidencyTicks::UNDEFINED 2541788990500                       # Cumulative time (in ticks) in various power states
system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED 2541788990500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED 2541788990500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED 2541788990500                       # Cumulative time (in ticks) in various power states
system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED 2541788990500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED 2541788990500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED 2541788990500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED 2541788990500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED 2541788990500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED 2541788990500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED 2541788990500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED 2541788990500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED 2541788990500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED 2541788990500                       # Cumulative time (in ticks) in various power states
system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED 2541788990500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED 2541788990500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED 2541788990500                       # Cumulative time (in ticks) in various power states
system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED 2541788990500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED 2541788990500                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED 2541788990500                       # Cumulative time (in ticks) in various power states
system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED 2541788990500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 2541788990500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst        5548224                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data        4469440                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           10017664                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst      5548224                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       5548224                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      2230016                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         2230016                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst           86691                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           69835                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              156526                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        34844                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              34844                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         471020924                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         379436692                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             850457616                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    471020924                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        471020924                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      189318996                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            189318996                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      189318996                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        471020924                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        379436692                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1039776612                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    118557.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples     76839.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     69317.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000131316500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         7300                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         7300                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              405455                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             111334                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      156526                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     120798                       # Number of write requests accepted
system.mem_ctrls.readBursts                    156526                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   120798                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  10370                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  2241                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              8773                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              6742                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              9734                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              7137                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              8390                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             10072                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              8439                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              8692                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             11759                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              9282                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            10544                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            11976                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             8877                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            13466                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             5497                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             6776                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              7056                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              4573                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              8316                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              7975                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              7720                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              9828                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              7203                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              6890                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             10507                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              8419                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             7831                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             8028                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             5450                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             9929                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             3153                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             5651                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.09                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.72                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   1998525500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  730780000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              4738950500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     13673.92                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                32423.92                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   103520                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   79984                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 70.83                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                67.46                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                156526                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               120798                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  133824                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   12030                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     302                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    632                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    742                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   6659                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   7306                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   7421                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   7388                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   7392                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   7485                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   7377                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   7378                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   7382                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   7410                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   7353                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   7344                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   7324                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   7301                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   7300                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   7299                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     15                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        81169                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    208.672375                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   140.283681                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   225.598152                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        34332     42.30%     42.30% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        24197     29.81%     72.11% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        10075     12.41%     84.52% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         4483      5.52%     90.04% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         2299      2.83%     92.88% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1394      1.72%     94.59% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          989      1.22%     95.81% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          591      0.73%     96.54% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         2809      3.46%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        81169                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         7300                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      20.019863                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     18.415705                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     12.657719                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-15           1309     17.93%     17.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-31          5514     75.53%     93.47% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-47           285      3.90%     97.37% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-63            91      1.25%     98.62% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-79            39      0.53%     99.15% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-95            23      0.32%     99.47% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-111           12      0.16%     99.63% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-127            8      0.11%     99.74% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-143            9      0.12%     99.86% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::144-159            7      0.10%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-175            1      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-271            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::400-415            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          7300                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         7300                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.236849                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.221452                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.740051                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             6535     89.52%     89.52% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               99      1.36%     90.88% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              442      6.05%     96.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              153      2.10%     99.03% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               68      0.93%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                3      0.04%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          7300                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                9353984                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  663680                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 7585856                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                10017664                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              7731072                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       794.11                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       644.01                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    850.46                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    656.34                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        11.24                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     6.20                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    5.03                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   11779140500                       # Total gap between requests
system.mem_ctrls.avgGap                      42474.29                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst      4917696                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data      4436288                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      7585856                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 417491744.201648592949                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 376622226.119882822037                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 644007326.337890982628                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst        86691                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data        69835                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       120798                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst   2493615750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   2245334750                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 289681133500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     28764.41                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     32152.00                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   2398062.33                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    69.32                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            313039020                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            166361415                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           558183780                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          307812960                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     929335680.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       5145598050                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        190056960                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         7610387865                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        646.089979                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    442632250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    393120000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  10943393250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            266593320                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            141674940                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           485370060                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          310908420                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     929335680.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       5111408310                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        218848320                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         7464139050                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        633.674068                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    516117000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    393120000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  10869908500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED 2541788990500                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                  111                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 111                       # Transaction distribution
system.iobus.trans_dist::WriteReq                 291                       # Transaction distribution
system.iobus.trans_dist::WriteResp                291                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio           46                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           12                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio           16                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio          196                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio          144                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total          414                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side          390                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total          390                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                     804                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio          184                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio           48                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio           22                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio           98                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio           81                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total          433                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side        12312                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total        12312                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                    12745                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy                48000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy                10500                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy              198000                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy              315000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer27.occupancy              997458                       # Layer occupancy (ticks)
system.iobus.reqLayer27.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy              138000                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy              137500                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy               15500                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                  18                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples             9                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean           800000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev          300000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10            9    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       400000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value      1000000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total               9                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON     11771945500                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED      7200000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 2541788990500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      1609457                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1609457                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1609457                       # number of overall hits
system.cpu.icache.overall_hits::total         1609457                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst        86755                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          86755                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst        86755                       # number of overall misses
system.cpu.icache.overall_misses::total         86755                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst   5331764500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   5331764500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst   5331764500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   5331764500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1696212                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1696212                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1696212                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1696212                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.051146                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.051146                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.051146                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.051146                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 61457.720016                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 61457.720016                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 61457.720016                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 61457.720016                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks        86164                       # number of writebacks
system.cpu.icache.writebacks::total             86164                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst        86755                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        86755                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst        86755                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        86755                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst   5245010500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   5245010500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst   5245010500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   5245010500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.051146                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.051146                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.051146                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.051146                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 60457.731543                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 60457.731543                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 60457.731543                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 60457.731543                       # average overall mshr miss latency
system.cpu.icache.replacements                  86164                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1609457                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1609457                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst        86755                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         86755                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst   5331764500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   5331764500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1696212                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1696212                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.051146                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.051146                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 61457.720016                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 61457.720016                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst        86755                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        86755                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst   5245010500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   5245010500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.051146                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.051146                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 60457.731543                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 60457.731543                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 2541788990500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           509.800672                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1631081                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             86242                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             18.912838                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      2530009922000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   509.800672                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.995704                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.995704                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           80                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           42                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          386                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           3479178                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          3479178                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 2541788990500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      1314108                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          1314108                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      1314108                       # number of overall hits
system.cpu.dcache.overall_hits::total         1314108                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       105657                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         105657                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       105657                       # number of overall misses
system.cpu.dcache.overall_misses::total        105657                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   6774286500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   6774286500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   6774286500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   6774286500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      1419765                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      1419765                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      1419765                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      1419765                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.074419                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.074419                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.074419                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.074419                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 64115.832363                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 64115.832363                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 64115.832363                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 64115.832363                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        34668                       # number of writebacks
system.cpu.dcache.writebacks::total             34668                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        36706                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        36706                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        36706                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        36706                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        68951                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        68951                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        68951                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        68951                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data          207                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total          207                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   4392335000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   4392335000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   4392335000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   4392335000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     21604500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     21604500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.048565                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.048565                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.048565                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.048565                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 63702.266827                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 63702.266827                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 63702.266827                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 63702.266827                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data 104369.565217                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 104369.565217                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                  68811                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       782910                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          782910                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        49183                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         49183                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   3293596000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   3293596000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       832093                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       832093                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.059108                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.059108                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 66966.146839                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 66966.146839                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         9233                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         9233                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        39950                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        39950                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          108                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          108                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   2669988000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   2669988000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     21604500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     21604500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.048011                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.048011                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 66833.241552                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 66833.241552                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 200041.666667                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 200041.666667                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data       531198                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         531198                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        56474                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        56474                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   3480690500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   3480690500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       587672                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       587672                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.096098                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.096098                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 61633.503913                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 61633.503913                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        27473                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        27473                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        29001                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        29001                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data           99                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total           99                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   1722347000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   1722347000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.049349                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.049349                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 59389.227958                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 59389.227958                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data        10278                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        10278                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data          901                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total          901                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data     63322500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total     63322500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data        11179                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        11179                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.080598                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.080598                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 70280.244173                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 70280.244173                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data          901                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total          901                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data     62421500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total     62421500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.080598                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.080598                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data 69280.244173                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 69280.244173                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data        11113                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        11113                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data        11113                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        11113                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2541788990500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1002.444247                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             1380627                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             68811                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             20.064045                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      2530009991000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1002.444247                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.978949                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.978949                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           47                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          726                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          251                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           2953949                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          2953949                       # Number of data accesses

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               2626152174500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 278428                       # Simulator instruction rate (inst/s)
host_mem_usage                                 746816                       # Number of bytes of host memory used
host_op_rate                                   278428                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   211.86                       # Real time elapsed on the host
host_tick_rate                              387513013                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    58988428                       # Number of instructions simulated
sim_ops                                      58988428                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.082099                       # Number of seconds simulated
sim_ticks                                 82099414000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             64.878616                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                 5929792                       # Number of BTB hits
system.cpu.branchPred.BTBLookups              9139825                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect               1131                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect            686247                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted           8022678                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits             192234                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          595817                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           403583                       # Number of indirect misses.
system.cpu.branchPred.lookups                10227394                       # Number of BP lookups
system.cpu.branchPred.usedRAS                  391853                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        35456                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                    54048169                       # Number of instructions committed
system.cpu.committedOps                      54048169                       # Number of ops (including micro ops) committed
system.cpu.cpi                               3.035915                       # CPI: cycles per instruction
system.cpu.discardedOps                       1091559                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.data_accesses                 15165684                       # DTB accesses
system.cpu.dtb.data_acv                            39                       # DTB access violations
system.cpu.dtb.data_hits                     15692498                       # DTB hits
system.cpu.dtb.data_misses                       1455                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                 10685073                       # DTB read accesses
system.cpu.dtb.read_acv                            13                       # DTB read access violations
system.cpu.dtb.read_hits                     11000711                       # DTB read hits
system.cpu.dtb.read_misses                       1205                       # DTB read misses
system.cpu.dtb.write_accesses                 4480611                       # DTB write accesses
system.cpu.dtb.write_acv                           26                       # DTB write access violations
system.cpu.dtb.write_hits                     4691787                       # DTB write hits
system.cpu.dtb.write_misses                       250                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions              123517                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions           38261906                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions          11547382                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions          4898401                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        89626079                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.329390                       # IPC: instructions per cycle
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses                18669349                       # ITB accesses
system.cpu.itb.fetch_acv                          131                       # ITB acv
system.cpu.itb.fetch_hits                    18668329                       # ITB hits
system.cpu.itb.fetch_misses                      1020                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.callpal::swpctx                   131      0.26%      0.26% # number of callpals executed
system.cpu.kern.callpal::tbi                        8      0.02%      0.27% # number of callpals executed
system.cpu.kern.callpal::swpipl                  4937      9.68%      9.96% # number of callpals executed
system.cpu.kern.callpal::rdps                     300      0.59%     10.54% # number of callpals executed
system.cpu.kern.callpal::wrusp                      1      0.00%     10.55% # number of callpals executed
system.cpu.kern.callpal::rdusp                      1      0.00%     10.55% # number of callpals executed
system.cpu.kern.callpal::rti                      393      0.77%     11.32% # number of callpals executed
system.cpu.kern.callpal::callsys                  113      0.22%     11.54% # number of callpals executed
system.cpu.kern.callpal::imb                        3      0.01%     11.55% # number of callpals executed
system.cpu.kern.callpal::rdunique               45101     88.45%    100.00% # number of callpals executed
system.cpu.kern.callpal::wrunique                   1      0.00%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                  50989                       # number of callpals executed
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.hwrei                      52634                       # number of hwrei instructions executed
system.cpu.kern.inst.quiesce                       75                       # number of quiesce instructions executed
system.cpu.kern.ipl_count::0                     1907     34.98%     34.98% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                      37      0.68%     35.66% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                      84      1.54%     37.20% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                    3423     62.80%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                 5451                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                      1905     48.46%     48.46% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                       37      0.94%     49.40% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                       84      2.14%     51.54% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                     1905     48.46%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                  3931                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0              79397740000     96.71%     96.71% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21                62802000      0.08%     96.78% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22                93271500      0.11%     96.90% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31              2548249500      3.10%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total          82102063000                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.998951                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.556529                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.721152                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.mode_good::kernel                 349                      
system.cpu.kern.mode_good::user                   349                      
system.cpu.kern.mode_good::idle                     0                      
system.cpu.kern.mode_switch::kernel               524                       # number of protection mode switches
system.cpu.kern.mode_switch::user                 349                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   0                       # number of protection mode switches
system.cpu.kern.mode_switch_good::kernel     0.666031                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle            nan                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.799542                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel         6499335000      7.92%      7.92% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user          75602728000     92.08%    100.00% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle                    0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      131                       # number of times the context was actually changed
system.cpu.numCycles                        164085656                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                        75                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass              897370      1.66%      1.66% # Class of committed instruction
system.cpu.op_class_0::IntAlu                37602175     69.57%     71.23% # Class of committed instruction
system.cpu.op_class_0::IntMult                  28374      0.05%     71.28% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     71.28% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                 65990      0.12%     71.41% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     71.41% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                 57311      0.11%     71.51% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    1      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     9      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::MemRead               10605742     19.62%     91.14% # Class of committed instruction
system.cpu.op_class_0::MemWrite               4549485      8.42%     99.55% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead             53844      0.10%     99.65% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite           103092      0.19%     99.84% # Class of committed instruction
system.cpu.op_class_0::IprAccess                84776      0.16%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                 54048169                       # Class of committed instruction
system.cpu.quiesceCycles                       113172                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                        74459577                       # Number of cycles that the object actually ticked
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_bytes                   995328                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_full_pages                 119                       # Number of full page size DMA writes.
system.disk0.dma_write_txs                        124                       # Number of DMA write transactions.
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.membus.snoop_filter.hit_multi_requests          121                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      1301845                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       2603579                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.bridge.pwrStateResidencyTicks::UNDEFINED  84363184000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED  84363184000                       # Cumulative time (in ticks) in various power states
system.iocache.demand_misses::.tsunami.ide        15594                       # number of demand (read+write) misses
system.iocache.demand_misses::total             15594                       # number of demand (read+write) misses
system.iocache.overall_misses::.tsunami.ide        15594                       # number of overall misses
system.iocache.overall_misses::total            15594                       # number of overall misses
system.iocache.demand_miss_latency::.tsunami.ide   1841006852                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total   1841006852                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::.tsunami.ide   1841006852                       # number of overall miss cycles
system.iocache.overall_miss_latency::total   1841006852                       # number of overall miss cycles
system.iocache.demand_accesses::.tsunami.ide        15594                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total           15594                       # number of demand (read+write) accesses
system.iocache.overall_accesses::.tsunami.ide        15594                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total          15594                       # number of overall (read+write) accesses
system.iocache.demand_miss_rate::.tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::.tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.demand_avg_miss_latency::.tsunami.ide 118058.666923                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 118058.666923                       # average overall miss latency
system.iocache.overall_avg_miss_latency::.tsunami.ide 118058.666923                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 118058.666923                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs            37                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    4                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs     9.250000                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.writebacks::.writebacks          15552                       # number of writebacks
system.iocache.writebacks::total                15552                       # number of writebacks
system.iocache.demand_mshr_misses::.tsunami.ide        15594                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total        15594                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::.tsunami.ide        15594                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total        15594                       # number of overall MSHR misses
system.iocache.demand_mshr_miss_latency::.tsunami.ide   1060401821                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total   1060401821                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::.tsunami.ide   1060401821                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total   1060401821                       # number of overall MSHR miss cycles
system.iocache.demand_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.demand_avg_mshr_miss_latency::.tsunami.ide 68000.629794                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 68000.629794                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::.tsunami.ide 68000.629794                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 68000.629794                       # average overall mshr miss latency
system.iocache.replacements                     15594                       # number of replacements
system.iocache.ReadReq_misses::.tsunami.ide           42                       # number of ReadReq misses
system.iocache.ReadReq_misses::total               42                       # number of ReadReq misses
system.iocache.ReadReq_miss_latency::.tsunami.ide      4850475                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total      4850475                       # number of ReadReq miss cycles
system.iocache.ReadReq_accesses::.tsunami.ide           42                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total             42                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_miss_rate::.tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_avg_miss_latency::.tsunami.ide 115487.500000                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total 115487.500000                       # average ReadReq miss latency
system.iocache.ReadReq_mshr_misses::.tsunami.ide           42                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total           42                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_miss_latency::.tsunami.ide      2750475                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total      2750475                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_avg_mshr_miss_latency::.tsunami.ide 65487.500000                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total 65487.500000                       # average ReadReq mshr miss latency
system.iocache.WriteLineReq_misses::.tsunami.ide        15552                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total        15552                       # number of WriteLineReq misses
system.iocache.WriteLineReq_miss_latency::.tsunami.ide   1836156377                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_miss_latency::total   1836156377                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_accesses::.tsunami.ide        15552                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total        15552                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_miss_rate::.tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_miss_latency::.tsunami.ide 118065.610661                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::total 118065.610661                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_mshr_misses::.tsunami.ide        15552                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::total        15552                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_miss_latency::.tsunami.ide   1057651346                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::total   1057651346                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_mshr_miss_latency::.tsunami.ide 68007.416795                       # average WriteLineReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::total 68007.416795                       # average WriteLineReq mshr miss latency
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED  84363184000                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                  15594                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                15594                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::2           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses               140346                       # Number of tag accesses
system.iocache.tags.data_accesses              140346                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED  84363184000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                 761                       # Transaction distribution
system.membus.trans_dist::ReadResp            1274817                       # Transaction distribution
system.membus.trans_dist::WriteReq                736                       # Transaction distribution
system.membus.trans_dist::WriteResp               736                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        31818                       # Transaction distribution
system.membus.trans_dist::WritebackClean      1254863                       # Transaction distribution
system.membus.trans_dist::CleanEvict            15051                       # Transaction distribution
system.membus.trans_dist::UpgradeReq                9                       # Transaction distribution
system.membus.trans_dist::ReadExReq             12153                       # Transaction distribution
system.membus.trans_dist::ReadExResp            12153                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq        1254864                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         19192                       # Transaction distribution
system.membus.trans_dist::InvalidateReq         15552                       # Transaction distribution
system.membus.trans_dist::InvalidateResp           28                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port        31188                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total        31188                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port      3764591                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total      3764591                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave         2994                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port        93890                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total        96884                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                3892663                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port       995328                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total       995328                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port    160622528                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total    160622528                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave         3035                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port      3044416                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total      3047451                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               164665307                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                               70                       # Total snoops (count)
system.membus.snoopTraffic                       2688                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           1303267                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000112                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.010584                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 1303121     99.99%     99.99% # Request fanout histogram
system.membus.snoop_fanout::1                     146      0.01%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             1303267                       # Request fanout histogram
system.membus.reqLayer0.occupancy             2577500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy          7914814742                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               9.6                       # Layer utilization (%)
system.membus.respLayer1.occupancy             264973                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy          170637250                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.2                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED  84363184000                       # Cumulative time (in ticks) in various power states
system.membus.respLayer2.occupancy         6413865000                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              7.8                       # Layer utilization (%)
system.clk_domain.clock                          1000                       # Clock period in ticks
system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED  84363184000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED  84363184000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED  84363184000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED  84363184000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED  84363184000                       # Cumulative time (in ticks) in various power states
system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED  84363184000                       # Cumulative time (in ticks) in various power states
system.tsunami.io.pwrStateResidencyTicks::UNDEFINED  84363184000                       # Cumulative time (in ticks) in various power states
system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED  84363184000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED  84363184000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED  84363184000                       # Cumulative time (in ticks) in various power states
system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED  84363184000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED  84363184000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED  84363184000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED  84363184000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED  84363184000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED  84363184000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED  84363184000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED  84363184000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED  84363184000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED  84363184000                       # Cumulative time (in ticks) in various power states
system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED  84363184000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED  84363184000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED  84363184000                       # Cumulative time (in ticks) in various power states
system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED  84363184000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED  84363184000                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED  84363184000                       # Cumulative time (in ticks) in various power states
system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED  84363184000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  84363184000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst       80311296                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data        2003392                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           82314688                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst     80311296                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total      80311296                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      2036352                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         2036352                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst         1254864                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           31303                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             1286167                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        31818                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              31818                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         978220088                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data          24402026                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1002622114                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    978220088                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        978220088                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       24803490                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             24803490                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       24803490                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        978220088                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data         24402026                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1027425604                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    980542.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples    468489.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     30590.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000089296500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        56158                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        56158                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             2221503                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             927804                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     1286167                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    1286641                       # Number of write requests accepted
system.mem_ctrls.readBursts                   1286167                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  1286641                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                 787088                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                306099                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            140249                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             25534                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            155260                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             40234                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             65690                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              6607                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              4585                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              5711                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              7894                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              5464                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             8297                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             8154                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             7589                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             8236                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             4788                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             4787                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            278931                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             45308                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            392115                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             49219                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            143205                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              7468                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              4922                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              6183                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              8428                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              6092                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             7682                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             7031                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             7354                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             7787                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             4295                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             4523                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.01                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.18                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   6090638250                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 2495395000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             15448369500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     12203.76                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                30953.76                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                        77                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   395890                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  877108                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 79.32                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                89.45                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               1286167                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              1286641                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  489961                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    8922                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     196                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  26620                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  29646                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  53419                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  59033                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  56953                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  57422                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  56302                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  68482                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  55869                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  55992                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  56374                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  56331                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  56168                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  56150                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  56198                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  56165                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  56369                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  56311                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   1570                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   1213                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    960                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    690                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    516                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    435                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    330                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    314                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    254                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    342                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    314                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    301                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    287                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    323                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    271                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    211                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    207                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    202                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    197                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    178                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    184                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    152                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    142                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    129                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    118                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    142                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    121                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    125                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    118                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                    138                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    254                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       206624                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    458.302308                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   319.643285                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   333.988925                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        32195     15.58%     15.58% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        38293     18.53%     34.11% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        26015     12.59%     46.70% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        22357     10.82%     57.52% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        20755     10.04%     67.57% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        18628      9.02%     76.59% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        11051      5.35%     81.93% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         5810      2.81%     84.75% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        31520     15.25%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       206624                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        56158                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean       8.886980                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev      5.238408                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-15          50576     90.06%     90.06% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-31          5412      9.64%     99.70% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-47           113      0.20%     99.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-63            29      0.05%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-79            14      0.02%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-95             3      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-111            5      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-127            2      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-143            1      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::144-159            2      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::288-303            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         56158                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        56158                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.460433                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.390749                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.587854                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            26866     47.84%     47.84% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             1747      3.11%     50.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            10551     18.79%     69.74% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19            10364     18.46%     88.19% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20             5957     10.61%     98.80% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              333      0.59%     99.39% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22              111      0.20%     99.59% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               83      0.15%     99.74% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24               62      0.11%     99.85% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25               39      0.07%     99.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26               20      0.04%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27               18      0.03%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28                2      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::29                5      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         56158                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               31941056                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                50373632                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                62754752                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                82314688                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             82345024                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       389.05                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       764.38                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1002.62                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                   1002.99                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         9.01                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     3.04                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    5.97                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   82099414000                       # Total gap between requests
system.mem_ctrls.avgGap                      31910.43                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst     29983296                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data      1957760                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     62754752                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 365207186.497092425823                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 23846211.618514113128                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 764375151.325684309006                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst      1254864                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data        31303                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      1286641                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst  14411968000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   1036401500                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 1998986721750                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     11484.88                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     33108.70                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   1553647.62                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    86.04                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            243166980                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            129219750                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           394427880                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          277777080                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     6480764160.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       6649460400                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      25928178240                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        40102994490                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        488.468706                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  67343369000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   2741440000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  12018638000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           1232378280                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            655009410                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          3169396020                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         4840907940                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     6480764160.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      36715267500                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        609479040                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        53703202350                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        654.124064                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   1282271750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   2741440000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  78079410750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED  84363184000                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                  803                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 803                       # Transaction distribution
system.iobus.trans_dist::WriteReq               16288                       # Transaction distribution
system.iobus.trans_dist::WriteResp              16288                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio          342                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           52                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio           96                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio         1304                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio         1200                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total         2994                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side        31188                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total        31188                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                   34182                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio         1368                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio          208                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio          132                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio          652                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio          675                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total         3035                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side       995664                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total       995664                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                   998699                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy               356500                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy                45500                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy            15636000                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy             2258000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer27.occupancy            81272852                       # Layer occupancy (ticks)
system.iobus.reqLayer27.utilization               0.1                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy             1169000                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy              914000                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy               92500                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                 150                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples            75                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean           800000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    284747.398726                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10           75    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       400000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value      1000000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total              75                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON     84303184000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED     60000000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  84363184000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst     17952436                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         17952436                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     17952436                       # number of overall hits
system.cpu.icache.overall_hits::total        17952436                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst      1254864                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total        1254864                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst      1254864                       # number of overall misses
system.cpu.icache.overall_misses::total       1254864                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst  48605572000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total  48605572000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst  48605572000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total  48605572000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     19207300                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     19207300                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     19207300                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     19207300                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.065333                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.065333                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.065333                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.065333                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 38733.736883                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 38733.736883                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 38733.736883                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 38733.736883                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks      1254863                       # number of writebacks
system.cpu.icache.writebacks::total           1254863                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst      1254864                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total      1254864                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst      1254864                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total      1254864                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst  47350708000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total  47350708000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst  47350708000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total  47350708000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.065333                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.065333                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.065333                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.065333                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 37733.736883                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 37733.736883                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 37733.736883                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 37733.736883                       # average overall mshr miss latency
system.cpu.icache.replacements                1254863                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     17952436                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        17952436                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst      1254864                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total       1254864                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst  48605572000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total  48605572000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     19207300                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     19207300                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.065333                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.065333                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 38733.736883                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 38733.736883                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst      1254864                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total      1254864                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst  47350708000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total  47350708000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.065333                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.065333                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 37733.736883                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 37733.736883                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  84363184000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           511.999859                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            19210369                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs           1254863                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             15.308738                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   511.999859                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     1.000000                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     1.000000                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          111                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          115                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          285                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          39669464                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         39669464                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  84363184000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data     15540676                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         15540676                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     15540676                       # number of overall hits
system.cpu.dcache.overall_hits::total        15540676                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data        42290                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          42290                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        42290                       # number of overall misses
system.cpu.dcache.overall_misses::total         42290                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   2738544000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   2738544000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   2738544000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   2738544000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     15582966                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     15582966                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     15582966                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     15582966                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.002714                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.002714                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.002714                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.002714                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 64756.301726                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 64756.301726                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 64756.301726                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 64756.301726                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        16266                       # number of writebacks
system.cpu.dcache.writebacks::total             16266                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        11368                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        11368                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        11368                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        11368                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        30922                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        30922                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        30922                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        30922                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         1497                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         1497                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   1993613500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   1993613500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   1993613500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   1993613500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data    149784500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total    149784500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.001984                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.001984                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.001984                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.001984                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 64472.333614                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 64472.333614                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 64472.333614                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 64472.333614                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data 100056.446226                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 100056.446226                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                  31275                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     10926147                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        10926147                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        20530                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         20530                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   1412113000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   1412113000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     10946677                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     10946677                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.001875                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.001875                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 68782.903069                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 68782.903069                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         1769                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         1769                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        18761                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        18761                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          761                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          761                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   1274236500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   1274236500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data    149784500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total    149784500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.001714                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.001714                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 67919.433932                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 67919.433932                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 196825.886991                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 196825.886991                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data      4614529                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        4614529                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        21760                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        21760                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   1326431000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   1326431000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data      4636289                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      4636289                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.004693                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.004693                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 60957.306985                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 60957.306985                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data         9599                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         9599                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        12161                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        12161                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data          736                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total          736                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    719377000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    719377000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.002623                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.002623                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 59154.428090                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 59154.428090                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data        13858                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        13858                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data          392                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total          392                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data     31342500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total     31342500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data        14250                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        14250                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.027509                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.027509                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 79955.357143                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 79955.357143                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_hits::.cpu.data            2                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total            2                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data          390                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total          390                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data     30843000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total     30843000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.027368                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.027368                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data 79084.615385                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 79084.615385                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data        14099                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        14099                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data        14099                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        14099                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  84363184000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1023.946089                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            15582292                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             31303                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            497.789094                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1023.946089                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.999947                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999947                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           17                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           37                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          970                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          31253933                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         31253933                       # Number of data accesses

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               2962958299500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 253793                       # Simulator instruction rate (inst/s)
host_mem_usage                                 747840                       # Number of bytes of host memory used
host_op_rate                                   253793                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  1561.50                       # Real time elapsed on the host
host_tick_rate                              215693574                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   396297739                       # Number of instructions simulated
sim_ops                                     396297739                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.336806                       # Number of seconds simulated
sim_ticks                                336806125000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             19.672700                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                16957580                       # Number of BTB hits
system.cpu.branchPred.BTBLookups             86198539                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect            2686019                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect           5411444                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted          83721387                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits            7911524                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups        53419518                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses         45507994                       # Number of indirect misses.
system.cpu.branchPred.lookups               103196283                       # Number of BP lookups
system.cpu.branchPred.usedRAS                 7240610                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted      1265511                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                   337309311                       # Number of instructions committed
system.cpu.committedOps                     337309311                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.997016                       # CPI: cycles per instruction
system.cpu.discardedOps                      29865667                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.data_accesses                 34054848                       # DTB accesses
system.cpu.dtb.data_acv                             0                       # DTB access violations
system.cpu.dtb.data_hits                    111546892                       # DTB hits
system.cpu.dtb.data_misses                     157402                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                 24415626                       # DTB read accesses
system.cpu.dtb.read_acv                             0                       # DTB read access violations
system.cpu.dtb.read_hits                     67207067                       # DTB read hits
system.cpu.dtb.read_misses                     157391                       # DTB read misses
system.cpu.dtb.write_accesses                 9639222                       # DTB write accesses
system.cpu.dtb.write_acv                            0                       # DTB write access violations
system.cpu.dtb.write_hits                    44339825                       # DTB write hits
system.cpu.dtb.write_misses                        11                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions            54207762                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions          282808266                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions          77810174                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions         66706599                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        45299214                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.500747                       # IPC: instructions per cycle
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses               118506046                       # ITB accesses
system.cpu.itb.fetch_acv                       648896                       # ITB acv
system.cpu.itb.fetch_hits                   118505974                       # ITB hits
system.cpu.itb.fetch_misses                        72                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.callpal::swpctx                     8      0.00%      0.00% # number of callpals executed
system.cpu.kern.callpal::swpipl                949382     32.48%     32.49% # number of callpals executed
system.cpu.kern.callpal::rdps                     694      0.02%     32.51% # number of callpals executed
system.cpu.kern.callpal::rti                   944258     32.31%     64.82% # number of callpals executed
system.cpu.kern.callpal::callsys               943907     32.30%     97.12% # number of callpals executed
system.cpu.kern.callpal::rdunique               84288      2.88%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                2922537                       # number of callpals executed
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.hwrei                    2922973                       # number of hwrei instructions executed
system.cpu.kern.inst.quiesce                        0                       # number of quiesce instructions executed
system.cpu.kern.ipl_count::0                   945316     49.91%     49.91% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                     345      0.02%     49.93% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                  948324     50.07%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total              1893985                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                    945316     49.99%     49.99% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                      345      0.02%     50.01% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                   945316     49.99%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total               1890977                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0             272916591000     81.03%     81.03% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22               212674000      0.06%     81.09% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31             63677114500     18.91%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total         336806379500                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                         1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.996828                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.998412                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.mode_good::kernel              944155                      
system.cpu.kern.mode_good::user                944155                      
system.cpu.kern.mode_good::idle                     0                      
system.cpu.kern.mode_switch::kernel            944266                       # number of protection mode switches
system.cpu.kern.mode_switch::user              944155                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   0                       # number of protection mode switches
system.cpu.kern.mode_switch_good::kernel     0.999882                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle            nan                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.999941                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel       155419606000     46.15%     46.15% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user         181386773500     53.85%    100.00% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle                    0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                        8                       # number of times the context was actually changed
system.cpu.numCycles                        673612250                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass            15212713      4.51%      4.51% # Class of committed instruction
system.cpu.op_class_0::IntAlu               147918070     43.85%     48.36% # Class of committed instruction
system.cpu.op_class_0::IntMult                   3166      0.00%     48.36% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     48.36% # Class of committed instruction
system.cpu.op_class_0::FloatAdd              28406585      8.42%     56.78% # Class of committed instruction
system.cpu.op_class_0::FloatCmp               3639019      1.08%     57.86% # Class of committed instruction
system.cpu.op_class_0::FloatCvt               4059707      1.20%     59.07% # Class of committed instruction
system.cpu.op_class_0::FloatMult             10913591      3.24%     62.30% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     62.30% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                743033      0.22%     62.52% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     62.52% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt               159177      0.05%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::MemRead               46650559     13.83%     76.40% # Class of committed instruction
system.cpu.op_class_0::MemWrite              37984246     11.26%     87.66% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead          17215028      5.10%     92.76% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite          6356217      1.88%     94.65% # Class of committed instruction
system.cpu.op_class_0::IprAccess             18048200      5.35%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                337309311                       # Class of committed instruction
system.cpu.tickCycles                       628313036                       # Number of cycles that the object actually ticked
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk0.dma_write_txs                          0                       # Number of DMA write transactions.
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.membus.snoop_filter.hit_multi_requests            3                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       607316                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       1214634                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.bridge.pwrStateResidencyTicks::UNDEFINED 336806125000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED 336806125000                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 336806125000                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                     16                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                   16                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::4           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED 336806125000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             596578                       # Transaction distribution
system.membus.trans_dist::WriteReq                345                       # Transaction distribution
system.membus.trans_dist::WriteResp               345                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        14354                       # Transaction distribution
system.membus.trans_dist::WritebackClean       502242                       # Transaction distribution
system.membus.trans_dist::CleanEvict            90721                       # Transaction distribution
system.membus.trans_dist::ReadExReq             10739                       # Transaction distribution
system.membus.trans_dist::ReadExResp            10739                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq         502242                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         94336                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port      1506726                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total      1506726                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave          690                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port       315225                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       315915                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                1822641                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port     64286976                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total     64286976                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave         2760                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port      7643456                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total      7646216                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                71933192                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            607662                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000003                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.001814                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  607660    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       2      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              607662                       # Request fanout histogram
system.membus.reqLayer0.occupancy              862500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy          3389520000                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               1.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy          569266000                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.2                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 336806125000                       # Cumulative time (in ticks) in various power states
system.membus.respLayer2.occupancy         2519775000                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              0.7                       # Layer utilization (%)
system.clk_domain.clock                          1000                       # Clock period in ticks
system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED 336806125000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED 336806125000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED 336806125000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED 336806125000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED 336806125000                       # Cumulative time (in ticks) in various power states
system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED 336806125000                       # Cumulative time (in ticks) in various power states
system.tsunami.io.pwrStateResidencyTicks::UNDEFINED 336806125000                       # Cumulative time (in ticks) in various power states
system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED 336806125000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED 336806125000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED 336806125000                       # Cumulative time (in ticks) in various power states
system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED 336806125000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED 336806125000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED 336806125000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED 336806125000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED 336806125000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED 336806125000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED 336806125000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED 336806125000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED 336806125000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED 336806125000                       # Cumulative time (in ticks) in various power states
system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED 336806125000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED 336806125000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED 336806125000                       # Cumulative time (in ticks) in various power states
system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED 336806125000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED 336806125000                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED 336806125000                       # Cumulative time (in ticks) in various power states
system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED 336806125000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 336806125000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst       32143488                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data        6724800                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           38868288                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst     32143488                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total      32143488                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks       918656                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total          918656                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst          502242                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data          105075                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              607317                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        14354                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              14354                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst          95436174                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data          19966383                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             115402557                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst     95436174                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         95436174                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        2727551                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total              2727551                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        2727551                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst         95436174                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data         19966383                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            118130108                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples     46575.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples     23202.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    103338.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.001997320500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         2791                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         2791                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              852485                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              43819                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      607317                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     516595                       # Number of write requests accepted
system.mem_ctrls.readBursts                    607317                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   516595                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                 480777                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                470020                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               648                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               898                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             10136                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              2618                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              6199                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             10707                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             19536                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              2997                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             12144                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              7604                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            12731                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             4179                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            11472                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            10958                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            12061                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             1652                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0               323                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1               564                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              2513                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              2966                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              1230                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              6568                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6               403                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              1436                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              9550                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              5424                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10              936                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             1563                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             4499                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             4649                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             2513                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             1439                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.18                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.97                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   2034040750                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  632700000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              4406665750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     16074.29                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                34824.29                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                    36150                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   32712                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 28.57                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                70.24                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                607317                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               516595                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   98585                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   27912                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      43                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    798                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    849                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   2611                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   2852                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   2834                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   2826                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   2829                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   2941                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   2837                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   2814                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   2805                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   2795                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   2792                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   2798                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   2811                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   2792                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   2791                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   2791                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       104265                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    106.273822                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    85.825106                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   100.693063                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        78469     75.26%     75.26% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        15916     15.26%     90.52% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         6746      6.47%     96.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         1698      1.63%     98.62% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          711      0.68%     99.30% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          301      0.29%     99.59% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          148      0.14%     99.74% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          113      0.11%     99.84% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          163      0.16%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       104265                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         2791                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      45.337872                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     29.446972                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     46.686004                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-15            761     27.27%     27.27% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-31           999     35.79%     63.06% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-47           131      4.69%     67.75% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-63           169      6.06%     73.81% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-79           179      6.41%     80.22% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-95           126      4.51%     84.74% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-111          100      3.58%     88.32% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-127           85      3.05%     91.37% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-143           78      2.79%     94.16% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::144-159           57      2.04%     96.20% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-175           42      1.50%     97.71% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::176-191           32      1.15%     98.85% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-207            9      0.32%     99.18% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::208-223           18      0.64%     99.82% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::224-239            4      0.14%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::272-287            1      0.04%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          2791                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         2791                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.687925                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.654886                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.075498                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             1923     68.90%     68.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               23      0.82%     69.72% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              692     24.79%     94.52% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              100      3.58%     98.10% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               52      1.86%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                1      0.04%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          2791                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                8098560                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                30769728                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 2980864                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                38868288                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             33062080                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                        24.05                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         8.85                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    115.40                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     98.16                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.26                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.19                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.07                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  336804639000                       # Total gap between requests
system.mem_ctrls.avgGap                     299671.72                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst      1484928                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data      6613632                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      2980864                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 4408850.937612847425                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 19636317.480865288526                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 8850385.366358762607                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst       502242                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data       105075                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       516595                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst    782896000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   3623769750                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 8358997957500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst      1558.80                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     34487.46                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  16180950.18                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    39.78                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            472046820                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            250925400                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           519799140                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          159591060                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     26587482480.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      49883062650                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      87326762400                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       165199669950                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        490.488912                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 226473599750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  11246820000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  99085705250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            272326740                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            144760275                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           383696460                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy           83535660                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     26587482480.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      35681449950                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      99286015200                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       162439266765                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        482.293090                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 257756291750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  11246820000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  67803013250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED 336806125000                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::WriteReq                 345                       # Transaction distribution
system.iobus.trans_dist::WriteResp                345                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio          690                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total          690                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                     690                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio         2760                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total         2760                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                     2760                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy               862500                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy              345000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON    336806125000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 336806125000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst    150910069                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        150910069                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst    150910069                       # number of overall hits
system.cpu.icache.overall_hits::total       150910069                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst       502241                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total         502241                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst       502241                       # number of overall misses
system.cpu.icache.overall_misses::total        502241                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst  12215060500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total  12215060500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst  12215060500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total  12215060500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst    151412310                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    151412310                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst    151412310                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    151412310                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.003317                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.003317                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.003317                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.003317                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 24321.113768                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 24321.113768                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 24321.113768                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 24321.113768                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks       502242                       # number of writebacks
system.cpu.icache.writebacks::total            502242                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst       502241                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total       502241                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst       502241                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total       502241                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst  11712818500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total  11712818500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst  11712818500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total  11712818500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.003317                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.003317                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.003317                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.003317                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 23321.111777                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 23321.111777                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 23321.111777                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 23321.111777                       # average overall mshr miss latency
system.cpu.icache.replacements                 502242                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst    150910069                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       150910069                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst       502241                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total        502241                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst  12215060500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total  12215060500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst    151412310                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    151412310                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.003317                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.003317                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 24321.113768                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 24321.113768                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst       502241                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total       502241                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst  11712818500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total  11712818500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.003317                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.003317                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 23321.111777                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 23321.111777                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 336806125000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse                  512                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs           151430663                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs            502754                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            301.202304                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst          512                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           45                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           14                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          451                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         303326862                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        303326862                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 336806125000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data    109313332                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        109313332                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data    109313332                       # number of overall hits
system.cpu.dcache.overall_hits::total       109313332                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       105618                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         105618                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       105618                       # number of overall misses
system.cpu.dcache.overall_misses::total        105618                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   7112004000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   7112004000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   7112004000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   7112004000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data    109418950                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    109418950                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data    109418950                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    109418950                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.000965                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.000965                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.000965                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.000965                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 67337.044822                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 67337.044822                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 67337.044822                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 67337.044822                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        14354                       # number of writebacks
system.cpu.dcache.writebacks::total             14354                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data          756                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          756                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          756                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          756                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       104862                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       104862                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       104862                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       104862                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data          345                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total          345                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   6959394500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   6959394500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   6959394500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   6959394500                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.000958                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.000958                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.000958                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.000958                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 66367.173046                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 66367.173046                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 66367.173046                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 66367.173046                       # average overall mshr miss latency
system.cpu.dcache.replacements                 105075                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     65931858                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        65931858                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        94161                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         94161                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   6331651500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   6331651500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     66026019                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     66026019                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.001426                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.001426                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 67242.823462                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 67242.823462                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           38                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           38                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        94123                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        94123                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   6234251000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   6234251000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.001426                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.001426                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 66235.149751                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 66235.149751                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     43381474                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       43381474                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        11457                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        11457                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    780352500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    780352500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     43392931                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     43392931                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.000264                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.000264                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 68111.416601                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 68111.416601                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data          718                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          718                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        10739                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        10739                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data          345                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total          345                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    725143500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    725143500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.000247                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000247                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 67524.303939                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 67524.303939                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data         2009                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total         2009                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data          213                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total          213                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data     15297500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total     15297500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data         2222                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total         2222                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.095860                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.095860                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 71819.248826                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 71819.248826                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data          213                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total          213                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data     15084500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total     15084500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.095860                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.095860                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data 70819.248826                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 70819.248826                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data         2222                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total         2222                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data         2222                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total         2222                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 336806125000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           109463908                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            106099                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs           1031.714795                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data         1024                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           28                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          141                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          669                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          185                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         218951863                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        218951863                       # Number of data accesses

---------- End Simulation Statistics   ----------
