## Verilog Mini Projects

A collection of small, beginner-friendly Verilog modules and testbenches to reinforce fundamental digital design concepts. Each project is modular, well-documented, and includes a testbench for simulation.

---

### Requirements

- **Icarus Verilog** – for compiling and simulating (`iverilog`, `vvp`)
- Optional: **GTKWave** or **Verilator** – for waveform viewing

---

### File Structure

Each mini project includes:
- `*.v` — Verilog source files
- `*_tb.v` — Testbench files
- `README.md` — Problem statement and bash


