// ****************************************************************************
// ****************************************************************************
// Copyright SoC Design Research Group, All rights reservxd.
// Electronics and Telecommunications Research Institute (ETRI)
// 
// THESE DOCUMENTS CONTAIN CONFIDENTIAL INFORMATION AND KNOWLEDGE
// WHICH IS THE PROPERTY OF ETRI. NO PART OF THIS PUBLICATION IS
// TO BE USED FOR ANY OTHER PURPOSE, AND THESE ARE NOT TO BE
// REPRODUCED, COPIED, DISCLOSED, TRANSMITTED, STORED IN A RETRIEVAL
// SYSTEM OR TRANSLATED INTO ANY OTHER HUMAN OR COMPUTER LANGUAGE,
// IN ANY FORM, BY ANY MEANS, IN WHOLE OR IN PART, WITHOUT THE
// COMPLETE PRIOR WRITTEN PERMISSION OF ETRI.
// ****************************************************************************
// 2026-10-08
// Kyuseung Han (han@etri.re.kr)
// ****************************************************************************
// ****************************************************************************




module RVX_MODULE_102(
	rvx_port_0, 
	rvx_port_3, 
	rvx_port_4, 
	rvx_port_1, 
	rvx_port_2, 
	rvx_port_5
);


 

parameter RVX_GPARA_2 = 4;
parameter RVX_GPARA_1 = 8;
parameter RVX_GPARA_0 = 16;

input wire rvx_port_0; 
input wire rvx_port_3; 
input wire [RVX_GPARA_2-1:0] rvx_port_4; 
input wire [RVX_GPARA_2-1:0] rvx_port_1; 
input wire [RVX_GPARA_1-1:0] rvx_port_2; 
output wire [RVX_GPARA_1-1:0] rvx_port_5; 
reg    [RVX_GPARA_1-1:0] rvx_signal_0[RVX_GPARA_0-1:0]; 

always @(posedge rvx_port_0) begin   
	if (rvx_port_3)   rvx_signal_0[rvx_port_4] <= rvx_port_2;   
end   

assign rvx_port_5 = rvx_signal_0[rvx_port_1];   

endmodule 

