Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date             : Thu Nov  9 21:59:24 2023
| Host             : peacewang running 64-bit major release  (build 9200)
| Command          : report_power -file top_shell_power_routed.rpt -pb top_shell_power_summary_routed.pb -rpx top_shell_power_routed.rpx
| Design           : top_shell
| Device           : xc7a100tcsg324-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
-------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 0.284        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 0.187        |
| Device Static (W)        | 0.098        |
| Effective TJA (C/W)      | 4.6          |
| Max Ambient (C)          | 83.7         |
| Junction Temperature (C) | 26.3         |
| Confidence Level         | Low          |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.002 |        6 |       --- |             --- |
| Slice Logic              |     0.024 |     4763 |       --- |             --- |
|   LUT as Logic           |     0.021 |     2272 |     63400 |            3.58 |
|   CARRY4                 |     0.002 |      362 |     15850 |            2.28 |
|   LUT as Distributed RAM |    <0.001 |     1072 |     19000 |            5.64 |
|   F7/F8 Muxes            |    <0.001 |      568 |     63400 |            0.90 |
|   BUFG                   |    <0.001 |        2 |        32 |            6.25 |
|   Register               |    <0.001 |      203 |    126800 |            0.16 |
|   Others                 |     0.000 |       26 |       --- |             --- |
| Signals                  |     0.024 |     3454 |       --- |             --- |
| MMCM                     |     0.122 |        1 |         6 |           16.67 |
| DSPs                     |    <0.001 |        3 |       240 |            1.25 |
| I/O                      |     0.015 |       33 |       210 |           15.71 |
| Static Power             |     0.098 |          |           |                 |
| Total                    |     0.284 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.066 |       0.050 |      0.015 |
| Vccaux    |       1.800 |     0.086 |       0.068 |      0.018 |
| Vcco33    |       3.300 |     0.008 |       0.004 |      0.004 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+-------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                               | Action                                                                                                             |
+-----------------------------+------------+-------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                      |                                                                                                                    |
| Clock nodes activity        | Low        | User specified less than 75% of clocks                | Provide missing clock activity with a constraint file, simulation results or by editing the "By Clock Domain" view |
| I/O nodes activity          | Medium     | More than 5% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view           |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes        | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views         |
| Device models               | High       | Device models are Production                          |                                                                                                                    |
|                             |            |                                                       |                                                                                                                    |
| Overall confidence level    | Low        |                                                       |                                                                                                                    |
+-----------------------------+------------+-------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 4.6                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 4.6                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+--------------------+--------------------------------------------+-----------------+
| Clock              | Domain                                     | Constraint (ns) |
+--------------------+--------------------------------------------+-----------------+
| clk_out1_clk_wiz_0 | VGA_shell1/clk_wiz/inst/clk_out1_clk_wiz_0 |            15.4 |
| clkfbout_clk_wiz_0 | VGA_shell1/clk_wiz/inst/clkfbout_clk_wiz_0 |            50.0 |
| sys_clk_pin        | clk                                        |            10.0 |
| sys_clk_pin        | clk_IBUF_BUFG                              |            10.0 |
+--------------------+--------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+--------------------------------+-----------+
| Name                           | Power (W) |
+--------------------------------+-----------+
| top_shell                      |     0.187 |
|   VGA_shell1                   |     0.124 |
|     clk_wiz                    |     0.122 |
|       inst                     |     0.122 |
|     vga_display1               |     0.001 |
|       vga_sync_generator       |     0.001 |
|   datapath_1                   |     0.048 |
|     FPGADigit1                 |     0.001 |
|       cot                      |    <0.001 |
|       div                      |    <0.001 |
|     PC_reg                     |     0.013 |
|     adder1                     |    <0.001 |
|     adder2                     |    <0.001 |
|     adder3                     |    <0.001 |
|     adder4                     |    <0.001 |
|     alu1                       |     0.025 |
|     datashow_reg               |    <0.001 |
|     divider2                   |    <0.001 |
|     mux2_11                    |    <0.001 |
|     mux2_13                    |    <0.001 |
|     mux2_14                    |    <0.001 |
|     mux2_4                     |     0.003 |
|     mux2_7                     |    <0.001 |
|     mux2_8                     |    <0.001 |
|     mux2_9                     |    <0.001 |
|     ram1                       |    <0.001 |
|       RAM_reg_0_127_0_0        |    <0.001 |
|       RAM_reg_0_127_10_10      |    <0.001 |
|       RAM_reg_0_127_11_11      |    <0.001 |
|       RAM_reg_0_127_12_12      |    <0.001 |
|       RAM_reg_0_127_13_13      |    <0.001 |
|       RAM_reg_0_127_14_14      |    <0.001 |
|       RAM_reg_0_127_15_15      |    <0.001 |
|       RAM_reg_0_127_16_16      |    <0.001 |
|       RAM_reg_0_127_17_17      |    <0.001 |
|       RAM_reg_0_127_18_18      |    <0.001 |
|       RAM_reg_0_127_19_19      |    <0.001 |
|       RAM_reg_0_127_1_1        |    <0.001 |
|       RAM_reg_0_127_20_20      |    <0.001 |
|       RAM_reg_0_127_21_21      |    <0.001 |
|       RAM_reg_0_127_22_22      |    <0.001 |
|       RAM_reg_0_127_23_23      |    <0.001 |
|       RAM_reg_0_127_24_24      |    <0.001 |
|       RAM_reg_0_127_25_25      |    <0.001 |
|       RAM_reg_0_127_26_26      |    <0.001 |
|       RAM_reg_0_127_27_27      |    <0.001 |
|       RAM_reg_0_127_28_28      |    <0.001 |
|       RAM_reg_0_127_29_29      |    <0.001 |
|       RAM_reg_0_127_2_2        |    <0.001 |
|       RAM_reg_0_127_30_30      |    <0.001 |
|       RAM_reg_0_127_31_31      |    <0.001 |
|       RAM_reg_0_127_3_3        |    <0.001 |
|       RAM_reg_0_127_4_4        |    <0.001 |
|       RAM_reg_0_127_5_5        |    <0.001 |
|       RAM_reg_0_127_6_6        |    <0.001 |
|       RAM_reg_0_127_7_7        |    <0.001 |
|       RAM_reg_0_127_8_8        |    <0.001 |
|       RAM_reg_0_127_9_9        |    <0.001 |
|       RAM_reg_0_15_0_0         |    <0.001 |
|       RAM_reg_0_15_0_0__0      |    <0.001 |
|       RAM_reg_0_15_0_0__1      |    <0.001 |
|       RAM_reg_0_15_0_0__10     |    <0.001 |
|       RAM_reg_0_15_0_0__11     |    <0.001 |
|       RAM_reg_0_15_0_0__12     |    <0.001 |
|       RAM_reg_0_15_0_0__13     |    <0.001 |
|       RAM_reg_0_15_0_0__14     |    <0.001 |
|       RAM_reg_0_15_0_0__15     |    <0.001 |
|       RAM_reg_0_15_0_0__16     |    <0.001 |
|       RAM_reg_0_15_0_0__17     |    <0.001 |
|       RAM_reg_0_15_0_0__18     |    <0.001 |
|       RAM_reg_0_15_0_0__19     |    <0.001 |
|       RAM_reg_0_15_0_0__2      |    <0.001 |
|       RAM_reg_0_15_0_0__20     |    <0.001 |
|       RAM_reg_0_15_0_0__21     |    <0.001 |
|       RAM_reg_0_15_0_0__22     |    <0.001 |
|       RAM_reg_0_15_0_0__23     |    <0.001 |
|       RAM_reg_0_15_0_0__24     |    <0.001 |
|       RAM_reg_0_15_0_0__25     |    <0.001 |
|       RAM_reg_0_15_0_0__26     |    <0.001 |
|       RAM_reg_0_15_0_0__27     |    <0.001 |
|       RAM_reg_0_15_0_0__28     |    <0.001 |
|       RAM_reg_0_15_0_0__29     |    <0.001 |
|       RAM_reg_0_15_0_0__3      |    <0.001 |
|       RAM_reg_0_15_0_0__30     |    <0.001 |
|       RAM_reg_0_15_0_0__4      |    <0.001 |
|       RAM_reg_0_15_0_0__5      |    <0.001 |
|       RAM_reg_0_15_0_0__6      |    <0.001 |
|       RAM_reg_0_15_0_0__7      |    <0.001 |
|       RAM_reg_0_15_0_0__8      |    <0.001 |
|       RAM_reg_0_15_0_0__9      |    <0.001 |
|       RAM_reg_0_31_0_0         |    <0.001 |
|       RAM_reg_0_31_0_0__0      |    <0.001 |
|       RAM_reg_0_31_0_0__1      |    <0.001 |
|       RAM_reg_0_31_0_0__10     |    <0.001 |
|       RAM_reg_0_31_0_0__11     |    <0.001 |
|       RAM_reg_0_31_0_0__12     |    <0.001 |
|       RAM_reg_0_31_0_0__13     |    <0.001 |
|       RAM_reg_0_31_0_0__14     |    <0.001 |
|       RAM_reg_0_31_0_0__15     |    <0.001 |
|       RAM_reg_0_31_0_0__16     |    <0.001 |
|       RAM_reg_0_31_0_0__17     |    <0.001 |
|       RAM_reg_0_31_0_0__18     |    <0.001 |
|       RAM_reg_0_31_0_0__19     |    <0.001 |
|       RAM_reg_0_31_0_0__2      |    <0.001 |
|       RAM_reg_0_31_0_0__20     |    <0.001 |
|       RAM_reg_0_31_0_0__21     |    <0.001 |
|       RAM_reg_0_31_0_0__22     |    <0.001 |
|       RAM_reg_0_31_0_0__23     |    <0.001 |
|       RAM_reg_0_31_0_0__24     |    <0.001 |
|       RAM_reg_0_31_0_0__25     |    <0.001 |
|       RAM_reg_0_31_0_0__26     |    <0.001 |
|       RAM_reg_0_31_0_0__27     |    <0.001 |
|       RAM_reg_0_31_0_0__28     |    <0.001 |
|       RAM_reg_0_31_0_0__29     |    <0.001 |
|       RAM_reg_0_31_0_0__3      |    <0.001 |
|       RAM_reg_0_31_0_0__30     |    <0.001 |
|       RAM_reg_0_31_0_0__4      |    <0.001 |
|       RAM_reg_0_31_0_0__5      |    <0.001 |
|       RAM_reg_0_31_0_0__6      |    <0.001 |
|       RAM_reg_0_31_0_0__7      |    <0.001 |
|       RAM_reg_0_31_0_0__8      |    <0.001 |
|       RAM_reg_0_31_0_0__9      |    <0.001 |
|       RAM_reg_0_63_0_0         |    <0.001 |
|       RAM_reg_0_63_0_0__0      |    <0.001 |
|       RAM_reg_0_63_0_0__1      |    <0.001 |
|       RAM_reg_0_63_0_0__10     |    <0.001 |
|       RAM_reg_0_63_0_0__11     |    <0.001 |
|       RAM_reg_0_63_0_0__12     |    <0.001 |
|       RAM_reg_0_63_0_0__13     |    <0.001 |
|       RAM_reg_0_63_0_0__14     |    <0.001 |
|       RAM_reg_0_63_0_0__15     |    <0.001 |
|       RAM_reg_0_63_0_0__16     |    <0.001 |
|       RAM_reg_0_63_0_0__17     |    <0.001 |
|       RAM_reg_0_63_0_0__18     |    <0.001 |
|       RAM_reg_0_63_0_0__19     |    <0.001 |
|       RAM_reg_0_63_0_0__2      |    <0.001 |
|       RAM_reg_0_63_0_0__20     |    <0.001 |
|       RAM_reg_0_63_0_0__21     |    <0.001 |
|       RAM_reg_0_63_0_0__22     |    <0.001 |
|       RAM_reg_0_63_0_0__23     |    <0.001 |
|       RAM_reg_0_63_0_0__24     |    <0.001 |
|       RAM_reg_0_63_0_0__25     |    <0.001 |
|       RAM_reg_0_63_0_0__26     |    <0.001 |
|       RAM_reg_0_63_0_0__27     |    <0.001 |
|       RAM_reg_0_63_0_0__28     |    <0.001 |
|       RAM_reg_0_63_0_0__29     |    <0.001 |
|       RAM_reg_0_63_0_0__3      |    <0.001 |
|       RAM_reg_0_63_0_0__30     |    <0.001 |
|       RAM_reg_0_63_0_0__4      |    <0.001 |
|       RAM_reg_0_63_0_0__5      |    <0.001 |
|       RAM_reg_0_63_0_0__6      |    <0.001 |
|       RAM_reg_0_63_0_0__7      |    <0.001 |
|       RAM_reg_0_63_0_0__8      |    <0.001 |
|       RAM_reg_0_63_0_0__9      |    <0.001 |
|       RAM_reg_128_255_0_0      |    <0.001 |
|       RAM_reg_128_255_10_10    |    <0.001 |
|       RAM_reg_128_255_11_11    |    <0.001 |
|       RAM_reg_128_255_12_12    |    <0.001 |
|       RAM_reg_128_255_13_13    |    <0.001 |
|       RAM_reg_128_255_14_14    |    <0.001 |
|       RAM_reg_128_255_15_15    |    <0.001 |
|       RAM_reg_128_255_16_16    |    <0.001 |
|       RAM_reg_128_255_17_17    |    <0.001 |
|       RAM_reg_128_255_18_18    |    <0.001 |
|       RAM_reg_128_255_19_19    |    <0.001 |
|       RAM_reg_128_255_1_1      |    <0.001 |
|       RAM_reg_128_255_20_20    |    <0.001 |
|       RAM_reg_128_255_21_21    |    <0.001 |
|       RAM_reg_128_255_22_22    |    <0.001 |
|       RAM_reg_128_255_23_23    |    <0.001 |
|       RAM_reg_128_255_24_24    |    <0.001 |
|       RAM_reg_128_255_25_25    |    <0.001 |
|       RAM_reg_128_255_26_26    |    <0.001 |
|       RAM_reg_128_255_27_27    |    <0.001 |
|       RAM_reg_128_255_28_28    |    <0.001 |
|       RAM_reg_128_255_29_29    |    <0.001 |
|       RAM_reg_128_255_2_2      |    <0.001 |
|       RAM_reg_128_255_30_30    |    <0.001 |
|       RAM_reg_128_255_31_31    |    <0.001 |
|       RAM_reg_128_255_3_3      |    <0.001 |
|       RAM_reg_128_255_4_4      |    <0.001 |
|       RAM_reg_128_255_5_5      |    <0.001 |
|       RAM_reg_128_255_6_6      |    <0.001 |
|       RAM_reg_128_255_7_7      |    <0.001 |
|       RAM_reg_128_255_8_8      |    <0.001 |
|       RAM_reg_128_255_9_9      |    <0.001 |
|       RAM_reg_256_383_0_0      |    <0.001 |
|       RAM_reg_256_383_10_10    |    <0.001 |
|       RAM_reg_256_383_11_11    |    <0.001 |
|       RAM_reg_256_383_12_12    |    <0.001 |
|       RAM_reg_256_383_13_13    |    <0.001 |
|       RAM_reg_256_383_14_14    |    <0.001 |
|       RAM_reg_256_383_15_15    |    <0.001 |
|       RAM_reg_256_383_16_16    |    <0.001 |
|       RAM_reg_256_383_17_17    |    <0.001 |
|       RAM_reg_256_383_18_18    |    <0.001 |
|       RAM_reg_256_383_19_19    |    <0.001 |
|       RAM_reg_256_383_1_1      |    <0.001 |
|       RAM_reg_256_383_20_20    |    <0.001 |
|       RAM_reg_256_383_21_21    |    <0.001 |
|       RAM_reg_256_383_22_22    |    <0.001 |
|       RAM_reg_256_383_23_23    |    <0.001 |
|       RAM_reg_256_383_24_24    |    <0.001 |
|       RAM_reg_256_383_25_25    |    <0.001 |
|       RAM_reg_256_383_26_26    |    <0.001 |
|       RAM_reg_256_383_27_27    |    <0.001 |
|       RAM_reg_256_383_28_28    |    <0.001 |
|       RAM_reg_256_383_29_29    |    <0.001 |
|       RAM_reg_256_383_2_2      |    <0.001 |
|       RAM_reg_256_383_30_30    |    <0.001 |
|       RAM_reg_256_383_31_31    |    <0.001 |
|       RAM_reg_256_383_3_3      |    <0.001 |
|       RAM_reg_256_383_4_4      |    <0.001 |
|       RAM_reg_256_383_5_5      |    <0.001 |
|       RAM_reg_256_383_6_6      |    <0.001 |
|       RAM_reg_256_383_7_7      |    <0.001 |
|       RAM_reg_256_383_8_8      |    <0.001 |
|       RAM_reg_256_383_9_9      |    <0.001 |
|       RAM_reg_384_511_0_0      |    <0.001 |
|       RAM_reg_384_511_10_10    |    <0.001 |
|       RAM_reg_384_511_11_11    |    <0.001 |
|       RAM_reg_384_511_12_12    |    <0.001 |
|       RAM_reg_384_511_13_13    |    <0.001 |
|       RAM_reg_384_511_14_14    |    <0.001 |
|       RAM_reg_384_511_15_15    |    <0.001 |
|       RAM_reg_384_511_16_16    |    <0.001 |
|       RAM_reg_384_511_17_17    |    <0.001 |
|       RAM_reg_384_511_18_18    |    <0.001 |
|       RAM_reg_384_511_19_19    |    <0.001 |
|       RAM_reg_384_511_1_1      |    <0.001 |
|       RAM_reg_384_511_20_20    |    <0.001 |
|       RAM_reg_384_511_21_21    |    <0.001 |
|       RAM_reg_384_511_22_22    |    <0.001 |
|       RAM_reg_384_511_23_23    |    <0.001 |
|       RAM_reg_384_511_24_24    |    <0.001 |
|       RAM_reg_384_511_25_25    |    <0.001 |
|       RAM_reg_384_511_26_26    |    <0.001 |
|       RAM_reg_384_511_27_27    |    <0.001 |
|       RAM_reg_384_511_28_28    |    <0.001 |
|       RAM_reg_384_511_29_29    |    <0.001 |
|       RAM_reg_384_511_2_2      |    <0.001 |
|       RAM_reg_384_511_30_30    |    <0.001 |
|       RAM_reg_384_511_31_31    |    <0.001 |
|       RAM_reg_384_511_3_3      |    <0.001 |
|       RAM_reg_384_511_4_4      |    <0.001 |
|       RAM_reg_384_511_5_5      |    <0.001 |
|       RAM_reg_384_511_6_6      |    <0.001 |
|       RAM_reg_384_511_7_7      |    <0.001 |
|       RAM_reg_384_511_8_8      |    <0.001 |
|       RAM_reg_384_511_9_9      |    <0.001 |
|       RAM_reg_512_639_0_0      |    <0.001 |
|       RAM_reg_512_639_10_10    |    <0.001 |
|       RAM_reg_512_639_11_11    |    <0.001 |
|       RAM_reg_512_639_12_12    |    <0.001 |
|       RAM_reg_512_639_13_13    |    <0.001 |
|       RAM_reg_512_639_14_14    |    <0.001 |
|       RAM_reg_512_639_15_15    |    <0.001 |
|       RAM_reg_512_639_16_16    |    <0.001 |
|       RAM_reg_512_639_17_17    |    <0.001 |
|       RAM_reg_512_639_18_18    |    <0.001 |
|       RAM_reg_512_639_19_19    |    <0.001 |
|       RAM_reg_512_639_1_1      |    <0.001 |
|       RAM_reg_512_639_20_20    |    <0.001 |
|       RAM_reg_512_639_21_21    |    <0.001 |
|       RAM_reg_512_639_22_22    |    <0.001 |
|       RAM_reg_512_639_23_23    |    <0.001 |
|       RAM_reg_512_639_24_24    |    <0.001 |
|       RAM_reg_512_639_25_25    |    <0.001 |
|       RAM_reg_512_639_26_26    |    <0.001 |
|       RAM_reg_512_639_27_27    |    <0.001 |
|       RAM_reg_512_639_28_28    |    <0.001 |
|       RAM_reg_512_639_29_29    |    <0.001 |
|       RAM_reg_512_639_2_2      |    <0.001 |
|       RAM_reg_512_639_30_30    |    <0.001 |
|       RAM_reg_512_639_31_31    |    <0.001 |
|       RAM_reg_512_639_3_3      |    <0.001 |
|       RAM_reg_512_639_4_4      |    <0.001 |
|       RAM_reg_512_639_5_5      |    <0.001 |
|       RAM_reg_512_639_6_6      |    <0.001 |
|       RAM_reg_512_639_7_7      |    <0.001 |
|       RAM_reg_512_639_8_8      |    <0.001 |
|       RAM_reg_512_639_9_9      |    <0.001 |
|       RAM_reg_640_767_0_0      |    <0.001 |
|       RAM_reg_640_767_10_10    |    <0.001 |
|       RAM_reg_640_767_11_11    |    <0.001 |
|       RAM_reg_640_767_12_12    |    <0.001 |
|       RAM_reg_640_767_13_13    |    <0.001 |
|       RAM_reg_640_767_14_14    |    <0.001 |
|       RAM_reg_640_767_15_15    |    <0.001 |
|       RAM_reg_640_767_16_16    |    <0.001 |
|       RAM_reg_640_767_17_17    |    <0.001 |
|       RAM_reg_640_767_18_18    |    <0.001 |
|       RAM_reg_640_767_19_19    |    <0.001 |
|       RAM_reg_640_767_1_1      |    <0.001 |
|       RAM_reg_640_767_20_20    |    <0.001 |
|       RAM_reg_640_767_21_21    |    <0.001 |
|       RAM_reg_640_767_22_22    |    <0.001 |
|       RAM_reg_640_767_23_23    |    <0.001 |
|       RAM_reg_640_767_24_24    |    <0.001 |
|       RAM_reg_640_767_25_25    |    <0.001 |
|       RAM_reg_640_767_26_26    |    <0.001 |
|       RAM_reg_640_767_27_27    |    <0.001 |
|       RAM_reg_640_767_28_28    |    <0.001 |
|       RAM_reg_640_767_29_29    |    <0.001 |
|       RAM_reg_640_767_2_2      |    <0.001 |
|       RAM_reg_640_767_30_30    |    <0.001 |
|       RAM_reg_640_767_31_31    |    <0.001 |
|       RAM_reg_640_767_3_3      |    <0.001 |
|       RAM_reg_640_767_4_4      |    <0.001 |
|       RAM_reg_640_767_5_5      |    <0.001 |
|       RAM_reg_640_767_6_6      |    <0.001 |
|       RAM_reg_640_767_7_7      |    <0.001 |
|       RAM_reg_640_767_8_8      |    <0.001 |
|       RAM_reg_640_767_9_9      |    <0.001 |
|       RAM_reg_768_895_0_0      |    <0.001 |
|       RAM_reg_768_895_10_10    |    <0.001 |
|       RAM_reg_768_895_11_11    |    <0.001 |
|       RAM_reg_768_895_12_12    |    <0.001 |
|       RAM_reg_768_895_13_13    |    <0.001 |
|       RAM_reg_768_895_14_14    |    <0.001 |
|       RAM_reg_768_895_15_15    |    <0.001 |
|       RAM_reg_768_895_16_16    |    <0.001 |
|       RAM_reg_768_895_17_17    |    <0.001 |
|       RAM_reg_768_895_18_18    |    <0.001 |
|       RAM_reg_768_895_19_19    |    <0.001 |
|       RAM_reg_768_895_1_1      |    <0.001 |
|       RAM_reg_768_895_20_20    |    <0.001 |
|       RAM_reg_768_895_21_21    |    <0.001 |
|       RAM_reg_768_895_22_22    |    <0.001 |
|       RAM_reg_768_895_23_23    |    <0.001 |
|       RAM_reg_768_895_24_24    |    <0.001 |
|       RAM_reg_768_895_25_25    |    <0.001 |
|       RAM_reg_768_895_26_26    |    <0.001 |
|       RAM_reg_768_895_27_27    |    <0.001 |
|       RAM_reg_768_895_28_28    |    <0.001 |
|       RAM_reg_768_895_29_29    |    <0.001 |
|       RAM_reg_768_895_2_2      |    <0.001 |
|       RAM_reg_768_895_30_30    |    <0.001 |
|       RAM_reg_768_895_31_31    |    <0.001 |
|       RAM_reg_768_895_3_3      |    <0.001 |
|       RAM_reg_768_895_4_4      |    <0.001 |
|       RAM_reg_768_895_5_5      |    <0.001 |
|       RAM_reg_768_895_6_6      |    <0.001 |
|       RAM_reg_768_895_7_7      |    <0.001 |
|       RAM_reg_768_895_8_8      |    <0.001 |
|       RAM_reg_768_895_9_9      |    <0.001 |
|     regfile1                   |     0.002 |
|       memory_reg_r1_0_31_0_5   |    <0.001 |
|       memory_reg_r1_0_31_12_17 |    <0.001 |
|       memory_reg_r1_0_31_18_23 |    <0.001 |
|       memory_reg_r1_0_31_24_29 |    <0.001 |
|       memory_reg_r1_0_31_30_31 |    <0.001 |
|       memory_reg_r1_0_31_6_11  |    <0.001 |
|       memory_reg_r2_0_31_0_5   |    <0.001 |
|       memory_reg_r2_0_31_12_17 |    <0.001 |
|       memory_reg_r2_0_31_18_23 |    <0.001 |
|       memory_reg_r2_0_31_24_29 |    <0.001 |
|       memory_reg_r2_0_31_30_31 |    <0.001 |
|       memory_reg_r2_0_31_6_11  |    <0.001 |
+--------------------------------+-----------+


