#-----------------------------------------------------------
# Vivado v2016.2 (64-bit)
# SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
# IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
# Start of session at: Sun Nov 06 00:15:14 2016
# Process ID: 9624
# Current directory: D:/Vivado/Projects/ee2020_with_vga/ee2020_with_vga.runs/synth_1
# Command line: vivado.exe -log dual_gen.vds -mode batch -messageDb vivado.pb -notrace -source dual_gen.tcl
# Log file: D:/Vivado/Projects/ee2020_with_vga/ee2020_with_vga.runs/synth_1/dual_gen.vds
# Journal file: D:/Vivado/Projects/ee2020_with_vga/ee2020_with_vga.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source dual_gen.tcl -notrace
Command: synth_design -top dual_gen -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 744 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 274.227 ; gain = 67.848
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'dual_gen' [D:/Vivado/Projects/ee2020_with_vga/ee2020_with_vga.srcs/sources_1/imports/sources_1/new/dual_gen.v:1]
INFO: [Synth 8-638] synthesizing module 'my_DAC' [D:/Vivado/Projects/ee2020_with_vga/ee2020_with_vga.srcs/sources_1/imports/sources_1/new/function_gen.v:1]
INFO: [Synth 8-638] synthesizing module 'sine_wave_gen' [D:/Vivado/Projects/ee2020_with_vga/ee2020_with_vga.srcs/sources_1/imports/sources_1/imports/new/sineLUT.v:1]
INFO: [Synth 8-256] done synthesizing module 'sine_wave_gen' (1#1) [D:/Vivado/Projects/ee2020_with_vga/ee2020_with_vga.srcs/sources_1/imports/sources_1/imports/new/sineLUT.v:1]
INFO: [Synth 8-638] synthesizing module 'triangle_wave_gen' [D:/Vivado/Projects/ee2020_with_vga/ee2020_with_vga.srcs/sources_1/imports/sources_1/new/tirangleLUT.v:1]
INFO: [Synth 8-256] done synthesizing module 'triangle_wave_gen' (2#1) [D:/Vivado/Projects/ee2020_with_vga/ee2020_with_vga.srcs/sources_1/imports/sources_1/new/tirangleLUT.v:1]
INFO: [Synth 8-638] synthesizing module 'bin_to_BCD' [D:/Vivado/Projects/ee2020_with_vga/ee2020_with_vga.srcs/sources_1/imports/sources_1/new/binary_to_BCD.v:1]
INFO: [Synth 8-256] done synthesizing module 'bin_to_BCD' (3#1) [D:/Vivado/Projects/ee2020_with_vga/ee2020_with_vga.srcs/sources_1/imports/sources_1/new/binary_to_BCD.v:1]
INFO: [Synth 8-638] synthesizing module 'seven_segment' [D:/Vivado/Projects/ee2020_with_vga/ee2020_with_vga.srcs/sources_1/imports/sources_1/new/seven_segment.v:1]
INFO: [Synth 8-256] done synthesizing module 'seven_segment' (4#1) [D:/Vivado/Projects/ee2020_with_vga/ee2020_with_vga.srcs/sources_1/imports/sources_1/new/seven_segment.v:1]
INFO: [Synth 8-638] synthesizing module 'my_dff' [D:/Vivado/Projects/ee2020_with_vga/ee2020_with_vga.srcs/sources_1/imports/sources_1/new/function_gen.v:86]
INFO: [Synth 8-256] done synthesizing module 'my_dff' (5#1) [D:/Vivado/Projects/ee2020_with_vga/ee2020_with_vga.srcs/sources_1/imports/sources_1/new/function_gen.v:86]
WARNING: [Synth 8-5788] Register mORk_reg in module my_DAC is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/Vivado/Projects/ee2020_with_vga/ee2020_with_vga.srcs/sources_1/imports/sources_1/new/function_gen.v:42]
INFO: [Synth 8-256] done synthesizing module 'my_DAC' (6#1) [D:/Vivado/Projects/ee2020_with_vga/ee2020_with_vga.srcs/sources_1/imports/sources_1/new/function_gen.v:1]
INFO: [Synth 8-638] synthesizing module 'vga' [D:/Vivado/Projects/ee2020_with_vga/ee2020_with_vga.srcs/sources_1/imports/sources_1/imports/new/vga_test.v:1]
INFO: [Synth 8-638] synthesizing module 'vga_sync' [D:/Vivado/Projects/ee2020_with_vga/ee2020_with_vga.srcs/sources_1/imports/sources_1/imports/new/vga_sync.v:1]
	Parameter H_DISPLAY bound to: 640 - type: integer 
	Parameter H_L_BORDER bound to: 48 - type: integer 
	Parameter H_R_BORDER bound to: 16 - type: integer 
	Parameter H_RETRACE bound to: 96 - type: integer 
	Parameter H_MAX bound to: 799 - type: integer 
	Parameter START_H_RETRACE bound to: 656 - type: integer 
	Parameter END_H_RETRACE bound to: 751 - type: integer 
	Parameter V_DISPLAY bound to: 480 - type: integer 
	Parameter V_T_BORDER bound to: 10 - type: integer 
	Parameter V_B_BORDER bound to: 33 - type: integer 
	Parameter V_RETRACE bound to: 2 - type: integer 
	Parameter V_MAX bound to: 524 - type: integer 
	Parameter START_V_RETRACE bound to: 513 - type: integer 
	Parameter END_V_RETRACE bound to: 514 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'vga_sync' (7#1) [D:/Vivado/Projects/ee2020_with_vga/ee2020_with_vga.srcs/sources_1/imports/sources_1/imports/new/vga_sync.v:1]
INFO: [Synth 8-256] done synthesizing module 'vga' (8#1) [D:/Vivado/Projects/ee2020_with_vga/ee2020_with_vga.srcs/sources_1/imports/sources_1/imports/new/vga_test.v:1]
INFO: [Synth 8-638] synthesizing module 'Keyboard' [D:/Vivado/Projects/ee2020_with_vga/ee2020_with_vga.srcs/sources_1/imports/Downloads/Keyboard.v:3]
INFO: [Synth 8-256] done synthesizing module 'Keyboard' (9#1) [D:/Vivado/Projects/ee2020_with_vga/ee2020_with_vga.srcs/sources_1/imports/Downloads/Keyboard.v:3]
INFO: [Synth 8-638] synthesizing module 'DA2RefComp' [D:/Vivado/Projects/ee2020_with_vga/ee2020_with_vga.srcs/sources_1/imports/sources_1/imports/Downloads/DA2RefComp.vhd:61]
INFO: [Synth 8-256] done synthesizing module 'DA2RefComp' (10#1) [D:/Vivado/Projects/ee2020_with_vga/ee2020_with_vga.srcs/sources_1/imports/sources_1/imports/Downloads/DA2RefComp.vhd:61]
INFO: [Synth 8-638] synthesizing module 'MouseCtl' [D:/Vivado/Projects/ee2020_with_vga/ee2020_with_vga.srcs/sources_1/imports/sources_1/imports/hdl/MouseCtl.vhd:208]
	Parameter SYSCLK_FREQUENCY_HZ bound to: 100000000 - type: integer 
	Parameter CHECK_PERIOD_MS bound to: 500 - type: integer 
	Parameter TIMEOUT_PERIOD_MS bound to: 100 - type: integer 
INFO: [Synth 8-3491] module 'Ps2Interface' declared at 'D:/Vivado/Projects/ee2020_with_vga/ee2020_with_vga.srcs/sources_1/imports/sources_1/imports/hdl/Ps2Interface.vhd:152' bound to instance 'Inst_Ps2Interface' of component 'Ps2Interface' [D:/Vivado/Projects/ee2020_with_vga/ee2020_with_vga.srcs/sources_1/imports/sources_1/imports/hdl/MouseCtl.vhd:370]
INFO: [Synth 8-638] synthesizing module 'Ps2Interface' [D:/Vivado/Projects/ee2020_with_vga/ee2020_with_vga.srcs/sources_1/imports/sources_1/imports/hdl/Ps2Interface.vhd:180]
INFO: [Synth 8-256] done synthesizing module 'Ps2Interface' (11#1) [D:/Vivado/Projects/ee2020_with_vga/ee2020_with_vga.srcs/sources_1/imports/sources_1/imports/hdl/Ps2Interface.vhd:180]
INFO: [Synth 8-256] done synthesizing module 'MouseCtl' (12#1) [D:/Vivado/Projects/ee2020_with_vga/ee2020_with_vga.srcs/sources_1/imports/sources_1/imports/hdl/MouseCtl.vhd:208]
INFO: [Synth 8-256] done synthesizing module 'dual_gen' (13#1) [D:/Vivado/Projects/ee2020_with_vga/ee2020_with_vga.srcs/sources_1/imports/sources_1/new/dual_gen.v:1]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 327.008 ; gain = 120.629
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin mymouse:value[11] to constant 0 [D:/Vivado/Projects/ee2020_with_vga/ee2020_with_vga.srcs/sources_1/imports/sources_1/new/dual_gen.v:88]
WARNING: [Synth 8-3295] tying undriven pin mymouse:value[10] to constant 0 [D:/Vivado/Projects/ee2020_with_vga/ee2020_with_vga.srcs/sources_1/imports/sources_1/new/dual_gen.v:88]
WARNING: [Synth 8-3295] tying undriven pin mymouse:value[9] to constant 0 [D:/Vivado/Projects/ee2020_with_vga/ee2020_with_vga.srcs/sources_1/imports/sources_1/new/dual_gen.v:88]
WARNING: [Synth 8-3295] tying undriven pin mymouse:value[8] to constant 0 [D:/Vivado/Projects/ee2020_with_vga/ee2020_with_vga.srcs/sources_1/imports/sources_1/new/dual_gen.v:88]
WARNING: [Synth 8-3295] tying undriven pin mymouse:value[7] to constant 0 [D:/Vivado/Projects/ee2020_with_vga/ee2020_with_vga.srcs/sources_1/imports/sources_1/new/dual_gen.v:88]
WARNING: [Synth 8-3295] tying undriven pin mymouse:value[6] to constant 0 [D:/Vivado/Projects/ee2020_with_vga/ee2020_with_vga.srcs/sources_1/imports/sources_1/new/dual_gen.v:88]
WARNING: [Synth 8-3295] tying undriven pin mymouse:value[5] to constant 0 [D:/Vivado/Projects/ee2020_with_vga/ee2020_with_vga.srcs/sources_1/imports/sources_1/new/dual_gen.v:88]
WARNING: [Synth 8-3295] tying undriven pin mymouse:value[4] to constant 0 [D:/Vivado/Projects/ee2020_with_vga/ee2020_with_vga.srcs/sources_1/imports/sources_1/new/dual_gen.v:88]
WARNING: [Synth 8-3295] tying undriven pin mymouse:value[3] to constant 0 [D:/Vivado/Projects/ee2020_with_vga/ee2020_with_vga.srcs/sources_1/imports/sources_1/new/dual_gen.v:88]
WARNING: [Synth 8-3295] tying undriven pin mymouse:value[2] to constant 0 [D:/Vivado/Projects/ee2020_with_vga/ee2020_with_vga.srcs/sources_1/imports/sources_1/new/dual_gen.v:88]
WARNING: [Synth 8-3295] tying undriven pin mymouse:value[1] to constant 0 [D:/Vivado/Projects/ee2020_with_vga/ee2020_with_vga.srcs/sources_1/imports/sources_1/new/dual_gen.v:88]
WARNING: [Synth 8-3295] tying undriven pin mymouse:value[0] to constant 0 [D:/Vivado/Projects/ee2020_with_vga/ee2020_with_vga.srcs/sources_1/imports/sources_1/new/dual_gen.v:88]
WARNING: [Synth 8-3295] tying undriven pin mymouse:setx to constant 0 [D:/Vivado/Projects/ee2020_with_vga/ee2020_with_vga.srcs/sources_1/imports/sources_1/new/dual_gen.v:88]
WARNING: [Synth 8-3295] tying undriven pin mymouse:sety to constant 0 [D:/Vivado/Projects/ee2020_with_vga/ee2020_with_vga.srcs/sources_1/imports/sources_1/new/dual_gen.v:88]
WARNING: [Synth 8-3295] tying undriven pin mymouse:setmax_x to constant 0 [D:/Vivado/Projects/ee2020_with_vga/ee2020_with_vga.srcs/sources_1/imports/sources_1/new/dual_gen.v:88]
WARNING: [Synth 8-3295] tying undriven pin mymouse:setmax_y to constant 0 [D:/Vivado/Projects/ee2020_with_vga/ee2020_with_vga.srcs/sources_1/imports/sources_1/new/dual_gen.v:88]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 327.008 ; gain = 120.629
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/Vivado/Projects/ee2020_with_vga/ee2020_with_vga.srcs/constrs_1/imports/Laboratory and Project/Basys3_Master.xdc]
WARNING: [Vivado 12-507] No nets matched 'CHANNEL_IBUF'. [D:/Vivado/Projects/ee2020_with_vga/ee2020_with_vga.srcs/constrs_1/imports/Laboratory and Project/Basys3_Master.xdc:6]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Vivado/Projects/ee2020_with_vga/ee2020_with_vga.srcs/constrs_1/imports/Laboratory and Project/Basys3_Master.xdc:6]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'MODE_IBUF'. [D:/Vivado/Projects/ee2020_with_vga/ee2020_with_vga.srcs/constrs_1/imports/Laboratory and Project/Basys3_Master.xdc:7]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Vivado/Projects/ee2020_with_vga/ee2020_with_vga.srcs/constrs_1/imports/Laboratory and Project/Basys3_Master.xdc:7]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [D:/Vivado/Projects/ee2020_with_vga/ee2020_with_vga.srcs/constrs_1/imports/Laboratory and Project/Basys3_Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/Vivado/Projects/ee2020_with_vga/ee2020_with_vga.srcs/constrs_1/imports/Laboratory and Project/Basys3_Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/dual_gen_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/dual_gen_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 620.617 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:15 ; elapsed = 00:00:20 . Memory (MB): peak = 620.617 ; gain = 414.238
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:15 ; elapsed = 00:00:20 . Memory (MB): peak = 620.617 ; gain = 414.238
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:15 ; elapsed = 00:00:20 . Memory (MB): peak = 620.617 ; gain = 414.238
---------------------------------------------------------------------------------
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [D:/Vivado/Projects/ee2020_with_vga/ee2020_with_vga.srcs/sources_1/imports/sources_1/imports/new/sineLUT.v:4105]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [D:/Vivado/Projects/ee2020_with_vga/ee2020_with_vga.srcs/sources_1/imports/sources_1/new/tirangleLUT.v:6]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [D:/Vivado/Projects/ee2020_with_vga/ee2020_with_vga.srcs/sources_1/imports/sources_1/new/function_gen.v:62]
INFO: [Synth 8-5544] ROM "switchFreq0" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "switchAmp0" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-4471] merging register 'valY_reg[11:0]' into 'valX_reg[11:0]' [D:/Vivado/Projects/ee2020_with_vga/ee2020_with_vga.srcs/sources_1/imports/Downloads/Keyboard.v:129]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [D:/Vivado/Projects/ee2020_with_vga/ee2020_with_vga.srcs/sources_1/imports/Downloads/Keyboard.v:169]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [D:/Vivado/Projects/ee2020_with_vga/ee2020_with_vga.srcs/sources_1/imports/Downloads/Keyboard.v:171]
INFO: [Synth 8-5544] ROM "scan_err" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "space0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "esc0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "valX2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "valX2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "valX2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "valX2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "valX2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "valX2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "valX2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "valX2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "valX2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'DA2RefComp'
INFO: [Synth 8-5544] ROM "DONE" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'Ps2Interface'
INFO: [Synth 8-5546] ROM "reset_bit_count" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "busy" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "read_data" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "load_tx_data" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ps2_clk_h" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "delay_100us_counter_enable" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "delay_20us_counter_enable" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "delay_63clk_counter_enable" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'MouseCtl'
INFO: [Synth 8-5545] ROM "periodic_check_tick" won't be mapped to RAM because address size (26) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "timeout" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reset_periodic_check_cnt" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "new_event" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                               00 |                               00
                shiftout |                               01 |                               01
                syncdata |                               10 |                               10
                  iSTATE |                               11 |                               11
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'current_state_reg' using encoding 'sequential' in module 'DA2RefComp'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                            00000 |                            00000
            rx_down_edge |                            00001 |                            00011
                rx_clk_l |                            00010 |                            00010
                rx_clk_h |                            00011 |                            00001
         rx_error_parity |                            00100 |                            00100
           rx_data_ready |                            00101 |                            00101
          tx_force_clk_l |                            00110 |                            00110
      tx_bring_data_down |                            00111 |                            00111
          tx_release_clk |                            01000 |                            01000
 tx_first_wait_down_edge |                            01001 |                            01001
                tx_clk_l |                            01010 |                            01010
         tx_wait_up_edge |                            01011 |                            01011
tx_wait_up_edge_before_ack |                            01100 |                            01101
             tx_wait_ack |                            01101 |                            01110
         tx_received_ack |                            01110 |                            01111
         tx_error_no_ack |                            01111 |                            10000
                tx_clk_h |                            10000 |                            01100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'Ps2Interface'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                   reset |                           000000 |                           000000
          reset_wait_ack |                           000001 |                           000001
reset_wait_bat_completion |                           000010 |                           000010
           reset_wait_id |                           000011 |                           000011
reset_set_sample_rate_200 |                           000100 |                           000100
reset_set_sample_rate_200_wait_ack |                           000101 |                           000101
reset_send_sample_rate_200 |                           000110 |                           000110
reset_send_sample_rate_200_wait_ack |                           000111 |                           000111
reset_set_sample_rate_100 |                           001000 |                           001000
reset_set_sample_rate_100_wait_ack |                           001001 |                           001001
reset_send_sample_rate_100 |                           001010 |                           001010
reset_send_sample_rate_100_wait_ack |                           001011 |                           001011
reset_set_sample_rate_80 |                           001100 |                           001100
reset_set_sample_rate_80_wait_ack |                           001101 |                           001101
reset_send_sample_rate_80 |                           001110 |                           001110
reset_send_sample_rate_80_wait_ack |                           001111 |                           001111
           reset_read_id |                           010000 |                           010000
  reset_read_id_wait_ack |                           010001 |                           010001
   reset_read_id_wait_id |                           010010 |                           010010
    reset_set_resolution |                           010011 |                           010011
reset_set_resolution_wait_ack |                           010100 |                           010100
   reset_send_resolution |                           010101 |                           010101
reset_send_resolution_wait_ack |                           010110 |                           010110
reset_set_sample_rate_40 |                           010111 |                           010111
reset_set_sample_rate_40_wait_ack |                           011000 |                           011000
reset_send_sample_rate_40 |                           011001 |                           011001
reset_send_sample_rate_40_wait_ack |                           011010 |                           011010
  reset_enable_reporting |                           011011 |                           011011
reset_enable_reporting_wait_ack |                           011100 |                           011100
             read_byte_1 |                           011101 |                           011101
             read_byte_2 |                           011110 |                           011110
             read_byte_3 |                           011111 |                           011111
             read_byte_4 |                           100000 |                           100000
          mark_new_event |                           100001 |                           100100
           check_read_id |                           100010 |                           100001
  check_read_id_wait_ack |                           100011 |                           100010
   check_read_id_wait_id |                           100100 |                           100011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'MouseCtl'
WARNING: [Synth 8-327] inferring latch for variable 'TYPE_B' [D:/Vivado/Projects/ee2020_with_vga/ee2020_with_vga.srcs/sources_1/imports/sources_1/new/dual_gen.v:22]
WARNING: [Synth 8-327] inferring latch for variable 'UPDATE_B' [D:/Vivado/Projects/ee2020_with_vga/ee2020_with_vga.srcs/sources_1/imports/sources_1/new/dual_gen.v:24]
WARNING: [Synth 8-327] inferring latch for variable 'DUTYUP_B' [D:/Vivado/Projects/ee2020_with_vga/ee2020_with_vga.srcs/sources_1/imports/sources_1/new/dual_gen.v:26]
WARNING: [Synth 8-327] inferring latch for variable 'DUTYDN_B' [D:/Vivado/Projects/ee2020_with_vga/ee2020_with_vga.srcs/sources_1/imports/sources_1/new/dual_gen.v:28]
WARNING: [Synth 8-327] inferring latch for variable 'MODE_B' [D:/Vivado/Projects/ee2020_with_vga/ee2020_with_vga.srcs/sources_1/imports/sources_1/new/dual_gen.v:32]
WARNING: [Synth 8-327] inferring latch for variable 'CONTROL_B' [D:/Vivado/Projects/ee2020_with_vga/ee2020_with_vga.srcs/sources_1/imports/sources_1/new/dual_gen.v:30]
WARNING: [Synth 8-327] inferring latch for variable 'sw_b' [D:/Vivado/Projects/ee2020_with_vga/ee2020_with_vga.srcs/sources_1/imports/sources_1/new/dual_gen.v:46]
WARNING: [Synth 8-327] inferring latch for variable 'mXB' [D:/Vivado/Projects/ee2020_with_vga/ee2020_with_vga.srcs/sources_1/imports/sources_1/new/dual_gen.v:34]
WARNING: [Synth 8-327] inferring latch for variable 'mYB' [D:/Vivado/Projects/ee2020_with_vga/ee2020_with_vga.srcs/sources_1/imports/sources_1/new/dual_gen.v:36]
WARNING: [Synth 8-327] inferring latch for variable 'kXB' [D:/Vivado/Projects/ee2020_with_vga/ee2020_with_vga.srcs/sources_1/imports/sources_1/new/dual_gen.v:38]
WARNING: [Synth 8-327] inferring latch for variable 'kYB' [D:/Vivado/Projects/ee2020_with_vga/ee2020_with_vga.srcs/sources_1/imports/sources_1/new/dual_gen.v:40]
WARNING: [Synth 8-327] inferring latch for variable 'leftB' [D:/Vivado/Projects/ee2020_with_vga/ee2020_with_vga.srcs/sources_1/imports/sources_1/new/dual_gen.v:42]
WARNING: [Synth 8-327] inferring latch for variable 'rightB' [D:/Vivado/Projects/ee2020_with_vga/ee2020_with_vga.srcs/sources_1/imports/sources_1/new/dual_gen.v:44]
WARNING: [Synth 8-327] inferring latch for variable 'TYPE_A' [D:/Vivado/Projects/ee2020_with_vga/ee2020_with_vga.srcs/sources_1/imports/sources_1/new/dual_gen.v:21]
WARNING: [Synth 8-327] inferring latch for variable 'UPDATE_A' [D:/Vivado/Projects/ee2020_with_vga/ee2020_with_vga.srcs/sources_1/imports/sources_1/new/dual_gen.v:23]
WARNING: [Synth 8-327] inferring latch for variable 'DUTYUP_A' [D:/Vivado/Projects/ee2020_with_vga/ee2020_with_vga.srcs/sources_1/imports/sources_1/new/dual_gen.v:25]
WARNING: [Synth 8-327] inferring latch for variable 'DUTYDN_A' [D:/Vivado/Projects/ee2020_with_vga/ee2020_with_vga.srcs/sources_1/imports/sources_1/new/dual_gen.v:27]
WARNING: [Synth 8-327] inferring latch for variable 'MODE_A' [D:/Vivado/Projects/ee2020_with_vga/ee2020_with_vga.srcs/sources_1/imports/sources_1/new/dual_gen.v:31]
WARNING: [Synth 8-327] inferring latch for variable 'CONTROL_A' [D:/Vivado/Projects/ee2020_with_vga/ee2020_with_vga.srcs/sources_1/imports/sources_1/new/dual_gen.v:29]
WARNING: [Synth 8-327] inferring latch for variable 'sw_a' [D:/Vivado/Projects/ee2020_with_vga/ee2020_with_vga.srcs/sources_1/imports/sources_1/new/dual_gen.v:45]
WARNING: [Synth 8-327] inferring latch for variable 'mXA' [D:/Vivado/Projects/ee2020_with_vga/ee2020_with_vga.srcs/sources_1/imports/sources_1/new/dual_gen.v:33]
WARNING: [Synth 8-327] inferring latch for variable 'mYA' [D:/Vivado/Projects/ee2020_with_vga/ee2020_with_vga.srcs/sources_1/imports/sources_1/new/dual_gen.v:35]
WARNING: [Synth 8-327] inferring latch for variable 'kXA' [D:/Vivado/Projects/ee2020_with_vga/ee2020_with_vga.srcs/sources_1/imports/sources_1/new/dual_gen.v:37]
WARNING: [Synth 8-327] inferring latch for variable 'kYA' [D:/Vivado/Projects/ee2020_with_vga/ee2020_with_vga.srcs/sources_1/imports/sources_1/new/dual_gen.v:39]
WARNING: [Synth 8-327] inferring latch for variable 'leftA' [D:/Vivado/Projects/ee2020_with_vga/ee2020_with_vga.srcs/sources_1/imports/sources_1/new/dual_gen.v:41]
WARNING: [Synth 8-327] inferring latch for variable 'rightA' [D:/Vivado/Projects/ee2020_with_vga/ee2020_with_vga.srcs/sources_1/imports/sources_1/new/dual_gen.v:43]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:18 ; elapsed = 00:00:23 . Memory (MB): peak = 620.617 ; gain = 414.238
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 5     
	   2 Input     26 Bit       Adders := 1     
	   2 Input     24 Bit       Adders := 1     
	   2 Input     12 Bit       Adders := 20    
	   3 Input     12 Bit       Adders := 8     
	   2 Input     11 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 2     
	   2 Input      7 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 57    
	   2 Input      2 Bit       Adders := 2     
	   2 Input      1 Bit       Adders := 4     
+---XORs : 
	   9 Input      1 Bit         XORs := 1     
+---Registers : 
	               26 Bit    Registers := 1     
	               24 Bit    Registers := 1     
	               16 Bit    Registers := 2     
	               12 Bit    Registers := 24    
	               11 Bit    Registers := 3     
	               10 Bit    Registers := 2     
	                8 Bit    Registers := 6     
	                7 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 6     
	                2 Bit    Registers := 5     
	                1 Bit    Registers := 75    
+---Muxes : 
	   2 Input     26 Bit        Muxes := 1     
	   2 Input     24 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 3     
	   2 Input     15 Bit        Muxes := 14    
	   2 Input     14 Bit        Muxes := 2     
	   2 Input     13 Bit        Muxes := 11    
	   2 Input     12 Bit        Muxes := 61    
	   3 Input     12 Bit        Muxes := 2     
	   2 Input     11 Bit        Muxes := 2     
	   2 Input      9 Bit        Muxes := 2     
	  37 Input      8 Bit        Muxes := 3     
	  11 Input      7 Bit        Muxes := 2     
	   2 Input      7 Bit        Muxes := 1     
	 107 Input      6 Bit        Muxes := 1     
	  36 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 38    
	   4 Input      4 Bit        Muxes := 4     
	  37 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 15    
	   4 Input      2 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 40    
	  15 Input      1 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 1     
	  16 Input      1 Bit        Muxes := 6     
	   3 Input      1 Bit        Muxes := 2     
	  17 Input      1 Bit        Muxes := 6     
	  37 Input      1 Bit        Muxes := 22    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module dual_gen 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module sine_wave_gen 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module triangle_wave_gen 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 1     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
Module bin_to_BCD 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 26    
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 18    
Module seven_segment 
Detailed RTL Component Info : 
+---Muxes : 
	  11 Input      7 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
Module my_dff 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module my_DAC 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input     12 Bit       Adders := 4     
	   3 Input     12 Bit       Adders := 3     
	   2 Input      1 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 5     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     13 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 19    
	   3 Input     12 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module vga_sync 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module vga 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 1     
Module Keyboard 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   3 Input     12 Bit       Adders := 2     
	   2 Input     12 Bit       Adders := 4     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 2     
+---XORs : 
	   9 Input      1 Bit         XORs := 1     
+---Registers : 
	               12 Bit    Registers := 3     
	               11 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input     15 Bit        Muxes := 14    
	   2 Input     14 Bit        Muxes := 2     
	   2 Input     13 Bit        Muxes := 9     
	   2 Input     12 Bit        Muxes := 8     
	   2 Input     11 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 5     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 18    
	  15 Input      1 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 1     
	  16 Input      1 Bit        Muxes := 6     
Module DA2RefComp 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
	   5 Input      2 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 1     
Module Ps2Interface 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 3     
+---Registers : 
	               11 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 17    
+---Muxes : 
	   2 Input     11 Bit        Muxes := 1     
	  36 Input      5 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 9     
	  17 Input      1 Bit        Muxes := 6     
Module MouseCtl 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     26 Bit       Adders := 1     
	   2 Input     24 Bit       Adders := 1     
	   2 Input     12 Bit       Adders := 4     
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	               26 Bit    Registers := 1     
	               24 Bit    Registers := 1     
	               12 Bit    Registers := 6     
	                8 Bit    Registers := 3     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 17    
+---Muxes : 
	   2 Input     26 Bit        Muxes := 1     
	   2 Input     24 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 10    
	   2 Input      9 Bit        Muxes := 2     
	  37 Input      8 Bit        Muxes := 3     
	 107 Input      6 Bit        Muxes := 1     
	  37 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	  37 Input      1 Bit        Muxes := 22    
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
Start Parallel Synthesis Optimization  : Time (s): cpu = 00:00:18 ; elapsed = 00:00:23 . Memory (MB): peak = 620.617 ; gain = 414.238
---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
DSP Report: Generating DSP sine_out0, operation Mode is: A*B.
DSP Report: operator sine_out0 is absorbed into DSP sine_out0.
INFO: [Synth 8-4471] merging register 'value_reg[11:0]' into 'value_reg[11:0]' [D:/Vivado/Projects/ee2020_with_vga/ee2020_with_vga.srcs/sources_1/imports/sources_1/new/tirangleLUT.v:6]
DSP Report: Generating DSP triangle_out0, operation Mode is: A*B2.
DSP Report: register value_reg is absorbed into DSP triangle_out0.
DSP Report: operator triangle_out0 is absorbed into DSP triangle_out0.
DSP Report: Generating DSP sine_out0, operation Mode is: A*B.
DSP Report: operator sine_out0 is absorbed into DSP sine_out0.
INFO: [Synth 8-4471] merging register 'value_reg[11:0]' into 'value_reg[11:0]' [D:/Vivado/Projects/ee2020_with_vga/ee2020_with_vga.srcs/sources_1/imports/sources_1/new/tirangleLUT.v:6]
DSP Report: Generating DSP triangle_out0, operation Mode is: A*B2.
DSP Report: register value_reg is absorbed into DSP triangle_out0.
DSP Report: operator triangle_out0 is absorbed into DSP triangle_out0.
INFO: [Synth 8-5544] ROM "valX2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "valX2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "valX2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "valX2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "valX2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "valX2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "valX2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "valX2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "valX2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5546] ROM "space0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "esc0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "periodic_check_tick" won't be mapped to RAM because address size (26) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "timeout" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-3331] design vga has unconnected port xcount[2]
WARNING: [Synth 8-3331] design vga has unconnected port xcount[1]
WARNING: [Synth 8-3331] design vga has unconnected port xcount[0]
WARNING: [Synth 8-3331] design my_DAC has unconnected port mouseY[11]
WARNING: [Synth 8-3331] design my_DAC has unconnected port mouseY[10]
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:00:34 ; elapsed = 00:00:39 . Memory (MB): peak = 620.617 ; gain = 414.238
---------------------------------------------------------------------------------
Finished Parallel Reinference  : Time (s): cpu = 00:00:34 ; elapsed = 00:00:39 . Memory (MB): peak = 620.617 ; gain = 414.238

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+--------------+------------+---------------+----------------+
|Module Name   | RTL Object | Depth x Width | Implemented As | 
+--------------+------------+---------------+----------------+
|sine_wave_gen | p_0_out    | 4096x12       | LUT            | 
|sine_wave_gen | p_0_out    | 4096x12       | LUT            | 
|sine_wave_gen | p_0_out    | 4096x12       | LUT            | 
+--------------+------------+---------------+----------------+


DSP: Preliminary Mapping  Report (see note below)
+------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name       | DSP Mapping | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|sine_wave_gen     | A*B         | 12     | 12     | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|triangle_wave_gen | A*B2        | 12     | 12     | -      | -      | 24     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|sine_wave_gen     | A*B         | 12     | 12     | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|triangle_wave_gen | A*B2        | 12     | 12     | -      | -      | 24     | 0    | 1    | -    | -    | -     | 0    | 0    | 
+------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3886] merging instance 'mymouse/y_max_reg[0]' (FDSE) to 'mymouse/y_max_reg[1]'
INFO: [Synth 8-3886] merging instance 'mymouse/y_max_reg[1]' (FDSE) to 'mymouse/y_max_reg[2]'
INFO: [Synth 8-3886] merging instance 'mymouse/y_max_reg[2]' (FDSE) to 'mymouse/y_max_reg[3]'
INFO: [Synth 8-3886] merging instance 'mymouse/y_max_reg[3]' (FDSE) to 'mymouse/y_max_reg[4]'
INFO: [Synth 8-3886] merging instance 'mymouse/y_max_reg[4]' (FDSE) to 'mymouse/y_max_reg[5]'
INFO: [Synth 8-3886] merging instance 'mymouse/y_max_reg[5]' (FDSE) to 'mymouse/y_max_reg[6]'
INFO: [Synth 8-3886] merging instance 'mymouse/y_max_reg[6]' (FDSE) to 'mymouse/y_max_reg[7]'
INFO: [Synth 8-3886] merging instance 'mymouse/y_max_reg[7]' (FDSE) to 'mymouse/y_max_reg[8]'
INFO: [Synth 8-3886] merging instance 'mymouse/y_max_reg[8]' (FDSE) to 'mymouse/y_max_reg[9]'
INFO: [Synth 8-3886] merging instance 'mymouse/y_max_reg[9]' (FDSE) to 'mymouse/x_max_reg[10]'
INFO: [Synth 8-3886] merging instance 'mymouse/y_max_reg[10]' (FDRE) to 'mymouse/y_max_reg[11]'
INFO: [Synth 8-3886] merging instance 'mymouse/y_max_reg[11]' (FDRE) to 'mymouse/x_max_reg[11]'
INFO: [Synth 8-3886] merging instance 'mymouse/x_max_reg[0]' (FDSE) to 'mymouse/x_max_reg[10]'
INFO: [Synth 8-3886] merging instance 'mymouse/x_max_reg[1]' (FDSE) to 'mymouse/x_max_reg[10]'
INFO: [Synth 8-3886] merging instance 'mymouse/x_max_reg[2]' (FDSE) to 'mymouse/x_max_reg[10]'
INFO: [Synth 8-3886] merging instance 'mymouse/x_max_reg[3]' (FDSE) to 'mymouse/x_max_reg[10]'
INFO: [Synth 8-3886] merging instance 'mymouse/x_max_reg[4]' (FDSE) to 'mymouse/x_max_reg[10]'
INFO: [Synth 8-3886] merging instance 'mymouse/x_max_reg[5]' (FDSE) to 'mymouse/x_max_reg[10]'
INFO: [Synth 8-3886] merging instance 'mymouse/x_max_reg[6]' (FDSE) to 'mymouse/x_max_reg[10]'
INFO: [Synth 8-3886] merging instance 'mymouse/x_max_reg[7]' (FDSE) to 'mymouse/x_max_reg[10]'
INFO: [Synth 8-3886] merging instance 'mymouse/x_max_reg[8]' (FDRE) to 'mymouse/x_max_reg[11]'
INFO: [Synth 8-3886] merging instance 'mymouse/x_max_reg[9]' (FDRE) to 'mymouse/x_max_reg[11]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (mymouse/\x_max_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mymouse/\x_max_reg[11] )
WARNING: [Synth 8-3332] Sequential element (rgb_reg_reg[3]) is unused and will be removed from module vga.
WARNING: [Synth 8-3332] Sequential element (rgb_reg_reg[2]) is unused and will be removed from module vga.
WARNING: [Synth 8-3332] Sequential element (rgb_reg_reg[1]) is unused and will be removed from module vga.
WARNING: [Synth 8-3332] Sequential element (rgb_reg_reg[0]) is unused and will be removed from module vga.
WARNING: [Synth 8-3332] Sequential element (clk_counter_reg[1]) is unused and will be removed from module DA2RefComp.
WARNING: [Synth 8-3332] Sequential element (clk_counter_reg[2]) is unused and will be removed from module DA2RefComp.
WARNING: [Synth 8-3332] Sequential element (clk_counter_reg[3]) is unused and will be removed from module DA2RefComp.
WARNING: [Synth 8-3332] Sequential element (clk_counter_reg[4]) is unused and will be removed from module DA2RefComp.
WARNING: [Synth 8-3332] Sequential element (clk_counter_reg[5]) is unused and will be removed from module DA2RefComp.
WARNING: [Synth 8-3332] Sequential element (clk_counter_reg[6]) is unused and will be removed from module DA2RefComp.
WARNING: [Synth 8-3332] Sequential element (clk_counter_reg[7]) is unused and will be removed from module DA2RefComp.
WARNING: [Synth 8-3332] Sequential element (clk_counter_reg[8]) is unused and will be removed from module DA2RefComp.
WARNING: [Synth 8-3332] Sequential element (clk_counter_reg[9]) is unused and will be removed from module DA2RefComp.
WARNING: [Synth 8-3332] Sequential element (clk_counter_reg[10]) is unused and will be removed from module DA2RefComp.
WARNING: [Synth 8-3332] Sequential element (clk_counter_reg[11]) is unused and will be removed from module DA2RefComp.
WARNING: [Synth 8-3332] Sequential element (clk_counter_reg[12]) is unused and will be removed from module DA2RefComp.
WARNING: [Synth 8-3332] Sequential element (clk_counter_reg[13]) is unused and will be removed from module DA2RefComp.
WARNING: [Synth 8-3332] Sequential element (clk_counter_reg[14]) is unused and will be removed from module DA2RefComp.
WARNING: [Synth 8-3332] Sequential element (clk_counter_reg[15]) is unused and will be removed from module DA2RefComp.
WARNING: [Synth 8-3332] Sequential element (clk_counter_reg[16]) is unused and will be removed from module DA2RefComp.
WARNING: [Synth 8-3332] Sequential element (clk_counter_reg[17]) is unused and will be removed from module DA2RefComp.
WARNING: [Synth 8-3332] Sequential element (clk_counter_reg[18]) is unused and will be removed from module DA2RefComp.
WARNING: [Synth 8-3332] Sequential element (clk_counter_reg[19]) is unused and will be removed from module DA2RefComp.
WARNING: [Synth 8-3332] Sequential element (clk_counter_reg[20]) is unused and will be removed from module DA2RefComp.
WARNING: [Synth 8-3332] Sequential element (clk_counter_reg[21]) is unused and will be removed from module DA2RefComp.
WARNING: [Synth 8-3332] Sequential element (clk_counter_reg[22]) is unused and will be removed from module DA2RefComp.
WARNING: [Synth 8-3332] Sequential element (clk_counter_reg[23]) is unused and will be removed from module DA2RefComp.
WARNING: [Synth 8-3332] Sequential element (clk_counter_reg[24]) is unused and will be removed from module DA2RefComp.
WARNING: [Synth 8-3332] Sequential element (clk_counter_reg[25]) is unused and will be removed from module DA2RefComp.
WARNING: [Synth 8-3332] Sequential element (clk_counter_reg[26]) is unused and will be removed from module DA2RefComp.
WARNING: [Synth 8-3332] Sequential element (clk_counter_reg[27]) is unused and will be removed from module DA2RefComp.
WARNING: [Synth 8-3332] Sequential element (y_max_reg[10]) is unused and will be removed from module MouseCtl.
WARNING: [Synth 8-3332] Sequential element (y_max_reg[8]) is unused and will be removed from module MouseCtl.
WARNING: [Synth 8-3332] Sequential element (y_max_reg[7]) is unused and will be removed from module MouseCtl.
WARNING: [Synth 8-3332] Sequential element (y_max_reg[6]) is unused and will be removed from module MouseCtl.
WARNING: [Synth 8-3332] Sequential element (y_max_reg[5]) is unused and will be removed from module MouseCtl.
WARNING: [Synth 8-3332] Sequential element (y_max_reg[4]) is unused and will be removed from module MouseCtl.
WARNING: [Synth 8-3332] Sequential element (y_max_reg[3]) is unused and will be removed from module MouseCtl.
WARNING: [Synth 8-3332] Sequential element (y_max_reg[2]) is unused and will be removed from module MouseCtl.
WARNING: [Synth 8-3332] Sequential element (y_max_reg[1]) is unused and will be removed from module MouseCtl.
WARNING: [Synth 8-3332] Sequential element (y_max_reg[0]) is unused and will be removed from module MouseCtl.
WARNING: [Synth 8-3332] Sequential element (ypos_reg[11]) is unused and will be removed from module MouseCtl.
WARNING: [Synth 8-3332] Sequential element (ypos_reg[10]) is unused and will be removed from module MouseCtl.
WARNING: [Synth 8-3332] Sequential element (zpos_reg[3]) is unused and will be removed from module MouseCtl.
WARNING: [Synth 8-3332] Sequential element (zpos_reg[2]) is unused and will be removed from module MouseCtl.
WARNING: [Synth 8-3332] Sequential element (zpos_reg[1]) is unused and will be removed from module MouseCtl.
WARNING: [Synth 8-3332] Sequential element (zpos_reg[0]) is unused and will be removed from module MouseCtl.
WARNING: [Synth 8-3332] Sequential element (new_event_reg) is unused and will be removed from module MouseCtl.
WARNING: [Synth 8-3332] Sequential element (x_max_reg[10]) is unused and will be removed from module MouseCtl.
WARNING: [Synth 8-3332] Sequential element (y_max_reg[9]) is unused and will be removed from module MouseCtl.
WARNING: [Synth 8-3332] Sequential element (x_max_reg[11]) is unused and will be removed from module MouseCtl.
WARNING: [Synth 8-3332] Sequential element (y_max_reg[11]) is unused and will be removed from module MouseCtl.
WARNING: [Synth 8-3332] Sequential element (x_max_reg[0]) is unused and will be removed from module MouseCtl.
WARNING: [Synth 8-3332] Sequential element (x_max_reg[1]) is unused and will be removed from module MouseCtl.
WARNING: [Synth 8-3332] Sequential element (x_max_reg[2]) is unused and will be removed from module MouseCtl.
WARNING: [Synth 8-3332] Sequential element (x_max_reg[3]) is unused and will be removed from module MouseCtl.
WARNING: [Synth 8-3332] Sequential element (x_max_reg[4]) is unused and will be removed from module MouseCtl.
WARNING: [Synth 8-3332] Sequential element (x_max_reg[5]) is unused and will be removed from module MouseCtl.
WARNING: [Synth 8-3332] Sequential element (x_max_reg[6]) is unused and will be removed from module MouseCtl.
WARNING: [Synth 8-3332] Sequential element (x_max_reg[7]) is unused and will be removed from module MouseCtl.
WARNING: [Synth 8-3332] Sequential element (x_max_reg[8]) is unused and will be removed from module MouseCtl.
WARNING: [Synth 8-3332] Sequential element (x_max_reg[9]) is unused and will be removed from module MouseCtl.
WARNING: [Synth 8-3332] Sequential element (mYB[-1111111100]) is unused and will be removed from module dual_gen.
WARNING: [Synth 8-3332] Sequential element (mYB[-1111111101]) is unused and will be removed from module dual_gen.
WARNING: [Synth 8-3332] Sequential element (mYA[-1111111100]) is unused and will be removed from module dual_gen.
WARNING: [Synth 8-3332] Sequential element (mYA[-1111111101]) is unused and will be removed from module dual_gen.
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:00:45 ; elapsed = 00:00:51 . Memory (MB): peak = 620.617 ; gain = 414.238
---------------------------------------------------------------------------------
Finished Parallel Area Optimization  : Time (s): cpu = 00:00:45 ; elapsed = 00:00:51 . Memory (MB): peak = 620.617 ; gain = 414.238

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:59 ; elapsed = 00:01:04 . Memory (MB): peak = 685.746 ; gain = 479.367
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:08 ; elapsed = 00:01:13 . Memory (MB): peak = 765.793 ; gain = 559.414
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\mymouse/y_pos_reg[11] )
WARNING: [Synth 8-3332] Sequential element (mymouse/y_pos_reg[11]) is unused and will be removed from module dual_gen.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:12 ; elapsed = 00:01:18 . Memory (MB): peak = 771.922 ; gain = 565.543
---------------------------------------------------------------------------------
Finished Parallel Technology Mapping Optimization  : Time (s): cpu = 00:01:12 ; elapsed = 00:01:18 . Memory (MB): peak = 771.922 ; gain = 565.543

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
Finished Parallel Synthesis Optimization  : Time (s): cpu = 00:01:12 ; elapsed = 00:01:18 . Memory (MB): peak = 771.922 ; gain = 565.543
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:13 ; elapsed = 00:01:19 . Memory (MB): peak = 771.922 ; gain = 565.543
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:13 ; elapsed = 00:01:19 . Memory (MB): peak = 771.922 ; gain = 565.543
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:13 ; elapsed = 00:01:19 . Memory (MB): peak = 771.922 ; gain = 565.543
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:13 ; elapsed = 00:01:19 . Memory (MB): peak = 771.922 ; gain = 565.543
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:13 ; elapsed = 00:01:19 . Memory (MB): peak = 771.922 ; gain = 565.543
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:13 ; elapsed = 00:01:19 . Memory (MB): peak = 771.922 ; gain = 565.543
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+------------+----------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name | RTL Name                   | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------+----------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|dual_gen    | MY_BASIC_DAC/temp1_reg[15] | 4      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|dual_gen    | MY_BASIC_DAC/temp2_reg[15] | 4      | 1     | YES          | NO                 | YES               | 1      | 0       | 
+------------+----------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+----------+------+
|      |Cell      |Count |
+------+----------+------+
|1     |BUFG      |     7|
|2     |CARRY4    |   332|
|3     |DSP48E1   |     2|
|4     |DSP48E1_1 |     2|
|5     |LUT1      |   540|
|6     |LUT2      |   643|
|7     |LUT3      |   330|
|8     |LUT4      |   366|
|9     |LUT5      |   431|
|10    |LUT6      |  1372|
|11    |MUXF7     |   362|
|12    |MUXF8     |   150|
|13    |SRL16E    |     2|
|14    |FDCE      |   110|
|15    |FDPE      |    26|
|16    |FDRE      |   642|
|17    |LD        |   134|
|18    |IBUF      |    22|
|19    |IOBUF     |     2|
|20    |OBUF      |    46|
+------+----------+------+

Report Instance Areas: 
+------+----------------------+---------------------+------+
|      |Instance              |Module               |Cells |
+------+----------------------+---------------------+------+
|1     |top                   |                     |  5521|
|2     |  MY_BASIC_DAC        |DA2RefComp           |    87|
|3     |  gen1                |my_DAC               |  1996|
|4     |    unit_b            |seven_segment_6      |    61|
|5     |    unit_eleven       |my_dff_7             |     3|
|6     |    unit_four         |my_dff_8             |     1|
|7     |    unit_one          |my_dff_9             |     1|
|8     |    unit_three        |my_dff_10            |     2|
|9     |    unit_twelve       |my_dff_11            |     1|
|10    |    unit_two          |my_dff_12            |     1|
|11    |    wave1             |sine_wave_gen_13     |  1198|
|12    |    wave2             |triangle_wave_gen_14 |   331|
|13    |  gen2                |my_DAC_0             |  1979|
|14    |    unit_b            |seven_segment        |    57|
|15    |    unit_eleven       |my_dff               |     3|
|16    |    unit_four         |my_dff_1             |     1|
|17    |    unit_one          |my_dff_2             |     1|
|18    |    unit_three        |my_dff_3             |     2|
|19    |    unit_twelve       |my_dff_4             |     1|
|20    |    unit_two          |my_dff_5             |     1|
|21    |    wave1             |sine_wave_gen        |  1198|
|22    |    wave2             |triangle_wave_gen    |   331|
|23    |  keyboard            |Keyboard             |   388|
|24    |  mymouse             |MouseCtl             |   675|
|25    |    Inst_Ps2Interface |Ps2Interface         |   296|
|26    |  vga                 |vga                  |   131|
|27    |    vga_sync_unit     |vga_sync             |   106|
+------+----------------------+---------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:13 ; elapsed = 00:01:19 . Memory (MB): peak = 771.922 ; gain = 565.543
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 98 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:02 ; elapsed = 00:01:09 . Memory (MB): peak = 771.922 ; gain = 271.934
Synthesis Optimization Complete : Time (s): cpu = 00:01:14 ; elapsed = 00:01:19 . Memory (MB): peak = 771.922 ; gain = 565.543
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 494 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 5 inverter(s) to 71 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 136 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 2 instances
  LD => LDCE: 67 instances
  LD => LDCE (inverted pins: G): 67 instances

INFO: [Common 17-83] Releasing license: Synthesis
171 Infos, 117 Warnings, 2 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:15 ; elapsed = 00:01:18 . Memory (MB): peak = 771.922 ; gain = 565.543
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.038 . Memory (MB): peak = 771.922 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Sun Nov 06 00:16:40 2016...
