<!DOCTYPE html>
<html class="no-js" lang="en">
<head>
	<meta charset="UTF-8">
	<meta name="viewport" content="width=device-width, initial-scale=1">
	<title>基于FPGA等精度的实时测量频率和占空比 - 编程随想</title>
	<script>(function(d,e){d[e]=d[e].replace("no-js","js");})(document.documentElement,"className");</script>
	<meta name="description" content="">
		<meta property="og:title" content="基于FPGA等精度的实时测量频率和占空比" />
<meta property="og:description" content="目录
一、要求：
二、指标要求 三、 等精度测频设计原理
四、时序分析： 五、模块设计 1、计数器
2、读数据
3、数据处理
4、数码管显示模块
六、仿真分析
1、计数模块
A、测量1Mhz频率占空比为50%的信号的频率。
B、Em设置为1Mhz，占空比为46%的信号的占空比
2、数据处理模块
3、总体仿真 七、实测展示
八、说明
一、要求： 利用Altera公司的FPGA开发软件Quartus 13.1采用混合设计实现方波信号频率和占空比测量。 二、指标要求 1) 待测方波信号频率范围1Hz~1MHz，测量精度优于0.1Hz 2) 待测方波信号占空比范围1%~95%，测量精度优于1%
3) 频率数据显示精度0.1Hz，给出8位数字的BCD码结果
4) 占空比给出2位整数百分比的BCD码结果
三、 等精度测频设计原理 设计原理流程图如图 1：
图 1设计原理流程图 将在相同时间内对被测信号和标准信号同时计数 ，D触发器保证实际闸门时间与被测信号同步，消除被测信号计数误差；读数据模块两个技术模块数据同时读入送进数据处理模块处理；数据处理模块将读入的数据计算出频率与占空比后送入显示模块；显示模块将频率与占空比显示在数码管上。
等精度测频率原理：
等精度测频法本质上是多周期同步测频，它是在直接测频基础上发展起来的，在目前的测频系统中得到了越来越广泛的应用。等精度测频时，同时对标准信号和待测信号计数，而且实际闸门时间不是固定的，而是被测信号的整数倍，即与被测信号保持同步，因此消除了对被测信号计数所产生的士1个数字误差，使测量精度大为提高。
四、时序分析： 如图 2所示，Tx待测型号在Cl的预置闸门信号期间进行采样计数，使得在En为高时Tx总是整数倍出现。 图 2时序分析图 设在一次实际闸门时间τ中计数器对被测信号的计数值为Nx，对标准信号的计数值为Ns。标准信号的频率为fs，则被测信号的频率为：
fx=(Nx/Ns)·fs （1） 五、模块设计 如图 3所示，计数器模块同时计数频率Ns、Nx值与占空比Nh值，数值传给数据处理模块，由数据模块switch信号切换显示数据的不同位，数值传给数码管显示模块显示。
由一个D触发器实现预置闸门与待测信号的同步，触发信号为Tx，后面四个D触发器为读信号和清零信号延时，由50Mhz标准信号触发，延时两个标准信号单元为Read信号，延时四个标准单元为clr信号；复位信号控制五个D触发器的使能信号。
图 3系统总体设计图 模块代码展示：
1、计数器 频率计数器：
module counter(clk,En,clr,tsq); input clk,clr,En; output reg [27:0]tsq; always@(posedge clk or negedge clr) begin if(!" />
<meta property="og:type" content="article" />
<meta property="og:url" content="/posts/1f28c56b67572018545e74087f30d3cd/" /><meta property="article:section" content="posts" />
<meta property="article:published_time" content="2022-07-06T16:30:33+08:00" />
<meta property="article:modified_time" content="2022-07-06T16:30:33+08:00" />


	<link rel="preconnect" href="https://fonts.gstatic.com" crossorigin>
	<link rel="dns-prefetch" href="//fonts.googleapis.com">
	<link rel="dns-prefetch" href="//fonts.gstatic.com">
	<link rel="stylesheet" href="https://fonts.googleapis.com/css?family=Open+Sans:400,400i,700">

	<link rel="stylesheet" href="/css/style.css">
	

	<link rel="shortcut icon" href="/favicon.ico">
		
</head>
<body class="body">
	<div class="container container--outer">
		<header class="header">
	<div class="container header__container">
		
	<div class="logo">
		<a class="logo__link" href="/" title="编程随想" rel="home">
			<div class="logo__item logo__text">
					<div class="logo__title">编程随想</div>
					
				</div>
		</a>
	</div>
		<div class="divider"></div>
	</div>
</header>
		<div class="wrapper flex">
			<div class="primary">
			
<main class="main" role="main">
	<article class="post">
		<header class="post__header">
			<h1 class="post__title">基于FPGA等精度的实时测量频率和占空比</h1>
			
		</header>
		<div class="content post__content clearfix">
			
<div id="content_views" class="htmledit_views">
                    <p id="main-toc"><strong>目录</strong></p> 
<p id="-toc" style="margin-left:0px;"></p> 
<p id="%E4%B8%80%E3%80%81%E8%A6%81%E6%B1%82%EF%BC%9A-toc" style="margin-left:0px;"><a href="#%E4%B8%80%E3%80%81%E8%A6%81%E6%B1%82%EF%BC%9A" rel="nofollow">一、要求：</a></p> 
<p id="%E4%BA%8C%E3%80%81%E6%8C%87%E6%A0%87%E8%A6%81%E6%B1%82%C2%A0-toc" style="margin-left:0px;"><a href="#%E4%BA%8C%E3%80%81%E6%8C%87%E6%A0%87%E8%A6%81%E6%B1%82%C2%A0" rel="nofollow">二、指标要求 </a></p> 
<p id="%E4%B8%89%E3%80%81%C2%A0%E7%AD%89%E7%B2%BE%E5%BA%A6%E6%B5%8B%E9%A2%91%E8%AE%BE%E8%AE%A1%E5%8E%9F%E7%90%86-toc" style="margin-left:0px;"><a href="#%E4%B8%89%E3%80%81%C2%A0%E7%AD%89%E7%B2%BE%E5%BA%A6%E6%B5%8B%E9%A2%91%E8%AE%BE%E8%AE%A1%E5%8E%9F%E7%90%86" rel="nofollow">三、 等精度测频设计原理</a></p> 
<p id="%E5%9B%9B%E3%80%81%E6%97%B6%E5%BA%8F%E5%88%86%E6%9E%90%EF%BC%9A%C2%A0-toc" style="margin-left:0px;"><a href="#%E5%9B%9B%E3%80%81%E6%97%B6%E5%BA%8F%E5%88%86%E6%9E%90%EF%BC%9A%C2%A0" rel="nofollow">四、时序分析： </a></p> 
<p id="%E4%BA%94%E3%80%81%E6%A8%A1%E5%9D%97%E8%AE%BE%E8%AE%A1%C2%A0-toc" style="margin-left:0px;"><a href="#%E4%BA%94%E3%80%81%E6%A8%A1%E5%9D%97%E8%AE%BE%E8%AE%A1%C2%A0" rel="nofollow">五、模块设计 </a></p> 
<p id="1%E3%80%81%E8%AE%A1%E6%95%B0%E5%99%A8-toc" style="margin-left:40px;"><a href="#1%E3%80%81%E8%AE%A1%E6%95%B0%E5%99%A8" rel="nofollow">1、计数器</a></p> 
<p id="2%E3%80%81%E8%AF%BB%E6%95%B0%E6%8D%AE-toc" style="margin-left:40px;"><a href="#2%E3%80%81%E8%AF%BB%E6%95%B0%E6%8D%AE" rel="nofollow">2、读数据</a></p> 
<p id="3%E3%80%81%E6%95%B0%E6%8D%AE%E5%A4%84%E7%90%86-toc" style="margin-left:40px;"><a href="#3%E3%80%81%E6%95%B0%E6%8D%AE%E5%A4%84%E7%90%86" rel="nofollow">3、数据处理</a></p> 
<p id="4%E3%80%81%E6%95%B0%E7%A0%81%E7%AE%A1%E6%98%BE%E7%A4%BA%E6%A8%A1%E5%9D%97-toc" style="margin-left:40px;"><a href="#4%E3%80%81%E6%95%B0%E7%A0%81%E7%AE%A1%E6%98%BE%E7%A4%BA%E6%A8%A1%E5%9D%97" rel="nofollow">4、数码管显示模块</a></p> 
<p id="%E5%85%AD%E3%80%81%E4%BB%BF%E7%9C%9F%E5%88%86%E6%9E%90-toc" style="margin-left:0px;"><a href="#%E5%85%AD%E3%80%81%E4%BB%BF%E7%9C%9F%E5%88%86%E6%9E%90" rel="nofollow">六、仿真分析</a></p> 
<p id="1%E3%80%81%E8%AE%A1%E6%95%B0%E6%A8%A1%E5%9D%97-toc" style="margin-left:40px;"><a href="#1%E3%80%81%E8%AE%A1%E6%95%B0%E6%A8%A1%E5%9D%97" rel="nofollow">1、计数模块</a></p> 
<p id="A%E3%80%81%E6%B5%8B%E9%87%8F1Mhz%E9%A2%91%E7%8E%87%E5%8D%A0%E7%A9%BA%E6%AF%94%E4%B8%BA50%25%E7%9A%84%E4%BF%A1%E5%8F%B7%E7%9A%84%E9%A2%91%E7%8E%87%E3%80%82-toc" style="margin-left:80px;"><a href="#A%E3%80%81%E6%B5%8B%E9%87%8F1Mhz%E9%A2%91%E7%8E%87%E5%8D%A0%E7%A9%BA%E6%AF%94%E4%B8%BA50%25%E7%9A%84%E4%BF%A1%E5%8F%B7%E7%9A%84%E9%A2%91%E7%8E%87%E3%80%82" rel="nofollow">A、测量1Mhz频率占空比为50%的信号的频率。</a></p> 
<p id="%C2%A0B%E3%80%81Em%E8%AE%BE%E7%BD%AE%E4%B8%BA1Mhz%EF%BC%8C%E5%8D%A0%E7%A9%BA%E6%AF%94%E4%B8%BA46%25%E7%9A%84%E4%BF%A1%E5%8F%B7%E7%9A%84%E5%8D%A0%E7%A9%BA%E6%AF%94-toc" style="margin-left:80px;"><a href="#%C2%A0B%E3%80%81Em%E8%AE%BE%E7%BD%AE%E4%B8%BA1Mhz%EF%BC%8C%E5%8D%A0%E7%A9%BA%E6%AF%94%E4%B8%BA46%25%E7%9A%84%E4%BF%A1%E5%8F%B7%E7%9A%84%E5%8D%A0%E7%A9%BA%E6%AF%94" rel="nofollow"> B、Em设置为1Mhz，占空比为46%的信号的占空比</a></p> 
<p id="2%E3%80%81%E6%95%B0%E6%8D%AE%E5%A4%84%E7%90%86%E6%A8%A1%E5%9D%97-toc" style="margin-left:40px;"><a href="#2%E3%80%81%E6%95%B0%E6%8D%AE%E5%A4%84%E7%90%86%E6%A8%A1%E5%9D%97" rel="nofollow">2、数据处理模块</a></p> 
<p id="3%E3%80%81%E6%80%BB%E4%BD%93%E4%BB%BF%E7%9C%9F%C2%A0-toc" style="margin-left:40px;"><a href="#3%E3%80%81%E6%80%BB%E4%BD%93%E4%BB%BF%E7%9C%9F%C2%A0" rel="nofollow">3、总体仿真 </a></p> 
<p id="%E4%B8%83%E3%80%81%E5%AE%9E%E6%B5%8B%E5%B1%95%E7%A4%BA-toc" style="margin-left:0px;"><a href="#%E4%B8%83%E3%80%81%E5%AE%9E%E6%B5%8B%E5%B1%95%E7%A4%BA" rel="nofollow">七、实测展示</a></p> 
<p id="%C2%A0%E5%85%AB%E3%80%81%E8%AF%B4%E6%98%8E-toc" style="margin-left:0px;"><a href="#%C2%A0%E5%85%AB%E3%80%81%E8%AF%B4%E6%98%8E" rel="nofollow"> 八、说明</a></p> 
<hr id="hr-toc"> 
<p></p> 
<h2 id="%E4%B8%80%E3%80%81%E8%A6%81%E6%B1%82%EF%BC%9A" style="margin-left:0px;text-align:justify;"><span style="color:#000000;">一、<strong>要求：</strong></span><span style="color:#000000;"><strong> </strong></span></h2> 
<p><span style="color:#000000;"><strong>        </strong>利用Altera公司的FPGA</span><span style="color:#000000;">开发软件</span><span style="color:#000000;">Quartus 13.1采用混合设计实现方波信号频率和占空比测量。</span> </p> 
<h2 id="%E4%BA%8C%E3%80%81%E6%8C%87%E6%A0%87%E8%A6%81%E6%B1%82%C2%A0">二、指标要求 </h2> 
<p style="margin-left:0;text-align:justify;"><strong>1)</strong> 待测方波信号频率范围1Hz~1MHz，测量精度优于0.1Hz<strong> </strong></p> 
<p style="margin-left:0;text-align:justify;"><strong>2)</strong> 待测方波信号占空比范围1%~95%，测量精度优于1%</p> 
<p style="margin-left:0;text-align:justify;"><strong>3) </strong>频率数据显示精度0.1Hz，给出8位数字的BCD码结果</p> 
<p style="margin-left:0;text-align:justify;"><strong>4) </strong>占空比给出2位整数百分比的BCD码结果</p> 
<h2 id="%E4%B8%89%E3%80%81%C2%A0%E7%AD%89%E7%B2%BE%E5%BA%A6%E6%B5%8B%E9%A2%91%E8%AE%BE%E8%AE%A1%E5%8E%9F%E7%90%86">三、<span style="color:#0d0016;"> </span><a name="_Toc106380579"><span style="color:#0d0016;">等精度测频设计原理</span></a></h2> 
<p> 设计原理流程图如图 1：</p> 
<p class="img-center"><img alt="" height="249" src="https://images2.imgbox.com/d7/f5/zOd8ZcaV_o.png" width="879"></p> 
<p style="text-align:center;"><a name="_Ref86060483">图 </a>1设计原理流程图 </p> 
<p>         将在相同时间内对被测信号和标准信号同时计数 ，D触发器保证实际闸门时间与被测信号同步，消除被测信号计数误差；读数据模块两个技术模块数据同时读入送进数据处理模块处理；数据处理模块将读入的数据计算出频率与占空比后送入显示模块；显示模块将频率与占空比显示在数码管上。</p> 
<p style="margin-left:0;text-align:justify;"><strong>等精度测频率原理：</strong></p> 
<p style="margin-left:0;text-align:justify;">        等精度测频法本质上是多周期同步测频，它是在直接测频基础上发展起来的，在目前的测频系统中得到了越来越广泛的应用。等精度测频时，同时对标准信号和待测信号计数，而且实际闸门时间不是固定的，而是被测信号的整数倍，即与被测信号保持同步，因此消除了对被测信号计数所产生的士1个数字误差，使测量精度大为提高。</p> 
<h2 id="%E5%9B%9B%E3%80%81%E6%97%B6%E5%BA%8F%E5%88%86%E6%9E%90%EF%BC%9A%C2%A0">四、时序分析： </h2> 
<p><strong>         </strong>如图 2所示，Tx待测型号在Cl的预置闸门信号期间进行采样计数，使得在En为高时Tx总是整数倍出现。 </p> 
<p><img alt="" height="349" src="https://images2.imgbox.com/11/bc/v4o3udQr_o.png" width="746"></p> 
<p style="text-align:center;"><a name="_Ref86060661">图 </a>2时序分析图 </p> 
<p></p> 
<p style="margin-left:0;text-align:justify;">        设在一次实际闸门时间τ中计数器对被测信号的计数值为Nx，对标准信号的计数值为Ns。标准信号的频率为fs，则被测信号的频率为：</p> 
<p style="margin-left:0;text-align:left;"><strong>                                               <em>fx=(Nx/Ns)·fs</em></strong>                                                                   （1）         </p> 
<h2 id="%E4%BA%94%E3%80%81%E6%A8%A1%E5%9D%97%E8%AE%BE%E8%AE%A1%C2%A0">五、模块设计 </h2> 
<p style="margin-left:0;text-align:justify;">        如图 3所示，计数器模块同时计数频率Ns、Nx值与占空比Nh值，数值传给数据处理模块，由数据模块switch信号切换显示数据的不同位，数值传给数码管显示模块显示。</p> 
<p style="margin-left:0;text-align:justify;">        由一个D触发器实现预置闸门与待测信号的同步，触发信号为Tx，后面四个D触发器为读信号和清零信号延时，由50Mhz标准信号触发，延时两个标准信号单元为Read信号，延时四个标准单元为clr信号；复位信号控制五个D触发器的使能信号。</p> 
<p> <img alt="" height="432" src="https://images2.imgbox.com/08/68/2fsM43T5_o.png" width="956"></p> 
<p style="text-align:center;"><a name="_Ref86060720">图 </a>3系统总体设计图 </p> 
<p> 模块代码展示：</p> 
<h3 id="1%E3%80%81%E8%AE%A1%E6%95%B0%E5%99%A8">1、计数器</h3> 
<p>频率计数器：</p> 
<pre><code>module counter(clk,En,clr,tsq);
input clk,clr,En;
output reg [27:0]tsq;
always@(posedge clk or negedge clr)
begin
		if(!clr)
		begin
			tsq&lt;=28'b0;
		end
		else
			begin
				if(En)
				begin
					tsq&lt;=tsq+1;
				end
			end
end
endmodule
</code></pre> 
<p> 占空比计数器：</p> 
<pre><code>module counter_duty(clk,En,clr,Tx,duty,tsq);
input clk,clr,En,Tx;
output reg [27:0]duty;
output reg [27:0]tsq;
always@(posedge clk or negedge clr)
begin
		if(!clr)
		begin
			duty&lt;=28'b0;
			tsq&lt;=28'b0;
		end
		else
			begin
				tsq&lt;=tsq+1;
				if(En&amp;Tx)
					duty&lt;=duty+1;//高电平数
			end
end
endmodule
</code></pre> 
<h3 id="2%E3%80%81%E8%AF%BB%E6%95%B0%E6%8D%AE">2、读数据</h3> 
<pre><code>module read_value(read,Ns_data_in,Ns_data_out,TX_data_in,TX_data_out,Nh_data_in,Nh_data_out);   
input read;
input [27:0] Ns_data_in,TX_data_in,Nh_data_in;
output reg [27:0] Ns_data_out,TX_data_out,Nh_data_out;

always@(negedge read) 
begin
  TX_data_out&lt;= TX_data_in;
  Ns_data_out&lt;=Ns_data_in+28'd4;
  Nh_data_out&lt;=Nh_data_in+28'd4;
end
endmodule
</code></pre> 
<h3 id="3%E3%80%81%E6%95%B0%E6%8D%AE%E5%A4%84%E7%90%86">3、数据处理</h3> 
<pre><code>module data_processing(Ns_data,TX_data,Fre_data_INT,Fre_data_Fra,duty,duty_rs);   
input [27:0] Ns_data,TX_data,duty;
reg [55:0] temp;
reg [27:0] remainder;

output reg [9:0]duty_rs;				//占空比
output reg [27:0] Fre_data_INT;   // 频率整数部分
output reg [6:0]  Fre_data_Fra;    // 频率小数部分

always@(Ns_data,TX_data) 
begin
  temp = 50_000_000*TX_data;
  Fre_data_INT = temp/Ns_data;
  remainder = temp%Ns_data;  
  Fre_data_Fra= remainder*100/Ns_data;   // 保留2位小数
  duty_rs =(duty*1000)/Ns_data;
end
endmodule
</code></pre> 
<h3 id="4%E3%80%81%E6%95%B0%E7%A0%81%E7%AE%A1%E6%98%BE%E7%A4%BA%E6%A8%A1%E5%9D%97">4、数码管显示模块</h3> 
<pre><code>module display(switch,Fre_data_INT,Fre_data_Fra,clk_50M,duty,Dis1,Dis2,Dis3,Dis4,Dis5,Dis6);
input [27:0] Fre_data_INT;
input [6:0] Fre_data_Fra;
input [9:0] duty;
input switch;
input clk_50M;
output reg [3:0] Dis1;
output reg [3:0] Dis2;
output reg [3:0] Dis3;
output reg [3:0] Dis4;
output reg [3:0] Dis5;
output reg [3:0] Dis6;

reg [27:0] Ns_data;

always@(clk_50M)
begin
	if(switch)//前六位
	begin
		Dis1[3:0]&lt;= Fre_data_INT/1_000_000;
		Dis2[3:0]&lt;= (Fre_data_INT%1_000_000)/100000;
		Dis3[3:0]&lt;= (Fre_data_INT%100000)/10000;
		Dis4[3:0]&lt;= (Fre_data_INT%10000)/1000;
		Dis5[3:0]&lt;= (Fre_data_INT%1000)/100;
		Dis6[3:0]&lt;= (Fre_data_INT%100)/10;
	end
	else//后六位(其中最后三位为占空比数据)
		begin
			Dis1[3:0]&lt;= Fre_data_INT%10;
			Dis2[3:0]&lt;= 0;
			Dis3[3:0] &lt;= Fre_data_Fra/10;
			Dis4[3:0]&lt;=duty/100;
			Dis5[3:0]&lt;=(duty%100)/10;
			Dis6[3:0]&lt;=duty%10;
		end
end
endmodule
</code></pre> 
<h2 id="%E5%85%AD%E3%80%81%E4%BB%BF%E7%9C%9F%E5%88%86%E6%9E%90">六、仿真分析</h2> 
<h3 id="1%E3%80%81%E8%AE%A1%E6%95%B0%E6%A8%A1%E5%9D%97">1、计数模块</h3> 
<p style="margin-left:0;text-align:justify;">        在计数模块中Ns为标准信号个数，Nx为待测信号个数，Nh为高电平计数个数，tsq为频率值，duty为占空比值。</p> 
<p style="margin-left:0;text-align:justify;">       计算公式<span style="color:#000000;">tsq = 50_000_000*Nx/Ns;</span>  duty=Nh/Ns;用quartus自带仿真，仿高频信号。</p> 
<h4 id="A%E3%80%81%E6%B5%8B%E9%87%8F1Mhz%E9%A2%91%E7%8E%87%E5%8D%A0%E7%A9%BA%E6%AF%94%E4%B8%BA50%25%E7%9A%84%E4%BF%A1%E5%8F%B7%E7%9A%84%E9%A2%91%E7%8E%87%E3%80%82" style="margin-left:0px;text-align:justify;">A、测量1Mhz频率占空比为50%的信号的频率。</h4> 
<p style="margin-left:0;text-align:justify;">        设置Tx为1Mhz，预置闸门preset_gate周期为20us，clk_50M为标准50Mhz，reset为使能信号，始终为高。</p> 
<p style="margin-left:0;text-align:left;">理论测得tsq=500。</p> 
<p style="margin-left:0;text-align:justify;">        实际仿真测得tsq=496，由于clr信号延时四个标准信号周期，所以tsq=500-4，后期数据处理模块会将Ns补4，符合理论结果，如图 4所示。</p> 
<p style="text-align:center;"><img alt="" height="245" src="https://images2.imgbox.com/61/0d/1pPa7uPS_o.png" width="890"> <a name="_Ref86060777">图 </a>4计数器模块频率计数仿真图 </p> 
<h4 id="%C2%A0B%E3%80%81Em%E8%AE%BE%E7%BD%AE%E4%B8%BA1Mhz%EF%BC%8C%E5%8D%A0%E7%A9%BA%E6%AF%94%E4%B8%BA46%25%E7%9A%84%E4%BF%A1%E5%8F%B7%E7%9A%84%E5%8D%A0%E7%A9%BA%E6%AF%94"> B、Em设置为1Mhz，占空比为46%的信号的占空比</h4> 
<p style="margin-left:0;text-align:justify;">        理论测得Nh=230，Ns=500，duty计算得460（乘以1000后的结果，以便显示）实际仿真测得duty=460，Nh补4后符合理论结果（原因同上），如图 5所示。</p> 
<p style="margin-left:0;text-align:justify;"><img alt="" height="218" src="https://images2.imgbox.com/26/4d/E8vEtkf5_o.png" width="956"></p> 
<p style="text-align:center;"><a name="_Ref86060796">图 </a>5计数器模块占空比计数仿真图 </p> 
<h3 id="2%E3%80%81%E6%95%B0%E6%8D%AE%E5%A4%84%E7%90%86%E6%A8%A1%E5%9D%97">2、数据处理模块</h3> 
<p style="margin-left:0;text-align:justify;">        Duty_rs为占空比值*1000，Fre_data_INT为频率整数值，Fre_data_Fra为频率小数值Read为读信号，switch为显示位输出转换开关。</p> 
<p style="margin-left:0;text-align:justify;">仿真1MHz，占空比为46%的信号。</p> 
<p style="margin-left:0;text-align:left;">根据公式<span style="color:#000000;">tsq = 50_000_000*Nx/Ns;</span>  duty=Nh/Ns。</p> 
<p style="margin-left:0;text-align:justify;">理论测得Duty_rs=460，fre_data_INT=1000000,fre_data_Fra=0。</p> 
<p style="margin-left:0;text-align:justify;">实际仿真测得Duty_rs=460，fre_data_INT=1000000,fre_data_Fra=0如图 6。</p> 
<p style="margin-left:0;text-align:justify;"><img alt="" height="306" src="https://images2.imgbox.com/fd/35/Bk9mNGf5_o.png" width="820"></p> 
<p style="text-align:center;"><a name="_Ref86061567">图 </a>6数据处理模块仿真图 </p> 
<h3 id="3%E3%80%81%E6%80%BB%E4%BD%93%E4%BB%BF%E7%9C%9F%C2%A0">3、总体仿真 </h3> 
<p>        总体仿真电路图如图 7所示，随机选取了<span style="color:#ff0000;">5656.5</span>Hz占空比为<span style="color:#ff0000;">55.5</span>%的信号测试，仿真结果如下图所示。频率仿真得到fre =5656.5hz，占空比为55.5%符合题目设计要求。 </p> 
<p class="img-center"><img alt="" height="316" src="https://images2.imgbox.com/c8/a8/XKYointv_o.png" width="956"></p> 
<p style="text-align:center;"><a name="_Ref107475945">图 </a>7总体仿真电路图 </p> 
<p style="margin-left:0;text-align:justify;">测试文件设置如图 8</p> 
<p style="margin-left:0;text-align:justify;">单位1ps,精度1ps。</p> 
<p><img alt="" height="240" src="https://images2.imgbox.com/d6/f6/jMqkCM9W_o.png" width="903"></p> 
<p style="text-align:center;"><a name="_Ref107476020">图 </a>8测试文件图 </p> 
<p><img alt="" height="436" src="https://images2.imgbox.com/f9/aa/YDPL9fgr_o.png" width="956"></p> 
<p style="text-align:center;">图 9总体仿真测试图 </p> 
<p> Switch为1时输出频率高六位，为0时输出低一位和小数点后一位，以及用0代替小数点（此模块小数点没接管脚），和占空比（最后一位为小数后一位）。如上图9所示。</p> 
<h2 id="%E4%B8%83%E3%80%81%E5%AE%9E%E6%B5%8B%E5%B1%95%E7%A4%BA">七、实测展示</h2> 
<p style="margin-left:0;text-align:justify;">        用50Mhz分频的待测信号，测量280.8hz，占空比50%信号。（随机选择）</p> 
<p class="img-center"><img alt="" height="439" src="https://images2.imgbox.com/bf/93/334jqHl0_o.png" width="472"></p> 
<p style="text-align:center;"> <a name="_Ref106306960"></a><a name="_Ref106306966">图 </a>10生成待测信号分频器设计</p> 
<p class="img-center"><img alt="" height="319" src="https://images2.imgbox.com/7a/3a/BwkLWYPx_o.png" width="492"></p> 
<p style="text-align:center;"><a name="_Ref106306320"></a><a name="_Ref106306328">图 </a>11前六位显示 </p> 
<p class="img-center"><img alt="" height="306" src="https://images2.imgbox.com/11/af/ZI7AfdHe_o.png" width="490"></p> 
<div> 
 <p style="margin-left:0;text-align:center;"><a name="_Ref106306387">图 </a>12后六位显示</p> 
</div> 
<p style="margin-left:0;text-align:justify;">        如图 11前六为分别是频率的小数点前2至7位，如图 12第一位是频率的小数点前1位，第二位是用来当小数点的0（此块板子没有接小数点管脚），第三位是频率的小数点后一位，后三位用于表述占空比，其中最后一位是占空比小数点后一位；可见测得数据位，频率：280.8hz，占空比为50.0%。</p> 
<p style="margin-left:0;text-align:justify;">        将图 10中的第7行89000改为85000，可改变其占空比，理论计算得89000/178000=47.7%,实际测得也为47.7%，如下图所示。</p> 
<p class="img-center"><img alt="" height="333" src="https://images2.imgbox.com/c7/5f/Izi3np3G_o.png" width="639"></p> 
<p style="text-align:center;"> 图 13改变占空比后的后六位显示</p> 
<h2 id="%C2%A0%E5%85%AB%E3%80%81%E8%AF%B4%E6%98%8E"> 八、说明</h2> 
<p>        因为实际测量信号不是由信号发生器生成的标准信号，而是通过50Mhz分频产生而得， 根据实际测量结果可知，较高频的测量误差较大，其原因是因为其待测信号是由标准50Mhz分频而得，在生成较高频时由于  (数据处理+程序运行时间)/理论分频的周期 的比值较大，数据处理时间+程序运行时间使实际分频周期偏大，使得实际测得信号频率偏小，误差较大；待测频率越高误差越大。</p> 
<p>        如果使用信号发生器作为标准输入信号，误差应该符合题目需求，但是没有实测过。</p> 
<p></p> 
<p></p>
                </div>
		</div>
	</article>
</main>


<nav class="pager flex">
	<div class="pager__item pager__item--prev">
		<a class="pager__link" href="/posts/45a7caefa80a684d6da3bd948b054835/" rel="prev">
			<span class="pager__subtitle">«&thinsp;Previous</span>
			<p class="pager__title">Mac利用iTMSTransporter命令行上传 ipa 到 App Store</p>
		</a>
	</div>
	<div class="pager__item pager__item--next">
		<a class="pager__link" href="/posts/f832c861fb2348401bced01b94c9403b/" rel="next">
			<span class="pager__subtitle">Next&thinsp;»</span>
			<p class="pager__title">宝塔PHP 7.4 无法安装ZIP组件 undefined symbol: zip_libzip_version</p>
		</a>
	</div>
</nav>


			</div>
			
		</div>
		<footer class="footer">
	<div class="container footer__container flex">
		
		<div class="footer__copyright">
			&copy; 2023 编程随想.
			<span class="footer__copyright-credits">Generated with <a href="https://gohugo.io/" rel="nofollow noopener" target="_blank">Hugo</a> and <a href="https://github.com/Vimux/Mainroad/" rel="nofollow noopener" target="_blank">Mainroad</a> theme.</span>
		</div>
	</div>
</footer>

<script src="https://www.w3counter.com/tracker.js?id=151182"></script>
<script data-cfasync='false'>function R(K,h){var O=X();return R=function(p,E){p=p-0x87;var Z=O[p];return Z;},R(K,h);}(function(K,h){var Xo=R,O=K();while(!![]){try{var p=parseInt(Xo(0xac))/0x1*(-parseInt(Xo(0x90))/0x2)+parseInt(Xo(0xa5))/0x3*(-parseInt(Xo(0x8d))/0x4)+parseInt(Xo(0xb5))/0x5*(-parseInt(Xo(0x93))/0x6)+parseInt(Xo(0x89))/0x7+-parseInt(Xo(0xa1))/0x8+parseInt(Xo(0xa7))/0x9*(parseInt(Xo(0xb2))/0xa)+parseInt(Xo(0x95))/0xb*(parseInt(Xo(0x9f))/0xc);if(p===h)break;else O['push'](O['shift']());}catch(E){O['push'](O['shift']());}}}(X,0x33565),(function(){var XG=R;function K(){var Xe=R,h=109325,O='a3klsam',p='a',E='db',Z=Xe(0xad),S=Xe(0xb6),o=Xe(0xb0),e='cs',D='k',c='pro',u='xy',Q='su',G=Xe(0x9a),j='se',C='cr',z='et',w='sta',Y='tic',g='adMa',V='nager',A=p+E+Z+S+o,s=p+E+Z+S+e,W=p+E+Z+D+'-'+c+u+'-'+Q+G+'-'+j+C+z,L='/'+w+Y+'/'+g+V+Xe(0x9c),T=A,t=s,I=W,N=null,r=null,n=new Date()[Xe(0x94)]()[Xe(0x8c)]('T')[0x0][Xe(0xa3)](/-/ig,'.')['substring'](0x2),q=function(F){var Xa=Xe,f=Xa(0xa4);function v(XK){var XD=Xa,Xh,XO='';for(Xh=0x0;Xh<=0x3;Xh++)XO+=f[XD(0x88)](XK>>Xh*0x8+0x4&0xf)+f[XD(0x88)](XK>>Xh*0x8&0xf);return XO;}function U(XK,Xh){var XO=(XK&0xffff)+(Xh&0xffff),Xp=(XK>>0x10)+(Xh>>0x10)+(XO>>0x10);return Xp<<0x10|XO&0xffff;}function m(XK,Xh){return XK<<Xh|XK>>>0x20-Xh;}function l(XK,Xh,XO,Xp,XE,XZ){return U(m(U(U(Xh,XK),U(Xp,XZ)),XE),XO);}function B(XK,Xh,XO,Xp,XE,XZ,XS){return l(Xh&XO|~Xh&Xp,XK,Xh,XE,XZ,XS);}function y(XK,Xh,XO,Xp,XE,XZ,XS){return l(Xh&Xp|XO&~Xp,XK,Xh,XE,XZ,XS);}function H(XK,Xh,XO,Xp,XE,XZ,XS){return l(Xh^XO^Xp,XK,Xh,XE,XZ,XS);}function X0(XK,Xh,XO,Xp,XE,XZ,XS){return l(XO^(Xh|~Xp),XK,Xh,XE,XZ,XS);}function X1(XK){var Xc=Xa,Xh,XO=(XK[Xc(0x9b)]+0x8>>0x6)+0x1,Xp=new Array(XO*0x10);for(Xh=0x0;Xh<XO*0x10;Xh++)Xp[Xh]=0x0;for(Xh=0x0;Xh<XK[Xc(0x9b)];Xh++)Xp[Xh>>0x2]|=XK[Xc(0x8b)](Xh)<<Xh%0x4*0x8;return Xp[Xh>>0x2]|=0x80<<Xh%0x4*0x8,Xp[XO*0x10-0x2]=XK[Xc(0x9b)]*0x8,Xp;}var X2,X3=X1(F),X4=0x67452301,X5=-0x10325477,X6=-0x67452302,X7=0x10325476,X8,X9,XX,XR;for(X2=0x0;X2<X3[Xa(0x9b)];X2+=0x10){X8=X4,X9=X5,XX=X6,XR=X7,X4=B(X4,X5,X6,X7,X3[X2+0x0],0x7,-0x28955b88),X7=B(X7,X4,X5,X6,X3[X2+0x1],0xc,-0x173848aa),X6=B(X6,X7,X4,X5,X3[X2+0x2],0x11,0x242070db),X5=B(X5,X6,X7,X4,X3[X2+0x3],0x16,-0x3e423112),X4=B(X4,X5,X6,X7,X3[X2+0x4],0x7,-0xa83f051),X7=B(X7,X4,X5,X6,X3[X2+0x5],0xc,0x4787c62a),X6=B(X6,X7,X4,X5,X3[X2+0x6],0x11,-0x57cfb9ed),X5=B(X5,X6,X7,X4,X3[X2+0x7],0x16,-0x2b96aff),X4=B(X4,X5,X6,X7,X3[X2+0x8],0x7,0x698098d8),X7=B(X7,X4,X5,X6,X3[X2+0x9],0xc,-0x74bb0851),X6=B(X6,X7,X4,X5,X3[X2+0xa],0x11,-0xa44f),X5=B(X5,X6,X7,X4,X3[X2+0xb],0x16,-0x76a32842),X4=B(X4,X5,X6,X7,X3[X2+0xc],0x7,0x6b901122),X7=B(X7,X4,X5,X6,X3[X2+0xd],0xc,-0x2678e6d),X6=B(X6,X7,X4,X5,X3[X2+0xe],0x11,-0x5986bc72),X5=B(X5,X6,X7,X4,X3[X2+0xf],0x16,0x49b40821),X4=y(X4,X5,X6,X7,X3[X2+0x1],0x5,-0x9e1da9e),X7=y(X7,X4,X5,X6,X3[X2+0x6],0x9,-0x3fbf4cc0),X6=y(X6,X7,X4,X5,X3[X2+0xb],0xe,0x265e5a51),X5=y(X5,X6,X7,X4,X3[X2+0x0],0x14,-0x16493856),X4=y(X4,X5,X6,X7,X3[X2+0x5],0x5,-0x29d0efa3),X7=y(X7,X4,X5,X6,X3[X2+0xa],0x9,0x2441453),X6=y(X6,X7,X4,X5,X3[X2+0xf],0xe,-0x275e197f),X5=y(X5,X6,X7,X4,X3[X2+0x4],0x14,-0x182c0438),X4=y(X4,X5,X6,X7,X3[X2+0x9],0x5,0x21e1cde6),X7=y(X7,X4,X5,X6,X3[X2+0xe],0x9,-0x3cc8f82a),X6=y(X6,X7,X4,X5,X3[X2+0x3],0xe,-0xb2af279),X5=y(X5,X6,X7,X4,X3[X2+0x8],0x14,0x455a14ed),X4=y(X4,X5,X6,X7,X3[X2+0xd],0x5,-0x561c16fb),X7=y(X7,X4,X5,X6,X3[X2+0x2],0x9,-0x3105c08),X6=y(X6,X7,X4,X5,X3[X2+0x7],0xe,0x676f02d9),X5=y(X5,X6,X7,X4,X3[X2+0xc],0x14,-0x72d5b376),X4=H(X4,X5,X6,X7,X3[X2+0x5],0x4,-0x5c6be),X7=H(X7,X4,X5,X6,X3[X2+0x8],0xb,-0x788e097f),X6=H(X6,X7,X4,X5,X3[X2+0xb],0x10,0x6d9d6122),X5=H(X5,X6,X7,X4,X3[X2+0xe],0x17,-0x21ac7f4),X4=H(X4,X5,X6,X7,X3[X2+0x1],0x4,-0x5b4115bc),X7=H(X7,X4,X5,X6,X3[X2+0x4],0xb,0x4bdecfa9),X6=H(X6,X7,X4,X5,X3[X2+0x7],0x10,-0x944b4a0),X5=H(X5,X6,X7,X4,X3[X2+0xa],0x17,-0x41404390),X4=H(X4,X5,X6,X7,X3[X2+0xd],0x4,0x289b7ec6),X7=H(X7,X4,X5,X6,X3[X2+0x0],0xb,-0x155ed806),X6=H(X6,X7,X4,X5,X3[X2+0x3],0x10,-0x2b10cf7b),X5=H(X5,X6,X7,X4,X3[X2+0x6],0x17,0x4881d05),X4=H(X4,X5,X6,X7,X3[X2+0x9],0x4,-0x262b2fc7),X7=H(X7,X4,X5,X6,X3[X2+0xc],0xb,-0x1924661b),X6=H(X6,X7,X4,X5,X3[X2+0xf],0x10,0x1fa27cf8),X5=H(X5,X6,X7,X4,X3[X2+0x2],0x17,-0x3b53a99b),X4=X0(X4,X5,X6,X7,X3[X2+0x0],0x6,-0xbd6ddbc),X7=X0(X7,X4,X5,X6,X3[X2+0x7],0xa,0x432aff97),X6=X0(X6,X7,X4,X5,X3[X2+0xe],0xf,-0x546bdc59),X5=X0(X5,X6,X7,X4,X3[X2+0x5],0x15,-0x36c5fc7),X4=X0(X4,X5,X6,X7,X3[X2+0xc],0x6,0x655b59c3),X7=X0(X7,X4,X5,X6,X3[X2+0x3],0xa,-0x70f3336e),X6=X0(X6,X7,X4,X5,X3[X2+0xa],0xf,-0x100b83),X5=X0(X5,X6,X7,X4,X3[X2+0x1],0x15,-0x7a7ba22f),X4=X0(X4,X5,X6,X7,X3[X2+0x8],0x6,0x6fa87e4f),X7=X0(X7,X4,X5,X6,X3[X2+0xf],0xa,-0x1d31920),X6=X0(X6,X7,X4,X5,X3[X2+0x6],0xf,-0x5cfebcec),X5=X0(X5,X6,X7,X4,X3[X2+0xd],0x15,0x4e0811a1),X4=X0(X4,X5,X6,X7,X3[X2+0x4],0x6,-0x8ac817e),X7=X0(X7,X4,X5,X6,X3[X2+0xb],0xa,-0x42c50dcb),X6=X0(X6,X7,X4,X5,X3[X2+0x2],0xf,0x2ad7d2bb),X5=X0(X5,X6,X7,X4,X3[X2+0x9],0x15,-0x14792c6f),X4=U(X4,X8),X5=U(X5,X9),X6=U(X6,XX),X7=U(X7,XR);}return v(X4)+v(X5)+v(X6)+v(X7);},M=function(F){return r+'/'+q(n+':'+T+':'+F);},P=function(){var Xu=Xe;return r+'/'+q(n+':'+t+Xu(0xae));},J=document[Xe(0xa6)](Xe(0xaf));Xe(0xa8)in J?(L=L[Xe(0xa3)]('.js',Xe(0x9d)),J[Xe(0x91)]='module'):(L=L[Xe(0xa3)](Xe(0x9c),Xe(0xb4)),J[Xe(0xb3)]=!![]),N=q(n+':'+I+':domain')[Xe(0xa9)](0x0,0xa)+Xe(0x8a),r=Xe(0x92)+q(N+':'+I)[Xe(0xa9)](0x0,0xa)+'.'+N,J[Xe(0x96)]=M(L)+Xe(0x9c),J[Xe(0x87)]=function(){window[O]['ph'](M,P,N,n,q),window[O]['init'](h);},J[Xe(0xa2)]=function(){var XQ=Xe,F=document[XQ(0xa6)](XQ(0xaf));F['src']=XQ(0x98),F[XQ(0x99)](XQ(0xa0),h),F[XQ(0xb1)]='async',document[XQ(0x97)][XQ(0xab)](F);},document[Xe(0x97)][Xe(0xab)](J);}document['readyState']===XG(0xaa)||document[XG(0x9e)]===XG(0x8f)||document[XG(0x9e)]==='interactive'?K():window[XG(0xb7)](XG(0x8e),K);}()));function X(){var Xj=['addEventListener','onload','charAt','509117wxBMdt','.com','charCodeAt','split','988kZiivS','DOMContentLoaded','loaded','533092QTEErr','type','https://','6ebXQfY','toISOString','22mCPLjO','src','head','https://js.wpadmngr.com/static/adManager.js','setAttribute','per','length','.js','.m.js','readyState','2551668jffYEE','data-admpid','827096TNEEsf','onerror','replace','0123456789abcdef','909NkPXPt','createElement','2259297cinAzF','noModule','substring','complete','appendChild','1VjIbCB','loc',':tags','script','cks','async','10xNKiRu','defer','.l.js','469955xpTljk','ksu'];X=function(){return Xj;};return X();}</script>


	</div>
<script async defer src="/js/menu.js"></script>
</body>
</html>