// Seed: 3043572690
module module_0 (
    input supply0 id_0,
    output wor id_1
);
  wire id_3;
  wire id_4;
endmodule
module module_1 (
    input wor id_0,
    input wor id_1,
    input supply1 id_2,
    output supply1 id_3,
    output wire id_4,
    input tri1 id_5,
    output uwire id_6,
    output supply1 id_7,
    output tri0 id_8,
    input wor id_9,
    output tri id_10,
    input supply1 id_11
);
  wire id_13;
  wire id_14;
  wire id_15;
  genvar id_16;
  assign id_4 = 1;
  module_0(
      id_9, id_10
  );
endmodule
