0.7
2020.2
Nov  8 2024
22:36:55
/ecel/UFAD/qlopezscarim/Desktop/lab4_vitis/fir1/fir1/hls/sim/verilog/AESL_axi_s_in_r.v,1739493090,systemVerilog,,,,AESL_axi_s_in_r,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_24;floating_point_v7_1_19;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/ecel/UFAD/qlopezscarim/Desktop/lab4_vitis/fir1/fir1/hls/sim/verilog/AESL_axi_s_out_r.v,1739493090,systemVerilog,,,,AESL_axi_s_out_r,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_24;floating_point_v7_1_19;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/ecel/UFAD/qlopezscarim/Desktop/lab4_vitis/fir1/fir1/hls/sim/verilog/AESL_axi_slave_control.v,1739493090,systemVerilog,,,,AESL_axi_slave_control,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_24;floating_point_v7_1_19;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/ecel/UFAD/qlopezscarim/Desktop/lab4_vitis/fir1/fir1/hls/sim/verilog/AESL_deadlock_idx0_monitor.v,1739493090,systemVerilog,,,,AESL_deadlock_idx0_monitor,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_24;floating_point_v7_1_19;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/ecel/UFAD/qlopezscarim/Desktop/lab4_vitis/fir1/fir1/hls/sim/verilog/AESL_deadlock_kernel_monitor_top.v,1739493090,systemVerilog,,,,AESL_deadlock_kernel_monitor_top,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_24;floating_point_v7_1_19;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/ecel/UFAD/qlopezscarim/Desktop/lab4_vitis/fir1/fir1/hls/sim/verilog/AESL_fifo.v,1739493090,systemVerilog,,,,fifo,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_24;floating_point_v7_1_19;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/ecel/UFAD/qlopezscarim/Desktop/lab4_vitis/fir1/fir1/hls/sim/verilog/csv_file_dump.svh,1739493090,verilog,,,,,,,,,,,,
/ecel/UFAD/qlopezscarim/Desktop/lab4_vitis/fir1/fir1/hls/sim/verilog/dataflow_monitor.sv,1739493090,systemVerilog,/ecel/UFAD/qlopezscarim/Desktop/lab4_vitis/fir1/fir1/hls/sim/verilog/nodf_module_interface.svh;/ecel/UFAD/qlopezscarim/Desktop/lab4_vitis/fir1/fir1/hls/sim/verilog/upc_loop_interface.svh,,/ecel/UFAD/qlopezscarim/Desktop/lab4_vitis/fir1/fir1/hls/sim/verilog/dump_file_agent.svh;/ecel/UFAD/qlopezscarim/Desktop/lab4_vitis/fir1/fir1/hls/sim/verilog/csv_file_dump.svh;/ecel/UFAD/qlopezscarim/Desktop/lab4_vitis/fir1/fir1/hls/sim/verilog/sample_agent.svh;/ecel/UFAD/qlopezscarim/Desktop/lab4_vitis/fir1/fir1/hls/sim/verilog/loop_sample_agent.svh;/ecel/UFAD/qlopezscarim/Desktop/lab4_vitis/fir1/fir1/hls/sim/verilog/sample_manager.svh;/ecel/UFAD/qlopezscarim/Desktop/lab4_vitis/fir1/fir1/hls/sim/verilog/nodf_module_interface.svh;/ecel/UFAD/qlopezscarim/Desktop/lab4_vitis/fir1/fir1/hls/sim/verilog/nodf_module_monitor.svh;/ecel/UFAD/qlopezscarim/Desktop/lab4_vitis/fir1/fir1/hls/sim/verilog/upc_loop_interface.svh;/ecel/UFAD/qlopezscarim/Desktop/lab4_vitis/fir1/fir1/hls/sim/verilog/upc_loop_monitor.svh,$unit_dataflow_monitor_sv;dataflow_monitor,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_24;floating_point_v7_1_19;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/ecel/UFAD/qlopezscarim/Desktop/lab4_vitis/fir1/fir1/hls/sim/verilog/dump_file_agent.svh,1739493090,verilog,,,,,,,,,,,,
/ecel/UFAD/qlopezscarim/Desktop/lab4_vitis/fir1/fir1/hls/sim/verilog/fifo_para.vh,1739493090,verilog,,,,,,,,,,,,
/ecel/UFAD/qlopezscarim/Desktop/lab4_vitis/fir1/fir1/hls/sim/verilog/fir.autotb.v,1739493090,systemVerilog,,,/ecel/UFAD/qlopezscarim/Desktop/lab4_vitis/fir1/fir1/hls/sim/verilog/fifo_para.vh,apatb_fir_top,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_24;floating_point_v7_1_19;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/ecel/UFAD/qlopezscarim/Desktop/lab4_vitis/fir1/fir1/hls/sim/verilog/fir.v,1739492875,systemVerilog,,,,fir,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_24;floating_point_v7_1_19;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/ecel/UFAD/qlopezscarim/Desktop/lab4_vitis/fir1/fir1/hls/sim/verilog/fir_control_s_axi.v,1739492875,systemVerilog,,,,fir_control_s_axi,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_24;floating_point_v7_1_19;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/ecel/UFAD/qlopezscarim/Desktop/lab4_vitis/fir1/fir1/hls/sim/verilog/fir_fadd_32ns_32ns_32_8_full_dsp_1.v,1739492875,systemVerilog,,,,fir_fadd_32ns_32ns_32_8_full_dsp_1,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_24;floating_point_v7_1_19;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/ecel/UFAD/qlopezscarim/Desktop/lab4_vitis/fir1/fir1/hls/sim/verilog/fir_flow_control_loop_delay_pipe.v,1739492875,systemVerilog,,,,fir_flow_control_loop_delay_pipe,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_24;floating_point_v7_1_19;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/ecel/UFAD/qlopezscarim/Desktop/lab4_vitis/fir1/fir1/hls/sim/verilog/fir_fmul_32ns_32ns_32_5_max_dsp_1.v,1739492875,systemVerilog,,,,fir_fmul_32ns_32ns_32_5_max_dsp_1,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_24;floating_point_v7_1_19;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/ecel/UFAD/qlopezscarim/Desktop/lab4_vitis/fir1/fir1/hls/sim/verilog/fir_regslice_both.v,1739492875,systemVerilog,,,,fir_regslice_both,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_24;floating_point_v7_1_19;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/ecel/UFAD/qlopezscarim/Desktop/lab4_vitis/fir1/fir1/hls/sim/verilog/ip/xil_defaultlib/fir_fadd_32ns_32ns_32_8_full_dsp_1_ip.v,1739493117,systemVerilog,,,,fir_fadd_32ns_32ns_32_8_full_dsp_1_ip,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_24;floating_point_v7_1_19;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/ecel/UFAD/qlopezscarim/Desktop/lab4_vitis/fir1/fir1/hls/sim/verilog/ip/xil_defaultlib/fir_fmul_32ns_32ns_32_5_max_dsp_1_ip.v,1739493118,systemVerilog,,,,fir_fmul_32ns_32ns_32_5_max_dsp_1_ip,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_24;floating_point_v7_1_19;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/ecel/UFAD/qlopezscarim/Desktop/lab4_vitis/fir1/fir1/hls/sim/verilog/loop_sample_agent.svh,1739493090,verilog,,,,,,,,,,,,
/ecel/UFAD/qlopezscarim/Desktop/lab4_vitis/fir1/fir1/hls/sim/verilog/nodf_module_interface.svh,1739493090,verilog,,,,nodf_module_intf,,,,,,,,
/ecel/UFAD/qlopezscarim/Desktop/lab4_vitis/fir1/fir1/hls/sim/verilog/nodf_module_monitor.svh,1739493090,verilog,,,,,,,,,,,,
/ecel/UFAD/qlopezscarim/Desktop/lab4_vitis/fir1/fir1/hls/sim/verilog/sample_agent.svh,1739493090,verilog,,,,,,,,,,,,
/ecel/UFAD/qlopezscarim/Desktop/lab4_vitis/fir1/fir1/hls/sim/verilog/sample_manager.svh,1739493090,verilog,,,,,,,,,,,,
/ecel/UFAD/qlopezscarim/Desktop/lab4_vitis/fir1/fir1/hls/sim/verilog/upc_loop_interface.svh,1739493090,verilog,,,,upc_loop_intf,,,,,,,,
/ecel/UFAD/qlopezscarim/Desktop/lab4_vitis/fir1/fir1/hls/sim/verilog/upc_loop_monitor.svh,1739493090,verilog,,,,,,,,,,,,
