\hypertarget{struct_l_p_t_i_m___type_def}{}\doxysection{LPTIM\+\_\+\+Type\+Def Struct Reference}
\label{struct_l_p_t_i_m___type_def}\index{LPTIM\_TypeDef@{LPTIM\_TypeDef}}


LPTIMER.  




{\ttfamily \#include $<$stm32g431xx.\+h$>$}

\doxysubsection*{Data Fields}
\begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_l_p_t_i_m___type_def_ab3c49a96815fcbee63d95e1e74f20e75}{ISR}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_l_p_t_i_m___type_def_a0a8c8230846fd8ff154b9fde8dfa0399}{ICR}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_l_p_t_i_m___type_def_a6566f8cfbd1d8aa7e8db046aa35e77db}{IER}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_l_p_t_i_m___type_def_a26f1e746ccbf9c9f67e7c60e61085ec1}{CFGR}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_l_p_t_i_m___type_def_ab40c89c59391aaa9d9a8ec011dd0907a}{CR}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_l_p_t_i_m___type_def_a12521d40371a2f123a6834c74f2b2041}{CMP}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_l_p_t_i_m___type_def_af17f19bb4aeea3cc14fa73dfa7772cb8}{ARR}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_l_p_t_i_m___type_def_a6095a27d764d06750fc0d642e08f8b2a}{CNT}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_l_p_t_i_m___type_def_a75ade4a9b3d40781fd80ce3e6589e98b}{OR}}
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
LPTIMER. 

\doxysubsection{Field Documentation}
\mbox{\Hypertarget{struct_l_p_t_i_m___type_def_af17f19bb4aeea3cc14fa73dfa7772cb8}\label{struct_l_p_t_i_m___type_def_af17f19bb4aeea3cc14fa73dfa7772cb8}} 
\index{LPTIM\_TypeDef@{LPTIM\_TypeDef}!ARR@{ARR}}
\index{ARR@{ARR}!LPTIM\_TypeDef@{LPTIM\_TypeDef}}
\doxysubsubsection{\texorpdfstring{ARR}{ARR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t ARR}

LPTIM Autoreload register, Address offset\+: 0x18 \mbox{\Hypertarget{struct_l_p_t_i_m___type_def_a26f1e746ccbf9c9f67e7c60e61085ec1}\label{struct_l_p_t_i_m___type_def_a26f1e746ccbf9c9f67e7c60e61085ec1}} 
\index{LPTIM\_TypeDef@{LPTIM\_TypeDef}!CFGR@{CFGR}}
\index{CFGR@{CFGR}!LPTIM\_TypeDef@{LPTIM\_TypeDef}}
\doxysubsubsection{\texorpdfstring{CFGR}{CFGR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t CFGR}

LPTIM Configuration register, Address offset\+: 0x0C \mbox{\Hypertarget{struct_l_p_t_i_m___type_def_a12521d40371a2f123a6834c74f2b2041}\label{struct_l_p_t_i_m___type_def_a12521d40371a2f123a6834c74f2b2041}} 
\index{LPTIM\_TypeDef@{LPTIM\_TypeDef}!CMP@{CMP}}
\index{CMP@{CMP}!LPTIM\_TypeDef@{LPTIM\_TypeDef}}
\doxysubsubsection{\texorpdfstring{CMP}{CMP}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t CMP}

LPTIM Compare register, Address offset\+: 0x14 \mbox{\Hypertarget{struct_l_p_t_i_m___type_def_a6095a27d764d06750fc0d642e08f8b2a}\label{struct_l_p_t_i_m___type_def_a6095a27d764d06750fc0d642e08f8b2a}} 
\index{LPTIM\_TypeDef@{LPTIM\_TypeDef}!CNT@{CNT}}
\index{CNT@{CNT}!LPTIM\_TypeDef@{LPTIM\_TypeDef}}
\doxysubsubsection{\texorpdfstring{CNT}{CNT}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t CNT}

LPTIM Counter register, Address offset\+: 0x1C \mbox{\Hypertarget{struct_l_p_t_i_m___type_def_ab40c89c59391aaa9d9a8ec011dd0907a}\label{struct_l_p_t_i_m___type_def_ab40c89c59391aaa9d9a8ec011dd0907a}} 
\index{LPTIM\_TypeDef@{LPTIM\_TypeDef}!CR@{CR}}
\index{CR@{CR}!LPTIM\_TypeDef@{LPTIM\_TypeDef}}
\doxysubsubsection{\texorpdfstring{CR}{CR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t CR}

LPTIM Control register, Address offset\+: 0x10 \mbox{\Hypertarget{struct_l_p_t_i_m___type_def_a0a8c8230846fd8ff154b9fde8dfa0399}\label{struct_l_p_t_i_m___type_def_a0a8c8230846fd8ff154b9fde8dfa0399}} 
\index{LPTIM\_TypeDef@{LPTIM\_TypeDef}!ICR@{ICR}}
\index{ICR@{ICR}!LPTIM\_TypeDef@{LPTIM\_TypeDef}}
\doxysubsubsection{\texorpdfstring{ICR}{ICR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t ICR}

LPTIM Interrupt Clear register, Address offset\+: 0x04 \mbox{\Hypertarget{struct_l_p_t_i_m___type_def_a6566f8cfbd1d8aa7e8db046aa35e77db}\label{struct_l_p_t_i_m___type_def_a6566f8cfbd1d8aa7e8db046aa35e77db}} 
\index{LPTIM\_TypeDef@{LPTIM\_TypeDef}!IER@{IER}}
\index{IER@{IER}!LPTIM\_TypeDef@{LPTIM\_TypeDef}}
\doxysubsubsection{\texorpdfstring{IER}{IER}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t IER}

LPTIM Interrupt Enable register, Address offset\+: 0x08 \mbox{\Hypertarget{struct_l_p_t_i_m___type_def_ab3c49a96815fcbee63d95e1e74f20e75}\label{struct_l_p_t_i_m___type_def_ab3c49a96815fcbee63d95e1e74f20e75}} 
\index{LPTIM\_TypeDef@{LPTIM\_TypeDef}!ISR@{ISR}}
\index{ISR@{ISR}!LPTIM\_TypeDef@{LPTIM\_TypeDef}}
\doxysubsubsection{\texorpdfstring{ISR}{ISR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t ISR}

LPTIM Interrupt and Status register, Address offset\+: 0x00 \mbox{\Hypertarget{struct_l_p_t_i_m___type_def_a75ade4a9b3d40781fd80ce3e6589e98b}\label{struct_l_p_t_i_m___type_def_a75ade4a9b3d40781fd80ce3e6589e98b}} 
\index{LPTIM\_TypeDef@{LPTIM\_TypeDef}!OR@{OR}}
\index{OR@{OR}!LPTIM\_TypeDef@{LPTIM\_TypeDef}}
\doxysubsubsection{\texorpdfstring{OR}{OR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t OR}

LPTIM Option register, Address offset\+: 0x20 

The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
Drivers/\+CMSIS/\+Device/\+ST/\+STM32\+G4xx/\+Include/\mbox{\hyperlink{stm32g431xx_8h}{stm32g431xx.\+h}}\end{DoxyCompactItemize}
