

================================================================
== Vitis HLS Report for 'epnp_Pipeline_VITIS_LOOP_154_1_VITIS_LOOP_156_2'
================================================================
* Date:           Tue Apr  4 19:45:27 2023

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        hls_EstimateMotion
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu50-fsvh2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  60.00 ns|  1.878 ns|    16.20 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       11|       11|  0.660 us|  0.660 us|   11|   11|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                     |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |              Loop Name              |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_154_1_VITIS_LOOP_156_2  |        9|        9|         1|          1|          1|     9|       yes|
        +-------------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+--------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT  | URAM|
+---------------------+---------+------+---------+--------+-----+
|DSP                  |        -|     -|        -|       -|    -|
|Expression           |        -|     -|        0|      73|    -|
|FIFO                 |        -|     -|        -|       -|    -|
|Instance             |        -|     -|        -|       -|    -|
|Memory               |        -|     -|        -|       -|    -|
|Multiplexer          |        -|     -|        -|      91|    -|
|Register             |        -|     -|       10|       -|    -|
+---------------------+---------+------+---------+--------+-----+
|Total                |        0|     0|       10|     164|    0|
+---------------------+---------+------+---------+--------+-----+
|Available SLR        |     1344|  2976|   871680|  435840|  320|
+---------------------+---------+------+---------+--------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+
|Available            |     2688|  5952|  1743360|  871680|  640|
+---------------------+---------+------+---------+--------+-----+
|Utilization (%)      |        0|     0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------+----------+----+---+----+------------+------------+
    |       Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------+----------+----+---+----+------------+------------+
    |add_ln154_1_fu_101_p2     |         +|   0|  0|  12|           4|           1|
    |add_ln154_fu_113_p2       |         +|   0|  0|   9|           2|           1|
    |add_ln156_fu_185_p2       |         +|   0|  0|   9|           2|           1|
    |add_ln161_fu_168_p2       |         +|   0|  0|   7|           4|           4|
    |sub_ln161_fu_158_p2       |         -|   0|  0|   7|           4|           4|
    |icmp_ln154_fu_95_p2       |      icmp|   0|  0|   9|           4|           4|
    |icmp_ln156_fu_119_p2      |      icmp|   0|  0|   8|           2|           2|
    |icmp_ln158_fu_179_p2      |      icmp|   0|  0|   8|           2|           2|
    |select_ln154_1_fu_133_p3  |    select|   0|  0|   2|           1|           2|
    |select_ln154_fu_125_p3    |    select|   0|  0|   2|           1|           1|
    +--------------------------+----------+----+---+----+------------+------------+
    |Total                     |          |   0|  0|  73|          26|          22|
    +--------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------------+----+-----------+-----+-----------+
    |                  Name                  | LUT| Input Size| Bits| Total Bits|
    +----------------------------------------+----+-----------+-----+-----------+
    |CC_inv_address0                         |  14|          3|    4|         12|
    |CC_inv_d0                               |  14|          3|   32|         96|
    |ap_done_int                             |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_26_load              |   9|          2|    2|          4|
    |ap_sig_allocacmp_indvar_flatten37_load  |   9|          2|    4|          8|
    |ap_sig_allocacmp_j_load                 |   9|          2|    2|          4|
    |i_26_fu_46                              |   9|          2|    2|          4|
    |indvar_flatten37_fu_50                  |   9|          2|    4|          8|
    |j_fu_42                                 |   9|          2|    2|          4|
    +----------------------------------------+----+-----------+-----+-----------+
    |Total                                   |  91|         20|   53|        142|
    +----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------+---+----+-----+-----------+
    |          Name          | FF| LUT| Bits| Const Bits|
    +------------------------+---+----+-----+-----------+
    |ap_CS_fsm               |  1|   0|    1|          0|
    |ap_done_reg             |  1|   0|    1|          0|
    |i_26_fu_46              |  2|   0|    2|          0|
    |indvar_flatten37_fu_50  |  4|   0|    4|          0|
    |j_fu_42                 |  2|   0|    2|          0|
    +------------------------+---+----+-----+-----------+
    |Total                   | 10|   0|   10|          0|
    +------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------+-----+-----+------------+-------------------------------------------------+--------------+
|    RTL Ports    | Dir | Bits|  Protocol  |                  Source Object                  |    C Type    |
+-----------------+-----+-----+------------+-------------------------------------------------+--------------+
|ap_clk           |   in|    1|  ap_ctrl_hs|  epnp_Pipeline_VITIS_LOOP_154_1_VITIS_LOOP_156_2|  return value|
|ap_rst           |   in|    1|  ap_ctrl_hs|  epnp_Pipeline_VITIS_LOOP_154_1_VITIS_LOOP_156_2|  return value|
|ap_start         |   in|    1|  ap_ctrl_hs|  epnp_Pipeline_VITIS_LOOP_154_1_VITIS_LOOP_156_2|  return value|
|ap_done          |  out|    1|  ap_ctrl_hs|  epnp_Pipeline_VITIS_LOOP_154_1_VITIS_LOOP_156_2|  return value|
|ap_idle          |  out|    1|  ap_ctrl_hs|  epnp_Pipeline_VITIS_LOOP_154_1_VITIS_LOOP_156_2|  return value|
|ap_ready         |  out|    1|  ap_ctrl_hs|  epnp_Pipeline_VITIS_LOOP_154_1_VITIS_LOOP_156_2|  return value|
|CC_inv_address0  |  out|    4|   ap_memory|                                           CC_inv|         array|
|CC_inv_ce0       |  out|    1|   ap_memory|                                           CC_inv|         array|
|CC_inv_we0       |  out|    1|   ap_memory|                                           CC_inv|         array|
|CC_inv_d0        |  out|   32|   ap_memory|                                           CC_inv|         array|
+-----------------+-----+-----+------------+-------------------------------------------------+--------------+

