Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2015.2 (lin64) Build 1266856 Fri Jun 26 16:35:25 MDT 2015
| Date             : Sun Apr  8 06:11:33 2018
| Host             : cristopher running 64-bit Ubuntu 16.04.1 LTS
| Command          : report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb
| Design           : design_1_wrapper
| Device           : xc7z020clg484-1
| Design State     : Routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
-------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+-------+
| Total On-Chip Power (W)  | 1.698 |
| Dynamic (W)              | 1.539 |
| Device Static (W)        | 0.159 |
| Effective TJA (C/W)      | 11.5  |
| Max Ambient (C)          | 65.4  |
| Junction Temperature (C) | 44.6  |
| Confidence Level         | Low   |
| Setting File             | ---   |
| Simulation Activity File | ---   |
| Design Nets Matched      | NA    |
+--------------------------+-------+


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.003 |        3 |       --- |             --- |
| Slice Logic              |     0.002 |     1100 |       --- |             --- |
|   LUT as Logic           |     0.001 |      363 |     53200 |            0.68 |
|   LUT as Distributed RAM |    <0.001 |      124 |     17400 |            0.71 |
|   CARRY4                 |    <0.001 |        9 |     13300 |            0.07 |
|   Register               |    <0.001 |      286 |    106400 |            0.27 |
|   F7/F8 Muxes            |    <0.001 |       24 |     53200 |            0.05 |
|   BUFG                   |    <0.001 |        1 |        32 |            3.13 |
|   Others                 |     0.000 |      218 |       --- |             --- |
| Signals                  |     0.002 |      668 |       --- |             --- |
| I/O                      |     0.003 |       14 |       200 |            7.00 |
| PS7                      |     1.530 |        1 |       --- |             --- |
| Static Power             |     0.159 |          |           |                 |
| Total                    |     1.698 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.021 |       0.006 |      0.015 |
| Vccaux    |       1.800 |     0.021 |       0.000 |      0.021 |
| Vcco33    |       3.300 |     0.002 |       0.001 |      0.001 |
| Vcco25    |       2.500 |     0.001 |       0.000 |      0.001 |
| Vcco18    |       1.800 |     0.001 |       0.000 |      0.001 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.001 |       0.000 |      0.001 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| MGTVccaux |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccpint   |       1.000 |     0.748 |       0.718 |      0.030 |
| Vccpaux   |       1.800 |     0.062 |       0.051 |      0.010 |
| Vccpll    |       1.800 |     0.017 |       0.014 |      0.003 |
| Vcco_ddr  |       1.500 |     0.459 |       0.457 |      0.002 |
| Vcco_mio0 |       3.300 |     0.003 |       0.002 |      0.001 |
| Vcco_mio1 |       1.800 |     0.003 |       0.002 |      0.001 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                             |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                                    |
| Clock nodes activity        | Medium     | More than 5% of clocks are missing user specification  | Provide missing clock activity with a constraint file, simulation results or by editing the "By Clock Domain" view |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view           |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views         |
| Device models               | High       | Device models are Production                           |                                                                                                                    |
|                             |            |                                                        |                                                                                                                    |
| Overall confidence level    | Low        |                                                        |                                                                                                                    |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+------------------------+
| Ambient Temp (C)      | 25.0                   |
| ThetaJA (C/W)         | 11.5                   |
| Airflow (LFM)         | 250                    |
| Heat Sink             | none                   |
| ThetaSA (C/W)         | 0.0                    |
| Board Selection       | medium (10"x10")       |
| # of Board Layers     | 8to11 (8 to 11 Layers) |
| Board Temperature (C) | 25.0                   |
+-----------------------+------------------------+


2.2 Clock Constraints
---------------------

+------------+-------------------------------------------------------------+-----------------+
| Clock      | Domain                                                      | Constraint (ns) |
+------------+-------------------------------------------------------------+-----------------+
| clk_fpga_0 | design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0] |            10.0 |
+------------+-------------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+------------------------------------------------------+-----------+
| Name                                                 | Power (W) |
+------------------------------------------------------+-----------+
| design_1_wrapper                                     |     1.539 |
|   design_1_i                                         |     1.536 |
|     axi_interconnect_0                               |     0.002 |
|       s00_couplers                                   |     0.002 |
|         auto_pc                                      |     0.002 |
|           inst                                       |     0.002 |
|             gen_axi4_axi3.axi3_conv_inst             |     0.002 |
|               USE_READ.USE_SPLIT_R.read_addr_inst    |    <0.001 |
|                 USE_R_CHANNEL.cmd_queue              |    <0.001 |
|                   inst                               |    <0.001 |
|                     fifo_gen_inst                    |    <0.001 |
|                       inst_fifo_gen                  |    <0.001 |
|                         gconvfifo.rf                 |    <0.001 |
|                           grf.rf                     |    <0.001 |
|                             gntv_or_sync_fifo.gl0.rd |    <0.001 |
|                               gr1.rfwft              |    <0.001 |
|                               grss.rsts              |    <0.001 |
|                               rpntr                  |    <0.001 |
|                             gntv_or_sync_fifo.gl0.wr |    <0.001 |
|                               gwss.wsts              |    <0.001 |
|                               wpntr                  |    <0.001 |
|                             rstblk                   |    <0.001 |
|               USE_WRITE.USE_SPLIT_W.write_resp_inst  |    <0.001 |
|               USE_WRITE.write_addr_inst              |     0.001 |
|                 USE_BURSTS.cmd_queue                 |    <0.001 |
|                   inst                               |    <0.001 |
|                     fifo_gen_inst                    |    <0.001 |
|                       inst_fifo_gen                  |    <0.001 |
|                         gconvfifo.rf                 |    <0.001 |
|                           grf.rf                     |    <0.001 |
|                             gntv_or_sync_fifo.gl0.rd |    <0.001 |
|                               gr1.rfwft              |    <0.001 |
|                               grss.rsts              |    <0.001 |
|                               rpntr                  |    <0.001 |
|                             gntv_or_sync_fifo.gl0.wr |    <0.001 |
|                               gwss.wsts              |    <0.001 |
|                               wpntr                  |    <0.001 |
|                             gntv_or_sync_fifo.mem    |    <0.001 |
|                               gdm.dm                 |    <0.001 |
|                                 RAM_reg_0_31_0_5     |    <0.001 |
|                                 RAM_reg_0_31_6_8     |    <0.001 |
|                             rstblk                   |    <0.001 |
|                 USE_B_CHANNEL.cmd_b_queue            |    <0.001 |
|                   inst                               |    <0.001 |
|                     fifo_gen_inst                    |    <0.001 |
|                       inst_fifo_gen                  |    <0.001 |
|                         gconvfifo.rf                 |    <0.001 |
|                           grf.rf                     |    <0.001 |
|                             gntv_or_sync_fifo.gl0.rd |    <0.001 |
|                               gr1.rfwft              |    <0.001 |
|                               grss.rsts              |    <0.001 |
|                               rpntr                  |    <0.001 |
|                             gntv_or_sync_fifo.gl0.wr |    <0.001 |
|                               gwss.wsts              |    <0.001 |
|                               wpntr                  |    <0.001 |
|                             gntv_or_sync_fifo.mem    |    <0.001 |
|                               gdm.dm                 |    <0.001 |
|                                 RAM_reg_0_31_0_4     |    <0.001 |
|                             rstblk                   |    <0.001 |
|               USE_WRITE.write_data_inst              |    <0.001 |
|     axi_memory_0                                     |    <0.001 |
|       inst                                           |    <0.001 |
|     debug_fifo_0                                     |     0.003 |
|       inst                                           |     0.003 |
|         buffer_reg_0_127_0_0                         |    <0.001 |
|         buffer_reg_0_127_1_1                         |    <0.001 |
|         buffer_reg_0_127_2_2                         |    <0.001 |
|         buffer_reg_0_127_3_3                         |    <0.001 |
|         buffer_reg_0_127_4_4                         |    <0.001 |
|         buffer_reg_0_127_5_5                         |    <0.001 |
|         buffer_reg_128_255_0_0                       |    <0.001 |
|         buffer_reg_128_255_1_1                       |    <0.001 |
|         buffer_reg_128_255_2_2                       |    <0.001 |
|         buffer_reg_128_255_3_3                       |    <0.001 |
|         buffer_reg_128_255_4_4                       |    <0.001 |
|         buffer_reg_128_255_5_5                       |    <0.001 |
|         buffer_reg_r2_0_63_0_2                       |    <0.001 |
|         buffer_reg_r2_0_63_3_5                       |    <0.001 |
|         buffer_reg_r2_128_191_0_2                    |    <0.001 |
|         buffer_reg_r2_128_191_3_5                    |    <0.001 |
|         buffer_reg_r2_192_255_0_2                    |    <0.001 |
|         buffer_reg_r2_192_255_3_5                    |    <0.001 |
|         buffer_reg_r2_64_127_0_2                     |    <0.001 |
|         buffer_reg_r2_64_127_3_5                     |    <0.001 |
|         buffer_reg_r3_0_63_0_2                       |    <0.001 |
|         buffer_reg_r3_0_63_3_5                       |    <0.001 |
|         buffer_reg_r3_128_191_0_2                    |    <0.001 |
|         buffer_reg_r3_128_191_3_5                    |    <0.001 |
|         buffer_reg_r3_192_255_0_2                    |    <0.001 |
|         buffer_reg_r3_192_255_3_5                    |    <0.001 |
|         buffer_reg_r3_64_127_0_2                     |    <0.001 |
|         buffer_reg_r3_64_127_3_5                     |    <0.001 |
|     processing_system7_0                             |     1.530 |
|       inst                                           |     1.530 |
|     read_spi_0                                       |     0.001 |
|       inst                                           |     0.001 |
|         read_spi_v1_0_Read_from_SPI_inst             |    <0.001 |
|         read_spi_v1_0_Write_to_RAM_inst              |    <0.001 |
+------------------------------------------------------+-----------+


