// Seed: 566854616
module module_0 ();
  logic [-1 : -1] id_1;
  assign id_1 = -1 >> {-1{id_1}};
  assign module_1.id_0 = 0;
  logic id_2;
  ;
  assign id_2 = id_2;
endmodule
module module_1 #(
    parameter id_6 = 32'd78
) (
    input tri0 id_0,
    input wor id_1,
    output uwire id_2,
    input tri id_3,
    input wor id_4,
    input wor id_5,
    input uwire _id_6,
    input tri1 id_7,
    output supply1 id_8
);
  assign id_8 = id_4;
  logic [-1 : id_6] id_10 = 1;
  module_0 modCall_1 ();
  wire id_11;
  ;
  always disable id_12;
endmodule
