# //  ModelSim SE-64 2020.1 Jan 28 2020 Linux 4.18.0-513.18.1.el8_9.x86_64
# //
# //  Copyright 1991-2020 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim SE-64 and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
vsim work.fir_cmplx_tb
# vsim work.fir_cmplx_tb 
# Start time: 05:16:26 on Mar 03,2024
# ** Note: (vsim-3812) Design is being optimized...
# Loading sv_std.std
# Loading work.fir_cmplx_sv_unit(fast)
# Loading work.fir_cmplx_tb(fast)
add wave -position insertpoint sim:/fir_cmplx_tb/dut/*
# ** UI-Msg: (vish-4014) No objects found matching '/fir_cmplx_tb/dut/*'.
add wave -position insertpoint sim:/fir_cmplx_tb/dut/i_in_fifo/*
# ** UI-Msg: (vish-4014) No objects found matching '/fir_cmplx_tb/dut/i_in_fifo/*'.
add wave -position insertpoint sim:/fir_cmplx_tb/dut/q_in_fifo/*
# ** UI-Msg: (vish-4014) No objects found matching '/fir_cmplx_tb/dut/q_in_fifo/*'.
add wave -position insertpoint sim:/fir_cmplx_tb/dut/fir_cmplx_inst/*
# ** UI-Msg: (vish-4014) No objects found matching '/fir_cmplx_tb/dut/fir_cmplx_inst/*'.
run -all
# @ 20: Loading file ../data/read_iq.txt...
# @ 30: Beginning simulation...
# @ 30: Comparing file ../data/fir_complx_n.txt...
# @ 23065: Simulation completed.
# Total simulation cycle count: 2303
# Total error count: 0
# ** Note: $finish    : /home/pgn7690/CE387/project/FMRadioFPGA/sv/testbench/fir_cmplx_tb.sv(77)
#    Time: 23065 ns  Iteration: 2  Instance: /fir_cmplx_tb
# 1
# Break at /home/pgn7690/CE387/project/FMRadioFPGA/sv/testbench/fir_cmplx_tb.sv line 77
quit -sim
# End time: 05:18:00 on Mar 03,2024, Elapsed time: 0:01:34
# Errors: 0, Warnings: 0
vsim work.fir_cmplx_tb -voptargs=+acc
# vsim work.fir_cmplx_tb -voptargs="+acc" 
# Start time: 05:18:14 on Mar 03,2024
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading sv_std.std
# Loading work.fir_cmplx_tb(fast)
# Loading work.fir_cmplx_top(fast)
# Loading work.fifo(fast)
# Loading work.fir_cmplx_sv_unit(fast)
# Loading work.fir_cmplx(fast)
add wave -position insertpoint sim:/fir_cmplx_tb/dut/*
add wave -position insertpoint sim:/fir_cmplx_tb/dut/i_in_fifo/*
add wave -position insertpoint sim:/fir_cmplx_tb/dut/q_in_fifo/*
add wave -position insertpoint sim:/fir_cmplx_tb/dut/fir_cmplx_inst/*
run -all
# @ 20: Loading file ../data/read_iq.txt...
# @ 30: Beginning simulation...
# @ 30: Comparing file ../data/fir_complx_n.txt...
# @ 23065: Simulation completed.
# Total simulation cycle count: 2303
# Total error count: 0
# ** Note: $finish    : /home/pgn7690/CE387/project/FMRadioFPGA/sv/testbench/fir_cmplx_tb.sv(77)
#    Time: 23065 ns  Iteration: 2  Instance: /fir_cmplx_tb
# 1
# Break in NamedBeginStat tb_process at /home/pgn7690/CE387/project/FMRadioFPGA/sv/testbench/fir_cmplx_tb.sv line 77
# End time: 05:18:46 on Mar 03,2024, Elapsed time: 0:00:32
# Errors: 0, Warnings: 0
