function FileData_Pairs(x)
{
x.t("excellent","option");
x.t("supports","block");
x.t("supports","implementation");
x.t("registers","fifo");
x.t("available","logical");
x.t("available","system");
x.t("hardware","details");
x.t("hardware","given");
x.t("hardware","resources");
x.t("fpga","block");
x.t("fpga","slices");
x.t("abstraction","easily");
x.t("implement","lut-based");
x.t("implement","memory");
x.t("anywhere","throughout");
x.t("full","full");
x.t("full","flag");
x.t("full","to.5");
x.t("full",".25");
x.t("create","efficient");
x.t("table","called");
x.t("srl16","smaller");
x.t("tree","following");
x.t("doing","subtract");
x.t("instructions","open");
x.t("instructions","lab");
x.t("minimized","slightly");
x.t("don\u2019t","need");
x.t("flag","depending");
x.t("tables","fpga");
x.t("uses","dedicated");
x.t("uses","lookup");
x.t("depths","don\u2019t");
x.t("depths","64k");
x.t("until","full");
x.t("until","fifo");
x.t("statement","used");
x.t("support","initialization");
x.t("register","structure");
x.t("provided","system");
x.t("auread","wavread");
x.t("basic","idea");
x.t("processor's","memory");
x.t("open","lab");
x.t("vector","matlab");
x.t("vector","matches");
x.t("vector","including");
x.t("calls","xilinx");
x.t("compiler","create");
x.t("/sysgen/examples/getting_started_training/lab6/","lab");
x.t("xilinx","rom");
x.t("xilinx","memory");
x.t("xilinx","fpgas");
x.t("getting","started");
x.t("offer","high");
x.t("offer","two");
x.t("distinct","memory");
x.t("details","specific");
x.t("block","supports");
x.t("block","implement");
x.t("block","depths");
x.t("block","ram");
x.t("block","rams");
x.t("block","delay");
x.t("block","lab");
x.t("block","maps");
x.t("block","used");
x.t("block","system");
x.t("block","distributed");
x.t("block","fifo");
x.t("1xn","vector");
x.t("command","signal");
x.t("file","reading");
x.t("need","concerned");
x.t("initialization","signal");
x.t("flags","supported");
x.t("due","fixed");
x.t("initialized","1xn");
x.t("initialized","matlab");
x.t("results","1xn");
x.t("bits","zero");
x.t("bits","delay");
x.t("bits","less");
x.t("bits","system");
x.t("simple","abstraction");
x.t("ram","excellent");
x.t("ram","uses");
x.t("ram","xilinx");
x.t("ram","block");
x.t("ram","initialized");
x.t("ram","provides");
x.t("ram","matlab");
x.t("ram","implementations");
x.t("ram","rom");
x.t("ram","blocks");
x.t("ram","located");
x.t("ram","implementation");
x.t("ram","structure");
x.t("ram","distributed");
x.t("ram","unsigned");
x.t("high","performance");
x.t("built","slice");
x.t("processor","basic");
x.t("arcsin","using");
x.t("incur","slightly");
x.t("shared-memory","blocks");
x.t("operation","arcsin");
x.t("performance","due");
x.t("performance","achieved");
x.t("virtex","block");
x.t("to.5","two");
x.t("enables","shared-memory");
x.t("rams","offer");
x.t("rams","roms");
x.t("initializing","rams");
x.t("highly-efficient","shift");
x.t("custom","logic");
x.t("subtract","slices");
x.t("provides","simple");
x.t("provides","single-");
x.t("provides","efficient");
x.t("parameters","bit");
x.t("block-","distributed");
x.t("zero","until");
x.t("matlab","statement");
x.t("matlab","command");
x.t("matlab","used");
x.t("implementations","depths");
x.t("lut-based","operation");
x.t("rom","block");
x.t("rom","blocks");
x.t("address","space");
x.t("address","port");
x.t("trig","math");
x.t("pathname","ise_design_suite_tree");
x.t("started","lesson");
x.t("empty","full");
x.t("allow","memories");
x.t("three","output");
x.t("width","specification");
x.t("small","fifos");
x.t("concerned","hardware");
x.t("functions","inputs");
x.t("blocks","support");
x.t("blocks","provided");
x.t("blocks","initialized");
x.t("blocks","rom");
x.t("blocks","system");
x.t("commands","imread");
x.t("supported","empty");
x.t("supported","three");
x.t("supported","distributed");
x.t("logic","processor");
x.t("logic","easily");
x.t("logical","operations");
x.t("fifos","initializing");
x.t("delay","block");
x.t("mapped","processor's");
x.t("options","available");
x.t("options","block");
x.t("fixed","location");
x.t("smaller","using");
x.t("space","system");
x.t("signal","connected");
x.t("design","open");
x.t("design","located");
x.t("represents","area-efficient");
x.t("may","incur");
x.t("idea","allow");
x.t("software","tree");
x.t("initial","value");
x.t(".75","shared");
x.t("dedicated","on-");
x.t("area-efficient","ram");
x.t("connected","address");
x.t("slightly","larger");
x.t("slightly","higher");
x.t("located","anywhere");
x.t("located","system");
x.t("memory","doing");
x.t("memory","compiler");
x.t("memory","block");
x.t("memory","address");
x.t("memory","options");
x.t("memory","structure");
x.t("throughout","chip");
x.t("option","small");
x.t("matches","depth");
x.t("given","parameters");
x.t("on-","chip");
x.t("imread","auread");
x.t("wavread","load");
x.t("less","lab");
x.t("lesson","using");
x.t("dual-port","ram");
x.t("synchronize","dataflow");
x.t("value","vector");
x.t(".25",".75");
x.t("implementation","block");
x.t("implementation","trig");
x.t("implementation","options");
x.t("implementation","either");
x.t("delays","minimized");
x.t("delays","distributed");
x.t("specific","virtex");
x.t("dataflow","fpga");
x.t("depending","bit");
x.t("generator","calls");
x.t("generator","block");
x.t("generator","ram");
x.t("generator","enables");
x.t("generator","provides");
x.t("generator","rom");
x.t("generator","software");
x.t("exercise","using");
x.t("location","chip");
x.t("larger","routing");
x.t("depth","ram");
x.t("output","flags");
x.t("quantized","bits");
x.t("ise_design_suite_tree","/sysgen/examples/getting_started_training/lab6/");
x.t("single-","dual-port");
x.t("bit","zero");
x.t("bit","width");
x.t("bit","widths");
x.t("shared","memory");
x.t("lab","instructions");
x.t("lab","design");
x.t("lab","exercise");
x.t("lab","learn");
x.t("routing","delays");
x.t("slice","lookup");
x.t("roms","ram");
x.t("64k","supported");
x.t("efficient","memory");
x.t("efficient","implementation");
x.t("structure","hardware");
x.t("structure","built");
x.t("structure","single-");
x.t("port","ram");
x.t("port","unsigned");
x.t("maps","highly-efficient");
x.t("called","srl16");
x.t("specification","bit");
x.t("two","distinct");
x.t("two","bits");
x.t("slices","available");
x.t("slices","implement");
x.t("fractional","bits");
x.t("easily","mapped");
x.t("easily","adding");
x.t("used","results");
x.t("used","initial");
x.t("used","synchronize");
x.t("system","generator");
x.t("either","block-");
x.t("following","pathname");
x.t("using","registers");
x.t("using","block");
x.t("using","memories");
x.t("lookup","table");
x.t("lookup","tables");
x.t("distributed","ram");
x.t("adding","custom");
x.t("chip","hardware");
x.t("chip","may");
x.t("chip","routing");
x.t("operations","distributed");
x.t("load","system");
x.t("fifo","full");
x.t("fifo","block");
x.t("memories","getting");
x.t("memories","block");
x.t("memories","custom");
x.t("memories","lesson");
x.t("memories","lab");
x.t("fpgas","offer");
x.t("achieved","distributed");
x.t("including","file");
x.t("unsigned","fractional");
x.t("reading","commands");
x.t("shift","register");
x.t("learn","xilinx");
x.t("math","functions");
x.t("resources","represents");
x.t("higher","performance");
x.t("widths","depths");
x.t("inputs","quantized");
}
