/* Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition */
JedecChain;
	FileRevision(JESD32A);
	DefaultMfr(6E);

	P ActionCode(Cfg)
		Device PartName(10M50DAF484) Path("C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820-ES3/verilog/") File("DE10_Lite_Computer.pof") MfrSpec(OpMask(1) Child_OpMask(2 1 1));

ChainEnd;

AlteraBegin;
	ChainType(JTAG);
AlteraEnd;
