<?xml version="1.0" encoding="UTF-8"?>
<GenRun Id="synth_1" LaunchPart="xc7a100tftg256-2" LaunchTime="1701191309">
  <File Type="VDS-TIMING-PB" Name="CW305_designstart_top_timing_summary_synth.pb"/>
  <File Type="VDS-TIMINGSUMMARY" Name="CW305_designstart_top_timing_summary_synth.rpt"/>
  <File Type="RDS-DCP" Name="CW305_designstart_top.dcp"/>
  <File Type="RDS-UTIL-PB" Name="CW305_designstart_top_utilization_synth.pb"/>
  <File Type="RDS-UTIL" Name="CW305_designstart_top_utilization_synth.rpt"/>
  <File Type="RDS-PROPCONSTRS" Name="CW305_designstart_top_drc_synth.rpt"/>
  <File Type="RDS-RDS" Name="CW305_designstart_top.vds"/>
  <File Type="REPORTS-TCL" Name="CW305_designstart_top_reports.tcl"/>
  <File Type="PA-TCL" Name="CW305_designstart_top.tcl"/>
  <FileSet Name="sources" Type="DesignSrcs" RelSrcDir="$PSRCDIR/sources_1">
    <Filter Type="Srcs"/>
    <File Path="$PSRCDIR/sources_1/ip/clk_wiz_0/clk_wiz_0.xci">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../arm_softcore/AT426-r0p1-00rel0-1/AT426-BU-98000-r0p1-00rel0/hardware/CW305_DesignStart/project_1/project_1.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci"/>
        <Attr Name="ImportTime" Val="1701184332"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/bd/block_diagram/m3_for_arty_a7.bd">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../arm_softcore/AT426-r0p1-00rel0-1/AT426-BU-98000-r0p1-00rel0/hardware/m3_for_arty_a7/block_diagram/m3_for_arty_a7.bd"/>
        <Attr Name="ImportTime" Val="1561546691"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/hardware/clk_select.v">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../hardware/clk_select.v"/>
        <Attr Name="ImportTime" Val="1700070790"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/hardware/cw305_usb_reg_fe.v">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../hardware/cw305_usb_reg_fe.v"/>
        <Attr Name="ImportTime" Val="1700070790"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/hardware/defines.v">
      <FileInfo SFType="VHeader">
        <Attr Name="ImportPath" Val="$PPRDIR/../../hardware/defines.v"/>
        <Attr Name="ImportTime" Val="1700070790"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/hardware/reg_main.v">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../hardware/reg_main.v"/>
        <Attr Name="ImportTime" Val="1700070790"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/hardware/CW305_designstart_top.v">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../hardware/CW305_designstart_top.v"/>
        <Attr Name="ImportTime" Val="1700070790"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/m3_for_arty_a7/m3_for_arty_a7/bram_a7.hex">
      <FileInfo SFType="MIF">
        <Attr Name="ImportPath" Val="$PPRDIR/../../../arm_softcore/AT426-r0p1-00rel0-1/AT426-BU-98000-r0p1-00rel0/hardware/m3_for_arty_a7/m3_for_arty_a7/bram_a7.hex"/>
        <Attr Name="ImportTime" Val="1561546691"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <Config>
      <Option Name="DesignMode" Val="RTL"/>
      <Option Name="TopModule" Val="CW305_designstart_top"/>
    </Config>
  </FileSet>
  <FileSet Name="constrs_in" Type="Constrs" RelSrcDir="$PSRCDIR/constrs_1">
    <Filter Type="Constrs"/>
    <File Path="$PSRCDIR/constrs_1/imports/constraints/CW305_designstart.xdc">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../constraints/CW305_designstart.xdc"/>
        <Attr Name="ImportTime" Val="1700070790"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
      </FileInfo>
    </File>
    <Config>
      <Option Name="ConstrsType" Val="XDC"/>
    </Config>
  </FileSet>
  <FileSet Name="utils" Type="Utils" RelSrcDir="$PSRCDIR/utils_1">
    <Filter Type="Utils"/>
    <Config>
      <Option Name="TopAutoSet" Val="TRUE"/>
    </Config>
  </FileSet>
  <Strategy Version="1" Minor="2">
    <StratHandle Name="Flow_PerfOptimized_high" Flow="Vivado Synthesis 2018">
      <Desc>Higher performance designs, resource sharing is turned off, the global fanout guide is set to a lower number, FSM extraction forced to one-hot, LUT combining is disabled, equivalent registers are preserved, SRL are inferred  with a larger threshold</Desc>
    </StratHandle>
    <Step Id="synth_design">
      <Option Id="KeepEquivalentRegisters">1</Option>
      <Option Id="FsmExtraction">1</Option>
      <Option Id="NoCombineLuts">1</Option>
      <Option Id="RepFanoutThreshold">400</Option>
      <Option Id="ResourceSharing">2</Option>
      <Option Id="ShregMinSize">5</Option>
    </Step>
  </Strategy>
</GenRun>
