

================================================================
== Vitis HLS Report for 'matrix_vector_product_with_bias_second_layer_1'
================================================================
* Date:           Wed Jul  9 03:32:56 2025

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        BACKPROP
* Solution:       solution0 (Vivado IP Flow Target)
* Product family: virtexuplusHBM
* Target device:  xcu50-fsvh2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  8.00 ns|  5.217 ns|     2.16 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    41411|    41411|  0.331 ms|  0.331 ms|  41411|  41411|       no|
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        +--------------------------------------------+---------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                            |                                 |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |                  Instance                  |              Module             |   min   |   max   |    min   |    max   | min | max |   Type  |
        +--------------------------------------------+---------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_add_bias_to_activations_clone_1_fu_115  |add_bias_to_activations_clone_1  |      321|      321|  2.568 us|  2.568 us|  321|  321|       no|
        +--------------------------------------------+---------------------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        +---------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                                         |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |                        Loop Name                        |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- matrix_vector_product_with_bias_second_layer_loop1     |    41088|    41088|       642|          -|          -|    64|        no|
        | + matrix_vector_product_with_bias_second_layer_loop1_1  |      640|      640|        10|          -|          -|    64|        no|
        +---------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 13
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 13 3 
3 --> 4 2 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 3 
13 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.38>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [data/benchmarks/backprop/backprop.c:76]   --->   Operation 14 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %biases2, void @empty_8, i32 0, i32 0, void @empty_42, i32 4294967295, i32 0, void @empty_42, void @empty_42, void @empty_42, i32 0, i32 0, i32 0, i32 0, void @empty_42, void @empty_42, i32 4294967295, i32 0"   --->   Operation 15 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %weights2, void @empty_8, i32 0, i32 0, void @empty_42, i32 4294967295, i32 0, void @empty_42, void @empty_42, void @empty_42, i32 0, i32 0, i32 0, i32 0, void @empty_42, void @empty_42, i32 4294967295, i32 0"   --->   Operation 16 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specpipeline_ln47 = specpipeline void @_ssdm_op_SpecPipeline, i32 0, i32 0, i32 1, i32 0, void @empty_42" [/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_directives/backprop.tcl:47]   --->   Operation 17 'specpipeline' 'specpipeline_ln47' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.38ns)   --->   "%store_ln76 = store i7 0, i7 %i" [data/benchmarks/backprop/backprop.c:76]   --->   Operation 18 'store' 'store_ln76' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%br_ln78 = br void %matrix_vector_product_with_bias_second_layer_loop1_1" [data/benchmarks/backprop/backprop.c:78]   --->   Operation 19 'br' 'br_ln78' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 0.70>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%i_27 = load i7 %i"   --->   Operation 20 'load' 'i_27' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.70ns)   --->   "%icmp_ln78 = icmp_eq  i7 %i_27, i7 64" [data/benchmarks/backprop/backprop.c:78]   --->   Operation 21 'icmp' 'icmp_ln78' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 22 [1/1] (0.70ns)   --->   "%add_ln78 = add i7 %i_27, i7 1" [data/benchmarks/backprop/backprop.c:78]   --->   Operation 22 'add' 'add_ln78' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%br_ln78 = br i1 %icmp_ln78, void %matrix_vector_product_with_bias_second_layer_loop1_1.split, void %for.end14" [data/benchmarks/backprop/backprop.c:78]   --->   Operation 23 'br' 'br_ln78' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%zext_ln78 = zext i7 %i_27" [data/benchmarks/backprop/backprop.c:78]   --->   Operation 24 'zext' 'zext_ln78' <Predicate = (!icmp_ln78)> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%speclooptripcount_ln79 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64" [data/benchmarks/backprop/backprop.c:79]   --->   Operation 25 'speclooptripcount' 'speclooptripcount_ln79' <Predicate = (!icmp_ln78)> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%specloopname_ln86 = specloopname void @_ssdm_op_SpecLoopName, void @empty_12" [data/benchmarks/backprop/backprop.c:86]   --->   Operation 26 'specloopname' 'specloopname_ln86' <Predicate = (!icmp_ln78)> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%activations_addr = getelementptr i64 %activations, i64 0, i64 %zext_ln78" [data/benchmarks/backprop/backprop.c:80]   --->   Operation 27 'getelementptr' 'activations_addr' <Predicate = (!icmp_ln78)> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%empty = trunc i7 %i_27"   --->   Operation 28 'trunc' 'empty' <Predicate = (!icmp_ln78)> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%tmp_9 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i6.i6, i6 %empty, i6 0"   --->   Operation 29 'bitconcatenate' 'tmp_9' <Predicate = (!icmp_ln78)> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.38ns)   --->   "%br_ln82 = br void %for.inc" [data/benchmarks/backprop/backprop.c:82]   --->   Operation 30 'br' 'br_ln82' <Predicate = (!icmp_ln78)> <Delay = 0.38>
ST_2 : Operation 31 [2/2] (0.00ns)   --->   "%call_ln87 = call void @add_bias_to_activations.clone.1, i64 %biases2, i64 %activations" [data/benchmarks/backprop/backprop.c:87]   --->   Operation 31 'call' 'call_ln87' <Predicate = (icmp_ln78)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 2.39>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%j = phi i7 %add_ln82, void %for.inc.split, i7 0, void %matrix_vector_product_with_bias_second_layer_loop1_1.split" [data/benchmarks/backprop/backprop.c:82]   --->   Operation 32 'phi' 'j' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%add113 = phi i64 %add, void %for.inc.split, i64 0, void %matrix_vector_product_with_bias_second_layer_loop1_1.split" [data/benchmarks/backprop/backprop.c:84]   --->   Operation 33 'phi' 'add113' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 34 [1/1] (0.70ns)   --->   "%icmp_ln82 = icmp_eq  i7 %j, i7 64" [data/benchmarks/backprop/backprop.c:82]   --->   Operation 34 'icmp' 'icmp_ln82' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 35 [1/1] (0.70ns)   --->   "%add_ln82 = add i7 %j, i7 1" [data/benchmarks/backprop/backprop.c:82]   --->   Operation 35 'add' 'add_ln82' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%br_ln82 = br i1 %icmp_ln82, void %for.inc.split, void %for.inc12" [data/benchmarks/backprop/backprop.c:82]   --->   Operation 36 'br' 'br_ln82' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%zext_ln82_1 = zext i7 %j" [data/benchmarks/backprop/backprop.c:82]   --->   Operation 37 'zext' 'zext_ln82_1' <Predicate = (!icmp_ln82)> <Delay = 0.00>
ST_3 : Operation 38 [1/1] (0.74ns)   --->   "%add_ln84 = add i12 %zext_ln82_1, i12 %tmp_9" [data/benchmarks/backprop/backprop.c:84]   --->   Operation 38 'add' 'add_ln84' <Predicate = (!icmp_ln82)> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%zext_ln84 = zext i12 %add_ln84" [data/benchmarks/backprop/backprop.c:84]   --->   Operation 39 'zext' 'zext_ln84' <Predicate = (!icmp_ln82)> <Delay = 0.00>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%weights2_addr = getelementptr i64 %weights2, i64 0, i64 %zext_ln84" [data/benchmarks/backprop/backprop.c:84]   --->   Operation 40 'getelementptr' 'weights2_addr' <Predicate = (!icmp_ln82)> <Delay = 0.00>
ST_3 : Operation 41 [2/2] (1.64ns)   --->   "%weights2_load = load i12 %weights2_addr" [data/benchmarks/backprop/backprop.c:84]   --->   Operation 41 'load' 'weights2_load' <Predicate = (!icmp_ln82)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_3 : Operation 42 [1/1] (0.71ns)   --->   "%store_ln84 = store i64 %add113, i6 %activations_addr" [data/benchmarks/backprop/backprop.c:84]   --->   Operation 42 'store' 'store_ln84' <Predicate = (icmp_ln82)> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_3 : Operation 43 [1/1] (0.38ns)   --->   "%store_ln76 = store i7 %add_ln78, i7 %i" [data/benchmarks/backprop/backprop.c:76]   --->   Operation 43 'store' 'store_ln76' <Predicate = (icmp_ln82)> <Delay = 0.38>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "%br_ln78 = br void %matrix_vector_product_with_bias_second_layer_loop1_1" [data/benchmarks/backprop/backprop.c:78]   --->   Operation 44 'br' 'br_ln78' <Predicate = (icmp_ln82)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 1.64>
ST_4 : Operation 45 [1/1] (0.00ns)   --->   "%zext_ln82 = zext i7 %j" [data/benchmarks/backprop/backprop.c:82]   --->   Operation 45 'zext' 'zext_ln82' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 46 [1/2] (1.64ns)   --->   "%weights2_load = load i12 %weights2_addr" [data/benchmarks/backprop/backprop.c:84]   --->   Operation 46 'load' 'weights2_load' <Predicate = true> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_4 : Operation 47 [1/1] (0.00ns)   --->   "%input_activations_addr = getelementptr i64 %input_activations, i64 0, i64 %zext_ln82" [data/benchmarks/backprop/backprop.c:84]   --->   Operation 47 'getelementptr' 'input_activations_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 48 [2/2] (0.71ns)   --->   "%input_activations_load = load i6 %input_activations_addr" [data/benchmarks/backprop/backprop.c:84]   --->   Operation 48 'load' 'input_activations_load' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>

State 5 <SV = 4> <Delay = 5.21>
ST_5 : Operation 49 [1/1] (0.00ns)   --->   "%bitcast_ln84 = bitcast i64 %weights2_load" [data/benchmarks/backprop/backprop.c:84]   --->   Operation 49 'bitcast' 'bitcast_ln84' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 50 [1/2] (0.71ns)   --->   "%input_activations_load = load i6 %input_activations_addr" [data/benchmarks/backprop/backprop.c:84]   --->   Operation 50 'load' 'input_activations_load' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_5 : Operation 51 [4/4] (4.50ns)   --->   "%mul8 = dmul i64 %bitcast_ln84, i64 %input_activations_load" [data/benchmarks/backprop/backprop.c:84]   --->   Operation 51 'dmul' 'mul8' <Predicate = true> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 4.50>
ST_6 : Operation 52 [3/4] (4.50ns)   --->   "%mul8 = dmul i64 %bitcast_ln84, i64 %input_activations_load" [data/benchmarks/backprop/backprop.c:84]   --->   Operation 52 'dmul' 'mul8' <Predicate = true> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 4.50>
ST_7 : Operation 53 [2/4] (4.50ns)   --->   "%mul8 = dmul i64 %bitcast_ln84, i64 %input_activations_load" [data/benchmarks/backprop/backprop.c:84]   --->   Operation 53 'dmul' 'mul8' <Predicate = true> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 4.50>
ST_8 : Operation 54 [1/4] (4.50ns)   --->   "%mul8 = dmul i64 %bitcast_ln84, i64 %input_activations_load" [data/benchmarks/backprop/backprop.c:84]   --->   Operation 54 'dmul' 'mul8' <Predicate = true> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 4.33>
ST_9 : Operation 55 [4/4] (4.33ns)   --->   "%add = dadd i64 %add113, i64 %mul8" [data/benchmarks/backprop/backprop.c:84]   --->   Operation 55 'dadd' 'add' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 4.33>
ST_10 : Operation 56 [3/4] (4.33ns)   --->   "%add = dadd i64 %add113, i64 %mul8" [data/benchmarks/backprop/backprop.c:84]   --->   Operation 56 'dadd' 'add' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 4.33>
ST_11 : Operation 57 [2/4] (4.33ns)   --->   "%add = dadd i64 %add113, i64 %mul8" [data/benchmarks/backprop/backprop.c:84]   --->   Operation 57 'dadd' 'add' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 4.33>
ST_12 : Operation 58 [1/1] (0.00ns)   --->   "%speclooptripcount_ln83 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64" [data/benchmarks/backprop/backprop.c:83]   --->   Operation 58 'speclooptripcount' 'speclooptripcount_ln83' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 59 [1/1] (0.00ns)   --->   "%specloopname_ln85 = specloopname void @_ssdm_op_SpecLoopName, void @empty_11" [data/benchmarks/backprop/backprop.c:85]   --->   Operation 59 'specloopname' 'specloopname_ln85' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 60 [1/4] (4.33ns)   --->   "%add = dadd i64 %add113, i64 %mul8" [data/benchmarks/backprop/backprop.c:84]   --->   Operation 60 'dadd' 'add' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 61 [1/1] (0.00ns)   --->   "%br_ln82 = br void %for.inc" [data/benchmarks/backprop/backprop.c:82]   --->   Operation 61 'br' 'br_ln82' <Predicate = true> <Delay = 0.00>

State 13 <SV = 2> <Delay = 0.00>
ST_13 : Operation 62 [1/2] (0.00ns)   --->   "%call_ln87 = call void @add_bias_to_activations.clone.1, i64 %biases2, i64 %activations" [data/benchmarks/backprop/backprop.c:87]   --->   Operation 62 'call' 'call_ln87' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_13 : Operation 63 [1/1] (0.00ns)   --->   "%ret_ln88 = ret" [data/benchmarks/backprop/backprop.c:88]   --->   Operation 63 'ret' 'ret_ln88' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ biases2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ weights2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ activations]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ input_activations]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i                      (alloca           ) [ 01111111111110]
specinterface_ln0      (specinterface    ) [ 00000000000000]
specinterface_ln0      (specinterface    ) [ 00000000000000]
specpipeline_ln47      (specpipeline     ) [ 00000000000000]
store_ln76             (store            ) [ 00000000000000]
br_ln78                (br               ) [ 00000000000000]
i_27                   (load             ) [ 00000000000000]
icmp_ln78              (icmp             ) [ 00111111111110]
add_ln78               (add              ) [ 00011111111110]
br_ln78                (br               ) [ 00000000000000]
zext_ln78              (zext             ) [ 00000000000000]
speclooptripcount_ln79 (speclooptripcount) [ 00000000000000]
specloopname_ln86      (specloopname     ) [ 00000000000000]
activations_addr       (getelementptr    ) [ 00011111111110]
empty                  (trunc            ) [ 00000000000000]
tmp_9                  (bitconcatenate   ) [ 00011111111110]
br_ln82                (br               ) [ 00111111111110]
j                      (phi              ) [ 00011000000000]
add113                 (phi              ) [ 00011111111110]
icmp_ln82              (icmp             ) [ 00111111111110]
add_ln82               (add              ) [ 00111111111110]
br_ln82                (br               ) [ 00000000000000]
zext_ln82_1            (zext             ) [ 00000000000000]
add_ln84               (add              ) [ 00000000000000]
zext_ln84              (zext             ) [ 00000000000000]
weights2_addr          (getelementptr    ) [ 00001000000000]
store_ln84             (store            ) [ 00000000000000]
store_ln76             (store            ) [ 00000000000000]
br_ln78                (br               ) [ 00000000000000]
zext_ln82              (zext             ) [ 00000000000000]
weights2_load          (load             ) [ 00000100000000]
input_activations_addr (getelementptr    ) [ 00000100000000]
bitcast_ln84           (bitcast          ) [ 00000011100000]
input_activations_load (load             ) [ 00000011100000]
mul8                   (dmul             ) [ 00000000011110]
speclooptripcount_ln83 (speclooptripcount) [ 00000000000000]
specloopname_ln85      (specloopname     ) [ 00000000000000]
add                    (dadd             ) [ 00111111111110]
br_ln82                (br               ) [ 00111111111110]
call_ln87              (call             ) [ 00000000000000]
ret_ln88               (ret              ) [ 00000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="biases2">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="biases2"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="weights2">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights2"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="activations">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="activations"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="input_activations">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_activations"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_8"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_42"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_12"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i12.i6.i6"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="add_bias_to_activations.clone.1"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_11"/></StgValue>
</bind>
</comp>

<comp id="48" class="1004" name="i_fu_48">
<pin_list>
<pin id="49" dir="0" index="0" bw="1" slack="0"/>
<pin id="50" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="52" class="1004" name="activations_addr_gep_fu_52">
<pin_list>
<pin id="53" dir="0" index="0" bw="64" slack="0"/>
<pin id="54" dir="0" index="1" bw="1" slack="0"/>
<pin id="55" dir="0" index="2" bw="7" slack="0"/>
<pin id="56" dir="1" index="3" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="activations_addr/2 "/>
</bind>
</comp>

<comp id="59" class="1004" name="weights2_addr_gep_fu_59">
<pin_list>
<pin id="60" dir="0" index="0" bw="64" slack="0"/>
<pin id="61" dir="0" index="1" bw="1" slack="0"/>
<pin id="62" dir="0" index="2" bw="12" slack="0"/>
<pin id="63" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="weights2_addr/3 "/>
</bind>
</comp>

<comp id="66" class="1004" name="grp_access_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="12" slack="0"/>
<pin id="68" dir="0" index="1" bw="64" slack="2147483647"/>
<pin id="69" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="70" dir="1" index="3" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="weights2_load/3 "/>
</bind>
</comp>

<comp id="72" class="1004" name="store_ln84_access_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="6" slack="1"/>
<pin id="74" dir="0" index="1" bw="64" slack="0"/>
<pin id="75" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="76" dir="1" index="3" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln84/3 "/>
</bind>
</comp>

<comp id="77" class="1004" name="input_activations_addr_gep_fu_77">
<pin_list>
<pin id="78" dir="0" index="0" bw="64" slack="0"/>
<pin id="79" dir="0" index="1" bw="1" slack="0"/>
<pin id="80" dir="0" index="2" bw="7" slack="0"/>
<pin id="81" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_activations_addr/4 "/>
</bind>
</comp>

<comp id="84" class="1004" name="grp_access_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="6" slack="0"/>
<pin id="86" dir="0" index="1" bw="64" slack="2147483647"/>
<pin id="87" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="88" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="input_activations_load/4 "/>
</bind>
</comp>

<comp id="90" class="1005" name="j_reg_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="7" slack="1"/>
<pin id="92" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="j (phireg) "/>
</bind>
</comp>

<comp id="94" class="1004" name="j_phi_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="7" slack="0"/>
<pin id="96" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="97" dir="0" index="2" bw="1" slack="1"/>
<pin id="98" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="99" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j/3 "/>
</bind>
</comp>

<comp id="102" class="1005" name="add113_reg_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="64" slack="1"/>
<pin id="104" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="add113 (phireg) "/>
</bind>
</comp>

<comp id="106" class="1004" name="add113_phi_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="64" slack="1"/>
<pin id="108" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="109" dir="0" index="2" bw="64" slack="1"/>
<pin id="110" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="111" dir="1" index="4" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="add113/3 "/>
</bind>
</comp>

<comp id="115" class="1004" name="grp_add_bias_to_activations_clone_1_fu_115">
<pin_list>
<pin id="116" dir="0" index="0" bw="0" slack="0"/>
<pin id="117" dir="0" index="1" bw="64" slack="0"/>
<pin id="118" dir="0" index="2" bw="64" slack="0"/>
<pin id="119" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln87/2 "/>
</bind>
</comp>

<comp id="123" class="1004" name="grp_fu_123">
<pin_list>
<pin id="124" dir="0" index="0" bw="64" slack="6"/>
<pin id="125" dir="0" index="1" bw="64" slack="1"/>
<pin id="126" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="dadd(508) " fcode="dadd"/>
<opset="add/9 "/>
</bind>
</comp>

<comp id="128" class="1004" name="grp_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="64" slack="0"/>
<pin id="130" dir="0" index="1" bw="64" slack="0"/>
<pin id="131" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="dmul(510) " fcode="dmul"/>
<opset="mul8/5 "/>
</bind>
</comp>

<comp id="133" class="1004" name="store_ln76_store_fu_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="1" slack="0"/>
<pin id="135" dir="0" index="1" bw="7" slack="0"/>
<pin id="136" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln76/1 "/>
</bind>
</comp>

<comp id="138" class="1004" name="i_27_load_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="7" slack="1"/>
<pin id="140" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_27/2 "/>
</bind>
</comp>

<comp id="141" class="1004" name="icmp_ln78_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="7" slack="0"/>
<pin id="143" dir="0" index="1" bw="7" slack="0"/>
<pin id="144" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln78/2 "/>
</bind>
</comp>

<comp id="147" class="1004" name="add_ln78_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="7" slack="0"/>
<pin id="149" dir="0" index="1" bw="1" slack="0"/>
<pin id="150" dir="1" index="2" bw="7" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln78/2 "/>
</bind>
</comp>

<comp id="153" class="1004" name="zext_ln78_fu_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="7" slack="0"/>
<pin id="155" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln78/2 "/>
</bind>
</comp>

<comp id="158" class="1004" name="empty_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="7" slack="0"/>
<pin id="160" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty/2 "/>
</bind>
</comp>

<comp id="162" class="1004" name="tmp_9_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="12" slack="0"/>
<pin id="164" dir="0" index="1" bw="6" slack="0"/>
<pin id="165" dir="0" index="2" bw="1" slack="0"/>
<pin id="166" dir="1" index="3" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_9/2 "/>
</bind>
</comp>

<comp id="170" class="1004" name="icmp_ln82_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="7" slack="0"/>
<pin id="172" dir="0" index="1" bw="7" slack="0"/>
<pin id="173" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln82/3 "/>
</bind>
</comp>

<comp id="176" class="1004" name="add_ln82_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="7" slack="0"/>
<pin id="178" dir="0" index="1" bw="1" slack="0"/>
<pin id="179" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln82/3 "/>
</bind>
</comp>

<comp id="182" class="1004" name="zext_ln82_1_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="7" slack="0"/>
<pin id="184" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln82_1/3 "/>
</bind>
</comp>

<comp id="186" class="1004" name="add_ln84_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="7" slack="0"/>
<pin id="188" dir="0" index="1" bw="12" slack="1"/>
<pin id="189" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln84/3 "/>
</bind>
</comp>

<comp id="191" class="1004" name="zext_ln84_fu_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="12" slack="0"/>
<pin id="193" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln84/3 "/>
</bind>
</comp>

<comp id="196" class="1004" name="store_ln76_store_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="7" slack="1"/>
<pin id="198" dir="0" index="1" bw="7" slack="2"/>
<pin id="199" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln76/3 "/>
</bind>
</comp>

<comp id="200" class="1004" name="zext_ln82_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="7" slack="1"/>
<pin id="202" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln82/4 "/>
</bind>
</comp>

<comp id="205" class="1004" name="bitcast_ln84_fu_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="64" slack="1"/>
<pin id="207" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln84/5 "/>
</bind>
</comp>

<comp id="209" class="1005" name="i_reg_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="7" slack="0"/>
<pin id="211" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="219" class="1005" name="add_ln78_reg_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="7" slack="1"/>
<pin id="221" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="add_ln78 "/>
</bind>
</comp>

<comp id="224" class="1005" name="activations_addr_reg_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="6" slack="1"/>
<pin id="226" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="activations_addr "/>
</bind>
</comp>

<comp id="229" class="1005" name="tmp_9_reg_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="12" slack="1"/>
<pin id="231" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="tmp_9 "/>
</bind>
</comp>

<comp id="237" class="1005" name="add_ln82_reg_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="7" slack="0"/>
<pin id="239" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="add_ln82 "/>
</bind>
</comp>

<comp id="242" class="1005" name="weights2_addr_reg_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="12" slack="1"/>
<pin id="244" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="weights2_addr "/>
</bind>
</comp>

<comp id="247" class="1005" name="weights2_load_reg_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="64" slack="1"/>
<pin id="249" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="weights2_load "/>
</bind>
</comp>

<comp id="252" class="1005" name="input_activations_addr_reg_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="6" slack="1"/>
<pin id="254" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="input_activations_addr "/>
</bind>
</comp>

<comp id="257" class="1005" name="bitcast_ln84_reg_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="64" slack="1"/>
<pin id="259" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln84 "/>
</bind>
</comp>

<comp id="262" class="1005" name="input_activations_load_reg_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="64" slack="1"/>
<pin id="264" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="input_activations_load "/>
</bind>
</comp>

<comp id="267" class="1005" name="mul8_reg_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="64" slack="1"/>
<pin id="269" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="mul8 "/>
</bind>
</comp>

<comp id="272" class="1005" name="add_reg_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="64" slack="1"/>
<pin id="274" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="add "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="51"><net_src comp="8" pin="0"/><net_sink comp="48" pin=0"/></net>

<net id="57"><net_src comp="4" pin="0"/><net_sink comp="52" pin=0"/></net>

<net id="58"><net_src comp="36" pin="0"/><net_sink comp="52" pin=1"/></net>

<net id="64"><net_src comp="2" pin="0"/><net_sink comp="59" pin=0"/></net>

<net id="65"><net_src comp="36" pin="0"/><net_sink comp="59" pin=1"/></net>

<net id="71"><net_src comp="59" pin="3"/><net_sink comp="66" pin=0"/></net>

<net id="82"><net_src comp="6" pin="0"/><net_sink comp="77" pin=0"/></net>

<net id="83"><net_src comp="36" pin="0"/><net_sink comp="77" pin=1"/></net>

<net id="89"><net_src comp="77" pin="3"/><net_sink comp="84" pin=0"/></net>

<net id="93"><net_src comp="22" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="100"><net_src comp="90" pin="1"/><net_sink comp="94" pin=2"/></net>

<net id="101"><net_src comp="94" pin="4"/><net_sink comp="90" pin=0"/></net>

<net id="105"><net_src comp="44" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="112"><net_src comp="102" pin="1"/><net_sink comp="106" pin=2"/></net>

<net id="113"><net_src comp="106" pin="4"/><net_sink comp="72" pin=1"/></net>

<net id="114"><net_src comp="106" pin="4"/><net_sink comp="102" pin=0"/></net>

<net id="120"><net_src comp="42" pin="0"/><net_sink comp="115" pin=0"/></net>

<net id="121"><net_src comp="0" pin="0"/><net_sink comp="115" pin=1"/></net>

<net id="122"><net_src comp="4" pin="0"/><net_sink comp="115" pin=2"/></net>

<net id="127"><net_src comp="102" pin="1"/><net_sink comp="123" pin=0"/></net>

<net id="132"><net_src comp="84" pin="3"/><net_sink comp="128" pin=1"/></net>

<net id="137"><net_src comp="22" pin="0"/><net_sink comp="133" pin=0"/></net>

<net id="145"><net_src comp="138" pin="1"/><net_sink comp="141" pin=0"/></net>

<net id="146"><net_src comp="24" pin="0"/><net_sink comp="141" pin=1"/></net>

<net id="151"><net_src comp="138" pin="1"/><net_sink comp="147" pin=0"/></net>

<net id="152"><net_src comp="26" pin="0"/><net_sink comp="147" pin=1"/></net>

<net id="156"><net_src comp="138" pin="1"/><net_sink comp="153" pin=0"/></net>

<net id="157"><net_src comp="153" pin="1"/><net_sink comp="52" pin=2"/></net>

<net id="161"><net_src comp="138" pin="1"/><net_sink comp="158" pin=0"/></net>

<net id="167"><net_src comp="38" pin="0"/><net_sink comp="162" pin=0"/></net>

<net id="168"><net_src comp="158" pin="1"/><net_sink comp="162" pin=1"/></net>

<net id="169"><net_src comp="40" pin="0"/><net_sink comp="162" pin=2"/></net>

<net id="174"><net_src comp="94" pin="4"/><net_sink comp="170" pin=0"/></net>

<net id="175"><net_src comp="24" pin="0"/><net_sink comp="170" pin=1"/></net>

<net id="180"><net_src comp="94" pin="4"/><net_sink comp="176" pin=0"/></net>

<net id="181"><net_src comp="26" pin="0"/><net_sink comp="176" pin=1"/></net>

<net id="185"><net_src comp="94" pin="4"/><net_sink comp="182" pin=0"/></net>

<net id="190"><net_src comp="182" pin="1"/><net_sink comp="186" pin=0"/></net>

<net id="194"><net_src comp="186" pin="2"/><net_sink comp="191" pin=0"/></net>

<net id="195"><net_src comp="191" pin="1"/><net_sink comp="59" pin=2"/></net>

<net id="203"><net_src comp="90" pin="1"/><net_sink comp="200" pin=0"/></net>

<net id="204"><net_src comp="200" pin="1"/><net_sink comp="77" pin=2"/></net>

<net id="208"><net_src comp="205" pin="1"/><net_sink comp="128" pin=0"/></net>

<net id="212"><net_src comp="48" pin="1"/><net_sink comp="209" pin=0"/></net>

<net id="213"><net_src comp="209" pin="1"/><net_sink comp="133" pin=1"/></net>

<net id="214"><net_src comp="209" pin="1"/><net_sink comp="138" pin=0"/></net>

<net id="215"><net_src comp="209" pin="1"/><net_sink comp="196" pin=1"/></net>

<net id="222"><net_src comp="147" pin="2"/><net_sink comp="219" pin=0"/></net>

<net id="223"><net_src comp="219" pin="1"/><net_sink comp="196" pin=0"/></net>

<net id="227"><net_src comp="52" pin="3"/><net_sink comp="224" pin=0"/></net>

<net id="228"><net_src comp="224" pin="1"/><net_sink comp="72" pin=0"/></net>

<net id="232"><net_src comp="162" pin="3"/><net_sink comp="229" pin=0"/></net>

<net id="233"><net_src comp="229" pin="1"/><net_sink comp="186" pin=1"/></net>

<net id="240"><net_src comp="176" pin="2"/><net_sink comp="237" pin=0"/></net>

<net id="241"><net_src comp="237" pin="1"/><net_sink comp="94" pin=0"/></net>

<net id="245"><net_src comp="59" pin="3"/><net_sink comp="242" pin=0"/></net>

<net id="246"><net_src comp="242" pin="1"/><net_sink comp="66" pin=0"/></net>

<net id="250"><net_src comp="66" pin="3"/><net_sink comp="247" pin=0"/></net>

<net id="251"><net_src comp="247" pin="1"/><net_sink comp="205" pin=0"/></net>

<net id="255"><net_src comp="77" pin="3"/><net_sink comp="252" pin=0"/></net>

<net id="256"><net_src comp="252" pin="1"/><net_sink comp="84" pin=0"/></net>

<net id="260"><net_src comp="205" pin="1"/><net_sink comp="257" pin=0"/></net>

<net id="261"><net_src comp="257" pin="1"/><net_sink comp="128" pin=0"/></net>

<net id="265"><net_src comp="84" pin="3"/><net_sink comp="262" pin=0"/></net>

<net id="266"><net_src comp="262" pin="1"/><net_sink comp="128" pin=1"/></net>

<net id="270"><net_src comp="128" pin="2"/><net_sink comp="267" pin=0"/></net>

<net id="271"><net_src comp="267" pin="1"/><net_sink comp="123" pin=1"/></net>

<net id="275"><net_src comp="123" pin="2"/><net_sink comp="272" pin=0"/></net>

<net id="276"><net_src comp="272" pin="1"/><net_sink comp="106" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: activations | {2 3 13 }
 - Input state : 
	Port: matrix_vector_product_with_bias_second_layer.1 : biases2 | {2 13 }
	Port: matrix_vector_product_with_bias_second_layer.1 : weights2 | {3 4 }
	Port: matrix_vector_product_with_bias_second_layer.1 : activations | {2 13 }
	Port: matrix_vector_product_with_bias_second_layer.1 : input_activations | {4 5 }
  - Chain level:
	State 1
		store_ln76 : 1
	State 2
		icmp_ln78 : 1
		add_ln78 : 1
		br_ln78 : 2
		zext_ln78 : 1
		activations_addr : 2
		empty : 1
		tmp_9 : 2
	State 3
		icmp_ln82 : 1
		add_ln82 : 1
		br_ln82 : 2
		zext_ln82_1 : 1
		add_ln84 : 2
		zext_ln84 : 3
		weights2_addr : 4
		weights2_load : 5
		store_ln84 : 1
	State 4
		input_activations_addr : 1
		input_activations_load : 2
	State 5
		mul8 : 1
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------------------------|---------|---------|---------|---------|
| Operation|               Functional Unit              |   DSP   |  Delay  |    FF   |   LUT   |
|----------|--------------------------------------------|---------|---------|---------|---------|
|   call   | grp_add_bias_to_activations_clone_1_fu_115 |    3    |  1.548  |   577   |   772   |
|----------|--------------------------------------------|---------|---------|---------|---------|
|   dadd   |                 grp_fu_123                 |    3    |    0    |   430   |   708   |
|----------|--------------------------------------------|---------|---------|---------|---------|
|   dmul   |                 grp_fu_128                 |    8    |    0    |   275   |   108   |
|----------|--------------------------------------------|---------|---------|---------|---------|
|          |               add_ln78_fu_147              |    0    |    0    |    0    |    14   |
|    add   |               add_ln82_fu_176              |    0    |    0    |    0    |    14   |
|          |               add_ln84_fu_186              |    0    |    0    |    0    |    19   |
|----------|--------------------------------------------|---------|---------|---------|---------|
|   icmp   |              icmp_ln78_fu_141              |    0    |    0    |    0    |    14   |
|          |              icmp_ln82_fu_170              |    0    |    0    |    0    |    14   |
|----------|--------------------------------------------|---------|---------|---------|---------|
|          |              zext_ln78_fu_153              |    0    |    0    |    0    |    0    |
|   zext   |             zext_ln82_1_fu_182             |    0    |    0    |    0    |    0    |
|          |              zext_ln84_fu_191              |    0    |    0    |    0    |    0    |
|          |              zext_ln82_fu_200              |    0    |    0    |    0    |    0    |
|----------|--------------------------------------------|---------|---------|---------|---------|
|   trunc  |                empty_fu_158                |    0    |    0    |    0    |    0    |
|----------|--------------------------------------------|---------|---------|---------|---------|
|bitconcatenate|                tmp_9_fu_162                |    0    |    0    |    0    |    0    |
|----------|--------------------------------------------|---------|---------|---------|---------|
|   Total  |                                            |    14   |  1.548  |   1282  |   1663  |
|----------|--------------------------------------------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+------------------------------+--------+
|                              |   FF   |
+------------------------------+--------+
|   activations_addr_reg_224   |    6   |
|        add113_reg_102        |   64   |
|       add_ln78_reg_219       |    7   |
|       add_ln82_reg_237       |    7   |
|          add_reg_272         |   64   |
|     bitcast_ln84_reg_257     |   64   |
|           i_reg_209          |    7   |
|input_activations_addr_reg_252|    6   |
|input_activations_load_reg_262|   64   |
|           j_reg_90           |    7   |
|         mul8_reg_267         |   64   |
|         tmp_9_reg_229        |   12   |
|     weights2_addr_reg_242    |   12   |
|     weights2_load_reg_247    |   64   |
+------------------------------+--------+
|             Total            |   448  |
+------------------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_66 |  p0  |   2  |  12  |   24   ||    9    |
| grp_access_fu_84 |  p0  |   2  |   6  |   12   ||    9    |
|     j_reg_90     |  p0  |   2  |   7  |   14   ||    9    |
|  add113_reg_102  |  p0  |   2  |  64  |   128  ||    9    |
|    grp_fu_128    |  p0  |   2  |  64  |   128  ||    9    |
|    grp_fu_128    |  p1  |   2  |  64  |   128  ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   434  ||  2.322  ||    54   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   14   |    1   |  1282  |  1663  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    2   |    -   |   54   |
|  Register |    -   |    -   |   448  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   14   |    3   |  1730  |  1717  |
+-----------+--------+--------+--------+--------+
