{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1653191266902 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1653191266902 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "Smart_camera EP4CE55F23C8 " "Selected device EP4CE55F23C8 for design \"Smart_camera\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1653191267262 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1653191267332 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1653191267332 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "SmartCamera:SmartCamera_inst\|pll_clk:u_pll_clk\|altpll:altpll_component\|pll_clk_altpll:auto_generated\|pll1 Cyclone IV E PLL " "Implemented PLL \"SmartCamera:SmartCamera_inst\|pll_clk:u_pll_clk\|altpll:altpll_component\|pll_clk_altpll:auto_generated\|pll1\" as Cyclone IV E PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "SmartCamera:SmartCamera_inst\|pll_clk:u_pll_clk\|altpll:altpll_component\|pll_clk_altpll:auto_generated\|wire_pll1_clk\[0\] 6 5 0 0 " "Implementing clock multiplication of 6, clock division of 5, and phase shift of 0 degrees (0 ps) for SmartCamera:SmartCamera_inst\|pll_clk:u_pll_clk\|altpll:altpll_component\|pll_clk_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/pll_clk_altpll.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/db/pll_clk_altpll.v" 43 -1 0 } } { "" "" { Generic "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/" { { 0 { 0 ""} 0 8577 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1653191267472 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "SmartCamera:SmartCamera_inst\|pll_clk:u_pll_clk\|altpll:altpll_component\|pll_clk_altpll:auto_generated\|wire_pll1_clk\[1\] 12 5 0 0 " "Implementing clock multiplication of 12, clock division of 5, and phase shift of 0 degrees (0 ps) for SmartCamera:SmartCamera_inst\|pll_clk:u_pll_clk\|altpll:altpll_component\|pll_clk_altpll:auto_generated\|wire_pll1_clk\[1\] port" {  } { { "db/pll_clk_altpll.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/db/pll_clk_altpll.v" 43 -1 0 } } { "" "" { Generic "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/" { { 0 { 0 ""} 0 8578 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1653191267472 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "SmartCamera:SmartCamera_inst\|pll_clk:u_pll_clk\|altpll:altpll_component\|pll_clk_altpll:auto_generated\|wire_pll1_clk\[2\] 12 5 -75 -1736 " "Implementing clock multiplication of 12, clock division of 5, and phase shift of -75 degrees (-1736 ps) for SmartCamera:SmartCamera_inst\|pll_clk:u_pll_clk\|altpll:altpll_component\|pll_clk_altpll:auto_generated\|wire_pll1_clk\[2\] port" {  } { { "db/pll_clk_altpll.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/db/pll_clk_altpll.v" 43 -1 0 } } { "" "" { Generic "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/" { { 0 { 0 ""} 0 8579 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1653191267472 ""}  } { { "db/pll_clk_altpll.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/db/pll_clk_altpll.v" 43 -1 0 } } { "" "" { Generic "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/" { { 0 { 0 ""} 0 8577 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1653191267472 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "SmartCamera:SmartCamera_inst\|video_pll:video_pll_m0\|altpll:altpll_component\|video_pll_altpll:auto_generated\|pll1 Cyclone IV E PLL " "Implemented PLL \"SmartCamera:SmartCamera_inst\|video_pll:video_pll_m0\|altpll:altpll_component\|video_pll_altpll:auto_generated\|pll1\" as Cyclone IV E PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "SmartCamera:SmartCamera_inst\|video_pll:video_pll_m0\|altpll:altpll_component\|video_pll_altpll:auto_generated\|wire_pll1_clk\[0\] 1 2 0 0 " "Implementing clock multiplication of 1, clock division of 2, and phase shift of 0 degrees (0 ps) for SmartCamera:SmartCamera_inst\|video_pll:video_pll_m0\|altpll:altpll_component\|video_pll_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/video_pll_altpll.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/db/video_pll_altpll.v" 43 -1 0 } } { "" "" { Generic "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/" { { 0 { 0 ""} 0 1296 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1653191267472 ""}  } { { "db/video_pll_altpll.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/db/video_pll_altpll.v" 43 -1 0 } } { "" "" { Generic "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/" { { 0 { 0 ""} 0 1296 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1653191267472 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1653191268558 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F23C8 " "Device EP4CE15F23C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1653191269608 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F23C8 " "Device EP4CE40F23C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1653191269608 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F23C8 " "Device EP4CE30F23C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1653191269608 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F23C8 " "Device EP4CE75F23C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1653191269608 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F23C8 " "Device EP4CE115F23C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1653191269608 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1653191269608 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "4 " "Fitter converted 4 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ D1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location D1" {  } { { "g:/software/quartusprimestd/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/software/quartusprimestd/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/" { { 0 { 0 ""} 0 78886 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1653191269748 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "g:/software/quartusprimestd/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/software/quartusprimestd/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/" { { 0 { 0 ""} 0 78888 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1653191269748 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ K2 " "Pin ~ALTERA_DCLK~ is reserved at location K2" {  } { { "g:/software/quartusprimestd/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/software/quartusprimestd/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/" { { 0 { 0 ""} 0 78890 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1653191269748 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ K1 " "Pin ~ALTERA_DATA0~ is reserved at location K1" {  } { { "g:/software/quartusprimestd/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/software/quartusprimestd/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/" { { 0 { 0 ""} 0 78892 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1653191269748 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1653191269748 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1653191269778 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1653191275057 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "2 113 " "No exact pin location assignment(s) for 2 pins of 113 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1653191276904 ""}
{ "Warning" "WFSAC_FSAC_PLL_MERGING_PARAMETERS_MISMATCH_WARNING" "SmartCamera:SmartCamera_inst\|video_pll:video_pll_m0\|altpll:altpll_component\|video_pll_altpll:auto_generated\|pll1 SmartCamera:SmartCamera_inst\|pll_clk:u_pll_clk\|altpll:altpll_component\|pll_clk_altpll:auto_generated\|pll1 " "The parameters of the PLL SmartCamera:SmartCamera_inst\|video_pll:video_pll_m0\|altpll:altpll_component\|video_pll_altpll:auto_generated\|pll1 and the PLL SmartCamera:SmartCamera_inst\|pll_clk:u_pll_clk\|altpll:altpll_component\|pll_clk_altpll:auto_generated\|pll1 do not have the same values - hence these PLLs cannot be merged" { { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUES_MISMATCH" "M SmartCamera:SmartCamera_inst\|pll_clk:u_pll_clk\|altpll:altpll_component\|pll_clk_altpll:auto_generated\|pll1 SmartCamera:SmartCamera_inst\|video_pll:video_pll_m0\|altpll:altpll_component\|video_pll_altpll:auto_generated\|pll1 " "The values of the parameter \"M\" do not match for the PLL atoms SmartCamera:SmartCamera_inst\|pll_clk:u_pll_clk\|altpll:altpll_component\|pll_clk_altpll:auto_generated\|pll1 and PLL SmartCamera:SmartCamera_inst\|video_pll:video_pll_m0\|altpll:altpll_component\|video_pll_altpll:auto_generated\|pll1" { { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "M SmartCamera:SmartCamera_inst\|pll_clk:u_pll_clk\|altpll:altpll_component\|pll_clk_altpll:auto_generated\|pll1 36 " "The value of the parameter \"M\" for the PLL atom SmartCamera:SmartCamera_inst\|pll_clk:u_pll_clk\|altpll:altpll_component\|pll_clk_altpll:auto_generated\|pll1 is 36" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Design Software" 0 -1 1653191277014 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "M SmartCamera:SmartCamera_inst\|video_pll:video_pll_m0\|altpll:altpll_component\|video_pll_altpll:auto_generated\|pll1 12 " "The value of the parameter \"M\" for the PLL atom SmartCamera:SmartCamera_inst\|video_pll:video_pll_m0\|altpll:altpll_component\|video_pll_altpll:auto_generated\|pll1 is 12" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Design Software" 0 -1 1653191277014 ""}  } {  } 0 176120 "The values of the parameter \"%1!s!\" do not match for the PLL atoms %2!s! and PLL %3!s!" 0 0 "Design Software" 0 -1 1653191277014 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUES_MISMATCH" "N SmartCamera:SmartCamera_inst\|pll_clk:u_pll_clk\|altpll:altpll_component\|pll_clk_altpll:auto_generated\|pll1 SmartCamera:SmartCamera_inst\|video_pll:video_pll_m0\|altpll:altpll_component\|video_pll_altpll:auto_generated\|pll1 " "The values of the parameter \"N\" do not match for the PLL atoms SmartCamera:SmartCamera_inst\|pll_clk:u_pll_clk\|altpll:altpll_component\|pll_clk_altpll:auto_generated\|pll1 and PLL SmartCamera:SmartCamera_inst\|video_pll:video_pll_m0\|altpll:altpll_component\|video_pll_altpll:auto_generated\|pll1" { { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "N SmartCamera:SmartCamera_inst\|pll_clk:u_pll_clk\|altpll:altpll_component\|pll_clk_altpll:auto_generated\|pll1 5 " "The value of the parameter \"N\" for the PLL atom SmartCamera:SmartCamera_inst\|pll_clk:u_pll_clk\|altpll:altpll_component\|pll_clk_altpll:auto_generated\|pll1 is 5" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Design Software" 0 -1 1653191277014 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "N SmartCamera:SmartCamera_inst\|video_pll:video_pll_m0\|altpll:altpll_component\|video_pll_altpll:auto_generated\|pll1 1 " "The value of the parameter \"N\" for the PLL atom SmartCamera:SmartCamera_inst\|video_pll:video_pll_m0\|altpll:altpll_component\|video_pll_altpll:auto_generated\|pll1 is 1" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Design Software" 0 -1 1653191277014 ""}  } {  } 0 176120 "The values of the parameter \"%1!s!\" do not match for the PLL atoms %2!s! and PLL %3!s!" 0 0 "Design Software" 0 -1 1653191277014 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUES_MISMATCH" "LOOP FILTER R SmartCamera:SmartCamera_inst\|pll_clk:u_pll_clk\|altpll:altpll_component\|pll_clk_altpll:auto_generated\|pll1 SmartCamera:SmartCamera_inst\|video_pll:video_pll_m0\|altpll:altpll_component\|video_pll_altpll:auto_generated\|pll1 " "The values of the parameter \"LOOP FILTER R\" do not match for the PLL atoms SmartCamera:SmartCamera_inst\|pll_clk:u_pll_clk\|altpll:altpll_component\|pll_clk_altpll:auto_generated\|pll1 and PLL SmartCamera:SmartCamera_inst\|video_pll:video_pll_m0\|altpll:altpll_component\|video_pll_altpll:auto_generated\|pll1" { { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "LOOP FILTER R SmartCamera:SmartCamera_inst\|pll_clk:u_pll_clk\|altpll:altpll_component\|pll_clk_altpll:auto_generated\|pll1 6000 " "The value of the parameter \"LOOP FILTER R\" for the PLL atom SmartCamera:SmartCamera_inst\|pll_clk:u_pll_clk\|altpll:altpll_component\|pll_clk_altpll:auto_generated\|pll1 is 6000" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Design Software" 0 -1 1653191277014 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "LOOP FILTER R SmartCamera:SmartCamera_inst\|video_pll:video_pll_m0\|altpll:altpll_component\|video_pll_altpll:auto_generated\|pll1 4000 " "The value of the parameter \"LOOP FILTER R\" for the PLL atom SmartCamera:SmartCamera_inst\|video_pll:video_pll_m0\|altpll:altpll_component\|video_pll_altpll:auto_generated\|pll1 is 4000" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Design Software" 0 -1 1653191277014 ""}  } {  } 0 176120 "The values of the parameter \"%1!s!\" do not match for the PLL atoms %2!s! and PLL %3!s!" 0 0 "Design Software" 0 -1 1653191277014 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUES_MISMATCH" "Min Lock Period SmartCamera:SmartCamera_inst\|pll_clk:u_pll_clk\|altpll:altpll_component\|pll_clk_altpll:auto_generated\|pll1 SmartCamera:SmartCamera_inst\|video_pll:video_pll_m0\|altpll:altpll_component\|video_pll_altpll:auto_generated\|pll1 " "The values of the parameter \"Min Lock Period\" do not match for the PLL atoms SmartCamera:SmartCamera_inst\|pll_clk:u_pll_clk\|altpll:altpll_component\|pll_clk_altpll:auto_generated\|pll1 and PLL SmartCamera:SmartCamera_inst\|video_pll:video_pll_m0\|altpll:altpll_component\|video_pll_altpll:auto_generated\|pll1" { { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "Min Lock Period SmartCamera:SmartCamera_inst\|pll_clk:u_pll_clk\|altpll:altpll_component\|pll_clk_altpll:auto_generated\|pll1 11073 " "The value of the parameter \"Min Lock Period\" for the PLL atom SmartCamera:SmartCamera_inst\|pll_clk:u_pll_clk\|altpll:altpll_component\|pll_clk_altpll:auto_generated\|pll1 is 11073" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Design Software" 0 -1 1653191277014 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "Min Lock Period SmartCamera:SmartCamera_inst\|video_pll:video_pll_m0\|altpll:altpll_component\|video_pll_altpll:auto_generated\|pll1 18456 " "The value of the parameter \"Min Lock Period\" for the PLL atom SmartCamera:SmartCamera_inst\|video_pll:video_pll_m0\|altpll:altpll_component\|video_pll_altpll:auto_generated\|pll1 is 18456" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Design Software" 0 -1 1653191277014 ""}  } {  } 0 176120 "The values of the parameter \"%1!s!\" do not match for the PLL atoms %2!s! and PLL %3!s!" 0 0 "Design Software" 0 -1 1653191277014 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUES_MISMATCH" "Max Lock Period SmartCamera:SmartCamera_inst\|pll_clk:u_pll_clk\|altpll:altpll_component\|pll_clk_altpll:auto_generated\|pll1 SmartCamera:SmartCamera_inst\|video_pll:video_pll_m0\|altpll:altpll_component\|video_pll_altpll:auto_generated\|pll1 " "The values of the parameter \"Max Lock Period\" do not match for the PLL atoms SmartCamera:SmartCamera_inst\|pll_clk:u_pll_clk\|altpll:altpll_component\|pll_clk_altpll:auto_generated\|pll1 and PLL SmartCamera:SmartCamera_inst\|video_pll:video_pll_m0\|altpll:altpll_component\|video_pll_altpll:auto_generated\|pll1" { { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "Max Lock Period SmartCamera:SmartCamera_inst\|pll_clk:u_pll_clk\|altpll:altpll_component\|pll_clk_altpll:auto_generated\|pll1 20408 " "The value of the parameter \"Max Lock Period\" for the PLL atom SmartCamera:SmartCamera_inst\|pll_clk:u_pll_clk\|altpll:altpll_component\|pll_clk_altpll:auto_generated\|pll1 is 20408" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Design Software" 0 -1 1653191277014 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "Max Lock Period SmartCamera:SmartCamera_inst\|video_pll:video_pll_m0\|altpll:altpll_component\|video_pll_altpll:auto_generated\|pll1 39996 " "The value of the parameter \"Max Lock Period\" for the PLL atom SmartCamera:SmartCamera_inst\|video_pll:video_pll_m0\|altpll:altpll_component\|video_pll_altpll:auto_generated\|pll1 is 39996" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Design Software" 0 -1 1653191277014 ""}  } {  } 0 176120 "The values of the parameter \"%1!s!\" do not match for the PLL atoms %2!s! and PLL %3!s!" 0 0 "Design Software" 0 -1 1653191277014 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUES_MISMATCH" "M_PH SmartCamera:SmartCamera_inst\|pll_clk:u_pll_clk\|altpll:altpll_component\|pll_clk_altpll:auto_generated\|pll1 SmartCamera:SmartCamera_inst\|video_pll:video_pll_m0\|altpll:altpll_component\|video_pll_altpll:auto_generated\|pll1 " "The values of the parameter \"M_PH\" do not match for the PLL atoms SmartCamera:SmartCamera_inst\|pll_clk:u_pll_clk\|altpll:altpll_component\|pll_clk_altpll:auto_generated\|pll1 and PLL SmartCamera:SmartCamera_inst\|video_pll:video_pll_m0\|altpll:altpll_component\|video_pll_altpll:auto_generated\|pll1" { { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "M_PH SmartCamera:SmartCamera_inst\|pll_clk:u_pll_clk\|altpll:altpll_component\|pll_clk_altpll:auto_generated\|pll1 5 " "The value of the parameter \"M_PH\" for the PLL atom SmartCamera:SmartCamera_inst\|pll_clk:u_pll_clk\|altpll:altpll_component\|pll_clk_altpll:auto_generated\|pll1 is 5" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Design Software" 0 -1 1653191277014 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "M_PH SmartCamera:SmartCamera_inst\|video_pll:video_pll_m0\|altpll:altpll_component\|video_pll_altpll:auto_generated\|pll1 0 " "The value of the parameter \"M_PH\" for the PLL atom SmartCamera:SmartCamera_inst\|video_pll:video_pll_m0\|altpll:altpll_component\|video_pll_altpll:auto_generated\|pll1 is 0" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Design Software" 0 -1 1653191277014 ""}  } {  } 0 176120 "The values of the parameter \"%1!s!\" do not match for the PLL atoms %2!s! and PLL %3!s!" 0 0 "Design Software" 0 -1 1653191277014 ""}  } { { "db/video_pll_altpll.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/db/video_pll_altpll.v" 77 -1 0 } } { "temporary_test_loc" "" { Generic "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/" { { 0 { 0 ""} 0 1296 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 8577 14177 15141 0 0 "" 0 "" "" }  }  } } { "db/pll_clk_altpll.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/db/pll_clk_altpll.v" 77 -1 0 } }  } 0 176127 "The parameters of the PLL %1!s! and the PLL %2!s! do not have the same values - hence these PLLs cannot be merged" 0 0 "Fitter" 0 -1 1653191277014 ""}
{ "Critical Warning" "WFSAC_FSAC_PLL_FED_BY_REMOTE_CLOCK_PIN_NOT_COMPENSATED" "SmartCamera:SmartCamera_inst\|video_pll:video_pll_m0\|altpll:altpll_component\|video_pll_altpll:auto_generated\|pll1 0 Pin_T2 " "PLL \"SmartCamera:SmartCamera_inst\|video_pll:video_pll_m0\|altpll:altpll_component\|video_pll_altpll:auto_generated\|pll1\" input clock inclk\[0\] is not fully compensated because it is fed by a remote clock pin \"Pin_T2\"" {  } { { "src/sources/CortexM3.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/CortexM3.v" 892 0 0 } } { "db/video_pll_altpll.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/db/video_pll_altpll.v" 77 -1 0 } } { "temporary_test_loc" "" { Generic "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/" { { 0 { 0 ""} 0 1296 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 176598 "PLL \"%1!s!\" input clock inclk\[%2!d!\] is not fully compensated because it is fed by a remote clock pin \"%3!s!\"" 0 0 "Fitter" 0 -1 1653191277184 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "203 " "The Timing Analyzer is analyzing 203 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1653191281196 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_0ul1 " "Entity dcfifo_0ul1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_re9:dffpipe16\|dffe17a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_re9:dffpipe16\|dffe17a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1653191281246 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_qe9:dffpipe13\|dffe14a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_qe9:dffpipe13\|dffe14a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1653191281246 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1653191281246 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_6ul1 " "Entity dcfifo_6ul1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_te9:dffpipe9\|dffe10a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_te9:dffpipe9\|dffe10a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1653191281246 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_se9:dffpipe6\|dffe7a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_se9:dffpipe6\|dffe7a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1653191281246 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1653191281246 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_i3m1 " "Entity dcfifo_i3m1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_1f9:dffpipe20\|dffe21a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_1f9:dffpipe20\|dffe21a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1653191281246 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_0f9:dffpipe17\|dffe18a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_0f9:dffpipe17\|dffe18a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1653191281246 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1653191281246 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1653191281246 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Smart_camera.sdc " "Synopsys Design Constraints File file not found: 'Smart_camera.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1653191281406 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "generated clocks " "No user constrained generated clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1653191281406 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1653191281426 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "SmartCamera_inst\|TCP_inst\|ipsend_inst\|ip_header\[1\]\[16\]~0\|combout " "Node \"SmartCamera_inst\|TCP_inst\|ipsend_inst\|ip_header\[1\]\[16\]~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1653191281546 ""} { "Warning" "WSTA_SCC_NODE" "SmartCamera_inst\|TCP_inst\|ipsend_inst\|ip_header\[1\]\[16\]~0\|datad " "Node \"SmartCamera_inst\|TCP_inst\|ipsend_inst\|ip_header\[1\]\[16\]~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1653191281546 ""}  } { { "src/sources/peripheral/webcamera/Ethernet/ipsend.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v" 74 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1653191281546 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1653191282036 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1653191282046 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1653191282056 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLK50m~input (placed in PIN T2 (CLK2, DIFFCLK_1p)) " "Automatically promoted node CLK50m~input (placed in PIN T2 (CLK2, DIFFCLK_1p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G1 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G1" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1653191285046 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "tx_cnt\[7\] " "Destination node tx_cnt\[7\]" {  } { { "src/sources/CortexM3.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/CortexM3.v" 1027 -1 0 } } { "temporary_test_loc" "" { Generic "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/" { { 0 { 0 ""} 0 24775 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1653191285046 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "tx_cnt\[6\] " "Destination node tx_cnt\[6\]" {  } { { "src/sources/CortexM3.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/CortexM3.v" 1027 -1 0 } } { "temporary_test_loc" "" { Generic "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/" { { 0 { 0 ""} 0 24776 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1653191285046 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "tx_cnt\[5\] " "Destination node tx_cnt\[5\]" {  } { { "src/sources/CortexM3.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/CortexM3.v" 1027 -1 0 } } { "temporary_test_loc" "" { Generic "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/" { { 0 { 0 ""} 0 24777 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1653191285046 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "tx_cnt\[4\] " "Destination node tx_cnt\[4\]" {  } { { "src/sources/CortexM3.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/CortexM3.v" 1027 -1 0 } } { "temporary_test_loc" "" { Generic "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/" { { 0 { 0 ""} 0 24778 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1653191285046 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "tx_cnt\[2\] " "Destination node tx_cnt\[2\]" {  } { { "src/sources/CortexM3.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/CortexM3.v" 1027 -1 0 } } { "temporary_test_loc" "" { Generic "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/" { { 0 { 0 ""} 0 24780 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1653191285046 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "tx_cnt\[1\] " "Destination node tx_cnt\[1\]" {  } { { "src/sources/CortexM3.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/CortexM3.v" 1027 -1 0 } } { "temporary_test_loc" "" { Generic "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/" { { 0 { 0 ""} 0 24781 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1653191285046 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "tx_cnt\[3\] " "Destination node tx_cnt\[3\]" {  } { { "src/sources/CortexM3.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/CortexM3.v" 1027 -1 0 } } { "temporary_test_loc" "" { Generic "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/" { { 0 { 0 ""} 0 24779 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1653191285046 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1653191285046 ""}  } { { "src/sources/CortexM3.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/CortexM3.v" 4 0 0 } } { "temporary_test_loc" "" { Generic "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/" { { 0 { 0 ""} 0 78866 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1653191285046 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "SmartCamera:SmartCamera_inst\|pll_clk:u_pll_clk\|altpll:altpll_component\|pll_clk_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1) " "Automatically promoted node SmartCamera:SmartCamera_inst\|pll_clk:u_pll_clk\|altpll:altpll_component\|pll_clk_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1653191285046 ""}  } { { "db/pll_clk_altpll.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/db/pll_clk_altpll.v" 77 -1 0 } } { "temporary_test_loc" "" { Generic "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/" { { 0 { 0 ""} 0 8577 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1653191285046 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "SmartCamera:SmartCamera_inst\|pll_clk:u_pll_clk\|altpll:altpll_component\|pll_clk_altpll:auto_generated\|wire_pll1_clk\[1\] (placed in counter C1 of PLL_1) " "Automatically promoted node SmartCamera:SmartCamera_inst\|pll_clk:u_pll_clk\|altpll:altpll_component\|pll_clk_altpll:auto_generated\|wire_pll1_clk\[1\] (placed in counter C1 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1653191285046 ""}  } { { "db/pll_clk_altpll.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/db/pll_clk_altpll.v" 77 -1 0 } } { "temporary_test_loc" "" { Generic "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/" { { 0 { 0 ""} 0 8577 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1653191285046 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "SmartCamera:SmartCamera_inst\|pll_clk:u_pll_clk\|altpll:altpll_component\|pll_clk_altpll:auto_generated\|wire_pll1_clk\[2\] (placed in counter C2 of PLL_1) " "Automatically promoted node SmartCamera:SmartCamera_inst\|pll_clk:u_pll_clk\|altpll:altpll_component\|pll_clk_altpll:auto_generated\|wire_pll1_clk\[2\] (placed in counter C2 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1653191285046 ""}  } { { "db/pll_clk_altpll.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/db/pll_clk_altpll.v" 77 -1 0 } } { "temporary_test_loc" "" { Generic "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/" { { 0 { 0 ""} 0 8577 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1653191285046 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "SmartCamera:SmartCamera_inst\|video_pll:video_pll_m0\|altpll:altpll_component\|video_pll_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_3) " "Automatically promoted node SmartCamera:SmartCamera_inst\|video_pll:video_pll_m0\|altpll:altpll_component\|video_pll_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_3)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G13 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G13" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1653191285046 ""}  } { { "db/video_pll_altpll.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/db/video_pll_altpll.v" 77 -1 0 } } { "temporary_test_loc" "" { Generic "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/" { { 0 { 0 ""} 0 1296 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1653191285046 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "SmartCamera:SmartCamera_inst\|TCP:TCP_inst\|Send_Task  " "Automatically promoted node SmartCamera:SmartCamera_inst\|TCP:TCP_inst\|Send_Task " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1653191285046 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SmartCamera:SmartCamera_inst\|TCP:TCP_inst\|ipsend:ipsend_inst\|txen " "Destination node SmartCamera:SmartCamera_inst\|TCP:TCP_inst\|ipsend:ipsend_inst\|txen" {  } { { "src/sources/peripheral/webcamera/Ethernet/ipsend.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v" 27 -1 0 } } { "temporary_test_loc" "" { Generic "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/" { { 0 { 0 ""} 0 8136 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1653191285046 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SmartCamera:SmartCamera_inst\|TCP:TCP_inst\|ipsend:ipsend_inst\|txer " "Destination node SmartCamera:SmartCamera_inst\|TCP:TCP_inst\|ipsend:ipsend_inst\|txer" {  } { { "src/sources/peripheral/webcamera/Ethernet/ipsend.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v" 28 -1 0 } } { "temporary_test_loc" "" { Generic "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/" { { 0 { 0 ""} 0 8080 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1653191285046 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SmartCamera:SmartCamera_inst\|TCP:TCP_inst\|ipsend:ipsend_inst\|rd_data_counter\[1\] " "Destination node SmartCamera:SmartCamera_inst\|TCP:TCP_inst\|ipsend:ipsend_inst\|rd_data_counter\[1\]" {  } { { "src/sources/peripheral/webcamera/Ethernet/ipsend.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v" 98 -1 0 } } { "temporary_test_loc" "" { Generic "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/" { { 0 { 0 ""} 0 7956 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1653191285046 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SmartCamera:SmartCamera_inst\|TCP:TCP_inst\|ipsend:ipsend_inst\|rd_data_counter\[2\] " "Destination node SmartCamera:SmartCamera_inst\|TCP:TCP_inst\|ipsend:ipsend_inst\|rd_data_counter\[2\]" {  } { { "src/sources/peripheral/webcamera/Ethernet/ipsend.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v" 98 -1 0 } } { "temporary_test_loc" "" { Generic "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/" { { 0 { 0 ""} 0 7955 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1653191285046 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SmartCamera:SmartCamera_inst\|TCP:TCP_inst\|ipsend:ipsend_inst\|rd_data_counter\[3\] " "Destination node SmartCamera:SmartCamera_inst\|TCP:TCP_inst\|ipsend:ipsend_inst\|rd_data_counter\[3\]" {  } { { "src/sources/peripheral/webcamera/Ethernet/ipsend.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v" 98 -1 0 } } { "temporary_test_loc" "" { Generic "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/" { { 0 { 0 ""} 0 7954 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1653191285046 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SmartCamera:SmartCamera_inst\|TCP:TCP_inst\|ipsend:ipsend_inst\|rd_data_counter\[4\] " "Destination node SmartCamera:SmartCamera_inst\|TCP:TCP_inst\|ipsend:ipsend_inst\|rd_data_counter\[4\]" {  } { { "src/sources/peripheral/webcamera/Ethernet/ipsend.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v" 98 -1 0 } } { "temporary_test_loc" "" { Generic "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/" { { 0 { 0 ""} 0 7953 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1653191285046 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SmartCamera:SmartCamera_inst\|TCP:TCP_inst\|ipsend:ipsend_inst\|rd_data_counter\[5\] " "Destination node SmartCamera:SmartCamera_inst\|TCP:TCP_inst\|ipsend:ipsend_inst\|rd_data_counter\[5\]" {  } { { "src/sources/peripheral/webcamera/Ethernet/ipsend.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v" 98 -1 0 } } { "temporary_test_loc" "" { Generic "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/" { { 0 { 0 ""} 0 7952 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1653191285046 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SmartCamera:SmartCamera_inst\|TCP:TCP_inst\|ipsend:ipsend_inst\|rd_data_counter\[6\] " "Destination node SmartCamera:SmartCamera_inst\|TCP:TCP_inst\|ipsend:ipsend_inst\|rd_data_counter\[6\]" {  } { { "src/sources/peripheral/webcamera/Ethernet/ipsend.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v" 98 -1 0 } } { "temporary_test_loc" "" { Generic "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/" { { 0 { 0 ""} 0 7951 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1653191285046 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SmartCamera:SmartCamera_inst\|TCP:TCP_inst\|ipsend:ipsend_inst\|rd_data_counter\[7\] " "Destination node SmartCamera:SmartCamera_inst\|TCP:TCP_inst\|ipsend:ipsend_inst\|rd_data_counter\[7\]" {  } { { "src/sources/peripheral/webcamera/Ethernet/ipsend.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v" 98 -1 0 } } { "temporary_test_loc" "" { Generic "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/" { { 0 { 0 ""} 0 7950 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1653191285046 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SmartCamera:SmartCamera_inst\|TCP:TCP_inst\|ipsend:ipsend_inst\|rd_data_counter\[8\] " "Destination node SmartCamera:SmartCamera_inst\|TCP:TCP_inst\|ipsend:ipsend_inst\|rd_data_counter\[8\]" {  } { { "src/sources/peripheral/webcamera/Ethernet/ipsend.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v" 98 -1 0 } } { "temporary_test_loc" "" { Generic "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/" { { 0 { 0 ""} 0 7949 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1653191285046 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1653191285046 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1653191285046 ""}  } { { "src/sources/peripheral/webcamera/Ethernet/TCP.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/TCP.v" 66 -1 0 } } { "temporary_test_loc" "" { Generic "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/" { { 0 { 0 ""} 0 8485 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1653191285046 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "SmartCamera:SmartCamera_inst\|TCP:TCP_inst\|comb~0  " "Automatically promoted node SmartCamera:SmartCamera_inst\|TCP:TCP_inst\|comb~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1653191285046 ""}  } { { "temporary_test_loc" "" { Generic "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/" { { 0 { 0 ""} 0 26222 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1653191285046 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "SmartCamera:SmartCamera_inst\|TCP:TCP_inst\|iprecieve:iprecieve_inst\|data_o_valid  " "Automatically promoted node SmartCamera:SmartCamera_inst\|TCP:TCP_inst\|iprecieve:iprecieve_inst\|data_o_valid " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1653191285046 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SmartCamera:SmartCamera_inst\|TCP:TCP_inst\|Eth_RX_FIFO:Eth_RX_FIFO_inst\|dcfifo:dcfifo_component\|dcfifo_i3m1:auto_generated\|wrptr_g\[16\] " "Destination node SmartCamera:SmartCamera_inst\|TCP:TCP_inst\|Eth_RX_FIFO:Eth_RX_FIFO_inst\|dcfifo:dcfifo_component\|dcfifo_i3m1:auto_generated\|wrptr_g\[16\]" {  } { { "db/dcfifo_i3m1.tdf" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/db/dcfifo_i3m1.tdf" 64 9 0 } } { "temporary_test_loc" "" { Generic "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/" { { 0 { 0 ""} 0 7573 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1653191285046 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SmartCamera:SmartCamera_inst\|TCP:TCP_inst\|Eth_RX_FIFO:Eth_RX_FIFO_inst\|dcfifo:dcfifo_component\|dcfifo_i3m1:auto_generated\|wrptr_g\[15\] " "Destination node SmartCamera:SmartCamera_inst\|TCP:TCP_inst\|Eth_RX_FIFO:Eth_RX_FIFO_inst\|dcfifo:dcfifo_component\|dcfifo_i3m1:auto_generated\|wrptr_g\[15\]" {  } { { "db/dcfifo_i3m1.tdf" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/db/dcfifo_i3m1.tdf" 64 9 0 } } { "temporary_test_loc" "" { Generic "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/" { { 0 { 0 ""} 0 7574 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1653191285046 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SmartCamera:SmartCamera_inst\|TCP:TCP_inst\|Eth_RX_FIFO:Eth_RX_FIFO_inst\|dcfifo:dcfifo_component\|dcfifo_i3m1:auto_generated\|wrptr_g\[14\] " "Destination node SmartCamera:SmartCamera_inst\|TCP:TCP_inst\|Eth_RX_FIFO:Eth_RX_FIFO_inst\|dcfifo:dcfifo_component\|dcfifo_i3m1:auto_generated\|wrptr_g\[14\]" {  } { { "db/dcfifo_i3m1.tdf" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/db/dcfifo_i3m1.tdf" 64 9 0 } } { "temporary_test_loc" "" { Generic "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/" { { 0 { 0 ""} 0 7575 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1653191285046 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SmartCamera:SmartCamera_inst\|TCP:TCP_inst\|Eth_RX_FIFO:Eth_RX_FIFO_inst\|dcfifo:dcfifo_component\|dcfifo_i3m1:auto_generated\|wrptr_g\[13\] " "Destination node SmartCamera:SmartCamera_inst\|TCP:TCP_inst\|Eth_RX_FIFO:Eth_RX_FIFO_inst\|dcfifo:dcfifo_component\|dcfifo_i3m1:auto_generated\|wrptr_g\[13\]" {  } { { "db/dcfifo_i3m1.tdf" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/db/dcfifo_i3m1.tdf" 64 9 0 } } { "temporary_test_loc" "" { Generic "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/" { { 0 { 0 ""} 0 7576 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1653191285046 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SmartCamera:SmartCamera_inst\|TCP:TCP_inst\|Eth_RX_FIFO:Eth_RX_FIFO_inst\|dcfifo:dcfifo_component\|dcfifo_i3m1:auto_generated\|wrptr_g\[12\] " "Destination node SmartCamera:SmartCamera_inst\|TCP:TCP_inst\|Eth_RX_FIFO:Eth_RX_FIFO_inst\|dcfifo:dcfifo_component\|dcfifo_i3m1:auto_generated\|wrptr_g\[12\]" {  } { { "db/dcfifo_i3m1.tdf" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/db/dcfifo_i3m1.tdf" 64 9 0 } } { "temporary_test_loc" "" { Generic "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/" { { 0 { 0 ""} 0 7577 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1653191285046 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SmartCamera:SmartCamera_inst\|TCP:TCP_inst\|Eth_RX_FIFO:Eth_RX_FIFO_inst\|dcfifo:dcfifo_component\|dcfifo_i3m1:auto_generated\|wrptr_g\[11\] " "Destination node SmartCamera:SmartCamera_inst\|TCP:TCP_inst\|Eth_RX_FIFO:Eth_RX_FIFO_inst\|dcfifo:dcfifo_component\|dcfifo_i3m1:auto_generated\|wrptr_g\[11\]" {  } { { "db/dcfifo_i3m1.tdf" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/db/dcfifo_i3m1.tdf" 64 9 0 } } { "temporary_test_loc" "" { Generic "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/" { { 0 { 0 ""} 0 7578 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1653191285046 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SmartCamera:SmartCamera_inst\|TCP:TCP_inst\|Eth_RX_FIFO:Eth_RX_FIFO_inst\|dcfifo:dcfifo_component\|dcfifo_i3m1:auto_generated\|wrptr_g\[10\] " "Destination node SmartCamera:SmartCamera_inst\|TCP:TCP_inst\|Eth_RX_FIFO:Eth_RX_FIFO_inst\|dcfifo:dcfifo_component\|dcfifo_i3m1:auto_generated\|wrptr_g\[10\]" {  } { { "db/dcfifo_i3m1.tdf" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/db/dcfifo_i3m1.tdf" 64 9 0 } } { "temporary_test_loc" "" { Generic "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/" { { 0 { 0 ""} 0 7579 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1653191285046 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SmartCamera:SmartCamera_inst\|TCP:TCP_inst\|Eth_RX_FIFO:Eth_RX_FIFO_inst\|dcfifo:dcfifo_component\|dcfifo_i3m1:auto_generated\|wrptr_g\[9\] " "Destination node SmartCamera:SmartCamera_inst\|TCP:TCP_inst\|Eth_RX_FIFO:Eth_RX_FIFO_inst\|dcfifo:dcfifo_component\|dcfifo_i3m1:auto_generated\|wrptr_g\[9\]" {  } { { "db/dcfifo_i3m1.tdf" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/db/dcfifo_i3m1.tdf" 64 9 0 } } { "temporary_test_loc" "" { Generic "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/" { { 0 { 0 ""} 0 7580 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1653191285046 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SmartCamera:SmartCamera_inst\|TCP:TCP_inst\|Eth_RX_FIFO:Eth_RX_FIFO_inst\|dcfifo:dcfifo_component\|dcfifo_i3m1:auto_generated\|wrptr_g\[8\] " "Destination node SmartCamera:SmartCamera_inst\|TCP:TCP_inst\|Eth_RX_FIFO:Eth_RX_FIFO_inst\|dcfifo:dcfifo_component\|dcfifo_i3m1:auto_generated\|wrptr_g\[8\]" {  } { { "db/dcfifo_i3m1.tdf" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/db/dcfifo_i3m1.tdf" 64 9 0 } } { "temporary_test_loc" "" { Generic "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/" { { 0 { 0 ""} 0 7581 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1653191285046 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SmartCamera:SmartCamera_inst\|TCP:TCP_inst\|Eth_RX_FIFO:Eth_RX_FIFO_inst\|dcfifo:dcfifo_component\|dcfifo_i3m1:auto_generated\|wrptr_g\[7\] " "Destination node SmartCamera:SmartCamera_inst\|TCP:TCP_inst\|Eth_RX_FIFO:Eth_RX_FIFO_inst\|dcfifo:dcfifo_component\|dcfifo_i3m1:auto_generated\|wrptr_g\[7\]" {  } { { "db/dcfifo_i3m1.tdf" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/db/dcfifo_i3m1.tdf" 64 9 0 } } { "temporary_test_loc" "" { Generic "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/" { { 0 { 0 ""} 0 7582 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1653191285046 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1653191285046 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1653191285046 ""}  } { { "src/sources/peripheral/webcamera/Ethernet/iprecieve.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/iprecieve.v" 18 -1 0 } } { "temporary_test_loc" "" { Generic "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/" { { 0 { 0 ""} 0 7165 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1653191285046 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "SmartCamera:SmartCamera_inst\|TCP:TCP_inst\|frequency_counter:frequency_counter_inst\|input_low  " "Automatically promoted node SmartCamera:SmartCamera_inst\|TCP:TCP_inst\|frequency_counter:frequency_counter_inst\|input_low " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1653191285046 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SmartCamera:SmartCamera_inst\|TCP:TCP_inst\|frequency_counter:frequency_counter_inst\|input_low~0 " "Destination node SmartCamera:SmartCamera_inst\|TCP:TCP_inst\|frequency_counter:frequency_counter_inst\|input_low~0" {  } { { "src/sources/peripheral/webcamera/frequency_counter.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/frequency_counter.v" 12 -1 0 } } { "temporary_test_loc" "" { Generic "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/" { { 0 { 0 ""} 0 48134 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1653191285046 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1653191285046 ""}  } { { "src/sources/peripheral/webcamera/frequency_counter.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/frequency_counter.v" 12 -1 0 } } { "temporary_test_loc" "" { Generic "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/" { { 0 { 0 ""} 0 6582 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1653191285046 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "SmartCamera:SmartCamera_inst\|wire_2Hz  " "Automatically promoted node SmartCamera:SmartCamera_inst\|wire_2Hz " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1653191285046 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SmartCamera:SmartCamera_inst\|wire_2Hz~0 " "Destination node SmartCamera:SmartCamera_inst\|wire_2Hz~0" {  } { { "src/sources/peripheral/webcamera/SmartCamera.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/SmartCamera.v" 624 -1 0 } } { "temporary_test_loc" "" { Generic "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/" { { 0 { 0 ""} 0 32645 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1653191285046 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1653191285046 ""}  } { { "src/sources/peripheral/webcamera/SmartCamera.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/SmartCamera.v" 624 -1 0 } } { "temporary_test_loc" "" { Generic "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/" { { 0 { 0 ""} 0 9342 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1653191285046 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "SmartCamera:SmartCamera_inst\|frame_vsync  " "Automatically promoted node SmartCamera:SmartCamera_inst\|frame_vsync " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1653191285046 ""}  } { { "src/sources/peripheral/webcamera/SmartCamera.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/SmartCamera.v" 116 -1 0 } } { "temporary_test_loc" "" { Generic "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/" { { 0 { 0 ""} 0 9333 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1653191285046 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "SmartCamera:SmartCamera_inst\|sdram_top:sdram_top_inst\|sdram_controller:u_sdram_controller\|sdram_cmd:u_sdram_cmd\|sdram_dqm_reg\[0\]  " "Automatically promoted node SmartCamera:SmartCamera_inst\|sdram_top:sdram_top_inst\|sdram_controller:u_sdram_controller\|sdram_cmd:u_sdram_cmd\|sdram_dqm_reg\[0\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1653191285046 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SmartCamera:SmartCamera_inst\|sdram_top:sdram_top_inst\|sdram_controller:u_sdram_controller\|sdram_cmd:u_sdram_cmd\|sdram_dqm\[0\]~0 " "Destination node SmartCamera:SmartCamera_inst\|sdram_top:sdram_top_inst\|sdram_controller:u_sdram_controller\|sdram_cmd:u_sdram_cmd\|sdram_dqm\[0\]~0" {  } { { "src/sources/peripheral/webcamera/sdram/sdram_cmd.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/sdram/sdram_cmd.v" 78 -1 0 } } { "temporary_test_loc" "" { Generic "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/" { { 0 { 0 ""} 0 31217 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1653191285046 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SmartCamera:SmartCamera_inst\|sdram_top:sdram_top_inst\|sdram_controller:u_sdram_controller\|sdram_cmd:u_sdram_cmd\|sdram_dqm_reg\[0\]~9 " "Destination node SmartCamera:SmartCamera_inst\|sdram_top:sdram_top_inst\|sdram_controller:u_sdram_controller\|sdram_cmd:u_sdram_cmd\|sdram_dqm_reg\[0\]~9" {  } { { "src/sources/peripheral/webcamera/sdram/sdram_cmd.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/sdram/sdram_cmd.v" 78 -1 0 } } { "temporary_test_loc" "" { Generic "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/" { { 0 { 0 ""} 0 67210 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1653191285046 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1653191285046 ""}  } { { "src/sources/peripheral/webcamera/sdram/sdram_cmd.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/sdram/sdram_cmd.v" 78 -1 0 } } { "temporary_test_loc" "" { Generic "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/" { { 0 { 0 ""} 0 1379 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1653191285046 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "SmartCamera:SmartCamera_inst\|SMC:SMC_inst\|clk_1M  " "Automatically promoted node SmartCamera:SmartCamera_inst\|SMC:SMC_inst\|clk_1M " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1653191285046 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SmartCamera:SmartCamera_inst\|SMC:SMC_inst\|MDC " "Destination node SmartCamera:SmartCamera_inst\|SMC:SMC_inst\|MDC" {  } { { "src/sources/peripheral/webcamera/Ethernet/SMC.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/SMC.v" 14 -1 0 } } { "temporary_test_loc" "" { Generic "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/" { { 0 { 0 ""} 0 8556 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1653191285046 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SmartCamera:SmartCamera_inst\|SMC:SMC_inst\|clk_1M~0 " "Destination node SmartCamera:SmartCamera_inst\|SMC:SMC_inst\|clk_1M~0" {  } { { "src/sources/peripheral/webcamera/Ethernet/SMC.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/SMC.v" 29 -1 0 } } { "temporary_test_loc" "" { Generic "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/" { { 0 { 0 ""} 0 30858 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1653191285046 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1653191285046 ""}  } { { "src/sources/peripheral/webcamera/Ethernet/SMC.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/SMC.v" 29 -1 0 } } { "temporary_test_loc" "" { Generic "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/" { { 0 { 0 ""} 0 8559 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1653191285046 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "WideOr8~1  " "Automatically promoted node WideOr8~1 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1653191285046 ""}  } { { "src/sources/CortexM3.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/CortexM3.v" 1003 -1 0 } } { "temporary_test_loc" "" { Generic "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/" { { 0 { 0 ""} 0 47990 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1653191285046 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "SmartCamera:SmartCamera_inst\|TCP:TCP_inst\|iprecieve:iprecieve_inst\|data_receive  " "Automatically promoted node SmartCamera:SmartCamera_inst\|TCP:TCP_inst\|iprecieve:iprecieve_inst\|data_receive " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1653191285046 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SmartCamera:SmartCamera_inst\|TCP:TCP_inst\|iprecieve:iprecieve_inst\|Selector33~0 " "Destination node SmartCamera:SmartCamera_inst\|TCP:TCP_inst\|iprecieve:iprecieve_inst\|Selector33~0" {  } { { "src/sources/peripheral/webcamera/Ethernet/iprecieve.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/iprecieve.v" 60 -1 0 } } { "temporary_test_loc" "" { Generic "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/" { { 0 { 0 ""} 0 53411 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1653191285046 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1653191285046 ""}  } { { "src/sources/peripheral/webcamera/Ethernet/iprecieve.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/iprecieve.v" 22 -1 0 } } { "temporary_test_loc" "" { Generic "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/" { { 0 { 0 ""} 0 7207 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1653191285046 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "cortexm3ds_logic:ulogic\|H8bdt6~0  " "Automatically promoted node cortexm3ds_logic:ulogic\|H8bdt6~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1653191285046 ""}  } { { "src/sources/core/cortexm3ds_logic.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/core/cortexm3ds_logic.v" 174 -1 0 } } { "temporary_test_loc" "" { Generic "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/" { { 0 { 0 ""} 0 32486 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1653191285046 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "SmartCamera:SmartCamera_inst\|rst_n~0  " "Automatically promoted node SmartCamera:SmartCamera_inst\|rst_n~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1653191285046 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SmartCamera:SmartCamera_inst\|jpeg_core:jpeg_core_inst\|jpeg_idct:u_jpeg_idct\|jpeg_idct_ram:u_input\|block_ready_q\[3\] " "Destination node SmartCamera:SmartCamera_inst\|jpeg_core:jpeg_core_inst\|jpeg_idct:u_jpeg_idct\|jpeg_idct_ram:u_input\|block_ready_q\[3\]" {  } { { "src/sources/peripheral/webcamera/jpeg_core/jpeg_idct_ram.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/jpeg_core/jpeg_idct_ram.v" 279 -1 0 } } { "temporary_test_loc" "" { Generic "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/" { { 0 { 0 ""} 0 5848 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1653191285046 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SmartCamera:SmartCamera_inst\|jpeg_core:jpeg_core_inst\|jpeg_idct:u_jpeg_idct\|jpeg_idct_ram:u_input\|block_ready_q\[2\] " "Destination node SmartCamera:SmartCamera_inst\|jpeg_core:jpeg_core_inst\|jpeg_idct:u_jpeg_idct\|jpeg_idct_ram:u_input\|block_ready_q\[2\]" {  } { { "src/sources/peripheral/webcamera/jpeg_core/jpeg_idct_ram.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/jpeg_core/jpeg_idct_ram.v" 279 -1 0 } } { "temporary_test_loc" "" { Generic "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/" { { 0 { 0 ""} 0 5849 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1653191285046 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SmartCamera:SmartCamera_inst\|jpeg_core:jpeg_core_inst\|jpeg_idct:u_jpeg_idct\|jpeg_idct_ram:u_input\|block_ready_q\[1\] " "Destination node SmartCamera:SmartCamera_inst\|jpeg_core:jpeg_core_inst\|jpeg_idct:u_jpeg_idct\|jpeg_idct_ram:u_input\|block_ready_q\[1\]" {  } { { "src/sources/peripheral/webcamera/jpeg_core/jpeg_idct_ram.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/jpeg_core/jpeg_idct_ram.v" 279 -1 0 } } { "temporary_test_loc" "" { Generic "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/" { { 0 { 0 ""} 0 5915 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1653191285046 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SmartCamera:SmartCamera_inst\|jpeg_core:jpeg_core_inst\|jpeg_idct:u_jpeg_idct\|jpeg_idct_ram:u_input\|block_ready_q\[0\] " "Destination node SmartCamera:SmartCamera_inst\|jpeg_core:jpeg_core_inst\|jpeg_idct:u_jpeg_idct\|jpeg_idct_ram:u_input\|block_ready_q\[0\]" {  } { { "src/sources/peripheral/webcamera/jpeg_core/jpeg_idct_ram.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/jpeg_core/jpeg_idct_ram.v" 279 -1 0 } } { "temporary_test_loc" "" { Generic "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/" { { 0 { 0 ""} 0 5916 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1653191285046 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SmartCamera:SmartCamera_inst\|jpeg_core:jpeg_core_inst\|jpeg_dqt:u_jpeg_dqt\|inport_eob_q " "Destination node SmartCamera:SmartCamera_inst\|jpeg_core:jpeg_core_inst\|jpeg_dqt:u_jpeg_dqt\|inport_eob_q" {  } { { "src/sources/peripheral/webcamera/jpeg_core/jpeg_dqt.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/jpeg_core/jpeg_dqt.v" 205 -1 0 } } { "temporary_test_loc" "" { Generic "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/" { { 0 { 0 ""} 0 3009 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1653191285046 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SmartCamera:SmartCamera_inst\|jpeg_core:jpeg_core_inst\|jpeg_bitbuffer:u_jpeg_bitbuffer\|drain_q " "Destination node SmartCamera:SmartCamera_inst\|jpeg_core:jpeg_core_inst\|jpeg_bitbuffer:u_jpeg_bitbuffer\|drain_q" {  } { { "src/sources/peripheral/webcamera/jpeg_core/jpeg_bitbuffer.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/jpeg_core/jpeg_bitbuffer.v" 60 -1 0 } } { "temporary_test_loc" "" { Generic "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/" { { 0 { 0 ""} 0 2456 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1653191285046 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SmartCamera:SmartCamera_inst\|jpeg_core:jpeg_core_inst\|jpeg_mcu_proc:u_jpeg_mcu_proc\|jpeg_mcu_id:u_id\|end_of_image_q " "Destination node SmartCamera:SmartCamera_inst\|jpeg_core:jpeg_core_inst\|jpeg_mcu_proc:u_jpeg_mcu_proc\|jpeg_mcu_id:u_id\|end_of_image_q" {  } { { "src/sources/peripheral/webcamera/jpeg_core/jpeg_mcu_id.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/jpeg_core/jpeg_mcu_id.v" 130 -1 0 } } { "temporary_test_loc" "" { Generic "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/" { { 0 { 0 ""} 0 2160 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1653191285046 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SmartCamera:SmartCamera_inst\|jpeg_core:jpeg_core_inst\|jpeg_dht:u_jpeg_dht\|lookup_valid_q " "Destination node SmartCamera:SmartCamera_inst\|jpeg_core:jpeg_core_inst\|jpeg_dht:u_jpeg_dht\|lookup_valid_q" {  } { { "src/sources/peripheral/webcamera/jpeg_core/jpeg_dht.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/jpeg_core/jpeg_dht.v" 790 -1 0 } } { "temporary_test_loc" "" { Generic "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/" { { 0 { 0 ""} 0 6279 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1653191285046 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SmartCamera:SmartCamera_inst\|jpeg_core:jpeg_core_inst\|jpeg_input:u_jpeg_input\|eof_q " "Destination node SmartCamera:SmartCamera_inst\|jpeg_core:jpeg_core_inst\|jpeg_input:u_jpeg_input\|eof_q" {  } { { "src/sources/peripheral/webcamera/jpeg_core/jpeg_input.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/jpeg_core/jpeg_input.v" 527 -1 0 } } { "temporary_test_loc" "" { Generic "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/" { { 0 { 0 ""} 0 6422 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1653191285046 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SmartCamera:SmartCamera_inst\|jpeg_core:jpeg_core_inst\|jpeg_input:u_jpeg_input\|start_q " "Destination node SmartCamera:SmartCamera_inst\|jpeg_core:jpeg_core_inst\|jpeg_input:u_jpeg_input\|start_q" {  } { { "src/sources/peripheral/webcamera/jpeg_core/jpeg_input.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/jpeg_core/jpeg_input.v" 539 -1 0 } } { "temporary_test_loc" "" { Generic "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/" { { 0 { 0 ""} 0 6421 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1653191285046 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1653191285046 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1653191285046 ""}  } { { "src/sources/peripheral/webcamera/SmartCamera.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/SmartCamera.v" 65 -1 0 } } { "temporary_test_loc" "" { Generic "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/" { { 0 { 0 ""} 0 31892 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1653191285046 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "cortexm3ds_logic:ulogic\|Ik2nz6  " "Automatically promoted node cortexm3ds_logic:ulogic\|Ik2nz6 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1653191285046 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cortexm3ds_logic:ulogic\|H8bdt6~0 " "Destination node cortexm3ds_logic:ulogic\|H8bdt6~0" {  } { { "src/sources/core/cortexm3ds_logic.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/core/cortexm3ds_logic.v" 174 -1 0 } } { "temporary_test_loc" "" { Generic "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/" { { 0 { 0 ""} 0 32486 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1653191285046 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1653191285046 ""}  } { { "src/sources/core/cortexm3ds_logic.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/core/cortexm3ds_logic.v" 6524 -1 0 } } { "temporary_test_loc" "" { Generic "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/" { { 0 { 0 ""} 0 19800 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1653191285046 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "cpuresetn  " "Automatically promoted node cpuresetn " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1653191285046 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SmartCamera:SmartCamera_inst\|System_reg\[9\]\[0\] " "Destination node SmartCamera:SmartCamera_inst\|System_reg\[9\]\[0\]" {  } { { "src/sources/peripheral/webcamera/SmartCamera.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/SmartCamera.v" 209 -1 0 } } { "temporary_test_loc" "" { Generic "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/" { { 0 { 0 ""} 0 8806 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1653191285046 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SmartCamera:SmartCamera_inst\|System_reg\[9\]\[6\] " "Destination node SmartCamera:SmartCamera_inst\|System_reg\[9\]\[6\]" {  } { { "src/sources/peripheral/webcamera/SmartCamera.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/SmartCamera.v" 209 -1 0 } } { "temporary_test_loc" "" { Generic "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/" { { 0 { 0 ""} 0 8800 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1653191285046 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SmartCamera:SmartCamera_inst\|System_reg\[9\]\[7\] " "Destination node SmartCamera:SmartCamera_inst\|System_reg\[9\]\[7\]" {  } { { "src/sources/peripheral/webcamera/SmartCamera.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/SmartCamera.v" 209 -1 0 } } { "temporary_test_loc" "" { Generic "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/" { { 0 { 0 ""} 0 8799 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1653191285046 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SmartCamera:SmartCamera_inst\|System_reg\[8\]\[16\] " "Destination node SmartCamera:SmartCamera_inst\|System_reg\[8\]\[16\]" {  } { { "src/sources/peripheral/webcamera/SmartCamera.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/SmartCamera.v" 209 -1 0 } } { "temporary_test_loc" "" { Generic "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/" { { 0 { 0 ""} 0 8817 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1653191285046 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SmartCamera:SmartCamera_inst\|System_reg\[9\]\[16\] " "Destination node SmartCamera:SmartCamera_inst\|System_reg\[9\]\[16\]" {  } { { "src/sources/peripheral/webcamera/SmartCamera.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/SmartCamera.v" 209 -1 0 } } { "temporary_test_loc" "" { Generic "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/" { { 0 { 0 ""} 0 8790 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1653191285046 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SmartCamera:SmartCamera_inst\|System_reg\[9\]\[4\] " "Destination node SmartCamera:SmartCamera_inst\|System_reg\[9\]\[4\]" {  } { { "src/sources/peripheral/webcamera/SmartCamera.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/SmartCamera.v" 209 -1 0 } } { "temporary_test_loc" "" { Generic "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/" { { 0 { 0 ""} 0 8802 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1653191285046 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SmartCamera:SmartCamera_inst\|System_reg\[8\]\[20\] " "Destination node SmartCamera:SmartCamera_inst\|System_reg\[8\]\[20\]" {  } { { "src/sources/peripheral/webcamera/SmartCamera.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/SmartCamera.v" 209 -1 0 } } { "temporary_test_loc" "" { Generic "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/" { { 0 { 0 ""} 0 8813 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1653191285046 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SmartCamera:SmartCamera_inst\|System_reg\[9\]\[20\] " "Destination node SmartCamera:SmartCamera_inst\|System_reg\[9\]\[20\]" {  } { { "src/sources/peripheral/webcamera/SmartCamera.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/SmartCamera.v" 209 -1 0 } } { "temporary_test_loc" "" { Generic "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/" { { 0 { 0 ""} 0 8786 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1653191285046 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SmartCamera:SmartCamera_inst\|System_reg\[8\]\[24\] " "Destination node SmartCamera:SmartCamera_inst\|System_reg\[8\]\[24\]" {  } { { "src/sources/peripheral/webcamera/SmartCamera.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/SmartCamera.v" 209 -1 0 } } { "temporary_test_loc" "" { Generic "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/" { { 0 { 0 ""} 0 8809 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1653191285046 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SmartCamera:SmartCamera_inst\|System_reg\[9\]\[24\] " "Destination node SmartCamera:SmartCamera_inst\|System_reg\[9\]\[24\]" {  } { { "src/sources/peripheral/webcamera/SmartCamera.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/SmartCamera.v" 209 -1 0 } } { "temporary_test_loc" "" { Generic "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/" { { 0 { 0 ""} 0 8782 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1653191285046 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1653191285046 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1653191285046 ""}  } { { "src/sources/CortexM3.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/CortexM3.v" 80 -1 0 } } { "temporary_test_loc" "" { Generic "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/" { { 0 { 0 ""} 0 24791 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1653191285046 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "cortexm3ds_logic:ulogic\|Ym2nz6  " "Automatically promoted node cortexm3ds_logic:ulogic\|Ym2nz6 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1653191285046 ""}  } { { "src/sources/core/cortexm3ds_logic.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/core/cortexm3ds_logic.v" 6524 -1 0 } } { "temporary_test_loc" "" { Generic "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/" { { 0 { 0 ""} 0 19804 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1653191285046 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1653191289276 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1653191289316 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1653191289326 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1653191289386 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1653191289486 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1653191289576 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1653191292707 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "385 Embedded multiplier block " "Packed 385 registers into blocks of type Embedded multiplier block" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1653191292757 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_DUPLICATED" "8 " "Created 8 register duplicates" {  } {  } 1 176220 "Created %1!d! register duplicates" 0 0 "Design Software" 0 -1 1653191292757 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1653191292757 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "2 unused 2.5V 1 1 0 " "Number of I/O pins in group: 2 (unused VREF, 2.5V VCCIO, 1 input, 1 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1653191293057 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1653191293057 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1653191293057 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use 2.5V 11 22 " "I/O bank number 1 does not use VREF pins and has 2.5V VCCIO pins. 11 total pin(s) used --  22 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1653191293057 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use 2.5V 20 21 " "I/O bank number 2 does not use VREF pins and has 2.5V VCCIO pins. 20 total pin(s) used --  21 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1653191293057 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use 2.5V 28 14 " "I/O bank number 3 does not use VREF pins and has 2.5V VCCIO pins. 28 total pin(s) used --  14 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1653191293057 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use 2.5V 6 37 " "I/O bank number 4 does not use VREF pins and has 2.5V VCCIO pins. 6 total pin(s) used --  37 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1653191293057 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use 2.5V 14 27 " "I/O bank number 5 does not use VREF pins and has 2.5V VCCIO pins. 14 total pin(s) used --  27 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1653191293057 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use 2.5V 18 21 " "I/O bank number 6 does not use VREF pins and has 2.5V VCCIO pins. 18 total pin(s) used --  21 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1653191293057 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 43 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  43 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1653191293057 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use 2.5V 18 25 " "I/O bank number 8 does not use VREF pins and has 2.5V VCCIO pins. 18 total pin(s) used --  25 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1653191293057 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1653191293057 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1653191293057 ""}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "SmartCamera:SmartCamera_inst\|pll_clk:u_pll_clk\|altpll:altpll_component\|pll_clk_altpll:auto_generated\|pll1 clk\[2\] sdram_clk~output " "PLL \"SmartCamera:SmartCamera_inst\|pll_clk:u_pll_clk\|altpll:altpll_component\|pll_clk_altpll:auto_generated\|pll1\" output port clk\[2\] feeds output pin \"sdram_clk~output\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "db/pll_clk_altpll.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/db/pll_clk_altpll.v" 43 -1 0 } } { "altpll.tdf" "" { Text "g:/software/quartusprimestd/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "src/sources/peripheral/webcamera/IP/pll_clk.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/IP/pll_clk.v" 98 0 0 } } { "src/sources/peripheral/webcamera/SmartCamera.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/SmartCamera.v" 194 0 0 } } { "src/sources/CortexM3.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/CortexM3.v" 892 0 0 } } { "src/sources/CortexM3.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/CortexM3.v" 45 0 0 } }  } 0 15064 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "Fitter" 0 -1 1653191293397 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:28 " "Fitter preparation operations ending: elapsed time is 00:00:28" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1653191297257 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1653191297317 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1653191302668 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:29 " "Fitter placement preparation operations ending: elapsed time is 00:00:29" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1653191331891 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1653191332311 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1653191587678 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:04:16 " "Fitter placement operations ending: elapsed time is 00:04:16" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1653191587678 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1653191598724 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "26 " "Router estimated average interconnect usage is 26% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "49 X33_Y32 X43_Y42 " "Router estimated peak interconnect usage is 49% of the available device resources in the region that extends from location X33_Y32 to location X43_Y42" {  } { { "loc" "" { Generic "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/" { { 1 { 0 "Router estimated peak interconnect usage is 49% of the available device resources in the region that extends from location X33_Y32 to location X43_Y42"} { { 12 { 0 ""} 33 32 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1653191654575 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1653191654575 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1653191702876 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1653191702876 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:01:41 " "Fitter routing operations ending: elapsed time is 00:01:41" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1653191702886 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 79.95 " "Total time spent on timing analysis during the Fitter is 79.95 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1653191704056 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1653191704356 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1653191710068 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1653191710088 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1653191717563 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:20 " "Fitter post-fit operations ending: elapsed time is 00:00:20" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1653191724422 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/output_files/Smart_camera.fit.smsg " "Generated suppressed messages file F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/output_files/Smart_camera.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1653191732512 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 11 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 11 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5870 " "Peak virtual memory: 5870 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1653191740065 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun May 22 11:55:40 2022 " "Processing ended: Sun May 22 11:55:40 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1653191740065 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:07:55 " "Elapsed time: 00:07:55" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1653191740065 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:11:54 " "Total CPU time (on all processors): 00:11:54" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1653191740065 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1653191740065 ""}
