// Seed: 2216267095
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  inout wire id_5;
  inout wire id_4;
  input wire id_3;
  input wire id_2;
  output logic [7:0] id_1;
  assign id_1[-1'd0] = id_5;
endmodule
module module_1 #(
    parameter id_7 = 32'd88
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    _id_7
);
  input wire _id_7;
  input wire id_6;
  inout logic [7:0] id_5;
  output wire id_4;
  inout wand id_3;
  output wire id_2;
  module_0 modCall_1 (
      id_5,
      id_1,
      id_3,
      id_1,
      id_1
  );
  inout wire id_1;
  assign id_3 = -1;
  assign id_5[id_7 :-1] = 1 << -1;
endmodule
