// Seed: 461283895
module module_0;
  logic id_1 = id_1;
  module_2 modCall_1 ();
endmodule
module module_1 (
    input  wire id_0,
    input  tri1 id_1,
    output tri1 id_2,
    input  wire id_3
    , id_8,
    input  wand id_4,
    input  tri1 id_5,
    input  wor  id_6
);
  assign id_8 = -1;
  module_0 modCall_1 ();
  logic [1 : 1] id_9;
  ;
  assign id_8 = -1 == -1;
  wire id_10;
  ;
endmodule
module module_2;
  tri0 [-1 : 1 'b0] id_1;
  assign id_1 = -1'b0;
endmodule
