Release 14.7 - xst P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.04 secs
 
--> 
Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.04 secs
 
--> 
Reading design: decode_stage.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "decode_stage.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "decode_stage"
Output Format                      : NGC
Target Device                      : xc5vlx20t-2-ff323

---- Source Options
Top Module Name                    : decode_stage
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 32
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "/home/waseemh/Xilinx_Proj/CPU-2016/tested_src/top_CPU/register_file.vhd" in Library work.
Architecture behavioral of Entity register_file is up to date.
Compiling vhdl file "/home/waseemh/Xilinx_Proj/CPU-2016/untested_src/decode_stage.vhd" in Library work.
Entity <decode_stage> compiled.
Entity <decode_stage> (Architecture <Behavioral>) compiled.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <decode_stage> in library <work> (architecture <Behavioral>).

Analyzing hierarchy for entity <register_file> in library <work> (architecture <Behavioral>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <decode_stage> in library <work> (Architecture <Behavioral>).
Entity <decode_stage> analyzed. Unit <decode_stage> generated.

Analyzing Entity <register_file> in library <work> (Architecture <Behavioral>).
Entity <register_file> analyzed. Unit <register_file> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <register_file>.
    Related source file is "/home/waseemh/Xilinx_Proj/CPU-2016/tested_src/top_CPU/register_file.vhd".
WARNING:Xst:2110 - Clock of register <regFile_0> seems to be also used in the data or control logic of that element.
WARNING:Xst:2110 - Clock of register <regFile_1> seems to be also used in the data or control logic of that element.
WARNING:Xst:2110 - Clock of register <regFile_2> seems to be also used in the data or control logic of that element.
WARNING:Xst:2110 - Clock of register <regFile_3> seems to be also used in the data or control logic of that element.
WARNING:Xst:2110 - Clock of register <regFile_4> seems to be also used in the data or control logic of that element.
WARNING:Xst:2110 - Clock of register <regFile_5> seems to be also used in the data or control logic of that element.
WARNING:Xst:2110 - Clock of register <regFile_6> seems to be also used in the data or control logic of that element.
WARNING:Xst:2110 - Clock of register <regFile_7> seems to be also used in the data or control logic of that element.
WARNING:Xst:2110 - Clock of register <regFile_8> seems to be also used in the data or control logic of that element.
WARNING:Xst:2110 - Clock of register <regFile_9> seems to be also used in the data or control logic of that element.
WARNING:Xst:2110 - Clock of register <regFile_10> seems to be also used in the data or control logic of that element.
WARNING:Xst:2110 - Clock of register <regFile_11> seems to be also used in the data or control logic of that element.
WARNING:Xst:2110 - Clock of register <regFile_12> seems to be also used in the data or control logic of that element.
WARNING:Xst:2110 - Clock of register <regFile_13> seems to be also used in the data or control logic of that element.
WARNING:Xst:2110 - Clock of register <regFile_14> seems to be also used in the data or control logic of that element.
WARNING:Xst:2110 - Clock of register <regFile_15> seems to be also used in the data or control logic of that element.
WARNING:Xst:2110 - Clock of register <regFile_20> seems to be also used in the data or control logic of that element.
WARNING:Xst:2110 - Clock of register <regFile_16> seems to be also used in the data or control logic of that element.
WARNING:Xst:2110 - Clock of register <regFile_21> seems to be also used in the data or control logic of that element.
WARNING:Xst:2110 - Clock of register <regFile_17> seems to be also used in the data or control logic of that element.
WARNING:Xst:2110 - Clock of register <regFile_22> seems to be also used in the data or control logic of that element.
WARNING:Xst:2110 - Clock of register <regFile_18> seems to be also used in the data or control logic of that element.
WARNING:Xst:2110 - Clock of register <regFile_23> seems to be also used in the data or control logic of that element.
WARNING:Xst:2110 - Clock of register <regFile_19> seems to be also used in the data or control logic of that element.
WARNING:Xst:2110 - Clock of register <regFile_24> seems to be also used in the data or control logic of that element.
WARNING:Xst:2110 - Clock of register <regFile_25> seems to be also used in the data or control logic of that element.
WARNING:Xst:2110 - Clock of register <regFile_30> seems to be also used in the data or control logic of that element.
WARNING:Xst:2110 - Clock of register <regFile_26> seems to be also used in the data or control logic of that element.
WARNING:Xst:2110 - Clock of register <regFile_31> seems to be also used in the data or control logic of that element.
WARNING:Xst:2110 - Clock of register <regFile_27> seems to be also used in the data or control logic of that element.
WARNING:Xst:2110 - Clock of register <regFile_28> seems to be also used in the data or control logic of that element.
WARNING:Xst:2110 - Clock of register <regFile_29> seems to be also used in the data or control logic of that element.
    Found 16-bit 32-to-1 multiplexer for signal <data_out_a>.
    Found 16-bit 32-to-1 multiplexer for signal <data_out_b>.
    Found 512-bit register for signal <regFile>.
INFO:Xst:738 - HDL ADVISOR - 512 flip-flops were inferred for signal <regFile>. You may be trying to describe a RAM in a way that is incompatible with block and distributed RAM resources available on Xilinx devices, or with a specific template that is not supported. Please review the Xilinx resources documentation and the XST user manual for coding guidelines. Taking advantage of RAM resources will lead to improved device usage and reduced synthesis time.
    Summary:
	inferred 512 D-type flip-flop(s).
	inferred  32 Multiplexer(s).
Unit <register_file> synthesized.


Synthesizing Unit <decode_stage>.
    Related source file is "/home/waseemh/Xilinx_Proj/CPU-2016/untested_src/decode_stage.vhd".
WARNING:Xst:647 - Input <IF_ID<31>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Register <dec_exe<21>> equivalent to <dec_exe<0>> has been removed
    Register <dec_exe<22>> equivalent to <dec_exe<1>> has been removed
    Register <dec_exe<2>> equivalent to <dec_exe<23>> has been removed
    Register <dec_exe<3>> equivalent to <dec_exe<24>> has been removed
    Register <dec_exe<4>> equivalent to <dec_exe<25>> has been removed
    Found 63-bit register for signal <dec_exe<85:23>>.
    Found 16-bit register for signal <dec_exe<20:5>>.
    Found 2-bit register for signal <dec_exe<1:0>>.
    Summary:
	inferred  81 D-type flip-flop(s).
Unit <decode_stage> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Registers                                            : 113
 1-bit register                                        : 81
 16-bit register                                       : 32
# Multiplexers                                         : 2
 16-bit 32-to-1 multiplexer                            : 2

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Registers                                            : 593
 Flip-Flops                                            : 593
# Multiplexers                                         : 32
 1-bit 32-to-1 multiplexer                             : 32

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
INFO:Xst:2261 - The FF/Latch <dec_exe_81> in Unit <decode_stage> is equivalent to the following FF/Latch, which will be removed : <dec_exe_85> 

Optimizing unit <decode_stage> ...

Optimizing unit <register_file> ...

Mapping all equations...
Building and optimizing final netlist ...
INFO:Xst:2261 - The FF/Latch <dec_exe_79> in Unit <decode_stage> is equivalent to the following FF/Latch, which will be removed : <dec_exe_80> 
Found area constraint ratio of 100 (+ 5) on block decode_stage, actual ratio is 6.
FlipFlop dec_exe_81 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop dec_exe_79 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop dec_exe_25 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop dec_exe_24 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop dec_exe_23 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop dec_exe_1 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop dec_exe_0 has been replicated 1 time(s) to handle iob=true attribute.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 598
 Flip-Flops                                            : 598

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : decode_stage.ngr
Top Level Output File Name         : decode_stage
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 158

Cell Usage :
# BELS                             : 409
#      LUT2                        : 16
#      LUT3                        : 4
#      LUT4                        : 2
#      LUT5                        : 3
#      LUT6                        : 352
#      MUXF7                       : 32
# FlipFlops/Latches                : 598
#      FD                          : 83
#      FDE_1                       : 512
#      FDR                         : 3
# Clock Buffers                    : 1
#      BUFG                        : 1
# IO Buffers                       : 157
#      IBUF                        : 71
#      OBUF                        : 86
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 5vlx20tff323-2 


Slice Logic Utilization: 
 Number of Slice Registers:             544  out of  12480     4%  
 Number of Slice LUTs:                  377  out of  12480     3%  
    Number used as Logic:               377  out of  12480     3%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    853
   Number with an unused Flip Flop:     309  out of    853    36%  
   Number with an unused LUT:           476  out of    853    55%  
   Number of fully used LUT-FF pairs:    68  out of    853     7%  
   Number of unique control sets:        34

IO Utilization: 
 Number of IOs:                         158
 Number of bonded IOBs:                 157  out of    172    91%  
    IOB Flip Flops/Latches:              54

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     32     3%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | IBUF+BUFG              | 598   |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -2

   Minimum period: 4.219ns (Maximum Frequency: 237.029MHz)
   Minimum input arrival time before clock: 2.766ns
   Maximum output required time after clock: 2.826ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 4.219ns (frequency: 237.029MHz)
  Total number of paths / destination ports: 1024 / 32
-------------------------------------------------------------------------
Delay:               2.109ns (Levels of Logic = 3)
  Source:            regFile/regFile_31_7 (FF)
  Destination:       dec_exe_49 (FF)
  Source Clock:      clk falling
  Destination Clock: clk rising

  Data Path: regFile/regFile_31_7 to dec_exe_49
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE_1:C->Q            2   0.396   0.666  regFile/regFile_31_7 (regFile/regFile_31_7)
     LUT6:I2->O            1   0.086   0.662  regFile/mux29_9 (regFile/mux29_9)
     LUT6:I2->O            1   0.086   0.000  regFile/mux29_3 (regFile/mux29_3)
     MUXF7:I1->O           1   0.214   0.000  regFile/mux29_2_f7 (read_data_2<7>)
     FD:D                     -0.022          dec_exe_33
    ----------------------------------------
    Total                      2.109ns (0.782ns logic, 1.327ns route)
                                       (37.1% logic, 62.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 5874 / 1113
-------------------------------------------------------------------------
Offset:              2.766ns (Levels of Logic = 4)
  Source:            IF_ID<17> (PAD)
  Destination:       dec_exe_30 (FF)
  Destination Clock: clk rising

  Data Path: IF_ID<17> to dec_exe_30
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           129   0.694   1.024  IF_ID_17_IBUF (IF_ID_17_IBUF)
     LUT6:I0->O            1   0.086   0.662  regFile/mux31_9 (regFile/mux31_9)
     LUT6:I2->O            1   0.086   0.000  regFile/mux31_3 (regFile/mux31_3)
     MUXF7:I1->O           1   0.214   0.000  regFile/mux31_2_f7 (read_data_2<9>)
     FD:D                     -0.022          dec_exe_35
    ----------------------------------------
    Total                      2.766ns (1.080ns logic, 1.686ns route)
                                       (39.1% logic, 60.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 86 / 86
-------------------------------------------------------------------------
Offset:              2.826ns (Levels of Logic = 1)
  Source:            dec_exe_81_1 (FF)
  Destination:       dec_exe<85> (PAD)
  Source Clock:      clk rising

  Data Path: dec_exe_81_1 to dec_exe<85>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               1   0.396   0.286  dec_exe_81_1 (dec_exe_81_1)
     OBUF:I->O                 2.144          dec_exe_85_OBUF (dec_exe<85>)
    ----------------------------------------
    Total                      2.826ns (2.540ns logic, 0.286ns route)
                                       (89.9% logic, 10.1% route)

=========================================================================


Total REAL time to Xst completion: 7.00 secs
Total CPU time to Xst completion: 7.34 secs
 
--> 


Total memory usage is 562460 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   33 (   0 filtered)
Number of infos    :    3 (   0 filtered)

