Release 13.4 - xst O.87xd (lin64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
--> 

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input Format                       : MIXED
Input File Name                    : "nf10_switch_output_port_lookup_0_wrapper_xst.prj"
Verilog Include Directory          : {"/home/mshahbaz/Personal/repo/mshahbaz/NetFPGA-10G-live/projects/reference_switch/hw/pcores/" "/home/mshahbaz/Personal/repo/mshahbaz/NetFPGA-10G-live/lib/hw/contrib/pcores/" "/home/mshahbaz/Personal/repo/mshahbaz/NetFPGA-10G-live/lib/hw/std/pcores/" "/home/mshahbaz/Personal/repo/mshahbaz/NetFPGA-10G-live/lib/hw/xilinx/pcores/" "/media/Xilinx13.4/ISE_DS/EDK/hw/XilinxBFMinterface/pcores/" "/media/Xilinx13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/" }

---- Target Parameters
Target Device                      : xc5vtx240tff1759-2
Output File Name                   : "../implementation/nf10_switch_output_port_lookup_0_wrapper.ngc"

---- Source Options
Top Module Name                    : nf10_switch_output_port_lookup_0_wrapper

---- Target Options
Add IO Buffers                     : NO

---- General Options
Optimization Goal                  : speed
Netlist Hierarchy                  : as_optimized
Optimization Effort                : 1
Hierarchy Separator                : /

---- Other Options
Cores Search Directories           : {../implementation}

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "/home/mshahbaz/Personal/repo/mshahbaz/NetFPGA-10G-live/lib/hw/xilinx/pcores/proc_common_v3_00_a/hdl/vhdl/family_support.vhd" in Library proc_common_v3_00_a.
Package <family_support> compiled.
Package body <family_support> compiled.
Compiling vhdl file "/home/mshahbaz/Personal/repo/mshahbaz/NetFPGA-10G-live/lib/hw/xilinx/pcores/proc_common_v3_00_a/hdl/vhdl/proc_common_pkg.vhd" in Library proc_common_v3_00_a.
Package <proc_common_pkg> compiled.
Package body <proc_common_pkg> compiled.
Compiling vhdl file "/home/mshahbaz/Personal/repo/mshahbaz/NetFPGA-10G-live/lib/hw/xilinx/pcores/proc_common_v3_00_a/hdl/vhdl/inferred_lut4.vhd" in Library proc_common_v3_00_a.
Entity <inferred_lut4> compiled.
Entity <inferred_lut4> (Architecture <implementation>) compiled.
Compiling vhdl file "/home/mshahbaz/Personal/repo/mshahbaz/NetFPGA-10G-live/lib/hw/xilinx/pcores/proc_common_v3_00_a/hdl/vhdl/muxf_struct_f.vhd" in Library proc_common_v3_00_a.
Entity <muxf_struct> compiled.
Entity <muxf_struct> (Architecture <imp>) compiled.
Entity <muxf_struct_f> compiled.
Entity <muxf_struct_f> (Architecture <imp>) compiled.
Compiling vhdl file "/home/mshahbaz/Personal/repo/mshahbaz/NetFPGA-10G-live/lib/hw/xilinx/pcores/proc_common_v3_00_a/hdl/vhdl/pf_counter_bit.vhd" in Library proc_common_v3_00_a.
Entity <pf_counter_bit> compiled.
Entity <pf_counter_bit> (Architecture <implementation>) compiled.
Compiling vhdl file "/home/mshahbaz/Personal/repo/mshahbaz/NetFPGA-10G-live/lib/hw/xilinx/pcores/proc_common_v3_00_a/hdl/vhdl/cntr_incr_decr_addn_f.vhd" in Library proc_common_v3_00_a.
Entity <cntr_incr_decr_addn_f> compiled.
Entity <cntr_incr_decr_addn_f> (Architecture <imp>) compiled.
Compiling vhdl file "/home/mshahbaz/Personal/repo/mshahbaz/NetFPGA-10G-live/lib/hw/xilinx/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd" in Library proc_common_v3_00_a.
Entity <dynshreg_f> compiled.
Entity <dynshreg_f> (Architecture <behavioral>) compiled.
Compiling vhdl file "/home/mshahbaz/Personal/repo/mshahbaz/NetFPGA-10G-live/lib/hw/xilinx/pcores/proc_common_v3_00_a/hdl/vhdl/pf_adder_bit.vhd" in Library proc_common_v3_00_a.
Entity <pf_adder_bit> compiled.
Entity <pf_adder_bit> (Architecture <implementation>) compiled.
Compiling vhdl file "/home/mshahbaz/Personal/repo/mshahbaz/NetFPGA-10G-live/lib/hw/xilinx/pcores/proc_common_v3_00_a/hdl/vhdl/pf_counter.vhd" in Library proc_common_v3_00_a.
Entity <pf_counter> compiled.
Entity <pf_counter> (Architecture <implementation>) compiled.
Compiling vhdl file "/home/mshahbaz/Personal/repo/mshahbaz/NetFPGA-10G-live/lib/hw/xilinx/pcores/proc_common_v3_00_a/hdl/vhdl/pf_occ_counter.vhd" in Library proc_common_v3_00_a.
Entity <pf_occ_counter> compiled.
Entity <pf_occ_counter> (Architecture <implementation>) compiled.
Compiling vhdl file "/home/mshahbaz/Personal/repo/mshahbaz/NetFPGA-10G-live/lib/hw/xilinx/pcores/proc_common_v3_00_a/hdl/vhdl/counter_bit.vhd" in Library proc_common_v3_00_a.
Entity <counter_bit> compiled.
Entity <counter_bit> (Architecture <imp>) compiled.
Compiling vhdl file "/home/mshahbaz/Personal/repo/mshahbaz/NetFPGA-10G-live/lib/hw/xilinx/pcores/proc_common_v3_00_a/hdl/vhdl/or_muxcy_f.vhd" in Library proc_common_v3_00_a.
Entity <or_muxcy_f> compiled.
Entity <or_muxcy_f> (Architecture <implementation>) compiled.
Compiling vhdl file "/home/mshahbaz/Personal/repo/mshahbaz/NetFPGA-10G-live/lib/hw/xilinx/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo_rbu_f.vhd" in Library proc_common_v3_00_a.
Entity <srl_fifo_rbu_f> compiled.
Entity <srl_fifo_rbu_f> (Architecture <imp>) compiled.
Compiling vhdl file "/home/mshahbaz/Personal/repo/mshahbaz/NetFPGA-10G-live/lib/hw/xilinx/pcores/proc_common_v3_00_a/hdl/vhdl/family.vhd" in Library proc_common_v3_00_a.
Package <family> compiled.
Package body <family> compiled.
Compiling vhdl file "/home/mshahbaz/Personal/repo/mshahbaz/NetFPGA-10G-live/lib/hw/xilinx/pcores/proc_common_v3_00_a/hdl/vhdl/pf_occ_counter_top.vhd" in Library proc_common_v3_00_a.
Entity <pf_occ_counter_top> compiled.
Entity <pf_occ_counter_top> (Architecture <implementation>) compiled.
Compiling vhdl file "/home/mshahbaz/Personal/repo/mshahbaz/NetFPGA-10G-live/lib/hw/xilinx/pcores/proc_common_v3_00_a/hdl/vhdl/pf_counter_top.vhd" in Library proc_common_v3_00_a.
Entity <pf_counter_top> compiled.
Entity <pf_counter_top> (Architecture <implementation>) compiled.
Compiling vhdl file "/home/mshahbaz/Personal/repo/mshahbaz/NetFPGA-10G-live/lib/hw/xilinx/pcores/proc_common_v3_00_a/hdl/vhdl/pf_adder.vhd" in Library proc_common_v3_00_a.
Entity <pf_adder> compiled.
Entity <pf_adder> (Architecture <implementation>) compiled.
Compiling vhdl file "/home/mshahbaz/Personal/repo/mshahbaz/NetFPGA-10G-live/lib/hw/xilinx/pcores/proc_common_v3_00_a/hdl/vhdl/or_muxcy.vhd" in Library proc_common_v3_00_a.
Entity <or_muxcy> compiled.
Entity <or_muxcy> (Architecture <implementation>) compiled.
Compiling vhdl file "/home/mshahbaz/Personal/repo/mshahbaz/NetFPGA-10G-live/lib/hw/xilinx/pcores/proc_common_v3_00_a/hdl/vhdl/counter.vhd" in Library proc_common_v3_00_a.
Entity <Counter> compiled.
Entity <Counter> (Architecture <imp>) compiled.
Compiling vhdl file "/home/mshahbaz/Personal/repo/mshahbaz/NetFPGA-10G-live/lib/hw/xilinx/pcores/proc_common_v3_00_a/hdl/vhdl/coregen_comp_defs.vhd" in Library proc_common_v3_00_a.
Package <coregen_comp_defs> compiled.
Compiling vhdl file "/home/mshahbaz/Personal/repo/mshahbaz/NetFPGA-10G-live/lib/hw/xilinx/pcores/proc_common_v3_00_a/hdl/vhdl/common_types_pkg.vhd" in Library proc_common_v3_00_a.
Package <Common_Types> compiled.
Package body <Common_Types> compiled.
Compiling vhdl file "/home/mshahbaz/Personal/repo/mshahbaz/NetFPGA-10G-live/lib/hw/xilinx/pcores/proc_common_v3_00_a/hdl/vhdl/conv_funs_pkg.vhd" in Library proc_common_v3_00_a.
Package <conv_funs_pkg> compiled.
Package body <conv_funs_pkg> compiled.
Compiling vhdl file "/home/mshahbaz/Personal/repo/mshahbaz/NetFPGA-10G-live/lib/hw/xilinx/pcores/proc_common_v3_00_a/hdl/vhdl/async_fifo_fg.vhd" in Library proc_common_v3_00_a.
Entity <async_fifo_fg> compiled.
Entity <async_fifo_fg> (Architecture <implementation>) compiled.
Compiling vhdl file "/home/mshahbaz/Personal/repo/mshahbaz/NetFPGA-10G-live/lib/hw/xilinx/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" in Library proc_common_v3_00_a.
Entity <sync_fifo_fg> compiled.
Entity <sync_fifo_fg> (Architecture <implementation>) compiled.
Compiling vhdl file "/home/mshahbaz/Personal/repo/mshahbaz/NetFPGA-10G-live/lib/hw/xilinx/pcores/proc_common_v3_00_a/hdl/vhdl/basic_sfifo_fg.vhd" in Library proc_common_v3_00_a.
Entity <basic_sfifo_fg> compiled.
Entity <basic_sfifo_fg> (Architecture <implementation>) compiled.
Compiling vhdl file "/home/mshahbaz/Personal/repo/mshahbaz/NetFPGA-10G-live/lib/hw/xilinx/pcores/proc_common_v3_00_a/hdl/vhdl/blk_mem_gen_wrapper.vhd" in Library proc_common_v3_00_a.
Entity <blk_mem_gen_wrapper> compiled.
Entity <blk_mem_gen_wrapper> (Architecture <implementation>) compiled.
Compiling vhdl file "/home/mshahbaz/Personal/repo/mshahbaz/NetFPGA-10G-live/lib/hw/xilinx/pcores/proc_common_v3_00_a/hdl/vhdl/addsub.vhd" in Library proc_common_v3_00_a.
Entity <addsub> compiled.
Entity <addsub> (Architecture <imp>) compiled.
Compiling vhdl file "/home/mshahbaz/Personal/repo/mshahbaz/NetFPGA-10G-live/lib/hw/xilinx/pcores/proc_common_v3_00_a/hdl/vhdl/direct_path_cntr.vhd" in Library proc_common_v3_00_a.
Entity <direct_path_cntr> compiled.
Entity <direct_path_cntr> (Architecture <imp>) compiled.
Compiling vhdl file "/home/mshahbaz/Personal/repo/mshahbaz/NetFPGA-10G-live/lib/hw/xilinx/pcores/proc_common_v3_00_a/hdl/vhdl/direct_path_cntr_ai.vhd" in Library proc_common_v3_00_a.
Entity <direct_path_cntr_ai> compiled.
Entity <direct_path_cntr_ai> (Architecture <imp>) compiled.
Compiling vhdl file "/home/mshahbaz/Personal/repo/mshahbaz/NetFPGA-10G-live/lib/hw/xilinx/pcores/proc_common_v3_00_a/hdl/vhdl/down_counter.vhd" in Library proc_common_v3_00_a.
Entity <down_counter> compiled.
Entity <down_counter> (Architecture <simulation>) compiled.
Compiling vhdl file "/home/mshahbaz/Personal/repo/mshahbaz/NetFPGA-10G-live/lib/hw/xilinx/pcores/proc_common_v3_00_a/hdl/vhdl/eval_timer.vhd" in Library proc_common_v3_00_a.
Entity <eval_timer> compiled.
Entity <eval_timer> (Architecture <imp>) compiled.
Compiling vhdl file "/home/mshahbaz/Personal/repo/mshahbaz/NetFPGA-10G-live/lib/hw/xilinx/pcores/proc_common_v3_00_a/hdl/vhdl/ipif_steer.vhd" in Library proc_common_v3_00_a.
Entity <IPIF_Steer> compiled.
Entity <IPIF_Steer> (Architecture <IMP>) compiled.
Compiling vhdl file "/home/mshahbaz/Personal/repo/mshahbaz/NetFPGA-10G-live/lib/hw/xilinx/pcores/proc_common_v3_00_a/hdl/vhdl/ipif_steer128.vhd" in Library proc_common_v3_00_a.
Entity <ipif_steer128> compiled.
Entity <ipif_steer128> (Architecture <IMP>) compiled.
Compiling vhdl file "/home/mshahbaz/Personal/repo/mshahbaz/NetFPGA-10G-live/lib/hw/xilinx/pcores/proc_common_v3_00_a/hdl/vhdl/ipif_mirror128.vhd" in Library proc_common_v3_00_a.
Entity <ipif_mirror128> compiled.
Entity <ipif_mirror128> (Architecture <IMP>) compiled.
Compiling vhdl file "/home/mshahbaz/Personal/repo/mshahbaz/NetFPGA-10G-live/lib/hw/xilinx/pcores/proc_common_v3_00_a/hdl/vhdl/ld_arith_reg.vhd" in Library proc_common_v3_00_a.
Entity <ld_arith_reg> compiled.
Entity <ld_arith_reg> (Architecture <imp>) compiled.
Compiling vhdl file "/home/mshahbaz/Personal/repo/mshahbaz/NetFPGA-10G-live/lib/hw/xilinx/pcores/proc_common_v3_00_a/hdl/vhdl/ld_arith_reg2.vhd" in Library proc_common_v3_00_a.
Entity <ld_arith_reg2> compiled.
Entity <ld_arith_reg2> (Architecture <imp>) compiled.
Compiling vhdl file "/home/mshahbaz/Personal/repo/mshahbaz/NetFPGA-10G-live/lib/hw/xilinx/pcores/proc_common_v3_00_a/hdl/vhdl/mux_onehot.vhd" in Library proc_common_v3_00_a.
Entity <mux_onehot> compiled.
Entity <mux_onehot> (Architecture <imp>) compiled.
Compiling vhdl file "/home/mshahbaz/Personal/repo/mshahbaz/NetFPGA-10G-live/lib/hw/xilinx/pcores/proc_common_v3_00_a/hdl/vhdl/or_bits.vhd" in Library proc_common_v3_00_a.
Entity <or_bits> compiled.
Entity <or_bits> (Architecture <implementation>) compiled.
Compiling vhdl file "/home/mshahbaz/Personal/repo/mshahbaz/NetFPGA-10G-live/lib/hw/xilinx/pcores/proc_common_v3_00_a/hdl/vhdl/or_gate.vhd" in Library proc_common_v3_00_a.
Entity <or_gate> compiled.
Entity <or_gate> (Architecture <imp>) compiled.
Compiling vhdl file "/home/mshahbaz/Personal/repo/mshahbaz/NetFPGA-10G-live/lib/hw/xilinx/pcores/proc_common_v3_00_a/hdl/vhdl/or_gate128.vhd" in Library proc_common_v3_00_a.
Entity <or_gate128> compiled.
Entity <or_gate128> (Architecture <imp>) compiled.
Compiling vhdl file "/home/mshahbaz/Personal/repo/mshahbaz/NetFPGA-10G-live/lib/hw/xilinx/pcores/proc_common_v3_00_a/hdl/vhdl/pf_dpram_select.vhd" in Library proc_common_v3_00_a.
Entity <pf_dpram_select> compiled.
Entity <pf_dpram_select> (Architecture <implementation>) compiled.
Compiling vhdl file "/home/mshahbaz/Personal/repo/mshahbaz/NetFPGA-10G-live/lib/hw/xilinx/pcores/proc_common_v3_00_a/hdl/vhdl/pselect.vhd" in Library proc_common_v3_00_a.
Entity <pselect> compiled.
Entity <pselect> (Architecture <imp>) compiled.
Compiling vhdl file "/home/mshahbaz/Personal/repo/mshahbaz/NetFPGA-10G-live/lib/hw/xilinx/pcores/proc_common_v3_00_a/hdl/vhdl/pselect_mask.vhd" in Library proc_common_v3_00_a.
Entity <pselect_mask> compiled.
Entity <pselect_mask> (Architecture <imp>) compiled.
Compiling vhdl file "/home/mshahbaz/Personal/repo/mshahbaz/NetFPGA-10G-live/lib/hw/xilinx/pcores/proc_common_v3_00_a/hdl/vhdl/srl16_fifo.vhd" in Library proc_common_v3_00_a.
Entity <srl16_fifo> compiled.
Entity <srl16_fifo> (Architecture <implementation>) compiled.
Compiling vhdl file "/home/mshahbaz/Personal/repo/mshahbaz/NetFPGA-10G-live/lib/hw/xilinx/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo.vhd" in Library proc_common_v3_00_a.
Entity <SRL_FIFO> compiled.
Entity <SRL_FIFO> (Architecture <IMP>) compiled.
Compiling vhdl file "/home/mshahbaz/Personal/repo/mshahbaz/NetFPGA-10G-live/lib/hw/xilinx/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo2.vhd" in Library proc_common_v3_00_a.
Entity <srl_fifo2> compiled.
Entity <srl_fifo2> (Architecture <imp>) compiled.
Compiling vhdl file "/home/mshahbaz/Personal/repo/mshahbaz/NetFPGA-10G-live/lib/hw/xilinx/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo3.vhd" in Library proc_common_v3_00_a.
Entity <srl_fifo3> compiled.
Entity <srl_fifo3> (Architecture <imp>) compiled.
Compiling vhdl file "/home/mshahbaz/Personal/repo/mshahbaz/NetFPGA-10G-live/lib/hw/xilinx/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo_rbu.vhd" in Library proc_common_v3_00_a.
Entity <srl_fifo_rbu> compiled.
Entity <srl_fifo_rbu> (Architecture <imp>) compiled.
Compiling vhdl file "/home/mshahbaz/Personal/repo/mshahbaz/NetFPGA-10G-live/lib/hw/xilinx/pcores/proc_common_v3_00_a/hdl/vhdl/valid_be.vhd" in Library proc_common_v3_00_a.
Entity <valid_be> compiled.
Entity <valid_be> (Architecture <implementation>) compiled.
Compiling vhdl file "/home/mshahbaz/Personal/repo/mshahbaz/NetFPGA-10G-live/lib/hw/xilinx/pcores/proc_common_v3_00_a/hdl/vhdl/or_with_enable_f.vhd" in Library proc_common_v3_00_a.
Entity <or_with_enable_f> compiled.
Entity <or_with_enable_f> (Architecture <implementation>) compiled.
Compiling vhdl file "/home/mshahbaz/Personal/repo/mshahbaz/NetFPGA-10G-live/lib/hw/xilinx/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_i_f.vhd" in Library proc_common_v3_00_a.
Entity <dynshreg_i_f> compiled.
Entity <dynshreg_i_f> (Architecture <behavioral>) compiled.
Compiling vhdl file "/home/mshahbaz/Personal/repo/mshahbaz/NetFPGA-10G-live/lib/hw/xilinx/pcores/proc_common_v3_00_a/hdl/vhdl/mux_onehot_f.vhd" in Library proc_common_v3_00_a.
Entity <mux_onehot_f> compiled.
Entity <mux_onehot_f> (Architecture <imp>) compiled.
Compiling vhdl file "/home/mshahbaz/Personal/repo/mshahbaz/NetFPGA-10G-live/lib/hw/xilinx/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo_f.vhd" in Library proc_common_v3_00_a.
Entity <srl_fifo_f> compiled.
Entity <srl_fifo_f> (Architecture <imp>) compiled.
Compiling vhdl file "/home/mshahbaz/Personal/repo/mshahbaz/NetFPGA-10G-live/lib/hw/xilinx/pcores/proc_common_v3_00_a/hdl/vhdl/compare_vectors_f.vhd" in Library proc_common_v3_00_a.
Entity <compare_vectors_f> compiled.
Entity <compare_vectors_f> (Architecture <imp>) compiled.
Compiling vhdl file "/home/mshahbaz/Personal/repo/mshahbaz/NetFPGA-10G-live/lib/hw/xilinx/pcores/proc_common_v3_00_a/hdl/vhdl/counter_f.vhd" in Library proc_common_v3_00_a.
Entity <counter_f> compiled.
Entity <counter_f> (Architecture <imp>) compiled.
Compiling vhdl file "/home/mshahbaz/Personal/repo/mshahbaz/NetFPGA-10G-live/lib/hw/xilinx/pcores/proc_common_v3_00_a/hdl/vhdl/or_gate_f.vhd" in Library proc_common_v3_00_a.
Entity <or_gate_f> compiled.
Entity <or_gate_f> (Architecture <imp>) compiled.
Compiling vhdl file "/home/mshahbaz/Personal/repo/mshahbaz/NetFPGA-10G-live/lib/hw/xilinx/pcores/proc_common_v3_00_a/hdl/vhdl/soft_reset.vhd" in Library proc_common_v3_00_a.
Entity <soft_reset> compiled.
Entity <soft_reset> (Architecture <implementation>) compiled.
Compiling vhdl file "/home/mshahbaz/Personal/repo/mshahbaz/NetFPGA-10G-live/lib/hw/xilinx/pcores/proc_common_v3_00_a/hdl/vhdl/pselect_f.vhd" in Library proc_common_v3_00_a.
Entity <pselect_f> compiled.
Entity <pselect_f> (Architecture <imp>) compiled.
Compiling vhdl file "/home/mshahbaz/Personal/repo/mshahbaz/NetFPGA-10G-live/lib/hw/xilinx/pcores/proc_common_v3_00_a/hdl/vhdl/ipif_pkg.vhd" in Library proc_common_v3_00_a.
Package <ipif_pkg> compiled.
Package body <ipif_pkg> compiled.
Compiling vhdl file "/media/Xilinx13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_lite_ipif_v1_01_a/hdl/vhdl/address_decoder.vhd" in Library axi_lite_ipif_v1_01_a.
Entity <address_decoder> compiled.
Entity <address_decoder> (Architecture <IMP>) compiled.
Compiling vhdl file "/media/Xilinx13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_lite_ipif_v1_01_a/hdl/vhdl/slave_attachment.vhd" in Library axi_lite_ipif_v1_01_a.
Entity <slave_attachment> compiled.
Entity <slave_attachment> (Architecture <imp>) compiled.
Compiling vhdl file "/media/Xilinx13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_lite_ipif_v1_01_a/hdl/vhdl/axi_lite_ipif.vhd" in Library axi_lite_ipif_v1_01_a.
Entity <axi_lite_ipif> compiled.
Entity <axi_lite_ipif> (Architecture <imp>) compiled.
Compiling vhdl file "/home/mshahbaz/Personal/repo/mshahbaz/NetFPGA-10G-live/lib/hw/std/pcores/nf10_proc_common_v1_00_a/hdl/vhdl/axi_lite_ipif_3bars.vhd" in Library nf10_proc_common_v1_00_a.
Entity <axi_lite_ipif_3bars> compiled.
Entity <axi_lite_ipif_3bars> (Architecture <IMP>) compiled.
Compiling vhdl file "/home/mshahbaz/Personal/repo/mshahbaz/NetFPGA-10G-live/lib/hw/std/pcores/nf10_proc_common_v1_00_a/hdl/vhdl/axi_lite_ipif_2bars.vhd" in Library nf10_proc_common_v1_00_a.
Entity <axi_lite_ipif_2bars> compiled.
Entity <axi_lite_ipif_2bars> (Architecture <IMP>) compiled.
Compiling vhdl file "/home/mshahbaz/Personal/repo/mshahbaz/NetFPGA-10G-live/lib/hw/std/pcores/nf10_proc_common_v1_00_a/hdl/vhdl/axi_lite_ipif_1bar.vhd" in Library nf10_proc_common_v1_00_a.
Entity <axi_lite_ipif_1bar> compiled.
Entity <axi_lite_ipif_1bar> (Architecture <IMP>) compiled.
Compiling verilog file "/home/mshahbaz/Personal/repo/mshahbaz/NetFPGA-10G-live/lib/hw/std/pcores/nf10_proc_common_v1_00_a/hdl/verilog/fallthrough_small_fifo_v2.v" in library nf10_proc_common_v1_00_a
Compiling verilog file "/home/mshahbaz/Personal/repo/mshahbaz/NetFPGA-10G-live/lib/hw/std/pcores/nf10_proc_common_v1_00_a/hdl/verilog/small_async_fifo.v" in library nf10_proc_common_v1_00_a
Module <fallthrough_small_fifo> compiled
Module <small_async_fifo> compiled
Module <sync_r2w> compiled
Module <sync_w2r> compiled
Module <rptr_empty> compiled
Module <wptr_full> compiled
Compiling verilog file "/home/mshahbaz/Personal/repo/mshahbaz/NetFPGA-10G-live/lib/hw/std/pcores/nf10_proc_common_v1_00_a/hdl/verilog/small_fifo_v3.v" in library nf10_proc_common_v1_00_a
Module <fifo_mem> compiled
Compiling verilog file "/home/mshahbaz/Personal/repo/mshahbaz/NetFPGA-10G-live/lib/hw/std/pcores/nf10_proc_common_v1_00_a/hdl/verilog/ipif_regs.v" in library nf10_proc_common_v1_00_a
Module <small_fifo> compiled
Compiling verilog file "/home/mshahbaz/Personal/repo/mshahbaz/NetFPGA-10G-live/lib/hw/std/pcores/nf10_proc_common_v1_00_a/hdl/verilog/ipif_table_regs.v" in library nf10_proc_common_v1_00_a
Module <ipif_regs> compiled
Module <ipif_table_regs> compiled
Compiling verilog file "/home/mshahbaz/Personal/repo/mshahbaz/NetFPGA-10G-live/lib/hw/std/pcores/nf10_switch_output_port_lookup_v1_10_a/hdl/verilog/small_fifo.v" in library nf10_switch_output_port_lookup_v1_10_a
Compiling verilog file "/home/mshahbaz/Personal/repo/mshahbaz/NetFPGA-10G-live/lib/hw/std/pcores/nf10_switch_output_port_lookup_v1_10_a/hdl/verilog/fallthrough_small_fifo_v2.v" in library nf10_switch_output_port_lookup_v1_10_a
Module <small_fifo> compiled
Compiling verilog file "/home/mshahbaz/Personal/repo/mshahbaz/NetFPGA-10G-live/lib/hw/std/pcores/nf10_switch_output_port_lookup_v1_10_a/hdl/verilog/mac_cam_lut.v" in library nf10_switch_output_port_lookup_v1_10_a
Module <fallthrough_small_fifo> compiled
Compiling verilog file "/home/mshahbaz/Personal/repo/mshahbaz/NetFPGA-10G-live/lib/hw/std/pcores/nf10_switch_output_port_lookup_v1_10_a/hdl/verilog/ethernet_parser.v" in library nf10_switch_output_port_lookup_v1_10_a
Module <mac_cam_lut> compiled
Compiling verilog file "/home/mshahbaz/Personal/repo/mshahbaz/NetFPGA-10G-live/lib/hw/std/pcores/nf10_switch_output_port_lookup_v1_10_a/hdl/verilog/cam.v" in library nf10_switch_output_port_lookup_v1_10_a
Module <ethernet_parser> compiled
Module <cam> compiled
Compiling verilog file "/home/mshahbaz/Personal/repo/mshahbaz/NetFPGA-10G-live/lib/hw/std/pcores/nf10_switch_output_port_lookup_v1_10_a/hdl/verilog/register_manager.v" in library nf10_switch_output_port_lookup_v1_10_a
Module <glbl> compiled
Compiling verilog file "/home/mshahbaz/Personal/repo/mshahbaz/NetFPGA-10G-live/lib/hw/std/pcores/nf10_switch_output_port_lookup_v1_10_a/hdl/verilog/output_port_lookup.v" in library nf10_switch_output_port_lookup_v1_10_a
Module <register_manager> compiled
Compiling verilog file "/home/mshahbaz/Personal/repo/mshahbaz/NetFPGA-10G-live/lib/hw/std/pcores/nf10_switch_output_port_lookup_v1_10_a/hdl/verilog/nf10_switch_output_port_lookup.v" in library nf10_switch_output_port_lookup_v1_10_a
Module <output_port_lookup> compiled
Module <nf10_switch_output_port_lookup> compiled
Compiling verilog file "../hdl/nf10_switch_output_port_lookup_0_wrapper.v" in library work
Module <nf10_switch_output_port_lookup_0_wrapper> compiled
No errors in compilation
Analysis of file <"nf10_switch_output_port_lookup_0_wrapper_xst.prj"> succeeded.
 

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for module <nf10_switch_output_port_lookup_0_wrapper> in library <work>.

Analyzing hierarchy for module <nf10_switch_output_port_lookup> in library <nf10_switch_output_port_lookup_v1_10_a> with parameters.
	C_BASEADDR = "01110100100000000000000000000000"
	C_DPHASE_TIMEOUT = "00000000000000000000000000000000"
	C_FAMILY = "virtex5"
	C_HIGHADDR = "01110100100000001111111111111111"
	C_M_AXIS_DATA_WIDTH = "00000000000000000000000100000000"
	C_M_AXIS_TUSER_WIDTH = "00000000000000000000000010000000"
	C_S_AXIS_DATA_WIDTH = "00000000000000000000000100000000"
	C_S_AXIS_TUSER_WIDTH = "00000000000000000000000010000000"
	C_S_AXI_ACLK_FREQ_HZ = "00001001100010010110100000000000"
	C_S_AXI_ADDR_WIDTH = "00000000000000000000000000100000"
	C_S_AXI_DATA_WIDTH = "00000000000000000000000000100000"
	C_USE_WSTRB = "00000000000000000000000000000000"
	DST_PORT_POS = "00000000000000000000000000011000"
	NUM_OUTPUT_QUEUES = "00000000000000000000000000001000"
	NUM_RO_REGS = "00000000000000000000000000000010"
	NUM_RW_REGS = "00000000000000000000000000000001"
	SRC_PORT_POS = "00000000000000000000000000010000"

Analyzing hierarchy for entity <axi_lite_ipif_1bar> in library <nf10_proc_common_v1_00_a> (architecture <IMP>) with generics.
	C_BAR0_BASEADDR = "01110100100000000000000000000000"
	C_BAR0_HIGHADDR = "01110100100000001111111111111111"
	C_DPHASE_TIMEOUT = 0
	C_S_AXI_ADDR_WIDTH = 32
	C_S_AXI_DATA_WIDTH = 32
	C_USE_WSTRB = 0

Analyzing hierarchy for module <ipif_regs> in library <nf10_proc_common_v1_00_a> with parameters.
	C_S_AXI_ADDR_WIDTH = "00000000000000000000000000100000"
	C_S_AXI_DATA_WIDTH = "00000000000000000000000000100000"
	NUM_RO_REGS = "00000000000000000000000000000010"
	NUM_RW_REGS = "00000000000000000000000000000001"
	NUM_WO_REGS = "00000000000000000000000000000000"
	addr_width = "00000000000000000000000000000010"
	addr_width_lsb = "00000000000000000000000000000010"
	addr_width_msb = "00000000000000000000000000000100"

Analyzing hierarchy for module <output_port_lookup> in library <nf10_switch_output_port_lookup_v1_10_a> with parameters.
	C_M_AXIS_DATA_WIDTH = "00000000000000000000000100000000"
	C_M_AXIS_TUSER_WIDTH = "00000000000000000000000010000000"
	C_S_AXIS_DATA_WIDTH = "00000000000000000000000100000000"
	C_S_AXIS_TUSER_WIDTH = "00000000000000000000000010000000"
	DEFAULT_MISS_OUTPUT_PORTS = "01010101"
	DST_PORT_POS = "00000000000000000000000000011000"
	IN_PACKET = "00000000000000000000000000000010"
	LUT_DEPTH_BITS = "00000000000000000000000000000100"
	NUM_OUTPUT_QUEUES = "00000000000000000000000000001000"
	NUM_STATES = "00000000000000000000000000000010"
	SRC_PORT_POS = "00000000000000000000000000010000"
	WAIT_TILL_DONE_DECODE = "00000000000000000000000000000001"

Analyzing hierarchy for entity <axi_lite_ipif> in library <axi_lite_ipif_v1_01_a> (architecture <imp>) with generics.
	C_ARD_ADDR_RANGE_ARRAY = ("0000000000000000000000000000000001110100100000000000000000000000",
	                          "0000000000000000000000000000000001110100100000001111111111111111")
	C_ARD_NUM_CE_ARRAY = (1)
	C_DPHASE_TIMEOUT = 0
	C_FAMILY = "virtex6"
	C_S_AXI_ADDR_WIDTH = 32
	C_S_AXI_DATA_WIDTH = 32
	C_S_AXI_MIN_SIZE = "00000000000000001111111111111111"
	C_USE_WSTRB = 0

Analyzing hierarchy for module <ethernet_parser> in library <nf10_switch_output_port_lookup_v1_10_a> with parameters.
	C_S_AXIS_DATA_WIDTH = "00000000000000000000000100000000"
	C_S_AXIS_TUSER_WIDTH = "00000000000000000000000010000000"
	NUM_QUEUES = "00000000000000000000000000001000"
	NUM_STATES = "00000000000000000000000000000010"
	READ_MAC_ADDRESSES = "00000000000000000000000000000001"
	SRC_PORT_POS = "00000000000000000000000000010000"
	WAIT_EOP = "00000000000000000000000000000010"

Analyzing hierarchy for module <mac_cam_lut> in library <nf10_switch_output_port_lookup_v1_10_a> with parameters.
	DEFAULT_MISS_OUTPUT_PORTS = "01010101"
	IDLE = "00000000000000000000000000000010"
	LATCH_DST_LOOKUP = "00000000000000000000000000000100"
	LUT_DEPTH = "00000000000000000000000000010000"
	LUT_DEPTH_BITS = "00000000000000000000000000000100"
	NUM_OUTPUT_QUEUES = "00000000000000000000000000001000"
	RESET = "00000000000000000000000000000001"

Analyzing hierarchy for module <fallthrough_small_fifo> in library <nf10_proc_common_v1_00_a> with parameters.
	MAX_DEPTH_BITS = "00000000000000000000000000000100"
	PROG_FULL_THRESHOLD = "00000000000000000000000000001111"
	WIDTH = "00000000000000000000000110100001"

Analyzing hierarchy for module <fallthrough_small_fifo> in library <nf10_proc_common_v1_00_a> with parameters.
	MAX_DEPTH_BITS = "00000000000000000000000000000010"
	PROG_FULL_THRESHOLD = "00000000000000000000000000000011"
	WIDTH = "00000000000000000000000000001000"

Analyzing hierarchy for entity <slave_attachment> in library <axi_lite_ipif_v1_01_a> (architecture <imp>) with generics.
	C_ARD_ADDR_RANGE_ARRAY = ("0000000000000000000000000000000001110100100000000000000000000000",
	                          "0000000000000000000000000000000001110100100000001111111111111111")
	C_ARD_NUM_CE_ARRAY = (1)
	C_DPHASE_TIMEOUT = 0
	C_FAMILY = "virtex6"
	C_IPIF_ABUS_WIDTH = 32
	C_IPIF_DBUS_WIDTH = 32
	C_S_AXI_MIN_SIZE = "00000000000000001111111111111111"
	C_USE_WSTRB = 0

Analyzing hierarchy for module <small_fifo> in library <nf10_proc_common_v1_00_a> with parameters.
	MAX_DEPTH = "00000000000000000000000000010000"
	MAX_DEPTH_BITS = "00000000000000000000000000000100"
	PROG_FULL_THRESHOLD = "00000000000000000000000000001111"
	WIDTH = "00000000000000000000000110100001"

Analyzing hierarchy for module <small_fifo> in library <nf10_proc_common_v1_00_a> with parameters.
	MAX_DEPTH = "00000000000000000000000000000100"
	MAX_DEPTH_BITS = "00000000000000000000000000000010"
	PROG_FULL_THRESHOLD = "00000000000000000000000000000011"
	WIDTH = "00000000000000000000000000001000"

Analyzing hierarchy for entity <address_decoder> in library <axi_lite_ipif_v1_01_a> (architecture <IMP>) with generics.
	C_ARD_ADDR_RANGE_ARRAY = ("0000000000000000000000000000000001110100100000000000000000000000",
	                          "0000000000000000000000000000000001110100100000001111111111111111")
	C_ARD_NUM_CE_ARRAY = (1)
	C_BUS_AWIDTH = 16
	C_FAMILY = "nofamily"
	C_S_AXI_MIN_SIZE = "00000000000000001111111111111111"
WARNING:Xst:821 - "/home/mshahbaz/Personal/repo/mshahbaz/NetFPGA-10G-live/lib/hw/xilinx/pcores/proc_common_v3_00_a/hdl/vhdl/proc_common_pkg.vhd" line 272: Loop body will iterate zero times


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <nf10_switch_output_port_lookup_0_wrapper>.
Module <nf10_switch_output_port_lookup_0_wrapper> is correct for synthesis.
 
Analyzing module <nf10_switch_output_port_lookup> in library <nf10_switch_output_port_lookup_v1_10_a>.
	C_BASEADDR = 32'b01110100100000000000000000000000
	C_DPHASE_TIMEOUT = 32'sb00000000000000000000000000000000
	C_FAMILY = "virtex5"
	C_HIGHADDR = 32'b01110100100000001111111111111111
	C_M_AXIS_DATA_WIDTH = 32'sb00000000000000000000000100000000
	C_M_AXIS_TUSER_WIDTH = 32'sb00000000000000000000000010000000
	C_S_AXIS_DATA_WIDTH = 32'sb00000000000000000000000100000000
	C_S_AXIS_TUSER_WIDTH = 32'sb00000000000000000000000010000000
	C_S_AXI_ACLK_FREQ_HZ = 32'sb00001001100010010110100000000000
	C_S_AXI_ADDR_WIDTH = 32'sb00000000000000000000000000100000
	C_S_AXI_DATA_WIDTH = 32'sb00000000000000000000000000100000
	C_USE_WSTRB = 32'sb00000000000000000000000000000000
	DST_PORT_POS = 32'sb00000000000000000000000000011000
	NUM_OUTPUT_QUEUES = 32'sb00000000000000000000000000001000
	NUM_RO_REGS = 32'sb00000000000000000000000000000010
	NUM_RW_REGS = 32'sb00000000000000000000000000000001
	SRC_PORT_POS = 32'sb00000000000000000000000000010000
Module <nf10_switch_output_port_lookup> is correct for synthesis.
 
Analyzing generic Entity <axi_lite_ipif_1bar> in library <nf10_proc_common_v1_00_a> (Architecture <IMP>).
	C_BAR0_BASEADDR = "01110100100000000000000000000000"
	C_BAR0_HIGHADDR = "01110100100000001111111111111111"
	C_DPHASE_TIMEOUT = 0
	C_S_AXI_ADDR_WIDTH = 32
	C_S_AXI_DATA_WIDTH = 32
	C_USE_WSTRB = 0
WARNING:Xst:753 - "/home/mshahbaz/Personal/repo/mshahbaz/NetFPGA-10G-live/lib/hw/std/pcores/nf10_proc_common_v1_00_a/hdl/vhdl/axi_lite_ipif_1bar.vhd" line 128: Unconnected output port 'Bus2IP_RdCE' of component 'axi_lite_ipif'.
WARNING:Xst:753 - "/home/mshahbaz/Personal/repo/mshahbaz/NetFPGA-10G-live/lib/hw/std/pcores/nf10_proc_common_v1_00_a/hdl/vhdl/axi_lite_ipif_1bar.vhd" line 128: Unconnected output port 'Bus2IP_WrCE' of component 'axi_lite_ipif'.
Entity <axi_lite_ipif_1bar> analyzed. Unit <axi_lite_ipif_1bar> generated.

Analyzing generic Entity <axi_lite_ipif> in library <axi_lite_ipif_v1_01_a> (Architecture <imp>).
	C_ARD_ADDR_RANGE_ARRAY = ("0000000000000000000000000000000001110100100000000000000000000000",
	                          "0000000000000000000000000000000001110100100000001111111111111111")
	C_ARD_NUM_CE_ARRAY = (1)
	C_DPHASE_TIMEOUT = 0
	C_FAMILY = "virtex6"
	C_S_AXI_ADDR_WIDTH = 32
	C_S_AXI_DATA_WIDTH = 32
	C_S_AXI_MIN_SIZE = "00000000000000001111111111111111"
	C_USE_WSTRB = 0
Entity <axi_lite_ipif> analyzed. Unit <axi_lite_ipif> generated.

Analyzing generic Entity <slave_attachment> in library <axi_lite_ipif_v1_01_a> (Architecture <imp>).
	C_ARD_ADDR_RANGE_ARRAY = ("0000000000000000000000000000000001110100100000000000000000000000",
	                          "0000000000000000000000000000000001110100100000001111111111111111")
	C_ARD_NUM_CE_ARRAY = (1)
	C_DPHASE_TIMEOUT = 0
	C_FAMILY = "virtex6"
	C_IPIF_ABUS_WIDTH = 32
	C_IPIF_DBUS_WIDTH = 32
	C_S_AXI_MIN_SIZE = "00000000000000001111111111111111"
	C_USE_WSTRB = 0
WARNING:Xst:753 - "/media/Xilinx13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_lite_ipif_v1_01_a/hdl/vhdl/slave_attachment.vhd" line 336: Unconnected output port 'CS_for_gaps' of component 'address_decoder'.
Entity <slave_attachment> analyzed. Unit <slave_attachment> generated.

Analyzing generic Entity <address_decoder> in library <axi_lite_ipif_v1_01_a> (Architecture <IMP>).
	C_ARD_ADDR_RANGE_ARRAY = ("0000000000000000000000000000000001110100100000000000000000000000",
	                          "0000000000000000000000000000000001110100100000001111111111111111")
	C_ARD_NUM_CE_ARRAY = (1)
	C_BUS_AWIDTH = 16
	C_FAMILY = "nofamily"
	C_S_AXI_MIN_SIZE = "00000000000000001111111111111111"
WARNING:Xst:821 - "/home/mshahbaz/Personal/repo/mshahbaz/NetFPGA-10G-live/lib/hw/xilinx/pcores/proc_common_v3_00_a/hdl/vhdl/proc_common_pkg.vhd" line 272: Loop body will iterate zero times
Entity <address_decoder> analyzed. Unit <address_decoder> generated.

Analyzing module <ipif_regs> in library <nf10_proc_common_v1_00_a>.
	C_S_AXI_ADDR_WIDTH = 32'sb00000000000000000000000000100000
	C_S_AXI_DATA_WIDTH = 32'sb00000000000000000000000000100000
	NUM_RO_REGS = 32'sb00000000000000000000000000000010
	NUM_RW_REGS = 32'sb00000000000000000000000000000001
	NUM_WO_REGS = 32'sb00000000000000000000000000000000
	addr_width = 32'sb00000000000000000000000000000010
	addr_width_lsb = 32'sb00000000000000000000000000000010
	addr_width_msb = 32'sb00000000000000000000000000000100
Module <ipif_regs> is correct for synthesis.
 
Analyzing module <output_port_lookup> in library <nf10_switch_output_port_lookup_v1_10_a>.
	C_M_AXIS_DATA_WIDTH = 32'sb00000000000000000000000100000000
	C_M_AXIS_TUSER_WIDTH = 32'sb00000000000000000000000010000000
	C_S_AXIS_DATA_WIDTH = 32'sb00000000000000000000000100000000
	C_S_AXIS_TUSER_WIDTH = 32'sb00000000000000000000000010000000
	DEFAULT_MISS_OUTPUT_PORTS = 8'b01010101
	DST_PORT_POS = 32'sb00000000000000000000000000011000
	IN_PACKET = 32'sb00000000000000000000000000000010
	LUT_DEPTH_BITS = 32'sb00000000000000000000000000000100
	NUM_OUTPUT_QUEUES = 32'sb00000000000000000000000000001000
	NUM_STATES = 32'sb00000000000000000000000000000010
	SRC_PORT_POS = 32'sb00000000000000000000000000010000
	WAIT_TILL_DONE_DECODE = 32'sb00000000000000000000000000000001
Module <output_port_lookup> is correct for synthesis.
 
Analyzing module <ethernet_parser> in library <nf10_switch_output_port_lookup_v1_10_a>.
	C_S_AXIS_DATA_WIDTH = 32'sb00000000000000000000000100000000
	C_S_AXIS_TUSER_WIDTH = 32'sb00000000000000000000000010000000
	NUM_QUEUES = 32'sb00000000000000000000000000001000
	NUM_STATES = 32'sb00000000000000000000000000000010
	READ_MAC_ADDRESSES = 32'sb00000000000000000000000000000001
	SRC_PORT_POS = 32'sb00000000000000000000000000010000
	WAIT_EOP = 32'sb00000000000000000000000000000010
Module <ethernet_parser> is correct for synthesis.
 
Analyzing module <mac_cam_lut> in library <nf10_switch_output_port_lookup_v1_10_a>.
	DEFAULT_MISS_OUTPUT_PORTS = 8'b01010101
	IDLE = 32'sb00000000000000000000000000000010
	LATCH_DST_LOOKUP = 32'sb00000000000000000000000000000100
	LUT_DEPTH = 32'sb00000000000000000000000000010000
	LUT_DEPTH_BITS = 32'sb00000000000000000000000000000100
	NUM_OUTPUT_QUEUES = 32'sb00000000000000000000000000001000
	RESET = 32'sb00000000000000000000000000000001
WARNING:Xst:2211 - "/home/mshahbaz/Personal/repo/mshahbaz/NetFPGA-10G-live/lib/hw/std/pcores/nf10_switch_output_port_lookup_v1_10_a/hdl/verilog/cam.v" line 134: Instantiating black box module <cam>.
WARNING:Xst:2211 - "/home/mshahbaz/Personal/repo/mshahbaz/NetFPGA-10G-live/lib/hw/std/pcores/nf10_switch_output_port_lookup_v1_10_a/hdl/verilog/cam.v" line 148: Instantiating black box module <cam>.
Module <mac_cam_lut> is correct for synthesis.
 
Analyzing module <fallthrough_small_fifo.1> in library <nf10_proc_common_v1_00_a>.
	MAX_DEPTH_BITS = 32'sb00000000000000000000000000000100
	PROG_FULL_THRESHOLD = 32'sb00000000000000000000000000001111
	WIDTH = 32'sb00000000000000000000000110100001
Module <fallthrough_small_fifo.1> is correct for synthesis.
 
Analyzing module <small_fifo.1> in library <nf10_proc_common_v1_00_a>.
	MAX_DEPTH = 32'sb00000000000000000000000000010000
	MAX_DEPTH_BITS = 32'sb00000000000000000000000000000100
	PROG_FULL_THRESHOLD = 32'sb00000000000000000000000000001111
	WIDTH = 32'sb00000000000000000000000110100001
Module <small_fifo.1> is correct for synthesis.
 
Analyzing module <fallthrough_small_fifo.2> in library <nf10_proc_common_v1_00_a>.
	MAX_DEPTH_BITS = 32'sb00000000000000000000000000000010
	PROG_FULL_THRESHOLD = 32'sb00000000000000000000000000000011
	WIDTH = 32'sb00000000000000000000000000001000
Module <fallthrough_small_fifo.2> is correct for synthesis.
 
Analyzing module <small_fifo.2> in library <nf10_proc_common_v1_00_a>.
	MAX_DEPTH = 32'sb00000000000000000000000000000100
	MAX_DEPTH_BITS = 32'sb00000000000000000000000000000010
	PROG_FULL_THRESHOLD = 32'sb00000000000000000000000000000011
	WIDTH = 32'sb00000000000000000000000000001000
Module <small_fifo.2> is correct for synthesis.
 

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...
INFO:Xst:2679 - Register <j> in unit <ipif_regs> has a constant value of 1 during circuit operation. The register is replaced by logic.

Synthesizing Unit <ipif_regs>.
    Related source file is "/home/mshahbaz/Personal/repo/mshahbaz/NetFPGA-10G-live/lib/hw/std/pcores/nf10_proc_common_v1_00_a/hdl/verilog/ipif_regs.v".
WARNING:Xst:1305 - Output <rw_regs<32>> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <Bus2IP_Addr<31:4>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Bus2IP_Addr<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <wo_regs> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <ro_regs<64>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Bus2IP_BE> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <IP2Bus_WrAck>.
    Found 1-bit register for signal <IP2Bus_RdAck>.
    Found 32-bit register for signal <IP2Bus_Data>.
    Found 2-bit comparator greatequal for signal <IP2Bus_WrAck$cmp_ge0000> created at line 136.
    Found 32-bit register for signal <reg_file_wr_port<0>>.
    Found 2-bit comparator less for signal <reg_file_wr_port_0$cmp_lt0000> created at line 136.
    Summary:
	inferred  66 D-type flip-flop(s).
	inferred   2 Comparator(s).
Unit <ipif_regs> synthesized.


Synthesizing Unit <address_decoder>.
    Related source file is "/media/Xilinx13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_lite_ipif_v1_01_a/hdl/vhdl/address_decoder.vhd".
WARNING:Xst:647 - Input <Address_In_Erly<0:13>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Bus_RNW> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1780 - Signal <wrce_expnd_i> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <rdce_expnd_i> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <addr_out_s_h> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 1-bit register for signal <Bus_RNW_reg>.
    Found 1-bit register for signal <ce_out_i<0>>.
    Found 1-bit register for signal <cs_out_i<0>>.
    Summary:
	inferred   3 D-type flip-flop(s).
Unit <address_decoder> synthesized.


Synthesizing Unit <ethernet_parser>.
    Related source file is "/home/mshahbaz/Personal/repo/mshahbaz/NetFPGA-10G-live/lib/hw/std/pcores/nf10_switch_output_port_lookup_v1_10_a/hdl/verilog/ethernet_parser.v".
WARNING:Xst:647 - Input <tuser<127:24>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tuser<15:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tdata<255:96>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 2-bit register for signal <state>.
    Summary:
	inferred   2 D-type flip-flop(s).
Unit <ethernet_parser> synthesized.


Synthesizing Unit <small_fifo_1>.
    Related source file is "/home/mshahbaz/Personal/repo/mshahbaz/NetFPGA-10G-live/lib/hw/std/pcores/nf10_proc_common_v1_00_a/hdl/verilog/small_fifo_v3.v".
    Found 16x417-bit dual-port RAM <Mram_queue> for signal <queue>.
    Found 5-bit comparator greatequal for signal <nearly_full>.
    Found 5-bit comparator greatequal for signal <prog_full>.
    Found 417-bit register for signal <dout>.
    Found 5-bit updown counter for signal <depth>.
    Found 4-bit up counter for signal <rd_ptr>.
    Found 4-bit up counter for signal <wr_ptr>.
    Summary:
	inferred   1 RAM(s).
	inferred   3 Counter(s).
	inferred 417 D-type flip-flop(s).
	inferred   2 Comparator(s).
Unit <small_fifo_1> synthesized.


Synthesizing Unit <small_fifo_2>.
    Related source file is "/home/mshahbaz/Personal/repo/mshahbaz/NetFPGA-10G-live/lib/hw/std/pcores/nf10_proc_common_v1_00_a/hdl/verilog/small_fifo_v3.v".
    Found 4x8-bit dual-port RAM <Mram_queue> for signal <queue>.
    Found 3-bit comparator greatequal for signal <nearly_full>.
    Found 3-bit comparator greatequal for signal <prog_full>.
    Found 8-bit register for signal <dout>.
    Found 3-bit updown counter for signal <depth>.
    Found 2-bit up counter for signal <rd_ptr>.
    Found 2-bit up counter for signal <wr_ptr>.
    Summary:
	inferred   1 RAM(s).
	inferred   3 Counter(s).
	inferred   8 D-type flip-flop(s).
	inferred   2 Comparator(s).
Unit <small_fifo_2> synthesized.


Synthesizing Unit <slave_attachment>.
    Related source file is "/media/Xilinx13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_lite_ipif_v1_01_a/hdl/vhdl/slave_attachment.vhd".
WARNING:Xst:647 - Input <S_AXI_ARADDR<31:16>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <S_AXI_AWADDR<31:16>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <S_AXI_WSTRB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1780 - Signal <s_axi_arready_i> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <cs_for_gaps_i> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
    Found finite state machine <FSM_0> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 14                                             |
    | Inputs             | 9                                              |
    | Outputs            | 3                                              |
    | Clock              | S_AXI_ACLK                (rising_edge)        |
    | Reset              | rst                       (positive)           |
    | Reset type         | synchronous                                    |
    | Reset State        | sm_idle                                        |
    | Power Up State     | sm_idle                                        |
    | Encoding           | automatic                                      |
    | Implementation     | automatic                                      |
    -----------------------------------------------------------------------
    Found 1-bit register for signal <rst>.
    Found 2-bit register for signal <s_axi_bresp_i>.
    Found 1-bit register for signal <s_axi_bvalid_i>.
    Found 32-bit register for signal <s_axi_rdata_i>.
    Found 2-bit register for signal <s_axi_rresp_i>.
    Found 1-bit register for signal <s_axi_rvalid_i>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred  39 D-type flip-flop(s).
Unit <slave_attachment> synthesized.


Synthesizing Unit <mac_cam_lut>.
    Related source file is "/home/mshahbaz/Personal/repo/mshahbaz/NetFPGA-10G-live/lib/hw/std/pcores/nf10_switch_output_port_lookup_v1_10_a/hdl/verilog/mac_cam_lut.v".
WARNING:Xst:646 - Signal <rd_mac> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <cam_match_addr_learn_d1> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
    Found 16x56-bit dual-port RAM <Mram_lut> for signal <lut>.
    Found 1-bit register for signal <lut_hit>.
    Found 1-bit register for signal <lut_miss>.
    Found 1-bit register for signal <lookup_done>.
    Found 48-bit register for signal <cam_din>.
    Found 48-bit register for signal <cam_din_learn>.
    Found 1-bit register for signal <cam_we>.
    Found 1-bit register for signal <cam_we_learn>.
    Found 4-bit register for signal <cam_wr_addr>.
    Found 4-bit register for signal <cam_wr_addr_learn>.
    Found 5-bit comparator less for signal <cam_wr_addr_next$cmp_lt0000> created at line 204.
    Found 3-bit register for signal <lookup_state>.
    Found 56-bit register for signal <lut_rd_data>.
    Found 4-bit register for signal <lut_wr_addr>.
    Found 56-bit register for signal <lut_wr_data>.
    Found 1-bit register for signal <lut_wr_en>.
    Found 4-bit register for signal <pointer_add_cam>.
    Found 4-bit adder for signal <pointer_add_cam_next$addsub0000> created at line 267.
    Found 5-bit up counter for signal <reset_count>.
    Found 48-bit register for signal <src_mac_latched>.
    Found 8-bit register for signal <src_port_latched>.
    Summary:
	inferred   1 RAM(s).
	inferred   1 Counter(s).
	inferred 289 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
	inferred   1 Comparator(s).
Unit <mac_cam_lut> synthesized.


Synthesizing Unit <fallthrough_small_fifo_1>.
    Related source file is "/home/mshahbaz/Personal/repo/mshahbaz/NetFPGA-10G-live/lib/hw/std/pcores/nf10_proc_common_v1_00_a/hdl/verilog/fallthrough_small_fifo_v2.v".
    Found 417-bit register for signal <dout>.
    Found 1-bit register for signal <dout_valid>.
    Found 1-bit register for signal <fifo_valid>.
    Found 417-bit register for signal <middle_dout>.
    Found 1-bit register for signal <middle_valid>.
    Found 1-bit xor2 for signal <will_update_middle$xor0000> created at line 63.
INFO:Xst:738 - HDL ADVISOR - 417 flip-flops were inferred for signal <middle_dout>. You may be trying to describe a RAM in a way that is incompatible with block and distributed RAM resources available on Xilinx devices, or with a specific template that is not supported. Please review the Xilinx resources documentation and the XST user manual for coding guidelines. Taking advantage of RAM resources will lead to improved device usage and reduced synthesis time.
    Summary:
	inferred 837 D-type flip-flop(s).
Unit <fallthrough_small_fifo_1> synthesized.


Synthesizing Unit <fallthrough_small_fifo_2>.
    Related source file is "/home/mshahbaz/Personal/repo/mshahbaz/NetFPGA-10G-live/lib/hw/std/pcores/nf10_proc_common_v1_00_a/hdl/verilog/fallthrough_small_fifo_v2.v".
    Found 8-bit register for signal <dout>.
    Found 1-bit register for signal <dout_valid>.
    Found 1-bit register for signal <fifo_valid>.
    Found 8-bit register for signal <middle_dout>.
    Found 1-bit register for signal <middle_valid>.
    Found 1-bit xor2 for signal <will_update_middle$xor0000> created at line 63.
    Summary:
	inferred  19 D-type flip-flop(s).
Unit <fallthrough_small_fifo_2> synthesized.


Synthesizing Unit <output_port_lookup>.
    Related source file is "/home/mshahbaz/Personal/repo/mshahbaz/NetFPGA-10G-live/lib/hw/std/pcores/nf10_switch_output_port_lookup_v1_10_a/hdl/verilog/output_port_lookup.v".
WARNING:Xst:646 - Signal <dst_port_fifo_nearly_full> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 2-bit register for signal <state>.
    Summary:
	inferred   2 D-type flip-flop(s).
Unit <output_port_lookup> synthesized.


Synthesizing Unit <axi_lite_ipif>.
    Related source file is "/media/Xilinx13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_lite_ipif_v1_01_a/hdl/vhdl/axi_lite_ipif.vhd".
Unit <axi_lite_ipif> synthesized.


Synthesizing Unit <axi_lite_ipif_1bar>.
    Related source file is "/home/mshahbaz/Personal/repo/mshahbaz/NetFPGA-10G-live/lib/hw/std/pcores/nf10_proc_common_v1_00_a/hdl/vhdl/axi_lite_ipif_1bar.vhd".
Unit <axi_lite_ipif_1bar> synthesized.


Synthesizing Unit <nf10_switch_output_port_lookup>.
    Related source file is "/home/mshahbaz/Personal/repo/mshahbaz/NetFPGA-10G-live/lib/hw/std/pcores/nf10_switch_output_port_lookup_v1_10_a/hdl/verilog/nf10_switch_output_port_lookup.v".
WARNING:Xst:646 - Signal <rw_regs<31:1>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 32-bit up counter for signal <lut_hit_cntr>.
    Found 32-bit up counter for signal <lut_miss_cntr>.
    Summary:
	inferred   2 Counter(s).
Unit <nf10_switch_output_port_lookup> synthesized.


Synthesizing Unit <nf10_switch_output_port_lookup_0_wrapper>.
    Related source file is "../hdl/nf10_switch_output_port_lookup_0_wrapper.v".
Unit <nf10_switch_output_port_lookup_0_wrapper> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 3
 16x417-bit dual-port RAM                              : 1
 16x56-bit dual-port RAM                               : 1
 4x8-bit dual-port RAM                                 : 1
# Adders/Subtractors                                   : 1
 4-bit adder                                           : 1
# Counters                                             : 9
 2-bit up counter                                      : 2
 3-bit updown counter                                  : 1
 32-bit up counter                                     : 2
 4-bit up counter                                      : 2
 5-bit up counter                                      : 1
 5-bit updown counter                                  : 1
# Registers                                            : 44
 1-bit register                                        : 20
 2-bit register                                        : 4
 3-bit register                                        : 1
 32-bit register                                       : 3
 4-bit register                                        : 4
 417-bit register                                      : 3
 48-bit register                                       : 3
 56-bit register                                       : 2
 8-bit register                                        : 4
# Comparators                                          : 7
 2-bit comparator greatequal                           : 1
 2-bit comparator less                                 : 1
 3-bit comparator greatequal                           : 2
 5-bit comparator greatequal                           : 2
 5-bit comparator less                                 : 1
# Xors                                                 : 2
 1-bit xor2                                            : 2

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Analyzing FSM <FSM_0> for best encoding.
Optimizing FSM <nf10_switch_output_port_lookup_0/axi_lite_ipif_inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/state/FSM> on signal <state[1:2]> with user encoding.
----------------------
 State    | Encoding
----------------------
 sm_idle  | 00
 sm_read  | 01
 sm_write | 10
 sm_resp  | 11
----------------------

Synthesizing (advanced) Unit <mac_cam_lut>.
INFO:Xst:3226 - The RAM <Mram_lut> will be implemented as a BLOCK RAM, absorbing the following register(s): <lut_rd_data>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 56-bit                    |          |
    |     mode           | read-first                          |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to signal <lut_wr_en_0>   | high     |
    |     addrA          | connected to signal <lut_wr_addr>   |          |
    |     diA            | connected to signal <lut_wr_data>   |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 16-word x 56-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <clk>           | rise     |
    |     addrB          | connected to signal <cam_match_addr> |          |
    |     dorstB         | connected to signal <reset>         | high     |
    | reset value        | 00000000000000000000000000000000000000000000000000000000|
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
Unit <mac_cam_lut> synthesized (advanced).

Synthesizing (advanced) Unit <small_fifo_1>.
INFO:Xst:3226 - The RAM <Mram_queue> will be implemented as a BLOCK RAM, absorbing the following register(s): <dout>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 417-bit                   |          |
    |     mode           | read-first                          |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to signal <wr_en>         | high     |
    |     addrA          | connected to signal <wr_ptr>        |          |
    |     diA            | connected to signal <din>           |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 16-word x 417-bit                   |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <clk>           | rise     |
    |     enB            | connected to signal <rd_en>         | high     |
    |     addrB          | connected to signal <rd_ptr>        |          |
    |     doB            | connected to signal <dout>          |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
Unit <small_fifo_1> synthesized (advanced).

Synthesizing (advanced) Unit <small_fifo_2>.
INFO:Xst:3231 - The small RAM <Mram_queue> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4-word x 8-bit                      |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to signal <wr_en>         | high     |
    |     addrA          | connected to signal <wr_ptr>        |          |
    |     diA            | connected to signal <din>           |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 4-word x 8-bit                      |          |
    |     addrB          | connected to signal <rd_ptr>        |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <small_fifo_2> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# FSMs                                                 : 1
# RAMs                                                 : 3
 16x417-bit dual-port block RAM                        : 1
 16x56-bit dual-port block RAM                         : 1
 4x8-bit dual-port distributed RAM                     : 1
# Adders/Subtractors                                   : 1
 4-bit adder                                           : 1
# Counters                                             : 9
 2-bit up counter                                      : 2
 3-bit updown counter                                  : 1
 32-bit up counter                                     : 2
 4-bit up counter                                      : 2
 5-bit up counter                                      : 1
 5-bit updown counter                                  : 1
# Registers                                            : 1209
 Flip-Flops                                            : 1209
# Comparators                                          : 7
 2-bit comparator greatequal                           : 1
 2-bit comparator less                                 : 1
 3-bit comparator greatequal                           : 2
 5-bit comparator greatequal                           : 2
 5-bit comparator less                                 : 1
# Xors                                                 : 2
 1-bit xor2                                            : 2

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1293 - FF/Latch <s_axi_bresp_i_0> has a constant value of 0 in block <slave_attachment>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <s_axi_rresp_i_0> has a constant value of 0 in block <slave_attachment>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <cam_din_5> in Unit <mac_cam_lut> is equivalent to the following 2 FFs/Latches, which will be removed : <cam_din_learn_5> <lut_wr_data_5> 
INFO:Xst:2261 - The FF/Latch <cam_din_45> in Unit <mac_cam_lut> is equivalent to the following 2 FFs/Latches, which will be removed : <cam_din_learn_45> <lut_wr_data_45> 
INFO:Xst:2261 - The FF/Latch <cam_din_0> in Unit <mac_cam_lut> is equivalent to the following 2 FFs/Latches, which will be removed : <cam_din_learn_0> <lut_wr_data_0> 
INFO:Xst:2261 - The FF/Latch <cam_din_35> in Unit <mac_cam_lut> is equivalent to the following 2 FFs/Latches, which will be removed : <cam_din_learn_35> <lut_wr_data_35> 
INFO:Xst:2261 - The FF/Latch <cam_din_40> in Unit <mac_cam_lut> is equivalent to the following 2 FFs/Latches, which will be removed : <cam_din_learn_40> <lut_wr_data_40> 
INFO:Xst:2261 - The FF/Latch <cam_din_25> in Unit <mac_cam_lut> is equivalent to the following 2 FFs/Latches, which will be removed : <cam_din_learn_25> <lut_wr_data_25> 
INFO:Xst:2261 - The FF/Latch <cam_din_30> in Unit <mac_cam_lut> is equivalent to the following 2 FFs/Latches, which will be removed : <cam_din_learn_30> <lut_wr_data_30> 
INFO:Xst:2261 - The FF/Latch <cam_wr_addr_0> in Unit <mac_cam_lut> is equivalent to the following FF/Latch, which will be removed : <cam_wr_addr_learn_0> 
INFO:Xst:2261 - The FF/Latch <cam_din_20> in Unit <mac_cam_lut> is equivalent to the following 2 FFs/Latches, which will be removed : <cam_din_learn_20> <lut_wr_data_20> 
INFO:Xst:2261 - The FF/Latch <cam_din_15> in Unit <mac_cam_lut> is equivalent to the following 2 FFs/Latches, which will be removed : <cam_din_learn_15> <lut_wr_data_15> 
INFO:Xst:2261 - The FF/Latch <cam_din_9> in Unit <mac_cam_lut> is equivalent to the following 2 FFs/Latches, which will be removed : <cam_din_learn_9> <lut_wr_data_9> 
INFO:Xst:2261 - The FF/Latch <cam_din_10> in Unit <mac_cam_lut> is equivalent to the following 2 FFs/Latches, which will be removed : <cam_din_learn_10> <lut_wr_data_10> 
INFO:Xst:2261 - The FF/Latch <cam_din_4> in Unit <mac_cam_lut> is equivalent to the following 2 FFs/Latches, which will be removed : <cam_din_learn_4> <lut_wr_data_4> 
INFO:Xst:2261 - The FF/Latch <cam_din_39> in Unit <mac_cam_lut> is equivalent to the following 2 FFs/Latches, which will be removed : <cam_din_learn_39> <lut_wr_data_39> 
INFO:Xst:2261 - The FF/Latch <cam_din_44> in Unit <mac_cam_lut> is equivalent to the following 2 FFs/Latches, which will be removed : <cam_din_learn_44> <lut_wr_data_44> 
INFO:Xst:2261 - The FF/Latch <cam_din_29> in Unit <mac_cam_lut> is equivalent to the following 2 FFs/Latches, which will be removed : <cam_din_learn_29> <lut_wr_data_29> 
INFO:Xst:2261 - The FF/Latch <cam_din_34> in Unit <mac_cam_lut> is equivalent to the following 2 FFs/Latches, which will be removed : <cam_din_learn_34> <lut_wr_data_34> 
INFO:Xst:2261 - The FF/Latch <cam_din_19> in Unit <mac_cam_lut> is equivalent to the following 2 FFs/Latches, which will be removed : <cam_din_learn_19> <lut_wr_data_19> 
INFO:Xst:2261 - The FF/Latch <cam_din_24> in Unit <mac_cam_lut> is equivalent to the following 2 FFs/Latches, which will be removed : <cam_din_learn_24> <lut_wr_data_24> 
INFO:Xst:2261 - The FF/Latch <cam_we> in Unit <mac_cam_lut> is equivalent to the following FF/Latch, which will be removed : <cam_we_learn> 
INFO:Xst:2261 - The FF/Latch <cam_din_14> in Unit <mac_cam_lut> is equivalent to the following 2 FFs/Latches, which will be removed : <cam_din_learn_14> <lut_wr_data_14> 
INFO:Xst:2261 - The FF/Latch <cam_din_8> in Unit <mac_cam_lut> is equivalent to the following 2 FFs/Latches, which will be removed : <cam_din_learn_8> <lut_wr_data_8> 
INFO:Xst:2261 - The FF/Latch <cam_din_3> in Unit <mac_cam_lut> is equivalent to the following 2 FFs/Latches, which will be removed : <cam_din_learn_3> <lut_wr_data_3> 
INFO:Xst:2261 - The FF/Latch <cam_din_38> in Unit <mac_cam_lut> is equivalent to the following 2 FFs/Latches, which will be removed : <cam_din_learn_38> <lut_wr_data_38> 
INFO:Xst:2261 - The FF/Latch <cam_din_43> in Unit <mac_cam_lut> is equivalent to the following 2 FFs/Latches, which will be removed : <cam_din_learn_43> <lut_wr_data_43> 
INFO:Xst:2261 - The FF/Latch <cam_din_28> in Unit <mac_cam_lut> is equivalent to the following 2 FFs/Latches, which will be removed : <cam_din_learn_28> <lut_wr_data_28> 
INFO:Xst:2261 - The FF/Latch <cam_din_33> in Unit <mac_cam_lut> is equivalent to the following 2 FFs/Latches, which will be removed : <cam_din_learn_33> <lut_wr_data_33> 
INFO:Xst:2261 - The FF/Latch <cam_wr_addr_3> in Unit <mac_cam_lut> is equivalent to the following FF/Latch, which will be removed : <cam_wr_addr_learn_3> 
INFO:Xst:2261 - The FF/Latch <cam_din_23> in Unit <mac_cam_lut> is equivalent to the following 2 FFs/Latches, which will be removed : <cam_din_learn_23> <lut_wr_data_23> 
INFO:Xst:2261 - The FF/Latch <cam_din_18> in Unit <mac_cam_lut> is equivalent to the following 2 FFs/Latches, which will be removed : <cam_din_learn_18> <lut_wr_data_18> 
INFO:Xst:2261 - The FF/Latch <cam_din_13> in Unit <mac_cam_lut> is equivalent to the following 2 FFs/Latches, which will be removed : <cam_din_learn_13> <lut_wr_data_13> 
INFO:Xst:2261 - The FF/Latch <cam_din_7> in Unit <mac_cam_lut> is equivalent to the following 2 FFs/Latches, which will be removed : <cam_din_learn_7> <lut_wr_data_7> 
INFO:Xst:2261 - The FF/Latch <cam_din_47> in Unit <mac_cam_lut> is equivalent to the following 2 FFs/Latches, which will be removed : <cam_din_learn_47> <lut_wr_data_47> 
INFO:Xst:2261 - The FF/Latch <cam_din_2> in Unit <mac_cam_lut> is equivalent to the following 2 FFs/Latches, which will be removed : <cam_din_learn_2> <lut_wr_data_2> 
INFO:Xst:2261 - The FF/Latch <cam_din_37> in Unit <mac_cam_lut> is equivalent to the following 2 FFs/Latches, which will be removed : <cam_din_learn_37> <lut_wr_data_37> 
INFO:Xst:2261 - The FF/Latch <cam_din_42> in Unit <mac_cam_lut> is equivalent to the following 2 FFs/Latches, which will be removed : <cam_din_learn_42> <lut_wr_data_42> 
INFO:Xst:2261 - The FF/Latch <cam_din_27> in Unit <mac_cam_lut> is equivalent to the following 2 FFs/Latches, which will be removed : <cam_din_learn_27> <lut_wr_data_27> 
INFO:Xst:2261 - The FF/Latch <cam_din_32> in Unit <mac_cam_lut> is equivalent to the following 2 FFs/Latches, which will be removed : <cam_din_learn_32> <lut_wr_data_32> 
INFO:Xst:2261 - The FF/Latch <cam_wr_addr_2> in Unit <mac_cam_lut> is equivalent to the following FF/Latch, which will be removed : <cam_wr_addr_learn_2> 
INFO:Xst:2261 - The FF/Latch <cam_din_22> in Unit <mac_cam_lut> is equivalent to the following 2 FFs/Latches, which will be removed : <cam_din_learn_22> <lut_wr_data_22> 
INFO:Xst:2261 - The FF/Latch <cam_din_17> in Unit <mac_cam_lut> is equivalent to the following 2 FFs/Latches, which will be removed : <cam_din_learn_17> <lut_wr_data_17> 
INFO:Xst:2261 - The FF/Latch <cam_din_12> in Unit <mac_cam_lut> is equivalent to the following 2 FFs/Latches, which will be removed : <cam_din_learn_12> <lut_wr_data_12> 
INFO:Xst:2261 - The FF/Latch <cam_din_6> in Unit <mac_cam_lut> is equivalent to the following 2 FFs/Latches, which will be removed : <cam_din_learn_6> <lut_wr_data_6> 
INFO:Xst:2261 - The FF/Latch <cam_din_46> in Unit <mac_cam_lut> is equivalent to the following 2 FFs/Latches, which will be removed : <cam_din_learn_46> <lut_wr_data_46> 
INFO:Xst:2261 - The FF/Latch <cam_din_1> in Unit <mac_cam_lut> is equivalent to the following 2 FFs/Latches, which will be removed : <cam_din_learn_1> <lut_wr_data_1> 
INFO:Xst:2261 - The FF/Latch <cam_din_36> in Unit <mac_cam_lut> is equivalent to the following 2 FFs/Latches, which will be removed : <cam_din_learn_36> <lut_wr_data_36> 
INFO:Xst:2261 - The FF/Latch <cam_din_41> in Unit <mac_cam_lut> is equivalent to the following 2 FFs/Latches, which will be removed : <cam_din_learn_41> <lut_wr_data_41> 
INFO:Xst:2261 - The FF/Latch <cam_din_26> in Unit <mac_cam_lut> is equivalent to the following 2 FFs/Latches, which will be removed : <cam_din_learn_26> <lut_wr_data_26> 
INFO:Xst:2261 - The FF/Latch <cam_din_31> in Unit <mac_cam_lut> is equivalent to the following 2 FFs/Latches, which will be removed : <cam_din_learn_31> <lut_wr_data_31> 
INFO:Xst:2261 - The FF/Latch <cam_wr_addr_1> in Unit <mac_cam_lut> is equivalent to the following FF/Latch, which will be removed : <cam_wr_addr_learn_1> 
INFO:Xst:2261 - The FF/Latch <cam_din_21> in Unit <mac_cam_lut> is equivalent to the following 2 FFs/Latches, which will be removed : <cam_din_learn_21> <lut_wr_data_21> 
INFO:Xst:2261 - The FF/Latch <cam_din_16> in Unit <mac_cam_lut> is equivalent to the following 2 FFs/Latches, which will be removed : <cam_din_learn_16> <lut_wr_data_16> 
INFO:Xst:2261 - The FF/Latch <cam_din_11> in Unit <mac_cam_lut> is equivalent to the following 2 FFs/Latches, which will be removed : <cam_din_learn_11> <lut_wr_data_11> 
INFO:Xst:2261 - The FF/Latch <I_DECODER/cs_out_i_0> in Unit <slave_attachment> is equivalent to the following FF/Latch, which will be removed : <I_DECODER/ce_out_i_0> 

Optimizing unit <nf10_switch_output_port_lookup_0_wrapper> ...

Optimizing unit <ipif_regs> ...

Optimizing unit <ethernet_parser> ...

Optimizing unit <small_fifo_1> ...

Optimizing unit <small_fifo_2> ...

Optimizing unit <mac_cam_lut> ...

Optimizing unit <slave_attachment> ...

Optimizing unit <fallthrough_small_fifo_1> ...

Optimizing unit <fallthrough_small_fifo_2> ...

Optimizing unit <output_port_lookup> ...
WARNING:Xst:1293 - FF/Latch <nf10_switch_output_port_lookup_0/axi_lite_ipif_inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i_1> has a constant value of 0 in block <nf10_switch_output_port_lookup_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <nf10_switch_output_port_lookup_0/axi_lite_ipif_inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_bresp_i_1> has a constant value of 0 in block <nf10_switch_output_port_lookup_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <nf10_switch_output_port_lookup_0/axi_lite_ipif_inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg> of sequential type is unconnected in block <nf10_switch_output_port_lookup_0_wrapper>.

Mapping all equations...
Building and optimizing final netlist ...

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 1193
 Flip-Flops                                            : 1193

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
Top Level Output File Name         : ../implementation/nf10_switch_output_port_lookup_0_wrapper.ngc
Output Format                      : ngc
Optimization Goal                  : speed
Keep Hierarchy                     : no

Design Statistics
# IOs                              : 986

Cell Usage :
# BELS                             : 1029
#      GND                         : 1
#      INV                         : 9
#      LUT1                        : 62
#      LUT2                        : 72
#      LUT3                        : 449
#      LUT4                        : 68
#      LUT5                        : 149
#      LUT6                        : 92
#      MUXCY                       : 62
#      VCC                         : 1
#      XORCY                       : 64
# FlipFlops/Latches                : 1193
#      FD                          : 7
#      FDE                         : 8
#      FDR                         : 83
#      FDRE                        : 1087
#      FDRS                        : 3
#      FDRSE                       : 5
# RAMS                             : 16
#      RAM32M                      : 1
#      RAM32X1D                    : 2
#      RAMB18SDP                   : 12
#      RAMB36SDP_EXP               : 1
# Others                           : 2
#      cam                         : 2
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 5vtx240tff1759-2 


Slice Logic Utilization: 
 Number of Slice Registers:            1193  out of  149760     0%  
 Number of Slice LUTs:                  909  out of  149760     0%  
    Number used as Logic:               901  out of  149760     0%  
    Number used as Memory:                8  out of  39360     0%  
       Number used as RAM:                8

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:   1379
   Number with an unused Flip Flop:     186  out of   1379    13%  
   Number with an unused LUT:           470  out of   1379    34%  
   Number of fully used LUT-FF pairs:   723  out of   1379    52%  
   Number of unique control sets:        32

IO Utilization: 
 Number of IOs:                         986
 Number of bonded IOBs:                   0  out of    680     0%  

Specific Feature Utilization:
 Number of Block RAM/FIFO:                7  out of    324     2%  
    Number using Block RAM only:          7

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------------------------------------+-------+
Clock Signal                       | Clock buffer(FF name)                                | Load  |
-----------------------------------+------------------------------------------------------+-------+
S_AXI_ACLK                         | NONE(nf10_switch_output_port_lookup_0/lut_hit_cntr_0)| 1209  |
-----------------------------------+------------------------------------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
-----------------------------------+-------------------------------------------------------------------------------+-------+
Control Signal                     | Buffer(FF name)                                                               | Load  |
-----------------------------------+-------------------------------------------------------------------------------+-------+
S_AXI_BRESP<0>(XST_GND:G)          | NONE(nf10_switch_output_port_lookup_0/output_port_lookup/mac_cam_lut/Mram_lut)| 10    |
-----------------------------------+-------------------------------------------------------------------------------+-------+

Timing Summary:
---------------
Speed Grade: -2

   Minimum period: 2.565ns (Maximum Frequency: 389.867MHz)
   Minimum input arrival time before clock: 2.718ns
   Maximum output required time after clock: 2.640ns
   Maximum combinational path delay: 2.012ns

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'S_AXI_ACLK'
  Clock period: 2.565ns (frequency: 389.867MHz)
  Total number of paths / destination ports: 11219 / 2202
-------------------------------------------------------------------------
Delay:               2.565ns (Levels of Logic = 3)
  Source:            nf10_switch_output_port_lookup_0/output_port_lookup/input_fifo/fifo/depth_4 (FF)
  Destination:       nf10_switch_output_port_lookup_0/output_port_lookup/mac_cam_lut/lookup_state_1 (FF)
  Source Clock:      S_AXI_ACLK rising
  Destination Clock: S_AXI_ACLK rising

  Data Path: nf10_switch_output_port_lookup_0/output_port_lookup/input_fifo/fifo/depth_4 to nf10_switch_output_port_lookup_0/output_port_lookup/mac_cam_lut/lookup_state_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             7   0.396   0.847  nf10_switch_output_port_lookup_0/output_port_lookup/input_fifo/fifo/depth_4 (nf10_switch_output_port_lookup_0/output_port_lookup/input_fifo/fifo/depth_4)
     LUT6:I1->O          172   0.086   0.542  nf10_switch_output_port_lookup_0/output_port_lookup/_and00001 (nf10_switch_output_port_lookup_0/output_port_lookup/_and0000)
     LUT3:I2->O           49   0.086   0.522  nf10_switch_output_port_lookup_0/output_port_lookup/eth_parser/src_port<0>11 (nf10_switch_output_port_lookup_0/output_port_lookup/eth_done)
     LUT6:I5->O            1   0.086   0.000  nf10_switch_output_port_lookup_0/output_port_lookup/mac_cam_lut/lookup_state_next<1>1 (nf10_switch_output_port_lookup_0/output_port_lookup/mac_cam_lut/lookup_state_next<1>1)
     FD:D                     -0.022          nf10_switch_output_port_lookup_0/output_port_lookup/mac_cam_lut/lookup_state_1
    ----------------------------------------
    Total                      2.565ns (0.654ns logic, 1.911ns route)
                                       (25.5% logic, 74.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'S_AXI_ACLK'
  Total number of paths / destination ports: 3349 / 2817
-------------------------------------------------------------------------
Offset:              2.718ns (Levels of Logic = 4)
  Source:            nf10_switch_output_port_lookup_0/output_port_lookup/mac_cam_lut/mac_cam_learn:BUSY (PAD)
  Destination:       nf10_switch_output_port_lookup_0/output_port_lookup/mac_cam_lut/cam_din_0 (FF)
  Destination Clock: S_AXI_ACLK rising

  Data Path: nf10_switch_output_port_lookup_0/output_port_lookup/mac_cam_lut/mac_cam_learn:BUSY to nf10_switch_output_port_lookup_0/output_port_lookup/mac_cam_lut/cam_din_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    cam:BUSY               9   0.000   0.524  nf10_switch_output_port_lookup_0/output_port_lookup/mac_cam_lut/mac_cam_learn (nf10_switch_output_port_lookup_0/output_port_lookup/mac_cam_lut/cam_busy_learn)
     LUT2:I0->O            2   0.086   0.905  nf10_switch_output_port_lookup_0/output_port_lookup/mac_cam_lut/cam_din_learn_next<0>1_SW0 (N15)
     LUT6:I0->O          118   0.086   0.533  nf10_switch_output_port_lookup_0/output_port_lookup/mac_cam_lut/cam_din_learn_next<0>1 (nf10_switch_output_port_lookup_0/output_port_lookup/mac_cam_lut/N01)
     LUT2:I1->O            1   0.086   0.412  nf10_switch_output_port_lookup_0/output_port_lookup/mac_cam_lut/cam_din_learn_next<0>31 (nf10_switch_output_port_lookup_0/output_port_lookup/mac_cam_lut/cam_din_learn_next<0>3)
     LUT6:I5->O            1   0.086   0.000  nf10_switch_output_port_lookup_0/output_port_lookup/mac_cam_lut/cam_din_0_rstpot (nf10_switch_output_port_lookup_0/output_port_lookup/mac_cam_lut/cam_din_0_rstpot)
     FDR:D                    -0.022          nf10_switch_output_port_lookup_0/output_port_lookup/mac_cam_lut/cam_din_0
    ----------------------------------------
    Total                      2.718ns (0.344ns logic, 2.374ns route)
                                       (12.7% logic, 87.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'S_AXI_ACLK'
  Total number of paths / destination ports: 1561 / 658
-------------------------------------------------------------------------
Offset:              2.640ns (Levels of Logic = 3)
  Source:            nf10_switch_output_port_lookup_0/output_port_lookup/input_fifo/fifo/depth_4 (FF)
  Destination:       nf10_switch_output_port_lookup_0/output_port_lookup/mac_cam_lut/mac_cam:CMP_DIN<47> (PAD)
  Source Clock:      S_AXI_ACLK rising

  Data Path: nf10_switch_output_port_lookup_0/output_port_lookup/input_fifo/fifo/depth_4 to nf10_switch_output_port_lookup_0/output_port_lookup/mac_cam_lut/mac_cam:CMP_DIN<47>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             7   0.396   0.847  nf10_switch_output_port_lookup_0/output_port_lookup/input_fifo/fifo/depth_4 (nf10_switch_output_port_lookup_0/output_port_lookup/input_fifo/fifo/depth_4)
     LUT6:I1->O          172   0.086   0.542  nf10_switch_output_port_lookup_0/output_port_lookup/_and00001 (nf10_switch_output_port_lookup_0/output_port_lookup/_and0000)
     LUT3:I2->O           49   0.086   0.597  nf10_switch_output_port_lookup_0/output_port_lookup/eth_parser/src_port<0>11 (nf10_switch_output_port_lookup_0/output_port_lookup/eth_done)
     LUT5:I3->O            0   0.086   0.000  nf10_switch_output_port_lookup_0/output_port_lookup/mac_cam_lut/cam_cmp_din<9>1 (nf10_switch_output_port_lookup_0/output_port_lookup/mac_cam_lut/cam_cmp_din<9>)
    cam:CMP_DIN<9>             0.000          nf10_switch_output_port_lookup_0/output_port_lookup/mac_cam_lut/mac_cam
    ----------------------------------------
    Total                      2.640ns (0.654ns logic, 1.986ns route)
                                       (24.8% logic, 75.2% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 194 / 98
-------------------------------------------------------------------------
Delay:               2.012ns (Levels of Logic = 3)
  Source:            S_AXIS_TVALID (PAD)
  Destination:       nf10_switch_output_port_lookup_0/output_port_lookup/mac_cam_lut/mac_cam:CMP_DIN<47> (PAD)

  Data Path: S_AXIS_TVALID to nf10_switch_output_port_lookup_0/output_port_lookup/mac_cam_lut/mac_cam:CMP_DIN<47>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LUT6:I0->O          172   0.086   0.542  nf10_switch_output_port_lookup_0/output_port_lookup/_and00001 (nf10_switch_output_port_lookup_0/output_port_lookup/_and0000)
     LUT3:I2->O           49   0.086   0.597  nf10_switch_output_port_lookup_0/output_port_lookup/eth_parser/src_port<0>11 (nf10_switch_output_port_lookup_0/output_port_lookup/eth_done)
     LUT5:I3->O            0   0.086   0.000  nf10_switch_output_port_lookup_0/output_port_lookup/mac_cam_lut/cam_cmp_din<9>1 (nf10_switch_output_port_lookup_0/output_port_lookup/mac_cam_lut/cam_cmp_din<9>)
    cam:CMP_DIN<9>             0.000          nf10_switch_output_port_lookup_0/output_port_lookup/mac_cam_lut/mac_cam
    ----------------------------------------
    Total                      2.012ns (0.873ns logic, 1.139ns route)
                                       (43.4% logic, 56.6% route)

=========================================================================


Total REAL time to Xst completion: 23.00 secs
Total CPU time to Xst completion: 20.80 secs
 
--> 


Total memory usage is 740236 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   37 (   0 filtered)
Number of infos    :   60 (   0 filtered)

