Output/Debug/Obj/Class_A_ISP4520E-EU/systime.o: \
 C:\SES\ISP4520-examples-master\ISP4520-examples-master\src\lora\system\systime.c \
 C:/Program\ Files/SEGGER/SEGGER\ Embedded\ Studio\ for\ ARM\ 5.32a/include/stdio.h \
 C:/Program\ Files/SEGGER/SEGGER\ Embedded\ Studio\ for\ ARM\ 5.32a/include/__crossworks.h \
 ../../../../lora/boards/rtc-board.h \
 C:/Program\ Files/SEGGER/SEGGER\ Embedded\ Studio\ for\ ARM\ 5.32a/include/stdint.h \
 C:/Program\ Files/SEGGER/SEGGER\ Embedded\ Studio\ for\ ARM\ 5.32a/include/stdbool.h \
 C:\SES\ISP4520-examples-master\ISP4520-examples-master\src\lora\system\systime.h \
 C:/Program\ Files/SEGGER/SEGGER\ Embedded\ Studio\ for\ ARM\ 5.32a/include/time.h \
 C:/Program\ Files/SEGGER/SEGGER\ Embedded\ Studio\ for\ ARM\ 5.32a/include/sys/time.h
