set ::env(PROJECT_NAME) lzrw1-compressor-core
set ::env(DESIGN_TOP) CompressorTop
set ::env(DESIGN_DIR) RTL_Benchmark/VHDL/opencores/lzrw1-compressor-core/rtl/hw/HDL
set ::env(TOP_VERILOG) RTL_Benchmark/VHDL/opencores/lzrw1-compressor-core/rtl/hw/HDL/CompressorTop.vhd
set ::env(CLOCK_COUNT) 1
set ::env(DOMAIN) OpenCores_designs
