module upcounter_tb;
reg clk,rst;
wire [3:0]count;
upcounter uut(clk,cout,rst)
clk=0
always
#clk=~clk
initial
begin
rst=1;#20
rst=0;
#10 
$finish
end
endmodule
