

================================================================
== Vitis HLS Report for 'cnn'
================================================================
* Date:           Tue Jan 28 03:39:16 2025

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        cnn
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu11p-flga2577-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  3.409 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    36041|    36041|  0.360 ms|  0.360 ms|  36042|  36042|       no|
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 116
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 57 
57 --> 58 
58 --> 59 
59 --> 60 
60 --> 61 
61 --> 62 
62 --> 63 
63 --> 64 
64 --> 65 
65 --> 66 
66 --> 67 
67 --> 68 
68 --> 69 
69 --> 70 
70 --> 71 
71 --> 72 
72 --> 73 
73 --> 74 
74 --> 75 
75 --> 76 
76 --> 77 
77 --> 78 
78 --> 79 
79 --> 80 
80 --> 81 
81 --> 82 
82 --> 83 
83 --> 84 
84 --> 85 
85 --> 86 
86 --> 87 
87 --> 88 
88 --> 89 
89 --> 90 
90 --> 91 
91 --> 92 
92 --> 93 
93 --> 94 
94 --> 95 
95 --> 96 
96 --> 97 
97 --> 98 
98 --> 99 
99 --> 100 
100 --> 101 
101 --> 102 
102 --> 103 
103 --> 104 
104 --> 105 
105 --> 106 
106 --> 107 
107 --> 108 
108 --> 109 
109 --> 110 
110 --> 111 
111 --> 112 
112 --> 113 
113 --> 114 
114 --> 115 
115 --> 116 
116 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.00>
ST_1 : Operation 117 [1/1] (0.00ns)   --->   "%sum_65_loc = alloca i64 1"   --->   Operation 117 'alloca' 'sum_65_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 118 [1/1] (0.00ns)   --->   "%sum_41_loc = alloca i64 1"   --->   Operation 118 'alloca' 'sum_41_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 119 [1/1] (0.00ns)   --->   "%sum_38_loc = alloca i64 1"   --->   Operation 119 'alloca' 'sum_38_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 120 [1/1] (0.00ns)   --->   "%sum_35_loc = alloca i64 1"   --->   Operation 120 'alloca' 'sum_35_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 121 [1/1] (0.00ns)   --->   "%sum_32_loc = alloca i64 1"   --->   Operation 121 'alloca' 'sum_32_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 122 [1/1] (0.00ns)   --->   "%sum_29_loc = alloca i64 1"   --->   Operation 122 'alloca' 'sum_29_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 123 [1/1] (0.00ns)   --->   "%sum_26_loc = alloca i64 1"   --->   Operation 123 'alloca' 'sum_26_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 124 [1/1] (0.00ns)   --->   "%sum_23_loc = alloca i64 1"   --->   Operation 124 'alloca' 'sum_23_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 125 [1/1] (0.00ns)   --->   "%sum_20_loc = alloca i64 1"   --->   Operation 125 'alloca' 'sum_20_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 126 [1/1] (0.00ns)   --->   "%sum_17_loc = alloca i64 1"   --->   Operation 126 'alloca' 'sum_17_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 127 [1/1] (0.00ns)   --->   "%sum_14_loc = alloca i64 1"   --->   Operation 127 'alloca' 'sum_14_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 128 [1/1] (0.00ns)   --->   "%sum_11_loc = alloca i64 1"   --->   Operation 128 'alloca' 'sum_11_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 129 [1/1] (0.00ns)   --->   "%sum_8_loc = alloca i64 1"   --->   Operation 129 'alloca' 'sum_8_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 130 [1/1] (0.00ns)   --->   "%sum_5_loc = alloca i64 1"   --->   Operation 130 'alloca' 'sum_5_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 131 [1/1] (0.00ns)   --->   "%local_input = alloca i64 1" [cnn.cpp:17]   --->   Operation 131 'alloca' 'local_input' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 132 [1/1] (0.00ns)   --->   "%local_input_1 = alloca i64 1" [cnn.cpp:17]   --->   Operation 132 'alloca' 'local_input_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 133 [1/1] (0.00ns)   --->   "%local_input_2 = alloca i64 1" [cnn.cpp:17]   --->   Operation 133 'alloca' 'local_input_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 134 [1/1] (0.00ns)   --->   "%local_input_3 = alloca i64 1" [cnn.cpp:17]   --->   Operation 134 'alloca' 'local_input_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 135 [1/1] (0.00ns)   --->   "%local_input_4 = alloca i64 1" [cnn.cpp:17]   --->   Operation 135 'alloca' 'local_input_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 136 [1/1] (0.00ns)   --->   "%local_input_5 = alloca i64 1" [cnn.cpp:17]   --->   Operation 136 'alloca' 'local_input_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 137 [1/1] (0.00ns)   --->   "%local_input_6 = alloca i64 1" [cnn.cpp:17]   --->   Operation 137 'alloca' 'local_input_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 138 [1/1] (0.00ns)   --->   "%local_input_7 = alloca i64 1" [cnn.cpp:17]   --->   Operation 138 'alloca' 'local_input_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 139 [1/1] (0.00ns)   --->   "%local_input_8 = alloca i64 1" [cnn.cpp:17]   --->   Operation 139 'alloca' 'local_input_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 140 [1/1] (0.00ns)   --->   "%local_input_9 = alloca i64 1" [cnn.cpp:17]   --->   Operation 140 'alloca' 'local_input_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 141 [1/1] (0.00ns)   --->   "%local_input_10 = alloca i64 1" [cnn.cpp:17]   --->   Operation 141 'alloca' 'local_input_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 142 [1/1] (0.00ns)   --->   "%local_input_11 = alloca i64 1" [cnn.cpp:17]   --->   Operation 142 'alloca' 'local_input_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 143 [1/1] (0.00ns)   --->   "%local_input_12 = alloca i64 1" [cnn.cpp:17]   --->   Operation 143 'alloca' 'local_input_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 144 [1/1] (0.00ns)   --->   "%local_input_13 = alloca i64 1" [cnn.cpp:17]   --->   Operation 144 'alloca' 'local_input_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 145 [1/1] (0.00ns)   --->   "%local_input_14 = alloca i64 1" [cnn.cpp:17]   --->   Operation 145 'alloca' 'local_input_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 146 [1/1] (0.00ns)   --->   "%local_input_15 = alloca i64 1" [cnn.cpp:17]   --->   Operation 146 'alloca' 'local_input_15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 147 [1/1] (0.00ns)   --->   "%local_input_16 = alloca i64 1" [cnn.cpp:17]   --->   Operation 147 'alloca' 'local_input_16' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 148 [1/1] (0.00ns)   --->   "%local_input_17 = alloca i64 1" [cnn.cpp:17]   --->   Operation 148 'alloca' 'local_input_17' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 149 [1/1] (0.00ns)   --->   "%local_input_18 = alloca i64 1" [cnn.cpp:17]   --->   Operation 149 'alloca' 'local_input_18' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 150 [1/1] (0.00ns)   --->   "%local_input_19 = alloca i64 1" [cnn.cpp:17]   --->   Operation 150 'alloca' 'local_input_19' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 151 [1/1] (0.00ns)   --->   "%local_input_20 = alloca i64 1" [cnn.cpp:17]   --->   Operation 151 'alloca' 'local_input_20' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 152 [1/1] (0.00ns)   --->   "%local_input_21 = alloca i64 1" [cnn.cpp:17]   --->   Operation 152 'alloca' 'local_input_21' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 153 [1/1] (0.00ns)   --->   "%local_input_22 = alloca i64 1" [cnn.cpp:17]   --->   Operation 153 'alloca' 'local_input_22' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 154 [1/1] (0.00ns)   --->   "%local_input_23 = alloca i64 1" [cnn.cpp:17]   --->   Operation 154 'alloca' 'local_input_23' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 155 [1/1] (0.00ns)   --->   "%local_input_24 = alloca i64 1" [cnn.cpp:17]   --->   Operation 155 'alloca' 'local_input_24' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 156 [1/1] (0.00ns)   --->   "%local_input_25 = alloca i64 1" [cnn.cpp:17]   --->   Operation 156 'alloca' 'local_input_25' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 157 [1/1] (0.00ns)   --->   "%local_input_26 = alloca i64 1" [cnn.cpp:17]   --->   Operation 157 'alloca' 'local_input_26' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 158 [1/1] (0.00ns)   --->   "%local_input_27 = alloca i64 1" [cnn.cpp:17]   --->   Operation 158 'alloca' 'local_input_27' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 159 [1/1] (0.00ns)   --->   "%local_input_28 = alloca i64 1" [cnn.cpp:17]   --->   Operation 159 'alloca' 'local_input_28' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 160 [1/1] (0.00ns)   --->   "%local_input_29 = alloca i64 1" [cnn.cpp:17]   --->   Operation 160 'alloca' 'local_input_29' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 161 [1/1] (0.00ns)   --->   "%local_input_30 = alloca i64 1" [cnn.cpp:17]   --->   Operation 161 'alloca' 'local_input_30' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 162 [1/1] (0.00ns)   --->   "%local_input_31 = alloca i64 1" [cnn.cpp:17]   --->   Operation 162 'alloca' 'local_input_31' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 163 [1/1] (0.00ns)   --->   "%local_input_32 = alloca i64 1" [cnn.cpp:17]   --->   Operation 163 'alloca' 'local_input_32' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 164 [1/1] (0.00ns)   --->   "%local_input_33 = alloca i64 1" [cnn.cpp:17]   --->   Operation 164 'alloca' 'local_input_33' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 165 [1/1] (0.00ns)   --->   "%local_input_34 = alloca i64 1" [cnn.cpp:17]   --->   Operation 165 'alloca' 'local_input_34' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 166 [1/1] (0.00ns)   --->   "%local_input_35 = alloca i64 1" [cnn.cpp:17]   --->   Operation 166 'alloca' 'local_input_35' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 167 [1/1] (0.00ns)   --->   "%local_input_36 = alloca i64 1" [cnn.cpp:17]   --->   Operation 167 'alloca' 'local_input_36' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 168 [1/1] (0.00ns)   --->   "%local_input_37 = alloca i64 1" [cnn.cpp:17]   --->   Operation 168 'alloca' 'local_input_37' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 169 [1/1] (0.00ns)   --->   "%local_input_38 = alloca i64 1" [cnn.cpp:17]   --->   Operation 169 'alloca' 'local_input_38' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 170 [1/1] (0.00ns)   --->   "%local_input_39 = alloca i64 1" [cnn.cpp:17]   --->   Operation 170 'alloca' 'local_input_39' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 171 [1/1] (0.00ns)   --->   "%local_input_40 = alloca i64 1" [cnn.cpp:17]   --->   Operation 171 'alloca' 'local_input_40' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 172 [1/1] (0.00ns)   --->   "%local_input_41 = alloca i64 1" [cnn.cpp:17]   --->   Operation 172 'alloca' 'local_input_41' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 173 [1/1] (0.00ns)   --->   "%local_input_42 = alloca i64 1" [cnn.cpp:17]   --->   Operation 173 'alloca' 'local_input_42' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 174 [1/1] (0.00ns)   --->   "%local_input_43 = alloca i64 1" [cnn.cpp:17]   --->   Operation 174 'alloca' 'local_input_43' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 175 [1/1] (0.00ns)   --->   "%local_input_44 = alloca i64 1" [cnn.cpp:17]   --->   Operation 175 'alloca' 'local_input_44' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 176 [1/1] (0.00ns)   --->   "%local_input_45 = alloca i64 1" [cnn.cpp:17]   --->   Operation 176 'alloca' 'local_input_45' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 177 [1/1] (0.00ns)   --->   "%local_input_46 = alloca i64 1" [cnn.cpp:17]   --->   Operation 177 'alloca' 'local_input_46' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 178 [1/1] (0.00ns)   --->   "%local_input_47 = alloca i64 1" [cnn.cpp:17]   --->   Operation 178 'alloca' 'local_input_47' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 179 [1/1] (0.00ns)   --->   "%local_input_48 = alloca i64 1" [cnn.cpp:17]   --->   Operation 179 'alloca' 'local_input_48' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 180 [1/1] (0.00ns)   --->   "%local_input_49 = alloca i64 1" [cnn.cpp:17]   --->   Operation 180 'alloca' 'local_input_49' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 181 [1/1] (0.00ns)   --->   "%local_input_50 = alloca i64 1" [cnn.cpp:17]   --->   Operation 181 'alloca' 'local_input_50' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 182 [1/1] (0.00ns)   --->   "%local_input_51 = alloca i64 1" [cnn.cpp:17]   --->   Operation 182 'alloca' 'local_input_51' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 183 [1/1] (0.00ns)   --->   "%local_input_52 = alloca i64 1" [cnn.cpp:17]   --->   Operation 183 'alloca' 'local_input_52' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 184 [1/1] (0.00ns)   --->   "%local_input_53 = alloca i64 1" [cnn.cpp:17]   --->   Operation 184 'alloca' 'local_input_53' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 185 [1/1] (0.00ns)   --->   "%local_input_54 = alloca i64 1" [cnn.cpp:17]   --->   Operation 185 'alloca' 'local_input_54' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 186 [1/1] (0.00ns)   --->   "%local_input_55 = alloca i64 1" [cnn.cpp:17]   --->   Operation 186 'alloca' 'local_input_55' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 187 [1/1] (0.00ns)   --->   "%local_input_56 = alloca i64 1" [cnn.cpp:17]   --->   Operation 187 'alloca' 'local_input_56' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 188 [1/1] (0.00ns)   --->   "%local_input_57 = alloca i64 1" [cnn.cpp:17]   --->   Operation 188 'alloca' 'local_input_57' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 189 [1/1] (0.00ns)   --->   "%local_input_58 = alloca i64 1" [cnn.cpp:17]   --->   Operation 189 'alloca' 'local_input_58' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 190 [1/1] (0.00ns)   --->   "%local_input_59 = alloca i64 1" [cnn.cpp:17]   --->   Operation 190 'alloca' 'local_input_59' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 191 [1/1] (0.00ns)   --->   "%local_input_60 = alloca i64 1" [cnn.cpp:17]   --->   Operation 191 'alloca' 'local_input_60' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 192 [1/1] (0.00ns)   --->   "%local_input_61 = alloca i64 1" [cnn.cpp:17]   --->   Operation 192 'alloca' 'local_input_61' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 193 [1/1] (0.00ns)   --->   "%local_input_62 = alloca i64 1" [cnn.cpp:17]   --->   Operation 193 'alloca' 'local_input_62' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 194 [1/1] (0.00ns)   --->   "%local_input_63 = alloca i64 1" [cnn.cpp:17]   --->   Operation 194 'alloca' 'local_input_63' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 195 [1/1] (0.00ns)   --->   "%local_input_64 = alloca i64 1" [cnn.cpp:17]   --->   Operation 195 'alloca' 'local_input_64' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 196 [1/1] (0.00ns)   --->   "%local_input_65 = alloca i64 1" [cnn.cpp:17]   --->   Operation 196 'alloca' 'local_input_65' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 197 [1/1] (0.00ns)   --->   "%local_input_66 = alloca i64 1" [cnn.cpp:17]   --->   Operation 197 'alloca' 'local_input_66' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 198 [1/1] (0.00ns)   --->   "%local_input_67 = alloca i64 1" [cnn.cpp:17]   --->   Operation 198 'alloca' 'local_input_67' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 199 [1/1] (0.00ns)   --->   "%local_input_68 = alloca i64 1" [cnn.cpp:17]   --->   Operation 199 'alloca' 'local_input_68' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 200 [1/1] (0.00ns)   --->   "%local_input_69 = alloca i64 1" [cnn.cpp:17]   --->   Operation 200 'alloca' 'local_input_69' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 201 [1/1] (0.00ns)   --->   "%local_input_70 = alloca i64 1" [cnn.cpp:17]   --->   Operation 201 'alloca' 'local_input_70' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 202 [1/1] (0.00ns)   --->   "%local_input_71 = alloca i64 1" [cnn.cpp:17]   --->   Operation 202 'alloca' 'local_input_71' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 203 [1/1] (0.00ns)   --->   "%local_input_72 = alloca i64 1" [cnn.cpp:17]   --->   Operation 203 'alloca' 'local_input_72' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 204 [1/1] (0.00ns)   --->   "%local_input_73 = alloca i64 1" [cnn.cpp:17]   --->   Operation 204 'alloca' 'local_input_73' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 205 [1/1] (0.00ns)   --->   "%local_input_74 = alloca i64 1" [cnn.cpp:17]   --->   Operation 205 'alloca' 'local_input_74' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 206 [1/1] (0.00ns)   --->   "%local_input_75 = alloca i64 1" [cnn.cpp:17]   --->   Operation 206 'alloca' 'local_input_75' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 207 [1/1] (0.00ns)   --->   "%local_input_76 = alloca i64 1" [cnn.cpp:17]   --->   Operation 207 'alloca' 'local_input_76' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 208 [1/1] (0.00ns)   --->   "%local_input_77 = alloca i64 1" [cnn.cpp:17]   --->   Operation 208 'alloca' 'local_input_77' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 209 [1/1] (0.00ns)   --->   "%local_input_78 = alloca i64 1" [cnn.cpp:17]   --->   Operation 209 'alloca' 'local_input_78' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 210 [1/1] (0.00ns)   --->   "%local_input_79 = alloca i64 1" [cnn.cpp:17]   --->   Operation 210 'alloca' 'local_input_79' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 211 [1/1] (0.00ns)   --->   "%local_input_80 = alloca i64 1" [cnn.cpp:17]   --->   Operation 211 'alloca' 'local_input_80' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 212 [1/1] (0.00ns)   --->   "%local_input_81 = alloca i64 1" [cnn.cpp:17]   --->   Operation 212 'alloca' 'local_input_81' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 213 [1/1] (0.00ns)   --->   "%local_input_82 = alloca i64 1" [cnn.cpp:17]   --->   Operation 213 'alloca' 'local_input_82' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 214 [1/1] (0.00ns)   --->   "%local_input_83 = alloca i64 1" [cnn.cpp:17]   --->   Operation 214 'alloca' 'local_input_83' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 215 [1/1] (0.00ns)   --->   "%local_input_84 = alloca i64 1" [cnn.cpp:17]   --->   Operation 215 'alloca' 'local_input_84' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 216 [1/1] (0.00ns)   --->   "%local_input_85 = alloca i64 1" [cnn.cpp:17]   --->   Operation 216 'alloca' 'local_input_85' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 217 [1/1] (0.00ns)   --->   "%local_input_86 = alloca i64 1" [cnn.cpp:17]   --->   Operation 217 'alloca' 'local_input_86' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 218 [1/1] (0.00ns)   --->   "%local_input_87 = alloca i64 1" [cnn.cpp:17]   --->   Operation 218 'alloca' 'local_input_87' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 219 [1/1] (0.00ns)   --->   "%local_input_88 = alloca i64 1" [cnn.cpp:17]   --->   Operation 219 'alloca' 'local_input_88' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 220 [1/1] (0.00ns)   --->   "%local_input_89 = alloca i64 1" [cnn.cpp:17]   --->   Operation 220 'alloca' 'local_input_89' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 221 [1/1] (0.00ns)   --->   "%output_conv_0 = alloca i64 1" [cnn.cpp:38]   --->   Operation 221 'alloca' 'output_conv_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 222 [1/1] (0.00ns)   --->   "%output_conv_1 = alloca i64 1" [cnn.cpp:38]   --->   Operation 222 'alloca' 'output_conv_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 223 [1/1] (0.00ns)   --->   "%output_conv_2 = alloca i64 1" [cnn.cpp:38]   --->   Operation 223 'alloca' 'output_conv_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 224 [1/1] (0.00ns)   --->   "%output_conv_0_1 = alloca i64 1" [cnn.cpp:38]   --->   Operation 224 'alloca' 'output_conv_0_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 225 [1/1] (0.00ns)   --->   "%output_conv_1_1 = alloca i64 1" [cnn.cpp:38]   --->   Operation 225 'alloca' 'output_conv_1_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 226 [1/1] (0.00ns)   --->   "%output_conv_2_1 = alloca i64 1" [cnn.cpp:38]   --->   Operation 226 'alloca' 'output_conv_2_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 227 [1/1] (0.00ns)   --->   "%output_conv_0_2 = alloca i64 1" [cnn.cpp:38]   --->   Operation 227 'alloca' 'output_conv_0_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 228 [1/1] (0.00ns)   --->   "%output_conv_1_2 = alloca i64 1" [cnn.cpp:38]   --->   Operation 228 'alloca' 'output_conv_1_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 229 [1/1] (0.00ns)   --->   "%output_conv_2_2 = alloca i64 1" [cnn.cpp:38]   --->   Operation 229 'alloca' 'output_conv_2_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 230 [1/1] (0.00ns)   --->   "%output_conv_0_3 = alloca i64 1" [cnn.cpp:38]   --->   Operation 230 'alloca' 'output_conv_0_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 231 [1/1] (0.00ns)   --->   "%output_conv_1_3 = alloca i64 1" [cnn.cpp:38]   --->   Operation 231 'alloca' 'output_conv_1_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 232 [1/1] (0.00ns)   --->   "%output_conv_2_3 = alloca i64 1" [cnn.cpp:38]   --->   Operation 232 'alloca' 'output_conv_2_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 233 [1/1] (0.00ns)   --->   "%output_conv_0_4 = alloca i64 1" [cnn.cpp:38]   --->   Operation 233 'alloca' 'output_conv_0_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 234 [1/1] (0.00ns)   --->   "%output_conv_1_4 = alloca i64 1" [cnn.cpp:38]   --->   Operation 234 'alloca' 'output_conv_1_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 235 [1/1] (0.00ns)   --->   "%output_conv_2_4 = alloca i64 1" [cnn.cpp:38]   --->   Operation 235 'alloca' 'output_conv_2_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 236 [1/1] (0.00ns)   --->   "%output_conv_0_5 = alloca i64 1" [cnn.cpp:38]   --->   Operation 236 'alloca' 'output_conv_0_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 237 [1/1] (0.00ns)   --->   "%output_conv_1_5 = alloca i64 1" [cnn.cpp:38]   --->   Operation 237 'alloca' 'output_conv_1_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 238 [1/1] (0.00ns)   --->   "%output_conv_2_5 = alloca i64 1" [cnn.cpp:38]   --->   Operation 238 'alloca' 'output_conv_2_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 239 [1/1] (0.00ns)   --->   "%output_conv_0_6 = alloca i64 1" [cnn.cpp:38]   --->   Operation 239 'alloca' 'output_conv_0_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 240 [1/1] (0.00ns)   --->   "%output_conv_1_6 = alloca i64 1" [cnn.cpp:38]   --->   Operation 240 'alloca' 'output_conv_1_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 241 [1/1] (0.00ns)   --->   "%output_conv_2_6 = alloca i64 1" [cnn.cpp:38]   --->   Operation 241 'alloca' 'output_conv_2_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 242 [1/1] (0.00ns)   --->   "%output_conv_0_7 = alloca i64 1" [cnn.cpp:38]   --->   Operation 242 'alloca' 'output_conv_0_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 243 [1/1] (0.00ns)   --->   "%output_conv_1_7 = alloca i64 1" [cnn.cpp:38]   --->   Operation 243 'alloca' 'output_conv_1_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 244 [1/1] (0.00ns)   --->   "%output_conv_2_7 = alloca i64 1" [cnn.cpp:38]   --->   Operation 244 'alloca' 'output_conv_2_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 245 [1/1] (0.00ns)   --->   "%output_conv_0_8 = alloca i64 1" [cnn.cpp:38]   --->   Operation 245 'alloca' 'output_conv_0_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 246 [1/1] (0.00ns)   --->   "%output_conv_1_8 = alloca i64 1" [cnn.cpp:38]   --->   Operation 246 'alloca' 'output_conv_1_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 247 [1/1] (0.00ns)   --->   "%output_conv_2_8 = alloca i64 1" [cnn.cpp:38]   --->   Operation 247 'alloca' 'output_conv_2_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 248 [1/1] (0.00ns)   --->   "%output_conv_0_9 = alloca i64 1" [cnn.cpp:38]   --->   Operation 248 'alloca' 'output_conv_0_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 249 [1/1] (0.00ns)   --->   "%output_conv_1_9 = alloca i64 1" [cnn.cpp:38]   --->   Operation 249 'alloca' 'output_conv_1_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 250 [1/1] (0.00ns)   --->   "%output_conv_2_9 = alloca i64 1" [cnn.cpp:38]   --->   Operation 250 'alloca' 'output_conv_2_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 251 [1/1] (0.00ns)   --->   "%output_conv_0_10 = alloca i64 1" [cnn.cpp:38]   --->   Operation 251 'alloca' 'output_conv_0_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 252 [1/1] (0.00ns)   --->   "%output_conv_1_10 = alloca i64 1" [cnn.cpp:38]   --->   Operation 252 'alloca' 'output_conv_1_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 253 [1/1] (0.00ns)   --->   "%output_conv_2_10 = alloca i64 1" [cnn.cpp:38]   --->   Operation 253 'alloca' 'output_conv_2_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 254 [1/1] (0.00ns)   --->   "%output_conv_0_11 = alloca i64 1" [cnn.cpp:38]   --->   Operation 254 'alloca' 'output_conv_0_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 255 [1/1] (0.00ns)   --->   "%output_conv_1_11 = alloca i64 1" [cnn.cpp:38]   --->   Operation 255 'alloca' 'output_conv_1_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 256 [1/1] (0.00ns)   --->   "%output_conv_2_11 = alloca i64 1" [cnn.cpp:38]   --->   Operation 256 'alloca' 'output_conv_2_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 257 [1/1] (0.00ns)   --->   "%output_conv_0_12 = alloca i64 1" [cnn.cpp:38]   --->   Operation 257 'alloca' 'output_conv_0_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 258 [1/1] (0.00ns)   --->   "%output_conv_1_12 = alloca i64 1" [cnn.cpp:38]   --->   Operation 258 'alloca' 'output_conv_1_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 259 [1/1] (0.00ns)   --->   "%output_conv_2_12 = alloca i64 1" [cnn.cpp:38]   --->   Operation 259 'alloca' 'output_conv_2_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 260 [1/1] (0.00ns)   --->   "%output_conv_0_13 = alloca i64 1" [cnn.cpp:38]   --->   Operation 260 'alloca' 'output_conv_0_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 261 [1/1] (0.00ns)   --->   "%output_conv_1_13 = alloca i64 1" [cnn.cpp:38]   --->   Operation 261 'alloca' 'output_conv_1_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 262 [1/1] (0.00ns)   --->   "%output_conv_2_13 = alloca i64 1" [cnn.cpp:38]   --->   Operation 262 'alloca' 'output_conv_2_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 263 [1/1] (0.00ns)   --->   "%output_conv_0_14 = alloca i64 1" [cnn.cpp:38]   --->   Operation 263 'alloca' 'output_conv_0_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 264 [1/1] (0.00ns)   --->   "%output_conv_1_14 = alloca i64 1" [cnn.cpp:38]   --->   Operation 264 'alloca' 'output_conv_1_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 265 [1/1] (0.00ns)   --->   "%output_conv_2_14 = alloca i64 1" [cnn.cpp:38]   --->   Operation 265 'alloca' 'output_conv_2_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 266 [1/1] (0.00ns)   --->   "%output_conv_0_15 = alloca i64 1" [cnn.cpp:38]   --->   Operation 266 'alloca' 'output_conv_0_15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 267 [1/1] (0.00ns)   --->   "%output_conv_1_15 = alloca i64 1" [cnn.cpp:38]   --->   Operation 267 'alloca' 'output_conv_1_15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 268 [1/1] (0.00ns)   --->   "%output_conv_2_15 = alloca i64 1" [cnn.cpp:38]   --->   Operation 268 'alloca' 'output_conv_2_15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 269 [1/1] (0.00ns)   --->   "%output_conv_0_16 = alloca i64 1" [cnn.cpp:38]   --->   Operation 269 'alloca' 'output_conv_0_16' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 270 [1/1] (0.00ns)   --->   "%output_conv_1_16 = alloca i64 1" [cnn.cpp:38]   --->   Operation 270 'alloca' 'output_conv_1_16' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 271 [1/1] (0.00ns)   --->   "%output_conv_2_16 = alloca i64 1" [cnn.cpp:38]   --->   Operation 271 'alloca' 'output_conv_2_16' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 272 [1/1] (0.00ns)   --->   "%output_conv_0_17 = alloca i64 1" [cnn.cpp:38]   --->   Operation 272 'alloca' 'output_conv_0_17' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 273 [1/1] (0.00ns)   --->   "%output_conv_1_17 = alloca i64 1" [cnn.cpp:38]   --->   Operation 273 'alloca' 'output_conv_1_17' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 274 [1/1] (0.00ns)   --->   "%output_conv_2_17 = alloca i64 1" [cnn.cpp:38]   --->   Operation 274 'alloca' 'output_conv_2_17' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 275 [1/1] (0.00ns)   --->   "%output_conv_0_18 = alloca i64 1" [cnn.cpp:38]   --->   Operation 275 'alloca' 'output_conv_0_18' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 276 [1/1] (0.00ns)   --->   "%output_conv_1_18 = alloca i64 1" [cnn.cpp:38]   --->   Operation 276 'alloca' 'output_conv_1_18' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 277 [1/1] (0.00ns)   --->   "%output_conv_2_18 = alloca i64 1" [cnn.cpp:38]   --->   Operation 277 'alloca' 'output_conv_2_18' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 278 [1/1] (0.00ns)   --->   "%output_conv_0_19 = alloca i64 1" [cnn.cpp:38]   --->   Operation 278 'alloca' 'output_conv_0_19' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 279 [1/1] (0.00ns)   --->   "%output_conv_1_19 = alloca i64 1" [cnn.cpp:38]   --->   Operation 279 'alloca' 'output_conv_1_19' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 280 [1/1] (0.00ns)   --->   "%output_conv_2_19 = alloca i64 1" [cnn.cpp:38]   --->   Operation 280 'alloca' 'output_conv_2_19' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 281 [1/1] (0.00ns)   --->   "%output_conv_0_20 = alloca i64 1" [cnn.cpp:38]   --->   Operation 281 'alloca' 'output_conv_0_20' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 282 [1/1] (0.00ns)   --->   "%output_conv_1_20 = alloca i64 1" [cnn.cpp:38]   --->   Operation 282 'alloca' 'output_conv_1_20' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 283 [1/1] (0.00ns)   --->   "%output_conv_2_20 = alloca i64 1" [cnn.cpp:38]   --->   Operation 283 'alloca' 'output_conv_2_20' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 284 [1/1] (0.00ns)   --->   "%output_conv_0_21 = alloca i64 1" [cnn.cpp:38]   --->   Operation 284 'alloca' 'output_conv_0_21' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 285 [1/1] (0.00ns)   --->   "%output_conv_1_21 = alloca i64 1" [cnn.cpp:38]   --->   Operation 285 'alloca' 'output_conv_1_21' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 286 [1/1] (0.00ns)   --->   "%output_conv_2_21 = alloca i64 1" [cnn.cpp:38]   --->   Operation 286 'alloca' 'output_conv_2_21' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 287 [1/1] (0.00ns)   --->   "%output_conv_0_22 = alloca i64 1" [cnn.cpp:38]   --->   Operation 287 'alloca' 'output_conv_0_22' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 288 [1/1] (0.00ns)   --->   "%output_conv_1_22 = alloca i64 1" [cnn.cpp:38]   --->   Operation 288 'alloca' 'output_conv_1_22' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 289 [1/1] (0.00ns)   --->   "%output_conv_2_22 = alloca i64 1" [cnn.cpp:38]   --->   Operation 289 'alloca' 'output_conv_2_22' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 290 [1/1] (0.00ns)   --->   "%output_conv_0_23 = alloca i64 1" [cnn.cpp:38]   --->   Operation 290 'alloca' 'output_conv_0_23' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 291 [1/1] (0.00ns)   --->   "%output_conv_1_23 = alloca i64 1" [cnn.cpp:38]   --->   Operation 291 'alloca' 'output_conv_1_23' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 292 [1/1] (0.00ns)   --->   "%output_conv_2_23 = alloca i64 1" [cnn.cpp:38]   --->   Operation 292 'alloca' 'output_conv_2_23' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 293 [1/1] (0.00ns)   --->   "%output_conv_0_24 = alloca i64 1" [cnn.cpp:38]   --->   Operation 293 'alloca' 'output_conv_0_24' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 294 [1/1] (0.00ns)   --->   "%output_conv_1_24 = alloca i64 1" [cnn.cpp:38]   --->   Operation 294 'alloca' 'output_conv_1_24' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 295 [1/1] (0.00ns)   --->   "%output_conv_2_24 = alloca i64 1" [cnn.cpp:38]   --->   Operation 295 'alloca' 'output_conv_2_24' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 296 [1/1] (0.00ns)   --->   "%output_conv_0_25 = alloca i64 1" [cnn.cpp:38]   --->   Operation 296 'alloca' 'output_conv_0_25' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 297 [1/1] (0.00ns)   --->   "%output_conv_1_25 = alloca i64 1" [cnn.cpp:38]   --->   Operation 297 'alloca' 'output_conv_1_25' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 298 [1/1] (0.00ns)   --->   "%output_conv_2_25 = alloca i64 1" [cnn.cpp:38]   --->   Operation 298 'alloca' 'output_conv_2_25' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 299 [1/1] (0.00ns)   --->   "%output_conv_0_26 = alloca i64 1" [cnn.cpp:38]   --->   Operation 299 'alloca' 'output_conv_0_26' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 300 [1/1] (0.00ns)   --->   "%output_conv_1_26 = alloca i64 1" [cnn.cpp:38]   --->   Operation 300 'alloca' 'output_conv_1_26' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 301 [1/1] (0.00ns)   --->   "%output_conv_2_26 = alloca i64 1" [cnn.cpp:38]   --->   Operation 301 'alloca' 'output_conv_2_26' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 302 [1/1] (0.00ns)   --->   "%output_conv_0_27 = alloca i64 1" [cnn.cpp:38]   --->   Operation 302 'alloca' 'output_conv_0_27' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 303 [1/1] (0.00ns)   --->   "%output_conv_1_27 = alloca i64 1" [cnn.cpp:38]   --->   Operation 303 'alloca' 'output_conv_1_27' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 304 [1/1] (0.00ns)   --->   "%output_conv_2_27 = alloca i64 1" [cnn.cpp:38]   --->   Operation 304 'alloca' 'output_conv_2_27' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 305 [1/1] (0.00ns)   --->   "%flattened_output = alloca i64 1" [cnn.cpp:63]   --->   Operation 305 'alloca' 'flattened_output' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 306 [1/1] (0.00ns)   --->   "%flattened_output_1 = alloca i64 1" [cnn.cpp:63]   --->   Operation 306 'alloca' 'flattened_output_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 307 [1/1] (0.00ns)   --->   "%flattened_output_2 = alloca i64 1" [cnn.cpp:63]   --->   Operation 307 'alloca' 'flattened_output_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 308 [1/1] (0.00ns)   --->   "%flattened_output_3 = alloca i64 1" [cnn.cpp:63]   --->   Operation 308 'alloca' 'flattened_output_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 309 [1/1] (0.00ns)   --->   "%flattened_output_4 = alloca i64 1" [cnn.cpp:63]   --->   Operation 309 'alloca' 'flattened_output_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 310 [1/1] (0.00ns)   --->   "%flattened_output_5 = alloca i64 1" [cnn.cpp:63]   --->   Operation 310 'alloca' 'flattened_output_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 311 [1/1] (0.00ns)   --->   "%flattened_output_6 = alloca i64 1" [cnn.cpp:63]   --->   Operation 311 'alloca' 'flattened_output_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 312 [1/1] (0.00ns)   --->   "%flattened_output_7 = alloca i64 1" [cnn.cpp:63]   --->   Operation 312 'alloca' 'flattened_output_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 313 [1/1] (0.00ns)   --->   "%flattened_output_8 = alloca i64 1" [cnn.cpp:63]   --->   Operation 313 'alloca' 'flattened_output_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 314 [1/1] (0.00ns)   --->   "%flattened_output_9 = alloca i64 1" [cnn.cpp:63]   --->   Operation 314 'alloca' 'flattened_output_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 315 [1/1] (0.00ns)   --->   "%flattened_output_10 = alloca i64 1" [cnn.cpp:63]   --->   Operation 315 'alloca' 'flattened_output_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 316 [1/1] (0.00ns)   --->   "%flattened_output_11 = alloca i64 1" [cnn.cpp:63]   --->   Operation 316 'alloca' 'flattened_output_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 317 [1/1] (0.00ns)   --->   "%flattened_output_12 = alloca i64 1" [cnn.cpp:63]   --->   Operation 317 'alloca' 'flattened_output_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 318 [1/1] (0.00ns)   --->   "%flattened_output_13 = alloca i64 1" [cnn.cpp:63]   --->   Operation 318 'alloca' 'flattened_output_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 319 [2/2] (0.00ns)   --->   "%call_ln0 = call void @cnn_Pipeline_VITIS_LOOP_21_2, i16 %local_input_31, i16 %local_input_32, i16 %local_input_33, i16 %local_input_34, i16 %local_input_35, i16 %local_input_36, i16 %local_input_37, i16 %local_input_38, i16 %local_input_39, i16 %local_input_40, i16 %local_input_41, i16 %local_input_42, i16 %local_input_43, i16 %local_input_44, i16 %local_input_45, i16 %local_input_46, i16 %local_input_47, i16 %local_input_48, i16 %local_input_49, i16 %local_input_50, i16 %local_input_51, i16 %local_input_52, i16 %local_input_53, i16 %local_input_54, i16 %local_input_55, i16 %local_input_56, i16 %local_input_57, i16 %local_input_58, i16 %input_r"   --->   Operation 319 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 320 [1/2] (0.00ns)   --->   "%call_ln0 = call void @cnn_Pipeline_VITIS_LOOP_21_2, i16 %local_input_31, i16 %local_input_32, i16 %local_input_33, i16 %local_input_34, i16 %local_input_35, i16 %local_input_36, i16 %local_input_37, i16 %local_input_38, i16 %local_input_39, i16 %local_input_40, i16 %local_input_41, i16 %local_input_42, i16 %local_input_43, i16 %local_input_44, i16 %local_input_45, i16 %local_input_46, i16 %local_input_47, i16 %local_input_48, i16 %local_input_49, i16 %local_input_50, i16 %local_input_51, i16 %local_input_52, i16 %local_input_53, i16 %local_input_54, i16 %local_input_55, i16 %local_input_56, i16 %local_input_57, i16 %local_input_58, i16 %input_r"   --->   Operation 320 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 321 [2/2] (0.00ns)   --->   "%call_ln0 = call void @cnn_Pipeline_VITIS_LOOP_21_21, i16 %local_input_61, i16 %local_input_62, i16 %local_input_63, i16 %local_input_64, i16 %local_input_65, i16 %local_input_66, i16 %local_input_67, i16 %local_input_68, i16 %local_input_69, i16 %local_input_70, i16 %local_input_71, i16 %local_input_72, i16 %local_input_73, i16 %local_input_74, i16 %local_input_75, i16 %local_input_76, i16 %local_input_77, i16 %local_input_78, i16 %local_input_79, i16 %local_input_80, i16 %local_input_81, i16 %local_input_82, i16 %local_input_83, i16 %local_input_84, i16 %local_input_85, i16 %local_input_86, i16 %local_input_87, i16 %local_input_88, i16 %input_r"   --->   Operation 321 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 322 [1/2] (0.00ns)   --->   "%call_ln0 = call void @cnn_Pipeline_VITIS_LOOP_21_21, i16 %local_input_61, i16 %local_input_62, i16 %local_input_63, i16 %local_input_64, i16 %local_input_65, i16 %local_input_66, i16 %local_input_67, i16 %local_input_68, i16 %local_input_69, i16 %local_input_70, i16 %local_input_71, i16 %local_input_72, i16 %local_input_73, i16 %local_input_74, i16 %local_input_75, i16 %local_input_76, i16 %local_input_77, i16 %local_input_78, i16 %local_input_79, i16 %local_input_80, i16 %local_input_81, i16 %local_input_82, i16 %local_input_83, i16 %local_input_84, i16 %local_input_85, i16 %local_input_86, i16 %local_input_87, i16 %local_input_88, i16 %input_r"   --->   Operation 322 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 0.00>
ST_5 : Operation 323 [2/2] (0.00ns)   --->   "%call_ln0 = call void @cnn_Pipeline_VITIS_LOOP_21_22, i16 %local_input_1, i16 %local_input_2, i16 %local_input_3, i16 %local_input_4, i16 %local_input_5, i16 %local_input_6, i16 %local_input_7, i16 %local_input_8, i16 %local_input_9, i16 %local_input_10, i16 %local_input_11, i16 %local_input_12, i16 %local_input_13, i16 %local_input_14, i16 %local_input_15, i16 %local_input_16, i16 %local_input_17, i16 %local_input_18, i16 %local_input_19, i16 %local_input_20, i16 %local_input_21, i16 %local_input_22, i16 %local_input_23, i16 %local_input_24, i16 %local_input_25, i16 %local_input_26, i16 %local_input_27, i16 %local_input_28, i16 %input_r"   --->   Operation 323 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 0.00>
ST_6 : Operation 324 [1/2] (0.00ns)   --->   "%call_ln0 = call void @cnn_Pipeline_VITIS_LOOP_21_22, i16 %local_input_1, i16 %local_input_2, i16 %local_input_3, i16 %local_input_4, i16 %local_input_5, i16 %local_input_6, i16 %local_input_7, i16 %local_input_8, i16 %local_input_9, i16 %local_input_10, i16 %local_input_11, i16 %local_input_12, i16 %local_input_13, i16 %local_input_14, i16 %local_input_15, i16 %local_input_16, i16 %local_input_17, i16 %local_input_18, i16 %local_input_19, i16 %local_input_20, i16 %local_input_21, i16 %local_input_22, i16 %local_input_23, i16 %local_input_24, i16 %local_input_25, i16 %local_input_26, i16 %local_input_27, i16 %local_input_28, i16 %input_r"   --->   Operation 324 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 6> <Delay = 0.00>
ST_7 : Operation 325 [2/2] (0.00ns)   --->   "%call_ln0 = call void @cnn_Pipeline_VITIS_LOOP_21_23, i16 %local_input_31, i16 %local_input_32, i16 %local_input_33, i16 %local_input_34, i16 %local_input_35, i16 %local_input_36, i16 %local_input_37, i16 %local_input_38, i16 %local_input_39, i16 %local_input_40, i16 %local_input_41, i16 %local_input_42, i16 %local_input_43, i16 %local_input_44, i16 %local_input_45, i16 %local_input_46, i16 %local_input_47, i16 %local_input_48, i16 %local_input_49, i16 %local_input_50, i16 %local_input_51, i16 %local_input_52, i16 %local_input_53, i16 %local_input_54, i16 %local_input_55, i16 %local_input_56, i16 %local_input_57, i16 %local_input_58, i16 %input_r"   --->   Operation 325 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 8 <SV = 7> <Delay = 0.00>
ST_8 : Operation 326 [1/2] (0.00ns)   --->   "%call_ln0 = call void @cnn_Pipeline_VITIS_LOOP_21_23, i16 %local_input_31, i16 %local_input_32, i16 %local_input_33, i16 %local_input_34, i16 %local_input_35, i16 %local_input_36, i16 %local_input_37, i16 %local_input_38, i16 %local_input_39, i16 %local_input_40, i16 %local_input_41, i16 %local_input_42, i16 %local_input_43, i16 %local_input_44, i16 %local_input_45, i16 %local_input_46, i16 %local_input_47, i16 %local_input_48, i16 %local_input_49, i16 %local_input_50, i16 %local_input_51, i16 %local_input_52, i16 %local_input_53, i16 %local_input_54, i16 %local_input_55, i16 %local_input_56, i16 %local_input_57, i16 %local_input_58, i16 %input_r"   --->   Operation 326 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 9 <SV = 8> <Delay = 0.00>
ST_9 : Operation 327 [2/2] (0.00ns)   --->   "%call_ln0 = call void @cnn_Pipeline_VITIS_LOOP_21_24, i16 %local_input_61, i16 %local_input_62, i16 %local_input_63, i16 %local_input_64, i16 %local_input_65, i16 %local_input_66, i16 %local_input_67, i16 %local_input_68, i16 %local_input_69, i16 %local_input_70, i16 %local_input_71, i16 %local_input_72, i16 %local_input_73, i16 %local_input_74, i16 %local_input_75, i16 %local_input_76, i16 %local_input_77, i16 %local_input_78, i16 %local_input_79, i16 %local_input_80, i16 %local_input_81, i16 %local_input_82, i16 %local_input_83, i16 %local_input_84, i16 %local_input_85, i16 %local_input_86, i16 %local_input_87, i16 %local_input_88, i16 %input_r"   --->   Operation 327 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 10 <SV = 9> <Delay = 0.00>
ST_10 : Operation 328 [1/2] (0.00ns)   --->   "%call_ln0 = call void @cnn_Pipeline_VITIS_LOOP_21_24, i16 %local_input_61, i16 %local_input_62, i16 %local_input_63, i16 %local_input_64, i16 %local_input_65, i16 %local_input_66, i16 %local_input_67, i16 %local_input_68, i16 %local_input_69, i16 %local_input_70, i16 %local_input_71, i16 %local_input_72, i16 %local_input_73, i16 %local_input_74, i16 %local_input_75, i16 %local_input_76, i16 %local_input_77, i16 %local_input_78, i16 %local_input_79, i16 %local_input_80, i16 %local_input_81, i16 %local_input_82, i16 %local_input_83, i16 %local_input_84, i16 %local_input_85, i16 %local_input_86, i16 %local_input_87, i16 %local_input_88, i16 %input_r"   --->   Operation 328 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 11 <SV = 10> <Delay = 0.00>
ST_11 : Operation 329 [2/2] (0.00ns)   --->   "%call_ln0 = call void @cnn_Pipeline_VITIS_LOOP_21_25, i16 %local_input_1, i16 %local_input_2, i16 %local_input_3, i16 %local_input_4, i16 %local_input_5, i16 %local_input_6, i16 %local_input_7, i16 %local_input_8, i16 %local_input_9, i16 %local_input_10, i16 %local_input_11, i16 %local_input_12, i16 %local_input_13, i16 %local_input_14, i16 %local_input_15, i16 %local_input_16, i16 %local_input_17, i16 %local_input_18, i16 %local_input_19, i16 %local_input_20, i16 %local_input_21, i16 %local_input_22, i16 %local_input_23, i16 %local_input_24, i16 %local_input_25, i16 %local_input_26, i16 %local_input_27, i16 %local_input_28, i16 %input_r"   --->   Operation 329 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 12 <SV = 11> <Delay = 0.00>
ST_12 : Operation 330 [1/2] (0.00ns)   --->   "%call_ln0 = call void @cnn_Pipeline_VITIS_LOOP_21_25, i16 %local_input_1, i16 %local_input_2, i16 %local_input_3, i16 %local_input_4, i16 %local_input_5, i16 %local_input_6, i16 %local_input_7, i16 %local_input_8, i16 %local_input_9, i16 %local_input_10, i16 %local_input_11, i16 %local_input_12, i16 %local_input_13, i16 %local_input_14, i16 %local_input_15, i16 %local_input_16, i16 %local_input_17, i16 %local_input_18, i16 %local_input_19, i16 %local_input_20, i16 %local_input_21, i16 %local_input_22, i16 %local_input_23, i16 %local_input_24, i16 %local_input_25, i16 %local_input_26, i16 %local_input_27, i16 %local_input_28, i16 %input_r"   --->   Operation 330 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 13 <SV = 12> <Delay = 0.00>
ST_13 : Operation 331 [2/2] (0.00ns)   --->   "%call_ln0 = call void @cnn_Pipeline_VITIS_LOOP_21_26, i16 %local_input_31, i16 %local_input_32, i16 %local_input_33, i16 %local_input_34, i16 %local_input_35, i16 %local_input_36, i16 %local_input_37, i16 %local_input_38, i16 %local_input_39, i16 %local_input_40, i16 %local_input_41, i16 %local_input_42, i16 %local_input_43, i16 %local_input_44, i16 %local_input_45, i16 %local_input_46, i16 %local_input_47, i16 %local_input_48, i16 %local_input_49, i16 %local_input_50, i16 %local_input_51, i16 %local_input_52, i16 %local_input_53, i16 %local_input_54, i16 %local_input_55, i16 %local_input_56, i16 %local_input_57, i16 %local_input_58, i16 %input_r"   --->   Operation 331 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 14 <SV = 13> <Delay = 0.00>
ST_14 : Operation 332 [1/2] (0.00ns)   --->   "%call_ln0 = call void @cnn_Pipeline_VITIS_LOOP_21_26, i16 %local_input_31, i16 %local_input_32, i16 %local_input_33, i16 %local_input_34, i16 %local_input_35, i16 %local_input_36, i16 %local_input_37, i16 %local_input_38, i16 %local_input_39, i16 %local_input_40, i16 %local_input_41, i16 %local_input_42, i16 %local_input_43, i16 %local_input_44, i16 %local_input_45, i16 %local_input_46, i16 %local_input_47, i16 %local_input_48, i16 %local_input_49, i16 %local_input_50, i16 %local_input_51, i16 %local_input_52, i16 %local_input_53, i16 %local_input_54, i16 %local_input_55, i16 %local_input_56, i16 %local_input_57, i16 %local_input_58, i16 %input_r"   --->   Operation 332 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 15 <SV = 14> <Delay = 0.00>
ST_15 : Operation 333 [2/2] (0.00ns)   --->   "%call_ln0 = call void @cnn_Pipeline_VITIS_LOOP_21_27, i16 %local_input_61, i16 %local_input_62, i16 %local_input_63, i16 %local_input_64, i16 %local_input_65, i16 %local_input_66, i16 %local_input_67, i16 %local_input_68, i16 %local_input_69, i16 %local_input_70, i16 %local_input_71, i16 %local_input_72, i16 %local_input_73, i16 %local_input_74, i16 %local_input_75, i16 %local_input_76, i16 %local_input_77, i16 %local_input_78, i16 %local_input_79, i16 %local_input_80, i16 %local_input_81, i16 %local_input_82, i16 %local_input_83, i16 %local_input_84, i16 %local_input_85, i16 %local_input_86, i16 %local_input_87, i16 %local_input_88, i16 %input_r"   --->   Operation 333 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 16 <SV = 15> <Delay = 0.00>
ST_16 : Operation 334 [1/2] (0.00ns)   --->   "%call_ln0 = call void @cnn_Pipeline_VITIS_LOOP_21_27, i16 %local_input_61, i16 %local_input_62, i16 %local_input_63, i16 %local_input_64, i16 %local_input_65, i16 %local_input_66, i16 %local_input_67, i16 %local_input_68, i16 %local_input_69, i16 %local_input_70, i16 %local_input_71, i16 %local_input_72, i16 %local_input_73, i16 %local_input_74, i16 %local_input_75, i16 %local_input_76, i16 %local_input_77, i16 %local_input_78, i16 %local_input_79, i16 %local_input_80, i16 %local_input_81, i16 %local_input_82, i16 %local_input_83, i16 %local_input_84, i16 %local_input_85, i16 %local_input_86, i16 %local_input_87, i16 %local_input_88, i16 %input_r"   --->   Operation 334 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 17 <SV = 16> <Delay = 0.00>
ST_17 : Operation 335 [2/2] (0.00ns)   --->   "%call_ln0 = call void @cnn_Pipeline_VITIS_LOOP_21_28, i16 %local_input_1, i16 %local_input_2, i16 %local_input_3, i16 %local_input_4, i16 %local_input_5, i16 %local_input_6, i16 %local_input_7, i16 %local_input_8, i16 %local_input_9, i16 %local_input_10, i16 %local_input_11, i16 %local_input_12, i16 %local_input_13, i16 %local_input_14, i16 %local_input_15, i16 %local_input_16, i16 %local_input_17, i16 %local_input_18, i16 %local_input_19, i16 %local_input_20, i16 %local_input_21, i16 %local_input_22, i16 %local_input_23, i16 %local_input_24, i16 %local_input_25, i16 %local_input_26, i16 %local_input_27, i16 %local_input_28, i16 %input_r"   --->   Operation 335 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 18 <SV = 17> <Delay = 0.00>
ST_18 : Operation 336 [1/2] (0.00ns)   --->   "%call_ln0 = call void @cnn_Pipeline_VITIS_LOOP_21_28, i16 %local_input_1, i16 %local_input_2, i16 %local_input_3, i16 %local_input_4, i16 %local_input_5, i16 %local_input_6, i16 %local_input_7, i16 %local_input_8, i16 %local_input_9, i16 %local_input_10, i16 %local_input_11, i16 %local_input_12, i16 %local_input_13, i16 %local_input_14, i16 %local_input_15, i16 %local_input_16, i16 %local_input_17, i16 %local_input_18, i16 %local_input_19, i16 %local_input_20, i16 %local_input_21, i16 %local_input_22, i16 %local_input_23, i16 %local_input_24, i16 %local_input_25, i16 %local_input_26, i16 %local_input_27, i16 %local_input_28, i16 %input_r"   --->   Operation 336 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 19 <SV = 18> <Delay = 0.00>
ST_19 : Operation 337 [2/2] (0.00ns)   --->   "%call_ln0 = call void @cnn_Pipeline_VITIS_LOOP_21_29, i16 %local_input_31, i16 %local_input_32, i16 %local_input_33, i16 %local_input_34, i16 %local_input_35, i16 %local_input_36, i16 %local_input_37, i16 %local_input_38, i16 %local_input_39, i16 %local_input_40, i16 %local_input_41, i16 %local_input_42, i16 %local_input_43, i16 %local_input_44, i16 %local_input_45, i16 %local_input_46, i16 %local_input_47, i16 %local_input_48, i16 %local_input_49, i16 %local_input_50, i16 %local_input_51, i16 %local_input_52, i16 %local_input_53, i16 %local_input_54, i16 %local_input_55, i16 %local_input_56, i16 %local_input_57, i16 %local_input_58, i16 %input_r"   --->   Operation 337 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 20 <SV = 19> <Delay = 0.00>
ST_20 : Operation 338 [1/2] (0.00ns)   --->   "%call_ln0 = call void @cnn_Pipeline_VITIS_LOOP_21_29, i16 %local_input_31, i16 %local_input_32, i16 %local_input_33, i16 %local_input_34, i16 %local_input_35, i16 %local_input_36, i16 %local_input_37, i16 %local_input_38, i16 %local_input_39, i16 %local_input_40, i16 %local_input_41, i16 %local_input_42, i16 %local_input_43, i16 %local_input_44, i16 %local_input_45, i16 %local_input_46, i16 %local_input_47, i16 %local_input_48, i16 %local_input_49, i16 %local_input_50, i16 %local_input_51, i16 %local_input_52, i16 %local_input_53, i16 %local_input_54, i16 %local_input_55, i16 %local_input_56, i16 %local_input_57, i16 %local_input_58, i16 %input_r"   --->   Operation 338 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 21 <SV = 20> <Delay = 1.29>
ST_21 : Operation 339 [1/1] (0.00ns)   --->   "%W2_addr = getelementptr i16 %W2, i64 0, i64 0" [cnn.cpp:93]   --->   Operation 339 'getelementptr' 'W2_addr' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 340 [2/2] (0.00ns)   --->   "%call_ln0 = call void @cnn_Pipeline_VITIS_LOOP_21_210, i16 %local_input_61, i16 %local_input_62, i16 %local_input_63, i16 %local_input_64, i16 %local_input_65, i16 %local_input_66, i16 %local_input_67, i16 %local_input_68, i16 %local_input_69, i16 %local_input_70, i16 %local_input_71, i16 %local_input_72, i16 %local_input_73, i16 %local_input_74, i16 %local_input_75, i16 %local_input_76, i16 %local_input_77, i16 %local_input_78, i16 %local_input_79, i16 %local_input_80, i16 %local_input_81, i16 %local_input_82, i16 %local_input_83, i16 %local_input_84, i16 %local_input_85, i16 %local_input_86, i16 %local_input_87, i16 %local_input_88, i16 %input_r"   --->   Operation 340 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_21 : Operation 341 [2/2] (1.29ns)   --->   "%W2_load = load i8 %W2_addr" [cnn.cpp:93]   --->   Operation 341 'load' 'W2_load' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 168> <RAM>

State 22 <SV = 21> <Delay = 1.29>
ST_22 : Operation 342 [1/1] (0.00ns)   --->   "%W2_addr_1 = getelementptr i16 %W2, i64 0, i64 1" [cnn.cpp:93]   --->   Operation 342 'getelementptr' 'W2_addr_1' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 343 [1/1] (0.00ns)   --->   "%W2_addr_14 = getelementptr i16 %W2, i64 0, i64 14" [cnn.cpp:93]   --->   Operation 343 'getelementptr' 'W2_addr_14' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 344 [1/2] (0.00ns)   --->   "%call_ln0 = call void @cnn_Pipeline_VITIS_LOOP_21_210, i16 %local_input_61, i16 %local_input_62, i16 %local_input_63, i16 %local_input_64, i16 %local_input_65, i16 %local_input_66, i16 %local_input_67, i16 %local_input_68, i16 %local_input_69, i16 %local_input_70, i16 %local_input_71, i16 %local_input_72, i16 %local_input_73, i16 %local_input_74, i16 %local_input_75, i16 %local_input_76, i16 %local_input_77, i16 %local_input_78, i16 %local_input_79, i16 %local_input_80, i16 %local_input_81, i16 %local_input_82, i16 %local_input_83, i16 %local_input_84, i16 %local_input_85, i16 %local_input_86, i16 %local_input_87, i16 %local_input_88, i16 %input_r"   --->   Operation 344 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_22 : Operation 345 [1/2] (1.29ns)   --->   "%W2_load = load i8 %W2_addr" [cnn.cpp:93]   --->   Operation 345 'load' 'W2_load' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 168> <RAM>
ST_22 : Operation 346 [2/2] (1.29ns)   --->   "%W2_load_1 = load i8 %W2_addr_1" [cnn.cpp:93]   --->   Operation 346 'load' 'W2_load_1' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 168> <RAM>
ST_22 : Operation 347 [2/2] (1.29ns)   --->   "%W2_load_14 = load i8 %W2_addr_14" [cnn.cpp:93]   --->   Operation 347 'load' 'W2_load_14' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 168> <RAM>

State 23 <SV = 22> <Delay = 1.29>
ST_23 : Operation 348 [1/1] (0.00ns)   --->   "%W2_addr_2 = getelementptr i16 %W2, i64 0, i64 2" [cnn.cpp:93]   --->   Operation 348 'getelementptr' 'W2_addr_2' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 349 [1/1] (0.00ns)   --->   "%W2_addr_15 = getelementptr i16 %W2, i64 0, i64 15" [cnn.cpp:93]   --->   Operation 349 'getelementptr' 'W2_addr_15' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 350 [2/2] (0.00ns)   --->   "%call_ln0 = call void @cnn_Pipeline_VITIS_LOOP_21_211, i16 %local_input_1, i16 %local_input_2, i16 %local_input_3, i16 %local_input_4, i16 %local_input_5, i16 %local_input_6, i16 %local_input_7, i16 %local_input_8, i16 %local_input_9, i16 %local_input_10, i16 %local_input_11, i16 %local_input_12, i16 %local_input_13, i16 %local_input_14, i16 %local_input_15, i16 %local_input_16, i16 %local_input_17, i16 %local_input_18, i16 %local_input_19, i16 %local_input_20, i16 %local_input_21, i16 %local_input_22, i16 %local_input_23, i16 %local_input_24, i16 %local_input_25, i16 %local_input_26, i16 %local_input_27, i16 %local_input_28, i16 %input_r"   --->   Operation 350 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_23 : Operation 351 [1/2] (1.29ns)   --->   "%W2_load_1 = load i8 %W2_addr_1" [cnn.cpp:93]   --->   Operation 351 'load' 'W2_load_1' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 168> <RAM>
ST_23 : Operation 352 [2/2] (1.29ns)   --->   "%W2_load_2 = load i8 %W2_addr_2" [cnn.cpp:93]   --->   Operation 352 'load' 'W2_load_2' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 168> <RAM>
ST_23 : Operation 353 [1/2] (1.29ns)   --->   "%W2_load_14 = load i8 %W2_addr_14" [cnn.cpp:93]   --->   Operation 353 'load' 'W2_load_14' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 168> <RAM>
ST_23 : Operation 354 [2/2] (1.29ns)   --->   "%W2_load_15 = load i8 %W2_addr_15" [cnn.cpp:93]   --->   Operation 354 'load' 'W2_load_15' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 168> <RAM>

State 24 <SV = 23> <Delay = 1.29>
ST_24 : Operation 355 [1/1] (0.00ns)   --->   "%W2_addr_3 = getelementptr i16 %W2, i64 0, i64 3" [cnn.cpp:93]   --->   Operation 355 'getelementptr' 'W2_addr_3' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 356 [1/1] (0.00ns)   --->   "%W2_addr_28 = getelementptr i16 %W2, i64 0, i64 28" [cnn.cpp:93]   --->   Operation 356 'getelementptr' 'W2_addr_28' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 357 [1/2] (0.00ns)   --->   "%call_ln0 = call void @cnn_Pipeline_VITIS_LOOP_21_211, i16 %local_input_1, i16 %local_input_2, i16 %local_input_3, i16 %local_input_4, i16 %local_input_5, i16 %local_input_6, i16 %local_input_7, i16 %local_input_8, i16 %local_input_9, i16 %local_input_10, i16 %local_input_11, i16 %local_input_12, i16 %local_input_13, i16 %local_input_14, i16 %local_input_15, i16 %local_input_16, i16 %local_input_17, i16 %local_input_18, i16 %local_input_19, i16 %local_input_20, i16 %local_input_21, i16 %local_input_22, i16 %local_input_23, i16 %local_input_24, i16 %local_input_25, i16 %local_input_26, i16 %local_input_27, i16 %local_input_28, i16 %input_r"   --->   Operation 357 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_24 : Operation 358 [1/2] (1.29ns)   --->   "%W2_load_2 = load i8 %W2_addr_2" [cnn.cpp:93]   --->   Operation 358 'load' 'W2_load_2' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 168> <RAM>
ST_24 : Operation 359 [2/2] (1.29ns)   --->   "%W2_load_3 = load i8 %W2_addr_3" [cnn.cpp:93]   --->   Operation 359 'load' 'W2_load_3' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 168> <RAM>
ST_24 : Operation 360 [1/2] (1.29ns)   --->   "%W2_load_15 = load i8 %W2_addr_15" [cnn.cpp:93]   --->   Operation 360 'load' 'W2_load_15' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 168> <RAM>
ST_24 : Operation 361 [2/2] (1.29ns)   --->   "%W2_load_28 = load i8 %W2_addr_28" [cnn.cpp:93]   --->   Operation 361 'load' 'W2_load_28' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 168> <RAM>

State 25 <SV = 24> <Delay = 1.29>
ST_25 : Operation 362 [1/1] (0.00ns)   --->   "%W2_addr_16 = getelementptr i16 %W2, i64 0, i64 16" [cnn.cpp:93]   --->   Operation 362 'getelementptr' 'W2_addr_16' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 363 [1/1] (0.00ns)   --->   "%W2_addr_29 = getelementptr i16 %W2, i64 0, i64 29" [cnn.cpp:93]   --->   Operation 363 'getelementptr' 'W2_addr_29' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 364 [2/2] (0.00ns)   --->   "%call_ln0 = call void @cnn_Pipeline_VITIS_LOOP_21_212, i16 %local_input_31, i16 %local_input_32, i16 %local_input_33, i16 %local_input_34, i16 %local_input_35, i16 %local_input_36, i16 %local_input_37, i16 %local_input_38, i16 %local_input_39, i16 %local_input_40, i16 %local_input_41, i16 %local_input_42, i16 %local_input_43, i16 %local_input_44, i16 %local_input_45, i16 %local_input_46, i16 %local_input_47, i16 %local_input_48, i16 %local_input_49, i16 %local_input_50, i16 %local_input_51, i16 %local_input_52, i16 %local_input_53, i16 %local_input_54, i16 %local_input_55, i16 %local_input_56, i16 %local_input_57, i16 %local_input_58, i16 %input_r"   --->   Operation 364 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_25 : Operation 365 [1/2] (1.29ns)   --->   "%W2_load_3 = load i8 %W2_addr_3" [cnn.cpp:93]   --->   Operation 365 'load' 'W2_load_3' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 168> <RAM>
ST_25 : Operation 366 [2/2] (1.29ns)   --->   "%W2_load_16 = load i8 %W2_addr_16" [cnn.cpp:93]   --->   Operation 366 'load' 'W2_load_16' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 168> <RAM>
ST_25 : Operation 367 [1/2] (1.29ns)   --->   "%W2_load_28 = load i8 %W2_addr_28" [cnn.cpp:93]   --->   Operation 367 'load' 'W2_load_28' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 168> <RAM>
ST_25 : Operation 368 [2/2] (1.29ns)   --->   "%W2_load_29 = load i8 %W2_addr_29" [cnn.cpp:93]   --->   Operation 368 'load' 'W2_load_29' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 168> <RAM>

State 26 <SV = 25> <Delay = 1.29>
ST_26 : Operation 369 [1/1] (0.00ns)   --->   "%W2_addr_4 = getelementptr i16 %W2, i64 0, i64 4" [cnn.cpp:93]   --->   Operation 369 'getelementptr' 'W2_addr_4' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 370 [1/1] (0.00ns)   --->   "%W2_addr_42 = getelementptr i16 %W2, i64 0, i64 42" [cnn.cpp:93]   --->   Operation 370 'getelementptr' 'W2_addr_42' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 371 [1/2] (0.00ns)   --->   "%call_ln0 = call void @cnn_Pipeline_VITIS_LOOP_21_212, i16 %local_input_31, i16 %local_input_32, i16 %local_input_33, i16 %local_input_34, i16 %local_input_35, i16 %local_input_36, i16 %local_input_37, i16 %local_input_38, i16 %local_input_39, i16 %local_input_40, i16 %local_input_41, i16 %local_input_42, i16 %local_input_43, i16 %local_input_44, i16 %local_input_45, i16 %local_input_46, i16 %local_input_47, i16 %local_input_48, i16 %local_input_49, i16 %local_input_50, i16 %local_input_51, i16 %local_input_52, i16 %local_input_53, i16 %local_input_54, i16 %local_input_55, i16 %local_input_56, i16 %local_input_57, i16 %local_input_58, i16 %input_r"   --->   Operation 371 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_26 : Operation 372 [2/2] (1.29ns)   --->   "%W2_load_4 = load i8 %W2_addr_4" [cnn.cpp:93]   --->   Operation 372 'load' 'W2_load_4' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 168> <RAM>
ST_26 : Operation 373 [1/2] (1.29ns)   --->   "%W2_load_16 = load i8 %W2_addr_16" [cnn.cpp:93]   --->   Operation 373 'load' 'W2_load_16' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 168> <RAM>
ST_26 : Operation 374 [1/2] (1.29ns)   --->   "%W2_load_29 = load i8 %W2_addr_29" [cnn.cpp:93]   --->   Operation 374 'load' 'W2_load_29' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 168> <RAM>
ST_26 : Operation 375 [2/2] (1.29ns)   --->   "%W2_load_42 = load i8 %W2_addr_42" [cnn.cpp:93]   --->   Operation 375 'load' 'W2_load_42' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 168> <RAM>

State 27 <SV = 26> <Delay = 1.29>
ST_27 : Operation 376 [1/1] (0.00ns)   --->   "%W2_addr_17 = getelementptr i16 %W2, i64 0, i64 17" [cnn.cpp:93]   --->   Operation 376 'getelementptr' 'W2_addr_17' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 377 [1/1] (0.00ns)   --->   "%W2_addr_30 = getelementptr i16 %W2, i64 0, i64 30" [cnn.cpp:93]   --->   Operation 377 'getelementptr' 'W2_addr_30' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 378 [2/2] (0.00ns)   --->   "%call_ln0 = call void @cnn_Pipeline_VITIS_LOOP_21_213, i16 %local_input_61, i16 %local_input_62, i16 %local_input_63, i16 %local_input_64, i16 %local_input_65, i16 %local_input_66, i16 %local_input_67, i16 %local_input_68, i16 %local_input_69, i16 %local_input_70, i16 %local_input_71, i16 %local_input_72, i16 %local_input_73, i16 %local_input_74, i16 %local_input_75, i16 %local_input_76, i16 %local_input_77, i16 %local_input_78, i16 %local_input_79, i16 %local_input_80, i16 %local_input_81, i16 %local_input_82, i16 %local_input_83, i16 %local_input_84, i16 %local_input_85, i16 %local_input_86, i16 %local_input_87, i16 %local_input_88, i16 %input_r"   --->   Operation 378 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_27 : Operation 379 [1/2] (1.29ns)   --->   "%W2_load_4 = load i8 %W2_addr_4" [cnn.cpp:93]   --->   Operation 379 'load' 'W2_load_4' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 168> <RAM>
ST_27 : Operation 380 [2/2] (1.29ns)   --->   "%W2_load_17 = load i8 %W2_addr_17" [cnn.cpp:93]   --->   Operation 380 'load' 'W2_load_17' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 168> <RAM>
ST_27 : Operation 381 [2/2] (1.29ns)   --->   "%W2_load_30 = load i8 %W2_addr_30" [cnn.cpp:93]   --->   Operation 381 'load' 'W2_load_30' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 168> <RAM>
ST_27 : Operation 382 [1/2] (1.29ns)   --->   "%W2_load_42 = load i8 %W2_addr_42" [cnn.cpp:93]   --->   Operation 382 'load' 'W2_load_42' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 168> <RAM>

State 28 <SV = 27> <Delay = 1.29>
ST_28 : Operation 383 [1/1] (0.00ns)   --->   "%W2_addr_43 = getelementptr i16 %W2, i64 0, i64 43" [cnn.cpp:93]   --->   Operation 383 'getelementptr' 'W2_addr_43' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 384 [1/1] (0.00ns)   --->   "%W2_addr_56 = getelementptr i16 %W2, i64 0, i64 56" [cnn.cpp:93]   --->   Operation 384 'getelementptr' 'W2_addr_56' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 385 [1/2] (0.00ns)   --->   "%call_ln0 = call void @cnn_Pipeline_VITIS_LOOP_21_213, i16 %local_input_61, i16 %local_input_62, i16 %local_input_63, i16 %local_input_64, i16 %local_input_65, i16 %local_input_66, i16 %local_input_67, i16 %local_input_68, i16 %local_input_69, i16 %local_input_70, i16 %local_input_71, i16 %local_input_72, i16 %local_input_73, i16 %local_input_74, i16 %local_input_75, i16 %local_input_76, i16 %local_input_77, i16 %local_input_78, i16 %local_input_79, i16 %local_input_80, i16 %local_input_81, i16 %local_input_82, i16 %local_input_83, i16 %local_input_84, i16 %local_input_85, i16 %local_input_86, i16 %local_input_87, i16 %local_input_88, i16 %input_r"   --->   Operation 385 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_28 : Operation 386 [1/2] (1.29ns)   --->   "%W2_load_17 = load i8 %W2_addr_17" [cnn.cpp:93]   --->   Operation 386 'load' 'W2_load_17' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 168> <RAM>
ST_28 : Operation 387 [1/2] (1.29ns)   --->   "%W2_load_30 = load i8 %W2_addr_30" [cnn.cpp:93]   --->   Operation 387 'load' 'W2_load_30' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 168> <RAM>
ST_28 : Operation 388 [2/2] (1.29ns)   --->   "%W2_load_43 = load i8 %W2_addr_43" [cnn.cpp:93]   --->   Operation 388 'load' 'W2_load_43' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 168> <RAM>
ST_28 : Operation 389 [2/2] (1.29ns)   --->   "%W2_load_56 = load i8 %W2_addr_56" [cnn.cpp:93]   --->   Operation 389 'load' 'W2_load_56' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 168> <RAM>

State 29 <SV = 28> <Delay = 1.29>
ST_29 : Operation 390 [1/1] (0.00ns)   --->   "%W2_addr_5 = getelementptr i16 %W2, i64 0, i64 5" [cnn.cpp:93]   --->   Operation 390 'getelementptr' 'W2_addr_5' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 391 [1/1] (0.00ns)   --->   "%W2_addr_18 = getelementptr i16 %W2, i64 0, i64 18" [cnn.cpp:93]   --->   Operation 391 'getelementptr' 'W2_addr_18' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 392 [2/2] (0.00ns)   --->   "%call_ln0 = call void @cnn_Pipeline_VITIS_LOOP_21_214, i16 %local_input_1, i16 %local_input_2, i16 %local_input_3, i16 %local_input_4, i16 %local_input_5, i16 %local_input_6, i16 %local_input_7, i16 %local_input_8, i16 %local_input_9, i16 %local_input_10, i16 %local_input_11, i16 %local_input_12, i16 %local_input_13, i16 %local_input_14, i16 %local_input_15, i16 %local_input_16, i16 %local_input_17, i16 %local_input_18, i16 %local_input_19, i16 %local_input_20, i16 %local_input_21, i16 %local_input_22, i16 %local_input_23, i16 %local_input_24, i16 %local_input_25, i16 %local_input_26, i16 %local_input_27, i16 %local_input_28, i16 %input_r"   --->   Operation 392 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_29 : Operation 393 [2/2] (1.29ns)   --->   "%W2_load_5 = load i8 %W2_addr_5" [cnn.cpp:93]   --->   Operation 393 'load' 'W2_load_5' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 168> <RAM>
ST_29 : Operation 394 [2/2] (1.29ns)   --->   "%W2_load_18 = load i8 %W2_addr_18" [cnn.cpp:93]   --->   Operation 394 'load' 'W2_load_18' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 168> <RAM>
ST_29 : Operation 395 [1/2] (1.29ns)   --->   "%W2_load_43 = load i8 %W2_addr_43" [cnn.cpp:93]   --->   Operation 395 'load' 'W2_load_43' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 168> <RAM>
ST_29 : Operation 396 [1/2] (1.29ns)   --->   "%W2_load_56 = load i8 %W2_addr_56" [cnn.cpp:93]   --->   Operation 396 'load' 'W2_load_56' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 168> <RAM>

State 30 <SV = 29> <Delay = 1.29>
ST_30 : Operation 397 [1/1] (0.00ns)   --->   "%W2_addr_31 = getelementptr i16 %W2, i64 0, i64 31" [cnn.cpp:93]   --->   Operation 397 'getelementptr' 'W2_addr_31' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 398 [1/1] (0.00ns)   --->   "%W2_addr_44 = getelementptr i16 %W2, i64 0, i64 44" [cnn.cpp:93]   --->   Operation 398 'getelementptr' 'W2_addr_44' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 399 [1/2] (0.00ns)   --->   "%call_ln0 = call void @cnn_Pipeline_VITIS_LOOP_21_214, i16 %local_input_1, i16 %local_input_2, i16 %local_input_3, i16 %local_input_4, i16 %local_input_5, i16 %local_input_6, i16 %local_input_7, i16 %local_input_8, i16 %local_input_9, i16 %local_input_10, i16 %local_input_11, i16 %local_input_12, i16 %local_input_13, i16 %local_input_14, i16 %local_input_15, i16 %local_input_16, i16 %local_input_17, i16 %local_input_18, i16 %local_input_19, i16 %local_input_20, i16 %local_input_21, i16 %local_input_22, i16 %local_input_23, i16 %local_input_24, i16 %local_input_25, i16 %local_input_26, i16 %local_input_27, i16 %local_input_28, i16 %input_r"   --->   Operation 399 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_30 : Operation 400 [1/2] (1.29ns)   --->   "%W2_load_5 = load i8 %W2_addr_5" [cnn.cpp:93]   --->   Operation 400 'load' 'W2_load_5' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 168> <RAM>
ST_30 : Operation 401 [1/2] (1.29ns)   --->   "%W2_load_18 = load i8 %W2_addr_18" [cnn.cpp:93]   --->   Operation 401 'load' 'W2_load_18' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 168> <RAM>
ST_30 : Operation 402 [2/2] (1.29ns)   --->   "%W2_load_31 = load i8 %W2_addr_31" [cnn.cpp:93]   --->   Operation 402 'load' 'W2_load_31' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 168> <RAM>
ST_30 : Operation 403 [2/2] (1.29ns)   --->   "%W2_load_44 = load i8 %W2_addr_44" [cnn.cpp:93]   --->   Operation 403 'load' 'W2_load_44' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 168> <RAM>

State 31 <SV = 30> <Delay = 1.29>
ST_31 : Operation 404 [1/1] (0.00ns)   --->   "%W2_addr_57 = getelementptr i16 %W2, i64 0, i64 57" [cnn.cpp:93]   --->   Operation 404 'getelementptr' 'W2_addr_57' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 405 [1/1] (0.00ns)   --->   "%W2_addr_70 = getelementptr i16 %W2, i64 0, i64 70" [cnn.cpp:93]   --->   Operation 405 'getelementptr' 'W2_addr_70' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 406 [2/2] (0.00ns)   --->   "%call_ln0 = call void @cnn_Pipeline_VITIS_LOOP_21_215, i16 %local_input_31, i16 %local_input_32, i16 %local_input_33, i16 %local_input_34, i16 %local_input_35, i16 %local_input_36, i16 %local_input_37, i16 %local_input_38, i16 %local_input_39, i16 %local_input_40, i16 %local_input_41, i16 %local_input_42, i16 %local_input_43, i16 %local_input_44, i16 %local_input_45, i16 %local_input_46, i16 %local_input_47, i16 %local_input_48, i16 %local_input_49, i16 %local_input_50, i16 %local_input_51, i16 %local_input_52, i16 %local_input_53, i16 %local_input_54, i16 %local_input_55, i16 %local_input_56, i16 %local_input_57, i16 %local_input_58, i16 %input_r"   --->   Operation 406 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_31 : Operation 407 [1/2] (1.29ns)   --->   "%W2_load_31 = load i8 %W2_addr_31" [cnn.cpp:93]   --->   Operation 407 'load' 'W2_load_31' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 168> <RAM>
ST_31 : Operation 408 [1/2] (1.29ns)   --->   "%W2_load_44 = load i8 %W2_addr_44" [cnn.cpp:93]   --->   Operation 408 'load' 'W2_load_44' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 168> <RAM>
ST_31 : Operation 409 [2/2] (1.29ns)   --->   "%W2_load_57 = load i8 %W2_addr_57" [cnn.cpp:93]   --->   Operation 409 'load' 'W2_load_57' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 168> <RAM>
ST_31 : Operation 410 [2/2] (1.29ns)   --->   "%W2_load_70 = load i8 %W2_addr_70" [cnn.cpp:93]   --->   Operation 410 'load' 'W2_load_70' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 168> <RAM>

State 32 <SV = 31> <Delay = 1.29>
ST_32 : Operation 411 [1/1] (0.00ns)   --->   "%W2_addr_6 = getelementptr i16 %W2, i64 0, i64 6" [cnn.cpp:93]   --->   Operation 411 'getelementptr' 'W2_addr_6' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 412 [1/1] (0.00ns)   --->   "%W2_addr_19 = getelementptr i16 %W2, i64 0, i64 19" [cnn.cpp:93]   --->   Operation 412 'getelementptr' 'W2_addr_19' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 413 [1/2] (0.00ns)   --->   "%call_ln0 = call void @cnn_Pipeline_VITIS_LOOP_21_215, i16 %local_input_31, i16 %local_input_32, i16 %local_input_33, i16 %local_input_34, i16 %local_input_35, i16 %local_input_36, i16 %local_input_37, i16 %local_input_38, i16 %local_input_39, i16 %local_input_40, i16 %local_input_41, i16 %local_input_42, i16 %local_input_43, i16 %local_input_44, i16 %local_input_45, i16 %local_input_46, i16 %local_input_47, i16 %local_input_48, i16 %local_input_49, i16 %local_input_50, i16 %local_input_51, i16 %local_input_52, i16 %local_input_53, i16 %local_input_54, i16 %local_input_55, i16 %local_input_56, i16 %local_input_57, i16 %local_input_58, i16 %input_r"   --->   Operation 413 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_32 : Operation 414 [2/2] (1.29ns)   --->   "%W2_load_6 = load i8 %W2_addr_6" [cnn.cpp:93]   --->   Operation 414 'load' 'W2_load_6' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 168> <RAM>
ST_32 : Operation 415 [2/2] (1.29ns)   --->   "%W2_load_19 = load i8 %W2_addr_19" [cnn.cpp:93]   --->   Operation 415 'load' 'W2_load_19' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 168> <RAM>
ST_32 : Operation 416 [1/2] (1.29ns)   --->   "%W2_load_57 = load i8 %W2_addr_57" [cnn.cpp:93]   --->   Operation 416 'load' 'W2_load_57' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 168> <RAM>
ST_32 : Operation 417 [1/2] (1.29ns)   --->   "%W2_load_70 = load i8 %W2_addr_70" [cnn.cpp:93]   --->   Operation 417 'load' 'W2_load_70' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 168> <RAM>

State 33 <SV = 32> <Delay = 1.29>
ST_33 : Operation 418 [1/1] (0.00ns)   --->   "%W2_addr_32 = getelementptr i16 %W2, i64 0, i64 32" [cnn.cpp:93]   --->   Operation 418 'getelementptr' 'W2_addr_32' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 419 [1/1] (0.00ns)   --->   "%W2_addr_45 = getelementptr i16 %W2, i64 0, i64 45" [cnn.cpp:93]   --->   Operation 419 'getelementptr' 'W2_addr_45' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 420 [2/2] (0.00ns)   --->   "%call_ln0 = call void @cnn_Pipeline_VITIS_LOOP_21_216, i16 %local_input_61, i16 %local_input_62, i16 %local_input_63, i16 %local_input_64, i16 %local_input_65, i16 %local_input_66, i16 %local_input_67, i16 %local_input_68, i16 %local_input_69, i16 %local_input_70, i16 %local_input_71, i16 %local_input_72, i16 %local_input_73, i16 %local_input_74, i16 %local_input_75, i16 %local_input_76, i16 %local_input_77, i16 %local_input_78, i16 %local_input_79, i16 %local_input_80, i16 %local_input_81, i16 %local_input_82, i16 %local_input_83, i16 %local_input_84, i16 %local_input_85, i16 %local_input_86, i16 %local_input_87, i16 %local_input_88, i16 %input_r"   --->   Operation 420 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_33 : Operation 421 [1/2] (1.29ns)   --->   "%W2_load_6 = load i8 %W2_addr_6" [cnn.cpp:93]   --->   Operation 421 'load' 'W2_load_6' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 168> <RAM>
ST_33 : Operation 422 [1/2] (1.29ns)   --->   "%W2_load_19 = load i8 %W2_addr_19" [cnn.cpp:93]   --->   Operation 422 'load' 'W2_load_19' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 168> <RAM>
ST_33 : Operation 423 [2/2] (1.29ns)   --->   "%W2_load_32 = load i8 %W2_addr_32" [cnn.cpp:93]   --->   Operation 423 'load' 'W2_load_32' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 168> <RAM>
ST_33 : Operation 424 [2/2] (1.29ns)   --->   "%W2_load_45 = load i8 %W2_addr_45" [cnn.cpp:93]   --->   Operation 424 'load' 'W2_load_45' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 168> <RAM>

State 34 <SV = 33> <Delay = 1.29>
ST_34 : Operation 425 [1/1] (0.00ns)   --->   "%W2_addr_58 = getelementptr i16 %W2, i64 0, i64 58" [cnn.cpp:93]   --->   Operation 425 'getelementptr' 'W2_addr_58' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 426 [1/1] (0.00ns)   --->   "%W2_addr_71 = getelementptr i16 %W2, i64 0, i64 71" [cnn.cpp:93]   --->   Operation 426 'getelementptr' 'W2_addr_71' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 427 [1/2] (0.00ns)   --->   "%call_ln0 = call void @cnn_Pipeline_VITIS_LOOP_21_216, i16 %local_input_61, i16 %local_input_62, i16 %local_input_63, i16 %local_input_64, i16 %local_input_65, i16 %local_input_66, i16 %local_input_67, i16 %local_input_68, i16 %local_input_69, i16 %local_input_70, i16 %local_input_71, i16 %local_input_72, i16 %local_input_73, i16 %local_input_74, i16 %local_input_75, i16 %local_input_76, i16 %local_input_77, i16 %local_input_78, i16 %local_input_79, i16 %local_input_80, i16 %local_input_81, i16 %local_input_82, i16 %local_input_83, i16 %local_input_84, i16 %local_input_85, i16 %local_input_86, i16 %local_input_87, i16 %local_input_88, i16 %input_r"   --->   Operation 427 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_34 : Operation 428 [1/2] (1.29ns)   --->   "%W2_load_32 = load i8 %W2_addr_32" [cnn.cpp:93]   --->   Operation 428 'load' 'W2_load_32' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 168> <RAM>
ST_34 : Operation 429 [1/2] (1.29ns)   --->   "%W2_load_45 = load i8 %W2_addr_45" [cnn.cpp:93]   --->   Operation 429 'load' 'W2_load_45' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 168> <RAM>
ST_34 : Operation 430 [2/2] (1.29ns)   --->   "%W2_load_58 = load i8 %W2_addr_58" [cnn.cpp:93]   --->   Operation 430 'load' 'W2_load_58' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 168> <RAM>
ST_34 : Operation 431 [2/2] (1.29ns)   --->   "%W2_load_71 = load i8 %W2_addr_71" [cnn.cpp:93]   --->   Operation 431 'load' 'W2_load_71' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 168> <RAM>

State 35 <SV = 34> <Delay = 1.29>
ST_35 : Operation 432 [1/1] (0.00ns)   --->   "%W2_addr_7 = getelementptr i16 %W2, i64 0, i64 7" [cnn.cpp:93]   --->   Operation 432 'getelementptr' 'W2_addr_7' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 433 [1/1] (0.00ns)   --->   "%W2_addr_84 = getelementptr i16 %W2, i64 0, i64 84" [cnn.cpp:93]   --->   Operation 433 'getelementptr' 'W2_addr_84' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 434 [2/2] (0.00ns)   --->   "%call_ln0 = call void @cnn_Pipeline_VITIS_LOOP_21_217, i16 %local_input_1, i16 %local_input_2, i16 %local_input_3, i16 %local_input_4, i16 %local_input_5, i16 %local_input_6, i16 %local_input_7, i16 %local_input_8, i16 %local_input_9, i16 %local_input_10, i16 %local_input_11, i16 %local_input_12, i16 %local_input_13, i16 %local_input_14, i16 %local_input_15, i16 %local_input_16, i16 %local_input_17, i16 %local_input_18, i16 %local_input_19, i16 %local_input_20, i16 %local_input_21, i16 %local_input_22, i16 %local_input_23, i16 %local_input_24, i16 %local_input_25, i16 %local_input_26, i16 %local_input_27, i16 %local_input_28, i16 %input_r"   --->   Operation 434 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_35 : Operation 435 [2/2] (1.29ns)   --->   "%W2_load_7 = load i8 %W2_addr_7" [cnn.cpp:93]   --->   Operation 435 'load' 'W2_load_7' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 168> <RAM>
ST_35 : Operation 436 [1/2] (1.29ns)   --->   "%W2_load_58 = load i8 %W2_addr_58" [cnn.cpp:93]   --->   Operation 436 'load' 'W2_load_58' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 168> <RAM>
ST_35 : Operation 437 [1/2] (1.29ns)   --->   "%W2_load_71 = load i8 %W2_addr_71" [cnn.cpp:93]   --->   Operation 437 'load' 'W2_load_71' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 168> <RAM>
ST_35 : Operation 438 [2/2] (1.29ns)   --->   "%W2_load_84 = load i8 %W2_addr_84" [cnn.cpp:93]   --->   Operation 438 'load' 'W2_load_84' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 168> <RAM>

State 36 <SV = 35> <Delay = 1.29>
ST_36 : Operation 439 [1/1] (0.00ns)   --->   "%W2_addr_20 = getelementptr i16 %W2, i64 0, i64 20" [cnn.cpp:93]   --->   Operation 439 'getelementptr' 'W2_addr_20' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 440 [1/1] (0.00ns)   --->   "%W2_addr_33 = getelementptr i16 %W2, i64 0, i64 33" [cnn.cpp:93]   --->   Operation 440 'getelementptr' 'W2_addr_33' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 441 [1/2] (0.00ns)   --->   "%call_ln0 = call void @cnn_Pipeline_VITIS_LOOP_21_217, i16 %local_input_1, i16 %local_input_2, i16 %local_input_3, i16 %local_input_4, i16 %local_input_5, i16 %local_input_6, i16 %local_input_7, i16 %local_input_8, i16 %local_input_9, i16 %local_input_10, i16 %local_input_11, i16 %local_input_12, i16 %local_input_13, i16 %local_input_14, i16 %local_input_15, i16 %local_input_16, i16 %local_input_17, i16 %local_input_18, i16 %local_input_19, i16 %local_input_20, i16 %local_input_21, i16 %local_input_22, i16 %local_input_23, i16 %local_input_24, i16 %local_input_25, i16 %local_input_26, i16 %local_input_27, i16 %local_input_28, i16 %input_r"   --->   Operation 441 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_36 : Operation 442 [1/2] (1.29ns)   --->   "%W2_load_7 = load i8 %W2_addr_7" [cnn.cpp:93]   --->   Operation 442 'load' 'W2_load_7' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 168> <RAM>
ST_36 : Operation 443 [2/2] (1.29ns)   --->   "%W2_load_20 = load i8 %W2_addr_20" [cnn.cpp:93]   --->   Operation 443 'load' 'W2_load_20' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 168> <RAM>
ST_36 : Operation 444 [2/2] (1.29ns)   --->   "%W2_load_33 = load i8 %W2_addr_33" [cnn.cpp:93]   --->   Operation 444 'load' 'W2_load_33' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 168> <RAM>
ST_36 : Operation 445 [1/2] (1.29ns)   --->   "%W2_load_84 = load i8 %W2_addr_84" [cnn.cpp:93]   --->   Operation 445 'load' 'W2_load_84' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 168> <RAM>

State 37 <SV = 36> <Delay = 1.29>
ST_37 : Operation 446 [1/1] (0.00ns)   --->   "%W2_addr_46 = getelementptr i16 %W2, i64 0, i64 46" [cnn.cpp:93]   --->   Operation 446 'getelementptr' 'W2_addr_46' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 447 [1/1] (0.00ns)   --->   "%W2_addr_59 = getelementptr i16 %W2, i64 0, i64 59" [cnn.cpp:93]   --->   Operation 447 'getelementptr' 'W2_addr_59' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 448 [2/2] (0.00ns)   --->   "%call_ln0 = call void @cnn_Pipeline_VITIS_LOOP_21_218, i16 %local_input_31, i16 %local_input_32, i16 %local_input_33, i16 %local_input_34, i16 %local_input_35, i16 %local_input_36, i16 %local_input_37, i16 %local_input_38, i16 %local_input_39, i16 %local_input_40, i16 %local_input_41, i16 %local_input_42, i16 %local_input_43, i16 %local_input_44, i16 %local_input_45, i16 %local_input_46, i16 %local_input_47, i16 %local_input_48, i16 %local_input_49, i16 %local_input_50, i16 %local_input_51, i16 %local_input_52, i16 %local_input_53, i16 %local_input_54, i16 %local_input_55, i16 %local_input_56, i16 %local_input_57, i16 %local_input_58, i16 %input_r"   --->   Operation 448 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_37 : Operation 449 [1/2] (1.29ns)   --->   "%W2_load_20 = load i8 %W2_addr_20" [cnn.cpp:93]   --->   Operation 449 'load' 'W2_load_20' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 168> <RAM>
ST_37 : Operation 450 [1/2] (1.29ns)   --->   "%W2_load_33 = load i8 %W2_addr_33" [cnn.cpp:93]   --->   Operation 450 'load' 'W2_load_33' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 168> <RAM>
ST_37 : Operation 451 [2/2] (1.29ns)   --->   "%W2_load_46 = load i8 %W2_addr_46" [cnn.cpp:93]   --->   Operation 451 'load' 'W2_load_46' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 168> <RAM>
ST_37 : Operation 452 [2/2] (1.29ns)   --->   "%W2_load_59 = load i8 %W2_addr_59" [cnn.cpp:93]   --->   Operation 452 'load' 'W2_load_59' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 168> <RAM>

State 38 <SV = 37> <Delay = 1.29>
ST_38 : Operation 453 [1/1] (0.00ns)   --->   "%W2_addr_72 = getelementptr i16 %W2, i64 0, i64 72" [cnn.cpp:93]   --->   Operation 453 'getelementptr' 'W2_addr_72' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 454 [1/1] (0.00ns)   --->   "%W2_addr_85 = getelementptr i16 %W2, i64 0, i64 85" [cnn.cpp:93]   --->   Operation 454 'getelementptr' 'W2_addr_85' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 455 [1/2] (0.00ns)   --->   "%call_ln0 = call void @cnn_Pipeline_VITIS_LOOP_21_218, i16 %local_input_31, i16 %local_input_32, i16 %local_input_33, i16 %local_input_34, i16 %local_input_35, i16 %local_input_36, i16 %local_input_37, i16 %local_input_38, i16 %local_input_39, i16 %local_input_40, i16 %local_input_41, i16 %local_input_42, i16 %local_input_43, i16 %local_input_44, i16 %local_input_45, i16 %local_input_46, i16 %local_input_47, i16 %local_input_48, i16 %local_input_49, i16 %local_input_50, i16 %local_input_51, i16 %local_input_52, i16 %local_input_53, i16 %local_input_54, i16 %local_input_55, i16 %local_input_56, i16 %local_input_57, i16 %local_input_58, i16 %input_r"   --->   Operation 455 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_38 : Operation 456 [1/2] (1.29ns)   --->   "%W2_load_46 = load i8 %W2_addr_46" [cnn.cpp:93]   --->   Operation 456 'load' 'W2_load_46' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 168> <RAM>
ST_38 : Operation 457 [1/2] (1.29ns)   --->   "%W2_load_59 = load i8 %W2_addr_59" [cnn.cpp:93]   --->   Operation 457 'load' 'W2_load_59' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 168> <RAM>
ST_38 : Operation 458 [2/2] (1.29ns)   --->   "%W2_load_72 = load i8 %W2_addr_72" [cnn.cpp:93]   --->   Operation 458 'load' 'W2_load_72' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 168> <RAM>
ST_38 : Operation 459 [2/2] (1.29ns)   --->   "%W2_load_85 = load i8 %W2_addr_85" [cnn.cpp:93]   --->   Operation 459 'load' 'W2_load_85' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 168> <RAM>

State 39 <SV = 38> <Delay = 1.29>
ST_39 : Operation 460 [1/1] (0.00ns)   --->   "%W2_addr_8 = getelementptr i16 %W2, i64 0, i64 8" [cnn.cpp:93]   --->   Operation 460 'getelementptr' 'W2_addr_8' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 461 [1/1] (0.00ns)   --->   "%W2_addr_98 = getelementptr i16 %W2, i64 0, i64 98" [cnn.cpp:93]   --->   Operation 461 'getelementptr' 'W2_addr_98' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 462 [2/2] (0.00ns)   --->   "%call_ln0 = call void @cnn_Pipeline_VITIS_LOOP_21_219, i16 %local_input_61, i16 %local_input_62, i16 %local_input_63, i16 %local_input_64, i16 %local_input_65, i16 %local_input_66, i16 %local_input_67, i16 %local_input_68, i16 %local_input_69, i16 %local_input_70, i16 %local_input_71, i16 %local_input_72, i16 %local_input_73, i16 %local_input_74, i16 %local_input_75, i16 %local_input_76, i16 %local_input_77, i16 %local_input_78, i16 %local_input_79, i16 %local_input_80, i16 %local_input_81, i16 %local_input_82, i16 %local_input_83, i16 %local_input_84, i16 %local_input_85, i16 %local_input_86, i16 %local_input_87, i16 %local_input_88, i16 %input_r"   --->   Operation 462 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_39 : Operation 463 [2/2] (1.29ns)   --->   "%W2_load_8 = load i8 %W2_addr_8" [cnn.cpp:93]   --->   Operation 463 'load' 'W2_load_8' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 168> <RAM>
ST_39 : Operation 464 [1/2] (1.29ns)   --->   "%W2_load_72 = load i8 %W2_addr_72" [cnn.cpp:93]   --->   Operation 464 'load' 'W2_load_72' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 168> <RAM>
ST_39 : Operation 465 [1/2] (1.29ns)   --->   "%W2_load_85 = load i8 %W2_addr_85" [cnn.cpp:93]   --->   Operation 465 'load' 'W2_load_85' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 168> <RAM>
ST_39 : Operation 466 [2/2] (1.29ns)   --->   "%W2_load_98 = load i8 %W2_addr_98" [cnn.cpp:93]   --->   Operation 466 'load' 'W2_load_98' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 168> <RAM>

State 40 <SV = 39> <Delay = 1.29>
ST_40 : Operation 467 [1/1] (0.00ns)   --->   "%W2_addr_21 = getelementptr i16 %W2, i64 0, i64 21" [cnn.cpp:93]   --->   Operation 467 'getelementptr' 'W2_addr_21' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 468 [1/1] (0.00ns)   --->   "%W2_addr_34 = getelementptr i16 %W2, i64 0, i64 34" [cnn.cpp:93]   --->   Operation 468 'getelementptr' 'W2_addr_34' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 469 [1/2] (0.00ns)   --->   "%call_ln0 = call void @cnn_Pipeline_VITIS_LOOP_21_219, i16 %local_input_61, i16 %local_input_62, i16 %local_input_63, i16 %local_input_64, i16 %local_input_65, i16 %local_input_66, i16 %local_input_67, i16 %local_input_68, i16 %local_input_69, i16 %local_input_70, i16 %local_input_71, i16 %local_input_72, i16 %local_input_73, i16 %local_input_74, i16 %local_input_75, i16 %local_input_76, i16 %local_input_77, i16 %local_input_78, i16 %local_input_79, i16 %local_input_80, i16 %local_input_81, i16 %local_input_82, i16 %local_input_83, i16 %local_input_84, i16 %local_input_85, i16 %local_input_86, i16 %local_input_87, i16 %local_input_88, i16 %input_r"   --->   Operation 469 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_40 : Operation 470 [1/2] (1.29ns)   --->   "%W2_load_8 = load i8 %W2_addr_8" [cnn.cpp:93]   --->   Operation 470 'load' 'W2_load_8' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 168> <RAM>
ST_40 : Operation 471 [2/2] (1.29ns)   --->   "%W2_load_21 = load i8 %W2_addr_21" [cnn.cpp:93]   --->   Operation 471 'load' 'W2_load_21' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 168> <RAM>
ST_40 : Operation 472 [2/2] (1.29ns)   --->   "%W2_load_34 = load i8 %W2_addr_34" [cnn.cpp:93]   --->   Operation 472 'load' 'W2_load_34' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 168> <RAM>
ST_40 : Operation 473 [1/2] (1.29ns)   --->   "%W2_load_98 = load i8 %W2_addr_98" [cnn.cpp:93]   --->   Operation 473 'load' 'W2_load_98' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 168> <RAM>

State 41 <SV = 40> <Delay = 1.29>
ST_41 : Operation 474 [1/1] (0.00ns)   --->   "%W2_addr_47 = getelementptr i16 %W2, i64 0, i64 47" [cnn.cpp:93]   --->   Operation 474 'getelementptr' 'W2_addr_47' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 475 [1/1] (0.00ns)   --->   "%W2_addr_60 = getelementptr i16 %W2, i64 0, i64 60" [cnn.cpp:93]   --->   Operation 475 'getelementptr' 'W2_addr_60' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 476 [2/2] (0.00ns)   --->   "%call_ln0 = call void @cnn_Pipeline_VITIS_LOOP_21_220, i16 %local_input_1, i16 %local_input_2, i16 %local_input_3, i16 %local_input_4, i16 %local_input_5, i16 %local_input_6, i16 %local_input_7, i16 %local_input_8, i16 %local_input_9, i16 %local_input_10, i16 %local_input_11, i16 %local_input_12, i16 %local_input_13, i16 %local_input_14, i16 %local_input_15, i16 %local_input_16, i16 %local_input_17, i16 %local_input_18, i16 %local_input_19, i16 %local_input_20, i16 %local_input_21, i16 %local_input_22, i16 %local_input_23, i16 %local_input_24, i16 %local_input_25, i16 %local_input_26, i16 %local_input_27, i16 %local_input_28, i16 %input_r"   --->   Operation 476 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_41 : Operation 477 [1/2] (1.29ns)   --->   "%W2_load_21 = load i8 %W2_addr_21" [cnn.cpp:93]   --->   Operation 477 'load' 'W2_load_21' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 168> <RAM>
ST_41 : Operation 478 [1/2] (1.29ns)   --->   "%W2_load_34 = load i8 %W2_addr_34" [cnn.cpp:93]   --->   Operation 478 'load' 'W2_load_34' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 168> <RAM>
ST_41 : Operation 479 [2/2] (1.29ns)   --->   "%W2_load_47 = load i8 %W2_addr_47" [cnn.cpp:93]   --->   Operation 479 'load' 'W2_load_47' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 168> <RAM>
ST_41 : Operation 480 [2/2] (1.29ns)   --->   "%W2_load_60 = load i8 %W2_addr_60" [cnn.cpp:93]   --->   Operation 480 'load' 'W2_load_60' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 168> <RAM>

State 42 <SV = 41> <Delay = 1.29>
ST_42 : Operation 481 [1/1] (0.00ns)   --->   "%W2_addr_73 = getelementptr i16 %W2, i64 0, i64 73" [cnn.cpp:93]   --->   Operation 481 'getelementptr' 'W2_addr_73' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 482 [1/1] (0.00ns)   --->   "%W2_addr_86 = getelementptr i16 %W2, i64 0, i64 86" [cnn.cpp:93]   --->   Operation 482 'getelementptr' 'W2_addr_86' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 483 [1/2] (0.00ns)   --->   "%call_ln0 = call void @cnn_Pipeline_VITIS_LOOP_21_220, i16 %local_input_1, i16 %local_input_2, i16 %local_input_3, i16 %local_input_4, i16 %local_input_5, i16 %local_input_6, i16 %local_input_7, i16 %local_input_8, i16 %local_input_9, i16 %local_input_10, i16 %local_input_11, i16 %local_input_12, i16 %local_input_13, i16 %local_input_14, i16 %local_input_15, i16 %local_input_16, i16 %local_input_17, i16 %local_input_18, i16 %local_input_19, i16 %local_input_20, i16 %local_input_21, i16 %local_input_22, i16 %local_input_23, i16 %local_input_24, i16 %local_input_25, i16 %local_input_26, i16 %local_input_27, i16 %local_input_28, i16 %input_r"   --->   Operation 483 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_42 : Operation 484 [1/2] (1.29ns)   --->   "%W2_load_47 = load i8 %W2_addr_47" [cnn.cpp:93]   --->   Operation 484 'load' 'W2_load_47' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 168> <RAM>
ST_42 : Operation 485 [1/2] (1.29ns)   --->   "%W2_load_60 = load i8 %W2_addr_60" [cnn.cpp:93]   --->   Operation 485 'load' 'W2_load_60' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 168> <RAM>
ST_42 : Operation 486 [2/2] (1.29ns)   --->   "%W2_load_73 = load i8 %W2_addr_73" [cnn.cpp:93]   --->   Operation 486 'load' 'W2_load_73' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 168> <RAM>
ST_42 : Operation 487 [2/2] (1.29ns)   --->   "%W2_load_86 = load i8 %W2_addr_86" [cnn.cpp:93]   --->   Operation 487 'load' 'W2_load_86' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 168> <RAM>

State 43 <SV = 42> <Delay = 1.29>
ST_43 : Operation 488 [1/1] (0.00ns)   --->   "%W2_addr_99 = getelementptr i16 %W2, i64 0, i64 99" [cnn.cpp:93]   --->   Operation 488 'getelementptr' 'W2_addr_99' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 489 [1/1] (0.00ns)   --->   "%W2_addr_112 = getelementptr i16 %W2, i64 0, i64 112" [cnn.cpp:93]   --->   Operation 489 'getelementptr' 'W2_addr_112' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 490 [2/2] (0.00ns)   --->   "%call_ln0 = call void @cnn_Pipeline_VITIS_LOOP_21_221, i16 %local_input_31, i16 %local_input_32, i16 %local_input_33, i16 %local_input_34, i16 %local_input_35, i16 %local_input_36, i16 %local_input_37, i16 %local_input_38, i16 %local_input_39, i16 %local_input_40, i16 %local_input_41, i16 %local_input_42, i16 %local_input_43, i16 %local_input_44, i16 %local_input_45, i16 %local_input_46, i16 %local_input_47, i16 %local_input_48, i16 %local_input_49, i16 %local_input_50, i16 %local_input_51, i16 %local_input_52, i16 %local_input_53, i16 %local_input_54, i16 %local_input_55, i16 %local_input_56, i16 %local_input_57, i16 %local_input_58, i16 %input_r"   --->   Operation 490 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_43 : Operation 491 [1/2] (1.29ns)   --->   "%W2_load_73 = load i8 %W2_addr_73" [cnn.cpp:93]   --->   Operation 491 'load' 'W2_load_73' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 168> <RAM>
ST_43 : Operation 492 [1/2] (1.29ns)   --->   "%W2_load_86 = load i8 %W2_addr_86" [cnn.cpp:93]   --->   Operation 492 'load' 'W2_load_86' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 168> <RAM>
ST_43 : Operation 493 [2/2] (1.29ns)   --->   "%W2_load_99 = load i8 %W2_addr_99" [cnn.cpp:93]   --->   Operation 493 'load' 'W2_load_99' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 168> <RAM>
ST_43 : Operation 494 [2/2] (1.29ns)   --->   "%W2_load_112 = load i8 %W2_addr_112" [cnn.cpp:93]   --->   Operation 494 'load' 'W2_load_112' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 168> <RAM>

State 44 <SV = 43> <Delay = 1.29>
ST_44 : Operation 495 [1/1] (0.00ns)   --->   "%W2_addr_9 = getelementptr i16 %W2, i64 0, i64 9" [cnn.cpp:93]   --->   Operation 495 'getelementptr' 'W2_addr_9' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 496 [1/1] (0.00ns)   --->   "%W2_addr_22 = getelementptr i16 %W2, i64 0, i64 22" [cnn.cpp:93]   --->   Operation 496 'getelementptr' 'W2_addr_22' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 497 [1/2] (0.00ns)   --->   "%call_ln0 = call void @cnn_Pipeline_VITIS_LOOP_21_221, i16 %local_input_31, i16 %local_input_32, i16 %local_input_33, i16 %local_input_34, i16 %local_input_35, i16 %local_input_36, i16 %local_input_37, i16 %local_input_38, i16 %local_input_39, i16 %local_input_40, i16 %local_input_41, i16 %local_input_42, i16 %local_input_43, i16 %local_input_44, i16 %local_input_45, i16 %local_input_46, i16 %local_input_47, i16 %local_input_48, i16 %local_input_49, i16 %local_input_50, i16 %local_input_51, i16 %local_input_52, i16 %local_input_53, i16 %local_input_54, i16 %local_input_55, i16 %local_input_56, i16 %local_input_57, i16 %local_input_58, i16 %input_r"   --->   Operation 497 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_44 : Operation 498 [2/2] (1.29ns)   --->   "%W2_load_9 = load i8 %W2_addr_9" [cnn.cpp:93]   --->   Operation 498 'load' 'W2_load_9' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 168> <RAM>
ST_44 : Operation 499 [2/2] (1.29ns)   --->   "%W2_load_22 = load i8 %W2_addr_22" [cnn.cpp:93]   --->   Operation 499 'load' 'W2_load_22' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 168> <RAM>
ST_44 : Operation 500 [1/2] (1.29ns)   --->   "%W2_load_99 = load i8 %W2_addr_99" [cnn.cpp:93]   --->   Operation 500 'load' 'W2_load_99' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 168> <RAM>
ST_44 : Operation 501 [1/2] (1.29ns)   --->   "%W2_load_112 = load i8 %W2_addr_112" [cnn.cpp:93]   --->   Operation 501 'load' 'W2_load_112' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 168> <RAM>

State 45 <SV = 44> <Delay = 1.29>
ST_45 : Operation 502 [1/1] (0.00ns)   --->   "%W2_addr_35 = getelementptr i16 %W2, i64 0, i64 35" [cnn.cpp:93]   --->   Operation 502 'getelementptr' 'W2_addr_35' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 503 [1/1] (0.00ns)   --->   "%W2_addr_48 = getelementptr i16 %W2, i64 0, i64 48" [cnn.cpp:93]   --->   Operation 503 'getelementptr' 'W2_addr_48' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 504 [2/2] (0.00ns)   --->   "%call_ln0 = call void @cnn_Pipeline_VITIS_LOOP_21_222, i16 %local_input_61, i16 %local_input_62, i16 %local_input_63, i16 %local_input_64, i16 %local_input_65, i16 %local_input_66, i16 %local_input_67, i16 %local_input_68, i16 %local_input_69, i16 %local_input_70, i16 %local_input_71, i16 %local_input_72, i16 %local_input_73, i16 %local_input_74, i16 %local_input_75, i16 %local_input_76, i16 %local_input_77, i16 %local_input_78, i16 %local_input_79, i16 %local_input_80, i16 %local_input_81, i16 %local_input_82, i16 %local_input_83, i16 %local_input_84, i16 %local_input_85, i16 %local_input_86, i16 %local_input_87, i16 %local_input_88, i16 %input_r"   --->   Operation 504 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_45 : Operation 505 [1/2] (1.29ns)   --->   "%W2_load_9 = load i8 %W2_addr_9" [cnn.cpp:93]   --->   Operation 505 'load' 'W2_load_9' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 168> <RAM>
ST_45 : Operation 506 [1/2] (1.29ns)   --->   "%W2_load_22 = load i8 %W2_addr_22" [cnn.cpp:93]   --->   Operation 506 'load' 'W2_load_22' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 168> <RAM>
ST_45 : Operation 507 [2/2] (1.29ns)   --->   "%W2_load_35 = load i8 %W2_addr_35" [cnn.cpp:93]   --->   Operation 507 'load' 'W2_load_35' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 168> <RAM>
ST_45 : Operation 508 [2/2] (1.29ns)   --->   "%W2_load_48 = load i8 %W2_addr_48" [cnn.cpp:93]   --->   Operation 508 'load' 'W2_load_48' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 168> <RAM>

State 46 <SV = 45> <Delay = 1.29>
ST_46 : Operation 509 [1/1] (0.00ns)   --->   "%W2_addr_61 = getelementptr i16 %W2, i64 0, i64 61" [cnn.cpp:93]   --->   Operation 509 'getelementptr' 'W2_addr_61' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 510 [1/1] (0.00ns)   --->   "%W2_addr_74 = getelementptr i16 %W2, i64 0, i64 74" [cnn.cpp:93]   --->   Operation 510 'getelementptr' 'W2_addr_74' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 511 [1/2] (0.00ns)   --->   "%call_ln0 = call void @cnn_Pipeline_VITIS_LOOP_21_222, i16 %local_input_61, i16 %local_input_62, i16 %local_input_63, i16 %local_input_64, i16 %local_input_65, i16 %local_input_66, i16 %local_input_67, i16 %local_input_68, i16 %local_input_69, i16 %local_input_70, i16 %local_input_71, i16 %local_input_72, i16 %local_input_73, i16 %local_input_74, i16 %local_input_75, i16 %local_input_76, i16 %local_input_77, i16 %local_input_78, i16 %local_input_79, i16 %local_input_80, i16 %local_input_81, i16 %local_input_82, i16 %local_input_83, i16 %local_input_84, i16 %local_input_85, i16 %local_input_86, i16 %local_input_87, i16 %local_input_88, i16 %input_r"   --->   Operation 511 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_46 : Operation 512 [1/2] (1.29ns)   --->   "%W2_load_35 = load i8 %W2_addr_35" [cnn.cpp:93]   --->   Operation 512 'load' 'W2_load_35' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 168> <RAM>
ST_46 : Operation 513 [1/2] (1.29ns)   --->   "%W2_load_48 = load i8 %W2_addr_48" [cnn.cpp:93]   --->   Operation 513 'load' 'W2_load_48' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 168> <RAM>
ST_46 : Operation 514 [2/2] (1.29ns)   --->   "%W2_load_61 = load i8 %W2_addr_61" [cnn.cpp:93]   --->   Operation 514 'load' 'W2_load_61' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 168> <RAM>
ST_46 : Operation 515 [2/2] (1.29ns)   --->   "%W2_load_74 = load i8 %W2_addr_74" [cnn.cpp:93]   --->   Operation 515 'load' 'W2_load_74' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 168> <RAM>

State 47 <SV = 46> <Delay = 1.29>
ST_47 : Operation 516 [1/1] (0.00ns)   --->   "%W2_addr_87 = getelementptr i16 %W2, i64 0, i64 87" [cnn.cpp:93]   --->   Operation 516 'getelementptr' 'W2_addr_87' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 517 [1/1] (0.00ns)   --->   "%W2_addr_100 = getelementptr i16 %W2, i64 0, i64 100" [cnn.cpp:93]   --->   Operation 517 'getelementptr' 'W2_addr_100' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 518 [2/2] (0.00ns)   --->   "%call_ln0 = call void @cnn_Pipeline_VITIS_LOOP_21_223, i16 %local_input_1, i16 %local_input_2, i16 %local_input_3, i16 %local_input_4, i16 %local_input_5, i16 %local_input_6, i16 %local_input_7, i16 %local_input_8, i16 %local_input_9, i16 %local_input_10, i16 %local_input_11, i16 %local_input_12, i16 %local_input_13, i16 %local_input_14, i16 %local_input_15, i16 %local_input_16, i16 %local_input_17, i16 %local_input_18, i16 %local_input_19, i16 %local_input_20, i16 %local_input_21, i16 %local_input_22, i16 %local_input_23, i16 %local_input_24, i16 %local_input_25, i16 %local_input_26, i16 %local_input_27, i16 %local_input_28, i16 %input_r"   --->   Operation 518 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_47 : Operation 519 [1/2] (1.29ns)   --->   "%W2_load_61 = load i8 %W2_addr_61" [cnn.cpp:93]   --->   Operation 519 'load' 'W2_load_61' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 168> <RAM>
ST_47 : Operation 520 [1/2] (1.29ns)   --->   "%W2_load_74 = load i8 %W2_addr_74" [cnn.cpp:93]   --->   Operation 520 'load' 'W2_load_74' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 168> <RAM>
ST_47 : Operation 521 [2/2] (1.29ns)   --->   "%W2_load_87 = load i8 %W2_addr_87" [cnn.cpp:93]   --->   Operation 521 'load' 'W2_load_87' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 168> <RAM>
ST_47 : Operation 522 [2/2] (1.29ns)   --->   "%W2_load_100 = load i8 %W2_addr_100" [cnn.cpp:93]   --->   Operation 522 'load' 'W2_load_100' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 168> <RAM>

State 48 <SV = 47> <Delay = 1.29>
ST_48 : Operation 523 [1/1] (0.00ns)   --->   "%W2_addr_113 = getelementptr i16 %W2, i64 0, i64 113" [cnn.cpp:93]   --->   Operation 523 'getelementptr' 'W2_addr_113' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 524 [1/1] (0.00ns)   --->   "%W2_addr_126 = getelementptr i16 %W2, i64 0, i64 126" [cnn.cpp:93]   --->   Operation 524 'getelementptr' 'W2_addr_126' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 525 [1/2] (0.00ns)   --->   "%call_ln0 = call void @cnn_Pipeline_VITIS_LOOP_21_223, i16 %local_input_1, i16 %local_input_2, i16 %local_input_3, i16 %local_input_4, i16 %local_input_5, i16 %local_input_6, i16 %local_input_7, i16 %local_input_8, i16 %local_input_9, i16 %local_input_10, i16 %local_input_11, i16 %local_input_12, i16 %local_input_13, i16 %local_input_14, i16 %local_input_15, i16 %local_input_16, i16 %local_input_17, i16 %local_input_18, i16 %local_input_19, i16 %local_input_20, i16 %local_input_21, i16 %local_input_22, i16 %local_input_23, i16 %local_input_24, i16 %local_input_25, i16 %local_input_26, i16 %local_input_27, i16 %local_input_28, i16 %input_r"   --->   Operation 525 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_48 : Operation 526 [1/2] (1.29ns)   --->   "%W2_load_87 = load i8 %W2_addr_87" [cnn.cpp:93]   --->   Operation 526 'load' 'W2_load_87' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 168> <RAM>
ST_48 : Operation 527 [1/2] (1.29ns)   --->   "%W2_load_100 = load i8 %W2_addr_100" [cnn.cpp:93]   --->   Operation 527 'load' 'W2_load_100' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 168> <RAM>
ST_48 : Operation 528 [2/2] (1.29ns)   --->   "%W2_load_113 = load i8 %W2_addr_113" [cnn.cpp:93]   --->   Operation 528 'load' 'W2_load_113' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 168> <RAM>
ST_48 : Operation 529 [2/2] (1.29ns)   --->   "%W2_load_126 = load i8 %W2_addr_126" [cnn.cpp:93]   --->   Operation 529 'load' 'W2_load_126' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 168> <RAM>

State 49 <SV = 48> <Delay = 1.29>
ST_49 : Operation 530 [1/1] (0.00ns)   --->   "%kernel_addr = getelementptr i16 %kernel, i64 0, i64 0"   --->   Operation 530 'getelementptr' 'kernel_addr' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 531 [1/1] (0.00ns)   --->   "%W2_addr_10 = getelementptr i16 %W2, i64 0, i64 10" [cnn.cpp:93]   --->   Operation 531 'getelementptr' 'W2_addr_10' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 532 [1/1] (0.00ns)   --->   "%W2_addr_23 = getelementptr i16 %W2, i64 0, i64 23" [cnn.cpp:93]   --->   Operation 532 'getelementptr' 'W2_addr_23' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 533 [2/2] (0.00ns)   --->   "%call_ln0 = call void @cnn_Pipeline_VITIS_LOOP_21_224, i16 %local_input_31, i16 %local_input_32, i16 %local_input_33, i16 %local_input_34, i16 %local_input_35, i16 %local_input_36, i16 %local_input_37, i16 %local_input_38, i16 %local_input_39, i16 %local_input_40, i16 %local_input_41, i16 %local_input_42, i16 %local_input_43, i16 %local_input_44, i16 %local_input_45, i16 %local_input_46, i16 %local_input_47, i16 %local_input_48, i16 %local_input_49, i16 %local_input_50, i16 %local_input_51, i16 %local_input_52, i16 %local_input_53, i16 %local_input_54, i16 %local_input_55, i16 %local_input_56, i16 %local_input_57, i16 %local_input_58, i16 %input_r"   --->   Operation 533 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_49 : Operation 534 [2/2] (0.73ns)   --->   "%kernel_load = load i5 %kernel_addr"   --->   Operation 534 'load' 'kernel_load' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 27> <RAM>
ST_49 : Operation 535 [2/2] (1.29ns)   --->   "%W2_load_10 = load i8 %W2_addr_10" [cnn.cpp:93]   --->   Operation 535 'load' 'W2_load_10' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 168> <RAM>
ST_49 : Operation 536 [2/2] (1.29ns)   --->   "%W2_load_23 = load i8 %W2_addr_23" [cnn.cpp:93]   --->   Operation 536 'load' 'W2_load_23' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 168> <RAM>
ST_49 : Operation 537 [1/2] (1.29ns)   --->   "%W2_load_113 = load i8 %W2_addr_113" [cnn.cpp:93]   --->   Operation 537 'load' 'W2_load_113' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 168> <RAM>
ST_49 : Operation 538 [1/2] (1.29ns)   --->   "%W2_load_126 = load i8 %W2_addr_126" [cnn.cpp:93]   --->   Operation 538 'load' 'W2_load_126' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 168> <RAM>

State 50 <SV = 49> <Delay = 1.29>
ST_50 : Operation 539 [1/1] (0.00ns)   --->   "%kernel_addr_1 = getelementptr i16 %kernel, i64 0, i64 1"   --->   Operation 539 'getelementptr' 'kernel_addr_1' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 540 [1/1] (0.00ns)   --->   "%kernel_addr_2 = getelementptr i16 %kernel, i64 0, i64 2"   --->   Operation 540 'getelementptr' 'kernel_addr_2' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 541 [1/1] (0.00ns)   --->   "%W2_addr_36 = getelementptr i16 %W2, i64 0, i64 36" [cnn.cpp:93]   --->   Operation 541 'getelementptr' 'W2_addr_36' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 542 [1/1] (0.00ns)   --->   "%W2_addr_49 = getelementptr i16 %W2, i64 0, i64 49" [cnn.cpp:93]   --->   Operation 542 'getelementptr' 'W2_addr_49' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 543 [1/2] (0.00ns)   --->   "%call_ln0 = call void @cnn_Pipeline_VITIS_LOOP_21_224, i16 %local_input_31, i16 %local_input_32, i16 %local_input_33, i16 %local_input_34, i16 %local_input_35, i16 %local_input_36, i16 %local_input_37, i16 %local_input_38, i16 %local_input_39, i16 %local_input_40, i16 %local_input_41, i16 %local_input_42, i16 %local_input_43, i16 %local_input_44, i16 %local_input_45, i16 %local_input_46, i16 %local_input_47, i16 %local_input_48, i16 %local_input_49, i16 %local_input_50, i16 %local_input_51, i16 %local_input_52, i16 %local_input_53, i16 %local_input_54, i16 %local_input_55, i16 %local_input_56, i16 %local_input_57, i16 %local_input_58, i16 %input_r"   --->   Operation 543 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_50 : Operation 544 [1/2] (0.73ns)   --->   "%kernel_load = load i5 %kernel_addr"   --->   Operation 544 'load' 'kernel_load' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 27> <RAM>
ST_50 : Operation 545 [2/2] (0.73ns)   --->   "%kernel_load_1 = load i5 %kernel_addr_1"   --->   Operation 545 'load' 'kernel_load_1' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 27> <RAM>
ST_50 : Operation 546 [2/2] (0.73ns)   --->   "%kernel_load_2 = load i5 %kernel_addr_2"   --->   Operation 546 'load' 'kernel_load_2' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 27> <RAM>
ST_50 : Operation 547 [1/2] (1.29ns)   --->   "%W2_load_10 = load i8 %W2_addr_10" [cnn.cpp:93]   --->   Operation 547 'load' 'W2_load_10' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 168> <RAM>
ST_50 : Operation 548 [1/2] (1.29ns)   --->   "%W2_load_23 = load i8 %W2_addr_23" [cnn.cpp:93]   --->   Operation 548 'load' 'W2_load_23' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 168> <RAM>
ST_50 : Operation 549 [2/2] (1.29ns)   --->   "%W2_load_36 = load i8 %W2_addr_36" [cnn.cpp:93]   --->   Operation 549 'load' 'W2_load_36' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 168> <RAM>
ST_50 : Operation 550 [2/2] (1.29ns)   --->   "%W2_load_49 = load i8 %W2_addr_49" [cnn.cpp:93]   --->   Operation 550 'load' 'W2_load_49' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 168> <RAM>

State 51 <SV = 50> <Delay = 1.29>
ST_51 : Operation 551 [1/1] (0.00ns)   --->   "%kernel_addr_3 = getelementptr i16 %kernel, i64 0, i64 3"   --->   Operation 551 'getelementptr' 'kernel_addr_3' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 552 [1/1] (0.00ns)   --->   "%kernel_addr_4 = getelementptr i16 %kernel, i64 0, i64 4"   --->   Operation 552 'getelementptr' 'kernel_addr_4' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 553 [1/1] (0.00ns)   --->   "%W2_addr_62 = getelementptr i16 %W2, i64 0, i64 62" [cnn.cpp:93]   --->   Operation 553 'getelementptr' 'W2_addr_62' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 554 [1/1] (0.00ns)   --->   "%W2_addr_75 = getelementptr i16 %W2, i64 0, i64 75" [cnn.cpp:93]   --->   Operation 554 'getelementptr' 'W2_addr_75' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 555 [2/2] (0.00ns)   --->   "%call_ln0 = call void @cnn_Pipeline_VITIS_LOOP_21_225, i16 %local_input_61, i16 %local_input_62, i16 %local_input_63, i16 %local_input_64, i16 %local_input_65, i16 %local_input_66, i16 %local_input_67, i16 %local_input_68, i16 %local_input_69, i16 %local_input_70, i16 %local_input_71, i16 %local_input_72, i16 %local_input_73, i16 %local_input_74, i16 %local_input_75, i16 %local_input_76, i16 %local_input_77, i16 %local_input_78, i16 %local_input_79, i16 %local_input_80, i16 %local_input_81, i16 %local_input_82, i16 %local_input_83, i16 %local_input_84, i16 %local_input_85, i16 %local_input_86, i16 %local_input_87, i16 %local_input_88, i16 %input_r"   --->   Operation 555 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_51 : Operation 556 [1/2] (0.73ns)   --->   "%kernel_load_1 = load i5 %kernel_addr_1"   --->   Operation 556 'load' 'kernel_load_1' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 27> <RAM>
ST_51 : Operation 557 [1/2] (0.73ns)   --->   "%kernel_load_2 = load i5 %kernel_addr_2"   --->   Operation 557 'load' 'kernel_load_2' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 27> <RAM>
ST_51 : Operation 558 [2/2] (0.73ns)   --->   "%kernel_load_3 = load i5 %kernel_addr_3"   --->   Operation 558 'load' 'kernel_load_3' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 27> <RAM>
ST_51 : Operation 559 [2/2] (0.73ns)   --->   "%kernel_load_4 = load i5 %kernel_addr_4"   --->   Operation 559 'load' 'kernel_load_4' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 27> <RAM>
ST_51 : Operation 560 [1/2] (1.29ns)   --->   "%W2_load_36 = load i8 %W2_addr_36" [cnn.cpp:93]   --->   Operation 560 'load' 'W2_load_36' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 168> <RAM>
ST_51 : Operation 561 [1/2] (1.29ns)   --->   "%W2_load_49 = load i8 %W2_addr_49" [cnn.cpp:93]   --->   Operation 561 'load' 'W2_load_49' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 168> <RAM>
ST_51 : Operation 562 [2/2] (1.29ns)   --->   "%W2_load_62 = load i8 %W2_addr_62" [cnn.cpp:93]   --->   Operation 562 'load' 'W2_load_62' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 168> <RAM>
ST_51 : Operation 563 [2/2] (1.29ns)   --->   "%W2_load_75 = load i8 %W2_addr_75" [cnn.cpp:93]   --->   Operation 563 'load' 'W2_load_75' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 168> <RAM>

State 52 <SV = 51> <Delay = 1.29>
ST_52 : Operation 564 [1/1] (0.00ns)   --->   "%kernel_addr_5 = getelementptr i16 %kernel, i64 0, i64 5"   --->   Operation 564 'getelementptr' 'kernel_addr_5' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 565 [1/1] (0.00ns)   --->   "%kernel_addr_6 = getelementptr i16 %kernel, i64 0, i64 6"   --->   Operation 565 'getelementptr' 'kernel_addr_6' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 566 [1/1] (0.00ns)   --->   "%W2_addr_88 = getelementptr i16 %W2, i64 0, i64 88" [cnn.cpp:93]   --->   Operation 566 'getelementptr' 'W2_addr_88' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 567 [1/1] (0.00ns)   --->   "%W2_addr_101 = getelementptr i16 %W2, i64 0, i64 101" [cnn.cpp:93]   --->   Operation 567 'getelementptr' 'W2_addr_101' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 568 [1/2] (0.00ns)   --->   "%call_ln0 = call void @cnn_Pipeline_VITIS_LOOP_21_225, i16 %local_input_61, i16 %local_input_62, i16 %local_input_63, i16 %local_input_64, i16 %local_input_65, i16 %local_input_66, i16 %local_input_67, i16 %local_input_68, i16 %local_input_69, i16 %local_input_70, i16 %local_input_71, i16 %local_input_72, i16 %local_input_73, i16 %local_input_74, i16 %local_input_75, i16 %local_input_76, i16 %local_input_77, i16 %local_input_78, i16 %local_input_79, i16 %local_input_80, i16 %local_input_81, i16 %local_input_82, i16 %local_input_83, i16 %local_input_84, i16 %local_input_85, i16 %local_input_86, i16 %local_input_87, i16 %local_input_88, i16 %input_r"   --->   Operation 568 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_52 : Operation 569 [1/2] (0.73ns)   --->   "%kernel_load_3 = load i5 %kernel_addr_3"   --->   Operation 569 'load' 'kernel_load_3' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 27> <RAM>
ST_52 : Operation 570 [1/2] (0.73ns)   --->   "%kernel_load_4 = load i5 %kernel_addr_4"   --->   Operation 570 'load' 'kernel_load_4' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 27> <RAM>
ST_52 : Operation 571 [2/2] (0.73ns)   --->   "%kernel_load_5 = load i5 %kernel_addr_5"   --->   Operation 571 'load' 'kernel_load_5' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 27> <RAM>
ST_52 : Operation 572 [2/2] (0.73ns)   --->   "%kernel_load_6 = load i5 %kernel_addr_6"   --->   Operation 572 'load' 'kernel_load_6' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 27> <RAM>
ST_52 : Operation 573 [1/2] (1.29ns)   --->   "%W2_load_62 = load i8 %W2_addr_62" [cnn.cpp:93]   --->   Operation 573 'load' 'W2_load_62' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 168> <RAM>
ST_52 : Operation 574 [1/2] (1.29ns)   --->   "%W2_load_75 = load i8 %W2_addr_75" [cnn.cpp:93]   --->   Operation 574 'load' 'W2_load_75' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 168> <RAM>
ST_52 : Operation 575 [2/2] (1.29ns)   --->   "%W2_load_88 = load i8 %W2_addr_88" [cnn.cpp:93]   --->   Operation 575 'load' 'W2_load_88' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 168> <RAM>
ST_52 : Operation 576 [2/2] (1.29ns)   --->   "%W2_load_101 = load i8 %W2_addr_101" [cnn.cpp:93]   --->   Operation 576 'load' 'W2_load_101' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 168> <RAM>

State 53 <SV = 52> <Delay = 1.29>
ST_53 : Operation 577 [1/1] (0.00ns)   --->   "%kernel_addr_7 = getelementptr i16 %kernel, i64 0, i64 7"   --->   Operation 577 'getelementptr' 'kernel_addr_7' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 578 [1/1] (0.00ns)   --->   "%kernel_addr_8 = getelementptr i16 %kernel, i64 0, i64 8"   --->   Operation 578 'getelementptr' 'kernel_addr_8' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 579 [1/1] (0.00ns)   --->   "%W2_addr_114 = getelementptr i16 %W2, i64 0, i64 114" [cnn.cpp:93]   --->   Operation 579 'getelementptr' 'W2_addr_114' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 580 [1/1] (0.00ns)   --->   "%W2_addr_127 = getelementptr i16 %W2, i64 0, i64 127" [cnn.cpp:93]   --->   Operation 580 'getelementptr' 'W2_addr_127' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 581 [1/1] (0.00ns)   --->   "%W3_addr = getelementptr i16 %W3, i64 0, i64 0" [cnn.cpp:104]   --->   Operation 581 'getelementptr' 'W3_addr' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 582 [1/1] (0.00ns)   --->   "%W3_addr_12 = getelementptr i16 %W3, i64 0, i64 12" [cnn.cpp:104]   --->   Operation 582 'getelementptr' 'W3_addr_12' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 583 [2/2] (0.00ns)   --->   "%call_ln0 = call void @cnn_Pipeline_VITIS_LOOP_21_226, i16 %local_input_1, i16 %local_input_2, i16 %local_input_3, i16 %local_input_4, i16 %local_input_5, i16 %local_input_6, i16 %local_input_7, i16 %local_input_8, i16 %local_input_9, i16 %local_input_10, i16 %local_input_11, i16 %local_input_12, i16 %local_input_13, i16 %local_input_14, i16 %local_input_15, i16 %local_input_16, i16 %local_input_17, i16 %local_input_18, i16 %local_input_19, i16 %local_input_20, i16 %local_input_21, i16 %local_input_22, i16 %local_input_23, i16 %local_input_24, i16 %local_input_25, i16 %local_input_26, i16 %local_input_27, i16 %local_input_28, i16 %input_r"   --->   Operation 583 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_53 : Operation 584 [1/2] (0.73ns)   --->   "%kernel_load_5 = load i5 %kernel_addr_5"   --->   Operation 584 'load' 'kernel_load_5' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 27> <RAM>
ST_53 : Operation 585 [1/2] (0.73ns)   --->   "%kernel_load_6 = load i5 %kernel_addr_6"   --->   Operation 585 'load' 'kernel_load_6' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 27> <RAM>
ST_53 : Operation 586 [2/2] (0.73ns)   --->   "%kernel_load_7 = load i5 %kernel_addr_7"   --->   Operation 586 'load' 'kernel_load_7' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 27> <RAM>
ST_53 : Operation 587 [2/2] (0.73ns)   --->   "%kernel_load_8 = load i5 %kernel_addr_8"   --->   Operation 587 'load' 'kernel_load_8' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 27> <RAM>
ST_53 : Operation 588 [1/2] (1.29ns)   --->   "%W2_load_88 = load i8 %W2_addr_88" [cnn.cpp:93]   --->   Operation 588 'load' 'W2_load_88' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 168> <RAM>
ST_53 : Operation 589 [1/2] (1.29ns)   --->   "%W2_load_101 = load i8 %W2_addr_101" [cnn.cpp:93]   --->   Operation 589 'load' 'W2_load_101' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 168> <RAM>
ST_53 : Operation 590 [2/2] (1.29ns)   --->   "%W2_load_114 = load i8 %W2_addr_114" [cnn.cpp:93]   --->   Operation 590 'load' 'W2_load_114' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 168> <RAM>
ST_53 : Operation 591 [2/2] (1.29ns)   --->   "%W2_load_127 = load i8 %W2_addr_127" [cnn.cpp:93]   --->   Operation 591 'load' 'W2_load_127' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 168> <RAM>
ST_53 : Operation 592 [2/2] (1.29ns)   --->   "%W3_load = load i7 %W3_addr" [cnn.cpp:104]   --->   Operation 592 'load' 'W3_load' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 120> <RAM>
ST_53 : Operation 593 [2/2] (1.29ns)   --->   "%W3_load_12 = load i7 %W3_addr_12" [cnn.cpp:104]   --->   Operation 593 'load' 'W3_load_12' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 120> <RAM>

State 54 <SV = 53> <Delay = 1.29>
ST_54 : Operation 594 [1/1] (0.00ns)   --->   "%kernel_addr_9 = getelementptr i16 %kernel, i64 0, i64 9"   --->   Operation 594 'getelementptr' 'kernel_addr_9' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 595 [1/1] (0.00ns)   --->   "%kernel_addr_10 = getelementptr i16 %kernel, i64 0, i64 10"   --->   Operation 595 'getelementptr' 'kernel_addr_10' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 596 [1/1] (0.00ns)   --->   "%W2_addr_11 = getelementptr i16 %W2, i64 0, i64 11" [cnn.cpp:93]   --->   Operation 596 'getelementptr' 'W2_addr_11' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 597 [1/1] (0.00ns)   --->   "%W2_addr_140 = getelementptr i16 %W2, i64 0, i64 140" [cnn.cpp:93]   --->   Operation 597 'getelementptr' 'W2_addr_140' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 598 [1/1] (0.00ns)   --->   "%W3_addr_24 = getelementptr i16 %W3, i64 0, i64 24" [cnn.cpp:104]   --->   Operation 598 'getelementptr' 'W3_addr_24' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 599 [1/1] (0.00ns)   --->   "%W3_addr_36 = getelementptr i16 %W3, i64 0, i64 36" [cnn.cpp:104]   --->   Operation 599 'getelementptr' 'W3_addr_36' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 600 [1/2] (0.00ns)   --->   "%call_ln0 = call void @cnn_Pipeline_VITIS_LOOP_21_226, i16 %local_input_1, i16 %local_input_2, i16 %local_input_3, i16 %local_input_4, i16 %local_input_5, i16 %local_input_6, i16 %local_input_7, i16 %local_input_8, i16 %local_input_9, i16 %local_input_10, i16 %local_input_11, i16 %local_input_12, i16 %local_input_13, i16 %local_input_14, i16 %local_input_15, i16 %local_input_16, i16 %local_input_17, i16 %local_input_18, i16 %local_input_19, i16 %local_input_20, i16 %local_input_21, i16 %local_input_22, i16 %local_input_23, i16 %local_input_24, i16 %local_input_25, i16 %local_input_26, i16 %local_input_27, i16 %local_input_28, i16 %input_r"   --->   Operation 600 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_54 : Operation 601 [1/2] (0.73ns)   --->   "%kernel_load_7 = load i5 %kernel_addr_7"   --->   Operation 601 'load' 'kernel_load_7' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 27> <RAM>
ST_54 : Operation 602 [1/2] (0.73ns)   --->   "%kernel_load_8 = load i5 %kernel_addr_8"   --->   Operation 602 'load' 'kernel_load_8' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 27> <RAM>
ST_54 : Operation 603 [2/2] (0.73ns)   --->   "%kernel_load_9 = load i5 %kernel_addr_9"   --->   Operation 603 'load' 'kernel_load_9' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 27> <RAM>
ST_54 : Operation 604 [2/2] (0.73ns)   --->   "%kernel_load_10 = load i5 %kernel_addr_10"   --->   Operation 604 'load' 'kernel_load_10' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 27> <RAM>
ST_54 : Operation 605 [2/2] (1.29ns)   --->   "%W2_load_11 = load i8 %W2_addr_11" [cnn.cpp:93]   --->   Operation 605 'load' 'W2_load_11' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 168> <RAM>
ST_54 : Operation 606 [1/2] (1.29ns)   --->   "%W2_load_114 = load i8 %W2_addr_114" [cnn.cpp:93]   --->   Operation 606 'load' 'W2_load_114' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 168> <RAM>
ST_54 : Operation 607 [1/2] (1.29ns)   --->   "%W2_load_127 = load i8 %W2_addr_127" [cnn.cpp:93]   --->   Operation 607 'load' 'W2_load_127' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 168> <RAM>
ST_54 : Operation 608 [2/2] (1.29ns)   --->   "%W2_load_140 = load i8 %W2_addr_140" [cnn.cpp:93]   --->   Operation 608 'load' 'W2_load_140' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 168> <RAM>
ST_54 : Operation 609 [1/2] (1.29ns)   --->   "%W3_load = load i7 %W3_addr" [cnn.cpp:104]   --->   Operation 609 'load' 'W3_load' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 120> <RAM>
ST_54 : Operation 610 [1/2] (1.29ns)   --->   "%W3_load_12 = load i7 %W3_addr_12" [cnn.cpp:104]   --->   Operation 610 'load' 'W3_load_12' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 120> <RAM>
ST_54 : Operation 611 [2/2] (1.29ns)   --->   "%W3_load_24 = load i7 %W3_addr_24" [cnn.cpp:104]   --->   Operation 611 'load' 'W3_load_24' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 120> <RAM>
ST_54 : Operation 612 [2/2] (1.29ns)   --->   "%W3_load_36 = load i7 %W3_addr_36" [cnn.cpp:104]   --->   Operation 612 'load' 'W3_load_36' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 120> <RAM>

State 55 <SV = 54> <Delay = 1.29>
ST_55 : Operation 613 [1/1] (0.00ns)   --->   "%kernel_addr_11 = getelementptr i16 %kernel, i64 0, i64 11"   --->   Operation 613 'getelementptr' 'kernel_addr_11' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 614 [1/1] (0.00ns)   --->   "%kernel_addr_12 = getelementptr i16 %kernel, i64 0, i64 12"   --->   Operation 614 'getelementptr' 'kernel_addr_12' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 615 [1/1] (0.00ns)   --->   "%W2_addr_24 = getelementptr i16 %W2, i64 0, i64 24" [cnn.cpp:93]   --->   Operation 615 'getelementptr' 'W2_addr_24' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 616 [1/1] (0.00ns)   --->   "%W2_addr_37 = getelementptr i16 %W2, i64 0, i64 37" [cnn.cpp:93]   --->   Operation 616 'getelementptr' 'W2_addr_37' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 617 [1/1] (0.00ns)   --->   "%W3_addr_48 = getelementptr i16 %W3, i64 0, i64 48" [cnn.cpp:104]   --->   Operation 617 'getelementptr' 'W3_addr_48' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 618 [1/1] (0.00ns)   --->   "%W3_addr_60 = getelementptr i16 %W3, i64 0, i64 60" [cnn.cpp:104]   --->   Operation 618 'getelementptr' 'W3_addr_60' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 619 [2/2] (0.00ns)   --->   "%call_ln0 = call void @cnn_Pipeline_VITIS_LOOP_21_227, i16 %local_input_31, i16 %local_input_32, i16 %local_input_33, i16 %local_input_34, i16 %local_input_35, i16 %local_input_36, i16 %local_input_37, i16 %local_input_38, i16 %local_input_39, i16 %local_input_40, i16 %local_input_41, i16 %local_input_42, i16 %local_input_43, i16 %local_input_44, i16 %local_input_45, i16 %local_input_46, i16 %local_input_47, i16 %local_input_48, i16 %local_input_49, i16 %local_input_50, i16 %local_input_51, i16 %local_input_52, i16 %local_input_53, i16 %local_input_54, i16 %local_input_55, i16 %local_input_56, i16 %local_input_57, i16 %local_input_58, i16 %input_r"   --->   Operation 619 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_55 : Operation 620 [1/2] (0.73ns)   --->   "%kernel_load_9 = load i5 %kernel_addr_9"   --->   Operation 620 'load' 'kernel_load_9' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 27> <RAM>
ST_55 : Operation 621 [1/2] (0.73ns)   --->   "%kernel_load_10 = load i5 %kernel_addr_10"   --->   Operation 621 'load' 'kernel_load_10' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 27> <RAM>
ST_55 : Operation 622 [2/2] (0.73ns)   --->   "%kernel_load_11 = load i5 %kernel_addr_11"   --->   Operation 622 'load' 'kernel_load_11' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 27> <RAM>
ST_55 : Operation 623 [2/2] (0.73ns)   --->   "%kernel_load_12 = load i5 %kernel_addr_12"   --->   Operation 623 'load' 'kernel_load_12' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 27> <RAM>
ST_55 : Operation 624 [1/2] (1.29ns)   --->   "%W2_load_11 = load i8 %W2_addr_11" [cnn.cpp:93]   --->   Operation 624 'load' 'W2_load_11' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 168> <RAM>
ST_55 : Operation 625 [2/2] (1.29ns)   --->   "%W2_load_24 = load i8 %W2_addr_24" [cnn.cpp:93]   --->   Operation 625 'load' 'W2_load_24' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 168> <RAM>
ST_55 : Operation 626 [2/2] (1.29ns)   --->   "%W2_load_37 = load i8 %W2_addr_37" [cnn.cpp:93]   --->   Operation 626 'load' 'W2_load_37' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 168> <RAM>
ST_55 : Operation 627 [1/2] (1.29ns)   --->   "%W2_load_140 = load i8 %W2_addr_140" [cnn.cpp:93]   --->   Operation 627 'load' 'W2_load_140' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 168> <RAM>
ST_55 : Operation 628 [1/2] (1.29ns)   --->   "%W3_load_24 = load i7 %W3_addr_24" [cnn.cpp:104]   --->   Operation 628 'load' 'W3_load_24' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 120> <RAM>
ST_55 : Operation 629 [1/2] (1.29ns)   --->   "%W3_load_36 = load i7 %W3_addr_36" [cnn.cpp:104]   --->   Operation 629 'load' 'W3_load_36' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 120> <RAM>
ST_55 : Operation 630 [2/2] (1.29ns)   --->   "%W3_load_48 = load i7 %W3_addr_48" [cnn.cpp:104]   --->   Operation 630 'load' 'W3_load_48' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 120> <RAM>
ST_55 : Operation 631 [2/2] (1.29ns)   --->   "%W3_load_60 = load i7 %W3_addr_60" [cnn.cpp:104]   --->   Operation 631 'load' 'W3_load_60' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 120> <RAM>

State 56 <SV = 55> <Delay = 1.29>
ST_56 : Operation 632 [1/1] (0.00ns)   --->   "%kernel_addr_13 = getelementptr i16 %kernel, i64 0, i64 13"   --->   Operation 632 'getelementptr' 'kernel_addr_13' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 633 [1/1] (0.00ns)   --->   "%kernel_addr_14 = getelementptr i16 %kernel, i64 0, i64 14"   --->   Operation 633 'getelementptr' 'kernel_addr_14' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 634 [1/1] (0.00ns)   --->   "%W2_addr_50 = getelementptr i16 %W2, i64 0, i64 50" [cnn.cpp:93]   --->   Operation 634 'getelementptr' 'W2_addr_50' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 635 [1/1] (0.00ns)   --->   "%W2_addr_63 = getelementptr i16 %W2, i64 0, i64 63" [cnn.cpp:93]   --->   Operation 635 'getelementptr' 'W2_addr_63' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 636 [1/1] (0.00ns)   --->   "%W3_addr_72 = getelementptr i16 %W3, i64 0, i64 72" [cnn.cpp:104]   --->   Operation 636 'getelementptr' 'W3_addr_72' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 637 [1/1] (0.00ns)   --->   "%W3_addr_84 = getelementptr i16 %W3, i64 0, i64 84" [cnn.cpp:104]   --->   Operation 637 'getelementptr' 'W3_addr_84' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 638 [1/2] (0.00ns)   --->   "%call_ln0 = call void @cnn_Pipeline_VITIS_LOOP_21_227, i16 %local_input_31, i16 %local_input_32, i16 %local_input_33, i16 %local_input_34, i16 %local_input_35, i16 %local_input_36, i16 %local_input_37, i16 %local_input_38, i16 %local_input_39, i16 %local_input_40, i16 %local_input_41, i16 %local_input_42, i16 %local_input_43, i16 %local_input_44, i16 %local_input_45, i16 %local_input_46, i16 %local_input_47, i16 %local_input_48, i16 %local_input_49, i16 %local_input_50, i16 %local_input_51, i16 %local_input_52, i16 %local_input_53, i16 %local_input_54, i16 %local_input_55, i16 %local_input_56, i16 %local_input_57, i16 %local_input_58, i16 %input_r"   --->   Operation 638 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_56 : Operation 639 [1/2] (0.73ns)   --->   "%kernel_load_11 = load i5 %kernel_addr_11"   --->   Operation 639 'load' 'kernel_load_11' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 27> <RAM>
ST_56 : Operation 640 [1/2] (0.73ns)   --->   "%kernel_load_12 = load i5 %kernel_addr_12"   --->   Operation 640 'load' 'kernel_load_12' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 27> <RAM>
ST_56 : Operation 641 [2/2] (0.73ns)   --->   "%kernel_load_13 = load i5 %kernel_addr_13"   --->   Operation 641 'load' 'kernel_load_13' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 27> <RAM>
ST_56 : Operation 642 [2/2] (0.73ns)   --->   "%kernel_load_14 = load i5 %kernel_addr_14"   --->   Operation 642 'load' 'kernel_load_14' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 27> <RAM>
ST_56 : Operation 643 [1/2] (1.29ns)   --->   "%W2_load_24 = load i8 %W2_addr_24" [cnn.cpp:93]   --->   Operation 643 'load' 'W2_load_24' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 168> <RAM>
ST_56 : Operation 644 [1/2] (1.29ns)   --->   "%W2_load_37 = load i8 %W2_addr_37" [cnn.cpp:93]   --->   Operation 644 'load' 'W2_load_37' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 168> <RAM>
ST_56 : Operation 645 [2/2] (1.29ns)   --->   "%W2_load_50 = load i8 %W2_addr_50" [cnn.cpp:93]   --->   Operation 645 'load' 'W2_load_50' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 168> <RAM>
ST_56 : Operation 646 [2/2] (1.29ns)   --->   "%W2_load_63 = load i8 %W2_addr_63" [cnn.cpp:93]   --->   Operation 646 'load' 'W2_load_63' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 168> <RAM>
ST_56 : Operation 647 [1/2] (1.29ns)   --->   "%W3_load_48 = load i7 %W3_addr_48" [cnn.cpp:104]   --->   Operation 647 'load' 'W3_load_48' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 120> <RAM>
ST_56 : Operation 648 [1/2] (1.29ns)   --->   "%W3_load_60 = load i7 %W3_addr_60" [cnn.cpp:104]   --->   Operation 648 'load' 'W3_load_60' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 120> <RAM>
ST_56 : Operation 649 [2/2] (1.29ns)   --->   "%W3_load_72 = load i7 %W3_addr_72" [cnn.cpp:104]   --->   Operation 649 'load' 'W3_load_72' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 120> <RAM>
ST_56 : Operation 650 [2/2] (1.29ns)   --->   "%W3_load_84 = load i7 %W3_addr_84" [cnn.cpp:104]   --->   Operation 650 'load' 'W3_load_84' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 120> <RAM>

State 57 <SV = 56> <Delay = 1.29>
ST_57 : Operation 651 [1/1] (0.00ns)   --->   "%kernel_addr_15 = getelementptr i16 %kernel, i64 0, i64 15"   --->   Operation 651 'getelementptr' 'kernel_addr_15' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 652 [1/1] (0.00ns)   --->   "%kernel_addr_16 = getelementptr i16 %kernel, i64 0, i64 16"   --->   Operation 652 'getelementptr' 'kernel_addr_16' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 653 [1/1] (0.00ns)   --->   "%W2_addr_76 = getelementptr i16 %W2, i64 0, i64 76" [cnn.cpp:93]   --->   Operation 653 'getelementptr' 'W2_addr_76' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 654 [1/1] (0.00ns)   --->   "%W2_addr_89 = getelementptr i16 %W2, i64 0, i64 89" [cnn.cpp:93]   --->   Operation 654 'getelementptr' 'W2_addr_89' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 655 [1/1] (0.00ns)   --->   "%W3_addr_96 = getelementptr i16 %W3, i64 0, i64 96" [cnn.cpp:104]   --->   Operation 655 'getelementptr' 'W3_addr_96' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 656 [1/1] (0.00ns)   --->   "%W3_addr_108 = getelementptr i16 %W3, i64 0, i64 108" [cnn.cpp:104]   --->   Operation 656 'getelementptr' 'W3_addr_108' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 657 [2/2] (0.00ns)   --->   "%call_ln0 = call void @cnn_Pipeline_VITIS_LOOP_28_3, i1 %local_input_89, i16 %local_input_88, i16 %local_input_87, i16 %local_input_86, i16 %local_input_85, i16 %local_input_84, i16 %local_input_83, i16 %local_input_82, i16 %local_input_81, i16 %local_input_80, i16 %local_input_79, i16 %local_input_78, i16 %local_input_77, i16 %local_input_76, i16 %local_input_75, i16 %local_input_74, i16 %local_input_73, i16 %local_input_72, i16 %local_input_71, i16 %local_input_70, i16 %local_input_69, i16 %local_input_68, i16 %local_input_67, i16 %local_input_66, i16 %local_input_65, i16 %local_input_64, i16 %local_input_63, i16 %local_input_62, i16 %local_input_61, i1 %local_input_60, i1 %local_input_59, i16 %local_input_58, i16 %local_input_57, i16 %local_input_56, i16 %local_input_55, i16 %local_input_54, i16 %local_input_53, i16 %local_input_52, i16 %local_input_51, i16 %local_input_50, i16 %local_input_49, i16 %local_input_48, i16 %local_input_47, i16 %local_input_46, i16 %local_input_45, i16 %local_input_44, i16 %local_input_43, i16 %local_input_42, i16 %local_input_41, i16 %local_input_40, i16 %local_input_39, i16 %local_input_38, i16 %local_input_37, i16 %local_input_36, i16 %local_input_35, i16 %local_input_34, i16 %local_input_33, i16 %local_input_32, i16 %local_input_31, i1 %local_input_30, i1 %local_input_29, i16 %local_input_28, i16 %local_input_27, i16 %local_input_26, i16 %local_input_25, i16 %local_input_24, i16 %local_input_23, i16 %local_input_22, i16 %local_input_21, i16 %local_input_20, i16 %local_input_19, i16 %local_input_18, i16 %local_input_17, i16 %local_input_16, i16 %local_input_15, i16 %local_input_14, i16 %local_input_13, i16 %local_input_12, i16 %local_input_11, i16 %local_input_10, i16 %local_input_9, i16 %local_input_8, i16 %local_input_7, i16 %local_input_6, i16 %local_input_5, i16 %local_input_4, i16 %local_input_3, i16 %local_input_2, i16 %local_input_1, i1 %local_input"   --->   Operation 657 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_57 : Operation 658 [1/2] (0.73ns)   --->   "%kernel_load_13 = load i5 %kernel_addr_13"   --->   Operation 658 'load' 'kernel_load_13' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 27> <RAM>
ST_57 : Operation 659 [1/2] (0.73ns)   --->   "%kernel_load_14 = load i5 %kernel_addr_14"   --->   Operation 659 'load' 'kernel_load_14' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 27> <RAM>
ST_57 : Operation 660 [2/2] (0.73ns)   --->   "%kernel_load_15 = load i5 %kernel_addr_15"   --->   Operation 660 'load' 'kernel_load_15' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 27> <RAM>
ST_57 : Operation 661 [2/2] (0.73ns)   --->   "%kernel_load_16 = load i5 %kernel_addr_16"   --->   Operation 661 'load' 'kernel_load_16' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 27> <RAM>
ST_57 : Operation 662 [1/2] (1.29ns)   --->   "%W2_load_50 = load i8 %W2_addr_50" [cnn.cpp:93]   --->   Operation 662 'load' 'W2_load_50' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 168> <RAM>
ST_57 : Operation 663 [1/2] (1.29ns)   --->   "%W2_load_63 = load i8 %W2_addr_63" [cnn.cpp:93]   --->   Operation 663 'load' 'W2_load_63' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 168> <RAM>
ST_57 : Operation 664 [2/2] (1.29ns)   --->   "%W2_load_76 = load i8 %W2_addr_76" [cnn.cpp:93]   --->   Operation 664 'load' 'W2_load_76' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 168> <RAM>
ST_57 : Operation 665 [2/2] (1.29ns)   --->   "%W2_load_89 = load i8 %W2_addr_89" [cnn.cpp:93]   --->   Operation 665 'load' 'W2_load_89' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 168> <RAM>
ST_57 : Operation 666 [1/2] (1.29ns)   --->   "%W3_load_72 = load i7 %W3_addr_72" [cnn.cpp:104]   --->   Operation 666 'load' 'W3_load_72' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 120> <RAM>
ST_57 : Operation 667 [1/2] (1.29ns)   --->   "%W3_load_84 = load i7 %W3_addr_84" [cnn.cpp:104]   --->   Operation 667 'load' 'W3_load_84' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 120> <RAM>
ST_57 : Operation 668 [2/2] (1.29ns)   --->   "%W3_load_96 = load i7 %W3_addr_96" [cnn.cpp:104]   --->   Operation 668 'load' 'W3_load_96' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 120> <RAM>
ST_57 : Operation 669 [2/2] (1.29ns)   --->   "%W3_load_108 = load i7 %W3_addr_108" [cnn.cpp:104]   --->   Operation 669 'load' 'W3_load_108' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 120> <RAM>

State 58 <SV = 57> <Delay = 1.29>
ST_58 : Operation 670 [1/1] (0.00ns)   --->   "%kernel_addr_17 = getelementptr i16 %kernel, i64 0, i64 17"   --->   Operation 670 'getelementptr' 'kernel_addr_17' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 671 [1/1] (0.00ns)   --->   "%kernel_addr_18 = getelementptr i16 %kernel, i64 0, i64 18"   --->   Operation 671 'getelementptr' 'kernel_addr_18' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 672 [1/1] (0.00ns)   --->   "%W2_addr_102 = getelementptr i16 %W2, i64 0, i64 102" [cnn.cpp:93]   --->   Operation 672 'getelementptr' 'W2_addr_102' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 673 [1/1] (0.00ns)   --->   "%W2_addr_115 = getelementptr i16 %W2, i64 0, i64 115" [cnn.cpp:93]   --->   Operation 673 'getelementptr' 'W2_addr_115' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 674 [1/1] (0.00ns)   --->   "%W3_addr_1 = getelementptr i16 %W3, i64 0, i64 1" [cnn.cpp:104]   --->   Operation 674 'getelementptr' 'W3_addr_1' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 675 [1/1] (0.00ns)   --->   "%W3_addr_13 = getelementptr i16 %W3, i64 0, i64 13" [cnn.cpp:104]   --->   Operation 675 'getelementptr' 'W3_addr_13' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 676 [1/2] (0.00ns)   --->   "%call_ln0 = call void @cnn_Pipeline_VITIS_LOOP_28_3, i1 %local_input_89, i16 %local_input_88, i16 %local_input_87, i16 %local_input_86, i16 %local_input_85, i16 %local_input_84, i16 %local_input_83, i16 %local_input_82, i16 %local_input_81, i16 %local_input_80, i16 %local_input_79, i16 %local_input_78, i16 %local_input_77, i16 %local_input_76, i16 %local_input_75, i16 %local_input_74, i16 %local_input_73, i16 %local_input_72, i16 %local_input_71, i16 %local_input_70, i16 %local_input_69, i16 %local_input_68, i16 %local_input_67, i16 %local_input_66, i16 %local_input_65, i16 %local_input_64, i16 %local_input_63, i16 %local_input_62, i16 %local_input_61, i1 %local_input_60, i1 %local_input_59, i16 %local_input_58, i16 %local_input_57, i16 %local_input_56, i16 %local_input_55, i16 %local_input_54, i16 %local_input_53, i16 %local_input_52, i16 %local_input_51, i16 %local_input_50, i16 %local_input_49, i16 %local_input_48, i16 %local_input_47, i16 %local_input_46, i16 %local_input_45, i16 %local_input_44, i16 %local_input_43, i16 %local_input_42, i16 %local_input_41, i16 %local_input_40, i16 %local_input_39, i16 %local_input_38, i16 %local_input_37, i16 %local_input_36, i16 %local_input_35, i16 %local_input_34, i16 %local_input_33, i16 %local_input_32, i16 %local_input_31, i1 %local_input_30, i1 %local_input_29, i16 %local_input_28, i16 %local_input_27, i16 %local_input_26, i16 %local_input_25, i16 %local_input_24, i16 %local_input_23, i16 %local_input_22, i16 %local_input_21, i16 %local_input_20, i16 %local_input_19, i16 %local_input_18, i16 %local_input_17, i16 %local_input_16, i16 %local_input_15, i16 %local_input_14, i16 %local_input_13, i16 %local_input_12, i16 %local_input_11, i16 %local_input_10, i16 %local_input_9, i16 %local_input_8, i16 %local_input_7, i16 %local_input_6, i16 %local_input_5, i16 %local_input_4, i16 %local_input_3, i16 %local_input_2, i16 %local_input_1, i1 %local_input"   --->   Operation 676 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_58 : Operation 677 [1/1] (0.00ns)   --->   "%bias_addr = getelementptr i16 %bias, i64 0, i64 0" [cnn.cpp:48]   --->   Operation 677 'getelementptr' 'bias_addr' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 678 [2/2] (0.73ns)   --->   "%bias_load = load i2 %bias_addr" [cnn.cpp:48]   --->   Operation 678 'load' 'bias_load' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 3> <RAM>
ST_58 : Operation 679 [1/2] (0.73ns)   --->   "%kernel_load_15 = load i5 %kernel_addr_15"   --->   Operation 679 'load' 'kernel_load_15' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 27> <RAM>
ST_58 : Operation 680 [1/2] (0.73ns)   --->   "%kernel_load_16 = load i5 %kernel_addr_16"   --->   Operation 680 'load' 'kernel_load_16' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 27> <RAM>
ST_58 : Operation 681 [2/2] (0.73ns)   --->   "%kernel_load_17 = load i5 %kernel_addr_17"   --->   Operation 681 'load' 'kernel_load_17' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 27> <RAM>
ST_58 : Operation 682 [2/2] (0.73ns)   --->   "%kernel_load_18 = load i5 %kernel_addr_18"   --->   Operation 682 'load' 'kernel_load_18' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 27> <RAM>
ST_58 : Operation 683 [1/2] (1.29ns)   --->   "%W2_load_76 = load i8 %W2_addr_76" [cnn.cpp:93]   --->   Operation 683 'load' 'W2_load_76' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 168> <RAM>
ST_58 : Operation 684 [1/2] (1.29ns)   --->   "%W2_load_89 = load i8 %W2_addr_89" [cnn.cpp:93]   --->   Operation 684 'load' 'W2_load_89' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 168> <RAM>
ST_58 : Operation 685 [2/2] (1.29ns)   --->   "%W2_load_102 = load i8 %W2_addr_102" [cnn.cpp:93]   --->   Operation 685 'load' 'W2_load_102' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 168> <RAM>
ST_58 : Operation 686 [2/2] (1.29ns)   --->   "%W2_load_115 = load i8 %W2_addr_115" [cnn.cpp:93]   --->   Operation 686 'load' 'W2_load_115' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 168> <RAM>
ST_58 : Operation 687 [2/2] (1.29ns)   --->   "%W3_load_1 = load i7 %W3_addr_1" [cnn.cpp:104]   --->   Operation 687 'load' 'W3_load_1' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 120> <RAM>
ST_58 : Operation 688 [2/2] (1.29ns)   --->   "%W3_load_13 = load i7 %W3_addr_13" [cnn.cpp:104]   --->   Operation 688 'load' 'W3_load_13' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 120> <RAM>
ST_58 : Operation 689 [1/2] (1.29ns)   --->   "%W3_load_96 = load i7 %W3_addr_96" [cnn.cpp:104]   --->   Operation 689 'load' 'W3_load_96' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 120> <RAM>
ST_58 : Operation 690 [1/2] (1.29ns)   --->   "%W3_load_108 = load i7 %W3_addr_108" [cnn.cpp:104]   --->   Operation 690 'load' 'W3_load_108' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 120> <RAM>

State 59 <SV = 58> <Delay = 1.29>
ST_59 : Operation 691 [1/1] (0.00ns)   --->   "%kernel_addr_19 = getelementptr i16 %kernel, i64 0, i64 19"   --->   Operation 691 'getelementptr' 'kernel_addr_19' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 692 [1/1] (0.00ns)   --->   "%kernel_addr_20 = getelementptr i16 %kernel, i64 0, i64 20"   --->   Operation 692 'getelementptr' 'kernel_addr_20' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 693 [1/1] (0.00ns)   --->   "%W2_addr_128 = getelementptr i16 %W2, i64 0, i64 128" [cnn.cpp:93]   --->   Operation 693 'getelementptr' 'W2_addr_128' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 694 [1/1] (0.00ns)   --->   "%W2_addr_141 = getelementptr i16 %W2, i64 0, i64 141" [cnn.cpp:93]   --->   Operation 694 'getelementptr' 'W2_addr_141' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 695 [1/1] (0.00ns)   --->   "%W3_addr_25 = getelementptr i16 %W3, i64 0, i64 25" [cnn.cpp:104]   --->   Operation 695 'getelementptr' 'W3_addr_25' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 696 [1/1] (0.00ns)   --->   "%W3_addr_37 = getelementptr i16 %W3, i64 0, i64 37" [cnn.cpp:104]   --->   Operation 696 'getelementptr' 'W3_addr_37' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 697 [1/2] (0.73ns)   --->   "%bias_load = load i2 %bias_addr" [cnn.cpp:48]   --->   Operation 697 'load' 'bias_load' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 3> <RAM>
ST_59 : Operation 698 [1/1] (0.00ns)   --->   "%shl_i_i28_i_i = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %bias_load, i6 0" [cnn.cpp:48]   --->   Operation 698 'bitconcatenate' 'shl_i_i28_i_i' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 699 [2/2] (0.00ns)   --->   "%call_ln48 = call void @cnn_Pipeline_VITIS_LOOP_45_6_VITIS_LOOP_47_7, i1 %local_input, i16 %local_input_1, i16 %local_input_2, i16 %local_input_3, i16 %local_input_4, i16 %local_input_5, i16 %local_input_6, i16 %local_input_7, i16 %local_input_8, i16 %local_input_9, i16 %local_input_10, i16 %local_input_11, i16 %local_input_12, i16 %local_input_13, i16 %local_input_14, i16 %local_input_15, i16 %local_input_16, i16 %local_input_17, i16 %local_input_18, i16 %local_input_19, i16 %local_input_20, i16 %local_input_21, i16 %local_input_22, i16 %local_input_23, i16 %local_input_24, i16 %local_input_25, i16 %local_input_26, i16 %local_input_27, i16 %local_input_28, i1 %local_input_29, i1 %local_input_30, i16 %local_input_31, i16 %local_input_32, i16 %local_input_33, i16 %local_input_34, i16 %local_input_35, i16 %local_input_36, i16 %local_input_37, i16 %local_input_38, i16 %local_input_39, i16 %local_input_40, i16 %local_input_41, i16 %local_input_42, i16 %local_input_43, i16 %local_input_44, i16 %local_input_45, i16 %local_input_46, i16 %local_input_47, i16 %local_input_48, i16 %local_input_49, i16 %local_input_50, i16 %local_input_51, i16 %local_input_52, i16 %local_input_53, i16 %local_input_54, i16 %local_input_55, i16 %local_input_56, i16 %local_input_57, i16 %local_input_58, i1 %local_input_59, i1 %local_input_60, i16 %local_input_61, i16 %local_input_62, i16 %local_input_63, i16 %local_input_64, i16 %local_input_65, i16 %local_input_66, i16 %local_input_67, i16 %local_input_68, i16 %local_input_69, i16 %local_input_70, i16 %local_input_71, i16 %local_input_72, i16 %local_input_73, i16 %local_input_74, i16 %local_input_75, i16 %local_input_76, i16 %local_input_77, i16 %local_input_78, i16 %local_input_79, i16 %local_input_80, i16 %local_input_81, i16 %local_input_82, i16 %local_input_83, i16 %local_input_84, i16 %local_input_85, i16 %local_input_86, i16 %local_input_87, i16 %local_input_88, i1 %local_input_89, i15 %output_conv_0, i15 %output_conv_0_1, i15 %output_conv_0_2, i15 %output_conv_0_3, i15 %output_conv_0_4, i15 %output_conv_0_5, i15 %output_conv_0_6, i15 %output_conv_0_7, i15 %output_conv_0_8, i15 %output_conv_0_9, i15 %output_conv_0_10, i15 %output_conv_0_11, i15 %output_conv_0_12, i15 %output_conv_0_13, i15 %output_conv_0_14, i15 %output_conv_0_15, i15 %output_conv_0_16, i15 %output_conv_0_17, i15 %output_conv_0_18, i15 %output_conv_0_19, i15 %output_conv_0_20, i15 %output_conv_0_21, i15 %output_conv_0_22, i15 %output_conv_0_23, i15 %output_conv_0_24, i15 %output_conv_0_25, i15 %output_conv_0_26, i15 %output_conv_0_27, i16 %kernel_load, i22 %shl_i_i28_i_i, i16 %kernel_load_1, i16 %kernel_load_2, i16 %kernel_load_3, i16 %kernel_load_4, i16 %kernel_load_5, i16 %kernel_load_6, i16 %kernel_load_7, i16 %kernel_load_8" [cnn.cpp:48]   --->   Operation 699 'call' 'call_ln48' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_59 : Operation 700 [1/2] (0.73ns)   --->   "%kernel_load_17 = load i5 %kernel_addr_17"   --->   Operation 700 'load' 'kernel_load_17' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 27> <RAM>
ST_59 : Operation 701 [1/2] (0.73ns)   --->   "%kernel_load_18 = load i5 %kernel_addr_18"   --->   Operation 701 'load' 'kernel_load_18' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 27> <RAM>
ST_59 : Operation 702 [2/2] (0.73ns)   --->   "%kernel_load_19 = load i5 %kernel_addr_19"   --->   Operation 702 'load' 'kernel_load_19' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 27> <RAM>
ST_59 : Operation 703 [2/2] (0.73ns)   --->   "%kernel_load_20 = load i5 %kernel_addr_20"   --->   Operation 703 'load' 'kernel_load_20' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 27> <RAM>
ST_59 : Operation 704 [1/2] (1.29ns)   --->   "%W2_load_102 = load i8 %W2_addr_102" [cnn.cpp:93]   --->   Operation 704 'load' 'W2_load_102' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 168> <RAM>
ST_59 : Operation 705 [1/2] (1.29ns)   --->   "%W2_load_115 = load i8 %W2_addr_115" [cnn.cpp:93]   --->   Operation 705 'load' 'W2_load_115' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 168> <RAM>
ST_59 : Operation 706 [2/2] (1.29ns)   --->   "%W2_load_128 = load i8 %W2_addr_128" [cnn.cpp:93]   --->   Operation 706 'load' 'W2_load_128' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 168> <RAM>
ST_59 : Operation 707 [2/2] (1.29ns)   --->   "%W2_load_141 = load i8 %W2_addr_141" [cnn.cpp:93]   --->   Operation 707 'load' 'W2_load_141' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 168> <RAM>
ST_59 : Operation 708 [1/2] (1.29ns)   --->   "%W3_load_1 = load i7 %W3_addr_1" [cnn.cpp:104]   --->   Operation 708 'load' 'W3_load_1' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 120> <RAM>
ST_59 : Operation 709 [1/2] (1.29ns)   --->   "%W3_load_13 = load i7 %W3_addr_13" [cnn.cpp:104]   --->   Operation 709 'load' 'W3_load_13' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 120> <RAM>
ST_59 : Operation 710 [2/2] (1.29ns)   --->   "%W3_load_25 = load i7 %W3_addr_25" [cnn.cpp:104]   --->   Operation 710 'load' 'W3_load_25' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 120> <RAM>
ST_59 : Operation 711 [2/2] (1.29ns)   --->   "%W3_load_37 = load i7 %W3_addr_37" [cnn.cpp:104]   --->   Operation 711 'load' 'W3_load_37' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 120> <RAM>

State 60 <SV = 59> <Delay = 1.29>
ST_60 : Operation 712 [1/1] (0.00ns)   --->   "%kernel_addr_21 = getelementptr i16 %kernel, i64 0, i64 21"   --->   Operation 712 'getelementptr' 'kernel_addr_21' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 713 [1/1] (0.00ns)   --->   "%kernel_addr_22 = getelementptr i16 %kernel, i64 0, i64 22"   --->   Operation 713 'getelementptr' 'kernel_addr_22' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 714 [1/1] (0.00ns)   --->   "%W2_addr_12 = getelementptr i16 %W2, i64 0, i64 12" [cnn.cpp:93]   --->   Operation 714 'getelementptr' 'W2_addr_12' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 715 [1/1] (0.00ns)   --->   "%W2_addr_154 = getelementptr i16 %W2, i64 0, i64 154" [cnn.cpp:93]   --->   Operation 715 'getelementptr' 'W2_addr_154' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 716 [1/1] (0.00ns)   --->   "%W3_addr_49 = getelementptr i16 %W3, i64 0, i64 49" [cnn.cpp:104]   --->   Operation 716 'getelementptr' 'W3_addr_49' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 717 [1/1] (0.00ns)   --->   "%W3_addr_61 = getelementptr i16 %W3, i64 0, i64 61" [cnn.cpp:104]   --->   Operation 717 'getelementptr' 'W3_addr_61' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 718 [1/2] (0.00ns)   --->   "%call_ln48 = call void @cnn_Pipeline_VITIS_LOOP_45_6_VITIS_LOOP_47_7, i1 %local_input, i16 %local_input_1, i16 %local_input_2, i16 %local_input_3, i16 %local_input_4, i16 %local_input_5, i16 %local_input_6, i16 %local_input_7, i16 %local_input_8, i16 %local_input_9, i16 %local_input_10, i16 %local_input_11, i16 %local_input_12, i16 %local_input_13, i16 %local_input_14, i16 %local_input_15, i16 %local_input_16, i16 %local_input_17, i16 %local_input_18, i16 %local_input_19, i16 %local_input_20, i16 %local_input_21, i16 %local_input_22, i16 %local_input_23, i16 %local_input_24, i16 %local_input_25, i16 %local_input_26, i16 %local_input_27, i16 %local_input_28, i1 %local_input_29, i1 %local_input_30, i16 %local_input_31, i16 %local_input_32, i16 %local_input_33, i16 %local_input_34, i16 %local_input_35, i16 %local_input_36, i16 %local_input_37, i16 %local_input_38, i16 %local_input_39, i16 %local_input_40, i16 %local_input_41, i16 %local_input_42, i16 %local_input_43, i16 %local_input_44, i16 %local_input_45, i16 %local_input_46, i16 %local_input_47, i16 %local_input_48, i16 %local_input_49, i16 %local_input_50, i16 %local_input_51, i16 %local_input_52, i16 %local_input_53, i16 %local_input_54, i16 %local_input_55, i16 %local_input_56, i16 %local_input_57, i16 %local_input_58, i1 %local_input_59, i1 %local_input_60, i16 %local_input_61, i16 %local_input_62, i16 %local_input_63, i16 %local_input_64, i16 %local_input_65, i16 %local_input_66, i16 %local_input_67, i16 %local_input_68, i16 %local_input_69, i16 %local_input_70, i16 %local_input_71, i16 %local_input_72, i16 %local_input_73, i16 %local_input_74, i16 %local_input_75, i16 %local_input_76, i16 %local_input_77, i16 %local_input_78, i16 %local_input_79, i16 %local_input_80, i16 %local_input_81, i16 %local_input_82, i16 %local_input_83, i16 %local_input_84, i16 %local_input_85, i16 %local_input_86, i16 %local_input_87, i16 %local_input_88, i1 %local_input_89, i15 %output_conv_0, i15 %output_conv_0_1, i15 %output_conv_0_2, i15 %output_conv_0_3, i15 %output_conv_0_4, i15 %output_conv_0_5, i15 %output_conv_0_6, i15 %output_conv_0_7, i15 %output_conv_0_8, i15 %output_conv_0_9, i15 %output_conv_0_10, i15 %output_conv_0_11, i15 %output_conv_0_12, i15 %output_conv_0_13, i15 %output_conv_0_14, i15 %output_conv_0_15, i15 %output_conv_0_16, i15 %output_conv_0_17, i15 %output_conv_0_18, i15 %output_conv_0_19, i15 %output_conv_0_20, i15 %output_conv_0_21, i15 %output_conv_0_22, i15 %output_conv_0_23, i15 %output_conv_0_24, i15 %output_conv_0_25, i15 %output_conv_0_26, i15 %output_conv_0_27, i16 %kernel_load, i22 %shl_i_i28_i_i, i16 %kernel_load_1, i16 %kernel_load_2, i16 %kernel_load_3, i16 %kernel_load_4, i16 %kernel_load_5, i16 %kernel_load_6, i16 %kernel_load_7, i16 %kernel_load_8" [cnn.cpp:48]   --->   Operation 718 'call' 'call_ln48' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_60 : Operation 719 [1/1] (0.00ns)   --->   "%bias_addr_1 = getelementptr i16 %bias, i64 0, i64 1" [cnn.cpp:48]   --->   Operation 719 'getelementptr' 'bias_addr_1' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 720 [2/2] (0.73ns)   --->   "%bias_load_1 = load i2 %bias_addr_1" [cnn.cpp:48]   --->   Operation 720 'load' 'bias_load_1' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 3> <RAM>
ST_60 : Operation 721 [1/2] (0.73ns)   --->   "%kernel_load_19 = load i5 %kernel_addr_19"   --->   Operation 721 'load' 'kernel_load_19' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 27> <RAM>
ST_60 : Operation 722 [1/2] (0.73ns)   --->   "%kernel_load_20 = load i5 %kernel_addr_20"   --->   Operation 722 'load' 'kernel_load_20' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 27> <RAM>
ST_60 : Operation 723 [2/2] (0.73ns)   --->   "%kernel_load_21 = load i5 %kernel_addr_21"   --->   Operation 723 'load' 'kernel_load_21' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 27> <RAM>
ST_60 : Operation 724 [2/2] (0.73ns)   --->   "%kernel_load_22 = load i5 %kernel_addr_22"   --->   Operation 724 'load' 'kernel_load_22' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 27> <RAM>
ST_60 : Operation 725 [2/2] (1.29ns)   --->   "%W2_load_12 = load i8 %W2_addr_12" [cnn.cpp:93]   --->   Operation 725 'load' 'W2_load_12' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 168> <RAM>
ST_60 : Operation 726 [1/2] (1.29ns)   --->   "%W2_load_128 = load i8 %W2_addr_128" [cnn.cpp:93]   --->   Operation 726 'load' 'W2_load_128' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 168> <RAM>
ST_60 : Operation 727 [1/2] (1.29ns)   --->   "%W2_load_141 = load i8 %W2_addr_141" [cnn.cpp:93]   --->   Operation 727 'load' 'W2_load_141' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 168> <RAM>
ST_60 : Operation 728 [2/2] (1.29ns)   --->   "%W2_load_154 = load i8 %W2_addr_154" [cnn.cpp:93]   --->   Operation 728 'load' 'W2_load_154' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 168> <RAM>
ST_60 : Operation 729 [1/2] (1.29ns)   --->   "%W3_load_25 = load i7 %W3_addr_25" [cnn.cpp:104]   --->   Operation 729 'load' 'W3_load_25' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 120> <RAM>
ST_60 : Operation 730 [1/2] (1.29ns)   --->   "%W3_load_37 = load i7 %W3_addr_37" [cnn.cpp:104]   --->   Operation 730 'load' 'W3_load_37' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 120> <RAM>
ST_60 : Operation 731 [2/2] (1.29ns)   --->   "%W3_load_49 = load i7 %W3_addr_49" [cnn.cpp:104]   --->   Operation 731 'load' 'W3_load_49' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 120> <RAM>
ST_60 : Operation 732 [2/2] (1.29ns)   --->   "%W3_load_61 = load i7 %W3_addr_61" [cnn.cpp:104]   --->   Operation 732 'load' 'W3_load_61' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 120> <RAM>

State 61 <SV = 60> <Delay = 1.29>
ST_61 : Operation 733 [1/1] (0.00ns)   --->   "%kernel_addr_23 = getelementptr i16 %kernel, i64 0, i64 23"   --->   Operation 733 'getelementptr' 'kernel_addr_23' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 734 [1/1] (0.00ns)   --->   "%kernel_addr_24 = getelementptr i16 %kernel, i64 0, i64 24"   --->   Operation 734 'getelementptr' 'kernel_addr_24' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 735 [1/1] (0.00ns)   --->   "%W2_addr_25 = getelementptr i16 %W2, i64 0, i64 25" [cnn.cpp:93]   --->   Operation 735 'getelementptr' 'W2_addr_25' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 736 [1/1] (0.00ns)   --->   "%W2_addr_38 = getelementptr i16 %W2, i64 0, i64 38" [cnn.cpp:93]   --->   Operation 736 'getelementptr' 'W2_addr_38' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 737 [1/1] (0.00ns)   --->   "%W3_addr_73 = getelementptr i16 %W3, i64 0, i64 73" [cnn.cpp:104]   --->   Operation 737 'getelementptr' 'W3_addr_73' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 738 [1/1] (0.00ns)   --->   "%W3_addr_85 = getelementptr i16 %W3, i64 0, i64 85" [cnn.cpp:104]   --->   Operation 738 'getelementptr' 'W3_addr_85' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 739 [1/2] (0.73ns)   --->   "%bias_load_1 = load i2 %bias_addr_1" [cnn.cpp:48]   --->   Operation 739 'load' 'bias_load_1' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 3> <RAM>
ST_61 : Operation 740 [1/1] (0.00ns)   --->   "%shl_i_i28_i_i375_1 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %bias_load_1, i6 0" [cnn.cpp:48]   --->   Operation 740 'bitconcatenate' 'shl_i_i28_i_i375_1' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 741 [2/2] (0.00ns)   --->   "%call_ln48 = call void @cnn_Pipeline_VITIS_LOOP_45_6_VITIS_LOOP_47_728, i1 %local_input, i16 %local_input_1, i16 %local_input_2, i16 %local_input_3, i16 %local_input_4, i16 %local_input_5, i16 %local_input_6, i16 %local_input_7, i16 %local_input_8, i16 %local_input_9, i16 %local_input_10, i16 %local_input_11, i16 %local_input_12, i16 %local_input_13, i16 %local_input_14, i16 %local_input_15, i16 %local_input_16, i16 %local_input_17, i16 %local_input_18, i16 %local_input_19, i16 %local_input_20, i16 %local_input_21, i16 %local_input_22, i16 %local_input_23, i16 %local_input_24, i16 %local_input_25, i16 %local_input_26, i16 %local_input_27, i16 %local_input_28, i1 %local_input_29, i1 %local_input_30, i16 %local_input_31, i16 %local_input_32, i16 %local_input_33, i16 %local_input_34, i16 %local_input_35, i16 %local_input_36, i16 %local_input_37, i16 %local_input_38, i16 %local_input_39, i16 %local_input_40, i16 %local_input_41, i16 %local_input_42, i16 %local_input_43, i16 %local_input_44, i16 %local_input_45, i16 %local_input_46, i16 %local_input_47, i16 %local_input_48, i16 %local_input_49, i16 %local_input_50, i16 %local_input_51, i16 %local_input_52, i16 %local_input_53, i16 %local_input_54, i16 %local_input_55, i16 %local_input_56, i16 %local_input_57, i16 %local_input_58, i1 %local_input_59, i1 %local_input_60, i16 %local_input_61, i16 %local_input_62, i16 %local_input_63, i16 %local_input_64, i16 %local_input_65, i16 %local_input_66, i16 %local_input_67, i16 %local_input_68, i16 %local_input_69, i16 %local_input_70, i16 %local_input_71, i16 %local_input_72, i16 %local_input_73, i16 %local_input_74, i16 %local_input_75, i16 %local_input_76, i16 %local_input_77, i16 %local_input_78, i16 %local_input_79, i16 %local_input_80, i16 %local_input_81, i16 %local_input_82, i16 %local_input_83, i16 %local_input_84, i16 %local_input_85, i16 %local_input_86, i16 %local_input_87, i16 %local_input_88, i1 %local_input_89, i15 %output_conv_1, i15 %output_conv_1_1, i15 %output_conv_1_2, i15 %output_conv_1_3, i15 %output_conv_1_4, i15 %output_conv_1_5, i15 %output_conv_1_6, i15 %output_conv_1_7, i15 %output_conv_1_8, i15 %output_conv_1_9, i15 %output_conv_1_10, i15 %output_conv_1_11, i15 %output_conv_1_12, i15 %output_conv_1_13, i15 %output_conv_1_14, i15 %output_conv_1_15, i15 %output_conv_1_16, i15 %output_conv_1_17, i15 %output_conv_1_18, i15 %output_conv_1_19, i15 %output_conv_1_20, i15 %output_conv_1_21, i15 %output_conv_1_22, i15 %output_conv_1_23, i15 %output_conv_1_24, i15 %output_conv_1_25, i15 %output_conv_1_26, i15 %output_conv_1_27, i16 %kernel_load_9, i22 %shl_i_i28_i_i375_1, i16 %kernel_load_10, i16 %kernel_load_11, i16 %kernel_load_12, i16 %kernel_load_13, i16 %kernel_load_14, i16 %kernel_load_15, i16 %kernel_load_16, i16 %kernel_load_17" [cnn.cpp:48]   --->   Operation 741 'call' 'call_ln48' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_61 : Operation 742 [1/2] (0.73ns)   --->   "%kernel_load_21 = load i5 %kernel_addr_21"   --->   Operation 742 'load' 'kernel_load_21' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 27> <RAM>
ST_61 : Operation 743 [1/2] (0.73ns)   --->   "%kernel_load_22 = load i5 %kernel_addr_22"   --->   Operation 743 'load' 'kernel_load_22' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 27> <RAM>
ST_61 : Operation 744 [2/2] (0.73ns)   --->   "%kernel_load_23 = load i5 %kernel_addr_23"   --->   Operation 744 'load' 'kernel_load_23' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 27> <RAM>
ST_61 : Operation 745 [2/2] (0.73ns)   --->   "%kernel_load_24 = load i5 %kernel_addr_24"   --->   Operation 745 'load' 'kernel_load_24' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 27> <RAM>
ST_61 : Operation 746 [2/2] (0.00ns)   --->   "%call_ln0 = call void @cnn_Pipeline_VITIS_LOOP_67_11, i15 %flattened_output_13, i15 %flattened_output_12, i15 %flattened_output_11, i15 %flattened_output_10, i15 %flattened_output_9, i15 %flattened_output_8, i15 %flattened_output_7, i15 %flattened_output_6, i15 %flattened_output_5, i15 %flattened_output_4, i15 %flattened_output_3, i15 %flattened_output_2, i15 %flattened_output_1, i15 %flattened_output, i15 %output_conv_0, i15 %output_conv_0_1, i15 %output_conv_0_2, i15 %output_conv_0_3, i15 %output_conv_0_4, i15 %output_conv_0_5, i15 %output_conv_0_6, i15 %output_conv_0_7, i15 %output_conv_0_8, i15 %output_conv_0_9, i15 %output_conv_0_10, i15 %output_conv_0_11, i15 %output_conv_0_12, i15 %output_conv_0_13, i15 %output_conv_0_14, i15 %output_conv_0_15, i15 %output_conv_0_16, i15 %output_conv_0_17, i15 %output_conv_0_18, i15 %output_conv_0_19, i15 %output_conv_0_20, i15 %output_conv_0_21, i15 %output_conv_0_22, i15 %output_conv_0_23, i15 %output_conv_0_24, i15 %output_conv_0_25, i15 %output_conv_0_26, i15 %output_conv_0_27"   --->   Operation 746 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_61 : Operation 747 [1/2] (1.29ns)   --->   "%W2_load_12 = load i8 %W2_addr_12" [cnn.cpp:93]   --->   Operation 747 'load' 'W2_load_12' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 168> <RAM>
ST_61 : Operation 748 [2/2] (1.29ns)   --->   "%W2_load_25 = load i8 %W2_addr_25" [cnn.cpp:93]   --->   Operation 748 'load' 'W2_load_25' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 168> <RAM>
ST_61 : Operation 749 [2/2] (1.29ns)   --->   "%W2_load_38 = load i8 %W2_addr_38" [cnn.cpp:93]   --->   Operation 749 'load' 'W2_load_38' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 168> <RAM>
ST_61 : Operation 750 [1/2] (1.29ns)   --->   "%W2_load_154 = load i8 %W2_addr_154" [cnn.cpp:93]   --->   Operation 750 'load' 'W2_load_154' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 168> <RAM>
ST_61 : Operation 751 [1/2] (1.29ns)   --->   "%W3_load_49 = load i7 %W3_addr_49" [cnn.cpp:104]   --->   Operation 751 'load' 'W3_load_49' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 120> <RAM>
ST_61 : Operation 752 [1/2] (1.29ns)   --->   "%W3_load_61 = load i7 %W3_addr_61" [cnn.cpp:104]   --->   Operation 752 'load' 'W3_load_61' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 120> <RAM>
ST_61 : Operation 753 [2/2] (1.29ns)   --->   "%W3_load_73 = load i7 %W3_addr_73" [cnn.cpp:104]   --->   Operation 753 'load' 'W3_load_73' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 120> <RAM>
ST_61 : Operation 754 [2/2] (1.29ns)   --->   "%W3_load_85 = load i7 %W3_addr_85" [cnn.cpp:104]   --->   Operation 754 'load' 'W3_load_85' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 120> <RAM>

State 62 <SV = 61> <Delay = 1.29>
ST_62 : Operation 755 [1/1] (0.00ns)   --->   "%kernel_addr_25 = getelementptr i16 %kernel, i64 0, i64 25"   --->   Operation 755 'getelementptr' 'kernel_addr_25' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 756 [1/1] (0.00ns)   --->   "%kernel_addr_26 = getelementptr i16 %kernel, i64 0, i64 26"   --->   Operation 756 'getelementptr' 'kernel_addr_26' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 757 [1/1] (0.00ns)   --->   "%W2_addr_51 = getelementptr i16 %W2, i64 0, i64 51" [cnn.cpp:93]   --->   Operation 757 'getelementptr' 'W2_addr_51' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 758 [1/1] (0.00ns)   --->   "%W2_addr_64 = getelementptr i16 %W2, i64 0, i64 64" [cnn.cpp:93]   --->   Operation 758 'getelementptr' 'W2_addr_64' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 759 [1/1] (0.00ns)   --->   "%W3_addr_97 = getelementptr i16 %W3, i64 0, i64 97" [cnn.cpp:104]   --->   Operation 759 'getelementptr' 'W3_addr_97' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 760 [1/1] (0.00ns)   --->   "%W3_addr_109 = getelementptr i16 %W3, i64 0, i64 109" [cnn.cpp:104]   --->   Operation 760 'getelementptr' 'W3_addr_109' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 761 [1/2] (0.00ns)   --->   "%call_ln48 = call void @cnn_Pipeline_VITIS_LOOP_45_6_VITIS_LOOP_47_728, i1 %local_input, i16 %local_input_1, i16 %local_input_2, i16 %local_input_3, i16 %local_input_4, i16 %local_input_5, i16 %local_input_6, i16 %local_input_7, i16 %local_input_8, i16 %local_input_9, i16 %local_input_10, i16 %local_input_11, i16 %local_input_12, i16 %local_input_13, i16 %local_input_14, i16 %local_input_15, i16 %local_input_16, i16 %local_input_17, i16 %local_input_18, i16 %local_input_19, i16 %local_input_20, i16 %local_input_21, i16 %local_input_22, i16 %local_input_23, i16 %local_input_24, i16 %local_input_25, i16 %local_input_26, i16 %local_input_27, i16 %local_input_28, i1 %local_input_29, i1 %local_input_30, i16 %local_input_31, i16 %local_input_32, i16 %local_input_33, i16 %local_input_34, i16 %local_input_35, i16 %local_input_36, i16 %local_input_37, i16 %local_input_38, i16 %local_input_39, i16 %local_input_40, i16 %local_input_41, i16 %local_input_42, i16 %local_input_43, i16 %local_input_44, i16 %local_input_45, i16 %local_input_46, i16 %local_input_47, i16 %local_input_48, i16 %local_input_49, i16 %local_input_50, i16 %local_input_51, i16 %local_input_52, i16 %local_input_53, i16 %local_input_54, i16 %local_input_55, i16 %local_input_56, i16 %local_input_57, i16 %local_input_58, i1 %local_input_59, i1 %local_input_60, i16 %local_input_61, i16 %local_input_62, i16 %local_input_63, i16 %local_input_64, i16 %local_input_65, i16 %local_input_66, i16 %local_input_67, i16 %local_input_68, i16 %local_input_69, i16 %local_input_70, i16 %local_input_71, i16 %local_input_72, i16 %local_input_73, i16 %local_input_74, i16 %local_input_75, i16 %local_input_76, i16 %local_input_77, i16 %local_input_78, i16 %local_input_79, i16 %local_input_80, i16 %local_input_81, i16 %local_input_82, i16 %local_input_83, i16 %local_input_84, i16 %local_input_85, i16 %local_input_86, i16 %local_input_87, i16 %local_input_88, i1 %local_input_89, i15 %output_conv_1, i15 %output_conv_1_1, i15 %output_conv_1_2, i15 %output_conv_1_3, i15 %output_conv_1_4, i15 %output_conv_1_5, i15 %output_conv_1_6, i15 %output_conv_1_7, i15 %output_conv_1_8, i15 %output_conv_1_9, i15 %output_conv_1_10, i15 %output_conv_1_11, i15 %output_conv_1_12, i15 %output_conv_1_13, i15 %output_conv_1_14, i15 %output_conv_1_15, i15 %output_conv_1_16, i15 %output_conv_1_17, i15 %output_conv_1_18, i15 %output_conv_1_19, i15 %output_conv_1_20, i15 %output_conv_1_21, i15 %output_conv_1_22, i15 %output_conv_1_23, i15 %output_conv_1_24, i15 %output_conv_1_25, i15 %output_conv_1_26, i15 %output_conv_1_27, i16 %kernel_load_9, i22 %shl_i_i28_i_i375_1, i16 %kernel_load_10, i16 %kernel_load_11, i16 %kernel_load_12, i16 %kernel_load_13, i16 %kernel_load_14, i16 %kernel_load_15, i16 %kernel_load_16, i16 %kernel_load_17" [cnn.cpp:48]   --->   Operation 761 'call' 'call_ln48' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_62 : Operation 762 [1/1] (0.00ns)   --->   "%bias_addr_2 = getelementptr i16 %bias, i64 0, i64 2" [cnn.cpp:48]   --->   Operation 762 'getelementptr' 'bias_addr_2' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 763 [2/2] (0.73ns)   --->   "%bias_load_2 = load i2 %bias_addr_2" [cnn.cpp:48]   --->   Operation 763 'load' 'bias_load_2' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 3> <RAM>
ST_62 : Operation 764 [1/2] (0.73ns)   --->   "%kernel_load_23 = load i5 %kernel_addr_23"   --->   Operation 764 'load' 'kernel_load_23' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 27> <RAM>
ST_62 : Operation 765 [1/2] (0.73ns)   --->   "%kernel_load_24 = load i5 %kernel_addr_24"   --->   Operation 765 'load' 'kernel_load_24' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 27> <RAM>
ST_62 : Operation 766 [2/2] (0.73ns)   --->   "%kernel_load_25 = load i5 %kernel_addr_25"   --->   Operation 766 'load' 'kernel_load_25' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 27> <RAM>
ST_62 : Operation 767 [2/2] (0.73ns)   --->   "%kernel_load_26 = load i5 %kernel_addr_26"   --->   Operation 767 'load' 'kernel_load_26' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 27> <RAM>
ST_62 : Operation 768 [1/2] (0.00ns)   --->   "%call_ln0 = call void @cnn_Pipeline_VITIS_LOOP_67_11, i15 %flattened_output_13, i15 %flattened_output_12, i15 %flattened_output_11, i15 %flattened_output_10, i15 %flattened_output_9, i15 %flattened_output_8, i15 %flattened_output_7, i15 %flattened_output_6, i15 %flattened_output_5, i15 %flattened_output_4, i15 %flattened_output_3, i15 %flattened_output_2, i15 %flattened_output_1, i15 %flattened_output, i15 %output_conv_0, i15 %output_conv_0_1, i15 %output_conv_0_2, i15 %output_conv_0_3, i15 %output_conv_0_4, i15 %output_conv_0_5, i15 %output_conv_0_6, i15 %output_conv_0_7, i15 %output_conv_0_8, i15 %output_conv_0_9, i15 %output_conv_0_10, i15 %output_conv_0_11, i15 %output_conv_0_12, i15 %output_conv_0_13, i15 %output_conv_0_14, i15 %output_conv_0_15, i15 %output_conv_0_16, i15 %output_conv_0_17, i15 %output_conv_0_18, i15 %output_conv_0_19, i15 %output_conv_0_20, i15 %output_conv_0_21, i15 %output_conv_0_22, i15 %output_conv_0_23, i15 %output_conv_0_24, i15 %output_conv_0_25, i15 %output_conv_0_26, i15 %output_conv_0_27"   --->   Operation 768 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_62 : Operation 769 [1/2] (1.29ns)   --->   "%W2_load_25 = load i8 %W2_addr_25" [cnn.cpp:93]   --->   Operation 769 'load' 'W2_load_25' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 168> <RAM>
ST_62 : Operation 770 [1/2] (1.29ns)   --->   "%W2_load_38 = load i8 %W2_addr_38" [cnn.cpp:93]   --->   Operation 770 'load' 'W2_load_38' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 168> <RAM>
ST_62 : Operation 771 [2/2] (1.29ns)   --->   "%W2_load_51 = load i8 %W2_addr_51" [cnn.cpp:93]   --->   Operation 771 'load' 'W2_load_51' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 168> <RAM>
ST_62 : Operation 772 [2/2] (1.29ns)   --->   "%W2_load_64 = load i8 %W2_addr_64" [cnn.cpp:93]   --->   Operation 772 'load' 'W2_load_64' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 168> <RAM>
ST_62 : Operation 773 [1/2] (1.29ns)   --->   "%W3_load_73 = load i7 %W3_addr_73" [cnn.cpp:104]   --->   Operation 773 'load' 'W3_load_73' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 120> <RAM>
ST_62 : Operation 774 [1/2] (1.29ns)   --->   "%W3_load_85 = load i7 %W3_addr_85" [cnn.cpp:104]   --->   Operation 774 'load' 'W3_load_85' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 120> <RAM>
ST_62 : Operation 775 [2/2] (1.29ns)   --->   "%W3_load_97 = load i7 %W3_addr_97" [cnn.cpp:104]   --->   Operation 775 'load' 'W3_load_97' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 120> <RAM>
ST_62 : Operation 776 [2/2] (1.29ns)   --->   "%W3_load_109 = load i7 %W3_addr_109" [cnn.cpp:104]   --->   Operation 776 'load' 'W3_load_109' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 120> <RAM>

State 63 <SV = 62> <Delay = 1.29>
ST_63 : Operation 777 [1/1] (0.00ns)   --->   "%W2_addr_77 = getelementptr i16 %W2, i64 0, i64 77" [cnn.cpp:93]   --->   Operation 777 'getelementptr' 'W2_addr_77' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 778 [1/1] (0.00ns)   --->   "%W2_addr_90 = getelementptr i16 %W2, i64 0, i64 90" [cnn.cpp:93]   --->   Operation 778 'getelementptr' 'W2_addr_90' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 779 [1/1] (0.00ns)   --->   "%W3_addr_2 = getelementptr i16 %W3, i64 0, i64 2" [cnn.cpp:104]   --->   Operation 779 'getelementptr' 'W3_addr_2' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 780 [1/1] (0.00ns)   --->   "%W3_addr_14 = getelementptr i16 %W3, i64 0, i64 14" [cnn.cpp:104]   --->   Operation 780 'getelementptr' 'W3_addr_14' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 781 [1/2] (0.73ns)   --->   "%bias_load_2 = load i2 %bias_addr_2" [cnn.cpp:48]   --->   Operation 781 'load' 'bias_load_2' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 3> <RAM>
ST_63 : Operation 782 [1/1] (0.00ns)   --->   "%shl_i_i28_i_i375_2 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %bias_load_2, i6 0" [cnn.cpp:48]   --->   Operation 782 'bitconcatenate' 'shl_i_i28_i_i375_2' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 783 [1/2] (0.73ns)   --->   "%kernel_load_25 = load i5 %kernel_addr_25"   --->   Operation 783 'load' 'kernel_load_25' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 27> <RAM>
ST_63 : Operation 784 [1/2] (0.73ns)   --->   "%kernel_load_26 = load i5 %kernel_addr_26"   --->   Operation 784 'load' 'kernel_load_26' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 27> <RAM>
ST_63 : Operation 785 [2/2] (0.00ns)   --->   "%call_ln48 = call void @cnn_Pipeline_VITIS_LOOP_45_6_VITIS_LOOP_47_729, i1 %local_input, i16 %local_input_1, i16 %local_input_2, i16 %local_input_3, i16 %local_input_4, i16 %local_input_5, i16 %local_input_6, i16 %local_input_7, i16 %local_input_8, i16 %local_input_9, i16 %local_input_10, i16 %local_input_11, i16 %local_input_12, i16 %local_input_13, i16 %local_input_14, i16 %local_input_15, i16 %local_input_16, i16 %local_input_17, i16 %local_input_18, i16 %local_input_19, i16 %local_input_20, i16 %local_input_21, i16 %local_input_22, i16 %local_input_23, i16 %local_input_24, i16 %local_input_25, i16 %local_input_26, i16 %local_input_27, i16 %local_input_28, i1 %local_input_29, i1 %local_input_30, i16 %local_input_31, i16 %local_input_32, i16 %local_input_33, i16 %local_input_34, i16 %local_input_35, i16 %local_input_36, i16 %local_input_37, i16 %local_input_38, i16 %local_input_39, i16 %local_input_40, i16 %local_input_41, i16 %local_input_42, i16 %local_input_43, i16 %local_input_44, i16 %local_input_45, i16 %local_input_46, i16 %local_input_47, i16 %local_input_48, i16 %local_input_49, i16 %local_input_50, i16 %local_input_51, i16 %local_input_52, i16 %local_input_53, i16 %local_input_54, i16 %local_input_55, i16 %local_input_56, i16 %local_input_57, i16 %local_input_58, i1 %local_input_59, i1 %local_input_60, i16 %local_input_61, i16 %local_input_62, i16 %local_input_63, i16 %local_input_64, i16 %local_input_65, i16 %local_input_66, i16 %local_input_67, i16 %local_input_68, i16 %local_input_69, i16 %local_input_70, i16 %local_input_71, i16 %local_input_72, i16 %local_input_73, i16 %local_input_74, i16 %local_input_75, i16 %local_input_76, i16 %local_input_77, i16 %local_input_78, i16 %local_input_79, i16 %local_input_80, i16 %local_input_81, i16 %local_input_82, i16 %local_input_83, i16 %local_input_84, i16 %local_input_85, i16 %local_input_86, i16 %local_input_87, i16 %local_input_88, i1 %local_input_89, i15 %output_conv_2, i15 %output_conv_2_1, i15 %output_conv_2_2, i15 %output_conv_2_3, i15 %output_conv_2_4, i15 %output_conv_2_5, i15 %output_conv_2_6, i15 %output_conv_2_7, i15 %output_conv_2_8, i15 %output_conv_2_9, i15 %output_conv_2_10, i15 %output_conv_2_11, i15 %output_conv_2_12, i15 %output_conv_2_13, i15 %output_conv_2_14, i15 %output_conv_2_15, i15 %output_conv_2_16, i15 %output_conv_2_17, i15 %output_conv_2_18, i15 %output_conv_2_19, i15 %output_conv_2_20, i15 %output_conv_2_21, i15 %output_conv_2_22, i15 %output_conv_2_23, i15 %output_conv_2_24, i15 %output_conv_2_25, i15 %output_conv_2_26, i15 %output_conv_2_27, i16 %kernel_load_18, i22 %shl_i_i28_i_i375_2, i16 %kernel_load_19, i16 %kernel_load_20, i16 %kernel_load_21, i16 %kernel_load_22, i16 %kernel_load_23, i16 %kernel_load_24, i16 %kernel_load_25, i16 %kernel_load_26" [cnn.cpp:48]   --->   Operation 785 'call' 'call_ln48' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_63 : Operation 786 [2/2] (0.00ns)   --->   "%call_ln0 = call void @cnn_Pipeline_VITIS_LOOP_67_1130, i15 %flattened_output_13, i15 %flattened_output_12, i15 %flattened_output_11, i15 %flattened_output_10, i15 %flattened_output_9, i15 %flattened_output_8, i15 %flattened_output_7, i15 %flattened_output_6, i15 %flattened_output_5, i15 %flattened_output_4, i15 %flattened_output_3, i15 %flattened_output_2, i15 %flattened_output_1, i15 %flattened_output, i15 %output_conv_1, i15 %output_conv_1_1, i15 %output_conv_1_2, i15 %output_conv_1_3, i15 %output_conv_1_4, i15 %output_conv_1_5, i15 %output_conv_1_6, i15 %output_conv_1_7, i15 %output_conv_1_8, i15 %output_conv_1_9, i15 %output_conv_1_10, i15 %output_conv_1_11, i15 %output_conv_1_12, i15 %output_conv_1_13, i15 %output_conv_1_14, i15 %output_conv_1_15, i15 %output_conv_1_16, i15 %output_conv_1_17, i15 %output_conv_1_18, i15 %output_conv_1_19, i15 %output_conv_1_20, i15 %output_conv_1_21, i15 %output_conv_1_22, i15 %output_conv_1_23, i15 %output_conv_1_24, i15 %output_conv_1_25, i15 %output_conv_1_26, i15 %output_conv_1_27"   --->   Operation 786 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_63 : Operation 787 [1/2] (1.29ns)   --->   "%W2_load_51 = load i8 %W2_addr_51" [cnn.cpp:93]   --->   Operation 787 'load' 'W2_load_51' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 168> <RAM>
ST_63 : Operation 788 [1/2] (1.29ns)   --->   "%W2_load_64 = load i8 %W2_addr_64" [cnn.cpp:93]   --->   Operation 788 'load' 'W2_load_64' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 168> <RAM>
ST_63 : Operation 789 [2/2] (1.29ns)   --->   "%W2_load_77 = load i8 %W2_addr_77" [cnn.cpp:93]   --->   Operation 789 'load' 'W2_load_77' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 168> <RAM>
ST_63 : Operation 790 [2/2] (1.29ns)   --->   "%W2_load_90 = load i8 %W2_addr_90" [cnn.cpp:93]   --->   Operation 790 'load' 'W2_load_90' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 168> <RAM>
ST_63 : Operation 791 [2/2] (1.29ns)   --->   "%W3_load_2 = load i7 %W3_addr_2" [cnn.cpp:104]   --->   Operation 791 'load' 'W3_load_2' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 120> <RAM>
ST_63 : Operation 792 [2/2] (1.29ns)   --->   "%W3_load_14 = load i7 %W3_addr_14" [cnn.cpp:104]   --->   Operation 792 'load' 'W3_load_14' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 120> <RAM>
ST_63 : Operation 793 [1/2] (1.29ns)   --->   "%W3_load_97 = load i7 %W3_addr_97" [cnn.cpp:104]   --->   Operation 793 'load' 'W3_load_97' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 120> <RAM>
ST_63 : Operation 794 [1/2] (1.29ns)   --->   "%W3_load_109 = load i7 %W3_addr_109" [cnn.cpp:104]   --->   Operation 794 'load' 'W3_load_109' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 120> <RAM>

State 64 <SV = 63> <Delay = 1.29>
ST_64 : Operation 795 [1/1] (0.00ns)   --->   "%W2_addr_103 = getelementptr i16 %W2, i64 0, i64 103" [cnn.cpp:93]   --->   Operation 795 'getelementptr' 'W2_addr_103' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 796 [1/1] (0.00ns)   --->   "%W2_addr_116 = getelementptr i16 %W2, i64 0, i64 116" [cnn.cpp:93]   --->   Operation 796 'getelementptr' 'W2_addr_116' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 797 [1/1] (0.00ns)   --->   "%W3_addr_26 = getelementptr i16 %W3, i64 0, i64 26" [cnn.cpp:104]   --->   Operation 797 'getelementptr' 'W3_addr_26' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 798 [1/1] (0.00ns)   --->   "%W3_addr_38 = getelementptr i16 %W3, i64 0, i64 38" [cnn.cpp:104]   --->   Operation 798 'getelementptr' 'W3_addr_38' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 799 [1/2] (0.00ns)   --->   "%call_ln48 = call void @cnn_Pipeline_VITIS_LOOP_45_6_VITIS_LOOP_47_729, i1 %local_input, i16 %local_input_1, i16 %local_input_2, i16 %local_input_3, i16 %local_input_4, i16 %local_input_5, i16 %local_input_6, i16 %local_input_7, i16 %local_input_8, i16 %local_input_9, i16 %local_input_10, i16 %local_input_11, i16 %local_input_12, i16 %local_input_13, i16 %local_input_14, i16 %local_input_15, i16 %local_input_16, i16 %local_input_17, i16 %local_input_18, i16 %local_input_19, i16 %local_input_20, i16 %local_input_21, i16 %local_input_22, i16 %local_input_23, i16 %local_input_24, i16 %local_input_25, i16 %local_input_26, i16 %local_input_27, i16 %local_input_28, i1 %local_input_29, i1 %local_input_30, i16 %local_input_31, i16 %local_input_32, i16 %local_input_33, i16 %local_input_34, i16 %local_input_35, i16 %local_input_36, i16 %local_input_37, i16 %local_input_38, i16 %local_input_39, i16 %local_input_40, i16 %local_input_41, i16 %local_input_42, i16 %local_input_43, i16 %local_input_44, i16 %local_input_45, i16 %local_input_46, i16 %local_input_47, i16 %local_input_48, i16 %local_input_49, i16 %local_input_50, i16 %local_input_51, i16 %local_input_52, i16 %local_input_53, i16 %local_input_54, i16 %local_input_55, i16 %local_input_56, i16 %local_input_57, i16 %local_input_58, i1 %local_input_59, i1 %local_input_60, i16 %local_input_61, i16 %local_input_62, i16 %local_input_63, i16 %local_input_64, i16 %local_input_65, i16 %local_input_66, i16 %local_input_67, i16 %local_input_68, i16 %local_input_69, i16 %local_input_70, i16 %local_input_71, i16 %local_input_72, i16 %local_input_73, i16 %local_input_74, i16 %local_input_75, i16 %local_input_76, i16 %local_input_77, i16 %local_input_78, i16 %local_input_79, i16 %local_input_80, i16 %local_input_81, i16 %local_input_82, i16 %local_input_83, i16 %local_input_84, i16 %local_input_85, i16 %local_input_86, i16 %local_input_87, i16 %local_input_88, i1 %local_input_89, i15 %output_conv_2, i15 %output_conv_2_1, i15 %output_conv_2_2, i15 %output_conv_2_3, i15 %output_conv_2_4, i15 %output_conv_2_5, i15 %output_conv_2_6, i15 %output_conv_2_7, i15 %output_conv_2_8, i15 %output_conv_2_9, i15 %output_conv_2_10, i15 %output_conv_2_11, i15 %output_conv_2_12, i15 %output_conv_2_13, i15 %output_conv_2_14, i15 %output_conv_2_15, i15 %output_conv_2_16, i15 %output_conv_2_17, i15 %output_conv_2_18, i15 %output_conv_2_19, i15 %output_conv_2_20, i15 %output_conv_2_21, i15 %output_conv_2_22, i15 %output_conv_2_23, i15 %output_conv_2_24, i15 %output_conv_2_25, i15 %output_conv_2_26, i15 %output_conv_2_27, i16 %kernel_load_18, i22 %shl_i_i28_i_i375_2, i16 %kernel_load_19, i16 %kernel_load_20, i16 %kernel_load_21, i16 %kernel_load_22, i16 %kernel_load_23, i16 %kernel_load_24, i16 %kernel_load_25, i16 %kernel_load_26" [cnn.cpp:48]   --->   Operation 799 'call' 'call_ln48' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_64 : Operation 800 [1/2] (0.00ns)   --->   "%call_ln0 = call void @cnn_Pipeline_VITIS_LOOP_67_1130, i15 %flattened_output_13, i15 %flattened_output_12, i15 %flattened_output_11, i15 %flattened_output_10, i15 %flattened_output_9, i15 %flattened_output_8, i15 %flattened_output_7, i15 %flattened_output_6, i15 %flattened_output_5, i15 %flattened_output_4, i15 %flattened_output_3, i15 %flattened_output_2, i15 %flattened_output_1, i15 %flattened_output, i15 %output_conv_1, i15 %output_conv_1_1, i15 %output_conv_1_2, i15 %output_conv_1_3, i15 %output_conv_1_4, i15 %output_conv_1_5, i15 %output_conv_1_6, i15 %output_conv_1_7, i15 %output_conv_1_8, i15 %output_conv_1_9, i15 %output_conv_1_10, i15 %output_conv_1_11, i15 %output_conv_1_12, i15 %output_conv_1_13, i15 %output_conv_1_14, i15 %output_conv_1_15, i15 %output_conv_1_16, i15 %output_conv_1_17, i15 %output_conv_1_18, i15 %output_conv_1_19, i15 %output_conv_1_20, i15 %output_conv_1_21, i15 %output_conv_1_22, i15 %output_conv_1_23, i15 %output_conv_1_24, i15 %output_conv_1_25, i15 %output_conv_1_26, i15 %output_conv_1_27"   --->   Operation 800 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_64 : Operation 801 [1/2] (1.29ns)   --->   "%W2_load_77 = load i8 %W2_addr_77" [cnn.cpp:93]   --->   Operation 801 'load' 'W2_load_77' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 168> <RAM>
ST_64 : Operation 802 [1/2] (1.29ns)   --->   "%W2_load_90 = load i8 %W2_addr_90" [cnn.cpp:93]   --->   Operation 802 'load' 'W2_load_90' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 168> <RAM>
ST_64 : Operation 803 [2/2] (1.29ns)   --->   "%W2_load_103 = load i8 %W2_addr_103" [cnn.cpp:93]   --->   Operation 803 'load' 'W2_load_103' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 168> <RAM>
ST_64 : Operation 804 [2/2] (1.29ns)   --->   "%W2_load_116 = load i8 %W2_addr_116" [cnn.cpp:93]   --->   Operation 804 'load' 'W2_load_116' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 168> <RAM>
ST_64 : Operation 805 [1/2] (1.29ns)   --->   "%W3_load_2 = load i7 %W3_addr_2" [cnn.cpp:104]   --->   Operation 805 'load' 'W3_load_2' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 120> <RAM>
ST_64 : Operation 806 [1/2] (1.29ns)   --->   "%W3_load_14 = load i7 %W3_addr_14" [cnn.cpp:104]   --->   Operation 806 'load' 'W3_load_14' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 120> <RAM>
ST_64 : Operation 807 [2/2] (1.29ns)   --->   "%W3_load_26 = load i7 %W3_addr_26" [cnn.cpp:104]   --->   Operation 807 'load' 'W3_load_26' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 120> <RAM>
ST_64 : Operation 808 [2/2] (1.29ns)   --->   "%W3_load_38 = load i7 %W3_addr_38" [cnn.cpp:104]   --->   Operation 808 'load' 'W3_load_38' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 120> <RAM>

State 65 <SV = 64> <Delay = 1.29>
ST_65 : Operation 809 [1/1] (0.00ns)   --->   "%W2_addr_129 = getelementptr i16 %W2, i64 0, i64 129" [cnn.cpp:93]   --->   Operation 809 'getelementptr' 'W2_addr_129' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 810 [1/1] (0.00ns)   --->   "%W2_addr_142 = getelementptr i16 %W2, i64 0, i64 142" [cnn.cpp:93]   --->   Operation 810 'getelementptr' 'W2_addr_142' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 811 [1/1] (0.00ns)   --->   "%W3_addr_50 = getelementptr i16 %W3, i64 0, i64 50" [cnn.cpp:104]   --->   Operation 811 'getelementptr' 'W3_addr_50' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 812 [1/1] (0.00ns)   --->   "%W3_addr_62 = getelementptr i16 %W3, i64 0, i64 62" [cnn.cpp:104]   --->   Operation 812 'getelementptr' 'W3_addr_62' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 813 [2/2] (0.00ns)   --->   "%call_ln0 = call void @cnn_Pipeline_VITIS_LOOP_67_1131, i15 %flattened_output_13, i15 %flattened_output_12, i15 %flattened_output_11, i15 %flattened_output_10, i15 %flattened_output_9, i15 %flattened_output_8, i15 %flattened_output_7, i15 %flattened_output_6, i15 %flattened_output_5, i15 %flattened_output_4, i15 %flattened_output_3, i15 %flattened_output_2, i15 %flattened_output_1, i15 %flattened_output, i15 %output_conv_2, i15 %output_conv_2_1, i15 %output_conv_2_2, i15 %output_conv_2_3, i15 %output_conv_2_4, i15 %output_conv_2_5, i15 %output_conv_2_6, i15 %output_conv_2_7, i15 %output_conv_2_8, i15 %output_conv_2_9, i15 %output_conv_2_10, i15 %output_conv_2_11, i15 %output_conv_2_12, i15 %output_conv_2_13, i15 %output_conv_2_14, i15 %output_conv_2_15, i15 %output_conv_2_16, i15 %output_conv_2_17, i15 %output_conv_2_18, i15 %output_conv_2_19, i15 %output_conv_2_20, i15 %output_conv_2_21, i15 %output_conv_2_22, i15 %output_conv_2_23, i15 %output_conv_2_24, i15 %output_conv_2_25, i15 %output_conv_2_26, i15 %output_conv_2_27"   --->   Operation 813 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_65 : Operation 814 [1/2] (1.29ns)   --->   "%W2_load_103 = load i8 %W2_addr_103" [cnn.cpp:93]   --->   Operation 814 'load' 'W2_load_103' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 168> <RAM>
ST_65 : Operation 815 [1/2] (1.29ns)   --->   "%W2_load_116 = load i8 %W2_addr_116" [cnn.cpp:93]   --->   Operation 815 'load' 'W2_load_116' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 168> <RAM>
ST_65 : Operation 816 [2/2] (1.29ns)   --->   "%W2_load_129 = load i8 %W2_addr_129" [cnn.cpp:93]   --->   Operation 816 'load' 'W2_load_129' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 168> <RAM>
ST_65 : Operation 817 [2/2] (1.29ns)   --->   "%W2_load_142 = load i8 %W2_addr_142" [cnn.cpp:93]   --->   Operation 817 'load' 'W2_load_142' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 168> <RAM>
ST_65 : Operation 818 [1/2] (1.29ns)   --->   "%W3_load_26 = load i7 %W3_addr_26" [cnn.cpp:104]   --->   Operation 818 'load' 'W3_load_26' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 120> <RAM>
ST_65 : Operation 819 [1/2] (1.29ns)   --->   "%W3_load_38 = load i7 %W3_addr_38" [cnn.cpp:104]   --->   Operation 819 'load' 'W3_load_38' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 120> <RAM>
ST_65 : Operation 820 [2/2] (1.29ns)   --->   "%W3_load_50 = load i7 %W3_addr_50" [cnn.cpp:104]   --->   Operation 820 'load' 'W3_load_50' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 120> <RAM>
ST_65 : Operation 821 [2/2] (1.29ns)   --->   "%W3_load_62 = load i7 %W3_addr_62" [cnn.cpp:104]   --->   Operation 821 'load' 'W3_load_62' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 120> <RAM>

State 66 <SV = 65> <Delay = 1.29>
ST_66 : Operation 822 [1/1] (0.00ns)   --->   "%W2_addr_13 = getelementptr i16 %W2, i64 0, i64 13" [cnn.cpp:93]   --->   Operation 822 'getelementptr' 'W2_addr_13' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 823 [1/1] (0.00ns)   --->   "%W2_addr_155 = getelementptr i16 %W2, i64 0, i64 155" [cnn.cpp:93]   --->   Operation 823 'getelementptr' 'W2_addr_155' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 824 [1/1] (0.00ns)   --->   "%W3_addr_74 = getelementptr i16 %W3, i64 0, i64 74" [cnn.cpp:104]   --->   Operation 824 'getelementptr' 'W3_addr_74' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 825 [1/1] (0.00ns)   --->   "%W3_addr_86 = getelementptr i16 %W3, i64 0, i64 86" [cnn.cpp:104]   --->   Operation 825 'getelementptr' 'W3_addr_86' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 826 [1/2] (0.00ns)   --->   "%call_ln0 = call void @cnn_Pipeline_VITIS_LOOP_67_1131, i15 %flattened_output_13, i15 %flattened_output_12, i15 %flattened_output_11, i15 %flattened_output_10, i15 %flattened_output_9, i15 %flattened_output_8, i15 %flattened_output_7, i15 %flattened_output_6, i15 %flattened_output_5, i15 %flattened_output_4, i15 %flattened_output_3, i15 %flattened_output_2, i15 %flattened_output_1, i15 %flattened_output, i15 %output_conv_2, i15 %output_conv_2_1, i15 %output_conv_2_2, i15 %output_conv_2_3, i15 %output_conv_2_4, i15 %output_conv_2_5, i15 %output_conv_2_6, i15 %output_conv_2_7, i15 %output_conv_2_8, i15 %output_conv_2_9, i15 %output_conv_2_10, i15 %output_conv_2_11, i15 %output_conv_2_12, i15 %output_conv_2_13, i15 %output_conv_2_14, i15 %output_conv_2_15, i15 %output_conv_2_16, i15 %output_conv_2_17, i15 %output_conv_2_18, i15 %output_conv_2_19, i15 %output_conv_2_20, i15 %output_conv_2_21, i15 %output_conv_2_22, i15 %output_conv_2_23, i15 %output_conv_2_24, i15 %output_conv_2_25, i15 %output_conv_2_26, i15 %output_conv_2_27"   --->   Operation 826 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_66 : Operation 827 [1/1] (0.00ns)   --->   "%b1_addr = getelementptr i16 %b1, i64 0, i64 0" [cnn.cpp:79]   --->   Operation 827 'getelementptr' 'b1_addr' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 828 [2/2] (0.73ns)   --->   "%sum = load i4 %b1_addr" [cnn.cpp:79]   --->   Operation 828 'load' 'sum' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14> <RAM>
ST_66 : Operation 829 [2/2] (1.29ns)   --->   "%W2_load_13 = load i8 %W2_addr_13" [cnn.cpp:93]   --->   Operation 829 'load' 'W2_load_13' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 168> <RAM>
ST_66 : Operation 830 [1/2] (1.29ns)   --->   "%W2_load_129 = load i8 %W2_addr_129" [cnn.cpp:93]   --->   Operation 830 'load' 'W2_load_129' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 168> <RAM>
ST_66 : Operation 831 [1/2] (1.29ns)   --->   "%W2_load_142 = load i8 %W2_addr_142" [cnn.cpp:93]   --->   Operation 831 'load' 'W2_load_142' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 168> <RAM>
ST_66 : Operation 832 [2/2] (1.29ns)   --->   "%W2_load_155 = load i8 %W2_addr_155" [cnn.cpp:93]   --->   Operation 832 'load' 'W2_load_155' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 168> <RAM>
ST_66 : Operation 833 [1/2] (1.29ns)   --->   "%W3_load_50 = load i7 %W3_addr_50" [cnn.cpp:104]   --->   Operation 833 'load' 'W3_load_50' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 120> <RAM>
ST_66 : Operation 834 [1/2] (1.29ns)   --->   "%W3_load_62 = load i7 %W3_addr_62" [cnn.cpp:104]   --->   Operation 834 'load' 'W3_load_62' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 120> <RAM>
ST_66 : Operation 835 [2/2] (1.29ns)   --->   "%W3_load_74 = load i7 %W3_addr_74" [cnn.cpp:104]   --->   Operation 835 'load' 'W3_load_74' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 120> <RAM>
ST_66 : Operation 836 [2/2] (1.29ns)   --->   "%W3_load_86 = load i7 %W3_addr_86" [cnn.cpp:104]   --->   Operation 836 'load' 'W3_load_86' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 120> <RAM>

State 67 <SV = 66> <Delay = 1.29>
ST_67 : Operation 837 [1/1] (0.00ns)   --->   "%W2_addr_26 = getelementptr i16 %W2, i64 0, i64 26" [cnn.cpp:93]   --->   Operation 837 'getelementptr' 'W2_addr_26' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 838 [1/1] (0.00ns)   --->   "%W2_addr_39 = getelementptr i16 %W2, i64 0, i64 39" [cnn.cpp:93]   --->   Operation 838 'getelementptr' 'W2_addr_39' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 839 [1/1] (0.00ns)   --->   "%W3_addr_98 = getelementptr i16 %W3, i64 0, i64 98" [cnn.cpp:104]   --->   Operation 839 'getelementptr' 'W3_addr_98' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 840 [1/1] (0.00ns)   --->   "%W3_addr_110 = getelementptr i16 %W3, i64 0, i64 110" [cnn.cpp:104]   --->   Operation 840 'getelementptr' 'W3_addr_110' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 841 [1/2] (0.73ns)   --->   "%sum = load i4 %b1_addr" [cnn.cpp:79]   --->   Operation 841 'load' 'sum' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14> <RAM>
ST_67 : Operation 842 [2/2] (0.46ns)   --->   "%call_ln79 = call void @cnn_Pipeline_VITIS_LOOP_80_14, i16 %sum, i16 %W1, i15 %flattened_output, i15 %flattened_output_1, i15 %flattened_output_2, i15 %flattened_output_3, i15 %flattened_output_4, i15 %flattened_output_5, i15 %flattened_output_6, i15 %flattened_output_7, i15 %flattened_output_8, i15 %flattened_output_9, i15 %flattened_output_10, i15 %flattened_output_11, i15 %flattened_output_12, i15 %flattened_output_13, i16 %sum_5_loc" [cnn.cpp:79]   --->   Operation 842 'call' 'call_ln79' <Predicate = true> <Delay = 0.46> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_67 : Operation 843 [1/1] (0.00ns)   --->   "%b2_addr = getelementptr i16 %b2, i64 0, i64 0" [cnn.cpp:90]   --->   Operation 843 'getelementptr' 'b2_addr' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 844 [2/2] (0.73ns)   --->   "%sum_27 = load i4 %b2_addr" [cnn.cpp:90]   --->   Operation 844 'load' 'sum_27' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 12> <RAM>
ST_67 : Operation 845 [1/2] (1.29ns)   --->   "%W2_load_13 = load i8 %W2_addr_13" [cnn.cpp:93]   --->   Operation 845 'load' 'W2_load_13' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 168> <RAM>
ST_67 : Operation 846 [1/1] (0.00ns)   --->   "%b2_addr_1 = getelementptr i16 %b2, i64 0, i64 1" [cnn.cpp:90]   --->   Operation 846 'getelementptr' 'b2_addr_1' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 847 [2/2] (0.73ns)   --->   "%sum_28 = load i4 %b2_addr_1" [cnn.cpp:90]   --->   Operation 847 'load' 'sum_28' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 12> <RAM>
ST_67 : Operation 848 [2/2] (1.29ns)   --->   "%W2_load_26 = load i8 %W2_addr_26" [cnn.cpp:93]   --->   Operation 848 'load' 'W2_load_26' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 168> <RAM>
ST_67 : Operation 849 [2/2] (1.29ns)   --->   "%W2_load_39 = load i8 %W2_addr_39" [cnn.cpp:93]   --->   Operation 849 'load' 'W2_load_39' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 168> <RAM>
ST_67 : Operation 850 [1/2] (1.29ns)   --->   "%W2_load_155 = load i8 %W2_addr_155" [cnn.cpp:93]   --->   Operation 850 'load' 'W2_load_155' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 168> <RAM>
ST_67 : Operation 851 [1/2] (1.29ns)   --->   "%W3_load_74 = load i7 %W3_addr_74" [cnn.cpp:104]   --->   Operation 851 'load' 'W3_load_74' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 120> <RAM>
ST_67 : Operation 852 [1/2] (1.29ns)   --->   "%W3_load_86 = load i7 %W3_addr_86" [cnn.cpp:104]   --->   Operation 852 'load' 'W3_load_86' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 120> <RAM>
ST_67 : Operation 853 [2/2] (1.29ns)   --->   "%W3_load_98 = load i7 %W3_addr_98" [cnn.cpp:104]   --->   Operation 853 'load' 'W3_load_98' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 120> <RAM>
ST_67 : Operation 854 [2/2] (1.29ns)   --->   "%W3_load_110 = load i7 %W3_addr_110" [cnn.cpp:104]   --->   Operation 854 'load' 'W3_load_110' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 120> <RAM>

State 68 <SV = 67> <Delay = 1.29>
ST_68 : Operation 855 [1/1] (0.00ns)   --->   "%W2_addr_52 = getelementptr i16 %W2, i64 0, i64 52" [cnn.cpp:93]   --->   Operation 855 'getelementptr' 'W2_addr_52' <Predicate = true> <Delay = 0.00>
ST_68 : Operation 856 [1/1] (0.00ns)   --->   "%W2_addr_65 = getelementptr i16 %W2, i64 0, i64 65" [cnn.cpp:93]   --->   Operation 856 'getelementptr' 'W2_addr_65' <Predicate = true> <Delay = 0.00>
ST_68 : Operation 857 [1/1] (0.00ns)   --->   "%W3_addr_3 = getelementptr i16 %W3, i64 0, i64 3" [cnn.cpp:104]   --->   Operation 857 'getelementptr' 'W3_addr_3' <Predicate = true> <Delay = 0.00>
ST_68 : Operation 858 [1/1] (0.00ns)   --->   "%W3_addr_15 = getelementptr i16 %W3, i64 0, i64 15" [cnn.cpp:104]   --->   Operation 858 'getelementptr' 'W3_addr_15' <Predicate = true> <Delay = 0.00>
ST_68 : Operation 859 [1/2] (0.00ns)   --->   "%call_ln79 = call void @cnn_Pipeline_VITIS_LOOP_80_14, i16 %sum, i16 %W1, i15 %flattened_output, i15 %flattened_output_1, i15 %flattened_output_2, i15 %flattened_output_3, i15 %flattened_output_4, i15 %flattened_output_5, i15 %flattened_output_6, i15 %flattened_output_7, i15 %flattened_output_8, i15 %flattened_output_9, i15 %flattened_output_10, i15 %flattened_output_11, i15 %flattened_output_12, i15 %flattened_output_13, i16 %sum_5_loc" [cnn.cpp:79]   --->   Operation 859 'call' 'call_ln79' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_68 : Operation 860 [1/1] (0.00ns)   --->   "%b1_addr_1 = getelementptr i16 %b1, i64 0, i64 1" [cnn.cpp:79]   --->   Operation 860 'getelementptr' 'b1_addr_1' <Predicate = true> <Delay = 0.00>
ST_68 : Operation 861 [2/2] (0.73ns)   --->   "%sum_12 = load i4 %b1_addr_1" [cnn.cpp:79]   --->   Operation 861 'load' 'sum_12' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14> <RAM>
ST_68 : Operation 862 [1/2] (0.73ns)   --->   "%sum_27 = load i4 %b2_addr" [cnn.cpp:90]   --->   Operation 862 'load' 'sum_27' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 12> <RAM>
ST_68 : Operation 863 [1/2] (0.73ns)   --->   "%sum_28 = load i4 %b2_addr_1" [cnn.cpp:90]   --->   Operation 863 'load' 'sum_28' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 12> <RAM>
ST_68 : Operation 864 [1/2] (1.29ns)   --->   "%W2_load_26 = load i8 %W2_addr_26" [cnn.cpp:93]   --->   Operation 864 'load' 'W2_load_26' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 168> <RAM>
ST_68 : Operation 865 [1/1] (0.00ns)   --->   "%b2_addr_2 = getelementptr i16 %b2, i64 0, i64 2" [cnn.cpp:90]   --->   Operation 865 'getelementptr' 'b2_addr_2' <Predicate = true> <Delay = 0.00>
ST_68 : Operation 866 [2/2] (0.73ns)   --->   "%sum_29 = load i4 %b2_addr_2" [cnn.cpp:90]   --->   Operation 866 'load' 'sum_29' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 12> <RAM>
ST_68 : Operation 867 [1/2] (1.29ns)   --->   "%W2_load_39 = load i8 %W2_addr_39" [cnn.cpp:93]   --->   Operation 867 'load' 'W2_load_39' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 168> <RAM>
ST_68 : Operation 868 [1/1] (0.00ns)   --->   "%b2_addr_3 = getelementptr i16 %b2, i64 0, i64 3" [cnn.cpp:90]   --->   Operation 868 'getelementptr' 'b2_addr_3' <Predicate = true> <Delay = 0.00>
ST_68 : Operation 869 [2/2] (0.73ns)   --->   "%sum_30 = load i4 %b2_addr_3" [cnn.cpp:90]   --->   Operation 869 'load' 'sum_30' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 12> <RAM>
ST_68 : Operation 870 [2/2] (1.29ns)   --->   "%W2_load_52 = load i8 %W2_addr_52" [cnn.cpp:93]   --->   Operation 870 'load' 'W2_load_52' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 168> <RAM>
ST_68 : Operation 871 [2/2] (1.29ns)   --->   "%W2_load_65 = load i8 %W2_addr_65" [cnn.cpp:93]   --->   Operation 871 'load' 'W2_load_65' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 168> <RAM>
ST_68 : Operation 872 [2/2] (1.29ns)   --->   "%W3_load_3 = load i7 %W3_addr_3" [cnn.cpp:104]   --->   Operation 872 'load' 'W3_load_3' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 120> <RAM>
ST_68 : Operation 873 [2/2] (1.29ns)   --->   "%W3_load_15 = load i7 %W3_addr_15" [cnn.cpp:104]   --->   Operation 873 'load' 'W3_load_15' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 120> <RAM>
ST_68 : Operation 874 [1/2] (1.29ns)   --->   "%W3_load_98 = load i7 %W3_addr_98" [cnn.cpp:104]   --->   Operation 874 'load' 'W3_load_98' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 120> <RAM>
ST_68 : Operation 875 [1/2] (1.29ns)   --->   "%W3_load_110 = load i7 %W3_addr_110" [cnn.cpp:104]   --->   Operation 875 'load' 'W3_load_110' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 120> <RAM>

State 69 <SV = 68> <Delay = 1.44>
ST_69 : Operation 876 [1/1] (0.00ns)   --->   "%W2_addr_78 = getelementptr i16 %W2, i64 0, i64 78" [cnn.cpp:93]   --->   Operation 876 'getelementptr' 'W2_addr_78' <Predicate = true> <Delay = 0.00>
ST_69 : Operation 877 [1/1] (0.00ns)   --->   "%W2_addr_91 = getelementptr i16 %W2, i64 0, i64 91" [cnn.cpp:93]   --->   Operation 877 'getelementptr' 'W2_addr_91' <Predicate = true> <Delay = 0.00>
ST_69 : Operation 878 [1/1] (0.00ns)   --->   "%W3_addr_27 = getelementptr i16 %W3, i64 0, i64 27" [cnn.cpp:104]   --->   Operation 878 'getelementptr' 'W3_addr_27' <Predicate = true> <Delay = 0.00>
ST_69 : Operation 879 [1/1] (0.00ns)   --->   "%W3_addr_39 = getelementptr i16 %W3, i64 0, i64 39" [cnn.cpp:104]   --->   Operation 879 'getelementptr' 'W3_addr_39' <Predicate = true> <Delay = 0.00>
ST_69 : Operation 880 [1/1] (0.00ns)   --->   "%sum_5_loc_load = load i16 %sum_5_loc"   --->   Operation 880 'load' 'sum_5_loc_load' <Predicate = true> <Delay = 0.00>
ST_69 : Operation 881 [1/1] (0.00ns)   --->   "%trunc_ln80 = trunc i16 %sum_5_loc_load" [cnn.cpp:80]   --->   Operation 881 'trunc' 'trunc_ln80' <Predicate = true> <Delay = 0.00>
ST_69 : Operation 882 [1/2] (0.73ns)   --->   "%sum_12 = load i4 %b1_addr_1" [cnn.cpp:79]   --->   Operation 882 'load' 'sum_12' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14> <RAM>
ST_69 : Operation 883 [2/2] (0.46ns)   --->   "%call_ln79 = call void @cnn_Pipeline_VITIS_LOOP_80_1432, i16 %sum_12, i16 %W1, i15 %flattened_output, i15 %flattened_output_1, i15 %flattened_output_2, i15 %flattened_output_3, i15 %flattened_output_4, i15 %flattened_output_5, i15 %flattened_output_6, i15 %flattened_output_7, i15 %flattened_output_8, i15 %flattened_output_9, i15 %flattened_output_10, i15 %flattened_output_11, i15 %flattened_output_12, i15 %flattened_output_13, i16 %sum_8_loc" [cnn.cpp:79]   --->   Operation 883 'call' 'call_ln79' <Predicate = true> <Delay = 0.46> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_69 : Operation 884 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_5_loc_load, i32 15" [cnn.cpp:83]   --->   Operation 884 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_69 : Operation 885 [1/1] (0.35ns)   --->   "%output_fc1_14 = select i1 %tmp, i15 0, i15 %trunc_ln80" [cnn.cpp:83]   --->   Operation 885 'select' 'output_fc1_14' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_69 : Operation 886 [1/1] (0.00ns)   --->   "%sext_ln93 = sext i16 %W2_load" [cnn.cpp:93]   --->   Operation 886 'sext' 'sext_ln93' <Predicate = true> <Delay = 0.00>
ST_69 : Operation 887 [1/1] (0.00ns)   --->   "%zext_ln93 = zext i15 %output_fc1_14" [cnn.cpp:93]   --->   Operation 887 'zext' 'zext_ln93' <Predicate = true> <Delay = 0.00>
ST_69 : Operation 888 [3/3] (1.08ns) (grouped into DSP with root node add_ln93)   --->   "%mul_ln93 = mul i22 %sext_ln93, i22 %zext_ln93" [cnn.cpp:93]   --->   Operation 888 'mul' 'mul_ln93' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_69 : Operation 889 [1/1] (0.00ns)   --->   "%sext_ln93_14 = sext i16 %W2_load_14" [cnn.cpp:93]   --->   Operation 889 'sext' 'sext_ln93_14' <Predicate = true> <Delay = 0.00>
ST_69 : Operation 890 [3/3] (1.08ns) (grouped into DSP with root node add_ln93_14)   --->   "%mul_ln93_14 = mul i22 %sext_ln93_14, i22 %zext_ln93" [cnn.cpp:93]   --->   Operation 890 'mul' 'mul_ln93_14' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_69 : Operation 891 [1/2] (0.73ns)   --->   "%sum_29 = load i4 %b2_addr_2" [cnn.cpp:90]   --->   Operation 891 'load' 'sum_29' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 12> <RAM>
ST_69 : Operation 892 [1/1] (0.00ns)   --->   "%sext_ln93_28 = sext i16 %W2_load_28" [cnn.cpp:93]   --->   Operation 892 'sext' 'sext_ln93_28' <Predicate = true> <Delay = 0.00>
ST_69 : Operation 893 [3/3] (1.08ns) (grouped into DSP with root node add_ln93_28)   --->   "%mul_ln93_28 = mul i22 %sext_ln93_28, i22 %zext_ln93" [cnn.cpp:93]   --->   Operation 893 'mul' 'mul_ln93_28' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_69 : Operation 894 [1/2] (0.73ns)   --->   "%sum_30 = load i4 %b2_addr_3" [cnn.cpp:90]   --->   Operation 894 'load' 'sum_30' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 12> <RAM>
ST_69 : Operation 895 [1/1] (0.00ns)   --->   "%sext_ln93_42 = sext i16 %W2_load_42" [cnn.cpp:93]   --->   Operation 895 'sext' 'sext_ln93_42' <Predicate = true> <Delay = 0.00>
ST_69 : Operation 896 [3/3] (1.08ns) (grouped into DSP with root node add_ln93_42)   --->   "%mul_ln93_42 = mul i22 %sext_ln93_42, i22 %zext_ln93" [cnn.cpp:93]   --->   Operation 896 'mul' 'mul_ln93_42' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_69 : Operation 897 [1/2] (1.29ns)   --->   "%W2_load_52 = load i8 %W2_addr_52" [cnn.cpp:93]   --->   Operation 897 'load' 'W2_load_52' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 168> <RAM>
ST_69 : Operation 898 [1/1] (0.00ns)   --->   "%b2_addr_4 = getelementptr i16 %b2, i64 0, i64 4" [cnn.cpp:90]   --->   Operation 898 'getelementptr' 'b2_addr_4' <Predicate = true> <Delay = 0.00>
ST_69 : Operation 899 [2/2] (0.73ns)   --->   "%sum_31 = load i4 %b2_addr_4" [cnn.cpp:90]   --->   Operation 899 'load' 'sum_31' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 12> <RAM>
ST_69 : Operation 900 [1/1] (0.00ns)   --->   "%sext_ln93_56 = sext i16 %W2_load_56" [cnn.cpp:93]   --->   Operation 900 'sext' 'sext_ln93_56' <Predicate = true> <Delay = 0.00>
ST_69 : Operation 901 [3/3] (1.08ns) (grouped into DSP with root node add_ln93_56)   --->   "%mul_ln93_56 = mul i22 %sext_ln93_56, i22 %zext_ln93" [cnn.cpp:93]   --->   Operation 901 'mul' 'mul_ln93_56' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_69 : Operation 902 [1/2] (1.29ns)   --->   "%W2_load_65 = load i8 %W2_addr_65" [cnn.cpp:93]   --->   Operation 902 'load' 'W2_load_65' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 168> <RAM>
ST_69 : Operation 903 [1/1] (0.00ns)   --->   "%b2_addr_5 = getelementptr i16 %b2, i64 0, i64 5" [cnn.cpp:90]   --->   Operation 903 'getelementptr' 'b2_addr_5' <Predicate = true> <Delay = 0.00>
ST_69 : Operation 904 [2/2] (0.73ns)   --->   "%sum_32 = load i4 %b2_addr_5" [cnn.cpp:90]   --->   Operation 904 'load' 'sum_32' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 12> <RAM>
ST_69 : Operation 905 [1/1] (0.00ns)   --->   "%sext_ln93_70 = sext i16 %W2_load_70" [cnn.cpp:93]   --->   Operation 905 'sext' 'sext_ln93_70' <Predicate = true> <Delay = 0.00>
ST_69 : Operation 906 [3/3] (1.08ns) (grouped into DSP with root node add_ln93_70)   --->   "%mul_ln93_70 = mul i22 %sext_ln93_70, i22 %zext_ln93" [cnn.cpp:93]   --->   Operation 906 'mul' 'mul_ln93_70' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_69 : Operation 907 [2/2] (1.29ns)   --->   "%W2_load_78 = load i8 %W2_addr_78" [cnn.cpp:93]   --->   Operation 907 'load' 'W2_load_78' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 168> <RAM>
ST_69 : Operation 908 [1/1] (0.00ns)   --->   "%sext_ln93_84 = sext i16 %W2_load_84" [cnn.cpp:93]   --->   Operation 908 'sext' 'sext_ln93_84' <Predicate = true> <Delay = 0.00>
ST_69 : Operation 909 [3/3] (1.08ns) (grouped into DSP with root node add_ln93_84)   --->   "%mul_ln93_84 = mul i22 %sext_ln93_84, i22 %zext_ln93" [cnn.cpp:93]   --->   Operation 909 'mul' 'mul_ln93_84' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_69 : Operation 910 [2/2] (1.29ns)   --->   "%W2_load_91 = load i8 %W2_addr_91" [cnn.cpp:93]   --->   Operation 910 'load' 'W2_load_91' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 168> <RAM>
ST_69 : Operation 911 [1/1] (0.00ns)   --->   "%sext_ln93_98 = sext i16 %W2_load_98" [cnn.cpp:93]   --->   Operation 911 'sext' 'sext_ln93_98' <Predicate = true> <Delay = 0.00>
ST_69 : Operation 912 [3/3] (1.08ns) (grouped into DSP with root node add_ln93_98)   --->   "%mul_ln93_98 = mul i22 %sext_ln93_98, i22 %zext_ln93" [cnn.cpp:93]   --->   Operation 912 'mul' 'mul_ln93_98' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_69 : Operation 913 [1/2] (1.29ns)   --->   "%W3_load_3 = load i7 %W3_addr_3" [cnn.cpp:104]   --->   Operation 913 'load' 'W3_load_3' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 120> <RAM>
ST_69 : Operation 914 [1/2] (1.29ns)   --->   "%W3_load_15 = load i7 %W3_addr_15" [cnn.cpp:104]   --->   Operation 914 'load' 'W3_load_15' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 120> <RAM>
ST_69 : Operation 915 [2/2] (1.29ns)   --->   "%W3_load_27 = load i7 %W3_addr_27" [cnn.cpp:104]   --->   Operation 915 'load' 'W3_load_27' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 120> <RAM>
ST_69 : Operation 916 [2/2] (1.29ns)   --->   "%W3_load_39 = load i7 %W3_addr_39" [cnn.cpp:104]   --->   Operation 916 'load' 'W3_load_39' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 120> <RAM>

State 70 <SV = 69> <Delay = 1.29>
ST_70 : Operation 917 [1/1] (0.00ns)   --->   "%W2_addr_104 = getelementptr i16 %W2, i64 0, i64 104" [cnn.cpp:93]   --->   Operation 917 'getelementptr' 'W2_addr_104' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 918 [1/1] (0.00ns)   --->   "%W2_addr_117 = getelementptr i16 %W2, i64 0, i64 117" [cnn.cpp:93]   --->   Operation 918 'getelementptr' 'W2_addr_117' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 919 [1/1] (0.00ns)   --->   "%W3_addr_51 = getelementptr i16 %W3, i64 0, i64 51" [cnn.cpp:104]   --->   Operation 919 'getelementptr' 'W3_addr_51' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 920 [1/1] (0.00ns)   --->   "%W3_addr_63 = getelementptr i16 %W3, i64 0, i64 63" [cnn.cpp:104]   --->   Operation 920 'getelementptr' 'W3_addr_63' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 921 [1/2] (0.00ns)   --->   "%call_ln79 = call void @cnn_Pipeline_VITIS_LOOP_80_1432, i16 %sum_12, i16 %W1, i15 %flattened_output, i15 %flattened_output_1, i15 %flattened_output_2, i15 %flattened_output_3, i15 %flattened_output_4, i15 %flattened_output_5, i15 %flattened_output_6, i15 %flattened_output_7, i15 %flattened_output_8, i15 %flattened_output_9, i15 %flattened_output_10, i15 %flattened_output_11, i15 %flattened_output_12, i15 %flattened_output_13, i16 %sum_8_loc" [cnn.cpp:79]   --->   Operation 921 'call' 'call_ln79' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_70 : Operation 922 [1/1] (0.00ns)   --->   "%b1_addr_2 = getelementptr i16 %b1, i64 0, i64 2" [cnn.cpp:79]   --->   Operation 922 'getelementptr' 'b1_addr_2' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 923 [2/2] (0.73ns)   --->   "%sum_14 = load i4 %b1_addr_2" [cnn.cpp:79]   --->   Operation 923 'load' 'sum_14' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14> <RAM>
ST_70 : Operation 924 [2/3] (1.08ns) (grouped into DSP with root node add_ln93)   --->   "%mul_ln93 = mul i22 %sext_ln93, i22 %zext_ln93" [cnn.cpp:93]   --->   Operation 924 'mul' 'mul_ln93' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_70 : Operation 925 [2/3] (1.08ns) (grouped into DSP with root node add_ln93_14)   --->   "%mul_ln93_14 = mul i22 %sext_ln93_14, i22 %zext_ln93" [cnn.cpp:93]   --->   Operation 925 'mul' 'mul_ln93_14' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_70 : Operation 926 [2/3] (1.08ns) (grouped into DSP with root node add_ln93_28)   --->   "%mul_ln93_28 = mul i22 %sext_ln93_28, i22 %zext_ln93" [cnn.cpp:93]   --->   Operation 926 'mul' 'mul_ln93_28' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_70 : Operation 927 [2/3] (1.08ns) (grouped into DSP with root node add_ln93_42)   --->   "%mul_ln93_42 = mul i22 %sext_ln93_42, i22 %zext_ln93" [cnn.cpp:93]   --->   Operation 927 'mul' 'mul_ln93_42' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_70 : Operation 928 [1/2] (0.73ns)   --->   "%sum_31 = load i4 %b2_addr_4" [cnn.cpp:90]   --->   Operation 928 'load' 'sum_31' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 12> <RAM>
ST_70 : Operation 929 [2/3] (1.08ns) (grouped into DSP with root node add_ln93_56)   --->   "%mul_ln93_56 = mul i22 %sext_ln93_56, i22 %zext_ln93" [cnn.cpp:93]   --->   Operation 929 'mul' 'mul_ln93_56' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_70 : Operation 930 [1/2] (0.73ns)   --->   "%sum_32 = load i4 %b2_addr_5" [cnn.cpp:90]   --->   Operation 930 'load' 'sum_32' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 12> <RAM>
ST_70 : Operation 931 [2/3] (1.08ns) (grouped into DSP with root node add_ln93_70)   --->   "%mul_ln93_70 = mul i22 %sext_ln93_70, i22 %zext_ln93" [cnn.cpp:93]   --->   Operation 931 'mul' 'mul_ln93_70' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_70 : Operation 932 [1/2] (1.29ns)   --->   "%W2_load_78 = load i8 %W2_addr_78" [cnn.cpp:93]   --->   Operation 932 'load' 'W2_load_78' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 168> <RAM>
ST_70 : Operation 933 [1/1] (0.00ns)   --->   "%b2_addr_6 = getelementptr i16 %b2, i64 0, i64 6" [cnn.cpp:90]   --->   Operation 933 'getelementptr' 'b2_addr_6' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 934 [2/2] (0.73ns)   --->   "%sum_33 = load i4 %b2_addr_6" [cnn.cpp:90]   --->   Operation 934 'load' 'sum_33' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 12> <RAM>
ST_70 : Operation 935 [2/3] (1.08ns) (grouped into DSP with root node add_ln93_84)   --->   "%mul_ln93_84 = mul i22 %sext_ln93_84, i22 %zext_ln93" [cnn.cpp:93]   --->   Operation 935 'mul' 'mul_ln93_84' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_70 : Operation 936 [1/2] (1.29ns)   --->   "%W2_load_91 = load i8 %W2_addr_91" [cnn.cpp:93]   --->   Operation 936 'load' 'W2_load_91' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 168> <RAM>
ST_70 : Operation 937 [1/1] (0.00ns)   --->   "%b2_addr_7 = getelementptr i16 %b2, i64 0, i64 7" [cnn.cpp:90]   --->   Operation 937 'getelementptr' 'b2_addr_7' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 938 [2/2] (0.73ns)   --->   "%sum_34 = load i4 %b2_addr_7" [cnn.cpp:90]   --->   Operation 938 'load' 'sum_34' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 12> <RAM>
ST_70 : Operation 939 [2/3] (1.08ns) (grouped into DSP with root node add_ln93_98)   --->   "%mul_ln93_98 = mul i22 %sext_ln93_98, i22 %zext_ln93" [cnn.cpp:93]   --->   Operation 939 'mul' 'mul_ln93_98' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_70 : Operation 940 [2/2] (1.29ns)   --->   "%W2_load_104 = load i8 %W2_addr_104" [cnn.cpp:93]   --->   Operation 940 'load' 'W2_load_104' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 168> <RAM>
ST_70 : Operation 941 [1/1] (0.00ns)   --->   "%sext_ln93_112 = sext i16 %W2_load_112" [cnn.cpp:93]   --->   Operation 941 'sext' 'sext_ln93_112' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 942 [3/3] (1.08ns) (grouped into DSP with root node add_ln93_112)   --->   "%mul_ln93_112 = mul i22 %sext_ln93_112, i22 %zext_ln93" [cnn.cpp:93]   --->   Operation 942 'mul' 'mul_ln93_112' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_70 : Operation 943 [2/2] (1.29ns)   --->   "%W2_load_117 = load i8 %W2_addr_117" [cnn.cpp:93]   --->   Operation 943 'load' 'W2_load_117' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 168> <RAM>
ST_70 : Operation 944 [1/1] (0.00ns)   --->   "%sext_ln93_126 = sext i16 %W2_load_126" [cnn.cpp:93]   --->   Operation 944 'sext' 'sext_ln93_126' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 945 [3/3] (1.08ns) (grouped into DSP with root node add_ln93_126)   --->   "%mul_ln93_126 = mul i22 %sext_ln93_126, i22 %zext_ln93" [cnn.cpp:93]   --->   Operation 945 'mul' 'mul_ln93_126' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_70 : Operation 946 [1/2] (1.29ns)   --->   "%W3_load_27 = load i7 %W3_addr_27" [cnn.cpp:104]   --->   Operation 946 'load' 'W3_load_27' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 120> <RAM>
ST_70 : Operation 947 [1/2] (1.29ns)   --->   "%W3_load_39 = load i7 %W3_addr_39" [cnn.cpp:104]   --->   Operation 947 'load' 'W3_load_39' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 120> <RAM>
ST_70 : Operation 948 [2/2] (1.29ns)   --->   "%W3_load_51 = load i7 %W3_addr_51" [cnn.cpp:104]   --->   Operation 948 'load' 'W3_load_51' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 120> <RAM>
ST_70 : Operation 949 [2/2] (1.29ns)   --->   "%W3_load_63 = load i7 %W3_addr_63" [cnn.cpp:104]   --->   Operation 949 'load' 'W3_load_63' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 120> <RAM>

State 71 <SV = 70> <Delay = 1.56>
ST_71 : Operation 950 [1/1] (0.00ns)   --->   "%W2_addr_130 = getelementptr i16 %W2, i64 0, i64 130" [cnn.cpp:93]   --->   Operation 950 'getelementptr' 'W2_addr_130' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 951 [1/1] (0.00ns)   --->   "%W2_addr_143 = getelementptr i16 %W2, i64 0, i64 143" [cnn.cpp:93]   --->   Operation 951 'getelementptr' 'W2_addr_143' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 952 [1/1] (0.00ns)   --->   "%W3_addr_75 = getelementptr i16 %W3, i64 0, i64 75" [cnn.cpp:104]   --->   Operation 952 'getelementptr' 'W3_addr_75' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 953 [1/1] (0.00ns)   --->   "%W3_addr_87 = getelementptr i16 %W3, i64 0, i64 87" [cnn.cpp:104]   --->   Operation 953 'getelementptr' 'W3_addr_87' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 954 [1/1] (0.00ns)   --->   "%sum_8_loc_load = load i16 %sum_8_loc"   --->   Operation 954 'load' 'sum_8_loc_load' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 955 [1/1] (0.00ns)   --->   "%trunc_ln80_1 = trunc i16 %sum_8_loc_load" [cnn.cpp:80]   --->   Operation 955 'trunc' 'trunc_ln80_1' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 956 [1/2] (0.73ns)   --->   "%sum_14 = load i4 %b1_addr_2" [cnn.cpp:79]   --->   Operation 956 'load' 'sum_14' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14> <RAM>
ST_71 : Operation 957 [2/2] (0.46ns)   --->   "%call_ln79 = call void @cnn_Pipeline_VITIS_LOOP_80_1433, i16 %sum_14, i16 %W1, i15 %flattened_output, i15 %flattened_output_1, i15 %flattened_output_2, i15 %flattened_output_3, i15 %flattened_output_4, i15 %flattened_output_5, i15 %flattened_output_6, i15 %flattened_output_7, i15 %flattened_output_8, i15 %flattened_output_9, i15 %flattened_output_10, i15 %flattened_output_11, i15 %flattened_output_12, i15 %flattened_output_13, i16 %sum_11_loc" [cnn.cpp:79]   --->   Operation 957 'call' 'call_ln79' <Predicate = true> <Delay = 0.46> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_71 : Operation 958 [1/1] (0.00ns)   --->   "%tmp_92 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_8_loc_load, i32 15" [cnn.cpp:83]   --->   Operation 958 'bitselect' 'tmp_92' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 959 [1/1] (0.35ns)   --->   "%output_fc1_15 = select i1 %tmp_92, i15 0, i15 %trunc_ln80_1" [cnn.cpp:83]   --->   Operation 959 'select' 'output_fc1_15' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_71 : Operation 960 [1/1] (0.00ns)   --->   "%shl_ln2 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %sum_27, i6 0" [cnn.cpp:93]   --->   Operation 960 'bitconcatenate' 'shl_ln2' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 961 [1/3] (0.00ns) (grouped into DSP with root node add_ln93)   --->   "%mul_ln93 = mul i22 %sext_ln93, i22 %zext_ln93" [cnn.cpp:93]   --->   Operation 961 'mul' 'mul_ln93' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_71 : Operation 962 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln93 = add i22 %shl_ln2, i22 %mul_ln93" [cnn.cpp:93]   --->   Operation 962 'add' 'add_ln93' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_71 : Operation 963 [1/1] (0.00ns)   --->   "%sext_ln93_1 = sext i16 %W2_load_1" [cnn.cpp:93]   --->   Operation 963 'sext' 'sext_ln93_1' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 964 [1/1] (0.00ns)   --->   "%zext_ln93_1 = zext i15 %output_fc1_15" [cnn.cpp:93]   --->   Operation 964 'zext' 'zext_ln93_1' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 965 [3/3] (1.08ns) (grouped into DSP with root node add_ln93_1)   --->   "%mul_ln93_1 = mul i22 %sext_ln93_1, i22 %zext_ln93_1" [cnn.cpp:93]   --->   Operation 965 'mul' 'mul_ln93_1' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_71 : Operation 966 [1/1] (0.00ns)   --->   "%shl_ln93_13 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %sum_28, i6 0" [cnn.cpp:93]   --->   Operation 966 'bitconcatenate' 'shl_ln93_13' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 967 [1/3] (0.00ns) (grouped into DSP with root node add_ln93_14)   --->   "%mul_ln93_14 = mul i22 %sext_ln93_14, i22 %zext_ln93" [cnn.cpp:93]   --->   Operation 967 'mul' 'mul_ln93_14' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_71 : Operation 968 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln93_14 = add i22 %shl_ln93_13, i22 %mul_ln93_14" [cnn.cpp:93]   --->   Operation 968 'add' 'add_ln93_14' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_71 : Operation 969 [1/1] (0.00ns)   --->   "%sext_ln93_15 = sext i16 %W2_load_15" [cnn.cpp:93]   --->   Operation 969 'sext' 'sext_ln93_15' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 970 [3/3] (1.08ns) (grouped into DSP with root node add_ln93_15)   --->   "%mul_ln93_15 = mul i22 %sext_ln93_15, i22 %zext_ln93_1" [cnn.cpp:93]   --->   Operation 970 'mul' 'mul_ln93_15' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_71 : Operation 971 [1/1] (0.00ns)   --->   "%shl_ln93_27 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %sum_29, i6 0" [cnn.cpp:93]   --->   Operation 971 'bitconcatenate' 'shl_ln93_27' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 972 [1/3] (0.00ns) (grouped into DSP with root node add_ln93_28)   --->   "%mul_ln93_28 = mul i22 %sext_ln93_28, i22 %zext_ln93" [cnn.cpp:93]   --->   Operation 972 'mul' 'mul_ln93_28' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_71 : Operation 973 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln93_28 = add i22 %shl_ln93_27, i22 %mul_ln93_28" [cnn.cpp:93]   --->   Operation 973 'add' 'add_ln93_28' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_71 : Operation 974 [1/1] (0.00ns)   --->   "%sext_ln93_29 = sext i16 %W2_load_29" [cnn.cpp:93]   --->   Operation 974 'sext' 'sext_ln93_29' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 975 [3/3] (1.08ns) (grouped into DSP with root node add_ln93_29)   --->   "%mul_ln93_29 = mul i22 %sext_ln93_29, i22 %zext_ln93_1" [cnn.cpp:93]   --->   Operation 975 'mul' 'mul_ln93_29' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_71 : Operation 976 [1/1] (0.00ns)   --->   "%shl_ln93_41 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %sum_30, i6 0" [cnn.cpp:93]   --->   Operation 976 'bitconcatenate' 'shl_ln93_41' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 977 [1/3] (0.00ns) (grouped into DSP with root node add_ln93_42)   --->   "%mul_ln93_42 = mul i22 %sext_ln93_42, i22 %zext_ln93" [cnn.cpp:93]   --->   Operation 977 'mul' 'mul_ln93_42' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_71 : Operation 978 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln93_42 = add i22 %shl_ln93_41, i22 %mul_ln93_42" [cnn.cpp:93]   --->   Operation 978 'add' 'add_ln93_42' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_71 : Operation 979 [1/1] (0.00ns)   --->   "%sext_ln93_43 = sext i16 %W2_load_43" [cnn.cpp:93]   --->   Operation 979 'sext' 'sext_ln93_43' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 980 [3/3] (1.08ns) (grouped into DSP with root node add_ln93_43)   --->   "%mul_ln93_43 = mul i22 %sext_ln93_43, i22 %zext_ln93_1" [cnn.cpp:93]   --->   Operation 980 'mul' 'mul_ln93_43' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_71 : Operation 981 [1/1] (0.00ns)   --->   "%shl_ln93_55 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %sum_31, i6 0" [cnn.cpp:93]   --->   Operation 981 'bitconcatenate' 'shl_ln93_55' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 982 [1/3] (0.00ns) (grouped into DSP with root node add_ln93_56)   --->   "%mul_ln93_56 = mul i22 %sext_ln93_56, i22 %zext_ln93" [cnn.cpp:93]   --->   Operation 982 'mul' 'mul_ln93_56' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_71 : Operation 983 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln93_56 = add i22 %shl_ln93_55, i22 %mul_ln93_56" [cnn.cpp:93]   --->   Operation 983 'add' 'add_ln93_56' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_71 : Operation 984 [1/1] (0.00ns)   --->   "%sext_ln93_57 = sext i16 %W2_load_57" [cnn.cpp:93]   --->   Operation 984 'sext' 'sext_ln93_57' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 985 [3/3] (1.08ns) (grouped into DSP with root node add_ln93_57)   --->   "%mul_ln93_57 = mul i22 %sext_ln93_57, i22 %zext_ln93_1" [cnn.cpp:93]   --->   Operation 985 'mul' 'mul_ln93_57' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_71 : Operation 986 [1/1] (0.00ns)   --->   "%shl_ln93_69 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %sum_32, i6 0" [cnn.cpp:93]   --->   Operation 986 'bitconcatenate' 'shl_ln93_69' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 987 [1/3] (0.00ns) (grouped into DSP with root node add_ln93_70)   --->   "%mul_ln93_70 = mul i22 %sext_ln93_70, i22 %zext_ln93" [cnn.cpp:93]   --->   Operation 987 'mul' 'mul_ln93_70' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_71 : Operation 988 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln93_70 = add i22 %shl_ln93_69, i22 %mul_ln93_70" [cnn.cpp:93]   --->   Operation 988 'add' 'add_ln93_70' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_71 : Operation 989 [1/1] (0.00ns)   --->   "%sext_ln93_71 = sext i16 %W2_load_71" [cnn.cpp:93]   --->   Operation 989 'sext' 'sext_ln93_71' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 990 [3/3] (1.08ns) (grouped into DSP with root node add_ln93_71)   --->   "%mul_ln93_71 = mul i22 %sext_ln93_71, i22 %zext_ln93_1" [cnn.cpp:93]   --->   Operation 990 'mul' 'mul_ln93_71' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_71 : Operation 991 [1/2] (0.73ns)   --->   "%sum_33 = load i4 %b2_addr_6" [cnn.cpp:90]   --->   Operation 991 'load' 'sum_33' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 12> <RAM>
ST_71 : Operation 992 [1/1] (0.00ns)   --->   "%shl_ln93_83 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %sum_33, i6 0" [cnn.cpp:93]   --->   Operation 992 'bitconcatenate' 'shl_ln93_83' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 993 [1/3] (0.00ns) (grouped into DSP with root node add_ln93_84)   --->   "%mul_ln93_84 = mul i22 %sext_ln93_84, i22 %zext_ln93" [cnn.cpp:93]   --->   Operation 993 'mul' 'mul_ln93_84' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_71 : Operation 994 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln93_84 = add i22 %shl_ln93_83, i22 %mul_ln93_84" [cnn.cpp:93]   --->   Operation 994 'add' 'add_ln93_84' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_71 : Operation 995 [1/1] (0.00ns)   --->   "%sext_ln93_85 = sext i16 %W2_load_85" [cnn.cpp:93]   --->   Operation 995 'sext' 'sext_ln93_85' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 996 [3/3] (1.08ns) (grouped into DSP with root node add_ln93_85)   --->   "%mul_ln93_85 = mul i22 %sext_ln93_85, i22 %zext_ln93_1" [cnn.cpp:93]   --->   Operation 996 'mul' 'mul_ln93_85' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_71 : Operation 997 [1/2] (0.73ns)   --->   "%sum_34 = load i4 %b2_addr_7" [cnn.cpp:90]   --->   Operation 997 'load' 'sum_34' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 12> <RAM>
ST_71 : Operation 998 [1/1] (0.00ns)   --->   "%shl_ln93_97 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %sum_34, i6 0" [cnn.cpp:93]   --->   Operation 998 'bitconcatenate' 'shl_ln93_97' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 999 [1/3] (0.00ns) (grouped into DSP with root node add_ln93_98)   --->   "%mul_ln93_98 = mul i22 %sext_ln93_98, i22 %zext_ln93" [cnn.cpp:93]   --->   Operation 999 'mul' 'mul_ln93_98' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_71 : Operation 1000 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln93_98 = add i22 %shl_ln93_97, i22 %mul_ln93_98" [cnn.cpp:93]   --->   Operation 1000 'add' 'add_ln93_98' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_71 : Operation 1001 [1/1] (0.00ns)   --->   "%sext_ln93_99 = sext i16 %W2_load_99" [cnn.cpp:93]   --->   Operation 1001 'sext' 'sext_ln93_99' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 1002 [3/3] (1.08ns) (grouped into DSP with root node add_ln93_99)   --->   "%mul_ln93_99 = mul i22 %sext_ln93_99, i22 %zext_ln93_1" [cnn.cpp:93]   --->   Operation 1002 'mul' 'mul_ln93_99' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_71 : Operation 1003 [1/2] (1.29ns)   --->   "%W2_load_104 = load i8 %W2_addr_104" [cnn.cpp:93]   --->   Operation 1003 'load' 'W2_load_104' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 168> <RAM>
ST_71 : Operation 1004 [1/1] (0.00ns)   --->   "%b2_addr_8 = getelementptr i16 %b2, i64 0, i64 8" [cnn.cpp:90]   --->   Operation 1004 'getelementptr' 'b2_addr_8' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 1005 [2/2] (0.73ns)   --->   "%sum_35 = load i4 %b2_addr_8" [cnn.cpp:90]   --->   Operation 1005 'load' 'sum_35' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 12> <RAM>
ST_71 : Operation 1006 [2/3] (1.08ns) (grouped into DSP with root node add_ln93_112)   --->   "%mul_ln93_112 = mul i22 %sext_ln93_112, i22 %zext_ln93" [cnn.cpp:93]   --->   Operation 1006 'mul' 'mul_ln93_112' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_71 : Operation 1007 [1/1] (0.00ns)   --->   "%sext_ln93_113 = sext i16 %W2_load_113" [cnn.cpp:93]   --->   Operation 1007 'sext' 'sext_ln93_113' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 1008 [3/3] (1.08ns) (grouped into DSP with root node add_ln93_113)   --->   "%mul_ln93_113 = mul i22 %sext_ln93_113, i22 %zext_ln93_1" [cnn.cpp:93]   --->   Operation 1008 'mul' 'mul_ln93_113' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_71 : Operation 1009 [1/2] (1.29ns)   --->   "%W2_load_117 = load i8 %W2_addr_117" [cnn.cpp:93]   --->   Operation 1009 'load' 'W2_load_117' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 168> <RAM>
ST_71 : Operation 1010 [1/1] (0.00ns)   --->   "%b2_addr_9 = getelementptr i16 %b2, i64 0, i64 9" [cnn.cpp:90]   --->   Operation 1010 'getelementptr' 'b2_addr_9' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 1011 [2/2] (0.73ns)   --->   "%sum_36 = load i4 %b2_addr_9" [cnn.cpp:90]   --->   Operation 1011 'load' 'sum_36' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 12> <RAM>
ST_71 : Operation 1012 [2/3] (1.08ns) (grouped into DSP with root node add_ln93_126)   --->   "%mul_ln93_126 = mul i22 %sext_ln93_126, i22 %zext_ln93" [cnn.cpp:93]   --->   Operation 1012 'mul' 'mul_ln93_126' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_71 : Operation 1013 [1/1] (0.00ns)   --->   "%sext_ln93_127 = sext i16 %W2_load_127" [cnn.cpp:93]   --->   Operation 1013 'sext' 'sext_ln93_127' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 1014 [3/3] (1.08ns) (grouped into DSP with root node add_ln93_127)   --->   "%mul_ln93_127 = mul i22 %sext_ln93_127, i22 %zext_ln93_1" [cnn.cpp:93]   --->   Operation 1014 'mul' 'mul_ln93_127' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_71 : Operation 1015 [2/2] (1.29ns)   --->   "%W2_load_130 = load i8 %W2_addr_130" [cnn.cpp:93]   --->   Operation 1015 'load' 'W2_load_130' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 168> <RAM>
ST_71 : Operation 1016 [1/1] (0.00ns)   --->   "%sext_ln93_140 = sext i16 %W2_load_140" [cnn.cpp:93]   --->   Operation 1016 'sext' 'sext_ln93_140' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 1017 [3/3] (1.08ns) (grouped into DSP with root node add_ln93_140)   --->   "%mul_ln93_140 = mul i22 %sext_ln93_140, i22 %zext_ln93" [cnn.cpp:93]   --->   Operation 1017 'mul' 'mul_ln93_140' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_71 : Operation 1018 [2/2] (1.29ns)   --->   "%W2_load_143 = load i8 %W2_addr_143" [cnn.cpp:93]   --->   Operation 1018 'load' 'W2_load_143' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 168> <RAM>
ST_71 : Operation 1019 [1/1] (0.00ns)   --->   "%sext_ln93_154 = sext i16 %W2_load_154" [cnn.cpp:93]   --->   Operation 1019 'sext' 'sext_ln93_154' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 1020 [3/3] (1.08ns) (grouped into DSP with root node add_ln93_154)   --->   "%mul_ln93_154 = mul i22 %sext_ln93_154, i22 %zext_ln93" [cnn.cpp:93]   --->   Operation 1020 'mul' 'mul_ln93_154' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_71 : Operation 1021 [1/2] (1.29ns)   --->   "%W3_load_51 = load i7 %W3_addr_51" [cnn.cpp:104]   --->   Operation 1021 'load' 'W3_load_51' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 120> <RAM>
ST_71 : Operation 1022 [1/2] (1.29ns)   --->   "%W3_load_63 = load i7 %W3_addr_63" [cnn.cpp:104]   --->   Operation 1022 'load' 'W3_load_63' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 120> <RAM>
ST_71 : Operation 1023 [2/2] (1.29ns)   --->   "%W3_load_75 = load i7 %W3_addr_75" [cnn.cpp:104]   --->   Operation 1023 'load' 'W3_load_75' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 120> <RAM>
ST_71 : Operation 1024 [2/2] (1.29ns)   --->   "%W3_load_87 = load i7 %W3_addr_87" [cnn.cpp:104]   --->   Operation 1024 'load' 'W3_load_87' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 120> <RAM>

State 72 <SV = 71> <Delay = 1.56>
ST_72 : Operation 1025 [1/1] (0.00ns)   --->   "%W2_addr_27 = getelementptr i16 %W2, i64 0, i64 27" [cnn.cpp:93]   --->   Operation 1025 'getelementptr' 'W2_addr_27' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 1026 [1/1] (0.00ns)   --->   "%W2_addr_156 = getelementptr i16 %W2, i64 0, i64 156" [cnn.cpp:93]   --->   Operation 1026 'getelementptr' 'W2_addr_156' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 1027 [1/1] (0.00ns)   --->   "%W3_addr_99 = getelementptr i16 %W3, i64 0, i64 99" [cnn.cpp:104]   --->   Operation 1027 'getelementptr' 'W3_addr_99' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 1028 [1/1] (0.00ns)   --->   "%W3_addr_111 = getelementptr i16 %W3, i64 0, i64 111" [cnn.cpp:104]   --->   Operation 1028 'getelementptr' 'W3_addr_111' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 1029 [1/2] (0.00ns)   --->   "%call_ln79 = call void @cnn_Pipeline_VITIS_LOOP_80_1433, i16 %sum_14, i16 %W1, i15 %flattened_output, i15 %flattened_output_1, i15 %flattened_output_2, i15 %flattened_output_3, i15 %flattened_output_4, i15 %flattened_output_5, i15 %flattened_output_6, i15 %flattened_output_7, i15 %flattened_output_8, i15 %flattened_output_9, i15 %flattened_output_10, i15 %flattened_output_11, i15 %flattened_output_12, i15 %flattened_output_13, i16 %sum_11_loc" [cnn.cpp:79]   --->   Operation 1029 'call' 'call_ln79' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_72 : Operation 1030 [1/1] (0.00ns)   --->   "%b1_addr_3 = getelementptr i16 %b1, i64 0, i64 3" [cnn.cpp:79]   --->   Operation 1030 'getelementptr' 'b1_addr_3' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 1031 [2/2] (0.73ns)   --->   "%sum_15 = load i4 %b1_addr_3" [cnn.cpp:79]   --->   Operation 1031 'load' 'sum_15' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14> <RAM>
ST_72 : Operation 1032 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln93 = add i22 %shl_ln2, i22 %mul_ln93" [cnn.cpp:93]   --->   Operation 1032 'add' 'add_ln93' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_72 : Operation 1033 [1/1] (0.00ns)   --->   "%tmp_s = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %add_ln93, i32 6, i32 21" [cnn.cpp:93]   --->   Operation 1033 'partselect' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 1034 [2/3] (1.08ns) (grouped into DSP with root node add_ln93_1)   --->   "%mul_ln93_1 = mul i22 %sext_ln93_1, i22 %zext_ln93_1" [cnn.cpp:93]   --->   Operation 1034 'mul' 'mul_ln93_1' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_72 : Operation 1035 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln93_14 = add i22 %shl_ln93_13, i22 %mul_ln93_14" [cnn.cpp:93]   --->   Operation 1035 'add' 'add_ln93_14' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_72 : Operation 1036 [1/1] (0.00ns)   --->   "%tmp_118 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %add_ln93_14, i32 6, i32 21" [cnn.cpp:93]   --->   Operation 1036 'partselect' 'tmp_118' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 1037 [2/3] (1.08ns) (grouped into DSP with root node add_ln93_15)   --->   "%mul_ln93_15 = mul i22 %sext_ln93_15, i22 %zext_ln93_1" [cnn.cpp:93]   --->   Operation 1037 'mul' 'mul_ln93_15' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_72 : Operation 1038 [2/2] (1.29ns)   --->   "%W2_load_27 = load i8 %W2_addr_27" [cnn.cpp:93]   --->   Operation 1038 'load' 'W2_load_27' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 168> <RAM>
ST_72 : Operation 1039 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln93_28 = add i22 %shl_ln93_27, i22 %mul_ln93_28" [cnn.cpp:93]   --->   Operation 1039 'add' 'add_ln93_28' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_72 : Operation 1040 [1/1] (0.00ns)   --->   "%tmp_132 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %add_ln93_28, i32 6, i32 21" [cnn.cpp:93]   --->   Operation 1040 'partselect' 'tmp_132' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 1041 [2/3] (1.08ns) (grouped into DSP with root node add_ln93_29)   --->   "%mul_ln93_29 = mul i22 %sext_ln93_29, i22 %zext_ln93_1" [cnn.cpp:93]   --->   Operation 1041 'mul' 'mul_ln93_29' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_72 : Operation 1042 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln93_42 = add i22 %shl_ln93_41, i22 %mul_ln93_42" [cnn.cpp:93]   --->   Operation 1042 'add' 'add_ln93_42' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_72 : Operation 1043 [1/1] (0.00ns)   --->   "%tmp_146 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %add_ln93_42, i32 6, i32 21" [cnn.cpp:93]   --->   Operation 1043 'partselect' 'tmp_146' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 1044 [2/3] (1.08ns) (grouped into DSP with root node add_ln93_43)   --->   "%mul_ln93_43 = mul i22 %sext_ln93_43, i22 %zext_ln93_1" [cnn.cpp:93]   --->   Operation 1044 'mul' 'mul_ln93_43' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_72 : Operation 1045 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln93_56 = add i22 %shl_ln93_55, i22 %mul_ln93_56" [cnn.cpp:93]   --->   Operation 1045 'add' 'add_ln93_56' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_72 : Operation 1046 [1/1] (0.00ns)   --->   "%tmp_160 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %add_ln93_56, i32 6, i32 21" [cnn.cpp:93]   --->   Operation 1046 'partselect' 'tmp_160' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 1047 [2/3] (1.08ns) (grouped into DSP with root node add_ln93_57)   --->   "%mul_ln93_57 = mul i22 %sext_ln93_57, i22 %zext_ln93_1" [cnn.cpp:93]   --->   Operation 1047 'mul' 'mul_ln93_57' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_72 : Operation 1048 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln93_70 = add i22 %shl_ln93_69, i22 %mul_ln93_70" [cnn.cpp:93]   --->   Operation 1048 'add' 'add_ln93_70' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_72 : Operation 1049 [1/1] (0.00ns)   --->   "%tmp_174 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %add_ln93_70, i32 6, i32 21" [cnn.cpp:93]   --->   Operation 1049 'partselect' 'tmp_174' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 1050 [2/3] (1.08ns) (grouped into DSP with root node add_ln93_71)   --->   "%mul_ln93_71 = mul i22 %sext_ln93_71, i22 %zext_ln93_1" [cnn.cpp:93]   --->   Operation 1050 'mul' 'mul_ln93_71' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_72 : Operation 1051 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln93_84 = add i22 %shl_ln93_83, i22 %mul_ln93_84" [cnn.cpp:93]   --->   Operation 1051 'add' 'add_ln93_84' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_72 : Operation 1052 [1/1] (0.00ns)   --->   "%tmp_188 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %add_ln93_84, i32 6, i32 21" [cnn.cpp:93]   --->   Operation 1052 'partselect' 'tmp_188' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 1053 [2/3] (1.08ns) (grouped into DSP with root node add_ln93_85)   --->   "%mul_ln93_85 = mul i22 %sext_ln93_85, i22 %zext_ln93_1" [cnn.cpp:93]   --->   Operation 1053 'mul' 'mul_ln93_85' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_72 : Operation 1054 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln93_98 = add i22 %shl_ln93_97, i22 %mul_ln93_98" [cnn.cpp:93]   --->   Operation 1054 'add' 'add_ln93_98' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_72 : Operation 1055 [1/1] (0.00ns)   --->   "%tmp_202 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %add_ln93_98, i32 6, i32 21" [cnn.cpp:93]   --->   Operation 1055 'partselect' 'tmp_202' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 1056 [2/3] (1.08ns) (grouped into DSP with root node add_ln93_99)   --->   "%mul_ln93_99 = mul i22 %sext_ln93_99, i22 %zext_ln93_1" [cnn.cpp:93]   --->   Operation 1056 'mul' 'mul_ln93_99' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_72 : Operation 1057 [1/2] (0.73ns)   --->   "%sum_35 = load i4 %b2_addr_8" [cnn.cpp:90]   --->   Operation 1057 'load' 'sum_35' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 12> <RAM>
ST_72 : Operation 1058 [1/1] (0.00ns)   --->   "%shl_ln93_111 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %sum_35, i6 0" [cnn.cpp:93]   --->   Operation 1058 'bitconcatenate' 'shl_ln93_111' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 1059 [1/3] (0.00ns) (grouped into DSP with root node add_ln93_112)   --->   "%mul_ln93_112 = mul i22 %sext_ln93_112, i22 %zext_ln93" [cnn.cpp:93]   --->   Operation 1059 'mul' 'mul_ln93_112' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_72 : Operation 1060 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln93_112 = add i22 %shl_ln93_111, i22 %mul_ln93_112" [cnn.cpp:93]   --->   Operation 1060 'add' 'add_ln93_112' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_72 : Operation 1061 [2/3] (1.08ns) (grouped into DSP with root node add_ln93_113)   --->   "%mul_ln93_113 = mul i22 %sext_ln93_113, i22 %zext_ln93_1" [cnn.cpp:93]   --->   Operation 1061 'mul' 'mul_ln93_113' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_72 : Operation 1062 [1/2] (0.73ns)   --->   "%sum_36 = load i4 %b2_addr_9" [cnn.cpp:90]   --->   Operation 1062 'load' 'sum_36' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 12> <RAM>
ST_72 : Operation 1063 [1/1] (0.00ns)   --->   "%shl_ln93_125 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %sum_36, i6 0" [cnn.cpp:93]   --->   Operation 1063 'bitconcatenate' 'shl_ln93_125' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 1064 [1/3] (0.00ns) (grouped into DSP with root node add_ln93_126)   --->   "%mul_ln93_126 = mul i22 %sext_ln93_126, i22 %zext_ln93" [cnn.cpp:93]   --->   Operation 1064 'mul' 'mul_ln93_126' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_72 : Operation 1065 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln93_126 = add i22 %shl_ln93_125, i22 %mul_ln93_126" [cnn.cpp:93]   --->   Operation 1065 'add' 'add_ln93_126' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_72 : Operation 1066 [2/3] (1.08ns) (grouped into DSP with root node add_ln93_127)   --->   "%mul_ln93_127 = mul i22 %sext_ln93_127, i22 %zext_ln93_1" [cnn.cpp:93]   --->   Operation 1066 'mul' 'mul_ln93_127' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_72 : Operation 1067 [1/2] (1.29ns)   --->   "%W2_load_130 = load i8 %W2_addr_130" [cnn.cpp:93]   --->   Operation 1067 'load' 'W2_load_130' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 168> <RAM>
ST_72 : Operation 1068 [1/1] (0.00ns)   --->   "%b2_addr_10 = getelementptr i16 %b2, i64 0, i64 10" [cnn.cpp:90]   --->   Operation 1068 'getelementptr' 'b2_addr_10' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 1069 [2/2] (0.73ns)   --->   "%sum_37 = load i4 %b2_addr_10" [cnn.cpp:90]   --->   Operation 1069 'load' 'sum_37' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 12> <RAM>
ST_72 : Operation 1070 [2/3] (1.08ns) (grouped into DSP with root node add_ln93_140)   --->   "%mul_ln93_140 = mul i22 %sext_ln93_140, i22 %zext_ln93" [cnn.cpp:93]   --->   Operation 1070 'mul' 'mul_ln93_140' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_72 : Operation 1071 [1/1] (0.00ns)   --->   "%sext_ln93_141 = sext i16 %W2_load_141" [cnn.cpp:93]   --->   Operation 1071 'sext' 'sext_ln93_141' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 1072 [3/3] (1.08ns) (grouped into DSP with root node add_ln93_141)   --->   "%mul_ln93_141 = mul i22 %sext_ln93_141, i22 %zext_ln93_1" [cnn.cpp:93]   --->   Operation 1072 'mul' 'mul_ln93_141' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_72 : Operation 1073 [1/2] (1.29ns)   --->   "%W2_load_143 = load i8 %W2_addr_143" [cnn.cpp:93]   --->   Operation 1073 'load' 'W2_load_143' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 168> <RAM>
ST_72 : Operation 1074 [1/1] (0.00ns)   --->   "%b2_addr_11 = getelementptr i16 %b2, i64 0, i64 11" [cnn.cpp:90]   --->   Operation 1074 'getelementptr' 'b2_addr_11' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 1075 [2/2] (0.73ns)   --->   "%sum_38 = load i4 %b2_addr_11" [cnn.cpp:90]   --->   Operation 1075 'load' 'sum_38' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 12> <RAM>
ST_72 : Operation 1076 [2/3] (1.08ns) (grouped into DSP with root node add_ln93_154)   --->   "%mul_ln93_154 = mul i22 %sext_ln93_154, i22 %zext_ln93" [cnn.cpp:93]   --->   Operation 1076 'mul' 'mul_ln93_154' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_72 : Operation 1077 [1/1] (0.00ns)   --->   "%sext_ln93_155 = sext i16 %W2_load_155" [cnn.cpp:93]   --->   Operation 1077 'sext' 'sext_ln93_155' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 1078 [3/3] (1.08ns) (grouped into DSP with root node add_ln93_155)   --->   "%mul_ln93_155 = mul i22 %sext_ln93_155, i22 %zext_ln93_1" [cnn.cpp:93]   --->   Operation 1078 'mul' 'mul_ln93_155' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_72 : Operation 1079 [2/2] (1.29ns)   --->   "%W2_load_156 = load i8 %W2_addr_156" [cnn.cpp:93]   --->   Operation 1079 'load' 'W2_load_156' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 168> <RAM>
ST_72 : Operation 1080 [1/2] (1.29ns)   --->   "%W3_load_75 = load i7 %W3_addr_75" [cnn.cpp:104]   --->   Operation 1080 'load' 'W3_load_75' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 120> <RAM>
ST_72 : Operation 1081 [1/2] (1.29ns)   --->   "%W3_load_87 = load i7 %W3_addr_87" [cnn.cpp:104]   --->   Operation 1081 'load' 'W3_load_87' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 120> <RAM>
ST_72 : Operation 1082 [2/2] (1.29ns)   --->   "%W3_load_99 = load i7 %W3_addr_99" [cnn.cpp:104]   --->   Operation 1082 'load' 'W3_load_99' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 120> <RAM>
ST_72 : Operation 1083 [2/2] (1.29ns)   --->   "%W3_load_111 = load i7 %W3_addr_111" [cnn.cpp:104]   --->   Operation 1083 'load' 'W3_load_111' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 120> <RAM>

State 73 <SV = 72> <Delay = 2.38>
ST_73 : Operation 1084 [1/1] (0.00ns)   --->   "%W2_addr_40 = getelementptr i16 %W2, i64 0, i64 40" [cnn.cpp:93]   --->   Operation 1084 'getelementptr' 'W2_addr_40' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 1085 [1/1] (0.00ns)   --->   "%W2_addr_53 = getelementptr i16 %W2, i64 0, i64 53" [cnn.cpp:93]   --->   Operation 1085 'getelementptr' 'W2_addr_53' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 1086 [1/1] (0.00ns)   --->   "%W3_addr_4 = getelementptr i16 %W3, i64 0, i64 4" [cnn.cpp:104]   --->   Operation 1086 'getelementptr' 'W3_addr_4' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 1087 [1/1] (0.00ns)   --->   "%W3_addr_16 = getelementptr i16 %W3, i64 0, i64 16" [cnn.cpp:104]   --->   Operation 1087 'getelementptr' 'W3_addr_16' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 1088 [1/1] (0.00ns)   --->   "%sum_11_loc_load = load i16 %sum_11_loc"   --->   Operation 1088 'load' 'sum_11_loc_load' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 1089 [1/1] (0.00ns)   --->   "%trunc_ln80_2 = trunc i16 %sum_11_loc_load" [cnn.cpp:80]   --->   Operation 1089 'trunc' 'trunc_ln80_2' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 1090 [1/2] (0.73ns)   --->   "%sum_15 = load i4 %b1_addr_3" [cnn.cpp:79]   --->   Operation 1090 'load' 'sum_15' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14> <RAM>
ST_73 : Operation 1091 [2/2] (0.46ns)   --->   "%call_ln79 = call void @cnn_Pipeline_VITIS_LOOP_80_1434, i16 %sum_15, i16 %W1, i15 %flattened_output, i15 %flattened_output_1, i15 %flattened_output_2, i15 %flattened_output_3, i15 %flattened_output_4, i15 %flattened_output_5, i15 %flattened_output_6, i15 %flattened_output_7, i15 %flattened_output_8, i15 %flattened_output_9, i15 %flattened_output_10, i15 %flattened_output_11, i15 %flattened_output_12, i15 %flattened_output_13, i16 %sum_14_loc" [cnn.cpp:79]   --->   Operation 1091 'call' 'call_ln79' <Predicate = true> <Delay = 0.46> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_73 : Operation 1092 [1/1] (0.00ns)   --->   "%tmp_93 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_11_loc_load, i32 15" [cnn.cpp:83]   --->   Operation 1092 'bitselect' 'tmp_93' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 1093 [1/1] (0.35ns)   --->   "%output_fc1_16 = select i1 %tmp_93, i15 0, i15 %trunc_ln80_2" [cnn.cpp:83]   --->   Operation 1093 'select' 'output_fc1_16' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_73 : Operation 1094 [1/1] (0.00ns)   --->   "%shl_ln93_1 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %tmp_s, i6 0" [cnn.cpp:93]   --->   Operation 1094 'bitconcatenate' 'shl_ln93_1' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 1095 [1/3] (0.00ns) (grouped into DSP with root node add_ln93_1)   --->   "%mul_ln93_1 = mul i22 %sext_ln93_1, i22 %zext_ln93_1" [cnn.cpp:93]   --->   Operation 1095 'mul' 'mul_ln93_1' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_73 : Operation 1096 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln93_1 = add i22 %shl_ln93_1, i22 %mul_ln93_1" [cnn.cpp:93]   --->   Operation 1096 'add' 'add_ln93_1' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_73 : Operation 1097 [1/1] (0.00ns)   --->   "%sext_ln93_2 = sext i16 %W2_load_2" [cnn.cpp:93]   --->   Operation 1097 'sext' 'sext_ln93_2' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 1098 [1/1] (0.00ns)   --->   "%zext_ln93_2 = zext i15 %output_fc1_16" [cnn.cpp:93]   --->   Operation 1098 'zext' 'zext_ln93_2' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 1099 [3/3] (1.08ns) (grouped into DSP with root node add_ln93_2)   --->   "%mul_ln93_2 = mul i22 %sext_ln93_2, i22 %zext_ln93_2" [cnn.cpp:93]   --->   Operation 1099 'mul' 'mul_ln93_2' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_73 : Operation 1100 [1/1] (0.00ns)   --->   "%shl_ln93_14 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %tmp_118, i6 0" [cnn.cpp:93]   --->   Operation 1100 'bitconcatenate' 'shl_ln93_14' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 1101 [1/3] (0.00ns) (grouped into DSP with root node add_ln93_15)   --->   "%mul_ln93_15 = mul i22 %sext_ln93_15, i22 %zext_ln93_1" [cnn.cpp:93]   --->   Operation 1101 'mul' 'mul_ln93_15' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_73 : Operation 1102 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln93_15 = add i22 %shl_ln93_14, i22 %mul_ln93_15" [cnn.cpp:93]   --->   Operation 1102 'add' 'add_ln93_15' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_73 : Operation 1103 [1/1] (0.00ns)   --->   "%sext_ln93_16 = sext i16 %W2_load_16" [cnn.cpp:93]   --->   Operation 1103 'sext' 'sext_ln93_16' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 1104 [3/3] (1.08ns) (grouped into DSP with root node add_ln93_16)   --->   "%mul_ln93_16 = mul i22 %sext_ln93_16, i22 %zext_ln93_2" [cnn.cpp:93]   --->   Operation 1104 'mul' 'mul_ln93_16' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_73 : Operation 1105 [1/2] (1.29ns)   --->   "%W2_load_27 = load i8 %W2_addr_27" [cnn.cpp:93]   --->   Operation 1105 'load' 'W2_load_27' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 168> <RAM>
ST_73 : Operation 1106 [1/1] (0.00ns)   --->   "%shl_ln93_28 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %tmp_132, i6 0" [cnn.cpp:93]   --->   Operation 1106 'bitconcatenate' 'shl_ln93_28' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 1107 [1/3] (0.00ns) (grouped into DSP with root node add_ln93_29)   --->   "%mul_ln93_29 = mul i22 %sext_ln93_29, i22 %zext_ln93_1" [cnn.cpp:93]   --->   Operation 1107 'mul' 'mul_ln93_29' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_73 : Operation 1108 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln93_29 = add i22 %shl_ln93_28, i22 %mul_ln93_29" [cnn.cpp:93]   --->   Operation 1108 'add' 'add_ln93_29' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_73 : Operation 1109 [1/1] (0.00ns)   --->   "%sext_ln93_30 = sext i16 %W2_load_30" [cnn.cpp:93]   --->   Operation 1109 'sext' 'sext_ln93_30' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 1110 [3/3] (1.08ns) (grouped into DSP with root node add_ln93_30)   --->   "%mul_ln93_30 = mul i22 %sext_ln93_30, i22 %zext_ln93_2" [cnn.cpp:93]   --->   Operation 1110 'mul' 'mul_ln93_30' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_73 : Operation 1111 [2/2] (1.29ns)   --->   "%W2_load_40 = load i8 %W2_addr_40" [cnn.cpp:93]   --->   Operation 1111 'load' 'W2_load_40' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 168> <RAM>
ST_73 : Operation 1112 [1/1] (0.00ns)   --->   "%shl_ln93_42 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %tmp_146, i6 0" [cnn.cpp:93]   --->   Operation 1112 'bitconcatenate' 'shl_ln93_42' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 1113 [1/3] (0.00ns) (grouped into DSP with root node add_ln93_43)   --->   "%mul_ln93_43 = mul i22 %sext_ln93_43, i22 %zext_ln93_1" [cnn.cpp:93]   --->   Operation 1113 'mul' 'mul_ln93_43' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_73 : Operation 1114 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln93_43 = add i22 %shl_ln93_42, i22 %mul_ln93_43" [cnn.cpp:93]   --->   Operation 1114 'add' 'add_ln93_43' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_73 : Operation 1115 [1/1] (0.00ns)   --->   "%sext_ln93_44 = sext i16 %W2_load_44" [cnn.cpp:93]   --->   Operation 1115 'sext' 'sext_ln93_44' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 1116 [3/3] (1.08ns) (grouped into DSP with root node add_ln93_44)   --->   "%mul_ln93_44 = mul i22 %sext_ln93_44, i22 %zext_ln93_2" [cnn.cpp:93]   --->   Operation 1116 'mul' 'mul_ln93_44' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_73 : Operation 1117 [2/2] (1.29ns)   --->   "%W2_load_53 = load i8 %W2_addr_53" [cnn.cpp:93]   --->   Operation 1117 'load' 'W2_load_53' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 168> <RAM>
ST_73 : Operation 1118 [1/1] (0.00ns)   --->   "%shl_ln93_56 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %tmp_160, i6 0" [cnn.cpp:93]   --->   Operation 1118 'bitconcatenate' 'shl_ln93_56' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 1119 [1/3] (0.00ns) (grouped into DSP with root node add_ln93_57)   --->   "%mul_ln93_57 = mul i22 %sext_ln93_57, i22 %zext_ln93_1" [cnn.cpp:93]   --->   Operation 1119 'mul' 'mul_ln93_57' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_73 : Operation 1120 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln93_57 = add i22 %shl_ln93_56, i22 %mul_ln93_57" [cnn.cpp:93]   --->   Operation 1120 'add' 'add_ln93_57' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_73 : Operation 1121 [1/1] (0.00ns)   --->   "%sext_ln93_58 = sext i16 %W2_load_58" [cnn.cpp:93]   --->   Operation 1121 'sext' 'sext_ln93_58' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 1122 [3/3] (1.08ns) (grouped into DSP with root node add_ln93_58)   --->   "%mul_ln93_58 = mul i22 %sext_ln93_58, i22 %zext_ln93_2" [cnn.cpp:93]   --->   Operation 1122 'mul' 'mul_ln93_58' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_73 : Operation 1123 [1/1] (0.00ns)   --->   "%shl_ln93_70 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %tmp_174, i6 0" [cnn.cpp:93]   --->   Operation 1123 'bitconcatenate' 'shl_ln93_70' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 1124 [1/3] (0.00ns) (grouped into DSP with root node add_ln93_71)   --->   "%mul_ln93_71 = mul i22 %sext_ln93_71, i22 %zext_ln93_1" [cnn.cpp:93]   --->   Operation 1124 'mul' 'mul_ln93_71' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_73 : Operation 1125 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln93_71 = add i22 %shl_ln93_70, i22 %mul_ln93_71" [cnn.cpp:93]   --->   Operation 1125 'add' 'add_ln93_71' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_73 : Operation 1126 [1/1] (0.00ns)   --->   "%sext_ln93_72 = sext i16 %W2_load_72" [cnn.cpp:93]   --->   Operation 1126 'sext' 'sext_ln93_72' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 1127 [3/3] (1.08ns) (grouped into DSP with root node add_ln93_72)   --->   "%mul_ln93_72 = mul i22 %sext_ln93_72, i22 %zext_ln93_2" [cnn.cpp:93]   --->   Operation 1127 'mul' 'mul_ln93_72' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_73 : Operation 1128 [1/1] (0.00ns)   --->   "%shl_ln93_84 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %tmp_188, i6 0" [cnn.cpp:93]   --->   Operation 1128 'bitconcatenate' 'shl_ln93_84' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 1129 [1/3] (0.00ns) (grouped into DSP with root node add_ln93_85)   --->   "%mul_ln93_85 = mul i22 %sext_ln93_85, i22 %zext_ln93_1" [cnn.cpp:93]   --->   Operation 1129 'mul' 'mul_ln93_85' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_73 : Operation 1130 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln93_85 = add i22 %shl_ln93_84, i22 %mul_ln93_85" [cnn.cpp:93]   --->   Operation 1130 'add' 'add_ln93_85' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_73 : Operation 1131 [1/1] (0.00ns)   --->   "%sext_ln93_86 = sext i16 %W2_load_86" [cnn.cpp:93]   --->   Operation 1131 'sext' 'sext_ln93_86' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 1132 [3/3] (1.08ns) (grouped into DSP with root node add_ln93_86)   --->   "%mul_ln93_86 = mul i22 %sext_ln93_86, i22 %zext_ln93_2" [cnn.cpp:93]   --->   Operation 1132 'mul' 'mul_ln93_86' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_73 : Operation 1133 [1/1] (0.00ns)   --->   "%shl_ln93_98 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %tmp_202, i6 0" [cnn.cpp:93]   --->   Operation 1133 'bitconcatenate' 'shl_ln93_98' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 1134 [1/3] (0.00ns) (grouped into DSP with root node add_ln93_99)   --->   "%mul_ln93_99 = mul i22 %sext_ln93_99, i22 %zext_ln93_1" [cnn.cpp:93]   --->   Operation 1134 'mul' 'mul_ln93_99' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_73 : Operation 1135 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln93_99 = add i22 %shl_ln93_98, i22 %mul_ln93_99" [cnn.cpp:93]   --->   Operation 1135 'add' 'add_ln93_99' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_73 : Operation 1136 [1/1] (0.00ns)   --->   "%sext_ln93_100 = sext i16 %W2_load_100" [cnn.cpp:93]   --->   Operation 1136 'sext' 'sext_ln93_100' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 1137 [3/3] (1.08ns) (grouped into DSP with root node add_ln93_100)   --->   "%mul_ln93_100 = mul i22 %sext_ln93_100, i22 %zext_ln93_2" [cnn.cpp:93]   --->   Operation 1137 'mul' 'mul_ln93_100' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_73 : Operation 1138 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln93_112 = add i22 %shl_ln93_111, i22 %mul_ln93_112" [cnn.cpp:93]   --->   Operation 1138 'add' 'add_ln93_112' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_73 : Operation 1139 [1/1] (0.00ns)   --->   "%tmp_216 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %add_ln93_112, i32 6, i32 21" [cnn.cpp:93]   --->   Operation 1139 'partselect' 'tmp_216' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 1140 [1/1] (0.00ns)   --->   "%shl_ln93_112 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %tmp_216, i6 0" [cnn.cpp:93]   --->   Operation 1140 'bitconcatenate' 'shl_ln93_112' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 1141 [1/3] (0.00ns) (grouped into DSP with root node add_ln93_113)   --->   "%mul_ln93_113 = mul i22 %sext_ln93_113, i22 %zext_ln93_1" [cnn.cpp:93]   --->   Operation 1141 'mul' 'mul_ln93_113' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_73 : Operation 1142 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln93_113 = add i22 %shl_ln93_112, i22 %mul_ln93_113" [cnn.cpp:93]   --->   Operation 1142 'add' 'add_ln93_113' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_73 : Operation 1143 [1/1] (0.00ns)   --->   "%sext_ln93_114 = sext i16 %W2_load_114" [cnn.cpp:93]   --->   Operation 1143 'sext' 'sext_ln93_114' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 1144 [3/3] (1.08ns) (grouped into DSP with root node add_ln93_114)   --->   "%mul_ln93_114 = mul i22 %sext_ln93_114, i22 %zext_ln93_2" [cnn.cpp:93]   --->   Operation 1144 'mul' 'mul_ln93_114' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_73 : Operation 1145 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln93_126 = add i22 %shl_ln93_125, i22 %mul_ln93_126" [cnn.cpp:93]   --->   Operation 1145 'add' 'add_ln93_126' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_73 : Operation 1146 [1/1] (0.00ns)   --->   "%tmp_230 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %add_ln93_126, i32 6, i32 21" [cnn.cpp:93]   --->   Operation 1146 'partselect' 'tmp_230' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 1147 [1/1] (0.00ns)   --->   "%shl_ln93_126 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %tmp_230, i6 0" [cnn.cpp:93]   --->   Operation 1147 'bitconcatenate' 'shl_ln93_126' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 1148 [1/3] (0.00ns) (grouped into DSP with root node add_ln93_127)   --->   "%mul_ln93_127 = mul i22 %sext_ln93_127, i22 %zext_ln93_1" [cnn.cpp:93]   --->   Operation 1148 'mul' 'mul_ln93_127' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_73 : Operation 1149 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln93_127 = add i22 %shl_ln93_126, i22 %mul_ln93_127" [cnn.cpp:93]   --->   Operation 1149 'add' 'add_ln93_127' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_73 : Operation 1150 [1/1] (0.00ns)   --->   "%sext_ln93_128 = sext i16 %W2_load_128" [cnn.cpp:93]   --->   Operation 1150 'sext' 'sext_ln93_128' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 1151 [3/3] (1.08ns) (grouped into DSP with root node add_ln93_128)   --->   "%mul_ln93_128 = mul i22 %sext_ln93_128, i22 %zext_ln93_2" [cnn.cpp:93]   --->   Operation 1151 'mul' 'mul_ln93_128' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_73 : Operation 1152 [1/2] (0.73ns)   --->   "%sum_37 = load i4 %b2_addr_10" [cnn.cpp:90]   --->   Operation 1152 'load' 'sum_37' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 12> <RAM>
ST_73 : Operation 1153 [1/1] (0.00ns)   --->   "%shl_ln93_139 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %sum_37, i6 0" [cnn.cpp:93]   --->   Operation 1153 'bitconcatenate' 'shl_ln93_139' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 1154 [1/3] (0.00ns) (grouped into DSP with root node add_ln93_140)   --->   "%mul_ln93_140 = mul i22 %sext_ln93_140, i22 %zext_ln93" [cnn.cpp:93]   --->   Operation 1154 'mul' 'mul_ln93_140' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_73 : Operation 1155 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln93_140 = add i22 %shl_ln93_139, i22 %mul_ln93_140" [cnn.cpp:93]   --->   Operation 1155 'add' 'add_ln93_140' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_73 : Operation 1156 [2/3] (1.08ns) (grouped into DSP with root node add_ln93_141)   --->   "%mul_ln93_141 = mul i22 %sext_ln93_141, i22 %zext_ln93_1" [cnn.cpp:93]   --->   Operation 1156 'mul' 'mul_ln93_141' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_73 : Operation 1157 [1/1] (0.00ns)   --->   "%sext_ln93_142 = sext i16 %W2_load_142" [cnn.cpp:93]   --->   Operation 1157 'sext' 'sext_ln93_142' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 1158 [3/3] (1.08ns) (grouped into DSP with root node add_ln93_142)   --->   "%mul_ln93_142 = mul i22 %sext_ln93_142, i22 %zext_ln93_2" [cnn.cpp:93]   --->   Operation 1158 'mul' 'mul_ln93_142' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_73 : Operation 1159 [1/2] (0.73ns)   --->   "%sum_38 = load i4 %b2_addr_11" [cnn.cpp:90]   --->   Operation 1159 'load' 'sum_38' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 12> <RAM>
ST_73 : Operation 1160 [1/1] (0.00ns)   --->   "%shl_ln93_153 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %sum_38, i6 0" [cnn.cpp:93]   --->   Operation 1160 'bitconcatenate' 'shl_ln93_153' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 1161 [1/3] (0.00ns) (grouped into DSP with root node add_ln93_154)   --->   "%mul_ln93_154 = mul i22 %sext_ln93_154, i22 %zext_ln93" [cnn.cpp:93]   --->   Operation 1161 'mul' 'mul_ln93_154' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_73 : Operation 1162 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln93_154 = add i22 %shl_ln93_153, i22 %mul_ln93_154" [cnn.cpp:93]   --->   Operation 1162 'add' 'add_ln93_154' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_73 : Operation 1163 [2/3] (1.08ns) (grouped into DSP with root node add_ln93_155)   --->   "%mul_ln93_155 = mul i22 %sext_ln93_155, i22 %zext_ln93_1" [cnn.cpp:93]   --->   Operation 1163 'mul' 'mul_ln93_155' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_73 : Operation 1164 [1/2] (1.29ns)   --->   "%W2_load_156 = load i8 %W2_addr_156" [cnn.cpp:93]   --->   Operation 1164 'load' 'W2_load_156' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 168> <RAM>
ST_73 : Operation 1165 [1/1] (0.00ns)   --->   "%sext_ln93_156 = sext i16 %W2_load_156" [cnn.cpp:93]   --->   Operation 1165 'sext' 'sext_ln93_156' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 1166 [3/3] (1.08ns) (grouped into DSP with root node add_ln93_156)   --->   "%mul_ln93_156 = mul i22 %sext_ln93_156, i22 %zext_ln93_2" [cnn.cpp:93]   --->   Operation 1166 'mul' 'mul_ln93_156' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_73 : Operation 1167 [2/2] (1.29ns)   --->   "%W3_load_4 = load i7 %W3_addr_4" [cnn.cpp:104]   --->   Operation 1167 'load' 'W3_load_4' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 120> <RAM>
ST_73 : Operation 1168 [2/2] (1.29ns)   --->   "%W3_load_16 = load i7 %W3_addr_16" [cnn.cpp:104]   --->   Operation 1168 'load' 'W3_load_16' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 120> <RAM>
ST_73 : Operation 1169 [1/2] (1.29ns)   --->   "%W3_load_99 = load i7 %W3_addr_99" [cnn.cpp:104]   --->   Operation 1169 'load' 'W3_load_99' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 120> <RAM>
ST_73 : Operation 1170 [1/2] (1.29ns)   --->   "%W3_load_111 = load i7 %W3_addr_111" [cnn.cpp:104]   --->   Operation 1170 'load' 'W3_load_111' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 120> <RAM>

State 74 <SV = 73> <Delay = 1.66>
ST_74 : Operation 1171 [1/1] (0.00ns)   --->   "%W2_addr_66 = getelementptr i16 %W2, i64 0, i64 66" [cnn.cpp:93]   --->   Operation 1171 'getelementptr' 'W2_addr_66' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 1172 [1/1] (0.00ns)   --->   "%W2_addr_79 = getelementptr i16 %W2, i64 0, i64 79" [cnn.cpp:93]   --->   Operation 1172 'getelementptr' 'W2_addr_79' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 1173 [1/1] (0.00ns)   --->   "%W3_addr_28 = getelementptr i16 %W3, i64 0, i64 28" [cnn.cpp:104]   --->   Operation 1173 'getelementptr' 'W3_addr_28' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 1174 [1/1] (0.00ns)   --->   "%W3_addr_40 = getelementptr i16 %W3, i64 0, i64 40" [cnn.cpp:104]   --->   Operation 1174 'getelementptr' 'W3_addr_40' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 1175 [1/2] (0.00ns)   --->   "%call_ln79 = call void @cnn_Pipeline_VITIS_LOOP_80_1434, i16 %sum_15, i16 %W1, i15 %flattened_output, i15 %flattened_output_1, i15 %flattened_output_2, i15 %flattened_output_3, i15 %flattened_output_4, i15 %flattened_output_5, i15 %flattened_output_6, i15 %flattened_output_7, i15 %flattened_output_8, i15 %flattened_output_9, i15 %flattened_output_10, i15 %flattened_output_11, i15 %flattened_output_12, i15 %flattened_output_13, i16 %sum_14_loc" [cnn.cpp:79]   --->   Operation 1175 'call' 'call_ln79' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_74 : Operation 1176 [1/1] (0.00ns)   --->   "%b1_addr_4 = getelementptr i16 %b1, i64 0, i64 4" [cnn.cpp:79]   --->   Operation 1176 'getelementptr' 'b1_addr_4' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 1177 [2/2] (0.73ns)   --->   "%sum_17 = load i4 %b1_addr_4" [cnn.cpp:79]   --->   Operation 1177 'load' 'sum_17' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14> <RAM>
ST_74 : Operation 1178 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln93_1 = add i22 %shl_ln93_1, i22 %mul_ln93_1" [cnn.cpp:93]   --->   Operation 1178 'add' 'add_ln93_1' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_74 : Operation 1179 [1/1] (0.00ns)   --->   "%tmp_105 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %add_ln93_1, i32 6, i32 21" [cnn.cpp:93]   --->   Operation 1179 'partselect' 'tmp_105' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 1180 [2/3] (1.08ns) (grouped into DSP with root node add_ln93_2)   --->   "%mul_ln93_2 = mul i22 %sext_ln93_2, i22 %zext_ln93_2" [cnn.cpp:93]   --->   Operation 1180 'mul' 'mul_ln93_2' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_74 : Operation 1181 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln93_15 = add i22 %shl_ln93_14, i22 %mul_ln93_15" [cnn.cpp:93]   --->   Operation 1181 'add' 'add_ln93_15' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_74 : Operation 1182 [1/1] (0.00ns)   --->   "%tmp_119 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %add_ln93_15, i32 6, i32 21" [cnn.cpp:93]   --->   Operation 1182 'partselect' 'tmp_119' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 1183 [2/3] (1.08ns) (grouped into DSP with root node add_ln93_16)   --->   "%mul_ln93_16 = mul i22 %sext_ln93_16, i22 %zext_ln93_2" [cnn.cpp:93]   --->   Operation 1183 'mul' 'mul_ln93_16' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_74 : Operation 1184 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln93_29 = add i22 %shl_ln93_28, i22 %mul_ln93_29" [cnn.cpp:93]   --->   Operation 1184 'add' 'add_ln93_29' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_74 : Operation 1185 [1/1] (0.00ns)   --->   "%tmp_133 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %add_ln93_29, i32 6, i32 21" [cnn.cpp:93]   --->   Operation 1185 'partselect' 'tmp_133' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 1186 [2/3] (1.08ns) (grouped into DSP with root node add_ln93_30)   --->   "%mul_ln93_30 = mul i22 %sext_ln93_30, i22 %zext_ln93_2" [cnn.cpp:93]   --->   Operation 1186 'mul' 'mul_ln93_30' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_74 : Operation 1187 [1/2] (1.29ns)   --->   "%W2_load_40 = load i8 %W2_addr_40" [cnn.cpp:93]   --->   Operation 1187 'load' 'W2_load_40' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 168> <RAM>
ST_74 : Operation 1188 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln93_43 = add i22 %shl_ln93_42, i22 %mul_ln93_43" [cnn.cpp:93]   --->   Operation 1188 'add' 'add_ln93_43' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_74 : Operation 1189 [1/1] (0.00ns)   --->   "%tmp_147 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %add_ln93_43, i32 6, i32 21" [cnn.cpp:93]   --->   Operation 1189 'partselect' 'tmp_147' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 1190 [2/3] (1.08ns) (grouped into DSP with root node add_ln93_44)   --->   "%mul_ln93_44 = mul i22 %sext_ln93_44, i22 %zext_ln93_2" [cnn.cpp:93]   --->   Operation 1190 'mul' 'mul_ln93_44' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_74 : Operation 1191 [1/2] (1.29ns)   --->   "%W2_load_53 = load i8 %W2_addr_53" [cnn.cpp:93]   --->   Operation 1191 'load' 'W2_load_53' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 168> <RAM>
ST_74 : Operation 1192 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln93_57 = add i22 %shl_ln93_56, i22 %mul_ln93_57" [cnn.cpp:93]   --->   Operation 1192 'add' 'add_ln93_57' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_74 : Operation 1193 [1/1] (0.00ns)   --->   "%tmp_161 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %add_ln93_57, i32 6, i32 21" [cnn.cpp:93]   --->   Operation 1193 'partselect' 'tmp_161' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 1194 [2/3] (1.08ns) (grouped into DSP with root node add_ln93_58)   --->   "%mul_ln93_58 = mul i22 %sext_ln93_58, i22 %zext_ln93_2" [cnn.cpp:93]   --->   Operation 1194 'mul' 'mul_ln93_58' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_74 : Operation 1195 [2/2] (1.29ns)   --->   "%W2_load_66 = load i8 %W2_addr_66" [cnn.cpp:93]   --->   Operation 1195 'load' 'W2_load_66' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 168> <RAM>
ST_74 : Operation 1196 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln93_71 = add i22 %shl_ln93_70, i22 %mul_ln93_71" [cnn.cpp:93]   --->   Operation 1196 'add' 'add_ln93_71' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_74 : Operation 1197 [1/1] (0.00ns)   --->   "%tmp_175 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %add_ln93_71, i32 6, i32 21" [cnn.cpp:93]   --->   Operation 1197 'partselect' 'tmp_175' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 1198 [2/3] (1.08ns) (grouped into DSP with root node add_ln93_72)   --->   "%mul_ln93_72 = mul i22 %sext_ln93_72, i22 %zext_ln93_2" [cnn.cpp:93]   --->   Operation 1198 'mul' 'mul_ln93_72' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_74 : Operation 1199 [2/2] (1.29ns)   --->   "%W2_load_79 = load i8 %W2_addr_79" [cnn.cpp:93]   --->   Operation 1199 'load' 'W2_load_79' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 168> <RAM>
ST_74 : Operation 1200 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln93_85 = add i22 %shl_ln93_84, i22 %mul_ln93_85" [cnn.cpp:93]   --->   Operation 1200 'add' 'add_ln93_85' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_74 : Operation 1201 [1/1] (0.00ns)   --->   "%tmp_189 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %add_ln93_85, i32 6, i32 21" [cnn.cpp:93]   --->   Operation 1201 'partselect' 'tmp_189' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 1202 [2/3] (1.08ns) (grouped into DSP with root node add_ln93_86)   --->   "%mul_ln93_86 = mul i22 %sext_ln93_86, i22 %zext_ln93_2" [cnn.cpp:93]   --->   Operation 1202 'mul' 'mul_ln93_86' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_74 : Operation 1203 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln93_99 = add i22 %shl_ln93_98, i22 %mul_ln93_99" [cnn.cpp:93]   --->   Operation 1203 'add' 'add_ln93_99' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_74 : Operation 1204 [1/1] (0.00ns)   --->   "%tmp_203 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %add_ln93_99, i32 6, i32 21" [cnn.cpp:93]   --->   Operation 1204 'partselect' 'tmp_203' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 1205 [2/3] (1.08ns) (grouped into DSP with root node add_ln93_100)   --->   "%mul_ln93_100 = mul i22 %sext_ln93_100, i22 %zext_ln93_2" [cnn.cpp:93]   --->   Operation 1205 'mul' 'mul_ln93_100' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_74 : Operation 1206 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln93_113 = add i22 %shl_ln93_112, i22 %mul_ln93_113" [cnn.cpp:93]   --->   Operation 1206 'add' 'add_ln93_113' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_74 : Operation 1207 [1/1] (0.00ns)   --->   "%tmp_217 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %add_ln93_113, i32 6, i32 21" [cnn.cpp:93]   --->   Operation 1207 'partselect' 'tmp_217' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 1208 [2/3] (1.08ns) (grouped into DSP with root node add_ln93_114)   --->   "%mul_ln93_114 = mul i22 %sext_ln93_114, i22 %zext_ln93_2" [cnn.cpp:93]   --->   Operation 1208 'mul' 'mul_ln93_114' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_74 : Operation 1209 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln93_127 = add i22 %shl_ln93_126, i22 %mul_ln93_127" [cnn.cpp:93]   --->   Operation 1209 'add' 'add_ln93_127' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_74 : Operation 1210 [1/1] (0.00ns)   --->   "%tmp_231 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %add_ln93_127, i32 6, i32 21" [cnn.cpp:93]   --->   Operation 1210 'partselect' 'tmp_231' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 1211 [2/3] (1.08ns) (grouped into DSP with root node add_ln93_128)   --->   "%mul_ln93_128 = mul i22 %sext_ln93_128, i22 %zext_ln93_2" [cnn.cpp:93]   --->   Operation 1211 'mul' 'mul_ln93_128' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_74 : Operation 1212 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln93_140 = add i22 %shl_ln93_139, i22 %mul_ln93_140" [cnn.cpp:93]   --->   Operation 1212 'add' 'add_ln93_140' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_74 : Operation 1213 [1/1] (0.00ns)   --->   "%tmp_244 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %add_ln93_140, i32 6, i32 21" [cnn.cpp:93]   --->   Operation 1213 'partselect' 'tmp_244' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 1214 [1/1] (0.00ns)   --->   "%shl_ln93_140 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %tmp_244, i6 0" [cnn.cpp:93]   --->   Operation 1214 'bitconcatenate' 'shl_ln93_140' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 1215 [1/3] (0.00ns) (grouped into DSP with root node add_ln93_141)   --->   "%mul_ln93_141 = mul i22 %sext_ln93_141, i22 %zext_ln93_1" [cnn.cpp:93]   --->   Operation 1215 'mul' 'mul_ln93_141' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_74 : Operation 1216 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln93_141 = add i22 %shl_ln93_140, i22 %mul_ln93_141" [cnn.cpp:93]   --->   Operation 1216 'add' 'add_ln93_141' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_74 : Operation 1217 [2/3] (1.08ns) (grouped into DSP with root node add_ln93_142)   --->   "%mul_ln93_142 = mul i22 %sext_ln93_142, i22 %zext_ln93_2" [cnn.cpp:93]   --->   Operation 1217 'mul' 'mul_ln93_142' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_74 : Operation 1218 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln93_154 = add i22 %shl_ln93_153, i22 %mul_ln93_154" [cnn.cpp:93]   --->   Operation 1218 'add' 'add_ln93_154' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_74 : Operation 1219 [1/1] (0.00ns)   --->   "%tmp_258 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %add_ln93_154, i32 6, i32 21" [cnn.cpp:93]   --->   Operation 1219 'partselect' 'tmp_258' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 1220 [1/1] (0.00ns)   --->   "%shl_ln93_154 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %tmp_258, i6 0" [cnn.cpp:93]   --->   Operation 1220 'bitconcatenate' 'shl_ln93_154' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 1221 [1/3] (0.00ns) (grouped into DSP with root node add_ln93_155)   --->   "%mul_ln93_155 = mul i22 %sext_ln93_155, i22 %zext_ln93_1" [cnn.cpp:93]   --->   Operation 1221 'mul' 'mul_ln93_155' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_74 : Operation 1222 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln93_155 = add i22 %shl_ln93_154, i22 %mul_ln93_155" [cnn.cpp:93]   --->   Operation 1222 'add' 'add_ln93_155' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_74 : Operation 1223 [2/3] (1.08ns) (grouped into DSP with root node add_ln93_156)   --->   "%mul_ln93_156 = mul i22 %sext_ln93_156, i22 %zext_ln93_2" [cnn.cpp:93]   --->   Operation 1223 'mul' 'mul_ln93_156' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_74 : Operation 1224 [1/2] (1.29ns)   --->   "%W3_load_4 = load i7 %W3_addr_4" [cnn.cpp:104]   --->   Operation 1224 'load' 'W3_load_4' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 120> <RAM>
ST_74 : Operation 1225 [1/2] (1.29ns)   --->   "%W3_load_16 = load i7 %W3_addr_16" [cnn.cpp:104]   --->   Operation 1225 'load' 'W3_load_16' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 120> <RAM>
ST_74 : Operation 1226 [2/2] (1.29ns)   --->   "%W3_load_28 = load i7 %W3_addr_28" [cnn.cpp:104]   --->   Operation 1226 'load' 'W3_load_28' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 120> <RAM>
ST_74 : Operation 1227 [2/2] (1.29ns)   --->   "%W3_load_40 = load i7 %W3_addr_40" [cnn.cpp:104]   --->   Operation 1227 'load' 'W3_load_40' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 120> <RAM>

State 75 <SV = 74> <Delay = 1.66>
ST_75 : Operation 1228 [1/1] (0.00ns)   --->   "%W2_addr_92 = getelementptr i16 %W2, i64 0, i64 92" [cnn.cpp:93]   --->   Operation 1228 'getelementptr' 'W2_addr_92' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 1229 [1/1] (0.00ns)   --->   "%W2_addr_105 = getelementptr i16 %W2, i64 0, i64 105" [cnn.cpp:93]   --->   Operation 1229 'getelementptr' 'W2_addr_105' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 1230 [1/1] (0.00ns)   --->   "%W3_addr_52 = getelementptr i16 %W3, i64 0, i64 52" [cnn.cpp:104]   --->   Operation 1230 'getelementptr' 'W3_addr_52' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 1231 [1/1] (0.00ns)   --->   "%W3_addr_64 = getelementptr i16 %W3, i64 0, i64 64" [cnn.cpp:104]   --->   Operation 1231 'getelementptr' 'W3_addr_64' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 1232 [1/1] (0.00ns)   --->   "%sum_14_loc_load = load i16 %sum_14_loc"   --->   Operation 1232 'load' 'sum_14_loc_load' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 1233 [1/1] (0.00ns)   --->   "%trunc_ln80_3 = trunc i16 %sum_14_loc_load" [cnn.cpp:80]   --->   Operation 1233 'trunc' 'trunc_ln80_3' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 1234 [1/2] (0.73ns)   --->   "%sum_17 = load i4 %b1_addr_4" [cnn.cpp:79]   --->   Operation 1234 'load' 'sum_17' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14> <RAM>
ST_75 : Operation 1235 [2/2] (0.46ns)   --->   "%call_ln79 = call void @cnn_Pipeline_VITIS_LOOP_80_1435, i16 %sum_17, i16 %W1, i15 %flattened_output, i15 %flattened_output_1, i15 %flattened_output_2, i15 %flattened_output_3, i15 %flattened_output_4, i15 %flattened_output_5, i15 %flattened_output_6, i15 %flattened_output_7, i15 %flattened_output_8, i15 %flattened_output_9, i15 %flattened_output_10, i15 %flattened_output_11, i15 %flattened_output_12, i15 %flattened_output_13, i16 %sum_17_loc" [cnn.cpp:79]   --->   Operation 1235 'call' 'call_ln79' <Predicate = true> <Delay = 0.46> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_75 : Operation 1236 [1/1] (0.00ns)   --->   "%tmp_94 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_14_loc_load, i32 15" [cnn.cpp:83]   --->   Operation 1236 'bitselect' 'tmp_94' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 1237 [1/1] (0.35ns)   --->   "%output_fc1_17 = select i1 %tmp_94, i15 0, i15 %trunc_ln80_3" [cnn.cpp:83]   --->   Operation 1237 'select' 'output_fc1_17' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_75 : Operation 1238 [1/1] (0.00ns)   --->   "%shl_ln93_2 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %tmp_105, i6 0" [cnn.cpp:93]   --->   Operation 1238 'bitconcatenate' 'shl_ln93_2' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 1239 [1/3] (0.00ns) (grouped into DSP with root node add_ln93_2)   --->   "%mul_ln93_2 = mul i22 %sext_ln93_2, i22 %zext_ln93_2" [cnn.cpp:93]   --->   Operation 1239 'mul' 'mul_ln93_2' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_75 : Operation 1240 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln93_2 = add i22 %shl_ln93_2, i22 %mul_ln93_2" [cnn.cpp:93]   --->   Operation 1240 'add' 'add_ln93_2' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_75 : Operation 1241 [1/1] (0.00ns)   --->   "%sext_ln93_3 = sext i16 %W2_load_3" [cnn.cpp:93]   --->   Operation 1241 'sext' 'sext_ln93_3' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 1242 [1/1] (0.00ns)   --->   "%zext_ln93_3 = zext i15 %output_fc1_17" [cnn.cpp:93]   --->   Operation 1242 'zext' 'zext_ln93_3' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 1243 [3/3] (1.08ns) (grouped into DSP with root node add_ln93_3)   --->   "%mul_ln93_3 = mul i22 %sext_ln93_3, i22 %zext_ln93_3" [cnn.cpp:93]   --->   Operation 1243 'mul' 'mul_ln93_3' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_75 : Operation 1244 [1/1] (0.00ns)   --->   "%shl_ln93_15 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %tmp_119, i6 0" [cnn.cpp:93]   --->   Operation 1244 'bitconcatenate' 'shl_ln93_15' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 1245 [1/3] (0.00ns) (grouped into DSP with root node add_ln93_16)   --->   "%mul_ln93_16 = mul i22 %sext_ln93_16, i22 %zext_ln93_2" [cnn.cpp:93]   --->   Operation 1245 'mul' 'mul_ln93_16' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_75 : Operation 1246 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln93_16 = add i22 %shl_ln93_15, i22 %mul_ln93_16" [cnn.cpp:93]   --->   Operation 1246 'add' 'add_ln93_16' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_75 : Operation 1247 [1/1] (0.00ns)   --->   "%sext_ln93_17 = sext i16 %W2_load_17" [cnn.cpp:93]   --->   Operation 1247 'sext' 'sext_ln93_17' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 1248 [3/3] (1.08ns) (grouped into DSP with root node add_ln93_17)   --->   "%mul_ln93_17 = mul i22 %sext_ln93_17, i22 %zext_ln93_3" [cnn.cpp:93]   --->   Operation 1248 'mul' 'mul_ln93_17' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_75 : Operation 1249 [1/1] (0.00ns)   --->   "%shl_ln93_29 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %tmp_133, i6 0" [cnn.cpp:93]   --->   Operation 1249 'bitconcatenate' 'shl_ln93_29' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 1250 [1/3] (0.00ns) (grouped into DSP with root node add_ln93_30)   --->   "%mul_ln93_30 = mul i22 %sext_ln93_30, i22 %zext_ln93_2" [cnn.cpp:93]   --->   Operation 1250 'mul' 'mul_ln93_30' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_75 : Operation 1251 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln93_30 = add i22 %shl_ln93_29, i22 %mul_ln93_30" [cnn.cpp:93]   --->   Operation 1251 'add' 'add_ln93_30' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_75 : Operation 1252 [1/1] (0.00ns)   --->   "%sext_ln93_31 = sext i16 %W2_load_31" [cnn.cpp:93]   --->   Operation 1252 'sext' 'sext_ln93_31' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 1253 [3/3] (1.08ns) (grouped into DSP with root node add_ln93_31)   --->   "%mul_ln93_31 = mul i22 %sext_ln93_31, i22 %zext_ln93_3" [cnn.cpp:93]   --->   Operation 1253 'mul' 'mul_ln93_31' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_75 : Operation 1254 [1/1] (0.00ns)   --->   "%shl_ln93_43 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %tmp_147, i6 0" [cnn.cpp:93]   --->   Operation 1254 'bitconcatenate' 'shl_ln93_43' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 1255 [1/3] (0.00ns) (grouped into DSP with root node add_ln93_44)   --->   "%mul_ln93_44 = mul i22 %sext_ln93_44, i22 %zext_ln93_2" [cnn.cpp:93]   --->   Operation 1255 'mul' 'mul_ln93_44' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_75 : Operation 1256 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln93_44 = add i22 %shl_ln93_43, i22 %mul_ln93_44" [cnn.cpp:93]   --->   Operation 1256 'add' 'add_ln93_44' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_75 : Operation 1257 [1/1] (0.00ns)   --->   "%sext_ln93_45 = sext i16 %W2_load_45" [cnn.cpp:93]   --->   Operation 1257 'sext' 'sext_ln93_45' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 1258 [3/3] (1.08ns) (grouped into DSP with root node add_ln93_45)   --->   "%mul_ln93_45 = mul i22 %sext_ln93_45, i22 %zext_ln93_3" [cnn.cpp:93]   --->   Operation 1258 'mul' 'mul_ln93_45' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_75 : Operation 1259 [1/1] (0.00ns)   --->   "%shl_ln93_57 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %tmp_161, i6 0" [cnn.cpp:93]   --->   Operation 1259 'bitconcatenate' 'shl_ln93_57' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 1260 [1/3] (0.00ns) (grouped into DSP with root node add_ln93_58)   --->   "%mul_ln93_58 = mul i22 %sext_ln93_58, i22 %zext_ln93_2" [cnn.cpp:93]   --->   Operation 1260 'mul' 'mul_ln93_58' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_75 : Operation 1261 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln93_58 = add i22 %shl_ln93_57, i22 %mul_ln93_58" [cnn.cpp:93]   --->   Operation 1261 'add' 'add_ln93_58' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_75 : Operation 1262 [1/1] (0.00ns)   --->   "%sext_ln93_59 = sext i16 %W2_load_59" [cnn.cpp:93]   --->   Operation 1262 'sext' 'sext_ln93_59' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 1263 [3/3] (1.08ns) (grouped into DSP with root node add_ln93_59)   --->   "%mul_ln93_59 = mul i22 %sext_ln93_59, i22 %zext_ln93_3" [cnn.cpp:93]   --->   Operation 1263 'mul' 'mul_ln93_59' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_75 : Operation 1264 [1/2] (1.29ns)   --->   "%W2_load_66 = load i8 %W2_addr_66" [cnn.cpp:93]   --->   Operation 1264 'load' 'W2_load_66' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 168> <RAM>
ST_75 : Operation 1265 [1/1] (0.00ns)   --->   "%shl_ln93_71 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %tmp_175, i6 0" [cnn.cpp:93]   --->   Operation 1265 'bitconcatenate' 'shl_ln93_71' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 1266 [1/3] (0.00ns) (grouped into DSP with root node add_ln93_72)   --->   "%mul_ln93_72 = mul i22 %sext_ln93_72, i22 %zext_ln93_2" [cnn.cpp:93]   --->   Operation 1266 'mul' 'mul_ln93_72' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_75 : Operation 1267 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln93_72 = add i22 %shl_ln93_71, i22 %mul_ln93_72" [cnn.cpp:93]   --->   Operation 1267 'add' 'add_ln93_72' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_75 : Operation 1268 [1/1] (0.00ns)   --->   "%sext_ln93_73 = sext i16 %W2_load_73" [cnn.cpp:93]   --->   Operation 1268 'sext' 'sext_ln93_73' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 1269 [3/3] (1.08ns) (grouped into DSP with root node add_ln93_73)   --->   "%mul_ln93_73 = mul i22 %sext_ln93_73, i22 %zext_ln93_3" [cnn.cpp:93]   --->   Operation 1269 'mul' 'mul_ln93_73' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_75 : Operation 1270 [1/2] (1.29ns)   --->   "%W2_load_79 = load i8 %W2_addr_79" [cnn.cpp:93]   --->   Operation 1270 'load' 'W2_load_79' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 168> <RAM>
ST_75 : Operation 1271 [1/1] (0.00ns)   --->   "%shl_ln93_85 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %tmp_189, i6 0" [cnn.cpp:93]   --->   Operation 1271 'bitconcatenate' 'shl_ln93_85' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 1272 [1/3] (0.00ns) (grouped into DSP with root node add_ln93_86)   --->   "%mul_ln93_86 = mul i22 %sext_ln93_86, i22 %zext_ln93_2" [cnn.cpp:93]   --->   Operation 1272 'mul' 'mul_ln93_86' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_75 : Operation 1273 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln93_86 = add i22 %shl_ln93_85, i22 %mul_ln93_86" [cnn.cpp:93]   --->   Operation 1273 'add' 'add_ln93_86' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_75 : Operation 1274 [1/1] (0.00ns)   --->   "%sext_ln93_87 = sext i16 %W2_load_87" [cnn.cpp:93]   --->   Operation 1274 'sext' 'sext_ln93_87' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 1275 [3/3] (1.08ns) (grouped into DSP with root node add_ln93_87)   --->   "%mul_ln93_87 = mul i22 %sext_ln93_87, i22 %zext_ln93_3" [cnn.cpp:93]   --->   Operation 1275 'mul' 'mul_ln93_87' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_75 : Operation 1276 [2/2] (1.29ns)   --->   "%W2_load_92 = load i8 %W2_addr_92" [cnn.cpp:93]   --->   Operation 1276 'load' 'W2_load_92' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 168> <RAM>
ST_75 : Operation 1277 [1/1] (0.00ns)   --->   "%shl_ln93_99 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %tmp_203, i6 0" [cnn.cpp:93]   --->   Operation 1277 'bitconcatenate' 'shl_ln93_99' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 1278 [1/3] (0.00ns) (grouped into DSP with root node add_ln93_100)   --->   "%mul_ln93_100 = mul i22 %sext_ln93_100, i22 %zext_ln93_2" [cnn.cpp:93]   --->   Operation 1278 'mul' 'mul_ln93_100' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_75 : Operation 1279 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln93_100 = add i22 %shl_ln93_99, i22 %mul_ln93_100" [cnn.cpp:93]   --->   Operation 1279 'add' 'add_ln93_100' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_75 : Operation 1280 [1/1] (0.00ns)   --->   "%sext_ln93_101 = sext i16 %W2_load_101" [cnn.cpp:93]   --->   Operation 1280 'sext' 'sext_ln93_101' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 1281 [3/3] (1.08ns) (grouped into DSP with root node add_ln93_101)   --->   "%mul_ln93_101 = mul i22 %sext_ln93_101, i22 %zext_ln93_3" [cnn.cpp:93]   --->   Operation 1281 'mul' 'mul_ln93_101' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_75 : Operation 1282 [2/2] (1.29ns)   --->   "%W2_load_105 = load i8 %W2_addr_105" [cnn.cpp:93]   --->   Operation 1282 'load' 'W2_load_105' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 168> <RAM>
ST_75 : Operation 1283 [1/1] (0.00ns)   --->   "%shl_ln93_113 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %tmp_217, i6 0" [cnn.cpp:93]   --->   Operation 1283 'bitconcatenate' 'shl_ln93_113' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 1284 [1/3] (0.00ns) (grouped into DSP with root node add_ln93_114)   --->   "%mul_ln93_114 = mul i22 %sext_ln93_114, i22 %zext_ln93_2" [cnn.cpp:93]   --->   Operation 1284 'mul' 'mul_ln93_114' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_75 : Operation 1285 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln93_114 = add i22 %shl_ln93_113, i22 %mul_ln93_114" [cnn.cpp:93]   --->   Operation 1285 'add' 'add_ln93_114' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_75 : Operation 1286 [1/1] (0.00ns)   --->   "%sext_ln93_115 = sext i16 %W2_load_115" [cnn.cpp:93]   --->   Operation 1286 'sext' 'sext_ln93_115' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 1287 [3/3] (1.08ns) (grouped into DSP with root node add_ln93_115)   --->   "%mul_ln93_115 = mul i22 %sext_ln93_115, i22 %zext_ln93_3" [cnn.cpp:93]   --->   Operation 1287 'mul' 'mul_ln93_115' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_75 : Operation 1288 [1/1] (0.00ns)   --->   "%shl_ln93_127 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %tmp_231, i6 0" [cnn.cpp:93]   --->   Operation 1288 'bitconcatenate' 'shl_ln93_127' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 1289 [1/3] (0.00ns) (grouped into DSP with root node add_ln93_128)   --->   "%mul_ln93_128 = mul i22 %sext_ln93_128, i22 %zext_ln93_2" [cnn.cpp:93]   --->   Operation 1289 'mul' 'mul_ln93_128' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_75 : Operation 1290 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln93_128 = add i22 %shl_ln93_127, i22 %mul_ln93_128" [cnn.cpp:93]   --->   Operation 1290 'add' 'add_ln93_128' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_75 : Operation 1291 [1/1] (0.00ns)   --->   "%sext_ln93_129 = sext i16 %W2_load_129" [cnn.cpp:93]   --->   Operation 1291 'sext' 'sext_ln93_129' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 1292 [3/3] (1.08ns) (grouped into DSP with root node add_ln93_129)   --->   "%mul_ln93_129 = mul i22 %sext_ln93_129, i22 %zext_ln93_3" [cnn.cpp:93]   --->   Operation 1292 'mul' 'mul_ln93_129' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_75 : Operation 1293 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln93_141 = add i22 %shl_ln93_140, i22 %mul_ln93_141" [cnn.cpp:93]   --->   Operation 1293 'add' 'add_ln93_141' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_75 : Operation 1294 [1/1] (0.00ns)   --->   "%tmp_245 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %add_ln93_141, i32 6, i32 21" [cnn.cpp:93]   --->   Operation 1294 'partselect' 'tmp_245' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 1295 [1/1] (0.00ns)   --->   "%shl_ln93_141 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %tmp_245, i6 0" [cnn.cpp:93]   --->   Operation 1295 'bitconcatenate' 'shl_ln93_141' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 1296 [1/3] (0.00ns) (grouped into DSP with root node add_ln93_142)   --->   "%mul_ln93_142 = mul i22 %sext_ln93_142, i22 %zext_ln93_2" [cnn.cpp:93]   --->   Operation 1296 'mul' 'mul_ln93_142' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_75 : Operation 1297 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln93_142 = add i22 %shl_ln93_141, i22 %mul_ln93_142" [cnn.cpp:93]   --->   Operation 1297 'add' 'add_ln93_142' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_75 : Operation 1298 [1/1] (0.00ns)   --->   "%sext_ln93_143 = sext i16 %W2_load_143" [cnn.cpp:93]   --->   Operation 1298 'sext' 'sext_ln93_143' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 1299 [3/3] (1.08ns) (grouped into DSP with root node add_ln93_143)   --->   "%mul_ln93_143 = mul i22 %sext_ln93_143, i22 %zext_ln93_3" [cnn.cpp:93]   --->   Operation 1299 'mul' 'mul_ln93_143' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_75 : Operation 1300 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln93_155 = add i22 %shl_ln93_154, i22 %mul_ln93_155" [cnn.cpp:93]   --->   Operation 1300 'add' 'add_ln93_155' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_75 : Operation 1301 [1/1] (0.00ns)   --->   "%tmp_259 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %add_ln93_155, i32 6, i32 21" [cnn.cpp:93]   --->   Operation 1301 'partselect' 'tmp_259' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 1302 [1/1] (0.00ns)   --->   "%shl_ln93_155 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %tmp_259, i6 0" [cnn.cpp:93]   --->   Operation 1302 'bitconcatenate' 'shl_ln93_155' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 1303 [1/3] (0.00ns) (grouped into DSP with root node add_ln93_156)   --->   "%mul_ln93_156 = mul i22 %sext_ln93_156, i22 %zext_ln93_2" [cnn.cpp:93]   --->   Operation 1303 'mul' 'mul_ln93_156' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_75 : Operation 1304 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln93_156 = add i22 %shl_ln93_155, i22 %mul_ln93_156" [cnn.cpp:93]   --->   Operation 1304 'add' 'add_ln93_156' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_75 : Operation 1305 [1/2] (1.29ns)   --->   "%W3_load_28 = load i7 %W3_addr_28" [cnn.cpp:104]   --->   Operation 1305 'load' 'W3_load_28' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 120> <RAM>
ST_75 : Operation 1306 [1/2] (1.29ns)   --->   "%W3_load_40 = load i7 %W3_addr_40" [cnn.cpp:104]   --->   Operation 1306 'load' 'W3_load_40' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 120> <RAM>
ST_75 : Operation 1307 [2/2] (1.29ns)   --->   "%W3_load_52 = load i7 %W3_addr_52" [cnn.cpp:104]   --->   Operation 1307 'load' 'W3_load_52' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 120> <RAM>
ST_75 : Operation 1308 [2/2] (1.29ns)   --->   "%W3_load_64 = load i7 %W3_addr_64" [cnn.cpp:104]   --->   Operation 1308 'load' 'W3_load_64' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 120> <RAM>

State 76 <SV = 75> <Delay = 1.29>
ST_76 : Operation 1309 [1/1] (0.00ns)   --->   "%W2_addr_118 = getelementptr i16 %W2, i64 0, i64 118" [cnn.cpp:93]   --->   Operation 1309 'getelementptr' 'W2_addr_118' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 1310 [1/1] (0.00ns)   --->   "%W2_addr_131 = getelementptr i16 %W2, i64 0, i64 131" [cnn.cpp:93]   --->   Operation 1310 'getelementptr' 'W2_addr_131' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 1311 [1/1] (0.00ns)   --->   "%W3_addr_76 = getelementptr i16 %W3, i64 0, i64 76" [cnn.cpp:104]   --->   Operation 1311 'getelementptr' 'W3_addr_76' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 1312 [1/1] (0.00ns)   --->   "%W3_addr_88 = getelementptr i16 %W3, i64 0, i64 88" [cnn.cpp:104]   --->   Operation 1312 'getelementptr' 'W3_addr_88' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 1313 [1/2] (0.00ns)   --->   "%call_ln79 = call void @cnn_Pipeline_VITIS_LOOP_80_1435, i16 %sum_17, i16 %W1, i15 %flattened_output, i15 %flattened_output_1, i15 %flattened_output_2, i15 %flattened_output_3, i15 %flattened_output_4, i15 %flattened_output_5, i15 %flattened_output_6, i15 %flattened_output_7, i15 %flattened_output_8, i15 %flattened_output_9, i15 %flattened_output_10, i15 %flattened_output_11, i15 %flattened_output_12, i15 %flattened_output_13, i16 %sum_17_loc" [cnn.cpp:79]   --->   Operation 1313 'call' 'call_ln79' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_76 : Operation 1314 [1/1] (0.00ns)   --->   "%b1_addr_5 = getelementptr i16 %b1, i64 0, i64 5" [cnn.cpp:79]   --->   Operation 1314 'getelementptr' 'b1_addr_5' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 1315 [2/2] (0.73ns)   --->   "%sum_18 = load i4 %b1_addr_5" [cnn.cpp:79]   --->   Operation 1315 'load' 'sum_18' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14> <RAM>
ST_76 : Operation 1316 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln93_2 = add i22 %shl_ln93_2, i22 %mul_ln93_2" [cnn.cpp:93]   --->   Operation 1316 'add' 'add_ln93_2' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_76 : Operation 1317 [1/1] (0.00ns)   --->   "%tmp_106 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %add_ln93_2, i32 6, i32 21" [cnn.cpp:93]   --->   Operation 1317 'partselect' 'tmp_106' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 1318 [2/3] (1.08ns) (grouped into DSP with root node add_ln93_3)   --->   "%mul_ln93_3 = mul i22 %sext_ln93_3, i22 %zext_ln93_3" [cnn.cpp:93]   --->   Operation 1318 'mul' 'mul_ln93_3' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_76 : Operation 1319 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln93_16 = add i22 %shl_ln93_15, i22 %mul_ln93_16" [cnn.cpp:93]   --->   Operation 1319 'add' 'add_ln93_16' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_76 : Operation 1320 [1/1] (0.00ns)   --->   "%tmp_120 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %add_ln93_16, i32 6, i32 21" [cnn.cpp:93]   --->   Operation 1320 'partselect' 'tmp_120' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 1321 [2/3] (1.08ns) (grouped into DSP with root node add_ln93_17)   --->   "%mul_ln93_17 = mul i22 %sext_ln93_17, i22 %zext_ln93_3" [cnn.cpp:93]   --->   Operation 1321 'mul' 'mul_ln93_17' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_76 : Operation 1322 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln93_30 = add i22 %shl_ln93_29, i22 %mul_ln93_30" [cnn.cpp:93]   --->   Operation 1322 'add' 'add_ln93_30' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_76 : Operation 1323 [1/1] (0.00ns)   --->   "%tmp_134 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %add_ln93_30, i32 6, i32 21" [cnn.cpp:93]   --->   Operation 1323 'partselect' 'tmp_134' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 1324 [2/3] (1.08ns) (grouped into DSP with root node add_ln93_31)   --->   "%mul_ln93_31 = mul i22 %sext_ln93_31, i22 %zext_ln93_3" [cnn.cpp:93]   --->   Operation 1324 'mul' 'mul_ln93_31' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_76 : Operation 1325 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln93_44 = add i22 %shl_ln93_43, i22 %mul_ln93_44" [cnn.cpp:93]   --->   Operation 1325 'add' 'add_ln93_44' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_76 : Operation 1326 [1/1] (0.00ns)   --->   "%tmp_148 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %add_ln93_44, i32 6, i32 21" [cnn.cpp:93]   --->   Operation 1326 'partselect' 'tmp_148' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 1327 [2/3] (1.08ns) (grouped into DSP with root node add_ln93_45)   --->   "%mul_ln93_45 = mul i22 %sext_ln93_45, i22 %zext_ln93_3" [cnn.cpp:93]   --->   Operation 1327 'mul' 'mul_ln93_45' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_76 : Operation 1328 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln93_58 = add i22 %shl_ln93_57, i22 %mul_ln93_58" [cnn.cpp:93]   --->   Operation 1328 'add' 'add_ln93_58' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_76 : Operation 1329 [1/1] (0.00ns)   --->   "%tmp_162 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %add_ln93_58, i32 6, i32 21" [cnn.cpp:93]   --->   Operation 1329 'partselect' 'tmp_162' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 1330 [2/3] (1.08ns) (grouped into DSP with root node add_ln93_59)   --->   "%mul_ln93_59 = mul i22 %sext_ln93_59, i22 %zext_ln93_3" [cnn.cpp:93]   --->   Operation 1330 'mul' 'mul_ln93_59' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_76 : Operation 1331 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln93_72 = add i22 %shl_ln93_71, i22 %mul_ln93_72" [cnn.cpp:93]   --->   Operation 1331 'add' 'add_ln93_72' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_76 : Operation 1332 [1/1] (0.00ns)   --->   "%tmp_176 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %add_ln93_72, i32 6, i32 21" [cnn.cpp:93]   --->   Operation 1332 'partselect' 'tmp_176' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 1333 [2/3] (1.08ns) (grouped into DSP with root node add_ln93_73)   --->   "%mul_ln93_73 = mul i22 %sext_ln93_73, i22 %zext_ln93_3" [cnn.cpp:93]   --->   Operation 1333 'mul' 'mul_ln93_73' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_76 : Operation 1334 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln93_86 = add i22 %shl_ln93_85, i22 %mul_ln93_86" [cnn.cpp:93]   --->   Operation 1334 'add' 'add_ln93_86' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_76 : Operation 1335 [1/1] (0.00ns)   --->   "%tmp_190 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %add_ln93_86, i32 6, i32 21" [cnn.cpp:93]   --->   Operation 1335 'partselect' 'tmp_190' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 1336 [2/3] (1.08ns) (grouped into DSP with root node add_ln93_87)   --->   "%mul_ln93_87 = mul i22 %sext_ln93_87, i22 %zext_ln93_3" [cnn.cpp:93]   --->   Operation 1336 'mul' 'mul_ln93_87' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_76 : Operation 1337 [1/2] (1.29ns)   --->   "%W2_load_92 = load i8 %W2_addr_92" [cnn.cpp:93]   --->   Operation 1337 'load' 'W2_load_92' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 168> <RAM>
ST_76 : Operation 1338 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln93_100 = add i22 %shl_ln93_99, i22 %mul_ln93_100" [cnn.cpp:93]   --->   Operation 1338 'add' 'add_ln93_100' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_76 : Operation 1339 [1/1] (0.00ns)   --->   "%tmp_204 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %add_ln93_100, i32 6, i32 21" [cnn.cpp:93]   --->   Operation 1339 'partselect' 'tmp_204' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 1340 [2/3] (1.08ns) (grouped into DSP with root node add_ln93_101)   --->   "%mul_ln93_101 = mul i22 %sext_ln93_101, i22 %zext_ln93_3" [cnn.cpp:93]   --->   Operation 1340 'mul' 'mul_ln93_101' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_76 : Operation 1341 [1/2] (1.29ns)   --->   "%W2_load_105 = load i8 %W2_addr_105" [cnn.cpp:93]   --->   Operation 1341 'load' 'W2_load_105' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 168> <RAM>
ST_76 : Operation 1342 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln93_114 = add i22 %shl_ln93_113, i22 %mul_ln93_114" [cnn.cpp:93]   --->   Operation 1342 'add' 'add_ln93_114' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_76 : Operation 1343 [1/1] (0.00ns)   --->   "%tmp_218 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %add_ln93_114, i32 6, i32 21" [cnn.cpp:93]   --->   Operation 1343 'partselect' 'tmp_218' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 1344 [2/3] (1.08ns) (grouped into DSP with root node add_ln93_115)   --->   "%mul_ln93_115 = mul i22 %sext_ln93_115, i22 %zext_ln93_3" [cnn.cpp:93]   --->   Operation 1344 'mul' 'mul_ln93_115' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_76 : Operation 1345 [2/2] (1.29ns)   --->   "%W2_load_118 = load i8 %W2_addr_118" [cnn.cpp:93]   --->   Operation 1345 'load' 'W2_load_118' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 168> <RAM>
ST_76 : Operation 1346 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln93_128 = add i22 %shl_ln93_127, i22 %mul_ln93_128" [cnn.cpp:93]   --->   Operation 1346 'add' 'add_ln93_128' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_76 : Operation 1347 [1/1] (0.00ns)   --->   "%tmp_232 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %add_ln93_128, i32 6, i32 21" [cnn.cpp:93]   --->   Operation 1347 'partselect' 'tmp_232' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 1348 [2/3] (1.08ns) (grouped into DSP with root node add_ln93_129)   --->   "%mul_ln93_129 = mul i22 %sext_ln93_129, i22 %zext_ln93_3" [cnn.cpp:93]   --->   Operation 1348 'mul' 'mul_ln93_129' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_76 : Operation 1349 [2/2] (1.29ns)   --->   "%W2_load_131 = load i8 %W2_addr_131" [cnn.cpp:93]   --->   Operation 1349 'load' 'W2_load_131' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 168> <RAM>
ST_76 : Operation 1350 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln93_142 = add i22 %shl_ln93_141, i22 %mul_ln93_142" [cnn.cpp:93]   --->   Operation 1350 'add' 'add_ln93_142' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_76 : Operation 1351 [1/1] (0.00ns)   --->   "%tmp_246 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %add_ln93_142, i32 6, i32 21" [cnn.cpp:93]   --->   Operation 1351 'partselect' 'tmp_246' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 1352 [2/3] (1.08ns) (grouped into DSP with root node add_ln93_143)   --->   "%mul_ln93_143 = mul i22 %sext_ln93_143, i22 %zext_ln93_3" [cnn.cpp:93]   --->   Operation 1352 'mul' 'mul_ln93_143' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_76 : Operation 1353 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln93_156 = add i22 %shl_ln93_155, i22 %mul_ln93_156" [cnn.cpp:93]   --->   Operation 1353 'add' 'add_ln93_156' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_76 : Operation 1354 [1/1] (0.00ns)   --->   "%tmp_260 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %add_ln93_156, i32 6, i32 21" [cnn.cpp:93]   --->   Operation 1354 'partselect' 'tmp_260' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 1355 [1/2] (1.29ns)   --->   "%W3_load_52 = load i7 %W3_addr_52" [cnn.cpp:104]   --->   Operation 1355 'load' 'W3_load_52' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 120> <RAM>
ST_76 : Operation 1356 [1/2] (1.29ns)   --->   "%W3_load_64 = load i7 %W3_addr_64" [cnn.cpp:104]   --->   Operation 1356 'load' 'W3_load_64' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 120> <RAM>
ST_76 : Operation 1357 [2/2] (1.29ns)   --->   "%W3_load_76 = load i7 %W3_addr_76" [cnn.cpp:104]   --->   Operation 1357 'load' 'W3_load_76' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 120> <RAM>
ST_76 : Operation 1358 [2/2] (1.29ns)   --->   "%W3_load_88 = load i7 %W3_addr_88" [cnn.cpp:104]   --->   Operation 1358 'load' 'W3_load_88' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 120> <RAM>

State 77 <SV = 76> <Delay = 1.44>
ST_77 : Operation 1359 [1/1] (0.00ns)   --->   "%W2_addr_144 = getelementptr i16 %W2, i64 0, i64 144" [cnn.cpp:93]   --->   Operation 1359 'getelementptr' 'W2_addr_144' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 1360 [1/1] (0.00ns)   --->   "%W2_addr_157 = getelementptr i16 %W2, i64 0, i64 157" [cnn.cpp:93]   --->   Operation 1360 'getelementptr' 'W2_addr_157' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 1361 [1/1] (0.00ns)   --->   "%W3_addr_100 = getelementptr i16 %W3, i64 0, i64 100" [cnn.cpp:104]   --->   Operation 1361 'getelementptr' 'W3_addr_100' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 1362 [1/1] (0.00ns)   --->   "%W3_addr_112 = getelementptr i16 %W3, i64 0, i64 112" [cnn.cpp:104]   --->   Operation 1362 'getelementptr' 'W3_addr_112' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 1363 [1/1] (0.00ns)   --->   "%sum_17_loc_load = load i16 %sum_17_loc"   --->   Operation 1363 'load' 'sum_17_loc_load' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 1364 [1/1] (0.00ns)   --->   "%trunc_ln80_4 = trunc i16 %sum_17_loc_load" [cnn.cpp:80]   --->   Operation 1364 'trunc' 'trunc_ln80_4' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 1365 [1/2] (0.73ns)   --->   "%sum_18 = load i4 %b1_addr_5" [cnn.cpp:79]   --->   Operation 1365 'load' 'sum_18' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14> <RAM>
ST_77 : Operation 1366 [2/2] (0.46ns)   --->   "%call_ln79 = call void @cnn_Pipeline_VITIS_LOOP_80_1436, i16 %sum_18, i16 %W1, i15 %flattened_output, i15 %flattened_output_1, i15 %flattened_output_2, i15 %flattened_output_3, i15 %flattened_output_4, i15 %flattened_output_5, i15 %flattened_output_6, i15 %flattened_output_7, i15 %flattened_output_8, i15 %flattened_output_9, i15 %flattened_output_10, i15 %flattened_output_11, i15 %flattened_output_12, i15 %flattened_output_13, i16 %sum_20_loc" [cnn.cpp:79]   --->   Operation 1366 'call' 'call_ln79' <Predicate = true> <Delay = 0.46> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_77 : Operation 1367 [1/1] (0.00ns)   --->   "%tmp_95 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_17_loc_load, i32 15" [cnn.cpp:83]   --->   Operation 1367 'bitselect' 'tmp_95' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 1368 [1/1] (0.35ns)   --->   "%output_fc1_18 = select i1 %tmp_95, i15 0, i15 %trunc_ln80_4" [cnn.cpp:83]   --->   Operation 1368 'select' 'output_fc1_18' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_77 : Operation 1369 [1/1] (0.00ns)   --->   "%shl_ln93_3 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %tmp_106, i6 0" [cnn.cpp:93]   --->   Operation 1369 'bitconcatenate' 'shl_ln93_3' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 1370 [1/3] (0.00ns) (grouped into DSP with root node add_ln93_3)   --->   "%mul_ln93_3 = mul i22 %sext_ln93_3, i22 %zext_ln93_3" [cnn.cpp:93]   --->   Operation 1370 'mul' 'mul_ln93_3' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_77 : Operation 1371 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln93_3 = add i22 %shl_ln93_3, i22 %mul_ln93_3" [cnn.cpp:93]   --->   Operation 1371 'add' 'add_ln93_3' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_77 : Operation 1372 [1/1] (0.00ns)   --->   "%sext_ln93_4 = sext i16 %W2_load_4" [cnn.cpp:93]   --->   Operation 1372 'sext' 'sext_ln93_4' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 1373 [1/1] (0.00ns)   --->   "%zext_ln93_4 = zext i15 %output_fc1_18" [cnn.cpp:93]   --->   Operation 1373 'zext' 'zext_ln93_4' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 1374 [3/3] (1.08ns) (grouped into DSP with root node add_ln93_4)   --->   "%mul_ln93_4 = mul i22 %sext_ln93_4, i22 %zext_ln93_4" [cnn.cpp:93]   --->   Operation 1374 'mul' 'mul_ln93_4' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_77 : Operation 1375 [1/1] (0.00ns)   --->   "%shl_ln93_16 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %tmp_120, i6 0" [cnn.cpp:93]   --->   Operation 1375 'bitconcatenate' 'shl_ln93_16' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 1376 [1/3] (0.00ns) (grouped into DSP with root node add_ln93_17)   --->   "%mul_ln93_17 = mul i22 %sext_ln93_17, i22 %zext_ln93_3" [cnn.cpp:93]   --->   Operation 1376 'mul' 'mul_ln93_17' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_77 : Operation 1377 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln93_17 = add i22 %shl_ln93_16, i22 %mul_ln93_17" [cnn.cpp:93]   --->   Operation 1377 'add' 'add_ln93_17' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_77 : Operation 1378 [1/1] (0.00ns)   --->   "%sext_ln93_18 = sext i16 %W2_load_18" [cnn.cpp:93]   --->   Operation 1378 'sext' 'sext_ln93_18' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 1379 [3/3] (1.08ns) (grouped into DSP with root node add_ln93_18)   --->   "%mul_ln93_18 = mul i22 %sext_ln93_18, i22 %zext_ln93_4" [cnn.cpp:93]   --->   Operation 1379 'mul' 'mul_ln93_18' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_77 : Operation 1380 [1/1] (0.00ns)   --->   "%shl_ln93_30 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %tmp_134, i6 0" [cnn.cpp:93]   --->   Operation 1380 'bitconcatenate' 'shl_ln93_30' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 1381 [1/3] (0.00ns) (grouped into DSP with root node add_ln93_31)   --->   "%mul_ln93_31 = mul i22 %sext_ln93_31, i22 %zext_ln93_3" [cnn.cpp:93]   --->   Operation 1381 'mul' 'mul_ln93_31' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_77 : Operation 1382 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln93_31 = add i22 %shl_ln93_30, i22 %mul_ln93_31" [cnn.cpp:93]   --->   Operation 1382 'add' 'add_ln93_31' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_77 : Operation 1383 [1/1] (0.00ns)   --->   "%sext_ln93_32 = sext i16 %W2_load_32" [cnn.cpp:93]   --->   Operation 1383 'sext' 'sext_ln93_32' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 1384 [3/3] (1.08ns) (grouped into DSP with root node add_ln93_32)   --->   "%mul_ln93_32 = mul i22 %sext_ln93_32, i22 %zext_ln93_4" [cnn.cpp:93]   --->   Operation 1384 'mul' 'mul_ln93_32' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_77 : Operation 1385 [1/1] (0.00ns)   --->   "%shl_ln93_44 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %tmp_148, i6 0" [cnn.cpp:93]   --->   Operation 1385 'bitconcatenate' 'shl_ln93_44' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 1386 [1/3] (0.00ns) (grouped into DSP with root node add_ln93_45)   --->   "%mul_ln93_45 = mul i22 %sext_ln93_45, i22 %zext_ln93_3" [cnn.cpp:93]   --->   Operation 1386 'mul' 'mul_ln93_45' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_77 : Operation 1387 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln93_45 = add i22 %shl_ln93_44, i22 %mul_ln93_45" [cnn.cpp:93]   --->   Operation 1387 'add' 'add_ln93_45' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_77 : Operation 1388 [1/1] (0.00ns)   --->   "%sext_ln93_46 = sext i16 %W2_load_46" [cnn.cpp:93]   --->   Operation 1388 'sext' 'sext_ln93_46' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 1389 [3/3] (1.08ns) (grouped into DSP with root node add_ln93_46)   --->   "%mul_ln93_46 = mul i22 %sext_ln93_46, i22 %zext_ln93_4" [cnn.cpp:93]   --->   Operation 1389 'mul' 'mul_ln93_46' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_77 : Operation 1390 [1/1] (0.00ns)   --->   "%shl_ln93_58 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %tmp_162, i6 0" [cnn.cpp:93]   --->   Operation 1390 'bitconcatenate' 'shl_ln93_58' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 1391 [1/3] (0.00ns) (grouped into DSP with root node add_ln93_59)   --->   "%mul_ln93_59 = mul i22 %sext_ln93_59, i22 %zext_ln93_3" [cnn.cpp:93]   --->   Operation 1391 'mul' 'mul_ln93_59' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_77 : Operation 1392 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln93_59 = add i22 %shl_ln93_58, i22 %mul_ln93_59" [cnn.cpp:93]   --->   Operation 1392 'add' 'add_ln93_59' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_77 : Operation 1393 [1/1] (0.00ns)   --->   "%sext_ln93_60 = sext i16 %W2_load_60" [cnn.cpp:93]   --->   Operation 1393 'sext' 'sext_ln93_60' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 1394 [3/3] (1.08ns) (grouped into DSP with root node add_ln93_60)   --->   "%mul_ln93_60 = mul i22 %sext_ln93_60, i22 %zext_ln93_4" [cnn.cpp:93]   --->   Operation 1394 'mul' 'mul_ln93_60' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_77 : Operation 1395 [1/1] (0.00ns)   --->   "%shl_ln93_72 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %tmp_176, i6 0" [cnn.cpp:93]   --->   Operation 1395 'bitconcatenate' 'shl_ln93_72' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 1396 [1/3] (0.00ns) (grouped into DSP with root node add_ln93_73)   --->   "%mul_ln93_73 = mul i22 %sext_ln93_73, i22 %zext_ln93_3" [cnn.cpp:93]   --->   Operation 1396 'mul' 'mul_ln93_73' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_77 : Operation 1397 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln93_73 = add i22 %shl_ln93_72, i22 %mul_ln93_73" [cnn.cpp:93]   --->   Operation 1397 'add' 'add_ln93_73' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_77 : Operation 1398 [1/1] (0.00ns)   --->   "%sext_ln93_74 = sext i16 %W2_load_74" [cnn.cpp:93]   --->   Operation 1398 'sext' 'sext_ln93_74' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 1399 [3/3] (1.08ns) (grouped into DSP with root node add_ln93_74)   --->   "%mul_ln93_74 = mul i22 %sext_ln93_74, i22 %zext_ln93_4" [cnn.cpp:93]   --->   Operation 1399 'mul' 'mul_ln93_74' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_77 : Operation 1400 [1/1] (0.00ns)   --->   "%shl_ln93_86 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %tmp_190, i6 0" [cnn.cpp:93]   --->   Operation 1400 'bitconcatenate' 'shl_ln93_86' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 1401 [1/3] (0.00ns) (grouped into DSP with root node add_ln93_87)   --->   "%mul_ln93_87 = mul i22 %sext_ln93_87, i22 %zext_ln93_3" [cnn.cpp:93]   --->   Operation 1401 'mul' 'mul_ln93_87' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_77 : Operation 1402 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln93_87 = add i22 %shl_ln93_86, i22 %mul_ln93_87" [cnn.cpp:93]   --->   Operation 1402 'add' 'add_ln93_87' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_77 : Operation 1403 [1/1] (0.00ns)   --->   "%sext_ln93_88 = sext i16 %W2_load_88" [cnn.cpp:93]   --->   Operation 1403 'sext' 'sext_ln93_88' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 1404 [3/3] (1.08ns) (grouped into DSP with root node add_ln93_88)   --->   "%mul_ln93_88 = mul i22 %sext_ln93_88, i22 %zext_ln93_4" [cnn.cpp:93]   --->   Operation 1404 'mul' 'mul_ln93_88' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_77 : Operation 1405 [1/1] (0.00ns)   --->   "%shl_ln93_100 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %tmp_204, i6 0" [cnn.cpp:93]   --->   Operation 1405 'bitconcatenate' 'shl_ln93_100' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 1406 [1/3] (0.00ns) (grouped into DSP with root node add_ln93_101)   --->   "%mul_ln93_101 = mul i22 %sext_ln93_101, i22 %zext_ln93_3" [cnn.cpp:93]   --->   Operation 1406 'mul' 'mul_ln93_101' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_77 : Operation 1407 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln93_101 = add i22 %shl_ln93_100, i22 %mul_ln93_101" [cnn.cpp:93]   --->   Operation 1407 'add' 'add_ln93_101' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_77 : Operation 1408 [1/1] (0.00ns)   --->   "%sext_ln93_102 = sext i16 %W2_load_102" [cnn.cpp:93]   --->   Operation 1408 'sext' 'sext_ln93_102' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 1409 [3/3] (1.08ns) (grouped into DSP with root node add_ln93_102)   --->   "%mul_ln93_102 = mul i22 %sext_ln93_102, i22 %zext_ln93_4" [cnn.cpp:93]   --->   Operation 1409 'mul' 'mul_ln93_102' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_77 : Operation 1410 [1/1] (0.00ns)   --->   "%shl_ln93_114 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %tmp_218, i6 0" [cnn.cpp:93]   --->   Operation 1410 'bitconcatenate' 'shl_ln93_114' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 1411 [1/3] (0.00ns) (grouped into DSP with root node add_ln93_115)   --->   "%mul_ln93_115 = mul i22 %sext_ln93_115, i22 %zext_ln93_3" [cnn.cpp:93]   --->   Operation 1411 'mul' 'mul_ln93_115' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_77 : Operation 1412 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln93_115 = add i22 %shl_ln93_114, i22 %mul_ln93_115" [cnn.cpp:93]   --->   Operation 1412 'add' 'add_ln93_115' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_77 : Operation 1413 [1/1] (0.00ns)   --->   "%sext_ln93_116 = sext i16 %W2_load_116" [cnn.cpp:93]   --->   Operation 1413 'sext' 'sext_ln93_116' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 1414 [3/3] (1.08ns) (grouped into DSP with root node add_ln93_116)   --->   "%mul_ln93_116 = mul i22 %sext_ln93_116, i22 %zext_ln93_4" [cnn.cpp:93]   --->   Operation 1414 'mul' 'mul_ln93_116' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_77 : Operation 1415 [1/2] (1.29ns)   --->   "%W2_load_118 = load i8 %W2_addr_118" [cnn.cpp:93]   --->   Operation 1415 'load' 'W2_load_118' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 168> <RAM>
ST_77 : Operation 1416 [1/1] (0.00ns)   --->   "%shl_ln93_128 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %tmp_232, i6 0" [cnn.cpp:93]   --->   Operation 1416 'bitconcatenate' 'shl_ln93_128' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 1417 [1/3] (0.00ns) (grouped into DSP with root node add_ln93_129)   --->   "%mul_ln93_129 = mul i22 %sext_ln93_129, i22 %zext_ln93_3" [cnn.cpp:93]   --->   Operation 1417 'mul' 'mul_ln93_129' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_77 : Operation 1418 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln93_129 = add i22 %shl_ln93_128, i22 %mul_ln93_129" [cnn.cpp:93]   --->   Operation 1418 'add' 'add_ln93_129' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_77 : Operation 1419 [1/1] (0.00ns)   --->   "%sext_ln93_130 = sext i16 %W2_load_130" [cnn.cpp:93]   --->   Operation 1419 'sext' 'sext_ln93_130' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 1420 [3/3] (1.08ns) (grouped into DSP with root node add_ln93_130)   --->   "%mul_ln93_130 = mul i22 %sext_ln93_130, i22 %zext_ln93_4" [cnn.cpp:93]   --->   Operation 1420 'mul' 'mul_ln93_130' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_77 : Operation 1421 [1/2] (1.29ns)   --->   "%W2_load_131 = load i8 %W2_addr_131" [cnn.cpp:93]   --->   Operation 1421 'load' 'W2_load_131' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 168> <RAM>
ST_77 : Operation 1422 [1/1] (0.00ns)   --->   "%shl_ln93_142 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %tmp_246, i6 0" [cnn.cpp:93]   --->   Operation 1422 'bitconcatenate' 'shl_ln93_142' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 1423 [1/3] (0.00ns) (grouped into DSP with root node add_ln93_143)   --->   "%mul_ln93_143 = mul i22 %sext_ln93_143, i22 %zext_ln93_3" [cnn.cpp:93]   --->   Operation 1423 'mul' 'mul_ln93_143' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_77 : Operation 1424 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln93_143 = add i22 %shl_ln93_142, i22 %mul_ln93_143" [cnn.cpp:93]   --->   Operation 1424 'add' 'add_ln93_143' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_77 : Operation 1425 [2/2] (1.29ns)   --->   "%W2_load_144 = load i8 %W2_addr_144" [cnn.cpp:93]   --->   Operation 1425 'load' 'W2_load_144' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 168> <RAM>
ST_77 : Operation 1426 [2/2] (1.29ns)   --->   "%W2_load_157 = load i8 %W2_addr_157" [cnn.cpp:93]   --->   Operation 1426 'load' 'W2_load_157' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 168> <RAM>
ST_77 : Operation 1427 [1/2] (1.29ns)   --->   "%W3_load_76 = load i7 %W3_addr_76" [cnn.cpp:104]   --->   Operation 1427 'load' 'W3_load_76' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 120> <RAM>
ST_77 : Operation 1428 [1/2] (1.29ns)   --->   "%W3_load_88 = load i7 %W3_addr_88" [cnn.cpp:104]   --->   Operation 1428 'load' 'W3_load_88' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 120> <RAM>
ST_77 : Operation 1429 [2/2] (1.29ns)   --->   "%W3_load_100 = load i7 %W3_addr_100" [cnn.cpp:104]   --->   Operation 1429 'load' 'W3_load_100' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 120> <RAM>
ST_77 : Operation 1430 [2/2] (1.29ns)   --->   "%W3_load_112 = load i7 %W3_addr_112" [cnn.cpp:104]   --->   Operation 1430 'load' 'W3_load_112' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 120> <RAM>

State 78 <SV = 77> <Delay = 2.38>
ST_78 : Operation 1431 [1/1] (0.00ns)   --->   "%W2_addr_41 = getelementptr i16 %W2, i64 0, i64 41" [cnn.cpp:93]   --->   Operation 1431 'getelementptr' 'W2_addr_41' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 1432 [1/1] (0.00ns)   --->   "%W2_addr_54 = getelementptr i16 %W2, i64 0, i64 54" [cnn.cpp:93]   --->   Operation 1432 'getelementptr' 'W2_addr_54' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 1433 [1/1] (0.00ns)   --->   "%W3_addr_5 = getelementptr i16 %W3, i64 0, i64 5" [cnn.cpp:104]   --->   Operation 1433 'getelementptr' 'W3_addr_5' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 1434 [1/1] (0.00ns)   --->   "%W3_addr_17 = getelementptr i16 %W3, i64 0, i64 17" [cnn.cpp:104]   --->   Operation 1434 'getelementptr' 'W3_addr_17' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 1435 [1/2] (0.00ns)   --->   "%call_ln79 = call void @cnn_Pipeline_VITIS_LOOP_80_1436, i16 %sum_18, i16 %W1, i15 %flattened_output, i15 %flattened_output_1, i15 %flattened_output_2, i15 %flattened_output_3, i15 %flattened_output_4, i15 %flattened_output_5, i15 %flattened_output_6, i15 %flattened_output_7, i15 %flattened_output_8, i15 %flattened_output_9, i15 %flattened_output_10, i15 %flattened_output_11, i15 %flattened_output_12, i15 %flattened_output_13, i16 %sum_20_loc" [cnn.cpp:79]   --->   Operation 1435 'call' 'call_ln79' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_78 : Operation 1436 [1/1] (0.00ns)   --->   "%b1_addr_6 = getelementptr i16 %b1, i64 0, i64 6" [cnn.cpp:79]   --->   Operation 1436 'getelementptr' 'b1_addr_6' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 1437 [2/2] (0.73ns)   --->   "%sum_19 = load i4 %b1_addr_6" [cnn.cpp:79]   --->   Operation 1437 'load' 'sum_19' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14> <RAM>
ST_78 : Operation 1438 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln93_3 = add i22 %shl_ln93_3, i22 %mul_ln93_3" [cnn.cpp:93]   --->   Operation 1438 'add' 'add_ln93_3' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_78 : Operation 1439 [1/1] (0.00ns)   --->   "%tmp_107 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %add_ln93_3, i32 6, i32 21" [cnn.cpp:93]   --->   Operation 1439 'partselect' 'tmp_107' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 1440 [2/3] (1.08ns) (grouped into DSP with root node add_ln93_4)   --->   "%mul_ln93_4 = mul i22 %sext_ln93_4, i22 %zext_ln93_4" [cnn.cpp:93]   --->   Operation 1440 'mul' 'mul_ln93_4' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_78 : Operation 1441 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln93_17 = add i22 %shl_ln93_16, i22 %mul_ln93_17" [cnn.cpp:93]   --->   Operation 1441 'add' 'add_ln93_17' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_78 : Operation 1442 [1/1] (0.00ns)   --->   "%tmp_121 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %add_ln93_17, i32 6, i32 21" [cnn.cpp:93]   --->   Operation 1442 'partselect' 'tmp_121' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 1443 [2/3] (1.08ns) (grouped into DSP with root node add_ln93_18)   --->   "%mul_ln93_18 = mul i22 %sext_ln93_18, i22 %zext_ln93_4" [cnn.cpp:93]   --->   Operation 1443 'mul' 'mul_ln93_18' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_78 : Operation 1444 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln93_31 = add i22 %shl_ln93_30, i22 %mul_ln93_31" [cnn.cpp:93]   --->   Operation 1444 'add' 'add_ln93_31' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_78 : Operation 1445 [1/1] (0.00ns)   --->   "%tmp_135 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %add_ln93_31, i32 6, i32 21" [cnn.cpp:93]   --->   Operation 1445 'partselect' 'tmp_135' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 1446 [2/3] (1.08ns) (grouped into DSP with root node add_ln93_32)   --->   "%mul_ln93_32 = mul i22 %sext_ln93_32, i22 %zext_ln93_4" [cnn.cpp:93]   --->   Operation 1446 'mul' 'mul_ln93_32' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_78 : Operation 1447 [2/2] (1.29ns)   --->   "%W2_load_41 = load i8 %W2_addr_41" [cnn.cpp:93]   --->   Operation 1447 'load' 'W2_load_41' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 168> <RAM>
ST_78 : Operation 1448 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln93_45 = add i22 %shl_ln93_44, i22 %mul_ln93_45" [cnn.cpp:93]   --->   Operation 1448 'add' 'add_ln93_45' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_78 : Operation 1449 [1/1] (0.00ns)   --->   "%tmp_149 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %add_ln93_45, i32 6, i32 21" [cnn.cpp:93]   --->   Operation 1449 'partselect' 'tmp_149' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 1450 [2/3] (1.08ns) (grouped into DSP with root node add_ln93_46)   --->   "%mul_ln93_46 = mul i22 %sext_ln93_46, i22 %zext_ln93_4" [cnn.cpp:93]   --->   Operation 1450 'mul' 'mul_ln93_46' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_78 : Operation 1451 [2/2] (1.29ns)   --->   "%W2_load_54 = load i8 %W2_addr_54" [cnn.cpp:93]   --->   Operation 1451 'load' 'W2_load_54' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 168> <RAM>
ST_78 : Operation 1452 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln93_59 = add i22 %shl_ln93_58, i22 %mul_ln93_59" [cnn.cpp:93]   --->   Operation 1452 'add' 'add_ln93_59' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_78 : Operation 1453 [1/1] (0.00ns)   --->   "%tmp_163 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %add_ln93_59, i32 6, i32 21" [cnn.cpp:93]   --->   Operation 1453 'partselect' 'tmp_163' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 1454 [2/3] (1.08ns) (grouped into DSP with root node add_ln93_60)   --->   "%mul_ln93_60 = mul i22 %sext_ln93_60, i22 %zext_ln93_4" [cnn.cpp:93]   --->   Operation 1454 'mul' 'mul_ln93_60' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_78 : Operation 1455 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln93_73 = add i22 %shl_ln93_72, i22 %mul_ln93_73" [cnn.cpp:93]   --->   Operation 1455 'add' 'add_ln93_73' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_78 : Operation 1456 [1/1] (0.00ns)   --->   "%tmp_177 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %add_ln93_73, i32 6, i32 21" [cnn.cpp:93]   --->   Operation 1456 'partselect' 'tmp_177' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 1457 [2/3] (1.08ns) (grouped into DSP with root node add_ln93_74)   --->   "%mul_ln93_74 = mul i22 %sext_ln93_74, i22 %zext_ln93_4" [cnn.cpp:93]   --->   Operation 1457 'mul' 'mul_ln93_74' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_78 : Operation 1458 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln93_87 = add i22 %shl_ln93_86, i22 %mul_ln93_87" [cnn.cpp:93]   --->   Operation 1458 'add' 'add_ln93_87' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_78 : Operation 1459 [1/1] (0.00ns)   --->   "%tmp_191 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %add_ln93_87, i32 6, i32 21" [cnn.cpp:93]   --->   Operation 1459 'partselect' 'tmp_191' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 1460 [2/3] (1.08ns) (grouped into DSP with root node add_ln93_88)   --->   "%mul_ln93_88 = mul i22 %sext_ln93_88, i22 %zext_ln93_4" [cnn.cpp:93]   --->   Operation 1460 'mul' 'mul_ln93_88' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_78 : Operation 1461 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln93_101 = add i22 %shl_ln93_100, i22 %mul_ln93_101" [cnn.cpp:93]   --->   Operation 1461 'add' 'add_ln93_101' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_78 : Operation 1462 [1/1] (0.00ns)   --->   "%tmp_205 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %add_ln93_101, i32 6, i32 21" [cnn.cpp:93]   --->   Operation 1462 'partselect' 'tmp_205' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 1463 [2/3] (1.08ns) (grouped into DSP with root node add_ln93_102)   --->   "%mul_ln93_102 = mul i22 %sext_ln93_102, i22 %zext_ln93_4" [cnn.cpp:93]   --->   Operation 1463 'mul' 'mul_ln93_102' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_78 : Operation 1464 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln93_115 = add i22 %shl_ln93_114, i22 %mul_ln93_115" [cnn.cpp:93]   --->   Operation 1464 'add' 'add_ln93_115' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_78 : Operation 1465 [1/1] (0.00ns)   --->   "%tmp_219 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %add_ln93_115, i32 6, i32 21" [cnn.cpp:93]   --->   Operation 1465 'partselect' 'tmp_219' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 1466 [2/3] (1.08ns) (grouped into DSP with root node add_ln93_116)   --->   "%mul_ln93_116 = mul i22 %sext_ln93_116, i22 %zext_ln93_4" [cnn.cpp:93]   --->   Operation 1466 'mul' 'mul_ln93_116' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_78 : Operation 1467 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln93_129 = add i22 %shl_ln93_128, i22 %mul_ln93_129" [cnn.cpp:93]   --->   Operation 1467 'add' 'add_ln93_129' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_78 : Operation 1468 [1/1] (0.00ns)   --->   "%tmp_233 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %add_ln93_129, i32 6, i32 21" [cnn.cpp:93]   --->   Operation 1468 'partselect' 'tmp_233' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 1469 [2/3] (1.08ns) (grouped into DSP with root node add_ln93_130)   --->   "%mul_ln93_130 = mul i22 %sext_ln93_130, i22 %zext_ln93_4" [cnn.cpp:93]   --->   Operation 1469 'mul' 'mul_ln93_130' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_78 : Operation 1470 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln93_143 = add i22 %shl_ln93_142, i22 %mul_ln93_143" [cnn.cpp:93]   --->   Operation 1470 'add' 'add_ln93_143' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_78 : Operation 1471 [1/2] (1.29ns)   --->   "%W2_load_144 = load i8 %W2_addr_144" [cnn.cpp:93]   --->   Operation 1471 'load' 'W2_load_144' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 168> <RAM>
ST_78 : Operation 1472 [1/1] (0.00ns)   --->   "%sext_ln93_144 = sext i16 %W2_load_144" [cnn.cpp:93]   --->   Operation 1472 'sext' 'sext_ln93_144' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 1473 [1/1] (0.00ns)   --->   "%tmp_247 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %add_ln93_143, i32 6, i32 21" [cnn.cpp:93]   --->   Operation 1473 'partselect' 'tmp_247' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 1474 [3/3] (1.08ns) (grouped into DSP with root node add_ln93_144)   --->   "%mul_ln93_144 = mul i22 %sext_ln93_144, i22 %zext_ln93_4" [cnn.cpp:93]   --->   Operation 1474 'mul' 'mul_ln93_144' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_78 : Operation 1475 [1/2] (1.29ns)   --->   "%W2_load_157 = load i8 %W2_addr_157" [cnn.cpp:93]   --->   Operation 1475 'load' 'W2_load_157' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 168> <RAM>
ST_78 : Operation 1476 [1/1] (0.00ns)   --->   "%sext_ln93_157 = sext i16 %W2_load_157" [cnn.cpp:93]   --->   Operation 1476 'sext' 'sext_ln93_157' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 1477 [3/3] (1.08ns) (grouped into DSP with root node add_ln93_157)   --->   "%mul_ln93_157 = mul i22 %sext_ln93_157, i22 %zext_ln93_3" [cnn.cpp:93]   --->   Operation 1477 'mul' 'mul_ln93_157' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_78 : Operation 1478 [2/2] (1.29ns)   --->   "%W3_load_5 = load i7 %W3_addr_5" [cnn.cpp:104]   --->   Operation 1478 'load' 'W3_load_5' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 120> <RAM>
ST_78 : Operation 1479 [2/2] (1.29ns)   --->   "%W3_load_17 = load i7 %W3_addr_17" [cnn.cpp:104]   --->   Operation 1479 'load' 'W3_load_17' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 120> <RAM>
ST_78 : Operation 1480 [1/2] (1.29ns)   --->   "%W3_load_100 = load i7 %W3_addr_100" [cnn.cpp:104]   --->   Operation 1480 'load' 'W3_load_100' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 120> <RAM>
ST_78 : Operation 1481 [1/2] (1.29ns)   --->   "%W3_load_112 = load i7 %W3_addr_112" [cnn.cpp:104]   --->   Operation 1481 'load' 'W3_load_112' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 120> <RAM>

State 79 <SV = 78> <Delay = 1.44>
ST_79 : Operation 1482 [1/1] (0.00ns)   --->   "%W2_addr_67 = getelementptr i16 %W2, i64 0, i64 67" [cnn.cpp:93]   --->   Operation 1482 'getelementptr' 'W2_addr_67' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 1483 [1/1] (0.00ns)   --->   "%W2_addr_80 = getelementptr i16 %W2, i64 0, i64 80" [cnn.cpp:93]   --->   Operation 1483 'getelementptr' 'W2_addr_80' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 1484 [1/1] (0.00ns)   --->   "%W3_addr_29 = getelementptr i16 %W3, i64 0, i64 29" [cnn.cpp:104]   --->   Operation 1484 'getelementptr' 'W3_addr_29' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 1485 [1/1] (0.00ns)   --->   "%W3_addr_41 = getelementptr i16 %W3, i64 0, i64 41" [cnn.cpp:104]   --->   Operation 1485 'getelementptr' 'W3_addr_41' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 1486 [1/1] (0.00ns)   --->   "%sum_20_loc_load = load i16 %sum_20_loc"   --->   Operation 1486 'load' 'sum_20_loc_load' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 1487 [1/1] (0.00ns)   --->   "%trunc_ln80_5 = trunc i16 %sum_20_loc_load" [cnn.cpp:80]   --->   Operation 1487 'trunc' 'trunc_ln80_5' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 1488 [1/2] (0.73ns)   --->   "%sum_19 = load i4 %b1_addr_6" [cnn.cpp:79]   --->   Operation 1488 'load' 'sum_19' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14> <RAM>
ST_79 : Operation 1489 [2/2] (0.46ns)   --->   "%call_ln79 = call void @cnn_Pipeline_VITIS_LOOP_80_1437, i16 %sum_19, i16 %W1, i15 %flattened_output, i15 %flattened_output_1, i15 %flattened_output_2, i15 %flattened_output_3, i15 %flattened_output_4, i15 %flattened_output_5, i15 %flattened_output_6, i15 %flattened_output_7, i15 %flattened_output_8, i15 %flattened_output_9, i15 %flattened_output_10, i15 %flattened_output_11, i15 %flattened_output_12, i15 %flattened_output_13, i16 %sum_23_loc" [cnn.cpp:79]   --->   Operation 1489 'call' 'call_ln79' <Predicate = true> <Delay = 0.46> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_79 : Operation 1490 [1/1] (0.00ns)   --->   "%tmp_96 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_20_loc_load, i32 15" [cnn.cpp:83]   --->   Operation 1490 'bitselect' 'tmp_96' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 1491 [1/1] (0.35ns)   --->   "%output_fc1_19 = select i1 %tmp_96, i15 0, i15 %trunc_ln80_5" [cnn.cpp:83]   --->   Operation 1491 'select' 'output_fc1_19' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_79 : Operation 1492 [1/1] (0.00ns)   --->   "%shl_ln93_4 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %tmp_107, i6 0" [cnn.cpp:93]   --->   Operation 1492 'bitconcatenate' 'shl_ln93_4' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 1493 [1/3] (0.00ns) (grouped into DSP with root node add_ln93_4)   --->   "%mul_ln93_4 = mul i22 %sext_ln93_4, i22 %zext_ln93_4" [cnn.cpp:93]   --->   Operation 1493 'mul' 'mul_ln93_4' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_79 : Operation 1494 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln93_4 = add i22 %shl_ln93_4, i22 %mul_ln93_4" [cnn.cpp:93]   --->   Operation 1494 'add' 'add_ln93_4' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_79 : Operation 1495 [1/1] (0.00ns)   --->   "%sext_ln93_5 = sext i16 %W2_load_5" [cnn.cpp:93]   --->   Operation 1495 'sext' 'sext_ln93_5' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 1496 [1/1] (0.00ns)   --->   "%zext_ln93_5 = zext i15 %output_fc1_19" [cnn.cpp:93]   --->   Operation 1496 'zext' 'zext_ln93_5' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 1497 [3/3] (1.08ns) (grouped into DSP with root node add_ln93_5)   --->   "%mul_ln93_5 = mul i22 %sext_ln93_5, i22 %zext_ln93_5" [cnn.cpp:93]   --->   Operation 1497 'mul' 'mul_ln93_5' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_79 : Operation 1498 [1/1] (0.00ns)   --->   "%shl_ln93_17 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %tmp_121, i6 0" [cnn.cpp:93]   --->   Operation 1498 'bitconcatenate' 'shl_ln93_17' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 1499 [1/3] (0.00ns) (grouped into DSP with root node add_ln93_18)   --->   "%mul_ln93_18 = mul i22 %sext_ln93_18, i22 %zext_ln93_4" [cnn.cpp:93]   --->   Operation 1499 'mul' 'mul_ln93_18' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_79 : Operation 1500 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln93_18 = add i22 %shl_ln93_17, i22 %mul_ln93_18" [cnn.cpp:93]   --->   Operation 1500 'add' 'add_ln93_18' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_79 : Operation 1501 [1/1] (0.00ns)   --->   "%sext_ln93_19 = sext i16 %W2_load_19" [cnn.cpp:93]   --->   Operation 1501 'sext' 'sext_ln93_19' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 1502 [3/3] (1.08ns) (grouped into DSP with root node add_ln93_19)   --->   "%mul_ln93_19 = mul i22 %sext_ln93_19, i22 %zext_ln93_5" [cnn.cpp:93]   --->   Operation 1502 'mul' 'mul_ln93_19' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_79 : Operation 1503 [1/1] (0.00ns)   --->   "%shl_ln93_31 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %tmp_135, i6 0" [cnn.cpp:93]   --->   Operation 1503 'bitconcatenate' 'shl_ln93_31' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 1504 [1/3] (0.00ns) (grouped into DSP with root node add_ln93_32)   --->   "%mul_ln93_32 = mul i22 %sext_ln93_32, i22 %zext_ln93_4" [cnn.cpp:93]   --->   Operation 1504 'mul' 'mul_ln93_32' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_79 : Operation 1505 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln93_32 = add i22 %shl_ln93_31, i22 %mul_ln93_32" [cnn.cpp:93]   --->   Operation 1505 'add' 'add_ln93_32' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_79 : Operation 1506 [1/1] (0.00ns)   --->   "%sext_ln93_33 = sext i16 %W2_load_33" [cnn.cpp:93]   --->   Operation 1506 'sext' 'sext_ln93_33' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 1507 [3/3] (1.08ns) (grouped into DSP with root node add_ln93_33)   --->   "%mul_ln93_33 = mul i22 %sext_ln93_33, i22 %zext_ln93_5" [cnn.cpp:93]   --->   Operation 1507 'mul' 'mul_ln93_33' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_79 : Operation 1508 [1/2] (1.29ns)   --->   "%W2_load_41 = load i8 %W2_addr_41" [cnn.cpp:93]   --->   Operation 1508 'load' 'W2_load_41' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 168> <RAM>
ST_79 : Operation 1509 [1/1] (0.00ns)   --->   "%shl_ln93_45 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %tmp_149, i6 0" [cnn.cpp:93]   --->   Operation 1509 'bitconcatenate' 'shl_ln93_45' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 1510 [1/3] (0.00ns) (grouped into DSP with root node add_ln93_46)   --->   "%mul_ln93_46 = mul i22 %sext_ln93_46, i22 %zext_ln93_4" [cnn.cpp:93]   --->   Operation 1510 'mul' 'mul_ln93_46' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_79 : Operation 1511 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln93_46 = add i22 %shl_ln93_45, i22 %mul_ln93_46" [cnn.cpp:93]   --->   Operation 1511 'add' 'add_ln93_46' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_79 : Operation 1512 [1/1] (0.00ns)   --->   "%sext_ln93_47 = sext i16 %W2_load_47" [cnn.cpp:93]   --->   Operation 1512 'sext' 'sext_ln93_47' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 1513 [3/3] (1.08ns) (grouped into DSP with root node add_ln93_47)   --->   "%mul_ln93_47 = mul i22 %sext_ln93_47, i22 %zext_ln93_5" [cnn.cpp:93]   --->   Operation 1513 'mul' 'mul_ln93_47' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_79 : Operation 1514 [1/2] (1.29ns)   --->   "%W2_load_54 = load i8 %W2_addr_54" [cnn.cpp:93]   --->   Operation 1514 'load' 'W2_load_54' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 168> <RAM>
ST_79 : Operation 1515 [1/1] (0.00ns)   --->   "%shl_ln93_59 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %tmp_163, i6 0" [cnn.cpp:93]   --->   Operation 1515 'bitconcatenate' 'shl_ln93_59' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 1516 [1/3] (0.00ns) (grouped into DSP with root node add_ln93_60)   --->   "%mul_ln93_60 = mul i22 %sext_ln93_60, i22 %zext_ln93_4" [cnn.cpp:93]   --->   Operation 1516 'mul' 'mul_ln93_60' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_79 : Operation 1517 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln93_60 = add i22 %shl_ln93_59, i22 %mul_ln93_60" [cnn.cpp:93]   --->   Operation 1517 'add' 'add_ln93_60' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_79 : Operation 1518 [1/1] (0.00ns)   --->   "%sext_ln93_61 = sext i16 %W2_load_61" [cnn.cpp:93]   --->   Operation 1518 'sext' 'sext_ln93_61' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 1519 [3/3] (1.08ns) (grouped into DSP with root node add_ln93_61)   --->   "%mul_ln93_61 = mul i22 %sext_ln93_61, i22 %zext_ln93_5" [cnn.cpp:93]   --->   Operation 1519 'mul' 'mul_ln93_61' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_79 : Operation 1520 [2/2] (1.29ns)   --->   "%W2_load_67 = load i8 %W2_addr_67" [cnn.cpp:93]   --->   Operation 1520 'load' 'W2_load_67' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 168> <RAM>
ST_79 : Operation 1521 [1/1] (0.00ns)   --->   "%shl_ln93_73 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %tmp_177, i6 0" [cnn.cpp:93]   --->   Operation 1521 'bitconcatenate' 'shl_ln93_73' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 1522 [1/3] (0.00ns) (grouped into DSP with root node add_ln93_74)   --->   "%mul_ln93_74 = mul i22 %sext_ln93_74, i22 %zext_ln93_4" [cnn.cpp:93]   --->   Operation 1522 'mul' 'mul_ln93_74' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_79 : Operation 1523 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln93_74 = add i22 %shl_ln93_73, i22 %mul_ln93_74" [cnn.cpp:93]   --->   Operation 1523 'add' 'add_ln93_74' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_79 : Operation 1524 [1/1] (0.00ns)   --->   "%sext_ln93_75 = sext i16 %W2_load_75" [cnn.cpp:93]   --->   Operation 1524 'sext' 'sext_ln93_75' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 1525 [3/3] (1.08ns) (grouped into DSP with root node add_ln93_75)   --->   "%mul_ln93_75 = mul i22 %sext_ln93_75, i22 %zext_ln93_5" [cnn.cpp:93]   --->   Operation 1525 'mul' 'mul_ln93_75' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_79 : Operation 1526 [2/2] (1.29ns)   --->   "%W2_load_80 = load i8 %W2_addr_80" [cnn.cpp:93]   --->   Operation 1526 'load' 'W2_load_80' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 168> <RAM>
ST_79 : Operation 1527 [1/1] (0.00ns)   --->   "%shl_ln93_87 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %tmp_191, i6 0" [cnn.cpp:93]   --->   Operation 1527 'bitconcatenate' 'shl_ln93_87' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 1528 [1/3] (0.00ns) (grouped into DSP with root node add_ln93_88)   --->   "%mul_ln93_88 = mul i22 %sext_ln93_88, i22 %zext_ln93_4" [cnn.cpp:93]   --->   Operation 1528 'mul' 'mul_ln93_88' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_79 : Operation 1529 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln93_88 = add i22 %shl_ln93_87, i22 %mul_ln93_88" [cnn.cpp:93]   --->   Operation 1529 'add' 'add_ln93_88' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_79 : Operation 1530 [1/1] (0.00ns)   --->   "%sext_ln93_89 = sext i16 %W2_load_89" [cnn.cpp:93]   --->   Operation 1530 'sext' 'sext_ln93_89' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 1531 [3/3] (1.08ns) (grouped into DSP with root node add_ln93_89)   --->   "%mul_ln93_89 = mul i22 %sext_ln93_89, i22 %zext_ln93_5" [cnn.cpp:93]   --->   Operation 1531 'mul' 'mul_ln93_89' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_79 : Operation 1532 [1/1] (0.00ns)   --->   "%shl_ln93_101 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %tmp_205, i6 0" [cnn.cpp:93]   --->   Operation 1532 'bitconcatenate' 'shl_ln93_101' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 1533 [1/3] (0.00ns) (grouped into DSP with root node add_ln93_102)   --->   "%mul_ln93_102 = mul i22 %sext_ln93_102, i22 %zext_ln93_4" [cnn.cpp:93]   --->   Operation 1533 'mul' 'mul_ln93_102' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_79 : Operation 1534 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln93_102 = add i22 %shl_ln93_101, i22 %mul_ln93_102" [cnn.cpp:93]   --->   Operation 1534 'add' 'add_ln93_102' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_79 : Operation 1535 [1/1] (0.00ns)   --->   "%sext_ln93_103 = sext i16 %W2_load_103" [cnn.cpp:93]   --->   Operation 1535 'sext' 'sext_ln93_103' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 1536 [3/3] (1.08ns) (grouped into DSP with root node add_ln93_103)   --->   "%mul_ln93_103 = mul i22 %sext_ln93_103, i22 %zext_ln93_5" [cnn.cpp:93]   --->   Operation 1536 'mul' 'mul_ln93_103' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_79 : Operation 1537 [1/1] (0.00ns)   --->   "%shl_ln93_115 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %tmp_219, i6 0" [cnn.cpp:93]   --->   Operation 1537 'bitconcatenate' 'shl_ln93_115' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 1538 [1/3] (0.00ns) (grouped into DSP with root node add_ln93_116)   --->   "%mul_ln93_116 = mul i22 %sext_ln93_116, i22 %zext_ln93_4" [cnn.cpp:93]   --->   Operation 1538 'mul' 'mul_ln93_116' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_79 : Operation 1539 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln93_116 = add i22 %shl_ln93_115, i22 %mul_ln93_116" [cnn.cpp:93]   --->   Operation 1539 'add' 'add_ln93_116' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_79 : Operation 1540 [1/1] (0.00ns)   --->   "%sext_ln93_117 = sext i16 %W2_load_117" [cnn.cpp:93]   --->   Operation 1540 'sext' 'sext_ln93_117' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 1541 [3/3] (1.08ns) (grouped into DSP with root node add_ln93_117)   --->   "%mul_ln93_117 = mul i22 %sext_ln93_117, i22 %zext_ln93_5" [cnn.cpp:93]   --->   Operation 1541 'mul' 'mul_ln93_117' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_79 : Operation 1542 [1/1] (0.00ns)   --->   "%shl_ln93_129 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %tmp_233, i6 0" [cnn.cpp:93]   --->   Operation 1542 'bitconcatenate' 'shl_ln93_129' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 1543 [1/3] (0.00ns) (grouped into DSP with root node add_ln93_130)   --->   "%mul_ln93_130 = mul i22 %sext_ln93_130, i22 %zext_ln93_4" [cnn.cpp:93]   --->   Operation 1543 'mul' 'mul_ln93_130' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_79 : Operation 1544 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln93_130 = add i22 %shl_ln93_129, i22 %mul_ln93_130" [cnn.cpp:93]   --->   Operation 1544 'add' 'add_ln93_130' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_79 : Operation 1545 [1/1] (0.00ns)   --->   "%sext_ln93_131 = sext i16 %W2_load_131" [cnn.cpp:93]   --->   Operation 1545 'sext' 'sext_ln93_131' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 1546 [3/3] (1.08ns) (grouped into DSP with root node add_ln93_131)   --->   "%mul_ln93_131 = mul i22 %sext_ln93_131, i22 %zext_ln93_5" [cnn.cpp:93]   --->   Operation 1546 'mul' 'mul_ln93_131' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_79 : Operation 1547 [2/3] (1.08ns) (grouped into DSP with root node add_ln93_144)   --->   "%mul_ln93_144 = mul i22 %sext_ln93_144, i22 %zext_ln93_4" [cnn.cpp:93]   --->   Operation 1547 'mul' 'mul_ln93_144' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_79 : Operation 1548 [2/3] (1.08ns) (grouped into DSP with root node add_ln93_157)   --->   "%mul_ln93_157 = mul i22 %sext_ln93_157, i22 %zext_ln93_3" [cnn.cpp:93]   --->   Operation 1548 'mul' 'mul_ln93_157' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_79 : Operation 1549 [1/2] (1.29ns)   --->   "%W3_load_5 = load i7 %W3_addr_5" [cnn.cpp:104]   --->   Operation 1549 'load' 'W3_load_5' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 120> <RAM>
ST_79 : Operation 1550 [1/2] (1.29ns)   --->   "%W3_load_17 = load i7 %W3_addr_17" [cnn.cpp:104]   --->   Operation 1550 'load' 'W3_load_17' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 120> <RAM>
ST_79 : Operation 1551 [2/2] (1.29ns)   --->   "%W3_load_29 = load i7 %W3_addr_29" [cnn.cpp:104]   --->   Operation 1551 'load' 'W3_load_29' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 120> <RAM>
ST_79 : Operation 1552 [2/2] (1.29ns)   --->   "%W3_load_41 = load i7 %W3_addr_41" [cnn.cpp:104]   --->   Operation 1552 'load' 'W3_load_41' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 120> <RAM>

State 80 <SV = 79> <Delay = 1.29>
ST_80 : Operation 1553 [1/1] (0.00ns)   --->   "%W2_addr_93 = getelementptr i16 %W2, i64 0, i64 93" [cnn.cpp:93]   --->   Operation 1553 'getelementptr' 'W2_addr_93' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 1554 [1/1] (0.00ns)   --->   "%W2_addr_106 = getelementptr i16 %W2, i64 0, i64 106" [cnn.cpp:93]   --->   Operation 1554 'getelementptr' 'W2_addr_106' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 1555 [1/1] (0.00ns)   --->   "%W3_addr_53 = getelementptr i16 %W3, i64 0, i64 53" [cnn.cpp:104]   --->   Operation 1555 'getelementptr' 'W3_addr_53' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 1556 [1/1] (0.00ns)   --->   "%W3_addr_65 = getelementptr i16 %W3, i64 0, i64 65" [cnn.cpp:104]   --->   Operation 1556 'getelementptr' 'W3_addr_65' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 1557 [1/2] (0.00ns)   --->   "%call_ln79 = call void @cnn_Pipeline_VITIS_LOOP_80_1437, i16 %sum_19, i16 %W1, i15 %flattened_output, i15 %flattened_output_1, i15 %flattened_output_2, i15 %flattened_output_3, i15 %flattened_output_4, i15 %flattened_output_5, i15 %flattened_output_6, i15 %flattened_output_7, i15 %flattened_output_8, i15 %flattened_output_9, i15 %flattened_output_10, i15 %flattened_output_11, i15 %flattened_output_12, i15 %flattened_output_13, i16 %sum_23_loc" [cnn.cpp:79]   --->   Operation 1557 'call' 'call_ln79' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_80 : Operation 1558 [1/1] (0.00ns)   --->   "%b1_addr_7 = getelementptr i16 %b1, i64 0, i64 7" [cnn.cpp:79]   --->   Operation 1558 'getelementptr' 'b1_addr_7' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 1559 [2/2] (0.73ns)   --->   "%sum_20 = load i4 %b1_addr_7" [cnn.cpp:79]   --->   Operation 1559 'load' 'sum_20' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14> <RAM>
ST_80 : Operation 1560 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln93_4 = add i22 %shl_ln93_4, i22 %mul_ln93_4" [cnn.cpp:93]   --->   Operation 1560 'add' 'add_ln93_4' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_80 : Operation 1561 [1/1] (0.00ns)   --->   "%tmp_108 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %add_ln93_4, i32 6, i32 21" [cnn.cpp:93]   --->   Operation 1561 'partselect' 'tmp_108' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 1562 [2/3] (1.08ns) (grouped into DSP with root node add_ln93_5)   --->   "%mul_ln93_5 = mul i22 %sext_ln93_5, i22 %zext_ln93_5" [cnn.cpp:93]   --->   Operation 1562 'mul' 'mul_ln93_5' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_80 : Operation 1563 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln93_18 = add i22 %shl_ln93_17, i22 %mul_ln93_18" [cnn.cpp:93]   --->   Operation 1563 'add' 'add_ln93_18' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_80 : Operation 1564 [1/1] (0.00ns)   --->   "%tmp_122 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %add_ln93_18, i32 6, i32 21" [cnn.cpp:93]   --->   Operation 1564 'partselect' 'tmp_122' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 1565 [2/3] (1.08ns) (grouped into DSP with root node add_ln93_19)   --->   "%mul_ln93_19 = mul i22 %sext_ln93_19, i22 %zext_ln93_5" [cnn.cpp:93]   --->   Operation 1565 'mul' 'mul_ln93_19' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_80 : Operation 1566 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln93_32 = add i22 %shl_ln93_31, i22 %mul_ln93_32" [cnn.cpp:93]   --->   Operation 1566 'add' 'add_ln93_32' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_80 : Operation 1567 [1/1] (0.00ns)   --->   "%tmp_136 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %add_ln93_32, i32 6, i32 21" [cnn.cpp:93]   --->   Operation 1567 'partselect' 'tmp_136' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 1568 [2/3] (1.08ns) (grouped into DSP with root node add_ln93_33)   --->   "%mul_ln93_33 = mul i22 %sext_ln93_33, i22 %zext_ln93_5" [cnn.cpp:93]   --->   Operation 1568 'mul' 'mul_ln93_33' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_80 : Operation 1569 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln93_46 = add i22 %shl_ln93_45, i22 %mul_ln93_46" [cnn.cpp:93]   --->   Operation 1569 'add' 'add_ln93_46' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_80 : Operation 1570 [1/1] (0.00ns)   --->   "%tmp_150 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %add_ln93_46, i32 6, i32 21" [cnn.cpp:93]   --->   Operation 1570 'partselect' 'tmp_150' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 1571 [2/3] (1.08ns) (grouped into DSP with root node add_ln93_47)   --->   "%mul_ln93_47 = mul i22 %sext_ln93_47, i22 %zext_ln93_5" [cnn.cpp:93]   --->   Operation 1571 'mul' 'mul_ln93_47' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_80 : Operation 1572 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln93_60 = add i22 %shl_ln93_59, i22 %mul_ln93_60" [cnn.cpp:93]   --->   Operation 1572 'add' 'add_ln93_60' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_80 : Operation 1573 [1/1] (0.00ns)   --->   "%tmp_164 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %add_ln93_60, i32 6, i32 21" [cnn.cpp:93]   --->   Operation 1573 'partselect' 'tmp_164' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 1574 [2/3] (1.08ns) (grouped into DSP with root node add_ln93_61)   --->   "%mul_ln93_61 = mul i22 %sext_ln93_61, i22 %zext_ln93_5" [cnn.cpp:93]   --->   Operation 1574 'mul' 'mul_ln93_61' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_80 : Operation 1575 [1/2] (1.29ns)   --->   "%W2_load_67 = load i8 %W2_addr_67" [cnn.cpp:93]   --->   Operation 1575 'load' 'W2_load_67' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 168> <RAM>
ST_80 : Operation 1576 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln93_74 = add i22 %shl_ln93_73, i22 %mul_ln93_74" [cnn.cpp:93]   --->   Operation 1576 'add' 'add_ln93_74' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_80 : Operation 1577 [1/1] (0.00ns)   --->   "%tmp_178 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %add_ln93_74, i32 6, i32 21" [cnn.cpp:93]   --->   Operation 1577 'partselect' 'tmp_178' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 1578 [2/3] (1.08ns) (grouped into DSP with root node add_ln93_75)   --->   "%mul_ln93_75 = mul i22 %sext_ln93_75, i22 %zext_ln93_5" [cnn.cpp:93]   --->   Operation 1578 'mul' 'mul_ln93_75' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_80 : Operation 1579 [1/2] (1.29ns)   --->   "%W2_load_80 = load i8 %W2_addr_80" [cnn.cpp:93]   --->   Operation 1579 'load' 'W2_load_80' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 168> <RAM>
ST_80 : Operation 1580 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln93_88 = add i22 %shl_ln93_87, i22 %mul_ln93_88" [cnn.cpp:93]   --->   Operation 1580 'add' 'add_ln93_88' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_80 : Operation 1581 [1/1] (0.00ns)   --->   "%tmp_192 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %add_ln93_88, i32 6, i32 21" [cnn.cpp:93]   --->   Operation 1581 'partselect' 'tmp_192' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 1582 [2/3] (1.08ns) (grouped into DSP with root node add_ln93_89)   --->   "%mul_ln93_89 = mul i22 %sext_ln93_89, i22 %zext_ln93_5" [cnn.cpp:93]   --->   Operation 1582 'mul' 'mul_ln93_89' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_80 : Operation 1583 [2/2] (1.29ns)   --->   "%W2_load_93 = load i8 %W2_addr_93" [cnn.cpp:93]   --->   Operation 1583 'load' 'W2_load_93' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 168> <RAM>
ST_80 : Operation 1584 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln93_102 = add i22 %shl_ln93_101, i22 %mul_ln93_102" [cnn.cpp:93]   --->   Operation 1584 'add' 'add_ln93_102' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_80 : Operation 1585 [1/1] (0.00ns)   --->   "%tmp_206 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %add_ln93_102, i32 6, i32 21" [cnn.cpp:93]   --->   Operation 1585 'partselect' 'tmp_206' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 1586 [2/3] (1.08ns) (grouped into DSP with root node add_ln93_103)   --->   "%mul_ln93_103 = mul i22 %sext_ln93_103, i22 %zext_ln93_5" [cnn.cpp:93]   --->   Operation 1586 'mul' 'mul_ln93_103' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_80 : Operation 1587 [2/2] (1.29ns)   --->   "%W2_load_106 = load i8 %W2_addr_106" [cnn.cpp:93]   --->   Operation 1587 'load' 'W2_load_106' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 168> <RAM>
ST_80 : Operation 1588 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln93_116 = add i22 %shl_ln93_115, i22 %mul_ln93_116" [cnn.cpp:93]   --->   Operation 1588 'add' 'add_ln93_116' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_80 : Operation 1589 [1/1] (0.00ns)   --->   "%tmp_220 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %add_ln93_116, i32 6, i32 21" [cnn.cpp:93]   --->   Operation 1589 'partselect' 'tmp_220' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 1590 [2/3] (1.08ns) (grouped into DSP with root node add_ln93_117)   --->   "%mul_ln93_117 = mul i22 %sext_ln93_117, i22 %zext_ln93_5" [cnn.cpp:93]   --->   Operation 1590 'mul' 'mul_ln93_117' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_80 : Operation 1591 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln93_130 = add i22 %shl_ln93_129, i22 %mul_ln93_130" [cnn.cpp:93]   --->   Operation 1591 'add' 'add_ln93_130' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_80 : Operation 1592 [1/1] (0.00ns)   --->   "%tmp_234 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %add_ln93_130, i32 6, i32 21" [cnn.cpp:93]   --->   Operation 1592 'partselect' 'tmp_234' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 1593 [2/3] (1.08ns) (grouped into DSP with root node add_ln93_131)   --->   "%mul_ln93_131 = mul i22 %sext_ln93_131, i22 %zext_ln93_5" [cnn.cpp:93]   --->   Operation 1593 'mul' 'mul_ln93_131' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_80 : Operation 1594 [1/1] (0.00ns)   --->   "%shl_ln93_143 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %tmp_247, i6 0" [cnn.cpp:93]   --->   Operation 1594 'bitconcatenate' 'shl_ln93_143' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 1595 [1/3] (0.00ns) (grouped into DSP with root node add_ln93_144)   --->   "%mul_ln93_144 = mul i22 %sext_ln93_144, i22 %zext_ln93_4" [cnn.cpp:93]   --->   Operation 1595 'mul' 'mul_ln93_144' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_80 : Operation 1596 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln93_144 = add i22 %shl_ln93_143, i22 %mul_ln93_144" [cnn.cpp:93]   --->   Operation 1596 'add' 'add_ln93_144' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_80 : Operation 1597 [1/1] (0.00ns)   --->   "%shl_ln93_156 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %tmp_260, i6 0" [cnn.cpp:93]   --->   Operation 1597 'bitconcatenate' 'shl_ln93_156' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 1598 [1/3] (0.00ns) (grouped into DSP with root node add_ln93_157)   --->   "%mul_ln93_157 = mul i22 %sext_ln93_157, i22 %zext_ln93_3" [cnn.cpp:93]   --->   Operation 1598 'mul' 'mul_ln93_157' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_80 : Operation 1599 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln93_157 = add i22 %shl_ln93_156, i22 %mul_ln93_157" [cnn.cpp:93]   --->   Operation 1599 'add' 'add_ln93_157' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_80 : Operation 1600 [1/2] (1.29ns)   --->   "%W3_load_29 = load i7 %W3_addr_29" [cnn.cpp:104]   --->   Operation 1600 'load' 'W3_load_29' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 120> <RAM>
ST_80 : Operation 1601 [1/2] (1.29ns)   --->   "%W3_load_41 = load i7 %W3_addr_41" [cnn.cpp:104]   --->   Operation 1601 'load' 'W3_load_41' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 120> <RAM>
ST_80 : Operation 1602 [2/2] (1.29ns)   --->   "%W3_load_53 = load i7 %W3_addr_53" [cnn.cpp:104]   --->   Operation 1602 'load' 'W3_load_53' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 120> <RAM>
ST_80 : Operation 1603 [2/2] (1.29ns)   --->   "%W3_load_65 = load i7 %W3_addr_65" [cnn.cpp:104]   --->   Operation 1603 'load' 'W3_load_65' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 120> <RAM>

State 81 <SV = 80> <Delay = 1.44>
ST_81 : Operation 1604 [1/1] (0.00ns)   --->   "%W2_addr_119 = getelementptr i16 %W2, i64 0, i64 119" [cnn.cpp:93]   --->   Operation 1604 'getelementptr' 'W2_addr_119' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 1605 [1/1] (0.00ns)   --->   "%W2_addr_132 = getelementptr i16 %W2, i64 0, i64 132" [cnn.cpp:93]   --->   Operation 1605 'getelementptr' 'W2_addr_132' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 1606 [1/1] (0.00ns)   --->   "%W3_addr_77 = getelementptr i16 %W3, i64 0, i64 77" [cnn.cpp:104]   --->   Operation 1606 'getelementptr' 'W3_addr_77' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 1607 [1/1] (0.00ns)   --->   "%W3_addr_89 = getelementptr i16 %W3, i64 0, i64 89" [cnn.cpp:104]   --->   Operation 1607 'getelementptr' 'W3_addr_89' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 1608 [1/1] (0.00ns)   --->   "%sum_23_loc_load = load i16 %sum_23_loc"   --->   Operation 1608 'load' 'sum_23_loc_load' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 1609 [1/1] (0.00ns)   --->   "%trunc_ln80_6 = trunc i16 %sum_23_loc_load" [cnn.cpp:80]   --->   Operation 1609 'trunc' 'trunc_ln80_6' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 1610 [1/2] (0.73ns)   --->   "%sum_20 = load i4 %b1_addr_7" [cnn.cpp:79]   --->   Operation 1610 'load' 'sum_20' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14> <RAM>
ST_81 : Operation 1611 [2/2] (0.46ns)   --->   "%call_ln79 = call void @cnn_Pipeline_VITIS_LOOP_80_1438, i16 %sum_20, i16 %W1, i15 %flattened_output, i15 %flattened_output_1, i15 %flattened_output_2, i15 %flattened_output_3, i15 %flattened_output_4, i15 %flattened_output_5, i15 %flattened_output_6, i15 %flattened_output_7, i15 %flattened_output_8, i15 %flattened_output_9, i15 %flattened_output_10, i15 %flattened_output_11, i15 %flattened_output_12, i15 %flattened_output_13, i16 %sum_26_loc" [cnn.cpp:79]   --->   Operation 1611 'call' 'call_ln79' <Predicate = true> <Delay = 0.46> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_81 : Operation 1612 [1/1] (0.00ns)   --->   "%tmp_97 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_23_loc_load, i32 15" [cnn.cpp:83]   --->   Operation 1612 'bitselect' 'tmp_97' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 1613 [1/1] (0.35ns)   --->   "%output_fc1_20 = select i1 %tmp_97, i15 0, i15 %trunc_ln80_6" [cnn.cpp:83]   --->   Operation 1613 'select' 'output_fc1_20' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_81 : Operation 1614 [1/1] (0.00ns)   --->   "%shl_ln93_5 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %tmp_108, i6 0" [cnn.cpp:93]   --->   Operation 1614 'bitconcatenate' 'shl_ln93_5' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 1615 [1/3] (0.00ns) (grouped into DSP with root node add_ln93_5)   --->   "%mul_ln93_5 = mul i22 %sext_ln93_5, i22 %zext_ln93_5" [cnn.cpp:93]   --->   Operation 1615 'mul' 'mul_ln93_5' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_81 : Operation 1616 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln93_5 = add i22 %shl_ln93_5, i22 %mul_ln93_5" [cnn.cpp:93]   --->   Operation 1616 'add' 'add_ln93_5' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_81 : Operation 1617 [1/1] (0.00ns)   --->   "%sext_ln93_6 = sext i16 %W2_load_6" [cnn.cpp:93]   --->   Operation 1617 'sext' 'sext_ln93_6' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 1618 [1/1] (0.00ns)   --->   "%zext_ln93_6 = zext i15 %output_fc1_20" [cnn.cpp:93]   --->   Operation 1618 'zext' 'zext_ln93_6' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 1619 [3/3] (1.08ns) (grouped into DSP with root node add_ln93_6)   --->   "%mul_ln93_6 = mul i22 %sext_ln93_6, i22 %zext_ln93_6" [cnn.cpp:93]   --->   Operation 1619 'mul' 'mul_ln93_6' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_81 : Operation 1620 [1/1] (0.00ns)   --->   "%shl_ln93_18 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %tmp_122, i6 0" [cnn.cpp:93]   --->   Operation 1620 'bitconcatenate' 'shl_ln93_18' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 1621 [1/3] (0.00ns) (grouped into DSP with root node add_ln93_19)   --->   "%mul_ln93_19 = mul i22 %sext_ln93_19, i22 %zext_ln93_5" [cnn.cpp:93]   --->   Operation 1621 'mul' 'mul_ln93_19' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_81 : Operation 1622 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln93_19 = add i22 %shl_ln93_18, i22 %mul_ln93_19" [cnn.cpp:93]   --->   Operation 1622 'add' 'add_ln93_19' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_81 : Operation 1623 [1/1] (0.00ns)   --->   "%sext_ln93_20 = sext i16 %W2_load_20" [cnn.cpp:93]   --->   Operation 1623 'sext' 'sext_ln93_20' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 1624 [3/3] (1.08ns) (grouped into DSP with root node add_ln93_20)   --->   "%mul_ln93_20 = mul i22 %sext_ln93_20, i22 %zext_ln93_6" [cnn.cpp:93]   --->   Operation 1624 'mul' 'mul_ln93_20' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_81 : Operation 1625 [1/1] (0.00ns)   --->   "%shl_ln93_32 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %tmp_136, i6 0" [cnn.cpp:93]   --->   Operation 1625 'bitconcatenate' 'shl_ln93_32' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 1626 [1/3] (0.00ns) (grouped into DSP with root node add_ln93_33)   --->   "%mul_ln93_33 = mul i22 %sext_ln93_33, i22 %zext_ln93_5" [cnn.cpp:93]   --->   Operation 1626 'mul' 'mul_ln93_33' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_81 : Operation 1627 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln93_33 = add i22 %shl_ln93_32, i22 %mul_ln93_33" [cnn.cpp:93]   --->   Operation 1627 'add' 'add_ln93_33' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_81 : Operation 1628 [1/1] (0.00ns)   --->   "%sext_ln93_34 = sext i16 %W2_load_34" [cnn.cpp:93]   --->   Operation 1628 'sext' 'sext_ln93_34' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 1629 [3/3] (1.08ns) (grouped into DSP with root node add_ln93_34)   --->   "%mul_ln93_34 = mul i22 %sext_ln93_34, i22 %zext_ln93_6" [cnn.cpp:93]   --->   Operation 1629 'mul' 'mul_ln93_34' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_81 : Operation 1630 [1/1] (0.00ns)   --->   "%shl_ln93_46 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %tmp_150, i6 0" [cnn.cpp:93]   --->   Operation 1630 'bitconcatenate' 'shl_ln93_46' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 1631 [1/3] (0.00ns) (grouped into DSP with root node add_ln93_47)   --->   "%mul_ln93_47 = mul i22 %sext_ln93_47, i22 %zext_ln93_5" [cnn.cpp:93]   --->   Operation 1631 'mul' 'mul_ln93_47' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_81 : Operation 1632 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln93_47 = add i22 %shl_ln93_46, i22 %mul_ln93_47" [cnn.cpp:93]   --->   Operation 1632 'add' 'add_ln93_47' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_81 : Operation 1633 [1/1] (0.00ns)   --->   "%sext_ln93_48 = sext i16 %W2_load_48" [cnn.cpp:93]   --->   Operation 1633 'sext' 'sext_ln93_48' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 1634 [3/3] (1.08ns) (grouped into DSP with root node add_ln93_48)   --->   "%mul_ln93_48 = mul i22 %sext_ln93_48, i22 %zext_ln93_6" [cnn.cpp:93]   --->   Operation 1634 'mul' 'mul_ln93_48' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_81 : Operation 1635 [1/1] (0.00ns)   --->   "%shl_ln93_60 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %tmp_164, i6 0" [cnn.cpp:93]   --->   Operation 1635 'bitconcatenate' 'shl_ln93_60' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 1636 [1/3] (0.00ns) (grouped into DSP with root node add_ln93_61)   --->   "%mul_ln93_61 = mul i22 %sext_ln93_61, i22 %zext_ln93_5" [cnn.cpp:93]   --->   Operation 1636 'mul' 'mul_ln93_61' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_81 : Operation 1637 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln93_61 = add i22 %shl_ln93_60, i22 %mul_ln93_61" [cnn.cpp:93]   --->   Operation 1637 'add' 'add_ln93_61' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_81 : Operation 1638 [1/1] (0.00ns)   --->   "%sext_ln93_62 = sext i16 %W2_load_62" [cnn.cpp:93]   --->   Operation 1638 'sext' 'sext_ln93_62' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 1639 [3/3] (1.08ns) (grouped into DSP with root node add_ln93_62)   --->   "%mul_ln93_62 = mul i22 %sext_ln93_62, i22 %zext_ln93_6" [cnn.cpp:93]   --->   Operation 1639 'mul' 'mul_ln93_62' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_81 : Operation 1640 [1/1] (0.00ns)   --->   "%shl_ln93_74 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %tmp_178, i6 0" [cnn.cpp:93]   --->   Operation 1640 'bitconcatenate' 'shl_ln93_74' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 1641 [1/3] (0.00ns) (grouped into DSP with root node add_ln93_75)   --->   "%mul_ln93_75 = mul i22 %sext_ln93_75, i22 %zext_ln93_5" [cnn.cpp:93]   --->   Operation 1641 'mul' 'mul_ln93_75' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_81 : Operation 1642 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln93_75 = add i22 %shl_ln93_74, i22 %mul_ln93_75" [cnn.cpp:93]   --->   Operation 1642 'add' 'add_ln93_75' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_81 : Operation 1643 [1/1] (0.00ns)   --->   "%sext_ln93_76 = sext i16 %W2_load_76" [cnn.cpp:93]   --->   Operation 1643 'sext' 'sext_ln93_76' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 1644 [3/3] (1.08ns) (grouped into DSP with root node add_ln93_76)   --->   "%mul_ln93_76 = mul i22 %sext_ln93_76, i22 %zext_ln93_6" [cnn.cpp:93]   --->   Operation 1644 'mul' 'mul_ln93_76' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_81 : Operation 1645 [1/1] (0.00ns)   --->   "%shl_ln93_88 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %tmp_192, i6 0" [cnn.cpp:93]   --->   Operation 1645 'bitconcatenate' 'shl_ln93_88' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 1646 [1/3] (0.00ns) (grouped into DSP with root node add_ln93_89)   --->   "%mul_ln93_89 = mul i22 %sext_ln93_89, i22 %zext_ln93_5" [cnn.cpp:93]   --->   Operation 1646 'mul' 'mul_ln93_89' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_81 : Operation 1647 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln93_89 = add i22 %shl_ln93_88, i22 %mul_ln93_89" [cnn.cpp:93]   --->   Operation 1647 'add' 'add_ln93_89' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_81 : Operation 1648 [1/1] (0.00ns)   --->   "%sext_ln93_90 = sext i16 %W2_load_90" [cnn.cpp:93]   --->   Operation 1648 'sext' 'sext_ln93_90' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 1649 [3/3] (1.08ns) (grouped into DSP with root node add_ln93_90)   --->   "%mul_ln93_90 = mul i22 %sext_ln93_90, i22 %zext_ln93_6" [cnn.cpp:93]   --->   Operation 1649 'mul' 'mul_ln93_90' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_81 : Operation 1650 [1/2] (1.29ns)   --->   "%W2_load_93 = load i8 %W2_addr_93" [cnn.cpp:93]   --->   Operation 1650 'load' 'W2_load_93' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 168> <RAM>
ST_81 : Operation 1651 [1/1] (0.00ns)   --->   "%shl_ln93_102 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %tmp_206, i6 0" [cnn.cpp:93]   --->   Operation 1651 'bitconcatenate' 'shl_ln93_102' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 1652 [1/3] (0.00ns) (grouped into DSP with root node add_ln93_103)   --->   "%mul_ln93_103 = mul i22 %sext_ln93_103, i22 %zext_ln93_5" [cnn.cpp:93]   --->   Operation 1652 'mul' 'mul_ln93_103' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_81 : Operation 1653 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln93_103 = add i22 %shl_ln93_102, i22 %mul_ln93_103" [cnn.cpp:93]   --->   Operation 1653 'add' 'add_ln93_103' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_81 : Operation 1654 [1/1] (0.00ns)   --->   "%sext_ln93_104 = sext i16 %W2_load_104" [cnn.cpp:93]   --->   Operation 1654 'sext' 'sext_ln93_104' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 1655 [3/3] (1.08ns) (grouped into DSP with root node add_ln93_104)   --->   "%mul_ln93_104 = mul i22 %sext_ln93_104, i22 %zext_ln93_6" [cnn.cpp:93]   --->   Operation 1655 'mul' 'mul_ln93_104' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_81 : Operation 1656 [1/2] (1.29ns)   --->   "%W2_load_106 = load i8 %W2_addr_106" [cnn.cpp:93]   --->   Operation 1656 'load' 'W2_load_106' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 168> <RAM>
ST_81 : Operation 1657 [1/1] (0.00ns)   --->   "%shl_ln93_116 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %tmp_220, i6 0" [cnn.cpp:93]   --->   Operation 1657 'bitconcatenate' 'shl_ln93_116' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 1658 [1/3] (0.00ns) (grouped into DSP with root node add_ln93_117)   --->   "%mul_ln93_117 = mul i22 %sext_ln93_117, i22 %zext_ln93_5" [cnn.cpp:93]   --->   Operation 1658 'mul' 'mul_ln93_117' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_81 : Operation 1659 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln93_117 = add i22 %shl_ln93_116, i22 %mul_ln93_117" [cnn.cpp:93]   --->   Operation 1659 'add' 'add_ln93_117' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_81 : Operation 1660 [1/1] (0.00ns)   --->   "%sext_ln93_118 = sext i16 %W2_load_118" [cnn.cpp:93]   --->   Operation 1660 'sext' 'sext_ln93_118' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 1661 [3/3] (1.08ns) (grouped into DSP with root node add_ln93_118)   --->   "%mul_ln93_118 = mul i22 %sext_ln93_118, i22 %zext_ln93_6" [cnn.cpp:93]   --->   Operation 1661 'mul' 'mul_ln93_118' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_81 : Operation 1662 [2/2] (1.29ns)   --->   "%W2_load_119 = load i8 %W2_addr_119" [cnn.cpp:93]   --->   Operation 1662 'load' 'W2_load_119' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 168> <RAM>
ST_81 : Operation 1663 [1/1] (0.00ns)   --->   "%shl_ln93_130 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %tmp_234, i6 0" [cnn.cpp:93]   --->   Operation 1663 'bitconcatenate' 'shl_ln93_130' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 1664 [1/3] (0.00ns) (grouped into DSP with root node add_ln93_131)   --->   "%mul_ln93_131 = mul i22 %sext_ln93_131, i22 %zext_ln93_5" [cnn.cpp:93]   --->   Operation 1664 'mul' 'mul_ln93_131' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_81 : Operation 1665 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln93_131 = add i22 %shl_ln93_130, i22 %mul_ln93_131" [cnn.cpp:93]   --->   Operation 1665 'add' 'add_ln93_131' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_81 : Operation 1666 [2/2] (1.29ns)   --->   "%W2_load_132 = load i8 %W2_addr_132" [cnn.cpp:93]   --->   Operation 1666 'load' 'W2_load_132' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 168> <RAM>
ST_81 : Operation 1667 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln93_144 = add i22 %shl_ln93_143, i22 %mul_ln93_144" [cnn.cpp:93]   --->   Operation 1667 'add' 'add_ln93_144' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_81 : Operation 1668 [1/1] (0.00ns)   --->   "%tmp_248 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %add_ln93_144, i32 6, i32 21" [cnn.cpp:93]   --->   Operation 1668 'partselect' 'tmp_248' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 1669 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln93_157 = add i22 %shl_ln93_156, i22 %mul_ln93_157" [cnn.cpp:93]   --->   Operation 1669 'add' 'add_ln93_157' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_81 : Operation 1670 [1/1] (0.00ns)   --->   "%tmp_261 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %add_ln93_157, i32 6, i32 21" [cnn.cpp:93]   --->   Operation 1670 'partselect' 'tmp_261' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 1671 [1/2] (1.29ns)   --->   "%W3_load_53 = load i7 %W3_addr_53" [cnn.cpp:104]   --->   Operation 1671 'load' 'W3_load_53' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 120> <RAM>
ST_81 : Operation 1672 [1/2] (1.29ns)   --->   "%W3_load_65 = load i7 %W3_addr_65" [cnn.cpp:104]   --->   Operation 1672 'load' 'W3_load_65' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 120> <RAM>
ST_81 : Operation 1673 [2/2] (1.29ns)   --->   "%W3_load_77 = load i7 %W3_addr_77" [cnn.cpp:104]   --->   Operation 1673 'load' 'W3_load_77' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 120> <RAM>
ST_81 : Operation 1674 [2/2] (1.29ns)   --->   "%W3_load_89 = load i7 %W3_addr_89" [cnn.cpp:104]   --->   Operation 1674 'load' 'W3_load_89' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 120> <RAM>

State 82 <SV = 81> <Delay = 2.38>
ST_82 : Operation 1675 [1/1] (0.00ns)   --->   "%W2_addr_145 = getelementptr i16 %W2, i64 0, i64 145" [cnn.cpp:93]   --->   Operation 1675 'getelementptr' 'W2_addr_145' <Predicate = true> <Delay = 0.00>
ST_82 : Operation 1676 [1/1] (0.00ns)   --->   "%W2_addr_158 = getelementptr i16 %W2, i64 0, i64 158" [cnn.cpp:93]   --->   Operation 1676 'getelementptr' 'W2_addr_158' <Predicate = true> <Delay = 0.00>
ST_82 : Operation 1677 [1/1] (0.00ns)   --->   "%W3_addr_101 = getelementptr i16 %W3, i64 0, i64 101" [cnn.cpp:104]   --->   Operation 1677 'getelementptr' 'W3_addr_101' <Predicate = true> <Delay = 0.00>
ST_82 : Operation 1678 [1/1] (0.00ns)   --->   "%W3_addr_113 = getelementptr i16 %W3, i64 0, i64 113" [cnn.cpp:104]   --->   Operation 1678 'getelementptr' 'W3_addr_113' <Predicate = true> <Delay = 0.00>
ST_82 : Operation 1679 [1/2] (0.00ns)   --->   "%call_ln79 = call void @cnn_Pipeline_VITIS_LOOP_80_1438, i16 %sum_20, i16 %W1, i15 %flattened_output, i15 %flattened_output_1, i15 %flattened_output_2, i15 %flattened_output_3, i15 %flattened_output_4, i15 %flattened_output_5, i15 %flattened_output_6, i15 %flattened_output_7, i15 %flattened_output_8, i15 %flattened_output_9, i15 %flattened_output_10, i15 %flattened_output_11, i15 %flattened_output_12, i15 %flattened_output_13, i16 %sum_26_loc" [cnn.cpp:79]   --->   Operation 1679 'call' 'call_ln79' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_82 : Operation 1680 [1/1] (0.00ns)   --->   "%b1_addr_8 = getelementptr i16 %b1, i64 0, i64 8" [cnn.cpp:79]   --->   Operation 1680 'getelementptr' 'b1_addr_8' <Predicate = true> <Delay = 0.00>
ST_82 : Operation 1681 [2/2] (0.73ns)   --->   "%sum_21 = load i4 %b1_addr_8" [cnn.cpp:79]   --->   Operation 1681 'load' 'sum_21' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14> <RAM>
ST_82 : Operation 1682 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln93_5 = add i22 %shl_ln93_5, i22 %mul_ln93_5" [cnn.cpp:93]   --->   Operation 1682 'add' 'add_ln93_5' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_82 : Operation 1683 [1/1] (0.00ns)   --->   "%tmp_109 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %add_ln93_5, i32 6, i32 21" [cnn.cpp:93]   --->   Operation 1683 'partselect' 'tmp_109' <Predicate = true> <Delay = 0.00>
ST_82 : Operation 1684 [2/3] (1.08ns) (grouped into DSP with root node add_ln93_6)   --->   "%mul_ln93_6 = mul i22 %sext_ln93_6, i22 %zext_ln93_6" [cnn.cpp:93]   --->   Operation 1684 'mul' 'mul_ln93_6' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_82 : Operation 1685 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln93_19 = add i22 %shl_ln93_18, i22 %mul_ln93_19" [cnn.cpp:93]   --->   Operation 1685 'add' 'add_ln93_19' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_82 : Operation 1686 [1/1] (0.00ns)   --->   "%tmp_123 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %add_ln93_19, i32 6, i32 21" [cnn.cpp:93]   --->   Operation 1686 'partselect' 'tmp_123' <Predicate = true> <Delay = 0.00>
ST_82 : Operation 1687 [2/3] (1.08ns) (grouped into DSP with root node add_ln93_20)   --->   "%mul_ln93_20 = mul i22 %sext_ln93_20, i22 %zext_ln93_6" [cnn.cpp:93]   --->   Operation 1687 'mul' 'mul_ln93_20' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_82 : Operation 1688 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln93_33 = add i22 %shl_ln93_32, i22 %mul_ln93_33" [cnn.cpp:93]   --->   Operation 1688 'add' 'add_ln93_33' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_82 : Operation 1689 [1/1] (0.00ns)   --->   "%tmp_137 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %add_ln93_33, i32 6, i32 21" [cnn.cpp:93]   --->   Operation 1689 'partselect' 'tmp_137' <Predicate = true> <Delay = 0.00>
ST_82 : Operation 1690 [2/3] (1.08ns) (grouped into DSP with root node add_ln93_34)   --->   "%mul_ln93_34 = mul i22 %sext_ln93_34, i22 %zext_ln93_6" [cnn.cpp:93]   --->   Operation 1690 'mul' 'mul_ln93_34' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_82 : Operation 1691 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln93_47 = add i22 %shl_ln93_46, i22 %mul_ln93_47" [cnn.cpp:93]   --->   Operation 1691 'add' 'add_ln93_47' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_82 : Operation 1692 [1/1] (0.00ns)   --->   "%tmp_151 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %add_ln93_47, i32 6, i32 21" [cnn.cpp:93]   --->   Operation 1692 'partselect' 'tmp_151' <Predicate = true> <Delay = 0.00>
ST_82 : Operation 1693 [2/3] (1.08ns) (grouped into DSP with root node add_ln93_48)   --->   "%mul_ln93_48 = mul i22 %sext_ln93_48, i22 %zext_ln93_6" [cnn.cpp:93]   --->   Operation 1693 'mul' 'mul_ln93_48' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_82 : Operation 1694 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln93_61 = add i22 %shl_ln93_60, i22 %mul_ln93_61" [cnn.cpp:93]   --->   Operation 1694 'add' 'add_ln93_61' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_82 : Operation 1695 [1/1] (0.00ns)   --->   "%tmp_165 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %add_ln93_61, i32 6, i32 21" [cnn.cpp:93]   --->   Operation 1695 'partselect' 'tmp_165' <Predicate = true> <Delay = 0.00>
ST_82 : Operation 1696 [2/3] (1.08ns) (grouped into DSP with root node add_ln93_62)   --->   "%mul_ln93_62 = mul i22 %sext_ln93_62, i22 %zext_ln93_6" [cnn.cpp:93]   --->   Operation 1696 'mul' 'mul_ln93_62' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_82 : Operation 1697 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln93_75 = add i22 %shl_ln93_74, i22 %mul_ln93_75" [cnn.cpp:93]   --->   Operation 1697 'add' 'add_ln93_75' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_82 : Operation 1698 [1/1] (0.00ns)   --->   "%tmp_179 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %add_ln93_75, i32 6, i32 21" [cnn.cpp:93]   --->   Operation 1698 'partselect' 'tmp_179' <Predicate = true> <Delay = 0.00>
ST_82 : Operation 1699 [2/3] (1.08ns) (grouped into DSP with root node add_ln93_76)   --->   "%mul_ln93_76 = mul i22 %sext_ln93_76, i22 %zext_ln93_6" [cnn.cpp:93]   --->   Operation 1699 'mul' 'mul_ln93_76' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_82 : Operation 1700 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln93_89 = add i22 %shl_ln93_88, i22 %mul_ln93_89" [cnn.cpp:93]   --->   Operation 1700 'add' 'add_ln93_89' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_82 : Operation 1701 [1/1] (0.00ns)   --->   "%tmp_193 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %add_ln93_89, i32 6, i32 21" [cnn.cpp:93]   --->   Operation 1701 'partselect' 'tmp_193' <Predicate = true> <Delay = 0.00>
ST_82 : Operation 1702 [2/3] (1.08ns) (grouped into DSP with root node add_ln93_90)   --->   "%mul_ln93_90 = mul i22 %sext_ln93_90, i22 %zext_ln93_6" [cnn.cpp:93]   --->   Operation 1702 'mul' 'mul_ln93_90' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_82 : Operation 1703 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln93_103 = add i22 %shl_ln93_102, i22 %mul_ln93_103" [cnn.cpp:93]   --->   Operation 1703 'add' 'add_ln93_103' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_82 : Operation 1704 [1/1] (0.00ns)   --->   "%tmp_207 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %add_ln93_103, i32 6, i32 21" [cnn.cpp:93]   --->   Operation 1704 'partselect' 'tmp_207' <Predicate = true> <Delay = 0.00>
ST_82 : Operation 1705 [2/3] (1.08ns) (grouped into DSP with root node add_ln93_104)   --->   "%mul_ln93_104 = mul i22 %sext_ln93_104, i22 %zext_ln93_6" [cnn.cpp:93]   --->   Operation 1705 'mul' 'mul_ln93_104' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_82 : Operation 1706 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln93_117 = add i22 %shl_ln93_116, i22 %mul_ln93_117" [cnn.cpp:93]   --->   Operation 1706 'add' 'add_ln93_117' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_82 : Operation 1707 [1/1] (0.00ns)   --->   "%tmp_221 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %add_ln93_117, i32 6, i32 21" [cnn.cpp:93]   --->   Operation 1707 'partselect' 'tmp_221' <Predicate = true> <Delay = 0.00>
ST_82 : Operation 1708 [2/3] (1.08ns) (grouped into DSP with root node add_ln93_118)   --->   "%mul_ln93_118 = mul i22 %sext_ln93_118, i22 %zext_ln93_6" [cnn.cpp:93]   --->   Operation 1708 'mul' 'mul_ln93_118' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_82 : Operation 1709 [1/2] (1.29ns)   --->   "%W2_load_119 = load i8 %W2_addr_119" [cnn.cpp:93]   --->   Operation 1709 'load' 'W2_load_119' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 168> <RAM>
ST_82 : Operation 1710 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln93_131 = add i22 %shl_ln93_130, i22 %mul_ln93_131" [cnn.cpp:93]   --->   Operation 1710 'add' 'add_ln93_131' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_82 : Operation 1711 [1/2] (1.29ns)   --->   "%W2_load_132 = load i8 %W2_addr_132" [cnn.cpp:93]   --->   Operation 1711 'load' 'W2_load_132' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 168> <RAM>
ST_82 : Operation 1712 [1/1] (0.00ns)   --->   "%sext_ln93_132 = sext i16 %W2_load_132" [cnn.cpp:93]   --->   Operation 1712 'sext' 'sext_ln93_132' <Predicate = true> <Delay = 0.00>
ST_82 : Operation 1713 [1/1] (0.00ns)   --->   "%tmp_235 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %add_ln93_131, i32 6, i32 21" [cnn.cpp:93]   --->   Operation 1713 'partselect' 'tmp_235' <Predicate = true> <Delay = 0.00>
ST_82 : Operation 1714 [3/3] (1.08ns) (grouped into DSP with root node add_ln93_132)   --->   "%mul_ln93_132 = mul i22 %sext_ln93_132, i22 %zext_ln93_6" [cnn.cpp:93]   --->   Operation 1714 'mul' 'mul_ln93_132' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_82 : Operation 1715 [2/2] (1.29ns)   --->   "%W2_load_145 = load i8 %W2_addr_145" [cnn.cpp:93]   --->   Operation 1715 'load' 'W2_load_145' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 168> <RAM>
ST_82 : Operation 1716 [2/2] (1.29ns)   --->   "%W2_load_158 = load i8 %W2_addr_158" [cnn.cpp:93]   --->   Operation 1716 'load' 'W2_load_158' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 168> <RAM>
ST_82 : Operation 1717 [1/2] (1.29ns)   --->   "%W3_load_77 = load i7 %W3_addr_77" [cnn.cpp:104]   --->   Operation 1717 'load' 'W3_load_77' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 120> <RAM>
ST_82 : Operation 1718 [1/2] (1.29ns)   --->   "%W3_load_89 = load i7 %W3_addr_89" [cnn.cpp:104]   --->   Operation 1718 'load' 'W3_load_89' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 120> <RAM>
ST_82 : Operation 1719 [2/2] (1.29ns)   --->   "%W3_load_101 = load i7 %W3_addr_101" [cnn.cpp:104]   --->   Operation 1719 'load' 'W3_load_101' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 120> <RAM>
ST_82 : Operation 1720 [2/2] (1.29ns)   --->   "%W3_load_113 = load i7 %W3_addr_113" [cnn.cpp:104]   --->   Operation 1720 'load' 'W3_load_113' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 120> <RAM>

State 83 <SV = 82> <Delay = 2.38>
ST_83 : Operation 1721 [1/1] (0.00ns)   --->   "%W2_addr_55 = getelementptr i16 %W2, i64 0, i64 55" [cnn.cpp:93]   --->   Operation 1721 'getelementptr' 'W2_addr_55' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 1722 [1/1] (0.00ns)   --->   "%W2_addr_68 = getelementptr i16 %W2, i64 0, i64 68" [cnn.cpp:93]   --->   Operation 1722 'getelementptr' 'W2_addr_68' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 1723 [1/1] (0.00ns)   --->   "%W3_addr_6 = getelementptr i16 %W3, i64 0, i64 6" [cnn.cpp:104]   --->   Operation 1723 'getelementptr' 'W3_addr_6' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 1724 [1/1] (0.00ns)   --->   "%W3_addr_18 = getelementptr i16 %W3, i64 0, i64 18" [cnn.cpp:104]   --->   Operation 1724 'getelementptr' 'W3_addr_18' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 1725 [1/1] (0.00ns)   --->   "%sum_26_loc_load = load i16 %sum_26_loc"   --->   Operation 1725 'load' 'sum_26_loc_load' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 1726 [1/1] (0.00ns)   --->   "%trunc_ln80_7 = trunc i16 %sum_26_loc_load" [cnn.cpp:80]   --->   Operation 1726 'trunc' 'trunc_ln80_7' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 1727 [1/2] (0.73ns)   --->   "%sum_21 = load i4 %b1_addr_8" [cnn.cpp:79]   --->   Operation 1727 'load' 'sum_21' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14> <RAM>
ST_83 : Operation 1728 [2/2] (0.46ns)   --->   "%call_ln79 = call void @cnn_Pipeline_VITIS_LOOP_80_1439, i16 %sum_21, i16 %W1, i15 %flattened_output, i15 %flattened_output_1, i15 %flattened_output_2, i15 %flattened_output_3, i15 %flattened_output_4, i15 %flattened_output_5, i15 %flattened_output_6, i15 %flattened_output_7, i15 %flattened_output_8, i15 %flattened_output_9, i15 %flattened_output_10, i15 %flattened_output_11, i15 %flattened_output_12, i15 %flattened_output_13, i16 %sum_29_loc" [cnn.cpp:79]   --->   Operation 1728 'call' 'call_ln79' <Predicate = true> <Delay = 0.46> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_83 : Operation 1729 [1/1] (0.00ns)   --->   "%tmp_98 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_26_loc_load, i32 15" [cnn.cpp:83]   --->   Operation 1729 'bitselect' 'tmp_98' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 1730 [1/1] (0.35ns)   --->   "%output_fc1_21 = select i1 %tmp_98, i15 0, i15 %trunc_ln80_7" [cnn.cpp:83]   --->   Operation 1730 'select' 'output_fc1_21' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_83 : Operation 1731 [1/1] (0.00ns)   --->   "%shl_ln93_6 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %tmp_109, i6 0" [cnn.cpp:93]   --->   Operation 1731 'bitconcatenate' 'shl_ln93_6' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 1732 [1/3] (0.00ns) (grouped into DSP with root node add_ln93_6)   --->   "%mul_ln93_6 = mul i22 %sext_ln93_6, i22 %zext_ln93_6" [cnn.cpp:93]   --->   Operation 1732 'mul' 'mul_ln93_6' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_83 : Operation 1733 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln93_6 = add i22 %shl_ln93_6, i22 %mul_ln93_6" [cnn.cpp:93]   --->   Operation 1733 'add' 'add_ln93_6' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_83 : Operation 1734 [1/1] (0.00ns)   --->   "%sext_ln93_7 = sext i16 %W2_load_7" [cnn.cpp:93]   --->   Operation 1734 'sext' 'sext_ln93_7' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 1735 [1/1] (0.00ns)   --->   "%zext_ln93_7 = zext i15 %output_fc1_21" [cnn.cpp:93]   --->   Operation 1735 'zext' 'zext_ln93_7' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 1736 [3/3] (1.08ns) (grouped into DSP with root node add_ln93_7)   --->   "%mul_ln93_7 = mul i22 %sext_ln93_7, i22 %zext_ln93_7" [cnn.cpp:93]   --->   Operation 1736 'mul' 'mul_ln93_7' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_83 : Operation 1737 [1/1] (0.00ns)   --->   "%shl_ln93_19 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %tmp_123, i6 0" [cnn.cpp:93]   --->   Operation 1737 'bitconcatenate' 'shl_ln93_19' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 1738 [1/3] (0.00ns) (grouped into DSP with root node add_ln93_20)   --->   "%mul_ln93_20 = mul i22 %sext_ln93_20, i22 %zext_ln93_6" [cnn.cpp:93]   --->   Operation 1738 'mul' 'mul_ln93_20' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_83 : Operation 1739 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln93_20 = add i22 %shl_ln93_19, i22 %mul_ln93_20" [cnn.cpp:93]   --->   Operation 1739 'add' 'add_ln93_20' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_83 : Operation 1740 [1/1] (0.00ns)   --->   "%sext_ln93_21 = sext i16 %W2_load_21" [cnn.cpp:93]   --->   Operation 1740 'sext' 'sext_ln93_21' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 1741 [3/3] (1.08ns) (grouped into DSP with root node add_ln93_21)   --->   "%mul_ln93_21 = mul i22 %sext_ln93_21, i22 %zext_ln93_7" [cnn.cpp:93]   --->   Operation 1741 'mul' 'mul_ln93_21' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_83 : Operation 1742 [1/1] (0.00ns)   --->   "%shl_ln93_33 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %tmp_137, i6 0" [cnn.cpp:93]   --->   Operation 1742 'bitconcatenate' 'shl_ln93_33' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 1743 [1/3] (0.00ns) (grouped into DSP with root node add_ln93_34)   --->   "%mul_ln93_34 = mul i22 %sext_ln93_34, i22 %zext_ln93_6" [cnn.cpp:93]   --->   Operation 1743 'mul' 'mul_ln93_34' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_83 : Operation 1744 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln93_34 = add i22 %shl_ln93_33, i22 %mul_ln93_34" [cnn.cpp:93]   --->   Operation 1744 'add' 'add_ln93_34' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_83 : Operation 1745 [1/1] (0.00ns)   --->   "%sext_ln93_35 = sext i16 %W2_load_35" [cnn.cpp:93]   --->   Operation 1745 'sext' 'sext_ln93_35' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 1746 [3/3] (1.08ns) (grouped into DSP with root node add_ln93_35)   --->   "%mul_ln93_35 = mul i22 %sext_ln93_35, i22 %zext_ln93_7" [cnn.cpp:93]   --->   Operation 1746 'mul' 'mul_ln93_35' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_83 : Operation 1747 [1/1] (0.00ns)   --->   "%shl_ln93_47 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %tmp_151, i6 0" [cnn.cpp:93]   --->   Operation 1747 'bitconcatenate' 'shl_ln93_47' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 1748 [1/3] (0.00ns) (grouped into DSP with root node add_ln93_48)   --->   "%mul_ln93_48 = mul i22 %sext_ln93_48, i22 %zext_ln93_6" [cnn.cpp:93]   --->   Operation 1748 'mul' 'mul_ln93_48' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_83 : Operation 1749 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln93_48 = add i22 %shl_ln93_47, i22 %mul_ln93_48" [cnn.cpp:93]   --->   Operation 1749 'add' 'add_ln93_48' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_83 : Operation 1750 [1/1] (0.00ns)   --->   "%sext_ln93_49 = sext i16 %W2_load_49" [cnn.cpp:93]   --->   Operation 1750 'sext' 'sext_ln93_49' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 1751 [3/3] (1.08ns) (grouped into DSP with root node add_ln93_49)   --->   "%mul_ln93_49 = mul i22 %sext_ln93_49, i22 %zext_ln93_7" [cnn.cpp:93]   --->   Operation 1751 'mul' 'mul_ln93_49' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_83 : Operation 1752 [2/2] (1.29ns)   --->   "%W2_load_55 = load i8 %W2_addr_55" [cnn.cpp:93]   --->   Operation 1752 'load' 'W2_load_55' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 168> <RAM>
ST_83 : Operation 1753 [1/1] (0.00ns)   --->   "%shl_ln93_61 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %tmp_165, i6 0" [cnn.cpp:93]   --->   Operation 1753 'bitconcatenate' 'shl_ln93_61' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 1754 [1/3] (0.00ns) (grouped into DSP with root node add_ln93_62)   --->   "%mul_ln93_62 = mul i22 %sext_ln93_62, i22 %zext_ln93_6" [cnn.cpp:93]   --->   Operation 1754 'mul' 'mul_ln93_62' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_83 : Operation 1755 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln93_62 = add i22 %shl_ln93_61, i22 %mul_ln93_62" [cnn.cpp:93]   --->   Operation 1755 'add' 'add_ln93_62' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_83 : Operation 1756 [1/1] (0.00ns)   --->   "%sext_ln93_63 = sext i16 %W2_load_63" [cnn.cpp:93]   --->   Operation 1756 'sext' 'sext_ln93_63' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 1757 [3/3] (1.08ns) (grouped into DSP with root node add_ln93_63)   --->   "%mul_ln93_63 = mul i22 %sext_ln93_63, i22 %zext_ln93_7" [cnn.cpp:93]   --->   Operation 1757 'mul' 'mul_ln93_63' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_83 : Operation 1758 [2/2] (1.29ns)   --->   "%W2_load_68 = load i8 %W2_addr_68" [cnn.cpp:93]   --->   Operation 1758 'load' 'W2_load_68' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 168> <RAM>
ST_83 : Operation 1759 [1/1] (0.00ns)   --->   "%shl_ln93_75 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %tmp_179, i6 0" [cnn.cpp:93]   --->   Operation 1759 'bitconcatenate' 'shl_ln93_75' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 1760 [1/3] (0.00ns) (grouped into DSP with root node add_ln93_76)   --->   "%mul_ln93_76 = mul i22 %sext_ln93_76, i22 %zext_ln93_6" [cnn.cpp:93]   --->   Operation 1760 'mul' 'mul_ln93_76' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_83 : Operation 1761 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln93_76 = add i22 %shl_ln93_75, i22 %mul_ln93_76" [cnn.cpp:93]   --->   Operation 1761 'add' 'add_ln93_76' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_83 : Operation 1762 [1/1] (0.00ns)   --->   "%sext_ln93_77 = sext i16 %W2_load_77" [cnn.cpp:93]   --->   Operation 1762 'sext' 'sext_ln93_77' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 1763 [3/3] (1.08ns) (grouped into DSP with root node add_ln93_77)   --->   "%mul_ln93_77 = mul i22 %sext_ln93_77, i22 %zext_ln93_7" [cnn.cpp:93]   --->   Operation 1763 'mul' 'mul_ln93_77' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_83 : Operation 1764 [1/1] (0.00ns)   --->   "%shl_ln93_89 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %tmp_193, i6 0" [cnn.cpp:93]   --->   Operation 1764 'bitconcatenate' 'shl_ln93_89' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 1765 [1/3] (0.00ns) (grouped into DSP with root node add_ln93_90)   --->   "%mul_ln93_90 = mul i22 %sext_ln93_90, i22 %zext_ln93_6" [cnn.cpp:93]   --->   Operation 1765 'mul' 'mul_ln93_90' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_83 : Operation 1766 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln93_90 = add i22 %shl_ln93_89, i22 %mul_ln93_90" [cnn.cpp:93]   --->   Operation 1766 'add' 'add_ln93_90' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_83 : Operation 1767 [1/1] (0.00ns)   --->   "%sext_ln93_91 = sext i16 %W2_load_91" [cnn.cpp:93]   --->   Operation 1767 'sext' 'sext_ln93_91' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 1768 [3/3] (1.08ns) (grouped into DSP with root node add_ln93_91)   --->   "%mul_ln93_91 = mul i22 %sext_ln93_91, i22 %zext_ln93_7" [cnn.cpp:93]   --->   Operation 1768 'mul' 'mul_ln93_91' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_83 : Operation 1769 [1/1] (0.00ns)   --->   "%shl_ln93_103 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %tmp_207, i6 0" [cnn.cpp:93]   --->   Operation 1769 'bitconcatenate' 'shl_ln93_103' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 1770 [1/3] (0.00ns) (grouped into DSP with root node add_ln93_104)   --->   "%mul_ln93_104 = mul i22 %sext_ln93_104, i22 %zext_ln93_6" [cnn.cpp:93]   --->   Operation 1770 'mul' 'mul_ln93_104' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_83 : Operation 1771 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln93_104 = add i22 %shl_ln93_103, i22 %mul_ln93_104" [cnn.cpp:93]   --->   Operation 1771 'add' 'add_ln93_104' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_83 : Operation 1772 [1/1] (0.00ns)   --->   "%sext_ln93_105 = sext i16 %W2_load_105" [cnn.cpp:93]   --->   Operation 1772 'sext' 'sext_ln93_105' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 1773 [3/3] (1.08ns) (grouped into DSP with root node add_ln93_105)   --->   "%mul_ln93_105 = mul i22 %sext_ln93_105, i22 %zext_ln93_7" [cnn.cpp:93]   --->   Operation 1773 'mul' 'mul_ln93_105' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_83 : Operation 1774 [1/1] (0.00ns)   --->   "%shl_ln93_117 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %tmp_221, i6 0" [cnn.cpp:93]   --->   Operation 1774 'bitconcatenate' 'shl_ln93_117' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 1775 [1/3] (0.00ns) (grouped into DSP with root node add_ln93_118)   --->   "%mul_ln93_118 = mul i22 %sext_ln93_118, i22 %zext_ln93_6" [cnn.cpp:93]   --->   Operation 1775 'mul' 'mul_ln93_118' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_83 : Operation 1776 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln93_118 = add i22 %shl_ln93_117, i22 %mul_ln93_118" [cnn.cpp:93]   --->   Operation 1776 'add' 'add_ln93_118' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_83 : Operation 1777 [1/1] (0.00ns)   --->   "%sext_ln93_119 = sext i16 %W2_load_119" [cnn.cpp:93]   --->   Operation 1777 'sext' 'sext_ln93_119' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 1778 [3/3] (1.08ns) (grouped into DSP with root node add_ln93_119)   --->   "%mul_ln93_119 = mul i22 %sext_ln93_119, i22 %zext_ln93_7" [cnn.cpp:93]   --->   Operation 1778 'mul' 'mul_ln93_119' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_83 : Operation 1779 [2/3] (1.08ns) (grouped into DSP with root node add_ln93_132)   --->   "%mul_ln93_132 = mul i22 %sext_ln93_132, i22 %zext_ln93_6" [cnn.cpp:93]   --->   Operation 1779 'mul' 'mul_ln93_132' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_83 : Operation 1780 [1/2] (1.29ns)   --->   "%W2_load_145 = load i8 %W2_addr_145" [cnn.cpp:93]   --->   Operation 1780 'load' 'W2_load_145' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 168> <RAM>
ST_83 : Operation 1781 [1/1] (0.00ns)   --->   "%sext_ln93_145 = sext i16 %W2_load_145" [cnn.cpp:93]   --->   Operation 1781 'sext' 'sext_ln93_145' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 1782 [3/3] (1.08ns) (grouped into DSP with root node add_ln93_145)   --->   "%mul_ln93_145 = mul i22 %sext_ln93_145, i22 %zext_ln93_5" [cnn.cpp:93]   --->   Operation 1782 'mul' 'mul_ln93_145' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_83 : Operation 1783 [1/2] (1.29ns)   --->   "%W2_load_158 = load i8 %W2_addr_158" [cnn.cpp:93]   --->   Operation 1783 'load' 'W2_load_158' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 168> <RAM>
ST_83 : Operation 1784 [1/1] (0.00ns)   --->   "%sext_ln93_158 = sext i16 %W2_load_158" [cnn.cpp:93]   --->   Operation 1784 'sext' 'sext_ln93_158' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 1785 [3/3] (1.08ns) (grouped into DSP with root node add_ln93_158)   --->   "%mul_ln93_158 = mul i22 %sext_ln93_158, i22 %zext_ln93_4" [cnn.cpp:93]   --->   Operation 1785 'mul' 'mul_ln93_158' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_83 : Operation 1786 [2/2] (1.29ns)   --->   "%W3_load_6 = load i7 %W3_addr_6" [cnn.cpp:104]   --->   Operation 1786 'load' 'W3_load_6' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 120> <RAM>
ST_83 : Operation 1787 [2/2] (1.29ns)   --->   "%W3_load_18 = load i7 %W3_addr_18" [cnn.cpp:104]   --->   Operation 1787 'load' 'W3_load_18' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 120> <RAM>
ST_83 : Operation 1788 [1/2] (1.29ns)   --->   "%W3_load_101 = load i7 %W3_addr_101" [cnn.cpp:104]   --->   Operation 1788 'load' 'W3_load_101' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 120> <RAM>
ST_83 : Operation 1789 [1/2] (1.29ns)   --->   "%W3_load_113 = load i7 %W3_addr_113" [cnn.cpp:104]   --->   Operation 1789 'load' 'W3_load_113' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 120> <RAM>

State 84 <SV = 83> <Delay = 1.29>
ST_84 : Operation 1790 [1/1] (0.00ns)   --->   "%W2_addr_81 = getelementptr i16 %W2, i64 0, i64 81" [cnn.cpp:93]   --->   Operation 1790 'getelementptr' 'W2_addr_81' <Predicate = true> <Delay = 0.00>
ST_84 : Operation 1791 [1/1] (0.00ns)   --->   "%W2_addr_94 = getelementptr i16 %W2, i64 0, i64 94" [cnn.cpp:93]   --->   Operation 1791 'getelementptr' 'W2_addr_94' <Predicate = true> <Delay = 0.00>
ST_84 : Operation 1792 [1/1] (0.00ns)   --->   "%W3_addr_30 = getelementptr i16 %W3, i64 0, i64 30" [cnn.cpp:104]   --->   Operation 1792 'getelementptr' 'W3_addr_30' <Predicate = true> <Delay = 0.00>
ST_84 : Operation 1793 [1/1] (0.00ns)   --->   "%W3_addr_42 = getelementptr i16 %W3, i64 0, i64 42" [cnn.cpp:104]   --->   Operation 1793 'getelementptr' 'W3_addr_42' <Predicate = true> <Delay = 0.00>
ST_84 : Operation 1794 [1/2] (0.00ns)   --->   "%call_ln79 = call void @cnn_Pipeline_VITIS_LOOP_80_1439, i16 %sum_21, i16 %W1, i15 %flattened_output, i15 %flattened_output_1, i15 %flattened_output_2, i15 %flattened_output_3, i15 %flattened_output_4, i15 %flattened_output_5, i15 %flattened_output_6, i15 %flattened_output_7, i15 %flattened_output_8, i15 %flattened_output_9, i15 %flattened_output_10, i15 %flattened_output_11, i15 %flattened_output_12, i15 %flattened_output_13, i16 %sum_29_loc" [cnn.cpp:79]   --->   Operation 1794 'call' 'call_ln79' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_84 : Operation 1795 [1/1] (0.00ns)   --->   "%b1_addr_9 = getelementptr i16 %b1, i64 0, i64 9" [cnn.cpp:79]   --->   Operation 1795 'getelementptr' 'b1_addr_9' <Predicate = true> <Delay = 0.00>
ST_84 : Operation 1796 [2/2] (0.73ns)   --->   "%sum_22 = load i4 %b1_addr_9" [cnn.cpp:79]   --->   Operation 1796 'load' 'sum_22' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14> <RAM>
ST_84 : Operation 1797 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln93_6 = add i22 %shl_ln93_6, i22 %mul_ln93_6" [cnn.cpp:93]   --->   Operation 1797 'add' 'add_ln93_6' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_84 : Operation 1798 [1/1] (0.00ns)   --->   "%tmp_110 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %add_ln93_6, i32 6, i32 21" [cnn.cpp:93]   --->   Operation 1798 'partselect' 'tmp_110' <Predicate = true> <Delay = 0.00>
ST_84 : Operation 1799 [2/3] (1.08ns) (grouped into DSP with root node add_ln93_7)   --->   "%mul_ln93_7 = mul i22 %sext_ln93_7, i22 %zext_ln93_7" [cnn.cpp:93]   --->   Operation 1799 'mul' 'mul_ln93_7' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_84 : Operation 1800 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln93_20 = add i22 %shl_ln93_19, i22 %mul_ln93_20" [cnn.cpp:93]   --->   Operation 1800 'add' 'add_ln93_20' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_84 : Operation 1801 [1/1] (0.00ns)   --->   "%tmp_124 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %add_ln93_20, i32 6, i32 21" [cnn.cpp:93]   --->   Operation 1801 'partselect' 'tmp_124' <Predicate = true> <Delay = 0.00>
ST_84 : Operation 1802 [2/3] (1.08ns) (grouped into DSP with root node add_ln93_21)   --->   "%mul_ln93_21 = mul i22 %sext_ln93_21, i22 %zext_ln93_7" [cnn.cpp:93]   --->   Operation 1802 'mul' 'mul_ln93_21' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_84 : Operation 1803 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln93_34 = add i22 %shl_ln93_33, i22 %mul_ln93_34" [cnn.cpp:93]   --->   Operation 1803 'add' 'add_ln93_34' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_84 : Operation 1804 [1/1] (0.00ns)   --->   "%tmp_138 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %add_ln93_34, i32 6, i32 21" [cnn.cpp:93]   --->   Operation 1804 'partselect' 'tmp_138' <Predicate = true> <Delay = 0.00>
ST_84 : Operation 1805 [2/3] (1.08ns) (grouped into DSP with root node add_ln93_35)   --->   "%mul_ln93_35 = mul i22 %sext_ln93_35, i22 %zext_ln93_7" [cnn.cpp:93]   --->   Operation 1805 'mul' 'mul_ln93_35' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_84 : Operation 1806 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln93_48 = add i22 %shl_ln93_47, i22 %mul_ln93_48" [cnn.cpp:93]   --->   Operation 1806 'add' 'add_ln93_48' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_84 : Operation 1807 [1/1] (0.00ns)   --->   "%tmp_152 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %add_ln93_48, i32 6, i32 21" [cnn.cpp:93]   --->   Operation 1807 'partselect' 'tmp_152' <Predicate = true> <Delay = 0.00>
ST_84 : Operation 1808 [2/3] (1.08ns) (grouped into DSP with root node add_ln93_49)   --->   "%mul_ln93_49 = mul i22 %sext_ln93_49, i22 %zext_ln93_7" [cnn.cpp:93]   --->   Operation 1808 'mul' 'mul_ln93_49' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_84 : Operation 1809 [1/2] (1.29ns)   --->   "%W2_load_55 = load i8 %W2_addr_55" [cnn.cpp:93]   --->   Operation 1809 'load' 'W2_load_55' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 168> <RAM>
ST_84 : Operation 1810 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln93_62 = add i22 %shl_ln93_61, i22 %mul_ln93_62" [cnn.cpp:93]   --->   Operation 1810 'add' 'add_ln93_62' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_84 : Operation 1811 [1/1] (0.00ns)   --->   "%tmp_166 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %add_ln93_62, i32 6, i32 21" [cnn.cpp:93]   --->   Operation 1811 'partselect' 'tmp_166' <Predicate = true> <Delay = 0.00>
ST_84 : Operation 1812 [2/3] (1.08ns) (grouped into DSP with root node add_ln93_63)   --->   "%mul_ln93_63 = mul i22 %sext_ln93_63, i22 %zext_ln93_7" [cnn.cpp:93]   --->   Operation 1812 'mul' 'mul_ln93_63' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_84 : Operation 1813 [1/2] (1.29ns)   --->   "%W2_load_68 = load i8 %W2_addr_68" [cnn.cpp:93]   --->   Operation 1813 'load' 'W2_load_68' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 168> <RAM>
ST_84 : Operation 1814 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln93_76 = add i22 %shl_ln93_75, i22 %mul_ln93_76" [cnn.cpp:93]   --->   Operation 1814 'add' 'add_ln93_76' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_84 : Operation 1815 [1/1] (0.00ns)   --->   "%tmp_180 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %add_ln93_76, i32 6, i32 21" [cnn.cpp:93]   --->   Operation 1815 'partselect' 'tmp_180' <Predicate = true> <Delay = 0.00>
ST_84 : Operation 1816 [2/3] (1.08ns) (grouped into DSP with root node add_ln93_77)   --->   "%mul_ln93_77 = mul i22 %sext_ln93_77, i22 %zext_ln93_7" [cnn.cpp:93]   --->   Operation 1816 'mul' 'mul_ln93_77' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_84 : Operation 1817 [2/2] (1.29ns)   --->   "%W2_load_81 = load i8 %W2_addr_81" [cnn.cpp:93]   --->   Operation 1817 'load' 'W2_load_81' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 168> <RAM>
ST_84 : Operation 1818 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln93_90 = add i22 %shl_ln93_89, i22 %mul_ln93_90" [cnn.cpp:93]   --->   Operation 1818 'add' 'add_ln93_90' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_84 : Operation 1819 [1/1] (0.00ns)   --->   "%tmp_194 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %add_ln93_90, i32 6, i32 21" [cnn.cpp:93]   --->   Operation 1819 'partselect' 'tmp_194' <Predicate = true> <Delay = 0.00>
ST_84 : Operation 1820 [2/3] (1.08ns) (grouped into DSP with root node add_ln93_91)   --->   "%mul_ln93_91 = mul i22 %sext_ln93_91, i22 %zext_ln93_7" [cnn.cpp:93]   --->   Operation 1820 'mul' 'mul_ln93_91' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_84 : Operation 1821 [2/2] (1.29ns)   --->   "%W2_load_94 = load i8 %W2_addr_94" [cnn.cpp:93]   --->   Operation 1821 'load' 'W2_load_94' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 168> <RAM>
ST_84 : Operation 1822 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln93_104 = add i22 %shl_ln93_103, i22 %mul_ln93_104" [cnn.cpp:93]   --->   Operation 1822 'add' 'add_ln93_104' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_84 : Operation 1823 [1/1] (0.00ns)   --->   "%tmp_208 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %add_ln93_104, i32 6, i32 21" [cnn.cpp:93]   --->   Operation 1823 'partselect' 'tmp_208' <Predicate = true> <Delay = 0.00>
ST_84 : Operation 1824 [2/3] (1.08ns) (grouped into DSP with root node add_ln93_105)   --->   "%mul_ln93_105 = mul i22 %sext_ln93_105, i22 %zext_ln93_7" [cnn.cpp:93]   --->   Operation 1824 'mul' 'mul_ln93_105' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_84 : Operation 1825 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln93_118 = add i22 %shl_ln93_117, i22 %mul_ln93_118" [cnn.cpp:93]   --->   Operation 1825 'add' 'add_ln93_118' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_84 : Operation 1826 [1/1] (0.00ns)   --->   "%tmp_222 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %add_ln93_118, i32 6, i32 21" [cnn.cpp:93]   --->   Operation 1826 'partselect' 'tmp_222' <Predicate = true> <Delay = 0.00>
ST_84 : Operation 1827 [2/3] (1.08ns) (grouped into DSP with root node add_ln93_119)   --->   "%mul_ln93_119 = mul i22 %sext_ln93_119, i22 %zext_ln93_7" [cnn.cpp:93]   --->   Operation 1827 'mul' 'mul_ln93_119' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_84 : Operation 1828 [1/1] (0.00ns)   --->   "%shl_ln93_131 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %tmp_235, i6 0" [cnn.cpp:93]   --->   Operation 1828 'bitconcatenate' 'shl_ln93_131' <Predicate = true> <Delay = 0.00>
ST_84 : Operation 1829 [1/3] (0.00ns) (grouped into DSP with root node add_ln93_132)   --->   "%mul_ln93_132 = mul i22 %sext_ln93_132, i22 %zext_ln93_6" [cnn.cpp:93]   --->   Operation 1829 'mul' 'mul_ln93_132' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_84 : Operation 1830 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln93_132 = add i22 %shl_ln93_131, i22 %mul_ln93_132" [cnn.cpp:93]   --->   Operation 1830 'add' 'add_ln93_132' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_84 : Operation 1831 [2/3] (1.08ns) (grouped into DSP with root node add_ln93_145)   --->   "%mul_ln93_145 = mul i22 %sext_ln93_145, i22 %zext_ln93_5" [cnn.cpp:93]   --->   Operation 1831 'mul' 'mul_ln93_145' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_84 : Operation 1832 [2/3] (1.08ns) (grouped into DSP with root node add_ln93_158)   --->   "%mul_ln93_158 = mul i22 %sext_ln93_158, i22 %zext_ln93_4" [cnn.cpp:93]   --->   Operation 1832 'mul' 'mul_ln93_158' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_84 : Operation 1833 [1/2] (1.29ns)   --->   "%W3_load_6 = load i7 %W3_addr_6" [cnn.cpp:104]   --->   Operation 1833 'load' 'W3_load_6' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 120> <RAM>
ST_84 : Operation 1834 [1/2] (1.29ns)   --->   "%W3_load_18 = load i7 %W3_addr_18" [cnn.cpp:104]   --->   Operation 1834 'load' 'W3_load_18' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 120> <RAM>
ST_84 : Operation 1835 [2/2] (1.29ns)   --->   "%W3_load_30 = load i7 %W3_addr_30" [cnn.cpp:104]   --->   Operation 1835 'load' 'W3_load_30' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 120> <RAM>
ST_84 : Operation 1836 [2/2] (1.29ns)   --->   "%W3_load_42 = load i7 %W3_addr_42" [cnn.cpp:104]   --->   Operation 1836 'load' 'W3_load_42' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 120> <RAM>

State 85 <SV = 84> <Delay = 1.44>
ST_85 : Operation 1837 [1/1] (0.00ns)   --->   "%W2_addr_107 = getelementptr i16 %W2, i64 0, i64 107" [cnn.cpp:93]   --->   Operation 1837 'getelementptr' 'W2_addr_107' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 1838 [1/1] (0.00ns)   --->   "%W2_addr_120 = getelementptr i16 %W2, i64 0, i64 120" [cnn.cpp:93]   --->   Operation 1838 'getelementptr' 'W2_addr_120' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 1839 [1/1] (0.00ns)   --->   "%W3_addr_54 = getelementptr i16 %W3, i64 0, i64 54" [cnn.cpp:104]   --->   Operation 1839 'getelementptr' 'W3_addr_54' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 1840 [1/1] (0.00ns)   --->   "%W3_addr_66 = getelementptr i16 %W3, i64 0, i64 66" [cnn.cpp:104]   --->   Operation 1840 'getelementptr' 'W3_addr_66' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 1841 [1/1] (0.00ns)   --->   "%sum_29_loc_load = load i16 %sum_29_loc"   --->   Operation 1841 'load' 'sum_29_loc_load' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 1842 [1/1] (0.00ns)   --->   "%trunc_ln80_8 = trunc i16 %sum_29_loc_load" [cnn.cpp:80]   --->   Operation 1842 'trunc' 'trunc_ln80_8' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 1843 [1/2] (0.73ns)   --->   "%sum_22 = load i4 %b1_addr_9" [cnn.cpp:79]   --->   Operation 1843 'load' 'sum_22' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14> <RAM>
ST_85 : Operation 1844 [2/2] (0.46ns)   --->   "%call_ln79 = call void @cnn_Pipeline_VITIS_LOOP_80_1440, i16 %sum_22, i16 %W1, i15 %flattened_output, i15 %flattened_output_1, i15 %flattened_output_2, i15 %flattened_output_3, i15 %flattened_output_4, i15 %flattened_output_5, i15 %flattened_output_6, i15 %flattened_output_7, i15 %flattened_output_8, i15 %flattened_output_9, i15 %flattened_output_10, i15 %flattened_output_11, i15 %flattened_output_12, i15 %flattened_output_13, i16 %sum_32_loc" [cnn.cpp:79]   --->   Operation 1844 'call' 'call_ln79' <Predicate = true> <Delay = 0.46> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_85 : Operation 1845 [1/1] (0.00ns)   --->   "%tmp_99 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_29_loc_load, i32 15" [cnn.cpp:83]   --->   Operation 1845 'bitselect' 'tmp_99' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 1846 [1/1] (0.35ns)   --->   "%output_fc1_22 = select i1 %tmp_99, i15 0, i15 %trunc_ln80_8" [cnn.cpp:83]   --->   Operation 1846 'select' 'output_fc1_22' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_85 : Operation 1847 [1/1] (0.00ns)   --->   "%shl_ln93_7 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %tmp_110, i6 0" [cnn.cpp:93]   --->   Operation 1847 'bitconcatenate' 'shl_ln93_7' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 1848 [1/3] (0.00ns) (grouped into DSP with root node add_ln93_7)   --->   "%mul_ln93_7 = mul i22 %sext_ln93_7, i22 %zext_ln93_7" [cnn.cpp:93]   --->   Operation 1848 'mul' 'mul_ln93_7' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_85 : Operation 1849 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln93_7 = add i22 %shl_ln93_7, i22 %mul_ln93_7" [cnn.cpp:93]   --->   Operation 1849 'add' 'add_ln93_7' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_85 : Operation 1850 [1/1] (0.00ns)   --->   "%sext_ln93_8 = sext i16 %W2_load_8" [cnn.cpp:93]   --->   Operation 1850 'sext' 'sext_ln93_8' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 1851 [1/1] (0.00ns)   --->   "%zext_ln93_8 = zext i15 %output_fc1_22" [cnn.cpp:93]   --->   Operation 1851 'zext' 'zext_ln93_8' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 1852 [3/3] (1.08ns) (grouped into DSP with root node add_ln93_8)   --->   "%mul_ln93_8 = mul i22 %sext_ln93_8, i22 %zext_ln93_8" [cnn.cpp:93]   --->   Operation 1852 'mul' 'mul_ln93_8' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_85 : Operation 1853 [1/1] (0.00ns)   --->   "%shl_ln93_20 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %tmp_124, i6 0" [cnn.cpp:93]   --->   Operation 1853 'bitconcatenate' 'shl_ln93_20' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 1854 [1/3] (0.00ns) (grouped into DSP with root node add_ln93_21)   --->   "%mul_ln93_21 = mul i22 %sext_ln93_21, i22 %zext_ln93_7" [cnn.cpp:93]   --->   Operation 1854 'mul' 'mul_ln93_21' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_85 : Operation 1855 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln93_21 = add i22 %shl_ln93_20, i22 %mul_ln93_21" [cnn.cpp:93]   --->   Operation 1855 'add' 'add_ln93_21' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_85 : Operation 1856 [1/1] (0.00ns)   --->   "%sext_ln93_22 = sext i16 %W2_load_22" [cnn.cpp:93]   --->   Operation 1856 'sext' 'sext_ln93_22' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 1857 [3/3] (1.08ns) (grouped into DSP with root node add_ln93_22)   --->   "%mul_ln93_22 = mul i22 %sext_ln93_22, i22 %zext_ln93_8" [cnn.cpp:93]   --->   Operation 1857 'mul' 'mul_ln93_22' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_85 : Operation 1858 [1/1] (0.00ns)   --->   "%shl_ln93_34 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %tmp_138, i6 0" [cnn.cpp:93]   --->   Operation 1858 'bitconcatenate' 'shl_ln93_34' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 1859 [1/3] (0.00ns) (grouped into DSP with root node add_ln93_35)   --->   "%mul_ln93_35 = mul i22 %sext_ln93_35, i22 %zext_ln93_7" [cnn.cpp:93]   --->   Operation 1859 'mul' 'mul_ln93_35' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_85 : Operation 1860 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln93_35 = add i22 %shl_ln93_34, i22 %mul_ln93_35" [cnn.cpp:93]   --->   Operation 1860 'add' 'add_ln93_35' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_85 : Operation 1861 [1/1] (0.00ns)   --->   "%sext_ln93_36 = sext i16 %W2_load_36" [cnn.cpp:93]   --->   Operation 1861 'sext' 'sext_ln93_36' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 1862 [3/3] (1.08ns) (grouped into DSP with root node add_ln93_36)   --->   "%mul_ln93_36 = mul i22 %sext_ln93_36, i22 %zext_ln93_8" [cnn.cpp:93]   --->   Operation 1862 'mul' 'mul_ln93_36' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_85 : Operation 1863 [1/1] (0.00ns)   --->   "%shl_ln93_48 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %tmp_152, i6 0" [cnn.cpp:93]   --->   Operation 1863 'bitconcatenate' 'shl_ln93_48' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 1864 [1/3] (0.00ns) (grouped into DSP with root node add_ln93_49)   --->   "%mul_ln93_49 = mul i22 %sext_ln93_49, i22 %zext_ln93_7" [cnn.cpp:93]   --->   Operation 1864 'mul' 'mul_ln93_49' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_85 : Operation 1865 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln93_49 = add i22 %shl_ln93_48, i22 %mul_ln93_49" [cnn.cpp:93]   --->   Operation 1865 'add' 'add_ln93_49' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_85 : Operation 1866 [1/1] (0.00ns)   --->   "%sext_ln93_50 = sext i16 %W2_load_50" [cnn.cpp:93]   --->   Operation 1866 'sext' 'sext_ln93_50' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 1867 [3/3] (1.08ns) (grouped into DSP with root node add_ln93_50)   --->   "%mul_ln93_50 = mul i22 %sext_ln93_50, i22 %zext_ln93_8" [cnn.cpp:93]   --->   Operation 1867 'mul' 'mul_ln93_50' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_85 : Operation 1868 [1/1] (0.00ns)   --->   "%shl_ln93_62 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %tmp_166, i6 0" [cnn.cpp:93]   --->   Operation 1868 'bitconcatenate' 'shl_ln93_62' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 1869 [1/3] (0.00ns) (grouped into DSP with root node add_ln93_63)   --->   "%mul_ln93_63 = mul i22 %sext_ln93_63, i22 %zext_ln93_7" [cnn.cpp:93]   --->   Operation 1869 'mul' 'mul_ln93_63' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_85 : Operation 1870 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln93_63 = add i22 %shl_ln93_62, i22 %mul_ln93_63" [cnn.cpp:93]   --->   Operation 1870 'add' 'add_ln93_63' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_85 : Operation 1871 [1/1] (0.00ns)   --->   "%sext_ln93_64 = sext i16 %W2_load_64" [cnn.cpp:93]   --->   Operation 1871 'sext' 'sext_ln93_64' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 1872 [3/3] (1.08ns) (grouped into DSP with root node add_ln93_64)   --->   "%mul_ln93_64 = mul i22 %sext_ln93_64, i22 %zext_ln93_8" [cnn.cpp:93]   --->   Operation 1872 'mul' 'mul_ln93_64' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_85 : Operation 1873 [1/1] (0.00ns)   --->   "%shl_ln93_76 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %tmp_180, i6 0" [cnn.cpp:93]   --->   Operation 1873 'bitconcatenate' 'shl_ln93_76' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 1874 [1/3] (0.00ns) (grouped into DSP with root node add_ln93_77)   --->   "%mul_ln93_77 = mul i22 %sext_ln93_77, i22 %zext_ln93_7" [cnn.cpp:93]   --->   Operation 1874 'mul' 'mul_ln93_77' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_85 : Operation 1875 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln93_77 = add i22 %shl_ln93_76, i22 %mul_ln93_77" [cnn.cpp:93]   --->   Operation 1875 'add' 'add_ln93_77' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_85 : Operation 1876 [1/1] (0.00ns)   --->   "%sext_ln93_78 = sext i16 %W2_load_78" [cnn.cpp:93]   --->   Operation 1876 'sext' 'sext_ln93_78' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 1877 [3/3] (1.08ns) (grouped into DSP with root node add_ln93_78)   --->   "%mul_ln93_78 = mul i22 %sext_ln93_78, i22 %zext_ln93_8" [cnn.cpp:93]   --->   Operation 1877 'mul' 'mul_ln93_78' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_85 : Operation 1878 [1/2] (1.29ns)   --->   "%W2_load_81 = load i8 %W2_addr_81" [cnn.cpp:93]   --->   Operation 1878 'load' 'W2_load_81' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 168> <RAM>
ST_85 : Operation 1879 [1/1] (0.00ns)   --->   "%shl_ln93_90 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %tmp_194, i6 0" [cnn.cpp:93]   --->   Operation 1879 'bitconcatenate' 'shl_ln93_90' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 1880 [1/3] (0.00ns) (grouped into DSP with root node add_ln93_91)   --->   "%mul_ln93_91 = mul i22 %sext_ln93_91, i22 %zext_ln93_7" [cnn.cpp:93]   --->   Operation 1880 'mul' 'mul_ln93_91' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_85 : Operation 1881 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln93_91 = add i22 %shl_ln93_90, i22 %mul_ln93_91" [cnn.cpp:93]   --->   Operation 1881 'add' 'add_ln93_91' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_85 : Operation 1882 [1/1] (0.00ns)   --->   "%sext_ln93_92 = sext i16 %W2_load_92" [cnn.cpp:93]   --->   Operation 1882 'sext' 'sext_ln93_92' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 1883 [3/3] (1.08ns) (grouped into DSP with root node add_ln93_92)   --->   "%mul_ln93_92 = mul i22 %sext_ln93_92, i22 %zext_ln93_8" [cnn.cpp:93]   --->   Operation 1883 'mul' 'mul_ln93_92' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_85 : Operation 1884 [1/2] (1.29ns)   --->   "%W2_load_94 = load i8 %W2_addr_94" [cnn.cpp:93]   --->   Operation 1884 'load' 'W2_load_94' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 168> <RAM>
ST_85 : Operation 1885 [1/1] (0.00ns)   --->   "%shl_ln93_104 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %tmp_208, i6 0" [cnn.cpp:93]   --->   Operation 1885 'bitconcatenate' 'shl_ln93_104' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 1886 [1/3] (0.00ns) (grouped into DSP with root node add_ln93_105)   --->   "%mul_ln93_105 = mul i22 %sext_ln93_105, i22 %zext_ln93_7" [cnn.cpp:93]   --->   Operation 1886 'mul' 'mul_ln93_105' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_85 : Operation 1887 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln93_105 = add i22 %shl_ln93_104, i22 %mul_ln93_105" [cnn.cpp:93]   --->   Operation 1887 'add' 'add_ln93_105' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_85 : Operation 1888 [1/1] (0.00ns)   --->   "%sext_ln93_106 = sext i16 %W2_load_106" [cnn.cpp:93]   --->   Operation 1888 'sext' 'sext_ln93_106' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 1889 [3/3] (1.08ns) (grouped into DSP with root node add_ln93_106)   --->   "%mul_ln93_106 = mul i22 %sext_ln93_106, i22 %zext_ln93_8" [cnn.cpp:93]   --->   Operation 1889 'mul' 'mul_ln93_106' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_85 : Operation 1890 [2/2] (1.29ns)   --->   "%W2_load_107 = load i8 %W2_addr_107" [cnn.cpp:93]   --->   Operation 1890 'load' 'W2_load_107' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 168> <RAM>
ST_85 : Operation 1891 [1/1] (0.00ns)   --->   "%shl_ln93_118 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %tmp_222, i6 0" [cnn.cpp:93]   --->   Operation 1891 'bitconcatenate' 'shl_ln93_118' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 1892 [1/3] (0.00ns) (grouped into DSP with root node add_ln93_119)   --->   "%mul_ln93_119 = mul i22 %sext_ln93_119, i22 %zext_ln93_7" [cnn.cpp:93]   --->   Operation 1892 'mul' 'mul_ln93_119' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_85 : Operation 1893 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln93_119 = add i22 %shl_ln93_118, i22 %mul_ln93_119" [cnn.cpp:93]   --->   Operation 1893 'add' 'add_ln93_119' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_85 : Operation 1894 [2/2] (1.29ns)   --->   "%W2_load_120 = load i8 %W2_addr_120" [cnn.cpp:93]   --->   Operation 1894 'load' 'W2_load_120' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 168> <RAM>
ST_85 : Operation 1895 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln93_132 = add i22 %shl_ln93_131, i22 %mul_ln93_132" [cnn.cpp:93]   --->   Operation 1895 'add' 'add_ln93_132' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_85 : Operation 1896 [1/1] (0.00ns)   --->   "%tmp_236 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %add_ln93_132, i32 6, i32 21" [cnn.cpp:93]   --->   Operation 1896 'partselect' 'tmp_236' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 1897 [1/1] (0.00ns)   --->   "%shl_ln93_144 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %tmp_248, i6 0" [cnn.cpp:93]   --->   Operation 1897 'bitconcatenate' 'shl_ln93_144' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 1898 [1/3] (0.00ns) (grouped into DSP with root node add_ln93_145)   --->   "%mul_ln93_145 = mul i22 %sext_ln93_145, i22 %zext_ln93_5" [cnn.cpp:93]   --->   Operation 1898 'mul' 'mul_ln93_145' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_85 : Operation 1899 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln93_145 = add i22 %shl_ln93_144, i22 %mul_ln93_145" [cnn.cpp:93]   --->   Operation 1899 'add' 'add_ln93_145' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_85 : Operation 1900 [1/1] (0.00ns)   --->   "%shl_ln93_157 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %tmp_261, i6 0" [cnn.cpp:93]   --->   Operation 1900 'bitconcatenate' 'shl_ln93_157' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 1901 [1/3] (0.00ns) (grouped into DSP with root node add_ln93_158)   --->   "%mul_ln93_158 = mul i22 %sext_ln93_158, i22 %zext_ln93_4" [cnn.cpp:93]   --->   Operation 1901 'mul' 'mul_ln93_158' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_85 : Operation 1902 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln93_158 = add i22 %shl_ln93_157, i22 %mul_ln93_158" [cnn.cpp:93]   --->   Operation 1902 'add' 'add_ln93_158' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_85 : Operation 1903 [1/2] (1.29ns)   --->   "%W3_load_30 = load i7 %W3_addr_30" [cnn.cpp:104]   --->   Operation 1903 'load' 'W3_load_30' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 120> <RAM>
ST_85 : Operation 1904 [1/2] (1.29ns)   --->   "%W3_load_42 = load i7 %W3_addr_42" [cnn.cpp:104]   --->   Operation 1904 'load' 'W3_load_42' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 120> <RAM>
ST_85 : Operation 1905 [2/2] (1.29ns)   --->   "%W3_load_54 = load i7 %W3_addr_54" [cnn.cpp:104]   --->   Operation 1905 'load' 'W3_load_54' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 120> <RAM>
ST_85 : Operation 1906 [2/2] (1.29ns)   --->   "%W3_load_66 = load i7 %W3_addr_66" [cnn.cpp:104]   --->   Operation 1906 'load' 'W3_load_66' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 120> <RAM>

State 86 <SV = 85> <Delay = 2.38>
ST_86 : Operation 1907 [1/1] (0.00ns)   --->   "%W2_addr_133 = getelementptr i16 %W2, i64 0, i64 133" [cnn.cpp:93]   --->   Operation 1907 'getelementptr' 'W2_addr_133' <Predicate = true> <Delay = 0.00>
ST_86 : Operation 1908 [1/1] (0.00ns)   --->   "%W2_addr_146 = getelementptr i16 %W2, i64 0, i64 146" [cnn.cpp:93]   --->   Operation 1908 'getelementptr' 'W2_addr_146' <Predicate = true> <Delay = 0.00>
ST_86 : Operation 1909 [1/1] (0.00ns)   --->   "%W3_addr_78 = getelementptr i16 %W3, i64 0, i64 78" [cnn.cpp:104]   --->   Operation 1909 'getelementptr' 'W3_addr_78' <Predicate = true> <Delay = 0.00>
ST_86 : Operation 1910 [1/1] (0.00ns)   --->   "%W3_addr_90 = getelementptr i16 %W3, i64 0, i64 90" [cnn.cpp:104]   --->   Operation 1910 'getelementptr' 'W3_addr_90' <Predicate = true> <Delay = 0.00>
ST_86 : Operation 1911 [1/2] (0.00ns)   --->   "%call_ln79 = call void @cnn_Pipeline_VITIS_LOOP_80_1440, i16 %sum_22, i16 %W1, i15 %flattened_output, i15 %flattened_output_1, i15 %flattened_output_2, i15 %flattened_output_3, i15 %flattened_output_4, i15 %flattened_output_5, i15 %flattened_output_6, i15 %flattened_output_7, i15 %flattened_output_8, i15 %flattened_output_9, i15 %flattened_output_10, i15 %flattened_output_11, i15 %flattened_output_12, i15 %flattened_output_13, i16 %sum_32_loc" [cnn.cpp:79]   --->   Operation 1911 'call' 'call_ln79' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_86 : Operation 1912 [1/1] (0.00ns)   --->   "%b1_addr_10 = getelementptr i16 %b1, i64 0, i64 10" [cnn.cpp:79]   --->   Operation 1912 'getelementptr' 'b1_addr_10' <Predicate = true> <Delay = 0.00>
ST_86 : Operation 1913 [2/2] (0.73ns)   --->   "%sum_23 = load i4 %b1_addr_10" [cnn.cpp:79]   --->   Operation 1913 'load' 'sum_23' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14> <RAM>
ST_86 : Operation 1914 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln93_7 = add i22 %shl_ln93_7, i22 %mul_ln93_7" [cnn.cpp:93]   --->   Operation 1914 'add' 'add_ln93_7' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_86 : Operation 1915 [1/1] (0.00ns)   --->   "%tmp_111 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %add_ln93_7, i32 6, i32 21" [cnn.cpp:93]   --->   Operation 1915 'partselect' 'tmp_111' <Predicate = true> <Delay = 0.00>
ST_86 : Operation 1916 [2/3] (1.08ns) (grouped into DSP with root node add_ln93_8)   --->   "%mul_ln93_8 = mul i22 %sext_ln93_8, i22 %zext_ln93_8" [cnn.cpp:93]   --->   Operation 1916 'mul' 'mul_ln93_8' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_86 : Operation 1917 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln93_21 = add i22 %shl_ln93_20, i22 %mul_ln93_21" [cnn.cpp:93]   --->   Operation 1917 'add' 'add_ln93_21' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_86 : Operation 1918 [1/1] (0.00ns)   --->   "%tmp_125 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %add_ln93_21, i32 6, i32 21" [cnn.cpp:93]   --->   Operation 1918 'partselect' 'tmp_125' <Predicate = true> <Delay = 0.00>
ST_86 : Operation 1919 [2/3] (1.08ns) (grouped into DSP with root node add_ln93_22)   --->   "%mul_ln93_22 = mul i22 %sext_ln93_22, i22 %zext_ln93_8" [cnn.cpp:93]   --->   Operation 1919 'mul' 'mul_ln93_22' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_86 : Operation 1920 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln93_35 = add i22 %shl_ln93_34, i22 %mul_ln93_35" [cnn.cpp:93]   --->   Operation 1920 'add' 'add_ln93_35' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_86 : Operation 1921 [1/1] (0.00ns)   --->   "%tmp_139 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %add_ln93_35, i32 6, i32 21" [cnn.cpp:93]   --->   Operation 1921 'partselect' 'tmp_139' <Predicate = true> <Delay = 0.00>
ST_86 : Operation 1922 [2/3] (1.08ns) (grouped into DSP with root node add_ln93_36)   --->   "%mul_ln93_36 = mul i22 %sext_ln93_36, i22 %zext_ln93_8" [cnn.cpp:93]   --->   Operation 1922 'mul' 'mul_ln93_36' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_86 : Operation 1923 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln93_49 = add i22 %shl_ln93_48, i22 %mul_ln93_49" [cnn.cpp:93]   --->   Operation 1923 'add' 'add_ln93_49' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_86 : Operation 1924 [1/1] (0.00ns)   --->   "%tmp_153 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %add_ln93_49, i32 6, i32 21" [cnn.cpp:93]   --->   Operation 1924 'partselect' 'tmp_153' <Predicate = true> <Delay = 0.00>
ST_86 : Operation 1925 [2/3] (1.08ns) (grouped into DSP with root node add_ln93_50)   --->   "%mul_ln93_50 = mul i22 %sext_ln93_50, i22 %zext_ln93_8" [cnn.cpp:93]   --->   Operation 1925 'mul' 'mul_ln93_50' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_86 : Operation 1926 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln93_63 = add i22 %shl_ln93_62, i22 %mul_ln93_63" [cnn.cpp:93]   --->   Operation 1926 'add' 'add_ln93_63' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_86 : Operation 1927 [1/1] (0.00ns)   --->   "%tmp_167 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %add_ln93_63, i32 6, i32 21" [cnn.cpp:93]   --->   Operation 1927 'partselect' 'tmp_167' <Predicate = true> <Delay = 0.00>
ST_86 : Operation 1928 [2/3] (1.08ns) (grouped into DSP with root node add_ln93_64)   --->   "%mul_ln93_64 = mul i22 %sext_ln93_64, i22 %zext_ln93_8" [cnn.cpp:93]   --->   Operation 1928 'mul' 'mul_ln93_64' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_86 : Operation 1929 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln93_77 = add i22 %shl_ln93_76, i22 %mul_ln93_77" [cnn.cpp:93]   --->   Operation 1929 'add' 'add_ln93_77' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_86 : Operation 1930 [1/1] (0.00ns)   --->   "%tmp_181 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %add_ln93_77, i32 6, i32 21" [cnn.cpp:93]   --->   Operation 1930 'partselect' 'tmp_181' <Predicate = true> <Delay = 0.00>
ST_86 : Operation 1931 [2/3] (1.08ns) (grouped into DSP with root node add_ln93_78)   --->   "%mul_ln93_78 = mul i22 %sext_ln93_78, i22 %zext_ln93_8" [cnn.cpp:93]   --->   Operation 1931 'mul' 'mul_ln93_78' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_86 : Operation 1932 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln93_91 = add i22 %shl_ln93_90, i22 %mul_ln93_91" [cnn.cpp:93]   --->   Operation 1932 'add' 'add_ln93_91' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_86 : Operation 1933 [1/1] (0.00ns)   --->   "%tmp_195 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %add_ln93_91, i32 6, i32 21" [cnn.cpp:93]   --->   Operation 1933 'partselect' 'tmp_195' <Predicate = true> <Delay = 0.00>
ST_86 : Operation 1934 [2/3] (1.08ns) (grouped into DSP with root node add_ln93_92)   --->   "%mul_ln93_92 = mul i22 %sext_ln93_92, i22 %zext_ln93_8" [cnn.cpp:93]   --->   Operation 1934 'mul' 'mul_ln93_92' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_86 : Operation 1935 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln93_105 = add i22 %shl_ln93_104, i22 %mul_ln93_105" [cnn.cpp:93]   --->   Operation 1935 'add' 'add_ln93_105' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_86 : Operation 1936 [1/1] (0.00ns)   --->   "%tmp_209 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %add_ln93_105, i32 6, i32 21" [cnn.cpp:93]   --->   Operation 1936 'partselect' 'tmp_209' <Predicate = true> <Delay = 0.00>
ST_86 : Operation 1937 [2/3] (1.08ns) (grouped into DSP with root node add_ln93_106)   --->   "%mul_ln93_106 = mul i22 %sext_ln93_106, i22 %zext_ln93_8" [cnn.cpp:93]   --->   Operation 1937 'mul' 'mul_ln93_106' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_86 : Operation 1938 [1/2] (1.29ns)   --->   "%W2_load_107 = load i8 %W2_addr_107" [cnn.cpp:93]   --->   Operation 1938 'load' 'W2_load_107' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 168> <RAM>
ST_86 : Operation 1939 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln93_119 = add i22 %shl_ln93_118, i22 %mul_ln93_119" [cnn.cpp:93]   --->   Operation 1939 'add' 'add_ln93_119' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_86 : Operation 1940 [1/2] (1.29ns)   --->   "%W2_load_120 = load i8 %W2_addr_120" [cnn.cpp:93]   --->   Operation 1940 'load' 'W2_load_120' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 168> <RAM>
ST_86 : Operation 1941 [1/1] (0.00ns)   --->   "%sext_ln93_120 = sext i16 %W2_load_120" [cnn.cpp:93]   --->   Operation 1941 'sext' 'sext_ln93_120' <Predicate = true> <Delay = 0.00>
ST_86 : Operation 1942 [1/1] (0.00ns)   --->   "%tmp_223 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %add_ln93_119, i32 6, i32 21" [cnn.cpp:93]   --->   Operation 1942 'partselect' 'tmp_223' <Predicate = true> <Delay = 0.00>
ST_86 : Operation 1943 [3/3] (1.08ns) (grouped into DSP with root node add_ln93_120)   --->   "%mul_ln93_120 = mul i22 %sext_ln93_120, i22 %zext_ln93_8" [cnn.cpp:93]   --->   Operation 1943 'mul' 'mul_ln93_120' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_86 : Operation 1944 [2/2] (1.29ns)   --->   "%W2_load_133 = load i8 %W2_addr_133" [cnn.cpp:93]   --->   Operation 1944 'load' 'W2_load_133' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 168> <RAM>
ST_86 : Operation 1945 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln93_145 = add i22 %shl_ln93_144, i22 %mul_ln93_145" [cnn.cpp:93]   --->   Operation 1945 'add' 'add_ln93_145' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_86 : Operation 1946 [2/2] (1.29ns)   --->   "%W2_load_146 = load i8 %W2_addr_146" [cnn.cpp:93]   --->   Operation 1946 'load' 'W2_load_146' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 168> <RAM>
ST_86 : Operation 1947 [1/1] (0.00ns)   --->   "%tmp_249 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %add_ln93_145, i32 6, i32 21" [cnn.cpp:93]   --->   Operation 1947 'partselect' 'tmp_249' <Predicate = true> <Delay = 0.00>
ST_86 : Operation 1948 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln93_158 = add i22 %shl_ln93_157, i22 %mul_ln93_158" [cnn.cpp:93]   --->   Operation 1948 'add' 'add_ln93_158' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_86 : Operation 1949 [1/1] (0.00ns)   --->   "%tmp_262 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %add_ln93_158, i32 6, i32 21" [cnn.cpp:93]   --->   Operation 1949 'partselect' 'tmp_262' <Predicate = true> <Delay = 0.00>
ST_86 : Operation 1950 [1/2] (1.29ns)   --->   "%W3_load_54 = load i7 %W3_addr_54" [cnn.cpp:104]   --->   Operation 1950 'load' 'W3_load_54' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 120> <RAM>
ST_86 : Operation 1951 [1/2] (1.29ns)   --->   "%W3_load_66 = load i7 %W3_addr_66" [cnn.cpp:104]   --->   Operation 1951 'load' 'W3_load_66' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 120> <RAM>
ST_86 : Operation 1952 [2/2] (1.29ns)   --->   "%W3_load_78 = load i7 %W3_addr_78" [cnn.cpp:104]   --->   Operation 1952 'load' 'W3_load_78' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 120> <RAM>
ST_86 : Operation 1953 [2/2] (1.29ns)   --->   "%W3_load_90 = load i7 %W3_addr_90" [cnn.cpp:104]   --->   Operation 1953 'load' 'W3_load_90' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 120> <RAM>

State 87 <SV = 86> <Delay = 2.38>
ST_87 : Operation 1954 [1/1] (0.00ns)   --->   "%W2_addr_69 = getelementptr i16 %W2, i64 0, i64 69" [cnn.cpp:93]   --->   Operation 1954 'getelementptr' 'W2_addr_69' <Predicate = true> <Delay = 0.00>
ST_87 : Operation 1955 [1/1] (0.00ns)   --->   "%W2_addr_159 = getelementptr i16 %W2, i64 0, i64 159" [cnn.cpp:93]   --->   Operation 1955 'getelementptr' 'W2_addr_159' <Predicate = true> <Delay = 0.00>
ST_87 : Operation 1956 [1/1] (0.00ns)   --->   "%W3_addr_102 = getelementptr i16 %W3, i64 0, i64 102" [cnn.cpp:104]   --->   Operation 1956 'getelementptr' 'W3_addr_102' <Predicate = true> <Delay = 0.00>
ST_87 : Operation 1957 [1/1] (0.00ns)   --->   "%W3_addr_114 = getelementptr i16 %W3, i64 0, i64 114" [cnn.cpp:104]   --->   Operation 1957 'getelementptr' 'W3_addr_114' <Predicate = true> <Delay = 0.00>
ST_87 : Operation 1958 [1/1] (0.00ns)   --->   "%sum_32_loc_load = load i16 %sum_32_loc"   --->   Operation 1958 'load' 'sum_32_loc_load' <Predicate = true> <Delay = 0.00>
ST_87 : Operation 1959 [1/1] (0.00ns)   --->   "%trunc_ln80_9 = trunc i16 %sum_32_loc_load" [cnn.cpp:80]   --->   Operation 1959 'trunc' 'trunc_ln80_9' <Predicate = true> <Delay = 0.00>
ST_87 : Operation 1960 [1/2] (0.73ns)   --->   "%sum_23 = load i4 %b1_addr_10" [cnn.cpp:79]   --->   Operation 1960 'load' 'sum_23' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14> <RAM>
ST_87 : Operation 1961 [2/2] (0.46ns)   --->   "%call_ln79 = call void @cnn_Pipeline_VITIS_LOOP_80_1441, i16 %sum_23, i16 %W1, i15 %flattened_output, i15 %flattened_output_1, i15 %flattened_output_2, i15 %flattened_output_3, i15 %flattened_output_4, i15 %flattened_output_5, i15 %flattened_output_6, i15 %flattened_output_7, i15 %flattened_output_8, i15 %flattened_output_9, i15 %flattened_output_10, i15 %flattened_output_11, i15 %flattened_output_12, i15 %flattened_output_13, i16 %sum_35_loc" [cnn.cpp:79]   --->   Operation 1961 'call' 'call_ln79' <Predicate = true> <Delay = 0.46> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_87 : Operation 1962 [1/1] (0.00ns)   --->   "%tmp_100 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_32_loc_load, i32 15" [cnn.cpp:83]   --->   Operation 1962 'bitselect' 'tmp_100' <Predicate = true> <Delay = 0.00>
ST_87 : Operation 1963 [1/1] (0.35ns)   --->   "%output_fc1_23 = select i1 %tmp_100, i15 0, i15 %trunc_ln80_9" [cnn.cpp:83]   --->   Operation 1963 'select' 'output_fc1_23' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_87 : Operation 1964 [1/1] (0.00ns)   --->   "%shl_ln93_8 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %tmp_111, i6 0" [cnn.cpp:93]   --->   Operation 1964 'bitconcatenate' 'shl_ln93_8' <Predicate = true> <Delay = 0.00>
ST_87 : Operation 1965 [1/3] (0.00ns) (grouped into DSP with root node add_ln93_8)   --->   "%mul_ln93_8 = mul i22 %sext_ln93_8, i22 %zext_ln93_8" [cnn.cpp:93]   --->   Operation 1965 'mul' 'mul_ln93_8' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_87 : Operation 1966 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln93_8 = add i22 %shl_ln93_8, i22 %mul_ln93_8" [cnn.cpp:93]   --->   Operation 1966 'add' 'add_ln93_8' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_87 : Operation 1967 [1/1] (0.00ns)   --->   "%sext_ln93_9 = sext i16 %W2_load_9" [cnn.cpp:93]   --->   Operation 1967 'sext' 'sext_ln93_9' <Predicate = true> <Delay = 0.00>
ST_87 : Operation 1968 [1/1] (0.00ns)   --->   "%zext_ln93_9 = zext i15 %output_fc1_23" [cnn.cpp:93]   --->   Operation 1968 'zext' 'zext_ln93_9' <Predicate = true> <Delay = 0.00>
ST_87 : Operation 1969 [3/3] (1.08ns) (grouped into DSP with root node add_ln93_9)   --->   "%mul_ln93_9 = mul i22 %sext_ln93_9, i22 %zext_ln93_9" [cnn.cpp:93]   --->   Operation 1969 'mul' 'mul_ln93_9' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_87 : Operation 1970 [1/1] (0.00ns)   --->   "%shl_ln93_21 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %tmp_125, i6 0" [cnn.cpp:93]   --->   Operation 1970 'bitconcatenate' 'shl_ln93_21' <Predicate = true> <Delay = 0.00>
ST_87 : Operation 1971 [1/3] (0.00ns) (grouped into DSP with root node add_ln93_22)   --->   "%mul_ln93_22 = mul i22 %sext_ln93_22, i22 %zext_ln93_8" [cnn.cpp:93]   --->   Operation 1971 'mul' 'mul_ln93_22' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_87 : Operation 1972 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln93_22 = add i22 %shl_ln93_21, i22 %mul_ln93_22" [cnn.cpp:93]   --->   Operation 1972 'add' 'add_ln93_22' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_87 : Operation 1973 [1/1] (0.00ns)   --->   "%sext_ln93_23 = sext i16 %W2_load_23" [cnn.cpp:93]   --->   Operation 1973 'sext' 'sext_ln93_23' <Predicate = true> <Delay = 0.00>
ST_87 : Operation 1974 [3/3] (1.08ns) (grouped into DSP with root node add_ln93_23)   --->   "%mul_ln93_23 = mul i22 %sext_ln93_23, i22 %zext_ln93_9" [cnn.cpp:93]   --->   Operation 1974 'mul' 'mul_ln93_23' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_87 : Operation 1975 [1/1] (0.00ns)   --->   "%shl_ln93_35 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %tmp_139, i6 0" [cnn.cpp:93]   --->   Operation 1975 'bitconcatenate' 'shl_ln93_35' <Predicate = true> <Delay = 0.00>
ST_87 : Operation 1976 [1/3] (0.00ns) (grouped into DSP with root node add_ln93_36)   --->   "%mul_ln93_36 = mul i22 %sext_ln93_36, i22 %zext_ln93_8" [cnn.cpp:93]   --->   Operation 1976 'mul' 'mul_ln93_36' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_87 : Operation 1977 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln93_36 = add i22 %shl_ln93_35, i22 %mul_ln93_36" [cnn.cpp:93]   --->   Operation 1977 'add' 'add_ln93_36' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_87 : Operation 1978 [1/1] (0.00ns)   --->   "%sext_ln93_37 = sext i16 %W2_load_37" [cnn.cpp:93]   --->   Operation 1978 'sext' 'sext_ln93_37' <Predicate = true> <Delay = 0.00>
ST_87 : Operation 1979 [3/3] (1.08ns) (grouped into DSP with root node add_ln93_37)   --->   "%mul_ln93_37 = mul i22 %sext_ln93_37, i22 %zext_ln93_9" [cnn.cpp:93]   --->   Operation 1979 'mul' 'mul_ln93_37' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_87 : Operation 1980 [1/1] (0.00ns)   --->   "%shl_ln93_49 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %tmp_153, i6 0" [cnn.cpp:93]   --->   Operation 1980 'bitconcatenate' 'shl_ln93_49' <Predicate = true> <Delay = 0.00>
ST_87 : Operation 1981 [1/3] (0.00ns) (grouped into DSP with root node add_ln93_50)   --->   "%mul_ln93_50 = mul i22 %sext_ln93_50, i22 %zext_ln93_8" [cnn.cpp:93]   --->   Operation 1981 'mul' 'mul_ln93_50' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_87 : Operation 1982 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln93_50 = add i22 %shl_ln93_49, i22 %mul_ln93_50" [cnn.cpp:93]   --->   Operation 1982 'add' 'add_ln93_50' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_87 : Operation 1983 [1/1] (0.00ns)   --->   "%sext_ln93_51 = sext i16 %W2_load_51" [cnn.cpp:93]   --->   Operation 1983 'sext' 'sext_ln93_51' <Predicate = true> <Delay = 0.00>
ST_87 : Operation 1984 [3/3] (1.08ns) (grouped into DSP with root node add_ln93_51)   --->   "%mul_ln93_51 = mul i22 %sext_ln93_51, i22 %zext_ln93_9" [cnn.cpp:93]   --->   Operation 1984 'mul' 'mul_ln93_51' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_87 : Operation 1985 [1/1] (0.00ns)   --->   "%shl_ln93_63 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %tmp_167, i6 0" [cnn.cpp:93]   --->   Operation 1985 'bitconcatenate' 'shl_ln93_63' <Predicate = true> <Delay = 0.00>
ST_87 : Operation 1986 [1/3] (0.00ns) (grouped into DSP with root node add_ln93_64)   --->   "%mul_ln93_64 = mul i22 %sext_ln93_64, i22 %zext_ln93_8" [cnn.cpp:93]   --->   Operation 1986 'mul' 'mul_ln93_64' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_87 : Operation 1987 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln93_64 = add i22 %shl_ln93_63, i22 %mul_ln93_64" [cnn.cpp:93]   --->   Operation 1987 'add' 'add_ln93_64' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_87 : Operation 1988 [1/1] (0.00ns)   --->   "%sext_ln93_65 = sext i16 %W2_load_65" [cnn.cpp:93]   --->   Operation 1988 'sext' 'sext_ln93_65' <Predicate = true> <Delay = 0.00>
ST_87 : Operation 1989 [3/3] (1.08ns) (grouped into DSP with root node add_ln93_65)   --->   "%mul_ln93_65 = mul i22 %sext_ln93_65, i22 %zext_ln93_9" [cnn.cpp:93]   --->   Operation 1989 'mul' 'mul_ln93_65' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_87 : Operation 1990 [2/2] (1.29ns)   --->   "%W2_load_69 = load i8 %W2_addr_69" [cnn.cpp:93]   --->   Operation 1990 'load' 'W2_load_69' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 168> <RAM>
ST_87 : Operation 1991 [1/1] (0.00ns)   --->   "%shl_ln93_77 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %tmp_181, i6 0" [cnn.cpp:93]   --->   Operation 1991 'bitconcatenate' 'shl_ln93_77' <Predicate = true> <Delay = 0.00>
ST_87 : Operation 1992 [1/3] (0.00ns) (grouped into DSP with root node add_ln93_78)   --->   "%mul_ln93_78 = mul i22 %sext_ln93_78, i22 %zext_ln93_8" [cnn.cpp:93]   --->   Operation 1992 'mul' 'mul_ln93_78' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_87 : Operation 1993 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln93_78 = add i22 %shl_ln93_77, i22 %mul_ln93_78" [cnn.cpp:93]   --->   Operation 1993 'add' 'add_ln93_78' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_87 : Operation 1994 [1/1] (0.00ns)   --->   "%sext_ln93_79 = sext i16 %W2_load_79" [cnn.cpp:93]   --->   Operation 1994 'sext' 'sext_ln93_79' <Predicate = true> <Delay = 0.00>
ST_87 : Operation 1995 [3/3] (1.08ns) (grouped into DSP with root node add_ln93_79)   --->   "%mul_ln93_79 = mul i22 %sext_ln93_79, i22 %zext_ln93_9" [cnn.cpp:93]   --->   Operation 1995 'mul' 'mul_ln93_79' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_87 : Operation 1996 [1/1] (0.00ns)   --->   "%shl_ln93_91 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %tmp_195, i6 0" [cnn.cpp:93]   --->   Operation 1996 'bitconcatenate' 'shl_ln93_91' <Predicate = true> <Delay = 0.00>
ST_87 : Operation 1997 [1/3] (0.00ns) (grouped into DSP with root node add_ln93_92)   --->   "%mul_ln93_92 = mul i22 %sext_ln93_92, i22 %zext_ln93_8" [cnn.cpp:93]   --->   Operation 1997 'mul' 'mul_ln93_92' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_87 : Operation 1998 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln93_92 = add i22 %shl_ln93_91, i22 %mul_ln93_92" [cnn.cpp:93]   --->   Operation 1998 'add' 'add_ln93_92' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_87 : Operation 1999 [1/1] (0.00ns)   --->   "%sext_ln93_93 = sext i16 %W2_load_93" [cnn.cpp:93]   --->   Operation 1999 'sext' 'sext_ln93_93' <Predicate = true> <Delay = 0.00>
ST_87 : Operation 2000 [3/3] (1.08ns) (grouped into DSP with root node add_ln93_93)   --->   "%mul_ln93_93 = mul i22 %sext_ln93_93, i22 %zext_ln93_9" [cnn.cpp:93]   --->   Operation 2000 'mul' 'mul_ln93_93' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_87 : Operation 2001 [1/1] (0.00ns)   --->   "%shl_ln93_105 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %tmp_209, i6 0" [cnn.cpp:93]   --->   Operation 2001 'bitconcatenate' 'shl_ln93_105' <Predicate = true> <Delay = 0.00>
ST_87 : Operation 2002 [1/3] (0.00ns) (grouped into DSP with root node add_ln93_106)   --->   "%mul_ln93_106 = mul i22 %sext_ln93_106, i22 %zext_ln93_8" [cnn.cpp:93]   --->   Operation 2002 'mul' 'mul_ln93_106' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_87 : Operation 2003 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln93_106 = add i22 %shl_ln93_105, i22 %mul_ln93_106" [cnn.cpp:93]   --->   Operation 2003 'add' 'add_ln93_106' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_87 : Operation 2004 [1/1] (0.00ns)   --->   "%sext_ln93_107 = sext i16 %W2_load_107" [cnn.cpp:93]   --->   Operation 2004 'sext' 'sext_ln93_107' <Predicate = true> <Delay = 0.00>
ST_87 : Operation 2005 [3/3] (1.08ns) (grouped into DSP with root node add_ln93_107)   --->   "%mul_ln93_107 = mul i22 %sext_ln93_107, i22 %zext_ln93_9" [cnn.cpp:93]   --->   Operation 2005 'mul' 'mul_ln93_107' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_87 : Operation 2006 [2/3] (1.08ns) (grouped into DSP with root node add_ln93_120)   --->   "%mul_ln93_120 = mul i22 %sext_ln93_120, i22 %zext_ln93_8" [cnn.cpp:93]   --->   Operation 2006 'mul' 'mul_ln93_120' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_87 : Operation 2007 [1/2] (1.29ns)   --->   "%W2_load_133 = load i8 %W2_addr_133" [cnn.cpp:93]   --->   Operation 2007 'load' 'W2_load_133' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 168> <RAM>
ST_87 : Operation 2008 [1/1] (0.00ns)   --->   "%sext_ln93_133 = sext i16 %W2_load_133" [cnn.cpp:93]   --->   Operation 2008 'sext' 'sext_ln93_133' <Predicate = true> <Delay = 0.00>
ST_87 : Operation 2009 [3/3] (1.08ns) (grouped into DSP with root node add_ln93_133)   --->   "%mul_ln93_133 = mul i22 %sext_ln93_133, i22 %zext_ln93_7" [cnn.cpp:93]   --->   Operation 2009 'mul' 'mul_ln93_133' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_87 : Operation 2010 [1/2] (1.29ns)   --->   "%W2_load_146 = load i8 %W2_addr_146" [cnn.cpp:93]   --->   Operation 2010 'load' 'W2_load_146' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 168> <RAM>
ST_87 : Operation 2011 [1/1] (0.00ns)   --->   "%sext_ln93_146 = sext i16 %W2_load_146" [cnn.cpp:93]   --->   Operation 2011 'sext' 'sext_ln93_146' <Predicate = true> <Delay = 0.00>
ST_87 : Operation 2012 [3/3] (1.08ns) (grouped into DSP with root node add_ln93_146)   --->   "%mul_ln93_146 = mul i22 %sext_ln93_146, i22 %zext_ln93_6" [cnn.cpp:93]   --->   Operation 2012 'mul' 'mul_ln93_146' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_87 : Operation 2013 [2/2] (1.29ns)   --->   "%W2_load_159 = load i8 %W2_addr_159" [cnn.cpp:93]   --->   Operation 2013 'load' 'W2_load_159' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 168> <RAM>
ST_87 : Operation 2014 [1/2] (1.29ns)   --->   "%W3_load_78 = load i7 %W3_addr_78" [cnn.cpp:104]   --->   Operation 2014 'load' 'W3_load_78' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 120> <RAM>
ST_87 : Operation 2015 [1/2] (1.29ns)   --->   "%W3_load_90 = load i7 %W3_addr_90" [cnn.cpp:104]   --->   Operation 2015 'load' 'W3_load_90' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 120> <RAM>
ST_87 : Operation 2016 [2/2] (1.29ns)   --->   "%W3_load_102 = load i7 %W3_addr_102" [cnn.cpp:104]   --->   Operation 2016 'load' 'W3_load_102' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 120> <RAM>
ST_87 : Operation 2017 [2/2] (1.29ns)   --->   "%W3_load_114 = load i7 %W3_addr_114" [cnn.cpp:104]   --->   Operation 2017 'load' 'W3_load_114' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 120> <RAM>

State 88 <SV = 87> <Delay = 2.38>
ST_88 : Operation 2018 [1/1] (0.00ns)   --->   "%W2_addr_82 = getelementptr i16 %W2, i64 0, i64 82" [cnn.cpp:93]   --->   Operation 2018 'getelementptr' 'W2_addr_82' <Predicate = true> <Delay = 0.00>
ST_88 : Operation 2019 [1/1] (0.00ns)   --->   "%W2_addr_95 = getelementptr i16 %W2, i64 0, i64 95" [cnn.cpp:93]   --->   Operation 2019 'getelementptr' 'W2_addr_95' <Predicate = true> <Delay = 0.00>
ST_88 : Operation 2020 [1/1] (0.00ns)   --->   "%W3_addr_7 = getelementptr i16 %W3, i64 0, i64 7" [cnn.cpp:104]   --->   Operation 2020 'getelementptr' 'W3_addr_7' <Predicate = true> <Delay = 0.00>
ST_88 : Operation 2021 [1/1] (0.00ns)   --->   "%W3_addr_19 = getelementptr i16 %W3, i64 0, i64 19" [cnn.cpp:104]   --->   Operation 2021 'getelementptr' 'W3_addr_19' <Predicate = true> <Delay = 0.00>
ST_88 : Operation 2022 [1/2] (0.00ns)   --->   "%call_ln79 = call void @cnn_Pipeline_VITIS_LOOP_80_1441, i16 %sum_23, i16 %W1, i15 %flattened_output, i15 %flattened_output_1, i15 %flattened_output_2, i15 %flattened_output_3, i15 %flattened_output_4, i15 %flattened_output_5, i15 %flattened_output_6, i15 %flattened_output_7, i15 %flattened_output_8, i15 %flattened_output_9, i15 %flattened_output_10, i15 %flattened_output_11, i15 %flattened_output_12, i15 %flattened_output_13, i16 %sum_35_loc" [cnn.cpp:79]   --->   Operation 2022 'call' 'call_ln79' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_88 : Operation 2023 [1/1] (0.00ns)   --->   "%b1_addr_11 = getelementptr i16 %b1, i64 0, i64 11" [cnn.cpp:79]   --->   Operation 2023 'getelementptr' 'b1_addr_11' <Predicate = true> <Delay = 0.00>
ST_88 : Operation 2024 [2/2] (0.73ns)   --->   "%sum_24 = load i4 %b1_addr_11" [cnn.cpp:79]   --->   Operation 2024 'load' 'sum_24' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14> <RAM>
ST_88 : Operation 2025 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln93_8 = add i22 %shl_ln93_8, i22 %mul_ln93_8" [cnn.cpp:93]   --->   Operation 2025 'add' 'add_ln93_8' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_88 : Operation 2026 [1/1] (0.00ns)   --->   "%tmp_112 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %add_ln93_8, i32 6, i32 21" [cnn.cpp:93]   --->   Operation 2026 'partselect' 'tmp_112' <Predicate = true> <Delay = 0.00>
ST_88 : Operation 2027 [2/3] (1.08ns) (grouped into DSP with root node add_ln93_9)   --->   "%mul_ln93_9 = mul i22 %sext_ln93_9, i22 %zext_ln93_9" [cnn.cpp:93]   --->   Operation 2027 'mul' 'mul_ln93_9' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_88 : Operation 2028 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln93_22 = add i22 %shl_ln93_21, i22 %mul_ln93_22" [cnn.cpp:93]   --->   Operation 2028 'add' 'add_ln93_22' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_88 : Operation 2029 [1/1] (0.00ns)   --->   "%tmp_126 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %add_ln93_22, i32 6, i32 21" [cnn.cpp:93]   --->   Operation 2029 'partselect' 'tmp_126' <Predicate = true> <Delay = 0.00>
ST_88 : Operation 2030 [2/3] (1.08ns) (grouped into DSP with root node add_ln93_23)   --->   "%mul_ln93_23 = mul i22 %sext_ln93_23, i22 %zext_ln93_9" [cnn.cpp:93]   --->   Operation 2030 'mul' 'mul_ln93_23' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_88 : Operation 2031 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln93_36 = add i22 %shl_ln93_35, i22 %mul_ln93_36" [cnn.cpp:93]   --->   Operation 2031 'add' 'add_ln93_36' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_88 : Operation 2032 [1/1] (0.00ns)   --->   "%tmp_140 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %add_ln93_36, i32 6, i32 21" [cnn.cpp:93]   --->   Operation 2032 'partselect' 'tmp_140' <Predicate = true> <Delay = 0.00>
ST_88 : Operation 2033 [2/3] (1.08ns) (grouped into DSP with root node add_ln93_37)   --->   "%mul_ln93_37 = mul i22 %sext_ln93_37, i22 %zext_ln93_9" [cnn.cpp:93]   --->   Operation 2033 'mul' 'mul_ln93_37' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_88 : Operation 2034 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln93_50 = add i22 %shl_ln93_49, i22 %mul_ln93_50" [cnn.cpp:93]   --->   Operation 2034 'add' 'add_ln93_50' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_88 : Operation 2035 [1/1] (0.00ns)   --->   "%tmp_154 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %add_ln93_50, i32 6, i32 21" [cnn.cpp:93]   --->   Operation 2035 'partselect' 'tmp_154' <Predicate = true> <Delay = 0.00>
ST_88 : Operation 2036 [2/3] (1.08ns) (grouped into DSP with root node add_ln93_51)   --->   "%mul_ln93_51 = mul i22 %sext_ln93_51, i22 %zext_ln93_9" [cnn.cpp:93]   --->   Operation 2036 'mul' 'mul_ln93_51' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_88 : Operation 2037 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln93_64 = add i22 %shl_ln93_63, i22 %mul_ln93_64" [cnn.cpp:93]   --->   Operation 2037 'add' 'add_ln93_64' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_88 : Operation 2038 [1/1] (0.00ns)   --->   "%tmp_168 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %add_ln93_64, i32 6, i32 21" [cnn.cpp:93]   --->   Operation 2038 'partselect' 'tmp_168' <Predicate = true> <Delay = 0.00>
ST_88 : Operation 2039 [2/3] (1.08ns) (grouped into DSP with root node add_ln93_65)   --->   "%mul_ln93_65 = mul i22 %sext_ln93_65, i22 %zext_ln93_9" [cnn.cpp:93]   --->   Operation 2039 'mul' 'mul_ln93_65' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_88 : Operation 2040 [1/2] (1.29ns)   --->   "%W2_load_69 = load i8 %W2_addr_69" [cnn.cpp:93]   --->   Operation 2040 'load' 'W2_load_69' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 168> <RAM>
ST_88 : Operation 2041 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln93_78 = add i22 %shl_ln93_77, i22 %mul_ln93_78" [cnn.cpp:93]   --->   Operation 2041 'add' 'add_ln93_78' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_88 : Operation 2042 [1/1] (0.00ns)   --->   "%tmp_182 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %add_ln93_78, i32 6, i32 21" [cnn.cpp:93]   --->   Operation 2042 'partselect' 'tmp_182' <Predicate = true> <Delay = 0.00>
ST_88 : Operation 2043 [2/3] (1.08ns) (grouped into DSP with root node add_ln93_79)   --->   "%mul_ln93_79 = mul i22 %sext_ln93_79, i22 %zext_ln93_9" [cnn.cpp:93]   --->   Operation 2043 'mul' 'mul_ln93_79' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_88 : Operation 2044 [2/2] (1.29ns)   --->   "%W2_load_82 = load i8 %W2_addr_82" [cnn.cpp:93]   --->   Operation 2044 'load' 'W2_load_82' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 168> <RAM>
ST_88 : Operation 2045 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln93_92 = add i22 %shl_ln93_91, i22 %mul_ln93_92" [cnn.cpp:93]   --->   Operation 2045 'add' 'add_ln93_92' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_88 : Operation 2046 [1/1] (0.00ns)   --->   "%tmp_196 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %add_ln93_92, i32 6, i32 21" [cnn.cpp:93]   --->   Operation 2046 'partselect' 'tmp_196' <Predicate = true> <Delay = 0.00>
ST_88 : Operation 2047 [2/3] (1.08ns) (grouped into DSP with root node add_ln93_93)   --->   "%mul_ln93_93 = mul i22 %sext_ln93_93, i22 %zext_ln93_9" [cnn.cpp:93]   --->   Operation 2047 'mul' 'mul_ln93_93' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_88 : Operation 2048 [2/2] (1.29ns)   --->   "%W2_load_95 = load i8 %W2_addr_95" [cnn.cpp:93]   --->   Operation 2048 'load' 'W2_load_95' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 168> <RAM>
ST_88 : Operation 2049 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln93_106 = add i22 %shl_ln93_105, i22 %mul_ln93_106" [cnn.cpp:93]   --->   Operation 2049 'add' 'add_ln93_106' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_88 : Operation 2050 [1/1] (0.00ns)   --->   "%tmp_210 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %add_ln93_106, i32 6, i32 21" [cnn.cpp:93]   --->   Operation 2050 'partselect' 'tmp_210' <Predicate = true> <Delay = 0.00>
ST_88 : Operation 2051 [2/3] (1.08ns) (grouped into DSP with root node add_ln93_107)   --->   "%mul_ln93_107 = mul i22 %sext_ln93_107, i22 %zext_ln93_9" [cnn.cpp:93]   --->   Operation 2051 'mul' 'mul_ln93_107' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_88 : Operation 2052 [1/1] (0.00ns)   --->   "%shl_ln93_119 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %tmp_223, i6 0" [cnn.cpp:93]   --->   Operation 2052 'bitconcatenate' 'shl_ln93_119' <Predicate = true> <Delay = 0.00>
ST_88 : Operation 2053 [1/3] (0.00ns) (grouped into DSP with root node add_ln93_120)   --->   "%mul_ln93_120 = mul i22 %sext_ln93_120, i22 %zext_ln93_8" [cnn.cpp:93]   --->   Operation 2053 'mul' 'mul_ln93_120' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_88 : Operation 2054 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln93_120 = add i22 %shl_ln93_119, i22 %mul_ln93_120" [cnn.cpp:93]   --->   Operation 2054 'add' 'add_ln93_120' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_88 : Operation 2055 [2/3] (1.08ns) (grouped into DSP with root node add_ln93_133)   --->   "%mul_ln93_133 = mul i22 %sext_ln93_133, i22 %zext_ln93_7" [cnn.cpp:93]   --->   Operation 2055 'mul' 'mul_ln93_133' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_88 : Operation 2056 [2/3] (1.08ns) (grouped into DSP with root node add_ln93_146)   --->   "%mul_ln93_146 = mul i22 %sext_ln93_146, i22 %zext_ln93_6" [cnn.cpp:93]   --->   Operation 2056 'mul' 'mul_ln93_146' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_88 : Operation 2057 [1/2] (1.29ns)   --->   "%W2_load_159 = load i8 %W2_addr_159" [cnn.cpp:93]   --->   Operation 2057 'load' 'W2_load_159' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 168> <RAM>
ST_88 : Operation 2058 [1/1] (0.00ns)   --->   "%sext_ln93_159 = sext i16 %W2_load_159" [cnn.cpp:93]   --->   Operation 2058 'sext' 'sext_ln93_159' <Predicate = true> <Delay = 0.00>
ST_88 : Operation 2059 [3/3] (1.08ns) (grouped into DSP with root node add_ln93_159)   --->   "%mul_ln93_159 = mul i22 %sext_ln93_159, i22 %zext_ln93_5" [cnn.cpp:93]   --->   Operation 2059 'mul' 'mul_ln93_159' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_88 : Operation 2060 [2/2] (1.29ns)   --->   "%W3_load_7 = load i7 %W3_addr_7" [cnn.cpp:104]   --->   Operation 2060 'load' 'W3_load_7' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 120> <RAM>
ST_88 : Operation 2061 [2/2] (1.29ns)   --->   "%W3_load_19 = load i7 %W3_addr_19" [cnn.cpp:104]   --->   Operation 2061 'load' 'W3_load_19' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 120> <RAM>
ST_88 : Operation 2062 [1/2] (1.29ns)   --->   "%W3_load_102 = load i7 %W3_addr_102" [cnn.cpp:104]   --->   Operation 2062 'load' 'W3_load_102' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 120> <RAM>
ST_88 : Operation 2063 [1/2] (1.29ns)   --->   "%W3_load_114 = load i7 %W3_addr_114" [cnn.cpp:104]   --->   Operation 2063 'load' 'W3_load_114' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 120> <RAM>

State 89 <SV = 88> <Delay = 1.44>
ST_89 : Operation 2064 [1/1] (0.00ns)   --->   "%W2_addr_108 = getelementptr i16 %W2, i64 0, i64 108" [cnn.cpp:93]   --->   Operation 2064 'getelementptr' 'W2_addr_108' <Predicate = true> <Delay = 0.00>
ST_89 : Operation 2065 [1/1] (0.00ns)   --->   "%W2_addr_121 = getelementptr i16 %W2, i64 0, i64 121" [cnn.cpp:93]   --->   Operation 2065 'getelementptr' 'W2_addr_121' <Predicate = true> <Delay = 0.00>
ST_89 : Operation 2066 [1/1] (0.00ns)   --->   "%W3_addr_31 = getelementptr i16 %W3, i64 0, i64 31" [cnn.cpp:104]   --->   Operation 2066 'getelementptr' 'W3_addr_31' <Predicate = true> <Delay = 0.00>
ST_89 : Operation 2067 [1/1] (0.00ns)   --->   "%W3_addr_43 = getelementptr i16 %W3, i64 0, i64 43" [cnn.cpp:104]   --->   Operation 2067 'getelementptr' 'W3_addr_43' <Predicate = true> <Delay = 0.00>
ST_89 : Operation 2068 [1/1] (0.00ns)   --->   "%sum_35_loc_load = load i16 %sum_35_loc"   --->   Operation 2068 'load' 'sum_35_loc_load' <Predicate = true> <Delay = 0.00>
ST_89 : Operation 2069 [1/1] (0.00ns)   --->   "%trunc_ln80_10 = trunc i16 %sum_35_loc_load" [cnn.cpp:80]   --->   Operation 2069 'trunc' 'trunc_ln80_10' <Predicate = true> <Delay = 0.00>
ST_89 : Operation 2070 [1/2] (0.73ns)   --->   "%sum_24 = load i4 %b1_addr_11" [cnn.cpp:79]   --->   Operation 2070 'load' 'sum_24' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14> <RAM>
ST_89 : Operation 2071 [2/2] (0.46ns)   --->   "%call_ln79 = call void @cnn_Pipeline_VITIS_LOOP_80_1442, i16 %sum_24, i16 %W1, i15 %flattened_output, i15 %flattened_output_1, i15 %flattened_output_2, i15 %flattened_output_3, i15 %flattened_output_4, i15 %flattened_output_5, i15 %flattened_output_6, i15 %flattened_output_7, i15 %flattened_output_8, i15 %flattened_output_9, i15 %flattened_output_10, i15 %flattened_output_11, i15 %flattened_output_12, i15 %flattened_output_13, i16 %sum_38_loc" [cnn.cpp:79]   --->   Operation 2071 'call' 'call_ln79' <Predicate = true> <Delay = 0.46> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_89 : Operation 2072 [1/1] (0.00ns)   --->   "%tmp_101 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_35_loc_load, i32 15" [cnn.cpp:83]   --->   Operation 2072 'bitselect' 'tmp_101' <Predicate = true> <Delay = 0.00>
ST_89 : Operation 2073 [1/1] (0.35ns)   --->   "%output_fc1_24 = select i1 %tmp_101, i15 0, i15 %trunc_ln80_10" [cnn.cpp:83]   --->   Operation 2073 'select' 'output_fc1_24' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_89 : Operation 2074 [1/1] (0.00ns)   --->   "%shl_ln93_9 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %tmp_112, i6 0" [cnn.cpp:93]   --->   Operation 2074 'bitconcatenate' 'shl_ln93_9' <Predicate = true> <Delay = 0.00>
ST_89 : Operation 2075 [1/3] (0.00ns) (grouped into DSP with root node add_ln93_9)   --->   "%mul_ln93_9 = mul i22 %sext_ln93_9, i22 %zext_ln93_9" [cnn.cpp:93]   --->   Operation 2075 'mul' 'mul_ln93_9' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_89 : Operation 2076 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln93_9 = add i22 %shl_ln93_9, i22 %mul_ln93_9" [cnn.cpp:93]   --->   Operation 2076 'add' 'add_ln93_9' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_89 : Operation 2077 [1/1] (0.00ns)   --->   "%sext_ln93_10 = sext i16 %W2_load_10" [cnn.cpp:93]   --->   Operation 2077 'sext' 'sext_ln93_10' <Predicate = true> <Delay = 0.00>
ST_89 : Operation 2078 [1/1] (0.00ns)   --->   "%zext_ln93_10 = zext i15 %output_fc1_24" [cnn.cpp:93]   --->   Operation 2078 'zext' 'zext_ln93_10' <Predicate = true> <Delay = 0.00>
ST_89 : Operation 2079 [3/3] (1.08ns) (grouped into DSP with root node add_ln93_10)   --->   "%mul_ln93_10 = mul i22 %sext_ln93_10, i22 %zext_ln93_10" [cnn.cpp:93]   --->   Operation 2079 'mul' 'mul_ln93_10' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_89 : Operation 2080 [1/1] (0.00ns)   --->   "%shl_ln93_22 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %tmp_126, i6 0" [cnn.cpp:93]   --->   Operation 2080 'bitconcatenate' 'shl_ln93_22' <Predicate = true> <Delay = 0.00>
ST_89 : Operation 2081 [1/3] (0.00ns) (grouped into DSP with root node add_ln93_23)   --->   "%mul_ln93_23 = mul i22 %sext_ln93_23, i22 %zext_ln93_9" [cnn.cpp:93]   --->   Operation 2081 'mul' 'mul_ln93_23' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_89 : Operation 2082 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln93_23 = add i22 %shl_ln93_22, i22 %mul_ln93_23" [cnn.cpp:93]   --->   Operation 2082 'add' 'add_ln93_23' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_89 : Operation 2083 [1/1] (0.00ns)   --->   "%sext_ln93_24 = sext i16 %W2_load_24" [cnn.cpp:93]   --->   Operation 2083 'sext' 'sext_ln93_24' <Predicate = true> <Delay = 0.00>
ST_89 : Operation 2084 [3/3] (1.08ns) (grouped into DSP with root node add_ln93_24)   --->   "%mul_ln93_24 = mul i22 %sext_ln93_24, i22 %zext_ln93_10" [cnn.cpp:93]   --->   Operation 2084 'mul' 'mul_ln93_24' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_89 : Operation 2085 [1/1] (0.00ns)   --->   "%shl_ln93_36 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %tmp_140, i6 0" [cnn.cpp:93]   --->   Operation 2085 'bitconcatenate' 'shl_ln93_36' <Predicate = true> <Delay = 0.00>
ST_89 : Operation 2086 [1/3] (0.00ns) (grouped into DSP with root node add_ln93_37)   --->   "%mul_ln93_37 = mul i22 %sext_ln93_37, i22 %zext_ln93_9" [cnn.cpp:93]   --->   Operation 2086 'mul' 'mul_ln93_37' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_89 : Operation 2087 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln93_37 = add i22 %shl_ln93_36, i22 %mul_ln93_37" [cnn.cpp:93]   --->   Operation 2087 'add' 'add_ln93_37' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_89 : Operation 2088 [1/1] (0.00ns)   --->   "%sext_ln93_38 = sext i16 %W2_load_38" [cnn.cpp:93]   --->   Operation 2088 'sext' 'sext_ln93_38' <Predicate = true> <Delay = 0.00>
ST_89 : Operation 2089 [3/3] (1.08ns) (grouped into DSP with root node add_ln93_38)   --->   "%mul_ln93_38 = mul i22 %sext_ln93_38, i22 %zext_ln93_10" [cnn.cpp:93]   --->   Operation 2089 'mul' 'mul_ln93_38' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_89 : Operation 2090 [1/1] (0.00ns)   --->   "%shl_ln93_50 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %tmp_154, i6 0" [cnn.cpp:93]   --->   Operation 2090 'bitconcatenate' 'shl_ln93_50' <Predicate = true> <Delay = 0.00>
ST_89 : Operation 2091 [1/3] (0.00ns) (grouped into DSP with root node add_ln93_51)   --->   "%mul_ln93_51 = mul i22 %sext_ln93_51, i22 %zext_ln93_9" [cnn.cpp:93]   --->   Operation 2091 'mul' 'mul_ln93_51' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_89 : Operation 2092 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln93_51 = add i22 %shl_ln93_50, i22 %mul_ln93_51" [cnn.cpp:93]   --->   Operation 2092 'add' 'add_ln93_51' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_89 : Operation 2093 [1/1] (0.00ns)   --->   "%sext_ln93_52 = sext i16 %W2_load_52" [cnn.cpp:93]   --->   Operation 2093 'sext' 'sext_ln93_52' <Predicate = true> <Delay = 0.00>
ST_89 : Operation 2094 [3/3] (1.08ns) (grouped into DSP with root node add_ln93_52)   --->   "%mul_ln93_52 = mul i22 %sext_ln93_52, i22 %zext_ln93_10" [cnn.cpp:93]   --->   Operation 2094 'mul' 'mul_ln93_52' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_89 : Operation 2095 [1/1] (0.00ns)   --->   "%shl_ln93_64 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %tmp_168, i6 0" [cnn.cpp:93]   --->   Operation 2095 'bitconcatenate' 'shl_ln93_64' <Predicate = true> <Delay = 0.00>
ST_89 : Operation 2096 [1/3] (0.00ns) (grouped into DSP with root node add_ln93_65)   --->   "%mul_ln93_65 = mul i22 %sext_ln93_65, i22 %zext_ln93_9" [cnn.cpp:93]   --->   Operation 2096 'mul' 'mul_ln93_65' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_89 : Operation 2097 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln93_65 = add i22 %shl_ln93_64, i22 %mul_ln93_65" [cnn.cpp:93]   --->   Operation 2097 'add' 'add_ln93_65' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_89 : Operation 2098 [1/1] (0.00ns)   --->   "%sext_ln93_66 = sext i16 %W2_load_66" [cnn.cpp:93]   --->   Operation 2098 'sext' 'sext_ln93_66' <Predicate = true> <Delay = 0.00>
ST_89 : Operation 2099 [3/3] (1.08ns) (grouped into DSP with root node add_ln93_66)   --->   "%mul_ln93_66 = mul i22 %sext_ln93_66, i22 %zext_ln93_10" [cnn.cpp:93]   --->   Operation 2099 'mul' 'mul_ln93_66' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_89 : Operation 2100 [1/1] (0.00ns)   --->   "%shl_ln93_78 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %tmp_182, i6 0" [cnn.cpp:93]   --->   Operation 2100 'bitconcatenate' 'shl_ln93_78' <Predicate = true> <Delay = 0.00>
ST_89 : Operation 2101 [1/3] (0.00ns) (grouped into DSP with root node add_ln93_79)   --->   "%mul_ln93_79 = mul i22 %sext_ln93_79, i22 %zext_ln93_9" [cnn.cpp:93]   --->   Operation 2101 'mul' 'mul_ln93_79' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_89 : Operation 2102 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln93_79 = add i22 %shl_ln93_78, i22 %mul_ln93_79" [cnn.cpp:93]   --->   Operation 2102 'add' 'add_ln93_79' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_89 : Operation 2103 [1/1] (0.00ns)   --->   "%sext_ln93_80 = sext i16 %W2_load_80" [cnn.cpp:93]   --->   Operation 2103 'sext' 'sext_ln93_80' <Predicate = true> <Delay = 0.00>
ST_89 : Operation 2104 [3/3] (1.08ns) (grouped into DSP with root node add_ln93_80)   --->   "%mul_ln93_80 = mul i22 %sext_ln93_80, i22 %zext_ln93_10" [cnn.cpp:93]   --->   Operation 2104 'mul' 'mul_ln93_80' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_89 : Operation 2105 [1/2] (1.29ns)   --->   "%W2_load_82 = load i8 %W2_addr_82" [cnn.cpp:93]   --->   Operation 2105 'load' 'W2_load_82' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 168> <RAM>
ST_89 : Operation 2106 [1/1] (0.00ns)   --->   "%shl_ln93_92 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %tmp_196, i6 0" [cnn.cpp:93]   --->   Operation 2106 'bitconcatenate' 'shl_ln93_92' <Predicate = true> <Delay = 0.00>
ST_89 : Operation 2107 [1/3] (0.00ns) (grouped into DSP with root node add_ln93_93)   --->   "%mul_ln93_93 = mul i22 %sext_ln93_93, i22 %zext_ln93_9" [cnn.cpp:93]   --->   Operation 2107 'mul' 'mul_ln93_93' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_89 : Operation 2108 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln93_93 = add i22 %shl_ln93_92, i22 %mul_ln93_93" [cnn.cpp:93]   --->   Operation 2108 'add' 'add_ln93_93' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_89 : Operation 2109 [1/1] (0.00ns)   --->   "%sext_ln93_94 = sext i16 %W2_load_94" [cnn.cpp:93]   --->   Operation 2109 'sext' 'sext_ln93_94' <Predicate = true> <Delay = 0.00>
ST_89 : Operation 2110 [3/3] (1.08ns) (grouped into DSP with root node add_ln93_94)   --->   "%mul_ln93_94 = mul i22 %sext_ln93_94, i22 %zext_ln93_10" [cnn.cpp:93]   --->   Operation 2110 'mul' 'mul_ln93_94' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_89 : Operation 2111 [1/2] (1.29ns)   --->   "%W2_load_95 = load i8 %W2_addr_95" [cnn.cpp:93]   --->   Operation 2111 'load' 'W2_load_95' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 168> <RAM>
ST_89 : Operation 2112 [1/1] (0.00ns)   --->   "%shl_ln93_106 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %tmp_210, i6 0" [cnn.cpp:93]   --->   Operation 2112 'bitconcatenate' 'shl_ln93_106' <Predicate = true> <Delay = 0.00>
ST_89 : Operation 2113 [1/3] (0.00ns) (grouped into DSP with root node add_ln93_107)   --->   "%mul_ln93_107 = mul i22 %sext_ln93_107, i22 %zext_ln93_9" [cnn.cpp:93]   --->   Operation 2113 'mul' 'mul_ln93_107' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_89 : Operation 2114 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln93_107 = add i22 %shl_ln93_106, i22 %mul_ln93_107" [cnn.cpp:93]   --->   Operation 2114 'add' 'add_ln93_107' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_89 : Operation 2115 [2/2] (1.29ns)   --->   "%W2_load_108 = load i8 %W2_addr_108" [cnn.cpp:93]   --->   Operation 2115 'load' 'W2_load_108' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 168> <RAM>
ST_89 : Operation 2116 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln93_120 = add i22 %shl_ln93_119, i22 %mul_ln93_120" [cnn.cpp:93]   --->   Operation 2116 'add' 'add_ln93_120' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_89 : Operation 2117 [2/2] (1.29ns)   --->   "%W2_load_121 = load i8 %W2_addr_121" [cnn.cpp:93]   --->   Operation 2117 'load' 'W2_load_121' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 168> <RAM>
ST_89 : Operation 2118 [1/1] (0.00ns)   --->   "%tmp_224 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %add_ln93_120, i32 6, i32 21" [cnn.cpp:93]   --->   Operation 2118 'partselect' 'tmp_224' <Predicate = true> <Delay = 0.00>
ST_89 : Operation 2119 [1/1] (0.00ns)   --->   "%shl_ln93_132 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %tmp_236, i6 0" [cnn.cpp:93]   --->   Operation 2119 'bitconcatenate' 'shl_ln93_132' <Predicate = true> <Delay = 0.00>
ST_89 : Operation 2120 [1/3] (0.00ns) (grouped into DSP with root node add_ln93_133)   --->   "%mul_ln93_133 = mul i22 %sext_ln93_133, i22 %zext_ln93_7" [cnn.cpp:93]   --->   Operation 2120 'mul' 'mul_ln93_133' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_89 : Operation 2121 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln93_133 = add i22 %shl_ln93_132, i22 %mul_ln93_133" [cnn.cpp:93]   --->   Operation 2121 'add' 'add_ln93_133' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_89 : Operation 2122 [1/1] (0.00ns)   --->   "%shl_ln93_145 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %tmp_249, i6 0" [cnn.cpp:93]   --->   Operation 2122 'bitconcatenate' 'shl_ln93_145' <Predicate = true> <Delay = 0.00>
ST_89 : Operation 2123 [1/3] (0.00ns) (grouped into DSP with root node add_ln93_146)   --->   "%mul_ln93_146 = mul i22 %sext_ln93_146, i22 %zext_ln93_6" [cnn.cpp:93]   --->   Operation 2123 'mul' 'mul_ln93_146' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_89 : Operation 2124 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln93_146 = add i22 %shl_ln93_145, i22 %mul_ln93_146" [cnn.cpp:93]   --->   Operation 2124 'add' 'add_ln93_146' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_89 : Operation 2125 [2/3] (1.08ns) (grouped into DSP with root node add_ln93_159)   --->   "%mul_ln93_159 = mul i22 %sext_ln93_159, i22 %zext_ln93_5" [cnn.cpp:93]   --->   Operation 2125 'mul' 'mul_ln93_159' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_89 : Operation 2126 [1/2] (1.29ns)   --->   "%W3_load_7 = load i7 %W3_addr_7" [cnn.cpp:104]   --->   Operation 2126 'load' 'W3_load_7' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 120> <RAM>
ST_89 : Operation 2127 [1/2] (1.29ns)   --->   "%W3_load_19 = load i7 %W3_addr_19" [cnn.cpp:104]   --->   Operation 2127 'load' 'W3_load_19' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 120> <RAM>
ST_89 : Operation 2128 [2/2] (1.29ns)   --->   "%W3_load_31 = load i7 %W3_addr_31" [cnn.cpp:104]   --->   Operation 2128 'load' 'W3_load_31' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 120> <RAM>
ST_89 : Operation 2129 [2/2] (1.29ns)   --->   "%W3_load_43 = load i7 %W3_addr_43" [cnn.cpp:104]   --->   Operation 2129 'load' 'W3_load_43' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 120> <RAM>

State 90 <SV = 89> <Delay = 2.38>
ST_90 : Operation 2130 [1/1] (0.00ns)   --->   "%W2_addr_134 = getelementptr i16 %W2, i64 0, i64 134" [cnn.cpp:93]   --->   Operation 2130 'getelementptr' 'W2_addr_134' <Predicate = true> <Delay = 0.00>
ST_90 : Operation 2131 [1/1] (0.00ns)   --->   "%W2_addr_147 = getelementptr i16 %W2, i64 0, i64 147" [cnn.cpp:93]   --->   Operation 2131 'getelementptr' 'W2_addr_147' <Predicate = true> <Delay = 0.00>
ST_90 : Operation 2132 [1/1] (0.00ns)   --->   "%W3_addr_55 = getelementptr i16 %W3, i64 0, i64 55" [cnn.cpp:104]   --->   Operation 2132 'getelementptr' 'W3_addr_55' <Predicate = true> <Delay = 0.00>
ST_90 : Operation 2133 [1/1] (0.00ns)   --->   "%W3_addr_67 = getelementptr i16 %W3, i64 0, i64 67" [cnn.cpp:104]   --->   Operation 2133 'getelementptr' 'W3_addr_67' <Predicate = true> <Delay = 0.00>
ST_90 : Operation 2134 [1/2] (0.00ns)   --->   "%call_ln79 = call void @cnn_Pipeline_VITIS_LOOP_80_1442, i16 %sum_24, i16 %W1, i15 %flattened_output, i15 %flattened_output_1, i15 %flattened_output_2, i15 %flattened_output_3, i15 %flattened_output_4, i15 %flattened_output_5, i15 %flattened_output_6, i15 %flattened_output_7, i15 %flattened_output_8, i15 %flattened_output_9, i15 %flattened_output_10, i15 %flattened_output_11, i15 %flattened_output_12, i15 %flattened_output_13, i16 %sum_38_loc" [cnn.cpp:79]   --->   Operation 2134 'call' 'call_ln79' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_90 : Operation 2135 [1/1] (0.00ns)   --->   "%b1_addr_12 = getelementptr i16 %b1, i64 0, i64 12" [cnn.cpp:79]   --->   Operation 2135 'getelementptr' 'b1_addr_12' <Predicate = true> <Delay = 0.00>
ST_90 : Operation 2136 [2/2] (0.73ns)   --->   "%sum_25 = load i4 %b1_addr_12" [cnn.cpp:79]   --->   Operation 2136 'load' 'sum_25' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14> <RAM>
ST_90 : Operation 2137 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln93_9 = add i22 %shl_ln93_9, i22 %mul_ln93_9" [cnn.cpp:93]   --->   Operation 2137 'add' 'add_ln93_9' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_90 : Operation 2138 [1/1] (0.00ns)   --->   "%tmp_113 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %add_ln93_9, i32 6, i32 21" [cnn.cpp:93]   --->   Operation 2138 'partselect' 'tmp_113' <Predicate = true> <Delay = 0.00>
ST_90 : Operation 2139 [2/3] (1.08ns) (grouped into DSP with root node add_ln93_10)   --->   "%mul_ln93_10 = mul i22 %sext_ln93_10, i22 %zext_ln93_10" [cnn.cpp:93]   --->   Operation 2139 'mul' 'mul_ln93_10' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_90 : Operation 2140 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln93_23 = add i22 %shl_ln93_22, i22 %mul_ln93_23" [cnn.cpp:93]   --->   Operation 2140 'add' 'add_ln93_23' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_90 : Operation 2141 [1/1] (0.00ns)   --->   "%tmp_127 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %add_ln93_23, i32 6, i32 21" [cnn.cpp:93]   --->   Operation 2141 'partselect' 'tmp_127' <Predicate = true> <Delay = 0.00>
ST_90 : Operation 2142 [2/3] (1.08ns) (grouped into DSP with root node add_ln93_24)   --->   "%mul_ln93_24 = mul i22 %sext_ln93_24, i22 %zext_ln93_10" [cnn.cpp:93]   --->   Operation 2142 'mul' 'mul_ln93_24' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_90 : Operation 2143 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln93_37 = add i22 %shl_ln93_36, i22 %mul_ln93_37" [cnn.cpp:93]   --->   Operation 2143 'add' 'add_ln93_37' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_90 : Operation 2144 [1/1] (0.00ns)   --->   "%tmp_141 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %add_ln93_37, i32 6, i32 21" [cnn.cpp:93]   --->   Operation 2144 'partselect' 'tmp_141' <Predicate = true> <Delay = 0.00>
ST_90 : Operation 2145 [2/3] (1.08ns) (grouped into DSP with root node add_ln93_38)   --->   "%mul_ln93_38 = mul i22 %sext_ln93_38, i22 %zext_ln93_10" [cnn.cpp:93]   --->   Operation 2145 'mul' 'mul_ln93_38' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_90 : Operation 2146 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln93_51 = add i22 %shl_ln93_50, i22 %mul_ln93_51" [cnn.cpp:93]   --->   Operation 2146 'add' 'add_ln93_51' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_90 : Operation 2147 [1/1] (0.00ns)   --->   "%tmp_155 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %add_ln93_51, i32 6, i32 21" [cnn.cpp:93]   --->   Operation 2147 'partselect' 'tmp_155' <Predicate = true> <Delay = 0.00>
ST_90 : Operation 2148 [2/3] (1.08ns) (grouped into DSP with root node add_ln93_52)   --->   "%mul_ln93_52 = mul i22 %sext_ln93_52, i22 %zext_ln93_10" [cnn.cpp:93]   --->   Operation 2148 'mul' 'mul_ln93_52' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_90 : Operation 2149 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln93_65 = add i22 %shl_ln93_64, i22 %mul_ln93_65" [cnn.cpp:93]   --->   Operation 2149 'add' 'add_ln93_65' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_90 : Operation 2150 [1/1] (0.00ns)   --->   "%tmp_169 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %add_ln93_65, i32 6, i32 21" [cnn.cpp:93]   --->   Operation 2150 'partselect' 'tmp_169' <Predicate = true> <Delay = 0.00>
ST_90 : Operation 2151 [2/3] (1.08ns) (grouped into DSP with root node add_ln93_66)   --->   "%mul_ln93_66 = mul i22 %sext_ln93_66, i22 %zext_ln93_10" [cnn.cpp:93]   --->   Operation 2151 'mul' 'mul_ln93_66' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_90 : Operation 2152 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln93_79 = add i22 %shl_ln93_78, i22 %mul_ln93_79" [cnn.cpp:93]   --->   Operation 2152 'add' 'add_ln93_79' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_90 : Operation 2153 [1/1] (0.00ns)   --->   "%tmp_183 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %add_ln93_79, i32 6, i32 21" [cnn.cpp:93]   --->   Operation 2153 'partselect' 'tmp_183' <Predicate = true> <Delay = 0.00>
ST_90 : Operation 2154 [2/3] (1.08ns) (grouped into DSP with root node add_ln93_80)   --->   "%mul_ln93_80 = mul i22 %sext_ln93_80, i22 %zext_ln93_10" [cnn.cpp:93]   --->   Operation 2154 'mul' 'mul_ln93_80' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_90 : Operation 2155 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln93_93 = add i22 %shl_ln93_92, i22 %mul_ln93_93" [cnn.cpp:93]   --->   Operation 2155 'add' 'add_ln93_93' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_90 : Operation 2156 [1/1] (0.00ns)   --->   "%tmp_197 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %add_ln93_93, i32 6, i32 21" [cnn.cpp:93]   --->   Operation 2156 'partselect' 'tmp_197' <Predicate = true> <Delay = 0.00>
ST_90 : Operation 2157 [2/3] (1.08ns) (grouped into DSP with root node add_ln93_94)   --->   "%mul_ln93_94 = mul i22 %sext_ln93_94, i22 %zext_ln93_10" [cnn.cpp:93]   --->   Operation 2157 'mul' 'mul_ln93_94' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_90 : Operation 2158 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln93_107 = add i22 %shl_ln93_106, i22 %mul_ln93_107" [cnn.cpp:93]   --->   Operation 2158 'add' 'add_ln93_107' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_90 : Operation 2159 [1/2] (1.29ns)   --->   "%W2_load_108 = load i8 %W2_addr_108" [cnn.cpp:93]   --->   Operation 2159 'load' 'W2_load_108' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 168> <RAM>
ST_90 : Operation 2160 [1/1] (0.00ns)   --->   "%sext_ln93_108 = sext i16 %W2_load_108" [cnn.cpp:93]   --->   Operation 2160 'sext' 'sext_ln93_108' <Predicate = true> <Delay = 0.00>
ST_90 : Operation 2161 [1/1] (0.00ns)   --->   "%tmp_211 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %add_ln93_107, i32 6, i32 21" [cnn.cpp:93]   --->   Operation 2161 'partselect' 'tmp_211' <Predicate = true> <Delay = 0.00>
ST_90 : Operation 2162 [3/3] (1.08ns) (grouped into DSP with root node add_ln93_108)   --->   "%mul_ln93_108 = mul i22 %sext_ln93_108, i22 %zext_ln93_10" [cnn.cpp:93]   --->   Operation 2162 'mul' 'mul_ln93_108' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_90 : Operation 2163 [1/2] (1.29ns)   --->   "%W2_load_121 = load i8 %W2_addr_121" [cnn.cpp:93]   --->   Operation 2163 'load' 'W2_load_121' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 168> <RAM>
ST_90 : Operation 2164 [1/1] (0.00ns)   --->   "%sext_ln93_121 = sext i16 %W2_load_121" [cnn.cpp:93]   --->   Operation 2164 'sext' 'sext_ln93_121' <Predicate = true> <Delay = 0.00>
ST_90 : Operation 2165 [3/3] (1.08ns) (grouped into DSP with root node add_ln93_121)   --->   "%mul_ln93_121 = mul i22 %sext_ln93_121, i22 %zext_ln93_9" [cnn.cpp:93]   --->   Operation 2165 'mul' 'mul_ln93_121' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_90 : Operation 2166 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln93_133 = add i22 %shl_ln93_132, i22 %mul_ln93_133" [cnn.cpp:93]   --->   Operation 2166 'add' 'add_ln93_133' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_90 : Operation 2167 [2/2] (1.29ns)   --->   "%W2_load_134 = load i8 %W2_addr_134" [cnn.cpp:93]   --->   Operation 2167 'load' 'W2_load_134' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 168> <RAM>
ST_90 : Operation 2168 [1/1] (0.00ns)   --->   "%tmp_237 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %add_ln93_133, i32 6, i32 21" [cnn.cpp:93]   --->   Operation 2168 'partselect' 'tmp_237' <Predicate = true> <Delay = 0.00>
ST_90 : Operation 2169 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln93_146 = add i22 %shl_ln93_145, i22 %mul_ln93_146" [cnn.cpp:93]   --->   Operation 2169 'add' 'add_ln93_146' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_90 : Operation 2170 [2/2] (1.29ns)   --->   "%W2_load_147 = load i8 %W2_addr_147" [cnn.cpp:93]   --->   Operation 2170 'load' 'W2_load_147' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 168> <RAM>
ST_90 : Operation 2171 [1/1] (0.00ns)   --->   "%tmp_250 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %add_ln93_146, i32 6, i32 21" [cnn.cpp:93]   --->   Operation 2171 'partselect' 'tmp_250' <Predicate = true> <Delay = 0.00>
ST_90 : Operation 2172 [1/1] (0.00ns)   --->   "%shl_ln93_158 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %tmp_262, i6 0" [cnn.cpp:93]   --->   Operation 2172 'bitconcatenate' 'shl_ln93_158' <Predicate = true> <Delay = 0.00>
ST_90 : Operation 2173 [1/3] (0.00ns) (grouped into DSP with root node add_ln93_159)   --->   "%mul_ln93_159 = mul i22 %sext_ln93_159, i22 %zext_ln93_5" [cnn.cpp:93]   --->   Operation 2173 'mul' 'mul_ln93_159' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_90 : Operation 2174 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln93_159 = add i22 %shl_ln93_158, i22 %mul_ln93_159" [cnn.cpp:93]   --->   Operation 2174 'add' 'add_ln93_159' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_90 : Operation 2175 [1/2] (1.29ns)   --->   "%W3_load_31 = load i7 %W3_addr_31" [cnn.cpp:104]   --->   Operation 2175 'load' 'W3_load_31' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 120> <RAM>
ST_90 : Operation 2176 [1/2] (1.29ns)   --->   "%W3_load_43 = load i7 %W3_addr_43" [cnn.cpp:104]   --->   Operation 2176 'load' 'W3_load_43' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 120> <RAM>
ST_90 : Operation 2177 [2/2] (1.29ns)   --->   "%W3_load_55 = load i7 %W3_addr_55" [cnn.cpp:104]   --->   Operation 2177 'load' 'W3_load_55' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 120> <RAM>
ST_90 : Operation 2178 [2/2] (1.29ns)   --->   "%W3_load_67 = load i7 %W3_addr_67" [cnn.cpp:104]   --->   Operation 2178 'load' 'W3_load_67' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 120> <RAM>

State 91 <SV = 90> <Delay = 2.38>
ST_91 : Operation 2179 [1/1] (0.00ns)   --->   "%W2_addr_83 = getelementptr i16 %W2, i64 0, i64 83" [cnn.cpp:93]   --->   Operation 2179 'getelementptr' 'W2_addr_83' <Predicate = true> <Delay = 0.00>
ST_91 : Operation 2180 [1/1] (0.00ns)   --->   "%W2_addr_160 = getelementptr i16 %W2, i64 0, i64 160" [cnn.cpp:93]   --->   Operation 2180 'getelementptr' 'W2_addr_160' <Predicate = true> <Delay = 0.00>
ST_91 : Operation 2181 [1/1] (0.00ns)   --->   "%W3_addr_79 = getelementptr i16 %W3, i64 0, i64 79" [cnn.cpp:104]   --->   Operation 2181 'getelementptr' 'W3_addr_79' <Predicate = true> <Delay = 0.00>
ST_91 : Operation 2182 [1/1] (0.00ns)   --->   "%W3_addr_91 = getelementptr i16 %W3, i64 0, i64 91" [cnn.cpp:104]   --->   Operation 2182 'getelementptr' 'W3_addr_91' <Predicate = true> <Delay = 0.00>
ST_91 : Operation 2183 [1/1] (0.00ns)   --->   "%sum_38_loc_load = load i16 %sum_38_loc"   --->   Operation 2183 'load' 'sum_38_loc_load' <Predicate = true> <Delay = 0.00>
ST_91 : Operation 2184 [1/1] (0.00ns)   --->   "%trunc_ln80_11 = trunc i16 %sum_38_loc_load" [cnn.cpp:80]   --->   Operation 2184 'trunc' 'trunc_ln80_11' <Predicate = true> <Delay = 0.00>
ST_91 : Operation 2185 [1/2] (0.73ns)   --->   "%sum_25 = load i4 %b1_addr_12" [cnn.cpp:79]   --->   Operation 2185 'load' 'sum_25' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14> <RAM>
ST_91 : Operation 2186 [2/2] (0.46ns)   --->   "%call_ln79 = call void @cnn_Pipeline_VITIS_LOOP_80_1443, i16 %sum_25, i16 %W1, i15 %flattened_output, i15 %flattened_output_1, i15 %flattened_output_2, i15 %flattened_output_3, i15 %flattened_output_4, i15 %flattened_output_5, i15 %flattened_output_6, i15 %flattened_output_7, i15 %flattened_output_8, i15 %flattened_output_9, i15 %flattened_output_10, i15 %flattened_output_11, i15 %flattened_output_12, i15 %flattened_output_13, i16 %sum_41_loc" [cnn.cpp:79]   --->   Operation 2186 'call' 'call_ln79' <Predicate = true> <Delay = 0.46> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_91 : Operation 2187 [1/1] (0.00ns)   --->   "%tmp_102 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_38_loc_load, i32 15" [cnn.cpp:83]   --->   Operation 2187 'bitselect' 'tmp_102' <Predicate = true> <Delay = 0.00>
ST_91 : Operation 2188 [1/1] (0.35ns)   --->   "%output_fc1_25 = select i1 %tmp_102, i15 0, i15 %trunc_ln80_11" [cnn.cpp:83]   --->   Operation 2188 'select' 'output_fc1_25' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_91 : Operation 2189 [1/1] (0.00ns)   --->   "%shl_ln93_s = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %tmp_113, i6 0" [cnn.cpp:93]   --->   Operation 2189 'bitconcatenate' 'shl_ln93_s' <Predicate = true> <Delay = 0.00>
ST_91 : Operation 2190 [1/3] (0.00ns) (grouped into DSP with root node add_ln93_10)   --->   "%mul_ln93_10 = mul i22 %sext_ln93_10, i22 %zext_ln93_10" [cnn.cpp:93]   --->   Operation 2190 'mul' 'mul_ln93_10' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_91 : Operation 2191 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln93_10 = add i22 %shl_ln93_s, i22 %mul_ln93_10" [cnn.cpp:93]   --->   Operation 2191 'add' 'add_ln93_10' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_91 : Operation 2192 [1/1] (0.00ns)   --->   "%sext_ln93_11 = sext i16 %W2_load_11" [cnn.cpp:93]   --->   Operation 2192 'sext' 'sext_ln93_11' <Predicate = true> <Delay = 0.00>
ST_91 : Operation 2193 [1/1] (0.00ns)   --->   "%zext_ln93_11 = zext i15 %output_fc1_25" [cnn.cpp:93]   --->   Operation 2193 'zext' 'zext_ln93_11' <Predicate = true> <Delay = 0.00>
ST_91 : Operation 2194 [3/3] (1.08ns) (grouped into DSP with root node add_ln93_11)   --->   "%mul_ln93_11 = mul i22 %sext_ln93_11, i22 %zext_ln93_11" [cnn.cpp:93]   --->   Operation 2194 'mul' 'mul_ln93_11' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_91 : Operation 2195 [1/1] (0.00ns)   --->   "%shl_ln93_23 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %tmp_127, i6 0" [cnn.cpp:93]   --->   Operation 2195 'bitconcatenate' 'shl_ln93_23' <Predicate = true> <Delay = 0.00>
ST_91 : Operation 2196 [1/3] (0.00ns) (grouped into DSP with root node add_ln93_24)   --->   "%mul_ln93_24 = mul i22 %sext_ln93_24, i22 %zext_ln93_10" [cnn.cpp:93]   --->   Operation 2196 'mul' 'mul_ln93_24' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_91 : Operation 2197 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln93_24 = add i22 %shl_ln93_23, i22 %mul_ln93_24" [cnn.cpp:93]   --->   Operation 2197 'add' 'add_ln93_24' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_91 : Operation 2198 [1/1] (0.00ns)   --->   "%sext_ln93_25 = sext i16 %W2_load_25" [cnn.cpp:93]   --->   Operation 2198 'sext' 'sext_ln93_25' <Predicate = true> <Delay = 0.00>
ST_91 : Operation 2199 [3/3] (1.08ns) (grouped into DSP with root node add_ln93_25)   --->   "%mul_ln93_25 = mul i22 %sext_ln93_25, i22 %zext_ln93_11" [cnn.cpp:93]   --->   Operation 2199 'mul' 'mul_ln93_25' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_91 : Operation 2200 [1/1] (0.00ns)   --->   "%shl_ln93_37 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %tmp_141, i6 0" [cnn.cpp:93]   --->   Operation 2200 'bitconcatenate' 'shl_ln93_37' <Predicate = true> <Delay = 0.00>
ST_91 : Operation 2201 [1/3] (0.00ns) (grouped into DSP with root node add_ln93_38)   --->   "%mul_ln93_38 = mul i22 %sext_ln93_38, i22 %zext_ln93_10" [cnn.cpp:93]   --->   Operation 2201 'mul' 'mul_ln93_38' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_91 : Operation 2202 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln93_38 = add i22 %shl_ln93_37, i22 %mul_ln93_38" [cnn.cpp:93]   --->   Operation 2202 'add' 'add_ln93_38' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_91 : Operation 2203 [1/1] (0.00ns)   --->   "%sext_ln93_39 = sext i16 %W2_load_39" [cnn.cpp:93]   --->   Operation 2203 'sext' 'sext_ln93_39' <Predicate = true> <Delay = 0.00>
ST_91 : Operation 2204 [3/3] (1.08ns) (grouped into DSP with root node add_ln93_39)   --->   "%mul_ln93_39 = mul i22 %sext_ln93_39, i22 %zext_ln93_11" [cnn.cpp:93]   --->   Operation 2204 'mul' 'mul_ln93_39' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_91 : Operation 2205 [1/1] (0.00ns)   --->   "%shl_ln93_51 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %tmp_155, i6 0" [cnn.cpp:93]   --->   Operation 2205 'bitconcatenate' 'shl_ln93_51' <Predicate = true> <Delay = 0.00>
ST_91 : Operation 2206 [1/3] (0.00ns) (grouped into DSP with root node add_ln93_52)   --->   "%mul_ln93_52 = mul i22 %sext_ln93_52, i22 %zext_ln93_10" [cnn.cpp:93]   --->   Operation 2206 'mul' 'mul_ln93_52' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_91 : Operation 2207 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln93_52 = add i22 %shl_ln93_51, i22 %mul_ln93_52" [cnn.cpp:93]   --->   Operation 2207 'add' 'add_ln93_52' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_91 : Operation 2208 [1/1] (0.00ns)   --->   "%sext_ln93_53 = sext i16 %W2_load_53" [cnn.cpp:93]   --->   Operation 2208 'sext' 'sext_ln93_53' <Predicate = true> <Delay = 0.00>
ST_91 : Operation 2209 [3/3] (1.08ns) (grouped into DSP with root node add_ln93_53)   --->   "%mul_ln93_53 = mul i22 %sext_ln93_53, i22 %zext_ln93_11" [cnn.cpp:93]   --->   Operation 2209 'mul' 'mul_ln93_53' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_91 : Operation 2210 [1/1] (0.00ns)   --->   "%shl_ln93_65 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %tmp_169, i6 0" [cnn.cpp:93]   --->   Operation 2210 'bitconcatenate' 'shl_ln93_65' <Predicate = true> <Delay = 0.00>
ST_91 : Operation 2211 [1/3] (0.00ns) (grouped into DSP with root node add_ln93_66)   --->   "%mul_ln93_66 = mul i22 %sext_ln93_66, i22 %zext_ln93_10" [cnn.cpp:93]   --->   Operation 2211 'mul' 'mul_ln93_66' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_91 : Operation 2212 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln93_66 = add i22 %shl_ln93_65, i22 %mul_ln93_66" [cnn.cpp:93]   --->   Operation 2212 'add' 'add_ln93_66' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_91 : Operation 2213 [1/1] (0.00ns)   --->   "%sext_ln93_67 = sext i16 %W2_load_67" [cnn.cpp:93]   --->   Operation 2213 'sext' 'sext_ln93_67' <Predicate = true> <Delay = 0.00>
ST_91 : Operation 2214 [3/3] (1.08ns) (grouped into DSP with root node add_ln93_67)   --->   "%mul_ln93_67 = mul i22 %sext_ln93_67, i22 %zext_ln93_11" [cnn.cpp:93]   --->   Operation 2214 'mul' 'mul_ln93_67' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_91 : Operation 2215 [1/1] (0.00ns)   --->   "%shl_ln93_79 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %tmp_183, i6 0" [cnn.cpp:93]   --->   Operation 2215 'bitconcatenate' 'shl_ln93_79' <Predicate = true> <Delay = 0.00>
ST_91 : Operation 2216 [1/3] (0.00ns) (grouped into DSP with root node add_ln93_80)   --->   "%mul_ln93_80 = mul i22 %sext_ln93_80, i22 %zext_ln93_10" [cnn.cpp:93]   --->   Operation 2216 'mul' 'mul_ln93_80' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_91 : Operation 2217 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln93_80 = add i22 %shl_ln93_79, i22 %mul_ln93_80" [cnn.cpp:93]   --->   Operation 2217 'add' 'add_ln93_80' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_91 : Operation 2218 [1/1] (0.00ns)   --->   "%sext_ln93_81 = sext i16 %W2_load_81" [cnn.cpp:93]   --->   Operation 2218 'sext' 'sext_ln93_81' <Predicate = true> <Delay = 0.00>
ST_91 : Operation 2219 [3/3] (1.08ns) (grouped into DSP with root node add_ln93_81)   --->   "%mul_ln93_81 = mul i22 %sext_ln93_81, i22 %zext_ln93_11" [cnn.cpp:93]   --->   Operation 2219 'mul' 'mul_ln93_81' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_91 : Operation 2220 [2/2] (1.29ns)   --->   "%W2_load_83 = load i8 %W2_addr_83" [cnn.cpp:93]   --->   Operation 2220 'load' 'W2_load_83' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 168> <RAM>
ST_91 : Operation 2221 [1/1] (0.00ns)   --->   "%shl_ln93_93 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %tmp_197, i6 0" [cnn.cpp:93]   --->   Operation 2221 'bitconcatenate' 'shl_ln93_93' <Predicate = true> <Delay = 0.00>
ST_91 : Operation 2222 [1/3] (0.00ns) (grouped into DSP with root node add_ln93_94)   --->   "%mul_ln93_94 = mul i22 %sext_ln93_94, i22 %zext_ln93_10" [cnn.cpp:93]   --->   Operation 2222 'mul' 'mul_ln93_94' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_91 : Operation 2223 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln93_94 = add i22 %shl_ln93_93, i22 %mul_ln93_94" [cnn.cpp:93]   --->   Operation 2223 'add' 'add_ln93_94' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_91 : Operation 2224 [1/1] (0.00ns)   --->   "%sext_ln93_95 = sext i16 %W2_load_95" [cnn.cpp:93]   --->   Operation 2224 'sext' 'sext_ln93_95' <Predicate = true> <Delay = 0.00>
ST_91 : Operation 2225 [3/3] (1.08ns) (grouped into DSP with root node add_ln93_95)   --->   "%mul_ln93_95 = mul i22 %sext_ln93_95, i22 %zext_ln93_11" [cnn.cpp:93]   --->   Operation 2225 'mul' 'mul_ln93_95' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_91 : Operation 2226 [2/3] (1.08ns) (grouped into DSP with root node add_ln93_108)   --->   "%mul_ln93_108 = mul i22 %sext_ln93_108, i22 %zext_ln93_10" [cnn.cpp:93]   --->   Operation 2226 'mul' 'mul_ln93_108' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_91 : Operation 2227 [2/3] (1.08ns) (grouped into DSP with root node add_ln93_121)   --->   "%mul_ln93_121 = mul i22 %sext_ln93_121, i22 %zext_ln93_9" [cnn.cpp:93]   --->   Operation 2227 'mul' 'mul_ln93_121' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_91 : Operation 2228 [1/2] (1.29ns)   --->   "%W2_load_134 = load i8 %W2_addr_134" [cnn.cpp:93]   --->   Operation 2228 'load' 'W2_load_134' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 168> <RAM>
ST_91 : Operation 2229 [1/1] (0.00ns)   --->   "%sext_ln93_134 = sext i16 %W2_load_134" [cnn.cpp:93]   --->   Operation 2229 'sext' 'sext_ln93_134' <Predicate = true> <Delay = 0.00>
ST_91 : Operation 2230 [3/3] (1.08ns) (grouped into DSP with root node add_ln93_134)   --->   "%mul_ln93_134 = mul i22 %sext_ln93_134, i22 %zext_ln93_8" [cnn.cpp:93]   --->   Operation 2230 'mul' 'mul_ln93_134' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_91 : Operation 2231 [1/2] (1.29ns)   --->   "%W2_load_147 = load i8 %W2_addr_147" [cnn.cpp:93]   --->   Operation 2231 'load' 'W2_load_147' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 168> <RAM>
ST_91 : Operation 2232 [1/1] (0.00ns)   --->   "%sext_ln93_147 = sext i16 %W2_load_147" [cnn.cpp:93]   --->   Operation 2232 'sext' 'sext_ln93_147' <Predicate = true> <Delay = 0.00>
ST_91 : Operation 2233 [3/3] (1.08ns) (grouped into DSP with root node add_ln93_147)   --->   "%mul_ln93_147 = mul i22 %sext_ln93_147, i22 %zext_ln93_7" [cnn.cpp:93]   --->   Operation 2233 'mul' 'mul_ln93_147' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_91 : Operation 2234 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln93_159 = add i22 %shl_ln93_158, i22 %mul_ln93_159" [cnn.cpp:93]   --->   Operation 2234 'add' 'add_ln93_159' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_91 : Operation 2235 [2/2] (1.29ns)   --->   "%W2_load_160 = load i8 %W2_addr_160" [cnn.cpp:93]   --->   Operation 2235 'load' 'W2_load_160' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 168> <RAM>
ST_91 : Operation 2236 [1/1] (0.00ns)   --->   "%tmp_263 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %add_ln93_159, i32 6, i32 21" [cnn.cpp:93]   --->   Operation 2236 'partselect' 'tmp_263' <Predicate = true> <Delay = 0.00>
ST_91 : Operation 2237 [1/2] (1.29ns)   --->   "%W3_load_55 = load i7 %W3_addr_55" [cnn.cpp:104]   --->   Operation 2237 'load' 'W3_load_55' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 120> <RAM>
ST_91 : Operation 2238 [1/2] (1.29ns)   --->   "%W3_load_67 = load i7 %W3_addr_67" [cnn.cpp:104]   --->   Operation 2238 'load' 'W3_load_67' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 120> <RAM>
ST_91 : Operation 2239 [2/2] (1.29ns)   --->   "%W3_load_79 = load i7 %W3_addr_79" [cnn.cpp:104]   --->   Operation 2239 'load' 'W3_load_79' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 120> <RAM>
ST_91 : Operation 2240 [2/2] (1.29ns)   --->   "%W3_load_91 = load i7 %W3_addr_91" [cnn.cpp:104]   --->   Operation 2240 'load' 'W3_load_91' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 120> <RAM>

State 92 <SV = 91> <Delay = 2.38>
ST_92 : Operation 2241 [1/1] (0.00ns)   --->   "%W2_addr_96 = getelementptr i16 %W2, i64 0, i64 96" [cnn.cpp:93]   --->   Operation 2241 'getelementptr' 'W2_addr_96' <Predicate = true> <Delay = 0.00>
ST_92 : Operation 2242 [1/1] (0.00ns)   --->   "%W2_addr_109 = getelementptr i16 %W2, i64 0, i64 109" [cnn.cpp:93]   --->   Operation 2242 'getelementptr' 'W2_addr_109' <Predicate = true> <Delay = 0.00>
ST_92 : Operation 2243 [1/1] (0.00ns)   --->   "%W3_addr_103 = getelementptr i16 %W3, i64 0, i64 103" [cnn.cpp:104]   --->   Operation 2243 'getelementptr' 'W3_addr_103' <Predicate = true> <Delay = 0.00>
ST_92 : Operation 2244 [1/1] (0.00ns)   --->   "%W3_addr_115 = getelementptr i16 %W3, i64 0, i64 115" [cnn.cpp:104]   --->   Operation 2244 'getelementptr' 'W3_addr_115' <Predicate = true> <Delay = 0.00>
ST_92 : Operation 2245 [1/2] (0.00ns)   --->   "%call_ln79 = call void @cnn_Pipeline_VITIS_LOOP_80_1443, i16 %sum_25, i16 %W1, i15 %flattened_output, i15 %flattened_output_1, i15 %flattened_output_2, i15 %flattened_output_3, i15 %flattened_output_4, i15 %flattened_output_5, i15 %flattened_output_6, i15 %flattened_output_7, i15 %flattened_output_8, i15 %flattened_output_9, i15 %flattened_output_10, i15 %flattened_output_11, i15 %flattened_output_12, i15 %flattened_output_13, i16 %sum_41_loc" [cnn.cpp:79]   --->   Operation 2245 'call' 'call_ln79' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_92 : Operation 2246 [1/1] (0.00ns)   --->   "%b1_addr_13 = getelementptr i16 %b1, i64 0, i64 13" [cnn.cpp:79]   --->   Operation 2246 'getelementptr' 'b1_addr_13' <Predicate = true> <Delay = 0.00>
ST_92 : Operation 2247 [2/2] (0.73ns)   --->   "%sum_26 = load i4 %b1_addr_13" [cnn.cpp:79]   --->   Operation 2247 'load' 'sum_26' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14> <RAM>
ST_92 : Operation 2248 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln93_10 = add i22 %shl_ln93_s, i22 %mul_ln93_10" [cnn.cpp:93]   --->   Operation 2248 'add' 'add_ln93_10' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_92 : Operation 2249 [1/1] (0.00ns)   --->   "%tmp_114 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %add_ln93_10, i32 6, i32 21" [cnn.cpp:93]   --->   Operation 2249 'partselect' 'tmp_114' <Predicate = true> <Delay = 0.00>
ST_92 : Operation 2250 [2/3] (1.08ns) (grouped into DSP with root node add_ln93_11)   --->   "%mul_ln93_11 = mul i22 %sext_ln93_11, i22 %zext_ln93_11" [cnn.cpp:93]   --->   Operation 2250 'mul' 'mul_ln93_11' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_92 : Operation 2251 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln93_24 = add i22 %shl_ln93_23, i22 %mul_ln93_24" [cnn.cpp:93]   --->   Operation 2251 'add' 'add_ln93_24' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_92 : Operation 2252 [1/1] (0.00ns)   --->   "%tmp_128 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %add_ln93_24, i32 6, i32 21" [cnn.cpp:93]   --->   Operation 2252 'partselect' 'tmp_128' <Predicate = true> <Delay = 0.00>
ST_92 : Operation 2253 [2/3] (1.08ns) (grouped into DSP with root node add_ln93_25)   --->   "%mul_ln93_25 = mul i22 %sext_ln93_25, i22 %zext_ln93_11" [cnn.cpp:93]   --->   Operation 2253 'mul' 'mul_ln93_25' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_92 : Operation 2254 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln93_38 = add i22 %shl_ln93_37, i22 %mul_ln93_38" [cnn.cpp:93]   --->   Operation 2254 'add' 'add_ln93_38' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_92 : Operation 2255 [1/1] (0.00ns)   --->   "%tmp_142 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %add_ln93_38, i32 6, i32 21" [cnn.cpp:93]   --->   Operation 2255 'partselect' 'tmp_142' <Predicate = true> <Delay = 0.00>
ST_92 : Operation 2256 [2/3] (1.08ns) (grouped into DSP with root node add_ln93_39)   --->   "%mul_ln93_39 = mul i22 %sext_ln93_39, i22 %zext_ln93_11" [cnn.cpp:93]   --->   Operation 2256 'mul' 'mul_ln93_39' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_92 : Operation 2257 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln93_52 = add i22 %shl_ln93_51, i22 %mul_ln93_52" [cnn.cpp:93]   --->   Operation 2257 'add' 'add_ln93_52' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_92 : Operation 2258 [1/1] (0.00ns)   --->   "%tmp_156 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %add_ln93_52, i32 6, i32 21" [cnn.cpp:93]   --->   Operation 2258 'partselect' 'tmp_156' <Predicate = true> <Delay = 0.00>
ST_92 : Operation 2259 [2/3] (1.08ns) (grouped into DSP with root node add_ln93_53)   --->   "%mul_ln93_53 = mul i22 %sext_ln93_53, i22 %zext_ln93_11" [cnn.cpp:93]   --->   Operation 2259 'mul' 'mul_ln93_53' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_92 : Operation 2260 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln93_66 = add i22 %shl_ln93_65, i22 %mul_ln93_66" [cnn.cpp:93]   --->   Operation 2260 'add' 'add_ln93_66' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_92 : Operation 2261 [1/1] (0.00ns)   --->   "%tmp_170 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %add_ln93_66, i32 6, i32 21" [cnn.cpp:93]   --->   Operation 2261 'partselect' 'tmp_170' <Predicate = true> <Delay = 0.00>
ST_92 : Operation 2262 [2/3] (1.08ns) (grouped into DSP with root node add_ln93_67)   --->   "%mul_ln93_67 = mul i22 %sext_ln93_67, i22 %zext_ln93_11" [cnn.cpp:93]   --->   Operation 2262 'mul' 'mul_ln93_67' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_92 : Operation 2263 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln93_80 = add i22 %shl_ln93_79, i22 %mul_ln93_80" [cnn.cpp:93]   --->   Operation 2263 'add' 'add_ln93_80' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_92 : Operation 2264 [1/1] (0.00ns)   --->   "%tmp_184 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %add_ln93_80, i32 6, i32 21" [cnn.cpp:93]   --->   Operation 2264 'partselect' 'tmp_184' <Predicate = true> <Delay = 0.00>
ST_92 : Operation 2265 [2/3] (1.08ns) (grouped into DSP with root node add_ln93_81)   --->   "%mul_ln93_81 = mul i22 %sext_ln93_81, i22 %zext_ln93_11" [cnn.cpp:93]   --->   Operation 2265 'mul' 'mul_ln93_81' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_92 : Operation 2266 [1/2] (1.29ns)   --->   "%W2_load_83 = load i8 %W2_addr_83" [cnn.cpp:93]   --->   Operation 2266 'load' 'W2_load_83' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 168> <RAM>
ST_92 : Operation 2267 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln93_94 = add i22 %shl_ln93_93, i22 %mul_ln93_94" [cnn.cpp:93]   --->   Operation 2267 'add' 'add_ln93_94' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_92 : Operation 2268 [1/1] (0.00ns)   --->   "%tmp_198 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %add_ln93_94, i32 6, i32 21" [cnn.cpp:93]   --->   Operation 2268 'partselect' 'tmp_198' <Predicate = true> <Delay = 0.00>
ST_92 : Operation 2269 [2/3] (1.08ns) (grouped into DSP with root node add_ln93_95)   --->   "%mul_ln93_95 = mul i22 %sext_ln93_95, i22 %zext_ln93_11" [cnn.cpp:93]   --->   Operation 2269 'mul' 'mul_ln93_95' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_92 : Operation 2270 [2/2] (1.29ns)   --->   "%W2_load_96 = load i8 %W2_addr_96" [cnn.cpp:93]   --->   Operation 2270 'load' 'W2_load_96' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 168> <RAM>
ST_92 : Operation 2271 [1/1] (0.00ns)   --->   "%shl_ln93_107 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %tmp_211, i6 0" [cnn.cpp:93]   --->   Operation 2271 'bitconcatenate' 'shl_ln93_107' <Predicate = true> <Delay = 0.00>
ST_92 : Operation 2272 [1/3] (0.00ns) (grouped into DSP with root node add_ln93_108)   --->   "%mul_ln93_108 = mul i22 %sext_ln93_108, i22 %zext_ln93_10" [cnn.cpp:93]   --->   Operation 2272 'mul' 'mul_ln93_108' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_92 : Operation 2273 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln93_108 = add i22 %shl_ln93_107, i22 %mul_ln93_108" [cnn.cpp:93]   --->   Operation 2273 'add' 'add_ln93_108' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_92 : Operation 2274 [2/2] (1.29ns)   --->   "%W2_load_109 = load i8 %W2_addr_109" [cnn.cpp:93]   --->   Operation 2274 'load' 'W2_load_109' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 168> <RAM>
ST_92 : Operation 2275 [1/1] (0.00ns)   --->   "%shl_ln93_120 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %tmp_224, i6 0" [cnn.cpp:93]   --->   Operation 2275 'bitconcatenate' 'shl_ln93_120' <Predicate = true> <Delay = 0.00>
ST_92 : Operation 2276 [1/3] (0.00ns) (grouped into DSP with root node add_ln93_121)   --->   "%mul_ln93_121 = mul i22 %sext_ln93_121, i22 %zext_ln93_9" [cnn.cpp:93]   --->   Operation 2276 'mul' 'mul_ln93_121' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_92 : Operation 2277 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln93_121 = add i22 %shl_ln93_120, i22 %mul_ln93_121" [cnn.cpp:93]   --->   Operation 2277 'add' 'add_ln93_121' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_92 : Operation 2278 [2/3] (1.08ns) (grouped into DSP with root node add_ln93_134)   --->   "%mul_ln93_134 = mul i22 %sext_ln93_134, i22 %zext_ln93_8" [cnn.cpp:93]   --->   Operation 2278 'mul' 'mul_ln93_134' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_92 : Operation 2279 [2/3] (1.08ns) (grouped into DSP with root node add_ln93_147)   --->   "%mul_ln93_147 = mul i22 %sext_ln93_147, i22 %zext_ln93_7" [cnn.cpp:93]   --->   Operation 2279 'mul' 'mul_ln93_147' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_92 : Operation 2280 [1/2] (1.29ns)   --->   "%W2_load_160 = load i8 %W2_addr_160" [cnn.cpp:93]   --->   Operation 2280 'load' 'W2_load_160' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 168> <RAM>
ST_92 : Operation 2281 [1/1] (0.00ns)   --->   "%sext_ln93_160 = sext i16 %W2_load_160" [cnn.cpp:93]   --->   Operation 2281 'sext' 'sext_ln93_160' <Predicate = true> <Delay = 0.00>
ST_92 : Operation 2282 [3/3] (1.08ns) (grouped into DSP with root node add_ln93_160)   --->   "%mul_ln93_160 = mul i22 %sext_ln93_160, i22 %zext_ln93_6" [cnn.cpp:93]   --->   Operation 2282 'mul' 'mul_ln93_160' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_92 : Operation 2283 [1/2] (1.29ns)   --->   "%W3_load_79 = load i7 %W3_addr_79" [cnn.cpp:104]   --->   Operation 2283 'load' 'W3_load_79' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 120> <RAM>
ST_92 : Operation 2284 [1/2] (1.29ns)   --->   "%W3_load_91 = load i7 %W3_addr_91" [cnn.cpp:104]   --->   Operation 2284 'load' 'W3_load_91' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 120> <RAM>
ST_92 : Operation 2285 [2/2] (1.29ns)   --->   "%W3_load_103 = load i7 %W3_addr_103" [cnn.cpp:104]   --->   Operation 2285 'load' 'W3_load_103' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 120> <RAM>
ST_92 : Operation 2286 [2/2] (1.29ns)   --->   "%W3_load_115 = load i7 %W3_addr_115" [cnn.cpp:104]   --->   Operation 2286 'load' 'W3_load_115' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 120> <RAM>

State 93 <SV = 92> <Delay = 2.38>
ST_93 : Operation 2287 [1/1] (0.00ns)   --->   "%W2_addr_122 = getelementptr i16 %W2, i64 0, i64 122" [cnn.cpp:93]   --->   Operation 2287 'getelementptr' 'W2_addr_122' <Predicate = true> <Delay = 0.00>
ST_93 : Operation 2288 [1/1] (0.00ns)   --->   "%W2_addr_135 = getelementptr i16 %W2, i64 0, i64 135" [cnn.cpp:93]   --->   Operation 2288 'getelementptr' 'W2_addr_135' <Predicate = true> <Delay = 0.00>
ST_93 : Operation 2289 [1/1] (0.00ns)   --->   "%W3_addr_8 = getelementptr i16 %W3, i64 0, i64 8" [cnn.cpp:104]   --->   Operation 2289 'getelementptr' 'W3_addr_8' <Predicate = true> <Delay = 0.00>
ST_93 : Operation 2290 [1/1] (0.00ns)   --->   "%W3_addr_20 = getelementptr i16 %W3, i64 0, i64 20" [cnn.cpp:104]   --->   Operation 2290 'getelementptr' 'W3_addr_20' <Predicate = true> <Delay = 0.00>
ST_93 : Operation 2291 [1/1] (0.00ns)   --->   "%sum_41_loc_load = load i16 %sum_41_loc"   --->   Operation 2291 'load' 'sum_41_loc_load' <Predicate = true> <Delay = 0.00>
ST_93 : Operation 2292 [1/1] (0.00ns)   --->   "%trunc_ln80_12 = trunc i16 %sum_41_loc_load" [cnn.cpp:80]   --->   Operation 2292 'trunc' 'trunc_ln80_12' <Predicate = true> <Delay = 0.00>
ST_93 : Operation 2293 [1/2] (0.73ns)   --->   "%sum_26 = load i4 %b1_addr_13" [cnn.cpp:79]   --->   Operation 2293 'load' 'sum_26' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14> <RAM>
ST_93 : Operation 2294 [2/2] (0.46ns)   --->   "%call_ln79 = call void @cnn_Pipeline_VITIS_LOOP_80_1444, i16 %sum_26, i16 %W1, i15 %flattened_output, i15 %flattened_output_1, i15 %flattened_output_2, i15 %flattened_output_3, i15 %flattened_output_4, i15 %flattened_output_5, i15 %flattened_output_6, i15 %flattened_output_7, i15 %flattened_output_8, i15 %flattened_output_9, i15 %flattened_output_10, i15 %flattened_output_11, i15 %flattened_output_12, i15 %flattened_output_13, i16 %sum_65_loc" [cnn.cpp:79]   --->   Operation 2294 'call' 'call_ln79' <Predicate = true> <Delay = 0.46> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_93 : Operation 2295 [1/1] (0.00ns)   --->   "%tmp_103 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_41_loc_load, i32 15" [cnn.cpp:83]   --->   Operation 2295 'bitselect' 'tmp_103' <Predicate = true> <Delay = 0.00>
ST_93 : Operation 2296 [1/1] (0.35ns)   --->   "%output_fc1_26 = select i1 %tmp_103, i15 0, i15 %trunc_ln80_12" [cnn.cpp:83]   --->   Operation 2296 'select' 'output_fc1_26' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_93 : Operation 2297 [1/1] (0.00ns)   --->   "%shl_ln93_10 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %tmp_114, i6 0" [cnn.cpp:93]   --->   Operation 2297 'bitconcatenate' 'shl_ln93_10' <Predicate = true> <Delay = 0.00>
ST_93 : Operation 2298 [1/3] (0.00ns) (grouped into DSP with root node add_ln93_11)   --->   "%mul_ln93_11 = mul i22 %sext_ln93_11, i22 %zext_ln93_11" [cnn.cpp:93]   --->   Operation 2298 'mul' 'mul_ln93_11' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_93 : Operation 2299 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln93_11 = add i22 %shl_ln93_10, i22 %mul_ln93_11" [cnn.cpp:93]   --->   Operation 2299 'add' 'add_ln93_11' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_93 : Operation 2300 [1/1] (0.00ns)   --->   "%sext_ln93_12 = sext i16 %W2_load_12" [cnn.cpp:93]   --->   Operation 2300 'sext' 'sext_ln93_12' <Predicate = true> <Delay = 0.00>
ST_93 : Operation 2301 [1/1] (0.00ns)   --->   "%zext_ln93_12 = zext i15 %output_fc1_26" [cnn.cpp:93]   --->   Operation 2301 'zext' 'zext_ln93_12' <Predicate = true> <Delay = 0.00>
ST_93 : Operation 2302 [3/3] (1.08ns) (grouped into DSP with root node add_ln93_12)   --->   "%mul_ln93_12 = mul i22 %sext_ln93_12, i22 %zext_ln93_12" [cnn.cpp:93]   --->   Operation 2302 'mul' 'mul_ln93_12' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_93 : Operation 2303 [1/1] (0.00ns)   --->   "%shl_ln93_24 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %tmp_128, i6 0" [cnn.cpp:93]   --->   Operation 2303 'bitconcatenate' 'shl_ln93_24' <Predicate = true> <Delay = 0.00>
ST_93 : Operation 2304 [1/3] (0.00ns) (grouped into DSP with root node add_ln93_25)   --->   "%mul_ln93_25 = mul i22 %sext_ln93_25, i22 %zext_ln93_11" [cnn.cpp:93]   --->   Operation 2304 'mul' 'mul_ln93_25' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_93 : Operation 2305 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln93_25 = add i22 %shl_ln93_24, i22 %mul_ln93_25" [cnn.cpp:93]   --->   Operation 2305 'add' 'add_ln93_25' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_93 : Operation 2306 [1/1] (0.00ns)   --->   "%sext_ln93_26 = sext i16 %W2_load_26" [cnn.cpp:93]   --->   Operation 2306 'sext' 'sext_ln93_26' <Predicate = true> <Delay = 0.00>
ST_93 : Operation 2307 [3/3] (1.08ns) (grouped into DSP with root node add_ln93_26)   --->   "%mul_ln93_26 = mul i22 %sext_ln93_26, i22 %zext_ln93_12" [cnn.cpp:93]   --->   Operation 2307 'mul' 'mul_ln93_26' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_93 : Operation 2308 [1/1] (0.00ns)   --->   "%shl_ln93_38 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %tmp_142, i6 0" [cnn.cpp:93]   --->   Operation 2308 'bitconcatenate' 'shl_ln93_38' <Predicate = true> <Delay = 0.00>
ST_93 : Operation 2309 [1/3] (0.00ns) (grouped into DSP with root node add_ln93_39)   --->   "%mul_ln93_39 = mul i22 %sext_ln93_39, i22 %zext_ln93_11" [cnn.cpp:93]   --->   Operation 2309 'mul' 'mul_ln93_39' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_93 : Operation 2310 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln93_39 = add i22 %shl_ln93_38, i22 %mul_ln93_39" [cnn.cpp:93]   --->   Operation 2310 'add' 'add_ln93_39' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_93 : Operation 2311 [1/1] (0.00ns)   --->   "%sext_ln93_40 = sext i16 %W2_load_40" [cnn.cpp:93]   --->   Operation 2311 'sext' 'sext_ln93_40' <Predicate = true> <Delay = 0.00>
ST_93 : Operation 2312 [3/3] (1.08ns) (grouped into DSP with root node add_ln93_40)   --->   "%mul_ln93_40 = mul i22 %sext_ln93_40, i22 %zext_ln93_12" [cnn.cpp:93]   --->   Operation 2312 'mul' 'mul_ln93_40' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_93 : Operation 2313 [1/1] (0.00ns)   --->   "%shl_ln93_52 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %tmp_156, i6 0" [cnn.cpp:93]   --->   Operation 2313 'bitconcatenate' 'shl_ln93_52' <Predicate = true> <Delay = 0.00>
ST_93 : Operation 2314 [1/3] (0.00ns) (grouped into DSP with root node add_ln93_53)   --->   "%mul_ln93_53 = mul i22 %sext_ln93_53, i22 %zext_ln93_11" [cnn.cpp:93]   --->   Operation 2314 'mul' 'mul_ln93_53' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_93 : Operation 2315 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln93_53 = add i22 %shl_ln93_52, i22 %mul_ln93_53" [cnn.cpp:93]   --->   Operation 2315 'add' 'add_ln93_53' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_93 : Operation 2316 [1/1] (0.00ns)   --->   "%sext_ln93_54 = sext i16 %W2_load_54" [cnn.cpp:93]   --->   Operation 2316 'sext' 'sext_ln93_54' <Predicate = true> <Delay = 0.00>
ST_93 : Operation 2317 [3/3] (1.08ns) (grouped into DSP with root node add_ln93_54)   --->   "%mul_ln93_54 = mul i22 %sext_ln93_54, i22 %zext_ln93_12" [cnn.cpp:93]   --->   Operation 2317 'mul' 'mul_ln93_54' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_93 : Operation 2318 [1/1] (0.00ns)   --->   "%shl_ln93_66 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %tmp_170, i6 0" [cnn.cpp:93]   --->   Operation 2318 'bitconcatenate' 'shl_ln93_66' <Predicate = true> <Delay = 0.00>
ST_93 : Operation 2319 [1/3] (0.00ns) (grouped into DSP with root node add_ln93_67)   --->   "%mul_ln93_67 = mul i22 %sext_ln93_67, i22 %zext_ln93_11" [cnn.cpp:93]   --->   Operation 2319 'mul' 'mul_ln93_67' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_93 : Operation 2320 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln93_67 = add i22 %shl_ln93_66, i22 %mul_ln93_67" [cnn.cpp:93]   --->   Operation 2320 'add' 'add_ln93_67' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_93 : Operation 2321 [1/1] (0.00ns)   --->   "%sext_ln93_68 = sext i16 %W2_load_68" [cnn.cpp:93]   --->   Operation 2321 'sext' 'sext_ln93_68' <Predicate = true> <Delay = 0.00>
ST_93 : Operation 2322 [3/3] (1.08ns) (grouped into DSP with root node add_ln93_68)   --->   "%mul_ln93_68 = mul i22 %sext_ln93_68, i22 %zext_ln93_12" [cnn.cpp:93]   --->   Operation 2322 'mul' 'mul_ln93_68' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_93 : Operation 2323 [1/1] (0.00ns)   --->   "%shl_ln93_80 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %tmp_184, i6 0" [cnn.cpp:93]   --->   Operation 2323 'bitconcatenate' 'shl_ln93_80' <Predicate = true> <Delay = 0.00>
ST_93 : Operation 2324 [1/3] (0.00ns) (grouped into DSP with root node add_ln93_81)   --->   "%mul_ln93_81 = mul i22 %sext_ln93_81, i22 %zext_ln93_11" [cnn.cpp:93]   --->   Operation 2324 'mul' 'mul_ln93_81' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_93 : Operation 2325 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln93_81 = add i22 %shl_ln93_80, i22 %mul_ln93_81" [cnn.cpp:93]   --->   Operation 2325 'add' 'add_ln93_81' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_93 : Operation 2326 [1/1] (0.00ns)   --->   "%sext_ln93_82 = sext i16 %W2_load_82" [cnn.cpp:93]   --->   Operation 2326 'sext' 'sext_ln93_82' <Predicate = true> <Delay = 0.00>
ST_93 : Operation 2327 [3/3] (1.08ns) (grouped into DSP with root node add_ln93_82)   --->   "%mul_ln93_82 = mul i22 %sext_ln93_82, i22 %zext_ln93_12" [cnn.cpp:93]   --->   Operation 2327 'mul' 'mul_ln93_82' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_93 : Operation 2328 [1/1] (0.00ns)   --->   "%shl_ln93_94 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %tmp_198, i6 0" [cnn.cpp:93]   --->   Operation 2328 'bitconcatenate' 'shl_ln93_94' <Predicate = true> <Delay = 0.00>
ST_93 : Operation 2329 [1/3] (0.00ns) (grouped into DSP with root node add_ln93_95)   --->   "%mul_ln93_95 = mul i22 %sext_ln93_95, i22 %zext_ln93_11" [cnn.cpp:93]   --->   Operation 2329 'mul' 'mul_ln93_95' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_93 : Operation 2330 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln93_95 = add i22 %shl_ln93_94, i22 %mul_ln93_95" [cnn.cpp:93]   --->   Operation 2330 'add' 'add_ln93_95' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_93 : Operation 2331 [1/2] (1.29ns)   --->   "%W2_load_96 = load i8 %W2_addr_96" [cnn.cpp:93]   --->   Operation 2331 'load' 'W2_load_96' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 168> <RAM>
ST_93 : Operation 2332 [1/1] (0.00ns)   --->   "%sext_ln93_96 = sext i16 %W2_load_96" [cnn.cpp:93]   --->   Operation 2332 'sext' 'sext_ln93_96' <Predicate = true> <Delay = 0.00>
ST_93 : Operation 2333 [3/3] (1.08ns) (grouped into DSP with root node add_ln93_96)   --->   "%mul_ln93_96 = mul i22 %sext_ln93_96, i22 %zext_ln93_12" [cnn.cpp:93]   --->   Operation 2333 'mul' 'mul_ln93_96' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_93 : Operation 2334 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln93_108 = add i22 %shl_ln93_107, i22 %mul_ln93_108" [cnn.cpp:93]   --->   Operation 2334 'add' 'add_ln93_108' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_93 : Operation 2335 [1/2] (1.29ns)   --->   "%W2_load_109 = load i8 %W2_addr_109" [cnn.cpp:93]   --->   Operation 2335 'load' 'W2_load_109' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 168> <RAM>
ST_93 : Operation 2336 [1/1] (0.00ns)   --->   "%sext_ln93_109 = sext i16 %W2_load_109" [cnn.cpp:93]   --->   Operation 2336 'sext' 'sext_ln93_109' <Predicate = true> <Delay = 0.00>
ST_93 : Operation 2337 [1/1] (0.00ns)   --->   "%tmp_212 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %add_ln93_108, i32 6, i32 21" [cnn.cpp:93]   --->   Operation 2337 'partselect' 'tmp_212' <Predicate = true> <Delay = 0.00>
ST_93 : Operation 2338 [3/3] (1.08ns) (grouped into DSP with root node add_ln93_109)   --->   "%mul_ln93_109 = mul i22 %sext_ln93_109, i22 %zext_ln93_11" [cnn.cpp:93]   --->   Operation 2338 'mul' 'mul_ln93_109' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_93 : Operation 2339 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln93_121 = add i22 %shl_ln93_120, i22 %mul_ln93_121" [cnn.cpp:93]   --->   Operation 2339 'add' 'add_ln93_121' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_93 : Operation 2340 [2/2] (1.29ns)   --->   "%W2_load_122 = load i8 %W2_addr_122" [cnn.cpp:93]   --->   Operation 2340 'load' 'W2_load_122' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 168> <RAM>
ST_93 : Operation 2341 [1/1] (0.00ns)   --->   "%tmp_225 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %add_ln93_121, i32 6, i32 21" [cnn.cpp:93]   --->   Operation 2341 'partselect' 'tmp_225' <Predicate = true> <Delay = 0.00>
ST_93 : Operation 2342 [1/1] (0.00ns)   --->   "%shl_ln93_133 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %tmp_237, i6 0" [cnn.cpp:93]   --->   Operation 2342 'bitconcatenate' 'shl_ln93_133' <Predicate = true> <Delay = 0.00>
ST_93 : Operation 2343 [1/3] (0.00ns) (grouped into DSP with root node add_ln93_134)   --->   "%mul_ln93_134 = mul i22 %sext_ln93_134, i22 %zext_ln93_8" [cnn.cpp:93]   --->   Operation 2343 'mul' 'mul_ln93_134' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_93 : Operation 2344 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln93_134 = add i22 %shl_ln93_133, i22 %mul_ln93_134" [cnn.cpp:93]   --->   Operation 2344 'add' 'add_ln93_134' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_93 : Operation 2345 [2/2] (1.29ns)   --->   "%W2_load_135 = load i8 %W2_addr_135" [cnn.cpp:93]   --->   Operation 2345 'load' 'W2_load_135' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 168> <RAM>
ST_93 : Operation 2346 [1/1] (0.00ns)   --->   "%shl_ln93_146 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %tmp_250, i6 0" [cnn.cpp:93]   --->   Operation 2346 'bitconcatenate' 'shl_ln93_146' <Predicate = true> <Delay = 0.00>
ST_93 : Operation 2347 [1/3] (0.00ns) (grouped into DSP with root node add_ln93_147)   --->   "%mul_ln93_147 = mul i22 %sext_ln93_147, i22 %zext_ln93_7" [cnn.cpp:93]   --->   Operation 2347 'mul' 'mul_ln93_147' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_93 : Operation 2348 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln93_147 = add i22 %shl_ln93_146, i22 %mul_ln93_147" [cnn.cpp:93]   --->   Operation 2348 'add' 'add_ln93_147' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_93 : Operation 2349 [2/3] (1.08ns) (grouped into DSP with root node add_ln93_160)   --->   "%mul_ln93_160 = mul i22 %sext_ln93_160, i22 %zext_ln93_6" [cnn.cpp:93]   --->   Operation 2349 'mul' 'mul_ln93_160' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_93 : Operation 2350 [2/2] (1.29ns)   --->   "%W3_load_8 = load i7 %W3_addr_8" [cnn.cpp:104]   --->   Operation 2350 'load' 'W3_load_8' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 120> <RAM>
ST_93 : Operation 2351 [2/2] (1.29ns)   --->   "%W3_load_20 = load i7 %W3_addr_20" [cnn.cpp:104]   --->   Operation 2351 'load' 'W3_load_20' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 120> <RAM>
ST_93 : Operation 2352 [1/2] (1.29ns)   --->   "%W3_load_103 = load i7 %W3_addr_103" [cnn.cpp:104]   --->   Operation 2352 'load' 'W3_load_103' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 120> <RAM>
ST_93 : Operation 2353 [1/2] (1.29ns)   --->   "%W3_load_115 = load i7 %W3_addr_115" [cnn.cpp:104]   --->   Operation 2353 'load' 'W3_load_115' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 120> <RAM>

State 94 <SV = 93> <Delay = 2.38>
ST_94 : Operation 2354 [1/1] (0.00ns)   --->   "%W2_addr_148 = getelementptr i16 %W2, i64 0, i64 148" [cnn.cpp:93]   --->   Operation 2354 'getelementptr' 'W2_addr_148' <Predicate = true> <Delay = 0.00>
ST_94 : Operation 2355 [1/1] (0.00ns)   --->   "%W2_addr_161 = getelementptr i16 %W2, i64 0, i64 161" [cnn.cpp:93]   --->   Operation 2355 'getelementptr' 'W2_addr_161' <Predicate = true> <Delay = 0.00>
ST_94 : Operation 2356 [1/1] (0.00ns)   --->   "%W3_addr_32 = getelementptr i16 %W3, i64 0, i64 32" [cnn.cpp:104]   --->   Operation 2356 'getelementptr' 'W3_addr_32' <Predicate = true> <Delay = 0.00>
ST_94 : Operation 2357 [1/1] (0.00ns)   --->   "%W3_addr_44 = getelementptr i16 %W3, i64 0, i64 44" [cnn.cpp:104]   --->   Operation 2357 'getelementptr' 'W3_addr_44' <Predicate = true> <Delay = 0.00>
ST_94 : Operation 2358 [1/2] (0.00ns)   --->   "%call_ln79 = call void @cnn_Pipeline_VITIS_LOOP_80_1444, i16 %sum_26, i16 %W1, i15 %flattened_output, i15 %flattened_output_1, i15 %flattened_output_2, i15 %flattened_output_3, i15 %flattened_output_4, i15 %flattened_output_5, i15 %flattened_output_6, i15 %flattened_output_7, i15 %flattened_output_8, i15 %flattened_output_9, i15 %flattened_output_10, i15 %flattened_output_11, i15 %flattened_output_12, i15 %flattened_output_13, i16 %sum_65_loc" [cnn.cpp:79]   --->   Operation 2358 'call' 'call_ln79' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_94 : Operation 2359 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln93_11 = add i22 %shl_ln93_10, i22 %mul_ln93_11" [cnn.cpp:93]   --->   Operation 2359 'add' 'add_ln93_11' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_94 : Operation 2360 [1/1] (0.00ns)   --->   "%tmp_115 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %add_ln93_11, i32 6, i32 21" [cnn.cpp:93]   --->   Operation 2360 'partselect' 'tmp_115' <Predicate = true> <Delay = 0.00>
ST_94 : Operation 2361 [2/3] (1.08ns) (grouped into DSP with root node add_ln93_12)   --->   "%mul_ln93_12 = mul i22 %sext_ln93_12, i22 %zext_ln93_12" [cnn.cpp:93]   --->   Operation 2361 'mul' 'mul_ln93_12' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_94 : Operation 2362 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln93_25 = add i22 %shl_ln93_24, i22 %mul_ln93_25" [cnn.cpp:93]   --->   Operation 2362 'add' 'add_ln93_25' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_94 : Operation 2363 [1/1] (0.00ns)   --->   "%tmp_129 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %add_ln93_25, i32 6, i32 21" [cnn.cpp:93]   --->   Operation 2363 'partselect' 'tmp_129' <Predicate = true> <Delay = 0.00>
ST_94 : Operation 2364 [2/3] (1.08ns) (grouped into DSP with root node add_ln93_26)   --->   "%mul_ln93_26 = mul i22 %sext_ln93_26, i22 %zext_ln93_12" [cnn.cpp:93]   --->   Operation 2364 'mul' 'mul_ln93_26' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_94 : Operation 2365 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln93_39 = add i22 %shl_ln93_38, i22 %mul_ln93_39" [cnn.cpp:93]   --->   Operation 2365 'add' 'add_ln93_39' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_94 : Operation 2366 [1/1] (0.00ns)   --->   "%tmp_143 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %add_ln93_39, i32 6, i32 21" [cnn.cpp:93]   --->   Operation 2366 'partselect' 'tmp_143' <Predicate = true> <Delay = 0.00>
ST_94 : Operation 2367 [2/3] (1.08ns) (grouped into DSP with root node add_ln93_40)   --->   "%mul_ln93_40 = mul i22 %sext_ln93_40, i22 %zext_ln93_12" [cnn.cpp:93]   --->   Operation 2367 'mul' 'mul_ln93_40' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_94 : Operation 2368 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln93_53 = add i22 %shl_ln93_52, i22 %mul_ln93_53" [cnn.cpp:93]   --->   Operation 2368 'add' 'add_ln93_53' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_94 : Operation 2369 [1/1] (0.00ns)   --->   "%tmp_157 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %add_ln93_53, i32 6, i32 21" [cnn.cpp:93]   --->   Operation 2369 'partselect' 'tmp_157' <Predicate = true> <Delay = 0.00>
ST_94 : Operation 2370 [2/3] (1.08ns) (grouped into DSP with root node add_ln93_54)   --->   "%mul_ln93_54 = mul i22 %sext_ln93_54, i22 %zext_ln93_12" [cnn.cpp:93]   --->   Operation 2370 'mul' 'mul_ln93_54' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_94 : Operation 2371 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln93_67 = add i22 %shl_ln93_66, i22 %mul_ln93_67" [cnn.cpp:93]   --->   Operation 2371 'add' 'add_ln93_67' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_94 : Operation 2372 [1/1] (0.00ns)   --->   "%tmp_171 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %add_ln93_67, i32 6, i32 21" [cnn.cpp:93]   --->   Operation 2372 'partselect' 'tmp_171' <Predicate = true> <Delay = 0.00>
ST_94 : Operation 2373 [2/3] (1.08ns) (grouped into DSP with root node add_ln93_68)   --->   "%mul_ln93_68 = mul i22 %sext_ln93_68, i22 %zext_ln93_12" [cnn.cpp:93]   --->   Operation 2373 'mul' 'mul_ln93_68' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_94 : Operation 2374 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln93_81 = add i22 %shl_ln93_80, i22 %mul_ln93_81" [cnn.cpp:93]   --->   Operation 2374 'add' 'add_ln93_81' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_94 : Operation 2375 [1/1] (0.00ns)   --->   "%tmp_185 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %add_ln93_81, i32 6, i32 21" [cnn.cpp:93]   --->   Operation 2375 'partselect' 'tmp_185' <Predicate = true> <Delay = 0.00>
ST_94 : Operation 2376 [2/3] (1.08ns) (grouped into DSP with root node add_ln93_82)   --->   "%mul_ln93_82 = mul i22 %sext_ln93_82, i22 %zext_ln93_12" [cnn.cpp:93]   --->   Operation 2376 'mul' 'mul_ln93_82' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_94 : Operation 2377 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln93_95 = add i22 %shl_ln93_94, i22 %mul_ln93_95" [cnn.cpp:93]   --->   Operation 2377 'add' 'add_ln93_95' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_94 : Operation 2378 [1/1] (0.00ns)   --->   "%tmp_199 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %add_ln93_95, i32 6, i32 21" [cnn.cpp:93]   --->   Operation 2378 'partselect' 'tmp_199' <Predicate = true> <Delay = 0.00>
ST_94 : Operation 2379 [2/3] (1.08ns) (grouped into DSP with root node add_ln93_96)   --->   "%mul_ln93_96 = mul i22 %sext_ln93_96, i22 %zext_ln93_12" [cnn.cpp:93]   --->   Operation 2379 'mul' 'mul_ln93_96' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_94 : Operation 2380 [2/3] (1.08ns) (grouped into DSP with root node add_ln93_109)   --->   "%mul_ln93_109 = mul i22 %sext_ln93_109, i22 %zext_ln93_11" [cnn.cpp:93]   --->   Operation 2380 'mul' 'mul_ln93_109' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_94 : Operation 2381 [1/2] (1.29ns)   --->   "%W2_load_122 = load i8 %W2_addr_122" [cnn.cpp:93]   --->   Operation 2381 'load' 'W2_load_122' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 168> <RAM>
ST_94 : Operation 2382 [1/1] (0.00ns)   --->   "%sext_ln93_122 = sext i16 %W2_load_122" [cnn.cpp:93]   --->   Operation 2382 'sext' 'sext_ln93_122' <Predicate = true> <Delay = 0.00>
ST_94 : Operation 2383 [3/3] (1.08ns) (grouped into DSP with root node add_ln93_122)   --->   "%mul_ln93_122 = mul i22 %sext_ln93_122, i22 %zext_ln93_10" [cnn.cpp:93]   --->   Operation 2383 'mul' 'mul_ln93_122' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_94 : Operation 2384 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln93_134 = add i22 %shl_ln93_133, i22 %mul_ln93_134" [cnn.cpp:93]   --->   Operation 2384 'add' 'add_ln93_134' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_94 : Operation 2385 [1/2] (1.29ns)   --->   "%W2_load_135 = load i8 %W2_addr_135" [cnn.cpp:93]   --->   Operation 2385 'load' 'W2_load_135' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 168> <RAM>
ST_94 : Operation 2386 [1/1] (0.00ns)   --->   "%sext_ln93_135 = sext i16 %W2_load_135" [cnn.cpp:93]   --->   Operation 2386 'sext' 'sext_ln93_135' <Predicate = true> <Delay = 0.00>
ST_94 : Operation 2387 [1/1] (0.00ns)   --->   "%tmp_238 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %add_ln93_134, i32 6, i32 21" [cnn.cpp:93]   --->   Operation 2387 'partselect' 'tmp_238' <Predicate = true> <Delay = 0.00>
ST_94 : Operation 2388 [3/3] (1.08ns) (grouped into DSP with root node add_ln93_135)   --->   "%mul_ln93_135 = mul i22 %sext_ln93_135, i22 %zext_ln93_9" [cnn.cpp:93]   --->   Operation 2388 'mul' 'mul_ln93_135' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_94 : Operation 2389 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln93_147 = add i22 %shl_ln93_146, i22 %mul_ln93_147" [cnn.cpp:93]   --->   Operation 2389 'add' 'add_ln93_147' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_94 : Operation 2390 [2/2] (1.29ns)   --->   "%W2_load_148 = load i8 %W2_addr_148" [cnn.cpp:93]   --->   Operation 2390 'load' 'W2_load_148' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 168> <RAM>
ST_94 : Operation 2391 [1/1] (0.00ns)   --->   "%tmp_251 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %add_ln93_147, i32 6, i32 21" [cnn.cpp:93]   --->   Operation 2391 'partselect' 'tmp_251' <Predicate = true> <Delay = 0.00>
ST_94 : Operation 2392 [1/1] (0.00ns)   --->   "%shl_ln93_159 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %tmp_263, i6 0" [cnn.cpp:93]   --->   Operation 2392 'bitconcatenate' 'shl_ln93_159' <Predicate = true> <Delay = 0.00>
ST_94 : Operation 2393 [1/3] (0.00ns) (grouped into DSP with root node add_ln93_160)   --->   "%mul_ln93_160 = mul i22 %sext_ln93_160, i22 %zext_ln93_6" [cnn.cpp:93]   --->   Operation 2393 'mul' 'mul_ln93_160' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_94 : Operation 2394 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln93_160 = add i22 %shl_ln93_159, i22 %mul_ln93_160" [cnn.cpp:93]   --->   Operation 2394 'add' 'add_ln93_160' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_94 : Operation 2395 [2/2] (1.29ns)   --->   "%W2_load_161 = load i8 %W2_addr_161" [cnn.cpp:93]   --->   Operation 2395 'load' 'W2_load_161' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 168> <RAM>
ST_94 : Operation 2396 [1/2] (1.29ns)   --->   "%W3_load_8 = load i7 %W3_addr_8" [cnn.cpp:104]   --->   Operation 2396 'load' 'W3_load_8' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 120> <RAM>
ST_94 : Operation 2397 [1/2] (1.29ns)   --->   "%W3_load_20 = load i7 %W3_addr_20" [cnn.cpp:104]   --->   Operation 2397 'load' 'W3_load_20' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 120> <RAM>
ST_94 : Operation 2398 [2/2] (1.29ns)   --->   "%W3_load_32 = load i7 %W3_addr_32" [cnn.cpp:104]   --->   Operation 2398 'load' 'W3_load_32' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 120> <RAM>
ST_94 : Operation 2399 [2/2] (1.29ns)   --->   "%W3_load_44 = load i7 %W3_addr_44" [cnn.cpp:104]   --->   Operation 2399 'load' 'W3_load_44' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 120> <RAM>

State 95 <SV = 94> <Delay = 2.38>
ST_95 : Operation 2400 [1/1] (0.00ns)   --->   "%W2_addr_97 = getelementptr i16 %W2, i64 0, i64 97" [cnn.cpp:93]   --->   Operation 2400 'getelementptr' 'W2_addr_97' <Predicate = true> <Delay = 0.00>
ST_95 : Operation 2401 [1/1] (0.00ns)   --->   "%W2_addr_110 = getelementptr i16 %W2, i64 0, i64 110" [cnn.cpp:93]   --->   Operation 2401 'getelementptr' 'W2_addr_110' <Predicate = true> <Delay = 0.00>
ST_95 : Operation 2402 [1/1] (0.00ns)   --->   "%W3_addr_56 = getelementptr i16 %W3, i64 0, i64 56" [cnn.cpp:104]   --->   Operation 2402 'getelementptr' 'W3_addr_56' <Predicate = true> <Delay = 0.00>
ST_95 : Operation 2403 [1/1] (0.00ns)   --->   "%W3_addr_68 = getelementptr i16 %W3, i64 0, i64 68" [cnn.cpp:104]   --->   Operation 2403 'getelementptr' 'W3_addr_68' <Predicate = true> <Delay = 0.00>
ST_95 : Operation 2404 [1/1] (0.00ns)   --->   "%sum_65_loc_load = load i16 %sum_65_loc"   --->   Operation 2404 'load' 'sum_65_loc_load' <Predicate = true> <Delay = 0.00>
ST_95 : Operation 2405 [1/1] (0.00ns)   --->   "%trunc_ln80_13 = trunc i16 %sum_65_loc_load" [cnn.cpp:80]   --->   Operation 2405 'trunc' 'trunc_ln80_13' <Predicate = true> <Delay = 0.00>
ST_95 : Operation 2406 [1/1] (0.00ns)   --->   "%tmp_104 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_65_loc_load, i32 15" [cnn.cpp:83]   --->   Operation 2406 'bitselect' 'tmp_104' <Predicate = true> <Delay = 0.00>
ST_95 : Operation 2407 [1/1] (0.35ns)   --->   "%output_fc1 = select i1 %tmp_104, i15 0, i15 %trunc_ln80_13" [cnn.cpp:83]   --->   Operation 2407 'select' 'output_fc1' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_95 : Operation 2408 [1/1] (0.00ns)   --->   "%shl_ln93_11 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %tmp_115, i6 0" [cnn.cpp:93]   --->   Operation 2408 'bitconcatenate' 'shl_ln93_11' <Predicate = true> <Delay = 0.00>
ST_95 : Operation 2409 [1/3] (0.00ns) (grouped into DSP with root node add_ln93_12)   --->   "%mul_ln93_12 = mul i22 %sext_ln93_12, i22 %zext_ln93_12" [cnn.cpp:93]   --->   Operation 2409 'mul' 'mul_ln93_12' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_95 : Operation 2410 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln93_12 = add i22 %shl_ln93_11, i22 %mul_ln93_12" [cnn.cpp:93]   --->   Operation 2410 'add' 'add_ln93_12' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_95 : Operation 2411 [1/1] (0.00ns)   --->   "%sext_ln93_13 = sext i16 %W2_load_13" [cnn.cpp:93]   --->   Operation 2411 'sext' 'sext_ln93_13' <Predicate = true> <Delay = 0.00>
ST_95 : Operation 2412 [1/1] (0.00ns)   --->   "%zext_ln93_13 = zext i15 %output_fc1" [cnn.cpp:93]   --->   Operation 2412 'zext' 'zext_ln93_13' <Predicate = true> <Delay = 0.00>
ST_95 : Operation 2413 [3/3] (1.08ns) (grouped into DSP with root node add_ln93_13)   --->   "%mul_ln93_13 = mul i22 %sext_ln93_13, i22 %zext_ln93_13" [cnn.cpp:93]   --->   Operation 2413 'mul' 'mul_ln93_13' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_95 : Operation 2414 [1/1] (0.00ns)   --->   "%shl_ln93_25 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %tmp_129, i6 0" [cnn.cpp:93]   --->   Operation 2414 'bitconcatenate' 'shl_ln93_25' <Predicate = true> <Delay = 0.00>
ST_95 : Operation 2415 [1/3] (0.00ns) (grouped into DSP with root node add_ln93_26)   --->   "%mul_ln93_26 = mul i22 %sext_ln93_26, i22 %zext_ln93_12" [cnn.cpp:93]   --->   Operation 2415 'mul' 'mul_ln93_26' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_95 : Operation 2416 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln93_26 = add i22 %shl_ln93_25, i22 %mul_ln93_26" [cnn.cpp:93]   --->   Operation 2416 'add' 'add_ln93_26' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_95 : Operation 2417 [1/1] (0.00ns)   --->   "%sext_ln93_27 = sext i16 %W2_load_27" [cnn.cpp:93]   --->   Operation 2417 'sext' 'sext_ln93_27' <Predicate = true> <Delay = 0.00>
ST_95 : Operation 2418 [3/3] (1.08ns) (grouped into DSP with root node add_ln93_27)   --->   "%mul_ln93_27 = mul i22 %sext_ln93_27, i22 %zext_ln93_13" [cnn.cpp:93]   --->   Operation 2418 'mul' 'mul_ln93_27' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_95 : Operation 2419 [1/1] (0.00ns)   --->   "%shl_ln93_39 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %tmp_143, i6 0" [cnn.cpp:93]   --->   Operation 2419 'bitconcatenate' 'shl_ln93_39' <Predicate = true> <Delay = 0.00>
ST_95 : Operation 2420 [1/3] (0.00ns) (grouped into DSP with root node add_ln93_40)   --->   "%mul_ln93_40 = mul i22 %sext_ln93_40, i22 %zext_ln93_12" [cnn.cpp:93]   --->   Operation 2420 'mul' 'mul_ln93_40' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_95 : Operation 2421 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln93_40 = add i22 %shl_ln93_39, i22 %mul_ln93_40" [cnn.cpp:93]   --->   Operation 2421 'add' 'add_ln93_40' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_95 : Operation 2422 [1/1] (0.00ns)   --->   "%sext_ln93_41 = sext i16 %W2_load_41" [cnn.cpp:93]   --->   Operation 2422 'sext' 'sext_ln93_41' <Predicate = true> <Delay = 0.00>
ST_95 : Operation 2423 [3/3] (1.08ns) (grouped into DSP with root node add_ln93_41)   --->   "%mul_ln93_41 = mul i22 %sext_ln93_41, i22 %zext_ln93_13" [cnn.cpp:93]   --->   Operation 2423 'mul' 'mul_ln93_41' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_95 : Operation 2424 [1/1] (0.00ns)   --->   "%shl_ln93_53 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %tmp_157, i6 0" [cnn.cpp:93]   --->   Operation 2424 'bitconcatenate' 'shl_ln93_53' <Predicate = true> <Delay = 0.00>
ST_95 : Operation 2425 [1/3] (0.00ns) (grouped into DSP with root node add_ln93_54)   --->   "%mul_ln93_54 = mul i22 %sext_ln93_54, i22 %zext_ln93_12" [cnn.cpp:93]   --->   Operation 2425 'mul' 'mul_ln93_54' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_95 : Operation 2426 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln93_54 = add i22 %shl_ln93_53, i22 %mul_ln93_54" [cnn.cpp:93]   --->   Operation 2426 'add' 'add_ln93_54' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_95 : Operation 2427 [1/1] (0.00ns)   --->   "%sext_ln93_55 = sext i16 %W2_load_55" [cnn.cpp:93]   --->   Operation 2427 'sext' 'sext_ln93_55' <Predicate = true> <Delay = 0.00>
ST_95 : Operation 2428 [3/3] (1.08ns) (grouped into DSP with root node add_ln93_55)   --->   "%mul_ln93_55 = mul i22 %sext_ln93_55, i22 %zext_ln93_13" [cnn.cpp:93]   --->   Operation 2428 'mul' 'mul_ln93_55' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_95 : Operation 2429 [1/1] (0.00ns)   --->   "%shl_ln93_67 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %tmp_171, i6 0" [cnn.cpp:93]   --->   Operation 2429 'bitconcatenate' 'shl_ln93_67' <Predicate = true> <Delay = 0.00>
ST_95 : Operation 2430 [1/3] (0.00ns) (grouped into DSP with root node add_ln93_68)   --->   "%mul_ln93_68 = mul i22 %sext_ln93_68, i22 %zext_ln93_12" [cnn.cpp:93]   --->   Operation 2430 'mul' 'mul_ln93_68' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_95 : Operation 2431 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln93_68 = add i22 %shl_ln93_67, i22 %mul_ln93_68" [cnn.cpp:93]   --->   Operation 2431 'add' 'add_ln93_68' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_95 : Operation 2432 [1/1] (0.00ns)   --->   "%sext_ln93_69 = sext i16 %W2_load_69" [cnn.cpp:93]   --->   Operation 2432 'sext' 'sext_ln93_69' <Predicate = true> <Delay = 0.00>
ST_95 : Operation 2433 [3/3] (1.08ns) (grouped into DSP with root node add_ln93_69)   --->   "%mul_ln93_69 = mul i22 %sext_ln93_69, i22 %zext_ln93_13" [cnn.cpp:93]   --->   Operation 2433 'mul' 'mul_ln93_69' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_95 : Operation 2434 [1/1] (0.00ns)   --->   "%shl_ln93_81 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %tmp_185, i6 0" [cnn.cpp:93]   --->   Operation 2434 'bitconcatenate' 'shl_ln93_81' <Predicate = true> <Delay = 0.00>
ST_95 : Operation 2435 [1/3] (0.00ns) (grouped into DSP with root node add_ln93_82)   --->   "%mul_ln93_82 = mul i22 %sext_ln93_82, i22 %zext_ln93_12" [cnn.cpp:93]   --->   Operation 2435 'mul' 'mul_ln93_82' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_95 : Operation 2436 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln93_82 = add i22 %shl_ln93_81, i22 %mul_ln93_82" [cnn.cpp:93]   --->   Operation 2436 'add' 'add_ln93_82' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_95 : Operation 2437 [1/1] (0.00ns)   --->   "%sext_ln93_83 = sext i16 %W2_load_83" [cnn.cpp:93]   --->   Operation 2437 'sext' 'sext_ln93_83' <Predicate = true> <Delay = 0.00>
ST_95 : Operation 2438 [3/3] (1.08ns) (grouped into DSP with root node add_ln93_83)   --->   "%mul_ln93_83 = mul i22 %sext_ln93_83, i22 %zext_ln93_13" [cnn.cpp:93]   --->   Operation 2438 'mul' 'mul_ln93_83' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_95 : Operation 2439 [1/1] (0.00ns)   --->   "%shl_ln93_95 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %tmp_199, i6 0" [cnn.cpp:93]   --->   Operation 2439 'bitconcatenate' 'shl_ln93_95' <Predicate = true> <Delay = 0.00>
ST_95 : Operation 2440 [1/3] (0.00ns) (grouped into DSP with root node add_ln93_96)   --->   "%mul_ln93_96 = mul i22 %sext_ln93_96, i22 %zext_ln93_12" [cnn.cpp:93]   --->   Operation 2440 'mul' 'mul_ln93_96' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_95 : Operation 2441 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln93_96 = add i22 %shl_ln93_95, i22 %mul_ln93_96" [cnn.cpp:93]   --->   Operation 2441 'add' 'add_ln93_96' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_95 : Operation 2442 [2/2] (1.29ns)   --->   "%W2_load_97 = load i8 %W2_addr_97" [cnn.cpp:93]   --->   Operation 2442 'load' 'W2_load_97' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 168> <RAM>
ST_95 : Operation 2443 [1/1] (0.00ns)   --->   "%shl_ln93_108 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %tmp_212, i6 0" [cnn.cpp:93]   --->   Operation 2443 'bitconcatenate' 'shl_ln93_108' <Predicate = true> <Delay = 0.00>
ST_95 : Operation 2444 [1/3] (0.00ns) (grouped into DSP with root node add_ln93_109)   --->   "%mul_ln93_109 = mul i22 %sext_ln93_109, i22 %zext_ln93_11" [cnn.cpp:93]   --->   Operation 2444 'mul' 'mul_ln93_109' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_95 : Operation 2445 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln93_109 = add i22 %shl_ln93_108, i22 %mul_ln93_109" [cnn.cpp:93]   --->   Operation 2445 'add' 'add_ln93_109' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_95 : Operation 2446 [2/2] (1.29ns)   --->   "%W2_load_110 = load i8 %W2_addr_110" [cnn.cpp:93]   --->   Operation 2446 'load' 'W2_load_110' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 168> <RAM>
ST_95 : Operation 2447 [2/3] (1.08ns) (grouped into DSP with root node add_ln93_122)   --->   "%mul_ln93_122 = mul i22 %sext_ln93_122, i22 %zext_ln93_10" [cnn.cpp:93]   --->   Operation 2447 'mul' 'mul_ln93_122' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_95 : Operation 2448 [2/3] (1.08ns) (grouped into DSP with root node add_ln93_135)   --->   "%mul_ln93_135 = mul i22 %sext_ln93_135, i22 %zext_ln93_9" [cnn.cpp:93]   --->   Operation 2448 'mul' 'mul_ln93_135' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_95 : Operation 2449 [1/2] (1.29ns)   --->   "%W2_load_148 = load i8 %W2_addr_148" [cnn.cpp:93]   --->   Operation 2449 'load' 'W2_load_148' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 168> <RAM>
ST_95 : Operation 2450 [1/1] (0.00ns)   --->   "%sext_ln93_148 = sext i16 %W2_load_148" [cnn.cpp:93]   --->   Operation 2450 'sext' 'sext_ln93_148' <Predicate = true> <Delay = 0.00>
ST_95 : Operation 2451 [3/3] (1.08ns) (grouped into DSP with root node add_ln93_148)   --->   "%mul_ln93_148 = mul i22 %sext_ln93_148, i22 %zext_ln93_8" [cnn.cpp:93]   --->   Operation 2451 'mul' 'mul_ln93_148' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_95 : Operation 2452 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln93_160 = add i22 %shl_ln93_159, i22 %mul_ln93_160" [cnn.cpp:93]   --->   Operation 2452 'add' 'add_ln93_160' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_95 : Operation 2453 [1/2] (1.29ns)   --->   "%W2_load_161 = load i8 %W2_addr_161" [cnn.cpp:93]   --->   Operation 2453 'load' 'W2_load_161' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 168> <RAM>
ST_95 : Operation 2454 [1/1] (0.00ns)   --->   "%sext_ln93_161 = sext i16 %W2_load_161" [cnn.cpp:93]   --->   Operation 2454 'sext' 'sext_ln93_161' <Predicate = true> <Delay = 0.00>
ST_95 : Operation 2455 [1/1] (0.00ns)   --->   "%tmp_264 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %add_ln93_160, i32 6, i32 21" [cnn.cpp:93]   --->   Operation 2455 'partselect' 'tmp_264' <Predicate = true> <Delay = 0.00>
ST_95 : Operation 2456 [3/3] (1.08ns) (grouped into DSP with root node add_ln93_161)   --->   "%mul_ln93_161 = mul i22 %sext_ln93_161, i22 %zext_ln93_7" [cnn.cpp:93]   --->   Operation 2456 'mul' 'mul_ln93_161' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_95 : Operation 2457 [1/1] (0.00ns)   --->   "%b3_addr = getelementptr i16 %b3, i64 0, i64 0" [cnn.cpp:101]   --->   Operation 2457 'getelementptr' 'b3_addr' <Predicate = true> <Delay = 0.00>
ST_95 : Operation 2458 [2/2] (0.73ns)   --->   "%sum_39 = load i4 %b3_addr" [cnn.cpp:101]   --->   Operation 2458 'load' 'sum_39' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_95 : Operation 2459 [1/1] (0.00ns)   --->   "%b3_addr_1 = getelementptr i16 %b3, i64 0, i64 1" [cnn.cpp:101]   --->   Operation 2459 'getelementptr' 'b3_addr_1' <Predicate = true> <Delay = 0.00>
ST_95 : Operation 2460 [2/2] (0.73ns)   --->   "%sum_40 = load i4 %b3_addr_1" [cnn.cpp:101]   --->   Operation 2460 'load' 'sum_40' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_95 : Operation 2461 [1/2] (1.29ns)   --->   "%W3_load_32 = load i7 %W3_addr_32" [cnn.cpp:104]   --->   Operation 2461 'load' 'W3_load_32' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 120> <RAM>
ST_95 : Operation 2462 [1/2] (1.29ns)   --->   "%W3_load_44 = load i7 %W3_addr_44" [cnn.cpp:104]   --->   Operation 2462 'load' 'W3_load_44' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 120> <RAM>
ST_95 : Operation 2463 [2/2] (1.29ns)   --->   "%W3_load_56 = load i7 %W3_addr_56" [cnn.cpp:104]   --->   Operation 2463 'load' 'W3_load_56' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 120> <RAM>
ST_95 : Operation 2464 [2/2] (1.29ns)   --->   "%W3_load_68 = load i7 %W3_addr_68" [cnn.cpp:104]   --->   Operation 2464 'load' 'W3_load_68' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 120> <RAM>

State 96 <SV = 95> <Delay = 2.38>
ST_96 : Operation 2465 [1/1] (0.00ns)   --->   "%W2_addr_123 = getelementptr i16 %W2, i64 0, i64 123" [cnn.cpp:93]   --->   Operation 2465 'getelementptr' 'W2_addr_123' <Predicate = true> <Delay = 0.00>
ST_96 : Operation 2466 [1/1] (0.00ns)   --->   "%W2_addr_136 = getelementptr i16 %W2, i64 0, i64 136" [cnn.cpp:93]   --->   Operation 2466 'getelementptr' 'W2_addr_136' <Predicate = true> <Delay = 0.00>
ST_96 : Operation 2467 [1/1] (0.00ns)   --->   "%W3_addr_80 = getelementptr i16 %W3, i64 0, i64 80" [cnn.cpp:104]   --->   Operation 2467 'getelementptr' 'W3_addr_80' <Predicate = true> <Delay = 0.00>
ST_96 : Operation 2468 [1/1] (0.00ns)   --->   "%W3_addr_92 = getelementptr i16 %W3, i64 0, i64 92" [cnn.cpp:104]   --->   Operation 2468 'getelementptr' 'W3_addr_92' <Predicate = true> <Delay = 0.00>
ST_96 : Operation 2469 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln93_12 = add i22 %shl_ln93_11, i22 %mul_ln93_12" [cnn.cpp:93]   --->   Operation 2469 'add' 'add_ln93_12' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_96 : Operation 2470 [1/1] (0.00ns)   --->   "%tmp_116 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %add_ln93_12, i32 6, i32 21" [cnn.cpp:93]   --->   Operation 2470 'partselect' 'tmp_116' <Predicate = true> <Delay = 0.00>
ST_96 : Operation 2471 [2/3] (1.08ns) (grouped into DSP with root node add_ln93_13)   --->   "%mul_ln93_13 = mul i22 %sext_ln93_13, i22 %zext_ln93_13" [cnn.cpp:93]   --->   Operation 2471 'mul' 'mul_ln93_13' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_96 : Operation 2472 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln93_26 = add i22 %shl_ln93_25, i22 %mul_ln93_26" [cnn.cpp:93]   --->   Operation 2472 'add' 'add_ln93_26' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_96 : Operation 2473 [1/1] (0.00ns)   --->   "%tmp_130 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %add_ln93_26, i32 6, i32 21" [cnn.cpp:93]   --->   Operation 2473 'partselect' 'tmp_130' <Predicate = true> <Delay = 0.00>
ST_96 : Operation 2474 [2/3] (1.08ns) (grouped into DSP with root node add_ln93_27)   --->   "%mul_ln93_27 = mul i22 %sext_ln93_27, i22 %zext_ln93_13" [cnn.cpp:93]   --->   Operation 2474 'mul' 'mul_ln93_27' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_96 : Operation 2475 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln93_40 = add i22 %shl_ln93_39, i22 %mul_ln93_40" [cnn.cpp:93]   --->   Operation 2475 'add' 'add_ln93_40' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_96 : Operation 2476 [1/1] (0.00ns)   --->   "%tmp_144 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %add_ln93_40, i32 6, i32 21" [cnn.cpp:93]   --->   Operation 2476 'partselect' 'tmp_144' <Predicate = true> <Delay = 0.00>
ST_96 : Operation 2477 [2/3] (1.08ns) (grouped into DSP with root node add_ln93_41)   --->   "%mul_ln93_41 = mul i22 %sext_ln93_41, i22 %zext_ln93_13" [cnn.cpp:93]   --->   Operation 2477 'mul' 'mul_ln93_41' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_96 : Operation 2478 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln93_54 = add i22 %shl_ln93_53, i22 %mul_ln93_54" [cnn.cpp:93]   --->   Operation 2478 'add' 'add_ln93_54' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_96 : Operation 2479 [1/1] (0.00ns)   --->   "%tmp_158 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %add_ln93_54, i32 6, i32 21" [cnn.cpp:93]   --->   Operation 2479 'partselect' 'tmp_158' <Predicate = true> <Delay = 0.00>
ST_96 : Operation 2480 [2/3] (1.08ns) (grouped into DSP with root node add_ln93_55)   --->   "%mul_ln93_55 = mul i22 %sext_ln93_55, i22 %zext_ln93_13" [cnn.cpp:93]   --->   Operation 2480 'mul' 'mul_ln93_55' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_96 : Operation 2481 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln93_68 = add i22 %shl_ln93_67, i22 %mul_ln93_68" [cnn.cpp:93]   --->   Operation 2481 'add' 'add_ln93_68' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_96 : Operation 2482 [1/1] (0.00ns)   --->   "%tmp_172 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %add_ln93_68, i32 6, i32 21" [cnn.cpp:93]   --->   Operation 2482 'partselect' 'tmp_172' <Predicate = true> <Delay = 0.00>
ST_96 : Operation 2483 [2/3] (1.08ns) (grouped into DSP with root node add_ln93_69)   --->   "%mul_ln93_69 = mul i22 %sext_ln93_69, i22 %zext_ln93_13" [cnn.cpp:93]   --->   Operation 2483 'mul' 'mul_ln93_69' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_96 : Operation 2484 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln93_82 = add i22 %shl_ln93_81, i22 %mul_ln93_82" [cnn.cpp:93]   --->   Operation 2484 'add' 'add_ln93_82' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_96 : Operation 2485 [1/1] (0.00ns)   --->   "%tmp_186 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %add_ln93_82, i32 6, i32 21" [cnn.cpp:93]   --->   Operation 2485 'partselect' 'tmp_186' <Predicate = true> <Delay = 0.00>
ST_96 : Operation 2486 [2/3] (1.08ns) (grouped into DSP with root node add_ln93_83)   --->   "%mul_ln93_83 = mul i22 %sext_ln93_83, i22 %zext_ln93_13" [cnn.cpp:93]   --->   Operation 2486 'mul' 'mul_ln93_83' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_96 : Operation 2487 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln93_96 = add i22 %shl_ln93_95, i22 %mul_ln93_96" [cnn.cpp:93]   --->   Operation 2487 'add' 'add_ln93_96' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_96 : Operation 2488 [1/2] (1.29ns)   --->   "%W2_load_97 = load i8 %W2_addr_97" [cnn.cpp:93]   --->   Operation 2488 'load' 'W2_load_97' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 168> <RAM>
ST_96 : Operation 2489 [1/1] (0.00ns)   --->   "%sext_ln93_97 = sext i16 %W2_load_97" [cnn.cpp:93]   --->   Operation 2489 'sext' 'sext_ln93_97' <Predicate = true> <Delay = 0.00>
ST_96 : Operation 2490 [1/1] (0.00ns)   --->   "%tmp_200 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %add_ln93_96, i32 6, i32 21" [cnn.cpp:93]   --->   Operation 2490 'partselect' 'tmp_200' <Predicate = true> <Delay = 0.00>
ST_96 : Operation 2491 [3/3] (1.08ns) (grouped into DSP with root node add_ln93_97)   --->   "%mul_ln93_97 = mul i22 %sext_ln93_97, i22 %zext_ln93_13" [cnn.cpp:93]   --->   Operation 2491 'mul' 'mul_ln93_97' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_96 : Operation 2492 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln93_109 = add i22 %shl_ln93_108, i22 %mul_ln93_109" [cnn.cpp:93]   --->   Operation 2492 'add' 'add_ln93_109' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_96 : Operation 2493 [1/2] (1.29ns)   --->   "%W2_load_110 = load i8 %W2_addr_110" [cnn.cpp:93]   --->   Operation 2493 'load' 'W2_load_110' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 168> <RAM>
ST_96 : Operation 2494 [1/1] (0.00ns)   --->   "%sext_ln93_110 = sext i16 %W2_load_110" [cnn.cpp:93]   --->   Operation 2494 'sext' 'sext_ln93_110' <Predicate = true> <Delay = 0.00>
ST_96 : Operation 2495 [1/1] (0.00ns)   --->   "%tmp_213 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %add_ln93_109, i32 6, i32 21" [cnn.cpp:93]   --->   Operation 2495 'partselect' 'tmp_213' <Predicate = true> <Delay = 0.00>
ST_96 : Operation 2496 [3/3] (1.08ns) (grouped into DSP with root node add_ln93_110)   --->   "%mul_ln93_110 = mul i22 %sext_ln93_110, i22 %zext_ln93_12" [cnn.cpp:93]   --->   Operation 2496 'mul' 'mul_ln93_110' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_96 : Operation 2497 [1/1] (0.00ns)   --->   "%shl_ln93_121 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %tmp_225, i6 0" [cnn.cpp:93]   --->   Operation 2497 'bitconcatenate' 'shl_ln93_121' <Predicate = true> <Delay = 0.00>
ST_96 : Operation 2498 [1/3] (0.00ns) (grouped into DSP with root node add_ln93_122)   --->   "%mul_ln93_122 = mul i22 %sext_ln93_122, i22 %zext_ln93_10" [cnn.cpp:93]   --->   Operation 2498 'mul' 'mul_ln93_122' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_96 : Operation 2499 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln93_122 = add i22 %shl_ln93_121, i22 %mul_ln93_122" [cnn.cpp:93]   --->   Operation 2499 'add' 'add_ln93_122' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_96 : Operation 2500 [2/2] (1.29ns)   --->   "%W2_load_123 = load i8 %W2_addr_123" [cnn.cpp:93]   --->   Operation 2500 'load' 'W2_load_123' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 168> <RAM>
ST_96 : Operation 2501 [1/1] (0.00ns)   --->   "%shl_ln93_134 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %tmp_238, i6 0" [cnn.cpp:93]   --->   Operation 2501 'bitconcatenate' 'shl_ln93_134' <Predicate = true> <Delay = 0.00>
ST_96 : Operation 2502 [1/3] (0.00ns) (grouped into DSP with root node add_ln93_135)   --->   "%mul_ln93_135 = mul i22 %sext_ln93_135, i22 %zext_ln93_9" [cnn.cpp:93]   --->   Operation 2502 'mul' 'mul_ln93_135' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_96 : Operation 2503 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln93_135 = add i22 %shl_ln93_134, i22 %mul_ln93_135" [cnn.cpp:93]   --->   Operation 2503 'add' 'add_ln93_135' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_96 : Operation 2504 [2/2] (1.29ns)   --->   "%W2_load_136 = load i8 %W2_addr_136" [cnn.cpp:93]   --->   Operation 2504 'load' 'W2_load_136' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 168> <RAM>
ST_96 : Operation 2505 [2/3] (1.08ns) (grouped into DSP with root node add_ln93_148)   --->   "%mul_ln93_148 = mul i22 %sext_ln93_148, i22 %zext_ln93_8" [cnn.cpp:93]   --->   Operation 2505 'mul' 'mul_ln93_148' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_96 : Operation 2506 [2/3] (1.08ns) (grouped into DSP with root node add_ln93_161)   --->   "%mul_ln93_161 = mul i22 %sext_ln93_161, i22 %zext_ln93_7" [cnn.cpp:93]   --->   Operation 2506 'mul' 'mul_ln93_161' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_96 : Operation 2507 [1/2] (0.73ns)   --->   "%sum_39 = load i4 %b3_addr" [cnn.cpp:101]   --->   Operation 2507 'load' 'sum_39' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_96 : Operation 2508 [1/2] (0.73ns)   --->   "%sum_40 = load i4 %b3_addr_1" [cnn.cpp:101]   --->   Operation 2508 'load' 'sum_40' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_96 : Operation 2509 [1/1] (0.00ns)   --->   "%b3_addr_2 = getelementptr i16 %b3, i64 0, i64 2" [cnn.cpp:101]   --->   Operation 2509 'getelementptr' 'b3_addr_2' <Predicate = true> <Delay = 0.00>
ST_96 : Operation 2510 [2/2] (0.73ns)   --->   "%sum_41 = load i4 %b3_addr_2" [cnn.cpp:101]   --->   Operation 2510 'load' 'sum_41' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_96 : Operation 2511 [1/1] (0.00ns)   --->   "%b3_addr_3 = getelementptr i16 %b3, i64 0, i64 3" [cnn.cpp:101]   --->   Operation 2511 'getelementptr' 'b3_addr_3' <Predicate = true> <Delay = 0.00>
ST_96 : Operation 2512 [2/2] (0.73ns)   --->   "%sum_42 = load i4 %b3_addr_3" [cnn.cpp:101]   --->   Operation 2512 'load' 'sum_42' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_96 : Operation 2513 [1/2] (1.29ns)   --->   "%W3_load_56 = load i7 %W3_addr_56" [cnn.cpp:104]   --->   Operation 2513 'load' 'W3_load_56' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 120> <RAM>
ST_96 : Operation 2514 [1/2] (1.29ns)   --->   "%W3_load_68 = load i7 %W3_addr_68" [cnn.cpp:104]   --->   Operation 2514 'load' 'W3_load_68' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 120> <RAM>
ST_96 : Operation 2515 [2/2] (1.29ns)   --->   "%W3_load_80 = load i7 %W3_addr_80" [cnn.cpp:104]   --->   Operation 2515 'load' 'W3_load_80' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 120> <RAM>
ST_96 : Operation 2516 [2/2] (1.29ns)   --->   "%W3_load_92 = load i7 %W3_addr_92" [cnn.cpp:104]   --->   Operation 2516 'load' 'W3_load_92' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 120> <RAM>

State 97 <SV = 96> <Delay = 2.38>
ST_97 : Operation 2517 [1/1] (0.00ns)   --->   "%W2_addr_149 = getelementptr i16 %W2, i64 0, i64 149" [cnn.cpp:93]   --->   Operation 2517 'getelementptr' 'W2_addr_149' <Predicate = true> <Delay = 0.00>
ST_97 : Operation 2518 [1/1] (0.00ns)   --->   "%W2_addr_162 = getelementptr i16 %W2, i64 0, i64 162" [cnn.cpp:93]   --->   Operation 2518 'getelementptr' 'W2_addr_162' <Predicate = true> <Delay = 0.00>
ST_97 : Operation 2519 [1/1] (0.00ns)   --->   "%W3_addr_104 = getelementptr i16 %W3, i64 0, i64 104" [cnn.cpp:104]   --->   Operation 2519 'getelementptr' 'W3_addr_104' <Predicate = true> <Delay = 0.00>
ST_97 : Operation 2520 [1/1] (0.00ns)   --->   "%W3_addr_116 = getelementptr i16 %W3, i64 0, i64 116" [cnn.cpp:104]   --->   Operation 2520 'getelementptr' 'W3_addr_116' <Predicate = true> <Delay = 0.00>
ST_97 : Operation 2521 [1/1] (0.00ns)   --->   "%shl_ln93_12 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %tmp_116, i6 0" [cnn.cpp:93]   --->   Operation 2521 'bitconcatenate' 'shl_ln93_12' <Predicate = true> <Delay = 0.00>
ST_97 : Operation 2522 [1/3] (0.00ns) (grouped into DSP with root node add_ln93_13)   --->   "%mul_ln93_13 = mul i22 %sext_ln93_13, i22 %zext_ln93_13" [cnn.cpp:93]   --->   Operation 2522 'mul' 'mul_ln93_13' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_97 : Operation 2523 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln93_13 = add i22 %shl_ln93_12, i22 %mul_ln93_13" [cnn.cpp:93]   --->   Operation 2523 'add' 'add_ln93_13' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_97 : Operation 2524 [1/1] (0.00ns)   --->   "%shl_ln93_26 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %tmp_130, i6 0" [cnn.cpp:93]   --->   Operation 2524 'bitconcatenate' 'shl_ln93_26' <Predicate = true> <Delay = 0.00>
ST_97 : Operation 2525 [1/3] (0.00ns) (grouped into DSP with root node add_ln93_27)   --->   "%mul_ln93_27 = mul i22 %sext_ln93_27, i22 %zext_ln93_13" [cnn.cpp:93]   --->   Operation 2525 'mul' 'mul_ln93_27' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_97 : Operation 2526 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln93_27 = add i22 %shl_ln93_26, i22 %mul_ln93_27" [cnn.cpp:93]   --->   Operation 2526 'add' 'add_ln93_27' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_97 : Operation 2527 [1/1] (0.00ns)   --->   "%shl_ln93_40 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %tmp_144, i6 0" [cnn.cpp:93]   --->   Operation 2527 'bitconcatenate' 'shl_ln93_40' <Predicate = true> <Delay = 0.00>
ST_97 : Operation 2528 [1/3] (0.00ns) (grouped into DSP with root node add_ln93_41)   --->   "%mul_ln93_41 = mul i22 %sext_ln93_41, i22 %zext_ln93_13" [cnn.cpp:93]   --->   Operation 2528 'mul' 'mul_ln93_41' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_97 : Operation 2529 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln93_41 = add i22 %shl_ln93_40, i22 %mul_ln93_41" [cnn.cpp:93]   --->   Operation 2529 'add' 'add_ln93_41' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_97 : Operation 2530 [1/1] (0.00ns)   --->   "%shl_ln93_54 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %tmp_158, i6 0" [cnn.cpp:93]   --->   Operation 2530 'bitconcatenate' 'shl_ln93_54' <Predicate = true> <Delay = 0.00>
ST_97 : Operation 2531 [1/3] (0.00ns) (grouped into DSP with root node add_ln93_55)   --->   "%mul_ln93_55 = mul i22 %sext_ln93_55, i22 %zext_ln93_13" [cnn.cpp:93]   --->   Operation 2531 'mul' 'mul_ln93_55' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_97 : Operation 2532 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln93_55 = add i22 %shl_ln93_54, i22 %mul_ln93_55" [cnn.cpp:93]   --->   Operation 2532 'add' 'add_ln93_55' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_97 : Operation 2533 [1/1] (0.00ns)   --->   "%shl_ln93_68 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %tmp_172, i6 0" [cnn.cpp:93]   --->   Operation 2533 'bitconcatenate' 'shl_ln93_68' <Predicate = true> <Delay = 0.00>
ST_97 : Operation 2534 [1/3] (0.00ns) (grouped into DSP with root node add_ln93_69)   --->   "%mul_ln93_69 = mul i22 %sext_ln93_69, i22 %zext_ln93_13" [cnn.cpp:93]   --->   Operation 2534 'mul' 'mul_ln93_69' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_97 : Operation 2535 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln93_69 = add i22 %shl_ln93_68, i22 %mul_ln93_69" [cnn.cpp:93]   --->   Operation 2535 'add' 'add_ln93_69' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_97 : Operation 2536 [1/1] (0.00ns)   --->   "%shl_ln93_82 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %tmp_186, i6 0" [cnn.cpp:93]   --->   Operation 2536 'bitconcatenate' 'shl_ln93_82' <Predicate = true> <Delay = 0.00>
ST_97 : Operation 2537 [1/3] (0.00ns) (grouped into DSP with root node add_ln93_83)   --->   "%mul_ln93_83 = mul i22 %sext_ln93_83, i22 %zext_ln93_13" [cnn.cpp:93]   --->   Operation 2537 'mul' 'mul_ln93_83' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_97 : Operation 2538 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln93_83 = add i22 %shl_ln93_82, i22 %mul_ln93_83" [cnn.cpp:93]   --->   Operation 2538 'add' 'add_ln93_83' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_97 : Operation 2539 [2/3] (1.08ns) (grouped into DSP with root node add_ln93_97)   --->   "%mul_ln93_97 = mul i22 %sext_ln93_97, i22 %zext_ln93_13" [cnn.cpp:93]   --->   Operation 2539 'mul' 'mul_ln93_97' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_97 : Operation 2540 [2/3] (1.08ns) (grouped into DSP with root node add_ln93_110)   --->   "%mul_ln93_110 = mul i22 %sext_ln93_110, i22 %zext_ln93_12" [cnn.cpp:93]   --->   Operation 2540 'mul' 'mul_ln93_110' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_97 : Operation 2541 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln93_122 = add i22 %shl_ln93_121, i22 %mul_ln93_122" [cnn.cpp:93]   --->   Operation 2541 'add' 'add_ln93_122' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_97 : Operation 2542 [1/2] (1.29ns)   --->   "%W2_load_123 = load i8 %W2_addr_123" [cnn.cpp:93]   --->   Operation 2542 'load' 'W2_load_123' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 168> <RAM>
ST_97 : Operation 2543 [1/1] (0.00ns)   --->   "%sext_ln93_123 = sext i16 %W2_load_123" [cnn.cpp:93]   --->   Operation 2543 'sext' 'sext_ln93_123' <Predicate = true> <Delay = 0.00>
ST_97 : Operation 2544 [1/1] (0.00ns)   --->   "%tmp_226 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %add_ln93_122, i32 6, i32 21" [cnn.cpp:93]   --->   Operation 2544 'partselect' 'tmp_226' <Predicate = true> <Delay = 0.00>
ST_97 : Operation 2545 [3/3] (1.08ns) (grouped into DSP with root node add_ln93_123)   --->   "%mul_ln93_123 = mul i22 %sext_ln93_123, i22 %zext_ln93_11" [cnn.cpp:93]   --->   Operation 2545 'mul' 'mul_ln93_123' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_97 : Operation 2546 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln93_135 = add i22 %shl_ln93_134, i22 %mul_ln93_135" [cnn.cpp:93]   --->   Operation 2546 'add' 'add_ln93_135' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_97 : Operation 2547 [1/2] (1.29ns)   --->   "%W2_load_136 = load i8 %W2_addr_136" [cnn.cpp:93]   --->   Operation 2547 'load' 'W2_load_136' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 168> <RAM>
ST_97 : Operation 2548 [1/1] (0.00ns)   --->   "%sext_ln93_136 = sext i16 %W2_load_136" [cnn.cpp:93]   --->   Operation 2548 'sext' 'sext_ln93_136' <Predicate = true> <Delay = 0.00>
ST_97 : Operation 2549 [1/1] (0.00ns)   --->   "%tmp_239 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %add_ln93_135, i32 6, i32 21" [cnn.cpp:93]   --->   Operation 2549 'partselect' 'tmp_239' <Predicate = true> <Delay = 0.00>
ST_97 : Operation 2550 [3/3] (1.08ns) (grouped into DSP with root node add_ln93_136)   --->   "%mul_ln93_136 = mul i22 %sext_ln93_136, i22 %zext_ln93_10" [cnn.cpp:93]   --->   Operation 2550 'mul' 'mul_ln93_136' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_97 : Operation 2551 [1/1] (0.00ns)   --->   "%shl_ln93_147 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %tmp_251, i6 0" [cnn.cpp:93]   --->   Operation 2551 'bitconcatenate' 'shl_ln93_147' <Predicate = true> <Delay = 0.00>
ST_97 : Operation 2552 [1/3] (0.00ns) (grouped into DSP with root node add_ln93_148)   --->   "%mul_ln93_148 = mul i22 %sext_ln93_148, i22 %zext_ln93_8" [cnn.cpp:93]   --->   Operation 2552 'mul' 'mul_ln93_148' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_97 : Operation 2553 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln93_148 = add i22 %shl_ln93_147, i22 %mul_ln93_148" [cnn.cpp:93]   --->   Operation 2553 'add' 'add_ln93_148' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_97 : Operation 2554 [2/2] (1.29ns)   --->   "%W2_load_149 = load i8 %W2_addr_149" [cnn.cpp:93]   --->   Operation 2554 'load' 'W2_load_149' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 168> <RAM>
ST_97 : Operation 2555 [1/1] (0.00ns)   --->   "%shl_ln93_160 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %tmp_264, i6 0" [cnn.cpp:93]   --->   Operation 2555 'bitconcatenate' 'shl_ln93_160' <Predicate = true> <Delay = 0.00>
ST_97 : Operation 2556 [1/3] (0.00ns) (grouped into DSP with root node add_ln93_161)   --->   "%mul_ln93_161 = mul i22 %sext_ln93_161, i22 %zext_ln93_7" [cnn.cpp:93]   --->   Operation 2556 'mul' 'mul_ln93_161' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_97 : Operation 2557 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln93_161 = add i22 %shl_ln93_160, i22 %mul_ln93_161" [cnn.cpp:93]   --->   Operation 2557 'add' 'add_ln93_161' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_97 : Operation 2558 [2/2] (1.29ns)   --->   "%W2_load_162 = load i8 %W2_addr_162" [cnn.cpp:93]   --->   Operation 2558 'load' 'W2_load_162' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 168> <RAM>
ST_97 : Operation 2559 [1/2] (0.73ns)   --->   "%sum_41 = load i4 %b3_addr_2" [cnn.cpp:101]   --->   Operation 2559 'load' 'sum_41' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_97 : Operation 2560 [1/2] (0.73ns)   --->   "%sum_42 = load i4 %b3_addr_3" [cnn.cpp:101]   --->   Operation 2560 'load' 'sum_42' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_97 : Operation 2561 [1/1] (0.00ns)   --->   "%b3_addr_4 = getelementptr i16 %b3, i64 0, i64 4" [cnn.cpp:101]   --->   Operation 2561 'getelementptr' 'b3_addr_4' <Predicate = true> <Delay = 0.00>
ST_97 : Operation 2562 [2/2] (0.73ns)   --->   "%sum_43 = load i4 %b3_addr_4" [cnn.cpp:101]   --->   Operation 2562 'load' 'sum_43' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_97 : Operation 2563 [1/1] (0.00ns)   --->   "%b3_addr_5 = getelementptr i16 %b3, i64 0, i64 5" [cnn.cpp:101]   --->   Operation 2563 'getelementptr' 'b3_addr_5' <Predicate = true> <Delay = 0.00>
ST_97 : Operation 2564 [2/2] (0.73ns)   --->   "%sum_44 = load i4 %b3_addr_5" [cnn.cpp:101]   --->   Operation 2564 'load' 'sum_44' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_97 : Operation 2565 [1/2] (1.29ns)   --->   "%W3_load_80 = load i7 %W3_addr_80" [cnn.cpp:104]   --->   Operation 2565 'load' 'W3_load_80' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 120> <RAM>
ST_97 : Operation 2566 [1/2] (1.29ns)   --->   "%W3_load_92 = load i7 %W3_addr_92" [cnn.cpp:104]   --->   Operation 2566 'load' 'W3_load_92' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 120> <RAM>
ST_97 : Operation 2567 [2/2] (1.29ns)   --->   "%W3_load_104 = load i7 %W3_addr_104" [cnn.cpp:104]   --->   Operation 2567 'load' 'W3_load_104' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 120> <RAM>
ST_97 : Operation 2568 [2/2] (1.29ns)   --->   "%W3_load_116 = load i7 %W3_addr_116" [cnn.cpp:104]   --->   Operation 2568 'load' 'W3_load_116' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 120> <RAM>

State 98 <SV = 97> <Delay = 2.38>
ST_98 : Operation 2569 [1/1] (0.00ns)   --->   "%W2_addr_111 = getelementptr i16 %W2, i64 0, i64 111" [cnn.cpp:93]   --->   Operation 2569 'getelementptr' 'W2_addr_111' <Predicate = true> <Delay = 0.00>
ST_98 : Operation 2570 [1/1] (0.00ns)   --->   "%W2_addr_124 = getelementptr i16 %W2, i64 0, i64 124" [cnn.cpp:93]   --->   Operation 2570 'getelementptr' 'W2_addr_124' <Predicate = true> <Delay = 0.00>
ST_98 : Operation 2571 [1/1] (0.00ns)   --->   "%W3_addr_9 = getelementptr i16 %W3, i64 0, i64 9" [cnn.cpp:104]   --->   Operation 2571 'getelementptr' 'W3_addr_9' <Predicate = true> <Delay = 0.00>
ST_98 : Operation 2572 [1/1] (0.00ns)   --->   "%W3_addr_21 = getelementptr i16 %W3, i64 0, i64 21" [cnn.cpp:104]   --->   Operation 2572 'getelementptr' 'W3_addr_21' <Predicate = true> <Delay = 0.00>
ST_98 : Operation 2573 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln93_13 = add i22 %shl_ln93_12, i22 %mul_ln93_13" [cnn.cpp:93]   --->   Operation 2573 'add' 'add_ln93_13' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_98 : Operation 2574 [1/1] (0.00ns)   --->   "%trunc_ln8 = partselect i15 @_ssdm_op_PartSelect.i15.i22.i32.i32, i22 %add_ln93_13, i32 6, i32 20" [cnn.cpp:95]   --->   Operation 2574 'partselect' 'trunc_ln8' <Predicate = true> <Delay = 0.00>
ST_98 : Operation 2575 [1/1] (0.00ns)   --->   "%tmp_117 = bitselect i1 @_ssdm_op_BitSelect.i1.i22.i32, i22 %add_ln93_13, i32 21" [cnn.cpp:95]   --->   Operation 2575 'bitselect' 'tmp_117' <Predicate = true> <Delay = 0.00>
ST_98 : Operation 2576 [1/1] (0.35ns)   --->   "%output_fc2 = select i1 %tmp_117, i15 0, i15 %trunc_ln8" [cnn.cpp:95]   --->   Operation 2576 'select' 'output_fc2' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_98 : Operation 2577 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln93_27 = add i22 %shl_ln93_26, i22 %mul_ln93_27" [cnn.cpp:93]   --->   Operation 2577 'add' 'add_ln93_27' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_98 : Operation 2578 [1/1] (0.00ns)   --->   "%trunc_ln95_1 = partselect i15 @_ssdm_op_PartSelect.i15.i22.i32.i32, i22 %add_ln93_27, i32 6, i32 20" [cnn.cpp:95]   --->   Operation 2578 'partselect' 'trunc_ln95_1' <Predicate = true> <Delay = 0.00>
ST_98 : Operation 2579 [1/1] (0.00ns)   --->   "%tmp_131 = bitselect i1 @_ssdm_op_BitSelect.i1.i22.i32, i22 %add_ln93_27, i32 21" [cnn.cpp:95]   --->   Operation 2579 'bitselect' 'tmp_131' <Predicate = true> <Delay = 0.00>
ST_98 : Operation 2580 [1/1] (0.35ns)   --->   "%output_fc2_1 = select i1 %tmp_131, i15 0, i15 %trunc_ln95_1" [cnn.cpp:95]   --->   Operation 2580 'select' 'output_fc2_1' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_98 : Operation 2581 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln93_41 = add i22 %shl_ln93_40, i22 %mul_ln93_41" [cnn.cpp:93]   --->   Operation 2581 'add' 'add_ln93_41' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_98 : Operation 2582 [1/1] (0.00ns)   --->   "%trunc_ln95_2 = partselect i15 @_ssdm_op_PartSelect.i15.i22.i32.i32, i22 %add_ln93_41, i32 6, i32 20" [cnn.cpp:95]   --->   Operation 2582 'partselect' 'trunc_ln95_2' <Predicate = true> <Delay = 0.00>
ST_98 : Operation 2583 [1/1] (0.00ns)   --->   "%tmp_145 = bitselect i1 @_ssdm_op_BitSelect.i1.i22.i32, i22 %add_ln93_41, i32 21" [cnn.cpp:95]   --->   Operation 2583 'bitselect' 'tmp_145' <Predicate = true> <Delay = 0.00>
ST_98 : Operation 2584 [1/1] (0.35ns)   --->   "%output_fc2_2 = select i1 %tmp_145, i15 0, i15 %trunc_ln95_2" [cnn.cpp:95]   --->   Operation 2584 'select' 'output_fc2_2' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_98 : Operation 2585 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln93_55 = add i22 %shl_ln93_54, i22 %mul_ln93_55" [cnn.cpp:93]   --->   Operation 2585 'add' 'add_ln93_55' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_98 : Operation 2586 [1/1] (0.00ns)   --->   "%trunc_ln95_3 = partselect i15 @_ssdm_op_PartSelect.i15.i22.i32.i32, i22 %add_ln93_55, i32 6, i32 20" [cnn.cpp:95]   --->   Operation 2586 'partselect' 'trunc_ln95_3' <Predicate = true> <Delay = 0.00>
ST_98 : Operation 2587 [1/1] (0.00ns)   --->   "%tmp_159 = bitselect i1 @_ssdm_op_BitSelect.i1.i22.i32, i22 %add_ln93_55, i32 21" [cnn.cpp:95]   --->   Operation 2587 'bitselect' 'tmp_159' <Predicate = true> <Delay = 0.00>
ST_98 : Operation 2588 [1/1] (0.35ns)   --->   "%output_fc2_3 = select i1 %tmp_159, i15 0, i15 %trunc_ln95_3" [cnn.cpp:95]   --->   Operation 2588 'select' 'output_fc2_3' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_98 : Operation 2589 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln93_69 = add i22 %shl_ln93_68, i22 %mul_ln93_69" [cnn.cpp:93]   --->   Operation 2589 'add' 'add_ln93_69' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_98 : Operation 2590 [1/1] (0.00ns)   --->   "%trunc_ln95_4 = partselect i15 @_ssdm_op_PartSelect.i15.i22.i32.i32, i22 %add_ln93_69, i32 6, i32 20" [cnn.cpp:95]   --->   Operation 2590 'partselect' 'trunc_ln95_4' <Predicate = true> <Delay = 0.00>
ST_98 : Operation 2591 [1/1] (0.00ns)   --->   "%tmp_173 = bitselect i1 @_ssdm_op_BitSelect.i1.i22.i32, i22 %add_ln93_69, i32 21" [cnn.cpp:95]   --->   Operation 2591 'bitselect' 'tmp_173' <Predicate = true> <Delay = 0.00>
ST_98 : Operation 2592 [1/1] (0.35ns)   --->   "%output_fc2_4 = select i1 %tmp_173, i15 0, i15 %trunc_ln95_4" [cnn.cpp:95]   --->   Operation 2592 'select' 'output_fc2_4' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_98 : Operation 2593 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln93_83 = add i22 %shl_ln93_82, i22 %mul_ln93_83" [cnn.cpp:93]   --->   Operation 2593 'add' 'add_ln93_83' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_98 : Operation 2594 [1/1] (0.00ns)   --->   "%trunc_ln95_5 = partselect i15 @_ssdm_op_PartSelect.i15.i22.i32.i32, i22 %add_ln93_83, i32 6, i32 20" [cnn.cpp:95]   --->   Operation 2594 'partselect' 'trunc_ln95_5' <Predicate = true> <Delay = 0.00>
ST_98 : Operation 2595 [1/1] (0.00ns)   --->   "%tmp_187 = bitselect i1 @_ssdm_op_BitSelect.i1.i22.i32, i22 %add_ln93_83, i32 21" [cnn.cpp:95]   --->   Operation 2595 'bitselect' 'tmp_187' <Predicate = true> <Delay = 0.00>
ST_98 : Operation 2596 [1/1] (0.35ns)   --->   "%output_fc2_5 = select i1 %tmp_187, i15 0, i15 %trunc_ln95_5" [cnn.cpp:95]   --->   Operation 2596 'select' 'output_fc2_5' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_98 : Operation 2597 [1/1] (0.00ns)   --->   "%shl_ln93_96 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %tmp_200, i6 0" [cnn.cpp:93]   --->   Operation 2597 'bitconcatenate' 'shl_ln93_96' <Predicate = true> <Delay = 0.00>
ST_98 : Operation 2598 [1/3] (0.00ns) (grouped into DSP with root node add_ln93_97)   --->   "%mul_ln93_97 = mul i22 %sext_ln93_97, i22 %zext_ln93_13" [cnn.cpp:93]   --->   Operation 2598 'mul' 'mul_ln93_97' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_98 : Operation 2599 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln93_97 = add i22 %shl_ln93_96, i22 %mul_ln93_97" [cnn.cpp:93]   --->   Operation 2599 'add' 'add_ln93_97' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_98 : Operation 2600 [1/1] (0.00ns)   --->   "%shl_ln93_109 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %tmp_213, i6 0" [cnn.cpp:93]   --->   Operation 2600 'bitconcatenate' 'shl_ln93_109' <Predicate = true> <Delay = 0.00>
ST_98 : Operation 2601 [1/3] (0.00ns) (grouped into DSP with root node add_ln93_110)   --->   "%mul_ln93_110 = mul i22 %sext_ln93_110, i22 %zext_ln93_12" [cnn.cpp:93]   --->   Operation 2601 'mul' 'mul_ln93_110' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_98 : Operation 2602 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln93_110 = add i22 %shl_ln93_109, i22 %mul_ln93_110" [cnn.cpp:93]   --->   Operation 2602 'add' 'add_ln93_110' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_98 : Operation 2603 [2/2] (1.29ns)   --->   "%W2_load_111 = load i8 %W2_addr_111" [cnn.cpp:93]   --->   Operation 2603 'load' 'W2_load_111' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 168> <RAM>
ST_98 : Operation 2604 [2/3] (1.08ns) (grouped into DSP with root node add_ln93_123)   --->   "%mul_ln93_123 = mul i22 %sext_ln93_123, i22 %zext_ln93_11" [cnn.cpp:93]   --->   Operation 2604 'mul' 'mul_ln93_123' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_98 : Operation 2605 [2/2] (1.29ns)   --->   "%W2_load_124 = load i8 %W2_addr_124" [cnn.cpp:93]   --->   Operation 2605 'load' 'W2_load_124' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 168> <RAM>
ST_98 : Operation 2606 [2/3] (1.08ns) (grouped into DSP with root node add_ln93_136)   --->   "%mul_ln93_136 = mul i22 %sext_ln93_136, i22 %zext_ln93_10" [cnn.cpp:93]   --->   Operation 2606 'mul' 'mul_ln93_136' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_98 : Operation 2607 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln93_148 = add i22 %shl_ln93_147, i22 %mul_ln93_148" [cnn.cpp:93]   --->   Operation 2607 'add' 'add_ln93_148' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_98 : Operation 2608 [1/2] (1.29ns)   --->   "%W2_load_149 = load i8 %W2_addr_149" [cnn.cpp:93]   --->   Operation 2608 'load' 'W2_load_149' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 168> <RAM>
ST_98 : Operation 2609 [1/1] (0.00ns)   --->   "%sext_ln93_149 = sext i16 %W2_load_149" [cnn.cpp:93]   --->   Operation 2609 'sext' 'sext_ln93_149' <Predicate = true> <Delay = 0.00>
ST_98 : Operation 2610 [1/1] (0.00ns)   --->   "%tmp_252 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %add_ln93_148, i32 6, i32 21" [cnn.cpp:93]   --->   Operation 2610 'partselect' 'tmp_252' <Predicate = true> <Delay = 0.00>
ST_98 : Operation 2611 [3/3] (1.08ns) (grouped into DSP with root node add_ln93_149)   --->   "%mul_ln93_149 = mul i22 %sext_ln93_149, i22 %zext_ln93_9" [cnn.cpp:93]   --->   Operation 2611 'mul' 'mul_ln93_149' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_98 : Operation 2612 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln93_161 = add i22 %shl_ln93_160, i22 %mul_ln93_161" [cnn.cpp:93]   --->   Operation 2612 'add' 'add_ln93_161' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_98 : Operation 2613 [1/2] (1.29ns)   --->   "%W2_load_162 = load i8 %W2_addr_162" [cnn.cpp:93]   --->   Operation 2613 'load' 'W2_load_162' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 168> <RAM>
ST_98 : Operation 2614 [1/1] (0.00ns)   --->   "%sext_ln93_162 = sext i16 %W2_load_162" [cnn.cpp:93]   --->   Operation 2614 'sext' 'sext_ln93_162' <Predicate = true> <Delay = 0.00>
ST_98 : Operation 2615 [1/1] (0.00ns)   --->   "%tmp_265 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %add_ln93_161, i32 6, i32 21" [cnn.cpp:93]   --->   Operation 2615 'partselect' 'tmp_265' <Predicate = true> <Delay = 0.00>
ST_98 : Operation 2616 [3/3] (1.08ns) (grouped into DSP with root node add_ln93_162)   --->   "%mul_ln93_162 = mul i22 %sext_ln93_162, i22 %zext_ln93_8" [cnn.cpp:93]   --->   Operation 2616 'mul' 'mul_ln93_162' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_98 : Operation 2617 [1/1] (0.00ns)   --->   "%sext_ln104 = sext i16 %W3_load" [cnn.cpp:104]   --->   Operation 2617 'sext' 'sext_ln104' <Predicate = true> <Delay = 0.00>
ST_98 : Operation 2618 [1/1] (0.00ns)   --->   "%zext_ln104 = zext i15 %output_fc2" [cnn.cpp:104]   --->   Operation 2618 'zext' 'zext_ln104' <Predicate = true> <Delay = 0.00>
ST_98 : Operation 2619 [3/3] (1.08ns) (grouped into DSP with root node add_ln104)   --->   "%mul_ln104 = mul i22 %sext_ln104, i22 %zext_ln104" [cnn.cpp:104]   --->   Operation 2619 'mul' 'mul_ln104' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_98 : Operation 2620 [2/2] (1.29ns)   --->   "%W3_load_9 = load i7 %W3_addr_9" [cnn.cpp:104]   --->   Operation 2620 'load' 'W3_load_9' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 120> <RAM>
ST_98 : Operation 2621 [1/1] (0.00ns)   --->   "%sext_ln104_12 = sext i16 %W3_load_12" [cnn.cpp:104]   --->   Operation 2621 'sext' 'sext_ln104_12' <Predicate = true> <Delay = 0.00>
ST_98 : Operation 2622 [3/3] (1.08ns) (grouped into DSP with root node add_ln104_12)   --->   "%mul_ln104_12 = mul i22 %sext_ln104_12, i22 %zext_ln104" [cnn.cpp:104]   --->   Operation 2622 'mul' 'mul_ln104_12' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_98 : Operation 2623 [2/2] (1.29ns)   --->   "%W3_load_21 = load i7 %W3_addr_21" [cnn.cpp:104]   --->   Operation 2623 'load' 'W3_load_21' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 120> <RAM>
ST_98 : Operation 2624 [1/1] (0.00ns)   --->   "%sext_ln104_24 = sext i16 %W3_load_24" [cnn.cpp:104]   --->   Operation 2624 'sext' 'sext_ln104_24' <Predicate = true> <Delay = 0.00>
ST_98 : Operation 2625 [3/3] (1.08ns) (grouped into DSP with root node add_ln104_24)   --->   "%mul_ln104_24 = mul i22 %sext_ln104_24, i22 %zext_ln104" [cnn.cpp:104]   --->   Operation 2625 'mul' 'mul_ln104_24' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_98 : Operation 2626 [1/1] (0.00ns)   --->   "%sext_ln104_36 = sext i16 %W3_load_36" [cnn.cpp:104]   --->   Operation 2626 'sext' 'sext_ln104_36' <Predicate = true> <Delay = 0.00>
ST_98 : Operation 2627 [3/3] (1.08ns) (grouped into DSP with root node add_ln104_36)   --->   "%mul_ln104_36 = mul i22 %sext_ln104_36, i22 %zext_ln104" [cnn.cpp:104]   --->   Operation 2627 'mul' 'mul_ln104_36' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_98 : Operation 2628 [1/2] (0.73ns)   --->   "%sum_43 = load i4 %b3_addr_4" [cnn.cpp:101]   --->   Operation 2628 'load' 'sum_43' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_98 : Operation 2629 [1/1] (0.00ns)   --->   "%sext_ln104_48 = sext i16 %W3_load_48" [cnn.cpp:104]   --->   Operation 2629 'sext' 'sext_ln104_48' <Predicate = true> <Delay = 0.00>
ST_98 : Operation 2630 [3/3] (1.08ns) (grouped into DSP with root node add_ln104_48)   --->   "%mul_ln104_48 = mul i22 %sext_ln104_48, i22 %zext_ln104" [cnn.cpp:104]   --->   Operation 2630 'mul' 'mul_ln104_48' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_98 : Operation 2631 [1/2] (0.73ns)   --->   "%sum_44 = load i4 %b3_addr_5" [cnn.cpp:101]   --->   Operation 2631 'load' 'sum_44' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_98 : Operation 2632 [1/1] (0.00ns)   --->   "%sext_ln104_60 = sext i16 %W3_load_60" [cnn.cpp:104]   --->   Operation 2632 'sext' 'sext_ln104_60' <Predicate = true> <Delay = 0.00>
ST_98 : Operation 2633 [3/3] (1.08ns) (grouped into DSP with root node add_ln104_60)   --->   "%mul_ln104_60 = mul i22 %sext_ln104_60, i22 %zext_ln104" [cnn.cpp:104]   --->   Operation 2633 'mul' 'mul_ln104_60' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_98 : Operation 2634 [1/1] (0.00ns)   --->   "%b3_addr_6 = getelementptr i16 %b3, i64 0, i64 6" [cnn.cpp:101]   --->   Operation 2634 'getelementptr' 'b3_addr_6' <Predicate = true> <Delay = 0.00>
ST_98 : Operation 2635 [2/2] (0.73ns)   --->   "%sum_45 = load i4 %b3_addr_6" [cnn.cpp:101]   --->   Operation 2635 'load' 'sum_45' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_98 : Operation 2636 [1/1] (0.00ns)   --->   "%sext_ln104_72 = sext i16 %W3_load_72" [cnn.cpp:104]   --->   Operation 2636 'sext' 'sext_ln104_72' <Predicate = true> <Delay = 0.00>
ST_98 : Operation 2637 [3/3] (1.08ns) (grouped into DSP with root node add_ln104_72)   --->   "%mul_ln104_72 = mul i22 %sext_ln104_72, i22 %zext_ln104" [cnn.cpp:104]   --->   Operation 2637 'mul' 'mul_ln104_72' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_98 : Operation 2638 [1/1] (0.00ns)   --->   "%b3_addr_7 = getelementptr i16 %b3, i64 0, i64 7" [cnn.cpp:101]   --->   Operation 2638 'getelementptr' 'b3_addr_7' <Predicate = true> <Delay = 0.00>
ST_98 : Operation 2639 [2/2] (0.73ns)   --->   "%sum_46 = load i4 %b3_addr_7" [cnn.cpp:101]   --->   Operation 2639 'load' 'sum_46' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_98 : Operation 2640 [1/1] (0.00ns)   --->   "%sext_ln104_84 = sext i16 %W3_load_84" [cnn.cpp:104]   --->   Operation 2640 'sext' 'sext_ln104_84' <Predicate = true> <Delay = 0.00>
ST_98 : Operation 2641 [3/3] (1.08ns) (grouped into DSP with root node add_ln104_84)   --->   "%mul_ln104_84 = mul i22 %sext_ln104_84, i22 %zext_ln104" [cnn.cpp:104]   --->   Operation 2641 'mul' 'mul_ln104_84' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_98 : Operation 2642 [1/1] (0.00ns)   --->   "%sext_ln104_96 = sext i16 %W3_load_96" [cnn.cpp:104]   --->   Operation 2642 'sext' 'sext_ln104_96' <Predicate = true> <Delay = 0.00>
ST_98 : Operation 2643 [3/3] (1.08ns) (grouped into DSP with root node add_ln104_96)   --->   "%mul_ln104_96 = mul i22 %sext_ln104_96, i22 %zext_ln104" [cnn.cpp:104]   --->   Operation 2643 'mul' 'mul_ln104_96' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_98 : Operation 2644 [1/2] (1.29ns)   --->   "%W3_load_104 = load i7 %W3_addr_104" [cnn.cpp:104]   --->   Operation 2644 'load' 'W3_load_104' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 120> <RAM>
ST_98 : Operation 2645 [1/1] (0.00ns)   --->   "%sext_ln104_108 = sext i16 %W3_load_108" [cnn.cpp:104]   --->   Operation 2645 'sext' 'sext_ln104_108' <Predicate = true> <Delay = 0.00>
ST_98 : Operation 2646 [3/3] (1.08ns) (grouped into DSP with root node add_ln104_108)   --->   "%mul_ln104_108 = mul i22 %sext_ln104_108, i22 %zext_ln104" [cnn.cpp:104]   --->   Operation 2646 'mul' 'mul_ln104_108' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_98 : Operation 2647 [1/2] (1.29ns)   --->   "%W3_load_116 = load i7 %W3_addr_116" [cnn.cpp:104]   --->   Operation 2647 'load' 'W3_load_116' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 120> <RAM>

State 99 <SV = 98> <Delay = 2.38>
ST_99 : Operation 2648 [1/1] (0.00ns)   --->   "%W2_addr_137 = getelementptr i16 %W2, i64 0, i64 137" [cnn.cpp:93]   --->   Operation 2648 'getelementptr' 'W2_addr_137' <Predicate = true> <Delay = 0.00>
ST_99 : Operation 2649 [1/1] (0.00ns)   --->   "%W2_addr_150 = getelementptr i16 %W2, i64 0, i64 150" [cnn.cpp:93]   --->   Operation 2649 'getelementptr' 'W2_addr_150' <Predicate = true> <Delay = 0.00>
ST_99 : Operation 2650 [1/1] (0.00ns)   --->   "%W3_addr_33 = getelementptr i16 %W3, i64 0, i64 33" [cnn.cpp:104]   --->   Operation 2650 'getelementptr' 'W3_addr_33' <Predicate = true> <Delay = 0.00>
ST_99 : Operation 2651 [1/1] (0.00ns)   --->   "%W3_addr_45 = getelementptr i16 %W3, i64 0, i64 45" [cnn.cpp:104]   --->   Operation 2651 'getelementptr' 'W3_addr_45' <Predicate = true> <Delay = 0.00>
ST_99 : Operation 2652 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln93_97 = add i22 %shl_ln93_96, i22 %mul_ln93_97" [cnn.cpp:93]   --->   Operation 2652 'add' 'add_ln93_97' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_99 : Operation 2653 [1/1] (0.00ns)   --->   "%trunc_ln95_6 = partselect i15 @_ssdm_op_PartSelect.i15.i22.i32.i32, i22 %add_ln93_97, i32 6, i32 20" [cnn.cpp:95]   --->   Operation 2653 'partselect' 'trunc_ln95_6' <Predicate = true> <Delay = 0.00>
ST_99 : Operation 2654 [1/1] (0.00ns)   --->   "%tmp_201 = bitselect i1 @_ssdm_op_BitSelect.i1.i22.i32, i22 %add_ln93_97, i32 21" [cnn.cpp:95]   --->   Operation 2654 'bitselect' 'tmp_201' <Predicate = true> <Delay = 0.00>
ST_99 : Operation 2655 [1/1] (0.35ns)   --->   "%output_fc2_6 = select i1 %tmp_201, i15 0, i15 %trunc_ln95_6" [cnn.cpp:95]   --->   Operation 2655 'select' 'output_fc2_6' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_99 : Operation 2656 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln93_110 = add i22 %shl_ln93_109, i22 %mul_ln93_110" [cnn.cpp:93]   --->   Operation 2656 'add' 'add_ln93_110' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_99 : Operation 2657 [1/2] (1.29ns)   --->   "%W2_load_111 = load i8 %W2_addr_111" [cnn.cpp:93]   --->   Operation 2657 'load' 'W2_load_111' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 168> <RAM>
ST_99 : Operation 2658 [1/1] (0.00ns)   --->   "%sext_ln93_111 = sext i16 %W2_load_111" [cnn.cpp:93]   --->   Operation 2658 'sext' 'sext_ln93_111' <Predicate = true> <Delay = 0.00>
ST_99 : Operation 2659 [1/1] (0.00ns)   --->   "%tmp_214 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %add_ln93_110, i32 6, i32 21" [cnn.cpp:93]   --->   Operation 2659 'partselect' 'tmp_214' <Predicate = true> <Delay = 0.00>
ST_99 : Operation 2660 [3/3] (1.08ns) (grouped into DSP with root node add_ln93_111)   --->   "%mul_ln93_111 = mul i22 %sext_ln93_111, i22 %zext_ln93_13" [cnn.cpp:93]   --->   Operation 2660 'mul' 'mul_ln93_111' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_99 : Operation 2661 [1/1] (0.00ns)   --->   "%shl_ln93_122 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %tmp_226, i6 0" [cnn.cpp:93]   --->   Operation 2661 'bitconcatenate' 'shl_ln93_122' <Predicate = true> <Delay = 0.00>
ST_99 : Operation 2662 [1/3] (0.00ns) (grouped into DSP with root node add_ln93_123)   --->   "%mul_ln93_123 = mul i22 %sext_ln93_123, i22 %zext_ln93_11" [cnn.cpp:93]   --->   Operation 2662 'mul' 'mul_ln93_123' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_99 : Operation 2663 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln93_123 = add i22 %shl_ln93_122, i22 %mul_ln93_123" [cnn.cpp:93]   --->   Operation 2663 'add' 'add_ln93_123' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_99 : Operation 2664 [1/2] (1.29ns)   --->   "%W2_load_124 = load i8 %W2_addr_124" [cnn.cpp:93]   --->   Operation 2664 'load' 'W2_load_124' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 168> <RAM>
ST_99 : Operation 2665 [1/1] (0.00ns)   --->   "%sext_ln93_124 = sext i16 %W2_load_124" [cnn.cpp:93]   --->   Operation 2665 'sext' 'sext_ln93_124' <Predicate = true> <Delay = 0.00>
ST_99 : Operation 2666 [3/3] (1.08ns) (grouped into DSP with root node add_ln93_124)   --->   "%mul_ln93_124 = mul i22 %sext_ln93_124, i22 %zext_ln93_12" [cnn.cpp:93]   --->   Operation 2666 'mul' 'mul_ln93_124' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_99 : Operation 2667 [1/1] (0.00ns)   --->   "%shl_ln93_135 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %tmp_239, i6 0" [cnn.cpp:93]   --->   Operation 2667 'bitconcatenate' 'shl_ln93_135' <Predicate = true> <Delay = 0.00>
ST_99 : Operation 2668 [1/3] (0.00ns) (grouped into DSP with root node add_ln93_136)   --->   "%mul_ln93_136 = mul i22 %sext_ln93_136, i22 %zext_ln93_10" [cnn.cpp:93]   --->   Operation 2668 'mul' 'mul_ln93_136' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_99 : Operation 2669 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln93_136 = add i22 %shl_ln93_135, i22 %mul_ln93_136" [cnn.cpp:93]   --->   Operation 2669 'add' 'add_ln93_136' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_99 : Operation 2670 [2/2] (1.29ns)   --->   "%W2_load_137 = load i8 %W2_addr_137" [cnn.cpp:93]   --->   Operation 2670 'load' 'W2_load_137' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 168> <RAM>
ST_99 : Operation 2671 [2/3] (1.08ns) (grouped into DSP with root node add_ln93_149)   --->   "%mul_ln93_149 = mul i22 %sext_ln93_149, i22 %zext_ln93_9" [cnn.cpp:93]   --->   Operation 2671 'mul' 'mul_ln93_149' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_99 : Operation 2672 [2/2] (1.29ns)   --->   "%W2_load_150 = load i8 %W2_addr_150" [cnn.cpp:93]   --->   Operation 2672 'load' 'W2_load_150' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 168> <RAM>
ST_99 : Operation 2673 [2/3] (1.08ns) (grouped into DSP with root node add_ln93_162)   --->   "%mul_ln93_162 = mul i22 %sext_ln93_162, i22 %zext_ln93_8" [cnn.cpp:93]   --->   Operation 2673 'mul' 'mul_ln93_162' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_99 : Operation 2674 [2/3] (1.08ns) (grouped into DSP with root node add_ln104)   --->   "%mul_ln104 = mul i22 %sext_ln104, i22 %zext_ln104" [cnn.cpp:104]   --->   Operation 2674 'mul' 'mul_ln104' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_99 : Operation 2675 [1/1] (0.00ns)   --->   "%sext_ln104_1 = sext i16 %W3_load_1" [cnn.cpp:104]   --->   Operation 2675 'sext' 'sext_ln104_1' <Predicate = true> <Delay = 0.00>
ST_99 : Operation 2676 [1/1] (0.00ns)   --->   "%zext_ln104_1 = zext i15 %output_fc2_1" [cnn.cpp:104]   --->   Operation 2676 'zext' 'zext_ln104_1' <Predicate = true> <Delay = 0.00>
ST_99 : Operation 2677 [3/3] (1.08ns) (grouped into DSP with root node add_ln104_1)   --->   "%mul_ln104_1 = mul i22 %sext_ln104_1, i22 %zext_ln104_1" [cnn.cpp:104]   --->   Operation 2677 'mul' 'mul_ln104_1' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_99 : Operation 2678 [1/2] (1.29ns)   --->   "%W3_load_9 = load i7 %W3_addr_9" [cnn.cpp:104]   --->   Operation 2678 'load' 'W3_load_9' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 120> <RAM>
ST_99 : Operation 2679 [2/3] (1.08ns) (grouped into DSP with root node add_ln104_12)   --->   "%mul_ln104_12 = mul i22 %sext_ln104_12, i22 %zext_ln104" [cnn.cpp:104]   --->   Operation 2679 'mul' 'mul_ln104_12' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_99 : Operation 2680 [1/1] (0.00ns)   --->   "%sext_ln104_13 = sext i16 %W3_load_13" [cnn.cpp:104]   --->   Operation 2680 'sext' 'sext_ln104_13' <Predicate = true> <Delay = 0.00>
ST_99 : Operation 2681 [3/3] (1.08ns) (grouped into DSP with root node add_ln104_13)   --->   "%mul_ln104_13 = mul i22 %sext_ln104_13, i22 %zext_ln104_1" [cnn.cpp:104]   --->   Operation 2681 'mul' 'mul_ln104_13' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_99 : Operation 2682 [1/2] (1.29ns)   --->   "%W3_load_21 = load i7 %W3_addr_21" [cnn.cpp:104]   --->   Operation 2682 'load' 'W3_load_21' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 120> <RAM>
ST_99 : Operation 2683 [2/3] (1.08ns) (grouped into DSP with root node add_ln104_24)   --->   "%mul_ln104_24 = mul i22 %sext_ln104_24, i22 %zext_ln104" [cnn.cpp:104]   --->   Operation 2683 'mul' 'mul_ln104_24' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_99 : Operation 2684 [1/1] (0.00ns)   --->   "%sext_ln104_25 = sext i16 %W3_load_25" [cnn.cpp:104]   --->   Operation 2684 'sext' 'sext_ln104_25' <Predicate = true> <Delay = 0.00>
ST_99 : Operation 2685 [3/3] (1.08ns) (grouped into DSP with root node add_ln104_25)   --->   "%mul_ln104_25 = mul i22 %sext_ln104_25, i22 %zext_ln104_1" [cnn.cpp:104]   --->   Operation 2685 'mul' 'mul_ln104_25' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_99 : Operation 2686 [2/2] (1.29ns)   --->   "%W3_load_33 = load i7 %W3_addr_33" [cnn.cpp:104]   --->   Operation 2686 'load' 'W3_load_33' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 120> <RAM>
ST_99 : Operation 2687 [2/3] (1.08ns) (grouped into DSP with root node add_ln104_36)   --->   "%mul_ln104_36 = mul i22 %sext_ln104_36, i22 %zext_ln104" [cnn.cpp:104]   --->   Operation 2687 'mul' 'mul_ln104_36' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_99 : Operation 2688 [1/1] (0.00ns)   --->   "%sext_ln104_37 = sext i16 %W3_load_37" [cnn.cpp:104]   --->   Operation 2688 'sext' 'sext_ln104_37' <Predicate = true> <Delay = 0.00>
ST_99 : Operation 2689 [3/3] (1.08ns) (grouped into DSP with root node add_ln104_37)   --->   "%mul_ln104_37 = mul i22 %sext_ln104_37, i22 %zext_ln104_1" [cnn.cpp:104]   --->   Operation 2689 'mul' 'mul_ln104_37' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_99 : Operation 2690 [2/2] (1.29ns)   --->   "%W3_load_45 = load i7 %W3_addr_45" [cnn.cpp:104]   --->   Operation 2690 'load' 'W3_load_45' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 120> <RAM>
ST_99 : Operation 2691 [2/3] (1.08ns) (grouped into DSP with root node add_ln104_48)   --->   "%mul_ln104_48 = mul i22 %sext_ln104_48, i22 %zext_ln104" [cnn.cpp:104]   --->   Operation 2691 'mul' 'mul_ln104_48' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_99 : Operation 2692 [1/1] (0.00ns)   --->   "%sext_ln104_49 = sext i16 %W3_load_49" [cnn.cpp:104]   --->   Operation 2692 'sext' 'sext_ln104_49' <Predicate = true> <Delay = 0.00>
ST_99 : Operation 2693 [3/3] (1.08ns) (grouped into DSP with root node add_ln104_49)   --->   "%mul_ln104_49 = mul i22 %sext_ln104_49, i22 %zext_ln104_1" [cnn.cpp:104]   --->   Operation 2693 'mul' 'mul_ln104_49' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_99 : Operation 2694 [2/3] (1.08ns) (grouped into DSP with root node add_ln104_60)   --->   "%mul_ln104_60 = mul i22 %sext_ln104_60, i22 %zext_ln104" [cnn.cpp:104]   --->   Operation 2694 'mul' 'mul_ln104_60' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_99 : Operation 2695 [1/1] (0.00ns)   --->   "%sext_ln104_61 = sext i16 %W3_load_61" [cnn.cpp:104]   --->   Operation 2695 'sext' 'sext_ln104_61' <Predicate = true> <Delay = 0.00>
ST_99 : Operation 2696 [3/3] (1.08ns) (grouped into DSP with root node add_ln104_61)   --->   "%mul_ln104_61 = mul i22 %sext_ln104_61, i22 %zext_ln104_1" [cnn.cpp:104]   --->   Operation 2696 'mul' 'mul_ln104_61' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_99 : Operation 2697 [1/2] (0.73ns)   --->   "%sum_45 = load i4 %b3_addr_6" [cnn.cpp:101]   --->   Operation 2697 'load' 'sum_45' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_99 : Operation 2698 [2/3] (1.08ns) (grouped into DSP with root node add_ln104_72)   --->   "%mul_ln104_72 = mul i22 %sext_ln104_72, i22 %zext_ln104" [cnn.cpp:104]   --->   Operation 2698 'mul' 'mul_ln104_72' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_99 : Operation 2699 [1/1] (0.00ns)   --->   "%sext_ln104_73 = sext i16 %W3_load_73" [cnn.cpp:104]   --->   Operation 2699 'sext' 'sext_ln104_73' <Predicate = true> <Delay = 0.00>
ST_99 : Operation 2700 [3/3] (1.08ns) (grouped into DSP with root node add_ln104_73)   --->   "%mul_ln104_73 = mul i22 %sext_ln104_73, i22 %zext_ln104_1" [cnn.cpp:104]   --->   Operation 2700 'mul' 'mul_ln104_73' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_99 : Operation 2701 [1/2] (0.73ns)   --->   "%sum_46 = load i4 %b3_addr_7" [cnn.cpp:101]   --->   Operation 2701 'load' 'sum_46' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_99 : Operation 2702 [2/3] (1.08ns) (grouped into DSP with root node add_ln104_84)   --->   "%mul_ln104_84 = mul i22 %sext_ln104_84, i22 %zext_ln104" [cnn.cpp:104]   --->   Operation 2702 'mul' 'mul_ln104_84' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_99 : Operation 2703 [1/1] (0.00ns)   --->   "%sext_ln104_85 = sext i16 %W3_load_85" [cnn.cpp:104]   --->   Operation 2703 'sext' 'sext_ln104_85' <Predicate = true> <Delay = 0.00>
ST_99 : Operation 2704 [3/3] (1.08ns) (grouped into DSP with root node add_ln104_85)   --->   "%mul_ln104_85 = mul i22 %sext_ln104_85, i22 %zext_ln104_1" [cnn.cpp:104]   --->   Operation 2704 'mul' 'mul_ln104_85' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_99 : Operation 2705 [1/1] (0.00ns)   --->   "%b3_addr_8 = getelementptr i16 %b3, i64 0, i64 8" [cnn.cpp:101]   --->   Operation 2705 'getelementptr' 'b3_addr_8' <Predicate = true> <Delay = 0.00>
ST_99 : Operation 2706 [2/2] (0.73ns)   --->   "%sum_47 = load i4 %b3_addr_8" [cnn.cpp:101]   --->   Operation 2706 'load' 'sum_47' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_99 : Operation 2707 [2/3] (1.08ns) (grouped into DSP with root node add_ln104_96)   --->   "%mul_ln104_96 = mul i22 %sext_ln104_96, i22 %zext_ln104" [cnn.cpp:104]   --->   Operation 2707 'mul' 'mul_ln104_96' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_99 : Operation 2708 [1/1] (0.00ns)   --->   "%sext_ln104_97 = sext i16 %W3_load_97" [cnn.cpp:104]   --->   Operation 2708 'sext' 'sext_ln104_97' <Predicate = true> <Delay = 0.00>
ST_99 : Operation 2709 [3/3] (1.08ns) (grouped into DSP with root node add_ln104_97)   --->   "%mul_ln104_97 = mul i22 %sext_ln104_97, i22 %zext_ln104_1" [cnn.cpp:104]   --->   Operation 2709 'mul' 'mul_ln104_97' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_99 : Operation 2710 [1/1] (0.00ns)   --->   "%b3_addr_9 = getelementptr i16 %b3, i64 0, i64 9" [cnn.cpp:101]   --->   Operation 2710 'getelementptr' 'b3_addr_9' <Predicate = true> <Delay = 0.00>
ST_99 : Operation 2711 [2/2] (0.73ns)   --->   "%sum_48 = load i4 %b3_addr_9" [cnn.cpp:101]   --->   Operation 2711 'load' 'sum_48' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_99 : Operation 2712 [2/3] (1.08ns) (grouped into DSP with root node add_ln104_108)   --->   "%mul_ln104_108 = mul i22 %sext_ln104_108, i22 %zext_ln104" [cnn.cpp:104]   --->   Operation 2712 'mul' 'mul_ln104_108' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_99 : Operation 2713 [1/1] (0.00ns)   --->   "%sext_ln104_109 = sext i16 %W3_load_109" [cnn.cpp:104]   --->   Operation 2713 'sext' 'sext_ln104_109' <Predicate = true> <Delay = 0.00>
ST_99 : Operation 2714 [3/3] (1.08ns) (grouped into DSP with root node add_ln104_109)   --->   "%mul_ln104_109 = mul i22 %sext_ln104_109, i22 %zext_ln104_1" [cnn.cpp:104]   --->   Operation 2714 'mul' 'mul_ln104_109' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 100 <SV = 99> <Delay = 2.38>
ST_100 : Operation 2715 [1/1] (0.00ns)   --->   "%W2_addr_125 = getelementptr i16 %W2, i64 0, i64 125" [cnn.cpp:93]   --->   Operation 2715 'getelementptr' 'W2_addr_125' <Predicate = true> <Delay = 0.00>
ST_100 : Operation 2716 [1/1] (0.00ns)   --->   "%W2_addr_163 = getelementptr i16 %W2, i64 0, i64 163" [cnn.cpp:93]   --->   Operation 2716 'getelementptr' 'W2_addr_163' <Predicate = true> <Delay = 0.00>
ST_100 : Operation 2717 [1/1] (0.00ns)   --->   "%W3_addr_57 = getelementptr i16 %W3, i64 0, i64 57" [cnn.cpp:104]   --->   Operation 2717 'getelementptr' 'W3_addr_57' <Predicate = true> <Delay = 0.00>
ST_100 : Operation 2718 [1/1] (0.00ns)   --->   "%W3_addr_69 = getelementptr i16 %W3, i64 0, i64 69" [cnn.cpp:104]   --->   Operation 2718 'getelementptr' 'W3_addr_69' <Predicate = true> <Delay = 0.00>
ST_100 : Operation 2719 [2/3] (1.08ns) (grouped into DSP with root node add_ln93_111)   --->   "%mul_ln93_111 = mul i22 %sext_ln93_111, i22 %zext_ln93_13" [cnn.cpp:93]   --->   Operation 2719 'mul' 'mul_ln93_111' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_100 : Operation 2720 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln93_123 = add i22 %shl_ln93_122, i22 %mul_ln93_123" [cnn.cpp:93]   --->   Operation 2720 'add' 'add_ln93_123' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_100 : Operation 2721 [1/1] (0.00ns)   --->   "%tmp_227 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %add_ln93_123, i32 6, i32 21" [cnn.cpp:93]   --->   Operation 2721 'partselect' 'tmp_227' <Predicate = true> <Delay = 0.00>
ST_100 : Operation 2722 [2/3] (1.08ns) (grouped into DSP with root node add_ln93_124)   --->   "%mul_ln93_124 = mul i22 %sext_ln93_124, i22 %zext_ln93_12" [cnn.cpp:93]   --->   Operation 2722 'mul' 'mul_ln93_124' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_100 : Operation 2723 [2/2] (1.29ns)   --->   "%W2_load_125 = load i8 %W2_addr_125" [cnn.cpp:93]   --->   Operation 2723 'load' 'W2_load_125' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 168> <RAM>
ST_100 : Operation 2724 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln93_136 = add i22 %shl_ln93_135, i22 %mul_ln93_136" [cnn.cpp:93]   --->   Operation 2724 'add' 'add_ln93_136' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_100 : Operation 2725 [1/2] (1.29ns)   --->   "%W2_load_137 = load i8 %W2_addr_137" [cnn.cpp:93]   --->   Operation 2725 'load' 'W2_load_137' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 168> <RAM>
ST_100 : Operation 2726 [1/1] (0.00ns)   --->   "%sext_ln93_137 = sext i16 %W2_load_137" [cnn.cpp:93]   --->   Operation 2726 'sext' 'sext_ln93_137' <Predicate = true> <Delay = 0.00>
ST_100 : Operation 2727 [1/1] (0.00ns)   --->   "%tmp_240 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %add_ln93_136, i32 6, i32 21" [cnn.cpp:93]   --->   Operation 2727 'partselect' 'tmp_240' <Predicate = true> <Delay = 0.00>
ST_100 : Operation 2728 [3/3] (1.08ns) (grouped into DSP with root node add_ln93_137)   --->   "%mul_ln93_137 = mul i22 %sext_ln93_137, i22 %zext_ln93_11" [cnn.cpp:93]   --->   Operation 2728 'mul' 'mul_ln93_137' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_100 : Operation 2729 [1/1] (0.00ns)   --->   "%shl_ln93_148 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %tmp_252, i6 0" [cnn.cpp:93]   --->   Operation 2729 'bitconcatenate' 'shl_ln93_148' <Predicate = true> <Delay = 0.00>
ST_100 : Operation 2730 [1/3] (0.00ns) (grouped into DSP with root node add_ln93_149)   --->   "%mul_ln93_149 = mul i22 %sext_ln93_149, i22 %zext_ln93_9" [cnn.cpp:93]   --->   Operation 2730 'mul' 'mul_ln93_149' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_100 : Operation 2731 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln93_149 = add i22 %shl_ln93_148, i22 %mul_ln93_149" [cnn.cpp:93]   --->   Operation 2731 'add' 'add_ln93_149' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_100 : Operation 2732 [1/2] (1.29ns)   --->   "%W2_load_150 = load i8 %W2_addr_150" [cnn.cpp:93]   --->   Operation 2732 'load' 'W2_load_150' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 168> <RAM>
ST_100 : Operation 2733 [1/1] (0.00ns)   --->   "%sext_ln93_150 = sext i16 %W2_load_150" [cnn.cpp:93]   --->   Operation 2733 'sext' 'sext_ln93_150' <Predicate = true> <Delay = 0.00>
ST_100 : Operation 2734 [3/3] (1.08ns) (grouped into DSP with root node add_ln93_150)   --->   "%mul_ln93_150 = mul i22 %sext_ln93_150, i22 %zext_ln93_10" [cnn.cpp:93]   --->   Operation 2734 'mul' 'mul_ln93_150' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_100 : Operation 2735 [1/1] (0.00ns)   --->   "%shl_ln93_161 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %tmp_265, i6 0" [cnn.cpp:93]   --->   Operation 2735 'bitconcatenate' 'shl_ln93_161' <Predicate = true> <Delay = 0.00>
ST_100 : Operation 2736 [1/3] (0.00ns) (grouped into DSP with root node add_ln93_162)   --->   "%mul_ln93_162 = mul i22 %sext_ln93_162, i22 %zext_ln93_8" [cnn.cpp:93]   --->   Operation 2736 'mul' 'mul_ln93_162' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_100 : Operation 2737 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln93_162 = add i22 %shl_ln93_161, i22 %mul_ln93_162" [cnn.cpp:93]   --->   Operation 2737 'add' 'add_ln93_162' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_100 : Operation 2738 [2/2] (1.29ns)   --->   "%W2_load_163 = load i8 %W2_addr_163" [cnn.cpp:93]   --->   Operation 2738 'load' 'W2_load_163' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 168> <RAM>
ST_100 : Operation 2739 [1/1] (0.00ns)   --->   "%shl_ln3 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %sum_39, i6 0" [cnn.cpp:104]   --->   Operation 2739 'bitconcatenate' 'shl_ln3' <Predicate = true> <Delay = 0.00>
ST_100 : Operation 2740 [1/3] (0.00ns) (grouped into DSP with root node add_ln104)   --->   "%mul_ln104 = mul i22 %sext_ln104, i22 %zext_ln104" [cnn.cpp:104]   --->   Operation 2740 'mul' 'mul_ln104' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_100 : Operation 2741 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln104 = add i22 %shl_ln3, i22 %mul_ln104" [cnn.cpp:104]   --->   Operation 2741 'add' 'add_ln104' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_100 : Operation 2742 [2/3] (1.08ns) (grouped into DSP with root node add_ln104_1)   --->   "%mul_ln104_1 = mul i22 %sext_ln104_1, i22 %zext_ln104_1" [cnn.cpp:104]   --->   Operation 2742 'mul' 'mul_ln104_1' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_100 : Operation 2743 [1/1] (0.00ns)   --->   "%sext_ln104_2 = sext i16 %W3_load_2" [cnn.cpp:104]   --->   Operation 2743 'sext' 'sext_ln104_2' <Predicate = true> <Delay = 0.00>
ST_100 : Operation 2744 [1/1] (0.00ns)   --->   "%zext_ln104_2 = zext i15 %output_fc2_2" [cnn.cpp:104]   --->   Operation 2744 'zext' 'zext_ln104_2' <Predicate = true> <Delay = 0.00>
ST_100 : Operation 2745 [3/3] (1.08ns) (grouped into DSP with root node add_ln104_2)   --->   "%mul_ln104_2 = mul i22 %sext_ln104_2, i22 %zext_ln104_2" [cnn.cpp:104]   --->   Operation 2745 'mul' 'mul_ln104_2' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_100 : Operation 2746 [1/1] (0.00ns)   --->   "%shl_ln104_11 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %sum_40, i6 0" [cnn.cpp:104]   --->   Operation 2746 'bitconcatenate' 'shl_ln104_11' <Predicate = true> <Delay = 0.00>
ST_100 : Operation 2747 [1/3] (0.00ns) (grouped into DSP with root node add_ln104_12)   --->   "%mul_ln104_12 = mul i22 %sext_ln104_12, i22 %zext_ln104" [cnn.cpp:104]   --->   Operation 2747 'mul' 'mul_ln104_12' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_100 : Operation 2748 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln104_12 = add i22 %shl_ln104_11, i22 %mul_ln104_12" [cnn.cpp:104]   --->   Operation 2748 'add' 'add_ln104_12' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_100 : Operation 2749 [2/3] (1.08ns) (grouped into DSP with root node add_ln104_13)   --->   "%mul_ln104_13 = mul i22 %sext_ln104_13, i22 %zext_ln104_1" [cnn.cpp:104]   --->   Operation 2749 'mul' 'mul_ln104_13' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_100 : Operation 2750 [1/1] (0.00ns)   --->   "%sext_ln104_14 = sext i16 %W3_load_14" [cnn.cpp:104]   --->   Operation 2750 'sext' 'sext_ln104_14' <Predicate = true> <Delay = 0.00>
ST_100 : Operation 2751 [3/3] (1.08ns) (grouped into DSP with root node add_ln104_14)   --->   "%mul_ln104_14 = mul i22 %sext_ln104_14, i22 %zext_ln104_2" [cnn.cpp:104]   --->   Operation 2751 'mul' 'mul_ln104_14' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_100 : Operation 2752 [1/1] (0.00ns)   --->   "%shl_ln104_23 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %sum_41, i6 0" [cnn.cpp:104]   --->   Operation 2752 'bitconcatenate' 'shl_ln104_23' <Predicate = true> <Delay = 0.00>
ST_100 : Operation 2753 [1/3] (0.00ns) (grouped into DSP with root node add_ln104_24)   --->   "%mul_ln104_24 = mul i22 %sext_ln104_24, i22 %zext_ln104" [cnn.cpp:104]   --->   Operation 2753 'mul' 'mul_ln104_24' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_100 : Operation 2754 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln104_24 = add i22 %shl_ln104_23, i22 %mul_ln104_24" [cnn.cpp:104]   --->   Operation 2754 'add' 'add_ln104_24' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_100 : Operation 2755 [2/3] (1.08ns) (grouped into DSP with root node add_ln104_25)   --->   "%mul_ln104_25 = mul i22 %sext_ln104_25, i22 %zext_ln104_1" [cnn.cpp:104]   --->   Operation 2755 'mul' 'mul_ln104_25' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_100 : Operation 2756 [1/1] (0.00ns)   --->   "%sext_ln104_26 = sext i16 %W3_load_26" [cnn.cpp:104]   --->   Operation 2756 'sext' 'sext_ln104_26' <Predicate = true> <Delay = 0.00>
ST_100 : Operation 2757 [3/3] (1.08ns) (grouped into DSP with root node add_ln104_26)   --->   "%mul_ln104_26 = mul i22 %sext_ln104_26, i22 %zext_ln104_2" [cnn.cpp:104]   --->   Operation 2757 'mul' 'mul_ln104_26' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_100 : Operation 2758 [1/2] (1.29ns)   --->   "%W3_load_33 = load i7 %W3_addr_33" [cnn.cpp:104]   --->   Operation 2758 'load' 'W3_load_33' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 120> <RAM>
ST_100 : Operation 2759 [1/1] (0.00ns)   --->   "%shl_ln104_35 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %sum_42, i6 0" [cnn.cpp:104]   --->   Operation 2759 'bitconcatenate' 'shl_ln104_35' <Predicate = true> <Delay = 0.00>
ST_100 : Operation 2760 [1/3] (0.00ns) (grouped into DSP with root node add_ln104_36)   --->   "%mul_ln104_36 = mul i22 %sext_ln104_36, i22 %zext_ln104" [cnn.cpp:104]   --->   Operation 2760 'mul' 'mul_ln104_36' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_100 : Operation 2761 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln104_36 = add i22 %shl_ln104_35, i22 %mul_ln104_36" [cnn.cpp:104]   --->   Operation 2761 'add' 'add_ln104_36' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_100 : Operation 2762 [2/3] (1.08ns) (grouped into DSP with root node add_ln104_37)   --->   "%mul_ln104_37 = mul i22 %sext_ln104_37, i22 %zext_ln104_1" [cnn.cpp:104]   --->   Operation 2762 'mul' 'mul_ln104_37' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_100 : Operation 2763 [1/1] (0.00ns)   --->   "%sext_ln104_38 = sext i16 %W3_load_38" [cnn.cpp:104]   --->   Operation 2763 'sext' 'sext_ln104_38' <Predicate = true> <Delay = 0.00>
ST_100 : Operation 2764 [3/3] (1.08ns) (grouped into DSP with root node add_ln104_38)   --->   "%mul_ln104_38 = mul i22 %sext_ln104_38, i22 %zext_ln104_2" [cnn.cpp:104]   --->   Operation 2764 'mul' 'mul_ln104_38' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_100 : Operation 2765 [1/2] (1.29ns)   --->   "%W3_load_45 = load i7 %W3_addr_45" [cnn.cpp:104]   --->   Operation 2765 'load' 'W3_load_45' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 120> <RAM>
ST_100 : Operation 2766 [1/1] (0.00ns)   --->   "%shl_ln104_47 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %sum_43, i6 0" [cnn.cpp:104]   --->   Operation 2766 'bitconcatenate' 'shl_ln104_47' <Predicate = true> <Delay = 0.00>
ST_100 : Operation 2767 [1/3] (0.00ns) (grouped into DSP with root node add_ln104_48)   --->   "%mul_ln104_48 = mul i22 %sext_ln104_48, i22 %zext_ln104" [cnn.cpp:104]   --->   Operation 2767 'mul' 'mul_ln104_48' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_100 : Operation 2768 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln104_48 = add i22 %shl_ln104_47, i22 %mul_ln104_48" [cnn.cpp:104]   --->   Operation 2768 'add' 'add_ln104_48' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_100 : Operation 2769 [2/3] (1.08ns) (grouped into DSP with root node add_ln104_49)   --->   "%mul_ln104_49 = mul i22 %sext_ln104_49, i22 %zext_ln104_1" [cnn.cpp:104]   --->   Operation 2769 'mul' 'mul_ln104_49' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_100 : Operation 2770 [1/1] (0.00ns)   --->   "%sext_ln104_50 = sext i16 %W3_load_50" [cnn.cpp:104]   --->   Operation 2770 'sext' 'sext_ln104_50' <Predicate = true> <Delay = 0.00>
ST_100 : Operation 2771 [3/3] (1.08ns) (grouped into DSP with root node add_ln104_50)   --->   "%mul_ln104_50 = mul i22 %sext_ln104_50, i22 %zext_ln104_2" [cnn.cpp:104]   --->   Operation 2771 'mul' 'mul_ln104_50' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_100 : Operation 2772 [2/2] (1.29ns)   --->   "%W3_load_57 = load i7 %W3_addr_57" [cnn.cpp:104]   --->   Operation 2772 'load' 'W3_load_57' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 120> <RAM>
ST_100 : Operation 2773 [1/1] (0.00ns)   --->   "%shl_ln104_59 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %sum_44, i6 0" [cnn.cpp:104]   --->   Operation 2773 'bitconcatenate' 'shl_ln104_59' <Predicate = true> <Delay = 0.00>
ST_100 : Operation 2774 [1/3] (0.00ns) (grouped into DSP with root node add_ln104_60)   --->   "%mul_ln104_60 = mul i22 %sext_ln104_60, i22 %zext_ln104" [cnn.cpp:104]   --->   Operation 2774 'mul' 'mul_ln104_60' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_100 : Operation 2775 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln104_60 = add i22 %shl_ln104_59, i22 %mul_ln104_60" [cnn.cpp:104]   --->   Operation 2775 'add' 'add_ln104_60' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_100 : Operation 2776 [2/3] (1.08ns) (grouped into DSP with root node add_ln104_61)   --->   "%mul_ln104_61 = mul i22 %sext_ln104_61, i22 %zext_ln104_1" [cnn.cpp:104]   --->   Operation 2776 'mul' 'mul_ln104_61' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_100 : Operation 2777 [1/1] (0.00ns)   --->   "%sext_ln104_62 = sext i16 %W3_load_62" [cnn.cpp:104]   --->   Operation 2777 'sext' 'sext_ln104_62' <Predicate = true> <Delay = 0.00>
ST_100 : Operation 2778 [3/3] (1.08ns) (grouped into DSP with root node add_ln104_62)   --->   "%mul_ln104_62 = mul i22 %sext_ln104_62, i22 %zext_ln104_2" [cnn.cpp:104]   --->   Operation 2778 'mul' 'mul_ln104_62' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_100 : Operation 2779 [2/2] (1.29ns)   --->   "%W3_load_69 = load i7 %W3_addr_69" [cnn.cpp:104]   --->   Operation 2779 'load' 'W3_load_69' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 120> <RAM>
ST_100 : Operation 2780 [1/1] (0.00ns)   --->   "%shl_ln104_71 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %sum_45, i6 0" [cnn.cpp:104]   --->   Operation 2780 'bitconcatenate' 'shl_ln104_71' <Predicate = true> <Delay = 0.00>
ST_100 : Operation 2781 [1/3] (0.00ns) (grouped into DSP with root node add_ln104_72)   --->   "%mul_ln104_72 = mul i22 %sext_ln104_72, i22 %zext_ln104" [cnn.cpp:104]   --->   Operation 2781 'mul' 'mul_ln104_72' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_100 : Operation 2782 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln104_72 = add i22 %shl_ln104_71, i22 %mul_ln104_72" [cnn.cpp:104]   --->   Operation 2782 'add' 'add_ln104_72' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_100 : Operation 2783 [2/3] (1.08ns) (grouped into DSP with root node add_ln104_73)   --->   "%mul_ln104_73 = mul i22 %sext_ln104_73, i22 %zext_ln104_1" [cnn.cpp:104]   --->   Operation 2783 'mul' 'mul_ln104_73' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_100 : Operation 2784 [1/1] (0.00ns)   --->   "%sext_ln104_74 = sext i16 %W3_load_74" [cnn.cpp:104]   --->   Operation 2784 'sext' 'sext_ln104_74' <Predicate = true> <Delay = 0.00>
ST_100 : Operation 2785 [3/3] (1.08ns) (grouped into DSP with root node add_ln104_74)   --->   "%mul_ln104_74 = mul i22 %sext_ln104_74, i22 %zext_ln104_2" [cnn.cpp:104]   --->   Operation 2785 'mul' 'mul_ln104_74' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_100 : Operation 2786 [1/1] (0.00ns)   --->   "%shl_ln104_83 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %sum_46, i6 0" [cnn.cpp:104]   --->   Operation 2786 'bitconcatenate' 'shl_ln104_83' <Predicate = true> <Delay = 0.00>
ST_100 : Operation 2787 [1/3] (0.00ns) (grouped into DSP with root node add_ln104_84)   --->   "%mul_ln104_84 = mul i22 %sext_ln104_84, i22 %zext_ln104" [cnn.cpp:104]   --->   Operation 2787 'mul' 'mul_ln104_84' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_100 : Operation 2788 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln104_84 = add i22 %shl_ln104_83, i22 %mul_ln104_84" [cnn.cpp:104]   --->   Operation 2788 'add' 'add_ln104_84' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_100 : Operation 2789 [2/3] (1.08ns) (grouped into DSP with root node add_ln104_85)   --->   "%mul_ln104_85 = mul i22 %sext_ln104_85, i22 %zext_ln104_1" [cnn.cpp:104]   --->   Operation 2789 'mul' 'mul_ln104_85' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_100 : Operation 2790 [1/1] (0.00ns)   --->   "%sext_ln104_86 = sext i16 %W3_load_86" [cnn.cpp:104]   --->   Operation 2790 'sext' 'sext_ln104_86' <Predicate = true> <Delay = 0.00>
ST_100 : Operation 2791 [3/3] (1.08ns) (grouped into DSP with root node add_ln104_86)   --->   "%mul_ln104_86 = mul i22 %sext_ln104_86, i22 %zext_ln104_2" [cnn.cpp:104]   --->   Operation 2791 'mul' 'mul_ln104_86' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_100 : Operation 2792 [1/2] (0.73ns)   --->   "%sum_47 = load i4 %b3_addr_8" [cnn.cpp:101]   --->   Operation 2792 'load' 'sum_47' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_100 : Operation 2793 [1/1] (0.00ns)   --->   "%shl_ln104_95 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %sum_47, i6 0" [cnn.cpp:104]   --->   Operation 2793 'bitconcatenate' 'shl_ln104_95' <Predicate = true> <Delay = 0.00>
ST_100 : Operation 2794 [1/3] (0.00ns) (grouped into DSP with root node add_ln104_96)   --->   "%mul_ln104_96 = mul i22 %sext_ln104_96, i22 %zext_ln104" [cnn.cpp:104]   --->   Operation 2794 'mul' 'mul_ln104_96' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_100 : Operation 2795 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln104_96 = add i22 %shl_ln104_95, i22 %mul_ln104_96" [cnn.cpp:104]   --->   Operation 2795 'add' 'add_ln104_96' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_100 : Operation 2796 [2/3] (1.08ns) (grouped into DSP with root node add_ln104_97)   --->   "%mul_ln104_97 = mul i22 %sext_ln104_97, i22 %zext_ln104_1" [cnn.cpp:104]   --->   Operation 2796 'mul' 'mul_ln104_97' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_100 : Operation 2797 [1/1] (0.00ns)   --->   "%sext_ln104_98 = sext i16 %W3_load_98" [cnn.cpp:104]   --->   Operation 2797 'sext' 'sext_ln104_98' <Predicate = true> <Delay = 0.00>
ST_100 : Operation 2798 [3/3] (1.08ns) (grouped into DSP with root node add_ln104_98)   --->   "%mul_ln104_98 = mul i22 %sext_ln104_98, i22 %zext_ln104_2" [cnn.cpp:104]   --->   Operation 2798 'mul' 'mul_ln104_98' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_100 : Operation 2799 [1/2] (0.73ns)   --->   "%sum_48 = load i4 %b3_addr_9" [cnn.cpp:101]   --->   Operation 2799 'load' 'sum_48' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_100 : Operation 2800 [1/1] (0.00ns)   --->   "%shl_ln104_107 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %sum_48, i6 0" [cnn.cpp:104]   --->   Operation 2800 'bitconcatenate' 'shl_ln104_107' <Predicate = true> <Delay = 0.00>
ST_100 : Operation 2801 [1/3] (0.00ns) (grouped into DSP with root node add_ln104_108)   --->   "%mul_ln104_108 = mul i22 %sext_ln104_108, i22 %zext_ln104" [cnn.cpp:104]   --->   Operation 2801 'mul' 'mul_ln104_108' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_100 : Operation 2802 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln104_108 = add i22 %shl_ln104_107, i22 %mul_ln104_108" [cnn.cpp:104]   --->   Operation 2802 'add' 'add_ln104_108' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_100 : Operation 2803 [2/3] (1.08ns) (grouped into DSP with root node add_ln104_109)   --->   "%mul_ln104_109 = mul i22 %sext_ln104_109, i22 %zext_ln104_1" [cnn.cpp:104]   --->   Operation 2803 'mul' 'mul_ln104_109' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_100 : Operation 2804 [1/1] (0.00ns)   --->   "%sext_ln104_110 = sext i16 %W3_load_110" [cnn.cpp:104]   --->   Operation 2804 'sext' 'sext_ln104_110' <Predicate = true> <Delay = 0.00>
ST_100 : Operation 2805 [3/3] (1.08ns) (grouped into DSP with root node add_ln104_110)   --->   "%mul_ln104_110 = mul i22 %sext_ln104_110, i22 %zext_ln104_2" [cnn.cpp:104]   --->   Operation 2805 'mul' 'mul_ln104_110' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 101 <SV = 100> <Delay = 2.38>
ST_101 : Operation 2806 [1/1] (0.00ns)   --->   "%W2_addr_138 = getelementptr i16 %W2, i64 0, i64 138" [cnn.cpp:93]   --->   Operation 2806 'getelementptr' 'W2_addr_138' <Predicate = true> <Delay = 0.00>
ST_101 : Operation 2807 [1/1] (0.00ns)   --->   "%W2_addr_151 = getelementptr i16 %W2, i64 0, i64 151" [cnn.cpp:93]   --->   Operation 2807 'getelementptr' 'W2_addr_151' <Predicate = true> <Delay = 0.00>
ST_101 : Operation 2808 [1/1] (0.00ns)   --->   "%W3_addr_81 = getelementptr i16 %W3, i64 0, i64 81" [cnn.cpp:104]   --->   Operation 2808 'getelementptr' 'W3_addr_81' <Predicate = true> <Delay = 0.00>
ST_101 : Operation 2809 [1/1] (0.00ns)   --->   "%W3_addr_93 = getelementptr i16 %W3, i64 0, i64 93" [cnn.cpp:104]   --->   Operation 2809 'getelementptr' 'W3_addr_93' <Predicate = true> <Delay = 0.00>
ST_101 : Operation 2810 [1/1] (0.00ns)   --->   "%shl_ln93_110 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %tmp_214, i6 0" [cnn.cpp:93]   --->   Operation 2810 'bitconcatenate' 'shl_ln93_110' <Predicate = true> <Delay = 0.00>
ST_101 : Operation 2811 [1/3] (0.00ns) (grouped into DSP with root node add_ln93_111)   --->   "%mul_ln93_111 = mul i22 %sext_ln93_111, i22 %zext_ln93_13" [cnn.cpp:93]   --->   Operation 2811 'mul' 'mul_ln93_111' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_101 : Operation 2812 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln93_111 = add i22 %shl_ln93_110, i22 %mul_ln93_111" [cnn.cpp:93]   --->   Operation 2812 'add' 'add_ln93_111' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_101 : Operation 2813 [1/1] (0.00ns)   --->   "%shl_ln93_123 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %tmp_227, i6 0" [cnn.cpp:93]   --->   Operation 2813 'bitconcatenate' 'shl_ln93_123' <Predicate = true> <Delay = 0.00>
ST_101 : Operation 2814 [1/3] (0.00ns) (grouped into DSP with root node add_ln93_124)   --->   "%mul_ln93_124 = mul i22 %sext_ln93_124, i22 %zext_ln93_12" [cnn.cpp:93]   --->   Operation 2814 'mul' 'mul_ln93_124' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_101 : Operation 2815 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln93_124 = add i22 %shl_ln93_123, i22 %mul_ln93_124" [cnn.cpp:93]   --->   Operation 2815 'add' 'add_ln93_124' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_101 : Operation 2816 [1/2] (1.29ns)   --->   "%W2_load_125 = load i8 %W2_addr_125" [cnn.cpp:93]   --->   Operation 2816 'load' 'W2_load_125' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 168> <RAM>
ST_101 : Operation 2817 [1/1] (0.00ns)   --->   "%sext_ln93_125 = sext i16 %W2_load_125" [cnn.cpp:93]   --->   Operation 2817 'sext' 'sext_ln93_125' <Predicate = true> <Delay = 0.00>
ST_101 : Operation 2818 [3/3] (1.08ns) (grouped into DSP with root node add_ln93_125)   --->   "%mul_ln93_125 = mul i22 %sext_ln93_125, i22 %zext_ln93_13" [cnn.cpp:93]   --->   Operation 2818 'mul' 'mul_ln93_125' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_101 : Operation 2819 [2/3] (1.08ns) (grouped into DSP with root node add_ln93_137)   --->   "%mul_ln93_137 = mul i22 %sext_ln93_137, i22 %zext_ln93_11" [cnn.cpp:93]   --->   Operation 2819 'mul' 'mul_ln93_137' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_101 : Operation 2820 [2/2] (1.29ns)   --->   "%W2_load_138 = load i8 %W2_addr_138" [cnn.cpp:93]   --->   Operation 2820 'load' 'W2_load_138' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 168> <RAM>
ST_101 : Operation 2821 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln93_149 = add i22 %shl_ln93_148, i22 %mul_ln93_149" [cnn.cpp:93]   --->   Operation 2821 'add' 'add_ln93_149' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_101 : Operation 2822 [1/1] (0.00ns)   --->   "%tmp_253 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %add_ln93_149, i32 6, i32 21" [cnn.cpp:93]   --->   Operation 2822 'partselect' 'tmp_253' <Predicate = true> <Delay = 0.00>
ST_101 : Operation 2823 [2/3] (1.08ns) (grouped into DSP with root node add_ln93_150)   --->   "%mul_ln93_150 = mul i22 %sext_ln93_150, i22 %zext_ln93_10" [cnn.cpp:93]   --->   Operation 2823 'mul' 'mul_ln93_150' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_101 : Operation 2824 [2/2] (1.29ns)   --->   "%W2_load_151 = load i8 %W2_addr_151" [cnn.cpp:93]   --->   Operation 2824 'load' 'W2_load_151' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 168> <RAM>
ST_101 : Operation 2825 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln93_162 = add i22 %shl_ln93_161, i22 %mul_ln93_162" [cnn.cpp:93]   --->   Operation 2825 'add' 'add_ln93_162' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_101 : Operation 2826 [1/2] (1.29ns)   --->   "%W2_load_163 = load i8 %W2_addr_163" [cnn.cpp:93]   --->   Operation 2826 'load' 'W2_load_163' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 168> <RAM>
ST_101 : Operation 2827 [1/1] (0.00ns)   --->   "%sext_ln93_163 = sext i16 %W2_load_163" [cnn.cpp:93]   --->   Operation 2827 'sext' 'sext_ln93_163' <Predicate = true> <Delay = 0.00>
ST_101 : Operation 2828 [1/1] (0.00ns)   --->   "%tmp_266 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %add_ln93_162, i32 6, i32 21" [cnn.cpp:93]   --->   Operation 2828 'partselect' 'tmp_266' <Predicate = true> <Delay = 0.00>
ST_101 : Operation 2829 [3/3] (1.08ns) (grouped into DSP with root node add_ln93_163)   --->   "%mul_ln93_163 = mul i22 %sext_ln93_163, i22 %zext_ln93_9" [cnn.cpp:93]   --->   Operation 2829 'mul' 'mul_ln93_163' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_101 : Operation 2830 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln104 = add i22 %shl_ln3, i22 %mul_ln104" [cnn.cpp:104]   --->   Operation 2830 'add' 'add_ln104' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_101 : Operation 2831 [1/1] (0.00ns)   --->   "%tmp_272 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %add_ln104, i32 6, i32 21" [cnn.cpp:104]   --->   Operation 2831 'partselect' 'tmp_272' <Predicate = true> <Delay = 0.00>
ST_101 : Operation 2832 [1/1] (0.00ns)   --->   "%shl_ln104_1 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %tmp_272, i6 0" [cnn.cpp:104]   --->   Operation 2832 'bitconcatenate' 'shl_ln104_1' <Predicate = true> <Delay = 0.00>
ST_101 : Operation 2833 [1/3] (0.00ns) (grouped into DSP with root node add_ln104_1)   --->   "%mul_ln104_1 = mul i22 %sext_ln104_1, i22 %zext_ln104_1" [cnn.cpp:104]   --->   Operation 2833 'mul' 'mul_ln104_1' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_101 : Operation 2834 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln104_1 = add i22 %shl_ln104_1, i22 %mul_ln104_1" [cnn.cpp:104]   --->   Operation 2834 'add' 'add_ln104_1' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_101 : Operation 2835 [2/3] (1.08ns) (grouped into DSP with root node add_ln104_2)   --->   "%mul_ln104_2 = mul i22 %sext_ln104_2, i22 %zext_ln104_2" [cnn.cpp:104]   --->   Operation 2835 'mul' 'mul_ln104_2' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_101 : Operation 2836 [1/1] (0.00ns)   --->   "%sext_ln104_3 = sext i16 %W3_load_3" [cnn.cpp:104]   --->   Operation 2836 'sext' 'sext_ln104_3' <Predicate = true> <Delay = 0.00>
ST_101 : Operation 2837 [1/1] (0.00ns)   --->   "%zext_ln104_3 = zext i15 %output_fc2_3" [cnn.cpp:104]   --->   Operation 2837 'zext' 'zext_ln104_3' <Predicate = true> <Delay = 0.00>
ST_101 : Operation 2838 [3/3] (1.08ns) (grouped into DSP with root node add_ln104_3)   --->   "%mul_ln104_3 = mul i22 %sext_ln104_3, i22 %zext_ln104_3" [cnn.cpp:104]   --->   Operation 2838 'mul' 'mul_ln104_3' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_101 : Operation 2839 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln104_12 = add i22 %shl_ln104_11, i22 %mul_ln104_12" [cnn.cpp:104]   --->   Operation 2839 'add' 'add_ln104_12' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_101 : Operation 2840 [1/1] (0.00ns)   --->   "%tmp_283 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %add_ln104_12, i32 6, i32 21" [cnn.cpp:104]   --->   Operation 2840 'partselect' 'tmp_283' <Predicate = true> <Delay = 0.00>
ST_101 : Operation 2841 [1/1] (0.00ns)   --->   "%shl_ln104_12 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %tmp_283, i6 0" [cnn.cpp:104]   --->   Operation 2841 'bitconcatenate' 'shl_ln104_12' <Predicate = true> <Delay = 0.00>
ST_101 : Operation 2842 [1/3] (0.00ns) (grouped into DSP with root node add_ln104_13)   --->   "%mul_ln104_13 = mul i22 %sext_ln104_13, i22 %zext_ln104_1" [cnn.cpp:104]   --->   Operation 2842 'mul' 'mul_ln104_13' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_101 : Operation 2843 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln104_13 = add i22 %shl_ln104_12, i22 %mul_ln104_13" [cnn.cpp:104]   --->   Operation 2843 'add' 'add_ln104_13' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_101 : Operation 2844 [2/3] (1.08ns) (grouped into DSP with root node add_ln104_14)   --->   "%mul_ln104_14 = mul i22 %sext_ln104_14, i22 %zext_ln104_2" [cnn.cpp:104]   --->   Operation 2844 'mul' 'mul_ln104_14' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_101 : Operation 2845 [1/1] (0.00ns)   --->   "%sext_ln104_15 = sext i16 %W3_load_15" [cnn.cpp:104]   --->   Operation 2845 'sext' 'sext_ln104_15' <Predicate = true> <Delay = 0.00>
ST_101 : Operation 2846 [3/3] (1.08ns) (grouped into DSP with root node add_ln104_15)   --->   "%mul_ln104_15 = mul i22 %sext_ln104_15, i22 %zext_ln104_3" [cnn.cpp:104]   --->   Operation 2846 'mul' 'mul_ln104_15' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_101 : Operation 2847 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln104_24 = add i22 %shl_ln104_23, i22 %mul_ln104_24" [cnn.cpp:104]   --->   Operation 2847 'add' 'add_ln104_24' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_101 : Operation 2848 [1/1] (0.00ns)   --->   "%tmp_294 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %add_ln104_24, i32 6, i32 21" [cnn.cpp:104]   --->   Operation 2848 'partselect' 'tmp_294' <Predicate = true> <Delay = 0.00>
ST_101 : Operation 2849 [1/1] (0.00ns)   --->   "%shl_ln104_24 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %tmp_294, i6 0" [cnn.cpp:104]   --->   Operation 2849 'bitconcatenate' 'shl_ln104_24' <Predicate = true> <Delay = 0.00>
ST_101 : Operation 2850 [1/3] (0.00ns) (grouped into DSP with root node add_ln104_25)   --->   "%mul_ln104_25 = mul i22 %sext_ln104_25, i22 %zext_ln104_1" [cnn.cpp:104]   --->   Operation 2850 'mul' 'mul_ln104_25' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_101 : Operation 2851 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln104_25 = add i22 %shl_ln104_24, i22 %mul_ln104_25" [cnn.cpp:104]   --->   Operation 2851 'add' 'add_ln104_25' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_101 : Operation 2852 [2/3] (1.08ns) (grouped into DSP with root node add_ln104_26)   --->   "%mul_ln104_26 = mul i22 %sext_ln104_26, i22 %zext_ln104_2" [cnn.cpp:104]   --->   Operation 2852 'mul' 'mul_ln104_26' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_101 : Operation 2853 [1/1] (0.00ns)   --->   "%sext_ln104_27 = sext i16 %W3_load_27" [cnn.cpp:104]   --->   Operation 2853 'sext' 'sext_ln104_27' <Predicate = true> <Delay = 0.00>
ST_101 : Operation 2854 [3/3] (1.08ns) (grouped into DSP with root node add_ln104_27)   --->   "%mul_ln104_27 = mul i22 %sext_ln104_27, i22 %zext_ln104_3" [cnn.cpp:104]   --->   Operation 2854 'mul' 'mul_ln104_27' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_101 : Operation 2855 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln104_36 = add i22 %shl_ln104_35, i22 %mul_ln104_36" [cnn.cpp:104]   --->   Operation 2855 'add' 'add_ln104_36' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_101 : Operation 2856 [1/1] (0.00ns)   --->   "%tmp_305 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %add_ln104_36, i32 6, i32 21" [cnn.cpp:104]   --->   Operation 2856 'partselect' 'tmp_305' <Predicate = true> <Delay = 0.00>
ST_101 : Operation 2857 [1/1] (0.00ns)   --->   "%shl_ln104_36 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %tmp_305, i6 0" [cnn.cpp:104]   --->   Operation 2857 'bitconcatenate' 'shl_ln104_36' <Predicate = true> <Delay = 0.00>
ST_101 : Operation 2858 [1/3] (0.00ns) (grouped into DSP with root node add_ln104_37)   --->   "%mul_ln104_37 = mul i22 %sext_ln104_37, i22 %zext_ln104_1" [cnn.cpp:104]   --->   Operation 2858 'mul' 'mul_ln104_37' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_101 : Operation 2859 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln104_37 = add i22 %shl_ln104_36, i22 %mul_ln104_37" [cnn.cpp:104]   --->   Operation 2859 'add' 'add_ln104_37' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_101 : Operation 2860 [2/3] (1.08ns) (grouped into DSP with root node add_ln104_38)   --->   "%mul_ln104_38 = mul i22 %sext_ln104_38, i22 %zext_ln104_2" [cnn.cpp:104]   --->   Operation 2860 'mul' 'mul_ln104_38' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_101 : Operation 2861 [1/1] (0.00ns)   --->   "%sext_ln104_39 = sext i16 %W3_load_39" [cnn.cpp:104]   --->   Operation 2861 'sext' 'sext_ln104_39' <Predicate = true> <Delay = 0.00>
ST_101 : Operation 2862 [3/3] (1.08ns) (grouped into DSP with root node add_ln104_39)   --->   "%mul_ln104_39 = mul i22 %sext_ln104_39, i22 %zext_ln104_3" [cnn.cpp:104]   --->   Operation 2862 'mul' 'mul_ln104_39' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_101 : Operation 2863 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln104_48 = add i22 %shl_ln104_47, i22 %mul_ln104_48" [cnn.cpp:104]   --->   Operation 2863 'add' 'add_ln104_48' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_101 : Operation 2864 [1/1] (0.00ns)   --->   "%tmp_316 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %add_ln104_48, i32 6, i32 21" [cnn.cpp:104]   --->   Operation 2864 'partselect' 'tmp_316' <Predicate = true> <Delay = 0.00>
ST_101 : Operation 2865 [1/1] (0.00ns)   --->   "%shl_ln104_48 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %tmp_316, i6 0" [cnn.cpp:104]   --->   Operation 2865 'bitconcatenate' 'shl_ln104_48' <Predicate = true> <Delay = 0.00>
ST_101 : Operation 2866 [1/3] (0.00ns) (grouped into DSP with root node add_ln104_49)   --->   "%mul_ln104_49 = mul i22 %sext_ln104_49, i22 %zext_ln104_1" [cnn.cpp:104]   --->   Operation 2866 'mul' 'mul_ln104_49' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_101 : Operation 2867 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln104_49 = add i22 %shl_ln104_48, i22 %mul_ln104_49" [cnn.cpp:104]   --->   Operation 2867 'add' 'add_ln104_49' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_101 : Operation 2868 [2/3] (1.08ns) (grouped into DSP with root node add_ln104_50)   --->   "%mul_ln104_50 = mul i22 %sext_ln104_50, i22 %zext_ln104_2" [cnn.cpp:104]   --->   Operation 2868 'mul' 'mul_ln104_50' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_101 : Operation 2869 [1/1] (0.00ns)   --->   "%sext_ln104_51 = sext i16 %W3_load_51" [cnn.cpp:104]   --->   Operation 2869 'sext' 'sext_ln104_51' <Predicate = true> <Delay = 0.00>
ST_101 : Operation 2870 [3/3] (1.08ns) (grouped into DSP with root node add_ln104_51)   --->   "%mul_ln104_51 = mul i22 %sext_ln104_51, i22 %zext_ln104_3" [cnn.cpp:104]   --->   Operation 2870 'mul' 'mul_ln104_51' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_101 : Operation 2871 [1/2] (1.29ns)   --->   "%W3_load_57 = load i7 %W3_addr_57" [cnn.cpp:104]   --->   Operation 2871 'load' 'W3_load_57' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 120> <RAM>
ST_101 : Operation 2872 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln104_60 = add i22 %shl_ln104_59, i22 %mul_ln104_60" [cnn.cpp:104]   --->   Operation 2872 'add' 'add_ln104_60' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_101 : Operation 2873 [1/1] (0.00ns)   --->   "%tmp_327 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %add_ln104_60, i32 6, i32 21" [cnn.cpp:104]   --->   Operation 2873 'partselect' 'tmp_327' <Predicate = true> <Delay = 0.00>
ST_101 : Operation 2874 [1/1] (0.00ns)   --->   "%shl_ln104_60 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %tmp_327, i6 0" [cnn.cpp:104]   --->   Operation 2874 'bitconcatenate' 'shl_ln104_60' <Predicate = true> <Delay = 0.00>
ST_101 : Operation 2875 [1/3] (0.00ns) (grouped into DSP with root node add_ln104_61)   --->   "%mul_ln104_61 = mul i22 %sext_ln104_61, i22 %zext_ln104_1" [cnn.cpp:104]   --->   Operation 2875 'mul' 'mul_ln104_61' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_101 : Operation 2876 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln104_61 = add i22 %shl_ln104_60, i22 %mul_ln104_61" [cnn.cpp:104]   --->   Operation 2876 'add' 'add_ln104_61' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_101 : Operation 2877 [2/3] (1.08ns) (grouped into DSP with root node add_ln104_62)   --->   "%mul_ln104_62 = mul i22 %sext_ln104_62, i22 %zext_ln104_2" [cnn.cpp:104]   --->   Operation 2877 'mul' 'mul_ln104_62' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_101 : Operation 2878 [1/1] (0.00ns)   --->   "%sext_ln104_63 = sext i16 %W3_load_63" [cnn.cpp:104]   --->   Operation 2878 'sext' 'sext_ln104_63' <Predicate = true> <Delay = 0.00>
ST_101 : Operation 2879 [3/3] (1.08ns) (grouped into DSP with root node add_ln104_63)   --->   "%mul_ln104_63 = mul i22 %sext_ln104_63, i22 %zext_ln104_3" [cnn.cpp:104]   --->   Operation 2879 'mul' 'mul_ln104_63' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_101 : Operation 2880 [1/2] (1.29ns)   --->   "%W3_load_69 = load i7 %W3_addr_69" [cnn.cpp:104]   --->   Operation 2880 'load' 'W3_load_69' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 120> <RAM>
ST_101 : Operation 2881 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln104_72 = add i22 %shl_ln104_71, i22 %mul_ln104_72" [cnn.cpp:104]   --->   Operation 2881 'add' 'add_ln104_72' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_101 : Operation 2882 [1/1] (0.00ns)   --->   "%tmp_338 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %add_ln104_72, i32 6, i32 21" [cnn.cpp:104]   --->   Operation 2882 'partselect' 'tmp_338' <Predicate = true> <Delay = 0.00>
ST_101 : Operation 2883 [1/1] (0.00ns)   --->   "%shl_ln104_72 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %tmp_338, i6 0" [cnn.cpp:104]   --->   Operation 2883 'bitconcatenate' 'shl_ln104_72' <Predicate = true> <Delay = 0.00>
ST_101 : Operation 2884 [1/3] (0.00ns) (grouped into DSP with root node add_ln104_73)   --->   "%mul_ln104_73 = mul i22 %sext_ln104_73, i22 %zext_ln104_1" [cnn.cpp:104]   --->   Operation 2884 'mul' 'mul_ln104_73' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_101 : Operation 2885 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln104_73 = add i22 %shl_ln104_72, i22 %mul_ln104_73" [cnn.cpp:104]   --->   Operation 2885 'add' 'add_ln104_73' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_101 : Operation 2886 [2/3] (1.08ns) (grouped into DSP with root node add_ln104_74)   --->   "%mul_ln104_74 = mul i22 %sext_ln104_74, i22 %zext_ln104_2" [cnn.cpp:104]   --->   Operation 2886 'mul' 'mul_ln104_74' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_101 : Operation 2887 [1/1] (0.00ns)   --->   "%sext_ln104_75 = sext i16 %W3_load_75" [cnn.cpp:104]   --->   Operation 2887 'sext' 'sext_ln104_75' <Predicate = true> <Delay = 0.00>
ST_101 : Operation 2888 [3/3] (1.08ns) (grouped into DSP with root node add_ln104_75)   --->   "%mul_ln104_75 = mul i22 %sext_ln104_75, i22 %zext_ln104_3" [cnn.cpp:104]   --->   Operation 2888 'mul' 'mul_ln104_75' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_101 : Operation 2889 [2/2] (1.29ns)   --->   "%W3_load_81 = load i7 %W3_addr_81" [cnn.cpp:104]   --->   Operation 2889 'load' 'W3_load_81' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 120> <RAM>
ST_101 : Operation 2890 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln104_84 = add i22 %shl_ln104_83, i22 %mul_ln104_84" [cnn.cpp:104]   --->   Operation 2890 'add' 'add_ln104_84' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_101 : Operation 2891 [1/1] (0.00ns)   --->   "%tmp_349 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %add_ln104_84, i32 6, i32 21" [cnn.cpp:104]   --->   Operation 2891 'partselect' 'tmp_349' <Predicate = true> <Delay = 0.00>
ST_101 : Operation 2892 [1/1] (0.00ns)   --->   "%shl_ln104_84 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %tmp_349, i6 0" [cnn.cpp:104]   --->   Operation 2892 'bitconcatenate' 'shl_ln104_84' <Predicate = true> <Delay = 0.00>
ST_101 : Operation 2893 [1/3] (0.00ns) (grouped into DSP with root node add_ln104_85)   --->   "%mul_ln104_85 = mul i22 %sext_ln104_85, i22 %zext_ln104_1" [cnn.cpp:104]   --->   Operation 2893 'mul' 'mul_ln104_85' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_101 : Operation 2894 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln104_85 = add i22 %shl_ln104_84, i22 %mul_ln104_85" [cnn.cpp:104]   --->   Operation 2894 'add' 'add_ln104_85' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_101 : Operation 2895 [2/3] (1.08ns) (grouped into DSP with root node add_ln104_86)   --->   "%mul_ln104_86 = mul i22 %sext_ln104_86, i22 %zext_ln104_2" [cnn.cpp:104]   --->   Operation 2895 'mul' 'mul_ln104_86' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_101 : Operation 2896 [1/1] (0.00ns)   --->   "%sext_ln104_87 = sext i16 %W3_load_87" [cnn.cpp:104]   --->   Operation 2896 'sext' 'sext_ln104_87' <Predicate = true> <Delay = 0.00>
ST_101 : Operation 2897 [3/3] (1.08ns) (grouped into DSP with root node add_ln104_87)   --->   "%mul_ln104_87 = mul i22 %sext_ln104_87, i22 %zext_ln104_3" [cnn.cpp:104]   --->   Operation 2897 'mul' 'mul_ln104_87' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_101 : Operation 2898 [2/2] (1.29ns)   --->   "%W3_load_93 = load i7 %W3_addr_93" [cnn.cpp:104]   --->   Operation 2898 'load' 'W3_load_93' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 120> <RAM>
ST_101 : Operation 2899 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln104_96 = add i22 %shl_ln104_95, i22 %mul_ln104_96" [cnn.cpp:104]   --->   Operation 2899 'add' 'add_ln104_96' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_101 : Operation 2900 [1/1] (0.00ns)   --->   "%tmp_360 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %add_ln104_96, i32 6, i32 21" [cnn.cpp:104]   --->   Operation 2900 'partselect' 'tmp_360' <Predicate = true> <Delay = 0.00>
ST_101 : Operation 2901 [1/1] (0.00ns)   --->   "%shl_ln104_96 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %tmp_360, i6 0" [cnn.cpp:104]   --->   Operation 2901 'bitconcatenate' 'shl_ln104_96' <Predicate = true> <Delay = 0.00>
ST_101 : Operation 2902 [1/3] (0.00ns) (grouped into DSP with root node add_ln104_97)   --->   "%mul_ln104_97 = mul i22 %sext_ln104_97, i22 %zext_ln104_1" [cnn.cpp:104]   --->   Operation 2902 'mul' 'mul_ln104_97' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_101 : Operation 2903 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln104_97 = add i22 %shl_ln104_96, i22 %mul_ln104_97" [cnn.cpp:104]   --->   Operation 2903 'add' 'add_ln104_97' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_101 : Operation 2904 [2/3] (1.08ns) (grouped into DSP with root node add_ln104_98)   --->   "%mul_ln104_98 = mul i22 %sext_ln104_98, i22 %zext_ln104_2" [cnn.cpp:104]   --->   Operation 2904 'mul' 'mul_ln104_98' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_101 : Operation 2905 [1/1] (0.00ns)   --->   "%sext_ln104_99 = sext i16 %W3_load_99" [cnn.cpp:104]   --->   Operation 2905 'sext' 'sext_ln104_99' <Predicate = true> <Delay = 0.00>
ST_101 : Operation 2906 [3/3] (1.08ns) (grouped into DSP with root node add_ln104_99)   --->   "%mul_ln104_99 = mul i22 %sext_ln104_99, i22 %zext_ln104_3" [cnn.cpp:104]   --->   Operation 2906 'mul' 'mul_ln104_99' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_101 : Operation 2907 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln104_108 = add i22 %shl_ln104_107, i22 %mul_ln104_108" [cnn.cpp:104]   --->   Operation 2907 'add' 'add_ln104_108' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_101 : Operation 2908 [1/1] (0.00ns)   --->   "%tmp_371 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %add_ln104_108, i32 6, i32 21" [cnn.cpp:104]   --->   Operation 2908 'partselect' 'tmp_371' <Predicate = true> <Delay = 0.00>
ST_101 : Operation 2909 [1/1] (0.00ns)   --->   "%shl_ln104_108 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %tmp_371, i6 0" [cnn.cpp:104]   --->   Operation 2909 'bitconcatenate' 'shl_ln104_108' <Predicate = true> <Delay = 0.00>
ST_101 : Operation 2910 [1/3] (0.00ns) (grouped into DSP with root node add_ln104_109)   --->   "%mul_ln104_109 = mul i22 %sext_ln104_109, i22 %zext_ln104_1" [cnn.cpp:104]   --->   Operation 2910 'mul' 'mul_ln104_109' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_101 : Operation 2911 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln104_109 = add i22 %shl_ln104_108, i22 %mul_ln104_109" [cnn.cpp:104]   --->   Operation 2911 'add' 'add_ln104_109' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_101 : Operation 2912 [2/3] (1.08ns) (grouped into DSP with root node add_ln104_110)   --->   "%mul_ln104_110 = mul i22 %sext_ln104_110, i22 %zext_ln104_2" [cnn.cpp:104]   --->   Operation 2912 'mul' 'mul_ln104_110' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_101 : Operation 2913 [1/1] (0.00ns)   --->   "%sext_ln104_111 = sext i16 %W3_load_111" [cnn.cpp:104]   --->   Operation 2913 'sext' 'sext_ln104_111' <Predicate = true> <Delay = 0.00>
ST_101 : Operation 2914 [3/3] (1.08ns) (grouped into DSP with root node add_ln104_111)   --->   "%mul_ln104_111 = mul i22 %sext_ln104_111, i22 %zext_ln104_3" [cnn.cpp:104]   --->   Operation 2914 'mul' 'mul_ln104_111' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 102 <SV = 101> <Delay = 2.38>
ST_102 : Operation 2915 [1/1] (0.00ns)   --->   "%W2_addr_139 = getelementptr i16 %W2, i64 0, i64 139" [cnn.cpp:93]   --->   Operation 2915 'getelementptr' 'W2_addr_139' <Predicate = true> <Delay = 0.00>
ST_102 : Operation 2916 [1/1] (0.00ns)   --->   "%W2_addr_164 = getelementptr i16 %W2, i64 0, i64 164" [cnn.cpp:93]   --->   Operation 2916 'getelementptr' 'W2_addr_164' <Predicate = true> <Delay = 0.00>
ST_102 : Operation 2917 [1/1] (0.00ns)   --->   "%W3_addr_105 = getelementptr i16 %W3, i64 0, i64 105" [cnn.cpp:104]   --->   Operation 2917 'getelementptr' 'W3_addr_105' <Predicate = true> <Delay = 0.00>
ST_102 : Operation 2918 [1/1] (0.00ns)   --->   "%W3_addr_117 = getelementptr i16 %W3, i64 0, i64 117" [cnn.cpp:104]   --->   Operation 2918 'getelementptr' 'W3_addr_117' <Predicate = true> <Delay = 0.00>
ST_102 : Operation 2919 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln93_111 = add i22 %shl_ln93_110, i22 %mul_ln93_111" [cnn.cpp:93]   --->   Operation 2919 'add' 'add_ln93_111' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_102 : Operation 2920 [1/1] (0.00ns)   --->   "%trunc_ln95_7 = partselect i15 @_ssdm_op_PartSelect.i15.i22.i32.i32, i22 %add_ln93_111, i32 6, i32 20" [cnn.cpp:95]   --->   Operation 2920 'partselect' 'trunc_ln95_7' <Predicate = true> <Delay = 0.00>
ST_102 : Operation 2921 [1/1] (0.00ns)   --->   "%tmp_215 = bitselect i1 @_ssdm_op_BitSelect.i1.i22.i32, i22 %add_ln93_111, i32 21" [cnn.cpp:95]   --->   Operation 2921 'bitselect' 'tmp_215' <Predicate = true> <Delay = 0.00>
ST_102 : Operation 2922 [1/1] (0.35ns)   --->   "%output_fc2_7 = select i1 %tmp_215, i15 0, i15 %trunc_ln95_7" [cnn.cpp:95]   --->   Operation 2922 'select' 'output_fc2_7' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_102 : Operation 2923 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln93_124 = add i22 %shl_ln93_123, i22 %mul_ln93_124" [cnn.cpp:93]   --->   Operation 2923 'add' 'add_ln93_124' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_102 : Operation 2924 [1/1] (0.00ns)   --->   "%tmp_228 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %add_ln93_124, i32 6, i32 21" [cnn.cpp:93]   --->   Operation 2924 'partselect' 'tmp_228' <Predicate = true> <Delay = 0.00>
ST_102 : Operation 2925 [2/3] (1.08ns) (grouped into DSP with root node add_ln93_125)   --->   "%mul_ln93_125 = mul i22 %sext_ln93_125, i22 %zext_ln93_13" [cnn.cpp:93]   --->   Operation 2925 'mul' 'mul_ln93_125' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_102 : Operation 2926 [1/1] (0.00ns)   --->   "%shl_ln93_136 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %tmp_240, i6 0" [cnn.cpp:93]   --->   Operation 2926 'bitconcatenate' 'shl_ln93_136' <Predicate = true> <Delay = 0.00>
ST_102 : Operation 2927 [1/3] (0.00ns) (grouped into DSP with root node add_ln93_137)   --->   "%mul_ln93_137 = mul i22 %sext_ln93_137, i22 %zext_ln93_11" [cnn.cpp:93]   --->   Operation 2927 'mul' 'mul_ln93_137' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_102 : Operation 2928 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln93_137 = add i22 %shl_ln93_136, i22 %mul_ln93_137" [cnn.cpp:93]   --->   Operation 2928 'add' 'add_ln93_137' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_102 : Operation 2929 [1/2] (1.29ns)   --->   "%W2_load_138 = load i8 %W2_addr_138" [cnn.cpp:93]   --->   Operation 2929 'load' 'W2_load_138' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 168> <RAM>
ST_102 : Operation 2930 [1/1] (0.00ns)   --->   "%sext_ln93_138 = sext i16 %W2_load_138" [cnn.cpp:93]   --->   Operation 2930 'sext' 'sext_ln93_138' <Predicate = true> <Delay = 0.00>
ST_102 : Operation 2931 [3/3] (1.08ns) (grouped into DSP with root node add_ln93_138)   --->   "%mul_ln93_138 = mul i22 %sext_ln93_138, i22 %zext_ln93_12" [cnn.cpp:93]   --->   Operation 2931 'mul' 'mul_ln93_138' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_102 : Operation 2932 [2/2] (1.29ns)   --->   "%W2_load_139 = load i8 %W2_addr_139" [cnn.cpp:93]   --->   Operation 2932 'load' 'W2_load_139' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 168> <RAM>
ST_102 : Operation 2933 [1/1] (0.00ns)   --->   "%shl_ln93_149 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %tmp_253, i6 0" [cnn.cpp:93]   --->   Operation 2933 'bitconcatenate' 'shl_ln93_149' <Predicate = true> <Delay = 0.00>
ST_102 : Operation 2934 [1/3] (0.00ns) (grouped into DSP with root node add_ln93_150)   --->   "%mul_ln93_150 = mul i22 %sext_ln93_150, i22 %zext_ln93_10" [cnn.cpp:93]   --->   Operation 2934 'mul' 'mul_ln93_150' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_102 : Operation 2935 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln93_150 = add i22 %shl_ln93_149, i22 %mul_ln93_150" [cnn.cpp:93]   --->   Operation 2935 'add' 'add_ln93_150' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_102 : Operation 2936 [1/2] (1.29ns)   --->   "%W2_load_151 = load i8 %W2_addr_151" [cnn.cpp:93]   --->   Operation 2936 'load' 'W2_load_151' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 168> <RAM>
ST_102 : Operation 2937 [1/1] (0.00ns)   --->   "%sext_ln93_151 = sext i16 %W2_load_151" [cnn.cpp:93]   --->   Operation 2937 'sext' 'sext_ln93_151' <Predicate = true> <Delay = 0.00>
ST_102 : Operation 2938 [3/3] (1.08ns) (grouped into DSP with root node add_ln93_151)   --->   "%mul_ln93_151 = mul i22 %sext_ln93_151, i22 %zext_ln93_11" [cnn.cpp:93]   --->   Operation 2938 'mul' 'mul_ln93_151' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_102 : Operation 2939 [2/3] (1.08ns) (grouped into DSP with root node add_ln93_163)   --->   "%mul_ln93_163 = mul i22 %sext_ln93_163, i22 %zext_ln93_9" [cnn.cpp:93]   --->   Operation 2939 'mul' 'mul_ln93_163' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_102 : Operation 2940 [2/2] (1.29ns)   --->   "%W2_load_164 = load i8 %W2_addr_164" [cnn.cpp:93]   --->   Operation 2940 'load' 'W2_load_164' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 168> <RAM>
ST_102 : Operation 2941 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln104_1 = add i22 %shl_ln104_1, i22 %mul_ln104_1" [cnn.cpp:104]   --->   Operation 2941 'add' 'add_ln104_1' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_102 : Operation 2942 [1/1] (0.00ns)   --->   "%tmp_273 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %add_ln104_1, i32 6, i32 21" [cnn.cpp:104]   --->   Operation 2942 'partselect' 'tmp_273' <Predicate = true> <Delay = 0.00>
ST_102 : Operation 2943 [1/1] (0.00ns)   --->   "%shl_ln104_2 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %tmp_273, i6 0" [cnn.cpp:104]   --->   Operation 2943 'bitconcatenate' 'shl_ln104_2' <Predicate = true> <Delay = 0.00>
ST_102 : Operation 2944 [1/3] (0.00ns) (grouped into DSP with root node add_ln104_2)   --->   "%mul_ln104_2 = mul i22 %sext_ln104_2, i22 %zext_ln104_2" [cnn.cpp:104]   --->   Operation 2944 'mul' 'mul_ln104_2' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_102 : Operation 2945 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln104_2 = add i22 %shl_ln104_2, i22 %mul_ln104_2" [cnn.cpp:104]   --->   Operation 2945 'add' 'add_ln104_2' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_102 : Operation 2946 [2/3] (1.08ns) (grouped into DSP with root node add_ln104_3)   --->   "%mul_ln104_3 = mul i22 %sext_ln104_3, i22 %zext_ln104_3" [cnn.cpp:104]   --->   Operation 2946 'mul' 'mul_ln104_3' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_102 : Operation 2947 [1/1] (0.00ns)   --->   "%sext_ln104_4 = sext i16 %W3_load_4" [cnn.cpp:104]   --->   Operation 2947 'sext' 'sext_ln104_4' <Predicate = true> <Delay = 0.00>
ST_102 : Operation 2948 [1/1] (0.00ns)   --->   "%zext_ln104_4 = zext i15 %output_fc2_4" [cnn.cpp:104]   --->   Operation 2948 'zext' 'zext_ln104_4' <Predicate = true> <Delay = 0.00>
ST_102 : Operation 2949 [3/3] (1.08ns) (grouped into DSP with root node add_ln104_4)   --->   "%mul_ln104_4 = mul i22 %sext_ln104_4, i22 %zext_ln104_4" [cnn.cpp:104]   --->   Operation 2949 'mul' 'mul_ln104_4' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_102 : Operation 2950 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln104_13 = add i22 %shl_ln104_12, i22 %mul_ln104_13" [cnn.cpp:104]   --->   Operation 2950 'add' 'add_ln104_13' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_102 : Operation 2951 [1/1] (0.00ns)   --->   "%tmp_284 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %add_ln104_13, i32 6, i32 21" [cnn.cpp:104]   --->   Operation 2951 'partselect' 'tmp_284' <Predicate = true> <Delay = 0.00>
ST_102 : Operation 2952 [1/1] (0.00ns)   --->   "%shl_ln104_13 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %tmp_284, i6 0" [cnn.cpp:104]   --->   Operation 2952 'bitconcatenate' 'shl_ln104_13' <Predicate = true> <Delay = 0.00>
ST_102 : Operation 2953 [1/3] (0.00ns) (grouped into DSP with root node add_ln104_14)   --->   "%mul_ln104_14 = mul i22 %sext_ln104_14, i22 %zext_ln104_2" [cnn.cpp:104]   --->   Operation 2953 'mul' 'mul_ln104_14' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_102 : Operation 2954 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln104_14 = add i22 %shl_ln104_13, i22 %mul_ln104_14" [cnn.cpp:104]   --->   Operation 2954 'add' 'add_ln104_14' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_102 : Operation 2955 [2/3] (1.08ns) (grouped into DSP with root node add_ln104_15)   --->   "%mul_ln104_15 = mul i22 %sext_ln104_15, i22 %zext_ln104_3" [cnn.cpp:104]   --->   Operation 2955 'mul' 'mul_ln104_15' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_102 : Operation 2956 [1/1] (0.00ns)   --->   "%sext_ln104_16 = sext i16 %W3_load_16" [cnn.cpp:104]   --->   Operation 2956 'sext' 'sext_ln104_16' <Predicate = true> <Delay = 0.00>
ST_102 : Operation 2957 [3/3] (1.08ns) (grouped into DSP with root node add_ln104_16)   --->   "%mul_ln104_16 = mul i22 %sext_ln104_16, i22 %zext_ln104_4" [cnn.cpp:104]   --->   Operation 2957 'mul' 'mul_ln104_16' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_102 : Operation 2958 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln104_25 = add i22 %shl_ln104_24, i22 %mul_ln104_25" [cnn.cpp:104]   --->   Operation 2958 'add' 'add_ln104_25' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_102 : Operation 2959 [1/1] (0.00ns)   --->   "%tmp_295 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %add_ln104_25, i32 6, i32 21" [cnn.cpp:104]   --->   Operation 2959 'partselect' 'tmp_295' <Predicate = true> <Delay = 0.00>
ST_102 : Operation 2960 [1/1] (0.00ns)   --->   "%shl_ln104_25 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %tmp_295, i6 0" [cnn.cpp:104]   --->   Operation 2960 'bitconcatenate' 'shl_ln104_25' <Predicate = true> <Delay = 0.00>
ST_102 : Operation 2961 [1/3] (0.00ns) (grouped into DSP with root node add_ln104_26)   --->   "%mul_ln104_26 = mul i22 %sext_ln104_26, i22 %zext_ln104_2" [cnn.cpp:104]   --->   Operation 2961 'mul' 'mul_ln104_26' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_102 : Operation 2962 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln104_26 = add i22 %shl_ln104_25, i22 %mul_ln104_26" [cnn.cpp:104]   --->   Operation 2962 'add' 'add_ln104_26' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_102 : Operation 2963 [2/3] (1.08ns) (grouped into DSP with root node add_ln104_27)   --->   "%mul_ln104_27 = mul i22 %sext_ln104_27, i22 %zext_ln104_3" [cnn.cpp:104]   --->   Operation 2963 'mul' 'mul_ln104_27' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_102 : Operation 2964 [1/1] (0.00ns)   --->   "%sext_ln104_28 = sext i16 %W3_load_28" [cnn.cpp:104]   --->   Operation 2964 'sext' 'sext_ln104_28' <Predicate = true> <Delay = 0.00>
ST_102 : Operation 2965 [3/3] (1.08ns) (grouped into DSP with root node add_ln104_28)   --->   "%mul_ln104_28 = mul i22 %sext_ln104_28, i22 %zext_ln104_4" [cnn.cpp:104]   --->   Operation 2965 'mul' 'mul_ln104_28' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_102 : Operation 2966 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln104_37 = add i22 %shl_ln104_36, i22 %mul_ln104_37" [cnn.cpp:104]   --->   Operation 2966 'add' 'add_ln104_37' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_102 : Operation 2967 [1/1] (0.00ns)   --->   "%tmp_306 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %add_ln104_37, i32 6, i32 21" [cnn.cpp:104]   --->   Operation 2967 'partselect' 'tmp_306' <Predicate = true> <Delay = 0.00>
ST_102 : Operation 2968 [1/1] (0.00ns)   --->   "%shl_ln104_37 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %tmp_306, i6 0" [cnn.cpp:104]   --->   Operation 2968 'bitconcatenate' 'shl_ln104_37' <Predicate = true> <Delay = 0.00>
ST_102 : Operation 2969 [1/3] (0.00ns) (grouped into DSP with root node add_ln104_38)   --->   "%mul_ln104_38 = mul i22 %sext_ln104_38, i22 %zext_ln104_2" [cnn.cpp:104]   --->   Operation 2969 'mul' 'mul_ln104_38' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_102 : Operation 2970 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln104_38 = add i22 %shl_ln104_37, i22 %mul_ln104_38" [cnn.cpp:104]   --->   Operation 2970 'add' 'add_ln104_38' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_102 : Operation 2971 [2/3] (1.08ns) (grouped into DSP with root node add_ln104_39)   --->   "%mul_ln104_39 = mul i22 %sext_ln104_39, i22 %zext_ln104_3" [cnn.cpp:104]   --->   Operation 2971 'mul' 'mul_ln104_39' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_102 : Operation 2972 [1/1] (0.00ns)   --->   "%sext_ln104_40 = sext i16 %W3_load_40" [cnn.cpp:104]   --->   Operation 2972 'sext' 'sext_ln104_40' <Predicate = true> <Delay = 0.00>
ST_102 : Operation 2973 [3/3] (1.08ns) (grouped into DSP with root node add_ln104_40)   --->   "%mul_ln104_40 = mul i22 %sext_ln104_40, i22 %zext_ln104_4" [cnn.cpp:104]   --->   Operation 2973 'mul' 'mul_ln104_40' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_102 : Operation 2974 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln104_49 = add i22 %shl_ln104_48, i22 %mul_ln104_49" [cnn.cpp:104]   --->   Operation 2974 'add' 'add_ln104_49' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_102 : Operation 2975 [1/1] (0.00ns)   --->   "%tmp_317 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %add_ln104_49, i32 6, i32 21" [cnn.cpp:104]   --->   Operation 2975 'partselect' 'tmp_317' <Predicate = true> <Delay = 0.00>
ST_102 : Operation 2976 [1/1] (0.00ns)   --->   "%shl_ln104_49 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %tmp_317, i6 0" [cnn.cpp:104]   --->   Operation 2976 'bitconcatenate' 'shl_ln104_49' <Predicate = true> <Delay = 0.00>
ST_102 : Operation 2977 [1/3] (0.00ns) (grouped into DSP with root node add_ln104_50)   --->   "%mul_ln104_50 = mul i22 %sext_ln104_50, i22 %zext_ln104_2" [cnn.cpp:104]   --->   Operation 2977 'mul' 'mul_ln104_50' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_102 : Operation 2978 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln104_50 = add i22 %shl_ln104_49, i22 %mul_ln104_50" [cnn.cpp:104]   --->   Operation 2978 'add' 'add_ln104_50' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_102 : Operation 2979 [2/3] (1.08ns) (grouped into DSP with root node add_ln104_51)   --->   "%mul_ln104_51 = mul i22 %sext_ln104_51, i22 %zext_ln104_3" [cnn.cpp:104]   --->   Operation 2979 'mul' 'mul_ln104_51' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_102 : Operation 2980 [1/1] (0.00ns)   --->   "%sext_ln104_52 = sext i16 %W3_load_52" [cnn.cpp:104]   --->   Operation 2980 'sext' 'sext_ln104_52' <Predicate = true> <Delay = 0.00>
ST_102 : Operation 2981 [3/3] (1.08ns) (grouped into DSP with root node add_ln104_52)   --->   "%mul_ln104_52 = mul i22 %sext_ln104_52, i22 %zext_ln104_4" [cnn.cpp:104]   --->   Operation 2981 'mul' 'mul_ln104_52' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_102 : Operation 2982 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln104_61 = add i22 %shl_ln104_60, i22 %mul_ln104_61" [cnn.cpp:104]   --->   Operation 2982 'add' 'add_ln104_61' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_102 : Operation 2983 [1/1] (0.00ns)   --->   "%tmp_328 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %add_ln104_61, i32 6, i32 21" [cnn.cpp:104]   --->   Operation 2983 'partselect' 'tmp_328' <Predicate = true> <Delay = 0.00>
ST_102 : Operation 2984 [1/1] (0.00ns)   --->   "%shl_ln104_61 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %tmp_328, i6 0" [cnn.cpp:104]   --->   Operation 2984 'bitconcatenate' 'shl_ln104_61' <Predicate = true> <Delay = 0.00>
ST_102 : Operation 2985 [1/3] (0.00ns) (grouped into DSP with root node add_ln104_62)   --->   "%mul_ln104_62 = mul i22 %sext_ln104_62, i22 %zext_ln104_2" [cnn.cpp:104]   --->   Operation 2985 'mul' 'mul_ln104_62' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_102 : Operation 2986 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln104_62 = add i22 %shl_ln104_61, i22 %mul_ln104_62" [cnn.cpp:104]   --->   Operation 2986 'add' 'add_ln104_62' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_102 : Operation 2987 [2/3] (1.08ns) (grouped into DSP with root node add_ln104_63)   --->   "%mul_ln104_63 = mul i22 %sext_ln104_63, i22 %zext_ln104_3" [cnn.cpp:104]   --->   Operation 2987 'mul' 'mul_ln104_63' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_102 : Operation 2988 [1/1] (0.00ns)   --->   "%sext_ln104_64 = sext i16 %W3_load_64" [cnn.cpp:104]   --->   Operation 2988 'sext' 'sext_ln104_64' <Predicate = true> <Delay = 0.00>
ST_102 : Operation 2989 [3/3] (1.08ns) (grouped into DSP with root node add_ln104_64)   --->   "%mul_ln104_64 = mul i22 %sext_ln104_64, i22 %zext_ln104_4" [cnn.cpp:104]   --->   Operation 2989 'mul' 'mul_ln104_64' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_102 : Operation 2990 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln104_73 = add i22 %shl_ln104_72, i22 %mul_ln104_73" [cnn.cpp:104]   --->   Operation 2990 'add' 'add_ln104_73' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_102 : Operation 2991 [1/1] (0.00ns)   --->   "%tmp_339 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %add_ln104_73, i32 6, i32 21" [cnn.cpp:104]   --->   Operation 2991 'partselect' 'tmp_339' <Predicate = true> <Delay = 0.00>
ST_102 : Operation 2992 [1/1] (0.00ns)   --->   "%shl_ln104_73 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %tmp_339, i6 0" [cnn.cpp:104]   --->   Operation 2992 'bitconcatenate' 'shl_ln104_73' <Predicate = true> <Delay = 0.00>
ST_102 : Operation 2993 [1/3] (0.00ns) (grouped into DSP with root node add_ln104_74)   --->   "%mul_ln104_74 = mul i22 %sext_ln104_74, i22 %zext_ln104_2" [cnn.cpp:104]   --->   Operation 2993 'mul' 'mul_ln104_74' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_102 : Operation 2994 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln104_74 = add i22 %shl_ln104_73, i22 %mul_ln104_74" [cnn.cpp:104]   --->   Operation 2994 'add' 'add_ln104_74' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_102 : Operation 2995 [2/3] (1.08ns) (grouped into DSP with root node add_ln104_75)   --->   "%mul_ln104_75 = mul i22 %sext_ln104_75, i22 %zext_ln104_3" [cnn.cpp:104]   --->   Operation 2995 'mul' 'mul_ln104_75' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_102 : Operation 2996 [1/1] (0.00ns)   --->   "%sext_ln104_76 = sext i16 %W3_load_76" [cnn.cpp:104]   --->   Operation 2996 'sext' 'sext_ln104_76' <Predicate = true> <Delay = 0.00>
ST_102 : Operation 2997 [3/3] (1.08ns) (grouped into DSP with root node add_ln104_76)   --->   "%mul_ln104_76 = mul i22 %sext_ln104_76, i22 %zext_ln104_4" [cnn.cpp:104]   --->   Operation 2997 'mul' 'mul_ln104_76' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_102 : Operation 2998 [1/2] (1.29ns)   --->   "%W3_load_81 = load i7 %W3_addr_81" [cnn.cpp:104]   --->   Operation 2998 'load' 'W3_load_81' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 120> <RAM>
ST_102 : Operation 2999 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln104_85 = add i22 %shl_ln104_84, i22 %mul_ln104_85" [cnn.cpp:104]   --->   Operation 2999 'add' 'add_ln104_85' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_102 : Operation 3000 [1/1] (0.00ns)   --->   "%tmp_350 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %add_ln104_85, i32 6, i32 21" [cnn.cpp:104]   --->   Operation 3000 'partselect' 'tmp_350' <Predicate = true> <Delay = 0.00>
ST_102 : Operation 3001 [1/1] (0.00ns)   --->   "%shl_ln104_85 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %tmp_350, i6 0" [cnn.cpp:104]   --->   Operation 3001 'bitconcatenate' 'shl_ln104_85' <Predicate = true> <Delay = 0.00>
ST_102 : Operation 3002 [1/3] (0.00ns) (grouped into DSP with root node add_ln104_86)   --->   "%mul_ln104_86 = mul i22 %sext_ln104_86, i22 %zext_ln104_2" [cnn.cpp:104]   --->   Operation 3002 'mul' 'mul_ln104_86' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_102 : Operation 3003 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln104_86 = add i22 %shl_ln104_85, i22 %mul_ln104_86" [cnn.cpp:104]   --->   Operation 3003 'add' 'add_ln104_86' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_102 : Operation 3004 [2/3] (1.08ns) (grouped into DSP with root node add_ln104_87)   --->   "%mul_ln104_87 = mul i22 %sext_ln104_87, i22 %zext_ln104_3" [cnn.cpp:104]   --->   Operation 3004 'mul' 'mul_ln104_87' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_102 : Operation 3005 [1/1] (0.00ns)   --->   "%sext_ln104_88 = sext i16 %W3_load_88" [cnn.cpp:104]   --->   Operation 3005 'sext' 'sext_ln104_88' <Predicate = true> <Delay = 0.00>
ST_102 : Operation 3006 [3/3] (1.08ns) (grouped into DSP with root node add_ln104_88)   --->   "%mul_ln104_88 = mul i22 %sext_ln104_88, i22 %zext_ln104_4" [cnn.cpp:104]   --->   Operation 3006 'mul' 'mul_ln104_88' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_102 : Operation 3007 [1/2] (1.29ns)   --->   "%W3_load_93 = load i7 %W3_addr_93" [cnn.cpp:104]   --->   Operation 3007 'load' 'W3_load_93' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 120> <RAM>
ST_102 : Operation 3008 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln104_97 = add i22 %shl_ln104_96, i22 %mul_ln104_97" [cnn.cpp:104]   --->   Operation 3008 'add' 'add_ln104_97' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_102 : Operation 3009 [1/1] (0.00ns)   --->   "%tmp_361 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %add_ln104_97, i32 6, i32 21" [cnn.cpp:104]   --->   Operation 3009 'partselect' 'tmp_361' <Predicate = true> <Delay = 0.00>
ST_102 : Operation 3010 [1/1] (0.00ns)   --->   "%shl_ln104_97 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %tmp_361, i6 0" [cnn.cpp:104]   --->   Operation 3010 'bitconcatenate' 'shl_ln104_97' <Predicate = true> <Delay = 0.00>
ST_102 : Operation 3011 [1/3] (0.00ns) (grouped into DSP with root node add_ln104_98)   --->   "%mul_ln104_98 = mul i22 %sext_ln104_98, i22 %zext_ln104_2" [cnn.cpp:104]   --->   Operation 3011 'mul' 'mul_ln104_98' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_102 : Operation 3012 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln104_98 = add i22 %shl_ln104_97, i22 %mul_ln104_98" [cnn.cpp:104]   --->   Operation 3012 'add' 'add_ln104_98' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_102 : Operation 3013 [2/3] (1.08ns) (grouped into DSP with root node add_ln104_99)   --->   "%mul_ln104_99 = mul i22 %sext_ln104_99, i22 %zext_ln104_3" [cnn.cpp:104]   --->   Operation 3013 'mul' 'mul_ln104_99' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_102 : Operation 3014 [1/1] (0.00ns)   --->   "%sext_ln104_100 = sext i16 %W3_load_100" [cnn.cpp:104]   --->   Operation 3014 'sext' 'sext_ln104_100' <Predicate = true> <Delay = 0.00>
ST_102 : Operation 3015 [3/3] (1.08ns) (grouped into DSP with root node add_ln104_100)   --->   "%mul_ln104_100 = mul i22 %sext_ln104_100, i22 %zext_ln104_4" [cnn.cpp:104]   --->   Operation 3015 'mul' 'mul_ln104_100' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_102 : Operation 3016 [2/2] (1.29ns)   --->   "%W3_load_105 = load i7 %W3_addr_105" [cnn.cpp:104]   --->   Operation 3016 'load' 'W3_load_105' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 120> <RAM>
ST_102 : Operation 3017 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln104_109 = add i22 %shl_ln104_108, i22 %mul_ln104_109" [cnn.cpp:104]   --->   Operation 3017 'add' 'add_ln104_109' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_102 : Operation 3018 [1/1] (0.00ns)   --->   "%tmp_372 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %add_ln104_109, i32 6, i32 21" [cnn.cpp:104]   --->   Operation 3018 'partselect' 'tmp_372' <Predicate = true> <Delay = 0.00>
ST_102 : Operation 3019 [1/1] (0.00ns)   --->   "%shl_ln104_109 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %tmp_372, i6 0" [cnn.cpp:104]   --->   Operation 3019 'bitconcatenate' 'shl_ln104_109' <Predicate = true> <Delay = 0.00>
ST_102 : Operation 3020 [1/3] (0.00ns) (grouped into DSP with root node add_ln104_110)   --->   "%mul_ln104_110 = mul i22 %sext_ln104_110, i22 %zext_ln104_2" [cnn.cpp:104]   --->   Operation 3020 'mul' 'mul_ln104_110' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_102 : Operation 3021 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln104_110 = add i22 %shl_ln104_109, i22 %mul_ln104_110" [cnn.cpp:104]   --->   Operation 3021 'add' 'add_ln104_110' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_102 : Operation 3022 [2/3] (1.08ns) (grouped into DSP with root node add_ln104_111)   --->   "%mul_ln104_111 = mul i22 %sext_ln104_111, i22 %zext_ln104_3" [cnn.cpp:104]   --->   Operation 3022 'mul' 'mul_ln104_111' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_102 : Operation 3023 [1/1] (0.00ns)   --->   "%sext_ln104_112 = sext i16 %W3_load_112" [cnn.cpp:104]   --->   Operation 3023 'sext' 'sext_ln104_112' <Predicate = true> <Delay = 0.00>
ST_102 : Operation 3024 [3/3] (1.08ns) (grouped into DSP with root node add_ln104_112)   --->   "%mul_ln104_112 = mul i22 %sext_ln104_112, i22 %zext_ln104_4" [cnn.cpp:104]   --->   Operation 3024 'mul' 'mul_ln104_112' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_102 : Operation 3025 [2/2] (1.29ns)   --->   "%W3_load_117 = load i7 %W3_addr_117" [cnn.cpp:104]   --->   Operation 3025 'load' 'W3_load_117' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 120> <RAM>

State 103 <SV = 102> <Delay = 2.38>
ST_103 : Operation 3026 [1/1] (0.00ns)   --->   "%W2_addr_152 = getelementptr i16 %W2, i64 0, i64 152" [cnn.cpp:93]   --->   Operation 3026 'getelementptr' 'W2_addr_152' <Predicate = true> <Delay = 0.00>
ST_103 : Operation 3027 [1/1] (0.00ns)   --->   "%W2_addr_165 = getelementptr i16 %W2, i64 0, i64 165" [cnn.cpp:93]   --->   Operation 3027 'getelementptr' 'W2_addr_165' <Predicate = true> <Delay = 0.00>
ST_103 : Operation 3028 [1/1] (0.00ns)   --->   "%W3_addr_10 = getelementptr i16 %W3, i64 0, i64 10" [cnn.cpp:104]   --->   Operation 3028 'getelementptr' 'W3_addr_10' <Predicate = true> <Delay = 0.00>
ST_103 : Operation 3029 [1/1] (0.00ns)   --->   "%W3_addr_22 = getelementptr i16 %W3, i64 0, i64 22" [cnn.cpp:104]   --->   Operation 3029 'getelementptr' 'W3_addr_22' <Predicate = true> <Delay = 0.00>
ST_103 : Operation 3030 [1/1] (0.00ns)   --->   "%shl_ln93_124 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %tmp_228, i6 0" [cnn.cpp:93]   --->   Operation 3030 'bitconcatenate' 'shl_ln93_124' <Predicate = true> <Delay = 0.00>
ST_103 : Operation 3031 [1/3] (0.00ns) (grouped into DSP with root node add_ln93_125)   --->   "%mul_ln93_125 = mul i22 %sext_ln93_125, i22 %zext_ln93_13" [cnn.cpp:93]   --->   Operation 3031 'mul' 'mul_ln93_125' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_103 : Operation 3032 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln93_125 = add i22 %shl_ln93_124, i22 %mul_ln93_125" [cnn.cpp:93]   --->   Operation 3032 'add' 'add_ln93_125' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_103 : Operation 3033 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln93_137 = add i22 %shl_ln93_136, i22 %mul_ln93_137" [cnn.cpp:93]   --->   Operation 3033 'add' 'add_ln93_137' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_103 : Operation 3034 [1/1] (0.00ns)   --->   "%tmp_241 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %add_ln93_137, i32 6, i32 21" [cnn.cpp:93]   --->   Operation 3034 'partselect' 'tmp_241' <Predicate = true> <Delay = 0.00>
ST_103 : Operation 3035 [2/3] (1.08ns) (grouped into DSP with root node add_ln93_138)   --->   "%mul_ln93_138 = mul i22 %sext_ln93_138, i22 %zext_ln93_12" [cnn.cpp:93]   --->   Operation 3035 'mul' 'mul_ln93_138' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_103 : Operation 3036 [1/2] (1.29ns)   --->   "%W2_load_139 = load i8 %W2_addr_139" [cnn.cpp:93]   --->   Operation 3036 'load' 'W2_load_139' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 168> <RAM>
ST_103 : Operation 3037 [1/1] (0.00ns)   --->   "%sext_ln93_139 = sext i16 %W2_load_139" [cnn.cpp:93]   --->   Operation 3037 'sext' 'sext_ln93_139' <Predicate = true> <Delay = 0.00>
ST_103 : Operation 3038 [3/3] (1.08ns) (grouped into DSP with root node add_ln93_139)   --->   "%mul_ln93_139 = mul i22 %sext_ln93_139, i22 %zext_ln93_13" [cnn.cpp:93]   --->   Operation 3038 'mul' 'mul_ln93_139' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_103 : Operation 3039 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln93_150 = add i22 %shl_ln93_149, i22 %mul_ln93_150" [cnn.cpp:93]   --->   Operation 3039 'add' 'add_ln93_150' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_103 : Operation 3040 [1/1] (0.00ns)   --->   "%tmp_254 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %add_ln93_150, i32 6, i32 21" [cnn.cpp:93]   --->   Operation 3040 'partselect' 'tmp_254' <Predicate = true> <Delay = 0.00>
ST_103 : Operation 3041 [2/3] (1.08ns) (grouped into DSP with root node add_ln93_151)   --->   "%mul_ln93_151 = mul i22 %sext_ln93_151, i22 %zext_ln93_11" [cnn.cpp:93]   --->   Operation 3041 'mul' 'mul_ln93_151' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_103 : Operation 3042 [2/2] (1.29ns)   --->   "%W2_load_152 = load i8 %W2_addr_152" [cnn.cpp:93]   --->   Operation 3042 'load' 'W2_load_152' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 168> <RAM>
ST_103 : Operation 3043 [1/1] (0.00ns)   --->   "%shl_ln93_162 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %tmp_266, i6 0" [cnn.cpp:93]   --->   Operation 3043 'bitconcatenate' 'shl_ln93_162' <Predicate = true> <Delay = 0.00>
ST_103 : Operation 3044 [1/3] (0.00ns) (grouped into DSP with root node add_ln93_163)   --->   "%mul_ln93_163 = mul i22 %sext_ln93_163, i22 %zext_ln93_9" [cnn.cpp:93]   --->   Operation 3044 'mul' 'mul_ln93_163' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_103 : Operation 3045 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln93_163 = add i22 %shl_ln93_162, i22 %mul_ln93_163" [cnn.cpp:93]   --->   Operation 3045 'add' 'add_ln93_163' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_103 : Operation 3046 [1/2] (1.29ns)   --->   "%W2_load_164 = load i8 %W2_addr_164" [cnn.cpp:93]   --->   Operation 3046 'load' 'W2_load_164' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 168> <RAM>
ST_103 : Operation 3047 [1/1] (0.00ns)   --->   "%sext_ln93_164 = sext i16 %W2_load_164" [cnn.cpp:93]   --->   Operation 3047 'sext' 'sext_ln93_164' <Predicate = true> <Delay = 0.00>
ST_103 : Operation 3048 [3/3] (1.08ns) (grouped into DSP with root node add_ln93_164)   --->   "%mul_ln93_164 = mul i22 %sext_ln93_164, i22 %zext_ln93_10" [cnn.cpp:93]   --->   Operation 3048 'mul' 'mul_ln93_164' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_103 : Operation 3049 [2/2] (1.29ns)   --->   "%W2_load_165 = load i8 %W2_addr_165" [cnn.cpp:93]   --->   Operation 3049 'load' 'W2_load_165' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 168> <RAM>
ST_103 : Operation 3050 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln104_2 = add i22 %shl_ln104_2, i22 %mul_ln104_2" [cnn.cpp:104]   --->   Operation 3050 'add' 'add_ln104_2' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_103 : Operation 3051 [1/1] (0.00ns)   --->   "%tmp_274 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %add_ln104_2, i32 6, i32 21" [cnn.cpp:104]   --->   Operation 3051 'partselect' 'tmp_274' <Predicate = true> <Delay = 0.00>
ST_103 : Operation 3052 [1/1] (0.00ns)   --->   "%shl_ln104_3 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %tmp_274, i6 0" [cnn.cpp:104]   --->   Operation 3052 'bitconcatenate' 'shl_ln104_3' <Predicate = true> <Delay = 0.00>
ST_103 : Operation 3053 [1/3] (0.00ns) (grouped into DSP with root node add_ln104_3)   --->   "%mul_ln104_3 = mul i22 %sext_ln104_3, i22 %zext_ln104_3" [cnn.cpp:104]   --->   Operation 3053 'mul' 'mul_ln104_3' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_103 : Operation 3054 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln104_3 = add i22 %shl_ln104_3, i22 %mul_ln104_3" [cnn.cpp:104]   --->   Operation 3054 'add' 'add_ln104_3' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_103 : Operation 3055 [2/3] (1.08ns) (grouped into DSP with root node add_ln104_4)   --->   "%mul_ln104_4 = mul i22 %sext_ln104_4, i22 %zext_ln104_4" [cnn.cpp:104]   --->   Operation 3055 'mul' 'mul_ln104_4' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_103 : Operation 3056 [1/1] (0.00ns)   --->   "%sext_ln104_5 = sext i16 %W3_load_5" [cnn.cpp:104]   --->   Operation 3056 'sext' 'sext_ln104_5' <Predicate = true> <Delay = 0.00>
ST_103 : Operation 3057 [1/1] (0.00ns)   --->   "%zext_ln104_5 = zext i15 %output_fc2_5" [cnn.cpp:104]   --->   Operation 3057 'zext' 'zext_ln104_5' <Predicate = true> <Delay = 0.00>
ST_103 : Operation 3058 [3/3] (1.08ns) (grouped into DSP with root node add_ln104_5)   --->   "%mul_ln104_5 = mul i22 %sext_ln104_5, i22 %zext_ln104_5" [cnn.cpp:104]   --->   Operation 3058 'mul' 'mul_ln104_5' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_103 : Operation 3059 [2/2] (1.29ns)   --->   "%W3_load_10 = load i7 %W3_addr_10" [cnn.cpp:104]   --->   Operation 3059 'load' 'W3_load_10' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 120> <RAM>
ST_103 : Operation 3060 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln104_14 = add i22 %shl_ln104_13, i22 %mul_ln104_14" [cnn.cpp:104]   --->   Operation 3060 'add' 'add_ln104_14' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_103 : Operation 3061 [1/1] (0.00ns)   --->   "%tmp_285 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %add_ln104_14, i32 6, i32 21" [cnn.cpp:104]   --->   Operation 3061 'partselect' 'tmp_285' <Predicate = true> <Delay = 0.00>
ST_103 : Operation 3062 [1/1] (0.00ns)   --->   "%shl_ln104_14 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %tmp_285, i6 0" [cnn.cpp:104]   --->   Operation 3062 'bitconcatenate' 'shl_ln104_14' <Predicate = true> <Delay = 0.00>
ST_103 : Operation 3063 [1/3] (0.00ns) (grouped into DSP with root node add_ln104_15)   --->   "%mul_ln104_15 = mul i22 %sext_ln104_15, i22 %zext_ln104_3" [cnn.cpp:104]   --->   Operation 3063 'mul' 'mul_ln104_15' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_103 : Operation 3064 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln104_15 = add i22 %shl_ln104_14, i22 %mul_ln104_15" [cnn.cpp:104]   --->   Operation 3064 'add' 'add_ln104_15' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_103 : Operation 3065 [2/3] (1.08ns) (grouped into DSP with root node add_ln104_16)   --->   "%mul_ln104_16 = mul i22 %sext_ln104_16, i22 %zext_ln104_4" [cnn.cpp:104]   --->   Operation 3065 'mul' 'mul_ln104_16' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_103 : Operation 3066 [1/1] (0.00ns)   --->   "%sext_ln104_17 = sext i16 %W3_load_17" [cnn.cpp:104]   --->   Operation 3066 'sext' 'sext_ln104_17' <Predicate = true> <Delay = 0.00>
ST_103 : Operation 3067 [3/3] (1.08ns) (grouped into DSP with root node add_ln104_17)   --->   "%mul_ln104_17 = mul i22 %sext_ln104_17, i22 %zext_ln104_5" [cnn.cpp:104]   --->   Operation 3067 'mul' 'mul_ln104_17' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_103 : Operation 3068 [2/2] (1.29ns)   --->   "%W3_load_22 = load i7 %W3_addr_22" [cnn.cpp:104]   --->   Operation 3068 'load' 'W3_load_22' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 120> <RAM>
ST_103 : Operation 3069 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln104_26 = add i22 %shl_ln104_25, i22 %mul_ln104_26" [cnn.cpp:104]   --->   Operation 3069 'add' 'add_ln104_26' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_103 : Operation 3070 [1/1] (0.00ns)   --->   "%tmp_296 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %add_ln104_26, i32 6, i32 21" [cnn.cpp:104]   --->   Operation 3070 'partselect' 'tmp_296' <Predicate = true> <Delay = 0.00>
ST_103 : Operation 3071 [1/1] (0.00ns)   --->   "%shl_ln104_26 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %tmp_296, i6 0" [cnn.cpp:104]   --->   Operation 3071 'bitconcatenate' 'shl_ln104_26' <Predicate = true> <Delay = 0.00>
ST_103 : Operation 3072 [1/3] (0.00ns) (grouped into DSP with root node add_ln104_27)   --->   "%mul_ln104_27 = mul i22 %sext_ln104_27, i22 %zext_ln104_3" [cnn.cpp:104]   --->   Operation 3072 'mul' 'mul_ln104_27' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_103 : Operation 3073 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln104_27 = add i22 %shl_ln104_26, i22 %mul_ln104_27" [cnn.cpp:104]   --->   Operation 3073 'add' 'add_ln104_27' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_103 : Operation 3074 [2/3] (1.08ns) (grouped into DSP with root node add_ln104_28)   --->   "%mul_ln104_28 = mul i22 %sext_ln104_28, i22 %zext_ln104_4" [cnn.cpp:104]   --->   Operation 3074 'mul' 'mul_ln104_28' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_103 : Operation 3075 [1/1] (0.00ns)   --->   "%sext_ln104_29 = sext i16 %W3_load_29" [cnn.cpp:104]   --->   Operation 3075 'sext' 'sext_ln104_29' <Predicate = true> <Delay = 0.00>
ST_103 : Operation 3076 [3/3] (1.08ns) (grouped into DSP with root node add_ln104_29)   --->   "%mul_ln104_29 = mul i22 %sext_ln104_29, i22 %zext_ln104_5" [cnn.cpp:104]   --->   Operation 3076 'mul' 'mul_ln104_29' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_103 : Operation 3077 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln104_38 = add i22 %shl_ln104_37, i22 %mul_ln104_38" [cnn.cpp:104]   --->   Operation 3077 'add' 'add_ln104_38' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_103 : Operation 3078 [1/1] (0.00ns)   --->   "%tmp_307 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %add_ln104_38, i32 6, i32 21" [cnn.cpp:104]   --->   Operation 3078 'partselect' 'tmp_307' <Predicate = true> <Delay = 0.00>
ST_103 : Operation 3079 [1/1] (0.00ns)   --->   "%shl_ln104_38 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %tmp_307, i6 0" [cnn.cpp:104]   --->   Operation 3079 'bitconcatenate' 'shl_ln104_38' <Predicate = true> <Delay = 0.00>
ST_103 : Operation 3080 [1/3] (0.00ns) (grouped into DSP with root node add_ln104_39)   --->   "%mul_ln104_39 = mul i22 %sext_ln104_39, i22 %zext_ln104_3" [cnn.cpp:104]   --->   Operation 3080 'mul' 'mul_ln104_39' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_103 : Operation 3081 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln104_39 = add i22 %shl_ln104_38, i22 %mul_ln104_39" [cnn.cpp:104]   --->   Operation 3081 'add' 'add_ln104_39' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_103 : Operation 3082 [2/3] (1.08ns) (grouped into DSP with root node add_ln104_40)   --->   "%mul_ln104_40 = mul i22 %sext_ln104_40, i22 %zext_ln104_4" [cnn.cpp:104]   --->   Operation 3082 'mul' 'mul_ln104_40' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_103 : Operation 3083 [1/1] (0.00ns)   --->   "%sext_ln104_41 = sext i16 %W3_load_41" [cnn.cpp:104]   --->   Operation 3083 'sext' 'sext_ln104_41' <Predicate = true> <Delay = 0.00>
ST_103 : Operation 3084 [3/3] (1.08ns) (grouped into DSP with root node add_ln104_41)   --->   "%mul_ln104_41 = mul i22 %sext_ln104_41, i22 %zext_ln104_5" [cnn.cpp:104]   --->   Operation 3084 'mul' 'mul_ln104_41' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_103 : Operation 3085 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln104_50 = add i22 %shl_ln104_49, i22 %mul_ln104_50" [cnn.cpp:104]   --->   Operation 3085 'add' 'add_ln104_50' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_103 : Operation 3086 [1/1] (0.00ns)   --->   "%tmp_318 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %add_ln104_50, i32 6, i32 21" [cnn.cpp:104]   --->   Operation 3086 'partselect' 'tmp_318' <Predicate = true> <Delay = 0.00>
ST_103 : Operation 3087 [1/1] (0.00ns)   --->   "%shl_ln104_50 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %tmp_318, i6 0" [cnn.cpp:104]   --->   Operation 3087 'bitconcatenate' 'shl_ln104_50' <Predicate = true> <Delay = 0.00>
ST_103 : Operation 3088 [1/3] (0.00ns) (grouped into DSP with root node add_ln104_51)   --->   "%mul_ln104_51 = mul i22 %sext_ln104_51, i22 %zext_ln104_3" [cnn.cpp:104]   --->   Operation 3088 'mul' 'mul_ln104_51' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_103 : Operation 3089 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln104_51 = add i22 %shl_ln104_50, i22 %mul_ln104_51" [cnn.cpp:104]   --->   Operation 3089 'add' 'add_ln104_51' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_103 : Operation 3090 [2/3] (1.08ns) (grouped into DSP with root node add_ln104_52)   --->   "%mul_ln104_52 = mul i22 %sext_ln104_52, i22 %zext_ln104_4" [cnn.cpp:104]   --->   Operation 3090 'mul' 'mul_ln104_52' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_103 : Operation 3091 [1/1] (0.00ns)   --->   "%sext_ln104_53 = sext i16 %W3_load_53" [cnn.cpp:104]   --->   Operation 3091 'sext' 'sext_ln104_53' <Predicate = true> <Delay = 0.00>
ST_103 : Operation 3092 [3/3] (1.08ns) (grouped into DSP with root node add_ln104_53)   --->   "%mul_ln104_53 = mul i22 %sext_ln104_53, i22 %zext_ln104_5" [cnn.cpp:104]   --->   Operation 3092 'mul' 'mul_ln104_53' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_103 : Operation 3093 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln104_62 = add i22 %shl_ln104_61, i22 %mul_ln104_62" [cnn.cpp:104]   --->   Operation 3093 'add' 'add_ln104_62' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_103 : Operation 3094 [1/1] (0.00ns)   --->   "%tmp_329 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %add_ln104_62, i32 6, i32 21" [cnn.cpp:104]   --->   Operation 3094 'partselect' 'tmp_329' <Predicate = true> <Delay = 0.00>
ST_103 : Operation 3095 [1/1] (0.00ns)   --->   "%shl_ln104_62 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %tmp_329, i6 0" [cnn.cpp:104]   --->   Operation 3095 'bitconcatenate' 'shl_ln104_62' <Predicate = true> <Delay = 0.00>
ST_103 : Operation 3096 [1/3] (0.00ns) (grouped into DSP with root node add_ln104_63)   --->   "%mul_ln104_63 = mul i22 %sext_ln104_63, i22 %zext_ln104_3" [cnn.cpp:104]   --->   Operation 3096 'mul' 'mul_ln104_63' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_103 : Operation 3097 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln104_63 = add i22 %shl_ln104_62, i22 %mul_ln104_63" [cnn.cpp:104]   --->   Operation 3097 'add' 'add_ln104_63' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_103 : Operation 3098 [2/3] (1.08ns) (grouped into DSP with root node add_ln104_64)   --->   "%mul_ln104_64 = mul i22 %sext_ln104_64, i22 %zext_ln104_4" [cnn.cpp:104]   --->   Operation 3098 'mul' 'mul_ln104_64' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_103 : Operation 3099 [1/1] (0.00ns)   --->   "%sext_ln104_65 = sext i16 %W3_load_65" [cnn.cpp:104]   --->   Operation 3099 'sext' 'sext_ln104_65' <Predicate = true> <Delay = 0.00>
ST_103 : Operation 3100 [3/3] (1.08ns) (grouped into DSP with root node add_ln104_65)   --->   "%mul_ln104_65 = mul i22 %sext_ln104_65, i22 %zext_ln104_5" [cnn.cpp:104]   --->   Operation 3100 'mul' 'mul_ln104_65' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_103 : Operation 3101 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln104_74 = add i22 %shl_ln104_73, i22 %mul_ln104_74" [cnn.cpp:104]   --->   Operation 3101 'add' 'add_ln104_74' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_103 : Operation 3102 [1/1] (0.00ns)   --->   "%tmp_340 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %add_ln104_74, i32 6, i32 21" [cnn.cpp:104]   --->   Operation 3102 'partselect' 'tmp_340' <Predicate = true> <Delay = 0.00>
ST_103 : Operation 3103 [1/1] (0.00ns)   --->   "%shl_ln104_74 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %tmp_340, i6 0" [cnn.cpp:104]   --->   Operation 3103 'bitconcatenate' 'shl_ln104_74' <Predicate = true> <Delay = 0.00>
ST_103 : Operation 3104 [1/3] (0.00ns) (grouped into DSP with root node add_ln104_75)   --->   "%mul_ln104_75 = mul i22 %sext_ln104_75, i22 %zext_ln104_3" [cnn.cpp:104]   --->   Operation 3104 'mul' 'mul_ln104_75' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_103 : Operation 3105 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln104_75 = add i22 %shl_ln104_74, i22 %mul_ln104_75" [cnn.cpp:104]   --->   Operation 3105 'add' 'add_ln104_75' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_103 : Operation 3106 [2/3] (1.08ns) (grouped into DSP with root node add_ln104_76)   --->   "%mul_ln104_76 = mul i22 %sext_ln104_76, i22 %zext_ln104_4" [cnn.cpp:104]   --->   Operation 3106 'mul' 'mul_ln104_76' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_103 : Operation 3107 [1/1] (0.00ns)   --->   "%sext_ln104_77 = sext i16 %W3_load_77" [cnn.cpp:104]   --->   Operation 3107 'sext' 'sext_ln104_77' <Predicate = true> <Delay = 0.00>
ST_103 : Operation 3108 [3/3] (1.08ns) (grouped into DSP with root node add_ln104_77)   --->   "%mul_ln104_77 = mul i22 %sext_ln104_77, i22 %zext_ln104_5" [cnn.cpp:104]   --->   Operation 3108 'mul' 'mul_ln104_77' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_103 : Operation 3109 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln104_86 = add i22 %shl_ln104_85, i22 %mul_ln104_86" [cnn.cpp:104]   --->   Operation 3109 'add' 'add_ln104_86' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_103 : Operation 3110 [1/1] (0.00ns)   --->   "%tmp_351 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %add_ln104_86, i32 6, i32 21" [cnn.cpp:104]   --->   Operation 3110 'partselect' 'tmp_351' <Predicate = true> <Delay = 0.00>
ST_103 : Operation 3111 [1/1] (0.00ns)   --->   "%shl_ln104_86 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %tmp_351, i6 0" [cnn.cpp:104]   --->   Operation 3111 'bitconcatenate' 'shl_ln104_86' <Predicate = true> <Delay = 0.00>
ST_103 : Operation 3112 [1/3] (0.00ns) (grouped into DSP with root node add_ln104_87)   --->   "%mul_ln104_87 = mul i22 %sext_ln104_87, i22 %zext_ln104_3" [cnn.cpp:104]   --->   Operation 3112 'mul' 'mul_ln104_87' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_103 : Operation 3113 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln104_87 = add i22 %shl_ln104_86, i22 %mul_ln104_87" [cnn.cpp:104]   --->   Operation 3113 'add' 'add_ln104_87' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_103 : Operation 3114 [2/3] (1.08ns) (grouped into DSP with root node add_ln104_88)   --->   "%mul_ln104_88 = mul i22 %sext_ln104_88, i22 %zext_ln104_4" [cnn.cpp:104]   --->   Operation 3114 'mul' 'mul_ln104_88' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_103 : Operation 3115 [1/1] (0.00ns)   --->   "%sext_ln104_89 = sext i16 %W3_load_89" [cnn.cpp:104]   --->   Operation 3115 'sext' 'sext_ln104_89' <Predicate = true> <Delay = 0.00>
ST_103 : Operation 3116 [3/3] (1.08ns) (grouped into DSP with root node add_ln104_89)   --->   "%mul_ln104_89 = mul i22 %sext_ln104_89, i22 %zext_ln104_5" [cnn.cpp:104]   --->   Operation 3116 'mul' 'mul_ln104_89' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_103 : Operation 3117 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln104_98 = add i22 %shl_ln104_97, i22 %mul_ln104_98" [cnn.cpp:104]   --->   Operation 3117 'add' 'add_ln104_98' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_103 : Operation 3118 [1/1] (0.00ns)   --->   "%tmp_362 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %add_ln104_98, i32 6, i32 21" [cnn.cpp:104]   --->   Operation 3118 'partselect' 'tmp_362' <Predicate = true> <Delay = 0.00>
ST_103 : Operation 3119 [1/1] (0.00ns)   --->   "%shl_ln104_98 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %tmp_362, i6 0" [cnn.cpp:104]   --->   Operation 3119 'bitconcatenate' 'shl_ln104_98' <Predicate = true> <Delay = 0.00>
ST_103 : Operation 3120 [1/3] (0.00ns) (grouped into DSP with root node add_ln104_99)   --->   "%mul_ln104_99 = mul i22 %sext_ln104_99, i22 %zext_ln104_3" [cnn.cpp:104]   --->   Operation 3120 'mul' 'mul_ln104_99' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_103 : Operation 3121 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln104_99 = add i22 %shl_ln104_98, i22 %mul_ln104_99" [cnn.cpp:104]   --->   Operation 3121 'add' 'add_ln104_99' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_103 : Operation 3122 [2/3] (1.08ns) (grouped into DSP with root node add_ln104_100)   --->   "%mul_ln104_100 = mul i22 %sext_ln104_100, i22 %zext_ln104_4" [cnn.cpp:104]   --->   Operation 3122 'mul' 'mul_ln104_100' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_103 : Operation 3123 [1/1] (0.00ns)   --->   "%sext_ln104_101 = sext i16 %W3_load_101" [cnn.cpp:104]   --->   Operation 3123 'sext' 'sext_ln104_101' <Predicate = true> <Delay = 0.00>
ST_103 : Operation 3124 [3/3] (1.08ns) (grouped into DSP with root node add_ln104_101)   --->   "%mul_ln104_101 = mul i22 %sext_ln104_101, i22 %zext_ln104_5" [cnn.cpp:104]   --->   Operation 3124 'mul' 'mul_ln104_101' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_103 : Operation 3125 [1/2] (1.29ns)   --->   "%W3_load_105 = load i7 %W3_addr_105" [cnn.cpp:104]   --->   Operation 3125 'load' 'W3_load_105' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 120> <RAM>
ST_103 : Operation 3126 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln104_110 = add i22 %shl_ln104_109, i22 %mul_ln104_110" [cnn.cpp:104]   --->   Operation 3126 'add' 'add_ln104_110' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_103 : Operation 3127 [1/1] (0.00ns)   --->   "%tmp_373 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %add_ln104_110, i32 6, i32 21" [cnn.cpp:104]   --->   Operation 3127 'partselect' 'tmp_373' <Predicate = true> <Delay = 0.00>
ST_103 : Operation 3128 [1/1] (0.00ns)   --->   "%shl_ln104_110 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %tmp_373, i6 0" [cnn.cpp:104]   --->   Operation 3128 'bitconcatenate' 'shl_ln104_110' <Predicate = true> <Delay = 0.00>
ST_103 : Operation 3129 [1/3] (0.00ns) (grouped into DSP with root node add_ln104_111)   --->   "%mul_ln104_111 = mul i22 %sext_ln104_111, i22 %zext_ln104_3" [cnn.cpp:104]   --->   Operation 3129 'mul' 'mul_ln104_111' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_103 : Operation 3130 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln104_111 = add i22 %shl_ln104_110, i22 %mul_ln104_111" [cnn.cpp:104]   --->   Operation 3130 'add' 'add_ln104_111' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_103 : Operation 3131 [2/3] (1.08ns) (grouped into DSP with root node add_ln104_112)   --->   "%mul_ln104_112 = mul i22 %sext_ln104_112, i22 %zext_ln104_4" [cnn.cpp:104]   --->   Operation 3131 'mul' 'mul_ln104_112' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_103 : Operation 3132 [1/1] (0.00ns)   --->   "%sext_ln104_113 = sext i16 %W3_load_113" [cnn.cpp:104]   --->   Operation 3132 'sext' 'sext_ln104_113' <Predicate = true> <Delay = 0.00>
ST_103 : Operation 3133 [3/3] (1.08ns) (grouped into DSP with root node add_ln104_113)   --->   "%mul_ln104_113 = mul i22 %sext_ln104_113, i22 %zext_ln104_5" [cnn.cpp:104]   --->   Operation 3133 'mul' 'mul_ln104_113' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_103 : Operation 3134 [1/2] (1.29ns)   --->   "%W3_load_117 = load i7 %W3_addr_117" [cnn.cpp:104]   --->   Operation 3134 'load' 'W3_load_117' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 120> <RAM>

State 104 <SV = 103> <Delay = 2.38>
ST_104 : Operation 3135 [1/1] (0.00ns)   --->   "%W2_addr_153 = getelementptr i16 %W2, i64 0, i64 153" [cnn.cpp:93]   --->   Operation 3135 'getelementptr' 'W2_addr_153' <Predicate = true> <Delay = 0.00>
ST_104 : Operation 3136 [1/1] (0.00ns)   --->   "%W2_addr_166 = getelementptr i16 %W2, i64 0, i64 166" [cnn.cpp:93]   --->   Operation 3136 'getelementptr' 'W2_addr_166' <Predicate = true> <Delay = 0.00>
ST_104 : Operation 3137 [1/1] (0.00ns)   --->   "%W3_addr_34 = getelementptr i16 %W3, i64 0, i64 34" [cnn.cpp:104]   --->   Operation 3137 'getelementptr' 'W3_addr_34' <Predicate = true> <Delay = 0.00>
ST_104 : Operation 3138 [1/1] (0.00ns)   --->   "%W3_addr_46 = getelementptr i16 %W3, i64 0, i64 46" [cnn.cpp:104]   --->   Operation 3138 'getelementptr' 'W3_addr_46' <Predicate = true> <Delay = 0.00>
ST_104 : Operation 3139 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln93_125 = add i22 %shl_ln93_124, i22 %mul_ln93_125" [cnn.cpp:93]   --->   Operation 3139 'add' 'add_ln93_125' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_104 : Operation 3140 [1/1] (0.00ns)   --->   "%trunc_ln95_8 = partselect i15 @_ssdm_op_PartSelect.i15.i22.i32.i32, i22 %add_ln93_125, i32 6, i32 20" [cnn.cpp:95]   --->   Operation 3140 'partselect' 'trunc_ln95_8' <Predicate = true> <Delay = 0.00>
ST_104 : Operation 3141 [1/1] (0.00ns)   --->   "%tmp_229 = bitselect i1 @_ssdm_op_BitSelect.i1.i22.i32, i22 %add_ln93_125, i32 21" [cnn.cpp:95]   --->   Operation 3141 'bitselect' 'tmp_229' <Predicate = true> <Delay = 0.00>
ST_104 : Operation 3142 [1/1] (0.35ns)   --->   "%output_fc2_8 = select i1 %tmp_229, i15 0, i15 %trunc_ln95_8" [cnn.cpp:95]   --->   Operation 3142 'select' 'output_fc2_8' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_104 : Operation 3143 [1/1] (0.00ns)   --->   "%shl_ln93_137 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %tmp_241, i6 0" [cnn.cpp:93]   --->   Operation 3143 'bitconcatenate' 'shl_ln93_137' <Predicate = true> <Delay = 0.00>
ST_104 : Operation 3144 [1/3] (0.00ns) (grouped into DSP with root node add_ln93_138)   --->   "%mul_ln93_138 = mul i22 %sext_ln93_138, i22 %zext_ln93_12" [cnn.cpp:93]   --->   Operation 3144 'mul' 'mul_ln93_138' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_104 : Operation 3145 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln93_138 = add i22 %shl_ln93_137, i22 %mul_ln93_138" [cnn.cpp:93]   --->   Operation 3145 'add' 'add_ln93_138' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_104 : Operation 3146 [2/3] (1.08ns) (grouped into DSP with root node add_ln93_139)   --->   "%mul_ln93_139 = mul i22 %sext_ln93_139, i22 %zext_ln93_13" [cnn.cpp:93]   --->   Operation 3146 'mul' 'mul_ln93_139' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_104 : Operation 3147 [1/1] (0.00ns)   --->   "%shl_ln93_150 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %tmp_254, i6 0" [cnn.cpp:93]   --->   Operation 3147 'bitconcatenate' 'shl_ln93_150' <Predicate = true> <Delay = 0.00>
ST_104 : Operation 3148 [1/3] (0.00ns) (grouped into DSP with root node add_ln93_151)   --->   "%mul_ln93_151 = mul i22 %sext_ln93_151, i22 %zext_ln93_11" [cnn.cpp:93]   --->   Operation 3148 'mul' 'mul_ln93_151' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_104 : Operation 3149 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln93_151 = add i22 %shl_ln93_150, i22 %mul_ln93_151" [cnn.cpp:93]   --->   Operation 3149 'add' 'add_ln93_151' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_104 : Operation 3150 [1/2] (1.29ns)   --->   "%W2_load_152 = load i8 %W2_addr_152" [cnn.cpp:93]   --->   Operation 3150 'load' 'W2_load_152' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 168> <RAM>
ST_104 : Operation 3151 [1/1] (0.00ns)   --->   "%sext_ln93_152 = sext i16 %W2_load_152" [cnn.cpp:93]   --->   Operation 3151 'sext' 'sext_ln93_152' <Predicate = true> <Delay = 0.00>
ST_104 : Operation 3152 [3/3] (1.08ns) (grouped into DSP with root node add_ln93_152)   --->   "%mul_ln93_152 = mul i22 %sext_ln93_152, i22 %zext_ln93_12" [cnn.cpp:93]   --->   Operation 3152 'mul' 'mul_ln93_152' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_104 : Operation 3153 [2/2] (1.29ns)   --->   "%W2_load_153 = load i8 %W2_addr_153" [cnn.cpp:93]   --->   Operation 3153 'load' 'W2_load_153' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 168> <RAM>
ST_104 : Operation 3154 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln93_163 = add i22 %shl_ln93_162, i22 %mul_ln93_163" [cnn.cpp:93]   --->   Operation 3154 'add' 'add_ln93_163' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_104 : Operation 3155 [1/1] (0.00ns)   --->   "%tmp_267 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %add_ln93_163, i32 6, i32 21" [cnn.cpp:93]   --->   Operation 3155 'partselect' 'tmp_267' <Predicate = true> <Delay = 0.00>
ST_104 : Operation 3156 [2/3] (1.08ns) (grouped into DSP with root node add_ln93_164)   --->   "%mul_ln93_164 = mul i22 %sext_ln93_164, i22 %zext_ln93_10" [cnn.cpp:93]   --->   Operation 3156 'mul' 'mul_ln93_164' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_104 : Operation 3157 [1/2] (1.29ns)   --->   "%W2_load_165 = load i8 %W2_addr_165" [cnn.cpp:93]   --->   Operation 3157 'load' 'W2_load_165' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 168> <RAM>
ST_104 : Operation 3158 [1/1] (0.00ns)   --->   "%sext_ln93_165 = sext i16 %W2_load_165" [cnn.cpp:93]   --->   Operation 3158 'sext' 'sext_ln93_165' <Predicate = true> <Delay = 0.00>
ST_104 : Operation 3159 [3/3] (1.08ns) (grouped into DSP with root node add_ln93_165)   --->   "%mul_ln93_165 = mul i22 %sext_ln93_165, i22 %zext_ln93_11" [cnn.cpp:93]   --->   Operation 3159 'mul' 'mul_ln93_165' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_104 : Operation 3160 [2/2] (1.29ns)   --->   "%W2_load_166 = load i8 %W2_addr_166" [cnn.cpp:93]   --->   Operation 3160 'load' 'W2_load_166' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 168> <RAM>
ST_104 : Operation 3161 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln104_3 = add i22 %shl_ln104_3, i22 %mul_ln104_3" [cnn.cpp:104]   --->   Operation 3161 'add' 'add_ln104_3' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_104 : Operation 3162 [1/1] (0.00ns)   --->   "%tmp_275 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %add_ln104_3, i32 6, i32 21" [cnn.cpp:104]   --->   Operation 3162 'partselect' 'tmp_275' <Predicate = true> <Delay = 0.00>
ST_104 : Operation 3163 [1/1] (0.00ns)   --->   "%shl_ln104_4 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %tmp_275, i6 0" [cnn.cpp:104]   --->   Operation 3163 'bitconcatenate' 'shl_ln104_4' <Predicate = true> <Delay = 0.00>
ST_104 : Operation 3164 [1/3] (0.00ns) (grouped into DSP with root node add_ln104_4)   --->   "%mul_ln104_4 = mul i22 %sext_ln104_4, i22 %zext_ln104_4" [cnn.cpp:104]   --->   Operation 3164 'mul' 'mul_ln104_4' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_104 : Operation 3165 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln104_4 = add i22 %shl_ln104_4, i22 %mul_ln104_4" [cnn.cpp:104]   --->   Operation 3165 'add' 'add_ln104_4' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_104 : Operation 3166 [2/3] (1.08ns) (grouped into DSP with root node add_ln104_5)   --->   "%mul_ln104_5 = mul i22 %sext_ln104_5, i22 %zext_ln104_5" [cnn.cpp:104]   --->   Operation 3166 'mul' 'mul_ln104_5' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_104 : Operation 3167 [1/1] (0.00ns)   --->   "%sext_ln104_6 = sext i16 %W3_load_6" [cnn.cpp:104]   --->   Operation 3167 'sext' 'sext_ln104_6' <Predicate = true> <Delay = 0.00>
ST_104 : Operation 3168 [1/1] (0.00ns)   --->   "%zext_ln104_6 = zext i15 %output_fc2_6" [cnn.cpp:104]   --->   Operation 3168 'zext' 'zext_ln104_6' <Predicate = true> <Delay = 0.00>
ST_104 : Operation 3169 [3/3] (1.08ns) (grouped into DSP with root node add_ln104_6)   --->   "%mul_ln104_6 = mul i22 %sext_ln104_6, i22 %zext_ln104_6" [cnn.cpp:104]   --->   Operation 3169 'mul' 'mul_ln104_6' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_104 : Operation 3170 [1/2] (1.29ns)   --->   "%W3_load_10 = load i7 %W3_addr_10" [cnn.cpp:104]   --->   Operation 3170 'load' 'W3_load_10' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 120> <RAM>
ST_104 : Operation 3171 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln104_15 = add i22 %shl_ln104_14, i22 %mul_ln104_15" [cnn.cpp:104]   --->   Operation 3171 'add' 'add_ln104_15' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_104 : Operation 3172 [1/1] (0.00ns)   --->   "%tmp_286 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %add_ln104_15, i32 6, i32 21" [cnn.cpp:104]   --->   Operation 3172 'partselect' 'tmp_286' <Predicate = true> <Delay = 0.00>
ST_104 : Operation 3173 [1/1] (0.00ns)   --->   "%shl_ln104_15 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %tmp_286, i6 0" [cnn.cpp:104]   --->   Operation 3173 'bitconcatenate' 'shl_ln104_15' <Predicate = true> <Delay = 0.00>
ST_104 : Operation 3174 [1/3] (0.00ns) (grouped into DSP with root node add_ln104_16)   --->   "%mul_ln104_16 = mul i22 %sext_ln104_16, i22 %zext_ln104_4" [cnn.cpp:104]   --->   Operation 3174 'mul' 'mul_ln104_16' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_104 : Operation 3175 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln104_16 = add i22 %shl_ln104_15, i22 %mul_ln104_16" [cnn.cpp:104]   --->   Operation 3175 'add' 'add_ln104_16' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_104 : Operation 3176 [2/3] (1.08ns) (grouped into DSP with root node add_ln104_17)   --->   "%mul_ln104_17 = mul i22 %sext_ln104_17, i22 %zext_ln104_5" [cnn.cpp:104]   --->   Operation 3176 'mul' 'mul_ln104_17' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_104 : Operation 3177 [1/1] (0.00ns)   --->   "%sext_ln104_18 = sext i16 %W3_load_18" [cnn.cpp:104]   --->   Operation 3177 'sext' 'sext_ln104_18' <Predicate = true> <Delay = 0.00>
ST_104 : Operation 3178 [3/3] (1.08ns) (grouped into DSP with root node add_ln104_18)   --->   "%mul_ln104_18 = mul i22 %sext_ln104_18, i22 %zext_ln104_6" [cnn.cpp:104]   --->   Operation 3178 'mul' 'mul_ln104_18' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_104 : Operation 3179 [1/2] (1.29ns)   --->   "%W3_load_22 = load i7 %W3_addr_22" [cnn.cpp:104]   --->   Operation 3179 'load' 'W3_load_22' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 120> <RAM>
ST_104 : Operation 3180 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln104_27 = add i22 %shl_ln104_26, i22 %mul_ln104_27" [cnn.cpp:104]   --->   Operation 3180 'add' 'add_ln104_27' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_104 : Operation 3181 [1/1] (0.00ns)   --->   "%tmp_297 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %add_ln104_27, i32 6, i32 21" [cnn.cpp:104]   --->   Operation 3181 'partselect' 'tmp_297' <Predicate = true> <Delay = 0.00>
ST_104 : Operation 3182 [1/1] (0.00ns)   --->   "%shl_ln104_27 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %tmp_297, i6 0" [cnn.cpp:104]   --->   Operation 3182 'bitconcatenate' 'shl_ln104_27' <Predicate = true> <Delay = 0.00>
ST_104 : Operation 3183 [1/3] (0.00ns) (grouped into DSP with root node add_ln104_28)   --->   "%mul_ln104_28 = mul i22 %sext_ln104_28, i22 %zext_ln104_4" [cnn.cpp:104]   --->   Operation 3183 'mul' 'mul_ln104_28' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_104 : Operation 3184 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln104_28 = add i22 %shl_ln104_27, i22 %mul_ln104_28" [cnn.cpp:104]   --->   Operation 3184 'add' 'add_ln104_28' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_104 : Operation 3185 [2/3] (1.08ns) (grouped into DSP with root node add_ln104_29)   --->   "%mul_ln104_29 = mul i22 %sext_ln104_29, i22 %zext_ln104_5" [cnn.cpp:104]   --->   Operation 3185 'mul' 'mul_ln104_29' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_104 : Operation 3186 [1/1] (0.00ns)   --->   "%sext_ln104_30 = sext i16 %W3_load_30" [cnn.cpp:104]   --->   Operation 3186 'sext' 'sext_ln104_30' <Predicate = true> <Delay = 0.00>
ST_104 : Operation 3187 [3/3] (1.08ns) (grouped into DSP with root node add_ln104_30)   --->   "%mul_ln104_30 = mul i22 %sext_ln104_30, i22 %zext_ln104_6" [cnn.cpp:104]   --->   Operation 3187 'mul' 'mul_ln104_30' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_104 : Operation 3188 [2/2] (1.29ns)   --->   "%W3_load_34 = load i7 %W3_addr_34" [cnn.cpp:104]   --->   Operation 3188 'load' 'W3_load_34' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 120> <RAM>
ST_104 : Operation 3189 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln104_39 = add i22 %shl_ln104_38, i22 %mul_ln104_39" [cnn.cpp:104]   --->   Operation 3189 'add' 'add_ln104_39' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_104 : Operation 3190 [1/1] (0.00ns)   --->   "%tmp_308 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %add_ln104_39, i32 6, i32 21" [cnn.cpp:104]   --->   Operation 3190 'partselect' 'tmp_308' <Predicate = true> <Delay = 0.00>
ST_104 : Operation 3191 [1/1] (0.00ns)   --->   "%shl_ln104_39 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %tmp_308, i6 0" [cnn.cpp:104]   --->   Operation 3191 'bitconcatenate' 'shl_ln104_39' <Predicate = true> <Delay = 0.00>
ST_104 : Operation 3192 [1/3] (0.00ns) (grouped into DSP with root node add_ln104_40)   --->   "%mul_ln104_40 = mul i22 %sext_ln104_40, i22 %zext_ln104_4" [cnn.cpp:104]   --->   Operation 3192 'mul' 'mul_ln104_40' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_104 : Operation 3193 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln104_40 = add i22 %shl_ln104_39, i22 %mul_ln104_40" [cnn.cpp:104]   --->   Operation 3193 'add' 'add_ln104_40' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_104 : Operation 3194 [2/3] (1.08ns) (grouped into DSP with root node add_ln104_41)   --->   "%mul_ln104_41 = mul i22 %sext_ln104_41, i22 %zext_ln104_5" [cnn.cpp:104]   --->   Operation 3194 'mul' 'mul_ln104_41' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_104 : Operation 3195 [1/1] (0.00ns)   --->   "%sext_ln104_42 = sext i16 %W3_load_42" [cnn.cpp:104]   --->   Operation 3195 'sext' 'sext_ln104_42' <Predicate = true> <Delay = 0.00>
ST_104 : Operation 3196 [3/3] (1.08ns) (grouped into DSP with root node add_ln104_42)   --->   "%mul_ln104_42 = mul i22 %sext_ln104_42, i22 %zext_ln104_6" [cnn.cpp:104]   --->   Operation 3196 'mul' 'mul_ln104_42' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_104 : Operation 3197 [2/2] (1.29ns)   --->   "%W3_load_46 = load i7 %W3_addr_46" [cnn.cpp:104]   --->   Operation 3197 'load' 'W3_load_46' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 120> <RAM>
ST_104 : Operation 3198 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln104_51 = add i22 %shl_ln104_50, i22 %mul_ln104_51" [cnn.cpp:104]   --->   Operation 3198 'add' 'add_ln104_51' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_104 : Operation 3199 [1/1] (0.00ns)   --->   "%tmp_319 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %add_ln104_51, i32 6, i32 21" [cnn.cpp:104]   --->   Operation 3199 'partselect' 'tmp_319' <Predicate = true> <Delay = 0.00>
ST_104 : Operation 3200 [1/1] (0.00ns)   --->   "%shl_ln104_51 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %tmp_319, i6 0" [cnn.cpp:104]   --->   Operation 3200 'bitconcatenate' 'shl_ln104_51' <Predicate = true> <Delay = 0.00>
ST_104 : Operation 3201 [1/3] (0.00ns) (grouped into DSP with root node add_ln104_52)   --->   "%mul_ln104_52 = mul i22 %sext_ln104_52, i22 %zext_ln104_4" [cnn.cpp:104]   --->   Operation 3201 'mul' 'mul_ln104_52' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_104 : Operation 3202 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln104_52 = add i22 %shl_ln104_51, i22 %mul_ln104_52" [cnn.cpp:104]   --->   Operation 3202 'add' 'add_ln104_52' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_104 : Operation 3203 [2/3] (1.08ns) (grouped into DSP with root node add_ln104_53)   --->   "%mul_ln104_53 = mul i22 %sext_ln104_53, i22 %zext_ln104_5" [cnn.cpp:104]   --->   Operation 3203 'mul' 'mul_ln104_53' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_104 : Operation 3204 [1/1] (0.00ns)   --->   "%sext_ln104_54 = sext i16 %W3_load_54" [cnn.cpp:104]   --->   Operation 3204 'sext' 'sext_ln104_54' <Predicate = true> <Delay = 0.00>
ST_104 : Operation 3205 [3/3] (1.08ns) (grouped into DSP with root node add_ln104_54)   --->   "%mul_ln104_54 = mul i22 %sext_ln104_54, i22 %zext_ln104_6" [cnn.cpp:104]   --->   Operation 3205 'mul' 'mul_ln104_54' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_104 : Operation 3206 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln104_63 = add i22 %shl_ln104_62, i22 %mul_ln104_63" [cnn.cpp:104]   --->   Operation 3206 'add' 'add_ln104_63' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_104 : Operation 3207 [1/1] (0.00ns)   --->   "%tmp_330 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %add_ln104_63, i32 6, i32 21" [cnn.cpp:104]   --->   Operation 3207 'partselect' 'tmp_330' <Predicate = true> <Delay = 0.00>
ST_104 : Operation 3208 [1/1] (0.00ns)   --->   "%shl_ln104_63 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %tmp_330, i6 0" [cnn.cpp:104]   --->   Operation 3208 'bitconcatenate' 'shl_ln104_63' <Predicate = true> <Delay = 0.00>
ST_104 : Operation 3209 [1/3] (0.00ns) (grouped into DSP with root node add_ln104_64)   --->   "%mul_ln104_64 = mul i22 %sext_ln104_64, i22 %zext_ln104_4" [cnn.cpp:104]   --->   Operation 3209 'mul' 'mul_ln104_64' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_104 : Operation 3210 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln104_64 = add i22 %shl_ln104_63, i22 %mul_ln104_64" [cnn.cpp:104]   --->   Operation 3210 'add' 'add_ln104_64' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_104 : Operation 3211 [2/3] (1.08ns) (grouped into DSP with root node add_ln104_65)   --->   "%mul_ln104_65 = mul i22 %sext_ln104_65, i22 %zext_ln104_5" [cnn.cpp:104]   --->   Operation 3211 'mul' 'mul_ln104_65' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_104 : Operation 3212 [1/1] (0.00ns)   --->   "%sext_ln104_66 = sext i16 %W3_load_66" [cnn.cpp:104]   --->   Operation 3212 'sext' 'sext_ln104_66' <Predicate = true> <Delay = 0.00>
ST_104 : Operation 3213 [3/3] (1.08ns) (grouped into DSP with root node add_ln104_66)   --->   "%mul_ln104_66 = mul i22 %sext_ln104_66, i22 %zext_ln104_6" [cnn.cpp:104]   --->   Operation 3213 'mul' 'mul_ln104_66' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_104 : Operation 3214 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln104_75 = add i22 %shl_ln104_74, i22 %mul_ln104_75" [cnn.cpp:104]   --->   Operation 3214 'add' 'add_ln104_75' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_104 : Operation 3215 [1/1] (0.00ns)   --->   "%tmp_341 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %add_ln104_75, i32 6, i32 21" [cnn.cpp:104]   --->   Operation 3215 'partselect' 'tmp_341' <Predicate = true> <Delay = 0.00>
ST_104 : Operation 3216 [1/1] (0.00ns)   --->   "%shl_ln104_75 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %tmp_341, i6 0" [cnn.cpp:104]   --->   Operation 3216 'bitconcatenate' 'shl_ln104_75' <Predicate = true> <Delay = 0.00>
ST_104 : Operation 3217 [1/3] (0.00ns) (grouped into DSP with root node add_ln104_76)   --->   "%mul_ln104_76 = mul i22 %sext_ln104_76, i22 %zext_ln104_4" [cnn.cpp:104]   --->   Operation 3217 'mul' 'mul_ln104_76' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_104 : Operation 3218 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln104_76 = add i22 %shl_ln104_75, i22 %mul_ln104_76" [cnn.cpp:104]   --->   Operation 3218 'add' 'add_ln104_76' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_104 : Operation 3219 [2/3] (1.08ns) (grouped into DSP with root node add_ln104_77)   --->   "%mul_ln104_77 = mul i22 %sext_ln104_77, i22 %zext_ln104_5" [cnn.cpp:104]   --->   Operation 3219 'mul' 'mul_ln104_77' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_104 : Operation 3220 [1/1] (0.00ns)   --->   "%sext_ln104_78 = sext i16 %W3_load_78" [cnn.cpp:104]   --->   Operation 3220 'sext' 'sext_ln104_78' <Predicate = true> <Delay = 0.00>
ST_104 : Operation 3221 [3/3] (1.08ns) (grouped into DSP with root node add_ln104_78)   --->   "%mul_ln104_78 = mul i22 %sext_ln104_78, i22 %zext_ln104_6" [cnn.cpp:104]   --->   Operation 3221 'mul' 'mul_ln104_78' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_104 : Operation 3222 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln104_87 = add i22 %shl_ln104_86, i22 %mul_ln104_87" [cnn.cpp:104]   --->   Operation 3222 'add' 'add_ln104_87' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_104 : Operation 3223 [1/1] (0.00ns)   --->   "%tmp_352 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %add_ln104_87, i32 6, i32 21" [cnn.cpp:104]   --->   Operation 3223 'partselect' 'tmp_352' <Predicate = true> <Delay = 0.00>
ST_104 : Operation 3224 [1/1] (0.00ns)   --->   "%shl_ln104_87 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %tmp_352, i6 0" [cnn.cpp:104]   --->   Operation 3224 'bitconcatenate' 'shl_ln104_87' <Predicate = true> <Delay = 0.00>
ST_104 : Operation 3225 [1/3] (0.00ns) (grouped into DSP with root node add_ln104_88)   --->   "%mul_ln104_88 = mul i22 %sext_ln104_88, i22 %zext_ln104_4" [cnn.cpp:104]   --->   Operation 3225 'mul' 'mul_ln104_88' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_104 : Operation 3226 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln104_88 = add i22 %shl_ln104_87, i22 %mul_ln104_88" [cnn.cpp:104]   --->   Operation 3226 'add' 'add_ln104_88' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_104 : Operation 3227 [2/3] (1.08ns) (grouped into DSP with root node add_ln104_89)   --->   "%mul_ln104_89 = mul i22 %sext_ln104_89, i22 %zext_ln104_5" [cnn.cpp:104]   --->   Operation 3227 'mul' 'mul_ln104_89' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_104 : Operation 3228 [1/1] (0.00ns)   --->   "%sext_ln104_90 = sext i16 %W3_load_90" [cnn.cpp:104]   --->   Operation 3228 'sext' 'sext_ln104_90' <Predicate = true> <Delay = 0.00>
ST_104 : Operation 3229 [3/3] (1.08ns) (grouped into DSP with root node add_ln104_90)   --->   "%mul_ln104_90 = mul i22 %sext_ln104_90, i22 %zext_ln104_6" [cnn.cpp:104]   --->   Operation 3229 'mul' 'mul_ln104_90' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_104 : Operation 3230 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln104_99 = add i22 %shl_ln104_98, i22 %mul_ln104_99" [cnn.cpp:104]   --->   Operation 3230 'add' 'add_ln104_99' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_104 : Operation 3231 [1/1] (0.00ns)   --->   "%tmp_363 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %add_ln104_99, i32 6, i32 21" [cnn.cpp:104]   --->   Operation 3231 'partselect' 'tmp_363' <Predicate = true> <Delay = 0.00>
ST_104 : Operation 3232 [1/1] (0.00ns)   --->   "%shl_ln104_99 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %tmp_363, i6 0" [cnn.cpp:104]   --->   Operation 3232 'bitconcatenate' 'shl_ln104_99' <Predicate = true> <Delay = 0.00>
ST_104 : Operation 3233 [1/3] (0.00ns) (grouped into DSP with root node add_ln104_100)   --->   "%mul_ln104_100 = mul i22 %sext_ln104_100, i22 %zext_ln104_4" [cnn.cpp:104]   --->   Operation 3233 'mul' 'mul_ln104_100' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_104 : Operation 3234 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln104_100 = add i22 %shl_ln104_99, i22 %mul_ln104_100" [cnn.cpp:104]   --->   Operation 3234 'add' 'add_ln104_100' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_104 : Operation 3235 [2/3] (1.08ns) (grouped into DSP with root node add_ln104_101)   --->   "%mul_ln104_101 = mul i22 %sext_ln104_101, i22 %zext_ln104_5" [cnn.cpp:104]   --->   Operation 3235 'mul' 'mul_ln104_101' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_104 : Operation 3236 [1/1] (0.00ns)   --->   "%sext_ln104_102 = sext i16 %W3_load_102" [cnn.cpp:104]   --->   Operation 3236 'sext' 'sext_ln104_102' <Predicate = true> <Delay = 0.00>
ST_104 : Operation 3237 [3/3] (1.08ns) (grouped into DSP with root node add_ln104_102)   --->   "%mul_ln104_102 = mul i22 %sext_ln104_102, i22 %zext_ln104_6" [cnn.cpp:104]   --->   Operation 3237 'mul' 'mul_ln104_102' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_104 : Operation 3238 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln104_111 = add i22 %shl_ln104_110, i22 %mul_ln104_111" [cnn.cpp:104]   --->   Operation 3238 'add' 'add_ln104_111' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_104 : Operation 3239 [1/1] (0.00ns)   --->   "%tmp_374 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %add_ln104_111, i32 6, i32 21" [cnn.cpp:104]   --->   Operation 3239 'partselect' 'tmp_374' <Predicate = true> <Delay = 0.00>
ST_104 : Operation 3240 [1/1] (0.00ns)   --->   "%shl_ln104_111 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %tmp_374, i6 0" [cnn.cpp:104]   --->   Operation 3240 'bitconcatenate' 'shl_ln104_111' <Predicate = true> <Delay = 0.00>
ST_104 : Operation 3241 [1/3] (0.00ns) (grouped into DSP with root node add_ln104_112)   --->   "%mul_ln104_112 = mul i22 %sext_ln104_112, i22 %zext_ln104_4" [cnn.cpp:104]   --->   Operation 3241 'mul' 'mul_ln104_112' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_104 : Operation 3242 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln104_112 = add i22 %shl_ln104_111, i22 %mul_ln104_112" [cnn.cpp:104]   --->   Operation 3242 'add' 'add_ln104_112' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_104 : Operation 3243 [2/3] (1.08ns) (grouped into DSP with root node add_ln104_113)   --->   "%mul_ln104_113 = mul i22 %sext_ln104_113, i22 %zext_ln104_5" [cnn.cpp:104]   --->   Operation 3243 'mul' 'mul_ln104_113' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_104 : Operation 3244 [1/1] (0.00ns)   --->   "%sext_ln104_114 = sext i16 %W3_load_114" [cnn.cpp:104]   --->   Operation 3244 'sext' 'sext_ln104_114' <Predicate = true> <Delay = 0.00>
ST_104 : Operation 3245 [3/3] (1.08ns) (grouped into DSP with root node add_ln104_114)   --->   "%mul_ln104_114 = mul i22 %sext_ln104_114, i22 %zext_ln104_6" [cnn.cpp:104]   --->   Operation 3245 'mul' 'mul_ln104_114' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 105 <SV = 104> <Delay = 2.38>
ST_105 : Operation 3246 [1/1] (0.00ns)   --->   "%W2_addr_167 = getelementptr i16 %W2, i64 0, i64 167" [cnn.cpp:93]   --->   Operation 3246 'getelementptr' 'W2_addr_167' <Predicate = true> <Delay = 0.00>
ST_105 : Operation 3247 [1/1] (0.00ns)   --->   "%W3_addr_58 = getelementptr i16 %W3, i64 0, i64 58" [cnn.cpp:104]   --->   Operation 3247 'getelementptr' 'W3_addr_58' <Predicate = true> <Delay = 0.00>
ST_105 : Operation 3248 [1/1] (0.00ns)   --->   "%W3_addr_70 = getelementptr i16 %W3, i64 0, i64 70" [cnn.cpp:104]   --->   Operation 3248 'getelementptr' 'W3_addr_70' <Predicate = true> <Delay = 0.00>
ST_105 : Operation 3249 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln93_138 = add i22 %shl_ln93_137, i22 %mul_ln93_138" [cnn.cpp:93]   --->   Operation 3249 'add' 'add_ln93_138' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_105 : Operation 3250 [1/1] (0.00ns)   --->   "%tmp_242 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %add_ln93_138, i32 6, i32 21" [cnn.cpp:93]   --->   Operation 3250 'partselect' 'tmp_242' <Predicate = true> <Delay = 0.00>
ST_105 : Operation 3251 [1/1] (0.00ns)   --->   "%shl_ln93_138 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %tmp_242, i6 0" [cnn.cpp:93]   --->   Operation 3251 'bitconcatenate' 'shl_ln93_138' <Predicate = true> <Delay = 0.00>
ST_105 : Operation 3252 [1/3] (0.00ns) (grouped into DSP with root node add_ln93_139)   --->   "%mul_ln93_139 = mul i22 %sext_ln93_139, i22 %zext_ln93_13" [cnn.cpp:93]   --->   Operation 3252 'mul' 'mul_ln93_139' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_105 : Operation 3253 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln93_139 = add i22 %shl_ln93_138, i22 %mul_ln93_139" [cnn.cpp:93]   --->   Operation 3253 'add' 'add_ln93_139' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_105 : Operation 3254 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln93_151 = add i22 %shl_ln93_150, i22 %mul_ln93_151" [cnn.cpp:93]   --->   Operation 3254 'add' 'add_ln93_151' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_105 : Operation 3255 [1/1] (0.00ns)   --->   "%tmp_255 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %add_ln93_151, i32 6, i32 21" [cnn.cpp:93]   --->   Operation 3255 'partselect' 'tmp_255' <Predicate = true> <Delay = 0.00>
ST_105 : Operation 3256 [2/3] (1.08ns) (grouped into DSP with root node add_ln93_152)   --->   "%mul_ln93_152 = mul i22 %sext_ln93_152, i22 %zext_ln93_12" [cnn.cpp:93]   --->   Operation 3256 'mul' 'mul_ln93_152' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_105 : Operation 3257 [1/2] (1.29ns)   --->   "%W2_load_153 = load i8 %W2_addr_153" [cnn.cpp:93]   --->   Operation 3257 'load' 'W2_load_153' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 168> <RAM>
ST_105 : Operation 3258 [1/1] (0.00ns)   --->   "%sext_ln93_153 = sext i16 %W2_load_153" [cnn.cpp:93]   --->   Operation 3258 'sext' 'sext_ln93_153' <Predicate = true> <Delay = 0.00>
ST_105 : Operation 3259 [3/3] (1.08ns) (grouped into DSP with root node add_ln93_153)   --->   "%mul_ln93_153 = mul i22 %sext_ln93_153, i22 %zext_ln93_13" [cnn.cpp:93]   --->   Operation 3259 'mul' 'mul_ln93_153' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_105 : Operation 3260 [1/1] (0.00ns)   --->   "%shl_ln93_163 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %tmp_267, i6 0" [cnn.cpp:93]   --->   Operation 3260 'bitconcatenate' 'shl_ln93_163' <Predicate = true> <Delay = 0.00>
ST_105 : Operation 3261 [1/3] (0.00ns) (grouped into DSP with root node add_ln93_164)   --->   "%mul_ln93_164 = mul i22 %sext_ln93_164, i22 %zext_ln93_10" [cnn.cpp:93]   --->   Operation 3261 'mul' 'mul_ln93_164' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_105 : Operation 3262 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln93_164 = add i22 %shl_ln93_163, i22 %mul_ln93_164" [cnn.cpp:93]   --->   Operation 3262 'add' 'add_ln93_164' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_105 : Operation 3263 [2/3] (1.08ns) (grouped into DSP with root node add_ln93_165)   --->   "%mul_ln93_165 = mul i22 %sext_ln93_165, i22 %zext_ln93_11" [cnn.cpp:93]   --->   Operation 3263 'mul' 'mul_ln93_165' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_105 : Operation 3264 [1/2] (1.29ns)   --->   "%W2_load_166 = load i8 %W2_addr_166" [cnn.cpp:93]   --->   Operation 3264 'load' 'W2_load_166' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 168> <RAM>
ST_105 : Operation 3265 [1/1] (0.00ns)   --->   "%sext_ln93_166 = sext i16 %W2_load_166" [cnn.cpp:93]   --->   Operation 3265 'sext' 'sext_ln93_166' <Predicate = true> <Delay = 0.00>
ST_105 : Operation 3266 [3/3] (1.08ns) (grouped into DSP with root node add_ln93_166)   --->   "%mul_ln93_166 = mul i22 %sext_ln93_166, i22 %zext_ln93_12" [cnn.cpp:93]   --->   Operation 3266 'mul' 'mul_ln93_166' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_105 : Operation 3267 [2/2] (1.29ns)   --->   "%W2_load_167 = load i8 %W2_addr_167" [cnn.cpp:93]   --->   Operation 3267 'load' 'W2_load_167' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 168> <RAM>
ST_105 : Operation 3268 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln104_4 = add i22 %shl_ln104_4, i22 %mul_ln104_4" [cnn.cpp:104]   --->   Operation 3268 'add' 'add_ln104_4' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_105 : Operation 3269 [1/1] (0.00ns)   --->   "%tmp_276 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %add_ln104_4, i32 6, i32 21" [cnn.cpp:104]   --->   Operation 3269 'partselect' 'tmp_276' <Predicate = true> <Delay = 0.00>
ST_105 : Operation 3270 [1/1] (0.00ns)   --->   "%shl_ln104_5 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %tmp_276, i6 0" [cnn.cpp:104]   --->   Operation 3270 'bitconcatenate' 'shl_ln104_5' <Predicate = true> <Delay = 0.00>
ST_105 : Operation 3271 [1/3] (0.00ns) (grouped into DSP with root node add_ln104_5)   --->   "%mul_ln104_5 = mul i22 %sext_ln104_5, i22 %zext_ln104_5" [cnn.cpp:104]   --->   Operation 3271 'mul' 'mul_ln104_5' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_105 : Operation 3272 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln104_5 = add i22 %shl_ln104_5, i22 %mul_ln104_5" [cnn.cpp:104]   --->   Operation 3272 'add' 'add_ln104_5' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_105 : Operation 3273 [2/3] (1.08ns) (grouped into DSP with root node add_ln104_6)   --->   "%mul_ln104_6 = mul i22 %sext_ln104_6, i22 %zext_ln104_6" [cnn.cpp:104]   --->   Operation 3273 'mul' 'mul_ln104_6' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_105 : Operation 3274 [1/1] (0.00ns)   --->   "%sext_ln104_7 = sext i16 %W3_load_7" [cnn.cpp:104]   --->   Operation 3274 'sext' 'sext_ln104_7' <Predicate = true> <Delay = 0.00>
ST_105 : Operation 3275 [1/1] (0.00ns)   --->   "%zext_ln104_7 = zext i15 %output_fc2_7" [cnn.cpp:104]   --->   Operation 3275 'zext' 'zext_ln104_7' <Predicate = true> <Delay = 0.00>
ST_105 : Operation 3276 [3/3] (1.08ns) (grouped into DSP with root node add_ln104_7)   --->   "%mul_ln104_7 = mul i22 %sext_ln104_7, i22 %zext_ln104_7" [cnn.cpp:104]   --->   Operation 3276 'mul' 'mul_ln104_7' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_105 : Operation 3277 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln104_16 = add i22 %shl_ln104_15, i22 %mul_ln104_16" [cnn.cpp:104]   --->   Operation 3277 'add' 'add_ln104_16' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_105 : Operation 3278 [1/1] (0.00ns)   --->   "%tmp_287 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %add_ln104_16, i32 6, i32 21" [cnn.cpp:104]   --->   Operation 3278 'partselect' 'tmp_287' <Predicate = true> <Delay = 0.00>
ST_105 : Operation 3279 [1/1] (0.00ns)   --->   "%shl_ln104_16 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %tmp_287, i6 0" [cnn.cpp:104]   --->   Operation 3279 'bitconcatenate' 'shl_ln104_16' <Predicate = true> <Delay = 0.00>
ST_105 : Operation 3280 [1/3] (0.00ns) (grouped into DSP with root node add_ln104_17)   --->   "%mul_ln104_17 = mul i22 %sext_ln104_17, i22 %zext_ln104_5" [cnn.cpp:104]   --->   Operation 3280 'mul' 'mul_ln104_17' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_105 : Operation 3281 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln104_17 = add i22 %shl_ln104_16, i22 %mul_ln104_17" [cnn.cpp:104]   --->   Operation 3281 'add' 'add_ln104_17' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_105 : Operation 3282 [2/3] (1.08ns) (grouped into DSP with root node add_ln104_18)   --->   "%mul_ln104_18 = mul i22 %sext_ln104_18, i22 %zext_ln104_6" [cnn.cpp:104]   --->   Operation 3282 'mul' 'mul_ln104_18' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_105 : Operation 3283 [1/1] (0.00ns)   --->   "%sext_ln104_19 = sext i16 %W3_load_19" [cnn.cpp:104]   --->   Operation 3283 'sext' 'sext_ln104_19' <Predicate = true> <Delay = 0.00>
ST_105 : Operation 3284 [3/3] (1.08ns) (grouped into DSP with root node add_ln104_19)   --->   "%mul_ln104_19 = mul i22 %sext_ln104_19, i22 %zext_ln104_7" [cnn.cpp:104]   --->   Operation 3284 'mul' 'mul_ln104_19' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_105 : Operation 3285 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln104_28 = add i22 %shl_ln104_27, i22 %mul_ln104_28" [cnn.cpp:104]   --->   Operation 3285 'add' 'add_ln104_28' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_105 : Operation 3286 [1/1] (0.00ns)   --->   "%tmp_298 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %add_ln104_28, i32 6, i32 21" [cnn.cpp:104]   --->   Operation 3286 'partselect' 'tmp_298' <Predicate = true> <Delay = 0.00>
ST_105 : Operation 3287 [1/1] (0.00ns)   --->   "%shl_ln104_28 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %tmp_298, i6 0" [cnn.cpp:104]   --->   Operation 3287 'bitconcatenate' 'shl_ln104_28' <Predicate = true> <Delay = 0.00>
ST_105 : Operation 3288 [1/3] (0.00ns) (grouped into DSP with root node add_ln104_29)   --->   "%mul_ln104_29 = mul i22 %sext_ln104_29, i22 %zext_ln104_5" [cnn.cpp:104]   --->   Operation 3288 'mul' 'mul_ln104_29' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_105 : Operation 3289 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln104_29 = add i22 %shl_ln104_28, i22 %mul_ln104_29" [cnn.cpp:104]   --->   Operation 3289 'add' 'add_ln104_29' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_105 : Operation 3290 [2/3] (1.08ns) (grouped into DSP with root node add_ln104_30)   --->   "%mul_ln104_30 = mul i22 %sext_ln104_30, i22 %zext_ln104_6" [cnn.cpp:104]   --->   Operation 3290 'mul' 'mul_ln104_30' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_105 : Operation 3291 [1/1] (0.00ns)   --->   "%sext_ln104_31 = sext i16 %W3_load_31" [cnn.cpp:104]   --->   Operation 3291 'sext' 'sext_ln104_31' <Predicate = true> <Delay = 0.00>
ST_105 : Operation 3292 [3/3] (1.08ns) (grouped into DSP with root node add_ln104_31)   --->   "%mul_ln104_31 = mul i22 %sext_ln104_31, i22 %zext_ln104_7" [cnn.cpp:104]   --->   Operation 3292 'mul' 'mul_ln104_31' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_105 : Operation 3293 [1/2] (1.29ns)   --->   "%W3_load_34 = load i7 %W3_addr_34" [cnn.cpp:104]   --->   Operation 3293 'load' 'W3_load_34' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 120> <RAM>
ST_105 : Operation 3294 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln104_40 = add i22 %shl_ln104_39, i22 %mul_ln104_40" [cnn.cpp:104]   --->   Operation 3294 'add' 'add_ln104_40' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_105 : Operation 3295 [1/1] (0.00ns)   --->   "%tmp_309 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %add_ln104_40, i32 6, i32 21" [cnn.cpp:104]   --->   Operation 3295 'partselect' 'tmp_309' <Predicate = true> <Delay = 0.00>
ST_105 : Operation 3296 [1/1] (0.00ns)   --->   "%shl_ln104_40 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %tmp_309, i6 0" [cnn.cpp:104]   --->   Operation 3296 'bitconcatenate' 'shl_ln104_40' <Predicate = true> <Delay = 0.00>
ST_105 : Operation 3297 [1/3] (0.00ns) (grouped into DSP with root node add_ln104_41)   --->   "%mul_ln104_41 = mul i22 %sext_ln104_41, i22 %zext_ln104_5" [cnn.cpp:104]   --->   Operation 3297 'mul' 'mul_ln104_41' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_105 : Operation 3298 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln104_41 = add i22 %shl_ln104_40, i22 %mul_ln104_41" [cnn.cpp:104]   --->   Operation 3298 'add' 'add_ln104_41' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_105 : Operation 3299 [2/3] (1.08ns) (grouped into DSP with root node add_ln104_42)   --->   "%mul_ln104_42 = mul i22 %sext_ln104_42, i22 %zext_ln104_6" [cnn.cpp:104]   --->   Operation 3299 'mul' 'mul_ln104_42' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_105 : Operation 3300 [1/1] (0.00ns)   --->   "%sext_ln104_43 = sext i16 %W3_load_43" [cnn.cpp:104]   --->   Operation 3300 'sext' 'sext_ln104_43' <Predicate = true> <Delay = 0.00>
ST_105 : Operation 3301 [3/3] (1.08ns) (grouped into DSP with root node add_ln104_43)   --->   "%mul_ln104_43 = mul i22 %sext_ln104_43, i22 %zext_ln104_7" [cnn.cpp:104]   --->   Operation 3301 'mul' 'mul_ln104_43' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_105 : Operation 3302 [1/2] (1.29ns)   --->   "%W3_load_46 = load i7 %W3_addr_46" [cnn.cpp:104]   --->   Operation 3302 'load' 'W3_load_46' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 120> <RAM>
ST_105 : Operation 3303 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln104_52 = add i22 %shl_ln104_51, i22 %mul_ln104_52" [cnn.cpp:104]   --->   Operation 3303 'add' 'add_ln104_52' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_105 : Operation 3304 [1/1] (0.00ns)   --->   "%tmp_320 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %add_ln104_52, i32 6, i32 21" [cnn.cpp:104]   --->   Operation 3304 'partselect' 'tmp_320' <Predicate = true> <Delay = 0.00>
ST_105 : Operation 3305 [1/1] (0.00ns)   --->   "%shl_ln104_52 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %tmp_320, i6 0" [cnn.cpp:104]   --->   Operation 3305 'bitconcatenate' 'shl_ln104_52' <Predicate = true> <Delay = 0.00>
ST_105 : Operation 3306 [1/3] (0.00ns) (grouped into DSP with root node add_ln104_53)   --->   "%mul_ln104_53 = mul i22 %sext_ln104_53, i22 %zext_ln104_5" [cnn.cpp:104]   --->   Operation 3306 'mul' 'mul_ln104_53' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_105 : Operation 3307 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln104_53 = add i22 %shl_ln104_52, i22 %mul_ln104_53" [cnn.cpp:104]   --->   Operation 3307 'add' 'add_ln104_53' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_105 : Operation 3308 [2/3] (1.08ns) (grouped into DSP with root node add_ln104_54)   --->   "%mul_ln104_54 = mul i22 %sext_ln104_54, i22 %zext_ln104_6" [cnn.cpp:104]   --->   Operation 3308 'mul' 'mul_ln104_54' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_105 : Operation 3309 [1/1] (0.00ns)   --->   "%sext_ln104_55 = sext i16 %W3_load_55" [cnn.cpp:104]   --->   Operation 3309 'sext' 'sext_ln104_55' <Predicate = true> <Delay = 0.00>
ST_105 : Operation 3310 [3/3] (1.08ns) (grouped into DSP with root node add_ln104_55)   --->   "%mul_ln104_55 = mul i22 %sext_ln104_55, i22 %zext_ln104_7" [cnn.cpp:104]   --->   Operation 3310 'mul' 'mul_ln104_55' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_105 : Operation 3311 [2/2] (1.29ns)   --->   "%W3_load_58 = load i7 %W3_addr_58" [cnn.cpp:104]   --->   Operation 3311 'load' 'W3_load_58' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 120> <RAM>
ST_105 : Operation 3312 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln104_64 = add i22 %shl_ln104_63, i22 %mul_ln104_64" [cnn.cpp:104]   --->   Operation 3312 'add' 'add_ln104_64' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_105 : Operation 3313 [1/1] (0.00ns)   --->   "%tmp_331 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %add_ln104_64, i32 6, i32 21" [cnn.cpp:104]   --->   Operation 3313 'partselect' 'tmp_331' <Predicate = true> <Delay = 0.00>
ST_105 : Operation 3314 [1/1] (0.00ns)   --->   "%shl_ln104_64 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %tmp_331, i6 0" [cnn.cpp:104]   --->   Operation 3314 'bitconcatenate' 'shl_ln104_64' <Predicate = true> <Delay = 0.00>
ST_105 : Operation 3315 [1/3] (0.00ns) (grouped into DSP with root node add_ln104_65)   --->   "%mul_ln104_65 = mul i22 %sext_ln104_65, i22 %zext_ln104_5" [cnn.cpp:104]   --->   Operation 3315 'mul' 'mul_ln104_65' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_105 : Operation 3316 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln104_65 = add i22 %shl_ln104_64, i22 %mul_ln104_65" [cnn.cpp:104]   --->   Operation 3316 'add' 'add_ln104_65' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_105 : Operation 3317 [2/3] (1.08ns) (grouped into DSP with root node add_ln104_66)   --->   "%mul_ln104_66 = mul i22 %sext_ln104_66, i22 %zext_ln104_6" [cnn.cpp:104]   --->   Operation 3317 'mul' 'mul_ln104_66' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_105 : Operation 3318 [1/1] (0.00ns)   --->   "%sext_ln104_67 = sext i16 %W3_load_67" [cnn.cpp:104]   --->   Operation 3318 'sext' 'sext_ln104_67' <Predicate = true> <Delay = 0.00>
ST_105 : Operation 3319 [3/3] (1.08ns) (grouped into DSP with root node add_ln104_67)   --->   "%mul_ln104_67 = mul i22 %sext_ln104_67, i22 %zext_ln104_7" [cnn.cpp:104]   --->   Operation 3319 'mul' 'mul_ln104_67' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_105 : Operation 3320 [2/2] (1.29ns)   --->   "%W3_load_70 = load i7 %W3_addr_70" [cnn.cpp:104]   --->   Operation 3320 'load' 'W3_load_70' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 120> <RAM>
ST_105 : Operation 3321 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln104_76 = add i22 %shl_ln104_75, i22 %mul_ln104_76" [cnn.cpp:104]   --->   Operation 3321 'add' 'add_ln104_76' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_105 : Operation 3322 [1/1] (0.00ns)   --->   "%tmp_342 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %add_ln104_76, i32 6, i32 21" [cnn.cpp:104]   --->   Operation 3322 'partselect' 'tmp_342' <Predicate = true> <Delay = 0.00>
ST_105 : Operation 3323 [1/1] (0.00ns)   --->   "%shl_ln104_76 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %tmp_342, i6 0" [cnn.cpp:104]   --->   Operation 3323 'bitconcatenate' 'shl_ln104_76' <Predicate = true> <Delay = 0.00>
ST_105 : Operation 3324 [1/3] (0.00ns) (grouped into DSP with root node add_ln104_77)   --->   "%mul_ln104_77 = mul i22 %sext_ln104_77, i22 %zext_ln104_5" [cnn.cpp:104]   --->   Operation 3324 'mul' 'mul_ln104_77' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_105 : Operation 3325 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln104_77 = add i22 %shl_ln104_76, i22 %mul_ln104_77" [cnn.cpp:104]   --->   Operation 3325 'add' 'add_ln104_77' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_105 : Operation 3326 [2/3] (1.08ns) (grouped into DSP with root node add_ln104_78)   --->   "%mul_ln104_78 = mul i22 %sext_ln104_78, i22 %zext_ln104_6" [cnn.cpp:104]   --->   Operation 3326 'mul' 'mul_ln104_78' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_105 : Operation 3327 [1/1] (0.00ns)   --->   "%sext_ln104_79 = sext i16 %W3_load_79" [cnn.cpp:104]   --->   Operation 3327 'sext' 'sext_ln104_79' <Predicate = true> <Delay = 0.00>
ST_105 : Operation 3328 [3/3] (1.08ns) (grouped into DSP with root node add_ln104_79)   --->   "%mul_ln104_79 = mul i22 %sext_ln104_79, i22 %zext_ln104_7" [cnn.cpp:104]   --->   Operation 3328 'mul' 'mul_ln104_79' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_105 : Operation 3329 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln104_88 = add i22 %shl_ln104_87, i22 %mul_ln104_88" [cnn.cpp:104]   --->   Operation 3329 'add' 'add_ln104_88' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_105 : Operation 3330 [1/1] (0.00ns)   --->   "%tmp_353 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %add_ln104_88, i32 6, i32 21" [cnn.cpp:104]   --->   Operation 3330 'partselect' 'tmp_353' <Predicate = true> <Delay = 0.00>
ST_105 : Operation 3331 [1/1] (0.00ns)   --->   "%shl_ln104_88 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %tmp_353, i6 0" [cnn.cpp:104]   --->   Operation 3331 'bitconcatenate' 'shl_ln104_88' <Predicate = true> <Delay = 0.00>
ST_105 : Operation 3332 [1/3] (0.00ns) (grouped into DSP with root node add_ln104_89)   --->   "%mul_ln104_89 = mul i22 %sext_ln104_89, i22 %zext_ln104_5" [cnn.cpp:104]   --->   Operation 3332 'mul' 'mul_ln104_89' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_105 : Operation 3333 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln104_89 = add i22 %shl_ln104_88, i22 %mul_ln104_89" [cnn.cpp:104]   --->   Operation 3333 'add' 'add_ln104_89' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_105 : Operation 3334 [2/3] (1.08ns) (grouped into DSP with root node add_ln104_90)   --->   "%mul_ln104_90 = mul i22 %sext_ln104_90, i22 %zext_ln104_6" [cnn.cpp:104]   --->   Operation 3334 'mul' 'mul_ln104_90' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_105 : Operation 3335 [1/1] (0.00ns)   --->   "%sext_ln104_91 = sext i16 %W3_load_91" [cnn.cpp:104]   --->   Operation 3335 'sext' 'sext_ln104_91' <Predicate = true> <Delay = 0.00>
ST_105 : Operation 3336 [3/3] (1.08ns) (grouped into DSP with root node add_ln104_91)   --->   "%mul_ln104_91 = mul i22 %sext_ln104_91, i22 %zext_ln104_7" [cnn.cpp:104]   --->   Operation 3336 'mul' 'mul_ln104_91' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_105 : Operation 3337 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln104_100 = add i22 %shl_ln104_99, i22 %mul_ln104_100" [cnn.cpp:104]   --->   Operation 3337 'add' 'add_ln104_100' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_105 : Operation 3338 [1/1] (0.00ns)   --->   "%tmp_364 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %add_ln104_100, i32 6, i32 21" [cnn.cpp:104]   --->   Operation 3338 'partselect' 'tmp_364' <Predicate = true> <Delay = 0.00>
ST_105 : Operation 3339 [1/1] (0.00ns)   --->   "%shl_ln104_100 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %tmp_364, i6 0" [cnn.cpp:104]   --->   Operation 3339 'bitconcatenate' 'shl_ln104_100' <Predicate = true> <Delay = 0.00>
ST_105 : Operation 3340 [1/3] (0.00ns) (grouped into DSP with root node add_ln104_101)   --->   "%mul_ln104_101 = mul i22 %sext_ln104_101, i22 %zext_ln104_5" [cnn.cpp:104]   --->   Operation 3340 'mul' 'mul_ln104_101' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_105 : Operation 3341 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln104_101 = add i22 %shl_ln104_100, i22 %mul_ln104_101" [cnn.cpp:104]   --->   Operation 3341 'add' 'add_ln104_101' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_105 : Operation 3342 [2/3] (1.08ns) (grouped into DSP with root node add_ln104_102)   --->   "%mul_ln104_102 = mul i22 %sext_ln104_102, i22 %zext_ln104_6" [cnn.cpp:104]   --->   Operation 3342 'mul' 'mul_ln104_102' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_105 : Operation 3343 [1/1] (0.00ns)   --->   "%sext_ln104_103 = sext i16 %W3_load_103" [cnn.cpp:104]   --->   Operation 3343 'sext' 'sext_ln104_103' <Predicate = true> <Delay = 0.00>
ST_105 : Operation 3344 [3/3] (1.08ns) (grouped into DSP with root node add_ln104_103)   --->   "%mul_ln104_103 = mul i22 %sext_ln104_103, i22 %zext_ln104_7" [cnn.cpp:104]   --->   Operation 3344 'mul' 'mul_ln104_103' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_105 : Operation 3345 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln104_112 = add i22 %shl_ln104_111, i22 %mul_ln104_112" [cnn.cpp:104]   --->   Operation 3345 'add' 'add_ln104_112' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_105 : Operation 3346 [1/1] (0.00ns)   --->   "%tmp_375 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %add_ln104_112, i32 6, i32 21" [cnn.cpp:104]   --->   Operation 3346 'partselect' 'tmp_375' <Predicate = true> <Delay = 0.00>
ST_105 : Operation 3347 [1/1] (0.00ns)   --->   "%shl_ln104_112 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %tmp_375, i6 0" [cnn.cpp:104]   --->   Operation 3347 'bitconcatenate' 'shl_ln104_112' <Predicate = true> <Delay = 0.00>
ST_105 : Operation 3348 [1/3] (0.00ns) (grouped into DSP with root node add_ln104_113)   --->   "%mul_ln104_113 = mul i22 %sext_ln104_113, i22 %zext_ln104_5" [cnn.cpp:104]   --->   Operation 3348 'mul' 'mul_ln104_113' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_105 : Operation 3349 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln104_113 = add i22 %shl_ln104_112, i22 %mul_ln104_113" [cnn.cpp:104]   --->   Operation 3349 'add' 'add_ln104_113' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_105 : Operation 3350 [2/3] (1.08ns) (grouped into DSP with root node add_ln104_114)   --->   "%mul_ln104_114 = mul i22 %sext_ln104_114, i22 %zext_ln104_6" [cnn.cpp:104]   --->   Operation 3350 'mul' 'mul_ln104_114' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_105 : Operation 3351 [1/1] (0.00ns)   --->   "%sext_ln104_115 = sext i16 %W3_load_115" [cnn.cpp:104]   --->   Operation 3351 'sext' 'sext_ln104_115' <Predicate = true> <Delay = 0.00>
ST_105 : Operation 3352 [3/3] (1.08ns) (grouped into DSP with root node add_ln104_115)   --->   "%mul_ln104_115 = mul i22 %sext_ln104_115, i22 %zext_ln104_7" [cnn.cpp:104]   --->   Operation 3352 'mul' 'mul_ln104_115' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 106 <SV = 105> <Delay = 2.38>
ST_106 : Operation 3353 [1/1] (0.00ns)   --->   "%W3_addr_82 = getelementptr i16 %W3, i64 0, i64 82" [cnn.cpp:104]   --->   Operation 3353 'getelementptr' 'W3_addr_82' <Predicate = true> <Delay = 0.00>
ST_106 : Operation 3354 [1/1] (0.00ns)   --->   "%W3_addr_94 = getelementptr i16 %W3, i64 0, i64 94" [cnn.cpp:104]   --->   Operation 3354 'getelementptr' 'W3_addr_94' <Predicate = true> <Delay = 0.00>
ST_106 : Operation 3355 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln93_139 = add i22 %shl_ln93_138, i22 %mul_ln93_139" [cnn.cpp:93]   --->   Operation 3355 'add' 'add_ln93_139' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_106 : Operation 3356 [1/1] (0.00ns)   --->   "%trunc_ln95_9 = partselect i15 @_ssdm_op_PartSelect.i15.i22.i32.i32, i22 %add_ln93_139, i32 6, i32 20" [cnn.cpp:95]   --->   Operation 3356 'partselect' 'trunc_ln95_9' <Predicate = true> <Delay = 0.00>
ST_106 : Operation 3357 [1/1] (0.00ns)   --->   "%tmp_243 = bitselect i1 @_ssdm_op_BitSelect.i1.i22.i32, i22 %add_ln93_139, i32 21" [cnn.cpp:95]   --->   Operation 3357 'bitselect' 'tmp_243' <Predicate = true> <Delay = 0.00>
ST_106 : Operation 3358 [1/1] (0.35ns)   --->   "%output_fc2_9 = select i1 %tmp_243, i15 0, i15 %trunc_ln95_9" [cnn.cpp:95]   --->   Operation 3358 'select' 'output_fc2_9' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_106 : Operation 3359 [1/1] (0.00ns)   --->   "%shl_ln93_151 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %tmp_255, i6 0" [cnn.cpp:93]   --->   Operation 3359 'bitconcatenate' 'shl_ln93_151' <Predicate = true> <Delay = 0.00>
ST_106 : Operation 3360 [1/3] (0.00ns) (grouped into DSP with root node add_ln93_152)   --->   "%mul_ln93_152 = mul i22 %sext_ln93_152, i22 %zext_ln93_12" [cnn.cpp:93]   --->   Operation 3360 'mul' 'mul_ln93_152' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_106 : Operation 3361 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln93_152 = add i22 %shl_ln93_151, i22 %mul_ln93_152" [cnn.cpp:93]   --->   Operation 3361 'add' 'add_ln93_152' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_106 : Operation 3362 [2/3] (1.08ns) (grouped into DSP with root node add_ln93_153)   --->   "%mul_ln93_153 = mul i22 %sext_ln93_153, i22 %zext_ln93_13" [cnn.cpp:93]   --->   Operation 3362 'mul' 'mul_ln93_153' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_106 : Operation 3363 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln93_164 = add i22 %shl_ln93_163, i22 %mul_ln93_164" [cnn.cpp:93]   --->   Operation 3363 'add' 'add_ln93_164' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_106 : Operation 3364 [1/1] (0.00ns)   --->   "%tmp_268 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %add_ln93_164, i32 6, i32 21" [cnn.cpp:93]   --->   Operation 3364 'partselect' 'tmp_268' <Predicate = true> <Delay = 0.00>
ST_106 : Operation 3365 [1/1] (0.00ns)   --->   "%shl_ln93_164 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %tmp_268, i6 0" [cnn.cpp:93]   --->   Operation 3365 'bitconcatenate' 'shl_ln93_164' <Predicate = true> <Delay = 0.00>
ST_106 : Operation 3366 [1/3] (0.00ns) (grouped into DSP with root node add_ln93_165)   --->   "%mul_ln93_165 = mul i22 %sext_ln93_165, i22 %zext_ln93_11" [cnn.cpp:93]   --->   Operation 3366 'mul' 'mul_ln93_165' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_106 : Operation 3367 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln93_165 = add i22 %shl_ln93_164, i22 %mul_ln93_165" [cnn.cpp:93]   --->   Operation 3367 'add' 'add_ln93_165' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_106 : Operation 3368 [2/3] (1.08ns) (grouped into DSP with root node add_ln93_166)   --->   "%mul_ln93_166 = mul i22 %sext_ln93_166, i22 %zext_ln93_12" [cnn.cpp:93]   --->   Operation 3368 'mul' 'mul_ln93_166' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_106 : Operation 3369 [1/2] (1.29ns)   --->   "%W2_load_167 = load i8 %W2_addr_167" [cnn.cpp:93]   --->   Operation 3369 'load' 'W2_load_167' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 168> <RAM>
ST_106 : Operation 3370 [1/1] (0.00ns)   --->   "%sext_ln93_167 = sext i16 %W2_load_167" [cnn.cpp:93]   --->   Operation 3370 'sext' 'sext_ln93_167' <Predicate = true> <Delay = 0.00>
ST_106 : Operation 3371 [3/3] (1.08ns) (grouped into DSP with root node add_ln93_167)   --->   "%mul_ln93_167 = mul i22 %sext_ln93_167, i22 %zext_ln93_13" [cnn.cpp:93]   --->   Operation 3371 'mul' 'mul_ln93_167' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_106 : Operation 3372 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln104_5 = add i22 %shl_ln104_5, i22 %mul_ln104_5" [cnn.cpp:104]   --->   Operation 3372 'add' 'add_ln104_5' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_106 : Operation 3373 [1/1] (0.00ns)   --->   "%tmp_277 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %add_ln104_5, i32 6, i32 21" [cnn.cpp:104]   --->   Operation 3373 'partselect' 'tmp_277' <Predicate = true> <Delay = 0.00>
ST_106 : Operation 3374 [1/1] (0.00ns)   --->   "%shl_ln104_6 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %tmp_277, i6 0" [cnn.cpp:104]   --->   Operation 3374 'bitconcatenate' 'shl_ln104_6' <Predicate = true> <Delay = 0.00>
ST_106 : Operation 3375 [1/3] (0.00ns) (grouped into DSP with root node add_ln104_6)   --->   "%mul_ln104_6 = mul i22 %sext_ln104_6, i22 %zext_ln104_6" [cnn.cpp:104]   --->   Operation 3375 'mul' 'mul_ln104_6' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_106 : Operation 3376 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln104_6 = add i22 %shl_ln104_6, i22 %mul_ln104_6" [cnn.cpp:104]   --->   Operation 3376 'add' 'add_ln104_6' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_106 : Operation 3377 [2/3] (1.08ns) (grouped into DSP with root node add_ln104_7)   --->   "%mul_ln104_7 = mul i22 %sext_ln104_7, i22 %zext_ln104_7" [cnn.cpp:104]   --->   Operation 3377 'mul' 'mul_ln104_7' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_106 : Operation 3378 [1/1] (0.00ns)   --->   "%sext_ln104_8 = sext i16 %W3_load_8" [cnn.cpp:104]   --->   Operation 3378 'sext' 'sext_ln104_8' <Predicate = true> <Delay = 0.00>
ST_106 : Operation 3379 [1/1] (0.00ns)   --->   "%zext_ln104_8 = zext i15 %output_fc2_8" [cnn.cpp:104]   --->   Operation 3379 'zext' 'zext_ln104_8' <Predicate = true> <Delay = 0.00>
ST_106 : Operation 3380 [3/3] (1.08ns) (grouped into DSP with root node add_ln104_8)   --->   "%mul_ln104_8 = mul i22 %sext_ln104_8, i22 %zext_ln104_8" [cnn.cpp:104]   --->   Operation 3380 'mul' 'mul_ln104_8' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_106 : Operation 3381 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln104_17 = add i22 %shl_ln104_16, i22 %mul_ln104_17" [cnn.cpp:104]   --->   Operation 3381 'add' 'add_ln104_17' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_106 : Operation 3382 [1/1] (0.00ns)   --->   "%tmp_288 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %add_ln104_17, i32 6, i32 21" [cnn.cpp:104]   --->   Operation 3382 'partselect' 'tmp_288' <Predicate = true> <Delay = 0.00>
ST_106 : Operation 3383 [1/1] (0.00ns)   --->   "%shl_ln104_17 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %tmp_288, i6 0" [cnn.cpp:104]   --->   Operation 3383 'bitconcatenate' 'shl_ln104_17' <Predicate = true> <Delay = 0.00>
ST_106 : Operation 3384 [1/3] (0.00ns) (grouped into DSP with root node add_ln104_18)   --->   "%mul_ln104_18 = mul i22 %sext_ln104_18, i22 %zext_ln104_6" [cnn.cpp:104]   --->   Operation 3384 'mul' 'mul_ln104_18' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_106 : Operation 3385 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln104_18 = add i22 %shl_ln104_17, i22 %mul_ln104_18" [cnn.cpp:104]   --->   Operation 3385 'add' 'add_ln104_18' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_106 : Operation 3386 [2/3] (1.08ns) (grouped into DSP with root node add_ln104_19)   --->   "%mul_ln104_19 = mul i22 %sext_ln104_19, i22 %zext_ln104_7" [cnn.cpp:104]   --->   Operation 3386 'mul' 'mul_ln104_19' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_106 : Operation 3387 [1/1] (0.00ns)   --->   "%sext_ln104_20 = sext i16 %W3_load_20" [cnn.cpp:104]   --->   Operation 3387 'sext' 'sext_ln104_20' <Predicate = true> <Delay = 0.00>
ST_106 : Operation 3388 [3/3] (1.08ns) (grouped into DSP with root node add_ln104_20)   --->   "%mul_ln104_20 = mul i22 %sext_ln104_20, i22 %zext_ln104_8" [cnn.cpp:104]   --->   Operation 3388 'mul' 'mul_ln104_20' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_106 : Operation 3389 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln104_29 = add i22 %shl_ln104_28, i22 %mul_ln104_29" [cnn.cpp:104]   --->   Operation 3389 'add' 'add_ln104_29' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_106 : Operation 3390 [1/1] (0.00ns)   --->   "%tmp_299 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %add_ln104_29, i32 6, i32 21" [cnn.cpp:104]   --->   Operation 3390 'partselect' 'tmp_299' <Predicate = true> <Delay = 0.00>
ST_106 : Operation 3391 [1/1] (0.00ns)   --->   "%shl_ln104_29 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %tmp_299, i6 0" [cnn.cpp:104]   --->   Operation 3391 'bitconcatenate' 'shl_ln104_29' <Predicate = true> <Delay = 0.00>
ST_106 : Operation 3392 [1/3] (0.00ns) (grouped into DSP with root node add_ln104_30)   --->   "%mul_ln104_30 = mul i22 %sext_ln104_30, i22 %zext_ln104_6" [cnn.cpp:104]   --->   Operation 3392 'mul' 'mul_ln104_30' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_106 : Operation 3393 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln104_30 = add i22 %shl_ln104_29, i22 %mul_ln104_30" [cnn.cpp:104]   --->   Operation 3393 'add' 'add_ln104_30' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_106 : Operation 3394 [2/3] (1.08ns) (grouped into DSP with root node add_ln104_31)   --->   "%mul_ln104_31 = mul i22 %sext_ln104_31, i22 %zext_ln104_7" [cnn.cpp:104]   --->   Operation 3394 'mul' 'mul_ln104_31' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_106 : Operation 3395 [1/1] (0.00ns)   --->   "%sext_ln104_32 = sext i16 %W3_load_32" [cnn.cpp:104]   --->   Operation 3395 'sext' 'sext_ln104_32' <Predicate = true> <Delay = 0.00>
ST_106 : Operation 3396 [3/3] (1.08ns) (grouped into DSP with root node add_ln104_32)   --->   "%mul_ln104_32 = mul i22 %sext_ln104_32, i22 %zext_ln104_8" [cnn.cpp:104]   --->   Operation 3396 'mul' 'mul_ln104_32' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_106 : Operation 3397 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln104_41 = add i22 %shl_ln104_40, i22 %mul_ln104_41" [cnn.cpp:104]   --->   Operation 3397 'add' 'add_ln104_41' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_106 : Operation 3398 [1/1] (0.00ns)   --->   "%tmp_310 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %add_ln104_41, i32 6, i32 21" [cnn.cpp:104]   --->   Operation 3398 'partselect' 'tmp_310' <Predicate = true> <Delay = 0.00>
ST_106 : Operation 3399 [1/1] (0.00ns)   --->   "%shl_ln104_41 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %tmp_310, i6 0" [cnn.cpp:104]   --->   Operation 3399 'bitconcatenate' 'shl_ln104_41' <Predicate = true> <Delay = 0.00>
ST_106 : Operation 3400 [1/3] (0.00ns) (grouped into DSP with root node add_ln104_42)   --->   "%mul_ln104_42 = mul i22 %sext_ln104_42, i22 %zext_ln104_6" [cnn.cpp:104]   --->   Operation 3400 'mul' 'mul_ln104_42' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_106 : Operation 3401 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln104_42 = add i22 %shl_ln104_41, i22 %mul_ln104_42" [cnn.cpp:104]   --->   Operation 3401 'add' 'add_ln104_42' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_106 : Operation 3402 [2/3] (1.08ns) (grouped into DSP with root node add_ln104_43)   --->   "%mul_ln104_43 = mul i22 %sext_ln104_43, i22 %zext_ln104_7" [cnn.cpp:104]   --->   Operation 3402 'mul' 'mul_ln104_43' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_106 : Operation 3403 [1/1] (0.00ns)   --->   "%sext_ln104_44 = sext i16 %W3_load_44" [cnn.cpp:104]   --->   Operation 3403 'sext' 'sext_ln104_44' <Predicate = true> <Delay = 0.00>
ST_106 : Operation 3404 [3/3] (1.08ns) (grouped into DSP with root node add_ln104_44)   --->   "%mul_ln104_44 = mul i22 %sext_ln104_44, i22 %zext_ln104_8" [cnn.cpp:104]   --->   Operation 3404 'mul' 'mul_ln104_44' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_106 : Operation 3405 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln104_53 = add i22 %shl_ln104_52, i22 %mul_ln104_53" [cnn.cpp:104]   --->   Operation 3405 'add' 'add_ln104_53' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_106 : Operation 3406 [1/1] (0.00ns)   --->   "%tmp_321 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %add_ln104_53, i32 6, i32 21" [cnn.cpp:104]   --->   Operation 3406 'partselect' 'tmp_321' <Predicate = true> <Delay = 0.00>
ST_106 : Operation 3407 [1/1] (0.00ns)   --->   "%shl_ln104_53 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %tmp_321, i6 0" [cnn.cpp:104]   --->   Operation 3407 'bitconcatenate' 'shl_ln104_53' <Predicate = true> <Delay = 0.00>
ST_106 : Operation 3408 [1/3] (0.00ns) (grouped into DSP with root node add_ln104_54)   --->   "%mul_ln104_54 = mul i22 %sext_ln104_54, i22 %zext_ln104_6" [cnn.cpp:104]   --->   Operation 3408 'mul' 'mul_ln104_54' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_106 : Operation 3409 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln104_54 = add i22 %shl_ln104_53, i22 %mul_ln104_54" [cnn.cpp:104]   --->   Operation 3409 'add' 'add_ln104_54' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_106 : Operation 3410 [2/3] (1.08ns) (grouped into DSP with root node add_ln104_55)   --->   "%mul_ln104_55 = mul i22 %sext_ln104_55, i22 %zext_ln104_7" [cnn.cpp:104]   --->   Operation 3410 'mul' 'mul_ln104_55' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_106 : Operation 3411 [1/1] (0.00ns)   --->   "%sext_ln104_56 = sext i16 %W3_load_56" [cnn.cpp:104]   --->   Operation 3411 'sext' 'sext_ln104_56' <Predicate = true> <Delay = 0.00>
ST_106 : Operation 3412 [3/3] (1.08ns) (grouped into DSP with root node add_ln104_56)   --->   "%mul_ln104_56 = mul i22 %sext_ln104_56, i22 %zext_ln104_8" [cnn.cpp:104]   --->   Operation 3412 'mul' 'mul_ln104_56' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_106 : Operation 3413 [1/2] (1.29ns)   --->   "%W3_load_58 = load i7 %W3_addr_58" [cnn.cpp:104]   --->   Operation 3413 'load' 'W3_load_58' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 120> <RAM>
ST_106 : Operation 3414 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln104_65 = add i22 %shl_ln104_64, i22 %mul_ln104_65" [cnn.cpp:104]   --->   Operation 3414 'add' 'add_ln104_65' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_106 : Operation 3415 [1/1] (0.00ns)   --->   "%tmp_332 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %add_ln104_65, i32 6, i32 21" [cnn.cpp:104]   --->   Operation 3415 'partselect' 'tmp_332' <Predicate = true> <Delay = 0.00>
ST_106 : Operation 3416 [1/1] (0.00ns)   --->   "%shl_ln104_65 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %tmp_332, i6 0" [cnn.cpp:104]   --->   Operation 3416 'bitconcatenate' 'shl_ln104_65' <Predicate = true> <Delay = 0.00>
ST_106 : Operation 3417 [1/3] (0.00ns) (grouped into DSP with root node add_ln104_66)   --->   "%mul_ln104_66 = mul i22 %sext_ln104_66, i22 %zext_ln104_6" [cnn.cpp:104]   --->   Operation 3417 'mul' 'mul_ln104_66' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_106 : Operation 3418 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln104_66 = add i22 %shl_ln104_65, i22 %mul_ln104_66" [cnn.cpp:104]   --->   Operation 3418 'add' 'add_ln104_66' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_106 : Operation 3419 [2/3] (1.08ns) (grouped into DSP with root node add_ln104_67)   --->   "%mul_ln104_67 = mul i22 %sext_ln104_67, i22 %zext_ln104_7" [cnn.cpp:104]   --->   Operation 3419 'mul' 'mul_ln104_67' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_106 : Operation 3420 [1/1] (0.00ns)   --->   "%sext_ln104_68 = sext i16 %W3_load_68" [cnn.cpp:104]   --->   Operation 3420 'sext' 'sext_ln104_68' <Predicate = true> <Delay = 0.00>
ST_106 : Operation 3421 [3/3] (1.08ns) (grouped into DSP with root node add_ln104_68)   --->   "%mul_ln104_68 = mul i22 %sext_ln104_68, i22 %zext_ln104_8" [cnn.cpp:104]   --->   Operation 3421 'mul' 'mul_ln104_68' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_106 : Operation 3422 [1/2] (1.29ns)   --->   "%W3_load_70 = load i7 %W3_addr_70" [cnn.cpp:104]   --->   Operation 3422 'load' 'W3_load_70' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 120> <RAM>
ST_106 : Operation 3423 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln104_77 = add i22 %shl_ln104_76, i22 %mul_ln104_77" [cnn.cpp:104]   --->   Operation 3423 'add' 'add_ln104_77' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_106 : Operation 3424 [1/1] (0.00ns)   --->   "%tmp_343 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %add_ln104_77, i32 6, i32 21" [cnn.cpp:104]   --->   Operation 3424 'partselect' 'tmp_343' <Predicate = true> <Delay = 0.00>
ST_106 : Operation 3425 [1/1] (0.00ns)   --->   "%shl_ln104_77 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %tmp_343, i6 0" [cnn.cpp:104]   --->   Operation 3425 'bitconcatenate' 'shl_ln104_77' <Predicate = true> <Delay = 0.00>
ST_106 : Operation 3426 [1/3] (0.00ns) (grouped into DSP with root node add_ln104_78)   --->   "%mul_ln104_78 = mul i22 %sext_ln104_78, i22 %zext_ln104_6" [cnn.cpp:104]   --->   Operation 3426 'mul' 'mul_ln104_78' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_106 : Operation 3427 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln104_78 = add i22 %shl_ln104_77, i22 %mul_ln104_78" [cnn.cpp:104]   --->   Operation 3427 'add' 'add_ln104_78' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_106 : Operation 3428 [2/3] (1.08ns) (grouped into DSP with root node add_ln104_79)   --->   "%mul_ln104_79 = mul i22 %sext_ln104_79, i22 %zext_ln104_7" [cnn.cpp:104]   --->   Operation 3428 'mul' 'mul_ln104_79' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_106 : Operation 3429 [1/1] (0.00ns)   --->   "%sext_ln104_80 = sext i16 %W3_load_80" [cnn.cpp:104]   --->   Operation 3429 'sext' 'sext_ln104_80' <Predicate = true> <Delay = 0.00>
ST_106 : Operation 3430 [3/3] (1.08ns) (grouped into DSP with root node add_ln104_80)   --->   "%mul_ln104_80 = mul i22 %sext_ln104_80, i22 %zext_ln104_8" [cnn.cpp:104]   --->   Operation 3430 'mul' 'mul_ln104_80' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_106 : Operation 3431 [2/2] (1.29ns)   --->   "%W3_load_82 = load i7 %W3_addr_82" [cnn.cpp:104]   --->   Operation 3431 'load' 'W3_load_82' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 120> <RAM>
ST_106 : Operation 3432 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln104_89 = add i22 %shl_ln104_88, i22 %mul_ln104_89" [cnn.cpp:104]   --->   Operation 3432 'add' 'add_ln104_89' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_106 : Operation 3433 [1/1] (0.00ns)   --->   "%tmp_354 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %add_ln104_89, i32 6, i32 21" [cnn.cpp:104]   --->   Operation 3433 'partselect' 'tmp_354' <Predicate = true> <Delay = 0.00>
ST_106 : Operation 3434 [1/1] (0.00ns)   --->   "%shl_ln104_89 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %tmp_354, i6 0" [cnn.cpp:104]   --->   Operation 3434 'bitconcatenate' 'shl_ln104_89' <Predicate = true> <Delay = 0.00>
ST_106 : Operation 3435 [1/3] (0.00ns) (grouped into DSP with root node add_ln104_90)   --->   "%mul_ln104_90 = mul i22 %sext_ln104_90, i22 %zext_ln104_6" [cnn.cpp:104]   --->   Operation 3435 'mul' 'mul_ln104_90' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_106 : Operation 3436 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln104_90 = add i22 %shl_ln104_89, i22 %mul_ln104_90" [cnn.cpp:104]   --->   Operation 3436 'add' 'add_ln104_90' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_106 : Operation 3437 [2/3] (1.08ns) (grouped into DSP with root node add_ln104_91)   --->   "%mul_ln104_91 = mul i22 %sext_ln104_91, i22 %zext_ln104_7" [cnn.cpp:104]   --->   Operation 3437 'mul' 'mul_ln104_91' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_106 : Operation 3438 [1/1] (0.00ns)   --->   "%sext_ln104_92 = sext i16 %W3_load_92" [cnn.cpp:104]   --->   Operation 3438 'sext' 'sext_ln104_92' <Predicate = true> <Delay = 0.00>
ST_106 : Operation 3439 [3/3] (1.08ns) (grouped into DSP with root node add_ln104_92)   --->   "%mul_ln104_92 = mul i22 %sext_ln104_92, i22 %zext_ln104_8" [cnn.cpp:104]   --->   Operation 3439 'mul' 'mul_ln104_92' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_106 : Operation 3440 [2/2] (1.29ns)   --->   "%W3_load_94 = load i7 %W3_addr_94" [cnn.cpp:104]   --->   Operation 3440 'load' 'W3_load_94' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 120> <RAM>
ST_106 : Operation 3441 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln104_101 = add i22 %shl_ln104_100, i22 %mul_ln104_101" [cnn.cpp:104]   --->   Operation 3441 'add' 'add_ln104_101' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_106 : Operation 3442 [1/1] (0.00ns)   --->   "%tmp_365 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %add_ln104_101, i32 6, i32 21" [cnn.cpp:104]   --->   Operation 3442 'partselect' 'tmp_365' <Predicate = true> <Delay = 0.00>
ST_106 : Operation 3443 [1/1] (0.00ns)   --->   "%shl_ln104_101 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %tmp_365, i6 0" [cnn.cpp:104]   --->   Operation 3443 'bitconcatenate' 'shl_ln104_101' <Predicate = true> <Delay = 0.00>
ST_106 : Operation 3444 [1/3] (0.00ns) (grouped into DSP with root node add_ln104_102)   --->   "%mul_ln104_102 = mul i22 %sext_ln104_102, i22 %zext_ln104_6" [cnn.cpp:104]   --->   Operation 3444 'mul' 'mul_ln104_102' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_106 : Operation 3445 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln104_102 = add i22 %shl_ln104_101, i22 %mul_ln104_102" [cnn.cpp:104]   --->   Operation 3445 'add' 'add_ln104_102' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_106 : Operation 3446 [2/3] (1.08ns) (grouped into DSP with root node add_ln104_103)   --->   "%mul_ln104_103 = mul i22 %sext_ln104_103, i22 %zext_ln104_7" [cnn.cpp:104]   --->   Operation 3446 'mul' 'mul_ln104_103' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_106 : Operation 3447 [1/1] (0.00ns)   --->   "%sext_ln104_104 = sext i16 %W3_load_104" [cnn.cpp:104]   --->   Operation 3447 'sext' 'sext_ln104_104' <Predicate = true> <Delay = 0.00>
ST_106 : Operation 3448 [3/3] (1.08ns) (grouped into DSP with root node add_ln104_104)   --->   "%mul_ln104_104 = mul i22 %sext_ln104_104, i22 %zext_ln104_8" [cnn.cpp:104]   --->   Operation 3448 'mul' 'mul_ln104_104' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_106 : Operation 3449 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln104_113 = add i22 %shl_ln104_112, i22 %mul_ln104_113" [cnn.cpp:104]   --->   Operation 3449 'add' 'add_ln104_113' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_106 : Operation 3450 [1/1] (0.00ns)   --->   "%tmp_376 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %add_ln104_113, i32 6, i32 21" [cnn.cpp:104]   --->   Operation 3450 'partselect' 'tmp_376' <Predicate = true> <Delay = 0.00>
ST_106 : Operation 3451 [1/1] (0.00ns)   --->   "%shl_ln104_113 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %tmp_376, i6 0" [cnn.cpp:104]   --->   Operation 3451 'bitconcatenate' 'shl_ln104_113' <Predicate = true> <Delay = 0.00>
ST_106 : Operation 3452 [1/3] (0.00ns) (grouped into DSP with root node add_ln104_114)   --->   "%mul_ln104_114 = mul i22 %sext_ln104_114, i22 %zext_ln104_6" [cnn.cpp:104]   --->   Operation 3452 'mul' 'mul_ln104_114' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_106 : Operation 3453 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln104_114 = add i22 %shl_ln104_113, i22 %mul_ln104_114" [cnn.cpp:104]   --->   Operation 3453 'add' 'add_ln104_114' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_106 : Operation 3454 [2/3] (1.08ns) (grouped into DSP with root node add_ln104_115)   --->   "%mul_ln104_115 = mul i22 %sext_ln104_115, i22 %zext_ln104_7" [cnn.cpp:104]   --->   Operation 3454 'mul' 'mul_ln104_115' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_106 : Operation 3455 [1/1] (0.00ns)   --->   "%sext_ln104_116 = sext i16 %W3_load_116" [cnn.cpp:104]   --->   Operation 3455 'sext' 'sext_ln104_116' <Predicate = true> <Delay = 0.00>
ST_106 : Operation 3456 [3/3] (1.08ns) (grouped into DSP with root node add_ln104_116)   --->   "%mul_ln104_116 = mul i22 %sext_ln104_116, i22 %zext_ln104_8" [cnn.cpp:104]   --->   Operation 3456 'mul' 'mul_ln104_116' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 107 <SV = 106> <Delay = 1.66>
ST_107 : Operation 3457 [1/1] (0.00ns)   --->   "%W3_addr_106 = getelementptr i16 %W3, i64 0, i64 106" [cnn.cpp:104]   --->   Operation 3457 'getelementptr' 'W3_addr_106' <Predicate = true> <Delay = 0.00>
ST_107 : Operation 3458 [1/1] (0.00ns)   --->   "%W3_addr_118 = getelementptr i16 %W3, i64 0, i64 118" [cnn.cpp:104]   --->   Operation 3458 'getelementptr' 'W3_addr_118' <Predicate = true> <Delay = 0.00>
ST_107 : Operation 3459 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln93_152 = add i22 %shl_ln93_151, i22 %mul_ln93_152" [cnn.cpp:93]   --->   Operation 3459 'add' 'add_ln93_152' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_107 : Operation 3460 [1/1] (0.00ns)   --->   "%tmp_256 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %add_ln93_152, i32 6, i32 21" [cnn.cpp:93]   --->   Operation 3460 'partselect' 'tmp_256' <Predicate = true> <Delay = 0.00>
ST_107 : Operation 3461 [1/1] (0.00ns)   --->   "%shl_ln93_152 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %tmp_256, i6 0" [cnn.cpp:93]   --->   Operation 3461 'bitconcatenate' 'shl_ln93_152' <Predicate = true> <Delay = 0.00>
ST_107 : Operation 3462 [1/3] (0.00ns) (grouped into DSP with root node add_ln93_153)   --->   "%mul_ln93_153 = mul i22 %sext_ln93_153, i22 %zext_ln93_13" [cnn.cpp:93]   --->   Operation 3462 'mul' 'mul_ln93_153' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_107 : Operation 3463 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln93_153 = add i22 %shl_ln93_152, i22 %mul_ln93_153" [cnn.cpp:93]   --->   Operation 3463 'add' 'add_ln93_153' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_107 : Operation 3464 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln93_165 = add i22 %shl_ln93_164, i22 %mul_ln93_165" [cnn.cpp:93]   --->   Operation 3464 'add' 'add_ln93_165' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_107 : Operation 3465 [1/1] (0.00ns)   --->   "%tmp_269 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %add_ln93_165, i32 6, i32 21" [cnn.cpp:93]   --->   Operation 3465 'partselect' 'tmp_269' <Predicate = true> <Delay = 0.00>
ST_107 : Operation 3466 [1/1] (0.00ns)   --->   "%shl_ln93_165 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %tmp_269, i6 0" [cnn.cpp:93]   --->   Operation 3466 'bitconcatenate' 'shl_ln93_165' <Predicate = true> <Delay = 0.00>
ST_107 : Operation 3467 [1/3] (0.00ns) (grouped into DSP with root node add_ln93_166)   --->   "%mul_ln93_166 = mul i22 %sext_ln93_166, i22 %zext_ln93_12" [cnn.cpp:93]   --->   Operation 3467 'mul' 'mul_ln93_166' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_107 : Operation 3468 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln93_166 = add i22 %shl_ln93_165, i22 %mul_ln93_166" [cnn.cpp:93]   --->   Operation 3468 'add' 'add_ln93_166' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_107 : Operation 3469 [2/3] (1.08ns) (grouped into DSP with root node add_ln93_167)   --->   "%mul_ln93_167 = mul i22 %sext_ln93_167, i22 %zext_ln93_13" [cnn.cpp:93]   --->   Operation 3469 'mul' 'mul_ln93_167' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_107 : Operation 3470 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln104_6 = add i22 %shl_ln104_6, i22 %mul_ln104_6" [cnn.cpp:104]   --->   Operation 3470 'add' 'add_ln104_6' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_107 : Operation 3471 [1/1] (0.00ns)   --->   "%tmp_278 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %add_ln104_6, i32 6, i32 21" [cnn.cpp:104]   --->   Operation 3471 'partselect' 'tmp_278' <Predicate = true> <Delay = 0.00>
ST_107 : Operation 3472 [1/1] (0.00ns)   --->   "%shl_ln104_7 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %tmp_278, i6 0" [cnn.cpp:104]   --->   Operation 3472 'bitconcatenate' 'shl_ln104_7' <Predicate = true> <Delay = 0.00>
ST_107 : Operation 3473 [1/3] (0.00ns) (grouped into DSP with root node add_ln104_7)   --->   "%mul_ln104_7 = mul i22 %sext_ln104_7, i22 %zext_ln104_7" [cnn.cpp:104]   --->   Operation 3473 'mul' 'mul_ln104_7' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_107 : Operation 3474 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln104_7 = add i22 %shl_ln104_7, i22 %mul_ln104_7" [cnn.cpp:104]   --->   Operation 3474 'add' 'add_ln104_7' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_107 : Operation 3475 [2/3] (1.08ns) (grouped into DSP with root node add_ln104_8)   --->   "%mul_ln104_8 = mul i22 %sext_ln104_8, i22 %zext_ln104_8" [cnn.cpp:104]   --->   Operation 3475 'mul' 'mul_ln104_8' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_107 : Operation 3476 [1/1] (0.00ns)   --->   "%sext_ln104_9 = sext i16 %W3_load_9" [cnn.cpp:104]   --->   Operation 3476 'sext' 'sext_ln104_9' <Predicate = true> <Delay = 0.00>
ST_107 : Operation 3477 [1/1] (0.00ns)   --->   "%zext_ln104_9 = zext i15 %output_fc2_9" [cnn.cpp:104]   --->   Operation 3477 'zext' 'zext_ln104_9' <Predicate = true> <Delay = 0.00>
ST_107 : Operation 3478 [3/3] (1.08ns) (grouped into DSP with root node add_ln104_9)   --->   "%mul_ln104_9 = mul i22 %sext_ln104_9, i22 %zext_ln104_9" [cnn.cpp:104]   --->   Operation 3478 'mul' 'mul_ln104_9' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_107 : Operation 3479 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln104_18 = add i22 %shl_ln104_17, i22 %mul_ln104_18" [cnn.cpp:104]   --->   Operation 3479 'add' 'add_ln104_18' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_107 : Operation 3480 [1/1] (0.00ns)   --->   "%tmp_289 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %add_ln104_18, i32 6, i32 21" [cnn.cpp:104]   --->   Operation 3480 'partselect' 'tmp_289' <Predicate = true> <Delay = 0.00>
ST_107 : Operation 3481 [1/1] (0.00ns)   --->   "%shl_ln104_18 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %tmp_289, i6 0" [cnn.cpp:104]   --->   Operation 3481 'bitconcatenate' 'shl_ln104_18' <Predicate = true> <Delay = 0.00>
ST_107 : Operation 3482 [1/3] (0.00ns) (grouped into DSP with root node add_ln104_19)   --->   "%mul_ln104_19 = mul i22 %sext_ln104_19, i22 %zext_ln104_7" [cnn.cpp:104]   --->   Operation 3482 'mul' 'mul_ln104_19' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_107 : Operation 3483 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln104_19 = add i22 %shl_ln104_18, i22 %mul_ln104_19" [cnn.cpp:104]   --->   Operation 3483 'add' 'add_ln104_19' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_107 : Operation 3484 [2/3] (1.08ns) (grouped into DSP with root node add_ln104_20)   --->   "%mul_ln104_20 = mul i22 %sext_ln104_20, i22 %zext_ln104_8" [cnn.cpp:104]   --->   Operation 3484 'mul' 'mul_ln104_20' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_107 : Operation 3485 [1/1] (0.00ns)   --->   "%sext_ln104_21 = sext i16 %W3_load_21" [cnn.cpp:104]   --->   Operation 3485 'sext' 'sext_ln104_21' <Predicate = true> <Delay = 0.00>
ST_107 : Operation 3486 [3/3] (1.08ns) (grouped into DSP with root node add_ln104_21)   --->   "%mul_ln104_21 = mul i22 %sext_ln104_21, i22 %zext_ln104_9" [cnn.cpp:104]   --->   Operation 3486 'mul' 'mul_ln104_21' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_107 : Operation 3487 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln104_30 = add i22 %shl_ln104_29, i22 %mul_ln104_30" [cnn.cpp:104]   --->   Operation 3487 'add' 'add_ln104_30' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_107 : Operation 3488 [1/1] (0.00ns)   --->   "%tmp_300 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %add_ln104_30, i32 6, i32 21" [cnn.cpp:104]   --->   Operation 3488 'partselect' 'tmp_300' <Predicate = true> <Delay = 0.00>
ST_107 : Operation 3489 [1/1] (0.00ns)   --->   "%shl_ln104_30 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %tmp_300, i6 0" [cnn.cpp:104]   --->   Operation 3489 'bitconcatenate' 'shl_ln104_30' <Predicate = true> <Delay = 0.00>
ST_107 : Operation 3490 [1/3] (0.00ns) (grouped into DSP with root node add_ln104_31)   --->   "%mul_ln104_31 = mul i22 %sext_ln104_31, i22 %zext_ln104_7" [cnn.cpp:104]   --->   Operation 3490 'mul' 'mul_ln104_31' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_107 : Operation 3491 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln104_31 = add i22 %shl_ln104_30, i22 %mul_ln104_31" [cnn.cpp:104]   --->   Operation 3491 'add' 'add_ln104_31' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_107 : Operation 3492 [2/3] (1.08ns) (grouped into DSP with root node add_ln104_32)   --->   "%mul_ln104_32 = mul i22 %sext_ln104_32, i22 %zext_ln104_8" [cnn.cpp:104]   --->   Operation 3492 'mul' 'mul_ln104_32' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_107 : Operation 3493 [1/1] (0.00ns)   --->   "%sext_ln104_33 = sext i16 %W3_load_33" [cnn.cpp:104]   --->   Operation 3493 'sext' 'sext_ln104_33' <Predicate = true> <Delay = 0.00>
ST_107 : Operation 3494 [3/3] (1.08ns) (grouped into DSP with root node add_ln104_33)   --->   "%mul_ln104_33 = mul i22 %sext_ln104_33, i22 %zext_ln104_9" [cnn.cpp:104]   --->   Operation 3494 'mul' 'mul_ln104_33' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_107 : Operation 3495 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln104_42 = add i22 %shl_ln104_41, i22 %mul_ln104_42" [cnn.cpp:104]   --->   Operation 3495 'add' 'add_ln104_42' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_107 : Operation 3496 [1/1] (0.00ns)   --->   "%tmp_311 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %add_ln104_42, i32 6, i32 21" [cnn.cpp:104]   --->   Operation 3496 'partselect' 'tmp_311' <Predicate = true> <Delay = 0.00>
ST_107 : Operation 3497 [1/1] (0.00ns)   --->   "%shl_ln104_42 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %tmp_311, i6 0" [cnn.cpp:104]   --->   Operation 3497 'bitconcatenate' 'shl_ln104_42' <Predicate = true> <Delay = 0.00>
ST_107 : Operation 3498 [1/3] (0.00ns) (grouped into DSP with root node add_ln104_43)   --->   "%mul_ln104_43 = mul i22 %sext_ln104_43, i22 %zext_ln104_7" [cnn.cpp:104]   --->   Operation 3498 'mul' 'mul_ln104_43' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_107 : Operation 3499 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln104_43 = add i22 %shl_ln104_42, i22 %mul_ln104_43" [cnn.cpp:104]   --->   Operation 3499 'add' 'add_ln104_43' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_107 : Operation 3500 [2/3] (1.08ns) (grouped into DSP with root node add_ln104_44)   --->   "%mul_ln104_44 = mul i22 %sext_ln104_44, i22 %zext_ln104_8" [cnn.cpp:104]   --->   Operation 3500 'mul' 'mul_ln104_44' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_107 : Operation 3501 [1/1] (0.00ns)   --->   "%sext_ln104_45 = sext i16 %W3_load_45" [cnn.cpp:104]   --->   Operation 3501 'sext' 'sext_ln104_45' <Predicate = true> <Delay = 0.00>
ST_107 : Operation 3502 [3/3] (1.08ns) (grouped into DSP with root node add_ln104_45)   --->   "%mul_ln104_45 = mul i22 %sext_ln104_45, i22 %zext_ln104_9" [cnn.cpp:104]   --->   Operation 3502 'mul' 'mul_ln104_45' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_107 : Operation 3503 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln104_54 = add i22 %shl_ln104_53, i22 %mul_ln104_54" [cnn.cpp:104]   --->   Operation 3503 'add' 'add_ln104_54' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_107 : Operation 3504 [1/1] (0.00ns)   --->   "%tmp_322 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %add_ln104_54, i32 6, i32 21" [cnn.cpp:104]   --->   Operation 3504 'partselect' 'tmp_322' <Predicate = true> <Delay = 0.00>
ST_107 : Operation 3505 [1/1] (0.00ns)   --->   "%shl_ln104_54 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %tmp_322, i6 0" [cnn.cpp:104]   --->   Operation 3505 'bitconcatenate' 'shl_ln104_54' <Predicate = true> <Delay = 0.00>
ST_107 : Operation 3506 [1/3] (0.00ns) (grouped into DSP with root node add_ln104_55)   --->   "%mul_ln104_55 = mul i22 %sext_ln104_55, i22 %zext_ln104_7" [cnn.cpp:104]   --->   Operation 3506 'mul' 'mul_ln104_55' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_107 : Operation 3507 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln104_55 = add i22 %shl_ln104_54, i22 %mul_ln104_55" [cnn.cpp:104]   --->   Operation 3507 'add' 'add_ln104_55' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_107 : Operation 3508 [2/3] (1.08ns) (grouped into DSP with root node add_ln104_56)   --->   "%mul_ln104_56 = mul i22 %sext_ln104_56, i22 %zext_ln104_8" [cnn.cpp:104]   --->   Operation 3508 'mul' 'mul_ln104_56' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_107 : Operation 3509 [1/1] (0.00ns)   --->   "%sext_ln104_57 = sext i16 %W3_load_57" [cnn.cpp:104]   --->   Operation 3509 'sext' 'sext_ln104_57' <Predicate = true> <Delay = 0.00>
ST_107 : Operation 3510 [3/3] (1.08ns) (grouped into DSP with root node add_ln104_57)   --->   "%mul_ln104_57 = mul i22 %sext_ln104_57, i22 %zext_ln104_9" [cnn.cpp:104]   --->   Operation 3510 'mul' 'mul_ln104_57' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_107 : Operation 3511 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln104_66 = add i22 %shl_ln104_65, i22 %mul_ln104_66" [cnn.cpp:104]   --->   Operation 3511 'add' 'add_ln104_66' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_107 : Operation 3512 [1/1] (0.00ns)   --->   "%tmp_333 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %add_ln104_66, i32 6, i32 21" [cnn.cpp:104]   --->   Operation 3512 'partselect' 'tmp_333' <Predicate = true> <Delay = 0.00>
ST_107 : Operation 3513 [1/1] (0.00ns)   --->   "%shl_ln104_66 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %tmp_333, i6 0" [cnn.cpp:104]   --->   Operation 3513 'bitconcatenate' 'shl_ln104_66' <Predicate = true> <Delay = 0.00>
ST_107 : Operation 3514 [1/3] (0.00ns) (grouped into DSP with root node add_ln104_67)   --->   "%mul_ln104_67 = mul i22 %sext_ln104_67, i22 %zext_ln104_7" [cnn.cpp:104]   --->   Operation 3514 'mul' 'mul_ln104_67' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_107 : Operation 3515 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln104_67 = add i22 %shl_ln104_66, i22 %mul_ln104_67" [cnn.cpp:104]   --->   Operation 3515 'add' 'add_ln104_67' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_107 : Operation 3516 [2/3] (1.08ns) (grouped into DSP with root node add_ln104_68)   --->   "%mul_ln104_68 = mul i22 %sext_ln104_68, i22 %zext_ln104_8" [cnn.cpp:104]   --->   Operation 3516 'mul' 'mul_ln104_68' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_107 : Operation 3517 [1/1] (0.00ns)   --->   "%sext_ln104_69 = sext i16 %W3_load_69" [cnn.cpp:104]   --->   Operation 3517 'sext' 'sext_ln104_69' <Predicate = true> <Delay = 0.00>
ST_107 : Operation 3518 [3/3] (1.08ns) (grouped into DSP with root node add_ln104_69)   --->   "%mul_ln104_69 = mul i22 %sext_ln104_69, i22 %zext_ln104_9" [cnn.cpp:104]   --->   Operation 3518 'mul' 'mul_ln104_69' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_107 : Operation 3519 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln104_78 = add i22 %shl_ln104_77, i22 %mul_ln104_78" [cnn.cpp:104]   --->   Operation 3519 'add' 'add_ln104_78' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_107 : Operation 3520 [1/1] (0.00ns)   --->   "%tmp_344 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %add_ln104_78, i32 6, i32 21" [cnn.cpp:104]   --->   Operation 3520 'partselect' 'tmp_344' <Predicate = true> <Delay = 0.00>
ST_107 : Operation 3521 [1/1] (0.00ns)   --->   "%shl_ln104_78 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %tmp_344, i6 0" [cnn.cpp:104]   --->   Operation 3521 'bitconcatenate' 'shl_ln104_78' <Predicate = true> <Delay = 0.00>
ST_107 : Operation 3522 [1/3] (0.00ns) (grouped into DSP with root node add_ln104_79)   --->   "%mul_ln104_79 = mul i22 %sext_ln104_79, i22 %zext_ln104_7" [cnn.cpp:104]   --->   Operation 3522 'mul' 'mul_ln104_79' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_107 : Operation 3523 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln104_79 = add i22 %shl_ln104_78, i22 %mul_ln104_79" [cnn.cpp:104]   --->   Operation 3523 'add' 'add_ln104_79' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_107 : Operation 3524 [2/3] (1.08ns) (grouped into DSP with root node add_ln104_80)   --->   "%mul_ln104_80 = mul i22 %sext_ln104_80, i22 %zext_ln104_8" [cnn.cpp:104]   --->   Operation 3524 'mul' 'mul_ln104_80' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_107 : Operation 3525 [1/1] (0.00ns)   --->   "%sext_ln104_81 = sext i16 %W3_load_81" [cnn.cpp:104]   --->   Operation 3525 'sext' 'sext_ln104_81' <Predicate = true> <Delay = 0.00>
ST_107 : Operation 3526 [3/3] (1.08ns) (grouped into DSP with root node add_ln104_81)   --->   "%mul_ln104_81 = mul i22 %sext_ln104_81, i22 %zext_ln104_9" [cnn.cpp:104]   --->   Operation 3526 'mul' 'mul_ln104_81' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_107 : Operation 3527 [1/2] (1.29ns)   --->   "%W3_load_82 = load i7 %W3_addr_82" [cnn.cpp:104]   --->   Operation 3527 'load' 'W3_load_82' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 120> <RAM>
ST_107 : Operation 3528 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln104_90 = add i22 %shl_ln104_89, i22 %mul_ln104_90" [cnn.cpp:104]   --->   Operation 3528 'add' 'add_ln104_90' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_107 : Operation 3529 [1/1] (0.00ns)   --->   "%tmp_355 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %add_ln104_90, i32 6, i32 21" [cnn.cpp:104]   --->   Operation 3529 'partselect' 'tmp_355' <Predicate = true> <Delay = 0.00>
ST_107 : Operation 3530 [1/1] (0.00ns)   --->   "%shl_ln104_90 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %tmp_355, i6 0" [cnn.cpp:104]   --->   Operation 3530 'bitconcatenate' 'shl_ln104_90' <Predicate = true> <Delay = 0.00>
ST_107 : Operation 3531 [1/3] (0.00ns) (grouped into DSP with root node add_ln104_91)   --->   "%mul_ln104_91 = mul i22 %sext_ln104_91, i22 %zext_ln104_7" [cnn.cpp:104]   --->   Operation 3531 'mul' 'mul_ln104_91' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_107 : Operation 3532 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln104_91 = add i22 %shl_ln104_90, i22 %mul_ln104_91" [cnn.cpp:104]   --->   Operation 3532 'add' 'add_ln104_91' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_107 : Operation 3533 [2/3] (1.08ns) (grouped into DSP with root node add_ln104_92)   --->   "%mul_ln104_92 = mul i22 %sext_ln104_92, i22 %zext_ln104_8" [cnn.cpp:104]   --->   Operation 3533 'mul' 'mul_ln104_92' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_107 : Operation 3534 [1/1] (0.00ns)   --->   "%sext_ln104_93 = sext i16 %W3_load_93" [cnn.cpp:104]   --->   Operation 3534 'sext' 'sext_ln104_93' <Predicate = true> <Delay = 0.00>
ST_107 : Operation 3535 [3/3] (1.08ns) (grouped into DSP with root node add_ln104_93)   --->   "%mul_ln104_93 = mul i22 %sext_ln104_93, i22 %zext_ln104_9" [cnn.cpp:104]   --->   Operation 3535 'mul' 'mul_ln104_93' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_107 : Operation 3536 [1/2] (1.29ns)   --->   "%W3_load_94 = load i7 %W3_addr_94" [cnn.cpp:104]   --->   Operation 3536 'load' 'W3_load_94' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 120> <RAM>
ST_107 : Operation 3537 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln104_102 = add i22 %shl_ln104_101, i22 %mul_ln104_102" [cnn.cpp:104]   --->   Operation 3537 'add' 'add_ln104_102' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_107 : Operation 3538 [1/1] (0.00ns)   --->   "%tmp_366 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %add_ln104_102, i32 6, i32 21" [cnn.cpp:104]   --->   Operation 3538 'partselect' 'tmp_366' <Predicate = true> <Delay = 0.00>
ST_107 : Operation 3539 [1/1] (0.00ns)   --->   "%shl_ln104_102 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %tmp_366, i6 0" [cnn.cpp:104]   --->   Operation 3539 'bitconcatenate' 'shl_ln104_102' <Predicate = true> <Delay = 0.00>
ST_107 : Operation 3540 [1/3] (0.00ns) (grouped into DSP with root node add_ln104_103)   --->   "%mul_ln104_103 = mul i22 %sext_ln104_103, i22 %zext_ln104_7" [cnn.cpp:104]   --->   Operation 3540 'mul' 'mul_ln104_103' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_107 : Operation 3541 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln104_103 = add i22 %shl_ln104_102, i22 %mul_ln104_103" [cnn.cpp:104]   --->   Operation 3541 'add' 'add_ln104_103' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_107 : Operation 3542 [2/3] (1.08ns) (grouped into DSP with root node add_ln104_104)   --->   "%mul_ln104_104 = mul i22 %sext_ln104_104, i22 %zext_ln104_8" [cnn.cpp:104]   --->   Operation 3542 'mul' 'mul_ln104_104' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_107 : Operation 3543 [1/1] (0.00ns)   --->   "%sext_ln104_105 = sext i16 %W3_load_105" [cnn.cpp:104]   --->   Operation 3543 'sext' 'sext_ln104_105' <Predicate = true> <Delay = 0.00>
ST_107 : Operation 3544 [3/3] (1.08ns) (grouped into DSP with root node add_ln104_105)   --->   "%mul_ln104_105 = mul i22 %sext_ln104_105, i22 %zext_ln104_9" [cnn.cpp:104]   --->   Operation 3544 'mul' 'mul_ln104_105' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_107 : Operation 3545 [2/2] (1.29ns)   --->   "%W3_load_106 = load i7 %W3_addr_106" [cnn.cpp:104]   --->   Operation 3545 'load' 'W3_load_106' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 120> <RAM>
ST_107 : Operation 3546 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln104_114 = add i22 %shl_ln104_113, i22 %mul_ln104_114" [cnn.cpp:104]   --->   Operation 3546 'add' 'add_ln104_114' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_107 : Operation 3547 [1/1] (0.00ns)   --->   "%tmp_377 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %add_ln104_114, i32 6, i32 21" [cnn.cpp:104]   --->   Operation 3547 'partselect' 'tmp_377' <Predicate = true> <Delay = 0.00>
ST_107 : Operation 3548 [1/1] (0.00ns)   --->   "%shl_ln104_114 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %tmp_377, i6 0" [cnn.cpp:104]   --->   Operation 3548 'bitconcatenate' 'shl_ln104_114' <Predicate = true> <Delay = 0.00>
ST_107 : Operation 3549 [1/3] (0.00ns) (grouped into DSP with root node add_ln104_115)   --->   "%mul_ln104_115 = mul i22 %sext_ln104_115, i22 %zext_ln104_7" [cnn.cpp:104]   --->   Operation 3549 'mul' 'mul_ln104_115' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_107 : Operation 3550 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln104_115 = add i22 %shl_ln104_114, i22 %mul_ln104_115" [cnn.cpp:104]   --->   Operation 3550 'add' 'add_ln104_115' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_107 : Operation 3551 [2/3] (1.08ns) (grouped into DSP with root node add_ln104_116)   --->   "%mul_ln104_116 = mul i22 %sext_ln104_116, i22 %zext_ln104_8" [cnn.cpp:104]   --->   Operation 3551 'mul' 'mul_ln104_116' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_107 : Operation 3552 [1/1] (0.00ns)   --->   "%sext_ln104_117 = sext i16 %W3_load_117" [cnn.cpp:104]   --->   Operation 3552 'sext' 'sext_ln104_117' <Predicate = true> <Delay = 0.00>
ST_107 : Operation 3553 [3/3] (1.08ns) (grouped into DSP with root node add_ln104_117)   --->   "%mul_ln104_117 = mul i22 %sext_ln104_117, i22 %zext_ln104_9" [cnn.cpp:104]   --->   Operation 3553 'mul' 'mul_ln104_117' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_107 : Operation 3554 [2/2] (1.29ns)   --->   "%W3_load_118 = load i7 %W3_addr_118" [cnn.cpp:104]   --->   Operation 3554 'load' 'W3_load_118' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 120> <RAM>

State 108 <SV = 107> <Delay = 2.38>
ST_108 : Operation 3555 [1/1] (0.00ns)   --->   "%W3_addr_11 = getelementptr i16 %W3, i64 0, i64 11" [cnn.cpp:104]   --->   Operation 3555 'getelementptr' 'W3_addr_11' <Predicate = true> <Delay = 0.00>
ST_108 : Operation 3556 [1/1] (0.00ns)   --->   "%W3_addr_23 = getelementptr i16 %W3, i64 0, i64 23" [cnn.cpp:104]   --->   Operation 3556 'getelementptr' 'W3_addr_23' <Predicate = true> <Delay = 0.00>
ST_108 : Operation 3557 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln93_153 = add i22 %shl_ln93_152, i22 %mul_ln93_153" [cnn.cpp:93]   --->   Operation 3557 'add' 'add_ln93_153' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_108 : Operation 3558 [1/1] (0.00ns)   --->   "%trunc_ln95_s = partselect i15 @_ssdm_op_PartSelect.i15.i22.i32.i32, i22 %add_ln93_153, i32 6, i32 20" [cnn.cpp:95]   --->   Operation 3558 'partselect' 'trunc_ln95_s' <Predicate = true> <Delay = 0.00>
ST_108 : Operation 3559 [1/1] (0.00ns)   --->   "%tmp_257 = bitselect i1 @_ssdm_op_BitSelect.i1.i22.i32, i22 %add_ln93_153, i32 21" [cnn.cpp:95]   --->   Operation 3559 'bitselect' 'tmp_257' <Predicate = true> <Delay = 0.00>
ST_108 : Operation 3560 [1/1] (0.35ns)   --->   "%output_fc2_10 = select i1 %tmp_257, i15 0, i15 %trunc_ln95_s" [cnn.cpp:95]   --->   Operation 3560 'select' 'output_fc2_10' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_108 : Operation 3561 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln93_166 = add i22 %shl_ln93_165, i22 %mul_ln93_166" [cnn.cpp:93]   --->   Operation 3561 'add' 'add_ln93_166' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_108 : Operation 3562 [1/1] (0.00ns)   --->   "%tmp_270 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %add_ln93_166, i32 6, i32 21" [cnn.cpp:93]   --->   Operation 3562 'partselect' 'tmp_270' <Predicate = true> <Delay = 0.00>
ST_108 : Operation 3563 [1/1] (0.00ns)   --->   "%shl_ln93_166 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %tmp_270, i6 0" [cnn.cpp:93]   --->   Operation 3563 'bitconcatenate' 'shl_ln93_166' <Predicate = true> <Delay = 0.00>
ST_108 : Operation 3564 [1/3] (0.00ns) (grouped into DSP with root node add_ln93_167)   --->   "%mul_ln93_167 = mul i22 %sext_ln93_167, i22 %zext_ln93_13" [cnn.cpp:93]   --->   Operation 3564 'mul' 'mul_ln93_167' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_108 : Operation 3565 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln93_167 = add i22 %shl_ln93_166, i22 %mul_ln93_167" [cnn.cpp:93]   --->   Operation 3565 'add' 'add_ln93_167' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_108 : Operation 3566 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln104_7 = add i22 %shl_ln104_7, i22 %mul_ln104_7" [cnn.cpp:104]   --->   Operation 3566 'add' 'add_ln104_7' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_108 : Operation 3567 [1/1] (0.00ns)   --->   "%tmp_279 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %add_ln104_7, i32 6, i32 21" [cnn.cpp:104]   --->   Operation 3567 'partselect' 'tmp_279' <Predicate = true> <Delay = 0.00>
ST_108 : Operation 3568 [1/1] (0.00ns)   --->   "%shl_ln104_8 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %tmp_279, i6 0" [cnn.cpp:104]   --->   Operation 3568 'bitconcatenate' 'shl_ln104_8' <Predicate = true> <Delay = 0.00>
ST_108 : Operation 3569 [1/3] (0.00ns) (grouped into DSP with root node add_ln104_8)   --->   "%mul_ln104_8 = mul i22 %sext_ln104_8, i22 %zext_ln104_8" [cnn.cpp:104]   --->   Operation 3569 'mul' 'mul_ln104_8' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_108 : Operation 3570 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln104_8 = add i22 %shl_ln104_8, i22 %mul_ln104_8" [cnn.cpp:104]   --->   Operation 3570 'add' 'add_ln104_8' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_108 : Operation 3571 [2/3] (1.08ns) (grouped into DSP with root node add_ln104_9)   --->   "%mul_ln104_9 = mul i22 %sext_ln104_9, i22 %zext_ln104_9" [cnn.cpp:104]   --->   Operation 3571 'mul' 'mul_ln104_9' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_108 : Operation 3572 [1/1] (0.00ns)   --->   "%sext_ln104_10 = sext i16 %W3_load_10" [cnn.cpp:104]   --->   Operation 3572 'sext' 'sext_ln104_10' <Predicate = true> <Delay = 0.00>
ST_108 : Operation 3573 [1/1] (0.00ns)   --->   "%zext_ln104_10 = zext i15 %output_fc2_10" [cnn.cpp:104]   --->   Operation 3573 'zext' 'zext_ln104_10' <Predicate = true> <Delay = 0.00>
ST_108 : Operation 3574 [3/3] (1.08ns) (grouped into DSP with root node add_ln104_10)   --->   "%mul_ln104_10 = mul i22 %sext_ln104_10, i22 %zext_ln104_10" [cnn.cpp:104]   --->   Operation 3574 'mul' 'mul_ln104_10' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_108 : Operation 3575 [2/2] (1.29ns)   --->   "%W3_load_11 = load i7 %W3_addr_11" [cnn.cpp:104]   --->   Operation 3575 'load' 'W3_load_11' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 120> <RAM>
ST_108 : Operation 3576 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln104_19 = add i22 %shl_ln104_18, i22 %mul_ln104_19" [cnn.cpp:104]   --->   Operation 3576 'add' 'add_ln104_19' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_108 : Operation 3577 [1/1] (0.00ns)   --->   "%tmp_290 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %add_ln104_19, i32 6, i32 21" [cnn.cpp:104]   --->   Operation 3577 'partselect' 'tmp_290' <Predicate = true> <Delay = 0.00>
ST_108 : Operation 3578 [1/1] (0.00ns)   --->   "%shl_ln104_19 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %tmp_290, i6 0" [cnn.cpp:104]   --->   Operation 3578 'bitconcatenate' 'shl_ln104_19' <Predicate = true> <Delay = 0.00>
ST_108 : Operation 3579 [1/3] (0.00ns) (grouped into DSP with root node add_ln104_20)   --->   "%mul_ln104_20 = mul i22 %sext_ln104_20, i22 %zext_ln104_8" [cnn.cpp:104]   --->   Operation 3579 'mul' 'mul_ln104_20' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_108 : Operation 3580 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln104_20 = add i22 %shl_ln104_19, i22 %mul_ln104_20" [cnn.cpp:104]   --->   Operation 3580 'add' 'add_ln104_20' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_108 : Operation 3581 [2/3] (1.08ns) (grouped into DSP with root node add_ln104_21)   --->   "%mul_ln104_21 = mul i22 %sext_ln104_21, i22 %zext_ln104_9" [cnn.cpp:104]   --->   Operation 3581 'mul' 'mul_ln104_21' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_108 : Operation 3582 [1/1] (0.00ns)   --->   "%sext_ln104_22 = sext i16 %W3_load_22" [cnn.cpp:104]   --->   Operation 3582 'sext' 'sext_ln104_22' <Predicate = true> <Delay = 0.00>
ST_108 : Operation 3583 [3/3] (1.08ns) (grouped into DSP with root node add_ln104_22)   --->   "%mul_ln104_22 = mul i22 %sext_ln104_22, i22 %zext_ln104_10" [cnn.cpp:104]   --->   Operation 3583 'mul' 'mul_ln104_22' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_108 : Operation 3584 [2/2] (1.29ns)   --->   "%W3_load_23 = load i7 %W3_addr_23" [cnn.cpp:104]   --->   Operation 3584 'load' 'W3_load_23' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 120> <RAM>
ST_108 : Operation 3585 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln104_31 = add i22 %shl_ln104_30, i22 %mul_ln104_31" [cnn.cpp:104]   --->   Operation 3585 'add' 'add_ln104_31' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_108 : Operation 3586 [1/1] (0.00ns)   --->   "%tmp_301 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %add_ln104_31, i32 6, i32 21" [cnn.cpp:104]   --->   Operation 3586 'partselect' 'tmp_301' <Predicate = true> <Delay = 0.00>
ST_108 : Operation 3587 [1/1] (0.00ns)   --->   "%shl_ln104_31 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %tmp_301, i6 0" [cnn.cpp:104]   --->   Operation 3587 'bitconcatenate' 'shl_ln104_31' <Predicate = true> <Delay = 0.00>
ST_108 : Operation 3588 [1/3] (0.00ns) (grouped into DSP with root node add_ln104_32)   --->   "%mul_ln104_32 = mul i22 %sext_ln104_32, i22 %zext_ln104_8" [cnn.cpp:104]   --->   Operation 3588 'mul' 'mul_ln104_32' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_108 : Operation 3589 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln104_32 = add i22 %shl_ln104_31, i22 %mul_ln104_32" [cnn.cpp:104]   --->   Operation 3589 'add' 'add_ln104_32' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_108 : Operation 3590 [2/3] (1.08ns) (grouped into DSP with root node add_ln104_33)   --->   "%mul_ln104_33 = mul i22 %sext_ln104_33, i22 %zext_ln104_9" [cnn.cpp:104]   --->   Operation 3590 'mul' 'mul_ln104_33' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_108 : Operation 3591 [1/1] (0.00ns)   --->   "%sext_ln104_34 = sext i16 %W3_load_34" [cnn.cpp:104]   --->   Operation 3591 'sext' 'sext_ln104_34' <Predicate = true> <Delay = 0.00>
ST_108 : Operation 3592 [3/3] (1.08ns) (grouped into DSP with root node add_ln104_34)   --->   "%mul_ln104_34 = mul i22 %sext_ln104_34, i22 %zext_ln104_10" [cnn.cpp:104]   --->   Operation 3592 'mul' 'mul_ln104_34' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_108 : Operation 3593 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln104_43 = add i22 %shl_ln104_42, i22 %mul_ln104_43" [cnn.cpp:104]   --->   Operation 3593 'add' 'add_ln104_43' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_108 : Operation 3594 [1/1] (0.00ns)   --->   "%tmp_312 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %add_ln104_43, i32 6, i32 21" [cnn.cpp:104]   --->   Operation 3594 'partselect' 'tmp_312' <Predicate = true> <Delay = 0.00>
ST_108 : Operation 3595 [1/1] (0.00ns)   --->   "%shl_ln104_43 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %tmp_312, i6 0" [cnn.cpp:104]   --->   Operation 3595 'bitconcatenate' 'shl_ln104_43' <Predicate = true> <Delay = 0.00>
ST_108 : Operation 3596 [1/3] (0.00ns) (grouped into DSP with root node add_ln104_44)   --->   "%mul_ln104_44 = mul i22 %sext_ln104_44, i22 %zext_ln104_8" [cnn.cpp:104]   --->   Operation 3596 'mul' 'mul_ln104_44' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_108 : Operation 3597 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln104_44 = add i22 %shl_ln104_43, i22 %mul_ln104_44" [cnn.cpp:104]   --->   Operation 3597 'add' 'add_ln104_44' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_108 : Operation 3598 [2/3] (1.08ns) (grouped into DSP with root node add_ln104_45)   --->   "%mul_ln104_45 = mul i22 %sext_ln104_45, i22 %zext_ln104_9" [cnn.cpp:104]   --->   Operation 3598 'mul' 'mul_ln104_45' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_108 : Operation 3599 [1/1] (0.00ns)   --->   "%sext_ln104_46 = sext i16 %W3_load_46" [cnn.cpp:104]   --->   Operation 3599 'sext' 'sext_ln104_46' <Predicate = true> <Delay = 0.00>
ST_108 : Operation 3600 [3/3] (1.08ns) (grouped into DSP with root node add_ln104_46)   --->   "%mul_ln104_46 = mul i22 %sext_ln104_46, i22 %zext_ln104_10" [cnn.cpp:104]   --->   Operation 3600 'mul' 'mul_ln104_46' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_108 : Operation 3601 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln104_55 = add i22 %shl_ln104_54, i22 %mul_ln104_55" [cnn.cpp:104]   --->   Operation 3601 'add' 'add_ln104_55' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_108 : Operation 3602 [1/1] (0.00ns)   --->   "%tmp_323 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %add_ln104_55, i32 6, i32 21" [cnn.cpp:104]   --->   Operation 3602 'partselect' 'tmp_323' <Predicate = true> <Delay = 0.00>
ST_108 : Operation 3603 [1/1] (0.00ns)   --->   "%shl_ln104_55 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %tmp_323, i6 0" [cnn.cpp:104]   --->   Operation 3603 'bitconcatenate' 'shl_ln104_55' <Predicate = true> <Delay = 0.00>
ST_108 : Operation 3604 [1/3] (0.00ns) (grouped into DSP with root node add_ln104_56)   --->   "%mul_ln104_56 = mul i22 %sext_ln104_56, i22 %zext_ln104_8" [cnn.cpp:104]   --->   Operation 3604 'mul' 'mul_ln104_56' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_108 : Operation 3605 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln104_56 = add i22 %shl_ln104_55, i22 %mul_ln104_56" [cnn.cpp:104]   --->   Operation 3605 'add' 'add_ln104_56' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_108 : Operation 3606 [2/3] (1.08ns) (grouped into DSP with root node add_ln104_57)   --->   "%mul_ln104_57 = mul i22 %sext_ln104_57, i22 %zext_ln104_9" [cnn.cpp:104]   --->   Operation 3606 'mul' 'mul_ln104_57' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_108 : Operation 3607 [1/1] (0.00ns)   --->   "%sext_ln104_58 = sext i16 %W3_load_58" [cnn.cpp:104]   --->   Operation 3607 'sext' 'sext_ln104_58' <Predicate = true> <Delay = 0.00>
ST_108 : Operation 3608 [3/3] (1.08ns) (grouped into DSP with root node add_ln104_58)   --->   "%mul_ln104_58 = mul i22 %sext_ln104_58, i22 %zext_ln104_10" [cnn.cpp:104]   --->   Operation 3608 'mul' 'mul_ln104_58' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_108 : Operation 3609 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln104_67 = add i22 %shl_ln104_66, i22 %mul_ln104_67" [cnn.cpp:104]   --->   Operation 3609 'add' 'add_ln104_67' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_108 : Operation 3610 [1/1] (0.00ns)   --->   "%tmp_334 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %add_ln104_67, i32 6, i32 21" [cnn.cpp:104]   --->   Operation 3610 'partselect' 'tmp_334' <Predicate = true> <Delay = 0.00>
ST_108 : Operation 3611 [1/1] (0.00ns)   --->   "%shl_ln104_67 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %tmp_334, i6 0" [cnn.cpp:104]   --->   Operation 3611 'bitconcatenate' 'shl_ln104_67' <Predicate = true> <Delay = 0.00>
ST_108 : Operation 3612 [1/3] (0.00ns) (grouped into DSP with root node add_ln104_68)   --->   "%mul_ln104_68 = mul i22 %sext_ln104_68, i22 %zext_ln104_8" [cnn.cpp:104]   --->   Operation 3612 'mul' 'mul_ln104_68' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_108 : Operation 3613 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln104_68 = add i22 %shl_ln104_67, i22 %mul_ln104_68" [cnn.cpp:104]   --->   Operation 3613 'add' 'add_ln104_68' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_108 : Operation 3614 [2/3] (1.08ns) (grouped into DSP with root node add_ln104_69)   --->   "%mul_ln104_69 = mul i22 %sext_ln104_69, i22 %zext_ln104_9" [cnn.cpp:104]   --->   Operation 3614 'mul' 'mul_ln104_69' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_108 : Operation 3615 [1/1] (0.00ns)   --->   "%sext_ln104_70 = sext i16 %W3_load_70" [cnn.cpp:104]   --->   Operation 3615 'sext' 'sext_ln104_70' <Predicate = true> <Delay = 0.00>
ST_108 : Operation 3616 [3/3] (1.08ns) (grouped into DSP with root node add_ln104_70)   --->   "%mul_ln104_70 = mul i22 %sext_ln104_70, i22 %zext_ln104_10" [cnn.cpp:104]   --->   Operation 3616 'mul' 'mul_ln104_70' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_108 : Operation 3617 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln104_79 = add i22 %shl_ln104_78, i22 %mul_ln104_79" [cnn.cpp:104]   --->   Operation 3617 'add' 'add_ln104_79' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_108 : Operation 3618 [1/1] (0.00ns)   --->   "%tmp_345 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %add_ln104_79, i32 6, i32 21" [cnn.cpp:104]   --->   Operation 3618 'partselect' 'tmp_345' <Predicate = true> <Delay = 0.00>
ST_108 : Operation 3619 [1/1] (0.00ns)   --->   "%shl_ln104_79 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %tmp_345, i6 0" [cnn.cpp:104]   --->   Operation 3619 'bitconcatenate' 'shl_ln104_79' <Predicate = true> <Delay = 0.00>
ST_108 : Operation 3620 [1/3] (0.00ns) (grouped into DSP with root node add_ln104_80)   --->   "%mul_ln104_80 = mul i22 %sext_ln104_80, i22 %zext_ln104_8" [cnn.cpp:104]   --->   Operation 3620 'mul' 'mul_ln104_80' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_108 : Operation 3621 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln104_80 = add i22 %shl_ln104_79, i22 %mul_ln104_80" [cnn.cpp:104]   --->   Operation 3621 'add' 'add_ln104_80' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_108 : Operation 3622 [2/3] (1.08ns) (grouped into DSP with root node add_ln104_81)   --->   "%mul_ln104_81 = mul i22 %sext_ln104_81, i22 %zext_ln104_9" [cnn.cpp:104]   --->   Operation 3622 'mul' 'mul_ln104_81' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_108 : Operation 3623 [1/1] (0.00ns)   --->   "%sext_ln104_82 = sext i16 %W3_load_82" [cnn.cpp:104]   --->   Operation 3623 'sext' 'sext_ln104_82' <Predicate = true> <Delay = 0.00>
ST_108 : Operation 3624 [3/3] (1.08ns) (grouped into DSP with root node add_ln104_82)   --->   "%mul_ln104_82 = mul i22 %sext_ln104_82, i22 %zext_ln104_10" [cnn.cpp:104]   --->   Operation 3624 'mul' 'mul_ln104_82' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_108 : Operation 3625 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln104_91 = add i22 %shl_ln104_90, i22 %mul_ln104_91" [cnn.cpp:104]   --->   Operation 3625 'add' 'add_ln104_91' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_108 : Operation 3626 [1/1] (0.00ns)   --->   "%tmp_356 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %add_ln104_91, i32 6, i32 21" [cnn.cpp:104]   --->   Operation 3626 'partselect' 'tmp_356' <Predicate = true> <Delay = 0.00>
ST_108 : Operation 3627 [1/1] (0.00ns)   --->   "%shl_ln104_91 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %tmp_356, i6 0" [cnn.cpp:104]   --->   Operation 3627 'bitconcatenate' 'shl_ln104_91' <Predicate = true> <Delay = 0.00>
ST_108 : Operation 3628 [1/3] (0.00ns) (grouped into DSP with root node add_ln104_92)   --->   "%mul_ln104_92 = mul i22 %sext_ln104_92, i22 %zext_ln104_8" [cnn.cpp:104]   --->   Operation 3628 'mul' 'mul_ln104_92' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_108 : Operation 3629 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln104_92 = add i22 %shl_ln104_91, i22 %mul_ln104_92" [cnn.cpp:104]   --->   Operation 3629 'add' 'add_ln104_92' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_108 : Operation 3630 [2/3] (1.08ns) (grouped into DSP with root node add_ln104_93)   --->   "%mul_ln104_93 = mul i22 %sext_ln104_93, i22 %zext_ln104_9" [cnn.cpp:104]   --->   Operation 3630 'mul' 'mul_ln104_93' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_108 : Operation 3631 [1/1] (0.00ns)   --->   "%sext_ln104_94 = sext i16 %W3_load_94" [cnn.cpp:104]   --->   Operation 3631 'sext' 'sext_ln104_94' <Predicate = true> <Delay = 0.00>
ST_108 : Operation 3632 [3/3] (1.08ns) (grouped into DSP with root node add_ln104_94)   --->   "%mul_ln104_94 = mul i22 %sext_ln104_94, i22 %zext_ln104_10" [cnn.cpp:104]   --->   Operation 3632 'mul' 'mul_ln104_94' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_108 : Operation 3633 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln104_103 = add i22 %shl_ln104_102, i22 %mul_ln104_103" [cnn.cpp:104]   --->   Operation 3633 'add' 'add_ln104_103' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_108 : Operation 3634 [1/1] (0.00ns)   --->   "%tmp_367 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %add_ln104_103, i32 6, i32 21" [cnn.cpp:104]   --->   Operation 3634 'partselect' 'tmp_367' <Predicate = true> <Delay = 0.00>
ST_108 : Operation 3635 [1/1] (0.00ns)   --->   "%shl_ln104_103 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %tmp_367, i6 0" [cnn.cpp:104]   --->   Operation 3635 'bitconcatenate' 'shl_ln104_103' <Predicate = true> <Delay = 0.00>
ST_108 : Operation 3636 [1/3] (0.00ns) (grouped into DSP with root node add_ln104_104)   --->   "%mul_ln104_104 = mul i22 %sext_ln104_104, i22 %zext_ln104_8" [cnn.cpp:104]   --->   Operation 3636 'mul' 'mul_ln104_104' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_108 : Operation 3637 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln104_104 = add i22 %shl_ln104_103, i22 %mul_ln104_104" [cnn.cpp:104]   --->   Operation 3637 'add' 'add_ln104_104' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_108 : Operation 3638 [2/3] (1.08ns) (grouped into DSP with root node add_ln104_105)   --->   "%mul_ln104_105 = mul i22 %sext_ln104_105, i22 %zext_ln104_9" [cnn.cpp:104]   --->   Operation 3638 'mul' 'mul_ln104_105' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_108 : Operation 3639 [1/2] (1.29ns)   --->   "%W3_load_106 = load i7 %W3_addr_106" [cnn.cpp:104]   --->   Operation 3639 'load' 'W3_load_106' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 120> <RAM>
ST_108 : Operation 3640 [1/1] (0.00ns)   --->   "%sext_ln104_106 = sext i16 %W3_load_106" [cnn.cpp:104]   --->   Operation 3640 'sext' 'sext_ln104_106' <Predicate = true> <Delay = 0.00>
ST_108 : Operation 3641 [3/3] (1.08ns) (grouped into DSP with root node add_ln104_106)   --->   "%mul_ln104_106 = mul i22 %sext_ln104_106, i22 %zext_ln104_10" [cnn.cpp:104]   --->   Operation 3641 'mul' 'mul_ln104_106' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_108 : Operation 3642 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln104_115 = add i22 %shl_ln104_114, i22 %mul_ln104_115" [cnn.cpp:104]   --->   Operation 3642 'add' 'add_ln104_115' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_108 : Operation 3643 [1/1] (0.00ns)   --->   "%tmp_378 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %add_ln104_115, i32 6, i32 21" [cnn.cpp:104]   --->   Operation 3643 'partselect' 'tmp_378' <Predicate = true> <Delay = 0.00>
ST_108 : Operation 3644 [1/1] (0.00ns)   --->   "%shl_ln104_115 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %tmp_378, i6 0" [cnn.cpp:104]   --->   Operation 3644 'bitconcatenate' 'shl_ln104_115' <Predicate = true> <Delay = 0.00>
ST_108 : Operation 3645 [1/3] (0.00ns) (grouped into DSP with root node add_ln104_116)   --->   "%mul_ln104_116 = mul i22 %sext_ln104_116, i22 %zext_ln104_8" [cnn.cpp:104]   --->   Operation 3645 'mul' 'mul_ln104_116' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_108 : Operation 3646 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln104_116 = add i22 %shl_ln104_115, i22 %mul_ln104_116" [cnn.cpp:104]   --->   Operation 3646 'add' 'add_ln104_116' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_108 : Operation 3647 [2/3] (1.08ns) (grouped into DSP with root node add_ln104_117)   --->   "%mul_ln104_117 = mul i22 %sext_ln104_117, i22 %zext_ln104_9" [cnn.cpp:104]   --->   Operation 3647 'mul' 'mul_ln104_117' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_108 : Operation 3648 [1/2] (1.29ns)   --->   "%W3_load_118 = load i7 %W3_addr_118" [cnn.cpp:104]   --->   Operation 3648 'load' 'W3_load_118' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 120> <RAM>
ST_108 : Operation 3649 [1/1] (0.00ns)   --->   "%sext_ln104_118 = sext i16 %W3_load_118" [cnn.cpp:104]   --->   Operation 3649 'sext' 'sext_ln104_118' <Predicate = true> <Delay = 0.00>
ST_108 : Operation 3650 [3/3] (1.08ns) (grouped into DSP with root node add_ln104_118)   --->   "%mul_ln104_118 = mul i22 %sext_ln104_118, i22 %zext_ln104_10" [cnn.cpp:104]   --->   Operation 3650 'mul' 'mul_ln104_118' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 109 <SV = 108> <Delay = 2.38>
ST_109 : Operation 3651 [1/1] (0.00ns)   --->   "%W3_addr_35 = getelementptr i16 %W3, i64 0, i64 35" [cnn.cpp:104]   --->   Operation 3651 'getelementptr' 'W3_addr_35' <Predicate = true> <Delay = 0.00>
ST_109 : Operation 3652 [1/1] (0.00ns)   --->   "%W3_addr_47 = getelementptr i16 %W3, i64 0, i64 47" [cnn.cpp:104]   --->   Operation 3652 'getelementptr' 'W3_addr_47' <Predicate = true> <Delay = 0.00>
ST_109 : Operation 3653 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln93_167 = add i22 %shl_ln93_166, i22 %mul_ln93_167" [cnn.cpp:93]   --->   Operation 3653 'add' 'add_ln93_167' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_109 : Operation 3654 [1/1] (0.00ns)   --->   "%trunc_ln95_10 = partselect i15 @_ssdm_op_PartSelect.i15.i22.i32.i32, i22 %add_ln93_167, i32 6, i32 20" [cnn.cpp:95]   --->   Operation 3654 'partselect' 'trunc_ln95_10' <Predicate = true> <Delay = 0.00>
ST_109 : Operation 3655 [1/1] (0.00ns)   --->   "%tmp_271 = bitselect i1 @_ssdm_op_BitSelect.i1.i22.i32, i22 %add_ln93_167, i32 21" [cnn.cpp:95]   --->   Operation 3655 'bitselect' 'tmp_271' <Predicate = true> <Delay = 0.00>
ST_109 : Operation 3656 [1/1] (0.35ns)   --->   "%output_fc2_11 = select i1 %tmp_271, i15 0, i15 %trunc_ln95_10" [cnn.cpp:95]   --->   Operation 3656 'select' 'output_fc2_11' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_109 : Operation 3657 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln104_8 = add i22 %shl_ln104_8, i22 %mul_ln104_8" [cnn.cpp:104]   --->   Operation 3657 'add' 'add_ln104_8' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_109 : Operation 3658 [1/1] (0.00ns)   --->   "%tmp_280 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %add_ln104_8, i32 6, i32 21" [cnn.cpp:104]   --->   Operation 3658 'partselect' 'tmp_280' <Predicate = true> <Delay = 0.00>
ST_109 : Operation 3659 [1/1] (0.00ns)   --->   "%shl_ln104_9 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %tmp_280, i6 0" [cnn.cpp:104]   --->   Operation 3659 'bitconcatenate' 'shl_ln104_9' <Predicate = true> <Delay = 0.00>
ST_109 : Operation 3660 [1/3] (0.00ns) (grouped into DSP with root node add_ln104_9)   --->   "%mul_ln104_9 = mul i22 %sext_ln104_9, i22 %zext_ln104_9" [cnn.cpp:104]   --->   Operation 3660 'mul' 'mul_ln104_9' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_109 : Operation 3661 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln104_9 = add i22 %shl_ln104_9, i22 %mul_ln104_9" [cnn.cpp:104]   --->   Operation 3661 'add' 'add_ln104_9' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_109 : Operation 3662 [2/3] (1.08ns) (grouped into DSP with root node add_ln104_10)   --->   "%mul_ln104_10 = mul i22 %sext_ln104_10, i22 %zext_ln104_10" [cnn.cpp:104]   --->   Operation 3662 'mul' 'mul_ln104_10' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_109 : Operation 3663 [1/2] (1.29ns)   --->   "%W3_load_11 = load i7 %W3_addr_11" [cnn.cpp:104]   --->   Operation 3663 'load' 'W3_load_11' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 120> <RAM>
ST_109 : Operation 3664 [1/1] (0.00ns)   --->   "%zext_ln104_11 = zext i15 %output_fc2_11" [cnn.cpp:104]   --->   Operation 3664 'zext' 'zext_ln104_11' <Predicate = true> <Delay = 0.00>
ST_109 : Operation 3665 [1/1] (0.00ns)   --->   "%sext_ln104_11 = sext i16 %W3_load_11" [cnn.cpp:104]   --->   Operation 3665 'sext' 'sext_ln104_11' <Predicate = true> <Delay = 0.00>
ST_109 : Operation 3666 [3/3] (1.08ns) (grouped into DSP with root node add_ln104_11)   --->   "%mul_ln104_11 = mul i22 %zext_ln104_11, i22 %sext_ln104_11" [cnn.cpp:104]   --->   Operation 3666 'mul' 'mul_ln104_11' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_109 : Operation 3667 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln104_20 = add i22 %shl_ln104_19, i22 %mul_ln104_20" [cnn.cpp:104]   --->   Operation 3667 'add' 'add_ln104_20' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_109 : Operation 3668 [1/1] (0.00ns)   --->   "%tmp_291 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %add_ln104_20, i32 6, i32 21" [cnn.cpp:104]   --->   Operation 3668 'partselect' 'tmp_291' <Predicate = true> <Delay = 0.00>
ST_109 : Operation 3669 [1/1] (0.00ns)   --->   "%shl_ln104_20 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %tmp_291, i6 0" [cnn.cpp:104]   --->   Operation 3669 'bitconcatenate' 'shl_ln104_20' <Predicate = true> <Delay = 0.00>
ST_109 : Operation 3670 [1/3] (0.00ns) (grouped into DSP with root node add_ln104_21)   --->   "%mul_ln104_21 = mul i22 %sext_ln104_21, i22 %zext_ln104_9" [cnn.cpp:104]   --->   Operation 3670 'mul' 'mul_ln104_21' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_109 : Operation 3671 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln104_21 = add i22 %shl_ln104_20, i22 %mul_ln104_21" [cnn.cpp:104]   --->   Operation 3671 'add' 'add_ln104_21' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_109 : Operation 3672 [2/3] (1.08ns) (grouped into DSP with root node add_ln104_22)   --->   "%mul_ln104_22 = mul i22 %sext_ln104_22, i22 %zext_ln104_10" [cnn.cpp:104]   --->   Operation 3672 'mul' 'mul_ln104_22' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_109 : Operation 3673 [1/2] (1.29ns)   --->   "%W3_load_23 = load i7 %W3_addr_23" [cnn.cpp:104]   --->   Operation 3673 'load' 'W3_load_23' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 120> <RAM>
ST_109 : Operation 3674 [1/1] (0.00ns)   --->   "%sext_ln104_23 = sext i16 %W3_load_23" [cnn.cpp:104]   --->   Operation 3674 'sext' 'sext_ln104_23' <Predicate = true> <Delay = 0.00>
ST_109 : Operation 3675 [3/3] (1.08ns) (grouped into DSP with root node add_ln104_23)   --->   "%mul_ln104_23 = mul i22 %sext_ln104_23, i22 %zext_ln104_11" [cnn.cpp:104]   --->   Operation 3675 'mul' 'mul_ln104_23' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_109 : Operation 3676 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln104_32 = add i22 %shl_ln104_31, i22 %mul_ln104_32" [cnn.cpp:104]   --->   Operation 3676 'add' 'add_ln104_32' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_109 : Operation 3677 [1/1] (0.00ns)   --->   "%tmp_302 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %add_ln104_32, i32 6, i32 21" [cnn.cpp:104]   --->   Operation 3677 'partselect' 'tmp_302' <Predicate = true> <Delay = 0.00>
ST_109 : Operation 3678 [1/1] (0.00ns)   --->   "%shl_ln104_32 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %tmp_302, i6 0" [cnn.cpp:104]   --->   Operation 3678 'bitconcatenate' 'shl_ln104_32' <Predicate = true> <Delay = 0.00>
ST_109 : Operation 3679 [1/3] (0.00ns) (grouped into DSP with root node add_ln104_33)   --->   "%mul_ln104_33 = mul i22 %sext_ln104_33, i22 %zext_ln104_9" [cnn.cpp:104]   --->   Operation 3679 'mul' 'mul_ln104_33' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_109 : Operation 3680 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln104_33 = add i22 %shl_ln104_32, i22 %mul_ln104_33" [cnn.cpp:104]   --->   Operation 3680 'add' 'add_ln104_33' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_109 : Operation 3681 [2/3] (1.08ns) (grouped into DSP with root node add_ln104_34)   --->   "%mul_ln104_34 = mul i22 %sext_ln104_34, i22 %zext_ln104_10" [cnn.cpp:104]   --->   Operation 3681 'mul' 'mul_ln104_34' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_109 : Operation 3682 [2/2] (1.29ns)   --->   "%W3_load_35 = load i7 %W3_addr_35" [cnn.cpp:104]   --->   Operation 3682 'load' 'W3_load_35' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 120> <RAM>
ST_109 : Operation 3683 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln104_44 = add i22 %shl_ln104_43, i22 %mul_ln104_44" [cnn.cpp:104]   --->   Operation 3683 'add' 'add_ln104_44' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_109 : Operation 3684 [1/1] (0.00ns)   --->   "%tmp_313 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %add_ln104_44, i32 6, i32 21" [cnn.cpp:104]   --->   Operation 3684 'partselect' 'tmp_313' <Predicate = true> <Delay = 0.00>
ST_109 : Operation 3685 [1/1] (0.00ns)   --->   "%shl_ln104_44 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %tmp_313, i6 0" [cnn.cpp:104]   --->   Operation 3685 'bitconcatenate' 'shl_ln104_44' <Predicate = true> <Delay = 0.00>
ST_109 : Operation 3686 [1/3] (0.00ns) (grouped into DSP with root node add_ln104_45)   --->   "%mul_ln104_45 = mul i22 %sext_ln104_45, i22 %zext_ln104_9" [cnn.cpp:104]   --->   Operation 3686 'mul' 'mul_ln104_45' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_109 : Operation 3687 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln104_45 = add i22 %shl_ln104_44, i22 %mul_ln104_45" [cnn.cpp:104]   --->   Operation 3687 'add' 'add_ln104_45' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_109 : Operation 3688 [2/3] (1.08ns) (grouped into DSP with root node add_ln104_46)   --->   "%mul_ln104_46 = mul i22 %sext_ln104_46, i22 %zext_ln104_10" [cnn.cpp:104]   --->   Operation 3688 'mul' 'mul_ln104_46' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_109 : Operation 3689 [2/2] (1.29ns)   --->   "%W3_load_47 = load i7 %W3_addr_47" [cnn.cpp:104]   --->   Operation 3689 'load' 'W3_load_47' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 120> <RAM>
ST_109 : Operation 3690 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln104_56 = add i22 %shl_ln104_55, i22 %mul_ln104_56" [cnn.cpp:104]   --->   Operation 3690 'add' 'add_ln104_56' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_109 : Operation 3691 [1/1] (0.00ns)   --->   "%tmp_324 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %add_ln104_56, i32 6, i32 21" [cnn.cpp:104]   --->   Operation 3691 'partselect' 'tmp_324' <Predicate = true> <Delay = 0.00>
ST_109 : Operation 3692 [1/1] (0.00ns)   --->   "%shl_ln104_56 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %tmp_324, i6 0" [cnn.cpp:104]   --->   Operation 3692 'bitconcatenate' 'shl_ln104_56' <Predicate = true> <Delay = 0.00>
ST_109 : Operation 3693 [1/3] (0.00ns) (grouped into DSP with root node add_ln104_57)   --->   "%mul_ln104_57 = mul i22 %sext_ln104_57, i22 %zext_ln104_9" [cnn.cpp:104]   --->   Operation 3693 'mul' 'mul_ln104_57' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_109 : Operation 3694 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln104_57 = add i22 %shl_ln104_56, i22 %mul_ln104_57" [cnn.cpp:104]   --->   Operation 3694 'add' 'add_ln104_57' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_109 : Operation 3695 [2/3] (1.08ns) (grouped into DSP with root node add_ln104_58)   --->   "%mul_ln104_58 = mul i22 %sext_ln104_58, i22 %zext_ln104_10" [cnn.cpp:104]   --->   Operation 3695 'mul' 'mul_ln104_58' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_109 : Operation 3696 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln104_68 = add i22 %shl_ln104_67, i22 %mul_ln104_68" [cnn.cpp:104]   --->   Operation 3696 'add' 'add_ln104_68' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_109 : Operation 3697 [1/1] (0.00ns)   --->   "%tmp_335 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %add_ln104_68, i32 6, i32 21" [cnn.cpp:104]   --->   Operation 3697 'partselect' 'tmp_335' <Predicate = true> <Delay = 0.00>
ST_109 : Operation 3698 [1/1] (0.00ns)   --->   "%shl_ln104_68 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %tmp_335, i6 0" [cnn.cpp:104]   --->   Operation 3698 'bitconcatenate' 'shl_ln104_68' <Predicate = true> <Delay = 0.00>
ST_109 : Operation 3699 [1/3] (0.00ns) (grouped into DSP with root node add_ln104_69)   --->   "%mul_ln104_69 = mul i22 %sext_ln104_69, i22 %zext_ln104_9" [cnn.cpp:104]   --->   Operation 3699 'mul' 'mul_ln104_69' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_109 : Operation 3700 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln104_69 = add i22 %shl_ln104_68, i22 %mul_ln104_69" [cnn.cpp:104]   --->   Operation 3700 'add' 'add_ln104_69' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_109 : Operation 3701 [2/3] (1.08ns) (grouped into DSP with root node add_ln104_70)   --->   "%mul_ln104_70 = mul i22 %sext_ln104_70, i22 %zext_ln104_10" [cnn.cpp:104]   --->   Operation 3701 'mul' 'mul_ln104_70' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_109 : Operation 3702 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln104_80 = add i22 %shl_ln104_79, i22 %mul_ln104_80" [cnn.cpp:104]   --->   Operation 3702 'add' 'add_ln104_80' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_109 : Operation 3703 [1/1] (0.00ns)   --->   "%tmp_346 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %add_ln104_80, i32 6, i32 21" [cnn.cpp:104]   --->   Operation 3703 'partselect' 'tmp_346' <Predicate = true> <Delay = 0.00>
ST_109 : Operation 3704 [1/1] (0.00ns)   --->   "%shl_ln104_80 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %tmp_346, i6 0" [cnn.cpp:104]   --->   Operation 3704 'bitconcatenate' 'shl_ln104_80' <Predicate = true> <Delay = 0.00>
ST_109 : Operation 3705 [1/3] (0.00ns) (grouped into DSP with root node add_ln104_81)   --->   "%mul_ln104_81 = mul i22 %sext_ln104_81, i22 %zext_ln104_9" [cnn.cpp:104]   --->   Operation 3705 'mul' 'mul_ln104_81' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_109 : Operation 3706 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln104_81 = add i22 %shl_ln104_80, i22 %mul_ln104_81" [cnn.cpp:104]   --->   Operation 3706 'add' 'add_ln104_81' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_109 : Operation 3707 [2/3] (1.08ns) (grouped into DSP with root node add_ln104_82)   --->   "%mul_ln104_82 = mul i22 %sext_ln104_82, i22 %zext_ln104_10" [cnn.cpp:104]   --->   Operation 3707 'mul' 'mul_ln104_82' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_109 : Operation 3708 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln104_92 = add i22 %shl_ln104_91, i22 %mul_ln104_92" [cnn.cpp:104]   --->   Operation 3708 'add' 'add_ln104_92' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_109 : Operation 3709 [1/1] (0.00ns)   --->   "%tmp_357 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %add_ln104_92, i32 6, i32 21" [cnn.cpp:104]   --->   Operation 3709 'partselect' 'tmp_357' <Predicate = true> <Delay = 0.00>
ST_109 : Operation 3710 [1/1] (0.00ns)   --->   "%shl_ln104_92 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %tmp_357, i6 0" [cnn.cpp:104]   --->   Operation 3710 'bitconcatenate' 'shl_ln104_92' <Predicate = true> <Delay = 0.00>
ST_109 : Operation 3711 [1/3] (0.00ns) (grouped into DSP with root node add_ln104_93)   --->   "%mul_ln104_93 = mul i22 %sext_ln104_93, i22 %zext_ln104_9" [cnn.cpp:104]   --->   Operation 3711 'mul' 'mul_ln104_93' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_109 : Operation 3712 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln104_93 = add i22 %shl_ln104_92, i22 %mul_ln104_93" [cnn.cpp:104]   --->   Operation 3712 'add' 'add_ln104_93' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_109 : Operation 3713 [2/3] (1.08ns) (grouped into DSP with root node add_ln104_94)   --->   "%mul_ln104_94 = mul i22 %sext_ln104_94, i22 %zext_ln104_10" [cnn.cpp:104]   --->   Operation 3713 'mul' 'mul_ln104_94' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_109 : Operation 3714 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln104_104 = add i22 %shl_ln104_103, i22 %mul_ln104_104" [cnn.cpp:104]   --->   Operation 3714 'add' 'add_ln104_104' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_109 : Operation 3715 [1/1] (0.00ns)   --->   "%tmp_368 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %add_ln104_104, i32 6, i32 21" [cnn.cpp:104]   --->   Operation 3715 'partselect' 'tmp_368' <Predicate = true> <Delay = 0.00>
ST_109 : Operation 3716 [1/1] (0.00ns)   --->   "%shl_ln104_104 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %tmp_368, i6 0" [cnn.cpp:104]   --->   Operation 3716 'bitconcatenate' 'shl_ln104_104' <Predicate = true> <Delay = 0.00>
ST_109 : Operation 3717 [1/3] (0.00ns) (grouped into DSP with root node add_ln104_105)   --->   "%mul_ln104_105 = mul i22 %sext_ln104_105, i22 %zext_ln104_9" [cnn.cpp:104]   --->   Operation 3717 'mul' 'mul_ln104_105' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_109 : Operation 3718 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln104_105 = add i22 %shl_ln104_104, i22 %mul_ln104_105" [cnn.cpp:104]   --->   Operation 3718 'add' 'add_ln104_105' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_109 : Operation 3719 [2/3] (1.08ns) (grouped into DSP with root node add_ln104_106)   --->   "%mul_ln104_106 = mul i22 %sext_ln104_106, i22 %zext_ln104_10" [cnn.cpp:104]   --->   Operation 3719 'mul' 'mul_ln104_106' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_109 : Operation 3720 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln104_116 = add i22 %shl_ln104_115, i22 %mul_ln104_116" [cnn.cpp:104]   --->   Operation 3720 'add' 'add_ln104_116' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_109 : Operation 3721 [1/1] (0.00ns)   --->   "%tmp_379 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %add_ln104_116, i32 6, i32 21" [cnn.cpp:104]   --->   Operation 3721 'partselect' 'tmp_379' <Predicate = true> <Delay = 0.00>
ST_109 : Operation 3722 [1/1] (0.00ns)   --->   "%shl_ln104_116 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %tmp_379, i6 0" [cnn.cpp:104]   --->   Operation 3722 'bitconcatenate' 'shl_ln104_116' <Predicate = true> <Delay = 0.00>
ST_109 : Operation 3723 [1/3] (0.00ns) (grouped into DSP with root node add_ln104_117)   --->   "%mul_ln104_117 = mul i22 %sext_ln104_117, i22 %zext_ln104_9" [cnn.cpp:104]   --->   Operation 3723 'mul' 'mul_ln104_117' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_109 : Operation 3724 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln104_117 = add i22 %shl_ln104_116, i22 %mul_ln104_117" [cnn.cpp:104]   --->   Operation 3724 'add' 'add_ln104_117' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_109 : Operation 3725 [2/3] (1.08ns) (grouped into DSP with root node add_ln104_118)   --->   "%mul_ln104_118 = mul i22 %sext_ln104_118, i22 %zext_ln104_10" [cnn.cpp:104]   --->   Operation 3725 'mul' 'mul_ln104_118' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 110 <SV = 109> <Delay = 2.38>
ST_110 : Operation 3726 [1/1] (0.00ns)   --->   "%W3_addr_59 = getelementptr i16 %W3, i64 0, i64 59" [cnn.cpp:104]   --->   Operation 3726 'getelementptr' 'W3_addr_59' <Predicate = true> <Delay = 0.00>
ST_110 : Operation 3727 [1/1] (0.00ns)   --->   "%W3_addr_71 = getelementptr i16 %W3, i64 0, i64 71" [cnn.cpp:104]   --->   Operation 3727 'getelementptr' 'W3_addr_71' <Predicate = true> <Delay = 0.00>
ST_110 : Operation 3728 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln104_9 = add i22 %shl_ln104_9, i22 %mul_ln104_9" [cnn.cpp:104]   --->   Operation 3728 'add' 'add_ln104_9' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_110 : Operation 3729 [1/1] (0.00ns)   --->   "%tmp_281 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %add_ln104_9, i32 6, i32 21" [cnn.cpp:104]   --->   Operation 3729 'partselect' 'tmp_281' <Predicate = true> <Delay = 0.00>
ST_110 : Operation 3730 [1/1] (0.00ns)   --->   "%shl_ln104_s = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %tmp_281, i6 0" [cnn.cpp:104]   --->   Operation 3730 'bitconcatenate' 'shl_ln104_s' <Predicate = true> <Delay = 0.00>
ST_110 : Operation 3731 [1/3] (0.00ns) (grouped into DSP with root node add_ln104_10)   --->   "%mul_ln104_10 = mul i22 %sext_ln104_10, i22 %zext_ln104_10" [cnn.cpp:104]   --->   Operation 3731 'mul' 'mul_ln104_10' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_110 : Operation 3732 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln104_10 = add i22 %shl_ln104_s, i22 %mul_ln104_10" [cnn.cpp:104]   --->   Operation 3732 'add' 'add_ln104_10' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_110 : Operation 3733 [2/3] (1.08ns) (grouped into DSP with root node add_ln104_11)   --->   "%mul_ln104_11 = mul i22 %zext_ln104_11, i22 %sext_ln104_11" [cnn.cpp:104]   --->   Operation 3733 'mul' 'mul_ln104_11' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_110 : Operation 3734 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln104_21 = add i22 %shl_ln104_20, i22 %mul_ln104_21" [cnn.cpp:104]   --->   Operation 3734 'add' 'add_ln104_21' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_110 : Operation 3735 [1/1] (0.00ns)   --->   "%tmp_292 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %add_ln104_21, i32 6, i32 21" [cnn.cpp:104]   --->   Operation 3735 'partselect' 'tmp_292' <Predicate = true> <Delay = 0.00>
ST_110 : Operation 3736 [1/1] (0.00ns)   --->   "%shl_ln104_21 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %tmp_292, i6 0" [cnn.cpp:104]   --->   Operation 3736 'bitconcatenate' 'shl_ln104_21' <Predicate = true> <Delay = 0.00>
ST_110 : Operation 3737 [1/3] (0.00ns) (grouped into DSP with root node add_ln104_22)   --->   "%mul_ln104_22 = mul i22 %sext_ln104_22, i22 %zext_ln104_10" [cnn.cpp:104]   --->   Operation 3737 'mul' 'mul_ln104_22' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_110 : Operation 3738 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln104_22 = add i22 %shl_ln104_21, i22 %mul_ln104_22" [cnn.cpp:104]   --->   Operation 3738 'add' 'add_ln104_22' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_110 : Operation 3739 [2/3] (1.08ns) (grouped into DSP with root node add_ln104_23)   --->   "%mul_ln104_23 = mul i22 %sext_ln104_23, i22 %zext_ln104_11" [cnn.cpp:104]   --->   Operation 3739 'mul' 'mul_ln104_23' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_110 : Operation 3740 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln104_33 = add i22 %shl_ln104_32, i22 %mul_ln104_33" [cnn.cpp:104]   --->   Operation 3740 'add' 'add_ln104_33' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_110 : Operation 3741 [1/1] (0.00ns)   --->   "%tmp_303 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %add_ln104_33, i32 6, i32 21" [cnn.cpp:104]   --->   Operation 3741 'partselect' 'tmp_303' <Predicate = true> <Delay = 0.00>
ST_110 : Operation 3742 [1/1] (0.00ns)   --->   "%shl_ln104_33 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %tmp_303, i6 0" [cnn.cpp:104]   --->   Operation 3742 'bitconcatenate' 'shl_ln104_33' <Predicate = true> <Delay = 0.00>
ST_110 : Operation 3743 [1/3] (0.00ns) (grouped into DSP with root node add_ln104_34)   --->   "%mul_ln104_34 = mul i22 %sext_ln104_34, i22 %zext_ln104_10" [cnn.cpp:104]   --->   Operation 3743 'mul' 'mul_ln104_34' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_110 : Operation 3744 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln104_34 = add i22 %shl_ln104_33, i22 %mul_ln104_34" [cnn.cpp:104]   --->   Operation 3744 'add' 'add_ln104_34' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_110 : Operation 3745 [1/2] (1.29ns)   --->   "%W3_load_35 = load i7 %W3_addr_35" [cnn.cpp:104]   --->   Operation 3745 'load' 'W3_load_35' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 120> <RAM>
ST_110 : Operation 3746 [1/1] (0.00ns)   --->   "%sext_ln104_35 = sext i16 %W3_load_35" [cnn.cpp:104]   --->   Operation 3746 'sext' 'sext_ln104_35' <Predicate = true> <Delay = 0.00>
ST_110 : Operation 3747 [3/3] (1.08ns) (grouped into DSP with root node add_ln104_35)   --->   "%mul_ln104_35 = mul i22 %sext_ln104_35, i22 %zext_ln104_11" [cnn.cpp:104]   --->   Operation 3747 'mul' 'mul_ln104_35' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_110 : Operation 3748 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln104_45 = add i22 %shl_ln104_44, i22 %mul_ln104_45" [cnn.cpp:104]   --->   Operation 3748 'add' 'add_ln104_45' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_110 : Operation 3749 [1/1] (0.00ns)   --->   "%tmp_314 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %add_ln104_45, i32 6, i32 21" [cnn.cpp:104]   --->   Operation 3749 'partselect' 'tmp_314' <Predicate = true> <Delay = 0.00>
ST_110 : Operation 3750 [1/1] (0.00ns)   --->   "%shl_ln104_45 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %tmp_314, i6 0" [cnn.cpp:104]   --->   Operation 3750 'bitconcatenate' 'shl_ln104_45' <Predicate = true> <Delay = 0.00>
ST_110 : Operation 3751 [1/3] (0.00ns) (grouped into DSP with root node add_ln104_46)   --->   "%mul_ln104_46 = mul i22 %sext_ln104_46, i22 %zext_ln104_10" [cnn.cpp:104]   --->   Operation 3751 'mul' 'mul_ln104_46' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_110 : Operation 3752 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln104_46 = add i22 %shl_ln104_45, i22 %mul_ln104_46" [cnn.cpp:104]   --->   Operation 3752 'add' 'add_ln104_46' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_110 : Operation 3753 [1/2] (1.29ns)   --->   "%W3_load_47 = load i7 %W3_addr_47" [cnn.cpp:104]   --->   Operation 3753 'load' 'W3_load_47' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 120> <RAM>
ST_110 : Operation 3754 [1/1] (0.00ns)   --->   "%sext_ln104_47 = sext i16 %W3_load_47" [cnn.cpp:104]   --->   Operation 3754 'sext' 'sext_ln104_47' <Predicate = true> <Delay = 0.00>
ST_110 : Operation 3755 [3/3] (1.08ns) (grouped into DSP with root node add_ln104_47)   --->   "%mul_ln104_47 = mul i22 %sext_ln104_47, i22 %zext_ln104_11" [cnn.cpp:104]   --->   Operation 3755 'mul' 'mul_ln104_47' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_110 : Operation 3756 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln104_57 = add i22 %shl_ln104_56, i22 %mul_ln104_57" [cnn.cpp:104]   --->   Operation 3756 'add' 'add_ln104_57' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_110 : Operation 3757 [1/1] (0.00ns)   --->   "%tmp_325 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %add_ln104_57, i32 6, i32 21" [cnn.cpp:104]   --->   Operation 3757 'partselect' 'tmp_325' <Predicate = true> <Delay = 0.00>
ST_110 : Operation 3758 [1/1] (0.00ns)   --->   "%shl_ln104_57 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %tmp_325, i6 0" [cnn.cpp:104]   --->   Operation 3758 'bitconcatenate' 'shl_ln104_57' <Predicate = true> <Delay = 0.00>
ST_110 : Operation 3759 [1/3] (0.00ns) (grouped into DSP with root node add_ln104_58)   --->   "%mul_ln104_58 = mul i22 %sext_ln104_58, i22 %zext_ln104_10" [cnn.cpp:104]   --->   Operation 3759 'mul' 'mul_ln104_58' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_110 : Operation 3760 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln104_58 = add i22 %shl_ln104_57, i22 %mul_ln104_58" [cnn.cpp:104]   --->   Operation 3760 'add' 'add_ln104_58' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_110 : Operation 3761 [2/2] (1.29ns)   --->   "%W3_load_59 = load i7 %W3_addr_59" [cnn.cpp:104]   --->   Operation 3761 'load' 'W3_load_59' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 120> <RAM>
ST_110 : Operation 3762 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln104_69 = add i22 %shl_ln104_68, i22 %mul_ln104_69" [cnn.cpp:104]   --->   Operation 3762 'add' 'add_ln104_69' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_110 : Operation 3763 [1/1] (0.00ns)   --->   "%tmp_336 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %add_ln104_69, i32 6, i32 21" [cnn.cpp:104]   --->   Operation 3763 'partselect' 'tmp_336' <Predicate = true> <Delay = 0.00>
ST_110 : Operation 3764 [1/1] (0.00ns)   --->   "%shl_ln104_69 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %tmp_336, i6 0" [cnn.cpp:104]   --->   Operation 3764 'bitconcatenate' 'shl_ln104_69' <Predicate = true> <Delay = 0.00>
ST_110 : Operation 3765 [1/3] (0.00ns) (grouped into DSP with root node add_ln104_70)   --->   "%mul_ln104_70 = mul i22 %sext_ln104_70, i22 %zext_ln104_10" [cnn.cpp:104]   --->   Operation 3765 'mul' 'mul_ln104_70' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_110 : Operation 3766 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln104_70 = add i22 %shl_ln104_69, i22 %mul_ln104_70" [cnn.cpp:104]   --->   Operation 3766 'add' 'add_ln104_70' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_110 : Operation 3767 [2/2] (1.29ns)   --->   "%W3_load_71 = load i7 %W3_addr_71" [cnn.cpp:104]   --->   Operation 3767 'load' 'W3_load_71' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 120> <RAM>
ST_110 : Operation 3768 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln104_81 = add i22 %shl_ln104_80, i22 %mul_ln104_81" [cnn.cpp:104]   --->   Operation 3768 'add' 'add_ln104_81' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_110 : Operation 3769 [1/1] (0.00ns)   --->   "%tmp_347 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %add_ln104_81, i32 6, i32 21" [cnn.cpp:104]   --->   Operation 3769 'partselect' 'tmp_347' <Predicate = true> <Delay = 0.00>
ST_110 : Operation 3770 [1/1] (0.00ns)   --->   "%shl_ln104_81 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %tmp_347, i6 0" [cnn.cpp:104]   --->   Operation 3770 'bitconcatenate' 'shl_ln104_81' <Predicate = true> <Delay = 0.00>
ST_110 : Operation 3771 [1/3] (0.00ns) (grouped into DSP with root node add_ln104_82)   --->   "%mul_ln104_82 = mul i22 %sext_ln104_82, i22 %zext_ln104_10" [cnn.cpp:104]   --->   Operation 3771 'mul' 'mul_ln104_82' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_110 : Operation 3772 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln104_82 = add i22 %shl_ln104_81, i22 %mul_ln104_82" [cnn.cpp:104]   --->   Operation 3772 'add' 'add_ln104_82' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_110 : Operation 3773 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln104_93 = add i22 %shl_ln104_92, i22 %mul_ln104_93" [cnn.cpp:104]   --->   Operation 3773 'add' 'add_ln104_93' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_110 : Operation 3774 [1/1] (0.00ns)   --->   "%tmp_358 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %add_ln104_93, i32 6, i32 21" [cnn.cpp:104]   --->   Operation 3774 'partselect' 'tmp_358' <Predicate = true> <Delay = 0.00>
ST_110 : Operation 3775 [1/1] (0.00ns)   --->   "%shl_ln104_93 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %tmp_358, i6 0" [cnn.cpp:104]   --->   Operation 3775 'bitconcatenate' 'shl_ln104_93' <Predicate = true> <Delay = 0.00>
ST_110 : Operation 3776 [1/3] (0.00ns) (grouped into DSP with root node add_ln104_94)   --->   "%mul_ln104_94 = mul i22 %sext_ln104_94, i22 %zext_ln104_10" [cnn.cpp:104]   --->   Operation 3776 'mul' 'mul_ln104_94' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_110 : Operation 3777 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln104_94 = add i22 %shl_ln104_93, i22 %mul_ln104_94" [cnn.cpp:104]   --->   Operation 3777 'add' 'add_ln104_94' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_110 : Operation 3778 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln104_105 = add i22 %shl_ln104_104, i22 %mul_ln104_105" [cnn.cpp:104]   --->   Operation 3778 'add' 'add_ln104_105' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_110 : Operation 3779 [1/1] (0.00ns)   --->   "%tmp_369 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %add_ln104_105, i32 6, i32 21" [cnn.cpp:104]   --->   Operation 3779 'partselect' 'tmp_369' <Predicate = true> <Delay = 0.00>
ST_110 : Operation 3780 [1/1] (0.00ns)   --->   "%shl_ln104_105 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %tmp_369, i6 0" [cnn.cpp:104]   --->   Operation 3780 'bitconcatenate' 'shl_ln104_105' <Predicate = true> <Delay = 0.00>
ST_110 : Operation 3781 [1/3] (0.00ns) (grouped into DSP with root node add_ln104_106)   --->   "%mul_ln104_106 = mul i22 %sext_ln104_106, i22 %zext_ln104_10" [cnn.cpp:104]   --->   Operation 3781 'mul' 'mul_ln104_106' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_110 : Operation 3782 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln104_106 = add i22 %shl_ln104_105, i22 %mul_ln104_106" [cnn.cpp:104]   --->   Operation 3782 'add' 'add_ln104_106' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_110 : Operation 3783 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln104_117 = add i22 %shl_ln104_116, i22 %mul_ln104_117" [cnn.cpp:104]   --->   Operation 3783 'add' 'add_ln104_117' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_110 : Operation 3784 [1/1] (0.00ns)   --->   "%tmp_380 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %add_ln104_117, i32 6, i32 21" [cnn.cpp:104]   --->   Operation 3784 'partselect' 'tmp_380' <Predicate = true> <Delay = 0.00>
ST_110 : Operation 3785 [1/1] (0.00ns)   --->   "%shl_ln104_117 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %tmp_380, i6 0" [cnn.cpp:104]   --->   Operation 3785 'bitconcatenate' 'shl_ln104_117' <Predicate = true> <Delay = 0.00>
ST_110 : Operation 3786 [1/3] (0.00ns) (grouped into DSP with root node add_ln104_118)   --->   "%mul_ln104_118 = mul i22 %sext_ln104_118, i22 %zext_ln104_10" [cnn.cpp:104]   --->   Operation 3786 'mul' 'mul_ln104_118' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_110 : Operation 3787 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln104_118 = add i22 %shl_ln104_117, i22 %mul_ln104_118" [cnn.cpp:104]   --->   Operation 3787 'add' 'add_ln104_118' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 111 <SV = 110> <Delay = 2.38>
ST_111 : Operation 3788 [1/1] (0.00ns)   --->   "%W3_addr_83 = getelementptr i16 %W3, i64 0, i64 83" [cnn.cpp:104]   --->   Operation 3788 'getelementptr' 'W3_addr_83' <Predicate = true> <Delay = 0.00>
ST_111 : Operation 3789 [1/1] (0.00ns)   --->   "%W3_addr_95 = getelementptr i16 %W3, i64 0, i64 95" [cnn.cpp:104]   --->   Operation 3789 'getelementptr' 'W3_addr_95' <Predicate = true> <Delay = 0.00>
ST_111 : Operation 3790 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln104_10 = add i22 %shl_ln104_s, i22 %mul_ln104_10" [cnn.cpp:104]   --->   Operation 3790 'add' 'add_ln104_10' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_111 : Operation 3791 [1/1] (0.00ns)   --->   "%tmp_282 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %add_ln104_10, i32 6, i32 21" [cnn.cpp:104]   --->   Operation 3791 'partselect' 'tmp_282' <Predicate = true> <Delay = 0.00>
ST_111 : Operation 3792 [1/1] (0.00ns)   --->   "%shl_ln104_10 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %tmp_282, i6 0" [cnn.cpp:104]   --->   Operation 3792 'bitconcatenate' 'shl_ln104_10' <Predicate = true> <Delay = 0.00>
ST_111 : Operation 3793 [1/3] (0.00ns) (grouped into DSP with root node add_ln104_11)   --->   "%mul_ln104_11 = mul i22 %zext_ln104_11, i22 %sext_ln104_11" [cnn.cpp:104]   --->   Operation 3793 'mul' 'mul_ln104_11' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_111 : Operation 3794 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln104_11 = add i22 %shl_ln104_10, i22 %mul_ln104_11" [cnn.cpp:104]   --->   Operation 3794 'add' 'add_ln104_11' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_111 : Operation 3795 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln104_22 = add i22 %shl_ln104_21, i22 %mul_ln104_22" [cnn.cpp:104]   --->   Operation 3795 'add' 'add_ln104_22' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_111 : Operation 3796 [1/1] (0.00ns)   --->   "%tmp_293 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %add_ln104_22, i32 6, i32 21" [cnn.cpp:104]   --->   Operation 3796 'partselect' 'tmp_293' <Predicate = true> <Delay = 0.00>
ST_111 : Operation 3797 [1/1] (0.00ns)   --->   "%shl_ln104_22 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %tmp_293, i6 0" [cnn.cpp:104]   --->   Operation 3797 'bitconcatenate' 'shl_ln104_22' <Predicate = true> <Delay = 0.00>
ST_111 : Operation 3798 [1/3] (0.00ns) (grouped into DSP with root node add_ln104_23)   --->   "%mul_ln104_23 = mul i22 %sext_ln104_23, i22 %zext_ln104_11" [cnn.cpp:104]   --->   Operation 3798 'mul' 'mul_ln104_23' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_111 : Operation 3799 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln104_23 = add i22 %shl_ln104_22, i22 %mul_ln104_23" [cnn.cpp:104]   --->   Operation 3799 'add' 'add_ln104_23' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_111 : Operation 3800 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln104_34 = add i22 %shl_ln104_33, i22 %mul_ln104_34" [cnn.cpp:104]   --->   Operation 3800 'add' 'add_ln104_34' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_111 : Operation 3801 [1/1] (0.00ns)   --->   "%tmp_304 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %add_ln104_34, i32 6, i32 21" [cnn.cpp:104]   --->   Operation 3801 'partselect' 'tmp_304' <Predicate = true> <Delay = 0.00>
ST_111 : Operation 3802 [2/3] (1.08ns) (grouped into DSP with root node add_ln104_35)   --->   "%mul_ln104_35 = mul i22 %sext_ln104_35, i22 %zext_ln104_11" [cnn.cpp:104]   --->   Operation 3802 'mul' 'mul_ln104_35' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_111 : Operation 3803 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln104_46 = add i22 %shl_ln104_45, i22 %mul_ln104_46" [cnn.cpp:104]   --->   Operation 3803 'add' 'add_ln104_46' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_111 : Operation 3804 [1/1] (0.00ns)   --->   "%tmp_315 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %add_ln104_46, i32 6, i32 21" [cnn.cpp:104]   --->   Operation 3804 'partselect' 'tmp_315' <Predicate = true> <Delay = 0.00>
ST_111 : Operation 3805 [2/3] (1.08ns) (grouped into DSP with root node add_ln104_47)   --->   "%mul_ln104_47 = mul i22 %sext_ln104_47, i22 %zext_ln104_11" [cnn.cpp:104]   --->   Operation 3805 'mul' 'mul_ln104_47' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_111 : Operation 3806 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln104_58 = add i22 %shl_ln104_57, i22 %mul_ln104_58" [cnn.cpp:104]   --->   Operation 3806 'add' 'add_ln104_58' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_111 : Operation 3807 [1/2] (1.29ns)   --->   "%W3_load_59 = load i7 %W3_addr_59" [cnn.cpp:104]   --->   Operation 3807 'load' 'W3_load_59' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 120> <RAM>
ST_111 : Operation 3808 [1/1] (0.00ns)   --->   "%sext_ln104_59 = sext i16 %W3_load_59" [cnn.cpp:104]   --->   Operation 3808 'sext' 'sext_ln104_59' <Predicate = true> <Delay = 0.00>
ST_111 : Operation 3809 [1/1] (0.00ns)   --->   "%tmp_326 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %add_ln104_58, i32 6, i32 21" [cnn.cpp:104]   --->   Operation 3809 'partselect' 'tmp_326' <Predicate = true> <Delay = 0.00>
ST_111 : Operation 3810 [3/3] (1.08ns) (grouped into DSP with root node add_ln104_59)   --->   "%mul_ln104_59 = mul i22 %sext_ln104_59, i22 %zext_ln104_11" [cnn.cpp:104]   --->   Operation 3810 'mul' 'mul_ln104_59' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_111 : Operation 3811 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln104_70 = add i22 %shl_ln104_69, i22 %mul_ln104_70" [cnn.cpp:104]   --->   Operation 3811 'add' 'add_ln104_70' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_111 : Operation 3812 [1/2] (1.29ns)   --->   "%W3_load_71 = load i7 %W3_addr_71" [cnn.cpp:104]   --->   Operation 3812 'load' 'W3_load_71' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 120> <RAM>
ST_111 : Operation 3813 [1/1] (0.00ns)   --->   "%sext_ln104_71 = sext i16 %W3_load_71" [cnn.cpp:104]   --->   Operation 3813 'sext' 'sext_ln104_71' <Predicate = true> <Delay = 0.00>
ST_111 : Operation 3814 [1/1] (0.00ns)   --->   "%tmp_337 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %add_ln104_70, i32 6, i32 21" [cnn.cpp:104]   --->   Operation 3814 'partselect' 'tmp_337' <Predicate = true> <Delay = 0.00>
ST_111 : Operation 3815 [3/3] (1.08ns) (grouped into DSP with root node add_ln104_71)   --->   "%mul_ln104_71 = mul i22 %sext_ln104_71, i22 %zext_ln104_11" [cnn.cpp:104]   --->   Operation 3815 'mul' 'mul_ln104_71' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_111 : Operation 3816 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln104_82 = add i22 %shl_ln104_81, i22 %mul_ln104_82" [cnn.cpp:104]   --->   Operation 3816 'add' 'add_ln104_82' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_111 : Operation 3817 [2/2] (1.29ns)   --->   "%W3_load_83 = load i7 %W3_addr_83" [cnn.cpp:104]   --->   Operation 3817 'load' 'W3_load_83' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 120> <RAM>
ST_111 : Operation 3818 [1/1] (0.00ns)   --->   "%tmp_348 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %add_ln104_82, i32 6, i32 21" [cnn.cpp:104]   --->   Operation 3818 'partselect' 'tmp_348' <Predicate = true> <Delay = 0.00>
ST_111 : Operation 3819 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln104_94 = add i22 %shl_ln104_93, i22 %mul_ln104_94" [cnn.cpp:104]   --->   Operation 3819 'add' 'add_ln104_94' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_111 : Operation 3820 [2/2] (1.29ns)   --->   "%W3_load_95 = load i7 %W3_addr_95" [cnn.cpp:104]   --->   Operation 3820 'load' 'W3_load_95' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 120> <RAM>
ST_111 : Operation 3821 [1/1] (0.00ns)   --->   "%tmp_359 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %add_ln104_94, i32 6, i32 21" [cnn.cpp:104]   --->   Operation 3821 'partselect' 'tmp_359' <Predicate = true> <Delay = 0.00>
ST_111 : Operation 3822 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln104_106 = add i22 %shl_ln104_105, i22 %mul_ln104_106" [cnn.cpp:104]   --->   Operation 3822 'add' 'add_ln104_106' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_111 : Operation 3823 [1/1] (0.00ns)   --->   "%tmp_370 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %add_ln104_106, i32 6, i32 21" [cnn.cpp:104]   --->   Operation 3823 'partselect' 'tmp_370' <Predicate = true> <Delay = 0.00>
ST_111 : Operation 3824 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln104_118 = add i22 %shl_ln104_117, i22 %mul_ln104_118" [cnn.cpp:104]   --->   Operation 3824 'add' 'add_ln104_118' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_111 : Operation 3825 [1/1] (0.00ns)   --->   "%tmp_381 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %add_ln104_118, i32 6, i32 21" [cnn.cpp:104]   --->   Operation 3825 'partselect' 'tmp_381' <Predicate = true> <Delay = 0.00>

State 112 <SV = 111> <Delay = 2.38>
ST_112 : Operation 3826 [1/1] (0.00ns)   --->   "%W3_addr_107 = getelementptr i16 %W3, i64 0, i64 107" [cnn.cpp:104]   --->   Operation 3826 'getelementptr' 'W3_addr_107' <Predicate = true> <Delay = 0.00>
ST_112 : Operation 3827 [1/1] (0.00ns)   --->   "%W3_addr_119 = getelementptr i16 %W3, i64 0, i64 119" [cnn.cpp:104]   --->   Operation 3827 'getelementptr' 'W3_addr_119' <Predicate = true> <Delay = 0.00>
ST_112 : Operation 3828 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln104_11 = add i22 %shl_ln104_10, i22 %mul_ln104_11" [cnn.cpp:104]   --->   Operation 3828 'add' 'add_ln104_11' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_112 : Operation 3829 [1/1] (0.00ns)   --->   "%trunc_ln9 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %add_ln104_11, i32 6, i32 21" [cnn.cpp:104]   --->   Operation 3829 'partselect' 'trunc_ln9' <Predicate = true> <Delay = 0.00>
ST_112 : Operation 3830 [1/1] (0.00ns)   --->   "%output_fc3_addr = getelementptr i16 %output_fc3, i64 0, i64 0" [cnn.cpp:106]   --->   Operation 3830 'getelementptr' 'output_fc3_addr' <Predicate = true> <Delay = 0.00>
ST_112 : Operation 3831 [1/1] (0.73ns)   --->   "%store_ln106 = store i16 %trunc_ln9, i4 %output_fc3_addr" [cnn.cpp:106]   --->   Operation 3831 'store' 'store_ln106' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_112 : Operation 3832 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln104_23 = add i22 %shl_ln104_22, i22 %mul_ln104_23" [cnn.cpp:104]   --->   Operation 3832 'add' 'add_ln104_23' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_112 : Operation 3833 [1/1] (0.00ns)   --->   "%trunc_ln104_s = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %add_ln104_23, i32 6, i32 21" [cnn.cpp:104]   --->   Operation 3833 'partselect' 'trunc_ln104_s' <Predicate = true> <Delay = 0.00>
ST_112 : Operation 3834 [1/1] (0.00ns)   --->   "%output_fc3_addr_1 = getelementptr i16 %output_fc3, i64 0, i64 1" [cnn.cpp:106]   --->   Operation 3834 'getelementptr' 'output_fc3_addr_1' <Predicate = true> <Delay = 0.00>
ST_112 : Operation 3835 [1/1] (0.73ns)   --->   "%store_ln106 = store i16 %trunc_ln104_s, i4 %output_fc3_addr_1" [cnn.cpp:106]   --->   Operation 3835 'store' 'store_ln106' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_112 : Operation 3836 [1/1] (0.00ns)   --->   "%shl_ln104_34 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %tmp_304, i6 0" [cnn.cpp:104]   --->   Operation 3836 'bitconcatenate' 'shl_ln104_34' <Predicate = true> <Delay = 0.00>
ST_112 : Operation 3837 [1/3] (0.00ns) (grouped into DSP with root node add_ln104_35)   --->   "%mul_ln104_35 = mul i22 %sext_ln104_35, i22 %zext_ln104_11" [cnn.cpp:104]   --->   Operation 3837 'mul' 'mul_ln104_35' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_112 : Operation 3838 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln104_35 = add i22 %shl_ln104_34, i22 %mul_ln104_35" [cnn.cpp:104]   --->   Operation 3838 'add' 'add_ln104_35' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_112 : Operation 3839 [1/1] (0.00ns)   --->   "%shl_ln104_46 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %tmp_315, i6 0" [cnn.cpp:104]   --->   Operation 3839 'bitconcatenate' 'shl_ln104_46' <Predicate = true> <Delay = 0.00>
ST_112 : Operation 3840 [1/3] (0.00ns) (grouped into DSP with root node add_ln104_47)   --->   "%mul_ln104_47 = mul i22 %sext_ln104_47, i22 %zext_ln104_11" [cnn.cpp:104]   --->   Operation 3840 'mul' 'mul_ln104_47' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_112 : Operation 3841 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln104_47 = add i22 %shl_ln104_46, i22 %mul_ln104_47" [cnn.cpp:104]   --->   Operation 3841 'add' 'add_ln104_47' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_112 : Operation 3842 [2/3] (1.08ns) (grouped into DSP with root node add_ln104_59)   --->   "%mul_ln104_59 = mul i22 %sext_ln104_59, i22 %zext_ln104_11" [cnn.cpp:104]   --->   Operation 3842 'mul' 'mul_ln104_59' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_112 : Operation 3843 [2/3] (1.08ns) (grouped into DSP with root node add_ln104_71)   --->   "%mul_ln104_71 = mul i22 %sext_ln104_71, i22 %zext_ln104_11" [cnn.cpp:104]   --->   Operation 3843 'mul' 'mul_ln104_71' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_112 : Operation 3844 [1/2] (1.29ns)   --->   "%W3_load_83 = load i7 %W3_addr_83" [cnn.cpp:104]   --->   Operation 3844 'load' 'W3_load_83' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 120> <RAM>
ST_112 : Operation 3845 [1/1] (0.00ns)   --->   "%sext_ln104_83 = sext i16 %W3_load_83" [cnn.cpp:104]   --->   Operation 3845 'sext' 'sext_ln104_83' <Predicate = true> <Delay = 0.00>
ST_112 : Operation 3846 [3/3] (1.08ns) (grouped into DSP with root node add_ln104_83)   --->   "%mul_ln104_83 = mul i22 %sext_ln104_83, i22 %zext_ln104_11" [cnn.cpp:104]   --->   Operation 3846 'mul' 'mul_ln104_83' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_112 : Operation 3847 [1/2] (1.29ns)   --->   "%W3_load_95 = load i7 %W3_addr_95" [cnn.cpp:104]   --->   Operation 3847 'load' 'W3_load_95' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 120> <RAM>
ST_112 : Operation 3848 [1/1] (0.00ns)   --->   "%sext_ln104_95 = sext i16 %W3_load_95" [cnn.cpp:104]   --->   Operation 3848 'sext' 'sext_ln104_95' <Predicate = true> <Delay = 0.00>
ST_112 : Operation 3849 [3/3] (1.08ns) (grouped into DSP with root node add_ln104_95)   --->   "%mul_ln104_95 = mul i22 %sext_ln104_95, i22 %zext_ln104_11" [cnn.cpp:104]   --->   Operation 3849 'mul' 'mul_ln104_95' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_112 : Operation 3850 [2/2] (1.29ns)   --->   "%W3_load_107 = load i7 %W3_addr_107" [cnn.cpp:104]   --->   Operation 3850 'load' 'W3_load_107' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 120> <RAM>
ST_112 : Operation 3851 [2/2] (1.29ns)   --->   "%W3_load_119 = load i7 %W3_addr_119" [cnn.cpp:104]   --->   Operation 3851 'load' 'W3_load_119' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 120> <RAM>

State 113 <SV = 112> <Delay = 2.38>
ST_113 : Operation 3852 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln104_35 = add i22 %shl_ln104_34, i22 %mul_ln104_35" [cnn.cpp:104]   --->   Operation 3852 'add' 'add_ln104_35' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_113 : Operation 3853 [1/1] (0.00ns)   --->   "%trunc_ln104_1 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %add_ln104_35, i32 6, i32 21" [cnn.cpp:104]   --->   Operation 3853 'partselect' 'trunc_ln104_1' <Predicate = true> <Delay = 0.00>
ST_113 : Operation 3854 [1/1] (0.00ns)   --->   "%output_fc3_addr_2 = getelementptr i16 %output_fc3, i64 0, i64 2" [cnn.cpp:106]   --->   Operation 3854 'getelementptr' 'output_fc3_addr_2' <Predicate = true> <Delay = 0.00>
ST_113 : Operation 3855 [1/1] (0.73ns)   --->   "%store_ln106 = store i16 %trunc_ln104_1, i4 %output_fc3_addr_2" [cnn.cpp:106]   --->   Operation 3855 'store' 'store_ln106' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_113 : Operation 3856 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln104_47 = add i22 %shl_ln104_46, i22 %mul_ln104_47" [cnn.cpp:104]   --->   Operation 3856 'add' 'add_ln104_47' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_113 : Operation 3857 [1/1] (0.00ns)   --->   "%trunc_ln104_2 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %add_ln104_47, i32 6, i32 21" [cnn.cpp:104]   --->   Operation 3857 'partselect' 'trunc_ln104_2' <Predicate = true> <Delay = 0.00>
ST_113 : Operation 3858 [1/1] (0.00ns)   --->   "%output_fc3_addr_3 = getelementptr i16 %output_fc3, i64 0, i64 3" [cnn.cpp:106]   --->   Operation 3858 'getelementptr' 'output_fc3_addr_3' <Predicate = true> <Delay = 0.00>
ST_113 : Operation 3859 [1/1] (0.73ns)   --->   "%store_ln106 = store i16 %trunc_ln104_2, i4 %output_fc3_addr_3" [cnn.cpp:106]   --->   Operation 3859 'store' 'store_ln106' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_113 : Operation 3860 [1/1] (0.00ns)   --->   "%shl_ln104_58 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %tmp_326, i6 0" [cnn.cpp:104]   --->   Operation 3860 'bitconcatenate' 'shl_ln104_58' <Predicate = true> <Delay = 0.00>
ST_113 : Operation 3861 [1/3] (0.00ns) (grouped into DSP with root node add_ln104_59)   --->   "%mul_ln104_59 = mul i22 %sext_ln104_59, i22 %zext_ln104_11" [cnn.cpp:104]   --->   Operation 3861 'mul' 'mul_ln104_59' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_113 : Operation 3862 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln104_59 = add i22 %shl_ln104_58, i22 %mul_ln104_59" [cnn.cpp:104]   --->   Operation 3862 'add' 'add_ln104_59' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_113 : Operation 3863 [1/1] (0.00ns)   --->   "%shl_ln104_70 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %tmp_337, i6 0" [cnn.cpp:104]   --->   Operation 3863 'bitconcatenate' 'shl_ln104_70' <Predicate = true> <Delay = 0.00>
ST_113 : Operation 3864 [1/3] (0.00ns) (grouped into DSP with root node add_ln104_71)   --->   "%mul_ln104_71 = mul i22 %sext_ln104_71, i22 %zext_ln104_11" [cnn.cpp:104]   --->   Operation 3864 'mul' 'mul_ln104_71' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_113 : Operation 3865 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln104_71 = add i22 %shl_ln104_70, i22 %mul_ln104_71" [cnn.cpp:104]   --->   Operation 3865 'add' 'add_ln104_71' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_113 : Operation 3866 [2/3] (1.08ns) (grouped into DSP with root node add_ln104_83)   --->   "%mul_ln104_83 = mul i22 %sext_ln104_83, i22 %zext_ln104_11" [cnn.cpp:104]   --->   Operation 3866 'mul' 'mul_ln104_83' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_113 : Operation 3867 [2/3] (1.08ns) (grouped into DSP with root node add_ln104_95)   --->   "%mul_ln104_95 = mul i22 %sext_ln104_95, i22 %zext_ln104_11" [cnn.cpp:104]   --->   Operation 3867 'mul' 'mul_ln104_95' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_113 : Operation 3868 [1/2] (1.29ns)   --->   "%W3_load_107 = load i7 %W3_addr_107" [cnn.cpp:104]   --->   Operation 3868 'load' 'W3_load_107' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 120> <RAM>
ST_113 : Operation 3869 [1/1] (0.00ns)   --->   "%sext_ln104_107 = sext i16 %W3_load_107" [cnn.cpp:104]   --->   Operation 3869 'sext' 'sext_ln104_107' <Predicate = true> <Delay = 0.00>
ST_113 : Operation 3870 [3/3] (1.08ns) (grouped into DSP with root node add_ln104_107)   --->   "%mul_ln104_107 = mul i22 %sext_ln104_107, i22 %zext_ln104_11" [cnn.cpp:104]   --->   Operation 3870 'mul' 'mul_ln104_107' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_113 : Operation 3871 [1/2] (1.29ns)   --->   "%W3_load_119 = load i7 %W3_addr_119" [cnn.cpp:104]   --->   Operation 3871 'load' 'W3_load_119' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 120> <RAM>
ST_113 : Operation 3872 [1/1] (0.00ns)   --->   "%sext_ln104_119 = sext i16 %W3_load_119" [cnn.cpp:104]   --->   Operation 3872 'sext' 'sext_ln104_119' <Predicate = true> <Delay = 0.00>
ST_113 : Operation 3873 [3/3] (1.08ns) (grouped into DSP with root node add_ln104_119)   --->   "%mul_ln104_119 = mul i22 %sext_ln104_119, i22 %zext_ln104_11" [cnn.cpp:104]   --->   Operation 3873 'mul' 'mul_ln104_119' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 114 <SV = 113> <Delay = 1.56>
ST_114 : Operation 3874 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln104_59 = add i22 %shl_ln104_58, i22 %mul_ln104_59" [cnn.cpp:104]   --->   Operation 3874 'add' 'add_ln104_59' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_114 : Operation 3875 [1/1] (0.00ns)   --->   "%trunc_ln104_3 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %add_ln104_59, i32 6, i32 21" [cnn.cpp:104]   --->   Operation 3875 'partselect' 'trunc_ln104_3' <Predicate = true> <Delay = 0.00>
ST_114 : Operation 3876 [1/1] (0.00ns)   --->   "%output_fc3_addr_4 = getelementptr i16 %output_fc3, i64 0, i64 4" [cnn.cpp:106]   --->   Operation 3876 'getelementptr' 'output_fc3_addr_4' <Predicate = true> <Delay = 0.00>
ST_114 : Operation 3877 [1/1] (0.73ns)   --->   "%store_ln106 = store i16 %trunc_ln104_3, i4 %output_fc3_addr_4" [cnn.cpp:106]   --->   Operation 3877 'store' 'store_ln106' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_114 : Operation 3878 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln104_71 = add i22 %shl_ln104_70, i22 %mul_ln104_71" [cnn.cpp:104]   --->   Operation 3878 'add' 'add_ln104_71' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_114 : Operation 3879 [1/1] (0.00ns)   --->   "%trunc_ln104_4 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %add_ln104_71, i32 6, i32 21" [cnn.cpp:104]   --->   Operation 3879 'partselect' 'trunc_ln104_4' <Predicate = true> <Delay = 0.00>
ST_114 : Operation 3880 [1/1] (0.00ns)   --->   "%output_fc3_addr_5 = getelementptr i16 %output_fc3, i64 0, i64 5" [cnn.cpp:106]   --->   Operation 3880 'getelementptr' 'output_fc3_addr_5' <Predicate = true> <Delay = 0.00>
ST_114 : Operation 3881 [1/1] (0.73ns)   --->   "%store_ln106 = store i16 %trunc_ln104_4, i4 %output_fc3_addr_5" [cnn.cpp:106]   --->   Operation 3881 'store' 'store_ln106' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_114 : Operation 3882 [1/1] (0.00ns)   --->   "%shl_ln104_82 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %tmp_348, i6 0" [cnn.cpp:104]   --->   Operation 3882 'bitconcatenate' 'shl_ln104_82' <Predicate = true> <Delay = 0.00>
ST_114 : Operation 3883 [1/3] (0.00ns) (grouped into DSP with root node add_ln104_83)   --->   "%mul_ln104_83 = mul i22 %sext_ln104_83, i22 %zext_ln104_11" [cnn.cpp:104]   --->   Operation 3883 'mul' 'mul_ln104_83' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_114 : Operation 3884 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln104_83 = add i22 %shl_ln104_82, i22 %mul_ln104_83" [cnn.cpp:104]   --->   Operation 3884 'add' 'add_ln104_83' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_114 : Operation 3885 [1/1] (0.00ns)   --->   "%shl_ln104_94 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %tmp_359, i6 0" [cnn.cpp:104]   --->   Operation 3885 'bitconcatenate' 'shl_ln104_94' <Predicate = true> <Delay = 0.00>
ST_114 : Operation 3886 [1/3] (0.00ns) (grouped into DSP with root node add_ln104_95)   --->   "%mul_ln104_95 = mul i22 %sext_ln104_95, i22 %zext_ln104_11" [cnn.cpp:104]   --->   Operation 3886 'mul' 'mul_ln104_95' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_114 : Operation 3887 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln104_95 = add i22 %shl_ln104_94, i22 %mul_ln104_95" [cnn.cpp:104]   --->   Operation 3887 'add' 'add_ln104_95' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_114 : Operation 3888 [2/3] (1.08ns) (grouped into DSP with root node add_ln104_107)   --->   "%mul_ln104_107 = mul i22 %sext_ln104_107, i22 %zext_ln104_11" [cnn.cpp:104]   --->   Operation 3888 'mul' 'mul_ln104_107' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_114 : Operation 3889 [2/3] (1.08ns) (grouped into DSP with root node add_ln104_119)   --->   "%mul_ln104_119 = mul i22 %sext_ln104_119, i22 %zext_ln104_11" [cnn.cpp:104]   --->   Operation 3889 'mul' 'mul_ln104_119' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 115 <SV = 114> <Delay = 1.56>
ST_115 : Operation 3890 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln104_83 = add i22 %shl_ln104_82, i22 %mul_ln104_83" [cnn.cpp:104]   --->   Operation 3890 'add' 'add_ln104_83' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_115 : Operation 3891 [1/1] (0.00ns)   --->   "%trunc_ln104_5 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %add_ln104_83, i32 6, i32 21" [cnn.cpp:104]   --->   Operation 3891 'partselect' 'trunc_ln104_5' <Predicate = true> <Delay = 0.00>
ST_115 : Operation 3892 [1/1] (0.00ns)   --->   "%output_fc3_addr_6 = getelementptr i16 %output_fc3, i64 0, i64 6" [cnn.cpp:106]   --->   Operation 3892 'getelementptr' 'output_fc3_addr_6' <Predicate = true> <Delay = 0.00>
ST_115 : Operation 3893 [1/1] (0.73ns)   --->   "%store_ln106 = store i16 %trunc_ln104_5, i4 %output_fc3_addr_6" [cnn.cpp:106]   --->   Operation 3893 'store' 'store_ln106' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_115 : Operation 3894 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln104_95 = add i22 %shl_ln104_94, i22 %mul_ln104_95" [cnn.cpp:104]   --->   Operation 3894 'add' 'add_ln104_95' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_115 : Operation 3895 [1/1] (0.00ns)   --->   "%trunc_ln104_6 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %add_ln104_95, i32 6, i32 21" [cnn.cpp:104]   --->   Operation 3895 'partselect' 'trunc_ln104_6' <Predicate = true> <Delay = 0.00>
ST_115 : Operation 3896 [1/1] (0.00ns)   --->   "%output_fc3_addr_7 = getelementptr i16 %output_fc3, i64 0, i64 7" [cnn.cpp:106]   --->   Operation 3896 'getelementptr' 'output_fc3_addr_7' <Predicate = true> <Delay = 0.00>
ST_115 : Operation 3897 [1/1] (0.73ns)   --->   "%store_ln106 = store i16 %trunc_ln104_6, i4 %output_fc3_addr_7" [cnn.cpp:106]   --->   Operation 3897 'store' 'store_ln106' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_115 : Operation 3898 [1/1] (0.00ns)   --->   "%shl_ln104_106 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %tmp_370, i6 0" [cnn.cpp:104]   --->   Operation 3898 'bitconcatenate' 'shl_ln104_106' <Predicate = true> <Delay = 0.00>
ST_115 : Operation 3899 [1/3] (0.00ns) (grouped into DSP with root node add_ln104_107)   --->   "%mul_ln104_107 = mul i22 %sext_ln104_107, i22 %zext_ln104_11" [cnn.cpp:104]   --->   Operation 3899 'mul' 'mul_ln104_107' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_115 : Operation 3900 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln104_107 = add i22 %shl_ln104_106, i22 %mul_ln104_107" [cnn.cpp:104]   --->   Operation 3900 'add' 'add_ln104_107' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_115 : Operation 3901 [1/1] (0.00ns)   --->   "%shl_ln104_118 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %tmp_381, i6 0" [cnn.cpp:104]   --->   Operation 3901 'bitconcatenate' 'shl_ln104_118' <Predicate = true> <Delay = 0.00>
ST_115 : Operation 3902 [1/3] (0.00ns) (grouped into DSP with root node add_ln104_119)   --->   "%mul_ln104_119 = mul i22 %sext_ln104_119, i22 %zext_ln104_11" [cnn.cpp:104]   --->   Operation 3902 'mul' 'mul_ln104_119' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_115 : Operation 3903 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln104_119 = add i22 %shl_ln104_118, i22 %mul_ln104_119" [cnn.cpp:104]   --->   Operation 3903 'add' 'add_ln104_119' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 116 <SV = 115> <Delay = 1.56>
ST_116 : Operation 3904 [1/1] (0.00ns)   --->   "%spectopmodule_ln5 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_1" [cnn.cpp:5]   --->   Operation 3904 'spectopmodule' 'spectopmodule_ln5' <Predicate = true> <Delay = 0.00>
ST_116 : Operation 3905 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %input_r, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 3905 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_116 : Operation 3906 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %input_r"   --->   Operation 3906 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_116 : Operation 3907 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %kernel, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 3907 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_116 : Operation 3908 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %kernel"   --->   Operation 3908 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_116 : Operation 3909 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %bias, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 3909 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_116 : Operation 3910 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %bias"   --->   Operation 3910 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_116 : Operation 3911 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %W1, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 3911 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_116 : Operation 3912 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %W1"   --->   Operation 3912 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_116 : Operation 3913 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %b1, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 3913 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_116 : Operation 3914 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %b1"   --->   Operation 3914 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_116 : Operation 3915 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %W2, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 3915 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_116 : Operation 3916 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %W2"   --->   Operation 3916 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_116 : Operation 3917 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %b2, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 3917 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_116 : Operation 3918 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %b2"   --->   Operation 3918 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_116 : Operation 3919 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %W3, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 3919 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_116 : Operation 3920 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %W3"   --->   Operation 3920 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_116 : Operation 3921 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %b3, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 3921 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_116 : Operation 3922 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %b3"   --->   Operation 3922 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_116 : Operation 3923 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %output_fc3, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 3923 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_116 : Operation 3924 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %output_fc3"   --->   Operation 3924 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_116 : Operation 3925 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln104_107 = add i22 %shl_ln104_106, i22 %mul_ln104_107" [cnn.cpp:104]   --->   Operation 3925 'add' 'add_ln104_107' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_116 : Operation 3926 [1/1] (0.00ns)   --->   "%trunc_ln104_7 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %add_ln104_107, i32 6, i32 21" [cnn.cpp:104]   --->   Operation 3926 'partselect' 'trunc_ln104_7' <Predicate = true> <Delay = 0.00>
ST_116 : Operation 3927 [1/1] (0.00ns)   --->   "%output_fc3_addr_8 = getelementptr i16 %output_fc3, i64 0, i64 8" [cnn.cpp:106]   --->   Operation 3927 'getelementptr' 'output_fc3_addr_8' <Predicate = true> <Delay = 0.00>
ST_116 : Operation 3928 [1/1] (0.73ns)   --->   "%store_ln106 = store i16 %trunc_ln104_7, i4 %output_fc3_addr_8" [cnn.cpp:106]   --->   Operation 3928 'store' 'store_ln106' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_116 : Operation 3929 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln104_119 = add i22 %shl_ln104_118, i22 %mul_ln104_119" [cnn.cpp:104]   --->   Operation 3929 'add' 'add_ln104_119' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_116 : Operation 3930 [1/1] (0.00ns)   --->   "%trunc_ln104_8 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %add_ln104_119, i32 6, i32 21" [cnn.cpp:104]   --->   Operation 3930 'partselect' 'trunc_ln104_8' <Predicate = true> <Delay = 0.00>
ST_116 : Operation 3931 [1/1] (0.00ns)   --->   "%output_fc3_addr_9 = getelementptr i16 %output_fc3, i64 0, i64 9" [cnn.cpp:106]   --->   Operation 3931 'getelementptr' 'output_fc3_addr_9' <Predicate = true> <Delay = 0.00>
ST_116 : Operation 3932 [1/1] (0.73ns)   --->   "%store_ln106 = store i16 %trunc_ln104_8, i4 %output_fc3_addr_9" [cnn.cpp:106]   --->   Operation 3932 'store' 'store_ln106' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_116 : Operation 3933 [1/1] (0.00ns)   --->   "%ret_ln109 = ret" [cnn.cpp:109]   --->   Operation 3933 'ret' 'ret_ln109' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 0.000ns
The critical path consists of the following:

 <State 2>: 0.000ns
The critical path consists of the following:

 <State 3>: 0.000ns
The critical path consists of the following:

 <State 4>: 0.000ns
The critical path consists of the following:

 <State 5>: 0.000ns
The critical path consists of the following:

 <State 6>: 0.000ns
The critical path consists of the following:

 <State 7>: 0.000ns
The critical path consists of the following:

 <State 8>: 0.000ns
The critical path consists of the following:

 <State 9>: 0.000ns
The critical path consists of the following:

 <State 10>: 0.000ns
The critical path consists of the following:

 <State 11>: 0.000ns
The critical path consists of the following:

 <State 12>: 0.000ns
The critical path consists of the following:

 <State 13>: 0.000ns
The critical path consists of the following:

 <State 14>: 0.000ns
The critical path consists of the following:

 <State 15>: 0.000ns
The critical path consists of the following:

 <State 16>: 0.000ns
The critical path consists of the following:

 <State 17>: 0.000ns
The critical path consists of the following:

 <State 18>: 0.000ns
The critical path consists of the following:

 <State 19>: 0.000ns
The critical path consists of the following:

 <State 20>: 0.000ns
The critical path consists of the following:

 <State 21>: 1.297ns
The critical path consists of the following:
	'getelementptr' operation 8 bit ('W2_addr', cnn.cpp:93) [52]  (0.000 ns)
	'load' operation 16 bit ('W2_load', cnn.cpp:93) on array 'W2' [720]  (1.297 ns)

 <State 22>: 1.297ns
The critical path consists of the following:
	'load' operation 16 bit ('W2_load', cnn.cpp:93) on array 'W2' [720]  (1.297 ns)

 <State 23>: 1.297ns
The critical path consists of the following:
	'load' operation 16 bit ('W2_load_1', cnn.cpp:93) on array 'W2' [726]  (1.297 ns)

 <State 24>: 1.297ns
The critical path consists of the following:
	'load' operation 16 bit ('W2_load_2', cnn.cpp:93) on array 'W2' [733]  (1.297 ns)

 <State 25>: 1.297ns
The critical path consists of the following:
	'load' operation 16 bit ('W2_load_3', cnn.cpp:93) on array 'W2' [740]  (1.297 ns)

 <State 26>: 1.297ns
The critical path consists of the following:
	'getelementptr' operation 8 bit ('W2_addr_4', cnn.cpp:93) [56]  (0.000 ns)
	'load' operation 16 bit ('W2_load_4', cnn.cpp:93) on array 'W2' [747]  (1.297 ns)

 <State 27>: 1.297ns
The critical path consists of the following:
	'load' operation 16 bit ('W2_load_4', cnn.cpp:93) on array 'W2' [747]  (1.297 ns)

 <State 28>: 1.297ns
The critical path consists of the following:
	'load' operation 16 bit ('W2_load_17', cnn.cpp:93) on array 'W2' [839]  (1.297 ns)

 <State 29>: 1.297ns
The critical path consists of the following:
	'getelementptr' operation 8 bit ('W2_addr_5', cnn.cpp:93) [57]  (0.000 ns)
	'load' operation 16 bit ('W2_load_5', cnn.cpp:93) on array 'W2' [754]  (1.297 ns)

 <State 30>: 1.297ns
The critical path consists of the following:
	'load' operation 16 bit ('W2_load_5', cnn.cpp:93) on array 'W2' [754]  (1.297 ns)

 <State 31>: 1.297ns
The critical path consists of the following:
	'load' operation 16 bit ('W2_load_31', cnn.cpp:93) on array 'W2' [927]  (1.297 ns)

 <State 32>: 1.297ns
The critical path consists of the following:
	'getelementptr' operation 8 bit ('W2_addr_6', cnn.cpp:93) [58]  (0.000 ns)
	'load' operation 16 bit ('W2_load_6', cnn.cpp:93) on array 'W2' [761]  (1.297 ns)

 <State 33>: 1.297ns
The critical path consists of the following:
	'load' operation 16 bit ('W2_load_6', cnn.cpp:93) on array 'W2' [761]  (1.297 ns)

 <State 34>: 1.297ns
The critical path consists of the following:
	'load' operation 16 bit ('W2_load_32', cnn.cpp:93) on array 'W2' [933]  (1.297 ns)

 <State 35>: 1.297ns
The critical path consists of the following:
	'getelementptr' operation 8 bit ('W2_addr_7', cnn.cpp:93) [59]  (0.000 ns)
	'load' operation 16 bit ('W2_load_7', cnn.cpp:93) on array 'W2' [768]  (1.297 ns)

 <State 36>: 1.297ns
The critical path consists of the following:
	'load' operation 16 bit ('W2_load_7', cnn.cpp:93) on array 'W2' [768]  (1.297 ns)

 <State 37>: 1.297ns
The critical path consists of the following:
	'load' operation 16 bit ('W2_load_20', cnn.cpp:93) on array 'W2' [857]  (1.297 ns)

 <State 38>: 1.297ns
The critical path consists of the following:
	'load' operation 16 bit ('W2_load_46', cnn.cpp:93) on array 'W2' [1021]  (1.297 ns)

 <State 39>: 1.297ns
The critical path consists of the following:
	'getelementptr' operation 8 bit ('W2_addr_8', cnn.cpp:93) [60]  (0.000 ns)
	'load' operation 16 bit ('W2_load_8', cnn.cpp:93) on array 'W2' [775]  (1.297 ns)

 <State 40>: 1.297ns
The critical path consists of the following:
	'load' operation 16 bit ('W2_load_8', cnn.cpp:93) on array 'W2' [775]  (1.297 ns)

 <State 41>: 1.297ns
The critical path consists of the following:
	'load' operation 16 bit ('W2_load_21', cnn.cpp:93) on array 'W2' [863]  (1.297 ns)

 <State 42>: 1.297ns
The critical path consists of the following:
	'load' operation 16 bit ('W2_load_47', cnn.cpp:93) on array 'W2' [1027]  (1.297 ns)

 <State 43>: 1.297ns
The critical path consists of the following:
	'load' operation 16 bit ('W2_load_73', cnn.cpp:93) on array 'W2' [1191]  (1.297 ns)

 <State 44>: 1.297ns
The critical path consists of the following:
	'getelementptr' operation 8 bit ('W2_addr_9', cnn.cpp:93) [61]  (0.000 ns)
	'load' operation 16 bit ('W2_load_9', cnn.cpp:93) on array 'W2' [782]  (1.297 ns)

 <State 45>: 1.297ns
The critical path consists of the following:
	'load' operation 16 bit ('W2_load_9', cnn.cpp:93) on array 'W2' [782]  (1.297 ns)

 <State 46>: 1.297ns
The critical path consists of the following:
	'load' operation 16 bit ('W2_load_35', cnn.cpp:93) on array 'W2' [951]  (1.297 ns)

 <State 47>: 1.297ns
The critical path consists of the following:
	'load' operation 16 bit ('W2_load_61', cnn.cpp:93) on array 'W2' [1115]  (1.297 ns)

 <State 48>: 1.297ns
The critical path consists of the following:
	'load' operation 16 bit ('W2_load_87', cnn.cpp:93) on array 'W2' [1279]  (1.297 ns)

 <State 49>: 1.297ns
The critical path consists of the following:
	'getelementptr' operation 8 bit ('W2_addr_10', cnn.cpp:93) [62]  (0.000 ns)
	'load' operation 16 bit ('W2_load_10', cnn.cpp:93) on array 'W2' [789]  (1.297 ns)

 <State 50>: 1.297ns
The critical path consists of the following:
	'load' operation 16 bit ('W2_load_10', cnn.cpp:93) on array 'W2' [789]  (1.297 ns)

 <State 51>: 1.297ns
The critical path consists of the following:
	'load' operation 16 bit ('W2_load_36', cnn.cpp:93) on array 'W2' [957]  (1.297 ns)

 <State 52>: 1.297ns
The critical path consists of the following:
	'load' operation 16 bit ('W2_load_62', cnn.cpp:93) on array 'W2' [1121]  (1.297 ns)

 <State 53>: 1.297ns
The critical path consists of the following:
	'load' operation 16 bit ('W2_load_88', cnn.cpp:93) on array 'W2' [1285]  (1.297 ns)

 <State 54>: 1.297ns
The critical path consists of the following:
	'getelementptr' operation 8 bit ('W2_addr_11', cnn.cpp:93) [63]  (0.000 ns)
	'load' operation 16 bit ('W2_load_11', cnn.cpp:93) on array 'W2' [796]  (1.297 ns)

 <State 55>: 1.297ns
The critical path consists of the following:
	'load' operation 16 bit ('W2_load_11', cnn.cpp:93) on array 'W2' [796]  (1.297 ns)

 <State 56>: 1.297ns
The critical path consists of the following:
	'load' operation 16 bit ('W2_load_24', cnn.cpp:93) on array 'W2' [881]  (1.297 ns)

 <State 57>: 1.297ns
The critical path consists of the following:
	'load' operation 16 bit ('W2_load_50', cnn.cpp:93) on array 'W2' [1045]  (1.297 ns)

 <State 58>: 1.297ns
The critical path consists of the following:
	'load' operation 16 bit ('W2_load_76', cnn.cpp:93) on array 'W2' [1209]  (1.297 ns)

 <State 59>: 1.297ns
The critical path consists of the following:
	'load' operation 16 bit ('W2_load_102', cnn.cpp:93) on array 'W2' [1373]  (1.297 ns)

 <State 60>: 1.297ns
The critical path consists of the following:
	'getelementptr' operation 8 bit ('W2_addr_12', cnn.cpp:93) [64]  (0.000 ns)
	'load' operation 16 bit ('W2_load_12', cnn.cpp:93) on array 'W2' [803]  (1.297 ns)

 <State 61>: 1.297ns
The critical path consists of the following:
	'load' operation 16 bit ('W2_load_12', cnn.cpp:93) on array 'W2' [803]  (1.297 ns)

 <State 62>: 1.297ns
The critical path consists of the following:
	'load' operation 16 bit ('W2_load_25', cnn.cpp:93) on array 'W2' [887]  (1.297 ns)

 <State 63>: 1.297ns
The critical path consists of the following:
	'load' operation 16 bit ('W2_load_51', cnn.cpp:93) on array 'W2' [1051]  (1.297 ns)

 <State 64>: 1.297ns
The critical path consists of the following:
	'load' operation 16 bit ('W2_load_77', cnn.cpp:93) on array 'W2' [1215]  (1.297 ns)

 <State 65>: 1.297ns
The critical path consists of the following:
	'load' operation 16 bit ('W2_load_103', cnn.cpp:93) on array 'W2' [1379]  (1.297 ns)

 <State 66>: 1.297ns
The critical path consists of the following:
	'getelementptr' operation 8 bit ('W2_addr_13', cnn.cpp:93) [65]  (0.000 ns)
	'load' operation 16 bit ('W2_load_13', cnn.cpp:93) on array 'W2' [810]  (1.297 ns)

 <State 67>: 1.297ns
The critical path consists of the following:
	'load' operation 16 bit ('W2_load_13', cnn.cpp:93) on array 'W2' [810]  (1.297 ns)

 <State 68>: 1.297ns
The critical path consists of the following:
	'load' operation 16 bit ('W2_load_26', cnn.cpp:93) on array 'W2' [893]  (1.297 ns)

 <State 69>: 1.444ns
The critical path consists of the following:
	'load' operation 16 bit ('sum_5_loc_load') on local variable 'sum_5_loc' [623]  (0.000 ns)
	'select' operation 15 bit ('output_fc1_14', cnn.cpp:83) [646]  (0.356 ns)
	'mul' operation 22 bit of DSP[725] ('mul_ln93', cnn.cpp:93) [724]  (1.088 ns)

 <State 70>: 1.297ns
The critical path consists of the following:
	'load' operation 16 bit ('W2_load_78', cnn.cpp:93) on array 'W2' [1221]  (1.297 ns)

 <State 71>: 1.561ns
The critical path consists of the following:
	'load' operation 16 bit ('sum', cnn.cpp:90) on array 'b2' [1261]  (0.730 ns)
	'add' operation 22 bit of DSP[1266] ('add_ln93_84', cnn.cpp:93) [1266]  (0.831 ns)

 <State 72>: 1.561ns
The critical path consists of the following:
	'load' operation 16 bit ('sum', cnn.cpp:90) on array 'b2' [1437]  (0.730 ns)
	'add' operation 22 bit of DSP[1442] ('add_ln93_112', cnn.cpp:93) [1442]  (0.831 ns)

 <State 73>: 2.385ns
The critical path consists of the following:
	'load' operation 16 bit ('W2_load_156', cnn.cpp:93) on array 'W2' [1713]  (1.297 ns)
	'mul' operation 22 bit of DSP[1718] ('mul_ln93_156', cnn.cpp:93) [1717]  (1.088 ns)

 <State 74>: 1.662ns
The critical path consists of the following:
	'add' operation 22 bit of DSP[1618] ('add_ln93_140', cnn.cpp:93) [1618]  (0.831 ns)
	'add' operation 22 bit of DSP[1624] ('add_ln93_141', cnn.cpp:93) [1624]  (0.831 ns)

 <State 75>: 1.662ns
The critical path consists of the following:
	'add' operation 22 bit of DSP[1624] ('add_ln93_141', cnn.cpp:93) [1624]  (0.831 ns)
	'add' operation 22 bit of DSP[1630] ('add_ln93_142', cnn.cpp:93) [1630]  (0.831 ns)

 <State 76>: 1.297ns
The critical path consists of the following:
	'load' operation 16 bit ('W2_load_92', cnn.cpp:93) on array 'W2' [1309]  (1.297 ns)

 <State 77>: 1.444ns
The critical path consists of the following:
	'load' operation 16 bit ('sum_17_loc_load') on local variable 'sum_17_loc' [643]  (0.000 ns)
	'select' operation 15 bit ('output_fc1_18', cnn.cpp:83) [674]  (0.356 ns)
	'mul' operation 22 bit of DSP[753] ('mul_ln93_4', cnn.cpp:93) [752]  (1.088 ns)

 <State 78>: 2.385ns
The critical path consists of the following:
	'load' operation 16 bit ('W2_load_144', cnn.cpp:93) on array 'W2' [1637]  (1.297 ns)
	'mul' operation 22 bit of DSP[1642] ('mul_ln93_144', cnn.cpp:93) [1641]  (1.088 ns)

 <State 79>: 1.444ns
The critical path consists of the following:
	'load' operation 16 bit ('sum_20_loc_load') on local variable 'sum_20_loc' [650]  (0.000 ns)
	'select' operation 15 bit ('output_fc1_19', cnn.cpp:83) [681]  (0.356 ns)
	'mul' operation 22 bit of DSP[760] ('mul_ln93_5', cnn.cpp:93) [759]  (1.088 ns)

 <State 80>: 1.297ns
The critical path consists of the following:
	'load' operation 16 bit ('W2_load_67', cnn.cpp:93) on array 'W2' [1151]  (1.297 ns)

 <State 81>: 1.444ns
The critical path consists of the following:
	'load' operation 16 bit ('sum_23_loc_load') on local variable 'sum_23_loc' [657]  (0.000 ns)
	'select' operation 15 bit ('output_fc1_20', cnn.cpp:83) [688]  (0.356 ns)
	'mul' operation 22 bit of DSP[767] ('mul_ln93_6', cnn.cpp:93) [766]  (1.088 ns)

 <State 82>: 2.385ns
The critical path consists of the following:
	'load' operation 16 bit ('W2_load_132', cnn.cpp:93) on array 'W2' [1561]  (1.297 ns)
	'mul' operation 22 bit of DSP[1566] ('mul_ln93_132', cnn.cpp:93) [1565]  (1.088 ns)

 <State 83>: 2.385ns
The critical path consists of the following:
	'load' operation 16 bit ('W2_load_145', cnn.cpp:93) on array 'W2' [1643]  (1.297 ns)
	'mul' operation 22 bit of DSP[1648] ('mul_ln93_145', cnn.cpp:93) [1647]  (1.088 ns)

 <State 84>: 1.297ns
The critical path consists of the following:
	'load' operation 16 bit ('W2_load_55', cnn.cpp:93) on array 'W2' [1075]  (1.297 ns)

 <State 85>: 1.444ns
The critical path consists of the following:
	'load' operation 16 bit ('sum_29_loc_load') on local variable 'sum_29_loc' [671]  (0.000 ns)
	'select' operation 15 bit ('output_fc1_22', cnn.cpp:83) [702]  (0.356 ns)
	'mul' operation 22 bit of DSP[781] ('mul_ln93_8', cnn.cpp:93) [780]  (1.088 ns)

 <State 86>: 2.385ns
The critical path consists of the following:
	'load' operation 16 bit ('W2_load_120', cnn.cpp:93) on array 'W2' [1485]  (1.297 ns)
	'mul' operation 22 bit of DSP[1490] ('mul_ln93_120', cnn.cpp:93) [1489]  (1.088 ns)

 <State 87>: 2.385ns
The critical path consists of the following:
	'load' operation 16 bit ('W2_load_133', cnn.cpp:93) on array 'W2' [1567]  (1.297 ns)
	'mul' operation 22 bit of DSP[1572] ('mul_ln93_133', cnn.cpp:93) [1571]  (1.088 ns)

 <State 88>: 2.385ns
The critical path consists of the following:
	'load' operation 16 bit ('W2_load_159', cnn.cpp:93) on array 'W2' [1731]  (1.297 ns)
	'mul' operation 22 bit of DSP[1736] ('mul_ln93_159', cnn.cpp:93) [1735]  (1.088 ns)

 <State 89>: 1.444ns
The critical path consists of the following:
	'load' operation 16 bit ('sum_35_loc_load') on local variable 'sum_35_loc' [685]  (0.000 ns)
	'select' operation 15 bit ('output_fc1_24', cnn.cpp:83) [711]  (0.356 ns)
	'mul' operation 22 bit of DSP[795] ('mul_ln93_10', cnn.cpp:93) [794]  (1.088 ns)

 <State 90>: 2.385ns
The critical path consists of the following:
	'load' operation 16 bit ('W2_load_108', cnn.cpp:93) on array 'W2' [1409]  (1.297 ns)
	'mul' operation 22 bit of DSP[1414] ('mul_ln93_108', cnn.cpp:93) [1413]  (1.088 ns)

 <State 91>: 2.385ns
The critical path consists of the following:
	'load' operation 16 bit ('W2_load_134', cnn.cpp:93) on array 'W2' [1573]  (1.297 ns)
	'mul' operation 22 bit of DSP[1578] ('mul_ln93_134', cnn.cpp:93) [1577]  (1.088 ns)

 <State 92>: 2.385ns
The critical path consists of the following:
	'load' operation 16 bit ('W2_load_160', cnn.cpp:93) on array 'W2' [1737]  (1.297 ns)
	'mul' operation 22 bit of DSP[1742] ('mul_ln93_160', cnn.cpp:93) [1741]  (1.088 ns)

 <State 93>: 2.385ns
The critical path consists of the following:
	'load' operation 16 bit ('W2_load_96', cnn.cpp:93) on array 'W2' [1333]  (1.297 ns)
	'mul' operation 22 bit of DSP[1338] ('mul_ln93_96', cnn.cpp:93) [1337]  (1.088 ns)

 <State 94>: 2.385ns
The critical path consists of the following:
	'load' operation 16 bit ('W2_load_122', cnn.cpp:93) on array 'W2' [1497]  (1.297 ns)
	'mul' operation 22 bit of DSP[1502] ('mul_ln93_122', cnn.cpp:93) [1501]  (1.088 ns)

 <State 95>: 2.385ns
The critical path consists of the following:
	'load' operation 16 bit ('W2_load_148', cnn.cpp:93) on array 'W2' [1661]  (1.297 ns)
	'mul' operation 22 bit of DSP[1666] ('mul_ln93_148', cnn.cpp:93) [1665]  (1.088 ns)

 <State 96>: 2.385ns
The critical path consists of the following:
	'load' operation 16 bit ('W2_load_97', cnn.cpp:93) on array 'W2' [1339]  (1.297 ns)
	'mul' operation 22 bit of DSP[1344] ('mul_ln93_97', cnn.cpp:93) [1343]  (1.088 ns)

 <State 97>: 2.385ns
The critical path consists of the following:
	'load' operation 16 bit ('W2_load_123', cnn.cpp:93) on array 'W2' [1503]  (1.297 ns)
	'mul' operation 22 bit of DSP[1508] ('mul_ln93_123', cnn.cpp:93) [1507]  (1.088 ns)

 <State 98>: 2.385ns
The critical path consists of the following:
	'load' operation 16 bit ('W2_load_149', cnn.cpp:93) on array 'W2' [1667]  (1.297 ns)
	'mul' operation 22 bit of DSP[1672] ('mul_ln93_149', cnn.cpp:93) [1671]  (1.088 ns)

 <State 99>: 2.385ns
The critical path consists of the following:
	'load' operation 16 bit ('W2_load_111', cnn.cpp:93) on array 'W2' [1427]  (1.297 ns)
	'mul' operation 22 bit of DSP[1432] ('mul_ln93_111', cnn.cpp:93) [1431]  (1.088 ns)

 <State 100>: 2.385ns
The critical path consists of the following:
	'load' operation 16 bit ('W2_load_137', cnn.cpp:93) on array 'W2' [1591]  (1.297 ns)
	'mul' operation 22 bit of DSP[1596] ('mul_ln93_137', cnn.cpp:93) [1595]  (1.088 ns)

 <State 101>: 2.385ns
The critical path consists of the following:
	'load' operation 16 bit ('W2_load_125', cnn.cpp:93) on array 'W2' [1515]  (1.297 ns)
	'mul' operation 22 bit of DSP[1520] ('mul_ln93_125', cnn.cpp:93) [1519]  (1.088 ns)

 <State 102>: 2.385ns
The critical path consists of the following:
	'load' operation 16 bit ('W2_load_138', cnn.cpp:93) on array 'W2' [1597]  (1.297 ns)
	'mul' operation 22 bit of DSP[1602] ('mul_ln93_138', cnn.cpp:93) [1601]  (1.088 ns)

 <State 103>: 2.385ns
The critical path consists of the following:
	'load' operation 16 bit ('W2_load_139', cnn.cpp:93) on array 'W2' [1603]  (1.297 ns)
	'mul' operation 22 bit of DSP[1608] ('mul_ln93_139', cnn.cpp:93) [1607]  (1.088 ns)

 <State 104>: 2.385ns
The critical path consists of the following:
	'load' operation 16 bit ('W2_load_152', cnn.cpp:93) on array 'W2' [1685]  (1.297 ns)
	'mul' operation 22 bit of DSP[1690] ('mul_ln93_152', cnn.cpp:93) [1689]  (1.088 ns)

 <State 105>: 2.385ns
The critical path consists of the following:
	'load' operation 16 bit ('W2_load_153', cnn.cpp:93) on array 'W2' [1691]  (1.297 ns)
	'mul' operation 22 bit of DSP[1696] ('mul_ln93_153', cnn.cpp:93) [1695]  (1.088 ns)

 <State 106>: 2.385ns
The critical path consists of the following:
	'load' operation 16 bit ('W2_load_167', cnn.cpp:93) on array 'W2' [1779]  (1.297 ns)
	'mul' operation 22 bit of DSP[1784] ('mul_ln93_167', cnn.cpp:93) [1783]  (1.088 ns)

 <State 107>: 1.662ns
The critical path consists of the following:
	'add' operation 22 bit of DSP[1690] ('add_ln93_152', cnn.cpp:93) [1690]  (0.831 ns)
	'add' operation 22 bit of DSP[1696] ('add_ln93_153', cnn.cpp:93) [1696]  (0.831 ns)

 <State 108>: 2.385ns
The critical path consists of the following:
	'load' operation 16 bit ('W3_load_106', cnn.cpp:104) on array 'W3' [2469]  (1.297 ns)
	'mul' operation 22 bit of DSP[2474] ('mul_ln104_106', cnn.cpp:104) [2473]  (1.088 ns)

 <State 109>: 2.385ns
The critical path consists of the following:
	'load' operation 16 bit ('W3_load_11', cnn.cpp:104) on array 'W3' [1866]  (1.297 ns)
	'mul' operation 22 bit of DSP[1872] ('mul_ln104_11', cnn.cpp:104) [1871]  (1.088 ns)

 <State 110>: 2.385ns
The critical path consists of the following:
	'load' operation 16 bit ('W3_load_35', cnn.cpp:104) on array 'W3' [2019]  (1.297 ns)
	'mul' operation 22 bit of DSP[2024] ('mul_ln104_35', cnn.cpp:104) [2023]  (1.088 ns)

 <State 111>: 2.385ns
The critical path consists of the following:
	'load' operation 16 bit ('W3_load_59', cnn.cpp:104) on array 'W3' [2171]  (1.297 ns)
	'mul' operation 22 bit of DSP[2176] ('mul_ln104_59', cnn.cpp:104) [2175]  (1.088 ns)

 <State 112>: 2.385ns
The critical path consists of the following:
	'load' operation 16 bit ('W3_load_83', cnn.cpp:104) on array 'W3' [2323]  (1.297 ns)
	'mul' operation 22 bit of DSP[2328] ('mul_ln104_83', cnn.cpp:104) [2327]  (1.088 ns)

 <State 113>: 2.385ns
The critical path consists of the following:
	'load' operation 16 bit ('W3_load_107', cnn.cpp:104) on array 'W3' [2475]  (1.297 ns)
	'mul' operation 22 bit of DSP[2480] ('mul_ln104_107', cnn.cpp:104) [2479]  (1.088 ns)

 <State 114>: 1.561ns
The critical path consists of the following:
	'add' operation 22 bit of DSP[2176] ('add_ln104_59', cnn.cpp:104) [2176]  (0.831 ns)
	'store' operation 0 bit ('store_ln106', cnn.cpp:106) of variable 'trunc_ln104_3', cnn.cpp:104 on array 'output_fc3' [2179]  (0.730 ns)

 <State 115>: 1.561ns
The critical path consists of the following:
	'add' operation 22 bit of DSP[2328] ('add_ln104_83', cnn.cpp:104) [2328]  (0.831 ns)
	'store' operation 0 bit ('store_ln106', cnn.cpp:106) of variable 'trunc_ln104_5', cnn.cpp:104 on array 'output_fc3' [2331]  (0.730 ns)

 <State 116>: 1.561ns
The critical path consists of the following:
	'add' operation 22 bit of DSP[2480] ('add_ln104_107', cnn.cpp:104) [2480]  (0.831 ns)
	'store' operation 0 bit ('store_ln106', cnn.cpp:106) of variable 'trunc_ln104_7', cnn.cpp:104 on array 'output_fc3' [2483]  (0.730 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73
	State 74
	State 75
	State 76
	State 77
	State 78
	State 79
	State 80
	State 81
	State 82
	State 83
	State 84
	State 85
	State 86
	State 87
	State 88
	State 89
	State 90
	State 91
	State 92
	State 93
	State 94
	State 95
	State 96
	State 97
	State 98
	State 99
	State 100
	State 101
	State 102
	State 103
	State 104
	State 105
	State 106
	State 107
	State 108
	State 109
	State 110
	State 111
	State 112
	State 113
	State 114
	State 115
	State 116


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
