ARM GAS  /tmp/ccBV1Hac.s 			page 1


   1              		.cpu cortex-m7
   2              		.arch armv7e-m
   3              		.fpu fpv5-d16
   4              		.eabi_attribute 28, 1
   5              		.eabi_attribute 20, 1
   6              		.eabi_attribute 21, 1
   7              		.eabi_attribute 23, 3
   8              		.eabi_attribute 24, 1
   9              		.eabi_attribute 25, 1
  10              		.eabi_attribute 26, 1
  11              		.eabi_attribute 30, 1
  12              		.eabi_attribute 34, 1
  13              		.eabi_attribute 18, 4
  14              		.file	"fmc.c"
  15              		.text
  16              	.Ltext0:
  17              		.cfi_sections	.debug_frame
  18              		.file 1 "Core/Src/fmc.c"
  19              		.section	.text.HAL_FMC_MspInit,"ax",%progbits
  20              		.align	1
  21              		.syntax unified
  22              		.thumb
  23              		.thumb_func
  25              	HAL_FMC_MspInit:
  26              	.LFB329:
   1:Core/Src/fmc.c **** /**
   2:Core/Src/fmc.c ****   ******************************************************************************
   3:Core/Src/fmc.c ****   * File Name          : FMC.c
   4:Core/Src/fmc.c ****   * Description        : This file provides code for the configuration
   5:Core/Src/fmc.c ****   *                      of the FMC peripheral.
   6:Core/Src/fmc.c ****   ******************************************************************************
   7:Core/Src/fmc.c ****   * @attention
   8:Core/Src/fmc.c ****   *
   9:Core/Src/fmc.c ****   * <h2><center>&copy; Copyright (c) 2021 STMicroelectronics.
  10:Core/Src/fmc.c ****   * All rights reserved.</center></h2>
  11:Core/Src/fmc.c ****   *
  12:Core/Src/fmc.c ****   * This software component is licensed by ST under Ultimate Liberty license
  13:Core/Src/fmc.c ****   * SLA0044, the "License"; You may not use this file except in compliance with
  14:Core/Src/fmc.c ****   * the License. You may obtain a copy of the License at:
  15:Core/Src/fmc.c ****   *                             www.st.com/SLA0044
  16:Core/Src/fmc.c ****   *
  17:Core/Src/fmc.c ****   ******************************************************************************
  18:Core/Src/fmc.c ****   */
  19:Core/Src/fmc.c **** 
  20:Core/Src/fmc.c **** /* Includes ------------------------------------------------------------------*/
  21:Core/Src/fmc.c **** #include "fmc.h"
  22:Core/Src/fmc.c **** 
  23:Core/Src/fmc.c **** /* USER CODE BEGIN 0 */
  24:Core/Src/fmc.c **** #define SDRAM_TIMEOUT                    ((uint32_t)0xFFFF)
  25:Core/Src/fmc.c **** #define REFRESH_COUNT                    ((uint32_t)0x0603)
  26:Core/Src/fmc.c **** 
  27:Core/Src/fmc.c **** #define SDRAM_MODEREG_BURST_LENGTH_1             ((uint16_t)0b00000000000000)
  28:Core/Src/fmc.c **** #define SDRAM_MODEREG_BURST_LENGTH_2             ((uint16_t)0b00000000000001)
  29:Core/Src/fmc.c **** #define SDRAM_MODEREG_BURST_LENGTH_4             ((uint16_t)0b00000000000010)
  30:Core/Src/fmc.c **** #define SDRAM_MODEREG_BURST_LENGTH_8             ((uint16_t)0b00000000000011)
  31:Core/Src/fmc.c **** #define SDRAM_MODEREG_BURST_LENGTH_FP            ((uint16_t)0b00000000000111)
  32:Core/Src/fmc.c **** #define SDRAM_MODEREG_BURST_TYPE_SEQUENTIAL      ((uint16_t)0b00000000000000)
ARM GAS  /tmp/ccBV1Hac.s 			page 2


  33:Core/Src/fmc.c **** #define SDRAM_MODEREG_BURST_TYPE_INTERLEAVED     ((uint16_t)0b00000000001000)
  34:Core/Src/fmc.c **** #define SDRAM_MODEREG_CAS_LATENCY_2              ((uint16_t)0b00000000100000)
  35:Core/Src/fmc.c **** #define SDRAM_MODEREG_CAS_LATENCY_3              ((uint16_t)0b00000000110000)
  36:Core/Src/fmc.c **** #define SDRAM_MODEREG_OPERATING_MODE_STANDARD    ((uint16_t)0b00000000000000)
  37:Core/Src/fmc.c **** #define SDRAM_MODEREG_WRITEBURST_MODE_PROGRAMMED ((uint16_t)0b00000000000000)
  38:Core/Src/fmc.c **** #define SDRAM_MODEREG_WRITEBURST_MODE_SINGLE     ((uint16_t)0b00001000000000)
  39:Core/Src/fmc.c **** /* USER CODE END 0 */
  40:Core/Src/fmc.c **** 
  41:Core/Src/fmc.c **** SDRAM_HandleTypeDef hsdram1;
  42:Core/Src/fmc.c **** 
  43:Core/Src/fmc.c **** /* FMC initialization function */
  44:Core/Src/fmc.c **** void MX_FMC_Init(void)
  45:Core/Src/fmc.c **** {
  46:Core/Src/fmc.c ****   /* USER CODE BEGIN FMC_Init 0 */
  47:Core/Src/fmc.c **** 
  48:Core/Src/fmc.c ****   /* USER CODE END FMC_Init 0 */
  49:Core/Src/fmc.c **** 
  50:Core/Src/fmc.c ****   FMC_SDRAM_TimingTypeDef SdramTiming = {0};
  51:Core/Src/fmc.c **** 
  52:Core/Src/fmc.c ****   /* USER CODE BEGIN FMC_Init 1 */
  53:Core/Src/fmc.c **** //  /* FMC SDRAM device initialization sequence --------------------------------*/
  54:Core/Src/fmc.c **** //  /* Step 1 ----------------------------------------------------*/
  55:Core/Src/fmc.c **** //  /* Timing configuration for 120 Mhz of SD clock frequency (240Mhz/2) */
  56:Core/Src/fmc.c **** //  /* TMRD: 12ns -> 2 Clock cycles */
  57:Core/Src/fmc.c **** //  /* 1 clock cycle = 1 / 120MHz = 8.3ns */
  58:Core/Src/fmc.c **** //  timing.LoadModeRegisterToActive   = 2;
  59:Core/Src/fmc.c **** //  /* TXSR: min=70ns (9x8.3ns -> 74.7ns) */
  60:Core/Src/fmc.c **** //  timing.ExitSelfRefreshDelay       = 9;
  61:Core/Src/fmc.c **** //  /* TRAS: min=42ns (5x8.3ns) max=100k (ns) */
  62:Core/Src/fmc.c **** //  timing.SelfRefreshTime            = 5;
  63:Core/Src/fmc.c **** //  /* TRC:  min=60 (8x8.3ns) */
  64:Core/Src/fmc.c **** //  timing.RowCycleDelay              = 8;
  65:Core/Src/fmc.c **** //  /* TWR:  min=1+ 7ns (1+1x8.3ns) */
  66:Core/Src/fmc.c **** //  timing.RecoveryDelay              = 2;
  67:Core/Src/fmc.c **** //  /* TRP:  18ns => 3x8.3ns */
  68:Core/Src/fmc.c **** //  timing.RowPrechargeDelay          = 3;
  69:Core/Src/fmc.c **** //  /* TRCD: 18ns => 3x8.3ns */
  70:Core/Src/fmc.c **** //  timing.RowCycleDelay              = 3;
  71:Core/Src/fmc.c ****   /* USER CODE END FMC_Init 1 */
  72:Core/Src/fmc.c **** 
  73:Core/Src/fmc.c ****   /** Perform the SDRAM1 memory initialization sequence
  74:Core/Src/fmc.c ****   */
  75:Core/Src/fmc.c ****   hsdram1.Instance = FMC_SDRAM_DEVICE;
  76:Core/Src/fmc.c ****   /* hsdram1.Init */
  77:Core/Src/fmc.c ****   hsdram1.Init.SDBank = FMC_SDRAM_BANK1;
  78:Core/Src/fmc.c ****   hsdram1.Init.ColumnBitsNumber = FMC_SDRAM_COLUMN_BITS_NUM_9;
  79:Core/Src/fmc.c ****   hsdram1.Init.RowBitsNumber = FMC_SDRAM_ROW_BITS_NUM_12;
  80:Core/Src/fmc.c ****   hsdram1.Init.MemoryDataWidth = FMC_SDRAM_MEM_BUS_WIDTH_32;
  81:Core/Src/fmc.c ****   hsdram1.Init.InternalBankNumber = FMC_SDRAM_INTERN_BANKS_NUM_4;
  82:Core/Src/fmc.c ****   hsdram1.Init.CASLatency = FMC_SDRAM_CAS_LATENCY_2;
  83:Core/Src/fmc.c ****   hsdram1.Init.WriteProtection = FMC_SDRAM_WRITE_PROTECTION_DISABLE;
  84:Core/Src/fmc.c ****   hsdram1.Init.SDClockPeriod = FMC_SDRAM_CLOCK_PERIOD_2;
  85:Core/Src/fmc.c ****   hsdram1.Init.ReadBurst = FMC_SDRAM_RBURST_ENABLE;
  86:Core/Src/fmc.c ****   hsdram1.Init.ReadPipeDelay = FMC_SDRAM_RPIPE_DELAY_0;
  87:Core/Src/fmc.c ****   /* SdramTiming */
  88:Core/Src/fmc.c ****   SdramTiming.LoadToActiveDelay     = 1; //2; //1;
  89:Core/Src/fmc.c ****   SdramTiming.ExitSelfRefreshDelay  = 1; //9; //1;
ARM GAS  /tmp/ccBV1Hac.s 			page 3


  90:Core/Src/fmc.c ****   SdramTiming.SelfRefreshTime       = 1; //5; //1;
  91:Core/Src/fmc.c ****   SdramTiming.RowCycleDelay         = 6; //8; //6;
  92:Core/Src/fmc.c ****   SdramTiming.WriteRecoveryTime     = 2;
  93:Core/Src/fmc.c ****   SdramTiming.RPDelay               = 2; //3; //2;
  94:Core/Src/fmc.c ****   SdramTiming.RCDDelay              = 2; //3; //2;
  95:Core/Src/fmc.c **** 
  96:Core/Src/fmc.c ****   if (HAL_SDRAM_Init(&hsdram1, &SdramTiming) != HAL_OK)
  97:Core/Src/fmc.c ****   {
  98:Core/Src/fmc.c ****     Error_Handler( );
  99:Core/Src/fmc.c ****   }
 100:Core/Src/fmc.c **** 
 101:Core/Src/fmc.c ****   /* USER CODE BEGIN FMC_Init 2 */
 102:Core/Src/fmc.c **** /* USER CODE BEGIN 1 */
 103:Core/Src/fmc.c **** 
 104:Core/Src/fmc.c ****   FMC_SDRAM_CommandTypeDef Command;
 105:Core/Src/fmc.c **** 
 106:Core/Src/fmc.c ****   __IO uint32_t tmpmrd = 0;
 107:Core/Src/fmc.c **** 
 108:Core/Src/fmc.c ****   /* Step 1: Configure a clock configuration enable command */
 109:Core/Src/fmc.c ****   Command.CommandMode            = FMC_SDRAM_CMD_CLK_ENABLE;
 110:Core/Src/fmc.c ****   Command.CommandTarget          = FMC_SDRAM_CMD_TARGET_BANK1;
 111:Core/Src/fmc.c ****   Command.AutoRefreshNumber      = 1;
 112:Core/Src/fmc.c ****   Command.ModeRegisterDefinition = 0;
 113:Core/Src/fmc.c **** 
 114:Core/Src/fmc.c ****   /* Send the command */
 115:Core/Src/fmc.c ****   HAL_SDRAM_SendCommand(&hsdram1, &Command, SDRAM_TIMEOUT);
 116:Core/Src/fmc.c **** 
 117:Core/Src/fmc.c ****   /* Step 2: Insert 100 us minimum delay */
 118:Core/Src/fmc.c ****   /* Inserted delay is equal to 1 ms due to systick time base unit (ms) */
 119:Core/Src/fmc.c ****   HAL_Delay(1);
 120:Core/Src/fmc.c **** 
 121:Core/Src/fmc.c ****   /* Step 3: Configure a PALL (precharge all) command */
 122:Core/Src/fmc.c ****   Command.CommandMode            = FMC_SDRAM_CMD_PALL;
 123:Core/Src/fmc.c ****   Command.CommandTarget          = FMC_SDRAM_CMD_TARGET_BANK1;
 124:Core/Src/fmc.c ****   Command.AutoRefreshNumber      = 1;
 125:Core/Src/fmc.c ****   Command.ModeRegisterDefinition = 0;
 126:Core/Src/fmc.c **** 
 127:Core/Src/fmc.c ****   /* Send the command */
 128:Core/Src/fmc.c ****   HAL_SDRAM_SendCommand(&hsdram1, &Command, SDRAM_TIMEOUT);
 129:Core/Src/fmc.c **** 
 130:Core/Src/fmc.c ****   /* Step 4: Configure an Auto Refresh command */
 131:Core/Src/fmc.c ****   Command.CommandMode            = FMC_SDRAM_CMD_AUTOREFRESH_MODE;
 132:Core/Src/fmc.c ****   Command.CommandTarget          = FMC_SDRAM_CMD_TARGET_BANK1;
 133:Core/Src/fmc.c ****   Command.AutoRefreshNumber      = 8;
 134:Core/Src/fmc.c ****   Command.ModeRegisterDefinition = 0;
 135:Core/Src/fmc.c **** 
 136:Core/Src/fmc.c ****   /* Send the command */
 137:Core/Src/fmc.c ****   HAL_SDRAM_SendCommand(&hsdram1, &Command, SDRAM_TIMEOUT);
 138:Core/Src/fmc.c **** 
 139:Core/Src/fmc.c ****   /* Step 5: Program the external memory mode register */
 140:Core/Src/fmc.c ****   tmpmrd = (uint32_t)  SDRAM_MODEREG_BURST_LENGTH_4          | \
 141:Core/Src/fmc.c ****                        SDRAM_MODEREG_BURST_TYPE_SEQUENTIAL   | \ 
 142:Core/Src/fmc.c ****                        SDRAM_MODEREG_CAS_LATENCY_2           | \
 143:Core/Src/fmc.c ****                        SDRAM_MODEREG_OPERATING_MODE_STANDARD | \
 144:Core/Src/fmc.c ****                        SDRAM_MODEREG_WRITEBURST_MODE_SINGLE;
 145:Core/Src/fmc.c **** 
 146:Core/Src/fmc.c ****   Command.CommandMode            = FMC_SDRAM_CMD_LOAD_MODE;
ARM GAS  /tmp/ccBV1Hac.s 			page 4


 147:Core/Src/fmc.c ****   Command.CommandTarget          = FMC_SDRAM_CMD_TARGET_BANK1;
 148:Core/Src/fmc.c ****   Command.AutoRefreshNumber      = 1;
 149:Core/Src/fmc.c ****   Command.ModeRegisterDefinition = tmpmrd;
 150:Core/Src/fmc.c **** 
 151:Core/Src/fmc.c ****   /* Send the command */
 152:Core/Src/fmc.c ****   HAL_SDRAM_SendCommand(&hsdram1, &Command, SDRAM_TIMEOUT);
 153:Core/Src/fmc.c **** 
 154:Core/Src/fmc.c ****   /* Step 6: Set the refresh rate counter */
 155:Core/Src/fmc.c ****   /* Set the device refresh rate */
 156:Core/Src/fmc.c **** 
 157:Core/Src/fmc.c ****   /* Set the refresh rate counter */
 158:Core/Src/fmc.c ****   /* (7.81 us x Freq) - 20 = (7.81 * 90MHz) - 20 = 683 */
 159:Core/Src/fmc.c ****   /* Set the device refresh counter */
 160:Core/Src/fmc.c **** 
 161:Core/Src/fmc.c ****   //HAL_SDRAM_ProgramRefreshRate(&hsdram1, REFRESH_COUNT);
 162:Core/Src/fmc.c **** 
 163:Core/Src/fmc.c ****   //uint32_t REFRESH_COUNT_VALUE = (uint32_t)((64.0/1000.0)/4096.0)*(240.0)-20.0;
 164:Core/Src/fmc.c **** 
 165:Core/Src/fmc.c ****   //HAL_SDRAM_ProgramRefreshRate(&hsdram1, 918);
 166:Core/Src/fmc.c ****   HAL_SDRAM_ProgramRefreshRate(&hsdram1, 1875);
 167:Core/Src/fmc.c **** 
 168:Core/Src/fmc.c **** /* USER CODE END 1 */
 169:Core/Src/fmc.c ****   /* USER CODE END FMC_Init 2 */
 170:Core/Src/fmc.c **** }
 171:Core/Src/fmc.c **** 
 172:Core/Src/fmc.c **** static uint32_t FMC_Initialized = 0;
 173:Core/Src/fmc.c **** 
 174:Core/Src/fmc.c **** static void HAL_FMC_MspInit(void){
  27              		.loc 1 174 34 view -0
  28              		.cfi_startproc
  29              		@ args = 0, pretend = 0, frame = 24
  30              		@ frame_needed = 0, uses_anonymous_args = 0
  31 0000 70B5     		push	{r4, r5, r6, lr}
  32              	.LCFI0:
  33              		.cfi_def_cfa_offset 16
  34              		.cfi_offset 4, -16
  35              		.cfi_offset 5, -12
  36              		.cfi_offset 6, -8
  37              		.cfi_offset 14, -4
  38 0002 86B0     		sub	sp, sp, #24
  39              	.LCFI1:
  40              		.cfi_def_cfa_offset 40
 175:Core/Src/fmc.c ****   /* USER CODE BEGIN FMC_MspInit 0 */
 176:Core/Src/fmc.c **** 
 177:Core/Src/fmc.c ****   /* USER CODE END FMC_MspInit 0 */
 178:Core/Src/fmc.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
  41              		.loc 1 178 3 view .LVU1
  42              		.loc 1 178 20 is_stmt 0 view .LVU2
  43 0004 0023     		movs	r3, #0
  44 0006 0193     		str	r3, [sp, #4]
  45 0008 0293     		str	r3, [sp, #8]
  46 000a 0393     		str	r3, [sp, #12]
  47 000c 0493     		str	r3, [sp, #16]
  48 000e 0593     		str	r3, [sp, #20]
 179:Core/Src/fmc.c ****   if (FMC_Initialized) {
  49              		.loc 1 179 3 is_stmt 1 view .LVU3
  50              		.loc 1 179 7 is_stmt 0 view .LVU4
ARM GAS  /tmp/ccBV1Hac.s 			page 5


  51 0010 2A4B     		ldr	r3, .L6
  52 0012 1B68     		ldr	r3, [r3]
  53              		.loc 1 179 6 view .LVU5
  54 0014 0BB1     		cbz	r3, .L5
  55              	.L1:
 180:Core/Src/fmc.c ****     return;
 181:Core/Src/fmc.c ****   }
 182:Core/Src/fmc.c ****   FMC_Initialized = 1;
 183:Core/Src/fmc.c **** 
 184:Core/Src/fmc.c ****   /* Peripheral clock enable */
 185:Core/Src/fmc.c ****   __HAL_RCC_FMC_CLK_ENABLE();
 186:Core/Src/fmc.c **** 
 187:Core/Src/fmc.c ****   /** FMC GPIO Configuration
 188:Core/Src/fmc.c ****   PI9   ------> FMC_D30
 189:Core/Src/fmc.c ****   PI10   ------> FMC_D31
 190:Core/Src/fmc.c ****   PF0   ------> FMC_A0
 191:Core/Src/fmc.c ****   PF1   ------> FMC_A1
 192:Core/Src/fmc.c ****   PF2   ------> FMC_A2
 193:Core/Src/fmc.c ****   PF3   ------> FMC_A3
 194:Core/Src/fmc.c ****   PF4   ------> FMC_A4
 195:Core/Src/fmc.c ****   PF5   ------> FMC_A5
 196:Core/Src/fmc.c ****   PC2_C   ------> FMC_SDNE0
 197:Core/Src/fmc.c ****   PC3_C   ------> FMC_SDCKE0
 198:Core/Src/fmc.c ****   PH5   ------> FMC_SDNWE
 199:Core/Src/fmc.c ****   PF11   ------> FMC_SDNRAS
 200:Core/Src/fmc.c ****   PF12   ------> FMC_A6
 201:Core/Src/fmc.c ****   PF13   ------> FMC_A7
 202:Core/Src/fmc.c ****   PF14   ------> FMC_A8
 203:Core/Src/fmc.c ****   PF15   ------> FMC_A9
 204:Core/Src/fmc.c ****   PG0   ------> FMC_A10
 205:Core/Src/fmc.c ****   PG1   ------> FMC_A11
 206:Core/Src/fmc.c ****   PE7   ------> FMC_D4
 207:Core/Src/fmc.c ****   PE8   ------> FMC_D5
 208:Core/Src/fmc.c ****   PE9   ------> FMC_D6
 209:Core/Src/fmc.c ****   PE10   ------> FMC_D7
 210:Core/Src/fmc.c ****   PE11   ------> FMC_D8
 211:Core/Src/fmc.c ****   PE12   ------> FMC_D9
 212:Core/Src/fmc.c ****   PE13   ------> FMC_D10
 213:Core/Src/fmc.c ****   PE14   ------> FMC_D11
 214:Core/Src/fmc.c ****   PE15   ------> FMC_D12
 215:Core/Src/fmc.c ****   PH8   ------> FMC_D16
 216:Core/Src/fmc.c ****   PH9   ------> FMC_D17
 217:Core/Src/fmc.c ****   PH10   ------> FMC_D18
 218:Core/Src/fmc.c ****   PH11   ------> FMC_D19
 219:Core/Src/fmc.c ****   PH12   ------> FMC_D20
 220:Core/Src/fmc.c ****   PD8   ------> FMC_D13
 221:Core/Src/fmc.c ****   PD9   ------> FMC_D14
 222:Core/Src/fmc.c ****   PD10   ------> FMC_D15
 223:Core/Src/fmc.c ****   PD14   ------> FMC_D0
 224:Core/Src/fmc.c ****   PD15   ------> FMC_D1
 225:Core/Src/fmc.c ****   PG4   ------> FMC_BA0
 226:Core/Src/fmc.c ****   PG5   ------> FMC_BA1
 227:Core/Src/fmc.c ****   PG8   ------> FMC_SDCLK
 228:Core/Src/fmc.c ****   PH13   ------> FMC_D21
 229:Core/Src/fmc.c ****   PH14   ------> FMC_D22
 230:Core/Src/fmc.c ****   PH15   ------> FMC_D23
 231:Core/Src/fmc.c ****   PI0   ------> FMC_D24
ARM GAS  /tmp/ccBV1Hac.s 			page 6


 232:Core/Src/fmc.c ****   PI1   ------> FMC_D25
 233:Core/Src/fmc.c ****   PI2   ------> FMC_D26
 234:Core/Src/fmc.c ****   PI3   ------> FMC_D27
 235:Core/Src/fmc.c ****   PD0   ------> FMC_D2
 236:Core/Src/fmc.c ****   PD1   ------> FMC_D3
 237:Core/Src/fmc.c ****   PG15   ------> FMC_SDNCAS
 238:Core/Src/fmc.c ****   PE0   ------> FMC_NBL0
 239:Core/Src/fmc.c ****   PE1   ------> FMC_NBL1
 240:Core/Src/fmc.c ****   PI4   ------> FMC_NBL2
 241:Core/Src/fmc.c ****   PI5   ------> FMC_NBL3
 242:Core/Src/fmc.c ****   PI6   ------> FMC_D28
 243:Core/Src/fmc.c ****   PI7   ------> FMC_D29
 244:Core/Src/fmc.c ****   */
 245:Core/Src/fmc.c ****   /* GPIO_InitStruct */
 246:Core/Src/fmc.c **** 
 247:Core/Src/fmc.c ****   GPIO_InitStruct.Pin = GPIO_PIN_8;
 248:Core/Src/fmc.c ****   GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 249:Core/Src/fmc.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 250:Core/Src/fmc.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 251:Core/Src/fmc.c ****   GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 252:Core/Src/fmc.c ****   HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 253:Core/Src/fmc.c **** 
 254:Core/Src/fmc.c ****   GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3|GPIO_PIN
 255:Core/Src/fmc.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_MEDIUM;
 256:Core/Src/fmc.c ****   GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 257:Core/Src/fmc.c ****   HAL_GPIO_Init(GPIOI, &GPIO_InitStruct);
 258:Core/Src/fmc.c **** 
 259:Core/Src/fmc.c ****   /* GPIO_InitStruct */
 260:Core/Src/fmc.c ****   GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_
 261:Core/Src/fmc.c ****   HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 262:Core/Src/fmc.c **** 
 263:Core/Src/fmc.c ****   /* GPIO_InitStruct */
 264:Core/Src/fmc.c ****   GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 265:Core/Src/fmc.c ****   HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 266:Core/Src/fmc.c **** 
 267:Core/Src/fmc.c ****   /* GPIO_InitStruct */
 268:Core/Src/fmc.c ****   GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12|GPIO_P
 269:Core/Src/fmc.c ****   HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 270:Core/Src/fmc.c **** 
 271:Core/Src/fmc.c ****   /* GPIO_InitStruct */
 272:Core/Src/fmc.c ****   GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_15;
 273:Core/Src/fmc.c ****   HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 274:Core/Src/fmc.c **** 
 275:Core/Src/fmc.c ****   /* GPIO_InitStruct */
 276:Core/Src/fmc.c ****   GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12|GPIO_P
 277:Core/Src/fmc.c ****   HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 278:Core/Src/fmc.c **** 
 279:Core/Src/fmc.c ****   /* GPIO_InitStruct */
 280:Core/Src/fmc.c ****   GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_14|GPIO_PIN_15|GPIO_PIN_0|GPIO_P
 281:Core/Src/fmc.c ****   HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 282:Core/Src/fmc.c **** 
 283:Core/Src/fmc.c ****   /* USER CODE BEGIN FMC_MspInit 1 */
 284:Core/Src/fmc.c **** 
 285:Core/Src/fmc.c ****   /* USER CODE END FMC_MspInit 1 */
 286:Core/Src/fmc.c **** }
  56              		.loc 1 286 1 view .LVU6
  57 0016 06B0     		add	sp, sp, #24
ARM GAS  /tmp/ccBV1Hac.s 			page 7


  58              	.LCFI2:
  59              		.cfi_remember_state
  60              		.cfi_def_cfa_offset 16
  61              		@ sp needed
  62 0018 70BD     		pop	{r4, r5, r6, pc}
  63              	.L5:
  64              	.LCFI3:
  65              		.cfi_restore_state
 182:Core/Src/fmc.c **** 
  66              		.loc 1 182 3 is_stmt 1 view .LVU7
 182:Core/Src/fmc.c **** 
  67              		.loc 1 182 19 is_stmt 0 view .LVU8
  68 001a 0126     		movs	r6, #1
  69 001c 274B     		ldr	r3, .L6
  70 001e 1E60     		str	r6, [r3]
 185:Core/Src/fmc.c **** 
  71              		.loc 1 185 3 is_stmt 1 view .LVU9
  72              	.LBB2:
 185:Core/Src/fmc.c **** 
  73              		.loc 1 185 3 view .LVU10
 185:Core/Src/fmc.c **** 
  74              		.loc 1 185 3 view .LVU11
  75 0020 274B     		ldr	r3, .L6+4
  76 0022 D3F8D420 		ldr	r2, [r3, #212]
  77 0026 42F48052 		orr	r2, r2, #4096
  78 002a C3F8D420 		str	r2, [r3, #212]
 185:Core/Src/fmc.c **** 
  79              		.loc 1 185 3 view .LVU12
  80 002e D3F8D430 		ldr	r3, [r3, #212]
  81 0032 03F48053 		and	r3, r3, #4096
  82 0036 0093     		str	r3, [sp]
 185:Core/Src/fmc.c **** 
  83              		.loc 1 185 3 view .LVU13
  84 0038 009B     		ldr	r3, [sp]
  85              	.LBE2:
 185:Core/Src/fmc.c **** 
  86              		.loc 1 185 3 view .LVU14
 247:Core/Src/fmc.c ****   GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
  87              		.loc 1 247 3 view .LVU15
 247:Core/Src/fmc.c ****   GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
  88              		.loc 1 247 23 is_stmt 0 view .LVU16
  89 003a 4FF48073 		mov	r3, #256
  90 003e 0193     		str	r3, [sp, #4]
 248:Core/Src/fmc.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
  91              		.loc 1 248 3 is_stmt 1 view .LVU17
 248:Core/Src/fmc.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
  92              		.loc 1 248 24 is_stmt 0 view .LVU18
  93 0040 0223     		movs	r3, #2
  94 0042 0293     		str	r3, [sp, #8]
 249:Core/Src/fmc.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
  95              		.loc 1 249 3 is_stmt 1 view .LVU19
 250:Core/Src/fmc.c ****   GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
  96              		.loc 1 250 3 view .LVU20
 250:Core/Src/fmc.c ****   GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
  97              		.loc 1 250 25 is_stmt 0 view .LVU21
  98 0044 0323     		movs	r3, #3
  99 0046 0493     		str	r3, [sp, #16]
ARM GAS  /tmp/ccBV1Hac.s 			page 8


 251:Core/Src/fmc.c ****   HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 100              		.loc 1 251 3 is_stmt 1 view .LVU22
 251:Core/Src/fmc.c ****   HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 101              		.loc 1 251 29 is_stmt 0 view .LVU23
 102 0048 0C24     		movs	r4, #12
 103 004a 0594     		str	r4, [sp, #20]
 252:Core/Src/fmc.c **** 
 104              		.loc 1 252 3 is_stmt 1 view .LVU24
 105 004c 1D4D     		ldr	r5, .L6+8
 106 004e 01A9     		add	r1, sp, #4
 107 0050 2846     		mov	r0, r5
 108 0052 FFF7FEFF 		bl	HAL_GPIO_Init
 109              	.LVL0:
 254:Core/Src/fmc.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_MEDIUM;
 110              		.loc 1 254 3 view .LVU25
 254:Core/Src/fmc.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_MEDIUM;
 111              		.loc 1 254 23 is_stmt 0 view .LVU26
 112 0056 40F2FF63 		movw	r3, #1791
 113 005a 0193     		str	r3, [sp, #4]
 255:Core/Src/fmc.c ****   GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 114              		.loc 1 255 3 is_stmt 1 view .LVU27
 255:Core/Src/fmc.c ****   GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 115              		.loc 1 255 25 is_stmt 0 view .LVU28
 116 005c 0496     		str	r6, [sp, #16]
 256:Core/Src/fmc.c ****   HAL_GPIO_Init(GPIOI, &GPIO_InitStruct);
 117              		.loc 1 256 3 is_stmt 1 view .LVU29
 256:Core/Src/fmc.c ****   HAL_GPIO_Init(GPIOI, &GPIO_InitStruct);
 118              		.loc 1 256 29 is_stmt 0 view .LVU30
 119 005e 0594     		str	r4, [sp, #20]
 257:Core/Src/fmc.c **** 
 120              		.loc 1 257 3 is_stmt 1 view .LVU31
 121 0060 01A9     		add	r1, sp, #4
 122 0062 1948     		ldr	r0, .L6+12
 123 0064 FFF7FEFF 		bl	HAL_GPIO_Init
 124              	.LVL1:
 260:Core/Src/fmc.c ****   HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 125              		.loc 1 260 3 view .LVU32
 260:Core/Src/fmc.c ****   HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 126              		.loc 1 260 23 is_stmt 0 view .LVU33
 127 0068 4FF63F03 		movw	r3, #63551
 128 006c 0193     		str	r3, [sp, #4]
 261:Core/Src/fmc.c **** 
 129              		.loc 1 261 3 is_stmt 1 view .LVU34
 130 006e 01A9     		add	r1, sp, #4
 131 0070 1648     		ldr	r0, .L6+16
 132 0072 FFF7FEFF 		bl	HAL_GPIO_Init
 133              	.LVL2:
 264:Core/Src/fmc.c ****   HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 134              		.loc 1 264 3 view .LVU35
 264:Core/Src/fmc.c ****   HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 135              		.loc 1 264 23 is_stmt 0 view .LVU36
 136 0076 0194     		str	r4, [sp, #4]
 265:Core/Src/fmc.c **** 
 137              		.loc 1 265 3 is_stmt 1 view .LVU37
 138 0078 01A9     		add	r1, sp, #4
 139 007a 1548     		ldr	r0, .L6+20
 140 007c FFF7FEFF 		bl	HAL_GPIO_Init
ARM GAS  /tmp/ccBV1Hac.s 			page 9


 141              	.LVL3:
 268:Core/Src/fmc.c ****   HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 142              		.loc 1 268 3 view .LVU38
 268:Core/Src/fmc.c ****   HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 143              		.loc 1 268 23 is_stmt 0 view .LVU39
 144 0080 4FF62073 		movw	r3, #65312
 145 0084 0193     		str	r3, [sp, #4]
 269:Core/Src/fmc.c **** 
 146              		.loc 1 269 3 is_stmt 1 view .LVU40
 147 0086 01A9     		add	r1, sp, #4
 148 0088 1248     		ldr	r0, .L6+24
 149 008a FFF7FEFF 		bl	HAL_GPIO_Init
 150              	.LVL4:
 272:Core/Src/fmc.c ****   HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 151              		.loc 1 272 3 view .LVU41
 272:Core/Src/fmc.c ****   HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 152              		.loc 1 272 23 is_stmt 0 view .LVU42
 153 008e 48F23303 		movw	r3, #32819
 154 0092 0193     		str	r3, [sp, #4]
 273:Core/Src/fmc.c **** 
 155              		.loc 1 273 3 is_stmt 1 view .LVU43
 156 0094 01A9     		add	r1, sp, #4
 157 0096 2846     		mov	r0, r5
 158 0098 FFF7FEFF 		bl	HAL_GPIO_Init
 159              	.LVL5:
 276:Core/Src/fmc.c ****   HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 160              		.loc 1 276 3 view .LVU44
 276:Core/Src/fmc.c ****   HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 161              		.loc 1 276 23 is_stmt 0 view .LVU45
 162 009c 4FF68373 		movw	r3, #65411
 163 00a0 0193     		str	r3, [sp, #4]
 277:Core/Src/fmc.c **** 
 164              		.loc 1 277 3 is_stmt 1 view .LVU46
 165 00a2 01A9     		add	r1, sp, #4
 166 00a4 0C48     		ldr	r0, .L6+28
 167 00a6 FFF7FEFF 		bl	HAL_GPIO_Init
 168              	.LVL6:
 280:Core/Src/fmc.c ****   HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 169              		.loc 1 280 3 view .LVU47
 280:Core/Src/fmc.c ****   HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 170              		.loc 1 280 23 is_stmt 0 view .LVU48
 171 00aa 4CF20373 		movw	r3, #50947
 172 00ae 0193     		str	r3, [sp, #4]
 281:Core/Src/fmc.c **** 
 173              		.loc 1 281 3 is_stmt 1 view .LVU49
 174 00b0 01A9     		add	r1, sp, #4
 175 00b2 0A48     		ldr	r0, .L6+32
 176 00b4 FFF7FEFF 		bl	HAL_GPIO_Init
 177              	.LVL7:
 178 00b8 ADE7     		b	.L1
 179              	.L7:
 180 00ba 00BF     		.align	2
 181              	.L6:
 182 00bc 00000000 		.word	FMC_Initialized
 183 00c0 00440258 		.word	1476543488
 184 00c4 00180258 		.word	1476532224
 185 00c8 00200258 		.word	1476534272
ARM GAS  /tmp/ccBV1Hac.s 			page 10


 186 00cc 00140258 		.word	1476531200
 187 00d0 00080258 		.word	1476528128
 188 00d4 001C0258 		.word	1476533248
 189 00d8 00100258 		.word	1476530176
 190 00dc 000C0258 		.word	1476529152
 191              		.cfi_endproc
 192              	.LFE329:
 194              		.section	.text.HAL_FMC_MspDeInit,"ax",%progbits
 195              		.align	1
 196              		.syntax unified
 197              		.thumb
 198              		.thumb_func
 200              	HAL_FMC_MspDeInit:
 201              	.LFB331:
 287:Core/Src/fmc.c **** 
 288:Core/Src/fmc.c **** void HAL_SDRAM_MspInit(SDRAM_HandleTypeDef* sdramHandle){
 289:Core/Src/fmc.c ****   /* USER CODE BEGIN SDRAM_MspInit 0 */
 290:Core/Src/fmc.c **** 
 291:Core/Src/fmc.c ****   /* USER CODE END SDRAM_MspInit 0 */
 292:Core/Src/fmc.c ****   HAL_FMC_MspInit();
 293:Core/Src/fmc.c ****   /* USER CODE BEGIN SDRAM_MspInit 1 */
 294:Core/Src/fmc.c **** 
 295:Core/Src/fmc.c ****   /* USER CODE END SDRAM_MspInit 1 */
 296:Core/Src/fmc.c **** }
 297:Core/Src/fmc.c **** 
 298:Core/Src/fmc.c **** static uint32_t FMC_DeInitialized = 0;
 299:Core/Src/fmc.c **** 
 300:Core/Src/fmc.c **** static void HAL_FMC_MspDeInit(void){
 202              		.loc 1 300 36 view -0
 203              		.cfi_startproc
 204              		@ args = 0, pretend = 0, frame = 0
 205              		@ frame_needed = 0, uses_anonymous_args = 0
 206 0000 08B5     		push	{r3, lr}
 207              	.LCFI4:
 208              		.cfi_def_cfa_offset 8
 209              		.cfi_offset 3, -8
 210              		.cfi_offset 14, -4
 301:Core/Src/fmc.c ****   /* USER CODE BEGIN FMC_MspDeInit 0 */
 302:Core/Src/fmc.c **** 
 303:Core/Src/fmc.c ****   /* USER CODE END FMC_MspDeInit 0 */
 304:Core/Src/fmc.c ****   if (FMC_DeInitialized) {
 211              		.loc 1 304 3 view .LVU51
 212              		.loc 1 304 7 is_stmt 0 view .LVU52
 213 0002 184B     		ldr	r3, .L12
 214 0004 1B68     		ldr	r3, [r3]
 215              		.loc 1 304 6 view .LVU53
 216 0006 03B1     		cbz	r3, .L11
 217              	.L8:
 305:Core/Src/fmc.c ****     return;
 306:Core/Src/fmc.c ****   }
 307:Core/Src/fmc.c ****   FMC_DeInitialized = 1;
 308:Core/Src/fmc.c ****   /* Peripheral clock enable */
 309:Core/Src/fmc.c ****   __HAL_RCC_FMC_CLK_DISABLE();
 310:Core/Src/fmc.c **** 
 311:Core/Src/fmc.c ****   /** FMC GPIO Configuration
 312:Core/Src/fmc.c ****   PI9   ------> FMC_D30
 313:Core/Src/fmc.c ****   PI10   ------> FMC_D31
ARM GAS  /tmp/ccBV1Hac.s 			page 11


 314:Core/Src/fmc.c ****   PF0   ------> FMC_A0
 315:Core/Src/fmc.c ****   PF1   ------> FMC_A1
 316:Core/Src/fmc.c ****   PF2   ------> FMC_A2
 317:Core/Src/fmc.c ****   PF3   ------> FMC_A3
 318:Core/Src/fmc.c ****   PF4   ------> FMC_A4
 319:Core/Src/fmc.c ****   PF5   ------> FMC_A5
 320:Core/Src/fmc.c ****   PC2_C   ------> FMC_SDNE0
 321:Core/Src/fmc.c ****   PC3_C   ------> FMC_SDCKE0
 322:Core/Src/fmc.c ****   PH5   ------> FMC_SDNWE
 323:Core/Src/fmc.c ****   PF11   ------> FMC_SDNRAS
 324:Core/Src/fmc.c ****   PF12   ------> FMC_A6
 325:Core/Src/fmc.c ****   PF13   ------> FMC_A7
 326:Core/Src/fmc.c ****   PF14   ------> FMC_A8
 327:Core/Src/fmc.c ****   PF15   ------> FMC_A9
 328:Core/Src/fmc.c ****   PG0   ------> FMC_A10
 329:Core/Src/fmc.c ****   PG1   ------> FMC_A11
 330:Core/Src/fmc.c ****   PE7   ------> FMC_D4
 331:Core/Src/fmc.c ****   PE8   ------> FMC_D5
 332:Core/Src/fmc.c ****   PE9   ------> FMC_D6
 333:Core/Src/fmc.c ****   PE10   ------> FMC_D7
 334:Core/Src/fmc.c ****   PE11   ------> FMC_D8
 335:Core/Src/fmc.c ****   PE12   ------> FMC_D9
 336:Core/Src/fmc.c ****   PE13   ------> FMC_D10
 337:Core/Src/fmc.c ****   PE14   ------> FMC_D11
 338:Core/Src/fmc.c ****   PE15   ------> FMC_D12
 339:Core/Src/fmc.c ****   PH8   ------> FMC_D16
 340:Core/Src/fmc.c ****   PH9   ------> FMC_D17
 341:Core/Src/fmc.c ****   PH10   ------> FMC_D18
 342:Core/Src/fmc.c ****   PH11   ------> FMC_D19
 343:Core/Src/fmc.c ****   PH12   ------> FMC_D20
 344:Core/Src/fmc.c ****   PD8   ------> FMC_D13
 345:Core/Src/fmc.c ****   PD9   ------> FMC_D14
 346:Core/Src/fmc.c ****   PD10   ------> FMC_D15
 347:Core/Src/fmc.c ****   PD14   ------> FMC_D0
 348:Core/Src/fmc.c ****   PD15   ------> FMC_D1
 349:Core/Src/fmc.c ****   PG4   ------> FMC_BA0
 350:Core/Src/fmc.c ****   PG5   ------> FMC_BA1
 351:Core/Src/fmc.c ****   PG8   ------> FMC_SDCLK
 352:Core/Src/fmc.c ****   PH13   ------> FMC_D21
 353:Core/Src/fmc.c ****   PH14   ------> FMC_D22
 354:Core/Src/fmc.c ****   PH15   ------> FMC_D23
 355:Core/Src/fmc.c ****   PI0   ------> FMC_D24
 356:Core/Src/fmc.c ****   PI1   ------> FMC_D25
 357:Core/Src/fmc.c ****   PI2   ------> FMC_D26
 358:Core/Src/fmc.c ****   PI3   ------> FMC_D27
 359:Core/Src/fmc.c ****   PD0   ------> FMC_D2
 360:Core/Src/fmc.c ****   PD1   ------> FMC_D3
 361:Core/Src/fmc.c ****   PG15   ------> FMC_SDNCAS
 362:Core/Src/fmc.c ****   PE0   ------> FMC_NBL0
 363:Core/Src/fmc.c ****   PE1   ------> FMC_NBL1
 364:Core/Src/fmc.c ****   PI4   ------> FMC_NBL2
 365:Core/Src/fmc.c ****   PI5   ------> FMC_NBL3
 366:Core/Src/fmc.c ****   PI6   ------> FMC_D28
 367:Core/Src/fmc.c ****   PI7   ------> FMC_D29
 368:Core/Src/fmc.c ****   */
 369:Core/Src/fmc.c **** 
 370:Core/Src/fmc.c ****   HAL_GPIO_DeInit(GPIOI, GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_0|GPIO_PIN_1
ARM GAS  /tmp/ccBV1Hac.s 			page 12


 371:Core/Src/fmc.c ****                           |GPIO_PIN_2|GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5
 372:Core/Src/fmc.c ****                           |GPIO_PIN_6|GPIO_PIN_7);
 373:Core/Src/fmc.c **** 
 374:Core/Src/fmc.c ****   HAL_GPIO_DeInit(GPIOF, GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3
 375:Core/Src/fmc.c ****                           |GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_11|GPIO_PIN_12
 376:Core/Src/fmc.c ****                           |GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15);
 377:Core/Src/fmc.c **** 
 378:Core/Src/fmc.c ****   HAL_GPIO_DeInit(GPIOC, GPIO_PIN_2|GPIO_PIN_3);
 379:Core/Src/fmc.c **** 
 380:Core/Src/fmc.c ****   HAL_GPIO_DeInit(GPIOH, GPIO_PIN_5|GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10
 381:Core/Src/fmc.c ****                           |GPIO_PIN_11|GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14
 382:Core/Src/fmc.c ****                           |GPIO_PIN_15);
 383:Core/Src/fmc.c **** 
 384:Core/Src/fmc.c ****   HAL_GPIO_DeInit(GPIOG, GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_4|GPIO_PIN_5
 385:Core/Src/fmc.c ****                           |GPIO_PIN_8|GPIO_PIN_15);
 386:Core/Src/fmc.c **** 
 387:Core/Src/fmc.c ****   HAL_GPIO_DeInit(GPIOE, GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10
 388:Core/Src/fmc.c ****                           |GPIO_PIN_11|GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14
 389:Core/Src/fmc.c ****                           |GPIO_PIN_15|GPIO_PIN_0|GPIO_PIN_1);
 390:Core/Src/fmc.c **** 
 391:Core/Src/fmc.c ****   HAL_GPIO_DeInit(GPIOD, GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_14
 392:Core/Src/fmc.c ****                           |GPIO_PIN_15|GPIO_PIN_0|GPIO_PIN_1);
 393:Core/Src/fmc.c **** 
 394:Core/Src/fmc.c ****   /* USER CODE BEGIN FMC_MspDeInit 1 */
 395:Core/Src/fmc.c **** 
 396:Core/Src/fmc.c ****   /* USER CODE END FMC_MspDeInit 1 */
 397:Core/Src/fmc.c **** }
 218              		.loc 1 397 1 view .LVU54
 219 0008 08BD     		pop	{r3, pc}
 220              	.L11:
 307:Core/Src/fmc.c ****   /* Peripheral clock enable */
 221              		.loc 1 307 3 is_stmt 1 view .LVU55
 307:Core/Src/fmc.c ****   /* Peripheral clock enable */
 222              		.loc 1 307 21 is_stmt 0 view .LVU56
 223 000a 164B     		ldr	r3, .L12
 224 000c 0122     		movs	r2, #1
 225 000e 1A60     		str	r2, [r3]
 309:Core/Src/fmc.c **** 
 226              		.loc 1 309 3 is_stmt 1 view .LVU57
 227 0010 154A     		ldr	r2, .L12+4
 228 0012 D2F8D430 		ldr	r3, [r2, #212]
 229 0016 23F48053 		bic	r3, r3, #4096
 230 001a C2F8D430 		str	r3, [r2, #212]
 370:Core/Src/fmc.c ****                           |GPIO_PIN_2|GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5
 231              		.loc 1 370 3 view .LVU58
 232 001e 40F2FF61 		movw	r1, #1791
 233 0022 1248     		ldr	r0, .L12+8
 234 0024 FFF7FEFF 		bl	HAL_GPIO_DeInit
 235              	.LVL8:
 374:Core/Src/fmc.c ****                           |GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_11|GPIO_PIN_12
 236              		.loc 1 374 3 view .LVU59
 237 0028 4FF63F01 		movw	r1, #63551
 238 002c 1048     		ldr	r0, .L12+12
 239 002e FFF7FEFF 		bl	HAL_GPIO_DeInit
 240              	.LVL9:
 378:Core/Src/fmc.c **** 
 241              		.loc 1 378 3 view .LVU60
ARM GAS  /tmp/ccBV1Hac.s 			page 13


 242 0032 0C21     		movs	r1, #12
 243 0034 0F48     		ldr	r0, .L12+16
 244 0036 FFF7FEFF 		bl	HAL_GPIO_DeInit
 245              	.LVL10:
 380:Core/Src/fmc.c ****                           |GPIO_PIN_11|GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14
 246              		.loc 1 380 3 view .LVU61
 247 003a 4FF62071 		movw	r1, #65312
 248 003e 0E48     		ldr	r0, .L12+20
 249 0040 FFF7FEFF 		bl	HAL_GPIO_DeInit
 250              	.LVL11:
 384:Core/Src/fmc.c ****                           |GPIO_PIN_8|GPIO_PIN_15);
 251              		.loc 1 384 3 view .LVU62
 252 0044 48F23311 		movw	r1, #33075
 253 0048 0C48     		ldr	r0, .L12+24
 254 004a FFF7FEFF 		bl	HAL_GPIO_DeInit
 255              	.LVL12:
 387:Core/Src/fmc.c ****                           |GPIO_PIN_11|GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14
 256              		.loc 1 387 3 view .LVU63
 257 004e 4FF68371 		movw	r1, #65411
 258 0052 0B48     		ldr	r0, .L12+28
 259 0054 FFF7FEFF 		bl	HAL_GPIO_DeInit
 260              	.LVL13:
 391:Core/Src/fmc.c ****                           |GPIO_PIN_15|GPIO_PIN_0|GPIO_PIN_1);
 261              		.loc 1 391 3 view .LVU64
 262 0058 4CF20371 		movw	r1, #50947
 263 005c 0948     		ldr	r0, .L12+32
 264 005e FFF7FEFF 		bl	HAL_GPIO_DeInit
 265              	.LVL14:
 266 0062 D1E7     		b	.L8
 267              	.L13:
 268              		.align	2
 269              	.L12:
 270 0064 00000000 		.word	FMC_DeInitialized
 271 0068 00440258 		.word	1476543488
 272 006c 00200258 		.word	1476534272
 273 0070 00140258 		.word	1476531200
 274 0074 00080258 		.word	1476528128
 275 0078 001C0258 		.word	1476533248
 276 007c 00180258 		.word	1476532224
 277 0080 00100258 		.word	1476530176
 278 0084 000C0258 		.word	1476529152
 279              		.cfi_endproc
 280              	.LFE331:
 282              		.section	.text.MX_FMC_Init,"ax",%progbits
 283              		.align	1
 284              		.global	MX_FMC_Init
 285              		.syntax unified
 286              		.thumb
 287              		.thumb_func
 289              	MX_FMC_Init:
 290              	.LFB328:
  45:Core/Src/fmc.c ****   /* USER CODE BEGIN FMC_Init 0 */
 291              		.loc 1 45 1 view -0
 292              		.cfi_startproc
 293              		@ args = 0, pretend = 0, frame = 48
 294              		@ frame_needed = 0, uses_anonymous_args = 0
 295 0000 F0B5     		push	{r4, r5, r6, r7, lr}
ARM GAS  /tmp/ccBV1Hac.s 			page 14


 296              	.LCFI5:
 297              		.cfi_def_cfa_offset 20
 298              		.cfi_offset 4, -20
 299              		.cfi_offset 5, -16
 300              		.cfi_offset 6, -12
 301              		.cfi_offset 7, -8
 302              		.cfi_offset 14, -4
 303 0002 8DB0     		sub	sp, sp, #52
 304              	.LCFI6:
 305              		.cfi_def_cfa_offset 72
  50:Core/Src/fmc.c **** 
 306              		.loc 1 50 3 view .LVU66
  50:Core/Src/fmc.c **** 
 307              		.loc 1 50 27 is_stmt 0 view .LVU67
 308 0004 0023     		movs	r3, #0
 309 0006 0593     		str	r3, [sp, #20]
 310 0008 0693     		str	r3, [sp, #24]
 311 000a 0793     		str	r3, [sp, #28]
 312 000c 0893     		str	r3, [sp, #32]
 313 000e 0993     		str	r3, [sp, #36]
 314 0010 0A93     		str	r3, [sp, #40]
 315 0012 0B93     		str	r3, [sp, #44]
  75:Core/Src/fmc.c ****   /* hsdram1.Init */
 316              		.loc 1 75 3 is_stmt 1 view .LVU68
  75:Core/Src/fmc.c ****   /* hsdram1.Init */
 317              		.loc 1 75 20 is_stmt 0 view .LVU69
 318 0014 3348     		ldr	r0, .L18
 319 0016 344A     		ldr	r2, .L18+4
 320 0018 0260     		str	r2, [r0]
  77:Core/Src/fmc.c ****   hsdram1.Init.ColumnBitsNumber = FMC_SDRAM_COLUMN_BITS_NUM_9;
 321              		.loc 1 77 3 is_stmt 1 view .LVU70
  77:Core/Src/fmc.c ****   hsdram1.Init.ColumnBitsNumber = FMC_SDRAM_COLUMN_BITS_NUM_9;
 322              		.loc 1 77 23 is_stmt 0 view .LVU71
 323 001a 4360     		str	r3, [r0, #4]
  78:Core/Src/fmc.c ****   hsdram1.Init.RowBitsNumber = FMC_SDRAM_ROW_BITS_NUM_12;
 324              		.loc 1 78 3 is_stmt 1 view .LVU72
  78:Core/Src/fmc.c ****   hsdram1.Init.RowBitsNumber = FMC_SDRAM_ROW_BITS_NUM_12;
 325              		.loc 1 78 33 is_stmt 0 view .LVU73
 326 001c 0122     		movs	r2, #1
 327 001e 8260     		str	r2, [r0, #8]
  79:Core/Src/fmc.c ****   hsdram1.Init.MemoryDataWidth = FMC_SDRAM_MEM_BUS_WIDTH_32;
 328              		.loc 1 79 3 is_stmt 1 view .LVU74
  79:Core/Src/fmc.c ****   hsdram1.Init.MemoryDataWidth = FMC_SDRAM_MEM_BUS_WIDTH_32;
 329              		.loc 1 79 30 is_stmt 0 view .LVU75
 330 0020 0421     		movs	r1, #4
 331 0022 C160     		str	r1, [r0, #12]
  80:Core/Src/fmc.c ****   hsdram1.Init.InternalBankNumber = FMC_SDRAM_INTERN_BANKS_NUM_4;
 332              		.loc 1 80 3 is_stmt 1 view .LVU76
  80:Core/Src/fmc.c ****   hsdram1.Init.InternalBankNumber = FMC_SDRAM_INTERN_BANKS_NUM_4;
 333              		.loc 1 80 32 is_stmt 0 view .LVU77
 334 0024 2021     		movs	r1, #32
 335 0026 0161     		str	r1, [r0, #16]
  81:Core/Src/fmc.c ****   hsdram1.Init.CASLatency = FMC_SDRAM_CAS_LATENCY_2;
 336              		.loc 1 81 3 is_stmt 1 view .LVU78
  81:Core/Src/fmc.c ****   hsdram1.Init.CASLatency = FMC_SDRAM_CAS_LATENCY_2;
 337              		.loc 1 81 35 is_stmt 0 view .LVU79
 338 0028 4021     		movs	r1, #64
ARM GAS  /tmp/ccBV1Hac.s 			page 15


 339 002a 4161     		str	r1, [r0, #20]
  82:Core/Src/fmc.c ****   hsdram1.Init.WriteProtection = FMC_SDRAM_WRITE_PROTECTION_DISABLE;
 340              		.loc 1 82 3 is_stmt 1 view .LVU80
  82:Core/Src/fmc.c ****   hsdram1.Init.WriteProtection = FMC_SDRAM_WRITE_PROTECTION_DISABLE;
 341              		.loc 1 82 27 is_stmt 0 view .LVU81
 342 002c 4FF48071 		mov	r1, #256
 343 0030 8161     		str	r1, [r0, #24]
  83:Core/Src/fmc.c ****   hsdram1.Init.SDClockPeriod = FMC_SDRAM_CLOCK_PERIOD_2;
 344              		.loc 1 83 3 is_stmt 1 view .LVU82
  83:Core/Src/fmc.c ****   hsdram1.Init.SDClockPeriod = FMC_SDRAM_CLOCK_PERIOD_2;
 345              		.loc 1 83 32 is_stmt 0 view .LVU83
 346 0032 C361     		str	r3, [r0, #28]
  84:Core/Src/fmc.c ****   hsdram1.Init.ReadBurst = FMC_SDRAM_RBURST_ENABLE;
 347              		.loc 1 84 3 is_stmt 1 view .LVU84
  84:Core/Src/fmc.c ****   hsdram1.Init.ReadBurst = FMC_SDRAM_RBURST_ENABLE;
 348              		.loc 1 84 30 is_stmt 0 view .LVU85
 349 0034 4FF40061 		mov	r1, #2048
 350 0038 0162     		str	r1, [r0, #32]
  85:Core/Src/fmc.c ****   hsdram1.Init.ReadPipeDelay = FMC_SDRAM_RPIPE_DELAY_0;
 351              		.loc 1 85 3 is_stmt 1 view .LVU86
  85:Core/Src/fmc.c ****   hsdram1.Init.ReadPipeDelay = FMC_SDRAM_RPIPE_DELAY_0;
 352              		.loc 1 85 26 is_stmt 0 view .LVU87
 353 003a 4FF48051 		mov	r1, #4096
 354 003e 4162     		str	r1, [r0, #36]
  86:Core/Src/fmc.c ****   /* SdramTiming */
 355              		.loc 1 86 3 is_stmt 1 view .LVU88
  86:Core/Src/fmc.c ****   /* SdramTiming */
 356              		.loc 1 86 30 is_stmt 0 view .LVU89
 357 0040 8362     		str	r3, [r0, #40]
  88:Core/Src/fmc.c ****   SdramTiming.ExitSelfRefreshDelay  = 1; //9; //1;
 358              		.loc 1 88 3 is_stmt 1 view .LVU90
  88:Core/Src/fmc.c ****   SdramTiming.ExitSelfRefreshDelay  = 1; //9; //1;
 359              		.loc 1 88 37 is_stmt 0 view .LVU91
 360 0042 0592     		str	r2, [sp, #20]
  89:Core/Src/fmc.c ****   SdramTiming.SelfRefreshTime       = 1; //5; //1;
 361              		.loc 1 89 3 is_stmt 1 view .LVU92
  89:Core/Src/fmc.c ****   SdramTiming.SelfRefreshTime       = 1; //5; //1;
 362              		.loc 1 89 37 is_stmt 0 view .LVU93
 363 0044 0692     		str	r2, [sp, #24]
  90:Core/Src/fmc.c ****   SdramTiming.RowCycleDelay         = 6; //8; //6;
 364              		.loc 1 90 3 is_stmt 1 view .LVU94
  90:Core/Src/fmc.c ****   SdramTiming.RowCycleDelay         = 6; //8; //6;
 365              		.loc 1 90 37 is_stmt 0 view .LVU95
 366 0046 0792     		str	r2, [sp, #28]
  91:Core/Src/fmc.c ****   SdramTiming.WriteRecoveryTime     = 2;
 367              		.loc 1 91 3 is_stmt 1 view .LVU96
  91:Core/Src/fmc.c ****   SdramTiming.WriteRecoveryTime     = 2;
 368              		.loc 1 91 37 is_stmt 0 view .LVU97
 369 0048 0623     		movs	r3, #6
 370 004a 0893     		str	r3, [sp, #32]
  92:Core/Src/fmc.c ****   SdramTiming.RPDelay               = 2; //3; //2;
 371              		.loc 1 92 3 is_stmt 1 view .LVU98
  92:Core/Src/fmc.c ****   SdramTiming.RPDelay               = 2; //3; //2;
 372              		.loc 1 92 37 is_stmt 0 view .LVU99
 373 004c 0223     		movs	r3, #2
 374 004e 0993     		str	r3, [sp, #36]
  93:Core/Src/fmc.c ****   SdramTiming.RCDDelay              = 2; //3; //2;
ARM GAS  /tmp/ccBV1Hac.s 			page 16


 375              		.loc 1 93 3 is_stmt 1 view .LVU100
  93:Core/Src/fmc.c ****   SdramTiming.RCDDelay              = 2; //3; //2;
 376              		.loc 1 93 37 is_stmt 0 view .LVU101
 377 0050 0A93     		str	r3, [sp, #40]
  94:Core/Src/fmc.c **** 
 378              		.loc 1 94 3 is_stmt 1 view .LVU102
  94:Core/Src/fmc.c **** 
 379              		.loc 1 94 37 is_stmt 0 view .LVU103
 380 0052 0B93     		str	r3, [sp, #44]
  96:Core/Src/fmc.c ****   {
 381              		.loc 1 96 3 is_stmt 1 view .LVU104
  96:Core/Src/fmc.c ****   {
 382              		.loc 1 96 7 is_stmt 0 view .LVU105
 383 0054 05A9     		add	r1, sp, #20
 384 0056 FFF7FEFF 		bl	HAL_SDRAM_Init
 385              	.LVL15:
  96:Core/Src/fmc.c ****   {
 386              		.loc 1 96 6 discriminator 1 view .LVU106
 387 005a 0028     		cmp	r0, #0
 388 005c 3ED1     		bne	.L17
 389              	.L15:
 104:Core/Src/fmc.c **** 
 390              		.loc 1 104 3 is_stmt 1 view .LVU107
 106:Core/Src/fmc.c **** 
 391              		.loc 1 106 3 view .LVU108
 106:Core/Src/fmc.c **** 
 392              		.loc 1 106 17 is_stmt 0 view .LVU109
 393 005e 0027     		movs	r7, #0
 394 0060 0097     		str	r7, [sp]
 109:Core/Src/fmc.c ****   Command.CommandTarget          = FMC_SDRAM_CMD_TARGET_BANK1;
 395              		.loc 1 109 3 is_stmt 1 view .LVU110
 109:Core/Src/fmc.c ****   Command.CommandTarget          = FMC_SDRAM_CMD_TARGET_BANK1;
 396              		.loc 1 109 34 is_stmt 0 view .LVU111
 397 0062 0125     		movs	r5, #1
 398 0064 0195     		str	r5, [sp, #4]
 110:Core/Src/fmc.c ****   Command.AutoRefreshNumber      = 1;
 399              		.loc 1 110 3 is_stmt 1 view .LVU112
 110:Core/Src/fmc.c ****   Command.AutoRefreshNumber      = 1;
 400              		.loc 1 110 34 is_stmt 0 view .LVU113
 401 0066 1026     		movs	r6, #16
 402 0068 0296     		str	r6, [sp, #8]
 111:Core/Src/fmc.c ****   Command.ModeRegisterDefinition = 0;
 403              		.loc 1 111 3 is_stmt 1 view .LVU114
 111:Core/Src/fmc.c ****   Command.ModeRegisterDefinition = 0;
 404              		.loc 1 111 34 is_stmt 0 view .LVU115
 405 006a 0395     		str	r5, [sp, #12]
 112:Core/Src/fmc.c **** 
 406              		.loc 1 112 3 is_stmt 1 view .LVU116
 112:Core/Src/fmc.c **** 
 407              		.loc 1 112 34 is_stmt 0 view .LVU117
 408 006c 0497     		str	r7, [sp, #16]
 115:Core/Src/fmc.c **** 
 409              		.loc 1 115 3 is_stmt 1 view .LVU118
 410 006e 1D4C     		ldr	r4, .L18
 411 0070 4FF6FF72 		movw	r2, #65535
 412 0074 01A9     		add	r1, sp, #4
 413 0076 2046     		mov	r0, r4
ARM GAS  /tmp/ccBV1Hac.s 			page 17


 414 0078 FFF7FEFF 		bl	HAL_SDRAM_SendCommand
 415              	.LVL16:
 119:Core/Src/fmc.c **** 
 416              		.loc 1 119 3 view .LVU119
 417 007c 2846     		mov	r0, r5
 418 007e FFF7FEFF 		bl	HAL_Delay
 419              	.LVL17:
 122:Core/Src/fmc.c ****   Command.CommandTarget          = FMC_SDRAM_CMD_TARGET_BANK1;
 420              		.loc 1 122 3 view .LVU120
 122:Core/Src/fmc.c ****   Command.CommandTarget          = FMC_SDRAM_CMD_TARGET_BANK1;
 421              		.loc 1 122 34 is_stmt 0 view .LVU121
 422 0082 0223     		movs	r3, #2
 423 0084 0193     		str	r3, [sp, #4]
 123:Core/Src/fmc.c ****   Command.AutoRefreshNumber      = 1;
 424              		.loc 1 123 3 is_stmt 1 view .LVU122
 123:Core/Src/fmc.c ****   Command.AutoRefreshNumber      = 1;
 425              		.loc 1 123 34 is_stmt 0 view .LVU123
 426 0086 0296     		str	r6, [sp, #8]
 124:Core/Src/fmc.c ****   Command.ModeRegisterDefinition = 0;
 427              		.loc 1 124 3 is_stmt 1 view .LVU124
 124:Core/Src/fmc.c ****   Command.ModeRegisterDefinition = 0;
 428              		.loc 1 124 34 is_stmt 0 view .LVU125
 429 0088 0395     		str	r5, [sp, #12]
 125:Core/Src/fmc.c **** 
 430              		.loc 1 125 3 is_stmt 1 view .LVU126
 125:Core/Src/fmc.c **** 
 431              		.loc 1 125 34 is_stmt 0 view .LVU127
 432 008a 0497     		str	r7, [sp, #16]
 128:Core/Src/fmc.c **** 
 433              		.loc 1 128 3 is_stmt 1 view .LVU128
 434 008c 4FF6FF72 		movw	r2, #65535
 435 0090 01A9     		add	r1, sp, #4
 436 0092 2046     		mov	r0, r4
 437 0094 FFF7FEFF 		bl	HAL_SDRAM_SendCommand
 438              	.LVL18:
 131:Core/Src/fmc.c ****   Command.CommandTarget          = FMC_SDRAM_CMD_TARGET_BANK1;
 439              		.loc 1 131 3 view .LVU129
 131:Core/Src/fmc.c ****   Command.CommandTarget          = FMC_SDRAM_CMD_TARGET_BANK1;
 440              		.loc 1 131 34 is_stmt 0 view .LVU130
 441 0098 0323     		movs	r3, #3
 442 009a 0193     		str	r3, [sp, #4]
 132:Core/Src/fmc.c ****   Command.AutoRefreshNumber      = 8;
 443              		.loc 1 132 3 is_stmt 1 view .LVU131
 132:Core/Src/fmc.c ****   Command.AutoRefreshNumber      = 8;
 444              		.loc 1 132 34 is_stmt 0 view .LVU132
 445 009c 0296     		str	r6, [sp, #8]
 133:Core/Src/fmc.c ****   Command.ModeRegisterDefinition = 0;
 446              		.loc 1 133 3 is_stmt 1 view .LVU133
 133:Core/Src/fmc.c ****   Command.ModeRegisterDefinition = 0;
 447              		.loc 1 133 34 is_stmt 0 view .LVU134
 448 009e 0823     		movs	r3, #8
 449 00a0 0393     		str	r3, [sp, #12]
 134:Core/Src/fmc.c **** 
 450              		.loc 1 134 3 is_stmt 1 view .LVU135
 134:Core/Src/fmc.c **** 
 451              		.loc 1 134 34 is_stmt 0 view .LVU136
 452 00a2 0497     		str	r7, [sp, #16]
ARM GAS  /tmp/ccBV1Hac.s 			page 18


 137:Core/Src/fmc.c **** 
 453              		.loc 1 137 3 is_stmt 1 view .LVU137
 454 00a4 4FF6FF72 		movw	r2, #65535
 455 00a8 01A9     		add	r1, sp, #4
 456 00aa 2046     		mov	r0, r4
 457 00ac FFF7FEFF 		bl	HAL_SDRAM_SendCommand
 458              	.LVL19:
 140:Core/Src/fmc.c ****                        SDRAM_MODEREG_BURST_TYPE_SEQUENTIAL   | \ 
 459              		.loc 1 140 3 view .LVU138
 140:Core/Src/fmc.c ****                        SDRAM_MODEREG_BURST_TYPE_SEQUENTIAL   | \ 
 460              		.loc 1 140 10 is_stmt 0 view .LVU139
 461 00b0 40F22223 		movw	r3, #546
 462 00b4 0093     		str	r3, [sp]
 146:Core/Src/fmc.c ****   Command.CommandTarget          = FMC_SDRAM_CMD_TARGET_BANK1;
 463              		.loc 1 146 3 is_stmt 1 view .LVU140
 146:Core/Src/fmc.c ****   Command.CommandTarget          = FMC_SDRAM_CMD_TARGET_BANK1;
 464              		.loc 1 146 34 is_stmt 0 view .LVU141
 465 00b6 0423     		movs	r3, #4
 466 00b8 0193     		str	r3, [sp, #4]
 147:Core/Src/fmc.c ****   Command.AutoRefreshNumber      = 1;
 467              		.loc 1 147 3 is_stmt 1 view .LVU142
 147:Core/Src/fmc.c ****   Command.AutoRefreshNumber      = 1;
 468              		.loc 1 147 34 is_stmt 0 view .LVU143
 469 00ba 0296     		str	r6, [sp, #8]
 148:Core/Src/fmc.c ****   Command.ModeRegisterDefinition = tmpmrd;
 470              		.loc 1 148 3 is_stmt 1 view .LVU144
 148:Core/Src/fmc.c ****   Command.ModeRegisterDefinition = tmpmrd;
 471              		.loc 1 148 34 is_stmt 0 view .LVU145
 472 00bc 0395     		str	r5, [sp, #12]
 149:Core/Src/fmc.c **** 
 473              		.loc 1 149 3 is_stmt 1 view .LVU146
 149:Core/Src/fmc.c **** 
 474              		.loc 1 149 34 is_stmt 0 view .LVU147
 475 00be 009B     		ldr	r3, [sp]
 476 00c0 0493     		str	r3, [sp, #16]
 152:Core/Src/fmc.c **** 
 477              		.loc 1 152 3 is_stmt 1 view .LVU148
 478 00c2 4FF6FF72 		movw	r2, #65535
 479 00c6 01A9     		add	r1, sp, #4
 480 00c8 2046     		mov	r0, r4
 481 00ca FFF7FEFF 		bl	HAL_SDRAM_SendCommand
 482              	.LVL20:
 166:Core/Src/fmc.c **** 
 483              		.loc 1 166 3 view .LVU149
 484 00ce 40F25371 		movw	r1, #1875
 485 00d2 2046     		mov	r0, r4
 486 00d4 FFF7FEFF 		bl	HAL_SDRAM_ProgramRefreshRate
 487              	.LVL21:
 170:Core/Src/fmc.c **** 
 488              		.loc 1 170 1 is_stmt 0 view .LVU150
 489 00d8 0DB0     		add	sp, sp, #52
 490              	.LCFI7:
 491              		.cfi_remember_state
 492              		.cfi_def_cfa_offset 20
 493              		@ sp needed
 494 00da F0BD     		pop	{r4, r5, r6, r7, pc}
 495              	.L17:
ARM GAS  /tmp/ccBV1Hac.s 			page 19


 496              	.LCFI8:
 497              		.cfi_restore_state
  98:Core/Src/fmc.c ****   }
 498              		.loc 1 98 5 is_stmt 1 view .LVU151
 499 00dc FFF7FEFF 		bl	Error_Handler
 500              	.LVL22:
 501 00e0 BDE7     		b	.L15
 502              	.L19:
 503 00e2 00BF     		.align	2
 504              	.L18:
 505 00e4 00000000 		.word	hsdram1
 506 00e8 40410052 		.word	1375748416
 507              		.cfi_endproc
 508              	.LFE328:
 510              		.section	.text.HAL_SDRAM_MspInit,"ax",%progbits
 511              		.align	1
 512              		.global	HAL_SDRAM_MspInit
 513              		.syntax unified
 514              		.thumb
 515              		.thumb_func
 517              	HAL_SDRAM_MspInit:
 518              	.LVL23:
 519              	.LFB330:
 288:Core/Src/fmc.c ****   /* USER CODE BEGIN SDRAM_MspInit 0 */
 520              		.loc 1 288 57 view -0
 521              		.cfi_startproc
 522              		@ args = 0, pretend = 0, frame = 0
 523              		@ frame_needed = 0, uses_anonymous_args = 0
 288:Core/Src/fmc.c ****   /* USER CODE BEGIN SDRAM_MspInit 0 */
 524              		.loc 1 288 57 is_stmt 0 view .LVU153
 525 0000 08B5     		push	{r3, lr}
 526              	.LCFI9:
 527              		.cfi_def_cfa_offset 8
 528              		.cfi_offset 3, -8
 529              		.cfi_offset 14, -4
 292:Core/Src/fmc.c ****   /* USER CODE BEGIN SDRAM_MspInit 1 */
 530              		.loc 1 292 3 is_stmt 1 view .LVU154
 531 0002 FFF7FEFF 		bl	HAL_FMC_MspInit
 532              	.LVL24:
 296:Core/Src/fmc.c **** 
 533              		.loc 1 296 1 is_stmt 0 view .LVU155
 534 0006 08BD     		pop	{r3, pc}
 535              		.cfi_endproc
 536              	.LFE330:
 538              		.section	.text.HAL_SDRAM_MspDeInit,"ax",%progbits
 539              		.align	1
 540              		.global	HAL_SDRAM_MspDeInit
 541              		.syntax unified
 542              		.thumb
 543              		.thumb_func
 545              	HAL_SDRAM_MspDeInit:
 546              	.LVL25:
 547              	.LFB332:
 398:Core/Src/fmc.c **** 
 399:Core/Src/fmc.c **** void HAL_SDRAM_MspDeInit(SDRAM_HandleTypeDef* sdramHandle){
 548              		.loc 1 399 59 is_stmt 1 view -0
 549              		.cfi_startproc
ARM GAS  /tmp/ccBV1Hac.s 			page 20


 550              		@ args = 0, pretend = 0, frame = 0
 551              		@ frame_needed = 0, uses_anonymous_args = 0
 552              		.loc 1 399 59 is_stmt 0 view .LVU157
 553 0000 08B5     		push	{r3, lr}
 554              	.LCFI10:
 555              		.cfi_def_cfa_offset 8
 556              		.cfi_offset 3, -8
 557              		.cfi_offset 14, -4
 400:Core/Src/fmc.c ****   /* USER CODE BEGIN SDRAM_MspDeInit 0 */
 401:Core/Src/fmc.c **** 
 402:Core/Src/fmc.c ****   /* USER CODE END SDRAM_MspDeInit 0 */
 403:Core/Src/fmc.c ****   HAL_FMC_MspDeInit();
 558              		.loc 1 403 3 is_stmt 1 view .LVU158
 559 0002 FFF7FEFF 		bl	HAL_FMC_MspDeInit
 560              	.LVL26:
 404:Core/Src/fmc.c ****   /* USER CODE BEGIN SDRAM_MspDeInit 1 */
 405:Core/Src/fmc.c **** 
 406:Core/Src/fmc.c ****   /* USER CODE END SDRAM_MspDeInit 1 */
 407:Core/Src/fmc.c **** }
 561              		.loc 1 407 1 is_stmt 0 view .LVU159
 562 0006 08BD     		pop	{r3, pc}
 563              		.cfi_endproc
 564              	.LFE332:
 566              		.section	.bss.FMC_DeInitialized,"aw",%nobits
 567              		.align	2
 570              	FMC_DeInitialized:
 571 0000 00000000 		.space	4
 572              		.section	.bss.FMC_Initialized,"aw",%nobits
 573              		.align	2
 576              	FMC_Initialized:
 577 0000 00000000 		.space	4
 578              		.global	hsdram1
 579              		.section	.bss.hsdram1,"aw",%nobits
 580              		.align	2
 583              	hsdram1:
 584 0000 00000000 		.space	52
 584      00000000 
 584      00000000 
 584      00000000 
 584      00000000 
 585              		.text
 586              	.Letext0:
 587              		.file 2 "/home/jyko/Embedded/arm-gnu-toolchain-13.2.rel1-x86_64-arm-none-eabi/arm-none-eabi/includ
 588              		.file 3 "/home/jyko/Embedded/arm-gnu-toolchain-13.2.rel1-x86_64-arm-none-eabi/arm-none-eabi/includ
 589              		.file 4 "Drivers/CMSIS/Device/ST/STM32H7xx/Include/stm32h743xx.h"
 590              		.file 5 "Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_def.h"
 591              		.file 6 "Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_gpio.h"
 592              		.file 7 "Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_mdma.h"
 593              		.file 8 "Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_ll_fmc.h"
 594              		.file 9 "Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_sdram.h"
 595              		.file 10 "Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal.h"
 596              		.file 11 "Core/Inc/fmc.h"
 597              		.file 12 "Core/Inc/main.h"
ARM GAS  /tmp/ccBV1Hac.s 			page 21


DEFINED SYMBOLS
                            *ABS*:00000000 fmc.c
     /tmp/ccBV1Hac.s:20     .text.HAL_FMC_MspInit:00000000 $t
     /tmp/ccBV1Hac.s:25     .text.HAL_FMC_MspInit:00000000 HAL_FMC_MspInit
     /tmp/ccBV1Hac.s:182    .text.HAL_FMC_MspInit:000000bc $d
     /tmp/ccBV1Hac.s:576    .bss.FMC_Initialized:00000000 FMC_Initialized
     /tmp/ccBV1Hac.s:195    .text.HAL_FMC_MspDeInit:00000000 $t
     /tmp/ccBV1Hac.s:200    .text.HAL_FMC_MspDeInit:00000000 HAL_FMC_MspDeInit
     /tmp/ccBV1Hac.s:270    .text.HAL_FMC_MspDeInit:00000064 $d
     /tmp/ccBV1Hac.s:570    .bss.FMC_DeInitialized:00000000 FMC_DeInitialized
     /tmp/ccBV1Hac.s:283    .text.MX_FMC_Init:00000000 $t
     /tmp/ccBV1Hac.s:289    .text.MX_FMC_Init:00000000 MX_FMC_Init
     /tmp/ccBV1Hac.s:505    .text.MX_FMC_Init:000000e4 $d
     /tmp/ccBV1Hac.s:583    .bss.hsdram1:00000000 hsdram1
     /tmp/ccBV1Hac.s:511    .text.HAL_SDRAM_MspInit:00000000 $t
     /tmp/ccBV1Hac.s:517    .text.HAL_SDRAM_MspInit:00000000 HAL_SDRAM_MspInit
     /tmp/ccBV1Hac.s:539    .text.HAL_SDRAM_MspDeInit:00000000 $t
     /tmp/ccBV1Hac.s:545    .text.HAL_SDRAM_MspDeInit:00000000 HAL_SDRAM_MspDeInit
     /tmp/ccBV1Hac.s:567    .bss.FMC_DeInitialized:00000000 $d
     /tmp/ccBV1Hac.s:573    .bss.FMC_Initialized:00000000 $d
     /tmp/ccBV1Hac.s:580    .bss.hsdram1:00000000 $d

UNDEFINED SYMBOLS
HAL_GPIO_Init
HAL_GPIO_DeInit
HAL_SDRAM_Init
HAL_SDRAM_SendCommand
HAL_Delay
HAL_SDRAM_ProgramRefreshRate
Error_Handler
