m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
dD:/HDL/veilorg/learning_with_book/digital_signal_process/3_basic_compute/divider/stand_cell/restore
vnorestore_cell
Z0 !s110 1505638696
!i10b 1
!s100 4NzE<EMK_L8eI>`Uc9K:W0
I]5L:h`YJOe<1<mk^MMb6l1
Z1 VDg1SIo80bB@j0V0VzS_@n1
Z2 dD:/HDL/veilorg/learning_with_book/digital_signal_process/3_basic_compute/divider/stand_cell/norestore
w1505637886
8D:/HDL/veilorg/learning_with_book/digital_signal_process/3_basic_compute/divider/stand_cell/norestore/norestore_cell.v
FD:/HDL/veilorg/learning_with_book/digital_signal_process/3_basic_compute/divider/stand_cell/norestore/norestore_cell.v
L0 1
Z3 OL;L;10.4;61
r1
!s85 0
31
!s108 1505638696.407000
!s107 D:/HDL/veilorg/learning_with_book/digital_signal_process/3_basic_compute/divider/stand_cell/norestore/norestore_cell.v|
!s90 -reportprogress|300|-work|work|-novopt|-stats=none|D:/HDL/veilorg/learning_with_book/digital_signal_process/3_basic_compute/divider/stand_cell/norestore/norestore_cell.v|
!i113 1
Z4 o-work work -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
vnorestore_cell_divider
R0
!i10b 1
!s100 9oo?W>L8^e:XQ4T614`iP1
I5kdg;VofgZ:V^cmAK:@K=0
R1
R2
w1505638691
8D:/HDL/veilorg/learning_with_book/digital_signal_process/3_basic_compute/divider/stand_cell/norestore/norestore_serial_divider.v
FD:/HDL/veilorg/learning_with_book/digital_signal_process/3_basic_compute/divider/stand_cell/norestore/norestore_serial_divider.v
L0 1
R3
r1
!s85 0
31
!s108 1505638696.568000
!s107 D:/HDL/veilorg/learning_with_book/digital_signal_process/3_basic_compute/divider/stand_cell/norestore/norestore_serial_divider.v|
!s90 -reportprogress|300|-work|work|-novopt|-stats=none|D:/HDL/veilorg/learning_with_book/digital_signal_process/3_basic_compute/divider/stand_cell/norestore/norestore_serial_divider.v|
!i113 1
R4
vtb_divider
DXx6 sv_std 3 std 0 22 WmjPaeP=7F5?QFXzJ>D[Q2
R0
!i10b 1
!s100 97;lHUoNc9KI`H]HFEO363
IF11fT6cbf]]08kS[dLeXI1
R1
!s105 tb_divider_sv_unit
S1
R2
w1505637947
8D:/HDL/veilorg/learning_with_book/digital_signal_process/3_basic_compute/divider/stand_cell/norestore/tb_divider.sv
FD:/HDL/veilorg/learning_with_book/digital_signal_process/3_basic_compute/divider/stand_cell/norestore/tb_divider.sv
L0 1
R3
r1
!s85 0
31
!s108 1505638696.729000
!s107 D:/HDL/veilorg/learning_with_book/digital_signal_process/3_basic_compute/divider/stand_cell/norestore/tb_divider.sv|
!s90 -reportprogress|300|-work|work|-novopt|-sv|-stats=none|D:/HDL/veilorg/learning_with_book/digital_signal_process/3_basic_compute/divider/stand_cell/norestore/tb_divider.sv|
!i113 1
o-work work -sv -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
