#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Wed Jan  6 13:23:21 2021
# Process ID: 10404
# Current directory: D:/ProgramSave/minisys-1a-cpu
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent7308 D:\ProgramSave\minisys-1a-cpu\minisys-1a-cpu.xpr
# Log file: D:/ProgramSave/minisys-1a-cpu/vivado.log
# Journal file: D:/ProgramSave/minisys-1a-cpu\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/ProgramSave/minisys-1a-cpu/minisys-1a-cpu.xpr
add_files -norecurse D:/ProgramSave/minisys-1a-cpu/minisys-1a-cpu.srcs/sources_1/cpu/arbitration.v
report_ip_status -name ip_status 
export_ip_user_files -of_objects  [get_files D:/ProgramSave/minisys-1a-cpu/minisys-1a-cpu.srcs/sources_1/ip/blk_mem_ram_byte/blk_mem_ram_byte.xci] -no_script -reset -force -quiet
remove_files  D:/ProgramSave/minisys-1a-cpu/minisys-1a-cpu.srcs/sources_1/ip/blk_mem_ram_byte/blk_mem_ram_byte.xci
file delete -force D:/ProgramSave/minisys-1a-cpu/minisys-1a-cpu.srcs/sources_1/ip/blk_mem_ram_byte
create_ip -name blk_mem_gen -vendor xilinx.com -library ip -version 8.4 -module_name blk_mem_ram_byte -dir d:/ProgramSave/minisys-1a-cpu/minisys-1a-cpu.srcs/sources_1/ip
set_property -dict [list CONFIG.Component_Name {blk_mem_ram_byte} CONFIG.Write_Width_A {8} CONFIG.Write_Depth_A {16384} CONFIG.Read_Width_A {8} CONFIG.Write_Width_B {8} CONFIG.Read_Width_B {8} CONFIG.Register_PortA_Output_of_Memory_Primitives {false}] [get_ips blk_mem_ram_byte]
generate_target {instantiation_template} [get_files d:/ProgramSave/minisys-1a-cpu/minisys-1a-cpu.srcs/sources_1/ip/blk_mem_ram_byte/blk_mem_ram_byte.xci]
generate_target all [get_files  d:/ProgramSave/minisys-1a-cpu/minisys-1a-cpu.srcs/sources_1/ip/blk_mem_ram_byte/blk_mem_ram_byte.xci]
catch { config_ip_cache -export [get_ips -all blk_mem_ram_byte] }
export_ip_user_files -of_objects [get_files d:/ProgramSave/minisys-1a-cpu/minisys-1a-cpu.srcs/sources_1/ip/blk_mem_ram_byte/blk_mem_ram_byte.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] d:/ProgramSave/minisys-1a-cpu/minisys-1a-cpu.srcs/sources_1/ip/blk_mem_ram_byte/blk_mem_ram_byte.xci]
export_simulation -of_objects [get_files d:/ProgramSave/minisys-1a-cpu/minisys-1a-cpu.srcs/sources_1/ip/blk_mem_ram_byte/blk_mem_ram_byte.xci] -directory D:/ProgramSave/minisys-1a-cpu/minisys-1a-cpu.ip_user_files/sim_scripts -ip_user_files_dir D:/ProgramSave/minisys-1a-cpu/minisys-1a-cpu.ip_user_files -ipstatic_source_dir D:/ProgramSave/minisys-1a-cpu/minisys-1a-cpu.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/ProgramTool/modelsim/modeltech64_2019.2} {questa=D:/ProgramSave/minisys-1a-cpu/minisys-1a-cpu.cache/compile_simlib/questa} {riviera=D:/ProgramSave/minisys-1a-cpu/minisys-1a-cpu.cache/compile_simlib/riviera} {activehdl=D:/ProgramSave/minisys-1a-cpu/minisys-1a-cpu.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
set_property -dict [list CONFIG.Load_Init_File {true} CONFIG.Coe_File {D:/ProgramSave/minisys-1a-cpu/minisys-1a-cpu.srcs/sim_1/coe/inst.coe}] [get_ips blk_mem_gen_0]
generate_target all [get_files  D:/ProgramSave/minisys-1a-cpu/minisys-1a-cpu.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci]
catch { config_ip_cache -export [get_ips -all blk_mem_gen_0] }
export_ip_user_files -of_objects [get_files D:/ProgramSave/minisys-1a-cpu/minisys-1a-cpu.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] D:/ProgramSave/minisys-1a-cpu/minisys-1a-cpu.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci]
launch_runs -jobs 8 blk_mem_gen_0_synth_1
export_simulation -of_objects [get_files D:/ProgramSave/minisys-1a-cpu/minisys-1a-cpu.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci] -directory D:/ProgramSave/minisys-1a-cpu/minisys-1a-cpu.ip_user_files/sim_scripts -ip_user_files_dir D:/ProgramSave/minisys-1a-cpu/minisys-1a-cpu.ip_user_files -ipstatic_source_dir D:/ProgramSave/minisys-1a-cpu/minisys-1a-cpu.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/ProgramTool/modelsim/modeltech64_2019.2} {questa=D:/ProgramSave/minisys-1a-cpu/minisys-1a-cpu.cache/compile_simlib/questa} {riviera=D:/ProgramSave/minisys-1a-cpu/minisys-1a-cpu.cache/compile_simlib/riviera} {activehdl=D:/ProgramSave/minisys-1a-cpu/minisys-1a-cpu.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
set_property SOURCE_SET sources_1 [get_filesets sim_1]
add_files -fileset sim_1 -norecurse D:/ProgramSave/minisys-1a-cpu/minisys-1a-cpu.srcs/sim_1/cpu/minsys/minsys_sim.v
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top minsys_sim [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode DisplayOnly [current_project]
launch_simulation
launch_simulation
launch_simulation
launch_simulation
launch_simulation
set_property -dict [list CONFIG.Memory_Type {Single_Port_ROM} CONFIG.Register_PortA_Output_of_Memory_Primitives {true} CONFIG.Port_A_Write_Rate {0}] [get_ips blk_mem_gen_0]
generate_target all [get_files  D:/ProgramSave/minisys-1a-cpu/minisys-1a-cpu.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci]
catch { config_ip_cache -export [get_ips -all blk_mem_gen_0] }
export_ip_user_files -of_objects [get_files D:/ProgramSave/minisys-1a-cpu/minisys-1a-cpu.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci] -no_script -sync -force -quiet
reset_run blk_mem_gen_0_synth_1
launch_runs -jobs 8 blk_mem_gen_0_synth_1
export_simulation -of_objects [get_files D:/ProgramSave/minisys-1a-cpu/minisys-1a-cpu.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci] -directory D:/ProgramSave/minisys-1a-cpu/minisys-1a-cpu.ip_user_files/sim_scripts -ip_user_files_dir D:/ProgramSave/minisys-1a-cpu/minisys-1a-cpu.ip_user_files -ipstatic_source_dir D:/ProgramSave/minisys-1a-cpu/minisys-1a-cpu.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/ProgramTool/modelsim/modeltech64_2019.2} {questa=D:/ProgramSave/minisys-1a-cpu/minisys-1a-cpu.cache/compile_simlib/questa} {riviera=D:/ProgramSave/minisys-1a-cpu/minisys-1a-cpu.cache/compile_simlib/riviera} {activehdl=D:/ProgramSave/minisys-1a-cpu/minisys-1a-cpu.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation
source minsys_sim.tcl
current_wave_config {Untitled 1}
add_wave {{/minsys_sim/my_minisys/u_ram}} 
current_wave_config {Untitled 1}
add_wave {{/minsys_sim/my_minisys/u_abt}} 
save_wave_config {D:/ProgramSave/minisys-1a-cpu/minsys_sim_behav.wcfg}
add_files -fileset sim_1 -norecurse D:/ProgramSave/minisys-1a-cpu/minsys_sim_behav.wcfg
set_property xsim.view {D:/ProgramSave/minisys-1a-cpu/ori_tb_behav.wcfg D:/ProgramSave/minisys-1a-cpu/minsys_sim_behav.wcfg} [get_filesets sim_1]
run all
run 100 us
close_sim
launch_simulation
open_wave_config D:/ProgramSave/minisys-1a-cpu/minsys_sim_behav.wcfg
source minsys_sim.tcl
current_wave_config {minsys_sim_behav.wcfg}
add_wave {{/minsys_sim/my_minisys/u_clocking}} 
save_wave_config {D:/ProgramSave/minisys-1a-cpu/minsys_sim_behav.wcfg}
close_sim
launch_simulation
open_wave_config D:/ProgramSave/minisys-1a-cpu/minsys_sim_behav.wcfg
source minsys_sim.tcl
close_sim
set_property -dict [list CONFIG.PRIMITIVE {MMCM} CONFIG.ENABLE_CLOCK_MONITOR {false} CONFIG.USE_LOCKED {false} CONFIG.USE_RESET {false} CONFIG.CLKOUT1_DRIVES {BUFG} CONFIG.CLKOUT2_DRIVES {BUFG} CONFIG.CLKOUT3_DRIVES {BUFG} CONFIG.CLKOUT4_DRIVES {BUFG} CONFIG.CLKOUT5_DRIVES {BUFG} CONFIG.CLKOUT6_DRIVES {BUFG} CONFIG.CLKOUT7_DRIVES {BUFG} CONFIG.FEEDBACK_SOURCE {FDBK_AUTO} CONFIG.MMCM_DIVCLK_DIVIDE {5} CONFIG.MMCM_CLKFBOUT_MULT_F {49.500} CONFIG.MMCM_COMPENSATION {ZHOLD} CONFIG.MMCM_CLKOUT0_DIVIDE_F {45.000} CONFIG.MMCM_CLKOUT1_DIVIDE {99} CONFIG.CLKOUT1_JITTER {317.486} CONFIG.CLKOUT1_PHASE_ERROR {296.868} CONFIG.CLKOUT2_JITTER {359.525} CONFIG.CLKOUT2_PHASE_ERROR {296.868}] [get_ips clocking]
generate_target all [get_files  D:/ProgramSave/minisys-1a-cpu/minisys-1a-cpu.srcs/sources_1/ip/clocking/clocking.xci]
catch { config_ip_cache -export [get_ips -all clocking] }
export_ip_user_files -of_objects [get_files D:/ProgramSave/minisys-1a-cpu/minisys-1a-cpu.srcs/sources_1/ip/clocking/clocking.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] D:/ProgramSave/minisys-1a-cpu/minisys-1a-cpu.srcs/sources_1/ip/clocking/clocking.xci]
launch_runs -jobs 8 clocking_synth_1
export_simulation -of_objects [get_files D:/ProgramSave/minisys-1a-cpu/minisys-1a-cpu.srcs/sources_1/ip/clocking/clocking.xci] -directory D:/ProgramSave/minisys-1a-cpu/minisys-1a-cpu.ip_user_files/sim_scripts -ip_user_files_dir D:/ProgramSave/minisys-1a-cpu/minisys-1a-cpu.ip_user_files -ipstatic_source_dir D:/ProgramSave/minisys-1a-cpu/minisys-1a-cpu.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/ProgramTool/modelsim/modeltech64_2019.2} {questa=D:/ProgramSave/minisys-1a-cpu/minisys-1a-cpu.cache/compile_simlib/questa} {riviera=D:/ProgramSave/minisys-1a-cpu/minisys-1a-cpu.cache/compile_simlib/riviera} {activehdl=D:/ProgramSave/minisys-1a-cpu/minisys-1a-cpu.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation
open_wave_config D:/ProgramSave/minisys-1a-cpu/minsys_sim_behav.wcfg
source minsys_sim.tcl
close_sim
set_property -dict [list CONFIG.USE_PHASE_ALIGNMENT {false} CONFIG.USE_DYN_RECONFIG {false} CONFIG.USE_LOCKED {false} CONFIG.USE_RESET {false} CONFIG.AXI_DRP {false} CONFIG.PHASE_DUTY_CONFIG {false} CONFIG.SECONDARY_SOURCE {Single_ended_clock_capable_pin} CONFIG.CLKOUT1_DRIVES {BUFG} CONFIG.CLKOUT2_DRIVES {BUFG} CONFIG.CLKOUT3_DRIVES {BUFG} CONFIG.CLKOUT4_DRIVES {BUFG} CONFIG.CLKOUT5_DRIVES {BUFG} CONFIG.CLKOUT6_DRIVES {BUFG} CONFIG.CLKOUT7_DRIVES {BUFG}] [get_ips clocking]
generate_target all [get_files  D:/ProgramSave/minisys-1a-cpu/minisys-1a-cpu.srcs/sources_1/ip/clocking/clocking.xci]
catch { config_ip_cache -export [get_ips -all clocking] }
export_ip_user_files -of_objects [get_files D:/ProgramSave/minisys-1a-cpu/minisys-1a-cpu.srcs/sources_1/ip/clocking/clocking.xci] -no_script -sync -force -quiet
reset_run clocking_synth_1
launch_runs -jobs 8 clocking_synth_1
export_simulation -of_objects [get_files D:/ProgramSave/minisys-1a-cpu/minisys-1a-cpu.srcs/sources_1/ip/clocking/clocking.xci] -directory D:/ProgramSave/minisys-1a-cpu/minisys-1a-cpu.ip_user_files/sim_scripts -ip_user_files_dir D:/ProgramSave/minisys-1a-cpu/minisys-1a-cpu.ip_user_files -ipstatic_source_dir D:/ProgramSave/minisys-1a-cpu/minisys-1a-cpu.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/ProgramTool/modelsim/modeltech64_2019.2} {questa=D:/ProgramSave/minisys-1a-cpu/minisys-1a-cpu.cache/compile_simlib/questa} {riviera=D:/ProgramSave/minisys-1a-cpu/minisys-1a-cpu.cache/compile_simlib/riviera} {activehdl=D:/ProgramSave/minisys-1a-cpu/minisys-1a-cpu.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation
open_wave_config D:/ProgramSave/minisys-1a-cpu/minsys_sim_behav.wcfg
source minsys_sim.tcl
close_sim
set_property -dict [list CONFIG.PRIMITIVE {PLL} CONFIG.USE_PHASE_ALIGNMENT {true} CONFIG.USE_LOCKED {false} CONFIG.USE_RESET {false} CONFIG.SECONDARY_SOURCE {Single_ended_clock_capable_pin} CONFIG.CLKOUT1_DRIVES {BUFG} CONFIG.CLKOUT2_DRIVES {BUFG} CONFIG.CLKOUT3_DRIVES {BUFG} CONFIG.CLKOUT4_DRIVES {BUFG} CONFIG.CLKOUT5_DRIVES {BUFG} CONFIG.CLKOUT6_DRIVES {BUFG} CONFIG.CLKOUT7_DRIVES {BUFG} CONFIG.MMCM_DIVCLK_DIVIDE {5} CONFIG.MMCM_CLKFBOUT_MULT_F {44} CONFIG.MMCM_COMPENSATION {ZHOLD} CONFIG.MMCM_CLKOUT0_DIVIDE_F {40} CONFIG.MMCM_CLKOUT1_DIVIDE {88} CONFIG.CLKOUT1_JITTER {363.317} CONFIG.CLKOUT1_PHASE_ERROR {307.118} CONFIG.CLKOUT2_JITTER {413.212} CONFIG.CLKOUT2_PHASE_ERROR {307.118}] [get_ips clocking]
generate_target all [get_files  D:/ProgramSave/minisys-1a-cpu/minisys-1a-cpu.srcs/sources_1/ip/clocking/clocking.xci]
catch { config_ip_cache -export [get_ips -all clocking] }
export_ip_user_files -of_objects [get_files D:/ProgramSave/minisys-1a-cpu/minisys-1a-cpu.srcs/sources_1/ip/clocking/clocking.xci] -no_script -sync -force -quiet
reset_run clocking_synth_1
launch_runs -jobs 8 clocking_synth_1
export_simulation -of_objects [get_files D:/ProgramSave/minisys-1a-cpu/minisys-1a-cpu.srcs/sources_1/ip/clocking/clocking.xci] -directory D:/ProgramSave/minisys-1a-cpu/minisys-1a-cpu.ip_user_files/sim_scripts -ip_user_files_dir D:/ProgramSave/minisys-1a-cpu/minisys-1a-cpu.ip_user_files -ipstatic_source_dir D:/ProgramSave/minisys-1a-cpu/minisys-1a-cpu.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/ProgramTool/modelsim/modeltech64_2019.2} {questa=D:/ProgramSave/minisys-1a-cpu/minisys-1a-cpu.cache/compile_simlib/questa} {riviera=D:/ProgramSave/minisys-1a-cpu/minisys-1a-cpu.cache/compile_simlib/riviera} {activehdl=D:/ProgramSave/minisys-1a-cpu/minisys-1a-cpu.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation
open_wave_config D:/ProgramSave/minisys-1a-cpu/minsys_sim_behav.wcfg
source minsys_sim.tcl
run 100 us
current_wave_config {minsys_sim_behav.wcfg}
add_wave {{/minsys_sim/my_minisys/u_cpu}} 
save_wave_config {D:/ProgramSave/minisys-1a-cpu/minsys_sim_behav.wcfg}
close_sim
launch_simulation
open_wave_config D:/ProgramSave/minisys-1a-cpu/minsys_sim_behav.wcfg
source minsys_sim.tcl
run 100 us
close_sim
launch_simulation
open_wave_config D:/ProgramSave/minisys-1a-cpu/minsys_sim_behav.wcfg
source minsys_sim.tcl
run 100 us
current_wave_config {minsys_sim_behav.wcfg}
add_wave {{/minsys_sim/my_minisys/u_cpu/u_pc}} 
save_wave_config {D:/ProgramSave/minisys-1a-cpu/minsys_sim_behav.wcfg}
close_sim
launch_simulation
open_wave_config D:/ProgramSave/minisys-1a-cpu/minsys_sim_behav.wcfg
source minsys_sim.tcl
run 100 us
close_sim
launch_simulation
open_wave_config D:/ProgramSave/minisys-1a-cpu/minsys_sim_behav.wcfg
source minsys_sim.tcl
run 100 us
close_sim
launch_simulation
open_wave_config D:/ProgramSave/minisys-1a-cpu/minsys_sim_behav.wcfg
source minsys_sim.tcl
run 100 us
close_sim
launch_simulation
open_wave_config D:/ProgramSave/minisys-1a-cpu/minsys_sim_behav.wcfg
source minsys_sim.tcl
run 100 us
close_sim
