
*** Running vivado
    with args -log top.vds -m64 -mode batch -messageDb vivado.pb -notrace -source top.tcl


****** Vivado v2016.1 (64-bit)
  **** SW Build 1538259 on Fri Apr  8 15:45:27 MDT 2016
  **** IP Build 1537824 on Fri Apr  8 04:28:57 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source top.tcl -notrace
Command: synth_design -top top -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 12928 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 306.367 ; gain = 99.176
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'top' [D:/work/design/VHDL_Kurs/counter/vhdl/top_struc.vhd:47]
	Parameter G_CNT_UP_BUTTON_ID bound to: 0 - type: integer 
	Parameter G_CNT_DOWN_BUTTON_ID bound to: 1 - type: integer 
	Parameter G_CNT_HOLD_BUTTON_ID bound to: 2 - type: integer 
	Parameter G_CNT_RESET_BUTTON_ID bound to: 3 - type: integer 
	Parameter G_CNT_MODE_BIT_0_SW_ID bound to: 14 - type: integer 
	Parameter G_CNT_MODE_BIT_1_SW_ID bound to: 15 - type: integer 
	Parameter G_CNT_SPEED_BIT_0_SW_ID bound to: 0 - type: integer 
	Parameter G_CNT_SPEED_BIT_1_SW_ID bound to: 1 - type: integer 
	Parameter G_CNT_SPEED_DIV_SIM bound to: 1 - type: integer 
	Parameter counter_size bound to: 13 - type: integer 
	Parameter G_CNT_SPEED_DIV_SIM bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'counter' declared at 'D:/work/design/VHDL_Kurs/counter/vhdl/counter_.vhd:42' bound to instance 'i_counter' of component 'counter' [D:/work/design/VHDL_Kurs/counter/vhdl/top_struc.vhd:87]
INFO: [Synth 8-638] synthesizing module 'counter' [D:/work/design/VHDL_Kurs/counter/vhdl/counter_rtl.vhd:45]
	Parameter G_CNT_SPEED_DIV_SIM bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'counter' (1#1) [D:/work/design/VHDL_Kurs/counter/vhdl/counter_rtl.vhd:45]
INFO: [Synth 8-256] done synthesizing module 'top' (2#1) [D:/work/design/VHDL_Kurs/counter/vhdl/top_struc.vhd:47]
WARNING: [Synth 8-3331] design top has unconnected port btnl_i
WARNING: [Synth 8-3331] design top has unconnected port btnr_i
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 343.715 ; gain = 136.523
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 343.715 ; gain = 136.523
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/work/design/VHDL_Kurs/counter/impl/counter.srcs/constrs_1/new/counter_constr.xdc]
Finished Parsing XDC File [D:/work/design/VHDL_Kurs/counter/impl/counter.srcs/constrs_1/new/counter_constr.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/work/design/VHDL_Kurs/counter/impl/counter.srcs/constrs_1/new/counter_constr.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 633.063 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 633.063 ; gain = 425.871
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 633.063 ; gain = 425.871
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 633.063 ; gain = 425.871
---------------------------------------------------------------------------------
INFO: [Synth 8-4471] merging register 'v_counter_1_reg[3:0]' into 's_counter_1_val_reg[3:0]' [D:/work/design/VHDL_Kurs/counter/vhdl/counter_rtl.vhd:158]
INFO: [Synth 8-4471] merging register 'v_counter_10_reg[3:0]' into 's_counter_10_val_reg[3:0]' [D:/work/design/VHDL_Kurs/counter/vhdl/counter_rtl.vhd:159]
INFO: [Synth 8-4471] merging register 'v_counter_100_reg[3:0]' into 's_counter_100_val_reg[3:0]' [D:/work/design/VHDL_Kurs/counter/vhdl/counter_rtl.vhd:160]
INFO: [Synth 8-4471] merging register 'v_counter_1000_reg[3:0]' into 's_counter_1000_val_reg[3:0]' [D:/work/design/VHDL_Kurs/counter/vhdl/counter_rtl.vhd:161]
INFO: [Synth 8-5544] ROM "s_counter_period_max" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_in" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_in" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:13 . Memory (MB): peak = 633.063 ; gain = 425.871
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     27 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 8     
+---Registers : 
	               27 Bit    Registers := 1     
	               16 Bit    Registers := 3     
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 6     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 11    
+---Muxes : 
	   5 Input     27 Bit        Muxes := 1     
	   2 Input     27 Bit        Muxes := 2     
	  16 Input      8 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 44    
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 7     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module top 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 10    
+---Muxes : 
	  16 Input      8 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module counter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     27 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 8     
+---Registers : 
	               27 Bit    Registers := 1     
	                4 Bit    Registers := 4     
	                1 Bit    Registers := 1     
+---Muxes : 
	   5 Input     27 Bit        Muxes := 1     
	   2 Input     27 Bit        Muxes := 2     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 44    
	   2 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
Start Parallel Synthesis Optimization  : Time (s): cpu = 00:00:10 ; elapsed = 00:00:13 . Memory (MB): peak = 633.063 ; gain = 425.871
---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3331] design top has unconnected port btnl_i
WARNING: [Synth 8-3331] design top has unconnected port btnr_i
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:00:10 ; elapsed = 00:00:13 . Memory (MB): peak = 633.063 ; gain = 425.871
---------------------------------------------------------------------------------
Finished Parallel Reinference  : Time (s): cpu = 00:00:10 ; elapsed = 00:00:13 . Memory (MB): peak = 633.063 ; gain = 425.871

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3886] merging instance 'ss_anode_o_reg[0]' (FDPE) to 'ss_anode_o_reg[1]'
INFO: [Synth 8-3886] merging instance 'ss_anode_o_reg[1]' (FDPE) to 'ss_anode_o_reg[2]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\ss_anode_o_reg[2] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\ss_o_reg[0] )
WARNING: [Synth 8-3332] Sequential element (tmpsw_i_reg[11]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (tmpsw_i_reg[10]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (tmpsw_i_reg[9]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (tmpsw_i_reg[8]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (tmpsw_i_reg[7]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (tmpsw_i_reg[6]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (tmpsw_i_reg[5]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (tmpsw_i_reg[4]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (tmpsw_i_reg[3]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (tmpsw_i_reg[2]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (sw_o_reg[11]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (sw_o_reg[10]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (sw_o_reg[9]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (sw_o_reg[8]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (sw_o_reg[7]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (sw_o_reg[6]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (sw_o_reg[5]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (sw_o_reg[4]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (sw_o_reg[3]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (sw_o_reg[2]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (sw_db_reg[11]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (sw_db_reg[10]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (sw_db_reg[9]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (sw_db_reg[8]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (sw_db_reg[7]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (sw_db_reg[6]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (sw_db_reg[5]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (sw_db_reg[4]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (sw_db_reg[3]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (sw_db_reg[2]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (ss_o_reg[0]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (ss_anode_o_reg[2]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (ss_anode_o_reg[1]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (ss_anode_o_reg[0]) is unused and will be removed from module top.
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 633.063 ; gain = 425.871
---------------------------------------------------------------------------------
Finished Parallel Area Optimization  : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 633.063 ; gain = 425.871

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:17 ; elapsed = 00:00:20 . Memory (MB): peak = 633.063 ; gain = 425.871
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:18 ; elapsed = 00:00:21 . Memory (MB): peak = 633.063 ; gain = 425.871
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:18 ; elapsed = 00:00:21 . Memory (MB): peak = 633.063 ; gain = 425.871
---------------------------------------------------------------------------------
Finished Parallel Technology Mapping Optimization  : Time (s): cpu = 00:00:18 ; elapsed = 00:00:21 . Memory (MB): peak = 633.063 ; gain = 425.871

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
Finished Parallel Synthesis Optimization  : Time (s): cpu = 00:00:18 ; elapsed = 00:00:21 . Memory (MB): peak = 633.063 ; gain = 425.871
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:18 ; elapsed = 00:00:21 . Memory (MB): peak = 633.063 ; gain = 425.871
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:18 ; elapsed = 00:00:21 . Memory (MB): peak = 633.063 ; gain = 425.871
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:18 ; elapsed = 00:00:21 . Memory (MB): peak = 633.063 ; gain = 425.871
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:18 ; elapsed = 00:00:21 . Memory (MB): peak = 633.063 ; gain = 425.871
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 633.063 ; gain = 425.871
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 633.063 ; gain = 425.871
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    22|
|3     |LUT1   |    41|
|4     |LUT2   |    26|
|5     |LUT3   |    39|
|6     |LUT4   |    27|
|7     |LUT5   |    22|
|8     |LUT6   |    55|
|9     |FDCE   |    96|
|10    |FDPE   |     4|
|11    |FDRE   |    15|
|12    |IBUF   |    10|
|13    |OBUF   |    12|
+------+-------+------+

Report Instance Areas: 
+------+------------+--------+------+
|      |Instance    |Module  |Cells |
+------+------------+--------+------+
|1     |top         |        |   370|
|2     |  i_counter |counter |   228|
+------+------------+--------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 633.063 ; gain = 425.871
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 36 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:11 ; elapsed = 00:00:14 . Memory (MB): peak = 633.063 ; gain = 114.734
Synthesis Optimization Complete : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 633.063 ; gain = 425.871
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 32 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
28 Infos, 38 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 633.063 ; gain = 405.309
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.015 . Memory (MB): peak = 633.063 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Wed Oct 03 21:21:19 2018...
