/** @file
  ArizonaBeach GPIO definition table for Pre-Memory Initialization

  Copyright (c) 2023, Intel Corporation. All rights reserved.<BR>
  SPDX-License-Identifier: BSD-2-Clause-Patent

  This file is automatically generated. Please do NOT modify !!!

**/
#ifndef _ARIZONA_BEACH_LPDDR5_PREMEM_GPIO_TABLE_H_
#define _ARIZONA_BEACH_LPDDR5_PREMEM_GPIO_TABLE_H_

#include <GpioConfig.h>
#include <GpioPinsVer2Lp.h>

GLOBAL_REMOVE_IF_UNREFERENCED GPIO_INIT_CONFIG mGpioTablePreMemAzbLp5[] =
{
  // CPU M.2 SSD
  {GPIO_VER2_LP_GPP_D16, {GpioPadModeGpio,    GpioHostOwnAcpi,    GpioDirOut,     GpioOutHigh,    GpioIntDis,              GpioPlatformReset, GpioTermNone                        }}, // M.2_CPU_SSD_PWREN
  {GPIO_VER2_LP_GPP_H13, {GpioPadModeGpio,    GpioHostOwnAcpi,    GpioDirOut,     GpioOutHigh,    GpioIntDis,              GpioPlatformReset, GpioTermNone                        }}, // M2_CPU_SSD1_RESET_N

  // x1 PCIe DT Slot
  {GPIO_VER2_LP_GPP_D14, {GpioPadModeGpio,    GpioHostOwnAcpi,    GpioDirOut,     GpioOutHigh,    GpioIntDis,              GpioPlatformReset, GpioTermNone                        }}, // X1_PCIE_SLOT1_PWR_EN
  {GPIO_VER2_LP_GPP_F10, {GpioPadModeGpio,    GpioHostOwnAcpi,    GpioDirOut,     GpioOutHigh,    GpioIntDis,              GpioPlatformReset, GpioTermNone                        }}, // X1_Slot_RESET
  {GPIO_VER2_LP_GPP_D17, {GpioPadModeGpio,    GpioHostOwnAcpi,    GpioDirInInv,   GpioOutDefault, GpioIntLevel|GpioIntSci, GpioHostDeepReset, GpioTermNone, GpioPadConfigUnlock   }}, // X1_PCIE_SLOT_WAKE_N

  {GPIO_VER2_LP_GPP_E4,  {GpioPadModeGpio,    GpioHostOwnDefault, GpioDirOut,     GpioOutLow,     GpioIntDis,              GpioPlatformReset, GpioTermNone                        }}, // TC_RETIMER_FORCE_PWR

  // USB Type-A
  {GPIO_VER2_LP_GPP_A15, {GpioPadModeNative1, GpioHostOwnDefault, GpioDirIn,      GpioOutHigh,    GpioIntDis,              GpioResumeReset,   GpioTermNone                        }}, // USB_TYPEA_OC2_N
  {GPIO_VER2_LP_GPP_B23, {GpioPadModeGpio,    GpioHostOwnDefault, GpioDirOut,     GpioOutHigh,    GpioIntDis,              GpioResumeReset,   GpioTermNone                        }}, // USB_TYPEA_PWR_EN

  // PCH M.2 SSD
  {GPIO_VER2_LP_GPP_D10, {GpioPadModeGpio,    GpioHostOwnAcpi,    GpioDirOut,     GpioOutHigh,    GpioIntDis,              GpioPlatformReset, GpioTermNone                        }}, // M2_PCH_SSD_PWREN
  {GPIO_VER2_LP_GPP_H0,  {GpioPadModeGpio,    GpioHostOwnAcpi,    GpioDirOut,     GpioOutHigh,    GpioIntDis,              GpioPlatformReset, GpioTermNone                        }}, // M2_SSD_RST_N

};

GLOBAL_REMOVE_IF_UNREFERENCED GPIO_INIT_CONFIG mGpioTableAzbLp5WwanOnEarlyPreMem[] =
{
  {GPIO_VER2_LP_GPP_A8,  {GpioPadModeGpio,    GpioHostOwnAcpi,     GpioDirOut,    GpioOutHigh,    GpioIntDis,              GpioResumeReset,   GpioTermNone, GpioOutputStateUnlock }}, // WWAN_PWRE
  {GPIO_VER2_LP_GPP_D9,  {GpioPadModeGpio,    GpioHostOwnAcpi,     GpioDirOut,    GpioOutHigh,    GpioIntDis,              GpioResumeReset,   GpioTermNone, GpioOutputStateUnlock }}, // WWAN_FCP_OFF_N
  {GPIO_VER2_LP_GPP_E5,  {GpioPadModeGpio,    GpioHostOwnAcpi,     GpioDirOut,    GpioOutHigh,    GpioIntDis,              GpioResumeReset,   GpioTermNone, GpioOutputStateUnlock }}, // WWAN_RST_N
  {GPIO_VER2_LP_GPP_C5,  {GpioPadModeGpio,    GpioHostOwnAcpi,     GpioDirOut,    GpioOutHigh,    GpioIntDis,              GpioResumeReset,   GpioTermNone, GpioOutputStateUnlock }}, // WWAN_PERST_N
  {GPIO_VER2_LP_GPP_D18, {GpioPadModeGpio,    GpioHostOwnAcpi,     GpioDirInInv,  GpioOutDefault, GpioIntLevel|GpioIntSci, GpioHostDeepReset, GpioTermNone, GpioPadConfigUnlock   }}, // WWAN_WAKE_N
  {GPIO_VER2_LP_GPP_D15, {GpioPadModeGpio,    GpioHostOwnAcpi,     GpioDirOut,    GpioOutHigh,    GpioIntDis,              GpioResumeReset,   GpioTermNone, GpioOutputStateUnlock }}, // WWAN_DISABLE_N
  {GPIO_VER2_LP_GPP_A6,  {GpioPadModeGpio,    GpioHostOwnAcpi,     GpioDirInInv,  GpioOutDefault, GpioIntLevel|GpioIntSci, GpioHostDeepReset, GpioTermNone, GpioPadConfigUnlock   }}, // SAE_DPR_PCH
};

GLOBAL_REMOVE_IF_UNREFERENCED GPIO_INIT_CONFIG mGpioTableAzbLp5WwanOffEarlyPreMem[] =
{
  {GPIO_VER2_LP_GPP_E5,  {GpioPadModeGpio,    GpioHostOwnAcpi,     GpioDirOut,    GpioOutLow,     GpioIntDis,              GpioResumeReset,   GpioTermNone, GpioOutputStateUnlock }}, // WWAN_RST_N
  {GPIO_VER2_LP_GPP_C5,  {GpioPadModeGpio,    GpioHostOwnAcpi,     GpioDirOut,    GpioOutLow,     GpioIntDis,              GpioResumeReset,   GpioTermNone, GpioOutputStateUnlock }}, // WWAN_PERST_N
  {GPIO_VER2_LP_GPP_D9,  {GpioPadModeGpio,    GpioHostOwnAcpi,     GpioDirOut,    GpioOutLow,     GpioIntDis,              GpioResumeReset,   GpioTermNone, GpioOutputStateUnlock }}, // WWAN_FCP_OFF_N
};

GLOBAL_REMOVE_IF_UNREFERENCED GPIO_INIT_CONFIG mGpioTableAzbM80WwanEarlyPreMem[] =
{
  {GPIO_VER2_LP_GPP_A8,  { GpioPadModeGpio,    GpioHostOwnAcpi,     GpioDirOut,   GpioOutHigh,    GpioIntDis,              GpioResumeReset,   GpioTermNone, GpioOutputStateUnlock }}, // WWAN_PWREN
  {GPIO_VER2_LP_GPP_D9,  { GpioPadModeGpio,    GpioHostOwnAcpi,     GpioDirOut,   GpioOutHigh,    GpioIntDis,              GpioResumeReset,   GpioTermNone, GpioOutputStateUnlock }}, // WWAN_FCP_OFF_N
  {GPIO_VER2_LP_GPP_E5,  { GpioPadModeGpio,    GpioHostOwnAcpi,     GpioDirOut,   GpioOutLow,     GpioIntDis,              GpioResumeReset,   GpioTermNone, GpioOutputStateUnlock }}, // WWAN_RST_N
  {GPIO_VER2_LP_GPP_C5,  { GpioPadModeGpio,    GpioHostOwnAcpi,     GpioDirOut,   GpioOutLow,     GpioIntDis,              GpioResumeReset,   GpioTermNone, GpioOutputStateUnlock }}, // WWAN_PERST_N
  {GPIO_VER2_LP_GPP_D18, { GpioPadModeGpio,    GpioHostOwnGpio,     GpioDirInInv, GpioOutDefault, GpioIntLevel|GpioIntSci, GpioHostDeepReset, GpioTermNone, GpioPadConfigUnlock   }}, // WWAN_WAKE_N
  {GPIO_VER2_LP_GPP_D15, { GpioPadModeGpio,    GpioHostOwnAcpi,     GpioDirOut,   GpioOutHigh,    GpioIntDis,              GpioResumeReset,   GpioTermNone, GpioOutputStateUnlock }}, // WWAN_DISABLE_N
  {GPIO_VER2_LP_GPP_A6,  { GpioPadModeGpio,    GpioHostOwnAcpi,     GpioDirInInv, GpioOutDefault, GpioIntLevel|GpioIntSci, GpioHostDeepReset, GpioTermNone, GpioPadConfigUnlock   }}, // SAR_DPR_PCH
};

#endif // _ARIZONA_BEACH_LPDDR5_PREMEM_GPIO_TABLE_H_
