
---------- Begin Simulation Statistics ----------
sim_seconds                                 25.755245                       # Number of seconds simulated
sim_ticks                                25755244867000                       # Number of ticks simulated
final_tick                               30850451164000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                8315183                       # Simulator instruction rate (inst/s)
host_op_rate                                 20205604                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                           429345367420                       # Simulator tick rate (ticks/s)
host_mem_usage                                2703540                       # Number of bytes of host memory used
host_seconds                                    59.99                       # Real time elapsed on the host
sim_insts                                   498804543                       # Number of instructions simulated
sim_ops                                    1212078039                       # Number of ops (including micro ops) simulated
testsys.voltage_domain.voltage                      1                       # Voltage in Volts
testsys.clk_domain.clock                         1000                       # Clock period in ticks
testsys.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 30850451164000                       # Cumulative time (in ticks) in various power states
testsys.mem_ctrls.bytes_read::cpu.dtb.walker       160872                       # Number of bytes read from this memory
testsys.mem_ctrls.bytes_read::cpu.itb.walker        61192                       # Number of bytes read from this memory
testsys.mem_ctrls.bytes_read::cpu.inst      203018800                       # Number of bytes read from this memory
testsys.mem_ctrls.bytes_read::cpu.data       37884163                       # Number of bytes read from this memory
testsys.mem_ctrls.bytes_read::pc.south_bridge.ethernet          842                       # Number of bytes read from this memory
testsys.mem_ctrls.bytes_read::pc.south_bridge.ide         1648                       # Number of bytes read from this memory
testsys.mem_ctrls.bytes_read::total         241127517                       # Number of bytes read from this memory
testsys.mem_ctrls.bytes_inst_read::cpu.inst    203018800                       # Number of instructions bytes read from this memory
testsys.mem_ctrls.bytes_inst_read::total    203018800                       # Number of instructions bytes read from this memory
testsys.mem_ctrls.bytes_written::cpu.data     22387657                       # Number of bytes written to this memory
testsys.mem_ctrls.bytes_written::pc.south_bridge.ethernet          410                       # Number of bytes written to this memory
testsys.mem_ctrls.bytes_written::pc.south_bridge.ide      2809856                       # Number of bytes written to this memory
testsys.mem_ctrls.bytes_written::total       25197923                       # Number of bytes written to this memory
testsys.mem_ctrls.num_reads::cpu.dtb.walker        20109                       # Number of read requests responded to by this memory
testsys.mem_ctrls.num_reads::cpu.itb.walker         7649                       # Number of read requests responded to by this memory
testsys.mem_ctrls.num_reads::cpu.inst        25377350                       # Number of read requests responded to by this memory
testsys.mem_ctrls.num_reads::cpu.data         5636343                       # Number of read requests responded to by this memory
testsys.mem_ctrls.num_reads::pc.south_bridge.ethernet           28                       # Number of read requests responded to by this memory
testsys.mem_ctrls.num_reads::pc.south_bridge.ide          206                       # Number of read requests responded to by this memory
testsys.mem_ctrls.num_reads::total           31041685                       # Number of read requests responded to by this memory
testsys.mem_ctrls.num_writes::cpu.data        3132470                       # Number of write requests responded to by this memory
testsys.mem_ctrls.num_writes::pc.south_bridge.ethernet           16                       # Number of write requests responded to by this memory
testsys.mem_ctrls.num_writes::pc.south_bridge.ide        43904                       # Number of write requests responded to by this memory
testsys.mem_ctrls.num_writes::total           3176390                       # Number of write requests responded to by this memory
testsys.mem_ctrls.bw_read::cpu.dtb.walker         6246                       # Total read bandwidth from this memory (bytes/s)
testsys.mem_ctrls.bw_read::cpu.itb.walker         2376                       # Total read bandwidth from this memory (bytes/s)
testsys.mem_ctrls.bw_read::cpu.inst           7882620                       # Total read bandwidth from this memory (bytes/s)
testsys.mem_ctrls.bw_read::cpu.data           1470930                       # Total read bandwidth from this memory (bytes/s)
testsys.mem_ctrls.bw_read::pc.south_bridge.ethernet           33                       # Total read bandwidth from this memory (bytes/s)
testsys.mem_ctrls.bw_read::pc.south_bridge.ide           64                       # Total read bandwidth from this memory (bytes/s)
testsys.mem_ctrls.bw_read::total              9362268                       # Total read bandwidth from this memory (bytes/s)
testsys.mem_ctrls.bw_inst_read::cpu.inst      7882620                       # Instruction read bandwidth from this memory (bytes/s)
testsys.mem_ctrls.bw_inst_read::total         7882620                       # Instruction read bandwidth from this memory (bytes/s)
testsys.mem_ctrls.bw_write::cpu.data           869247                       # Write bandwidth from this memory (bytes/s)
testsys.mem_ctrls.bw_write::pc.south_bridge.ethernet           16                       # Write bandwidth from this memory (bytes/s)
testsys.mem_ctrls.bw_write::pc.south_bridge.ide       109098                       # Write bandwidth from this memory (bytes/s)
testsys.mem_ctrls.bw_write::total              978361                       # Write bandwidth from this memory (bytes/s)
testsys.mem_ctrls.bw_total::cpu.dtb.walker         6246                       # Total bandwidth to/from this memory (bytes/s)
testsys.mem_ctrls.bw_total::cpu.itb.walker         2376                       # Total bandwidth to/from this memory (bytes/s)
testsys.mem_ctrls.bw_total::cpu.inst          7882620                       # Total bandwidth to/from this memory (bytes/s)
testsys.mem_ctrls.bw_total::cpu.data          2340177                       # Total bandwidth to/from this memory (bytes/s)
testsys.mem_ctrls.bw_total::pc.south_bridge.ethernet           49                       # Total bandwidth to/from this memory (bytes/s)
testsys.mem_ctrls.bw_total::pc.south_bridge.ide       109162                       # Total bandwidth to/from this memory (bytes/s)
testsys.mem_ctrls.bw_total::total            10340629                       # Total bandwidth to/from this memory (bytes/s)
testsys.mem_ctrls.readReqs                          0                       # Number of read requests accepted
testsys.mem_ctrls.writeReqs                         0                       # Number of write requests accepted
testsys.mem_ctrls.readBursts                        0                       # Number of DRAM read bursts, including those serviced by the write queue
testsys.mem_ctrls.writeBursts                       0                       # Number of DRAM write bursts, including those merged in the write queue
testsys.mem_ctrls.bytesReadDRAM                     0                       # Total number of bytes read from DRAM
testsys.mem_ctrls.bytesReadWrQ                      0                       # Total number of bytes read from write queue
testsys.mem_ctrls.bytesWritten                      0                       # Total number of bytes written to DRAM
testsys.mem_ctrls.bytesReadSys                      0                       # Total read bytes from the system interface side
testsys.mem_ctrls.bytesWrittenSys                   0                       # Total written bytes from the system interface side
testsys.mem_ctrls.servicedByWrQ                     0                       # Number of DRAM read bursts serviced by the write queue
testsys.mem_ctrls.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
testsys.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
testsys.mem_ctrls.perBankRdBursts::0                0                       # Per bank write bursts
testsys.mem_ctrls.perBankRdBursts::1                0                       # Per bank write bursts
testsys.mem_ctrls.perBankRdBursts::2                0                       # Per bank write bursts
testsys.mem_ctrls.perBankRdBursts::3                0                       # Per bank write bursts
testsys.mem_ctrls.perBankRdBursts::4                0                       # Per bank write bursts
testsys.mem_ctrls.perBankRdBursts::5                0                       # Per bank write bursts
testsys.mem_ctrls.perBankRdBursts::6                0                       # Per bank write bursts
testsys.mem_ctrls.perBankRdBursts::7                0                       # Per bank write bursts
testsys.mem_ctrls.perBankRdBursts::8                0                       # Per bank write bursts
testsys.mem_ctrls.perBankRdBursts::9                0                       # Per bank write bursts
testsys.mem_ctrls.perBankRdBursts::10               0                       # Per bank write bursts
testsys.mem_ctrls.perBankRdBursts::11               0                       # Per bank write bursts
testsys.mem_ctrls.perBankRdBursts::12               0                       # Per bank write bursts
testsys.mem_ctrls.perBankRdBursts::13               0                       # Per bank write bursts
testsys.mem_ctrls.perBankRdBursts::14               0                       # Per bank write bursts
testsys.mem_ctrls.perBankRdBursts::15               0                       # Per bank write bursts
testsys.mem_ctrls.perBankWrBursts::0                0                       # Per bank write bursts
testsys.mem_ctrls.perBankWrBursts::1                0                       # Per bank write bursts
testsys.mem_ctrls.perBankWrBursts::2                0                       # Per bank write bursts
testsys.mem_ctrls.perBankWrBursts::3                0                       # Per bank write bursts
testsys.mem_ctrls.perBankWrBursts::4                0                       # Per bank write bursts
testsys.mem_ctrls.perBankWrBursts::5                0                       # Per bank write bursts
testsys.mem_ctrls.perBankWrBursts::6                0                       # Per bank write bursts
testsys.mem_ctrls.perBankWrBursts::7                0                       # Per bank write bursts
testsys.mem_ctrls.perBankWrBursts::8                0                       # Per bank write bursts
testsys.mem_ctrls.perBankWrBursts::9                0                       # Per bank write bursts
testsys.mem_ctrls.perBankWrBursts::10               0                       # Per bank write bursts
testsys.mem_ctrls.perBankWrBursts::11               0                       # Per bank write bursts
testsys.mem_ctrls.perBankWrBursts::12               0                       # Per bank write bursts
testsys.mem_ctrls.perBankWrBursts::13               0                       # Per bank write bursts
testsys.mem_ctrls.perBankWrBursts::14               0                       # Per bank write bursts
testsys.mem_ctrls.perBankWrBursts::15               0                       # Per bank write bursts
testsys.mem_ctrls.numRdRetry                        0                       # Number of times read queue was full causing retry
testsys.mem_ctrls.numWrRetry                        0                       # Number of times write queue was full causing retry
testsys.mem_ctrls.totGap                            0                       # Total gap between requests
testsys.mem_ctrls.readPktSize::0                    0                       # Read request sizes (log2)
testsys.mem_ctrls.readPktSize::1                    0                       # Read request sizes (log2)
testsys.mem_ctrls.readPktSize::2                    0                       # Read request sizes (log2)
testsys.mem_ctrls.readPktSize::3                    0                       # Read request sizes (log2)
testsys.mem_ctrls.readPktSize::4                    0                       # Read request sizes (log2)
testsys.mem_ctrls.readPktSize::5                    0                       # Read request sizes (log2)
testsys.mem_ctrls.readPktSize::6                    0                       # Read request sizes (log2)
testsys.mem_ctrls.writePktSize::0                   0                       # Write request sizes (log2)
testsys.mem_ctrls.writePktSize::1                   0                       # Write request sizes (log2)
testsys.mem_ctrls.writePktSize::2                   0                       # Write request sizes (log2)
testsys.mem_ctrls.writePktSize::3                   0                       # Write request sizes (log2)
testsys.mem_ctrls.writePktSize::4                   0                       # Write request sizes (log2)
testsys.mem_ctrls.writePktSize::5                   0                       # Write request sizes (log2)
testsys.mem_ctrls.writePktSize::6                   0                       # Write request sizes (log2)
testsys.mem_ctrls.rdQLenPdf::0                      0                       # What read queue length does an incoming req see
testsys.mem_ctrls.rdQLenPdf::1                      0                       # What read queue length does an incoming req see
testsys.mem_ctrls.rdQLenPdf::2                      0                       # What read queue length does an incoming req see
testsys.mem_ctrls.rdQLenPdf::3                      0                       # What read queue length does an incoming req see
testsys.mem_ctrls.rdQLenPdf::4                      0                       # What read queue length does an incoming req see
testsys.mem_ctrls.rdQLenPdf::5                      0                       # What read queue length does an incoming req see
testsys.mem_ctrls.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
testsys.mem_ctrls.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
testsys.mem_ctrls.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
testsys.mem_ctrls.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
testsys.mem_ctrls.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
testsys.mem_ctrls.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
testsys.mem_ctrls.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
testsys.mem_ctrls.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
testsys.mem_ctrls.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
testsys.mem_ctrls.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
testsys.mem_ctrls.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
testsys.mem_ctrls.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
testsys.mem_ctrls.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
testsys.mem_ctrls.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
testsys.mem_ctrls.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
testsys.mem_ctrls.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
testsys.mem_ctrls.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
testsys.mem_ctrls.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
testsys.mem_ctrls.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
testsys.mem_ctrls.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
testsys.mem_ctrls.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
testsys.mem_ctrls.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
testsys.mem_ctrls.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
testsys.mem_ctrls.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
testsys.mem_ctrls.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
testsys.mem_ctrls.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
testsys.mem_ctrls.wrQLenPdf::0                      0                       # What write queue length does an incoming req see
testsys.mem_ctrls.wrQLenPdf::1                      0                       # What write queue length does an incoming req see
testsys.mem_ctrls.wrQLenPdf::2                      0                       # What write queue length does an incoming req see
testsys.mem_ctrls.wrQLenPdf::3                      0                       # What write queue length does an incoming req see
testsys.mem_ctrls.wrQLenPdf::4                      0                       # What write queue length does an incoming req see
testsys.mem_ctrls.wrQLenPdf::5                      0                       # What write queue length does an incoming req see
testsys.mem_ctrls.wrQLenPdf::6                      0                       # What write queue length does an incoming req see
testsys.mem_ctrls.wrQLenPdf::7                      0                       # What write queue length does an incoming req see
testsys.mem_ctrls.wrQLenPdf::8                      0                       # What write queue length does an incoming req see
testsys.mem_ctrls.wrQLenPdf::9                      0                       # What write queue length does an incoming req see
testsys.mem_ctrls.wrQLenPdf::10                     0                       # What write queue length does an incoming req see
testsys.mem_ctrls.wrQLenPdf::11                     0                       # What write queue length does an incoming req see
testsys.mem_ctrls.wrQLenPdf::12                     0                       # What write queue length does an incoming req see
testsys.mem_ctrls.wrQLenPdf::13                     0                       # What write queue length does an incoming req see
testsys.mem_ctrls.wrQLenPdf::14                     0                       # What write queue length does an incoming req see
testsys.mem_ctrls.wrQLenPdf::15                     0                       # What write queue length does an incoming req see
testsys.mem_ctrls.wrQLenPdf::16                     0                       # What write queue length does an incoming req see
testsys.mem_ctrls.wrQLenPdf::17                     0                       # What write queue length does an incoming req see
testsys.mem_ctrls.wrQLenPdf::18                     0                       # What write queue length does an incoming req see
testsys.mem_ctrls.wrQLenPdf::19                     0                       # What write queue length does an incoming req see
testsys.mem_ctrls.wrQLenPdf::20                     0                       # What write queue length does an incoming req see
testsys.mem_ctrls.wrQLenPdf::21                     0                       # What write queue length does an incoming req see
testsys.mem_ctrls.wrQLenPdf::22                     0                       # What write queue length does an incoming req see
testsys.mem_ctrls.wrQLenPdf::23                     0                       # What write queue length does an incoming req see
testsys.mem_ctrls.wrQLenPdf::24                     0                       # What write queue length does an incoming req see
testsys.mem_ctrls.wrQLenPdf::25                     0                       # What write queue length does an incoming req see
testsys.mem_ctrls.wrQLenPdf::26                     0                       # What write queue length does an incoming req see
testsys.mem_ctrls.wrQLenPdf::27                     0                       # What write queue length does an incoming req see
testsys.mem_ctrls.wrQLenPdf::28                     0                       # What write queue length does an incoming req see
testsys.mem_ctrls.wrQLenPdf::29                     0                       # What write queue length does an incoming req see
testsys.mem_ctrls.wrQLenPdf::30                     0                       # What write queue length does an incoming req see
testsys.mem_ctrls.wrQLenPdf::31                     0                       # What write queue length does an incoming req see
testsys.mem_ctrls.wrQLenPdf::32                     0                       # What write queue length does an incoming req see
testsys.mem_ctrls.wrQLenPdf::33                     0                       # What write queue length does an incoming req see
testsys.mem_ctrls.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
testsys.mem_ctrls.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
testsys.mem_ctrls.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
testsys.mem_ctrls.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
testsys.mem_ctrls.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
testsys.mem_ctrls.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
testsys.mem_ctrls.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
testsys.mem_ctrls.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
testsys.mem_ctrls.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
testsys.mem_ctrls.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
testsys.mem_ctrls.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
testsys.mem_ctrls.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
testsys.mem_ctrls.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
testsys.mem_ctrls.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
testsys.mem_ctrls.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
testsys.mem_ctrls.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
testsys.mem_ctrls.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
testsys.mem_ctrls.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
testsys.mem_ctrls.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
testsys.mem_ctrls.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
testsys.mem_ctrls.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
testsys.mem_ctrls.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
testsys.mem_ctrls.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
testsys.mem_ctrls.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
testsys.mem_ctrls.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
testsys.mem_ctrls.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
testsys.mem_ctrls.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
testsys.mem_ctrls.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
testsys.mem_ctrls.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
testsys.mem_ctrls.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
testsys.mem_ctrls.totQLat                           0                       # Total ticks spent queuing
testsys.mem_ctrls.totMemAccLat                      0                       # Total ticks spent from burst creation until serviced by the DRAM
testsys.mem_ctrls.totBusLat                         0                       # Total ticks spent in databus transfers
testsys.mem_ctrls.avgQLat                         nan                       # Average queueing delay per DRAM burst
testsys.mem_ctrls.avgBusLat                       nan                       # Average bus latency per DRAM burst
testsys.mem_ctrls.avgMemAccLat                    nan                       # Average memory access latency per DRAM burst
testsys.mem_ctrls.avgRdBW                        0.00                       # Average DRAM read bandwidth in MiByte/s
testsys.mem_ctrls.avgWrBW                        0.00                       # Average achieved write bandwidth in MiByte/s
testsys.mem_ctrls.avgRdBWSys                     0.00                       # Average system read bandwidth in MiByte/s
testsys.mem_ctrls.avgWrBWSys                     0.00                       # Average system write bandwidth in MiByte/s
testsys.mem_ctrls.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
testsys.mem_ctrls.busUtil                        0.00                       # Data bus utilization in percentage
testsys.mem_ctrls.busUtilRead                    0.00                       # Data bus utilization in percentage for reads
testsys.mem_ctrls.busUtilWrite                   0.00                       # Data bus utilization in percentage for writes
testsys.mem_ctrls.avgRdQLen                      0.00                       # Average read queue length when enqueuing
testsys.mem_ctrls.avgWrQLen                      0.00                       # Average write queue length when enqueuing
testsys.mem_ctrls.readRowHits                       0                       # Number of row buffer hits during reads
testsys.mem_ctrls.writeRowHits                      0                       # Number of row buffer hits during writes
testsys.mem_ctrls.readRowHitRate                  nan                       # Row buffer hit rate for reads
testsys.mem_ctrls.writeRowHitRate                 nan                       # Row buffer hit rate for writes
testsys.mem_ctrls.avgGap                          nan                       # Average gap between requests
testsys.mem_ctrls.pageHitRate                     nan                       # Row buffer hit rate, read and write combined
testsys.mem_ctrls_0.actEnergy                       0                       # Energy for activate commands per rank (pJ)
testsys.mem_ctrls_0.preEnergy                       0                       # Energy for precharge commands per rank (pJ)
testsys.mem_ctrls_0.readEnergy                      0                       # Energy for read commands per rank (pJ)
testsys.mem_ctrls_0.writeEnergy                     0                       # Energy for write commands per rank (pJ)
testsys.mem_ctrls_0.refreshEnergy                   0                       # Energy for refresh commands per rank (pJ)
testsys.mem_ctrls_0.actBackEnergy                   0                       # Energy for active background per rank (pJ)
testsys.mem_ctrls_0.preBackEnergy        11846573247360                       # Energy for precharge background per rank (pJ)
testsys.mem_ctrls_0.actPowerDownEnergy              0                       # Energy for active power-down per rank (pJ)
testsys.mem_ctrls_0.prePowerDownEnergy              0                       # Energy for precharge power-down per rank (pJ)
testsys.mem_ctrls_0.selfRefreshEnergy               0                       # Energy for self refresh per rank (pJ)
testsys.mem_ctrls_0.totalEnergy          11846573247360                       # Total energy per rank (pJ)
testsys.mem_ctrls_0.averagePower                  384                       # Core power per rank (mW)
testsys.mem_ctrls_0.totalIdleTime                   0                       # Total Idle time Per DRAM Rank
testsys.mem_ctrls_0.memoryStateTime::IDLE 30850451164000                       # Time in different power states
testsys.mem_ctrls_0.memoryStateTime::REF            0                       # Time in different power states
testsys.mem_ctrls_0.memoryStateTime::SREF            0                       # Time in different power states
testsys.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
testsys.mem_ctrls_0.memoryStateTime::ACT            0                       # Time in different power states
testsys.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
testsys.mem_ctrls_1.actEnergy                       0                       # Energy for activate commands per rank (pJ)
testsys.mem_ctrls_1.preEnergy                       0                       # Energy for precharge commands per rank (pJ)
testsys.mem_ctrls_1.readEnergy                      0                       # Energy for read commands per rank (pJ)
testsys.mem_ctrls_1.writeEnergy                     0                       # Energy for write commands per rank (pJ)
testsys.mem_ctrls_1.refreshEnergy                   0                       # Energy for refresh commands per rank (pJ)
testsys.mem_ctrls_1.actBackEnergy                   0                       # Energy for active background per rank (pJ)
testsys.mem_ctrls_1.preBackEnergy        11846573247360                       # Energy for precharge background per rank (pJ)
testsys.mem_ctrls_1.actPowerDownEnergy              0                       # Energy for active power-down per rank (pJ)
testsys.mem_ctrls_1.prePowerDownEnergy              0                       # Energy for precharge power-down per rank (pJ)
testsys.mem_ctrls_1.selfRefreshEnergy               0                       # Energy for self refresh per rank (pJ)
testsys.mem_ctrls_1.totalEnergy          11846573247360                       # Total energy per rank (pJ)
testsys.mem_ctrls_1.averagePower                  384                       # Core power per rank (mW)
testsys.mem_ctrls_1.totalIdleTime                   0                       # Total Idle time Per DRAM Rank
testsys.mem_ctrls_1.memoryStateTime::IDLE 30850451164000                       # Time in different power states
testsys.mem_ctrls_1.memoryStateTime::REF            0                       # Time in different power states
testsys.mem_ctrls_1.memoryStateTime::SREF            0                       # Time in different power states
testsys.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
testsys.mem_ctrls_1.memoryStateTime::ACT            0                       # Time in different power states
testsys.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
testsys.pwrStateResidencyTicks::UNDEFINED 30850451164000                       # Cumulative time (in ticks) in various power states
testsys.apicbridge.pwrStateResidencyTicks::UNDEFINED 30850451164000                       # Cumulative time (in ticks) in various power states
testsys.bridge.pwrStateResidencyTicks::UNDEFINED 30850451164000                       # Cumulative time (in ticks) in various power states
testsys.cpu_voltage_domain.voltage                  1                       # Voltage in Volts
testsys.cpu_clk_domain.clock                      500                       # Clock period in ticks
testsys.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 30850451164000                       # Cumulative time (in ticks) in various power states
testsys.cpu.dtb.rdAccesses                    5637383                       # TLB accesses on read requests
testsys.cpu.dtb.wrAccesses                    3140312                       # TLB accesses on write requests
testsys.cpu.dtb.rdMisses                         4458                       # TLB misses on read requests
testsys.cpu.dtb.wrMisses                          635                       # TLB misses on write requests
testsys.cpu.apic_clk_domain.clock                8000                       # Clock period in ticks
testsys.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED 30850451164000                       # Cumulative time (in ticks) in various power states
testsys.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 30850451164000                       # Cumulative time (in ticks) in various power states
testsys.cpu.itb.rdAccesses                          0                       # TLB accesses on read requests
testsys.cpu.itb.wrAccesses                   25377700                       # TLB accesses on write requests
testsys.cpu.itb.rdMisses                            0                       # TLB misses on read requests
testsys.cpu.itb.wrMisses                         1915                       # TLB misses on write requests
testsys.cpu.numPwrStateTransitions              12954                       # Number of power state transitions
testsys.cpu.pwrStateClkGateDist::samples         6477                       # Distribution of time spent in the clock gated state
testsys.cpu.pwrStateClkGateDist::mean    3973001293.735526                       # Distribution of time spent in the clock gated state
testsys.cpu.pwrStateClkGateDist::stdev   302203602.838605                       # Distribution of time spent in the clock gated state
testsys.cpu.pwrStateClkGateDist::1000-5e+10         6477    100.00%    100.00% # Distribution of time spent in the clock gated state
testsys.cpu.pwrStateClkGateDist::min_value         2759                       # Distribution of time spent in the clock gated state
testsys.cpu.pwrStateClkGateDist::max_value   3997538500                       # Distribution of time spent in the clock gated state
testsys.cpu.pwrStateClkGateDist::total           6477                       # Distribution of time spent in the clock gated state
testsys.cpu.pwrStateResidencyTicks::ON    50244491958                       # Cumulative time (in ticks) in various power states
testsys.cpu.pwrStateResidencyTicks::CLK_GATED 25733129379525                       # Cumulative time (in ticks) in various power states
testsys.cpu.numCycles                     51510496490                       # number of cpu cycles simulated
testsys.cpu.numWorkItemsStarted                     0                       # number of work items this cpu started
testsys.cpu.numWorkItemsCompleted                   0                       # number of work items this cpu completed
testsys.cpu.kern.inst.arm                           0                       # number of arm instructions executed
testsys.cpu.kern.inst.quiesce                       0                       # number of quiesce instructions executed
testsys.cpu.committedInsts                   19105877                       # Number of instructions committed
testsys.cpu.committedOps                     37958548                       # Number of ops (including micro ops) committed
testsys.cpu.num_int_alu_accesses             37452879                       # Number of integer alu accesses
testsys.cpu.num_fp_alu_accesses                  1315                       # Number of float alu accesses
testsys.cpu.num_vec_alu_accesses                    0                       # Number of vector alu accesses
testsys.cpu.num_func_calls                     976089                       # number of times a function call or return occured
testsys.cpu.num_conditional_control_insts      2531035                       # number of instructions that are conditional controls
testsys.cpu.num_int_insts                    37452879                       # number of integer instructions
testsys.cpu.num_fp_insts                         1315                       # number of float instructions
testsys.cpu.num_vec_insts                           0                       # number of vector instructions
testsys.cpu.num_int_register_reads           75519503                       # number of times the integer registers were read
testsys.cpu.num_int_register_writes          30709791                       # number of times the integer registers were written
testsys.cpu.num_fp_register_reads                2202                       # number of times the floating registers were read
testsys.cpu.num_fp_register_writes               1048                       # number of times the floating registers were written
testsys.cpu.num_vec_register_reads                  0                       # number of times the vector registers were read
testsys.cpu.num_vec_register_writes                 0                       # number of times the vector registers were written
testsys.cpu.num_cc_register_reads            20498274                       # number of times the CC registers were read
testsys.cpu.num_cc_register_writes           12298816                       # number of times the CC registers were written
testsys.cpu.num_mem_refs                      8779379                       # number of memory refs
testsys.cpu.num_load_insts                    5638057                       # Number of load instructions
testsys.cpu.num_store_insts                   3141322                       # Number of store instructions
testsys.cpu.num_idle_cycles              51466265509.246765                       # Number of idle cycles
testsys.cpu.num_busy_cycles              44230980.753233                       # Number of busy cycles
testsys.cpu.not_idle_fraction                0.000859                       # Percentage of non-idle cycles
testsys.cpu.idle_fraction                    0.999141                       # Percentage of idle cycles
testsys.cpu.Branches                          3887786                       # Number of branches fetched
testsys.cpu.op_class::No_OpClass               230312      0.61%      0.61% # Class of executed instruction
testsys.cpu.op_class::IntAlu                 28828651     75.95%     76.55% # Class of executed instruction
testsys.cpu.op_class::IntMult                  105814      0.28%     76.83% # Class of executed instruction
testsys.cpu.op_class::IntDiv                    13861      0.04%     76.87% # Class of executed instruction
testsys.cpu.op_class::FloatAdd                    960      0.00%     76.87% # Class of executed instruction
testsys.cpu.op_class::FloatCmp                      0      0.00%     76.87% # Class of executed instruction
testsys.cpu.op_class::FloatCvt                      0      0.00%     76.87% # Class of executed instruction
testsys.cpu.op_class::FloatMult                     0      0.00%     76.87% # Class of executed instruction
testsys.cpu.op_class::FloatMultAcc                  0      0.00%     76.87% # Class of executed instruction
testsys.cpu.op_class::FloatDiv                      0      0.00%     76.87% # Class of executed instruction
testsys.cpu.op_class::FloatMisc                     0      0.00%     76.87% # Class of executed instruction
testsys.cpu.op_class::FloatSqrt                     0      0.00%     76.87% # Class of executed instruction
testsys.cpu.op_class::SimdAdd                       0      0.00%     76.87% # Class of executed instruction
testsys.cpu.op_class::SimdAddAcc                    0      0.00%     76.87% # Class of executed instruction
testsys.cpu.op_class::SimdAlu                       0      0.00%     76.87% # Class of executed instruction
testsys.cpu.op_class::SimdCmp                       0      0.00%     76.87% # Class of executed instruction
testsys.cpu.op_class::SimdCvt                       0      0.00%     76.87% # Class of executed instruction
testsys.cpu.op_class::SimdMisc                      0      0.00%     76.87% # Class of executed instruction
testsys.cpu.op_class::SimdMult                      0      0.00%     76.87% # Class of executed instruction
testsys.cpu.op_class::SimdMultAcc                   0      0.00%     76.87% # Class of executed instruction
testsys.cpu.op_class::SimdShift                     0      0.00%     76.87% # Class of executed instruction
testsys.cpu.op_class::SimdShiftAcc                  0      0.00%     76.87% # Class of executed instruction
testsys.cpu.op_class::SimdSqrt                      0      0.00%     76.87% # Class of executed instruction
testsys.cpu.op_class::SimdFloatAdd                  0      0.00%     76.87% # Class of executed instruction
testsys.cpu.op_class::SimdFloatAlu                  0      0.00%     76.87% # Class of executed instruction
testsys.cpu.op_class::SimdFloatCmp                  0      0.00%     76.87% # Class of executed instruction
testsys.cpu.op_class::SimdFloatCvt                  0      0.00%     76.87% # Class of executed instruction
testsys.cpu.op_class::SimdFloatDiv                  0      0.00%     76.87% # Class of executed instruction
testsys.cpu.op_class::SimdFloatMisc                 0      0.00%     76.87% # Class of executed instruction
testsys.cpu.op_class::SimdFloatMult                 0      0.00%     76.87% # Class of executed instruction
testsys.cpu.op_class::SimdFloatMultAcc              0      0.00%     76.87% # Class of executed instruction
testsys.cpu.op_class::SimdFloatSqrt                 0      0.00%     76.87% # Class of executed instruction
testsys.cpu.op_class::MemRead                 5637848     14.85%     91.72% # Class of executed instruction
testsys.cpu.op_class::MemWrite                3141322      8.28%    100.00% # Class of executed instruction
testsys.cpu.op_class::FloatMemRead                209      0.00%    100.00% # Class of executed instruction
testsys.cpu.op_class::FloatMemWrite                 0      0.00%    100.00% # Class of executed instruction
testsys.cpu.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
testsys.cpu.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
testsys.cpu.op_class::total                  37958977                       # Class of executed instruction
testsys.iobridge.pwrStateResidencyTicks::UNDEFINED 30850451164000                       # Cumulative time (in ticks) in various power states
testsys.iobus.pwrStateResidencyTicks::UNDEFINED 30850451164000                       # Cumulative time (in ticks) in various power states
testsys.iobus.trans_dist::ReadReq                1771                       # Transaction distribution
testsys.iobus.trans_dist::ReadResp               1771                       # Transaction distribution
testsys.iobus.trans_dist::WriteReq              45151                       # Transaction distribution
testsys.iobus.trans_dist::WriteResp             45151                       # Transaction distribution
testsys.iobus.trans_dist::MessageReq              137                       # Transaction distribution
testsys.iobus.trans_dist::MessageResp             137                       # Transaction distribution
testsys.iobus.pkt_count_testsys.bridge.master::testsys.pc.south_bridge.ide.pio         3358                       # Packet count per connected master and slave (bytes)
testsys.iobus.pkt_count_testsys.bridge.master::testsys.pc.south_bridge.keyboard.pio           48                       # Packet count per connected master and slave (bytes)
testsys.iobus.pkt_count_testsys.bridge.master::testsys.pc.south_bridge.ethernet.pio         1758                       # Packet count per connected master and slave (bytes)
testsys.iobus.pkt_count_testsys.bridge.master::testsys.pc.com_1.pio          372                       # Packet count per connected master and slave (bytes)
testsys.iobus.pkt_count_testsys.bridge.master::total         5536                       # Packet count per connected master and slave (bytes)
testsys.iobus.pkt_count_testsys.pc.south_bridge.ide.dma::testsys.iobridge.slave        88220                       # Packet count per connected master and slave (bytes)
testsys.iobus.pkt_count_testsys.pc.south_bridge.ide.dma::total        88220                       # Packet count per connected master and slave (bytes)
testsys.iobus.pkt_count_testsys.pc.south_bridge.io_apic.int_master::testsys.apicbridge.slave          274                       # Packet count per connected master and slave (bytes)
testsys.iobus.pkt_count_testsys.pc.south_bridge.io_apic.int_master::total          274                       # Packet count per connected master and slave (bytes)
testsys.iobus.pkt_count_testsys.pc.south_bridge.ethernet.dma::testsys.iobridge.slave           88                       # Packet count per connected master and slave (bytes)
testsys.iobus.pkt_count_testsys.pc.south_bridge.ethernet.dma::total           88                       # Packet count per connected master and slave (bytes)
testsys.iobus.pkt_count::total                  94118                       # Packet count per connected master and slave (bytes)
testsys.iobus.pkt_size_testsys.bridge.master::testsys.pc.south_bridge.ide.pio         1898                       # Cumulative packet size per connected master and slave (bytes)
testsys.iobus.pkt_size_testsys.bridge.master::testsys.pc.south_bridge.keyboard.pio           24                       # Cumulative packet size per connected master and slave (bytes)
testsys.iobus.pkt_size_testsys.bridge.master::testsys.pc.south_bridge.ethernet.pio         3516                       # Cumulative packet size per connected master and slave (bytes)
testsys.iobus.pkt_size_testsys.bridge.master::testsys.pc.com_1.pio          186                       # Cumulative packet size per connected master and slave (bytes)
testsys.iobus.pkt_size_testsys.bridge.master::total         5624                       # Cumulative packet size per connected master and slave (bytes)
testsys.iobus.pkt_size_testsys.pc.south_bridge.ide.dma::testsys.iobridge.slave      2811504                       # Cumulative packet size per connected master and slave (bytes)
testsys.iobus.pkt_size_testsys.pc.south_bridge.ide.dma::total      2811504                       # Cumulative packet size per connected master and slave (bytes)
testsys.iobus.pkt_size_testsys.pc.south_bridge.io_apic.int_master::testsys.apicbridge.slave          548                       # Cumulative packet size per connected master and slave (bytes)
testsys.iobus.pkt_size_testsys.pc.south_bridge.io_apic.int_master::total          548                       # Cumulative packet size per connected master and slave (bytes)
testsys.iobus.pkt_size_testsys.pc.south_bridge.ethernet.dma::testsys.iobridge.slave         1252                       # Cumulative packet size per connected master and slave (bytes)
testsys.iobus.pkt_size_testsys.pc.south_bridge.ethernet.dma::total         1252                       # Cumulative packet size per connected master and slave (bytes)
testsys.iobus.pkt_size::total                 2818928                       # Cumulative packet size per connected master and slave (bytes)
testsys.membus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
testsys.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
testsys.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
testsys.membus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
testsys.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
testsys.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
testsys.membus.pwrStateResidencyTicks::UNDEFINED 30850451164000                       # Cumulative time (in ticks) in various power states
testsys.membus.trans_dist::ReadReq           31034375                       # Transaction distribution
testsys.membus.trans_dist::ReadResp          31034375                       # Transaction distribution
testsys.membus.trans_dist::WriteReq           3184184                       # Transaction distribution
testsys.membus.trans_dist::WriteResp          3184184                       # Transaction distribution
testsys.membus.trans_dist::SoftPFReq             8847                       # Transaction distribution
testsys.membus.trans_dist::SoftPFResp            8847                       # Transaction distribution
testsys.membus.trans_dist::MessageReq             137                       # Transaction distribution
testsys.membus.trans_dist::MessageResp            137                       # Transaction distribution
testsys.membus.pkt_count_testsys.apicbridge.master::testsys.cpu.interrupts.int_slave          274                       # Packet count per connected master and slave (bytes)
testsys.membus.pkt_count_testsys.apicbridge.master::total          274                       # Packet count per connected master and slave (bytes)
testsys.membus.pkt_count_testsys.iobridge.master::testsys.mem_ctrls.port        88308                       # Packet count per connected master and slave (bytes)
testsys.membus.pkt_count_testsys.iobridge.master::total        88308                       # Packet count per connected master and slave (bytes)
testsys.membus.pkt_count_testsys.cpu.icache_port::testsys.mem_ctrls.port     50754700                       # Packet count per connected master and slave (bytes)
testsys.membus.pkt_count_testsys.cpu.icache_port::total     50754700                       # Packet count per connected master and slave (bytes)
testsys.membus.pkt_count_testsys.cpu.dcache_port::testsys.bridge.slave         5536                       # Packet count per connected master and slave (bytes)
testsys.membus.pkt_count_testsys.cpu.dcache_port::testsys.cpu.interrupts.pio        13126                       # Packet count per connected master and slave (bytes)
testsys.membus.pkt_count_testsys.cpu.dcache_port::testsys.mem_ctrls.port     17537626                       # Packet count per connected master and slave (bytes)
testsys.membus.pkt_count_testsys.cpu.dcache_port::total     17556288                       # Packet count per connected master and slave (bytes)
testsys.membus.pkt_count_testsys.cpu.itb.walker.port::testsys.mem_ctrls.port        15298                       # Packet count per connected master and slave (bytes)
testsys.membus.pkt_count_testsys.cpu.itb.walker.port::total        15298                       # Packet count per connected master and slave (bytes)
testsys.membus.pkt_count_testsys.cpu.dtb.walker.port::testsys.mem_ctrls.port        40218                       # Packet count per connected master and slave (bytes)
testsys.membus.pkt_count_testsys.cpu.dtb.walker.port::total        40218                       # Packet count per connected master and slave (bytes)
testsys.membus.pkt_count::total              68455086                       # Packet count per connected master and slave (bytes)
testsys.membus.pkt_size_testsys.apicbridge.master::testsys.cpu.interrupts.int_slave          548                       # Cumulative packet size per connected master and slave (bytes)
testsys.membus.pkt_size_testsys.apicbridge.master::total          548                       # Cumulative packet size per connected master and slave (bytes)
testsys.membus.pkt_size_testsys.iobridge.master::testsys.mem_ctrls.port      2812756                       # Cumulative packet size per connected master and slave (bytes)
testsys.membus.pkt_size_testsys.iobridge.master::total      2812756                       # Cumulative packet size per connected master and slave (bytes)
testsys.membus.pkt_size_testsys.cpu.icache_port::testsys.mem_ctrls.port    203018800                       # Cumulative packet size per connected master and slave (bytes)
testsys.membus.pkt_size_testsys.cpu.icache_port::total    203018800                       # Cumulative packet size per connected master and slave (bytes)
testsys.membus.pkt_size_testsys.cpu.dcache_port::testsys.bridge.slave         5624                       # Cumulative packet size per connected master and slave (bytes)
testsys.membus.pkt_size_testsys.cpu.dcache_port::testsys.cpu.interrupts.pio        26252                       # Cumulative packet size per connected master and slave (bytes)
testsys.membus.pkt_size_testsys.cpu.dcache_port::testsys.mem_ctrls.port     60271820                       # Cumulative packet size per connected master and slave (bytes)
testsys.membus.pkt_size_testsys.cpu.dcache_port::total     60303696                       # Cumulative packet size per connected master and slave (bytes)
testsys.membus.pkt_size_testsys.cpu.itb.walker.port::testsys.mem_ctrls.port        61192                       # Cumulative packet size per connected master and slave (bytes)
testsys.membus.pkt_size_testsys.cpu.itb.walker.port::total        61192                       # Cumulative packet size per connected master and slave (bytes)
testsys.membus.pkt_size_testsys.cpu.dtb.walker.port::testsys.mem_ctrls.port       160872                       # Cumulative packet size per connected master and slave (bytes)
testsys.membus.pkt_size_testsys.cpu.dtb.walker.port::total       160872                       # Cumulative packet size per connected master and slave (bytes)
testsys.membus.pkt_size::total              266357864                       # Cumulative packet size per connected master and slave (bytes)
testsys.membus.snoops                               0                       # Total snoops (count)
testsys.membus.snoopTraffic                         0                       # Total snoop traffic (bytes)
testsys.membus.snoop_fanout::samples         34227543                       # Request fanout histogram
testsys.membus.snoop_fanout::mean                   0                       # Request fanout histogram
testsys.membus.snoop_fanout::stdev                  0                       # Request fanout histogram
testsys.membus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
testsys.membus.snoop_fanout::0               34227543    100.00%    100.00% # Request fanout histogram
testsys.membus.snoop_fanout::1                      0      0.00%    100.00% # Request fanout histogram
testsys.membus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
testsys.membus.snoop_fanout::min_value              0                       # Request fanout histogram
testsys.membus.snoop_fanout::max_value              0                       # Request fanout histogram
testsys.membus.snoop_fanout::total           34227543                       # Request fanout histogram
testsys.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 30850451164000                       # Cumulative time (in ticks) in various power states
testsys.pc.behind_pci.pwrStateResidencyTicks::UNDEFINED 30850451164000                       # Cumulative time (in ticks) in various power states
testsys.pc.com_1.pwrStateResidencyTicks::UNDEFINED 30850451164000                       # Cumulative time (in ticks) in various power states
testsys.pc.fake_com_2.pwrStateResidencyTicks::UNDEFINED 30850451164000                       # Cumulative time (in ticks) in various power states
testsys.pc.fake_com_3.pwrStateResidencyTicks::UNDEFINED 30850451164000                       # Cumulative time (in ticks) in various power states
testsys.pc.fake_com_4.pwrStateResidencyTicks::UNDEFINED 30850451164000                       # Cumulative time (in ticks) in various power states
testsys.pc.fake_floppy.pwrStateResidencyTicks::UNDEFINED 30850451164000                       # Cumulative time (in ticks) in various power states
testsys.pc.i_dont_exist1.pwrStateResidencyTicks::UNDEFINED 30850451164000                       # Cumulative time (in ticks) in various power states
testsys.pc.i_dont_exist2.pwrStateResidencyTicks::UNDEFINED 30850451164000                       # Cumulative time (in ticks) in various power states
testsys.pc.pci_host.pwrStateResidencyTicks::UNDEFINED 30850451164000                       # Cumulative time (in ticks) in various power states
testsys.pc.south_bridge.cmos.pwrStateResidencyTicks::UNDEFINED 30850451164000                       # Cumulative time (in ticks) in various power states
testsys.pc.south_bridge.dma1.pwrStateResidencyTicks::UNDEFINED 30850451164000                       # Cumulative time (in ticks) in various power states
testsys.pc.south_bridge.pic2.pwrStateResidencyTicks::UNDEFINED 30850451164000                       # Cumulative time (in ticks) in various power states
testsys.pc.south_bridge.pic1.pwrStateResidencyTicks::UNDEFINED 30850451164000                       # Cumulative time (in ticks) in various power states
testsys.pc.south_bridge.io_apic.pwrStateResidencyTicks::UNDEFINED 30850451164000                       # Cumulative time (in ticks) in various power states
testsys.pc.south_bridge.keyboard.pwrStateResidencyTicks::UNDEFINED 30850451164000                       # Cumulative time (in ticks) in various power states
testsys.pc.south_bridge.pit.pwrStateResidencyTicks::UNDEFINED 30850451164000                       # Cumulative time (in ticks) in various power states
testsys.pc.south_bridge.speaker.pwrStateResidencyTicks::UNDEFINED 30850451164000                       # Cumulative time (in ticks) in various power states
testsys.pc.south_bridge.ethernet.pwrStateResidencyTicks::UNDEFINED 30850451164000                       # Cumulative time (in ticks) in various power states
testsys.pc.south_bridge.ethernet.txBytes          650                       # Bytes Transmitted
testsys.pc.south_bridge.ethernet.rxBytes          218                       # Bytes Received
testsys.pc.south_bridge.ethernet.txPackets            9                       # Number of Packets Transmitted
testsys.pc.south_bridge.ethernet.rxPackets            3                       # Number of Packets Received
testsys.pc.south_bridge.ethernet.txIpChecksums            0                       # Number of tx IP Checksums done by device
testsys.pc.south_bridge.ethernet.rxIpChecksums            0                       # Number of rx IP Checksums done by device
testsys.pc.south_bridge.ethernet.txTcpChecksums            0                       # Number of tx TCP Checksums done by device
testsys.pc.south_bridge.ethernet.rxTcpChecksums            0                       # Number of rx TCP Checksums done by device
testsys.pc.south_bridge.ethernet.txUdpChecksums            0                       # Number of tx UDP Checksums done by device
testsys.pc.south_bridge.ethernet.rxUdpChecksums            0                       # Number of rx UDP Checksums done by device
testsys.pc.south_bridge.ethernet.descDMAReads            0                       # Number of descriptors the device read w/ DMA
testsys.pc.south_bridge.ethernet.descDMAWrites            0                       # Number of descriptors the device wrote w/ DMA
testsys.pc.south_bridge.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
testsys.pc.south_bridge.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
testsys.pc.south_bridge.ethernet.totBandwidth          270                       # Total Bandwidth (bits/s)
testsys.pc.south_bridge.ethernet.totPackets           12                       # Total Packets
testsys.pc.south_bridge.ethernet.totBytes          868                       # Total Bytes
testsys.pc.south_bridge.ethernet.totPPS             0                       # Total Tranmission Rate (packets/s)
testsys.pc.south_bridge.ethernet.txBandwidth          202                       # Transmit Bandwidth (bits/s)
testsys.pc.south_bridge.ethernet.rxBandwidth           68                       # Receive Bandwidth (bits/s)
testsys.pc.south_bridge.ethernet.txPPS              0                       # Packet Tranmission Rate (packets/s)
testsys.pc.south_bridge.ethernet.rxPPS              0                       # Packet Reception Rate (packets/s)
testsys.pc.south_bridge.ethernet.postedSwi            0                       # number of software interrupts posted to CPU
testsys.pc.south_bridge.ethernet.coalescedSwi            0                       # average number of Swi's coalesced into each post
testsys.pc.south_bridge.ethernet.totalSwi            0                       # total number of Swi written to ISR
testsys.pc.south_bridge.ethernet.postedRxIdle            0                       # number of rxIdle interrupts posted to CPU
testsys.pc.south_bridge.ethernet.coalescedRxIdle            0                       # average number of RxIdle's coalesced into each post
testsys.pc.south_bridge.ethernet.totalRxIdle            0                       # total number of RxIdle written to ISR
testsys.pc.south_bridge.ethernet.postedRxOk            0                       # number of RxOk interrupts posted to CPU
testsys.pc.south_bridge.ethernet.coalescedRxOk            0                       # average number of RxOk's coalesced into each post
testsys.pc.south_bridge.ethernet.totalRxOk            0                       # total number of RxOk written to ISR
testsys.pc.south_bridge.ethernet.postedRxDesc            0                       # number of RxDesc interrupts posted to CPU
testsys.pc.south_bridge.ethernet.coalescedRxDesc            0                       # average number of RxDesc's coalesced into each post
testsys.pc.south_bridge.ethernet.totalRxDesc            0                       # total number of RxDesc written to ISR
testsys.pc.south_bridge.ethernet.postedTxOk            0                       # number of TxOk interrupts posted to CPU
testsys.pc.south_bridge.ethernet.coalescedTxOk            0                       # average number of TxOk's coalesced into each post
testsys.pc.south_bridge.ethernet.totalTxOk            0                       # total number of TxOk written to ISR
testsys.pc.south_bridge.ethernet.postedTxIdle            0                       # number of TxIdle interrupts posted to CPU
testsys.pc.south_bridge.ethernet.coalescedTxIdle            0                       # average number of TxIdle's coalesced into each post
testsys.pc.south_bridge.ethernet.totalTxIdle            0                       # total number of TxIdle written to ISR
testsys.pc.south_bridge.ethernet.postedTxDesc            0                       # number of TxDesc interrupts posted to CPU
testsys.pc.south_bridge.ethernet.coalescedTxDesc            0                       # average number of TxDesc's coalesced into each post
testsys.pc.south_bridge.ethernet.totalTxDesc            0                       # total number of TxDesc written to ISR
testsys.pc.south_bridge.ethernet.postedRxOrn            0                       # number of RxOrn posted to CPU
testsys.pc.south_bridge.ethernet.coalescedRxOrn            0                       # average number of RxOrn's coalesced into each post
testsys.pc.south_bridge.ethernet.totalRxOrn            0                       # total number of RxOrn written to ISR
testsys.pc.south_bridge.ethernet.coalescedTotal            0                       # average number of interrupts coalesced into each post
testsys.pc.south_bridge.ethernet.postedInterrupts           31                       # number of posts to CPU
testsys.pc.south_bridge.ethernet.droppedPackets            0                       # number of packets dropped
testsys.pc.south_bridge.ide.disks.dma_read_full_pages            0                       # Number of full page size DMA reads (not PRD).
testsys.pc.south_bridge.ide.disks.dma_read_bytes            0                       # Number of bytes transfered via DMA reads (not PRD).
testsys.pc.south_bridge.ide.disks.dma_read_txs            0                       # Number of DMA read transactions (not PRD).
testsys.pc.south_bridge.ide.disks.dma_write_full_pages          686                       # Number of full page size DMA writes.
testsys.pc.south_bridge.ide.disks.dma_write_bytes      2809856                       # Number of bytes transfered via DMA writes.
testsys.pc.south_bridge.ide.disks.dma_write_txs          686                       # Number of DMA write transactions.
testsys.pc.south_bridge.ide.pwrStateResidencyTicks::UNDEFINED 30850451164000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
