{"Source Block": ["oh/elink/hdl/ecfg_if.v@103:115@HdlStmAssign", "\t\t      (dstaddr[10:8]==3'h5)  & \n\t\t      (dstaddr[5]==rxsel);\n   \n\n   //mmu select\n   assign mi_mmu_en = mi_match & \n\t\t      (dstaddr[19:16]==4'hE) &\n\t\t      (dstaddr[15]==rxsel);\n\n\n   //read/write indicator\n   assign mi_en = (mi_mmu_en | mi_cfg_en | mi_dma_en);   \n   assign mi_rd = ~write & mi_en;   \n"], "Clone Blocks": [["oh/elink/hdl/ecfg_if.v@109:119", "\t\t      (dstaddr[19:16]==4'hE) &\n\t\t      (dstaddr[15]==rxsel);\n\n\n   //read/write indicator\n   assign mi_en = (mi_mmu_en | mi_cfg_en | mi_dma_en);   \n   assign mi_rd = ~write & mi_en;   \n   assign mi_we = write  & mi_en;\n   \n   //signal to carry transaction from ETX to ERX block through fifo_cdc\n   assign mi_rx_en = mi_match & \n"], ["oh/elink/hdl/ecfg_if.v@110:120", "\t\t      (dstaddr[15]==rxsel);\n\n\n   //read/write indicator\n   assign mi_en = (mi_mmu_en | mi_cfg_en | mi_dma_en);   \n   assign mi_rd = ~write & mi_en;   \n   assign mi_we = write  & mi_en;\n   \n   //signal to carry transaction from ETX to ERX block through fifo_cdc\n   assign mi_rx_en = mi_match & \n\t\t     ((dstaddr[19:16]==4'hE) | (dstaddr[19:16]==4'hF)) &  \n"]], "Diff Content": {"Delete": [[109, "\t\t      (dstaddr[19:16]==4'hE) &\n"]], "Add": [[109, "\t\t      (dstaddr[19:16]==`EGROUP_MMU) &\n"]]}}