INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yvvan/Documents/Research/Vivado_Verilog_Tutorial/lab5/lab5_1_2/lab5_1_2.srcs/sources_1/new/gated_SR_latch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gated_SR_latch
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yvvan/Documents/Research/Vivado_Verilog_Tutorial/lab5/lab5_1_2/lab5_1_2.srcs/sim_1/new/gated_SR_latch_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gated_SR_latch_tb
