#-----------------------------------------------------------
# Vivado v2015.4 (64-bit)
# SW Build 1412921 on Wed Nov 18 09:44:32 MST 2015
# IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
# Start of session at: Mon Dec 10 11:41:11 2018
# Process ID: 12158
# Current directory: /home/kristbp2/cs296-33fa18-secret
# Command line: vivado
# Log file: /home/kristbp2/cs296-33fa18-secret/vivado.log
# Journal file: /home/kristbp2/cs296-33fa18-secret/vivado.jou
#-----------------------------------------------------------
start_gui
open_project /home/kristbp2/cs296-33fa18-secret/music_box.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/software/xilinx-2015/Vivado/2015.4/data/ip'.
open_project: Time (s): cpu = 00:00:14 ; elapsed = 00:00:09 . Memory (MB): peak = 5900.801 ; gain = 122.801 ; free physical = 3351 ; free virtual = 13633
update_compile_order -fileset sim_1
generate_target all [get_files  /home/kristbp2/cs296-33fa18-secret/music_box.srcs/sources_1/ip/sine_wave_mem/sine_wave_mem.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'sine_wave_mem'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'sine_wave_mem'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'sine_wave_mem'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'sine_wave_mem'...
export_ip_user_files -of_objects [get_files /home/kristbp2/cs296-33fa18-secret/music_box.srcs/sources_1/ip/sine_wave_mem/sine_wave_mem.xci] -no_script -force -quiet
reset_run sine_wave_mem_synth_1
launch_run -jobs 2 sine_wave_mem_synth_1
[Mon Dec 10 11:44:39 2018] Launched sine_wave_mem_synth_1...
Run output will be captured here: /home/kristbp2/cs296-33fa18-secret/music_box.runs/sine_wave_mem_synth_1/runme.log
export_simulation -of_objects [get_files /home/kristbp2/cs296-33fa18-secret/music_box.srcs/sources_1/ip/sine_wave_mem/sine_wave_mem.xci] -directory /home/kristbp2/cs296-33fa18-secret/music_box.ip_user_files/sim_scripts -force -quiet
set_property -dict [list CONFIG.input_options {non_registered}] [get_ips saw_wave_mem]
generate_target all [get_files  /home/kristbp2/cs296-33fa18-secret/music_box.srcs/sources_1/ip/saw_wave_mem/saw_wave_mem.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'saw_wave_mem'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'saw_wave_mem'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'saw_wave_mem'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'saw_wave_mem'...
export_ip_user_files -of_objects [get_files /home/kristbp2/cs296-33fa18-secret/music_box.srcs/sources_1/ip/saw_wave_mem/saw_wave_mem.xci] -no_script -force -quiet
reset_run saw_wave_mem_synth_1
launch_run -jobs 2 saw_wave_mem_synth_1
[Mon Dec 10 11:51:01 2018] Launched saw_wave_mem_synth_1...
Run output will be captured here: /home/kristbp2/cs296-33fa18-secret/music_box.runs/saw_wave_mem_synth_1/runme.log
export_simulation -of_objects [get_files /home/kristbp2/cs296-33fa18-secret/music_box.srcs/sources_1/ip/saw_wave_mem/saw_wave_mem.xci] -directory /home/kristbp2/cs296-33fa18-secret/music_box.ip_user_files/sim_scripts -force -quiet
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
set_property -dict [list CONFIG.input_options {non_registered}] [get_ips sine_wave_mem]
generate_target all [get_files  /home/kristbp2/cs296-33fa18-secret/music_box.srcs/sources_1/ip/sine_wave_mem/sine_wave_mem.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'sine_wave_mem'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'sine_wave_mem'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'sine_wave_mem'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'sine_wave_mem'...
export_ip_user_files -of_objects [get_files /home/kristbp2/cs296-33fa18-secret/music_box.srcs/sources_1/ip/sine_wave_mem/sine_wave_mem.xci] -no_script -force -quiet
reset_run sine_wave_mem_synth_1
launch_run -jobs 2 sine_wave_mem_synth_1
[Mon Dec 10 11:53:14 2018] Launched sine_wave_mem_synth_1...
Run output will be captured here: /home/kristbp2/cs296-33fa18-secret/music_box.runs/sine_wave_mem_synth_1/runme.log
export_simulation -of_objects [get_files /home/kristbp2/cs296-33fa18-secret/music_box.srcs/sources_1/ip/sine_wave_mem/sine_wave_mem.xci] -directory /home/kristbp2/cs296-33fa18-secret/music_box.ip_user_files/sim_scripts -force -quiet
remove_files -fileset lengths_mem /home/kristbp2/cs296-33fa18-secret/music_box.srcs/sources_1/ip/lengths_mem/lengths_mem.xci
INFO: [Project 1-386] Moving file '/home/kristbp2/cs296-33fa18-secret/music_box.srcs/sources_1/ip/lengths_mem/lengths_mem.xci' from fileset 'lengths_mem' to fileset 'sources_1'.
file delete -force /home/kristbp2/cs296-33fa18-secret/music_box.srcs/sources_1/ip/lengths_mem
file delete -force /home/kristbp2/cs296-33fa18-secret/music_box.ip_user_files/ip/lengths_mem /home/kristbp2/cs296-33fa18-secret/music_box.ip_user_files/sim_scripts/lengths_mem
update_compile_order -fileset sim_1
remove_files -fileset offset_mem /home/kristbp2/cs296-33fa18-secret/music_box.srcs/sources_1/ip/offset_mem/offset_mem.xci
INFO: [Project 1-386] Moving file '/home/kristbp2/cs296-33fa18-secret/music_box.srcs/sources_1/ip/offset_mem/offset_mem.xci' from fileset 'offset_mem' to fileset 'sources_1'.
file delete -force /home/kristbp2/cs296-33fa18-secret/music_box.srcs/sources_1/ip/offset_mem
file delete -force /home/kristbp2/cs296-33fa18-secret/music_box.ip_user_files/ip/offset_mem /home/kristbp2/cs296-33fa18-secret/music_box.ip_user_files/sim_scripts/offset_mem
update_compile_order -fileset sim_1
remove_files -fileset saw_wave_mem /home/kristbp2/cs296-33fa18-secret/music_box.srcs/sources_1/ip/saw_wave_mem/saw_wave_mem.xci
INFO: [Project 1-386] Moving file '/home/kristbp2/cs296-33fa18-secret/music_box.srcs/sources_1/ip/saw_wave_mem/saw_wave_mem.xci' from fileset 'saw_wave_mem' to fileset 'sources_1'.
file delete -force /home/kristbp2/cs296-33fa18-secret/music_box.srcs/sources_1/ip/saw_wave_mem
file delete -force /home/kristbp2/cs296-33fa18-secret/music_box.ip_user_files/ip/saw_wave_mem /home/kristbp2/cs296-33fa18-secret/music_box.ip_user_files/sim_scripts/saw_wave_mem
update_compile_order -fileset sim_1
remove_files -fileset sine_wave_mem /home/kristbp2/cs296-33fa18-secret/music_box.srcs/sources_1/ip/sine_wave_mem/sine_wave_mem.xci
INFO: [Project 1-386] Moving file '/home/kristbp2/cs296-33fa18-secret/music_box.srcs/sources_1/ip/sine_wave_mem/sine_wave_mem.xci' from fileset 'sine_wave_mem' to fileset 'sources_1'.
file delete -force /home/kristbp2/cs296-33fa18-secret/music_box.srcs/sources_1/ip/sine_wave_mem
file delete -force /home/kristbp2/cs296-33fa18-secret/music_box.ip_user_files/ip/sine_wave_mem /home/kristbp2/cs296-33fa18-secret/music_box.ip_user_files/sim_scripts/sine_wave_mem
update_compile_order -fileset sim_1
remove_files -fileset square_wave_mem /home/kristbp2/cs296-33fa18-secret/music_box.srcs/sources_1/ip/square_wave_mem/square_wave_mem.xci
INFO: [Project 1-386] Moving file '/home/kristbp2/cs296-33fa18-secret/music_box.srcs/sources_1/ip/square_wave_mem/square_wave_mem.xci' from fileset 'square_wave_mem' to fileset 'sources_1'.
file delete -force /home/kristbp2/cs296-33fa18-secret/music_box.srcs/sources_1/ip/square_wave_mem
file delete -force /home/kristbp2/cs296-33fa18-secret/music_box.ip_user_files/ip/square_wave_mem /home/kristbp2/cs296-33fa18-secret/music_box.ip_user_files/sim_scripts/square_wave_mem
update_compile_order -fileset sim_1
remove_files -fileset triangle_wave_mem /home/kristbp2/cs296-33fa18-secret/music_box.srcs/sources_1/ip/triangle_wave_mem/triangle_wave_mem.xci
INFO: [Project 1-386] Moving file '/home/kristbp2/cs296-33fa18-secret/music_box.srcs/sources_1/ip/triangle_wave_mem/triangle_wave_mem.xci' from fileset 'triangle_wave_mem' to fileset 'sources_1'.
file delete -force /home/kristbp2/cs296-33fa18-secret/music_box.srcs/sources_1/ip/triangle_wave_mem
file delete -force /home/kristbp2/cs296-33fa18-secret/music_box.ip_user_files/ip/triangle_wave_mem /home/kristbp2/cs296-33fa18-secret/music_box.ip_user_files/sim_scripts/triangle_wave_mem
update_compile_order -fileset sim_1
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
create_ip -name blk_mem_gen -vendor xilinx.com -library ip -version 8.3 -module_name sine_wave_mem
set_property -dict [list CONFIG.Memory_Type {Single_Port_ROM} CONFIG.Write_Width_A {8} CONFIG.Write_Depth_A {2656} CONFIG.Load_Init_File {true} CONFIG.Coe_File {/home/kristbp2/cs296-33fa18-secret/wave_data_gen/sine_waveform.coe} CONFIG.Read_Width_A {8} CONFIG.Write_Width_B {8} CONFIG.Read_Width_B {8} CONFIG.Port_A_Write_Rate {0}] [get_ips sine_wave_mem]
INFO: [IP_Flow 19-3484] Absolute path of file '/home/kristbp2/cs296-33fa18-secret/wave_data_gen/sine_waveform.coe' provided. It will be converted relative to IP Instance files '../../../../wave_data_gen/sine_waveform.coe'
generate_target {instantiation_template} [get_files /home/kristbp2/cs296-33fa18-secret/music_box.srcs/sources_1/ip/sine_wave_mem/sine_wave_mem.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'sine_wave_mem'...
generate_target all [get_files  /home/kristbp2/cs296-33fa18-secret/music_box.srcs/sources_1/ip/sine_wave_mem/sine_wave_mem.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'sine_wave_mem'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'sine_wave_mem'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'sine_wave_mem'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'sine_wave_mem'...
export_ip_user_files -of_objects [get_files /home/kristbp2/cs296-33fa18-secret/music_box.srcs/sources_1/ip/sine_wave_mem/sine_wave_mem.xci] -no_script -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] /home/kristbp2/cs296-33fa18-secret/music_box.srcs/sources_1/ip/sine_wave_mem/sine_wave_mem.xci]
launch_run -jobs 2 sine_wave_mem_synth_1
[Mon Dec 10 11:59:42 2018] Launched sine_wave_mem_synth_1...
Run output will be captured here: /home/kristbp2/cs296-33fa18-secret/music_box.runs/sine_wave_mem_synth_1/runme.log
export_simulation -of_objects [get_files /home/kristbp2/cs296-33fa18-secret/music_box.srcs/sources_1/ip/sine_wave_mem/sine_wave_mem.xci] -directory /home/kristbp2/cs296-33fa18-secret/music_box.ip_user_files/sim_scripts -force -quiet
update_compile_order -fileset sim_1
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
create_ip -name blk_mem_gen -vendor xilinx.com -library ip -version 8.3 -module_name triangle_wave_mem
set_property -dict [list CONFIG.Memory_Type {Single_Port_ROM} CONFIG.Write_Width_A {8} CONFIG.Write_Depth_A {2656} CONFIG.Load_Init_File {true} CONFIG.Coe_File {/home/kristbp2/cs296-33fa18-secret/wave_data_gen/triangle_waveform.coe} CONFIG.Read_Width_A {8} CONFIG.Write_Width_B {8} CONFIG.Read_Width_B {8} CONFIG.Port_A_Write_Rate {0}] [get_ips triangle_wave_mem]
INFO: [IP_Flow 19-3484] Absolute path of file '/home/kristbp2/cs296-33fa18-secret/wave_data_gen/triangle_waveform.coe' provided. It will be converted relative to IP Instance files '../../../../wave_data_gen/triangle_waveform.coe'
generate_target {instantiation_template} [get_files /home/kristbp2/cs296-33fa18-secret/music_box.srcs/sources_1/ip/triangle_wave_mem/triangle_wave_mem.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'triangle_wave_mem'...
generate_target all [get_files  /home/kristbp2/cs296-33fa18-secret/music_box.srcs/sources_1/ip/triangle_wave_mem/triangle_wave_mem.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'triangle_wave_mem'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'triangle_wave_mem'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'triangle_wave_mem'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'triangle_wave_mem'...
export_ip_user_files -of_objects [get_files /home/kristbp2/cs296-33fa18-secret/music_box.srcs/sources_1/ip/triangle_wave_mem/triangle_wave_mem.xci] -no_script -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] /home/kristbp2/cs296-33fa18-secret/music_box.srcs/sources_1/ip/triangle_wave_mem/triangle_wave_mem.xci]
launch_run -jobs 2 triangle_wave_mem_synth_1
[Mon Dec 10 12:00:48 2018] Launched triangle_wave_mem_synth_1...
Run output will be captured here: /home/kristbp2/cs296-33fa18-secret/music_box.runs/triangle_wave_mem_synth_1/runme.log
export_simulation -of_objects [get_files /home/kristbp2/cs296-33fa18-secret/music_box.srcs/sources_1/ip/triangle_wave_mem/triangle_wave_mem.xci] -directory /home/kristbp2/cs296-33fa18-secret/music_box.ip_user_files/sim_scripts -force -quiet
update_compile_order -fileset sim_1
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
create_ip -name blk_mem_gen -vendor xilinx.com -library ip -version 8.3 -module_name square_wave_mem
set_property -dict [list CONFIG.Memory_Type {Single_Port_ROM} CONFIG.Write_Width_A {8} CONFIG.Write_Depth_A {2656} CONFIG.Load_Init_File {true} CONFIG.Coe_File {/home/kristbp2/cs296-33fa18-secret/wave_data_gen/square_waveform.coe} CONFIG.Read_Width_A {8} CONFIG.Write_Width_B {8} CONFIG.Read_Width_B {8} CONFIG.Port_A_Write_Rate {0}] [get_ips square_wave_mem]
INFO: [IP_Flow 19-3484] Absolute path of file '/home/kristbp2/cs296-33fa18-secret/wave_data_gen/square_waveform.coe' provided. It will be converted relative to IP Instance files '../../../../wave_data_gen/square_waveform.coe'
generate_target {instantiation_template} [get_files /home/kristbp2/cs296-33fa18-secret/music_box.srcs/sources_1/ip/square_wave_mem/square_wave_mem.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'square_wave_mem'...
update_compile_order -fileset sources_1
generate_target all [get_files  /home/kristbp2/cs296-33fa18-secret/music_box.srcs/sources_1/ip/square_wave_mem/square_wave_mem.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'square_wave_mem'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'square_wave_mem'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'square_wave_mem'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'square_wave_mem'...
export_ip_user_files -of_objects [get_files /home/kristbp2/cs296-33fa18-secret/music_box.srcs/sources_1/ip/square_wave_mem/square_wave_mem.xci] -no_script -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] /home/kristbp2/cs296-33fa18-secret/music_box.srcs/sources_1/ip/square_wave_mem/square_wave_mem.xci]
launch_run -jobs 2 square_wave_mem_synth_1
[Mon Dec 10 12:02:12 2018] Launched square_wave_mem_synth_1...
Run output will be captured here: /home/kristbp2/cs296-33fa18-secret/music_box.runs/square_wave_mem_synth_1/runme.log
export_simulation -of_objects [get_files /home/kristbp2/cs296-33fa18-secret/music_box.srcs/sources_1/ip/square_wave_mem/square_wave_mem.xci] -directory /home/kristbp2/cs296-33fa18-secret/music_box.ip_user_files/sim_scripts -force -quiet
update_compile_order -fileset sim_1
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
create_ip -name blk_mem_gen -vendor xilinx.com -library ip -version 8.3 -module_name saw_wave_mem
set_property -dict [list CONFIG.Memory_Type {Single_Port_ROM} CONFIG.Write_Width_A {8} CONFIG.Write_Depth_A {2656} CONFIG.Load_Init_File {true} CONFIG.Coe_File {/home/kristbp2/cs296-33fa18-secret/wave_data_gen/saw_waveform.coe} CONFIG.Read_Width_A {8} CONFIG.Write_Width_B {8} CONFIG.Read_Width_B {8} CONFIG.Port_A_Write_Rate {0}] [get_ips saw_wave_mem]
INFO: [IP_Flow 19-3484] Absolute path of file '/home/kristbp2/cs296-33fa18-secret/wave_data_gen/saw_waveform.coe' provided. It will be converted relative to IP Instance files '../../../../wave_data_gen/saw_waveform.coe'
generate_target {instantiation_template} [get_files /home/kristbp2/cs296-33fa18-secret/music_box.srcs/sources_1/ip/saw_wave_mem/saw_wave_mem.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'saw_wave_mem'...
update_compile_order -fileset sources_1
generate_target all [get_files  /home/kristbp2/cs296-33fa18-secret/music_box.srcs/sources_1/ip/saw_wave_mem/saw_wave_mem.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'saw_wave_mem'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'saw_wave_mem'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'saw_wave_mem'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'saw_wave_mem'...
export_ip_user_files -of_objects [get_files /home/kristbp2/cs296-33fa18-secret/music_box.srcs/sources_1/ip/saw_wave_mem/saw_wave_mem.xci] -no_script -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] /home/kristbp2/cs296-33fa18-secret/music_box.srcs/sources_1/ip/saw_wave_mem/saw_wave_mem.xci]
launch_run -jobs 2 saw_wave_mem_synth_1
[Mon Dec 10 12:03:02 2018] Launched saw_wave_mem_synth_1...
Run output will be captured here: /home/kristbp2/cs296-33fa18-secret/music_box.runs/saw_wave_mem_synth_1/runme.log
export_simulation -of_objects [get_files /home/kristbp2/cs296-33fa18-secret/music_box.srcs/sources_1/ip/saw_wave_mem/saw_wave_mem.xci] -directory /home/kristbp2/cs296-33fa18-secret/music_box.ip_user_files/sim_scripts -force -quiet
update_compile_order -fileset sim_1
create_ip -name dist_mem_gen -vendor xilinx.com -library ip -version 8.0 -module_name length_mem
set_property -dict [list CONFIG.depth {16} CONFIG.data_width {12} CONFIG.memory_type {rom} CONFIG.coefficient_file {/home/kristbp2/cs296-33fa18-secret/wave_data_gen/waveform_lengths.coe}] [get_ips length_mem]
INFO: [IP_Flow 19-3484] Absolute path of file '/home/kristbp2/cs296-33fa18-secret/wave_data_gen/waveform_lengths.coe' provided. It will be converted relative to IP Instance files '../../../../wave_data_gen/waveform_lengths.coe'
generate_target {instantiation_template} [get_files /home/kristbp2/cs296-33fa18-secret/music_box.srcs/sources_1/ip/length_mem/length_mem.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'length_mem'...
generate_target all [get_files  /home/kristbp2/cs296-33fa18-secret/music_box.srcs/sources_1/ip/length_mem/length_mem.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'length_mem'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'length_mem'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'length_mem'...
export_ip_user_files -of_objects [get_files /home/kristbp2/cs296-33fa18-secret/music_box.srcs/sources_1/ip/length_mem/length_mem.xci] -no_script -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] /home/kristbp2/cs296-33fa18-secret/music_box.srcs/sources_1/ip/length_mem/length_mem.xci]
launch_run -jobs 2 length_mem_synth_1
[Mon Dec 10 12:04:53 2018] Launched length_mem_synth_1...
Run output will be captured here: /home/kristbp2/cs296-33fa18-secret/music_box.runs/length_mem_synth_1/runme.log
export_simulation -of_objects [get_files /home/kristbp2/cs296-33fa18-secret/music_box.srcs/sources_1/ip/length_mem/length_mem.xci] -directory /home/kristbp2/cs296-33fa18-secret/music_box.ip_user_files/sim_scripts -force -quiet
update_compile_order -fileset sim_1
create_ip -name dist_mem_gen -vendor xilinx.com -library ip -version 8.0 -module_name offset_mem
set_property -dict [list CONFIG.depth {16} CONFIG.data_width {12} CONFIG.memory_type {rom} CONFIG.coefficient_file {/home/kristbp2/cs296-33fa18-secret/wave_data_gen/waveform_offsets.coe}] [get_ips offset_mem]
INFO: [IP_Flow 19-3484] Absolute path of file '/home/kristbp2/cs296-33fa18-secret/wave_data_gen/waveform_offsets.coe' provided. It will be converted relative to IP Instance files '../../../../wave_data_gen/waveform_offsets.coe'
generate_target {instantiation_template} [get_files /home/kristbp2/cs296-33fa18-secret/music_box.srcs/sources_1/ip/offset_mem/offset_mem.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'offset_mem'...
update_compile_order -fileset sources_1
generate_target all [get_files  /home/kristbp2/cs296-33fa18-secret/music_box.srcs/sources_1/ip/offset_mem/offset_mem.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'offset_mem'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'offset_mem'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'offset_mem'...
export_ip_user_files -of_objects [get_files /home/kristbp2/cs296-33fa18-secret/music_box.srcs/sources_1/ip/offset_mem/offset_mem.xci] -no_script -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] /home/kristbp2/cs296-33fa18-secret/music_box.srcs/sources_1/ip/offset_mem/offset_mem.xci]
launch_run -jobs 2 offset_mem_synth_1
[Mon Dec 10 12:05:44 2018] Launched offset_mem_synth_1...
Run output will be captured here: /home/kristbp2/cs296-33fa18-secret/music_box.runs/offset_mem_synth_1/runme.log
export_simulation -of_objects [get_files /home/kristbp2/cs296-33fa18-secret/music_box.srcs/sources_1/ip/offset_mem/offset_mem.xci] -directory /home/kristbp2/cs296-33fa18-secret/music_box.ip_user_files/sim_scripts -force -quiet
update_compile_order -fileset sim_1
set_property SOURCE_SET sources_1 [get_filesets sim_1]
add_files -fileset sim_1 -norecurse /home/kristbp2/cs296-33fa18-secret/src/note_decoder_full_tb.v
update_compile_order -fileset sim_1
set_property top note_decoder_full_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'note_decoder_full_tb' in fileset 'sim_1'...
INFO: [USF-XSim-25] Exported '/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav/sine_waveform.coe'
INFO: [USF-XSim-25] Exported '/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav/sine_wave_mem.mif'
INFO: [USF-XSim-25] Exported '/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav/triangle_waveform.coe'
INFO: [USF-XSim-25] Exported '/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav/triangle_wave_mem.mif'
INFO: [USF-XSim-25] Exported '/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav/square_waveform.coe'
INFO: [USF-XSim-25] Exported '/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav/square_wave_mem.mif'
INFO: [USF-XSim-25] Exported '/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav/saw_waveform.coe'
INFO: [USF-XSim-25] Exported '/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav/saw_wave_mem.mif'
INFO: [USF-XSim-25] Exported '/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav/waveform_lengths.coe'
INFO: [USF-XSim-25] Exported '/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav/length_mem.mif'
INFO: [USF-XSim-25] Exported '/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav/waveform_offsets.coe'
INFO: [USF-XSim-25] Exported '/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav/offset_mem.mif'
INFO: [USF-XSim-25] Exported '/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav/sine_waveform_offsets.coe'
INFO: [USF-XSim-25] Exported '/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav/sine_waveform_lengths.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in '/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav'
xvlog -m64 --relax -prj note_decoder_full_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/kristbp2/cs296-33fa18-secret/src/modules.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module priority_encoder
INFO: [VRFC 10-311] analyzing module comparator
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-311] analyzing module mux4
INFO: [VRFC 10-311] analyzing module mux8
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/kristbp2/cs296-33fa18-secret/src/register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/kristbp2/cs296-33fa18-secret/src/clock_divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clock_divider
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/kristbp2/cs296-33fa18-secret/src/wave_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wave_counter
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/kristbp2/cs296-33fa18-secret/src/note_decoder_full.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module octave_block_3
ERROR: [VRFC 10-46] div2 is already declared [/home/kristbp2/cs296-33fa18-secret/src/note_decoder_full.v:13]
ERROR: [VRFC 10-1040] module octave_block_3 ignored due to previous errors [/home/kristbp2/cs296-33fa18-secret/src/note_decoder_full.v:1]
INFO: [VRFC 10-311] analyzing module wave_counter_block_3
ERROR: [VRFC 10-1040] module wave_counter_block_3 ignored due to previous errors [/home/kristbp2/cs296-33fa18-secret/src/note_decoder_full.v:16]
INFO: [VRFC 10-311] analyzing module combiner_block_3
ERROR: [VRFC 10-1040] module combiner_block_3 ignored due to previous errors [/home/kristbp2/cs296-33fa18-secret/src/note_decoder_full.v:22]
INFO: [VRFC 10-311] analyzing module mux_counter
ERROR: [VRFC 10-1040] module mux_counter ignored due to previous errors [/home/kristbp2/cs296-33fa18-secret/src/note_decoder_full.v:30]
INFO: [VRFC 10-311] analyzing module note_decoder_full
INFO: [VRFC 10-2458] undeclared symbol new_clk, assumed default net type wire [/home/kristbp2/cs296-33fa18-secret/src/note_decoder_full.v:36]
INFO: [VRFC 10-2458] undeclared symbol clocks, assumed default net type wire [/home/kristbp2/cs296-33fa18-secret/src/note_decoder_full.v:40]
ERROR: [VRFC 10-46] lengths is already declared [/home/kristbp2/cs296-33fa18-secret/src/note_decoder_full.v:49]
WARNING: [VRFC 10-965] invalid size of integer constant literal [/home/kristbp2/cs296-33fa18-secret/src/note_decoder_full.v:50]
WARNING: [VRFC 10-965] invalid size of integer constant literal [/home/kristbp2/cs296-33fa18-secret/src/note_decoder_full.v:51]
WARNING: [VRFC 10-965] invalid size of integer constant literal [/home/kristbp2/cs296-33fa18-secret/src/note_decoder_full.v:52]
ERROR: [VRFC 10-46] offsets is already declared [/home/kristbp2/cs296-33fa18-secret/src/note_decoder_full.v:61]
WARNING: [VRFC 10-965] invalid size of integer constant literal [/home/kristbp2/cs296-33fa18-secret/src/note_decoder_full.v:62]
WARNING: [VRFC 10-965] invalid size of integer constant literal [/home/kristbp2/cs296-33fa18-secret/src/note_decoder_full.v:63]
WARNING: [VRFC 10-965] invalid size of integer constant literal [/home/kristbp2/cs296-33fa18-secret/src/note_decoder_full.v:64]
ERROR: [VRFC 10-46] sine_waves is already declared [/home/kristbp2/cs296-33fa18-secret/src/note_decoder_full.v:76]
WARNING: [VRFC 10-965] invalid size of integer constant literal [/home/kristbp2/cs296-33fa18-secret/src/note_decoder_full.v:77]
WARNING: [VRFC 10-965] invalid size of integer constant literal [/home/kristbp2/cs296-33fa18-secret/src/note_decoder_full.v:78]
WARNING: [VRFC 10-965] invalid size of integer constant literal [/home/kristbp2/cs296-33fa18-secret/src/note_decoder_full.v:79]
ERROR: [VRFC 10-46] triangle_waves is already declared [/home/kristbp2/cs296-33fa18-secret/src/note_decoder_full.v:87]
WARNING: [VRFC 10-965] invalid size of integer constant literal [/home/kristbp2/cs296-33fa18-secret/src/note_decoder_full.v:88]
WARNING: [VRFC 10-965] invalid size of integer constant literal [/home/kristbp2/cs296-33fa18-secret/src/note_decoder_full.v:89]
WARNING: [VRFC 10-965] invalid size of integer constant literal [/home/kristbp2/cs296-33fa18-secret/src/note_decoder_full.v:90]
ERROR: [VRFC 10-46] square_waves is already declared [/home/kristbp2/cs296-33fa18-secret/src/note_decoder_full.v:98]
WARNING: [VRFC 10-965] invalid size of integer constant literal [/home/kristbp2/cs296-33fa18-secret/src/note_decoder_full.v:99]
WARNING: [VRFC 10-965] invalid size of integer constant literal [/home/kristbp2/cs296-33fa18-secret/src/note_decoder_full.v:100]
WARNING: [VRFC 10-965] invalid size of integer constant literal [/home/kristbp2/cs296-33fa18-secret/src/note_decoder_full.v:101]
ERROR: [VRFC 10-46] saw_waves is already declared [/home/kristbp2/cs296-33fa18-secret/src/note_decoder_full.v:109]
WARNING: [VRFC 10-965] invalid size of integer constant literal [/home/kristbp2/cs296-33fa18-secret/src/note_decoder_full.v:110]
WARNING: [VRFC 10-965] invalid size of integer constant literal [/home/kristbp2/cs296-33fa18-secret/src/note_decoder_full.v:111]
WARNING: [VRFC 10-965] invalid size of integer constant literal [/home/kristbp2/cs296-33fa18-secret/src/note_decoder_full.v:112]
ERROR: [VRFC 10-1304] range is not allowed in a prefix [/home/kristbp2/cs296-33fa18-secret/src/note_decoder_full.v:73]
WARNING: [VRFC 10-463] cannot select note_addrs inside note_addrs due to dimension mismatch [/home/kristbp2/cs296-33fa18-secret/src/note_decoder_full.v:73]
ERROR: [VRFC 10-1304] range is not allowed in a prefix [/home/kristbp2/cs296-33fa18-secret/src/note_decoder_full.v:84]
WARNING: [VRFC 10-463] cannot select note_addrs inside note_addrs due to dimension mismatch [/home/kristbp2/cs296-33fa18-secret/src/note_decoder_full.v:84]
ERROR: [VRFC 10-1304] range is not allowed in a prefix [/home/kristbp2/cs296-33fa18-secret/src/note_decoder_full.v:95]
WARNING: [VRFC 10-463] cannot select note_addrs inside note_addrs due to dimension mismatch [/home/kristbp2/cs296-33fa18-secret/src/note_decoder_full.v:95]
ERROR: [VRFC 10-1304] range is not allowed in a prefix [/home/kristbp2/cs296-33fa18-secret/src/note_decoder_full.v:106]
WARNING: [VRFC 10-463] cannot select note_addrs inside note_addrs due to dimension mismatch [/home/kristbp2/cs296-33fa18-secret/src/note_decoder_full.v:106]
ERROR: [VRFC 10-1040] module note_decoder_full ignored due to previous errors [/home/kristbp2/cs296-33fa18-secret/src/note_decoder_full.v:34]
xvhdl -m64 --relax -prj note_decoder_full_tb_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/kristbp2/cs296-33fa18-secret/music_box.ip_user_files/ipstatic/blk_mem_gen_v8_3_1/simulation/blk_mem_gen_v8_3.vhd" into library blk_mem_gen_v8_3_1
INFO: [VRFC 10-307] analyzing entity blk_mem_axi_regs_fwd_v8_3
INFO: [VRFC 10-307] analyzing entity blk_mem_axi_write_wrapper_beh
INFO: [VRFC 10-307] analyzing entity write_netlist
INFO: [VRFC 10-307] analyzing entity blk_mem_axi_read_wrapper_beh
INFO: [VRFC 10-307] analyzing entity read_netlist
INFO: [VRFC 10-307] analyzing entity blk_mem_gen_v8_3_1_output_stage
INFO: [VRFC 10-307] analyzing entity blk_mem_gen_v8_3_1_softecc_output_reg_stage
INFO: [VRFC 10-307] analyzing entity blk_mem_gen_v8_3_1_mem_module
INFO: [VRFC 10-307] analyzing entity blk_mem_gen_v8_3_1
INFO: [VRFC 10-307] analyzing entity beh_ff_clr
INFO: [VRFC 10-307] analyzing entity beh_ff_ce
INFO: [VRFC 10-307] analyzing entity beh_ff_pre
INFO: [VRFC 10-307] analyzing entity beh_muxf7
INFO: [VRFC 10-307] analyzing entity STATE_LOGIC
INFO: [VRFC 10-163] Analyzing VHDL file "/home/kristbp2/cs296-33fa18-secret/music_box.srcs/sources_1/ip/triangle_wave_mem/sim/triangle_wave_mem.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity triangle_wave_mem
INFO: [VRFC 10-163] Analyzing VHDL file "/home/kristbp2/cs296-33fa18-secret/music_box.srcs/sources_1/ip/square_wave_mem/sim/square_wave_mem.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity square_wave_mem
INFO: [VRFC 10-163] Analyzing VHDL file "/home/kristbp2/cs296-33fa18-secret/music_box.srcs/sources_1/ip/sine_wave_mem/sim/sine_wave_mem.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity sine_wave_mem
INFO: [VRFC 10-163] Analyzing VHDL file "/home/kristbp2/cs296-33fa18-secret/music_box.srcs/sources_1/ip/saw_wave_mem/sim/saw_wave_mem.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity saw_wave_mem
INFO: [VRFC 10-163] Analyzing VHDL file "/home/kristbp2/cs296-33fa18-secret/music_box.ip_user_files/ipstatic/dist_mem_gen_v8_0_9/simulation/dist_mem_gen_v8_0.vhd" into library dist_mem_gen_v8_0_9
INFO: [VRFC 10-307] analyzing entity dist_mem_gen_v8_0_9
INFO: [VRFC 10-163] Analyzing VHDL file "/home/kristbp2/cs296-33fa18-secret/music_box.srcs/sources_1/ip/offset_mem/sim/offset_mem.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity offset_mem
INFO: [VRFC 10-163] Analyzing VHDL file "/home/kristbp2/cs296-33fa18-secret/music_box.srcs/sources_1/ip/length_mem/sim/length_mem.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity length_mem
INFO: [USF-XSim-99] Step results log file:'/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or '/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav/xvlog.log' file for more information.
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 6099.184 ; gain = 0.000 ; free physical = 2757 ; free virtual = 13226
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'note_decoder_full_tb' in fileset 'sim_1'...
INFO: [USF-XSim-25] Exported '/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav/sine_waveform.coe'
INFO: [USF-XSim-25] Exported '/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav/sine_wave_mem.mif'
INFO: [USF-XSim-25] Exported '/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav/triangle_waveform.coe'
INFO: [USF-XSim-25] Exported '/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav/triangle_wave_mem.mif'
INFO: [USF-XSim-25] Exported '/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav/square_waveform.coe'
INFO: [USF-XSim-25] Exported '/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav/square_wave_mem.mif'
INFO: [USF-XSim-25] Exported '/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav/saw_waveform.coe'
INFO: [USF-XSim-25] Exported '/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav/saw_wave_mem.mif'
INFO: [USF-XSim-25] Exported '/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav/waveform_lengths.coe'
INFO: [USF-XSim-25] Exported '/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav/length_mem.mif'
INFO: [USF-XSim-25] Exported '/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav/waveform_offsets.coe'
INFO: [USF-XSim-25] Exported '/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav/offset_mem.mif'
INFO: [USF-XSim-25] Exported '/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav/sine_waveform_offsets.coe'
INFO: [USF-XSim-25] Exported '/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav/sine_waveform_lengths.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in '/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav'
xvlog -m64 --relax -prj note_decoder_full_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/kristbp2/cs296-33fa18-secret/src/modules.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module priority_encoder
INFO: [VRFC 10-311] analyzing module comparator
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-311] analyzing module mux4
INFO: [VRFC 10-311] analyzing module mux8
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/kristbp2/cs296-33fa18-secret/src/register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/kristbp2/cs296-33fa18-secret/src/clock_divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clock_divider
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/kristbp2/cs296-33fa18-secret/src/wave_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wave_counter
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/kristbp2/cs296-33fa18-secret/src/note_decoder_full.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module octave_block_3
INFO: [VRFC 10-311] analyzing module wave_counter_block_3
INFO: [VRFC 10-311] analyzing module combiner_block_3
INFO: [VRFC 10-311] analyzing module mux_counter
INFO: [VRFC 10-311] analyzing module note_decoder_full
INFO: [VRFC 10-2458] undeclared symbol new_clk, assumed default net type wire [/home/kristbp2/cs296-33fa18-secret/src/note_decoder_full.v:36]
INFO: [VRFC 10-2458] undeclared symbol clocks, assumed default net type wire [/home/kristbp2/cs296-33fa18-secret/src/note_decoder_full.v:40]
ERROR: [VRFC 10-46] lengths is already declared [/home/kristbp2/cs296-33fa18-secret/src/note_decoder_full.v:49]
WARNING: [VRFC 10-965] invalid size of integer constant literal [/home/kristbp2/cs296-33fa18-secret/src/note_decoder_full.v:50]
WARNING: [VRFC 10-965] invalid size of integer constant literal [/home/kristbp2/cs296-33fa18-secret/src/note_decoder_full.v:51]
WARNING: [VRFC 10-965] invalid size of integer constant literal [/home/kristbp2/cs296-33fa18-secret/src/note_decoder_full.v:52]
ERROR: [VRFC 10-46] offsets is already declared [/home/kristbp2/cs296-33fa18-secret/src/note_decoder_full.v:61]
WARNING: [VRFC 10-965] invalid size of integer constant literal [/home/kristbp2/cs296-33fa18-secret/src/note_decoder_full.v:62]
WARNING: [VRFC 10-965] invalid size of integer constant literal [/home/kristbp2/cs296-33fa18-secret/src/note_decoder_full.v:63]
WARNING: [VRFC 10-965] invalid size of integer constant literal [/home/kristbp2/cs296-33fa18-secret/src/note_decoder_full.v:64]
ERROR: [VRFC 10-46] sine_waves is already declared [/home/kristbp2/cs296-33fa18-secret/src/note_decoder_full.v:76]
WARNING: [VRFC 10-965] invalid size of integer constant literal [/home/kristbp2/cs296-33fa18-secret/src/note_decoder_full.v:77]
WARNING: [VRFC 10-965] invalid size of integer constant literal [/home/kristbp2/cs296-33fa18-secret/src/note_decoder_full.v:78]
WARNING: [VRFC 10-965] invalid size of integer constant literal [/home/kristbp2/cs296-33fa18-secret/src/note_decoder_full.v:79]
ERROR: [VRFC 10-46] triangle_waves is already declared [/home/kristbp2/cs296-33fa18-secret/src/note_decoder_full.v:87]
WARNING: [VRFC 10-965] invalid size of integer constant literal [/home/kristbp2/cs296-33fa18-secret/src/note_decoder_full.v:88]
WARNING: [VRFC 10-965] invalid size of integer constant literal [/home/kristbp2/cs296-33fa18-secret/src/note_decoder_full.v:89]
WARNING: [VRFC 10-965] invalid size of integer constant literal [/home/kristbp2/cs296-33fa18-secret/src/note_decoder_full.v:90]
ERROR: [VRFC 10-46] square_waves is already declared [/home/kristbp2/cs296-33fa18-secret/src/note_decoder_full.v:98]
WARNING: [VRFC 10-965] invalid size of integer constant literal [/home/kristbp2/cs296-33fa18-secret/src/note_decoder_full.v:99]
WARNING: [VRFC 10-965] invalid size of integer constant literal [/home/kristbp2/cs296-33fa18-secret/src/note_decoder_full.v:100]
WARNING: [VRFC 10-965] invalid size of integer constant literal [/home/kristbp2/cs296-33fa18-secret/src/note_decoder_full.v:101]
ERROR: [VRFC 10-46] saw_waves is already declared [/home/kristbp2/cs296-33fa18-secret/src/note_decoder_full.v:109]
WARNING: [VRFC 10-965] invalid size of integer constant literal [/home/kristbp2/cs296-33fa18-secret/src/note_decoder_full.v:110]
WARNING: [VRFC 10-965] invalid size of integer constant literal [/home/kristbp2/cs296-33fa18-secret/src/note_decoder_full.v:111]
WARNING: [VRFC 10-965] invalid size of integer constant literal [/home/kristbp2/cs296-33fa18-secret/src/note_decoder_full.v:112]
ERROR: [VRFC 10-1304] range is not allowed in a prefix [/home/kristbp2/cs296-33fa18-secret/src/note_decoder_full.v:73]
WARNING: [VRFC 10-463] cannot select note_addrs inside note_addrs due to dimension mismatch [/home/kristbp2/cs296-33fa18-secret/src/note_decoder_full.v:73]
ERROR: [VRFC 10-1304] range is not allowed in a prefix [/home/kristbp2/cs296-33fa18-secret/src/note_decoder_full.v:84]
WARNING: [VRFC 10-463] cannot select note_addrs inside note_addrs due to dimension mismatch [/home/kristbp2/cs296-33fa18-secret/src/note_decoder_full.v:84]
ERROR: [VRFC 10-1304] range is not allowed in a prefix [/home/kristbp2/cs296-33fa18-secret/src/note_decoder_full.v:95]
WARNING: [VRFC 10-463] cannot select note_addrs inside note_addrs due to dimension mismatch [/home/kristbp2/cs296-33fa18-secret/src/note_decoder_full.v:95]
ERROR: [VRFC 10-1304] range is not allowed in a prefix [/home/kristbp2/cs296-33fa18-secret/src/note_decoder_full.v:106]
WARNING: [VRFC 10-463] cannot select note_addrs inside note_addrs due to dimension mismatch [/home/kristbp2/cs296-33fa18-secret/src/note_decoder_full.v:106]
ERROR: [VRFC 10-1040] module note_decoder_full ignored due to previous errors [/home/kristbp2/cs296-33fa18-secret/src/note_decoder_full.v:34]
xvhdl -m64 --relax -prj note_decoder_full_tb_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/kristbp2/cs296-33fa18-secret/music_box.ip_user_files/ipstatic/blk_mem_gen_v8_3_1/simulation/blk_mem_gen_v8_3.vhd" into library blk_mem_gen_v8_3_1
INFO: [VRFC 10-307] analyzing entity blk_mem_axi_regs_fwd_v8_3
INFO: [VRFC 10-307] analyzing entity blk_mem_axi_write_wrapper_beh
INFO: [VRFC 10-307] analyzing entity write_netlist
INFO: [VRFC 10-307] analyzing entity blk_mem_axi_read_wrapper_beh
INFO: [VRFC 10-307] analyzing entity read_netlist
INFO: [VRFC 10-307] analyzing entity blk_mem_gen_v8_3_1_output_stage
INFO: [VRFC 10-307] analyzing entity blk_mem_gen_v8_3_1_softecc_output_reg_stage
INFO: [VRFC 10-307] analyzing entity blk_mem_gen_v8_3_1_mem_module
INFO: [VRFC 10-307] analyzing entity blk_mem_gen_v8_3_1
INFO: [VRFC 10-307] analyzing entity beh_ff_clr
INFO: [VRFC 10-307] analyzing entity beh_ff_ce
INFO: [VRFC 10-307] analyzing entity beh_ff_pre
INFO: [VRFC 10-307] analyzing entity beh_muxf7
INFO: [VRFC 10-307] analyzing entity STATE_LOGIC
INFO: [VRFC 10-163] Analyzing VHDL file "/home/kristbp2/cs296-33fa18-secret/music_box.srcs/sources_1/ip/triangle_wave_mem/sim/triangle_wave_mem.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity triangle_wave_mem
INFO: [VRFC 10-163] Analyzing VHDL file "/home/kristbp2/cs296-33fa18-secret/music_box.srcs/sources_1/ip/square_wave_mem/sim/square_wave_mem.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity square_wave_mem
INFO: [VRFC 10-163] Analyzing VHDL file "/home/kristbp2/cs296-33fa18-secret/music_box.srcs/sources_1/ip/sine_wave_mem/sim/sine_wave_mem.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity sine_wave_mem
INFO: [VRFC 10-163] Analyzing VHDL file "/home/kristbp2/cs296-33fa18-secret/music_box.srcs/sources_1/ip/saw_wave_mem/sim/saw_wave_mem.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity saw_wave_mem
INFO: [VRFC 10-163] Analyzing VHDL file "/home/kristbp2/cs296-33fa18-secret/music_box.ip_user_files/ipstatic/dist_mem_gen_v8_0_9/simulation/dist_mem_gen_v8_0.vhd" into library dist_mem_gen_v8_0_9
INFO: [VRFC 10-307] analyzing entity dist_mem_gen_v8_0_9
INFO: [VRFC 10-163] Analyzing VHDL file "/home/kristbp2/cs296-33fa18-secret/music_box.srcs/sources_1/ip/offset_mem/sim/offset_mem.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity offset_mem
INFO: [VRFC 10-163] Analyzing VHDL file "/home/kristbp2/cs296-33fa18-secret/music_box.srcs/sources_1/ip/length_mem/sim/length_mem.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity length_mem
INFO: [USF-XSim-99] Step results log file:'/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or '/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav/xvlog.log' file for more information.
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'note_decoder_full_tb' in fileset 'sim_1'...
INFO: [USF-XSim-25] Exported '/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav/sine_waveform.coe'
INFO: [USF-XSim-25] Exported '/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav/sine_wave_mem.mif'
INFO: [USF-XSim-25] Exported '/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav/triangle_waveform.coe'
INFO: [USF-XSim-25] Exported '/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav/triangle_wave_mem.mif'
INFO: [USF-XSim-25] Exported '/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav/square_waveform.coe'
INFO: [USF-XSim-25] Exported '/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav/square_wave_mem.mif'
INFO: [USF-XSim-25] Exported '/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav/saw_waveform.coe'
INFO: [USF-XSim-25] Exported '/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav/saw_wave_mem.mif'
INFO: [USF-XSim-25] Exported '/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav/waveform_lengths.coe'
INFO: [USF-XSim-25] Exported '/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav/length_mem.mif'
INFO: [USF-XSim-25] Exported '/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav/waveform_offsets.coe'
INFO: [USF-XSim-25] Exported '/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav/offset_mem.mif'
INFO: [USF-XSim-25] Exported '/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav/sine_waveform_offsets.coe'
INFO: [USF-XSim-25] Exported '/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav/sine_waveform_lengths.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in '/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav'
xvlog -m64 --relax -prj note_decoder_full_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/kristbp2/cs296-33fa18-secret/src/modules.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module priority_encoder
INFO: [VRFC 10-311] analyzing module comparator
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-311] analyzing module mux4
INFO: [VRFC 10-311] analyzing module mux8
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/kristbp2/cs296-33fa18-secret/src/register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/kristbp2/cs296-33fa18-secret/src/clock_divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clock_divider
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/kristbp2/cs296-33fa18-secret/src/wave_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wave_counter
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/kristbp2/cs296-33fa18-secret/src/note_decoder_full.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module octave_block_3
INFO: [VRFC 10-311] analyzing module wave_counter_block_3
INFO: [VRFC 10-311] analyzing module combiner_block_3
INFO: [VRFC 10-311] analyzing module mux_counter
INFO: [VRFC 10-311] analyzing module note_decoder_full
INFO: [VRFC 10-2458] undeclared symbol new_clk, assumed default net type wire [/home/kristbp2/cs296-33fa18-secret/src/note_decoder_full.v:36]
INFO: [VRFC 10-2458] undeclared symbol clocks, assumed default net type wire [/home/kristbp2/cs296-33fa18-secret/src/note_decoder_full.v:40]
WARNING: [VRFC 10-965] invalid size of integer constant literal [/home/kristbp2/cs296-33fa18-secret/src/note_decoder_full.v:50]
WARNING: [VRFC 10-965] invalid size of integer constant literal [/home/kristbp2/cs296-33fa18-secret/src/note_decoder_full.v:51]
WARNING: [VRFC 10-965] invalid size of integer constant literal [/home/kristbp2/cs296-33fa18-secret/src/note_decoder_full.v:52]
WARNING: [VRFC 10-965] invalid size of integer constant literal [/home/kristbp2/cs296-33fa18-secret/src/note_decoder_full.v:62]
WARNING: [VRFC 10-965] invalid size of integer constant literal [/home/kristbp2/cs296-33fa18-secret/src/note_decoder_full.v:63]
WARNING: [VRFC 10-965] invalid size of integer constant literal [/home/kristbp2/cs296-33fa18-secret/src/note_decoder_full.v:64]
WARNING: [VRFC 10-965] invalid size of integer constant literal [/home/kristbp2/cs296-33fa18-secret/src/note_decoder_full.v:77]
WARNING: [VRFC 10-965] invalid size of integer constant literal [/home/kristbp2/cs296-33fa18-secret/src/note_decoder_full.v:78]
WARNING: [VRFC 10-965] invalid size of integer constant literal [/home/kristbp2/cs296-33fa18-secret/src/note_decoder_full.v:79]
WARNING: [VRFC 10-965] invalid size of integer constant literal [/home/kristbp2/cs296-33fa18-secret/src/note_decoder_full.v:88]
WARNING: [VRFC 10-965] invalid size of integer constant literal [/home/kristbp2/cs296-33fa18-secret/src/note_decoder_full.v:89]
WARNING: [VRFC 10-965] invalid size of integer constant literal [/home/kristbp2/cs296-33fa18-secret/src/note_decoder_full.v:90]
WARNING: [VRFC 10-965] invalid size of integer constant literal [/home/kristbp2/cs296-33fa18-secret/src/note_decoder_full.v:99]
WARNING: [VRFC 10-965] invalid size of integer constant literal [/home/kristbp2/cs296-33fa18-secret/src/note_decoder_full.v:100]
WARNING: [VRFC 10-965] invalid size of integer constant literal [/home/kristbp2/cs296-33fa18-secret/src/note_decoder_full.v:101]
WARNING: [VRFC 10-965] invalid size of integer constant literal [/home/kristbp2/cs296-33fa18-secret/src/note_decoder_full.v:110]
WARNING: [VRFC 10-965] invalid size of integer constant literal [/home/kristbp2/cs296-33fa18-secret/src/note_decoder_full.v:111]
WARNING: [VRFC 10-965] invalid size of integer constant literal [/home/kristbp2/cs296-33fa18-secret/src/note_decoder_full.v:112]
ERROR: [VRFC 10-1304] range is not allowed in a prefix [/home/kristbp2/cs296-33fa18-secret/src/note_decoder_full.v:73]
WARNING: [VRFC 10-463] cannot select note_addrs inside note_addrs due to dimension mismatch [/home/kristbp2/cs296-33fa18-secret/src/note_decoder_full.v:73]
ERROR: [VRFC 10-1304] range is not allowed in a prefix [/home/kristbp2/cs296-33fa18-secret/src/note_decoder_full.v:84]
WARNING: [VRFC 10-463] cannot select note_addrs inside note_addrs due to dimension mismatch [/home/kristbp2/cs296-33fa18-secret/src/note_decoder_full.v:84]
ERROR: [VRFC 10-1304] range is not allowed in a prefix [/home/kristbp2/cs296-33fa18-secret/src/note_decoder_full.v:95]
WARNING: [VRFC 10-463] cannot select note_addrs inside note_addrs due to dimension mismatch [/home/kristbp2/cs296-33fa18-secret/src/note_decoder_full.v:95]
ERROR: [VRFC 10-1304] range is not allowed in a prefix [/home/kristbp2/cs296-33fa18-secret/src/note_decoder_full.v:106]
WARNING: [VRFC 10-463] cannot select note_addrs inside note_addrs due to dimension mismatch [/home/kristbp2/cs296-33fa18-secret/src/note_decoder_full.v:106]
ERROR: [VRFC 10-1040] module note_decoder_full ignored due to previous errors [/home/kristbp2/cs296-33fa18-secret/src/note_decoder_full.v:34]
xvhdl -m64 --relax -prj note_decoder_full_tb_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/kristbp2/cs296-33fa18-secret/music_box.ip_user_files/ipstatic/blk_mem_gen_v8_3_1/simulation/blk_mem_gen_v8_3.vhd" into library blk_mem_gen_v8_3_1
INFO: [VRFC 10-307] analyzing entity blk_mem_axi_regs_fwd_v8_3
INFO: [VRFC 10-307] analyzing entity blk_mem_axi_write_wrapper_beh
INFO: [VRFC 10-307] analyzing entity write_netlist
INFO: [VRFC 10-307] analyzing entity blk_mem_axi_read_wrapper_beh
INFO: [VRFC 10-307] analyzing entity read_netlist
INFO: [VRFC 10-307] analyzing entity blk_mem_gen_v8_3_1_output_stage
INFO: [VRFC 10-307] analyzing entity blk_mem_gen_v8_3_1_softecc_output_reg_stage
INFO: [VRFC 10-307] analyzing entity blk_mem_gen_v8_3_1_mem_module
INFO: [VRFC 10-307] analyzing entity blk_mem_gen_v8_3_1
INFO: [VRFC 10-307] analyzing entity beh_ff_clr
INFO: [VRFC 10-307] analyzing entity beh_ff_ce
INFO: [VRFC 10-307] analyzing entity beh_ff_pre
INFO: [VRFC 10-307] analyzing entity beh_muxf7
INFO: [VRFC 10-307] analyzing entity STATE_LOGIC
INFO: [VRFC 10-163] Analyzing VHDL file "/home/kristbp2/cs296-33fa18-secret/music_box.srcs/sources_1/ip/triangle_wave_mem/sim/triangle_wave_mem.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity triangle_wave_mem
INFO: [VRFC 10-163] Analyzing VHDL file "/home/kristbp2/cs296-33fa18-secret/music_box.srcs/sources_1/ip/square_wave_mem/sim/square_wave_mem.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity square_wave_mem
INFO: [VRFC 10-163] Analyzing VHDL file "/home/kristbp2/cs296-33fa18-secret/music_box.srcs/sources_1/ip/sine_wave_mem/sim/sine_wave_mem.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity sine_wave_mem
INFO: [VRFC 10-163] Analyzing VHDL file "/home/kristbp2/cs296-33fa18-secret/music_box.srcs/sources_1/ip/saw_wave_mem/sim/saw_wave_mem.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity saw_wave_mem
INFO: [VRFC 10-163] Analyzing VHDL file "/home/kristbp2/cs296-33fa18-secret/music_box.ip_user_files/ipstatic/dist_mem_gen_v8_0_9/simulation/dist_mem_gen_v8_0.vhd" into library dist_mem_gen_v8_0_9
INFO: [VRFC 10-307] analyzing entity dist_mem_gen_v8_0_9
INFO: [VRFC 10-163] Analyzing VHDL file "/home/kristbp2/cs296-33fa18-secret/music_box.srcs/sources_1/ip/offset_mem/sim/offset_mem.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity offset_mem
INFO: [VRFC 10-163] Analyzing VHDL file "/home/kristbp2/cs296-33fa18-secret/music_box.srcs/sources_1/ip/length_mem/sim/length_mem.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity length_mem
INFO: [USF-XSim-99] Step results log file:'/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or '/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav/xvlog.log' file for more information.
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'note_decoder_full_tb' in fileset 'sim_1'...
INFO: [USF-XSim-25] Exported '/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav/sine_waveform.coe'
INFO: [USF-XSim-25] Exported '/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav/sine_wave_mem.mif'
INFO: [USF-XSim-25] Exported '/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav/triangle_waveform.coe'
INFO: [USF-XSim-25] Exported '/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav/triangle_wave_mem.mif'
INFO: [USF-XSim-25] Exported '/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav/square_waveform.coe'
INFO: [USF-XSim-25] Exported '/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav/square_wave_mem.mif'
INFO: [USF-XSim-25] Exported '/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav/saw_waveform.coe'
INFO: [USF-XSim-25] Exported '/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav/saw_wave_mem.mif'
INFO: [USF-XSim-25] Exported '/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav/waveform_lengths.coe'
INFO: [USF-XSim-25] Exported '/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav/length_mem.mif'
INFO: [USF-XSim-25] Exported '/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav/waveform_offsets.coe'
INFO: [USF-XSim-25] Exported '/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav/offset_mem.mif'
INFO: [USF-XSim-25] Exported '/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav/sine_waveform_offsets.coe'
INFO: [USF-XSim-25] Exported '/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav/sine_waveform_lengths.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in '/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav'
xvlog -m64 --relax -prj note_decoder_full_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/kristbp2/cs296-33fa18-secret/src/modules.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module priority_encoder
INFO: [VRFC 10-311] analyzing module comparator
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-311] analyzing module mux4
INFO: [VRFC 10-311] analyzing module mux8
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/kristbp2/cs296-33fa18-secret/src/register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/kristbp2/cs296-33fa18-secret/src/clock_divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clock_divider
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/kristbp2/cs296-33fa18-secret/src/wave_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wave_counter
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/kristbp2/cs296-33fa18-secret/src/note_decoder_full.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module octave_block_3
INFO: [VRFC 10-311] analyzing module wave_counter_block_3
INFO: [VRFC 10-311] analyzing module combiner_block_3
INFO: [VRFC 10-311] analyzing module mux_counter
INFO: [VRFC 10-311] analyzing module note_decoder_full
INFO: [VRFC 10-2458] undeclared symbol new_clk, assumed default net type wire [/home/kristbp2/cs296-33fa18-secret/src/note_decoder_full.v:36]
INFO: [VRFC 10-2458] undeclared symbol clocks, assumed default net type wire [/home/kristbp2/cs296-33fa18-secret/src/note_decoder_full.v:40]
WARNING: [VRFC 10-965] invalid size of integer constant literal [/home/kristbp2/cs296-33fa18-secret/src/note_decoder_full.v:50]
WARNING: [VRFC 10-965] invalid size of integer constant literal [/home/kristbp2/cs296-33fa18-secret/src/note_decoder_full.v:51]
WARNING: [VRFC 10-965] invalid size of integer constant literal [/home/kristbp2/cs296-33fa18-secret/src/note_decoder_full.v:52]
WARNING: [VRFC 10-965] invalid size of integer constant literal [/home/kristbp2/cs296-33fa18-secret/src/note_decoder_full.v:62]
WARNING: [VRFC 10-965] invalid size of integer constant literal [/home/kristbp2/cs296-33fa18-secret/src/note_decoder_full.v:63]
WARNING: [VRFC 10-965] invalid size of integer constant literal [/home/kristbp2/cs296-33fa18-secret/src/note_decoder_full.v:64]
WARNING: [VRFC 10-965] invalid size of integer constant literal [/home/kristbp2/cs296-33fa18-secret/src/note_decoder_full.v:77]
WARNING: [VRFC 10-965] invalid size of integer constant literal [/home/kristbp2/cs296-33fa18-secret/src/note_decoder_full.v:78]
WARNING: [VRFC 10-965] invalid size of integer constant literal [/home/kristbp2/cs296-33fa18-secret/src/note_decoder_full.v:79]
WARNING: [VRFC 10-965] invalid size of integer constant literal [/home/kristbp2/cs296-33fa18-secret/src/note_decoder_full.v:88]
WARNING: [VRFC 10-965] invalid size of integer constant literal [/home/kristbp2/cs296-33fa18-secret/src/note_decoder_full.v:89]
WARNING: [VRFC 10-965] invalid size of integer constant literal [/home/kristbp2/cs296-33fa18-secret/src/note_decoder_full.v:90]
WARNING: [VRFC 10-965] invalid size of integer constant literal [/home/kristbp2/cs296-33fa18-secret/src/note_decoder_full.v:99]
WARNING: [VRFC 10-965] invalid size of integer constant literal [/home/kristbp2/cs296-33fa18-secret/src/note_decoder_full.v:100]
WARNING: [VRFC 10-965] invalid size of integer constant literal [/home/kristbp2/cs296-33fa18-secret/src/note_decoder_full.v:101]
WARNING: [VRFC 10-965] invalid size of integer constant literal [/home/kristbp2/cs296-33fa18-secret/src/note_decoder_full.v:110]
WARNING: [VRFC 10-965] invalid size of integer constant literal [/home/kristbp2/cs296-33fa18-secret/src/note_decoder_full.v:111]
WARNING: [VRFC 10-965] invalid size of integer constant literal [/home/kristbp2/cs296-33fa18-secret/src/note_decoder_full.v:112]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/kristbp2/cs296-33fa18-secret/src/note_decoder_full_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module note_decoder_full_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
xvhdl -m64 --relax -prj note_decoder_full_tb_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/kristbp2/cs296-33fa18-secret/music_box.ip_user_files/ipstatic/blk_mem_gen_v8_3_1/simulation/blk_mem_gen_v8_3.vhd" into library blk_mem_gen_v8_3_1
INFO: [VRFC 10-307] analyzing entity blk_mem_axi_regs_fwd_v8_3
INFO: [VRFC 10-307] analyzing entity blk_mem_axi_write_wrapper_beh
INFO: [VRFC 10-307] analyzing entity write_netlist
INFO: [VRFC 10-307] analyzing entity blk_mem_axi_read_wrapper_beh
INFO: [VRFC 10-307] analyzing entity read_netlist
INFO: [VRFC 10-307] analyzing entity blk_mem_gen_v8_3_1_output_stage
INFO: [VRFC 10-307] analyzing entity blk_mem_gen_v8_3_1_softecc_output_reg_stage
INFO: [VRFC 10-307] analyzing entity blk_mem_gen_v8_3_1_mem_module
INFO: [VRFC 10-307] analyzing entity blk_mem_gen_v8_3_1
INFO: [VRFC 10-307] analyzing entity beh_ff_clr
INFO: [VRFC 10-307] analyzing entity beh_ff_ce
INFO: [VRFC 10-307] analyzing entity beh_ff_pre
INFO: [VRFC 10-307] analyzing entity beh_muxf7
INFO: [VRFC 10-307] analyzing entity STATE_LOGIC
INFO: [VRFC 10-163] Analyzing VHDL file "/home/kristbp2/cs296-33fa18-secret/music_box.srcs/sources_1/ip/triangle_wave_mem/sim/triangle_wave_mem.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity triangle_wave_mem
INFO: [VRFC 10-163] Analyzing VHDL file "/home/kristbp2/cs296-33fa18-secret/music_box.srcs/sources_1/ip/square_wave_mem/sim/square_wave_mem.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity square_wave_mem
INFO: [VRFC 10-163] Analyzing VHDL file "/home/kristbp2/cs296-33fa18-secret/music_box.srcs/sources_1/ip/sine_wave_mem/sim/sine_wave_mem.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity sine_wave_mem
INFO: [VRFC 10-163] Analyzing VHDL file "/home/kristbp2/cs296-33fa18-secret/music_box.srcs/sources_1/ip/saw_wave_mem/sim/saw_wave_mem.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity saw_wave_mem
INFO: [VRFC 10-163] Analyzing VHDL file "/home/kristbp2/cs296-33fa18-secret/music_box.ip_user_files/ipstatic/dist_mem_gen_v8_0_9/simulation/dist_mem_gen_v8_0.vhd" into library dist_mem_gen_v8_0_9
INFO: [VRFC 10-307] analyzing entity dist_mem_gen_v8_0_9
INFO: [VRFC 10-163] Analyzing VHDL file "/home/kristbp2/cs296-33fa18-secret/music_box.srcs/sources_1/ip/offset_mem/sim/offset_mem.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity offset_mem
INFO: [VRFC 10-163] Analyzing VHDL file "/home/kristbp2/cs296-33fa18-secret/music_box.srcs/sources_1/ip/length_mem/sim/length_mem.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity length_mem
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav'
Vivado Simulator 2015.4
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: /software/xilinx-2015/Vivado/2015.4/bin/unwrapped/lnx64.o/xelab -wto b500bd346b0149adb8c4abe2bee709e8 --debug typical --relax --mt 8 -L xil_defaultlib -L blk_mem_gen_v8_3_1 -L dist_mem_gen_v8_0_9 -L unisims_ver -L unimacro_ver -L secureip --snapshot note_decoder_full_tb_behav xil_defaultlib.note_decoder_full_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
ERROR: [VRFC 10-1047] module instantiation should have an instance name [/home/kristbp2/cs296-33fa18-secret/src/note_decoder_full.v:40]
ERROR: [VRFC 10-2063] Module <mux_counter> not found while processing module instance <lengths_mux_counter> [/home/kristbp2/cs296-33fa18-secret/src/note_decoder_full.v:44]
ERROR: [VRFC 10-2063] Module <mux4> not found while processing module instance <lengths_mux> [/home/kristbp2/cs296-33fa18-secret/src/note_decoder_full.v:46]
ERROR: [VRFC 10-2063] Module <length_mem> not found while processing module instance <lengths_mem> [/home/kristbp2/cs296-33fa18-secret/src/note_decoder_full.v:49]
ERROR: [VRFC 10-2063] Module <register> not found while processing module instance <lengths_reg_1> [/home/kristbp2/cs296-33fa18-secret/src/note_decoder_full.v:50]
ERROR: [VRFC 10-2063] Module <offset_mem> not found while processing module instance <offsets_mem> [/home/kristbp2/cs296-33fa18-secret/src/note_decoder_full.v:61]
ERROR: [VRFC 10-2063] Module <wave_counter_block_3> not found while processing module instance <wcb3> [/home/kristbp2/cs296-33fa18-secret/src/note_decoder_full.v:67]
ERROR: [VRFC 10-2063] Module <sine_wave_mem> not found while processing module instance <sine_waves_mem> [/home/kristbp2/cs296-33fa18-secret/src/note_decoder_full.v:76]
ERROR: [VRFC 10-2063] Module <triangle_wave_mem> not found while processing module instance <triangle_waves_mem> [/home/kristbp2/cs296-33fa18-secret/src/note_decoder_full.v:87]
ERROR: [VRFC 10-2063] Module <square_wave_mem> not found while processing module instance <square_waves_mem> [/home/kristbp2/cs296-33fa18-secret/src/note_decoder_full.v:98]
ERROR: [VRFC 10-2063] Module <saw_wave_mem> not found while processing module instance <saw_waves_mem> [/home/kristbp2/cs296-33fa18-secret/src/note_decoder_full.v:109]
ERROR: [VRFC 10-2063] Module <combiner_block_3> not found while processing module instance <cb3> [/home/kristbp2/cs296-33fa18-secret/src/note_decoder_full.v:114]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-99] Step results log file:'/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or '/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav/elaborate.log' file for more information.
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'note_decoder_full_tb' in fileset 'sim_1'...
INFO: [USF-XSim-25] Exported '/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav/sine_waveform.coe'
INFO: [USF-XSim-25] Exported '/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav/sine_wave_mem.mif'
INFO: [USF-XSim-25] Exported '/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav/triangle_waveform.coe'
INFO: [USF-XSim-25] Exported '/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav/triangle_wave_mem.mif'
INFO: [USF-XSim-25] Exported '/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav/square_waveform.coe'
INFO: [USF-XSim-25] Exported '/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav/square_wave_mem.mif'
INFO: [USF-XSim-25] Exported '/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav/saw_waveform.coe'
INFO: [USF-XSim-25] Exported '/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav/saw_wave_mem.mif'
INFO: [USF-XSim-25] Exported '/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav/waveform_lengths.coe'
INFO: [USF-XSim-25] Exported '/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav/length_mem.mif'
INFO: [USF-XSim-25] Exported '/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav/waveform_offsets.coe'
INFO: [USF-XSim-25] Exported '/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav/offset_mem.mif'
INFO: [USF-XSim-25] Exported '/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav/sine_waveform_offsets.coe'
INFO: [USF-XSim-25] Exported '/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav/sine_waveform_lengths.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in '/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav'
xvlog -m64 --relax -prj note_decoder_full_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/kristbp2/cs296-33fa18-secret/src/modules.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module priority_encoder
INFO: [VRFC 10-311] analyzing module comparator
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-311] analyzing module mux4
INFO: [VRFC 10-311] analyzing module mux8
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/kristbp2/cs296-33fa18-secret/src/register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/kristbp2/cs296-33fa18-secret/src/clock_divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clock_divider
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/kristbp2/cs296-33fa18-secret/src/wave_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wave_counter
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/kristbp2/cs296-33fa18-secret/src/note_decoder_full.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module octave_block_3
INFO: [VRFC 10-311] analyzing module wave_counter_block_3
INFO: [VRFC 10-311] analyzing module combiner_block_3
INFO: [VRFC 10-311] analyzing module mux_counter
INFO: [VRFC 10-311] analyzing module note_decoder_full
INFO: [VRFC 10-2458] undeclared symbol new_clk, assumed default net type wire [/home/kristbp2/cs296-33fa18-secret/src/note_decoder_full.v:36]
INFO: [VRFC 10-2458] undeclared symbol clocks, assumed default net type wire [/home/kristbp2/cs296-33fa18-secret/src/note_decoder_full.v:40]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/kristbp2/cs296-33fa18-secret/src/note_decoder_full_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module note_decoder_full_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
xvhdl -m64 --relax -prj note_decoder_full_tb_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/kristbp2/cs296-33fa18-secret/music_box.ip_user_files/ipstatic/blk_mem_gen_v8_3_1/simulation/blk_mem_gen_v8_3.vhd" into library blk_mem_gen_v8_3_1
INFO: [VRFC 10-307] analyzing entity blk_mem_axi_regs_fwd_v8_3
INFO: [VRFC 10-307] analyzing entity blk_mem_axi_write_wrapper_beh
INFO: [VRFC 10-307] analyzing entity write_netlist
INFO: [VRFC 10-307] analyzing entity blk_mem_axi_read_wrapper_beh
INFO: [VRFC 10-307] analyzing entity read_netlist
INFO: [VRFC 10-307] analyzing entity blk_mem_gen_v8_3_1_output_stage
INFO: [VRFC 10-307] analyzing entity blk_mem_gen_v8_3_1_softecc_output_reg_stage
INFO: [VRFC 10-307] analyzing entity blk_mem_gen_v8_3_1_mem_module
INFO: [VRFC 10-307] analyzing entity blk_mem_gen_v8_3_1
INFO: [VRFC 10-307] analyzing entity beh_ff_clr
INFO: [VRFC 10-307] analyzing entity beh_ff_ce
INFO: [VRFC 10-307] analyzing entity beh_ff_pre
INFO: [VRFC 10-307] analyzing entity beh_muxf7
INFO: [VRFC 10-307] analyzing entity STATE_LOGIC
INFO: [VRFC 10-163] Analyzing VHDL file "/home/kristbp2/cs296-33fa18-secret/music_box.srcs/sources_1/ip/triangle_wave_mem/sim/triangle_wave_mem.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity triangle_wave_mem
INFO: [VRFC 10-163] Analyzing VHDL file "/home/kristbp2/cs296-33fa18-secret/music_box.srcs/sources_1/ip/square_wave_mem/sim/square_wave_mem.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity square_wave_mem
INFO: [VRFC 10-163] Analyzing VHDL file "/home/kristbp2/cs296-33fa18-secret/music_box.srcs/sources_1/ip/sine_wave_mem/sim/sine_wave_mem.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity sine_wave_mem
INFO: [VRFC 10-163] Analyzing VHDL file "/home/kristbp2/cs296-33fa18-secret/music_box.srcs/sources_1/ip/saw_wave_mem/sim/saw_wave_mem.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity saw_wave_mem
INFO: [VRFC 10-163] Analyzing VHDL file "/home/kristbp2/cs296-33fa18-secret/music_box.ip_user_files/ipstatic/dist_mem_gen_v8_0_9/simulation/dist_mem_gen_v8_0.vhd" into library dist_mem_gen_v8_0_9
INFO: [VRFC 10-307] analyzing entity dist_mem_gen_v8_0_9
INFO: [VRFC 10-163] Analyzing VHDL file "/home/kristbp2/cs296-33fa18-secret/music_box.srcs/sources_1/ip/offset_mem/sim/offset_mem.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity offset_mem
INFO: [VRFC 10-163] Analyzing VHDL file "/home/kristbp2/cs296-33fa18-secret/music_box.srcs/sources_1/ip/length_mem/sim/length_mem.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity length_mem
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav'
Vivado Simulator 2015.4
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: /software/xilinx-2015/Vivado/2015.4/bin/unwrapped/lnx64.o/xelab -wto b500bd346b0149adb8c4abe2bee709e8 --debug typical --relax --mt 8 -L xil_defaultlib -L blk_mem_gen_v8_3_1 -L dist_mem_gen_v8_0_9 -L unisims_ver -L unimacro_ver -L secureip --snapshot note_decoder_full_tb_behav xil_defaultlib.note_decoder_full_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
ERROR: [VRFC 10-2063] Module <octave_decdoer> not found while processing module instance <dec1> [/home/kristbp2/cs296-33fa18-secret/src/note_decoder_full.v:3]
ERROR: [VRFC 10-2063] Module <mux_counter> not found while processing module instance <lengths_mux_counter> [/home/kristbp2/cs296-33fa18-secret/src/note_decoder_full.v:44]
ERROR: [VRFC 10-2063] Module <mux4> not found while processing module instance <lengths_mux> [/home/kristbp2/cs296-33fa18-secret/src/note_decoder_full.v:46]
ERROR: [VRFC 10-2063] Module <length_mem> not found while processing module instance <lengths_mem> [/home/kristbp2/cs296-33fa18-secret/src/note_decoder_full.v:49]
ERROR: [VRFC 10-2063] Module <register> not found while processing module instance <lengths_reg_1> [/home/kristbp2/cs296-33fa18-secret/src/note_decoder_full.v:50]
ERROR: [VRFC 10-2063] Module <offset_mem> not found while processing module instance <offsets_mem> [/home/kristbp2/cs296-33fa18-secret/src/note_decoder_full.v:61]
ERROR: [VRFC 10-2063] Module <wave_counter_block_3> not found while processing module instance <wcb3> [/home/kristbp2/cs296-33fa18-secret/src/note_decoder_full.v:67]
ERROR: [VRFC 10-2063] Module <sine_wave_mem> not found while processing module instance <sine_waves_mem> [/home/kristbp2/cs296-33fa18-secret/src/note_decoder_full.v:76]
ERROR: [VRFC 10-2063] Module <triangle_wave_mem> not found while processing module instance <triangle_waves_mem> [/home/kristbp2/cs296-33fa18-secret/src/note_decoder_full.v:87]
ERROR: [VRFC 10-2063] Module <square_wave_mem> not found while processing module instance <square_waves_mem> [/home/kristbp2/cs296-33fa18-secret/src/note_decoder_full.v:98]
ERROR: [VRFC 10-2063] Module <saw_wave_mem> not found while processing module instance <saw_waves_mem> [/home/kristbp2/cs296-33fa18-secret/src/note_decoder_full.v:109]
ERROR: [VRFC 10-2063] Module <combiner_block_3> not found while processing module instance <cb3> [/home/kristbp2/cs296-33fa18-secret/src/note_decoder_full.v:114]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-99] Step results log file:'/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or '/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav/elaborate.log' file for more information.
update_compile_order -fileset sources_1
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'note_decoder_full_tb' in fileset 'sim_1'...
INFO: [USF-XSim-25] Exported '/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav/sine_waveform.coe'
INFO: [USF-XSim-25] Exported '/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav/sine_wave_mem.mif'
INFO: [USF-XSim-25] Exported '/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav/triangle_waveform.coe'
INFO: [USF-XSim-25] Exported '/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav/triangle_wave_mem.mif'
INFO: [USF-XSim-25] Exported '/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav/square_waveform.coe'
INFO: [USF-XSim-25] Exported '/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav/square_wave_mem.mif'
INFO: [USF-XSim-25] Exported '/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav/saw_waveform.coe'
INFO: [USF-XSim-25] Exported '/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav/saw_wave_mem.mif'
INFO: [USF-XSim-25] Exported '/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav/waveform_lengths.coe'
INFO: [USF-XSim-25] Exported '/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav/length_mem.mif'
INFO: [USF-XSim-25] Exported '/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav/waveform_offsets.coe'
INFO: [USF-XSim-25] Exported '/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav/offset_mem.mif'
INFO: [USF-XSim-25] Exported '/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav/sine_waveform_offsets.coe'
INFO: [USF-XSim-25] Exported '/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav/sine_waveform_lengths.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in '/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav'
xvlog -m64 --relax -prj note_decoder_full_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/kristbp2/cs296-33fa18-secret/src/modules.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module priority_encoder
INFO: [VRFC 10-311] analyzing module comparator
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-311] analyzing module mux4
INFO: [VRFC 10-311] analyzing module mux8
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/kristbp2/cs296-33fa18-secret/src/register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/kristbp2/cs296-33fa18-secret/src/octave_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module octave_decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/kristbp2/cs296-33fa18-secret/src/clock_divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clock_divider
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/kristbp2/cs296-33fa18-secret/src/wave_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wave_counter
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/kristbp2/cs296-33fa18-secret/src/note_decoder_full.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module octave_block_3
INFO: [VRFC 10-311] analyzing module wave_counter_block_3
INFO: [VRFC 10-311] analyzing module combiner_block_3
INFO: [VRFC 10-311] analyzing module mux_counter
INFO: [VRFC 10-311] analyzing module note_decoder_full
INFO: [VRFC 10-2458] undeclared symbol new_clk, assumed default net type wire [/home/kristbp2/cs296-33fa18-secret/src/note_decoder_full.v:36]
INFO: [VRFC 10-2458] undeclared symbol clocks, assumed default net type wire [/home/kristbp2/cs296-33fa18-secret/src/note_decoder_full.v:40]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/kristbp2/cs296-33fa18-secret/src/note_decoder_full_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module note_decoder_full_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
xvhdl -m64 --relax -prj note_decoder_full_tb_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/kristbp2/cs296-33fa18-secret/music_box.ip_user_files/ipstatic/blk_mem_gen_v8_3_1/simulation/blk_mem_gen_v8_3.vhd" into library blk_mem_gen_v8_3_1
INFO: [VRFC 10-307] analyzing entity blk_mem_axi_regs_fwd_v8_3
INFO: [VRFC 10-307] analyzing entity blk_mem_axi_write_wrapper_beh
INFO: [VRFC 10-307] analyzing entity write_netlist
INFO: [VRFC 10-307] analyzing entity blk_mem_axi_read_wrapper_beh
INFO: [VRFC 10-307] analyzing entity read_netlist
INFO: [VRFC 10-307] analyzing entity blk_mem_gen_v8_3_1_output_stage
INFO: [VRFC 10-307] analyzing entity blk_mem_gen_v8_3_1_softecc_output_reg_stage
INFO: [VRFC 10-307] analyzing entity blk_mem_gen_v8_3_1_mem_module
INFO: [VRFC 10-307] analyzing entity blk_mem_gen_v8_3_1
INFO: [VRFC 10-307] analyzing entity beh_ff_clr
INFO: [VRFC 10-307] analyzing entity beh_ff_ce
INFO: [VRFC 10-307] analyzing entity beh_ff_pre
INFO: [VRFC 10-307] analyzing entity beh_muxf7
INFO: [VRFC 10-307] analyzing entity STATE_LOGIC
INFO: [VRFC 10-163] Analyzing VHDL file "/home/kristbp2/cs296-33fa18-secret/music_box.srcs/sources_1/ip/triangle_wave_mem/sim/triangle_wave_mem.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity triangle_wave_mem
INFO: [VRFC 10-163] Analyzing VHDL file "/home/kristbp2/cs296-33fa18-secret/music_box.srcs/sources_1/ip/square_wave_mem/sim/square_wave_mem.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity square_wave_mem
INFO: [VRFC 10-163] Analyzing VHDL file "/home/kristbp2/cs296-33fa18-secret/music_box.srcs/sources_1/ip/sine_wave_mem/sim/sine_wave_mem.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity sine_wave_mem
INFO: [VRFC 10-163] Analyzing VHDL file "/home/kristbp2/cs296-33fa18-secret/music_box.srcs/sources_1/ip/saw_wave_mem/sim/saw_wave_mem.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity saw_wave_mem
INFO: [VRFC 10-163] Analyzing VHDL file "/home/kristbp2/cs296-33fa18-secret/music_box.ip_user_files/ipstatic/dist_mem_gen_v8_0_9/simulation/dist_mem_gen_v8_0.vhd" into library dist_mem_gen_v8_0_9
INFO: [VRFC 10-307] analyzing entity dist_mem_gen_v8_0_9
INFO: [VRFC 10-163] Analyzing VHDL file "/home/kristbp2/cs296-33fa18-secret/music_box.srcs/sources_1/ip/offset_mem/sim/offset_mem.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity offset_mem
INFO: [VRFC 10-163] Analyzing VHDL file "/home/kristbp2/cs296-33fa18-secret/music_box.srcs/sources_1/ip/length_mem/sim/length_mem.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity length_mem
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav'
Vivado Simulator 2015.4
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: /software/xilinx-2015/Vivado/2015.4/bin/unwrapped/lnx64.o/xelab -wto b500bd346b0149adb8c4abe2bee709e8 --debug typical --relax --mt 8 -L xil_defaultlib -L blk_mem_gen_v8_3_1 -L dist_mem_gen_v8_0_9 -L unisims_ver -L unimacro_ver -L secureip --snapshot note_decoder_full_tb_behav xil_defaultlib.note_decoder_full_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
ERROR: [VRFC 10-529] concurrent assignment to a non-net enable is not permitted [/home/kristbp2/cs296-33fa18-secret/src/note_decoder_full_tb.v:10]
ERROR: [VRFC 10-29] note_decoder_full expects 3 arguments [/home/kristbp2/cs296-33fa18-secret/src/note_decoder_full_tb.v:10]
WARNING: [VRFC 10-278] actual bit length 27 differs from formal bit length 1 for port clk [/home/kristbp2/cs296-33fa18-secret/src/note_decoder_full_tb.v:10]
WARNING: [VRFC 10-278] actual bit length 44 differs from formal bit length 16 for port div_amt [/home/kristbp2/cs296-33fa18-secret/src/note_decoder_full.v:11]
WARNING: [VRFC 10-278] actual bit length 44 differs from formal bit length 16 for port div_amt [/home/kristbp2/cs296-33fa18-secret/src/note_decoder_full.v:12]
WARNING: [VRFC 10-278] actual bit length 44 differs from formal bit length 16 for port div_amt [/home/kristbp2/cs296-33fa18-secret/src/note_decoder_full.v:13]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 3 for port clocks [/home/kristbp2/cs296-33fa18-secret/src/note_decoder_full.v:40]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 2 for port d [/home/kristbp2/cs296-33fa18-secret/src/note_decoder_full.v:31]
WARNING: [VRFC 10-278] actual bit length 4 differs from formal bit length 12 for port in0 [/home/kristbp2/cs296-33fa18-secret/src/note_decoder_full.v:46]
WARNING: [VRFC 10-278] actual bit length 12 differs from formal bit length 32 for port in0 [/home/kristbp2/cs296-33fa18-secret/src/modules.v:55]
WARNING: [VRFC 10-278] actual bit length 12 differs from formal bit length 32 for port in0 [/home/kristbp2/cs296-33fa18-secret/src/modules.v:56]
WARNING: [VRFC 10-278] actual bit length 12 differs from formal bit length 32 for port in0 [/home/kristbp2/cs296-33fa18-secret/src/modules.v:57]
WARNING: [VRFC 10-278] actual bit length 4 differs from formal bit length 12 for port in0 [/home/kristbp2/cs296-33fa18-secret/src/note_decoder_full.v:58]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 3 for port clocks [/home/kristbp2/cs296-33fa18-secret/src/note_decoder_full.v:67]
WARNING: [VRFC 10-278] actual bit length 12 differs from formal bit length 8 for port q [/home/kristbp2/cs296-33fa18-secret/src/note_decoder_full.v:77]
WARNING: [VRFC 10-278] actual bit length 12 differs from formal bit length 8 for port q [/home/kristbp2/cs296-33fa18-secret/src/note_decoder_full.v:78]
WARNING: [VRFC 10-278] actual bit length 12 differs from formal bit length 8 for port q [/home/kristbp2/cs296-33fa18-secret/src/note_decoder_full.v:79]
WARNING: [VRFC 10-278] actual bit length 12 differs from formal bit length 8 for port q [/home/kristbp2/cs296-33fa18-secret/src/note_decoder_full.v:88]
WARNING: [VRFC 10-278] actual bit length 12 differs from formal bit length 8 for port q [/home/kristbp2/cs296-33fa18-secret/src/note_decoder_full.v:89]
WARNING: [VRFC 10-278] actual bit length 12 differs from formal bit length 8 for port q [/home/kristbp2/cs296-33fa18-secret/src/note_decoder_full.v:90]
WARNING: [VRFC 10-278] actual bit length 12 differs from formal bit length 8 for port q [/home/kristbp2/cs296-33fa18-secret/src/note_decoder_full.v:99]
WARNING: [VRFC 10-278] actual bit length 12 differs from formal bit length 8 for port q [/home/kristbp2/cs296-33fa18-secret/src/note_decoder_full.v:100]
WARNING: [VRFC 10-278] actual bit length 12 differs from formal bit length 8 for port q [/home/kristbp2/cs296-33fa18-secret/src/note_decoder_full.v:101]
WARNING: [VRFC 10-278] actual bit length 12 differs from formal bit length 8 for port q [/home/kristbp2/cs296-33fa18-secret/src/note_decoder_full.v:110]
WARNING: [VRFC 10-278] actual bit length 12 differs from formal bit length 8 for port q [/home/kristbp2/cs296-33fa18-secret/src/note_decoder_full.v:111]
WARNING: [VRFC 10-278] actual bit length 12 differs from formal bit length 8 for port q [/home/kristbp2/cs296-33fa18-secret/src/note_decoder_full.v:112]
WARNING: [VRFC 10-597] element index 35 into sine_waves is out of bounds [/home/kristbp2/cs296-33fa18-secret/src/note_decoder_full.v:79]
WARNING: [VRFC 10-597] element index 35 into triangle_waves is out of bounds [/home/kristbp2/cs296-33fa18-secret/src/note_decoder_full.v:90]
WARNING: [VRFC 10-597] element index 35 into square_waves is out of bounds [/home/kristbp2/cs296-33fa18-secret/src/note_decoder_full.v:101]
WARNING: [VRFC 10-597] element index 35 into saw_waves is out of bounds [/home/kristbp2/cs296-33fa18-secret/src/note_decoder_full.v:112]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-99] Step results log file:'/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or '/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav/elaborate.log' file for more information.
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'note_decoder_full_tb' in fileset 'sim_1'...
INFO: [USF-XSim-25] Exported '/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav/sine_waveform.coe'
INFO: [USF-XSim-25] Exported '/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav/sine_wave_mem.mif'
INFO: [USF-XSim-25] Exported '/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav/triangle_waveform.coe'
INFO: [USF-XSim-25] Exported '/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav/triangle_wave_mem.mif'
INFO: [USF-XSim-25] Exported '/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav/square_waveform.coe'
INFO: [USF-XSim-25] Exported '/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav/square_wave_mem.mif'
INFO: [USF-XSim-25] Exported '/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav/saw_waveform.coe'
INFO: [USF-XSim-25] Exported '/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav/saw_wave_mem.mif'
INFO: [USF-XSim-25] Exported '/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav/waveform_lengths.coe'
INFO: [USF-XSim-25] Exported '/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav/length_mem.mif'
INFO: [USF-XSim-25] Exported '/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav/waveform_offsets.coe'
INFO: [USF-XSim-25] Exported '/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav/offset_mem.mif'
INFO: [USF-XSim-25] Exported '/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav/sine_waveform_offsets.coe'
INFO: [USF-XSim-25] Exported '/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav/sine_waveform_lengths.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in '/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav'
xvlog -m64 --relax -prj note_decoder_full_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/kristbp2/cs296-33fa18-secret/src/modules.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module priority_encoder
INFO: [VRFC 10-311] analyzing module comparator
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-311] analyzing module mux4
INFO: [VRFC 10-311] analyzing module mux8
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/kristbp2/cs296-33fa18-secret/src/register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/kristbp2/cs296-33fa18-secret/src/octave_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module octave_decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/kristbp2/cs296-33fa18-secret/src/clock_divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clock_divider
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/kristbp2/cs296-33fa18-secret/src/wave_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wave_counter
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/kristbp2/cs296-33fa18-secret/src/note_decoder_full.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module octave_block_3
INFO: [VRFC 10-311] analyzing module wave_counter_block_3
INFO: [VRFC 10-311] analyzing module combiner_block_3
INFO: [VRFC 10-311] analyzing module mux_counter
INFO: [VRFC 10-311] analyzing module note_decoder_full
INFO: [VRFC 10-2458] undeclared symbol new_clk, assumed default net type wire [/home/kristbp2/cs296-33fa18-secret/src/note_decoder_full.v:36]
INFO: [VRFC 10-2458] undeclared symbol clocks, assumed default net type wire [/home/kristbp2/cs296-33fa18-secret/src/note_decoder_full.v:40]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/kristbp2/cs296-33fa18-secret/src/note_decoder_full_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module note_decoder_full_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
xvhdl -m64 --relax -prj note_decoder_full_tb_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/kristbp2/cs296-33fa18-secret/music_box.ip_user_files/ipstatic/blk_mem_gen_v8_3_1/simulation/blk_mem_gen_v8_3.vhd" into library blk_mem_gen_v8_3_1
INFO: [VRFC 10-307] analyzing entity blk_mem_axi_regs_fwd_v8_3
INFO: [VRFC 10-307] analyzing entity blk_mem_axi_write_wrapper_beh
INFO: [VRFC 10-307] analyzing entity write_netlist
INFO: [VRFC 10-307] analyzing entity blk_mem_axi_read_wrapper_beh
INFO: [VRFC 10-307] analyzing entity read_netlist
INFO: [VRFC 10-307] analyzing entity blk_mem_gen_v8_3_1_output_stage
INFO: [VRFC 10-307] analyzing entity blk_mem_gen_v8_3_1_softecc_output_reg_stage
INFO: [VRFC 10-307] analyzing entity blk_mem_gen_v8_3_1_mem_module
INFO: [VRFC 10-307] analyzing entity blk_mem_gen_v8_3_1
INFO: [VRFC 10-307] analyzing entity beh_ff_clr
INFO: [VRFC 10-307] analyzing entity beh_ff_ce
INFO: [VRFC 10-307] analyzing entity beh_ff_pre
INFO: [VRFC 10-307] analyzing entity beh_muxf7
INFO: [VRFC 10-307] analyzing entity STATE_LOGIC
INFO: [VRFC 10-163] Analyzing VHDL file "/home/kristbp2/cs296-33fa18-secret/music_box.srcs/sources_1/ip/triangle_wave_mem/sim/triangle_wave_mem.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity triangle_wave_mem
INFO: [VRFC 10-163] Analyzing VHDL file "/home/kristbp2/cs296-33fa18-secret/music_box.srcs/sources_1/ip/square_wave_mem/sim/square_wave_mem.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity square_wave_mem
INFO: [VRFC 10-163] Analyzing VHDL file "/home/kristbp2/cs296-33fa18-secret/music_box.srcs/sources_1/ip/sine_wave_mem/sim/sine_wave_mem.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity sine_wave_mem
INFO: [VRFC 10-163] Analyzing VHDL file "/home/kristbp2/cs296-33fa18-secret/music_box.srcs/sources_1/ip/saw_wave_mem/sim/saw_wave_mem.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity saw_wave_mem
INFO: [VRFC 10-163] Analyzing VHDL file "/home/kristbp2/cs296-33fa18-secret/music_box.ip_user_files/ipstatic/dist_mem_gen_v8_0_9/simulation/dist_mem_gen_v8_0.vhd" into library dist_mem_gen_v8_0_9
INFO: [VRFC 10-307] analyzing entity dist_mem_gen_v8_0_9
INFO: [VRFC 10-163] Analyzing VHDL file "/home/kristbp2/cs296-33fa18-secret/music_box.srcs/sources_1/ip/offset_mem/sim/offset_mem.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity offset_mem
INFO: [VRFC 10-163] Analyzing VHDL file "/home/kristbp2/cs296-33fa18-secret/music_box.srcs/sources_1/ip/length_mem/sim/length_mem.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity length_mem
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav'
Vivado Simulator 2015.4
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: /software/xilinx-2015/Vivado/2015.4/bin/unwrapped/lnx64.o/xelab -wto b500bd346b0149adb8c4abe2bee709e8 --debug typical --relax --mt 8 -L xil_defaultlib -L blk_mem_gen_v8_3_1 -L dist_mem_gen_v8_0_9 -L unisims_ver -L unimacro_ver -L secureip --snapshot note_decoder_full_tb_behav xil_defaultlib.note_decoder_full_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
ERROR: [VRFC 10-529] concurrent assignment to a non-net enable is not permitted [/home/kristbp2/cs296-33fa18-secret/src/note_decoder_full_tb.v:10]
ERROR: [VRFC 10-29] note_decoder_full expects 3 arguments [/home/kristbp2/cs296-33fa18-secret/src/note_decoder_full_tb.v:10]
WARNING: [VRFC 10-278] actual bit length 27 differs from formal bit length 1 for port clk [/home/kristbp2/cs296-33fa18-secret/src/note_decoder_full_tb.v:10]
WARNING: [VRFC 10-278] actual bit length 44 differs from formal bit length 16 for port div_amt [/home/kristbp2/cs296-33fa18-secret/src/note_decoder_full.v:11]
WARNING: [VRFC 10-278] actual bit length 44 differs from formal bit length 16 for port div_amt [/home/kristbp2/cs296-33fa18-secret/src/note_decoder_full.v:12]
WARNING: [VRFC 10-278] actual bit length 44 differs from formal bit length 16 for port div_amt [/home/kristbp2/cs296-33fa18-secret/src/note_decoder_full.v:13]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 3 for port clocks [/home/kristbp2/cs296-33fa18-secret/src/note_decoder_full.v:40]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 2 for port d [/home/kristbp2/cs296-33fa18-secret/src/note_decoder_full.v:31]
WARNING: [VRFC 10-278] actual bit length 4 differs from formal bit length 12 for port in0 [/home/kristbp2/cs296-33fa18-secret/src/note_decoder_full.v:46]
WARNING: [VRFC 10-278] actual bit length 12 differs from formal bit length 32 for port in0 [/home/kristbp2/cs296-33fa18-secret/src/modules.v:55]
WARNING: [VRFC 10-278] actual bit length 12 differs from formal bit length 32 for port in0 [/home/kristbp2/cs296-33fa18-secret/src/modules.v:56]
WARNING: [VRFC 10-278] actual bit length 12 differs from formal bit length 32 for port in0 [/home/kristbp2/cs296-33fa18-secret/src/modules.v:57]
WARNING: [VRFC 10-278] actual bit length 4 differs from formal bit length 12 for port in0 [/home/kristbp2/cs296-33fa18-secret/src/note_decoder_full.v:58]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 3 for port clocks [/home/kristbp2/cs296-33fa18-secret/src/note_decoder_full.v:67]
WARNING: [VRFC 10-278] actual bit length 12 differs from formal bit length 8 for port q [/home/kristbp2/cs296-33fa18-secret/src/note_decoder_full.v:77]
WARNING: [VRFC 10-278] actual bit length 12 differs from formal bit length 8 for port q [/home/kristbp2/cs296-33fa18-secret/src/note_decoder_full.v:78]
WARNING: [VRFC 10-278] actual bit length 12 differs from formal bit length 8 for port q [/home/kristbp2/cs296-33fa18-secret/src/note_decoder_full.v:79]
WARNING: [VRFC 10-278] actual bit length 12 differs from formal bit length 8 for port q [/home/kristbp2/cs296-33fa18-secret/src/note_decoder_full.v:88]
WARNING: [VRFC 10-278] actual bit length 12 differs from formal bit length 8 for port q [/home/kristbp2/cs296-33fa18-secret/src/note_decoder_full.v:89]
WARNING: [VRFC 10-278] actual bit length 12 differs from formal bit length 8 for port q [/home/kristbp2/cs296-33fa18-secret/src/note_decoder_full.v:90]
WARNING: [VRFC 10-278] actual bit length 12 differs from formal bit length 8 for port q [/home/kristbp2/cs296-33fa18-secret/src/note_decoder_full.v:99]
WARNING: [VRFC 10-278] actual bit length 12 differs from formal bit length 8 for port q [/home/kristbp2/cs296-33fa18-secret/src/note_decoder_full.v:100]
WARNING: [VRFC 10-278] actual bit length 12 differs from formal bit length 8 for port q [/home/kristbp2/cs296-33fa18-secret/src/note_decoder_full.v:101]
WARNING: [VRFC 10-278] actual bit length 12 differs from formal bit length 8 for port q [/home/kristbp2/cs296-33fa18-secret/src/note_decoder_full.v:110]
WARNING: [VRFC 10-278] actual bit length 12 differs from formal bit length 8 for port q [/home/kristbp2/cs296-33fa18-secret/src/note_decoder_full.v:111]
WARNING: [VRFC 10-278] actual bit length 12 differs from formal bit length 8 for port q [/home/kristbp2/cs296-33fa18-secret/src/note_decoder_full.v:112]
WARNING: [VRFC 10-597] element index 35 into sine_waves is out of bounds [/home/kristbp2/cs296-33fa18-secret/src/note_decoder_full.v:79]
WARNING: [VRFC 10-597] element index 35 into triangle_waves is out of bounds [/home/kristbp2/cs296-33fa18-secret/src/note_decoder_full.v:90]
WARNING: [VRFC 10-597] element index 35 into square_waves is out of bounds [/home/kristbp2/cs296-33fa18-secret/src/note_decoder_full.v:101]
WARNING: [VRFC 10-597] element index 35 into saw_waves is out of bounds [/home/kristbp2/cs296-33fa18-secret/src/note_decoder_full.v:112]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-99] Step results log file:'/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or '/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav/elaborate.log' file for more information.
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'note_decoder_full_tb' in fileset 'sim_1'...
INFO: [USF-XSim-25] Exported '/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav/sine_waveform.coe'
INFO: [USF-XSim-25] Exported '/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav/sine_wave_mem.mif'
INFO: [USF-XSim-25] Exported '/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav/triangle_waveform.coe'
INFO: [USF-XSim-25] Exported '/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav/triangle_wave_mem.mif'
INFO: [USF-XSim-25] Exported '/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav/square_waveform.coe'
INFO: [USF-XSim-25] Exported '/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav/square_wave_mem.mif'
INFO: [USF-XSim-25] Exported '/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav/saw_waveform.coe'
INFO: [USF-XSim-25] Exported '/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav/saw_wave_mem.mif'
INFO: [USF-XSim-25] Exported '/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav/waveform_lengths.coe'
INFO: [USF-XSim-25] Exported '/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav/length_mem.mif'
INFO: [USF-XSim-25] Exported '/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav/waveform_offsets.coe'
INFO: [USF-XSim-25] Exported '/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav/offset_mem.mif'
INFO: [USF-XSim-25] Exported '/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav/sine_waveform_offsets.coe'
INFO: [USF-XSim-25] Exported '/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav/sine_waveform_lengths.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in '/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav'
xvlog -m64 --relax -prj note_decoder_full_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/kristbp2/cs296-33fa18-secret/src/modules.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module priority_encoder
INFO: [VRFC 10-311] analyzing module comparator
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-311] analyzing module mux4
INFO: [VRFC 10-311] analyzing module mux8
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/kristbp2/cs296-33fa18-secret/src/register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/kristbp2/cs296-33fa18-secret/src/octave_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module octave_decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/kristbp2/cs296-33fa18-secret/src/clock_divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clock_divider
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/kristbp2/cs296-33fa18-secret/src/wave_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wave_counter
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/kristbp2/cs296-33fa18-secret/src/note_decoder_full.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module octave_block_3
INFO: [VRFC 10-311] analyzing module wave_counter_block_3
INFO: [VRFC 10-311] analyzing module combiner_block_3
INFO: [VRFC 10-311] analyzing module mux_counter
INFO: [VRFC 10-311] analyzing module note_decoder_full
INFO: [VRFC 10-2458] undeclared symbol new_clk, assumed default net type wire [/home/kristbp2/cs296-33fa18-secret/src/note_decoder_full.v:36]
INFO: [VRFC 10-2458] undeclared symbol clocks, assumed default net type wire [/home/kristbp2/cs296-33fa18-secret/src/note_decoder_full.v:40]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/kristbp2/cs296-33fa18-secret/src/note_decoder_full_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module note_decoder_full_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
xvhdl -m64 --relax -prj note_decoder_full_tb_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/kristbp2/cs296-33fa18-secret/music_box.ip_user_files/ipstatic/blk_mem_gen_v8_3_1/simulation/blk_mem_gen_v8_3.vhd" into library blk_mem_gen_v8_3_1
INFO: [VRFC 10-307] analyzing entity blk_mem_axi_regs_fwd_v8_3
INFO: [VRFC 10-307] analyzing entity blk_mem_axi_write_wrapper_beh
INFO: [VRFC 10-307] analyzing entity write_netlist
INFO: [VRFC 10-307] analyzing entity blk_mem_axi_read_wrapper_beh
INFO: [VRFC 10-307] analyzing entity read_netlist
INFO: [VRFC 10-307] analyzing entity blk_mem_gen_v8_3_1_output_stage
INFO: [VRFC 10-307] analyzing entity blk_mem_gen_v8_3_1_softecc_output_reg_stage
INFO: [VRFC 10-307] analyzing entity blk_mem_gen_v8_3_1_mem_module
INFO: [VRFC 10-307] analyzing entity blk_mem_gen_v8_3_1
INFO: [VRFC 10-307] analyzing entity beh_ff_clr
INFO: [VRFC 10-307] analyzing entity beh_ff_ce
INFO: [VRFC 10-307] analyzing entity beh_ff_pre
INFO: [VRFC 10-307] analyzing entity beh_muxf7
INFO: [VRFC 10-307] analyzing entity STATE_LOGIC
INFO: [VRFC 10-163] Analyzing VHDL file "/home/kristbp2/cs296-33fa18-secret/music_box.srcs/sources_1/ip/triangle_wave_mem/sim/triangle_wave_mem.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity triangle_wave_mem
INFO: [VRFC 10-163] Analyzing VHDL file "/home/kristbp2/cs296-33fa18-secret/music_box.srcs/sources_1/ip/square_wave_mem/sim/square_wave_mem.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity square_wave_mem
INFO: [VRFC 10-163] Analyzing VHDL file "/home/kristbp2/cs296-33fa18-secret/music_box.srcs/sources_1/ip/sine_wave_mem/sim/sine_wave_mem.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity sine_wave_mem
INFO: [VRFC 10-163] Analyzing VHDL file "/home/kristbp2/cs296-33fa18-secret/music_box.srcs/sources_1/ip/saw_wave_mem/sim/saw_wave_mem.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity saw_wave_mem
INFO: [VRFC 10-163] Analyzing VHDL file "/home/kristbp2/cs296-33fa18-secret/music_box.ip_user_files/ipstatic/dist_mem_gen_v8_0_9/simulation/dist_mem_gen_v8_0.vhd" into library dist_mem_gen_v8_0_9
INFO: [VRFC 10-307] analyzing entity dist_mem_gen_v8_0_9
INFO: [VRFC 10-163] Analyzing VHDL file "/home/kristbp2/cs296-33fa18-secret/music_box.srcs/sources_1/ip/offset_mem/sim/offset_mem.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity offset_mem
INFO: [VRFC 10-163] Analyzing VHDL file "/home/kristbp2/cs296-33fa18-secret/music_box.srcs/sources_1/ip/length_mem/sim/length_mem.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity length_mem
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav'
Vivado Simulator 2015.4
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: /software/xilinx-2015/Vivado/2015.4/bin/unwrapped/lnx64.o/xelab -wto b500bd346b0149adb8c4abe2bee709e8 --debug typical --relax --mt 8 -L xil_defaultlib -L blk_mem_gen_v8_3_1 -L dist_mem_gen_v8_0_9 -L unisims_ver -L unimacro_ver -L secureip --snapshot note_decoder_full_tb_behav xil_defaultlib.note_decoder_full_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
ERROR: [VRFC 10-529] concurrent assignment to a non-net enable is not permitted [/home/kristbp2/cs296-33fa18-secret/src/note_decoder_full_tb.v:10]
ERROR: [VRFC 10-29] note_decoder_full expects 3 arguments [/home/kristbp2/cs296-33fa18-secret/src/note_decoder_full_tb.v:10]
WARNING: [VRFC 10-278] actual bit length 27 differs from formal bit length 1 for port clk [/home/kristbp2/cs296-33fa18-secret/src/note_decoder_full_tb.v:10]
WARNING: [VRFC 10-278] actual bit length 44 differs from formal bit length 16 for port div_amt [/home/kristbp2/cs296-33fa18-secret/src/note_decoder_full.v:11]
WARNING: [VRFC 10-278] actual bit length 44 differs from formal bit length 16 for port div_amt [/home/kristbp2/cs296-33fa18-secret/src/note_decoder_full.v:12]
WARNING: [VRFC 10-278] actual bit length 44 differs from formal bit length 16 for port div_amt [/home/kristbp2/cs296-33fa18-secret/src/note_decoder_full.v:13]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 3 for port clocks [/home/kristbp2/cs296-33fa18-secret/src/note_decoder_full.v:40]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 2 for port d [/home/kristbp2/cs296-33fa18-secret/src/note_decoder_full.v:31]
WARNING: [VRFC 10-278] actual bit length 4 differs from formal bit length 12 for port in0 [/home/kristbp2/cs296-33fa18-secret/src/note_decoder_full.v:46]
WARNING: [VRFC 10-278] actual bit length 12 differs from formal bit length 32 for port in0 [/home/kristbp2/cs296-33fa18-secret/src/modules.v:55]
WARNING: [VRFC 10-278] actual bit length 12 differs from formal bit length 32 for port in0 [/home/kristbp2/cs296-33fa18-secret/src/modules.v:56]
WARNING: [VRFC 10-278] actual bit length 12 differs from formal bit length 32 for port in0 [/home/kristbp2/cs296-33fa18-secret/src/modules.v:57]
WARNING: [VRFC 10-278] actual bit length 4 differs from formal bit length 12 for port in0 [/home/kristbp2/cs296-33fa18-secret/src/note_decoder_full.v:58]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 3 for port clocks [/home/kristbp2/cs296-33fa18-secret/src/note_decoder_full.v:67]
WARNING: [VRFC 10-278] actual bit length 12 differs from formal bit length 8 for port q [/home/kristbp2/cs296-33fa18-secret/src/note_decoder_full.v:77]
WARNING: [VRFC 10-278] actual bit length 12 differs from formal bit length 8 for port q [/home/kristbp2/cs296-33fa18-secret/src/note_decoder_full.v:78]
WARNING: [VRFC 10-278] actual bit length 12 differs from formal bit length 8 for port q [/home/kristbp2/cs296-33fa18-secret/src/note_decoder_full.v:79]
WARNING: [VRFC 10-278] actual bit length 12 differs from formal bit length 8 for port q [/home/kristbp2/cs296-33fa18-secret/src/note_decoder_full.v:88]
WARNING: [VRFC 10-278] actual bit length 12 differs from formal bit length 8 for port q [/home/kristbp2/cs296-33fa18-secret/src/note_decoder_full.v:89]
WARNING: [VRFC 10-278] actual bit length 12 differs from formal bit length 8 for port q [/home/kristbp2/cs296-33fa18-secret/src/note_decoder_full.v:90]
WARNING: [VRFC 10-278] actual bit length 12 differs from formal bit length 8 for port q [/home/kristbp2/cs296-33fa18-secret/src/note_decoder_full.v:99]
WARNING: [VRFC 10-278] actual bit length 12 differs from formal bit length 8 for port q [/home/kristbp2/cs296-33fa18-secret/src/note_decoder_full.v:100]
WARNING: [VRFC 10-278] actual bit length 12 differs from formal bit length 8 for port q [/home/kristbp2/cs296-33fa18-secret/src/note_decoder_full.v:101]
WARNING: [VRFC 10-278] actual bit length 12 differs from formal bit length 8 for port q [/home/kristbp2/cs296-33fa18-secret/src/note_decoder_full.v:110]
WARNING: [VRFC 10-278] actual bit length 12 differs from formal bit length 8 for port q [/home/kristbp2/cs296-33fa18-secret/src/note_decoder_full.v:111]
WARNING: [VRFC 10-278] actual bit length 12 differs from formal bit length 8 for port q [/home/kristbp2/cs296-33fa18-secret/src/note_decoder_full.v:112]
WARNING: [VRFC 10-597] element index 35 into sine_waves is out of bounds [/home/kristbp2/cs296-33fa18-secret/src/note_decoder_full.v:79]
WARNING: [VRFC 10-597] element index 35 into triangle_waves is out of bounds [/home/kristbp2/cs296-33fa18-secret/src/note_decoder_full.v:90]
WARNING: [VRFC 10-597] element index 35 into square_waves is out of bounds [/home/kristbp2/cs296-33fa18-secret/src/note_decoder_full.v:101]
WARNING: [VRFC 10-597] element index 35 into saw_waves is out of bounds [/home/kristbp2/cs296-33fa18-secret/src/note_decoder_full.v:112]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-99] Step results log file:'/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or '/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav/elaborate.log' file for more information.
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'note_decoder_full_tb' in fileset 'sim_1'...
INFO: [USF-XSim-25] Exported '/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav/sine_waveform.coe'
INFO: [USF-XSim-25] Exported '/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav/sine_wave_mem.mif'
INFO: [USF-XSim-25] Exported '/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav/triangle_waveform.coe'
INFO: [USF-XSim-25] Exported '/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav/triangle_wave_mem.mif'
INFO: [USF-XSim-25] Exported '/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav/square_waveform.coe'
INFO: [USF-XSim-25] Exported '/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav/square_wave_mem.mif'
INFO: [USF-XSim-25] Exported '/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav/saw_waveform.coe'
INFO: [USF-XSim-25] Exported '/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav/saw_wave_mem.mif'
INFO: [USF-XSim-25] Exported '/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav/waveform_lengths.coe'
INFO: [USF-XSim-25] Exported '/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav/length_mem.mif'
INFO: [USF-XSim-25] Exported '/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav/waveform_offsets.coe'
INFO: [USF-XSim-25] Exported '/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav/offset_mem.mif'
INFO: [USF-XSim-25] Exported '/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav/sine_waveform_offsets.coe'
INFO: [USF-XSim-25] Exported '/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav/sine_waveform_lengths.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in '/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav'
xvlog -m64 --relax -prj note_decoder_full_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/kristbp2/cs296-33fa18-secret/src/modules.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module priority_encoder
INFO: [VRFC 10-311] analyzing module comparator
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-311] analyzing module mux4
INFO: [VRFC 10-311] analyzing module mux8
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/kristbp2/cs296-33fa18-secret/src/register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/kristbp2/cs296-33fa18-secret/src/octave_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module octave_decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/kristbp2/cs296-33fa18-secret/src/clock_divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clock_divider
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/kristbp2/cs296-33fa18-secret/src/wave_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wave_counter
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/kristbp2/cs296-33fa18-secret/src/note_decoder_full.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module octave_block_3
INFO: [VRFC 10-311] analyzing module wave_counter_block_3
INFO: [VRFC 10-311] analyzing module combiner_block_3
INFO: [VRFC 10-311] analyzing module mux_counter
INFO: [VRFC 10-311] analyzing module note_decoder_full
INFO: [VRFC 10-2458] undeclared symbol new_clk, assumed default net type wire [/home/kristbp2/cs296-33fa18-secret/src/note_decoder_full.v:36]
INFO: [VRFC 10-2458] undeclared symbol clocks, assumed default net type wire [/home/kristbp2/cs296-33fa18-secret/src/note_decoder_full.v:40]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/kristbp2/cs296-33fa18-secret/src/note_decoder_full_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module note_decoder_full_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
xvhdl -m64 --relax -prj note_decoder_full_tb_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/kristbp2/cs296-33fa18-secret/music_box.ip_user_files/ipstatic/blk_mem_gen_v8_3_1/simulation/blk_mem_gen_v8_3.vhd" into library blk_mem_gen_v8_3_1
INFO: [VRFC 10-307] analyzing entity blk_mem_axi_regs_fwd_v8_3
INFO: [VRFC 10-307] analyzing entity blk_mem_axi_write_wrapper_beh
INFO: [VRFC 10-307] analyzing entity write_netlist
INFO: [VRFC 10-307] analyzing entity blk_mem_axi_read_wrapper_beh
INFO: [VRFC 10-307] analyzing entity read_netlist
INFO: [VRFC 10-307] analyzing entity blk_mem_gen_v8_3_1_output_stage
INFO: [VRFC 10-307] analyzing entity blk_mem_gen_v8_3_1_softecc_output_reg_stage
INFO: [VRFC 10-307] analyzing entity blk_mem_gen_v8_3_1_mem_module
INFO: [VRFC 10-307] analyzing entity blk_mem_gen_v8_3_1
INFO: [VRFC 10-307] analyzing entity beh_ff_clr
INFO: [VRFC 10-307] analyzing entity beh_ff_ce
INFO: [VRFC 10-307] analyzing entity beh_ff_pre
INFO: [VRFC 10-307] analyzing entity beh_muxf7
INFO: [VRFC 10-307] analyzing entity STATE_LOGIC
INFO: [VRFC 10-163] Analyzing VHDL file "/home/kristbp2/cs296-33fa18-secret/music_box.srcs/sources_1/ip/triangle_wave_mem/sim/triangle_wave_mem.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity triangle_wave_mem
INFO: [VRFC 10-163] Analyzing VHDL file "/home/kristbp2/cs296-33fa18-secret/music_box.srcs/sources_1/ip/square_wave_mem/sim/square_wave_mem.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity square_wave_mem
INFO: [VRFC 10-163] Analyzing VHDL file "/home/kristbp2/cs296-33fa18-secret/music_box.srcs/sources_1/ip/sine_wave_mem/sim/sine_wave_mem.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity sine_wave_mem
INFO: [VRFC 10-163] Analyzing VHDL file "/home/kristbp2/cs296-33fa18-secret/music_box.srcs/sources_1/ip/saw_wave_mem/sim/saw_wave_mem.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity saw_wave_mem
INFO: [VRFC 10-163] Analyzing VHDL file "/home/kristbp2/cs296-33fa18-secret/music_box.ip_user_files/ipstatic/dist_mem_gen_v8_0_9/simulation/dist_mem_gen_v8_0.vhd" into library dist_mem_gen_v8_0_9
INFO: [VRFC 10-307] analyzing entity dist_mem_gen_v8_0_9
INFO: [VRFC 10-163] Analyzing VHDL file "/home/kristbp2/cs296-33fa18-secret/music_box.srcs/sources_1/ip/offset_mem/sim/offset_mem.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity offset_mem
INFO: [VRFC 10-163] Analyzing VHDL file "/home/kristbp2/cs296-33fa18-secret/music_box.srcs/sources_1/ip/length_mem/sim/length_mem.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity length_mem
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav'
Vivado Simulator 2015.4
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: /software/xilinx-2015/Vivado/2015.4/bin/unwrapped/lnx64.o/xelab -wto b500bd346b0149adb8c4abe2bee709e8 --debug typical --relax --mt 8 -L xil_defaultlib -L blk_mem_gen_v8_3_1 -L dist_mem_gen_v8_0_9 -L unisims_ver -L unimacro_ver -L secureip --snapshot note_decoder_full_tb_behav xil_defaultlib.note_decoder_full_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
ERROR: [VRFC 10-529] concurrent assignment to a non-net enable is not permitted [/home/kristbp2/cs296-33fa18-secret/src/note_decoder_full_tb.v:10]
ERROR: [VRFC 10-29] note_decoder_full expects 3 arguments [/home/kristbp2/cs296-33fa18-secret/src/note_decoder_full_tb.v:10]
WARNING: [VRFC 10-278] actual bit length 27 differs from formal bit length 1 for port clk [/home/kristbp2/cs296-33fa18-secret/src/note_decoder_full_tb.v:10]
WARNING: [VRFC 10-278] actual bit length 44 differs from formal bit length 16 for port div_amt [/home/kristbp2/cs296-33fa18-secret/src/note_decoder_full.v:11]
WARNING: [VRFC 10-278] actual bit length 44 differs from formal bit length 16 for port div_amt [/home/kristbp2/cs296-33fa18-secret/src/note_decoder_full.v:12]
WARNING: [VRFC 10-278] actual bit length 44 differs from formal bit length 16 for port div_amt [/home/kristbp2/cs296-33fa18-secret/src/note_decoder_full.v:13]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 3 for port clocks [/home/kristbp2/cs296-33fa18-secret/src/note_decoder_full.v:40]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 2 for port d [/home/kristbp2/cs296-33fa18-secret/src/note_decoder_full.v:31]
WARNING: [VRFC 10-278] actual bit length 4 differs from formal bit length 12 for port in0 [/home/kristbp2/cs296-33fa18-secret/src/note_decoder_full.v:46]
WARNING: [VRFC 10-278] actual bit length 12 differs from formal bit length 32 for port in0 [/home/kristbp2/cs296-33fa18-secret/src/modules.v:55]
WARNING: [VRFC 10-278] actual bit length 12 differs from formal bit length 32 for port in0 [/home/kristbp2/cs296-33fa18-secret/src/modules.v:56]
WARNING: [VRFC 10-278] actual bit length 12 differs from formal bit length 32 for port in0 [/home/kristbp2/cs296-33fa18-secret/src/modules.v:57]
WARNING: [VRFC 10-278] actual bit length 4 differs from formal bit length 12 for port in0 [/home/kristbp2/cs296-33fa18-secret/src/note_decoder_full.v:58]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 3 for port clocks [/home/kristbp2/cs296-33fa18-secret/src/note_decoder_full.v:67]
WARNING: [VRFC 10-278] actual bit length 12 differs from formal bit length 8 for port q [/home/kristbp2/cs296-33fa18-secret/src/note_decoder_full.v:77]
WARNING: [VRFC 10-278] actual bit length 12 differs from formal bit length 8 for port q [/home/kristbp2/cs296-33fa18-secret/src/note_decoder_full.v:78]
WARNING: [VRFC 10-278] actual bit length 12 differs from formal bit length 8 for port q [/home/kristbp2/cs296-33fa18-secret/src/note_decoder_full.v:79]
WARNING: [VRFC 10-278] actual bit length 12 differs from formal bit length 8 for port q [/home/kristbp2/cs296-33fa18-secret/src/note_decoder_full.v:88]
WARNING: [VRFC 10-278] actual bit length 12 differs from formal bit length 8 for port q [/home/kristbp2/cs296-33fa18-secret/src/note_decoder_full.v:89]
WARNING: [VRFC 10-278] actual bit length 12 differs from formal bit length 8 for port q [/home/kristbp2/cs296-33fa18-secret/src/note_decoder_full.v:90]
WARNING: [VRFC 10-278] actual bit length 12 differs from formal bit length 8 for port q [/home/kristbp2/cs296-33fa18-secret/src/note_decoder_full.v:99]
WARNING: [VRFC 10-278] actual bit length 12 differs from formal bit length 8 for port q [/home/kristbp2/cs296-33fa18-secret/src/note_decoder_full.v:100]
WARNING: [VRFC 10-278] actual bit length 12 differs from formal bit length 8 for port q [/home/kristbp2/cs296-33fa18-secret/src/note_decoder_full.v:101]
WARNING: [VRFC 10-278] actual bit length 12 differs from formal bit length 8 for port q [/home/kristbp2/cs296-33fa18-secret/src/note_decoder_full.v:110]
WARNING: [VRFC 10-278] actual bit length 12 differs from formal bit length 8 for port q [/home/kristbp2/cs296-33fa18-secret/src/note_decoder_full.v:111]
WARNING: [VRFC 10-278] actual bit length 12 differs from formal bit length 8 for port q [/home/kristbp2/cs296-33fa18-secret/src/note_decoder_full.v:112]
WARNING: [VRFC 10-597] element index 35 into sine_waves is out of bounds [/home/kristbp2/cs296-33fa18-secret/src/note_decoder_full.v:79]
WARNING: [VRFC 10-597] element index 35 into triangle_waves is out of bounds [/home/kristbp2/cs296-33fa18-secret/src/note_decoder_full.v:90]
WARNING: [VRFC 10-597] element index 35 into square_waves is out of bounds [/home/kristbp2/cs296-33fa18-secret/src/note_decoder_full.v:101]
WARNING: [VRFC 10-597] element index 35 into saw_waves is out of bounds [/home/kristbp2/cs296-33fa18-secret/src/note_decoder_full.v:112]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-99] Step results log file:'/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or '/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav/elaborate.log' file for more information.
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'note_decoder_full_tb' in fileset 'sim_1'...
INFO: [USF-XSim-25] Exported '/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav/sine_waveform.coe'
INFO: [USF-XSim-25] Exported '/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav/sine_wave_mem.mif'
INFO: [USF-XSim-25] Exported '/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav/triangle_waveform.coe'
INFO: [USF-XSim-25] Exported '/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav/triangle_wave_mem.mif'
INFO: [USF-XSim-25] Exported '/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav/square_waveform.coe'
INFO: [USF-XSim-25] Exported '/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav/square_wave_mem.mif'
INFO: [USF-XSim-25] Exported '/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav/saw_waveform.coe'
INFO: [USF-XSim-25] Exported '/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav/saw_wave_mem.mif'
INFO: [USF-XSim-25] Exported '/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav/waveform_lengths.coe'
INFO: [USF-XSim-25] Exported '/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav/length_mem.mif'
INFO: [USF-XSim-25] Exported '/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav/waveform_offsets.coe'
INFO: [USF-XSim-25] Exported '/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav/offset_mem.mif'
INFO: [USF-XSim-25] Exported '/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav/sine_waveform_offsets.coe'
INFO: [USF-XSim-25] Exported '/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav/sine_waveform_lengths.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in '/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav'
xvlog -m64 --relax -prj note_decoder_full_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/kristbp2/cs296-33fa18-secret/src/modules.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module priority_encoder
INFO: [VRFC 10-311] analyzing module comparator
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-311] analyzing module mux4
INFO: [VRFC 10-311] analyzing module mux8
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/kristbp2/cs296-33fa18-secret/src/register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/kristbp2/cs296-33fa18-secret/src/octave_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module octave_decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/kristbp2/cs296-33fa18-secret/src/clock_divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clock_divider
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/kristbp2/cs296-33fa18-secret/src/wave_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wave_counter
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/kristbp2/cs296-33fa18-secret/src/note_decoder_full.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module octave_block_3
INFO: [VRFC 10-311] analyzing module wave_counter_block_3
INFO: [VRFC 10-311] analyzing module combiner_block_3
INFO: [VRFC 10-311] analyzing module mux_counter
INFO: [VRFC 10-311] analyzing module note_decoder_full
INFO: [VRFC 10-2458] undeclared symbol new_clk, assumed default net type wire [/home/kristbp2/cs296-33fa18-secret/src/note_decoder_full.v:36]
INFO: [VRFC 10-2458] undeclared symbol clocks, assumed default net type wire [/home/kristbp2/cs296-33fa18-secret/src/note_decoder_full.v:40]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/kristbp2/cs296-33fa18-secret/src/note_decoder_full_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module note_decoder_full_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
xvhdl -m64 --relax -prj note_decoder_full_tb_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/kristbp2/cs296-33fa18-secret/music_box.ip_user_files/ipstatic/blk_mem_gen_v8_3_1/simulation/blk_mem_gen_v8_3.vhd" into library blk_mem_gen_v8_3_1
INFO: [VRFC 10-307] analyzing entity blk_mem_axi_regs_fwd_v8_3
INFO: [VRFC 10-307] analyzing entity blk_mem_axi_write_wrapper_beh
INFO: [VRFC 10-307] analyzing entity write_netlist
INFO: [VRFC 10-307] analyzing entity blk_mem_axi_read_wrapper_beh
INFO: [VRFC 10-307] analyzing entity read_netlist
INFO: [VRFC 10-307] analyzing entity blk_mem_gen_v8_3_1_output_stage
INFO: [VRFC 10-307] analyzing entity blk_mem_gen_v8_3_1_softecc_output_reg_stage
INFO: [VRFC 10-307] analyzing entity blk_mem_gen_v8_3_1_mem_module
INFO: [VRFC 10-307] analyzing entity blk_mem_gen_v8_3_1
INFO: [VRFC 10-307] analyzing entity beh_ff_clr
INFO: [VRFC 10-307] analyzing entity beh_ff_ce
INFO: [VRFC 10-307] analyzing entity beh_ff_pre
INFO: [VRFC 10-307] analyzing entity beh_muxf7
INFO: [VRFC 10-307] analyzing entity STATE_LOGIC
INFO: [VRFC 10-163] Analyzing VHDL file "/home/kristbp2/cs296-33fa18-secret/music_box.srcs/sources_1/ip/triangle_wave_mem/sim/triangle_wave_mem.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity triangle_wave_mem
INFO: [VRFC 10-163] Analyzing VHDL file "/home/kristbp2/cs296-33fa18-secret/music_box.srcs/sources_1/ip/square_wave_mem/sim/square_wave_mem.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity square_wave_mem
INFO: [VRFC 10-163] Analyzing VHDL file "/home/kristbp2/cs296-33fa18-secret/music_box.srcs/sources_1/ip/sine_wave_mem/sim/sine_wave_mem.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity sine_wave_mem
INFO: [VRFC 10-163] Analyzing VHDL file "/home/kristbp2/cs296-33fa18-secret/music_box.srcs/sources_1/ip/saw_wave_mem/sim/saw_wave_mem.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity saw_wave_mem
INFO: [VRFC 10-163] Analyzing VHDL file "/home/kristbp2/cs296-33fa18-secret/music_box.ip_user_files/ipstatic/dist_mem_gen_v8_0_9/simulation/dist_mem_gen_v8_0.vhd" into library dist_mem_gen_v8_0_9
INFO: [VRFC 10-307] analyzing entity dist_mem_gen_v8_0_9
INFO: [VRFC 10-163] Analyzing VHDL file "/home/kristbp2/cs296-33fa18-secret/music_box.srcs/sources_1/ip/offset_mem/sim/offset_mem.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity offset_mem
INFO: [VRFC 10-163] Analyzing VHDL file "/home/kristbp2/cs296-33fa18-secret/music_box.srcs/sources_1/ip/length_mem/sim/length_mem.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity length_mem
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav'
Vivado Simulator 2015.4
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: /software/xilinx-2015/Vivado/2015.4/bin/unwrapped/lnx64.o/xelab -wto b500bd346b0149adb8c4abe2bee709e8 --debug typical --relax --mt 8 -L xil_defaultlib -L blk_mem_gen_v8_3_1 -L dist_mem_gen_v8_0_9 -L unisims_ver -L unimacro_ver -L secureip --snapshot note_decoder_full_tb_behav xil_defaultlib.note_decoder_full_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
ERROR: [VRFC 10-529] concurrent assignment to a non-net enable is not permitted [/home/kristbp2/cs296-33fa18-secret/src/note_decoder_full_tb.v:10]
ERROR: [VRFC 10-29] note_decoder_full expects 3 arguments [/home/kristbp2/cs296-33fa18-secret/src/note_decoder_full_tb.v:10]
WARNING: [VRFC 10-278] actual bit length 27 differs from formal bit length 1 for port clk [/home/kristbp2/cs296-33fa18-secret/src/note_decoder_full_tb.v:10]
WARNING: [VRFC 10-278] actual bit length 44 differs from formal bit length 16 for port div_amt [/home/kristbp2/cs296-33fa18-secret/src/note_decoder_full.v:11]
WARNING: [VRFC 10-278] actual bit length 44 differs from formal bit length 16 for port div_amt [/home/kristbp2/cs296-33fa18-secret/src/note_decoder_full.v:12]
WARNING: [VRFC 10-278] actual bit length 44 differs from formal bit length 16 for port div_amt [/home/kristbp2/cs296-33fa18-secret/src/note_decoder_full.v:13]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 3 for port clocks [/home/kristbp2/cs296-33fa18-secret/src/note_decoder_full.v:40]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 2 for port d [/home/kristbp2/cs296-33fa18-secret/src/note_decoder_full.v:31]
WARNING: [VRFC 10-278] actual bit length 4 differs from formal bit length 12 for port in0 [/home/kristbp2/cs296-33fa18-secret/src/note_decoder_full.v:46]
WARNING: [VRFC 10-278] actual bit length 12 differs from formal bit length 32 for port in0 [/home/kristbp2/cs296-33fa18-secret/src/modules.v:55]
WARNING: [VRFC 10-278] actual bit length 12 differs from formal bit length 32 for port in0 [/home/kristbp2/cs296-33fa18-secret/src/modules.v:56]
WARNING: [VRFC 10-278] actual bit length 12 differs from formal bit length 32 for port in0 [/home/kristbp2/cs296-33fa18-secret/src/modules.v:57]
WARNING: [VRFC 10-278] actual bit length 4 differs from formal bit length 12 for port in0 [/home/kristbp2/cs296-33fa18-secret/src/note_decoder_full.v:58]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 3 for port clocks [/home/kristbp2/cs296-33fa18-secret/src/note_decoder_full.v:67]
WARNING: [VRFC 10-278] actual bit length 12 differs from formal bit length 8 for port q [/home/kristbp2/cs296-33fa18-secret/src/note_decoder_full.v:77]
WARNING: [VRFC 10-278] actual bit length 12 differs from formal bit length 8 for port q [/home/kristbp2/cs296-33fa18-secret/src/note_decoder_full.v:78]
WARNING: [VRFC 10-278] actual bit length 12 differs from formal bit length 8 for port q [/home/kristbp2/cs296-33fa18-secret/src/note_decoder_full.v:79]
WARNING: [VRFC 10-278] actual bit length 12 differs from formal bit length 8 for port q [/home/kristbp2/cs296-33fa18-secret/src/note_decoder_full.v:88]
WARNING: [VRFC 10-278] actual bit length 12 differs from formal bit length 8 for port q [/home/kristbp2/cs296-33fa18-secret/src/note_decoder_full.v:89]
WARNING: [VRFC 10-278] actual bit length 12 differs from formal bit length 8 for port q [/home/kristbp2/cs296-33fa18-secret/src/note_decoder_full.v:90]
WARNING: [VRFC 10-278] actual bit length 12 differs from formal bit length 8 for port q [/home/kristbp2/cs296-33fa18-secret/src/note_decoder_full.v:99]
WARNING: [VRFC 10-278] actual bit length 12 differs from formal bit length 8 for port q [/home/kristbp2/cs296-33fa18-secret/src/note_decoder_full.v:100]
WARNING: [VRFC 10-278] actual bit length 12 differs from formal bit length 8 for port q [/home/kristbp2/cs296-33fa18-secret/src/note_decoder_full.v:101]
WARNING: [VRFC 10-278] actual bit length 12 differs from formal bit length 8 for port q [/home/kristbp2/cs296-33fa18-secret/src/note_decoder_full.v:110]
WARNING: [VRFC 10-278] actual bit length 12 differs from formal bit length 8 for port q [/home/kristbp2/cs296-33fa18-secret/src/note_decoder_full.v:111]
WARNING: [VRFC 10-278] actual bit length 12 differs from formal bit length 8 for port q [/home/kristbp2/cs296-33fa18-secret/src/note_decoder_full.v:112]
WARNING: [VRFC 10-597] element index 35 into sine_waves is out of bounds [/home/kristbp2/cs296-33fa18-secret/src/note_decoder_full.v:79]
WARNING: [VRFC 10-597] element index 35 into triangle_waves is out of bounds [/home/kristbp2/cs296-33fa18-secret/src/note_decoder_full.v:90]
WARNING: [VRFC 10-597] element index 35 into square_waves is out of bounds [/home/kristbp2/cs296-33fa18-secret/src/note_decoder_full.v:101]
WARNING: [VRFC 10-597] element index 35 into saw_waves is out of bounds [/home/kristbp2/cs296-33fa18-secret/src/note_decoder_full.v:112]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-99] Step results log file:'/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or '/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav/elaborate.log' file for more information.
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'note_decoder_full_tb' in fileset 'sim_1'...
INFO: [USF-XSim-25] Exported '/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav/sine_waveform.coe'
INFO: [USF-XSim-25] Exported '/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav/sine_wave_mem.mif'
INFO: [USF-XSim-25] Exported '/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav/triangle_waveform.coe'
INFO: [USF-XSim-25] Exported '/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav/triangle_wave_mem.mif'
INFO: [USF-XSim-25] Exported '/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav/square_waveform.coe'
INFO: [USF-XSim-25] Exported '/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav/square_wave_mem.mif'
INFO: [USF-XSim-25] Exported '/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav/saw_waveform.coe'
INFO: [USF-XSim-25] Exported '/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav/saw_wave_mem.mif'
INFO: [USF-XSim-25] Exported '/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav/waveform_lengths.coe'
INFO: [USF-XSim-25] Exported '/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav/length_mem.mif'
INFO: [USF-XSim-25] Exported '/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav/waveform_offsets.coe'
INFO: [USF-XSim-25] Exported '/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav/offset_mem.mif'
INFO: [USF-XSim-25] Exported '/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav/sine_waveform_offsets.coe'
INFO: [USF-XSim-25] Exported '/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav/sine_waveform_lengths.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in '/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav'
xvlog -m64 --relax -prj note_decoder_full_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/kristbp2/cs296-33fa18-secret/src/modules.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module priority_encoder
INFO: [VRFC 10-311] analyzing module comparator
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-311] analyzing module mux4
INFO: [VRFC 10-311] analyzing module mux8
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/kristbp2/cs296-33fa18-secret/src/register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/kristbp2/cs296-33fa18-secret/src/octave_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module octave_decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/kristbp2/cs296-33fa18-secret/src/clock_divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clock_divider
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/kristbp2/cs296-33fa18-secret/src/wave_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wave_counter
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/kristbp2/cs296-33fa18-secret/src/note_decoder_full.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module octave_block_3
INFO: [VRFC 10-311] analyzing module wave_counter_block_3
INFO: [VRFC 10-311] analyzing module combiner_block_3
INFO: [VRFC 10-311] analyzing module mux_counter
INFO: [VRFC 10-311] analyzing module note_decoder_full
INFO: [VRFC 10-2458] undeclared symbol new_clk, assumed default net type wire [/home/kristbp2/cs296-33fa18-secret/src/note_decoder_full.v:36]
INFO: [VRFC 10-2458] undeclared symbol clocks, assumed default net type wire [/home/kristbp2/cs296-33fa18-secret/src/note_decoder_full.v:40]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/kristbp2/cs296-33fa18-secret/src/note_decoder_full_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module note_decoder_full_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
xvhdl -m64 --relax -prj note_decoder_full_tb_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/kristbp2/cs296-33fa18-secret/music_box.ip_user_files/ipstatic/blk_mem_gen_v8_3_1/simulation/blk_mem_gen_v8_3.vhd" into library blk_mem_gen_v8_3_1
INFO: [VRFC 10-307] analyzing entity blk_mem_axi_regs_fwd_v8_3
INFO: [VRFC 10-307] analyzing entity blk_mem_axi_write_wrapper_beh
INFO: [VRFC 10-307] analyzing entity write_netlist
INFO: [VRFC 10-307] analyzing entity blk_mem_axi_read_wrapper_beh
INFO: [VRFC 10-307] analyzing entity read_netlist
INFO: [VRFC 10-307] analyzing entity blk_mem_gen_v8_3_1_output_stage
INFO: [VRFC 10-307] analyzing entity blk_mem_gen_v8_3_1_softecc_output_reg_stage
INFO: [VRFC 10-307] analyzing entity blk_mem_gen_v8_3_1_mem_module
INFO: [VRFC 10-307] analyzing entity blk_mem_gen_v8_3_1
INFO: [VRFC 10-307] analyzing entity beh_ff_clr
INFO: [VRFC 10-307] analyzing entity beh_ff_ce
INFO: [VRFC 10-307] analyzing entity beh_ff_pre
INFO: [VRFC 10-307] analyzing entity beh_muxf7
INFO: [VRFC 10-307] analyzing entity STATE_LOGIC
INFO: [VRFC 10-163] Analyzing VHDL file "/home/kristbp2/cs296-33fa18-secret/music_box.srcs/sources_1/ip/triangle_wave_mem/sim/triangle_wave_mem.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity triangle_wave_mem
INFO: [VRFC 10-163] Analyzing VHDL file "/home/kristbp2/cs296-33fa18-secret/music_box.srcs/sources_1/ip/square_wave_mem/sim/square_wave_mem.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity square_wave_mem
INFO: [VRFC 10-163] Analyzing VHDL file "/home/kristbp2/cs296-33fa18-secret/music_box.srcs/sources_1/ip/sine_wave_mem/sim/sine_wave_mem.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity sine_wave_mem
INFO: [VRFC 10-163] Analyzing VHDL file "/home/kristbp2/cs296-33fa18-secret/music_box.srcs/sources_1/ip/saw_wave_mem/sim/saw_wave_mem.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity saw_wave_mem
INFO: [VRFC 10-163] Analyzing VHDL file "/home/kristbp2/cs296-33fa18-secret/music_box.ip_user_files/ipstatic/dist_mem_gen_v8_0_9/simulation/dist_mem_gen_v8_0.vhd" into library dist_mem_gen_v8_0_9
INFO: [VRFC 10-307] analyzing entity dist_mem_gen_v8_0_9
INFO: [VRFC 10-163] Analyzing VHDL file "/home/kristbp2/cs296-33fa18-secret/music_box.srcs/sources_1/ip/offset_mem/sim/offset_mem.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity offset_mem
INFO: [VRFC 10-163] Analyzing VHDL file "/home/kristbp2/cs296-33fa18-secret/music_box.srcs/sources_1/ip/length_mem/sim/length_mem.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity length_mem
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav'
Vivado Simulator 2015.4
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: /software/xilinx-2015/Vivado/2015.4/bin/unwrapped/lnx64.o/xelab -wto b500bd346b0149adb8c4abe2bee709e8 --debug typical --relax --mt 8 -L xil_defaultlib -L blk_mem_gen_v8_3_1 -L dist_mem_gen_v8_0_9 -L unisims_ver -L unimacro_ver -L secureip --snapshot note_decoder_full_tb_behav xil_defaultlib.note_decoder_full_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
ERROR: [VRFC 10-529] concurrent assignment to a non-net enable is not permitted [/home/kristbp2/cs296-33fa18-secret/src/note_decoder_full_tb.v:10]
ERROR: [VRFC 10-29] note_decoder_full expects 3 arguments [/home/kristbp2/cs296-33fa18-secret/src/note_decoder_full_tb.v:10]
WARNING: [VRFC 10-278] actual bit length 27 differs from formal bit length 1 for port clk [/home/kristbp2/cs296-33fa18-secret/src/note_decoder_full_tb.v:10]
WARNING: [VRFC 10-278] actual bit length 44 differs from formal bit length 16 for port div_amt [/home/kristbp2/cs296-33fa18-secret/src/note_decoder_full.v:11]
WARNING: [VRFC 10-278] actual bit length 44 differs from formal bit length 16 for port div_amt [/home/kristbp2/cs296-33fa18-secret/src/note_decoder_full.v:12]
WARNING: [VRFC 10-278] actual bit length 44 differs from formal bit length 16 for port div_amt [/home/kristbp2/cs296-33fa18-secret/src/note_decoder_full.v:13]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 3 for port clocks [/home/kristbp2/cs296-33fa18-secret/src/note_decoder_full.v:40]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 2 for port d [/home/kristbp2/cs296-33fa18-secret/src/note_decoder_full.v:31]
WARNING: [VRFC 10-278] actual bit length 4 differs from formal bit length 12 for port in0 [/home/kristbp2/cs296-33fa18-secret/src/note_decoder_full.v:46]
WARNING: [VRFC 10-278] actual bit length 12 differs from formal bit length 32 for port in0 [/home/kristbp2/cs296-33fa18-secret/src/modules.v:55]
WARNING: [VRFC 10-278] actual bit length 12 differs from formal bit length 32 for port in0 [/home/kristbp2/cs296-33fa18-secret/src/modules.v:56]
WARNING: [VRFC 10-278] actual bit length 12 differs from formal bit length 32 for port in0 [/home/kristbp2/cs296-33fa18-secret/src/modules.v:57]
WARNING: [VRFC 10-278] actual bit length 4 differs from formal bit length 12 for port in0 [/home/kristbp2/cs296-33fa18-secret/src/note_decoder_full.v:58]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 3 for port clocks [/home/kristbp2/cs296-33fa18-secret/src/note_decoder_full.v:67]
WARNING: [VRFC 10-278] actual bit length 12 differs from formal bit length 8 for port q [/home/kristbp2/cs296-33fa18-secret/src/note_decoder_full.v:77]
WARNING: [VRFC 10-278] actual bit length 12 differs from formal bit length 8 for port q [/home/kristbp2/cs296-33fa18-secret/src/note_decoder_full.v:78]
WARNING: [VRFC 10-278] actual bit length 12 differs from formal bit length 8 for port q [/home/kristbp2/cs296-33fa18-secret/src/note_decoder_full.v:79]
WARNING: [VRFC 10-278] actual bit length 12 differs from formal bit length 8 for port q [/home/kristbp2/cs296-33fa18-secret/src/note_decoder_full.v:88]
WARNING: [VRFC 10-278] actual bit length 12 differs from formal bit length 8 for port q [/home/kristbp2/cs296-33fa18-secret/src/note_decoder_full.v:89]
WARNING: [VRFC 10-278] actual bit length 12 differs from formal bit length 8 for port q [/home/kristbp2/cs296-33fa18-secret/src/note_decoder_full.v:90]
WARNING: [VRFC 10-278] actual bit length 12 differs from formal bit length 8 for port q [/home/kristbp2/cs296-33fa18-secret/src/note_decoder_full.v:99]
WARNING: [VRFC 10-278] actual bit length 12 differs from formal bit length 8 for port q [/home/kristbp2/cs296-33fa18-secret/src/note_decoder_full.v:100]
WARNING: [VRFC 10-278] actual bit length 12 differs from formal bit length 8 for port q [/home/kristbp2/cs296-33fa18-secret/src/note_decoder_full.v:101]
WARNING: [VRFC 10-278] actual bit length 12 differs from formal bit length 8 for port q [/home/kristbp2/cs296-33fa18-secret/src/note_decoder_full.v:110]
WARNING: [VRFC 10-278] actual bit length 12 differs from formal bit length 8 for port q [/home/kristbp2/cs296-33fa18-secret/src/note_decoder_full.v:111]
WARNING: [VRFC 10-278] actual bit length 12 differs from formal bit length 8 for port q [/home/kristbp2/cs296-33fa18-secret/src/note_decoder_full.v:112]
WARNING: [VRFC 10-597] element index 35 into sine_waves is out of bounds [/home/kristbp2/cs296-33fa18-secret/src/note_decoder_full.v:79]
WARNING: [VRFC 10-597] element index 35 into triangle_waves is out of bounds [/home/kristbp2/cs296-33fa18-secret/src/note_decoder_full.v:90]
WARNING: [VRFC 10-597] element index 35 into square_waves is out of bounds [/home/kristbp2/cs296-33fa18-secret/src/note_decoder_full.v:101]
WARNING: [VRFC 10-597] element index 35 into saw_waves is out of bounds [/home/kristbp2/cs296-33fa18-secret/src/note_decoder_full.v:112]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-99] Step results log file:'/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or '/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav/elaborate.log' file for more information.
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'note_decoder_full_tb' in fileset 'sim_1'...
INFO: [USF-XSim-25] Exported '/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav/sine_waveform.coe'
INFO: [USF-XSim-25] Exported '/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav/sine_wave_mem.mif'
INFO: [USF-XSim-25] Exported '/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav/triangle_waveform.coe'
INFO: [USF-XSim-25] Exported '/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav/triangle_wave_mem.mif'
INFO: [USF-XSim-25] Exported '/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav/square_waveform.coe'
INFO: [USF-XSim-25] Exported '/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav/square_wave_mem.mif'
INFO: [USF-XSim-25] Exported '/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav/saw_waveform.coe'
INFO: [USF-XSim-25] Exported '/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav/saw_wave_mem.mif'
INFO: [USF-XSim-25] Exported '/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav/waveform_lengths.coe'
INFO: [USF-XSim-25] Exported '/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav/length_mem.mif'
INFO: [USF-XSim-25] Exported '/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav/waveform_offsets.coe'
INFO: [USF-XSim-25] Exported '/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav/offset_mem.mif'
INFO: [USF-XSim-25] Exported '/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav/sine_waveform_offsets.coe'
INFO: [USF-XSim-25] Exported '/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav/sine_waveform_lengths.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in '/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav'
xvlog -m64 --relax -prj note_decoder_full_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/kristbp2/cs296-33fa18-secret/src/modules.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module priority_encoder
INFO: [VRFC 10-311] analyzing module comparator
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-311] analyzing module mux4
INFO: [VRFC 10-311] analyzing module mux8
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/kristbp2/cs296-33fa18-secret/src/register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/kristbp2/cs296-33fa18-secret/src/octave_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module octave_decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/kristbp2/cs296-33fa18-secret/src/clock_divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clock_divider
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/kristbp2/cs296-33fa18-secret/src/wave_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wave_counter
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/kristbp2/cs296-33fa18-secret/src/note_decoder_full.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module octave_block_3
INFO: [VRFC 10-311] analyzing module wave_counter_block_3
INFO: [VRFC 10-311] analyzing module combiner_block_3
INFO: [VRFC 10-311] analyzing module mux_counter
INFO: [VRFC 10-311] analyzing module note_decoder_full
INFO: [VRFC 10-2458] undeclared symbol new_clk, assumed default net type wire [/home/kristbp2/cs296-33fa18-secret/src/note_decoder_full.v:36]
INFO: [VRFC 10-2458] undeclared symbol clocks, assumed default net type wire [/home/kristbp2/cs296-33fa18-secret/src/note_decoder_full.v:40]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/kristbp2/cs296-33fa18-secret/src/note_decoder_full_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module note_decoder_full_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
xvhdl -m64 --relax -prj note_decoder_full_tb_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/kristbp2/cs296-33fa18-secret/music_box.ip_user_files/ipstatic/blk_mem_gen_v8_3_1/simulation/blk_mem_gen_v8_3.vhd" into library blk_mem_gen_v8_3_1
INFO: [VRFC 10-307] analyzing entity blk_mem_axi_regs_fwd_v8_3
INFO: [VRFC 10-307] analyzing entity blk_mem_axi_write_wrapper_beh
INFO: [VRFC 10-307] analyzing entity write_netlist
INFO: [VRFC 10-307] analyzing entity blk_mem_axi_read_wrapper_beh
INFO: [VRFC 10-307] analyzing entity read_netlist
INFO: [VRFC 10-307] analyzing entity blk_mem_gen_v8_3_1_output_stage
INFO: [VRFC 10-307] analyzing entity blk_mem_gen_v8_3_1_softecc_output_reg_stage
INFO: [VRFC 10-307] analyzing entity blk_mem_gen_v8_3_1_mem_module
INFO: [VRFC 10-307] analyzing entity blk_mem_gen_v8_3_1
INFO: [VRFC 10-307] analyzing entity beh_ff_clr
INFO: [VRFC 10-307] analyzing entity beh_ff_ce
INFO: [VRFC 10-307] analyzing entity beh_ff_pre
INFO: [VRFC 10-307] analyzing entity beh_muxf7
INFO: [VRFC 10-307] analyzing entity STATE_LOGIC
INFO: [VRFC 10-163] Analyzing VHDL file "/home/kristbp2/cs296-33fa18-secret/music_box.srcs/sources_1/ip/triangle_wave_mem/sim/triangle_wave_mem.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity triangle_wave_mem
INFO: [VRFC 10-163] Analyzing VHDL file "/home/kristbp2/cs296-33fa18-secret/music_box.srcs/sources_1/ip/square_wave_mem/sim/square_wave_mem.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity square_wave_mem
INFO: [VRFC 10-163] Analyzing VHDL file "/home/kristbp2/cs296-33fa18-secret/music_box.srcs/sources_1/ip/sine_wave_mem/sim/sine_wave_mem.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity sine_wave_mem
INFO: [VRFC 10-163] Analyzing VHDL file "/home/kristbp2/cs296-33fa18-secret/music_box.srcs/sources_1/ip/saw_wave_mem/sim/saw_wave_mem.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity saw_wave_mem
INFO: [VRFC 10-163] Analyzing VHDL file "/home/kristbp2/cs296-33fa18-secret/music_box.ip_user_files/ipstatic/dist_mem_gen_v8_0_9/simulation/dist_mem_gen_v8_0.vhd" into library dist_mem_gen_v8_0_9
INFO: [VRFC 10-307] analyzing entity dist_mem_gen_v8_0_9
INFO: [VRFC 10-163] Analyzing VHDL file "/home/kristbp2/cs296-33fa18-secret/music_box.srcs/sources_1/ip/offset_mem/sim/offset_mem.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity offset_mem
INFO: [VRFC 10-163] Analyzing VHDL file "/home/kristbp2/cs296-33fa18-secret/music_box.srcs/sources_1/ip/length_mem/sim/length_mem.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity length_mem
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav'
Vivado Simulator 2015.4
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: /software/xilinx-2015/Vivado/2015.4/bin/unwrapped/lnx64.o/xelab -wto b500bd346b0149adb8c4abe2bee709e8 --debug typical --relax --mt 8 -L xil_defaultlib -L blk_mem_gen_v8_3_1 -L dist_mem_gen_v8_0_9 -L unisims_ver -L unimacro_ver -L secureip --snapshot note_decoder_full_tb_behav xil_defaultlib.note_decoder_full_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 27 differs from formal bit length 1 for port clk [/home/kristbp2/cs296-33fa18-secret/src/note_decoder_full_tb.v:10]
WARNING: [VRFC 10-278] actual bit length 44 differs from formal bit length 16 for port div_amt [/home/kristbp2/cs296-33fa18-secret/src/note_decoder_full.v:11]
WARNING: [VRFC 10-278] actual bit length 44 differs from formal bit length 16 for port div_amt [/home/kristbp2/cs296-33fa18-secret/src/note_decoder_full.v:12]
WARNING: [VRFC 10-278] actual bit length 44 differs from formal bit length 16 for port div_amt [/home/kristbp2/cs296-33fa18-secret/src/note_decoder_full.v:13]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 3 for port clocks [/home/kristbp2/cs296-33fa18-secret/src/note_decoder_full.v:40]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 2 for port d [/home/kristbp2/cs296-33fa18-secret/src/note_decoder_full.v:31]
WARNING: [VRFC 10-278] actual bit length 4 differs from formal bit length 12 for port in0 [/home/kristbp2/cs296-33fa18-secret/src/note_decoder_full.v:46]
WARNING: [VRFC 10-278] actual bit length 12 differs from formal bit length 32 for port in0 [/home/kristbp2/cs296-33fa18-secret/src/modules.v:55]
WARNING: [VRFC 10-278] actual bit length 12 differs from formal bit length 32 for port in0 [/home/kristbp2/cs296-33fa18-secret/src/modules.v:56]
WARNING: [VRFC 10-278] actual bit length 12 differs from formal bit length 32 for port in0 [/home/kristbp2/cs296-33fa18-secret/src/modules.v:57]
WARNING: [VRFC 10-278] actual bit length 4 differs from formal bit length 12 for port in0 [/home/kristbp2/cs296-33fa18-secret/src/note_decoder_full.v:58]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 3 for port clocks [/home/kristbp2/cs296-33fa18-secret/src/note_decoder_full.v:67]
WARNING: [VRFC 10-278] actual bit length 12 differs from formal bit length 8 for port q [/home/kristbp2/cs296-33fa18-secret/src/note_decoder_full.v:77]
WARNING: [VRFC 10-278] actual bit length 12 differs from formal bit length 8 for port q [/home/kristbp2/cs296-33fa18-secret/src/note_decoder_full.v:78]
WARNING: [VRFC 10-278] actual bit length 12 differs from formal bit length 8 for port q [/home/kristbp2/cs296-33fa18-secret/src/note_decoder_full.v:79]
WARNING: [VRFC 10-278] actual bit length 12 differs from formal bit length 8 for port q [/home/kristbp2/cs296-33fa18-secret/src/note_decoder_full.v:88]
WARNING: [VRFC 10-278] actual bit length 12 differs from formal bit length 8 for port q [/home/kristbp2/cs296-33fa18-secret/src/note_decoder_full.v:89]
WARNING: [VRFC 10-278] actual bit length 12 differs from formal bit length 8 for port q [/home/kristbp2/cs296-33fa18-secret/src/note_decoder_full.v:90]
WARNING: [VRFC 10-278] actual bit length 12 differs from formal bit length 8 for port q [/home/kristbp2/cs296-33fa18-secret/src/note_decoder_full.v:99]
WARNING: [VRFC 10-278] actual bit length 12 differs from formal bit length 8 for port q [/home/kristbp2/cs296-33fa18-secret/src/note_decoder_full.v:100]
WARNING: [VRFC 10-278] actual bit length 12 differs from formal bit length 8 for port q [/home/kristbp2/cs296-33fa18-secret/src/note_decoder_full.v:101]
WARNING: [VRFC 10-278] actual bit length 12 differs from formal bit length 8 for port q [/home/kristbp2/cs296-33fa18-secret/src/note_decoder_full.v:110]
WARNING: [VRFC 10-278] actual bit length 12 differs from formal bit length 8 for port q [/home/kristbp2/cs296-33fa18-secret/src/note_decoder_full.v:111]
WARNING: [VRFC 10-278] actual bit length 12 differs from formal bit length 8 for port q [/home/kristbp2/cs296-33fa18-secret/src/note_decoder_full.v:112]
WARNING: [VRFC 10-597] element index 35 into sine_waves is out of bounds [/home/kristbp2/cs296-33fa18-secret/src/note_decoder_full.v:79]
WARNING: [VRFC 10-597] element index 35 into triangle_waves is out of bounds [/home/kristbp2/cs296-33fa18-secret/src/note_decoder_full.v:90]
WARNING: [VRFC 10-597] element index 35 into square_waves is out of bounds [/home/kristbp2/cs296-33fa18-secret/src/note_decoder_full.v:101]
WARNING: [VRFC 10-597] element index 35 into saw_waves is out of bounds [/home/kristbp2/cs296-33fa18-secret/src/note_decoder_full.v:112]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package std.textio
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package synopsys.attributes
Compiling package ieee.std_logic_misc
Compiling package ieee.std_logic_textio
Compiling module xil_defaultlib.clock_divider
Compiling module xil_defaultlib.octave_decoder
Compiling module xil_defaultlib.octave_block_3
Compiling module xil_defaultlib.register(width=2)
Compiling module xil_defaultlib.mux_counter
Compiling module xil_defaultlib.mux2
Compiling module xil_defaultlib.mux4(width=12)
Compiling architecture behavioral of entity dist_mem_gen_v8_0_9.dist_mem_gen_v8_0_9 [\dist_mem_gen_v8_0_9("artix7",4,...]
Compiling architecture length_mem_arch of entity xil_defaultlib.length_mem [length_mem_default]
Compiling module xil_defaultlib.register(width=12)
Compiling architecture behavioral of entity dist_mem_gen_v8_0_9.dist_mem_gen_v8_0_9 [\dist_mem_gen_v8_0_9("artix7",4,...]
Compiling architecture offset_mem_arch of entity xil_defaultlib.offset_mem [offset_mem_default]
Compiling module xil_defaultlib.adder(width=12)
Compiling module xil_defaultlib.wave_counter(addr_size=12,reset_...
Compiling module xil_defaultlib.wave_counter_block_3
Compiling architecture output_stage_behavioral of entity blk_mem_gen_v8_3_1.blk_mem_gen_v8_3_1_output_stage [\blk_mem_gen_v8_3_1_output_stage...]
Compiling architecture output_stage_behavioral of entity blk_mem_gen_v8_3_1.blk_mem_gen_v8_3_1_output_stage [\blk_mem_gen_v8_3_1_output_stage...]
Compiling architecture softecc_output_reg_stage_behavioral of entity blk_mem_gen_v8_3_1.blk_mem_gen_v8_3_1_softecc_output_reg_stage [\blk_mem_gen_v8_3_1_softecc_outp...]
Compiling architecture mem_module_behavioral of entity blk_mem_gen_v8_3_1.blk_mem_gen_v8_3_1_mem_module [\blk_mem_gen_v8_3_1_mem_module("...]
Compiling architecture behavioral of entity blk_mem_gen_v8_3_1.blk_mem_gen_v8_3_1 [\blk_mem_gen_v8_3_1("blk_mem_gen...]
Compiling architecture sine_wave_mem_arch of entity xil_defaultlib.sine_wave_mem [sine_wave_mem_default]
Compiling module xil_defaultlib.register(width=8)
Compiling architecture mem_module_behavioral of entity blk_mem_gen_v8_3_1.blk_mem_gen_v8_3_1_mem_module [\blk_mem_gen_v8_3_1_mem_module("...]
Compiling architecture behavioral of entity blk_mem_gen_v8_3_1.blk_mem_gen_v8_3_1 [\blk_mem_gen_v8_3_1("blk_mem_gen...]
Compiling architecture triangle_wave_mem_arch of entity xil_defaultlib.triangle_wave_mem [triangle_wave_mem_default]
Compiling architecture mem_module_behavioral of entity blk_mem_gen_v8_3_1.blk_mem_gen_v8_3_1_mem_module [\blk_mem_gen_v8_3_1_mem_module("...]
Compiling architecture behavioral of entity blk_mem_gen_v8_3_1.blk_mem_gen_v8_3_1 [\blk_mem_gen_v8_3_1("blk_mem_gen...]
Compiling architecture square_wave_mem_arch of entity xil_defaultlib.square_wave_mem [square_wave_mem_default]
Compiling architecture mem_module_behavioral of entity blk_mem_gen_v8_3_1.blk_mem_gen_v8_3_1_mem_module [\blk_mem_gen_v8_3_1_mem_module("...]
Compiling architecture behavioral of entity blk_mem_gen_v8_3_1.blk_mem_gen_v8_3_1 [\blk_mem_gen_v8_3_1("blk_mem_gen...]
Compiling architecture saw_wave_mem_arch of entity xil_defaultlib.saw_wave_mem [saw_wave_mem_default]
Compiling module xil_defaultlib.mux4(width=8)
Compiling module xil_defaultlib.combiner_block_3
Compiling module xil_defaultlib.note_decoder_full
Compiling module xil_defaultlib.note_decoder_full_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot note_decoder_full_tb_behav

****** Webtalk v2015.4 (64-bit)
  **** SW Build 1412921 on Wed Nov 18 09:44:32 MST 2015
  **** IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source /home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav/xsim.dir/note_decoder_full_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Mon Dec 10 12:32:24 2018...
run_program: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 6099.184 ; gain = 0.000 ; free physical = 1245 ; free virtual = 11993
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "note_decoder_full_tb_behav -key {Behavioral:sim_1:Functional:note_decoder_full_tb} -tclbatch {note_decoder_full_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.4
Time resolution is 1 ps
source note_decoder_full_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Warning: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
Time: 0 ps  Iteration: 0  Process: /note_decoder_full_tb/main/offsets_mem/U0/p_warn_behavioural  File: /home/kristbp2/cs296-33fa18-secret/music_box.ip_user_files/ipstatic/dist_mem_gen_v8_0_9/simulation/dist_mem_gen_v8_0.vhd
Warning: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
Time: 0 ps  Iteration: 0  Process: /note_decoder_full_tb/main/lengths_mem/U0/p_warn_behavioural  File: /home/kristbp2/cs296-33fa18-secret/music_box.ip_user_files/ipstatic/dist_mem_gen_v8_0_9/simulation/dist_mem_gen_v8_0.vhd
INFO: [USF-XSim-96] XSim completed. Design snapshot 'note_decoder_full_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:11 . Memory (MB): peak = 6145.145 ; gain = 45.961 ; free physical = 1222 ; free virtual = 11978
run 10000 ns
run 10000 ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'note_decoder_full_tb' in fileset 'sim_1'...
INFO: [USF-XSim-25] Exported '/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav/sine_waveform.coe'
INFO: [USF-XSim-25] Exported '/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav/sine_wave_mem.mif'
INFO: [USF-XSim-25] Exported '/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav/triangle_waveform.coe'
INFO: [USF-XSim-25] Exported '/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav/triangle_wave_mem.mif'
INFO: [USF-XSim-25] Exported '/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav/square_waveform.coe'
INFO: [USF-XSim-25] Exported '/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav/square_wave_mem.mif'
INFO: [USF-XSim-25] Exported '/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav/saw_waveform.coe'
INFO: [USF-XSim-25] Exported '/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav/saw_wave_mem.mif'
INFO: [USF-XSim-25] Exported '/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav/waveform_lengths.coe'
INFO: [USF-XSim-25] Exported '/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav/length_mem.mif'
INFO: [USF-XSim-25] Exported '/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav/waveform_offsets.coe'
INFO: [USF-XSim-25] Exported '/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav/offset_mem.mif'
INFO: [USF-XSim-25] Exported '/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav/sine_waveform_offsets.coe'
INFO: [USF-XSim-25] Exported '/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav/sine_waveform_lengths.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in '/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav'
xvlog -m64 --relax -prj note_decoder_full_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/kristbp2/cs296-33fa18-secret/src/modules.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module priority_encoder
INFO: [VRFC 10-311] analyzing module comparator
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-311] analyzing module mux4
INFO: [VRFC 10-311] analyzing module mux8
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/kristbp2/cs296-33fa18-secret/src/register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/kristbp2/cs296-33fa18-secret/src/octave_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module octave_decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/kristbp2/cs296-33fa18-secret/src/clock_divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clock_divider
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/kristbp2/cs296-33fa18-secret/src/wave_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wave_counter
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/kristbp2/cs296-33fa18-secret/src/note_decoder_full.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module octave_block_3
INFO: [VRFC 10-311] analyzing module wave_counter_block_3
INFO: [VRFC 10-311] analyzing module combiner_block_3
INFO: [VRFC 10-311] analyzing module mux_counter
INFO: [VRFC 10-311] analyzing module note_decoder_full
INFO: [VRFC 10-2458] undeclared symbol new_clk, assumed default net type wire [/home/kristbp2/cs296-33fa18-secret/src/note_decoder_full.v:36]
INFO: [VRFC 10-2458] undeclared symbol clocks, assumed default net type wire [/home/kristbp2/cs296-33fa18-secret/src/note_decoder_full.v:40]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/kristbp2/cs296-33fa18-secret/src/note_decoder_full_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module note_decoder_full_tb
ERROR: [VRFC 10-1412] syntax error near b [/home/kristbp2/cs296-33fa18-secret/src/note_decoder_full_tb.v:17]
ERROR: [VRFC 10-1412] syntax error near b [/home/kristbp2/cs296-33fa18-secret/src/note_decoder_full_tb.v:19]
ERROR: [VRFC 10-1412] syntax error near b [/home/kristbp2/cs296-33fa18-secret/src/note_decoder_full_tb.v:21]
ERROR: [VRFC 10-1412] syntax error near b [/home/kristbp2/cs296-33fa18-secret/src/note_decoder_full_tb.v:23]
ERROR: [VRFC 10-1412] syntax error near b [/home/kristbp2/cs296-33fa18-secret/src/note_decoder_full_tb.v:25]
ERROR: [VRFC 10-1412] syntax error near b [/home/kristbp2/cs296-33fa18-secret/src/note_decoder_full_tb.v:27]
ERROR: [VRFC 10-1412] syntax error near b [/home/kristbp2/cs296-33fa18-secret/src/note_decoder_full_tb.v:29]
ERROR: [VRFC 10-1412] syntax error near b [/home/kristbp2/cs296-33fa18-secret/src/note_decoder_full_tb.v:31]
ERROR: [VRFC 10-1412] syntax error near b [/home/kristbp2/cs296-33fa18-secret/src/note_decoder_full_tb.v:33]
ERROR: [VRFC 10-1412] syntax error near b [/home/kristbp2/cs296-33fa18-secret/src/note_decoder_full_tb.v:35]
ERROR: [VRFC 10-1412] syntax error near b [/home/kristbp2/cs296-33fa18-secret/src/note_decoder_full_tb.v:37]
ERROR: [VRFC 10-1412] syntax error near b [/home/kristbp2/cs296-33fa18-secret/src/note_decoder_full_tb.v:39]
ERROR: [VRFC 10-1412] syntax error near b [/home/kristbp2/cs296-33fa18-secret/src/note_decoder_full_tb.v:41]
ERROR: [VRFC 10-1412] syntax error near b [/home/kristbp2/cs296-33fa18-secret/src/note_decoder_full_tb.v:43]
ERROR: [VRFC 10-1412] syntax error near b [/home/kristbp2/cs296-33fa18-secret/src/note_decoder_full_tb.v:45]
ERROR: [VRFC 10-1412] syntax error near b [/home/kristbp2/cs296-33fa18-secret/src/note_decoder_full_tb.v:47]
ERROR: [VRFC 10-1412] syntax error near b [/home/kristbp2/cs296-33fa18-secret/src/note_decoder_full_tb.v:49]
ERROR: [VRFC 10-1040] module note_decoder_full_tb ignored due to previous errors [/home/kristbp2/cs296-33fa18-secret/src/note_decoder_full_tb.v:1]
xvhdl -m64 --relax -prj note_decoder_full_tb_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/kristbp2/cs296-33fa18-secret/music_box.ip_user_files/ipstatic/blk_mem_gen_v8_3_1/simulation/blk_mem_gen_v8_3.vhd" into library blk_mem_gen_v8_3_1
INFO: [VRFC 10-307] analyzing entity blk_mem_axi_regs_fwd_v8_3
INFO: [VRFC 10-307] analyzing entity blk_mem_axi_write_wrapper_beh
INFO: [VRFC 10-307] analyzing entity write_netlist
INFO: [VRFC 10-307] analyzing entity blk_mem_axi_read_wrapper_beh
INFO: [VRFC 10-307] analyzing entity read_netlist
INFO: [VRFC 10-307] analyzing entity blk_mem_gen_v8_3_1_output_stage
INFO: [VRFC 10-307] analyzing entity blk_mem_gen_v8_3_1_softecc_output_reg_stage
INFO: [VRFC 10-307] analyzing entity blk_mem_gen_v8_3_1_mem_module
INFO: [VRFC 10-307] analyzing entity blk_mem_gen_v8_3_1
INFO: [VRFC 10-307] analyzing entity beh_ff_clr
INFO: [VRFC 10-307] analyzing entity beh_ff_ce
INFO: [VRFC 10-307] analyzing entity beh_ff_pre
INFO: [VRFC 10-307] analyzing entity beh_muxf7
INFO: [VRFC 10-307] analyzing entity STATE_LOGIC
INFO: [VRFC 10-163] Analyzing VHDL file "/home/kristbp2/cs296-33fa18-secret/music_box.srcs/sources_1/ip/triangle_wave_mem/sim/triangle_wave_mem.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity triangle_wave_mem
INFO: [VRFC 10-163] Analyzing VHDL file "/home/kristbp2/cs296-33fa18-secret/music_box.srcs/sources_1/ip/square_wave_mem/sim/square_wave_mem.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity square_wave_mem
INFO: [VRFC 10-163] Analyzing VHDL file "/home/kristbp2/cs296-33fa18-secret/music_box.srcs/sources_1/ip/sine_wave_mem/sim/sine_wave_mem.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity sine_wave_mem
INFO: [VRFC 10-163] Analyzing VHDL file "/home/kristbp2/cs296-33fa18-secret/music_box.srcs/sources_1/ip/saw_wave_mem/sim/saw_wave_mem.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity saw_wave_mem
INFO: [VRFC 10-163] Analyzing VHDL file "/home/kristbp2/cs296-33fa18-secret/music_box.ip_user_files/ipstatic/dist_mem_gen_v8_0_9/simulation/dist_mem_gen_v8_0.vhd" into library dist_mem_gen_v8_0_9
INFO: [VRFC 10-307] analyzing entity dist_mem_gen_v8_0_9
INFO: [VRFC 10-163] Analyzing VHDL file "/home/kristbp2/cs296-33fa18-secret/music_box.srcs/sources_1/ip/offset_mem/sim/offset_mem.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity offset_mem
INFO: [VRFC 10-163] Analyzing VHDL file "/home/kristbp2/cs296-33fa18-secret/music_box.srcs/sources_1/ip/length_mem/sim/length_mem.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity length_mem
INFO: [USF-XSim-99] Step results log file:'/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or '/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav/xvlog.log' file for more information.
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'note_decoder_full_tb' in fileset 'sim_1'...
INFO: [USF-XSim-25] Exported '/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav/sine_waveform.coe'
INFO: [USF-XSim-25] Exported '/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav/sine_wave_mem.mif'
INFO: [USF-XSim-25] Exported '/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav/triangle_waveform.coe'
INFO: [USF-XSim-25] Exported '/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav/triangle_wave_mem.mif'
INFO: [USF-XSim-25] Exported '/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav/square_waveform.coe'
INFO: [USF-XSim-25] Exported '/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav/square_wave_mem.mif'
INFO: [USF-XSim-25] Exported '/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav/saw_waveform.coe'
INFO: [USF-XSim-25] Exported '/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav/saw_wave_mem.mif'
INFO: [USF-XSim-25] Exported '/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav/waveform_lengths.coe'
INFO: [USF-XSim-25] Exported '/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav/length_mem.mif'
INFO: [USF-XSim-25] Exported '/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav/waveform_offsets.coe'
INFO: [USF-XSim-25] Exported '/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav/offset_mem.mif'
INFO: [USF-XSim-25] Exported '/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav/sine_waveform_offsets.coe'
INFO: [USF-XSim-25] Exported '/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav/sine_waveform_lengths.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in '/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav'
xvlog -m64 --relax -prj note_decoder_full_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/kristbp2/cs296-33fa18-secret/src/modules.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module priority_encoder
INFO: [VRFC 10-311] analyzing module comparator
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-311] analyzing module mux4
INFO: [VRFC 10-311] analyzing module mux8
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/kristbp2/cs296-33fa18-secret/src/register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/kristbp2/cs296-33fa18-secret/src/octave_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module octave_decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/kristbp2/cs296-33fa18-secret/src/clock_divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clock_divider
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/kristbp2/cs296-33fa18-secret/src/wave_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wave_counter
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/kristbp2/cs296-33fa18-secret/src/note_decoder_full.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module octave_block_3
INFO: [VRFC 10-311] analyzing module wave_counter_block_3
INFO: [VRFC 10-311] analyzing module combiner_block_3
INFO: [VRFC 10-311] analyzing module mux_counter
INFO: [VRFC 10-311] analyzing module note_decoder_full
INFO: [VRFC 10-2458] undeclared symbol new_clk, assumed default net type wire [/home/kristbp2/cs296-33fa18-secret/src/note_decoder_full.v:36]
INFO: [VRFC 10-2458] undeclared symbol clocks, assumed default net type wire [/home/kristbp2/cs296-33fa18-secret/src/note_decoder_full.v:40]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/kristbp2/cs296-33fa18-secret/src/note_decoder_full_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module note_decoder_full_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
xvhdl -m64 --relax -prj note_decoder_full_tb_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/kristbp2/cs296-33fa18-secret/music_box.ip_user_files/ipstatic/blk_mem_gen_v8_3_1/simulation/blk_mem_gen_v8_3.vhd" into library blk_mem_gen_v8_3_1
INFO: [VRFC 10-307] analyzing entity blk_mem_axi_regs_fwd_v8_3
INFO: [VRFC 10-307] analyzing entity blk_mem_axi_write_wrapper_beh
INFO: [VRFC 10-307] analyzing entity write_netlist
INFO: [VRFC 10-307] analyzing entity blk_mem_axi_read_wrapper_beh
INFO: [VRFC 10-307] analyzing entity read_netlist
INFO: [VRFC 10-307] analyzing entity blk_mem_gen_v8_3_1_output_stage
INFO: [VRFC 10-307] analyzing entity blk_mem_gen_v8_3_1_softecc_output_reg_stage
INFO: [VRFC 10-307] analyzing entity blk_mem_gen_v8_3_1_mem_module
INFO: [VRFC 10-307] analyzing entity blk_mem_gen_v8_3_1
INFO: [VRFC 10-307] analyzing entity beh_ff_clr
INFO: [VRFC 10-307] analyzing entity beh_ff_ce
INFO: [VRFC 10-307] analyzing entity beh_ff_pre
INFO: [VRFC 10-307] analyzing entity beh_muxf7
INFO: [VRFC 10-307] analyzing entity STATE_LOGIC
INFO: [VRFC 10-163] Analyzing VHDL file "/home/kristbp2/cs296-33fa18-secret/music_box.srcs/sources_1/ip/triangle_wave_mem/sim/triangle_wave_mem.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity triangle_wave_mem
INFO: [VRFC 10-163] Analyzing VHDL file "/home/kristbp2/cs296-33fa18-secret/music_box.srcs/sources_1/ip/square_wave_mem/sim/square_wave_mem.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity square_wave_mem
INFO: [VRFC 10-163] Analyzing VHDL file "/home/kristbp2/cs296-33fa18-secret/music_box.srcs/sources_1/ip/sine_wave_mem/sim/sine_wave_mem.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity sine_wave_mem
INFO: [VRFC 10-163] Analyzing VHDL file "/home/kristbp2/cs296-33fa18-secret/music_box.srcs/sources_1/ip/saw_wave_mem/sim/saw_wave_mem.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity saw_wave_mem
INFO: [VRFC 10-163] Analyzing VHDL file "/home/kristbp2/cs296-33fa18-secret/music_box.ip_user_files/ipstatic/dist_mem_gen_v8_0_9/simulation/dist_mem_gen_v8_0.vhd" into library dist_mem_gen_v8_0_9
INFO: [VRFC 10-307] analyzing entity dist_mem_gen_v8_0_9
INFO: [VRFC 10-163] Analyzing VHDL file "/home/kristbp2/cs296-33fa18-secret/music_box.srcs/sources_1/ip/offset_mem/sim/offset_mem.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity offset_mem
INFO: [VRFC 10-163] Analyzing VHDL file "/home/kristbp2/cs296-33fa18-secret/music_box.srcs/sources_1/ip/length_mem/sim/length_mem.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity length_mem
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav'
Vivado Simulator 2015.4
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: /software/xilinx-2015/Vivado/2015.4/bin/unwrapped/lnx64.o/xelab -wto b500bd346b0149adb8c4abe2bee709e8 --debug typical --relax --mt 8 -L xil_defaultlib -L blk_mem_gen_v8_3_1 -L dist_mem_gen_v8_0_9 -L unisims_ver -L unimacro_ver -L secureip --snapshot note_decoder_full_tb_behav xil_defaultlib.note_decoder_full_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 27 differs from formal bit length 1 for port clk [/home/kristbp2/cs296-33fa18-secret/src/note_decoder_full_tb.v:10]
WARNING: [VRFC 10-278] actual bit length 44 differs from formal bit length 16 for port div_amt [/home/kristbp2/cs296-33fa18-secret/src/note_decoder_full.v:11]
WARNING: [VRFC 10-278] actual bit length 44 differs from formal bit length 16 for port div_amt [/home/kristbp2/cs296-33fa18-secret/src/note_decoder_full.v:12]
WARNING: [VRFC 10-278] actual bit length 44 differs from formal bit length 16 for port div_amt [/home/kristbp2/cs296-33fa18-secret/src/note_decoder_full.v:13]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 3 for port clocks [/home/kristbp2/cs296-33fa18-secret/src/note_decoder_full.v:40]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 2 for port d [/home/kristbp2/cs296-33fa18-secret/src/note_decoder_full.v:31]
WARNING: [VRFC 10-278] actual bit length 4 differs from formal bit length 12 for port in0 [/home/kristbp2/cs296-33fa18-secret/src/note_decoder_full.v:46]
WARNING: [VRFC 10-278] actual bit length 12 differs from formal bit length 32 for port in0 [/home/kristbp2/cs296-33fa18-secret/src/modules.v:55]
WARNING: [VRFC 10-278] actual bit length 12 differs from formal bit length 32 for port in0 [/home/kristbp2/cs296-33fa18-secret/src/modules.v:56]
WARNING: [VRFC 10-278] actual bit length 12 differs from formal bit length 32 for port in0 [/home/kristbp2/cs296-33fa18-secret/src/modules.v:57]
WARNING: [VRFC 10-278] actual bit length 4 differs from formal bit length 12 for port in0 [/home/kristbp2/cs296-33fa18-secret/src/note_decoder_full.v:58]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 3 for port clocks [/home/kristbp2/cs296-33fa18-secret/src/note_decoder_full.v:67]
WARNING: [VRFC 10-278] actual bit length 12 differs from formal bit length 8 for port q [/home/kristbp2/cs296-33fa18-secret/src/note_decoder_full.v:77]
WARNING: [VRFC 10-278] actual bit length 12 differs from formal bit length 8 for port q [/home/kristbp2/cs296-33fa18-secret/src/note_decoder_full.v:78]
WARNING: [VRFC 10-278] actual bit length 12 differs from formal bit length 8 for port q [/home/kristbp2/cs296-33fa18-secret/src/note_decoder_full.v:79]
WARNING: [VRFC 10-278] actual bit length 12 differs from formal bit length 8 for port q [/home/kristbp2/cs296-33fa18-secret/src/note_decoder_full.v:88]
WARNING: [VRFC 10-278] actual bit length 12 differs from formal bit length 8 for port q [/home/kristbp2/cs296-33fa18-secret/src/note_decoder_full.v:89]
WARNING: [VRFC 10-278] actual bit length 12 differs from formal bit length 8 for port q [/home/kristbp2/cs296-33fa18-secret/src/note_decoder_full.v:90]
WARNING: [VRFC 10-278] actual bit length 12 differs from formal bit length 8 for port q [/home/kristbp2/cs296-33fa18-secret/src/note_decoder_full.v:99]
WARNING: [VRFC 10-278] actual bit length 12 differs from formal bit length 8 for port q [/home/kristbp2/cs296-33fa18-secret/src/note_decoder_full.v:100]
WARNING: [VRFC 10-278] actual bit length 12 differs from formal bit length 8 for port q [/home/kristbp2/cs296-33fa18-secret/src/note_decoder_full.v:101]
WARNING: [VRFC 10-278] actual bit length 12 differs from formal bit length 8 for port q [/home/kristbp2/cs296-33fa18-secret/src/note_decoder_full.v:110]
WARNING: [VRFC 10-278] actual bit length 12 differs from formal bit length 8 for port q [/home/kristbp2/cs296-33fa18-secret/src/note_decoder_full.v:111]
WARNING: [VRFC 10-278] actual bit length 12 differs from formal bit length 8 for port q [/home/kristbp2/cs296-33fa18-secret/src/note_decoder_full.v:112]
WARNING: [VRFC 10-597] element index 35 into sine_waves is out of bounds [/home/kristbp2/cs296-33fa18-secret/src/note_decoder_full.v:79]
WARNING: [VRFC 10-597] element index 35 into triangle_waves is out of bounds [/home/kristbp2/cs296-33fa18-secret/src/note_decoder_full.v:90]
WARNING: [VRFC 10-597] element index 35 into square_waves is out of bounds [/home/kristbp2/cs296-33fa18-secret/src/note_decoder_full.v:101]
WARNING: [VRFC 10-597] element index 35 into saw_waves is out of bounds [/home/kristbp2/cs296-33fa18-secret/src/note_decoder_full.v:112]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package std.textio
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package synopsys.attributes
Compiling package ieee.std_logic_misc
Compiling package ieee.std_logic_textio
Compiling module xil_defaultlib.clock_divider
Compiling module xil_defaultlib.octave_decoder
Compiling module xil_defaultlib.octave_block_3
Compiling module xil_defaultlib.register(width=2)
Compiling module xil_defaultlib.mux_counter
Compiling module xil_defaultlib.mux2
Compiling module xil_defaultlib.mux4(width=12)
Compiling architecture behavioral of entity dist_mem_gen_v8_0_9.dist_mem_gen_v8_0_9 [\dist_mem_gen_v8_0_9("artix7",4,...]
Compiling architecture length_mem_arch of entity xil_defaultlib.length_mem [length_mem_default]
Compiling module xil_defaultlib.register(width=12)
Compiling architecture behavioral of entity dist_mem_gen_v8_0_9.dist_mem_gen_v8_0_9 [\dist_mem_gen_v8_0_9("artix7",4,...]
Compiling architecture offset_mem_arch of entity xil_defaultlib.offset_mem [offset_mem_default]
Compiling module xil_defaultlib.adder(width=12)
Compiling module xil_defaultlib.wave_counter(addr_size=12,reset_...
Compiling module xil_defaultlib.wave_counter_block_3
Compiling architecture output_stage_behavioral of entity blk_mem_gen_v8_3_1.blk_mem_gen_v8_3_1_output_stage [\blk_mem_gen_v8_3_1_output_stage...]
Compiling architecture output_stage_behavioral of entity blk_mem_gen_v8_3_1.blk_mem_gen_v8_3_1_output_stage [\blk_mem_gen_v8_3_1_output_stage...]
Compiling architecture softecc_output_reg_stage_behavioral of entity blk_mem_gen_v8_3_1.blk_mem_gen_v8_3_1_softecc_output_reg_stage [\blk_mem_gen_v8_3_1_softecc_outp...]
Compiling architecture mem_module_behavioral of entity blk_mem_gen_v8_3_1.blk_mem_gen_v8_3_1_mem_module [\blk_mem_gen_v8_3_1_mem_module("...]
Compiling architecture behavioral of entity blk_mem_gen_v8_3_1.blk_mem_gen_v8_3_1 [\blk_mem_gen_v8_3_1("blk_mem_gen...]
Compiling architecture sine_wave_mem_arch of entity xil_defaultlib.sine_wave_mem [sine_wave_mem_default]
Compiling module xil_defaultlib.register(width=8)
Compiling architecture mem_module_behavioral of entity blk_mem_gen_v8_3_1.blk_mem_gen_v8_3_1_mem_module [\blk_mem_gen_v8_3_1_mem_module("...]
Compiling architecture behavioral of entity blk_mem_gen_v8_3_1.blk_mem_gen_v8_3_1 [\blk_mem_gen_v8_3_1("blk_mem_gen...]
Compiling architecture triangle_wave_mem_arch of entity xil_defaultlib.triangle_wave_mem [triangle_wave_mem_default]
Compiling architecture mem_module_behavioral of entity blk_mem_gen_v8_3_1.blk_mem_gen_v8_3_1_mem_module [\blk_mem_gen_v8_3_1_mem_module("...]
Compiling architecture behavioral of entity blk_mem_gen_v8_3_1.blk_mem_gen_v8_3_1 [\blk_mem_gen_v8_3_1("blk_mem_gen...]
Compiling architecture square_wave_mem_arch of entity xil_defaultlib.square_wave_mem [square_wave_mem_default]
Compiling architecture mem_module_behavioral of entity blk_mem_gen_v8_3_1.blk_mem_gen_v8_3_1_mem_module [\blk_mem_gen_v8_3_1_mem_module("...]
Compiling architecture behavioral of entity blk_mem_gen_v8_3_1.blk_mem_gen_v8_3_1 [\blk_mem_gen_v8_3_1("blk_mem_gen...]
Compiling architecture saw_wave_mem_arch of entity xil_defaultlib.saw_wave_mem [saw_wave_mem_default]
Compiling module xil_defaultlib.mux4(width=8)
Compiling module xil_defaultlib.combiner_block_3
Compiling module xil_defaultlib.note_decoder_full
Compiling module xil_defaultlib.note_decoder_full_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot note_decoder_full_tb_behav

****** Webtalk v2015.4 (64-bit)
  **** SW Build 1412921 on Wed Nov 18 09:44:32 MST 2015
  **** IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source /home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav/xsim.dir/note_decoder_full_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Mon Dec 10 12:38:22 2018...
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "note_decoder_full_tb_behav -key {Behavioral:sim_1:Functional:note_decoder_full_tb} -tclbatch {note_decoder_full_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.4
Time resolution is 1 ps
source note_decoder_full_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Warning: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
Time: 0 ps  Iteration: 0  Process: /note_decoder_full_tb/main/offsets_mem/U0/p_warn_behavioural  File: /home/kristbp2/cs296-33fa18-secret/music_box.ip_user_files/ipstatic/dist_mem_gen_v8_0_9/simulation/dist_mem_gen_v8_0.vhd
Warning: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
Time: 0 ps  Iteration: 0  Process: /note_decoder_full_tb/main/lengths_mem/U0/p_warn_behavioural  File: /home/kristbp2/cs296-33fa18-secret/music_box.ip_user_files/ipstatic/dist_mem_gen_v8_0_9/simulation/dist_mem_gen_v8_0.vhd
INFO: [USF-XSim-96] XSim completed. Design snapshot 'note_decoder_full_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 6149.531 ; gain = 0.000 ; free physical = 1207 ; free virtual = 11967
run 10000 ns
run all
$finish called at time : 47790 ns : File "/home/kristbp2/cs296-33fa18-secret/src/note_decoder_full_tb.v" Line 51
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'note_decoder_full_tb' in fileset 'sim_1'...
INFO: [USF-XSim-25] Exported '/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav/sine_waveform.coe'
INFO: [USF-XSim-25] Exported '/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav/sine_wave_mem.mif'
INFO: [USF-XSim-25] Exported '/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav/triangle_waveform.coe'
INFO: [USF-XSim-25] Exported '/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav/triangle_wave_mem.mif'
INFO: [USF-XSim-25] Exported '/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav/square_waveform.coe'
INFO: [USF-XSim-25] Exported '/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav/square_wave_mem.mif'
INFO: [USF-XSim-25] Exported '/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav/saw_waveform.coe'
INFO: [USF-XSim-25] Exported '/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav/saw_wave_mem.mif'
INFO: [USF-XSim-25] Exported '/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav/waveform_lengths.coe'
INFO: [USF-XSim-25] Exported '/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav/length_mem.mif'
INFO: [USF-XSim-25] Exported '/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav/waveform_offsets.coe'
INFO: [USF-XSim-25] Exported '/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav/offset_mem.mif'
INFO: [USF-XSim-25] Exported '/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav/sine_waveform_offsets.coe'
INFO: [USF-XSim-25] Exported '/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav/sine_waveform_lengths.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in '/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav'
xvlog -m64 --relax -prj note_decoder_full_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/kristbp2/cs296-33fa18-secret/src/modules.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module priority_encoder
INFO: [VRFC 10-311] analyzing module comparator
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-311] analyzing module mux4
INFO: [VRFC 10-311] analyzing module mux8
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/kristbp2/cs296-33fa18-secret/src/register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/kristbp2/cs296-33fa18-secret/src/octave_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module octave_decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/kristbp2/cs296-33fa18-secret/src/clock_divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clock_divider
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/kristbp2/cs296-33fa18-secret/src/wave_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wave_counter
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/kristbp2/cs296-33fa18-secret/src/note_decoder_full.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module octave_block_3
INFO: [VRFC 10-311] analyzing module wave_counter_block_3
INFO: [VRFC 10-311] analyzing module combiner_block_3
INFO: [VRFC 10-311] analyzing module mux_counter
INFO: [VRFC 10-311] analyzing module note_decoder_full
INFO: [VRFC 10-2458] undeclared symbol new_clk, assumed default net type wire [/home/kristbp2/cs296-33fa18-secret/src/note_decoder_full.v:36]
INFO: [VRFC 10-2458] undeclared symbol clocks, assumed default net type wire [/home/kristbp2/cs296-33fa18-secret/src/note_decoder_full.v:40]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/kristbp2/cs296-33fa18-secret/src/note_decoder_full_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module note_decoder_full_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
xvhdl -m64 --relax -prj note_decoder_full_tb_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/kristbp2/cs296-33fa18-secret/music_box.ip_user_files/ipstatic/blk_mem_gen_v8_3_1/simulation/blk_mem_gen_v8_3.vhd" into library blk_mem_gen_v8_3_1
INFO: [VRFC 10-307] analyzing entity blk_mem_axi_regs_fwd_v8_3
INFO: [VRFC 10-307] analyzing entity blk_mem_axi_write_wrapper_beh
INFO: [VRFC 10-307] analyzing entity write_netlist
INFO: [VRFC 10-307] analyzing entity blk_mem_axi_read_wrapper_beh
INFO: [VRFC 10-307] analyzing entity read_netlist
INFO: [VRFC 10-307] analyzing entity blk_mem_gen_v8_3_1_output_stage
INFO: [VRFC 10-307] analyzing entity blk_mem_gen_v8_3_1_softecc_output_reg_stage
INFO: [VRFC 10-307] analyzing entity blk_mem_gen_v8_3_1_mem_module
INFO: [VRFC 10-307] analyzing entity blk_mem_gen_v8_3_1
INFO: [VRFC 10-307] analyzing entity beh_ff_clr
INFO: [VRFC 10-307] analyzing entity beh_ff_ce
INFO: [VRFC 10-307] analyzing entity beh_ff_pre
INFO: [VRFC 10-307] analyzing entity beh_muxf7
INFO: [VRFC 10-307] analyzing entity STATE_LOGIC
INFO: [VRFC 10-163] Analyzing VHDL file "/home/kristbp2/cs296-33fa18-secret/music_box.srcs/sources_1/ip/triangle_wave_mem/sim/triangle_wave_mem.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity triangle_wave_mem
INFO: [VRFC 10-163] Analyzing VHDL file "/home/kristbp2/cs296-33fa18-secret/music_box.srcs/sources_1/ip/square_wave_mem/sim/square_wave_mem.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity square_wave_mem
INFO: [VRFC 10-163] Analyzing VHDL file "/home/kristbp2/cs296-33fa18-secret/music_box.srcs/sources_1/ip/sine_wave_mem/sim/sine_wave_mem.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity sine_wave_mem
INFO: [VRFC 10-163] Analyzing VHDL file "/home/kristbp2/cs296-33fa18-secret/music_box.srcs/sources_1/ip/saw_wave_mem/sim/saw_wave_mem.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity saw_wave_mem
INFO: [VRFC 10-163] Analyzing VHDL file "/home/kristbp2/cs296-33fa18-secret/music_box.ip_user_files/ipstatic/dist_mem_gen_v8_0_9/simulation/dist_mem_gen_v8_0.vhd" into library dist_mem_gen_v8_0_9
INFO: [VRFC 10-307] analyzing entity dist_mem_gen_v8_0_9
INFO: [VRFC 10-163] Analyzing VHDL file "/home/kristbp2/cs296-33fa18-secret/music_box.srcs/sources_1/ip/offset_mem/sim/offset_mem.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity offset_mem
INFO: [VRFC 10-163] Analyzing VHDL file "/home/kristbp2/cs296-33fa18-secret/music_box.srcs/sources_1/ip/length_mem/sim/length_mem.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity length_mem
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav'
Vivado Simulator 2015.4
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: /software/xilinx-2015/Vivado/2015.4/bin/unwrapped/lnx64.o/xelab -wto b500bd346b0149adb8c4abe2bee709e8 --debug typical --relax --mt 8 -L xil_defaultlib -L blk_mem_gen_v8_3_1 -L dist_mem_gen_v8_0_9 -L unisims_ver -L unimacro_ver -L secureip --snapshot note_decoder_full_tb_behav xil_defaultlib.note_decoder_full_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 44 differs from formal bit length 16 for port div_amt [/home/kristbp2/cs296-33fa18-secret/src/note_decoder_full.v:11]
WARNING: [VRFC 10-278] actual bit length 44 differs from formal bit length 16 for port div_amt [/home/kristbp2/cs296-33fa18-secret/src/note_decoder_full.v:12]
WARNING: [VRFC 10-278] actual bit length 44 differs from formal bit length 16 for port div_amt [/home/kristbp2/cs296-33fa18-secret/src/note_decoder_full.v:13]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 3 for port clocks [/home/kristbp2/cs296-33fa18-secret/src/note_decoder_full.v:40]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 2 for port d [/home/kristbp2/cs296-33fa18-secret/src/note_decoder_full.v:31]
WARNING: [VRFC 10-278] actual bit length 4 differs from formal bit length 12 for port in0 [/home/kristbp2/cs296-33fa18-secret/src/note_decoder_full.v:46]
WARNING: [VRFC 10-278] actual bit length 12 differs from formal bit length 32 for port in0 [/home/kristbp2/cs296-33fa18-secret/src/modules.v:55]
WARNING: [VRFC 10-278] actual bit length 12 differs from formal bit length 32 for port in0 [/home/kristbp2/cs296-33fa18-secret/src/modules.v:56]
WARNING: [VRFC 10-278] actual bit length 12 differs from formal bit length 32 for port in0 [/home/kristbp2/cs296-33fa18-secret/src/modules.v:57]
WARNING: [VRFC 10-278] actual bit length 4 differs from formal bit length 12 for port in0 [/home/kristbp2/cs296-33fa18-secret/src/note_decoder_full.v:58]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 3 for port clocks [/home/kristbp2/cs296-33fa18-secret/src/note_decoder_full.v:67]
WARNING: [VRFC 10-278] actual bit length 12 differs from formal bit length 8 for port q [/home/kristbp2/cs296-33fa18-secret/src/note_decoder_full.v:77]
WARNING: [VRFC 10-278] actual bit length 12 differs from formal bit length 8 for port q [/home/kristbp2/cs296-33fa18-secret/src/note_decoder_full.v:78]
WARNING: [VRFC 10-278] actual bit length 12 differs from formal bit length 8 for port q [/home/kristbp2/cs296-33fa18-secret/src/note_decoder_full.v:79]
WARNING: [VRFC 10-278] actual bit length 12 differs from formal bit length 8 for port q [/home/kristbp2/cs296-33fa18-secret/src/note_decoder_full.v:88]
WARNING: [VRFC 10-278] actual bit length 12 differs from formal bit length 8 for port q [/home/kristbp2/cs296-33fa18-secret/src/note_decoder_full.v:89]
WARNING: [VRFC 10-278] actual bit length 12 differs from formal bit length 8 for port q [/home/kristbp2/cs296-33fa18-secret/src/note_decoder_full.v:90]
WARNING: [VRFC 10-278] actual bit length 12 differs from formal bit length 8 for port q [/home/kristbp2/cs296-33fa18-secret/src/note_decoder_full.v:99]
WARNING: [VRFC 10-278] actual bit length 12 differs from formal bit length 8 for port q [/home/kristbp2/cs296-33fa18-secret/src/note_decoder_full.v:100]
WARNING: [VRFC 10-278] actual bit length 12 differs from formal bit length 8 for port q [/home/kristbp2/cs296-33fa18-secret/src/note_decoder_full.v:101]
WARNING: [VRFC 10-278] actual bit length 12 differs from formal bit length 8 for port q [/home/kristbp2/cs296-33fa18-secret/src/note_decoder_full.v:110]
WARNING: [VRFC 10-278] actual bit length 12 differs from formal bit length 8 for port q [/home/kristbp2/cs296-33fa18-secret/src/note_decoder_full.v:111]
WARNING: [VRFC 10-278] actual bit length 12 differs from formal bit length 8 for port q [/home/kristbp2/cs296-33fa18-secret/src/note_decoder_full.v:112]
WARNING: [VRFC 10-597] element index 35 into sine_waves is out of bounds [/home/kristbp2/cs296-33fa18-secret/src/note_decoder_full.v:79]
WARNING: [VRFC 10-597] element index 35 into triangle_waves is out of bounds [/home/kristbp2/cs296-33fa18-secret/src/note_decoder_full.v:90]
WARNING: [VRFC 10-597] element index 35 into square_waves is out of bounds [/home/kristbp2/cs296-33fa18-secret/src/note_decoder_full.v:101]
WARNING: [VRFC 10-597] element index 35 into saw_waves is out of bounds [/home/kristbp2/cs296-33fa18-secret/src/note_decoder_full.v:112]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package std.textio
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package synopsys.attributes
Compiling package ieee.std_logic_misc
Compiling package ieee.std_logic_textio
Compiling module xil_defaultlib.clock_divider
Compiling module xil_defaultlib.octave_decoder
Compiling module xil_defaultlib.octave_block_3
Compiling module xil_defaultlib.register(width=2)
Compiling module xil_defaultlib.mux_counter
Compiling module xil_defaultlib.mux2
Compiling module xil_defaultlib.mux4(width=12)
Compiling architecture behavioral of entity dist_mem_gen_v8_0_9.dist_mem_gen_v8_0_9 [\dist_mem_gen_v8_0_9("artix7",4,...]
Compiling architecture length_mem_arch of entity xil_defaultlib.length_mem [length_mem_default]
Compiling module xil_defaultlib.register(width=12)
Compiling architecture behavioral of entity dist_mem_gen_v8_0_9.dist_mem_gen_v8_0_9 [\dist_mem_gen_v8_0_9("artix7",4,...]
Compiling architecture offset_mem_arch of entity xil_defaultlib.offset_mem [offset_mem_default]
Compiling module xil_defaultlib.adder(width=12)
Compiling module xil_defaultlib.wave_counter(addr_size=12,reset_...
Compiling module xil_defaultlib.wave_counter_block_3
Compiling architecture output_stage_behavioral of entity blk_mem_gen_v8_3_1.blk_mem_gen_v8_3_1_output_stage [\blk_mem_gen_v8_3_1_output_stage...]
Compiling architecture output_stage_behavioral of entity blk_mem_gen_v8_3_1.blk_mem_gen_v8_3_1_output_stage [\blk_mem_gen_v8_3_1_output_stage...]
Compiling architecture softecc_output_reg_stage_behavioral of entity blk_mem_gen_v8_3_1.blk_mem_gen_v8_3_1_softecc_output_reg_stage [\blk_mem_gen_v8_3_1_softecc_outp...]
Compiling architecture mem_module_behavioral of entity blk_mem_gen_v8_3_1.blk_mem_gen_v8_3_1_mem_module [\blk_mem_gen_v8_3_1_mem_module("...]
Compiling architecture behavioral of entity blk_mem_gen_v8_3_1.blk_mem_gen_v8_3_1 [\blk_mem_gen_v8_3_1("blk_mem_gen...]
Compiling architecture sine_wave_mem_arch of entity xil_defaultlib.sine_wave_mem [sine_wave_mem_default]
Compiling module xil_defaultlib.register(width=8)
Compiling architecture mem_module_behavioral of entity blk_mem_gen_v8_3_1.blk_mem_gen_v8_3_1_mem_module [\blk_mem_gen_v8_3_1_mem_module("...]
Compiling architecture behavioral of entity blk_mem_gen_v8_3_1.blk_mem_gen_v8_3_1 [\blk_mem_gen_v8_3_1("blk_mem_gen...]
Compiling architecture triangle_wave_mem_arch of entity xil_defaultlib.triangle_wave_mem [triangle_wave_mem_default]
Compiling architecture mem_module_behavioral of entity blk_mem_gen_v8_3_1.blk_mem_gen_v8_3_1_mem_module [\blk_mem_gen_v8_3_1_mem_module("...]
Compiling architecture behavioral of entity blk_mem_gen_v8_3_1.blk_mem_gen_v8_3_1 [\blk_mem_gen_v8_3_1("blk_mem_gen...]
Compiling architecture square_wave_mem_arch of entity xil_defaultlib.square_wave_mem [square_wave_mem_default]
Compiling architecture mem_module_behavioral of entity blk_mem_gen_v8_3_1.blk_mem_gen_v8_3_1_mem_module [\blk_mem_gen_v8_3_1_mem_module("...]
Compiling architecture behavioral of entity blk_mem_gen_v8_3_1.blk_mem_gen_v8_3_1 [\blk_mem_gen_v8_3_1("blk_mem_gen...]
Compiling architecture saw_wave_mem_arch of entity xil_defaultlib.saw_wave_mem [saw_wave_mem_default]
Compiling module xil_defaultlib.mux4(width=8)
Compiling module xil_defaultlib.combiner_block_3
Compiling module xil_defaultlib.note_decoder_full
Compiling module xil_defaultlib.note_decoder_full_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot note_decoder_full_tb_behav

****** Webtalk v2015.4 (64-bit)
  **** SW Build 1412921 on Wed Nov 18 09:44:32 MST 2015
  **** IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source /home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav/xsim.dir/note_decoder_full_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Mon Dec 10 12:40:39 2018...
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "note_decoder_full_tb_behav -key {Behavioral:sim_1:Functional:note_decoder_full_tb} -tclbatch {note_decoder_full_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.4
Time resolution is 1 ps
source note_decoder_full_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Warning: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
Time: 0 ps  Iteration: 0  Process: /note_decoder_full_tb/main/offsets_mem/U0/p_warn_behavioural  File: /home/kristbp2/cs296-33fa18-secret/music_box.ip_user_files/ipstatic/dist_mem_gen_v8_0_9/simulation/dist_mem_gen_v8_0.vhd
Warning: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
Time: 0 ps  Iteration: 0  Process: /note_decoder_full_tb/main/lengths_mem/U0/p_warn_behavioural  File: /home/kristbp2/cs296-33fa18-secret/music_box.ip_user_files/ipstatic/dist_mem_gen_v8_0_9/simulation/dist_mem_gen_v8_0.vhd
INFO: [USF-XSim-96] XSim completed. Design snapshot 'note_decoder_full_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 6149.531 ; gain = 0.000 ; free physical = 1211 ; free virtual = 11963
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'note_decoder_full_tb' in fileset 'sim_1'...
INFO: [USF-XSim-25] Exported '/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav/sine_waveform.coe'
INFO: [USF-XSim-25] Exported '/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav/sine_wave_mem.mif'
INFO: [USF-XSim-25] Exported '/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav/triangle_waveform.coe'
INFO: [USF-XSim-25] Exported '/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav/triangle_wave_mem.mif'
INFO: [USF-XSim-25] Exported '/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav/square_waveform.coe'
INFO: [USF-XSim-25] Exported '/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav/square_wave_mem.mif'
INFO: [USF-XSim-25] Exported '/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav/saw_waveform.coe'
INFO: [USF-XSim-25] Exported '/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav/saw_wave_mem.mif'
INFO: [USF-XSim-25] Exported '/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav/waveform_lengths.coe'
INFO: [USF-XSim-25] Exported '/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav/length_mem.mif'
INFO: [USF-XSim-25] Exported '/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav/waveform_offsets.coe'
INFO: [USF-XSim-25] Exported '/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav/offset_mem.mif'
INFO: [USF-XSim-25] Exported '/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav/sine_waveform_offsets.coe'
INFO: [USF-XSim-25] Exported '/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav/sine_waveform_lengths.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in '/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav'
xvlog -m64 --relax -prj note_decoder_full_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/kristbp2/cs296-33fa18-secret/src/modules.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module priority_encoder
INFO: [VRFC 10-311] analyzing module comparator
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-311] analyzing module mux4
INFO: [VRFC 10-311] analyzing module mux8
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/kristbp2/cs296-33fa18-secret/src/register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/kristbp2/cs296-33fa18-secret/src/octave_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module octave_decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/kristbp2/cs296-33fa18-secret/src/clock_divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clock_divider
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/kristbp2/cs296-33fa18-secret/src/wave_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wave_counter
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/kristbp2/cs296-33fa18-secret/src/note_decoder_full.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module octave_block_3
INFO: [VRFC 10-311] analyzing module wave_counter_block_3
INFO: [VRFC 10-311] analyzing module combiner_block_3
INFO: [VRFC 10-311] analyzing module mux_counter
ERROR: [VRFC 10-91] clk_in is not declared [/home/kristbp2/cs296-33fa18-secret/src/note_decoder_full.v:32]
ERROR: [VRFC 10-1040] module mux_counter ignored due to previous errors [/home/kristbp2/cs296-33fa18-secret/src/note_decoder_full.v:30]
INFO: [VRFC 10-311] analyzing module note_decoder_full
INFO: [VRFC 10-2458] undeclared symbol new_clk, assumed default net type wire [/home/kristbp2/cs296-33fa18-secret/src/note_decoder_full.v:46]
INFO: [VRFC 10-2458] undeclared symbol clocks, assumed default net type wire [/home/kristbp2/cs296-33fa18-secret/src/note_decoder_full.v:50]
ERROR: [VRFC 10-1040] module note_decoder_full ignored due to previous errors [/home/kristbp2/cs296-33fa18-secret/src/note_decoder_full.v:44]
xvhdl -m64 --relax -prj note_decoder_full_tb_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/kristbp2/cs296-33fa18-secret/music_box.ip_user_files/ipstatic/blk_mem_gen_v8_3_1/simulation/blk_mem_gen_v8_3.vhd" into library blk_mem_gen_v8_3_1
INFO: [VRFC 10-307] analyzing entity blk_mem_axi_regs_fwd_v8_3
INFO: [VRFC 10-307] analyzing entity blk_mem_axi_write_wrapper_beh
INFO: [VRFC 10-307] analyzing entity write_netlist
INFO: [VRFC 10-307] analyzing entity blk_mem_axi_read_wrapper_beh
INFO: [VRFC 10-307] analyzing entity read_netlist
INFO: [VRFC 10-307] analyzing entity blk_mem_gen_v8_3_1_output_stage
INFO: [VRFC 10-307] analyzing entity blk_mem_gen_v8_3_1_softecc_output_reg_stage
INFO: [VRFC 10-307] analyzing entity blk_mem_gen_v8_3_1_mem_module
INFO: [VRFC 10-307] analyzing entity blk_mem_gen_v8_3_1
INFO: [VRFC 10-307] analyzing entity beh_ff_clr
INFO: [VRFC 10-307] analyzing entity beh_ff_ce
INFO: [VRFC 10-307] analyzing entity beh_ff_pre
INFO: [VRFC 10-307] analyzing entity beh_muxf7
INFO: [VRFC 10-307] analyzing entity STATE_LOGIC
INFO: [VRFC 10-163] Analyzing VHDL file "/home/kristbp2/cs296-33fa18-secret/music_box.srcs/sources_1/ip/triangle_wave_mem/sim/triangle_wave_mem.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity triangle_wave_mem
INFO: [VRFC 10-163] Analyzing VHDL file "/home/kristbp2/cs296-33fa18-secret/music_box.srcs/sources_1/ip/square_wave_mem/sim/square_wave_mem.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity square_wave_mem
INFO: [VRFC 10-163] Analyzing VHDL file "/home/kristbp2/cs296-33fa18-secret/music_box.srcs/sources_1/ip/sine_wave_mem/sim/sine_wave_mem.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity sine_wave_mem
INFO: [VRFC 10-163] Analyzing VHDL file "/home/kristbp2/cs296-33fa18-secret/music_box.srcs/sources_1/ip/saw_wave_mem/sim/saw_wave_mem.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity saw_wave_mem
INFO: [VRFC 10-163] Analyzing VHDL file "/home/kristbp2/cs296-33fa18-secret/music_box.ip_user_files/ipstatic/dist_mem_gen_v8_0_9/simulation/dist_mem_gen_v8_0.vhd" into library dist_mem_gen_v8_0_9
INFO: [VRFC 10-307] analyzing entity dist_mem_gen_v8_0_9
INFO: [VRFC 10-163] Analyzing VHDL file "/home/kristbp2/cs296-33fa18-secret/music_box.srcs/sources_1/ip/offset_mem/sim/offset_mem.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity offset_mem
INFO: [VRFC 10-163] Analyzing VHDL file "/home/kristbp2/cs296-33fa18-secret/music_box.srcs/sources_1/ip/length_mem/sim/length_mem.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity length_mem
INFO: [USF-XSim-99] Step results log file:'/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or '/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav/xvlog.log' file for more information.
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'note_decoder_full_tb' in fileset 'sim_1'...
INFO: [USF-XSim-25] Exported '/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav/sine_waveform.coe'
INFO: [USF-XSim-25] Exported '/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav/sine_wave_mem.mif'
INFO: [USF-XSim-25] Exported '/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav/triangle_waveform.coe'
INFO: [USF-XSim-25] Exported '/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav/triangle_wave_mem.mif'
INFO: [USF-XSim-25] Exported '/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav/square_waveform.coe'
INFO: [USF-XSim-25] Exported '/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav/square_wave_mem.mif'
INFO: [USF-XSim-25] Exported '/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav/saw_waveform.coe'
INFO: [USF-XSim-25] Exported '/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav/saw_wave_mem.mif'
INFO: [USF-XSim-25] Exported '/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav/waveform_lengths.coe'
INFO: [USF-XSim-25] Exported '/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav/length_mem.mif'
INFO: [USF-XSim-25] Exported '/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav/waveform_offsets.coe'
INFO: [USF-XSim-25] Exported '/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav/offset_mem.mif'
INFO: [USF-XSim-25] Exported '/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav/sine_waveform_offsets.coe'
INFO: [USF-XSim-25] Exported '/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav/sine_waveform_lengths.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in '/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav'
xvlog -m64 --relax -prj note_decoder_full_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/kristbp2/cs296-33fa18-secret/src/modules.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module priority_encoder
INFO: [VRFC 10-311] analyzing module comparator
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-311] analyzing module mux4
INFO: [VRFC 10-311] analyzing module mux8
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/kristbp2/cs296-33fa18-secret/src/register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/kristbp2/cs296-33fa18-secret/src/octave_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module octave_decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/kristbp2/cs296-33fa18-secret/src/clock_divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clock_divider
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/kristbp2/cs296-33fa18-secret/src/wave_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wave_counter
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/kristbp2/cs296-33fa18-secret/src/note_decoder_full.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module octave_block_3
INFO: [VRFC 10-311] analyzing module wave_counter_block_3
INFO: [VRFC 10-311] analyzing module combiner_block_3
INFO: [VRFC 10-311] analyzing module mux_counter
INFO: [VRFC 10-311] analyzing module note_decoder_full
INFO: [VRFC 10-2458] undeclared symbol new_clk, assumed default net type wire [/home/kristbp2/cs296-33fa18-secret/src/note_decoder_full.v:46]
INFO: [VRFC 10-2458] undeclared symbol clocks, assumed default net type wire [/home/kristbp2/cs296-33fa18-secret/src/note_decoder_full.v:50]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/kristbp2/cs296-33fa18-secret/src/note_decoder_full_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module note_decoder_full_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
xvhdl -m64 --relax -prj note_decoder_full_tb_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/kristbp2/cs296-33fa18-secret/music_box.ip_user_files/ipstatic/blk_mem_gen_v8_3_1/simulation/blk_mem_gen_v8_3.vhd" into library blk_mem_gen_v8_3_1
INFO: [VRFC 10-307] analyzing entity blk_mem_axi_regs_fwd_v8_3
INFO: [VRFC 10-307] analyzing entity blk_mem_axi_write_wrapper_beh
INFO: [VRFC 10-307] analyzing entity write_netlist
INFO: [VRFC 10-307] analyzing entity blk_mem_axi_read_wrapper_beh
INFO: [VRFC 10-307] analyzing entity read_netlist
INFO: [VRFC 10-307] analyzing entity blk_mem_gen_v8_3_1_output_stage
INFO: [VRFC 10-307] analyzing entity blk_mem_gen_v8_3_1_softecc_output_reg_stage
INFO: [VRFC 10-307] analyzing entity blk_mem_gen_v8_3_1_mem_module
INFO: [VRFC 10-307] analyzing entity blk_mem_gen_v8_3_1
INFO: [VRFC 10-307] analyzing entity beh_ff_clr
INFO: [VRFC 10-307] analyzing entity beh_ff_ce
INFO: [VRFC 10-307] analyzing entity beh_ff_pre
INFO: [VRFC 10-307] analyzing entity beh_muxf7
INFO: [VRFC 10-307] analyzing entity STATE_LOGIC
INFO: [VRFC 10-163] Analyzing VHDL file "/home/kristbp2/cs296-33fa18-secret/music_box.srcs/sources_1/ip/triangle_wave_mem/sim/triangle_wave_mem.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity triangle_wave_mem
INFO: [VRFC 10-163] Analyzing VHDL file "/home/kristbp2/cs296-33fa18-secret/music_box.srcs/sources_1/ip/square_wave_mem/sim/square_wave_mem.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity square_wave_mem
INFO: [VRFC 10-163] Analyzing VHDL file "/home/kristbp2/cs296-33fa18-secret/music_box.srcs/sources_1/ip/sine_wave_mem/sim/sine_wave_mem.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity sine_wave_mem
INFO: [VRFC 10-163] Analyzing VHDL file "/home/kristbp2/cs296-33fa18-secret/music_box.srcs/sources_1/ip/saw_wave_mem/sim/saw_wave_mem.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity saw_wave_mem
INFO: [VRFC 10-163] Analyzing VHDL file "/home/kristbp2/cs296-33fa18-secret/music_box.ip_user_files/ipstatic/dist_mem_gen_v8_0_9/simulation/dist_mem_gen_v8_0.vhd" into library dist_mem_gen_v8_0_9
INFO: [VRFC 10-307] analyzing entity dist_mem_gen_v8_0_9
INFO: [VRFC 10-163] Analyzing VHDL file "/home/kristbp2/cs296-33fa18-secret/music_box.srcs/sources_1/ip/offset_mem/sim/offset_mem.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity offset_mem
INFO: [VRFC 10-163] Analyzing VHDL file "/home/kristbp2/cs296-33fa18-secret/music_box.srcs/sources_1/ip/length_mem/sim/length_mem.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity length_mem
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav'
Vivado Simulator 2015.4
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: /software/xilinx-2015/Vivado/2015.4/bin/unwrapped/lnx64.o/xelab -wto b500bd346b0149adb8c4abe2bee709e8 --debug typical --relax --mt 8 -L xil_defaultlib -L blk_mem_gen_v8_3_1 -L dist_mem_gen_v8_0_9 -L unisims_ver -L unimacro_ver -L secureip --snapshot note_decoder_full_tb_behav xil_defaultlib.note_decoder_full_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 44 differs from formal bit length 16 for port div_amt [/home/kristbp2/cs296-33fa18-secret/src/note_decoder_full.v:11]
WARNING: [VRFC 10-278] actual bit length 44 differs from formal bit length 16 for port div_amt [/home/kristbp2/cs296-33fa18-secret/src/note_decoder_full.v:12]
WARNING: [VRFC 10-278] actual bit length 44 differs from formal bit length 16 for port div_amt [/home/kristbp2/cs296-33fa18-secret/src/note_decoder_full.v:13]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 3 for port clocks [/home/kristbp2/cs296-33fa18-secret/src/note_decoder_full.v:50]
WARNING: [VRFC 10-278] actual bit length 4 differs from formal bit length 12 for port in0 [/home/kristbp2/cs296-33fa18-secret/src/note_decoder_full.v:56]
WARNING: [VRFC 10-278] actual bit length 12 differs from formal bit length 32 for port in0 [/home/kristbp2/cs296-33fa18-secret/src/modules.v:55]
WARNING: [VRFC 10-278] actual bit length 12 differs from formal bit length 32 for port in0 [/home/kristbp2/cs296-33fa18-secret/src/modules.v:56]
WARNING: [VRFC 10-278] actual bit length 12 differs from formal bit length 32 for port in0 [/home/kristbp2/cs296-33fa18-secret/src/modules.v:57]
WARNING: [VRFC 10-278] actual bit length 4 differs from formal bit length 12 for port in0 [/home/kristbp2/cs296-33fa18-secret/src/note_decoder_full.v:68]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 3 for port clocks [/home/kristbp2/cs296-33fa18-secret/src/note_decoder_full.v:77]
WARNING: [VRFC 10-278] actual bit length 12 differs from formal bit length 8 for port q [/home/kristbp2/cs296-33fa18-secret/src/note_decoder_full.v:87]
WARNING: [VRFC 10-278] actual bit length 12 differs from formal bit length 8 for port q [/home/kristbp2/cs296-33fa18-secret/src/note_decoder_full.v:88]
WARNING: [VRFC 10-278] actual bit length 12 differs from formal bit length 8 for port q [/home/kristbp2/cs296-33fa18-secret/src/note_decoder_full.v:89]
WARNING: [VRFC 10-278] actual bit length 12 differs from formal bit length 8 for port q [/home/kristbp2/cs296-33fa18-secret/src/note_decoder_full.v:98]
WARNING: [VRFC 10-278] actual bit length 12 differs from formal bit length 8 for port q [/home/kristbp2/cs296-33fa18-secret/src/note_decoder_full.v:99]
WARNING: [VRFC 10-278] actual bit length 12 differs from formal bit length 8 for port q [/home/kristbp2/cs296-33fa18-secret/src/note_decoder_full.v:100]
WARNING: [VRFC 10-278] actual bit length 12 differs from formal bit length 8 for port q [/home/kristbp2/cs296-33fa18-secret/src/note_decoder_full.v:109]
WARNING: [VRFC 10-278] actual bit length 12 differs from formal bit length 8 for port q [/home/kristbp2/cs296-33fa18-secret/src/note_decoder_full.v:110]
WARNING: [VRFC 10-278] actual bit length 12 differs from formal bit length 8 for port q [/home/kristbp2/cs296-33fa18-secret/src/note_decoder_full.v:111]
WARNING: [VRFC 10-278] actual bit length 12 differs from formal bit length 8 for port q [/home/kristbp2/cs296-33fa18-secret/src/note_decoder_full.v:120]
WARNING: [VRFC 10-278] actual bit length 12 differs from formal bit length 8 for port q [/home/kristbp2/cs296-33fa18-secret/src/note_decoder_full.v:121]
WARNING: [VRFC 10-278] actual bit length 12 differs from formal bit length 8 for port q [/home/kristbp2/cs296-33fa18-secret/src/note_decoder_full.v:122]
WARNING: [VRFC 10-597] element index 35 into sine_waves is out of bounds [/home/kristbp2/cs296-33fa18-secret/src/note_decoder_full.v:89]
WARNING: [VRFC 10-597] element index 35 into triangle_waves is out of bounds [/home/kristbp2/cs296-33fa18-secret/src/note_decoder_full.v:100]
WARNING: [VRFC 10-597] element index 35 into square_waves is out of bounds [/home/kristbp2/cs296-33fa18-secret/src/note_decoder_full.v:111]
WARNING: [VRFC 10-597] element index 35 into saw_waves is out of bounds [/home/kristbp2/cs296-33fa18-secret/src/note_decoder_full.v:122]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package std.textio
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package synopsys.attributes
Compiling package ieee.std_logic_misc
Compiling package ieee.std_logic_textio
Compiling module xil_defaultlib.clock_divider
Compiling module xil_defaultlib.octave_decoder
Compiling module xil_defaultlib.octave_block_3
Compiling module xil_defaultlib.mux_counter
Compiling module xil_defaultlib.mux2
Compiling module xil_defaultlib.mux4(width=12)
Compiling architecture behavioral of entity dist_mem_gen_v8_0_9.dist_mem_gen_v8_0_9 [\dist_mem_gen_v8_0_9("artix7",4,...]
Compiling architecture length_mem_arch of entity xil_defaultlib.length_mem [length_mem_default]
Compiling module xil_defaultlib.register(width=12)
Compiling architecture behavioral of entity dist_mem_gen_v8_0_9.dist_mem_gen_v8_0_9 [\dist_mem_gen_v8_0_9("artix7",4,...]
Compiling architecture offset_mem_arch of entity xil_defaultlib.offset_mem [offset_mem_default]
Compiling module xil_defaultlib.adder(width=12)
Compiling module xil_defaultlib.wave_counter(addr_size=12,reset_...
Compiling module xil_defaultlib.wave_counter_block_3
Compiling architecture output_stage_behavioral of entity blk_mem_gen_v8_3_1.blk_mem_gen_v8_3_1_output_stage [\blk_mem_gen_v8_3_1_output_stage...]
Compiling architecture output_stage_behavioral of entity blk_mem_gen_v8_3_1.blk_mem_gen_v8_3_1_output_stage [\blk_mem_gen_v8_3_1_output_stage...]
Compiling architecture softecc_output_reg_stage_behavioral of entity blk_mem_gen_v8_3_1.blk_mem_gen_v8_3_1_softecc_output_reg_stage [\blk_mem_gen_v8_3_1_softecc_outp...]
Compiling architecture mem_module_behavioral of entity blk_mem_gen_v8_3_1.blk_mem_gen_v8_3_1_mem_module [\blk_mem_gen_v8_3_1_mem_module("...]
Compiling architecture behavioral of entity blk_mem_gen_v8_3_1.blk_mem_gen_v8_3_1 [\blk_mem_gen_v8_3_1("blk_mem_gen...]
Compiling architecture sine_wave_mem_arch of entity xil_defaultlib.sine_wave_mem [sine_wave_mem_default]
Compiling module xil_defaultlib.register(width=8)
Compiling architecture mem_module_behavioral of entity blk_mem_gen_v8_3_1.blk_mem_gen_v8_3_1_mem_module [\blk_mem_gen_v8_3_1_mem_module("...]
Compiling architecture behavioral of entity blk_mem_gen_v8_3_1.blk_mem_gen_v8_3_1 [\blk_mem_gen_v8_3_1("blk_mem_gen...]
Compiling architecture triangle_wave_mem_arch of entity xil_defaultlib.triangle_wave_mem [triangle_wave_mem_default]
Compiling architecture mem_module_behavioral of entity blk_mem_gen_v8_3_1.blk_mem_gen_v8_3_1_mem_module [\blk_mem_gen_v8_3_1_mem_module("...]
Compiling architecture behavioral of entity blk_mem_gen_v8_3_1.blk_mem_gen_v8_3_1 [\blk_mem_gen_v8_3_1("blk_mem_gen...]
Compiling architecture square_wave_mem_arch of entity xil_defaultlib.square_wave_mem [square_wave_mem_default]
Compiling architecture mem_module_behavioral of entity blk_mem_gen_v8_3_1.blk_mem_gen_v8_3_1_mem_module [\blk_mem_gen_v8_3_1_mem_module("...]
Compiling architecture behavioral of entity blk_mem_gen_v8_3_1.blk_mem_gen_v8_3_1 [\blk_mem_gen_v8_3_1("blk_mem_gen...]
Compiling architecture saw_wave_mem_arch of entity xil_defaultlib.saw_wave_mem [saw_wave_mem_default]
Compiling module xil_defaultlib.mux4(width=8)
Compiling module xil_defaultlib.combiner_block_3
Compiling module xil_defaultlib.note_decoder_full
Compiling module xil_defaultlib.note_decoder_full_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot note_decoder_full_tb_behav

****** Webtalk v2015.4 (64-bit)
  **** SW Build 1412921 on Wed Nov 18 09:44:32 MST 2015
  **** IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source /home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav/xsim.dir/note_decoder_full_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Mon Dec 10 12:48:02 2018...
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "note_decoder_full_tb_behav -key {Behavioral:sim_1:Functional:note_decoder_full_tb} -tclbatch {note_decoder_full_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.4
Time resolution is 1 ps
source note_decoder_full_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Warning: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
Time: 0 ps  Iteration: 0  Process: /note_decoder_full_tb/main/offsets_mem/U0/p_warn_behavioural  File: /home/kristbp2/cs296-33fa18-secret/music_box.ip_user_files/ipstatic/dist_mem_gen_v8_0_9/simulation/dist_mem_gen_v8_0.vhd
Warning: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
Time: 0 ps  Iteration: 0  Process: /note_decoder_full_tb/main/lengths_mem/U0/p_warn_behavioural  File: /home/kristbp2/cs296-33fa18-secret/music_box.ip_user_files/ipstatic/dist_mem_gen_v8_0_9/simulation/dist_mem_gen_v8_0.vhd
INFO: [USF-XSim-96] XSim completed. Design snapshot 'note_decoder_full_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 6149.531 ; gain = 0.000 ; free physical = 1556 ; free virtual = 12290
run all
$finish called at time : 47790 ns : File "/home/kristbp2/cs296-33fa18-secret/src/note_decoder_full_tb.v" Line 51
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'note_decoder_full_tb' in fileset 'sim_1'...
INFO: [USF-XSim-25] Exported '/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav/sine_waveform.coe'
INFO: [USF-XSim-25] Exported '/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav/sine_wave_mem.mif'
INFO: [USF-XSim-25] Exported '/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav/triangle_waveform.coe'
INFO: [USF-XSim-25] Exported '/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav/triangle_wave_mem.mif'
INFO: [USF-XSim-25] Exported '/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav/square_waveform.coe'
INFO: [USF-XSim-25] Exported '/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav/square_wave_mem.mif'
INFO: [USF-XSim-25] Exported '/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav/saw_waveform.coe'
INFO: [USF-XSim-25] Exported '/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav/saw_wave_mem.mif'
INFO: [USF-XSim-25] Exported '/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav/waveform_lengths.coe'
INFO: [USF-XSim-25] Exported '/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav/length_mem.mif'
INFO: [USF-XSim-25] Exported '/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav/waveform_offsets.coe'
INFO: [USF-XSim-25] Exported '/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav/offset_mem.mif'
INFO: [USF-XSim-25] Exported '/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav/sine_waveform_offsets.coe'
INFO: [USF-XSim-25] Exported '/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav/sine_waveform_lengths.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in '/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav'
xvlog -m64 --relax -prj note_decoder_full_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/kristbp2/cs296-33fa18-secret/src/modules.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module priority_encoder
INFO: [VRFC 10-311] analyzing module comparator
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-311] analyzing module mux4
INFO: [VRFC 10-311] analyzing module mux8
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/kristbp2/cs296-33fa18-secret/src/register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/kristbp2/cs296-33fa18-secret/src/octave_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module octave_decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/kristbp2/cs296-33fa18-secret/src/clock_divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clock_divider
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/kristbp2/cs296-33fa18-secret/src/wave_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wave_counter
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/kristbp2/cs296-33fa18-secret/src/note_decoder_full.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module octave_block_3
INFO: [VRFC 10-311] analyzing module wave_counter_block_3
INFO: [VRFC 10-311] analyzing module combiner_block_3
INFO: [VRFC 10-311] analyzing module mux_counter
INFO: [VRFC 10-311] analyzing module note_decoder_full
INFO: [VRFC 10-2458] undeclared symbol new_clk, assumed default net type wire [/home/kristbp2/cs296-33fa18-secret/src/note_decoder_full.v:46]
INFO: [VRFC 10-2458] undeclared symbol clocks, assumed default net type wire [/home/kristbp2/cs296-33fa18-secret/src/note_decoder_full.v:50]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/kristbp2/cs296-33fa18-secret/src/note_decoder_full_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module note_decoder_full_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
xvhdl -m64 --relax -prj note_decoder_full_tb_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/kristbp2/cs296-33fa18-secret/music_box.ip_user_files/ipstatic/blk_mem_gen_v8_3_1/simulation/blk_mem_gen_v8_3.vhd" into library blk_mem_gen_v8_3_1
INFO: [VRFC 10-307] analyzing entity blk_mem_axi_regs_fwd_v8_3
INFO: [VRFC 10-307] analyzing entity blk_mem_axi_write_wrapper_beh
INFO: [VRFC 10-307] analyzing entity write_netlist
INFO: [VRFC 10-307] analyzing entity blk_mem_axi_read_wrapper_beh
INFO: [VRFC 10-307] analyzing entity read_netlist
INFO: [VRFC 10-307] analyzing entity blk_mem_gen_v8_3_1_output_stage
INFO: [VRFC 10-307] analyzing entity blk_mem_gen_v8_3_1_softecc_output_reg_stage
INFO: [VRFC 10-307] analyzing entity blk_mem_gen_v8_3_1_mem_module
INFO: [VRFC 10-307] analyzing entity blk_mem_gen_v8_3_1
INFO: [VRFC 10-307] analyzing entity beh_ff_clr
INFO: [VRFC 10-307] analyzing entity beh_ff_ce
INFO: [VRFC 10-307] analyzing entity beh_ff_pre
INFO: [VRFC 10-307] analyzing entity beh_muxf7
INFO: [VRFC 10-307] analyzing entity STATE_LOGIC
INFO: [VRFC 10-163] Analyzing VHDL file "/home/kristbp2/cs296-33fa18-secret/music_box.srcs/sources_1/ip/triangle_wave_mem/sim/triangle_wave_mem.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity triangle_wave_mem
INFO: [VRFC 10-163] Analyzing VHDL file "/home/kristbp2/cs296-33fa18-secret/music_box.srcs/sources_1/ip/square_wave_mem/sim/square_wave_mem.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity square_wave_mem
INFO: [VRFC 10-163] Analyzing VHDL file "/home/kristbp2/cs296-33fa18-secret/music_box.srcs/sources_1/ip/sine_wave_mem/sim/sine_wave_mem.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity sine_wave_mem
INFO: [VRFC 10-163] Analyzing VHDL file "/home/kristbp2/cs296-33fa18-secret/music_box.srcs/sources_1/ip/saw_wave_mem/sim/saw_wave_mem.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity saw_wave_mem
INFO: [VRFC 10-163] Analyzing VHDL file "/home/kristbp2/cs296-33fa18-secret/music_box.ip_user_files/ipstatic/dist_mem_gen_v8_0_9/simulation/dist_mem_gen_v8_0.vhd" into library dist_mem_gen_v8_0_9
INFO: [VRFC 10-307] analyzing entity dist_mem_gen_v8_0_9
INFO: [VRFC 10-163] Analyzing VHDL file "/home/kristbp2/cs296-33fa18-secret/music_box.srcs/sources_1/ip/offset_mem/sim/offset_mem.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity offset_mem
INFO: [VRFC 10-163] Analyzing VHDL file "/home/kristbp2/cs296-33fa18-secret/music_box.srcs/sources_1/ip/length_mem/sim/length_mem.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity length_mem
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav'
Vivado Simulator 2015.4
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: /software/xilinx-2015/Vivado/2015.4/bin/unwrapped/lnx64.o/xelab -wto b500bd346b0149adb8c4abe2bee709e8 --debug typical --relax --mt 8 -L xil_defaultlib -L blk_mem_gen_v8_3_1 -L dist_mem_gen_v8_0_9 -L unisims_ver -L unimacro_ver -L secureip --snapshot note_decoder_full_tb_behav xil_defaultlib.note_decoder_full_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 44 differs from formal bit length 16 for port div_amt [/home/kristbp2/cs296-33fa18-secret/src/note_decoder_full.v:11]
WARNING: [VRFC 10-278] actual bit length 44 differs from formal bit length 16 for port div_amt [/home/kristbp2/cs296-33fa18-secret/src/note_decoder_full.v:12]
WARNING: [VRFC 10-278] actual bit length 44 differs from formal bit length 16 for port div_amt [/home/kristbp2/cs296-33fa18-secret/src/note_decoder_full.v:13]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 3 for port clocks [/home/kristbp2/cs296-33fa18-secret/src/note_decoder_full.v:50]
WARNING: [VRFC 10-278] actual bit length 4 differs from formal bit length 12 for port in0 [/home/kristbp2/cs296-33fa18-secret/src/note_decoder_full.v:56]
WARNING: [VRFC 10-278] actual bit length 12 differs from formal bit length 32 for port in0 [/home/kristbp2/cs296-33fa18-secret/src/modules.v:55]
WARNING: [VRFC 10-278] actual bit length 12 differs from formal bit length 32 for port in0 [/home/kristbp2/cs296-33fa18-secret/src/modules.v:56]
WARNING: [VRFC 10-278] actual bit length 12 differs from formal bit length 32 for port in0 [/home/kristbp2/cs296-33fa18-secret/src/modules.v:57]
WARNING: [VRFC 10-278] actual bit length 4 differs from formal bit length 12 for port in0 [/home/kristbp2/cs296-33fa18-secret/src/note_decoder_full.v:68]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 3 for port clocks [/home/kristbp2/cs296-33fa18-secret/src/note_decoder_full.v:77]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package std.textio
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package synopsys.attributes
Compiling package ieee.std_logic_misc
Compiling package ieee.std_logic_textio
Compiling module xil_defaultlib.clock_divider
Compiling module xil_defaultlib.octave_decoder
Compiling module xil_defaultlib.octave_block_3
Compiling module xil_defaultlib.mux_counter
Compiling module xil_defaultlib.mux2
Compiling module xil_defaultlib.mux4(width=12)
Compiling architecture behavioral of entity dist_mem_gen_v8_0_9.dist_mem_gen_v8_0_9 [\dist_mem_gen_v8_0_9("artix7",4,...]
Compiling architecture length_mem_arch of entity xil_defaultlib.length_mem [length_mem_default]
Compiling module xil_defaultlib.register(width=12)
Compiling architecture behavioral of entity dist_mem_gen_v8_0_9.dist_mem_gen_v8_0_9 [\dist_mem_gen_v8_0_9("artix7",4,...]
Compiling architecture offset_mem_arch of entity xil_defaultlib.offset_mem [offset_mem_default]
Compiling module xil_defaultlib.adder(width=12)
Compiling module xil_defaultlib.wave_counter(addr_size=12,reset_...
Compiling module xil_defaultlib.wave_counter_block_3
Compiling architecture output_stage_behavioral of entity blk_mem_gen_v8_3_1.blk_mem_gen_v8_3_1_output_stage [\blk_mem_gen_v8_3_1_output_stage...]
Compiling architecture output_stage_behavioral of entity blk_mem_gen_v8_3_1.blk_mem_gen_v8_3_1_output_stage [\blk_mem_gen_v8_3_1_output_stage...]
Compiling architecture softecc_output_reg_stage_behavioral of entity blk_mem_gen_v8_3_1.blk_mem_gen_v8_3_1_softecc_output_reg_stage [\blk_mem_gen_v8_3_1_softecc_outp...]
Compiling architecture mem_module_behavioral of entity blk_mem_gen_v8_3_1.blk_mem_gen_v8_3_1_mem_module [\blk_mem_gen_v8_3_1_mem_module("...]
Compiling architecture behavioral of entity blk_mem_gen_v8_3_1.blk_mem_gen_v8_3_1 [\blk_mem_gen_v8_3_1("blk_mem_gen...]
Compiling architecture sine_wave_mem_arch of entity xil_defaultlib.sine_wave_mem [sine_wave_mem_default]
Compiling module xil_defaultlib.register(width=8)
Compiling architecture mem_module_behavioral of entity blk_mem_gen_v8_3_1.blk_mem_gen_v8_3_1_mem_module [\blk_mem_gen_v8_3_1_mem_module("...]
Compiling architecture behavioral of entity blk_mem_gen_v8_3_1.blk_mem_gen_v8_3_1 [\blk_mem_gen_v8_3_1("blk_mem_gen...]
Compiling architecture triangle_wave_mem_arch of entity xil_defaultlib.triangle_wave_mem [triangle_wave_mem_default]
Compiling architecture mem_module_behavioral of entity blk_mem_gen_v8_3_1.blk_mem_gen_v8_3_1_mem_module [\blk_mem_gen_v8_3_1_mem_module("...]
Compiling architecture behavioral of entity blk_mem_gen_v8_3_1.blk_mem_gen_v8_3_1 [\blk_mem_gen_v8_3_1("blk_mem_gen...]
Compiling architecture square_wave_mem_arch of entity xil_defaultlib.square_wave_mem [square_wave_mem_default]
Compiling architecture mem_module_behavioral of entity blk_mem_gen_v8_3_1.blk_mem_gen_v8_3_1_mem_module [\blk_mem_gen_v8_3_1_mem_module("...]
Compiling architecture behavioral of entity blk_mem_gen_v8_3_1.blk_mem_gen_v8_3_1 [\blk_mem_gen_v8_3_1("blk_mem_gen...]
Compiling architecture saw_wave_mem_arch of entity xil_defaultlib.saw_wave_mem [saw_wave_mem_default]
Compiling module xil_defaultlib.mux4(width=8)
Compiling module xil_defaultlib.combiner_block_3
Compiling module xil_defaultlib.note_decoder_full
Compiling module xil_defaultlib.note_decoder_full_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot note_decoder_full_tb_behav

****** Webtalk v2015.4 (64-bit)
  **** SW Build 1412921 on Wed Nov 18 09:44:32 MST 2015
  **** IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source /home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav/xsim.dir/note_decoder_full_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Mon Dec 10 12:52:24 2018...
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "note_decoder_full_tb_behav -key {Behavioral:sim_1:Functional:note_decoder_full_tb} -tclbatch {note_decoder_full_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.4
Time resolution is 1 ps
source note_decoder_full_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Warning: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
Time: 0 ps  Iteration: 0  Process: /note_decoder_full_tb/main/offsets_mem/U0/p_warn_behavioural  File: /home/kristbp2/cs296-33fa18-secret/music_box.ip_user_files/ipstatic/dist_mem_gen_v8_0_9/simulation/dist_mem_gen_v8_0.vhd
Warning: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
Time: 0 ps  Iteration: 0  Process: /note_decoder_full_tb/main/lengths_mem/U0/p_warn_behavioural  File: /home/kristbp2/cs296-33fa18-secret/music_box.ip_user_files/ipstatic/dist_mem_gen_v8_0_9/simulation/dist_mem_gen_v8_0.vhd
INFO: [USF-XSim-96] XSim completed. Design snapshot 'note_decoder_full_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 6149.531 ; gain = 0.000 ; free physical = 1516 ; free virtual = 12249
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'note_decoder_full_tb' in fileset 'sim_1'...
INFO: [USF-XSim-25] Exported '/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav/sine_waveform.coe'
INFO: [USF-XSim-25] Exported '/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav/sine_wave_mem.mif'
INFO: [USF-XSim-25] Exported '/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav/triangle_waveform.coe'
INFO: [USF-XSim-25] Exported '/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav/triangle_wave_mem.mif'
INFO: [USF-XSim-25] Exported '/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav/square_waveform.coe'
INFO: [USF-XSim-25] Exported '/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav/square_wave_mem.mif'
INFO: [USF-XSim-25] Exported '/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav/saw_waveform.coe'
INFO: [USF-XSim-25] Exported '/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav/saw_wave_mem.mif'
INFO: [USF-XSim-25] Exported '/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav/waveform_lengths.coe'
INFO: [USF-XSim-25] Exported '/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav/length_mem.mif'
INFO: [USF-XSim-25] Exported '/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav/waveform_offsets.coe'
INFO: [USF-XSim-25] Exported '/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav/offset_mem.mif'
INFO: [USF-XSim-25] Exported '/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav/sine_waveform_offsets.coe'
INFO: [USF-XSim-25] Exported '/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav/sine_waveform_lengths.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in '/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav'
xvlog -m64 --relax -prj note_decoder_full_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/kristbp2/cs296-33fa18-secret/src/modules.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module priority_encoder
INFO: [VRFC 10-311] analyzing module comparator
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-311] analyzing module mux4
INFO: [VRFC 10-311] analyzing module mux8
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/kristbp2/cs296-33fa18-secret/src/register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/kristbp2/cs296-33fa18-secret/src/octave_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module octave_decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/kristbp2/cs296-33fa18-secret/src/clock_divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clock_divider
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/kristbp2/cs296-33fa18-secret/src/wave_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wave_counter
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/kristbp2/cs296-33fa18-secret/src/note_decoder_full.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module octave_block_3
INFO: [VRFC 10-311] analyzing module wave_counter_block_3
INFO: [VRFC 10-311] analyzing module combiner_block_3
INFO: [VRFC 10-311] analyzing module mux_counter
INFO: [VRFC 10-311] analyzing module note_decoder_full
INFO: [VRFC 10-2458] undeclared symbol new_clk, assumed default net type wire [/home/kristbp2/cs296-33fa18-secret/src/note_decoder_full.v:46]
INFO: [VRFC 10-2458] undeclared symbol clocks, assumed default net type wire [/home/kristbp2/cs296-33fa18-secret/src/note_decoder_full.v:50]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/kristbp2/cs296-33fa18-secret/src/note_decoder_full_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module note_decoder_full_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
xvhdl -m64 --relax -prj note_decoder_full_tb_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/kristbp2/cs296-33fa18-secret/music_box.ip_user_files/ipstatic/blk_mem_gen_v8_3_1/simulation/blk_mem_gen_v8_3.vhd" into library blk_mem_gen_v8_3_1
INFO: [VRFC 10-307] analyzing entity blk_mem_axi_regs_fwd_v8_3
INFO: [VRFC 10-307] analyzing entity blk_mem_axi_write_wrapper_beh
INFO: [VRFC 10-307] analyzing entity write_netlist
INFO: [VRFC 10-307] analyzing entity blk_mem_axi_read_wrapper_beh
INFO: [VRFC 10-307] analyzing entity read_netlist
INFO: [VRFC 10-307] analyzing entity blk_mem_gen_v8_3_1_output_stage
INFO: [VRFC 10-307] analyzing entity blk_mem_gen_v8_3_1_softecc_output_reg_stage
INFO: [VRFC 10-307] analyzing entity blk_mem_gen_v8_3_1_mem_module
INFO: [VRFC 10-307] analyzing entity blk_mem_gen_v8_3_1
INFO: [VRFC 10-307] analyzing entity beh_ff_clr
INFO: [VRFC 10-307] analyzing entity beh_ff_ce
INFO: [VRFC 10-307] analyzing entity beh_ff_pre
INFO: [VRFC 10-307] analyzing entity beh_muxf7
INFO: [VRFC 10-307] analyzing entity STATE_LOGIC
INFO: [VRFC 10-163] Analyzing VHDL file "/home/kristbp2/cs296-33fa18-secret/music_box.srcs/sources_1/ip/triangle_wave_mem/sim/triangle_wave_mem.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity triangle_wave_mem
INFO: [VRFC 10-163] Analyzing VHDL file "/home/kristbp2/cs296-33fa18-secret/music_box.srcs/sources_1/ip/square_wave_mem/sim/square_wave_mem.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity square_wave_mem
INFO: [VRFC 10-163] Analyzing VHDL file "/home/kristbp2/cs296-33fa18-secret/music_box.srcs/sources_1/ip/sine_wave_mem/sim/sine_wave_mem.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity sine_wave_mem
INFO: [VRFC 10-163] Analyzing VHDL file "/home/kristbp2/cs296-33fa18-secret/music_box.srcs/sources_1/ip/saw_wave_mem/sim/saw_wave_mem.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity saw_wave_mem
INFO: [VRFC 10-163] Analyzing VHDL file "/home/kristbp2/cs296-33fa18-secret/music_box.ip_user_files/ipstatic/dist_mem_gen_v8_0_9/simulation/dist_mem_gen_v8_0.vhd" into library dist_mem_gen_v8_0_9
INFO: [VRFC 10-307] analyzing entity dist_mem_gen_v8_0_9
INFO: [VRFC 10-163] Analyzing VHDL file "/home/kristbp2/cs296-33fa18-secret/music_box.srcs/sources_1/ip/offset_mem/sim/offset_mem.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity offset_mem
INFO: [VRFC 10-163] Analyzing VHDL file "/home/kristbp2/cs296-33fa18-secret/music_box.srcs/sources_1/ip/length_mem/sim/length_mem.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity length_mem
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav'
Vivado Simulator 2015.4
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: /software/xilinx-2015/Vivado/2015.4/bin/unwrapped/lnx64.o/xelab -wto b500bd346b0149adb8c4abe2bee709e8 --debug typical --relax --mt 8 -L xil_defaultlib -L blk_mem_gen_v8_3_1 -L dist_mem_gen_v8_0_9 -L unisims_ver -L unimacro_ver -L secureip --snapshot note_decoder_full_tb_behav xil_defaultlib.note_decoder_full_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 44 differs from formal bit length 16 for port div_amt [/home/kristbp2/cs296-33fa18-secret/src/note_decoder_full.v:11]
WARNING: [VRFC 10-278] actual bit length 44 differs from formal bit length 16 for port div_amt [/home/kristbp2/cs296-33fa18-secret/src/note_decoder_full.v:12]
WARNING: [VRFC 10-278] actual bit length 44 differs from formal bit length 16 for port div_amt [/home/kristbp2/cs296-33fa18-secret/src/note_decoder_full.v:13]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 3 for port clocks [/home/kristbp2/cs296-33fa18-secret/src/note_decoder_full.v:50]
WARNING: [VRFC 10-278] actual bit length 4 differs from formal bit length 12 for port in0 [/home/kristbp2/cs296-33fa18-secret/src/note_decoder_full.v:56]
WARNING: [VRFC 10-278] actual bit length 12 differs from formal bit length 32 for port in0 [/home/kristbp2/cs296-33fa18-secret/src/modules.v:55]
WARNING: [VRFC 10-278] actual bit length 12 differs from formal bit length 32 for port in0 [/home/kristbp2/cs296-33fa18-secret/src/modules.v:56]
WARNING: [VRFC 10-278] actual bit length 12 differs from formal bit length 32 for port in0 [/home/kristbp2/cs296-33fa18-secret/src/modules.v:57]
WARNING: [VRFC 10-278] actual bit length 4 differs from formal bit length 12 for port in0 [/home/kristbp2/cs296-33fa18-secret/src/note_decoder_full.v:68]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 3 for port clocks [/home/kristbp2/cs296-33fa18-secret/src/note_decoder_full.v:77]
WARNING: [VRFC 10-278] actual bit length 12 differs from formal bit length 8 for port q [/home/kristbp2/cs296-33fa18-secret/src/note_decoder_full.v:87]
WARNING: [VRFC 10-278] actual bit length 12 differs from formal bit length 8 for port q [/home/kristbp2/cs296-33fa18-secret/src/note_decoder_full.v:88]
WARNING: [VRFC 10-278] actual bit length 12 differs from formal bit length 8 for port q [/home/kristbp2/cs296-33fa18-secret/src/note_decoder_full.v:89]
WARNING: [VRFC 10-278] actual bit length 12 differs from formal bit length 8 for port q [/home/kristbp2/cs296-33fa18-secret/src/note_decoder_full.v:98]
WARNING: [VRFC 10-278] actual bit length 12 differs from formal bit length 8 for port q [/home/kristbp2/cs296-33fa18-secret/src/note_decoder_full.v:99]
WARNING: [VRFC 10-278] actual bit length 12 differs from formal bit length 8 for port q [/home/kristbp2/cs296-33fa18-secret/src/note_decoder_full.v:100]
WARNING: [VRFC 10-278] actual bit length 12 differs from formal bit length 8 for port q [/home/kristbp2/cs296-33fa18-secret/src/note_decoder_full.v:109]
WARNING: [VRFC 10-278] actual bit length 12 differs from formal bit length 8 for port q [/home/kristbp2/cs296-33fa18-secret/src/note_decoder_full.v:110]
WARNING: [VRFC 10-278] actual bit length 12 differs from formal bit length 8 for port q [/home/kristbp2/cs296-33fa18-secret/src/note_decoder_full.v:111]
WARNING: [VRFC 10-278] actual bit length 12 differs from formal bit length 8 for port q [/home/kristbp2/cs296-33fa18-secret/src/note_decoder_full.v:120]
WARNING: [VRFC 10-278] actual bit length 12 differs from formal bit length 8 for port q [/home/kristbp2/cs296-33fa18-secret/src/note_decoder_full.v:121]
WARNING: [VRFC 10-278] actual bit length 12 differs from formal bit length 8 for port q [/home/kristbp2/cs296-33fa18-secret/src/note_decoder_full.v:122]
WARNING: [VRFC 10-597] element index 35 into sine_waves is out of bounds [/home/kristbp2/cs296-33fa18-secret/src/note_decoder_full.v:89]
WARNING: [VRFC 10-597] element index 35 into triangle_waves is out of bounds [/home/kristbp2/cs296-33fa18-secret/src/note_decoder_full.v:100]
WARNING: [VRFC 10-597] element index 35 into square_waves is out of bounds [/home/kristbp2/cs296-33fa18-secret/src/note_decoder_full.v:111]
WARNING: [VRFC 10-597] element index 35 into saw_waves is out of bounds [/home/kristbp2/cs296-33fa18-secret/src/note_decoder_full.v:122]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package std.textio
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package synopsys.attributes
Compiling package ieee.std_logic_misc
Compiling package ieee.std_logic_textio
Compiling module xil_defaultlib.clock_divider
Compiling module xil_defaultlib.octave_decoder
Compiling module xil_defaultlib.octave_block_3
Compiling module xil_defaultlib.mux_counter
Compiling module xil_defaultlib.mux2
Compiling module xil_defaultlib.mux4(width=12)
Compiling architecture behavioral of entity dist_mem_gen_v8_0_9.dist_mem_gen_v8_0_9 [\dist_mem_gen_v8_0_9("artix7",4,...]
Compiling architecture length_mem_arch of entity xil_defaultlib.length_mem [length_mem_default]
Compiling module xil_defaultlib.register(width=12)
Compiling architecture behavioral of entity dist_mem_gen_v8_0_9.dist_mem_gen_v8_0_9 [\dist_mem_gen_v8_0_9("artix7",4,...]
Compiling architecture offset_mem_arch of entity xil_defaultlib.offset_mem [offset_mem_default]
Compiling module xil_defaultlib.adder(width=12)
Compiling module xil_defaultlib.wave_counter(addr_size=12,reset_...
Compiling module xil_defaultlib.wave_counter_block_3
Compiling architecture output_stage_behavioral of entity blk_mem_gen_v8_3_1.blk_mem_gen_v8_3_1_output_stage [\blk_mem_gen_v8_3_1_output_stage...]
Compiling architecture output_stage_behavioral of entity blk_mem_gen_v8_3_1.blk_mem_gen_v8_3_1_output_stage [\blk_mem_gen_v8_3_1_output_stage...]
Compiling architecture softecc_output_reg_stage_behavioral of entity blk_mem_gen_v8_3_1.blk_mem_gen_v8_3_1_softecc_output_reg_stage [\blk_mem_gen_v8_3_1_softecc_outp...]
Compiling architecture mem_module_behavioral of entity blk_mem_gen_v8_3_1.blk_mem_gen_v8_3_1_mem_module [\blk_mem_gen_v8_3_1_mem_module("...]
Compiling architecture behavioral of entity blk_mem_gen_v8_3_1.blk_mem_gen_v8_3_1 [\blk_mem_gen_v8_3_1("blk_mem_gen...]
Compiling architecture sine_wave_mem_arch of entity xil_defaultlib.sine_wave_mem [sine_wave_mem_default]
Compiling module xil_defaultlib.register(width=8)
Compiling architecture mem_module_behavioral of entity blk_mem_gen_v8_3_1.blk_mem_gen_v8_3_1_mem_module [\blk_mem_gen_v8_3_1_mem_module("...]
Compiling architecture behavioral of entity blk_mem_gen_v8_3_1.blk_mem_gen_v8_3_1 [\blk_mem_gen_v8_3_1("blk_mem_gen...]
Compiling architecture triangle_wave_mem_arch of entity xil_defaultlib.triangle_wave_mem [triangle_wave_mem_default]
Compiling architecture mem_module_behavioral of entity blk_mem_gen_v8_3_1.blk_mem_gen_v8_3_1_mem_module [\blk_mem_gen_v8_3_1_mem_module("...]
Compiling architecture behavioral of entity blk_mem_gen_v8_3_1.blk_mem_gen_v8_3_1 [\blk_mem_gen_v8_3_1("blk_mem_gen...]
Compiling architecture square_wave_mem_arch of entity xil_defaultlib.square_wave_mem [square_wave_mem_default]
Compiling architecture mem_module_behavioral of entity blk_mem_gen_v8_3_1.blk_mem_gen_v8_3_1_mem_module [\blk_mem_gen_v8_3_1_mem_module("...]
Compiling architecture behavioral of entity blk_mem_gen_v8_3_1.blk_mem_gen_v8_3_1 [\blk_mem_gen_v8_3_1("blk_mem_gen...]
Compiling architecture saw_wave_mem_arch of entity xil_defaultlib.saw_wave_mem [saw_wave_mem_default]
Compiling module xil_defaultlib.mux4(width=8)
Compiling module xil_defaultlib.combiner_block_3
Compiling module xil_defaultlib.note_decoder_full
Compiling module xil_defaultlib.note_decoder_full_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot note_decoder_full_tb_behav

****** Webtalk v2015.4 (64-bit)
  **** SW Build 1412921 on Wed Nov 18 09:44:32 MST 2015
  **** IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source /home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav/xsim.dir/note_decoder_full_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Mon Dec 10 12:55:25 2018...
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "note_decoder_full_tb_behav -key {Behavioral:sim_1:Functional:note_decoder_full_tb} -tclbatch {note_decoder_full_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.4
Time resolution is 1 ps
source note_decoder_full_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Warning: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
Time: 0 ps  Iteration: 0  Process: /note_decoder_full_tb/main/offsets_mem/U0/p_warn_behavioural  File: /home/kristbp2/cs296-33fa18-secret/music_box.ip_user_files/ipstatic/dist_mem_gen_v8_0_9/simulation/dist_mem_gen_v8_0.vhd
Warning: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
Time: 0 ps  Iteration: 0  Process: /note_decoder_full_tb/main/lengths_mem/U0/p_warn_behavioural  File: /home/kristbp2/cs296-33fa18-secret/music_box.ip_user_files/ipstatic/dist_mem_gen_v8_0_9/simulation/dist_mem_gen_v8_0.vhd
INFO: [USF-XSim-96] XSim completed. Design snapshot 'note_decoder_full_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 6149.531 ; gain = 0.000 ; free physical = 1799 ; free virtual = 12532
run all
$finish called at time : 47790 ns : File "/home/kristbp2/cs296-33fa18-secret/src/note_decoder_full_tb.v" Line 51
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'note_decoder_full_tb' in fileset 'sim_1'...
INFO: [USF-XSim-25] Exported '/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav/sine_waveform.coe'
INFO: [USF-XSim-25] Exported '/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav/sine_wave_mem.mif'
INFO: [USF-XSim-25] Exported '/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav/triangle_waveform.coe'
INFO: [USF-XSim-25] Exported '/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav/triangle_wave_mem.mif'
INFO: [USF-XSim-25] Exported '/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav/square_waveform.coe'
INFO: [USF-XSim-25] Exported '/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav/square_wave_mem.mif'
INFO: [USF-XSim-25] Exported '/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav/saw_waveform.coe'
INFO: [USF-XSim-25] Exported '/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav/saw_wave_mem.mif'
INFO: [USF-XSim-25] Exported '/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav/waveform_lengths.coe'
INFO: [USF-XSim-25] Exported '/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav/length_mem.mif'
INFO: [USF-XSim-25] Exported '/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav/waveform_offsets.coe'
INFO: [USF-XSim-25] Exported '/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav/offset_mem.mif'
INFO: [USF-XSim-25] Exported '/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav/sine_waveform_offsets.coe'
INFO: [USF-XSim-25] Exported '/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav/sine_waveform_lengths.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in '/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav'
xvlog -m64 --relax -prj note_decoder_full_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/kristbp2/cs296-33fa18-secret/src/modules.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module priority_encoder
INFO: [VRFC 10-311] analyzing module comparator
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-311] analyzing module mux4
INFO: [VRFC 10-311] analyzing module mux8
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/kristbp2/cs296-33fa18-secret/src/register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/kristbp2/cs296-33fa18-secret/src/octave_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module octave_decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/kristbp2/cs296-33fa18-secret/src/clock_divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clock_divider
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/kristbp2/cs296-33fa18-secret/src/wave_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wave_counter
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/kristbp2/cs296-33fa18-secret/src/note_decoder_full.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module octave_block_3
INFO: [VRFC 10-311] analyzing module wave_counter_block_3
INFO: [VRFC 10-311] analyzing module combiner_block_3
INFO: [VRFC 10-311] analyzing module mux_counter
INFO: [VRFC 10-311] analyzing module note_decoder_full
INFO: [VRFC 10-2458] undeclared symbol new_clk, assumed default net type wire [/home/kristbp2/cs296-33fa18-secret/src/note_decoder_full.v:46]
INFO: [VRFC 10-2458] undeclared symbol clocks, assumed default net type wire [/home/kristbp2/cs296-33fa18-secret/src/note_decoder_full.v:50]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/kristbp2/cs296-33fa18-secret/src/note_decoder_full_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module note_decoder_full_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
xvhdl -m64 --relax -prj note_decoder_full_tb_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/kristbp2/cs296-33fa18-secret/music_box.ip_user_files/ipstatic/blk_mem_gen_v8_3_1/simulation/blk_mem_gen_v8_3.vhd" into library blk_mem_gen_v8_3_1
INFO: [VRFC 10-307] analyzing entity blk_mem_axi_regs_fwd_v8_3
INFO: [VRFC 10-307] analyzing entity blk_mem_axi_write_wrapper_beh
INFO: [VRFC 10-307] analyzing entity write_netlist
INFO: [VRFC 10-307] analyzing entity blk_mem_axi_read_wrapper_beh
INFO: [VRFC 10-307] analyzing entity read_netlist
INFO: [VRFC 10-307] analyzing entity blk_mem_gen_v8_3_1_output_stage
INFO: [VRFC 10-307] analyzing entity blk_mem_gen_v8_3_1_softecc_output_reg_stage
INFO: [VRFC 10-307] analyzing entity blk_mem_gen_v8_3_1_mem_module
INFO: [VRFC 10-307] analyzing entity blk_mem_gen_v8_3_1
INFO: [VRFC 10-307] analyzing entity beh_ff_clr
INFO: [VRFC 10-307] analyzing entity beh_ff_ce
INFO: [VRFC 10-307] analyzing entity beh_ff_pre
INFO: [VRFC 10-307] analyzing entity beh_muxf7
INFO: [VRFC 10-307] analyzing entity STATE_LOGIC
INFO: [VRFC 10-163] Analyzing VHDL file "/home/kristbp2/cs296-33fa18-secret/music_box.srcs/sources_1/ip/triangle_wave_mem/sim/triangle_wave_mem.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity triangle_wave_mem
INFO: [VRFC 10-163] Analyzing VHDL file "/home/kristbp2/cs296-33fa18-secret/music_box.srcs/sources_1/ip/square_wave_mem/sim/square_wave_mem.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity square_wave_mem
INFO: [VRFC 10-163] Analyzing VHDL file "/home/kristbp2/cs296-33fa18-secret/music_box.srcs/sources_1/ip/sine_wave_mem/sim/sine_wave_mem.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity sine_wave_mem
INFO: [VRFC 10-163] Analyzing VHDL file "/home/kristbp2/cs296-33fa18-secret/music_box.srcs/sources_1/ip/saw_wave_mem/sim/saw_wave_mem.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity saw_wave_mem
INFO: [VRFC 10-163] Analyzing VHDL file "/home/kristbp2/cs296-33fa18-secret/music_box.ip_user_files/ipstatic/dist_mem_gen_v8_0_9/simulation/dist_mem_gen_v8_0.vhd" into library dist_mem_gen_v8_0_9
INFO: [VRFC 10-307] analyzing entity dist_mem_gen_v8_0_9
INFO: [VRFC 10-163] Analyzing VHDL file "/home/kristbp2/cs296-33fa18-secret/music_box.srcs/sources_1/ip/offset_mem/sim/offset_mem.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity offset_mem
INFO: [VRFC 10-163] Analyzing VHDL file "/home/kristbp2/cs296-33fa18-secret/music_box.srcs/sources_1/ip/length_mem/sim/length_mem.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity length_mem
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav'
Vivado Simulator 2015.4
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: /software/xilinx-2015/Vivado/2015.4/bin/unwrapped/lnx64.o/xelab -wto b500bd346b0149adb8c4abe2bee709e8 --debug typical --relax --mt 8 -L xil_defaultlib -L blk_mem_gen_v8_3_1 -L dist_mem_gen_v8_0_9 -L unisims_ver -L unimacro_ver -L secureip --snapshot note_decoder_full_tb_behav xil_defaultlib.note_decoder_full_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 44 differs from formal bit length 16 for port div_amt [/home/kristbp2/cs296-33fa18-secret/src/note_decoder_full.v:11]
WARNING: [VRFC 10-278] actual bit length 44 differs from formal bit length 16 for port div_amt [/home/kristbp2/cs296-33fa18-secret/src/note_decoder_full.v:12]
WARNING: [VRFC 10-278] actual bit length 44 differs from formal bit length 16 for port div_amt [/home/kristbp2/cs296-33fa18-secret/src/note_decoder_full.v:13]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 3 for port clocks [/home/kristbp2/cs296-33fa18-secret/src/note_decoder_full.v:50]
WARNING: [VRFC 10-278] actual bit length 4 differs from formal bit length 12 for port in0 [/home/kristbp2/cs296-33fa18-secret/src/note_decoder_full.v:56]
WARNING: [VRFC 10-278] actual bit length 12 differs from formal bit length 32 for port in0 [/home/kristbp2/cs296-33fa18-secret/src/modules.v:55]
WARNING: [VRFC 10-278] actual bit length 12 differs from formal bit length 32 for port in0 [/home/kristbp2/cs296-33fa18-secret/src/modules.v:56]
WARNING: [VRFC 10-278] actual bit length 12 differs from formal bit length 32 for port in0 [/home/kristbp2/cs296-33fa18-secret/src/modules.v:57]
WARNING: [VRFC 10-278] actual bit length 4 differs from formal bit length 12 for port in0 [/home/kristbp2/cs296-33fa18-secret/src/note_decoder_full.v:68]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 3 for port clocks [/home/kristbp2/cs296-33fa18-secret/src/note_decoder_full.v:77]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package std.textio
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package synopsys.attributes
Compiling package ieee.std_logic_misc
Compiling package ieee.std_logic_textio
Compiling module xil_defaultlib.clock_divider
Compiling module xil_defaultlib.octave_decoder
Compiling module xil_defaultlib.octave_block_3
Compiling module xil_defaultlib.mux_counter
Compiling module xil_defaultlib.mux2
Compiling module xil_defaultlib.mux4(width=12)
Compiling architecture behavioral of entity dist_mem_gen_v8_0_9.dist_mem_gen_v8_0_9 [\dist_mem_gen_v8_0_9("artix7",4,...]
Compiling architecture length_mem_arch of entity xil_defaultlib.length_mem [length_mem_default]
Compiling module xil_defaultlib.register(width=12)
Compiling architecture behavioral of entity dist_mem_gen_v8_0_9.dist_mem_gen_v8_0_9 [\dist_mem_gen_v8_0_9("artix7",4,...]
Compiling architecture offset_mem_arch of entity xil_defaultlib.offset_mem [offset_mem_default]
Compiling module xil_defaultlib.adder(width=12)
Compiling module xil_defaultlib.wave_counter(addr_size=12,reset_...
Compiling module xil_defaultlib.wave_counter_block_3
Compiling architecture output_stage_behavioral of entity blk_mem_gen_v8_3_1.blk_mem_gen_v8_3_1_output_stage [\blk_mem_gen_v8_3_1_output_stage...]
Compiling architecture output_stage_behavioral of entity blk_mem_gen_v8_3_1.blk_mem_gen_v8_3_1_output_stage [\blk_mem_gen_v8_3_1_output_stage...]
Compiling architecture softecc_output_reg_stage_behavioral of entity blk_mem_gen_v8_3_1.blk_mem_gen_v8_3_1_softecc_output_reg_stage [\blk_mem_gen_v8_3_1_softecc_outp...]
Compiling architecture mem_module_behavioral of entity blk_mem_gen_v8_3_1.blk_mem_gen_v8_3_1_mem_module [\blk_mem_gen_v8_3_1_mem_module("...]
Compiling architecture behavioral of entity blk_mem_gen_v8_3_1.blk_mem_gen_v8_3_1 [\blk_mem_gen_v8_3_1("blk_mem_gen...]
Compiling architecture sine_wave_mem_arch of entity xil_defaultlib.sine_wave_mem [sine_wave_mem_default]
Compiling module xil_defaultlib.register(width=8)
Compiling architecture mem_module_behavioral of entity blk_mem_gen_v8_3_1.blk_mem_gen_v8_3_1_mem_module [\blk_mem_gen_v8_3_1_mem_module("...]
Compiling architecture behavioral of entity blk_mem_gen_v8_3_1.blk_mem_gen_v8_3_1 [\blk_mem_gen_v8_3_1("blk_mem_gen...]
Compiling architecture triangle_wave_mem_arch of entity xil_defaultlib.triangle_wave_mem [triangle_wave_mem_default]
Compiling architecture mem_module_behavioral of entity blk_mem_gen_v8_3_1.blk_mem_gen_v8_3_1_mem_module [\blk_mem_gen_v8_3_1_mem_module("...]
Compiling architecture behavioral of entity blk_mem_gen_v8_3_1.blk_mem_gen_v8_3_1 [\blk_mem_gen_v8_3_1("blk_mem_gen...]
Compiling architecture square_wave_mem_arch of entity xil_defaultlib.square_wave_mem [square_wave_mem_default]
Compiling architecture mem_module_behavioral of entity blk_mem_gen_v8_3_1.blk_mem_gen_v8_3_1_mem_module [\blk_mem_gen_v8_3_1_mem_module("...]
Compiling architecture behavioral of entity blk_mem_gen_v8_3_1.blk_mem_gen_v8_3_1 [\blk_mem_gen_v8_3_1("blk_mem_gen...]
Compiling architecture saw_wave_mem_arch of entity xil_defaultlib.saw_wave_mem [saw_wave_mem_default]
Compiling module xil_defaultlib.mux4(width=8)
Compiling module xil_defaultlib.combiner_block_3
Compiling module xil_defaultlib.note_decoder_full
Compiling module xil_defaultlib.note_decoder_full_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot note_decoder_full_tb_behav

****** Webtalk v2015.4 (64-bit)
  **** SW Build 1412921 on Wed Nov 18 09:44:32 MST 2015
  **** IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source /home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav/xsim.dir/note_decoder_full_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Mon Dec 10 12:57:18 2018...
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "note_decoder_full_tb_behav -key {Behavioral:sim_1:Functional:note_decoder_full_tb} -tclbatch {note_decoder_full_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.4
Time resolution is 1 ps
source note_decoder_full_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Warning: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
Time: 0 ps  Iteration: 0  Process: /note_decoder_full_tb/main/offsets_mem/U0/p_warn_behavioural  File: /home/kristbp2/cs296-33fa18-secret/music_box.ip_user_files/ipstatic/dist_mem_gen_v8_0_9/simulation/dist_mem_gen_v8_0.vhd
Warning: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
Time: 0 ps  Iteration: 0  Process: /note_decoder_full_tb/main/lengths_mem/U0/p_warn_behavioural  File: /home/kristbp2/cs296-33fa18-secret/music_box.ip_user_files/ipstatic/dist_mem_gen_v8_0_9/simulation/dist_mem_gen_v8_0.vhd
INFO: [USF-XSim-96] XSim completed. Design snapshot 'note_decoder_full_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 6149.531 ; gain = 0.000 ; free physical = 1819 ; free virtual = 12552
run all
$finish called at time : 47790 ns : File "/home/kristbp2/cs296-33fa18-secret/src/note_decoder_full_tb.v" Line 51
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'note_decoder_full_tb' in fileset 'sim_1'...
INFO: [USF-XSim-25] Exported '/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav/sine_waveform.coe'
INFO: [USF-XSim-25] Exported '/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav/sine_wave_mem.mif'
INFO: [USF-XSim-25] Exported '/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav/triangle_waveform.coe'
INFO: [USF-XSim-25] Exported '/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav/triangle_wave_mem.mif'
INFO: [USF-XSim-25] Exported '/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav/square_waveform.coe'
INFO: [USF-XSim-25] Exported '/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav/square_wave_mem.mif'
INFO: [USF-XSim-25] Exported '/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav/saw_waveform.coe'
INFO: [USF-XSim-25] Exported '/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav/saw_wave_mem.mif'
INFO: [USF-XSim-25] Exported '/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav/waveform_lengths.coe'
INFO: [USF-XSim-25] Exported '/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav/length_mem.mif'
INFO: [USF-XSim-25] Exported '/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav/waveform_offsets.coe'
INFO: [USF-XSim-25] Exported '/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav/offset_mem.mif'
INFO: [USF-XSim-25] Exported '/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav/sine_waveform_offsets.coe'
INFO: [USF-XSim-25] Exported '/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav/sine_waveform_lengths.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in '/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav'
xvlog -m64 --relax -prj note_decoder_full_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/kristbp2/cs296-33fa18-secret/src/modules.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module priority_encoder
INFO: [VRFC 10-311] analyzing module comparator
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-311] analyzing module mux4
INFO: [VRFC 10-311] analyzing module mux8
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/kristbp2/cs296-33fa18-secret/src/register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/kristbp2/cs296-33fa18-secret/src/octave_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module octave_decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/kristbp2/cs296-33fa18-secret/src/clock_divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clock_divider
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/kristbp2/cs296-33fa18-secret/src/wave_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wave_counter
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/kristbp2/cs296-33fa18-secret/src/note_decoder_full.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module octave_block_3
INFO: [VRFC 10-311] analyzing module wave_counter_block_3
INFO: [VRFC 10-311] analyzing module combiner_block_3
INFO: [VRFC 10-311] analyzing module mux_counter
INFO: [VRFC 10-311] analyzing module note_decoder_full
INFO: [VRFC 10-2458] undeclared symbol new_clk, assumed default net type wire [/home/kristbp2/cs296-33fa18-secret/src/note_decoder_full.v:46]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/kristbp2/cs296-33fa18-secret/src/note_decoder_full_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module note_decoder_full_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
xvhdl -m64 --relax -prj note_decoder_full_tb_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/kristbp2/cs296-33fa18-secret/music_box.ip_user_files/ipstatic/blk_mem_gen_v8_3_1/simulation/blk_mem_gen_v8_3.vhd" into library blk_mem_gen_v8_3_1
INFO: [VRFC 10-307] analyzing entity blk_mem_axi_regs_fwd_v8_3
INFO: [VRFC 10-307] analyzing entity blk_mem_axi_write_wrapper_beh
INFO: [VRFC 10-307] analyzing entity write_netlist
INFO: [VRFC 10-307] analyzing entity blk_mem_axi_read_wrapper_beh
INFO: [VRFC 10-307] analyzing entity read_netlist
INFO: [VRFC 10-307] analyzing entity blk_mem_gen_v8_3_1_output_stage
INFO: [VRFC 10-307] analyzing entity blk_mem_gen_v8_3_1_softecc_output_reg_stage
INFO: [VRFC 10-307] analyzing entity blk_mem_gen_v8_3_1_mem_module
INFO: [VRFC 10-307] analyzing entity blk_mem_gen_v8_3_1
INFO: [VRFC 10-307] analyzing entity beh_ff_clr
INFO: [VRFC 10-307] analyzing entity beh_ff_ce
INFO: [VRFC 10-307] analyzing entity beh_ff_pre
INFO: [VRFC 10-307] analyzing entity beh_muxf7
INFO: [VRFC 10-307] analyzing entity STATE_LOGIC
INFO: [VRFC 10-163] Analyzing VHDL file "/home/kristbp2/cs296-33fa18-secret/music_box.srcs/sources_1/ip/triangle_wave_mem/sim/triangle_wave_mem.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity triangle_wave_mem
INFO: [VRFC 10-163] Analyzing VHDL file "/home/kristbp2/cs296-33fa18-secret/music_box.srcs/sources_1/ip/square_wave_mem/sim/square_wave_mem.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity square_wave_mem
INFO: [VRFC 10-163] Analyzing VHDL file "/home/kristbp2/cs296-33fa18-secret/music_box.srcs/sources_1/ip/sine_wave_mem/sim/sine_wave_mem.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity sine_wave_mem
INFO: [VRFC 10-163] Analyzing VHDL file "/home/kristbp2/cs296-33fa18-secret/music_box.srcs/sources_1/ip/saw_wave_mem/sim/saw_wave_mem.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity saw_wave_mem
INFO: [VRFC 10-163] Analyzing VHDL file "/home/kristbp2/cs296-33fa18-secret/music_box.ip_user_files/ipstatic/dist_mem_gen_v8_0_9/simulation/dist_mem_gen_v8_0.vhd" into library dist_mem_gen_v8_0_9
INFO: [VRFC 10-307] analyzing entity dist_mem_gen_v8_0_9
INFO: [VRFC 10-163] Analyzing VHDL file "/home/kristbp2/cs296-33fa18-secret/music_box.srcs/sources_1/ip/offset_mem/sim/offset_mem.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity offset_mem
INFO: [VRFC 10-163] Analyzing VHDL file "/home/kristbp2/cs296-33fa18-secret/music_box.srcs/sources_1/ip/length_mem/sim/length_mem.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity length_mem
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav'
Vivado Simulator 2015.4
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: /software/xilinx-2015/Vivado/2015.4/bin/unwrapped/lnx64.o/xelab -wto b500bd346b0149adb8c4abe2bee709e8 --debug typical --relax --mt 8 -L xil_defaultlib -L blk_mem_gen_v8_3_1 -L dist_mem_gen_v8_0_9 -L unisims_ver -L unimacro_ver -L secureip --snapshot note_decoder_full_tb_behav xil_defaultlib.note_decoder_full_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 44 differs from formal bit length 16 for port div_amt [/home/kristbp2/cs296-33fa18-secret/src/note_decoder_full.v:11]
WARNING: [VRFC 10-278] actual bit length 44 differs from formal bit length 16 for port div_amt [/home/kristbp2/cs296-33fa18-secret/src/note_decoder_full.v:12]
WARNING: [VRFC 10-278] actual bit length 44 differs from formal bit length 16 for port div_amt [/home/kristbp2/cs296-33fa18-secret/src/note_decoder_full.v:13]
WARNING: [VRFC 10-278] actual bit length 4 differs from formal bit length 12 for port in0 [/home/kristbp2/cs296-33fa18-secret/src/note_decoder_full.v:57]
WARNING: [VRFC 10-278] actual bit length 12 differs from formal bit length 32 for port in0 [/home/kristbp2/cs296-33fa18-secret/src/modules.v:55]
WARNING: [VRFC 10-278] actual bit length 12 differs from formal bit length 32 for port in0 [/home/kristbp2/cs296-33fa18-secret/src/modules.v:56]
WARNING: [VRFC 10-278] actual bit length 12 differs from formal bit length 32 for port in0 [/home/kristbp2/cs296-33fa18-secret/src/modules.v:57]
WARNING: [VRFC 10-278] actual bit length 4 differs from formal bit length 12 for port in0 [/home/kristbp2/cs296-33fa18-secret/src/note_decoder_full.v:69]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package std.textio
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package synopsys.attributes
Compiling package ieee.std_logic_misc
Compiling package ieee.std_logic_textio
Compiling module xil_defaultlib.clock_divider
Compiling module xil_defaultlib.octave_decoder
Compiling module xil_defaultlib.octave_block_3
Compiling module xil_defaultlib.mux_counter
Compiling module xil_defaultlib.mux2
Compiling module xil_defaultlib.mux4(width=12)
Compiling architecture behavioral of entity dist_mem_gen_v8_0_9.dist_mem_gen_v8_0_9 [\dist_mem_gen_v8_0_9("artix7",4,...]
Compiling architecture length_mem_arch of entity xil_defaultlib.length_mem [length_mem_default]
Compiling module xil_defaultlib.register(width=12)
Compiling architecture behavioral of entity dist_mem_gen_v8_0_9.dist_mem_gen_v8_0_9 [\dist_mem_gen_v8_0_9("artix7",4,...]
Compiling architecture offset_mem_arch of entity xil_defaultlib.offset_mem [offset_mem_default]
Compiling module xil_defaultlib.adder(width=12)
Compiling module xil_defaultlib.wave_counter(addr_size=12,reset_...
Compiling module xil_defaultlib.wave_counter_block_3
Compiling architecture output_stage_behavioral of entity blk_mem_gen_v8_3_1.blk_mem_gen_v8_3_1_output_stage [\blk_mem_gen_v8_3_1_output_stage...]
Compiling architecture output_stage_behavioral of entity blk_mem_gen_v8_3_1.blk_mem_gen_v8_3_1_output_stage [\blk_mem_gen_v8_3_1_output_stage...]
Compiling architecture softecc_output_reg_stage_behavioral of entity blk_mem_gen_v8_3_1.blk_mem_gen_v8_3_1_softecc_output_reg_stage [\blk_mem_gen_v8_3_1_softecc_outp...]
Compiling architecture mem_module_behavioral of entity blk_mem_gen_v8_3_1.blk_mem_gen_v8_3_1_mem_module [\blk_mem_gen_v8_3_1_mem_module("...]
Compiling architecture behavioral of entity blk_mem_gen_v8_3_1.blk_mem_gen_v8_3_1 [\blk_mem_gen_v8_3_1("blk_mem_gen...]
Compiling architecture sine_wave_mem_arch of entity xil_defaultlib.sine_wave_mem [sine_wave_mem_default]
Compiling module xil_defaultlib.register(width=8)
Compiling architecture mem_module_behavioral of entity blk_mem_gen_v8_3_1.blk_mem_gen_v8_3_1_mem_module [\blk_mem_gen_v8_3_1_mem_module("...]
Compiling architecture behavioral of entity blk_mem_gen_v8_3_1.blk_mem_gen_v8_3_1 [\blk_mem_gen_v8_3_1("blk_mem_gen...]
Compiling architecture triangle_wave_mem_arch of entity xil_defaultlib.triangle_wave_mem [triangle_wave_mem_default]
Compiling architecture mem_module_behavioral of entity blk_mem_gen_v8_3_1.blk_mem_gen_v8_3_1_mem_module [\blk_mem_gen_v8_3_1_mem_module("...]
Compiling architecture behavioral of entity blk_mem_gen_v8_3_1.blk_mem_gen_v8_3_1 [\blk_mem_gen_v8_3_1("blk_mem_gen...]
Compiling architecture square_wave_mem_arch of entity xil_defaultlib.square_wave_mem [square_wave_mem_default]
Compiling architecture mem_module_behavioral of entity blk_mem_gen_v8_3_1.blk_mem_gen_v8_3_1_mem_module [\blk_mem_gen_v8_3_1_mem_module("...]
Compiling architecture behavioral of entity blk_mem_gen_v8_3_1.blk_mem_gen_v8_3_1 [\blk_mem_gen_v8_3_1("blk_mem_gen...]
Compiling architecture saw_wave_mem_arch of entity xil_defaultlib.saw_wave_mem [saw_wave_mem_default]
Compiling module xil_defaultlib.mux4(width=8)
Compiling module xil_defaultlib.combiner_block_3
Compiling module xil_defaultlib.note_decoder_full
Compiling module xil_defaultlib.note_decoder_full_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot note_decoder_full_tb_behav

****** Webtalk v2015.4 (64-bit)
  **** SW Build 1412921 on Wed Nov 18 09:44:32 MST 2015
  **** IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source /home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav/xsim.dir/note_decoder_full_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Mon Dec 10 13:11:40 2018...
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "note_decoder_full_tb_behav -key {Behavioral:sim_1:Functional:note_decoder_full_tb} -tclbatch {note_decoder_full_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.4
Time resolution is 1 ps
source note_decoder_full_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Warning: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
Time: 0 ps  Iteration: 0  Process: /note_decoder_full_tb/main/offsets_mem/U0/p_warn_behavioural  File: /home/kristbp2/cs296-33fa18-secret/music_box.ip_user_files/ipstatic/dist_mem_gen_v8_0_9/simulation/dist_mem_gen_v8_0.vhd
Warning: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
Time: 0 ps  Iteration: 0  Process: /note_decoder_full_tb/main/lengths_mem/U0/p_warn_behavioural  File: /home/kristbp2/cs296-33fa18-secret/music_box.ip_user_files/ipstatic/dist_mem_gen_v8_0_9/simulation/dist_mem_gen_v8_0.vhd
INFO: [USF-XSim-96] XSim completed. Design snapshot 'note_decoder_full_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 6149.531 ; gain = 0.000 ; free physical = 1792 ; free virtual = 12525
run all
$finish called at time : 47790 ns : File "/home/kristbp2/cs296-33fa18-secret/src/note_decoder_full_tb.v" Line 51
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'note_decoder_full_tb' in fileset 'sim_1'...
INFO: [USF-XSim-25] Exported '/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav/sine_waveform.coe'
INFO: [USF-XSim-25] Exported '/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav/sine_wave_mem.mif'
INFO: [USF-XSim-25] Exported '/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav/triangle_waveform.coe'
INFO: [USF-XSim-25] Exported '/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav/triangle_wave_mem.mif'
INFO: [USF-XSim-25] Exported '/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav/square_waveform.coe'
INFO: [USF-XSim-25] Exported '/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav/square_wave_mem.mif'
INFO: [USF-XSim-25] Exported '/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav/saw_waveform.coe'
INFO: [USF-XSim-25] Exported '/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav/saw_wave_mem.mif'
INFO: [USF-XSim-25] Exported '/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav/waveform_lengths.coe'
INFO: [USF-XSim-25] Exported '/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav/length_mem.mif'
INFO: [USF-XSim-25] Exported '/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav/waveform_offsets.coe'
INFO: [USF-XSim-25] Exported '/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav/offset_mem.mif'
INFO: [USF-XSim-25] Exported '/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav/sine_waveform_offsets.coe'
INFO: [USF-XSim-25] Exported '/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav/sine_waveform_lengths.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in '/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav'
xvlog -m64 --relax -prj note_decoder_full_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/kristbp2/cs296-33fa18-secret/src/modules.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module priority_encoder
INFO: [VRFC 10-311] analyzing module comparator
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-311] analyzing module mux4
INFO: [VRFC 10-311] analyzing module mux8
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/kristbp2/cs296-33fa18-secret/src/register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/kristbp2/cs296-33fa18-secret/src/octave_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module octave_decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/kristbp2/cs296-33fa18-secret/src/clock_divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clock_divider
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/kristbp2/cs296-33fa18-secret/src/wave_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wave_counter
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/kristbp2/cs296-33fa18-secret/src/note_decoder_full.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module octave_block_3
INFO: [VRFC 10-311] analyzing module wave_counter_block_3
INFO: [VRFC 10-311] analyzing module combiner_block_3
INFO: [VRFC 10-311] analyzing module mux_counter
INFO: [VRFC 10-311] analyzing module note_decoder_full
INFO: [VRFC 10-2458] undeclared symbol new_clk, assumed default net type wire [/home/kristbp2/cs296-33fa18-secret/src/note_decoder_full.v:46]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/kristbp2/cs296-33fa18-secret/src/note_decoder_full_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module note_decoder_full_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
xvhdl -m64 --relax -prj note_decoder_full_tb_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/kristbp2/cs296-33fa18-secret/music_box.ip_user_files/ipstatic/blk_mem_gen_v8_3_1/simulation/blk_mem_gen_v8_3.vhd" into library blk_mem_gen_v8_3_1
INFO: [VRFC 10-307] analyzing entity blk_mem_axi_regs_fwd_v8_3
INFO: [VRFC 10-307] analyzing entity blk_mem_axi_write_wrapper_beh
INFO: [VRFC 10-307] analyzing entity write_netlist
INFO: [VRFC 10-307] analyzing entity blk_mem_axi_read_wrapper_beh
INFO: [VRFC 10-307] analyzing entity read_netlist
INFO: [VRFC 10-307] analyzing entity blk_mem_gen_v8_3_1_output_stage
INFO: [VRFC 10-307] analyzing entity blk_mem_gen_v8_3_1_softecc_output_reg_stage
INFO: [VRFC 10-307] analyzing entity blk_mem_gen_v8_3_1_mem_module
INFO: [VRFC 10-307] analyzing entity blk_mem_gen_v8_3_1
INFO: [VRFC 10-307] analyzing entity beh_ff_clr
INFO: [VRFC 10-307] analyzing entity beh_ff_ce
INFO: [VRFC 10-307] analyzing entity beh_ff_pre
INFO: [VRFC 10-307] analyzing entity beh_muxf7
INFO: [VRFC 10-307] analyzing entity STATE_LOGIC
INFO: [VRFC 10-163] Analyzing VHDL file "/home/kristbp2/cs296-33fa18-secret/music_box.srcs/sources_1/ip/triangle_wave_mem/sim/triangle_wave_mem.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity triangle_wave_mem
INFO: [VRFC 10-163] Analyzing VHDL file "/home/kristbp2/cs296-33fa18-secret/music_box.srcs/sources_1/ip/square_wave_mem/sim/square_wave_mem.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity square_wave_mem
INFO: [VRFC 10-163] Analyzing VHDL file "/home/kristbp2/cs296-33fa18-secret/music_box.srcs/sources_1/ip/sine_wave_mem/sim/sine_wave_mem.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity sine_wave_mem
INFO: [VRFC 10-163] Analyzing VHDL file "/home/kristbp2/cs296-33fa18-secret/music_box.srcs/sources_1/ip/saw_wave_mem/sim/saw_wave_mem.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity saw_wave_mem
INFO: [VRFC 10-163] Analyzing VHDL file "/home/kristbp2/cs296-33fa18-secret/music_box.ip_user_files/ipstatic/dist_mem_gen_v8_0_9/simulation/dist_mem_gen_v8_0.vhd" into library dist_mem_gen_v8_0_9
INFO: [VRFC 10-307] analyzing entity dist_mem_gen_v8_0_9
INFO: [VRFC 10-163] Analyzing VHDL file "/home/kristbp2/cs296-33fa18-secret/music_box.srcs/sources_1/ip/offset_mem/sim/offset_mem.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity offset_mem
INFO: [VRFC 10-163] Analyzing VHDL file "/home/kristbp2/cs296-33fa18-secret/music_box.srcs/sources_1/ip/length_mem/sim/length_mem.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity length_mem
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav'
Vivado Simulator 2015.4
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: /software/xilinx-2015/Vivado/2015.4/bin/unwrapped/lnx64.o/xelab -wto b500bd346b0149adb8c4abe2bee709e8 --debug typical --relax --mt 8 -L xil_defaultlib -L blk_mem_gen_v8_3_1 -L dist_mem_gen_v8_0_9 -L unisims_ver -L unimacro_ver -L secureip --snapshot note_decoder_full_tb_behav xil_defaultlib.note_decoder_full_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 44 differs from formal bit length 16 for port div_amt [/home/kristbp2/cs296-33fa18-secret/src/note_decoder_full.v:11]
WARNING: [VRFC 10-278] actual bit length 44 differs from formal bit length 16 for port div_amt [/home/kristbp2/cs296-33fa18-secret/src/note_decoder_full.v:12]
WARNING: [VRFC 10-278] actual bit length 44 differs from formal bit length 16 for port div_amt [/home/kristbp2/cs296-33fa18-secret/src/note_decoder_full.v:13]
WARNING: [VRFC 10-278] actual bit length 4 differs from formal bit length 12 for port in0 [/home/kristbp2/cs296-33fa18-secret/src/note_decoder_full.v:57]
WARNING: [VRFC 10-278] actual bit length 12 differs from formal bit length 32 for port in0 [/home/kristbp2/cs296-33fa18-secret/src/modules.v:55]
WARNING: [VRFC 10-278] actual bit length 12 differs from formal bit length 32 for port in0 [/home/kristbp2/cs296-33fa18-secret/src/modules.v:56]
WARNING: [VRFC 10-278] actual bit length 12 differs from formal bit length 32 for port in0 [/home/kristbp2/cs296-33fa18-secret/src/modules.v:57]
WARNING: [VRFC 10-278] actual bit length 4 differs from formal bit length 12 for port in0 [/home/kristbp2/cs296-33fa18-secret/src/note_decoder_full.v:69]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package std.textio
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package synopsys.attributes
Compiling package ieee.std_logic_misc
Compiling package ieee.std_logic_textio
Compiling module xil_defaultlib.clock_divider
Compiling module xil_defaultlib.octave_decoder
Compiling module xil_defaultlib.octave_block_3
Compiling module xil_defaultlib.mux_counter
Compiling module xil_defaultlib.mux2
Compiling module xil_defaultlib.mux4(width=12)
Compiling architecture behavioral of entity dist_mem_gen_v8_0_9.dist_mem_gen_v8_0_9 [\dist_mem_gen_v8_0_9("artix7",4,...]
Compiling architecture length_mem_arch of entity xil_defaultlib.length_mem [length_mem_default]
Compiling module xil_defaultlib.register(width=12)
Compiling architecture behavioral of entity dist_mem_gen_v8_0_9.dist_mem_gen_v8_0_9 [\dist_mem_gen_v8_0_9("artix7",4,...]
Compiling architecture offset_mem_arch of entity xil_defaultlib.offset_mem [offset_mem_default]
Compiling module xil_defaultlib.adder(width=12)
Compiling module xil_defaultlib.wave_counter(addr_size=12,reset_...
Compiling module xil_defaultlib.wave_counter_block_3
Compiling architecture output_stage_behavioral of entity blk_mem_gen_v8_3_1.blk_mem_gen_v8_3_1_output_stage [\blk_mem_gen_v8_3_1_output_stage...]
Compiling architecture output_stage_behavioral of entity blk_mem_gen_v8_3_1.blk_mem_gen_v8_3_1_output_stage [\blk_mem_gen_v8_3_1_output_stage...]
Compiling architecture softecc_output_reg_stage_behavioral of entity blk_mem_gen_v8_3_1.blk_mem_gen_v8_3_1_softecc_output_reg_stage [\blk_mem_gen_v8_3_1_softecc_outp...]
Compiling architecture mem_module_behavioral of entity blk_mem_gen_v8_3_1.blk_mem_gen_v8_3_1_mem_module [\blk_mem_gen_v8_3_1_mem_module("...]
Compiling architecture behavioral of entity blk_mem_gen_v8_3_1.blk_mem_gen_v8_3_1 [\blk_mem_gen_v8_3_1("blk_mem_gen...]
Compiling architecture sine_wave_mem_arch of entity xil_defaultlib.sine_wave_mem [sine_wave_mem_default]
Compiling module xil_defaultlib.register(width=8)
Compiling architecture mem_module_behavioral of entity blk_mem_gen_v8_3_1.blk_mem_gen_v8_3_1_mem_module [\blk_mem_gen_v8_3_1_mem_module("...]
Compiling architecture behavioral of entity blk_mem_gen_v8_3_1.blk_mem_gen_v8_3_1 [\blk_mem_gen_v8_3_1("blk_mem_gen...]
Compiling architecture triangle_wave_mem_arch of entity xil_defaultlib.triangle_wave_mem [triangle_wave_mem_default]
Compiling architecture mem_module_behavioral of entity blk_mem_gen_v8_3_1.blk_mem_gen_v8_3_1_mem_module [\blk_mem_gen_v8_3_1_mem_module("...]
Compiling architecture behavioral of entity blk_mem_gen_v8_3_1.blk_mem_gen_v8_3_1 [\blk_mem_gen_v8_3_1("blk_mem_gen...]
Compiling architecture square_wave_mem_arch of entity xil_defaultlib.square_wave_mem [square_wave_mem_default]
Compiling architecture mem_module_behavioral of entity blk_mem_gen_v8_3_1.blk_mem_gen_v8_3_1_mem_module [\blk_mem_gen_v8_3_1_mem_module("...]
Compiling architecture behavioral of entity blk_mem_gen_v8_3_1.blk_mem_gen_v8_3_1 [\blk_mem_gen_v8_3_1("blk_mem_gen...]
Compiling architecture saw_wave_mem_arch of entity xil_defaultlib.saw_wave_mem [saw_wave_mem_default]
Compiling module xil_defaultlib.mux4(width=8)
Compiling module xil_defaultlib.combiner_block_3
Compiling module xil_defaultlib.note_decoder_full
Compiling module xil_defaultlib.note_decoder_full_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot note_decoder_full_tb_behav

****** Webtalk v2015.4 (64-bit)
  **** SW Build 1412921 on Wed Nov 18 09:44:32 MST 2015
  **** IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source /home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav/xsim.dir/note_decoder_full_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Mon Dec 10 13:24:38 2018...
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "note_decoder_full_tb_behav -key {Behavioral:sim_1:Functional:note_decoder_full_tb} -tclbatch {note_decoder_full_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.4
Time resolution is 1 ps
source note_decoder_full_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Warning: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
Time: 0 ps  Iteration: 0  Process: /note_decoder_full_tb/main/offsets_mem/U0/p_warn_behavioural  File: /home/kristbp2/cs296-33fa18-secret/music_box.ip_user_files/ipstatic/dist_mem_gen_v8_0_9/simulation/dist_mem_gen_v8_0.vhd
Warning: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
Time: 0 ps  Iteration: 0  Process: /note_decoder_full_tb/main/lengths_mem/U0/p_warn_behavioural  File: /home/kristbp2/cs296-33fa18-secret/music_box.ip_user_files/ipstatic/dist_mem_gen_v8_0_9/simulation/dist_mem_gen_v8_0.vhd
INFO: [USF-XSim-96] XSim completed. Design snapshot 'note_decoder_full_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 6149.531 ; gain = 0.000 ; free physical = 1750 ; free virtual = 12483
run all
$finish called at time : 47790 ns : File "/home/kristbp2/cs296-33fa18-secret/src/note_decoder_full_tb.v" Line 51
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'note_decoder_full_tb' in fileset 'sim_1'...
INFO: [USF-XSim-25] Exported '/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav/sine_waveform.coe'
INFO: [USF-XSim-25] Exported '/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav/sine_wave_mem.mif'
INFO: [USF-XSim-25] Exported '/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav/triangle_waveform.coe'
INFO: [USF-XSim-25] Exported '/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav/triangle_wave_mem.mif'
INFO: [USF-XSim-25] Exported '/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav/square_waveform.coe'
INFO: [USF-XSim-25] Exported '/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav/square_wave_mem.mif'
INFO: [USF-XSim-25] Exported '/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav/saw_waveform.coe'
INFO: [USF-XSim-25] Exported '/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav/saw_wave_mem.mif'
INFO: [USF-XSim-25] Exported '/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav/waveform_lengths.coe'
INFO: [USF-XSim-25] Exported '/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav/length_mem.mif'
INFO: [USF-XSim-25] Exported '/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav/waveform_offsets.coe'
INFO: [USF-XSim-25] Exported '/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav/offset_mem.mif'
INFO: [USF-XSim-25] Exported '/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav/sine_waveform_offsets.coe'
INFO: [USF-XSim-25] Exported '/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav/sine_waveform_lengths.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in '/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav'
xvlog -m64 --relax -prj note_decoder_full_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/kristbp2/cs296-33fa18-secret/src/modules.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module priority_encoder
INFO: [VRFC 10-311] analyzing module comparator
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-311] analyzing module mux4
INFO: [VRFC 10-311] analyzing module mux8
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/kristbp2/cs296-33fa18-secret/src/register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/kristbp2/cs296-33fa18-secret/src/octave_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module octave_decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/kristbp2/cs296-33fa18-secret/src/clock_divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clock_divider
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/kristbp2/cs296-33fa18-secret/src/wave_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wave_counter
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/kristbp2/cs296-33fa18-secret/src/note_decoder_full.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module octave_block_3
INFO: [VRFC 10-311] analyzing module wave_counter_block_3
INFO: [VRFC 10-311] analyzing module combiner_block_3
INFO: [VRFC 10-311] analyzing module mux_counter
INFO: [VRFC 10-311] analyzing module note_decoder_full
INFO: [VRFC 10-2458] undeclared symbol new_clk, assumed default net type wire [/home/kristbp2/cs296-33fa18-secret/src/note_decoder_full.v:46]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/kristbp2/cs296-33fa18-secret/src/note_decoder_full_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module note_decoder_full_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
xvhdl -m64 --relax -prj note_decoder_full_tb_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/kristbp2/cs296-33fa18-secret/music_box.ip_user_files/ipstatic/blk_mem_gen_v8_3_1/simulation/blk_mem_gen_v8_3.vhd" into library blk_mem_gen_v8_3_1
INFO: [VRFC 10-307] analyzing entity blk_mem_axi_regs_fwd_v8_3
INFO: [VRFC 10-307] analyzing entity blk_mem_axi_write_wrapper_beh
INFO: [VRFC 10-307] analyzing entity write_netlist
INFO: [VRFC 10-307] analyzing entity blk_mem_axi_read_wrapper_beh
INFO: [VRFC 10-307] analyzing entity read_netlist
INFO: [VRFC 10-307] analyzing entity blk_mem_gen_v8_3_1_output_stage
INFO: [VRFC 10-307] analyzing entity blk_mem_gen_v8_3_1_softecc_output_reg_stage
INFO: [VRFC 10-307] analyzing entity blk_mem_gen_v8_3_1_mem_module
INFO: [VRFC 10-307] analyzing entity blk_mem_gen_v8_3_1
INFO: [VRFC 10-307] analyzing entity beh_ff_clr
INFO: [VRFC 10-307] analyzing entity beh_ff_ce
INFO: [VRFC 10-307] analyzing entity beh_ff_pre
INFO: [VRFC 10-307] analyzing entity beh_muxf7
INFO: [VRFC 10-307] analyzing entity STATE_LOGIC
INFO: [VRFC 10-163] Analyzing VHDL file "/home/kristbp2/cs296-33fa18-secret/music_box.srcs/sources_1/ip/triangle_wave_mem/sim/triangle_wave_mem.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity triangle_wave_mem
INFO: [VRFC 10-163] Analyzing VHDL file "/home/kristbp2/cs296-33fa18-secret/music_box.srcs/sources_1/ip/square_wave_mem/sim/square_wave_mem.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity square_wave_mem
INFO: [VRFC 10-163] Analyzing VHDL file "/home/kristbp2/cs296-33fa18-secret/music_box.srcs/sources_1/ip/sine_wave_mem/sim/sine_wave_mem.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity sine_wave_mem
INFO: [VRFC 10-163] Analyzing VHDL file "/home/kristbp2/cs296-33fa18-secret/music_box.srcs/sources_1/ip/saw_wave_mem/sim/saw_wave_mem.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity saw_wave_mem
INFO: [VRFC 10-163] Analyzing VHDL file "/home/kristbp2/cs296-33fa18-secret/music_box.ip_user_files/ipstatic/dist_mem_gen_v8_0_9/simulation/dist_mem_gen_v8_0.vhd" into library dist_mem_gen_v8_0_9
INFO: [VRFC 10-307] analyzing entity dist_mem_gen_v8_0_9
INFO: [VRFC 10-163] Analyzing VHDL file "/home/kristbp2/cs296-33fa18-secret/music_box.srcs/sources_1/ip/offset_mem/sim/offset_mem.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity offset_mem
INFO: [VRFC 10-163] Analyzing VHDL file "/home/kristbp2/cs296-33fa18-secret/music_box.srcs/sources_1/ip/length_mem/sim/length_mem.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity length_mem
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav'
Vivado Simulator 2015.4
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: /software/xilinx-2015/Vivado/2015.4/bin/unwrapped/lnx64.o/xelab -wto b500bd346b0149adb8c4abe2bee709e8 --debug typical --relax --mt 8 -L xil_defaultlib -L blk_mem_gen_v8_3_1 -L dist_mem_gen_v8_0_9 -L unisims_ver -L unimacro_ver -L secureip --snapshot note_decoder_full_tb_behav xil_defaultlib.note_decoder_full_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 44 differs from formal bit length 16 for port div_amt [/home/kristbp2/cs296-33fa18-secret/src/note_decoder_full.v:11]
WARNING: [VRFC 10-278] actual bit length 44 differs from formal bit length 16 for port div_amt [/home/kristbp2/cs296-33fa18-secret/src/note_decoder_full.v:12]
WARNING: [VRFC 10-278] actual bit length 44 differs from formal bit length 16 for port div_amt [/home/kristbp2/cs296-33fa18-secret/src/note_decoder_full.v:13]
WARNING: [VRFC 10-278] actual bit length 4 differs from formal bit length 12 for port in0 [/home/kristbp2/cs296-33fa18-secret/src/note_decoder_full.v:57]
WARNING: [VRFC 10-278] actual bit length 12 differs from formal bit length 32 for port in0 [/home/kristbp2/cs296-33fa18-secret/src/modules.v:55]
WARNING: [VRFC 10-278] actual bit length 12 differs from formal bit length 32 for port in0 [/home/kristbp2/cs296-33fa18-secret/src/modules.v:56]
WARNING: [VRFC 10-278] actual bit length 12 differs from formal bit length 32 for port in0 [/home/kristbp2/cs296-33fa18-secret/src/modules.v:57]
WARNING: [VRFC 10-278] actual bit length 4 differs from formal bit length 12 for port in0 [/home/kristbp2/cs296-33fa18-secret/src/note_decoder_full.v:69]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package std.textio
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package synopsys.attributes
Compiling package ieee.std_logic_misc
Compiling package ieee.std_logic_textio
Compiling module xil_defaultlib.clock_divider
Compiling module xil_defaultlib.octave_decoder
Compiling module xil_defaultlib.octave_block_3
Compiling module xil_defaultlib.mux_counter
Compiling module xil_defaultlib.mux2
Compiling module xil_defaultlib.mux4(width=12)
Compiling architecture behavioral of entity dist_mem_gen_v8_0_9.dist_mem_gen_v8_0_9 [\dist_mem_gen_v8_0_9("artix7",4,...]
Compiling architecture length_mem_arch of entity xil_defaultlib.length_mem [length_mem_default]
Compiling module xil_defaultlib.register(width=12)
Compiling architecture behavioral of entity dist_mem_gen_v8_0_9.dist_mem_gen_v8_0_9 [\dist_mem_gen_v8_0_9("artix7",4,...]
Compiling architecture offset_mem_arch of entity xil_defaultlib.offset_mem [offset_mem_default]
Compiling module xil_defaultlib.adder(width=12)
Compiling module xil_defaultlib.wave_counter(addr_size=12,reset_...
Compiling module xil_defaultlib.wave_counter_block_3
Compiling architecture output_stage_behavioral of entity blk_mem_gen_v8_3_1.blk_mem_gen_v8_3_1_output_stage [\blk_mem_gen_v8_3_1_output_stage...]
Compiling architecture output_stage_behavioral of entity blk_mem_gen_v8_3_1.blk_mem_gen_v8_3_1_output_stage [\blk_mem_gen_v8_3_1_output_stage...]
Compiling architecture softecc_output_reg_stage_behavioral of entity blk_mem_gen_v8_3_1.blk_mem_gen_v8_3_1_softecc_output_reg_stage [\blk_mem_gen_v8_3_1_softecc_outp...]
Compiling architecture mem_module_behavioral of entity blk_mem_gen_v8_3_1.blk_mem_gen_v8_3_1_mem_module [\blk_mem_gen_v8_3_1_mem_module("...]
Compiling architecture behavioral of entity blk_mem_gen_v8_3_1.blk_mem_gen_v8_3_1 [\blk_mem_gen_v8_3_1("blk_mem_gen...]
Compiling architecture sine_wave_mem_arch of entity xil_defaultlib.sine_wave_mem [sine_wave_mem_default]
Compiling module xil_defaultlib.register(width=8)
Compiling architecture mem_module_behavioral of entity blk_mem_gen_v8_3_1.blk_mem_gen_v8_3_1_mem_module [\blk_mem_gen_v8_3_1_mem_module("...]
Compiling architecture behavioral of entity blk_mem_gen_v8_3_1.blk_mem_gen_v8_3_1 [\blk_mem_gen_v8_3_1("blk_mem_gen...]
Compiling architecture triangle_wave_mem_arch of entity xil_defaultlib.triangle_wave_mem [triangle_wave_mem_default]
Compiling architecture mem_module_behavioral of entity blk_mem_gen_v8_3_1.blk_mem_gen_v8_3_1_mem_module [\blk_mem_gen_v8_3_1_mem_module("...]
Compiling architecture behavioral of entity blk_mem_gen_v8_3_1.blk_mem_gen_v8_3_1 [\blk_mem_gen_v8_3_1("blk_mem_gen...]
Compiling architecture square_wave_mem_arch of entity xil_defaultlib.square_wave_mem [square_wave_mem_default]
Compiling architecture mem_module_behavioral of entity blk_mem_gen_v8_3_1.blk_mem_gen_v8_3_1_mem_module [\blk_mem_gen_v8_3_1_mem_module("...]
Compiling architecture behavioral of entity blk_mem_gen_v8_3_1.blk_mem_gen_v8_3_1 [\blk_mem_gen_v8_3_1("blk_mem_gen...]
Compiling architecture saw_wave_mem_arch of entity xil_defaultlib.saw_wave_mem [saw_wave_mem_default]
Compiling module xil_defaultlib.mux4(width=8)
Compiling module xil_defaultlib.combiner_block_3
Compiling module xil_defaultlib.note_decoder_full
Compiling module xil_defaultlib.note_decoder_full_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot note_decoder_full_tb_behav

****** Webtalk v2015.4 (64-bit)
  **** SW Build 1412921 on Wed Nov 18 09:44:32 MST 2015
  **** IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source /home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav/xsim.dir/note_decoder_full_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Mon Dec 10 13:30:26 2018...
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "note_decoder_full_tb_behav -key {Behavioral:sim_1:Functional:note_decoder_full_tb} -tclbatch {note_decoder_full_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.4
Time resolution is 1 ps
source note_decoder_full_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Warning: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
Time: 0 ps  Iteration: 0  Process: /note_decoder_full_tb/main/offsets_mem/U0/p_warn_behavioural  File: /home/kristbp2/cs296-33fa18-secret/music_box.ip_user_files/ipstatic/dist_mem_gen_v8_0_9/simulation/dist_mem_gen_v8_0.vhd
Warning: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
Time: 0 ps  Iteration: 0  Process: /note_decoder_full_tb/main/lengths_mem/U0/p_warn_behavioural  File: /home/kristbp2/cs296-33fa18-secret/music_box.ip_user_files/ipstatic/dist_mem_gen_v8_0_9/simulation/dist_mem_gen_v8_0.vhd
INFO: [USF-XSim-96] XSim completed. Design snapshot 'note_decoder_full_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 6154.320 ; gain = 0.000 ; free physical = 1725 ; free virtual = 12459
run all
$finish called at time : 47790 ns : File "/home/kristbp2/cs296-33fa18-secret/src/note_decoder_full_tb.v" Line 51
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'note_decoder_full_tb' in fileset 'sim_1'...
INFO: [USF-XSim-25] Exported '/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav/sine_waveform.coe'
INFO: [USF-XSim-25] Exported '/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav/sine_wave_mem.mif'
INFO: [USF-XSim-25] Exported '/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav/triangle_waveform.coe'
INFO: [USF-XSim-25] Exported '/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav/triangle_wave_mem.mif'
INFO: [USF-XSim-25] Exported '/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav/square_waveform.coe'
INFO: [USF-XSim-25] Exported '/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav/square_wave_mem.mif'
INFO: [USF-XSim-25] Exported '/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav/saw_waveform.coe'
INFO: [USF-XSim-25] Exported '/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav/saw_wave_mem.mif'
INFO: [USF-XSim-25] Exported '/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav/waveform_lengths.coe'
INFO: [USF-XSim-25] Exported '/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav/length_mem.mif'
INFO: [USF-XSim-25] Exported '/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav/waveform_offsets.coe'
INFO: [USF-XSim-25] Exported '/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav/offset_mem.mif'
INFO: [USF-XSim-25] Exported '/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav/sine_waveform_offsets.coe'
INFO: [USF-XSim-25] Exported '/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav/sine_waveform_lengths.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in '/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav'
xvlog -m64 --relax -prj note_decoder_full_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/kristbp2/cs296-33fa18-secret/src/modules.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module priority_encoder
INFO: [VRFC 10-311] analyzing module comparator
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-311] analyzing module mux4
INFO: [VRFC 10-311] analyzing module mux8
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/kristbp2/cs296-33fa18-secret/src/register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/kristbp2/cs296-33fa18-secret/src/octave_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module octave_decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/kristbp2/cs296-33fa18-secret/src/clock_divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clock_divider
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/kristbp2/cs296-33fa18-secret/src/wave_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wave_counter
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/kristbp2/cs296-33fa18-secret/src/note_decoder_full.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module octave_block_3
INFO: [VRFC 10-311] analyzing module wave_counter_block_3
INFO: [VRFC 10-311] analyzing module combiner_block_3
INFO: [VRFC 10-311] analyzing module mux_counter
INFO: [VRFC 10-311] analyzing module note_decoder_full
INFO: [VRFC 10-2458] undeclared symbol new_clk, assumed default net type wire [/home/kristbp2/cs296-33fa18-secret/src/note_decoder_full.v:46]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/kristbp2/cs296-33fa18-secret/src/note_decoder_full_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module note_decoder_full_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
xvhdl -m64 --relax -prj note_decoder_full_tb_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/kristbp2/cs296-33fa18-secret/music_box.ip_user_files/ipstatic/blk_mem_gen_v8_3_1/simulation/blk_mem_gen_v8_3.vhd" into library blk_mem_gen_v8_3_1
INFO: [VRFC 10-307] analyzing entity blk_mem_axi_regs_fwd_v8_3
INFO: [VRFC 10-307] analyzing entity blk_mem_axi_write_wrapper_beh
INFO: [VRFC 10-307] analyzing entity write_netlist
INFO: [VRFC 10-307] analyzing entity blk_mem_axi_read_wrapper_beh
INFO: [VRFC 10-307] analyzing entity read_netlist
INFO: [VRFC 10-307] analyzing entity blk_mem_gen_v8_3_1_output_stage
INFO: [VRFC 10-307] analyzing entity blk_mem_gen_v8_3_1_softecc_output_reg_stage
INFO: [VRFC 10-307] analyzing entity blk_mem_gen_v8_3_1_mem_module
INFO: [VRFC 10-307] analyzing entity blk_mem_gen_v8_3_1
INFO: [VRFC 10-307] analyzing entity beh_ff_clr
INFO: [VRFC 10-307] analyzing entity beh_ff_ce
INFO: [VRFC 10-307] analyzing entity beh_ff_pre
INFO: [VRFC 10-307] analyzing entity beh_muxf7
INFO: [VRFC 10-307] analyzing entity STATE_LOGIC
INFO: [VRFC 10-163] Analyzing VHDL file "/home/kristbp2/cs296-33fa18-secret/music_box.srcs/sources_1/ip/triangle_wave_mem/sim/triangle_wave_mem.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity triangle_wave_mem
INFO: [VRFC 10-163] Analyzing VHDL file "/home/kristbp2/cs296-33fa18-secret/music_box.srcs/sources_1/ip/square_wave_mem/sim/square_wave_mem.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity square_wave_mem
INFO: [VRFC 10-163] Analyzing VHDL file "/home/kristbp2/cs296-33fa18-secret/music_box.srcs/sources_1/ip/sine_wave_mem/sim/sine_wave_mem.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity sine_wave_mem
INFO: [VRFC 10-163] Analyzing VHDL file "/home/kristbp2/cs296-33fa18-secret/music_box.srcs/sources_1/ip/saw_wave_mem/sim/saw_wave_mem.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity saw_wave_mem
INFO: [VRFC 10-163] Analyzing VHDL file "/home/kristbp2/cs296-33fa18-secret/music_box.ip_user_files/ipstatic/dist_mem_gen_v8_0_9/simulation/dist_mem_gen_v8_0.vhd" into library dist_mem_gen_v8_0_9
INFO: [VRFC 10-307] analyzing entity dist_mem_gen_v8_0_9
INFO: [VRFC 10-163] Analyzing VHDL file "/home/kristbp2/cs296-33fa18-secret/music_box.srcs/sources_1/ip/offset_mem/sim/offset_mem.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity offset_mem
INFO: [VRFC 10-163] Analyzing VHDL file "/home/kristbp2/cs296-33fa18-secret/music_box.srcs/sources_1/ip/length_mem/sim/length_mem.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity length_mem
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav'
Vivado Simulator 2015.4
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: /software/xilinx-2015/Vivado/2015.4/bin/unwrapped/lnx64.o/xelab -wto b500bd346b0149adb8c4abe2bee709e8 --debug typical --relax --mt 8 -L xil_defaultlib -L blk_mem_gen_v8_3_1 -L dist_mem_gen_v8_0_9 -L unisims_ver -L unimacro_ver -L secureip --snapshot note_decoder_full_tb_behav xil_defaultlib.note_decoder_full_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 44 differs from formal bit length 16 for port div_amt [/home/kristbp2/cs296-33fa18-secret/src/note_decoder_full.v:11]
WARNING: [VRFC 10-278] actual bit length 44 differs from formal bit length 16 for port div_amt [/home/kristbp2/cs296-33fa18-secret/src/note_decoder_full.v:12]
WARNING: [VRFC 10-278] actual bit length 44 differs from formal bit length 16 for port div_amt [/home/kristbp2/cs296-33fa18-secret/src/note_decoder_full.v:13]
WARNING: [VRFC 10-278] actual bit length 4 differs from formal bit length 12 for port in0 [/home/kristbp2/cs296-33fa18-secret/src/note_decoder_full.v:57]
WARNING: [VRFC 10-278] actual bit length 12 differs from formal bit length 32 for port in0 [/home/kristbp2/cs296-33fa18-secret/src/modules.v:55]
WARNING: [VRFC 10-278] actual bit length 12 differs from formal bit length 32 for port in0 [/home/kristbp2/cs296-33fa18-secret/src/modules.v:56]
WARNING: [VRFC 10-278] actual bit length 12 differs from formal bit length 32 for port in0 [/home/kristbp2/cs296-33fa18-secret/src/modules.v:57]
WARNING: [VRFC 10-278] actual bit length 4 differs from formal bit length 12 for port in0 [/home/kristbp2/cs296-33fa18-secret/src/note_decoder_full.v:69]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package std.textio
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package synopsys.attributes
Compiling package ieee.std_logic_misc
Compiling package ieee.std_logic_textio
Compiling module xil_defaultlib.clock_divider
Compiling module xil_defaultlib.octave_decoder
Compiling module xil_defaultlib.octave_block_3
Compiling module xil_defaultlib.mux_counter
Compiling module xil_defaultlib.mux2
Compiling module xil_defaultlib.mux4(width=12)
Compiling architecture behavioral of entity dist_mem_gen_v8_0_9.dist_mem_gen_v8_0_9 [\dist_mem_gen_v8_0_9("artix7",4,...]
Compiling architecture length_mem_arch of entity xil_defaultlib.length_mem [length_mem_default]
Compiling module xil_defaultlib.register(width=12)
Compiling architecture behavioral of entity dist_mem_gen_v8_0_9.dist_mem_gen_v8_0_9 [\dist_mem_gen_v8_0_9("artix7",4,...]
Compiling architecture offset_mem_arch of entity xil_defaultlib.offset_mem [offset_mem_default]
Compiling module xil_defaultlib.adder(width=12)
Compiling module xil_defaultlib.wave_counter(addr_size=12,reset_...
Compiling module xil_defaultlib.wave_counter_block_3
Compiling architecture output_stage_behavioral of entity blk_mem_gen_v8_3_1.blk_mem_gen_v8_3_1_output_stage [\blk_mem_gen_v8_3_1_output_stage...]
Compiling architecture output_stage_behavioral of entity blk_mem_gen_v8_3_1.blk_mem_gen_v8_3_1_output_stage [\blk_mem_gen_v8_3_1_output_stage...]
Compiling architecture softecc_output_reg_stage_behavioral of entity blk_mem_gen_v8_3_1.blk_mem_gen_v8_3_1_softecc_output_reg_stage [\blk_mem_gen_v8_3_1_softecc_outp...]
Compiling architecture mem_module_behavioral of entity blk_mem_gen_v8_3_1.blk_mem_gen_v8_3_1_mem_module [\blk_mem_gen_v8_3_1_mem_module("...]
Compiling architecture behavioral of entity blk_mem_gen_v8_3_1.blk_mem_gen_v8_3_1 [\blk_mem_gen_v8_3_1("blk_mem_gen...]
Compiling architecture sine_wave_mem_arch of entity xil_defaultlib.sine_wave_mem [sine_wave_mem_default]
Compiling module xil_defaultlib.register(width=8)
Compiling architecture mem_module_behavioral of entity blk_mem_gen_v8_3_1.blk_mem_gen_v8_3_1_mem_module [\blk_mem_gen_v8_3_1_mem_module("...]
Compiling architecture behavioral of entity blk_mem_gen_v8_3_1.blk_mem_gen_v8_3_1 [\blk_mem_gen_v8_3_1("blk_mem_gen...]
Compiling architecture triangle_wave_mem_arch of entity xil_defaultlib.triangle_wave_mem [triangle_wave_mem_default]
Compiling architecture mem_module_behavioral of entity blk_mem_gen_v8_3_1.blk_mem_gen_v8_3_1_mem_module [\blk_mem_gen_v8_3_1_mem_module("...]
Compiling architecture behavioral of entity blk_mem_gen_v8_3_1.blk_mem_gen_v8_3_1 [\blk_mem_gen_v8_3_1("blk_mem_gen...]
Compiling architecture square_wave_mem_arch of entity xil_defaultlib.square_wave_mem [square_wave_mem_default]
Compiling architecture mem_module_behavioral of entity blk_mem_gen_v8_3_1.blk_mem_gen_v8_3_1_mem_module [\blk_mem_gen_v8_3_1_mem_module("...]
Compiling architecture behavioral of entity blk_mem_gen_v8_3_1.blk_mem_gen_v8_3_1 [\blk_mem_gen_v8_3_1("blk_mem_gen...]
Compiling architecture saw_wave_mem_arch of entity xil_defaultlib.saw_wave_mem [saw_wave_mem_default]
Compiling module xil_defaultlib.mux4(width=8)
Compiling module xil_defaultlib.combiner_block_3
Compiling module xil_defaultlib.note_decoder_full
Compiling module xil_defaultlib.note_decoder_full_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot note_decoder_full_tb_behav

****** Webtalk v2015.4 (64-bit)
  **** SW Build 1412921 on Wed Nov 18 09:44:32 MST 2015
  **** IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source /home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav/xsim.dir/note_decoder_full_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Mon Dec 10 13:48:21 2018...
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "note_decoder_full_tb_behav -key {Behavioral:sim_1:Functional:note_decoder_full_tb} -tclbatch {note_decoder_full_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.4
Time resolution is 1 ps
source note_decoder_full_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Warning: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
Time: 0 ps  Iteration: 0  Process: /note_decoder_full_tb/main/offsets_mem/U0/p_warn_behavioural  File: /home/kristbp2/cs296-33fa18-secret/music_box.ip_user_files/ipstatic/dist_mem_gen_v8_0_9/simulation/dist_mem_gen_v8_0.vhd
Warning: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
Time: 0 ps  Iteration: 0  Process: /note_decoder_full_tb/main/lengths_mem/U0/p_warn_behavioural  File: /home/kristbp2/cs296-33fa18-secret/music_box.ip_user_files/ipstatic/dist_mem_gen_v8_0_9/simulation/dist_mem_gen_v8_0.vhd
INFO: [USF-XSim-96] XSim completed. Design snapshot 'note_decoder_full_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 6154.320 ; gain = 0.000 ; free physical = 1694 ; free virtual = 12427
run all
$finish called at time : 477810 ns : File "/home/kristbp2/cs296-33fa18-secret/src/note_decoder_full_tb.v" Line 51
run: Time (s): cpu = 00:00:06 ; elapsed = 00:00:12 . Memory (MB): peak = 6154.320 ; gain = 0.000 ; free physical = 1599 ; free virtual = 12425
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Mon Dec 10 13:49:54 2018...
