set ::env(PROJECT_NAME) aspida
set ::env(DESIGN_TOP) DLX_sync
set ::env(DESIGN_DIR) RTL_Benchmark/Verilog/OpenCores_designs/processors/aspida/rtl
set ::env(TOP_VERILOG) RTL_Benchmark/Verilog/OpenCores_designs/processors/aspida/rtl/DLX.v
set ::env(CLOCK_COUNT) 1
set ::env(DOMAIN) processor
