
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.003710                       # Number of seconds simulated
sim_ticks                                  3709604061                       # Number of ticks simulated
final_tick                               530702042673                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 154986                       # Simulator instruction rate (inst/s)
host_op_rate                                   195687                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                 284375                       # Simulator tick rate (ticks/s)
host_mem_usage                               16890388                       # Number of bytes of host memory used
host_seconds                                 13044.74                       # Real time elapsed on the host
sim_insts                                  2021758652                       # Number of instructions simulated
sim_ops                                    2552688675                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         5120                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data       433664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         4864                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data       109824                       # Number of bytes read from this memory
system.physmem.bytes_read::total               553472                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         5120                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         4864                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            9984                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks       128896                       # Number of bytes written to this memory
system.physmem.bytes_written::total            128896                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           40                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data         3388                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           38                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data          858                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                  4324                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            1007                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 1007                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst      1380201                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data    116903042                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst      1311191                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     29605316                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               149199750                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst      1380201                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst      1311191                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total            2691392                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          34746565                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               34746565                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          34746565                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst      1380201                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data    116903042                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst      1311191                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     29605316                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              183946316                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                  13                       # Number of system calls
system.switch_cpus0.numCycles                 8895934                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups         3143235                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted      2549648                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect       214138                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      1301823                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         1237679                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS          334889                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect         9243                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles      3292974                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts              17317422                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches            3143235                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches      1572568                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles              3655232                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        1126116                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles        644007                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.PendingTrapStallCycles           41                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines          1621477                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes        99877                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples      8499299                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.511441                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.320266                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0         4844067     56.99%     56.99% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1          228617      2.69%     59.68% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2          260171      3.06%     62.74% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3          474699      5.59%     68.33% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4          215214      2.53%     70.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5          328798      3.87%     74.73% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          179941      2.12%     76.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          154394      1.82%     78.66% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8         1813398     21.34%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total      8499299                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.353334                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               1.946667                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles         3474344                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles       595660                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles          3488838                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        35491                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles        904965                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved       535189                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         2104                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts      20615469                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         4980                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles        904965                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles         3664117                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles         154084                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles       181001                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles          3330214                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles       264913                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts      19806480                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents         4794                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        142260                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents        76809                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents         1107                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands     27741350                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups     92259391                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups     92259391                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps     17060667                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        10680675                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts         4156                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts         2498                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts           676766                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads      1844098                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores       943857                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads        13628                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores       328447                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded          18607654                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded         4150                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued         14981952                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued        29196                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined      6281024                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     18809081                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved          779                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples      8499299                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.762728                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.918786                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0      3008227     35.39%     35.39% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1      1785119     21.00%     56.40% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2      1234881     14.53%     70.93% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3       848439      9.98%     80.91% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4       702600      8.27%     89.18% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5       382633      4.50%     93.68% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6       377427      4.44%     98.12% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7        86157      1.01%     99.13% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        73816      0.87%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total      8499299                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         108602     77.10%     77.10% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             3      0.00%     77.10% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     77.10% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     77.10% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     77.10% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     77.10% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     77.10% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     77.10% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     77.10% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     77.10% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     77.10% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     77.10% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     77.10% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     77.10% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     77.10% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     77.10% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     77.10% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     77.10% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     77.10% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     77.10% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     77.10% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     77.10% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     77.10% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     77.10% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     77.10% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     77.10% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     77.10% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     77.10% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     77.10% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead         14921     10.59%     87.70% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite        17329     12.30%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu     12492507     83.38%     83.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult       212299      1.42%     84.80% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     84.80% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     84.80% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     84.80% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     84.80% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     84.80% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     84.80% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     84.80% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     84.80% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     84.80% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     84.80% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     84.80% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     84.80% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     84.80% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     84.80% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     84.80% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     84.80% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.80% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     84.80% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.80% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.80% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.80% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.80% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.80% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc         1650      0.01%     84.81% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     84.81% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.81% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.81% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead      1493288      9.97%     94.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite       782208      5.22%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total      14981952                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.684135                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             140855                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.009402                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads     38633251                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes     24892977                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses     14548411                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses      15122807                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads        29855                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads       718756                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses          203                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          156                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       238641                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles        904965                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles          58921                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles         9430                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts     18611809                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts        65362                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts      1844098                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts       943857                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         2470                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents          6932                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents           21                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          156                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect       126756                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect       122711                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts       249467                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts     14698822                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts      1393090                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts       283127                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    5                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs             2145704                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches         2081435                       # Number of branches executed
system.switch_cpus0.iew.exec_stores            752614                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.652308                       # Inst execution rate
system.switch_cpus0.iew.wb_sent              14559935                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count             14548411                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers          9523829                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers         26717797                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.635400                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.356460                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts     10000000                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps     12281689                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts      6330192                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls         3371                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts       216878                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples      7594334                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.617217                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.157723                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0      3035796     39.97%     39.97% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1      2049927     26.99%     66.97% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2       841166     11.08%     78.04% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3       420209      5.53%     83.58% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4       429335      5.65%     89.23% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5       169250      2.23%     91.46% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6       184392      2.43%     93.89% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7        95211      1.25%     95.14% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8       369048      4.86%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total      7594334                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts     10000000                       # Number of instructions committed
system.switch_cpus0.commit.committedOps      12281689                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs               1830558                       # Number of memory references committed
system.switch_cpus0.commit.loads              1125342                       # Number of loads committed
system.switch_cpus0.commit.membars               1676                       # Number of memory barriers committed
system.switch_cpus0.commit.branches           1765816                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts         11064713                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls       249906                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events       369048                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads            25836998                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes           38129528                       # The number of ROB writes
system.switch_cpus0.timesIdled                   5496                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                 396635                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts           10000000                       # Number of Instructions Simulated
system.switch_cpus0.committedOps             12281689                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total     10000000                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.889593                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.889593                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.124109                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.124109                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads        66082466                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes       20116356                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads       19072175                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes          3364                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                  14                       # Number of system calls
system.switch_cpus1.numCycles                 8895934                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups         3274134                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted      2664937                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect       222362                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      1379444                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         1280348                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS          347188                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect         9887                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles      3439623                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts              17871594                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches            3274134                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches      1627536                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles              3966661                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        1139091                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles        542428                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.MiscStallCycles            2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus1.fetch.PendingTrapStallCycles           39                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.CacheLines          1683862                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes        89015                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples      8863462                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.495608                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.319384                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0         4896801     55.25%     55.25% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1          409659      4.62%     59.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2          411031      4.64%     64.51% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3          511255      5.77%     70.27% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4          156972      1.77%     72.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5          203614      2.30%     74.34% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6          166290      1.88%     76.22% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          152179      1.72%     77.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8         1955661     22.06%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total      8863462                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.368048                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               2.008962                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles         3606234                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles       514793                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles          3792241                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        35789                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles        914401                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved       556074                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          559                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts      21319630                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1908                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles        914401                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles         3771156                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles          49367                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles       276703                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles          3660724                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles       191108                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts      20575243                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents           24                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents        118458                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents        51520                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands     28882695                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups     95869416                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups     95869416                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps     17968498                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        10914175                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts         3903                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts         2117                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts           526513                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads      1906974                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores       985365                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads         9257                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores       400274                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded          19347749                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded         3920                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued         15583240                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        30994                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined      6431040                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     19459911                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved          276                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples      8863462                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.758144                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.902678                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0      3173306     35.80%     35.80% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1      1806589     20.38%     56.18% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2      1274719     14.38%     70.57% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3       855936      9.66%     80.22% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4       827230      9.33%     89.56% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5       409263      4.62%     94.17% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6       382845      4.32%     98.49% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7        61492      0.69%     99.19% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8        72082      0.81%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total      8863462                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu          99121     75.88%     75.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     75.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     75.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     75.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     75.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     75.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     75.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     75.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     75.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     75.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     75.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     75.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     75.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     75.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     75.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     75.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     75.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     75.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     75.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     75.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     75.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     75.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     75.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     75.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     75.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     75.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     75.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     75.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     75.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead         16247     12.44%     88.31% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite        15267     11.69%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu     13032210     83.63%     83.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult       195251      1.25%     84.88% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     84.88% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     84.88% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     84.88% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     84.88% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     84.88% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     84.88% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     84.88% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     84.88% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     84.88% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     84.88% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     84.88% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     84.88% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     84.88% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     84.88% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     84.88% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     84.88% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.88% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     84.88% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.88% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.88% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.88% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.88% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.88% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc         1782      0.01%     84.89% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     84.89% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.89% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.89% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead      1542502      9.90%     94.79% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite       811495      5.21%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total      15583240                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.751726                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             130635                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.008383                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads     40191571                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes     25782832                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses     15153981                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses      15713875                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads        19249                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads       734370                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses           12                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          124                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       240847                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles        914401                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles          25815                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles         4423                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts     19351674                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        43829                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts      1906974                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts       985365                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts         2103                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents          3498                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents           17                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          124                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect       135944                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect       124623                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts       260567                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts     15318672                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts      1440082                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts       264568                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    5                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs             2226927                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches         2188919                       # Number of branches executed
system.switch_cpus1.iew.exec_stores            786845                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.721986                       # Inst execution rate
system.switch_cpus1.iew.wb_sent              15171224                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count             15153981                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers          9842340                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers         27777319                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.703473                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.354330                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts     10451852                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps     12883748                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts      6467960                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls         3644                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts       223980                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples      7949061                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.620789                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.155815                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0      3157858     39.73%     39.73% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1      2157119     27.14%     66.86% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2       875074     11.01%     77.87% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3       476502      5.99%     83.87% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4       421845      5.31%     89.17% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5       173602      2.18%     91.36% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6       195767      2.46%     93.82% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       113369      1.43%     95.25% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8       377925      4.75%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total      7949061                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts     10451852                       # Number of instructions committed
system.switch_cpus1.commit.committedOps      12883748                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs               1917120                       # Number of memory references committed
system.switch_cpus1.commit.loads              1172604                       # Number of loads committed
system.switch_cpus1.commit.membars               1810                       # Number of memory barriers committed
system.switch_cpus1.commit.branches           1869584                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts         11597974                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls       266290                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events       377925                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads            26922662                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes           39618707                       # The number of ROB writes
system.switch_cpus1.timesIdled                   1909                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                  32472                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts           10451852                       # Number of Instructions Simulated
system.switch_cpus1.committedOps             12883748                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total     10451852                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.851135                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.851135                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.174902                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.174902                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads        68757426                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes       21069830                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads       19677717                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes          3640                       # number of misc regfile writes
system.l20.replacements                          3429                       # number of replacements
system.l20.tagsinuse                      2046.579123                       # Cycle average of tags in use
system.l20.total_refs                          129407                       # Total number of references to valid blocks.
system.l20.sampled_refs                          5477                       # Sample count of references to valid blocks.
system.l20.avg_refs                         23.627351                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks           10.610743                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst    26.369245                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data   926.437972                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data          1083.161162                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.005181                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.012876                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.452362                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.528887                       # Average percentage of cache occupancy
system.l20.occ_percent::total                0.999306                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.inst            4                       # number of ReadReq hits
system.l20.ReadReq_hits::switch_cpus0.data         4103                       # number of ReadReq hits
system.l20.ReadReq_hits::total                   4107                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks             971                       # number of Writeback hits
system.l20.Writeback_hits::total                  971                       # number of Writeback hits
system.l20.ReadExReq_hits::switch_cpus0.data           63                       # number of ReadExReq hits
system.l20.ReadExReq_hits::total                   63                       # number of ReadExReq hits
system.l20.demand_hits::switch_cpus0.inst            4                       # number of demand (read+write) hits
system.l20.demand_hits::switch_cpus0.data         4166                       # number of demand (read+write) hits
system.l20.demand_hits::total                    4170                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.inst            4                       # number of overall hits
system.l20.overall_hits::switch_cpus0.data         4166                       # number of overall hits
system.l20.overall_hits::total                   4170                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           40                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data         3388                       # number of ReadReq misses
system.l20.ReadReq_misses::total                 3428                       # number of ReadReq misses
system.l20.demand_misses::switch_cpus0.inst           40                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data         3388                       # number of demand (read+write) misses
system.l20.demand_misses::total                  3428                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           40                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data         3388                       # number of overall misses
system.l20.overall_misses::total                 3428                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst      4676593                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data    313027707                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total      317704300                       # number of ReadReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst      4676593                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data    313027707                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total       317704300                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst      4676593                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data    313027707                       # number of overall miss cycles
system.l20.overall_miss_latency::total      317704300                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           44                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data         7491                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total               7535                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks          971                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total              971                       # number of Writeback accesses(hits+misses)
system.l20.ReadExReq_accesses::switch_cpus0.data           63                       # number of ReadExReq accesses(hits+misses)
system.l20.ReadExReq_accesses::total               63                       # number of ReadExReq accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           44                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data         7554                       # number of demand (read+write) accesses
system.l20.demand_accesses::total                7598                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           44                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data         7554                       # number of overall (read+write) accesses
system.l20.overall_accesses::total               7598                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst     0.909091                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.452276                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.454944                       # miss rate for ReadReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst     0.909091                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.448504                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.451171                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst     0.909091                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.448504                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.451171                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 116914.825000                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 92393.065821                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 92679.200700                       # average ReadReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 116914.825000                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 92393.065821                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 92679.200700                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 116914.825000                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 92393.065821                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 92679.200700                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                 508                       # number of writebacks
system.l20.writebacks::total                      508                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           40                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data         3388                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total            3428                       # number of ReadReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           40                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data         3388                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total             3428                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           40                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data         3388                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total            3428                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst      4381828                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data    287825459                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total    292207287                       # number of ReadReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst      4381828                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data    287825459                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total    292207287                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst      4381828                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data    287825459                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total    292207287                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.909091                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.452276                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.454944                       # mshr miss rate for ReadReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst     0.909091                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.448504                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.451171                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst     0.909091                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.448504                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.451171                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 109545.700000                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 84954.385773                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 85241.332264                       # average ReadReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 109545.700000                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 84954.385773                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 85241.332264                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 109545.700000                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 84954.385773                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 85241.332264                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                           896                       # number of replacements
system.l21.tagsinuse                      2046.618393                       # Cycle average of tags in use
system.l21.total_refs                          209471                       # Total number of references to valid blocks.
system.l21.sampled_refs                          2941                       # Sample count of references to valid blocks.
system.l21.avg_refs                         71.224413                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks           40.460635                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst    33.769813                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data   414.944709                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data          1557.443237                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.019756                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.016489                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.202610                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.760470                       # Average percentage of cache occupancy
system.l21.occ_percent::total                0.999325                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.inst            1                       # number of ReadReq hits
system.l21.ReadReq_hits::switch_cpus1.data         3093                       # number of ReadReq hits
system.l21.ReadReq_hits::total                   3094                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks             943                       # number of Writeback hits
system.l21.Writeback_hits::total                  943                       # number of Writeback hits
system.l21.ReadExReq_hits::switch_cpus1.data           42                       # number of ReadExReq hits
system.l21.ReadExReq_hits::total                   42                       # number of ReadExReq hits
system.l21.demand_hits::switch_cpus1.inst            1                       # number of demand (read+write) hits
system.l21.demand_hits::switch_cpus1.data         3135                       # number of demand (read+write) hits
system.l21.demand_hits::total                    3136                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.inst            1                       # number of overall hits
system.l21.overall_hits::switch_cpus1.data         3135                       # number of overall hits
system.l21.overall_hits::total                   3136                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           38                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data          858                       # number of ReadReq misses
system.l21.ReadReq_misses::total                  896                       # number of ReadReq misses
system.l21.demand_misses::switch_cpus1.inst           38                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data          858                       # number of demand (read+write) misses
system.l21.demand_misses::total                   896                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           38                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data          858                       # number of overall misses
system.l21.overall_misses::total                  896                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst      5554338                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data     75817926                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total       81372264                       # number of ReadReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst      5554338                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data     75817926                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total        81372264                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst      5554338                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data     75817926                       # number of overall miss cycles
system.l21.overall_miss_latency::total       81372264                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           39                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data         3951                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total               3990                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks          943                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total              943                       # number of Writeback accesses(hits+misses)
system.l21.ReadExReq_accesses::switch_cpus1.data           42                       # number of ReadExReq accesses(hits+misses)
system.l21.ReadExReq_accesses::total               42                       # number of ReadExReq accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           39                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data         3993                       # number of demand (read+write) accesses
system.l21.demand_accesses::total                4032                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           39                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data         3993                       # number of overall (read+write) accesses
system.l21.overall_accesses::total               4032                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst     0.974359                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.217160                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.224561                       # miss rate for ReadReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst     0.974359                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.214876                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.222222                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst     0.974359                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.214876                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.222222                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 146166.789474                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 88365.881119                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 90817.258929                       # average ReadReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 146166.789474                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 88365.881119                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 90817.258929                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 146166.789474                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 88365.881119                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 90817.258929                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                 499                       # number of writebacks
system.l21.writebacks::total                      499                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           38                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data          858                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total             896                       # number of ReadReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           38                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data          858                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total              896                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           38                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data          858                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total             896                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst      5262504                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data     69141462                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total     74403966                       # number of ReadReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst      5262504                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data     69141462                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total     74403966                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst      5262504                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data     69141462                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total     74403966                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.974359                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.217160                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.224561                       # mshr miss rate for ReadReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst     0.974359                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.214876                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.222222                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst     0.974359                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.214876                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.222222                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 138486.947368                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 80584.454545                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 83040.140625                       # average ReadReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 138486.947368                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 80584.454545                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 83040.140625                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 138486.947368                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 80584.454545                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 83040.140625                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               513.434881                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1001630138                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   516                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1941143.678295                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    41.434881                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          472                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.066402                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.756410                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.822812                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst      1621411                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        1621411                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst      1621411                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         1621411                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst      1621411                       # number of overall hits
system.cpu0.icache.overall_hits::total        1621411                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           66                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           66                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           66                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            66                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           66                       # number of overall misses
system.cpu0.icache.overall_misses::total           66                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      8035511                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      8035511                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      8035511                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      8035511                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      8035511                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      8035511                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst      1621477                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      1621477                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst      1621477                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      1621477                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst      1621477                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      1621477                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000041                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000041                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000041                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000041                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000041                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000041                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 121750.166667                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 121750.166667                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 121750.166667                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 121750.166667                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 121750.166667                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 121750.166667                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst           22                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total           22                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst           22                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total           22                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst           22                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total           22                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           44                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           44                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           44                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           44                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           44                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           44                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      4924537                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      4924537                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      4924537                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      4924537                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      4924537                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      4924537                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000027                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000027                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000027                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000027                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000027                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000027                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 111921.295455                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 111921.295455                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 111921.295455                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 111921.295455                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 111921.295455                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 111921.295455                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                  7554                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               164580253                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                  7810                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs              21073.015749                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   227.550634                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    28.449366                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.888870                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.111130                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data      1085479                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        1085479                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data       701543                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        701543                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         2402                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         2402                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         1682                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         1682                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data      1787022                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         1787022                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data      1787022                       # number of overall hits
system.cpu0.dcache.overall_hits::total        1787022                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data        14952                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total        14952                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data          236                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total          236                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data        15188                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         15188                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data        15188                       # number of overall misses
system.cpu0.dcache.overall_misses::total        15188                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data    825188394                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total    825188394                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data      9231384                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total      9231384                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data    834419778                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total    834419778                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data    834419778                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total    834419778                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data      1100431                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      1100431                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data       701779                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       701779                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         2402                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         2402                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         1682                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         1682                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data      1802210                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      1802210                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data      1802210                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      1802210                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.013587                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.013587                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000336                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000336                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.008427                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.008427                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.008427                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.008427                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 55189.164928                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 55189.164928                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 39116.033898                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 39116.033898                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 54939.411246                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 54939.411246                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 54939.411246                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 54939.411246                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks          971                       # number of writebacks
system.cpu0.dcache.writebacks::total              971                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data         7461                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total         7461                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data          173                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total          173                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data         7634                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total         7634                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data         7634                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total         7634                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data         7491                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total         7491                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::switch_cpus0.data           63                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total           63                       # number of WriteReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data         7554                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total         7554                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data         7554                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total         7554                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data    351233018                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total    351233018                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::switch_cpus0.data      1589790                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total      1589790                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data    352822808                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total    352822808                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data    352822808                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total    352822808                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.006807                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.006807                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::switch_cpus0.data     0.000090                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000090                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.004192                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.004192                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.004192                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.004192                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 46887.333867                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 46887.333867                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus0.data 25234.761905                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 25234.761905                       # average WriteReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 46706.752449                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 46706.752449                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 46706.752449                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 46706.752449                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               504.076696                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1002999378                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   507                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              1978302.520710                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    36.076696                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          468                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.057815                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.750000                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.807815                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst      1683809                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        1683809                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst      1683809                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         1683809                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst      1683809                       # number of overall hits
system.cpu1.icache.overall_hits::total        1683809                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           53                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           53                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           53                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            53                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           53                       # number of overall misses
system.cpu1.icache.overall_misses::total           53                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      6790526                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      6790526                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      6790526                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      6790526                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      6790526                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      6790526                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst      1683862                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      1683862                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst      1683862                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      1683862                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst      1683862                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      1683862                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000031                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000031                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000031                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000031                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000031                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000031                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 128123.132075                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 128123.132075                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 128123.132075                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 128123.132075                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 128123.132075                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 128123.132075                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst           14                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total           14                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst           14                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total           14                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst           14                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total           14                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           39                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           39                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           39                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           39                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           39                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           39                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      5688133                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      5688133                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      5688133                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      5688133                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      5688133                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      5688133                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000023                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000023                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000023                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000023                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000023                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000023                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 145849.564103                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 145849.564103                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 145849.564103                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 145849.564103                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 145849.564103                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 145849.564103                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                  3993                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               148182334                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                  4249                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs              34874.637326                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   219.379509                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    36.620491                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.856951                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.143049                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      1128654                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        1128654                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data       740593                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        740593                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data         2046                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         2046                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data         1820                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         1820                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data      1869247                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         1869247                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data      1869247                       # number of overall hits
system.cpu1.dcache.overall_hits::total        1869247                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data         7728                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total         7728                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data          167                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total          167                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data         7895                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total          7895                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data         7895                       # number of overall misses
system.cpu1.dcache.overall_misses::total         7895                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data    283506210                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total    283506210                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data      5719243                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total      5719243                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data    289225453                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total    289225453                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data    289225453                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total    289225453                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      1136382                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      1136382                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data       740760                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       740760                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data         2046                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         2046                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data         1820                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         1820                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data      1877142                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      1877142                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data      1877142                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      1877142                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.006801                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.006801                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000225                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000225                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.004206                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.004206                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.004206                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.004206                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 36685.586180                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 36685.586180                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 34246.964072                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 34246.964072                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 36634.002913                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 36634.002913                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 36634.002913                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 36634.002913                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks          943                       # number of writebacks
system.cpu1.dcache.writebacks::total              943                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data         3777                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total         3777                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data          125                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total          125                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data         3902                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total         3902                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data         3902                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total         3902                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data         3951                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total         3951                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data           42                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total           42                       # number of WriteReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data         3993                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total         3993                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data         3993                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total         3993                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data    104341060                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total    104341060                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data      1020339                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total      1020339                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data    105361399                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total    105361399                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data    105361399                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total    105361399                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.003477                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.003477                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.000057                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000057                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.002127                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.002127                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.002127                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.002127                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 26408.772463                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 26408.772463                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data 24293.785714                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 24293.785714                       # average WriteReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 26386.526171                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 26386.526171                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 26386.526171                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 26386.526171                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
