// Copyright (C) 1991-2013 Altera Corporation
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, Altera MegaCore Function License 
// Agreement, or other applicable license agreement, including, 
// without limitation, that your use is for the sole purpose of 
// programming logic devices manufactured by Altera and sold by 
// Altera or its authorized distributors.  Please refer to the 
// applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus II 32-bit"
// VERSION "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition"

// DATE "05/21/2025 15:03:35"

// 
// Device: Altera EP2C5F256C6 Package FBGA256
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module ULA_32bits (
	COUT,
	F0,
	F1,
	INVA,
	ENA,
	ENB,
	CIN,
	A,
	B,
	O);
output 	COUT;
input 	F0;
input 	F1;
input 	INVA;
input 	ENA;
input 	ENB;
input 	CIN;
input 	[31:0] A;
input 	[31:0] B;
output 	[31:0] O;

// Design Ports Information
// COUT	=>  Location: PIN_G12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// O[31]	=>  Location: PIN_F16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// O[30]	=>  Location: PIN_H11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// O[29]	=>  Location: PIN_K16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// O[28]	=>  Location: PIN_B11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// O[27]	=>  Location: PIN_L15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// O[26]	=>  Location: PIN_M14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// O[25]	=>  Location: PIN_A7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// O[24]	=>  Location: PIN_M12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// O[23]	=>  Location: PIN_N16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// O[22]	=>  Location: PIN_T13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// O[21]	=>  Location: PIN_T14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// O[20]	=>  Location: PIN_E14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// O[19]	=>  Location: PIN_A5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// O[18]	=>  Location: PIN_B6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// O[17]	=>  Location: PIN_R7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// O[16]	=>  Location: PIN_M1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// O[15]	=>  Location: PIN_T7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// O[14]	=>  Location: PIN_K4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// O[13]	=>  Location: PIN_K1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// O[12]	=>  Location: PIN_P16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// O[11]	=>  Location: PIN_L16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// O[10]	=>  Location: PIN_C13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// O[9]	=>  Location: PIN_F3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// O[8]	=>  Location: PIN_E2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// O[7]	=>  Location: PIN_B5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// O[6]	=>  Location: PIN_D10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// O[5]	=>  Location: PIN_F10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// O[4]	=>  Location: PIN_D16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// O[3]	=>  Location: PIN_C14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// O[2]	=>  Location: PIN_G11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// O[1]	=>  Location: PIN_N8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// O[0]	=>  Location: PIN_A8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// F0	=>  Location: PIN_N10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// F1	=>  Location: PIN_F7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// INVA	=>  Location: PIN_F8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// ENA	=>  Location: PIN_G6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// A[31]	=>  Location: PIN_G16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// ENB	=>  Location: PIN_D8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// B[31]	=>  Location: PIN_J11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// A[30]	=>  Location: PIN_F15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// B[30]	=>  Location: PIN_G15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// B[29]	=>  Location: PIN_L12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// A[29]	=>  Location: PIN_K15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// A[27]	=>  Location: PIN_D13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// B[27]	=>  Location: PIN_J12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// A[26]	=>  Location: PIN_L14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// B[26]	=>  Location: PIN_M15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// B[25]	=>  Location: PIN_B13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// A[25]	=>  Location: PIN_B7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// B[23]	=>  Location: PIN_P15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// A[23]	=>  Location: PIN_R13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// B[22]	=>  Location: PIN_L11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// A[22]	=>  Location: PIN_P14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// B[21]	=>  Location: PIN_R14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// A[21]	=>  Location: PIN_M11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// B[20]	=>  Location: PIN_E16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// A[20]	=>  Location: PIN_D15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// A[19]	=>  Location: PIN_C4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// B[19]	=>  Location: PIN_C5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// B[18]	=>  Location: PIN_D6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// A[18]	=>  Location: PIN_C6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// B[10]	=>  Location: PIN_E1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// A[10]	=>  Location: PIN_C12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// A[9]	=>  Location: PIN_D11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// B[9]	=>  Location: PIN_D4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// B[8]	=>  Location: PIN_B9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// A[8]	=>  Location: PIN_G7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// B[7]	=>  Location: PIN_A9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// A[7]	=>  Location: PIN_H12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// A[6]	=>  Location: PIN_A6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// B[6]	=>  Location: PIN_B4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// B[5]	=>  Location: PIN_A12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// A[5]	=>  Location: PIN_F9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// A[4]	=>  Location: PIN_A11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// B[4]	=>  Location: PIN_G13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// A[3]	=>  Location: PIN_H13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// B[3]	=>  Location: PIN_B12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// B[2]	=>  Location: PIN_C11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// A[2]	=>  Location: PIN_G10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// B[1]	=>  Location: PIN_E5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// A[1]	=>  Location: PIN_K5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// B[0]	=>  Location: PIN_A10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// A[0]	=>  Location: PIN_A13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// CIN	=>  Location: PIN_B10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// B[11]	=>  Location: PIN_N15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// A[11]	=>  Location: PIN_H2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// B[12]	=>  Location: PIN_H1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// A[12]	=>  Location: PIN_J2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// B[13]	=>  Location: PIN_J1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// A[13]	=>  Location: PIN_R8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// B[14]	=>  Location: PIN_K2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// A[14]	=>  Location: PIN_C2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// B[15]	=>  Location: PIN_T8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// A[15]	=>  Location: PIN_L8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// B[16]	=>  Location: PIN_J4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// A[16]	=>  Location: PIN_T6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// B[17]	=>  Location: PIN_L7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// A[17]	=>  Location: PIN_M2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// B[24]	=>  Location: PIN_M16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// A[24]	=>  Location: PIN_P12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// B[28]	=>  Location: PIN_A14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// A[28]	=>  Location: PIN_K11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
// synopsys translate_off
initial $sdf_annotate("mic1_v_fast.sdo");
// synopsys translate_on

wire \ULA2|ULA7|BENB~combout ;
wire \ULA2|ULA6|A_and_ENA~combout ;
wire \ULA2|ULA4|full_adder|inst~0_combout ;
wire \ULA1|ULA2|full_adder|inst1~combout ;
wire \ULA1|ULA1|full_adder|inst~0_combout ;
wire \ULA0|ULA4|full_adder|inst2~0_combout ;
wire \ULA0|ULA7|full_adder|inst2~0_combout ;
wire \ULA0|ULA7|full_adder|inst2~1_combout ;
wire \ULA3|ULA1|full_adder|inst~0_combout ;
wire \ULA3|ULA2|full_adder|inst1~combout ;
wire \ULA2|ULA6|full_adder|inst~7_combout ;
wire \ULA0|ULA5|full_adder|inst1~combout ;
wire \ULA0|ULA2|full_adder|inst1~combout ;
wire \ULA1|ULA1|full_adder|inst~1_combout ;
wire \F1~combout ;
wire \F0~combout ;
wire \ULA2|ULA1|DECODER|nI0_and_nI1~0_combout ;
wire \ULA3|ULA7|BENB~combout ;
wire \INVA~combout ;
wire \ENA~combout ;
wire \ULA3|ULA7|INVA_xor_A~combout ;
wire \ULA3|ULA6|INVA_xor_A~combout ;
wire \ULA3|ULA6|BENB~combout ;
wire \ULA3|ULA6|full_adder|inst1~combout ;
wire \ULA3|ULA5|INVA_xor_A~combout ;
wire \ULA3|ULA5|full_adder|inst~4_combout ;
wire \ULA3|ULA6|full_adder|inst~0_combout ;
wire \ULA3|ULA4|INVA_xor_A~combout ;
wire \ENB~combout ;
wire \ULA3|ULA4|BENB~combout ;
wire \ULA3|ULA0|BENB~combout ;
wire \ULA3|ULA0|INVA_xor_A~combout ;
wire \ULA3|ULA0|full_adder|inst2~combout ;
wire \ULA3|ULA1|full_adder|inst1~combout ;
wire \ULA3|ULA2|INVA_xor_A~combout ;
wire \ULA3|ULA2|full_adder|inst~0_combout ;
wire \ULA3|ULA2|full_adder|inst~combout ;
wire \ULA3|ULA3|full_adder|inst2~0_combout ;
wire \ULA3|ULA3|BENB~combout ;
wire \ULA3|ULA3|full_adder|inst2~1_combout ;
wire \ULA3|ULA4|full_adder|inst2~combout ;
wire \ULA3|ULA6|full_adder|inst~combout ;
wire \ULA3|ULA7|full_adder|inst2~0_combout ;
wire \ULA3|ULA7|full_adder|inst2~1_combout ;
wire \ULA3|ULA7|or~0_combout ;
wire \ULA3|ULA7|full_adder|inst5~combout ;
wire \ULA3|ULA7|or~1_combout ;
wire \ULA3|ULA6|or~0_combout ;
wire \ULA3|ULA5|full_adder|inst1~combout ;
wire \ULA3|ULA5|full_adder|inst2~combout ;
wire \ULA3|ULA6|or~1_combout ;
wire \ULA3|ULA5|or~0_combout ;
wire \ULA3|ULA5|BENB~combout ;
wire \ULA3|ULA5|or~1_combout ;
wire \ULA3|ULA4|or~0_combout ;
wire \ULA3|ULA4|or~1_combout ;
wire \ULA3|ULA2|full_adder|inst2~combout ;
wire \ULA3|ULA3|INVA_xor_A~combout ;
wire \ULA3|ULA3|or~0_combout ;
wire \ULA3|ULA3|or~1_combout ;
wire \ULA3|ULA2|BENB~combout ;
wire \ULA3|ULA2|or~0_combout ;
wire \ULA3|ULA1|full_adder|inst2~combout ;
wire \ULA3|ULA2|or~1_combout ;
wire \ULA3|ULA1|INVA_xor_A~combout ;
wire \ULA3|ULA1|or~0_combout ;
wire \ULA3|ULA1|BENB~combout ;
wire \ULA3|ULA1|or~1_combout ;
wire \ULA2|ULA6|BENB~combout ;
wire \ULA2|ULA6|full_adder|inst1~combout ;
wire \ULA2|ULA5|INVA_xor_A~combout ;
wire \ULA2|ULA3|INVA_xor_A~combout ;
wire \ULA2|ULA3|full_adder|inst~0_combout ;
wire \ULA2|ULA2|full_adder|inst~0_combout ;
wire \ULA2|ULA2|full_adder|inst1~combout ;
wire \ULA2|ULA3|full_adder|inst~combout ;
wire \ULA2|ULA3|full_adder|inst1~combout ;
wire \ULA2|ULA4|INVA_xor_A~combout ;
wire \ULA2|ULA4|full_adder|inst1~combout ;
wire \ULA2|ULA4|full_adder|inst2~combout ;
wire \ULA2|ULA6|full_adder|inst~6_combout ;
wire \ULA2|ULA6|full_adder|inst~8_combout ;
wire \ULA2|ULA7|INVA_xor_A~combout ;
wire \ULA2|ULA7|full_adder|inst2~0_combout ;
wire \ULA2|ULA7|full_adder|inst2~1_combout ;
wire \ULA3|ULA0|or~0_combout ;
wire \ULA3|ULA0|or~1_combout ;
wire \ULA2|ULA7|full_adder|inst5~combout ;
wire \ULA2|ULA7|or~0_combout ;
wire \ULA2|ULA7|or~1_combout ;
wire \ULA2|ULA6|INVA_xor_A~combout ;
wire \ULA2|ULA6|or~0_combout ;
wire \ULA2|ULA5|BENB~combout ;
wire \ULA2|ULA5|full_adder|inst2~combout ;
wire \ULA2|ULA6|or~1_combout ;
wire \ULA2|ULA5|or~0_combout ;
wire \ULA2|ULA5|or~1_combout ;
wire \ULA2|ULA3|full_adder|inst2~combout ;
wire \ULA2|ULA4|BENB~combout ;
wire \ULA2|ULA4|or~0_combout ;
wire \ULA2|ULA4|or~1_combout ;
wire \ULA2|ULA3|BENB~combout ;
wire \ULA2|ULA2|full_adder|inst2~combout ;
wire \ULA2|ULA3|or~0_combout ;
wire \ULA2|ULA3|or~1_combout ;
wire \ULA2|ULA1|INVA_xor_A~combout ;
wire \ULA2|ULA1|BENB~combout ;
wire \ULA2|ULA1|full_adder|inst2~combout ;
wire \ULA2|ULA2|BENB~combout ;
wire \ULA2|ULA2|INVA_xor_A~combout ;
wire \ULA2|ULA2|or~0_combout ;
wire \ULA2|ULA2|or~1_combout ;
wire \ULA1|ULA6|BENB~combout ;
wire \ULA1|ULA5|BENB~combout ;
wire \ULA1|ULA4|BENB~combout ;
wire \ULA1|ULA2|INVA_xor_A~combout ;
wire \ULA1|ULA2|full_adder|inst~0_combout ;
wire \ULA1|ULA0|BENB~combout ;
wire \ULA1|ULA0|INVA_xor_A~combout ;
wire \ULA0|ULA7|INVA_xor_A~combout ;
wire \ULA0|ULA7|BENB~combout ;
wire \ULA0|ULA7|full_adder|inst2~2_combout ;
wire \ULA1|ULA1|full_adder|inst~2_combout ;
wire \ULA1|ULA1|INVA_xor_A~combout ;
wire \ULA1|ULA1|full_adder|inst1~combout ;
wire \ULA1|ULA2|full_adder|inst2~combout ;
wire \ULA1|ULA3|BENB~combout ;
wire \ULA1|ULA3|full_adder|inst2~combout ;
wire \ULA1|ULA4|full_adder|inst2~combout ;
wire \ULA1|ULA5|INVA_xor_A~combout ;
wire \ULA1|ULA5|full_adder|inst2~combout ;
wire \ULA1|ULA6|full_adder|inst2~combout ;
wire \ULA1|ULA7|INVA_xor_A~combout ;
wire \ULA1|ULA7|full_adder|inst2~combout ;
wire \ULA2|ULA0|BENB~combout ;
wire \ULA2|ULA0|full_adder|inst2~combout ;
wire \ULA2|ULA1|or~0_combout ;
wire \ULA2|ULA1|or~1_combout ;
wire \ULA2|ULA0|INVA_xor_A~combout ;
wire \ULA2|ULA0|or~0_combout ;
wire \ULA2|ULA0|or~1_combout ;
wire \ULA1|ULA7|BENB~combout ;
wire \ULA1|ULA7|or~0_combout ;
wire \ULA1|ULA7|or~1_combout ;
wire \ULA1|ULA6|or~0_combout ;
wire \ULA1|ULA6|INVA_xor_A~combout ;
wire \ULA1|ULA6|or~1_combout ;
wire \ULA1|ULA5|or~0_combout ;
wire \ULA1|ULA5|or~1_combout ;
wire \ULA1|ULA4|or~0_combout ;
wire \ULA1|ULA4|INVA_xor_A~combout ;
wire \ULA1|ULA4|or~1_combout ;
wire \ULA1|ULA3|or~0_combout ;
wire \ULA1|ULA3|INVA_xor_A~combout ;
wire \ULA1|ULA3|or~1_combout ;
wire \ULA1|ULA2|BENB~combout ;
wire \ULA1|ULA1|full_adder|inst2~combout ;
wire \ULA1|ULA2|or~0_combout ;
wire \ULA1|ULA2|or~1_combout ;
wire \ULA1|ULA1|BENB~combout ;
wire \ULA1|ULA1|or~0_combout ;
wire \ULA1|ULA0|full_adder|inst2~combout ;
wire \ULA1|ULA1|or~1_combout ;
wire \ULA1|ULA0|or~0_combout ;
wire \ULA1|ULA0|or~1_combout ;
wire \ULA0|ULA6|INVA_xor_A~combout ;
wire \ULA0|ULA6|full_adder|inst1~combout ;
wire \ULA0|ULA5|INVA_xor_A~combout ;
wire \ULA0|ULA5|full_adder|inst~4_combout ;
wire \ULA0|ULA6|full_adder|inst~0_combout ;
wire \ULA0|ULA4|BENB~combout ;
wire \ULA0|ULA4|INVA_xor_A~combout ;
wire \ULA0|ULA4|full_adder|inst2~1_combout ;
wire \ULA0|ULA6|full_adder|inst~combout ;
wire \ULA0|ULA7|full_adder|inst5~combout ;
wire \ULA0|ULA7|or~0_combout ;
wire \ULA0|ULA7|or~1_combout ;
wire \ULA0|ULA6|BENB~combout ;
wire \ULA0|ULA6|or~0_combout ;
wire \ULA0|ULA5|full_adder|inst2~combout ;
wire \ULA0|ULA6|or~1_combout ;
wire \ULA0|ULA5|or~0_combout ;
wire \ULA0|ULA5|BENB~combout ;
wire \ULA0|ULA5|or~1_combout ;
wire \ULA0|ULA4|full_adder|inst5~combout ;
wire \ULA0|ULA4|or~0_combout ;
wire \ULA0|ULA1|BENB~combout ;
wire \ULA0|ULA1|INVA_xor_A~combout ;
wire \ULA0|ULA1|full_adder|inst2~combout ;
wire \ULA0|ULA3|INVA_xor_A~combout ;
wire \ULA0|ULA3|full_adder|inst~0_combout ;
wire \ULA0|ULA2|INVA_xor_A~combout ;
wire \ULA0|ULA2|BENB~combout ;
wire \ULA0|ULA2|full_adder|inst~4_combout ;
wire \ULA0|ULA3|full_adder|inst~combout ;
wire \ULA0|ULA3|full_adder|inst1~combout ;
wire \ULA0|ULA4|or~1_combout ;
wire \ULA0|ULA2|full_adder|inst2~combout ;
wire \ULA0|ULA3|BENB~combout ;
wire \ULA0|ULA3|or~0_combout ;
wire \ULA0|ULA3|or~1_combout ;
wire \ULA0|ULA2|or~0_combout ;
wire \ULA0|ULA2|or~1_combout ;
wire \ULA0|ULA0|BENB~combout ;
wire \CIN~combout ;
wire \ULA0|ULA0|full_adder|inst2~combout ;
wire \ULA0|ULA1|or~0_combout ;
wire \ULA0|ULA1|or~1_combout ;
wire \ULA0|ULA0|INVA_xor_A~combout ;
wire \ULA0|ULA0|or~0_combout ;
wire \ULA0|ULA0|or~1_combout ;
wire [31:0] \B~combout ;
wire [31:0] \A~combout ;


// Location: LCCOMB_X24_Y4_N10
cycloneii_lcell_comb \ULA2|ULA7|BENB (
// Equation(s):
// \ULA2|ULA7|BENB~combout  = (\B~combout [23] & \ENB~combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\B~combout [23]),
	.datad(\ENB~combout ),
	.cin(gnd),
	.combout(\ULA2|ULA7|BENB~combout ),
	.cout());
// synopsys translate_off
defparam \ULA2|ULA7|BENB .lut_mask = 16'hF000;
defparam \ULA2|ULA7|BENB .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y4_N10
cycloneii_lcell_comb \ULA2|ULA6|A_and_ENA (
// Equation(s):
// \ULA2|ULA6|A_and_ENA~combout  = (\ENA~combout  & \A~combout [22])

	.dataa(\ENA~combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\A~combout [22]),
	.cin(gnd),
	.combout(\ULA2|ULA6|A_and_ENA~combout ),
	.cout());
// synopsys translate_off
defparam \ULA2|ULA6|A_and_ENA .lut_mask = 16'hAA00;
defparam \ULA2|ULA6|A_and_ENA .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y11_N12
cycloneii_lcell_comb \ULA2|ULA4|full_adder|inst~0 (
// Equation(s):
// \ULA2|ULA4|full_adder|inst~0_combout  = (\ULA2|ULA1|DECODER|nI0_and_nI1~0_combout  & (\ULA2|ULA4|INVA_xor_A~combout  $ (((\ENB~combout  & \B~combout [20])))))

	.dataa(\ULA2|ULA1|DECODER|nI0_and_nI1~0_combout ),
	.datab(\ENB~combout ),
	.datac(\B~combout [20]),
	.datad(\ULA2|ULA4|INVA_xor_A~combout ),
	.cin(gnd),
	.combout(\ULA2|ULA4|full_adder|inst~0_combout ),
	.cout());
// synopsys translate_off
defparam \ULA2|ULA4|full_adder|inst~0 .lut_mask = 16'h2A80;
defparam \ULA2|ULA4|full_adder|inst~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y11_N26
cycloneii_lcell_comb \ULA1|ULA2|full_adder|inst1 (
// Equation(s):
// \ULA1|ULA2|full_adder|inst1~combout  = (\B~combout [10] & (\ULA1|ULA2|INVA_xor_A~combout  & (\ENB~combout  & \ULA2|ULA1|DECODER|nI0_and_nI1~0_combout )))

	.dataa(\B~combout [10]),
	.datab(\ULA1|ULA2|INVA_xor_A~combout ),
	.datac(\ENB~combout ),
	.datad(\ULA2|ULA1|DECODER|nI0_and_nI1~0_combout ),
	.cin(gnd),
	.combout(\ULA1|ULA2|full_adder|inst1~combout ),
	.cout());
// synopsys translate_off
defparam \ULA1|ULA2|full_adder|inst1 .lut_mask = 16'h8000;
defparam \ULA1|ULA2|full_adder|inst1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y11_N4
cycloneii_lcell_comb \ULA1|ULA1|full_adder|inst~0 (
// Equation(s):
// \ULA1|ULA1|full_adder|inst~0_combout  = (\ULA2|ULA1|DECODER|nI0_and_nI1~0_combout  & (\ULA1|ULA1|INVA_xor_A~combout  $ (((\B~combout [9] & \ENB~combout )))))

	.dataa(\B~combout [9]),
	.datab(\ENB~combout ),
	.datac(\ULA2|ULA1|DECODER|nI0_and_nI1~0_combout ),
	.datad(\ULA1|ULA1|INVA_xor_A~combout ),
	.cin(gnd),
	.combout(\ULA1|ULA1|full_adder|inst~0_combout ),
	.cout());
// synopsys translate_off
defparam \ULA1|ULA1|full_adder|inst~0 .lut_mask = 16'h7080;
defparam \ULA1|ULA1|full_adder|inst~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y11_N20
cycloneii_lcell_comb \ULA0|ULA4|full_adder|inst2~0 (
// Equation(s):
// \ULA0|ULA4|full_adder|inst2~0_combout  = (\ULA0|ULA3|full_adder|inst~combout ) # (\ULA0|ULA3|full_adder|inst1~combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\ULA0|ULA3|full_adder|inst~combout ),
	.datad(\ULA0|ULA3|full_adder|inst1~combout ),
	.cin(gnd),
	.combout(\ULA0|ULA4|full_adder|inst2~0_combout ),
	.cout());
// synopsys translate_off
defparam \ULA0|ULA4|full_adder|inst2~0 .lut_mask = 16'hFFF0;
defparam \ULA0|ULA4|full_adder|inst2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y13_N24
cycloneii_lcell_comb \ULA0|ULA7|full_adder|inst2~0 (
// Equation(s):
// \ULA0|ULA7|full_adder|inst2~0_combout  = (\ULA0|ULA5|full_adder|inst1~combout ) # ((\ULA0|ULA5|full_adder|inst~4_combout  & \ULA0|ULA4|full_adder|inst2~1_combout ))

	.dataa(\ULA0|ULA5|full_adder|inst1~combout ),
	.datab(\ULA0|ULA5|full_adder|inst~4_combout ),
	.datac(vcc),
	.datad(\ULA0|ULA4|full_adder|inst2~1_combout ),
	.cin(gnd),
	.combout(\ULA0|ULA7|full_adder|inst2~0_combout ),
	.cout());
// synopsys translate_off
defparam \ULA0|ULA7|full_adder|inst2~0 .lut_mask = 16'hEEAA;
defparam \ULA0|ULA7|full_adder|inst2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y13_N26
cycloneii_lcell_comb \ULA0|ULA7|full_adder|inst2~1 (
// Equation(s):
// \ULA0|ULA7|full_adder|inst2~1_combout  = (\ULA0|ULA6|full_adder|inst1~combout ) # ((\ULA0|ULA6|full_adder|inst~0_combout  & \ULA0|ULA7|full_adder|inst2~0_combout ))

	.dataa(\ULA0|ULA6|full_adder|inst1~combout ),
	.datab(\ULA0|ULA6|full_adder|inst~0_combout ),
	.datac(\ULA0|ULA7|full_adder|inst2~0_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\ULA0|ULA7|full_adder|inst2~1_combout ),
	.cout());
// synopsys translate_off
defparam \ULA0|ULA7|full_adder|inst2~1 .lut_mask = 16'hEAEA;
defparam \ULA0|ULA7|full_adder|inst2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y13_N22
cycloneii_lcell_comb \ULA3|ULA1|full_adder|inst~0 (
// Equation(s):
// \ULA3|ULA1|full_adder|inst~0_combout  = (\ULA2|ULA1|DECODER|nI0_and_nI1~0_combout  & (\ULA3|ULA1|INVA_xor_A~combout  $ (((\ENB~combout  & \B~combout [25])))))

	.dataa(\ULA3|ULA1|INVA_xor_A~combout ),
	.datab(\ENB~combout ),
	.datac(\ULA2|ULA1|DECODER|nI0_and_nI1~0_combout ),
	.datad(\B~combout [25]),
	.cin(gnd),
	.combout(\ULA3|ULA1|full_adder|inst~0_combout ),
	.cout());
// synopsys translate_off
defparam \ULA3|ULA1|full_adder|inst~0 .lut_mask = 16'h60A0;
defparam \ULA3|ULA1|full_adder|inst~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y8_N12
cycloneii_lcell_comb \ULA3|ULA2|full_adder|inst1 (
// Equation(s):
// \ULA3|ULA2|full_adder|inst1~combout  = (\ULA2|ULA1|DECODER|nI0_and_nI1~0_combout  & (\ULA3|ULA2|INVA_xor_A~combout  & (\ENB~combout  & \B~combout [26])))

	.dataa(\ULA2|ULA1|DECODER|nI0_and_nI1~0_combout ),
	.datab(\ULA3|ULA2|INVA_xor_A~combout ),
	.datac(\ENB~combout ),
	.datad(\B~combout [26]),
	.cin(gnd),
	.combout(\ULA3|ULA2|full_adder|inst1~combout ),
	.cout());
// synopsys translate_off
defparam \ULA3|ULA2|full_adder|inst1 .lut_mask = 16'h8000;
defparam \ULA3|ULA2|full_adder|inst1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y4_N16
cycloneii_lcell_comb \ULA2|ULA6|full_adder|inst~7 (
// Equation(s):
// \ULA2|ULA6|full_adder|inst~7_combout  = \ULA2|ULA6|A_and_ENA~combout  $ (\INVA~combout  $ (((\ENB~combout  & \B~combout [22]))))

	.dataa(\ULA2|ULA6|A_and_ENA~combout ),
	.datab(\ENB~combout ),
	.datac(\B~combout [22]),
	.datad(\INVA~combout ),
	.cin(gnd),
	.combout(\ULA2|ULA6|full_adder|inst~7_combout ),
	.cout());
// synopsys translate_off
defparam \ULA2|ULA6|full_adder|inst~7 .lut_mask = 16'h956A;
defparam \ULA2|ULA6|full_adder|inst~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y13_N14
cycloneii_lcell_comb \ULA0|ULA5|full_adder|inst1 (
// Equation(s):
// \ULA0|ULA5|full_adder|inst1~combout  = (\ULA0|ULA5|BENB~combout  & (\F0~combout  & (\F1~combout  & \ULA0|ULA5|INVA_xor_A~combout )))

	.dataa(\ULA0|ULA5|BENB~combout ),
	.datab(\F0~combout ),
	.datac(\F1~combout ),
	.datad(\ULA0|ULA5|INVA_xor_A~combout ),
	.cin(gnd),
	.combout(\ULA0|ULA5|full_adder|inst1~combout ),
	.cout());
// synopsys translate_off
defparam \ULA0|ULA5|full_adder|inst1 .lut_mask = 16'h8000;
defparam \ULA0|ULA5|full_adder|inst1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y11_N12
cycloneii_lcell_comb \ULA0|ULA2|full_adder|inst1 (
// Equation(s):
// \ULA0|ULA2|full_adder|inst1~combout  = (\F0~combout  & (\ULA0|ULA2|INVA_xor_A~combout  & (\F1~combout  & \ULA0|ULA2|BENB~combout )))

	.dataa(\F0~combout ),
	.datab(\ULA0|ULA2|INVA_xor_A~combout ),
	.datac(\F1~combout ),
	.datad(\ULA0|ULA2|BENB~combout ),
	.cin(gnd),
	.combout(\ULA0|ULA2|full_adder|inst1~combout ),
	.cout());
// synopsys translate_off
defparam \ULA0|ULA2|full_adder|inst1 .lut_mask = 16'h8000;
defparam \ULA0|ULA2|full_adder|inst1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y11_N12
cycloneii_lcell_comb \ULA1|ULA1|full_adder|inst~1 (
// Equation(s):
// \ULA1|ULA1|full_adder|inst~1_combout  = (\F1~combout  & (\ULA1|ULA1|full_adder|inst~0_combout  & \F0~combout ))

	.dataa(vcc),
	.datab(\F1~combout ),
	.datac(\ULA1|ULA1|full_adder|inst~0_combout ),
	.datad(\F0~combout ),
	.cin(gnd),
	.combout(\ULA1|ULA1|full_adder|inst~1_combout ),
	.cout());
// synopsys translate_off
defparam \ULA1|ULA1|full_adder|inst~1 .lut_mask = 16'hC000;
defparam \ULA1|ULA1|full_adder|inst~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_L12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \B[29]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\B~combout [29]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(B[29]));
// synopsys translate_off
defparam \B[29]~I .input_async_reset = "none";
defparam \B[29]~I .input_power_up = "low";
defparam \B[29]~I .input_register_mode = "none";
defparam \B[29]~I .input_sync_reset = "none";
defparam \B[29]~I .oe_async_reset = "none";
defparam \B[29]~I .oe_power_up = "low";
defparam \B[29]~I .oe_register_mode = "none";
defparam \B[29]~I .oe_sync_reset = "none";
defparam \B[29]~I .operation_mode = "input";
defparam \B[29]~I .output_async_reset = "none";
defparam \B[29]~I .output_power_up = "low";
defparam \B[29]~I .output_register_mode = "none";
defparam \B[29]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \A[25]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\A~combout [25]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(A[25]));
// synopsys translate_off
defparam \A[25]~I .input_async_reset = "none";
defparam \A[25]~I .input_power_up = "low";
defparam \A[25]~I .input_register_mode = "none";
defparam \A[25]~I .input_sync_reset = "none";
defparam \A[25]~I .oe_async_reset = "none";
defparam \A[25]~I .oe_power_up = "low";
defparam \A[25]~I .oe_register_mode = "none";
defparam \A[25]~I .oe_sync_reset = "none";
defparam \A[25]~I .operation_mode = "input";
defparam \A[25]~I .output_async_reset = "none";
defparam \A[25]~I .output_power_up = "low";
defparam \A[25]~I .output_register_mode = "none";
defparam \A[25]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \B[10]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\B~combout [10]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(B[10]));
// synopsys translate_off
defparam \B[10]~I .input_async_reset = "none";
defparam \B[10]~I .input_power_up = "low";
defparam \B[10]~I .input_register_mode = "none";
defparam \B[10]~I .input_sync_reset = "none";
defparam \B[10]~I .oe_async_reset = "none";
defparam \B[10]~I .oe_power_up = "low";
defparam \B[10]~I .oe_register_mode = "none";
defparam \B[10]~I .oe_sync_reset = "none";
defparam \B[10]~I .operation_mode = "input";
defparam \B[10]~I .output_async_reset = "none";
defparam \B[10]~I .output_power_up = "low";
defparam \B[10]~I .output_register_mode = "none";
defparam \B[10]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \B[9]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\B~combout [9]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(B[9]));
// synopsys translate_off
defparam \B[9]~I .input_async_reset = "none";
defparam \B[9]~I .input_power_up = "low";
defparam \B[9]~I .input_register_mode = "none";
defparam \B[9]~I .input_sync_reset = "none";
defparam \B[9]~I .oe_async_reset = "none";
defparam \B[9]~I .oe_power_up = "low";
defparam \B[9]~I .oe_register_mode = "none";
defparam \B[9]~I .oe_sync_reset = "none";
defparam \B[9]~I .operation_mode = "input";
defparam \B[9]~I .output_async_reset = "none";
defparam \B[9]~I .output_power_up = "low";
defparam \B[9]~I .output_register_mode = "none";
defparam \B[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \A[8]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\A~combout [8]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(A[8]));
// synopsys translate_off
defparam \A[8]~I .input_async_reset = "none";
defparam \A[8]~I .input_power_up = "low";
defparam \A[8]~I .input_register_mode = "none";
defparam \A[8]~I .input_sync_reset = "none";
defparam \A[8]~I .oe_async_reset = "none";
defparam \A[8]~I .oe_power_up = "low";
defparam \A[8]~I .oe_register_mode = "none";
defparam \A[8]~I .oe_sync_reset = "none";
defparam \A[8]~I .operation_mode = "input";
defparam \A[8]~I .output_async_reset = "none";
defparam \A[8]~I .output_power_up = "low";
defparam \A[8]~I .output_register_mode = "none";
defparam \A[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \B[1]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\B~combout [1]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(B[1]));
// synopsys translate_off
defparam \B[1]~I .input_async_reset = "none";
defparam \B[1]~I .input_power_up = "low";
defparam \B[1]~I .input_register_mode = "none";
defparam \B[1]~I .input_sync_reset = "none";
defparam \B[1]~I .oe_async_reset = "none";
defparam \B[1]~I .oe_power_up = "low";
defparam \B[1]~I .oe_register_mode = "none";
defparam \B[1]~I .oe_sync_reset = "none";
defparam \B[1]~I .operation_mode = "input";
defparam \B[1]~I .output_async_reset = "none";
defparam \B[1]~I .output_power_up = "low";
defparam \B[1]~I .output_register_mode = "none";
defparam \B[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \A[11]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\A~combout [11]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(A[11]));
// synopsys translate_off
defparam \A[11]~I .input_async_reset = "none";
defparam \A[11]~I .input_power_up = "low";
defparam \A[11]~I .input_register_mode = "none";
defparam \A[11]~I .input_sync_reset = "none";
defparam \A[11]~I .oe_async_reset = "none";
defparam \A[11]~I .oe_power_up = "low";
defparam \A[11]~I .oe_register_mode = "none";
defparam \A[11]~I .oe_sync_reset = "none";
defparam \A[11]~I .operation_mode = "input";
defparam \A[11]~I .output_async_reset = "none";
defparam \A[11]~I .output_power_up = "low";
defparam \A[11]~I .output_register_mode = "none";
defparam \A[11]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \B[12]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\B~combout [12]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(B[12]));
// synopsys translate_off
defparam \B[12]~I .input_async_reset = "none";
defparam \B[12]~I .input_power_up = "low";
defparam \B[12]~I .input_register_mode = "none";
defparam \B[12]~I .input_sync_reset = "none";
defparam \B[12]~I .oe_async_reset = "none";
defparam \B[12]~I .oe_power_up = "low";
defparam \B[12]~I .oe_register_mode = "none";
defparam \B[12]~I .oe_sync_reset = "none";
defparam \B[12]~I .operation_mode = "input";
defparam \B[12]~I .output_async_reset = "none";
defparam \B[12]~I .output_power_up = "low";
defparam \B[12]~I .output_register_mode = "none";
defparam \B[12]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \A[12]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\A~combout [12]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(A[12]));
// synopsys translate_off
defparam \A[12]~I .input_async_reset = "none";
defparam \A[12]~I .input_power_up = "low";
defparam \A[12]~I .input_register_mode = "none";
defparam \A[12]~I .input_sync_reset = "none";
defparam \A[12]~I .oe_async_reset = "none";
defparam \A[12]~I .oe_power_up = "low";
defparam \A[12]~I .oe_register_mode = "none";
defparam \A[12]~I .oe_sync_reset = "none";
defparam \A[12]~I .operation_mode = "input";
defparam \A[12]~I .output_async_reset = "none";
defparam \A[12]~I .output_power_up = "low";
defparam \A[12]~I .output_register_mode = "none";
defparam \A[12]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_K2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \B[14]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\B~combout [14]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(B[14]));
// synopsys translate_off
defparam \B[14]~I .input_async_reset = "none";
defparam \B[14]~I .input_power_up = "low";
defparam \B[14]~I .input_register_mode = "none";
defparam \B[14]~I .input_sync_reset = "none";
defparam \B[14]~I .oe_async_reset = "none";
defparam \B[14]~I .oe_power_up = "low";
defparam \B[14]~I .oe_register_mode = "none";
defparam \B[14]~I .oe_sync_reset = "none";
defparam \B[14]~I .operation_mode = "input";
defparam \B[14]~I .output_async_reset = "none";
defparam \B[14]~I .output_power_up = "low";
defparam \B[14]~I .output_register_mode = "none";
defparam \B[14]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_M2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \A[17]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\A~combout [17]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(A[17]));
// synopsys translate_off
defparam \A[17]~I .input_async_reset = "none";
defparam \A[17]~I .input_power_up = "low";
defparam \A[17]~I .input_register_mode = "none";
defparam \A[17]~I .input_sync_reset = "none";
defparam \A[17]~I .oe_async_reset = "none";
defparam \A[17]~I .oe_power_up = "low";
defparam \A[17]~I .oe_register_mode = "none";
defparam \A[17]~I .oe_sync_reset = "none";
defparam \A[17]~I .operation_mode = "input";
defparam \A[17]~I .output_async_reset = "none";
defparam \A[17]~I .output_power_up = "low";
defparam \A[17]~I .output_register_mode = "none";
defparam \A[17]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \F1~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\F1~combout ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(F1));
// synopsys translate_off
defparam \F1~I .input_async_reset = "none";
defparam \F1~I .input_power_up = "low";
defparam \F1~I .input_register_mode = "none";
defparam \F1~I .input_sync_reset = "none";
defparam \F1~I .oe_async_reset = "none";
defparam \F1~I .oe_power_up = "low";
defparam \F1~I .oe_register_mode = "none";
defparam \F1~I .oe_sync_reset = "none";
defparam \F1~I .operation_mode = "input";
defparam \F1~I .output_async_reset = "none";
defparam \F1~I .output_power_up = "low";
defparam \F1~I .output_register_mode = "none";
defparam \F1~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_N10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \F0~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\F0~combout ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(F0));
// synopsys translate_off
defparam \F0~I .input_async_reset = "none";
defparam \F0~I .input_power_up = "low";
defparam \F0~I .input_register_mode = "none";
defparam \F0~I .input_sync_reset = "none";
defparam \F0~I .oe_async_reset = "none";
defparam \F0~I .oe_power_up = "low";
defparam \F0~I .oe_register_mode = "none";
defparam \F0~I .oe_sync_reset = "none";
defparam \F0~I .operation_mode = "input";
defparam \F0~I .output_async_reset = "none";
defparam \F0~I .output_power_up = "low";
defparam \F0~I .output_register_mode = "none";
defparam \F0~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X24_Y4_N0
cycloneii_lcell_comb \ULA2|ULA1|DECODER|nI0_and_nI1~0 (
// Equation(s):
// \ULA2|ULA1|DECODER|nI0_and_nI1~0_combout  = (\F1~combout  & \F0~combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\F1~combout ),
	.datad(\F0~combout ),
	.cin(gnd),
	.combout(\ULA2|ULA1|DECODER|nI0_and_nI1~0_combout ),
	.cout());
// synopsys translate_off
defparam \ULA2|ULA1|DECODER|nI0_and_nI1~0 .lut_mask = 16'hF000;
defparam \ULA2|ULA1|DECODER|nI0_and_nI1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_J11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \B[31]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\B~combout [31]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(B[31]));
// synopsys translate_off
defparam \B[31]~I .input_async_reset = "none";
defparam \B[31]~I .input_power_up = "low";
defparam \B[31]~I .input_register_mode = "none";
defparam \B[31]~I .input_sync_reset = "none";
defparam \B[31]~I .oe_async_reset = "none";
defparam \B[31]~I .oe_power_up = "low";
defparam \B[31]~I .oe_register_mode = "none";
defparam \B[31]~I .oe_sync_reset = "none";
defparam \B[31]~I .operation_mode = "input";
defparam \B[31]~I .output_async_reset = "none";
defparam \B[31]~I .output_power_up = "low";
defparam \B[31]~I .output_register_mode = "none";
defparam \B[31]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X25_Y9_N2
cycloneii_lcell_comb \ULA3|ULA7|BENB (
// Equation(s):
// \ULA3|ULA7|BENB~combout  = (\ENB~combout  & \B~combout [31])

	.dataa(\ENB~combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\B~combout [31]),
	.cin(gnd),
	.combout(\ULA3|ULA7|BENB~combout ),
	.cout());
// synopsys translate_off
defparam \ULA3|ULA7|BENB .lut_mask = 16'hAA00;
defparam \ULA3|ULA7|BENB .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_F8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \INVA~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\INVA~combout ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(INVA));
// synopsys translate_off
defparam \INVA~I .input_async_reset = "none";
defparam \INVA~I .input_power_up = "low";
defparam \INVA~I .input_register_mode = "none";
defparam \INVA~I .input_sync_reset = "none";
defparam \INVA~I .oe_async_reset = "none";
defparam \INVA~I .oe_power_up = "low";
defparam \INVA~I .oe_register_mode = "none";
defparam \INVA~I .oe_sync_reset = "none";
defparam \INVA~I .operation_mode = "input";
defparam \INVA~I .output_async_reset = "none";
defparam \INVA~I .output_power_up = "low";
defparam \INVA~I .output_register_mode = "none";
defparam \INVA~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \ENA~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\ENA~combout ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ENA));
// synopsys translate_off
defparam \ENA~I .input_async_reset = "none";
defparam \ENA~I .input_power_up = "low";
defparam \ENA~I .input_register_mode = "none";
defparam \ENA~I .input_sync_reset = "none";
defparam \ENA~I .oe_async_reset = "none";
defparam \ENA~I .oe_power_up = "low";
defparam \ENA~I .oe_register_mode = "none";
defparam \ENA~I .oe_sync_reset = "none";
defparam \ENA~I .operation_mode = "input";
defparam \ENA~I .output_async_reset = "none";
defparam \ENA~I .output_power_up = "low";
defparam \ENA~I .output_register_mode = "none";
defparam \ENA~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \A[31]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\A~combout [31]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(A[31]));
// synopsys translate_off
defparam \A[31]~I .input_async_reset = "none";
defparam \A[31]~I .input_power_up = "low";
defparam \A[31]~I .input_register_mode = "none";
defparam \A[31]~I .input_sync_reset = "none";
defparam \A[31]~I .oe_async_reset = "none";
defparam \A[31]~I .oe_power_up = "low";
defparam \A[31]~I .oe_register_mode = "none";
defparam \A[31]~I .oe_sync_reset = "none";
defparam \A[31]~I .operation_mode = "input";
defparam \A[31]~I .output_async_reset = "none";
defparam \A[31]~I .output_power_up = "low";
defparam \A[31]~I .output_register_mode = "none";
defparam \A[31]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X25_Y9_N8
cycloneii_lcell_comb \ULA3|ULA7|INVA_xor_A (
// Equation(s):
// \ULA3|ULA7|INVA_xor_A~combout  = \INVA~combout  $ (((\ENA~combout  & \A~combout [31])))

	.dataa(vcc),
	.datab(\INVA~combout ),
	.datac(\ENA~combout ),
	.datad(\A~combout [31]),
	.cin(gnd),
	.combout(\ULA3|ULA7|INVA_xor_A~combout ),
	.cout());
// synopsys translate_off
defparam \ULA3|ULA7|INVA_xor_A .lut_mask = 16'h3CCC;
defparam \ULA3|ULA7|INVA_xor_A .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_F15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \A[30]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\A~combout [30]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(A[30]));
// synopsys translate_off
defparam \A[30]~I .input_async_reset = "none";
defparam \A[30]~I .input_power_up = "low";
defparam \A[30]~I .input_register_mode = "none";
defparam \A[30]~I .input_sync_reset = "none";
defparam \A[30]~I .oe_async_reset = "none";
defparam \A[30]~I .oe_power_up = "low";
defparam \A[30]~I .oe_register_mode = "none";
defparam \A[30]~I .oe_sync_reset = "none";
defparam \A[30]~I .operation_mode = "input";
defparam \A[30]~I .output_async_reset = "none";
defparam \A[30]~I .output_power_up = "low";
defparam \A[30]~I .output_register_mode = "none";
defparam \A[30]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X25_Y9_N4
cycloneii_lcell_comb \ULA3|ULA6|INVA_xor_A (
// Equation(s):
// \ULA3|ULA6|INVA_xor_A~combout  = \INVA~combout  $ (((\ENA~combout  & \A~combout [30])))

	.dataa(vcc),
	.datab(\INVA~combout ),
	.datac(\ENA~combout ),
	.datad(\A~combout [30]),
	.cin(gnd),
	.combout(\ULA3|ULA6|INVA_xor_A~combout ),
	.cout());
// synopsys translate_off
defparam \ULA3|ULA6|INVA_xor_A .lut_mask = 16'h3CCC;
defparam \ULA3|ULA6|INVA_xor_A .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_G15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \B[30]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\B~combout [30]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(B[30]));
// synopsys translate_off
defparam \B[30]~I .input_async_reset = "none";
defparam \B[30]~I .input_power_up = "low";
defparam \B[30]~I .input_register_mode = "none";
defparam \B[30]~I .input_sync_reset = "none";
defparam \B[30]~I .oe_async_reset = "none";
defparam \B[30]~I .oe_power_up = "low";
defparam \B[30]~I .oe_register_mode = "none";
defparam \B[30]~I .oe_sync_reset = "none";
defparam \B[30]~I .operation_mode = "input";
defparam \B[30]~I .output_async_reset = "none";
defparam \B[30]~I .output_power_up = "low";
defparam \B[30]~I .output_register_mode = "none";
defparam \B[30]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X25_Y9_N10
cycloneii_lcell_comb \ULA3|ULA6|BENB (
// Equation(s):
// \ULA3|ULA6|BENB~combout  = (\ENB~combout  & \B~combout [30])

	.dataa(\ENB~combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\B~combout [30]),
	.cin(gnd),
	.combout(\ULA3|ULA6|BENB~combout ),
	.cout());
// synopsys translate_off
defparam \ULA3|ULA6|BENB .lut_mask = 16'hAA00;
defparam \ULA3|ULA6|BENB .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y9_N26
cycloneii_lcell_comb \ULA3|ULA6|full_adder|inst1 (
// Equation(s):
// \ULA3|ULA6|full_adder|inst1~combout  = (\F1~combout  & (\ULA3|ULA6|INVA_xor_A~combout  & (\F0~combout  & \ULA3|ULA6|BENB~combout )))

	.dataa(\F1~combout ),
	.datab(\ULA3|ULA6|INVA_xor_A~combout ),
	.datac(\F0~combout ),
	.datad(\ULA3|ULA6|BENB~combout ),
	.cin(gnd),
	.combout(\ULA3|ULA6|full_adder|inst1~combout ),
	.cout());
// synopsys translate_off
defparam \ULA3|ULA6|full_adder|inst1 .lut_mask = 16'h8000;
defparam \ULA3|ULA6|full_adder|inst1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_K15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \A[29]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\A~combout [29]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(A[29]));
// synopsys translate_off
defparam \A[29]~I .input_async_reset = "none";
defparam \A[29]~I .input_power_up = "low";
defparam \A[29]~I .input_register_mode = "none";
defparam \A[29]~I .input_sync_reset = "none";
defparam \A[29]~I .oe_async_reset = "none";
defparam \A[29]~I .oe_power_up = "low";
defparam \A[29]~I .oe_register_mode = "none";
defparam \A[29]~I .oe_sync_reset = "none";
defparam \A[29]~I .operation_mode = "input";
defparam \A[29]~I .output_async_reset = "none";
defparam \A[29]~I .output_power_up = "low";
defparam \A[29]~I .output_register_mode = "none";
defparam \A[29]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X24_Y6_N18
cycloneii_lcell_comb \ULA3|ULA5|INVA_xor_A (
// Equation(s):
// \ULA3|ULA5|INVA_xor_A~combout  = \INVA~combout  $ (((\ENA~combout  & \A~combout [29])))

	.dataa(\INVA~combout ),
	.datab(\ENA~combout ),
	.datac(\A~combout [29]),
	.datad(vcc),
	.cin(gnd),
	.combout(\ULA3|ULA5|INVA_xor_A~combout ),
	.cout());
// synopsys translate_off
defparam \ULA3|ULA5|INVA_xor_A .lut_mask = 16'h6A6A;
defparam \ULA3|ULA5|INVA_xor_A .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y6_N30
cycloneii_lcell_comb \ULA3|ULA5|full_adder|inst~4 (
// Equation(s):
// \ULA3|ULA5|full_adder|inst~4_combout  = (\F0~combout  & (\F1~combout  & (\ULA3|ULA5|BENB~combout  $ (\ULA3|ULA5|INVA_xor_A~combout ))))

	.dataa(\ULA3|ULA5|BENB~combout ),
	.datab(\F0~combout ),
	.datac(\F1~combout ),
	.datad(\ULA3|ULA5|INVA_xor_A~combout ),
	.cin(gnd),
	.combout(\ULA3|ULA5|full_adder|inst~4_combout ),
	.cout());
// synopsys translate_off
defparam \ULA3|ULA5|full_adder|inst~4 .lut_mask = 16'h4080;
defparam \ULA3|ULA5|full_adder|inst~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y9_N14
cycloneii_lcell_comb \ULA3|ULA6|full_adder|inst~0 (
// Equation(s):
// \ULA3|ULA6|full_adder|inst~0_combout  = (\ULA2|ULA1|DECODER|nI0_and_nI1~0_combout  & (\ULA3|ULA6|INVA_xor_A~combout  $ (((\ENB~combout  & \B~combout [30])))))

	.dataa(\ENB~combout ),
	.datab(\ULA3|ULA6|INVA_xor_A~combout ),
	.datac(\ULA2|ULA1|DECODER|nI0_and_nI1~0_combout ),
	.datad(\B~combout [30]),
	.cin(gnd),
	.combout(\ULA3|ULA6|full_adder|inst~0_combout ),
	.cout());
// synopsys translate_off
defparam \ULA3|ULA6|full_adder|inst~0 .lut_mask = 16'h60C0;
defparam \ULA3|ULA6|full_adder|inst~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_K11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \A[28]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\A~combout [28]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(A[28]));
// synopsys translate_off
defparam \A[28]~I .input_async_reset = "none";
defparam \A[28]~I .input_power_up = "low";
defparam \A[28]~I .input_register_mode = "none";
defparam \A[28]~I .input_sync_reset = "none";
defparam \A[28]~I .oe_async_reset = "none";
defparam \A[28]~I .oe_power_up = "low";
defparam \A[28]~I .oe_register_mode = "none";
defparam \A[28]~I .oe_sync_reset = "none";
defparam \A[28]~I .operation_mode = "input";
defparam \A[28]~I .output_async_reset = "none";
defparam \A[28]~I .output_power_up = "low";
defparam \A[28]~I .output_register_mode = "none";
defparam \A[28]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X19_Y11_N18
cycloneii_lcell_comb \ULA3|ULA4|INVA_xor_A (
// Equation(s):
// \ULA3|ULA4|INVA_xor_A~combout  = \INVA~combout  $ (((\ENA~combout  & \A~combout [28])))

	.dataa(\ENA~combout ),
	.datab(\A~combout [28]),
	.datac(\INVA~combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\ULA3|ULA4|INVA_xor_A~combout ),
	.cout());
// synopsys translate_off
defparam \ULA3|ULA4|INVA_xor_A .lut_mask = 16'h7878;
defparam \ULA3|ULA4|INVA_xor_A .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_D8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \ENB~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\ENB~combout ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ENB));
// synopsys translate_off
defparam \ENB~I .input_async_reset = "none";
defparam \ENB~I .input_power_up = "low";
defparam \ENB~I .input_register_mode = "none";
defparam \ENB~I .input_sync_reset = "none";
defparam \ENB~I .oe_async_reset = "none";
defparam \ENB~I .oe_power_up = "low";
defparam \ENB~I .oe_register_mode = "none";
defparam \ENB~I .oe_sync_reset = "none";
defparam \ENB~I .operation_mode = "input";
defparam \ENB~I .output_async_reset = "none";
defparam \ENB~I .output_power_up = "low";
defparam \ENB~I .output_register_mode = "none";
defparam \ENB~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \B[28]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\B~combout [28]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(B[28]));
// synopsys translate_off
defparam \B[28]~I .input_async_reset = "none";
defparam \B[28]~I .input_power_up = "low";
defparam \B[28]~I .input_register_mode = "none";
defparam \B[28]~I .input_sync_reset = "none";
defparam \B[28]~I .oe_async_reset = "none";
defparam \B[28]~I .oe_power_up = "low";
defparam \B[28]~I .oe_register_mode = "none";
defparam \B[28]~I .oe_sync_reset = "none";
defparam \B[28]~I .operation_mode = "input";
defparam \B[28]~I .output_async_reset = "none";
defparam \B[28]~I .output_power_up = "low";
defparam \B[28]~I .output_register_mode = "none";
defparam \B[28]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X19_Y11_N8
cycloneii_lcell_comb \ULA3|ULA4|BENB (
// Equation(s):
// \ULA3|ULA4|BENB~combout  = (\ENB~combout  & \B~combout [28])

	.dataa(vcc),
	.datab(vcc),
	.datac(\ENB~combout ),
	.datad(\B~combout [28]),
	.cin(gnd),
	.combout(\ULA3|ULA4|BENB~combout ),
	.cout());
// synopsys translate_off
defparam \ULA3|ULA4|BENB .lut_mask = 16'hF000;
defparam \ULA3|ULA4|BENB .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_M16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \B[24]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\B~combout [24]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(B[24]));
// synopsys translate_off
defparam \B[24]~I .input_async_reset = "none";
defparam \B[24]~I .input_power_up = "low";
defparam \B[24]~I .input_register_mode = "none";
defparam \B[24]~I .input_sync_reset = "none";
defparam \B[24]~I .oe_async_reset = "none";
defparam \B[24]~I .oe_power_up = "low";
defparam \B[24]~I .oe_register_mode = "none";
defparam \B[24]~I .oe_sync_reset = "none";
defparam \B[24]~I .operation_mode = "input";
defparam \B[24]~I .output_async_reset = "none";
defparam \B[24]~I .output_power_up = "low";
defparam \B[24]~I .output_register_mode = "none";
defparam \B[24]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X24_Y4_N30
cycloneii_lcell_comb \ULA3|ULA0|BENB (
// Equation(s):
// \ULA3|ULA0|BENB~combout  = (\ENB~combout  & \B~combout [24])

	.dataa(vcc),
	.datab(\ENB~combout ),
	.datac(\B~combout [24]),
	.datad(vcc),
	.cin(gnd),
	.combout(\ULA3|ULA0|BENB~combout ),
	.cout());
// synopsys translate_off
defparam \ULA3|ULA0|BENB .lut_mask = 16'hC0C0;
defparam \ULA3|ULA0|BENB .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_P12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \A[24]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\A~combout [24]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(A[24]));
// synopsys translate_off
defparam \A[24]~I .input_async_reset = "none";
defparam \A[24]~I .input_power_up = "low";
defparam \A[24]~I .input_register_mode = "none";
defparam \A[24]~I .input_sync_reset = "none";
defparam \A[24]~I .oe_async_reset = "none";
defparam \A[24]~I .oe_power_up = "low";
defparam \A[24]~I .oe_register_mode = "none";
defparam \A[24]~I .oe_sync_reset = "none";
defparam \A[24]~I .operation_mode = "input";
defparam \A[24]~I .output_async_reset = "none";
defparam \A[24]~I .output_power_up = "low";
defparam \A[24]~I .output_register_mode = "none";
defparam \A[24]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X24_Y4_N8
cycloneii_lcell_comb \ULA3|ULA0|INVA_xor_A (
// Equation(s):
// \ULA3|ULA0|INVA_xor_A~combout  = \INVA~combout  $ (((\ENA~combout  & \A~combout [24])))

	.dataa(vcc),
	.datab(\ENA~combout ),
	.datac(\A~combout [24]),
	.datad(\INVA~combout ),
	.cin(gnd),
	.combout(\ULA3|ULA0|INVA_xor_A~combout ),
	.cout());
// synopsys translate_off
defparam \ULA3|ULA0|INVA_xor_A .lut_mask = 16'h3FC0;
defparam \ULA3|ULA0|INVA_xor_A .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y4_N18
cycloneii_lcell_comb \ULA3|ULA0|full_adder|inst2 (
// Equation(s):
// \ULA3|ULA0|full_adder|inst2~combout  = (\ULA2|ULA1|DECODER|nI0_and_nI1~0_combout  & ((\ULA2|ULA7|full_adder|inst2~1_combout  & ((\ULA3|ULA0|BENB~combout ) # (\ULA3|ULA0|INVA_xor_A~combout ))) # (!\ULA2|ULA7|full_adder|inst2~1_combout  & 
// (\ULA3|ULA0|BENB~combout  & \ULA3|ULA0|INVA_xor_A~combout ))))

	.dataa(\ULA2|ULA7|full_adder|inst2~1_combout ),
	.datab(\ULA3|ULA0|BENB~combout ),
	.datac(\ULA3|ULA0|INVA_xor_A~combout ),
	.datad(\ULA2|ULA1|DECODER|nI0_and_nI1~0_combout ),
	.cin(gnd),
	.combout(\ULA3|ULA0|full_adder|inst2~combout ),
	.cout());
// synopsys translate_off
defparam \ULA3|ULA0|full_adder|inst2 .lut_mask = 16'hE800;
defparam \ULA3|ULA0|full_adder|inst2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_B13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \B[25]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\B~combout [25]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(B[25]));
// synopsys translate_off
defparam \B[25]~I .input_async_reset = "none";
defparam \B[25]~I .input_power_up = "low";
defparam \B[25]~I .input_register_mode = "none";
defparam \B[25]~I .input_sync_reset = "none";
defparam \B[25]~I .oe_async_reset = "none";
defparam \B[25]~I .oe_power_up = "low";
defparam \B[25]~I .oe_register_mode = "none";
defparam \B[25]~I .oe_sync_reset = "none";
defparam \B[25]~I .operation_mode = "input";
defparam \B[25]~I .output_async_reset = "none";
defparam \B[25]~I .output_power_up = "low";
defparam \B[25]~I .output_register_mode = "none";
defparam \B[25]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X17_Y13_N18
cycloneii_lcell_comb \ULA3|ULA1|full_adder|inst1 (
// Equation(s):
// \ULA3|ULA1|full_adder|inst1~combout  = (\ULA3|ULA1|INVA_xor_A~combout  & (\ENB~combout  & (\ULA2|ULA1|DECODER|nI0_and_nI1~0_combout  & \B~combout [25])))

	.dataa(\ULA3|ULA1|INVA_xor_A~combout ),
	.datab(\ENB~combout ),
	.datac(\ULA2|ULA1|DECODER|nI0_and_nI1~0_combout ),
	.datad(\B~combout [25]),
	.cin(gnd),
	.combout(\ULA3|ULA1|full_adder|inst1~combout ),
	.cout());
// synopsys translate_off
defparam \ULA3|ULA1|full_adder|inst1 .lut_mask = 16'h8000;
defparam \ULA3|ULA1|full_adder|inst1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_L14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \A[26]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\A~combout [26]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(A[26]));
// synopsys translate_off
defparam \A[26]~I .input_async_reset = "none";
defparam \A[26]~I .input_power_up = "low";
defparam \A[26]~I .input_register_mode = "none";
defparam \A[26]~I .input_sync_reset = "none";
defparam \A[26]~I .oe_async_reset = "none";
defparam \A[26]~I .oe_power_up = "low";
defparam \A[26]~I .oe_register_mode = "none";
defparam \A[26]~I .oe_sync_reset = "none";
defparam \A[26]~I .operation_mode = "input";
defparam \A[26]~I .output_async_reset = "none";
defparam \A[26]~I .output_power_up = "low";
defparam \A[26]~I .output_register_mode = "none";
defparam \A[26]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X25_Y8_N28
cycloneii_lcell_comb \ULA3|ULA2|INVA_xor_A (
// Equation(s):
// \ULA3|ULA2|INVA_xor_A~combout  = \INVA~combout  $ (((\ENA~combout  & \A~combout [26])))

	.dataa(\INVA~combout ),
	.datab(vcc),
	.datac(\ENA~combout ),
	.datad(\A~combout [26]),
	.cin(gnd),
	.combout(\ULA3|ULA2|INVA_xor_A~combout ),
	.cout());
// synopsys translate_off
defparam \ULA3|ULA2|INVA_xor_A .lut_mask = 16'h5AAA;
defparam \ULA3|ULA2|INVA_xor_A .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_M15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \B[26]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\B~combout [26]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(B[26]));
// synopsys translate_off
defparam \B[26]~I .input_async_reset = "none";
defparam \B[26]~I .input_power_up = "low";
defparam \B[26]~I .input_register_mode = "none";
defparam \B[26]~I .input_sync_reset = "none";
defparam \B[26]~I .oe_async_reset = "none";
defparam \B[26]~I .oe_power_up = "low";
defparam \B[26]~I .oe_register_mode = "none";
defparam \B[26]~I .oe_sync_reset = "none";
defparam \B[26]~I .operation_mode = "input";
defparam \B[26]~I .output_async_reset = "none";
defparam \B[26]~I .output_power_up = "low";
defparam \B[26]~I .output_register_mode = "none";
defparam \B[26]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X25_Y8_N6
cycloneii_lcell_comb \ULA3|ULA2|full_adder|inst~0 (
// Equation(s):
// \ULA3|ULA2|full_adder|inst~0_combout  = (\ULA2|ULA1|DECODER|nI0_and_nI1~0_combout  & (\ULA3|ULA2|INVA_xor_A~combout  $ (((\ENB~combout  & \B~combout [26])))))

	.dataa(\ULA2|ULA1|DECODER|nI0_and_nI1~0_combout ),
	.datab(\ULA3|ULA2|INVA_xor_A~combout ),
	.datac(\ENB~combout ),
	.datad(\B~combout [26]),
	.cin(gnd),
	.combout(\ULA3|ULA2|full_adder|inst~0_combout ),
	.cout());
// synopsys translate_off
defparam \ULA3|ULA2|full_adder|inst~0 .lut_mask = 16'h2888;
defparam \ULA3|ULA2|full_adder|inst~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y8_N26
cycloneii_lcell_comb \ULA3|ULA2|full_adder|inst (
// Equation(s):
// \ULA3|ULA2|full_adder|inst~combout  = (\ULA3|ULA2|full_adder|inst~0_combout  & ((\ULA3|ULA1|full_adder|inst1~combout ) # ((\ULA3|ULA1|full_adder|inst~0_combout  & \ULA3|ULA0|full_adder|inst2~combout ))))

	.dataa(\ULA3|ULA1|full_adder|inst~0_combout ),
	.datab(\ULA3|ULA0|full_adder|inst2~combout ),
	.datac(\ULA3|ULA1|full_adder|inst1~combout ),
	.datad(\ULA3|ULA2|full_adder|inst~0_combout ),
	.cin(gnd),
	.combout(\ULA3|ULA2|full_adder|inst~combout ),
	.cout());
// synopsys translate_off
defparam \ULA3|ULA2|full_adder|inst .lut_mask = 16'hF800;
defparam \ULA3|ULA2|full_adder|inst .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y8_N30
cycloneii_lcell_comb \ULA3|ULA3|full_adder|inst2~0 (
// Equation(s):
// \ULA3|ULA3|full_adder|inst2~0_combout  = (\ULA3|ULA2|full_adder|inst1~combout ) # (\ULA3|ULA2|full_adder|inst~combout )

	.dataa(\ULA3|ULA2|full_adder|inst1~combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\ULA3|ULA2|full_adder|inst~combout ),
	.cin(gnd),
	.combout(\ULA3|ULA3|full_adder|inst2~0_combout ),
	.cout());
// synopsys translate_off
defparam \ULA3|ULA3|full_adder|inst2~0 .lut_mask = 16'hFFAA;
defparam \ULA3|ULA3|full_adder|inst2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_J12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \B[27]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\B~combout [27]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(B[27]));
// synopsys translate_off
defparam \B[27]~I .input_async_reset = "none";
defparam \B[27]~I .input_power_up = "low";
defparam \B[27]~I .input_register_mode = "none";
defparam \B[27]~I .input_sync_reset = "none";
defparam \B[27]~I .oe_async_reset = "none";
defparam \B[27]~I .oe_power_up = "low";
defparam \B[27]~I .oe_register_mode = "none";
defparam \B[27]~I .oe_sync_reset = "none";
defparam \B[27]~I .operation_mode = "input";
defparam \B[27]~I .output_async_reset = "none";
defparam \B[27]~I .output_power_up = "low";
defparam \B[27]~I .output_register_mode = "none";
defparam \B[27]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X25_Y8_N2
cycloneii_lcell_comb \ULA3|ULA3|BENB (
// Equation(s):
// \ULA3|ULA3|BENB~combout  = (\ENB~combout  & \B~combout [27])

	.dataa(vcc),
	.datab(vcc),
	.datac(\ENB~combout ),
	.datad(\B~combout [27]),
	.cin(gnd),
	.combout(\ULA3|ULA3|BENB~combout ),
	.cout());
// synopsys translate_off
defparam \ULA3|ULA3|BENB .lut_mask = 16'hF000;
defparam \ULA3|ULA3|BENB .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y8_N8
cycloneii_lcell_comb \ULA3|ULA3|full_adder|inst2~1 (
// Equation(s):
// \ULA3|ULA3|full_adder|inst2~1_combout  = (\ULA2|ULA1|DECODER|nI0_and_nI1~0_combout  & ((\ULA3|ULA3|INVA_xor_A~combout  & ((\ULA3|ULA3|full_adder|inst2~0_combout ) # (\ULA3|ULA3|BENB~combout ))) # (!\ULA3|ULA3|INVA_xor_A~combout  & 
// (\ULA3|ULA3|full_adder|inst2~0_combout  & \ULA3|ULA3|BENB~combout ))))

	.dataa(\ULA3|ULA3|INVA_xor_A~combout ),
	.datab(\ULA3|ULA3|full_adder|inst2~0_combout ),
	.datac(\ULA2|ULA1|DECODER|nI0_and_nI1~0_combout ),
	.datad(\ULA3|ULA3|BENB~combout ),
	.cin(gnd),
	.combout(\ULA3|ULA3|full_adder|inst2~1_combout ),
	.cout());
// synopsys translate_off
defparam \ULA3|ULA3|full_adder|inst2~1 .lut_mask = 16'hE080;
defparam \ULA3|ULA3|full_adder|inst2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y11_N28
cycloneii_lcell_comb \ULA3|ULA4|full_adder|inst2 (
// Equation(s):
// \ULA3|ULA4|full_adder|inst2~combout  = (\ULA2|ULA1|DECODER|nI0_and_nI1~0_combout  & ((\ULA3|ULA4|INVA_xor_A~combout  & ((\ULA3|ULA4|BENB~combout ) # (\ULA3|ULA3|full_adder|inst2~1_combout ))) # (!\ULA3|ULA4|INVA_xor_A~combout  & (\ULA3|ULA4|BENB~combout  
// & \ULA3|ULA3|full_adder|inst2~1_combout ))))

	.dataa(\ULA2|ULA1|DECODER|nI0_and_nI1~0_combout ),
	.datab(\ULA3|ULA4|INVA_xor_A~combout ),
	.datac(\ULA3|ULA4|BENB~combout ),
	.datad(\ULA3|ULA3|full_adder|inst2~1_combout ),
	.cin(gnd),
	.combout(\ULA3|ULA4|full_adder|inst2~combout ),
	.cout());
// synopsys translate_off
defparam \ULA3|ULA4|full_adder|inst2 .lut_mask = 16'hA880;
defparam \ULA3|ULA4|full_adder|inst2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y9_N24
cycloneii_lcell_comb \ULA3|ULA6|full_adder|inst (
// Equation(s):
// \ULA3|ULA6|full_adder|inst~combout  = (\ULA3|ULA6|full_adder|inst~0_combout  & ((\ULA3|ULA5|full_adder|inst1~combout ) # ((\ULA3|ULA5|full_adder|inst~4_combout  & \ULA3|ULA4|full_adder|inst2~combout ))))

	.dataa(\ULA3|ULA5|full_adder|inst1~combout ),
	.datab(\ULA3|ULA5|full_adder|inst~4_combout ),
	.datac(\ULA3|ULA6|full_adder|inst~0_combout ),
	.datad(\ULA3|ULA4|full_adder|inst2~combout ),
	.cin(gnd),
	.combout(\ULA3|ULA6|full_adder|inst~combout ),
	.cout());
// synopsys translate_off
defparam \ULA3|ULA6|full_adder|inst .lut_mask = 16'hE0A0;
defparam \ULA3|ULA6|full_adder|inst .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y9_N28
cycloneii_lcell_comb \ULA3|ULA7|full_adder|inst2~0 (
// Equation(s):
// \ULA3|ULA7|full_adder|inst2~0_combout  = (\ULA3|ULA6|full_adder|inst1~combout ) # (\ULA3|ULA6|full_adder|inst~combout )

	.dataa(vcc),
	.datab(\ULA3|ULA6|full_adder|inst1~combout ),
	.datac(\ULA3|ULA6|full_adder|inst~combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\ULA3|ULA7|full_adder|inst2~0_combout ),
	.cout());
// synopsys translate_off
defparam \ULA3|ULA7|full_adder|inst2~0 .lut_mask = 16'hFCFC;
defparam \ULA3|ULA7|full_adder|inst2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y9_N22
cycloneii_lcell_comb \ULA3|ULA7|full_adder|inst2~1 (
// Equation(s):
// \ULA3|ULA7|full_adder|inst2~1_combout  = (\ULA2|ULA1|DECODER|nI0_and_nI1~0_combout  & ((\ULA3|ULA7|BENB~combout  & ((\ULA3|ULA7|INVA_xor_A~combout ) # (\ULA3|ULA7|full_adder|inst2~0_combout ))) # (!\ULA3|ULA7|BENB~combout  & (\ULA3|ULA7|INVA_xor_A~combout 
//  & \ULA3|ULA7|full_adder|inst2~0_combout ))))

	.dataa(\ULA2|ULA1|DECODER|nI0_and_nI1~0_combout ),
	.datab(\ULA3|ULA7|BENB~combout ),
	.datac(\ULA3|ULA7|INVA_xor_A~combout ),
	.datad(\ULA3|ULA7|full_adder|inst2~0_combout ),
	.cin(gnd),
	.combout(\ULA3|ULA7|full_adder|inst2~1_combout ),
	.cout());
// synopsys translate_off
defparam \ULA3|ULA7|full_adder|inst2~1 .lut_mask = 16'hA880;
defparam \ULA3|ULA7|full_adder|inst2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y9_N16
cycloneii_lcell_comb \ULA3|ULA7|or~0 (
// Equation(s):
// \ULA3|ULA7|or~0_combout  = (\F0~combout  & (!\ULA3|ULA7|BENB~combout  & ((!\F1~combout )))) # (!\F0~combout  & ((\ULA3|ULA7|BENB~combout  & ((\ULA3|ULA7|INVA_xor_A~combout ) # (\F1~combout ))) # (!\ULA3|ULA7|BENB~combout  & (\ULA3|ULA7|INVA_xor_A~combout  
// & \F1~combout ))))

	.dataa(\F0~combout ),
	.datab(\ULA3|ULA7|BENB~combout ),
	.datac(\ULA3|ULA7|INVA_xor_A~combout ),
	.datad(\F1~combout ),
	.cin(gnd),
	.combout(\ULA3|ULA7|or~0_combout ),
	.cout());
// synopsys translate_off
defparam \ULA3|ULA7|or~0 .lut_mask = 16'h5462;
defparam \ULA3|ULA7|or~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y9_N12
cycloneii_lcell_comb \ULA3|ULA7|full_adder|inst5 (
// Equation(s):
// \ULA3|ULA7|full_adder|inst5~combout  = \ULA3|ULA7|INVA_xor_A~combout  $ (((\ENB~combout  & \B~combout [31])))

	.dataa(\ENB~combout ),
	.datab(vcc),
	.datac(\ULA3|ULA7|INVA_xor_A~combout ),
	.datad(\B~combout [31]),
	.cin(gnd),
	.combout(\ULA3|ULA7|full_adder|inst5~combout ),
	.cout());
// synopsys translate_off
defparam \ULA3|ULA7|full_adder|inst5 .lut_mask = 16'h5AF0;
defparam \ULA3|ULA7|full_adder|inst5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y9_N18
cycloneii_lcell_comb \ULA3|ULA7|or~1 (
// Equation(s):
// \ULA3|ULA7|or~1_combout  = (\ULA3|ULA7|or~0_combout ) # (\ULA3|ULA7|full_adder|inst5~combout  $ (((\ULA3|ULA6|full_adder|inst1~combout ) # (\ULA3|ULA6|full_adder|inst~combout ))))

	.dataa(\ULA3|ULA7|or~0_combout ),
	.datab(\ULA3|ULA6|full_adder|inst1~combout ),
	.datac(\ULA3|ULA6|full_adder|inst~combout ),
	.datad(\ULA3|ULA7|full_adder|inst5~combout ),
	.cin(gnd),
	.combout(\ULA3|ULA7|or~1_combout ),
	.cout());
// synopsys translate_off
defparam \ULA3|ULA7|or~1 .lut_mask = 16'hABFE;
defparam \ULA3|ULA7|or~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y9_N20
cycloneii_lcell_comb \ULA3|ULA6|or~0 (
// Equation(s):
// \ULA3|ULA6|or~0_combout  = (\F1~combout  & (!\F0~combout  & ((\ULA3|ULA6|INVA_xor_A~combout ) # (\ULA3|ULA6|BENB~combout )))) # (!\F1~combout  & ((\F0~combout  & ((!\ULA3|ULA6|BENB~combout ))) # (!\F0~combout  & (\ULA3|ULA6|INVA_xor_A~combout  & 
// \ULA3|ULA6|BENB~combout ))))

	.dataa(\F1~combout ),
	.datab(\ULA3|ULA6|INVA_xor_A~combout ),
	.datac(\F0~combout ),
	.datad(\ULA3|ULA6|BENB~combout ),
	.cin(gnd),
	.combout(\ULA3|ULA6|or~0_combout ),
	.cout());
// synopsys translate_off
defparam \ULA3|ULA6|or~0 .lut_mask = 16'h0E58;
defparam \ULA3|ULA6|or~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y6_N4
cycloneii_lcell_comb \ULA3|ULA5|full_adder|inst1 (
// Equation(s):
// \ULA3|ULA5|full_adder|inst1~combout  = (\ULA3|ULA5|BENB~combout  & (\F0~combout  & (\F1~combout  & \ULA3|ULA5|INVA_xor_A~combout )))

	.dataa(\ULA3|ULA5|BENB~combout ),
	.datab(\F0~combout ),
	.datac(\F1~combout ),
	.datad(\ULA3|ULA5|INVA_xor_A~combout ),
	.cin(gnd),
	.combout(\ULA3|ULA5|full_adder|inst1~combout ),
	.cout());
// synopsys translate_off
defparam \ULA3|ULA5|full_adder|inst1 .lut_mask = 16'h8000;
defparam \ULA3|ULA5|full_adder|inst1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y9_N30
cycloneii_lcell_comb \ULA3|ULA5|full_adder|inst2 (
// Equation(s):
// \ULA3|ULA5|full_adder|inst2~combout  = (\ULA3|ULA5|full_adder|inst1~combout ) # ((\ULA3|ULA4|full_adder|inst2~combout  & \ULA3|ULA5|full_adder|inst~4_combout ))

	.dataa(\ULA3|ULA4|full_adder|inst2~combout ),
	.datab(\ULA3|ULA5|full_adder|inst~4_combout ),
	.datac(vcc),
	.datad(\ULA3|ULA5|full_adder|inst1~combout ),
	.cin(gnd),
	.combout(\ULA3|ULA5|full_adder|inst2~combout ),
	.cout());
// synopsys translate_off
defparam \ULA3|ULA5|full_adder|inst2 .lut_mask = 16'hFF88;
defparam \ULA3|ULA5|full_adder|inst2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y9_N0
cycloneii_lcell_comb \ULA3|ULA6|or~1 (
// Equation(s):
// \ULA3|ULA6|or~1_combout  = (\ULA3|ULA6|or~0_combout ) # (\ULA3|ULA5|full_adder|inst2~combout  $ (\ULA3|ULA6|INVA_xor_A~combout  $ (\ULA3|ULA6|BENB~combout )))

	.dataa(\ULA3|ULA6|or~0_combout ),
	.datab(\ULA3|ULA5|full_adder|inst2~combout ),
	.datac(\ULA3|ULA6|INVA_xor_A~combout ),
	.datad(\ULA3|ULA6|BENB~combout ),
	.cin(gnd),
	.combout(\ULA3|ULA6|or~1_combout ),
	.cout());
// synopsys translate_off
defparam \ULA3|ULA6|or~1 .lut_mask = 16'hEBBE;
defparam \ULA3|ULA6|or~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y6_N0
cycloneii_lcell_comb \ULA3|ULA5|or~0 (
// Equation(s):
// \ULA3|ULA5|or~0_combout  = (\ULA3|ULA5|BENB~combout  & (!\F0~combout  & ((\F1~combout ) # (\ULA3|ULA5|INVA_xor_A~combout )))) # (!\ULA3|ULA5|BENB~combout  & ((\F0~combout  & (!\F1~combout )) # (!\F0~combout  & (\F1~combout  & \ULA3|ULA5|INVA_xor_A~combout 
// ))))

	.dataa(\ULA3|ULA5|BENB~combout ),
	.datab(\F0~combout ),
	.datac(\F1~combout ),
	.datad(\ULA3|ULA5|INVA_xor_A~combout ),
	.cin(gnd),
	.combout(\ULA3|ULA5|or~0_combout ),
	.cout());
// synopsys translate_off
defparam \ULA3|ULA5|or~0 .lut_mask = 16'h3624;
defparam \ULA3|ULA5|or~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y6_N24
cycloneii_lcell_comb \ULA3|ULA5|BENB (
// Equation(s):
// \ULA3|ULA5|BENB~combout  = (\B~combout [29] & \ENB~combout )

	.dataa(\B~combout [29]),
	.datab(vcc),
	.datac(\ENB~combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\ULA3|ULA5|BENB~combout ),
	.cout());
// synopsys translate_off
defparam \ULA3|ULA5|BENB .lut_mask = 16'hA0A0;
defparam \ULA3|ULA5|BENB .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y6_N2
cycloneii_lcell_comb \ULA3|ULA5|or~1 (
// Equation(s):
// \ULA3|ULA5|or~1_combout  = (\ULA3|ULA5|or~0_combout ) # (\ULA3|ULA4|full_adder|inst2~combout  $ (\ULA3|ULA5|BENB~combout  $ (\ULA3|ULA5|INVA_xor_A~combout )))

	.dataa(\ULA3|ULA4|full_adder|inst2~combout ),
	.datab(\ULA3|ULA5|or~0_combout ),
	.datac(\ULA3|ULA5|BENB~combout ),
	.datad(\ULA3|ULA5|INVA_xor_A~combout ),
	.cin(gnd),
	.combout(\ULA3|ULA5|or~1_combout ),
	.cout());
// synopsys translate_off
defparam \ULA3|ULA5|or~1 .lut_mask = 16'hEDDE;
defparam \ULA3|ULA5|or~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y11_N22
cycloneii_lcell_comb \ULA3|ULA4|or~0 (
// Equation(s):
// \ULA3|ULA4|or~0_combout  = (\F0~combout  & (!\ULA3|ULA4|BENB~combout  & (!\F1~combout ))) # (!\F0~combout  & ((\ULA3|ULA4|BENB~combout  & ((\F1~combout ) # (\ULA3|ULA4|INVA_xor_A~combout ))) # (!\ULA3|ULA4|BENB~combout  & (\F1~combout  & 
// \ULA3|ULA4|INVA_xor_A~combout ))))

	.dataa(\F0~combout ),
	.datab(\ULA3|ULA4|BENB~combout ),
	.datac(\F1~combout ),
	.datad(\ULA3|ULA4|INVA_xor_A~combout ),
	.cin(gnd),
	.combout(\ULA3|ULA4|or~0_combout ),
	.cout());
// synopsys translate_off
defparam \ULA3|ULA4|or~0 .lut_mask = 16'h5642;
defparam \ULA3|ULA4|or~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y11_N16
cycloneii_lcell_comb \ULA3|ULA4|or~1 (
// Equation(s):
// \ULA3|ULA4|or~1_combout  = (\ULA3|ULA4|or~0_combout ) # (\ULA3|ULA3|full_adder|inst2~1_combout  $ (\ULA3|ULA4|BENB~combout  $ (\ULA3|ULA4|INVA_xor_A~combout )))

	.dataa(\ULA3|ULA3|full_adder|inst2~1_combout ),
	.datab(\ULA3|ULA4|or~0_combout ),
	.datac(\ULA3|ULA4|BENB~combout ),
	.datad(\ULA3|ULA4|INVA_xor_A~combout ),
	.cin(gnd),
	.combout(\ULA3|ULA4|or~1_combout ),
	.cout());
// synopsys translate_off
defparam \ULA3|ULA4|or~1 .lut_mask = 16'hEDDE;
defparam \ULA3|ULA4|or~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y8_N20
cycloneii_lcell_comb \ULA3|ULA2|full_adder|inst2 (
// Equation(s):
// \ULA3|ULA2|full_adder|inst2~combout  = (\ULA3|ULA2|full_adder|inst1~combout ) # (\ULA3|ULA2|full_adder|inst~combout )

	.dataa(\ULA3|ULA2|full_adder|inst1~combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\ULA3|ULA2|full_adder|inst~combout ),
	.cin(gnd),
	.combout(\ULA3|ULA2|full_adder|inst2~combout ),
	.cout());
// synopsys translate_off
defparam \ULA3|ULA2|full_adder|inst2 .lut_mask = 16'hFFAA;
defparam \ULA3|ULA2|full_adder|inst2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_D13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \A[27]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\A~combout [27]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(A[27]));
// synopsys translate_off
defparam \A[27]~I .input_async_reset = "none";
defparam \A[27]~I .input_power_up = "low";
defparam \A[27]~I .input_register_mode = "none";
defparam \A[27]~I .input_sync_reset = "none";
defparam \A[27]~I .oe_async_reset = "none";
defparam \A[27]~I .oe_power_up = "low";
defparam \A[27]~I .oe_register_mode = "none";
defparam \A[27]~I .oe_sync_reset = "none";
defparam \A[27]~I .operation_mode = "input";
defparam \A[27]~I .output_async_reset = "none";
defparam \A[27]~I .output_power_up = "low";
defparam \A[27]~I .output_register_mode = "none";
defparam \A[27]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X25_Y8_N16
cycloneii_lcell_comb \ULA3|ULA3|INVA_xor_A (
// Equation(s):
// \ULA3|ULA3|INVA_xor_A~combout  = \INVA~combout  $ (((\ENA~combout  & \A~combout [27])))

	.dataa(\INVA~combout ),
	.datab(vcc),
	.datac(\ENA~combout ),
	.datad(\A~combout [27]),
	.cin(gnd),
	.combout(\ULA3|ULA3|INVA_xor_A~combout ),
	.cout());
// synopsys translate_off
defparam \ULA3|ULA3|INVA_xor_A .lut_mask = 16'h5AAA;
defparam \ULA3|ULA3|INVA_xor_A .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y8_N10
cycloneii_lcell_comb \ULA3|ULA3|or~0 (
// Equation(s):
// \ULA3|ULA3|or~0_combout  = (\F0~combout  & (!\ULA3|ULA3|BENB~combout  & ((!\F1~combout )))) # (!\F0~combout  & ((\ULA3|ULA3|BENB~combout  & ((\ULA3|ULA3|INVA_xor_A~combout ) # (\F1~combout ))) # (!\ULA3|ULA3|BENB~combout  & (\ULA3|ULA3|INVA_xor_A~combout  
// & \F1~combout ))))

	.dataa(\F0~combout ),
	.datab(\ULA3|ULA3|BENB~combout ),
	.datac(\ULA3|ULA3|INVA_xor_A~combout ),
	.datad(\F1~combout ),
	.cin(gnd),
	.combout(\ULA3|ULA3|or~0_combout ),
	.cout());
// synopsys translate_off
defparam \ULA3|ULA3|or~0 .lut_mask = 16'h5462;
defparam \ULA3|ULA3|or~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y8_N22
cycloneii_lcell_comb \ULA3|ULA3|or~1 (
// Equation(s):
// \ULA3|ULA3|or~1_combout  = (\ULA3|ULA3|or~0_combout ) # (\ULA3|ULA2|full_adder|inst2~combout  $ (\ULA3|ULA3|BENB~combout  $ (\ULA3|ULA3|INVA_xor_A~combout )))

	.dataa(\ULA3|ULA2|full_adder|inst2~combout ),
	.datab(\ULA3|ULA3|BENB~combout ),
	.datac(\ULA3|ULA3|INVA_xor_A~combout ),
	.datad(\ULA3|ULA3|or~0_combout ),
	.cin(gnd),
	.combout(\ULA3|ULA3|or~1_combout ),
	.cout());
// synopsys translate_off
defparam \ULA3|ULA3|or~1 .lut_mask = 16'hFF96;
defparam \ULA3|ULA3|or~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y8_N24
cycloneii_lcell_comb \ULA3|ULA2|BENB (
// Equation(s):
// \ULA3|ULA2|BENB~combout  = (\ENB~combout  & \B~combout [26])

	.dataa(vcc),
	.datab(vcc),
	.datac(\ENB~combout ),
	.datad(\B~combout [26]),
	.cin(gnd),
	.combout(\ULA3|ULA2|BENB~combout ),
	.cout());
// synopsys translate_off
defparam \ULA3|ULA2|BENB .lut_mask = 16'hF000;
defparam \ULA3|ULA2|BENB .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y8_N18
cycloneii_lcell_comb \ULA3|ULA2|or~0 (
// Equation(s):
// \ULA3|ULA2|or~0_combout  = (\F0~combout  & (((!\ULA3|ULA2|BENB~combout  & !\F1~combout )))) # (!\F0~combout  & ((\ULA3|ULA2|INVA_xor_A~combout  & ((\ULA3|ULA2|BENB~combout ) # (\F1~combout ))) # (!\ULA3|ULA2|INVA_xor_A~combout  & (\ULA3|ULA2|BENB~combout  
// & \F1~combout ))))

	.dataa(\F0~combout ),
	.datab(\ULA3|ULA2|INVA_xor_A~combout ),
	.datac(\ULA3|ULA2|BENB~combout ),
	.datad(\F1~combout ),
	.cin(gnd),
	.combout(\ULA3|ULA2|or~0_combout ),
	.cout());
// synopsys translate_off
defparam \ULA3|ULA2|or~0 .lut_mask = 16'h544A;
defparam \ULA3|ULA2|or~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y8_N4
cycloneii_lcell_comb \ULA3|ULA1|full_adder|inst2 (
// Equation(s):
// \ULA3|ULA1|full_adder|inst2~combout  = (\ULA3|ULA1|full_adder|inst1~combout ) # ((\ULA3|ULA1|full_adder|inst~0_combout  & \ULA3|ULA0|full_adder|inst2~combout ))

	.dataa(\ULA3|ULA1|full_adder|inst~0_combout ),
	.datab(vcc),
	.datac(\ULA3|ULA1|full_adder|inst1~combout ),
	.datad(\ULA3|ULA0|full_adder|inst2~combout ),
	.cin(gnd),
	.combout(\ULA3|ULA1|full_adder|inst2~combout ),
	.cout());
// synopsys translate_off
defparam \ULA3|ULA1|full_adder|inst2 .lut_mask = 16'hFAF0;
defparam \ULA3|ULA1|full_adder|inst2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y8_N14
cycloneii_lcell_comb \ULA3|ULA2|or~1 (
// Equation(s):
// \ULA3|ULA2|or~1_combout  = (\ULA3|ULA2|or~0_combout ) # (\ULA3|ULA2|BENB~combout  $ (\ULA3|ULA1|full_adder|inst2~combout  $ (\ULA3|ULA2|INVA_xor_A~combout )))

	.dataa(\ULA3|ULA2|BENB~combout ),
	.datab(\ULA3|ULA2|or~0_combout ),
	.datac(\ULA3|ULA1|full_adder|inst2~combout ),
	.datad(\ULA3|ULA2|INVA_xor_A~combout ),
	.cin(gnd),
	.combout(\ULA3|ULA2|or~1_combout ),
	.cout());
// synopsys translate_off
defparam \ULA3|ULA2|or~1 .lut_mask = 16'hEDDE;
defparam \ULA3|ULA2|or~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y13_N16
cycloneii_lcell_comb \ULA3|ULA1|INVA_xor_A (
// Equation(s):
// \ULA3|ULA1|INVA_xor_A~combout  = \INVA~combout  $ (((\A~combout [25] & \ENA~combout )))

	.dataa(\A~combout [25]),
	.datab(\ENA~combout ),
	.datac(\INVA~combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\ULA3|ULA1|INVA_xor_A~combout ),
	.cout());
// synopsys translate_off
defparam \ULA3|ULA1|INVA_xor_A .lut_mask = 16'h7878;
defparam \ULA3|ULA1|INVA_xor_A .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y13_N2
cycloneii_lcell_comb \ULA3|ULA1|or~0 (
// Equation(s):
// \ULA3|ULA1|or~0_combout  = (\ULA3|ULA1|BENB~combout  & (!\F0~combout  & ((\ULA3|ULA1|INVA_xor_A~combout ) # (\F1~combout )))) # (!\ULA3|ULA1|BENB~combout  & ((\F0~combout  & ((!\F1~combout ))) # (!\F0~combout  & (\ULA3|ULA1|INVA_xor_A~combout  & 
// \F1~combout ))))

	.dataa(\ULA3|ULA1|BENB~combout ),
	.datab(\F0~combout ),
	.datac(\ULA3|ULA1|INVA_xor_A~combout ),
	.datad(\F1~combout ),
	.cin(gnd),
	.combout(\ULA3|ULA1|or~0_combout ),
	.cout());
// synopsys translate_off
defparam \ULA3|ULA1|or~0 .lut_mask = 16'h3264;
defparam \ULA3|ULA1|or~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y13_N24
cycloneii_lcell_comb \ULA3|ULA1|BENB (
// Equation(s):
// \ULA3|ULA1|BENB~combout  = (\ENB~combout  & \B~combout [25])

	.dataa(vcc),
	.datab(vcc),
	.datac(\ENB~combout ),
	.datad(\B~combout [25]),
	.cin(gnd),
	.combout(\ULA3|ULA1|BENB~combout ),
	.cout());
// synopsys translate_off
defparam \ULA3|ULA1|BENB .lut_mask = 16'hF000;
defparam \ULA3|ULA1|BENB .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y13_N28
cycloneii_lcell_comb \ULA3|ULA1|or~1 (
// Equation(s):
// \ULA3|ULA1|or~1_combout  = (\ULA3|ULA1|or~0_combout ) # (\ULA3|ULA1|INVA_xor_A~combout  $ (\ULA3|ULA1|BENB~combout  $ (\ULA3|ULA0|full_adder|inst2~combout )))

	.dataa(\ULA3|ULA1|INVA_xor_A~combout ),
	.datab(\ULA3|ULA1|or~0_combout ),
	.datac(\ULA3|ULA1|BENB~combout ),
	.datad(\ULA3|ULA0|full_adder|inst2~combout ),
	.cin(gnd),
	.combout(\ULA3|ULA1|or~1_combout ),
	.cout());
// synopsys translate_off
defparam \ULA3|ULA1|or~1 .lut_mask = 16'hEDDE;
defparam \ULA3|ULA1|or~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_L11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \B[22]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\B~combout [22]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(B[22]));
// synopsys translate_off
defparam \B[22]~I .input_async_reset = "none";
defparam \B[22]~I .input_power_up = "low";
defparam \B[22]~I .input_register_mode = "none";
defparam \B[22]~I .input_sync_reset = "none";
defparam \B[22]~I .oe_async_reset = "none";
defparam \B[22]~I .oe_power_up = "low";
defparam \B[22]~I .oe_register_mode = "none";
defparam \B[22]~I .oe_sync_reset = "none";
defparam \B[22]~I .operation_mode = "input";
defparam \B[22]~I .output_async_reset = "none";
defparam \B[22]~I .output_power_up = "low";
defparam \B[22]~I .output_register_mode = "none";
defparam \B[22]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X25_Y4_N0
cycloneii_lcell_comb \ULA2|ULA6|BENB (
// Equation(s):
// \ULA2|ULA6|BENB~combout  = (\ENB~combout  & \B~combout [22])

	.dataa(vcc),
	.datab(\ENB~combout ),
	.datac(vcc),
	.datad(\B~combout [22]),
	.cin(gnd),
	.combout(\ULA2|ULA6|BENB~combout ),
	.cout());
// synopsys translate_off
defparam \ULA2|ULA6|BENB .lut_mask = 16'hCC00;
defparam \ULA2|ULA6|BENB .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y4_N8
cycloneii_lcell_comb \ULA2|ULA6|full_adder|inst1 (
// Equation(s):
// \ULA2|ULA6|full_adder|inst1~combout  = (\ULA2|ULA1|DECODER|nI0_and_nI1~0_combout  & (\ULA2|ULA6|BENB~combout  & (\ULA2|ULA6|A_and_ENA~combout  $ (\INVA~combout ))))

	.dataa(\ULA2|ULA6|A_and_ENA~combout ),
	.datab(\INVA~combout ),
	.datac(\ULA2|ULA1|DECODER|nI0_and_nI1~0_combout ),
	.datad(\ULA2|ULA6|BENB~combout ),
	.cin(gnd),
	.combout(\ULA2|ULA6|full_adder|inst1~combout ),
	.cout());
// synopsys translate_off
defparam \ULA2|ULA6|full_adder|inst1 .lut_mask = 16'h6000;
defparam \ULA2|ULA6|full_adder|inst1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_M11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \A[21]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\A~combout [21]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(A[21]));
// synopsys translate_off
defparam \A[21]~I .input_async_reset = "none";
defparam \A[21]~I .input_power_up = "low";
defparam \A[21]~I .input_register_mode = "none";
defparam \A[21]~I .input_sync_reset = "none";
defparam \A[21]~I .oe_async_reset = "none";
defparam \A[21]~I .oe_power_up = "low";
defparam \A[21]~I .oe_register_mode = "none";
defparam \A[21]~I .oe_sync_reset = "none";
defparam \A[21]~I .operation_mode = "input";
defparam \A[21]~I .output_async_reset = "none";
defparam \A[21]~I .output_power_up = "low";
defparam \A[21]~I .output_register_mode = "none";
defparam \A[21]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X25_Y4_N28
cycloneii_lcell_comb \ULA2|ULA5|INVA_xor_A (
// Equation(s):
// \ULA2|ULA5|INVA_xor_A~combout  = \INVA~combout  $ (((\ENA~combout  & \A~combout [21])))

	.dataa(\ENA~combout ),
	.datab(\INVA~combout ),
	.datac(vcc),
	.datad(\A~combout [21]),
	.cin(gnd),
	.combout(\ULA2|ULA5|INVA_xor_A~combout ),
	.cout());
// synopsys translate_off
defparam \ULA2|ULA5|INVA_xor_A .lut_mask = 16'h66CC;
defparam \ULA2|ULA5|INVA_xor_A .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_C4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \A[19]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\A~combout [19]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(A[19]));
// synopsys translate_off
defparam \A[19]~I .input_async_reset = "none";
defparam \A[19]~I .input_power_up = "low";
defparam \A[19]~I .input_register_mode = "none";
defparam \A[19]~I .input_sync_reset = "none";
defparam \A[19]~I .oe_async_reset = "none";
defparam \A[19]~I .oe_power_up = "low";
defparam \A[19]~I .oe_register_mode = "none";
defparam \A[19]~I .oe_sync_reset = "none";
defparam \A[19]~I .operation_mode = "input";
defparam \A[19]~I .output_async_reset = "none";
defparam \A[19]~I .output_power_up = "low";
defparam \A[19]~I .output_register_mode = "none";
defparam \A[19]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X9_Y11_N0
cycloneii_lcell_comb \ULA2|ULA3|INVA_xor_A (
// Equation(s):
// \ULA2|ULA3|INVA_xor_A~combout  = \INVA~combout  $ (((\ENA~combout  & \A~combout [19])))

	.dataa(\ENA~combout ),
	.datab(\A~combout [19]),
	.datac(vcc),
	.datad(\INVA~combout ),
	.cin(gnd),
	.combout(\ULA2|ULA3|INVA_xor_A~combout ),
	.cout());
// synopsys translate_off
defparam \ULA2|ULA3|INVA_xor_A .lut_mask = 16'h7788;
defparam \ULA2|ULA3|INVA_xor_A .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y11_N18
cycloneii_lcell_comb \ULA2|ULA3|full_adder|inst~0 (
// Equation(s):
// \ULA2|ULA3|full_adder|inst~0_combout  = (\ULA2|ULA1|DECODER|nI0_and_nI1~0_combout  & (\ULA2|ULA3|INVA_xor_A~combout  $ (((\B~combout [19] & \ENB~combout )))))

	.dataa(\B~combout [19]),
	.datab(\ULA2|ULA3|INVA_xor_A~combout ),
	.datac(\ULA2|ULA1|DECODER|nI0_and_nI1~0_combout ),
	.datad(\ENB~combout ),
	.cin(gnd),
	.combout(\ULA2|ULA3|full_adder|inst~0_combout ),
	.cout());
// synopsys translate_off
defparam \ULA2|ULA3|full_adder|inst~0 .lut_mask = 16'h60C0;
defparam \ULA2|ULA3|full_adder|inst~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_D6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \B[18]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\B~combout [18]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(B[18]));
// synopsys translate_off
defparam \B[18]~I .input_async_reset = "none";
defparam \B[18]~I .input_power_up = "low";
defparam \B[18]~I .input_register_mode = "none";
defparam \B[18]~I .input_sync_reset = "none";
defparam \B[18]~I .oe_async_reset = "none";
defparam \B[18]~I .oe_power_up = "low";
defparam \B[18]~I .oe_register_mode = "none";
defparam \B[18]~I .oe_sync_reset = "none";
defparam \B[18]~I .operation_mode = "input";
defparam \B[18]~I .output_async_reset = "none";
defparam \B[18]~I .output_power_up = "low";
defparam \B[18]~I .output_register_mode = "none";
defparam \B[18]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X9_Y11_N16
cycloneii_lcell_comb \ULA2|ULA2|full_adder|inst~0 (
// Equation(s):
// \ULA2|ULA2|full_adder|inst~0_combout  = (\ULA2|ULA1|DECODER|nI0_and_nI1~0_combout  & (\ULA2|ULA2|INVA_xor_A~combout  $ (((\B~combout [18] & \ENB~combout )))))

	.dataa(\ULA2|ULA2|INVA_xor_A~combout ),
	.datab(\B~combout [18]),
	.datac(\ULA2|ULA1|DECODER|nI0_and_nI1~0_combout ),
	.datad(\ENB~combout ),
	.cin(gnd),
	.combout(\ULA2|ULA2|full_adder|inst~0_combout ),
	.cout());
// synopsys translate_off
defparam \ULA2|ULA2|full_adder|inst~0 .lut_mask = 16'h60A0;
defparam \ULA2|ULA2|full_adder|inst~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y11_N30
cycloneii_lcell_comb \ULA2|ULA2|full_adder|inst1 (
// Equation(s):
// \ULA2|ULA2|full_adder|inst1~combout  = (\ULA2|ULA2|INVA_xor_A~combout  & (\B~combout [18] & (\ULA2|ULA1|DECODER|nI0_and_nI1~0_combout  & \ENB~combout )))

	.dataa(\ULA2|ULA2|INVA_xor_A~combout ),
	.datab(\B~combout [18]),
	.datac(\ULA2|ULA1|DECODER|nI0_and_nI1~0_combout ),
	.datad(\ENB~combout ),
	.cin(gnd),
	.combout(\ULA2|ULA2|full_adder|inst1~combout ),
	.cout());
// synopsys translate_off
defparam \ULA2|ULA2|full_adder|inst1 .lut_mask = 16'h8000;
defparam \ULA2|ULA2|full_adder|inst1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y11_N2
cycloneii_lcell_comb \ULA2|ULA3|full_adder|inst (
// Equation(s):
// \ULA2|ULA3|full_adder|inst~combout  = (\ULA2|ULA3|full_adder|inst~0_combout  & ((\ULA2|ULA2|full_adder|inst1~combout ) # ((\ULA2|ULA1|full_adder|inst2~combout  & \ULA2|ULA2|full_adder|inst~0_combout ))))

	.dataa(\ULA2|ULA1|full_adder|inst2~combout ),
	.datab(\ULA2|ULA3|full_adder|inst~0_combout ),
	.datac(\ULA2|ULA2|full_adder|inst~0_combout ),
	.datad(\ULA2|ULA2|full_adder|inst1~combout ),
	.cin(gnd),
	.combout(\ULA2|ULA3|full_adder|inst~combout ),
	.cout());
// synopsys translate_off
defparam \ULA2|ULA3|full_adder|inst .lut_mask = 16'hCC80;
defparam \ULA2|ULA3|full_adder|inst .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y11_N28
cycloneii_lcell_comb \ULA2|ULA3|full_adder|inst1 (
// Equation(s):
// \ULA2|ULA3|full_adder|inst1~combout  = (\B~combout [19] & (\ULA2|ULA3|INVA_xor_A~combout  & (\ULA2|ULA1|DECODER|nI0_and_nI1~0_combout  & \ENB~combout )))

	.dataa(\B~combout [19]),
	.datab(\ULA2|ULA3|INVA_xor_A~combout ),
	.datac(\ULA2|ULA1|DECODER|nI0_and_nI1~0_combout ),
	.datad(\ENB~combout ),
	.cin(gnd),
	.combout(\ULA2|ULA3|full_adder|inst1~combout ),
	.cout());
// synopsys translate_off
defparam \ULA2|ULA3|full_adder|inst1 .lut_mask = 16'h8000;
defparam \ULA2|ULA3|full_adder|inst1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_E16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \B[20]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\B~combout [20]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(B[20]));
// synopsys translate_off
defparam \B[20]~I .input_async_reset = "none";
defparam \B[20]~I .input_power_up = "low";
defparam \B[20]~I .input_register_mode = "none";
defparam \B[20]~I .input_sync_reset = "none";
defparam \B[20]~I .oe_async_reset = "none";
defparam \B[20]~I .oe_power_up = "low";
defparam \B[20]~I .oe_register_mode = "none";
defparam \B[20]~I .oe_sync_reset = "none";
defparam \B[20]~I .operation_mode = "input";
defparam \B[20]~I .output_async_reset = "none";
defparam \B[20]~I .output_power_up = "low";
defparam \B[20]~I .output_register_mode = "none";
defparam \B[20]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \A[20]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\A~combout [20]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(A[20]));
// synopsys translate_off
defparam \A[20]~I .input_async_reset = "none";
defparam \A[20]~I .input_power_up = "low";
defparam \A[20]~I .input_register_mode = "none";
defparam \A[20]~I .input_sync_reset = "none";
defparam \A[20]~I .oe_async_reset = "none";
defparam \A[20]~I .oe_power_up = "low";
defparam \A[20]~I .oe_register_mode = "none";
defparam \A[20]~I .oe_sync_reset = "none";
defparam \A[20]~I .operation_mode = "input";
defparam \A[20]~I .output_async_reset = "none";
defparam \A[20]~I .output_power_up = "low";
defparam \A[20]~I .output_register_mode = "none";
defparam \A[20]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X24_Y11_N0
cycloneii_lcell_comb \ULA2|ULA4|INVA_xor_A (
// Equation(s):
// \ULA2|ULA4|INVA_xor_A~combout  = \INVA~combout  $ (((\ENA~combout  & \A~combout [20])))

	.dataa(\ENA~combout ),
	.datab(\INVA~combout ),
	.datac(vcc),
	.datad(\A~combout [20]),
	.cin(gnd),
	.combout(\ULA2|ULA4|INVA_xor_A~combout ),
	.cout());
// synopsys translate_off
defparam \ULA2|ULA4|INVA_xor_A .lut_mask = 16'h66CC;
defparam \ULA2|ULA4|INVA_xor_A .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y11_N18
cycloneii_lcell_comb \ULA2|ULA4|full_adder|inst1 (
// Equation(s):
// \ULA2|ULA4|full_adder|inst1~combout  = (\ULA2|ULA1|DECODER|nI0_and_nI1~0_combout  & (\ENB~combout  & (\B~combout [20] & \ULA2|ULA4|INVA_xor_A~combout )))

	.dataa(\ULA2|ULA1|DECODER|nI0_and_nI1~0_combout ),
	.datab(\ENB~combout ),
	.datac(\B~combout [20]),
	.datad(\ULA2|ULA4|INVA_xor_A~combout ),
	.cin(gnd),
	.combout(\ULA2|ULA4|full_adder|inst1~combout ),
	.cout());
// synopsys translate_off
defparam \ULA2|ULA4|full_adder|inst1 .lut_mask = 16'h8000;
defparam \ULA2|ULA4|full_adder|inst1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y11_N22
cycloneii_lcell_comb \ULA2|ULA4|full_adder|inst2 (
// Equation(s):
// \ULA2|ULA4|full_adder|inst2~combout  = (\ULA2|ULA4|full_adder|inst1~combout ) # ((\ULA2|ULA4|full_adder|inst~0_combout  & ((\ULA2|ULA3|full_adder|inst~combout ) # (\ULA2|ULA3|full_adder|inst1~combout ))))

	.dataa(\ULA2|ULA4|full_adder|inst~0_combout ),
	.datab(\ULA2|ULA3|full_adder|inst~combout ),
	.datac(\ULA2|ULA3|full_adder|inst1~combout ),
	.datad(\ULA2|ULA4|full_adder|inst1~combout ),
	.cin(gnd),
	.combout(\ULA2|ULA4|full_adder|inst2~combout ),
	.cout());
// synopsys translate_off
defparam \ULA2|ULA4|full_adder|inst2 .lut_mask = 16'hFFA8;
defparam \ULA2|ULA4|full_adder|inst2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_R14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \B[21]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\B~combout [21]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(B[21]));
// synopsys translate_off
defparam \B[21]~I .input_async_reset = "none";
defparam \B[21]~I .input_power_up = "low";
defparam \B[21]~I .input_register_mode = "none";
defparam \B[21]~I .input_sync_reset = "none";
defparam \B[21]~I .oe_async_reset = "none";
defparam \B[21]~I .oe_power_up = "low";
defparam \B[21]~I .oe_register_mode = "none";
defparam \B[21]~I .oe_sync_reset = "none";
defparam \B[21]~I .operation_mode = "input";
defparam \B[21]~I .output_async_reset = "none";
defparam \B[21]~I .output_power_up = "low";
defparam \B[21]~I .output_register_mode = "none";
defparam \B[21]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X25_Y4_N30
cycloneii_lcell_comb \ULA2|ULA6|full_adder|inst~6 (
// Equation(s):
// \ULA2|ULA6|full_adder|inst~6_combout  = (\ULA2|ULA5|INVA_xor_A~combout  & ((\ULA2|ULA4|full_adder|inst2~combout ) # ((\ENB~combout  & \B~combout [21])))) # (!\ULA2|ULA5|INVA_xor_A~combout  & (\ENB~combout  & (\ULA2|ULA4|full_adder|inst2~combout  & 
// \B~combout [21])))

	.dataa(\ENB~combout ),
	.datab(\ULA2|ULA5|INVA_xor_A~combout ),
	.datac(\ULA2|ULA4|full_adder|inst2~combout ),
	.datad(\B~combout [21]),
	.cin(gnd),
	.combout(\ULA2|ULA6|full_adder|inst~6_combout ),
	.cout());
// synopsys translate_off
defparam \ULA2|ULA6|full_adder|inst~6 .lut_mask = 16'hE8C0;
defparam \ULA2|ULA6|full_adder|inst~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y4_N26
cycloneii_lcell_comb \ULA2|ULA6|full_adder|inst~8 (
// Equation(s):
// \ULA2|ULA6|full_adder|inst~8_combout  = (\ULA2|ULA6|full_adder|inst~7_combout  & (\F1~combout  & (\F0~combout  & \ULA2|ULA6|full_adder|inst~6_combout )))

	.dataa(\ULA2|ULA6|full_adder|inst~7_combout ),
	.datab(\F1~combout ),
	.datac(\F0~combout ),
	.datad(\ULA2|ULA6|full_adder|inst~6_combout ),
	.cin(gnd),
	.combout(\ULA2|ULA6|full_adder|inst~8_combout ),
	.cout());
// synopsys translate_off
defparam \ULA2|ULA6|full_adder|inst~8 .lut_mask = 16'h8000;
defparam \ULA2|ULA6|full_adder|inst~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_R13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \A[23]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\A~combout [23]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(A[23]));
// synopsys translate_off
defparam \A[23]~I .input_async_reset = "none";
defparam \A[23]~I .input_power_up = "low";
defparam \A[23]~I .input_register_mode = "none";
defparam \A[23]~I .input_sync_reset = "none";
defparam \A[23]~I .oe_async_reset = "none";
defparam \A[23]~I .oe_power_up = "low";
defparam \A[23]~I .oe_register_mode = "none";
defparam \A[23]~I .oe_sync_reset = "none";
defparam \A[23]~I .operation_mode = "input";
defparam \A[23]~I .output_async_reset = "none";
defparam \A[23]~I .output_power_up = "low";
defparam \A[23]~I .output_register_mode = "none";
defparam \A[23]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X24_Y4_N28
cycloneii_lcell_comb \ULA2|ULA7|INVA_xor_A (
// Equation(s):
// \ULA2|ULA7|INVA_xor_A~combout  = \INVA~combout  $ (((\ENA~combout  & \A~combout [23])))

	.dataa(vcc),
	.datab(\ENA~combout ),
	.datac(\A~combout [23]),
	.datad(\INVA~combout ),
	.cin(gnd),
	.combout(\ULA2|ULA7|INVA_xor_A~combout ),
	.cout());
// synopsys translate_off
defparam \ULA2|ULA7|INVA_xor_A .lut_mask = 16'h3FC0;
defparam \ULA2|ULA7|INVA_xor_A .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y4_N6
cycloneii_lcell_comb \ULA2|ULA7|full_adder|inst2~0 (
// Equation(s):
// \ULA2|ULA7|full_adder|inst2~0_combout  = (\ULA2|ULA7|BENB~combout  & ((\ULA2|ULA6|full_adder|inst1~combout ) # ((\ULA2|ULA6|full_adder|inst~8_combout ) # (\ULA2|ULA7|INVA_xor_A~combout )))) # (!\ULA2|ULA7|BENB~combout  & (\ULA2|ULA7|INVA_xor_A~combout  & 
// ((\ULA2|ULA6|full_adder|inst1~combout ) # (\ULA2|ULA6|full_adder|inst~8_combout ))))

	.dataa(\ULA2|ULA7|BENB~combout ),
	.datab(\ULA2|ULA6|full_adder|inst1~combout ),
	.datac(\ULA2|ULA6|full_adder|inst~8_combout ),
	.datad(\ULA2|ULA7|INVA_xor_A~combout ),
	.cin(gnd),
	.combout(\ULA2|ULA7|full_adder|inst2~0_combout ),
	.cout());
// synopsys translate_off
defparam \ULA2|ULA7|full_adder|inst2~0 .lut_mask = 16'hFEA8;
defparam \ULA2|ULA7|full_adder|inst2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y4_N24
cycloneii_lcell_comb \ULA2|ULA7|full_adder|inst2~1 (
// Equation(s):
// \ULA2|ULA7|full_adder|inst2~1_combout  = (\F0~combout  & (\F1~combout  & \ULA2|ULA7|full_adder|inst2~0_combout ))

	.dataa(vcc),
	.datab(\F0~combout ),
	.datac(\F1~combout ),
	.datad(\ULA2|ULA7|full_adder|inst2~0_combout ),
	.cin(gnd),
	.combout(\ULA2|ULA7|full_adder|inst2~1_combout ),
	.cout());
// synopsys translate_off
defparam \ULA2|ULA7|full_adder|inst2~1 .lut_mask = 16'hC000;
defparam \ULA2|ULA7|full_adder|inst2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y4_N12
cycloneii_lcell_comb \ULA3|ULA0|or~0 (
// Equation(s):
// \ULA3|ULA0|or~0_combout  = (\F1~combout  & (!\F0~combout  & ((\ULA3|ULA0|INVA_xor_A~combout ) # (\ULA3|ULA0|BENB~combout )))) # (!\F1~combout  & ((\F0~combout  & ((!\ULA3|ULA0|BENB~combout ))) # (!\F0~combout  & (\ULA3|ULA0|INVA_xor_A~combout  & 
// \ULA3|ULA0|BENB~combout ))))

	.dataa(\F1~combout ),
	.datab(\F0~combout ),
	.datac(\ULA3|ULA0|INVA_xor_A~combout ),
	.datad(\ULA3|ULA0|BENB~combout ),
	.cin(gnd),
	.combout(\ULA3|ULA0|or~0_combout ),
	.cout());
// synopsys translate_off
defparam \ULA3|ULA0|or~0 .lut_mask = 16'h3264;
defparam \ULA3|ULA0|or~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y4_N22
cycloneii_lcell_comb \ULA3|ULA0|or~1 (
// Equation(s):
// \ULA3|ULA0|or~1_combout  = (\ULA3|ULA0|or~0_combout ) # (\ULA2|ULA7|full_adder|inst2~1_combout  $ (\ULA3|ULA0|BENB~combout  $ (\ULA3|ULA0|INVA_xor_A~combout )))

	.dataa(\ULA2|ULA7|full_adder|inst2~1_combout ),
	.datab(\ULA3|ULA0|BENB~combout ),
	.datac(\ULA3|ULA0|INVA_xor_A~combout ),
	.datad(\ULA3|ULA0|or~0_combout ),
	.cin(gnd),
	.combout(\ULA3|ULA0|or~1_combout ),
	.cout());
// synopsys translate_off
defparam \ULA3|ULA0|or~1 .lut_mask = 16'hFF96;
defparam \ULA3|ULA0|or~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_P15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \B[23]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\B~combout [23]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(B[23]));
// synopsys translate_off
defparam \B[23]~I .input_async_reset = "none";
defparam \B[23]~I .input_power_up = "low";
defparam \B[23]~I .input_register_mode = "none";
defparam \B[23]~I .input_sync_reset = "none";
defparam \B[23]~I .oe_async_reset = "none";
defparam \B[23]~I .oe_power_up = "low";
defparam \B[23]~I .oe_register_mode = "none";
defparam \B[23]~I .oe_sync_reset = "none";
defparam \B[23]~I .operation_mode = "input";
defparam \B[23]~I .output_async_reset = "none";
defparam \B[23]~I .output_power_up = "low";
defparam \B[23]~I .output_register_mode = "none";
defparam \B[23]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X24_Y4_N2
cycloneii_lcell_comb \ULA2|ULA7|full_adder|inst5 (
// Equation(s):
// \ULA2|ULA7|full_adder|inst5~combout  = \ULA2|ULA7|INVA_xor_A~combout  $ (((\ENB~combout  & \B~combout [23])))

	.dataa(vcc),
	.datab(\ENB~combout ),
	.datac(\B~combout [23]),
	.datad(\ULA2|ULA7|INVA_xor_A~combout ),
	.cin(gnd),
	.combout(\ULA2|ULA7|full_adder|inst5~combout ),
	.cout());
// synopsys translate_off
defparam \ULA2|ULA7|full_adder|inst5 .lut_mask = 16'h3FC0;
defparam \ULA2|ULA7|full_adder|inst5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y4_N16
cycloneii_lcell_comb \ULA2|ULA7|or~0 (
// Equation(s):
// \ULA2|ULA7|or~0_combout  = (\ULA2|ULA7|BENB~combout  & (!\F0~combout  & ((\F1~combout ) # (\ULA2|ULA7|INVA_xor_A~combout )))) # (!\ULA2|ULA7|BENB~combout  & ((\F0~combout  & (!\F1~combout )) # (!\F0~combout  & (\F1~combout  & \ULA2|ULA7|INVA_xor_A~combout 
// ))))

	.dataa(\ULA2|ULA7|BENB~combout ),
	.datab(\F0~combout ),
	.datac(\F1~combout ),
	.datad(\ULA2|ULA7|INVA_xor_A~combout ),
	.cin(gnd),
	.combout(\ULA2|ULA7|or~0_combout ),
	.cout());
// synopsys translate_off
defparam \ULA2|ULA7|or~0 .lut_mask = 16'h3624;
defparam \ULA2|ULA7|or~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y4_N4
cycloneii_lcell_comb \ULA2|ULA7|or~1 (
// Equation(s):
// \ULA2|ULA7|or~1_combout  = (\ULA2|ULA7|or~0_combout ) # (\ULA2|ULA7|full_adder|inst5~combout  $ (((\ULA2|ULA6|full_adder|inst~8_combout ) # (\ULA2|ULA6|full_adder|inst1~combout ))))

	.dataa(\ULA2|ULA6|full_adder|inst~8_combout ),
	.datab(\ULA2|ULA7|full_adder|inst5~combout ),
	.datac(\ULA2|ULA6|full_adder|inst1~combout ),
	.datad(\ULA2|ULA7|or~0_combout ),
	.cin(gnd),
	.combout(\ULA2|ULA7|or~1_combout ),
	.cout());
// synopsys translate_off
defparam \ULA2|ULA7|or~1 .lut_mask = 16'hFF36;
defparam \ULA2|ULA7|or~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_P14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \A[22]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\A~combout [22]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(A[22]));
// synopsys translate_off
defparam \A[22]~I .input_async_reset = "none";
defparam \A[22]~I .input_power_up = "low";
defparam \A[22]~I .input_register_mode = "none";
defparam \A[22]~I .input_sync_reset = "none";
defparam \A[22]~I .oe_async_reset = "none";
defparam \A[22]~I .oe_power_up = "low";
defparam \A[22]~I .oe_register_mode = "none";
defparam \A[22]~I .oe_sync_reset = "none";
defparam \A[22]~I .operation_mode = "input";
defparam \A[22]~I .output_async_reset = "none";
defparam \A[22]~I .output_power_up = "low";
defparam \A[22]~I .output_register_mode = "none";
defparam \A[22]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X25_Y4_N2
cycloneii_lcell_comb \ULA2|ULA6|INVA_xor_A (
// Equation(s):
// \ULA2|ULA6|INVA_xor_A~combout  = \INVA~combout  $ (((\ENA~combout  & \A~combout [22])))

	.dataa(\ENA~combout ),
	.datab(\INVA~combout ),
	.datac(vcc),
	.datad(\A~combout [22]),
	.cin(gnd),
	.combout(\ULA2|ULA6|INVA_xor_A~combout ),
	.cout());
// synopsys translate_off
defparam \ULA2|ULA6|INVA_xor_A .lut_mask = 16'h66CC;
defparam \ULA2|ULA6|INVA_xor_A .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y4_N12
cycloneii_lcell_comb \ULA2|ULA6|or~0 (
// Equation(s):
// \ULA2|ULA6|or~0_combout  = (\F1~combout  & (!\F0~combout  & ((\ULA2|ULA6|BENB~combout ) # (\ULA2|ULA6|INVA_xor_A~combout )))) # (!\F1~combout  & ((\ULA2|ULA6|BENB~combout  & (!\F0~combout  & \ULA2|ULA6|INVA_xor_A~combout )) # (!\ULA2|ULA6|BENB~combout  & 
// (\F0~combout ))))

	.dataa(\F1~combout ),
	.datab(\ULA2|ULA6|BENB~combout ),
	.datac(\F0~combout ),
	.datad(\ULA2|ULA6|INVA_xor_A~combout ),
	.cin(gnd),
	.combout(\ULA2|ULA6|or~0_combout ),
	.cout());
// synopsys translate_off
defparam \ULA2|ULA6|or~0 .lut_mask = 16'h1E18;
defparam \ULA2|ULA6|or~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y4_N14
cycloneii_lcell_comb \ULA2|ULA5|BENB (
// Equation(s):
// \ULA2|ULA5|BENB~combout  = (\ENB~combout  & \B~combout [21])

	.dataa(vcc),
	.datab(\ENB~combout ),
	.datac(vcc),
	.datad(\B~combout [21]),
	.cin(gnd),
	.combout(\ULA2|ULA5|BENB~combout ),
	.cout());
// synopsys translate_off
defparam \ULA2|ULA5|BENB .lut_mask = 16'hCC00;
defparam \ULA2|ULA5|BENB .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y4_N24
cycloneii_lcell_comb \ULA2|ULA5|full_adder|inst2 (
// Equation(s):
// \ULA2|ULA5|full_adder|inst2~combout  = (\ULA2|ULA1|DECODER|nI0_and_nI1~0_combout  & ((\ULA2|ULA4|full_adder|inst2~combout  & ((\ULA2|ULA5|BENB~combout ) # (\ULA2|ULA5|INVA_xor_A~combout ))) # (!\ULA2|ULA4|full_adder|inst2~combout  & 
// (\ULA2|ULA5|BENB~combout  & \ULA2|ULA5|INVA_xor_A~combout ))))

	.dataa(\ULA2|ULA4|full_adder|inst2~combout ),
	.datab(\ULA2|ULA5|BENB~combout ),
	.datac(\ULA2|ULA1|DECODER|nI0_and_nI1~0_combout ),
	.datad(\ULA2|ULA5|INVA_xor_A~combout ),
	.cin(gnd),
	.combout(\ULA2|ULA5|full_adder|inst2~combout ),
	.cout());
// synopsys translate_off
defparam \ULA2|ULA5|full_adder|inst2 .lut_mask = 16'hE080;
defparam \ULA2|ULA5|full_adder|inst2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y4_N18
cycloneii_lcell_comb \ULA2|ULA6|or~1 (
// Equation(s):
// \ULA2|ULA6|or~1_combout  = (\ULA2|ULA6|or~0_combout ) # (\ULA2|ULA6|BENB~combout  $ (\ULA2|ULA5|full_adder|inst2~combout  $ (\ULA2|ULA6|INVA_xor_A~combout )))

	.dataa(\ULA2|ULA6|or~0_combout ),
	.datab(\ULA2|ULA6|BENB~combout ),
	.datac(\ULA2|ULA5|full_adder|inst2~combout ),
	.datad(\ULA2|ULA6|INVA_xor_A~combout ),
	.cin(gnd),
	.combout(\ULA2|ULA6|or~1_combout ),
	.cout());
// synopsys translate_off
defparam \ULA2|ULA6|or~1 .lut_mask = 16'hEBBE;
defparam \ULA2|ULA6|or~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y4_N20
cycloneii_lcell_comb \ULA2|ULA5|or~0 (
// Equation(s):
// \ULA2|ULA5|or~0_combout  = (\F0~combout  & (!\F1~combout  & (!\ULA2|ULA5|BENB~combout ))) # (!\F0~combout  & ((\F1~combout  & ((\ULA2|ULA5|BENB~combout ) # (\ULA2|ULA5|INVA_xor_A~combout ))) # (!\F1~combout  & (\ULA2|ULA5|BENB~combout  & 
// \ULA2|ULA5|INVA_xor_A~combout ))))

	.dataa(\F0~combout ),
	.datab(\F1~combout ),
	.datac(\ULA2|ULA5|BENB~combout ),
	.datad(\ULA2|ULA5|INVA_xor_A~combout ),
	.cin(gnd),
	.combout(\ULA2|ULA5|or~0_combout ),
	.cout());
// synopsys translate_off
defparam \ULA2|ULA5|or~0 .lut_mask = 16'h5642;
defparam \ULA2|ULA5|or~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y4_N22
cycloneii_lcell_comb \ULA2|ULA5|or~1 (
// Equation(s):
// \ULA2|ULA5|or~1_combout  = (\ULA2|ULA5|or~0_combout ) # (\ULA2|ULA5|BENB~combout  $ (\ULA2|ULA4|full_adder|inst2~combout  $ (\ULA2|ULA5|INVA_xor_A~combout )))

	.dataa(\ULA2|ULA5|or~0_combout ),
	.datab(\ULA2|ULA5|BENB~combout ),
	.datac(\ULA2|ULA4|full_adder|inst2~combout ),
	.datad(\ULA2|ULA5|INVA_xor_A~combout ),
	.cin(gnd),
	.combout(\ULA2|ULA5|or~1_combout ),
	.cout());
// synopsys translate_off
defparam \ULA2|ULA5|or~1 .lut_mask = 16'hEBBE;
defparam \ULA2|ULA5|or~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y11_N28
cycloneii_lcell_comb \ULA2|ULA3|full_adder|inst2 (
// Equation(s):
// \ULA2|ULA3|full_adder|inst2~combout  = (\ULA2|ULA3|full_adder|inst1~combout ) # (\ULA2|ULA3|full_adder|inst~combout )

	.dataa(\ULA2|ULA3|full_adder|inst1~combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\ULA2|ULA3|full_adder|inst~combout ),
	.cin(gnd),
	.combout(\ULA2|ULA3|full_adder|inst2~combout ),
	.cout());
// synopsys translate_off
defparam \ULA2|ULA3|full_adder|inst2 .lut_mask = 16'hFFAA;
defparam \ULA2|ULA3|full_adder|inst2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y11_N8
cycloneii_lcell_comb \ULA2|ULA4|BENB (
// Equation(s):
// \ULA2|ULA4|BENB~combout  = (\B~combout [20] & \ENB~combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\B~combout [20]),
	.datad(\ENB~combout ),
	.cin(gnd),
	.combout(\ULA2|ULA4|BENB~combout ),
	.cout());
// synopsys translate_off
defparam \ULA2|ULA4|BENB .lut_mask = 16'hF000;
defparam \ULA2|ULA4|BENB .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y11_N2
cycloneii_lcell_comb \ULA2|ULA4|or~0 (
// Equation(s):
// \ULA2|ULA4|or~0_combout  = (\F0~combout  & (!\F1~combout  & (!\ULA2|ULA4|BENB~combout ))) # (!\F0~combout  & ((\F1~combout  & ((\ULA2|ULA4|BENB~combout ) # (\ULA2|ULA4|INVA_xor_A~combout ))) # (!\F1~combout  & (\ULA2|ULA4|BENB~combout  & 
// \ULA2|ULA4|INVA_xor_A~combout ))))

	.dataa(\F0~combout ),
	.datab(\F1~combout ),
	.datac(\ULA2|ULA4|BENB~combout ),
	.datad(\ULA2|ULA4|INVA_xor_A~combout ),
	.cin(gnd),
	.combout(\ULA2|ULA4|or~0_combout ),
	.cout());
// synopsys translate_off
defparam \ULA2|ULA4|or~0 .lut_mask = 16'h5642;
defparam \ULA2|ULA4|or~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y11_N6
cycloneii_lcell_comb \ULA2|ULA4|or~1 (
// Equation(s):
// \ULA2|ULA4|or~1_combout  = (\ULA2|ULA4|or~0_combout ) # (\ULA2|ULA3|full_adder|inst2~combout  $ (\ULA2|ULA4|BENB~combout  $ (\ULA2|ULA4|INVA_xor_A~combout )))

	.dataa(\ULA2|ULA3|full_adder|inst2~combout ),
	.datab(\ULA2|ULA4|or~0_combout ),
	.datac(\ULA2|ULA4|BENB~combout ),
	.datad(\ULA2|ULA4|INVA_xor_A~combout ),
	.cin(gnd),
	.combout(\ULA2|ULA4|or~1_combout ),
	.cout());
// synopsys translate_off
defparam \ULA2|ULA4|or~1 .lut_mask = 16'hEDDE;
defparam \ULA2|ULA4|or~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_C5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \B[19]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\B~combout [19]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(B[19]));
// synopsys translate_off
defparam \B[19]~I .input_async_reset = "none";
defparam \B[19]~I .input_power_up = "low";
defparam \B[19]~I .input_register_mode = "none";
defparam \B[19]~I .input_sync_reset = "none";
defparam \B[19]~I .oe_async_reset = "none";
defparam \B[19]~I .oe_power_up = "low";
defparam \B[19]~I .oe_register_mode = "none";
defparam \B[19]~I .oe_sync_reset = "none";
defparam \B[19]~I .operation_mode = "input";
defparam \B[19]~I .output_async_reset = "none";
defparam \B[19]~I .output_power_up = "low";
defparam \B[19]~I .output_register_mode = "none";
defparam \B[19]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X9_Y11_N6
cycloneii_lcell_comb \ULA2|ULA3|BENB (
// Equation(s):
// \ULA2|ULA3|BENB~combout  = (\B~combout [19] & \ENB~combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\B~combout [19]),
	.datad(\ENB~combout ),
	.cin(gnd),
	.combout(\ULA2|ULA3|BENB~combout ),
	.cout());
// synopsys translate_off
defparam \ULA2|ULA3|BENB .lut_mask = 16'hF000;
defparam \ULA2|ULA3|BENB .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y11_N26
cycloneii_lcell_comb \ULA2|ULA2|full_adder|inst2 (
// Equation(s):
// \ULA2|ULA2|full_adder|inst2~combout  = (\ULA2|ULA2|full_adder|inst1~combout ) # ((\ULA2|ULA1|full_adder|inst2~combout  & \ULA2|ULA2|full_adder|inst~0_combout ))

	.dataa(\ULA2|ULA1|full_adder|inst2~combout ),
	.datab(vcc),
	.datac(\ULA2|ULA2|full_adder|inst~0_combout ),
	.datad(\ULA2|ULA2|full_adder|inst1~combout ),
	.cin(gnd),
	.combout(\ULA2|ULA2|full_adder|inst2~combout ),
	.cout());
// synopsys translate_off
defparam \ULA2|ULA2|full_adder|inst2 .lut_mask = 16'hFFA0;
defparam \ULA2|ULA2|full_adder|inst2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y11_N24
cycloneii_lcell_comb \ULA2|ULA3|or~0 (
// Equation(s):
// \ULA2|ULA3|or~0_combout  = (\ULA2|ULA3|BENB~combout  & (!\F0~combout  & ((\ULA2|ULA3|INVA_xor_A~combout ) # (\F1~combout )))) # (!\ULA2|ULA3|BENB~combout  & ((\F1~combout  & (\ULA2|ULA3|INVA_xor_A~combout  & !\F0~combout )) # (!\F1~combout  & 
// ((\F0~combout )))))

	.dataa(\ULA2|ULA3|BENB~combout ),
	.datab(\ULA2|ULA3|INVA_xor_A~combout ),
	.datac(\F1~combout ),
	.datad(\F0~combout ),
	.cin(gnd),
	.combout(\ULA2|ULA3|or~0_combout ),
	.cout());
// synopsys translate_off
defparam \ULA2|ULA3|or~0 .lut_mask = 16'h05E8;
defparam \ULA2|ULA3|or~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y11_N4
cycloneii_lcell_comb \ULA2|ULA3|or~1 (
// Equation(s):
// \ULA2|ULA3|or~1_combout  = (\ULA2|ULA3|or~0_combout ) # (\ULA2|ULA3|BENB~combout  $ (\ULA2|ULA2|full_adder|inst2~combout  $ (\ULA2|ULA3|INVA_xor_A~combout )))

	.dataa(\ULA2|ULA3|BENB~combout ),
	.datab(\ULA2|ULA2|full_adder|inst2~combout ),
	.datac(\ULA2|ULA3|or~0_combout ),
	.datad(\ULA2|ULA3|INVA_xor_A~combout ),
	.cin(gnd),
	.combout(\ULA2|ULA3|or~1_combout ),
	.cout());
// synopsys translate_off
defparam \ULA2|ULA3|or~1 .lut_mask = 16'hF9F6;
defparam \ULA2|ULA3|or~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y4_N14
cycloneii_lcell_comb \ULA2|ULA1|INVA_xor_A (
// Equation(s):
// \ULA2|ULA1|INVA_xor_A~combout  = \INVA~combout  $ (((\A~combout [17] & \ENA~combout )))

	.dataa(\A~combout [17]),
	.datab(vcc),
	.datac(\INVA~combout ),
	.datad(\ENA~combout ),
	.cin(gnd),
	.combout(\ULA2|ULA1|INVA_xor_A~combout ),
	.cout());
// synopsys translate_off
defparam \ULA2|ULA1|INVA_xor_A .lut_mask = 16'h5AF0;
defparam \ULA2|ULA1|INVA_xor_A .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_L7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \B[17]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\B~combout [17]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(B[17]));
// synopsys translate_off
defparam \B[17]~I .input_async_reset = "none";
defparam \B[17]~I .input_power_up = "low";
defparam \B[17]~I .input_register_mode = "none";
defparam \B[17]~I .input_sync_reset = "none";
defparam \B[17]~I .oe_async_reset = "none";
defparam \B[17]~I .oe_power_up = "low";
defparam \B[17]~I .oe_register_mode = "none";
defparam \B[17]~I .oe_sync_reset = "none";
defparam \B[17]~I .operation_mode = "input";
defparam \B[17]~I .output_async_reset = "none";
defparam \B[17]~I .output_power_up = "low";
defparam \B[17]~I .output_register_mode = "none";
defparam \B[17]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X8_Y4_N28
cycloneii_lcell_comb \ULA2|ULA1|BENB (
// Equation(s):
// \ULA2|ULA1|BENB~combout  = (\B~combout [17] & \ENB~combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\B~combout [17]),
	.datad(\ENB~combout ),
	.cin(gnd),
	.combout(\ULA2|ULA1|BENB~combout ),
	.cout());
// synopsys translate_off
defparam \ULA2|ULA1|BENB .lut_mask = 16'hF000;
defparam \ULA2|ULA1|BENB .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y4_N8
cycloneii_lcell_comb \ULA2|ULA1|full_adder|inst2 (
// Equation(s):
// \ULA2|ULA1|full_adder|inst2~combout  = (\ULA2|ULA1|DECODER|nI0_and_nI1~0_combout  & ((\ULA2|ULA0|full_adder|inst2~combout  & ((\ULA2|ULA1|INVA_xor_A~combout ) # (\ULA2|ULA1|BENB~combout ))) # (!\ULA2|ULA0|full_adder|inst2~combout  & 
// (\ULA2|ULA1|INVA_xor_A~combout  & \ULA2|ULA1|BENB~combout ))))

	.dataa(\ULA2|ULA0|full_adder|inst2~combout ),
	.datab(\ULA2|ULA1|INVA_xor_A~combout ),
	.datac(\ULA2|ULA1|DECODER|nI0_and_nI1~0_combout ),
	.datad(\ULA2|ULA1|BENB~combout ),
	.cin(gnd),
	.combout(\ULA2|ULA1|full_adder|inst2~combout ),
	.cout());
// synopsys translate_off
defparam \ULA2|ULA1|full_adder|inst2 .lut_mask = 16'hE080;
defparam \ULA2|ULA1|full_adder|inst2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y11_N22
cycloneii_lcell_comb \ULA2|ULA2|BENB (
// Equation(s):
// \ULA2|ULA2|BENB~combout  = (\B~combout [18] & \ENB~combout )

	.dataa(vcc),
	.datab(\B~combout [18]),
	.datac(vcc),
	.datad(\ENB~combout ),
	.cin(gnd),
	.combout(\ULA2|ULA2|BENB~combout ),
	.cout());
// synopsys translate_off
defparam \ULA2|ULA2|BENB .lut_mask = 16'hCC00;
defparam \ULA2|ULA2|BENB .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_C6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \A[18]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\A~combout [18]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(A[18]));
// synopsys translate_off
defparam \A[18]~I .input_async_reset = "none";
defparam \A[18]~I .input_power_up = "low";
defparam \A[18]~I .input_register_mode = "none";
defparam \A[18]~I .input_sync_reset = "none";
defparam \A[18]~I .oe_async_reset = "none";
defparam \A[18]~I .oe_power_up = "low";
defparam \A[18]~I .oe_register_mode = "none";
defparam \A[18]~I .oe_sync_reset = "none";
defparam \A[18]~I .operation_mode = "input";
defparam \A[18]~I .output_async_reset = "none";
defparam \A[18]~I .output_power_up = "low";
defparam \A[18]~I .output_register_mode = "none";
defparam \A[18]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X9_Y11_N20
cycloneii_lcell_comb \ULA2|ULA2|INVA_xor_A (
// Equation(s):
// \ULA2|ULA2|INVA_xor_A~combout  = \INVA~combout  $ (((\ENA~combout  & \A~combout [18])))

	.dataa(\ENA~combout ),
	.datab(vcc),
	.datac(\A~combout [18]),
	.datad(\INVA~combout ),
	.cin(gnd),
	.combout(\ULA2|ULA2|INVA_xor_A~combout ),
	.cout());
// synopsys translate_off
defparam \ULA2|ULA2|INVA_xor_A .lut_mask = 16'h5FA0;
defparam \ULA2|ULA2|INVA_xor_A .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y11_N8
cycloneii_lcell_comb \ULA2|ULA2|or~0 (
// Equation(s):
// \ULA2|ULA2|or~0_combout  = (\F1~combout  & (!\F0~combout  & ((\ULA2|ULA2|BENB~combout ) # (\ULA2|ULA2|INVA_xor_A~combout )))) # (!\F1~combout  & ((\ULA2|ULA2|BENB~combout  & (\ULA2|ULA2|INVA_xor_A~combout  & !\F0~combout )) # (!\ULA2|ULA2|BENB~combout  & 
// ((\F0~combout )))))

	.dataa(\F1~combout ),
	.datab(\ULA2|ULA2|BENB~combout ),
	.datac(\ULA2|ULA2|INVA_xor_A~combout ),
	.datad(\F0~combout ),
	.cin(gnd),
	.combout(\ULA2|ULA2|or~0_combout ),
	.cout());
// synopsys translate_off
defparam \ULA2|ULA2|or~0 .lut_mask = 16'h11E8;
defparam \ULA2|ULA2|or~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y11_N10
cycloneii_lcell_comb \ULA2|ULA2|or~1 (
// Equation(s):
// \ULA2|ULA2|or~1_combout  = (\ULA2|ULA2|or~0_combout ) # (\ULA2|ULA1|full_adder|inst2~combout  $ (\ULA2|ULA2|INVA_xor_A~combout  $ (\ULA2|ULA2|BENB~combout )))

	.dataa(\ULA2|ULA1|full_adder|inst2~combout ),
	.datab(\ULA2|ULA2|or~0_combout ),
	.datac(\ULA2|ULA2|INVA_xor_A~combout ),
	.datad(\ULA2|ULA2|BENB~combout ),
	.cin(gnd),
	.combout(\ULA2|ULA2|or~1_combout ),
	.cout());
// synopsys translate_off
defparam \ULA2|ULA2|or~1 .lut_mask = 16'hEDDE;
defparam \ULA2|ULA2|or~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y5_N28
cycloneii_lcell_comb \ULA1|ULA6|BENB (
// Equation(s):
// \ULA1|ULA6|BENB~combout  = (\B~combout [14] & \ENB~combout )

	.dataa(\B~combout [14]),
	.datab(vcc),
	.datac(vcc),
	.datad(\ENB~combout ),
	.cin(gnd),
	.combout(\ULA1|ULA6|BENB~combout ),
	.cout());
// synopsys translate_off
defparam \ULA1|ULA6|BENB .lut_mask = 16'hAA00;
defparam \ULA1|ULA6|BENB .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_J1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \B[13]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\B~combout [13]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(B[13]));
// synopsys translate_off
defparam \B[13]~I .input_async_reset = "none";
defparam \B[13]~I .input_power_up = "low";
defparam \B[13]~I .input_register_mode = "none";
defparam \B[13]~I .input_sync_reset = "none";
defparam \B[13]~I .oe_async_reset = "none";
defparam \B[13]~I .oe_power_up = "low";
defparam \B[13]~I .oe_register_mode = "none";
defparam \B[13]~I .oe_sync_reset = "none";
defparam \B[13]~I .operation_mode = "input";
defparam \B[13]~I .output_async_reset = "none";
defparam \B[13]~I .output_power_up = "low";
defparam \B[13]~I .output_register_mode = "none";
defparam \B[13]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X8_Y5_N30
cycloneii_lcell_comb \ULA1|ULA5|BENB (
// Equation(s):
// \ULA1|ULA5|BENB~combout  = (\B~combout [13] & \ENB~combout )

	.dataa(vcc),
	.datab(\B~combout [13]),
	.datac(vcc),
	.datad(\ENB~combout ),
	.cin(gnd),
	.combout(\ULA1|ULA5|BENB~combout ),
	.cout());
// synopsys translate_off
defparam \ULA1|ULA5|BENB .lut_mask = 16'hCC00;
defparam \ULA1|ULA5|BENB .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y6_N26
cycloneii_lcell_comb \ULA1|ULA4|BENB (
// Equation(s):
// \ULA1|ULA4|BENB~combout  = (\B~combout [12] & \ENB~combout )

	.dataa(\B~combout [12]),
	.datab(vcc),
	.datac(\ENB~combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\ULA1|ULA4|BENB~combout ),
	.cout());
// synopsys translate_off
defparam \ULA1|ULA4|BENB .lut_mask = 16'hA0A0;
defparam \ULA1|ULA4|BENB .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_C12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \A[10]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\A~combout [10]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(A[10]));
// synopsys translate_off
defparam \A[10]~I .input_async_reset = "none";
defparam \A[10]~I .input_power_up = "low";
defparam \A[10]~I .input_register_mode = "none";
defparam \A[10]~I .input_sync_reset = "none";
defparam \A[10]~I .oe_async_reset = "none";
defparam \A[10]~I .oe_power_up = "low";
defparam \A[10]~I .oe_register_mode = "none";
defparam \A[10]~I .oe_sync_reset = "none";
defparam \A[10]~I .operation_mode = "input";
defparam \A[10]~I .output_async_reset = "none";
defparam \A[10]~I .output_power_up = "low";
defparam \A[10]~I .output_register_mode = "none";
defparam \A[10]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X19_Y11_N0
cycloneii_lcell_comb \ULA1|ULA2|INVA_xor_A (
// Equation(s):
// \ULA1|ULA2|INVA_xor_A~combout  = \INVA~combout  $ (((\ENA~combout  & \A~combout [10])))

	.dataa(\ENA~combout ),
	.datab(vcc),
	.datac(\INVA~combout ),
	.datad(\A~combout [10]),
	.cin(gnd),
	.combout(\ULA1|ULA2|INVA_xor_A~combout ),
	.cout());
// synopsys translate_off
defparam \ULA1|ULA2|INVA_xor_A .lut_mask = 16'h5AF0;
defparam \ULA1|ULA2|INVA_xor_A .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y11_N8
cycloneii_lcell_comb \ULA1|ULA2|full_adder|inst~0 (
// Equation(s):
// \ULA1|ULA2|full_adder|inst~0_combout  = (\ULA2|ULA1|DECODER|nI0_and_nI1~0_combout  & (\ULA1|ULA2|INVA_xor_A~combout  $ (((\B~combout [10] & \ENB~combout )))))

	.dataa(\B~combout [10]),
	.datab(\ENB~combout ),
	.datac(\ULA2|ULA1|DECODER|nI0_and_nI1~0_combout ),
	.datad(\ULA1|ULA2|INVA_xor_A~combout ),
	.cin(gnd),
	.combout(\ULA1|ULA2|full_adder|inst~0_combout ),
	.cout());
// synopsys translate_off
defparam \ULA1|ULA2|full_adder|inst~0 .lut_mask = 16'h7080;
defparam \ULA1|ULA2|full_adder|inst~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_B9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \B[8]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\B~combout [8]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(B[8]));
// synopsys translate_off
defparam \B[8]~I .input_async_reset = "none";
defparam \B[8]~I .input_power_up = "low";
defparam \B[8]~I .input_register_mode = "none";
defparam \B[8]~I .input_sync_reset = "none";
defparam \B[8]~I .oe_async_reset = "none";
defparam \B[8]~I .oe_power_up = "low";
defparam \B[8]~I .oe_register_mode = "none";
defparam \B[8]~I .oe_sync_reset = "none";
defparam \B[8]~I .operation_mode = "input";
defparam \B[8]~I .output_async_reset = "none";
defparam \B[8]~I .output_power_up = "low";
defparam \B[8]~I .output_register_mode = "none";
defparam \B[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X15_Y11_N30
cycloneii_lcell_comb \ULA1|ULA0|BENB (
// Equation(s):
// \ULA1|ULA0|BENB~combout  = (\ENB~combout  & \B~combout [8])

	.dataa(vcc),
	.datab(vcc),
	.datac(\ENB~combout ),
	.datad(\B~combout [8]),
	.cin(gnd),
	.combout(\ULA1|ULA0|BENB~combout ),
	.cout());
// synopsys translate_off
defparam \ULA1|ULA0|BENB .lut_mask = 16'hF000;
defparam \ULA1|ULA0|BENB .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y11_N24
cycloneii_lcell_comb \ULA1|ULA0|INVA_xor_A (
// Equation(s):
// \ULA1|ULA0|INVA_xor_A~combout  = \INVA~combout  $ (((\A~combout [8] & \ENA~combout )))

	.dataa(\A~combout [8]),
	.datab(\ENA~combout ),
	.datac(vcc),
	.datad(\INVA~combout ),
	.cin(gnd),
	.combout(\ULA1|ULA0|INVA_xor_A~combout ),
	.cout());
// synopsys translate_off
defparam \ULA1|ULA0|INVA_xor_A .lut_mask = 16'h7788;
defparam \ULA1|ULA0|INVA_xor_A .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_H12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \A[7]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\A~combout [7]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(A[7]));
// synopsys translate_off
defparam \A[7]~I .input_async_reset = "none";
defparam \A[7]~I .input_power_up = "low";
defparam \A[7]~I .input_register_mode = "none";
defparam \A[7]~I .input_sync_reset = "none";
defparam \A[7]~I .oe_async_reset = "none";
defparam \A[7]~I .oe_power_up = "low";
defparam \A[7]~I .oe_register_mode = "none";
defparam \A[7]~I .oe_sync_reset = "none";
defparam \A[7]~I .operation_mode = "input";
defparam \A[7]~I .output_async_reset = "none";
defparam \A[7]~I .output_power_up = "low";
defparam \A[7]~I .output_register_mode = "none";
defparam \A[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X25_Y8_N0
cycloneii_lcell_comb \ULA0|ULA7|INVA_xor_A (
// Equation(s):
// \ULA0|ULA7|INVA_xor_A~combout  = \INVA~combout  $ (((\A~combout [7] & \ENA~combout )))

	.dataa(\INVA~combout ),
	.datab(\A~combout [7]),
	.datac(\ENA~combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\ULA0|ULA7|INVA_xor_A~combout ),
	.cout());
// synopsys translate_off
defparam \ULA0|ULA7|INVA_xor_A .lut_mask = 16'h6A6A;
defparam \ULA0|ULA7|INVA_xor_A .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_A9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \B[7]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\B~combout [7]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(B[7]));
// synopsys translate_off
defparam \B[7]~I .input_async_reset = "none";
defparam \B[7]~I .input_power_up = "low";
defparam \B[7]~I .input_register_mode = "none";
defparam \B[7]~I .input_sync_reset = "none";
defparam \B[7]~I .oe_async_reset = "none";
defparam \B[7]~I .oe_power_up = "low";
defparam \B[7]~I .oe_register_mode = "none";
defparam \B[7]~I .oe_sync_reset = "none";
defparam \B[7]~I .operation_mode = "input";
defparam \B[7]~I .output_async_reset = "none";
defparam \B[7]~I .output_power_up = "low";
defparam \B[7]~I .output_register_mode = "none";
defparam \B[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X15_Y13_N0
cycloneii_lcell_comb \ULA0|ULA7|BENB (
// Equation(s):
// \ULA0|ULA7|BENB~combout  = (\ENB~combout  & \B~combout [7])

	.dataa(vcc),
	.datab(vcc),
	.datac(\ENB~combout ),
	.datad(\B~combout [7]),
	.cin(gnd),
	.combout(\ULA0|ULA7|BENB~combout ),
	.cout());
// synopsys translate_off
defparam \ULA0|ULA7|BENB .lut_mask = 16'hF000;
defparam \ULA0|ULA7|BENB .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y13_N12
cycloneii_lcell_comb \ULA0|ULA7|full_adder|inst2~2 (
// Equation(s):
// \ULA0|ULA7|full_adder|inst2~2_combout  = (\ULA2|ULA1|DECODER|nI0_and_nI1~0_combout  & ((\ULA0|ULA7|full_adder|inst2~1_combout  & ((\ULA0|ULA7|INVA_xor_A~combout ) # (\ULA0|ULA7|BENB~combout ))) # (!\ULA0|ULA7|full_adder|inst2~1_combout  & 
// (\ULA0|ULA7|INVA_xor_A~combout  & \ULA0|ULA7|BENB~combout ))))

	.dataa(\ULA0|ULA7|full_adder|inst2~1_combout ),
	.datab(\ULA2|ULA1|DECODER|nI0_and_nI1~0_combout ),
	.datac(\ULA0|ULA7|INVA_xor_A~combout ),
	.datad(\ULA0|ULA7|BENB~combout ),
	.cin(gnd),
	.combout(\ULA0|ULA7|full_adder|inst2~2_combout ),
	.cout());
// synopsys translate_off
defparam \ULA0|ULA7|full_adder|inst2~2 .lut_mask = 16'hC880;
defparam \ULA0|ULA7|full_adder|inst2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y11_N14
cycloneii_lcell_comb \ULA1|ULA1|full_adder|inst~2 (
// Equation(s):
// \ULA1|ULA1|full_adder|inst~2_combout  = (\ULA1|ULA1|full_adder|inst~1_combout  & ((\ULA1|ULA0|BENB~combout  & ((\ULA1|ULA0|INVA_xor_A~combout ) # (\ULA0|ULA7|full_adder|inst2~2_combout ))) # (!\ULA1|ULA0|BENB~combout  & (\ULA1|ULA0|INVA_xor_A~combout  & 
// \ULA0|ULA7|full_adder|inst2~2_combout ))))

	.dataa(\ULA1|ULA1|full_adder|inst~1_combout ),
	.datab(\ULA1|ULA0|BENB~combout ),
	.datac(\ULA1|ULA0|INVA_xor_A~combout ),
	.datad(\ULA0|ULA7|full_adder|inst2~2_combout ),
	.cin(gnd),
	.combout(\ULA1|ULA1|full_adder|inst~2_combout ),
	.cout());
// synopsys translate_off
defparam \ULA1|ULA1|full_adder|inst~2 .lut_mask = 16'hA880;
defparam \ULA1|ULA1|full_adder|inst~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_D11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \A[9]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\A~combout [9]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(A[9]));
// synopsys translate_off
defparam \A[9]~I .input_async_reset = "none";
defparam \A[9]~I .input_power_up = "low";
defparam \A[9]~I .input_register_mode = "none";
defparam \A[9]~I .input_sync_reset = "none";
defparam \A[9]~I .oe_async_reset = "none";
defparam \A[9]~I .oe_power_up = "low";
defparam \A[9]~I .oe_register_mode = "none";
defparam \A[9]~I .oe_sync_reset = "none";
defparam \A[9]~I .operation_mode = "input";
defparam \A[9]~I .output_async_reset = "none";
defparam \A[9]~I .output_power_up = "low";
defparam \A[9]~I .output_register_mode = "none";
defparam \A[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X15_Y11_N10
cycloneii_lcell_comb \ULA1|ULA1|INVA_xor_A (
// Equation(s):
// \ULA1|ULA1|INVA_xor_A~combout  = \INVA~combout  $ (((\ENA~combout  & \A~combout [9])))

	.dataa(\INVA~combout ),
	.datab(\ENA~combout ),
	.datac(\A~combout [9]),
	.datad(vcc),
	.cin(gnd),
	.combout(\ULA1|ULA1|INVA_xor_A~combout ),
	.cout());
// synopsys translate_off
defparam \ULA1|ULA1|INVA_xor_A .lut_mask = 16'h6A6A;
defparam \ULA1|ULA1|INVA_xor_A .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y11_N18
cycloneii_lcell_comb \ULA1|ULA1|full_adder|inst1 (
// Equation(s):
// \ULA1|ULA1|full_adder|inst1~combout  = (\B~combout [9] & (\ENB~combout  & (\ULA2|ULA1|DECODER|nI0_and_nI1~0_combout  & \ULA1|ULA1|INVA_xor_A~combout )))

	.dataa(\B~combout [9]),
	.datab(\ENB~combout ),
	.datac(\ULA2|ULA1|DECODER|nI0_and_nI1~0_combout ),
	.datad(\ULA1|ULA1|INVA_xor_A~combout ),
	.cin(gnd),
	.combout(\ULA1|ULA1|full_adder|inst1~combout ),
	.cout());
// synopsys translate_off
defparam \ULA1|ULA1|full_adder|inst1 .lut_mask = 16'h8000;
defparam \ULA1|ULA1|full_adder|inst1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y11_N28
cycloneii_lcell_comb \ULA1|ULA2|full_adder|inst2 (
// Equation(s):
// \ULA1|ULA2|full_adder|inst2~combout  = (\ULA1|ULA2|full_adder|inst1~combout ) # ((\ULA1|ULA2|full_adder|inst~0_combout  & ((\ULA1|ULA1|full_adder|inst~2_combout ) # (\ULA1|ULA1|full_adder|inst1~combout ))))

	.dataa(\ULA1|ULA2|full_adder|inst1~combout ),
	.datab(\ULA1|ULA2|full_adder|inst~0_combout ),
	.datac(\ULA1|ULA1|full_adder|inst~2_combout ),
	.datad(\ULA1|ULA1|full_adder|inst1~combout ),
	.cin(gnd),
	.combout(\ULA1|ULA2|full_adder|inst2~combout ),
	.cout());
// synopsys translate_off
defparam \ULA1|ULA2|full_adder|inst2 .lut_mask = 16'hEEEA;
defparam \ULA1|ULA2|full_adder|inst2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_N15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \B[11]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\B~combout [11]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(B[11]));
// synopsys translate_off
defparam \B[11]~I .input_async_reset = "none";
defparam \B[11]~I .input_power_up = "low";
defparam \B[11]~I .input_register_mode = "none";
defparam \B[11]~I .input_sync_reset = "none";
defparam \B[11]~I .oe_async_reset = "none";
defparam \B[11]~I .oe_power_up = "low";
defparam \B[11]~I .oe_register_mode = "none";
defparam \B[11]~I .oe_sync_reset = "none";
defparam \B[11]~I .operation_mode = "input";
defparam \B[11]~I .output_async_reset = "none";
defparam \B[11]~I .output_power_up = "low";
defparam \B[11]~I .output_register_mode = "none";
defparam \B[11]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X24_Y6_N28
cycloneii_lcell_comb \ULA1|ULA3|BENB (
// Equation(s):
// \ULA1|ULA3|BENB~combout  = (\B~combout [11] & \ENB~combout )

	.dataa(vcc),
	.datab(\B~combout [11]),
	.datac(\ENB~combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\ULA1|ULA3|BENB~combout ),
	.cout());
// synopsys translate_off
defparam \ULA1|ULA3|BENB .lut_mask = 16'hC0C0;
defparam \ULA1|ULA3|BENB .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y6_N8
cycloneii_lcell_comb \ULA1|ULA3|full_adder|inst2 (
// Equation(s):
// \ULA1|ULA3|full_adder|inst2~combout  = (\ULA2|ULA1|DECODER|nI0_and_nI1~0_combout  & ((\ULA1|ULA3|INVA_xor_A~combout  & ((\ULA1|ULA2|full_adder|inst2~combout ) # (\ULA1|ULA3|BENB~combout ))) # (!\ULA1|ULA3|INVA_xor_A~combout  & 
// (\ULA1|ULA2|full_adder|inst2~combout  & \ULA1|ULA3|BENB~combout ))))

	.dataa(\ULA1|ULA3|INVA_xor_A~combout ),
	.datab(\ULA2|ULA1|DECODER|nI0_and_nI1~0_combout ),
	.datac(\ULA1|ULA2|full_adder|inst2~combout ),
	.datad(\ULA1|ULA3|BENB~combout ),
	.cin(gnd),
	.combout(\ULA1|ULA3|full_adder|inst2~combout ),
	.cout());
// synopsys translate_off
defparam \ULA1|ULA3|full_adder|inst2 .lut_mask = 16'hC880;
defparam \ULA1|ULA3|full_adder|inst2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y6_N22
cycloneii_lcell_comb \ULA1|ULA4|full_adder|inst2 (
// Equation(s):
// \ULA1|ULA4|full_adder|inst2~combout  = (\ULA2|ULA1|DECODER|nI0_and_nI1~0_combout  & ((\ULA1|ULA4|INVA_xor_A~combout  & ((\ULA1|ULA4|BENB~combout ) # (\ULA1|ULA3|full_adder|inst2~combout ))) # (!\ULA1|ULA4|INVA_xor_A~combout  & (\ULA1|ULA4|BENB~combout  & 
// \ULA1|ULA3|full_adder|inst2~combout ))))

	.dataa(\ULA1|ULA4|INVA_xor_A~combout ),
	.datab(\ULA1|ULA4|BENB~combout ),
	.datac(\ULA1|ULA3|full_adder|inst2~combout ),
	.datad(\ULA2|ULA1|DECODER|nI0_and_nI1~0_combout ),
	.cin(gnd),
	.combout(\ULA1|ULA4|full_adder|inst2~combout ),
	.cout());
// synopsys translate_off
defparam \ULA1|ULA4|full_adder|inst2 .lut_mask = 16'hE800;
defparam \ULA1|ULA4|full_adder|inst2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_R8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \A[13]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\A~combout [13]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(A[13]));
// synopsys translate_off
defparam \A[13]~I .input_async_reset = "none";
defparam \A[13]~I .input_power_up = "low";
defparam \A[13]~I .input_register_mode = "none";
defparam \A[13]~I .input_sync_reset = "none";
defparam \A[13]~I .oe_async_reset = "none";
defparam \A[13]~I .oe_power_up = "low";
defparam \A[13]~I .oe_register_mode = "none";
defparam \A[13]~I .oe_sync_reset = "none";
defparam \A[13]~I .operation_mode = "input";
defparam \A[13]~I .output_async_reset = "none";
defparam \A[13]~I .output_power_up = "low";
defparam \A[13]~I .output_register_mode = "none";
defparam \A[13]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X8_Y5_N0
cycloneii_lcell_comb \ULA1|ULA5|INVA_xor_A (
// Equation(s):
// \ULA1|ULA5|INVA_xor_A~combout  = \INVA~combout  $ (((\ENA~combout  & \A~combout [13])))

	.dataa(\ENA~combout ),
	.datab(\INVA~combout ),
	.datac(\A~combout [13]),
	.datad(vcc),
	.cin(gnd),
	.combout(\ULA1|ULA5|INVA_xor_A~combout ),
	.cout());
// synopsys translate_off
defparam \ULA1|ULA5|INVA_xor_A .lut_mask = 16'h6C6C;
defparam \ULA1|ULA5|INVA_xor_A .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y5_N10
cycloneii_lcell_comb \ULA1|ULA5|full_adder|inst2 (
// Equation(s):
// \ULA1|ULA5|full_adder|inst2~combout  = (\ULA2|ULA1|DECODER|nI0_and_nI1~0_combout  & ((\ULA1|ULA5|BENB~combout  & ((\ULA1|ULA4|full_adder|inst2~combout ) # (\ULA1|ULA5|INVA_xor_A~combout ))) # (!\ULA1|ULA5|BENB~combout  & 
// (\ULA1|ULA4|full_adder|inst2~combout  & \ULA1|ULA5|INVA_xor_A~combout ))))

	.dataa(\ULA2|ULA1|DECODER|nI0_and_nI1~0_combout ),
	.datab(\ULA1|ULA5|BENB~combout ),
	.datac(\ULA1|ULA4|full_adder|inst2~combout ),
	.datad(\ULA1|ULA5|INVA_xor_A~combout ),
	.cin(gnd),
	.combout(\ULA1|ULA5|full_adder|inst2~combout ),
	.cout());
// synopsys translate_off
defparam \ULA1|ULA5|full_adder|inst2 .lut_mask = 16'hA880;
defparam \ULA1|ULA5|full_adder|inst2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y5_N16
cycloneii_lcell_comb \ULA1|ULA6|full_adder|inst2 (
// Equation(s):
// \ULA1|ULA6|full_adder|inst2~combout  = (\ULA2|ULA1|DECODER|nI0_and_nI1~0_combout  & ((\ULA1|ULA6|INVA_xor_A~combout  & ((\ULA1|ULA6|BENB~combout ) # (\ULA1|ULA5|full_adder|inst2~combout ))) # (!\ULA1|ULA6|INVA_xor_A~combout  & (\ULA1|ULA6|BENB~combout  & 
// \ULA1|ULA5|full_adder|inst2~combout ))))

	.dataa(\ULA1|ULA6|INVA_xor_A~combout ),
	.datab(\ULA1|ULA6|BENB~combout ),
	.datac(\ULA2|ULA1|DECODER|nI0_and_nI1~0_combout ),
	.datad(\ULA1|ULA5|full_adder|inst2~combout ),
	.cin(gnd),
	.combout(\ULA1|ULA6|full_adder|inst2~combout ),
	.cout());
// synopsys translate_off
defparam \ULA1|ULA6|full_adder|inst2 .lut_mask = 16'hE080;
defparam \ULA1|ULA6|full_adder|inst2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_L8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \A[15]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\A~combout [15]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(A[15]));
// synopsys translate_off
defparam \A[15]~I .input_async_reset = "none";
defparam \A[15]~I .input_power_up = "low";
defparam \A[15]~I .input_register_mode = "none";
defparam \A[15]~I .input_sync_reset = "none";
defparam \A[15]~I .oe_async_reset = "none";
defparam \A[15]~I .oe_power_up = "low";
defparam \A[15]~I .oe_register_mode = "none";
defparam \A[15]~I .oe_sync_reset = "none";
defparam \A[15]~I .operation_mode = "input";
defparam \A[15]~I .output_async_reset = "none";
defparam \A[15]~I .output_power_up = "low";
defparam \A[15]~I .output_register_mode = "none";
defparam \A[15]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X8_Y4_N10
cycloneii_lcell_comb \ULA1|ULA7|INVA_xor_A (
// Equation(s):
// \ULA1|ULA7|INVA_xor_A~combout  = \INVA~combout  $ (((\ENA~combout  & \A~combout [15])))

	.dataa(vcc),
	.datab(\ENA~combout ),
	.datac(\INVA~combout ),
	.datad(\A~combout [15]),
	.cin(gnd),
	.combout(\ULA1|ULA7|INVA_xor_A~combout ),
	.cout());
// synopsys translate_off
defparam \ULA1|ULA7|INVA_xor_A .lut_mask = 16'h3CF0;
defparam \ULA1|ULA7|INVA_xor_A .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y4_N4
cycloneii_lcell_comb \ULA1|ULA7|full_adder|inst2 (
// Equation(s):
// \ULA1|ULA7|full_adder|inst2~combout  = (\ULA2|ULA1|DECODER|nI0_and_nI1~0_combout  & ((\ULA1|ULA7|BENB~combout  & ((\ULA1|ULA6|full_adder|inst2~combout ) # (\ULA1|ULA7|INVA_xor_A~combout ))) # (!\ULA1|ULA7|BENB~combout  & 
// (\ULA1|ULA6|full_adder|inst2~combout  & \ULA1|ULA7|INVA_xor_A~combout ))))

	.dataa(\ULA1|ULA7|BENB~combout ),
	.datab(\ULA2|ULA1|DECODER|nI0_and_nI1~0_combout ),
	.datac(\ULA1|ULA6|full_adder|inst2~combout ),
	.datad(\ULA1|ULA7|INVA_xor_A~combout ),
	.cin(gnd),
	.combout(\ULA1|ULA7|full_adder|inst2~combout ),
	.cout());
// synopsys translate_off
defparam \ULA1|ULA7|full_adder|inst2 .lut_mask = 16'hC880;
defparam \ULA1|ULA7|full_adder|inst2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_J4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \B[16]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\B~combout [16]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(B[16]));
// synopsys translate_off
defparam \B[16]~I .input_async_reset = "none";
defparam \B[16]~I .input_power_up = "low";
defparam \B[16]~I .input_register_mode = "none";
defparam \B[16]~I .input_sync_reset = "none";
defparam \B[16]~I .oe_async_reset = "none";
defparam \B[16]~I .oe_power_up = "low";
defparam \B[16]~I .oe_register_mode = "none";
defparam \B[16]~I .oe_sync_reset = "none";
defparam \B[16]~I .operation_mode = "input";
defparam \B[16]~I .output_async_reset = "none";
defparam \B[16]~I .output_power_up = "low";
defparam \B[16]~I .output_register_mode = "none";
defparam \B[16]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X8_Y4_N22
cycloneii_lcell_comb \ULA2|ULA0|BENB (
// Equation(s):
// \ULA2|ULA0|BENB~combout  = (\B~combout [16] & \ENB~combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\B~combout [16]),
	.datad(\ENB~combout ),
	.cin(gnd),
	.combout(\ULA2|ULA0|BENB~combout ),
	.cout());
// synopsys translate_off
defparam \ULA2|ULA0|BENB .lut_mask = 16'hF000;
defparam \ULA2|ULA0|BENB .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y4_N18
cycloneii_lcell_comb \ULA2|ULA0|full_adder|inst2 (
// Equation(s):
// \ULA2|ULA0|full_adder|inst2~combout  = (\ULA2|ULA1|DECODER|nI0_and_nI1~0_combout  & ((\ULA2|ULA0|INVA_xor_A~combout  & ((\ULA1|ULA7|full_adder|inst2~combout ) # (\ULA2|ULA0|BENB~combout ))) # (!\ULA2|ULA0|INVA_xor_A~combout  & 
// (\ULA1|ULA7|full_adder|inst2~combout  & \ULA2|ULA0|BENB~combout ))))

	.dataa(\ULA2|ULA0|INVA_xor_A~combout ),
	.datab(\ULA2|ULA1|DECODER|nI0_and_nI1~0_combout ),
	.datac(\ULA1|ULA7|full_adder|inst2~combout ),
	.datad(\ULA2|ULA0|BENB~combout ),
	.cin(gnd),
	.combout(\ULA2|ULA0|full_adder|inst2~combout ),
	.cout());
// synopsys translate_off
defparam \ULA2|ULA0|full_adder|inst2 .lut_mask = 16'hC880;
defparam \ULA2|ULA0|full_adder|inst2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y4_N26
cycloneii_lcell_comb \ULA2|ULA1|or~0 (
// Equation(s):
// \ULA2|ULA1|or~0_combout  = (\ULA2|ULA1|BENB~combout  & (!\F0~combout  & ((\ULA2|ULA1|INVA_xor_A~combout ) # (\F1~combout )))) # (!\ULA2|ULA1|BENB~combout  & ((\F1~combout  & (\ULA2|ULA1|INVA_xor_A~combout  & !\F0~combout )) # (!\F1~combout  & 
// ((\F0~combout )))))

	.dataa(\ULA2|ULA1|INVA_xor_A~combout ),
	.datab(\ULA2|ULA1|BENB~combout ),
	.datac(\F1~combout ),
	.datad(\F0~combout ),
	.cin(gnd),
	.combout(\ULA2|ULA1|or~0_combout ),
	.cout());
// synopsys translate_off
defparam \ULA2|ULA1|or~0 .lut_mask = 16'h03E8;
defparam \ULA2|ULA1|or~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y4_N12
cycloneii_lcell_comb \ULA2|ULA1|or~1 (
// Equation(s):
// \ULA2|ULA1|or~1_combout  = (\ULA2|ULA1|or~0_combout ) # (\ULA2|ULA0|full_adder|inst2~combout  $ (\ULA2|ULA1|INVA_xor_A~combout  $ (\ULA2|ULA1|BENB~combout )))

	.dataa(\ULA2|ULA0|full_adder|inst2~combout ),
	.datab(\ULA2|ULA1|or~0_combout ),
	.datac(\ULA2|ULA1|INVA_xor_A~combout ),
	.datad(\ULA2|ULA1|BENB~combout ),
	.cin(gnd),
	.combout(\ULA2|ULA1|or~1_combout ),
	.cout());
// synopsys translate_off
defparam \ULA2|ULA1|or~1 .lut_mask = 16'hEDDE;
defparam \ULA2|ULA1|or~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_T6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \A[16]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\A~combout [16]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(A[16]));
// synopsys translate_off
defparam \A[16]~I .input_async_reset = "none";
defparam \A[16]~I .input_power_up = "low";
defparam \A[16]~I .input_register_mode = "none";
defparam \A[16]~I .input_sync_reset = "none";
defparam \A[16]~I .oe_async_reset = "none";
defparam \A[16]~I .oe_power_up = "low";
defparam \A[16]~I .oe_register_mode = "none";
defparam \A[16]~I .oe_sync_reset = "none";
defparam \A[16]~I .operation_mode = "input";
defparam \A[16]~I .output_async_reset = "none";
defparam \A[16]~I .output_power_up = "low";
defparam \A[16]~I .output_register_mode = "none";
defparam \A[16]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X8_Y4_N16
cycloneii_lcell_comb \ULA2|ULA0|INVA_xor_A (
// Equation(s):
// \ULA2|ULA0|INVA_xor_A~combout  = \INVA~combout  $ (((\A~combout [16] & \ENA~combout )))

	.dataa(vcc),
	.datab(\A~combout [16]),
	.datac(\INVA~combout ),
	.datad(\ENA~combout ),
	.cin(gnd),
	.combout(\ULA2|ULA0|INVA_xor_A~combout ),
	.cout());
// synopsys translate_off
defparam \ULA2|ULA0|INVA_xor_A .lut_mask = 16'h3CF0;
defparam \ULA2|ULA0|INVA_xor_A .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y4_N30
cycloneii_lcell_comb \ULA2|ULA0|or~0 (
// Equation(s):
// \ULA2|ULA0|or~0_combout  = (\ULA2|ULA0|BENB~combout  & (!\F0~combout  & ((\F1~combout ) # (\ULA2|ULA0|INVA_xor_A~combout )))) # (!\ULA2|ULA0|BENB~combout  & ((\F1~combout  & (\ULA2|ULA0|INVA_xor_A~combout  & !\F0~combout )) # (!\F1~combout  & 
// ((\F0~combout )))))

	.dataa(\ULA2|ULA0|BENB~combout ),
	.datab(\F1~combout ),
	.datac(\ULA2|ULA0|INVA_xor_A~combout ),
	.datad(\F0~combout ),
	.cin(gnd),
	.combout(\ULA2|ULA0|or~0_combout ),
	.cout());
// synopsys translate_off
defparam \ULA2|ULA0|or~0 .lut_mask = 16'h11E8;
defparam \ULA2|ULA0|or~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y4_N0
cycloneii_lcell_comb \ULA2|ULA0|or~1 (
// Equation(s):
// \ULA2|ULA0|or~1_combout  = (\ULA2|ULA0|or~0_combout ) # (\ULA2|ULA0|INVA_xor_A~combout  $ (\ULA1|ULA7|full_adder|inst2~combout  $ (\ULA2|ULA0|BENB~combout )))

	.dataa(\ULA2|ULA0|INVA_xor_A~combout ),
	.datab(\ULA2|ULA0|or~0_combout ),
	.datac(\ULA1|ULA7|full_adder|inst2~combout ),
	.datad(\ULA2|ULA0|BENB~combout ),
	.cin(gnd),
	.combout(\ULA2|ULA0|or~1_combout ),
	.cout());
// synopsys translate_off
defparam \ULA2|ULA0|or~1 .lut_mask = 16'hEDDE;
defparam \ULA2|ULA0|or~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_T8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \B[15]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\B~combout [15]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(B[15]));
// synopsys translate_off
defparam \B[15]~I .input_async_reset = "none";
defparam \B[15]~I .input_power_up = "low";
defparam \B[15]~I .input_register_mode = "none";
defparam \B[15]~I .input_sync_reset = "none";
defparam \B[15]~I .oe_async_reset = "none";
defparam \B[15]~I .oe_power_up = "low";
defparam \B[15]~I .oe_register_mode = "none";
defparam \B[15]~I .oe_sync_reset = "none";
defparam \B[15]~I .operation_mode = "input";
defparam \B[15]~I .output_async_reset = "none";
defparam \B[15]~I .output_power_up = "low";
defparam \B[15]~I .output_register_mode = "none";
defparam \B[15]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X8_Y4_N24
cycloneii_lcell_comb \ULA1|ULA7|BENB (
// Equation(s):
// \ULA1|ULA7|BENB~combout  = (\B~combout [15] & \ENB~combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\B~combout [15]),
	.datad(\ENB~combout ),
	.cin(gnd),
	.combout(\ULA1|ULA7|BENB~combout ),
	.cout());
// synopsys translate_off
defparam \ULA1|ULA7|BENB .lut_mask = 16'hF000;
defparam \ULA1|ULA7|BENB .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y4_N2
cycloneii_lcell_comb \ULA1|ULA7|or~0 (
// Equation(s):
// \ULA1|ULA7|or~0_combout  = (\F1~combout  & (!\F0~combout  & ((\ULA1|ULA7|INVA_xor_A~combout ) # (\ULA1|ULA7|BENB~combout )))) # (!\F1~combout  & ((\ULA1|ULA7|BENB~combout  & (\ULA1|ULA7|INVA_xor_A~combout  & !\F0~combout )) # (!\ULA1|ULA7|BENB~combout  & 
// ((\F0~combout )))))

	.dataa(\ULA1|ULA7|INVA_xor_A~combout ),
	.datab(\F1~combout ),
	.datac(\ULA1|ULA7|BENB~combout ),
	.datad(\F0~combout ),
	.cin(gnd),
	.combout(\ULA1|ULA7|or~0_combout ),
	.cout());
// synopsys translate_off
defparam \ULA1|ULA7|or~0 .lut_mask = 16'h03E8;
defparam \ULA1|ULA7|or~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y4_N20
cycloneii_lcell_comb \ULA1|ULA7|or~1 (
// Equation(s):
// \ULA1|ULA7|or~1_combout  = (\ULA1|ULA7|or~0_combout ) # (\ULA1|ULA7|BENB~combout  $ (\ULA1|ULA6|full_adder|inst2~combout  $ (\ULA1|ULA7|INVA_xor_A~combout )))

	.dataa(\ULA1|ULA7|BENB~combout ),
	.datab(\ULA1|ULA7|or~0_combout ),
	.datac(\ULA1|ULA6|full_adder|inst2~combout ),
	.datad(\ULA1|ULA7|INVA_xor_A~combout ),
	.cin(gnd),
	.combout(\ULA1|ULA7|or~1_combout ),
	.cout());
// synopsys translate_off
defparam \ULA1|ULA7|or~1 .lut_mask = 16'hEDDE;
defparam \ULA1|ULA7|or~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y5_N2
cycloneii_lcell_comb \ULA1|ULA6|or~0 (
// Equation(s):
// \ULA1|ULA6|or~0_combout  = (\ULA1|ULA6|BENB~combout  & (!\F0~combout  & ((\ULA1|ULA6|INVA_xor_A~combout ) # (\F1~combout )))) # (!\ULA1|ULA6|BENB~combout  & ((\F1~combout  & (\ULA1|ULA6|INVA_xor_A~combout  & !\F0~combout )) # (!\F1~combout  & 
// ((\F0~combout )))))

	.dataa(\ULA1|ULA6|INVA_xor_A~combout ),
	.datab(\ULA1|ULA6|BENB~combout ),
	.datac(\F1~combout ),
	.datad(\F0~combout ),
	.cin(gnd),
	.combout(\ULA1|ULA6|or~0_combout ),
	.cout());
// synopsys translate_off
defparam \ULA1|ULA6|or~0 .lut_mask = 16'h03E8;
defparam \ULA1|ULA6|or~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_C2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \A[14]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\A~combout [14]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(A[14]));
// synopsys translate_off
defparam \A[14]~I .input_async_reset = "none";
defparam \A[14]~I .input_power_up = "low";
defparam \A[14]~I .input_register_mode = "none";
defparam \A[14]~I .input_sync_reset = "none";
defparam \A[14]~I .oe_async_reset = "none";
defparam \A[14]~I .oe_power_up = "low";
defparam \A[14]~I .oe_register_mode = "none";
defparam \A[14]~I .oe_sync_reset = "none";
defparam \A[14]~I .operation_mode = "input";
defparam \A[14]~I .output_async_reset = "none";
defparam \A[14]~I .output_power_up = "low";
defparam \A[14]~I .output_register_mode = "none";
defparam \A[14]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X8_Y5_N6
cycloneii_lcell_comb \ULA1|ULA6|INVA_xor_A (
// Equation(s):
// \ULA1|ULA6|INVA_xor_A~combout  = \INVA~combout  $ (((\ENA~combout  & \A~combout [14])))

	.dataa(\ENA~combout ),
	.datab(\A~combout [14]),
	.datac(\INVA~combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\ULA1|ULA6|INVA_xor_A~combout ),
	.cout());
// synopsys translate_off
defparam \ULA1|ULA6|INVA_xor_A .lut_mask = 16'h7878;
defparam \ULA1|ULA6|INVA_xor_A .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y5_N4
cycloneii_lcell_comb \ULA1|ULA6|or~1 (
// Equation(s):
// \ULA1|ULA6|or~1_combout  = (\ULA1|ULA6|or~0_combout ) # (\ULA1|ULA5|full_adder|inst2~combout  $ (\ULA1|ULA6|BENB~combout  $ (\ULA1|ULA6|INVA_xor_A~combout )))

	.dataa(\ULA1|ULA5|full_adder|inst2~combout ),
	.datab(\ULA1|ULA6|BENB~combout ),
	.datac(\ULA1|ULA6|or~0_combout ),
	.datad(\ULA1|ULA6|INVA_xor_A~combout ),
	.cin(gnd),
	.combout(\ULA1|ULA6|or~1_combout ),
	.cout());
// synopsys translate_off
defparam \ULA1|ULA6|or~1 .lut_mask = 16'hF9F6;
defparam \ULA1|ULA6|or~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y5_N22
cycloneii_lcell_comb \ULA1|ULA5|or~0 (
// Equation(s):
// \ULA1|ULA5|or~0_combout  = (\ULA1|ULA5|BENB~combout  & (!\F0~combout  & ((\ULA1|ULA5|INVA_xor_A~combout ) # (\F1~combout )))) # (!\ULA1|ULA5|BENB~combout  & ((\F1~combout  & (\ULA1|ULA5|INVA_xor_A~combout  & !\F0~combout )) # (!\F1~combout  & 
// ((\F0~combout )))))

	.dataa(\ULA1|ULA5|INVA_xor_A~combout ),
	.datab(\ULA1|ULA5|BENB~combout ),
	.datac(\F1~combout ),
	.datad(\F0~combout ),
	.cin(gnd),
	.combout(\ULA1|ULA5|or~0_combout ),
	.cout());
// synopsys translate_off
defparam \ULA1|ULA5|or~0 .lut_mask = 16'h03E8;
defparam \ULA1|ULA5|or~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y5_N24
cycloneii_lcell_comb \ULA1|ULA5|or~1 (
// Equation(s):
// \ULA1|ULA5|or~1_combout  = (\ULA1|ULA5|or~0_combout ) # (\ULA1|ULA5|INVA_xor_A~combout  $ (\ULA1|ULA4|full_adder|inst2~combout  $ (\ULA1|ULA5|BENB~combout )))

	.dataa(\ULA1|ULA5|INVA_xor_A~combout ),
	.datab(\ULA1|ULA5|or~0_combout ),
	.datac(\ULA1|ULA4|full_adder|inst2~combout ),
	.datad(\ULA1|ULA5|BENB~combout ),
	.cin(gnd),
	.combout(\ULA1|ULA5|or~1_combout ),
	.cout());
// synopsys translate_off
defparam \ULA1|ULA5|or~1 .lut_mask = 16'hEDDE;
defparam \ULA1|ULA5|or~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y6_N20
cycloneii_lcell_comb \ULA1|ULA4|or~0 (
// Equation(s):
// \ULA1|ULA4|or~0_combout  = (\F0~combout  & (((!\F1~combout  & !\ULA1|ULA4|BENB~combout )))) # (!\F0~combout  & ((\ULA1|ULA4|INVA_xor_A~combout  & ((\F1~combout ) # (\ULA1|ULA4|BENB~combout ))) # (!\ULA1|ULA4|INVA_xor_A~combout  & (\F1~combout  & 
// \ULA1|ULA4|BENB~combout ))))

	.dataa(\ULA1|ULA4|INVA_xor_A~combout ),
	.datab(\F0~combout ),
	.datac(\F1~combout ),
	.datad(\ULA1|ULA4|BENB~combout ),
	.cin(gnd),
	.combout(\ULA1|ULA4|or~0_combout ),
	.cout());
// synopsys translate_off
defparam \ULA1|ULA4|or~0 .lut_mask = 16'h322C;
defparam \ULA1|ULA4|or~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y6_N12
cycloneii_lcell_comb \ULA1|ULA4|INVA_xor_A (
// Equation(s):
// \ULA1|ULA4|INVA_xor_A~combout  = \INVA~combout  $ (((\A~combout [12] & \ENA~combout )))

	.dataa(\A~combout [12]),
	.datab(\ENA~combout ),
	.datac(vcc),
	.datad(\INVA~combout ),
	.cin(gnd),
	.combout(\ULA1|ULA4|INVA_xor_A~combout ),
	.cout());
// synopsys translate_off
defparam \ULA1|ULA4|INVA_xor_A .lut_mask = 16'h7788;
defparam \ULA1|ULA4|INVA_xor_A .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y6_N14
cycloneii_lcell_comb \ULA1|ULA4|or~1 (
// Equation(s):
// \ULA1|ULA4|or~1_combout  = (\ULA1|ULA4|or~0_combout ) # (\ULA1|ULA4|BENB~combout  $ (\ULA1|ULA3|full_adder|inst2~combout  $ (\ULA1|ULA4|INVA_xor_A~combout )))

	.dataa(\ULA1|ULA4|or~0_combout ),
	.datab(\ULA1|ULA4|BENB~combout ),
	.datac(\ULA1|ULA3|full_adder|inst2~combout ),
	.datad(\ULA1|ULA4|INVA_xor_A~combout ),
	.cin(gnd),
	.combout(\ULA1|ULA4|or~1_combout ),
	.cout());
// synopsys translate_off
defparam \ULA1|ULA4|or~1 .lut_mask = 16'hEBBE;
defparam \ULA1|ULA4|or~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y6_N16
cycloneii_lcell_comb \ULA1|ULA3|or~0 (
// Equation(s):
// \ULA1|ULA3|or~0_combout  = (\F0~combout  & (((!\F1~combout  & !\ULA1|ULA3|BENB~combout )))) # (!\F0~combout  & ((\ULA1|ULA3|INVA_xor_A~combout  & ((\F1~combout ) # (\ULA1|ULA3|BENB~combout ))) # (!\ULA1|ULA3|INVA_xor_A~combout  & (\F1~combout  & 
// \ULA1|ULA3|BENB~combout ))))

	.dataa(\ULA1|ULA3|INVA_xor_A~combout ),
	.datab(\F0~combout ),
	.datac(\F1~combout ),
	.datad(\ULA1|ULA3|BENB~combout ),
	.cin(gnd),
	.combout(\ULA1|ULA3|or~0_combout ),
	.cout());
// synopsys translate_off
defparam \ULA1|ULA3|or~0 .lut_mask = 16'h322C;
defparam \ULA1|ULA3|or~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y6_N6
cycloneii_lcell_comb \ULA1|ULA3|INVA_xor_A (
// Equation(s):
// \ULA1|ULA3|INVA_xor_A~combout  = \INVA~combout  $ (((\A~combout [11] & \ENA~combout )))

	.dataa(\A~combout [11]),
	.datab(\ENA~combout ),
	.datac(vcc),
	.datad(\INVA~combout ),
	.cin(gnd),
	.combout(\ULA1|ULA3|INVA_xor_A~combout ),
	.cout());
// synopsys translate_off
defparam \ULA1|ULA3|INVA_xor_A .lut_mask = 16'h7788;
defparam \ULA1|ULA3|INVA_xor_A .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y6_N10
cycloneii_lcell_comb \ULA1|ULA3|or~1 (
// Equation(s):
// \ULA1|ULA3|or~1_combout  = (\ULA1|ULA3|or~0_combout ) # (\ULA1|ULA3|BENB~combout  $ (\ULA1|ULA2|full_adder|inst2~combout  $ (\ULA1|ULA3|INVA_xor_A~combout )))

	.dataa(\ULA1|ULA3|or~0_combout ),
	.datab(\ULA1|ULA3|BENB~combout ),
	.datac(\ULA1|ULA2|full_adder|inst2~combout ),
	.datad(\ULA1|ULA3|INVA_xor_A~combout ),
	.cin(gnd),
	.combout(\ULA1|ULA3|or~1_combout ),
	.cout());
// synopsys translate_off
defparam \ULA1|ULA3|or~1 .lut_mask = 16'hEBBE;
defparam \ULA1|ULA3|or~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y11_N10
cycloneii_lcell_comb \ULA1|ULA2|BENB (
// Equation(s):
// \ULA1|ULA2|BENB~combout  = (\B~combout [10] & \ENB~combout )

	.dataa(\B~combout [10]),
	.datab(vcc),
	.datac(\ENB~combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\ULA1|ULA2|BENB~combout ),
	.cout());
// synopsys translate_off
defparam \ULA1|ULA2|BENB .lut_mask = 16'hA0A0;
defparam \ULA1|ULA2|BENB .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y11_N22
cycloneii_lcell_comb \ULA1|ULA1|full_adder|inst2 (
// Equation(s):
// \ULA1|ULA1|full_adder|inst2~combout  = (\ULA1|ULA1|full_adder|inst1~combout ) # (\ULA1|ULA1|full_adder|inst~2_combout )

	.dataa(vcc),
	.datab(\ULA1|ULA1|full_adder|inst1~combout ),
	.datac(\ULA1|ULA1|full_adder|inst~2_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\ULA1|ULA1|full_adder|inst2~combout ),
	.cout());
// synopsys translate_off
defparam \ULA1|ULA1|full_adder|inst2 .lut_mask = 16'hFCFC;
defparam \ULA1|ULA1|full_adder|inst2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y11_N4
cycloneii_lcell_comb \ULA1|ULA2|or~0 (
// Equation(s):
// \ULA1|ULA2|or~0_combout  = (\F0~combout  & (((!\F1~combout  & !\ULA1|ULA2|BENB~combout )))) # (!\F0~combout  & ((\ULA1|ULA2|INVA_xor_A~combout  & ((\F1~combout ) # (\ULA1|ULA2|BENB~combout ))) # (!\ULA1|ULA2|INVA_xor_A~combout  & (\F1~combout  & 
// \ULA1|ULA2|BENB~combout ))))

	.dataa(\F0~combout ),
	.datab(\ULA1|ULA2|INVA_xor_A~combout ),
	.datac(\F1~combout ),
	.datad(\ULA1|ULA2|BENB~combout ),
	.cin(gnd),
	.combout(\ULA1|ULA2|or~0_combout ),
	.cout());
// synopsys translate_off
defparam \ULA1|ULA2|or~0 .lut_mask = 16'h544A;
defparam \ULA1|ULA2|or~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y11_N6
cycloneii_lcell_comb \ULA1|ULA2|or~1 (
// Equation(s):
// \ULA1|ULA2|or~1_combout  = (\ULA1|ULA2|or~0_combout ) # (\ULA1|ULA2|BENB~combout  $ (\ULA1|ULA1|full_adder|inst2~combout  $ (\ULA1|ULA2|INVA_xor_A~combout )))

	.dataa(\ULA1|ULA2|BENB~combout ),
	.datab(\ULA1|ULA1|full_adder|inst2~combout ),
	.datac(\ULA1|ULA2|or~0_combout ),
	.datad(\ULA1|ULA2|INVA_xor_A~combout ),
	.cin(gnd),
	.combout(\ULA1|ULA2|or~1_combout ),
	.cout());
// synopsys translate_off
defparam \ULA1|ULA2|or~1 .lut_mask = 16'hF9F6;
defparam \ULA1|ULA2|or~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y11_N0
cycloneii_lcell_comb \ULA1|ULA1|BENB (
// Equation(s):
// \ULA1|ULA1|BENB~combout  = (\B~combout [9] & \ENB~combout )

	.dataa(\B~combout [9]),
	.datab(vcc),
	.datac(\ENB~combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\ULA1|ULA1|BENB~combout ),
	.cout());
// synopsys translate_off
defparam \ULA1|ULA1|BENB .lut_mask = 16'hA0A0;
defparam \ULA1|ULA1|BENB .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y11_N2
cycloneii_lcell_comb \ULA1|ULA1|or~0 (
// Equation(s):
// \ULA1|ULA1|or~0_combout  = (\F0~combout  & (((!\F1~combout  & !\ULA1|ULA1|BENB~combout )))) # (!\F0~combout  & ((\ULA1|ULA1|INVA_xor_A~combout  & ((\F1~combout ) # (\ULA1|ULA1|BENB~combout ))) # (!\ULA1|ULA1|INVA_xor_A~combout  & (\F1~combout  & 
// \ULA1|ULA1|BENB~combout ))))

	.dataa(\ULA1|ULA1|INVA_xor_A~combout ),
	.datab(\F0~combout ),
	.datac(\F1~combout ),
	.datad(\ULA1|ULA1|BENB~combout ),
	.cin(gnd),
	.combout(\ULA1|ULA1|or~0_combout ),
	.cout());
// synopsys translate_off
defparam \ULA1|ULA1|or~0 .lut_mask = 16'h322C;
defparam \ULA1|ULA1|or~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y11_N20
cycloneii_lcell_comb \ULA1|ULA0|full_adder|inst2 (
// Equation(s):
// \ULA1|ULA0|full_adder|inst2~combout  = (\ULA2|ULA1|DECODER|nI0_and_nI1~0_combout  & ((\ULA1|ULA0|INVA_xor_A~combout  & ((\ULA1|ULA0|BENB~combout ) # (\ULA0|ULA7|full_adder|inst2~2_combout ))) # (!\ULA1|ULA0|INVA_xor_A~combout  & (\ULA1|ULA0|BENB~combout  
// & \ULA0|ULA7|full_adder|inst2~2_combout ))))

	.dataa(\ULA1|ULA0|INVA_xor_A~combout ),
	.datab(\ULA1|ULA0|BENB~combout ),
	.datac(\ULA2|ULA1|DECODER|nI0_and_nI1~0_combout ),
	.datad(\ULA0|ULA7|full_adder|inst2~2_combout ),
	.cin(gnd),
	.combout(\ULA1|ULA0|full_adder|inst2~combout ),
	.cout());
// synopsys translate_off
defparam \ULA1|ULA0|full_adder|inst2 .lut_mask = 16'hE080;
defparam \ULA1|ULA0|full_adder|inst2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y11_N6
cycloneii_lcell_comb \ULA1|ULA1|or~1 (
// Equation(s):
// \ULA1|ULA1|or~1_combout  = (\ULA1|ULA1|or~0_combout ) # (\ULA1|ULA1|INVA_xor_A~combout  $ (\ULA1|ULA0|full_adder|inst2~combout  $ (\ULA1|ULA1|BENB~combout )))

	.dataa(\ULA1|ULA1|INVA_xor_A~combout ),
	.datab(\ULA1|ULA1|or~0_combout ),
	.datac(\ULA1|ULA0|full_adder|inst2~combout ),
	.datad(\ULA1|ULA1|BENB~combout ),
	.cin(gnd),
	.combout(\ULA1|ULA1|or~1_combout ),
	.cout());
// synopsys translate_off
defparam \ULA1|ULA1|or~1 .lut_mask = 16'hEDDE;
defparam \ULA1|ULA1|or~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y11_N16
cycloneii_lcell_comb \ULA1|ULA0|or~0 (
// Equation(s):
// \ULA1|ULA0|or~0_combout  = (\F0~combout  & (((!\F1~combout  & !\ULA1|ULA0|BENB~combout )))) # (!\F0~combout  & ((\ULA1|ULA0|INVA_xor_A~combout  & ((\F1~combout ) # (\ULA1|ULA0|BENB~combout ))) # (!\ULA1|ULA0|INVA_xor_A~combout  & (\F1~combout  & 
// \ULA1|ULA0|BENB~combout ))))

	.dataa(\ULA1|ULA0|INVA_xor_A~combout ),
	.datab(\F0~combout ),
	.datac(\F1~combout ),
	.datad(\ULA1|ULA0|BENB~combout ),
	.cin(gnd),
	.combout(\ULA1|ULA0|or~0_combout ),
	.cout());
// synopsys translate_off
defparam \ULA1|ULA0|or~0 .lut_mask = 16'h322C;
defparam \ULA1|ULA0|or~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y11_N26
cycloneii_lcell_comb \ULA1|ULA0|or~1 (
// Equation(s):
// \ULA1|ULA0|or~1_combout  = (\ULA1|ULA0|or~0_combout ) # (\ULA1|ULA0|BENB~combout  $ (\ULA1|ULA0|INVA_xor_A~combout  $ (\ULA0|ULA7|full_adder|inst2~2_combout )))

	.dataa(\ULA1|ULA0|or~0_combout ),
	.datab(\ULA1|ULA0|BENB~combout ),
	.datac(\ULA1|ULA0|INVA_xor_A~combout ),
	.datad(\ULA0|ULA7|full_adder|inst2~2_combout ),
	.cin(gnd),
	.combout(\ULA1|ULA0|or~1_combout ),
	.cout());
// synopsys translate_off
defparam \ULA1|ULA0|or~1 .lut_mask = 16'hEBBE;
defparam \ULA1|ULA0|or~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_A6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \A[6]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\A~combout [6]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(A[6]));
// synopsys translate_off
defparam \A[6]~I .input_async_reset = "none";
defparam \A[6]~I .input_power_up = "low";
defparam \A[6]~I .input_register_mode = "none";
defparam \A[6]~I .input_sync_reset = "none";
defparam \A[6]~I .oe_async_reset = "none";
defparam \A[6]~I .oe_power_up = "low";
defparam \A[6]~I .oe_register_mode = "none";
defparam \A[6]~I .oe_sync_reset = "none";
defparam \A[6]~I .operation_mode = "input";
defparam \A[6]~I .output_async_reset = "none";
defparam \A[6]~I .output_power_up = "low";
defparam \A[6]~I .output_register_mode = "none";
defparam \A[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X15_Y13_N18
cycloneii_lcell_comb \ULA0|ULA6|INVA_xor_A (
// Equation(s):
// \ULA0|ULA6|INVA_xor_A~combout  = \INVA~combout  $ (((\ENA~combout  & \A~combout [6])))

	.dataa(\ENA~combout ),
	.datab(vcc),
	.datac(\A~combout [6]),
	.datad(\INVA~combout ),
	.cin(gnd),
	.combout(\ULA0|ULA6|INVA_xor_A~combout ),
	.cout());
// synopsys translate_off
defparam \ULA0|ULA6|INVA_xor_A .lut_mask = 16'h5FA0;
defparam \ULA0|ULA6|INVA_xor_A .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y13_N6
cycloneii_lcell_comb \ULA0|ULA6|full_adder|inst1 (
// Equation(s):
// \ULA0|ULA6|full_adder|inst1~combout  = (\B~combout [6] & (\ULA0|ULA6|INVA_xor_A~combout  & (\ENB~combout  & \ULA2|ULA1|DECODER|nI0_and_nI1~0_combout )))

	.dataa(\B~combout [6]),
	.datab(\ULA0|ULA6|INVA_xor_A~combout ),
	.datac(\ENB~combout ),
	.datad(\ULA2|ULA1|DECODER|nI0_and_nI1~0_combout ),
	.cin(gnd),
	.combout(\ULA0|ULA6|full_adder|inst1~combout ),
	.cout());
// synopsys translate_off
defparam \ULA0|ULA6|full_adder|inst1 .lut_mask = 16'h8000;
defparam \ULA0|ULA6|full_adder|inst1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_F9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \A[5]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\A~combout [5]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(A[5]));
// synopsys translate_off
defparam \A[5]~I .input_async_reset = "none";
defparam \A[5]~I .input_power_up = "low";
defparam \A[5]~I .input_register_mode = "none";
defparam \A[5]~I .input_sync_reset = "none";
defparam \A[5]~I .oe_async_reset = "none";
defparam \A[5]~I .oe_power_up = "low";
defparam \A[5]~I .oe_register_mode = "none";
defparam \A[5]~I .oe_sync_reset = "none";
defparam \A[5]~I .operation_mode = "input";
defparam \A[5]~I .output_async_reset = "none";
defparam \A[5]~I .output_power_up = "low";
defparam \A[5]~I .output_register_mode = "none";
defparam \A[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X17_Y13_N6
cycloneii_lcell_comb \ULA0|ULA5|INVA_xor_A (
// Equation(s):
// \ULA0|ULA5|INVA_xor_A~combout  = \INVA~combout  $ (((\ENA~combout  & \A~combout [5])))

	.dataa(vcc),
	.datab(\ENA~combout ),
	.datac(\INVA~combout ),
	.datad(\A~combout [5]),
	.cin(gnd),
	.combout(\ULA0|ULA5|INVA_xor_A~combout ),
	.cout());
// synopsys translate_off
defparam \ULA0|ULA5|INVA_xor_A .lut_mask = 16'h3CF0;
defparam \ULA0|ULA5|INVA_xor_A .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y13_N28
cycloneii_lcell_comb \ULA0|ULA5|full_adder|inst~4 (
// Equation(s):
// \ULA0|ULA5|full_adder|inst~4_combout  = (\F1~combout  & (\F0~combout  & (\ULA0|ULA5|BENB~combout  $ (\ULA0|ULA5|INVA_xor_A~combout ))))

	.dataa(\ULA0|ULA5|BENB~combout ),
	.datab(\F1~combout ),
	.datac(\F0~combout ),
	.datad(\ULA0|ULA5|INVA_xor_A~combout ),
	.cin(gnd),
	.combout(\ULA0|ULA5|full_adder|inst~4_combout ),
	.cout());
// synopsys translate_off
defparam \ULA0|ULA5|full_adder|inst~4 .lut_mask = 16'h4080;
defparam \ULA0|ULA5|full_adder|inst~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y13_N4
cycloneii_lcell_comb \ULA0|ULA6|full_adder|inst~0 (
// Equation(s):
// \ULA0|ULA6|full_adder|inst~0_combout  = (\ULA2|ULA1|DECODER|nI0_and_nI1~0_combout  & (\ULA0|ULA6|INVA_xor_A~combout  $ (((\B~combout [6] & \ENB~combout )))))

	.dataa(\B~combout [6]),
	.datab(\ULA0|ULA6|INVA_xor_A~combout ),
	.datac(\ENB~combout ),
	.datad(\ULA2|ULA1|DECODER|nI0_and_nI1~0_combout ),
	.cin(gnd),
	.combout(\ULA0|ULA6|full_adder|inst~0_combout ),
	.cout());
// synopsys translate_off
defparam \ULA0|ULA6|full_adder|inst~0 .lut_mask = 16'h6C00;
defparam \ULA0|ULA6|full_adder|inst~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_G13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \B[4]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\B~combout [4]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(B[4]));
// synopsys translate_off
defparam \B[4]~I .input_async_reset = "none";
defparam \B[4]~I .input_power_up = "low";
defparam \B[4]~I .input_register_mode = "none";
defparam \B[4]~I .input_sync_reset = "none";
defparam \B[4]~I .oe_async_reset = "none";
defparam \B[4]~I .oe_power_up = "low";
defparam \B[4]~I .oe_register_mode = "none";
defparam \B[4]~I .oe_sync_reset = "none";
defparam \B[4]~I .operation_mode = "input";
defparam \B[4]~I .output_async_reset = "none";
defparam \B[4]~I .output_power_up = "low";
defparam \B[4]~I .output_register_mode = "none";
defparam \B[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X20_Y11_N2
cycloneii_lcell_comb \ULA0|ULA4|BENB (
// Equation(s):
// \ULA0|ULA4|BENB~combout  = (\ENB~combout  & \B~combout [4])

	.dataa(vcc),
	.datab(vcc),
	.datac(\ENB~combout ),
	.datad(\B~combout [4]),
	.cin(gnd),
	.combout(\ULA0|ULA4|BENB~combout ),
	.cout());
// synopsys translate_off
defparam \ULA0|ULA4|BENB .lut_mask = 16'hF000;
defparam \ULA0|ULA4|BENB .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_A11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \A[4]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\A~combout [4]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(A[4]));
// synopsys translate_off
defparam \A[4]~I .input_async_reset = "none";
defparam \A[4]~I .input_power_up = "low";
defparam \A[4]~I .input_register_mode = "none";
defparam \A[4]~I .input_sync_reset = "none";
defparam \A[4]~I .oe_async_reset = "none";
defparam \A[4]~I .oe_power_up = "low";
defparam \A[4]~I .oe_register_mode = "none";
defparam \A[4]~I .oe_sync_reset = "none";
defparam \A[4]~I .operation_mode = "input";
defparam \A[4]~I .output_async_reset = "none";
defparam \A[4]~I .output_power_up = "low";
defparam \A[4]~I .output_register_mode = "none";
defparam \A[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X20_Y11_N8
cycloneii_lcell_comb \ULA0|ULA4|INVA_xor_A (
// Equation(s):
// \ULA0|ULA4|INVA_xor_A~combout  = \INVA~combout  $ (((\ENA~combout  & \A~combout [4])))

	.dataa(vcc),
	.datab(\INVA~combout ),
	.datac(\ENA~combout ),
	.datad(\A~combout [4]),
	.cin(gnd),
	.combout(\ULA0|ULA4|INVA_xor_A~combout ),
	.cout());
// synopsys translate_off
defparam \ULA0|ULA4|INVA_xor_A .lut_mask = 16'h3CCC;
defparam \ULA0|ULA4|INVA_xor_A .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y11_N6
cycloneii_lcell_comb \ULA0|ULA4|full_adder|inst2~1 (
// Equation(s):
// \ULA0|ULA4|full_adder|inst2~1_combout  = (\ULA2|ULA1|DECODER|nI0_and_nI1~0_combout  & ((\ULA0|ULA4|full_adder|inst2~0_combout  & ((\ULA0|ULA4|BENB~combout ) # (\ULA0|ULA4|INVA_xor_A~combout ))) # (!\ULA0|ULA4|full_adder|inst2~0_combout  & 
// (\ULA0|ULA4|BENB~combout  & \ULA0|ULA4|INVA_xor_A~combout ))))

	.dataa(\ULA0|ULA4|full_adder|inst2~0_combout ),
	.datab(\ULA0|ULA4|BENB~combout ),
	.datac(\ULA0|ULA4|INVA_xor_A~combout ),
	.datad(\ULA2|ULA1|DECODER|nI0_and_nI1~0_combout ),
	.cin(gnd),
	.combout(\ULA0|ULA4|full_adder|inst2~1_combout ),
	.cout());
// synopsys translate_off
defparam \ULA0|ULA4|full_adder|inst2~1 .lut_mask = 16'hE800;
defparam \ULA0|ULA4|full_adder|inst2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y13_N8
cycloneii_lcell_comb \ULA0|ULA6|full_adder|inst (
// Equation(s):
// \ULA0|ULA6|full_adder|inst~combout  = (\ULA0|ULA6|full_adder|inst~0_combout  & ((\ULA0|ULA5|full_adder|inst1~combout ) # ((\ULA0|ULA5|full_adder|inst~4_combout  & \ULA0|ULA4|full_adder|inst2~1_combout ))))

	.dataa(\ULA0|ULA5|full_adder|inst1~combout ),
	.datab(\ULA0|ULA5|full_adder|inst~4_combout ),
	.datac(\ULA0|ULA6|full_adder|inst~0_combout ),
	.datad(\ULA0|ULA4|full_adder|inst2~1_combout ),
	.cin(gnd),
	.combout(\ULA0|ULA6|full_adder|inst~combout ),
	.cout());
// synopsys translate_off
defparam \ULA0|ULA6|full_adder|inst .lut_mask = 16'hE0A0;
defparam \ULA0|ULA6|full_adder|inst .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y13_N14
cycloneii_lcell_comb \ULA0|ULA7|full_adder|inst5 (
// Equation(s):
// \ULA0|ULA7|full_adder|inst5~combout  = \ULA0|ULA7|INVA_xor_A~combout  $ (((\B~combout [7] & \ENB~combout )))

	.dataa(\ULA0|ULA7|INVA_xor_A~combout ),
	.datab(\B~combout [7]),
	.datac(\ENB~combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\ULA0|ULA7|full_adder|inst5~combout ),
	.cout());
// synopsys translate_off
defparam \ULA0|ULA7|full_adder|inst5 .lut_mask = 16'h6A6A;
defparam \ULA0|ULA7|full_adder|inst5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y13_N22
cycloneii_lcell_comb \ULA0|ULA7|or~0 (
// Equation(s):
// \ULA0|ULA7|or~0_combout  = (\F1~combout  & (!\F0~combout  & ((\ULA0|ULA7|INVA_xor_A~combout ) # (\ULA0|ULA7|BENB~combout )))) # (!\F1~combout  & ((\F0~combout  & ((!\ULA0|ULA7|BENB~combout ))) # (!\F0~combout  & (\ULA0|ULA7|INVA_xor_A~combout  & 
// \ULA0|ULA7|BENB~combout ))))

	.dataa(\ULA0|ULA7|INVA_xor_A~combout ),
	.datab(\F1~combout ),
	.datac(\F0~combout ),
	.datad(\ULA0|ULA7|BENB~combout ),
	.cin(gnd),
	.combout(\ULA0|ULA7|or~0_combout ),
	.cout());
// synopsys translate_off
defparam \ULA0|ULA7|or~0 .lut_mask = 16'h0E38;
defparam \ULA0|ULA7|or~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y13_N10
cycloneii_lcell_comb \ULA0|ULA7|or~1 (
// Equation(s):
// \ULA0|ULA7|or~1_combout  = (\ULA0|ULA7|or~0_combout ) # (\ULA0|ULA7|full_adder|inst5~combout  $ (((\ULA0|ULA6|full_adder|inst1~combout ) # (\ULA0|ULA6|full_adder|inst~combout ))))

	.dataa(\ULA0|ULA6|full_adder|inst1~combout ),
	.datab(\ULA0|ULA6|full_adder|inst~combout ),
	.datac(\ULA0|ULA7|full_adder|inst5~combout ),
	.datad(\ULA0|ULA7|or~0_combout ),
	.cin(gnd),
	.combout(\ULA0|ULA7|or~1_combout ),
	.cout());
// synopsys translate_off
defparam \ULA0|ULA7|or~1 .lut_mask = 16'hFF1E;
defparam \ULA0|ULA7|or~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_B4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \B[6]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\B~combout [6]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(B[6]));
// synopsys translate_off
defparam \B[6]~I .input_async_reset = "none";
defparam \B[6]~I .input_power_up = "low";
defparam \B[6]~I .input_register_mode = "none";
defparam \B[6]~I .input_sync_reset = "none";
defparam \B[6]~I .oe_async_reset = "none";
defparam \B[6]~I .oe_power_up = "low";
defparam \B[6]~I .oe_register_mode = "none";
defparam \B[6]~I .oe_sync_reset = "none";
defparam \B[6]~I .operation_mode = "input";
defparam \B[6]~I .output_async_reset = "none";
defparam \B[6]~I .output_power_up = "low";
defparam \B[6]~I .output_register_mode = "none";
defparam \B[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X15_Y13_N20
cycloneii_lcell_comb \ULA0|ULA6|BENB (
// Equation(s):
// \ULA0|ULA6|BENB~combout  = (\ENB~combout  & \B~combout [6])

	.dataa(vcc),
	.datab(\ENB~combout ),
	.datac(\B~combout [6]),
	.datad(vcc),
	.cin(gnd),
	.combout(\ULA0|ULA6|BENB~combout ),
	.cout());
// synopsys translate_off
defparam \ULA0|ULA6|BENB .lut_mask = 16'hC0C0;
defparam \ULA0|ULA6|BENB .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y13_N30
cycloneii_lcell_comb \ULA0|ULA6|or~0 (
// Equation(s):
// \ULA0|ULA6|or~0_combout  = (\ULA0|ULA6|BENB~combout  & (!\F0~combout  & ((\F1~combout ) # (\ULA0|ULA6|INVA_xor_A~combout )))) # (!\ULA0|ULA6|BENB~combout  & ((\F1~combout  & (!\F0~combout  & \ULA0|ULA6|INVA_xor_A~combout )) # (!\F1~combout  & (\F0~combout 
// ))))

	.dataa(\ULA0|ULA6|BENB~combout ),
	.datab(\F1~combout ),
	.datac(\F0~combout ),
	.datad(\ULA0|ULA6|INVA_xor_A~combout ),
	.cin(gnd),
	.combout(\ULA0|ULA6|or~0_combout ),
	.cout());
// synopsys translate_off
defparam \ULA0|ULA6|or~0 .lut_mask = 16'h1E18;
defparam \ULA0|ULA6|or~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y13_N16
cycloneii_lcell_comb \ULA0|ULA5|full_adder|inst2 (
// Equation(s):
// \ULA0|ULA5|full_adder|inst2~combout  = (\ULA0|ULA5|full_adder|inst1~combout ) # ((\ULA0|ULA5|full_adder|inst~4_combout  & \ULA0|ULA4|full_adder|inst2~1_combout ))

	.dataa(\ULA0|ULA5|full_adder|inst1~combout ),
	.datab(\ULA0|ULA5|full_adder|inst~4_combout ),
	.datac(vcc),
	.datad(\ULA0|ULA4|full_adder|inst2~1_combout ),
	.cin(gnd),
	.combout(\ULA0|ULA5|full_adder|inst2~combout ),
	.cout());
// synopsys translate_off
defparam \ULA0|ULA5|full_adder|inst2 .lut_mask = 16'hEEAA;
defparam \ULA0|ULA5|full_adder|inst2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y13_N2
cycloneii_lcell_comb \ULA0|ULA6|or~1 (
// Equation(s):
// \ULA0|ULA6|or~1_combout  = (\ULA0|ULA6|or~0_combout ) # (\ULA0|ULA6|BENB~combout  $ (\ULA0|ULA5|full_adder|inst2~combout  $ (\ULA0|ULA6|INVA_xor_A~combout )))

	.dataa(\ULA0|ULA6|BENB~combout ),
	.datab(\ULA0|ULA6|or~0_combout ),
	.datac(\ULA0|ULA5|full_adder|inst2~combout ),
	.datad(\ULA0|ULA6|INVA_xor_A~combout ),
	.cin(gnd),
	.combout(\ULA0|ULA6|or~1_combout ),
	.cout());
// synopsys translate_off
defparam \ULA0|ULA6|or~1 .lut_mask = 16'hEDDE;
defparam \ULA0|ULA6|or~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y13_N30
cycloneii_lcell_comb \ULA0|ULA5|or~0 (
// Equation(s):
// \ULA0|ULA5|or~0_combout  = (\ULA0|ULA5|BENB~combout  & (!\F0~combout  & ((\F1~combout ) # (\ULA0|ULA5|INVA_xor_A~combout )))) # (!\ULA0|ULA5|BENB~combout  & ((\F0~combout  & (!\F1~combout )) # (!\F0~combout  & (\F1~combout  & \ULA0|ULA5|INVA_xor_A~combout 
// ))))

	.dataa(\ULA0|ULA5|BENB~combout ),
	.datab(\F0~combout ),
	.datac(\F1~combout ),
	.datad(\ULA0|ULA5|INVA_xor_A~combout ),
	.cin(gnd),
	.combout(\ULA0|ULA5|or~0_combout ),
	.cout());
// synopsys translate_off
defparam \ULA0|ULA5|or~0 .lut_mask = 16'h3624;
defparam \ULA0|ULA5|or~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_A12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \B[5]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\B~combout [5]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(B[5]));
// synopsys translate_off
defparam \B[5]~I .input_async_reset = "none";
defparam \B[5]~I .input_power_up = "low";
defparam \B[5]~I .input_register_mode = "none";
defparam \B[5]~I .input_sync_reset = "none";
defparam \B[5]~I .oe_async_reset = "none";
defparam \B[5]~I .oe_power_up = "low";
defparam \B[5]~I .oe_register_mode = "none";
defparam \B[5]~I .oe_sync_reset = "none";
defparam \B[5]~I .operation_mode = "input";
defparam \B[5]~I .output_async_reset = "none";
defparam \B[5]~I .output_power_up = "low";
defparam \B[5]~I .output_register_mode = "none";
defparam \B[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X17_Y13_N12
cycloneii_lcell_comb \ULA0|ULA5|BENB (
// Equation(s):
// \ULA0|ULA5|BENB~combout  = (\ENB~combout  & \B~combout [5])

	.dataa(vcc),
	.datab(vcc),
	.datac(\ENB~combout ),
	.datad(\B~combout [5]),
	.cin(gnd),
	.combout(\ULA0|ULA5|BENB~combout ),
	.cout());
// synopsys translate_off
defparam \ULA0|ULA5|BENB .lut_mask = 16'hF000;
defparam \ULA0|ULA5|BENB .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y13_N0
cycloneii_lcell_comb \ULA0|ULA5|or~1 (
// Equation(s):
// \ULA0|ULA5|or~1_combout  = (\ULA0|ULA5|or~0_combout ) # (\ULA0|ULA5|INVA_xor_A~combout  $ (\ULA0|ULA5|BENB~combout  $ (\ULA0|ULA4|full_adder|inst2~1_combout )))

	.dataa(\ULA0|ULA5|INVA_xor_A~combout ),
	.datab(\ULA0|ULA5|or~0_combout ),
	.datac(\ULA0|ULA5|BENB~combout ),
	.datad(\ULA0|ULA4|full_adder|inst2~1_combout ),
	.cin(gnd),
	.combout(\ULA0|ULA5|or~1_combout ),
	.cout());
// synopsys translate_off
defparam \ULA0|ULA5|or~1 .lut_mask = 16'hEDDE;
defparam \ULA0|ULA5|or~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y11_N26
cycloneii_lcell_comb \ULA0|ULA4|full_adder|inst5 (
// Equation(s):
// \ULA0|ULA4|full_adder|inst5~combout  = \ULA0|ULA4|INVA_xor_A~combout  $ (((\ENB~combout  & \B~combout [4])))

	.dataa(vcc),
	.datab(\ULA0|ULA4|INVA_xor_A~combout ),
	.datac(\ENB~combout ),
	.datad(\B~combout [4]),
	.cin(gnd),
	.combout(\ULA0|ULA4|full_adder|inst5~combout ),
	.cout());
// synopsys translate_off
defparam \ULA0|ULA4|full_adder|inst5 .lut_mask = 16'h3CCC;
defparam \ULA0|ULA4|full_adder|inst5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y11_N0
cycloneii_lcell_comb \ULA0|ULA4|or~0 (
// Equation(s):
// \ULA0|ULA4|or~0_combout  = (\F0~combout  & (!\F1~combout  & ((!\ULA0|ULA4|BENB~combout )))) # (!\F0~combout  & ((\F1~combout  & ((\ULA0|ULA4|INVA_xor_A~combout ) # (\ULA0|ULA4|BENB~combout ))) # (!\F1~combout  & (\ULA0|ULA4|INVA_xor_A~combout  & 
// \ULA0|ULA4|BENB~combout ))))

	.dataa(\F0~combout ),
	.datab(\F1~combout ),
	.datac(\ULA0|ULA4|INVA_xor_A~combout ),
	.datad(\ULA0|ULA4|BENB~combout ),
	.cin(gnd),
	.combout(\ULA0|ULA4|or~0_combout ),
	.cout());
// synopsys translate_off
defparam \ULA0|ULA4|or~0 .lut_mask = 16'h5462;
defparam \ULA0|ULA4|or~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y5_N8
cycloneii_lcell_comb \ULA0|ULA1|BENB (
// Equation(s):
// \ULA0|ULA1|BENB~combout  = (\B~combout [1] & \ENB~combout )

	.dataa(\B~combout [1]),
	.datab(vcc),
	.datac(vcc),
	.datad(\ENB~combout ),
	.cin(gnd),
	.combout(\ULA0|ULA1|BENB~combout ),
	.cout());
// synopsys translate_off
defparam \ULA0|ULA1|BENB .lut_mask = 16'hAA00;
defparam \ULA0|ULA1|BENB .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_K5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \A[1]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\A~combout [1]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(A[1]));
// synopsys translate_off
defparam \A[1]~I .input_async_reset = "none";
defparam \A[1]~I .input_power_up = "low";
defparam \A[1]~I .input_register_mode = "none";
defparam \A[1]~I .input_sync_reset = "none";
defparam \A[1]~I .oe_async_reset = "none";
defparam \A[1]~I .oe_power_up = "low";
defparam \A[1]~I .oe_register_mode = "none";
defparam \A[1]~I .oe_sync_reset = "none";
defparam \A[1]~I .operation_mode = "input";
defparam \A[1]~I .output_async_reset = "none";
defparam \A[1]~I .output_power_up = "low";
defparam \A[1]~I .output_register_mode = "none";
defparam \A[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X8_Y5_N18
cycloneii_lcell_comb \ULA0|ULA1|INVA_xor_A (
// Equation(s):
// \ULA0|ULA1|INVA_xor_A~combout  = \INVA~combout  $ (((\ENA~combout  & \A~combout [1])))

	.dataa(\ENA~combout ),
	.datab(\INVA~combout ),
	.datac(\A~combout [1]),
	.datad(vcc),
	.cin(gnd),
	.combout(\ULA0|ULA1|INVA_xor_A~combout ),
	.cout());
// synopsys translate_off
defparam \ULA0|ULA1|INVA_xor_A .lut_mask = 16'h6C6C;
defparam \ULA0|ULA1|INVA_xor_A .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y5_N12
cycloneii_lcell_comb \ULA0|ULA1|full_adder|inst2 (
// Equation(s):
// \ULA0|ULA1|full_adder|inst2~combout  = (\ULA2|ULA1|DECODER|nI0_and_nI1~0_combout  & ((\ULA0|ULA0|full_adder|inst2~combout  & ((\ULA0|ULA1|BENB~combout ) # (\ULA0|ULA1|INVA_xor_A~combout ))) # (!\ULA0|ULA0|full_adder|inst2~combout  & 
// (\ULA0|ULA1|BENB~combout  & \ULA0|ULA1|INVA_xor_A~combout ))))

	.dataa(\ULA0|ULA0|full_adder|inst2~combout ),
	.datab(\ULA0|ULA1|BENB~combout ),
	.datac(\ULA2|ULA1|DECODER|nI0_and_nI1~0_combout ),
	.datad(\ULA0|ULA1|INVA_xor_A~combout ),
	.cin(gnd),
	.combout(\ULA0|ULA1|full_adder|inst2~combout ),
	.cout());
// synopsys translate_off
defparam \ULA0|ULA1|full_adder|inst2 .lut_mask = 16'hE080;
defparam \ULA0|ULA1|full_adder|inst2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_H13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \A[3]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\A~combout [3]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(A[3]));
// synopsys translate_off
defparam \A[3]~I .input_async_reset = "none";
defparam \A[3]~I .input_power_up = "low";
defparam \A[3]~I .input_register_mode = "none";
defparam \A[3]~I .input_sync_reset = "none";
defparam \A[3]~I .oe_async_reset = "none";
defparam \A[3]~I .oe_power_up = "low";
defparam \A[3]~I .oe_register_mode = "none";
defparam \A[3]~I .oe_sync_reset = "none";
defparam \A[3]~I .operation_mode = "input";
defparam \A[3]~I .output_async_reset = "none";
defparam \A[3]~I .output_power_up = "low";
defparam \A[3]~I .output_register_mode = "none";
defparam \A[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X20_Y11_N4
cycloneii_lcell_comb \ULA0|ULA3|INVA_xor_A (
// Equation(s):
// \ULA0|ULA3|INVA_xor_A~combout  = \INVA~combout  $ (((\ENA~combout  & \A~combout [3])))

	.dataa(vcc),
	.datab(\INVA~combout ),
	.datac(\ENA~combout ),
	.datad(\A~combout [3]),
	.cin(gnd),
	.combout(\ULA0|ULA3|INVA_xor_A~combout ),
	.cout());
// synopsys translate_off
defparam \ULA0|ULA3|INVA_xor_A .lut_mask = 16'h3CCC;
defparam \ULA0|ULA3|INVA_xor_A .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y11_N14
cycloneii_lcell_comb \ULA0|ULA3|full_adder|inst~0 (
// Equation(s):
// \ULA0|ULA3|full_adder|inst~0_combout  = (\ULA2|ULA1|DECODER|nI0_and_nI1~0_combout  & (\ULA0|ULA3|INVA_xor_A~combout  $ (((\B~combout [3] & \ENB~combout )))))

	.dataa(\B~combout [3]),
	.datab(\ULA0|ULA3|INVA_xor_A~combout ),
	.datac(\ENB~combout ),
	.datad(\ULA2|ULA1|DECODER|nI0_and_nI1~0_combout ),
	.cin(gnd),
	.combout(\ULA0|ULA3|full_adder|inst~0_combout ),
	.cout());
// synopsys translate_off
defparam \ULA0|ULA3|full_adder|inst~0 .lut_mask = 16'h6C00;
defparam \ULA0|ULA3|full_adder|inst~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_G10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \A[2]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\A~combout [2]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(A[2]));
// synopsys translate_off
defparam \A[2]~I .input_async_reset = "none";
defparam \A[2]~I .input_power_up = "low";
defparam \A[2]~I .input_register_mode = "none";
defparam \A[2]~I .input_sync_reset = "none";
defparam \A[2]~I .oe_async_reset = "none";
defparam \A[2]~I .oe_power_up = "low";
defparam \A[2]~I .oe_register_mode = "none";
defparam \A[2]~I .oe_sync_reset = "none";
defparam \A[2]~I .operation_mode = "input";
defparam \A[2]~I .output_async_reset = "none";
defparam \A[2]~I .output_power_up = "low";
defparam \A[2]~I .output_register_mode = "none";
defparam \A[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X19_Y11_N30
cycloneii_lcell_comb \ULA0|ULA2|INVA_xor_A (
// Equation(s):
// \ULA0|ULA2|INVA_xor_A~combout  = \INVA~combout  $ (((\ENA~combout  & \A~combout [2])))

	.dataa(\ENA~combout ),
	.datab(vcc),
	.datac(\INVA~combout ),
	.datad(\A~combout [2]),
	.cin(gnd),
	.combout(\ULA0|ULA2|INVA_xor_A~combout ),
	.cout());
// synopsys translate_off
defparam \ULA0|ULA2|INVA_xor_A .lut_mask = 16'h5AF0;
defparam \ULA0|ULA2|INVA_xor_A .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_C11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \B[2]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\B~combout [2]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(B[2]));
// synopsys translate_off
defparam \B[2]~I .input_async_reset = "none";
defparam \B[2]~I .input_power_up = "low";
defparam \B[2]~I .input_register_mode = "none";
defparam \B[2]~I .input_sync_reset = "none";
defparam \B[2]~I .oe_async_reset = "none";
defparam \B[2]~I .oe_power_up = "low";
defparam \B[2]~I .oe_register_mode = "none";
defparam \B[2]~I .oe_sync_reset = "none";
defparam \B[2]~I .operation_mode = "input";
defparam \B[2]~I .output_async_reset = "none";
defparam \B[2]~I .output_power_up = "low";
defparam \B[2]~I .output_register_mode = "none";
defparam \B[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X19_Y11_N20
cycloneii_lcell_comb \ULA0|ULA2|BENB (
// Equation(s):
// \ULA0|ULA2|BENB~combout  = (\B~combout [2] & \ENB~combout )

	.dataa(vcc),
	.datab(\B~combout [2]),
	.datac(\ENB~combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\ULA0|ULA2|BENB~combout ),
	.cout());
// synopsys translate_off
defparam \ULA0|ULA2|BENB .lut_mask = 16'hC0C0;
defparam \ULA0|ULA2|BENB .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y11_N14
cycloneii_lcell_comb \ULA0|ULA2|full_adder|inst~4 (
// Equation(s):
// \ULA0|ULA2|full_adder|inst~4_combout  = (\F0~combout  & (\F1~combout  & (\ULA0|ULA2|INVA_xor_A~combout  $ (\ULA0|ULA2|BENB~combout ))))

	.dataa(\F0~combout ),
	.datab(\ULA0|ULA2|INVA_xor_A~combout ),
	.datac(\F1~combout ),
	.datad(\ULA0|ULA2|BENB~combout ),
	.cin(gnd),
	.combout(\ULA0|ULA2|full_adder|inst~4_combout ),
	.cout());
// synopsys translate_off
defparam \ULA0|ULA2|full_adder|inst~4 .lut_mask = 16'h2080;
defparam \ULA0|ULA2|full_adder|inst~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y11_N24
cycloneii_lcell_comb \ULA0|ULA3|full_adder|inst (
// Equation(s):
// \ULA0|ULA3|full_adder|inst~combout  = (\ULA0|ULA3|full_adder|inst~0_combout  & ((\ULA0|ULA2|full_adder|inst1~combout ) # ((\ULA0|ULA1|full_adder|inst2~combout  & \ULA0|ULA2|full_adder|inst~4_combout ))))

	.dataa(\ULA0|ULA2|full_adder|inst1~combout ),
	.datab(\ULA0|ULA1|full_adder|inst2~combout ),
	.datac(\ULA0|ULA3|full_adder|inst~0_combout ),
	.datad(\ULA0|ULA2|full_adder|inst~4_combout ),
	.cin(gnd),
	.combout(\ULA0|ULA3|full_adder|inst~combout ),
	.cout());
// synopsys translate_off
defparam \ULA0|ULA3|full_adder|inst .lut_mask = 16'hE0A0;
defparam \ULA0|ULA3|full_adder|inst .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y11_N18
cycloneii_lcell_comb \ULA0|ULA3|full_adder|inst1 (
// Equation(s):
// \ULA0|ULA3|full_adder|inst1~combout  = (\B~combout [3] & (\ULA0|ULA3|INVA_xor_A~combout  & (\ENB~combout  & \ULA2|ULA1|DECODER|nI0_and_nI1~0_combout )))

	.dataa(\B~combout [3]),
	.datab(\ULA0|ULA3|INVA_xor_A~combout ),
	.datac(\ENB~combout ),
	.datad(\ULA2|ULA1|DECODER|nI0_and_nI1~0_combout ),
	.cin(gnd),
	.combout(\ULA0|ULA3|full_adder|inst1~combout ),
	.cout());
// synopsys translate_off
defparam \ULA0|ULA3|full_adder|inst1 .lut_mask = 16'h8000;
defparam \ULA0|ULA3|full_adder|inst1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y11_N12
cycloneii_lcell_comb \ULA0|ULA4|or~1 (
// Equation(s):
// \ULA0|ULA4|or~1_combout  = (\ULA0|ULA4|or~0_combout ) # (\ULA0|ULA4|full_adder|inst5~combout  $ (((\ULA0|ULA3|full_adder|inst~combout ) # (\ULA0|ULA3|full_adder|inst1~combout ))))

	.dataa(\ULA0|ULA4|full_adder|inst5~combout ),
	.datab(\ULA0|ULA4|or~0_combout ),
	.datac(\ULA0|ULA3|full_adder|inst~combout ),
	.datad(\ULA0|ULA3|full_adder|inst1~combout ),
	.cin(gnd),
	.combout(\ULA0|ULA4|or~1_combout ),
	.cout());
// synopsys translate_off
defparam \ULA0|ULA4|or~1 .lut_mask = 16'hDDDE;
defparam \ULA0|ULA4|or~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y11_N10
cycloneii_lcell_comb \ULA0|ULA2|full_adder|inst2 (
// Equation(s):
// \ULA0|ULA2|full_adder|inst2~combout  = (\ULA0|ULA2|full_adder|inst1~combout ) # ((\ULA0|ULA1|full_adder|inst2~combout  & \ULA0|ULA2|full_adder|inst~4_combout ))

	.dataa(\ULA0|ULA2|full_adder|inst1~combout ),
	.datab(\ULA0|ULA1|full_adder|inst2~combout ),
	.datac(vcc),
	.datad(\ULA0|ULA2|full_adder|inst~4_combout ),
	.cin(gnd),
	.combout(\ULA0|ULA2|full_adder|inst2~combout ),
	.cout());
// synopsys translate_off
defparam \ULA0|ULA2|full_adder|inst2 .lut_mask = 16'hEEAA;
defparam \ULA0|ULA2|full_adder|inst2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_B12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \B[3]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\B~combout [3]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(B[3]));
// synopsys translate_off
defparam \B[3]~I .input_async_reset = "none";
defparam \B[3]~I .input_power_up = "low";
defparam \B[3]~I .input_register_mode = "none";
defparam \B[3]~I .input_sync_reset = "none";
defparam \B[3]~I .oe_async_reset = "none";
defparam \B[3]~I .oe_power_up = "low";
defparam \B[3]~I .oe_register_mode = "none";
defparam \B[3]~I .oe_sync_reset = "none";
defparam \B[3]~I .operation_mode = "input";
defparam \B[3]~I .output_async_reset = "none";
defparam \B[3]~I .output_power_up = "low";
defparam \B[3]~I .output_register_mode = "none";
defparam \B[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X20_Y11_N22
cycloneii_lcell_comb \ULA0|ULA3|BENB (
// Equation(s):
// \ULA0|ULA3|BENB~combout  = (\ENB~combout  & \B~combout [3])

	.dataa(vcc),
	.datab(vcc),
	.datac(\ENB~combout ),
	.datad(\B~combout [3]),
	.cin(gnd),
	.combout(\ULA0|ULA3|BENB~combout ),
	.cout());
// synopsys translate_off
defparam \ULA0|ULA3|BENB .lut_mask = 16'hF000;
defparam \ULA0|ULA3|BENB .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y11_N16
cycloneii_lcell_comb \ULA0|ULA3|or~0 (
// Equation(s):
// \ULA0|ULA3|or~0_combout  = (\F0~combout  & (((!\F1~combout  & !\ULA0|ULA3|BENB~combout )))) # (!\F0~combout  & ((\ULA0|ULA3|INVA_xor_A~combout  & ((\F1~combout ) # (\ULA0|ULA3|BENB~combout ))) # (!\ULA0|ULA3|INVA_xor_A~combout  & (\F1~combout  & 
// \ULA0|ULA3|BENB~combout ))))

	.dataa(\F0~combout ),
	.datab(\ULA0|ULA3|INVA_xor_A~combout ),
	.datac(\F1~combout ),
	.datad(\ULA0|ULA3|BENB~combout ),
	.cin(gnd),
	.combout(\ULA0|ULA3|or~0_combout ),
	.cout());
// synopsys translate_off
defparam \ULA0|ULA3|or~0 .lut_mask = 16'h544A;
defparam \ULA0|ULA3|or~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y11_N28
cycloneii_lcell_comb \ULA0|ULA3|or~1 (
// Equation(s):
// \ULA0|ULA3|or~1_combout  = (\ULA0|ULA3|or~0_combout ) # (\ULA0|ULA2|full_adder|inst2~combout  $ (\ULA0|ULA3|INVA_xor_A~combout  $ (\ULA0|ULA3|BENB~combout )))

	.dataa(\ULA0|ULA2|full_adder|inst2~combout ),
	.datab(\ULA0|ULA3|INVA_xor_A~combout ),
	.datac(\ULA0|ULA3|or~0_combout ),
	.datad(\ULA0|ULA3|BENB~combout ),
	.cin(gnd),
	.combout(\ULA0|ULA3|or~1_combout ),
	.cout());
// synopsys translate_off
defparam \ULA0|ULA3|or~1 .lut_mask = 16'hF9F6;
defparam \ULA0|ULA3|or~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y11_N24
cycloneii_lcell_comb \ULA0|ULA2|or~0 (
// Equation(s):
// \ULA0|ULA2|or~0_combout  = (\F0~combout  & (((!\F1~combout  & !\ULA0|ULA2|BENB~combout )))) # (!\F0~combout  & ((\ULA0|ULA2|INVA_xor_A~combout  & ((\F1~combout ) # (\ULA0|ULA2|BENB~combout ))) # (!\ULA0|ULA2|INVA_xor_A~combout  & (\F1~combout  & 
// \ULA0|ULA2|BENB~combout ))))

	.dataa(\F0~combout ),
	.datab(\ULA0|ULA2|INVA_xor_A~combout ),
	.datac(\F1~combout ),
	.datad(\ULA0|ULA2|BENB~combout ),
	.cin(gnd),
	.combout(\ULA0|ULA2|or~0_combout ),
	.cout());
// synopsys translate_off
defparam \ULA0|ULA2|or~0 .lut_mask = 16'h544A;
defparam \ULA0|ULA2|or~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y11_N2
cycloneii_lcell_comb \ULA0|ULA2|or~1 (
// Equation(s):
// \ULA0|ULA2|or~1_combout  = (\ULA0|ULA2|or~0_combout ) # (\ULA0|ULA2|BENB~combout  $ (\ULA0|ULA2|INVA_xor_A~combout  $ (\ULA0|ULA1|full_adder|inst2~combout )))

	.dataa(\ULA0|ULA2|BENB~combout ),
	.datab(\ULA0|ULA2|INVA_xor_A~combout ),
	.datac(\ULA0|ULA2|or~0_combout ),
	.datad(\ULA0|ULA1|full_adder|inst2~combout ),
	.cin(gnd),
	.combout(\ULA0|ULA2|or~1_combout ),
	.cout());
// synopsys translate_off
defparam \ULA0|ULA2|or~1 .lut_mask = 16'hF9F6;
defparam \ULA0|ULA2|or~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_A10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \B[0]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\B~combout [0]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(B[0]));
// synopsys translate_off
defparam \B[0]~I .input_async_reset = "none";
defparam \B[0]~I .input_power_up = "low";
defparam \B[0]~I .input_register_mode = "none";
defparam \B[0]~I .input_sync_reset = "none";
defparam \B[0]~I .oe_async_reset = "none";
defparam \B[0]~I .oe_power_up = "low";
defparam \B[0]~I .oe_register_mode = "none";
defparam \B[0]~I .oe_sync_reset = "none";
defparam \B[0]~I .operation_mode = "input";
defparam \B[0]~I .output_async_reset = "none";
defparam \B[0]~I .output_power_up = "low";
defparam \B[0]~I .output_register_mode = "none";
defparam \B[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X17_Y13_N8
cycloneii_lcell_comb \ULA0|ULA0|BENB (
// Equation(s):
// \ULA0|ULA0|BENB~combout  = (\ENB~combout  & \B~combout [0])

	.dataa(vcc),
	.datab(vcc),
	.datac(\ENB~combout ),
	.datad(\B~combout [0]),
	.cin(gnd),
	.combout(\ULA0|ULA0|BENB~combout ),
	.cout());
// synopsys translate_off
defparam \ULA0|ULA0|BENB .lut_mask = 16'hF000;
defparam \ULA0|ULA0|BENB .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_B10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \CIN~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\CIN~combout ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(CIN));
// synopsys translate_off
defparam \CIN~I .input_async_reset = "none";
defparam \CIN~I .input_power_up = "low";
defparam \CIN~I .input_register_mode = "none";
defparam \CIN~I .input_sync_reset = "none";
defparam \CIN~I .oe_async_reset = "none";
defparam \CIN~I .oe_power_up = "low";
defparam \CIN~I .oe_register_mode = "none";
defparam \CIN~I .oe_sync_reset = "none";
defparam \CIN~I .operation_mode = "input";
defparam \CIN~I .output_async_reset = "none";
defparam \CIN~I .output_power_up = "low";
defparam \CIN~I .output_register_mode = "none";
defparam \CIN~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X17_Y13_N20
cycloneii_lcell_comb \ULA0|ULA0|full_adder|inst2 (
// Equation(s):
// \ULA0|ULA0|full_adder|inst2~combout  = (\ULA2|ULA1|DECODER|nI0_and_nI1~0_combout  & ((\ULA0|ULA0|INVA_xor_A~combout  & ((\ULA0|ULA0|BENB~combout ) # (\CIN~combout ))) # (!\ULA0|ULA0|INVA_xor_A~combout  & (\ULA0|ULA0|BENB~combout  & \CIN~combout ))))

	.dataa(\ULA0|ULA0|INVA_xor_A~combout ),
	.datab(\ULA0|ULA0|BENB~combout ),
	.datac(\ULA2|ULA1|DECODER|nI0_and_nI1~0_combout ),
	.datad(\CIN~combout ),
	.cin(gnd),
	.combout(\ULA0|ULA0|full_adder|inst2~combout ),
	.cout());
// synopsys translate_off
defparam \ULA0|ULA0|full_adder|inst2 .lut_mask = 16'hE080;
defparam \ULA0|ULA0|full_adder|inst2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y5_N26
cycloneii_lcell_comb \ULA0|ULA1|or~0 (
// Equation(s):
// \ULA0|ULA1|or~0_combout  = (\ULA0|ULA1|BENB~combout  & (!\F0~combout  & ((\ULA0|ULA1|INVA_xor_A~combout ) # (\F1~combout )))) # (!\ULA0|ULA1|BENB~combout  & ((\F1~combout  & (\ULA0|ULA1|INVA_xor_A~combout  & !\F0~combout )) # (!\F1~combout  & 
// ((\F0~combout )))))

	.dataa(\ULA0|ULA1|INVA_xor_A~combout ),
	.datab(\ULA0|ULA1|BENB~combout ),
	.datac(\F1~combout ),
	.datad(\F0~combout ),
	.cin(gnd),
	.combout(\ULA0|ULA1|or~0_combout ),
	.cout());
// synopsys translate_off
defparam \ULA0|ULA1|or~0 .lut_mask = 16'h03E8;
defparam \ULA0|ULA1|or~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y5_N20
cycloneii_lcell_comb \ULA0|ULA1|or~1 (
// Equation(s):
// \ULA0|ULA1|or~1_combout  = (\ULA0|ULA1|or~0_combout ) # (\ULA0|ULA0|full_adder|inst2~combout  $ (\ULA0|ULA1|INVA_xor_A~combout  $ (\ULA0|ULA1|BENB~combout )))

	.dataa(\ULA0|ULA0|full_adder|inst2~combout ),
	.datab(\ULA0|ULA1|INVA_xor_A~combout ),
	.datac(\ULA0|ULA1|BENB~combout ),
	.datad(\ULA0|ULA1|or~0_combout ),
	.cin(gnd),
	.combout(\ULA0|ULA1|or~1_combout ),
	.cout());
// synopsys translate_off
defparam \ULA0|ULA1|or~1 .lut_mask = 16'hFF96;
defparam \ULA0|ULA1|or~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_A13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \A[0]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\A~combout [0]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(A[0]));
// synopsys translate_off
defparam \A[0]~I .input_async_reset = "none";
defparam \A[0]~I .input_power_up = "low";
defparam \A[0]~I .input_register_mode = "none";
defparam \A[0]~I .input_sync_reset = "none";
defparam \A[0]~I .oe_async_reset = "none";
defparam \A[0]~I .oe_power_up = "low";
defparam \A[0]~I .oe_register_mode = "none";
defparam \A[0]~I .oe_sync_reset = "none";
defparam \A[0]~I .operation_mode = "input";
defparam \A[0]~I .output_async_reset = "none";
defparam \A[0]~I .output_power_up = "low";
defparam \A[0]~I .output_register_mode = "none";
defparam \A[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X17_Y13_N10
cycloneii_lcell_comb \ULA0|ULA0|INVA_xor_A (
// Equation(s):
// \ULA0|ULA0|INVA_xor_A~combout  = \INVA~combout  $ (((\ENA~combout  & \A~combout [0])))

	.dataa(vcc),
	.datab(\ENA~combout ),
	.datac(\INVA~combout ),
	.datad(\A~combout [0]),
	.cin(gnd),
	.combout(\ULA0|ULA0|INVA_xor_A~combout ),
	.cout());
// synopsys translate_off
defparam \ULA0|ULA0|INVA_xor_A .lut_mask = 16'h3CF0;
defparam \ULA0|ULA0|INVA_xor_A .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y13_N26
cycloneii_lcell_comb \ULA0|ULA0|or~0 (
// Equation(s):
// \ULA0|ULA0|or~0_combout  = (\F1~combout  & (!\F0~combout  & ((\ULA0|ULA0|BENB~combout ) # (\ULA0|ULA0|INVA_xor_A~combout )))) # (!\F1~combout  & ((\F0~combout  & (!\ULA0|ULA0|BENB~combout )) # (!\F0~combout  & (\ULA0|ULA0|BENB~combout  & 
// \ULA0|ULA0|INVA_xor_A~combout ))))

	.dataa(\F1~combout ),
	.datab(\F0~combout ),
	.datac(\ULA0|ULA0|BENB~combout ),
	.datad(\ULA0|ULA0|INVA_xor_A~combout ),
	.cin(gnd),
	.combout(\ULA0|ULA0|or~0_combout ),
	.cout());
// synopsys translate_off
defparam \ULA0|ULA0|or~0 .lut_mask = 16'h3624;
defparam \ULA0|ULA0|or~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y13_N4
cycloneii_lcell_comb \ULA0|ULA0|or~1 (
// Equation(s):
// \ULA0|ULA0|or~1_combout  = (\ULA0|ULA0|or~0_combout ) # (\ULA0|ULA0|INVA_xor_A~combout  $ (\ULA0|ULA0|BENB~combout  $ (\CIN~combout )))

	.dataa(\ULA0|ULA0|INVA_xor_A~combout ),
	.datab(\ULA0|ULA0|or~0_combout ),
	.datac(\ULA0|ULA0|BENB~combout ),
	.datad(\CIN~combout ),
	.cin(gnd),
	.combout(\ULA0|ULA0|or~1_combout ),
	.cout());
// synopsys translate_off
defparam \ULA0|ULA0|or~1 .lut_mask = 16'hEDDE;
defparam \ULA0|ULA0|or~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_G12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \COUT~I (
	.datain(\ULA3|ULA7|full_adder|inst2~1_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(COUT));
// synopsys translate_off
defparam \COUT~I .input_async_reset = "none";
defparam \COUT~I .input_power_up = "low";
defparam \COUT~I .input_register_mode = "none";
defparam \COUT~I .input_sync_reset = "none";
defparam \COUT~I .oe_async_reset = "none";
defparam \COUT~I .oe_power_up = "low";
defparam \COUT~I .oe_register_mode = "none";
defparam \COUT~I .oe_sync_reset = "none";
defparam \COUT~I .operation_mode = "output";
defparam \COUT~I .output_async_reset = "none";
defparam \COUT~I .output_power_up = "low";
defparam \COUT~I .output_register_mode = "none";
defparam \COUT~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \O[31]~I (
	.datain(\ULA3|ULA7|or~1_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(O[31]));
// synopsys translate_off
defparam \O[31]~I .input_async_reset = "none";
defparam \O[31]~I .input_power_up = "low";
defparam \O[31]~I .input_register_mode = "none";
defparam \O[31]~I .input_sync_reset = "none";
defparam \O[31]~I .oe_async_reset = "none";
defparam \O[31]~I .oe_power_up = "low";
defparam \O[31]~I .oe_register_mode = "none";
defparam \O[31]~I .oe_sync_reset = "none";
defparam \O[31]~I .operation_mode = "output";
defparam \O[31]~I .output_async_reset = "none";
defparam \O[31]~I .output_power_up = "low";
defparam \O[31]~I .output_register_mode = "none";
defparam \O[31]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \O[30]~I (
	.datain(\ULA3|ULA6|or~1_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(O[30]));
// synopsys translate_off
defparam \O[30]~I .input_async_reset = "none";
defparam \O[30]~I .input_power_up = "low";
defparam \O[30]~I .input_register_mode = "none";
defparam \O[30]~I .input_sync_reset = "none";
defparam \O[30]~I .oe_async_reset = "none";
defparam \O[30]~I .oe_power_up = "low";
defparam \O[30]~I .oe_register_mode = "none";
defparam \O[30]~I .oe_sync_reset = "none";
defparam \O[30]~I .operation_mode = "output";
defparam \O[30]~I .output_async_reset = "none";
defparam \O[30]~I .output_power_up = "low";
defparam \O[30]~I .output_register_mode = "none";
defparam \O[30]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_K16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \O[29]~I (
	.datain(\ULA3|ULA5|or~1_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(O[29]));
// synopsys translate_off
defparam \O[29]~I .input_async_reset = "none";
defparam \O[29]~I .input_power_up = "low";
defparam \O[29]~I .input_register_mode = "none";
defparam \O[29]~I .input_sync_reset = "none";
defparam \O[29]~I .oe_async_reset = "none";
defparam \O[29]~I .oe_power_up = "low";
defparam \O[29]~I .oe_register_mode = "none";
defparam \O[29]~I .oe_sync_reset = "none";
defparam \O[29]~I .operation_mode = "output";
defparam \O[29]~I .output_async_reset = "none";
defparam \O[29]~I .output_power_up = "low";
defparam \O[29]~I .output_register_mode = "none";
defparam \O[29]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \O[28]~I (
	.datain(\ULA3|ULA4|or~1_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(O[28]));
// synopsys translate_off
defparam \O[28]~I .input_async_reset = "none";
defparam \O[28]~I .input_power_up = "low";
defparam \O[28]~I .input_register_mode = "none";
defparam \O[28]~I .input_sync_reset = "none";
defparam \O[28]~I .oe_async_reset = "none";
defparam \O[28]~I .oe_power_up = "low";
defparam \O[28]~I .oe_register_mode = "none";
defparam \O[28]~I .oe_sync_reset = "none";
defparam \O[28]~I .operation_mode = "output";
defparam \O[28]~I .output_async_reset = "none";
defparam \O[28]~I .output_power_up = "low";
defparam \O[28]~I .output_register_mode = "none";
defparam \O[28]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \O[27]~I (
	.datain(\ULA3|ULA3|or~1_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(O[27]));
// synopsys translate_off
defparam \O[27]~I .input_async_reset = "none";
defparam \O[27]~I .input_power_up = "low";
defparam \O[27]~I .input_register_mode = "none";
defparam \O[27]~I .input_sync_reset = "none";
defparam \O[27]~I .oe_async_reset = "none";
defparam \O[27]~I .oe_power_up = "low";
defparam \O[27]~I .oe_register_mode = "none";
defparam \O[27]~I .oe_sync_reset = "none";
defparam \O[27]~I .operation_mode = "output";
defparam \O[27]~I .output_async_reset = "none";
defparam \O[27]~I .output_power_up = "low";
defparam \O[27]~I .output_register_mode = "none";
defparam \O[27]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_M14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \O[26]~I (
	.datain(\ULA3|ULA2|or~1_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(O[26]));
// synopsys translate_off
defparam \O[26]~I .input_async_reset = "none";
defparam \O[26]~I .input_power_up = "low";
defparam \O[26]~I .input_register_mode = "none";
defparam \O[26]~I .input_sync_reset = "none";
defparam \O[26]~I .oe_async_reset = "none";
defparam \O[26]~I .oe_power_up = "low";
defparam \O[26]~I .oe_register_mode = "none";
defparam \O[26]~I .oe_sync_reset = "none";
defparam \O[26]~I .operation_mode = "output";
defparam \O[26]~I .output_async_reset = "none";
defparam \O[26]~I .output_power_up = "low";
defparam \O[26]~I .output_register_mode = "none";
defparam \O[26]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \O[25]~I (
	.datain(\ULA3|ULA1|or~1_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(O[25]));
// synopsys translate_off
defparam \O[25]~I .input_async_reset = "none";
defparam \O[25]~I .input_power_up = "low";
defparam \O[25]~I .input_register_mode = "none";
defparam \O[25]~I .input_sync_reset = "none";
defparam \O[25]~I .oe_async_reset = "none";
defparam \O[25]~I .oe_power_up = "low";
defparam \O[25]~I .oe_register_mode = "none";
defparam \O[25]~I .oe_sync_reset = "none";
defparam \O[25]~I .operation_mode = "output";
defparam \O[25]~I .output_async_reset = "none";
defparam \O[25]~I .output_power_up = "low";
defparam \O[25]~I .output_register_mode = "none";
defparam \O[25]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_M12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \O[24]~I (
	.datain(\ULA3|ULA0|or~1_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(O[24]));
// synopsys translate_off
defparam \O[24]~I .input_async_reset = "none";
defparam \O[24]~I .input_power_up = "low";
defparam \O[24]~I .input_register_mode = "none";
defparam \O[24]~I .input_sync_reset = "none";
defparam \O[24]~I .oe_async_reset = "none";
defparam \O[24]~I .oe_power_up = "low";
defparam \O[24]~I .oe_register_mode = "none";
defparam \O[24]~I .oe_sync_reset = "none";
defparam \O[24]~I .operation_mode = "output";
defparam \O[24]~I .output_async_reset = "none";
defparam \O[24]~I .output_power_up = "low";
defparam \O[24]~I .output_register_mode = "none";
defparam \O[24]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_N16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \O[23]~I (
	.datain(\ULA2|ULA7|or~1_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(O[23]));
// synopsys translate_off
defparam \O[23]~I .input_async_reset = "none";
defparam \O[23]~I .input_power_up = "low";
defparam \O[23]~I .input_register_mode = "none";
defparam \O[23]~I .input_sync_reset = "none";
defparam \O[23]~I .oe_async_reset = "none";
defparam \O[23]~I .oe_power_up = "low";
defparam \O[23]~I .oe_register_mode = "none";
defparam \O[23]~I .oe_sync_reset = "none";
defparam \O[23]~I .operation_mode = "output";
defparam \O[23]~I .output_async_reset = "none";
defparam \O[23]~I .output_power_up = "low";
defparam \O[23]~I .output_register_mode = "none";
defparam \O[23]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \O[22]~I (
	.datain(\ULA2|ULA6|or~1_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(O[22]));
// synopsys translate_off
defparam \O[22]~I .input_async_reset = "none";
defparam \O[22]~I .input_power_up = "low";
defparam \O[22]~I .input_register_mode = "none";
defparam \O[22]~I .input_sync_reset = "none";
defparam \O[22]~I .oe_async_reset = "none";
defparam \O[22]~I .oe_power_up = "low";
defparam \O[22]~I .oe_register_mode = "none";
defparam \O[22]~I .oe_sync_reset = "none";
defparam \O[22]~I .operation_mode = "output";
defparam \O[22]~I .output_async_reset = "none";
defparam \O[22]~I .output_power_up = "low";
defparam \O[22]~I .output_register_mode = "none";
defparam \O[22]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \O[21]~I (
	.datain(\ULA2|ULA5|or~1_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(O[21]));
// synopsys translate_off
defparam \O[21]~I .input_async_reset = "none";
defparam \O[21]~I .input_power_up = "low";
defparam \O[21]~I .input_register_mode = "none";
defparam \O[21]~I .input_sync_reset = "none";
defparam \O[21]~I .oe_async_reset = "none";
defparam \O[21]~I .oe_power_up = "low";
defparam \O[21]~I .oe_register_mode = "none";
defparam \O[21]~I .oe_sync_reset = "none";
defparam \O[21]~I .operation_mode = "output";
defparam \O[21]~I .output_async_reset = "none";
defparam \O[21]~I .output_power_up = "low";
defparam \O[21]~I .output_register_mode = "none";
defparam \O[21]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \O[20]~I (
	.datain(\ULA2|ULA4|or~1_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(O[20]));
// synopsys translate_off
defparam \O[20]~I .input_async_reset = "none";
defparam \O[20]~I .input_power_up = "low";
defparam \O[20]~I .input_register_mode = "none";
defparam \O[20]~I .input_sync_reset = "none";
defparam \O[20]~I .oe_async_reset = "none";
defparam \O[20]~I .oe_power_up = "low";
defparam \O[20]~I .oe_register_mode = "none";
defparam \O[20]~I .oe_sync_reset = "none";
defparam \O[20]~I .operation_mode = "output";
defparam \O[20]~I .output_async_reset = "none";
defparam \O[20]~I .output_power_up = "low";
defparam \O[20]~I .output_register_mode = "none";
defparam \O[20]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \O[19]~I (
	.datain(\ULA2|ULA3|or~1_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(O[19]));
// synopsys translate_off
defparam \O[19]~I .input_async_reset = "none";
defparam \O[19]~I .input_power_up = "low";
defparam \O[19]~I .input_register_mode = "none";
defparam \O[19]~I .input_sync_reset = "none";
defparam \O[19]~I .oe_async_reset = "none";
defparam \O[19]~I .oe_power_up = "low";
defparam \O[19]~I .oe_register_mode = "none";
defparam \O[19]~I .oe_sync_reset = "none";
defparam \O[19]~I .operation_mode = "output";
defparam \O[19]~I .output_async_reset = "none";
defparam \O[19]~I .output_power_up = "low";
defparam \O[19]~I .output_register_mode = "none";
defparam \O[19]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \O[18]~I (
	.datain(\ULA2|ULA2|or~1_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(O[18]));
// synopsys translate_off
defparam \O[18]~I .input_async_reset = "none";
defparam \O[18]~I .input_power_up = "low";
defparam \O[18]~I .input_register_mode = "none";
defparam \O[18]~I .input_sync_reset = "none";
defparam \O[18]~I .oe_async_reset = "none";
defparam \O[18]~I .oe_power_up = "low";
defparam \O[18]~I .oe_register_mode = "none";
defparam \O[18]~I .oe_sync_reset = "none";
defparam \O[18]~I .operation_mode = "output";
defparam \O[18]~I .output_async_reset = "none";
defparam \O[18]~I .output_power_up = "low";
defparam \O[18]~I .output_register_mode = "none";
defparam \O[18]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \O[17]~I (
	.datain(\ULA2|ULA1|or~1_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(O[17]));
// synopsys translate_off
defparam \O[17]~I .input_async_reset = "none";
defparam \O[17]~I .input_power_up = "low";
defparam \O[17]~I .input_register_mode = "none";
defparam \O[17]~I .input_sync_reset = "none";
defparam \O[17]~I .oe_async_reset = "none";
defparam \O[17]~I .oe_power_up = "low";
defparam \O[17]~I .oe_register_mode = "none";
defparam \O[17]~I .oe_sync_reset = "none";
defparam \O[17]~I .operation_mode = "output";
defparam \O[17]~I .output_async_reset = "none";
defparam \O[17]~I .output_power_up = "low";
defparam \O[17]~I .output_register_mode = "none";
defparam \O[17]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_M1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \O[16]~I (
	.datain(\ULA2|ULA0|or~1_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(O[16]));
// synopsys translate_off
defparam \O[16]~I .input_async_reset = "none";
defparam \O[16]~I .input_power_up = "low";
defparam \O[16]~I .input_register_mode = "none";
defparam \O[16]~I .input_sync_reset = "none";
defparam \O[16]~I .oe_async_reset = "none";
defparam \O[16]~I .oe_power_up = "low";
defparam \O[16]~I .oe_register_mode = "none";
defparam \O[16]~I .oe_sync_reset = "none";
defparam \O[16]~I .operation_mode = "output";
defparam \O[16]~I .output_async_reset = "none";
defparam \O[16]~I .output_power_up = "low";
defparam \O[16]~I .output_register_mode = "none";
defparam \O[16]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \O[15]~I (
	.datain(\ULA1|ULA7|or~1_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(O[15]));
// synopsys translate_off
defparam \O[15]~I .input_async_reset = "none";
defparam \O[15]~I .input_power_up = "low";
defparam \O[15]~I .input_register_mode = "none";
defparam \O[15]~I .input_sync_reset = "none";
defparam \O[15]~I .oe_async_reset = "none";
defparam \O[15]~I .oe_power_up = "low";
defparam \O[15]~I .oe_register_mode = "none";
defparam \O[15]~I .oe_sync_reset = "none";
defparam \O[15]~I .operation_mode = "output";
defparam \O[15]~I .output_async_reset = "none";
defparam \O[15]~I .output_power_up = "low";
defparam \O[15]~I .output_register_mode = "none";
defparam \O[15]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_K4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \O[14]~I (
	.datain(\ULA1|ULA6|or~1_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(O[14]));
// synopsys translate_off
defparam \O[14]~I .input_async_reset = "none";
defparam \O[14]~I .input_power_up = "low";
defparam \O[14]~I .input_register_mode = "none";
defparam \O[14]~I .input_sync_reset = "none";
defparam \O[14]~I .oe_async_reset = "none";
defparam \O[14]~I .oe_power_up = "low";
defparam \O[14]~I .oe_register_mode = "none";
defparam \O[14]~I .oe_sync_reset = "none";
defparam \O[14]~I .operation_mode = "output";
defparam \O[14]~I .output_async_reset = "none";
defparam \O[14]~I .output_power_up = "low";
defparam \O[14]~I .output_register_mode = "none";
defparam \O[14]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_K1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \O[13]~I (
	.datain(\ULA1|ULA5|or~1_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(O[13]));
// synopsys translate_off
defparam \O[13]~I .input_async_reset = "none";
defparam \O[13]~I .input_power_up = "low";
defparam \O[13]~I .input_register_mode = "none";
defparam \O[13]~I .input_sync_reset = "none";
defparam \O[13]~I .oe_async_reset = "none";
defparam \O[13]~I .oe_power_up = "low";
defparam \O[13]~I .oe_register_mode = "none";
defparam \O[13]~I .oe_sync_reset = "none";
defparam \O[13]~I .operation_mode = "output";
defparam \O[13]~I .output_async_reset = "none";
defparam \O[13]~I .output_power_up = "low";
defparam \O[13]~I .output_register_mode = "none";
defparam \O[13]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \O[12]~I (
	.datain(\ULA1|ULA4|or~1_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(O[12]));
// synopsys translate_off
defparam \O[12]~I .input_async_reset = "none";
defparam \O[12]~I .input_power_up = "low";
defparam \O[12]~I .input_register_mode = "none";
defparam \O[12]~I .input_sync_reset = "none";
defparam \O[12]~I .oe_async_reset = "none";
defparam \O[12]~I .oe_power_up = "low";
defparam \O[12]~I .oe_register_mode = "none";
defparam \O[12]~I .oe_sync_reset = "none";
defparam \O[12]~I .operation_mode = "output";
defparam \O[12]~I .output_async_reset = "none";
defparam \O[12]~I .output_power_up = "low";
defparam \O[12]~I .output_register_mode = "none";
defparam \O[12]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \O[11]~I (
	.datain(\ULA1|ULA3|or~1_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(O[11]));
// synopsys translate_off
defparam \O[11]~I .input_async_reset = "none";
defparam \O[11]~I .input_power_up = "low";
defparam \O[11]~I .input_register_mode = "none";
defparam \O[11]~I .input_sync_reset = "none";
defparam \O[11]~I .oe_async_reset = "none";
defparam \O[11]~I .oe_power_up = "low";
defparam \O[11]~I .oe_register_mode = "none";
defparam \O[11]~I .oe_sync_reset = "none";
defparam \O[11]~I .operation_mode = "output";
defparam \O[11]~I .output_async_reset = "none";
defparam \O[11]~I .output_power_up = "low";
defparam \O[11]~I .output_register_mode = "none";
defparam \O[11]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \O[10]~I (
	.datain(\ULA1|ULA2|or~1_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(O[10]));
// synopsys translate_off
defparam \O[10]~I .input_async_reset = "none";
defparam \O[10]~I .input_power_up = "low";
defparam \O[10]~I .input_register_mode = "none";
defparam \O[10]~I .input_sync_reset = "none";
defparam \O[10]~I .oe_async_reset = "none";
defparam \O[10]~I .oe_power_up = "low";
defparam \O[10]~I .oe_register_mode = "none";
defparam \O[10]~I .oe_sync_reset = "none";
defparam \O[10]~I .operation_mode = "output";
defparam \O[10]~I .output_async_reset = "none";
defparam \O[10]~I .output_power_up = "low";
defparam \O[10]~I .output_register_mode = "none";
defparam \O[10]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \O[9]~I (
	.datain(\ULA1|ULA1|or~1_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(O[9]));
// synopsys translate_off
defparam \O[9]~I .input_async_reset = "none";
defparam \O[9]~I .input_power_up = "low";
defparam \O[9]~I .input_register_mode = "none";
defparam \O[9]~I .input_sync_reset = "none";
defparam \O[9]~I .oe_async_reset = "none";
defparam \O[9]~I .oe_power_up = "low";
defparam \O[9]~I .oe_register_mode = "none";
defparam \O[9]~I .oe_sync_reset = "none";
defparam \O[9]~I .operation_mode = "output";
defparam \O[9]~I .output_async_reset = "none";
defparam \O[9]~I .output_power_up = "low";
defparam \O[9]~I .output_register_mode = "none";
defparam \O[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \O[8]~I (
	.datain(\ULA1|ULA0|or~1_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(O[8]));
// synopsys translate_off
defparam \O[8]~I .input_async_reset = "none";
defparam \O[8]~I .input_power_up = "low";
defparam \O[8]~I .input_register_mode = "none";
defparam \O[8]~I .input_sync_reset = "none";
defparam \O[8]~I .oe_async_reset = "none";
defparam \O[8]~I .oe_power_up = "low";
defparam \O[8]~I .oe_register_mode = "none";
defparam \O[8]~I .oe_sync_reset = "none";
defparam \O[8]~I .operation_mode = "output";
defparam \O[8]~I .output_async_reset = "none";
defparam \O[8]~I .output_power_up = "low";
defparam \O[8]~I .output_register_mode = "none";
defparam \O[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \O[7]~I (
	.datain(\ULA0|ULA7|or~1_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(O[7]));
// synopsys translate_off
defparam \O[7]~I .input_async_reset = "none";
defparam \O[7]~I .input_power_up = "low";
defparam \O[7]~I .input_register_mode = "none";
defparam \O[7]~I .input_sync_reset = "none";
defparam \O[7]~I .oe_async_reset = "none";
defparam \O[7]~I .oe_power_up = "low";
defparam \O[7]~I .oe_register_mode = "none";
defparam \O[7]~I .oe_sync_reset = "none";
defparam \O[7]~I .operation_mode = "output";
defparam \O[7]~I .output_async_reset = "none";
defparam \O[7]~I .output_power_up = "low";
defparam \O[7]~I .output_register_mode = "none";
defparam \O[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \O[6]~I (
	.datain(\ULA0|ULA6|or~1_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(O[6]));
// synopsys translate_off
defparam \O[6]~I .input_async_reset = "none";
defparam \O[6]~I .input_power_up = "low";
defparam \O[6]~I .input_register_mode = "none";
defparam \O[6]~I .input_sync_reset = "none";
defparam \O[6]~I .oe_async_reset = "none";
defparam \O[6]~I .oe_power_up = "low";
defparam \O[6]~I .oe_register_mode = "none";
defparam \O[6]~I .oe_sync_reset = "none";
defparam \O[6]~I .operation_mode = "output";
defparam \O[6]~I .output_async_reset = "none";
defparam \O[6]~I .output_power_up = "low";
defparam \O[6]~I .output_register_mode = "none";
defparam \O[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \O[5]~I (
	.datain(\ULA0|ULA5|or~1_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(O[5]));
// synopsys translate_off
defparam \O[5]~I .input_async_reset = "none";
defparam \O[5]~I .input_power_up = "low";
defparam \O[5]~I .input_register_mode = "none";
defparam \O[5]~I .input_sync_reset = "none";
defparam \O[5]~I .oe_async_reset = "none";
defparam \O[5]~I .oe_power_up = "low";
defparam \O[5]~I .oe_register_mode = "none";
defparam \O[5]~I .oe_sync_reset = "none";
defparam \O[5]~I .operation_mode = "output";
defparam \O[5]~I .output_async_reset = "none";
defparam \O[5]~I .output_power_up = "low";
defparam \O[5]~I .output_register_mode = "none";
defparam \O[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \O[4]~I (
	.datain(\ULA0|ULA4|or~1_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(O[4]));
// synopsys translate_off
defparam \O[4]~I .input_async_reset = "none";
defparam \O[4]~I .input_power_up = "low";
defparam \O[4]~I .input_register_mode = "none";
defparam \O[4]~I .input_sync_reset = "none";
defparam \O[4]~I .oe_async_reset = "none";
defparam \O[4]~I .oe_power_up = "low";
defparam \O[4]~I .oe_register_mode = "none";
defparam \O[4]~I .oe_sync_reset = "none";
defparam \O[4]~I .operation_mode = "output";
defparam \O[4]~I .output_async_reset = "none";
defparam \O[4]~I .output_power_up = "low";
defparam \O[4]~I .output_register_mode = "none";
defparam \O[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \O[3]~I (
	.datain(\ULA0|ULA3|or~1_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(O[3]));
// synopsys translate_off
defparam \O[3]~I .input_async_reset = "none";
defparam \O[3]~I .input_power_up = "low";
defparam \O[3]~I .input_register_mode = "none";
defparam \O[3]~I .input_sync_reset = "none";
defparam \O[3]~I .oe_async_reset = "none";
defparam \O[3]~I .oe_power_up = "low";
defparam \O[3]~I .oe_register_mode = "none";
defparam \O[3]~I .oe_sync_reset = "none";
defparam \O[3]~I .operation_mode = "output";
defparam \O[3]~I .output_async_reset = "none";
defparam \O[3]~I .output_power_up = "low";
defparam \O[3]~I .output_register_mode = "none";
defparam \O[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \O[2]~I (
	.datain(\ULA0|ULA2|or~1_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(O[2]));
// synopsys translate_off
defparam \O[2]~I .input_async_reset = "none";
defparam \O[2]~I .input_power_up = "low";
defparam \O[2]~I .input_register_mode = "none";
defparam \O[2]~I .input_sync_reset = "none";
defparam \O[2]~I .oe_async_reset = "none";
defparam \O[2]~I .oe_power_up = "low";
defparam \O[2]~I .oe_register_mode = "none";
defparam \O[2]~I .oe_sync_reset = "none";
defparam \O[2]~I .operation_mode = "output";
defparam \O[2]~I .output_async_reset = "none";
defparam \O[2]~I .output_power_up = "low";
defparam \O[2]~I .output_register_mode = "none";
defparam \O[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_N8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \O[1]~I (
	.datain(\ULA0|ULA1|or~1_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(O[1]));
// synopsys translate_off
defparam \O[1]~I .input_async_reset = "none";
defparam \O[1]~I .input_power_up = "low";
defparam \O[1]~I .input_register_mode = "none";
defparam \O[1]~I .input_sync_reset = "none";
defparam \O[1]~I .oe_async_reset = "none";
defparam \O[1]~I .oe_power_up = "low";
defparam \O[1]~I .oe_register_mode = "none";
defparam \O[1]~I .oe_sync_reset = "none";
defparam \O[1]~I .operation_mode = "output";
defparam \O[1]~I .output_async_reset = "none";
defparam \O[1]~I .output_power_up = "low";
defparam \O[1]~I .output_register_mode = "none";
defparam \O[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \O[0]~I (
	.datain(\ULA0|ULA0|or~1_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(O[0]));
// synopsys translate_off
defparam \O[0]~I .input_async_reset = "none";
defparam \O[0]~I .input_power_up = "low";
defparam \O[0]~I .input_register_mode = "none";
defparam \O[0]~I .input_sync_reset = "none";
defparam \O[0]~I .oe_async_reset = "none";
defparam \O[0]~I .oe_power_up = "low";
defparam \O[0]~I .oe_register_mode = "none";
defparam \O[0]~I .oe_sync_reset = "none";
defparam \O[0]~I .operation_mode = "output";
defparam \O[0]~I .output_async_reset = "none";
defparam \O[0]~I .output_power_up = "low";
defparam \O[0]~I .output_register_mode = "none";
defparam \O[0]~I .output_sync_reset = "none";
// synopsys translate_on

endmodule
