\hypertarget{group___m_d_m_a__interrupt__enable__definitions}{}\doxysection{MDMA interrupt enable definitions}
\label{group___m_d_m_a__interrupt__enable__definitions}\index{MDMA interrupt enable definitions@{MDMA interrupt enable definitions}}


MDMA interrupt enable definitions.  


\doxysubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \mbox{\hyperlink{group___m_d_m_a__interrupt__enable__definitions_ga9cc92aced4ae74acc42b4201dfcba4ec}{MDMA\+\_\+\+IT\+\_\+\+TE}}~((uint32\+\_\+t)\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafdddcb23d16c5fbb6a163556116fbd4c}{MDMA\+\_\+\+CCR\+\_\+\+TEIE}})
\item 
\#define \mbox{\hyperlink{group___m_d_m_a__interrupt__enable__definitions_gad9bdf660da9ac5d3ff87f402d81ef15b}{MDMA\+\_\+\+IT\+\_\+\+CTC}}~((uint32\+\_\+t)\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadefa541e6bb5062f0ecae2c7f95c5082}{MDMA\+\_\+\+CCR\+\_\+\+CTCIE}})
\item 
\#define \mbox{\hyperlink{group___m_d_m_a__interrupt__enable__definitions_ga8087099dd207338786417b28ff6da606}{MDMA\+\_\+\+IT\+\_\+\+BRT}}~((uint32\+\_\+t)\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5e458b1dc9663cb5bce66d8bbbccd8c6}{MDMA\+\_\+\+CCR\+\_\+\+BRTIE}})
\item 
\#define \mbox{\hyperlink{group___m_d_m_a__interrupt__enable__definitions_gac8b95cb719cca95fb4ab91951a19c7ef}{MDMA\+\_\+\+IT\+\_\+\+BT}}~((uint32\+\_\+t)\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac46954a8902b70f858d54d921e3a81d2}{MDMA\+\_\+\+CCR\+\_\+\+BTIE}})
\item 
\#define \mbox{\hyperlink{group___m_d_m_a__interrupt__enable__definitions_gaa1bd825795cff50c3c2ba5b3d5f90ddb}{MDMA\+\_\+\+IT\+\_\+\+BFTC}}~((uint32\+\_\+t)\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga68296065030eebca929a4006c2974f03}{MDMA\+\_\+\+CCR\+\_\+\+TCIE}})
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
MDMA interrupt enable definitions. 



\doxysubsection{Macro Definition Documentation}
\mbox{\Hypertarget{group___m_d_m_a__interrupt__enable__definitions_gaa1bd825795cff50c3c2ba5b3d5f90ddb}\label{group___m_d_m_a__interrupt__enable__definitions_gaa1bd825795cff50c3c2ba5b3d5f90ddb}} 
\index{MDMA interrupt enable definitions@{MDMA interrupt enable definitions}!MDMA\_IT\_BFTC@{MDMA\_IT\_BFTC}}
\index{MDMA\_IT\_BFTC@{MDMA\_IT\_BFTC}!MDMA interrupt enable definitions@{MDMA interrupt enable definitions}}
\doxysubsubsection{\texorpdfstring{MDMA\_IT\_BFTC}{MDMA\_IT\_BFTC}}
{\footnotesize\ttfamily \#define MDMA\+\_\+\+IT\+\_\+\+BFTC~((uint32\+\_\+t)\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga68296065030eebca929a4006c2974f03}{MDMA\+\_\+\+CCR\+\_\+\+TCIE}})}

Buffer Transfer Complete interrupt ~\newline
 

Definition at line \mbox{\hyperlink{stm32h7xx__hal__mdma_8h_source_l00497}{497}} of file \mbox{\hyperlink{stm32h7xx__hal__mdma_8h_source}{stm32h7xx\+\_\+hal\+\_\+mdma.\+h}}.

\mbox{\Hypertarget{group___m_d_m_a__interrupt__enable__definitions_ga8087099dd207338786417b28ff6da606}\label{group___m_d_m_a__interrupt__enable__definitions_ga8087099dd207338786417b28ff6da606}} 
\index{MDMA interrupt enable definitions@{MDMA interrupt enable definitions}!MDMA\_IT\_BRT@{MDMA\_IT\_BRT}}
\index{MDMA\_IT\_BRT@{MDMA\_IT\_BRT}!MDMA interrupt enable definitions@{MDMA interrupt enable definitions}}
\doxysubsubsection{\texorpdfstring{MDMA\_IT\_BRT}{MDMA\_IT\_BRT}}
{\footnotesize\ttfamily \#define MDMA\+\_\+\+IT\+\_\+\+BRT~((uint32\+\_\+t)\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5e458b1dc9663cb5bce66d8bbbccd8c6}{MDMA\+\_\+\+CCR\+\_\+\+BRTIE}})}

Block Repeat Transfer interrupt ~\newline
 

Definition at line \mbox{\hyperlink{stm32h7xx__hal__mdma_8h_source_l00495}{495}} of file \mbox{\hyperlink{stm32h7xx__hal__mdma_8h_source}{stm32h7xx\+\_\+hal\+\_\+mdma.\+h}}.

\mbox{\Hypertarget{group___m_d_m_a__interrupt__enable__definitions_gac8b95cb719cca95fb4ab91951a19c7ef}\label{group___m_d_m_a__interrupt__enable__definitions_gac8b95cb719cca95fb4ab91951a19c7ef}} 
\index{MDMA interrupt enable definitions@{MDMA interrupt enable definitions}!MDMA\_IT\_BT@{MDMA\_IT\_BT}}
\index{MDMA\_IT\_BT@{MDMA\_IT\_BT}!MDMA interrupt enable definitions@{MDMA interrupt enable definitions}}
\doxysubsubsection{\texorpdfstring{MDMA\_IT\_BT}{MDMA\_IT\_BT}}
{\footnotesize\ttfamily \#define MDMA\+\_\+\+IT\+\_\+\+BT~((uint32\+\_\+t)\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac46954a8902b70f858d54d921e3a81d2}{MDMA\+\_\+\+CCR\+\_\+\+BTIE}})}

Block Transfer interrupt ~\newline
 

Definition at line \mbox{\hyperlink{stm32h7xx__hal__mdma_8h_source_l00496}{496}} of file \mbox{\hyperlink{stm32h7xx__hal__mdma_8h_source}{stm32h7xx\+\_\+hal\+\_\+mdma.\+h}}.

\mbox{\Hypertarget{group___m_d_m_a__interrupt__enable__definitions_gad9bdf660da9ac5d3ff87f402d81ef15b}\label{group___m_d_m_a__interrupt__enable__definitions_gad9bdf660da9ac5d3ff87f402d81ef15b}} 
\index{MDMA interrupt enable definitions@{MDMA interrupt enable definitions}!MDMA\_IT\_CTC@{MDMA\_IT\_CTC}}
\index{MDMA\_IT\_CTC@{MDMA\_IT\_CTC}!MDMA interrupt enable definitions@{MDMA interrupt enable definitions}}
\doxysubsubsection{\texorpdfstring{MDMA\_IT\_CTC}{MDMA\_IT\_CTC}}
{\footnotesize\ttfamily \#define MDMA\+\_\+\+IT\+\_\+\+CTC~((uint32\+\_\+t)\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadefa541e6bb5062f0ecae2c7f95c5082}{MDMA\+\_\+\+CCR\+\_\+\+CTCIE}})}

Channel Transfer Complete interrupt 

Definition at line \mbox{\hyperlink{stm32h7xx__hal__mdma_8h_source_l00494}{494}} of file \mbox{\hyperlink{stm32h7xx__hal__mdma_8h_source}{stm32h7xx\+\_\+hal\+\_\+mdma.\+h}}.

\mbox{\Hypertarget{group___m_d_m_a__interrupt__enable__definitions_ga9cc92aced4ae74acc42b4201dfcba4ec}\label{group___m_d_m_a__interrupt__enable__definitions_ga9cc92aced4ae74acc42b4201dfcba4ec}} 
\index{MDMA interrupt enable definitions@{MDMA interrupt enable definitions}!MDMA\_IT\_TE@{MDMA\_IT\_TE}}
\index{MDMA\_IT\_TE@{MDMA\_IT\_TE}!MDMA interrupt enable definitions@{MDMA interrupt enable definitions}}
\doxysubsubsection{\texorpdfstring{MDMA\_IT\_TE}{MDMA\_IT\_TE}}
{\footnotesize\ttfamily \#define MDMA\+\_\+\+IT\+\_\+\+TE~((uint32\+\_\+t)\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafdddcb23d16c5fbb6a163556116fbd4c}{MDMA\+\_\+\+CCR\+\_\+\+TEIE}})}

Transfer Error interrupt ~\newline
 

Definition at line \mbox{\hyperlink{stm32h7xx__hal__mdma_8h_source_l00493}{493}} of file \mbox{\hyperlink{stm32h7xx__hal__mdma_8h_source}{stm32h7xx\+\_\+hal\+\_\+mdma.\+h}}.

