{"title":"DIVSD â€” Divide Scalar Double-Precision Floating-Point Value","fields":[{"name":"Instruction Modes","value":"`DIVSD xmm1, xmm2/m64`\n`VDIVSD xmm1, xmm2, xmm3/m64`\n`VDIVSD xmm1 {k1}{z}, xmm2, xmm3/m64{er}`"},{"name":"Description","value":"Divides the low double-precision floating-point value in the first source operand by the low double-precision floating-point value in the second source operand, and stores the double-precision floating-point result in the destination operand. The second source operand can be an XMM register or a 64-bit memory location. The first source and destination are XMM registers."},{"name":"\u200b","value":"128-bit Legacy SSE version: The first source operand and the destination operand are the same. Bits (MAXVL-1:64) of the corresponding ZMM destination register remain unchanged."},{"name":"\u200b","value":"VEX.128 encoded version: The first source operand is an xmm register encoded by VEX.vvvv. The quadword at bits 127:64 of the destination operand is copied from the corresponding quadword of the first source operand. Bits (MAXVL-1:128) of the destination register are zeroed."},{"name":"\u200b","value":"EVEX.128 encoded version: The first source operand is an xmm register encoded by EVEX.vvvv. The quadword element of the destination operand at bits 127:64 are copied from the first source operand. Bits (MAXVL-1:128) of the destination register are zeroed."},{"name":"\u200b","value":"EVEX version: The low quadword element of the destination is updated according to the writemask."},{"name":"\u200b","value":"Software should ensure VDIVSD is encoded with VEX.L=0. Encoding VDIVSD with VEX.L=1 may encounter unpredictable behavior across different processor generations."},{"name":"C/C++ Intrinsics","value":"`VDIVSD __m128d _mm_mask_div_sd(__m128d s, __mmask8 k, __m128d a, __m128d b);\n`"},{"name":"\u200b","value":"`VDIVSD __m128d _mm_maskz_div_sd( __mmask8 k, __m128d a, __m128d b);\n`"},{"name":"\u200b","value":"`VDIVSD __m128d _mm_div_round_sd( __m128d a, __m128d b, int);\n`"},{"name":"\u200b","value":"`VDIVSD __m128d _mm_mask_div_round_sd(__m128d s, __mmask8 k, __m128d a, __m128d b, int);\n`"},{"name":"\u200b","value":"`VDIVSD __m128d _mm_maskz_div_round_sd( __mmask8 k, __m128d a, __m128d b, int);\n`"},{"name":"\u200b","value":"`DIVSD __m128d _mm_div_sd (__m128d a, __m128d b);\n`"},{"name":"CPUID Flags","value":"SSE2"}],"color":65535,"footer":{"text":"Thanks to Felix Cloutier for the online x86 reference"}}