set ::AESL_AUTOSIM::gTopFileName /home/sidharth/Documents/BTP/FPGA-IP/Diag-Mat-Mul-Delay/DiagMatMul/solution1/./sim/autowrap/testbench/matmul.cpp_pre.cpp.tb.cpp