$date
	Sun Aug 27 22:52:14 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module AddSub_TB $end
$var wire 16 ! c [15:0] $end
$var reg 16 " a [15:0] $end
$var reg 16 # b [15:0] $end
$var reg 1 $ op $end
$scope module addsub $end
$var wire 16 % a [15:0] $end
$var wire 16 & b [15:0] $end
$var wire 1 $ op $end
$var wire 16 ' c [15:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b1110100100100001 '
b110111101110 &
b1111011000001111 %
1$
b110111101110 #
b1111011000001111 "
b1110100100100001 !
$end
#10
b1110011000011 !
b1110011000011 '
0$
b110011000000 #
b110011000000 &
b1000000000011 "
b1000000000011 %
#20
b1101000000110010 !
b1101000000110010 '
b1100111000100000 #
b1100111000100000 &
b1000010010 "
b1000010010 %
#30
b100001001000100 !
b100001001000100 '
1$
b1111010011011011 #
b1111010011011011 &
b11011000011111 "
b11011000011111 %
#40
