( ( nil
  version "2.1"
  mapType "incremental"
  blockName "8_bit_reg_v1_test"
  repList "spectre cmos_sch cmos.sch schematic veriloga"
  stopList "spectre"
  globalList "gnd! vdd!"
  hierDelim "."
  netlistDir "/home/warehouse/lbremer/cadence/simulation/8_bit_reg_v1_test/spectre/schematic/netlist"
 )
( instViewTable
 )
( net
( "gnd!" "0" )
 )
( inst
 )
( model
( "cse463_project/min_inv/schematic" "min_inv" )
( "cse463_project/3_1_mux/schematic" "cse463_project_3_1_mux_schematic" )
( "cse463_project/d_flip_flop/schematic" "d_flip_flop" )
( "cse463_project/8_bit_reg_v1/schematic" "cse463_project_8_bit_reg_v1_schematic" )
( "cse463_project/single_muxed_ff/schematic" "single_muxed_ff" )
( "cse463_project/8_bit_reg_v1_test/schematic" "cse463_project_8_bit_reg_v1_test_schematic" )
 )
( term
 )
( param
 )
( "cse463_project_3_1_mux_schematic" "ihnl/cds2/map" )
( "single_muxed_ff" "ihnl/cds3/map" )
( "cse463_project_8_bit_reg_v1_schematic" "ihnl/cds4/map" )
( "min_inv" "ihnl/cds0/map" )
( "d_flip_flop" "ihnl/cds1/map" )
( "cse463_project_8_bit_reg_v1_test_schematic" "ihnl/cds5/map" )
 )
