var group__clock__manager__s32k1xx =
[
    [ "sim_clock_out_config_t", "structsim__clock__out__config__t.html", [
      [ "divider", "structsim__clock__out__config__t.html#a4cd000efdc2d73a734be4a5de1d7fa74", null ],
      [ "enable", "structsim__clock__out__config__t.html#ac842b6c1dcb3b1f11b611620199dc55c", null ],
      [ "initialize", "structsim__clock__out__config__t.html#a51d89a8c672e71d2091a843cdba679e6", null ],
      [ "source", "structsim__clock__out__config__t.html#ae06182dd571a977cb6d8c9fca7007089", null ]
    ] ],
    [ "sim_lpo_clock_config_t", "structsim__lpo__clock__config__t.html", [
      [ "enableLpo1k", "structsim__lpo__clock__config__t.html#ab9d2aff71015a41005810981a3760914", null ],
      [ "enableLpo32k", "structsim__lpo__clock__config__t.html#a947c3e28b49a43eed737a203d3072d36", null ],
      [ "initialize", "structsim__lpo__clock__config__t.html#a51d89a8c672e71d2091a843cdba679e6", null ],
      [ "sourceLpoClk", "structsim__lpo__clock__config__t.html#a95fba601de129d5bfcad4c5c31e3b9aa", null ],
      [ "sourceRtcClk", "structsim__lpo__clock__config__t.html#a349df16933ec0c4bdc6d022857f041a8", null ]
    ] ],
    [ "sim_tclk_config_t", "structsim__tclk__config__t.html", [
      [ "initialize", "structsim__tclk__config__t.html#a51d89a8c672e71d2091a843cdba679e6", null ],
      [ "tclkFreq", "structsim__tclk__config__t.html#a685618aef60924761d64a2ba4a66de08", null ]
    ] ],
    [ "sim_plat_gate_config_t", "structsim__plat__gate__config__t.html", [
      [ "enableDma", "structsim__plat__gate__config__t.html#a56a2dd81c9a15119f1f27677282f2508", null ],
      [ "enableEim", "structsim__plat__gate__config__t.html#add8e195fea699911099f4f47da2a0950", null ],
      [ "enableErm", "structsim__plat__gate__config__t.html#a7a0b8be3cfc8e5b0e2b2525153677120", null ],
      [ "enableMpu", "structsim__plat__gate__config__t.html#a64adb220437d7367690769cd13acfd29", null ],
      [ "enableMscm", "structsim__plat__gate__config__t.html#ac1c30b6cd83dc9436af8eda3524fa27f", null ],
      [ "initialize", "structsim__plat__gate__config__t.html#a51d89a8c672e71d2091a843cdba679e6", null ]
    ] ],
    [ "sim_qspi_ref_clk_gating_t", "structsim__qspi__ref__clk__gating__t.html", [
      [ "enableQspiRefClk", "structsim__qspi__ref__clk__gating__t.html#aee788e4ddf6fbeee7756709b9f69c27c", null ]
    ] ],
    [ "sim_trace_clock_config_t", "structsim__trace__clock__config__t.html", [
      [ "divEnable", "structsim__trace__clock__config__t.html#a5979379e2030e33a6ed90d143558f536", null ],
      [ "divFraction", "structsim__trace__clock__config__t.html#a20b0fc69f1f4d971c9e0d2ba4f5ac8f5", null ],
      [ "divider", "structsim__trace__clock__config__t.html#a69b787541e43a8cfea7991dc50926b7b", null ],
      [ "initialize", "structsim__trace__clock__config__t.html#a51d89a8c672e71d2091a843cdba679e6", null ],
      [ "source", "structsim__trace__clock__config__t.html#abcc559c8a127782272cec4d21ba3058b", null ]
    ] ],
    [ "sim_clock_config_t", "structsim__clock__config__t.html", [
      [ "clockOutConfig", "structsim__clock__config__t.html#a9df46af81f6758df2d3b5fc24a1c5104", null ],
      [ "lpoClockConfig", "structsim__clock__config__t.html#a9aaa3354e45c4a81ff2a80c3b4f976cf", null ],
      [ "platGateConfig", "structsim__clock__config__t.html#aaf9678765a8ce2ff2b304deaf30f6793", null ],
      [ "qspiRefClkGating", "structsim__clock__config__t.html#aafb62004538e627baf1cc7ff58188517", null ],
      [ "tclkConfig", "structsim__clock__config__t.html#a55200fce9de3945c13a401f9c67010d7", null ],
      [ "traceClockConfig", "structsim__clock__config__t.html#a8402a59a4700ee5a436ea301fa5be0e3", null ]
    ] ],
    [ "scg_system_clock_config_t", "structscg__system__clock__config__t.html", [
      [ "divBus", "structscg__system__clock__config__t.html#a0fe8ce6fa35e90ee50681bbb766260de", null ],
      [ "divCore", "structscg__system__clock__config__t.html#a358e760ca1bf29ae492cd069162f807a", null ],
      [ "divSlow", "structscg__system__clock__config__t.html#a826707b0d30d08458be6cca606291a8f", null ],
      [ "src", "structscg__system__clock__config__t.html#abcbded7ea431076b903b38468a008695", null ]
    ] ],
    [ "MAX_NO_SYS_CLOCK_DIVS", "group__clock__manager__s32k1xx.html#ga59f24f5af2480745aad0ec2ffb89e6fc", null ],
    [ "NUMBER_OF_TCLK_INPUTS", "group__clock__manager__s32k1xx.html#gabaafdea3cf68397fd40caa0f359190d3", null ],
    [ "clock_trace_src_t", "group__clock__manager__s32k1xx.html#ga77d4098479e97a65039bd8749326a178", [
      [ "CLOCK_TRACE_SRC_CORE_CLK", "group__clock__manager__s32k1xx.html#gga77d4098479e97a65039bd8749326a178a95e0d19c9656a5b92f62510253a9e89b", null ]
    ] ],
    [ "scg_system_clock_div_t", "group__clock__manager__s32k1xx.html#gae4b70fca960d67847f025c730afb7135", [
      [ "SCG_SYSTEM_CLOCK_DIV_BY_1", "group__clock__manager__s32k1xx.html#ggae4b70fca960d67847f025c730afb7135acf69f8db859d461526068a01cb9c1d61", null ],
      [ "SCG_SYSTEM_CLOCK_DIV_BY_2", "group__clock__manager__s32k1xx.html#ggae4b70fca960d67847f025c730afb7135a5bca47e84a607826ab95e26ac35386cf", null ],
      [ "SCG_SYSTEM_CLOCK_DIV_BY_3", "group__clock__manager__s32k1xx.html#ggae4b70fca960d67847f025c730afb7135a39c6a63dc1b3bd6e7adbf98af1cffe1f", null ],
      [ "SCG_SYSTEM_CLOCK_DIV_BY_4", "group__clock__manager__s32k1xx.html#ggae4b70fca960d67847f025c730afb7135ade5e73cc3fed5735ee159f91faa8ff11", null ],
      [ "SCG_SYSTEM_CLOCK_DIV_BY_5", "group__clock__manager__s32k1xx.html#ggae4b70fca960d67847f025c730afb7135a123b5eb2ca500402b2f2e087bbfbcdf3", null ],
      [ "SCG_SYSTEM_CLOCK_DIV_BY_6", "group__clock__manager__s32k1xx.html#ggae4b70fca960d67847f025c730afb7135a2f56abdb043fc6d2795ad58549aea77d", null ],
      [ "SCG_SYSTEM_CLOCK_DIV_BY_7", "group__clock__manager__s32k1xx.html#ggae4b70fca960d67847f025c730afb7135a965c33a1a1a17adb9aad06513023ec74", null ],
      [ "SCG_SYSTEM_CLOCK_DIV_BY_8", "group__clock__manager__s32k1xx.html#ggae4b70fca960d67847f025c730afb7135a9b781e26d8b2998076ed686c618fdd12", null ],
      [ "SCG_SYSTEM_CLOCK_DIV_BY_9", "group__clock__manager__s32k1xx.html#ggae4b70fca960d67847f025c730afb7135a7ac36c2ec7812f2b73ef0ddede91189e", null ],
      [ "SCG_SYSTEM_CLOCK_DIV_BY_10", "group__clock__manager__s32k1xx.html#ggae4b70fca960d67847f025c730afb7135aadf8831a26798081a1d22eaf30c8e718", null ],
      [ "SCG_SYSTEM_CLOCK_DIV_BY_11", "group__clock__manager__s32k1xx.html#ggae4b70fca960d67847f025c730afb7135ae42b643e00fb249aa5b4fe41df48b929", null ],
      [ "SCG_SYSTEM_CLOCK_DIV_BY_12", "group__clock__manager__s32k1xx.html#ggae4b70fca960d67847f025c730afb7135a94ad9f4b8b80ed74af46240029928a5d", null ],
      [ "SCG_SYSTEM_CLOCK_DIV_BY_13", "group__clock__manager__s32k1xx.html#ggae4b70fca960d67847f025c730afb7135a1bcb3cb7ba55666165a5b17929677c9b", null ],
      [ "SCG_SYSTEM_CLOCK_DIV_BY_14", "group__clock__manager__s32k1xx.html#ggae4b70fca960d67847f025c730afb7135ab231af768d98b725d3eaa8a06c44a159", null ],
      [ "SCG_SYSTEM_CLOCK_DIV_BY_15", "group__clock__manager__s32k1xx.html#ggae4b70fca960d67847f025c730afb7135a37e8c1b3856e13438a5cd5594e7b14e6", null ],
      [ "SCG_SYSTEM_CLOCK_DIV_BY_16", "group__clock__manager__s32k1xx.html#ggae4b70fca960d67847f025c730afb7135a0cf7e5129fb7b41d3d244766855560a2", null ]
    ] ],
    [ "scg_system_clock_src_t", "group__clock__manager__s32k1xx.html#ga620e82226e40e856ec384a0d0bb96faf", [
      [ "SCG_SYSTEM_CLOCK_SRC_SYS_OSC", "group__clock__manager__s32k1xx.html#gga620e82226e40e856ec384a0d0bb96fafacef42113a0cea996689c8c4062136299", null ],
      [ "SCG_SYSTEM_CLOCK_SRC_SIRC", "group__clock__manager__s32k1xx.html#gga620e82226e40e856ec384a0d0bb96fafaafca709d1bda5bd4aa0ba5861a574725", null ],
      [ "SCG_SYSTEM_CLOCK_SRC_FIRC", "group__clock__manager__s32k1xx.html#gga620e82226e40e856ec384a0d0bb96fafa2ba6487b184c93e10b091daa830f6eab", null ],
      [ "SCG_SYSTEM_CLOCK_SRC_NONE", "group__clock__manager__s32k1xx.html#gga620e82226e40e856ec384a0d0bb96fafa8b949a043402dcfb30a88a7e0f7429ef", null ]
    ] ],
    [ "sim_clkout_div_t", "group__clock__manager__s32k1xx.html#gae731005c6b8fb479b87464156aff0923", [
      [ "SIM_CLKOUT_DIV_BY_1", "group__clock__manager__s32k1xx.html#ggae731005c6b8fb479b87464156aff0923a01534d8f597694ad004b982101f6e813", null ],
      [ "SIM_CLKOUT_DIV_BY_2", "group__clock__manager__s32k1xx.html#ggae731005c6b8fb479b87464156aff0923ac97cc016f7aea9564d6993d76648bbaa", null ],
      [ "SIM_CLKOUT_DIV_BY_3", "group__clock__manager__s32k1xx.html#ggae731005c6b8fb479b87464156aff0923ad1b0a10bb4f7e07fafc7b8f3877098b2", null ],
      [ "SIM_CLKOUT_DIV_BY_4", "group__clock__manager__s32k1xx.html#ggae731005c6b8fb479b87464156aff0923ac6e87fb255135a527f91720d8e5a4380", null ],
      [ "SIM_CLKOUT_DIV_BY_5", "group__clock__manager__s32k1xx.html#ggae731005c6b8fb479b87464156aff0923ae290b85702de40bc46fe16a5ae7ba68d", null ],
      [ "SIM_CLKOUT_DIV_BY_6", "group__clock__manager__s32k1xx.html#ggae731005c6b8fb479b87464156aff0923a9906f618a32b2b495fb2b1525703e309", null ],
      [ "SIM_CLKOUT_DIV_BY_7", "group__clock__manager__s32k1xx.html#ggae731005c6b8fb479b87464156aff0923aa99f61908701cdc56e57d35fc57caaaa", null ],
      [ "SIM_CLKOUT_DIV_BY_8", "group__clock__manager__s32k1xx.html#ggae731005c6b8fb479b87464156aff0923a76dd8b78ea4eef446ef7566124d2105d", null ]
    ] ],
    [ "sim_clkout_src_t", "group__clock__manager__s32k1xx.html#gae778f9780a2325209728ac050ede328c", [
      [ "SIM_CLKOUT_SEL_SYSTEM_SCG_CLKOUT", "group__clock__manager__s32k1xx.html#ggae778f9780a2325209728ac050ede328cae1f5d9c9b24e7711c7aad28227825fc3", null ],
      [ "SIM_CLKOUT_SEL_SYSTEM_SOSC_DIV2_CLK", "group__clock__manager__s32k1xx.html#ggae778f9780a2325209728ac050ede328ca072ff3796c7a64fce251466de601c397", null ],
      [ "SIM_CLKOUT_SEL_SYSTEM_SIRC_DIV2_CLK", "group__clock__manager__s32k1xx.html#ggae778f9780a2325209728ac050ede328cae84bf5e73e08e2705f04ffb703b34a20", null ],
      [ "SIM_CLKOUT_SEL_SYSTEM_FIRC_DIV2_CLK", "group__clock__manager__s32k1xx.html#ggae778f9780a2325209728ac050ede328ca890c460685224d21f257a600aa8d9f18", null ],
      [ "SIM_CLKOUT_SEL_SYSTEM_HCLK", "group__clock__manager__s32k1xx.html#ggae778f9780a2325209728ac050ede328cae50528683f453b370a0699cfad5797a7", null ],
      [ "SIM_CLKOUT_SEL_SYSTEM_SPLL_DIV2_CLK", "group__clock__manager__s32k1xx.html#ggae778f9780a2325209728ac050ede328ca6c0b7af8cf08a92ad216dad47500231d", null ],
      [ "SIM_CLKOUT_SEL_SYSTEM_BUS_CLK", "group__clock__manager__s32k1xx.html#ggae778f9780a2325209728ac050ede328ca23abd9824d282ce8d7c428db1859bb72", null ],
      [ "SIM_CLKOUT_SEL_SYSTEM_LPO_128K_CLK", "group__clock__manager__s32k1xx.html#ggae778f9780a2325209728ac050ede328ca3fe269cb3b6eeedcfb556b7b5bd6aaf3", null ],
      [ "SIM_CLKOUT_SEL_SYSTEM_LPO_CLK", "group__clock__manager__s32k1xx.html#ggae778f9780a2325209728ac050ede328cacbb470184ad740859309bd68bebe756d", null ],
      [ "SIM_CLKOUT_SEL_SYSTEM_RTC_CLK", "group__clock__manager__s32k1xx.html#ggae778f9780a2325209728ac050ede328cace716f1ed920f9efb65e6933b7b2f88c", null ]
    ] ],
    [ "sim_lpoclk_sel_src_t", "group__clock__manager__s32k1xx.html#ga6340d759d229acb0faf474b4b81794ad", [
      [ "SIM_LPO_CLK_SEL_LPO_128K", "group__clock__manager__s32k1xx.html#gga6340d759d229acb0faf474b4b81794adaec63dfca0c1ede572785e1e0b275df74", null ],
      [ "SIM_LPO_CLK_SEL_NO_CLOCK", "group__clock__manager__s32k1xx.html#gga6340d759d229acb0faf474b4b81794ada882d43c63731c311b33d95f94a1a3a58", null ],
      [ "SIM_LPO_CLK_SEL_LPO_32K", "group__clock__manager__s32k1xx.html#gga6340d759d229acb0faf474b4b81794ada7c98890ac594344cc75dab78ad15e896", null ],
      [ "SIM_LPO_CLK_SEL_LPO_1K", "group__clock__manager__s32k1xx.html#gga6340d759d229acb0faf474b4b81794ada6ae937d6dadc92acef3450ce34929625", null ]
    ] ],
    [ "sim_rtc_clk_sel_src_t", "group__clock__manager__s32k1xx.html#ga84e3a7e9851031c6cf640ba4836bb29c", [
      [ "SIM_RTCCLK_SEL_SOSCDIV1_CLK", "group__clock__manager__s32k1xx.html#gga84e3a7e9851031c6cf640ba4836bb29ca34052c0b1ab2339d68931eceeb15348d", null ],
      [ "SIM_RTCCLK_SEL_LPO_32K", "group__clock__manager__s32k1xx.html#gga84e3a7e9851031c6cf640ba4836bb29caa24891309e6550467c1423ee5cac25cf", null ],
      [ "SIM_RTCCLK_SEL_RTC_CLKIN", "group__clock__manager__s32k1xx.html#gga84e3a7e9851031c6cf640ba4836bb29ca5534f2401d9bd76c3c23354006f5fe8c", null ],
      [ "SIM_RTCCLK_SEL_FIRCDIV1_CLK", "group__clock__manager__s32k1xx.html#gga84e3a7e9851031c6cf640ba4836bb29ca8d08d0cf62194aa583aa8face0399834", null ]
    ] ],
    [ "g_RtcClkInFreq", "group__clock__manager__s32k1xx.html#ga3a778ea62dbd2a38bb5a54b2b79ea975", null ],
    [ "g_TClkFreq", "group__clock__manager__s32k1xx.html#ga9d36597370087617b58f0996d13c4944", null ],
    [ "g_xtal0ClkFreq", "group__clock__manager__s32k1xx.html#ga1427c41e19c5e15edd30cc41e248a1d8", null ],
    [ "peripheralFeaturesList", "group__clock__manager__s32k1xx.html#ga49ec5cfe81b5cd5821690be447f94c50", null ]
];
