{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1682004453097 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1682004453103 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Apr 20 17:27:32 2023 " "Processing started: Thu Apr 20 17:27:32 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1682004453103 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682004453103 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off SevenSeg -c SevenSeg " "Command: quartus_map --read_settings_files=on --write_settings_files=off SevenSeg -c SevenSeg" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682004453103 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1682004453633 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1682004453633 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sevenseg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sevenseg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SevenSeg-df " "Found design unit 1: SevenSeg-df" {  } { { "SevenSeg.vhd" "" { Text "D:/proj/SevenSeg/SevenSeg.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682004461634 ""} { "Info" "ISGN_ENTITY_NAME" "1 SevenSeg " "Found entity 1: SevenSeg" {  } { { "SevenSeg.vhd" "" { Text "D:/proj/SevenSeg/SevenSeg.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682004461634 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682004461634 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "SevenSeg " "Elaborating entity \"SevenSeg\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1682004461822 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Seg SevenSeg.vhd(21) " "VHDL Process Statement warning at SevenSeg.vhd(21): inferring latch(es) for signal or variable \"Seg\", which holds its previous value in one or more paths through the process" {  } { { "SevenSeg.vhd" "" { Text "D:/proj/SevenSeg/SevenSeg.vhd" 21 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1682004461822 "|SevenSeg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Seg\[0\] SevenSeg.vhd(21) " "Inferred latch for \"Seg\[0\]\" at SevenSeg.vhd(21)" {  } { { "SevenSeg.vhd" "" { Text "D:/proj/SevenSeg/SevenSeg.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682004461822 "|SevenSeg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Seg\[1\] SevenSeg.vhd(21) " "Inferred latch for \"Seg\[1\]\" at SevenSeg.vhd(21)" {  } { { "SevenSeg.vhd" "" { Text "D:/proj/SevenSeg/SevenSeg.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682004461822 "|SevenSeg"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LEDg\[0\] VCC " "Pin \"LEDg\[0\]\" is stuck at VCC" {  } { { "SevenSeg.vhd" "" { Text "D:/proj/SevenSeg/SevenSeg.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682004463056 "|SevenSeg|LEDg[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDg\[1\] VCC " "Pin \"LEDg\[1\]\" is stuck at VCC" {  } { { "SevenSeg.vhd" "" { Text "D:/proj/SevenSeg/SevenSeg.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682004463056 "|SevenSeg|LEDg[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDg\[2\] VCC " "Pin \"LEDg\[2\]\" is stuck at VCC" {  } { { "SevenSeg.vhd" "" { Text "D:/proj/SevenSeg/SevenSeg.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682004463056 "|SevenSeg|LEDg[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDg\[3\] VCC " "Pin \"LEDg\[3\]\" is stuck at VCC" {  } { { "SevenSeg.vhd" "" { Text "D:/proj/SevenSeg/SevenSeg.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682004463056 "|SevenSeg|LEDg[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDg\[4\] VCC " "Pin \"LEDg\[4\]\" is stuck at VCC" {  } { { "SevenSeg.vhd" "" { Text "D:/proj/SevenSeg/SevenSeg.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682004463056 "|SevenSeg|LEDg[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDg\[5\] VCC " "Pin \"LEDg\[5\]\" is stuck at VCC" {  } { { "SevenSeg.vhd" "" { Text "D:/proj/SevenSeg/SevenSeg.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682004463056 "|SevenSeg|LEDg[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDg\[6\] VCC " "Pin \"LEDg\[6\]\" is stuck at VCC" {  } { { "SevenSeg.vhd" "" { Text "D:/proj/SevenSeg/SevenSeg.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682004463056 "|SevenSeg|LEDg[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDg\[7\] VCC " "Pin \"LEDg\[7\]\" is stuck at VCC" {  } { { "SevenSeg.vhd" "" { Text "D:/proj/SevenSeg/SevenSeg.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682004463056 "|SevenSeg|LEDg[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1682004463056 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "29 " "Implemented 29 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1682004463087 ""} { "Info" "ICUT_CUT_TM_OPINS" "17 " "Implemented 17 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1682004463087 ""} { "Info" "ICUT_CUT_TM_LCELLS" "7 " "Implemented 7 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1682004463087 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1682004463087 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 11 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 11 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "644 " "Peak virtual memory: 644 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1682004463306 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Apr 20 17:27:43 2023 " "Processing ended: Thu Apr 20 17:27:43 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1682004463306 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1682004463306 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:17 " "Total CPU time (on all processors): 00:00:17" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1682004463306 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1682004463306 ""}
