// Seed: 191604331
module module_0 (
    input supply1 id_0,
    input tri0 id_1,
    input supply1 id_2,
    input wire id_3,
    output supply1 id_4#(.id_6(1))
);
endmodule
module module_1 (
    output uwire id_0,
    input supply1 id_1,
    input tri0 id_2,
    input supply0 id_3,
    input wand id_4,
    input wire id_5,
    input supply0 id_6,
    input tri id_7,
    input tri0 id_8,
    input tri1 id_9,
    output logic id_10,
    input wand id_11,
    output uwire id_12,
    input wand id_13,
    input uwire id_14,
    input tri id_15,
    output tri1 id_16,
    output uwire id_17,
    input wire id_18,
    output wor id_19,
    output uwire id_20,
    input supply1 id_21,
    output wand id_22,
    output wor id_23
);
  always begin : LABEL_0
    assert (id_6);
  end
  wire id_25;
  ;
  always @(posedge -1 or(-1)) id_10 = id_1;
  module_0 modCall_1 (
      id_18,
      id_9,
      id_3,
      id_8,
      id_22
  );
  assign id_22 = id_9;
  wire [-1 : 1 'b0] id_26;
  parameter id_27 = 1;
endmodule
