# CS2306-Archlabs

The final goal of the labs is to realize the architecture of a **MIPS pipeline processor** with verilog simulation, which is in lab6.