Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Tue May  9 03:12:46 2023
| Host         : yutong-virtual-machine running 64-bit Ubuntu 22.04.1 LTS
| Command      : report_timing_summary -max_paths 10 -file soc_wrapper_timing_summary_routed.rpt -pb soc_wrapper_timing_summary_routed.pb -rpx soc_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : soc_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -0.075       -0.212                      3                81008        0.052        0.000                      0                80828        9.500        0.000                       0                 28084  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock              Waveform(ns)         Period(ns)      Frequency(MHz)
-----              ------------         ----------      --------------
clk_fpga_0         {0.000 11.000}       22.000          45.455          
  sclk             {0.000 22.000}       44.000          22.727          
clk_fpga_1         {0.000 500.000}      1000.000        1.000           
riscv_jtag_tck     {0.000 50.000}       100.000         10.000          
riscv_rmii_refclk  {0.000 10.000}       20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0               0.546        0.000                      0                59051        0.052        0.000                      0                58986        9.750        0.000                       0                 27091  
  sclk                  11.668        0.000                      0                    1        9.668        0.000                      0                    1                                                                          
clk_fpga_1             975.269        0.000                      0                   65        0.238        0.000                      0                   65      499.500        0.000                       0                    67  
riscv_jtag_tck          20.850        0.000                      0                 1434        0.091        0.000                      0                 1319       48.750        0.000                       0                   614  
riscv_rmii_refclk        2.675        0.000                      0                  449        0.126        0.000                      0                  449        9.500        0.000                       0                   312  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
sclk          clk_fpga_0         -0.075       -0.212                      3                    3       14.700        0.000                      0                    3  
clk_fpga_0    sclk                7.383        0.000                      0                    3        9.256        0.000                      0                    3  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_fpga_0         clk_fpga_0               6.763        0.000                      0                19264        0.226        0.000                      0                19264  
**async_default**  clk_fpga_1         clk_fpga_1             980.344        0.000                      0                   64        0.861        0.000                      0                   64  
**async_default**  riscv_jtag_tck     riscv_jtag_tck          92.817        0.000                      0                  371        0.724        0.000                      0                  371  
**async_default**  riscv_rmii_refclk  riscv_rmii_refclk       13.570        0.000                      0                  307        1.206        0.000                      0                  307  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        0.546ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.052ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.546ns  (required time - arrival time)
  Source:                 soc_i/cpu_wrap_0/inst/u_peri/u_uart/u_tx_ctrl/uart_tx_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            riscv_uart_txd
                            (output port clocked by clk_fpga_0  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Max at Slow Process Corner
  Requirement:            22.000ns  (clk_fpga_0 rise@22.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.097ns  (logic 4.024ns (49.691%)  route 4.074ns (50.309%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           10.000ns
  Clock Path Skew:        -3.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 22.000 - 22.000 ) 
    Source Clock Delay      (SCD):    3.025ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.332ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.660ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19248, routed)       1.731     3.025    soc_i/cpu_wrap_0/inst/u_peri/u_uart/u_tx_ctrl/clk
    SLICE_X63Y5          FDPE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_uart/u_tx_ctrl/uart_tx_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y5          FDPE (Prop_fdpe_C_Q)         0.456     3.481 r  soc_i/cpu_wrap_0/inst/u_peri/u_uart/u_tx_ctrl/uart_tx_reg/Q
                         net (fo=1, routed)           4.074     7.555    riscv_uart_txd_OBUF
    Y7                   OBUF (Prop_obuf_I_O)         3.568    11.122 r  riscv_uart_txd_OBUF_inst/O
                         net (fo=0)                   0.000    11.122    riscv_uart_txd
    Y7                                                                r  riscv_uart_txd (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     22.000    22.000 r  
                         clock pessimism              0.000    22.000    
                         clock uncertainty           -0.332    21.668    
                         output delay               -10.000    11.668    
  -------------------------------------------------------------------
                         required time                         11.668    
                         arrival time                         -11.122    
  -------------------------------------------------------------------
                         slack                                  0.546    

Slack (MET) :             0.861ns  (required time - arrival time)
  Source:                 soc_i/cpu_wrap_0/inst/u_cpu_top/id2exe_rs2_addr_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_cpu_top/u_mdu/u_div/out_reg[62]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            22.000ns  (clk_fpga_0 rise@22.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        20.652ns  (logic 6.605ns (31.983%)  route 14.047ns (68.017%))
  Logic Levels:           29  (CARRY4=14 LUT1=1 LUT3=1 LUT4=2 LUT5=2 LUT6=8 MUXF7=1)
  Clock Path Skew:        -0.185ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.162ns = ( 27.162 - 22.000 ) 
    Source Clock Delay      (SCD):    5.792ns
    Clock Pessimism Removal (CPR):    0.445ns
  Clock Uncertainty:      0.332ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.660ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19248, routed)       2.381     3.675    soc_i/cpu_wrap_0/inst/u_cpu_top/u_clkmnt/u_cg/clk
    SLICE_X65Y59         LUT2 (Prop_lut2_I0_O)        0.124     3.799 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_clkmnt/u_cg/satp_ppn[43]_i_3/O
                         net (fo=7845, routed)        1.993     5.792    soc_i/cpu_wrap_0/inst/u_cpu_top/clk_0
    SLICE_X54Y50         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_cpu_top/id2exe_rs2_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y50         FDCE (Prop_fdce_C_Q)         0.518     6.310 r  soc_i/cpu_wrap_0/inst/u_cpu_top/id2exe_rs2_addr_reg[1]/Q
                         net (fo=41, routed)          1.322     7.632    soc_i/cpu_wrap_0/inst/u_cpu_top/u_mdu/u_div/src2_pos_latch_reg[0]_0[1]
    SLICE_X45Y52         LUT6 (Prop_lut6_I2_O)        0.124     7.756 f  soc_i/cpu_wrap_0/inst/u_cpu_top/u_mdu/u_div/src2_pos_latch[0]_i_33/O
                         net (fo=1, routed)           0.000     7.756    soc_i/cpu_wrap_0/inst/u_cpu_top/u_mdu/u_div/src2_pos_latch[0]_i_33_n_0
    SLICE_X45Y52         MUXF7 (Prop_muxf7_I1_O)      0.245     8.001 f  soc_i/cpu_wrap_0/inst/u_cpu_top/u_mdu/u_div/src2_pos_latch_reg[0]_i_13/O
                         net (fo=1, routed)           1.018     9.019    soc_i/cpu_wrap_0/inst/u_cpu_top/u_mdu/u_div/src2_pos_latch_reg[0]_i_13_n_0
    SLICE_X50Y50         LUT6 (Prop_lut6_I5_O)        0.298     9.317 f  soc_i/cpu_wrap_0/inst/u_cpu_top/u_mdu/u_div/src2_pos_latch[0]_i_3/O
                         net (fo=128, routed)         0.885    10.202    soc_i/cpu_wrap_0/inst/u_cpu_top/u_mdu/u_div/src2_pos_latch[0]_i_3_n_0
    SLICE_X53Y42         LUT4 (Prop_lut4_I3_O)        0.124    10.326 f  soc_i/cpu_wrap_0/inst/u_cpu_top/u_mdu/u_div/src2_pos_latch[0]_i_5/O
                         net (fo=1, routed)           0.407    10.733    soc_i/cpu_wrap_0/inst/u_cpu_top/u_mdu/u_div/src2_pos_latch[0]_i_5_n_0
    SLICE_X53Y42         LUT6 (Prop_lut6_I5_O)        0.124    10.857 f  soc_i/cpu_wrap_0/inst/u_cpu_top/u_mdu/u_div/src2_pos_latch[0]_i_1/O
                         net (fo=18, routed)          1.066    11.923    soc_i/cpu_wrap_0/inst/u_cpu_top/u_mdu/u_div/id2exe_rs2_data_reg[0]
    SLICE_X64Y35         LUT1 (Prop_lut1_I0_O)        0.117    12.040 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_mdu/u_div/src2_pos_latch[4]_i_3/O
                         net (fo=1, routed)           0.517    12.558    soc_i/cpu_wrap_0/inst/u_cpu_top/u_mdu/u_div/p_0_in__1[0]
    SLICE_X66Y35         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803    13.361 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_mdu/u_div/src2_pos_latch_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.361    soc_i/cpu_wrap_0/inst/u_cpu_top/u_mdu_n_527
    SLICE_X66Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.478 r  soc_i/cpu_wrap_0/inst/u_cpu_top/src2_pos_latch_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.478    soc_i/cpu_wrap_0/inst/u_cpu_top/src2_pos_latch_reg[8]_i_2_n_0
    SLICE_X66Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.595 r  soc_i/cpu_wrap_0/inst/u_cpu_top/src2_pos_latch_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.595    soc_i/cpu_wrap_0/inst/u_cpu_top/src2_pos_latch_reg[12]_i_2_n_0
    SLICE_X66Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.712 r  soc_i/cpu_wrap_0/inst/u_cpu_top/src2_pos_latch_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.712    soc_i/cpu_wrap_0/inst/u_cpu_top/src2_pos_latch_reg[16]_i_2_n_0
    SLICE_X66Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.829 r  soc_i/cpu_wrap_0/inst/u_cpu_top/src2_pos_latch_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.829    soc_i/cpu_wrap_0/inst/u_cpu_top/src2_pos_latch_reg[20]_i_2_n_0
    SLICE_X66Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.946 r  soc_i/cpu_wrap_0/inst/u_cpu_top/src2_pos_latch_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.946    soc_i/cpu_wrap_0/inst/u_cpu_top/src2_pos_latch_reg[24]_i_2_n_0
    SLICE_X66Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.063 r  soc_i/cpu_wrap_0/inst/u_cpu_top/src2_pos_latch_reg[28]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.063    soc_i/cpu_wrap_0/inst/u_cpu_top/src2_pos_latch_reg[28]_i_2_n_0
    SLICE_X66Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.180 r  soc_i/cpu_wrap_0/inst/u_cpu_top/src2_pos_latch_reg[32]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.180    soc_i/cpu_wrap_0/inst/u_cpu_top/src2_pos_latch_reg[32]_i_2_n_0
    SLICE_X66Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.297 r  soc_i/cpu_wrap_0/inst/u_cpu_top/src2_pos_latch_reg[36]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.297    soc_i/cpu_wrap_0/inst/u_cpu_top/src2_pos_latch_reg[36]_i_2_n_0
    SLICE_X66Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.414 r  soc_i/cpu_wrap_0/inst/u_cpu_top/src2_pos_latch_reg[40]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.414    soc_i/cpu_wrap_0/inst/u_cpu_top/src2_pos_latch_reg[40]_i_2_n_0
    SLICE_X66Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.531 r  soc_i/cpu_wrap_0/inst/u_cpu_top/src2_pos_latch_reg[44]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.531    soc_i/cpu_wrap_0/inst/u_cpu_top/src2_pos_latch_reg[44]_i_2_n_0
    SLICE_X66Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.648 r  soc_i/cpu_wrap_0/inst/u_cpu_top/src2_pos_latch_reg[48]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.648    soc_i/cpu_wrap_0/inst/u_cpu_top/src2_pos_latch_reg[48]_i_2_n_0
    SLICE_X66Y47         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    14.887 f  soc_i/cpu_wrap_0/inst/u_cpu_top/src2_pos_latch_reg[52]_i_2/O[2]
                         net (fo=2, routed)           0.815    15.701    soc_i/cpu_wrap_0/inst/u_cpu_top/u_mdu/u_div/src2_pos_latch_reg[63]_0[46]
    SLICE_X80Y46         LUT6 (Prop_lut6_I0_O)        0.301    16.002 f  soc_i/cpu_wrap_0/inst/u_cpu_top/u_mdu/u_div/src2_pos_latch[51]_i_1/O
                         net (fo=7, routed)           0.851    16.853    soc_i/cpu_wrap_0/inst/u_cpu_top/u_mdu/u_div/src2_pos[51]
    SLICE_X83Y45         LUT4 (Prop_lut4_I1_O)        0.152    17.005 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_mdu/u_div/cnt[5]_i_30/O
                         net (fo=7, routed)           1.163    18.168    soc_i/cpu_wrap_0/inst/u_cpu_top/u_mdu/u_div/u_src2_clz/out476_out
    SLICE_X86Y42         LUT5 (Prop_lut5_I1_O)        0.354    18.522 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_mdu/u_div/cnt[5]_i_15/O
                         net (fo=14, routed)          1.317    19.839    soc_i/cpu_wrap_0/inst/u_cpu_top/u_mdu/u_div/u_src2_clz/p_0_in[6]
    SLICE_X92Y39         LUT6 (Prop_lut6_I4_O)        0.348    20.187 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_mdu/u_div/cnt[2]_i_34/O
                         net (fo=1, routed)           1.092    21.279    soc_i/cpu_wrap_0/inst/u_cpu_top/u_mdu/u_div/cnt[2]_i_34_n_0
    SLICE_X96Y39         LUT6 (Prop_lut6_I0_O)        0.124    21.403 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_mdu/u_div/cnt[2]_i_9/O
                         net (fo=1, routed)           0.000    21.403    soc_i/cpu_wrap_0/inst/u_cpu_top/u_mdu/u_div/cnt[2]_i_9_n_0
    SLICE_X96Y39         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    21.981 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_mdu/u_div/cnt_reg[2]_i_2/O[2]
                         net (fo=77, routed)          0.899    22.880    soc_i/cpu_wrap_0/inst/u_cpu_top/u_mdu/u_div/sft_bit_div2[1]
    SLICE_X103Y38        LUT6 (Prop_lut6_I2_O)        0.301    23.181 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_mdu/u_div/out[118]_i_7/O
                         net (fo=6, routed)           1.061    24.242    soc_i/cpu_wrap_0/inst/u_cpu_top/u_mdu/u_div/out[118]_i_7_n_0
    SLICE_X105Y43        LUT3 (Prop_lut3_I0_O)        0.124    24.366 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_mdu/u_div/out[110]_i_2/O
                         net (fo=5, routed)           0.669    25.035    soc_i/cpu_wrap_0/inst/u_cpu_top/u_mdu/u_div/out[110]_i_2_n_0
    SLICE_X107Y44        LUT5 (Prop_lut5_I4_O)        0.118    25.153 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_mdu/u_div/out[126]_i_5/O
                         net (fo=4, routed)           0.965    26.118    soc_i/cpu_wrap_0/inst/u_cpu_top/u_mdu/u_div/out[126]_i_5_n_0
    SLICE_X103Y49        LUT6 (Prop_lut6_I5_O)        0.326    26.444 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_mdu/u_div/out[62]_i_1/O
                         net (fo=1, routed)           0.000    26.444    soc_i/cpu_wrap_0/inst/u_cpu_top/u_mdu/u_div/out[62]_i_1_n_0
    SLICE_X103Y49        FDCE                                         r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_mdu/u_div/out_reg[62]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     22.000    22.000 r  
    PS7_X0Y0             PS7                          0.000    22.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    23.088    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.179 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19248, routed)       2.074    25.254    soc_i/cpu_wrap_0/inst/u_cpu_top/u_clkmnt/u_cg/clk
    SLICE_X65Y59         LUT2 (Prop_lut2_I0_O)        0.100    25.354 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_clkmnt/u_cg/satp_ppn[43]_i_3/O
                         net (fo=7845, routed)        1.808    27.162    soc_i/cpu_wrap_0/inst/u_cpu_top/u_mdu/u_div/out_reg[127]_0
    SLICE_X103Y49        FDCE                                         r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_mdu/u_div/out_reg[62]/C
                         clock pessimism              0.445    27.607    
                         clock uncertainty           -0.332    27.275    
    SLICE_X103Y49        FDCE (Setup_fdce_C_D)        0.029    27.304    soc_i/cpu_wrap_0/inst/u_cpu_top/u_mdu/u_div/out_reg[62]
  -------------------------------------------------------------------
                         required time                         27.304    
                         arrival time                         -26.444    
  -------------------------------------------------------------------
                         slack                                  0.861    

Slack (MET) :             0.998ns  (required time - arrival time)
  Source:                 soc_i/cpu_wrap_0/inst/u_l1ic/u_tagram/memory_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_impu/pmp_v_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            22.000ns  (clk_fpga_0 rise@22.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        20.543ns  (logic 6.160ns (29.985%)  route 14.383ns (70.015%))
  Logic Levels:           21  (CARRY4=2 LUT2=2 LUT3=2 LUT4=2 LUT5=3 LUT6=10)
  Clock Path Skew:        -0.155ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.815ns = ( 24.815 - 22.000 ) 
    Source Clock Delay      (SCD):    3.099ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.332ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.660ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19248, routed)       1.805     3.099    soc_i/cpu_wrap_0/inst/u_l1ic/u_tagram/clk
    RAMB18_X4Y28         RAMB18E1                                     r  soc_i/cpu_wrap_0/inst/u_l1ic/u_tagram/memory_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X4Y28         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[2])
                                                      2.454     5.553 r  soc_i/cpu_wrap_0/inst/u_l1ic/u_tagram/memory_reg/DOADO[2]
                         net (fo=1, routed)           1.247     6.800    soc_i/cpu_wrap_0/inst/u_l1ic/u_tagram/tag_out[2]
    SLICE_X89Y71         LUT6 (Prop_lut6_I0_O)        0.124     6.924 r  soc_i/cpu_wrap_0/inst/u_l1ic/u_tagram/memory_reg_0_i_55__0/O
                         net (fo=1, routed)           0.000     6.924    soc_i/cpu_wrap_0/inst/u_l1ic/u_tagram/memory_reg_0_i_55__0_n_0
    SLICE_X89Y71         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.456 r  soc_i/cpu_wrap_0/inst/u_l1ic/u_tagram/memory_reg_0_i_47__0/CO[3]
                         net (fo=1, routed)           0.000     7.456    soc_i/cpu_wrap_0/inst/u_l1ic/u_tagram/memory_reg_0_i_47__0_n_0
    SLICE_X89Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.570 r  soc_i/cpu_wrap_0/inst/u_l1ic/u_tagram/memory_reg_0_i_46__0/CO[3]
                         net (fo=2, routed)           0.848     8.418    soc_i/cpu_wrap_0/inst/u_l1ic/u_tagram/hit0
    SLICE_X88Y77         LUT3 (Prop_lut3_I0_O)        0.124     8.542 f  soc_i/cpu_wrap_0/inst/u_l1ic/u_tagram/memory_reg_0_i_43__0/O
                         net (fo=4, routed)           0.777     9.320    soc_i/cpu_wrap_0/inst/u_l1ic/u_tagram/memory_reg_0_i_43__0_n_0
    SLICE_X83Y84         LUT6 (Prop_lut6_I1_O)        0.124     9.444 r  soc_i/cpu_wrap_0/inst/u_l1ic/u_tagram/core_vaddr_latch[9]_i_1__0/O
                         net (fo=33, routed)          0.494     9.938    soc_i/cpu_wrap_0/inst/u_l1ic/u_tagram/E[0]
    SLICE_X82Y85         LUT2 (Prop_lut2_I0_O)        0.119    10.057 r  soc_i/cpu_wrap_0/inst/u_l1ic/u_tagram/if2id_insn_valid_i_9/O
                         net (fo=2, routed)           0.365    10.422    soc_i/cpu_wrap_0/inst/u_cpu_top/u_ifu/u_pfu/p_9_in
    SLICE_X83Y85         LUT6 (Prop_lut6_I5_O)        0.355    10.777 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_ifu/u_pfu/if2id_insn_valid_i_5/O
                         net (fo=2, routed)           0.882    11.658    soc_i/cpu_wrap_0/inst/u_cpu_top/u_ifu/u_pfu/u_btb/pa_reg[2]_1
    SLICE_X93Y90         LUT6 (Prop_lut6_I5_O)        0.124    11.782 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_ifu/u_pfu/u_btb/core_vaddr_latch[9]_i_4/O
                         net (fo=127, routed)         0.981    12.764    soc_i/cpu_wrap_0/inst/u_cpu_top/u_ifu/u_pfu/u_btb/imem_addr1
    SLICE_X88Y91         LUT3 (Prop_lut3_I1_O)        0.150    12.914 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_ifu/u_pfu/u_btb/va_latch[23]_i_1__0/O
                         net (fo=11, routed)          0.926    13.839    soc_i/cpu_wrap_0/inst/u_immu/bus_err_i_12__0[21]
    SLICE_X87Y104        LUT6 (Prop_lut6_I0_O)        0.326    14.165 r  soc_i/cpu_wrap_0/inst/u_immu/pa[23]_i_3__0/O
                         net (fo=1, routed)           0.590    14.756    soc_i/cpu_wrap_0/inst/u_immu/u_tlb/pa_reg[23]_0
    SLICE_X86Y105        LUT6 (Prop_lut6_I1_O)        0.124    14.880 r  soc_i/cpu_wrap_0/inst/u_immu/u_tlb/pa[23]_i_1__0/O
                         net (fo=153, routed)         1.215    16.095    soc_i/cpu_wrap_0/inst/u_immu/u_tlb/va_latch_reg[23]
    SLICE_X66Y114        LUT2 (Prop_lut2_I0_O)        0.150    16.245 f  soc_i/cpu_wrap_0/inst/u_immu/u_tlb/pmp_x_i_1272/O
                         net (fo=1, routed)           1.060    17.304    soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/g_pmp[15].napot_match1[10]
    SLICE_X48Y106        LUT6 (Prop_lut6_I5_O)        0.348    17.652 f  soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/pmp_x_i_862/O
                         net (fo=1, routed)           0.433    18.086    soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/pmp_x_i_862_n_0
    SLICE_X48Y106        LUT4 (Prop_lut4_I2_O)        0.124    18.210 f  soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/pmp_x_i_442/O
                         net (fo=1, routed)           0.680    18.890    soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/pmp_x_i_442_n_0
    SLICE_X56Y106        LUT5 (Prop_lut5_I4_O)        0.124    19.014 f  soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/pmp_x_i_156/O
                         net (fo=1, routed)           1.013    20.026    soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/pmp_x_i_156_n_0
    SLICE_X55Y111        LUT6 (Prop_lut6_I0_O)        0.124    20.150 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/pmp_x_i_34/O
                         net (fo=1, routed)           0.568    20.718    soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/u_impu/g_pmp[15].napot_match
    SLICE_X54Y113        LUT5 (Prop_lut5_I2_O)        0.124    20.842 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/pmp_x_i_12/O
                         net (fo=3, routed)           1.062    21.905    soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/u_impu/pmp_match_15
    SLICE_X53Y112        LUT6 (Prop_lut6_I4_O)        0.124    22.029 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/pmp_v_i_182/O
                         net (fo=1, routed)           0.347    22.375    soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/pmp_v_i_182_n_0
    SLICE_X52Y112        LUT4 (Prop_lut4_I3_O)        0.124    22.499 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/pmp_v_i_34/O
                         net (fo=1, routed)           0.430    22.929    soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/pmp_v_i_34_n_0
    SLICE_X52Y111        LUT5 (Prop_lut5_I4_O)        0.124    23.053 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/pmp_v_i_7/O
                         net (fo=1, routed)           0.465    23.519    soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/pmp_v_i_7_n_0
    SLICE_X52Y112        LUT6 (Prop_lut6_I5_O)        0.124    23.643 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/pmp_v_i_1/O
                         net (fo=1, routed)           0.000    23.643    soc_i/cpu_wrap_0/inst/u_impu/pmp_v_tmp
    SLICE_X52Y112        FDCE                                         r  soc_i/cpu_wrap_0/inst/u_impu/pmp_v_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     22.000    22.000 r  
    PS7_X0Y0             PS7                          0.000    22.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    23.088    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.179 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19248, routed)       1.636    24.815    soc_i/cpu_wrap_0/inst/u_impu/clk
    SLICE_X52Y112        FDCE                                         r  soc_i/cpu_wrap_0/inst/u_impu/pmp_v_reg/C
                         clock pessimism              0.129    24.944    
                         clock uncertainty           -0.332    24.612    
    SLICE_X52Y112        FDCE (Setup_fdce_C_D)        0.029    24.641    soc_i/cpu_wrap_0/inst/u_impu/pmp_v_reg
  -------------------------------------------------------------------
                         required time                         24.641    
                         arrival time                         -23.643    
  -------------------------------------------------------------------
                         slack                                  0.998    

Slack (MET) :             1.075ns  (required time - arrival time)
  Source:                 soc_i/cpu_wrap_0/inst/u_cpu_top/id2exe_rs2_addr_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_cpu_top/u_mdu/u_div/out_reg[38]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            22.000ns  (clk_fpga_0 rise@22.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        20.487ns  (logic 6.439ns (31.429%)  route 14.048ns (68.571%))
  Logic Levels:           29  (CARRY4=15 LUT1=1 LUT3=1 LUT4=2 LUT5=2 LUT6=7 MUXF7=1)
  Clock Path Skew:        -0.187ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.160ns = ( 27.160 - 22.000 ) 
    Source Clock Delay      (SCD):    5.792ns
    Clock Pessimism Removal (CPR):    0.445ns
  Clock Uncertainty:      0.332ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.660ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19248, routed)       2.381     3.675    soc_i/cpu_wrap_0/inst/u_cpu_top/u_clkmnt/u_cg/clk
    SLICE_X65Y59         LUT2 (Prop_lut2_I0_O)        0.124     3.799 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_clkmnt/u_cg/satp_ppn[43]_i_3/O
                         net (fo=7845, routed)        1.993     5.792    soc_i/cpu_wrap_0/inst/u_cpu_top/clk_0
    SLICE_X54Y50         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_cpu_top/id2exe_rs2_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y50         FDCE (Prop_fdce_C_Q)         0.518     6.310 r  soc_i/cpu_wrap_0/inst/u_cpu_top/id2exe_rs2_addr_reg[1]/Q
                         net (fo=41, routed)          1.322     7.632    soc_i/cpu_wrap_0/inst/u_cpu_top/u_mdu/u_div/src2_pos_latch_reg[0]_0[1]
    SLICE_X45Y52         LUT6 (Prop_lut6_I2_O)        0.124     7.756 f  soc_i/cpu_wrap_0/inst/u_cpu_top/u_mdu/u_div/src2_pos_latch[0]_i_33/O
                         net (fo=1, routed)           0.000     7.756    soc_i/cpu_wrap_0/inst/u_cpu_top/u_mdu/u_div/src2_pos_latch[0]_i_33_n_0
    SLICE_X45Y52         MUXF7 (Prop_muxf7_I1_O)      0.245     8.001 f  soc_i/cpu_wrap_0/inst/u_cpu_top/u_mdu/u_div/src2_pos_latch_reg[0]_i_13/O
                         net (fo=1, routed)           1.018     9.019    soc_i/cpu_wrap_0/inst/u_cpu_top/u_mdu/u_div/src2_pos_latch_reg[0]_i_13_n_0
    SLICE_X50Y50         LUT6 (Prop_lut6_I5_O)        0.298     9.317 f  soc_i/cpu_wrap_0/inst/u_cpu_top/u_mdu/u_div/src2_pos_latch[0]_i_3/O
                         net (fo=128, routed)         0.885    10.202    soc_i/cpu_wrap_0/inst/u_cpu_top/u_mdu/u_div/src2_pos_latch[0]_i_3_n_0
    SLICE_X53Y42         LUT4 (Prop_lut4_I3_O)        0.124    10.326 f  soc_i/cpu_wrap_0/inst/u_cpu_top/u_mdu/u_div/src2_pos_latch[0]_i_5/O
                         net (fo=1, routed)           0.407    10.733    soc_i/cpu_wrap_0/inst/u_cpu_top/u_mdu/u_div/src2_pos_latch[0]_i_5_n_0
    SLICE_X53Y42         LUT6 (Prop_lut6_I5_O)        0.124    10.857 f  soc_i/cpu_wrap_0/inst/u_cpu_top/u_mdu/u_div/src2_pos_latch[0]_i_1/O
                         net (fo=18, routed)          1.066    11.923    soc_i/cpu_wrap_0/inst/u_cpu_top/u_mdu/u_div/id2exe_rs2_data_reg[0]
    SLICE_X64Y35         LUT1 (Prop_lut1_I0_O)        0.117    12.040 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_mdu/u_div/src2_pos_latch[4]_i_3/O
                         net (fo=1, routed)           0.517    12.558    soc_i/cpu_wrap_0/inst/u_cpu_top/u_mdu/u_div/p_0_in__1[0]
    SLICE_X66Y35         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803    13.361 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_mdu/u_div/src2_pos_latch_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.361    soc_i/cpu_wrap_0/inst/u_cpu_top/u_mdu_n_527
    SLICE_X66Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.478 r  soc_i/cpu_wrap_0/inst/u_cpu_top/src2_pos_latch_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.478    soc_i/cpu_wrap_0/inst/u_cpu_top/src2_pos_latch_reg[8]_i_2_n_0
    SLICE_X66Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.595 r  soc_i/cpu_wrap_0/inst/u_cpu_top/src2_pos_latch_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.595    soc_i/cpu_wrap_0/inst/u_cpu_top/src2_pos_latch_reg[12]_i_2_n_0
    SLICE_X66Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.712 r  soc_i/cpu_wrap_0/inst/u_cpu_top/src2_pos_latch_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.712    soc_i/cpu_wrap_0/inst/u_cpu_top/src2_pos_latch_reg[16]_i_2_n_0
    SLICE_X66Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.829 r  soc_i/cpu_wrap_0/inst/u_cpu_top/src2_pos_latch_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.829    soc_i/cpu_wrap_0/inst/u_cpu_top/src2_pos_latch_reg[20]_i_2_n_0
    SLICE_X66Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.946 r  soc_i/cpu_wrap_0/inst/u_cpu_top/src2_pos_latch_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.946    soc_i/cpu_wrap_0/inst/u_cpu_top/src2_pos_latch_reg[24]_i_2_n_0
    SLICE_X66Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.063 r  soc_i/cpu_wrap_0/inst/u_cpu_top/src2_pos_latch_reg[28]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.063    soc_i/cpu_wrap_0/inst/u_cpu_top/src2_pos_latch_reg[28]_i_2_n_0
    SLICE_X66Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.180 r  soc_i/cpu_wrap_0/inst/u_cpu_top/src2_pos_latch_reg[32]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.180    soc_i/cpu_wrap_0/inst/u_cpu_top/src2_pos_latch_reg[32]_i_2_n_0
    SLICE_X66Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.297 r  soc_i/cpu_wrap_0/inst/u_cpu_top/src2_pos_latch_reg[36]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.297    soc_i/cpu_wrap_0/inst/u_cpu_top/src2_pos_latch_reg[36]_i_2_n_0
    SLICE_X66Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.414 r  soc_i/cpu_wrap_0/inst/u_cpu_top/src2_pos_latch_reg[40]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.414    soc_i/cpu_wrap_0/inst/u_cpu_top/src2_pos_latch_reg[40]_i_2_n_0
    SLICE_X66Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.531 r  soc_i/cpu_wrap_0/inst/u_cpu_top/src2_pos_latch_reg[44]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.531    soc_i/cpu_wrap_0/inst/u_cpu_top/src2_pos_latch_reg[44]_i_2_n_0
    SLICE_X66Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.648 r  soc_i/cpu_wrap_0/inst/u_cpu_top/src2_pos_latch_reg[48]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.648    soc_i/cpu_wrap_0/inst/u_cpu_top/src2_pos_latch_reg[48]_i_2_n_0
    SLICE_X66Y47         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    14.887 f  soc_i/cpu_wrap_0/inst/u_cpu_top/src2_pos_latch_reg[52]_i_2/O[2]
                         net (fo=2, routed)           0.815    15.701    soc_i/cpu_wrap_0/inst/u_cpu_top/u_mdu/u_div/src2_pos_latch_reg[63]_0[46]
    SLICE_X80Y46         LUT6 (Prop_lut6_I0_O)        0.301    16.002 f  soc_i/cpu_wrap_0/inst/u_cpu_top/u_mdu/u_div/src2_pos_latch[51]_i_1/O
                         net (fo=7, routed)           0.851    16.853    soc_i/cpu_wrap_0/inst/u_cpu_top/u_mdu/u_div/src2_pos[51]
    SLICE_X83Y45         LUT4 (Prop_lut4_I1_O)        0.152    17.005 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_mdu/u_div/cnt[5]_i_30/O
                         net (fo=7, routed)           1.163    18.168    soc_i/cpu_wrap_0/inst/u_cpu_top/u_mdu/u_div/u_src2_clz/out476_out
    SLICE_X86Y42         LUT5 (Prop_lut5_I1_O)        0.354    18.522 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_mdu/u_div/cnt[5]_i_15/O
                         net (fo=14, routed)          1.041    19.563    soc_i/cpu_wrap_0/inst/u_cpu_top/u_mdu/u_div/u_src2_clz/p_0_in[6]
    SLICE_X95Y38         LUT5 (Prop_lut5_I3_O)        0.348    19.911 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_mdu/u_div/cnt[2]_i_14/O
                         net (fo=2, routed)           0.743    20.653    soc_i/cpu_wrap_0/inst/u_cpu_top/u_mdu/u_div/cnt[2]_i_14_n_0
    SLICE_X94Y36         LUT6 (Prop_lut6_I0_O)        0.124    20.777 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_mdu/u_div/cnt[2]_i_4/O
                         net (fo=1, routed)           0.828    21.606    soc_i/cpu_wrap_0/inst/u_cpu_top/u_mdu/u_div/cnt[2]_i_4_n_0
    SLICE_X96Y39         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    22.010 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_mdu/u_div/cnt_reg[2]_i_2/CO[3]
                         net (fo=1, routed)           0.000    22.010    soc_i/cpu_wrap_0/inst/u_cpu_top/u_mdu/u_div/cnt_reg[2]_i_2_n_0
    SLICE_X96Y40         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    22.333 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_mdu/u_div/cnt_reg[5]_i_4/O[1]
                         net (fo=50, routed)          1.387    23.720    soc_i/cpu_wrap_0/inst/u_cpu_top/u_mdu/u_div/sft_bit_div2[4]
    SLICE_X109Y48        LUT3 (Prop_lut3_I2_O)        0.306    24.026 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_mdu/u_div/out[109]_i_4/O
                         net (fo=61, routed)          1.255    25.281    soc_i/cpu_wrap_0/inst/u_cpu_top/u_mdu/u_div/out[109]_i_4_n_0
    SLICE_X102Y43        LUT6 (Prop_lut6_I3_O)        0.124    25.405 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_mdu/u_div/out[38]_i_3/O
                         net (fo=1, routed)           0.750    26.155    soc_i/cpu_wrap_0/inst/u_cpu_top/u_mdu/u_div/out[38]_i_3_n_0
    SLICE_X96Y45         LUT6 (Prop_lut6_I5_O)        0.124    26.279 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_mdu/u_div/out[38]_i_1/O
                         net (fo=1, routed)           0.000    26.279    soc_i/cpu_wrap_0/inst/u_cpu_top/u_mdu/u_div/out[38]_i_1_n_0
    SLICE_X96Y45         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_mdu/u_div/out_reg[38]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     22.000    22.000 r  
    PS7_X0Y0             PS7                          0.000    22.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    23.088    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.179 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19248, routed)       2.074    25.254    soc_i/cpu_wrap_0/inst/u_cpu_top/u_clkmnt/u_cg/clk
    SLICE_X65Y59         LUT2 (Prop_lut2_I0_O)        0.100    25.354 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_clkmnt/u_cg/satp_ppn[43]_i_3/O
                         net (fo=7845, routed)        1.806    27.160    soc_i/cpu_wrap_0/inst/u_cpu_top/u_mdu/u_div/out_reg[127]_0
    SLICE_X96Y45         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_mdu/u_div/out_reg[38]/C
                         clock pessimism              0.445    27.605    
                         clock uncertainty           -0.332    27.273    
    SLICE_X96Y45         FDCE (Setup_fdce_C_D)        0.081    27.354    soc_i/cpu_wrap_0/inst/u_cpu_top/u_mdu/u_div/out_reg[38]
  -------------------------------------------------------------------
                         required time                         27.354    
                         arrival time                         -26.279    
  -------------------------------------------------------------------
                         slack                                  1.075    

Slack (MET) :             1.101ns  (required time - arrival time)
  Source:                 soc_i/cpu_wrap_0/inst/u_cpu_top/id2exe_rs2_addr_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_cpu_top/u_mdu/u_div/out_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            22.000ns  (clk_fpga_0 rise@22.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        20.459ns  (logic 6.682ns (32.660%)  route 13.777ns (67.340%))
  Logic Levels:           29  (CARRY4=14 LUT1=1 LUT3=2 LUT4=2 LUT5=5 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.188ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.158ns = ( 27.158 - 22.000 ) 
    Source Clock Delay      (SCD):    5.792ns
    Clock Pessimism Removal (CPR):    0.445ns
  Clock Uncertainty:      0.332ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.660ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19248, routed)       2.381     3.675    soc_i/cpu_wrap_0/inst/u_cpu_top/u_clkmnt/u_cg/clk
    SLICE_X65Y59         LUT2 (Prop_lut2_I0_O)        0.124     3.799 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_clkmnt/u_cg/satp_ppn[43]_i_3/O
                         net (fo=7845, routed)        1.993     5.792    soc_i/cpu_wrap_0/inst/u_cpu_top/clk_0
    SLICE_X54Y50         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_cpu_top/id2exe_rs2_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y50         FDCE (Prop_fdce_C_Q)         0.518     6.310 r  soc_i/cpu_wrap_0/inst/u_cpu_top/id2exe_rs2_addr_reg[1]/Q
                         net (fo=41, routed)          1.322     7.632    soc_i/cpu_wrap_0/inst/u_cpu_top/u_mdu/u_div/src2_pos_latch_reg[0]_0[1]
    SLICE_X45Y52         LUT6 (Prop_lut6_I2_O)        0.124     7.756 f  soc_i/cpu_wrap_0/inst/u_cpu_top/u_mdu/u_div/src2_pos_latch[0]_i_33/O
                         net (fo=1, routed)           0.000     7.756    soc_i/cpu_wrap_0/inst/u_cpu_top/u_mdu/u_div/src2_pos_latch[0]_i_33_n_0
    SLICE_X45Y52         MUXF7 (Prop_muxf7_I1_O)      0.245     8.001 f  soc_i/cpu_wrap_0/inst/u_cpu_top/u_mdu/u_div/src2_pos_latch_reg[0]_i_13/O
                         net (fo=1, routed)           1.018     9.019    soc_i/cpu_wrap_0/inst/u_cpu_top/u_mdu/u_div/src2_pos_latch_reg[0]_i_13_n_0
    SLICE_X50Y50         LUT6 (Prop_lut6_I5_O)        0.298     9.317 f  soc_i/cpu_wrap_0/inst/u_cpu_top/u_mdu/u_div/src2_pos_latch[0]_i_3/O
                         net (fo=128, routed)         0.885    10.202    soc_i/cpu_wrap_0/inst/u_cpu_top/u_mdu/u_div/src2_pos_latch[0]_i_3_n_0
    SLICE_X53Y42         LUT4 (Prop_lut4_I3_O)        0.124    10.326 f  soc_i/cpu_wrap_0/inst/u_cpu_top/u_mdu/u_div/src2_pos_latch[0]_i_5/O
                         net (fo=1, routed)           0.407    10.733    soc_i/cpu_wrap_0/inst/u_cpu_top/u_mdu/u_div/src2_pos_latch[0]_i_5_n_0
    SLICE_X53Y42         LUT6 (Prop_lut6_I5_O)        0.124    10.857 f  soc_i/cpu_wrap_0/inst/u_cpu_top/u_mdu/u_div/src2_pos_latch[0]_i_1/O
                         net (fo=18, routed)          1.066    11.923    soc_i/cpu_wrap_0/inst/u_cpu_top/u_mdu/u_div/id2exe_rs2_data_reg[0]
    SLICE_X64Y35         LUT1 (Prop_lut1_I0_O)        0.117    12.040 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_mdu/u_div/src2_pos_latch[4]_i_3/O
                         net (fo=1, routed)           0.517    12.558    soc_i/cpu_wrap_0/inst/u_cpu_top/u_mdu/u_div/p_0_in__1[0]
    SLICE_X66Y35         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803    13.361 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_mdu/u_div/src2_pos_latch_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.361    soc_i/cpu_wrap_0/inst/u_cpu_top/u_mdu_n_527
    SLICE_X66Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.478 r  soc_i/cpu_wrap_0/inst/u_cpu_top/src2_pos_latch_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.478    soc_i/cpu_wrap_0/inst/u_cpu_top/src2_pos_latch_reg[8]_i_2_n_0
    SLICE_X66Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.595 r  soc_i/cpu_wrap_0/inst/u_cpu_top/src2_pos_latch_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.595    soc_i/cpu_wrap_0/inst/u_cpu_top/src2_pos_latch_reg[12]_i_2_n_0
    SLICE_X66Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.712 r  soc_i/cpu_wrap_0/inst/u_cpu_top/src2_pos_latch_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.712    soc_i/cpu_wrap_0/inst/u_cpu_top/src2_pos_latch_reg[16]_i_2_n_0
    SLICE_X66Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.829 r  soc_i/cpu_wrap_0/inst/u_cpu_top/src2_pos_latch_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.829    soc_i/cpu_wrap_0/inst/u_cpu_top/src2_pos_latch_reg[20]_i_2_n_0
    SLICE_X66Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.946 r  soc_i/cpu_wrap_0/inst/u_cpu_top/src2_pos_latch_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.946    soc_i/cpu_wrap_0/inst/u_cpu_top/src2_pos_latch_reg[24]_i_2_n_0
    SLICE_X66Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.063 r  soc_i/cpu_wrap_0/inst/u_cpu_top/src2_pos_latch_reg[28]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.063    soc_i/cpu_wrap_0/inst/u_cpu_top/src2_pos_latch_reg[28]_i_2_n_0
    SLICE_X66Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.180 r  soc_i/cpu_wrap_0/inst/u_cpu_top/src2_pos_latch_reg[32]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.180    soc_i/cpu_wrap_0/inst/u_cpu_top/src2_pos_latch_reg[32]_i_2_n_0
    SLICE_X66Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.297 r  soc_i/cpu_wrap_0/inst/u_cpu_top/src2_pos_latch_reg[36]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.297    soc_i/cpu_wrap_0/inst/u_cpu_top/src2_pos_latch_reg[36]_i_2_n_0
    SLICE_X66Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.414 r  soc_i/cpu_wrap_0/inst/u_cpu_top/src2_pos_latch_reg[40]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.414    soc_i/cpu_wrap_0/inst/u_cpu_top/src2_pos_latch_reg[40]_i_2_n_0
    SLICE_X66Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.531 r  soc_i/cpu_wrap_0/inst/u_cpu_top/src2_pos_latch_reg[44]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.531    soc_i/cpu_wrap_0/inst/u_cpu_top/src2_pos_latch_reg[44]_i_2_n_0
    SLICE_X66Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.648 r  soc_i/cpu_wrap_0/inst/u_cpu_top/src2_pos_latch_reg[48]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.648    soc_i/cpu_wrap_0/inst/u_cpu_top/src2_pos_latch_reg[48]_i_2_n_0
    SLICE_X66Y47         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    14.887 f  soc_i/cpu_wrap_0/inst/u_cpu_top/src2_pos_latch_reg[52]_i_2/O[2]
                         net (fo=2, routed)           0.815    15.701    soc_i/cpu_wrap_0/inst/u_cpu_top/u_mdu/u_div/src2_pos_latch_reg[63]_0[46]
    SLICE_X80Y46         LUT6 (Prop_lut6_I0_O)        0.301    16.002 f  soc_i/cpu_wrap_0/inst/u_cpu_top/u_mdu/u_div/src2_pos_latch[51]_i_1/O
                         net (fo=7, routed)           0.851    16.853    soc_i/cpu_wrap_0/inst/u_cpu_top/u_mdu/u_div/src2_pos[51]
    SLICE_X83Y45         LUT4 (Prop_lut4_I1_O)        0.152    17.005 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_mdu/u_div/cnt[5]_i_30/O
                         net (fo=7, routed)           1.163    18.168    soc_i/cpu_wrap_0/inst/u_cpu_top/u_mdu/u_div/u_src2_clz/out476_out
    SLICE_X86Y42         LUT5 (Prop_lut5_I1_O)        0.354    18.522 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_mdu/u_div/cnt[5]_i_15/O
                         net (fo=14, routed)          1.041    19.563    soc_i/cpu_wrap_0/inst/u_cpu_top/u_mdu/u_div/u_src2_clz/p_0_in[6]
    SLICE_X95Y38         LUT3 (Prop_lut3_I1_O)        0.342    19.905 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_mdu/u_div/cnt[2]_i_23/O
                         net (fo=2, routed)           0.594    20.498    soc_i/cpu_wrap_0/inst/u_cpu_top/u_mdu/u_div/cnt[2]_i_23_n_0
    SLICE_X95Y39         LUT5 (Prop_lut5_I0_O)        0.326    20.824 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_mdu/u_div/cnt[2]_i_6/O
                         net (fo=1, routed)           0.465    21.289    soc_i/cpu_wrap_0/inst/u_cpu_top/u_mdu/u_div/cnt[2]_i_6_n_0
    SLICE_X96Y39         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.422    21.711 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_mdu/u_div/cnt_reg[2]_i_2/O[1]
                         net (fo=77, routed)          1.376    23.087    soc_i/cpu_wrap_0/inst/u_cpu_top/u_mdu/u_div/sft_bit_div2[0]
    SLICE_X107Y38        LUT5 (Prop_lut5_I3_O)        0.306    23.393 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_mdu/u_div/out[116]_i_7/O
                         net (fo=6, routed)           0.671    24.064    soc_i/cpu_wrap_0/inst/u_cpu_top/u_mdu/u_div/out[116]_i_7_n_0
    SLICE_X107Y39        LUT3 (Prop_lut3_I0_O)        0.150    24.214 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_mdu/u_div/out[12]_i_3/O
                         net (fo=5, routed)           0.507    24.721    soc_i/cpu_wrap_0/inst/u_cpu_top/u_mdu/u_div/out[12]_i_3_n_0
    SLICE_X110Y41        LUT5 (Prop_lut5_I4_O)        0.326    25.047 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_mdu/u_div/out[124]_i_4/O
                         net (fo=4, routed)           1.080    26.127    soc_i/cpu_wrap_0/inst/u_cpu_top/u_mdu/u_div/out[124]_i_4_n_0
    SLICE_X96Y43         LUT5 (Prop_lut5_I2_O)        0.124    26.251 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_mdu/u_div/out[28]_i_1/O
                         net (fo=1, routed)           0.000    26.251    soc_i/cpu_wrap_0/inst/u_cpu_top/u_mdu/u_div/out[28]_i_1_n_0
    SLICE_X96Y43         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_mdu/u_div/out_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     22.000    22.000 r  
    PS7_X0Y0             PS7                          0.000    22.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    23.088    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.179 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19248, routed)       2.074    25.254    soc_i/cpu_wrap_0/inst/u_cpu_top/u_clkmnt/u_cg/clk
    SLICE_X65Y59         LUT2 (Prop_lut2_I0_O)        0.100    25.354 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_clkmnt/u_cg/satp_ppn[43]_i_3/O
                         net (fo=7845, routed)        1.805    27.158    soc_i/cpu_wrap_0/inst/u_cpu_top/u_mdu/u_div/out_reg[127]_0
    SLICE_X96Y43         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_mdu/u_div/out_reg[28]/C
                         clock pessimism              0.445    27.603    
                         clock uncertainty           -0.332    27.272    
    SLICE_X96Y43         FDCE (Setup_fdce_C_D)        0.081    27.353    soc_i/cpu_wrap_0/inst/u_cpu_top/u_mdu/u_div/out_reg[28]
  -------------------------------------------------------------------
                         required time                         27.353    
                         arrival time                         -26.251    
  -------------------------------------------------------------------
                         slack                                  1.101    

Slack (MET) :             1.149ns  (required time - arrival time)
  Source:                 soc_i/cpu_wrap_0/inst/u_cpu_top/id2exe_rs2_addr_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_cpu_top/u_mdu/u_div/out_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            22.000ns  (clk_fpga_0 rise@22.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        20.614ns  (logic 6.605ns (32.042%)  route 14.009ns (67.958%))
  Logic Levels:           29  (CARRY4=14 LUT1=1 LUT3=1 LUT4=2 LUT5=3 LUT6=7 MUXF7=1)
  Clock Path Skew:        0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.364ns = ( 27.364 - 22.000 ) 
    Source Clock Delay      (SCD):    5.792ns
    Clock Pessimism Removal (CPR):    0.445ns
  Clock Uncertainty:      0.332ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.660ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19248, routed)       2.381     3.675    soc_i/cpu_wrap_0/inst/u_cpu_top/u_clkmnt/u_cg/clk
    SLICE_X65Y59         LUT2 (Prop_lut2_I0_O)        0.124     3.799 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_clkmnt/u_cg/satp_ppn[43]_i_3/O
                         net (fo=7845, routed)        1.993     5.792    soc_i/cpu_wrap_0/inst/u_cpu_top/clk_0
    SLICE_X54Y50         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_cpu_top/id2exe_rs2_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y50         FDCE (Prop_fdce_C_Q)         0.518     6.310 r  soc_i/cpu_wrap_0/inst/u_cpu_top/id2exe_rs2_addr_reg[1]/Q
                         net (fo=41, routed)          1.322     7.632    soc_i/cpu_wrap_0/inst/u_cpu_top/u_mdu/u_div/src2_pos_latch_reg[0]_0[1]
    SLICE_X45Y52         LUT6 (Prop_lut6_I2_O)        0.124     7.756 f  soc_i/cpu_wrap_0/inst/u_cpu_top/u_mdu/u_div/src2_pos_latch[0]_i_33/O
                         net (fo=1, routed)           0.000     7.756    soc_i/cpu_wrap_0/inst/u_cpu_top/u_mdu/u_div/src2_pos_latch[0]_i_33_n_0
    SLICE_X45Y52         MUXF7 (Prop_muxf7_I1_O)      0.245     8.001 f  soc_i/cpu_wrap_0/inst/u_cpu_top/u_mdu/u_div/src2_pos_latch_reg[0]_i_13/O
                         net (fo=1, routed)           1.018     9.019    soc_i/cpu_wrap_0/inst/u_cpu_top/u_mdu/u_div/src2_pos_latch_reg[0]_i_13_n_0
    SLICE_X50Y50         LUT6 (Prop_lut6_I5_O)        0.298     9.317 f  soc_i/cpu_wrap_0/inst/u_cpu_top/u_mdu/u_div/src2_pos_latch[0]_i_3/O
                         net (fo=128, routed)         0.885    10.202    soc_i/cpu_wrap_0/inst/u_cpu_top/u_mdu/u_div/src2_pos_latch[0]_i_3_n_0
    SLICE_X53Y42         LUT4 (Prop_lut4_I3_O)        0.124    10.326 f  soc_i/cpu_wrap_0/inst/u_cpu_top/u_mdu/u_div/src2_pos_latch[0]_i_5/O
                         net (fo=1, routed)           0.407    10.733    soc_i/cpu_wrap_0/inst/u_cpu_top/u_mdu/u_div/src2_pos_latch[0]_i_5_n_0
    SLICE_X53Y42         LUT6 (Prop_lut6_I5_O)        0.124    10.857 f  soc_i/cpu_wrap_0/inst/u_cpu_top/u_mdu/u_div/src2_pos_latch[0]_i_1/O
                         net (fo=18, routed)          1.066    11.923    soc_i/cpu_wrap_0/inst/u_cpu_top/u_mdu/u_div/id2exe_rs2_data_reg[0]
    SLICE_X64Y35         LUT1 (Prop_lut1_I0_O)        0.117    12.040 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_mdu/u_div/src2_pos_latch[4]_i_3/O
                         net (fo=1, routed)           0.517    12.558    soc_i/cpu_wrap_0/inst/u_cpu_top/u_mdu/u_div/p_0_in__1[0]
    SLICE_X66Y35         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803    13.361 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_mdu/u_div/src2_pos_latch_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.361    soc_i/cpu_wrap_0/inst/u_cpu_top/u_mdu_n_527
    SLICE_X66Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.478 r  soc_i/cpu_wrap_0/inst/u_cpu_top/src2_pos_latch_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.478    soc_i/cpu_wrap_0/inst/u_cpu_top/src2_pos_latch_reg[8]_i_2_n_0
    SLICE_X66Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.595 r  soc_i/cpu_wrap_0/inst/u_cpu_top/src2_pos_latch_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.595    soc_i/cpu_wrap_0/inst/u_cpu_top/src2_pos_latch_reg[12]_i_2_n_0
    SLICE_X66Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.712 r  soc_i/cpu_wrap_0/inst/u_cpu_top/src2_pos_latch_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.712    soc_i/cpu_wrap_0/inst/u_cpu_top/src2_pos_latch_reg[16]_i_2_n_0
    SLICE_X66Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.829 r  soc_i/cpu_wrap_0/inst/u_cpu_top/src2_pos_latch_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.829    soc_i/cpu_wrap_0/inst/u_cpu_top/src2_pos_latch_reg[20]_i_2_n_0
    SLICE_X66Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.946 r  soc_i/cpu_wrap_0/inst/u_cpu_top/src2_pos_latch_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.946    soc_i/cpu_wrap_0/inst/u_cpu_top/src2_pos_latch_reg[24]_i_2_n_0
    SLICE_X66Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.063 r  soc_i/cpu_wrap_0/inst/u_cpu_top/src2_pos_latch_reg[28]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.063    soc_i/cpu_wrap_0/inst/u_cpu_top/src2_pos_latch_reg[28]_i_2_n_0
    SLICE_X66Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.180 r  soc_i/cpu_wrap_0/inst/u_cpu_top/src2_pos_latch_reg[32]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.180    soc_i/cpu_wrap_0/inst/u_cpu_top/src2_pos_latch_reg[32]_i_2_n_0
    SLICE_X66Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.297 r  soc_i/cpu_wrap_0/inst/u_cpu_top/src2_pos_latch_reg[36]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.297    soc_i/cpu_wrap_0/inst/u_cpu_top/src2_pos_latch_reg[36]_i_2_n_0
    SLICE_X66Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.414 r  soc_i/cpu_wrap_0/inst/u_cpu_top/src2_pos_latch_reg[40]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.414    soc_i/cpu_wrap_0/inst/u_cpu_top/src2_pos_latch_reg[40]_i_2_n_0
    SLICE_X66Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.531 r  soc_i/cpu_wrap_0/inst/u_cpu_top/src2_pos_latch_reg[44]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.531    soc_i/cpu_wrap_0/inst/u_cpu_top/src2_pos_latch_reg[44]_i_2_n_0
    SLICE_X66Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.648 r  soc_i/cpu_wrap_0/inst/u_cpu_top/src2_pos_latch_reg[48]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.648    soc_i/cpu_wrap_0/inst/u_cpu_top/src2_pos_latch_reg[48]_i_2_n_0
    SLICE_X66Y47         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    14.887 f  soc_i/cpu_wrap_0/inst/u_cpu_top/src2_pos_latch_reg[52]_i_2/O[2]
                         net (fo=2, routed)           0.815    15.701    soc_i/cpu_wrap_0/inst/u_cpu_top/u_mdu/u_div/src2_pos_latch_reg[63]_0[46]
    SLICE_X80Y46         LUT6 (Prop_lut6_I0_O)        0.301    16.002 f  soc_i/cpu_wrap_0/inst/u_cpu_top/u_mdu/u_div/src2_pos_latch[51]_i_1/O
                         net (fo=7, routed)           0.851    16.853    soc_i/cpu_wrap_0/inst/u_cpu_top/u_mdu/u_div/src2_pos[51]
    SLICE_X83Y45         LUT4 (Prop_lut4_I1_O)        0.152    17.005 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_mdu/u_div/cnt[5]_i_30/O
                         net (fo=7, routed)           1.163    18.168    soc_i/cpu_wrap_0/inst/u_cpu_top/u_mdu/u_div/u_src2_clz/out476_out
    SLICE_X86Y42         LUT5 (Prop_lut5_I1_O)        0.354    18.522 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_mdu/u_div/cnt[5]_i_15/O
                         net (fo=14, routed)          1.317    19.839    soc_i/cpu_wrap_0/inst/u_cpu_top/u_mdu/u_div/u_src2_clz/p_0_in[6]
    SLICE_X92Y39         LUT6 (Prop_lut6_I4_O)        0.348    20.187 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_mdu/u_div/cnt[2]_i_34/O
                         net (fo=1, routed)           1.092    21.279    soc_i/cpu_wrap_0/inst/u_cpu_top/u_mdu/u_div/cnt[2]_i_34_n_0
    SLICE_X96Y39         LUT6 (Prop_lut6_I0_O)        0.124    21.403 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_mdu/u_div/cnt[2]_i_9/O
                         net (fo=1, routed)           0.000    21.403    soc_i/cpu_wrap_0/inst/u_cpu_top/u_mdu/u_div/cnt[2]_i_9_n_0
    SLICE_X96Y39         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    21.981 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_mdu/u_div/cnt_reg[2]_i_2/O[2]
                         net (fo=77, routed)          0.899    22.880    soc_i/cpu_wrap_0/inst/u_cpu_top/u_mdu/u_div/sft_bit_div2[1]
    SLICE_X103Y38        LUT6 (Prop_lut6_I2_O)        0.301    23.181 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_mdu/u_div/out[118]_i_7/O
                         net (fo=6, routed)           1.061    24.242    soc_i/cpu_wrap_0/inst/u_cpu_top/u_mdu/u_div/out[118]_i_7_n_0
    SLICE_X105Y43        LUT3 (Prop_lut3_I0_O)        0.124    24.366 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_mdu/u_div/out[110]_i_2/O
                         net (fo=5, routed)           0.669    25.035    soc_i/cpu_wrap_0/inst/u_cpu_top/u_mdu/u_div/out[110]_i_2_n_0
    SLICE_X107Y44        LUT5 (Prop_lut5_I4_O)        0.118    25.153 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_mdu/u_div/out[126]_i_5/O
                         net (fo=4, routed)           0.927    26.080    soc_i/cpu_wrap_0/inst/u_cpu_top/u_mdu/u_div/out[126]_i_5_n_0
    SLICE_X96Y44         LUT5 (Prop_lut5_I2_O)        0.326    26.406 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_mdu/u_div/out[30]_i_1/O
                         net (fo=1, routed)           0.000    26.406    soc_i/cpu_wrap_0/inst/u_cpu_top/u_mdu/u_div/out[30]_i_1_n_0
    SLICE_X96Y44         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_mdu/u_div/out_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     22.000    22.000 r  
    PS7_X0Y0             PS7                          0.000    22.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    23.088    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.179 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19248, routed)       2.074    25.254    soc_i/cpu_wrap_0/inst/u_cpu_top/u_clkmnt/u_cg/clk
    SLICE_X65Y59         LUT2 (Prop_lut2_I0_O)        0.100    25.354 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_clkmnt/u_cg/satp_ppn[43]_i_3/O
                         net (fo=7845, routed)        2.011    27.364    soc_i/cpu_wrap_0/inst/u_cpu_top/u_mdu/u_div/out_reg[127]_0
    SLICE_X96Y44         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_mdu/u_div/out_reg[30]/C
                         clock pessimism              0.445    27.809    
                         clock uncertainty           -0.332    27.477    
    SLICE_X96Y44         FDCE (Setup_fdce_C_D)        0.077    27.554    soc_i/cpu_wrap_0/inst/u_cpu_top/u_mdu/u_div/out_reg[30]
  -------------------------------------------------------------------
                         required time                         27.554    
                         arrival time                         -26.406    
  -------------------------------------------------------------------
                         slack                                  1.149    

Slack (MET) :             1.153ns  (required time - arrival time)
  Source:                 soc_i/cpu_wrap_0/inst/u_cpu_top/id2exe_rs2_addr_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_cpu_top/u_mdu/u_div/out_reg[64]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            22.000ns  (clk_fpga_0 rise@22.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        20.431ns  (logic 6.605ns (32.328%)  route 13.826ns (67.672%))
  Logic Levels:           29  (CARRY4=14 LUT1=1 LUT3=1 LUT4=2 LUT5=3 LUT6=7 MUXF7=1)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.234ns = ( 27.234 - 22.000 ) 
    Source Clock Delay      (SCD):    5.792ns
    Clock Pessimism Removal (CPR):    0.445ns
  Clock Uncertainty:      0.332ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.660ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19248, routed)       2.381     3.675    soc_i/cpu_wrap_0/inst/u_cpu_top/u_clkmnt/u_cg/clk
    SLICE_X65Y59         LUT2 (Prop_lut2_I0_O)        0.124     3.799 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_clkmnt/u_cg/satp_ppn[43]_i_3/O
                         net (fo=7845, routed)        1.993     5.792    soc_i/cpu_wrap_0/inst/u_cpu_top/clk_0
    SLICE_X54Y50         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_cpu_top/id2exe_rs2_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y50         FDCE (Prop_fdce_C_Q)         0.518     6.310 r  soc_i/cpu_wrap_0/inst/u_cpu_top/id2exe_rs2_addr_reg[1]/Q
                         net (fo=41, routed)          1.322     7.632    soc_i/cpu_wrap_0/inst/u_cpu_top/u_mdu/u_div/src2_pos_latch_reg[0]_0[1]
    SLICE_X45Y52         LUT6 (Prop_lut6_I2_O)        0.124     7.756 f  soc_i/cpu_wrap_0/inst/u_cpu_top/u_mdu/u_div/src2_pos_latch[0]_i_33/O
                         net (fo=1, routed)           0.000     7.756    soc_i/cpu_wrap_0/inst/u_cpu_top/u_mdu/u_div/src2_pos_latch[0]_i_33_n_0
    SLICE_X45Y52         MUXF7 (Prop_muxf7_I1_O)      0.245     8.001 f  soc_i/cpu_wrap_0/inst/u_cpu_top/u_mdu/u_div/src2_pos_latch_reg[0]_i_13/O
                         net (fo=1, routed)           1.018     9.019    soc_i/cpu_wrap_0/inst/u_cpu_top/u_mdu/u_div/src2_pos_latch_reg[0]_i_13_n_0
    SLICE_X50Y50         LUT6 (Prop_lut6_I5_O)        0.298     9.317 f  soc_i/cpu_wrap_0/inst/u_cpu_top/u_mdu/u_div/src2_pos_latch[0]_i_3/O
                         net (fo=128, routed)         0.885    10.202    soc_i/cpu_wrap_0/inst/u_cpu_top/u_mdu/u_div/src2_pos_latch[0]_i_3_n_0
    SLICE_X53Y42         LUT4 (Prop_lut4_I3_O)        0.124    10.326 f  soc_i/cpu_wrap_0/inst/u_cpu_top/u_mdu/u_div/src2_pos_latch[0]_i_5/O
                         net (fo=1, routed)           0.407    10.733    soc_i/cpu_wrap_0/inst/u_cpu_top/u_mdu/u_div/src2_pos_latch[0]_i_5_n_0
    SLICE_X53Y42         LUT6 (Prop_lut6_I5_O)        0.124    10.857 f  soc_i/cpu_wrap_0/inst/u_cpu_top/u_mdu/u_div/src2_pos_latch[0]_i_1/O
                         net (fo=18, routed)          1.066    11.923    soc_i/cpu_wrap_0/inst/u_cpu_top/u_mdu/u_div/id2exe_rs2_data_reg[0]
    SLICE_X64Y35         LUT1 (Prop_lut1_I0_O)        0.117    12.040 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_mdu/u_div/src2_pos_latch[4]_i_3/O
                         net (fo=1, routed)           0.517    12.558    soc_i/cpu_wrap_0/inst/u_cpu_top/u_mdu/u_div/p_0_in__1[0]
    SLICE_X66Y35         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803    13.361 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_mdu/u_div/src2_pos_latch_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.361    soc_i/cpu_wrap_0/inst/u_cpu_top/u_mdu_n_527
    SLICE_X66Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.478 r  soc_i/cpu_wrap_0/inst/u_cpu_top/src2_pos_latch_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.478    soc_i/cpu_wrap_0/inst/u_cpu_top/src2_pos_latch_reg[8]_i_2_n_0
    SLICE_X66Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.595 r  soc_i/cpu_wrap_0/inst/u_cpu_top/src2_pos_latch_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.595    soc_i/cpu_wrap_0/inst/u_cpu_top/src2_pos_latch_reg[12]_i_2_n_0
    SLICE_X66Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.712 r  soc_i/cpu_wrap_0/inst/u_cpu_top/src2_pos_latch_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.712    soc_i/cpu_wrap_0/inst/u_cpu_top/src2_pos_latch_reg[16]_i_2_n_0
    SLICE_X66Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.829 r  soc_i/cpu_wrap_0/inst/u_cpu_top/src2_pos_latch_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.829    soc_i/cpu_wrap_0/inst/u_cpu_top/src2_pos_latch_reg[20]_i_2_n_0
    SLICE_X66Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.946 r  soc_i/cpu_wrap_0/inst/u_cpu_top/src2_pos_latch_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.946    soc_i/cpu_wrap_0/inst/u_cpu_top/src2_pos_latch_reg[24]_i_2_n_0
    SLICE_X66Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.063 r  soc_i/cpu_wrap_0/inst/u_cpu_top/src2_pos_latch_reg[28]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.063    soc_i/cpu_wrap_0/inst/u_cpu_top/src2_pos_latch_reg[28]_i_2_n_0
    SLICE_X66Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.180 r  soc_i/cpu_wrap_0/inst/u_cpu_top/src2_pos_latch_reg[32]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.180    soc_i/cpu_wrap_0/inst/u_cpu_top/src2_pos_latch_reg[32]_i_2_n_0
    SLICE_X66Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.297 r  soc_i/cpu_wrap_0/inst/u_cpu_top/src2_pos_latch_reg[36]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.297    soc_i/cpu_wrap_0/inst/u_cpu_top/src2_pos_latch_reg[36]_i_2_n_0
    SLICE_X66Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.414 r  soc_i/cpu_wrap_0/inst/u_cpu_top/src2_pos_latch_reg[40]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.414    soc_i/cpu_wrap_0/inst/u_cpu_top/src2_pos_latch_reg[40]_i_2_n_0
    SLICE_X66Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.531 r  soc_i/cpu_wrap_0/inst/u_cpu_top/src2_pos_latch_reg[44]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.531    soc_i/cpu_wrap_0/inst/u_cpu_top/src2_pos_latch_reg[44]_i_2_n_0
    SLICE_X66Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.648 r  soc_i/cpu_wrap_0/inst/u_cpu_top/src2_pos_latch_reg[48]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.648    soc_i/cpu_wrap_0/inst/u_cpu_top/src2_pos_latch_reg[48]_i_2_n_0
    SLICE_X66Y47         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    14.887 f  soc_i/cpu_wrap_0/inst/u_cpu_top/src2_pos_latch_reg[52]_i_2/O[2]
                         net (fo=2, routed)           0.815    15.701    soc_i/cpu_wrap_0/inst/u_cpu_top/u_mdu/u_div/src2_pos_latch_reg[63]_0[46]
    SLICE_X80Y46         LUT6 (Prop_lut6_I0_O)        0.301    16.002 f  soc_i/cpu_wrap_0/inst/u_cpu_top/u_mdu/u_div/src2_pos_latch[51]_i_1/O
                         net (fo=7, routed)           0.851    16.853    soc_i/cpu_wrap_0/inst/u_cpu_top/u_mdu/u_div/src2_pos[51]
    SLICE_X83Y45         LUT4 (Prop_lut4_I1_O)        0.152    17.005 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_mdu/u_div/cnt[5]_i_30/O
                         net (fo=7, routed)           1.163    18.168    soc_i/cpu_wrap_0/inst/u_cpu_top/u_mdu/u_div/u_src2_clz/out476_out
    SLICE_X86Y42         LUT5 (Prop_lut5_I1_O)        0.354    18.522 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_mdu/u_div/cnt[5]_i_15/O
                         net (fo=14, routed)          1.317    19.839    soc_i/cpu_wrap_0/inst/u_cpu_top/u_mdu/u_div/u_src2_clz/p_0_in[6]
    SLICE_X92Y39         LUT6 (Prop_lut6_I4_O)        0.348    20.187 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_mdu/u_div/cnt[2]_i_34/O
                         net (fo=1, routed)           1.092    21.279    soc_i/cpu_wrap_0/inst/u_cpu_top/u_mdu/u_div/cnt[2]_i_34_n_0
    SLICE_X96Y39         LUT6 (Prop_lut6_I0_O)        0.124    21.403 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_mdu/u_div/cnt[2]_i_9/O
                         net (fo=1, routed)           0.000    21.403    soc_i/cpu_wrap_0/inst/u_cpu_top/u_mdu/u_div/cnt[2]_i_9_n_0
    SLICE_X96Y39         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    21.981 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_mdu/u_div/cnt_reg[2]_i_2/O[2]
                         net (fo=77, routed)          1.355    23.337    soc_i/cpu_wrap_0/inst/u_cpu_top/u_mdu/u_div/sft_bit_div2[1]
    SLICE_X105Y48        LUT5 (Prop_lut5_I4_O)        0.301    23.638 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_mdu/u_div/out[120]_i_6/O
                         net (fo=4, routed)           0.835    24.473    soc_i/cpu_wrap_0/inst/u_cpu_top/u_mdu/u_div/out[120]_i_6_n_0
    SLICE_X112Y46        LUT3 (Prop_lut3_I2_O)        0.116    24.589 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_mdu/u_div/out[112]_i_6/O
                         net (fo=3, routed)           0.469    25.058    soc_i/cpu_wrap_0/inst/u_cpu_top/u_mdu/u_div/out[112]_i_6_n_0
    SLICE_X112Y45        LUT5 (Prop_lut5_I0_O)        0.328    25.386 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_mdu/u_div/out[96]_i_4/O
                         net (fo=2, routed)           0.713    26.099    soc_i/cpu_wrap_0/inst/u_cpu_top/u_mdu/u_div/out[96]_i_4_n_0
    SLICE_X105Y42        LUT6 (Prop_lut6_I2_O)        0.124    26.223 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_mdu/u_div/out[64]_i_1/O
                         net (fo=1, routed)           0.000    26.223    soc_i/cpu_wrap_0/inst/u_cpu_top/u_mdu/u_div/out[64]_i_1_n_0
    SLICE_X105Y42        FDCE                                         r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_mdu/u_div/out_reg[64]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     22.000    22.000 r  
    PS7_X0Y0             PS7                          0.000    22.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    23.088    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.179 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19248, routed)       2.074    25.254    soc_i/cpu_wrap_0/inst/u_cpu_top/u_clkmnt/u_cg/clk
    SLICE_X65Y59         LUT2 (Prop_lut2_I0_O)        0.100    25.354 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_clkmnt/u_cg/satp_ppn[43]_i_3/O
                         net (fo=7845, routed)        1.881    27.234    soc_i/cpu_wrap_0/inst/u_cpu_top/u_mdu/u_div/out_reg[127]_0
    SLICE_X105Y42        FDCE                                         r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_mdu/u_div/out_reg[64]/C
                         clock pessimism              0.445    27.680    
                         clock uncertainty           -0.332    27.348    
    SLICE_X105Y42        FDCE (Setup_fdce_C_D)        0.029    27.377    soc_i/cpu_wrap_0/inst/u_cpu_top/u_mdu/u_div/out_reg[64]
  -------------------------------------------------------------------
                         required time                         27.377    
                         arrival time                         -26.223    
  -------------------------------------------------------------------
                         slack                                  1.153    

Slack (MET) :             1.167ns  (required time - arrival time)
  Source:                 soc_i/cpu_wrap_0/inst/u_cpu_top/u_mmu_csr/satp_mode_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_dmpu/pmp_v_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            22.000ns  (clk_fpga_0 rise@22.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        17.802ns  (logic 3.280ns (18.425%)  route 14.522ns (81.575%))
  Logic Levels:           19  (CARRY4=2 LUT2=2 LUT4=2 LUT5=5 LUT6=8)
  Clock Path Skew:        -2.728ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.830ns = ( 24.830 - 22.000 ) 
    Source Clock Delay      (SCD):    5.673ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.332ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.660ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19248, routed)       2.381     3.675    soc_i/cpu_wrap_0/inst/u_cpu_top/u_clkmnt/u_cg/clk
    SLICE_X65Y59         LUT2 (Prop_lut2_I0_O)        0.124     3.799 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_clkmnt/u_cg/satp_ppn[43]_i_3/O
                         net (fo=7845, routed)        1.874     5.673    soc_i/cpu_wrap_0/inst/u_cpu_top/u_mmu_csr/satp_mode_reg[3]_0
    SLICE_X41Y72         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_mmu_csr/satp_mode_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y72         FDCE (Prop_fdce_C_Q)         0.456     6.129 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_mmu_csr/satp_mode_reg[3]/Q
                         net (fo=123, routed)         1.508     7.637    soc_i/cpu_wrap_0/inst/u_dmmu/u_tlb/pa_reg[21][0]
    SLICE_X30Y69         LUT6 (Prop_lut6_I3_O)        0.124     7.761 r  soc_i/cpu_wrap_0/inst/u_dmmu/u_tlb/last_spage[2]_i_32/O
                         net (fo=1, routed)           0.635     8.396    soc_i/cpu_wrap_0/inst/u_dmmu/u_tlb/last_spage[2]_i_32_n_0
    SLICE_X31Y69         LUT5 (Prop_lut5_I0_O)        0.124     8.520 r  soc_i/cpu_wrap_0/inst/u_dmmu/u_tlb/last_spage[2]_i_17/O
                         net (fo=1, routed)           0.000     8.520    soc_i/cpu_wrap_0/inst/u_dmmu/u_tlb/last_spage[2]_i_17_n_0
    SLICE_X31Y69         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.921 r  soc_i/cpu_wrap_0/inst/u_dmmu/u_tlb/last_spage_reg[2]_i_6/CO[3]
                         net (fo=1, routed)           0.000     8.921    soc_i/cpu_wrap_0/inst/u_dmmu/u_tlb/last_spage_reg[2]_i_6_n_0
    SLICE_X31Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.035 r  soc_i/cpu_wrap_0/inst/u_dmmu/u_tlb/last_spage_reg[2]_i_4/CO[3]
                         net (fo=33, routed)          0.716     9.751    soc_i/cpu_wrap_0/inst/u_dmmu/u_tlb/hit_30
    SLICE_X30Y69         LUT2 (Prop_lut2_I1_O)        0.124     9.875 r  soc_i/cpu_wrap_0/inst/u_dmmu/u_tlb/g_tlb_array[3].order[3][1][1]_i_7/O
                         net (fo=31, routed)          0.795    10.670    soc_i/cpu_wrap_0/inst/u_dmmu/u_tlb/hit_3
    SLICE_X37Y68         LUT6 (Prop_lut6_I4_O)        0.124    10.794 r  soc_i/cpu_wrap_0/inst/u_dmmu/u_tlb/last_pte_ppn[9]_i_6/O
                         net (fo=1, routed)           0.453    11.247    soc_i/cpu_wrap_0/inst/u_dmmu/u_tlb/last_pte_ppn[9]_i_6_n_0
    SLICE_X38Y68         LUT6 (Prop_lut6_I3_O)        0.124    11.371 r  soc_i/cpu_wrap_0/inst/u_dmmu/u_tlb/last_pte_ppn[9]_i_3/O
                         net (fo=1, routed)           0.549    11.920    soc_i/cpu_wrap_0/inst/u_dmmu/u_tlb/last_pte_ppn[9]_i_3_n_0
    SLICE_X41Y70         LUT5 (Prop_lut5_I0_O)        0.124    12.044 r  soc_i/cpu_wrap_0/inst/u_dmmu/u_tlb/last_pte_ppn[9]_i_2/O
                         net (fo=2, routed)           1.332    13.376    soc_i/cpu_wrap_0/inst/u_dmmu/u_tlb/tlb_pte_out[19]
    SLICE_X54Y86         LUT6 (Prop_lut6_I3_O)        0.124    13.500 r  soc_i/cpu_wrap_0/inst/u_dmmu/u_tlb/pa[21]_i_1/O
                         net (fo=157, routed)         1.827    15.327    soc_i/cpu_wrap_0/inst/u_dmmu/u_tlb/FSM_sequential_cur_state_reg[0]_rep
    SLICE_X105Y97        LUT2 (Prop_lut2_I0_O)        0.117    15.444 f  soc_i/cpu_wrap_0/inst/u_dmmu/u_tlb/pmp_r_i_1162/O
                         net (fo=1, routed)           1.270    16.714    soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/g_pmp[11].napot_match1_15[9]
    SLICE_X90Y81         LUT6 (Prop_lut6_I5_O)        0.332    17.046 f  soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/pmp_r_i_709/O
                         net (fo=1, routed)           0.466    17.512    soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/pmp_r_i_709_n_0
    SLICE_X90Y81         LUT4 (Prop_lut4_I3_O)        0.124    17.636 f  soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/pmp_r_i_328/O
                         net (fo=1, routed)           0.427    18.063    soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/pmp_r_i_328_n_0
    SLICE_X90Y80         LUT5 (Prop_lut5_I4_O)        0.124    18.187 f  soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/pmp_r_i_90/O
                         net (fo=1, routed)           0.866    19.054    soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/pmp_r_i_90_n_0
    SLICE_X89Y82         LUT6 (Prop_lut6_I0_O)        0.124    19.178 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/pmp_r_i_25/O
                         net (fo=1, routed)           1.511    20.689    soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/u_dmpu/g_pmp[11].napot_match
    SLICE_X52Y91         LUT5 (Prop_lut5_I2_O)        0.124    20.813 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/pmp_r_i_9/O
                         net (fo=4, routed)           0.989    21.802    soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/u_dmpu/pmp_match_1138_out
    SLICE_X49Y103        LUT6 (Prop_lut6_I1_O)        0.124    21.926 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/pmp_v_i_182__0/O
                         net (fo=1, routed)           0.291    22.217    soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/pmp_v_i_182__0_n_0
    SLICE_X49Y104        LUT4 (Prop_lut4_I3_O)        0.124    22.341 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/pmp_v_i_34__0/O
                         net (fo=1, routed)           0.443    22.783    soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/pmp_v_i_34__0_n_0
    SLICE_X48Y107        LUT5 (Prop_lut5_I4_O)        0.124    22.907 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/pmp_v_i_7__0/O
                         net (fo=1, routed)           0.444    23.351    soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/pmp_v_i_7__0_n_0
    SLICE_X48Y104        LUT6 (Prop_lut6_I5_O)        0.124    23.475 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/pmp_v_i_1__0/O
                         net (fo=1, routed)           0.000    23.475    soc_i/cpu_wrap_0/inst/u_dmpu/pmp_v_tmp
    SLICE_X48Y104        FDCE                                         r  soc_i/cpu_wrap_0/inst/u_dmpu/pmp_v_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     22.000    22.000 r  
    PS7_X0Y0             PS7                          0.000    22.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    23.088    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.179 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19248, routed)       1.651    24.830    soc_i/cpu_wrap_0/inst/u_dmpu/clk
    SLICE_X48Y104        FDCE                                         r  soc_i/cpu_wrap_0/inst/u_dmpu/pmp_v_reg/C
                         clock pessimism              0.115    24.945    
                         clock uncertainty           -0.332    24.613    
    SLICE_X48Y104        FDCE (Setup_fdce_C_D)        0.029    24.642    soc_i/cpu_wrap_0/inst/u_dmpu/pmp_v_reg
  -------------------------------------------------------------------
                         required time                         24.642    
                         arrival time                         -23.475    
  -------------------------------------------------------------------
                         slack                                  1.167    

Slack (MET) :             1.193ns  (required time - arrival time)
  Source:                 soc_i/cpu_wrap_0/inst/u_cpu_top/id2exe_rs2_addr_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_cpu_top/u_mdu/u_div/out_reg[79]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            22.000ns  (clk_fpga_0 rise@22.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        20.332ns  (logic 6.659ns (32.751%)  route 13.673ns (67.249%))
  Logic Levels:           29  (CARRY4=14 LUT1=1 LUT3=1 LUT4=2 LUT5=2 LUT6=8 MUXF7=1)
  Clock Path Skew:        -0.220ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.127ns = ( 27.127 - 22.000 ) 
    Source Clock Delay      (SCD):    5.792ns
    Clock Pessimism Removal (CPR):    0.445ns
  Clock Uncertainty:      0.332ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.660ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19248, routed)       2.381     3.675    soc_i/cpu_wrap_0/inst/u_cpu_top/u_clkmnt/u_cg/clk
    SLICE_X65Y59         LUT2 (Prop_lut2_I0_O)        0.124     3.799 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_clkmnt/u_cg/satp_ppn[43]_i_3/O
                         net (fo=7845, routed)        1.993     5.792    soc_i/cpu_wrap_0/inst/u_cpu_top/clk_0
    SLICE_X54Y50         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_cpu_top/id2exe_rs2_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y50         FDCE (Prop_fdce_C_Q)         0.518     6.310 r  soc_i/cpu_wrap_0/inst/u_cpu_top/id2exe_rs2_addr_reg[1]/Q
                         net (fo=41, routed)          1.322     7.632    soc_i/cpu_wrap_0/inst/u_cpu_top/u_mdu/u_div/src2_pos_latch_reg[0]_0[1]
    SLICE_X45Y52         LUT6 (Prop_lut6_I2_O)        0.124     7.756 f  soc_i/cpu_wrap_0/inst/u_cpu_top/u_mdu/u_div/src2_pos_latch[0]_i_33/O
                         net (fo=1, routed)           0.000     7.756    soc_i/cpu_wrap_0/inst/u_cpu_top/u_mdu/u_div/src2_pos_latch[0]_i_33_n_0
    SLICE_X45Y52         MUXF7 (Prop_muxf7_I1_O)      0.245     8.001 f  soc_i/cpu_wrap_0/inst/u_cpu_top/u_mdu/u_div/src2_pos_latch_reg[0]_i_13/O
                         net (fo=1, routed)           1.018     9.019    soc_i/cpu_wrap_0/inst/u_cpu_top/u_mdu/u_div/src2_pos_latch_reg[0]_i_13_n_0
    SLICE_X50Y50         LUT6 (Prop_lut6_I5_O)        0.298     9.317 f  soc_i/cpu_wrap_0/inst/u_cpu_top/u_mdu/u_div/src2_pos_latch[0]_i_3/O
                         net (fo=128, routed)         0.885    10.202    soc_i/cpu_wrap_0/inst/u_cpu_top/u_mdu/u_div/src2_pos_latch[0]_i_3_n_0
    SLICE_X53Y42         LUT4 (Prop_lut4_I3_O)        0.124    10.326 f  soc_i/cpu_wrap_0/inst/u_cpu_top/u_mdu/u_div/src2_pos_latch[0]_i_5/O
                         net (fo=1, routed)           0.407    10.733    soc_i/cpu_wrap_0/inst/u_cpu_top/u_mdu/u_div/src2_pos_latch[0]_i_5_n_0
    SLICE_X53Y42         LUT6 (Prop_lut6_I5_O)        0.124    10.857 f  soc_i/cpu_wrap_0/inst/u_cpu_top/u_mdu/u_div/src2_pos_latch[0]_i_1/O
                         net (fo=18, routed)          1.066    11.923    soc_i/cpu_wrap_0/inst/u_cpu_top/u_mdu/u_div/id2exe_rs2_data_reg[0]
    SLICE_X64Y35         LUT1 (Prop_lut1_I0_O)        0.117    12.040 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_mdu/u_div/src2_pos_latch[4]_i_3/O
                         net (fo=1, routed)           0.517    12.558    soc_i/cpu_wrap_0/inst/u_cpu_top/u_mdu/u_div/p_0_in__1[0]
    SLICE_X66Y35         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803    13.361 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_mdu/u_div/src2_pos_latch_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.361    soc_i/cpu_wrap_0/inst/u_cpu_top/u_mdu_n_527
    SLICE_X66Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.478 r  soc_i/cpu_wrap_0/inst/u_cpu_top/src2_pos_latch_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.478    soc_i/cpu_wrap_0/inst/u_cpu_top/src2_pos_latch_reg[8]_i_2_n_0
    SLICE_X66Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.595 r  soc_i/cpu_wrap_0/inst/u_cpu_top/src2_pos_latch_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.595    soc_i/cpu_wrap_0/inst/u_cpu_top/src2_pos_latch_reg[12]_i_2_n_0
    SLICE_X66Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.712 r  soc_i/cpu_wrap_0/inst/u_cpu_top/src2_pos_latch_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.712    soc_i/cpu_wrap_0/inst/u_cpu_top/src2_pos_latch_reg[16]_i_2_n_0
    SLICE_X66Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.829 r  soc_i/cpu_wrap_0/inst/u_cpu_top/src2_pos_latch_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.829    soc_i/cpu_wrap_0/inst/u_cpu_top/src2_pos_latch_reg[20]_i_2_n_0
    SLICE_X66Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.946 r  soc_i/cpu_wrap_0/inst/u_cpu_top/src2_pos_latch_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.946    soc_i/cpu_wrap_0/inst/u_cpu_top/src2_pos_latch_reg[24]_i_2_n_0
    SLICE_X66Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.063 r  soc_i/cpu_wrap_0/inst/u_cpu_top/src2_pos_latch_reg[28]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.063    soc_i/cpu_wrap_0/inst/u_cpu_top/src2_pos_latch_reg[28]_i_2_n_0
    SLICE_X66Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.180 r  soc_i/cpu_wrap_0/inst/u_cpu_top/src2_pos_latch_reg[32]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.180    soc_i/cpu_wrap_0/inst/u_cpu_top/src2_pos_latch_reg[32]_i_2_n_0
    SLICE_X66Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.297 r  soc_i/cpu_wrap_0/inst/u_cpu_top/src2_pos_latch_reg[36]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.297    soc_i/cpu_wrap_0/inst/u_cpu_top/src2_pos_latch_reg[36]_i_2_n_0
    SLICE_X66Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.414 r  soc_i/cpu_wrap_0/inst/u_cpu_top/src2_pos_latch_reg[40]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.414    soc_i/cpu_wrap_0/inst/u_cpu_top/src2_pos_latch_reg[40]_i_2_n_0
    SLICE_X66Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.531 r  soc_i/cpu_wrap_0/inst/u_cpu_top/src2_pos_latch_reg[44]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.531    soc_i/cpu_wrap_0/inst/u_cpu_top/src2_pos_latch_reg[44]_i_2_n_0
    SLICE_X66Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.648 r  soc_i/cpu_wrap_0/inst/u_cpu_top/src2_pos_latch_reg[48]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.648    soc_i/cpu_wrap_0/inst/u_cpu_top/src2_pos_latch_reg[48]_i_2_n_0
    SLICE_X66Y47         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    14.887 f  soc_i/cpu_wrap_0/inst/u_cpu_top/src2_pos_latch_reg[52]_i_2/O[2]
                         net (fo=2, routed)           0.815    15.701    soc_i/cpu_wrap_0/inst/u_cpu_top/u_mdu/u_div/src2_pos_latch_reg[63]_0[46]
    SLICE_X80Y46         LUT6 (Prop_lut6_I0_O)        0.301    16.002 f  soc_i/cpu_wrap_0/inst/u_cpu_top/u_mdu/u_div/src2_pos_latch[51]_i_1/O
                         net (fo=7, routed)           0.851    16.853    soc_i/cpu_wrap_0/inst/u_cpu_top/u_mdu/u_div/src2_pos[51]
    SLICE_X83Y45         LUT4 (Prop_lut4_I1_O)        0.152    17.005 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_mdu/u_div/cnt[5]_i_30/O
                         net (fo=7, routed)           1.163    18.168    soc_i/cpu_wrap_0/inst/u_cpu_top/u_mdu/u_div/u_src2_clz/out476_out
    SLICE_X86Y42         LUT5 (Prop_lut5_I1_O)        0.354    18.522 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_mdu/u_div/cnt[5]_i_15/O
                         net (fo=14, routed)          1.317    19.839    soc_i/cpu_wrap_0/inst/u_cpu_top/u_mdu/u_div/u_src2_clz/p_0_in[6]
    SLICE_X92Y39         LUT6 (Prop_lut6_I4_O)        0.348    20.187 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_mdu/u_div/cnt[2]_i_34/O
                         net (fo=1, routed)           1.092    21.279    soc_i/cpu_wrap_0/inst/u_cpu_top/u_mdu/u_div/cnt[2]_i_34_n_0
    SLICE_X96Y39         LUT6 (Prop_lut6_I0_O)        0.124    21.403 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_mdu/u_div/cnt[2]_i_9/O
                         net (fo=1, routed)           0.000    21.403    soc_i/cpu_wrap_0/inst/u_cpu_top/u_mdu/u_div/cnt[2]_i_9_n_0
    SLICE_X96Y39         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    21.981 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_mdu/u_div/cnt_reg[2]_i_2/O[2]
                         net (fo=77, routed)          0.938    22.919    soc_i/cpu_wrap_0/inst/u_cpu_top/u_mdu/u_div/sft_bit_div2[1]
    SLICE_X97Y47         LUT6 (Prop_lut6_I5_O)        0.301    23.220 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_mdu/u_div/out[119]_i_6/O
                         net (fo=4, routed)           0.639    23.859    soc_i/cpu_wrap_0/inst/u_cpu_top/u_mdu/u_div/out[119]_i_6_n_0
    SLICE_X98Y48         LUT3 (Prop_lut3_I2_O)        0.150    24.009 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_mdu/u_div/out[127]_i_15/O
                         net (fo=3, routed)           0.716    24.724    soc_i/cpu_wrap_0/inst/u_cpu_top/u_mdu/u_div/out[127]_i_15_n_0
    SLICE_X107Y48        LUT5 (Prop_lut5_I2_O)        0.348    25.072 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_mdu/u_div/out[79]_i_4/O
                         net (fo=1, routed)           0.928    26.000    soc_i/cpu_wrap_0/inst/u_cpu_top/u_mdu/u_div/out[79]_i_4_n_0
    SLICE_X108Y41        LUT6 (Prop_lut6_I4_O)        0.124    26.124 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_mdu/u_div/out[79]_i_1/O
                         net (fo=1, routed)           0.000    26.124    soc_i/cpu_wrap_0/inst/u_cpu_top/u_mdu/u_div/out[79]_i_1_n_0
    SLICE_X108Y41        FDCE                                         r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_mdu/u_div/out_reg[79]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     22.000    22.000 r  
    PS7_X0Y0             PS7                          0.000    22.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    23.088    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.179 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19248, routed)       2.074    25.254    soc_i/cpu_wrap_0/inst/u_cpu_top/u_clkmnt/u_cg/clk
    SLICE_X65Y59         LUT2 (Prop_lut2_I0_O)        0.100    25.354 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_clkmnt/u_cg/satp_ppn[43]_i_3/O
                         net (fo=7845, routed)        1.773    27.127    soc_i/cpu_wrap_0/inst/u_cpu_top/u_mdu/u_div/out_reg[127]_0
    SLICE_X108Y41        FDCE                                         r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_mdu/u_div/out_reg[79]/C
                         clock pessimism              0.445    27.572    
                         clock uncertainty           -0.332    27.240    
    SLICE_X108Y41        FDCE (Setup_fdce_C_D)        0.077    27.317    soc_i/cpu_wrap_0/inst/u_cpu_top/u_mdu/u_div/out_reg[79]
  -------------------------------------------------------------------
                         required time                         27.317    
                         arrival time                         -26.124    
  -------------------------------------------------------------------
                         slack                                  1.193    

Slack (MET) :             1.207ns  (required time - arrival time)
  Source:                 soc_i/cpu_wrap_0/inst/u_cpu_top/id2exe_rs2_addr_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_cpu_top/u_ifu/u_pfu/imem_addr_pre_reg[52]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            22.000ns  (clk_fpga_0 rise@22.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        17.598ns  (logic 3.771ns (21.429%)  route 13.827ns (78.571%))
  Logic Levels:           20  (LUT2=2 LUT3=5 LUT4=2 LUT5=2 LUT6=7 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -2.895ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.782ns = ( 24.782 - 22.000 ) 
    Source Clock Delay      (SCD):    5.792ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.332ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.660ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19248, routed)       2.381     3.675    soc_i/cpu_wrap_0/inst/u_cpu_top/u_clkmnt/u_cg/clk
    SLICE_X65Y59         LUT2 (Prop_lut2_I0_O)        0.124     3.799 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_clkmnt/u_cg/satp_ppn[43]_i_3/O
                         net (fo=7845, routed)        1.993     5.792    soc_i/cpu_wrap_0/inst/u_cpu_top/clk_0
    SLICE_X54Y50         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_cpu_top/id2exe_rs2_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y50         FDCE (Prop_fdce_C_Q)         0.518     6.310 r  soc_i/cpu_wrap_0/inst/u_cpu_top/id2exe_rs2_addr_reg[1]/Q
                         net (fo=41, routed)          1.524     7.834    soc_i/cpu_wrap_0/inst/u_cpu_top/u_mdu/u_mul/FSM_sequential_cur_state[0]_i_2_1[1]
    SLICE_X52Y57         LUT6 (Prop_lut6_I2_O)        0.124     7.958 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_mdu/u_mul/FSM_sequential_cur_state[0]_i_34/O
                         net (fo=1, routed)           0.000     7.958    soc_i/cpu_wrap_0/inst/u_cpu_top/u_mdu/u_mul/FSM_sequential_cur_state[0]_i_34_n_0
    SLICE_X52Y57         MUXF7 (Prop_muxf7_I1_O)      0.245     8.203 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_mdu/u_mul/FSM_sequential_cur_state_reg[0]_i_15/O
                         net (fo=1, routed)           0.000     8.203    soc_i/cpu_wrap_0/inst/u_cpu_top/u_mdu/u_mul/FSM_sequential_cur_state_reg[0]_i_15_n_0
    SLICE_X52Y57         MUXF8 (Prop_muxf8_I0_O)      0.104     8.307 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_mdu/u_mul/FSM_sequential_cur_state_reg[0]_i_6/O
                         net (fo=1, routed)           0.863     9.170    soc_i/cpu_wrap_0/inst/u_cpu_top/u_mdu/u_mul/FSM_sequential_cur_state_reg[0]_i_6_n_0
    SLICE_X49Y56         LUT6 (Prop_lut6_I2_O)        0.316     9.486 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_mdu/u_mul/FSM_sequential_cur_state[0]_i_3/O
                         net (fo=1, routed)           1.022    10.509    soc_i/cpu_wrap_0/inst/u_cpu_top/u_mdu/u_mul/exe_mem_hazard2
    SLICE_X53Y66         LUT4 (Prop_lut4_I1_O)        0.124    10.633 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_mdu/u_mul/FSM_sequential_cur_state[0]_i_2/O
                         net (fo=4, routed)           0.564    11.197    soc_i/cpu_wrap_0/inst/u_cpu_top/u_mdu/u_mul/p_9_in_0
    SLICE_X55Y68         LUT6 (Prop_lut6_I5_O)        0.124    11.321 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_mdu/u_mul/id2exe_jump_alu_i_3/O
                         net (fo=2, routed)           0.655    11.975    soc_i/cpu_wrap_0/inst/u_cpu_top/u_mdu/u_mul/p_10_in
    SLICE_X60Y73         LUT6 (Prop_lut6_I0_O)        0.124    12.099 f  soc_i/cpu_wrap_0/inst/u_cpu_top/u_mdu/u_mul/mr2wb_fwd_table[31]_i_2/O
                         net (fo=101, routed)         0.504    12.603    soc_i/cpu_wrap_0/inst/u_cpu_top/u_dpu/mstatus_mpie_i_14_0
    SLICE_X62Y72         LUT4 (Prop_lut4_I3_O)        0.124    12.727 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_dpu/mstatus_mpie_i_23/O
                         net (fo=1, routed)           0.464    13.191    soc_i/cpu_wrap_0/inst/u_cpu_top/u_dpu/mstatus_mpie_i_23_n_0
    SLICE_X64Y74         LUT6 (Prop_lut6_I0_O)        0.124    13.315 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_dpu/mstatus_mpie_i_14/O
                         net (fo=3, routed)           0.455    13.770    soc_i/cpu_wrap_0/inst/u_cpu_top/u_dpu/exe_int_mask
    SLICE_X64Y74         LUT2 (Prop_lut2_I0_O)        0.150    13.920 f  soc_i/cpu_wrap_0/inst/u_cpu_top/u_dpu/sepc[63]_i_3/O
                         net (fo=80, routed)          0.802    14.721    soc_i/cpu_wrap_0/inst/u_cpu_top/u_dpu/id2exe_insn_valid_reg_0
    SLICE_X65Y74         LUT3 (Prop_lut3_I0_O)        0.326    15.047 f  soc_i/cpu_wrap_0/inst/u_cpu_top/u_dpu/exe2ma_cause[31]_i_1/O
                         net (fo=8, routed)           0.606    15.653    soc_i/cpu_wrap_0/inst/u_cpu_top/u_mdu/u_mul/exe2ma_trap_en_reg[0]
    SLICE_X65Y75         LUT5 (Prop_lut5_I1_O)        0.124    15.777 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_mdu/u_mul/satp_ppn[43]_i_6/O
                         net (fo=10, routed)          0.686    16.463    soc_i/cpu_wrap_0/inst/u_cpu_top/u_mdu/u_mul/ma2mr_pipe_restart_reg
    SLICE_X61Y73         LUT6 (Prop_lut6_I2_O)        0.124    16.587 f  soc_i/cpu_wrap_0/inst/u_cpu_top/u_mdu/u_mul/id2exe_insn_valid_i_7/O
                         net (fo=1, routed)           0.452    17.039    soc_i/cpu_wrap_0/inst/u_cpu_top/u_mdu/u_mul/id2exe_insn_valid_i_7_n_0
    SLICE_X59Y73         LUT3 (Prop_lut3_I2_O)        0.124    17.163 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_mdu/u_mul/id2exe_insn_valid_i_4/O
                         net (fo=2, routed)           0.580    17.744    soc_i/cpu_wrap_0/inst/u_cpu_top/u_mdu/u_mul/id2exe_insn_valid_i_4_n_0
    SLICE_X58Y70         LUT3 (Prop_lut3_I1_O)        0.124    17.868 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_mdu/u_mul/if2id_insn_xes_fault_i_3/O
                         net (fo=2, routed)           0.584    18.451    soc_i/cpu_wrap_0/inst/u_cpu_top/u_clkmnt/if_stall
    SLICE_X56Y70         LUT3 (Prop_lut3_I2_O)        0.124    18.575 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_clkmnt/if2id_insn_valid_i_6/O
                         net (fo=3, routed)           1.199    19.774    soc_i/cpu_wrap_0/inst/u_cpu_top/u_clkmnt/stall0
    SLICE_X83Y78         LUT2 (Prop_lut2_I0_O)        0.124    19.898 f  soc_i/cpu_wrap_0/inst/u_cpu_top/u_clkmnt/_ndata[3]_i_6/O
                         net (fo=1, routed)           1.085    20.983    soc_i/cpu_wrap_0/inst/u_cpu_top/u_ifu/u_pfu/u_btb/pfu_pop
    SLICE_X100Y81        LUT6 (Prop_lut6_I3_O)        0.124    21.107 f  soc_i/cpu_wrap_0/inst/u_cpu_top/u_ifu/u_pfu/u_btb/_ndata[3]_i_2/O
                         net (fo=71, routed)          1.219    22.327    soc_i/cpu_wrap_0/inst/u_cpu_top/u_ifu/u_pfu/u_btb/_ndata[3]_i_2_n_0
    SLICE_X98Y87         LUT3 (Prop_lut3_I0_O)        0.152    22.479 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_ifu/u_pfu/u_btb/imem_addr_pre[52]_i_2/O
                         net (fo=1, routed)           0.563    23.041    soc_i/cpu_wrap_0/inst/u_cpu_top/u_ifu/u_pfu/u_btb/imem_addr_pre[52]_i_2_n_0
    SLICE_X95Y86         LUT5 (Prop_lut5_I4_O)        0.348    23.389 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_ifu/u_pfu/u_btb/imem_addr_pre[52]_i_1/O
                         net (fo=1, routed)           0.000    23.389    soc_i/cpu_wrap_0/inst/u_cpu_top/u_ifu/u_pfu/u_btb_n_231
    SLICE_X95Y86         FDRE                                         r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_ifu/u_pfu/imem_addr_pre_reg[52]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     22.000    22.000 r  
    PS7_X0Y0             PS7                          0.000    22.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    23.088    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.179 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19248, routed)       1.603    24.782    soc_i/cpu_wrap_0/inst/u_cpu_top/u_ifu/u_pfu/clk
    SLICE_X95Y86         FDRE                                         r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_ifu/u_pfu/imem_addr_pre_reg[52]/C
                         clock pessimism              0.115    24.897    
                         clock uncertainty           -0.332    24.565    
    SLICE_X95Y86         FDRE (Setup_fdre_C_D)        0.032    24.597    soc_i/cpu_wrap_0/inst/u_cpu_top/u_ifu/u_pfu/imem_addr_pre_reg[52]
  -------------------------------------------------------------------
                         required time                         24.597    
                         arrival time                         -23.389    
  -------------------------------------------------------------------
                         slack                                  1.207    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 soc_i/cpu_wrap_0/inst/u_dbgapb/wdata_reg_reg[32]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_cpu_top/id2exe_ext_csr_wdata_reg[32]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.045ns  (logic 0.141ns (6.894%)  route 1.904ns (93.106%))
  Logic Levels:           0  
  Clock Path Skew:        1.932ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.860ns
    Source Clock Delay      (SCD):    0.898ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19248, routed)       0.562     0.898    soc_i/cpu_wrap_0/inst/u_dbgapb/clk
    SLICE_X44Y45         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_dbgapb/wdata_reg_reg[32]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y45         FDCE (Prop_fdce_C_Q)         0.141     1.039 r  soc_i/cpu_wrap_0/inst/u_dbgapb/wdata_reg_reg[32]/Q
                         net (fo=2, routed)           1.904     2.943    soc_i/cpu_wrap_0/inst/u_cpu_top/id2exe_ext_csr_wdata_reg[63]_0[32]
    SLICE_X48Y44         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_cpu_top/id2exe_ext_csr_wdata_reg[32]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19248, routed)       1.124     1.490    soc_i/cpu_wrap_0/inst/u_cpu_top/u_clkmnt/u_cg/clk
    SLICE_X65Y59         LUT2 (Prop_lut2_I0_O)        0.056     1.546 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_clkmnt/u_cg/satp_ppn[43]_i_3/O
                         net (fo=7845, routed)        1.314     2.860    soc_i/cpu_wrap_0/inst/u_cpu_top/clk_0
    SLICE_X48Y44         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_cpu_top/id2exe_ext_csr_wdata_reg[32]/C
                         clock pessimism             -0.030     2.830    
    SLICE_X48Y44         FDCE (Hold_fdce_C_D)         0.061     2.891    soc_i/cpu_wrap_0/inst/u_cpu_top/id2exe_ext_csr_wdata_reg[32]
  -------------------------------------------------------------------
                         required time                         -2.891    
                         arrival time                           2.943    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_dma/dma_dest_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_dma/dest_addr_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.427ns  (logic 0.189ns (44.241%)  route 0.238ns (55.759%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.890ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19248, routed)       0.554     0.890    soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_dma/clk
    SLICE_X51Y13         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_dma/dma_dest_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y13         FDCE (Prop_fdce_C_Q)         0.141     1.031 r  soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_dma/dma_dest_reg[9]/Q
                         net (fo=2, routed)           0.238     1.269    soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_dma/dma_dest_reg_n_0_[9]
    SLICE_X44Y14         LUT3 (Prop_lut3_I0_O)        0.048     1.317 r  soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_dma/dest_addr[9]_i_1/O
                         net (fo=1, routed)           0.000     1.317    soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_dma/dest_addr[9]_i_1_n_0
    SLICE_X44Y14         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_dma/dest_addr_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19248, routed)       0.824     1.190    soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_dma/clk
    SLICE_X44Y14         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_dma/dest_addr_reg[9]/C
                         clock pessimism             -0.035     1.155    
    SLICE_X44Y14         FDCE (Hold_fdce_C_D)         0.107     1.262    soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_dma/dest_addr_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.262    
                         arrival time                           1.317    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/spi_tx_buff_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/sft_data_reg1_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.408ns  (logic 0.186ns (45.588%)  route 0.222ns (54.412%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.896ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19248, routed)       0.560     0.896    soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/clk
    SLICE_X48Y8          FDCE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/spi_tx_buff_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y8          FDCE (Prop_fdce_C_Q)         0.141     1.037 r  soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/spi_tx_buff_reg[3]/Q
                         net (fo=1, routed)           0.222     1.258    soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/spi_tx_buff[3]
    SLICE_X51Y8          LUT5 (Prop_lut5_I4_O)        0.045     1.303 r  soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/sft_data_reg1[3]_i_1/O
                         net (fo=1, routed)           0.000     1.303    soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/sft_data_reg1[3]_i_1_n_0
    SLICE_X51Y8          FDCE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/sft_data_reg1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19248, routed)       0.824     1.190    soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/clk
    SLICE_X51Y8          FDCE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/sft_data_reg1_reg[3]/C
                         clock pessimism             -0.035     1.155    
    SLICE_X51Y8          FDCE (Hold_fdce_C_D)         0.091     1.246    soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/sft_data_reg1_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.246    
                         arrival time                           1.303    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 soc_i/cpu_wrap_0/inst/u_l1dc/core_rdata_tmp_reg[52]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_cpu_top/u_dpu/data_latch_reg[52]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.286ns  (logic 0.336ns (14.701%)  route 1.950ns (85.299%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        2.136ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.073ns
    Source Clock Delay      (SCD):    0.908ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19248, routed)       0.572     0.908    soc_i/cpu_wrap_0/inst/u_l1dc/clk
    SLICE_X54Y27         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_l1dc/core_rdata_tmp_reg[52]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y27         FDCE (Prop_fdce_C_Q)         0.148     1.056 r  soc_i/cpu_wrap_0/inst/u_l1dc/core_rdata_tmp_reg[52]/Q
                         net (fo=1, routed)           0.563     1.619    soc_i/cpu_wrap_0/inst/u_l1dc/u_dataram/data_latch_reg[63][52]
    SLICE_X53Y29         LUT5 (Prop_lut5_I0_O)        0.098     1.717 r  soc_i/cpu_wrap_0/inst/u_l1dc/u_dataram/data_latch[52]_i_3/O
                         net (fo=22, routed)          0.729     2.446    soc_i/cpu_wrap_0/inst/u_cpu_top/u_dpu/dmem_rdata[52]
    SLICE_X45Y35         LUT6 (Prop_lut6_I0_O)        0.045     2.491 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_dpu/data_latch[52]_i_2/O
                         net (fo=2, routed)           0.657     3.148    soc_i/cpu_wrap_0/inst/u_cpu_top/u_dpu/data_latch[52]_i_2_n_0
    SLICE_X44Y35         LUT2 (Prop_lut2_I1_O)        0.045     3.193 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_dpu/data_latch[52]_i_1/O
                         net (fo=1, routed)           0.000     3.193    soc_i/cpu_wrap_0/inst/u_cpu_top/u_dpu/data_latch[52]_i_1_n_0
    SLICE_X44Y35         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_dpu/data_latch_reg[52]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19248, routed)       1.124     1.490    soc_i/cpu_wrap_0/inst/u_cpu_top/u_clkmnt/u_cg/clk
    SLICE_X65Y59         LUT2 (Prop_lut2_I0_O)        0.056     1.546 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_clkmnt/u_cg/satp_ppn[43]_i_3/O
                         net (fo=7845, routed)        1.527     3.073    soc_i/cpu_wrap_0/inst/u_cpu_top/u_dpu/amo_src_reg[63]_1
    SLICE_X44Y35         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_dpu/data_latch_reg[52]/C
                         clock pessimism             -0.030     3.043    
    SLICE_X44Y35         FDCE (Hold_fdce_C_D)         0.092     3.135    soc_i/cpu_wrap_0/inst/u_cpu_top/u_dpu/data_latch_reg[52]
  -------------------------------------------------------------------
                         required time                         -3.135    
                         arrival time                           3.193    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 soc_i/cpu_wrap_0/inst/u_cpu_top/u_ifu/u_pfu/data_fifo_reg[41]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_cpu_top/if2id_insn_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.972ns  (logic 0.276ns (13.994%)  route 1.696ns (86.006%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        1.823ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.753ns
    Source Clock Delay      (SCD):    0.900ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19248, routed)       0.564     0.900    soc_i/cpu_wrap_0/inst/u_cpu_top/u_ifu/u_pfu/clk
    SLICE_X35Y44         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_ifu/u_pfu/data_fifo_reg[41]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y44         FDCE (Prop_fdce_C_Q)         0.141     1.041 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_ifu/u_pfu/data_fifo_reg[41]/Q
                         net (fo=2, routed)           0.374     1.415    soc_i/cpu_wrap_0/inst/u_cpu_top/u_ifu/u_pfu/data_fifo_reg_n_0_[41]
    SLICE_X35Y44         LUT6 (Prop_lut6_I0_O)        0.045     1.460 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_ifu/u_pfu/if2id_insn[25]_i_3/O
                         net (fo=1, routed)           0.298     1.757    soc_i/cpu_wrap_0/inst/u_cpu_top/u_ifu/u_pfu/if2id_insn[25]_i_3_n_0
    SLICE_X35Y44         LUT6 (Prop_lut6_I3_O)        0.045     1.802 f  soc_i/cpu_wrap_0/inst/u_cpu_top/u_ifu/u_pfu/if2id_insn[25]_i_2/O
                         net (fo=1, routed)           1.025     2.827    soc_i/cpu_wrap_0/inst/u_cpu_top/u_ifu/u_pfu/if2id_insn[25]_i_2_n_0
    SLICE_X48Y62         LUT4 (Prop_lut4_I1_O)        0.045     2.872 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_ifu/u_pfu/if2id_insn[25]_i_1/O
                         net (fo=1, routed)           0.000     2.872    soc_i/cpu_wrap_0/inst/u_cpu_top/if2id_insn0[25]
    SLICE_X48Y62         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_cpu_top/if2id_insn_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19248, routed)       1.124     1.490    soc_i/cpu_wrap_0/inst/u_cpu_top/u_clkmnt/u_cg/clk
    SLICE_X65Y59         LUT2 (Prop_lut2_I0_O)        0.056     1.546 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_clkmnt/u_cg/satp_ppn[43]_i_3/O
                         net (fo=7845, routed)        1.207     2.753    soc_i/cpu_wrap_0/inst/u_cpu_top/clk_0
    SLICE_X48Y62         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_cpu_top/if2id_insn_reg[25]/C
                         clock pessimism             -0.030     2.723    
    SLICE_X48Y62         FDCE (Hold_fdce_C_D)         0.091     2.814    soc_i/cpu_wrap_0/inst/u_cpu_top/if2id_insn_reg[25]
  -------------------------------------------------------------------
                         required time                         -2.814    
                         arrival time                           2.872    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_dma/dma_dest_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_dma/dest_addr_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.417ns  (logic 0.186ns (44.628%)  route 0.231ns (55.372%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.890ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19248, routed)       0.554     0.890    soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_dma/clk
    SLICE_X52Y14         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_dma/dma_dest_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y14         FDCE (Prop_fdce_C_Q)         0.141     1.031 r  soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_dma/dma_dest_reg[13]/Q
                         net (fo=2, routed)           0.231     1.261    soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_dma/dma_dest_reg_n_0_[13]
    SLICE_X44Y15         LUT3 (Prop_lut3_I0_O)        0.045     1.306 r  soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_dma/dest_addr[13]_i_1/O
                         net (fo=1, routed)           0.000     1.306    soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_dma/dest_addr[13]_i_1_n_0
    SLICE_X44Y15         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_dma/dest_addr_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19248, routed)       0.823     1.189    soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_dma/clk
    SLICE_X44Y15         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_dma/dest_addr_reg[13]/C
                         clock pessimism             -0.035     1.154    
    SLICE_X44Y15         FDCE (Hold_fdce_C_D)         0.092     1.246    soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_dma/dest_addr_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.246    
                         arrival time                           1.306    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 soc_i/cpu_wrap_0/inst/u_dbgapb/insn_out_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_cpu_top/if2id_insn_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.034ns  (logic 0.209ns (10.277%)  route 1.825ns (89.723%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.882ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.804ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19248, routed)       0.556     0.892    soc_i/cpu_wrap_0/inst/u_dbgapb/clk
    SLICE_X46Y54         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_dbgapb/insn_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y54         FDCE (Prop_fdce_C_Q)         0.164     1.056 r  soc_i/cpu_wrap_0/inst/u_dbgapb/insn_out_reg[0]/Q
                         net (fo=1, routed)           1.825     2.880    soc_i/cpu_wrap_0/inst/u_cpu_top/u_ifu/u_pfu/if2id_insn_reg[31]_0[0]
    SLICE_X49Y68         LUT4 (Prop_lut4_I3_O)        0.045     2.925 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_ifu/u_pfu/if2id_insn[0]_i_1/O
                         net (fo=1, routed)           0.000     2.925    soc_i/cpu_wrap_0/inst/u_cpu_top/if2id_insn0[0]
    SLICE_X49Y68         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_cpu_top/if2id_insn_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19248, routed)       1.124     1.490    soc_i/cpu_wrap_0/inst/u_cpu_top/u_clkmnt/u_cg/clk
    SLICE_X65Y59         LUT2 (Prop_lut2_I0_O)        0.056     1.546 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_clkmnt/u_cg/satp_ppn[43]_i_3/O
                         net (fo=7845, routed)        1.258     2.804    soc_i/cpu_wrap_0/inst/u_cpu_top/clk_0
    SLICE_X49Y68         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_cpu_top/if2id_insn_reg[0]/C
                         clock pessimism             -0.030     2.774    
    SLICE_X49Y68         FDCE (Hold_fdce_C_D)         0.091     2.865    soc_i/cpu_wrap_0/inst/u_cpu_top/if2id_insn_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.865    
                         arrival time                           2.925    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 soc_i/cpu_wrap_0/inst/u_cpu_top/u_pmu/minstret_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_cpu_top/id2exe_csr_rdata_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.754ns  (logic 0.276ns (15.740%)  route 1.478ns (84.260%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        1.631ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.601ns
    Source Clock Delay      (SCD):    0.940ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19248, routed)       0.604     0.940    soc_i/cpu_wrap_0/inst/u_cpu_top/u_pmu/clk
    SLICE_X95Y62         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_pmu/minstret_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y62         FDCE (Prop_fdce_C_Q)         0.141     1.081 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_pmu/minstret_reg[0]/Q
                         net (fo=4, routed)           0.283     1.364    soc_i/cpu_wrap_0/inst/u_dbgapb/id2exe_csr_rdata[31]_i_7_0[0]
    SLICE_X96Y61         LUT6 (Prop_lut6_I1_O)        0.045     1.409 r  soc_i/cpu_wrap_0/inst/u_dbgapb/id2exe_csr_rdata[0]_i_6/O
                         net (fo=1, routed)           0.182     1.591    soc_i/cpu_wrap_0/inst/u_dbgapb/id2exe_csr_rdata[0]_i_6_n_0
    SLICE_X100Y62        LUT6 (Prop_lut6_I1_O)        0.045     1.636 r  soc_i/cpu_wrap_0/inst/u_dbgapb/id2exe_csr_rdata[0]_i_2/O
                         net (fo=1, routed)           0.634     2.270    soc_i/cpu_wrap_0/inst/u_dbgapb/u_cpu_top/id_pmu_csr_rdata[0]
    SLICE_X67Y62         LUT5 (Prop_lut5_I1_O)        0.045     2.315 r  soc_i/cpu_wrap_0/inst/u_dbgapb/id2exe_csr_rdata[0]_i_1/O
                         net (fo=2, routed)           0.379     2.693    soc_i/cpu_wrap_0/inst/u_cpu_top/id2exe_csr_rdata_reg[63]_0[0]
    SLICE_X54Y50         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_cpu_top/id2exe_csr_rdata_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19248, routed)       1.124     1.490    soc_i/cpu_wrap_0/inst/u_cpu_top/u_clkmnt/u_cg/clk
    SLICE_X65Y59         LUT2 (Prop_lut2_I0_O)        0.056     1.546 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_clkmnt/u_cg/satp_ppn[43]_i_3/O
                         net (fo=7845, routed)        1.055     2.601    soc_i/cpu_wrap_0/inst/u_cpu_top/clk_0
    SLICE_X54Y50         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_cpu_top/id2exe_csr_rdata_reg[0]/C
                         clock pessimism             -0.030     2.571    
    SLICE_X54Y50         FDCE (Hold_fdce_C_D)         0.059     2.630    soc_i/cpu_wrap_0/inst/u_cpu_top/id2exe_csr_rdata_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.630    
                         arrival time                           2.693    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 soc_i/cpu_wrap_0/inst/u_dbgapb/addr_out_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_cpu_top/u_idu/u_rfu/gpr_reg[24][15]/CE
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.220ns  (logic 0.231ns (10.405%)  route 1.989ns (89.595%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        2.194ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.114ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19248, routed)       0.555     0.891    soc_i/cpu_wrap_0/inst/u_dbgapb/clk
    SLICE_X52Y37         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_dbgapb/addr_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y37         FDCE (Prop_fdce_C_Q)         0.141     1.032 r  soc_i/cpu_wrap_0/inst/u_dbgapb/addr_out_reg[4]/Q
                         net (fo=67, routed)          0.685     1.716    soc_i/cpu_wrap_0/inst/u_cpu_top/u_idu/u_rfu/rdata_reg_reg[63][4]
    SLICE_X50Y30         LUT3 (Prop_lut3_I0_O)        0.045     1.761 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_idu/u_rfu/gpr[0][63]_i_5/O
                         net (fo=32, routed)          0.694     2.455    soc_i/cpu_wrap_0/inst/u_cpu_top/u_idu/u_rfu/rd_addr_dbg[4]
    SLICE_X46Y27         LUT6 (Prop_lut6_I5_O)        0.045     2.500 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_idu/u_rfu/gpr[24][63]_i_1/O
                         net (fo=64, routed)          0.610     3.111    soc_i/cpu_wrap_0/inst/u_cpu_top/u_idu/u_rfu/gpr[24][63]_i_1_n_0
    SLICE_X48Y27         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_idu/u_rfu/gpr_reg[24][15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19248, routed)       1.124     1.490    soc_i/cpu_wrap_0/inst/u_cpu_top/u_clkmnt/u_cg/clk
    SLICE_X65Y59         LUT2 (Prop_lut2_I0_O)        0.056     1.546 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_clkmnt/u_cg/satp_ppn[43]_i_3/O
                         net (fo=7845, routed)        1.569     3.114    soc_i/cpu_wrap_0/inst/u_cpu_top/u_idu/u_rfu/gpr_reg[31][63]_0
    SLICE_X48Y27         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_idu/u_rfu/gpr_reg[24][15]/C
                         clock pessimism             -0.030     3.084    
    SLICE_X48Y27         FDCE (Hold_fdce_C_CE)       -0.039     3.045    soc_i/cpu_wrap_0/inst/u_cpu_top/u_idu/u_rfu/gpr_reg[24][15]
  -------------------------------------------------------------------
                         required time                         -3.045    
                         arrival time                           3.111    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 soc_i/cpu_wrap_0/inst/u_dbgapb/addr_out_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_cpu_top/u_idu/u_rfu/gpr_reg[24][26]/CE
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.220ns  (logic 0.231ns (10.405%)  route 1.989ns (89.595%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        2.194ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.114ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19248, routed)       0.555     0.891    soc_i/cpu_wrap_0/inst/u_dbgapb/clk
    SLICE_X52Y37         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_dbgapb/addr_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y37         FDCE (Prop_fdce_C_Q)         0.141     1.032 r  soc_i/cpu_wrap_0/inst/u_dbgapb/addr_out_reg[4]/Q
                         net (fo=67, routed)          0.685     1.716    soc_i/cpu_wrap_0/inst/u_cpu_top/u_idu/u_rfu/rdata_reg_reg[63][4]
    SLICE_X50Y30         LUT3 (Prop_lut3_I0_O)        0.045     1.761 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_idu/u_rfu/gpr[0][63]_i_5/O
                         net (fo=32, routed)          0.694     2.455    soc_i/cpu_wrap_0/inst/u_cpu_top/u_idu/u_rfu/rd_addr_dbg[4]
    SLICE_X46Y27         LUT6 (Prop_lut6_I5_O)        0.045     2.500 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_idu/u_rfu/gpr[24][63]_i_1/O
                         net (fo=64, routed)          0.610     3.111    soc_i/cpu_wrap_0/inst/u_cpu_top/u_idu/u_rfu/gpr[24][63]_i_1_n_0
    SLICE_X48Y27         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_idu/u_rfu/gpr_reg[24][26]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19248, routed)       1.124     1.490    soc_i/cpu_wrap_0/inst/u_cpu_top/u_clkmnt/u_cg/clk
    SLICE_X65Y59         LUT2 (Prop_lut2_I0_O)        0.056     1.546 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_clkmnt/u_cg/satp_ppn[43]_i_3/O
                         net (fo=7845, routed)        1.569     3.114    soc_i/cpu_wrap_0/inst/u_cpu_top/u_idu/u_rfu/gpr_reg[31][63]_0
    SLICE_X48Y27         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_idu/u_rfu/gpr_reg[24][26]/C
                         clock pessimism             -0.030     3.084    
    SLICE_X48Y27         FDCE (Hold_fdce_C_CE)       -0.039     3.045    soc_i/cpu_wrap_0/inst/u_cpu_top/u_idu/u_rfu/gpr_reg[24][26]
  -------------------------------------------------------------------
                         required time                         -3.045    
                         arrival time                           3.111    
  -------------------------------------------------------------------
                         slack                                  0.065    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 11.000 }
Period(ns):         22.000
Sources:            { soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         22.000      19.056     RAMB18_X4Y4    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_rx_ram/memory_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         22.000      19.056     RAMB18_X4Y4    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_rx_ram/memory_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         22.000      19.056     RAMB18_X3Y7    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_tx_ram/memory_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         22.000      19.056     RAMB18_X3Y7    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_tx_ram/memory_reg/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         22.000      19.056     RAMB36_X2Y8    soc_i/cpu_wrap_0/inst/u_sram/memory_reg_0_0_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         22.000      19.056     RAMB36_X1Y7    soc_i/cpu_wrap_0/inst/u_sram/memory_reg_0_0_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         22.000      19.056     RAMB36_X1Y8    soc_i/cpu_wrap_0/inst/u_sram/memory_reg_0_0_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         22.000      19.056     RAMB36_X1Y6    soc_i/cpu_wrap_0/inst/u_sram/memory_reg_0_0_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         22.000      19.056     RAMB36_X2Y7    soc_i/cpu_wrap_0/inst/u_sram/memory_reg_0_0_4/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         22.000      19.056     RAMB36_X0Y4    soc_i/cpu_wrap_0/inst/u_sram/memory_reg_0_0_5/CLKARDCLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         11.000      9.750      SLICE_X54Y128  soc_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_78_83/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         11.000      9.750      SLICE_X54Y128  soc_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_78_83/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         11.000      9.750      SLICE_X54Y128  soc_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_78_83/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         11.000      9.750      SLICE_X54Y128  soc_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_78_83/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         11.000      9.750      SLICE_X54Y128  soc_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_78_83/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         11.000      9.750      SLICE_X54Y128  soc_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_78_83/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         11.000      9.750      SLICE_X54Y128  soc_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_78_83/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         11.000      9.750      SLICE_X54Y128  soc_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_78_83/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         11.000      9.750      SLICE_X18Y36   soc_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         11.000      9.750      SLICE_X18Y36   soc_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         11.000      9.750      SLICE_X6Y16    soc_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         11.000      9.750      SLICE_X6Y16    soc_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         11.000      9.750      SLICE_X6Y16    soc_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         11.000      9.750      SLICE_X6Y16    soc_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         11.000      9.750      SLICE_X6Y16    soc_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         11.000      9.750      SLICE_X6Y16    soc_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMC_D1/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         11.000      9.750      SLICE_X6Y16    soc_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMD/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         11.000      9.750      SLICE_X6Y16    soc_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMD_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         11.000      9.750      SLICE_X30Y68   soc_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         11.000      9.750      SLICE_X30Y68   soc_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  sclk
  To Clock:  sclk

Setup :            0  Failing Endpoints,  Worst Slack       11.668ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        9.668ns,  Total Violation        0.000ns
PW    :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             11.668ns  (required time - arrival time)
  Source:                 sclk_0
                            (clock source 'sclk'  {rise@0.000ns fall@22.000ns period=44.000ns})
  Destination:            sclk_0
                            (output port clocked by sclk  {rise@0.000ns fall@22.000ns period=44.000ns})
  Path Group:             sclk
  Path Type:              Max at Slow Process Corner
  Requirement:            22.000ns  (sclk rise@44.000ns - sclk fall@22.000ns)
  Data Path Delay:        0.000ns  (logic 0.000ns (0.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Output Delay:           10.000ns
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.157ns = ( 53.157 - 44.000 ) 
    Source Clock Delay      (SCD):    10.191ns = ( 32.191 - 22.000 ) 
    Clock Pessimism Removal (CPR):    1.034ns
  Clock Uncertainty:      0.332ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.660ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk fall edge)      22.000    22.000 f  
    PS7_X0Y0             PS7                          0.000    22.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    23.193    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    23.294 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19248, routed)       1.731    25.025    soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/clk
    SLICE_X63Y5          FDCE (Prop_fdce_C_Q)         0.456    25.481 f  soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/sclk_o_reg/Q
                         net (fo=1, routed)           3.189    28.670    sclk_0_OBUF
    V6                   OBUF (Prop_obuf_I_O)         3.520    32.191 f  sclk_0_OBUF_inst/O
  -------------------------------------------------------------------    -------------------
                         net (fo=0)                   0.000    32.191    sclk_0
    V6                                                                f  sclk_0 (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock sclk rise edge)      44.000    44.000 r  
    PS7_X0Y0             PS7                          0.000    44.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    45.088    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    45.179 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19248, routed)       1.556    46.736    soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/clk
    SLICE_X63Y5          FDCE (Prop_fdce_C_Q)         0.367    47.103 r  soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/sclk_o_reg/Q
                         net (fo=1, routed)           2.736    49.839    sclk_0_OBUF
    V6                   OBUF (Prop_obuf_I_O)         3.318    53.157 r  sclk_0_OBUF_inst/O
                         net (fo=0)                   0.000    53.157    sclk_0
    V6                                                                r  sclk_0 (OUT)
                         clock pessimism              1.034    54.191    
                         clock uncertainty           -0.332    53.859    
                         output delay               -10.000    43.859    
  -------------------------------------------------------------------
                         required time                         43.859    
                         arrival time                         -32.191    
  -------------------------------------------------------------------
                         slack                                 11.668    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.668ns  (arrival time - required time)
  Source:                 sclk_0
                            (clock source 'sclk'  {rise@0.000ns fall@22.000ns period=44.000ns})
  Destination:            sclk_0
                            (output port clocked by sclk  {rise@0.000ns fall@22.000ns period=44.000ns})
  Path Group:             sclk
  Path Type:              Min at Slow Process Corner
  Requirement:            0.000ns  (sclk rise@0.000ns - sclk rise@0.000ns)
  Data Path Delay:        0.000ns  (logic 0.000ns (0.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Output Delay:           10.000ns
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    10.191ns
    Source Clock Delay      (SCD):    9.157ns
    Clock Pessimism Removal (CPR):    1.034ns
  Clock Uncertainty:      0.332ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.660ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk rise edge)       0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19248, routed)       1.556     2.735    soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/clk
    SLICE_X63Y5          FDCE (Prop_fdce_C_Q)         0.367     3.102 r  soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/sclk_o_reg/Q
                         net (fo=1, routed)           2.736     5.839    sclk_0_OBUF
    V6                   OBUF (Prop_obuf_I_O)         3.318     9.157 r  sclk_0_OBUF_inst/O
  -------------------------------------------------------------------    -------------------
                         net (fo=0)                   0.000     9.157    sclk_0
    V6                                                                r  sclk_0 (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock sclk rise edge)       0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19248, routed)       1.731     3.025    soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/clk
    SLICE_X63Y5          FDCE (Prop_fdce_C_Q)         0.456     3.481 r  soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/sclk_o_reg/Q
                         net (fo=1, routed)           3.189     6.670    sclk_0_OBUF
    V6                   OBUF (Prop_obuf_I_O)         3.520    10.191 r  sclk_0_OBUF_inst/O
                         net (fo=0)                   0.000    10.191    sclk_0
    V6                                                                r  sclk_0 (OUT)
                         clock pessimism             -1.034     9.157    
                         clock uncertainty            0.332     9.489    
                         output delay               -10.000    -0.511    
  -------------------------------------------------------------------
                         required time                          0.511    
                         arrival time                           9.157    
  -------------------------------------------------------------------
                         slack                                  9.668    






---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_1
  To Clock:  clk_fpga_1

Setup :            0  Failing Endpoints,  Worst Slack      975.269ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.238ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack      499.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             975.269ns  (required time - arrival time)
  Source:                 soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[61]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[60]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (clk_fpga_1 rise@1000.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        9.762ns  (logic 3.826ns (39.194%)  route 5.936ns (60.806%))
  Logic Levels:           20  (CARRY4=15 LUT2=1 LUT4=1 LUT6=3)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.029ns = ( 1003.029 - 1000.000 ) 
    Source Clock Delay      (SCD):    3.341ns
    Clock Pessimism Removal (CPR):    0.312ns
  Clock Uncertainty:      15.000ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    30.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=66, routed)          2.047     3.341    soc_i/cpu_wrap_0/inst/u_systimer/clk_32k
    SLICE_X109Y116       FDCE                                         r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[61]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y116       FDCE (Prop_fdce_C_Q)         0.419     3.760 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[61]/Q
                         net (fo=6, routed)           0.874     4.634    soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/Q[61]
    SLICE_X109Y115       LUT6 (Prop_lut6_I5_O)        0.297     4.931 r  soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/i_/timer_gray[63]_i_10/O
                         net (fo=33, routed)          1.637     6.568    soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/timer_gray_reg[59]
    SLICE_X110Y107       LUT6 (Prop_lut6_I3_O)        0.124     6.692 r  soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/i_/timer_gray[24]_i_9/O
                         net (fo=13, routed)          1.506     8.197    soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k_n_65
    SLICE_X109Y101       LUT4 (Prop_lut4_I1_O)        0.124     8.321 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray[0]_i_3/O
                         net (fo=5, routed)           0.443     8.765    soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/timer_gray_reg[4]_i_2
    SLICE_X109Y101       LUT6 (Prop_lut6_I5_O)        0.124     8.889 r  soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/i_/timer_gray[4]_i_3/O
                         net (fo=1, routed)           0.471     9.360    soc_i/cpu_wrap_0/inst/u_systimer/timer_bin[0]
    SLICE_X108Y101       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     9.955 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.955    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[4]_i_2_n_0
    SLICE_X108Y102       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.072 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.072    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[8]_i_2_n_0
    SLICE_X108Y103       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.189 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.189    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[12]_i_2_n_0
    SLICE_X108Y104       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.306 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.306    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[16]_i_2_n_0
    SLICE_X108Y105       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.423 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.423    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[20]_i_2_n_0
    SLICE_X108Y106       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.540 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.540    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[24]_i_2_n_0
    SLICE_X108Y107       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.657 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[28]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.657    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[28]_i_2_n_0
    SLICE_X108Y108       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.774 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[32]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.774    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[32]_i_2_n_0
    SLICE_X108Y109       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.891 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[36]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.891    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[36]_i_2_n_0
    SLICE_X108Y110       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.008 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[40]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.008    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[40]_i_2_n_0
    SLICE_X108Y111       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.125 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[44]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.125    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[44]_i_2_n_0
    SLICE_X108Y112       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.242 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[48]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.242    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[48]_i_2_n_0
    SLICE_X108Y113       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.359 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[52]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.359    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[52]_i_2_n_0
    SLICE_X108Y114       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.476 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[56]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.476    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[56]_i_2_n_0
    SLICE_X108Y115       CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    11.791 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[63]_i_3/O[3]
                         net (fo=2, routed)           1.005    12.796    soc_i/cpu_wrap_0/inst/u_systimer/u_bin2gray_32k/nxt_timer_bin[60]
    SLICE_X109Y116       LUT2 (Prop_lut2_I0_O)        0.307    13.103 r  soc_i/cpu_wrap_0/inst/u_systimer/u_bin2gray_32k/timer_gray[60]_i_1/O
                         net (fo=1, routed)           0.000    13.103    soc_i/cpu_wrap_0/inst/u_systimer/nxt_timer_gray[60]
    SLICE_X109Y116       FDCE                                         r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[60]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                   1000.000  1000.000 r  
    PS7_X0Y0             PS7                          0.000  1000.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088  1001.088    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091  1001.179 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=66, routed)          1.850  1003.029    soc_i/cpu_wrap_0/inst/u_systimer/clk_32k
    SLICE_X109Y116       FDCE                                         r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[60]/C
                         clock pessimism              0.312  1003.341    
                         clock uncertainty          -15.000   988.341    
    SLICE_X109Y116       FDCE (Setup_fdce_C_D)        0.031   988.372    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[60]
  -------------------------------------------------------------------
                         required time                        988.372    
                         arrival time                         -13.103    
  -------------------------------------------------------------------
                         slack                                975.269    

Slack (MET) :             975.288ns  (required time - arrival time)
  Source:                 soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[61]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[62]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (clk_fpga_1 rise@1000.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        9.743ns  (logic 3.950ns (40.540%)  route 5.794ns (59.460%))
  Logic Levels:           21  (CARRY4=16 LUT2=1 LUT4=1 LUT6=3)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.029ns = ( 1003.029 - 1000.000 ) 
    Source Clock Delay      (SCD):    3.341ns
    Clock Pessimism Removal (CPR):    0.312ns
  Clock Uncertainty:      15.000ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    30.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=66, routed)          2.047     3.341    soc_i/cpu_wrap_0/inst/u_systimer/clk_32k
    SLICE_X109Y116       FDCE                                         r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[61]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y116       FDCE (Prop_fdce_C_Q)         0.419     3.760 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[61]/Q
                         net (fo=6, routed)           0.874     4.634    soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/Q[61]
    SLICE_X109Y115       LUT6 (Prop_lut6_I5_O)        0.297     4.931 r  soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/i_/timer_gray[63]_i_10/O
                         net (fo=33, routed)          1.637     6.568    soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/timer_gray_reg[59]
    SLICE_X110Y107       LUT6 (Prop_lut6_I3_O)        0.124     6.692 r  soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/i_/timer_gray[24]_i_9/O
                         net (fo=13, routed)          1.506     8.197    soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k_n_65
    SLICE_X109Y101       LUT4 (Prop_lut4_I1_O)        0.124     8.321 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray[0]_i_3/O
                         net (fo=5, routed)           0.443     8.765    soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/timer_gray_reg[4]_i_2
    SLICE_X109Y101       LUT6 (Prop_lut6_I5_O)        0.124     8.889 r  soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/i_/timer_gray[4]_i_3/O
                         net (fo=1, routed)           0.471     9.360    soc_i/cpu_wrap_0/inst/u_systimer/timer_bin[0]
    SLICE_X108Y101       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     9.955 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.955    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[4]_i_2_n_0
    SLICE_X108Y102       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.072 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.072    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[8]_i_2_n_0
    SLICE_X108Y103       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.189 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.189    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[12]_i_2_n_0
    SLICE_X108Y104       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.306 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.306    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[16]_i_2_n_0
    SLICE_X108Y105       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.423 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.423    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[20]_i_2_n_0
    SLICE_X108Y106       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.540 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.540    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[24]_i_2_n_0
    SLICE_X108Y107       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.657 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[28]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.657    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[28]_i_2_n_0
    SLICE_X108Y108       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.774 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[32]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.774    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[32]_i_2_n_0
    SLICE_X108Y109       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.891 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[36]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.891    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[36]_i_2_n_0
    SLICE_X108Y110       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.008 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[40]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.008    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[40]_i_2_n_0
    SLICE_X108Y111       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.125 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[44]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.125    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[44]_i_2_n_0
    SLICE_X108Y112       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.242 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[48]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.242    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[48]_i_2_n_0
    SLICE_X108Y113       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.359 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[52]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.359    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[52]_i_2_n_0
    SLICE_X108Y114       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.476 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[56]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.476    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[56]_i_2_n_0
    SLICE_X108Y115       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.593 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[63]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.593    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[63]_i_3_n_0
    SLICE_X108Y116       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.916 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[63]_i_1/O[1]
                         net (fo=2, routed)           0.863    12.778    soc_i/cpu_wrap_0/inst/u_systimer/u_bin2gray_32k/nxt_timer_bin[62]
    SLICE_X109Y116       LUT2 (Prop_lut2_I0_O)        0.306    13.084 r  soc_i/cpu_wrap_0/inst/u_systimer/u_bin2gray_32k/timer_gray[62]_i_1/O
                         net (fo=1, routed)           0.000    13.084    soc_i/cpu_wrap_0/inst/u_systimer/nxt_timer_gray[62]
    SLICE_X109Y116       FDCE                                         r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[62]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                   1000.000  1000.000 r  
    PS7_X0Y0             PS7                          0.000  1000.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088  1001.088    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091  1001.179 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=66, routed)          1.850  1003.029    soc_i/cpu_wrap_0/inst/u_systimer/clk_32k
    SLICE_X109Y116       FDCE                                         r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[62]/C
                         clock pessimism              0.312  1003.341    
                         clock uncertainty          -15.000   988.341    
    SLICE_X109Y116       FDCE (Setup_fdce_C_D)        0.031   988.372    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[62]
  -------------------------------------------------------------------
                         required time                        988.372    
                         arrival time                         -13.084    
  -------------------------------------------------------------------
                         slack                                975.288    

Slack (MET) :             975.350ns  (required time - arrival time)
  Source:                 soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[61]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[58]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (clk_fpga_1 rise@1000.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        9.620ns  (logic 3.744ns (38.918%)  route 5.876ns (61.082%))
  Logic Levels:           20  (CARRY4=15 LUT2=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.033ns = ( 1003.033 - 1000.000 ) 
    Source Clock Delay      (SCD):    3.341ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      15.000ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    30.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=66, routed)          2.047     3.341    soc_i/cpu_wrap_0/inst/u_systimer/clk_32k
    SLICE_X109Y116       FDCE                                         r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[61]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y116       FDCE (Prop_fdce_C_Q)         0.419     3.760 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[61]/Q
                         net (fo=6, routed)           0.874     4.634    soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/Q[61]
    SLICE_X109Y115       LUT6 (Prop_lut6_I5_O)        0.297     4.931 r  soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/i_/timer_gray[63]_i_10/O
                         net (fo=33, routed)          1.637     6.568    soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/timer_gray_reg[59]
    SLICE_X110Y107       LUT6 (Prop_lut6_I3_O)        0.124     6.692 r  soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/i_/timer_gray[24]_i_9/O
                         net (fo=13, routed)          1.506     8.197    soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k_n_65
    SLICE_X109Y101       LUT4 (Prop_lut4_I1_O)        0.124     8.321 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray[0]_i_3/O
                         net (fo=5, routed)           0.443     8.765    soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/timer_gray_reg[4]_i_2
    SLICE_X109Y101       LUT6 (Prop_lut6_I5_O)        0.124     8.889 r  soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/i_/timer_gray[4]_i_3/O
                         net (fo=1, routed)           0.471     9.360    soc_i/cpu_wrap_0/inst/u_systimer/timer_bin[0]
    SLICE_X108Y101       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     9.955 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.955    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[4]_i_2_n_0
    SLICE_X108Y102       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.072 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.072    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[8]_i_2_n_0
    SLICE_X108Y103       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.189 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.189    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[12]_i_2_n_0
    SLICE_X108Y104       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.306 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.306    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[16]_i_2_n_0
    SLICE_X108Y105       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.423 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.423    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[20]_i_2_n_0
    SLICE_X108Y106       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.540 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.540    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[24]_i_2_n_0
    SLICE_X108Y107       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.657 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[28]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.657    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[28]_i_2_n_0
    SLICE_X108Y108       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.774 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[32]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.774    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[32]_i_2_n_0
    SLICE_X108Y109       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.891 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[36]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.891    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[36]_i_2_n_0
    SLICE_X108Y110       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.008 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[40]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.008    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[40]_i_2_n_0
    SLICE_X108Y111       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.125 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[44]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.125    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[44]_i_2_n_0
    SLICE_X108Y112       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.242 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[48]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.242    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[48]_i_2_n_0
    SLICE_X108Y113       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.359 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[52]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.359    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[52]_i_2_n_0
    SLICE_X108Y114       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.476 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[56]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.476    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[56]_i_2_n_0
    SLICE_X108Y115       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.715 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[63]_i_3/O[2]
                         net (fo=2, routed)           0.945    12.660    soc_i/cpu_wrap_0/inst/u_systimer/u_bin2gray_32k/nxt_timer_bin[59]
    SLICE_X110Y115       LUT2 (Prop_lut2_I1_O)        0.301    12.961 r  soc_i/cpu_wrap_0/inst/u_systimer/u_bin2gray_32k/timer_gray[58]_i_1/O
                         net (fo=1, routed)           0.000    12.961    soc_i/cpu_wrap_0/inst/u_systimer/nxt_timer_gray[58]
    SLICE_X110Y115       FDCE                                         r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[58]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                   1000.000  1000.000 r  
    PS7_X0Y0             PS7                          0.000  1000.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088  1001.088    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091  1001.179 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=66, routed)          1.854  1003.033    soc_i/cpu_wrap_0/inst/u_systimer/clk_32k
    SLICE_X110Y115       FDCE                                         r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[58]/C
                         clock pessimism              0.247  1003.280    
                         clock uncertainty          -15.000   988.280    
    SLICE_X110Y115       FDCE (Setup_fdce_C_D)        0.031   988.311    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[58]
  -------------------------------------------------------------------
                         required time                        988.311    
                         arrival time                         -12.961    
  -------------------------------------------------------------------
                         slack                                975.350    

Slack (MET) :             975.366ns  (required time - arrival time)
  Source:                 soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[61]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[59]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (clk_fpga_1 rise@1000.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        9.648ns  (logic 3.772ns (39.095%)  route 5.876ns (60.905%))
  Logic Levels:           20  (CARRY4=15 LUT2=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.033ns = ( 1003.033 - 1000.000 ) 
    Source Clock Delay      (SCD):    3.341ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      15.000ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    30.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=66, routed)          2.047     3.341    soc_i/cpu_wrap_0/inst/u_systimer/clk_32k
    SLICE_X109Y116       FDCE                                         r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[61]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y116       FDCE (Prop_fdce_C_Q)         0.419     3.760 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[61]/Q
                         net (fo=6, routed)           0.874     4.634    soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/Q[61]
    SLICE_X109Y115       LUT6 (Prop_lut6_I5_O)        0.297     4.931 r  soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/i_/timer_gray[63]_i_10/O
                         net (fo=33, routed)          1.637     6.568    soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/timer_gray_reg[59]
    SLICE_X110Y107       LUT6 (Prop_lut6_I3_O)        0.124     6.692 r  soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/i_/timer_gray[24]_i_9/O
                         net (fo=13, routed)          1.506     8.197    soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k_n_65
    SLICE_X109Y101       LUT4 (Prop_lut4_I1_O)        0.124     8.321 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray[0]_i_3/O
                         net (fo=5, routed)           0.443     8.765    soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/timer_gray_reg[4]_i_2
    SLICE_X109Y101       LUT6 (Prop_lut6_I5_O)        0.124     8.889 r  soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/i_/timer_gray[4]_i_3/O
                         net (fo=1, routed)           0.471     9.360    soc_i/cpu_wrap_0/inst/u_systimer/timer_bin[0]
    SLICE_X108Y101       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     9.955 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.955    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[4]_i_2_n_0
    SLICE_X108Y102       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.072 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.072    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[8]_i_2_n_0
    SLICE_X108Y103       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.189 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.189    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[12]_i_2_n_0
    SLICE_X108Y104       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.306 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.306    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[16]_i_2_n_0
    SLICE_X108Y105       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.423 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.423    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[20]_i_2_n_0
    SLICE_X108Y106       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.540 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.540    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[24]_i_2_n_0
    SLICE_X108Y107       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.657 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[28]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.657    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[28]_i_2_n_0
    SLICE_X108Y108       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.774 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[32]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.774    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[32]_i_2_n_0
    SLICE_X108Y109       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.891 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[36]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.891    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[36]_i_2_n_0
    SLICE_X108Y110       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.008 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[40]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.008    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[40]_i_2_n_0
    SLICE_X108Y111       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.125 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[44]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.125    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[44]_i_2_n_0
    SLICE_X108Y112       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.242 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[48]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.242    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[48]_i_2_n_0
    SLICE_X108Y113       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.359 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[52]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.359    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[52]_i_2_n_0
    SLICE_X108Y114       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.476 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[56]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.476    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[56]_i_2_n_0
    SLICE_X108Y115       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.715 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[63]_i_3/O[2]
                         net (fo=2, routed)           0.945    12.660    soc_i/cpu_wrap_0/inst/u_systimer/u_bin2gray_32k/nxt_timer_bin[59]
    SLICE_X110Y115       LUT2 (Prop_lut2_I0_O)        0.329    12.989 r  soc_i/cpu_wrap_0/inst/u_systimer/u_bin2gray_32k/timer_gray[59]_i_1/O
                         net (fo=1, routed)           0.000    12.989    soc_i/cpu_wrap_0/inst/u_systimer/nxt_timer_gray[59]
    SLICE_X110Y115       FDCE                                         r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[59]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                   1000.000  1000.000 r  
    PS7_X0Y0             PS7                          0.000  1000.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088  1001.088    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091  1001.179 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=66, routed)          1.854  1003.033    soc_i/cpu_wrap_0/inst/u_systimer/clk_32k
    SLICE_X110Y115       FDCE                                         r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[59]/C
                         clock pessimism              0.247  1003.280    
                         clock uncertainty          -15.000   988.280    
    SLICE_X110Y115       FDCE (Setup_fdce_C_D)        0.075   988.355    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[59]
  -------------------------------------------------------------------
                         required time                        988.355    
                         arrival time                         -12.989    
  -------------------------------------------------------------------
                         slack                                975.366    

Slack (MET) :             975.472ns  (required time - arrival time)
  Source:                 soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[61]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[49]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (clk_fpga_1 rise@1000.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        9.544ns  (logic 3.629ns (38.025%)  route 5.915ns (61.975%))
  Logic Levels:           18  (CARRY4=13 LUT2=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.035ns = ( 1003.035 - 1000.000 ) 
    Source Clock Delay      (SCD):    3.341ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      15.000ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    30.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=66, routed)          2.047     3.341    soc_i/cpu_wrap_0/inst/u_systimer/clk_32k
    SLICE_X109Y116       FDCE                                         r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[61]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y116       FDCE (Prop_fdce_C_Q)         0.419     3.760 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[61]/Q
                         net (fo=6, routed)           0.874     4.634    soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/Q[61]
    SLICE_X109Y115       LUT6 (Prop_lut6_I5_O)        0.297     4.931 r  soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/i_/timer_gray[63]_i_10/O
                         net (fo=33, routed)          1.637     6.568    soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/timer_gray_reg[59]
    SLICE_X110Y107       LUT6 (Prop_lut6_I3_O)        0.124     6.692 r  soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/i_/timer_gray[24]_i_9/O
                         net (fo=13, routed)          1.506     8.197    soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k_n_65
    SLICE_X109Y101       LUT4 (Prop_lut4_I1_O)        0.124     8.321 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray[0]_i_3/O
                         net (fo=5, routed)           0.443     8.765    soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/timer_gray_reg[4]_i_2
    SLICE_X109Y101       LUT6 (Prop_lut6_I5_O)        0.124     8.889 r  soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/i_/timer_gray[4]_i_3/O
                         net (fo=1, routed)           0.471     9.360    soc_i/cpu_wrap_0/inst/u_systimer/timer_bin[0]
    SLICE_X108Y101       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     9.955 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.955    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[4]_i_2_n_0
    SLICE_X108Y102       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.072 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.072    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[8]_i_2_n_0
    SLICE_X108Y103       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.189 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.189    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[12]_i_2_n_0
    SLICE_X108Y104       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.306 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.306    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[16]_i_2_n_0
    SLICE_X108Y105       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.423 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.423    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[20]_i_2_n_0
    SLICE_X108Y106       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.540 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.540    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[24]_i_2_n_0
    SLICE_X108Y107       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.657 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[28]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.657    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[28]_i_2_n_0
    SLICE_X108Y108       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.774 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[32]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.774    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[32]_i_2_n_0
    SLICE_X108Y109       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.891 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[36]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.891    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[36]_i_2_n_0
    SLICE_X108Y110       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.008 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[40]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.008    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[40]_i_2_n_0
    SLICE_X108Y111       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.125 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[44]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.125    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[44]_i_2_n_0
    SLICE_X108Y112       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.242 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[48]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.242    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[48]_i_2_n_0
    SLICE_X108Y113       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.565 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[52]_i_2/O[1]
                         net (fo=2, routed)           0.984    12.549    soc_i/cpu_wrap_0/inst/u_systimer/u_bin2gray_32k/nxt_timer_bin[50]
    SLICE_X111Y112       LUT2 (Prop_lut2_I1_O)        0.336    12.885 r  soc_i/cpu_wrap_0/inst/u_systimer/u_bin2gray_32k/timer_gray[49]_i_1/O
                         net (fo=1, routed)           0.000    12.885    soc_i/cpu_wrap_0/inst/u_systimer/nxt_timer_gray[49]
    SLICE_X111Y112       FDCE                                         r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[49]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                   1000.000  1000.000 r  
    PS7_X0Y0             PS7                          0.000  1000.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088  1001.088    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091  1001.179 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=66, routed)          1.856  1003.035    soc_i/cpu_wrap_0/inst/u_systimer/clk_32k
    SLICE_X111Y112       FDCE                                         r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[49]/C
                         clock pessimism              0.247  1003.282    
                         clock uncertainty          -15.000   988.282    
    SLICE_X111Y112       FDCE (Setup_fdce_C_D)        0.075   988.357    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[49]
  -------------------------------------------------------------------
                         required time                        988.357    
                         arrival time                         -12.885    
  -------------------------------------------------------------------
                         slack                                975.472    

Slack (MET) :             975.495ns  (required time - arrival time)
  Source:                 soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[61]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[56]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (clk_fpga_1 rise@1000.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        9.473ns  (logic 3.709ns (39.153%)  route 5.764ns (60.847%))
  Logic Levels:           19  (CARRY4=14 LUT2=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.033ns = ( 1003.033 - 1000.000 ) 
    Source Clock Delay      (SCD):    3.341ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      15.000ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    30.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=66, routed)          2.047     3.341    soc_i/cpu_wrap_0/inst/u_systimer/clk_32k
    SLICE_X109Y116       FDCE                                         r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[61]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y116       FDCE (Prop_fdce_C_Q)         0.419     3.760 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[61]/Q
                         net (fo=6, routed)           0.874     4.634    soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/Q[61]
    SLICE_X109Y115       LUT6 (Prop_lut6_I5_O)        0.297     4.931 r  soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/i_/timer_gray[63]_i_10/O
                         net (fo=33, routed)          1.637     6.568    soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/timer_gray_reg[59]
    SLICE_X110Y107       LUT6 (Prop_lut6_I3_O)        0.124     6.692 r  soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/i_/timer_gray[24]_i_9/O
                         net (fo=13, routed)          1.506     8.197    soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k_n_65
    SLICE_X109Y101       LUT4 (Prop_lut4_I1_O)        0.124     8.321 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray[0]_i_3/O
                         net (fo=5, routed)           0.443     8.765    soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/timer_gray_reg[4]_i_2
    SLICE_X109Y101       LUT6 (Prop_lut6_I5_O)        0.124     8.889 r  soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/i_/timer_gray[4]_i_3/O
                         net (fo=1, routed)           0.471     9.360    soc_i/cpu_wrap_0/inst/u_systimer/timer_bin[0]
    SLICE_X108Y101       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     9.955 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.955    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[4]_i_2_n_0
    SLICE_X108Y102       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.072 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.072    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[8]_i_2_n_0
    SLICE_X108Y103       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.189 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.189    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[12]_i_2_n_0
    SLICE_X108Y104       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.306 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.306    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[16]_i_2_n_0
    SLICE_X108Y105       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.423 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.423    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[20]_i_2_n_0
    SLICE_X108Y106       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.540 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.540    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[24]_i_2_n_0
    SLICE_X108Y107       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.657 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[28]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.657    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[28]_i_2_n_0
    SLICE_X108Y108       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.774 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[32]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.774    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[32]_i_2_n_0
    SLICE_X108Y109       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.891 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[36]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.891    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[36]_i_2_n_0
    SLICE_X108Y110       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.008 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[40]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.008    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[40]_i_2_n_0
    SLICE_X108Y111       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.125 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[44]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.125    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[44]_i_2_n_0
    SLICE_X108Y112       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.242 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[48]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.242    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[48]_i_2_n_0
    SLICE_X108Y113       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.359 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[52]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.359    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[52]_i_2_n_0
    SLICE_X108Y114       CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    11.674 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[56]_i_2/O[3]
                         net (fo=2, routed)           0.833    12.507    soc_i/cpu_wrap_0/inst/u_systimer/u_bin2gray_32k/nxt_timer_bin[56]
    SLICE_X110Y115       LUT2 (Prop_lut2_I0_O)        0.307    12.814 r  soc_i/cpu_wrap_0/inst/u_systimer/u_bin2gray_32k/timer_gray[56]_i_1/O
                         net (fo=1, routed)           0.000    12.814    soc_i/cpu_wrap_0/inst/u_systimer/nxt_timer_gray[56]
    SLICE_X110Y115       FDCE                                         r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[56]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                   1000.000  1000.000 r  
    PS7_X0Y0             PS7                          0.000  1000.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088  1001.088    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091  1001.179 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=66, routed)          1.854  1003.033    soc_i/cpu_wrap_0/inst/u_systimer/clk_32k
    SLICE_X110Y115       FDCE                                         r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[56]/C
                         clock pessimism              0.247  1003.280    
                         clock uncertainty          -15.000   988.280    
    SLICE_X110Y115       FDCE (Setup_fdce_C_D)        0.029   988.309    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[56]
  -------------------------------------------------------------------
                         required time                        988.309    
                         arrival time                         -12.814    
  -------------------------------------------------------------------
                         slack                                975.495    

Slack (MET) :             975.517ns  (required time - arrival time)
  Source:                 soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[61]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[47]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (clk_fpga_1 rise@1000.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        9.537ns  (logic 3.503ns (36.731%)  route 6.034ns (63.269%))
  Logic Levels:           17  (CARRY4=12 LUT2=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.032ns = ( 1003.032 - 1000.000 ) 
    Source Clock Delay      (SCD):    3.341ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      15.000ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    30.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=66, routed)          2.047     3.341    soc_i/cpu_wrap_0/inst/u_systimer/clk_32k
    SLICE_X109Y116       FDCE                                         r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[61]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y116       FDCE (Prop_fdce_C_Q)         0.419     3.760 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[61]/Q
                         net (fo=6, routed)           0.874     4.634    soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/Q[61]
    SLICE_X109Y115       LUT6 (Prop_lut6_I5_O)        0.297     4.931 r  soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/i_/timer_gray[63]_i_10/O
                         net (fo=33, routed)          1.637     6.568    soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/timer_gray_reg[59]
    SLICE_X110Y107       LUT6 (Prop_lut6_I3_O)        0.124     6.692 r  soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/i_/timer_gray[24]_i_9/O
                         net (fo=13, routed)          1.506     8.197    soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k_n_65
    SLICE_X109Y101       LUT4 (Prop_lut4_I1_O)        0.124     8.321 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray[0]_i_3/O
                         net (fo=5, routed)           0.443     8.765    soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/timer_gray_reg[4]_i_2
    SLICE_X109Y101       LUT6 (Prop_lut6_I5_O)        0.124     8.889 r  soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/i_/timer_gray[4]_i_3/O
                         net (fo=1, routed)           0.471     9.360    soc_i/cpu_wrap_0/inst/u_systimer/timer_bin[0]
    SLICE_X108Y101       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     9.955 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.955    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[4]_i_2_n_0
    SLICE_X108Y102       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.072 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.072    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[8]_i_2_n_0
    SLICE_X108Y103       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.189 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.189    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[12]_i_2_n_0
    SLICE_X108Y104       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.306 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.306    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[16]_i_2_n_0
    SLICE_X108Y105       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.423 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.423    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[20]_i_2_n_0
    SLICE_X108Y106       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.540 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.540    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[24]_i_2_n_0
    SLICE_X108Y107       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.657 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[28]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.657    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[28]_i_2_n_0
    SLICE_X108Y108       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.774 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[32]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.774    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[32]_i_2_n_0
    SLICE_X108Y109       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.891 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[36]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.891    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[36]_i_2_n_0
    SLICE_X108Y110       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.008 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[40]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.008    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[40]_i_2_n_0
    SLICE_X108Y111       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.125 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[44]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.125    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[44]_i_2_n_0
    SLICE_X108Y112       CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    11.440 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[48]_i_2/O[3]
                         net (fo=2, routed)           1.103    12.543    soc_i/cpu_wrap_0/inst/u_systimer/u_bin2gray_32k/nxt_timer_bin[48]
    SLICE_X107Y112       LUT2 (Prop_lut2_I1_O)        0.335    12.878 r  soc_i/cpu_wrap_0/inst/u_systimer/u_bin2gray_32k/timer_gray[47]_i_1/O
                         net (fo=1, routed)           0.000    12.878    soc_i/cpu_wrap_0/inst/u_systimer/nxt_timer_gray[47]
    SLICE_X107Y112       FDCE                                         r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[47]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                   1000.000  1000.000 r  
    PS7_X0Y0             PS7                          0.000  1000.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088  1001.088    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091  1001.179 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=66, routed)          1.853  1003.032    soc_i/cpu_wrap_0/inst/u_systimer/clk_32k
    SLICE_X107Y112       FDCE                                         r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[47]/C
                         clock pessimism              0.288  1003.320    
                         clock uncertainty          -15.000   988.320    
    SLICE_X107Y112       FDCE (Setup_fdce_C_D)        0.075   988.395    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[47]
  -------------------------------------------------------------------
                         required time                        988.395    
                         arrival time                         -12.878    
  -------------------------------------------------------------------
                         slack                                975.517    

Slack (MET) :             975.517ns  (required time - arrival time)
  Source:                 soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[61]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[50]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (clk_fpga_1 rise@1000.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        9.493ns  (logic 3.599ns (37.913%)  route 5.894ns (62.087%))
  Logic Levels:           18  (CARRY4=13 LUT2=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.032ns = ( 1003.032 - 1000.000 ) 
    Source Clock Delay      (SCD):    3.341ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      15.000ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    30.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=66, routed)          2.047     3.341    soc_i/cpu_wrap_0/inst/u_systimer/clk_32k
    SLICE_X109Y116       FDCE                                         r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[61]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y116       FDCE (Prop_fdce_C_Q)         0.419     3.760 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[61]/Q
                         net (fo=6, routed)           0.874     4.634    soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/Q[61]
    SLICE_X109Y115       LUT6 (Prop_lut6_I5_O)        0.297     4.931 r  soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/i_/timer_gray[63]_i_10/O
                         net (fo=33, routed)          1.637     6.568    soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/timer_gray_reg[59]
    SLICE_X110Y107       LUT6 (Prop_lut6_I3_O)        0.124     6.692 r  soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/i_/timer_gray[24]_i_9/O
                         net (fo=13, routed)          1.506     8.197    soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k_n_65
    SLICE_X109Y101       LUT4 (Prop_lut4_I1_O)        0.124     8.321 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray[0]_i_3/O
                         net (fo=5, routed)           0.443     8.765    soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/timer_gray_reg[4]_i_2
    SLICE_X109Y101       LUT6 (Prop_lut6_I5_O)        0.124     8.889 r  soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/i_/timer_gray[4]_i_3/O
                         net (fo=1, routed)           0.471     9.360    soc_i/cpu_wrap_0/inst/u_systimer/timer_bin[0]
    SLICE_X108Y101       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     9.955 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.955    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[4]_i_2_n_0
    SLICE_X108Y102       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.072 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.072    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[8]_i_2_n_0
    SLICE_X108Y103       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.189 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.189    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[12]_i_2_n_0
    SLICE_X108Y104       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.306 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.306    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[16]_i_2_n_0
    SLICE_X108Y105       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.423 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.423    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[20]_i_2_n_0
    SLICE_X108Y106       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.540 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.540    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[24]_i_2_n_0
    SLICE_X108Y107       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.657 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[28]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.657    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[28]_i_2_n_0
    SLICE_X108Y108       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.774 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[32]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.774    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[32]_i_2_n_0
    SLICE_X108Y109       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.891 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[36]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.891    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[36]_i_2_n_0
    SLICE_X108Y110       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.008 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[40]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.008    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[40]_i_2_n_0
    SLICE_X108Y111       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.125 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[44]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.125    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[44]_i_2_n_0
    SLICE_X108Y112       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.242 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[48]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.242    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[48]_i_2_n_0
    SLICE_X108Y113       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.565 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[52]_i_2/O[1]
                         net (fo=2, routed)           0.963    12.528    soc_i/cpu_wrap_0/inst/u_systimer/u_bin2gray_32k/nxt_timer_bin[50]
    SLICE_X109Y112       LUT2 (Prop_lut2_I0_O)        0.306    12.834 r  soc_i/cpu_wrap_0/inst/u_systimer/u_bin2gray_32k/timer_gray[50]_i_1/O
                         net (fo=1, routed)           0.000    12.834    soc_i/cpu_wrap_0/inst/u_systimer/nxt_timer_gray[50]
    SLICE_X109Y112       FDCE                                         r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[50]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                   1000.000  1000.000 r  
    PS7_X0Y0             PS7                          0.000  1000.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088  1001.088    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091  1001.179 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=66, routed)          1.853  1003.032    soc_i/cpu_wrap_0/inst/u_systimer/clk_32k
    SLICE_X109Y112       FDCE                                         r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[50]/C
                         clock pessimism              0.288  1003.320    
                         clock uncertainty          -15.000   988.320    
    SLICE_X109Y112       FDCE (Setup_fdce_C_D)        0.031   988.351    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[50]
  -------------------------------------------------------------------
                         required time                        988.351    
                         arrival time                         -12.834    
  -------------------------------------------------------------------
                         slack                                975.517    

Slack (MET) :             975.518ns  (required time - arrival time)
  Source:                 soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[61]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[53]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (clk_fpga_1 rise@1000.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        9.535ns  (logic 3.744ns (39.266%)  route 5.791ns (60.734%))
  Logic Levels:           19  (CARRY4=14 LUT2=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.031ns = ( 1003.031 - 1000.000 ) 
    Source Clock Delay      (SCD):    3.341ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      15.000ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    30.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=66, routed)          2.047     3.341    soc_i/cpu_wrap_0/inst/u_systimer/clk_32k
    SLICE_X109Y116       FDCE                                         r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[61]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y116       FDCE (Prop_fdce_C_Q)         0.419     3.760 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[61]/Q
                         net (fo=6, routed)           0.874     4.634    soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/Q[61]
    SLICE_X109Y115       LUT6 (Prop_lut6_I5_O)        0.297     4.931 r  soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/i_/timer_gray[63]_i_10/O
                         net (fo=33, routed)          1.637     6.568    soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/timer_gray_reg[59]
    SLICE_X110Y107       LUT6 (Prop_lut6_I3_O)        0.124     6.692 r  soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/i_/timer_gray[24]_i_9/O
                         net (fo=13, routed)          1.506     8.197    soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k_n_65
    SLICE_X109Y101       LUT4 (Prop_lut4_I1_O)        0.124     8.321 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray[0]_i_3/O
                         net (fo=5, routed)           0.443     8.765    soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/timer_gray_reg[4]_i_2
    SLICE_X109Y101       LUT6 (Prop_lut6_I5_O)        0.124     8.889 r  soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/i_/timer_gray[4]_i_3/O
                         net (fo=1, routed)           0.471     9.360    soc_i/cpu_wrap_0/inst/u_systimer/timer_bin[0]
    SLICE_X108Y101       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     9.955 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.955    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[4]_i_2_n_0
    SLICE_X108Y102       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.072 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.072    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[8]_i_2_n_0
    SLICE_X108Y103       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.189 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.189    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[12]_i_2_n_0
    SLICE_X108Y104       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.306 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.306    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[16]_i_2_n_0
    SLICE_X108Y105       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.423 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.423    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[20]_i_2_n_0
    SLICE_X108Y106       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.540 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.540    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[24]_i_2_n_0
    SLICE_X108Y107       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.657 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[28]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.657    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[28]_i_2_n_0
    SLICE_X108Y108       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.774 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[32]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.774    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[32]_i_2_n_0
    SLICE_X108Y109       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.891 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[36]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.891    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[36]_i_2_n_0
    SLICE_X108Y110       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.008 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[40]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.008    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[40]_i_2_n_0
    SLICE_X108Y111       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.125 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[44]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.125    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[44]_i_2_n_0
    SLICE_X108Y112       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.242 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[48]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.242    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[48]_i_2_n_0
    SLICE_X108Y113       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.359 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[52]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.359    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[52]_i_2_n_0
    SLICE_X108Y114       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.682 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[56]_i_2/O[1]
                         net (fo=2, routed)           0.860    12.542    soc_i/cpu_wrap_0/inst/u_systimer/u_bin2gray_32k/nxt_timer_bin[54]
    SLICE_X109Y114       LUT2 (Prop_lut2_I1_O)        0.334    12.876 r  soc_i/cpu_wrap_0/inst/u_systimer/u_bin2gray_32k/timer_gray[53]_i_1/O
                         net (fo=1, routed)           0.000    12.876    soc_i/cpu_wrap_0/inst/u_systimer/nxt_timer_gray[53]
    SLICE_X109Y114       FDCE                                         r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[53]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                   1000.000  1000.000 r  
    PS7_X0Y0             PS7                          0.000  1000.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088  1001.088    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091  1001.179 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=66, routed)          1.852  1003.031    soc_i/cpu_wrap_0/inst/u_systimer/clk_32k
    SLICE_X109Y114       FDCE                                         r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[53]/C
                         clock pessimism              0.288  1003.319    
                         clock uncertainty          -15.000   988.319    
    SLICE_X109Y114       FDCE (Setup_fdce_C_D)        0.075   988.394    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[53]
  -------------------------------------------------------------------
                         required time                        988.394    
                         arrival time                         -12.876    
  -------------------------------------------------------------------
                         slack                                975.518    

Slack (MET) :             975.538ns  (required time - arrival time)
  Source:                 soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[61]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[54]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (clk_fpga_1 rise@1000.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        9.471ns  (logic 3.716ns (39.234%)  route 5.755ns (60.766%))
  Logic Levels:           19  (CARRY4=14 LUT2=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.031ns = ( 1003.031 - 1000.000 ) 
    Source Clock Delay      (SCD):    3.341ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      15.000ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    30.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=66, routed)          2.047     3.341    soc_i/cpu_wrap_0/inst/u_systimer/clk_32k
    SLICE_X109Y116       FDCE                                         r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[61]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y116       FDCE (Prop_fdce_C_Q)         0.419     3.760 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[61]/Q
                         net (fo=6, routed)           0.874     4.634    soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/Q[61]
    SLICE_X109Y115       LUT6 (Prop_lut6_I5_O)        0.297     4.931 r  soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/i_/timer_gray[63]_i_10/O
                         net (fo=33, routed)          1.637     6.568    soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/timer_gray_reg[59]
    SLICE_X110Y107       LUT6 (Prop_lut6_I3_O)        0.124     6.692 r  soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/i_/timer_gray[24]_i_9/O
                         net (fo=13, routed)          1.506     8.197    soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k_n_65
    SLICE_X109Y101       LUT4 (Prop_lut4_I1_O)        0.124     8.321 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray[0]_i_3/O
                         net (fo=5, routed)           0.443     8.765    soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/timer_gray_reg[4]_i_2
    SLICE_X109Y101       LUT6 (Prop_lut6_I5_O)        0.124     8.889 r  soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/i_/timer_gray[4]_i_3/O
                         net (fo=1, routed)           0.471     9.360    soc_i/cpu_wrap_0/inst/u_systimer/timer_bin[0]
    SLICE_X108Y101       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     9.955 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.955    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[4]_i_2_n_0
    SLICE_X108Y102       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.072 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.072    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[8]_i_2_n_0
    SLICE_X108Y103       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.189 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.189    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[12]_i_2_n_0
    SLICE_X108Y104       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.306 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.306    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[16]_i_2_n_0
    SLICE_X108Y105       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.423 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.423    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[20]_i_2_n_0
    SLICE_X108Y106       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.540 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.540    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[24]_i_2_n_0
    SLICE_X108Y107       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.657 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[28]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.657    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[28]_i_2_n_0
    SLICE_X108Y108       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.774 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[32]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.774    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[32]_i_2_n_0
    SLICE_X108Y109       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.891 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[36]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.891    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[36]_i_2_n_0
    SLICE_X108Y110       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.008 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[40]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.008    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[40]_i_2_n_0
    SLICE_X108Y111       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.125 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[44]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.125    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[44]_i_2_n_0
    SLICE_X108Y112       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.242 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[48]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.242    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[48]_i_2_n_0
    SLICE_X108Y113       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.359 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[52]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.359    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[52]_i_2_n_0
    SLICE_X108Y114       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.682 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[56]_i_2/O[1]
                         net (fo=2, routed)           0.825    12.506    soc_i/cpu_wrap_0/inst/u_systimer/u_bin2gray_32k/nxt_timer_bin[54]
    SLICE_X109Y114       LUT2 (Prop_lut2_I0_O)        0.306    12.812 r  soc_i/cpu_wrap_0/inst/u_systimer/u_bin2gray_32k/timer_gray[54]_i_1/O
                         net (fo=1, routed)           0.000    12.812    soc_i/cpu_wrap_0/inst/u_systimer/nxt_timer_gray[54]
    SLICE_X109Y114       FDCE                                         r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[54]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                   1000.000  1000.000 r  
    PS7_X0Y0             PS7                          0.000  1000.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088  1001.088    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091  1001.179 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=66, routed)          1.852  1003.031    soc_i/cpu_wrap_0/inst/u_systimer/clk_32k
    SLICE_X109Y114       FDCE                                         r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[54]/C
                         clock pessimism              0.288  1003.319    
                         clock uncertainty          -15.000   988.319    
    SLICE_X109Y114       FDCE (Setup_fdce_C_D)        0.031   988.350    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[54]
  -------------------------------------------------------------------
                         required time                        988.350    
                         arrival time                         -12.812    
  -------------------------------------------------------------------
                         slack                                975.538    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 soc_i/cpu_wrap_0/inst/u_systimer/u_rst_sync_32k/rstn_async_d1_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_systimer/u_rst_sync_32k/rstn_async_d2_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.141ns (47.141%)  route 0.158ns (52.859%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.323ns
    Source Clock Delay      (SCD):    1.021ns
    Clock Pessimism Removal (CPR):    0.302ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=66, routed)          0.685     1.021    soc_i/cpu_wrap_0/inst/u_systimer/u_rst_sync_32k/clk_32k
    SLICE_X101Y116       FDCE                                         r  soc_i/cpu_wrap_0/inst/u_systimer/u_rst_sync_32k/rstn_async_d1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y116       FDCE (Prop_fdce_C_Q)         0.141     1.162 r  soc_i/cpu_wrap_0/inst/u_systimer/u_rst_sync_32k/rstn_async_d1_reg/Q
                         net (fo=1, routed)           0.158     1.320    soc_i/cpu_wrap_0/inst/u_systimer/u_rst_sync_32k/rstn_async_d1
    SLICE_X101Y116       FDCE                                         r  soc_i/cpu_wrap_0/inst/u_systimer/u_rst_sync_32k/rstn_async_d2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=66, routed)          0.957     1.323    soc_i/cpu_wrap_0/inst/u_systimer/u_rst_sync_32k/clk_32k
    SLICE_X101Y116       FDCE                                         r  soc_i/cpu_wrap_0/inst/u_systimer/u_rst_sync_32k/rstn_async_d2_reg/C
                         clock pessimism             -0.302     1.021    
    SLICE_X101Y116       FDCE (Hold_fdce_C_D)         0.061     1.082    soc_i/cpu_wrap_0/inst/u_systimer/u_rst_sync_32k/rstn_async_d2_reg
  -------------------------------------------------------------------
                         required time                         -1.082    
                         arrival time                           1.320    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.282ns  (arrival time - required time)
  Source:                 soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[63]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[63]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.412ns  (logic 0.274ns (66.506%)  route 0.138ns (33.494%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.350ns
    Source Clock Delay      (SCD):    1.048ns
    Clock Pessimism Removal (CPR):    0.302ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=66, routed)          0.712     1.048    soc_i/cpu_wrap_0/inst/u_systimer/clk_32k
    SLICE_X108Y116       FDCE                                         r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[63]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y116       FDCE (Prop_fdce_C_Q)         0.164     1.212 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[63]/Q
                         net (fo=8, routed)           0.138     1.350    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray[63]
    SLICE_X108Y116       CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.460 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[63]_i_1/O[2]
                         net (fo=2, routed)           0.000     1.460    soc_i/cpu_wrap_0/inst/u_systimer/nxt_timer_bin[63]
    SLICE_X108Y116       FDCE                                         r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[63]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=66, routed)          0.984     1.350    soc_i/cpu_wrap_0/inst/u_systimer/clk_32k
    SLICE_X108Y116       FDCE                                         r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[63]/C
                         clock pessimism             -0.302     1.048    
    SLICE_X108Y116       FDCE (Hold_fdce_C_D)         0.130     1.178    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[63]
  -------------------------------------------------------------------
                         required time                         -1.178    
                         arrival time                           1.460    
  -------------------------------------------------------------------
                         slack                                  0.282    

Slack (MET) :             0.385ns  (arrival time - required time)
  Source:                 soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.476ns  (logic 0.272ns (57.133%)  route 0.204ns (42.867%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.361ns
    Source Clock Delay      (SCD):    1.055ns
    Clock Pessimism Removal (CPR):    0.306ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=66, routed)          0.719     1.055    soc_i/cpu_wrap_0/inst/u_systimer/clk_32k
    SLICE_X111Y101       FDCE                                         r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y101       FDCE (Prop_fdce_C_Q)         0.128     1.183 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[1]/Q
                         net (fo=4, routed)           0.069     1.252    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray[1]
    SLICE_X111Y101       LUT6 (Prop_lut6_I3_O)        0.099     1.351 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray[0]_i_2/O
                         net (fo=1, routed)           0.135     1.486    soc_i/cpu_wrap_0/inst/u_systimer/u_bin2gray_32k/nxt_timer_bin[0]
    SLICE_X111Y101       LUT2 (Prop_lut2_I0_O)        0.045     1.531 r  soc_i/cpu_wrap_0/inst/u_systimer/u_bin2gray_32k/timer_gray[0]_i_1/O
                         net (fo=1, routed)           0.000     1.531    soc_i/cpu_wrap_0/inst/u_systimer/nxt_timer_gray[0]
    SLICE_X111Y101       FDCE                                         r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=66, routed)          0.995     1.361    soc_i/cpu_wrap_0/inst/u_systimer/clk_32k
    SLICE_X111Y101       FDCE                                         r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[0]/C
                         clock pessimism             -0.306     1.055    
    SLICE_X111Y101       FDCE (Hold_fdce_C_D)         0.091     1.146    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.146    
                         arrival time                           1.531    
  -------------------------------------------------------------------
                         slack                                  0.385    

Slack (MET) :             0.489ns  (arrival time - required time)
  Source:                 soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[48]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[47]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.630ns  (logic 0.363ns (57.614%)  route 0.267ns (42.386%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT6=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.353ns
    Source Clock Delay      (SCD):    1.051ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=66, routed)          0.715     1.051    soc_i/cpu_wrap_0/inst/u_systimer/clk_32k
    SLICE_X111Y112       FDCE                                         r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[48]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y112       FDCE (Prop_fdce_C_Q)         0.141     1.192 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[48]/Q
                         net (fo=4, routed)           0.135     1.327    soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/Q[48]
    SLICE_X108Y112       LUT6 (Prop_lut6_I4_O)        0.045     1.372 r  soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/i_/timer_gray[48]_i_4/O
                         net (fo=1, routed)           0.000     1.372    soc_i/cpu_wrap_0/inst/u_systimer/timer_bin[47]
    SLICE_X108Y112       CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.065     1.437 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[48]_i_2/O[2]
                         net (fo=2, routed)           0.132     1.569    soc_i/cpu_wrap_0/inst/u_systimer/u_bin2gray_32k/nxt_timer_bin[47]
    SLICE_X107Y112       LUT2 (Prop_lut2_I0_O)        0.112     1.681 r  soc_i/cpu_wrap_0/inst/u_systimer/u_bin2gray_32k/timer_gray[47]_i_1/O
                         net (fo=1, routed)           0.000     1.681    soc_i/cpu_wrap_0/inst/u_systimer/nxt_timer_gray[47]
    SLICE_X107Y112       FDCE                                         r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[47]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=66, routed)          0.987     1.353    soc_i/cpu_wrap_0/inst/u_systimer/clk_32k
    SLICE_X107Y112       FDCE                                         r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[47]/C
                         clock pessimism             -0.268     1.085    
    SLICE_X107Y112       FDCE (Hold_fdce_C_D)         0.107     1.192    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[47]
  -------------------------------------------------------------------
                         required time                         -1.192    
                         arrival time                           1.681    
  -------------------------------------------------------------------
                         slack                                  0.489    

Slack (MET) :             0.500ns  (arrival time - required time)
  Source:                 soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[48]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[46]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.626ns  (logic 0.359ns (57.343%)  route 0.267ns (42.657%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT6=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.353ns
    Source Clock Delay      (SCD):    1.051ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=66, routed)          0.715     1.051    soc_i/cpu_wrap_0/inst/u_systimer/clk_32k
    SLICE_X111Y112       FDCE                                         r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[48]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y112       FDCE (Prop_fdce_C_Q)         0.141     1.192 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[48]/Q
                         net (fo=4, routed)           0.135     1.327    soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/Q[48]
    SLICE_X108Y112       LUT6 (Prop_lut6_I4_O)        0.045     1.372 r  soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/i_/timer_gray[48]_i_4/O
                         net (fo=1, routed)           0.000     1.372    soc_i/cpu_wrap_0/inst/u_systimer/timer_bin[47]
    SLICE_X108Y112       CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.065     1.437 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[48]_i_2/O[2]
                         net (fo=2, routed)           0.132     1.569    soc_i/cpu_wrap_0/inst/u_systimer/u_bin2gray_32k/nxt_timer_bin[47]
    SLICE_X107Y112       LUT2 (Prop_lut2_I1_O)        0.108     1.677 r  soc_i/cpu_wrap_0/inst/u_systimer/u_bin2gray_32k/timer_gray[46]_i_1/O
                         net (fo=1, routed)           0.000     1.677    soc_i/cpu_wrap_0/inst/u_systimer/nxt_timer_gray[46]
    SLICE_X107Y112       FDCE                                         r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[46]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=66, routed)          0.987     1.353    soc_i/cpu_wrap_0/inst/u_systimer/clk_32k
    SLICE_X107Y112       FDCE                                         r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[46]/C
                         clock pessimism             -0.268     1.085    
    SLICE_X107Y112       FDCE (Hold_fdce_C_D)         0.092     1.177    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[46]
  -------------------------------------------------------------------
                         required time                         -1.177    
                         arrival time                           1.677    
  -------------------------------------------------------------------
                         slack                                  0.500    

Slack (MET) :             0.507ns  (arrival time - required time)
  Source:                 soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.653ns  (logic 0.367ns (56.243%)  route 0.286ns (43.757%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT6=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.360ns
    Source Clock Delay      (SCD):    1.053ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=66, routed)          0.717     1.053    soc_i/cpu_wrap_0/inst/u_systimer/clk_32k
    SLICE_X109Y105       FDCE                                         r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y105       FDCE (Prop_fdce_C_Q)         0.141     1.194 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[18]/Q
                         net (fo=4, routed)           0.123     1.317    soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/Q[18]
    SLICE_X108Y105       LUT6 (Prop_lut6_I4_O)        0.045     1.362 r  soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/i_/timer_gray[20]_i_6/O
                         net (fo=1, routed)           0.000     1.362    soc_i/cpu_wrap_0/inst/u_systimer/timer_bin[17]
    SLICE_X108Y105       CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.432 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[20]_i_2/O[0]
                         net (fo=2, routed)           0.163     1.595    soc_i/cpu_wrap_0/inst/u_systimer/u_bin2gray_32k/nxt_timer_bin[17]
    SLICE_X110Y105       LUT2 (Prop_lut2_I0_O)        0.111     1.706 r  soc_i/cpu_wrap_0/inst/u_systimer/u_bin2gray_32k/timer_gray[17]_i_1/O
                         net (fo=1, routed)           0.000     1.706    soc_i/cpu_wrap_0/inst/u_systimer/nxt_timer_gray[17]
    SLICE_X110Y105       FDCE                                         r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=66, routed)          0.994     1.360    soc_i/cpu_wrap_0/inst/u_systimer/clk_32k
    SLICE_X110Y105       FDCE                                         r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[17]/C
                         clock pessimism             -0.268     1.092    
    SLICE_X110Y105       FDCE (Hold_fdce_C_D)         0.107     1.199    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.199    
                         arrival time                           1.706    
  -------------------------------------------------------------------
                         slack                                  0.507    

Slack (MET) :             0.516ns  (arrival time - required time)
  Source:                 soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.647ns  (logic 0.361ns (55.837%)  route 0.286ns (44.163%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT6=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.360ns
    Source Clock Delay      (SCD):    1.053ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=66, routed)          0.717     1.053    soc_i/cpu_wrap_0/inst/u_systimer/clk_32k
    SLICE_X109Y105       FDCE                                         r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y105       FDCE (Prop_fdce_C_Q)         0.141     1.194 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[18]/Q
                         net (fo=4, routed)           0.123     1.317    soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/Q[18]
    SLICE_X108Y105       LUT6 (Prop_lut6_I4_O)        0.045     1.362 r  soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/i_/timer_gray[20]_i_6/O
                         net (fo=1, routed)           0.000     1.362    soc_i/cpu_wrap_0/inst/u_systimer/timer_bin[17]
    SLICE_X108Y105       CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.432 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[20]_i_2/O[0]
                         net (fo=2, routed)           0.163     1.595    soc_i/cpu_wrap_0/inst/u_systimer/u_bin2gray_32k/nxt_timer_bin[17]
    SLICE_X110Y105       LUT2 (Prop_lut2_I1_O)        0.105     1.700 r  soc_i/cpu_wrap_0/inst/u_systimer/u_bin2gray_32k/timer_gray[16]_i_1/O
                         net (fo=1, routed)           0.000     1.700    soc_i/cpu_wrap_0/inst/u_systimer/nxt_timer_gray[16]
    SLICE_X110Y105       FDCE                                         r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=66, routed)          0.994     1.360    soc_i/cpu_wrap_0/inst/u_systimer/clk_32k
    SLICE_X110Y105       FDCE                                         r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[16]/C
                         clock pessimism             -0.268     1.092    
    SLICE_X110Y105       FDCE (Hold_fdce_C_D)         0.092     1.184    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.184    
                         arrival time                           1.700    
  -------------------------------------------------------------------
                         slack                                  0.516    

Slack (MET) :             0.536ns  (arrival time - required time)
  Source:                 soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[38]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[35]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.643ns  (logic 0.357ns (55.544%)  route 0.286ns (44.456%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.356ns
    Source Clock Delay      (SCD):    1.052ns
    Clock Pessimism Removal (CPR):    0.304ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=66, routed)          0.716     1.052    soc_i/cpu_wrap_0/inst/u_systimer/clk_32k
    SLICE_X109Y109       FDCE                                         r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[38]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y109       FDCE (Prop_fdce_C_Q)         0.141     1.193 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[38]/Q
                         net (fo=6, routed)           0.124     1.317    soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/Q[38]
    SLICE_X108Y109       LUT6 (Prop_lut6_I3_O)        0.045     1.362 r  soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/i_/timer_gray[36]_i_4/O
                         net (fo=1, routed)           0.000     1.362    soc_i/cpu_wrap_0/inst/u_systimer/timer_bin[35]
    SLICE_X108Y109       CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.065     1.427 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[36]_i_2/O[2]
                         net (fo=2, routed)           0.161     1.589    soc_i/cpu_wrap_0/inst/u_systimer/u_bin2gray_32k/nxt_timer_bin[35]
    SLICE_X109Y109       LUT2 (Prop_lut2_I0_O)        0.106     1.695 r  soc_i/cpu_wrap_0/inst/u_systimer/u_bin2gray_32k/timer_gray[35]_i_1/O
                         net (fo=1, routed)           0.000     1.695    soc_i/cpu_wrap_0/inst/u_systimer/nxt_timer_gray[35]
    SLICE_X109Y109       FDCE                                         r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[35]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=66, routed)          0.990     1.356    soc_i/cpu_wrap_0/inst/u_systimer/clk_32k
    SLICE_X109Y109       FDCE                                         r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[35]/C
                         clock pessimism             -0.304     1.052    
    SLICE_X109Y109       FDCE (Hold_fdce_C_D)         0.107     1.159    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[35]
  -------------------------------------------------------------------
                         required time                         -1.159    
                         arrival time                           1.695    
  -------------------------------------------------------------------
                         slack                                  0.536    

Slack (MET) :             0.553ns  (arrival time - required time)
  Source:                 soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[38]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[34]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.645ns  (logic 0.359ns (55.682%)  route 0.286ns (44.318%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.356ns
    Source Clock Delay      (SCD):    1.052ns
    Clock Pessimism Removal (CPR):    0.304ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=66, routed)          0.716     1.052    soc_i/cpu_wrap_0/inst/u_systimer/clk_32k
    SLICE_X109Y109       FDCE                                         r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[38]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y109       FDCE (Prop_fdce_C_Q)         0.141     1.193 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[38]/Q
                         net (fo=6, routed)           0.124     1.317    soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/Q[38]
    SLICE_X108Y109       LUT6 (Prop_lut6_I3_O)        0.045     1.362 r  soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/i_/timer_gray[36]_i_4/O
                         net (fo=1, routed)           0.000     1.362    soc_i/cpu_wrap_0/inst/u_systimer/timer_bin[35]
    SLICE_X108Y109       CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.065     1.427 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[36]_i_2/O[2]
                         net (fo=2, routed)           0.161     1.589    soc_i/cpu_wrap_0/inst/u_systimer/u_bin2gray_32k/nxt_timer_bin[35]
    SLICE_X109Y109       LUT2 (Prop_lut2_I1_O)        0.108     1.697 r  soc_i/cpu_wrap_0/inst/u_systimer/u_bin2gray_32k/timer_gray[34]_i_1/O
                         net (fo=1, routed)           0.000     1.697    soc_i/cpu_wrap_0/inst/u_systimer/nxt_timer_gray[34]
    SLICE_X109Y109       FDCE                                         r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[34]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=66, routed)          0.990     1.356    soc_i/cpu_wrap_0/inst/u_systimer/clk_32k
    SLICE_X109Y109       FDCE                                         r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[34]/C
                         clock pessimism             -0.304     1.052    
    SLICE_X109Y109       FDCE (Hold_fdce_C_D)         0.092     1.144    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[34]
  -------------------------------------------------------------------
                         required time                         -1.144    
                         arrival time                           1.697    
  -------------------------------------------------------------------
                         slack                                  0.553    

Slack (MET) :             0.576ns  (arrival time - required time)
  Source:                 soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[63]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[62]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.681ns  (logic 0.382ns (56.073%)  route 0.299ns (43.927%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.350ns
    Source Clock Delay      (SCD):    1.048ns
    Clock Pessimism Removal (CPR):    0.289ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=66, routed)          0.712     1.048    soc_i/cpu_wrap_0/inst/u_systimer/clk_32k
    SLICE_X108Y116       FDCE                                         r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[63]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y116       FDCE (Prop_fdce_C_Q)         0.164     1.212 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[63]/Q
                         net (fo=8, routed)           0.138     1.350    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray[63]
    SLICE_X108Y116       CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.460 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[63]_i_1/O[2]
                         net (fo=2, routed)           0.161     1.621    soc_i/cpu_wrap_0/inst/u_systimer/u_bin2gray_32k/nxt_timer_bin[63]
    SLICE_X109Y116       LUT2 (Prop_lut2_I1_O)        0.108     1.729 r  soc_i/cpu_wrap_0/inst/u_systimer/u_bin2gray_32k/timer_gray[62]_i_1/O
                         net (fo=1, routed)           0.000     1.729    soc_i/cpu_wrap_0/inst/u_systimer/nxt_timer_gray[62]
    SLICE_X109Y116       FDCE                                         r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[62]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=66, routed)          0.984     1.350    soc_i/cpu_wrap_0/inst/u_systimer/clk_32k
    SLICE_X109Y116       FDCE                                         r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[62]/C
                         clock pessimism             -0.289     1.061    
    SLICE_X109Y116       FDCE (Hold_fdce_C_D)         0.092     1.153    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[62]
  -------------------------------------------------------------------
                         required time                         -1.153    
                         arrival time                           1.729    
  -------------------------------------------------------------------
                         slack                                  0.576    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_1
Waveform(ns):       { 0.000 500.000 }
Period(ns):         1000.000
Sources:            { soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[1] }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         1000.000    997.845    BUFGCTRL_X0Y18  soc_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/I
Min Period        n/a     FDCE/C   n/a            1.000         1000.000    999.000    SLICE_X111Y101  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         1000.000    999.000    SLICE_X110Y102  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         1000.000    999.000    SLICE_X110Y102  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         1000.000    999.000    SLICE_X110Y105  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         1000.000    999.000    SLICE_X110Y105  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         1000.000    999.000    SLICE_X110Y105  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         1000.000    999.000    SLICE_X110Y105  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[15]/C
Min Period        n/a     FDCE/C   n/a            1.000         1000.000    999.000    SLICE_X110Y105  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[16]/C
Min Period        n/a     FDCE/C   n/a            1.000         1000.000    999.000    SLICE_X110Y105  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[17]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         500.000     499.500    SLICE_X110Y105  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[12]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         500.000     499.500    SLICE_X110Y105  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[13]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         500.000     499.500    SLICE_X110Y105  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[14]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         500.000     499.500    SLICE_X110Y105  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[15]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         500.000     499.500    SLICE_X110Y105  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[16]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         500.000     499.500    SLICE_X110Y105  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[17]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         500.000     499.500    SLICE_X109Y105  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[18]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         500.000     499.500    SLICE_X109Y105  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[19]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         500.000     499.500    SLICE_X110Y105  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[20]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         500.000     499.500    SLICE_X110Y105  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[21]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         500.000     499.500    SLICE_X109Y107  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[24]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         500.000     499.500    SLICE_X109Y107  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[25]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         500.000     499.500    SLICE_X109Y107  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[28]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         500.000     499.500    SLICE_X109Y107  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[29]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         500.000     499.500    SLICE_X109Y107  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[30]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         500.000     499.500    SLICE_X109Y107  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[31]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         500.000     499.500    SLICE_X111Y101  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         500.000     499.500    SLICE_X111Y101  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         500.000     499.500    SLICE_X110Y102  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[10]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         500.000     499.500    SLICE_X110Y102  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[10]/C



---------------------------------------------------------------------------------------------------
From Clock:  riscv_jtag_tck
  To Clock:  riscv_jtag_tck

Setup :            0  Failing Endpoints,  Worst Slack       20.850ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.091ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       48.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             20.850ns  (required time - arrival time)
  Source:                 soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_mem_ap/tx_mem_wdata_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by riscv_jtag_tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_apb_rx/rx_mem_wdata_reg[10]/D
                            (rising edge-triggered data to data check clocked by riscv_jtag_tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             riscv_jtag_tck
  Path Type:              Max at Slow Process Corner
  Requirement:            0.000ns  (riscv_jtag_tck rise@0.000ns - riscv_jtag_tck rise@0.000ns)
  Data Path Delay:        1.969ns  (logic 0.518ns (26.308%)  route 1.451ns (73.692%))
  Logic Levels:           0  
  Clock Path Skew:        0.819ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.084ns
    Source Clock Delay      (SCD):    5.863ns
    Clock Pessimism Removal (CPR):    0.598ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock riscv_jtag_tck rise edge)
                                                      0.000     0.000 r  
    W14                                               0.000     0.000 r  riscv_jtag_tck (IN)
                         net (fo=0)                   0.000     0.000    riscv_jtag_tck
    W14                  IBUF (Prop_ibuf_I_O)         1.007     1.007 r  riscv_jtag_tck_IBUF_inst/O
                         net (fo=1, routed)           3.008     4.015    riscv_jtag_tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.116 r  riscv_jtag_tck_IBUF_BUFG_inst/O
                         net (fo=613, routed)         1.747     5.863    soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_mem_ap/tck
    SLICE_X20Y14         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_mem_ap/tx_mem_wdata_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y14         FDCE (Prop_fdce_C_Q)         0.518     6.381 r  soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_mem_ap/tx_mem_wdata_reg[10]/Q
                         net (fo=1, routed)           1.451     7.832    soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_apb_rx/rx_mem_wdata_reg[31]_0[10]
    SLICE_X14Y21         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_apb_rx/rx_mem_wdata_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock riscv_jtag_tck rise edge)
                                                      0.000     0.000 r  
    W14                                               0.000     0.000 r  riscv_jtag_tck (IN)
                         net (fo=0)                   0.000     0.000    riscv_jtag_tck
    W14                  IBUF (Prop_ibuf_I_O)         0.965     0.965 r  riscv_jtag_tck_IBUF_inst/O
                         net (fo=1, routed)           2.576     3.542    riscv_jtag_tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.633 r  riscv_jtag_tck_IBUF_BUFG_inst/O
                         net (fo=613, routed)         1.575     5.208    soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_mem_ap/tck
    SLICE_X9Y9           FDCE (Prop_fdce_C_Q)         0.367     5.575 r  soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_mem_ap/tx_tog_reg/Q
                         net (fo=2, routed)           0.509     6.084    soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_apb_rx/tx_tog
    SLICE_X6Y9           FDCE                                         r  soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_apb_rx/tx_tog_s1_reg/D
                         clock pessimism              0.598     6.682    
    SLICE_X14Y21         FDCE (Setup_data_check)     22.000    28.682    soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_apb_rx/rx_mem_wdata_reg[10]
  -------------------------------------------------------------------
                         required time                         28.682    
                         arrival time                          -7.832    
  -------------------------------------------------------------------
                         slack                                 20.850    

Slack (MET) :             20.931ns  (required time - arrival time)
  Source:                 soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_mem_ap/tx_mem_addr_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by riscv_jtag_tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_apb_rx/rx_mem_addr_reg[5]/D
                            (rising edge-triggered data to data check clocked by riscv_jtag_tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             riscv_jtag_tck
  Path Type:              Max at Slow Process Corner
  Requirement:            0.000ns  (riscv_jtag_tck rise@0.000ns - riscv_jtag_tck rise@0.000ns)
  Data Path Delay:        1.885ns  (logic 0.518ns (27.484%)  route 1.367ns (72.516%))
  Logic Levels:           0  
  Clock Path Skew:        0.816ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.084ns
    Source Clock Delay      (SCD):    5.866ns
    Clock Pessimism Removal (CPR):    0.598ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock riscv_jtag_tck rise edge)
                                                      0.000     0.000 r  
    W14                                               0.000     0.000 r  riscv_jtag_tck (IN)
                         net (fo=0)                   0.000     0.000    riscv_jtag_tck
    W14                  IBUF (Prop_ibuf_I_O)         1.007     1.007 r  riscv_jtag_tck_IBUF_inst/O
                         net (fo=1, routed)           3.008     4.015    riscv_jtag_tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.116 r  riscv_jtag_tck_IBUF_BUFG_inst/O
                         net (fo=613, routed)         1.750     5.866    soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_mem_ap/tck
    SLICE_X16Y11         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_mem_ap/tx_mem_addr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y11         FDCE (Prop_fdce_C_Q)         0.518     6.384 r  soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_mem_ap/tx_mem_addr_reg[5]/Q
                         net (fo=1, routed)           1.367     7.751    soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_apb_rx/rx_mem_addr_reg[11]_0[3]
    SLICE_X32Y23         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_apb_rx/rx_mem_addr_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock riscv_jtag_tck rise edge)
                                                      0.000     0.000 r  
    W14                                               0.000     0.000 r  riscv_jtag_tck (IN)
                         net (fo=0)                   0.000     0.000    riscv_jtag_tck
    W14                  IBUF (Prop_ibuf_I_O)         0.965     0.965 r  riscv_jtag_tck_IBUF_inst/O
                         net (fo=1, routed)           2.576     3.542    riscv_jtag_tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.633 r  riscv_jtag_tck_IBUF_BUFG_inst/O
                         net (fo=613, routed)         1.575     5.208    soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_mem_ap/tck
    SLICE_X9Y9           FDCE (Prop_fdce_C_Q)         0.367     5.575 r  soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_mem_ap/tx_tog_reg/Q
                         net (fo=2, routed)           0.509     6.084    soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_apb_rx/tx_tog
    SLICE_X6Y9           FDCE                                         r  soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_apb_rx/tx_tog_s1_reg/D
                         clock pessimism              0.598     6.682    
    SLICE_X32Y23         FDCE (Setup_data_check)     22.000    28.682    soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_apb_rx/rx_mem_addr_reg[5]
  -------------------------------------------------------------------
                         required time                         28.682    
                         arrival time                          -7.751    
  -------------------------------------------------------------------
                         slack                                 20.931    

Slack (MET) :             21.065ns  (required time - arrival time)
  Source:                 soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_mem_ap/tx_mem_addr_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by riscv_jtag_tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_axi_rx/rx_mem_addr_reg[13]/D
                            (rising edge-triggered data to data check clocked by riscv_jtag_tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             riscv_jtag_tck
  Path Type:              Max at Slow Process Corner
  Requirement:            0.000ns  (riscv_jtag_tck rise@0.000ns - riscv_jtag_tck rise@0.000ns)
  Data Path Delay:        1.643ns  (logic 0.518ns (31.523%)  route 1.125ns (68.477%))
  Logic Levels:           0  
  Clock Path Skew:        0.708ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.976ns
    Source Clock Delay      (SCD):    5.866ns
    Clock Pessimism Removal (CPR):    0.598ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock riscv_jtag_tck rise edge)
                                                      0.000     0.000 r  
    W14                                               0.000     0.000 r  riscv_jtag_tck (IN)
                         net (fo=0)                   0.000     0.000    riscv_jtag_tck
    W14                  IBUF (Prop_ibuf_I_O)         1.007     1.007 r  riscv_jtag_tck_IBUF_inst/O
                         net (fo=1, routed)           3.008     4.015    riscv_jtag_tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.116 r  riscv_jtag_tck_IBUF_BUFG_inst/O
                         net (fo=613, routed)         1.750     5.866    soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_mem_ap/tck
    SLICE_X18Y11         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_mem_ap/tx_mem_addr_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y11         FDCE (Prop_fdce_C_Q)         0.518     6.384 r  soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_mem_ap/tx_mem_addr_reg[13]/Q
                         net (fo=1, routed)           1.125     7.510    soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_axi_rx/rx_mem_addr_reg[31]_0[13]
    SLICE_X27Y20         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_axi_rx/rx_mem_addr_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock riscv_jtag_tck rise edge)
                                                      0.000     0.000 r  
    W14                                               0.000     0.000 r  riscv_jtag_tck (IN)
                         net (fo=0)                   0.000     0.000    riscv_jtag_tck
    W14                  IBUF (Prop_ibuf_I_O)         0.965     0.965 r  riscv_jtag_tck_IBUF_inst/O
                         net (fo=1, routed)           2.576     3.542    riscv_jtag_tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.633 r  riscv_jtag_tck_IBUF_BUFG_inst/O
                         net (fo=613, routed)         1.568     5.201    soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_mem_ap/tck
    SLICE_X27Y7          FDCE (Prop_fdce_C_Q)         0.367     5.568 r  soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_mem_ap/tx_tog_reg/Q
                         net (fo=2, routed)           0.408     5.976    soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_axi_rx/tx_tog
    SLICE_X25Y7          FDCE                                         r  soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_axi_rx/tx_tog_s1_reg/D
                         clock pessimism              0.598     6.574    
    SLICE_X27Y20         FDCE (Setup_data_check)     22.000    28.574    soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_axi_rx/rx_mem_addr_reg[13]
  -------------------------------------------------------------------
                         required time                         28.574    
                         arrival time                          -7.510    
  -------------------------------------------------------------------
                         slack                                 21.065    

Slack (MET) :             21.173ns  (required time - arrival time)
  Source:                 soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_mem_ap/tx_mem_wdata_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by riscv_jtag_tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_apb_rx/rx_mem_wdata_reg[0]/D
                            (rising edge-triggered data to data check clocked by riscv_jtag_tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             riscv_jtag_tck
  Path Type:              Max at Slow Process Corner
  Requirement:            0.000ns  (riscv_jtag_tck rise@0.000ns - riscv_jtag_tck rise@0.000ns)
  Data Path Delay:        1.648ns  (logic 0.456ns (27.664%)  route 1.192ns (72.336%))
  Logic Levels:           0  
  Clock Path Skew:        0.821ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.084ns
    Source Clock Delay      (SCD):    5.861ns
    Clock Pessimism Removal (CPR):    0.598ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock riscv_jtag_tck rise edge)
                                                      0.000     0.000 r  
    W14                                               0.000     0.000 r  riscv_jtag_tck (IN)
                         net (fo=0)                   0.000     0.000    riscv_jtag_tck
    W14                  IBUF (Prop_ibuf_I_O)         1.007     1.007 r  riscv_jtag_tck_IBUF_inst/O
                         net (fo=1, routed)           3.008     4.015    riscv_jtag_tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.116 r  riscv_jtag_tck_IBUF_BUFG_inst/O
                         net (fo=613, routed)         1.745     5.861    soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_mem_ap/tck
    SLICE_X15Y17         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_mem_ap/tx_mem_wdata_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y17         FDCE (Prop_fdce_C_Q)         0.456     6.317 r  soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_mem_ap/tx_mem_wdata_reg[0]/Q
                         net (fo=1, routed)           1.192     7.510    soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_apb_rx/rx_mem_wdata_reg[31]_0[0]
    SLICE_X14Y21         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_apb_rx/rx_mem_wdata_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock riscv_jtag_tck rise edge)
                                                      0.000     0.000 r  
    W14                                               0.000     0.000 r  riscv_jtag_tck (IN)
                         net (fo=0)                   0.000     0.000    riscv_jtag_tck
    W14                  IBUF (Prop_ibuf_I_O)         0.965     0.965 r  riscv_jtag_tck_IBUF_inst/O
                         net (fo=1, routed)           2.576     3.542    riscv_jtag_tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.633 r  riscv_jtag_tck_IBUF_BUFG_inst/O
                         net (fo=613, routed)         1.575     5.208    soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_mem_ap/tck
    SLICE_X9Y9           FDCE (Prop_fdce_C_Q)         0.367     5.575 r  soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_mem_ap/tx_tog_reg/Q
                         net (fo=2, routed)           0.509     6.084    soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_apb_rx/tx_tog
    SLICE_X6Y9           FDCE                                         r  soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_apb_rx/tx_tog_s1_reg/D
                         clock pessimism              0.598     6.682    
    SLICE_X14Y21         FDCE (Setup_data_check)     22.000    28.682    soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_apb_rx/rx_mem_wdata_reg[0]
  -------------------------------------------------------------------
                         required time                         28.682    
                         arrival time                          -7.510    
  -------------------------------------------------------------------
                         slack                                 21.173    

Slack (MET) :             21.184ns  (required time - arrival time)
  Source:                 soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_mem_ap/tx_mem_wdata_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by riscv_jtag_tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_apb_rx/rx_mem_wdata_reg[12]/D
                            (rising edge-triggered data to data check clocked by riscv_jtag_tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             riscv_jtag_tck
  Path Type:              Max at Slow Process Corner
  Requirement:            0.000ns  (riscv_jtag_tck rise@0.000ns - riscv_jtag_tck rise@0.000ns)
  Data Path Delay:        1.639ns  (logic 0.518ns (31.610%)  route 1.121ns (68.390%))
  Logic Levels:           0  
  Clock Path Skew:        0.823ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.084ns
    Source Clock Delay      (SCD):    5.859ns
    Clock Pessimism Removal (CPR):    0.598ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock riscv_jtag_tck rise edge)
                                                      0.000     0.000 r  
    W14                                               0.000     0.000 r  riscv_jtag_tck (IN)
                         net (fo=0)                   0.000     0.000    riscv_jtag_tck
    W14                  IBUF (Prop_ibuf_I_O)         1.007     1.007 r  riscv_jtag_tck_IBUF_inst/O
                         net (fo=1, routed)           3.008     4.015    riscv_jtag_tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.116 r  riscv_jtag_tck_IBUF_BUFG_inst/O
                         net (fo=613, routed)         1.743     5.859    soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_mem_ap/tck
    SLICE_X12Y18         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_mem_ap/tx_mem_wdata_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y18         FDCE (Prop_fdce_C_Q)         0.518     6.377 r  soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_mem_ap/tx_mem_wdata_reg[12]/Q
                         net (fo=1, routed)           1.121     7.498    soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_apb_rx/rx_mem_wdata_reg[31]_0[12]
    SLICE_X8Y20          FDCE                                         r  soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_apb_rx/rx_mem_wdata_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock riscv_jtag_tck rise edge)
                                                      0.000     0.000 r  
    W14                                               0.000     0.000 r  riscv_jtag_tck (IN)
                         net (fo=0)                   0.000     0.000    riscv_jtag_tck
    W14                  IBUF (Prop_ibuf_I_O)         0.965     0.965 r  riscv_jtag_tck_IBUF_inst/O
                         net (fo=1, routed)           2.576     3.542    riscv_jtag_tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.633 r  riscv_jtag_tck_IBUF_BUFG_inst/O
                         net (fo=613, routed)         1.575     5.208    soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_mem_ap/tck
    SLICE_X9Y9           FDCE (Prop_fdce_C_Q)         0.367     5.575 r  soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_mem_ap/tx_tog_reg/Q
                         net (fo=2, routed)           0.509     6.084    soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_apb_rx/tx_tog
    SLICE_X6Y9           FDCE                                         r  soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_apb_rx/tx_tog_s1_reg/D
                         clock pessimism              0.598     6.682    
    SLICE_X8Y20          FDCE (Setup_data_check)     22.000    28.682    soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_apb_rx/rx_mem_wdata_reg[12]
  -------------------------------------------------------------------
                         required time                         28.682    
                         arrival time                          -7.498    
  -------------------------------------------------------------------
                         slack                                 21.184    

Slack (MET) :             21.192ns  (required time - arrival time)
  Source:                 soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_mem_ap/tx_mem_wdata_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by riscv_jtag_tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_apb_rx/rx_mem_wdata_reg[9]/D
                            (rising edge-triggered data to data check clocked by riscv_jtag_tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             riscv_jtag_tck
  Path Type:              Max at Slow Process Corner
  Requirement:            0.000ns  (riscv_jtag_tck rise@0.000ns - riscv_jtag_tck rise@0.000ns)
  Data Path Delay:        1.626ns  (logic 0.456ns (28.038%)  route 1.170ns (71.962%))
  Logic Levels:           0  
  Clock Path Skew:        0.819ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.084ns
    Source Clock Delay      (SCD):    5.863ns
    Clock Pessimism Removal (CPR):    0.598ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock riscv_jtag_tck rise edge)
                                                      0.000     0.000 r  
    W14                                               0.000     0.000 r  riscv_jtag_tck (IN)
                         net (fo=0)                   0.000     0.000    riscv_jtag_tck
    W14                  IBUF (Prop_ibuf_I_O)         1.007     1.007 r  riscv_jtag_tck_IBUF_inst/O
                         net (fo=1, routed)           3.008     4.015    riscv_jtag_tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.116 r  riscv_jtag_tck_IBUF_BUFG_inst/O
                         net (fo=613, routed)         1.747     5.863    soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_mem_ap/tck
    SLICE_X15Y15         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_mem_ap/tx_mem_wdata_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y15         FDCE (Prop_fdce_C_Q)         0.456     6.319 r  soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_mem_ap/tx_mem_wdata_reg[9]/Q
                         net (fo=1, routed)           1.170     7.490    soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_apb_rx/rx_mem_wdata_reg[31]_0[9]
    SLICE_X14Y21         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_apb_rx/rx_mem_wdata_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock riscv_jtag_tck rise edge)
                                                      0.000     0.000 r  
    W14                                               0.000     0.000 r  riscv_jtag_tck (IN)
                         net (fo=0)                   0.000     0.000    riscv_jtag_tck
    W14                  IBUF (Prop_ibuf_I_O)         0.965     0.965 r  riscv_jtag_tck_IBUF_inst/O
                         net (fo=1, routed)           2.576     3.542    riscv_jtag_tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.633 r  riscv_jtag_tck_IBUF_BUFG_inst/O
                         net (fo=613, routed)         1.575     5.208    soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_mem_ap/tck
    SLICE_X9Y9           FDCE (Prop_fdce_C_Q)         0.367     5.575 r  soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_mem_ap/tx_tog_reg/Q
                         net (fo=2, routed)           0.509     6.084    soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_apb_rx/tx_tog
    SLICE_X6Y9           FDCE                                         r  soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_apb_rx/tx_tog_s1_reg/D
                         clock pessimism              0.598     6.682    
    SLICE_X14Y21         FDCE (Setup_data_check)     22.000    28.682    soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_apb_rx/rx_mem_wdata_reg[9]
  -------------------------------------------------------------------
                         required time                         28.682    
                         arrival time                          -7.490    
  -------------------------------------------------------------------
                         slack                                 21.192    

Slack (MET) :             21.238ns  (required time - arrival time)
  Source:                 soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_mem_ap/tx_mem_addr_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by riscv_jtag_tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_apb_rx/rx_mem_addr_reg[3]/D
                            (rising edge-triggered data to data check clocked by riscv_jtag_tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             riscv_jtag_tck
  Path Type:              Max at Slow Process Corner
  Requirement:            0.000ns  (riscv_jtag_tck rise@0.000ns - riscv_jtag_tck rise@0.000ns)
  Data Path Delay:        1.584ns  (logic 0.456ns (28.779%)  route 1.128ns (71.221%))
  Logic Levels:           0  
  Clock Path Skew:        0.823ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.084ns
    Source Clock Delay      (SCD):    5.859ns
    Clock Pessimism Removal (CPR):    0.598ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock riscv_jtag_tck rise edge)
                                                      0.000     0.000 r  
    W14                                               0.000     0.000 r  riscv_jtag_tck (IN)
                         net (fo=0)                   0.000     0.000    riscv_jtag_tck
    W14                  IBUF (Prop_ibuf_I_O)         1.007     1.007 r  riscv_jtag_tck_IBUF_inst/O
                         net (fo=1, routed)           3.008     4.015    riscv_jtag_tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.116 r  riscv_jtag_tck_IBUF_BUFG_inst/O
                         net (fo=613, routed)         1.743     5.859    soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_mem_ap/tck
    SLICE_X28Y8          FDCE                                         r  soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_mem_ap/tx_mem_addr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y8          FDCE (Prop_fdce_C_Q)         0.456     6.315 r  soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_mem_ap/tx_mem_addr_reg[3]/Q
                         net (fo=1, routed)           1.128     7.444    soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_apb_rx/rx_mem_addr_reg[11]_0[1]
    SLICE_X32Y23         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_apb_rx/rx_mem_addr_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock riscv_jtag_tck rise edge)
                                                      0.000     0.000 r  
    W14                                               0.000     0.000 r  riscv_jtag_tck (IN)
                         net (fo=0)                   0.000     0.000    riscv_jtag_tck
    W14                  IBUF (Prop_ibuf_I_O)         0.965     0.965 r  riscv_jtag_tck_IBUF_inst/O
                         net (fo=1, routed)           2.576     3.542    riscv_jtag_tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.633 r  riscv_jtag_tck_IBUF_BUFG_inst/O
                         net (fo=613, routed)         1.575     5.208    soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_mem_ap/tck
    SLICE_X9Y9           FDCE (Prop_fdce_C_Q)         0.367     5.575 r  soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_mem_ap/tx_tog_reg/Q
                         net (fo=2, routed)           0.509     6.084    soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_apb_rx/tx_tog
    SLICE_X6Y9           FDCE                                         r  soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_apb_rx/tx_tog_s1_reg/D
                         clock pessimism              0.598     6.682    
    SLICE_X32Y23         FDCE (Setup_data_check)     22.000    28.682    soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_apb_rx/rx_mem_addr_reg[3]
  -------------------------------------------------------------------
                         required time                         28.682    
                         arrival time                          -7.444    
  -------------------------------------------------------------------
                         slack                                 21.238    

Slack (MET) :             21.240ns  (required time - arrival time)
  Source:                 soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_mem_ap/tx_mem_secen_reg/C
                            (rising edge-triggered cell FDCE clocked by riscv_jtag_tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_axi_rx/rx_mem_secen_reg/D
                            (rising edge-triggered data to data check clocked by riscv_jtag_tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             riscv_jtag_tck
  Path Type:              Max at Slow Process Corner
  Requirement:            0.000ns  (riscv_jtag_tck rise@0.000ns - riscv_jtag_tck rise@0.000ns)
  Data Path Delay:        1.475ns  (logic 0.518ns (35.123%)  route 0.957ns (64.877%))
  Logic Levels:           0  
  Clock Path Skew:        0.715ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.976ns
    Source Clock Delay      (SCD):    5.859ns
    Clock Pessimism Removal (CPR):    0.598ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock riscv_jtag_tck rise edge)
                                                      0.000     0.000 r  
    W14                                               0.000     0.000 r  riscv_jtag_tck (IN)
                         net (fo=0)                   0.000     0.000    riscv_jtag_tck
    W14                  IBUF (Prop_ibuf_I_O)         1.007     1.007 r  riscv_jtag_tck_IBUF_inst/O
                         net (fo=1, routed)           3.008     4.015    riscv_jtag_tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.116 r  riscv_jtag_tck_IBUF_BUFG_inst/O
                         net (fo=613, routed)         1.743     5.859    soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_mem_ap/tck
    SLICE_X30Y8          FDCE                                         r  soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_mem_ap/tx_mem_secen_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y8          FDCE (Prop_fdce_C_Q)         0.518     6.377 r  soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_mem_ap/tx_mem_secen_reg/Q
                         net (fo=1, routed)           0.957     7.334    soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_axi_rx/tx_mem_secen
    SLICE_X35Y12         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_axi_rx/rx_mem_secen_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock riscv_jtag_tck rise edge)
                                                      0.000     0.000 r  
    W14                                               0.000     0.000 r  riscv_jtag_tck (IN)
                         net (fo=0)                   0.000     0.000    riscv_jtag_tck
    W14                  IBUF (Prop_ibuf_I_O)         0.965     0.965 r  riscv_jtag_tck_IBUF_inst/O
                         net (fo=1, routed)           2.576     3.542    riscv_jtag_tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.633 r  riscv_jtag_tck_IBUF_BUFG_inst/O
                         net (fo=613, routed)         1.568     5.201    soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_mem_ap/tck
    SLICE_X27Y7          FDCE (Prop_fdce_C_Q)         0.367     5.568 r  soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_mem_ap/tx_tog_reg/Q
                         net (fo=2, routed)           0.408     5.976    soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_axi_rx/tx_tog
    SLICE_X25Y7          FDCE                                         r  soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_axi_rx/tx_tog_s1_reg/D
                         clock pessimism              0.598     6.574    
    SLICE_X35Y12         FDCE (Setup_data_check)     22.000    28.574    soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_axi_rx/rx_mem_secen_reg
  -------------------------------------------------------------------
                         required time                         28.574    
                         arrival time                          -7.334    
  -------------------------------------------------------------------
                         slack                                 21.240    

Slack (MET) :             21.245ns  (required time - arrival time)
  Source:                 soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_mem_ap/tx_mem_wdata_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by riscv_jtag_tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_apb_rx/rx_mem_wdata_reg[6]/D
                            (rising edge-triggered data to data check clocked by riscv_jtag_tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             riscv_jtag_tck
  Path Type:              Max at Slow Process Corner
  Requirement:            0.000ns  (riscv_jtag_tck rise@0.000ns - riscv_jtag_tck rise@0.000ns)
  Data Path Delay:        1.576ns  (logic 0.456ns (28.931%)  route 1.120ns (71.069%))
  Logic Levels:           0  
  Clock Path Skew:        0.821ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.084ns
    Source Clock Delay      (SCD):    5.861ns
    Clock Pessimism Removal (CPR):    0.598ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock riscv_jtag_tck rise edge)
                                                      0.000     0.000 r  
    W14                                               0.000     0.000 r  riscv_jtag_tck (IN)
                         net (fo=0)                   0.000     0.000    riscv_jtag_tck
    W14                  IBUF (Prop_ibuf_I_O)         1.007     1.007 r  riscv_jtag_tck_IBUF_inst/O
                         net (fo=1, routed)           3.008     4.015    riscv_jtag_tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.116 r  riscv_jtag_tck_IBUF_BUFG_inst/O
                         net (fo=613, routed)         1.745     5.861    soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_mem_ap/tck
    SLICE_X15Y17         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_mem_ap/tx_mem_wdata_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y17         FDCE (Prop_fdce_C_Q)         0.456     6.317 r  soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_mem_ap/tx_mem_wdata_reg[6]/Q
                         net (fo=1, routed)           1.120     7.438    soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_apb_rx/rx_mem_wdata_reg[31]_0[6]
    SLICE_X18Y19         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_apb_rx/rx_mem_wdata_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock riscv_jtag_tck rise edge)
                                                      0.000     0.000 r  
    W14                                               0.000     0.000 r  riscv_jtag_tck (IN)
                         net (fo=0)                   0.000     0.000    riscv_jtag_tck
    W14                  IBUF (Prop_ibuf_I_O)         0.965     0.965 r  riscv_jtag_tck_IBUF_inst/O
                         net (fo=1, routed)           2.576     3.542    riscv_jtag_tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.633 r  riscv_jtag_tck_IBUF_BUFG_inst/O
                         net (fo=613, routed)         1.575     5.208    soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_mem_ap/tck
    SLICE_X9Y9           FDCE (Prop_fdce_C_Q)         0.367     5.575 r  soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_mem_ap/tx_tog_reg/Q
                         net (fo=2, routed)           0.509     6.084    soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_apb_rx/tx_tog
    SLICE_X6Y9           FDCE                                         r  soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_apb_rx/tx_tog_s1_reg/D
                         clock pessimism              0.598     6.682    
    SLICE_X18Y19         FDCE (Setup_data_check)     22.000    28.682    soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_apb_rx/rx_mem_wdata_reg[6]
  -------------------------------------------------------------------
                         required time                         28.682    
                         arrival time                          -7.438    
  -------------------------------------------------------------------
                         slack                                 21.245    

Slack (MET) :             21.295ns  (required time - arrival time)
  Source:                 soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_mem_ap/tx_mem_addr_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by riscv_jtag_tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_apb_rx/rx_mem_addr_reg[4]/D
                            (rising edge-triggered data to data check clocked by riscv_jtag_tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             riscv_jtag_tck
  Path Type:              Max at Slow Process Corner
  Requirement:            0.000ns  (riscv_jtag_tck rise@0.000ns - riscv_jtag_tck rise@0.000ns)
  Data Path Delay:        1.521ns  (logic 0.518ns (34.057%)  route 1.003ns (65.943%))
  Logic Levels:           0  
  Clock Path Skew:        0.816ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.084ns
    Source Clock Delay      (SCD):    5.866ns
    Clock Pessimism Removal (CPR):    0.598ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock riscv_jtag_tck rise edge)
                                                      0.000     0.000 r  
    W14                                               0.000     0.000 r  riscv_jtag_tck (IN)
                         net (fo=0)                   0.000     0.000    riscv_jtag_tck
    W14                  IBUF (Prop_ibuf_I_O)         1.007     1.007 r  riscv_jtag_tck_IBUF_inst/O
                         net (fo=1, routed)           3.008     4.015    riscv_jtag_tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.116 r  riscv_jtag_tck_IBUF_BUFG_inst/O
                         net (fo=613, routed)         1.750     5.866    soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_mem_ap/tck
    SLICE_X16Y11         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_mem_ap/tx_mem_addr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y11         FDCE (Prop_fdce_C_Q)         0.518     6.384 r  soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_mem_ap/tx_mem_addr_reg[4]/Q
                         net (fo=1, routed)           1.003     7.387    soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_apb_rx/rx_mem_addr_reg[11]_0[2]
    SLICE_X18Y19         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_apb_rx/rx_mem_addr_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock riscv_jtag_tck rise edge)
                                                      0.000     0.000 r  
    W14                                               0.000     0.000 r  riscv_jtag_tck (IN)
                         net (fo=0)                   0.000     0.000    riscv_jtag_tck
    W14                  IBUF (Prop_ibuf_I_O)         0.965     0.965 r  riscv_jtag_tck_IBUF_inst/O
                         net (fo=1, routed)           2.576     3.542    riscv_jtag_tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.633 r  riscv_jtag_tck_IBUF_BUFG_inst/O
                         net (fo=613, routed)         1.575     5.208    soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_mem_ap/tck
    SLICE_X9Y9           FDCE (Prop_fdce_C_Q)         0.367     5.575 r  soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_mem_ap/tx_tog_reg/Q
                         net (fo=2, routed)           0.509     6.084    soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_apb_rx/tx_tog
    SLICE_X6Y9           FDCE                                         r  soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_apb_rx/tx_tog_s1_reg/D
                         clock pessimism              0.598     6.682    
    SLICE_X18Y19         FDCE (Setup_data_check)     22.000    28.682    soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_apb_rx/rx_mem_addr_reg[4]
  -------------------------------------------------------------------
                         required time                         28.682    
                         arrival time                          -7.387    
  -------------------------------------------------------------------
                         slack                                 21.295    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 soc_i/cpu_wrap_0/inst/u_dap/u_wdata_fifo/wptr_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by riscv_jtag_tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_dap/u_wdata_fifo/fifo_reg_0_63_24_26/RAMA/WADR1
                            (rising edge-triggered cell RAMD64E clocked by riscv_jtag_tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             riscv_jtag_tck
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (riscv_jtag_tck rise@0.000ns - riscv_jtag_tck rise@0.000ns)
  Data Path Delay:        0.435ns  (logic 0.164ns (37.666%)  route 0.271ns (62.334%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.814ns
    Source Clock Delay      (SCD):    2.318ns
    Clock Pessimism Removal (CPR):    0.461ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock riscv_jtag_tck rise edge)
                                                      0.000     0.000 r  
    W14                                               0.000     0.000 r  riscv_jtag_tck (IN)
                         net (fo=0)                   0.000     0.000    riscv_jtag_tck
    W14                  IBUF (Prop_ibuf_I_O)         0.471     0.471 r  riscv_jtag_tck_IBUF_inst/O
                         net (fo=1, routed)           1.231     1.702    riscv_jtag_tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.728 r  riscv_jtag_tck_IBUF_BUFG_inst/O
                         net (fo=613, routed)         0.590     2.318    soc_i/cpu_wrap_0/inst/u_dap/u_wdata_fifo/tck
    SLICE_X8Y15          FDCE                                         r  soc_i/cpu_wrap_0/inst/u_dap/u_wdata_fifo/wptr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y15          FDCE (Prop_fdce_C_Q)         0.164     2.482 r  soc_i/cpu_wrap_0/inst/u_dap/u_wdata_fifo/wptr_reg[1]/Q
                         net (fo=69, routed)          0.271     2.753    soc_i/cpu_wrap_0/inst/u_dap/u_wdata_fifo/fifo_reg_0_63_24_26/ADDRD1
    SLICE_X10Y14         RAMD64E                                      r  soc_i/cpu_wrap_0/inst/u_dap/u_wdata_fifo/fifo_reg_0_63_24_26/RAMA/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock riscv_jtag_tck rise edge)
                                                      0.000     0.000 r  
    W14                                               0.000     0.000 r  riscv_jtag_tck (IN)
                         net (fo=0)                   0.000     0.000    riscv_jtag_tck
    W14                  IBUF (Prop_ibuf_I_O)         0.503     0.503 r  riscv_jtag_tck_IBUF_inst/O
                         net (fo=1, routed)           1.424     1.927    riscv_jtag_tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.956 r  riscv_jtag_tck_IBUF_BUFG_inst/O
                         net (fo=613, routed)         0.858     2.814    soc_i/cpu_wrap_0/inst/u_dap/u_wdata_fifo/fifo_reg_0_63_24_26/WCLK
    SLICE_X10Y14         RAMD64E                                      r  soc_i/cpu_wrap_0/inst/u_dap/u_wdata_fifo/fifo_reg_0_63_24_26/RAMA/CLK
                         clock pessimism             -0.461     2.353    
    SLICE_X10Y14         RAMD64E (Hold_ramd64e_CLK_WADR1)
                                                      0.309     2.662    soc_i/cpu_wrap_0/inst/u_dap/u_wdata_fifo/fifo_reg_0_63_24_26/RAMA
  -------------------------------------------------------------------
                         required time                         -2.662    
                         arrival time                           2.753    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 soc_i/cpu_wrap_0/inst/u_dap/u_wdata_fifo/wptr_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by riscv_jtag_tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_dap/u_wdata_fifo/fifo_reg_0_63_24_26/RAMB/WADR1
                            (rising edge-triggered cell RAMD64E clocked by riscv_jtag_tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             riscv_jtag_tck
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (riscv_jtag_tck rise@0.000ns - riscv_jtag_tck rise@0.000ns)
  Data Path Delay:        0.435ns  (logic 0.164ns (37.666%)  route 0.271ns (62.334%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.814ns
    Source Clock Delay      (SCD):    2.318ns
    Clock Pessimism Removal (CPR):    0.461ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock riscv_jtag_tck rise edge)
                                                      0.000     0.000 r  
    W14                                               0.000     0.000 r  riscv_jtag_tck (IN)
                         net (fo=0)                   0.000     0.000    riscv_jtag_tck
    W14                  IBUF (Prop_ibuf_I_O)         0.471     0.471 r  riscv_jtag_tck_IBUF_inst/O
                         net (fo=1, routed)           1.231     1.702    riscv_jtag_tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.728 r  riscv_jtag_tck_IBUF_BUFG_inst/O
                         net (fo=613, routed)         0.590     2.318    soc_i/cpu_wrap_0/inst/u_dap/u_wdata_fifo/tck
    SLICE_X8Y15          FDCE                                         r  soc_i/cpu_wrap_0/inst/u_dap/u_wdata_fifo/wptr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y15          FDCE (Prop_fdce_C_Q)         0.164     2.482 r  soc_i/cpu_wrap_0/inst/u_dap/u_wdata_fifo/wptr_reg[1]/Q
                         net (fo=69, routed)          0.271     2.753    soc_i/cpu_wrap_0/inst/u_dap/u_wdata_fifo/fifo_reg_0_63_24_26/ADDRD1
    SLICE_X10Y14         RAMD64E                                      r  soc_i/cpu_wrap_0/inst/u_dap/u_wdata_fifo/fifo_reg_0_63_24_26/RAMB/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock riscv_jtag_tck rise edge)
                                                      0.000     0.000 r  
    W14                                               0.000     0.000 r  riscv_jtag_tck (IN)
                         net (fo=0)                   0.000     0.000    riscv_jtag_tck
    W14                  IBUF (Prop_ibuf_I_O)         0.503     0.503 r  riscv_jtag_tck_IBUF_inst/O
                         net (fo=1, routed)           1.424     1.927    riscv_jtag_tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.956 r  riscv_jtag_tck_IBUF_BUFG_inst/O
                         net (fo=613, routed)         0.858     2.814    soc_i/cpu_wrap_0/inst/u_dap/u_wdata_fifo/fifo_reg_0_63_24_26/WCLK
    SLICE_X10Y14         RAMD64E                                      r  soc_i/cpu_wrap_0/inst/u_dap/u_wdata_fifo/fifo_reg_0_63_24_26/RAMB/CLK
                         clock pessimism             -0.461     2.353    
    SLICE_X10Y14         RAMD64E (Hold_ramd64e_CLK_WADR1)
                                                      0.309     2.662    soc_i/cpu_wrap_0/inst/u_dap/u_wdata_fifo/fifo_reg_0_63_24_26/RAMB
  -------------------------------------------------------------------
                         required time                         -2.662    
                         arrival time                           2.753    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 soc_i/cpu_wrap_0/inst/u_dap/u_wdata_fifo/wptr_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by riscv_jtag_tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_dap/u_wdata_fifo/fifo_reg_0_63_24_26/RAMC/WADR1
                            (rising edge-triggered cell RAMD64E clocked by riscv_jtag_tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             riscv_jtag_tck
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (riscv_jtag_tck rise@0.000ns - riscv_jtag_tck rise@0.000ns)
  Data Path Delay:        0.435ns  (logic 0.164ns (37.666%)  route 0.271ns (62.334%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.814ns
    Source Clock Delay      (SCD):    2.318ns
    Clock Pessimism Removal (CPR):    0.461ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock riscv_jtag_tck rise edge)
                                                      0.000     0.000 r  
    W14                                               0.000     0.000 r  riscv_jtag_tck (IN)
                         net (fo=0)                   0.000     0.000    riscv_jtag_tck
    W14                  IBUF (Prop_ibuf_I_O)         0.471     0.471 r  riscv_jtag_tck_IBUF_inst/O
                         net (fo=1, routed)           1.231     1.702    riscv_jtag_tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.728 r  riscv_jtag_tck_IBUF_BUFG_inst/O
                         net (fo=613, routed)         0.590     2.318    soc_i/cpu_wrap_0/inst/u_dap/u_wdata_fifo/tck
    SLICE_X8Y15          FDCE                                         r  soc_i/cpu_wrap_0/inst/u_dap/u_wdata_fifo/wptr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y15          FDCE (Prop_fdce_C_Q)         0.164     2.482 r  soc_i/cpu_wrap_0/inst/u_dap/u_wdata_fifo/wptr_reg[1]/Q
                         net (fo=69, routed)          0.271     2.753    soc_i/cpu_wrap_0/inst/u_dap/u_wdata_fifo/fifo_reg_0_63_24_26/ADDRD1
    SLICE_X10Y14         RAMD64E                                      r  soc_i/cpu_wrap_0/inst/u_dap/u_wdata_fifo/fifo_reg_0_63_24_26/RAMC/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock riscv_jtag_tck rise edge)
                                                      0.000     0.000 r  
    W14                                               0.000     0.000 r  riscv_jtag_tck (IN)
                         net (fo=0)                   0.000     0.000    riscv_jtag_tck
    W14                  IBUF (Prop_ibuf_I_O)         0.503     0.503 r  riscv_jtag_tck_IBUF_inst/O
                         net (fo=1, routed)           1.424     1.927    riscv_jtag_tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.956 r  riscv_jtag_tck_IBUF_BUFG_inst/O
                         net (fo=613, routed)         0.858     2.814    soc_i/cpu_wrap_0/inst/u_dap/u_wdata_fifo/fifo_reg_0_63_24_26/WCLK
    SLICE_X10Y14         RAMD64E                                      r  soc_i/cpu_wrap_0/inst/u_dap/u_wdata_fifo/fifo_reg_0_63_24_26/RAMC/CLK
                         clock pessimism             -0.461     2.353    
    SLICE_X10Y14         RAMD64E (Hold_ramd64e_CLK_WADR1)
                                                      0.309     2.662    soc_i/cpu_wrap_0/inst/u_dap/u_wdata_fifo/fifo_reg_0_63_24_26/RAMC
  -------------------------------------------------------------------
                         required time                         -2.662    
                         arrival time                           2.753    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 soc_i/cpu_wrap_0/inst/u_dap/u_wdata_fifo/wptr_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by riscv_jtag_tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_dap/u_wdata_fifo/fifo_reg_0_63_24_26/RAMD/WADR1
                            (rising edge-triggered cell RAMD64E clocked by riscv_jtag_tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             riscv_jtag_tck
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (riscv_jtag_tck rise@0.000ns - riscv_jtag_tck rise@0.000ns)
  Data Path Delay:        0.435ns  (logic 0.164ns (37.666%)  route 0.271ns (62.334%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.814ns
    Source Clock Delay      (SCD):    2.318ns
    Clock Pessimism Removal (CPR):    0.461ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock riscv_jtag_tck rise edge)
                                                      0.000     0.000 r  
    W14                                               0.000     0.000 r  riscv_jtag_tck (IN)
                         net (fo=0)                   0.000     0.000    riscv_jtag_tck
    W14                  IBUF (Prop_ibuf_I_O)         0.471     0.471 r  riscv_jtag_tck_IBUF_inst/O
                         net (fo=1, routed)           1.231     1.702    riscv_jtag_tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.728 r  riscv_jtag_tck_IBUF_BUFG_inst/O
                         net (fo=613, routed)         0.590     2.318    soc_i/cpu_wrap_0/inst/u_dap/u_wdata_fifo/tck
    SLICE_X8Y15          FDCE                                         r  soc_i/cpu_wrap_0/inst/u_dap/u_wdata_fifo/wptr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y15          FDCE (Prop_fdce_C_Q)         0.164     2.482 r  soc_i/cpu_wrap_0/inst/u_dap/u_wdata_fifo/wptr_reg[1]/Q
                         net (fo=69, routed)          0.271     2.753    soc_i/cpu_wrap_0/inst/u_dap/u_wdata_fifo/fifo_reg_0_63_24_26/ADDRD1
    SLICE_X10Y14         RAMD64E                                      r  soc_i/cpu_wrap_0/inst/u_dap/u_wdata_fifo/fifo_reg_0_63_24_26/RAMD/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock riscv_jtag_tck rise edge)
                                                      0.000     0.000 r  
    W14                                               0.000     0.000 r  riscv_jtag_tck (IN)
                         net (fo=0)                   0.000     0.000    riscv_jtag_tck
    W14                  IBUF (Prop_ibuf_I_O)         0.503     0.503 r  riscv_jtag_tck_IBUF_inst/O
                         net (fo=1, routed)           1.424     1.927    riscv_jtag_tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.956 r  riscv_jtag_tck_IBUF_BUFG_inst/O
                         net (fo=613, routed)         0.858     2.814    soc_i/cpu_wrap_0/inst/u_dap/u_wdata_fifo/fifo_reg_0_63_24_26/WCLK
    SLICE_X10Y14         RAMD64E                                      r  soc_i/cpu_wrap_0/inst/u_dap/u_wdata_fifo/fifo_reg_0_63_24_26/RAMD/CLK
                         clock pessimism             -0.461     2.353    
    SLICE_X10Y14         RAMD64E (Hold_ramd64e_CLK_WADR1)
                                                      0.309     2.662    soc_i/cpu_wrap_0/inst/u_dap/u_wdata_fifo/fifo_reg_0_63_24_26/RAMD
  -------------------------------------------------------------------
                         required time                         -2.662    
                         arrival time                           2.753    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_mem_ap/mem_ap_csw_sector_reg/C
                            (rising edge-triggered cell FDCE clocked by riscv_jtag_tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_mem_ap/ap_rdata_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by riscv_jtag_tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             riscv_jtag_tck
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (riscv_jtag_tck rise@0.000ns - riscv_jtag_tck rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.186ns (76.826%)  route 0.056ns (23.173%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.817ns
    Source Clock Delay      (SCD):    2.320ns
    Clock Pessimism Removal (CPR):    0.484ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock riscv_jtag_tck rise edge)
                                                      0.000     0.000 r  
    W14                                               0.000     0.000 r  riscv_jtag_tck (IN)
                         net (fo=0)                   0.000     0.000    riscv_jtag_tck
    W14                  IBUF (Prop_ibuf_I_O)         0.471     0.471 r  riscv_jtag_tck_IBUF_inst/O
                         net (fo=1, routed)           1.231     1.702    riscv_jtag_tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.728 r  riscv_jtag_tck_IBUF_BUFG_inst/O
                         net (fo=613, routed)         0.592     2.320    soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_mem_ap/tck
    SLICE_X21Y7          FDCE                                         r  soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_mem_ap/mem_ap_csw_sector_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y7          FDCE (Prop_fdce_C_Q)         0.141     2.461 r  soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_mem_ap/mem_ap_csw_sector_reg/Q
                         net (fo=1, routed)           0.056     2.517    soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/mem_ap_csw[0]
    SLICE_X20Y7          LUT6 (Prop_lut6_I3_O)        0.045     2.562 r  soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/ap_rdata[3]_i_1/O
                         net (fo=1, routed)           0.000     2.562    soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_mem_ap/ap_rdata_reg[31]_1[0]
    SLICE_X20Y7          FDCE                                         r  soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_mem_ap/ap_rdata_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock riscv_jtag_tck rise edge)
                                                      0.000     0.000 r  
    W14                                               0.000     0.000 r  riscv_jtag_tck (IN)
                         net (fo=0)                   0.000     0.000    riscv_jtag_tck
    W14                  IBUF (Prop_ibuf_I_O)         0.503     0.503 r  riscv_jtag_tck_IBUF_inst/O
                         net (fo=1, routed)           1.424     1.927    riscv_jtag_tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.956 r  riscv_jtag_tck_IBUF_BUFG_inst/O
                         net (fo=613, routed)         0.861     2.817    soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_mem_ap/tck
    SLICE_X20Y7          FDCE                                         r  soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_mem_ap/ap_rdata_reg[3]/C
                         clock pessimism             -0.484     2.333    
    SLICE_X20Y7          FDCE (Hold_fdce_C_D)         0.120     2.453    soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_mem_ap/ap_rdata_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.453    
                         arrival time                           2.562    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/sfter_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by riscv_jtag_tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/sfter_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by riscv_jtag_tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             riscv_jtag_tck
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (riscv_jtag_tck rise@0.000ns - riscv_jtag_tck rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.186ns (72.758%)  route 0.070ns (27.242%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.843ns
    Source Clock Delay      (SCD):    2.347ns
    Clock Pessimism Removal (CPR):    0.483ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock riscv_jtag_tck rise edge)
                                                      0.000     0.000 r  
    W14                                               0.000     0.000 r  riscv_jtag_tck (IN)
                         net (fo=0)                   0.000     0.000    riscv_jtag_tck
    W14                  IBUF (Prop_ibuf_I_O)         0.471     0.471 r  riscv_jtag_tck_IBUF_inst/O
                         net (fo=1, routed)           1.231     1.702    riscv_jtag_tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.728 r  riscv_jtag_tck_IBUF_BUFG_inst/O
                         net (fo=613, routed)         0.619     2.347    soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/tck
    SLICE_X7Y13          FDRE                                         r  soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/sfter_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y13          FDRE (Prop_fdre_C_Q)         0.141     2.488 r  soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/sfter_reg[23]/Q
                         net (fo=7, routed)           0.070     2.557    soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/ap_wbuf_wdata_0[22]
    SLICE_X6Y13          LUT5 (Prop_lut5_I3_O)        0.045     2.602 r  soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/sfter[22]_i_1/O
                         net (fo=1, routed)           0.000     2.602    soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/sfter[22]_i_1_n_0
    SLICE_X6Y13          FDRE                                         r  soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/sfter_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock riscv_jtag_tck rise edge)
                                                      0.000     0.000 r  
    W14                                               0.000     0.000 r  riscv_jtag_tck (IN)
                         net (fo=0)                   0.000     0.000    riscv_jtag_tck
    W14                  IBUF (Prop_ibuf_I_O)         0.503     0.503 r  riscv_jtag_tck_IBUF_inst/O
                         net (fo=1, routed)           1.424     1.927    riscv_jtag_tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.956 r  riscv_jtag_tck_IBUF_BUFG_inst/O
                         net (fo=613, routed)         0.887     2.843    soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/tck
    SLICE_X6Y13          FDRE                                         r  soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/sfter_reg[22]/C
                         clock pessimism             -0.483     2.360    
    SLICE_X6Y13          FDRE (Hold_fdre_C_D)         0.120     2.480    soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/sfter_reg[22]
  -------------------------------------------------------------------
                         required time                         -2.480    
                         arrival time                           2.602    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 soc_i/cpu_wrap_0/inst/u_dap/u_wdata_fifo/wptr_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by riscv_jtag_tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_dap/u_wdata_fifo/wptr_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by riscv_jtag_tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             riscv_jtag_tck
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (riscv_jtag_tck rise@0.000ns - riscv_jtag_tck rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.186ns (70.630%)  route 0.077ns (29.370%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.813ns
    Source Clock Delay      (SCD):    2.318ns
    Clock Pessimism Removal (CPR):    0.482ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock riscv_jtag_tck rise edge)
                                                      0.000     0.000 r  
    W14                                               0.000     0.000 r  riscv_jtag_tck (IN)
                         net (fo=0)                   0.000     0.000    riscv_jtag_tck
    W14                  IBUF (Prop_ibuf_I_O)         0.471     0.471 r  riscv_jtag_tck_IBUF_inst/O
                         net (fo=1, routed)           1.231     1.702    riscv_jtag_tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.728 r  riscv_jtag_tck_IBUF_BUFG_inst/O
                         net (fo=613, routed)         0.590     2.318    soc_i/cpu_wrap_0/inst/u_dap/u_wdata_fifo/tck
    SLICE_X9Y15          FDCE                                         r  soc_i/cpu_wrap_0/inst/u_dap/u_wdata_fifo/wptr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y15          FDCE (Prop_fdce_C_Q)         0.141     2.459 r  soc_i/cpu_wrap_0/inst/u_dap/u_wdata_fifo/wptr_reg[4]/Q
                         net (fo=61, routed)          0.077     2.536    soc_i/cpu_wrap_0/inst/u_dap/u_wdata_fifo/out[4]
    SLICE_X8Y15          LUT3 (Prop_lut3_I1_O)        0.045     2.581 r  soc_i/cpu_wrap_0/inst/u_dap/u_wdata_fifo/wptr[5]_i_1__0/O
                         net (fo=1, routed)           0.000     2.581    soc_i/cpu_wrap_0/inst/u_dap/u_wdata_fifo/p_0_in_1[5]
    SLICE_X8Y15          FDCE                                         r  soc_i/cpu_wrap_0/inst/u_dap/u_wdata_fifo/wptr_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock riscv_jtag_tck rise edge)
                                                      0.000     0.000 r  
    W14                                               0.000     0.000 r  riscv_jtag_tck (IN)
                         net (fo=0)                   0.000     0.000    riscv_jtag_tck
    W14                  IBUF (Prop_ibuf_I_O)         0.503     0.503 r  riscv_jtag_tck_IBUF_inst/O
                         net (fo=1, routed)           1.424     1.927    riscv_jtag_tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.956 r  riscv_jtag_tck_IBUF_BUFG_inst/O
                         net (fo=613, routed)         0.857     2.813    soc_i/cpu_wrap_0/inst/u_dap/u_wdata_fifo/tck
    SLICE_X8Y15          FDCE                                         r  soc_i/cpu_wrap_0/inst/u_dap/u_wdata_fifo/wptr_reg[5]/C
                         clock pessimism             -0.482     2.331    
    SLICE_X8Y15          FDCE (Hold_fdce_C_D)         0.121     2.452    soc_i/cpu_wrap_0/inst/u_dap/u_wdata_fifo/wptr_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.452    
                         arrival time                           2.581    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 soc_i/cpu_wrap_0/inst/u_dap/u_wdata_fifo/wptr_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by riscv_jtag_tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_dap/u_wdata_fifo/fifo_reg_0_63_18_20/RAMA/WADR3
                            (rising edge-triggered cell RAMD64E clocked by riscv_jtag_tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             riscv_jtag_tck
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (riscv_jtag_tck rise@0.000ns - riscv_jtag_tck rise@0.000ns)
  Data Path Delay:        0.403ns  (logic 0.164ns (40.659%)  route 0.239ns (59.341%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.813ns
    Source Clock Delay      (SCD):    2.318ns
    Clock Pessimism Removal (CPR):    0.461ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock riscv_jtag_tck rise edge)
                                                      0.000     0.000 r  
    W14                                               0.000     0.000 r  riscv_jtag_tck (IN)
                         net (fo=0)                   0.000     0.000    riscv_jtag_tck
    W14                  IBUF (Prop_ibuf_I_O)         0.471     0.471 r  riscv_jtag_tck_IBUF_inst/O
                         net (fo=1, routed)           1.231     1.702    riscv_jtag_tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.728 r  riscv_jtag_tck_IBUF_BUFG_inst/O
                         net (fo=613, routed)         0.590     2.318    soc_i/cpu_wrap_0/inst/u_dap/u_wdata_fifo/tck
    SLICE_X8Y15          FDCE                                         r  soc_i/cpu_wrap_0/inst/u_dap/u_wdata_fifo/wptr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y15          FDCE (Prop_fdce_C_Q)         0.164     2.482 r  soc_i/cpu_wrap_0/inst/u_dap/u_wdata_fifo/wptr_reg[3]/Q
                         net (fo=65, routed)          0.239     2.721    soc_i/cpu_wrap_0/inst/u_dap/u_wdata_fifo/fifo_reg_0_63_18_20/ADDRD3
    SLICE_X10Y15         RAMD64E                                      r  soc_i/cpu_wrap_0/inst/u_dap/u_wdata_fifo/fifo_reg_0_63_18_20/RAMA/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock riscv_jtag_tck rise edge)
                                                      0.000     0.000 r  
    W14                                               0.000     0.000 r  riscv_jtag_tck (IN)
                         net (fo=0)                   0.000     0.000    riscv_jtag_tck
    W14                  IBUF (Prop_ibuf_I_O)         0.503     0.503 r  riscv_jtag_tck_IBUF_inst/O
                         net (fo=1, routed)           1.424     1.927    riscv_jtag_tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.956 r  riscv_jtag_tck_IBUF_BUFG_inst/O
                         net (fo=613, routed)         0.857     2.813    soc_i/cpu_wrap_0/inst/u_dap/u_wdata_fifo/fifo_reg_0_63_18_20/WCLK
    SLICE_X10Y15         RAMD64E                                      r  soc_i/cpu_wrap_0/inst/u_dap/u_wdata_fifo/fifo_reg_0_63_18_20/RAMA/CLK
                         clock pessimism             -0.461     2.352    
    SLICE_X10Y15         RAMD64E (Hold_ramd64e_CLK_WADR3)
                                                      0.240     2.592    soc_i/cpu_wrap_0/inst/u_dap/u_wdata_fifo/fifo_reg_0_63_18_20/RAMA
  -------------------------------------------------------------------
                         required time                         -2.592    
                         arrival time                           2.721    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 soc_i/cpu_wrap_0/inst/u_dap/u_wdata_fifo/wptr_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by riscv_jtag_tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_dap/u_wdata_fifo/fifo_reg_0_63_18_20/RAMB/WADR3
                            (rising edge-triggered cell RAMD64E clocked by riscv_jtag_tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             riscv_jtag_tck
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (riscv_jtag_tck rise@0.000ns - riscv_jtag_tck rise@0.000ns)
  Data Path Delay:        0.403ns  (logic 0.164ns (40.659%)  route 0.239ns (59.341%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.813ns
    Source Clock Delay      (SCD):    2.318ns
    Clock Pessimism Removal (CPR):    0.461ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock riscv_jtag_tck rise edge)
                                                      0.000     0.000 r  
    W14                                               0.000     0.000 r  riscv_jtag_tck (IN)
                         net (fo=0)                   0.000     0.000    riscv_jtag_tck
    W14                  IBUF (Prop_ibuf_I_O)         0.471     0.471 r  riscv_jtag_tck_IBUF_inst/O
                         net (fo=1, routed)           1.231     1.702    riscv_jtag_tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.728 r  riscv_jtag_tck_IBUF_BUFG_inst/O
                         net (fo=613, routed)         0.590     2.318    soc_i/cpu_wrap_0/inst/u_dap/u_wdata_fifo/tck
    SLICE_X8Y15          FDCE                                         r  soc_i/cpu_wrap_0/inst/u_dap/u_wdata_fifo/wptr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y15          FDCE (Prop_fdce_C_Q)         0.164     2.482 r  soc_i/cpu_wrap_0/inst/u_dap/u_wdata_fifo/wptr_reg[3]/Q
                         net (fo=65, routed)          0.239     2.721    soc_i/cpu_wrap_0/inst/u_dap/u_wdata_fifo/fifo_reg_0_63_18_20/ADDRD3
    SLICE_X10Y15         RAMD64E                                      r  soc_i/cpu_wrap_0/inst/u_dap/u_wdata_fifo/fifo_reg_0_63_18_20/RAMB/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock riscv_jtag_tck rise edge)
                                                      0.000     0.000 r  
    W14                                               0.000     0.000 r  riscv_jtag_tck (IN)
                         net (fo=0)                   0.000     0.000    riscv_jtag_tck
    W14                  IBUF (Prop_ibuf_I_O)         0.503     0.503 r  riscv_jtag_tck_IBUF_inst/O
                         net (fo=1, routed)           1.424     1.927    riscv_jtag_tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.956 r  riscv_jtag_tck_IBUF_BUFG_inst/O
                         net (fo=613, routed)         0.857     2.813    soc_i/cpu_wrap_0/inst/u_dap/u_wdata_fifo/fifo_reg_0_63_18_20/WCLK
    SLICE_X10Y15         RAMD64E                                      r  soc_i/cpu_wrap_0/inst/u_dap/u_wdata_fifo/fifo_reg_0_63_18_20/RAMB/CLK
                         clock pessimism             -0.461     2.352    
    SLICE_X10Y15         RAMD64E (Hold_ramd64e_CLK_WADR3)
                                                      0.240     2.592    soc_i/cpu_wrap_0/inst/u_dap/u_wdata_fifo/fifo_reg_0_63_18_20/RAMB
  -------------------------------------------------------------------
                         required time                         -2.592    
                         arrival time                           2.721    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 soc_i/cpu_wrap_0/inst/u_dap/u_wdata_fifo/wptr_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by riscv_jtag_tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_dap/u_wdata_fifo/fifo_reg_0_63_18_20/RAMC/WADR3
                            (rising edge-triggered cell RAMD64E clocked by riscv_jtag_tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             riscv_jtag_tck
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (riscv_jtag_tck rise@0.000ns - riscv_jtag_tck rise@0.000ns)
  Data Path Delay:        0.403ns  (logic 0.164ns (40.659%)  route 0.239ns (59.341%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.813ns
    Source Clock Delay      (SCD):    2.318ns
    Clock Pessimism Removal (CPR):    0.461ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock riscv_jtag_tck rise edge)
                                                      0.000     0.000 r  
    W14                                               0.000     0.000 r  riscv_jtag_tck (IN)
                         net (fo=0)                   0.000     0.000    riscv_jtag_tck
    W14                  IBUF (Prop_ibuf_I_O)         0.471     0.471 r  riscv_jtag_tck_IBUF_inst/O
                         net (fo=1, routed)           1.231     1.702    riscv_jtag_tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.728 r  riscv_jtag_tck_IBUF_BUFG_inst/O
                         net (fo=613, routed)         0.590     2.318    soc_i/cpu_wrap_0/inst/u_dap/u_wdata_fifo/tck
    SLICE_X8Y15          FDCE                                         r  soc_i/cpu_wrap_0/inst/u_dap/u_wdata_fifo/wptr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y15          FDCE (Prop_fdce_C_Q)         0.164     2.482 r  soc_i/cpu_wrap_0/inst/u_dap/u_wdata_fifo/wptr_reg[3]/Q
                         net (fo=65, routed)          0.239     2.721    soc_i/cpu_wrap_0/inst/u_dap/u_wdata_fifo/fifo_reg_0_63_18_20/ADDRD3
    SLICE_X10Y15         RAMD64E                                      r  soc_i/cpu_wrap_0/inst/u_dap/u_wdata_fifo/fifo_reg_0_63_18_20/RAMC/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock riscv_jtag_tck rise edge)
                                                      0.000     0.000 r  
    W14                                               0.000     0.000 r  riscv_jtag_tck (IN)
                         net (fo=0)                   0.000     0.000    riscv_jtag_tck
    W14                  IBUF (Prop_ibuf_I_O)         0.503     0.503 r  riscv_jtag_tck_IBUF_inst/O
                         net (fo=1, routed)           1.424     1.927    riscv_jtag_tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.956 r  riscv_jtag_tck_IBUF_BUFG_inst/O
                         net (fo=613, routed)         0.857     2.813    soc_i/cpu_wrap_0/inst/u_dap/u_wdata_fifo/fifo_reg_0_63_18_20/WCLK
    SLICE_X10Y15         RAMD64E                                      r  soc_i/cpu_wrap_0/inst/u_dap/u_wdata_fifo/fifo_reg_0_63_18_20/RAMC/CLK
                         clock pessimism             -0.461     2.352    
    SLICE_X10Y15         RAMD64E (Hold_ramd64e_CLK_WADR3)
                                                      0.240     2.592    soc_i/cpu_wrap_0/inst/u_dap/u_wdata_fifo/fifo_reg_0_63_18_20/RAMC
  -------------------------------------------------------------------
                         required time                         -2.592    
                         arrival time                           2.721    
  -------------------------------------------------------------------
                         slack                                  0.129    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         riscv_jtag_tck
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { riscv_jtag_tck }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         100.000     97.424     RAMB18_X0Y4    soc_i/cpu_wrap_0/inst/u_dap/u_rdata_rdata_fifo/fifo_reg/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         100.000     97.845     BUFGCTRL_X0Y0  riscv_jtag_tck_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C              n/a            1.000         100.000     99.000     SLICE_X8Y8     soc_i/cpu_wrap_0/inst/u_dap/ap_sel_latch_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         100.000     99.000     SLICE_X8Y6     soc_i/cpu_wrap_0/inst/u_dap/ap_sel_latch_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         100.000     99.000     SLICE_X8Y8     soc_i/cpu_wrap_0/inst/u_dap/ap_sel_latch_reg[2]/C
Min Period        n/a     FDCE/C              n/a            1.000         100.000     99.000     SLICE_X8Y8     soc_i/cpu_wrap_0/inst/u_dap/ap_sel_latch_reg[3]/C
Min Period        n/a     FDCE/C              n/a            1.000         100.000     99.000     SLICE_X8Y8     soc_i/cpu_wrap_0/inst/u_dap/ap_sel_latch_reg[4]/C
Min Period        n/a     FDCE/C              n/a            1.000         100.000     99.000     SLICE_X8Y8     soc_i/cpu_wrap_0/inst/u_dap/ap_sel_latch_reg[5]/C
Min Period        n/a     FDCE/C              n/a            1.000         100.000     99.000     SLICE_X8Y8     soc_i/cpu_wrap_0/inst/u_dap/ap_sel_latch_reg[6]/C
Min Period        n/a     FDCE/C              n/a            1.000         100.000     99.000     SLICE_X8Y6     soc_i/cpu_wrap_0/inst/u_dap/ap_sel_latch_reg[7]/C
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         50.000      48.750     SLICE_X10Y18   soc_i/cpu_wrap_0/inst/u_dap/u_wdata_fifo/fifo_reg_0_63_0_2/RAMA/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         50.000      48.750     SLICE_X10Y18   soc_i/cpu_wrap_0/inst/u_dap/u_wdata_fifo/fifo_reg_0_63_0_2/RAMB/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         50.000      48.750     SLICE_X10Y18   soc_i/cpu_wrap_0/inst/u_dap/u_wdata_fifo/fifo_reg_0_63_0_2/RAMC/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         50.000      48.750     SLICE_X10Y18   soc_i/cpu_wrap_0/inst/u_dap/u_wdata_fifo/fifo_reg_0_63_0_2/RAMD/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         50.000      48.750     SLICE_X14Y15   soc_i/cpu_wrap_0/inst/u_dap/u_wdata_fifo/fifo_reg_0_63_15_17/RAMA/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         50.000      48.750     SLICE_X14Y15   soc_i/cpu_wrap_0/inst/u_dap/u_wdata_fifo/fifo_reg_0_63_15_17/RAMB/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         50.000      48.750     SLICE_X14Y15   soc_i/cpu_wrap_0/inst/u_dap/u_wdata_fifo/fifo_reg_0_63_15_17/RAMC/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         50.000      48.750     SLICE_X14Y15   soc_i/cpu_wrap_0/inst/u_dap/u_wdata_fifo/fifo_reg_0_63_15_17/RAMD/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         50.000      48.750     SLICE_X10Y15   soc_i/cpu_wrap_0/inst/u_dap/u_wdata_fifo/fifo_reg_0_63_18_20/RAMA/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         50.000      48.750     SLICE_X10Y15   soc_i/cpu_wrap_0/inst/u_dap/u_wdata_fifo/fifo_reg_0_63_18_20/RAMB/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         50.000      48.750     SLICE_X16Y14   soc_i/cpu_wrap_0/inst/u_dap/u_wdata_fifo/fifo_reg_0_63_12_14/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         50.000      48.750     SLICE_X16Y14   soc_i/cpu_wrap_0/inst/u_dap/u_wdata_fifo/fifo_reg_0_63_12_14/RAMB/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         50.000      48.750     SLICE_X16Y14   soc_i/cpu_wrap_0/inst/u_dap/u_wdata_fifo/fifo_reg_0_63_12_14/RAMC/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         50.000      48.750     SLICE_X16Y14   soc_i/cpu_wrap_0/inst/u_dap/u_wdata_fifo/fifo_reg_0_63_12_14/RAMD/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         50.000      48.750     SLICE_X16Y13   soc_i/cpu_wrap_0/inst/u_dap/u_wdata_fifo/fifo_reg_0_63_3_5/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         50.000      48.750     SLICE_X16Y13   soc_i/cpu_wrap_0/inst/u_dap/u_wdata_fifo/fifo_reg_0_63_3_5/RAMB/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         50.000      48.750     SLICE_X16Y13   soc_i/cpu_wrap_0/inst/u_dap/u_wdata_fifo/fifo_reg_0_63_3_5/RAMC/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         50.000      48.750     SLICE_X16Y13   soc_i/cpu_wrap_0/inst/u_dap/u_wdata_fifo/fifo_reg_0_63_3_5/RAMD/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         50.000      48.750     SLICE_X14Y16   soc_i/cpu_wrap_0/inst/u_dap/u_wdata_fifo/fifo_reg_0_63_6_8/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         50.000      48.750     SLICE_X14Y16   soc_i/cpu_wrap_0/inst/u_dap/u_wdata_fifo/fifo_reg_0_63_6_8/RAMB/CLK



---------------------------------------------------------------------------------------------------
From Clock:  riscv_rmii_refclk
  To Clock:  riscv_rmii_refclk

Setup :            0  Failing Endpoints,  Worst Slack        2.675ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.126ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.675ns  (required time - arrival time)
  Source:                 soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/rmii_txen_reg/C
                            (rising edge-triggered cell FDCE clocked by riscv_rmii_refclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            riscv_rmii_tx_en
                            (output port clocked by riscv_rmii_refclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             riscv_rmii_refclk
  Path Type:              Max at Slow Process Corner
  Requirement:            40.000ns  (riscv_rmii_refclk rise@40.000ns - riscv_rmii_refclk rise@0.000ns)
  Data Path Delay:        20.286ns  (logic 2.613ns (12.883%)  route 17.672ns (87.117%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           12.000ns
  Clock Path Skew:        -5.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 20.000 - 20.000 ) 
    Source Clock Delay      (SCD):    5.004ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock riscv_rmii_refclk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  riscv_rmii_refclk (IN)
                         net (fo=0)                   0.000     0.000    riscv_rmii_refclk
    U18                  IBUF (Prop_ibuf_I_O)         0.905     0.905 r  riscv_rmii_refclk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.110    riscv_rmii_refclk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     3.211 r  riscv_rmii_refclk_IBUF_BUFG_inst/O
                         net (fo=311, routed)         1.793     5.004    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/rmii_refclk
    SLICE_X91Y15         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/rmii_txen_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y15         FDCE (Prop_fdce_C_Q)         0.456     5.460 r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/rmii_txen_reg/Q
                         net (fo=2, routed)          17.672    23.133    riscv_rmii_tx_en_OBUF
    Y18                  OBUF (Prop_obuf_I_O)         2.157    25.290 r  riscv_rmii_tx_en_OBUF_inst/O
                         net (fo=0)                   0.000    25.290    riscv_rmii_tx_en
    Y18                                                               r  riscv_rmii_tx_en (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock riscv_rmii_refclk rise edge)
                                                     40.000    40.000 r  
                         clock pessimism              0.000    40.000    
                         clock uncertainty           -0.035    39.965    
                         output delay               -12.000    27.965    
  -------------------------------------------------------------------
                         required time                         27.965    
                         arrival time                         -25.290    
  -------------------------------------------------------------------
                         slack                                  2.675    

Slack (MET) :             4.260ns  (required time - arrival time)
  Source:                 soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/rmii_txd_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by riscv_rmii_refclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            riscv_rmii_txd[0]
                            (output port clocked by riscv_rmii_refclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             riscv_rmii_refclk
  Path Type:              Max at Slow Process Corner
  Requirement:            40.000ns  (riscv_rmii_refclk rise@40.000ns - riscv_rmii_refclk rise@0.000ns)
  Data Path Delay:        18.700ns  (logic 2.658ns (14.214%)  route 16.042ns (85.786%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           12.000ns
  Clock Path Skew:        -5.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 20.000 - 20.000 ) 
    Source Clock Delay      (SCD):    5.004ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock riscv_rmii_refclk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  riscv_rmii_refclk (IN)
                         net (fo=0)                   0.000     0.000    riscv_rmii_refclk
    U18                  IBUF (Prop_ibuf_I_O)         0.905     0.905 r  riscv_rmii_refclk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.110    riscv_rmii_refclk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     3.211 r  riscv_rmii_refclk_IBUF_BUFG_inst/O
                         net (fo=311, routed)         1.793     5.004    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/rmii_refclk
    SLICE_X93Y15         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/rmii_txd_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y15         FDCE (Prop_fdce_C_Q)         0.456     5.460 r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/rmii_txd_reg[0]/Q
                         net (fo=1, routed)          16.042    21.502    riscv_rmii_txd_OBUF[0]
    Y16                  OBUF (Prop_obuf_I_O)         2.202    23.704 r  riscv_rmii_txd_OBUF[0]_inst/O
                         net (fo=0)                   0.000    23.704    riscv_rmii_txd[0]
    Y16                                                               r  riscv_rmii_txd[0] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock riscv_rmii_refclk rise edge)
                                                     40.000    40.000 r  
                         clock pessimism              0.000    40.000    
                         clock uncertainty           -0.035    39.965    
                         output delay               -12.000    27.965    
  -------------------------------------------------------------------
                         required time                         27.965    
                         arrival time                         -23.704    
  -------------------------------------------------------------------
                         slack                                  4.260    

Slack (MET) :             5.711ns  (required time - arrival time)
  Source:                 soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/rmii_txd_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by riscv_rmii_refclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            riscv_rmii_txd[1]
                            (output port clocked by riscv_rmii_refclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             riscv_rmii_refclk
  Path Type:              Max at Slow Process Corner
  Requirement:            40.000ns  (riscv_rmii_refclk rise@40.000ns - riscv_rmii_refclk rise@0.000ns)
  Data Path Delay:        17.251ns  (logic 2.794ns (16.194%)  route 14.457ns (83.806%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           12.000ns
  Clock Path Skew:        -5.002ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 20.000 - 20.000 ) 
    Source Clock Delay      (SCD):    5.002ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock riscv_rmii_refclk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  riscv_rmii_refclk (IN)
                         net (fo=0)                   0.000     0.000    riscv_rmii_refclk
    U18                  IBUF (Prop_ibuf_I_O)         0.905     0.905 r  riscv_rmii_refclk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.110    riscv_rmii_refclk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     3.211 r  riscv_rmii_refclk_IBUF_BUFG_inst/O
                         net (fo=311, routed)         1.791     5.002    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/rmii_refclk
    SLICE_X95Y18         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/rmii_txd_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y18         FDCE (Prop_fdce_C_Q)         0.419     5.421 r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/rmii_txd_reg[1]/Q
                         net (fo=1, routed)          14.457    19.879    riscv_rmii_txd_OBUF[1]
    Y17                  OBUF (Prop_obuf_I_O)         2.375    22.253 r  riscv_rmii_txd_OBUF[1]_inst/O
                         net (fo=0)                   0.000    22.253    riscv_rmii_txd[1]
    Y17                                                               r  riscv_rmii_txd[1] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock riscv_rmii_refclk rise edge)
                                                     40.000    40.000 r  
                         clock pessimism              0.000    40.000    
                         clock uncertainty           -0.035    39.965    
                         output delay               -12.000    27.965    
  -------------------------------------------------------------------
                         required time                         27.965    
                         arrival time                         -22.253    
  -------------------------------------------------------------------
                         slack                                  5.711    

Slack (MET) :             7.477ns  (required time - arrival time)
  Source:                 riscv_rmii_rxd[1]
                            (input port clocked by riscv_rmii_refclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/rxd_d1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by riscv_rmii_refclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             riscv_rmii_refclk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            20.000ns  (riscv_rmii_refclk rise@20.000ns - riscv_rmii_refclk rise@0.000ns)
  Data Path Delay:        2.114ns  (logic 0.462ns (21.854%)  route 1.652ns (78.146%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Input Delay:            12.000ns
  Clock Path Skew:        1.669ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.669ns = ( 21.669 - 20.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock riscv_rmii_refclk rise edge)
                                                      0.000     0.000 r  
                         input delay                 12.000    12.000    
    U19                                               0.000    12.000 r  riscv_rmii_rxd[1] (IN)
                         net (fo=0)                   0.000    12.000    riscv_rmii_rxd[1]
    U19                  IBUF (Prop_ibuf_I_O)         0.406    12.406 r  riscv_rmii_rxd_IBUF[1]_inst/O
                         net (fo=1, routed)           1.445    13.851    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rmii_rxd[1]
    SLICE_X92Y24         LUT3 (Prop_lut3_I0_O)        0.056    13.907 r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rxd_d1[1]_i_1/O
                         net (fo=1, routed)           0.206    14.114    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/rxd_d1_reg[1]_0
    SLICE_X92Y24         FDRE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/rxd_d1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock riscv_rmii_refclk rise edge)
                                                     20.000    20.000 r  
    U18                                               0.000    20.000 r  riscv_rmii_refclk (IN)
                         net (fo=0)                   0.000    20.000    riscv_rmii_refclk
    U18                  IBUF (Prop_ibuf_I_O)         0.370    20.370 r  riscv_rmii_refclk_IBUF_inst/O
                         net (fo=1, routed)           0.674    21.044    riscv_rmii_refclk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    21.070 r  riscv_rmii_refclk_IBUF_BUFG_inst/O
                         net (fo=311, routed)         0.599    21.669    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/rmii_refclk
    SLICE_X92Y24         FDRE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/rxd_d1_reg[1]/C
                         clock pessimism              0.000    21.669    
                         clock uncertainty           -0.035    21.633    
    SLICE_X92Y24         FDRE (Setup_fdre_C_D)       -0.043    21.590    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/rxd_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         21.590    
                         arrival time                         -14.114    
  -------------------------------------------------------------------
                         slack                                  7.477    

Slack (MET) :             7.503ns  (required time - arrival time)
  Source:                 riscv_rmii_rxd[0]
                            (input port clocked by riscv_rmii_refclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/rxd_d1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by riscv_rmii_refclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             riscv_rmii_refclk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            20.000ns  (riscv_rmii_refclk rise@20.000ns - riscv_rmii_refclk rise@0.000ns)
  Data Path Delay:        2.151ns  (logic 0.477ns (22.184%)  route 1.674ns (77.816%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Input Delay:            12.000ns
  Clock Path Skew:        1.677ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.677ns = ( 21.677 - 20.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock riscv_rmii_refclk rise edge)
                                                      0.000     0.000 r  
                         input delay                 12.000    12.000    
    Y19                                               0.000    12.000 r  riscv_rmii_rxd[0] (IN)
                         net (fo=0)                   0.000    12.000    riscv_rmii_rxd[0]
    Y19                  IBUF (Prop_ibuf_I_O)         0.421    12.421 r  riscv_rmii_rxd_IBUF[0]_inst/O
                         net (fo=1, routed)           1.674    14.095    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rmii_rxd[0]
    SLICE_X93Y16         LUT3 (Prop_lut3_I0_O)        0.056    14.151 r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rxd_d1[0]_i_1/O
                         net (fo=1, routed)           0.000    14.151    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/rxd_d1_reg[0]_0
    SLICE_X93Y16         FDRE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/rxd_d1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock riscv_rmii_refclk rise edge)
                                                     20.000    20.000 r  
    U18                                               0.000    20.000 r  riscv_rmii_refclk (IN)
                         net (fo=0)                   0.000    20.000    riscv_rmii_refclk
    U18                  IBUF (Prop_ibuf_I_O)         0.370    20.370 r  riscv_rmii_refclk_IBUF_inst/O
                         net (fo=1, routed)           0.674    21.044    riscv_rmii_refclk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    21.070 r  riscv_rmii_refclk_IBUF_BUFG_inst/O
                         net (fo=311, routed)         0.607    21.677    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/rmii_refclk
    SLICE_X93Y16         FDRE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/rxd_d1_reg[0]/C
                         clock pessimism              0.000    21.677    
                         clock uncertainty           -0.035    21.641    
    SLICE_X93Y16         FDRE (Setup_fdre_C_D)        0.013    21.654    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/rxd_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         21.654    
                         arrival time                         -14.151    
  -------------------------------------------------------------------
                         slack                                  7.503    

Slack (MET) :             7.911ns  (required time - arrival time)
  Source:                 riscv_rmii_crs_dv
                            (input port clocked by riscv_rmii_refclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/crsdv_d1_reg/D
                            (rising edge-triggered cell FDCE clocked by riscv_rmii_refclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             riscv_rmii_refclk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            20.000ns  (riscv_rmii_refclk rise@20.000ns - riscv_rmii_refclk rise@0.000ns)
  Data Path Delay:        1.711ns  (logic 0.393ns (22.970%)  route 1.318ns (77.030%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            12.000ns
  Clock Path Skew:        1.672ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.672ns = ( 21.672 - 20.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock riscv_rmii_refclk rise edge)
                                                      0.000     0.000 r  
                         input delay                 12.000    12.000    
    W18                                               0.000    12.000 r  riscv_rmii_crs_dv (IN)
                         net (fo=0)                   0.000    12.000    riscv_rmii_crs_dv
    W18                  IBUF (Prop_ibuf_I_O)         0.393    12.393 r  riscv_rmii_crs_dv_IBUF_inst/O
                         net (fo=1, routed)           1.318    13.711    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/rmii_crsdv
    SLICE_X93Y22         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/crsdv_d1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock riscv_rmii_refclk rise edge)
                                                     20.000    20.000 r  
    U18                                               0.000    20.000 r  riscv_rmii_refclk (IN)
                         net (fo=0)                   0.000    20.000    riscv_rmii_refclk
    U18                  IBUF (Prop_ibuf_I_O)         0.370    20.370 r  riscv_rmii_refclk_IBUF_inst/O
                         net (fo=1, routed)           0.674    21.044    riscv_rmii_refclk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    21.070 r  riscv_rmii_refclk_IBUF_BUFG_inst/O
                         net (fo=311, routed)         0.602    21.672    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/rmii_refclk
    SLICE_X93Y22         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/crsdv_d1_reg/C
                         clock pessimism              0.000    21.672    
                         clock uncertainty           -0.035    21.636    
    SLICE_X93Y22         FDCE (Setup_fdce_C_D)       -0.014    21.622    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/crsdv_d1_reg
  -------------------------------------------------------------------
                         required time                         21.622    
                         arrival time                         -13.711    
  -------------------------------------------------------------------
                         slack                                  7.911    

Slack (MET) :             10.784ns  (required time - arrival time)
  Source:                 soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_tx/rptr_reg/C
                            (rising edge-triggered cell FDCE clocked by riscv_rmii_refclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_tx_mac_crc32/crc_reg[10]/D
                            (rising edge-triggered cell FDPE clocked by riscv_rmii_refclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             riscv_rmii_refclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (riscv_rmii_refclk rise@20.000ns - riscv_rmii_refclk rise@0.000ns)
  Data Path Delay:        9.215ns  (logic 1.901ns (20.630%)  route 7.314ns (79.370%))
  Logic Levels:           6  (LUT3=1 LUT4=1 LUT6=2 MUXF7=2)
  Clock Path Skew:        0.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.578ns = ( 24.578 - 20.000 ) 
    Source Clock Delay      (SCD):    4.937ns
    Clock Pessimism Removal (CPR):    0.364ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock riscv_rmii_refclk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  riscv_rmii_refclk (IN)
                         net (fo=0)                   0.000     0.000    riscv_rmii_refclk
    U18                  IBUF (Prop_ibuf_I_O)         0.905     0.905 r  riscv_rmii_refclk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.110    riscv_rmii_refclk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     3.211 r  riscv_rmii_refclk_IBUF_BUFG_inst/O
                         net (fo=311, routed)         1.726     4.937    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_tx/rmii_refclk
    SLICE_X73Y16         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_tx/rptr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y16         FDCE (Prop_fdce_C_Q)         0.419     5.356 r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_tx/rptr_reg/Q
                         net (fo=25, routed)          2.133     7.490    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_tx/rptr
    SLICE_X64Y31         LUT6 (Prop_lut6_I5_O)        0.299     7.789 r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_tx/rmii_txd[1]_i_16/O
                         net (fo=1, routed)           0.000     7.789    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_tx/rmii_txd[1]_i_16_n_0
    SLICE_X64Y31         MUXF7 (Prop_muxf7_I1_O)      0.217     8.006 r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_tx/rmii_txd_reg[1]_i_8/O
                         net (fo=1, routed)           1.151     9.157    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_tx/rmii_txd_reg[1]_i_8_n_0
    SLICE_X69Y26         LUT6 (Prop_lut6_I5_O)        0.299     9.456 r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_tx/rmii_txd[1]_i_4/O
                         net (fo=1, routed)           0.000     9.456    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_tx_mac_crc32/rmii_txd_reg[1]
    SLICE_X69Y26         MUXF7 (Prop_muxf7_I1_O)      0.245     9.701 r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_tx_mac_crc32/rmii_txd_reg[1]_i_2/O
                         net (fo=2, routed)           1.210    10.911    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_tx_mac_crc32/rmii_txd_reg[1]_i_2_n_0
    SLICE_X69Y19         LUT3 (Prop_lut3_I1_O)        0.298    11.209 r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_tx_mac_crc32/crc[26]_i_2/O
                         net (fo=14, routed)          2.820    14.028    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_tx_mac_crc32/d_int__1[1]
    SLICE_X95Y17         LUT4 (Prop_lut4_I2_O)        0.124    14.152 r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_tx_mac_crc32/crc[10]_i_1__0/O
                         net (fo=1, routed)           0.000    14.152    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_tx_mac_crc32/crc[10]_i_1__0_n_0
    SLICE_X95Y17         FDPE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_tx_mac_crc32/crc_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock riscv_rmii_refclk rise edge)
                                                     20.000    20.000 r  
    U18                                               0.000    20.000 r  riscv_rmii_refclk (IN)
                         net (fo=0)                   0.000    20.000    riscv_rmii_refclk
    U18                  IBUF (Prop_ibuf_I_O)         0.865    20.865 r  riscv_rmii_refclk_IBUF_inst/O
                         net (fo=1, routed)           2.006    22.871    riscv_rmii_refclk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    22.962 r  riscv_rmii_refclk_IBUF_BUFG_inst/O
                         net (fo=311, routed)         1.616    24.578    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_tx_mac_crc32/rmii_refclk
    SLICE_X95Y17         FDPE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_tx_mac_crc32/crc_reg[10]/C
                         clock pessimism              0.364    24.942    
                         clock uncertainty           -0.035    24.907    
    SLICE_X95Y17         FDPE (Setup_fdpe_C_D)        0.029    24.936    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_tx_mac_crc32/crc_reg[10]
  -------------------------------------------------------------------
                         required time                         24.936    
                         arrival time                         -14.152    
  -------------------------------------------------------------------
                         slack                                 10.784    

Slack (MET) :             10.787ns  (required time - arrival time)
  Source:                 soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_tx/rptr_reg/C
                            (rising edge-triggered cell FDCE clocked by riscv_rmii_refclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_tx_mac_crc32/crc_reg[12]/D
                            (rising edge-triggered cell FDPE clocked by riscv_rmii_refclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             riscv_rmii_refclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (riscv_rmii_refclk rise@20.000ns - riscv_rmii_refclk rise@0.000ns)
  Data Path Delay:        9.214ns  (logic 1.901ns (20.632%)  route 7.313ns (79.368%))
  Logic Levels:           6  (LUT3=1 LUT6=3 MUXF7=2)
  Clock Path Skew:        0.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.578ns = ( 24.578 - 20.000 ) 
    Source Clock Delay      (SCD):    4.937ns
    Clock Pessimism Removal (CPR):    0.364ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock riscv_rmii_refclk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  riscv_rmii_refclk (IN)
                         net (fo=0)                   0.000     0.000    riscv_rmii_refclk
    U18                  IBUF (Prop_ibuf_I_O)         0.905     0.905 r  riscv_rmii_refclk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.110    riscv_rmii_refclk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     3.211 r  riscv_rmii_refclk_IBUF_BUFG_inst/O
                         net (fo=311, routed)         1.726     4.937    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_tx/rmii_refclk
    SLICE_X73Y16         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_tx/rptr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y16         FDCE (Prop_fdce_C_Q)         0.419     5.356 r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_tx/rptr_reg/Q
                         net (fo=25, routed)          2.133     7.490    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_tx/rptr
    SLICE_X64Y31         LUT6 (Prop_lut6_I5_O)        0.299     7.789 r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_tx/rmii_txd[1]_i_16/O
                         net (fo=1, routed)           0.000     7.789    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_tx/rmii_txd[1]_i_16_n_0
    SLICE_X64Y31         MUXF7 (Prop_muxf7_I1_O)      0.217     8.006 r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_tx/rmii_txd_reg[1]_i_8/O
                         net (fo=1, routed)           1.151     9.157    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_tx/rmii_txd_reg[1]_i_8_n_0
    SLICE_X69Y26         LUT6 (Prop_lut6_I5_O)        0.299     9.456 r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_tx/rmii_txd[1]_i_4/O
                         net (fo=1, routed)           0.000     9.456    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_tx_mac_crc32/rmii_txd_reg[1]
    SLICE_X69Y26         MUXF7 (Prop_muxf7_I1_O)      0.245     9.701 r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_tx_mac_crc32/rmii_txd_reg[1]_i_2/O
                         net (fo=2, routed)           1.210    10.911    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_tx_mac_crc32/rmii_txd_reg[1]_i_2_n_0
    SLICE_X69Y19         LUT3 (Prop_lut3_I1_O)        0.298    11.209 r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_tx_mac_crc32/crc[26]_i_2/O
                         net (fo=14, routed)          2.819    14.027    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_tx_mac_crc32/d_int__1[1]
    SLICE_X95Y17         LUT6 (Prop_lut6_I4_O)        0.124    14.151 r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_tx_mac_crc32/crc[12]_i_1__0/O
                         net (fo=1, routed)           0.000    14.151    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_tx_mac_crc32/crc[12]_i_1__0_n_0
    SLICE_X95Y17         FDPE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_tx_mac_crc32/crc_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock riscv_rmii_refclk rise edge)
                                                     20.000    20.000 r  
    U18                                               0.000    20.000 r  riscv_rmii_refclk (IN)
                         net (fo=0)                   0.000    20.000    riscv_rmii_refclk
    U18                  IBUF (Prop_ibuf_I_O)         0.865    20.865 r  riscv_rmii_refclk_IBUF_inst/O
                         net (fo=1, routed)           2.006    22.871    riscv_rmii_refclk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    22.962 r  riscv_rmii_refclk_IBUF_BUFG_inst/O
                         net (fo=311, routed)         1.616    24.578    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_tx_mac_crc32/rmii_refclk
    SLICE_X95Y17         FDPE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_tx_mac_crc32/crc_reg[12]/C
                         clock pessimism              0.364    24.942    
                         clock uncertainty           -0.035    24.907    
    SLICE_X95Y17         FDPE (Setup_fdpe_C_D)        0.031    24.938    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_tx_mac_crc32/crc_reg[12]
  -------------------------------------------------------------------
                         required time                         24.938    
                         arrival time                         -14.151    
  -------------------------------------------------------------------
                         slack                                 10.787    

Slack (MET) :             10.802ns  (required time - arrival time)
  Source:                 soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_tx/rptr_reg/C
                            (rising edge-triggered cell FDCE clocked by riscv_rmii_refclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_tx_mac_crc32/crc_reg[16]/D
                            (rising edge-triggered cell FDPE clocked by riscv_rmii_refclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             riscv_rmii_refclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (riscv_rmii_refclk rise@20.000ns - riscv_rmii_refclk rise@0.000ns)
  Data Path Delay:        9.243ns  (logic 1.929ns (20.870%)  route 7.314ns (79.130%))
  Logic Levels:           6  (LUT3=1 LUT4=1 LUT6=2 MUXF7=2)
  Clock Path Skew:        0.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.578ns = ( 24.578 - 20.000 ) 
    Source Clock Delay      (SCD):    4.937ns
    Clock Pessimism Removal (CPR):    0.364ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock riscv_rmii_refclk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  riscv_rmii_refclk (IN)
                         net (fo=0)                   0.000     0.000    riscv_rmii_refclk
    U18                  IBUF (Prop_ibuf_I_O)         0.905     0.905 r  riscv_rmii_refclk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.110    riscv_rmii_refclk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     3.211 r  riscv_rmii_refclk_IBUF_BUFG_inst/O
                         net (fo=311, routed)         1.726     4.937    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_tx/rmii_refclk
    SLICE_X73Y16         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_tx/rptr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y16         FDCE (Prop_fdce_C_Q)         0.419     5.356 r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_tx/rptr_reg/Q
                         net (fo=25, routed)          2.133     7.490    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_tx/rptr
    SLICE_X64Y31         LUT6 (Prop_lut6_I5_O)        0.299     7.789 r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_tx/rmii_txd[1]_i_16/O
                         net (fo=1, routed)           0.000     7.789    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_tx/rmii_txd[1]_i_16_n_0
    SLICE_X64Y31         MUXF7 (Prop_muxf7_I1_O)      0.217     8.006 r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_tx/rmii_txd_reg[1]_i_8/O
                         net (fo=1, routed)           1.151     9.157    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_tx/rmii_txd_reg[1]_i_8_n_0
    SLICE_X69Y26         LUT6 (Prop_lut6_I5_O)        0.299     9.456 r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_tx/rmii_txd[1]_i_4/O
                         net (fo=1, routed)           0.000     9.456    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_tx_mac_crc32/rmii_txd_reg[1]
    SLICE_X69Y26         MUXF7 (Prop_muxf7_I1_O)      0.245     9.701 r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_tx_mac_crc32/rmii_txd_reg[1]_i_2/O
                         net (fo=2, routed)           1.210    10.911    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_tx_mac_crc32/rmii_txd_reg[1]_i_2_n_0
    SLICE_X69Y19         LUT3 (Prop_lut3_I1_O)        0.298    11.209 r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_tx_mac_crc32/crc[26]_i_2/O
                         net (fo=14, routed)          2.820    14.028    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_tx_mac_crc32/d_int__1[1]
    SLICE_X95Y17         LUT4 (Prop_lut4_I2_O)        0.152    14.180 r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_tx_mac_crc32/crc[16]_i_1__0/O
                         net (fo=1, routed)           0.000    14.180    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_tx_mac_crc32/crc[16]_i_1__0_n_0
    SLICE_X95Y17         FDPE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_tx_mac_crc32/crc_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock riscv_rmii_refclk rise edge)
                                                     20.000    20.000 r  
    U18                                               0.000    20.000 r  riscv_rmii_refclk (IN)
                         net (fo=0)                   0.000    20.000    riscv_rmii_refclk
    U18                  IBUF (Prop_ibuf_I_O)         0.865    20.865 r  riscv_rmii_refclk_IBUF_inst/O
                         net (fo=1, routed)           2.006    22.871    riscv_rmii_refclk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    22.962 r  riscv_rmii_refclk_IBUF_BUFG_inst/O
                         net (fo=311, routed)         1.616    24.578    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_tx_mac_crc32/rmii_refclk
    SLICE_X95Y17         FDPE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_tx_mac_crc32/crc_reg[16]/C
                         clock pessimism              0.364    24.942    
                         clock uncertainty           -0.035    24.907    
    SLICE_X95Y17         FDPE (Setup_fdpe_C_D)        0.075    24.982    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_tx_mac_crc32/crc_reg[16]
  -------------------------------------------------------------------
                         required time                         24.982    
                         arrival time                         -14.180    
  -------------------------------------------------------------------
                         slack                                 10.802    

Slack (MET) :             10.827ns  (required time - arrival time)
  Source:                 soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_tx/rptr_reg/C
                            (rising edge-triggered cell FDCE clocked by riscv_rmii_refclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_tx_mac_crc32/crc_reg[23]/D
                            (rising edge-triggered cell FDPE clocked by riscv_rmii_refclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             riscv_rmii_refclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (riscv_rmii_refclk rise@20.000ns - riscv_rmii_refclk rise@0.000ns)
  Data Path Delay:        9.175ns  (logic 1.901ns (20.720%)  route 7.274ns (79.280%))
  Logic Levels:           6  (LUT3=1 LUT6=3 MUXF7=2)
  Clock Path Skew:        0.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.578ns = ( 24.578 - 20.000 ) 
    Source Clock Delay      (SCD):    4.937ns
    Clock Pessimism Removal (CPR):    0.364ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock riscv_rmii_refclk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  riscv_rmii_refclk (IN)
                         net (fo=0)                   0.000     0.000    riscv_rmii_refclk
    U18                  IBUF (Prop_ibuf_I_O)         0.905     0.905 r  riscv_rmii_refclk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.110    riscv_rmii_refclk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     3.211 r  riscv_rmii_refclk_IBUF_BUFG_inst/O
                         net (fo=311, routed)         1.726     4.937    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_tx/rmii_refclk
    SLICE_X73Y16         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_tx/rptr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y16         FDCE (Prop_fdce_C_Q)         0.419     5.356 r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_tx/rptr_reg/Q
                         net (fo=25, routed)          2.133     7.490    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_tx/rptr
    SLICE_X64Y31         LUT6 (Prop_lut6_I5_O)        0.299     7.789 r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_tx/rmii_txd[1]_i_16/O
                         net (fo=1, routed)           0.000     7.789    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_tx/rmii_txd[1]_i_16_n_0
    SLICE_X64Y31         MUXF7 (Prop_muxf7_I1_O)      0.217     8.006 r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_tx/rmii_txd_reg[1]_i_8/O
                         net (fo=1, routed)           1.151     9.157    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_tx/rmii_txd_reg[1]_i_8_n_0
    SLICE_X69Y26         LUT6 (Prop_lut6_I5_O)        0.299     9.456 r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_tx/rmii_txd[1]_i_4/O
                         net (fo=1, routed)           0.000     9.456    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_tx_mac_crc32/rmii_txd_reg[1]
    SLICE_X69Y26         MUXF7 (Prop_muxf7_I1_O)      0.245     9.701 r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_tx_mac_crc32/rmii_txd_reg[1]_i_2/O
                         net (fo=2, routed)           1.210    10.911    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_tx_mac_crc32/rmii_txd_reg[1]_i_2_n_0
    SLICE_X69Y19         LUT3 (Prop_lut3_I1_O)        0.298    11.209 r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_tx_mac_crc32/crc[26]_i_2/O
                         net (fo=14, routed)          2.779    13.988    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_tx_mac_crc32/d_int__1[1]
    SLICE_X95Y17         LUT6 (Prop_lut6_I4_O)        0.124    14.112 r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_tx_mac_crc32/crc[23]_i_1__0/O
                         net (fo=1, routed)           0.000    14.112    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_tx_mac_crc32/crc[23]_i_1__0_n_0
    SLICE_X95Y17         FDPE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_tx_mac_crc32/crc_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock riscv_rmii_refclk rise edge)
                                                     20.000    20.000 r  
    U18                                               0.000    20.000 r  riscv_rmii_refclk (IN)
                         net (fo=0)                   0.000    20.000    riscv_rmii_refclk
    U18                  IBUF (Prop_ibuf_I_O)         0.865    20.865 r  riscv_rmii_refclk_IBUF_inst/O
                         net (fo=1, routed)           2.006    22.871    riscv_rmii_refclk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    22.962 r  riscv_rmii_refclk_IBUF_BUFG_inst/O
                         net (fo=311, routed)         1.616    24.578    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_tx_mac_crc32/rmii_refclk
    SLICE_X95Y17         FDPE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_tx_mac_crc32/crc_reg[23]/C
                         clock pessimism              0.364    24.942    
                         clock uncertainty           -0.035    24.907    
    SLICE_X95Y17         FDPE (Setup_fdpe_C_D)        0.032    24.939    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_tx_mac_crc32/crc_reg[23]
  -------------------------------------------------------------------
                         required time                         24.939    
                         arrival time                         -14.112    
  -------------------------------------------------------------------
                         slack                                 10.827    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_tx_mac_crc32/crc_reg[12]/C
                            (rising edge-triggered cell FDPE clocked by riscv_rmii_refclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_tx_mac_crc32/crc_reg[14]/D
                            (rising edge-triggered cell FDPE clocked by riscv_rmii_refclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             riscv_rmii_refclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (riscv_rmii_refclk rise@0.000ns - riscv_rmii_refclk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.677ns
    Clock Pessimism Removal (CPR):    0.359ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock riscv_rmii_refclk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  riscv_rmii_refclk (IN)
                         net (fo=0)                   0.000     0.000    riscv_rmii_refclk
    U18                  IBUF (Prop_ibuf_I_O)         0.370     0.370 r  riscv_rmii_refclk_IBUF_inst/O
                         net (fo=1, routed)           0.674     1.044    riscv_rmii_refclk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.070 r  riscv_rmii_refclk_IBUF_BUFG_inst/O
                         net (fo=311, routed)         0.607     1.677    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_tx_mac_crc32/rmii_refclk
    SLICE_X95Y17         FDPE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_tx_mac_crc32/crc_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y17         FDPE (Prop_fdpe_C_Q)         0.141     1.818 r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_tx_mac_crc32/crc_reg[12]/Q
                         net (fo=1, routed)           0.056     1.874    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_tx_mac_crc32/crc_reg_n_0_[12]
    SLICE_X95Y17         FDPE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_tx_mac_crc32/crc_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock riscv_rmii_refclk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  riscv_rmii_refclk (IN)
                         net (fo=0)                   0.000     0.000    riscv_rmii_refclk
    U18                  IBUF (Prop_ibuf_I_O)         0.401     0.401 r  riscv_rmii_refclk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.132    riscv_rmii_refclk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.161 r  riscv_rmii_refclk_IBUF_BUFG_inst/O
                         net (fo=311, routed)         0.875     2.036    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_tx_mac_crc32/rmii_refclk
    SLICE_X95Y17         FDPE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_tx_mac_crc32/crc_reg[14]/C
                         clock pessimism             -0.359     1.677    
    SLICE_X95Y17         FDPE (Hold_fdpe_C_D)         0.071     1.748    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_tx_mac_crc32/crc_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.748    
                         arrival time                           1.874    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_rx_mac_crc32/crc_reg[19]/C
                            (rising edge-triggered cell FDPE clocked by riscv_rmii_refclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_rx_mac_crc32/crc_reg[21]/D
                            (rising edge-triggered cell FDPE clocked by riscv_rmii_refclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             riscv_rmii_refclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (riscv_rmii_refclk rise@0.000ns - riscv_rmii_refclk rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.141ns (67.433%)  route 0.068ns (32.567%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    1.654ns
    Clock Pessimism Removal (CPR):    0.357ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock riscv_rmii_refclk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  riscv_rmii_refclk (IN)
                         net (fo=0)                   0.000     0.000    riscv_rmii_refclk
    U18                  IBUF (Prop_ibuf_I_O)         0.370     0.370 r  riscv_rmii_refclk_IBUF_inst/O
                         net (fo=1, routed)           0.674     1.044    riscv_rmii_refclk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.070 r  riscv_rmii_refclk_IBUF_BUFG_inst/O
                         net (fo=311, routed)         0.584     1.654    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_rx_mac_crc32/rmii_refclk
    SLICE_X73Y13         FDPE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_rx_mac_crc32/crc_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y13         FDPE (Prop_fdpe_C_Q)         0.141     1.795 r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_rx_mac_crc32/crc_reg[19]/Q
                         net (fo=2, routed)           0.068     1.863    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_rx_mac_crc32/crc_reg_n_0_[19]
    SLICE_X73Y13         FDPE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_rx_mac_crc32/crc_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock riscv_rmii_refclk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  riscv_rmii_refclk (IN)
                         net (fo=0)                   0.000     0.000    riscv_rmii_refclk
    U18                  IBUF (Prop_ibuf_I_O)         0.401     0.401 r  riscv_rmii_refclk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.132    riscv_rmii_refclk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.161 r  riscv_rmii_refclk_IBUF_BUFG_inst/O
                         net (fo=311, routed)         0.850     2.011    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_rx_mac_crc32/rmii_refclk
    SLICE_X73Y13         FDPE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_rx_mac_crc32/crc_reg[21]/C
                         clock pessimism             -0.357     1.654    
    SLICE_X73Y13         FDPE (Hold_fdpe_C_D)         0.078     1.732    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_rx_mac_crc32/crc_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.732    
                         arrival time                           1.863    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_rx_mac_crc32/crc_reg[12]/C
                            (rising edge-triggered cell FDPE clocked by riscv_rmii_refclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_rx_mac_crc32/crc_reg[14]/D
                            (rising edge-triggered cell FDPE clocked by riscv_rmii_refclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             riscv_rmii_refclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (riscv_rmii_refclk rise@0.000ns - riscv_rmii_refclk rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.141ns (67.453%)  route 0.068ns (32.546%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    1.654ns
    Clock Pessimism Removal (CPR):    0.357ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock riscv_rmii_refclk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  riscv_rmii_refclk (IN)
                         net (fo=0)                   0.000     0.000    riscv_rmii_refclk
    U18                  IBUF (Prop_ibuf_I_O)         0.370     0.370 r  riscv_rmii_refclk_IBUF_inst/O
                         net (fo=1, routed)           0.674     1.044    riscv_rmii_refclk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.070 r  riscv_rmii_refclk_IBUF_BUFG_inst/O
                         net (fo=311, routed)         0.584     1.654    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_rx_mac_crc32/rmii_refclk
    SLICE_X73Y13         FDPE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_rx_mac_crc32/crc_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y13         FDPE (Prop_fdpe_C_Q)         0.141     1.795 r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_rx_mac_crc32/crc_reg[12]/Q
                         net (fo=2, routed)           0.068     1.863    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_rx_mac_crc32/crc_reg_n_0_[12]
    SLICE_X73Y13         FDPE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_rx_mac_crc32/crc_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock riscv_rmii_refclk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  riscv_rmii_refclk (IN)
                         net (fo=0)                   0.000     0.000    riscv_rmii_refclk
    U18                  IBUF (Prop_ibuf_I_O)         0.401     0.401 r  riscv_rmii_refclk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.132    riscv_rmii_refclk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.161 r  riscv_rmii_refclk_IBUF_BUFG_inst/O
                         net (fo=311, routed)         0.850     2.011    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_rx_mac_crc32/rmii_refclk
    SLICE_X73Y13         FDPE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_rx_mac_crc32/crc_reg[14]/C
                         clock pessimism             -0.357     1.654    
    SLICE_X73Y13         FDPE (Hold_fdpe_C_D)         0.076     1.730    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_rx_mac_crc32/crc_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.730    
                         arrival time                           1.863    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_rx_mac_crc32/crc_reg[23]/C
                            (rising edge-triggered cell FDPE clocked by riscv_rmii_refclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_rx_mac_crc32/crc_reg[25]/D
                            (rising edge-triggered cell FDPE clocked by riscv_rmii_refclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             riscv_rmii_refclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (riscv_rmii_refclk rise@0.000ns - riscv_rmii_refclk rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.141ns (67.453%)  route 0.068ns (32.546%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    1.654ns
    Clock Pessimism Removal (CPR):    0.357ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock riscv_rmii_refclk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  riscv_rmii_refclk (IN)
                         net (fo=0)                   0.000     0.000    riscv_rmii_refclk
    U18                  IBUF (Prop_ibuf_I_O)         0.370     0.370 r  riscv_rmii_refclk_IBUF_inst/O
                         net (fo=1, routed)           0.674     1.044    riscv_rmii_refclk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.070 r  riscv_rmii_refclk_IBUF_BUFG_inst/O
                         net (fo=311, routed)         0.584     1.654    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_rx_mac_crc32/rmii_refclk
    SLICE_X69Y12         FDPE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_rx_mac_crc32/crc_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y12         FDPE (Prop_fdpe_C_Q)         0.141     1.795 r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_rx_mac_crc32/crc_reg[23]/Q
                         net (fo=2, routed)           0.068     1.863    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_rx_mac_crc32/crc_reg_n_0_[23]
    SLICE_X69Y12         FDPE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_rx_mac_crc32/crc_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock riscv_rmii_refclk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  riscv_rmii_refclk (IN)
                         net (fo=0)                   0.000     0.000    riscv_rmii_refclk
    U18                  IBUF (Prop_ibuf_I_O)         0.401     0.401 r  riscv_rmii_refclk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.132    riscv_rmii_refclk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.161 r  riscv_rmii_refclk_IBUF_BUFG_inst/O
                         net (fo=311, routed)         0.850     2.011    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_rx_mac_crc32/rmii_refclk
    SLICE_X69Y12         FDPE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_rx_mac_crc32/crc_reg[25]/C
                         clock pessimism             -0.357     1.654    
    SLICE_X69Y12         FDPE (Hold_fdpe_C_D)         0.075     1.729    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_rx_mac_crc32/crc_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.729    
                         arrival time                           1.863    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_rx_mac_crc32/crc_reg[29]/C
                            (rising edge-triggered cell FDPE clocked by riscv_rmii_refclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_rx_mac_crc32/crc_reg[31]/D
                            (rising edge-triggered cell FDPE clocked by riscv_rmii_refclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             riscv_rmii_refclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (riscv_rmii_refclk rise@0.000ns - riscv_rmii_refclk rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.141ns (53.220%)  route 0.124ns (46.780%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.014ns
    Source Clock Delay      (SCD):    1.655ns
    Clock Pessimism Removal (CPR):    0.324ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock riscv_rmii_refclk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  riscv_rmii_refclk (IN)
                         net (fo=0)                   0.000     0.000    riscv_rmii_refclk
    U18                  IBUF (Prop_ibuf_I_O)         0.370     0.370 r  riscv_rmii_refclk_IBUF_inst/O
                         net (fo=1, routed)           0.674     1.044    riscv_rmii_refclk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.070 r  riscv_rmii_refclk_IBUF_BUFG_inst/O
                         net (fo=311, routed)         0.585     1.655    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_rx_mac_crc32/rmii_refclk
    SLICE_X71Y10         FDPE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_rx_mac_crc32/crc_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y10         FDPE (Prop_fdpe_C_Q)         0.141     1.796 r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_rx_mac_crc32/crc_reg[29]/Q
                         net (fo=2, routed)           0.124     1.920    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_rx_mac_crc32/crc_reg_n_0_[29]
    SLICE_X73Y10         FDPE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_rx_mac_crc32/crc_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock riscv_rmii_refclk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  riscv_rmii_refclk (IN)
                         net (fo=0)                   0.000     0.000    riscv_rmii_refclk
    U18                  IBUF (Prop_ibuf_I_O)         0.401     0.401 r  riscv_rmii_refclk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.132    riscv_rmii_refclk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.161 r  riscv_rmii_refclk_IBUF_BUFG_inst/O
                         net (fo=311, routed)         0.853     2.014    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_rx_mac_crc32/rmii_refclk
    SLICE_X73Y10         FDPE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_rx_mac_crc32/crc_reg[31]/C
                         clock pessimism             -0.324     1.690    
    SLICE_X73Y10         FDPE (Hold_fdpe_C_D)         0.071     1.761    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_rx_mac_crc32/crc_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.761    
                         arrival time                           1.920    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/rx_buf_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by riscv_rmii_refclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_rx/mem_reg[1][22]/D
                            (rising edge-triggered cell FDCE clocked by riscv_rmii_refclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             riscv_rmii_refclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (riscv_rmii_refclk rise@0.000ns - riscv_rmii_refclk rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.141ns (52.516%)  route 0.127ns (47.484%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.682ns
    Clock Pessimism Removal (CPR):    0.324ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock riscv_rmii_refclk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  riscv_rmii_refclk (IN)
                         net (fo=0)                   0.000     0.000    riscv_rmii_refclk
    U18                  IBUF (Prop_ibuf_I_O)         0.370     0.370 r  riscv_rmii_refclk_IBUF_inst/O
                         net (fo=1, routed)           0.674     1.044    riscv_rmii_refclk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.070 r  riscv_rmii_refclk_IBUF_BUFG_inst/O
                         net (fo=311, routed)         0.612     1.682    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/rmii_refclk
    SLICE_X93Y4          FDCE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/rx_buf_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y4          FDCE (Prop_fdce_C_Q)         0.141     1.823 r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/rx_buf_reg[22]/Q
                         net (fo=2, routed)           0.127     1.950    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_rx/mem_reg[0][34]_0[22]
    SLICE_X91Y5          FDCE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_rx/mem_reg[1][22]/D
  -------------------------------------------------------------------    -------------------

                         (clock riscv_rmii_refclk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  riscv_rmii_refclk (IN)
                         net (fo=0)                   0.000     0.000    riscv_rmii_refclk
    U18                  IBUF (Prop_ibuf_I_O)         0.401     0.401 r  riscv_rmii_refclk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.132    riscv_rmii_refclk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.161 r  riscv_rmii_refclk_IBUF_BUFG_inst/O
                         net (fo=311, routed)         0.881     2.042    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_rx/rmii_refclk
    SLICE_X91Y5          FDCE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_rx/mem_reg[1][22]/C
                         clock pessimism             -0.324     1.718    
    SLICE_X91Y5          FDCE (Hold_fdce_C_D)         0.070     1.788    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_rx/mem_reg[1][22]
  -------------------------------------------------------------------
                         required time                         -1.788    
                         arrival time                           1.950    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/rx_buf_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by riscv_rmii_refclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_rx/mem_reg[1][10]/D
                            (rising edge-triggered cell FDCE clocked by riscv_rmii_refclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             riscv_rmii_refclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (riscv_rmii_refclk rise@0.000ns - riscv_rmii_refclk rise@0.000ns)
  Data Path Delay:        0.250ns  (logic 0.141ns (56.317%)  route 0.109ns (43.683%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.680ns
    Clock Pessimism Removal (CPR):    0.345ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock riscv_rmii_refclk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  riscv_rmii_refclk (IN)
                         net (fo=0)                   0.000     0.000    riscv_rmii_refclk
    U18                  IBUF (Prop_ibuf_I_O)         0.370     0.370 r  riscv_rmii_refclk_IBUF_inst/O
                         net (fo=1, routed)           0.674     1.044    riscv_rmii_refclk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.070 r  riscv_rmii_refclk_IBUF_BUFG_inst/O
                         net (fo=311, routed)         0.610     1.680    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/rmii_refclk
    SLICE_X95Y12         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/rx_buf_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y12         FDCE (Prop_fdce_C_Q)         0.141     1.821 r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/rx_buf_reg[10]/Q
                         net (fo=2, routed)           0.109     1.930    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_rx/mem_reg[0][34]_0[10]
    SLICE_X97Y11         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_rx/mem_reg[1][10]/D
  -------------------------------------------------------------------    -------------------

                         (clock riscv_rmii_refclk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  riscv_rmii_refclk (IN)
                         net (fo=0)                   0.000     0.000    riscv_rmii_refclk
    U18                  IBUF (Prop_ibuf_I_O)         0.401     0.401 r  riscv_rmii_refclk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.132    riscv_rmii_refclk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.161 r  riscv_rmii_refclk_IBUF_BUFG_inst/O
                         net (fo=311, routed)         0.881     2.042    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_rx/rmii_refclk
    SLICE_X97Y11         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_rx/mem_reg[1][10]/C
                         clock pessimism             -0.345     1.697    
    SLICE_X97Y11         FDCE (Hold_fdce_C_D)         0.070     1.767    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_rx/mem_reg[1][10]
  -------------------------------------------------------------------
                         required time                         -1.767    
                         arrival time                           1.930    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_tx_mac_crc32/crc_reg[23]/C
                            (rising edge-triggered cell FDPE clocked by riscv_rmii_refclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_tx_mac_crc32/crc_reg[25]/D
                            (rising edge-triggered cell FDPE clocked by riscv_rmii_refclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             riscv_rmii_refclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (riscv_rmii_refclk rise@0.000ns - riscv_rmii_refclk rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.677ns
    Clock Pessimism Removal (CPR):    0.345ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock riscv_rmii_refclk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  riscv_rmii_refclk (IN)
                         net (fo=0)                   0.000     0.000    riscv_rmii_refclk
    U18                  IBUF (Prop_ibuf_I_O)         0.370     0.370 r  riscv_rmii_refclk_IBUF_inst/O
                         net (fo=1, routed)           0.674     1.044    riscv_rmii_refclk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.070 r  riscv_rmii_refclk_IBUF_BUFG_inst/O
                         net (fo=311, routed)         0.607     1.677    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_tx_mac_crc32/rmii_refclk
    SLICE_X95Y17         FDPE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_tx_mac_crc32/crc_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y17         FDPE (Prop_fdpe_C_Q)         0.141     1.818 r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_tx_mac_crc32/crc_reg[23]/Q
                         net (fo=1, routed)           0.110     1.928    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_tx_mac_crc32/crc_reg_n_0_[23]
    SLICE_X95Y18         FDPE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_tx_mac_crc32/crc_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock riscv_rmii_refclk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  riscv_rmii_refclk (IN)
                         net (fo=0)                   0.000     0.000    riscv_rmii_refclk
    U18                  IBUF (Prop_ibuf_I_O)         0.401     0.401 r  riscv_rmii_refclk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.132    riscv_rmii_refclk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.161 r  riscv_rmii_refclk_IBUF_BUFG_inst/O
                         net (fo=311, routed)         0.874     2.035    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_tx_mac_crc32/rmii_refclk
    SLICE_X95Y18         FDPE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_tx_mac_crc32/crc_reg[25]/C
                         clock pessimism             -0.345     1.690    
    SLICE_X95Y18         FDPE (Hold_fdpe_C_D)         0.070     1.760    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_tx_mac_crc32/crc_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.760    
                         arrival time                           1.928    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/rx_data_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by riscv_rmii_refclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/rx_data_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by riscv_rmii_refclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             riscv_rmii_refclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (riscv_rmii_refclk rise@0.000ns - riscv_rmii_refclk rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.141ns (52.969%)  route 0.125ns (47.031%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.681ns
    Clock Pessimism Removal (CPR):    0.324ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock riscv_rmii_refclk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  riscv_rmii_refclk (IN)
                         net (fo=0)                   0.000     0.000    riscv_rmii_refclk
    U18                  IBUF (Prop_ibuf_I_O)         0.370     0.370 r  riscv_rmii_refclk_IBUF_inst/O
                         net (fo=1, routed)           0.674     1.044    riscv_rmii_refclk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.070 r  riscv_rmii_refclk_IBUF_BUFG_inst/O
                         net (fo=311, routed)         0.611     1.681    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/rmii_refclk
    SLICE_X91Y8          FDCE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/rx_data_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y8          FDCE (Prop_fdce_C_Q)         0.141     1.822 r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/rx_data_reg[17]/Q
                         net (fo=2, routed)           0.125     1.947    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/rx_data_reg_n_0_[17]
    SLICE_X92Y7          FDCE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/rx_data_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock riscv_rmii_refclk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  riscv_rmii_refclk (IN)
                         net (fo=0)                   0.000     0.000    riscv_rmii_refclk
    U18                  IBUF (Prop_ibuf_I_O)         0.401     0.401 r  riscv_rmii_refclk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.132    riscv_rmii_refclk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.161 r  riscv_rmii_refclk_IBUF_BUFG_inst/O
                         net (fo=311, routed)         0.881     2.042    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/rmii_refclk
    SLICE_X92Y7          FDCE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/rx_data_reg[15]/C
                         clock pessimism             -0.324     1.718    
    SLICE_X92Y7          FDCE (Hold_fdce_C_D)         0.059     1.777    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/rx_data_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.777    
                         arrival time                           1.947    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/rx_buf_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by riscv_rmii_refclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_rx/mem_reg[0][12]/D
                            (rising edge-triggered cell FDCE clocked by riscv_rmii_refclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             riscv_rmii_refclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (riscv_rmii_refclk rise@0.000ns - riscv_rmii_refclk rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.141ns (54.048%)  route 0.120ns (45.952%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.678ns
    Clock Pessimism Removal (CPR):    0.345ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock riscv_rmii_refclk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  riscv_rmii_refclk (IN)
                         net (fo=0)                   0.000     0.000    riscv_rmii_refclk
    U18                  IBUF (Prop_ibuf_I_O)         0.370     0.370 r  riscv_rmii_refclk_IBUF_inst/O
                         net (fo=1, routed)           0.674     1.044    riscv_rmii_refclk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.070 r  riscv_rmii_refclk_IBUF_BUFG_inst/O
                         net (fo=311, routed)         0.608     1.678    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/rmii_refclk
    SLICE_X95Y16         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/rx_buf_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y16         FDCE (Prop_fdce_C_Q)         0.141     1.819 r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/rx_buf_reg[12]/Q
                         net (fo=2, routed)           0.120     1.939    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_rx/mem_reg[0][34]_0[12]
    SLICE_X95Y15         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_rx/mem_reg[0][12]/D
  -------------------------------------------------------------------    -------------------

                         (clock riscv_rmii_refclk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  riscv_rmii_refclk (IN)
                         net (fo=0)                   0.000     0.000    riscv_rmii_refclk
    U18                  IBUF (Prop_ibuf_I_O)         0.401     0.401 r  riscv_rmii_refclk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.132    riscv_rmii_refclk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.161 r  riscv_rmii_refclk_IBUF_BUFG_inst/O
                         net (fo=311, routed)         0.877     2.038    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_rx/rmii_refclk
    SLICE_X95Y15         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_rx/mem_reg[0][12]/C
                         clock pessimism             -0.345     1.693    
    SLICE_X95Y15         FDCE (Hold_fdce_C_D)         0.070     1.763    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_rx/mem_reg[0][12]
  -------------------------------------------------------------------
                         required time                         -1.763    
                         arrival time                           1.939    
  -------------------------------------------------------------------
                         slack                                  0.176    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         riscv_rmii_refclk
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { riscv_rmii_refclk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         20.000      17.845     BUFGCTRL_X0Y17  riscv_rmii_refclk_IBUF_BUFG_inst/I
Min Period        n/a     FDPE/C   n/a            1.000         20.000      19.000     SLICE_X68Y14    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_tx_mac_crc32/crc_reg[0]/C
Min Period        n/a     FDPE/C   n/a            1.000         20.000      19.000     SLICE_X95Y17    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_tx_mac_crc32/crc_reg[10]/C
Min Period        n/a     FDPE/C   n/a            1.000         20.000      19.000     SLICE_X73Y16    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_tx_mac_crc32/crc_reg[11]/C
Min Period        n/a     FDPE/C   n/a            1.000         20.000      19.000     SLICE_X95Y17    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_tx_mac_crc32/crc_reg[12]/C
Min Period        n/a     FDPE/C   n/a            1.000         20.000      19.000     SLICE_X73Y16    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_tx_mac_crc32/crc_reg[13]/C
Min Period        n/a     FDPE/C   n/a            1.000         20.000      19.000     SLICE_X95Y17    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_tx_mac_crc32/crc_reg[14]/C
Min Period        n/a     FDPE/C   n/a            1.000         20.000      19.000     SLICE_X95Y17    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_tx_mac_crc32/crc_reg[15]/C
Min Period        n/a     FDPE/C   n/a            1.000         20.000      19.000     SLICE_X95Y17    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_tx_mac_crc32/crc_reg[16]/C
Min Period        n/a     FDPE/C   n/a            1.000         20.000      19.000     SLICE_X95Y17    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_tx_mac_crc32/crc_reg[17]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X65Y18    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/tx_cnt_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X65Y18    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/tx_cnt_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X65Y18    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/tx_cnt_reg[2]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X65Y18    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/tx_cnt_reg[3]/C
Low Pulse Width   Slow    FDPE/C   n/a            0.500         10.000      9.500      SLICE_X68Y14    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_tx_mac_crc32/crc_reg[0]/C
Low Pulse Width   Fast    FDPE/C   n/a            0.500         10.000      9.500      SLICE_X68Y14    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_tx_mac_crc32/crc_reg[0]/C
Low Pulse Width   Fast    FDPE/C   n/a            0.500         10.000      9.500      SLICE_X73Y16    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_tx_mac_crc32/crc_reg[11]/C
Low Pulse Width   Fast    FDPE/C   n/a            0.500         10.000      9.500      SLICE_X73Y16    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_tx_mac_crc32/crc_reg[13]/C
Low Pulse Width   Slow    FDPE/C   n/a            0.500         10.000      9.500      SLICE_X68Y14    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_tx_mac_crc32/crc_reg[1]/C
Low Pulse Width   Fast    FDPE/C   n/a            0.500         10.000      9.500      SLICE_X68Y14    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_tx_mac_crc32/crc_reg[1]/C
High Pulse Width  Slow    FDPE/C   n/a            0.500         10.000      9.500      SLICE_X95Y18    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_tx_mac_crc32/crc_reg[20]/C
High Pulse Width  Slow    FDPE/C   n/a            0.500         10.000      9.500      SLICE_X95Y18    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_tx_mac_crc32/crc_reg[25]/C
High Pulse Width  Slow    FDPE/C   n/a            0.500         10.000      9.500      SLICE_X95Y18    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_tx_mac_crc32/crc_reg[27]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X75Y12    soc_i/cpu_wrap_0/inst/u_peri/u_mac/debug_latch_reg[13]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X75Y12    soc_i/cpu_wrap_0/inst/u_peri/u_mac/debug_latch_reg[14]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X72Y12    soc_i/cpu_wrap_0/inst/u_peri/u_mac/debug_reg[20]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X72Y12    soc_i/cpu_wrap_0/inst/u_peri/u_mac/debug_reg[21]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X72Y12    soc_i/cpu_wrap_0/inst/u_peri/u_mac/debug_reg[22]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X72Y12    soc_i/cpu_wrap_0/inst/u_peri/u_mac/debug_reg[23]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X72Y13    soc_i/cpu_wrap_0/inst/u_peri/u_mac/debug_reg[24]/C



---------------------------------------------------------------------------------------------------
From Clock:  sclk
  To Clock:  clk_fpga_0

Setup :            3  Failing Endpoints,  Worst Slack       -0.075ns,  Total Violation       -0.212ns
Hold  :            0  Failing Endpoints,  Worst Slack       14.700ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.075ns  (required time - arrival time)
  Source:                 miso_0
                            (input port clocked by sclk  {rise@0.000ns fall@22.000ns period=44.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/sft_data_reg2_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            22.000ns  (clk_fpga_0 rise@22.000ns - sclk rise@0.000ns)
  Data Path Delay:        2.573ns  (logic 1.697ns (65.967%)  route 0.876ns (34.033%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Input Delay:            12.000ns
  Clock Path Skew:        -7.249ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.826ns = ( 24.826 - 22.000 ) 
    Source Clock Delay      (SCD):    10.191ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.332ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.660ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk rise edge)       0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19248, routed)       1.731     3.025    soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/clk
    SLICE_X63Y5          FDCE (Prop_fdce_C_Q)         0.456     3.481 r  soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/sclk_o_reg/Q
                         net (fo=1, routed)           3.189     6.670    sclk_0_OBUF
    V6                   OBUF (Prop_obuf_I_O)         3.520    10.191 r  sclk_0_OBUF_inst/O
                         net (fo=0)                   0.000    10.191    sclk_0
  -------------------------------------------------------------------    -------------------
                         input delay                 12.000    22.191    
    U7                                                0.000    22.191 r  miso_0 (IN)
                         net (fo=0)                   0.000    22.191    miso_0
    U7                   IBUF (Prop_ibuf_I_O)         1.573    23.764 r  miso_0_IBUF_inst/O
                         net (fo=3, routed)           0.876    24.640    soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/miso
    SLICE_X0Y28          LUT5 (Prop_lut5_I0_O)        0.124    24.764 r  soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/sft_data_reg2[15]_i_2/O
                         net (fo=1, routed)           0.000    24.764    soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/p_1_in[15]
    SLICE_X0Y28          FDCE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/sft_data_reg2_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     22.000    22.000 r  
    PS7_X0Y0             PS7                          0.000    22.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    23.088    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.179 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19248, routed)       1.647    24.826    soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/clk
    SLICE_X0Y28          FDCE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/sft_data_reg2_reg[15]/C
                         clock pessimism              0.115    24.941    
                         clock uncertainty           -0.332    24.610    
    SLICE_X0Y28          FDCE (Setup_fdce_C_D)        0.079    24.689    soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/sft_data_reg2_reg[15]
  -------------------------------------------------------------------
                         required time                         24.689    
                         arrival time                         -24.764    
  -------------------------------------------------------------------
                         slack                                 -0.075    

Slack (VIOLATED) :        -0.072ns  (required time - arrival time)
  Source:                 miso_0
                            (input port clocked by sclk  {rise@0.000ns fall@22.000ns period=44.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/sft_data_reg2_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            22.000ns  (clk_fpga_0 rise@22.000ns - sclk rise@0.000ns)
  Data Path Delay:        2.571ns  (logic 1.697ns (66.014%)  route 0.874ns (33.986%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Input Delay:            12.000ns
  Clock Path Skew:        -7.249ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.826ns = ( 24.826 - 22.000 ) 
    Source Clock Delay      (SCD):    10.191ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.332ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.660ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk rise edge)       0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19248, routed)       1.731     3.025    soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/clk
    SLICE_X63Y5          FDCE (Prop_fdce_C_Q)         0.456     3.481 r  soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/sclk_o_reg/Q
                         net (fo=1, routed)           3.189     6.670    sclk_0_OBUF
    V6                   OBUF (Prop_obuf_I_O)         3.520    10.191 r  sclk_0_OBUF_inst/O
                         net (fo=0)                   0.000    10.191    sclk_0
  -------------------------------------------------------------------    -------------------
                         input delay                 12.000    22.191    
    U7                                                0.000    22.191 r  miso_0 (IN)
                         net (fo=0)                   0.000    22.191    miso_0
    U7                   IBUF (Prop_ibuf_I_O)         1.573    23.764 r  miso_0_IBUF_inst/O
                         net (fo=3, routed)           0.874    24.638    soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/miso
    SLICE_X0Y28          LUT4 (Prop_lut4_I0_O)        0.124    24.762 r  soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/sft_data_reg2[0]_i_1/O
                         net (fo=1, routed)           0.000    24.762    soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/p_1_in[0]
    SLICE_X0Y28          FDCE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/sft_data_reg2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     22.000    22.000 r  
    PS7_X0Y0             PS7                          0.000    22.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    23.088    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.179 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19248, routed)       1.647    24.826    soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/clk
    SLICE_X0Y28          FDCE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/sft_data_reg2_reg[0]/C
                         clock pessimism              0.115    24.941    
                         clock uncertainty           -0.332    24.610    
    SLICE_X0Y28          FDCE (Setup_fdce_C_D)        0.081    24.691    soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/sft_data_reg2_reg[0]
  -------------------------------------------------------------------
                         required time                         24.691    
                         arrival time                         -24.762    
  -------------------------------------------------------------------
                         slack                                 -0.072    

Slack (VIOLATED) :        -0.065ns  (required time - arrival time)
  Source:                 miso_0
                            (input port clocked by sclk  {rise@0.000ns fall@22.000ns period=44.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/sft_data_reg2_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            22.000ns  (clk_fpga_0 rise@22.000ns - sclk rise@0.000ns)
  Data Path Delay:        2.560ns  (logic 1.697ns (66.298%)  route 0.863ns (33.702%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Input Delay:            12.000ns
  Clock Path Skew:        -7.249ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.826ns = ( 24.826 - 22.000 ) 
    Source Clock Delay      (SCD):    10.191ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.332ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.660ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk rise edge)       0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19248, routed)       1.731     3.025    soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/clk
    SLICE_X63Y5          FDCE (Prop_fdce_C_Q)         0.456     3.481 r  soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/sclk_o_reg/Q
                         net (fo=1, routed)           3.189     6.670    sclk_0_OBUF
    V6                   OBUF (Prop_obuf_I_O)         3.520    10.191 r  sclk_0_OBUF_inst/O
                         net (fo=0)                   0.000    10.191    sclk_0
  -------------------------------------------------------------------    -------------------
                         input delay                 12.000    22.191    
    U7                                                0.000    22.191 r  miso_0 (IN)
                         net (fo=0)                   0.000    22.191    miso_0
    U7                   IBUF (Prop_ibuf_I_O)         1.573    23.764 r  miso_0_IBUF_inst/O
                         net (fo=3, routed)           0.863    24.627    soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/miso
    SLICE_X0Y28          LUT6 (Prop_lut6_I2_O)        0.124    24.751 r  soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/sft_data_reg2[7]_i_1/O
                         net (fo=1, routed)           0.000    24.751    soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/p_1_in[7]
    SLICE_X0Y28          FDCE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/sft_data_reg2_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     22.000    22.000 r  
    PS7_X0Y0             PS7                          0.000    22.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    23.088    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.179 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19248, routed)       1.647    24.826    soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/clk
    SLICE_X0Y28          FDCE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/sft_data_reg2_reg[7]/C
                         clock pessimism              0.115    24.941    
                         clock uncertainty           -0.332    24.610    
    SLICE_X0Y28          FDCE (Setup_fdce_C_D)        0.077    24.687    soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/sft_data_reg2_reg[7]
  -------------------------------------------------------------------
                         required time                         24.687    
                         arrival time                         -24.751    
  -------------------------------------------------------------------
                         slack                                 -0.065    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             14.700ns  (arrival time - required time)
  Source:                 miso_0
                            (input port clocked by sclk  {rise@0.000ns fall@22.000ns period=44.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/sft_data_reg2_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - sclk rise@0.000ns)
  Data Path Delay:        0.734ns  (logic 0.385ns (52.484%)  route 0.349ns (47.515%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Input Delay:            12.000ns
  Clock Path Skew:        -2.085ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.249ns
    Source Clock Delay      (SCD):    3.304ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk rise edge)       0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19248, routed)       0.585     0.921    soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/clk
    SLICE_X63Y5          FDCE (Prop_fdce_C_Q)         0.141     1.062 r  soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/sclk_o_reg/Q
                         net (fo=1, routed)           1.021     2.083    sclk_0_OBUF
    V6                   OBUF (Prop_obuf_I_O)         1.221     3.304 r  sclk_0_OBUF_inst/O
                         net (fo=0)                   0.000     3.304    sclk_0
  -------------------------------------------------------------------    -------------------
                         input delay                 12.000    15.304    
    U7                                                0.000    15.304 r  miso_0 (IN)
                         net (fo=0)                   0.000    15.304    miso_0
    U7                   IBUF (Prop_ibuf_I_O)         0.340    15.645 r  miso_0_IBUF_inst/O
                         net (fo=3, routed)           0.349    15.994    soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/miso
    SLICE_X0Y28          LUT6 (Prop_lut6_I2_O)        0.045    16.039 r  soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/sft_data_reg2[7]_i_1/O
                         net (fo=1, routed)           0.000    16.039    soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/p_1_in[7]
    SLICE_X0Y28          FDCE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/sft_data_reg2_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19248, routed)       0.883     1.249    soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/clk
    SLICE_X0Y28          FDCE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/sft_data_reg2_reg[7]/C
                         clock pessimism             -0.030     1.219    
    SLICE_X0Y28          FDCE (Hold_fdce_C_D)         0.120     1.339    soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/sft_data_reg2_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.339    
                         arrival time                          16.039    
  -------------------------------------------------------------------
                         slack                                 14.700    

Slack (MET) :             14.703ns  (arrival time - required time)
  Source:                 miso_0
                            (input port clocked by sclk  {rise@0.000ns fall@22.000ns period=44.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/sft_data_reg2_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - sclk rise@0.000ns)
  Data Path Delay:        0.738ns  (logic 0.385ns (52.200%)  route 0.353ns (47.800%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Input Delay:            12.000ns
  Clock Path Skew:        -2.085ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.249ns
    Source Clock Delay      (SCD):    3.304ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk rise edge)       0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19248, routed)       0.585     0.921    soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/clk
    SLICE_X63Y5          FDCE (Prop_fdce_C_Q)         0.141     1.062 r  soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/sclk_o_reg/Q
                         net (fo=1, routed)           1.021     2.083    sclk_0_OBUF
    V6                   OBUF (Prop_obuf_I_O)         1.221     3.304 r  sclk_0_OBUF_inst/O
                         net (fo=0)                   0.000     3.304    sclk_0
  -------------------------------------------------------------------    -------------------
                         input delay                 12.000    15.304    
    U7                                                0.000    15.304 r  miso_0 (IN)
                         net (fo=0)                   0.000    15.304    miso_0
    U7                   IBUF (Prop_ibuf_I_O)         0.340    15.645 r  miso_0_IBUF_inst/O
                         net (fo=3, routed)           0.353    15.998    soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/miso
    SLICE_X0Y28          LUT4 (Prop_lut4_I0_O)        0.045    16.043 r  soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/sft_data_reg2[0]_i_1/O
                         net (fo=1, routed)           0.000    16.043    soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/p_1_in[0]
    SLICE_X0Y28          FDCE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/sft_data_reg2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19248, routed)       0.883     1.249    soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/clk
    SLICE_X0Y28          FDCE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/sft_data_reg2_reg[0]/C
                         clock pessimism             -0.030     1.219    
    SLICE_X0Y28          FDCE (Hold_fdce_C_D)         0.121     1.340    soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/sft_data_reg2_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.340    
                         arrival time                          16.043    
  -------------------------------------------------------------------
                         slack                                 14.703    

Slack (MET) :             14.703ns  (arrival time - required time)
  Source:                 miso_0
                            (input port clocked by sclk  {rise@0.000ns fall@22.000ns period=44.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/sft_data_reg2_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - sclk rise@0.000ns)
  Data Path Delay:        0.739ns  (logic 0.385ns (52.141%)  route 0.354ns (47.859%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Input Delay:            12.000ns
  Clock Path Skew:        -2.085ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.249ns
    Source Clock Delay      (SCD):    3.304ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk rise edge)       0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19248, routed)       0.585     0.921    soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/clk
    SLICE_X63Y5          FDCE (Prop_fdce_C_Q)         0.141     1.062 r  soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/sclk_o_reg/Q
                         net (fo=1, routed)           1.021     2.083    sclk_0_OBUF
    V6                   OBUF (Prop_obuf_I_O)         1.221     3.304 r  sclk_0_OBUF_inst/O
                         net (fo=0)                   0.000     3.304    sclk_0
  -------------------------------------------------------------------    -------------------
                         input delay                 12.000    15.304    
    U7                                                0.000    15.304 r  miso_0 (IN)
                         net (fo=0)                   0.000    15.304    miso_0
    U7                   IBUF (Prop_ibuf_I_O)         0.340    15.645 r  miso_0_IBUF_inst/O
                         net (fo=3, routed)           0.354    15.998    soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/miso
    SLICE_X0Y28          LUT5 (Prop_lut5_I0_O)        0.045    16.043 r  soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/sft_data_reg2[15]_i_2/O
                         net (fo=1, routed)           0.000    16.043    soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/p_1_in[15]
    SLICE_X0Y28          FDCE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/sft_data_reg2_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19248, routed)       0.883     1.249    soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/clk
    SLICE_X0Y28          FDCE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/sft_data_reg2_reg[15]/C
                         clock pessimism             -0.030     1.219    
    SLICE_X0Y28          FDCE (Hold_fdce_C_D)         0.121     1.340    soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/sft_data_reg2_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.340    
                         arrival time                          16.043    
  -------------------------------------------------------------------
                         slack                                 14.703    





---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  sclk

Setup :            0  Failing Endpoints,  Worst Slack        7.383ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        9.256ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.383ns  (required time - arrival time)
  Source:                 soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/mosi_o_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            mosi_0
                            (output port clocked by sclk  {rise@0.000ns fall@22.000ns period=44.000ns})
  Path Group:             sclk
  Path Type:              Max at Slow Process Corner
  Requirement:            22.000ns  (sclk rise@44.000ns - clk_fpga_0 rise@22.000ns)
  Data Path Delay:        10.723ns  (logic 3.983ns (37.145%)  route 6.740ns (62.855%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           10.000ns
  Clock Path Skew:        6.438ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.157ns = ( 53.157 - 44.000 ) 
    Source Clock Delay      (SCD):    2.949ns = ( 24.949 - 22.000 ) 
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.332ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.660ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     22.000    22.000 r  
    PS7_X0Y0             PS7                          0.000    22.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    23.193    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    23.294 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19248, routed)       1.655    24.949    soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/clk
    SLICE_X53Y8          FDCE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/mosi_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y8          FDCE (Prop_fdce_C_Q)         0.456    25.405 r  soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/mosi_o_reg/Q
                         net (fo=1, routed)           6.740    32.145    mosi_0_OBUF
    C20                  OBUF (Prop_obuf_I_O)         3.527    35.672 r  mosi_0_OBUF_inst/O
                         net (fo=0)                   0.000    35.672    mosi_0
    C20                                                               r  mosi_0 (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock sclk rise edge)      44.000    44.000 r  
    PS7_X0Y0             PS7                          0.000    44.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    45.088    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    45.179 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19248, routed)       1.556    46.736    soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/clk
    SLICE_X63Y5          FDCE (Prop_fdce_C_Q)         0.367    47.103 r  soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/sclk_o_reg/Q
                         net (fo=1, routed)           2.736    49.839    sclk_0_OBUF
    V6                   OBUF (Prop_obuf_I_O)         3.318    53.157 r  sclk_0_OBUF_inst/O
                         net (fo=0)                   0.000    53.157    sclk_0
    V6                                                                r  sclk_0 (OUT)
                         clock pessimism              0.230    53.387    
                         clock uncertainty           -0.332    53.055    
                         output delay               -10.000    43.055    
  -------------------------------------------------------------------
                         required time                         43.055    
                         arrival time                         -35.672    
  -------------------------------------------------------------------
                         slack                                  7.383    

Slack (MET) :             9.026ns  (required time - arrival time)
  Source:                 soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/nss_o_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            nss_0
                            (output port clocked by sclk  {rise@0.000ns fall@22.000ns period=44.000ns})
  Path Group:             sclk
  Path Type:              Max at Slow Process Corner
  Requirement:            22.000ns  (sclk rise@44.000ns - clk_fpga_0 rise@22.000ns)
  Data Path Delay:        9.007ns  (logic 4.133ns (45.891%)  route 4.874ns (54.109%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Output Delay:           10.000ns
  Clock Path Skew:        6.365ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.157ns = ( 53.157 - 44.000 ) 
    Source Clock Delay      (SCD):    3.022ns = ( 25.022 - 22.000 ) 
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.332ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.660ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     22.000    22.000 r  
    PS7_X0Y0             PS7                          0.000    22.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    23.193    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    23.294 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19248, routed)       1.728    25.022    soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/clk
    SLICE_X55Y4          FDPE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/nss_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y4          FDPE (Prop_fdpe_C_Q)         0.456    25.478 r  soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/nss_o_reg/Q
                         net (fo=1, routed)           0.955    26.433    soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/nss_o
    SLICE_X55Y7          LUT2 (Prop_lut2_I0_O)        0.124    26.557 r  soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/nss_INST_0/O
                         net (fo=1, routed)           3.918    30.476    nss_0_OBUF
    Y6                   OBUF (Prop_obuf_I_O)         3.553    34.029 r  nss_0_OBUF_inst/O
                         net (fo=0)                   0.000    34.029    nss_0
    Y6                                                                r  nss_0 (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock sclk rise edge)      44.000    44.000 r  
    PS7_X0Y0             PS7                          0.000    44.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    45.088    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    45.179 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19248, routed)       1.556    46.736    soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/clk
    SLICE_X63Y5          FDCE (Prop_fdce_C_Q)         0.367    47.103 r  soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/sclk_o_reg/Q
                         net (fo=1, routed)           2.736    49.839    sclk_0_OBUF
    V6                   OBUF (Prop_obuf_I_O)         3.318    53.157 r  sclk_0_OBUF_inst/O
                         net (fo=0)                   0.000    53.157    sclk_0
    V6                                                                r  sclk_0 (OUT)
                         clock pessimism              0.230    53.387    
                         clock uncertainty           -0.332    53.055    
                         output delay               -10.000    43.055    
  -------------------------------------------------------------------
                         required time                         43.055    
                         arrival time                         -34.029    
  -------------------------------------------------------------------
                         slack                                  9.026    

Slack (MET) :             10.924ns  (required time - arrival time)
  Source:                 soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/sclk_o_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            sclk_0
                            (output port clocked by sclk  {rise@0.000ns fall@22.000ns period=44.000ns})
  Path Group:             sclk
  Path Type:              Max at Slow Process Corner
  Requirement:            22.000ns  (sclk rise@44.000ns - clk_fpga_0 rise@22.000ns)
  Data Path Delay:        7.166ns  (logic 3.976ns (55.490%)  route 3.189ns (44.510%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           10.000ns
  Clock Path Skew:        6.422ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.157ns = ( 53.157 - 44.000 ) 
    Source Clock Delay      (SCD):    3.025ns = ( 25.025 - 22.000 ) 
    Clock Pessimism Removal (CPR):    0.290ns
  Clock Uncertainty:      0.332ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.660ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     22.000    22.000 r  
    PS7_X0Y0             PS7                          0.000    22.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    23.193    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    23.294 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19248, routed)       1.731    25.025    soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/clk
    SLICE_X63Y5          FDCE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/sclk_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y5          FDCE (Prop_fdce_C_Q)         0.456    25.481 r  soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/sclk_o_reg/Q
                         net (fo=1, routed)           3.189    28.670    sclk_0_OBUF
    V6                   OBUF (Prop_obuf_I_O)         3.520    32.191 r  sclk_0_OBUF_inst/O
                         net (fo=0)                   0.000    32.191    sclk_0
    V6                                                                r  sclk_0 (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock sclk rise edge)      44.000    44.000 r  
    PS7_X0Y0             PS7                          0.000    44.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    45.088    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    45.179 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19248, routed)       1.556    46.736    soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/clk
    SLICE_X63Y5          FDCE (Prop_fdce_C_Q)         0.367    47.103 r  soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/sclk_o_reg/Q
                         net (fo=1, routed)           2.736    49.839    sclk_0_OBUF
    V6                   OBUF (Prop_obuf_I_O)         3.318    53.157 r  sclk_0_OBUF_inst/O
                         net (fo=0)                   0.000    53.157    sclk_0
    V6                                                                r  sclk_0 (OUT)
                         clock pessimism              0.290    53.447    
                         clock uncertainty           -0.332    53.115    
                         output delay               -10.000    43.115    
  -------------------------------------------------------------------
                         required time                         43.115    
                         arrival time                         -32.191    
  -------------------------------------------------------------------
                         slack                                 10.924    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.256ns  (arrival time - required time)
  Source:                 soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/sclk_o_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            sclk_0
                            (output port clocked by sclk  {rise@0.000ns fall@22.000ns period=44.000ns})
  Path Group:             sclk
  Path Type:              Min at Slow Process Corner
  Requirement:            0.000ns  (sclk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.422ns  (logic 3.685ns (57.387%)  route 2.736ns (42.613%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           10.000ns
  Clock Path Skew:        7.166ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    10.191ns
    Source Clock Delay      (SCD):    2.735ns
    Clock Pessimism Removal (CPR):    0.290ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19248, routed)       1.556     2.735    soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/clk
    SLICE_X63Y5          FDCE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/sclk_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y5          FDCE (Prop_fdce_C_Q)         0.367     3.102 r  soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/sclk_o_reg/Q
                         net (fo=1, routed)           2.736     5.839    sclk_0_OBUF
    V6                   OBUF (Prop_obuf_I_O)         3.318     9.157 r  sclk_0_OBUF_inst/O
                         net (fo=0)                   0.000     9.157    sclk_0
    V6                                                                r  sclk_0 (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock sclk rise edge)       0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19248, routed)       1.731     3.025    soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/clk
    SLICE_X63Y5          FDCE (Prop_fdce_C_Q)         0.456     3.481 r  soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/sclk_o_reg/Q
                         net (fo=1, routed)           3.189     6.670    sclk_0_OBUF
    V6                   OBUF (Prop_obuf_I_O)         3.520    10.191 r  sclk_0_OBUF_inst/O
                         net (fo=0)                   0.000    10.191    sclk_0
    V6                                                                r  sclk_0 (OUT)
                         clock pessimism             -0.290     9.901    
                         output delay               -10.000    -0.099    
  -------------------------------------------------------------------
                         required time                          0.099    
                         arrival time                           9.157    
  -------------------------------------------------------------------
                         slack                                  9.256    

Slack (MET) :             10.006ns  (arrival time - required time)
  Source:                 soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/spi_cr2_ssoe_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            nss_0
                            (output port clocked by sclk  {rise@0.000ns fall@22.000ns period=44.000ns})
  Path Group:             sclk
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (sclk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.019ns  (logic 1.440ns (47.692%)  route 1.579ns (52.308%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Output Delay:           10.000ns
  Clock Path Skew:        3.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.195ns
    Source Clock Delay      (SCD):    0.918ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19248, routed)       0.582     0.918    soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/clk
    SLICE_X55Y6          FDPE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/spi_cr2_ssoe_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y6          FDPE (Prop_fdpe_C_Q)         0.141     1.059 f  soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/spi_cr2_ssoe_reg/Q
                         net (fo=2, routed)           0.118     1.177    soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/spi_cr2_rxneie_reg_0[0]
    SLICE_X55Y7          LUT2 (Prop_lut2_I1_O)        0.045     1.222 r  soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/nss_INST_0/O
                         net (fo=1, routed)           1.461     2.683    nss_0_OBUF
    Y6                   OBUF (Prop_obuf_I_O)         1.254     3.937 r  nss_0_OBUF_inst/O
                         net (fo=0)                   0.000     3.937    nss_0
    Y6                                                                r  nss_0 (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock sclk rise edge)       0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19248, routed)       0.853     1.219    soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/clk
    SLICE_X63Y5          FDCE (Prop_fdce_C_Q)         0.175     1.394 r  soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/sclk_o_reg/Q
                         net (fo=1, routed)           1.379     2.773    sclk_0_OBUF
    V6                   OBUF (Prop_obuf_I_O)         1.421     4.195 r  sclk_0_OBUF_inst/O
                         net (fo=0)                   0.000     4.195    sclk_0
    V6                                                                r  sclk_0 (OUT)
                         clock pessimism             -0.263     3.931    
                         output delay               -10.000    -6.069    
  -------------------------------------------------------------------
                         required time                          6.069    
                         arrival time                           3.937    
  -------------------------------------------------------------------
                         slack                                 10.006    

Slack (MET) :             10.805ns  (arrival time - required time)
  Source:                 soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/mosi_o_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            mosi_0
                            (output port clocked by sclk  {rise@0.000ns fall@22.000ns period=44.000ns})
  Path Group:             sclk
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (sclk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.843ns  (logic 1.369ns (35.615%)  route 2.475ns (64.385%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           10.000ns
  Clock Path Skew:        3.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.195ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19248, routed)       0.557     0.893    soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/clk
    SLICE_X53Y8          FDCE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/mosi_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y8          FDCE (Prop_fdce_C_Q)         0.141     1.034 r  soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/mosi_o_reg/Q
                         net (fo=1, routed)           2.475     3.508    mosi_0_OBUF
    C20                  OBUF (Prop_obuf_I_O)         1.228     4.736 r  mosi_0_OBUF_inst/O
                         net (fo=0)                   0.000     4.736    mosi_0
    C20                                                               r  mosi_0 (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock sclk rise edge)       0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19248, routed)       0.853     1.219    soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/clk
    SLICE_X63Y5          FDCE (Prop_fdce_C_Q)         0.175     1.394 r  soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/sclk_o_reg/Q
                         net (fo=1, routed)           1.379     2.773    sclk_0_OBUF
    V6                   OBUF (Prop_obuf_I_O)         1.421     4.195 r  sclk_0_OBUF_inst/O
                         net (fo=0)                   0.000     4.195    sclk_0
    V6                                                                r  sclk_0 (OUT)
                         clock pessimism             -0.263     3.931    
                         output delay               -10.000    -6.069    
  -------------------------------------------------------------------
                         required time                          6.069    
                         arrival time                           4.736    
  -------------------------------------------------------------------
                         slack                                 10.805    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        6.763ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.226ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.763ns  (required time - arrival time)
  Source:                 soc_i/cpu_wrap_0/inst/u_cpu_top/u_sync_srstn/rstn_async_d2_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/pmacfg_a_reg[13][1]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            22.000ns  (clk_fpga_0 rise@22.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        17.797ns  (logic 0.774ns (4.349%)  route 17.023ns (95.651%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        3.297ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.177ns = ( 28.177 - 22.000 ) 
    Source Clock Delay      (SCD):    2.995ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.332ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.660ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19248, routed)       1.701     2.995    soc_i/cpu_wrap_0/inst/u_cpu_top/u_sync_srstn/clk
    SLICE_X66Y78         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_sync_srstn/rstn_async_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y78         FDCE (Prop_fdce_C_Q)         0.478     3.473 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_sync_srstn/rstn_async_d2_reg/Q
                         net (fo=36, routed)          2.224     5.697    soc_i/cpu_wrap_0/inst/u_cpu_top/u_sync_srstn/srstn_sync
    SLICE_X66Y76         LUT1 (Prop_lut1_I0_O)        0.296     5.993 f  soc_i/cpu_wrap_0/inst/u_cpu_top/u_sync_srstn/satp_ppn[43]_i_4/O
                         net (fo=8743, routed)       14.799    20.792    soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/pmpcfg_l_reg[7]_1
    SLICE_X91Y142        FDCE                                         f  soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/pmacfg_a_reg[13][1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     22.000    22.000 r  
    PS7_X0Y0             PS7                          0.000    22.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    23.088    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.179 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19248, routed)       2.074    25.254    soc_i/cpu_wrap_0/inst/u_cpu_top/u_clkmnt/u_cg/clk
    SLICE_X65Y59         LUT2 (Prop_lut2_I0_O)        0.100    25.354 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_clkmnt/u_cg/satp_ppn[43]_i_3/O
                         net (fo=7845, routed)        2.823    28.177    soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/pmaaddr_reg[14][53]_1
    SLICE_X91Y142        FDCE                                         r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/pmacfg_a_reg[13][1]/C
                         clock pessimism              0.115    28.292    
                         clock uncertainty           -0.332    27.960    
    SLICE_X91Y142        FDCE (Recov_fdce_C_CLR)     -0.405    27.555    soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/pmacfg_a_reg[13][1]
  -------------------------------------------------------------------
                         required time                         27.555    
                         arrival time                         -20.792    
  -------------------------------------------------------------------
                         slack                                  6.763    

Slack (MET) :             6.763ns  (required time - arrival time)
  Source:                 soc_i/cpu_wrap_0/inst/u_cpu_top/u_sync_srstn/rstn_async_d2_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/pmacfg_c_reg[13]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            22.000ns  (clk_fpga_0 rise@22.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        17.797ns  (logic 0.774ns (4.349%)  route 17.023ns (95.651%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        3.297ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.177ns = ( 28.177 - 22.000 ) 
    Source Clock Delay      (SCD):    2.995ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.332ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.660ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19248, routed)       1.701     2.995    soc_i/cpu_wrap_0/inst/u_cpu_top/u_sync_srstn/clk
    SLICE_X66Y78         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_sync_srstn/rstn_async_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y78         FDCE (Prop_fdce_C_Q)         0.478     3.473 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_sync_srstn/rstn_async_d2_reg/Q
                         net (fo=36, routed)          2.224     5.697    soc_i/cpu_wrap_0/inst/u_cpu_top/u_sync_srstn/srstn_sync
    SLICE_X66Y76         LUT1 (Prop_lut1_I0_O)        0.296     5.993 f  soc_i/cpu_wrap_0/inst/u_cpu_top/u_sync_srstn/satp_ppn[43]_i_4/O
                         net (fo=8743, routed)       14.799    20.792    soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/pmpcfg_l_reg[7]_1
    SLICE_X91Y142        FDCE                                         f  soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/pmacfg_c_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     22.000    22.000 r  
    PS7_X0Y0             PS7                          0.000    22.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    23.088    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.179 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19248, routed)       2.074    25.254    soc_i/cpu_wrap_0/inst/u_cpu_top/u_clkmnt/u_cg/clk
    SLICE_X65Y59         LUT2 (Prop_lut2_I0_O)        0.100    25.354 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_clkmnt/u_cg/satp_ppn[43]_i_3/O
                         net (fo=7845, routed)        2.823    28.177    soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/pmaaddr_reg[14][53]_1
    SLICE_X91Y142        FDCE                                         r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/pmacfg_c_reg[13]/C
                         clock pessimism              0.115    28.292    
                         clock uncertainty           -0.332    27.960    
    SLICE_X91Y142        FDCE (Recov_fdce_C_CLR)     -0.405    27.555    soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/pmacfg_c_reg[13]
  -------------------------------------------------------------------
                         required time                         27.555    
                         arrival time                         -20.792    
  -------------------------------------------------------------------
                         slack                                  6.763    

Slack (MET) :             6.849ns  (required time - arrival time)
  Source:                 soc_i/cpu_wrap_0/inst/u_cpu_top/u_sync_srstn/rstn_async_d2_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/pmaaddr_reg[11][46]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            22.000ns  (clk_fpga_0 rise@22.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        17.797ns  (logic 0.774ns (4.349%)  route 17.023ns (95.651%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        3.297ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.177ns = ( 28.177 - 22.000 ) 
    Source Clock Delay      (SCD):    2.995ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.332ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.660ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19248, routed)       1.701     2.995    soc_i/cpu_wrap_0/inst/u_cpu_top/u_sync_srstn/clk
    SLICE_X66Y78         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_sync_srstn/rstn_async_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y78         FDCE (Prop_fdce_C_Q)         0.478     3.473 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_sync_srstn/rstn_async_d2_reg/Q
                         net (fo=36, routed)          2.224     5.697    soc_i/cpu_wrap_0/inst/u_cpu_top/u_sync_srstn/srstn_sync
    SLICE_X66Y76         LUT1 (Prop_lut1_I0_O)        0.296     5.993 f  soc_i/cpu_wrap_0/inst/u_cpu_top/u_sync_srstn/satp_ppn[43]_i_4/O
                         net (fo=8743, routed)       14.799    20.792    soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/pmpcfg_l_reg[7]_1
    SLICE_X90Y142        FDCE                                         f  soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/pmaaddr_reg[11][46]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     22.000    22.000 r  
    PS7_X0Y0             PS7                          0.000    22.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    23.088    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.179 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19248, routed)       2.074    25.254    soc_i/cpu_wrap_0/inst/u_cpu_top/u_clkmnt/u_cg/clk
    SLICE_X65Y59         LUT2 (Prop_lut2_I0_O)        0.100    25.354 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_clkmnt/u_cg/satp_ppn[43]_i_3/O
                         net (fo=7845, routed)        2.823    28.177    soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/pmaaddr_reg[14][53]_1
    SLICE_X90Y142        FDCE                                         r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/pmaaddr_reg[11][46]/C
                         clock pessimism              0.115    28.292    
                         clock uncertainty           -0.332    27.960    
    SLICE_X90Y142        FDCE (Recov_fdce_C_CLR)     -0.319    27.641    soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/pmaaddr_reg[11][46]
  -------------------------------------------------------------------
                         required time                         27.641    
                         arrival time                         -20.792    
  -------------------------------------------------------------------
                         slack                                  6.849    

Slack (MET) :             6.871ns  (required time - arrival time)
  Source:                 soc_i/cpu_wrap_0/inst/u_cpu_top/u_sync_srstn/rstn_async_d2_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/pmaaddr_reg[8][23]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            22.000ns  (clk_fpga_0 rise@22.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        17.797ns  (logic 0.774ns (4.349%)  route 17.023ns (95.651%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        3.405ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.285ns = ( 28.285 - 22.000 ) 
    Source Clock Delay      (SCD):    2.995ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.332ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.660ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19248, routed)       1.701     2.995    soc_i/cpu_wrap_0/inst/u_cpu_top/u_sync_srstn/clk
    SLICE_X66Y78         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_sync_srstn/rstn_async_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y78         FDCE (Prop_fdce_C_Q)         0.478     3.473 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_sync_srstn/rstn_async_d2_reg/Q
                         net (fo=36, routed)          2.224     5.697    soc_i/cpu_wrap_0/inst/u_cpu_top/u_sync_srstn/srstn_sync
    SLICE_X66Y76         LUT1 (Prop_lut1_I0_O)        0.296     5.993 f  soc_i/cpu_wrap_0/inst/u_cpu_top/u_sync_srstn/satp_ppn[43]_i_4/O
                         net (fo=8743, routed)       14.799    20.792    soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/pmpcfg_l_reg[7]_1
    SLICE_X91Y144        FDCE                                         f  soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/pmaaddr_reg[8][23]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     22.000    22.000 r  
    PS7_X0Y0             PS7                          0.000    22.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    23.088    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.179 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19248, routed)       2.074    25.254    soc_i/cpu_wrap_0/inst/u_cpu_top/u_clkmnt/u_cg/clk
    SLICE_X65Y59         LUT2 (Prop_lut2_I0_O)        0.100    25.354 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_clkmnt/u_cg/satp_ppn[43]_i_3/O
                         net (fo=7845, routed)        2.932    28.285    soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/pmaaddr_reg[14][53]_1
    SLICE_X91Y144        FDCE                                         r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/pmaaddr_reg[8][23]/C
                         clock pessimism              0.115    28.400    
                         clock uncertainty           -0.332    28.068    
    SLICE_X91Y144        FDCE (Recov_fdce_C_CLR)     -0.405    27.663    soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/pmaaddr_reg[8][23]
  -------------------------------------------------------------------
                         required time                         27.663    
                         arrival time                         -20.792    
  -------------------------------------------------------------------
                         slack                                  6.871    

Slack (MET) :             6.964ns  (required time - arrival time)
  Source:                 soc_i/cpu_wrap_0/inst/u_cpu_top/u_sync_srstn/rstn_async_d2_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/pmaaddr_reg[9][33]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            22.000ns  (clk_fpga_0 rise@22.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        17.477ns  (logic 0.774ns (4.429%)  route 16.703ns (95.571%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        3.178ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.058ns = ( 28.058 - 22.000 ) 
    Source Clock Delay      (SCD):    2.995ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.332ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.660ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19248, routed)       1.701     2.995    soc_i/cpu_wrap_0/inst/u_cpu_top/u_sync_srstn/clk
    SLICE_X66Y78         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_sync_srstn/rstn_async_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y78         FDCE (Prop_fdce_C_Q)         0.478     3.473 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_sync_srstn/rstn_async_d2_reg/Q
                         net (fo=36, routed)          2.224     5.697    soc_i/cpu_wrap_0/inst/u_cpu_top/u_sync_srstn/srstn_sync
    SLICE_X66Y76         LUT1 (Prop_lut1_I0_O)        0.296     5.993 f  soc_i/cpu_wrap_0/inst/u_cpu_top/u_sync_srstn/satp_ppn[43]_i_4/O
                         net (fo=8743, routed)       14.478    20.472    soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/pmpcfg_l_reg[7]_1
    SLICE_X85Y139        FDCE                                         f  soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/pmaaddr_reg[9][33]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     22.000    22.000 r  
    PS7_X0Y0             PS7                          0.000    22.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    23.088    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.179 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19248, routed)       2.074    25.254    soc_i/cpu_wrap_0/inst/u_cpu_top/u_clkmnt/u_cg/clk
    SLICE_X65Y59         LUT2 (Prop_lut2_I0_O)        0.100    25.354 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_clkmnt/u_cg/satp_ppn[43]_i_3/O
                         net (fo=7845, routed)        2.704    28.058    soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/pmaaddr_reg[14][53]_1
    SLICE_X85Y139        FDCE                                         r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/pmaaddr_reg[9][33]/C
                         clock pessimism              0.115    28.173    
                         clock uncertainty           -0.332    27.841    
    SLICE_X85Y139        FDCE (Recov_fdce_C_CLR)     -0.405    27.436    soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/pmaaddr_reg[9][33]
  -------------------------------------------------------------------
                         required time                         27.436    
                         arrival time                         -20.472    
  -------------------------------------------------------------------
                         slack                                  6.964    

Slack (MET) :             7.039ns  (required time - arrival time)
  Source:                 soc_i/cpu_wrap_0/inst/u_cpu_top/u_sync_srstn/rstn_async_d2_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/pmpaddr_reg[1][24]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            22.000ns  (clk_fpga_0 rise@22.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        17.329ns  (logic 0.774ns (4.466%)  route 16.555ns (95.534%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        3.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.985ns = ( 27.985 - 22.000 ) 
    Source Clock Delay      (SCD):    2.995ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.332ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.660ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19248, routed)       1.701     2.995    soc_i/cpu_wrap_0/inst/u_cpu_top/u_sync_srstn/clk
    SLICE_X66Y78         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_sync_srstn/rstn_async_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y78         FDCE (Prop_fdce_C_Q)         0.478     3.473 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_sync_srstn/rstn_async_d2_reg/Q
                         net (fo=36, routed)          2.224     5.697    soc_i/cpu_wrap_0/inst/u_cpu_top/u_sync_srstn/srstn_sync
    SLICE_X66Y76         LUT1 (Prop_lut1_I0_O)        0.296     5.993 f  soc_i/cpu_wrap_0/inst/u_cpu_top/u_sync_srstn/satp_ppn[43]_i_4/O
                         net (fo=8743, routed)       14.331    20.324    soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/pmpcfg_l_reg[7]_1
    SLICE_X85Y140        FDCE                                         f  soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/pmpaddr_reg[1][24]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     22.000    22.000 r  
    PS7_X0Y0             PS7                          0.000    22.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    23.088    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.179 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19248, routed)       2.074    25.254    soc_i/cpu_wrap_0/inst/u_cpu_top/u_clkmnt/u_cg/clk
    SLICE_X65Y59         LUT2 (Prop_lut2_I0_O)        0.100    25.354 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_clkmnt/u_cg/satp_ppn[43]_i_3/O
                         net (fo=7845, routed)        2.632    27.985    soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/pmaaddr_reg[14][53]_1
    SLICE_X85Y140        FDCE                                         r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/pmpaddr_reg[1][24]/C
                         clock pessimism              0.115    28.100    
                         clock uncertainty           -0.332    27.768    
    SLICE_X85Y140        FDCE (Recov_fdce_C_CLR)     -0.405    27.363    soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/pmpaddr_reg[1][24]
  -------------------------------------------------------------------
                         required time                         27.363    
                         arrival time                         -20.324    
  -------------------------------------------------------------------
                         slack                                  7.039    

Slack (MET) :             7.151ns  (required time - arrival time)
  Source:                 soc_i/cpu_wrap_0/inst/u_cpu_top/u_sync_srstn/rstn_async_d2_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/pmaaddr_reg[4][13]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            22.000ns  (clk_fpga_0 rise@22.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        17.190ns  (logic 0.774ns (4.503%)  route 16.416ns (95.497%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        3.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.958ns = ( 27.958 - 22.000 ) 
    Source Clock Delay      (SCD):    2.995ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.332ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.660ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19248, routed)       1.701     2.995    soc_i/cpu_wrap_0/inst/u_cpu_top/u_sync_srstn/clk
    SLICE_X66Y78         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_sync_srstn/rstn_async_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y78         FDCE (Prop_fdce_C_Q)         0.478     3.473 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_sync_srstn/rstn_async_d2_reg/Q
                         net (fo=36, routed)          2.224     5.697    soc_i/cpu_wrap_0/inst/u_cpu_top/u_sync_srstn/srstn_sync
    SLICE_X66Y76         LUT1 (Prop_lut1_I0_O)        0.296     5.993 f  soc_i/cpu_wrap_0/inst/u_cpu_top/u_sync_srstn/satp_ppn[43]_i_4/O
                         net (fo=8743, routed)       14.192    20.185    soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/pmpcfg_l_reg[7]_1
    SLICE_X85Y143        FDCE                                         f  soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/pmaaddr_reg[4][13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     22.000    22.000 r  
    PS7_X0Y0             PS7                          0.000    22.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    23.088    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.179 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19248, routed)       2.074    25.254    soc_i/cpu_wrap_0/inst/u_cpu_top/u_clkmnt/u_cg/clk
    SLICE_X65Y59         LUT2 (Prop_lut2_I0_O)        0.100    25.354 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_clkmnt/u_cg/satp_ppn[43]_i_3/O
                         net (fo=7845, routed)        2.605    27.958    soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/pmaaddr_reg[14][53]_1
    SLICE_X85Y143        FDCE                                         r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/pmaaddr_reg[4][13]/C
                         clock pessimism              0.115    28.073    
                         clock uncertainty           -0.332    27.741    
    SLICE_X85Y143        FDCE (Recov_fdce_C_CLR)     -0.405    27.336    soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/pmaaddr_reg[4][13]
  -------------------------------------------------------------------
                         required time                         27.336    
                         arrival time                         -20.185    
  -------------------------------------------------------------------
                         slack                                  7.151    

Slack (MET) :             7.154ns  (required time - arrival time)
  Source:                 soc_i/cpu_wrap_0/inst/u_cpu_top/u_sync_srstn/rstn_async_d2_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/pmpcfg_a_reg[2][0]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            22.000ns  (clk_fpga_0 rise@22.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        17.283ns  (logic 0.774ns (4.478%)  route 16.509ns (95.522%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        3.174ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.055ns = ( 28.055 - 22.000 ) 
    Source Clock Delay      (SCD):    2.995ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.332ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.660ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19248, routed)       1.701     2.995    soc_i/cpu_wrap_0/inst/u_cpu_top/u_sync_srstn/clk
    SLICE_X66Y78         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_sync_srstn/rstn_async_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y78         FDCE (Prop_fdce_C_Q)         0.478     3.473 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_sync_srstn/rstn_async_d2_reg/Q
                         net (fo=36, routed)          2.224     5.697    soc_i/cpu_wrap_0/inst/u_cpu_top/u_sync_srstn/srstn_sync
    SLICE_X66Y76         LUT1 (Prop_lut1_I0_O)        0.296     5.993 f  soc_i/cpu_wrap_0/inst/u_cpu_top/u_sync_srstn/satp_ppn[43]_i_4/O
                         net (fo=8743, routed)       14.285    20.278    soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/pmpcfg_l_reg[7]_1
    SLICE_X88Y143        FDCE                                         f  soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/pmpcfg_a_reg[2][0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     22.000    22.000 r  
    PS7_X0Y0             PS7                          0.000    22.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    23.088    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.179 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19248, routed)       2.074    25.254    soc_i/cpu_wrap_0/inst/u_cpu_top/u_clkmnt/u_cg/clk
    SLICE_X65Y59         LUT2 (Prop_lut2_I0_O)        0.100    25.354 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_clkmnt/u_cg/satp_ppn[43]_i_3/O
                         net (fo=7845, routed)        2.701    28.055    soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/pmaaddr_reg[14][53]_1
    SLICE_X88Y143        FDCE                                         r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/pmpcfg_a_reg[2][0]/C
                         clock pessimism              0.115    28.169    
                         clock uncertainty           -0.332    27.838    
    SLICE_X88Y143        FDCE (Recov_fdce_C_CLR)     -0.405    27.433    soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/pmpcfg_a_reg[2][0]
  -------------------------------------------------------------------
                         required time                         27.433    
                         arrival time                         -20.278    
  -------------------------------------------------------------------
                         slack                                  7.154    

Slack (MET) :             7.154ns  (required time - arrival time)
  Source:                 soc_i/cpu_wrap_0/inst/u_cpu_top/u_sync_srstn/rstn_async_d2_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/pmpcfg_a_reg[2][1]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            22.000ns  (clk_fpga_0 rise@22.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        17.283ns  (logic 0.774ns (4.478%)  route 16.509ns (95.522%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        3.174ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.055ns = ( 28.055 - 22.000 ) 
    Source Clock Delay      (SCD):    2.995ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.332ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.660ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19248, routed)       1.701     2.995    soc_i/cpu_wrap_0/inst/u_cpu_top/u_sync_srstn/clk
    SLICE_X66Y78         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_sync_srstn/rstn_async_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y78         FDCE (Prop_fdce_C_Q)         0.478     3.473 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_sync_srstn/rstn_async_d2_reg/Q
                         net (fo=36, routed)          2.224     5.697    soc_i/cpu_wrap_0/inst/u_cpu_top/u_sync_srstn/srstn_sync
    SLICE_X66Y76         LUT1 (Prop_lut1_I0_O)        0.296     5.993 f  soc_i/cpu_wrap_0/inst/u_cpu_top/u_sync_srstn/satp_ppn[43]_i_4/O
                         net (fo=8743, routed)       14.285    20.278    soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/pmpcfg_l_reg[7]_1
    SLICE_X88Y143        FDCE                                         f  soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/pmpcfg_a_reg[2][1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     22.000    22.000 r  
    PS7_X0Y0             PS7                          0.000    22.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    23.088    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.179 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19248, routed)       2.074    25.254    soc_i/cpu_wrap_0/inst/u_cpu_top/u_clkmnt/u_cg/clk
    SLICE_X65Y59         LUT2 (Prop_lut2_I0_O)        0.100    25.354 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_clkmnt/u_cg/satp_ppn[43]_i_3/O
                         net (fo=7845, routed)        2.701    28.055    soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/pmaaddr_reg[14][53]_1
    SLICE_X88Y143        FDCE                                         r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/pmpcfg_a_reg[2][1]/C
                         clock pessimism              0.115    28.169    
                         clock uncertainty           -0.332    27.838    
    SLICE_X88Y143        FDCE (Recov_fdce_C_CLR)     -0.405    27.433    soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/pmpcfg_a_reg[2][1]
  -------------------------------------------------------------------
                         required time                         27.433    
                         arrival time                         -20.278    
  -------------------------------------------------------------------
                         slack                                  7.154    

Slack (MET) :             7.186ns  (required time - arrival time)
  Source:                 soc_i/cpu_wrap_0/inst/u_cpu_top/u_sync_srstn/rstn_async_d2_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/pmaaddr_reg[8][48]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            22.000ns  (clk_fpga_0 rise@22.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        17.314ns  (logic 0.774ns (4.470%)  route 16.540ns (95.530%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        3.237ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.117ns = ( 28.117 - 22.000 ) 
    Source Clock Delay      (SCD):    2.995ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.332ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.660ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19248, routed)       1.701     2.995    soc_i/cpu_wrap_0/inst/u_cpu_top/u_sync_srstn/clk
    SLICE_X66Y78         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_sync_srstn/rstn_async_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y78         FDCE (Prop_fdce_C_Q)         0.478     3.473 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_sync_srstn/rstn_async_d2_reg/Q
                         net (fo=36, routed)          2.224     5.697    soc_i/cpu_wrap_0/inst/u_cpu_top/u_sync_srstn/srstn_sync
    SLICE_X66Y76         LUT1 (Prop_lut1_I0_O)        0.296     5.993 f  soc_i/cpu_wrap_0/inst/u_cpu_top/u_sync_srstn/satp_ppn[43]_i_4/O
                         net (fo=8743, routed)       14.315    20.309    soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/pmpcfg_l_reg[7]_1
    SLICE_X84Y145        FDCE                                         f  soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/pmaaddr_reg[8][48]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     22.000    22.000 r  
    PS7_X0Y0             PS7                          0.000    22.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    23.088    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.179 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19248, routed)       2.074    25.254    soc_i/cpu_wrap_0/inst/u_cpu_top/u_clkmnt/u_cg/clk
    SLICE_X65Y59         LUT2 (Prop_lut2_I0_O)        0.100    25.354 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_clkmnt/u_cg/satp_ppn[43]_i_3/O
                         net (fo=7845, routed)        2.763    28.117    soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/pmaaddr_reg[14][53]_1
    SLICE_X84Y145        FDCE                                         r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/pmaaddr_reg[8][48]/C
                         clock pessimism              0.115    28.232    
                         clock uncertainty           -0.332    27.900    
    SLICE_X84Y145        FDCE (Recov_fdce_C_CLR)     -0.405    27.495    soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/pmaaddr_reg[8][48]
  -------------------------------------------------------------------
                         required time                         27.495    
                         arrival time                         -20.309    
  -------------------------------------------------------------------
                         slack                                  7.186    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 soc_i/cpu_wrap_0/inst/u_cpu_top/u_sync_srstn/rstn_async_d2_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_cpu_top/ma2mr_tval_reg[57]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.733ns  (logic 0.246ns (9.000%)  route 2.487ns (91.000%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        2.574ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.509ns
    Source Clock Delay      (SCD):    0.905ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19248, routed)       0.569     0.905    soc_i/cpu_wrap_0/inst/u_cpu_top/u_sync_srstn/clk
    SLICE_X66Y78         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_sync_srstn/rstn_async_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y78         FDCE (Prop_fdce_C_Q)         0.148     1.053 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_sync_srstn/rstn_async_d2_reg/Q
                         net (fo=36, routed)          1.028     2.081    soc_i/cpu_wrap_0/inst/u_cpu_top/u_sync_srstn/srstn_sync
    SLICE_X66Y76         LUT1 (Prop_lut1_I0_O)        0.098     2.179 f  soc_i/cpu_wrap_0/inst/u_cpu_top/u_sync_srstn/satp_ppn[43]_i_4/O
                         net (fo=8743, routed)        1.459     3.638    soc_i/cpu_wrap_0/inst/u_cpu_top/rstn_async_d2_reg
    SLICE_X108Y78        FDCE                                         f  soc_i/cpu_wrap_0/inst/u_cpu_top/ma2mr_tval_reg[57]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19248, routed)       1.124     1.490    soc_i/cpu_wrap_0/inst/u_cpu_top/u_clkmnt/u_cg/clk
    SLICE_X65Y59         LUT2 (Prop_lut2_I0_O)        0.056     1.546 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_clkmnt/u_cg/satp_ppn[43]_i_3/O
                         net (fo=7845, routed)        1.963     3.509    soc_i/cpu_wrap_0/inst/u_cpu_top/clk_0
    SLICE_X108Y78        FDCE                                         r  soc_i/cpu_wrap_0/inst/u_cpu_top/ma2mr_tval_reg[57]/C
                         clock pessimism             -0.030     3.479    
    SLICE_X108Y78        FDCE (Remov_fdce_C_CLR)     -0.067     3.412    soc_i/cpu_wrap_0/inst/u_cpu_top/ma2mr_tval_reg[57]
  -------------------------------------------------------------------
                         required time                         -3.412    
                         arrival time                           3.638    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.341ns  (arrival time - required time)
  Source:                 soc_i/cpu_wrap_0/inst/u_cpu_top/u_sync_srstn/rstn_async_d2_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_cpu_top/u_sru/mtvec_reg[62]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.214ns  (logic 0.246ns (11.109%)  route 1.968ns (88.891%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.966ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.900ns
    Source Clock Delay      (SCD):    0.905ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19248, routed)       0.569     0.905    soc_i/cpu_wrap_0/inst/u_cpu_top/u_sync_srstn/clk
    SLICE_X66Y78         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_sync_srstn/rstn_async_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y78         FDCE (Prop_fdce_C_Q)         0.148     1.053 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_sync_srstn/rstn_async_d2_reg/Q
                         net (fo=36, routed)          1.028     2.081    soc_i/cpu_wrap_0/inst/u_cpu_top/u_sync_srstn/srstn_sync
    SLICE_X66Y76         LUT1 (Prop_lut1_I0_O)        0.098     2.179 f  soc_i/cpu_wrap_0/inst/u_cpu_top/u_sync_srstn/satp_ppn[43]_i_4/O
                         net (fo=8743, routed)        0.940     3.119    soc_i/cpu_wrap_0/inst/u_cpu_top/u_sru/prv_reg[1]_4
    SLICE_X88Y78         FDCE                                         f  soc_i/cpu_wrap_0/inst/u_cpu_top/u_sru/mtvec_reg[62]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19248, routed)       1.124     1.490    soc_i/cpu_wrap_0/inst/u_cpu_top/u_clkmnt/u_cg/clk
    SLICE_X65Y59         LUT2 (Prop_lut2_I0_O)        0.056     1.546 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_clkmnt/u_cg/satp_ppn[43]_i_3/O
                         net (fo=7845, routed)        1.355     2.900    soc_i/cpu_wrap_0/inst/u_cpu_top/u_sru/mcause_int_reg_0
    SLICE_X88Y78         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_sru/mtvec_reg[62]/C
                         clock pessimism             -0.030     2.870    
    SLICE_X88Y78         FDCE (Remov_fdce_C_CLR)     -0.092     2.778    soc_i/cpu_wrap_0/inst/u_cpu_top/u_sru/mtvec_reg[62]
  -------------------------------------------------------------------
                         required time                         -2.778    
                         arrival time                           3.119    
  -------------------------------------------------------------------
                         slack                                  0.341    

Slack (MET) :             0.370ns  (arrival time - required time)
  Source:                 soc_i/cpu_wrap_0/inst/u_cpu_top/u_sync_srstn/rstn_async_d2_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_cpu_top/u_idu/u_rfu/gpr_reg[24][35]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.304ns  (logic 0.246ns (10.676%)  route 2.058ns (89.324%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        2.026ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.961ns
    Source Clock Delay      (SCD):    0.905ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19248, routed)       0.569     0.905    soc_i/cpu_wrap_0/inst/u_cpu_top/u_sync_srstn/clk
    SLICE_X66Y78         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_sync_srstn/rstn_async_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y78         FDCE (Prop_fdce_C_Q)         0.148     1.053 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_sync_srstn/rstn_async_d2_reg/Q
                         net (fo=36, routed)          1.028     2.081    soc_i/cpu_wrap_0/inst/u_cpu_top/u_sync_srstn/srstn_sync
    SLICE_X66Y76         LUT1 (Prop_lut1_I0_O)        0.098     2.179 f  soc_i/cpu_wrap_0/inst/u_cpu_top/u_sync_srstn/satp_ppn[43]_i_4/O
                         net (fo=8743, routed)        1.030     3.209    soc_i/cpu_wrap_0/inst/u_cpu_top/u_idu/u_rfu/gpr_reg[0][63]_0
    SLICE_X81Y78         FDCE                                         f  soc_i/cpu_wrap_0/inst/u_cpu_top/u_idu/u_rfu/gpr_reg[24][35]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19248, routed)       1.124     1.490    soc_i/cpu_wrap_0/inst/u_cpu_top/u_clkmnt/u_cg/clk
    SLICE_X65Y59         LUT2 (Prop_lut2_I0_O)        0.056     1.546 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_clkmnt/u_cg/satp_ppn[43]_i_3/O
                         net (fo=7845, routed)        1.415     2.961    soc_i/cpu_wrap_0/inst/u_cpu_top/u_idu/u_rfu/gpr_reg[31][63]_0
    SLICE_X81Y78         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_idu/u_rfu/gpr_reg[24][35]/C
                         clock pessimism             -0.030     2.931    
    SLICE_X81Y78         FDCE (Remov_fdce_C_CLR)     -0.092     2.839    soc_i/cpu_wrap_0/inst/u_cpu_top/u_idu/u_rfu/gpr_reg[24][35]
  -------------------------------------------------------------------
                         required time                         -2.839    
                         arrival time                           3.209    
  -------------------------------------------------------------------
                         slack                                  0.370    

Slack (MET) :             0.370ns  (arrival time - required time)
  Source:                 soc_i/cpu_wrap_0/inst/u_cpu_top/u_sync_srstn/rstn_async_d2_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_cpu_top/u_idu/u_rfu/gpr_reg[24][3]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.304ns  (logic 0.246ns (10.676%)  route 2.058ns (89.324%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        2.026ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.961ns
    Source Clock Delay      (SCD):    0.905ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19248, routed)       0.569     0.905    soc_i/cpu_wrap_0/inst/u_cpu_top/u_sync_srstn/clk
    SLICE_X66Y78         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_sync_srstn/rstn_async_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y78         FDCE (Prop_fdce_C_Q)         0.148     1.053 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_sync_srstn/rstn_async_d2_reg/Q
                         net (fo=36, routed)          1.028     2.081    soc_i/cpu_wrap_0/inst/u_cpu_top/u_sync_srstn/srstn_sync
    SLICE_X66Y76         LUT1 (Prop_lut1_I0_O)        0.098     2.179 f  soc_i/cpu_wrap_0/inst/u_cpu_top/u_sync_srstn/satp_ppn[43]_i_4/O
                         net (fo=8743, routed)        1.030     3.209    soc_i/cpu_wrap_0/inst/u_cpu_top/u_idu/u_rfu/gpr_reg[0][63]_0
    SLICE_X81Y78         FDCE                                         f  soc_i/cpu_wrap_0/inst/u_cpu_top/u_idu/u_rfu/gpr_reg[24][3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19248, routed)       1.124     1.490    soc_i/cpu_wrap_0/inst/u_cpu_top/u_clkmnt/u_cg/clk
    SLICE_X65Y59         LUT2 (Prop_lut2_I0_O)        0.056     1.546 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_clkmnt/u_cg/satp_ppn[43]_i_3/O
                         net (fo=7845, routed)        1.415     2.961    soc_i/cpu_wrap_0/inst/u_cpu_top/u_idu/u_rfu/gpr_reg[31][63]_0
    SLICE_X81Y78         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_idu/u_rfu/gpr_reg[24][3]/C
                         clock pessimism             -0.030     2.931    
    SLICE_X81Y78         FDCE (Remov_fdce_C_CLR)     -0.092     2.839    soc_i/cpu_wrap_0/inst/u_cpu_top/u_idu/u_rfu/gpr_reg[24][3]
  -------------------------------------------------------------------
                         required time                         -2.839    
                         arrival time                           3.209    
  -------------------------------------------------------------------
                         slack                                  0.370    

Slack (MET) :             0.375ns  (arrival time - required time)
  Source:                 soc_i/cpu_wrap_0/inst/u_cpu_top/u_sync_srstn/rstn_async_d2_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_cpu_top/u_idu/u_rfu/gpr_reg[31][3]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.309ns  (logic 0.246ns (10.656%)  route 2.063ns (89.344%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        2.026ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.961ns
    Source Clock Delay      (SCD):    0.905ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19248, routed)       0.569     0.905    soc_i/cpu_wrap_0/inst/u_cpu_top/u_sync_srstn/clk
    SLICE_X66Y78         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_sync_srstn/rstn_async_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y78         FDCE (Prop_fdce_C_Q)         0.148     1.053 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_sync_srstn/rstn_async_d2_reg/Q
                         net (fo=36, routed)          1.028     2.081    soc_i/cpu_wrap_0/inst/u_cpu_top/u_sync_srstn/srstn_sync
    SLICE_X66Y76         LUT1 (Prop_lut1_I0_O)        0.098     2.179 f  soc_i/cpu_wrap_0/inst/u_cpu_top/u_sync_srstn/satp_ppn[43]_i_4/O
                         net (fo=8743, routed)        1.034     3.213    soc_i/cpu_wrap_0/inst/u_cpu_top/u_idu/u_rfu/gpr_reg[0][63]_0
    SLICE_X80Y78         FDCE                                         f  soc_i/cpu_wrap_0/inst/u_cpu_top/u_idu/u_rfu/gpr_reg[31][3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19248, routed)       1.124     1.490    soc_i/cpu_wrap_0/inst/u_cpu_top/u_clkmnt/u_cg/clk
    SLICE_X65Y59         LUT2 (Prop_lut2_I0_O)        0.056     1.546 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_clkmnt/u_cg/satp_ppn[43]_i_3/O
                         net (fo=7845, routed)        1.415     2.961    soc_i/cpu_wrap_0/inst/u_cpu_top/u_idu/u_rfu/gpr_reg[31][63]_0
    SLICE_X80Y78         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_idu/u_rfu/gpr_reg[31][3]/C
                         clock pessimism             -0.030     2.931    
    SLICE_X80Y78         FDCE (Remov_fdce_C_CLR)     -0.092     2.839    soc_i/cpu_wrap_0/inst/u_cpu_top/u_idu/u_rfu/gpr_reg[31][3]
  -------------------------------------------------------------------
                         required time                         -2.839    
                         arrival time                           3.213    
  -------------------------------------------------------------------
                         slack                                  0.375    

Slack (MET) :             0.386ns  (arrival time - required time)
  Source:                 soc_i/cpu_wrap_0/inst/u_cpu_top/u_sync_srstn/rstn_async_d2_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_cpu_top/u_sru/sepc_reg[32]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.592ns  (logic 0.246ns (9.492%)  route 2.346ns (90.508%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        2.298ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.233ns
    Source Clock Delay      (SCD):    0.905ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19248, routed)       0.569     0.905    soc_i/cpu_wrap_0/inst/u_cpu_top/u_sync_srstn/clk
    SLICE_X66Y78         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_sync_srstn/rstn_async_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y78         FDCE (Prop_fdce_C_Q)         0.148     1.053 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_sync_srstn/rstn_async_d2_reg/Q
                         net (fo=36, routed)          1.028     2.081    soc_i/cpu_wrap_0/inst/u_cpu_top/u_sync_srstn/srstn_sync
    SLICE_X66Y76         LUT1 (Prop_lut1_I0_O)        0.098     2.179 f  soc_i/cpu_wrap_0/inst/u_cpu_top/u_sync_srstn/satp_ppn[43]_i_4/O
                         net (fo=8743, routed)        1.317     3.496    soc_i/cpu_wrap_0/inst/u_cpu_top/u_sru/prv_reg[1]_4
    SLICE_X111Y77        FDCE                                         f  soc_i/cpu_wrap_0/inst/u_cpu_top/u_sru/sepc_reg[32]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19248, routed)       1.124     1.490    soc_i/cpu_wrap_0/inst/u_cpu_top/u_clkmnt/u_cg/clk
    SLICE_X65Y59         LUT2 (Prop_lut2_I0_O)        0.056     1.546 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_clkmnt/u_cg/satp_ppn[43]_i_3/O
                         net (fo=7845, routed)        1.687     3.233    soc_i/cpu_wrap_0/inst/u_cpu_top/u_sru/mcause_int_reg_0
    SLICE_X111Y77        FDCE                                         r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_sru/sepc_reg[32]/C
                         clock pessimism             -0.030     3.203    
    SLICE_X111Y77        FDCE (Remov_fdce_C_CLR)     -0.092     3.111    soc_i/cpu_wrap_0/inst/u_cpu_top/u_sru/sepc_reg[32]
  -------------------------------------------------------------------
                         required time                         -3.111    
                         arrival time                           3.496    
  -------------------------------------------------------------------
                         slack                                  0.386    

Slack (MET) :             0.386ns  (arrival time - required time)
  Source:                 soc_i/cpu_wrap_0/inst/u_cpu_top/u_sync_srstn/rstn_async_d2_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_cpu_top/u_sru/sepc_reg[53]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.592ns  (logic 0.246ns (9.492%)  route 2.346ns (90.508%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        2.298ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.233ns
    Source Clock Delay      (SCD):    0.905ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19248, routed)       0.569     0.905    soc_i/cpu_wrap_0/inst/u_cpu_top/u_sync_srstn/clk
    SLICE_X66Y78         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_sync_srstn/rstn_async_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y78         FDCE (Prop_fdce_C_Q)         0.148     1.053 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_sync_srstn/rstn_async_d2_reg/Q
                         net (fo=36, routed)          1.028     2.081    soc_i/cpu_wrap_0/inst/u_cpu_top/u_sync_srstn/srstn_sync
    SLICE_X66Y76         LUT1 (Prop_lut1_I0_O)        0.098     2.179 f  soc_i/cpu_wrap_0/inst/u_cpu_top/u_sync_srstn/satp_ppn[43]_i_4/O
                         net (fo=8743, routed)        1.317     3.496    soc_i/cpu_wrap_0/inst/u_cpu_top/u_sru/prv_reg[1]_4
    SLICE_X111Y77        FDCE                                         f  soc_i/cpu_wrap_0/inst/u_cpu_top/u_sru/sepc_reg[53]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19248, routed)       1.124     1.490    soc_i/cpu_wrap_0/inst/u_cpu_top/u_clkmnt/u_cg/clk
    SLICE_X65Y59         LUT2 (Prop_lut2_I0_O)        0.056     1.546 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_clkmnt/u_cg/satp_ppn[43]_i_3/O
                         net (fo=7845, routed)        1.687     3.233    soc_i/cpu_wrap_0/inst/u_cpu_top/u_sru/mcause_int_reg_0
    SLICE_X111Y77        FDCE                                         r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_sru/sepc_reg[53]/C
                         clock pessimism             -0.030     3.203    
    SLICE_X111Y77        FDCE (Remov_fdce_C_CLR)     -0.092     3.111    soc_i/cpu_wrap_0/inst/u_cpu_top/u_sru/sepc_reg[53]
  -------------------------------------------------------------------
                         required time                         -3.111    
                         arrival time                           3.496    
  -------------------------------------------------------------------
                         slack                                  0.386    

Slack (MET) :             0.386ns  (arrival time - required time)
  Source:                 soc_i/cpu_wrap_0/inst/u_cpu_top/u_sync_srstn/rstn_async_d2_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_cpu_top/u_sru/sepc_reg[60]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.592ns  (logic 0.246ns (9.492%)  route 2.346ns (90.508%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        2.298ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.233ns
    Source Clock Delay      (SCD):    0.905ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19248, routed)       0.569     0.905    soc_i/cpu_wrap_0/inst/u_cpu_top/u_sync_srstn/clk
    SLICE_X66Y78         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_sync_srstn/rstn_async_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y78         FDCE (Prop_fdce_C_Q)         0.148     1.053 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_sync_srstn/rstn_async_d2_reg/Q
                         net (fo=36, routed)          1.028     2.081    soc_i/cpu_wrap_0/inst/u_cpu_top/u_sync_srstn/srstn_sync
    SLICE_X66Y76         LUT1 (Prop_lut1_I0_O)        0.098     2.179 f  soc_i/cpu_wrap_0/inst/u_cpu_top/u_sync_srstn/satp_ppn[43]_i_4/O
                         net (fo=8743, routed)        1.317     3.496    soc_i/cpu_wrap_0/inst/u_cpu_top/u_sru/prv_reg[1]_4
    SLICE_X111Y77        FDCE                                         f  soc_i/cpu_wrap_0/inst/u_cpu_top/u_sru/sepc_reg[60]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19248, routed)       1.124     1.490    soc_i/cpu_wrap_0/inst/u_cpu_top/u_clkmnt/u_cg/clk
    SLICE_X65Y59         LUT2 (Prop_lut2_I0_O)        0.056     1.546 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_clkmnt/u_cg/satp_ppn[43]_i_3/O
                         net (fo=7845, routed)        1.687     3.233    soc_i/cpu_wrap_0/inst/u_cpu_top/u_sru/mcause_int_reg_0
    SLICE_X111Y77        FDCE                                         r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_sru/sepc_reg[60]/C
                         clock pessimism             -0.030     3.203    
    SLICE_X111Y77        FDCE (Remov_fdce_C_CLR)     -0.092     3.111    soc_i/cpu_wrap_0/inst/u_cpu_top/u_sru/sepc_reg[60]
  -------------------------------------------------------------------
                         required time                         -3.111    
                         arrival time                           3.496    
  -------------------------------------------------------------------
                         slack                                  0.386    

Slack (MET) :             0.386ns  (arrival time - required time)
  Source:                 soc_i/cpu_wrap_0/inst/u_cpu_top/u_sync_srstn/rstn_async_d2_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_cpu_top/u_sru/sepc_reg[63]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.592ns  (logic 0.246ns (9.492%)  route 2.346ns (90.508%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        2.298ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.233ns
    Source Clock Delay      (SCD):    0.905ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19248, routed)       0.569     0.905    soc_i/cpu_wrap_0/inst/u_cpu_top/u_sync_srstn/clk
    SLICE_X66Y78         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_sync_srstn/rstn_async_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y78         FDCE (Prop_fdce_C_Q)         0.148     1.053 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_sync_srstn/rstn_async_d2_reg/Q
                         net (fo=36, routed)          1.028     2.081    soc_i/cpu_wrap_0/inst/u_cpu_top/u_sync_srstn/srstn_sync
    SLICE_X66Y76         LUT1 (Prop_lut1_I0_O)        0.098     2.179 f  soc_i/cpu_wrap_0/inst/u_cpu_top/u_sync_srstn/satp_ppn[43]_i_4/O
                         net (fo=8743, routed)        1.317     3.496    soc_i/cpu_wrap_0/inst/u_cpu_top/u_sru/prv_reg[1]_4
    SLICE_X111Y77        FDCE                                         f  soc_i/cpu_wrap_0/inst/u_cpu_top/u_sru/sepc_reg[63]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19248, routed)       1.124     1.490    soc_i/cpu_wrap_0/inst/u_cpu_top/u_clkmnt/u_cg/clk
    SLICE_X65Y59         LUT2 (Prop_lut2_I0_O)        0.056     1.546 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_clkmnt/u_cg/satp_ppn[43]_i_3/O
                         net (fo=7845, routed)        1.687     3.233    soc_i/cpu_wrap_0/inst/u_cpu_top/u_sru/mcause_int_reg_0
    SLICE_X111Y77        FDCE                                         r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_sru/sepc_reg[63]/C
                         clock pessimism             -0.030     3.203    
    SLICE_X111Y77        FDCE (Remov_fdce_C_CLR)     -0.092     3.111    soc_i/cpu_wrap_0/inst/u_cpu_top/u_sru/sepc_reg[63]
  -------------------------------------------------------------------
                         required time                         -3.111    
                         arrival time                           3.496    
  -------------------------------------------------------------------
                         slack                                  0.386    

Slack (MET) :             0.390ns  (arrival time - required time)
  Source:                 soc_i/cpu_wrap_0/inst/u_cpu_top/u_sync_srstn/rstn_async_d2_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_cpu_top/u_sru/mtval_reg[58]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.596ns  (logic 0.246ns (9.476%)  route 2.350ns (90.524%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        2.298ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.233ns
    Source Clock Delay      (SCD):    0.905ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19248, routed)       0.569     0.905    soc_i/cpu_wrap_0/inst/u_cpu_top/u_sync_srstn/clk
    SLICE_X66Y78         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_sync_srstn/rstn_async_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y78         FDCE (Prop_fdce_C_Q)         0.148     1.053 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_sync_srstn/rstn_async_d2_reg/Q
                         net (fo=36, routed)          1.028     2.081    soc_i/cpu_wrap_0/inst/u_cpu_top/u_sync_srstn/srstn_sync
    SLICE_X66Y76         LUT1 (Prop_lut1_I0_O)        0.098     2.179 f  soc_i/cpu_wrap_0/inst/u_cpu_top/u_sync_srstn/satp_ppn[43]_i_4/O
                         net (fo=8743, routed)        1.322     3.501    soc_i/cpu_wrap_0/inst/u_cpu_top/u_sru/prv_reg[1]_4
    SLICE_X110Y77        FDCE                                         f  soc_i/cpu_wrap_0/inst/u_cpu_top/u_sru/mtval_reg[58]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19248, routed)       1.124     1.490    soc_i/cpu_wrap_0/inst/u_cpu_top/u_clkmnt/u_cg/clk
    SLICE_X65Y59         LUT2 (Prop_lut2_I0_O)        0.056     1.546 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_clkmnt/u_cg/satp_ppn[43]_i_3/O
                         net (fo=7845, routed)        1.687     3.233    soc_i/cpu_wrap_0/inst/u_cpu_top/u_sru/mcause_int_reg_0
    SLICE_X110Y77        FDCE                                         r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_sru/mtval_reg[58]/C
                         clock pessimism             -0.030     3.203    
    SLICE_X110Y77        FDCE (Remov_fdce_C_CLR)     -0.092     3.111    soc_i/cpu_wrap_0/inst/u_cpu_top/u_sru/mtval_reg[58]
  -------------------------------------------------------------------
                         required time                         -3.111    
                         arrival time                           3.501    
  -------------------------------------------------------------------
                         slack                                  0.390    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_1
  To Clock:  clk_fpga_1

Setup :            0  Failing Endpoints,  Worst Slack      980.344ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.861ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             980.344ns  (required time - arrival time)
  Source:                 soc_i/cpu_wrap_0/inst/u_systimer/u_rst_sync_32k/rstn_async_d2_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[0]/CLR
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            1000.000ns  (clk_fpga_1 rise@1000.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        4.275ns  (logic 0.580ns (13.568%)  route 3.695ns (86.432%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.040ns = ( 1003.040 - 1000.000 ) 
    Source Clock Delay      (SCD):    3.263ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      15.000ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    30.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=66, routed)          1.969     3.263    soc_i/cpu_wrap_0/inst/u_systimer/u_rst_sync_32k/clk_32k
    SLICE_X101Y116       FDCE                                         r  soc_i/cpu_wrap_0/inst/u_systimer/u_rst_sync_32k/rstn_async_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y116       FDCE (Prop_fdce_C_Q)         0.456     3.719 r  soc_i/cpu_wrap_0/inst/u_systimer/u_rst_sync_32k/rstn_async_d2_reg/Q
                         net (fo=1, routed)           1.248     4.967    soc_i/cpu_wrap_0/inst/u_systimer/rstn_async_d2
    SLICE_X108Y117       LUT1 (Prop_lut1_I0_O)        0.124     5.091 f  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray[63]_i_2/O
                         net (fo=64, routed)          2.447     7.538    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray[63]_i_2_n_0
    SLICE_X111Y101       FDCE                                         f  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                   1000.000  1000.000 r  
    PS7_X0Y0             PS7                          0.000  1000.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088  1001.088    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091  1001.179 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=66, routed)          1.861  1003.040    soc_i/cpu_wrap_0/inst/u_systimer/clk_32k
    SLICE_X111Y101       FDCE                                         r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[0]/C
                         clock pessimism              0.247  1003.287    
                         clock uncertainty          -15.000   988.287    
    SLICE_X111Y101       FDCE (Recov_fdce_C_CLR)     -0.405   987.882    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[0]
  -------------------------------------------------------------------
                         required time                        987.882    
                         arrival time                          -7.538    
  -------------------------------------------------------------------
                         slack                                980.344    

Slack (MET) :             980.344ns  (required time - arrival time)
  Source:                 soc_i/cpu_wrap_0/inst/u_systimer/u_rst_sync_32k/rstn_async_d2_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[1]/CLR
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            1000.000ns  (clk_fpga_1 rise@1000.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        4.275ns  (logic 0.580ns (13.568%)  route 3.695ns (86.432%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.040ns = ( 1003.040 - 1000.000 ) 
    Source Clock Delay      (SCD):    3.263ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      15.000ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    30.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=66, routed)          1.969     3.263    soc_i/cpu_wrap_0/inst/u_systimer/u_rst_sync_32k/clk_32k
    SLICE_X101Y116       FDCE                                         r  soc_i/cpu_wrap_0/inst/u_systimer/u_rst_sync_32k/rstn_async_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y116       FDCE (Prop_fdce_C_Q)         0.456     3.719 r  soc_i/cpu_wrap_0/inst/u_systimer/u_rst_sync_32k/rstn_async_d2_reg/Q
                         net (fo=1, routed)           1.248     4.967    soc_i/cpu_wrap_0/inst/u_systimer/rstn_async_d2
    SLICE_X108Y117       LUT1 (Prop_lut1_I0_O)        0.124     5.091 f  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray[63]_i_2/O
                         net (fo=64, routed)          2.447     7.538    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray[63]_i_2_n_0
    SLICE_X111Y101       FDCE                                         f  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                   1000.000  1000.000 r  
    PS7_X0Y0             PS7                          0.000  1000.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088  1001.088    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091  1001.179 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=66, routed)          1.861  1003.040    soc_i/cpu_wrap_0/inst/u_systimer/clk_32k
    SLICE_X111Y101       FDCE                                         r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[1]/C
                         clock pessimism              0.247  1003.287    
                         clock uncertainty          -15.000   988.287    
    SLICE_X111Y101       FDCE (Recov_fdce_C_CLR)     -0.405   987.882    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[1]
  -------------------------------------------------------------------
                         required time                        987.882    
                         arrival time                          -7.538    
  -------------------------------------------------------------------
                         slack                                980.344    

Slack (MET) :             980.566ns  (required time - arrival time)
  Source:                 soc_i/cpu_wrap_0/inst/u_systimer/u_rst_sync_32k/rstn_async_d2_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[56]/CLR
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            1000.000ns  (clk_fpga_1 rise@1000.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        4.046ns  (logic 0.580ns (14.335%)  route 3.466ns (85.665%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.033ns = ( 1003.033 - 1000.000 ) 
    Source Clock Delay      (SCD):    3.263ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      15.000ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    30.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=66, routed)          1.969     3.263    soc_i/cpu_wrap_0/inst/u_systimer/u_rst_sync_32k/clk_32k
    SLICE_X101Y116       FDCE                                         r  soc_i/cpu_wrap_0/inst/u_systimer/u_rst_sync_32k/rstn_async_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y116       FDCE (Prop_fdce_C_Q)         0.456     3.719 r  soc_i/cpu_wrap_0/inst/u_systimer/u_rst_sync_32k/rstn_async_d2_reg/Q
                         net (fo=1, routed)           1.248     4.967    soc_i/cpu_wrap_0/inst/u_systimer/rstn_async_d2
    SLICE_X108Y117       LUT1 (Prop_lut1_I0_O)        0.124     5.091 f  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray[63]_i_2/O
                         net (fo=64, routed)          2.218     7.309    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray[63]_i_2_n_0
    SLICE_X110Y115       FDCE                                         f  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[56]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                   1000.000  1000.000 r  
    PS7_X0Y0             PS7                          0.000  1000.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088  1001.088    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091  1001.179 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=66, routed)          1.854  1003.033    soc_i/cpu_wrap_0/inst/u_systimer/clk_32k
    SLICE_X110Y115       FDCE                                         r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[56]/C
                         clock pessimism              0.247  1003.280    
                         clock uncertainty          -15.000   988.280    
    SLICE_X110Y115       FDCE (Recov_fdce_C_CLR)     -0.405   987.875    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[56]
  -------------------------------------------------------------------
                         required time                        987.875    
                         arrival time                          -7.309    
  -------------------------------------------------------------------
                         slack                                980.566    

Slack (MET) :             980.566ns  (required time - arrival time)
  Source:                 soc_i/cpu_wrap_0/inst/u_systimer/u_rst_sync_32k/rstn_async_d2_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[57]/CLR
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            1000.000ns  (clk_fpga_1 rise@1000.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        4.046ns  (logic 0.580ns (14.335%)  route 3.466ns (85.665%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.033ns = ( 1003.033 - 1000.000 ) 
    Source Clock Delay      (SCD):    3.263ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      15.000ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    30.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=66, routed)          1.969     3.263    soc_i/cpu_wrap_0/inst/u_systimer/u_rst_sync_32k/clk_32k
    SLICE_X101Y116       FDCE                                         r  soc_i/cpu_wrap_0/inst/u_systimer/u_rst_sync_32k/rstn_async_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y116       FDCE (Prop_fdce_C_Q)         0.456     3.719 r  soc_i/cpu_wrap_0/inst/u_systimer/u_rst_sync_32k/rstn_async_d2_reg/Q
                         net (fo=1, routed)           1.248     4.967    soc_i/cpu_wrap_0/inst/u_systimer/rstn_async_d2
    SLICE_X108Y117       LUT1 (Prop_lut1_I0_O)        0.124     5.091 f  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray[63]_i_2/O
                         net (fo=64, routed)          2.218     7.309    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray[63]_i_2_n_0
    SLICE_X110Y115       FDCE                                         f  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[57]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                   1000.000  1000.000 r  
    PS7_X0Y0             PS7                          0.000  1000.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088  1001.088    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091  1001.179 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=66, routed)          1.854  1003.033    soc_i/cpu_wrap_0/inst/u_systimer/clk_32k
    SLICE_X110Y115       FDCE                                         r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[57]/C
                         clock pessimism              0.247  1003.280    
                         clock uncertainty          -15.000   988.280    
    SLICE_X110Y115       FDCE (Recov_fdce_C_CLR)     -0.405   987.875    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[57]
  -------------------------------------------------------------------
                         required time                        987.875    
                         arrival time                          -7.309    
  -------------------------------------------------------------------
                         slack                                980.566    

Slack (MET) :             980.566ns  (required time - arrival time)
  Source:                 soc_i/cpu_wrap_0/inst/u_systimer/u_rst_sync_32k/rstn_async_d2_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[58]/CLR
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            1000.000ns  (clk_fpga_1 rise@1000.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        4.046ns  (logic 0.580ns (14.335%)  route 3.466ns (85.665%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.033ns = ( 1003.033 - 1000.000 ) 
    Source Clock Delay      (SCD):    3.263ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      15.000ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    30.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=66, routed)          1.969     3.263    soc_i/cpu_wrap_0/inst/u_systimer/u_rst_sync_32k/clk_32k
    SLICE_X101Y116       FDCE                                         r  soc_i/cpu_wrap_0/inst/u_systimer/u_rst_sync_32k/rstn_async_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y116       FDCE (Prop_fdce_C_Q)         0.456     3.719 r  soc_i/cpu_wrap_0/inst/u_systimer/u_rst_sync_32k/rstn_async_d2_reg/Q
                         net (fo=1, routed)           1.248     4.967    soc_i/cpu_wrap_0/inst/u_systimer/rstn_async_d2
    SLICE_X108Y117       LUT1 (Prop_lut1_I0_O)        0.124     5.091 f  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray[63]_i_2/O
                         net (fo=64, routed)          2.218     7.309    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray[63]_i_2_n_0
    SLICE_X110Y115       FDCE                                         f  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[58]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                   1000.000  1000.000 r  
    PS7_X0Y0             PS7                          0.000  1000.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088  1001.088    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091  1001.179 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=66, routed)          1.854  1003.033    soc_i/cpu_wrap_0/inst/u_systimer/clk_32k
    SLICE_X110Y115       FDCE                                         r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[58]/C
                         clock pessimism              0.247  1003.280    
                         clock uncertainty          -15.000   988.280    
    SLICE_X110Y115       FDCE (Recov_fdce_C_CLR)     -0.405   987.875    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[58]
  -------------------------------------------------------------------
                         required time                        987.875    
                         arrival time                          -7.309    
  -------------------------------------------------------------------
                         slack                                980.566    

Slack (MET) :             980.566ns  (required time - arrival time)
  Source:                 soc_i/cpu_wrap_0/inst/u_systimer/u_rst_sync_32k/rstn_async_d2_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[59]/CLR
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            1000.000ns  (clk_fpga_1 rise@1000.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        4.046ns  (logic 0.580ns (14.335%)  route 3.466ns (85.665%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.033ns = ( 1003.033 - 1000.000 ) 
    Source Clock Delay      (SCD):    3.263ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      15.000ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    30.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=66, routed)          1.969     3.263    soc_i/cpu_wrap_0/inst/u_systimer/u_rst_sync_32k/clk_32k
    SLICE_X101Y116       FDCE                                         r  soc_i/cpu_wrap_0/inst/u_systimer/u_rst_sync_32k/rstn_async_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y116       FDCE (Prop_fdce_C_Q)         0.456     3.719 r  soc_i/cpu_wrap_0/inst/u_systimer/u_rst_sync_32k/rstn_async_d2_reg/Q
                         net (fo=1, routed)           1.248     4.967    soc_i/cpu_wrap_0/inst/u_systimer/rstn_async_d2
    SLICE_X108Y117       LUT1 (Prop_lut1_I0_O)        0.124     5.091 f  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray[63]_i_2/O
                         net (fo=64, routed)          2.218     7.309    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray[63]_i_2_n_0
    SLICE_X110Y115       FDCE                                         f  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[59]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                   1000.000  1000.000 r  
    PS7_X0Y0             PS7                          0.000  1000.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088  1001.088    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091  1001.179 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=66, routed)          1.854  1003.033    soc_i/cpu_wrap_0/inst/u_systimer/clk_32k
    SLICE_X110Y115       FDCE                                         r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[59]/C
                         clock pessimism              0.247  1003.280    
                         clock uncertainty          -15.000   988.280    
    SLICE_X110Y115       FDCE (Recov_fdce_C_CLR)     -0.405   987.875    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[59]
  -------------------------------------------------------------------
                         required time                        987.875    
                         arrival time                          -7.309    
  -------------------------------------------------------------------
                         slack                                980.566    

Slack (MET) :             980.642ns  (required time - arrival time)
  Source:                 soc_i/cpu_wrap_0/inst/u_systimer/u_rst_sync_32k/rstn_async_d2_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[2]/CLR
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            1000.000ns  (clk_fpga_1 rise@1000.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        3.974ns  (logic 0.580ns (14.593%)  route 3.394ns (85.407%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.037ns = ( 1003.037 - 1000.000 ) 
    Source Clock Delay      (SCD):    3.263ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      15.000ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    30.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=66, routed)          1.969     3.263    soc_i/cpu_wrap_0/inst/u_systimer/u_rst_sync_32k/clk_32k
    SLICE_X101Y116       FDCE                                         r  soc_i/cpu_wrap_0/inst/u_systimer/u_rst_sync_32k/rstn_async_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y116       FDCE (Prop_fdce_C_Q)         0.456     3.719 r  soc_i/cpu_wrap_0/inst/u_systimer/u_rst_sync_32k/rstn_async_d2_reg/Q
                         net (fo=1, routed)           1.248     4.967    soc_i/cpu_wrap_0/inst/u_systimer/rstn_async_d2
    SLICE_X108Y117       LUT1 (Prop_lut1_I0_O)        0.124     5.091 f  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray[63]_i_2/O
                         net (fo=64, routed)          2.147     7.237    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray[63]_i_2_n_0
    SLICE_X109Y101       FDCE                                         f  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                   1000.000  1000.000 r  
    PS7_X0Y0             PS7                          0.000  1000.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088  1001.088    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091  1001.179 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=66, routed)          1.858  1003.037    soc_i/cpu_wrap_0/inst/u_systimer/clk_32k
    SLICE_X109Y101       FDCE                                         r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[2]/C
                         clock pessimism              0.247  1003.284    
                         clock uncertainty          -15.000   988.284    
    SLICE_X109Y101       FDCE (Recov_fdce_C_CLR)     -0.405   987.879    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[2]
  -------------------------------------------------------------------
                         required time                        987.879    
                         arrival time                          -7.237    
  -------------------------------------------------------------------
                         slack                                980.642    

Slack (MET) :             980.642ns  (required time - arrival time)
  Source:                 soc_i/cpu_wrap_0/inst/u_systimer/u_rst_sync_32k/rstn_async_d2_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[3]/CLR
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            1000.000ns  (clk_fpga_1 rise@1000.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        3.974ns  (logic 0.580ns (14.593%)  route 3.394ns (85.407%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.037ns = ( 1003.037 - 1000.000 ) 
    Source Clock Delay      (SCD):    3.263ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      15.000ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    30.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=66, routed)          1.969     3.263    soc_i/cpu_wrap_0/inst/u_systimer/u_rst_sync_32k/clk_32k
    SLICE_X101Y116       FDCE                                         r  soc_i/cpu_wrap_0/inst/u_systimer/u_rst_sync_32k/rstn_async_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y116       FDCE (Prop_fdce_C_Q)         0.456     3.719 r  soc_i/cpu_wrap_0/inst/u_systimer/u_rst_sync_32k/rstn_async_d2_reg/Q
                         net (fo=1, routed)           1.248     4.967    soc_i/cpu_wrap_0/inst/u_systimer/rstn_async_d2
    SLICE_X108Y117       LUT1 (Prop_lut1_I0_O)        0.124     5.091 f  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray[63]_i_2/O
                         net (fo=64, routed)          2.147     7.237    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray[63]_i_2_n_0
    SLICE_X109Y101       FDCE                                         f  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                   1000.000  1000.000 r  
    PS7_X0Y0             PS7                          0.000  1000.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088  1001.088    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091  1001.179 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=66, routed)          1.858  1003.037    soc_i/cpu_wrap_0/inst/u_systimer/clk_32k
    SLICE_X109Y101       FDCE                                         r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[3]/C
                         clock pessimism              0.247  1003.284    
                         clock uncertainty          -15.000   988.284    
    SLICE_X109Y101       FDCE (Recov_fdce_C_CLR)     -0.405   987.879    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[3]
  -------------------------------------------------------------------
                         required time                        987.879    
                         arrival time                          -7.237    
  -------------------------------------------------------------------
                         slack                                980.642    

Slack (MET) :             980.645ns  (required time - arrival time)
  Source:                 soc_i/cpu_wrap_0/inst/u_systimer/u_rst_sync_32k/rstn_async_d2_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[10]/CLR
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            1000.000ns  (clk_fpga_1 rise@1000.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        3.974ns  (logic 0.580ns (14.596%)  route 3.394ns (85.404%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.040ns = ( 1003.040 - 1000.000 ) 
    Source Clock Delay      (SCD):    3.263ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      15.000ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    30.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=66, routed)          1.969     3.263    soc_i/cpu_wrap_0/inst/u_systimer/u_rst_sync_32k/clk_32k
    SLICE_X101Y116       FDCE                                         r  soc_i/cpu_wrap_0/inst/u_systimer/u_rst_sync_32k/rstn_async_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y116       FDCE (Prop_fdce_C_Q)         0.456     3.719 r  soc_i/cpu_wrap_0/inst/u_systimer/u_rst_sync_32k/rstn_async_d2_reg/Q
                         net (fo=1, routed)           1.248     4.967    soc_i/cpu_wrap_0/inst/u_systimer/rstn_async_d2
    SLICE_X108Y117       LUT1 (Prop_lut1_I0_O)        0.124     5.091 f  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray[63]_i_2/O
                         net (fo=64, routed)          2.146     7.237    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray[63]_i_2_n_0
    SLICE_X110Y102       FDCE                                         f  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                   1000.000  1000.000 r  
    PS7_X0Y0             PS7                          0.000  1000.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088  1001.088    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091  1001.179 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=66, routed)          1.861  1003.040    soc_i/cpu_wrap_0/inst/u_systimer/clk_32k
    SLICE_X110Y102       FDCE                                         r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[10]/C
                         clock pessimism              0.247  1003.287    
                         clock uncertainty          -15.000   988.287    
    SLICE_X110Y102       FDCE (Recov_fdce_C_CLR)     -0.405   987.882    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[10]
  -------------------------------------------------------------------
                         required time                        987.882    
                         arrival time                          -7.237    
  -------------------------------------------------------------------
                         slack                                980.645    

Slack (MET) :             980.645ns  (required time - arrival time)
  Source:                 soc_i/cpu_wrap_0/inst/u_systimer/u_rst_sync_32k/rstn_async_d2_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[11]/CLR
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            1000.000ns  (clk_fpga_1 rise@1000.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        3.974ns  (logic 0.580ns (14.596%)  route 3.394ns (85.404%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.040ns = ( 1003.040 - 1000.000 ) 
    Source Clock Delay      (SCD):    3.263ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      15.000ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    30.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=66, routed)          1.969     3.263    soc_i/cpu_wrap_0/inst/u_systimer/u_rst_sync_32k/clk_32k
    SLICE_X101Y116       FDCE                                         r  soc_i/cpu_wrap_0/inst/u_systimer/u_rst_sync_32k/rstn_async_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y116       FDCE (Prop_fdce_C_Q)         0.456     3.719 r  soc_i/cpu_wrap_0/inst/u_systimer/u_rst_sync_32k/rstn_async_d2_reg/Q
                         net (fo=1, routed)           1.248     4.967    soc_i/cpu_wrap_0/inst/u_systimer/rstn_async_d2
    SLICE_X108Y117       LUT1 (Prop_lut1_I0_O)        0.124     5.091 f  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray[63]_i_2/O
                         net (fo=64, routed)          2.146     7.237    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray[63]_i_2_n_0
    SLICE_X110Y102       FDCE                                         f  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                   1000.000  1000.000 r  
    PS7_X0Y0             PS7                          0.000  1000.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088  1001.088    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091  1001.179 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=66, routed)          1.861  1003.040    soc_i/cpu_wrap_0/inst/u_systimer/clk_32k
    SLICE_X110Y102       FDCE                                         r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[11]/C
                         clock pessimism              0.247  1003.287    
                         clock uncertainty          -15.000   988.287    
    SLICE_X110Y102       FDCE (Recov_fdce_C_CLR)     -0.405   987.882    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[11]
  -------------------------------------------------------------------
                         required time                        987.882    
                         arrival time                          -7.237    
  -------------------------------------------------------------------
                         slack                                980.645    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.861ns  (arrival time - required time)
  Source:                 soc_i/cpu_wrap_0/inst/u_systimer/u_rst_sync_32k/rstn_async_d2_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[63]/CLR
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.855ns  (logic 0.186ns (21.743%)  route 0.669ns (78.257%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.061ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.350ns
    Source Clock Delay      (SCD):    1.021ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=66, routed)          0.685     1.021    soc_i/cpu_wrap_0/inst/u_systimer/u_rst_sync_32k/clk_32k
    SLICE_X101Y116       FDCE                                         r  soc_i/cpu_wrap_0/inst/u_systimer/u_rst_sync_32k/rstn_async_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y116       FDCE (Prop_fdce_C_Q)         0.141     1.162 r  soc_i/cpu_wrap_0/inst/u_systimer/u_rst_sync_32k/rstn_async_d2_reg/Q
                         net (fo=1, routed)           0.455     1.617    soc_i/cpu_wrap_0/inst/u_systimer/rstn_async_d2
    SLICE_X108Y117       LUT1 (Prop_lut1_I0_O)        0.045     1.662 f  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray[63]_i_2/O
                         net (fo=64, routed)          0.215     1.876    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray[63]_i_2_n_0
    SLICE_X108Y116       FDCE                                         f  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[63]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=66, routed)          0.984     1.350    soc_i/cpu_wrap_0/inst/u_systimer/clk_32k
    SLICE_X108Y116       FDCE                                         r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[63]/C
                         clock pessimism             -0.268     1.082    
    SLICE_X108Y116       FDCE (Remov_fdce_C_CLR)     -0.067     1.015    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[63]
  -------------------------------------------------------------------
                         required time                         -1.015    
                         arrival time                           1.876    
  -------------------------------------------------------------------
                         slack                                  0.861    

Slack (MET) :             0.886ns  (arrival time - required time)
  Source:                 soc_i/cpu_wrap_0/inst/u_systimer/u_rst_sync_32k/rstn_async_d2_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[60]/CLR
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.855ns  (logic 0.186ns (21.743%)  route 0.669ns (78.257%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.061ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.350ns
    Source Clock Delay      (SCD):    1.021ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=66, routed)          0.685     1.021    soc_i/cpu_wrap_0/inst/u_systimer/u_rst_sync_32k/clk_32k
    SLICE_X101Y116       FDCE                                         r  soc_i/cpu_wrap_0/inst/u_systimer/u_rst_sync_32k/rstn_async_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y116       FDCE (Prop_fdce_C_Q)         0.141     1.162 r  soc_i/cpu_wrap_0/inst/u_systimer/u_rst_sync_32k/rstn_async_d2_reg/Q
                         net (fo=1, routed)           0.455     1.617    soc_i/cpu_wrap_0/inst/u_systimer/rstn_async_d2
    SLICE_X108Y117       LUT1 (Prop_lut1_I0_O)        0.045     1.662 f  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray[63]_i_2/O
                         net (fo=64, routed)          0.215     1.876    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray[63]_i_2_n_0
    SLICE_X109Y116       FDCE                                         f  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[60]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=66, routed)          0.984     1.350    soc_i/cpu_wrap_0/inst/u_systimer/clk_32k
    SLICE_X109Y116       FDCE                                         r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[60]/C
                         clock pessimism             -0.268     1.082    
    SLICE_X109Y116       FDCE (Remov_fdce_C_CLR)     -0.092     0.990    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[60]
  -------------------------------------------------------------------
                         required time                         -0.990    
                         arrival time                           1.876    
  -------------------------------------------------------------------
                         slack                                  0.886    

Slack (MET) :             0.886ns  (arrival time - required time)
  Source:                 soc_i/cpu_wrap_0/inst/u_systimer/u_rst_sync_32k/rstn_async_d2_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[61]/CLR
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.855ns  (logic 0.186ns (21.743%)  route 0.669ns (78.257%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.061ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.350ns
    Source Clock Delay      (SCD):    1.021ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=66, routed)          0.685     1.021    soc_i/cpu_wrap_0/inst/u_systimer/u_rst_sync_32k/clk_32k
    SLICE_X101Y116       FDCE                                         r  soc_i/cpu_wrap_0/inst/u_systimer/u_rst_sync_32k/rstn_async_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y116       FDCE (Prop_fdce_C_Q)         0.141     1.162 r  soc_i/cpu_wrap_0/inst/u_systimer/u_rst_sync_32k/rstn_async_d2_reg/Q
                         net (fo=1, routed)           0.455     1.617    soc_i/cpu_wrap_0/inst/u_systimer/rstn_async_d2
    SLICE_X108Y117       LUT1 (Prop_lut1_I0_O)        0.045     1.662 f  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray[63]_i_2/O
                         net (fo=64, routed)          0.215     1.876    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray[63]_i_2_n_0
    SLICE_X109Y116       FDCE                                         f  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[61]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=66, routed)          0.984     1.350    soc_i/cpu_wrap_0/inst/u_systimer/clk_32k
    SLICE_X109Y116       FDCE                                         r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[61]/C
                         clock pessimism             -0.268     1.082    
    SLICE_X109Y116       FDCE (Remov_fdce_C_CLR)     -0.092     0.990    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[61]
  -------------------------------------------------------------------
                         required time                         -0.990    
                         arrival time                           1.876    
  -------------------------------------------------------------------
                         slack                                  0.886    

Slack (MET) :             0.886ns  (arrival time - required time)
  Source:                 soc_i/cpu_wrap_0/inst/u_systimer/u_rst_sync_32k/rstn_async_d2_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[62]/CLR
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.855ns  (logic 0.186ns (21.743%)  route 0.669ns (78.257%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.061ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.350ns
    Source Clock Delay      (SCD):    1.021ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=66, routed)          0.685     1.021    soc_i/cpu_wrap_0/inst/u_systimer/u_rst_sync_32k/clk_32k
    SLICE_X101Y116       FDCE                                         r  soc_i/cpu_wrap_0/inst/u_systimer/u_rst_sync_32k/rstn_async_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y116       FDCE (Prop_fdce_C_Q)         0.141     1.162 r  soc_i/cpu_wrap_0/inst/u_systimer/u_rst_sync_32k/rstn_async_d2_reg/Q
                         net (fo=1, routed)           0.455     1.617    soc_i/cpu_wrap_0/inst/u_systimer/rstn_async_d2
    SLICE_X108Y117       LUT1 (Prop_lut1_I0_O)        0.045     1.662 f  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray[63]_i_2/O
                         net (fo=64, routed)          0.215     1.876    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray[63]_i_2_n_0
    SLICE_X109Y116       FDCE                                         f  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[62]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=66, routed)          0.984     1.350    soc_i/cpu_wrap_0/inst/u_systimer/clk_32k
    SLICE_X109Y116       FDCE                                         r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[62]/C
                         clock pessimism             -0.268     1.082    
    SLICE_X109Y116       FDCE (Remov_fdce_C_CLR)     -0.092     0.990    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[62]
  -------------------------------------------------------------------
                         required time                         -0.990    
                         arrival time                           1.876    
  -------------------------------------------------------------------
                         slack                                  0.886    

Slack (MET) :             1.011ns  (arrival time - required time)
  Source:                 soc_i/cpu_wrap_0/inst/u_systimer/u_rst_sync_32k/rstn_async_d2_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[52]/CLR
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.982ns  (logic 0.186ns (18.940%)  route 0.796ns (81.060%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.063ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.352ns
    Source Clock Delay      (SCD):    1.021ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=66, routed)          0.685     1.021    soc_i/cpu_wrap_0/inst/u_systimer/u_rst_sync_32k/clk_32k
    SLICE_X101Y116       FDCE                                         r  soc_i/cpu_wrap_0/inst/u_systimer/u_rst_sync_32k/rstn_async_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y116       FDCE (Prop_fdce_C_Q)         0.141     1.162 r  soc_i/cpu_wrap_0/inst/u_systimer/u_rst_sync_32k/rstn_async_d2_reg/Q
                         net (fo=1, routed)           0.455     1.617    soc_i/cpu_wrap_0/inst/u_systimer/rstn_async_d2
    SLICE_X108Y117       LUT1 (Prop_lut1_I0_O)        0.045     1.662 f  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray[63]_i_2/O
                         net (fo=64, routed)          0.341     2.003    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray[63]_i_2_n_0
    SLICE_X109Y114       FDCE                                         f  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[52]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=66, routed)          0.986     1.352    soc_i/cpu_wrap_0/inst/u_systimer/clk_32k
    SLICE_X109Y114       FDCE                                         r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[52]/C
                         clock pessimism             -0.268     1.084    
    SLICE_X109Y114       FDCE (Remov_fdce_C_CLR)     -0.092     0.992    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[52]
  -------------------------------------------------------------------
                         required time                         -0.992    
                         arrival time                           2.003    
  -------------------------------------------------------------------
                         slack                                  1.011    

Slack (MET) :             1.011ns  (arrival time - required time)
  Source:                 soc_i/cpu_wrap_0/inst/u_systimer/u_rst_sync_32k/rstn_async_d2_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[53]/CLR
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.982ns  (logic 0.186ns (18.940%)  route 0.796ns (81.060%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.063ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.352ns
    Source Clock Delay      (SCD):    1.021ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=66, routed)          0.685     1.021    soc_i/cpu_wrap_0/inst/u_systimer/u_rst_sync_32k/clk_32k
    SLICE_X101Y116       FDCE                                         r  soc_i/cpu_wrap_0/inst/u_systimer/u_rst_sync_32k/rstn_async_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y116       FDCE (Prop_fdce_C_Q)         0.141     1.162 r  soc_i/cpu_wrap_0/inst/u_systimer/u_rst_sync_32k/rstn_async_d2_reg/Q
                         net (fo=1, routed)           0.455     1.617    soc_i/cpu_wrap_0/inst/u_systimer/rstn_async_d2
    SLICE_X108Y117       LUT1 (Prop_lut1_I0_O)        0.045     1.662 f  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray[63]_i_2/O
                         net (fo=64, routed)          0.341     2.003    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray[63]_i_2_n_0
    SLICE_X109Y114       FDCE                                         f  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[53]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=66, routed)          0.986     1.352    soc_i/cpu_wrap_0/inst/u_systimer/clk_32k
    SLICE_X109Y114       FDCE                                         r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[53]/C
                         clock pessimism             -0.268     1.084    
    SLICE_X109Y114       FDCE (Remov_fdce_C_CLR)     -0.092     0.992    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[53]
  -------------------------------------------------------------------
                         required time                         -0.992    
                         arrival time                           2.003    
  -------------------------------------------------------------------
                         slack                                  1.011    

Slack (MET) :             1.011ns  (arrival time - required time)
  Source:                 soc_i/cpu_wrap_0/inst/u_systimer/u_rst_sync_32k/rstn_async_d2_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[54]/CLR
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.982ns  (logic 0.186ns (18.940%)  route 0.796ns (81.060%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.063ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.352ns
    Source Clock Delay      (SCD):    1.021ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=66, routed)          0.685     1.021    soc_i/cpu_wrap_0/inst/u_systimer/u_rst_sync_32k/clk_32k
    SLICE_X101Y116       FDCE                                         r  soc_i/cpu_wrap_0/inst/u_systimer/u_rst_sync_32k/rstn_async_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y116       FDCE (Prop_fdce_C_Q)         0.141     1.162 r  soc_i/cpu_wrap_0/inst/u_systimer/u_rst_sync_32k/rstn_async_d2_reg/Q
                         net (fo=1, routed)           0.455     1.617    soc_i/cpu_wrap_0/inst/u_systimer/rstn_async_d2
    SLICE_X108Y117       LUT1 (Prop_lut1_I0_O)        0.045     1.662 f  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray[63]_i_2/O
                         net (fo=64, routed)          0.341     2.003    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray[63]_i_2_n_0
    SLICE_X109Y114       FDCE                                         f  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[54]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=66, routed)          0.986     1.352    soc_i/cpu_wrap_0/inst/u_systimer/clk_32k
    SLICE_X109Y114       FDCE                                         r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[54]/C
                         clock pessimism             -0.268     1.084    
    SLICE_X109Y114       FDCE (Remov_fdce_C_CLR)     -0.092     0.992    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[54]
  -------------------------------------------------------------------
                         required time                         -0.992    
                         arrival time                           2.003    
  -------------------------------------------------------------------
                         slack                                  1.011    

Slack (MET) :             1.011ns  (arrival time - required time)
  Source:                 soc_i/cpu_wrap_0/inst/u_systimer/u_rst_sync_32k/rstn_async_d2_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[55]/CLR
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.982ns  (logic 0.186ns (18.940%)  route 0.796ns (81.060%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.063ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.352ns
    Source Clock Delay      (SCD):    1.021ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=66, routed)          0.685     1.021    soc_i/cpu_wrap_0/inst/u_systimer/u_rst_sync_32k/clk_32k
    SLICE_X101Y116       FDCE                                         r  soc_i/cpu_wrap_0/inst/u_systimer/u_rst_sync_32k/rstn_async_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y116       FDCE (Prop_fdce_C_Q)         0.141     1.162 r  soc_i/cpu_wrap_0/inst/u_systimer/u_rst_sync_32k/rstn_async_d2_reg/Q
                         net (fo=1, routed)           0.455     1.617    soc_i/cpu_wrap_0/inst/u_systimer/rstn_async_d2
    SLICE_X108Y117       LUT1 (Prop_lut1_I0_O)        0.045     1.662 f  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray[63]_i_2/O
                         net (fo=64, routed)          0.341     2.003    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray[63]_i_2_n_0
    SLICE_X109Y114       FDCE                                         f  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[55]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=66, routed)          0.986     1.352    soc_i/cpu_wrap_0/inst/u_systimer/clk_32k
    SLICE_X109Y114       FDCE                                         r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[55]/C
                         clock pessimism             -0.268     1.084    
    SLICE_X109Y114       FDCE (Remov_fdce_C_CLR)     -0.092     0.992    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[55]
  -------------------------------------------------------------------
                         required time                         -0.992    
                         arrival time                           2.003    
  -------------------------------------------------------------------
                         slack                                  1.011    

Slack (MET) :             1.088ns  (arrival time - required time)
  Source:                 soc_i/cpu_wrap_0/inst/u_systimer/u_rst_sync_32k/rstn_async_d2_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[42]/CLR
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        1.060ns  (logic 0.186ns (17.543%)  route 0.874ns (82.457%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.064ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.353ns
    Source Clock Delay      (SCD):    1.021ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=66, routed)          0.685     1.021    soc_i/cpu_wrap_0/inst/u_systimer/u_rst_sync_32k/clk_32k
    SLICE_X101Y116       FDCE                                         r  soc_i/cpu_wrap_0/inst/u_systimer/u_rst_sync_32k/rstn_async_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y116       FDCE (Prop_fdce_C_Q)         0.141     1.162 r  soc_i/cpu_wrap_0/inst/u_systimer/u_rst_sync_32k/rstn_async_d2_reg/Q
                         net (fo=1, routed)           0.455     1.617    soc_i/cpu_wrap_0/inst/u_systimer/rstn_async_d2
    SLICE_X108Y117       LUT1 (Prop_lut1_I0_O)        0.045     1.662 f  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray[63]_i_2/O
                         net (fo=64, routed)          0.419     2.081    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray[63]_i_2_n_0
    SLICE_X109Y112       FDCE                                         f  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[42]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=66, routed)          0.987     1.353    soc_i/cpu_wrap_0/inst/u_systimer/clk_32k
    SLICE_X109Y112       FDCE                                         r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[42]/C
                         clock pessimism             -0.268     1.085    
    SLICE_X109Y112       FDCE (Remov_fdce_C_CLR)     -0.092     0.993    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[42]
  -------------------------------------------------------------------
                         required time                         -0.993    
                         arrival time                           2.081    
  -------------------------------------------------------------------
                         slack                                  1.088    

Slack (MET) :             1.088ns  (arrival time - required time)
  Source:                 soc_i/cpu_wrap_0/inst/u_systimer/u_rst_sync_32k/rstn_async_d2_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[43]/CLR
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        1.060ns  (logic 0.186ns (17.543%)  route 0.874ns (82.457%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.064ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.353ns
    Source Clock Delay      (SCD):    1.021ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=66, routed)          0.685     1.021    soc_i/cpu_wrap_0/inst/u_systimer/u_rst_sync_32k/clk_32k
    SLICE_X101Y116       FDCE                                         r  soc_i/cpu_wrap_0/inst/u_systimer/u_rst_sync_32k/rstn_async_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y116       FDCE (Prop_fdce_C_Q)         0.141     1.162 r  soc_i/cpu_wrap_0/inst/u_systimer/u_rst_sync_32k/rstn_async_d2_reg/Q
                         net (fo=1, routed)           0.455     1.617    soc_i/cpu_wrap_0/inst/u_systimer/rstn_async_d2
    SLICE_X108Y117       LUT1 (Prop_lut1_I0_O)        0.045     1.662 f  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray[63]_i_2/O
                         net (fo=64, routed)          0.419     2.081    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray[63]_i_2_n_0
    SLICE_X109Y112       FDCE                                         f  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[43]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=66, routed)          0.987     1.353    soc_i/cpu_wrap_0/inst/u_systimer/clk_32k
    SLICE_X109Y112       FDCE                                         r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[43]/C
                         clock pessimism             -0.268     1.085    
    SLICE_X109Y112       FDCE (Remov_fdce_C_CLR)     -0.092     0.993    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[43]
  -------------------------------------------------------------------
                         required time                         -0.993    
                         arrival time                           2.081    
  -------------------------------------------------------------------
                         slack                                  1.088    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  riscv_jtag_tck
  To Clock:  riscv_jtag_tck

Setup :            0  Failing Endpoints,  Worst Slack       92.817ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.724ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             92.817ns  (required time - arrival time)
  Source:                 soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/FSM_onehot_cur_state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by riscv_jtag_tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_mem_ap/tx_mem_wdata_reg[17]/CLR
                            (recovery check against rising-edge clock riscv_jtag_tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (riscv_jtag_tck rise@100.000ns - riscv_jtag_tck rise@0.000ns)
  Data Path Delay:        6.390ns  (logic 0.796ns (12.458%)  route 5.594ns (87.542%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.149ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.122ns = ( 105.122 - 100.000 ) 
    Source Clock Delay      (SCD):    5.869ns
    Clock Pessimism Removal (CPR):    0.598ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock riscv_jtag_tck rise edge)
                                                      0.000     0.000 r  
    W14                                               0.000     0.000 r  riscv_jtag_tck (IN)
                         net (fo=0)                   0.000     0.000    riscv_jtag_tck
    W14                  IBUF (Prop_ibuf_I_O)         1.007     1.007 r  riscv_jtag_tck_IBUF_inst/O
                         net (fo=1, routed)           3.008     4.015    riscv_jtag_tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.116 r  riscv_jtag_tck_IBUF_BUFG_inst/O
                         net (fo=613, routed)         1.753     5.869    soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/tck
    SLICE_X12Y7          FDRE                                         r  soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/FSM_onehot_cur_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y7          FDRE (Prop_fdre_C_Q)         0.478     6.347 f  soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/FSM_onehot_cur_state_reg[3]/Q
                         net (fo=121, routed)         3.191     9.538    soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/FSM_onehot_cur_state_reg_n_0_[3]
    SLICE_X6Y9           LUT3 (Prop_lut3_I1_O)        0.318     9.856 f  soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/tx_mem_rdata[31]_i_1/O
                         net (fo=35, routed)          2.403    12.259    soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_mem_ap/tx_mem_write_reg_0
    SLICE_X33Y11         FDCE                                         f  soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_mem_ap/tx_mem_wdata_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock riscv_jtag_tck rise edge)
                                                    100.000   100.000 r  
    W14                                               0.000   100.000 r  riscv_jtag_tck (IN)
                         net (fo=0)                   0.000   100.000    riscv_jtag_tck
    W14                  IBUF (Prop_ibuf_I_O)         0.965   100.965 r  riscv_jtag_tck_IBUF_inst/O
                         net (fo=1, routed)           2.576   103.542    riscv_jtag_tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.633 r  riscv_jtag_tck_IBUF_BUFG_inst/O
                         net (fo=613, routed)         1.489   105.122    soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_mem_ap/tck
    SLICE_X33Y11         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_mem_ap/tx_mem_wdata_reg[17]/C
                         clock pessimism              0.598   105.720    
                         clock uncertainty           -0.035   105.685    
    SLICE_X33Y11         FDCE (Recov_fdce_C_CLR)     -0.609   105.076    soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_mem_ap/tx_mem_wdata_reg[17]
  -------------------------------------------------------------------
                         required time                        105.076    
                         arrival time                         -12.259    
  -------------------------------------------------------------------
                         slack                                 92.817    

Slack (MET) :             92.817ns  (required time - arrival time)
  Source:                 soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/FSM_onehot_cur_state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by riscv_jtag_tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_mem_ap/tx_mem_wdata_reg[2]/CLR
                            (recovery check against rising-edge clock riscv_jtag_tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (riscv_jtag_tck rise@100.000ns - riscv_jtag_tck rise@0.000ns)
  Data Path Delay:        6.390ns  (logic 0.796ns (12.458%)  route 5.594ns (87.542%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.149ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.122ns = ( 105.122 - 100.000 ) 
    Source Clock Delay      (SCD):    5.869ns
    Clock Pessimism Removal (CPR):    0.598ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock riscv_jtag_tck rise edge)
                                                      0.000     0.000 r  
    W14                                               0.000     0.000 r  riscv_jtag_tck (IN)
                         net (fo=0)                   0.000     0.000    riscv_jtag_tck
    W14                  IBUF (Prop_ibuf_I_O)         1.007     1.007 r  riscv_jtag_tck_IBUF_inst/O
                         net (fo=1, routed)           3.008     4.015    riscv_jtag_tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.116 r  riscv_jtag_tck_IBUF_BUFG_inst/O
                         net (fo=613, routed)         1.753     5.869    soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/tck
    SLICE_X12Y7          FDRE                                         r  soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/FSM_onehot_cur_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y7          FDRE (Prop_fdre_C_Q)         0.478     6.347 f  soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/FSM_onehot_cur_state_reg[3]/Q
                         net (fo=121, routed)         3.191     9.538    soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/FSM_onehot_cur_state_reg_n_0_[3]
    SLICE_X6Y9           LUT3 (Prop_lut3_I1_O)        0.318     9.856 f  soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/tx_mem_rdata[31]_i_1/O
                         net (fo=35, routed)          2.403    12.259    soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_mem_ap/tx_mem_write_reg_0
    SLICE_X33Y11         FDCE                                         f  soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_mem_ap/tx_mem_wdata_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock riscv_jtag_tck rise edge)
                                                    100.000   100.000 r  
    W14                                               0.000   100.000 r  riscv_jtag_tck (IN)
                         net (fo=0)                   0.000   100.000    riscv_jtag_tck
    W14                  IBUF (Prop_ibuf_I_O)         0.965   100.965 r  riscv_jtag_tck_IBUF_inst/O
                         net (fo=1, routed)           2.576   103.542    riscv_jtag_tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.633 r  riscv_jtag_tck_IBUF_BUFG_inst/O
                         net (fo=613, routed)         1.489   105.122    soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_mem_ap/tck
    SLICE_X33Y11         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_mem_ap/tx_mem_wdata_reg[2]/C
                         clock pessimism              0.598   105.720    
                         clock uncertainty           -0.035   105.685    
    SLICE_X33Y11         FDCE (Recov_fdce_C_CLR)     -0.609   105.076    soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_mem_ap/tx_mem_wdata_reg[2]
  -------------------------------------------------------------------
                         required time                        105.076    
                         arrival time                         -12.259    
  -------------------------------------------------------------------
                         slack                                 92.817    

Slack (MET) :             92.817ns  (required time - arrival time)
  Source:                 soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/FSM_onehot_cur_state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by riscv_jtag_tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_mem_ap/tx_mem_wdata_reg[5]/CLR
                            (recovery check against rising-edge clock riscv_jtag_tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (riscv_jtag_tck rise@100.000ns - riscv_jtag_tck rise@0.000ns)
  Data Path Delay:        6.390ns  (logic 0.796ns (12.458%)  route 5.594ns (87.542%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.149ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.122ns = ( 105.122 - 100.000 ) 
    Source Clock Delay      (SCD):    5.869ns
    Clock Pessimism Removal (CPR):    0.598ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock riscv_jtag_tck rise edge)
                                                      0.000     0.000 r  
    W14                                               0.000     0.000 r  riscv_jtag_tck (IN)
                         net (fo=0)                   0.000     0.000    riscv_jtag_tck
    W14                  IBUF (Prop_ibuf_I_O)         1.007     1.007 r  riscv_jtag_tck_IBUF_inst/O
                         net (fo=1, routed)           3.008     4.015    riscv_jtag_tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.116 r  riscv_jtag_tck_IBUF_BUFG_inst/O
                         net (fo=613, routed)         1.753     5.869    soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/tck
    SLICE_X12Y7          FDRE                                         r  soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/FSM_onehot_cur_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y7          FDRE (Prop_fdre_C_Q)         0.478     6.347 f  soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/FSM_onehot_cur_state_reg[3]/Q
                         net (fo=121, routed)         3.191     9.538    soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/FSM_onehot_cur_state_reg_n_0_[3]
    SLICE_X6Y9           LUT3 (Prop_lut3_I1_O)        0.318     9.856 f  soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/tx_mem_rdata[31]_i_1/O
                         net (fo=35, routed)          2.403    12.259    soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_mem_ap/tx_mem_write_reg_0
    SLICE_X33Y11         FDCE                                         f  soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_mem_ap/tx_mem_wdata_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock riscv_jtag_tck rise edge)
                                                    100.000   100.000 r  
    W14                                               0.000   100.000 r  riscv_jtag_tck (IN)
                         net (fo=0)                   0.000   100.000    riscv_jtag_tck
    W14                  IBUF (Prop_ibuf_I_O)         0.965   100.965 r  riscv_jtag_tck_IBUF_inst/O
                         net (fo=1, routed)           2.576   103.542    riscv_jtag_tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.633 r  riscv_jtag_tck_IBUF_BUFG_inst/O
                         net (fo=613, routed)         1.489   105.122    soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_mem_ap/tck
    SLICE_X33Y11         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_mem_ap/tx_mem_wdata_reg[5]/C
                         clock pessimism              0.598   105.720    
                         clock uncertainty           -0.035   105.685    
    SLICE_X33Y11         FDCE (Recov_fdce_C_CLR)     -0.609   105.076    soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_mem_ap/tx_mem_wdata_reg[5]
  -------------------------------------------------------------------
                         required time                        105.076    
                         arrival time                         -12.259    
  -------------------------------------------------------------------
                         slack                                 92.817    

Slack (MET) :             93.130ns  (required time - arrival time)
  Source:                 soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/FSM_onehot_cur_state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by riscv_jtag_tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_mem_ap/tx_mem_addr_reg[2]/CLR
                            (recovery check against rising-edge clock riscv_jtag_tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (riscv_jtag_tck rise@100.000ns - riscv_jtag_tck rise@0.000ns)
  Data Path Delay:        6.154ns  (logic 0.796ns (12.934%)  route 5.358ns (87.066%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.200ns = ( 105.200 - 100.000 ) 
    Source Clock Delay      (SCD):    5.869ns
    Clock Pessimism Removal (CPR):    0.598ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock riscv_jtag_tck rise edge)
                                                      0.000     0.000 r  
    W14                                               0.000     0.000 r  riscv_jtag_tck (IN)
                         net (fo=0)                   0.000     0.000    riscv_jtag_tck
    W14                  IBUF (Prop_ibuf_I_O)         1.007     1.007 r  riscv_jtag_tck_IBUF_inst/O
                         net (fo=1, routed)           3.008     4.015    riscv_jtag_tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.116 r  riscv_jtag_tck_IBUF_BUFG_inst/O
                         net (fo=613, routed)         1.753     5.869    soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/tck
    SLICE_X12Y7          FDRE                                         r  soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/FSM_onehot_cur_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y7          FDRE (Prop_fdre_C_Q)         0.478     6.347 f  soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/FSM_onehot_cur_state_reg[3]/Q
                         net (fo=121, routed)         3.191     9.538    soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/FSM_onehot_cur_state_reg_n_0_[3]
    SLICE_X6Y9           LUT3 (Prop_lut3_I1_O)        0.318     9.856 f  soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/tx_mem_rdata[31]_i_1/O
                         net (fo=35, routed)          2.168    12.024    soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_mem_ap/tx_mem_write_reg_0
    SLICE_X27Y10         FDCE                                         f  soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_mem_ap/tx_mem_addr_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock riscv_jtag_tck rise edge)
                                                    100.000   100.000 r  
    W14                                               0.000   100.000 r  riscv_jtag_tck (IN)
                         net (fo=0)                   0.000   100.000    riscv_jtag_tck
    W14                  IBUF (Prop_ibuf_I_O)         0.965   100.965 r  riscv_jtag_tck_IBUF_inst/O
                         net (fo=1, routed)           2.576   103.542    riscv_jtag_tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.633 r  riscv_jtag_tck_IBUF_BUFG_inst/O
                         net (fo=613, routed)         1.567   105.200    soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_mem_ap/tck
    SLICE_X27Y10         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_mem_ap/tx_mem_addr_reg[2]/C
                         clock pessimism              0.598   105.798    
                         clock uncertainty           -0.035   105.763    
    SLICE_X27Y10         FDCE (Recov_fdce_C_CLR)     -0.609   105.154    soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_mem_ap/tx_mem_addr_reg[2]
  -------------------------------------------------------------------
                         required time                        105.154    
                         arrival time                         -12.024    
  -------------------------------------------------------------------
                         slack                                 93.130    

Slack (MET) :             93.391ns  (required time - arrival time)
  Source:                 soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/FSM_onehot_cur_state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by riscv_jtag_tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_mem_ap/tx_mem_wdata_reg[11]/CLR
                            (recovery check against rising-edge clock riscv_jtag_tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (riscv_jtag_tck rise@100.000ns - riscv_jtag_tck rise@0.000ns)
  Data Path Delay:        5.985ns  (logic 0.796ns (13.300%)  route 5.189ns (86.700%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.205ns = ( 105.205 - 100.000 ) 
    Source Clock Delay      (SCD):    5.869ns
    Clock Pessimism Removal (CPR):    0.598ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock riscv_jtag_tck rise edge)
                                                      0.000     0.000 r  
    W14                                               0.000     0.000 r  riscv_jtag_tck (IN)
                         net (fo=0)                   0.000     0.000    riscv_jtag_tck
    W14                  IBUF (Prop_ibuf_I_O)         1.007     1.007 r  riscv_jtag_tck_IBUF_inst/O
                         net (fo=1, routed)           3.008     4.015    riscv_jtag_tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.116 r  riscv_jtag_tck_IBUF_BUFG_inst/O
                         net (fo=613, routed)         1.753     5.869    soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/tck
    SLICE_X12Y7          FDRE                                         r  soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/FSM_onehot_cur_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y7          FDRE (Prop_fdre_C_Q)         0.478     6.347 f  soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/FSM_onehot_cur_state_reg[3]/Q
                         net (fo=121, routed)         3.191     9.538    soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/FSM_onehot_cur_state_reg_n_0_[3]
    SLICE_X6Y9           LUT3 (Prop_lut3_I1_O)        0.318     9.856 f  soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/tx_mem_rdata[31]_i_1/O
                         net (fo=35, routed)          1.998    11.854    soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_mem_ap/tx_mem_write_reg_0
    SLICE_X18Y13         FDCE                                         f  soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_mem_ap/tx_mem_wdata_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock riscv_jtag_tck rise edge)
                                                    100.000   100.000 r  
    W14                                               0.000   100.000 r  riscv_jtag_tck (IN)
                         net (fo=0)                   0.000   100.000    riscv_jtag_tck
    W14                  IBUF (Prop_ibuf_I_O)         0.965   100.965 r  riscv_jtag_tck_IBUF_inst/O
                         net (fo=1, routed)           2.576   103.542    riscv_jtag_tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.633 r  riscv_jtag_tck_IBUF_BUFG_inst/O
                         net (fo=613, routed)         1.572   105.205    soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_mem_ap/tck
    SLICE_X18Y13         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_mem_ap/tx_mem_wdata_reg[11]/C
                         clock pessimism              0.598   105.803    
                         clock uncertainty           -0.035   105.768    
    SLICE_X18Y13         FDCE (Recov_fdce_C_CLR)     -0.523   105.245    soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_mem_ap/tx_mem_wdata_reg[11]
  -------------------------------------------------------------------
                         required time                        105.245    
                         arrival time                         -11.854    
  -------------------------------------------------------------------
                         slack                                 93.391    

Slack (MET) :             93.391ns  (required time - arrival time)
  Source:                 soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/FSM_onehot_cur_state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by riscv_jtag_tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_mem_ap/tx_mem_wdata_reg[29]/CLR
                            (recovery check against rising-edge clock riscv_jtag_tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (riscv_jtag_tck rise@100.000ns - riscv_jtag_tck rise@0.000ns)
  Data Path Delay:        5.985ns  (logic 0.796ns (13.300%)  route 5.189ns (86.700%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.205ns = ( 105.205 - 100.000 ) 
    Source Clock Delay      (SCD):    5.869ns
    Clock Pessimism Removal (CPR):    0.598ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock riscv_jtag_tck rise edge)
                                                      0.000     0.000 r  
    W14                                               0.000     0.000 r  riscv_jtag_tck (IN)
                         net (fo=0)                   0.000     0.000    riscv_jtag_tck
    W14                  IBUF (Prop_ibuf_I_O)         1.007     1.007 r  riscv_jtag_tck_IBUF_inst/O
                         net (fo=1, routed)           3.008     4.015    riscv_jtag_tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.116 r  riscv_jtag_tck_IBUF_BUFG_inst/O
                         net (fo=613, routed)         1.753     5.869    soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/tck
    SLICE_X12Y7          FDRE                                         r  soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/FSM_onehot_cur_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y7          FDRE (Prop_fdre_C_Q)         0.478     6.347 f  soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/FSM_onehot_cur_state_reg[3]/Q
                         net (fo=121, routed)         3.191     9.538    soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/FSM_onehot_cur_state_reg_n_0_[3]
    SLICE_X6Y9           LUT3 (Prop_lut3_I1_O)        0.318     9.856 f  soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/tx_mem_rdata[31]_i_1/O
                         net (fo=35, routed)          1.998    11.854    soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_mem_ap/tx_mem_write_reg_0
    SLICE_X18Y13         FDCE                                         f  soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_mem_ap/tx_mem_wdata_reg[29]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock riscv_jtag_tck rise edge)
                                                    100.000   100.000 r  
    W14                                               0.000   100.000 r  riscv_jtag_tck (IN)
                         net (fo=0)                   0.000   100.000    riscv_jtag_tck
    W14                  IBUF (Prop_ibuf_I_O)         0.965   100.965 r  riscv_jtag_tck_IBUF_inst/O
                         net (fo=1, routed)           2.576   103.542    riscv_jtag_tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.633 r  riscv_jtag_tck_IBUF_BUFG_inst/O
                         net (fo=613, routed)         1.572   105.205    soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_mem_ap/tck
    SLICE_X18Y13         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_mem_ap/tx_mem_wdata_reg[29]/C
                         clock pessimism              0.598   105.803    
                         clock uncertainty           -0.035   105.768    
    SLICE_X18Y13         FDCE (Recov_fdce_C_CLR)     -0.523   105.245    soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_mem_ap/tx_mem_wdata_reg[29]
  -------------------------------------------------------------------
                         required time                        105.245    
                         arrival time                         -11.854    
  -------------------------------------------------------------------
                         slack                                 93.391    

Slack (MET) :             93.396ns  (required time - arrival time)
  Source:                 soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/FSM_onehot_cur_state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by riscv_jtag_tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_mem_ap/tx_mem_wdata_reg[0]/CLR
                            (recovery check against rising-edge clock riscv_jtag_tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (riscv_jtag_tck rise@100.000ns - riscv_jtag_tck rise@0.000ns)
  Data Path Delay:        5.927ns  (logic 0.796ns (13.430%)  route 5.131ns (86.570%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.202ns = ( 105.202 - 100.000 ) 
    Source Clock Delay      (SCD):    5.869ns
    Clock Pessimism Removal (CPR):    0.635ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock riscv_jtag_tck rise edge)
                                                      0.000     0.000 r  
    W14                                               0.000     0.000 r  riscv_jtag_tck (IN)
                         net (fo=0)                   0.000     0.000    riscv_jtag_tck
    W14                  IBUF (Prop_ibuf_I_O)         1.007     1.007 r  riscv_jtag_tck_IBUF_inst/O
                         net (fo=1, routed)           3.008     4.015    riscv_jtag_tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.116 r  riscv_jtag_tck_IBUF_BUFG_inst/O
                         net (fo=613, routed)         1.753     5.869    soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/tck
    SLICE_X12Y7          FDRE                                         r  soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/FSM_onehot_cur_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y7          FDRE (Prop_fdre_C_Q)         0.478     6.347 f  soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/FSM_onehot_cur_state_reg[3]/Q
                         net (fo=121, routed)         3.191     9.538    soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/FSM_onehot_cur_state_reg_n_0_[3]
    SLICE_X6Y9           LUT3 (Prop_lut3_I1_O)        0.318     9.856 f  soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/tx_mem_rdata[31]_i_1/O
                         net (fo=35, routed)          1.940    11.797    soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_mem_ap/tx_mem_write_reg_0
    SLICE_X15Y17         FDCE                                         f  soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_mem_ap/tx_mem_wdata_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock riscv_jtag_tck rise edge)
                                                    100.000   100.000 r  
    W14                                               0.000   100.000 r  riscv_jtag_tck (IN)
                         net (fo=0)                   0.000   100.000    riscv_jtag_tck
    W14                  IBUF (Prop_ibuf_I_O)         0.965   100.965 r  riscv_jtag_tck_IBUF_inst/O
                         net (fo=1, routed)           2.576   103.542    riscv_jtag_tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.633 r  riscv_jtag_tck_IBUF_BUFG_inst/O
                         net (fo=613, routed)         1.569   105.202    soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_mem_ap/tck
    SLICE_X15Y17         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_mem_ap/tx_mem_wdata_reg[0]/C
                         clock pessimism              0.635   105.837    
                         clock uncertainty           -0.035   105.802    
    SLICE_X15Y17         FDCE (Recov_fdce_C_CLR)     -0.609   105.193    soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_mem_ap/tx_mem_wdata_reg[0]
  -------------------------------------------------------------------
                         required time                        105.193    
                         arrival time                         -11.797    
  -------------------------------------------------------------------
                         slack                                 93.396    

Slack (MET) :             93.396ns  (required time - arrival time)
  Source:                 soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/FSM_onehot_cur_state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by riscv_jtag_tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_mem_ap/tx_mem_wdata_reg[6]/CLR
                            (recovery check against rising-edge clock riscv_jtag_tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (riscv_jtag_tck rise@100.000ns - riscv_jtag_tck rise@0.000ns)
  Data Path Delay:        5.927ns  (logic 0.796ns (13.430%)  route 5.131ns (86.570%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.202ns = ( 105.202 - 100.000 ) 
    Source Clock Delay      (SCD):    5.869ns
    Clock Pessimism Removal (CPR):    0.635ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock riscv_jtag_tck rise edge)
                                                      0.000     0.000 r  
    W14                                               0.000     0.000 r  riscv_jtag_tck (IN)
                         net (fo=0)                   0.000     0.000    riscv_jtag_tck
    W14                  IBUF (Prop_ibuf_I_O)         1.007     1.007 r  riscv_jtag_tck_IBUF_inst/O
                         net (fo=1, routed)           3.008     4.015    riscv_jtag_tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.116 r  riscv_jtag_tck_IBUF_BUFG_inst/O
                         net (fo=613, routed)         1.753     5.869    soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/tck
    SLICE_X12Y7          FDRE                                         r  soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/FSM_onehot_cur_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y7          FDRE (Prop_fdre_C_Q)         0.478     6.347 f  soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/FSM_onehot_cur_state_reg[3]/Q
                         net (fo=121, routed)         3.191     9.538    soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/FSM_onehot_cur_state_reg_n_0_[3]
    SLICE_X6Y9           LUT3 (Prop_lut3_I1_O)        0.318     9.856 f  soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/tx_mem_rdata[31]_i_1/O
                         net (fo=35, routed)          1.940    11.797    soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_mem_ap/tx_mem_write_reg_0
    SLICE_X15Y17         FDCE                                         f  soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_mem_ap/tx_mem_wdata_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock riscv_jtag_tck rise edge)
                                                    100.000   100.000 r  
    W14                                               0.000   100.000 r  riscv_jtag_tck (IN)
                         net (fo=0)                   0.000   100.000    riscv_jtag_tck
    W14                  IBUF (Prop_ibuf_I_O)         0.965   100.965 r  riscv_jtag_tck_IBUF_inst/O
                         net (fo=1, routed)           2.576   103.542    riscv_jtag_tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.633 r  riscv_jtag_tck_IBUF_BUFG_inst/O
                         net (fo=613, routed)         1.569   105.202    soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_mem_ap/tck
    SLICE_X15Y17         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_mem_ap/tx_mem_wdata_reg[6]/C
                         clock pessimism              0.635   105.837    
                         clock uncertainty           -0.035   105.802    
    SLICE_X15Y17         FDCE (Recov_fdce_C_CLR)     -0.609   105.193    soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_mem_ap/tx_mem_wdata_reg[6]
  -------------------------------------------------------------------
                         required time                        105.193    
                         arrival time                         -11.797    
  -------------------------------------------------------------------
                         slack                                 93.396    

Slack (MET) :             93.595ns  (required time - arrival time)
  Source:                 soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/FSM_onehot_cur_state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by riscv_jtag_tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_mem_ap/tx_mem_wdata_reg[16]/CLR
                            (recovery check against rising-edge clock riscv_jtag_tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (riscv_jtag_tck rise@100.000ns - riscv_jtag_tck rise@0.000ns)
  Data Path Delay:        5.729ns  (logic 0.796ns (13.893%)  route 4.933ns (86.107%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.203ns = ( 105.203 - 100.000 ) 
    Source Clock Delay      (SCD):    5.869ns
    Clock Pessimism Removal (CPR):    0.635ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock riscv_jtag_tck rise edge)
                                                      0.000     0.000 r  
    W14                                               0.000     0.000 r  riscv_jtag_tck (IN)
                         net (fo=0)                   0.000     0.000    riscv_jtag_tck
    W14                  IBUF (Prop_ibuf_I_O)         1.007     1.007 r  riscv_jtag_tck_IBUF_inst/O
                         net (fo=1, routed)           3.008     4.015    riscv_jtag_tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.116 r  riscv_jtag_tck_IBUF_BUFG_inst/O
                         net (fo=613, routed)         1.753     5.869    soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/tck
    SLICE_X12Y7          FDRE                                         r  soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/FSM_onehot_cur_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y7          FDRE (Prop_fdre_C_Q)         0.478     6.347 f  soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/FSM_onehot_cur_state_reg[3]/Q
                         net (fo=121, routed)         3.191     9.538    soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/FSM_onehot_cur_state_reg_n_0_[3]
    SLICE_X6Y9           LUT3 (Prop_lut3_I1_O)        0.318     9.856 f  soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/tx_mem_rdata[31]_i_1/O
                         net (fo=35, routed)          1.743    11.599    soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_mem_ap/tx_mem_write_reg_0
    SLICE_X13Y16         FDCE                                         f  soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_mem_ap/tx_mem_wdata_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock riscv_jtag_tck rise edge)
                                                    100.000   100.000 r  
    W14                                               0.000   100.000 r  riscv_jtag_tck (IN)
                         net (fo=0)                   0.000   100.000    riscv_jtag_tck
    W14                  IBUF (Prop_ibuf_I_O)         0.965   100.965 r  riscv_jtag_tck_IBUF_inst/O
                         net (fo=1, routed)           2.576   103.542    riscv_jtag_tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.633 r  riscv_jtag_tck_IBUF_BUFG_inst/O
                         net (fo=613, routed)         1.570   105.203    soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_mem_ap/tck
    SLICE_X13Y16         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_mem_ap/tx_mem_wdata_reg[16]/C
                         clock pessimism              0.635   105.838    
                         clock uncertainty           -0.035   105.803    
    SLICE_X13Y16         FDCE (Recov_fdce_C_CLR)     -0.609   105.194    soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_mem_ap/tx_mem_wdata_reg[16]
  -------------------------------------------------------------------
                         required time                        105.194    
                         arrival time                         -11.599    
  -------------------------------------------------------------------
                         slack                                 93.595    

Slack (MET) :             93.640ns  (required time - arrival time)
  Source:                 soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/FSM_onehot_cur_state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by riscv_jtag_tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_mem_ap/tx_mem_wdata_reg[30]/CLR
                            (recovery check against rising-edge clock riscv_jtag_tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (riscv_jtag_tck rise@100.000ns - riscv_jtag_tck rise@0.000ns)
  Data Path Delay:        5.636ns  (logic 0.796ns (14.123%)  route 4.840ns (85.877%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.079ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.192ns = ( 105.192 - 100.000 ) 
    Source Clock Delay      (SCD):    5.869ns
    Clock Pessimism Removal (CPR):    0.598ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock riscv_jtag_tck rise edge)
                                                      0.000     0.000 r  
    W14                                               0.000     0.000 r  riscv_jtag_tck (IN)
                         net (fo=0)                   0.000     0.000    riscv_jtag_tck
    W14                  IBUF (Prop_ibuf_I_O)         1.007     1.007 r  riscv_jtag_tck_IBUF_inst/O
                         net (fo=1, routed)           3.008     4.015    riscv_jtag_tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.116 r  riscv_jtag_tck_IBUF_BUFG_inst/O
                         net (fo=613, routed)         1.753     5.869    soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/tck
    SLICE_X12Y7          FDRE                                         r  soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/FSM_onehot_cur_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y7          FDRE (Prop_fdre_C_Q)         0.478     6.347 f  soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/FSM_onehot_cur_state_reg[3]/Q
                         net (fo=121, routed)         3.191     9.538    soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/FSM_onehot_cur_state_reg_n_0_[3]
    SLICE_X6Y9           LUT3 (Prop_lut3_I1_O)        0.318     9.856 f  soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/tx_mem_rdata[31]_i_1/O
                         net (fo=35, routed)          1.649    11.506    soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_mem_ap/tx_mem_write_reg_0
    SLICE_X25Y18         FDCE                                         f  soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_mem_ap/tx_mem_wdata_reg[30]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock riscv_jtag_tck rise edge)
                                                    100.000   100.000 r  
    W14                                               0.000   100.000 r  riscv_jtag_tck (IN)
                         net (fo=0)                   0.000   100.000    riscv_jtag_tck
    W14                  IBUF (Prop_ibuf_I_O)         0.965   100.965 r  riscv_jtag_tck_IBUF_inst/O
                         net (fo=1, routed)           2.576   103.542    riscv_jtag_tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.633 r  riscv_jtag_tck_IBUF_BUFG_inst/O
                         net (fo=613, routed)         1.559   105.192    soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_mem_ap/tck
    SLICE_X25Y18         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_mem_ap/tx_mem_wdata_reg[30]/C
                         clock pessimism              0.598   105.790    
                         clock uncertainty           -0.035   105.755    
    SLICE_X25Y18         FDCE (Recov_fdce_C_CLR)     -0.609   105.146    soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_mem_ap/tx_mem_wdata_reg[30]
  -------------------------------------------------------------------
                         required time                        105.146    
                         arrival time                         -11.506    
  -------------------------------------------------------------------
                         slack                                 93.640    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.724ns  (arrival time - required time)
  Source:                 soc_i/cpu_wrap_0/inst/u_dap/u_wdata_fifo/u_rst_sync_1/rstn_async_d2_reg/C
                            (rising edge-triggered cell FDCE clocked by riscv_jtag_tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_dap/u_wdata_fifo/wptr_reg[1]/CLR
                            (removal check against rising-edge clock riscv_jtag_tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (riscv_jtag_tck rise@0.000ns - riscv_jtag_tck rise@0.000ns)
  Data Path Delay:        0.672ns  (logic 0.186ns (27.690%)  route 0.486ns (72.310%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.813ns
    Source Clock Delay      (SCD):    2.317ns
    Clock Pessimism Removal (CPR):    0.481ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock riscv_jtag_tck rise edge)
                                                      0.000     0.000 r  
    W14                                               0.000     0.000 r  riscv_jtag_tck (IN)
                         net (fo=0)                   0.000     0.000    riscv_jtag_tck
    W14                  IBUF (Prop_ibuf_I_O)         0.471     0.471 r  riscv_jtag_tck_IBUF_inst/O
                         net (fo=1, routed)           1.231     1.702    riscv_jtag_tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.728 r  riscv_jtag_tck_IBUF_BUFG_inst/O
                         net (fo=613, routed)         0.589     2.317    soc_i/cpu_wrap_0/inst/u_dap/u_wdata_fifo/u_rst_sync_1/tck
    SLICE_X9Y16          FDCE                                         r  soc_i/cpu_wrap_0/inst/u_dap/u_wdata_fifo/u_rst_sync_1/rstn_async_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y16          FDCE (Prop_fdce_C_Q)         0.141     2.458 r  soc_i/cpu_wrap_0/inst/u_dap/u_wdata_fifo/u_rst_sync_1/rstn_async_d2_reg/Q
                         net (fo=1, routed)           0.283     2.741    soc_i/cpu_wrap_0/inst/u_dap/u_wdata_fifo/u_rst_sync_1/rstn_async_d2
    SLICE_X9Y16          LUT1 (Prop_lut1_I0_O)        0.045     2.786 f  soc_i/cpu_wrap_0/inst/u_dap/u_wdata_fifo/u_rst_sync_1/wptr[5]_i_2/O
                         net (fo=6, routed)           0.202     2.988    soc_i/cpu_wrap_0/inst/u_dap/u_wdata_fifo/u_rst_sync_1_n_0
    SLICE_X8Y15          FDCE                                         f  soc_i/cpu_wrap_0/inst/u_dap/u_wdata_fifo/wptr_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock riscv_jtag_tck rise edge)
                                                      0.000     0.000 r  
    W14                                               0.000     0.000 r  riscv_jtag_tck (IN)
                         net (fo=0)                   0.000     0.000    riscv_jtag_tck
    W14                  IBUF (Prop_ibuf_I_O)         0.503     0.503 r  riscv_jtag_tck_IBUF_inst/O
                         net (fo=1, routed)           1.424     1.927    riscv_jtag_tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.956 r  riscv_jtag_tck_IBUF_BUFG_inst/O
                         net (fo=613, routed)         0.857     2.813    soc_i/cpu_wrap_0/inst/u_dap/u_wdata_fifo/tck
    SLICE_X8Y15          FDCE                                         r  soc_i/cpu_wrap_0/inst/u_dap/u_wdata_fifo/wptr_reg[1]/C
                         clock pessimism             -0.481     2.332    
    SLICE_X8Y15          FDCE (Remov_fdce_C_CLR)     -0.067     2.265    soc_i/cpu_wrap_0/inst/u_dap/u_wdata_fifo/wptr_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.265    
                         arrival time                           2.988    
  -------------------------------------------------------------------
                         slack                                  0.724    

Slack (MET) :             0.724ns  (arrival time - required time)
  Source:                 soc_i/cpu_wrap_0/inst/u_dap/u_wdata_fifo/u_rst_sync_1/rstn_async_d2_reg/C
                            (rising edge-triggered cell FDCE clocked by riscv_jtag_tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_dap/u_wdata_fifo/wptr_reg[2]/CLR
                            (removal check against rising-edge clock riscv_jtag_tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (riscv_jtag_tck rise@0.000ns - riscv_jtag_tck rise@0.000ns)
  Data Path Delay:        0.672ns  (logic 0.186ns (27.690%)  route 0.486ns (72.310%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.813ns
    Source Clock Delay      (SCD):    2.317ns
    Clock Pessimism Removal (CPR):    0.481ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock riscv_jtag_tck rise edge)
                                                      0.000     0.000 r  
    W14                                               0.000     0.000 r  riscv_jtag_tck (IN)
                         net (fo=0)                   0.000     0.000    riscv_jtag_tck
    W14                  IBUF (Prop_ibuf_I_O)         0.471     0.471 r  riscv_jtag_tck_IBUF_inst/O
                         net (fo=1, routed)           1.231     1.702    riscv_jtag_tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.728 r  riscv_jtag_tck_IBUF_BUFG_inst/O
                         net (fo=613, routed)         0.589     2.317    soc_i/cpu_wrap_0/inst/u_dap/u_wdata_fifo/u_rst_sync_1/tck
    SLICE_X9Y16          FDCE                                         r  soc_i/cpu_wrap_0/inst/u_dap/u_wdata_fifo/u_rst_sync_1/rstn_async_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y16          FDCE (Prop_fdce_C_Q)         0.141     2.458 r  soc_i/cpu_wrap_0/inst/u_dap/u_wdata_fifo/u_rst_sync_1/rstn_async_d2_reg/Q
                         net (fo=1, routed)           0.283     2.741    soc_i/cpu_wrap_0/inst/u_dap/u_wdata_fifo/u_rst_sync_1/rstn_async_d2
    SLICE_X9Y16          LUT1 (Prop_lut1_I0_O)        0.045     2.786 f  soc_i/cpu_wrap_0/inst/u_dap/u_wdata_fifo/u_rst_sync_1/wptr[5]_i_2/O
                         net (fo=6, routed)           0.202     2.988    soc_i/cpu_wrap_0/inst/u_dap/u_wdata_fifo/u_rst_sync_1_n_0
    SLICE_X8Y15          FDCE                                         f  soc_i/cpu_wrap_0/inst/u_dap/u_wdata_fifo/wptr_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock riscv_jtag_tck rise edge)
                                                      0.000     0.000 r  
    W14                                               0.000     0.000 r  riscv_jtag_tck (IN)
                         net (fo=0)                   0.000     0.000    riscv_jtag_tck
    W14                  IBUF (Prop_ibuf_I_O)         0.503     0.503 r  riscv_jtag_tck_IBUF_inst/O
                         net (fo=1, routed)           1.424     1.927    riscv_jtag_tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.956 r  riscv_jtag_tck_IBUF_BUFG_inst/O
                         net (fo=613, routed)         0.857     2.813    soc_i/cpu_wrap_0/inst/u_dap/u_wdata_fifo/tck
    SLICE_X8Y15          FDCE                                         r  soc_i/cpu_wrap_0/inst/u_dap/u_wdata_fifo/wptr_reg[2]/C
                         clock pessimism             -0.481     2.332    
    SLICE_X8Y15          FDCE (Remov_fdce_C_CLR)     -0.067     2.265    soc_i/cpu_wrap_0/inst/u_dap/u_wdata_fifo/wptr_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.265    
                         arrival time                           2.988    
  -------------------------------------------------------------------
                         slack                                  0.724    

Slack (MET) :             0.724ns  (arrival time - required time)
  Source:                 soc_i/cpu_wrap_0/inst/u_dap/u_wdata_fifo/u_rst_sync_1/rstn_async_d2_reg/C
                            (rising edge-triggered cell FDCE clocked by riscv_jtag_tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_dap/u_wdata_fifo/wptr_reg[3]/CLR
                            (removal check against rising-edge clock riscv_jtag_tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (riscv_jtag_tck rise@0.000ns - riscv_jtag_tck rise@0.000ns)
  Data Path Delay:        0.672ns  (logic 0.186ns (27.690%)  route 0.486ns (72.310%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.813ns
    Source Clock Delay      (SCD):    2.317ns
    Clock Pessimism Removal (CPR):    0.481ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock riscv_jtag_tck rise edge)
                                                      0.000     0.000 r  
    W14                                               0.000     0.000 r  riscv_jtag_tck (IN)
                         net (fo=0)                   0.000     0.000    riscv_jtag_tck
    W14                  IBUF (Prop_ibuf_I_O)         0.471     0.471 r  riscv_jtag_tck_IBUF_inst/O
                         net (fo=1, routed)           1.231     1.702    riscv_jtag_tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.728 r  riscv_jtag_tck_IBUF_BUFG_inst/O
                         net (fo=613, routed)         0.589     2.317    soc_i/cpu_wrap_0/inst/u_dap/u_wdata_fifo/u_rst_sync_1/tck
    SLICE_X9Y16          FDCE                                         r  soc_i/cpu_wrap_0/inst/u_dap/u_wdata_fifo/u_rst_sync_1/rstn_async_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y16          FDCE (Prop_fdce_C_Q)         0.141     2.458 r  soc_i/cpu_wrap_0/inst/u_dap/u_wdata_fifo/u_rst_sync_1/rstn_async_d2_reg/Q
                         net (fo=1, routed)           0.283     2.741    soc_i/cpu_wrap_0/inst/u_dap/u_wdata_fifo/u_rst_sync_1/rstn_async_d2
    SLICE_X9Y16          LUT1 (Prop_lut1_I0_O)        0.045     2.786 f  soc_i/cpu_wrap_0/inst/u_dap/u_wdata_fifo/u_rst_sync_1/wptr[5]_i_2/O
                         net (fo=6, routed)           0.202     2.988    soc_i/cpu_wrap_0/inst/u_dap/u_wdata_fifo/u_rst_sync_1_n_0
    SLICE_X8Y15          FDCE                                         f  soc_i/cpu_wrap_0/inst/u_dap/u_wdata_fifo/wptr_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock riscv_jtag_tck rise edge)
                                                      0.000     0.000 r  
    W14                                               0.000     0.000 r  riscv_jtag_tck (IN)
                         net (fo=0)                   0.000     0.000    riscv_jtag_tck
    W14                  IBUF (Prop_ibuf_I_O)         0.503     0.503 r  riscv_jtag_tck_IBUF_inst/O
                         net (fo=1, routed)           1.424     1.927    riscv_jtag_tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.956 r  riscv_jtag_tck_IBUF_BUFG_inst/O
                         net (fo=613, routed)         0.857     2.813    soc_i/cpu_wrap_0/inst/u_dap/u_wdata_fifo/tck
    SLICE_X8Y15          FDCE                                         r  soc_i/cpu_wrap_0/inst/u_dap/u_wdata_fifo/wptr_reg[3]/C
                         clock pessimism             -0.481     2.332    
    SLICE_X8Y15          FDCE (Remov_fdce_C_CLR)     -0.067     2.265    soc_i/cpu_wrap_0/inst/u_dap/u_wdata_fifo/wptr_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.265    
                         arrival time                           2.988    
  -------------------------------------------------------------------
                         slack                                  0.724    

Slack (MET) :             0.724ns  (arrival time - required time)
  Source:                 soc_i/cpu_wrap_0/inst/u_dap/u_wdata_fifo/u_rst_sync_1/rstn_async_d2_reg/C
                            (rising edge-triggered cell FDCE clocked by riscv_jtag_tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_dap/u_wdata_fifo/wptr_reg[5]/CLR
                            (removal check against rising-edge clock riscv_jtag_tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (riscv_jtag_tck rise@0.000ns - riscv_jtag_tck rise@0.000ns)
  Data Path Delay:        0.672ns  (logic 0.186ns (27.690%)  route 0.486ns (72.310%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.813ns
    Source Clock Delay      (SCD):    2.317ns
    Clock Pessimism Removal (CPR):    0.481ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock riscv_jtag_tck rise edge)
                                                      0.000     0.000 r  
    W14                                               0.000     0.000 r  riscv_jtag_tck (IN)
                         net (fo=0)                   0.000     0.000    riscv_jtag_tck
    W14                  IBUF (Prop_ibuf_I_O)         0.471     0.471 r  riscv_jtag_tck_IBUF_inst/O
                         net (fo=1, routed)           1.231     1.702    riscv_jtag_tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.728 r  riscv_jtag_tck_IBUF_BUFG_inst/O
                         net (fo=613, routed)         0.589     2.317    soc_i/cpu_wrap_0/inst/u_dap/u_wdata_fifo/u_rst_sync_1/tck
    SLICE_X9Y16          FDCE                                         r  soc_i/cpu_wrap_0/inst/u_dap/u_wdata_fifo/u_rst_sync_1/rstn_async_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y16          FDCE (Prop_fdce_C_Q)         0.141     2.458 r  soc_i/cpu_wrap_0/inst/u_dap/u_wdata_fifo/u_rst_sync_1/rstn_async_d2_reg/Q
                         net (fo=1, routed)           0.283     2.741    soc_i/cpu_wrap_0/inst/u_dap/u_wdata_fifo/u_rst_sync_1/rstn_async_d2
    SLICE_X9Y16          LUT1 (Prop_lut1_I0_O)        0.045     2.786 f  soc_i/cpu_wrap_0/inst/u_dap/u_wdata_fifo/u_rst_sync_1/wptr[5]_i_2/O
                         net (fo=6, routed)           0.202     2.988    soc_i/cpu_wrap_0/inst/u_dap/u_wdata_fifo/u_rst_sync_1_n_0
    SLICE_X8Y15          FDCE                                         f  soc_i/cpu_wrap_0/inst/u_dap/u_wdata_fifo/wptr_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock riscv_jtag_tck rise edge)
                                                      0.000     0.000 r  
    W14                                               0.000     0.000 r  riscv_jtag_tck (IN)
                         net (fo=0)                   0.000     0.000    riscv_jtag_tck
    W14                  IBUF (Prop_ibuf_I_O)         0.503     0.503 r  riscv_jtag_tck_IBUF_inst/O
                         net (fo=1, routed)           1.424     1.927    riscv_jtag_tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.956 r  riscv_jtag_tck_IBUF_BUFG_inst/O
                         net (fo=613, routed)         0.857     2.813    soc_i/cpu_wrap_0/inst/u_dap/u_wdata_fifo/tck
    SLICE_X8Y15          FDCE                                         r  soc_i/cpu_wrap_0/inst/u_dap/u_wdata_fifo/wptr_reg[5]/C
                         clock pessimism             -0.481     2.332    
    SLICE_X8Y15          FDCE (Remov_fdce_C_CLR)     -0.067     2.265    soc_i/cpu_wrap_0/inst/u_dap/u_wdata_fifo/wptr_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.265    
                         arrival time                           2.988    
  -------------------------------------------------------------------
                         slack                                  0.724    

Slack (MET) :             0.749ns  (arrival time - required time)
  Source:                 soc_i/cpu_wrap_0/inst/u_dap/u_wdata_fifo/u_rst_sync_1/rstn_async_d2_reg/C
                            (rising edge-triggered cell FDCE clocked by riscv_jtag_tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_dap/u_wdata_fifo/wptr_reg[0]/CLR
                            (removal check against rising-edge clock riscv_jtag_tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (riscv_jtag_tck rise@0.000ns - riscv_jtag_tck rise@0.000ns)
  Data Path Delay:        0.672ns  (logic 0.186ns (27.690%)  route 0.486ns (72.310%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.813ns
    Source Clock Delay      (SCD):    2.317ns
    Clock Pessimism Removal (CPR):    0.481ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock riscv_jtag_tck rise edge)
                                                      0.000     0.000 r  
    W14                                               0.000     0.000 r  riscv_jtag_tck (IN)
                         net (fo=0)                   0.000     0.000    riscv_jtag_tck
    W14                  IBUF (Prop_ibuf_I_O)         0.471     0.471 r  riscv_jtag_tck_IBUF_inst/O
                         net (fo=1, routed)           1.231     1.702    riscv_jtag_tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.728 r  riscv_jtag_tck_IBUF_BUFG_inst/O
                         net (fo=613, routed)         0.589     2.317    soc_i/cpu_wrap_0/inst/u_dap/u_wdata_fifo/u_rst_sync_1/tck
    SLICE_X9Y16          FDCE                                         r  soc_i/cpu_wrap_0/inst/u_dap/u_wdata_fifo/u_rst_sync_1/rstn_async_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y16          FDCE (Prop_fdce_C_Q)         0.141     2.458 r  soc_i/cpu_wrap_0/inst/u_dap/u_wdata_fifo/u_rst_sync_1/rstn_async_d2_reg/Q
                         net (fo=1, routed)           0.283     2.741    soc_i/cpu_wrap_0/inst/u_dap/u_wdata_fifo/u_rst_sync_1/rstn_async_d2
    SLICE_X9Y16          LUT1 (Prop_lut1_I0_O)        0.045     2.786 f  soc_i/cpu_wrap_0/inst/u_dap/u_wdata_fifo/u_rst_sync_1/wptr[5]_i_2/O
                         net (fo=6, routed)           0.202     2.988    soc_i/cpu_wrap_0/inst/u_dap/u_wdata_fifo/u_rst_sync_1_n_0
    SLICE_X9Y15          FDCE                                         f  soc_i/cpu_wrap_0/inst/u_dap/u_wdata_fifo/wptr_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock riscv_jtag_tck rise edge)
                                                      0.000     0.000 r  
    W14                                               0.000     0.000 r  riscv_jtag_tck (IN)
                         net (fo=0)                   0.000     0.000    riscv_jtag_tck
    W14                  IBUF (Prop_ibuf_I_O)         0.503     0.503 r  riscv_jtag_tck_IBUF_inst/O
                         net (fo=1, routed)           1.424     1.927    riscv_jtag_tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.956 r  riscv_jtag_tck_IBUF_BUFG_inst/O
                         net (fo=613, routed)         0.857     2.813    soc_i/cpu_wrap_0/inst/u_dap/u_wdata_fifo/tck
    SLICE_X9Y15          FDCE                                         r  soc_i/cpu_wrap_0/inst/u_dap/u_wdata_fifo/wptr_reg[0]/C
                         clock pessimism             -0.481     2.332    
    SLICE_X9Y15          FDCE (Remov_fdce_C_CLR)     -0.092     2.240    soc_i/cpu_wrap_0/inst/u_dap/u_wdata_fifo/wptr_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.240    
                         arrival time                           2.988    
  -------------------------------------------------------------------
                         slack                                  0.749    

Slack (MET) :             0.749ns  (arrival time - required time)
  Source:                 soc_i/cpu_wrap_0/inst/u_dap/u_wdata_fifo/u_rst_sync_1/rstn_async_d2_reg/C
                            (rising edge-triggered cell FDCE clocked by riscv_jtag_tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_dap/u_wdata_fifo/wptr_reg[4]/CLR
                            (removal check against rising-edge clock riscv_jtag_tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (riscv_jtag_tck rise@0.000ns - riscv_jtag_tck rise@0.000ns)
  Data Path Delay:        0.672ns  (logic 0.186ns (27.690%)  route 0.486ns (72.310%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.813ns
    Source Clock Delay      (SCD):    2.317ns
    Clock Pessimism Removal (CPR):    0.481ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock riscv_jtag_tck rise edge)
                                                      0.000     0.000 r  
    W14                                               0.000     0.000 r  riscv_jtag_tck (IN)
                         net (fo=0)                   0.000     0.000    riscv_jtag_tck
    W14                  IBUF (Prop_ibuf_I_O)         0.471     0.471 r  riscv_jtag_tck_IBUF_inst/O
                         net (fo=1, routed)           1.231     1.702    riscv_jtag_tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.728 r  riscv_jtag_tck_IBUF_BUFG_inst/O
                         net (fo=613, routed)         0.589     2.317    soc_i/cpu_wrap_0/inst/u_dap/u_wdata_fifo/u_rst_sync_1/tck
    SLICE_X9Y16          FDCE                                         r  soc_i/cpu_wrap_0/inst/u_dap/u_wdata_fifo/u_rst_sync_1/rstn_async_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y16          FDCE (Prop_fdce_C_Q)         0.141     2.458 r  soc_i/cpu_wrap_0/inst/u_dap/u_wdata_fifo/u_rst_sync_1/rstn_async_d2_reg/Q
                         net (fo=1, routed)           0.283     2.741    soc_i/cpu_wrap_0/inst/u_dap/u_wdata_fifo/u_rst_sync_1/rstn_async_d2
    SLICE_X9Y16          LUT1 (Prop_lut1_I0_O)        0.045     2.786 f  soc_i/cpu_wrap_0/inst/u_dap/u_wdata_fifo/u_rst_sync_1/wptr[5]_i_2/O
                         net (fo=6, routed)           0.202     2.988    soc_i/cpu_wrap_0/inst/u_dap/u_wdata_fifo/u_rst_sync_1_n_0
    SLICE_X9Y15          FDCE                                         f  soc_i/cpu_wrap_0/inst/u_dap/u_wdata_fifo/wptr_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock riscv_jtag_tck rise edge)
                                                      0.000     0.000 r  
    W14                                               0.000     0.000 r  riscv_jtag_tck (IN)
                         net (fo=0)                   0.000     0.000    riscv_jtag_tck
    W14                  IBUF (Prop_ibuf_I_O)         0.503     0.503 r  riscv_jtag_tck_IBUF_inst/O
                         net (fo=1, routed)           1.424     1.927    riscv_jtag_tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.956 r  riscv_jtag_tck_IBUF_BUFG_inst/O
                         net (fo=613, routed)         0.857     2.813    soc_i/cpu_wrap_0/inst/u_dap/u_wdata_fifo/tck
    SLICE_X9Y15          FDCE                                         r  soc_i/cpu_wrap_0/inst/u_dap/u_wdata_fifo/wptr_reg[4]/C
                         clock pessimism             -0.481     2.332    
    SLICE_X9Y15          FDCE (Remov_fdce_C_CLR)     -0.092     2.240    soc_i/cpu_wrap_0/inst/u_dap/u_wdata_fifo/wptr_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.240    
                         arrival time                           2.988    
  -------------------------------------------------------------------
                         slack                                  0.749    

Slack (MET) :             0.817ns  (arrival time - required time)
  Source:                 soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/dpacc_csr_cdbgrstack_reg/C
                            (rising edge-triggered cell FDRE clocked by riscv_jtag_tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_mem_ap/tx_tog_reg/CLR
                            (removal check against rising-edge clock riscv_jtag_tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (riscv_jtag_tck rise@0.000ns - riscv_jtag_tck rise@0.000ns)
  Data Path Delay:        0.732ns  (logic 0.227ns (31.010%)  route 0.505ns (68.990%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.818ns
    Source Clock Delay      (SCD):    2.350ns
    Clock Pessimism Removal (CPR):    0.461ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock riscv_jtag_tck rise edge)
                                                      0.000     0.000 r  
    W14                                               0.000     0.000 r  riscv_jtag_tck (IN)
                         net (fo=0)                   0.000     0.000    riscv_jtag_tck
    W14                  IBUF (Prop_ibuf_I_O)         0.471     0.471 r  riscv_jtag_tck_IBUF_inst/O
                         net (fo=1, routed)           1.231     1.702    riscv_jtag_tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.728 r  riscv_jtag_tck_IBUF_BUFG_inst/O
                         net (fo=613, routed)         0.622     2.350    soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/tck
    SLICE_X5Y9           FDRE                                         r  soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/dpacc_csr_cdbgrstack_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y9           FDRE (Prop_fdre_C_Q)         0.128     2.478 r  soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/dpacc_csr_cdbgrstack_reg/Q
                         net (fo=8, routed)           0.308     2.785    soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/dpacc_csr_cdbgrstack_reg_n_0
    SLICE_X8Y9           LUT3 (Prop_lut3_I2_O)        0.099     2.884 f  soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/rx_tog_s1_i_1/O
                         net (fo=106, routed)         0.197     3.082    soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_mem_ap/ap_rdata_reg[14]_0
    SLICE_X9Y9           FDCE                                         f  soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_mem_ap/tx_tog_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock riscv_jtag_tck rise edge)
                                                      0.000     0.000 r  
    W14                                               0.000     0.000 r  riscv_jtag_tck (IN)
                         net (fo=0)                   0.000     0.000    riscv_jtag_tck
    W14                  IBUF (Prop_ibuf_I_O)         0.503     0.503 r  riscv_jtag_tck_IBUF_inst/O
                         net (fo=1, routed)           1.424     1.927    riscv_jtag_tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.956 r  riscv_jtag_tck_IBUF_BUFG_inst/O
                         net (fo=613, routed)         0.862     2.818    soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_mem_ap/tck
    SLICE_X9Y9           FDCE                                         r  soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_mem_ap/tx_tog_reg/C
                         clock pessimism             -0.461     2.357    
    SLICE_X9Y9           FDCE (Remov_fdce_C_CLR)     -0.092     2.265    soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_mem_ap/tx_tog_reg
  -------------------------------------------------------------------
                         required time                         -2.265    
                         arrival time                           3.082    
  -------------------------------------------------------------------
                         slack                                  0.817    

Slack (MET) :             0.826ns  (arrival time - required time)
  Source:                 soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/dpacc_csr_cdbgrstack_reg/C
                            (rising edge-triggered cell FDRE clocked by riscv_jtag_tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_dap/ap_sel_latch_reg[0]/CLR
                            (removal check against rising-edge clock riscv_jtag_tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (riscv_jtag_tck rise@0.000ns - riscv_jtag_tck rise@0.000ns)
  Data Path Delay:        0.766ns  (logic 0.227ns (29.637%)  route 0.539ns (70.363%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.818ns
    Source Clock Delay      (SCD):    2.350ns
    Clock Pessimism Removal (CPR):    0.461ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock riscv_jtag_tck rise edge)
                                                      0.000     0.000 r  
    W14                                               0.000     0.000 r  riscv_jtag_tck (IN)
                         net (fo=0)                   0.000     0.000    riscv_jtag_tck
    W14                  IBUF (Prop_ibuf_I_O)         0.471     0.471 r  riscv_jtag_tck_IBUF_inst/O
                         net (fo=1, routed)           1.231     1.702    riscv_jtag_tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.728 r  riscv_jtag_tck_IBUF_BUFG_inst/O
                         net (fo=613, routed)         0.622     2.350    soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/tck
    SLICE_X5Y9           FDRE                                         r  soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/dpacc_csr_cdbgrstack_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y9           FDRE (Prop_fdre_C_Q)         0.128     2.478 r  soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/dpacc_csr_cdbgrstack_reg/Q
                         net (fo=8, routed)           0.308     2.785    soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/dpacc_csr_cdbgrstack_reg_n_0
    SLICE_X8Y9           LUT3 (Prop_lut3_I2_O)        0.099     2.884 f  soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/rx_tog_s1_i_1/O
                         net (fo=106, routed)         0.231     3.116    soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp_n_5
    SLICE_X8Y8           FDCE                                         f  soc_i/cpu_wrap_0/inst/u_dap/ap_sel_latch_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock riscv_jtag_tck rise edge)
                                                      0.000     0.000 r  
    W14                                               0.000     0.000 r  riscv_jtag_tck (IN)
                         net (fo=0)                   0.000     0.000    riscv_jtag_tck
    W14                  IBUF (Prop_ibuf_I_O)         0.503     0.503 r  riscv_jtag_tck_IBUF_inst/O
                         net (fo=1, routed)           1.424     1.927    riscv_jtag_tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.956 r  riscv_jtag_tck_IBUF_BUFG_inst/O
                         net (fo=613, routed)         0.862     2.818    soc_i/cpu_wrap_0/inst/u_dap/tck
    SLICE_X8Y8           FDCE                                         r  soc_i/cpu_wrap_0/inst/u_dap/ap_sel_latch_reg[0]/C
                         clock pessimism             -0.461     2.357    
    SLICE_X8Y8           FDCE (Remov_fdce_C_CLR)     -0.067     2.290    soc_i/cpu_wrap_0/inst/u_dap/ap_sel_latch_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.290    
                         arrival time                           3.116    
  -------------------------------------------------------------------
                         slack                                  0.826    

Slack (MET) :             0.826ns  (arrival time - required time)
  Source:                 soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/dpacc_csr_cdbgrstack_reg/C
                            (rising edge-triggered cell FDRE clocked by riscv_jtag_tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_dap/ap_sel_latch_reg[2]/CLR
                            (removal check against rising-edge clock riscv_jtag_tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (riscv_jtag_tck rise@0.000ns - riscv_jtag_tck rise@0.000ns)
  Data Path Delay:        0.766ns  (logic 0.227ns (29.637%)  route 0.539ns (70.363%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.818ns
    Source Clock Delay      (SCD):    2.350ns
    Clock Pessimism Removal (CPR):    0.461ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock riscv_jtag_tck rise edge)
                                                      0.000     0.000 r  
    W14                                               0.000     0.000 r  riscv_jtag_tck (IN)
                         net (fo=0)                   0.000     0.000    riscv_jtag_tck
    W14                  IBUF (Prop_ibuf_I_O)         0.471     0.471 r  riscv_jtag_tck_IBUF_inst/O
                         net (fo=1, routed)           1.231     1.702    riscv_jtag_tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.728 r  riscv_jtag_tck_IBUF_BUFG_inst/O
                         net (fo=613, routed)         0.622     2.350    soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/tck
    SLICE_X5Y9           FDRE                                         r  soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/dpacc_csr_cdbgrstack_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y9           FDRE (Prop_fdre_C_Q)         0.128     2.478 r  soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/dpacc_csr_cdbgrstack_reg/Q
                         net (fo=8, routed)           0.308     2.785    soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/dpacc_csr_cdbgrstack_reg_n_0
    SLICE_X8Y9           LUT3 (Prop_lut3_I2_O)        0.099     2.884 f  soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/rx_tog_s1_i_1/O
                         net (fo=106, routed)         0.231     3.116    soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp_n_5
    SLICE_X8Y8           FDCE                                         f  soc_i/cpu_wrap_0/inst/u_dap/ap_sel_latch_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock riscv_jtag_tck rise edge)
                                                      0.000     0.000 r  
    W14                                               0.000     0.000 r  riscv_jtag_tck (IN)
                         net (fo=0)                   0.000     0.000    riscv_jtag_tck
    W14                  IBUF (Prop_ibuf_I_O)         0.503     0.503 r  riscv_jtag_tck_IBUF_inst/O
                         net (fo=1, routed)           1.424     1.927    riscv_jtag_tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.956 r  riscv_jtag_tck_IBUF_BUFG_inst/O
                         net (fo=613, routed)         0.862     2.818    soc_i/cpu_wrap_0/inst/u_dap/tck
    SLICE_X8Y8           FDCE                                         r  soc_i/cpu_wrap_0/inst/u_dap/ap_sel_latch_reg[2]/C
                         clock pessimism             -0.461     2.357    
    SLICE_X8Y8           FDCE (Remov_fdce_C_CLR)     -0.067     2.290    soc_i/cpu_wrap_0/inst/u_dap/ap_sel_latch_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.290    
                         arrival time                           3.116    
  -------------------------------------------------------------------
                         slack                                  0.826    

Slack (MET) :             0.826ns  (arrival time - required time)
  Source:                 soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/dpacc_csr_cdbgrstack_reg/C
                            (rising edge-triggered cell FDRE clocked by riscv_jtag_tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_dap/ap_sel_latch_reg[3]/CLR
                            (removal check against rising-edge clock riscv_jtag_tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (riscv_jtag_tck rise@0.000ns - riscv_jtag_tck rise@0.000ns)
  Data Path Delay:        0.766ns  (logic 0.227ns (29.637%)  route 0.539ns (70.363%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.818ns
    Source Clock Delay      (SCD):    2.350ns
    Clock Pessimism Removal (CPR):    0.461ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock riscv_jtag_tck rise edge)
                                                      0.000     0.000 r  
    W14                                               0.000     0.000 r  riscv_jtag_tck (IN)
                         net (fo=0)                   0.000     0.000    riscv_jtag_tck
    W14                  IBUF (Prop_ibuf_I_O)         0.471     0.471 r  riscv_jtag_tck_IBUF_inst/O
                         net (fo=1, routed)           1.231     1.702    riscv_jtag_tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.728 r  riscv_jtag_tck_IBUF_BUFG_inst/O
                         net (fo=613, routed)         0.622     2.350    soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/tck
    SLICE_X5Y9           FDRE                                         r  soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/dpacc_csr_cdbgrstack_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y9           FDRE (Prop_fdre_C_Q)         0.128     2.478 r  soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/dpacc_csr_cdbgrstack_reg/Q
                         net (fo=8, routed)           0.308     2.785    soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/dpacc_csr_cdbgrstack_reg_n_0
    SLICE_X8Y9           LUT3 (Prop_lut3_I2_O)        0.099     2.884 f  soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/rx_tog_s1_i_1/O
                         net (fo=106, routed)         0.231     3.116    soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp_n_5
    SLICE_X8Y8           FDCE                                         f  soc_i/cpu_wrap_0/inst/u_dap/ap_sel_latch_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock riscv_jtag_tck rise edge)
                                                      0.000     0.000 r  
    W14                                               0.000     0.000 r  riscv_jtag_tck (IN)
                         net (fo=0)                   0.000     0.000    riscv_jtag_tck
    W14                  IBUF (Prop_ibuf_I_O)         0.503     0.503 r  riscv_jtag_tck_IBUF_inst/O
                         net (fo=1, routed)           1.424     1.927    riscv_jtag_tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.956 r  riscv_jtag_tck_IBUF_BUFG_inst/O
                         net (fo=613, routed)         0.862     2.818    soc_i/cpu_wrap_0/inst/u_dap/tck
    SLICE_X8Y8           FDCE                                         r  soc_i/cpu_wrap_0/inst/u_dap/ap_sel_latch_reg[3]/C
                         clock pessimism             -0.461     2.357    
    SLICE_X8Y8           FDCE (Remov_fdce_C_CLR)     -0.067     2.290    soc_i/cpu_wrap_0/inst/u_dap/ap_sel_latch_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.290    
                         arrival time                           3.116    
  -------------------------------------------------------------------
                         slack                                  0.826    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  riscv_rmii_refclk
  To Clock:  riscv_rmii_refclk

Setup :            0  Failing Endpoints,  Worst Slack       13.570ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.206ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             13.570ns  (required time - arrival time)
  Source:                 soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rstn_async_d2_reg/C
                            (rising edge-triggered cell FDCE clocked by riscv_rmii_refclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_rx_mac_crc32/crc_reg[23]/PRE
                            (recovery check against rising-edge clock riscv_rmii_refclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (riscv_rmii_refclk rise@20.000ns - riscv_rmii_refclk rise@0.000ns)
  Data Path Delay:        5.756ns  (logic 0.608ns (10.563%)  route 5.148ns (89.437%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.516ns = ( 24.516 - 20.000 ) 
    Source Clock Delay      (SCD):    4.936ns
    Clock Pessimism Removal (CPR):    0.364ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock riscv_rmii_refclk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  riscv_rmii_refclk (IN)
                         net (fo=0)                   0.000     0.000    riscv_rmii_refclk
    U18                  IBUF (Prop_ibuf_I_O)         0.905     0.905 r  riscv_rmii_refclk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.110    riscv_rmii_refclk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     3.211 r  riscv_rmii_refclk_IBUF_BUFG_inst/O
                         net (fo=311, routed)         1.725     4.936    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rmii_refclk
    SLICE_X85Y21         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rstn_async_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y21         FDCE (Prop_fdce_C_Q)         0.456     5.392 r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rstn_async_d2_reg/Q
                         net (fo=5, routed)           1.495     6.887    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rmii_rstn
    SLICE_X92Y24         LUT1 (Prop_lut1_I0_O)        0.152     7.039 f  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/crc[31]_i_1/O
                         net (fo=187, routed)         3.653    10.692    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_rx_mac_crc32/crc_reg[31]_0
    SLICE_X69Y12         FDPE                                         f  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_rx_mac_crc32/crc_reg[23]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock riscv_rmii_refclk rise edge)
                                                     20.000    20.000 r  
    U18                                               0.000    20.000 r  riscv_rmii_refclk (IN)
                         net (fo=0)                   0.000    20.000    riscv_rmii_refclk
    U18                  IBUF (Prop_ibuf_I_O)         0.865    20.865 r  riscv_rmii_refclk_IBUF_inst/O
                         net (fo=1, routed)           2.006    22.871    riscv_rmii_refclk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    22.962 r  riscv_rmii_refclk_IBUF_BUFG_inst/O
                         net (fo=311, routed)         1.554    24.516    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_rx_mac_crc32/rmii_refclk
    SLICE_X69Y12         FDPE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_rx_mac_crc32/crc_reg[23]/C
                         clock pessimism              0.364    24.880    
                         clock uncertainty           -0.035    24.845    
    SLICE_X69Y12         FDPE (Recov_fdpe_C_PRE)     -0.583    24.262    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_rx_mac_crc32/crc_reg[23]
  -------------------------------------------------------------------
                         required time                         24.262    
                         arrival time                         -10.692    
  -------------------------------------------------------------------
                         slack                                 13.570    

Slack (MET) :             13.570ns  (required time - arrival time)
  Source:                 soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rstn_async_d2_reg/C
                            (rising edge-triggered cell FDCE clocked by riscv_rmii_refclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_rx_mac_crc32/crc_reg[25]/PRE
                            (recovery check against rising-edge clock riscv_rmii_refclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (riscv_rmii_refclk rise@20.000ns - riscv_rmii_refclk rise@0.000ns)
  Data Path Delay:        5.756ns  (logic 0.608ns (10.563%)  route 5.148ns (89.437%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.516ns = ( 24.516 - 20.000 ) 
    Source Clock Delay      (SCD):    4.936ns
    Clock Pessimism Removal (CPR):    0.364ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock riscv_rmii_refclk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  riscv_rmii_refclk (IN)
                         net (fo=0)                   0.000     0.000    riscv_rmii_refclk
    U18                  IBUF (Prop_ibuf_I_O)         0.905     0.905 r  riscv_rmii_refclk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.110    riscv_rmii_refclk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     3.211 r  riscv_rmii_refclk_IBUF_BUFG_inst/O
                         net (fo=311, routed)         1.725     4.936    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rmii_refclk
    SLICE_X85Y21         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rstn_async_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y21         FDCE (Prop_fdce_C_Q)         0.456     5.392 r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rstn_async_d2_reg/Q
                         net (fo=5, routed)           1.495     6.887    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rmii_rstn
    SLICE_X92Y24         LUT1 (Prop_lut1_I0_O)        0.152     7.039 f  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/crc[31]_i_1/O
                         net (fo=187, routed)         3.653    10.692    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_rx_mac_crc32/crc_reg[31]_0
    SLICE_X69Y12         FDPE                                         f  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_rx_mac_crc32/crc_reg[25]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock riscv_rmii_refclk rise edge)
                                                     20.000    20.000 r  
    U18                                               0.000    20.000 r  riscv_rmii_refclk (IN)
                         net (fo=0)                   0.000    20.000    riscv_rmii_refclk
    U18                  IBUF (Prop_ibuf_I_O)         0.865    20.865 r  riscv_rmii_refclk_IBUF_inst/O
                         net (fo=1, routed)           2.006    22.871    riscv_rmii_refclk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    22.962 r  riscv_rmii_refclk_IBUF_BUFG_inst/O
                         net (fo=311, routed)         1.554    24.516    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_rx_mac_crc32/rmii_refclk
    SLICE_X69Y12         FDPE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_rx_mac_crc32/crc_reg[25]/C
                         clock pessimism              0.364    24.880    
                         clock uncertainty           -0.035    24.845    
    SLICE_X69Y12         FDPE (Recov_fdpe_C_PRE)     -0.583    24.262    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_rx_mac_crc32/crc_reg[25]
  -------------------------------------------------------------------
                         required time                         24.262    
                         arrival time                         -10.692    
  -------------------------------------------------------------------
                         slack                                 13.570    

Slack (MET) :             13.576ns  (required time - arrival time)
  Source:                 soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rstn_async_d2_reg/C
                            (rising edge-triggered cell FDCE clocked by riscv_rmii_refclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_rx_mac_crc32/crc_reg[26]/PRE
                            (recovery check against rising-edge clock riscv_rmii_refclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (riscv_rmii_refclk rise@20.000ns - riscv_rmii_refclk rise@0.000ns)
  Data Path Delay:        5.752ns  (logic 0.608ns (10.570%)  route 5.144ns (89.430%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.518ns = ( 24.518 - 20.000 ) 
    Source Clock Delay      (SCD):    4.936ns
    Clock Pessimism Removal (CPR):    0.364ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock riscv_rmii_refclk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  riscv_rmii_refclk (IN)
                         net (fo=0)                   0.000     0.000    riscv_rmii_refclk
    U18                  IBUF (Prop_ibuf_I_O)         0.905     0.905 r  riscv_rmii_refclk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.110    riscv_rmii_refclk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     3.211 r  riscv_rmii_refclk_IBUF_BUFG_inst/O
                         net (fo=311, routed)         1.725     4.936    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rmii_refclk
    SLICE_X85Y21         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rstn_async_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y21         FDCE (Prop_fdce_C_Q)         0.456     5.392 r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rstn_async_d2_reg/Q
                         net (fo=5, routed)           1.495     6.887    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rmii_rstn
    SLICE_X92Y24         LUT1 (Prop_lut1_I0_O)        0.152     7.039 f  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/crc[31]_i_1/O
                         net (fo=187, routed)         3.649    10.688    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_rx_mac_crc32/crc_reg[31]_0
    SLICE_X71Y10         FDPE                                         f  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_rx_mac_crc32/crc_reg[26]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock riscv_rmii_refclk rise edge)
                                                     20.000    20.000 r  
    U18                                               0.000    20.000 r  riscv_rmii_refclk (IN)
                         net (fo=0)                   0.000    20.000    riscv_rmii_refclk
    U18                  IBUF (Prop_ibuf_I_O)         0.865    20.865 r  riscv_rmii_refclk_IBUF_inst/O
                         net (fo=1, routed)           2.006    22.871    riscv_rmii_refclk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    22.962 r  riscv_rmii_refclk_IBUF_BUFG_inst/O
                         net (fo=311, routed)         1.556    24.518    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_rx_mac_crc32/rmii_refclk
    SLICE_X71Y10         FDPE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_rx_mac_crc32/crc_reg[26]/C
                         clock pessimism              0.364    24.882    
                         clock uncertainty           -0.035    24.847    
    SLICE_X71Y10         FDPE (Recov_fdpe_C_PRE)     -0.583    24.264    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_rx_mac_crc32/crc_reg[26]
  -------------------------------------------------------------------
                         required time                         24.264    
                         arrival time                         -10.688    
  -------------------------------------------------------------------
                         slack                                 13.576    

Slack (MET) :             13.576ns  (required time - arrival time)
  Source:                 soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rstn_async_d2_reg/C
                            (rising edge-triggered cell FDCE clocked by riscv_rmii_refclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_rx_mac_crc32/crc_reg[27]/PRE
                            (recovery check against rising-edge clock riscv_rmii_refclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (riscv_rmii_refclk rise@20.000ns - riscv_rmii_refclk rise@0.000ns)
  Data Path Delay:        5.752ns  (logic 0.608ns (10.570%)  route 5.144ns (89.430%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.518ns = ( 24.518 - 20.000 ) 
    Source Clock Delay      (SCD):    4.936ns
    Clock Pessimism Removal (CPR):    0.364ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock riscv_rmii_refclk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  riscv_rmii_refclk (IN)
                         net (fo=0)                   0.000     0.000    riscv_rmii_refclk
    U18                  IBUF (Prop_ibuf_I_O)         0.905     0.905 r  riscv_rmii_refclk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.110    riscv_rmii_refclk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     3.211 r  riscv_rmii_refclk_IBUF_BUFG_inst/O
                         net (fo=311, routed)         1.725     4.936    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rmii_refclk
    SLICE_X85Y21         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rstn_async_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y21         FDCE (Prop_fdce_C_Q)         0.456     5.392 r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rstn_async_d2_reg/Q
                         net (fo=5, routed)           1.495     6.887    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rmii_rstn
    SLICE_X92Y24         LUT1 (Prop_lut1_I0_O)        0.152     7.039 f  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/crc[31]_i_1/O
                         net (fo=187, routed)         3.649    10.688    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_rx_mac_crc32/crc_reg[31]_0
    SLICE_X71Y10         FDPE                                         f  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_rx_mac_crc32/crc_reg[27]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock riscv_rmii_refclk rise edge)
                                                     20.000    20.000 r  
    U18                                               0.000    20.000 r  riscv_rmii_refclk (IN)
                         net (fo=0)                   0.000    20.000    riscv_rmii_refclk
    U18                  IBUF (Prop_ibuf_I_O)         0.865    20.865 r  riscv_rmii_refclk_IBUF_inst/O
                         net (fo=1, routed)           2.006    22.871    riscv_rmii_refclk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    22.962 r  riscv_rmii_refclk_IBUF_BUFG_inst/O
                         net (fo=311, routed)         1.556    24.518    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_rx_mac_crc32/rmii_refclk
    SLICE_X71Y10         FDPE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_rx_mac_crc32/crc_reg[27]/C
                         clock pessimism              0.364    24.882    
                         clock uncertainty           -0.035    24.847    
    SLICE_X71Y10         FDPE (Recov_fdpe_C_PRE)     -0.583    24.264    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_rx_mac_crc32/crc_reg[27]
  -------------------------------------------------------------------
                         required time                         24.264    
                         arrival time                         -10.688    
  -------------------------------------------------------------------
                         slack                                 13.576    

Slack (MET) :             13.576ns  (required time - arrival time)
  Source:                 soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rstn_async_d2_reg/C
                            (rising edge-triggered cell FDCE clocked by riscv_rmii_refclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_rx_mac_crc32/crc_reg[28]/PRE
                            (recovery check against rising-edge clock riscv_rmii_refclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (riscv_rmii_refclk rise@20.000ns - riscv_rmii_refclk rise@0.000ns)
  Data Path Delay:        5.752ns  (logic 0.608ns (10.570%)  route 5.144ns (89.430%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.518ns = ( 24.518 - 20.000 ) 
    Source Clock Delay      (SCD):    4.936ns
    Clock Pessimism Removal (CPR):    0.364ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock riscv_rmii_refclk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  riscv_rmii_refclk (IN)
                         net (fo=0)                   0.000     0.000    riscv_rmii_refclk
    U18                  IBUF (Prop_ibuf_I_O)         0.905     0.905 r  riscv_rmii_refclk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.110    riscv_rmii_refclk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     3.211 r  riscv_rmii_refclk_IBUF_BUFG_inst/O
                         net (fo=311, routed)         1.725     4.936    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rmii_refclk
    SLICE_X85Y21         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rstn_async_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y21         FDCE (Prop_fdce_C_Q)         0.456     5.392 r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rstn_async_d2_reg/Q
                         net (fo=5, routed)           1.495     6.887    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rmii_rstn
    SLICE_X92Y24         LUT1 (Prop_lut1_I0_O)        0.152     7.039 f  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/crc[31]_i_1/O
                         net (fo=187, routed)         3.649    10.688    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_rx_mac_crc32/crc_reg[31]_0
    SLICE_X71Y10         FDPE                                         f  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_rx_mac_crc32/crc_reg[28]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock riscv_rmii_refclk rise edge)
                                                     20.000    20.000 r  
    U18                                               0.000    20.000 r  riscv_rmii_refclk (IN)
                         net (fo=0)                   0.000    20.000    riscv_rmii_refclk
    U18                  IBUF (Prop_ibuf_I_O)         0.865    20.865 r  riscv_rmii_refclk_IBUF_inst/O
                         net (fo=1, routed)           2.006    22.871    riscv_rmii_refclk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    22.962 r  riscv_rmii_refclk_IBUF_BUFG_inst/O
                         net (fo=311, routed)         1.556    24.518    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_rx_mac_crc32/rmii_refclk
    SLICE_X71Y10         FDPE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_rx_mac_crc32/crc_reg[28]/C
                         clock pessimism              0.364    24.882    
                         clock uncertainty           -0.035    24.847    
    SLICE_X71Y10         FDPE (Recov_fdpe_C_PRE)     -0.583    24.264    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_rx_mac_crc32/crc_reg[28]
  -------------------------------------------------------------------
                         required time                         24.264    
                         arrival time                         -10.688    
  -------------------------------------------------------------------
                         slack                                 13.576    

Slack (MET) :             13.576ns  (required time - arrival time)
  Source:                 soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rstn_async_d2_reg/C
                            (rising edge-triggered cell FDCE clocked by riscv_rmii_refclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_rx_mac_crc32/crc_reg[29]/PRE
                            (recovery check against rising-edge clock riscv_rmii_refclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (riscv_rmii_refclk rise@20.000ns - riscv_rmii_refclk rise@0.000ns)
  Data Path Delay:        5.752ns  (logic 0.608ns (10.570%)  route 5.144ns (89.430%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.518ns = ( 24.518 - 20.000 ) 
    Source Clock Delay      (SCD):    4.936ns
    Clock Pessimism Removal (CPR):    0.364ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock riscv_rmii_refclk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  riscv_rmii_refclk (IN)
                         net (fo=0)                   0.000     0.000    riscv_rmii_refclk
    U18                  IBUF (Prop_ibuf_I_O)         0.905     0.905 r  riscv_rmii_refclk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.110    riscv_rmii_refclk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     3.211 r  riscv_rmii_refclk_IBUF_BUFG_inst/O
                         net (fo=311, routed)         1.725     4.936    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rmii_refclk
    SLICE_X85Y21         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rstn_async_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y21         FDCE (Prop_fdce_C_Q)         0.456     5.392 r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rstn_async_d2_reg/Q
                         net (fo=5, routed)           1.495     6.887    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rmii_rstn
    SLICE_X92Y24         LUT1 (Prop_lut1_I0_O)        0.152     7.039 f  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/crc[31]_i_1/O
                         net (fo=187, routed)         3.649    10.688    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_rx_mac_crc32/crc_reg[31]_0
    SLICE_X71Y10         FDPE                                         f  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_rx_mac_crc32/crc_reg[29]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock riscv_rmii_refclk rise edge)
                                                     20.000    20.000 r  
    U18                                               0.000    20.000 r  riscv_rmii_refclk (IN)
                         net (fo=0)                   0.000    20.000    riscv_rmii_refclk
    U18                  IBUF (Prop_ibuf_I_O)         0.865    20.865 r  riscv_rmii_refclk_IBUF_inst/O
                         net (fo=1, routed)           2.006    22.871    riscv_rmii_refclk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    22.962 r  riscv_rmii_refclk_IBUF_BUFG_inst/O
                         net (fo=311, routed)         1.556    24.518    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_rx_mac_crc32/rmii_refclk
    SLICE_X71Y10         FDPE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_rx_mac_crc32/crc_reg[29]/C
                         clock pessimism              0.364    24.882    
                         clock uncertainty           -0.035    24.847    
    SLICE_X71Y10         FDPE (Recov_fdpe_C_PRE)     -0.583    24.264    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_rx_mac_crc32/crc_reg[29]
  -------------------------------------------------------------------
                         required time                         24.264    
                         arrival time                         -10.688    
  -------------------------------------------------------------------
                         slack                                 13.576    

Slack (MET) :             13.576ns  (required time - arrival time)
  Source:                 soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rstn_async_d2_reg/C
                            (rising edge-triggered cell FDCE clocked by riscv_rmii_refclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_rx_mac_crc32/crc_reg[4]/PRE
                            (recovery check against rising-edge clock riscv_rmii_refclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (riscv_rmii_refclk rise@20.000ns - riscv_rmii_refclk rise@0.000ns)
  Data Path Delay:        5.752ns  (logic 0.608ns (10.570%)  route 5.144ns (89.430%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.518ns = ( 24.518 - 20.000 ) 
    Source Clock Delay      (SCD):    4.936ns
    Clock Pessimism Removal (CPR):    0.364ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock riscv_rmii_refclk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  riscv_rmii_refclk (IN)
                         net (fo=0)                   0.000     0.000    riscv_rmii_refclk
    U18                  IBUF (Prop_ibuf_I_O)         0.905     0.905 r  riscv_rmii_refclk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.110    riscv_rmii_refclk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     3.211 r  riscv_rmii_refclk_IBUF_BUFG_inst/O
                         net (fo=311, routed)         1.725     4.936    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rmii_refclk
    SLICE_X85Y21         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rstn_async_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y21         FDCE (Prop_fdce_C_Q)         0.456     5.392 r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rstn_async_d2_reg/Q
                         net (fo=5, routed)           1.495     6.887    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rmii_rstn
    SLICE_X92Y24         LUT1 (Prop_lut1_I0_O)        0.152     7.039 f  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/crc[31]_i_1/O
                         net (fo=187, routed)         3.649    10.688    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_rx_mac_crc32/crc_reg[31]_0
    SLICE_X71Y10         FDPE                                         f  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_rx_mac_crc32/crc_reg[4]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock riscv_rmii_refclk rise edge)
                                                     20.000    20.000 r  
    U18                                               0.000    20.000 r  riscv_rmii_refclk (IN)
                         net (fo=0)                   0.000    20.000    riscv_rmii_refclk
    U18                  IBUF (Prop_ibuf_I_O)         0.865    20.865 r  riscv_rmii_refclk_IBUF_inst/O
                         net (fo=1, routed)           2.006    22.871    riscv_rmii_refclk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    22.962 r  riscv_rmii_refclk_IBUF_BUFG_inst/O
                         net (fo=311, routed)         1.556    24.518    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_rx_mac_crc32/rmii_refclk
    SLICE_X71Y10         FDPE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_rx_mac_crc32/crc_reg[4]/C
                         clock pessimism              0.364    24.882    
                         clock uncertainty           -0.035    24.847    
    SLICE_X71Y10         FDPE (Recov_fdpe_C_PRE)     -0.583    24.264    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_rx_mac_crc32/crc_reg[4]
  -------------------------------------------------------------------
                         required time                         24.264    
                         arrival time                         -10.688    
  -------------------------------------------------------------------
                         slack                                 13.576    

Slack (MET) :             13.576ns  (required time - arrival time)
  Source:                 soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rstn_async_d2_reg/C
                            (rising edge-triggered cell FDCE clocked by riscv_rmii_refclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_rx_mac_crc32/crc_reg[6]/PRE
                            (recovery check against rising-edge clock riscv_rmii_refclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (riscv_rmii_refclk rise@20.000ns - riscv_rmii_refclk rise@0.000ns)
  Data Path Delay:        5.752ns  (logic 0.608ns (10.570%)  route 5.144ns (89.430%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.518ns = ( 24.518 - 20.000 ) 
    Source Clock Delay      (SCD):    4.936ns
    Clock Pessimism Removal (CPR):    0.364ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock riscv_rmii_refclk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  riscv_rmii_refclk (IN)
                         net (fo=0)                   0.000     0.000    riscv_rmii_refclk
    U18                  IBUF (Prop_ibuf_I_O)         0.905     0.905 r  riscv_rmii_refclk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.110    riscv_rmii_refclk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     3.211 r  riscv_rmii_refclk_IBUF_BUFG_inst/O
                         net (fo=311, routed)         1.725     4.936    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rmii_refclk
    SLICE_X85Y21         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rstn_async_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y21         FDCE (Prop_fdce_C_Q)         0.456     5.392 r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rstn_async_d2_reg/Q
                         net (fo=5, routed)           1.495     6.887    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rmii_rstn
    SLICE_X92Y24         LUT1 (Prop_lut1_I0_O)        0.152     7.039 f  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/crc[31]_i_1/O
                         net (fo=187, routed)         3.649    10.688    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_rx_mac_crc32/crc_reg[31]_0
    SLICE_X71Y10         FDPE                                         f  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_rx_mac_crc32/crc_reg[6]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock riscv_rmii_refclk rise edge)
                                                     20.000    20.000 r  
    U18                                               0.000    20.000 r  riscv_rmii_refclk (IN)
                         net (fo=0)                   0.000    20.000    riscv_rmii_refclk
    U18                  IBUF (Prop_ibuf_I_O)         0.865    20.865 r  riscv_rmii_refclk_IBUF_inst/O
                         net (fo=1, routed)           2.006    22.871    riscv_rmii_refclk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    22.962 r  riscv_rmii_refclk_IBUF_BUFG_inst/O
                         net (fo=311, routed)         1.556    24.518    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_rx_mac_crc32/rmii_refclk
    SLICE_X71Y10         FDPE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_rx_mac_crc32/crc_reg[6]/C
                         clock pessimism              0.364    24.882    
                         clock uncertainty           -0.035    24.847    
    SLICE_X71Y10         FDPE (Recov_fdpe_C_PRE)     -0.583    24.264    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_rx_mac_crc32/crc_reg[6]
  -------------------------------------------------------------------
                         required time                         24.264    
                         arrival time                         -10.688    
  -------------------------------------------------------------------
                         slack                                 13.576    

Slack (MET) :             13.634ns  (required time - arrival time)
  Source:                 soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rstn_async_d2_reg/C
                            (rising edge-triggered cell FDCE clocked by riscv_rmii_refclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/tx_crc_cnt_reg[1]/CLR
                            (recovery check against rising-edge clock riscv_rmii_refclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (riscv_rmii_refclk rise@20.000ns - riscv_rmii_refclk rise@0.000ns)
  Data Path Delay:        5.637ns  (logic 0.612ns (10.858%)  route 5.025ns (89.142%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.514ns = ( 24.514 - 20.000 ) 
    Source Clock Delay      (SCD):    4.936ns
    Clock Pessimism Removal (CPR):    0.364ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock riscv_rmii_refclk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  riscv_rmii_refclk (IN)
                         net (fo=0)                   0.000     0.000    riscv_rmii_refclk
    U18                  IBUF (Prop_ibuf_I_O)         0.905     0.905 r  riscv_rmii_refclk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.110    riscv_rmii_refclk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     3.211 r  riscv_rmii_refclk_IBUF_BUFG_inst/O
                         net (fo=311, routed)         1.725     4.936    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rmii_refclk
    SLICE_X85Y21         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rstn_async_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y21         FDCE (Prop_fdce_C_Q)         0.456     5.392 r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rstn_async_d2_reg/Q
                         net (fo=5, routed)           2.191     7.583    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rmii_rstn
    SLICE_X94Y15         LUT1 (Prop_lut1_I0_O)        0.156     7.739 f  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rmii_txen_i_2/O
                         net (fo=54, routed)          2.834    10.573    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/crc_reg[24]
    SLICE_X67Y13         FDCE                                         f  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/tx_crc_cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock riscv_rmii_refclk rise edge)
                                                     20.000    20.000 r  
    U18                                               0.000    20.000 r  riscv_rmii_refclk (IN)
                         net (fo=0)                   0.000    20.000    riscv_rmii_refclk
    U18                  IBUF (Prop_ibuf_I_O)         0.865    20.865 r  riscv_rmii_refclk_IBUF_inst/O
                         net (fo=1, routed)           2.006    22.871    riscv_rmii_refclk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    22.962 r  riscv_rmii_refclk_IBUF_BUFG_inst/O
                         net (fo=311, routed)         1.552    24.514    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/rmii_refclk
    SLICE_X67Y13         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/tx_crc_cnt_reg[1]/C
                         clock pessimism              0.364    24.878    
                         clock uncertainty           -0.035    24.843    
    SLICE_X67Y13         FDCE (Recov_fdce_C_CLR)     -0.636    24.207    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/tx_crc_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         24.207    
                         arrival time                         -10.573    
  -------------------------------------------------------------------
                         slack                                 13.634    

Slack (MET) :             13.634ns  (required time - arrival time)
  Source:                 soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rstn_async_d2_reg/C
                            (rising edge-triggered cell FDCE clocked by riscv_rmii_refclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/tx_crc_cnt_reg[2]/CLR
                            (recovery check against rising-edge clock riscv_rmii_refclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (riscv_rmii_refclk rise@20.000ns - riscv_rmii_refclk rise@0.000ns)
  Data Path Delay:        5.637ns  (logic 0.612ns (10.858%)  route 5.025ns (89.142%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.514ns = ( 24.514 - 20.000 ) 
    Source Clock Delay      (SCD):    4.936ns
    Clock Pessimism Removal (CPR):    0.364ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock riscv_rmii_refclk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  riscv_rmii_refclk (IN)
                         net (fo=0)                   0.000     0.000    riscv_rmii_refclk
    U18                  IBUF (Prop_ibuf_I_O)         0.905     0.905 r  riscv_rmii_refclk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.110    riscv_rmii_refclk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     3.211 r  riscv_rmii_refclk_IBUF_BUFG_inst/O
                         net (fo=311, routed)         1.725     4.936    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rmii_refclk
    SLICE_X85Y21         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rstn_async_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y21         FDCE (Prop_fdce_C_Q)         0.456     5.392 r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rstn_async_d2_reg/Q
                         net (fo=5, routed)           2.191     7.583    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rmii_rstn
    SLICE_X94Y15         LUT1 (Prop_lut1_I0_O)        0.156     7.739 f  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rmii_txen_i_2/O
                         net (fo=54, routed)          2.834    10.573    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/crc_reg[24]
    SLICE_X67Y13         FDCE                                         f  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/tx_crc_cnt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock riscv_rmii_refclk rise edge)
                                                     20.000    20.000 r  
    U18                                               0.000    20.000 r  riscv_rmii_refclk (IN)
                         net (fo=0)                   0.000    20.000    riscv_rmii_refclk
    U18                  IBUF (Prop_ibuf_I_O)         0.865    20.865 r  riscv_rmii_refclk_IBUF_inst/O
                         net (fo=1, routed)           2.006    22.871    riscv_rmii_refclk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    22.962 r  riscv_rmii_refclk_IBUF_BUFG_inst/O
                         net (fo=311, routed)         1.552    24.514    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/rmii_refclk
    SLICE_X67Y13         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/tx_crc_cnt_reg[2]/C
                         clock pessimism              0.364    24.878    
                         clock uncertainty           -0.035    24.843    
    SLICE_X67Y13         FDCE (Recov_fdce_C_CLR)     -0.636    24.207    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/tx_crc_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         24.207    
                         arrival time                         -10.573    
  -------------------------------------------------------------------
                         slack                                 13.634    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.206ns  (arrival time - required time)
  Source:                 soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rstn_async_d2_reg/C
                            (rising edge-triggered cell FDCE clocked by riscv_rmii_refclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/crsdv_d1_reg/CLR
                            (removal check against rising-edge clock riscv_rmii_refclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (riscv_rmii_refclk rise@0.000ns - riscv_rmii_refclk rise@0.000ns)
  Data Path Delay:        1.098ns  (logic 0.185ns (16.844%)  route 0.913ns (83.156%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    1.649ns
    Clock Pessimism Removal (CPR):    0.324ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock riscv_rmii_refclk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  riscv_rmii_refclk (IN)
                         net (fo=0)                   0.000     0.000    riscv_rmii_refclk
    U18                  IBUF (Prop_ibuf_I_O)         0.370     0.370 r  riscv_rmii_refclk_IBUF_inst/O
                         net (fo=1, routed)           0.674     1.044    riscv_rmii_refclk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.070 r  riscv_rmii_refclk_IBUF_BUFG_inst/O
                         net (fo=311, routed)         0.579     1.649    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rmii_refclk
    SLICE_X85Y21         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rstn_async_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y21         FDCE (Prop_fdce_C_Q)         0.141     1.790 r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rstn_async_d2_reg/Q
                         net (fo=5, routed)           0.638     2.428    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rmii_rstn
    SLICE_X92Y24         LUT1 (Prop_lut1_I0_O)        0.044     2.472 f  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/crc[31]_i_1/O
                         net (fo=187, routed)         0.275     2.747    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/crc_reg[31]_0
    SLICE_X93Y22         FDCE                                         f  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/crsdv_d1_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock riscv_rmii_refclk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  riscv_rmii_refclk (IN)
                         net (fo=0)                   0.000     0.000    riscv_rmii_refclk
    U18                  IBUF (Prop_ibuf_I_O)         0.401     0.401 r  riscv_rmii_refclk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.132    riscv_rmii_refclk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.161 r  riscv_rmii_refclk_IBUF_BUFG_inst/O
                         net (fo=311, routed)         0.869     2.030    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/rmii_refclk
    SLICE_X93Y22         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/crsdv_d1_reg/C
                         clock pessimism             -0.324     1.706    
    SLICE_X93Y22         FDCE (Remov_fdce_C_CLR)     -0.165     1.541    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/crsdv_d1_reg
  -------------------------------------------------------------------
                         required time                         -1.541    
                         arrival time                           2.747    
  -------------------------------------------------------------------
                         slack                                  1.206    

Slack (MET) :             1.361ns  (arrival time - required time)
  Source:                 soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rstn_async_d2_reg/C
                            (rising edge-triggered cell FDCE clocked by riscv_rmii_refclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/rx_data_reg[30]/CLR
                            (removal check against rising-edge clock riscv_rmii_refclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (riscv_rmii_refclk rise@0.000ns - riscv_rmii_refclk rise@0.000ns)
  Data Path Delay:        1.282ns  (logic 0.185ns (14.428%)  route 1.097ns (85.572%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.061ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.649ns
    Clock Pessimism Removal (CPR):    0.324ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock riscv_rmii_refclk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  riscv_rmii_refclk (IN)
                         net (fo=0)                   0.000     0.000    riscv_rmii_refclk
    U18                  IBUF (Prop_ibuf_I_O)         0.370     0.370 r  riscv_rmii_refclk_IBUF_inst/O
                         net (fo=1, routed)           0.674     1.044    riscv_rmii_refclk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.070 r  riscv_rmii_refclk_IBUF_BUFG_inst/O
                         net (fo=311, routed)         0.579     1.649    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rmii_refclk
    SLICE_X85Y21         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rstn_async_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y21         FDCE (Prop_fdce_C_Q)         0.141     1.790 r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rstn_async_d2_reg/Q
                         net (fo=5, routed)           0.638     2.428    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rmii_rstn
    SLICE_X92Y24         LUT1 (Prop_lut1_I0_O)        0.044     2.472 f  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/crc[31]_i_1/O
                         net (fo=187, routed)         0.459     2.931    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/crc_reg[31]_0
    SLICE_X92Y18         FDCE                                         f  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/rx_data_reg[30]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock riscv_rmii_refclk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  riscv_rmii_refclk (IN)
                         net (fo=0)                   0.000     0.000    riscv_rmii_refclk
    U18                  IBUF (Prop_ibuf_I_O)         0.401     0.401 r  riscv_rmii_refclk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.132    riscv_rmii_refclk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.161 r  riscv_rmii_refclk_IBUF_BUFG_inst/O
                         net (fo=311, routed)         0.873     2.034    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/rmii_refclk
    SLICE_X92Y18         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/rx_data_reg[30]/C
                         clock pessimism             -0.324     1.710    
    SLICE_X92Y18         FDCE (Remov_fdce_C_CLR)     -0.140     1.570    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/rx_data_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.570    
                         arrival time                           2.931    
  -------------------------------------------------------------------
                         slack                                  1.361    

Slack (MET) :             1.361ns  (arrival time - required time)
  Source:                 soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rstn_async_d2_reg/C
                            (rising edge-triggered cell FDCE clocked by riscv_rmii_refclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/rx_data_reg[31]/CLR
                            (removal check against rising-edge clock riscv_rmii_refclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (riscv_rmii_refclk rise@0.000ns - riscv_rmii_refclk rise@0.000ns)
  Data Path Delay:        1.282ns  (logic 0.185ns (14.428%)  route 1.097ns (85.572%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.061ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.649ns
    Clock Pessimism Removal (CPR):    0.324ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock riscv_rmii_refclk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  riscv_rmii_refclk (IN)
                         net (fo=0)                   0.000     0.000    riscv_rmii_refclk
    U18                  IBUF (Prop_ibuf_I_O)         0.370     0.370 r  riscv_rmii_refclk_IBUF_inst/O
                         net (fo=1, routed)           0.674     1.044    riscv_rmii_refclk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.070 r  riscv_rmii_refclk_IBUF_BUFG_inst/O
                         net (fo=311, routed)         0.579     1.649    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rmii_refclk
    SLICE_X85Y21         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rstn_async_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y21         FDCE (Prop_fdce_C_Q)         0.141     1.790 r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rstn_async_d2_reg/Q
                         net (fo=5, routed)           0.638     2.428    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rmii_rstn
    SLICE_X92Y24         LUT1 (Prop_lut1_I0_O)        0.044     2.472 f  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/crc[31]_i_1/O
                         net (fo=187, routed)         0.459     2.931    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/crc_reg[31]_0
    SLICE_X92Y18         FDCE                                         f  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/rx_data_reg[31]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock riscv_rmii_refclk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  riscv_rmii_refclk (IN)
                         net (fo=0)                   0.000     0.000    riscv_rmii_refclk
    U18                  IBUF (Prop_ibuf_I_O)         0.401     0.401 r  riscv_rmii_refclk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.132    riscv_rmii_refclk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.161 r  riscv_rmii_refclk_IBUF_BUFG_inst/O
                         net (fo=311, routed)         0.873     2.034    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/rmii_refclk
    SLICE_X92Y18         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/rx_data_reg[31]/C
                         clock pessimism             -0.324     1.710    
    SLICE_X92Y18         FDCE (Remov_fdce_C_CLR)     -0.140     1.570    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/rx_data_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.570    
                         arrival time                           2.931    
  -------------------------------------------------------------------
                         slack                                  1.361    

Slack (MET) :             1.377ns  (arrival time - required time)
  Source:                 soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rstn_async_d2_reg/C
                            (rising edge-triggered cell FDCE clocked by riscv_rmii_refclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_tx_mac_crc32/crc_reg[10]/PRE
                            (removal check against rising-edge clock riscv_rmii_refclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (riscv_rmii_refclk rise@0.000ns - riscv_rmii_refclk rise@0.000ns)
  Data Path Delay:        1.271ns  (logic 0.188ns (14.793%)  route 1.083ns (85.207%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.063ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.649ns
    Clock Pessimism Removal (CPR):    0.324ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock riscv_rmii_refclk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  riscv_rmii_refclk (IN)
                         net (fo=0)                   0.000     0.000    riscv_rmii_refclk
    U18                  IBUF (Prop_ibuf_I_O)         0.370     0.370 r  riscv_rmii_refclk_IBUF_inst/O
                         net (fo=1, routed)           0.674     1.044    riscv_rmii_refclk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.070 r  riscv_rmii_refclk_IBUF_BUFG_inst/O
                         net (fo=311, routed)         0.579     1.649    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rmii_refclk
    SLICE_X85Y21         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rstn_async_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y21         FDCE (Prop_fdce_C_Q)         0.141     1.790 r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rstn_async_d2_reg/Q
                         net (fo=5, routed)           0.874     2.663    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rmii_rstn
    SLICE_X94Y15         LUT1 (Prop_lut1_I0_O)        0.047     2.710 f  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rmii_txen_i_2/O
                         net (fo=54, routed)          0.209     2.920    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_tx_mac_crc32/crc_reg[24]_0
    SLICE_X95Y17         FDPE                                         f  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_tx_mac_crc32/crc_reg[10]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock riscv_rmii_refclk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  riscv_rmii_refclk (IN)
                         net (fo=0)                   0.000     0.000    riscv_rmii_refclk
    U18                  IBUF (Prop_ibuf_I_O)         0.401     0.401 r  riscv_rmii_refclk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.132    riscv_rmii_refclk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.161 r  riscv_rmii_refclk_IBUF_BUFG_inst/O
                         net (fo=311, routed)         0.875     2.036    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_tx_mac_crc32/rmii_refclk
    SLICE_X95Y17         FDPE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_tx_mac_crc32/crc_reg[10]/C
                         clock pessimism             -0.324     1.712    
    SLICE_X95Y17         FDPE (Remov_fdpe_C_PRE)     -0.169     1.543    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_tx_mac_crc32/crc_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.543    
                         arrival time                           2.920    
  -------------------------------------------------------------------
                         slack                                  1.377    

Slack (MET) :             1.377ns  (arrival time - required time)
  Source:                 soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rstn_async_d2_reg/C
                            (rising edge-triggered cell FDCE clocked by riscv_rmii_refclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_tx_mac_crc32/crc_reg[12]/PRE
                            (removal check against rising-edge clock riscv_rmii_refclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (riscv_rmii_refclk rise@0.000ns - riscv_rmii_refclk rise@0.000ns)
  Data Path Delay:        1.271ns  (logic 0.188ns (14.793%)  route 1.083ns (85.207%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.063ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.649ns
    Clock Pessimism Removal (CPR):    0.324ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock riscv_rmii_refclk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  riscv_rmii_refclk (IN)
                         net (fo=0)                   0.000     0.000    riscv_rmii_refclk
    U18                  IBUF (Prop_ibuf_I_O)         0.370     0.370 r  riscv_rmii_refclk_IBUF_inst/O
                         net (fo=1, routed)           0.674     1.044    riscv_rmii_refclk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.070 r  riscv_rmii_refclk_IBUF_BUFG_inst/O
                         net (fo=311, routed)         0.579     1.649    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rmii_refclk
    SLICE_X85Y21         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rstn_async_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y21         FDCE (Prop_fdce_C_Q)         0.141     1.790 r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rstn_async_d2_reg/Q
                         net (fo=5, routed)           0.874     2.663    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rmii_rstn
    SLICE_X94Y15         LUT1 (Prop_lut1_I0_O)        0.047     2.710 f  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rmii_txen_i_2/O
                         net (fo=54, routed)          0.209     2.920    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_tx_mac_crc32/crc_reg[24]_0
    SLICE_X95Y17         FDPE                                         f  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_tx_mac_crc32/crc_reg[12]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock riscv_rmii_refclk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  riscv_rmii_refclk (IN)
                         net (fo=0)                   0.000     0.000    riscv_rmii_refclk
    U18                  IBUF (Prop_ibuf_I_O)         0.401     0.401 r  riscv_rmii_refclk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.132    riscv_rmii_refclk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.161 r  riscv_rmii_refclk_IBUF_BUFG_inst/O
                         net (fo=311, routed)         0.875     2.036    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_tx_mac_crc32/rmii_refclk
    SLICE_X95Y17         FDPE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_tx_mac_crc32/crc_reg[12]/C
                         clock pessimism             -0.324     1.712    
    SLICE_X95Y17         FDPE (Remov_fdpe_C_PRE)     -0.169     1.543    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_tx_mac_crc32/crc_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.543    
                         arrival time                           2.920    
  -------------------------------------------------------------------
                         slack                                  1.377    

Slack (MET) :             1.377ns  (arrival time - required time)
  Source:                 soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rstn_async_d2_reg/C
                            (rising edge-triggered cell FDCE clocked by riscv_rmii_refclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_tx_mac_crc32/crc_reg[14]/PRE
                            (removal check against rising-edge clock riscv_rmii_refclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (riscv_rmii_refclk rise@0.000ns - riscv_rmii_refclk rise@0.000ns)
  Data Path Delay:        1.271ns  (logic 0.188ns (14.793%)  route 1.083ns (85.207%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.063ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.649ns
    Clock Pessimism Removal (CPR):    0.324ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock riscv_rmii_refclk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  riscv_rmii_refclk (IN)
                         net (fo=0)                   0.000     0.000    riscv_rmii_refclk
    U18                  IBUF (Prop_ibuf_I_O)         0.370     0.370 r  riscv_rmii_refclk_IBUF_inst/O
                         net (fo=1, routed)           0.674     1.044    riscv_rmii_refclk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.070 r  riscv_rmii_refclk_IBUF_BUFG_inst/O
                         net (fo=311, routed)         0.579     1.649    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rmii_refclk
    SLICE_X85Y21         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rstn_async_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y21         FDCE (Prop_fdce_C_Q)         0.141     1.790 r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rstn_async_d2_reg/Q
                         net (fo=5, routed)           0.874     2.663    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rmii_rstn
    SLICE_X94Y15         LUT1 (Prop_lut1_I0_O)        0.047     2.710 f  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rmii_txen_i_2/O
                         net (fo=54, routed)          0.209     2.920    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_tx_mac_crc32/crc_reg[24]_0
    SLICE_X95Y17         FDPE                                         f  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_tx_mac_crc32/crc_reg[14]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock riscv_rmii_refclk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  riscv_rmii_refclk (IN)
                         net (fo=0)                   0.000     0.000    riscv_rmii_refclk
    U18                  IBUF (Prop_ibuf_I_O)         0.401     0.401 r  riscv_rmii_refclk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.132    riscv_rmii_refclk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.161 r  riscv_rmii_refclk_IBUF_BUFG_inst/O
                         net (fo=311, routed)         0.875     2.036    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_tx_mac_crc32/rmii_refclk
    SLICE_X95Y17         FDPE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_tx_mac_crc32/crc_reg[14]/C
                         clock pessimism             -0.324     1.712    
    SLICE_X95Y17         FDPE (Remov_fdpe_C_PRE)     -0.169     1.543    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_tx_mac_crc32/crc_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.543    
                         arrival time                           2.920    
  -------------------------------------------------------------------
                         slack                                  1.377    

Slack (MET) :             1.377ns  (arrival time - required time)
  Source:                 soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rstn_async_d2_reg/C
                            (rising edge-triggered cell FDCE clocked by riscv_rmii_refclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_tx_mac_crc32/crc_reg[15]/PRE
                            (removal check against rising-edge clock riscv_rmii_refclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (riscv_rmii_refclk rise@0.000ns - riscv_rmii_refclk rise@0.000ns)
  Data Path Delay:        1.271ns  (logic 0.188ns (14.793%)  route 1.083ns (85.207%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.063ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.649ns
    Clock Pessimism Removal (CPR):    0.324ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock riscv_rmii_refclk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  riscv_rmii_refclk (IN)
                         net (fo=0)                   0.000     0.000    riscv_rmii_refclk
    U18                  IBUF (Prop_ibuf_I_O)         0.370     0.370 r  riscv_rmii_refclk_IBUF_inst/O
                         net (fo=1, routed)           0.674     1.044    riscv_rmii_refclk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.070 r  riscv_rmii_refclk_IBUF_BUFG_inst/O
                         net (fo=311, routed)         0.579     1.649    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rmii_refclk
    SLICE_X85Y21         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rstn_async_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y21         FDCE (Prop_fdce_C_Q)         0.141     1.790 r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rstn_async_d2_reg/Q
                         net (fo=5, routed)           0.874     2.663    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rmii_rstn
    SLICE_X94Y15         LUT1 (Prop_lut1_I0_O)        0.047     2.710 f  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rmii_txen_i_2/O
                         net (fo=54, routed)          0.209     2.920    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_tx_mac_crc32/crc_reg[24]_0
    SLICE_X95Y17         FDPE                                         f  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_tx_mac_crc32/crc_reg[15]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock riscv_rmii_refclk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  riscv_rmii_refclk (IN)
                         net (fo=0)                   0.000     0.000    riscv_rmii_refclk
    U18                  IBUF (Prop_ibuf_I_O)         0.401     0.401 r  riscv_rmii_refclk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.132    riscv_rmii_refclk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.161 r  riscv_rmii_refclk_IBUF_BUFG_inst/O
                         net (fo=311, routed)         0.875     2.036    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_tx_mac_crc32/rmii_refclk
    SLICE_X95Y17         FDPE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_tx_mac_crc32/crc_reg[15]/C
                         clock pessimism             -0.324     1.712    
    SLICE_X95Y17         FDPE (Remov_fdpe_C_PRE)     -0.169     1.543    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_tx_mac_crc32/crc_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.543    
                         arrival time                           2.920    
  -------------------------------------------------------------------
                         slack                                  1.377    

Slack (MET) :             1.377ns  (arrival time - required time)
  Source:                 soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rstn_async_d2_reg/C
                            (rising edge-triggered cell FDCE clocked by riscv_rmii_refclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_tx_mac_crc32/crc_reg[16]/PRE
                            (removal check against rising-edge clock riscv_rmii_refclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (riscv_rmii_refclk rise@0.000ns - riscv_rmii_refclk rise@0.000ns)
  Data Path Delay:        1.271ns  (logic 0.188ns (14.793%)  route 1.083ns (85.207%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.063ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.649ns
    Clock Pessimism Removal (CPR):    0.324ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock riscv_rmii_refclk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  riscv_rmii_refclk (IN)
                         net (fo=0)                   0.000     0.000    riscv_rmii_refclk
    U18                  IBUF (Prop_ibuf_I_O)         0.370     0.370 r  riscv_rmii_refclk_IBUF_inst/O
                         net (fo=1, routed)           0.674     1.044    riscv_rmii_refclk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.070 r  riscv_rmii_refclk_IBUF_BUFG_inst/O
                         net (fo=311, routed)         0.579     1.649    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rmii_refclk
    SLICE_X85Y21         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rstn_async_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y21         FDCE (Prop_fdce_C_Q)         0.141     1.790 r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rstn_async_d2_reg/Q
                         net (fo=5, routed)           0.874     2.663    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rmii_rstn
    SLICE_X94Y15         LUT1 (Prop_lut1_I0_O)        0.047     2.710 f  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rmii_txen_i_2/O
                         net (fo=54, routed)          0.209     2.920    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_tx_mac_crc32/crc_reg[24]_0
    SLICE_X95Y17         FDPE                                         f  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_tx_mac_crc32/crc_reg[16]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock riscv_rmii_refclk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  riscv_rmii_refclk (IN)
                         net (fo=0)                   0.000     0.000    riscv_rmii_refclk
    U18                  IBUF (Prop_ibuf_I_O)         0.401     0.401 r  riscv_rmii_refclk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.132    riscv_rmii_refclk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.161 r  riscv_rmii_refclk_IBUF_BUFG_inst/O
                         net (fo=311, routed)         0.875     2.036    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_tx_mac_crc32/rmii_refclk
    SLICE_X95Y17         FDPE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_tx_mac_crc32/crc_reg[16]/C
                         clock pessimism             -0.324     1.712    
    SLICE_X95Y17         FDPE (Remov_fdpe_C_PRE)     -0.169     1.543    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_tx_mac_crc32/crc_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.543    
                         arrival time                           2.920    
  -------------------------------------------------------------------
                         slack                                  1.377    

Slack (MET) :             1.377ns  (arrival time - required time)
  Source:                 soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rstn_async_d2_reg/C
                            (rising edge-triggered cell FDCE clocked by riscv_rmii_refclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_tx_mac_crc32/crc_reg[17]/PRE
                            (removal check against rising-edge clock riscv_rmii_refclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (riscv_rmii_refclk rise@0.000ns - riscv_rmii_refclk rise@0.000ns)
  Data Path Delay:        1.271ns  (logic 0.188ns (14.793%)  route 1.083ns (85.207%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.063ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.649ns
    Clock Pessimism Removal (CPR):    0.324ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock riscv_rmii_refclk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  riscv_rmii_refclk (IN)
                         net (fo=0)                   0.000     0.000    riscv_rmii_refclk
    U18                  IBUF (Prop_ibuf_I_O)         0.370     0.370 r  riscv_rmii_refclk_IBUF_inst/O
                         net (fo=1, routed)           0.674     1.044    riscv_rmii_refclk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.070 r  riscv_rmii_refclk_IBUF_BUFG_inst/O
                         net (fo=311, routed)         0.579     1.649    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rmii_refclk
    SLICE_X85Y21         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rstn_async_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y21         FDCE (Prop_fdce_C_Q)         0.141     1.790 r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rstn_async_d2_reg/Q
                         net (fo=5, routed)           0.874     2.663    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rmii_rstn
    SLICE_X94Y15         LUT1 (Prop_lut1_I0_O)        0.047     2.710 f  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rmii_txen_i_2/O
                         net (fo=54, routed)          0.209     2.920    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_tx_mac_crc32/crc_reg[24]_0
    SLICE_X95Y17         FDPE                                         f  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_tx_mac_crc32/crc_reg[17]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock riscv_rmii_refclk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  riscv_rmii_refclk (IN)
                         net (fo=0)                   0.000     0.000    riscv_rmii_refclk
    U18                  IBUF (Prop_ibuf_I_O)         0.401     0.401 r  riscv_rmii_refclk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.132    riscv_rmii_refclk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.161 r  riscv_rmii_refclk_IBUF_BUFG_inst/O
                         net (fo=311, routed)         0.875     2.036    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_tx_mac_crc32/rmii_refclk
    SLICE_X95Y17         FDPE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_tx_mac_crc32/crc_reg[17]/C
                         clock pessimism             -0.324     1.712    
    SLICE_X95Y17         FDPE (Remov_fdpe_C_PRE)     -0.169     1.543    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_tx_mac_crc32/crc_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.543    
                         arrival time                           2.920    
  -------------------------------------------------------------------
                         slack                                  1.377    

Slack (MET) :             1.377ns  (arrival time - required time)
  Source:                 soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rstn_async_d2_reg/C
                            (rising edge-triggered cell FDCE clocked by riscv_rmii_refclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_tx_mac_crc32/crc_reg[18]/PRE
                            (removal check against rising-edge clock riscv_rmii_refclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (riscv_rmii_refclk rise@0.000ns - riscv_rmii_refclk rise@0.000ns)
  Data Path Delay:        1.271ns  (logic 0.188ns (14.793%)  route 1.083ns (85.207%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.063ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.649ns
    Clock Pessimism Removal (CPR):    0.324ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock riscv_rmii_refclk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  riscv_rmii_refclk (IN)
                         net (fo=0)                   0.000     0.000    riscv_rmii_refclk
    U18                  IBUF (Prop_ibuf_I_O)         0.370     0.370 r  riscv_rmii_refclk_IBUF_inst/O
                         net (fo=1, routed)           0.674     1.044    riscv_rmii_refclk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.070 r  riscv_rmii_refclk_IBUF_BUFG_inst/O
                         net (fo=311, routed)         0.579     1.649    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rmii_refclk
    SLICE_X85Y21         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rstn_async_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y21         FDCE (Prop_fdce_C_Q)         0.141     1.790 r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rstn_async_d2_reg/Q
                         net (fo=5, routed)           0.874     2.663    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rmii_rstn
    SLICE_X94Y15         LUT1 (Prop_lut1_I0_O)        0.047     2.710 f  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rmii_txen_i_2/O
                         net (fo=54, routed)          0.209     2.920    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_tx_mac_crc32/crc_reg[24]_0
    SLICE_X95Y17         FDPE                                         f  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_tx_mac_crc32/crc_reg[18]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock riscv_rmii_refclk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  riscv_rmii_refclk (IN)
                         net (fo=0)                   0.000     0.000    riscv_rmii_refclk
    U18                  IBUF (Prop_ibuf_I_O)         0.401     0.401 r  riscv_rmii_refclk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.132    riscv_rmii_refclk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.161 r  riscv_rmii_refclk_IBUF_BUFG_inst/O
                         net (fo=311, routed)         0.875     2.036    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_tx_mac_crc32/rmii_refclk
    SLICE_X95Y17         FDPE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_tx_mac_crc32/crc_reg[18]/C
                         clock pessimism             -0.324     1.712    
    SLICE_X95Y17         FDPE (Remov_fdpe_C_PRE)     -0.169     1.543    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_tx_mac_crc32/crc_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.543    
                         arrival time                           2.920    
  -------------------------------------------------------------------
                         slack                                  1.377    





