# SystemVerilog for Digital Hardware Modelling (Draft)


