<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>intel_gpu_commands.h source code [linux-5.3.1/drivers/gpu/drm/i915/gt/intel_gpu_commands.h] - Woboq Code Browser</title>
<link rel="stylesheet" href="../../../../../../../data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="../../../../../../../data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="../../../../../../../data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="../../../../../../../data/jquery/jquery-ui.min.js"></script>
<script>var file = 'linux-5.3.1/drivers/gpu/drm/i915/gt/intel_gpu_commands.h'; var root_path = '../../../../../..'; var data_path = '../../../../../../../data'; var ecma_script_api_version = 2;</script>
<script src='../../../../../../../data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../../../..'>linux-5.3.1</a>/<a href='../../../..'>drivers</a>/<a href='../../..'>gpu</a>/<a href='../..'>drm</a>/<a href='..'>i915</a>/<a href='./'>gt</a>/<a href='intel_gpu_commands.h.html'>intel_gpu_commands.h</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>/*</i></td></tr>
<tr><th id="2">2</th><td><i> * SPDX-License-Identifier: MIT</i></td></tr>
<tr><th id="3">3</th><td><i> *</i></td></tr>
<tr><th id="4">4</th><td><i> * Copyright ï¿½ 2003-2018 Intel Corporation</i></td></tr>
<tr><th id="5">5</th><td><i> */</i></td></tr>
<tr><th id="6">6</th><td></td></tr>
<tr><th id="7">7</th><td><u>#<span data-ppcond="7">ifndef</span> <span class="macro" data-ref="_M/_INTEL_GPU_COMMANDS_H_">_INTEL_GPU_COMMANDS_H_</span></u></td></tr>
<tr><th id="8">8</th><td><u>#define <dfn class="macro" id="_M/_INTEL_GPU_COMMANDS_H_" data-ref="_M/_INTEL_GPU_COMMANDS_H_">_INTEL_GPU_COMMANDS_H_</dfn></u></td></tr>
<tr><th id="9">9</th><td></td></tr>
<tr><th id="10">10</th><td><i>/*</i></td></tr>
<tr><th id="11">11</th><td><i> * Instruction field definitions used by the command parser</i></td></tr>
<tr><th id="12">12</th><td><i> */</i></td></tr>
<tr><th id="13">13</th><td><u>#define <dfn class="macro" id="_M/INSTR_CLIENT_SHIFT" data-ref="_M/INSTR_CLIENT_SHIFT">INSTR_CLIENT_SHIFT</dfn>      29</u></td></tr>
<tr><th id="14">14</th><td><u>#define   <dfn class="macro" id="_M/INSTR_MI_CLIENT" data-ref="_M/INSTR_MI_CLIENT">INSTR_MI_CLIENT</dfn>       0x0</u></td></tr>
<tr><th id="15">15</th><td><u>#define   <dfn class="macro" id="_M/INSTR_BC_CLIENT" data-ref="_M/INSTR_BC_CLIENT">INSTR_BC_CLIENT</dfn>       0x2</u></td></tr>
<tr><th id="16">16</th><td><u>#define   <dfn class="macro" id="_M/INSTR_RC_CLIENT" data-ref="_M/INSTR_RC_CLIENT">INSTR_RC_CLIENT</dfn>       0x3</u></td></tr>
<tr><th id="17">17</th><td><u>#define <dfn class="macro" id="_M/INSTR_SUBCLIENT_SHIFT" data-ref="_M/INSTR_SUBCLIENT_SHIFT">INSTR_SUBCLIENT_SHIFT</dfn>   27</u></td></tr>
<tr><th id="18">18</th><td><u>#define <dfn class="macro" id="_M/INSTR_SUBCLIENT_MASK" data-ref="_M/INSTR_SUBCLIENT_MASK">INSTR_SUBCLIENT_MASK</dfn>    0x18000000</u></td></tr>
<tr><th id="19">19</th><td><u>#define   <dfn class="macro" id="_M/INSTR_MEDIA_SUBCLIENT" data-ref="_M/INSTR_MEDIA_SUBCLIENT">INSTR_MEDIA_SUBCLIENT</dfn> 0x2</u></td></tr>
<tr><th id="20">20</th><td><u>#define <dfn class="macro" id="_M/INSTR_26_TO_24_MASK" data-ref="_M/INSTR_26_TO_24_MASK">INSTR_26_TO_24_MASK</dfn>	0x7000000</u></td></tr>
<tr><th id="21">21</th><td><u>#define   <dfn class="macro" id="_M/INSTR_26_TO_24_SHIFT" data-ref="_M/INSTR_26_TO_24_SHIFT">INSTR_26_TO_24_SHIFT</dfn>	24</u></td></tr>
<tr><th id="22">22</th><td></td></tr>
<tr><th id="23">23</th><td><i>/*</i></td></tr>
<tr><th id="24">24</th><td><i> * Memory interface instructions used by the kernel</i></td></tr>
<tr><th id="25">25</th><td><i> */</i></td></tr>
<tr><th id="26">26</th><td><u>#define <dfn class="macro" id="_M/MI_INSTR" data-ref="_M/MI_INSTR">MI_INSTR</dfn>(opcode, flags) (((opcode) &lt;&lt; 23) | (flags))</u></td></tr>
<tr><th id="27">27</th><td><i>/* Many MI commands use bit 22 of the header dword for GGTT vs PPGTT */</i></td></tr>
<tr><th id="28">28</th><td><u>#define  <dfn class="macro" id="_M/MI_GLOBAL_GTT" data-ref="_M/MI_GLOBAL_GTT">MI_GLOBAL_GTT</dfn>    (1&lt;&lt;22)</u></td></tr>
<tr><th id="29">29</th><td></td></tr>
<tr><th id="30">30</th><td><u>#define <dfn class="macro" id="_M/MI_NOOP" data-ref="_M/MI_NOOP">MI_NOOP</dfn>			MI_INSTR(0, 0)</u></td></tr>
<tr><th id="31">31</th><td><u>#define <dfn class="macro" id="_M/MI_USER_INTERRUPT" data-ref="_M/MI_USER_INTERRUPT">MI_USER_INTERRUPT</dfn>	MI_INSTR(0x02, 0)</u></td></tr>
<tr><th id="32">32</th><td><u>#define <dfn class="macro" id="_M/MI_WAIT_FOR_EVENT" data-ref="_M/MI_WAIT_FOR_EVENT">MI_WAIT_FOR_EVENT</dfn>       MI_INSTR(0x03, 0)</u></td></tr>
<tr><th id="33">33</th><td><u>#define   <dfn class="macro" id="_M/MI_WAIT_FOR_OVERLAY_FLIP" data-ref="_M/MI_WAIT_FOR_OVERLAY_FLIP">MI_WAIT_FOR_OVERLAY_FLIP</dfn>	(1&lt;&lt;16)</u></td></tr>
<tr><th id="34">34</th><td><u>#define   <dfn class="macro" id="_M/MI_WAIT_FOR_PLANE_B_FLIP" data-ref="_M/MI_WAIT_FOR_PLANE_B_FLIP">MI_WAIT_FOR_PLANE_B_FLIP</dfn>      (1&lt;&lt;6)</u></td></tr>
<tr><th id="35">35</th><td><u>#define   <dfn class="macro" id="_M/MI_WAIT_FOR_PLANE_A_FLIP" data-ref="_M/MI_WAIT_FOR_PLANE_A_FLIP">MI_WAIT_FOR_PLANE_A_FLIP</dfn>      (1&lt;&lt;2)</u></td></tr>
<tr><th id="36">36</th><td><u>#define   <dfn class="macro" id="_M/MI_WAIT_FOR_PLANE_A_SCANLINES" data-ref="_M/MI_WAIT_FOR_PLANE_A_SCANLINES">MI_WAIT_FOR_PLANE_A_SCANLINES</dfn> (1&lt;&lt;1)</u></td></tr>
<tr><th id="37">37</th><td><u>#define <dfn class="macro" id="_M/MI_FLUSH" data-ref="_M/MI_FLUSH">MI_FLUSH</dfn>		MI_INSTR(0x04, 0)</u></td></tr>
<tr><th id="38">38</th><td><u>#define   <dfn class="macro" id="_M/MI_READ_FLUSH" data-ref="_M/MI_READ_FLUSH">MI_READ_FLUSH</dfn>		(1 &lt;&lt; 0)</u></td></tr>
<tr><th id="39">39</th><td><u>#define   <dfn class="macro" id="_M/MI_EXE_FLUSH" data-ref="_M/MI_EXE_FLUSH">MI_EXE_FLUSH</dfn>		(1 &lt;&lt; 1)</u></td></tr>
<tr><th id="40">40</th><td><u>#define   <dfn class="macro" id="_M/MI_NO_WRITE_FLUSH" data-ref="_M/MI_NO_WRITE_FLUSH">MI_NO_WRITE_FLUSH</dfn>	(1 &lt;&lt; 2)</u></td></tr>
<tr><th id="41">41</th><td><u>#define   <dfn class="macro" id="_M/MI_SCENE_COUNT" data-ref="_M/MI_SCENE_COUNT">MI_SCENE_COUNT</dfn>	(1 &lt;&lt; 3) /* just increment scene count */</u></td></tr>
<tr><th id="42">42</th><td><u>#define   <dfn class="macro" id="_M/MI_END_SCENE" data-ref="_M/MI_END_SCENE">MI_END_SCENE</dfn>		(1 &lt;&lt; 4) /* flush binner and incr scene count */</u></td></tr>
<tr><th id="43">43</th><td><u>#define   <dfn class="macro" id="_M/MI_INVALIDATE_ISP" data-ref="_M/MI_INVALIDATE_ISP">MI_INVALIDATE_ISP</dfn>	(1 &lt;&lt; 5) /* invalidate indirect state pointers */</u></td></tr>
<tr><th id="44">44</th><td><u>#define <dfn class="macro" id="_M/MI_REPORT_HEAD" data-ref="_M/MI_REPORT_HEAD">MI_REPORT_HEAD</dfn>		MI_INSTR(0x07, 0)</u></td></tr>
<tr><th id="45">45</th><td><u>#define <dfn class="macro" id="_M/MI_ARB_ON_OFF" data-ref="_M/MI_ARB_ON_OFF">MI_ARB_ON_OFF</dfn>		MI_INSTR(0x08, 0)</u></td></tr>
<tr><th id="46">46</th><td><u>#define   <dfn class="macro" id="_M/MI_ARB_ENABLE" data-ref="_M/MI_ARB_ENABLE">MI_ARB_ENABLE</dfn>			(1&lt;&lt;0)</u></td></tr>
<tr><th id="47">47</th><td><u>#define   <dfn class="macro" id="_M/MI_ARB_DISABLE" data-ref="_M/MI_ARB_DISABLE">MI_ARB_DISABLE</dfn>		(0&lt;&lt;0)</u></td></tr>
<tr><th id="48">48</th><td><u>#define <dfn class="macro" id="_M/MI_BATCH_BUFFER_END" data-ref="_M/MI_BATCH_BUFFER_END">MI_BATCH_BUFFER_END</dfn>	MI_INSTR(0x0a, 0)</u></td></tr>
<tr><th id="49">49</th><td><u>#define <dfn class="macro" id="_M/MI_SUSPEND_FLUSH" data-ref="_M/MI_SUSPEND_FLUSH">MI_SUSPEND_FLUSH</dfn>	MI_INSTR(0x0b, 0)</u></td></tr>
<tr><th id="50">50</th><td><u>#define   <dfn class="macro" id="_M/MI_SUSPEND_FLUSH_EN" data-ref="_M/MI_SUSPEND_FLUSH_EN">MI_SUSPEND_FLUSH_EN</dfn>	(1&lt;&lt;0)</u></td></tr>
<tr><th id="51">51</th><td><u>#define <dfn class="macro" id="_M/MI_SET_APPID" data-ref="_M/MI_SET_APPID">MI_SET_APPID</dfn>		MI_INSTR(0x0e, 0)</u></td></tr>
<tr><th id="52">52</th><td><u>#define <dfn class="macro" id="_M/MI_OVERLAY_FLIP" data-ref="_M/MI_OVERLAY_FLIP">MI_OVERLAY_FLIP</dfn>		MI_INSTR(0x11, 0)</u></td></tr>
<tr><th id="53">53</th><td><u>#define   <dfn class="macro" id="_M/MI_OVERLAY_CONTINUE" data-ref="_M/MI_OVERLAY_CONTINUE">MI_OVERLAY_CONTINUE</dfn>	(0x0&lt;&lt;21)</u></td></tr>
<tr><th id="54">54</th><td><u>#define   <dfn class="macro" id="_M/MI_OVERLAY_ON" data-ref="_M/MI_OVERLAY_ON">MI_OVERLAY_ON</dfn>		(0x1&lt;&lt;21)</u></td></tr>
<tr><th id="55">55</th><td><u>#define   <dfn class="macro" id="_M/MI_OVERLAY_OFF" data-ref="_M/MI_OVERLAY_OFF">MI_OVERLAY_OFF</dfn>	(0x2&lt;&lt;21)</u></td></tr>
<tr><th id="56">56</th><td><u>#define <dfn class="macro" id="_M/MI_LOAD_SCAN_LINES_INCL" data-ref="_M/MI_LOAD_SCAN_LINES_INCL">MI_LOAD_SCAN_LINES_INCL</dfn> MI_INSTR(0x12, 0)</u></td></tr>
<tr><th id="57">57</th><td><u>#define <dfn class="macro" id="_M/MI_DISPLAY_FLIP" data-ref="_M/MI_DISPLAY_FLIP">MI_DISPLAY_FLIP</dfn>		MI_INSTR(0x14, 2)</u></td></tr>
<tr><th id="58">58</th><td><u>#define <dfn class="macro" id="_M/MI_DISPLAY_FLIP_I915" data-ref="_M/MI_DISPLAY_FLIP_I915">MI_DISPLAY_FLIP_I915</dfn>	MI_INSTR(0x14, 1)</u></td></tr>
<tr><th id="59">59</th><td><u>#define   <dfn class="macro" id="_M/MI_DISPLAY_FLIP_PLANE" data-ref="_M/MI_DISPLAY_FLIP_PLANE">MI_DISPLAY_FLIP_PLANE</dfn>(n) ((n) &lt;&lt; 20)</u></td></tr>
<tr><th id="60">60</th><td><i>/* IVB has funny definitions for which plane to flip. */</i></td></tr>
<tr><th id="61">61</th><td><u>#define   <dfn class="macro" id="_M/MI_DISPLAY_FLIP_IVB_PLANE_A" data-ref="_M/MI_DISPLAY_FLIP_IVB_PLANE_A">MI_DISPLAY_FLIP_IVB_PLANE_A</dfn>  (0 &lt;&lt; 19)</u></td></tr>
<tr><th id="62">62</th><td><u>#define   <dfn class="macro" id="_M/MI_DISPLAY_FLIP_IVB_PLANE_B" data-ref="_M/MI_DISPLAY_FLIP_IVB_PLANE_B">MI_DISPLAY_FLIP_IVB_PLANE_B</dfn>  (1 &lt;&lt; 19)</u></td></tr>
<tr><th id="63">63</th><td><u>#define   <dfn class="macro" id="_M/MI_DISPLAY_FLIP_IVB_SPRITE_A" data-ref="_M/MI_DISPLAY_FLIP_IVB_SPRITE_A">MI_DISPLAY_FLIP_IVB_SPRITE_A</dfn> (2 &lt;&lt; 19)</u></td></tr>
<tr><th id="64">64</th><td><u>#define   <dfn class="macro" id="_M/MI_DISPLAY_FLIP_IVB_SPRITE_B" data-ref="_M/MI_DISPLAY_FLIP_IVB_SPRITE_B">MI_DISPLAY_FLIP_IVB_SPRITE_B</dfn> (3 &lt;&lt; 19)</u></td></tr>
<tr><th id="65">65</th><td><u>#define   <dfn class="macro" id="_M/MI_DISPLAY_FLIP_IVB_PLANE_C" data-ref="_M/MI_DISPLAY_FLIP_IVB_PLANE_C">MI_DISPLAY_FLIP_IVB_PLANE_C</dfn>  (4 &lt;&lt; 19)</u></td></tr>
<tr><th id="66">66</th><td><u>#define   <dfn class="macro" id="_M/MI_DISPLAY_FLIP_IVB_SPRITE_C" data-ref="_M/MI_DISPLAY_FLIP_IVB_SPRITE_C">MI_DISPLAY_FLIP_IVB_SPRITE_C</dfn> (5 &lt;&lt; 19)</u></td></tr>
<tr><th id="67">67</th><td><i>/* SKL ones */</i></td></tr>
<tr><th id="68">68</th><td><u>#define   <dfn class="macro" id="_M/MI_DISPLAY_FLIP_SKL_PLANE_1_A" data-ref="_M/MI_DISPLAY_FLIP_SKL_PLANE_1_A">MI_DISPLAY_FLIP_SKL_PLANE_1_A</dfn>	(0 &lt;&lt; 8)</u></td></tr>
<tr><th id="69">69</th><td><u>#define   <dfn class="macro" id="_M/MI_DISPLAY_FLIP_SKL_PLANE_1_B" data-ref="_M/MI_DISPLAY_FLIP_SKL_PLANE_1_B">MI_DISPLAY_FLIP_SKL_PLANE_1_B</dfn>	(1 &lt;&lt; 8)</u></td></tr>
<tr><th id="70">70</th><td><u>#define   <dfn class="macro" id="_M/MI_DISPLAY_FLIP_SKL_PLANE_1_C" data-ref="_M/MI_DISPLAY_FLIP_SKL_PLANE_1_C">MI_DISPLAY_FLIP_SKL_PLANE_1_C</dfn>	(2 &lt;&lt; 8)</u></td></tr>
<tr><th id="71">71</th><td><u>#define   <dfn class="macro" id="_M/MI_DISPLAY_FLIP_SKL_PLANE_2_A" data-ref="_M/MI_DISPLAY_FLIP_SKL_PLANE_2_A">MI_DISPLAY_FLIP_SKL_PLANE_2_A</dfn>	(4 &lt;&lt; 8)</u></td></tr>
<tr><th id="72">72</th><td><u>#define   <dfn class="macro" id="_M/MI_DISPLAY_FLIP_SKL_PLANE_2_B" data-ref="_M/MI_DISPLAY_FLIP_SKL_PLANE_2_B">MI_DISPLAY_FLIP_SKL_PLANE_2_B</dfn>	(5 &lt;&lt; 8)</u></td></tr>
<tr><th id="73">73</th><td><u>#define   <dfn class="macro" id="_M/MI_DISPLAY_FLIP_SKL_PLANE_2_C" data-ref="_M/MI_DISPLAY_FLIP_SKL_PLANE_2_C">MI_DISPLAY_FLIP_SKL_PLANE_2_C</dfn>	(6 &lt;&lt; 8)</u></td></tr>
<tr><th id="74">74</th><td><u>#define   <dfn class="macro" id="_M/MI_DISPLAY_FLIP_SKL_PLANE_3_A" data-ref="_M/MI_DISPLAY_FLIP_SKL_PLANE_3_A">MI_DISPLAY_FLIP_SKL_PLANE_3_A</dfn>	(7 &lt;&lt; 8)</u></td></tr>
<tr><th id="75">75</th><td><u>#define   <dfn class="macro" id="_M/MI_DISPLAY_FLIP_SKL_PLANE_3_B" data-ref="_M/MI_DISPLAY_FLIP_SKL_PLANE_3_B">MI_DISPLAY_FLIP_SKL_PLANE_3_B</dfn>	(8 &lt;&lt; 8)</u></td></tr>
<tr><th id="76">76</th><td><u>#define   <dfn class="macro" id="_M/MI_DISPLAY_FLIP_SKL_PLANE_3_C" data-ref="_M/MI_DISPLAY_FLIP_SKL_PLANE_3_C">MI_DISPLAY_FLIP_SKL_PLANE_3_C</dfn>	(9 &lt;&lt; 8)</u></td></tr>
<tr><th id="77">77</th><td><u>#define <dfn class="macro" id="_M/MI_SEMAPHORE_MBOX" data-ref="_M/MI_SEMAPHORE_MBOX">MI_SEMAPHORE_MBOX</dfn>	MI_INSTR(0x16, 1) /* gen6, gen7 */</u></td></tr>
<tr><th id="78">78</th><td><u>#define   <dfn class="macro" id="_M/MI_SEMAPHORE_GLOBAL_GTT" data-ref="_M/MI_SEMAPHORE_GLOBAL_GTT">MI_SEMAPHORE_GLOBAL_GTT</dfn>    (1&lt;&lt;22)</u></td></tr>
<tr><th id="79">79</th><td><u>#define   <dfn class="macro" id="_M/MI_SEMAPHORE_UPDATE" data-ref="_M/MI_SEMAPHORE_UPDATE">MI_SEMAPHORE_UPDATE</dfn>	    (1&lt;&lt;21)</u></td></tr>
<tr><th id="80">80</th><td><u>#define   <dfn class="macro" id="_M/MI_SEMAPHORE_COMPARE" data-ref="_M/MI_SEMAPHORE_COMPARE">MI_SEMAPHORE_COMPARE</dfn>	    (1&lt;&lt;20)</u></td></tr>
<tr><th id="81">81</th><td><u>#define   <dfn class="macro" id="_M/MI_SEMAPHORE_REGISTER" data-ref="_M/MI_SEMAPHORE_REGISTER">MI_SEMAPHORE_REGISTER</dfn>	    (1&lt;&lt;18)</u></td></tr>
<tr><th id="82">82</th><td><u>#define   <dfn class="macro" id="_M/MI_SEMAPHORE_SYNC_VR" data-ref="_M/MI_SEMAPHORE_SYNC_VR">MI_SEMAPHORE_SYNC_VR</dfn>	    (0&lt;&lt;16) /* RCS  wait for VCS  (RVSYNC) */</u></td></tr>
<tr><th id="83">83</th><td><u>#define   <dfn class="macro" id="_M/MI_SEMAPHORE_SYNC_VER" data-ref="_M/MI_SEMAPHORE_SYNC_VER">MI_SEMAPHORE_SYNC_VER</dfn>	    (1&lt;&lt;16) /* RCS  wait for VECS (RVESYNC) */</u></td></tr>
<tr><th id="84">84</th><td><u>#define   <dfn class="macro" id="_M/MI_SEMAPHORE_SYNC_BR" data-ref="_M/MI_SEMAPHORE_SYNC_BR">MI_SEMAPHORE_SYNC_BR</dfn>	    (2&lt;&lt;16) /* RCS  wait for BCS  (RBSYNC) */</u></td></tr>
<tr><th id="85">85</th><td><u>#define   <dfn class="macro" id="_M/MI_SEMAPHORE_SYNC_BV" data-ref="_M/MI_SEMAPHORE_SYNC_BV">MI_SEMAPHORE_SYNC_BV</dfn>	    (0&lt;&lt;16) /* VCS  wait for BCS  (VBSYNC) */</u></td></tr>
<tr><th id="86">86</th><td><u>#define   <dfn class="macro" id="_M/MI_SEMAPHORE_SYNC_VEV" data-ref="_M/MI_SEMAPHORE_SYNC_VEV">MI_SEMAPHORE_SYNC_VEV</dfn>	    (1&lt;&lt;16) /* VCS  wait for VECS (VVESYNC) */</u></td></tr>
<tr><th id="87">87</th><td><u>#define   <dfn class="macro" id="_M/MI_SEMAPHORE_SYNC_RV" data-ref="_M/MI_SEMAPHORE_SYNC_RV">MI_SEMAPHORE_SYNC_RV</dfn>	    (2&lt;&lt;16) /* VCS  wait for RCS  (VRSYNC) */</u></td></tr>
<tr><th id="88">88</th><td><u>#define   <dfn class="macro" id="_M/MI_SEMAPHORE_SYNC_RB" data-ref="_M/MI_SEMAPHORE_SYNC_RB">MI_SEMAPHORE_SYNC_RB</dfn>	    (0&lt;&lt;16) /* BCS  wait for RCS  (BRSYNC) */</u></td></tr>
<tr><th id="89">89</th><td><u>#define   <dfn class="macro" id="_M/MI_SEMAPHORE_SYNC_VEB" data-ref="_M/MI_SEMAPHORE_SYNC_VEB">MI_SEMAPHORE_SYNC_VEB</dfn>	    (1&lt;&lt;16) /* BCS  wait for VECS (BVESYNC) */</u></td></tr>
<tr><th id="90">90</th><td><u>#define   <dfn class="macro" id="_M/MI_SEMAPHORE_SYNC_VB" data-ref="_M/MI_SEMAPHORE_SYNC_VB">MI_SEMAPHORE_SYNC_VB</dfn>	    (2&lt;&lt;16) /* BCS  wait for VCS  (BVSYNC) */</u></td></tr>
<tr><th id="91">91</th><td><u>#define   <dfn class="macro" id="_M/MI_SEMAPHORE_SYNC_BVE" data-ref="_M/MI_SEMAPHORE_SYNC_BVE">MI_SEMAPHORE_SYNC_BVE</dfn>	    (0&lt;&lt;16) /* VECS wait for BCS  (VEBSYNC) */</u></td></tr>
<tr><th id="92">92</th><td><u>#define   <dfn class="macro" id="_M/MI_SEMAPHORE_SYNC_VVE" data-ref="_M/MI_SEMAPHORE_SYNC_VVE">MI_SEMAPHORE_SYNC_VVE</dfn>	    (1&lt;&lt;16) /* VECS wait for VCS  (VEVSYNC) */</u></td></tr>
<tr><th id="93">93</th><td><u>#define   <dfn class="macro" id="_M/MI_SEMAPHORE_SYNC_RVE" data-ref="_M/MI_SEMAPHORE_SYNC_RVE">MI_SEMAPHORE_SYNC_RVE</dfn>	    (2&lt;&lt;16) /* VECS wait for RCS  (VERSYNC) */</u></td></tr>
<tr><th id="94">94</th><td><u>#define   <dfn class="macro" id="_M/MI_SEMAPHORE_SYNC_INVALID" data-ref="_M/MI_SEMAPHORE_SYNC_INVALID">MI_SEMAPHORE_SYNC_INVALID</dfn> (3&lt;&lt;16)</u></td></tr>
<tr><th id="95">95</th><td><u>#define   <dfn class="macro" id="_M/MI_SEMAPHORE_SYNC_MASK" data-ref="_M/MI_SEMAPHORE_SYNC_MASK">MI_SEMAPHORE_SYNC_MASK</dfn>    (3&lt;&lt;16)</u></td></tr>
<tr><th id="96">96</th><td><u>#define <dfn class="macro" id="_M/MI_SET_CONTEXT" data-ref="_M/MI_SET_CONTEXT">MI_SET_CONTEXT</dfn>		MI_INSTR(0x18, 0)</u></td></tr>
<tr><th id="97">97</th><td><u>#define   <dfn class="macro" id="_M/MI_MM_SPACE_GTT" data-ref="_M/MI_MM_SPACE_GTT">MI_MM_SPACE_GTT</dfn>		(1&lt;&lt;8)</u></td></tr>
<tr><th id="98">98</th><td><u>#define   <dfn class="macro" id="_M/MI_MM_SPACE_PHYSICAL" data-ref="_M/MI_MM_SPACE_PHYSICAL">MI_MM_SPACE_PHYSICAL</dfn>		(0&lt;&lt;8)</u></td></tr>
<tr><th id="99">99</th><td><u>#define   <dfn class="macro" id="_M/MI_SAVE_EXT_STATE_EN" data-ref="_M/MI_SAVE_EXT_STATE_EN">MI_SAVE_EXT_STATE_EN</dfn>		(1&lt;&lt;3)</u></td></tr>
<tr><th id="100">100</th><td><u>#define   <dfn class="macro" id="_M/MI_RESTORE_EXT_STATE_EN" data-ref="_M/MI_RESTORE_EXT_STATE_EN">MI_RESTORE_EXT_STATE_EN</dfn>	(1&lt;&lt;2)</u></td></tr>
<tr><th id="101">101</th><td><u>#define   <dfn class="macro" id="_M/MI_FORCE_RESTORE" data-ref="_M/MI_FORCE_RESTORE">MI_FORCE_RESTORE</dfn>		(1&lt;&lt;1)</u></td></tr>
<tr><th id="102">102</th><td><u>#define   <dfn class="macro" id="_M/MI_RESTORE_INHIBIT" data-ref="_M/MI_RESTORE_INHIBIT">MI_RESTORE_INHIBIT</dfn>		(1&lt;&lt;0)</u></td></tr>
<tr><th id="103">103</th><td><u>#define   <dfn class="macro" id="_M/HSW_MI_RS_SAVE_STATE_EN" data-ref="_M/HSW_MI_RS_SAVE_STATE_EN">HSW_MI_RS_SAVE_STATE_EN</dfn>       (1&lt;&lt;3)</u></td></tr>
<tr><th id="104">104</th><td><u>#define   <dfn class="macro" id="_M/HSW_MI_RS_RESTORE_STATE_EN" data-ref="_M/HSW_MI_RS_RESTORE_STATE_EN">HSW_MI_RS_RESTORE_STATE_EN</dfn>    (1&lt;&lt;2)</u></td></tr>
<tr><th id="105">105</th><td><u>#define <dfn class="macro" id="_M/MI_SEMAPHORE_SIGNAL" data-ref="_M/MI_SEMAPHORE_SIGNAL">MI_SEMAPHORE_SIGNAL</dfn>	MI_INSTR(0x1b, 0) /* GEN8+ */</u></td></tr>
<tr><th id="106">106</th><td><u>#define   <dfn class="macro" id="_M/MI_SEMAPHORE_TARGET" data-ref="_M/MI_SEMAPHORE_TARGET">MI_SEMAPHORE_TARGET</dfn>(engine)	((engine)&lt;&lt;15)</u></td></tr>
<tr><th id="107">107</th><td><u>#define <dfn class="macro" id="_M/MI_SEMAPHORE_WAIT" data-ref="_M/MI_SEMAPHORE_WAIT">MI_SEMAPHORE_WAIT</dfn>	MI_INSTR(0x1c, 2) /* GEN8+ */</u></td></tr>
<tr><th id="108">108</th><td><u>#define   <dfn class="macro" id="_M/MI_SEMAPHORE_POLL" data-ref="_M/MI_SEMAPHORE_POLL">MI_SEMAPHORE_POLL</dfn>		(1 &lt;&lt; 15)</u></td></tr>
<tr><th id="109">109</th><td><u>#define   <dfn class="macro" id="_M/MI_SEMAPHORE_SAD_GT_SDD" data-ref="_M/MI_SEMAPHORE_SAD_GT_SDD">MI_SEMAPHORE_SAD_GT_SDD</dfn>	(0 &lt;&lt; 12)</u></td></tr>
<tr><th id="110">110</th><td><u>#define   <dfn class="macro" id="_M/MI_SEMAPHORE_SAD_GTE_SDD" data-ref="_M/MI_SEMAPHORE_SAD_GTE_SDD">MI_SEMAPHORE_SAD_GTE_SDD</dfn>	(1 &lt;&lt; 12)</u></td></tr>
<tr><th id="111">111</th><td><u>#define   <dfn class="macro" id="_M/MI_SEMAPHORE_SAD_LT_SDD" data-ref="_M/MI_SEMAPHORE_SAD_LT_SDD">MI_SEMAPHORE_SAD_LT_SDD</dfn>	(2 &lt;&lt; 12)</u></td></tr>
<tr><th id="112">112</th><td><u>#define   <dfn class="macro" id="_M/MI_SEMAPHORE_SAD_LTE_SDD" data-ref="_M/MI_SEMAPHORE_SAD_LTE_SDD">MI_SEMAPHORE_SAD_LTE_SDD</dfn>	(3 &lt;&lt; 12)</u></td></tr>
<tr><th id="113">113</th><td><u>#define   <dfn class="macro" id="_M/MI_SEMAPHORE_SAD_EQ_SDD" data-ref="_M/MI_SEMAPHORE_SAD_EQ_SDD">MI_SEMAPHORE_SAD_EQ_SDD</dfn>	(4 &lt;&lt; 12)</u></td></tr>
<tr><th id="114">114</th><td><u>#define   <dfn class="macro" id="_M/MI_SEMAPHORE_SAD_NEQ_SDD" data-ref="_M/MI_SEMAPHORE_SAD_NEQ_SDD">MI_SEMAPHORE_SAD_NEQ_SDD</dfn>	(5 &lt;&lt; 12)</u></td></tr>
<tr><th id="115">115</th><td><u>#define <dfn class="macro" id="_M/MI_STORE_DWORD_IMM" data-ref="_M/MI_STORE_DWORD_IMM">MI_STORE_DWORD_IMM</dfn>	MI_INSTR(0x20, 1)</u></td></tr>
<tr><th id="116">116</th><td><u>#define <dfn class="macro" id="_M/MI_STORE_DWORD_IMM_GEN4" data-ref="_M/MI_STORE_DWORD_IMM_GEN4">MI_STORE_DWORD_IMM_GEN4</dfn>	MI_INSTR(0x20, 2)</u></td></tr>
<tr><th id="117">117</th><td><u>#define   <dfn class="macro" id="_M/MI_MEM_VIRTUAL" data-ref="_M/MI_MEM_VIRTUAL">MI_MEM_VIRTUAL</dfn>	(1 &lt;&lt; 22) /* 945,g33,965 */</u></td></tr>
<tr><th id="118">118</th><td><u>#define   <dfn class="macro" id="_M/MI_USE_GGTT" data-ref="_M/MI_USE_GGTT">MI_USE_GGTT</dfn>		(1 &lt;&lt; 22) /* g4x+ */</u></td></tr>
<tr><th id="119">119</th><td><u>#define <dfn class="macro" id="_M/MI_STORE_DWORD_INDEX" data-ref="_M/MI_STORE_DWORD_INDEX">MI_STORE_DWORD_INDEX</dfn>	MI_INSTR(0x21, 1)</u></td></tr>
<tr><th id="120">120</th><td><i>/*</i></td></tr>
<tr><th id="121">121</th><td><i> * Official intel docs are somewhat sloppy concerning MI_LOAD_REGISTER_IMM:</i></td></tr>
<tr><th id="122">122</th><td><i> * - Always issue a MI_NOOP _before_ the MI_LOAD_REGISTER_IMM - otherwise hw</i></td></tr>
<tr><th id="123">123</th><td><i> *   simply ignores the register load under certain conditions.</i></td></tr>
<tr><th id="124">124</th><td><i> * - One can actually load arbitrary many arbitrary registers: Simply issue x</i></td></tr>
<tr><th id="125">125</th><td><i> *   address/value pairs. Don't overdue it, though, x &lt;= 2^4 must hold!</i></td></tr>
<tr><th id="126">126</th><td><i> */</i></td></tr>
<tr><th id="127">127</th><td><u>#define <dfn class="macro" id="_M/MI_LOAD_REGISTER_IMM" data-ref="_M/MI_LOAD_REGISTER_IMM">MI_LOAD_REGISTER_IMM</dfn>(x)	MI_INSTR(0x22, 2*(x)-1)</u></td></tr>
<tr><th id="128">128</th><td><u>#define   <dfn class="macro" id="_M/MI_LRI_FORCE_POSTED" data-ref="_M/MI_LRI_FORCE_POSTED">MI_LRI_FORCE_POSTED</dfn>		(1&lt;&lt;12)</u></td></tr>
<tr><th id="129">129</th><td><u>#define <dfn class="macro" id="_M/MI_STORE_REGISTER_MEM" data-ref="_M/MI_STORE_REGISTER_MEM">MI_STORE_REGISTER_MEM</dfn>        MI_INSTR(0x24, 1)</u></td></tr>
<tr><th id="130">130</th><td><u>#define <dfn class="macro" id="_M/MI_STORE_REGISTER_MEM_GEN8" data-ref="_M/MI_STORE_REGISTER_MEM_GEN8">MI_STORE_REGISTER_MEM_GEN8</dfn>   MI_INSTR(0x24, 2)</u></td></tr>
<tr><th id="131">131</th><td><u>#define   <dfn class="macro" id="_M/MI_SRM_LRM_GLOBAL_GTT" data-ref="_M/MI_SRM_LRM_GLOBAL_GTT">MI_SRM_LRM_GLOBAL_GTT</dfn>		(1&lt;&lt;22)</u></td></tr>
<tr><th id="132">132</th><td><u>#define <dfn class="macro" id="_M/MI_FLUSH_DW" data-ref="_M/MI_FLUSH_DW">MI_FLUSH_DW</dfn>		MI_INSTR(0x26, 1) /* for GEN6 */</u></td></tr>
<tr><th id="133">133</th><td><u>#define   <dfn class="macro" id="_M/MI_FLUSH_DW_STORE_INDEX" data-ref="_M/MI_FLUSH_DW_STORE_INDEX">MI_FLUSH_DW_STORE_INDEX</dfn>	(1&lt;&lt;21)</u></td></tr>
<tr><th id="134">134</th><td><u>#define   <dfn class="macro" id="_M/MI_INVALIDATE_TLB" data-ref="_M/MI_INVALIDATE_TLB">MI_INVALIDATE_TLB</dfn>		(1&lt;&lt;18)</u></td></tr>
<tr><th id="135">135</th><td><u>#define   <dfn class="macro" id="_M/MI_FLUSH_DW_OP_STOREDW" data-ref="_M/MI_FLUSH_DW_OP_STOREDW">MI_FLUSH_DW_OP_STOREDW</dfn>	(1&lt;&lt;14)</u></td></tr>
<tr><th id="136">136</th><td><u>#define   <dfn class="macro" id="_M/MI_FLUSH_DW_OP_MASK" data-ref="_M/MI_FLUSH_DW_OP_MASK">MI_FLUSH_DW_OP_MASK</dfn>		(3&lt;&lt;14)</u></td></tr>
<tr><th id="137">137</th><td><u>#define   <dfn class="macro" id="_M/MI_FLUSH_DW_NOTIFY" data-ref="_M/MI_FLUSH_DW_NOTIFY">MI_FLUSH_DW_NOTIFY</dfn>		(1&lt;&lt;8)</u></td></tr>
<tr><th id="138">138</th><td><u>#define   <dfn class="macro" id="_M/MI_INVALIDATE_BSD" data-ref="_M/MI_INVALIDATE_BSD">MI_INVALIDATE_BSD</dfn>		(1&lt;&lt;7)</u></td></tr>
<tr><th id="139">139</th><td><u>#define   <dfn class="macro" id="_M/MI_FLUSH_DW_USE_GTT" data-ref="_M/MI_FLUSH_DW_USE_GTT">MI_FLUSH_DW_USE_GTT</dfn>		(1&lt;&lt;2)</u></td></tr>
<tr><th id="140">140</th><td><u>#define   <dfn class="macro" id="_M/MI_FLUSH_DW_USE_PPGTT" data-ref="_M/MI_FLUSH_DW_USE_PPGTT">MI_FLUSH_DW_USE_PPGTT</dfn>		(0&lt;&lt;2)</u></td></tr>
<tr><th id="141">141</th><td><u>#define <dfn class="macro" id="_M/MI_LOAD_REGISTER_MEM" data-ref="_M/MI_LOAD_REGISTER_MEM">MI_LOAD_REGISTER_MEM</dfn>	   MI_INSTR(0x29, 1)</u></td></tr>
<tr><th id="142">142</th><td><u>#define <dfn class="macro" id="_M/MI_LOAD_REGISTER_MEM_GEN8" data-ref="_M/MI_LOAD_REGISTER_MEM_GEN8">MI_LOAD_REGISTER_MEM_GEN8</dfn>  MI_INSTR(0x29, 2)</u></td></tr>
<tr><th id="143">143</th><td><u>#define <dfn class="macro" id="_M/MI_BATCH_BUFFER" data-ref="_M/MI_BATCH_BUFFER">MI_BATCH_BUFFER</dfn>		MI_INSTR(0x30, 1)</u></td></tr>
<tr><th id="144">144</th><td><u>#define   <dfn class="macro" id="_M/MI_BATCH_NON_SECURE" data-ref="_M/MI_BATCH_NON_SECURE">MI_BATCH_NON_SECURE</dfn>		(1)</u></td></tr>
<tr><th id="145">145</th><td><i>/* for snb/ivb/vlv this also means "batch in ppgtt" when ppgtt is enabled. */</i></td></tr>
<tr><th id="146">146</th><td><u>#define   <dfn class="macro" id="_M/MI_BATCH_NON_SECURE_I965" data-ref="_M/MI_BATCH_NON_SECURE_I965">MI_BATCH_NON_SECURE_I965</dfn>	(1&lt;&lt;8)</u></td></tr>
<tr><th id="147">147</th><td><u>#define   <dfn class="macro" id="_M/MI_BATCH_PPGTT_HSW" data-ref="_M/MI_BATCH_PPGTT_HSW">MI_BATCH_PPGTT_HSW</dfn>		(1&lt;&lt;8)</u></td></tr>
<tr><th id="148">148</th><td><u>#define   <dfn class="macro" id="_M/MI_BATCH_NON_SECURE_HSW" data-ref="_M/MI_BATCH_NON_SECURE_HSW">MI_BATCH_NON_SECURE_HSW</dfn>	(1&lt;&lt;13)</u></td></tr>
<tr><th id="149">149</th><td><u>#define <dfn class="macro" id="_M/MI_BATCH_BUFFER_START" data-ref="_M/MI_BATCH_BUFFER_START">MI_BATCH_BUFFER_START</dfn>	MI_INSTR(0x31, 0)</u></td></tr>
<tr><th id="150">150</th><td><u>#define   <dfn class="macro" id="_M/MI_BATCH_GTT" data-ref="_M/MI_BATCH_GTT">MI_BATCH_GTT</dfn>		    (2&lt;&lt;6) /* aliased with (1&lt;&lt;7) on gen4 */</u></td></tr>
<tr><th id="151">151</th><td><u>#define <dfn class="macro" id="_M/MI_BATCH_BUFFER_START_GEN8" data-ref="_M/MI_BATCH_BUFFER_START_GEN8">MI_BATCH_BUFFER_START_GEN8</dfn>	MI_INSTR(0x31, 1)</u></td></tr>
<tr><th id="152">152</th><td><u>#define   <dfn class="macro" id="_M/MI_BATCH_RESOURCE_STREAMER" data-ref="_M/MI_BATCH_RESOURCE_STREAMER">MI_BATCH_RESOURCE_STREAMER</dfn> (1&lt;&lt;10)</u></td></tr>
<tr><th id="153">153</th><td></td></tr>
<tr><th id="154">154</th><td><i>/*</i></td></tr>
<tr><th id="155">155</th><td><i> * 3D instructions used by the kernel</i></td></tr>
<tr><th id="156">156</th><td><i> */</i></td></tr>
<tr><th id="157">157</th><td><u>#define <dfn class="macro" id="_M/GFX_INSTR" data-ref="_M/GFX_INSTR">GFX_INSTR</dfn>(opcode, flags) ((0x3 &lt;&lt; 29) | ((opcode) &lt;&lt; 24) | (flags))</u></td></tr>
<tr><th id="158">158</th><td></td></tr>
<tr><th id="159">159</th><td><u>#define <dfn class="macro" id="_M/GEN9_MEDIA_POOL_STATE" data-ref="_M/GEN9_MEDIA_POOL_STATE">GEN9_MEDIA_POOL_STATE</dfn>     ((0x3 &lt;&lt; 29) | (0x2 &lt;&lt; 27) | (0x5 &lt;&lt; 16) | 4)</u></td></tr>
<tr><th id="160">160</th><td><u>#define   <dfn class="macro" id="_M/GEN9_MEDIA_POOL_ENABLE" data-ref="_M/GEN9_MEDIA_POOL_ENABLE">GEN9_MEDIA_POOL_ENABLE</dfn>  (1 &lt;&lt; 31)</u></td></tr>
<tr><th id="161">161</th><td><u>#define <dfn class="macro" id="_M/GFX_OP_RASTER_RULES" data-ref="_M/GFX_OP_RASTER_RULES">GFX_OP_RASTER_RULES</dfn>    ((0x3&lt;&lt;29)|(0x7&lt;&lt;24))</u></td></tr>
<tr><th id="162">162</th><td><u>#define <dfn class="macro" id="_M/GFX_OP_SCISSOR" data-ref="_M/GFX_OP_SCISSOR">GFX_OP_SCISSOR</dfn>         ((0x3&lt;&lt;29)|(0x1c&lt;&lt;24)|(0x10&lt;&lt;19))</u></td></tr>
<tr><th id="163">163</th><td><u>#define   <dfn class="macro" id="_M/SC_UPDATE_SCISSOR" data-ref="_M/SC_UPDATE_SCISSOR">SC_UPDATE_SCISSOR</dfn>       (0x1&lt;&lt;1)</u></td></tr>
<tr><th id="164">164</th><td><u>#define   <dfn class="macro" id="_M/SC_ENABLE_MASK" data-ref="_M/SC_ENABLE_MASK">SC_ENABLE_MASK</dfn>          (0x1&lt;&lt;0)</u></td></tr>
<tr><th id="165">165</th><td><u>#define   <dfn class="macro" id="_M/SC_ENABLE" data-ref="_M/SC_ENABLE">SC_ENABLE</dfn>               (0x1&lt;&lt;0)</u></td></tr>
<tr><th id="166">166</th><td><u>#define <dfn class="macro" id="_M/GFX_OP_LOAD_INDIRECT" data-ref="_M/GFX_OP_LOAD_INDIRECT">GFX_OP_LOAD_INDIRECT</dfn>   ((0x3&lt;&lt;29)|(0x1d&lt;&lt;24)|(0x7&lt;&lt;16))</u></td></tr>
<tr><th id="167">167</th><td><u>#define <dfn class="macro" id="_M/GFX_OP_SCISSOR_INFO" data-ref="_M/GFX_OP_SCISSOR_INFO">GFX_OP_SCISSOR_INFO</dfn>    ((0x3&lt;&lt;29)|(0x1d&lt;&lt;24)|(0x81&lt;&lt;16)|(0x1))</u></td></tr>
<tr><th id="168">168</th><td><u>#define   <dfn class="macro" id="_M/SCI_YMIN_MASK" data-ref="_M/SCI_YMIN_MASK">SCI_YMIN_MASK</dfn>      (0xffff&lt;&lt;16)</u></td></tr>
<tr><th id="169">169</th><td><u>#define   <dfn class="macro" id="_M/SCI_XMIN_MASK" data-ref="_M/SCI_XMIN_MASK">SCI_XMIN_MASK</dfn>      (0xffff&lt;&lt;0)</u></td></tr>
<tr><th id="170">170</th><td><u>#define   <dfn class="macro" id="_M/SCI_YMAX_MASK" data-ref="_M/SCI_YMAX_MASK">SCI_YMAX_MASK</dfn>      (0xffff&lt;&lt;16)</u></td></tr>
<tr><th id="171">171</th><td><u>#define   <dfn class="macro" id="_M/SCI_XMAX_MASK" data-ref="_M/SCI_XMAX_MASK">SCI_XMAX_MASK</dfn>      (0xffff&lt;&lt;0)</u></td></tr>
<tr><th id="172">172</th><td><u>#define <dfn class="macro" id="_M/GFX_OP_SCISSOR_ENABLE" data-ref="_M/GFX_OP_SCISSOR_ENABLE">GFX_OP_SCISSOR_ENABLE</dfn>	 ((0x3&lt;&lt;29)|(0x1c&lt;&lt;24)|(0x10&lt;&lt;19))</u></td></tr>
<tr><th id="173">173</th><td><u>#define <dfn class="macro" id="_M/GFX_OP_SCISSOR_RECT" data-ref="_M/GFX_OP_SCISSOR_RECT">GFX_OP_SCISSOR_RECT</dfn>	 ((0x3&lt;&lt;29)|(0x1d&lt;&lt;24)|(0x81&lt;&lt;16)|1)</u></td></tr>
<tr><th id="174">174</th><td><u>#define <dfn class="macro" id="_M/GFX_OP_COLOR_FACTOR" data-ref="_M/GFX_OP_COLOR_FACTOR">GFX_OP_COLOR_FACTOR</dfn>      ((0x3&lt;&lt;29)|(0x1d&lt;&lt;24)|(0x1&lt;&lt;16)|0x0)</u></td></tr>
<tr><th id="175">175</th><td><u>#define <dfn class="macro" id="_M/GFX_OP_STIPPLE" data-ref="_M/GFX_OP_STIPPLE">GFX_OP_STIPPLE</dfn>           ((0x3&lt;&lt;29)|(0x1d&lt;&lt;24)|(0x83&lt;&lt;16))</u></td></tr>
<tr><th id="176">176</th><td><u>#define <dfn class="macro" id="_M/GFX_OP_MAP_INFO" data-ref="_M/GFX_OP_MAP_INFO">GFX_OP_MAP_INFO</dfn>          ((0x3&lt;&lt;29)|(0x1d&lt;&lt;24)|0x4)</u></td></tr>
<tr><th id="177">177</th><td><u>#define <dfn class="macro" id="_M/GFX_OP_DESTBUFFER_VARS" data-ref="_M/GFX_OP_DESTBUFFER_VARS">GFX_OP_DESTBUFFER_VARS</dfn>   ((0x3&lt;&lt;29)|(0x1d&lt;&lt;24)|(0x85&lt;&lt;16)|0x0)</u></td></tr>
<tr><th id="178">178</th><td><u>#define <dfn class="macro" id="_M/GFX_OP_DESTBUFFER_INFO" data-ref="_M/GFX_OP_DESTBUFFER_INFO">GFX_OP_DESTBUFFER_INFO</dfn>	 ((0x3&lt;&lt;29)|(0x1d&lt;&lt;24)|(0x8e&lt;&lt;16)|1)</u></td></tr>
<tr><th id="179">179</th><td><u>#define <dfn class="macro" id="_M/GFX_OP_DRAWRECT_INFO" data-ref="_M/GFX_OP_DRAWRECT_INFO">GFX_OP_DRAWRECT_INFO</dfn>     ((0x3&lt;&lt;29)|(0x1d&lt;&lt;24)|(0x80&lt;&lt;16)|(0x3))</u></td></tr>
<tr><th id="180">180</th><td><u>#define <dfn class="macro" id="_M/GFX_OP_DRAWRECT_INFO_I965" data-ref="_M/GFX_OP_DRAWRECT_INFO_I965">GFX_OP_DRAWRECT_INFO_I965</dfn>  ((0x7900&lt;&lt;16)|0x2)</u></td></tr>
<tr><th id="181">181</th><td></td></tr>
<tr><th id="182">182</th><td><u>#define <dfn class="macro" id="_M/COLOR_BLT_CMD" data-ref="_M/COLOR_BLT_CMD">COLOR_BLT_CMD</dfn>			(2&lt;&lt;29 | 0x40&lt;&lt;22 | (5-2))</u></td></tr>
<tr><th id="183">183</th><td><u>#define <dfn class="macro" id="_M/XY_COLOR_BLT_CMD" data-ref="_M/XY_COLOR_BLT_CMD">XY_COLOR_BLT_CMD</dfn>		(2 &lt;&lt; 29 | 0x50 &lt;&lt; 22)</u></td></tr>
<tr><th id="184">184</th><td><u>#define <dfn class="macro" id="_M/SRC_COPY_BLT_CMD" data-ref="_M/SRC_COPY_BLT_CMD">SRC_COPY_BLT_CMD</dfn>		((2&lt;&lt;29)|(0x43&lt;&lt;22)|4)</u></td></tr>
<tr><th id="185">185</th><td><u>#define <dfn class="macro" id="_M/XY_SRC_COPY_BLT_CMD" data-ref="_M/XY_SRC_COPY_BLT_CMD">XY_SRC_COPY_BLT_CMD</dfn>		((2&lt;&lt;29)|(0x53&lt;&lt;22)|6)</u></td></tr>
<tr><th id="186">186</th><td><u>#define <dfn class="macro" id="_M/XY_MONO_SRC_COPY_IMM_BLT" data-ref="_M/XY_MONO_SRC_COPY_IMM_BLT">XY_MONO_SRC_COPY_IMM_BLT</dfn>	((2&lt;&lt;29)|(0x71&lt;&lt;22)|5)</u></td></tr>
<tr><th id="187">187</th><td><u>#define   <dfn class="macro" id="_M/BLT_WRITE_A" data-ref="_M/BLT_WRITE_A">BLT_WRITE_A</dfn>			(2&lt;&lt;20)</u></td></tr>
<tr><th id="188">188</th><td><u>#define   <dfn class="macro" id="_M/BLT_WRITE_RGB" data-ref="_M/BLT_WRITE_RGB">BLT_WRITE_RGB</dfn>			(1&lt;&lt;20)</u></td></tr>
<tr><th id="189">189</th><td><u>#define   <dfn class="macro" id="_M/BLT_WRITE_RGBA" data-ref="_M/BLT_WRITE_RGBA">BLT_WRITE_RGBA</dfn>		(BLT_WRITE_RGB | BLT_WRITE_A)</u></td></tr>
<tr><th id="190">190</th><td><u>#define   <dfn class="macro" id="_M/BLT_DEPTH_8" data-ref="_M/BLT_DEPTH_8">BLT_DEPTH_8</dfn>			(0&lt;&lt;24)</u></td></tr>
<tr><th id="191">191</th><td><u>#define   <dfn class="macro" id="_M/BLT_DEPTH_16_565" data-ref="_M/BLT_DEPTH_16_565">BLT_DEPTH_16_565</dfn>		(1&lt;&lt;24)</u></td></tr>
<tr><th id="192">192</th><td><u>#define   <dfn class="macro" id="_M/BLT_DEPTH_16_1555" data-ref="_M/BLT_DEPTH_16_1555">BLT_DEPTH_16_1555</dfn>		(2&lt;&lt;24)</u></td></tr>
<tr><th id="193">193</th><td><u>#define   <dfn class="macro" id="_M/BLT_DEPTH_32" data-ref="_M/BLT_DEPTH_32">BLT_DEPTH_32</dfn>			(3&lt;&lt;24)</u></td></tr>
<tr><th id="194">194</th><td><u>#define   <dfn class="macro" id="_M/BLT_ROP_SRC_COPY" data-ref="_M/BLT_ROP_SRC_COPY">BLT_ROP_SRC_COPY</dfn>		(0xcc&lt;&lt;16)</u></td></tr>
<tr><th id="195">195</th><td><u>#define   <dfn class="macro" id="_M/BLT_ROP_COLOR_COPY" data-ref="_M/BLT_ROP_COLOR_COPY">BLT_ROP_COLOR_COPY</dfn>		(0xf0&lt;&lt;16)</u></td></tr>
<tr><th id="196">196</th><td><u>#define <dfn class="macro" id="_M/XY_SRC_COPY_BLT_SRC_TILED" data-ref="_M/XY_SRC_COPY_BLT_SRC_TILED">XY_SRC_COPY_BLT_SRC_TILED</dfn>	(1&lt;&lt;15) /* 965+ only */</u></td></tr>
<tr><th id="197">197</th><td><u>#define <dfn class="macro" id="_M/XY_SRC_COPY_BLT_DST_TILED" data-ref="_M/XY_SRC_COPY_BLT_DST_TILED">XY_SRC_COPY_BLT_DST_TILED</dfn>	(1&lt;&lt;11) /* 965+ only */</u></td></tr>
<tr><th id="198">198</th><td><u>#define <dfn class="macro" id="_M/CMD_OP_DISPLAYBUFFER_INFO" data-ref="_M/CMD_OP_DISPLAYBUFFER_INFO">CMD_OP_DISPLAYBUFFER_INFO</dfn> ((0x0&lt;&lt;29)|(0x14&lt;&lt;23)|2)</u></td></tr>
<tr><th id="199">199</th><td><u>#define   <dfn class="macro" id="_M/ASYNC_FLIP" data-ref="_M/ASYNC_FLIP">ASYNC_FLIP</dfn>                (1&lt;&lt;22)</u></td></tr>
<tr><th id="200">200</th><td><u>#define   <dfn class="macro" id="_M/DISPLAY_PLANE_A" data-ref="_M/DISPLAY_PLANE_A">DISPLAY_PLANE_A</dfn>           (0&lt;&lt;20)</u></td></tr>
<tr><th id="201">201</th><td><u>#define   <dfn class="macro" id="_M/DISPLAY_PLANE_B" data-ref="_M/DISPLAY_PLANE_B">DISPLAY_PLANE_B</dfn>           (1&lt;&lt;20)</u></td></tr>
<tr><th id="202">202</th><td><u>#define <dfn class="macro" id="_M/GFX_OP_PIPE_CONTROL" data-ref="_M/GFX_OP_PIPE_CONTROL">GFX_OP_PIPE_CONTROL</dfn>(len)	((0x3&lt;&lt;29)|(0x3&lt;&lt;27)|(0x2&lt;&lt;24)|((len)-2))</u></td></tr>
<tr><th id="203">203</th><td><u>#define   <dfn class="macro" id="_M/PIPE_CONTROL_FLUSH_L3" data-ref="_M/PIPE_CONTROL_FLUSH_L3">PIPE_CONTROL_FLUSH_L3</dfn>				(1&lt;&lt;27)</u></td></tr>
<tr><th id="204">204</th><td><u>#define   <dfn class="macro" id="_M/PIPE_CONTROL_GLOBAL_GTT_IVB" data-ref="_M/PIPE_CONTROL_GLOBAL_GTT_IVB">PIPE_CONTROL_GLOBAL_GTT_IVB</dfn>			(1&lt;&lt;24) /* gen7+ */</u></td></tr>
<tr><th id="205">205</th><td><u>#define   <dfn class="macro" id="_M/PIPE_CONTROL_MMIO_WRITE" data-ref="_M/PIPE_CONTROL_MMIO_WRITE">PIPE_CONTROL_MMIO_WRITE</dfn>			(1&lt;&lt;23)</u></td></tr>
<tr><th id="206">206</th><td><u>#define   <dfn class="macro" id="_M/PIPE_CONTROL_STORE_DATA_INDEX" data-ref="_M/PIPE_CONTROL_STORE_DATA_INDEX">PIPE_CONTROL_STORE_DATA_INDEX</dfn>			(1&lt;&lt;21)</u></td></tr>
<tr><th id="207">207</th><td><u>#define   <dfn class="macro" id="_M/PIPE_CONTROL_CS_STALL" data-ref="_M/PIPE_CONTROL_CS_STALL">PIPE_CONTROL_CS_STALL</dfn>				(1&lt;&lt;20)</u></td></tr>
<tr><th id="208">208</th><td><u>#define   <dfn class="macro" id="_M/PIPE_CONTROL_TLB_INVALIDATE" data-ref="_M/PIPE_CONTROL_TLB_INVALIDATE">PIPE_CONTROL_TLB_INVALIDATE</dfn>			(1&lt;&lt;18)</u></td></tr>
<tr><th id="209">209</th><td><u>#define   <dfn class="macro" id="_M/PIPE_CONTROL_MEDIA_STATE_CLEAR" data-ref="_M/PIPE_CONTROL_MEDIA_STATE_CLEAR">PIPE_CONTROL_MEDIA_STATE_CLEAR</dfn>		(1&lt;&lt;16)</u></td></tr>
<tr><th id="210">210</th><td><u>#define   <dfn class="macro" id="_M/PIPE_CONTROL_QW_WRITE" data-ref="_M/PIPE_CONTROL_QW_WRITE">PIPE_CONTROL_QW_WRITE</dfn>				(1&lt;&lt;14)</u></td></tr>
<tr><th id="211">211</th><td><u>#define   <dfn class="macro" id="_M/PIPE_CONTROL_POST_SYNC_OP_MASK" data-ref="_M/PIPE_CONTROL_POST_SYNC_OP_MASK">PIPE_CONTROL_POST_SYNC_OP_MASK</dfn>                (3&lt;&lt;14)</u></td></tr>
<tr><th id="212">212</th><td><u>#define   <dfn class="macro" id="_M/PIPE_CONTROL_DEPTH_STALL" data-ref="_M/PIPE_CONTROL_DEPTH_STALL">PIPE_CONTROL_DEPTH_STALL</dfn>			(1&lt;&lt;13)</u></td></tr>
<tr><th id="213">213</th><td><u>#define   <dfn class="macro" id="_M/PIPE_CONTROL_WRITE_FLUSH" data-ref="_M/PIPE_CONTROL_WRITE_FLUSH">PIPE_CONTROL_WRITE_FLUSH</dfn>			(1&lt;&lt;12)</u></td></tr>
<tr><th id="214">214</th><td><u>#define   <dfn class="macro" id="_M/PIPE_CONTROL_RENDER_TARGET_CACHE_FLUSH" data-ref="_M/PIPE_CONTROL_RENDER_TARGET_CACHE_FLUSH">PIPE_CONTROL_RENDER_TARGET_CACHE_FLUSH</dfn>	(1&lt;&lt;12) /* gen6+ */</u></td></tr>
<tr><th id="215">215</th><td><u>#define   <dfn class="macro" id="_M/PIPE_CONTROL_INSTRUCTION_CACHE_INVALIDATE" data-ref="_M/PIPE_CONTROL_INSTRUCTION_CACHE_INVALIDATE">PIPE_CONTROL_INSTRUCTION_CACHE_INVALIDATE</dfn>	(1&lt;&lt;11) /* MBZ on ILK */</u></td></tr>
<tr><th id="216">216</th><td><u>#define   <dfn class="macro" id="_M/PIPE_CONTROL_TEXTURE_CACHE_INVALIDATE" data-ref="_M/PIPE_CONTROL_TEXTURE_CACHE_INVALIDATE">PIPE_CONTROL_TEXTURE_CACHE_INVALIDATE</dfn>		(1&lt;&lt;10) /* GM45+ only */</u></td></tr>
<tr><th id="217">217</th><td><u>#define   <dfn class="macro" id="_M/PIPE_CONTROL_INDIRECT_STATE_DISABLE" data-ref="_M/PIPE_CONTROL_INDIRECT_STATE_DISABLE">PIPE_CONTROL_INDIRECT_STATE_DISABLE</dfn>		(1&lt;&lt;9)</u></td></tr>
<tr><th id="218">218</th><td><u>#define   <dfn class="macro" id="_M/PIPE_CONTROL_NOTIFY" data-ref="_M/PIPE_CONTROL_NOTIFY">PIPE_CONTROL_NOTIFY</dfn>				(1&lt;&lt;8)</u></td></tr>
<tr><th id="219">219</th><td><u>#define   <dfn class="macro" id="_M/PIPE_CONTROL_FLUSH_ENABLE" data-ref="_M/PIPE_CONTROL_FLUSH_ENABLE">PIPE_CONTROL_FLUSH_ENABLE</dfn>			(1&lt;&lt;7) /* gen7+ */</u></td></tr>
<tr><th id="220">220</th><td><u>#define   <dfn class="macro" id="_M/PIPE_CONTROL_DC_FLUSH_ENABLE" data-ref="_M/PIPE_CONTROL_DC_FLUSH_ENABLE">PIPE_CONTROL_DC_FLUSH_ENABLE</dfn>			(1&lt;&lt;5)</u></td></tr>
<tr><th id="221">221</th><td><u>#define   <dfn class="macro" id="_M/PIPE_CONTROL_VF_CACHE_INVALIDATE" data-ref="_M/PIPE_CONTROL_VF_CACHE_INVALIDATE">PIPE_CONTROL_VF_CACHE_INVALIDATE</dfn>		(1&lt;&lt;4)</u></td></tr>
<tr><th id="222">222</th><td><u>#define   <dfn class="macro" id="_M/PIPE_CONTROL_CONST_CACHE_INVALIDATE" data-ref="_M/PIPE_CONTROL_CONST_CACHE_INVALIDATE">PIPE_CONTROL_CONST_CACHE_INVALIDATE</dfn>		(1&lt;&lt;3)</u></td></tr>
<tr><th id="223">223</th><td><u>#define   <dfn class="macro" id="_M/PIPE_CONTROL_STATE_CACHE_INVALIDATE" data-ref="_M/PIPE_CONTROL_STATE_CACHE_INVALIDATE">PIPE_CONTROL_STATE_CACHE_INVALIDATE</dfn>		(1&lt;&lt;2)</u></td></tr>
<tr><th id="224">224</th><td><u>#define   <dfn class="macro" id="_M/PIPE_CONTROL_STALL_AT_SCOREBOARD" data-ref="_M/PIPE_CONTROL_STALL_AT_SCOREBOARD">PIPE_CONTROL_STALL_AT_SCOREBOARD</dfn>		(1&lt;&lt;1)</u></td></tr>
<tr><th id="225">225</th><td><u>#define   <dfn class="macro" id="_M/PIPE_CONTROL_DEPTH_CACHE_FLUSH" data-ref="_M/PIPE_CONTROL_DEPTH_CACHE_FLUSH">PIPE_CONTROL_DEPTH_CACHE_FLUSH</dfn>		(1&lt;&lt;0)</u></td></tr>
<tr><th id="226">226</th><td><u>#define   <dfn class="macro" id="_M/PIPE_CONTROL_GLOBAL_GTT" data-ref="_M/PIPE_CONTROL_GLOBAL_GTT">PIPE_CONTROL_GLOBAL_GTT</dfn> (1&lt;&lt;2) /* in addr dword */</u></td></tr>
<tr><th id="227">227</th><td></td></tr>
<tr><th id="228">228</th><td><i>/*</i></td></tr>
<tr><th id="229">229</th><td><i> * Commands used only by the command parser</i></td></tr>
<tr><th id="230">230</th><td><i> */</i></td></tr>
<tr><th id="231">231</th><td><u>#define <dfn class="macro" id="_M/MI_SET_PREDICATE" data-ref="_M/MI_SET_PREDICATE">MI_SET_PREDICATE</dfn>        MI_INSTR(0x01, 0)</u></td></tr>
<tr><th id="232">232</th><td><u>#define <dfn class="macro" id="_M/MI_ARB_CHECK" data-ref="_M/MI_ARB_CHECK">MI_ARB_CHECK</dfn>            MI_INSTR(0x05, 0)</u></td></tr>
<tr><th id="233">233</th><td><u>#define <dfn class="macro" id="_M/MI_RS_CONTROL" data-ref="_M/MI_RS_CONTROL">MI_RS_CONTROL</dfn>           MI_INSTR(0x06, 0)</u></td></tr>
<tr><th id="234">234</th><td><u>#define <dfn class="macro" id="_M/MI_URB_ATOMIC_ALLOC" data-ref="_M/MI_URB_ATOMIC_ALLOC">MI_URB_ATOMIC_ALLOC</dfn>     MI_INSTR(0x09, 0)</u></td></tr>
<tr><th id="235">235</th><td><u>#define <dfn class="macro" id="_M/MI_PREDICATE" data-ref="_M/MI_PREDICATE">MI_PREDICATE</dfn>            MI_INSTR(0x0C, 0)</u></td></tr>
<tr><th id="236">236</th><td><u>#define <dfn class="macro" id="_M/MI_RS_CONTEXT" data-ref="_M/MI_RS_CONTEXT">MI_RS_CONTEXT</dfn>           MI_INSTR(0x0F, 0)</u></td></tr>
<tr><th id="237">237</th><td><u>#define <dfn class="macro" id="_M/MI_TOPOLOGY_FILTER" data-ref="_M/MI_TOPOLOGY_FILTER">MI_TOPOLOGY_FILTER</dfn>      MI_INSTR(0x0D, 0)</u></td></tr>
<tr><th id="238">238</th><td><u>#define <dfn class="macro" id="_M/MI_LOAD_SCAN_LINES_EXCL" data-ref="_M/MI_LOAD_SCAN_LINES_EXCL">MI_LOAD_SCAN_LINES_EXCL</dfn> MI_INSTR(0x13, 0)</u></td></tr>
<tr><th id="239">239</th><td><u>#define <dfn class="macro" id="_M/MI_URB_CLEAR" data-ref="_M/MI_URB_CLEAR">MI_URB_CLEAR</dfn>            MI_INSTR(0x19, 0)</u></td></tr>
<tr><th id="240">240</th><td><u>#define <dfn class="macro" id="_M/MI_UPDATE_GTT" data-ref="_M/MI_UPDATE_GTT">MI_UPDATE_GTT</dfn>           MI_INSTR(0x23, 0)</u></td></tr>
<tr><th id="241">241</th><td><u>#define <dfn class="macro" id="_M/MI_CLFLUSH" data-ref="_M/MI_CLFLUSH">MI_CLFLUSH</dfn>              MI_INSTR(0x27, 0)</u></td></tr>
<tr><th id="242">242</th><td><u>#define <dfn class="macro" id="_M/MI_REPORT_PERF_COUNT" data-ref="_M/MI_REPORT_PERF_COUNT">MI_REPORT_PERF_COUNT</dfn>    MI_INSTR(0x28, 0)</u></td></tr>
<tr><th id="243">243</th><td><u>#define   <dfn class="macro" id="_M/MI_REPORT_PERF_COUNT_GGTT" data-ref="_M/MI_REPORT_PERF_COUNT_GGTT">MI_REPORT_PERF_COUNT_GGTT</dfn> (1&lt;&lt;0)</u></td></tr>
<tr><th id="244">244</th><td><u>#define <dfn class="macro" id="_M/MI_LOAD_REGISTER_REG" data-ref="_M/MI_LOAD_REGISTER_REG">MI_LOAD_REGISTER_REG</dfn>    MI_INSTR(0x2A, 0)</u></td></tr>
<tr><th id="245">245</th><td><u>#define <dfn class="macro" id="_M/MI_RS_STORE_DATA_IMM" data-ref="_M/MI_RS_STORE_DATA_IMM">MI_RS_STORE_DATA_IMM</dfn>    MI_INSTR(0x2B, 0)</u></td></tr>
<tr><th id="246">246</th><td><u>#define <dfn class="macro" id="_M/MI_LOAD_URB_MEM" data-ref="_M/MI_LOAD_URB_MEM">MI_LOAD_URB_MEM</dfn>         MI_INSTR(0x2C, 0)</u></td></tr>
<tr><th id="247">247</th><td><u>#define <dfn class="macro" id="_M/MI_STORE_URB_MEM" data-ref="_M/MI_STORE_URB_MEM">MI_STORE_URB_MEM</dfn>        MI_INSTR(0x2D, 0)</u></td></tr>
<tr><th id="248">248</th><td><u>#define <dfn class="macro" id="_M/MI_CONDITIONAL_BATCH_BUFFER_END" data-ref="_M/MI_CONDITIONAL_BATCH_BUFFER_END">MI_CONDITIONAL_BATCH_BUFFER_END</dfn> MI_INSTR(0x36, 0)</u></td></tr>
<tr><th id="249">249</th><td></td></tr>
<tr><th id="250">250</th><td><u>#define <dfn class="macro" id="_M/PIPELINE_SELECT" data-ref="_M/PIPELINE_SELECT">PIPELINE_SELECT</dfn>                ((0x3&lt;&lt;29)|(0x1&lt;&lt;27)|(0x1&lt;&lt;24)|(0x4&lt;&lt;16))</u></td></tr>
<tr><th id="251">251</th><td><u>#define <dfn class="macro" id="_M/GFX_OP_3DSTATE_VF_STATISTICS" data-ref="_M/GFX_OP_3DSTATE_VF_STATISTICS">GFX_OP_3DSTATE_VF_STATISTICS</dfn>   ((0x3&lt;&lt;29)|(0x1&lt;&lt;27)|(0x0&lt;&lt;24)|(0xB&lt;&lt;16))</u></td></tr>
<tr><th id="252">252</th><td><u>#define <dfn class="macro" id="_M/MEDIA_VFE_STATE" data-ref="_M/MEDIA_VFE_STATE">MEDIA_VFE_STATE</dfn>                ((0x3&lt;&lt;29)|(0x2&lt;&lt;27)|(0x0&lt;&lt;24)|(0x0&lt;&lt;16))</u></td></tr>
<tr><th id="253">253</th><td><u>#define  <dfn class="macro" id="_M/MEDIA_VFE_STATE_MMIO_ACCESS_MASK" data-ref="_M/MEDIA_VFE_STATE_MMIO_ACCESS_MASK">MEDIA_VFE_STATE_MMIO_ACCESS_MASK</dfn> (0x18)</u></td></tr>
<tr><th id="254">254</th><td><u>#define <dfn class="macro" id="_M/GPGPU_OBJECT" data-ref="_M/GPGPU_OBJECT">GPGPU_OBJECT</dfn>                   ((0x3&lt;&lt;29)|(0x2&lt;&lt;27)|(0x1&lt;&lt;24)|(0x4&lt;&lt;16))</u></td></tr>
<tr><th id="255">255</th><td><u>#define <dfn class="macro" id="_M/GPGPU_WALKER" data-ref="_M/GPGPU_WALKER">GPGPU_WALKER</dfn>                   ((0x3&lt;&lt;29)|(0x2&lt;&lt;27)|(0x1&lt;&lt;24)|(0x5&lt;&lt;16))</u></td></tr>
<tr><th id="256">256</th><td><u>#define <dfn class="macro" id="_M/GFX_OP_3DSTATE_DX9_CONSTANTF_VS" data-ref="_M/GFX_OP_3DSTATE_DX9_CONSTANTF_VS">GFX_OP_3DSTATE_DX9_CONSTANTF_VS</dfn> \</u></td></tr>
<tr><th id="257">257</th><td><u>	((0x3&lt;&lt;29)|(0x3&lt;&lt;27)|(0x0&lt;&lt;24)|(0x39&lt;&lt;16))</u></td></tr>
<tr><th id="258">258</th><td><u>#define <dfn class="macro" id="_M/GFX_OP_3DSTATE_DX9_CONSTANTF_PS" data-ref="_M/GFX_OP_3DSTATE_DX9_CONSTANTF_PS">GFX_OP_3DSTATE_DX9_CONSTANTF_PS</dfn> \</u></td></tr>
<tr><th id="259">259</th><td><u>	((0x3&lt;&lt;29)|(0x3&lt;&lt;27)|(0x0&lt;&lt;24)|(0x3A&lt;&lt;16))</u></td></tr>
<tr><th id="260">260</th><td><u>#define <dfn class="macro" id="_M/GFX_OP_3DSTATE_SO_DECL_LIST" data-ref="_M/GFX_OP_3DSTATE_SO_DECL_LIST">GFX_OP_3DSTATE_SO_DECL_LIST</dfn> \</u></td></tr>
<tr><th id="261">261</th><td><u>	((0x3&lt;&lt;29)|(0x3&lt;&lt;27)|(0x1&lt;&lt;24)|(0x17&lt;&lt;16))</u></td></tr>
<tr><th id="262">262</th><td></td></tr>
<tr><th id="263">263</th><td><u>#define <dfn class="macro" id="_M/GFX_OP_3DSTATE_BINDING_TABLE_EDIT_VS" data-ref="_M/GFX_OP_3DSTATE_BINDING_TABLE_EDIT_VS">GFX_OP_3DSTATE_BINDING_TABLE_EDIT_VS</dfn> \</u></td></tr>
<tr><th id="264">264</th><td><u>	((0x3&lt;&lt;29)|(0x3&lt;&lt;27)|(0x0&lt;&lt;24)|(0x43&lt;&lt;16))</u></td></tr>
<tr><th id="265">265</th><td><u>#define <dfn class="macro" id="_M/GFX_OP_3DSTATE_BINDING_TABLE_EDIT_GS" data-ref="_M/GFX_OP_3DSTATE_BINDING_TABLE_EDIT_GS">GFX_OP_3DSTATE_BINDING_TABLE_EDIT_GS</dfn> \</u></td></tr>
<tr><th id="266">266</th><td><u>	((0x3&lt;&lt;29)|(0x3&lt;&lt;27)|(0x0&lt;&lt;24)|(0x44&lt;&lt;16))</u></td></tr>
<tr><th id="267">267</th><td><u>#define <dfn class="macro" id="_M/GFX_OP_3DSTATE_BINDING_TABLE_EDIT_HS" data-ref="_M/GFX_OP_3DSTATE_BINDING_TABLE_EDIT_HS">GFX_OP_3DSTATE_BINDING_TABLE_EDIT_HS</dfn> \</u></td></tr>
<tr><th id="268">268</th><td><u>	((0x3&lt;&lt;29)|(0x3&lt;&lt;27)|(0x0&lt;&lt;24)|(0x45&lt;&lt;16))</u></td></tr>
<tr><th id="269">269</th><td><u>#define <dfn class="macro" id="_M/GFX_OP_3DSTATE_BINDING_TABLE_EDIT_DS" data-ref="_M/GFX_OP_3DSTATE_BINDING_TABLE_EDIT_DS">GFX_OP_3DSTATE_BINDING_TABLE_EDIT_DS</dfn> \</u></td></tr>
<tr><th id="270">270</th><td><u>	((0x3&lt;&lt;29)|(0x3&lt;&lt;27)|(0x0&lt;&lt;24)|(0x46&lt;&lt;16))</u></td></tr>
<tr><th id="271">271</th><td><u>#define <dfn class="macro" id="_M/GFX_OP_3DSTATE_BINDING_TABLE_EDIT_PS" data-ref="_M/GFX_OP_3DSTATE_BINDING_TABLE_EDIT_PS">GFX_OP_3DSTATE_BINDING_TABLE_EDIT_PS</dfn> \</u></td></tr>
<tr><th id="272">272</th><td><u>	((0x3&lt;&lt;29)|(0x3&lt;&lt;27)|(0x0&lt;&lt;24)|(0x47&lt;&lt;16))</u></td></tr>
<tr><th id="273">273</th><td></td></tr>
<tr><th id="274">274</th><td><u>#define <dfn class="macro" id="_M/MFX_WAIT" data-ref="_M/MFX_WAIT">MFX_WAIT</dfn>  ((0x3&lt;&lt;29)|(0x1&lt;&lt;27)|(0x0&lt;&lt;16))</u></td></tr>
<tr><th id="275">275</th><td></td></tr>
<tr><th id="276">276</th><td><u>#define <dfn class="macro" id="_M/COLOR_BLT" data-ref="_M/COLOR_BLT">COLOR_BLT</dfn>     ((0x2&lt;&lt;29)|(0x40&lt;&lt;22))</u></td></tr>
<tr><th id="277">277</th><td><u>#define <dfn class="macro" id="_M/SRC_COPY_BLT" data-ref="_M/SRC_COPY_BLT">SRC_COPY_BLT</dfn>  ((0x2&lt;&lt;29)|(0x43&lt;&lt;22))</u></td></tr>
<tr><th id="278">278</th><td></td></tr>
<tr><th id="279">279</th><td><u>#<span data-ppcond="7">endif</span> /* _INTEL_GPU_COMMANDS_H_ */</u></td></tr>
<tr><th id="280">280</th><td></td></tr>
</table><hr/><p id='footer'>
Generated while processing <a href='../display/dvo_ch7017.c.html'>linux-5.3.1/drivers/gpu/drm/i915/display/dvo_ch7017.c</a><br/>Generated on <em>2020-Jun-10</em> from project linux-5.3.1 revision <em>5.3.1</em><br />Powered by <a href='https://woboq.com'><img alt='Woboq' src='https://code.woboq.org/woboq-16.png' width='41' height='16' /></a> <a href='https://code.woboq.org'>Code Browser</a> 2.1
<br/>Generator usage only permitted with license.</p>
</div></body></html>
