// Seed: 4288425118
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  inout wire id_6;
  inout wire id_5;
  inout wire id_4;
  output wire id_3;
  inout wire id_2;
  input wire id_1;
  id_7(
      .id_0(id_5),
      .id_1(1),
      .id_2(1),
      .id_3(id_8[1>1]),
      .id_4(1),
      .id_5(id_8),
      .id_6(1),
      .id_7(id_4),
      .id_8(id_5),
      .id_9(),
      .id_10(id_1 + id_3 - id_4 + id_1),
      .product(id_8)
  ); id_9 :
  assert property (@(posedge id_4) 1'b0)
  else $display;
  wire id_10;
  wire id_11;
endmodule
module module_1 (
    input wor id_0,
    output tri id_1,
    input supply1 id_2,
    input supply1 id_3,
    input uwire id_4
);
  wire id_6;
  module_0 modCall_1 (
      id_6,
      id_6,
      id_6,
      id_6,
      id_6,
      id_6
  );
endmodule
