############################################
##### In-Pixel Configuration Registers #####
############################################

CLSel:
  doc: |-
    Select of load capacitance of the preamp first stage.
    2窶話00: 0 fC;
    2窶話01: 80 fC;
    2窶話10: 80 fC;
    2窶話01: 160 fC.
    Debugging use only.
  address:
    - 0
  mask:
    - 0x3
  pixel:    1
  stat:     0
  default:  0x0

IBSel:
  doc: |-
    Bias current selection of the input transistor in the preamp.
    3'b000: I1;
    3'b001, 3'b010, 3'b100: I2;
    3'b011, 3'b110, 3'b101: I3;
    3'b111: I4
    I1 > I2 > I3 > I4.
  address:
    - 0
  mask:
    - 0x1C
  pixel:    1
  stat:     0
  default:  0x7

RfSel:
  doc: |-
    Feedback resistance selection.
    2'b00: 20 kOHm
    2'b01: 10 kOHm
    2'b10: 5.7 kOHm
    2'b11: 4.4 kOHm
  address:
    - 0
  mask:
    - 0x60
  pixel:    1
  stat:     0
  default:  0x2

HysSel:
  doc: |-
    Hysteresis voltage selection.
    4'b0000: Vhys1
    4'b0001: Vhys2
    4'b0011: Vhys3
    4'b0111: Vhys4
    4'b1111: Vhys5
    Vhys1 > Vhys2 > Vhys3 > Vhys4 = Vhys5 = 0
  address:
    - 2
  mask:
    - 0xF
  pixel:    1
  stat:     0
  default:  0xF

PD_DACDiscri:
  doc: |-
    Power down the DAC and the discriminator in pixels.
    When PD_DACDiscri is 1, the DAC and the discriminator are powered down.
  address:
    - 2
  mask:
    - 0x10
  pixel:    1
  stat:     0
  default:  0x0

QSel:
  doc: "Select injected charge, from 1 fC (5'b00000) to 32 fC (5'b11111)."
  address:
    - 1
  mask:
    - 0x1F
  pixel:    1
  stat:     0
  default:  0x6

QInjEn:
  doc: "Enable the charge injection of the specified pixel. Active high."
  address:
    - 1
  mask:
    - 0x20
  pixel:    1
  stat:     0
  default:  0x0

autoReset_TDC:
  doc: "TDC automatically reset controller for every clock period."
  address:
    - 6
  mask:
    - 0x20
  pixel:    1
  stat:     0
  default:  0x0

enable_TDC:
  doc: |-
    TDC enable.
    1'b1: enable TDC conversion
    1'b0: disable TDC conversion
  address:
    - 6
  mask:
    - 0x80
  pixel:    1
  stat:     0
  default:  0x1

level_TDC:
  doc: "The bit width of bubble tolerant in TDC encode. It is up to 3'b011"
  address:
    - 6
  mask:
    - 0xE
  pixel:    1
  stat:     0
  default:  0x1

resetn_TDC:
  doc: "Reset TDC encoder, active low."
  address:
    - 6
  mask:
    - 0x40
  pixel:    1
  stat:     0
  default:  0x1

testMode_TDC:
  doc: |-
    Test mode enable of TDC, active high. In test mode, TDC generates
    a fixed test pulse as input signal for test for every 25 ns.
  address:
    - 6
  mask:
    - 0x10
  pixel:    1
  stat:     0
  default:  0x0

Bypass_THCal:
  doc: |-
    Bypass control of the in-pixel threshold calibration block.
    1: Bypassing the in-pixel threshold calibration block. DAC is applied to TH.
    Users can control the threshold voltage through DAC.
    0: Calibrated threshold is applied to TH.
    TH = BL + TH_offset.
  address:
    - 3
  mask:
    - 0x4
  pixel:    1
  stat:     0
  default:  0x1

DAC:
  doc: "When THCal_Bypass==1'b1, TH = DAC."
  address:
    - 4
    - 5
  mask:
    - 0xFF
    - 0x3
  pixel:    1
  stat:     0
  default:  0x0

TH_offset:
  doc: "Threshold offset for the calibrated baseline.
  TH = BL + TH_offset"
  address:
    - 5
  mask:
    - 0xFC
  pixel:    1
  stat:     0
  default:  0xa

RSTn_THCal:
  doc: "Reset of threshold calibration block, active low."
  address:
    - 3
  mask:
    - 0x1
  pixel:    1
  stat:     0
  default:  0x1

ScanStart_THCal:
  doc: "A rising edge of ScanStart_THCal initializes the threshold calibration."
  address:
    - 3
  mask:
    - 0x10
  pixel:    1
  stat:     0
  default:  0x0

BufEn_THCal:
  doc: |-
    Threshold calibration buffer enable.
    1: enabling the buffer between discriminator output and the TH_Ctrl.
    0: disabling the buffer between discriminator output and the TH_Ctrl.
  address:
    - 3
  mask:
    - 0x2
  pixel:    1
  stat:     0
  default:  0x0

CLKEn_THCal:
  doc: |-
    This register is only used when the threshold calibration clock is bypassed.
    1: enabling the clock for measuring average discriminator output.
    0: disabling the clock. Measurement of the average discriminator output is not available.
  address:
    - 3
  mask:
    - 0x8
  pixel:    1
  stat:     0
  default:  0x0

workMode:
  doc: |-
    Readout work mode selection.
    2'b00: normal,
    2'b01: self test, periodic trigger fixed TDC data,
    2'b10: self test, random TDC data,
    2'b11: reservered.
  address:
    - 7
  mask:
    - 0x18
  pixel:    1
  stat:     0
  default:  0x0

L1Adelay:
  doc: "L1A latency"
  address:
    - 8
    - 9
  mask:
    - 0x80
    - 0xFF
  pixel:    1
  stat:     0
  default:  0x1F5

disDataReadout:
  doc: |-
    Disable signal of the TDC data readout.
    1: disabling the TDC data readout of the current pixel.
    0: enabling the TDC data readout fo the current pixel.
  address:
    - 7
  mask:
    - 0x2
  pixel:    1
  stat:     0
  default:  0x0

disTrigPath:
  doc: |-
    Disable signal of the trigger readout.
    1: disabling the trigger readout of the current pixel.
    0: enabling the trigger readout of the current pixel.
  address:
    - 7
  mask:
    - 0x4
  pixel:    1
  stat:     0
  default:  0x0

upperTOATrig:
  doc: "TOA upper threshold for the trigger readout"
  address:
    - 21
    - 22
  mask:
    - 0xFF
    - 0x3
  pixel:    1
  stat:     0
  default:  0x200

lowerTOATrig:
  doc: "TOA lower threshold for the trigger readout"
  address:
    - 19
    - 20
  mask:
    - 0xC0
    - 0xFF
  pixel:    1
  stat:     0
  default:  0x20

upperTOTTrig:
  doc: "TOT upper threshold for the trigger readout" # Potential mismatch between register table default (p.62) and address register table default (p. 63) in Users Manual.
  address:
    - 23
    - 24
  mask:
    - 0xF8
    - 0xF
  pixel:    1
  stat:     0
  default:  0x40

lowerTOTTrig:
  doc: "TOT lower threshold for the trigger readout"
  address:
    - 22
    - 23
  mask:
    - 0xFC
    - 0x7
  pixel:    1
  stat:     0
  default:  0x10

upperCalTrig:
  doc: "Cal upper threshold for the trigger readout"
  address:
    - 18
    - 19
  mask:
    - 0xF0
    - 0x3F
  pixel:    1
  stat:     0
  default:  0x200

lowerCalTrig:
  doc: "Cal lower threshold for the trigger readout"
  address:
    - 17
    - 18
  mask:
    - 0xFC
    - 0xF
  pixel:    1
  stat:     0
  default:  0x10

upperTOA:
  doc: "TOA upper threshold for the TDC data readout"
  address:
    - 13
    - 14
  mask:
    - 0xC0
    - 0xFF
  pixel:    1
  stat:     0
  default:  0x200

lowerTOA:
  doc: "TOA lower threshold for the TDC data readout"
  address:
    - 12
    - 13
  mask:
    - 0xF0
    - 0x3F
  pixel:    1
  stat:     0
  default:  0x20

upperTOT:
  doc: "TOT upper threshold for the TDC data readout"
  address:
    - 16
    - 17
  mask:
    - 0xFE
    - 0x3
  pixel:    1
  stat:     0
  default:  0x100

lowerTOT:
  doc: "TOT lower threshold for the TDC data readout"
  address:
    - 15
    - 16
  mask:
    - 0xFF
    - 0x1
  pixel:    1
  stat:     0
  default:  0x10

upperCal:
  doc: "Cal upper threshold for the TDC data readout"
  address:
    - 11
    - 12
  mask:
    - 0xFC
    - 0xF
  pixel:    1
  stat:     0
  default:  0x200

lowerCal:
  doc: "Cal lower threshold for the TDC data readout"  # Potential mismatch between register table default (p.62) and address register table default (p. 63) in Users Manual.
  address:
    - 10
    - 11
  mask:
    - 0xFF
    - 0x3
  pixel:    1
  stat:     0
  default:  0x10

addrOffset:
  doc: |-
    Enabling of the circular buffer (CB) write address offset
    by the pixel ID, active high.
    1: enabling of the CB write address offset.
    0: disabling of the CB write address offset.
  address:
    - 7
  mask:
    - 0x1
  pixel:    1
  stat:     0
  default:  0x1

selfTestOccupancy:
  doc: |-
    Self-test data occupancy is selfTestOccupancy[6:0]/128.
    For example:
    1: 1/1.28%
    2: 2/1.28%
    5: 5/1.28%
    10: 10/1.28%
  address:
    - 8
  mask:
    - 0x7F
  pixel:    1
  stat:     0
  default:  0x1

############################################
######### In-Pixel Status Registers ########
############################################

ACC:
  doc: "Accumulator of the threshold calibration."
  address:
    - 5
    - 6
  mask:
    - 0xFF
    - 0xFF
  pixel:    1
  stat:     1

ScanDone:
  doc: "Scan done signal of the threshold calibration."
  address:
    - 1
  mask:
    - 0x1
  pixel:    1
  stat:     1

BL:
  doc: "Baseline obtained from threshold calibration."
  address:
    - 2
    - 3
  mask:
    - 0xFF
    - 0x3
  pixel:    1
  stat:     1

NW:
  doc: "Noise width from threshold calibration. Expect less than 10."
  address:
    - 1
  mask:
    - 0x1E
  pixel:    1
  stat:     1

TH:
  doc: "10-bit threshold applied to the DAC input."
  address:
    - 3
    - 4
  mask:
    - 0xC0
    - 0xFF
  pixel:    1
  stat:     1

THState:
  doc: "Threshold calibration state machine output."
  address:
    - 1
  mask:
    - 0xE0
  pixel:    1
  stat:     1

PixelID:
  doc: "Col[3:0], Row[3:0]"
  address:
    - 0
  mask:
    - 0xFF
  pixel:    1
  stat:     1

############################################
#### Peripheral Configuration Registers ####
############################################

readoutClockDelayPixel:
  doc: "Phase delay of pixel readout clock, 780 ps a step."
  address:
    - 13
  mask:
    - 0x1F
  pixel:    0
  stat:     0
  default:  0x0

readoutClockWidthPixel:
  doc: "Positive pulse width of pixel clock, 780 ps a step."
  address:
    - 14
  mask:
    - 0x1F
  pixel:    0
  stat:     0
  default:  0x10

readoutClockDelayGlobal:
  doc: "Phase delay of global readout clock, 780 ps a step."
  address:
    - 15
  mask:
    - 0x1F
  pixel:    0
  stat:     0
  default:  0x0

readoutClockWidthGlobal:
  doc: "Positive pulse width of global readout clock, 780 ps a step."
  address:
    - 16
  mask:
    - 0x1F
  pixel:    0
  stat:     0
  default:  0x10

serRateRight:
  doc: |-
    Data rate selection of the right data port.
    2'b00: 320 Mbps;
    2'b01: 640 Mbps;
    2'b10: 1280 Mbps.
  address:
    - 19
  mask:
    - 0x30
  pixel:    0
  stat:     0
  default:  0x1

serRateLeft:
  doc: |-
    Data rate selection of the left data port.
    2'b00: 320 Mbps;
    2'b01: 640 Mbps;
    2'b10: 1280 Mbps.
  address:
    - 19
  mask:
    - 0xC
  pixel:    0
  stat:     0
  default:  0x1

linkResetTestPattern:
  doc: |-
    Link reset test pattern selection.
    1'b0: PRBS;
    1'b1: Fixed pattern.
  address:
    - 19
  mask:
    - 0x2
  pixel:    0
  stat:     0
  default:  0x1

linkResetFixedPattern:
  doc: "User-specified pattern to be sent during link reset, LSB first."
  address:
    - 26
    - 27
    - 28
    - 29
  mask:
    - 0xFF
    - 0xFF
    - 0xFF
    - 0xFF
  pixel:    0
  stat:     0
  default:  0xACC78CC5

emptySlotBCID:
  doc: "Empty BCID slot for synchronization."
  address:
    - 11
    - 12
  mask:
    - 0xF0
    - 0xFF
  pixel:    0
  stat:     0
  default:  0x1

triggerGranularity:
  doc: |-
    The trigger data size varies from 0, 1, 2, 4, 8, 16.
    0/6/7: trigger data size is 0.
    1: trigger data size is 1.
    2: trigger data size is 2.
    3: trigger data size is 4.
    4: trigger data size is 8.
    5: trigger data size is 16.
  address:
    - 20
  mask:
    - 0xE
  pixel:    0
  stat:     0
  default:  0x0

disScrambler:
  doc: |-
    Disable scrambler.
    0: enable scrambler
    1: disable scrambler
  address:
    - 19
  mask:
    - 0x1
  pixel:    0
  stat:     0
  default:  0x1

mergeTriggerData:
  doc: |-
    Merge trigger and data in a port
    0: trigger and data in separate port, only valid when single port is false.
    1: trigger and data are merged in serial port
  address:
    - 20
  mask:
    - 0x1
  pixel:    0
  stat:     0
  default:  0x0

singlePort:
  doc: |-
    Enable single port or both ports.
    0: use both left and right serial ports.
    1: use right serial port only
  address:
    - 19
  mask:
    - 0x40
  pixel:    0
  stat:     0
  default:  0x1

onChipL1AConf:
  doc: |-
    On-chip L1A mode
    2'b0x: on-chip L1A disable;
    2'b10: periodic L1A;
    2'b11: random L1A.
  address:
    - 18
  mask:
    - 0x60
  pixel:    0
  stat:     0
  default:  0x0

BCIDoffset:
  doc: "BCID when BCID is reset"
  address:
    - 10
    - 11
  mask:
    - 0xFF
    - 0xF
  pixel:    0
  stat:     0
  default:  0x0D

fcSelfAlignEn:
  doc: |-
    Fast command decoder self-alignment mode enable.
    1: self-alignment mode enabled;
    0: manual alignment mode enabled.
  address:
    - 18
  mask:
    - 0x4
  pixel:    0
  stat:     0
  default:  0x0

fcClkDelayEn:
  doc: "Enable clock delay in fast command manual alignment mode"
  address:
    - 18
  mask:
    - 0x8
  pixel:    0
  stat:     0
  default:  0x0

fcDataDelayEn:
  doc: "Enable data delay in fast command manual alignment mode, active high."
  address:
    - 18
  mask:
    - 0x10
  pixel:    0
  stat:     0
  default:  0x0

chargeInjectionDelay:
  doc: |-
    The charge injection delay to the 40 MHz clock rising
    edge. Start from the rising edge of 40 MHz clock,
    each step 781 ps. The pulse width is fixed of 50 ns.
  address:
    - 17
  mask:
    - 0x1F
  pixel:    0
  stat:     0
  default:  0x18

RefStrSel:
  doc: "TDC reference strobe selection."
  address:
    - 6
  mask:
    - 0xFF
  pixel:    0
  stat:     0
  default:  0x3

PLL_BIASGEN_CONFIG:
  doc: "Charge pump bias current selection, [0:8:120] uA. Debugging use only."    # Potential name mismatch of registers between page 55 and page 60 of Users manual
  address:
    - 1
  mask:
    - 0xF
  pixel:    0
  stat:     0
  default:  0x8

PLL_CONFIG_I_PLL:
  doc: "Bias current selection of the I-filter unit cell in PLL mode [0:1.1:8] uA. Debugging use only."
  address:
    - 1
  mask:
    - 0xF0
  pixel:    0
  stat:     0
  default:  0x9

PLL_CONFIG_P_PLL:
  doc: "Bias current selection of the P-filter unit cell in PLL mode [0:5.46:82] uA. Debugging use only."
  address:
    - 2
  mask:
    - 0xF
  pixel:    0
  stat:     0
  default:  0x9

PLL_R_CONFIG:
  doc: "Resistor selection of the P-path in PLL mode [R=1/2*79.8k/CONFIG] Ohm. Debugging use only." # Potential name mismatch of registers between page 55 and page 60 of Users manual
  address:
    - 2
  mask:
    - 0xF0
  pixel:    0
  stat:     0
  default:  0x2

PLL_vcoDAC:
  doc: "Bias current selection of the VCO core [0:0.470:7.1] mA. Debugging use only."
  address:
    - 3
  mask:
    - 0xF
  pixel:    0
  stat:     0
  default:  0x8

PLL_vcoRailMode:
  doc: |-
    Output rail-to-rail mode selection of the VCO, active low.
    1'b0: rail-to-rail output.
    1'b1: CML output.
    Debugging use only.
  address:
    - 3
  mask:
    - 0x10
  pixel:    0
  stat:     0
  default:  0x1

PLL_ENABLEPLL:
  doc: "Enable PLL mode, active high. Debugging use only."
  address:
    - 3
  mask:
    - 0x20
  pixel:    0
  stat:     0
  default:  0x0

PLL_FBDiv_skip:
  doc: |-
    Adjusting the phase of the output clk1G28 of freqPrescaler
    in the feedback divider (N=64) by one skip from low to high.
    Debugging use only.
  address:
    - 0
  mask:
    - 0x80
  pixel:    0
  stat:     0
  default:  0x0

PLL_FBDiv_clkTreeDisable:
  doc: |-
    Disable the feedback divider, active high.
    1'b0: all output clocks with different frequencies (40MHz - 2.56GHz) are enabled.
    1'b1: The input clk2G56 from the prescaler and all output clocks are disabled.
    Debugging use only.
  address:
    - 0
  mask:
    - 0x40
  pixel:    0
  stat:     0
  default:  0x0

PLLclkgen_disSER:
  doc: |- # Potential name mismatch of registers between page 56 and page 60 of Users manual
    Disable output clocks for serializer, active high.
    When PLLclkgen_disSER is high, the following clocks are disabled:
    clk2g56S, clk2g56SN, clk5g12S, clk5g12SN.
    Debuggin use only.
  address:
    - 0
  mask:
    - 0x8
  pixel:    0
  stat:     0
  default:  0x1

PLLclkgen_disVCO:
  doc: |- # Potential name mismatch of registers between page 56 and page 60 of Users manual
    Disable VCO output buffer (associated with clk5g12lshp, clk5g12lshn), active high.
    clk5g12lsh is the output clock of the first input buffer in prescaler, and the source
    clock for all output clocks. Once disabled, all output clocks are disabled.
    Debugging use only.
  address:
    - 0
  mask:
    - 0x10
  pixel:    0
  stat:     0
  default:  0x0

PLLclkgen_disEOM:
  doc: |- # Potential name mismatch of registers between page 56 and page 60 of Users manual
    Disable output clocks for EOM, active high. When PLLclkgen_disEOM is high, the following
    clocks are disabled: clk5g12EOMp, clk5g12EOMn.
    Debugging use only.
  address:
    - 0
  mask:
    - 0x4
  pixel:    0
  stat:     0
  default:  0x1

PLLclkgen_disCLK:
  doc: |- # Potential name mismatch of registers between page 56 and page 60 of Users manual
    Disable the internal clock buffers and 1/2 clock divider in prescaler, active high. When
    PLLclkgen_disCLK is high, all output clocks are disabled.
    Debugging use only.
  address:
    - 0
  mask:
    - 0x1
  pixel:    0
  stat:     0
  default:  0x0

PLLclkgen_disDES:
  doc: |- # Potential name mismatch of registers between page 56 and page 60 of Users manual
    Disable output clocks for deserializer, active high. When PLLclkgen_disDES is high, the
    following clocks are disabled: clk2g56Qp, clk2g56Qn, clk2g56lp, clk2g56ln. clk2g56Q is
    the 2.56 GHz clock for test in ETROC_PLL. clk2g56Q is used as WS clock in ETROC2.
    Debugging use only.
  address:
    - 0
  mask:
    - 0x2
  pixel:    0
  stat:     0
  default:  0x0

CLKSel:
  doc: |-
    Selecting PLL clock or off-chip clock for TDC and readout.
    1'b0: using off-chip clocks for TDC and readout;
    1'b1: using PLL clocks for TDC and readout.
    Debugging use only.
  address:
    - 0
  mask:
    - 0x20
  pixel:    0
  stat:     0
  default:  0x1

PS_CPCurrent:
  doc: "Charge pump current control bits, range from 0 to 15uA for charge and discharge. Debugging use only."
  address:
    - 4
  mask:
    - 0xF
  pixel:    0
  stat:     0
  default:  0x1

PS_CapRst:
  doc: "Reset the control voltage of DLL to power supply, active high. Debugging use only."
  address:
    - 4
  mask:
    - 0x10
  pixel:    0
  stat:     0
  default:  0x0

PS_Enable:
  doc: "Enabling DLL, active high. Debugging use only."
  address:
    - 4
  mask:
    - 0x20
  pixel:    0
  stat:     0
  default:  0x1

PS_ForceDown:
  doc: "Force to pull down the output of the phase detector, active high. Debugging use only."
  address:
    - 4
  mask:
    - 0x40
  pixel:    0
  stat:     0
  default:  0x0

PS_PhaseAdj:
  doc: "Phase selecting control bits, PS_PhaseAdj[7:3] for coarse, PS_PhaseAdj[2:0] for fine."
  address:
    - 5
  mask:
    - 0xFF
  pixel:    0
  stat:     0
  default:  0x0

CLK40_EnRx:
  doc: "Enable the Rx for the 40 MHz reference clock, active high. Debugging use only."
  address:
    - 7
  mask:
    - 0x1
  pixel:    0
  stat:     0
  default:  0x1

CLK40_EnTer:
  doc: "Enable internal termination of the Rx for the 40 MHz reference clock, active high. Debugging use only."
  address:
    - 7
  mask:
    - 0x2
  pixel:    0
  stat:     0
  default:  0x1

CLK40_Equ:
  doc: |-
    Equalization strength of the Rx for the 40 MHz reference clock.
    2'b00: equalization is turned off;
    2'b11: maximal equalization.
    Debugging use only.
  address:
    - 7
  mask:
    - 0xC
  pixel:    0
  stat:     0
  default:  0x0

CLK40_InvData:
  doc: "Inverting data of the Rx for the 40 MHz reference clock, active high. Debugging use only."
  address:
    - 7
  mask:
    - 0x10
  pixel:    0
  stat:     0
  default:  0x0

CLK40_SetCM:
  doc: "Set common voltage of the Rx for the 40 MHz reference clock to 1/2 vdd, active high. Debugging use only."
  address:
    - 7
  mask:
    - 0x20
  pixel:    0
  stat:     0
  default:  0x1

CLK1280_EnRx:
  doc: "Enable the Rx for the 1.28 GHz clock, active high. Debugging use only."
  address:
    - 8
  mask:
    - 0x1
  pixel:    0
  stat:     0
  default:  0x1

CLK1280_EnTer:
  doc: "Enable the internal termination of the Rx for the 1.28 GHz clock, active high. Debugging use only."
  address:
    - 8
  mask:
    - 0x2
  pixel:    0
  stat:     0
  default:  0x1

CLK1280_Equ:
  doc: |-
    Equalization strength of the Rx for the 1.28 GHz clock.
    2'b00: equalization is turned off;
    2'b11: maximal equalization.
    Debugging use only.
  address:
    - 8
  mask:
    - 0xC
  pixel:    0
  stat:     0
  default:  0x0

CLK1280_InvData:
  doc: "Inverting data of the Rx for the 1.28 GHz clock, active high. Debugging use only."
  address:
    - 8
  mask:
    - 0x10
  pixel:    0
  stat:     0
  default:  0x0

CLK1280_SetCM:
  doc: "Set common voltage of the Rx for the 1.28 GHz clock to 1/2 vdd, active high. Debugging use only."
  address:
    - 8
  mask:
    - 0x20
  pixel:    0
  stat:     0
  default:  0x1

FC_EnRx:
  doc: "Enable the Rx for the fast command, active high. Debugging use only."
  address:
    - 9
  mask:
    - 0x1
  pixel:    0
  stat:     0
  default:  0x1

FC_EnTer:
  doc: "Enable internal termination of the Rx for the fast command, active high. Debugging use only."
  address:
    - 9
  mask:
    - 0x2
  pixel:    0
  stat:     0
  default:  0x1

FC_Equ:
  doc: |-
    Equalization strength of the Rx for the fast command.
    2'b00: equalization is turned off;
    2'b11: maximal equalization.
    Debugging use only.
  address:
    - 9
  mask:
    - 0xC
  pixel:    0
  stat:     0
  default:  0x0

FC_InvData:
  doc: "Inverting data of the Rx for the fast command, active high. Debugging use only."
  address:
    - 9
  mask:
    - 0x10
  pixel:    0
  stat:     0
  default:  0x0

FC_SetCM:
  doc: "Set common voltage of the Rx for the fast command to 1/2 vdd, active high. Debugging use only."
  address:
    - 9
  mask:
    - 0x20
  pixel:    0
  stat:     0
  default:  0x1

disPowerSequence:
  doc: "Disabling the power up sequence, active high."
  address:
    - 18
  mask:
    - 0x1
  pixel:    0
  stat:     0
  default:  0x0  # Confirmed

softBoot:
  doc: "Reset power sequencer controller, active high."
  address:
    - 18
  mask:
    - 0x2
  pixel:    0
  stat:     0
  default:  0x0

EFuse_TCKHP:
  doc: |-
    The register controlling the SCLK pulse width, ranging ranges from 3 us to 10 us with step of 0.5 us.
    The default value is 4 corresponding to 5 us pulse width.
    Debugging use only.
  address:
    - 20
  mask:
    - 0xF0
  pixel:    0
  stat:     0
  default:  0x4

EFuse_EnClk:
  doc: |-
    EFuse clock enable.
    1'b1: enabling the clock of the EFuse controller;
    1'b0: disabling the clock of the EFuse controller.
  address:
    - 21
  mask:
    - 0x1
  pixel:    0
  stat:     0
  default:  0x0

EFuse_Mode:
  doc: |-
    Operation mode of EFuse.
    2'b01: programming mode;
    2'b10: reading mode.
  address:
    - 21
  mask:
    - 0x6
  pixel:    0
  stat:     0
  default:  0x2

EFuse_Rstn:
  doc: "Reset signal of the EFuse controller, active low."
  address:
    - 21
  mask:
    - 0x8
  pixel:    0
  stat:     0
  default:  0x1  # Confirmed

EFuse_Start:
  doc: "Start signal of the EFuse programming. A positive pulse will start the programming."
  address:
    - 21
  mask:
    - 0x10
  pixel:    0
  stat:     0
  default:  0x0

EFuse_Prog:
  doc: "Data to be written into EFuse."
  address:
    - 22
    - 23
    - 24
    - 25
  mask:
    - 0xFF
    - 0xFF
    - 0xFF
    - 0xFF
  pixel:    0
  stat:     0
  default:  0x0

EFuse_Bypass:
  doc: |-
    Bypass EFuse.
    1'b0: EFuse output Q[31:0] is output;
    1'b1: EFuse raw data from I2C (EFuse_Prog[31:0]) is output.
  address:
    - 21
  mask:
    - 0x20
  pixel:    0
  stat:     0
  default:  0x1

IfLockThrCounter:
  doc: "If the number of instantLock is true for 2^IfLockThrCounter in a row, the PLL is locked in the initial status."
  address:
    - 30
  mask:
    - 0xF
  pixel:    0
  stat:     0
  default:  0xB

IfReLockThrCounter:
  doc: "If the number of instantLock is true for 2^IfReLockThrCounter in a row, the PLL is relocked before the unlock status is confirmed."
  address:
    - 30
  mask:
    - 0xF0
  pixel:    0
  stat:     0
  default:  0xB

IfUnLockThrCounter:
  doc: "If the number of instantLock is false for 2^IfUnLockThrCounter in a row, the PLL is unlocked."
  address:
    - 31
  mask:
    - 0xF
  pixel:    0
  stat:     0
  default:  0xB

asyAlignFastcommand:
  doc: |-
    The fast command bit clock alignment command is issued by I2C.
    Used in self-alignment only.
    Initializing the clock phase alignment process at its rising edge (synchronized by the 40 MHz PLL clock)
  address:
    - 13
  mask:
    - 0x20
  pixel:    0
  stat:     0
  default:  0x0

asyLinkReset:
  doc: "Link reset signal from I2C, active high. If it is high, ETROC2 sends test pattern via link."
  address:
    - 13
  mask:
    - 0x40
  pixel:    0
  stat:     0
  default:  0x0

asyPLLReset:
  doc: "Reset PLL AFC from I2C, active low."
  address:
    - 13
  mask:
    - 0x80
  pixel:    0
  stat:     0
  default:  0x1

asyResetChargeInj:
  doc: "Reset charge injection module, active low."
  address:
    - 14
  mask:
    - 0x20
  pixel:    0
  stat:     0
  default:  0x1

asyResetFastcommand:
  doc: "Reset fastcommand from I2C, active low."
  address:
    - 14
  mask:
    - 0x40
  pixel:    0
  stat:     0
  default:  0x1

asyResetGlobalReadout:
  doc: "Reset globalReadout module, active low."
  address:
    - 14
  mask:
    - 0x80
  pixel:    0
  stat:     0
  default:  0x1

asyResetLockDetect:
  doc: "Reset lock detect, active low (original lockDetect reset is active high, polarity changed)"
  address:
    - 15
  mask:
    - 0x20
  pixel:    0
  stat:     0
  default:  0x1

asyStartCalibration:
  doc: "Start PLL calibration process, active high."
  address:
    - 15
  mask:
    - 0x40
  pixel:    0
  stat:     0
  default:  0x1

VRefGen_PD:
  doc: |-
    Power down voltage reference generator, active high.
    1'b1: the voltage reference generator is down.
    1'b0: the voltage reference generator is up.
  address:
    - 3
  mask:
    - 0x80
  pixel:    0
  stat:     0
  default:  0x0

TS_PD:
  doc: |-
    Power down the temperature sensor, active high.
    1'b1: the temperature sensor is down;
    1'b0: the temperature sensor is up.
  address:
    - 4
  mask:
    - 0x80
  pixel:    0
  stat:     0
  default:  0x0

TDCClockTest:
  doc: |-
    The TDC clock testing enable.
    1'b1: sending TDC clock at the left serial port;
    1'b0: sending left serializer data at the left port.
  address:
    - 31
  mask:
    - 0x10
  pixel:    0
  stat:     0
  default:  0x0

TDCStrobeTest:
  doc: |-
    The TDC reference strobe testing enable.
    1'b1: sending TDC reference strobe at the right serial port;
    1'b0: sending right serializer data at the right port.
  address:
    - 31
  mask:
    - 0x20
  pixel:    0
  stat:     0
  default:  0x0

LTx_AmplSel:
  doc: |-
    Left Tx amplitude selection.
    3'b000: min amplitude (50 mV)
    3'b111: max amplitude (320 mV)
    Step size is about 40 mV.
  address:
    - 16
  mask:
    - 0xE0
  pixel:    0
  stat:     0
  default:  0x4

RTx_AmplSel:
  doc: |-
    Right Tx amplitude selection.
    3'b000: min amplitude (50 mV)
    3'b111: max amplitude (320 mV)
    Step size is about 40 mV.
  address:
    - 17
  mask:
    - 0xE0
  pixel:    0
  stat:     0
  default:  0x4

disLTx:
  doc: "Left Tx disable, active high."
  address:
    - 18
  mask:
    - 0x80
  pixel:    0
  stat:     0
  default:  0x0

disRTx:
  doc: "Right Tx disable, active high."
  address:
    - 19
  mask:
    - 0x80
  pixel:    0
  stat:     0
  default:  0x0

GRO_TOARST_N:
  doc: "GRO TOA reset, active low."
  address:
    - 7
  mask:
    - 0x80
  pixel:    0
  stat:     0
  default:  0x1

GRO_Start:
  doc: "GRO Start, active high."
  address:
    - 7
  mask:
    - 0x40
  pixel:    0
  stat:     0
  default:  0x0

GRO_TOA_Latch:
  doc: "GRO TOA latch clock."
  address:
    - 8
  mask:
    - 0x80
  pixel:    0
  stat:     0
  default:  0x1

GRO_TOA_CK:
  doc: "GRO TOA clock."
  address:
    - 8
  mask:
    - 0x40
  pixel:    0
  stat:     0
  default:  0x1

GRO_TOT_CK:
  doc: "GRO TOT clock."  # Potential name mismatch of registers between page 58 and page 60 of Users manual
  address:
    - 9
  mask:
    - 0x80
  pixel:    0
  stat:     0
  default:  0x1

GRO_TOTRST_N:
  doc: "GRO TOT reset, active low."
  address:
    - 9
  mask:
    - 0x40
  pixel:    0
  stat:     0
  default:  0x1

############################################
######## Peripheral Status Registers #######
############################################

fcBitAlignError:
  doc: "Bit alignment error"
  address:
    - 2
  mask:
    - 0x1
  pixel:    0
  stat:     1

PS_Late:
  doc: "Phase shifter late"
  address:
    - 0
  mask:
    - 0x80
  pixel:    0
  stat:     1

AFCcalCap:
  doc: "AFC capacitance"
  address:
    - 0
  mask:
    - 0x7E
  pixel:    0
  stat:     1

AFCBusy:
  doc: "AFC busy, 1: AFC is ongoing, 0: AFC is done"
  address:
    - 0
  mask:
    - 0x1
  pixel:    0
  stat:     1

fcAlignFinalState:
  doc: "Fast command alignment FSM state"
  address:
    - 1
  mask:
    - 0xF0
  pixel:    0
  stat:     1

controllerState:
  doc: "Global control FSM state"
  address:
    - 1
  mask:
    - 0xF
  pixel:    0
  stat:     1

fcAlignStatus:
  doc: "Fast command self-alignment error indicator, ed[3:0] in figure 53"
  address:
    - 2
  mask:
    - 0xF0
  pixel:    0
  stat:     1

invalidFCCount:
  doc: "Count of invalid fast command received"
  address:
    - 3
    - 4
  mask:
    - 0xFF
    - 0xF
  pixel:    0
  stat:     1

pllUnlockCount:
  doc: "Count of PLL unlock detected"
  address:
    - 4
    - 5
  mask:
    - 0xF0
    - 0xFF
  pixel:    0
  stat:     1

EFuseQ:
  doc: "32-bit EFuse output"
  address:
    - 6
    - 7
    - 8
    - 9
  mask:
    - 0xFF
    - 0xFF
    - 0xFF
    - 0xFF
  pixel:    0
  stat:     1

PixelSanityConfig:
  doc: "In-pixel config that's mirrored in in-pixel status, PixelSanityStat"
  default: 0
  address:
    - 31
  mask:
    - 0xFF
  pixel:    1
  stat:     0

PixelSanityStat:
  doc: "In-pixel stats that's mirrored from in-pixel config, PixelSanityConfig"
  address:
    - 7
  mask:
    - 0xFF
  pixel:    1
  stat:     1
