# FPGA-Based-Direct-Memory-Access-DMA-Controller-Using-Verilog-HDL
A synthesizable DMA controller in Verilog that transfers data between memory and peripherals without CPU involvement. Features FSM-based control, bus arbitration, and handshake logic for reliable, high-speed data movement. Verified on Vivado.
