[
    {"comment" : "APB psel does not go low while penable is asserted.",
     "file_pat" : "apb_csr_h.*",
     "line_pat" : "\\= m_penable \\& m_psel \\& m_pwrite\\;",
     "exclusion" : "coverage exclude -src %file% -fecexprrow %line% 3 -comment {APB psel does not go low while penable is asserted.}"
    },
    {"comment" : "APB psel does not go low while penable is asserted.",
     "file_pat" : "apb_csr_h.*",
     "line_pat" : "\\= m_penable \\& m_psel \\& \\~m_pwrite\\;",
     "exclusion" : "coverage exclude -src %file% -fecexprrow %line% 5 -comment {APB psel does not go low while penable is asserted.}"
    },
    {"comment" : "APB psel does not go low while penable is asserted.",
     "file_pat" : "apb_csr_h.*",
     "line_pat" : "\\= m_penable \\& m_psel \\& \\(addr_no_hit ",
     "exclusion" : "coverage exclude -src %file% -fecexprrow %line% 3 -comment {APB psel does not go low while penable is asserted.}"
    },
    {"comment" : "APB psel does not go low while penable is asserted.",
     "file_pat" : "apb_csr_h.*",
     "line_pat" : "\\= m_penable \\& m_psel\\;",
     "exclusion" : "coverage exclude -src %file% -fecexprrow %line% 3 -comment {APB psel does not go low while penable is asserted.}"
    },
    {"comment" : "Errors are not tested on snps configs.",
     "file_pat" : "dmi_csr_.*",
     "instances": [
         "/tb_top/dut/dmi_unit/csr"
     ],
     "line_pat" : "assign corr_err_vld.*\\= pipe_ccp__correctible_error_valid_qual \\|",
     "exclusion" : "coverage exclude -scope {%instance%} -fecexprrow %line% 2 4 -comment {Errors are not tested on snps configs.}"
    },
    {"comment" : "Errors are not tested on snps configs.",
     "file_pat" : "dmi_csr_.*",
     "instances": [
         "/tb_top/dut/dmi_unit/csr"
     ],
     "line_pat" : "assign protCtrl_c_wr_data_mem_uce_qual \\= ",
     "exclusion" : "coverage exclude -scope {%instance%} -fecexprrow %line% 2-4 -comment {Errors are not tested on snps configs.}"
    },
    {"comment" : "Errors are not tested on snps configs.",
     "file_pat" : "dmi_csr_.*",
     "instances": [
         "/tb_top/dut/dmi_unit/csr"
     ],
     "line_pat" : "assign pipe_transCtrl_downstream_[a-z]resp_err_qual \\= ",
     "exclusion" : "coverage exclude -scope {%instance%} -fecexprrow %line% 2-4 -comment {Errors are not tested on snps configs.}"
    },
    {"comment" : "Errors are not tested on snps configs.",
     "file_pat" : "dmi_csr_.*",
     "instances": [
         "/tb_top/dut/dmi_unit/csr"
     ],
     "line_pat" : "assign pipe_ccp__.*correctible_error_valid_qual \\= pipe_ccp",
     "exclusion" : "coverage exclude -scope {%instance%} -fecexprrow %line% 2-4 -comment {Errors are not tested on snps configs.}"
    },
    {"comment" : "Errors are not tested on snps configs.",
     "file_pat" : "dmi_csr_.*",
     "instances": [
         "/tb_top/dut/dmi_unit/csr"
     ],
     "line_pat" : "assign smc_.*CE.*\\= pipe_ccp__",
     "exclusion" : "coverage exclude -scope {%instance%} -fecexprrow %line% 2-4 -comment {Errors are not tested on snps configs.}"
    },
    {"comment" : "Errors are not tested on snps configs.",
     "file_pat" : "dmi_csr_.*",
     "instances": [
         "/tb_top/dut/dmi_unit/csr"
     ],
     "line_pat" : "assign uncorr_err_vld.*\\= pipe_ccp__uncorrectible_error_valid_qual.*\\|",
     "exclusion" : "coverage exclude -scope {%instance%} -fecexprrow %line% 2 4 6 8 -comment {Errors are not tested on snps configs.}"
    },
    {"comment" : "Errors are not tested on snps configs.",
     "file_pat" : "dmi_csr_.*",
     "instances": [
         "/tb_top/dut/dmi_unit/csr"
     ],
     "line_pat" : "assign DMIUCELR[0-9]_Err.*_wr.*\\=\\(corr_err_vld \\& ",
     "exclusion" : "coverage exclude -scope {%instance%} -fecexprrow %line% 2-4 -comment {Errors are not tested on snps configs.}"
    },
    {"comment" : "Maintenance OPs not being sent while BUSY.",
     "file_pat" : "dmi_csr_.*",
     "instances": [
         "/tb_top/dut/dmi_unit/csr"
     ],
     "line_pat" : "assign csr_MntOp_init.*\\= DMIUSMCMCR_sw_wr ",
     "exclusion" : "coverage exclude -scope {%instance%} -fecexprrow %line% 4 -comment {Maintenance OPs not being sent while BUSY.}"
    },
    {"comment" : "Errors are not tested on snps configs.",
     "file_pat" : "dmi_csr_.*",
     "instances": [
         "/tb_top/dut/dmi_unit/csr"
     ],
     "line_pat" : "assign corr_pmon_ovf_int\\[[0-9]\\] \\= ",
     "exclusion" : "coverage exclude -scope {%instance%} -fecexprrow %line% 1-4 -comment {Errors are not tested on snps configs.}"
    },
    {"comment" : "Errors are not tested on snps configs.",
     "file_pat" : "dmi_csr_.*",
     "instances": [
         "/tb_top/dut/dmi_unit/csr"
     ],
     "line_pat" : "assign irq_c_sig.*\\= ",
     "exclusion" : "coverage exclude -scope {%instance%} -fecexprrow %line% 2 4 6 -comment {Errors are not tested on snps configs.}"
    },
    {"comment" : "Errors are not tested on snps configs.",
     "file_pat" : "dmi_csr_.*",
     "instances": [
         "/tb_top/dut/dmi_unit/csr"
     ],
     "line_pat" : "assign irq_uc_sig.*\\= ",
     "exclusion" : "coverage exclude -scope {%instance%} -fecexprrow %line% 2 4 -comment {Errors are not tested on snps configs.}"
    },
    {"comment" : "Errors are not tested on snps configs.",
     "file_pat" : "dmi_csr_.*",
     "instances": [
         "/tb_top/dut/dmi_unit/csr"
     ],
     "line_pat" : "assign DMIUCESR_ErrVld_wr.*\\= DMIUCESAR_sw_wr \\| \\(",
     "exclusion" : "coverage exclude -scope {%instance%} -fecexprrow %line% 6-8 -comment {Errors are not tested on snps configs.}"
    },
    {"comment" : "Errors are not tested on snps configs.",
     "file_pat" : "dmi_csr_.*",
     "instances": [
         "/tb_top/dut/dmi_unit/csr"
     ],
     "line_pat" : "assign DMIUCESR_ErrType_wr.*\\= DMIUCESAR_sw_wr \\| \\(",
     "exclusion" : "coverage exclude -scope {%instance%} -fecexprrow %line% 3-4 6 -comment {Errors are not tested on snps configs.}"
    },
    {"comment" : "Errors are not tested on snps configs.",
     "file_pat" : "dmi_csr_.*",
     "instances": [
         "/tb_top/dut/dmi_unit/csr"
     ],
     "line_pat" : "assign DMIUCESR_ErrInfo_wr.*\\= DMIUCESAR_sw_wr \\| \\(",
     "exclusion" : "coverage exclude -scope {%instance%} -fecexprrow %line% 3-4 6 -comment {Errors are not tested on snps configs.}"
    },
    {"comment" : "Errors are not tested on snps configs.",
     "file_pat" : "dmi_csr_.*",
     "instances": [
         "/tb_top/dut/dmi_unit/csr"
     ],
     "line_pat" : "assign DMIUCESR_ErrCount_wr.*\\= DMIUCESAR_sw_wr \\| \\(",
     "exclusion" : "coverage exclude -scope {%instance%} -fecexprrow %line% 4-6 8-10 12 -comment {Errors are not tested on snps configs.}"
    },
    {"comment" : "Errors are not tested on snps configs.",
     "file_pat" : "dmi_csr_.*",
     "instances": [
         "/tb_top/dut/dmi_unit/csr"
     ],
     "line_pat" : "assign DMIUCESR_ErrCountOverflow_wr.*\\= DMIUCESAR_sw_wr \\| \\(",
     "exclusion" : "coverage exclude -scope {%instance%} -fecexprrow %line% 4-10 14 -comment {Errors are not tested on snps configs.}"
    },
    {"comment" : "Atomics are not enabled for this config.",
     "file_pat" : "dmi_cache_pipe_.*",
     "instances": [
         "/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/cache_pipe"
     ],
     "line_pat" : "is_atomic \\= \\(cm_type",
     "exclusion" : "coverage exclude -scope {%instance%} -fecexprrow %line% 2 4 6 8 -comment {Atomics are not enabled for this config.}"
    },
    {"comment" : "Atomics are not enabled for this config.",
     "file_pat" : "dmi_cache_pipe_.*",
     "instances": [
         "/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/cache_pipe"
     ],
     "line_pat" : "assign ccp_p1_is_wr.*\\= \\(is_write",
     "exclusion" : "coverage exclude -scope {%instance%} -fecexprrow %line% 4 -comment {Atomics are not enabled for this config.}"
    },
    {"comment" : "Atomics are not enabled for this config.",
     "file_pat" : "dmi_cache_pipe_.*",
     "instances": [
         "/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/cache_pipe"
     ],
     "line_pat" : "assign ccp_p[1-2]_atomic.*\\= \\is_atomic",
     "exclusion" : "coverage exclude -scope {%instance%} -fecexprrow %line% 4 -comment {Atomics are not enabled for this config.}"
    },
    {"comment" : "Atomics are not enabled for this config.",
     "file_pat" : "dmi_cache_pipe_.*",
     "instances": [
         "/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/cache_pipe"
     ],
     "line_pat" : "is_read \\= \\(cm_type",
     "exclusion" : "coverage exclude -scope {%instance%} -fecexprrow %line% 14 -comment {Atomics are not enabled for this config.}"
    },
    {"comment" : "Hint are not enabled for this config.",
     "file_pat" : "dmi_cache_pipe_.*",
     "instances": [
         "/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/cache_pipe"
     ],
     "line_pat" : "assign ccp_p[1-2]_is_hn.*\\= is_hint",
     "exclusion" : "coverage exclude -scope {%instance%} -fecexprrow %line% 2 -comment {Hint are not enabled for this config.}"
    },
    {"comment" : "Hint are not enabled for this config.",
     "file_pat" : "dmi_cache_pipe_.*",
     "instances": [
         "/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/cache_pipe"
     ],
     "line_pat" : "is_hint \\= cm_type",
     "exclusion" : "coverage exclude -scope {%instance%} -fecexprrow %line% 2 -comment {Hint are not enabled for this config.}"
    },
    {"comment" : "Hint are not enabled for this config.",
     "file_pat" : "dmi_cache_pipe_.*",
     "instances": [
         "/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/cache_pipe"
     ],
     "line_pat" : "is_cacheop \\= \\(cm_type",
     "exclusion" : "coverage exclude -scope {%instance%} -fecexprrow %line% 6 -comment {Hint are not enabled for this config.}"
    },
    {"comment" : "AXI b resp fifo cannot fill due to outstanding writes & fifo sizing in path to protocol_control.",
     "file_pat" : "fifo_.*",
     "instances": [
         "/tb_top/dut/dmi_unit/dmi_native_interface/b_fifo/fifo"
     ],
     "line_pat" : "assign full \\= ",
     "exclusion" : "coverage exclude -scope {%instance%} -fecexprrow %line% 2 4 -comment {AXI b resp fifo cannot fill due to outstanding writes & fifo sizing in path to protocol_control.}"
    },
    {"comment" : "AXI b resp fifo cannot fill due to outstanding writes & fifo sizing in path to protocol_control.",
     "file_pat" : "fifo_.*",
     "instances": [
         "/tb_top/dut/dmi_unit/dmi_native_interface/b_fifo/fifo"
     ],
     "line_pat" : "assign do_write \\= push_ready \\& push_valid",
     "exclusion" : "coverage exclude -scope {%instance%} -fecexprrow %line% 1 -comment {AXI b resp fifo cannot fill due to outstanding writes & fifo sizing in path to protocol_control.}"
    },
    {"comment" : "AXI b resp fifo cannot fill due to outstanding writes & fifo sizing in path to protocol_control.",
     "file_pat" : "fifo_.*",
     "instances": [
         "/tb_top/dut/dmi_unit/dmi_native_interface/b_fifo/fifo"
     ],
     "line_pat" : "assign do_read \\= pop_ready \\& pop_valid",
     "exclusion" : "coverage exclude -scope {%instance%} -fecexprrow %line% 1 -comment {AXI b resp fifo cannot fill due to outstanding writes & fifo sizing in path to protocol_control.}"
    },
    {"comment" : "AXI b resp fifo cannot fill due to outstanding writes & fifo sizing in path to protocol_control.",
     "file_pat" : "fifo_.*",
     "instances": [
         "/tb_top/dut/dmi_unit/dmi_native_interface/b_fifo/fifo"
     ],
     "line_pat" : "assign hoq_write_case_1 \\= ",
     "exclusion" : "coverage exclude -scope {%instance%} -fecexprrow %line% 1 -comment {AXI b resp fifo cannot fill due to outstanding writes & fifo sizing in path to protocol_control.}"
    },
    {"comment" : "AXI b resp fifo cannot fill due to outstanding writes & fifo sizing in path to protocol_control.",
     "file_pat" : "fifo_.*",
     "instances": [
         "/tb_top/dut/dmi_unit/dmi_native_interface/b_fifo/fifo"
     ],
     "line_pat" : "assign hoq_en \\= ",
     "exclusion" : "coverage exclude -scope {%instance%} -fecexprrow %line% 6 -comment {AXI b resp fifo cannot fill due to outstanding writes & fifo sizing in path to protocol_control.}"
    },
    {"comment" : "Maintenance OPs not being sent while BUSY.",
     "file_pat" : "dmi_mnt_op_ctrl_.*",
     "instances": [
         "/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/dmi_mnt_op_ctrl_unit"
     ],
     "line_pat" : "assign IDLE_SEND_FLUSH_event.*\\= ",
     "exclusion" : "coverage exclude -scope {%instance%} -fecexprrow %line% 1 -comment {Maintenance OPs not being sent while BUSY.}"
    },
    {"comment" : "Maintenance OPs not being sent while BUSY.",
     "file_pat" : "dmi_mnt_op_ctrl_.*",
     "instances": [
         "/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/dmi_mnt_op_ctrl_unit"
     ],
     "line_pat" : "assign IDLE_SEND_RDWR_event.*\\= ",
     "exclusion" : "coverage exclude -scope {%instance%} -fecexprrow %line% 1 -comment {Maintenance OPs not being sent while BUSY.}"
    },
    {"comment" : "Maintenance OP FLUSH has different types, can only be 1.",
     "file_pat" : "dmi_mnt_op_ctrl_.*",
     "instances": [
         "/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/dmi_mnt_op_ctrl_unit"
     ],
     "line_pat" : "assign flush_fail_p2 \\= \\(mntop_done_p2 \\& ",
     "exclusion" : "coverage exclude -scope {%instance%} -fecexprrow %line% 3-5 11 13-14 16 20 -comment {Maintenance OP FLUSH has different types, can only be 1.}"
    },
    {"comment" : "CCP FSM transition not possible, should have been caught by coverCheck.",
     "file_pat" : "ccp_em_mem_v3_.*",
     "instances": [
         "/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/dmi_ccp/mem/u_data_mem0",
         "/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/dmi_ccp/mem/u_data_mem1",
         "/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/dmi_ccp/mem/u_data_mem2",
         "/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/dmi_ccp/mem/u_data_mem3",
         "/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/dmi_ccp/mem/u_tag_mem0",
         "/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/dmi_ccp/mem/u_tag_mem1"
     ],
     "line_pat" : "endmodule",
     "exclusion" : "coverage exclude -scope {%instance%} -ftrans state {st1 -> st0} -comment {CCP FSM transition not possible, should have been caught by coverCheck.}"
    },
    {"comment" : "CCP FSM transition not possible, should have been caught by coverCheck.",
     "file_pat" : "ccp_em_mem_v3_.*",
     "instances": [
         "/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/dmi_ccp/mem/u_data_mem0",
         "/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/dmi_ccp/mem/u_data_mem1",
         "/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/dmi_ccp/mem/u_data_mem2",
         "/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/dmi_ccp/mem/u_data_mem3",
         "/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/dmi_ccp/mem/u_tag_mem0",
         "/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/dmi_ccp/mem/u_tag_mem1"
     ],
     "line_pat" : "endmodule",
     "exclusion" : "coverage exclude -scope {%instance%} -ftrans state {st2 -> st0} -comment {CCP FSM transition not possible, should have been caught by coverCheck.}"
    },
    {"comment" : "CCP FSM transition re-init from maint op, covered in config5.",
     "file_pat" : "ccp_em_mem_v3_.*",
     "instances": [
         "/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/dmi_ccp/mem/u_data_mem3",
         "/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/dmi_ccp/mem/u_data_mem2",
         "/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/dmi_ccp/mem/u_data_mem1",
         "/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/dmi_ccp/mem/u_data_mem0",
         "/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/dmi_ccp/mem/u_tag_mem1",
         "/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/dmi_ccp/mem/u_tag_mem0"
     ],
     "line_pat" : "endmodule",
     "exclusion" : "coverage exclude -scope {%instance%} -ftrans state {st2 -> st1} -comment {CCP FSM transition re-init from maint op, covered in config5.}"
    },
    {"comment" : "PMON monitor excluded in this config, fully covered in <config>.",
     "file_pat" : "ncr_pmon_*.*",
     "instances": [
         "/tb_top/dut/dmi_unit/u_ncr_pmon"
     ],
     "line_pat" : "endmodule",
     "exclusion" : "coverage exclude -scope {%instance%} -recursive -comment {PMON monitor excluded in this config, fully covered in <config>.}"
    },
    {"comment" : "config7_snps does not support atomic transactions.",
     "file_pat" : "dmi_cache_wrap_.*",
     "line_pat" : "is_atomic \\= \\(",
     "exclusion" : "coverage exclude -src %file% -fecexprrow %line% 2 4 6 8 -comment {config7_snps does not support atomic transactions.}"
    },
    {"comment" : "config7_snps does not support atomic transactions.",
     "file_pat" : "dmi_cache_wrap_.*",
     "line_pat" : "is_atomic_str \\= \\(",
     "exclusion" : "coverage exclude -src %file% -fecexprrow %line% 2 -comment {config7_snps does not support atomic transactions.}"
    },
    {"comment" : "cannot assert popready when empty.",
     "instances": ["/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/trans_id_fifo"],
     "file_pat" : "fifo_bt.*",
     "line_pat" : "assign do_write \\= ",
     "exclusion" : "coverage exclude -scope {%instance%} -src %file% -fecexprrow %line% 6 8 -comment {cannot assert popready when empty.}"
    },
    {"comment" : "trace_capture is covered fully in config4.",
     "instances": ["/tb_top/dut/trace_capture"],
     "file_pat" : "trace_capture.*",
     "line_pat" : "endmodule",
     "exclusion" : "coverage exclude -scope {%instance%} -recursive -comment {trace_capture is covered fully in config4.}"
    },
     {"file_pat" : "dmi_protocol_control",
    "instances": ["/tb_top/dut/dmi_unit/dmi_protocol_control"],
    "line_pat" : "is_cmdcacheop *=",
    "exclusion" : "coverage exclude -scope {%instance%} -src %file% -fecexprrow %line% 8 10",
    "comment" : "DMI doesn't receive those messages"
    },
     {"comment" : "STR req FLM selects IDs based on find first, thus not reach upper IDs since related to nNcCmdInFlight.",
     "file_pat" : "arb_spri",
     "instances": [
         "/tb_top/dut/dmi_unit/dmi_protocol_control/str_req_flm/flm_alloc_find_first"
     ],
     "line_pat" : "endmodule",
     "exclusion" : "coverage exclude -scope {%instance%} -recursive -comment {STR req FLM selects IDs based on find first, thus not reach upper IDs since related to nNcCmdInFlight.}"
    },
    {"file_pat" : "dmi_drb_entry",
    "instances": ["/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/dtw_drb/drb_entry0"],
    "line_pat" : "assign rob_dw_valid_set_[0-7] ",
    "exclusion" : "coverage exclude -scope {%instance%} -src %file% -fecexprrow %line% 6",
    "comment" : "last_beat_rd_q = 1 is waived"
    },
    {"file_pat" : "dmi_drb_entry",
    "instances": ["/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/dtw_drb/drb_entry0"],
    "line_pat" : "assign rob_dw_be_en_[0-7] ",
    "exclusion" : "coverage exclude -scope {%instance%} -src %file% -fecexprrow %line% 4",
    "comment" : "last_beat_rd_q = 1 is waived"
    },
    {"file_pat" : "dmi_drb_entry",
    "instances": ["/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/dtw_drb/drb_entry0"],
    "line_pat" : "last_beat_written_d *=",
    "exclusion" : "coverage exclude -scope {%instance%} -src %file% -fecexprrow %line% 6",
    "comment" : "last_beat_rd_q = 1 is waived"
    },
     {"file_pat" : "dmi_drb_entry",
    "instances": ["/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/dtw_drb/drb_entry0"],
    "line_pat" : "rb_id_retire_valid *=",
    "exclusion" : "coverage exclude -scope {%instance%} -src %file% -fecexprrow %line% 4 8",
    "comment" : "last_beat_rd_q = 1 is waived"
    },
    {"file_pat" : "dmi_drb_entry",
    "instances": ["/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/dtw_drb/drb_entry1"],
    "line_pat" : "assign rob_dw_valid_set_[0-7] ",
    "exclusion" : "coverage exclude -scope {%instance%} -src %file% -fecexprrow %line% 6",
    "comment" : "last_beat_rd_q = 1 is waived"
    },
    {"file_pat" : "dmi_drb_entry",
    "instances": ["/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/dtw_drb/drb_entry1"],
    "line_pat" : "assign rob_dw_be_en_[0-7] ",
    "exclusion" : "coverage exclude -scope {%instance%} -src %file% -fecexprrow %line% 4",
    "comment" : "last_beat_rd_q = 1 is waived"
    },
     {"file_pat" : "dmi_drb_entry",
    "instances": ["/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/dtw_drb/drb_entry1"],
    "line_pat" : "last_beat_written_d *=",
    "exclusion" : "coverage exclude -scope {%instance%} -src %file% -fecexprrow %line% 6",
    "comment" : "last_beat_rd_q = 1 is waived"
    },
     {"file_pat" : "dmi_drb_entry",
    "instances": ["/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/dtw_drb/drb_entry1"],
    "line_pat" : "rb_id_retire_valid *=",
    "exclusion" : "coverage exclude -scope {%instance%} -src %file% -fecexprrow %line% 4 8",
    "comment" : "last_beat_rd_q = 1 is waived"
    },
    {"file_pat" : "dmi_nc_write_buffer",
    "instances": ["/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer"],
    "line_pat" : "active *=",
    "exclusion" : "coverage exclude -scope {%instance%} -src %file% -fecexprrow %line% 4",
    "comment" : "data_valid = 1 while rb_id_valid = 0 not possible"
    }, 
     {"file_pat" : "dmi_drb_entry",
    "instances": ["/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb/drb_entry0"],
    "line_pat" : "rob_dw_valid_set_[0-7] *=",
    "exclusion" : "coverage exclude -scope {%instance%} -src %file% -fecexprrow %line% 6",
    "comment" : "last_beat_rd_q = 1 is waived"
    },
    {"file_pat" : "dmi_drb_entry",
    "instances": ["/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb/drb_entry0"],
    "line_pat" : "rob_dw_be_en_[0-7] *=",
    "exclusion" : "coverage exclude -scope {%instance%} -src %file% -fecexprrow %line% 4",
    "comment" : "last_beat_rd_q = 1 is waived"
    },
    {"file_pat" : "dmi_drb_entry",
    "instances": ["/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb/drb_entry0"],
    "line_pat" : "last_beat_written_d *=",
    "exclusion" : "coverage exclude -scope {%instance%} -src %file% -fecexprrow %line% 6",
    "comment" : "last_beat_rd_q = 1 is waived"
    },
     {"file_pat" : "dmi_drb_entry",
    "instances": ["/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb/drb_entry0"],
    "line_pat" : "last_beat_read_d *=",
    "exclusion" : "coverage exclude -scope {%instance%} -src %file% -fecexprrow %line% 4",
    "comment" : "simultaneous 1 in rd_last_beat and write_last_beat not possible"
    },
     {"file_pat" : "dmi_drb_entry",
    "instances": ["/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb/drb_entry0"],
    "line_pat" : "rb_id_retire_valid *=",
    "exclusion" : "coverage exclude -scope {%instance%} -src %file% -fecexprrow %line% 4 8",
    "comment" : "last_beat_rd_q = 1 is waived"
    },
     {"file_pat" : "dmi_drb_entry",
    "instances": ["/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb/drb_entry1"],
    "line_pat" : "rob_dw_valid_set_[0-7] *=",
    "exclusion" : "coverage exclude -scope {%instance%} -src %file% -fecexprrow %line% 6",
    "comment" : "last_beat_rd_q = 1 is waived"
    },
    {"file_pat" : "dmi_drb_entry",
    "instances": ["/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb/drb_entry1"],
    "line_pat" : "rob_dw_be_en_[0-7] *=",
    "exclusion" : "coverage exclude -scope {%instance%} -src %file% -fecexprrow %line% 4",
    "comment" : "last_beat_rd_q = 1 is waived"
    },
    {"file_pat" : "dmi_drb_entry",
    "instances": ["/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb/drb_entry1"],
    "line_pat" : "last_beat_written_d *=",
    "exclusion" : "coverage exclude -scope {%instance%} -src %file% -fecexprrow %line% 6",
    "comment" : "last_beat_rd_q = 1 is waived"
    },
     {"file_pat" : "dmi_drb_entry",
    "instances": ["/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb/drb_entry1"],
    "line_pat" : "last_beat_read_d *=",
    "exclusion" : "coverage exclude -scope {%instance%} -src %file% -fecexprrow %line% 4",
    "comment" : "simultaneous 1 in rd_last_beat and write_last_beat not possible"
    },
     {"file_pat" : "dmi_drb_entry",
    "instances": ["/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb/drb_entry1"],
    "line_pat" : "rb_id_retire_valid *=",
    "exclusion" : "coverage exclude -scope {%instance%} -src %file% -fecexprrow %line% 4 8",
    "comment" : "last_beat_rd_q = 1 is waived"
    },
    {"file_pat" : "fifo",
    "instances": ["/tb_top/dut/dmi_unit/dmi_protocol_control/wdata_sel_fifo"],
    "line_pat" : "do_write *=",
    "exclusion" : "coverage exclude -scope {%instance%} -src %file% -fecexprrow %line% 1",
    "comment" : "push_ready = 0 while push_valid = 1 not possible"
    },
    {"file_pat" : "fifo",
    "instances": ["/tb_top/dut/dmi_unit/dmi_protocol_control/wdata_sel_fifo"],
    "line_pat" : "full *=",
    "exclusion" : "coverage exclude -scope {%instance%} -src %file% -fecexprrow %line% 2 4",
    "comment" : "push_ready = 0 while push_valid = 1 not possible"
    },
     {"file_pat" : "dmi_flm",
    "instances": ["/tb_top/dut/dmi_unit/dmi_protocol_control/dtr_req_flm"],
    "line_pat" : "alloc_valid *=",
    "exclusion" : "coverage exclude -scope {%instance%} -src %file% -fecexprrow %line% 1",
    "comment" : "other flm instancfes are covered"
    },
     {"comment" : "DTR req FLM selects IDs based on find first, thus not reach upper IDs since related to nNcCmdInFlight.",
     "file_pat" : "arb_spri",
     "instances": [
         "/tb_top/dut/dmi_unit/dmi_protocol_control/dtr_req_flm/flm_alloc_find_first"
     ],
     "line_pat" : "endmodule",
     "exclusion" : "coverage exclude -scope {%instance%} -recursive -comment {DTR req FLM selects IDs based on find first, thus not reach upper IDs since related to nNcCmdInFlight.}"
    },
     {"file_pat" : "dmi_drb_entry",
    "instances": ["/tb_top/dut/dmi_unit/dmi_protocol_control/dtr_drb/drb_entry0"],
    "line_pat" : "last_beat_written_d *=",
    "exclusion" : "coverage exclude -scope {%instance%} -src %file% -fecexprrow %line% 6",
    "comment" : "last_beat_rd_q = 1 waived"
    },
    {"file_pat" : "dmi_drb_entry",
    "instances": ["/tb_top/dut/dmi_unit/dmi_protocol_control/dtr_drb/drb_entry1"],
    "line_pat" : "last_beat_written_d *=",
    "exclusion" : "coverage exclude -scope {%instance%} -src %file% -fecexprrow %line% 6",
    "comment" : "last_beat_rd_q = 1 waived"
    },
    {"file_pat" : "dmi_drb_entry",
    "instances": ["/tb_top/dut/dmi_unit/dmi_protocol_control/dtr_drb/drb_entry0"],
    "line_pat" : "last_beat_read_d *=",
    "exclusion" : "coverage exclude -scope {%instance%} -src %file% -fecexprrow %line% 4",
    "comment" : "simultaneous 1 in rd_last_beat and write_last_beat not possible"
    },
    {"file_pat" : "dmi_drb_entry",
    "instances": ["/tb_top/dut/dmi_unit/dmi_protocol_control/dtr_drb/drb_entry1"],
    "line_pat" : "last_beat_read_d *=",
    "exclusion" : "coverage exclude -scope {%instance%} -src %file% -fecexprrow %line% 4",
    "comment" : "simultaneous 1 in rd_last_beat and write_last_beat not possible"
    },
    {"file_pat" : "pri_age_buffer_arbiter",
    "instances": ["/tb_top/dut/dmi_unit/dmi_protocol_control/cmd_skid_buffer"],
    "line_pat" : "full *=",
    "exclusion" : "coverage exclude -scope {%instance%} -src %file% -fecexprrow %line% 2 4",
    "comment" : "Hard to hit"
    }, 
     {"file_pat" : "pri_age_buffer_arbiter",
    "instances": ["/tb_top/dut/dmi_unit/dmi_protocol_control/cmd_skid_buffer"],
    "line_pat" : "alloc_en *= req_in",
    "exclusion" : "coverage exclude -scope {%instance%} -src %file% -fecexprrow %line% 3",
    "comment" : "Not possible to have req_in_ready = 0 while req_in_valid = 1"
    },
     {"file_pat" : "dmi_read_resp",
    "instances": ["/tb_top/dut/dmi_unit/dmi_protocol_control/mrd_resp_mux"],
    "line_pat" : "valid_en *=",
    "exclusion" : "coverage exclude -scope {%instance%} -src %file% -fecexprrow %line% 3",
    "comment" : "Not possible to have dtr_resp_ready = 0"
    },
    {"file_pat" : "dmi_read_resp",
    "instances": ["/tb_top/dut/dmi_unit/dmi_protocol_control/mrd_resp_mux"],
    "line_pat" : "valid_clr *=",
    "exclusion" : "coverage exclude -scope {%instance%} -src %file% -feccondrow %line% 3",
    "comment" : "Not possible to have dtr_resp_ready = 0"
    }, 
    {"file_pat" : "dmi_read_resp",
    "instances": ["/tb_top/dut/dmi_unit/dmi_protocol_control/mrd_resp_mux"],
    "line_pat" : "vlate_valid_d *=",
    "exclusion" : "coverage exclude -scope {%instance%} -src %file% -fecexprrow %line% 3-5",
    "comment" : "Not possible to have vlate_ready = 0"
    },
     {"file_pat" : "dmi_read_resp",
    "instances": ["/tb_top/dut/dmi_unit/dmi_protocol_control/mrd_resp_mux"],
    "line_offset" : 2,
    "line_pat" : "always",
    "exclusion" : "coverage exclude -scope {%instance%} -src %file% -fecexprrow %line% 7",
    "comment" : "Not possible to have dtr_resp_ready = 0"
    },
    {"file_pat" : "dmi_read_resp",
    "instances": ["/tb_top/dut/dmi_unit/dmi_protocol_control/mrd_resp_mux"],
    "line_pat" : "early_en *=",
    "exclusion" : "coverage exclude -scope {%instance%} -src %file% -fecexprrow %line% 5",
    "comment" : "Not possible to have rmsg_ready = 0"
    },
    {"file_pat" : "dmi_read_resp",
    "instances": ["/tb_top/dut/dmi_unit/dmi_protocol_control/mrd_resp_mux"],
    "line_pat" : "late_ready *=~",
    "exclusion" : "coverage exclude -scope {%instance%} -src %file% -fecexprrow %line% 5",
    "comment" : "Not possible to have rmsg_ready = 0"
    },
    {"file_pat" : "dmi_read_resp",
    "instances": ["/tb_top/dut/dmi_unit/dmi_protocol_control/mrd_resp_mux"],
    "line_pat" : "dtr_resp_ready *=",
    "exclusion" : "coverage exclude -scope {%instance%} -src %file% -fecexprrow %line% 1-3",
    "comment" : "Not possible to have vlate_ready = 0"
    },
     {"file_pat" : "dmi_write_resp",
    "instances": ["/tb_top/dut/dmi_unit/dmi_protocol_control/dtw_resp_mux"],
    "line_pat" : "need_early_resp *=",
    "exclusion" : "coverage exclude -scope {%instance%} -src %file% -fecexprrow %line% 6",
    "comment" : "not possible to have vz = 0 while late=1"
    },
    {"file_pat" : "dmi_write_resp",
    "instances": ["/tb_top/dut/dmi_unit/dmi_protocol_control/dtw_resp_mux"],
    "line_pat" : "early_en *=",
    "exclusion" : "coverage exclude -scope {%instance%} -src %file% -fecexprrow %line% 5",
    "comment" : "vlate_ready = 0 is waived"
    }, 
    {"file_pat" : "dmi_write_resp",
    "instances": ["/tb_top/dut/dmi_unit/dmi_protocol_control/dtw_resp_mux"],
    "line_pat" : "rmsg_ready &",
    "exclusion" : "coverage exclude -scope {%instance%} -src %file% -fecexprrow %line% 5",
    "comment" : "vlate_ready = 0 is waived"
    },
    {"file_pat" : "dmi_write_resp",
    "instances": ["/tb_top/dut/dmi_unit/dmi_protocol_control/dtw_resp_mux"],
    "line_pat" : "valid_en *=",
    "exclusion" : "coverage exclude -scope {%instance%} -src %file% -fecexprrow %line% 3",
    "comment" : "dtr_resp_ready = 0 is waived"
    },
    {"file_pat" : "dmi_write_resp",
    "instances": ["/tb_top/dut/dmi_unit/dmi_protocol_control/dtw_resp_mux"],
    "line_pat" : "valid_clr *=",
    "exclusion" : "coverage exclude -scope {%instance%} -src %file% -feccondrow %line% 3",
    "comment" : "dtr_resp_ready = 0 is waived"
    },
    {"file_pat" : "dmi_write_resp",
    "instances": ["/tb_top/dut/dmi_unit/dmi_protocol_control/dtw_resp_mux"],
    "line_pat" : "== dtr_resp_r_message_id",
    "exclusion" : "coverage exclude -scope {%instance%} -src %file% -fecexprrow %line% 7",
    "comment" : "dtr_resp_ready = 0 is waived"
    },
     {"file_pat" : "dmi_write_resp",
    "instances": ["/tb_top/dut/dmi_unit/dmi_protocol_control/dtw_resp_mux"],
    "line_pat" : "vlate_valid_d *=",
    "exclusion" : "coverage exclude -scope {%instance%} -src %file% -fecexprrow %line% 3-5",
    "comment" : "vlate_ready = 0 is waived"
    },
    {"file_pat" : "dmi_write_resp",
    "instances": ["/tb_top/dut/dmi_unit/dmi_protocol_control/dtw_resp_mux"],
    "line_pat" : "dtr_resp_ready *=",
    "exclusion" : "coverage exclude -scope {%instance%} -src %file% -fecexprrow %line% 1-3",
    "comment" : "vlate_ready = 0 is waived"
    },
    {"file_pat" : "dmi_flm",
    "instances": ["/tb_top/dut/dmi_unit/dmi_protocol_control/str_req_flm"],
    "line_pat" : "alloc_valid *=",
    "exclusion" : "coverage exclude -scope {%instance%} -src %file% -fecexprrow %line% 1",
    "comment" : "other flm instancfes are covered"
    },
    {"file_pat" : "dmi_read_resp",
    "instances": ["/tb_top/dut/dmi_unit/dmi_protocol_control/cmd_resp_mux"],
    "line_pat" : "early_en *=",
    "exclusion" : "coverage exclude -scope {%instance%} -src %file% -fecexprrow %line% 3",
    "comment" : "vlate_ready = 0 is waived"
    },
    {"file_pat" : "dmi_read_resp",
    "instances": ["/tb_top/dut/dmi_unit/dmi_protocol_control/cmd_resp_mux"],
    "line_pat" : "late_ready *=~",
    "exclusion" : "coverage exclude -scope {%instance%} -src %file% -fecexprrow %line% 3",
    "comment" : "Not possible to have rmsg_ready = 0"
    },
     {"file_pat" : "dmi_write_buffer",
    "instances": ["/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer"],
    "line_pat" : "active *=",
    "exclusion" : "coverage exclude -scope {%instance%} -src %file% -fecexprrow %line% 4",
    "comment" : "acitve can't be 0 when dtw_pop_valid = 1"
    },
    {"file_pat" : "dmi_write_buffer",
    "instances": ["/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer"],
    "line_pat" : "rb_id_error *=",
    "exclusion" : "coverage exclude -scope {%instance%} -src %file% -fecexprrow %line% 2",
    "comment" : "can't be greater than 48"
    },
     {"comment" : "vlate req FLM selects IDs based on find first, thus not reach upper IDs",
     "file_pat" : "arb_spri",
     "instances": [
         "/tb_top/dut/dmi_unit/dmi_protocol_control/mrd_resp_mux/vlate_resp_alloc_flm/flm_alloc_find_first"
     ],
     "line_pat" : "endmodule",
     "exclusion" : "coverage exclude -scope {%instance%} -recursive -comment {mrd req FLM selects IDs based on find first, thus not reach upper IDs.}"
    },
     {"file_pat" : "dffre",
     "instances": [
         "/tb_top/dut/dmi_unit/dmi_protocol_control/mrd_resp_mux/msg_info_26_dffre",
	 "/tb_top/dut/dmi_unit/dmi_protocol_control/mrd_resp_mux/msg_info_27_dffre",
  	 "/tb_top/dut/dmi_unit/dmi_protocol_control/mrd_resp_mux/msg_info_28_dffre",
  	 "/tb_top/dut/dmi_unit/dmi_protocol_control/mrd_resp_mux/msg_info_29_dffre",
 	 "/tb_top/dut/dmi_unit/dmi_protocol_control/mrd_resp_mux/msg_info_30_dffre",
 	 "/tb_top/dut/dmi_unit/dmi_protocol_control/mrd_resp_mux/msg_info_31_dffre",
 	 "/tb_top/dut/dmi_unit/dmi_protocol_control/mrd_resp_mux/index_26_dffre",
	 "/tb_top/dut/dmi_unit/dmi_protocol_control/mrd_resp_mux/index_27_dffre",
  	 "/tb_top/dut/dmi_unit/dmi_protocol_control/mrd_resp_mux/index_28_dffre",
  	 "/tb_top/dut/dmi_unit/dmi_protocol_control/mrd_resp_mux/index_29_dffre",
 	 "/tb_top/dut/dmi_unit/dmi_protocol_control/mrd_resp_mux/index_30_dffre",
 	 "/tb_top/dut/dmi_unit/dmi_protocol_control/mrd_resp_mux/index_31_dffre"],
     "line_pat" : "endmodule",
     "exclusion" : "coverage exclude -scope {%instance%} -src %file% ",
     "comment" : "other instances are covered"
    },
     {
        "file_pat" : "em_mem_encode_sym_*",
        "instances" : [
            "/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/dmi_ccp/mem/u_data_mem3/u_encode_zero",
            "/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/dmi_ccp/mem/u_data_mem2/u_encode_zero",
            "/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/dmi_ccp/mem/u_data_mem1/u_encode_zero",
            "/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/dmi_ccp/mem/u_data_mem0/u_encode_zero",
            "/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/dmi_ccp/mem/u_tag_mem1/u_encode_zero",
            "/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/dmi_ccp/mem/u_tag_mem0/u_encode_zero"
        ],
        "comment"  : "ECC encoding for initialization of the memories (must include the address).",
        "line_pat" : "endmodule",
        "exclusion" : "coverage exclude -scope {%instance%} -recursive"
    },
    {   "file_pat" : "ccp_self_correcting_buffer_*",
        "comment"  : "ECC can't be tested with synosys memories.",
        "instances" : [
                    "/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/dmi_ccp/u_ccp/u_datapipe/data_bank3/pipe_ctrl/data_buffer",
                    "/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/dmi_ccp/u_ccp/u_datapipe/data_bank2/pipe_ctrl/data_buffer",
                    "/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/dmi_ccp/u_ccp/u_datapipe/data_bank1/pipe_ctrl/data_buffer",
                    "/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/dmi_ccp/u_ccp/u_datapipe/data_bank0/pipe_ctrl/data_buffer",
                    "/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/dmi_ccp/u_ccp/u_datapipe/data_bank0/rdrsp_fifo",
                    "/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/dmi_ccp/u_ccp/u_datapipe/data_bank1/rdrsp_fifo",
                    "/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/dmi_ccp/u_ccp/u_datapipe/data_bank2/rdrsp_fifo",
                    "/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/dmi_ccp/u_ccp/u_datapipe/data_bank3/rdrsp_fifo",
                    "/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/dmi_ccp/u_ccp/u_datapipe/data_bank0/evict_fifo",
                    "/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/dmi_ccp/u_ccp/u_datapipe/data_bank1/evict_fifo",
                    "/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/dmi_ccp/u_ccp/u_datapipe/data_bank2/evict_fifo",
                    "/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/dmi_ccp/u_ccp/u_datapipe/data_bank3/evict_fifo"],
        "line_pat" : "endmodule",
        "exclusion" : "coverage exclude -scope {%instance%} -recursive"
    },
    {"comment" : "maint_req_array_sel=1 means data mem access, which is not seen in tag mem access.flushing specific way seen in others.",
        "file_pat" : "ccp_tagpipe_.*",
        "instances": [
           "/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/dmi_ccp/u_ccp/u_tagpipe"
        ],
        "line_pat" : "assign way[0-9]+_state \\= \\(way_addr_matchvec",
        "exclusion" : "coverage exclude -scope {%instance%} -src %file% -feccondrow %line% 6 -comment {maint_req_array_sel=1 means data mem access, which is not seen in tag mem access.flushing specific way seen in others.}"
    },
    {"comment" : "ECC can't be tested with synosys memories.",
        "file_pat" : "ccp_tag_mem_.*",
        "instances": [
           "/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/dmi_ccp/u_ccp/u_tagpipe/tag_mem"
        ],
        "line_pat" : "end else if \\(sav_IDLE_ECC_ERR_DET_COR \\& mem_data_sel",
        "exclusion" : "coverage exclude -scope {%instance%} -src %file% -feccondrow %line% 2-4 -comment {ECC can't be tested with synosys memories.}"
    },
    {"comment" : "rtt_cam_bus=0 is not possible unless for atomics OR hard to hit case where flushDirty hits.",
        "file_pat" : "dmi_cache_pipe_.*",
        "instances": [
           "/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/cache_pipe"
        ],
        "line_pat" : "rtt_cam_match\\[[0-9]+\\] \\& rtt_cam_bus\\[[0-9]+\\] \\? ",
        "exclusion" : "coverage exclude -scope {%instance%} -src %file% -feccondrow %line% 2-4 -comment {rtt_cam_bus=0 is not possible unless for atomics OR hard to hit case where flushDirty hits.}"
    },
    {"comment" : "ECC can't be tested with synosys memories.",
        "file_pat" : "em_mem_decode_.*",
        "instances": [
           "/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/dmi_ccp/u_ccp/u_tagpipe/tag_mem/decode15",
           "/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/dmi_ccp/u_ccp/u_tagpipe/tag_mem/decode14",
           "/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/dmi_ccp/u_ccp/u_tagpipe/tag_mem/decode13",
           "/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/dmi_ccp/u_ccp/u_tagpipe/tag_mem/decode12",
           "/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/dmi_ccp/u_ccp/u_tagpipe/tag_mem/decode11",
           "/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/dmi_ccp/u_ccp/u_tagpipe/tag_mem/decode10",
           "/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/dmi_ccp/u_ccp/u_tagpipe/tag_mem/decode9",
           "/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/dmi_ccp/u_ccp/u_tagpipe/tag_mem/decode8",
           "/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/dmi_ccp/u_ccp/u_tagpipe/tag_mem/decode7",
           "/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/dmi_ccp/u_ccp/u_tagpipe/tag_mem/decode6",
           "/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/dmi_ccp/u_ccp/u_tagpipe/tag_mem/decode5",
           "/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/dmi_ccp/u_ccp/u_tagpipe/tag_mem/decode4",
           "/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/dmi_ccp/u_ccp/u_tagpipe/tag_mem/decode3",
           "/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/dmi_ccp/u_ccp/u_tagpipe/tag_mem/decode2",
           "/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/dmi_ccp/u_ccp/u_tagpipe/tag_mem/decode1",
           "/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/dmi_ccp/u_ccp/u_tagpipe/tag_mem/decode0",
           "/tb_top/dut/dmi_unit/dmi_transaction_control/read_buffer/data_fifo/mem_inst/dmi_write_data_mem_decode0",
           "/tb_top/dut/dmi_unit/dmi_transaction_control/read_buffer/data_fifo/mem_inst/dmi_write_data_mem_decode1",
           "/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/data_fifo/mem_inst/dmi_write_data_mem_decode1",
           "/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/data_fifo/mem_inst/dmi_write_data_mem_decode0"
        ],
        "line_pat" : "endmodule",
        "exclusion" : "coverage exclude -scope {%instance%} -recursive -comment {ECC can't be tested with synosys memories.}"
    }

]
