#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x2760f80 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x2761110 .scope module, "tb" "tb" 3 54;
 .timescale -12 -12;
L_0x2756cf0 .functor NOT 1, L_0x2792570, C4<0>, C4<0>, C4<0>;
L_0x2792300 .functor XOR 1, L_0x27921c0, L_0x2792260, C4<0>, C4<0>;
L_0x2792460 .functor XOR 1, L_0x2792300, L_0x27923c0, C4<0>, C4<0>;
v0x278f040_0 .net *"_ivl_10", 0 0, L_0x27923c0;  1 drivers
v0x278f140_0 .net *"_ivl_12", 0 0, L_0x2792460;  1 drivers
v0x278f220_0 .net *"_ivl_2", 0 0, L_0x2792120;  1 drivers
v0x278f2e0_0 .net *"_ivl_4", 0 0, L_0x27921c0;  1 drivers
v0x278f3c0_0 .net *"_ivl_6", 0 0, L_0x2792260;  1 drivers
v0x278f4f0_0 .net *"_ivl_8", 0 0, L_0x2792300;  1 drivers
v0x278f5d0_0 .net "a", 0 0, v0x278d350_0;  1 drivers
v0x278f670_0 .net "b", 0 0, v0x278d3f0_0;  1 drivers
v0x278f710_0 .net "c", 0 0, v0x278d490_0;  1 drivers
v0x278f7b0_0 .var "clk", 0 0;
v0x278f850_0 .net "d", 0 0, v0x278d600_0;  1 drivers
v0x278f8f0_0 .net "out_dut", 0 0, L_0x2791d90;  1 drivers
v0x278f990_0 .net "out_ref", 0 0, L_0x2790960;  1 drivers
v0x278fa30_0 .var/2u "stats1", 159 0;
v0x278fad0_0 .var/2u "strobe", 0 0;
v0x278fb70_0 .net "tb_match", 0 0, L_0x2792570;  1 drivers
v0x278fc30_0 .net "tb_mismatch", 0 0, L_0x2756cf0;  1 drivers
v0x278fe00_0 .net "wavedrom_enable", 0 0, v0x278d6f0_0;  1 drivers
v0x278fea0_0 .net "wavedrom_title", 511 0, v0x278d790_0;  1 drivers
L_0x2792120 .concat [ 1 0 0 0], L_0x2790960;
L_0x27921c0 .concat [ 1 0 0 0], L_0x2790960;
L_0x2792260 .concat [ 1 0 0 0], L_0x2791d90;
L_0x27923c0 .concat [ 1 0 0 0], L_0x2790960;
L_0x2792570 .cmp/eeq 1, L_0x2792120, L_0x2792460;
S_0x27612a0 .scope module, "good1" "reference_module" 3 99, 3 4 0, S_0x2761110;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out";
L_0x2761a20 .functor NOT 1, v0x278d490_0, C4<0>, C4<0>, C4<0>;
L_0x27575b0 .functor NOT 1, v0x278d3f0_0, C4<0>, C4<0>, C4<0>;
L_0x27900b0 .functor AND 1, L_0x2761a20, L_0x27575b0, C4<1>, C4<1>;
L_0x2790150 .functor NOT 1, v0x278d600_0, C4<0>, C4<0>, C4<0>;
L_0x2790280 .functor NOT 1, v0x278d350_0, C4<0>, C4<0>, C4<0>;
L_0x2790380 .functor AND 1, L_0x2790150, L_0x2790280, C4<1>, C4<1>;
L_0x2790460 .functor OR 1, L_0x27900b0, L_0x2790380, C4<0>, C4<0>;
L_0x2790520 .functor AND 1, v0x278d350_0, v0x278d490_0, C4<1>, C4<1>;
L_0x27905e0 .functor AND 1, L_0x2790520, v0x278d600_0, C4<1>, C4<1>;
L_0x27906a0 .functor OR 1, L_0x2790460, L_0x27905e0, C4<0>, C4<0>;
L_0x2790810 .functor AND 1, v0x278d3f0_0, v0x278d490_0, C4<1>, C4<1>;
L_0x2790880 .functor AND 1, L_0x2790810, v0x278d600_0, C4<1>, C4<1>;
L_0x2790960 .functor OR 1, L_0x27906a0, L_0x2790880, C4<0>, C4<0>;
v0x2756f60_0 .net *"_ivl_0", 0 0, L_0x2761a20;  1 drivers
v0x2757000_0 .net *"_ivl_10", 0 0, L_0x2790380;  1 drivers
v0x278bb40_0 .net *"_ivl_12", 0 0, L_0x2790460;  1 drivers
v0x278bc00_0 .net *"_ivl_14", 0 0, L_0x2790520;  1 drivers
v0x278bce0_0 .net *"_ivl_16", 0 0, L_0x27905e0;  1 drivers
v0x278be10_0 .net *"_ivl_18", 0 0, L_0x27906a0;  1 drivers
v0x278bef0_0 .net *"_ivl_2", 0 0, L_0x27575b0;  1 drivers
v0x278bfd0_0 .net *"_ivl_20", 0 0, L_0x2790810;  1 drivers
v0x278c0b0_0 .net *"_ivl_22", 0 0, L_0x2790880;  1 drivers
v0x278c190_0 .net *"_ivl_4", 0 0, L_0x27900b0;  1 drivers
v0x278c270_0 .net *"_ivl_6", 0 0, L_0x2790150;  1 drivers
v0x278c350_0 .net *"_ivl_8", 0 0, L_0x2790280;  1 drivers
v0x278c430_0 .net "a", 0 0, v0x278d350_0;  alias, 1 drivers
v0x278c4f0_0 .net "b", 0 0, v0x278d3f0_0;  alias, 1 drivers
v0x278c5b0_0 .net "c", 0 0, v0x278d490_0;  alias, 1 drivers
v0x278c670_0 .net "d", 0 0, v0x278d600_0;  alias, 1 drivers
v0x278c730_0 .net "out", 0 0, L_0x2790960;  alias, 1 drivers
S_0x278c890 .scope module, "stim1" "stimulus_gen" 3 92, 3 17 0, S_0x2761110;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
v0x278d350_0 .var "a", 0 0;
v0x278d3f0_0 .var "b", 0 0;
v0x278d490_0 .var "c", 0 0;
v0x278d560_0 .net "clk", 0 0, v0x278f7b0_0;  1 drivers
v0x278d600_0 .var "d", 0 0;
v0x278d6f0_0 .var "wavedrom_enable", 0 0;
v0x278d790_0 .var "wavedrom_title", 511 0;
S_0x278cb30 .scope begin, "$unm_blk_1" "$unm_blk_1" 3 38, 3 38 0, S_0x278c890;
 .timescale -12 -12;
v0x278cd90_0 .var/2s "count", 31 0;
E_0x275be00/0 .event negedge, v0x278d560_0;
E_0x275be00/1 .event posedge, v0x278d560_0;
E_0x275be00 .event/or E_0x275be00/0, E_0x275be00/1;
E_0x275c030 .event negedge, v0x278d560_0;
E_0x27449f0 .event posedge, v0x278d560_0;
S_0x278ce90 .scope task, "wavedrom_start" "wavedrom_start" 3 29, 3 29 0, S_0x278c890;
 .timescale -12 -12;
v0x278d090_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x278d170 .scope task, "wavedrom_stop" "wavedrom_stop" 3 32, 3 32 0, S_0x278c890;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x278d8f0 .scope module, "top_module1" "top_module" 3 106, 4 1 0, S_0x2761110;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out";
L_0x2790ac0 .functor AND 1, v0x278d350_0, v0x278d3f0_0, C4<1>, C4<1>;
L_0x2790b30 .functor AND 1, v0x278d350_0, v0x278d490_0, v0x278d600_0, C4<1>;
L_0x2790ba0 .functor AND 1, v0x278d350_0, v0x278d3f0_0, v0x278d600_0, C4<1>;
L_0x2790e30 .functor AND 1, v0x278d350_0, v0x278d3f0_0, v0x278d490_0, v0x278d600_0;
L_0x2791120 .functor AND 1, L_0x2791250, v0x278d3f0_0, L_0x2791340, v0x278d600_0;
L_0x2791430 .functor AND 1, L_0x2791540, L_0x2791630, v0x278d490_0, v0x278d600_0;
L_0x2791750 .functor AND 1, L_0x27917c0, v0x278d3f0_0, v0x278d490_0, C4<1>;
L_0x27918b0 .functor AND 1, L_0x2791a30, L_0x2791b60, L_0x2791c50, v0x278d600_0;
L_0x2791d90/0/0 .functor OR 1, L_0x2790ac0, L_0x2790b30, L_0x2790ba0, L_0x2790e30;
L_0x2791d90/0/4 .functor OR 1, L_0x2791120, L_0x2791430, L_0x2791750, L_0x27918b0;
L_0x2791d90 .functor OR 1, L_0x2791d90/0/0, L_0x2791d90/0/4, C4<0>, C4<0>;
v0x278dbe0_0 .net *"_ivl_11", 0 0, L_0x2791540;  1 drivers
v0x278dca0_0 .net *"_ivl_13", 0 0, L_0x2791630;  1 drivers
v0x278dd60_0 .net *"_ivl_16", 0 0, L_0x27917c0;  1 drivers
v0x278de30_0 .net *"_ivl_19", 0 0, L_0x2791a30;  1 drivers
v0x278def0_0 .net *"_ivl_21", 0 0, L_0x2791b60;  1 drivers
v0x278e000_0 .net *"_ivl_23", 0 0, L_0x2791c50;  1 drivers
v0x278e0c0_0 .net *"_ivl_6", 0 0, L_0x2791250;  1 drivers
v0x278e180_0 .net *"_ivl_8", 0 0, L_0x2791340;  1 drivers
v0x278e240_0 .net "a", 0 0, v0x278d350_0;  alias, 1 drivers
v0x278e2e0_0 .net "b", 0 0, v0x278d3f0_0;  alias, 1 drivers
v0x278e3d0_0 .net "c", 0 0, v0x278d490_0;  alias, 1 drivers
v0x278e4c0_0 .net "d", 0 0, v0x278d600_0;  alias, 1 drivers
v0x278e5b0_0 .net "out", 0 0, L_0x2791d90;  alias, 1 drivers
v0x278e670_0 .net "w1", 0 0, L_0x2790ac0;  1 drivers
v0x278e730_0 .net "w2", 0 0, L_0x2790b30;  1 drivers
v0x278e7f0_0 .net "w3", 0 0, L_0x2790ba0;  1 drivers
v0x278e8b0_0 .net "w4", 0 0, L_0x2790e30;  1 drivers
v0x278ea80_0 .net "w5", 0 0, L_0x2791120;  1 drivers
v0x278eb40_0 .net "w6", 0 0, L_0x2791430;  1 drivers
v0x278ec00_0 .net "w7", 0 0, L_0x2791750;  1 drivers
v0x278ecc0_0 .net "w8", 0 0, L_0x27918b0;  1 drivers
L_0x2791250 .reduce/nor v0x278d350_0;
L_0x2791340 .reduce/nor v0x278d490_0;
L_0x2791540 .reduce/nor v0x278d350_0;
L_0x2791630 .reduce/nor v0x278d3f0_0;
L_0x27917c0 .reduce/nor v0x278d350_0;
L_0x2791a30 .reduce/nor v0x278d350_0;
L_0x2791b60 .reduce/nor v0x278d3f0_0;
L_0x2791c50 .reduce/nor v0x278d490_0;
S_0x278ee20 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 115, 3 115 0, S_0x2761110;
 .timescale -12 -12;
E_0x275bba0 .event anyedge, v0x278fad0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x278fad0_0;
    %nor/r;
    %assign/vec4 v0x278fad0_0, 0;
    %wait E_0x275bba0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x278c890;
T_3 ;
    %fork t_1, S_0x278cb30;
    %jmp t_0;
    .scope S_0x278cb30;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x278cd90_0, 0, 32;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x278d600_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x278d490_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x278d3f0_0, 0;
    %assign/vec4 v0x278d350_0, 0;
    %pushi/vec4 16, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x27449f0;
    %load/vec4 v0x278cd90_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x278cd90_0, 0, 32;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x278d600_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x278d490_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x278d3f0_0, 0;
    %assign/vec4 v0x278d350_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %wait E_0x275c030;
    %fork TD_tb.stim1.wavedrom_stop, S_0x278d170;
    %join;
    %pushi/vec4 200, 0, 32;
T_3.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.3, 5;
    %jmp/1 T_3.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x275be00;
    %vpi_func 3 47 "$urandom" 32 {0 0 0};
    %pad/u 4;
    %split/vec4 1;
    %assign/vec4 v0x278d350_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x278d3f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x278d490_0, 0;
    %assign/vec4 v0x278d600_0, 0;
    %jmp T_3.2;
T_3.3 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 49 "$finish" {0 0 0};
    %end;
    .scope S_0x278c890;
t_0 %join;
    %end;
    .thread T_3;
    .scope S_0x2761110;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x278f7b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x278fad0_0, 0, 1;
    %end;
    .thread T_4, $init;
    .scope S_0x2761110;
T_5 ;
T_5.0 ;
    %delay 5, 0;
    %load/vec4 v0x278f7b0_0;
    %inv;
    %store/vec4 v0x278f7b0_0, 0, 1;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0x2761110;
T_6 ;
    %vpi_call/w 3 84 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 85 "$dumpvars", 32'sb00000000000000000000000000000001, v0x278d560_0, v0x278fc30_0, v0x278f5d0_0, v0x278f670_0, v0x278f710_0, v0x278f850_0, v0x278f990_0, v0x278f8f0_0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x2761110;
T_7 ;
    %load/vec4 v0x278fa30_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0x278fa30_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x278fa30_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 124 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.1;
T_7.0 ;
    %vpi_call/w 3 125 "$display", "Hint: Output '%s' has no mismatches.", "out" {0 0 0};
T_7.1 ;
    %load/vec4 v0x278fa30_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x278fa30_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 127 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 128 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x278fa30_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x278fa30_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 129 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_7, $final;
    .scope S_0x2761110;
T_8 ;
    %wait E_0x275be00;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x278fa30_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x278fa30_0, 4, 32;
    %load/vec4 v0x278fb70_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x278fa30_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %vpi_func 3 140 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x278fa30_0, 4, 32;
T_8.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x278fa30_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x278fa30_0, 4, 32;
T_8.0 ;
    %load/vec4 v0x278f990_0;
    %load/vec4 v0x278f990_0;
    %load/vec4 v0x278f8f0_0;
    %xor;
    %load/vec4 v0x278f990_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.4, 6;
    %load/vec4 v0x278fa30_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.6, 4;
    %vpi_func 3 144 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x278fa30_0, 4, 32;
T_8.6 ;
    %load/vec4 v0x278fa30_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x278fa30_0, 4, 32;
T_8.4 ;
    %jmp T_8;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/kmap2/kmap2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3p5-ff/can1_depth1/human/kmap2/iter0/response0/top_module.sv";
