/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [5:0] _00_;
  wire [3:0] celloutsig_0_0z;
  wire celloutsig_0_1z;
  wire [5:0] celloutsig_0_22z;
  wire [2:0] celloutsig_0_2z;
  wire [12:0] celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire celloutsig_0_6z;
  wire [2:0] celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire [10:0] celloutsig_0_9z;
  wire [9:0] celloutsig_1_0z;
  wire [2:0] celloutsig_1_10z;
  wire celloutsig_1_11z;
  reg [2:0] celloutsig_1_14z;
  wire celloutsig_1_15z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [20:0] celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_15z = celloutsig_1_5z ? celloutsig_1_2z : celloutsig_1_5z;
  assign celloutsig_0_6z = celloutsig_0_0z[0] ? celloutsig_0_0z[2] : celloutsig_0_0z[0];
  assign celloutsig_0_8z = celloutsig_0_1z ? celloutsig_0_0z[3] : in_data[71];
  reg [8:0] _04_;
  always_ff @(posedge celloutsig_1_19z, posedge clkin_data[32])
    if (clkin_data[32]) _04_ <= 9'h000;
    else _04_ <= { celloutsig_0_9z[10:4], celloutsig_0_9z[6], celloutsig_0_9z[2] };
  assign out_data[40:32] = _04_;
  always_ff @(posedge clkin_data[0], posedge clkin_data[64])
    if (clkin_data[64]) _00_ <= 6'h00;
    else _00_ <= { in_data[187:184], celloutsig_1_4z, celloutsig_1_5z };
  assign celloutsig_0_4z = in_data[18:3] == { in_data[49:47], celloutsig_0_3z };
  assign celloutsig_0_1z = { in_data[23:15], celloutsig_0_0z, celloutsig_0_0z } > { in_data[58:50], celloutsig_0_0z, celloutsig_0_0z };
  assign celloutsig_1_11z = { celloutsig_1_3z[20:11], celloutsig_1_1z, celloutsig_1_4z, celloutsig_1_5z } > { _00_[3:1], celloutsig_1_0z };
  assign celloutsig_1_18z = { celloutsig_1_3z[20], celloutsig_1_1z, celloutsig_1_14z } <= { _00_[1], celloutsig_1_11z, celloutsig_1_14z };
  assign celloutsig_1_19z = { in_data[180:176], celloutsig_1_14z, celloutsig_1_10z } <= { celloutsig_1_3z[13:10], celloutsig_1_3z[20:18], celloutsig_1_5z, celloutsig_1_11z, celloutsig_1_5z, celloutsig_1_15z };
  assign celloutsig_0_7z = ~ celloutsig_0_0z[3:1];
  assign celloutsig_0_22z = ~ { in_data[90:89], celloutsig_0_2z, celloutsig_0_1z };
  assign celloutsig_1_2z = & celloutsig_1_0z[9:4];
  assign celloutsig_1_4z = & celloutsig_1_0z[9:1];
  assign celloutsig_1_1z = ~^ in_data[132:129];
  assign celloutsig_1_5z = ~^ in_data[168:166];
  assign celloutsig_0_0z = in_data[93:90] >> in_data[77:74];
  assign celloutsig_1_0z = in_data[140:131] <<< in_data[148:139];
  assign celloutsig_0_2z = celloutsig_0_0z[2:0] <<< { celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_1z };
  assign celloutsig_0_3z = { in_data[95:87], celloutsig_0_1z, celloutsig_0_2z } ^ { in_data[38:27], celloutsig_0_1z };
  assign celloutsig_1_10z = in_data[104:102] ^ in_data[107:105];
  always_latch
    if (clkin_data[64]) celloutsig_1_14z = 3'h0;
    else if (clkin_data[96]) celloutsig_1_14z = celloutsig_1_10z;
  assign { celloutsig_0_9z[6], celloutsig_0_9z[2:0], celloutsig_0_9z[5:4], celloutsig_0_9z[9:7], celloutsig_0_9z[10] } = ~ { celloutsig_0_8z, celloutsig_0_7z, celloutsig_0_6z, celloutsig_0_4z, celloutsig_0_2z, celloutsig_0_1z };
  assign { celloutsig_1_3z[10], celloutsig_1_3z[11], celloutsig_1_3z[20:12], celloutsig_1_3z[0] } = ~ { celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_0z };
  assign celloutsig_0_9z[3] = celloutsig_0_9z[6];
  assign celloutsig_1_3z[9:1] = celloutsig_1_3z[20:12];
  assign { out_data[128], out_data[96], out_data[5:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_22z };
endmodule
