Checking out Encounter license ...
	edsxl		CHECKED OUT:	"Encounter_Digital_Impl_Sys_XL"
Encounter_Digital_Impl_Sys_XL 14.2 license checkout succeeded.
You can run 2 CPU jobs with the base license that is currently checked out.
If required, use the setMultiCpuUsage command to enable multi-CPU processing.
*******************************************************************
*   Copyright (c)  Cadence Design Systems, Inc.  1996 - 2014.     *
*                     All rights reserved.                        *
*                                                                 *
*                                                                 *
*                                                                 *
* This program contains confidential and trade secret information *
* of Cadence Design Systems, Inc. and is protected by copyright   *
* law and international treaties.  Any reproduction, use,         *
* distribution or disclosure of this program or any portion of it,*
* or any attempt to obtain a human-readable version of this       *
* program, without the express, prior written consent of          *
* Cadence Design Systems, Inc., is strictly prohibited.           *
*                                                                 *
*                 Cadence Design Systems, Inc.                    *
*                    2655 Seely Avenue                            *
*                   San Jose, CA 95134,  USA                      *
*                                                                 *
*                                                                 *
*******************************************************************

@(#)CDS: Encounter v14.25-s034_1 (64bit) 05/28/2015 13:06 (Linux 2.6.18-194.el5)
@(#)CDS: NanoRoute v14.25-s018 NR150520-1502/14_25-UB (database version 2.30, 267.6.1) {superthreading v1.25}
@(#)CDS: CeltIC v14.25-s023_1 (64bit) 05/28/2015 02:11:28 (Linux 2.6.18-194.el5)
@(#)CDS: AAE 14.25-s009 (64bit) 05/28/2015 (Linux 2.6.18-194.el5)
@(#)CDS: CTE 14.25-s022_1 (64bit) May 28 2015 00:14:16 (Linux 2.6.18-194.el5)
@(#)CDS: CPE v14.25-s029
@(#)CDS: IQRC/TQRC 14.2.2-s217 (64bit) Wed Apr 15 23:10:24 PDT 2015 (Linux 2.6.18-194.el5)
@(#)CDS: OA 22.50-p011 Tue Nov 11 03:24:55 2014
@(#)CDS: SGN 10.10-p124 (19-Aug-2014) (64 bit executable)
@(#)CDS: RCDB 11.5
--- Starting "Encounter v14.25-s034_1" on Sun Nov  8 18:13:06 2015 (mem=96.0M) ---
--- Running on localhost.localdomain (x86_64 w/Linux 2.6.18-406.el5) ---
This version was compiled on Thu May 28 13:06:39 PDT 2015.
Set DBUPerIGU to 1000.
Set net toggle Scale Factor to 1.00
Set Shrink Factor to 1.00000
Sourcing ./enc.tcl
Sourcing tcl/tk file "./enc.tcl" ...
<CMD> setCheckMode -tapeOut true
<CMD> set defHierChar /
<CMD> set init_oa_ref_lib {TECH_H18A6  CORELIB_HV  }
<CMD> set init_verilog VERILOG/DacCtrl_synth.v
<CMD> set init_top_cell DacCtrl
<CMD> set init_pwr_net {vdd!  }
<CMD> set init_gnd_net {gnd! subc!  }
<CMD> set init_mmmc_file h18_DacCtrl_mmmc.view
<CMD> set conf_gen_footprint 1
<CMD> set fp_core_to_left 50.000000
<CMD> set fp_core_to_right 50.000000
<CMD> set fp_core_to_top 50.000000
<CMD> set fp_core_to_bottom 50.000000
<CMD> set lsgOCPGainMult 1.000000
<CMD> set conf_ioOri R0
<CMD> set fp_core_util 0.800
<CMD> set init_assign_buffer 0
<CMD> set conf_in_tran_delay 0.1ps
<CMD> set init_import_mode { -keepEmptyModule 1 -treatUndefinedCellAsBbox 0}
<CMD> set init_layout_view layout
<CMD> set init_abstract_view abstract
<CMD_INTERNAL> print {---# TCL Script amsSetup.tcl loaded}
---# TCL Script amsSetup.tcl loaded
<CMD_INTERNAL> print {---# Additional ams TCL Procedures loaded}
---# Additional ams TCL Procedures loaded
<CMD> getVersion
<CMD> getVersion
<CMD_INTERNAL> print {### austriamicrosystems HitKit-Utilities Menu added}
### austriamicrosystems HitKit-Utilities Menu added

**INFO:  MMMC transition support version v31-84 

<CMD> set_global _enable_mmmc_by_default_flow      $CTE::mmmc_default
<CMD> suppressMessage ENCEXT-2799
<CMD> win
<CMD_INTERNAL> print {---# TCL Script amsSetup.tcl loaded}
---# TCL Script amsSetup.tcl loaded
<CMD> init_design
---# Setup MMMC
---#
---#   rc_corner        : ams_rc_corner_typ
---#   lib-sets         : libs_min, libs_max, libs_typ
---#   constraint-modes : func test
---#   delay-corners    : corner_min, corner_max, corner_typ
---#   analysis-views   : 
---#          #  Name: func_min  # Constraint-Mode: func # Corner: corner_min
---#          #  Name: func_max  # Constraint-Mode: func # Corner: corner_max
---#          #  Name: func_typ  # Constraint-Mode: func # Corner: corner_typ
---#          #  Name: test_min  # Constraint-Mode: test # Corner: corner_min
---#          #  Name: test_max  # Constraint-Mode: test # Corner: corner_max
---#          #  Name: test_typ  # Constraint-Mode: test # Corner: corner_typ
---#
---# use following command to show analysis view definitions
         report_analysis_view 

Reading tech data from OA library 'TECH_H18A6' ...
FE units: 0.001 microns/dbu, OA units: 0.001 microns/dbu, Conversion factor: 1
Set DBUPerIGU to M2 pitch 560.
Base constraint group name for reading all the rules is: 'LEFDefaultRouteSpec' and it has been read from the library 'TECH_H18A6'. 
Reading OA reference library 'CORELIB_HV' ...
**WARN: (ENCOAX-738):	Non-Default Rule 'VSRDefaultSetup' has already been defined in Encounter. Its contents will be skipped.
**WARN: (ENCOAX-741):	Site 'ams018Site' has already been defined in Encounter, the contents will be skipped.
**WARN: (ENCOAX-741):	Site 'ams018hvSite' has already been defined in Encounter, the contents will be skipped.
**WARN: (ENCOAX-741):	Site 'ams018SiteSHVT' has already been defined in Encounter, the contents will be skipped.
**WARN: (ENCOAX-741):	Site 'ams018twSite' has already been defined in Encounter, the contents will be skipped.
**WARN: (ENCOAX-741):	Site 'amsIoSite' has already been defined in Encounter, the contents will be skipped.
**WARN: (ENCOAX-741):	Site 'amsIoSiteHV' has already been defined in Encounter, the contents will be skipped.
**WARN: (ENCOAX-741):	Site 'amsCornerSite' has already been defined in Encounter, the contents will be skipped.
**WARN: (ENCOAX-741):	Site 'amsCornerSiteHV' has already been defined in Encounter, the contents will be skipped.

viaInitial starts at Sun Nov  8 18:13:34 2015
**WARN: (ENCPP-547):	Cut 'CA' does not fit in viaRule 'RX_M1'.
**WARN: (ENCPP-547):	Cut 'CA' does not fit in viaRule 'RX_M1_min'.
**WARN: (ENCPP-547):	Cut 'CA' does not fit in viaRule 'DRX_M1'.
viaInitial ends at Sun Nov  8 18:13:34 2015
*** Begin netlist parsing (mem=403.0M) ***
Reading netlist ...
Backslashed names will retain backslash and a trailing blank character.
Reading verilog netlist 'VERILOG/DacCtrl_synth.v'

*** Memory Usage v#1 (Current mem = 403.039M, initial mem = 95.977M) ***
*** End netlist parsing (cpu=0:00:00.0, real=0:00:00.0, mem=403.0M) ***
Set top cell to DacCtrl.
Loading view definition file from h18_DacCtrl_mmmc.view
Reading libs_max timing library '/pkg/AMS/liberty/h18_1.8V/h18_CORELIB_HV_WC.lib' ...
**WARN: (TECHLIB-359):	(/pkg/AMS/liberty/h18_1.8V/h18_CORELIB_HV_WC.lib, line 98) Duplicate definition for attribute (slew_lower_threshold_pct_fall) encountered. The last definition will be retained.
**WARN: (TECHLIB-359):	(/pkg/AMS/liberty/h18_1.8V/h18_CORELIB_HV_WC.lib, line 99) Duplicate definition for attribute (slew_lower_threshold_pct_rise) encountered. The last definition will be retained.
**WARN: (TECHLIB-359):	(/pkg/AMS/liberty/h18_1.8V/h18_CORELIB_HV_WC.lib, line 100) Duplicate definition for attribute (slew_upper_threshold_pct_fall) encountered. The last definition will be retained.
**WARN: (TECHLIB-359):	(/pkg/AMS/liberty/h18_1.8V/h18_CORELIB_HV_WC.lib, line 101) Duplicate definition for attribute (slew_upper_threshold_pct_rise) encountered. The last definition will be retained.
**WARN: (TECHLIB-359):	(/pkg/AMS/liberty/h18_1.8V/h18_CORELIB_HV_WC.lib, line 102) Duplicate definition for attribute (slew_derate_from_library) encountered. The last definition will be retained.
**WARN: (TECHLIB-359):	(/pkg/AMS/liberty/h18_1.8V/h18_CORELIB_HV_WC.lib, line 103) Duplicate definition for attribute (input_threshold_pct_fall) encountered. The last definition will be retained.
**WARN: (TECHLIB-359):	(/pkg/AMS/liberty/h18_1.8V/h18_CORELIB_HV_WC.lib, line 104) Duplicate definition for attribute (input_threshold_pct_rise) encountered. The last definition will be retained.
**WARN: (TECHLIB-359):	(/pkg/AMS/liberty/h18_1.8V/h18_CORELIB_HV_WC.lib, line 105) Duplicate definition for attribute (output_threshold_pct_fall) encountered. The last definition will be retained.
**WARN: (TECHLIB-359):	(/pkg/AMS/liberty/h18_1.8V/h18_CORELIB_HV_WC.lib, line 106) Duplicate definition for attribute (output_threshold_pct_rise) encountered. The last definition will be retained.
**WARN: (TECHLIB-359):	(/pkg/AMS/liberty/h18_1.8V/h18_CORELIB_HV_WC.lib, line 107) Duplicate definition for attribute (default_leakage_power_density) encountered. The last definition will be retained.
**WARN: (TECHLIB-359):	(/pkg/AMS/liberty/h18_1.8V/h18_CORELIB_HV_WC.lib, line 108) Duplicate definition for attribute (default_cell_leakage_power) encountered. The last definition will be retained.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Q' of cell 'AND2X1_HV' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Q' of cell 'AND2X2_HV' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Q' of cell 'AND2X3_HV' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Q' of cell 'AND2X4_HV' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Q' of cell 'AND2X6_HV' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Q' of cell 'AND2X8_HV' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Q' of cell 'AND3X1_HV' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Q' of cell 'AND3X2_HV' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Q' of cell 'AND3X3_HV' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Q' of cell 'AND3X4_HV' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Q' of cell 'AND3X6_HV' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Q' of cell 'AND3X8_HV' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Q' of cell 'AOI21X1_HV' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Q' of cell 'AOI21X2_HV' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Q' of cell 'AOI21X3_HV' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Q' of cell 'AOI21X4_HV' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Q' of cell 'AOI21X6_HV' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Q' of cell 'AOI21X8_HV' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Q' of cell 'AOI22X1_HV' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Q' of cell 'AOI22X2_HV' is not defined in the library.
Message <TECHLIB-436> has exceeded the message display limit of '20'. setMessageLimit/set_message_limit sets the limit. unsetMessageLimit/unset_message_limit can be used to reset this.
Read 473 cells in library 'h18_CORELIB_HV_WC' 
Reading libs_min timing library '/pkg/AMS/liberty/h18_1.8V/h18_CORELIB_HV_BC.lib' ...
Read 473 cells in library 'h18_CORELIB_HV_BC' 
*** End library_loading (cpu=0.00min, mem=0.0M, fe_cpu=0.08min, fe_real=0.62min, fe_mem=498.3M) ***
Starting recursive module instantiation check.
No recursion found.
Building hierarchical netlist for Cell DacCtrl ...
*** Netlist is unique.
** info: there are 953 modules.
** info: there are 61 stdCell insts.

*** Memory Usage v#1 (Current mem = 500.090M, initial mem = 95.977M) ***
*info: set bottom ioPad orient R0
Adjusting Core to Left to: 50.4000. Core to Bottom to: 50.4000.
**WARN: (ENCFP-3961):	The techSite 'amsCornerSiteHV' has no related cells in LEF library. Cannot make calculations for this site type unless cell models of this type exist in the LEF library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF to avoid this message.
Type 'man ENCFP-3961' for more detail.
**WARN: (ENCFP-3961):	The techSite 'amsCornerSite' has no related cells in LEF library. Cannot make calculations for this site type unless cell models of this type exist in the LEF library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF to avoid this message.
Type 'man ENCFP-3961' for more detail.
**WARN: (ENCFP-3961):	The techSite 'amsIoSiteHV' has no related cells in LEF library. Cannot make calculations for this site type unless cell models of this type exist in the LEF library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF to avoid this message.
Type 'man ENCFP-3961' for more detail.
**WARN: (ENCFP-3961):	The techSite 'amsIoSite' has no related cells in LEF library. Cannot make calculations for this site type unless cell models of this type exist in the LEF library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF to avoid this message.
Type 'man ENCFP-3961' for more detail.
**WARN: (ENCFP-3961):	The techSite 'ams018twSite' has no related cells in LEF library. Cannot make calculations for this site type unless cell models of this type exist in the LEF library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF to avoid this message.
Type 'man ENCFP-3961' for more detail.
**WARN: (ENCFP-3961):	The techSite 'ams018SiteSHVT' has no related cells in LEF library. Cannot make calculations for this site type unless cell models of this type exist in the LEF library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF to avoid this message.
Type 'man ENCFP-3961' for more detail.
**WARN: (ENCFP-3961):	The techSite 'ams018Site' has no related cells in LEF library. Cannot make calculations for this site type unless cell models of this type exist in the LEF library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF to avoid this message.
Type 'man ENCFP-3961' for more detail.
Generated pitch 0.56 in AM is different from 9.8 defined in technology file in unpreferred direction.
Set Default Net Delay as 1000 ps.
Set Default Net Load as 0.5 pF. 
Set Input Pin Transition Delay as 0.1 ps.
Initializing multi-corner RC extraction with 1 active RC Corners ...
**WARN: (ENCEXT-6202):	In addition to the technology file, capacitance table file is specified for all RC corners. If the technology file for all RC corners is already specified, the capacitance table file is not required for preRoute and postRoute extraction. In a new session, the capacitance table files can be removed from the create_rc_corner command. In this case, the technology file will be used for preRoute extraction and effort level medium/high/signoff of postRoute extraction.
Type 'man ENCEXT-6202' for more detail.
Reading Capacitance Table File /pkg/AMS411/cds/HK_H18/LEF/h18a6/h18a6.capTable ...
Cap table was created using Encounter 09.13-s229_1.
Process name: cmhv7sf_6AM_nm.
Importing multi-corner RC tables ... 
Summary of Active RC-Corners : 
 
 Analysis View: func_max
    RC-Corner Name        : ams_rc_corner_typ
    RC-Corner Index       : 0
    RC-Corner Temperature : 25 Celsius
    RC-Corner Cap Table   : '/pkg/AMS411/cds/HK_H18/LEF/h18a6/h18a6.capTable'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1
    RC-Corner PostRoute Cap Factor        : 1
    RC-Corner PostRoute XCap Factor       : 1
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1   	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1   	[Derived from postRoute_res (effortLevel low)]
    RC-Corner Technology file: '/pkg/AMS411/assura/h18a6/h18a6/QRC/qrcTechFile'
 
 Analysis View: test_max
    RC-Corner Name        : ams_rc_corner_typ
    RC-Corner Index       : 0
    RC-Corner Temperature : 25 Celsius
    RC-Corner Cap Table   : '/pkg/AMS411/cds/HK_H18/LEF/h18a6/h18a6.capTable'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1
    RC-Corner PostRoute Cap Factor        : 1
    RC-Corner PostRoute XCap Factor       : 1
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1   	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1   	[Derived from postRoute_res (effortLevel low)]
    RC-Corner Technology file: '/pkg/AMS411/assura/h18a6/h18a6/QRC/qrcTechFile'
 
 Analysis View: func_min
    RC-Corner Name        : ams_rc_corner_typ
    RC-Corner Index       : 0
    RC-Corner Temperature : 25 Celsius
    RC-Corner Cap Table   : '/pkg/AMS411/cds/HK_H18/LEF/h18a6/h18a6.capTable'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1
    RC-Corner PostRoute Cap Factor        : 1
    RC-Corner PostRoute XCap Factor       : 1
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1   	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1   	[Derived from postRoute_res (effortLevel low)]
    RC-Corner Technology file: '/pkg/AMS411/assura/h18a6/h18a6/QRC/qrcTechFile'
 
 Analysis View: test_min
    RC-Corner Name        : ams_rc_corner_typ
    RC-Corner Index       : 0
    RC-Corner Temperature : 25 Celsius
    RC-Corner Cap Table   : '/pkg/AMS411/cds/HK_H18/LEF/h18a6/h18a6.capTable'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1
    RC-Corner PostRoute Cap Factor        : 1
    RC-Corner PostRoute XCap Factor       : 1
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1   	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1   	[Derived from postRoute_res (effortLevel low)]
    RC-Corner Technology file: '/pkg/AMS411/assura/h18a6/h18a6/QRC/qrcTechFile'
*Info: initialize multi-corner CTS.
CTE reading timing constraint file 'CONSTRAINTS/DacCtrl_test.sdc' ...
Current (total cpu=0:00:05.1, real=0:00:37.0, peak res=457.2M, current mem=602.4M)
DacCtrl
**WARN: (TCLNL-330):	set_input_delay on clock root 'Clk' is not supported. You should use the -source option to set_clock_latency to provide this offset. You can also use the global timing_allow_input_delay_on_clock_source to allow set_input_delay assertion to have an effect on clock source paths beginning at this clock root. (File CONSTRAINTS/DacCtrl_test.sdc, Line 39).

**WARN: (ENCCTE-290):	Could not locate cell NAND2X1_HV in any library for view test_min.
**WARN: (ENCCTE-290):	Could not locate cell NAND2X1_HV in any library for view test_min.
**WARN: (ENCCTE-290):	Could not locate cell NAND2X1_HV in any library for view test_min.
**WARN: (ENCCTE-290):	Could not locate cell NAND2X1_HV in any library for view test_min.
**WARN: (ENCCTE-290):	Could not locate cell NAND2X1_HV in any library for view test_min.
**WARN: (ENCCTE-290):	Could not locate cell NAND2X1_HV in any library for view test_min.
**WARN: (ENCCTE-290):	Could not locate cell NAND2X1_HV in any library for view test_min.
**WARN: (ENCCTE-290):	Could not locate cell NAND2X1_HV in any library for view test_min.
**WARN: (ENCCTE-290):	Could not locate cell NAND2X1_HV in any library for view test_min.
**WARN: (ENCCTE-290):	Could not locate cell NAND2X1_HV in any library for view test_min.
**WARN: (ENCCTE-290):	Could not locate cell NAND2X1_HV in any library for view test_min.
**WARN: (ENCCTE-290):	Could not locate cell NAND2X1_HV in any library for view test_min.
**WARN: (ENCCTE-290):	Could not locate cell NAND2X1_HV in any library for view test_min.
**WARN: (ENCCTE-290):	Could not locate cell NAND2X1_HV in any library for view test_min.
**WARN: (ENCCTE-290):	Could not locate cell NAND2X1_HV in any library for view test_min.
**WARN: (ENCCTE-290):	Could not locate cell NAND2X1_HV in any library for view test_min.

Usage: set_propagated_clock [-help] <pin_clock_list>

**ERROR: (ENCTCM-48):	"#" is not a legal option for command "set_propagated_clock". Either the current option or an option prior to it is not specified correctly.
INFO (CTE): read_dc_script finished with 1 WARNING and 1 ERROR.
WARNING (CTE-25): Line: 9, 10 of File CONSTRAINTS/DacCtrl_test.sdc : Skipped unsupported command: set_units


Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=471.7M, current mem=616.9M)
Current (total cpu=0:00:05.1, real=0:00:37.0, peak res=471.7M, current mem=616.9M)
CTE reading timing constraint file 'CONSTRAINTS/DacCtrl_func.sdc' ...
Current (total cpu=0:00:05.1, real=0:00:37.0, peak res=471.7M, current mem=616.9M)
DacCtrl
**WARN: (TCLNL-330):	set_input_delay on clock root 'Clk' is not supported. You should use the -source option to set_clock_latency to provide this offset. You can also use the global timing_allow_input_delay_on_clock_source to allow set_input_delay assertion to have an effect on clock source paths beginning at this clock root. (File CONSTRAINTS/DacCtrl_func.sdc, Line 39).

**WARN: (ENCCTE-290):	Could not locate cell NAND2X1_HV in any library for view func_min.
**WARN: (ENCCTE-290):	Could not locate cell NAND2X1_HV in any library for view func_min.
**WARN: (ENCCTE-290):	Could not locate cell NAND2X1_HV in any library for view func_min.
**WARN: (ENCCTE-290):	Could not locate cell NAND2X1_HV in any library for view func_min.
**WARN: (EMS-63):	Message <ENCCTE-290> has exceeded the default message display limit of 20.
To avoid this warning, increase the display limit per unique message by
using the set_message -limit <number> command.
The message limit can be removed by using the set_message -no_limit command.
Note that setting a very large number using the set_message -limit command
or removing the message limit using the set_message -no_limit command can
significantly increase the log file size.
To suppress a message, use the set_message -suppress command.

Usage: set_propagated_clock [-help] <pin_clock_list>

**ERROR: (ENCTCM-48):	"#" is not a legal option for command "set_propagated_clock". Either the current option or an option prior to it is not specified correctly.
INFO (CTE): read_dc_script finished with 1 WARNING and 1 ERROR.
WARNING (CTE-25): Line: 9, 10 of File CONSTRAINTS/DacCtrl_func.sdc : Skipped unsupported command: set_units


Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=472.1M, current mem=618.4M)
Current (total cpu=0:00:05.1, real=0:00:37.0, peak res=472.1M, current mem=618.4M)
Total number of combinational cells: 373
Total number of sequential cells: 85
Total number of tristate cells: 14
Total number of level shifter cells: 0
Total number of power gating cells: 0
Total number of isolation cells: 0
Total number of power switch cells: 0
Total number of pulse generator cells: 0
Total number of always on buffers: 0
Total number of retention cells: 0
List of usable buffers: BUFX3_HV BUFX2_HV BUFX6_HV BUFX4_HV BUFX8_HV BUFX12_HV BUFX16_HV BUFX24_HV BUFX32_HV CLKBUFX2_HV CLKBUFX4_HV CLKBUFX3_HV CLKBUFX6_HV CLKBUFX8_HV CLKBUFX10_HV CLKBUFX12_HV CLKBUFX16_HV CLKBUFX24_HV CLKBUFX32_HV
Total number of usable buffers: 19
List of unusable buffers:
Total number of unusable buffers: 0
List of usable inverters: CLKINVX2_HV CLKINVX1_HV CLKINVX4_HV CLKINVX3_HV CLKINVX6_HV CLKINVX8_HV CLKINVX10_HV CLKINVX12_HV CLKINVX16_HV CLKINVX24_HV CLKINVX32_HV INVXL_HV INVX1_HV INVX3_HV INVX2_HV INVX6_HV INVX4_HV INVX8_HV INVX12_HV INVX16_HV INVX24_HV INVX32_HV
Total number of usable inverters: 22
List of unusable inverters:
Total number of unusable inverters: 0
List of identified usable delay cells: DLY1X1_HV DLY2X1_HV DLY3X1_HV DLY4X1_HV
Total number of identified usable delay cells: 4
List of identified unusable delay cells:
Total number of identified unusable delay cells: 0
**ERROR: (ENCSYT-7104):	Fails to load the design because the tapeout mode is set and one or more errors were found while loading the design. Check the error messages in the log file to determine if they need to be fixed.

<CMD> fit
<CMD> setDrawView ameba
<CMD> setDrawView place
<CMD> setPreference ConstraintUserXGrid 0.01
<CMD> setPreference ConstraintUserXOffset 0.01
<CMD> setPreference ConstraintUserYGrid 0.01
<CMD> setPreference ConstraintUserYOffset 0.01
<CMD> setPreference SnapAllCorners 1
<CMD> setPreference BlockSnapRule 2
<CMD> snapFPlanIO -usergrid
<CMD> clearGlobalNets
<CMD> globalNetConnect vdd! -type pgpin -pin vdd! -inst * -module {}
<CMD_INTERNAL> print {---# GlobalConnect all vdd! pins to net vdd!}
---# GlobalConnect all vdd! pins to net vdd!
<CMD> globalNetConnect gnd! -type pgpin -pin gnd! -inst * -module {}
<CMD_INTERNAL> print {---# GlobalConnect all gnd! pins to net gnd!}
---# GlobalConnect all gnd! pins to net gnd!
**WARN: (ENCTCM-125):	Option "-checkPinLayerForAccess" for command getPlaceMode is obsolete and will be ignored. It no longer has any effect and should be removed from your script.
<CMD> setCTSMode -traceDPinAsLeaf false -traceIoPinAsLeaf false -routeClkNet true -routeGuide true -routeTopPreferredLayer MT -routeBottomPreferredLayer M1 -routeNonDefaultRule {} -routeLeafTopPreferredLayer MT -routeLeafBottomPreferredLayer M1 -routeLeafNonDefaultRule {} -useLefACLimit false -routePreferredExtraSpace 1 -routeLeafPreferredExtraSpace 1 -opt true -optAddBuffer false -moveGate true -useHVRC true -fixLeafInst true -fixNonLeafInst true -verbose false -reportHTML false -addClockRootProp false -nameSingleDelim false -honorFence false -useLibMaxFanout false -useLibMaxCap false
<CMD> setEndCapMode -reset
<CMD> setEndCapMode -boundary_tap false
<CMD> setNanoRouteMode -quiet -droutePostRouteWidenWireRule VSRDefaultSetup
**WARN: (ENCTCM-77):	Option "-routeAllowPowerGroundPin" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
**WARN: (ENCTCM-77):	Option "-routeAllowPowerGroundPin" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
<CMD> saveDesign DacCtrl_loaded.enc
Design is saved in OA mode instead of non-OA mode with library name as 'FEOADesignlib'. Upgrading is done because RefLibs are available and Lef files are not present.
----- oaOut ---------------------------
Saving OA database: Lib: FEOADesignlib, Cell: DacCtrl, View: DacCtrl_loaded
If the OA library being created is to be used for interoperability with Virtuoso version 6.1.5, SiP Layout 16.5, or other applications that have not been updated to support compressed databases,  set 'setOaxMode -compressLevel 0' before creating this library. Otherwise, using the library in those tools will require oazip to be run on the created library.
FE units: 0.001 microns/dbu, OA units: 0.001 microns/dbu, Conversion factor: 1
Special routes: 0 strips and 0 vias are crated in OA database.
Created 61 insts; 122 instTerms; 76 nets; 0 routes.
TIMER: Write OA to disk: 0h 0m  0.01s cpu {0h 0m 0s elapsed} Memory = 0.0
TIMER: Purge OA from memory: 0h 0m  0.00s cpu {0h 0m 0s elapsed} Memory = 0.0
TIMER: oaOut total process: 0h 0m  0.03s cpu {0h 0m 0s elapsed} Memory = 1.0
Saving AAE Data ...
Saving configuration ...
Saving preference file /home/saul/projects/DIGIMP/IMP_DAC_CTRL/PLACE_ROUTE/FEOADesignlib/DacCtrl/DacCtrl_loaded/enc.pref.tcl ...
Saving sdp information ...
Saving thumbnail file...
<CMD> getIoFlowFlag
<CMD> setIoFlowFlag 0
<CMD> floorPlan -site ams018hvSite -r 0.811034482759 0.5 25 25 25 25
Adjusting Core to Left to: 25.2000. Core to Bottom to: 25.2000.
Generated pitch 0.56 in AM is different from 9.8 defined in technology file in unpreferred direction.
**WARN: (ENCFP-325):	Floorplan of the design is resized. All current floorplan objects are automatically derived based on specified new floorplan. This may change blocks, fixed standard cells, existing routes and blockages.
<CMD> uiSetTool select
<CMD> getIoFlowFlag
<CMD> fit
<CMD> set sprCreateIeRingNets {}
<CMD> set sprCreateIeRingLayers {}
<CMD> set sprCreateIeRingWidth 1.0
<CMD> set sprCreateIeRingSpacing 1.0
<CMD> set sprCreateIeRingOffset 1.0
<CMD> set sprCreateIeRingThreshold 1.0
<CMD> set sprCreateIeRingJogDistance 1.0
<CMD> addRing -skip_via_on_wire_shape Noshape -skip_via_on_pin Standardcell -stacked_via_top_layer AM -type core_rings -jog_distance 4.9 -threshold 4.9 -follow core -stacked_via_bottom_layer M1 -layer {bottom M1 top M1 right M2 left M2} -width 3 -spacing {bottom 0.36 top 0.36 right 0.4 left 0.4} -offset 12

**ERROR: (ENCPP-190):	The net 'VDD' does not exist in design.
**ERROR: Error: Invalid net names specified. 
*** Ending Ring Generation (totcpu: 0:00:00.0,real: 0:00:00.0, mem: 627.5M) ***
<CMD> addRing -skip_via_on_wire_shape Noshape -skip_via_on_pin Standardcell -stacked_via_top_layer AM -type core_rings -jog_distance 4.9 -threshold 4.9 -nets {gnd! vdd!} -follow core -stacked_via_bottom_layer M1 -layer {bottom M1 top M1 right M2 left M2} -width 3 -spacing {bottom 0.36 top 0.36 right 0.4 left 0.4} -offset 12

The power planner created 8 wires.
*** Ending Ring Generation (totcpu: 0:00:00.0,real: 0:00:00.0, mem: 628.5M) ***
<CMD> undo
<CMD> addRing -skip_via_on_wire_shape Noshape -skip_via_on_pin Standardcell -stacked_via_top_layer AM -type core_rings -jog_distance 4.9 -threshold 4.9 -nets {gnd! vdd!} -follow core -stacked_via_bottom_layer M1 -layer {bottom M1 top M1 right M2 left M2} -width 4 -spacing {bottom 0.36 top 0.36 right 0.4 left 0.4} -offset 12

The power planner created 8 wires.
*** Ending Ring Generation (totcpu: 0:00:00.0,real: 0:00:00.0, mem: 628.5M) ***
<CMD> undo
<CMD> addRing -skip_via_on_wire_shape Noshape -skip_via_on_pin Standardcell -stacked_via_top_layer AM -type core_rings -jog_distance 4.9 -threshold 4.9 -nets {gnd! vdd!} -follow core -stacked_via_bottom_layer M1 -layer {bottom M1 top M1 right M2 left M2} -width 5 -spacing {bottom 0.6 top 0.6 right 0.4 left 0.4} -offset 12

The power planner created 8 wires.
*** Ending Ring Generation (totcpu: 0:00:00.0,real: 0:00:00.0, mem: 628.5M) ***
<CMD> set sprCreateIeStripeNets {}
<CMD> set sprCreateIeStripeLayers {}
<CMD> set sprCreateIeStripeWidth 10.0
<CMD> set sprCreateIeStripeSpacing 2.0
<CMD> set sprCreateIeStripeThreshold 1.0
<CMD> addStripe -skip_via_on_wire_shape Noshape -block_ring_top_layer_limit M3 -max_same_layer_jog_length 4 -padcore_ring_bottom_layer_limit M1 -number_of_sets 2 -skip_via_on_pin Standardcell -stacked_via_top_layer AM -padcore_ring_top_layer_limit M3 -spacing 2.8 -xleft_offset 10 -xright_offset 10 -merge_stripes_value 4.9 -layer M2 -block_ring_bottom_layer_limit M1 -width 3 -nets {gnd! vdd!} -stacked_via_bottom_layer M1

Starting stripe generation ...
Non-Default setAddStripeOption Settings :
  NONE
Stripe generation is complete; vias are now being generated.
The power planner created 4 wires.
*** Ending Stripe Generation (totcpu: 0:00:00.0,real: 0:00:00.0, mem: 631.7M) ***
<CMD> undo
<CMD> addStripe -skip_via_on_wire_shape Noshape -block_ring_top_layer_limit M3 -max_same_layer_jog_length 4 -padcore_ring_bottom_layer_limit M1 -number_of_sets 2 -skip_via_on_pin Standardcell -stacked_via_top_layer AM -padcore_ring_top_layer_limit M3 -spacing 0.4 -xleft_offset 10 -xright_offset 10 -merge_stripes_value 4.9 -layer M2 -block_ring_bottom_layer_limit M1 -width 3 -nets {gnd! vdd!} -stacked_via_bottom_layer M1

Starting stripe generation ...
Non-Default setAddStripeOption Settings :
  NONE
Stripe generation is complete; vias are now being generated.
The power planner created 4 wires.
*** Ending Stripe Generation (totcpu: 0:00:00.0,real: 0:00:00.0, mem: 632.7M) ***
<CMD> undo
<CMD> addStripe -skip_via_on_wire_shape Noshape -block_ring_top_layer_limit M3 -max_same_layer_jog_length 4 -padcore_ring_bottom_layer_limit M1 -number_of_sets 1 -skip_via_on_pin Standardcell -stacked_via_top_layer AM -padcore_ring_top_layer_limit M3 -spacing 0.4 -xleft_offset 10 -xright_offset {} -merge_stripes_value 4.9 -layer M2 -block_ring_bottom_layer_limit M1 -width 3 -nets {gnd! vdd!} -stacked_via_bottom_layer M1

Starting stripe generation ...
Non-Default setAddStripeOption Settings :
  NONE
Stripe generation is complete; vias are now being generated.
The power planner created 2 wires.
*** Ending Stripe Generation (totcpu: 0:00:00.0,real: 0:00:00.0, mem: 632.7M) ***
<CMD> addStripe -skip_via_on_wire_shape Noshape -block_ring_top_layer_limit M3 -max_same_layer_jog_length 4 -padcore_ring_bottom_layer_limit M1 -number_of_sets 1 -skip_via_on_pin Standardcell -stacked_via_top_layer AM -padcore_ring_top_layer_limit M3 -start_from right -spacing 0.4 -xleft_offset {} -xright_offset 10 -merge_stripes_value 4.9 -layer M2 -block_ring_bottom_layer_limit M1 -width 3 -nets {gnd! vdd!} -stacked_via_bottom_layer M1

Starting stripe generation ...
Non-Default setAddStripeOption Settings :
  NONE
**WARN: (ENCPP-4034):	Value for start_x/start_y is less than value for stop_x/stop_y. addStripe will exchange their values.
Stripe generation is complete; vias are now being generated.
The power planner created 2 wires.
*** Ending Stripe Generation (totcpu: 0:00:00.0,real: 0:00:00.0, mem: 632.7M) ***
<CMD> undo
<CMD> undo
**ERROR: (ENCSYT-6852):	No more action to undo.
<CMD> undo
**ERROR: (ENCSYT-6852):	No more action to undo.
<CMD> selectWire 38.6000 2.6000 41.6000 88.1200 2 vdd!
<CMD> deleteSelectedFromFPlan
<CMD> selectWire 35.2000 8.2000 38.2000 82.5200 2 gnd!
<CMD> deleteSelectedFromFPlan
<CMD> addStripe -skip_via_on_wire_shape Noshape -block_ring_top_layer_limit M3 -max_same_layer_jog_length 4 -padcore_ring_bottom_layer_limit M1 -number_of_sets 1 -skip_via_on_pin Standardcell -stacked_via_top_layer AM -padcore_ring_top_layer_limit M3 -start_from right -spacing 0.4 -xleft_offset 10 -xright_offset 10 -merge_stripes_value 4.9 -layer M2 -block_ring_bottom_layer_limit M1 -width 3 -nets {gnd! vdd!} -stacked_via_bottom_layer M1

Starting stripe generation ...
Non-Default setAddStripeOption Settings :
  NONE
Stripe generation is complete; vias are now being generated.
The power planner created 2 wires.
*** Ending Stripe Generation (totcpu: 0:00:00.0,real: 0:00:00.0, mem: 632.7M) ***
<CMD> undo
<CMD> addStripe -skip_via_on_wire_shape Noshape -block_ring_top_layer_limit M3 -max_same_layer_jog_length 4 -padcore_ring_bottom_layer_limit M1 -number_of_sets 2 -skip_via_on_pin Standardcell -stacked_via_top_layer AM -padcore_ring_top_layer_limit M3 -start_from right -spacing 0.4 -xleft_offset 10 -xright_offset 10 -merge_stripes_value 4.9 -layer M2 -block_ring_bottom_layer_limit M1 -width 3 -nets {gnd! vdd!} -stacked_via_bottom_layer M1

Starting stripe generation ...
Non-Default setAddStripeOption Settings :
  NONE
Stripe generation is complete; vias are now being generated.
The power planner created 4 wires.
*** Ending Stripe Generation (totcpu: 0:00:00.0,real: 0:00:00.0, mem: 632.7M) ***
<CMD> sroute -connect { blockPin padPin padRing corePin floatingStripe } -layerChangeRange { M1 AM } -blockPinTarget { nearestTarget } -padPinPortConnect { allPort oneGeom } -padPinTarget { nearestTarget } -corePinTarget { none } -floatingStripeTarget { blockring padring ring stripe ringpin blockpin followpin } -allowJogging 1 -crossoverViaLayerRange { M1 AM } -nets { gnd! vdd! } -allowLayerChange 1 -blockPin useLef -targetViaLayerRange { M1 AM }
*** Begin SPECIAL ROUTE on Sun Nov  8 18:24:35 2015 ***
SPECIAL ROUTE ran on directory: /home/saul/projects/DIGIMP/IMP_DAC_CTRL/PLACE_ROUTE
SPECIAL ROUTE ran on machine: localhost.localdomain (Linux 2.6.18-406.el5 x86_64 4.00Ghz)

Begin option processing ...
srouteConnectPowerBump set to false
routeSelectNet set to "gnd! vdd!"
routeSpecial set to true
srouteBlockPin set to "useLef"
srouteBottomLayerLimit set to 1
srouteBottomTargetLayerLimit set to 1
srouteConnectConverterPin set to false
srouteCrossoverViaBottomLayer set to 1
srouteCrossoverViaTopLayer set to 6
srouteFloatingStripeTarget set to "blockring padring ring stripe ringpin blockpin followpin"
srouteFollowCorePinEnd set to 3
srouteJogControl set to "preferWithChanges differentLayer"
sroutePadPinAllPorts set to true
sroutePreserveExistingRoutes set to true
srouteRoutePowerBarPortOnBothDir set to true
srouteStopBlockPin set to "nearestTarget"
srouteStopSCPin set to true
srouteTopLayerLimit set to 6
srouteTopTargetLayerLimit set to 6
End option processing: cpu: 0:00:00, real: 0:00:00, peak: 1192.00 megs.

Reading DB technology information...
Finished reading DB technology information.
Reading floorplan and netlist information...
Finished reading floorplan and netlist information.
Read in 13 layers, 6 routing layers, 1 overlap layer
Read in 1 nondefault rule, 0 used
Read in 479 macros, 25 used
Read in 24 components
  24 core components: 24 unplaced, 0 placed, 0 fixed
Read in 25 logical pins
Read in 25 nets
Read in 3 special nets, 2 routed
Read in 48 terminals
2 nets selected.

Begin power routing ...
**WARN: (ENCSR-1254):	Cannot find any block pin of net vdd!. Check netlist, or change option to include the pin.
**WARN: (ENCSR-1256):	Cannot find any CORE class pad pin of net vdd!. Change routing area or layer to include the expected pin, or check netlist, or change port class in LEF file.
Type 'man ENCSR-1256' for more detail.
Cannot find any AREAIO class pad pin of net vdd!. Check net list, or change port class in LEF file, or change option to include pin in given range.
**WARN: (ENCSR-1254):	Cannot find any block pin of net gnd!. Check netlist, or change option to include the pin.
**WARN: (ENCSR-1256):	Cannot find any CORE class pad pin of net gnd!. Change routing area or layer to include the expected pin, or check netlist, or change port class in LEF file.
Type 'man ENCSR-1256' for more detail.
Cannot find any AREAIO class pad pin of net gnd!. Check net list, or change port class in LEF file, or change option to include pin in given range.
CPU time for FollowPin 0 seconds
CPU time for FollowPin 0 seconds
  Number of IO ports routed: 0
  Number of Block ports routed: 0
  Number of Stripe ports routed: 0
  Number of Core ports routed: 0
  Number of Pad ports routed: 0
  Number of Power Bump ports routed: 0
  Number of Followpin connections: 9
End power routing: cpu: 0:00:00, real: 0:00:00, peak: 1202.00 megs.



 Begin updating DB with routing results ...
 Updating DB with 10 via definition ...Extracting standard cell pins and blockage ...... 
Pin and blockage extraction finished


sroute post-processing starts at Sun Nov  8 18:24:35 2015
The viaGen is rebuilding shadow vias for net gnd!.
sroute post-processing ends at Sun Nov  8 18:24:35 2015

sroute post-processing starts at Sun Nov  8 18:24:35 2015
The viaGen is rebuilding shadow vias for net vdd!.
sroute post-processing ends at Sun Nov  8 18:24:35 2015
sroute: Total CPU time used = 0:0:0
sroute: Total Real time used = 0:0:0
sroute: Total Memory used = 9.30 megs
sroute: Total Peak Memory used = 644.80 megs
<CMD> dbGet top.fPlan.corebox
<CMD_INTERNAL> print {---# Corebox: 25.2 25.2 86.1 65.52
}
---# Corebox: 25.2 25.2 86.1 65.52

<CMD> createRouteBlk -box 15.0 14.2 25.0 76.52 -layer 1
<CMD> createRouteBlk -box 25.0 66.52 86.3 76.52 -layer 1
<CMD> createRouteBlk -box 25.0 14.2 86.3 24.2 -layer 1
<CMD> createRouteBlk -box 86.3 14.2 96.3 76.52 -layer 1
<CMD> setDrawView ameba
<CMD> setDrawView place
<CMD> getMultiCpuUsage -localCpu
<CMD> verify_drc -report DacCtrl.drc.rpt -limit 1000
 *** Starting Verify DRC (MEM: 644.8) ***

  VERIFY DRC ...... Starting Verification
  VERIFY DRC ...... Initializing
  VERIFY DRC ...... Deleting Existing Violations
  VERIFY DRC ...... Creating Sub-Areas
  VERIFY DRC ...... Using new threading
  VERIFY DRC ...... Sub-Area : 1 of 1
  VERIFY DRC ...... Sub-Area : 1 complete 0 Viols.

  Verification Complete : 0 Viols.

 *** End Verify DRC (CPU: 0:00:00.1  ELAPSED TIME: 0.00  MEM: 104.1M) ***

<CMD> saveDesign DacCtrl_power.enc
Design is saved in OA mode instead of non-OA mode with library name as 'FEOADesignlib'. Upgrading is done because RefLibs are available and Lef files are not present.
----- oaOut ---------------------------
Saving OA database: Lib: FEOADesignlib, Cell: DacCtrl, View: DacCtrl_power
FE units: 0.001 microns/dbu, OA units: 0.001 microns/dbu, Conversion factor: 1
Special routes: 21 strips and 34 vias are crated in OA database.
Created 61 insts; 122 instTerms; 76 nets; 0 routes.
TIMER: Write OA to disk: 0h 0m  0.00s cpu {0h 0m 0s elapsed} Memory = 0.0
TIMER: Purge OA from memory: 0h 0m  0.01s cpu {0h 0m 0s elapsed} Memory = 0.0
TIMER: oaOut total process: 0h 0m  0.02s cpu {0h 0m 0s elapsed} Memory = 1.0
Saving AAE Data ...
Saving configuration ...
Saving preference file /home/saul/projects/DIGIMP/IMP_DAC_CTRL/PLACE_ROUTE/FEOADesignlib/DacCtrl/DacCtrl_power/enc.pref.tcl ...
Saving sdp information ...
Saving thumbnail file...
<CMD> getPinAssignMode -pinEditInBatch -quiet
<CMD> setPinAssignMode -pinEditInBatch true
<CMD> editPin -fixOverlap 1 -unit MICRON -spreadDirection clockwise -side Top -layer 3 -spreadType start -spacing 0.56 -start 0.0 0.0 -pin {Clk CountEnable Resetn StepNum}
Successfully spread [4] pins.
editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 670.4M).
<CMD> setPinAssignMode -pinEditInBatch true
<CMD> editPin -pinWidth 0.28 -pinDepth 1.12 -fixOverlap 1 -unit MICRON -spreadDirection clockwise -side Top -layer 3 -spreadType center -spacing 0.56 -pin {Clk CountEnable Resetn StepNum}
Successfully spread [4] pins.
editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 670.4M).
<CMD> setPinAssignMode -pinEditInBatch true
<CMD> editPin -pinWidth 0.28 -pinDepth 1.12 -fixOverlap 1 -unit MICRON -spreadDirection clockwise -side Top -layer 3 -spreadType center -spacing 1 -pin {Clk CountEnable Resetn StepNum}
Successfully spread [4] pins.
editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 670.4M).
<CMD> setPinAssignMode -pinEditInBatch true
<CMD> editPin -fixOverlap 1 -unit MICRON -spreadDirection clockwise -side Bottom -layer 3 -spreadType center -spacing 0.56 -pin {{P[0]} {P[1]} {P[2]} {P[3]} {P[4]} {P[5]} {P[6]} {P[7]} {P[8]} {P[9]} {P[10]} {P[11]} {P[12]} {P[13]} {P[14]} {P[15]} {P[16]}}
Successfully spread [17] pins.
editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 670.4M).
<CMD> setPinAssignMode -pinEditInBatch true
<CMD> editPin -pinWidth 0.28 -pinDepth 1.12 -fixOverlap 1 -unit MICRON -spreadDirection clockwise -side Bottom -layer 3 -spreadType center -spacing 1 -pin {{P[0]} {P[1]} {P[2]} {P[3]} {P[4]} {P[5]} {P[6]} {P[7]} {P[8]} {P[9]} {P[10]} {P[11]} {P[12]} {P[13]} {P[14]} {P[15]} {P[16]}}
Successfully spread [17] pins.
editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 670.4M).
<CMD> zoomBox 43.692 -2.335 70.810 5.168
<CMD> fit
<CMD> zoomBox 41.729 8.215 77.666 -6.791
<CMD> fit
<CMD> setPinAssignMode -pinEditInBatch true
<CMD> editPin -fixOverlap 1 -unit MICRON -spreadDirection clockwise -side Right -layer 3 -spreadType center -spacing 0.56 -pin {IP IN QP QN}
Successfully spread [4] pins.
editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 671.4M).
<CMD> zoomBox 106.783 49.279 123.503 34.810
<CMD> fit
<CMD> setPinAssignMode -pinEditInBatch true
<CMD> editPin -pinWidth 0.28 -pinDepth 1.12 -fixOverlap 1 -unit MICRON -spreadDirection clockwise -side Bottom -layer 3 -spreadType center -spacing -1.12 -pin {{P[0]} {P[1]} {P[2]} {P[3]} {P[4]} {P[5]} {P[6]} {P[7]} {P[8]} {P[9]} {P[10]} {P[11]} {P[12]} {P[13]} {P[14]} {P[15]} {P[16]}}
**ERROR: (ENCPTN-1668):	Specifying negative spacing value to spread the pins along the partition fence in anti-clockwise direction is obsolete. Use [-spreadDirection counterclockwise] option to specify the spreading direction.
<CMD> setPinAssignMode -pinEditInBatch false
<CMD> saveDesign DacCtrl_pin.enc
Design is saved in OA mode instead of non-OA mode with library name as 'FEOADesignlib'. Upgrading is done because RefLibs are available and Lef files are not present.
----- oaOut ---------------------------
Saving OA database: Lib: FEOADesignlib, Cell: DacCtrl, View: DacCtrl_pin
FE units: 0.001 microns/dbu, OA units: 0.001 microns/dbu, Conversion factor: 1
Special routes: 21 strips and 34 vias are crated in OA database.
Created 61 insts; 122 instTerms; 76 nets; 0 routes.
TIMER: Write OA to disk: 0h 0m  0.00s cpu {0h 0m 0s elapsed} Memory = 0.0
TIMER: Purge OA from memory: 0h 0m  0.00s cpu {0h 0m 0s elapsed} Memory = 0.0
TIMER: oaOut total process: 0h 0m  0.01s cpu {0h 0m 0s elapsed} Memory = 0.0
Saving AAE Data ...
Saving configuration ...
Saving preference file /home/saul/projects/DIGIMP/IMP_DAC_CTRL/PLACE_ROUTE/FEOADesignlib/DacCtrl/DacCtrl_pin/enc.pref.tcl ...
Saving sdp information ...
Saving thumbnail file...
<CMD_INTERNAL> print {---# Setup MMMC
---#}
---# Setup MMMC
---#
<CMD> create_rc_corner -name ams_rc_corner_typ  -cap_table {/pkg/AMS411/cds/HK_H18/LEF/h18a6/h18a6.capTable}  -preRoute_res {1.0}  -postRoute_res {1.0}  -preRoute_cap {1.0}  -postRoute_cap {1.0}  -postRoute_xcap {1.0}  -qx_tech_file {/pkg/AMS411/assura/h18a6/h18a6/QRC/qrcTechFile}
Initializing multi-corner RC extraction with 1 active RC Corners ...
**WARN: (ENCEXT-6202):	In addition to the technology file, capacitance table file is specified for all RC corners. If the technology file for all RC corners is already specified, the capacitance table file is not required for preRoute and postRoute extraction. In a new session, the capacitance table files can be removed from the create_rc_corner command. In this case, the technology file will be used for preRoute extraction and effort level medium/high/signoff of postRoute extraction.
Type 'man ENCEXT-6202' for more detail.
Reading Capacitance Table File /pkg/AMS411/cds/HK_H18/LEF/h18a6/h18a6.capTable ...
Cap table was created using Encounter 09.13-s229_1.
Process name: cmhv7sf_6AM_nm.
Importing multi-corner RC tables ... 
Summary of Active RC-Corners : 
 
 Analysis View: func_max
    RC-Corner Name        : ams_rc_corner_typ
    RC-Corner Index       : 0
    RC-Corner Temperature : 25 Celsius
    RC-Corner Cap Table   : '/pkg/AMS411/cds/HK_H18/LEF/h18a6/h18a6.capTable'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1
    RC-Corner PostRoute Cap Factor        : 1
    RC-Corner PostRoute XCap Factor       : 1
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1   	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1   	[Derived from postRoute_res (effortLevel low)]
    RC-Corner Technology file: '/pkg/AMS411/assura/h18a6/h18a6/QRC/qrcTechFile'
 
 Analysis View: test_max
    RC-Corner Name        : ams_rc_corner_typ
    RC-Corner Index       : 0
    RC-Corner Temperature : 25 Celsius
    RC-Corner Cap Table   : '/pkg/AMS411/cds/HK_H18/LEF/h18a6/h18a6.capTable'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1
    RC-Corner PostRoute Cap Factor        : 1
    RC-Corner PostRoute XCap Factor       : 1
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1   	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1   	[Derived from postRoute_res (effortLevel low)]
    RC-Corner Technology file: '/pkg/AMS411/assura/h18a6/h18a6/QRC/qrcTechFile'
 
 Analysis View: func_min
    RC-Corner Name        : ams_rc_corner_typ
    RC-Corner Index       : 0
    RC-Corner Temperature : 25 Celsius
    RC-Corner Cap Table   : '/pkg/AMS411/cds/HK_H18/LEF/h18a6/h18a6.capTable'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1
    RC-Corner PostRoute Cap Factor        : 1
    RC-Corner PostRoute XCap Factor       : 1
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1   	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1   	[Derived from postRoute_res (effortLevel low)]
    RC-Corner Technology file: '/pkg/AMS411/assura/h18a6/h18a6/QRC/qrcTechFile'
 
 Analysis View: test_min
    RC-Corner Name        : ams_rc_corner_typ
    RC-Corner Index       : 0
    RC-Corner Temperature : 25 Celsius
    RC-Corner Cap Table   : '/pkg/AMS411/cds/HK_H18/LEF/h18a6/h18a6.capTable'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1
    RC-Corner PostRoute Cap Factor        : 1
    RC-Corner PostRoute XCap Factor       : 1
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1   	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1   	[Derived from postRoute_res (effortLevel low)]
    RC-Corner Technology file: '/pkg/AMS411/assura/h18a6/h18a6/QRC/qrcTechFile'
<CMD_INTERNAL> print {---#   rc_corner        : ams_rc_corner_typ}
---#   rc_corner        : ams_rc_corner_typ
<CMD> create_library_set -name libs_min -timing {  /pkg/AMS411/liberty/h18_1.8V/h18_CORELIB_HV_BC.lib  }
<CMD> create_library_set -name libs_max -timing {  /pkg/AMS411/liberty/h18_1.8V/h18_CORELIB_HV_WC.lib  }
<CMD> create_library_set -name libs_typ -timing {  /pkg/AMS411/liberty/h18_1.8V/h18_CORELIB_HV_TYP.lib  }
<CMD_INTERNAL> print {---#   lib-sets         : libs_min, libs_max, libs_typ}
---#   lib-sets         : libs_min, libs_max, libs_typ
<CMD> create_constraint_mode -name $cons -sdc_files $filename
CTE reading timing constraint file 'CONSTRAINTS/DacCtrl_test.sdc' ...
Current (total cpu=0:00:13.0, real=0:25:49, peak res=525.2M, current mem=665.2M)
DacCtrl
**WARN: (TCLNL-330):	set_input_delay on clock root 'Clk' is not supported. You should use the -source option to set_clock_latency to provide this offset. You can also use the global timing_allow_input_delay_on_clock_source to allow set_input_delay assertion to have an effect on clock source paths beginning at this clock root. (File CONSTRAINTS/DacCtrl_test.sdc, Line 39).

**WARN: (ENCCTE-290):	Could not locate cell NAND2X1_HV in any library for view test_min.
**WARN: (ENCCTE-290):	Could not locate cell NAND2X1_HV in any library for view test_min.
**WARN: (ENCCTE-290):	Could not locate cell NAND2X1_HV in any library for view test_min.
**WARN: (ENCCTE-290):	Could not locate cell NAND2X1_HV in any library for view test_min.
**WARN: (ENCCTE-290):	Could not locate cell NAND2X1_HV in any library for view test_min.
**WARN: (ENCCTE-290):	Could not locate cell NAND2X1_HV in any library for view test_min.
**WARN: (ENCCTE-290):	Could not locate cell NAND2X1_HV in any library for view test_min.
**WARN: (ENCCTE-290):	Could not locate cell NAND2X1_HV in any library for view test_min.
**WARN: (ENCCTE-290):	Could not locate cell NAND2X1_HV in any library for view test_min.
**WARN: (ENCCTE-290):	Could not locate cell NAND2X1_HV in any library for view test_min.
**WARN: (ENCCTE-290):	Could not locate cell NAND2X1_HV in any library for view test_min.
**WARN: (ENCCTE-290):	Could not locate cell NAND2X1_HV in any library for view test_min.
**WARN: (ENCCTE-290):	Could not locate cell NAND2X1_HV in any library for view test_min.
**WARN: (ENCCTE-290):	Could not locate cell NAND2X1_HV in any library for view test_min.
**WARN: (ENCCTE-290):	Could not locate cell NAND2X1_HV in any library for view test_min.
**WARN: (ENCCTE-290):	Could not locate cell NAND2X1_HV in any library for view test_min.

Usage: set_propagated_clock [-help] <pin_clock_list>

**ERROR: (ENCTCM-48):	"#" is not a legal option for command "set_propagated_clock". Either the current option or an option prior to it is not specified correctly.
INFO (CTE): read_dc_script finished with 1 WARNING and 1 ERROR.
WARNING (CTE-25): Line: 9, 10 of File CONSTRAINTS/DacCtrl_test.sdc : Skipped unsupported command: set_units


Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=525.6M, current mem=673.6M)
Current (total cpu=0:00:13.0, real=0:25:49, peak res=525.6M, current mem=673.6M)
CTE reading timing constraint file 'CONSTRAINTS/DacCtrl_func.sdc' ...
Current (total cpu=0:00:13.0, real=0:25:49, peak res=525.6M, current mem=673.6M)
DacCtrl
**WARN: (TCLNL-330):	set_input_delay on clock root 'Clk' is not supported. You should use the -source option to set_clock_latency to provide this offset. You can also use the global timing_allow_input_delay_on_clock_source to allow set_input_delay assertion to have an effect on clock source paths beginning at this clock root. (File CONSTRAINTS/DacCtrl_func.sdc, Line 39).

**WARN: (ENCCTE-290):	Could not locate cell NAND2X1_HV in any library for view func_min.
**WARN: (ENCCTE-290):	Could not locate cell NAND2X1_HV in any library for view func_min.
**WARN: (ENCCTE-290):	Could not locate cell NAND2X1_HV in any library for view func_min.
**WARN: (ENCCTE-290):	Could not locate cell NAND2X1_HV in any library for view func_min.
**WARN: (EMS-63):	Message <ENCCTE-290> has exceeded the default message display limit of 20.
To avoid this warning, increase the display limit per unique message by
using the set_message -limit <number> command.
The message limit can be removed by using the set_message -no_limit command.
Note that setting a very large number using the set_message -limit command
or removing the message limit using the set_message -no_limit command can
significantly increase the log file size.
To suppress a message, use the set_message -suppress command.

Usage: set_propagated_clock [-help] <pin_clock_list>

**ERROR: (ENCTCM-48):	"#" is not a legal option for command "set_propagated_clock". Either the current option or an option prior to it is not specified correctly.
INFO (CTE): read_dc_script finished with 1 WARNING and 1 ERROR.
WARNING (CTE-25): Line: 9, 10 of File CONSTRAINTS/DacCtrl_func.sdc : Skipped unsupported command: set_units


Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=525.9M, current mem=673.6M)
Current (total cpu=0:00:13.0, real=0:25:49, peak res=525.9M, current mem=673.6M)
<CMD> create_constraint_mode -name $cons -sdc_files $filename
CTE reading timing constraint file 'CONSTRAINTS/DacCtrl_test.sdc' ...
Current (total cpu=0:00:13.1, real=0:25:49, peak res=525.9M, current mem=667.9M)
DacCtrl
**WARN: (TCLNL-330):	set_input_delay on clock root 'Clk' is not supported. You should use the -source option to set_clock_latency to provide this offset. You can also use the global timing_allow_input_delay_on_clock_source to allow set_input_delay assertion to have an effect on clock source paths beginning at this clock root. (File CONSTRAINTS/DacCtrl_test.sdc, Line 39).

**WARN: (ENCCTE-290):	Could not locate cell NAND2X1_HV in any library for view test_min.
**WARN: (ENCCTE-290):	Could not locate cell NAND2X1_HV in any library for view test_min.
**WARN: (ENCCTE-290):	Could not locate cell NAND2X1_HV in any library for view test_min.
**WARN: (ENCCTE-290):	Could not locate cell NAND2X1_HV in any library for view test_min.
**WARN: (ENCCTE-290):	Could not locate cell NAND2X1_HV in any library for view test_min.
**WARN: (ENCCTE-290):	Could not locate cell NAND2X1_HV in any library for view test_min.
**WARN: (ENCCTE-290):	Could not locate cell NAND2X1_HV in any library for view test_min.
**WARN: (ENCCTE-290):	Could not locate cell NAND2X1_HV in any library for view test_min.
**WARN: (ENCCTE-290):	Could not locate cell NAND2X1_HV in any library for view test_min.
**WARN: (ENCCTE-290):	Could not locate cell NAND2X1_HV in any library for view test_min.
**WARN: (ENCCTE-290):	Could not locate cell NAND2X1_HV in any library for view test_min.
**WARN: (ENCCTE-290):	Could not locate cell NAND2X1_HV in any library for view test_min.
**WARN: (ENCCTE-290):	Could not locate cell NAND2X1_HV in any library for view test_min.
**WARN: (ENCCTE-290):	Could not locate cell NAND2X1_HV in any library for view test_min.
**WARN: (ENCCTE-290):	Could not locate cell NAND2X1_HV in any library for view test_min.
**WARN: (ENCCTE-290):	Could not locate cell NAND2X1_HV in any library for view test_min.

Usage: set_propagated_clock [-help] <pin_clock_list>

**ERROR: (ENCTCM-48):	"#" is not a legal option for command "set_propagated_clock". Either the current option or an option prior to it is not specified correctly.
INFO (CTE): read_dc_script finished with 1 WARNING and 1 ERROR.
WARNING (CTE-25): Line: 9, 10 of File CONSTRAINTS/DacCtrl_test.sdc : Skipped unsupported command: set_units


Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=524.8M, current mem=676.4M)
Current (total cpu=0:00:13.1, real=0:25:49, peak res=525.9M, current mem=676.4M)
CTE reading timing constraint file 'CONSTRAINTS/DacCtrl_func.sdc' ...
Current (total cpu=0:00:13.1, real=0:25:49, peak res=525.9M, current mem=676.4M)
DacCtrl
**WARN: (TCLNL-330):	set_input_delay on clock root 'Clk' is not supported. You should use the -source option to set_clock_latency to provide this offset. You can also use the global timing_allow_input_delay_on_clock_source to allow set_input_delay assertion to have an effect on clock source paths beginning at this clock root. (File CONSTRAINTS/DacCtrl_func.sdc, Line 39).

**WARN: (ENCCTE-290):	Could not locate cell NAND2X1_HV in any library for view func_min.
**WARN: (ENCCTE-290):	Could not locate cell NAND2X1_HV in any library for view func_min.
**WARN: (ENCCTE-290):	Could not locate cell NAND2X1_HV in any library for view func_min.
**WARN: (ENCCTE-290):	Could not locate cell NAND2X1_HV in any library for view func_min.
**WARN: (EMS-63):	Message <ENCCTE-290> has exceeded the default message display limit of 20.
To avoid this warning, increase the display limit per unique message by
using the set_message -limit <number> command.
The message limit can be removed by using the set_message -no_limit command.
Note that setting a very large number using the set_message -limit command
or removing the message limit using the set_message -no_limit command can
significantly increase the log file size.
To suppress a message, use the set_message -suppress command.

Usage: set_propagated_clock [-help] <pin_clock_list>

**ERROR: (ENCTCM-48):	"#" is not a legal option for command "set_propagated_clock". Either the current option or an option prior to it is not specified correctly.
INFO (CTE): read_dc_script finished with 1 WARNING and 1 ERROR.
WARNING (CTE-25): Line: 9, 10 of File CONSTRAINTS/DacCtrl_func.sdc : Skipped unsupported command: set_units


Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=525.2M, current mem=676.4M)
Current (total cpu=0:00:13.1, real=0:25:49, peak res=525.9M, current mem=676.4M)
<CMD_INTERNAL> print {---#   constraint-modes : func test}
---#   constraint-modes : func test
<CMD> create_delay_corner -name corner_min -library_set {libs_min} -opcond_library {h18_CORELIB_HV_BC} -opcond {best} -rc_corner {ams_rc_corner_typ}
<CMD> create_delay_corner -name corner_max -library_set {libs_max} -opcond_library {h18_CORELIB_HV_WC} -opcond {worst} -rc_corner {ams_rc_corner_typ}
<CMD> create_delay_corner -name corner_typ -library_set {libs_typ} -opcond_library {h18_CORELIB_HV_TYP} -opcond {typical} -rc_corner {ams_rc_corner_typ}
<CMD_INTERNAL> print {---#   delay-corners    : corner_min, corner_max, corner_typ}
---#   delay-corners    : corner_min, corner_max, corner_typ
<CMD_INTERNAL> print {---#   analysis-views   : }
---#   analysis-views   : 
---#          #  Name: func_min  # Constraint-Mode: func # Corner: corner_min
---#          #  Name: func_max  # Constraint-Mode: func # Corner: corner_max
---#          #  Name: func_typ  # Constraint-Mode: func # Corner: corner_typ
---#          #  Name: test_min  # Constraint-Mode: test # Corner: corner_min
---#          #  Name: test_max  # Constraint-Mode: test # Corner: corner_max
---#          #  Name: test_typ  # Constraint-Mode: test # Corner: corner_typ
<CMD_INTERNAL> print {---#
---# use following command to show analysis view definitions
         report_analysis_view 
}
---#
---# use following command to show analysis view definitions
         report_analysis_view 

<CMD> set_analysis_view -setup $maxviewList -hold $minviewList
Initializing multi-corner RC extraction with 1 active RC Corners ...
**WARN: (ENCEXT-6202):	In addition to the technology file, capacitance table file is specified for all RC corners. If the technology file for all RC corners is already specified, the capacitance table file is not required for preRoute and postRoute extraction. In a new session, the capacitance table files can be removed from the create_rc_corner command. In this case, the technology file will be used for preRoute extraction and effort level medium/high/signoff of postRoute extraction.
Type 'man ENCEXT-6202' for more detail.
Reading Capacitance Table File /pkg/AMS411/cds/HK_H18/LEF/h18a6/h18a6.capTable ...
Cap table was created using Encounter 09.13-s229_1.
Process name: cmhv7sf_6AM_nm.
Importing multi-corner RC tables ... 
Summary of Active RC-Corners : 
 
 Analysis View: func_max
    RC-Corner Name        : ams_rc_corner_typ
    RC-Corner Index       : 0
    RC-Corner Temperature : 25 Celsius
    RC-Corner Cap Table   : '/pkg/AMS411/cds/HK_H18/LEF/h18a6/h18a6.capTable'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1
    RC-Corner PostRoute Cap Factor        : 1
    RC-Corner PostRoute XCap Factor       : 1
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1   	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1   	[Derived from postRoute_res (effortLevel low)]
    RC-Corner Technology file: '/pkg/AMS411/assura/h18a6/h18a6/QRC/qrcTechFile'
 
 Analysis View: test_max
    RC-Corner Name        : ams_rc_corner_typ
    RC-Corner Index       : 0
    RC-Corner Temperature : 25 Celsius
    RC-Corner Cap Table   : '/pkg/AMS411/cds/HK_H18/LEF/h18a6/h18a6.capTable'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1
    RC-Corner PostRoute Cap Factor        : 1
    RC-Corner PostRoute XCap Factor       : 1
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1   	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1   	[Derived from postRoute_res (effortLevel low)]
    RC-Corner Technology file: '/pkg/AMS411/assura/h18a6/h18a6/QRC/qrcTechFile'
 
 Analysis View: func_min
    RC-Corner Name        : ams_rc_corner_typ
    RC-Corner Index       : 0
    RC-Corner Temperature : 25 Celsius
    RC-Corner Cap Table   : '/pkg/AMS411/cds/HK_H18/LEF/h18a6/h18a6.capTable'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1
    RC-Corner PostRoute Cap Factor        : 1
    RC-Corner PostRoute XCap Factor       : 1
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1   	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1   	[Derived from postRoute_res (effortLevel low)]
    RC-Corner Technology file: '/pkg/AMS411/assura/h18a6/h18a6/QRC/qrcTechFile'
 
 Analysis View: test_min
    RC-Corner Name        : ams_rc_corner_typ
    RC-Corner Index       : 0
    RC-Corner Temperature : 25 Celsius
    RC-Corner Cap Table   : '/pkg/AMS411/cds/HK_H18/LEF/h18a6/h18a6.capTable'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1
    RC-Corner PostRoute Cap Factor        : 1
    RC-Corner PostRoute XCap Factor       : 1
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1   	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1   	[Derived from postRoute_res (effortLevel low)]
    RC-Corner Technology file: '/pkg/AMS411/assura/h18a6/h18a6/QRC/qrcTechFile'
CTE reading timing constraint file 'CONSTRAINTS/DacCtrl_test.sdc' ...
Current (total cpu=0:00:13.2, real=0:26:04, peak res=525.9M, current mem=669.9M)
DacCtrl
**WARN: (TCLNL-330):	set_input_delay on clock root 'Clk' is not supported. You should use the -source option to set_clock_latency to provide this offset. You can also use the global timing_allow_input_delay_on_clock_source to allow set_input_delay assertion to have an effect on clock source paths beginning at this clock root. (File CONSTRAINTS/DacCtrl_test.sdc, Line 39).

**WARN: (ENCCTE-290):	Could not locate cell NAND2X1_HV in any library for view test_min.
**WARN: (ENCCTE-290):	Could not locate cell NAND2X1_HV in any library for view test_min.
**WARN: (ENCCTE-290):	Could not locate cell NAND2X1_HV in any library for view test_min.
**WARN: (ENCCTE-290):	Could not locate cell NAND2X1_HV in any library for view test_min.
**WARN: (ENCCTE-290):	Could not locate cell NAND2X1_HV in any library for view test_min.
**WARN: (ENCCTE-290):	Could not locate cell NAND2X1_HV in any library for view test_min.
**WARN: (ENCCTE-290):	Could not locate cell NAND2X1_HV in any library for view test_min.
**WARN: (ENCCTE-290):	Could not locate cell NAND2X1_HV in any library for view test_min.
**WARN: (ENCCTE-290):	Could not locate cell NAND2X1_HV in any library for view test_min.
**WARN: (ENCCTE-290):	Could not locate cell NAND2X1_HV in any library for view test_min.
**WARN: (ENCCTE-290):	Could not locate cell NAND2X1_HV in any library for view test_min.
**WARN: (ENCCTE-290):	Could not locate cell NAND2X1_HV in any library for view test_min.
**WARN: (ENCCTE-290):	Could not locate cell NAND2X1_HV in any library for view test_min.
**WARN: (ENCCTE-290):	Could not locate cell NAND2X1_HV in any library for view test_min.
**WARN: (ENCCTE-290):	Could not locate cell NAND2X1_HV in any library for view test_min.
**WARN: (ENCCTE-290):	Could not locate cell NAND2X1_HV in any library for view test_min.

Usage: set_propagated_clock [-help] <pin_clock_list>

**ERROR: (ENCTCM-48):	"#" is not a legal option for command "set_propagated_clock". Either the current option or an option prior to it is not specified correctly.
INFO (CTE): read_dc_script finished with 1 WARNING and 1 ERROR.
WARNING (CTE-25): Line: 9, 10 of File CONSTRAINTS/DacCtrl_test.sdc : Skipped unsupported command: set_units


Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=524.6M, current mem=676.9M)
Current (total cpu=0:00:13.3, real=0:26:04, peak res=525.9M, current mem=676.9M)
CTE reading timing constraint file 'CONSTRAINTS/DacCtrl_func.sdc' ...
Current (total cpu=0:00:13.3, real=0:26:04, peak res=525.9M, current mem=676.9M)
DacCtrl
**WARN: (TCLNL-330):	set_input_delay on clock root 'Clk' is not supported. You should use the -source option to set_clock_latency to provide this offset. You can also use the global timing_allow_input_delay_on_clock_source to allow set_input_delay assertion to have an effect on clock source paths beginning at this clock root. (File CONSTRAINTS/DacCtrl_func.sdc, Line 39).

**WARN: (ENCCTE-290):	Could not locate cell NAND2X1_HV in any library for view func_min.
**WARN: (ENCCTE-290):	Could not locate cell NAND2X1_HV in any library for view func_min.
**WARN: (ENCCTE-290):	Could not locate cell NAND2X1_HV in any library for view func_min.
**WARN: (ENCCTE-290):	Could not locate cell NAND2X1_HV in any library for view func_min.
**WARN: (EMS-63):	Message <ENCCTE-290> has exceeded the default message display limit of 20.
To avoid this warning, increase the display limit per unique message by
using the set_message -limit <number> command.
The message limit can be removed by using the set_message -no_limit command.
Note that setting a very large number using the set_message -limit command
or removing the message limit using the set_message -no_limit command can
significantly increase the log file size.
To suppress a message, use the set_message -suppress command.

Usage: set_propagated_clock [-help] <pin_clock_list>

**ERROR: (ENCTCM-48):	"#" is not a legal option for command "set_propagated_clock". Either the current option or an option prior to it is not specified correctly.
INFO (CTE): read_dc_script finished with 1 WARNING and 1 ERROR.
WARNING (CTE-25): Line: 9, 10 of File CONSTRAINTS/DacCtrl_func.sdc : Skipped unsupported command: set_units


Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=525.0M, current mem=676.9M)
Current (total cpu=0:00:13.3, real=0:26:04, peak res=525.9M, current mem=676.9M)
Total number of combinational cells: 373
Total number of sequential cells: 85
Total number of tristate cells: 14
Total number of level shifter cells: 0
Total number of power gating cells: 0
Total number of isolation cells: 0
Total number of power switch cells: 0
Total number of pulse generator cells: 0
Total number of always on buffers: 0
Total number of retention cells: 0
List of usable buffers: BUFX3_HV BUFX2_HV BUFX6_HV BUFX4_HV BUFX8_HV BUFX12_HV BUFX16_HV BUFX24_HV BUFX32_HV CLKBUFX2_HV CLKBUFX4_HV CLKBUFX3_HV CLKBUFX6_HV CLKBUFX8_HV CLKBUFX10_HV CLKBUFX12_HV CLKBUFX16_HV CLKBUFX24_HV CLKBUFX32_HV
Total number of usable buffers: 19
List of unusable buffers:
Total number of unusable buffers: 0
List of usable inverters: CLKINVX2_HV CLKINVX1_HV CLKINVX4_HV CLKINVX3_HV CLKINVX6_HV CLKINVX8_HV CLKINVX10_HV CLKINVX12_HV CLKINVX16_HV CLKINVX24_HV CLKINVX32_HV INVXL_HV INVX1_HV INVX3_HV INVX2_HV INVX6_HV INVX4_HV INVX8_HV INVX12_HV INVX16_HV INVX24_HV INVX32_HV
Total number of usable inverters: 22
List of unusable inverters:
Total number of unusable inverters: 0
List of identified usable delay cells: DLY1X1_HV DLY2X1_HV DLY3X1_HV DLY4X1_HV
Total number of identified usable delay cells: 4
List of identified unusable delay cells:
Total number of identified unusable delay cells: 0
<CMD> setDrawView ameba
<CMD> setDrawView place
<CMD> setDrawView fplan
<CMD> setDrawView ameba
<CMD> setDrawView place
<CMD> timeDesign -prePlace -expandedViews
**WARN: (ENCTCM-70):	Option "-fixDRC" for command getSIMode is obsolete and has been replaced by "-report_si_slew_max_transition". The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, update your script to use "-report_si_slew_max_transition".
Set Using Default Delay Limit as 101.
**WARN: (ENCDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
Setting High Fanout Nets ( > 100 ) as ideal temporarily for -prePlace option
Set Default Net Delay as 0 ps.
Set Default Net Load as 0 pF. 
Found active setup analysis view func_max
Found active setup analysis view test_max
Found active hold analysis view func_min
Found active hold analysis view test_min
**WARN: (ENCTS-403):	Delay calculation was forced to extrapolate table data outside of the characterized range. In some cases, extrapolation can reduce the accuracy of the delay calculation. You can enable more detailed reporting of these cases by enabling the command 'setDelayCalMode -reportOutBound true'.
Type 'man ENCTS-403' for more detail.
AAE_MTTC: End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
AAE_THRD: End delay calculation. (MEM=846.449 CPU=0:00:00.0 REAL=0:00:00.0)

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| 14.198  | 23.094  | 14.198  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   33    |    9    |   24    |
+--------------------+---------+---------+---------+
|func_max            | 14.198  | 23.094  | 14.198  |
|                    |  0.000  |  0.000  |  0.000  |
|                    |    0    |    0    |    0    |
|                    |   33    |    9    |   24    |
+--------------------+---------+---------+---------+
|test_max            | 14.198  | 23.094  | 14.198  |
|                    |  0.000  |  0.000  |  0.000  |
|                    |    0    |    0    |    0    |
|                    |   33    |    9    |   24    |
+--------------------+---------+---------+---------+

Density: 0.000%
------------------------------------------------------------
Set Using Default Delay Limit as 1000.
Resetting back High Fanout Nets as non-ideal
Set Default Net Delay as 1000 ps.
Set Default Net Load as 0.5 pF. 
Reported timing to dir ./timingReports
Total CPU time: 0.45 sec
Total Real time: 0.0 sec
Total Memory Usage: 777.164062 Mbytes
**WARN: (ENCTCM-125):	Option "-checkPinLayerForAccess" for command getPlaceMode is obsolete and will be ignored. It no longer has any effect and should be removed from your script.
<CMD> setEndCapMode -reset
<CMD> setEndCapMode -boundary_tap false
**WARN: (ENCTCM-77):	Option "-routeAllowPowerGroundPin" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
**WARN: (ENCTCM-77):	Option "-routeAllowPowerGroundPin" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
<CMD> setPlaceMode -reset
<CMD> setPlaceMode -congEffort auto -timingDriven 1 -modulePlan 1 -clkGateAware 1 -powerDriven 0 -ignoreScan 1 -reorderScan 1 -ignoreSpare 0 -placeIOPins 0 -moduleAwareSpare 0 -preserveRouting 0 -rmAffectedRouting 0 -checkRoute 0 -swapEEQ 0
<CMD> setPlaceMode -fp false
<CMD> placeDesign
*** Starting placeDesign default flow ***
**INFO: Enable pre-place timing setting for timing analysis
Set Using Default Delay Limit as 101.
**WARN: (ENCDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
Set Default Net Delay as 0 ps.
Set Default Net Load as 0 pF. 
**INFO: Analyzing IO path groups for slack adjustment
Effort level <high> specified for reg2reg_tmp.3720 path_group
#################################################################################
# Design Stage: PreRoute
# Design Mode: 90nm
# Analysis Mode: MMMC non-OCV
# Extraction Mode: default
# Delay Calculation Options: engine=aae SIAware=false(opt_signoff)
# Switching Delay Calculation Engine to AAE
#################################################################################
Calculate delays in BcWc mode...
Calculate delays in BcWc mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 798.5M, InitMEM = 798.5M)
AAE_MTTC: End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
AAE_THRD: End delay calculation. (MEM=852.734 CPU=0:00:00.0 REAL=0:00:00.0)
*** CDM Built up (cpu=0:00:00.0  real=0:00:00.0  mem= 852.7M) ***
*** Start deleteBufferTree ***
Info: Detect buffers to remove automatically.
Analyzing netlist ...
All-RC-Corners-Per-Net-In-Memory is turned ON...
Updating netlist

*summary: 0 instances (buffers/inverters) removed
*** Finish deleteBufferTree (0:00:00.0) ***
**INFO: Disable pre-place timing setting for timing analysis
Set Using Default Delay Limit as 1000.
Set Default Net Delay as 1000 ps.
Set Default Net Load as 0.5 pF. 
*** Starting "NanoPlace(TM) placement v#4 (mem=836.7M)" ...
*** Build Buffered Sizing Timing Model
(cpu=0:00:05.6 mem=855.8M) ***
*** Build Virtual Sizing Timing Model
(cpu=0:00:06.0 mem=883.9M) ***
Options: timingDriven clkGateAware ignoreScan pinGuide congEffort=auto gpeffort=medium 
**WARN: (ENCSP-9042):	Scan chains were not defined, -ignoreScan option will be ignored.
Define the scan chains before using this option.
Type 'man ENCSP-9042' for more detail.
DacCtrl
**WARN: (ENCCTE-290):	Could not locate cell NAND2X1_HV in any library for view test_min.
**WARN: (ENCCTE-290):	Could not locate cell NAND2X1_HV in any library for view test_min.
**WARN: (ENCCTE-290):	Could not locate cell NAND2X1_HV in any library for view test_min.
**WARN: (ENCCTE-290):	Could not locate cell NAND2X1_HV in any library for view test_min.
**WARN: (ENCCTE-290):	Could not locate cell NAND2X1_HV in any library for view test_min.
**WARN: (ENCCTE-290):	Could not locate cell NAND2X1_HV in any library for view test_min.
**WARN: (ENCCTE-290):	Could not locate cell NAND2X1_HV in any library for view test_min.
**WARN: (ENCCTE-290):	Could not locate cell NAND2X1_HV in any library for view test_min.
**WARN: (ENCCTE-290):	Could not locate cell NAND2X1_HV in any library for view test_min.
**WARN: (ENCCTE-290):	Could not locate cell NAND2X1_HV in any library for view test_min.
**WARN: (ENCCTE-290):	Could not locate cell NAND2X1_HV in any library for view test_min.
**WARN: (ENCCTE-290):	Could not locate cell NAND2X1_HV in any library for view test_min.
**WARN: (ENCCTE-290):	Could not locate cell NAND2X1_HV in any library for view test_min.
**WARN: (ENCCTE-290):	Could not locate cell NAND2X1_HV in any library for view test_min.
**WARN: (ENCCTE-290):	Could not locate cell NAND2X1_HV in any library for view test_min.
**WARN: (ENCCTE-290):	Could not locate cell NAND2X1_HV in any library for view test_min.
**ERROR: (ENCTCM-48):	"#" is not a legal option for command "set_propagated_clock". Either the current option or an option prior to it is not specified correctly.
DacCtrl
**WARN: (ENCCTE-290):	Could not locate cell NAND2X1_HV in any library for view func_min.
**WARN: (ENCCTE-290):	Could not locate cell NAND2X1_HV in any library for view func_min.
**WARN: (ENCCTE-290):	Could not locate cell NAND2X1_HV in any library for view func_min.
**WARN: (ENCCTE-290):	Could not locate cell NAND2X1_HV in any library for view func_min.
**WARN: (EMS-63):	Message <ENCCTE-290> has exceeded the default message display limit of 20.
To avoid this warning, increase the display limit per unique message by
using the set_message -limit <number> command.
The message limit can be removed by using the set_message -no_limit command.
Note that setting a very large number using the set_message -limit command
or removing the message limit using the set_message -no_limit command can
significantly increase the log file size.
To suppress a message, use the set_message -suppress command.
**ERROR: (ENCTCM-48):	"#" is not a legal option for command "set_propagated_clock". Either the current option or an option prior to it is not specified correctly.
#std cell=61 (0 fixed + 61 movable) #block=0 (0 floating + 0 preplaced)
#ioInst=0 #net=71 #term=254 #term/net=3.58, #fixedIo=0, #floatIo=0, #fixedPin=0, #floatPin=25
stdCell: 61 single + 0 double + 0 multi
Total standard cell length = 0.2436 (mm), area = 0.0012 (mm^2)
Average module density = 0.932.
Density for the design = 0.932.
       = stdcell_area 435 sites (1228 um^2) / alloc_area 466 sites (1317 um^2).
Pin Density = 0.584.
            = total # of pins 254 / total Instance area 435.
=== lastAutoLevel = 4 
Clock gating cells determined by native netlist tracing.
Iteration  1: Total net bbox = 1.475e+03 (3.52e+02 1.12e+03)
              Est.  stn bbox = 1.555e+03 (3.74e+02 1.18e+03)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 916.6M
Iteration  2: Total net bbox = 1.475e+03 (3.52e+02 1.12e+03)
              Est.  stn bbox = 1.555e+03 (3.74e+02 1.18e+03)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 916.6M
Iteration  3: Total net bbox = 1.426e+03 (3.51e+02 1.08e+03)
              Est.  stn bbox = 1.505e+03 (3.72e+02 1.13e+03)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 916.6M
Iteration  4: Total net bbox = 2.040e+03 (8.58e+02 1.18e+03)
              Est.  stn bbox = 2.188e+03 (9.45e+02 1.24e+03)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 916.6M
Iteration  5: Total net bbox = 2.230e+03 (9.98e+02 1.23e+03)
              Est.  stn bbox = 2.404e+03 (1.10e+03 1.30e+03)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 916.6M
Iteration  6: Total net bbox = 2.254e+03 (1.04e+03 1.21e+03)
              Est.  stn bbox = 2.438e+03 (1.15e+03 1.29e+03)
              cpu = 0:00:00.1 real = 0:00:01.0 mem = 916.6M
*** cost = 2.254e+03 (1.04e+03 1.21e+03) (cpu for global=0:00:00.1) real=0:00:01.0***
Info: 0 clock gating cells identified, 0 (on average) moved
Core Placement runtime cpu: 0:00:00.1 real: 0:00:01.0
DacCtrl
**ERROR: (ENCTCM-48):	"#" is not a legal option for command "set_propagated_clock". Either the current option or an option prior to it is not specified correctly.
DacCtrl
**ERROR: (ENCTCM-48):	"#" is not a legal option for command "set_propagated_clock". Either the current option or an option prior to it is not specified correctly.
**WARN: (ENCSP-9025):	No scan chain specified/traced.
Type 'man ENCSP-9025' for more detail.
*** Starting refinePlace (0:00:20.8 mem=870.6M) ***
Total net length = 2.254e+03 (1.040e+03 1.214e+03) (ext = 1.173e+03)
Move report: Detail placement moves 61 insts, mean move: 13.15 um, max move: 36.69 um
	Max move on inst (g1210): (55.46, 58.51) --> (31.92, 45.36)
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 870.6MB
Summary Report:
Instances move: 61 (out of 61 movable)
Mean displacement: 13.15 um
Max displacement: 36.69 um (Instance: g1210) (55.46, 58.505) -> (31.92, 45.36)
	Length: 2 sites, height: 1 rows, site name: ams018hvSite, cell type: INVXL_HV
Total net length = 2.542e+03 (1.228e+03 1.314e+03) (ext = 1.234e+03)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 870.6MB
*** Finished refinePlace (0:00:20.9 mem=870.6M) ***
Total net length = 2.742e+03 (1.401e+03 1.341e+03) (ext = 1.298e+03)
*** End of Placement (cpu=0:00:06.5, real=0:00:08.0, mem=870.6M) ***
default core: bins with density >  0.75 =    0 % ( 0 / 2 )
Density distribution unevenness ratio = 0.000%
*** Free Virtual Timing Model ...(mem=870.6M)
Starting congestion repair ...
*** Starting trialRoute (mem=870.6M) ***

There are 0 guide points passed to trialRoute for fixed pins.
There are 0 guide points passed to trialRoute for pinGroup/netGroup/pinGuide pins.
Options:  -noPinGuide


Phase 1a-1d Overflow: 0.00% H + 0.00% V (0:00:00.0 870.6M)

Overflow: 0.00% H + 0.00% V (0:00:00.0 870.6M)

Phase 1l Overflow: 0.00% H + 0.00% V (0:00:00.0 878.6M)


Congestion distribution:

Remain	cntH		cntV
--------------------------------------
--------------------------------------
  2:	0	 0.00%	2	 0.43%
  3:	0	 0.00%	6	 1.28%
  4:	0	 0.00%	7	 1.50%
  5:	468	100.00%	453	96.79%


Total length: 3.056e+03um, number of vias: 473
M1(H) length: 3.534e+01um, number of vias: 229
M2(V) length: 1.274e+03um, number of vias: 211
M3(H) length: 1.465e+03um, number of vias: 33
M4(V) length: 2.824e+02um, number of vias: 0
M5(H) length: 0.000e+00um, number of vias: 0
M6(V) length: 0.000e+00um

Peak Memory Usage was 878.6M 
*** Finished trialRoute (cpu=0:00:00.0 mem=878.6M) ***

Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
describeCongestion: hCong = 0.00 vCong = 0.00
Trial Route Overflow 0.000000(H) 0.000000(V).
Start repairing congestion with level 1.
Skipped repairing congestion.
End of congRepair (cpu=0:00:00.0, real=0:00:00.0)
*** Finishing placeDesign default flow ***
**placeDesign ... cpu = 0: 0: 7, real = 0: 0: 8, mem = 870.6M **

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   ENCDC-1629           1  The default delay limit was set to %d. T...
WARNING   ENCSP-9025           1  No scan chain specified/traced.          
WARNING   ENCSP-9042           1  Scan chains were not defined, -ignoreSca...
WARNING   ENCCTE-290          64  Could not locate cell %s in any library ...
ERROR     ENCTCM-48            4  "%s" is not a legal option for command "...
*** Message Summary: 67 warning(s), 4 error(s)

<CMD> createClockTreeSpec -bufferList {BUFX12_HV BUFX16_HV BUFX24_HV BUFX2_HV BUFX32_HV BUFX3_HV BUFX4_HV BUFX6_HV BUFX8_HV CLKBUFX10_HV CLKBUFX12_HV CLKBUFX16_HV CLKBUFX24_HV CLKBUFX2_HV CLKBUFX32_HV CLKBUFX3_HV CLKBUFX4_HV CLKBUFX6_HV CLKBUFX8_HV CLKINVX10_HV CLKINVX12_HV CLKINVX16_HV CLKINVX1_HV CLKINVX24_HV CLKINVX2_HV CLKINVX32_HV CLKINVX3_HV CLKINVX4_HV CLKINVX6_HV CLKINVX8_HV DLY1X1_HV DLY2X1_HV DLY3X1_HV DLY4X1_HV INVX12_HV INVX16_HV INVX1_HV INVX24_HV INVX2_HV INVX32_HV INVX3_HV INVX4_HV INVX6_HV INVX8_HV INVXL_HV} -file Clock.ctstch
**WARN: (ENCCK-1100):	Command createClockTreeSpec is no longer supported when CTS engine is not ck. You can use command setCTSMode with option -engine to set CTS engine.
Checking spec file integrity...

******* createClockTreeSpec begin *******
Options:  -bufferList BUFX12_HV BUFX16_HV BUFX24_HV BUFX2_HV BUFX32_HV BUFX3_HV BUFX4_HV BUFX6_HV BUFX8_HV CLKBUFX10_HV CLKBUFX12_HV CLKBUFX16_HV CLKBUFX24_HV CLKBUFX2_HV CLKBUFX32_HV CLKBUFX3_HV CLKBUFX4_HV CLKBUFX6_HV CLKBUFX8_HV CLKINVX10_HV CLKINVX12_HV CLKINVX16_HV CLKINVX1_HV CLKINVX24_HV CLKINVX2_HV CLKINVX32_HV CLKINVX3_HV CLKINVX4_HV CLKINVX6_HV CLKINVX8_HV DLY1X1_HV DLY2X1_HV DLY3X1_HV DLY4X1_HV INVX12_HV INVX16_HV INVX1_HV INVX24_HV INVX2_HV INVX32_HV INVX3_HV INVX4_HV INVX6_HV INVX8_HV INVXL_HV -file Clock.ctstch 
New Clock Spec Generation is ON.
New CTE tracing is ON.
DacCtrl
DacCtrl
Handle Multi Mode on mixed active views: test_min func_min test_max func_max.
*Info: set_clock_latency is converted to MacroModel and saved in CTS spec file
INFO: Include DontTouch Net from EDI DB.
Total 1 clock roots are extracted.
Initializing multi-corner RC extraction with 1 active RC Corners ...
**WARN: (ENCEXT-6202):	In addition to the technology file, capacitance table file is specified for all RC corners. If the technology file for all RC corners is already specified, the capacitance table file is not required for preRoute and postRoute extraction. In a new session, the capacitance table files can be removed from the create_rc_corner command. In this case, the technology file will be used for preRoute extraction and effort level medium/high/signoff of postRoute extraction.
Type 'man ENCEXT-6202' for more detail.
Reading Capacitance Table File /pkg/AMS411/cds/HK_H18/LEF/h18a6/h18a6.capTable ...
Cap table was created using Encounter 09.13-s229_1.
Process name: cmhv7sf_6AM_nm.
Importing multi-corner RC tables ... 
Summary of Active RC-Corners : 
 
 Analysis View: func_max
    RC-Corner Name        : ams_rc_corner_typ
    RC-Corner Index       : 0
    RC-Corner Temperature : 25 Celsius
    RC-Corner Cap Table   : '/pkg/AMS411/cds/HK_H18/LEF/h18a6/h18a6.capTable'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1
    RC-Corner PostRoute Cap Factor        : 1
    RC-Corner PostRoute XCap Factor       : 1
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1   	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1   	[Derived from postRoute_res (effortLevel low)]
    RC-Corner Technology file: '/pkg/AMS411/assura/h18a6/h18a6/QRC/qrcTechFile'
 
 Analysis View: test_max
    RC-Corner Name        : ams_rc_corner_typ
    RC-Corner Index       : 0
    RC-Corner Temperature : 25 Celsius
    RC-Corner Cap Table   : '/pkg/AMS411/cds/HK_H18/LEF/h18a6/h18a6.capTable'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1
    RC-Corner PostRoute Cap Factor        : 1
    RC-Corner PostRoute XCap Factor       : 1
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1   	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1   	[Derived from postRoute_res (effortLevel low)]
    RC-Corner Technology file: '/pkg/AMS411/assura/h18a6/h18a6/QRC/qrcTechFile'
 
 Analysis View: func_min
    RC-Corner Name        : ams_rc_corner_typ
    RC-Corner Index       : 0
    RC-Corner Temperature : 25 Celsius
    RC-Corner Cap Table   : '/pkg/AMS411/cds/HK_H18/LEF/h18a6/h18a6.capTable'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1
    RC-Corner PostRoute Cap Factor        : 1
    RC-Corner PostRoute XCap Factor       : 1
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1   	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1   	[Derived from postRoute_res (effortLevel low)]
    RC-Corner Technology file: '/pkg/AMS411/assura/h18a6/h18a6/QRC/qrcTechFile'
 
 Analysis View: test_min
    RC-Corner Name        : ams_rc_corner_typ
    RC-Corner Index       : 0
    RC-Corner Temperature : 25 Celsius
    RC-Corner Cap Table   : '/pkg/AMS411/cds/HK_H18/LEF/h18a6/h18a6.capTable'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1
    RC-Corner PostRoute Cap Factor        : 1
    RC-Corner PostRoute XCap Factor       : 1
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1   	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1   	[Derived from postRoute_res (effortLevel low)]
    RC-Corner Technology file: '/pkg/AMS411/assura/h18a6/h18a6/QRC/qrcTechFile'
CTE reading timing constraint file 'CONSTRAINTS/DacCtrl_test.sdc' ...
Current (total cpu=0:00:21.9, real=0:29:56, peak res=620.5M, current mem=832.8M)
DacCtrl
**WARN: (TCLNL-330):	set_input_delay on clock root 'Clk' is not supported. You should use the -source option to set_clock_latency to provide this offset. You can also use the global timing_allow_input_delay_on_clock_source to allow set_input_delay assertion to have an effect on clock source paths beginning at this clock root. (File CONSTRAINTS/DacCtrl_test.sdc, Line 39).


Usage: set_propagated_clock [-help] <pin_clock_list>

**ERROR: (ENCTCM-48):	"#" is not a legal option for command "set_propagated_clock". Either the current option or an option prior to it is not specified correctly.
INFO (CTE): read_dc_script finished with 1 WARNING and 1 ERROR.
WARNING (CTE-25): Line: 9, 10 of File CONSTRAINTS/DacCtrl_test.sdc : Skipped unsupported command: set_units


Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=542.9M, current mem=839.9M)
Current (total cpu=0:00:21.9, real=0:29:56, peak res=620.5M, current mem=839.9M)
CTE reading timing constraint file 'CONSTRAINTS/DacCtrl_func.sdc' ...
Current (total cpu=0:00:21.9, real=0:29:56, peak res=620.5M, current mem=839.9M)
DacCtrl
**WARN: (TCLNL-330):	set_input_delay on clock root 'Clk' is not supported. You should use the -source option to set_clock_latency to provide this offset. You can also use the global timing_allow_input_delay_on_clock_source to allow set_input_delay assertion to have an effect on clock source paths beginning at this clock root. (File CONSTRAINTS/DacCtrl_func.sdc, Line 39).


Usage: set_propagated_clock [-help] <pin_clock_list>

**ERROR: (ENCTCM-48):	"#" is not a legal option for command "set_propagated_clock". Either the current option or an option prior to it is not specified correctly.
INFO (CTE): read_dc_script finished with 1 WARNING and 1 ERROR.
WARNING (CTE-25): Line: 9, 10 of File CONSTRAINTS/DacCtrl_func.sdc : Skipped unsupported command: set_units


Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=543.2M, current mem=839.9M)
Current (total cpu=0:00:21.9, real=0:29:56, peak res=620.5M, current mem=839.9M)
Total number of combinational cells: 373
Total number of sequential cells: 85
Total number of tristate cells: 14
Total number of level shifter cells: 0
Total number of power gating cells: 0
Total number of isolation cells: 0
Total number of power switch cells: 0
Total number of pulse generator cells: 0
Total number of always on buffers: 0
Total number of retention cells: 0
List of usable buffers: BUFX3_HV BUFX2_HV BUFX6_HV BUFX4_HV BUFX8_HV BUFX12_HV BUFX16_HV BUFX24_HV BUFX32_HV CLKBUFX2_HV CLKBUFX4_HV CLKBUFX3_HV CLKBUFX6_HV CLKBUFX8_HV CLKBUFX10_HV CLKBUFX12_HV CLKBUFX16_HV CLKBUFX24_HV CLKBUFX32_HV
Total number of usable buffers: 19
List of unusable buffers:
Total number of unusable buffers: 0
List of usable inverters: CLKINVX2_HV CLKINVX1_HV CLKINVX4_HV CLKINVX3_HV CLKINVX6_HV CLKINVX8_HV CLKINVX10_HV CLKINVX12_HV CLKINVX16_HV CLKINVX24_HV CLKINVX32_HV INVXL_HV INVX1_HV INVX3_HV INVX2_HV INVX6_HV INVX4_HV INVX8_HV INVX12_HV INVX16_HV INVX24_HV INVX32_HV
Total number of usable inverters: 22
List of unusable inverters:
Total number of unusable inverters: 0
List of identified usable delay cells: DLY1X1_HV DLY2X1_HV DLY3X1_HV DLY4X1_HV
Total number of identified usable delay cells: 4
List of identified unusable delay cells:
Total number of identified unusable delay cells: 0
createClockTreeSpec invoking cleanupSpecifyClockTree

Reading clock tree spec file 'Clock.ctstch' ...

RouteType               : FE_CTS_DEFAULT
PreferredExtraSpace     : 1
Shield                  : NONE
PreferLayer             : M1 M2 M3 M4 M5 
RC Information for View func_max :
Est. Cap                : 0.154556(V=0.1743 H=0.155482) (ff/um) [0.000154556]
Est. Res                : 0.324286(V=0.317857 H=0.35)(ohm/um) [0.000324286]
Est. Via Res            : 2.6(ohm) [0]
Est. Via Cap            : 0.0881653(ff)
M1(H) w=0.24(um) s=0.2(um) p=0.56(um) es=0.88(um) cap=0.155(ff/um) res=0.35(ohm/um) viaRes=0(ohm) viaCap=0(ff)
M2(V) w=0.28(um) s=0.28(um) p=0.56(um) es=0.84(um) cap=0.174(ff/um) res=0.318(ohm/um) viaRes=2.6(ohm) viaCap=0.0881653(ff)
M3(H) w=0.28(um) s=0.28(um) p=0.56(um) es=0.84(um) cap=0.16(ff/um) res=0.318(ohm/um) viaRes=2.6(ohm) viaCap=0.093492(ff)
M4(V) w=0.28(um) s=0.28(um) p=0.56(um) es=0.84(um) cap=0.16(ff/um) res=0.318(ohm/um) viaRes=2.6(ohm) viaCap=0.089376(ff)
M5(H) w=0.28(um) s=0.28(um) p=0.56(um) es=0.84(um) cap=0.124(ff/um) res=0.318(ohm/um) viaRes=2.6(ohm) viaCap=0.079352(ff)
M6(V) w=2(um) s=2.8(um) p=9.8(um) es=17.6(um) cap=0.107(ff/um) res=0.0035(ohm/um) viaRes=0.4(ohm) viaCap=0.847912(ff)

RC Information for View test_max :
Est. Cap                : 0.154556(V=0.1743 H=0.155482) (ff/um) [0.000154556]
Est. Res                : 0.324286(V=0.317857 H=0.35)(ohm/um) [0.000324286]
Est. Via Res            : 2.6(ohm) [0]
Est. Via Cap            : 0.0881653(ff)
M1(H) w=0.24(um) s=0.2(um) p=0.56(um) es=0.88(um) cap=0.155(ff/um) res=0.35(ohm/um) viaRes=0(ohm) viaCap=0(ff)
M2(V) w=0.28(um) s=0.28(um) p=0.56(um) es=0.84(um) cap=0.174(ff/um) res=0.318(ohm/um) viaRes=2.6(ohm) viaCap=0.0881653(ff)
M3(H) w=0.28(um) s=0.28(um) p=0.56(um) es=0.84(um) cap=0.16(ff/um) res=0.318(ohm/um) viaRes=2.6(ohm) viaCap=0.093492(ff)
M4(V) w=0.28(um) s=0.28(um) p=0.56(um) es=0.84(um) cap=0.16(ff/um) res=0.318(ohm/um) viaRes=2.6(ohm) viaCap=0.089376(ff)
M5(H) w=0.28(um) s=0.28(um) p=0.56(um) es=0.84(um) cap=0.124(ff/um) res=0.318(ohm/um) viaRes=2.6(ohm) viaCap=0.079352(ff)
M6(V) w=2(um) s=2.8(um) p=9.8(um) es=17.6(um) cap=0.107(ff/um) res=0.0035(ohm/um) viaRes=0.4(ohm) viaCap=0.847912(ff)

RC Information for View func_min :
Est. Cap                : 0.154556(V=0.1743 H=0.155482) (ff/um) [0.000154556]
Est. Res                : 0.324286(V=0.317857 H=0.35)(ohm/um) [0.000324286]
Est. Via Res            : 2.6(ohm) [0]
Est. Via Cap            : 0.0881653(ff)
M1(H) w=0.24(um) s=0.2(um) p=0.56(um) es=0.88(um) cap=0.155(ff/um) res=0.35(ohm/um) viaRes=0(ohm) viaCap=0(ff)
M2(V) w=0.28(um) s=0.28(um) p=0.56(um) es=0.84(um) cap=0.174(ff/um) res=0.318(ohm/um) viaRes=2.6(ohm) viaCap=0.0881653(ff)
M3(H) w=0.28(um) s=0.28(um) p=0.56(um) es=0.84(um) cap=0.16(ff/um) res=0.318(ohm/um) viaRes=2.6(ohm) viaCap=0.093492(ff)
M4(V) w=0.28(um) s=0.28(um) p=0.56(um) es=0.84(um) cap=0.16(ff/um) res=0.318(ohm/um) viaRes=2.6(ohm) viaCap=0.089376(ff)
M5(H) w=0.28(um) s=0.28(um) p=0.56(um) es=0.84(um) cap=0.124(ff/um) res=0.318(ohm/um) viaRes=2.6(ohm) viaCap=0.079352(ff)
M6(V) w=2(um) s=2.8(um) p=9.8(um) es=17.6(um) cap=0.107(ff/um) res=0.0035(ohm/um) viaRes=0.4(ohm) viaCap=0.847912(ff)

RC Information for View test_min :
Est. Cap                : 0.154556(V=0.1743 H=0.155482) (ff/um) [0.000154556]
Est. Res                : 0.324286(V=0.317857 H=0.35)(ohm/um) [0.000324286]
Est. Via Res            : 2.6(ohm) [0]
Est. Via Cap            : 0.0881653(ff)
M1(H) w=0.24(um) s=0.2(um) p=0.56(um) es=0.88(um) cap=0.155(ff/um) res=0.35(ohm/um) viaRes=0(ohm) viaCap=0(ff)
M2(V) w=0.28(um) s=0.28(um) p=0.56(um) es=0.84(um) cap=0.174(ff/um) res=0.318(ohm/um) viaRes=2.6(ohm) viaCap=0.0881653(ff)
M3(H) w=0.28(um) s=0.28(um) p=0.56(um) es=0.84(um) cap=0.16(ff/um) res=0.318(ohm/um) viaRes=2.6(ohm) viaCap=0.093492(ff)
M4(V) w=0.28(um) s=0.28(um) p=0.56(um) es=0.84(um) cap=0.16(ff/um) res=0.318(ohm/um) viaRes=2.6(ohm) viaCap=0.089376(ff)
M5(H) w=0.28(um) s=0.28(um) p=0.56(um) es=0.84(um) cap=0.124(ff/um) res=0.318(ohm/um) viaRes=2.6(ohm) viaCap=0.079352(ff)
M6(V) w=2(um) s=2.8(um) p=9.8(um) es=17.6(um) cap=0.107(ff/um) res=0.0035(ohm/um) viaRes=0.4(ohm) viaCap=0.847912(ff)

RouteType               : FE_CTS_DEFAULT_LEAF
PreferredExtraSpace     : 1
Shield                  : NONE
PreferLayer             : M1 M2 M3 M4 M5 
RC Information for View func_max :
Est. Cap                : 0.154556(V=0.1743 H=0.155482) (ff/um) [0.000154556]
Est. Res                : 0.324286(V=0.317857 H=0.35)(ohm/um) [0.000324286]
Est. Via Res            : 2.6(ohm) [0]
Est. Via Cap            : 0.0881653(ff)
M1(H) w=0.24(um) s=0.2(um) p=0.56(um) es=0.88(um) cap=0.155(ff/um) res=0.35(ohm/um) viaRes=0(ohm) viaCap=0(ff)
M2(V) w=0.28(um) s=0.28(um) p=0.56(um) es=0.84(um) cap=0.174(ff/um) res=0.318(ohm/um) viaRes=2.6(ohm) viaCap=0.0881653(ff)
M3(H) w=0.28(um) s=0.28(um) p=0.56(um) es=0.84(um) cap=0.16(ff/um) res=0.318(ohm/um) viaRes=2.6(ohm) viaCap=0.093492(ff)
M4(V) w=0.28(um) s=0.28(um) p=0.56(um) es=0.84(um) cap=0.16(ff/um) res=0.318(ohm/um) viaRes=2.6(ohm) viaCap=0.089376(ff)
M5(H) w=0.28(um) s=0.28(um) p=0.56(um) es=0.84(um) cap=0.124(ff/um) res=0.318(ohm/um) viaRes=2.6(ohm) viaCap=0.079352(ff)
M6(V) w=2(um) s=2.8(um) p=9.8(um) es=17.6(um) cap=0.107(ff/um) res=0.0035(ohm/um) viaRes=0.4(ohm) viaCap=0.847912(ff)

RC Information for View test_max :
Est. Cap                : 0.154556(V=0.1743 H=0.155482) (ff/um) [0.000154556]
Est. Res                : 0.324286(V=0.317857 H=0.35)(ohm/um) [0.000324286]
Est. Via Res            : 2.6(ohm) [0]
Est. Via Cap            : 0.0881653(ff)
M1(H) w=0.24(um) s=0.2(um) p=0.56(um) es=0.88(um) cap=0.155(ff/um) res=0.35(ohm/um) viaRes=0(ohm) viaCap=0(ff)
M2(V) w=0.28(um) s=0.28(um) p=0.56(um) es=0.84(um) cap=0.174(ff/um) res=0.318(ohm/um) viaRes=2.6(ohm) viaCap=0.0881653(ff)
M3(H) w=0.28(um) s=0.28(um) p=0.56(um) es=0.84(um) cap=0.16(ff/um) res=0.318(ohm/um) viaRes=2.6(ohm) viaCap=0.093492(ff)
M4(V) w=0.28(um) s=0.28(um) p=0.56(um) es=0.84(um) cap=0.16(ff/um) res=0.318(ohm/um) viaRes=2.6(ohm) viaCap=0.089376(ff)
M5(H) w=0.28(um) s=0.28(um) p=0.56(um) es=0.84(um) cap=0.124(ff/um) res=0.318(ohm/um) viaRes=2.6(ohm) viaCap=0.079352(ff)
M6(V) w=2(um) s=2.8(um) p=9.8(um) es=17.6(um) cap=0.107(ff/um) res=0.0035(ohm/um) viaRes=0.4(ohm) viaCap=0.847912(ff)

RC Information for View func_min :
Est. Cap                : 0.154556(V=0.1743 H=0.155482) (ff/um) [0.000154556]
Est. Res                : 0.324286(V=0.317857 H=0.35)(ohm/um) [0.000324286]
Est. Via Res            : 2.6(ohm) [0]
Est. Via Cap            : 0.0881653(ff)
M1(H) w=0.24(um) s=0.2(um) p=0.56(um) es=0.88(um) cap=0.155(ff/um) res=0.35(ohm/um) viaRes=0(ohm) viaCap=0(ff)
M2(V) w=0.28(um) s=0.28(um) p=0.56(um) es=0.84(um) cap=0.174(ff/um) res=0.318(ohm/um) viaRes=2.6(ohm) viaCap=0.0881653(ff)
M3(H) w=0.28(um) s=0.28(um) p=0.56(um) es=0.84(um) cap=0.16(ff/um) res=0.318(ohm/um) viaRes=2.6(ohm) viaCap=0.093492(ff)
M4(V) w=0.28(um) s=0.28(um) p=0.56(um) es=0.84(um) cap=0.16(ff/um) res=0.318(ohm/um) viaRes=2.6(ohm) viaCap=0.089376(ff)
M5(H) w=0.28(um) s=0.28(um) p=0.56(um) es=0.84(um) cap=0.124(ff/um) res=0.318(ohm/um) viaRes=2.6(ohm) viaCap=0.079352(ff)
M6(V) w=2(um) s=2.8(um) p=9.8(um) es=17.6(um) cap=0.107(ff/um) res=0.0035(ohm/um) viaRes=0.4(ohm) viaCap=0.847912(ff)

RC Information for View test_min :
Est. Cap                : 0.154556(V=0.1743 H=0.155482) (ff/um) [0.000154556]
Est. Res                : 0.324286(V=0.317857 H=0.35)(ohm/um) [0.000324286]
Est. Via Res            : 2.6(ohm) [0]
Est. Via Cap            : 0.0881653(ff)
M1(H) w=0.24(um) s=0.2(um) p=0.56(um) es=0.88(um) cap=0.155(ff/um) res=0.35(ohm/um) viaRes=0(ohm) viaCap=0(ff)
M2(V) w=0.28(um) s=0.28(um) p=0.56(um) es=0.84(um) cap=0.174(ff/um) res=0.318(ohm/um) viaRes=2.6(ohm) viaCap=0.0881653(ff)
M3(H) w=0.28(um) s=0.28(um) p=0.56(um) es=0.84(um) cap=0.16(ff/um) res=0.318(ohm/um) viaRes=2.6(ohm) viaCap=0.093492(ff)
M4(V) w=0.28(um) s=0.28(um) p=0.56(um) es=0.84(um) cap=0.16(ff/um) res=0.318(ohm/um) viaRes=2.6(ohm) viaCap=0.089376(ff)
M5(H) w=0.28(um) s=0.28(um) p=0.56(um) es=0.84(um) cap=0.124(ff/um) res=0.318(ohm/um) viaRes=2.6(ohm) viaCap=0.079352(ff)
M6(V) w=2(um) s=2.8(um) p=9.8(um) es=17.6(um) cap=0.107(ff/um) res=0.0035(ohm/um) viaRes=0.4(ohm) viaCap=0.847912(ff)

Switching off Advanced RC Correlation modes in AAE mode.
Active Analysis Views for CTS are,
#1 func_max
#2 test_max
#3 func_min
#4 test_min
Default Analysis Views is func_max


****** AutoClockRootPin ******
AutoClockRootPin 1: Clk
# NoGating         NO
# SetDPinAsSync    NO
# SetIoPinAsSync   NO
# SetAsyncSRPinAsSync   NO
# SetTriStEnPinAsSync   NO
# SetBBoxPinAsSync   NO
# RouteClkNet      YES
# PostOpt          YES
# RouteType        FE_CTS_DEFAULT
# LeafRouteType    FE_CTS_DEFAULT_LEAF

***** !! NOTE !! *****

CTS treats D-pins and I/O pins as non-synchronous pins by default.
If you want to change the behavior, you need to use the SetDPinAsSync
or SetIoPinAsSync statement in the clock tree specification file,
or use the setCTSMode -traceDPinAsLeaf {true|false} command,
or use the setCTSMode -traceIoPinAsLeaf {true|false} command
before specifyClockTree command.

*** End specifyClockTree (cpu=0:00:00.0, real=0:00:00.0, mem=853.9M) ***
*** End createClockTreeSpec (cpu=0:00:00.4, real=0:00:00.0, mem=853.9M) ***
<CMD> clockDesign -specFile Clock.ctstch -outDir clock_report -fixedInstBeforeCTS
-engine auto                            # enums={ck ccopt auto ccopt_from_edi_spec}, default=auto
**WARN: (ENCCK-9000):	Option -outDir is partially supported when setCTSMode -engine is not ck.
**ERROR: (ENCCK-9000):	Option -fixedInstBeforeCTS is not supported when setCTSMode -engine is not ck, please use changeClockStatus command before clockDesign.

  clockDesign
    [-specFile {filename1 filename2 ...}]
    [-genSpecOnly filename]
    [-outDir dirname]
    [-clk clockname]
    [-macromodel filename]
    [-check]
    [-fixedInstBeforeCTS | -unfixedInstBeforeCTS]
    [-noDeleteClockTree]
    [-postCTSsdcFile filename]
    [-incrPostCTSsdcFile filename]
    [-pulsedLatch]
    [-honorSDCDontTouch]
    [-preserveAssertion]
    [-skipTimeDesign]
    [-noSkipTimeDesign]
  

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
ERROR     ENCCK-9000           2  %s                                       
*** Message Summary: 0 warning(s), 2 error(s)

<CMD> setLayerPreference net -isVisible 0
<CMD> setLayerPreference power -isVisible 0
<CMD> setLayerPreference pgPower -isVisible 0
<CMD> setLayerPreference pgGround -isVisible 0
<CMD> setLayerPreference shield -isVisible 0
<CMD> setLayerPreference metalFill -isVisible 0
<CMD> setLayerPreference clock -isVisible 0
<CMD> clearClockDisplay
Redoing specifyClockTree ...
Checking spec file integrity...
<CMD> displayClockTree -skew -allLevel -preRoute
Redoing specifyClockTree ...
Checking spec file integrity...
displayClockTree Option :  -skew -allLevel -preRoute 
<CMD> displayClockTree -skew -allLevel -preRoute
Redoing specifyClockTree ...
Checking spec file integrity...
displayClockTree Option :  -skew -allLevel -preRoute 
<CMD> changeClockStatus -all -noFixedNetWires
**WARN: (ENCCK-1100):	Command changeClockStatus is no longer supported when CTS engine is not ck. You can use command setCTSMode with option -engine to set CTS engine.
Redoing specifyClockTree ...
Checking spec file integrity...
*** Changed status on (0) instances, and (0) nets in Clock Clk.
*** End changeClockStatus (cpu=0:00:00.0, real=0:00:00.0, mem=861.9M) ***
<CMD> get_propagated_clock -clock Clk
  Clock 'Clk' is in ideal mode
  Clock 'Clk' is in ideal mode
  Clock 'Clk' is in ideal mode
  Clock 'Clk' is in ideal mode
<CMD> get_propagated_clock 

Usage: get_propagated_clock [-help] [-clock <clock_list>] [-pin <pin_list>]
                            [> <filename>]


invalid command name "set_propagated_clocl"
<CMD> set_propagated_clock

Usage: set_propagated_clock [-help] <pin_clock_list>

**ERROR: (ENCTCM-32):	Wrong number of arguments specified for command "set_propagated_clock".

<CMD> set_propagated_clock -help

Usage: set_propagated_clock [-help] <pin_clock_list>

-help                # Prints out the command usage
<pin_clock_list>     # Specifies the pins/clocks list which is to be set as
                     # propagated (string, required)


<CMD> set_propagated_clock Clk
**ERROR: (TCLCMD-1048):	There are currently no interactive MMMC constraint modes enabled in the software to apply the constraint 'set_propagated_clock'. The constraint will be ignored. You should use the 'set_interactive_constraint_modes' command to enable interactive constraint modes and reapply the constraint.

<CMD> get_propagated_clock -clock Clk
  Clock 'Clk' is in ideal mode
  Clock 'Clk' is in ideal mode
  Clock 'Clk' is in ideal mode
  Clock 'Clk' is in ideal mode
<CMD> timeDesign -postCTS -expandedViews
**WARN: (ENCTCM-70):	Option "-fixDRC" for command getSIMode is obsolete and has been replaced by "-report_si_slew_max_transition". The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, update your script to use "-report_si_slew_max_transition".
*** Starting trialRoute (mem=849.9M) ***

There are 0 guide points passed to trialRoute for fixed pins.
There are 0 guide points passed to trialRoute for pinGroup/netGroup/pinGuide pins.
All nets are already routed correctly.
*** Finishing trialRoute (mem=849.9M) ***

Extraction called for design 'DacCtrl' of instances=61 and nets=76 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man ENCEXT-3530' for more detail.
PreRoute RC Extraction called for design DacCtrl.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 849.855M)
Found active setup analysis view func_max
Found active setup analysis view test_max
Found active hold analysis view func_min
Found active hold analysis view test_min
AAE_MTTC: End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
AAE_THRD: End delay calculation. (MEM=961.055 CPU=0:00:00.0 REAL=0:00:00.0)

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| 13.436  | 22.618  | 13.436  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   33    |    9    |   24    |
+--------------------+---------+---------+---------+
|func_max            | 13.436  | 22.618  | 13.436  |
|                    |  0.000  |  0.000  |  0.000  |
|                    |    0    |    0    |    0    |
|                    |   33    |    9    |   24    |
+--------------------+---------+---------+---------+
|test_max            | 13.436  | 22.618  | 13.436  |
|                    |  0.000  |  0.000  |  0.000  |
|                    |    0    |    0    |    0    |
|                    |   33    |    9    |   24    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 90.625%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
Reported timing to dir ./timingReports
Total CPU time: 0.45 sec
Total Real time: 1.0 sec
Total Memory Usage: 924.894531 Mbytes
<CMD> changeClockStatus -all -noFixedNetWires
**WARN: (ENCCK-1100):	Command changeClockStatus is no longer supported when CTS engine is not ck. You can use command setCTSMode with option -engine to set CTS engine.
Redoing specifyClockTree ...
Checking spec file integrity...
*** Changed status on (0) instances, and (0) nets in Clock Clk.
*** End changeClockStatus (cpu=0:00:00.0, real=0:00:00.0, mem=924.9M) ***
<CMD_INTERNAL> print {---# Setup MMMC
---#}
---# Setup MMMC
---#
<CMD> create_rc_corner -name ams_rc_corner_typ  -cap_table {/pkg/AMS411/cds/HK_H18/LEF/h18a6/h18a6.capTable}  -preRoute_res {1.0}  -postRoute_res {1.0}  -preRoute_cap {1.0}  -postRoute_cap {1.0}  -postRoute_xcap {1.0}  -qx_tech_file {/pkg/AMS411/assura/h18a6/h18a6/QRC/qrcTechFile}
Initializing multi-corner RC extraction with 1 active RC Corners ...
**WARN: (ENCEXT-6202):	In addition to the technology file, capacitance table file is specified for all RC corners. If the technology file for all RC corners is already specified, the capacitance table file is not required for preRoute and postRoute extraction. In a new session, the capacitance table files can be removed from the create_rc_corner command. In this case, the technology file will be used for preRoute extraction and effort level medium/high/signoff of postRoute extraction.
Type 'man ENCEXT-6202' for more detail.
Reading Capacitance Table File /pkg/AMS411/cds/HK_H18/LEF/h18a6/h18a6.capTable ...
Cap table was created using Encounter 09.13-s229_1.
Process name: cmhv7sf_6AM_nm.
Importing multi-corner RC tables ... 
Summary of Active RC-Corners : 
 
 Analysis View: func_max
    RC-Corner Name        : ams_rc_corner_typ
    RC-Corner Index       : 0
    RC-Corner Temperature : 25 Celsius
    RC-Corner Cap Table   : '/pkg/AMS411/cds/HK_H18/LEF/h18a6/h18a6.capTable'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1
    RC-Corner PostRoute Cap Factor        : 1
    RC-Corner PostRoute XCap Factor       : 1
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1   	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1   	[Derived from postRoute_res (effortLevel low)]
    RC-Corner Technology file: '/pkg/AMS411/assura/h18a6/h18a6/QRC/qrcTechFile'
 
 Analysis View: test_max
    RC-Corner Name        : ams_rc_corner_typ
    RC-Corner Index       : 0
    RC-Corner Temperature : 25 Celsius
    RC-Corner Cap Table   : '/pkg/AMS411/cds/HK_H18/LEF/h18a6/h18a6.capTable'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1
    RC-Corner PostRoute Cap Factor        : 1
    RC-Corner PostRoute XCap Factor       : 1
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1   	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1   	[Derived from postRoute_res (effortLevel low)]
    RC-Corner Technology file: '/pkg/AMS411/assura/h18a6/h18a6/QRC/qrcTechFile'
 
 Analysis View: func_min
    RC-Corner Name        : ams_rc_corner_typ
    RC-Corner Index       : 0
    RC-Corner Temperature : 25 Celsius
    RC-Corner Cap Table   : '/pkg/AMS411/cds/HK_H18/LEF/h18a6/h18a6.capTable'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1
    RC-Corner PostRoute Cap Factor        : 1
    RC-Corner PostRoute XCap Factor       : 1
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1   	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1   	[Derived from postRoute_res (effortLevel low)]
    RC-Corner Technology file: '/pkg/AMS411/assura/h18a6/h18a6/QRC/qrcTechFile'
 
 Analysis View: test_min
    RC-Corner Name        : ams_rc_corner_typ
    RC-Corner Index       : 0
    RC-Corner Temperature : 25 Celsius
    RC-Corner Cap Table   : '/pkg/AMS411/cds/HK_H18/LEF/h18a6/h18a6.capTable'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1
    RC-Corner PostRoute Cap Factor        : 1
    RC-Corner PostRoute XCap Factor       : 1
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1   	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1   	[Derived from postRoute_res (effortLevel low)]
    RC-Corner Technology file: '/pkg/AMS411/assura/h18a6/h18a6/QRC/qrcTechFile'
set_analysis_view/update_rc_corner called to change MMMC setup. RC Corner setup information has remained the same. Therefore, parasitic data in the tool brought as per the previous MMMC setup is being maintained.
<CMD_INTERNAL> print {---#   rc_corner        : ams_rc_corner_typ}
---#   rc_corner        : ams_rc_corner_typ
<CMD> create_library_set -name libs_min -timing {  /pkg/AMS411/liberty/h18_1.8V/h18_CORELIB_HV_BC.lib  }
<CMD> create_library_set -name libs_max -timing {  /pkg/AMS411/liberty/h18_1.8V/h18_CORELIB_HV_WC.lib  }
<CMD> create_library_set -name libs_typ -timing {  /pkg/AMS411/liberty/h18_1.8V/h18_CORELIB_HV_TYP.lib  }
<CMD_INTERNAL> print {---#   lib-sets         : libs_min, libs_max, libs_typ}
---#   lib-sets         : libs_min, libs_max, libs_typ
<CMD> create_constraint_mode -name $cons -sdc_files $filename
CTE reading timing constraint file 'CONSTRAINTS/DacCtrl_test.sdc' ...
Current (total cpu=0:00:23.6, real=0:44:23, peak res=620.5M, current mem=872.0M)
DacCtrl
**WARN: (TCLNL-330):	set_input_delay on clock root 'Clk' is not supported. You should use the -source option to set_clock_latency to provide this offset. You can also use the global timing_allow_input_delay_on_clock_source to allow set_input_delay assertion to have an effect on clock source paths beginning at this clock root. (File CONSTRAINTS/DacCtrl_test.sdc, Line 39).

INFO (CTE): read_dc_script finished with 1 WARNING.
WARNING (CTE-25): Line: 9, 10 of File CONSTRAINTS/DacCtrl_test.sdc : Skipped unsupported command: set_units


Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=555.6M, current mem=880.5M)
Current (total cpu=0:00:23.6, real=0:44:23, peak res=620.5M, current mem=880.5M)
CTE reading timing constraint file 'CONSTRAINTS/DacCtrl_func.sdc' ...
Current (total cpu=0:00:23.6, real=0:44:23, peak res=620.5M, current mem=880.5M)
DacCtrl
**WARN: (TCLNL-330):	set_input_delay on clock root 'Clk' is not supported. You should use the -source option to set_clock_latency to provide this offset. You can also use the global timing_allow_input_delay_on_clock_source to allow set_input_delay assertion to have an effect on clock source paths beginning at this clock root. (File CONSTRAINTS/DacCtrl_func.sdc, Line 39).

INFO (CTE): read_dc_script finished with 1 WARNING.
WARNING (CTE-25): Line: 9, 10 of File CONSTRAINTS/DacCtrl_func.sdc : Skipped unsupported command: set_units


Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=555.9M, current mem=880.5M)
Current (total cpu=0:00:23.6, real=0:44:23, peak res=620.5M, current mem=880.5M)
<CMD> create_constraint_mode -name $cons -sdc_files $filename
CTE reading timing constraint file 'CONSTRAINTS/DacCtrl_test.sdc' ...
Current (total cpu=0:00:23.7, real=0:44:23, peak res=620.5M, current mem=873.2M)
DacCtrl
**WARN: (TCLNL-330):	set_input_delay on clock root 'Clk' is not supported. You should use the -source option to set_clock_latency to provide this offset. You can also use the global timing_allow_input_delay_on_clock_source to allow set_input_delay assertion to have an effect on clock source paths beginning at this clock root. (File CONSTRAINTS/DacCtrl_test.sdc, Line 39).

INFO (CTE): read_dc_script finished with 1 WARNING.
WARNING (CTE-25): Line: 9, 10 of File CONSTRAINTS/DacCtrl_test.sdc : Skipped unsupported command: set_units


Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=556.2M, current mem=881.7M)
Current (total cpu=0:00:23.8, real=0:44:23, peak res=620.5M, current mem=881.7M)
CTE reading timing constraint file 'CONSTRAINTS/DacCtrl_func.sdc' ...
Current (total cpu=0:00:23.8, real=0:44:23, peak res=620.5M, current mem=881.7M)
DacCtrl
**WARN: (TCLNL-330):	set_input_delay on clock root 'Clk' is not supported. You should use the -source option to set_clock_latency to provide this offset. You can also use the global timing_allow_input_delay_on_clock_source to allow set_input_delay assertion to have an effect on clock source paths beginning at this clock root. (File CONSTRAINTS/DacCtrl_func.sdc, Line 39).

INFO (CTE): read_dc_script finished with 1 WARNING.
WARNING (CTE-25): Line: 9, 10 of File CONSTRAINTS/DacCtrl_func.sdc : Skipped unsupported command: set_units


Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=556.6M, current mem=881.7M)
Current (total cpu=0:00:23.8, real=0:44:23, peak res=620.5M, current mem=881.7M)
<CMD_INTERNAL> print {---#   constraint-modes : func test}
---#   constraint-modes : func test
<CMD> create_delay_corner -name corner_min -library_set {libs_min} -opcond_library {h18_CORELIB_HV_BC} -opcond {best} -rc_corner {ams_rc_corner_typ}
<CMD> create_delay_corner -name corner_max -library_set {libs_max} -opcond_library {h18_CORELIB_HV_WC} -opcond {worst} -rc_corner {ams_rc_corner_typ}
<CMD> create_delay_corner -name corner_typ -library_set {libs_typ} -opcond_library {h18_CORELIB_HV_TYP} -opcond {typical} -rc_corner {ams_rc_corner_typ}
<CMD_INTERNAL> print {---#   delay-corners    : corner_min, corner_max, corner_typ}
---#   delay-corners    : corner_min, corner_max, corner_typ
<CMD_INTERNAL> print {---#   analysis-views   : }
---#   analysis-views   : 
---#          #  Name: func_min  # Constraint-Mode: func # Corner: corner_min
---#          #  Name: func_max  # Constraint-Mode: func # Corner: corner_max
---#          #  Name: func_typ  # Constraint-Mode: func # Corner: corner_typ
---#          #  Name: test_min  # Constraint-Mode: test # Corner: corner_min
---#          #  Name: test_max  # Constraint-Mode: test # Corner: corner_max
---#          #  Name: test_typ  # Constraint-Mode: test # Corner: corner_typ
<CMD_INTERNAL> print {---#
---# use following command to show analysis view definitions
         report_analysis_view 
}
---#
---# use following command to show analysis view definitions
         report_analysis_view 

<CMD> set_analysis_view -setup $maxviewList -hold $minviewList
Initializing multi-corner RC extraction with 1 active RC Corners ...
**WARN: (ENCEXT-6202):	In addition to the technology file, capacitance table file is specified for all RC corners. If the technology file for all RC corners is already specified, the capacitance table file is not required for preRoute and postRoute extraction. In a new session, the capacitance table files can be removed from the create_rc_corner command. In this case, the technology file will be used for preRoute extraction and effort level medium/high/signoff of postRoute extraction.
Type 'man ENCEXT-6202' for more detail.
Reading Capacitance Table File /pkg/AMS411/cds/HK_H18/LEF/h18a6/h18a6.capTable ...
Cap table was created using Encounter 09.13-s229_1.
Process name: cmhv7sf_6AM_nm.
Importing multi-corner RC tables ... 
Summary of Active RC-Corners : 
 
 Analysis View: func_max
    RC-Corner Name        : ams_rc_corner_typ
    RC-Corner Index       : 0
    RC-Corner Temperature : 25 Celsius
    RC-Corner Cap Table   : '/pkg/AMS411/cds/HK_H18/LEF/h18a6/h18a6.capTable'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1
    RC-Corner PostRoute Cap Factor        : 1
    RC-Corner PostRoute XCap Factor       : 1
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1   	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1   	[Derived from postRoute_res (effortLevel low)]
    RC-Corner Technology file: '/pkg/AMS411/assura/h18a6/h18a6/QRC/qrcTechFile'
 
 Analysis View: test_max
    RC-Corner Name        : ams_rc_corner_typ
    RC-Corner Index       : 0
    RC-Corner Temperature : 25 Celsius
    RC-Corner Cap Table   : '/pkg/AMS411/cds/HK_H18/LEF/h18a6/h18a6.capTable'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1
    RC-Corner PostRoute Cap Factor        : 1
    RC-Corner PostRoute XCap Factor       : 1
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1   	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1   	[Derived from postRoute_res (effortLevel low)]
    RC-Corner Technology file: '/pkg/AMS411/assura/h18a6/h18a6/QRC/qrcTechFile'
 
 Analysis View: func_min
    RC-Corner Name        : ams_rc_corner_typ
    RC-Corner Index       : 0
    RC-Corner Temperature : 25 Celsius
    RC-Corner Cap Table   : '/pkg/AMS411/cds/HK_H18/LEF/h18a6/h18a6.capTable'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1
    RC-Corner PostRoute Cap Factor        : 1
    RC-Corner PostRoute XCap Factor       : 1
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1   	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1   	[Derived from postRoute_res (effortLevel low)]
    RC-Corner Technology file: '/pkg/AMS411/assura/h18a6/h18a6/QRC/qrcTechFile'
 
 Analysis View: test_min
    RC-Corner Name        : ams_rc_corner_typ
    RC-Corner Index       : 0
    RC-Corner Temperature : 25 Celsius
    RC-Corner Cap Table   : '/pkg/AMS411/cds/HK_H18/LEF/h18a6/h18a6.capTable'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1
    RC-Corner PostRoute Cap Factor        : 1
    RC-Corner PostRoute XCap Factor       : 1
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1   	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1   	[Derived from postRoute_res (effortLevel low)]
    RC-Corner Technology file: '/pkg/AMS411/assura/h18a6/h18a6/QRC/qrcTechFile'
set_analysis_view/update_rc_corner called to change MMMC setup. RC Corner setup information has remained the same. Therefore, parasitic data in the tool brought as per the previous MMMC setup is being maintained.
CTE reading timing constraint file 'CONSTRAINTS/DacCtrl_test.sdc' ...
Current (total cpu=0:00:24.0, real=0:52:44, peak res=620.5M, current mem=846.3M)
DacCtrl
**WARN: (TCLNL-330):	set_input_delay on clock root 'Clk' is not supported. You should use the -source option to set_clock_latency to provide this offset. You can also use the global timing_allow_input_delay_on_clock_source to allow set_input_delay assertion to have an effect on clock source paths beginning at this clock root. (File CONSTRAINTS/DacCtrl_test.sdc, Line 39).

INFO (CTE): read_dc_script finished with 1 WARNING.
WARNING (CTE-25): Line: 9, 10 of File CONSTRAINTS/DacCtrl_test.sdc : Skipped unsupported command: set_units


Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=556.5M, current mem=853.3M)
Current (total cpu=0:00:24.0, real=0:52:44, peak res=620.5M, current mem=853.3M)
CTE reading timing constraint file 'CONSTRAINTS/DacCtrl_func.sdc' ...
Current (total cpu=0:00:24.0, real=0:52:44, peak res=620.5M, current mem=853.3M)
DacCtrl
**WARN: (TCLNL-330):	set_input_delay on clock root 'Clk' is not supported. You should use the -source option to set_clock_latency to provide this offset. You can also use the global timing_allow_input_delay_on_clock_source to allow set_input_delay assertion to have an effect on clock source paths beginning at this clock root. (File CONSTRAINTS/DacCtrl_func.sdc, Line 39).

INFO (CTE): read_dc_script finished with 1 WARNING.
WARNING (CTE-25): Line: 9, 10 of File CONSTRAINTS/DacCtrl_func.sdc : Skipped unsupported command: set_units


Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:01.0, peak res=556.8M, current mem=853.3M)
Current (total cpu=0:00:24.0, real=0:52:45, peak res=620.5M, current mem=853.3M)
Total number of combinational cells: 373
Total number of sequential cells: 85
Total number of tristate cells: 14
Total number of level shifter cells: 0
Total number of power gating cells: 0
Total number of isolation cells: 0
Total number of power switch cells: 0
Total number of pulse generator cells: 0
Total number of always on buffers: 0
Total number of retention cells: 0
List of usable buffers: BUFX3_HV BUFX2_HV BUFX6_HV BUFX4_HV BUFX8_HV BUFX12_HV BUFX16_HV BUFX24_HV BUFX32_HV CLKBUFX2_HV CLKBUFX4_HV CLKBUFX3_HV CLKBUFX6_HV CLKBUFX8_HV CLKBUFX10_HV CLKBUFX12_HV CLKBUFX16_HV CLKBUFX24_HV CLKBUFX32_HV
Total number of usable buffers: 19
List of unusable buffers:
Total number of unusable buffers: 0
List of usable inverters: CLKINVX2_HV CLKINVX1_HV CLKINVX4_HV CLKINVX3_HV CLKINVX6_HV CLKINVX8_HV CLKINVX10_HV CLKINVX12_HV CLKINVX16_HV CLKINVX24_HV CLKINVX32_HV INVXL_HV INVX1_HV INVX3_HV INVX2_HV INVX6_HV INVX4_HV INVX8_HV INVX12_HV INVX16_HV INVX24_HV INVX32_HV
Total number of usable inverters: 22
List of unusable inverters:
Total number of unusable inverters: 0
List of identified usable delay cells: DLY1X1_HV DLY2X1_HV DLY3X1_HV DLY4X1_HV
Total number of identified usable delay cells: 4
List of identified unusable delay cells:
Total number of identified unusable delay cells: 0
<CMD> timeDesign -prePlace -expandedViews
**WARN: (ENCTCM-70):	Option "-fixDRC" for command getSIMode is obsolete and has been replaced by "-report_si_slew_max_transition". The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, update your script to use "-report_si_slew_max_transition".
Set Using Default Delay Limit as 101.
**WARN: (ENCDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
Setting High Fanout Nets ( > 100 ) as ideal temporarily for -prePlace option
Set Default Net Delay as 0 ps.
Set Default Net Load as 0 pF. 
Found active setup analysis view func_max
Found active setup analysis view test_max
Found active hold analysis view func_min
Found active hold analysis view test_min
AAE_MTTC: End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
AAE_THRD: End delay calculation. (MEM=963.461 CPU=0:00:00.0 REAL=0:00:00.0)

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| 14.390  | 23.094  | 14.390  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   33    |    9    |   24    |
+--------------------+---------+---------+---------+
|func_max            | 14.390  | 23.094  | 14.390  |
|                    |  0.000  |  0.000  |  0.000  |
|                    |    0    |    0    |    0    |
|                    |   33    |    9    |   24    |
+--------------------+---------+---------+---------+
|test_max            | 14.390  | 23.094  | 14.390  |
|                    |  0.000  |  0.000  |  0.000  |
|                    |    0    |    0    |    0    |
|                    |   33    |    9    |   24    |
+--------------------+---------+---------+---------+

Density: 90.625%
------------------------------------------------------------
Set Using Default Delay Limit as 1000.
Resetting back High Fanout Nets as non-ideal
Set Default Net Delay as 1000 ps.
Set Default Net Load as 0.5 pF. 
Reported timing to dir ./timingReports
Total CPU time: 0.45 sec
Total Real time: 0.0 sec
Total Memory Usage: 890.886719 Mbytes
<CMD> get_propagated_clock -clock Clk
  Clock 'Clk' is in propagated mode
  Clock 'Clk' is in propagated mode
  Clock 'Clk' is in propagated mode
  Clock 'Clk' is in propagated mode
<CMD> setPlaceMode -fp false
<CMD> placeDesign
**WARN: (ENCEXT-3493):	The design extraction status has been reset by the setExtractRCMode command. The parasitic data can be regenerated either by extracting the design using the extractRC command or by loading the SPEF or RCDB file(s).
Type 'man ENCEXT-3493' for more detail.
*** Starting placeDesign default flow ***
**INFO: Enable pre-place timing setting for timing analysis
Set Using Default Delay Limit as 101.
**WARN: (ENCDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
Set Default Net Delay as 0 ps.
Set Default Net Load as 0 pF. 
**INFO: Analyzing IO path groups for slack adjustment
Effort level <high> specified for reg2reg_tmp.3720 path_group
#################################################################################
# Design Stage: PreRoute
# Design Mode: 90nm
# Analysis Mode: MMMC non-OCV
# Extraction Mode: default
# Delay Calculation Options: engine=aae SIAware=false(opt_signoff)
# Switching Delay Calculation Engine to AAE
#################################################################################
Calculate delays in BcWc mode...
Calculate delays in BcWc mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 911.3M, InitMEM = 911.3M)
AAE_MTTC: End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
AAE_THRD: End delay calculation. (MEM=965.457 CPU=0:00:00.0 REAL=0:00:00.0)
*** CDM Built up (cpu=0:00:00.0  real=0:00:00.0  mem= 965.5M) ***
*** Start deleteBufferTree ***
Info: Detect buffers to remove automatically.
Analyzing netlist ...
All-RC-Corners-Per-Net-In-Memory is turned ON...
Updating netlist

*summary: 0 instances (buffers/inverters) removed
*** Finish deleteBufferTree (0:00:00.0) ***
**INFO: Disable pre-place timing setting for timing analysis
Set Using Default Delay Limit as 1000.
Set Default Net Delay as 1000 ps.
Set Default Net Load as 0.5 pF. 
*** Starting "NanoPlace(TM) placement v#4 (mem=949.4M)" ...
*** Build Buffered Sizing Timing Model
(cpu=0:00:05.6 mem=949.4M) ***
*** Build Virtual Sizing Timing Model
(cpu=0:00:06.0 mem=949.4M) ***
Options: timingDriven clkGateAware ignoreScan pinGuide congEffort=auto gpeffort=medium 
**WARN: (ENCSP-9042):	Scan chains were not defined, -ignoreScan option will be ignored.
Define the scan chains before using this option.
Type 'man ENCSP-9042' for more detail.
DacCtrl
DacCtrl
#std cell=61 (0 fixed + 61 movable) #block=0 (0 floating + 0 preplaced)
#ioInst=0 #net=71 #term=254 #term/net=3.58, #fixedIo=0, #floatIo=0, #fixedPin=0, #floatPin=25
stdCell: 61 single + 0 double + 0 multi
Total standard cell length = 0.2436 (mm), area = 0.0012 (mm^2)
Average module density = 0.932.
Density for the design = 0.932.
       = stdcell_area 435 sites (1228 um^2) / alloc_area 466 sites (1317 um^2).
Pin Density = 0.584.
            = total # of pins 254 / total Instance area 435.
=== lastAutoLevel = 4 
Redoing specifyClockTree ...
Checking spec file integrity...
Clock gating cells inferred from clock spec file.
Iteration  1: Total net bbox = 1.475e+03 (3.52e+02 1.12e+03)
              Est.  stn bbox = 1.555e+03 (3.74e+02 1.18e+03)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 945.1M
Iteration  2: Total net bbox = 1.475e+03 (3.52e+02 1.12e+03)
              Est.  stn bbox = 1.555e+03 (3.74e+02 1.18e+03)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 945.1M
Iteration  3: Total net bbox = 1.426e+03 (3.51e+02 1.08e+03)
              Est.  stn bbox = 1.505e+03 (3.72e+02 1.13e+03)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 945.1M
Iteration  4: Total net bbox = 2.040e+03 (8.58e+02 1.18e+03)
              Est.  stn bbox = 2.188e+03 (9.45e+02 1.24e+03)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 945.1M
Iteration  5: Total net bbox = 2.230e+03 (9.98e+02 1.23e+03)
              Est.  stn bbox = 2.404e+03 (1.10e+03 1.30e+03)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 945.1M
Iteration  6: Total net bbox = 2.254e+03 (1.04e+03 1.21e+03)
              Est.  stn bbox = 2.438e+03 (1.15e+03 1.29e+03)
              cpu = 0:00:00.1 real = 0:00:00.0 mem = 945.1M
*** cost = 2.254e+03 (1.04e+03 1.21e+03) (cpu for global=0:00:00.1) real=0:00:00.0***
Info: 0 clock gating cells identified, 0 (on average) moved
Core Placement runtime cpu: 0:00:00.1 real: 0:00:00.0
DacCtrl
DacCtrl
**WARN: (ENCSP-9025):	No scan chain specified/traced.
Type 'man ENCSP-9025' for more detail.
*** Starting refinePlace (0:00:31.2 mem=892.4M) ***
Total net length = 2.254e+03 (1.040e+03 1.214e+03) (ext = 1.173e+03)
Move report: Detail placement moves 61 insts, mean move: 13.15 um, max move: 36.69 um
	Max move on inst (g1210): (55.46, 58.51) --> (31.92, 45.36)
	Runtime: CPU: 0:00:00.0 REAL: 0:00:01.0 MEM: 892.4MB
Summary Report:
Instances move: 61 (out of 61 movable)
Mean displacement: 13.15 um
Max displacement: 36.69 um (Instance: g1210) (55.46, 58.505) -> (31.92, 45.36)
	Length: 2 sites, height: 1 rows, site name: ams018hvSite, cell type: INVXL_HV
Total net length = 2.542e+03 (1.228e+03 1.314e+03) (ext = 1.234e+03)
Runtime: CPU: 0:00:00.0 REAL: 0:00:01.0 MEM: 892.4MB
*** Finished refinePlace (0:00:31.2 mem=892.4M) ***
Total net length = 2.742e+03 (1.401e+03 1.341e+03) (ext = 1.298e+03)
*** End of Placement (cpu=0:00:06.5, real=0:00:07.0, mem=892.4M) ***
default core: bins with density >  0.75 =    0 % ( 0 / 2 )
Density distribution unevenness ratio = 0.000%
*** Free Virtual Timing Model ...(mem=892.4M)
Starting congestion repair ...
*** Starting trialRoute (mem=892.4M) ***

There are 0 guide points passed to trialRoute for fixed pins.
There are 0 guide points passed to trialRoute for pinGroup/netGroup/pinGuide pins.
Options:  -noPinGuide


Phase 1a-1d Overflow: 0.00% H + 0.00% V (0:00:00.0 893.4M)

Overflow: 0.00% H + 0.00% V (0:00:00.0 893.4M)

Phase 1l Overflow: 0.00% H + 0.00% V (0:00:00.0 901.4M)


Congestion distribution:

Remain	cntH		cntV
--------------------------------------
--------------------------------------
  2:	0	 0.00%	2	 0.43%
  3:	0	 0.00%	6	 1.28%
  4:	0	 0.00%	7	 1.50%
  5:	468	100.00%	453	96.79%


Total length: 3.056e+03um, number of vias: 473
M1(H) length: 3.534e+01um, number of vias: 229
M2(V) length: 1.274e+03um, number of vias: 211
M3(H) length: 1.465e+03um, number of vias: 33
M4(V) length: 2.824e+02um, number of vias: 0
M5(H) length: 0.000e+00um, number of vias: 0
M6(V) length: 0.000e+00um

Peak Memory Usage was 901.4M 
*** Finished trialRoute (cpu=0:00:00.0 mem=901.4M) ***

Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
describeCongestion: hCong = 0.00 vCong = 0.00
Trial Route Overflow 0.000000(H) 0.000000(V).
Start repairing congestion with level 1.
Skipped repairing congestion.
End of congRepair (cpu=0:00:00.0, real=0:00:00.0)
*** Finishing placeDesign default flow ***
**placeDesign ... cpu = 0: 0: 7, real = 0: 0: 7, mem = 892.4M **

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   ENCEXT-3493          1  The design extraction status has been re...
WARNING   ENCDC-1629           1  The default delay limit was set to %d. T...
WARNING   ENCSP-9025           1  No scan chain specified/traced.          
WARNING   ENCSP-9042           1  Scan chains were not defined, -ignoreSca...
*** Message Summary: 4 warning(s), 0 error(s)

<CMD> changeClockStatus -all -noFixedNetWires
**WARN: (ENCCK-1100):	Command changeClockStatus is no longer supported when CTS engine is not ck. You can use command setCTSMode with option -engine to set CTS engine.
Redoing specifyClockTree ...
Checking spec file integrity...
*** Changed status on (0) instances, and (0) nets in Clock Clk.
*** End changeClockStatus (cpu=0:00:00.0, real=0:00:00.0, mem=892.4M) ***
<CMD> get_propagated_clock -clock Clk
  Clock 'Clk' is in propagated mode
  Clock 'Clk' is in propagated mode
  Clock 'Clk' is in propagated mode
  Clock 'Clk' is in propagated mode
<CMD> timeDesign -postCTS -expandedViews
**WARN: (ENCTCM-70):	Option "-fixDRC" for command getSIMode is obsolete and has been replaced by "-report_si_slew_max_transition". The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, update your script to use "-report_si_slew_max_transition".
*** Starting trialRoute (mem=892.4M) ***

There are 0 guide points passed to trialRoute for fixed pins.
There are 0 guide points passed to trialRoute for pinGroup/netGroup/pinGuide pins.
All nets are already routed correctly.
*** Finishing trialRoute (mem=892.4M) ***

Extraction called for design 'DacCtrl' of instances=61 and nets=76 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man ENCEXT-3530' for more detail.
PreRoute RC Extraction called for design DacCtrl.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 892.434M)
Found active setup analysis view func_max
Found active setup analysis view test_max
Found active hold analysis view func_min
Found active hold analysis view test_min
AAE_MTTC: End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
AAE_THRD: End delay calculation. (MEM=974.016 CPU=0:00:00.0 REAL=0:00:00.0)

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| 13.887  | 22.619  | 13.887  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   33    |    9    |   24    |
+--------------------+---------+---------+---------+
|func_max            | 13.887  | 22.619  | 13.887  |
|                    |  0.000  |  0.000  |  0.000  |
|                    |    0    |    0    |    0    |
|                    |   33    |    9    |   24    |
+--------------------+---------+---------+---------+
|test_max            | 13.887  | 22.619  | 13.887  |
|                    |  0.000  |  0.000  |  0.000  |
|                    |    0    |    0    |    0    |
|                    |   33    |    9    |   24    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 90.625%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
Reported timing to dir ./timingReports
Total CPU time: 0.16 sec
Total Real time: 1.0 sec
Total Memory Usage: 937.855469 Mbytes
<CMD> timeDesign -postCTS -hold -expandedViews
**WARN: (ENCTCM-70):	Option "-fixDRC" for command getSIMode is obsolete and has been replaced by "-report_si_slew_max_transition". The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, update your script to use "-report_si_slew_max_transition".
**WARN: (ENCEXT-3493):	The design extraction status has been reset by the setExtractRCMode command. The parasitic data can be regenerated either by extracting the design using the extractRC command or by loading the SPEF or RCDB file(s).
Type 'man ENCEXT-3493' for more detail.
*** Starting trialRoute (mem=908.0M) ***

There are 0 guide points passed to trialRoute for fixed pins.
There are 0 guide points passed to trialRoute for pinGroup/netGroup/pinGuide pins.
All nets are already routed correctly.
*** Finishing trialRoute (mem=908.0M) ***

Extraction called for design 'DacCtrl' of instances=61 and nets=76 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man ENCEXT-3530' for more detail.
PreRoute RC Extraction called for design DacCtrl.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 907.980M)
Found active setup analysis view func_max
Found active setup analysis view test_max
Found active hold analysis view func_min
Found active hold analysis view test_min
AAE_MTTC: End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
AAE_THRD: End delay calculation. (MEM=975.258 CPU=0:00:00.0 REAL=0:00:00.0)

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.100  |  0.100  |  2.796  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   33    |    9    |   24    |
+--------------------+---------+---------+---------+
|func_min            |  0.100  |  0.100  |  2.796  |
|                    |  0.000  |  0.000  |  0.000  |
|                    |    0    |    0    |    0    |
|                    |   33    |    9    |   24    |
+--------------------+---------+---------+---------+
|test_min            |  0.100  |  0.100  |  2.796  |
|                    |  0.000  |  0.000  |  0.000  |
|                    |    0    |    0    |    0    |
|                    |   33    |    9    |   24    |
+--------------------+---------+---------+---------+

Density: 90.625%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
Reported timing to dir ./timingReports
Total CPU time: 0.14 sec
Total Real time: 0.0 sec
Total Memory Usage: 909.738281 Mbytes
<CMD> setLayerPreference net -isVisible 1
<CMD> setLayerPreference power -isVisible 1
<CMD> setLayerPreference pgPower -isVisible 1
<CMD> setLayerPreference pgGround -isVisible 1
<CMD> setLayerPreference shield -isVisible 1
<CMD> setLayerPreference metalFill -isVisible 1
<CMD> setLayerPreference clock -isVisible 1
<CMD> optDesign -postCTS -hold
GigaOpt running with 1 threads.
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 929.3M, totSessionCpu=0:00:32 **
Added -handlePreroute to trialRouteMode
*** optDesign -postCTS ***
DRC Margin: user margin 0.0
Hold Target Slack: user slack 0
Setup Target Slack: user slack 0;
*** Starting trialRoute (mem=929.3M) ***

There are 0 guide points passed to trialRoute for fixed pins.
There are 0 guide points passed to trialRoute for pinGroup/netGroup/pinGuide pins.
All nets are already routed correctly.
*** Finishing trialRoute (mem=929.3M) ***

*info: There are 19 candidate Buffer cells
*info: There are 22 candidate Inverter cells
GigaOpt Hold Optimizer is used
*info: Run optDesign holdfix with 1 thread.
Starting initialization (fixHold) cpu=0:00:00.2 real=0:00:00.0 totSessionCpu=0:00:33.0 mem=1103.3M ***
*info: Starting Blocking QThread with 1 CPU
#################################################################################
# Design Stage: PreRoute
# Design Mode: 90nm
# Analysis Mode: MMMC non-OCV
# Extraction Mode: default
# Delay Calculation Options: engine=aae SIAware=false(opt_signoff)
# Switching Delay Calculation Engine to AAE
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
Calculate delays in BcWc mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 0.0M, InitMEM = 0.0M)
*** Calculating scaling factor for libs_min libraries using the default operating condition of each library.
AAE_MTTC: End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
AAE_THRD: End delay calculation. (MEM=0 CPU=0:00:00.0 REAL=0:00:00.0)
*** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 0.0M) ***

Active hold views:
 test_min
  Dominating endpoints: 0
  Dominating TNS: -0.000

Done building cte hold timing graph (fixHold) cpu=0:00:00.1 real=0:00:00.0 totSessionCpu=0:00:00.1 mem=0.0M ***
Found active setup analysis view func_max
Found active setup analysis view test_max
Found active hold analysis view func_min
Found active hold analysis view test_min
Done building hold timer [1 node(s), 0 edge(s), 1 view(s)] (fixHold) cpu=0:00:00.1 real=0:00:00.0 totSessionCpu=0:00:00.1 mem=0.0M ***

#################################################################################
# Design Stage: PreRoute
# Design Mode: 90nm
# Analysis Mode: MMMC non-OCV
# Extraction Mode: default
# Delay Calculation Options: engine=aae SIAware=false(opt_signoff)
# Switching Delay Calculation Engine to AAE
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
Calculate delays in BcWc mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 1120.3M, InitMEM = 1120.3M)
*** Calculating scaling factor for libs_max libraries using the default operating condition of each library.
AAE_MTTC: End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
AAE_THRD: End delay calculation. (MEM=1164.02 CPU=0:00:00.0 REAL=0:00:00.0)
*** CDM Built up (cpu=0:00:00.0  real=0:00:00.0  mem= 1164.0M) ***
Done building cte setup timing graph (fixHold) cpu=0:00:00.2 real=0:00:00.0 totSessionCpu=0:00:33.1 mem=1164.0M ***
Found active setup analysis view func_max
Found active setup analysis view test_max
Found active hold analysis view func_min
Found active hold analysis view test_min

------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| 13.887  | 22.619  | 13.887  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   33    |    9    |   24    |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.100  |  0.100  |  2.796  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   33    |    9    |   24    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 90.625%
------------------------------------------------------------
Info: 1 clock net  excluded from IPO operation.
*** Hold timing is met. Hold fixing is not needed 
**optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 1013.4M, totSessionCpu=0:00:33 **
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 1013.4M, totSessionCpu=0:00:33 **
Found active setup analysis view func_max
Found active setup analysis view test_max
Found active hold analysis view func_min
Found active hold analysis view test_min
*info: Starting Blocking QThread with 1 CPU
AAE_MTTC: End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
AAE_THRD: End delay calculation. (MEM=0 CPU=0:00:00.0 REAL=0:00:00.0)


------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| 13.887  | 22.619  | 13.887  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   33    |    9    |   24    |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.100  |  0.100  |  2.796  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   33    |    9    |   24    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 90.625%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:01, real = 0:00:02, mem = 1011.4M, totSessionCpu=0:00:33 **
*** Finished optDesign ***
<CMD> optDesign -postCTS
GigaOpt running with 1 threads.
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 967.6M, totSessionCpu=0:00:33 **
*** optDesign -postCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Hold Target Slack: user slack 0
Setup Target Slack: user slack 0; extra slack 0.1
Multi-VT timing optimization disabled based on library information.
*** Starting trialRoute (mem=967.6M) ***

There are 0 guide points passed to trialRoute for fixed pins.
There are 0 guide points passed to trialRoute for pinGroup/netGroup/pinGuide pins.
All nets are already routed correctly.
*** Finishing trialRoute (mem=967.6M) ***

Found active setup analysis view func_max
Found active setup analysis view test_max
Found active hold analysis view func_min
Found active hold analysis view test_min

------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| 13.887  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|   33    |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 90.625%
------------------------------------------------------------
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1010.3M, totSessionCpu=0:00:34 **
** INFO : this run is activating placeOpt flow focusing on WNS only...
Active setup views: test_max 
Active hold views: func_min test_min 
*** Starting optimizing excluded clock nets MEM= 1012.3M) ***
*info: There are no clock nets marked defIn, clock nets will not be optimized.
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1012.3M) ***
*** Starting optimizing excluded clock nets MEM= 1012.3M) ***
*info: There are no clock nets marked defIn, clock nets will not be optimized.
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1012.3M) ***
Begin: GigaOpt Global Optimization
Info: 1 clock net  excluded from IPO operation.
*info: 1 clock net excluded
*info: 3 special nets excluded.
*info: 3 no-driver nets excluded.
** GigaOpt Global Opt WNS Slack 0.000  TNS Slack 0.000 
+--------+--------+----------+------------+--------+----------+---------+-----------------+
|  WNS   |  TNS   | Density  |    Real    |  Mem   |Worst View|Pathgroup|    End Point    |
+--------+--------+----------+------------+--------+----------+---------+-----------------+
|   0.000|   0.000|    90.62%|   0:00:00.0| 1134.7M|  test_max|       NA| NA              |
+--------+--------+----------+------------+--------+----------+---------+-----------------+

*** Finish post-CTS Global Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1134.7M) ***

*** Finish post-CTS Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1134.7M) ***
** GigaOpt Global Opt End WNS Slack 0.000  TNS Slack 0.000 
End: GigaOpt Global Optimization
Found active setup analysis view func_max
Found active setup analysis view test_max
Found active hold analysis view func_min
Found active hold analysis view test_min

------------------------------------------------------------
     Summary (cpu=0.01min real=0.02min mem=1012.3M)                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| 13.887  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|   33    |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 90.625%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 1012.3M, totSessionCpu=0:00:34 **
Info: 1 clock net  excluded from IPO operation.
Begin: Area Reclaim Optimization
Reclaim Optimization WNS Slack 0.100  TNS Slack 0.000 Density 90.62
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    90.62%|        -|   0.100|   0.000|   0:00:00.0| 1128.7M|
|    90.62%|        0|   0.100|   0.000|   0:00:00.0| 1128.7M|
|    90.62%|        0|   0.100|   0.000|   0:00:00.0| 1128.7M|
|    90.62%|        0|   0.100|   0.000|   0:00:00.0| 1128.7M|
|    90.42%|        1|   0.100|   0.000|   0:00:00.0| 1128.7M|
|    90.42%|        0|   0.100|   0.000|   0:00:00.0| 1128.7M|
+----------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack 0.100  TNS Slack 0.000 Density 90.42
** Finished Core Area Reclaim Optimization (cpu = 0:00:00.2) (real = 0:00:00.0) **
Executing incremental physical updates
Executing incremental physical updates
*** Starting refinePlace (0:00:34.4 mem=1052.4M) ***
Total net length = 2.817e+03 (1.445e+03 1.372e+03) (ext = 1.322e+03)
Density distribution unevenness ratio = 0.415%
Move report: Detail placement moves 27 insts, mean move: 9.02 um, max move: 29.68 um
	Max move on inst (g1147): (80.64, 35.28) --> (56.00, 30.24)
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1052.4MB
Summary Report:
Instances move: 27 (out of 61 movable)
Mean displacement: 9.02 um
Max displacement: 29.68 um (Instance: g1147) (80.64, 35.28) -> (56, 30.24)
	Length: 4 sites, height: 1 rows, site name: ams018hvSite, cell type: NOR2X3_HV
Total net length = 2.948e+03 (1.576e+03 1.372e+03) (ext = 1.371e+03)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1052.4MB
*** Finished refinePlace (0:00:34.4 mem=1052.4M) ***
Ripped up 34 affected routes.
*** Finished Area Reclaim Optimization (cpu=0:00:00, real=0:00:00, mem=1014.27M, totSessionCpu=0:00:34).
*** Starting trialRoute (mem=1014.3M) ***

There are 0 guide points passed to trialRoute for fixed pins.
There are 0 guide points passed to trialRoute for pinGroup/netGroup/pinGuide pins.
Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 0

Phase 1a-1d Overflow: 0.00% H + 0.00% V (0:00:00.0 1016.3M)

Overflow: 0.00% H + 0.00% V (0:00:00.0 1016.3M)

Phase 1l Overflow: 0.00% H + 0.00% V (0:00:00.0 1024.3M)


Congestion distribution:

Remain	cntH		cntV
--------------------------------------
--------------------------------------
  2:	0	 0.00%	2	 0.43%
  3:	0	 0.00%	5	 1.07%
  4:	0	 0.00%	5	 1.07%
  5:	468	100.00%	456	97.44%


Total length: 3.008e+03um, number of vias: 459
M1(H) length: 3.444e+01um, number of vias: 229
M2(V) length: 1.323e+03um, number of vias: 200
M3(H) length: 1.408e+03um, number of vias: 30
M4(V) length: 2.418e+02um, number of vias: 0
M5(H) length: 0.000e+00um, number of vias: 0
M6(V) length: 0.000e+00um

Peak Memory Usage was 1024.3M 
*** Finished trialRoute (cpu=0:00:00.0 mem=1024.3M) ***

Extraction called for design 'DacCtrl' of instances=61 and nets=76 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man ENCEXT-3530' for more detail.
PreRoute RC Extraction called for design DacCtrl.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1024.273M)
#################################################################################
# Design Stage: PreRoute
# Design Mode: 90nm
# Analysis Mode: MMMC non-OCV
# Extraction Mode: default
# Delay Calculation Options: engine=aae SIAware=false(opt_signoff)
# Switching Delay Calculation Engine to AAE
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 1044.4M, InitMEM = 1044.4M)
AAE_MTTC: End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
AAE_THRD: End delay calculation. (MEM=1035.17 CPU=0:00:00.0 REAL=0:00:00.0)
*** CDM Built up (cpu=0:00:00.0  real=0:00:00.0  mem= 1035.2M) ***
Found active setup analysis view func_max
Found active setup analysis view test_max
Found active hold analysis view func_min
Found active hold analysis view test_min

------------------------------------------------------------
     Summary (cpu=0.00min real=0.00min mem=997.0M)                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| 13.878  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|   33    |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 90.417%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 999.0M, totSessionCpu=0:00:34 **
Found active setup analysis view func_max
Found active setup analysis view test_max
Found active hold analysis view func_min
Found active hold analysis view test_min

------------------------------------------------------------
     Summary (cpu=0.00min real=0.00min mem=997.0M)                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| 13.878  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|   33    |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 90.417%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 997.0M, totSessionCpu=0:00:34 **
Info: 1 clock net  excluded from IPO operation.
Active setup views: func_max test_max 
Active hold views: func_min test_min 
#################################################################################
# Design Stage: PreRoute
# Design Mode: 90nm
# Analysis Mode: MMMC non-OCV
# Extraction Mode: default
# Delay Calculation Options: engine=aae SIAware=false(opt_signoff)
# Switching Delay Calculation Engine to AAE
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
Calculate delays in BcWc mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 979.0M, InitMEM = 979.0M)
AAE_MTTC: End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
AAE_THRD: End delay calculation. (MEM=1037.16 CPU=0:00:00.0 REAL=0:00:00.0)
*** CDM Built up (cpu=0:00:00.0  real=0:00:00.0  mem= 1037.2M) ***
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 1001.0M, totSessionCpu=0:00:35 **
Found active setup analysis view func_max
Found active setup analysis view test_max
Found active hold analysis view func_min
Found active hold analysis view test_min

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| 13.878  | 22.520  | 13.878  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   33    |    9    |   24    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 90.417%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 999.0M, totSessionCpu=0:00:35 **
*** Finished optDesign ***
<CMD> optDesign -postCTS -hold
GigaOpt running with 1 threads.
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 958.4M, totSessionCpu=0:00:35 **
*** optDesign -postCTS ***
DRC Margin: user margin 0.0
Hold Target Slack: user slack 0
Setup Target Slack: user slack 0;
*** Starting trialRoute (mem=958.4M) ***

There are 0 guide points passed to trialRoute for fixed pins.
There are 0 guide points passed to trialRoute for pinGroup/netGroup/pinGuide pins.
All nets are already routed correctly.
*** Finishing trialRoute (mem=958.4M) ***

GigaOpt Hold Optimizer is used
*info: Run optDesign holdfix with 1 thread.
Starting initialization (fixHold) cpu=0:00:00.2 real=0:00:00.0 totSessionCpu=0:00:35.1 mem=1124.6M ***
*info: Starting Blocking QThread with 1 CPU
#################################################################################
# Design Stage: PreRoute
# Design Mode: 90nm
# Analysis Mode: MMMC non-OCV
# Extraction Mode: default
# Delay Calculation Options: engine=aae SIAware=false(opt_signoff)
# Switching Delay Calculation Engine to AAE
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
Calculate delays in BcWc mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 0.0M, InitMEM = 0.0M)
*** Calculating scaling factor for libs_min libraries using the default operating condition of each library.
AAE_MTTC: End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
AAE_THRD: End delay calculation. (MEM=0 CPU=0:00:00.0 REAL=0:00:00.0)
*** CDM Built up (cpu=0:00:00.0  real=0:00:00.0  mem= 0.0M) ***

Active hold views:
 test_min
  Dominating endpoints: 0
  Dominating TNS: -0.000

Done building cte hold timing graph (fixHold) cpu=0:00:00.1 real=0:00:00.0 totSessionCpu=0:00:00.1 mem=0.0M ***
Found active setup analysis view func_max
Found active setup analysis view test_max
Found active hold analysis view func_min
Found active hold analysis view test_min
Done building hold timer [1 node(s), 0 edge(s), 1 view(s)] (fixHold) cpu=0:00:00.1 real=0:00:00.0 totSessionCpu=0:00:00.1 mem=0.0M ***

Done building cte setup timing graph (fixHold) cpu=0:00:00.2 real=0:00:00.0 totSessionCpu=0:00:35.1 mem=1162.8M ***
Found active setup analysis view func_max
Found active setup analysis view test_max
Found active hold analysis view func_min
Found active hold analysis view test_min

------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| 13.878  | 22.520  | 13.878  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   33    |    9    |   24    |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.101  |  0.101  |  2.796  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   33    |    9    |   24    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 90.417%
------------------------------------------------------------
Info: 1 clock net  excluded from IPO operation.
*** Hold timing is met. Hold fixing is not needed 
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1018.7M, totSessionCpu=0:00:35 **
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1018.7M, totSessionCpu=0:00:35 **
Found active setup analysis view func_max
Found active setup analysis view test_max
Found active hold analysis view func_min
Found active hold analysis view test_min
*info: Starting Blocking QThread with 1 CPU
AAE_MTTC: End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
AAE_THRD: End delay calculation. (MEM=0 CPU=0:00:00.0 REAL=0:00:00.0)


------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| 13.878  | 22.520  | 13.878  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   33    |    9    |   24    |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.101  |  0.101  |  2.796  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   33    |    9    |   24    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 90.417%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1016.7M, totSessionCpu=0:00:35 **
*** Finished optDesign ***
<CMD> wroute
Writing DEF file '.wroute_3720.def', current time is Sun Nov  8 19:14:04 2015 ...
unitPerMicron=1000, dbgMicronPerDBU=0.001000, unitPerDBU=1.000000
DEF file '.wroute_3720.def' is written, current time is Sun Nov  8 19:14:04 2015 ...
*** Begin WROUTE on Sun Nov  8 19:14:04 2015 ***
WROUTE /pkg/Cadence/installs/EDI142/tools.lnx86/fe/bin/64bit/wroute version 3.1.61 db version 1.01 (64 bit)
WROUTE compiled on 06/30/2009 00:01 (icmopt07)
WROUTE ran on directory: /home/saul/projects/DIGIMP/IMP_DAC_CTRL/PLACE_ROUTE
WROUTE ran on machine: localhost.localdomain (Linux 2.6.18-406.el5 x86_64 4.00Ghz)

Begin option processing ...
(from .wroute_3720.conf) grouteGgridMode set to "uniform"
(from .wroute_3720.conf) inputDefName set to ".wroute_3720.def"
(from .wroute_3720.conf) inputLefName set to ".oa2lef3720/TECH_H18A6.lef .oa2lef3720/CORELIB_HV.lef"
(from .wroute_3720.conf) outputDbName set to "DacCtrl.wdb"
(from .wroute_3720.conf, hidden option) outputRefName set to ".wroute_3720.ref"
(from .wroute_3720.conf) routeFinal set to true
(from .wroute_3720.conf) routeGlobal set to true
(from .wroute_3720.conf) frouteAutoStop set to false
(from .wroute_3720.conf, hidden option) outputRefFullChangeInfo set to true
End option processing: cpu: 0:00:00, real: 0:00:00, peak: 12.00 megs.

Begin checkout products ...
Encounter_C 9.1
End checkout products.

Begin LEF/DEF in ...
Reading ".oa2lef3720/TECH_H18A6.lef" ...
Reading ".oa2lef3720/CORELIB_HV.lef" ...
Reading ".wroute_3720.def" ...
   *WARNING* VIARULE RX_M1, improper LAYER pair, RX, M1
   *WARNING* VIARULE RX_M1, CA is not a proper CUT LAYER
   *WARNING* VIARULE RX_M1_min, improper LAYER pair, RX, M1
   *WARNING* VIARULE RX_M1_min, CA is not a proper CUT LAYER
   *WARNING* VIARULE DRX_M1, improper LAYER pair, RX, M1
   *WARNING* VIARULE DRX_M1, CA is not a proper CUT LAYER
   *WARNING* design has no clock net
   A total of 7 warnings.
Read in 21 layers, 6 routing layers, 1 overlap layer
Read in 1 nondefault rule, 0 used
Read in 479 macros, 25 used
Read in 61 components
  61 core components: 0 unplaced, 61 placed, 0 fixed
Read in 25 physical pins
  25 physical pins: 0 unplaced, 25 placed, 0 fixed
Read in 1 blockages
Read in 3 special nets, 2 routed
Read in 73 nets
Read in 378 terminals

Distribution of nets (excluding special nets):
        2 ( 1        term),     26 ( 2        term),     23 ( 3        term),
        8 ( 4        term),      3 ( 5        term),      4 ( 6        term),
        2 ( 7        term),      2 ( 8        term),      3 (10-19     term),
        0 (>=2000    term).
End LEF/DEF in: cpu: 0:00:00, real: 0:00:00, peak: 31.00 megs.

Begin global routing ...
Begin building data ...
Using automatically generated gcell grid instead of specified gcell grid

Gcell summary:
Layer             Gcell        Blocked Gcell        0-Track Gcell
-----------------------------------------------------------------
 1st routing        208         96 ( 46.15%)          0 (  0.00%)
 2nd routing        208         33 ( 15.87%)          0 (  0.00%)
 3rd routing        208          0 (  0.00%)          0 (  0.00%)
 4th routing        208          0 (  0.00%)          0 (  0.00%)
 5th routing        208          0 (  0.00%)          0 (  0.00%)
 6th routing        208          0 (  0.00%)         65 ( 31.25%)
-----------------------------------------------------------------
                   1248        129 ( 10.34%)         65 (  5.21%)
End building data: cpu: 0:00:00, real: 0:00:00, peak: 33.00 megs.

Begin routing ...
Layer            Length   Down-Via  Over-track     Over-capacity
----------------------------------------------------------------
 1st routing         44          0           2       2 (  0.96%)
 2nd routing        197        212           7       4 (  1.92%)
 3rd routing        162        139           0       0 (  0.00%)
 4th routing         10          4           0       0 (  0.00%)
 5th routing          0          0           0       0 (  0.00%)
 6th routing          0          0           0       0 (  0.00%)
----------------------------------------------------------------
                    413        355           9       6 (  0.48%)

Over-capacity details
Layer              1-2 tracks      3-4 tracks      5-6 tracks      >=7 tracks
------------------------------------------------------------------------------
 1st routing        2 ( 0.96%)      0 ( 0.00%)      0 ( 0.00%)      0 ( 0.00%)
 2nd routing        3 ( 1.44%)      1 ( 0.48%)      0 ( 0.00%)      0 ( 0.00%)
 3rd routing        0 ( 0.00%)      0 ( 0.00%)      0 ( 0.00%)      0 ( 0.00%)
 4th routing        0 ( 0.00%)      0 ( 0.00%)      0 ( 0.00%)      0 ( 0.00%)
 5th routing        0 ( 0.00%)      0 ( 0.00%)      0 ( 0.00%)      0 ( 0.00%)
 6th routing        0 ( 0.00%)      0 ( 0.00%)      0 ( 0.00%)      0 ( 0.00%)
------------------------------------------------------------------------------
                    5 ( 0.40%)      1 ( 0.08%)      0 ( 0.00%)      0 ( 0.00%)
End routing: cpu: 0:00:00, real: 0:00:00, peak: 33.00 megs.

Begin pass 1 optimization ...
Layer            Length   Down-Via  Over-track     Over-capacity
----------------------------------------------------------------
 1st routing         25          0           3       2 (  0.96%)
 2nd routing        177        202           0       0 (  0.00%)
 3rd routing        203        168           0       0 (  0.00%)
 4th routing         23         14           0       0 (  0.00%)
 5th routing          0          0           0       0 (  0.00%)
 6th routing          0          0           0       0 (  0.00%)
----------------------------------------------------------------
                    428        384           3       2 (  0.16%)

Over-capacity details
Layer              1-2 tracks      3-4 tracks      5-6 tracks      >=7 tracks
------------------------------------------------------------------------------
 1st routing        2 ( 0.96%)      0 ( 0.00%)      0 ( 0.00%)      0 ( 0.00%)
 2nd routing        0 ( 0.00%)      0 ( 0.00%)      0 ( 0.00%)      0 ( 0.00%)
 3rd routing        0 ( 0.00%)      0 ( 0.00%)      0 ( 0.00%)      0 ( 0.00%)
 4th routing        0 ( 0.00%)      0 ( 0.00%)      0 ( 0.00%)      0 ( 0.00%)
 5th routing        0 ( 0.00%)      0 ( 0.00%)      0 ( 0.00%)      0 ( 0.00%)
 6th routing        0 ( 0.00%)      0 ( 0.00%)      0 ( 0.00%)      0 ( 0.00%)
------------------------------------------------------------------------------
                    2 ( 0.16%)      0 ( 0.00%)      0 ( 0.00%)      0 ( 0.00%)
End pass 1 optimization: cpu: 0:00:00, real: 0:00:00, peak: 33.00 megs.
End global routing: cpu: 0:00:00, real: 0:00:00, peak: 33.00 megs.

Begin final routing ...
Begin building data ...
End building data: cpu: 0:00:00, real: 0:00:00, peak: 33.00 megs.

Begin routing ...
Layer          H-Length   V-Length   Down-Via  Violation (   Antenna)
---------------------------------------------------------------------
 1st routing        112          3          0          1 (         0)
 2nd routing         59        902        259          2 (         0)
 3rd routing       1308          2        175          1 (         0)
 4th routing          0        617         78          0 (         0)
 5th routing          0          0          0          0 (         0)
 6th routing          0          0          0          0 (         0)
---------------------------------------------------------------------
                   1480       1526        512          4 (         0)
End routing: cpu: 0:00:00, real: 0:00:01, peak: 67.00 megs.

Begin pass 1 search repair ...
Layer          H-Length   V-Length   Down-Via  Violation (   Antenna)
---------------------------------------------------------------------
 1st routing        113          2          0          0 (         0)
 2nd routing         62        898        258          0 (         0)
 3rd routing       1313          1        178          0 (         0)
 4th routing          0        622         79          0 (         0)
 5th routing          0          0          0          0 (         0)
 6th routing          0          0          0          0 (         0)
---------------------------------------------------------------------
                   1490       1524        515          0 (         0)
End pass 1 search repair: cpu: 0:00:00, real: 0:00:00, peak: 67.00 megs.

Begin antenna checking ...
Layer          H-Length   V-Length   Down-Via  Violation (   Antenna)
---------------------------------------------------------------------
 1st routing        113          2          0          0 (         0)
 2nd routing         62        898        258          0 (         0)
 3rd routing       1313          1        178          0 (         0)
 4th routing          0        622         79          0 (         0)
 5th routing          0          0          0          0 (         0)
 6th routing          0          0          0          0 (         0)
---------------------------------------------------------------------
                   1490       1524        515          0 (         0)
End antenna checking: cpu: 0:00:00, real: 0:00:00, peak: 67.00 megs.
End final routing: cpu: 0:00:00, real: 0:00:01, peak: 67.00 megs.

Begin DB out ...
Writing "DacCtrl.wdb" ...
Written out 21 layers, 6 routing layers, 1 overlap layer
Written out 1 nondefault rule, 0 used
Written out 479 macros, 25 used
Written out 61 components
  61 core components: 0 unplaced, 61 placed, 0 fixed
Written out 25 physical pins
  25 physical pins: 0 unplaced, 25 placed, 0 fixed
Written out 1 blockages
Written out 3 special nets, 2 routed
Written out 73 nets, 71 routed
Written out 378 terminals
Written out 1248 gcells for 6 layers
Written out 358 real and virtual terminals
End DB out: cpu: 0:00:00, real: 0:00:00, peak: 67.00 megs.

Begin LEF/DEF/REF out ...
Writing ".wroute_3720.ref" ...
End LEF/DEF/REF out: cpu: 0:00:00, real: 0:00:00, peak: 67.00 megs.

Begin checkin products ...
Encounter_C
End checkin products.

Begin final report ...
Total wire length                    =       3015 (      1490x       1524y)
Total number of vias                 =        515
Total number of violations           =          0 (0 antenna)
Total number of over capacity gcells =          2 (  0.16%)
Total CPU time used                  =    0:00:00
Total real time used                 =    0:00:01
Maximum memory used                  =   67.00 megs
End final report.

*** End WROUTE on Sun Nov  8 19:14:05 2015 ***
Reading REF file '.wroute_3720.ref' ...
version 1.000000
design DacCtrl
status frouted
--- CASESENSITIVE ON
--- DIVIDERCHAR '/'
--- BUSBITCHARS '[]'
--- UnitsPerDBU = 1.0000
there are 16 columns
there are 13 rows
there are 8 vias
there are 1 nodefault rules
There are 0 violations
REF file '.wroute_3720.ref' is parsed.
<CMD> addFiller -cell FILLCAPX32_HV FILLCAPX16_HV FILLCAPX8_HV FILLCAPX4_HV -prefix FILLERCAP
*INFO: Adding fillers to top-module.
*INFO:   Added 6 filler insts (cell FILLCAPX32_HV / prefix FILLERCAP).
*INFO:   Added 2 filler insts (cell FILLCAPX16_HV / prefix FILLERCAP).
*INFO:   Added 15 filler insts (cell FILLCAPX8_HV / prefix FILLERCAP).
*INFO:   Added 12 filler insts (cell FILLCAPX4_HV / prefix FILLERCAP).
*INFO: Total 35 filler insts added - prefix FILLERCAP (CPU: 0:00:00.0).
For 35 new insts, *** Applied 2 GNC rules (cpu = 0:00:00.0)
Saving Drc markers ...
... 0 markers are saved ...
*INFO: Checking for DRC violations on added fillers.
*INFO: Iteration 0-#1, Found 48 DRC violations (real: 0:00:00.0).
For 16 new insts, *** Applied 2 GNC rules (cpu = 0:00:00.0)
*INFO: Iteration 0-#2, Found 39 DRC violations (real: 0:00:00.0).
For 14 new insts, *** Applied 2 GNC rules (cpu = 0:00:00.0)
*INFO: Iteration 0-#3, Found 36 DRC violations (real: 0:00:00.0).
For 2 new insts, *** Applied 2 GNC rules (cpu = 0:00:00.0)
*INFO: Iteration 0-#4, Found 2 DRC violations (real: 0:00:00.0).
For 0 new insts, *** Applied 0 GNC rules.
*INFO: Iteration 0-#5, Found 0 DRC violation  (real: 0:00:00.0).
*INFO: Adding fillers to top-module.
*INFO:   Added 27 filler insts (cell FILLCAPX4_HV / prefix FILLERCAP).
For 27 new insts, *** Applied 2 GNC rules (cpu = 0:00:00.0)
*INFO: Iteration 1-#1, Found 88 DRC violations (real: 0:00:00.0).
For 0 new insts, *** Applied 0 GNC rules.
*INFO: Iteration 1-#2, Found 0 DRC violation  (real: 0:00:00.0).
Loading Drc markers ...
... 0 markers are loaded ...
*INFO: End DRC Checks. (real: 0:00:00.0 ).
*INFO: Replaced 63 fillers which had DRC vio's, with 32 new fillers.
<CMD> addFiller -cell FILLCAPX32_HV FILLCAPX16_HV FILLCAPX8_HV FILLCAPX4_HV -prefix FILLERCAP
*INFO: Adding fillers to top-module.
*INFO:   Added 1 filler inst  (cell FILLCAPX32_HV / prefix FILLERCAP).
*INFO:   Added 1 filler inst  (cell FILLCAPX16_HV / prefix FILLERCAP).
*INFO:   Added 4 filler insts (cell FILLCAPX8_HV / prefix FILLERCAP).
*INFO:   Added 7 filler insts (cell FILLCAPX4_HV / prefix FILLERCAP).
*INFO: Total 13 filler insts added - prefix FILLERCAP (CPU: 0:00:00.0).
For 13 new insts, *** Applied 2 GNC rules (cpu = 0:00:00.0)
Saving Drc markers ...
... 0 markers are saved ...
*INFO: Checking for DRC violations on added fillers.
*INFO: Iteration 0-#1, Found 47 DRC violations (real: 0:00:00.0).
For 4 new insts, *** Applied 2 GNC rules (cpu = 0:00:00.0)
*INFO: Iteration 0-#2, Found 13 DRC violations (real: 0:00:00.0).
For 4 new insts, *** Applied 2 GNC rules (cpu = 0:00:00.0)
*INFO: Iteration 0-#3, Found 13 DRC violations (real: 0:00:01.0).
For 0 new insts, *** Applied 0 GNC rules.
*INFO: Iteration 0-#4, Found 0 DRC violation  (real: 0:00:00.0).
*INFO: Adding fillers to top-module.
*INFO:   Added 27 filler insts (cell FILLCAPX4_HV / prefix FILLERCAP).
For 27 new insts, *** Applied 2 GNC rules (cpu = 0:00:00.0)
*INFO: Iteration 1-#1, Found 88 DRC violations (real: 0:00:00.0).
For 0 new insts, *** Applied 0 GNC rules.
*INFO: Iteration 1-#2, Found 0 DRC violation  (real: 0:00:00.0).
Loading Drc markers ...
... 0 markers are loaded ...
*INFO: End DRC Checks. (real: 0:00:01.0 ).
*INFO: Replaced 48 fillers which had DRC vio's, with 8 new fillers.
<CMD> addFiller -cell FILLCELLX32_HV FILLCELLX16_HV FILLCELLX8_HV FILLCELLX4_HV FILLCELLX2_HV FILLCELLX1_HV -prefix FILLER
*INFO: Adding fillers to top-module.
*INFO:   Added 1 filler inst  (cell FILLCELLX32_HV / prefix FILLER).
*INFO:   Added 1 filler inst  (cell FILLCELLX16_HV / prefix FILLER).
*INFO:   Added 4 filler insts (cell FILLCELLX8_HV / prefix FILLER).
*INFO:   Added 7 filler insts (cell FILLCELLX4_HV / prefix FILLER).
*INFO:   Added 6 filler insts (cell FILLCELLX2_HV / prefix FILLER).
*INFO:   Added 18 filler insts (cell FILLCELLX1_HV / prefix FILLER).
*INFO: Total 37 filler insts added - prefix FILLER (CPU: 0:00:00.0).
For 37 new insts, *** Applied 2 GNC rules (cpu = 0:00:00.0)
Saving Drc markers ...
... 0 markers are saved ...
*INFO: Checking for DRC violations on added fillers.
*INFO: Iteration 0-#1, Found 0 DRC violation  (real: 0:00:00.0).
*INFO: Adding fillers to top-module.
*INFO:   Added 0 filler inst of any cell-type.
For 0 new insts, *** Applied 0 GNC rules.
Loading Drc markers ...
... 0 markers are loaded ...
*INFO: End DRC Checks. (real: 0:00:00.0 ).
<CMD> setDelayCalMode -engine aae -SIAware false
invalid command name "expandedViewspostRoute"
<CMD> timeDesign -postRoute -expandedViews
**WARN: (ENCTCM-70):	Option "-fixDRC" for command getSIMode is obsolete and has been replaced by "-report_si_slew_max_transition". The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, update your script to use "-report_si_slew_max_transition".
**WARN: (ENCEXT-3493):	The design extraction status has been reset by the setExtractRCMode command. The parasitic data can be regenerated either by extracting the design using the extractRC command or by loading the SPEF or RCDB file(s).
Type 'man ENCEXT-3493' for more detail.
Extraction called for design 'DacCtrl' of instances=129 and nets=76 using extraction engine 'postRoute' at effort level 'low' .
**WARN: (ENCEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man ENCEXT-3530' for more detail.
PostRoute (effortLevel low) RC Extraction called for design DacCtrl.
RC Extraction called in multi-corner(1) mode.
Process corner(s) are loaded.
 Corner: ams_rc_corner_typ
extractDetailRC Option : -outfile ./DacCtrl_3720_QYzGcm.rcdb.d  -extended
RC Mode: PostRoute effortLevel low [Extended CapTable, RC Table Resistances]
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Coupling Cap. Scaling Factor : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 974.6M)
Extracted 10.3333% (CPU Time= 0:00:00.0  MEM= 1004.6M)
Extracted 20.3333% (CPU Time= 0:00:00.0  MEM= 1004.6M)
Extracted 30.3333% (CPU Time= 0:00:00.0  MEM= 1037.7M)
Extracted 40.3333% (CPU Time= 0:00:00.0  MEM= 1037.7M)
Extracted 50.3333% (CPU Time= 0:00:00.0  MEM= 1037.7M)
Extracted 60.3333% (CPU Time= 0:00:00.0  MEM= 1037.7M)
Extracted 70.3333% (CPU Time= 0:00:00.0  MEM= 1037.7M)
Extracted 80.3333% (CPU Time= 0:00:00.0  MEM= 1037.7M)
Extracted 90.3333% (CPU Time= 0:00:00.0  MEM= 1037.7M)
Extracted 100% (CPU Time= 0:00:00.0  MEM= 1037.7M)
Number of Extracted Resistors     : 1111
Number of Extracted Ground Cap.   : 1182
Number of Extracted Coupling Cap. : 0
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 986.391M)
Found active setup analysis view func_max
Found active setup analysis view test_max
Found active hold analysis view func_min
Found active hold analysis view test_min
AAE_INFO: 1 threads acquired from CTE.
AAE_MTTC: End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
AAE_THRD: End delay calculation. (MEM=993.793 CPU=0:00:00.0 REAL=0:00:00.0)

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| 13.786  | 22.443  | 13.786  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   33    |    9    |   24    |
+--------------------+---------+---------+---------+
|func_max            | 13.786  | 22.443  | 13.786  |
|                    |  0.000  |  0.000  |  0.000  |
|                    |    0    |    0    |    0    |
|                    |   33    |    9    |   24    |
+--------------------+---------+---------+---------+
|test_max            | 13.786  | 22.443  | 13.786  |
|                    |  0.000  |  0.000  |  0.000  |
|                    |    0    |    0    |    0    |
|                    |   33    |    9    |   24    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 178.333%
------------------------------------------------------------
Reported timing to dir ./timingReports
Total CPU time: 0.15 sec
Total Real time: 0.0 sec
Total Memory Usage: 955.632812 Mbytes
<CMD> timeDesign -postRoute -expandedViews -hold
**WARN: (ENCTCM-70):	Option "-fixDRC" for command getSIMode is obsolete and has been replaced by "-report_si_slew_max_transition". The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, update your script to use "-report_si_slew_max_transition".
**WARN: (ENCEXT-3493):	The design extraction status has been reset by the setExtractRCMode command. The parasitic data can be regenerated either by extracting the design using the extractRC command or by loading the SPEF or RCDB file(s).
Type 'man ENCEXT-3493' for more detail.
Extraction called for design 'DacCtrl' of instances=129 and nets=76 using extraction engine 'postRoute' at effort level 'low' .
**WARN: (ENCEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man ENCEXT-3530' for more detail.
PostRoute (effortLevel low) RC Extraction called for design DacCtrl.
RC Extraction called in multi-corner(1) mode.
Process corner(s) are loaded.
 Corner: ams_rc_corner_typ
extractDetailRC Option : -outfile ./DacCtrl_3720_QYzGcm.rcdb.d -maxResLength 200  -extended
RC Mode: PostRoute effortLevel low [Extended CapTable, RC Table Resistances]
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Coupling Cap. Scaling Factor : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 950.6M)
Extracted 10.3333% (CPU Time= 0:00:00.0  MEM= 996.6M)
Extracted 20.3333% (CPU Time= 0:00:00.0  MEM= 996.6M)
Extracted 30.3333% (CPU Time= 0:00:00.0  MEM= 1030.7M)
Extracted 40.3333% (CPU Time= 0:00:00.0  MEM= 1030.7M)
Extracted 50.3333% (CPU Time= 0:00:00.0  MEM= 1030.7M)
Extracted 60.3333% (CPU Time= 0:00:00.0  MEM= 1030.7M)
Extracted 70.3333% (CPU Time= 0:00:00.0  MEM= 1030.7M)
Extracted 80.3333% (CPU Time= 0:00:00.0  MEM= 1030.7M)
Extracted 90.3333% (CPU Time= 0:00:00.0  MEM= 1030.7M)
Extracted 100% (CPU Time= 0:00:00.0  MEM= 1030.7M)
Number of Extracted Resistors     : 1111
Number of Extracted Ground Cap.   : 1182
Number of Extracted Coupling Cap. : 0
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 985.656M)
Found active setup analysis view func_max
Found active setup analysis view test_max
Found active hold analysis view func_min
Found active hold analysis view test_min
AAE_INFO: 1 threads acquired from CTE.
AAE_MTTC: End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
AAE_THRD: End delay calculation. (MEM=991.801 CPU=0:00:00.0 REAL=0:00:00.0)

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.105  |  0.105  |  2.796  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   33    |    9    |   24    |
+--------------------+---------+---------+---------+
|func_min            |  0.105  |  0.105  |  2.796  |
|                    |  0.000  |  0.000  |  0.000  |
|                    |    0    |    0    |    0    |
|                    |   33    |    9    |   24    |
+--------------------+---------+---------+---------+
|test_min            |  0.105  |  0.105  |  2.796  |
|                    |  0.000  |  0.000  |  0.000  |
|                    |    0    |    0    |    0    |
|                    |   33    |    9    |   24    |
+--------------------+---------+---------+---------+

Density: 178.333%
------------------------------------------------------------
Reported timing to dir ./timingReports
Total CPU time: 0.17 sec
Total Real time: 0.0 sec
Total Memory Usage: 928.804688 Mbytes
<CMD> verify_drc -report DacCtrl.drc.rpt -limit 1000
 *** Starting Verify DRC (MEM: 928.8) ***

  VERIFY DRC ...... Starting Verification
  VERIFY DRC ...... Initializing
  VERIFY DRC ...... Deleting Existing Violations
  VERIFY DRC ...... Creating Sub-Areas
  VERIFY DRC ...... Using new threading
  VERIFY DRC ...... Sub-Area : 1 of 1
  VERIFY DRC ...... Sub-Area : 1 complete 20 Viols.

  Verification Complete : 20 Viols.

 *** End Verify DRC (CPU: 0:00:00.0  ELAPSED TIME: 0.00  MEM: 101.6M) ***

<CMD> zoomBox 39.044 7.478 83.846 -4.526
<CMD> zoomBox 46.430 2.271 52.415 -1.341
<CMD> fit
<CMD> zoomBox 50.191 92.902 66.054 86.257
<CMD> zoomBox 52.606 91.302 60.012 88.258
<CMD> selectMarker 56.8400 89.7400 57.5400 90.0200 3 1 25
<CMD> deselectAll
<CMD> selectMarker 53.4800 89.7400 54.1800 90.0200 3 1 25
<CMD> deselectAll
<CMD> selectPhyPin 53.3400 89.4000 53.6200 90.5200 3 Clk
<CMD> fit
<CMD> zoomBox 43.010 -2.168 75.486 13.909
<CMD> zoomBox 47.426 1.464 49.712 -0.353
<CMD> deselectAll
<CMD> selectMarker 47.8800 0.7000 48.5800 0.9800 3 1 25
<CMD> deselectAll
<CMD> selectMarker 47.8800 0.7000 48.5800 0.9800 3 1 25
<CMD> deselectAll
<CMD> selectMarker 47.8800 0.7000 48.5800 0.9800 3 1 25
<CMD> deselectAll
<CMD> selectMarker 47.8800 0.7000 48.5800 0.9800 3 1 25
<CMD> fit
<CMD> deselectAll
<CMD> zoomBox 51.477 92.581 62.410 86.364
<CMD> selectMarker 53.4800 89.7400 54.1800 90.0200 3 1 25
<CMD> deselectAll
<CMD> selectMarker 53.4800 89.7400 54.1800 90.0200 3 1 25
<CMD> deselectAll
<CMD> selectMarker 53.4800 89.7400 54.1800 90.0200 3 1 25
<CMD> windowSelect 53.825 89.824 53.744 90.005
<CMD> windowSelect 53.610 90.011 53.979 89.670
<CMD> selectMarker 53.4800 89.7400 54.1800 90.0200 3 1 25
<CMD> setLayerPreference violation -isVisible 1
<CMD> violationBrowser -all -no_display_false
<CMD> zoomBox 52.98 89.24 54.68 90.52
<CMD> zoomBox 52.98 89.24 54.68 90.52
<CMD> deselectAll
<CMD> selectMarker 53.4800 89.7400 54.1800 90.0200 3 1 25
<CMD> fit
<CMD> encMessage warning 0
Suppress "**WARN ..." messages.
<CMD> encMessage debug 0
<CMD> encMessage info 0
**WARN: (ENCSYC-6163):	Command 'freeDesign' is obsolete and will be made private and will be unsupported in future release. To avoid this warning, please remove the obsolete command from your script.
Free PSO.


Info (SM2C): Status of key globals:
	 MMMC-by-default flow     : 1
	 Default MMMC objs envvar : 0
	 Data portability         : 0
	 MMMC PV Emulation        : 0
	 MMMC debug               : 0
	 Init_Design flow         : 1


	 CTE SM2C global          : false
	 Reporting view filter    : false
Loading global variable file /home/saul/projects/DIGIMP/IMP_DAC_CTRL/PLACE_ROUTE/FEOADesignlib/DacCtrl/DacCtrl_pin/DacCtrl.globals ...
**WARN: (ENCOAX-738):	Non-Default Rule 'VSRDefaultSetup' has already been defined in Encounter. Its contents will be skipped.
**WARN: (ENCOAX-741):	Site 'ams018Site' has already been defined in Encounter, the contents will be skipped.
**WARN: (ENCOAX-741):	Site 'ams018hvSite' has already been defined in Encounter, the contents will be skipped.
**WARN: (ENCOAX-741):	Site 'ams018SiteSHVT' has already been defined in Encounter, the contents will be skipped.
**WARN: (ENCOAX-741):	Site 'ams018twSite' has already been defined in Encounter, the contents will be skipped.
**WARN: (ENCOAX-741):	Site 'amsIoSite' has already been defined in Encounter, the contents will be skipped.
**WARN: (ENCOAX-741):	Site 'amsIoSiteHV' has already been defined in Encounter, the contents will be skipped.
**WARN: (ENCOAX-741):	Site 'amsCornerSite' has already been defined in Encounter, the contents will be skipped.
**WARN: (ENCOAX-741):	Site 'amsCornerSiteHV' has already been defined in Encounter, the contents will be skipped.
**WARN: (ENCPP-547):	Cut 'CA' does not fit in viaRule 'RX_M1'.
**WARN: (ENCPP-547):	Cut 'CA' does not fit in viaRule 'RX_M1_min'.
**WARN: (ENCPP-547):	Cut 'CA' does not fit in viaRule 'DRX_M1'.
Loading view definition file from /home/saul/projects/DIGIMP/IMP_DAC_CTRL/PLACE_ROUTE/FEOADesignlib/DacCtrl/DacCtrl_pin/viewDefinition.tcl
**WARN: (TECHLIB-359):	(/pkg/AMS/liberty/h18_1.8V/h18_CORELIB_HV_WC.lib, line 98) Duplicate definition for attribute (slew_lower_threshold_pct_fall) encountered. The last definition will be retained.
**WARN: (TECHLIB-359):	(/pkg/AMS/liberty/h18_1.8V/h18_CORELIB_HV_WC.lib, line 99) Duplicate definition for attribute (slew_lower_threshold_pct_rise) encountered. The last definition will be retained.
**WARN: (TECHLIB-359):	(/pkg/AMS/liberty/h18_1.8V/h18_CORELIB_HV_WC.lib, line 100) Duplicate definition for attribute (slew_upper_threshold_pct_fall) encountered. The last definition will be retained.
**WARN: (TECHLIB-359):	(/pkg/AMS/liberty/h18_1.8V/h18_CORELIB_HV_WC.lib, line 101) Duplicate definition for attribute (slew_upper_threshold_pct_rise) encountered. The last definition will be retained.
**WARN: (TECHLIB-359):	(/pkg/AMS/liberty/h18_1.8V/h18_CORELIB_HV_WC.lib, line 102) Duplicate definition for attribute (slew_derate_from_library) encountered. The last definition will be retained.
**WARN: (TECHLIB-359):	(/pkg/AMS/liberty/h18_1.8V/h18_CORELIB_HV_WC.lib, line 103) Duplicate definition for attribute (input_threshold_pct_fall) encountered. The last definition will be retained.
**WARN: (TECHLIB-359):	(/pkg/AMS/liberty/h18_1.8V/h18_CORELIB_HV_WC.lib, line 104) Duplicate definition for attribute (input_threshold_pct_rise) encountered. The last definition will be retained.
**WARN: (TECHLIB-359):	(/pkg/AMS/liberty/h18_1.8V/h18_CORELIB_HV_WC.lib, line 105) Duplicate definition for attribute (output_threshold_pct_fall) encountered. The last definition will be retained.
**WARN: (TECHLIB-359):	(/pkg/AMS/liberty/h18_1.8V/h18_CORELIB_HV_WC.lib, line 106) Duplicate definition for attribute (output_threshold_pct_rise) encountered. The last definition will be retained.
**WARN: (TECHLIB-359):	(/pkg/AMS/liberty/h18_1.8V/h18_CORELIB_HV_WC.lib, line 107) Duplicate definition for attribute (default_leakage_power_density) encountered. The last definition will be retained.
**WARN: (TECHLIB-359):	(/pkg/AMS/liberty/h18_1.8V/h18_CORELIB_HV_WC.lib, line 108) Duplicate definition for attribute (default_cell_leakage_power) encountered. The last definition will be retained.
*** End library_loading (cpu=0.00min, mem=0.0M, fe_cpu=0.70min, fe_real=66.05min, fe_mem=735.6M) ***
Loading preference file /home/saul/projects/DIGIMP/IMP_DAC_CTRL/PLACE_ROUTE/FEOADesignlib/DacCtrl/DacCtrl_pin/enc.pref.tcl ...
Loading mode file /home/saul/projects/DIGIMP/IMP_DAC_CTRL/PLACE_ROUTE/FEOADesignlib/DacCtrl/DacCtrl_pin/DacCtrl.mode ...
**WARN: analysis view func_min not found, use default_view_setup
**WARN: analysis view test_min not found, use default_view_setup
**WARN: (ENCEXT-6202):	In addition to the technology file, capacitance table file is specified for all RC corners. If the technology file for all RC corners is already specified, the capacitance table file is not required for preRoute and postRoute extraction. In a new session, the capacitance table files can be removed from the create_rc_corner command. In this case, the technology file will be used for preRoute extraction and effort level medium/high/signoff of postRoute extraction.
DacCtrl
**WARN: (TCLNL-330):	set_input_delay on clock root 'Clk' is not supported. You should use the -source option to set_clock_latency to provide this offset. You can also use the global timing_allow_input_delay_on_clock_source to allow set_input_delay assertion to have an effect on clock source paths beginning at this clock root. (File CONSTRAINTS/DacCtrl_func.sdc, Line 39).

DacCtrl
**WARN: (TCLNL-330):	set_input_delay on clock root 'Clk' is not supported. You should use the -source option to set_clock_latency to provide this offset. You can also use the global timing_allow_input_delay_on_clock_source to allow set_input_delay assertion to have an effect on clock source paths beginning at this clock root. (File CONSTRAINTS/DacCtrl_test.sdc, Line 39).

**WARN: (ENCOAX-571):	Property 'lxInternal' from OA is a hierarchical property which is not supported in Encounter. This property is not translated and it will be lost in round trip unless updateMode is enabled.
<CMD> verify_drc -report DacCtrl.drc.rpt -limit 1000
 *** Starting Verify DRC (MEM: 821.3) ***

  VERIFY DRC ...... Starting Verification
  VERIFY DRC ...... Initializing
  VERIFY DRC ...... Deleting Existing Violations
  VERIFY DRC ...... Creating Sub-Areas
  VERIFY DRC ...... Using new threading
  VERIFY DRC ...... Sub-Area : 1 of 1
  VERIFY DRC ...... Sub-Area : 1 complete 0 Viols.

  Verification Complete : 0 Viols.

 *** End Verify DRC (CPU: 0:00:00.0  ELAPSED TIME: 0.00  MEM: 90.8M) ***

<CMD> verify_drc -report DacCtrl.drc.rpt -limit 1000
 *** Starting Verify DRC (MEM: 914.1) ***

  VERIFY DRC ...... Starting Verification
  VERIFY DRC ...... Initializing
  VERIFY DRC ...... Deleting Existing Violations
  VERIFY DRC ...... Creating Sub-Areas
  VERIFY DRC ...... Using new threading
  VERIFY DRC ...... Sub-Area : 1 of 1
  VERIFY DRC ...... Sub-Area : 1 complete 0 Viols.

  Verification Complete : 0 Viols.

 *** End Verify DRC (CPU: 0:00:00.0  ELAPSED TIME: 0.00  MEM: 4.6M) ***

<CMD_INTERNAL> print {---# Setup MMMC
---#}
---# Setup MMMC
---#
<CMD> create_rc_corner -name ams_rc_corner_typ  -cap_table {/pkg/AMS411/cds/HK_H18/LEF/h18a6/h18a6.capTable}  -preRoute_res {1.0}  -postRoute_res {1.0}  -preRoute_cap {1.0}  -postRoute_cap {1.0}  -postRoute_xcap {1.0}  -qx_tech_file {/pkg/AMS411/assura/h18a6/h18a6/QRC/qrcTechFile}
Initializing multi-corner RC extraction with 1 active RC Corners ...
**WARN: (ENCEXT-6202):	In addition to the technology file, capacitance table file is specified for all RC corners. If the technology file for all RC corners is already specified, the capacitance table file is not required for preRoute and postRoute extraction. In a new session, the capacitance table files can be removed from the create_rc_corner command. In this case, the technology file will be used for preRoute extraction and effort level medium/high/signoff of postRoute extraction.
Type 'man ENCEXT-6202' for more detail.
Reading Capacitance Table File /pkg/AMS411/cds/HK_H18/LEF/h18a6/h18a6.capTable ...
Cap table was created using Encounter 09.13-s229_1.
Process name: cmhv7sf_6AM_nm.
Importing multi-corner RC tables ... 
Summary of Active RC-Corners : 
 
 Analysis View: func_max
    RC-Corner Name        : ams_rc_corner_typ
    RC-Corner Index       : 0
    RC-Corner Temperature : 25 Celsius
    RC-Corner Cap Table   : '/pkg/AMS411/cds/HK_H18/LEF/h18a6/h18a6.capTable'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1
    RC-Corner PostRoute Cap Factor        : 1
    RC-Corner PostRoute XCap Factor       : 1
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1   	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1   	[Derived from postRoute_res (effortLevel low)]
    RC-Corner Technology file: '/pkg/AMS411/assura/h18a6/h18a6/QRC/qrcTechFile'
 
 Analysis View: test_max
    RC-Corner Name        : ams_rc_corner_typ
    RC-Corner Index       : 0
    RC-Corner Temperature : 25 Celsius
    RC-Corner Cap Table   : '/pkg/AMS411/cds/HK_H18/LEF/h18a6/h18a6.capTable'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1
    RC-Corner PostRoute Cap Factor        : 1
    RC-Corner PostRoute XCap Factor       : 1
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1   	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1   	[Derived from postRoute_res (effortLevel low)]
    RC-Corner Technology file: '/pkg/AMS411/assura/h18a6/h18a6/QRC/qrcTechFile'
 
 Analysis View: func_min
    RC-Corner Name        : ams_rc_corner_typ
    RC-Corner Index       : 0
    RC-Corner Temperature : 25 Celsius
    RC-Corner Cap Table   : '/pkg/AMS411/cds/HK_H18/LEF/h18a6/h18a6.capTable'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1
    RC-Corner PostRoute Cap Factor        : 1
    RC-Corner PostRoute XCap Factor       : 1
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1   	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1   	[Derived from postRoute_res (effortLevel low)]
    RC-Corner Technology file: '/pkg/AMS411/assura/h18a6/h18a6/QRC/qrcTechFile'
 
 Analysis View: test_min
    RC-Corner Name        : ams_rc_corner_typ
    RC-Corner Index       : 0
    RC-Corner Temperature : 25 Celsius
    RC-Corner Cap Table   : '/pkg/AMS411/cds/HK_H18/LEF/h18a6/h18a6.capTable'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1
    RC-Corner PostRoute Cap Factor        : 1
    RC-Corner PostRoute XCap Factor       : 1
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1   	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1   	[Derived from postRoute_res (effortLevel low)]
    RC-Corner Technology file: '/pkg/AMS411/assura/h18a6/h18a6/QRC/qrcTechFile'
<CMD_INTERNAL> print {---#   rc_corner        : ams_rc_corner_typ}
---#   rc_corner        : ams_rc_corner_typ
<CMD> create_library_set -name libs_min -timing {  /pkg/AMS411/liberty/h18_1.8V/h18_CORELIB_HV_BC.lib  }
<CMD> create_library_set -name libs_max -timing {  /pkg/AMS411/liberty/h18_1.8V/h18_CORELIB_HV_WC.lib  }
<CMD> create_library_set -name libs_typ -timing {  /pkg/AMS411/liberty/h18_1.8V/h18_CORELIB_HV_TYP.lib  }
<CMD_INTERNAL> print {---#   lib-sets         : libs_min, libs_max, libs_typ}
---#   lib-sets         : libs_min, libs_max, libs_typ
<CMD> create_constraint_mode -name $cons -sdc_files $filename
Message <TA-968> has exceeded the message display limit of '20'. setMessageLimit/set_message_limit sets the limit. unsetMessageLimit/unset_message_limit can be used to reset this.
Current (total cpu=0:00:43.0, real=1:06:49, peak res=723.9M, current mem=821.6M)
DacCtrl
**WARN: (TCLNL-330):	set_input_delay on clock root 'Clk' is not supported. You should use the -source option to set_clock_latency to provide this offset. You can also use the global timing_allow_input_delay_on_clock_source to allow set_input_delay assertion to have an effect on clock source paths beginning at this clock root. (File CONSTRAINTS/DacCtrl_func.sdc, Line 39).

INFO (CTE): read_dc_script finished with 1 WARNING.
WARNING (CTE-25): Line: 9, 10 of File CONSTRAINTS/DacCtrl_func.sdc : Skipped unsupported command: set_units


Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=566.5M, current mem=828.6M)
Current (total cpu=0:00:43.0, real=1:06:49, peak res=723.9M, current mem=828.6M)
Current (total cpu=0:00:43.1, real=1:06:49, peak res=723.9M, current mem=828.6M)
DacCtrl
**WARN: (TCLNL-330):	set_input_delay on clock root 'Clk' is not supported. You should use the -source option to set_clock_latency to provide this offset. You can also use the global timing_allow_input_delay_on_clock_source to allow set_input_delay assertion to have an effect on clock source paths beginning at this clock root. (File CONSTRAINTS/DacCtrl_test.sdc, Line 39).

INFO (CTE): read_dc_script finished with 1 WARNING.
WARNING (CTE-25): Line: 9, 10 of File CONSTRAINTS/DacCtrl_test.sdc : Skipped unsupported command: set_units


Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=566.8M, current mem=828.6M)
Current (total cpu=0:00:43.1, real=1:06:49, peak res=723.9M, current mem=828.6M)
<CMD> create_constraint_mode -name $cons -sdc_files $filename
Current (total cpu=0:00:43.2, real=1:06:49, peak res=723.9M, current mem=823.6M)
DacCtrl
**WARN: (TCLNL-330):	set_input_delay on clock root 'Clk' is not supported. You should use the -source option to set_clock_latency to provide this offset. You can also use the global timing_allow_input_delay_on_clock_source to allow set_input_delay assertion to have an effect on clock source paths beginning at this clock root. (File CONSTRAINTS/DacCtrl_func.sdc, Line 39).

INFO (CTE): read_dc_script finished with 1 WARNING.
WARNING (CTE-25): Line: 9, 10 of File CONSTRAINTS/DacCtrl_func.sdc : Skipped unsupported command: set_units


Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=567.1M, current mem=830.6M)
Current (total cpu=0:00:43.2, real=1:06:49, peak res=723.9M, current mem=830.6M)
Current (total cpu=0:00:43.2, real=1:06:49, peak res=723.9M, current mem=830.6M)
DacCtrl
**WARN: (TCLNL-330):	set_input_delay on clock root 'Clk' is not supported. You should use the -source option to set_clock_latency to provide this offset. You can also use the global timing_allow_input_delay_on_clock_source to allow set_input_delay assertion to have an effect on clock source paths beginning at this clock root. (File CONSTRAINTS/DacCtrl_test.sdc, Line 39).

INFO (CTE): read_dc_script finished with 1 WARNING.
WARNING (CTE-25): Line: 9, 10 of File CONSTRAINTS/DacCtrl_test.sdc : Skipped unsupported command: set_units


Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=567.4M, current mem=830.6M)
Current (total cpu=0:00:43.2, real=1:06:49, peak res=723.9M, current mem=830.6M)
<CMD_INTERNAL> print {---#   constraint-modes : func test}
---#   constraint-modes : func test
<CMD> create_delay_corner -name corner_min -library_set {libs_min} -opcond_library {h18_CORELIB_HV_BC} -opcond {best} -rc_corner {ams_rc_corner_typ}
<CMD> create_delay_corner -name corner_max -library_set {libs_max} -opcond_library {h18_CORELIB_HV_WC} -opcond {worst} -rc_corner {ams_rc_corner_typ}
<CMD> create_delay_corner -name corner_typ -library_set {libs_typ} -opcond_library {h18_CORELIB_HV_TYP} -opcond {typical} -rc_corner {ams_rc_corner_typ}
<CMD_INTERNAL> print {---#   delay-corners    : corner_min, corner_max, corner_typ}
---#   delay-corners    : corner_min, corner_max, corner_typ
<CMD_INTERNAL> print {---#   analysis-views   : }
---#   analysis-views   : 
---#          #  Name: func_min  # Constraint-Mode: func # Corner: corner_min
---#          #  Name: func_max  # Constraint-Mode: func # Corner: corner_max
---#          #  Name: func_typ  # Constraint-Mode: func # Corner: corner_typ
---#          #  Name: test_min  # Constraint-Mode: test # Corner: corner_min
---#          #  Name: test_max  # Constraint-Mode: test # Corner: corner_max
---#          #  Name: test_typ  # Constraint-Mode: test # Corner: corner_typ
<CMD_INTERNAL> print {---#
---# use following command to show analysis view definitions
         report_analysis_view 
}
---#
---# use following command to show analysis view definitions
         report_analysis_view 

<CMD> set_analysis_view -setup $maxviewList -hold $minviewList
**WARN: analysis view func_min not found, use default_view_setup
**WARN: analysis view test_min not found, use default_view_setup
Initializing multi-corner RC extraction with 1 active RC Corners ...
**WARN: (ENCEXT-6202):	In addition to the technology file, capacitance table file is specified for all RC corners. If the technology file for all RC corners is already specified, the capacitance table file is not required for preRoute and postRoute extraction. In a new session, the capacitance table files can be removed from the create_rc_corner command. In this case, the technology file will be used for preRoute extraction and effort level medium/high/signoff of postRoute extraction.
Type 'man ENCEXT-6202' for more detail.
Reading Capacitance Table File /pkg/AMS411/cds/HK_H18/LEF/h18a6/h18a6.capTable ...
Cap table was created using Encounter 09.13-s229_1.
Process name: cmhv7sf_6AM_nm.
Importing multi-corner RC tables ... 
Summary of Active RC-Corners : 
 
 Analysis View: func_max
    RC-Corner Name        : ams_rc_corner_typ
    RC-Corner Index       : 0
    RC-Corner Temperature : 25 Celsius
    RC-Corner Cap Table   : '/pkg/AMS411/cds/HK_H18/LEF/h18a6/h18a6.capTable'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1
    RC-Corner PostRoute Cap Factor        : 1
    RC-Corner PostRoute XCap Factor       : 1
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1   	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1   	[Derived from postRoute_res (effortLevel low)]
    RC-Corner Technology file: '/pkg/AMS411/assura/h18a6/h18a6/QRC/qrcTechFile'
 
 Analysis View: test_max
    RC-Corner Name        : ams_rc_corner_typ
    RC-Corner Index       : 0
    RC-Corner Temperature : 25 Celsius
    RC-Corner Cap Table   : '/pkg/AMS411/cds/HK_H18/LEF/h18a6/h18a6.capTable'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1
    RC-Corner PostRoute Cap Factor        : 1
    RC-Corner PostRoute XCap Factor       : 1
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1   	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1   	[Derived from postRoute_res (effortLevel low)]
    RC-Corner Technology file: '/pkg/AMS411/assura/h18a6/h18a6/QRC/qrcTechFile'
 
 Analysis View: func_min
    RC-Corner Name        : ams_rc_corner_typ
    RC-Corner Index       : 0
    RC-Corner Temperature : 25 Celsius
    RC-Corner Cap Table   : '/pkg/AMS411/cds/HK_H18/LEF/h18a6/h18a6.capTable'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1
    RC-Corner PostRoute Cap Factor        : 1
    RC-Corner PostRoute XCap Factor       : 1
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1   	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1   	[Derived from postRoute_res (effortLevel low)]
    RC-Corner Technology file: '/pkg/AMS411/assura/h18a6/h18a6/QRC/qrcTechFile'
 
 Analysis View: test_min
    RC-Corner Name        : ams_rc_corner_typ
    RC-Corner Index       : 0
    RC-Corner Temperature : 25 Celsius
    RC-Corner Cap Table   : '/pkg/AMS411/cds/HK_H18/LEF/h18a6/h18a6.capTable'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1
    RC-Corner PostRoute Cap Factor        : 1
    RC-Corner PostRoute XCap Factor       : 1
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1   	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1   	[Derived from postRoute_res (effortLevel low)]
    RC-Corner Technology file: '/pkg/AMS411/assura/h18a6/h18a6/QRC/qrcTechFile'
Current (total cpu=0:00:43.3, real=1:06:57, peak res=723.9M, current mem=823.6M)
DacCtrl
**WARN: (TCLNL-330):	set_input_delay on clock root 'Clk' is not supported. You should use the -source option to set_clock_latency to provide this offset. You can also use the global timing_allow_input_delay_on_clock_source to allow set_input_delay assertion to have an effect on clock source paths beginning at this clock root. (File CONSTRAINTS/DacCtrl_func.sdc, Line 39).

INFO (CTE): read_dc_script finished with 1 WARNING.
WARNING (CTE-25): Line: 9, 10 of File CONSTRAINTS/DacCtrl_func.sdc : Skipped unsupported command: set_units


Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=567.7M, current mem=830.6M)
Current (total cpu=0:00:43.3, real=1:06:57, peak res=723.9M, current mem=830.6M)
Current (total cpu=0:00:43.4, real=1:06:57, peak res=723.9M, current mem=830.6M)
DacCtrl
**WARN: (TCLNL-330):	set_input_delay on clock root 'Clk' is not supported. You should use the -source option to set_clock_latency to provide this offset. You can also use the global timing_allow_input_delay_on_clock_source to allow set_input_delay assertion to have an effect on clock source paths beginning at this clock root. (File CONSTRAINTS/DacCtrl_test.sdc, Line 39).

INFO (CTE): read_dc_script finished with 1 WARNING.
WARNING (CTE-25): Line: 9, 10 of File CONSTRAINTS/DacCtrl_test.sdc : Skipped unsupported command: set_units


Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=568.1M, current mem=830.6M)
Current (total cpu=0:00:43.4, real=1:06:57, peak res=723.9M, current mem=830.6M)
Total number of combinational cells: 373
Total number of sequential cells: 85
Total number of tristate cells: 14
Total number of level shifter cells: 0
Total number of power gating cells: 0
Total number of isolation cells: 0
Total number of power switch cells: 0
Total number of pulse generator cells: 0
Total number of always on buffers: 0
Total number of retention cells: 0
List of usable buffers: BUFX3_HV BUFX2_HV BUFX6_HV BUFX4_HV BUFX8_HV BUFX12_HV BUFX16_HV BUFX24_HV BUFX32_HV CLKBUFX2_HV CLKBUFX4_HV CLKBUFX3_HV CLKBUFX6_HV CLKBUFX8_HV CLKBUFX10_HV CLKBUFX12_HV CLKBUFX16_HV CLKBUFX24_HV CLKBUFX32_HV
Total number of usable buffers: 19
List of unusable buffers:
Total number of unusable buffers: 0
List of usable inverters: CLKINVX2_HV CLKINVX1_HV CLKINVX4_HV CLKINVX3_HV CLKINVX6_HV CLKINVX8_HV CLKINVX10_HV CLKINVX12_HV CLKINVX16_HV CLKINVX24_HV CLKINVX32_HV INVXL_HV INVX1_HV INVX3_HV INVX2_HV INVX6_HV INVX4_HV INVX8_HV INVX12_HV INVX16_HV INVX24_HV INVX32_HV
Total number of usable inverters: 22
List of unusable inverters:
Total number of unusable inverters: 0
List of identified usable delay cells: DLY1X1_HV DLY2X1_HV DLY3X1_HV DLY4X1_HV
Total number of identified usable delay cells: 4
List of identified unusable delay cells:
Total number of identified unusable delay cells: 0
<CMD> timeDesign -prePlace -expandedViews
**WARN: (ENCTCM-70):	Option "-fixDRC" for command getSIMode is obsolete and has been replaced by "-report_si_slew_max_transition". The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, update your script to use "-report_si_slew_max_transition".
Set Using Default Delay Limit as 101.
**WARN: (ENCDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
Setting High Fanout Nets ( > 100 ) as ideal temporarily for -prePlace option
Set Default Net Delay as 0 ps.
Set Default Net Load as 0 pF. 
Found active setup analysis view func_max
Found active setup analysis view test_max
Found active hold analysis view func_min
Found active hold analysis view test_min
AAE_MTTC: End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
AAE_THRD: End delay calculation. (MEM=979.441 CPU=0:00:00.0 REAL=0:00:00.0)

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| 14.390  | 23.094  | 14.390  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   33    |    9    |   24    |
+--------------------+---------+---------+---------+
|func_max            | 14.390  | 23.094  | 14.390  |
|                    |  0.000  |  0.000  |  0.000  |
|                    |    0    |    0    |    0    |
|                    |   33    |    9    |   24    |
+--------------------+---------+---------+---------+
|test_max            | 14.390  | 23.094  | 14.390  |
|                    |  0.000  |  0.000  |  0.000  |
|                    |    0    |    0    |    0    |
|                    |   33    |    9    |   24    |
+--------------------+---------+---------+---------+

Density: 178.333%
------------------------------------------------------------
Set Using Default Delay Limit as 1000.
Resetting back High Fanout Nets as non-ideal
Set Default Net Delay as 1000 ps.
Set Default Net Load as 0.5 pF. 
Reported timing to dir ./timingReports
Total CPU time: 0.42 sec
Total Real time: 1.0 sec
Total Memory Usage: 915.429688 Mbytes
<CMD> setMultiCpuUsage -localCpu 2 -cpuPerRemoteHost 1 -remoteHost 0 -keepLicense true
Setting releaseMultiCpuLicenseMode to false.
<CMD> setDistributeHost -local
The timeout for a remote job to respond is 30 seconds.
Submit command for task runs will be: local
<CMD> setMultiCpuUsage -localCpu 2 -cpuPerRemoteHost 1 -remoteHost 0 -keepLicense true
Setting releaseMultiCpuLicenseMode to false.
<CMD> setDistributeHost -local
The timeout for a remote job to respond is 30 seconds.
Submit command for task runs will be: local
**WARN: (ENCTCM-125):	Option "-checkPinLayerForAccess" for command getPlaceMode is obsolete and will be ignored. It no longer has any effect and should be removed from your script.
<CMD> setEndCapMode -reset
<CMD> setEndCapMode -boundary_tap false
**WARN: (ENCTCM-77):	Option "-routeAllowPowerGroundPin" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
**WARN: (ENCTCM-77):	Option "-routeAllowPowerGroundPin" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
<CMD> setPlaceMode -reset
<CMD> setPlaceMode -congEffort auto -timingDriven 1 -modulePlan 1 -clkGateAware 1 -powerDriven 0 -ignoreScan 1 -reorderScan 1 -ignoreSpare 0 -placeIOPins 0 -moduleAwareSpare 0 -preserveRouting 0 -rmAffectedRouting 0 -checkRoute 0 -swapEEQ 0
<CMD> setEndCapMode -reset
<CMD> setEndCapMode -boundary_tap false
**WARN: (ENCTCM-77):	Option "-routeAllowPowerGroundPin" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
**WARN: (ENCTCM-77):	Option "-routeAllowPowerGroundPin" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
<CMD> setPlaceMode -fp false
<CMD> placeDesign
*** Starting placeDesign default flow ***
**INFO: Enable pre-place timing setting for timing analysis
Set Using Default Delay Limit as 101.
**WARN: (ENCDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
Set Default Net Delay as 0 ps.
Set Default Net Load as 0 pF. 
**INFO: Analyzing IO path groups for slack adjustment
Multithreaded Timing Analysis is initialized with 2 threads

Effort level <high> specified for reg2reg_tmp.3720 path_group
#################################################################################
# Design Stage: PreRoute
# Design Mode: 90nm
# Analysis Mode: MMMC non-OCV
# Extraction Mode: default
# Delay Calculation Options: engine=aae SIAware=false(opt_signoff)
# Switching Delay Calculation Engine to AAE
#################################################################################
Calculate delays in BcWc mode...
Calculate delays in BcWc mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 961.3M, InitMEM = 961.3M)
AAE_MTTC: End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
AAE_THRD: End delay calculation. (MEM=1053.63 CPU=0:00:00.0 REAL=0:00:00.0)
*** CDM Built up (cpu=0:00:00.0  real=0:00:00.0  mem= 1053.6M) ***
EOS_INFO: Released 2 Threads Succeed.
*** Start deleteBufferTree ***
Info: Detect buffers to remove automatically.
Analyzing netlist ...
All-RC-Corners-Per-Net-In-Memory is turned ON...
Updating netlist

*summary: 0 instances (buffers/inverters) removed
*** Finish deleteBufferTree (0:00:00.0) ***
**INFO: Disable pre-place timing setting for timing analysis
Set Using Default Delay Limit as 1000.
Set Default Net Delay as 1000 ps.
Set Default Net Load as 0.5 pF. 
*** Starting "NanoPlace(TM) placement v#4 (mem=1018.5M)" ...
*** Build Buffered Sizing Timing Model
(cpu=0:00:05.6 mem=1018.5M) ***
*** Build Virtual Sizing Timing Model
(cpu=0:00:06.0 mem=1018.6M) ***
Options: timingDriven clkGateAware ignoreScan pinGuide congEffort=auto gpeffort=medium 
**WARN: (ENCSP-9042):	Scan chains were not defined, -ignoreScan option will be ignored.
Define the scan chains before using this option.
Type 'man ENCSP-9042' for more detail.
DacCtrl
DacCtrl
#std cell=61 (0 fixed + 61 movable) #block=0 (0 floating + 0 preplaced)
#ioInst=0 #net=71 #term=254 #term/net=3.58, #fixedIo=0, #floatIo=0, #fixedPin=0, #floatPin=25
stdCell: 61 single + 0 double + 0 multi
Total standard cell length = 0.2436 (mm), area = 0.0012 (mm^2)
Average module density = 0.932.
Density for the design = 0.932.
       = stdcell_area 435 sites (1228 um^2) / alloc_area 466 sites (1317 um^2).
Pin Density = 0.584.
            = total # of pins 254 / total Instance area 435.
Enabling multi-CPU acceleration with 2 CPU(s) for placement
=== lastAutoLevel = 4 
Clock gating cells determined by native netlist tracing.
Iteration  1: Total net bbox = 1.474e+03 (3.52e+02 1.12e+03)
              Est.  stn bbox = 1.554e+03 (3.74e+02 1.18e+03)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1071.3M
Iteration  2: Total net bbox = 1.474e+03 (3.52e+02 1.12e+03)
              Est.  stn bbox = 1.554e+03 (3.74e+02 1.18e+03)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1071.3M
Iteration  3: Total net bbox = 1.426e+03 (3.51e+02 1.08e+03)
              Est.  stn bbox = 1.505e+03 (3.71e+02 1.13e+03)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1071.3M
Iteration  4: Total net bbox = 2.103e+03 (9.27e+02 1.18e+03)
              Est.  stn bbox = 2.258e+03 (1.02e+03 1.24e+03)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1071.3M
Iteration  5: Total net bbox = 2.101e+03 (9.01e+02 1.20e+03)
              Est.  stn bbox = 2.269e+03 (1.01e+03 1.26e+03)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1071.3M
Iteration  6: Total net bbox = 2.109e+03 (9.29e+02 1.18e+03)
              Est.  stn bbox = 2.287e+03 (1.04e+03 1.24e+03)
              cpu = 0:00:00.1 real = 0:00:01.0 mem = 1071.3M
*** cost = 2.109e+03 (9.29e+02 1.18e+03) (cpu for global=0:00:00.1) real=0:00:01.0***
Placement multithread real runtime: 0:00:01.0 with 2 threads.
Info: 0 clock gating cells identified, 0 (on average) moved
Core Placement runtime cpu: 0:00:00.1 real: 0:00:01.0
DacCtrl
DacCtrl
**WARN: (ENCSP-9025):	No scan chain specified/traced.
Type 'man ENCSP-9025' for more detail.
*** Starting refinePlace (0:00:51.2 mem=1001.5M) ***
Total net length = 2.109e+03 (9.294e+02 1.180e+03) (ext = 1.139e+03)
Move report: Detail placement moves 61 insts, mean move: 16.64 um, max move: 36.73 um
	Max move on inst (g1154): (69.55, 27.56) --> (78.40, 55.44)
	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1021.5MB
Summary Report:
Instances move: 61 (out of 61 movable)
Mean displacement: 16.64 um
Max displacement: 36.73 um (Instance: g1154) (69.549, 27.561) -> (78.4, 55.44)
	Length: 4 sites, height: 1 rows, site name: ams018hvSite, cell type: NOR2X3_HV
	Violation at original loc: Placement Blockage Violation
Total net length = 2.703e+03 (1.251e+03 1.452e+03) (ext = 1.313e+03)
Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1021.5MB
*** Finished refinePlace (0:00:51.3 mem=1021.5M) ***
Total net length = 2.929e+03 (1.390e+03 1.539e+03) (ext = 1.385e+03)
*** End of Placement (cpu=0:00:06.7, real=0:00:08.0, mem=1021.5M) ***
default core: bins with density >  0.75 =    0 % ( 0 / 2 )
Density distribution unevenness ratio = 0.000%
*** Free Virtual Timing Model ...(mem=1021.5M)
congRepair running 2 threads
Starting congestion repair ...
*** Starting trialRoute (mem=1021.5M) ***

There are 0 guide points passed to trialRoute for fixed pins.
There are 0 guide points passed to trialRoute for pinGroup/netGroup/pinGuide pins.
Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 0

Phase 1a-1d Overflow: 0.00% H + 0.00% V (0:00:00.0 1023.5M)

Overflow: 0.00% H + 0.00% V (0:00:00.0 1023.5M)

Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Phase 1l Overflow: 0.00% H + 0.00% V (0:00:00.0 1031.5M)


Congestion distribution:

Remain	cntH		cntV
--------------------------------------
--------------------------------------
  1:	0	 0.00%	1	 0.21%
  2:	0	 0.00%	2	 0.43%
  3:	0	 0.00%	3	 0.64%
  4:	0	 0.00%	19	 4.06%
  5:	468	100.00%	443	94.66%


Total length: 3.298e+03um, number of vias: 488
M1(H) length: 3.712e+01um, number of vias: 229
M2(V) length: 1.345e+03um, number of vias: 217
M3(H) length: 1.497e+03um, number of vias: 42
M4(V) length: 4.201e+02um, number of vias: 0
M5(H) length: 0.000e+00um, number of vias: 0
M6(V) length: 0.000e+00um

Peak Memory Usage was 1031.5M 
*** Finished trialRoute (cpu=0:00:00.0 mem=1031.5M) ***

Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
describeCongestion: hCong = 0.00 vCong = 0.00
Trial Route Overflow 0.000000(H) 0.000000(V).
Start repairing congestion with level 1.
Skipped repairing congestion.
End of congRepair (cpu=0:00:00.0, real=0:00:00.0)
*** Finishing placeDesign default flow ***
**placeDesign ... cpu = 0: 0: 7, real = 0: 0: 8, mem = 1021.5M **

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   ENCDC-1629           1  The default delay limit was set to %d. T...
WARNING   ENCSP-9025           1  No scan chain specified/traced.          
WARNING   ENCSP-9042           1  Scan chains were not defined, -ignoreSca...
*** Message Summary: 3 warning(s), 0 error(s)

<CMD> setDrawView place
<CMD> createClockTreeSpec -bufferList {BUFX12_HV BUFX16_HV BUFX24_HV BUFX2_HV BUFX32_HV BUFX3_HV BUFX4_HV BUFX6_HV BUFX8_HV CLKBUFX10_HV CLKBUFX12_HV CLKBUFX16_HV CLKBUFX24_HV CLKBUFX2_HV CLKBUFX32_HV CLKBUFX3_HV CLKBUFX4_HV CLKBUFX6_HV CLKBUFX8_HV CLKINVX10_HV CLKINVX12_HV CLKINVX16_HV CLKINVX1_HV CLKINVX24_HV CLKINVX2_HV CLKINVX32_HV CLKINVX3_HV CLKINVX4_HV CLKINVX6_HV CLKINVX8_HV DLY1X1_HV DLY2X1_HV DLY3X1_HV DLY4X1_HV INVX12_HV INVX16_HV INVX1_HV INVX24_HV INVX2_HV INVX32_HV INVX3_HV INVX4_HV INVX6_HV INVX8_HV INVXL_HV} -file Clock.ctstch
**WARN: (ENCCK-1100):	Command createClockTreeSpec is no longer supported when CTS engine is not ck. You can use command setCTSMode with option -engine to set CTS engine.
Checking spec file integrity...

******* createClockTreeSpec begin *******
Options:  -bufferList BUFX12_HV BUFX16_HV BUFX24_HV BUFX2_HV BUFX32_HV BUFX3_HV BUFX4_HV BUFX6_HV BUFX8_HV CLKBUFX10_HV CLKBUFX12_HV CLKBUFX16_HV CLKBUFX24_HV CLKBUFX2_HV CLKBUFX32_HV CLKBUFX3_HV CLKBUFX4_HV CLKBUFX6_HV CLKBUFX8_HV CLKINVX10_HV CLKINVX12_HV CLKINVX16_HV CLKINVX1_HV CLKINVX24_HV CLKINVX2_HV CLKINVX32_HV CLKINVX3_HV CLKINVX4_HV CLKINVX6_HV CLKINVX8_HV DLY1X1_HV DLY2X1_HV DLY3X1_HV DLY4X1_HV INVX12_HV INVX16_HV INVX1_HV INVX24_HV INVX2_HV INVX32_HV INVX3_HV INVX4_HV INVX6_HV INVX8_HV INVXL_HV -file Clock.ctstch 
New Clock Spec Generation is ON.
New CTE tracing is ON.
DacCtrl
DacCtrl
Handle Multi Mode on mixed active views: test_min func_min test_max func_max.
*Info: set_clock_latency is converted to MacroModel and saved in CTS spec file
INFO: Include DontTouch Net from EDI DB.
Total 1 clock roots are extracted.
**WARN: analysis view func_min not found, use default_view_setup
**WARN: analysis view test_min not found, use default_view_setup
Initializing multi-corner RC extraction with 1 active RC Corners ...
**WARN: (ENCEXT-6202):	In addition to the technology file, capacitance table file is specified for all RC corners. If the technology file for all RC corners is already specified, the capacitance table file is not required for preRoute and postRoute extraction. In a new session, the capacitance table files can be removed from the create_rc_corner command. In this case, the technology file will be used for preRoute extraction and effort level medium/high/signoff of postRoute extraction.
Type 'man ENCEXT-6202' for more detail.
Reading Capacitance Table File /pkg/AMS411/cds/HK_H18/LEF/h18a6/h18a6.capTable ...
Cap table was created using Encounter 09.13-s229_1.
Process name: cmhv7sf_6AM_nm.
Importing multi-corner RC tables ... 
Summary of Active RC-Corners : 
 
 Analysis View: func_max
    RC-Corner Name        : ams_rc_corner_typ
    RC-Corner Index       : 0
    RC-Corner Temperature : 25 Celsius
    RC-Corner Cap Table   : '/pkg/AMS411/cds/HK_H18/LEF/h18a6/h18a6.capTable'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1
    RC-Corner PostRoute Cap Factor        : 1
    RC-Corner PostRoute XCap Factor       : 1
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1   	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1   	[Derived from postRoute_res (effortLevel low)]
    RC-Corner Technology file: '/pkg/AMS411/assura/h18a6/h18a6/QRC/qrcTechFile'
 
 Analysis View: test_max
    RC-Corner Name        : ams_rc_corner_typ
    RC-Corner Index       : 0
    RC-Corner Temperature : 25 Celsius
    RC-Corner Cap Table   : '/pkg/AMS411/cds/HK_H18/LEF/h18a6/h18a6.capTable'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1
    RC-Corner PostRoute Cap Factor        : 1
    RC-Corner PostRoute XCap Factor       : 1
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1   	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1   	[Derived from postRoute_res (effortLevel low)]
    RC-Corner Technology file: '/pkg/AMS411/assura/h18a6/h18a6/QRC/qrcTechFile'
 
 Analysis View: func_min
    RC-Corner Name        : ams_rc_corner_typ
    RC-Corner Index       : 0
    RC-Corner Temperature : 25 Celsius
    RC-Corner Cap Table   : '/pkg/AMS411/cds/HK_H18/LEF/h18a6/h18a6.capTable'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1
    RC-Corner PostRoute Cap Factor        : 1
    RC-Corner PostRoute XCap Factor       : 1
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1   	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1   	[Derived from postRoute_res (effortLevel low)]
    RC-Corner Technology file: '/pkg/AMS411/assura/h18a6/h18a6/QRC/qrcTechFile'
 
 Analysis View: test_min
    RC-Corner Name        : ams_rc_corner_typ
    RC-Corner Index       : 0
    RC-Corner Temperature : 25 Celsius
    RC-Corner Cap Table   : '/pkg/AMS411/cds/HK_H18/LEF/h18a6/h18a6.capTable'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1
    RC-Corner PostRoute Cap Factor        : 1
    RC-Corner PostRoute XCap Factor       : 1
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1   	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1   	[Derived from postRoute_res (effortLevel low)]
    RC-Corner Technology file: '/pkg/AMS411/assura/h18a6/h18a6/QRC/qrcTechFile'
Current (total cpu=0:00:52.1, real=1:08:13, peak res=723.9M, current mem=990.7M)
DacCtrl
**WARN: (TCLNL-330):	set_input_delay on clock root 'Clk' is not supported. You should use the -source option to set_clock_latency to provide this offset. You can also use the global timing_allow_input_delay_on_clock_source to allow set_input_delay assertion to have an effect on clock source paths beginning at this clock root. (File CONSTRAINTS/DacCtrl_func.sdc, Line 39).

INFO (CTE): read_dc_script finished with 1 WARNING.
WARNING (CTE-25): Line: 9, 10 of File CONSTRAINTS/DacCtrl_func.sdc : Skipped unsupported command: set_units


Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=609.9M, current mem=999.2M)
Current (total cpu=0:00:52.1, real=1:08:13, peak res=723.9M, current mem=999.2M)
Current (total cpu=0:00:52.1, real=1:08:13, peak res=723.9M, current mem=999.2M)
DacCtrl
**WARN: (TCLNL-330):	set_input_delay on clock root 'Clk' is not supported. You should use the -source option to set_clock_latency to provide this offset. You can also use the global timing_allow_input_delay_on_clock_source to allow set_input_delay assertion to have an effect on clock source paths beginning at this clock root. (File CONSTRAINTS/DacCtrl_test.sdc, Line 39).

INFO (CTE): read_dc_script finished with 1 WARNING.
WARNING (CTE-25): Line: 9, 10 of File CONSTRAINTS/DacCtrl_test.sdc : Skipped unsupported command: set_units


Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=610.3M, current mem=999.2M)
Current (total cpu=0:00:52.2, real=1:08:13, peak res=723.9M, current mem=999.2M)
Total number of combinational cells: 373
Total number of sequential cells: 85
Total number of tristate cells: 14
Total number of level shifter cells: 0
Total number of power gating cells: 0
Total number of isolation cells: 0
Total number of power switch cells: 0
Total number of pulse generator cells: 0
Total number of always on buffers: 0
Total number of retention cells: 0
List of usable buffers: BUFX3_HV BUFX2_HV BUFX6_HV BUFX4_HV BUFX8_HV BUFX12_HV BUFX16_HV BUFX24_HV BUFX32_HV CLKBUFX2_HV CLKBUFX4_HV CLKBUFX3_HV CLKBUFX6_HV CLKBUFX8_HV CLKBUFX10_HV CLKBUFX12_HV CLKBUFX16_HV CLKBUFX24_HV CLKBUFX32_HV
Total number of usable buffers: 19
List of unusable buffers:
Total number of unusable buffers: 0
List of usable inverters: CLKINVX2_HV CLKINVX1_HV CLKINVX4_HV CLKINVX3_HV CLKINVX6_HV CLKINVX8_HV CLKINVX10_HV CLKINVX12_HV CLKINVX16_HV CLKINVX24_HV CLKINVX32_HV INVXL_HV INVX1_HV INVX3_HV INVX2_HV INVX6_HV INVX4_HV INVX8_HV INVX12_HV INVX16_HV INVX24_HV INVX32_HV
Total number of usable inverters: 22
List of unusable inverters:
Total number of unusable inverters: 0
List of identified usable delay cells: DLY1X1_HV DLY2X1_HV DLY3X1_HV DLY4X1_HV
Total number of identified usable delay cells: 4
List of identified unusable delay cells:
Total number of identified unusable delay cells: 0
createClockTreeSpec invoking cleanupSpecifyClockTree

Reading clock tree spec file 'Clock.ctstch' ...

RouteType               : FE_CTS_DEFAULT
PreferredExtraSpace     : 1
Shield                  : NONE
PreferLayer             : M1 M2 M3 M4 M5 
RC Information for View func_max :
Est. Cap                : 0.154556(V=0.1743 H=0.155482) (ff/um) [0.000154556]
Est. Res                : 0.324286(V=0.317857 H=0.35)(ohm/um) [0.000324286]
Est. Via Res            : 2.6(ohm) [0]
Est. Via Cap            : 0.0881653(ff)
M1(H) w=0.24(um) s=0.2(um) p=0.56(um) es=0.88(um) cap=0.155(ff/um) res=0.35(ohm/um) viaRes=0(ohm) viaCap=0(ff)
M2(V) w=0.28(um) s=0.28(um) p=0.56(um) es=0.84(um) cap=0.174(ff/um) res=0.318(ohm/um) viaRes=2.6(ohm) viaCap=0.0881653(ff)
M3(H) w=0.28(um) s=0.28(um) p=0.56(um) es=0.84(um) cap=0.16(ff/um) res=0.318(ohm/um) viaRes=2.6(ohm) viaCap=0.093492(ff)
M4(V) w=0.28(um) s=0.28(um) p=0.56(um) es=0.84(um) cap=0.16(ff/um) res=0.318(ohm/um) viaRes=2.6(ohm) viaCap=0.089376(ff)
M5(H) w=0.28(um) s=0.28(um) p=0.56(um) es=0.84(um) cap=0.124(ff/um) res=0.318(ohm/um) viaRes=2.6(ohm) viaCap=0.079352(ff)
M6(V) w=2(um) s=2.8(um) p=9.8(um) es=17.6(um) cap=0.107(ff/um) res=0.0035(ohm/um) viaRes=0.4(ohm) viaCap=0.847912(ff)

RC Information for View test_max :
Est. Cap                : 0.154556(V=0.1743 H=0.155482) (ff/um) [0.000154556]
Est. Res                : 0.324286(V=0.317857 H=0.35)(ohm/um) [0.000324286]
Est. Via Res            : 2.6(ohm) [0]
Est. Via Cap            : 0.0881653(ff)
M1(H) w=0.24(um) s=0.2(um) p=0.56(um) es=0.88(um) cap=0.155(ff/um) res=0.35(ohm/um) viaRes=0(ohm) viaCap=0(ff)
M2(V) w=0.28(um) s=0.28(um) p=0.56(um) es=0.84(um) cap=0.174(ff/um) res=0.318(ohm/um) viaRes=2.6(ohm) viaCap=0.0881653(ff)
M3(H) w=0.28(um) s=0.28(um) p=0.56(um) es=0.84(um) cap=0.16(ff/um) res=0.318(ohm/um) viaRes=2.6(ohm) viaCap=0.093492(ff)
M4(V) w=0.28(um) s=0.28(um) p=0.56(um) es=0.84(um) cap=0.16(ff/um) res=0.318(ohm/um) viaRes=2.6(ohm) viaCap=0.089376(ff)
M5(H) w=0.28(um) s=0.28(um) p=0.56(um) es=0.84(um) cap=0.124(ff/um) res=0.318(ohm/um) viaRes=2.6(ohm) viaCap=0.079352(ff)
M6(V) w=2(um) s=2.8(um) p=9.8(um) es=17.6(um) cap=0.107(ff/um) res=0.0035(ohm/um) viaRes=0.4(ohm) viaCap=0.847912(ff)

RC Information for View func_min :
Est. Cap                : 0.154556(V=0.1743 H=0.155482) (ff/um) [0.000154556]
Est. Res                : 0.324286(V=0.317857 H=0.35)(ohm/um) [0.000324286]
Est. Via Res            : 2.6(ohm) [0]
Est. Via Cap            : 0.0881653(ff)
M1(H) w=0.24(um) s=0.2(um) p=0.56(um) es=0.88(um) cap=0.155(ff/um) res=0.35(ohm/um) viaRes=0(ohm) viaCap=0(ff)
M2(V) w=0.28(um) s=0.28(um) p=0.56(um) es=0.84(um) cap=0.174(ff/um) res=0.318(ohm/um) viaRes=2.6(ohm) viaCap=0.0881653(ff)
M3(H) w=0.28(um) s=0.28(um) p=0.56(um) es=0.84(um) cap=0.16(ff/um) res=0.318(ohm/um) viaRes=2.6(ohm) viaCap=0.093492(ff)
M4(V) w=0.28(um) s=0.28(um) p=0.56(um) es=0.84(um) cap=0.16(ff/um) res=0.318(ohm/um) viaRes=2.6(ohm) viaCap=0.089376(ff)
M5(H) w=0.28(um) s=0.28(um) p=0.56(um) es=0.84(um) cap=0.124(ff/um) res=0.318(ohm/um) viaRes=2.6(ohm) viaCap=0.079352(ff)
M6(V) w=2(um) s=2.8(um) p=9.8(um) es=17.6(um) cap=0.107(ff/um) res=0.0035(ohm/um) viaRes=0.4(ohm) viaCap=0.847912(ff)

RC Information for View test_min :
Est. Cap                : 0.154556(V=0.1743 H=0.155482) (ff/um) [0.000154556]
Est. Res                : 0.324286(V=0.317857 H=0.35)(ohm/um) [0.000324286]
Est. Via Res            : 2.6(ohm) [0]
Est. Via Cap            : 0.0881653(ff)
M1(H) w=0.24(um) s=0.2(um) p=0.56(um) es=0.88(um) cap=0.155(ff/um) res=0.35(ohm/um) viaRes=0(ohm) viaCap=0(ff)
M2(V) w=0.28(um) s=0.28(um) p=0.56(um) es=0.84(um) cap=0.174(ff/um) res=0.318(ohm/um) viaRes=2.6(ohm) viaCap=0.0881653(ff)
M3(H) w=0.28(um) s=0.28(um) p=0.56(um) es=0.84(um) cap=0.16(ff/um) res=0.318(ohm/um) viaRes=2.6(ohm) viaCap=0.093492(ff)
M4(V) w=0.28(um) s=0.28(um) p=0.56(um) es=0.84(um) cap=0.16(ff/um) res=0.318(ohm/um) viaRes=2.6(ohm) viaCap=0.089376(ff)
M5(H) w=0.28(um) s=0.28(um) p=0.56(um) es=0.84(um) cap=0.124(ff/um) res=0.318(ohm/um) viaRes=2.6(ohm) viaCap=0.079352(ff)
M6(V) w=2(um) s=2.8(um) p=9.8(um) es=17.6(um) cap=0.107(ff/um) res=0.0035(ohm/um) viaRes=0.4(ohm) viaCap=0.847912(ff)

RouteType               : FE_CTS_DEFAULT_LEAF
PreferredExtraSpace     : 1
Shield                  : NONE
PreferLayer             : M1 M2 M3 M4 M5 
RC Information for View func_max :
Est. Cap                : 0.154556(V=0.1743 H=0.155482) (ff/um) [0.000154556]
Est. Res                : 0.324286(V=0.317857 H=0.35)(ohm/um) [0.000324286]
Est. Via Res            : 2.6(ohm) [0]
Est. Via Cap            : 0.0881653(ff)
M1(H) w=0.24(um) s=0.2(um) p=0.56(um) es=0.88(um) cap=0.155(ff/um) res=0.35(ohm/um) viaRes=0(ohm) viaCap=0(ff)
M2(V) w=0.28(um) s=0.28(um) p=0.56(um) es=0.84(um) cap=0.174(ff/um) res=0.318(ohm/um) viaRes=2.6(ohm) viaCap=0.0881653(ff)
M3(H) w=0.28(um) s=0.28(um) p=0.56(um) es=0.84(um) cap=0.16(ff/um) res=0.318(ohm/um) viaRes=2.6(ohm) viaCap=0.093492(ff)
M4(V) w=0.28(um) s=0.28(um) p=0.56(um) es=0.84(um) cap=0.16(ff/um) res=0.318(ohm/um) viaRes=2.6(ohm) viaCap=0.089376(ff)
M5(H) w=0.28(um) s=0.28(um) p=0.56(um) es=0.84(um) cap=0.124(ff/um) res=0.318(ohm/um) viaRes=2.6(ohm) viaCap=0.079352(ff)
M6(V) w=2(um) s=2.8(um) p=9.8(um) es=17.6(um) cap=0.107(ff/um) res=0.0035(ohm/um) viaRes=0.4(ohm) viaCap=0.847912(ff)

RC Information for View test_max :
Est. Cap                : 0.154556(V=0.1743 H=0.155482) (ff/um) [0.000154556]
Est. Res                : 0.324286(V=0.317857 H=0.35)(ohm/um) [0.000324286]
Est. Via Res            : 2.6(ohm) [0]
Est. Via Cap            : 0.0881653(ff)
M1(H) w=0.24(um) s=0.2(um) p=0.56(um) es=0.88(um) cap=0.155(ff/um) res=0.35(ohm/um) viaRes=0(ohm) viaCap=0(ff)
M2(V) w=0.28(um) s=0.28(um) p=0.56(um) es=0.84(um) cap=0.174(ff/um) res=0.318(ohm/um) viaRes=2.6(ohm) viaCap=0.0881653(ff)
M3(H) w=0.28(um) s=0.28(um) p=0.56(um) es=0.84(um) cap=0.16(ff/um) res=0.318(ohm/um) viaRes=2.6(ohm) viaCap=0.093492(ff)
M4(V) w=0.28(um) s=0.28(um) p=0.56(um) es=0.84(um) cap=0.16(ff/um) res=0.318(ohm/um) viaRes=2.6(ohm) viaCap=0.089376(ff)
M5(H) w=0.28(um) s=0.28(um) p=0.56(um) es=0.84(um) cap=0.124(ff/um) res=0.318(ohm/um) viaRes=2.6(ohm) viaCap=0.079352(ff)
M6(V) w=2(um) s=2.8(um) p=9.8(um) es=17.6(um) cap=0.107(ff/um) res=0.0035(ohm/um) viaRes=0.4(ohm) viaCap=0.847912(ff)

RC Information for View func_min :
Est. Cap                : 0.154556(V=0.1743 H=0.155482) (ff/um) [0.000154556]
Est. Res                : 0.324286(V=0.317857 H=0.35)(ohm/um) [0.000324286]
Est. Via Res            : 2.6(ohm) [0]
Est. Via Cap            : 0.0881653(ff)
M1(H) w=0.24(um) s=0.2(um) p=0.56(um) es=0.88(um) cap=0.155(ff/um) res=0.35(ohm/um) viaRes=0(ohm) viaCap=0(ff)
M2(V) w=0.28(um) s=0.28(um) p=0.56(um) es=0.84(um) cap=0.174(ff/um) res=0.318(ohm/um) viaRes=2.6(ohm) viaCap=0.0881653(ff)
M3(H) w=0.28(um) s=0.28(um) p=0.56(um) es=0.84(um) cap=0.16(ff/um) res=0.318(ohm/um) viaRes=2.6(ohm) viaCap=0.093492(ff)
M4(V) w=0.28(um) s=0.28(um) p=0.56(um) es=0.84(um) cap=0.16(ff/um) res=0.318(ohm/um) viaRes=2.6(ohm) viaCap=0.089376(ff)
M5(H) w=0.28(um) s=0.28(um) p=0.56(um) es=0.84(um) cap=0.124(ff/um) res=0.318(ohm/um) viaRes=2.6(ohm) viaCap=0.079352(ff)
M6(V) w=2(um) s=2.8(um) p=9.8(um) es=17.6(um) cap=0.107(ff/um) res=0.0035(ohm/um) viaRes=0.4(ohm) viaCap=0.847912(ff)

RC Information for View test_min :
Est. Cap                : 0.154556(V=0.1743 H=0.155482) (ff/um) [0.000154556]
Est. Res                : 0.324286(V=0.317857 H=0.35)(ohm/um) [0.000324286]
Est. Via Res            : 2.6(ohm) [0]
Est. Via Cap            : 0.0881653(ff)
M1(H) w=0.24(um) s=0.2(um) p=0.56(um) es=0.88(um) cap=0.155(ff/um) res=0.35(ohm/um) viaRes=0(ohm) viaCap=0(ff)
M2(V) w=0.28(um) s=0.28(um) p=0.56(um) es=0.84(um) cap=0.174(ff/um) res=0.318(ohm/um) viaRes=2.6(ohm) viaCap=0.0881653(ff)
M3(H) w=0.28(um) s=0.28(um) p=0.56(um) es=0.84(um) cap=0.16(ff/um) res=0.318(ohm/um) viaRes=2.6(ohm) viaCap=0.093492(ff)
M4(V) w=0.28(um) s=0.28(um) p=0.56(um) es=0.84(um) cap=0.16(ff/um) res=0.318(ohm/um) viaRes=2.6(ohm) viaCap=0.089376(ff)
M5(H) w=0.28(um) s=0.28(um) p=0.56(um) es=0.84(um) cap=0.124(ff/um) res=0.318(ohm/um) viaRes=2.6(ohm) viaCap=0.079352(ff)
M6(V) w=2(um) s=2.8(um) p=9.8(um) es=17.6(um) cap=0.107(ff/um) res=0.0035(ohm/um) viaRes=0.4(ohm) viaCap=0.847912(ff)

Switching off Advanced RC Correlation modes in AAE mode.
Active Analysis Views for CTS are,
#1 func_max
#2 test_max
#3 func_min
#4 test_min
Default Analysis Views is func_max


****** AutoClockRootPin ******
AutoClockRootPin 1: Clk
# NoGating         NO
# SetDPinAsSync    NO
# SetIoPinAsSync   NO
# SetAsyncSRPinAsSync   NO
# SetTriStEnPinAsSync   NO
# SetBBoxPinAsSync   NO
# RouteClkNet      YES
# PostOpt          YES
# RouteType        FE_CTS_DEFAULT
# LeafRouteType    FE_CTS_DEFAULT_LEAF

***** !! NOTE !! *****

CTS treats D-pins and I/O pins as non-synchronous pins by default.
If you want to change the behavior, you need to use the SetDPinAsSync
or SetIoPinAsSync statement in the clock tree specification file,
or use the setCTSMode -traceDPinAsLeaf {true|false} command,
or use the setCTSMode -traceIoPinAsLeaf {true|false} command
before specifyClockTree command.

*** End specifyClockTree (cpu=0:00:00.0, real=0:00:01.0, mem=1013.2M) ***
*** End createClockTreeSpec (cpu=0:00:00.6, real=0:00:01.0, mem=1013.2M) ***
<CMD> clockDesign -specFile Clock.ctstch -outDir clock_report -fixedInstBeforeCTS
-engine auto                            # enums={ck ccopt auto ccopt_from_edi_spec}, default=auto
**WARN: (ENCCK-9000):	Option -outDir is partially supported when setCTSMode -engine is not ck.
**ERROR: (ENCCK-9000):	Option -fixedInstBeforeCTS is not supported when setCTSMode -engine is not ck, please use changeClockStatus command before clockDesign.

  clockDesign
    [-specFile {filename1 filename2 ...}]
    [-genSpecOnly filename]
    [-outDir dirname]
    [-clk clockname]
    [-macromodel filename]
    [-check]
    [-fixedInstBeforeCTS | -unfixedInstBeforeCTS]
    [-noDeleteClockTree]
    [-postCTSsdcFile filename]
    [-incrPostCTSsdcFile filename]
    [-pulsedLatch]
    [-honorSDCDontTouch]
    [-preserveAssertion]
    [-skipTimeDesign]
    [-noSkipTimeDesign]
  

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
ERROR     ENCCK-9000           2  %s                                       
*** Message Summary: 0 warning(s), 2 error(s)

<CMD> changeClockStatus -all -noFixedNetWires
**WARN: (ENCCK-1100):	Command changeClockStatus is no longer supported when CTS engine is not ck. You can use command setCTSMode with option -engine to set CTS engine.
Redoing specifyClockTree ...
Checking spec file integrity...
*** Changed status on (0) instances, and (0) nets in Clock Clk.
*** End changeClockStatus (cpu=0:00:00.0, real=0:00:00.0, mem=1013.2M) ***
<CMD> get_propagated_clock -clock Clk
  Clock 'Clk' is in propagated mode
  Clock 'Clk' is in propagated mode
  Clock 'Clk' is in propagated mode
  Clock 'Clk' is in propagated mode
<CMD> timeDesign -postCTS -expandedViews
**WARN: (ENCTCM-70):	Option "-fixDRC" for command getSIMode is obsolete and has been replaced by "-report_si_slew_max_transition". The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, update your script to use "-report_si_slew_max_transition".
*** Starting trialRoute (mem=1009.2M) ***

There are 0 guide points passed to trialRoute for fixed pins.
There are 0 guide points passed to trialRoute for pinGroup/netGroup/pinGuide pins.
All nets are already routed correctly.
*** Finishing trialRoute (mem=1009.2M) ***

Extraction called for design 'DacCtrl' of instances=61 and nets=76 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man ENCEXT-3530' for more detail.
PreRoute RC Extraction called for design DacCtrl.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1009.184M)
Found active setup analysis view func_max
Found active setup analysis view test_max
Found active hold analysis view func_min
Found active hold analysis view test_min
AAE_MTTC: End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
AAE_THRD: End delay calculation. (MEM=1152.05 CPU=0:00:00.0 REAL=0:00:00.0)

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| 13.827  | 22.294  | 13.827  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   33    |    9    |   24    |
+--------------------+---------+---------+---------+
|func_max            | 13.827  | 22.294  | 13.827  |
|                    |  0.000  |  0.000  |  0.000  |
|                    |    0    |    0    |    0    |
|                    |   33    |    9    |   24    |
+--------------------+---------+---------+---------+
|test_max            | 13.827  | 22.294  | 13.827  |
|                    |  0.000  |  0.000  |  0.000  |
|                    |    0    |    0    |    0    |
|                    |   33    |    9    |   24    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 90.625%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
Reported timing to dir ./timingReports
Total CPU time: 0.48 sec
Total Real time: 1.0 sec
Total Memory Usage: 1086.027344 Mbytes
<CMD> timeDesign -postCTS -hold -expandedViews
**WARN: (ENCTCM-70):	Option "-fixDRC" for command getSIMode is obsolete and has been replaced by "-report_si_slew_max_transition". The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, update your script to use "-report_si_slew_max_transition".
**WARN: (ENCEXT-3493):	The design extraction status has been reset by the setExtractRCMode command. The parasitic data can be regenerated either by extracting the design using the extractRC command or by loading the SPEF or RCDB file(s).
Type 'man ENCEXT-3493' for more detail.
*** Starting trialRoute (mem=1049.1M) ***

There are 0 guide points passed to trialRoute for fixed pins.
There are 0 guide points passed to trialRoute for pinGroup/netGroup/pinGuide pins.
All nets are already routed correctly.
*** Finishing trialRoute (mem=1049.1M) ***

Extraction called for design 'DacCtrl' of instances=61 and nets=76 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man ENCEXT-3530' for more detail.
PreRoute RC Extraction called for design DacCtrl.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1049.113M)
Found active setup analysis view func_max
Found active setup analysis view test_max
Found active hold analysis view func_min
Found active hold analysis view test_min
AAE_MTTC: End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
AAE_THRD: End delay calculation. (MEM=1142.25 CPU=0:00:00.0 REAL=0:00:00.0)

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.101  |  0.101  |  2.796  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   33    |    9    |   24    |
+--------------------+---------+---------+---------+
|func_min            |  0.101  |  0.101  |  2.796  |
|                    |  0.000  |  0.000  |  0.000  |
|                    |    0    |    0    |    0    |
|                    |   33    |    9    |   24    |
+--------------------+---------+---------+---------+
|test_min            |  0.101  |  0.101  |  2.796  |
|                    |  0.000  |  0.000  |  0.000  |
|                    |    0    |    0    |    0    |
|                    |   33    |    9    |   24    |
+--------------------+---------+---------+---------+

Density: 90.625%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
Reported timing to dir ./timingReports
Total CPU time: 0.18 sec
Total Real time: 0.0 sec
Total Memory Usage: 1050.113281 Mbytes
<CMD> wroute
Writing DEF file '.wroute_3720.def', current time is Sun Nov  8 19:23:07 2015 ...
unitPerMicron=1000, dbgMicronPerDBU=0.001000, unitPerDBU=1.000000
DEF file '.wroute_3720.def' is written, current time is Sun Nov  8 19:23:07 2015 ...
*** Begin WROUTE on Sun Nov  8 19:23:07 2015 ***
WROUTE /pkg/Cadence/installs/EDI142/tools.lnx86/fe/bin/64bit/wroute version 3.1.61 db version 1.01 (64 bit)
WROUTE compiled on 06/30/2009 00:01 (icmopt07)
WROUTE ran on directory: /home/saul/projects/DIGIMP/IMP_DAC_CTRL/PLACE_ROUTE
WROUTE ran on machine: localhost.localdomain (Linux 2.6.18-406.el5 x86_64 4.00Ghz)

Begin option processing ...
(from .wroute_3720.conf) grouteGgridMode set to "uniform"
(from .wroute_3720.conf) inputDefName set to ".wroute_3720.def"
(from .wroute_3720.conf) inputLefName set to ".oa2lef3720/FEOADesignlib_tech.lef .oa2lef3720/TECH_H18A6.lef .oa2lef3720/CORELIB_HV.lef"
(from .wroute_3720.conf) outputDbName set to "DacCtrl.wdb"
(from .wroute_3720.conf, hidden option) outputRefName set to ".wroute_3720.ref"
(from .wroute_3720.conf) routeFinal set to true
(from .wroute_3720.conf) routeGlobal set to true
(from .wroute_3720.conf) frouteAutoStop set to false
(from .wroute_3720.conf, hidden option) outputRefFullChangeInfo set to true
End option processing: cpu: 0:00:00, real: 0:00:00, peak: 12.00 megs.

Begin checkout products ...
Encounter_C 9.1
End checkout products.

Begin LEF/DEF in ...
Reading ".oa2lef3720/FEOADesignlib_tech.lef" ...
Reading ".oa2lef3720/TECH_H18A6.lef" ...
Reading ".oa2lef3720/CORELIB_HV.lef" ...
Reading ".wroute_3720.def" ...
   *WARNING* VIARULE RX_M1, improper LAYER pair, RX, M1
   *WARNING* VIARULE RX_M1, CA is not a proper CUT LAYER
   *WARNING* VIARULE RX_M1_min, improper LAYER pair, RX, M1
   *WARNING* VIARULE RX_M1_min, CA is not a proper CUT LAYER
   *WARNING* VIARULE DRX_M1, improper LAYER pair, RX, M1
   *WARNING* VIARULE DRX_M1, CA is not a proper CUT LAYER
   *WARNING* design has no clock net
   A total of 7 warnings.
Read in 21 layers, 6 routing layers, 1 overlap layer
Read in 1 nondefault rule, 0 used
Read in 479 macros, 25 used
Read in 61 components
  61 core components: 0 unplaced, 61 placed, 0 fixed
Read in 25 physical pins
  25 physical pins: 0 unplaced, 25 placed, 0 fixed
Read in 1 blockages
Read in 3 special nets, 2 routed
Read in 73 nets
Read in 378 terminals

Distribution of nets (excluding special nets):
        2 ( 1        term),     26 ( 2        term),     23 ( 3        term),
        8 ( 4        term),      3 ( 5        term),      4 ( 6        term),
        2 ( 7        term),      2 ( 8        term),      3 (10-19     term),
        0 (>=2000    term).
End LEF/DEF in: cpu: 0:00:00, real: 0:00:00, peak: 31.00 megs.

Begin global routing ...
Begin building data ...
Using automatically generated gcell grid instead of specified gcell grid

Gcell summary:
Layer             Gcell        Blocked Gcell        0-Track Gcell
-----------------------------------------------------------------
 1st routing        208         96 ( 46.15%)          0 (  0.00%)
 2nd routing        208         33 ( 15.87%)          0 (  0.00%)
 3rd routing        208          0 (  0.00%)          0 (  0.00%)
 4th routing        208          0 (  0.00%)          0 (  0.00%)
 5th routing        208          0 (  0.00%)          0 (  0.00%)
 6th routing        208          0 (  0.00%)         65 ( 31.25%)
-----------------------------------------------------------------
                   1248        129 ( 10.34%)         65 (  5.21%)
End building data: cpu: 0:00:00, real: 0:00:00, peak: 33.00 megs.

Begin routing ...
Layer            Length   Down-Via  Over-track     Over-capacity
----------------------------------------------------------------
 1st routing         35          0           1       1 (  0.48%)
 2nd routing        183        206           2       2 (  0.96%)
 3rd routing        173        140           0       0 (  0.00%)
 4th routing         45         14           0       0 (  0.00%)
 5th routing          0          0           0       0 (  0.00%)
 6th routing          0          0           0       0 (  0.00%)
----------------------------------------------------------------
                    436        360           3       3 (  0.24%)

Over-capacity details
Layer              1-2 tracks      3-4 tracks      5-6 tracks      >=7 tracks
------------------------------------------------------------------------------
 1st routing        1 ( 0.48%)      0 ( 0.00%)      0 ( 0.00%)      0 ( 0.00%)
 2nd routing        2 ( 0.96%)      0 ( 0.00%)      0 ( 0.00%)      0 ( 0.00%)
 3rd routing        0 ( 0.00%)      0 ( 0.00%)      0 ( 0.00%)      0 ( 0.00%)
 4th routing        0 ( 0.00%)      0 ( 0.00%)      0 ( 0.00%)      0 ( 0.00%)
 5th routing        0 ( 0.00%)      0 ( 0.00%)      0 ( 0.00%)      0 ( 0.00%)
 6th routing        0 ( 0.00%)      0 ( 0.00%)      0 ( 0.00%)      0 ( 0.00%)
------------------------------------------------------------------------------
                    3 ( 0.24%)      0 ( 0.00%)      0 ( 0.00%)      0 ( 0.00%)
End routing: cpu: 0:00:00, real: 0:00:00, peak: 33.00 megs.

Begin pass 1 optimization ...
Layer            Length   Down-Via  Over-track     Over-capacity
----------------------------------------------------------------
 1st routing         34          0           1       1 (  0.48%)
 2nd routing        192        207           0       0 (  0.00%)
 3rd routing        179        150           0       0 (  0.00%)
 4th routing         35         13           0       0 (  0.00%)
 5th routing          0          0           0       0 (  0.00%)
 6th routing          0          0           0       0 (  0.00%)
----------------------------------------------------------------
                    440        370           1       1 (  0.08%)

Over-capacity details
Layer              1-2 tracks      3-4 tracks      5-6 tracks      >=7 tracks
------------------------------------------------------------------------------
 1st routing        1 ( 0.48%)      0 ( 0.00%)      0 ( 0.00%)      0 ( 0.00%)
 2nd routing        0 ( 0.00%)      0 ( 0.00%)      0 ( 0.00%)      0 ( 0.00%)
 3rd routing        0 ( 0.00%)      0 ( 0.00%)      0 ( 0.00%)      0 ( 0.00%)
 4th routing        0 ( 0.00%)      0 ( 0.00%)      0 ( 0.00%)      0 ( 0.00%)
 5th routing        0 ( 0.00%)      0 ( 0.00%)      0 ( 0.00%)      0 ( 0.00%)
 6th routing        0 ( 0.00%)      0 ( 0.00%)      0 ( 0.00%)      0 ( 0.00%)
------------------------------------------------------------------------------
                    1 ( 0.08%)      0 ( 0.00%)      0 ( 0.00%)      0 ( 0.00%)
End pass 1 optimization: cpu: 0:00:00, real: 0:00:00, peak: 33.00 megs.
End global routing: cpu: 0:00:00, real: 0:00:00, peak: 33.00 megs.

Begin final routing ...
Begin building data ...
End building data: cpu: 0:00:00, real: 0:00:00, peak: 33.00 megs.

Begin routing ...
Layer          H-Length   V-Length   Down-Via  Violation (   Antenna)
---------------------------------------------------------------------
 1st routing        175          3          0          0 (         0)
 2nd routing         71       1008        278          1 (         0)
 3rd routing       1388          0        189          0 (         0)
 4th routing          0        689         79          0 (         0)
 5th routing          0          0          0          0 (         0)
 6th routing          0          0          0          0 (         0)
---------------------------------------------------------------------
                   1634       1701        546          1 (         0)
End routing: cpu: 0:00:00, real: 0:00:00, peak: 67.00 megs.

Begin pass 1 search repair ...
Layer          H-Length   V-Length   Down-Via  Violation (   Antenna)
---------------------------------------------------------------------
 1st routing        175          3          0          0 (         0)
 2nd routing         71       1013        278          0 (         0)
 3rd routing       1388          0        191          0 (         0)
 4th routing          0        685         77          0 (         0)
 5th routing          0          0          0          0 (         0)
 6th routing          0          0          0          0 (         0)
---------------------------------------------------------------------
                   1634       1702        546          0 (         0)
End pass 1 search repair: cpu: 0:00:00, real: 0:00:00, peak: 67.00 megs.

Begin antenna checking ...
Layer          H-Length   V-Length   Down-Via  Violation (   Antenna)
---------------------------------------------------------------------
 1st routing        175          3          0          0 (         0)
 2nd routing         71       1013        278          0 (         0)
 3rd routing       1388          0        191          0 (         0)
 4th routing          0        685         77          0 (         0)
 5th routing          0          0          0          0 (         0)
 6th routing          0          0          0          0 (         0)
---------------------------------------------------------------------
                   1634       1702        546          0 (         0)
End antenna checking: cpu: 0:00:00, real: 0:00:00, peak: 67.00 megs.
End final routing: cpu: 0:00:00, real: 0:00:00, peak: 67.00 megs.

Begin DB out ...
Writing "DacCtrl.wdb" ...
Written out 21 layers, 6 routing layers, 1 overlap layer
Written out 1 nondefault rule, 0 used
Written out 479 macros, 25 used
Written out 61 components
  61 core components: 0 unplaced, 61 placed, 0 fixed
Written out 25 physical pins
  25 physical pins: 0 unplaced, 25 placed, 0 fixed
Written out 1 blockages
Written out 3 special nets, 2 routed
Written out 73 nets, 71 routed
Written out 378 terminals
Written out 1248 gcells for 6 layers
Written out 362 real and virtual terminals
End DB out: cpu: 0:00:00, real: 0:00:00, peak: 67.00 megs.

Begin LEF/DEF/REF out ...
Writing ".wroute_3720.ref" ...
End LEF/DEF/REF out: cpu: 0:00:00, real: 0:00:00, peak: 67.00 megs.

Begin checkin products ...
Encounter_C
End checkin products.

Begin final report ...
Total wire length                    =       3337 (      1634x       1702y)
Total number of vias                 =        546
Total number of violations           =          0 (0 antenna)
Total number of over capacity gcells =          1 (  0.08%)
Total CPU time used                  =    0:00:00
Total real time used                 =    0:00:01
Maximum memory used                  =   67.00 megs
End final report.

*** End WROUTE on Sun Nov  8 19:23:08 2015 ***
Reading REF file '.wroute_3720.ref' ...
version 1.000000
design DacCtrl
status frouted
--- CASESENSITIVE ON
--- DIVIDERCHAR '/'
--- BUSBITCHARS '[]'
--- UnitsPerDBU = 1.0000
there are 16 columns
there are 13 rows
there are 8 vias
there are 1 nodefault rules
There are 0 violations
REF file '.wroute_3720.ref' is parsed.
<CMD> verify_drc -report DacCtrl.drc.rpt -limit 1000
 *** Starting Verify DRC (MEM: 1050.1) ***

  VERIFY DRC ...... Starting Verification
  VERIFY DRC ...... Initializing
  VERIFY DRC ...... Deleting Existing Violations
  VERIFY DRC ...... Creating Sub-Areas
**WARN: (ENCVFG-1198):	The number of CPUs requested 2 is larger than that verify_drc used 1. In Multithreading mode, the number of CPUs verify_drc used is not larger than the number of subareas.
 Use 'setMultiCpuUsage -localCpu' to specify the less cup number if the verify area is not large.
  VERIFY DRC ...... Using new threading
  VERIFY DRC ...... Sub-Area : 1 of 1
  VERIFY DRC ...... Sub-Area : 1 complete 0 Viols.

  Verification Complete : 0 Viols.

 *** End Verify DRC (CPU: 0:00:00.0  ELAPSED TIME: 0.00  MEM: 103.1M) ***

<CMD> addFiller -cell FILLCAPX32_HV FILLCAPX16_HV FILLCAPX8_HV FILLCAPX4_HV -prefix FILLERCAP
*INFO: Adding fillers to top-module.
*INFO:   Added 6 filler insts (cell FILLCAPX32_HV / prefix FILLERCAP).
*INFO:   Added 2 filler insts (cell FILLCAPX16_HV / prefix FILLERCAP).
*INFO:   Added 14 filler insts (cell FILLCAPX8_HV / prefix FILLERCAP).
*INFO:   Added 12 filler insts (cell FILLCAPX4_HV / prefix FILLERCAP).
*INFO: Total 34 filler insts added - prefix FILLERCAP (CPU: 0:00:00.0).
For 34 new insts, *** Applied 2 GNC rules (cpu = 0:00:00.0)
Saving Drc markers ...
... 0 markers are saved ...
*INFO: Checking for DRC violations on added fillers.
**WARN: (ENCVFG-198):	Area to be verified is small to see any runtime gain from multi-cpus. Use setMultiCpuUsage command to adjust the number of CPUs. 
*INFO: Iteration 0-#1, Found 82 DRC violations (real: 0:00:00.0).
For 30 new insts, *** Applied 2 GNC rules (cpu = 0:00:00.0)
**WARN: (ENCVFG-198):	Area to be verified is small to see any runtime gain from multi-cpus. Use setMultiCpuUsage command to adjust the number of CPUs. 
*INFO: Iteration 0-#2, Found 105 DRC violations (real: 0:00:00.0).
For 12 new insts, *** Applied 2 GNC rules (cpu = 0:00:00.0)
**WARN: (ENCVFG-198):	Area to be verified is small to see any runtime gain from multi-cpus. Use setMultiCpuUsage command to adjust the number of CPUs. 
*INFO: Iteration 0-#3, Found 27 DRC violations (real: 0:00:00.0).
For 6 new insts, *** Applied 2 GNC rules (cpu = 0:00:00.0)
**WARN: (ENCVFG-198):	Area to be verified is small to see any runtime gain from multi-cpus. Use setMultiCpuUsage command to adjust the number of CPUs. 
*INFO: Iteration 0-#4, Found 3 DRC violations (real: 0:00:00.0).
For 0 new insts, *** Applied 0 GNC rules.
**WARN: (ENCVFG-198):	Area to be verified is small to see any runtime gain from multi-cpus. Use setMultiCpuUsage command to adjust the number of CPUs. 
*INFO: Iteration 0-#5, Found 0 DRC violation  (real: 0:00:00.0).
*INFO: Adding fillers to top-module.
*INFO:   Added 47 filler insts (cell FILLCAPX4_HV / prefix FILLERCAP).
For 47 new insts, *** Applied 2 GNC rules (cpu = 0:00:00.0)
**WARN: (ENCVFG-198):	Area to be verified is small to see any runtime gain from multi-cpus. Use setMultiCpuUsage command to adjust the number of CPUs. 
*INFO: Iteration 1-#1, Found 165 DRC violations (real: 0:00:00.0).
For 0 new insts, *** Applied 0 GNC rules.
**WARN: (ENCVFG-198):	Area to be verified is small to see any runtime gain from multi-cpus. Use setMultiCpuUsage command to adjust the number of CPUs. 
*INFO: Iteration 1-#2, Found 0 DRC violation  (real: 0:00:01.0).
Loading Drc markers ...
... 0 markers are loaded ...
*INFO: End DRC Checks. (real: 0:00:01.0 ).
*INFO: Replaced 99 fillers which had DRC vio's, with 48 new fillers.
<CMD> addFiller -cell FILLCAPX32_HV FILLCAPX16_HV FILLCAPX8_HV FILLCAPX4_HV -prefix FILLERCAP
*INFO: Adding fillers to top-module.
*INFO:   Added 2 filler insts (cell FILLCAPX32_HV / prefix FILLERCAP).
*INFO:   Added 3 filler insts (cell FILLCAPX16_HV / prefix FILLERCAP).
*INFO:   Added 6 filler insts (cell FILLCAPX8_HV / prefix FILLERCAP).
*INFO:   Added 7 filler insts (cell FILLCAPX4_HV / prefix FILLERCAP).
*INFO: Total 18 filler insts added - prefix FILLERCAP (CPU: 0:00:00.0).
For 18 new insts, *** Applied 2 GNC rules (cpu = 0:00:00.0)
Saving Drc markers ...
... 0 markers are saved ...
*INFO: Checking for DRC violations on added fillers.
**WARN: (ENCVFG-198):	Area to be verified is small to see any runtime gain from multi-cpus. Use setMultiCpuUsage command to adjust the number of CPUs. 
*INFO: Iteration 0-#1, Found 79 DRC violations (real: 0:00:00.0).
For 12 new insts, *** Applied 2 GNC rules (cpu = 0:00:00.0)
**WARN: (ENCVFG-198):	Area to be verified is small to see any runtime gain from multi-cpus. Use setMultiCpuUsage command to adjust the number of CPUs. 
*INFO: Iteration 0-#2, Found 49 DRC violations (real: 0:00:00.0).
For 4 new insts, *** Applied 2 GNC rules (cpu = 0:00:00.0)
**WARN: (ENCVFG-198):	Area to be verified is small to see any runtime gain from multi-cpus. Use setMultiCpuUsage command to adjust the number of CPUs. 
*INFO: Iteration 0-#3, Found 18 DRC violations (real: 0:00:00.0).
For 0 new insts, *** Applied 0 GNC rules.
**WARN: (ENCVFG-198):	Area to be verified is small to see any runtime gain from multi-cpus. Use setMultiCpuUsage command to adjust the number of CPUs. 
*INFO: Iteration 0-#4, Found 0 DRC violation  (real: 0:00:00.0).
*INFO: Adding fillers to top-module.
*INFO:   Added 47 filler insts (cell FILLCAPX4_HV / prefix FILLERCAP).
For 47 new insts, *** Applied 2 GNC rules (cpu = 0:00:00.0)
**WARN: (ENCVFG-198):	Area to be verified is small to see any runtime gain from multi-cpus. Use setMultiCpuUsage command to adjust the number of CPUs. 
*INFO: Iteration 1-#1, Found 165 DRC violations (real: 0:00:00.0).
For 0 new insts, *** Applied 0 GNC rules.
**WARN: (ENCVFG-198):	Area to be verified is small to see any runtime gain from multi-cpus. Use setMultiCpuUsage command to adjust the number of CPUs. 
*INFO: Iteration 1-#2, Found 0 DRC violation  (real: 0:00:00.0).
Loading Drc markers ...
... 0 markers are loaded ...
*INFO: End DRC Checks. (real: 0:00:00.0 ).
*INFO: Replaced 81 fillers which had DRC vio's, with 16 new fillers.
<CMD> addFiller -cell FILLCELLX32_HV FILLCELLX16_HV FILLCELLX8_HV FILLCELLX4_HV FILLCELLX2_HV FILLCELLX1_HV -prefix FILLER
*INFO: Adding fillers to top-module.
*INFO:   Added 2 filler insts (cell FILLCELLX32_HV / prefix FILLER).
*INFO:   Added 3 filler insts (cell FILLCELLX16_HV / prefix FILLER).
*INFO:   Added 6 filler insts (cell FILLCELLX8_HV / prefix FILLER).
*INFO:   Added 7 filler insts (cell FILLCELLX4_HV / prefix FILLER).
*INFO:   Added 9 filler insts (cell FILLCELLX2_HV / prefix FILLER).
*INFO:   Added 19 filler insts (cell FILLCELLX1_HV / prefix FILLER).
*INFO: Total 46 filler insts added - prefix FILLER (CPU: 0:00:00.0).
For 46 new insts, *** Applied 2 GNC rules (cpu = 0:00:00.0)
Saving Drc markers ...
... 0 markers are saved ...
*INFO: Checking for DRC violations on added fillers.
**WARN: (ENCVFG-198):	Area to be verified is small to see any runtime gain from multi-cpus. Use setMultiCpuUsage command to adjust the number of CPUs. 
*INFO: Iteration 0-#1, Found 0 DRC violation  (real: 0:00:00.0).
*INFO: Adding fillers to top-module.
*INFO:   Added 0 filler inst of any cell-type.
For 0 new insts, *** Applied 0 GNC rules.
Loading Drc markers ...
... 0 markers are loaded ...
*INFO: End DRC Checks. (real: 0:00:00.0 ).
<CMD> setDelayCalMode -engine aae -SIAware false
<CMD> timeDesign -postRoute -expandedViews
**WARN: (ENCTCM-70):	Option "-fixDRC" for command getSIMode is obsolete and has been replaced by "-report_si_slew_max_transition". The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, update your script to use "-report_si_slew_max_transition".
**WARN: (ENCEXT-3493):	The design extraction status has been reset by the setExtractRCMode command. The parasitic data can be regenerated either by extracting the design using the extractRC command or by loading the SPEF or RCDB file(s).
Type 'man ENCEXT-3493' for more detail.
Extraction called for design 'DacCtrl' of instances=137 and nets=76 using extraction engine 'postRoute' at effort level 'low' .
**WARN: (ENCEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man ENCEXT-3530' for more detail.
PostRoute (effortLevel low) RC Extraction called for design DacCtrl.
RC Extraction called in multi-corner(1) mode.
Process corner(s) are loaded.
 Corner: ams_rc_corner_typ
extractDetailRC Option : -outfile ./DacCtrl_3720_lkNR4p.rcdb.d  -extended
RC Mode: PostRoute effortLevel low [Extended CapTable, RC Table Resistances]
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Coupling Cap. Scaling Factor : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 1050.6M)
Extracted 10.1721% (CPU Time= 0:00:00.0  MEM= 1096.7M)
Extracted 20.1878% (CPU Time= 0:00:00.0  MEM= 1096.7M)
Extracted 30.2034% (CPU Time= 0:00:00.0  MEM= 1129.7M)
Extracted 40.2191% (CPU Time= 0:00:00.0  MEM= 1129.7M)
Extracted 50.2347% (CPU Time= 0:00:00.0  MEM= 1129.7M)
Extracted 60.2504% (CPU Time= 0:00:00.0  MEM= 1129.7M)
Extracted 70.266% (CPU Time= 0:00:00.0  MEM= 1129.7M)
Extracted 80.2817% (CPU Time= 0:00:00.0  MEM= 1129.7M)
Extracted 90.2973% (CPU Time= 0:00:00.0  MEM= 1129.7M)
Extracted 100% (CPU Time= 0:00:00.0  MEM= 1129.7M)
Number of Extracted Resistors     : 1185
Number of Extracted Ground Cap.   : 1256
Number of Extracted Coupling Cap. : 0
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1083.664M)
Found active setup analysis view func_max
Found active setup analysis view test_max
Found active hold analysis view func_min
Found active hold analysis view test_min
AAE_INFO: 2 threads acquired from CTE.
AAE_MTTC: End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
AAE_THRD: End delay calculation. (MEM=1168.39 CPU=0:00:00.0 REAL=0:00:00.0)

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| 13.625  | 22.246  | 13.625  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   33    |    9    |   24    |
+--------------------+---------+---------+---------+
|func_max            | 13.625  | 22.246  | 13.625  |
|                    |  0.000  |  0.000  |  0.000  |
|                    |    0    |    0    |    0    |
|                    |   33    |    9    |   24    |
+--------------------+---------+---------+---------+
|test_max            | 13.625  | 22.246  | 13.625  |
|                    |  0.000  |  0.000  |  0.000  |
|                    |    0    |    0    |    0    |
|                    |   33    |    9    |   24    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 178.333%
------------------------------------------------------------
Reported timing to dir ./timingReports
Total CPU time: 0.18 sec
Total Real time: 0.0 sec
Total Memory Usage: 1092.070312 Mbytes
<CMD> timeDesign -postRoute -expandedViews -hold
**WARN: (ENCTCM-70):	Option "-fixDRC" for command getSIMode is obsolete and has been replaced by "-report_si_slew_max_transition". The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, update your script to use "-report_si_slew_max_transition".
**WARN: (ENCEXT-3493):	The design extraction status has been reset by the setExtractRCMode command. The parasitic data can be regenerated either by extracting the design using the extractRC command or by loading the SPEF or RCDB file(s).
Type 'man ENCEXT-3493' for more detail.
Extraction called for design 'DacCtrl' of instances=137 and nets=76 using extraction engine 'postRoute' at effort level 'low' .
**WARN: (ENCEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man ENCEXT-3530' for more detail.
PostRoute (effortLevel low) RC Extraction called for design DacCtrl.
RC Extraction called in multi-corner(1) mode.
Process corner(s) are loaded.
 Corner: ams_rc_corner_typ
extractDetailRC Option : -outfile ./DacCtrl_3720_lkNR4p.rcdb.d -maxResLength 200  -extended
RC Mode: PostRoute effortLevel low [Extended CapTable, RC Table Resistances]
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Coupling Cap. Scaling Factor : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 1086.1M)
Extracted 10.1721% (CPU Time= 0:00:00.0  MEM= 1132.1M)
Extracted 20.1878% (CPU Time= 0:00:00.0  MEM= 1132.1M)
Extracted 30.2034% (CPU Time= 0:00:00.0  MEM= 1167.1M)
Extracted 40.2191% (CPU Time= 0:00:00.0  MEM= 1167.1M)
Extracted 50.2347% (CPU Time= 0:00:00.0  MEM= 1167.1M)
Extracted 60.2504% (CPU Time= 0:00:00.0  MEM= 1167.1M)
Extracted 70.266% (CPU Time= 0:00:00.0  MEM= 1167.1M)
Extracted 80.2817% (CPU Time= 0:00:00.0  MEM= 1167.1M)
Extracted 90.2973% (CPU Time= 0:00:00.0  MEM= 1167.1M)
Extracted 100% (CPU Time= 0:00:00.0  MEM= 1167.1M)
Number of Extracted Resistors     : 1185
Number of Extracted Ground Cap.   : 1256
Number of Extracted Coupling Cap. : 0
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1119.070M)
Found active setup analysis view func_max
Found active setup analysis view test_max
Found active hold analysis view func_min
Found active hold analysis view test_min
AAE_INFO: 2 threads acquired from CTE.
AAE_MTTC: End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
AAE_THRD: End delay calculation. (MEM=1147.8 CPU=0:00:00.0 REAL=0:00:00.0)

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.106  |  0.106  |  2.796  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   33    |    9    |   24    |
+--------------------+---------+---------+---------+
|func_min            |  0.106  |  0.106  |  2.796  |
|                    |  0.000  |  0.000  |  0.000  |
|                    |    0    |    0    |    0    |
|                    |   33    |    9    |   24    |
+--------------------+---------+---------+---------+
|test_min            |  0.106  |  0.106  |  2.796  |
|                    |  0.000  |  0.000  |  0.000  |
|                    |    0    |    0    |    0    |
|                    |   33    |    9    |   24    |
+--------------------+---------+---------+---------+

Density: 178.333%
------------------------------------------------------------
Reported timing to dir ./timingReports
Total CPU time: 0.18 sec
Total Real time: 0.0 sec
Total Memory Usage: 1061.695312 Mbytes
<CMD> timeDesign -signoff -expandedViews
The 'setDelayCalMode -SIAware false' command is set. Running Signoff Base AAE Analysis. If Signoff SI AAE Analysis is required set 'setDelayCalMode -SIAware true'.
**WARN: (ENCTCM-70):	Option "-fixDRC" for command getSIMode is obsolete and has been replaced by "-report_si_slew_max_transition". The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, update your script to use "-report_si_slew_max_transition".
**WARN: (ENCEXT-3493):	The design extraction status has been reset by the setExtractRCMode command. The parasitic data can be regenerated either by extracting the design using the extractRC command or by loading the SPEF or RCDB file(s).
Type 'man ENCEXT-3493' for more detail.
Extraction called for design 'DacCtrl' of instances=137 and nets=76 using extraction engine 'postRoute' at effort level 'signoff' .
**WARN: (ENCEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man ENCEXT-3530' for more detail.
-useQrcOAInterface false                   # bool, default=false
Writing LEF information from Encounter to file '/home/saul/projects/DIGIMP/IMP_DAC_CTRL/PLACE_ROUTE/tmp_qrc_NJookC/tmp.lef'.
Writing DEF file '/home/saul/projects/DIGIMP/IMP_DAC_CTRL/PLACE_ROUTE/tmp_qrc_NJookC/qrc.def.gz', current time is Sun Nov  8 19:24:56 2015 ...
unitPerMicron=1000, dbgMicronPerDBU=0.001000, unitPerDBU=1.000000
DEF file '/home/saul/projects/DIGIMP/IMP_DAC_CTRL/PLACE_ROUTE/tmp_qrc_NJookC/qrc.def.gz' is written, current time is Sun Nov  8 19:24:56 2015 ...


  Cadence Quantus QRC Extraction - 64-bit Parasitic Extractor - Version
14.2.3-s099 Wed Jun 17 00:01:02 PDT 2015
-------------------------------------------------------------------------------------------------------------------
                                    Copyright 2015 Cadence Design Systems,
Inc.

distributed_processing \
	 -multi_cpu 2
extract \
	 -selection "all" \
	 -type "rc_decoupled"
extraction_setup \
	 -max_fracture_length 50 \
	 -promote_pin_pad "LOGICAL"
filter_coupling_cap \
	 -cap_filtering_mode "absolute_and_relative" \
	 -coupling_cap_threshold_absolute 3.0 \
	 -coupling_cap_threshold_relative 0.03 \
	 -total_cap_threshold 5.0
input_db -type def \
	 -lef_file_list_file "/home/saul/projects/DIGIMP/IMP_DAC_CTRL/PLACE_ROUTE/tmp_qrc_NJookC/qrc.leflist"
log_file \
	 -dump_options true \
	 -file_name "qrc_3720_20151108_19:24:56.log"
output_db -type spef \
	 -short_incomplete_net_pins true \
	 -subtype "STANDARD"
output_setup \
	 -compressed true \
	 -directory_name "/home/saul/projects/DIGIMP/IMP_DAC_CTRL/PLACE_ROUTE/tmp_qrc_NJookC" \
	 -file_name "DacCtrl" \
	 -temporary_directory_name "/home/saul/projects/DIGIMP/IMP_DAC_CTRL/PLACE_ROUTE/tmp_qrc_NJookC"
process_technology \
	 -technology_corner \
		"ams_rc_corner_typ" \
	 -technology_library_file "/home/saul/projects/DIGIMP/IMP_DAC_CTRL/PLACE_ROUTE/tmp_qrc_NJookC/_qrc_techlib.defs" \
	 -technology_name "_qrc_tech_" \
	 -temperature \
		25



INFO (EXTGRMP-102) : Starting at 2015-Nov-08 19:24:56 (2015-Nov-08 18:24:56 GMT).
Running binary as: 
 /pkg/Cadence/installs/EXT142/tools/extraction/bin/64bit/qrc -cmd
/home/saul/projects/DIGIMP/IMP_DAC_CTRL/PLACE_ROUTE/tmp_qrc_NJookC/__qrc.qrc.cmd
-multi_cpu 2
/home/saul/projects/DIGIMP/IMP_DAC_CTRL/PLACE_ROUTE/tmp_qrc_NJookC/qrc.def.gz
 

WARNING (EXTGRMP-414) : No GDSII/OASIS file is specified. Setting graybox type as LEF_OBSTRUCTION.

INFO (EXTHPY-232) : Preprocessing stage started at Sun Nov  8 19:24:56 2015.

INFO (EXTHPY-169) : 2 process(es) started.
1 process(es) running, 1 completed. 
0 process(es) running, 2 completed. 

INFO (EXTHPY-169) : 2 process(es) started.
1 process(es) running, 1 completed. 
0 process(es) running, 2 completed. 

INFO (EXTHPY-169) : 2 process(es) started.
1 process(es) running, 1 completed. 
0 process(es) running, 2 completed. 

INFO (EXTHPY-233) : Preprocessing stage completed successfully at Sun Nov  8 19:24:59 2015.

INFO (EXTHPY-173) : Capacitance extraction started at Sun Nov  8 19:24:59 2015.

INFO (EXTHPY-169) : 2 process(es) started.
1 process(es) running, 1 completed. 
0 process(es) running, 2 completed. 

INFO (EXTHPY-174) : Capacitance extraction completed successfully at Sun Nov  8 19:24:59 2015.

INFO (EXTHPY-175) : Output generation started at Sun Nov  8 19:24:59 2015.

INFO (EXTHPY-169) : 2 process(es) started.
1 process(es) running, 1 completed. 
0 process(es) running, 2 completed. 

INFO (EXTHPY-176) : Output generation completed successfully at Sun Nov  8 19:25:00 2015.

Ending at 2015-Nov-08 19:25:00 (2015-Nov-08 18:25:00 GMT).

 Tool:                    Cadence Quantus QRC Extraction 64-bit
 Version:                 14.2.3-s099 Wed Jun 17 00:01:02 PDT 2015
 IR Build No:             099 
 Techfile:               
/home/saul/projects/DIGIMP/IMP_DAC_CTRL/PLACE_ROUTE/tmp_qrc_NJookC/_qrc_techdir/ams_rc_corner_typ/qrcTechFile
; version: s11.1.0531hideprocess 
 License(s) used:         1 of Virtuoso_QRC_Extraction_XL 
 User Name:               saul
 Host Name:               localhost.localdomain
 Host OS Release:         Linux 2.6.18-406.el5
 Host OS Version:         #1 SMP Tue Jun 2 17:25:57 EDT 2015
 Run duration:            00:00:00 CPU time, 00:00:04 clock time
 Max (Total) memory used: 401 MB
 Max (CPU) memory used:   365 MB
 Max Temp-Directory used: 2 MB
 Nets/hour:               262K nets/CPU-hr, 65K nets/clock-hr
 Design data:
    Components:           137
    Phy components:       76
    Nets:                 73
    Unconnected pins:     2
 Warning messages:        40
 Error messages:          0

Exit code 0.
Cadence Quantus QRC Extraction completed successfully at 2015-Nov-08
19:25:00 (2015-Nov-08 18:25:00 GMT).
*** qrc completed. ***
spefIn Option :  -rc_corner ams_rc_corner_typ /home/saul/projects/DIGIMP/IMP_DAC_CTRL/PLACE_ROUTE/tmp_qrc_NJookC/DacCtrl.spef.gz 
***** SPEF Reading Started (CPU Time: 0:00:00.0  MEM: 1061.691M)


SPEF files for RC Corner ams_rc_corner_typ:
Top-level spef file '/home/saul/projects/DIGIMP/IMP_DAC_CTRL/PLACE_ROUTE/tmp_qrc_NJookC/DacCtrl.spef.gz'.
Parallel processing using 2 CPUs of host machine will be used to speedup spef file reading.

Reading TopLevel spef file '/home/saul/projects/DIGIMP/IMP_DAC_CTRL/PLACE_ROUTE/tmp_qrc_NJookC/DacCtrl.spef.gz'
Reading NAME_MAP section...done in CPU Time: 0:00:00.0 and Real Time: 0:00:00.0
Reading D_NET section...


Number of Resistors     :  662
Number of Ground Caps   :  524
Number of Coupling Caps :  0
***** SPEF Reading completed (CPU Time: 0:00:00.0 Real Time: 0:00:00.0 MEM: 1093.547M)

This setSIMode -usePrevCeltICRunDir option will have no impact on the current Default AAE-SI GigaOpt optDesign -postRoute (-hold) commands. It is only supported in the old Celtic Optimization Flow which can be triggered using setDelayCalMode -engine signalStorm/feDc -SIAware false & optDesign -postRoute -si (-hold).
Found active setup analysis view func_max
Found active setup analysis view test_max
Found active hold analysis view func_min
Found active hold analysis view test_min
EOS_INFO: Released 2 Threads Succeed.
AAE_MTTC: End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
AAE_MTTC: End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
AAE_THRD: End delay calculation. (MEM=1172.73 CPU=0:00:00.0 REAL=0:00:00.0)

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| 13.621  | 22.271  | 13.621  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   33    |    9    |   24    |
+--------------------+---------+---------+---------+
|func_max            | 13.621  | 22.271  | 13.621  |
|                    |  0.000  |  0.000  |  0.000  |
|                    |    0    |    0    |    0    |
|                    |   33    |    9    |   24    |
+--------------------+---------+---------+---------+
|test_max            | 13.621  | 22.271  | 13.621  |
|                    |  0.000  |  0.000  |  0.000  |
|                    |    0    |    0    |    0    |
|                    |   33    |    9    |   24    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 178.333%
------------------------------------------------------------
Reported timing to dir ./timingReports
Total CPU time: 4.24 sec
Total Real time: 4.0 sec
Total Memory Usage: 1096.414062 Mbytes
<CMD> timeDesign -signoff -expandedViews -hold
The 'setDelayCalMode -SIAware false' command is set. Running Signoff Base AAE Analysis. If Signoff SI AAE Analysis is required set 'setDelayCalMode -SIAware true'.
**WARN: (ENCTCM-70):	Option "-fixDRC" for command getSIMode is obsolete and has been replaced by "-report_si_slew_max_transition". The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, update your script to use "-report_si_slew_max_transition".
**WARN: (ENCEXT-3493):	The design extraction status has been reset by the setExtractRCMode command. The parasitic data can be regenerated either by extracting the design using the extractRC command or by loading the SPEF or RCDB file(s).
Type 'man ENCEXT-3493' for more detail.
Extraction called for design 'DacCtrl' of instances=137 and nets=76 using extraction engine 'postRoute' at effort level 'signoff' .
**WARN: (ENCEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man ENCEXT-3530' for more detail.
-useQrcOAInterface false                   # bool, default=false
Writing LEF information from Encounter to file '/home/saul/projects/DIGIMP/IMP_DAC_CTRL/PLACE_ROUTE/tmp_qrc_PDC1J7/tmp.lef'.
Writing DEF file '/home/saul/projects/DIGIMP/IMP_DAC_CTRL/PLACE_ROUTE/tmp_qrc_PDC1J7/qrc.def.gz', current time is Sun Nov  8 19:25:11 2015 ...
unitPerMicron=1000, dbgMicronPerDBU=0.001000, unitPerDBU=1.000000
DEF file '/home/saul/projects/DIGIMP/IMP_DAC_CTRL/PLACE_ROUTE/tmp_qrc_PDC1J7/qrc.def.gz' is written, current time is Sun Nov  8 19:25:11 2015 ...


  Cadence Quantus QRC Extraction - 64-bit Parasitic Extractor - Version
14.2.3-s099 Wed Jun 17 00:01:02 PDT 2015
-------------------------------------------------------------------------------------------------------------------
                                    Copyright 2015 Cadence Design Systems,
Inc.

distributed_processing \
	 -multi_cpu 2
extract \
	 -selection "all" \
	 -type "rc_decoupled"
extraction_setup \
	 -max_fracture_length 50 \
	 -promote_pin_pad "LOGICAL"
filter_coupling_cap \
	 -cap_filtering_mode "absolute_and_relative" \
	 -coupling_cap_threshold_absolute 3.0 \
	 -coupling_cap_threshold_relative 0.03 \
	 -total_cap_threshold 5.0
input_db -type def \
	 -lef_file_list_file "/home/saul/projects/DIGIMP/IMP_DAC_CTRL/PLACE_ROUTE/tmp_qrc_PDC1J7/qrc.leflist"
log_file \
	 -dump_options true \
	 -file_name "qrc_3720_20151108_19:25:11.log"
output_db -type spef \
	 -short_incomplete_net_pins true \
	 -subtype "STANDARD"
output_setup \
	 -compressed true \
	 -directory_name "/home/saul/projects/DIGIMP/IMP_DAC_CTRL/PLACE_ROUTE/tmp_qrc_PDC1J7" \
	 -file_name "DacCtrl" \
	 -temporary_directory_name "/home/saul/projects/DIGIMP/IMP_DAC_CTRL/PLACE_ROUTE/tmp_qrc_PDC1J7"
process_technology \
	 -technology_corner \
		"ams_rc_corner_typ" \
	 -technology_library_file "/home/saul/projects/DIGIMP/IMP_DAC_CTRL/PLACE_ROUTE/tmp_qrc_PDC1J7/_qrc_techlib.defs" \
	 -technology_name "_qrc_tech_" \
	 -temperature \
		25



INFO (EXTGRMP-102) : Starting at 2015-Nov-08 19:25:11 (2015-Nov-08 18:25:11 GMT).
Running binary as: 
 /pkg/Cadence/installs/EXT142/tools/extraction/bin/64bit/qrc -cmd
/home/saul/projects/DIGIMP/IMP_DAC_CTRL/PLACE_ROUTE/tmp_qrc_PDC1J7/__qrc.qrc.cmd
-multi_cpu 2
/home/saul/projects/DIGIMP/IMP_DAC_CTRL/PLACE_ROUTE/tmp_qrc_PDC1J7/qrc.def.gz
 

WARNING (EXTGRMP-414) : No GDSII/OASIS file is specified. Setting graybox type as LEF_OBSTRUCTION.

INFO (EXTHPY-232) : Preprocessing stage started at Sun Nov  8 19:25:11 2015.

INFO (EXTHPY-169) : 2 process(es) started.
1 process(es) running, 1 completed. 
0 process(es) running, 2 completed. 

INFO (EXTHPY-169) : 2 process(es) started.
1 process(es) running, 1 completed. 
0 process(es) running, 2 completed. 

INFO (EXTHPY-169) : 2 process(es) started.
1 process(es) running, 1 completed. 
0 process(es) running, 2 completed. 

INFO (EXTHPY-233) : Preprocessing stage completed successfully at Sun Nov  8 19:25:14 2015.

INFO (EXTHPY-173) : Capacitance extraction started at Sun Nov  8 19:25:14 2015.

INFO (EXTHPY-169) : 2 process(es) started.
1 process(es) running, 1 completed. 
0 process(es) running, 2 completed. 

INFO (EXTHPY-174) : Capacitance extraction completed successfully at Sun Nov  8 19:25:14 2015.

INFO (EXTHPY-175) : Output generation started at Sun Nov  8 19:25:14 2015.

INFO (EXTHPY-169) : 2 process(es) started.
1 process(es) running, 1 completed. 
0 process(es) running, 2 completed. 

INFO (EXTHPY-176) : Output generation completed successfully at Sun Nov  8 19:25:15 2015.

Ending at 2015-Nov-08 19:25:15 (2015-Nov-08 18:25:15 GMT).

 Tool:                    Cadence Quantus QRC Extraction 64-bit
 Version:                 14.2.3-s099 Wed Jun 17 00:01:02 PDT 2015
 IR Build No:             099 
 Techfile:               
/home/saul/projects/DIGIMP/IMP_DAC_CTRL/PLACE_ROUTE/tmp_qrc_PDC1J7/_qrc_techdir/ams_rc_corner_typ/qrcTechFile
; version: s11.1.0531hideprocess 
 License(s) used:         1 of Virtuoso_QRC_Extraction_XL 
 User Name:               saul
 Host Name:               localhost.localdomain
 Host OS Release:         Linux 2.6.18-406.el5
 Host OS Version:         #1 SMP Tue Jun 2 17:25:57 EDT 2015
 Run duration:            00:00:00 CPU time, 00:00:04 clock time
 Max (Total) memory used: 410 MB
 Max (CPU) memory used:   373 MB
 Max Temp-Directory used: 2 MB
 Nets/hour:               262K nets/CPU-hr, 65K nets/clock-hr
 Design data:
    Components:           137
    Phy components:       76
    Nets:                 73
    Unconnected pins:     2
 Warning messages:        40
 Error messages:          0

Exit code 0.
Cadence Quantus QRC Extraction completed successfully at 2015-Nov-08
19:25:15 (2015-Nov-08 18:25:15 GMT).
*** qrc completed. ***
spefIn Option :  -rc_corner ams_rc_corner_typ /home/saul/projects/DIGIMP/IMP_DAC_CTRL/PLACE_ROUTE/tmp_qrc_PDC1J7/DacCtrl.spef.gz 
***** SPEF Reading Started (CPU Time: 0:00:00.0  MEM: 1096.410M)


SPEF files for RC Corner ams_rc_corner_typ:
Top-level spef file '/home/saul/projects/DIGIMP/IMP_DAC_CTRL/PLACE_ROUTE/tmp_qrc_PDC1J7/DacCtrl.spef.gz'.
Parallel processing using 2 CPUs of host machine will be used to speedup spef file reading.

Reading TopLevel spef file '/home/saul/projects/DIGIMP/IMP_DAC_CTRL/PLACE_ROUTE/tmp_qrc_PDC1J7/DacCtrl.spef.gz'
Reading NAME_MAP section...done in CPU Time: 0:00:00.0 and Real Time: 0:00:00.0
Reading D_NET section...


Number of Resistors     :  662
Number of Ground Caps   :  524
Number of Coupling Caps :  0
***** SPEF Reading completed (CPU Time: 0:00:00.0 Real Time: 0:00:00.0 MEM: 1125.391M)

This setSIMode -usePrevCeltICRunDir option will have no impact on the current Default AAE-SI GigaOpt optDesign -postRoute (-hold) commands. It is only supported in the old Celtic Optimization Flow which can be triggered using setDelayCalMode -engine signalStorm/feDc -SIAware false & optDesign -postRoute -si (-hold).
Found active setup analysis view func_max
Found active setup analysis view test_max
Found active hold analysis view func_min
Found active hold analysis view test_min
EOS_INFO: Released 2 Threads Succeed.
AAE_MTTC: End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
AAE_MTTC: End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
AAE_THRD: End delay calculation. (MEM=1171.7 CPU=0:00:00.0 REAL=0:00:00.0)

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.106  |  0.106  |  2.796  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   33    |    9    |   24    |
+--------------------+---------+---------+---------+
|func_min            |  0.106  |  0.106  |  2.796  |
|                    |  0.000  |  0.000  |  0.000  |
|                    |    0    |    0    |    0    |
|                    |   33    |    9    |   24    |
+--------------------+---------+---------+---------+
|test_min            |  0.106  |  0.106  |  2.796  |
|                    |  0.000  |  0.000  |  0.000  |
|                    |    0    |    0    |    0    |
|                    |   33    |    9    |   24    |
+--------------------+---------+---------+---------+

Density: 178.333%
------------------------------------------------------------
Reported timing to dir ./timingReports
Total CPU time: 4.23 sec
Total Real time: 4.0 sec
Total Memory Usage: 1070.296875 Mbytes
<CMD> set_analysis_view -setup $viewList -hold $viewList
**WARN: analysis view func_min not found, use default_view_setup
**WARN: analysis view test_min not found, use default_view_setup
Initializing multi-corner RC extraction with 1 active RC Corners ...
**WARN: (ENCEXT-6202):	In addition to the technology file, capacitance table file is specified for all RC corners. If the technology file for all RC corners is already specified, the capacitance table file is not required for preRoute and postRoute extraction. In a new session, the capacitance table files can be removed from the create_rc_corner command. In this case, the technology file will be used for preRoute extraction and effort level medium/high/signoff of postRoute extraction.
Type 'man ENCEXT-6202' for more detail.
Reading Capacitance Table File /pkg/AMS411/cds/HK_H18/LEF/h18a6/h18a6.capTable ...
Cap table was created using Encounter 09.13-s229_1.
Process name: cmhv7sf_6AM_nm.
Importing multi-corner RC tables ... 
Summary of Active RC-Corners : 
 
 Analysis View: func_min
    RC-Corner Name        : ams_rc_corner_typ
    RC-Corner Index       : 0
    RC-Corner Temperature : 25 Celsius
    RC-Corner Cap Table   : '/pkg/AMS411/cds/HK_H18/LEF/h18a6/h18a6.capTable'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1
    RC-Corner PostRoute Cap Factor        : 1
    RC-Corner PostRoute XCap Factor       : 1
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1   
    RC-Corner PostRoute Clock Res Factor  : 1   
    RC-Corner Technology file: '/pkg/AMS411/assura/h18a6/h18a6/QRC/qrcTechFile'
 
 Analysis View: test_min
    RC-Corner Name        : ams_rc_corner_typ
    RC-Corner Index       : 0
    RC-Corner Temperature : 25 Celsius
    RC-Corner Cap Table   : '/pkg/AMS411/cds/HK_H18/LEF/h18a6/h18a6.capTable'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1
    RC-Corner PostRoute Cap Factor        : 1
    RC-Corner PostRoute XCap Factor       : 1
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1   
    RC-Corner PostRoute Clock Res Factor  : 1   
    RC-Corner Technology file: '/pkg/AMS411/assura/h18a6/h18a6/QRC/qrcTechFile'
set_analysis_view/update_rc_corner called to change MMMC setup. RC Corner setup information has remained the same. Therefore, parasitic data in the tool brought as per the previous MMMC setup is being maintained.
*Info: initialize multi-corner CTS.
Current (total cpu=0:01:04, real=1:15:38, peak res=723.9M, current mem=977.9M)
DacCtrl
**WARN: (TCLNL-330):	set_input_delay on clock root 'Clk' is not supported. You should use the -source option to set_clock_latency to provide this offset. You can also use the global timing_allow_input_delay_on_clock_source to allow set_input_delay assertion to have an effect on clock source paths beginning at this clock root. (File CONSTRAINTS/DacCtrl_func.sdc, Line 39).

INFO (CTE): read_dc_script finished with 1 WARNING.
WARNING (CTE-25): Line: 9, 10 of File CONSTRAINTS/DacCtrl_func.sdc : Skipped unsupported command: set_units


Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=613.9M, current mem=984.9M)
Current (total cpu=0:01:04, real=1:15:38, peak res=723.9M, current mem=984.9M)
Current (total cpu=0:01:04, real=1:15:38, peak res=723.9M, current mem=984.9M)
DacCtrl
**WARN: (TCLNL-330):	set_input_delay on clock root 'Clk' is not supported. You should use the -source option to set_clock_latency to provide this offset. You can also use the global timing_allow_input_delay_on_clock_source to allow set_input_delay assertion to have an effect on clock source paths beginning at this clock root. (File CONSTRAINTS/DacCtrl_test.sdc, Line 39).

INFO (CTE): read_dc_script finished with 1 WARNING.
WARNING (CTE-25): Line: 9, 10 of File CONSTRAINTS/DacCtrl_test.sdc : Skipped unsupported command: set_units


Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=614.2M, current mem=984.9M)
Current (total cpu=0:01:04, real=1:15:38, peak res=723.9M, current mem=984.9M)
Total number of combinational cells: 373
Total number of sequential cells: 85
Total number of tristate cells: 14
Total number of level shifter cells: 0
Total number of power gating cells: 0
Total number of isolation cells: 0
Total number of power switch cells: 0
Total number of pulse generator cells: 0
Total number of always on buffers: 0
Total number of retention cells: 0
List of usable buffers: BUFX3_HV BUFX2_HV BUFX6_HV BUFX4_HV BUFX8_HV BUFX12_HV BUFX16_HV BUFX24_HV BUFX32_HV CLKBUFX2_HV CLKBUFX4_HV CLKBUFX3_HV CLKBUFX6_HV CLKBUFX8_HV CLKBUFX10_HV CLKBUFX12_HV CLKBUFX16_HV CLKBUFX24_HV CLKBUFX32_HV
Total number of usable buffers: 19
List of unusable buffers:
Total number of unusable buffers: 0
List of usable inverters: CLKINVX2_HV CLKINVX1_HV CLKINVX4_HV CLKINVX3_HV CLKINVX6_HV CLKINVX8_HV CLKINVX10_HV CLKINVX12_HV CLKINVX16_HV CLKINVX24_HV CLKINVX32_HV INVXL_HV INVX1_HV INVX3_HV INVX2_HV INVX6_HV INVX4_HV INVX8_HV INVX12_HV INVX16_HV INVX24_HV INVX32_HV
Total number of usable inverters: 22
List of unusable inverters:
Total number of unusable inverters: 0
List of identified usable delay cells: DLY1X1_HV DLY2X1_HV DLY3X1_HV DLY4X1_HV
Total number of identified usable delay cells: 4
List of identified unusable delay cells:
Total number of identified unusable delay cells: 0
<CMD> timeDesign -signoff -expandedViews
The 'setDelayCalMode -SIAware false' command is set. Running Signoff Base AAE Analysis. If Signoff SI AAE Analysis is required set 'setDelayCalMode -SIAware true'.
**WARN: (ENCTCM-70):	Option "-fixDRC" for command getSIMode is obsolete and has been replaced by "-report_si_slew_max_transition". The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, update your script to use "-report_si_slew_max_transition".
**WARN: (ENCEXT-3493):	The design extraction status has been reset by the setExtractRCMode command. The parasitic data can be regenerated either by extracting the design using the extractRC command or by loading the SPEF or RCDB file(s).
Type 'man ENCEXT-3493' for more detail.
Extraction called for design 'DacCtrl' of instances=137 and nets=76 using extraction engine 'postRoute' at effort level 'signoff' .
**WARN: (ENCEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man ENCEXT-3530' for more detail.
-useQrcOAInterface false                   # bool, default=false
Writing LEF information from Encounter to file '/home/saul/projects/DIGIMP/IMP_DAC_CTRL/PLACE_ROUTE/tmp_qrc_jcK8pp/tmp.lef'.
Writing DEF file '/home/saul/projects/DIGIMP/IMP_DAC_CTRL/PLACE_ROUTE/tmp_qrc_jcK8pp/qrc.def.gz', current time is Sun Nov  8 19:28:37 2015 ...
unitPerMicron=1000, dbgMicronPerDBU=0.001000, unitPerDBU=1.000000
DEF file '/home/saul/projects/DIGIMP/IMP_DAC_CTRL/PLACE_ROUTE/tmp_qrc_jcK8pp/qrc.def.gz' is written, current time is Sun Nov  8 19:28:37 2015 ...


  Cadence Quantus QRC Extraction - 64-bit Parasitic Extractor - Version
14.2.3-s099 Wed Jun 17 00:01:02 PDT 2015
-------------------------------------------------------------------------------------------------------------------
                                    Copyright 2015 Cadence Design Systems,
Inc.

distributed_processing \
	 -multi_cpu 2
extract \
	 -selection "all" \
	 -type "rc_decoupled"
extraction_setup \
	 -max_fracture_length 50 \
	 -promote_pin_pad "LOGICAL"
filter_coupling_cap \
	 -cap_filtering_mode "absolute_and_relative" \
	 -coupling_cap_threshold_absolute 3.0 \
	 -coupling_cap_threshold_relative 0.03 \
	 -total_cap_threshold 5.0
input_db -type def \
	 -lef_file_list_file "/home/saul/projects/DIGIMP/IMP_DAC_CTRL/PLACE_ROUTE/tmp_qrc_jcK8pp/qrc.leflist"
log_file \
	 -dump_options true \
	 -file_name "qrc_3720_20151108_19:28:37.log"
output_db -type spef \
	 -short_incomplete_net_pins true \
	 -subtype "STANDARD"
output_setup \
	 -compressed true \
	 -directory_name "/home/saul/projects/DIGIMP/IMP_DAC_CTRL/PLACE_ROUTE/tmp_qrc_jcK8pp" \
	 -file_name "DacCtrl" \
	 -temporary_directory_name "/home/saul/projects/DIGIMP/IMP_DAC_CTRL/PLACE_ROUTE/tmp_qrc_jcK8pp"
process_technology \
	 -technology_corner \
		"ams_rc_corner_typ" \
	 -technology_library_file "/home/saul/projects/DIGIMP/IMP_DAC_CTRL/PLACE_ROUTE/tmp_qrc_jcK8pp/_qrc_techlib.defs" \
	 -technology_name "_qrc_tech_" \
	 -temperature \
		25



INFO (EXTGRMP-102) : Starting at 2015-Nov-08 19:28:37 (2015-Nov-08 18:28:37 GMT).
Running binary as: 
 /pkg/Cadence/installs/EXT142/tools/extraction/bin/64bit/qrc -cmd
/home/saul/projects/DIGIMP/IMP_DAC_CTRL/PLACE_ROUTE/tmp_qrc_jcK8pp/__qrc.qrc.cmd
-multi_cpu 2
/home/saul/projects/DIGIMP/IMP_DAC_CTRL/PLACE_ROUTE/tmp_qrc_jcK8pp/qrc.def.gz
 

WARNING (EXTGRMP-414) : No GDSII/OASIS file is specified. Setting graybox type as LEF_OBSTRUCTION.

INFO (EXTHPY-232) : Preprocessing stage started at Sun Nov  8 19:28:37 2015.

INFO (EXTHPY-169) : 2 process(es) started.
1 process(es) running, 1 completed. 
0 process(es) running, 2 completed. 

INFO (EXTHPY-169) : 2 process(es) started.
1 process(es) running, 1 completed. 
0 process(es) running, 2 completed. 

INFO (EXTHPY-169) : 2 process(es) started.
1 process(es) running, 1 completed. 
0 process(es) running, 2 completed. 

INFO (EXTHPY-233) : Preprocessing stage completed successfully at Sun Nov  8 19:28:39 2015.

INFO (EXTHPY-173) : Capacitance extraction started at Sun Nov  8 19:28:39 2015.

INFO (EXTHPY-169) : 2 process(es) started.
1 process(es) running, 1 completed. 
0 process(es) running, 2 completed. 

INFO (EXTHPY-174) : Capacitance extraction completed successfully at Sun Nov  8 19:28:40 2015.

INFO (EXTHPY-175) : Output generation started at Sun Nov  8 19:28:40 2015.

INFO (EXTHPY-169) : 2 process(es) started.
1 process(es) running, 1 completed. 
0 process(es) running, 2 completed. 

INFO (EXTHPY-176) : Output generation completed successfully at Sun Nov  8 19:28:41 2015.

Ending at 2015-Nov-08 19:28:41 (2015-Nov-08 18:28:41 GMT).

 Tool:                    Cadence Quantus QRC Extraction 64-bit
 Version:                 14.2.3-s099 Wed Jun 17 00:01:02 PDT 2015
 IR Build No:             099 
 Techfile:               
/home/saul/projects/DIGIMP/IMP_DAC_CTRL/PLACE_ROUTE/tmp_qrc_jcK8pp/_qrc_techdir/ams_rc_corner_typ/qrcTechFile
; version: s11.1.0531hideprocess 
 License(s) used:         1 of Virtuoso_QRC_Extraction_XL 
 User Name:               saul
 Host Name:               localhost.localdomain
 Host OS Release:         Linux 2.6.18-406.el5
 Host OS Version:         #1 SMP Tue Jun 2 17:25:57 EDT 2015
 Run duration:            00:00:00 CPU time, 00:00:04 clock time
 Max (Total) memory used: 401 MB
 Max (CPU) memory used:   365 MB
 Max Temp-Directory used: 2 MB
 Nets/hour:               262K nets/CPU-hr, 65K nets/clock-hr
 Design data:
    Components:           137
    Phy components:       76
    Nets:                 73
    Unconnected pins:     2
 Warning messages:        40
 Error messages:          0

Exit code 0.
Cadence Quantus QRC Extraction completed successfully at 2015-Nov-08
19:28:41 (2015-Nov-08 18:28:41 GMT).
*** qrc completed. ***
spefIn Option :  -rc_corner ams_rc_corner_typ /home/saul/projects/DIGIMP/IMP_DAC_CTRL/PLACE_ROUTE/tmp_qrc_jcK8pp/DacCtrl.spef.gz 
***** SPEF Reading Started (CPU Time: 0:00:00.0  MEM: 988.887M)


SPEF files for RC Corner ams_rc_corner_typ:
Top-level spef file '/home/saul/projects/DIGIMP/IMP_DAC_CTRL/PLACE_ROUTE/tmp_qrc_jcK8pp/DacCtrl.spef.gz'.
Parallel processing using 2 CPUs of host machine will be used to speedup spef file reading.

Reading TopLevel spef file '/home/saul/projects/DIGIMP/IMP_DAC_CTRL/PLACE_ROUTE/tmp_qrc_jcK8pp/DacCtrl.spef.gz'
Reading NAME_MAP section...done in CPU Time: 0:00:00.0 and Real Time: 0:00:00.0
Reading D_NET section...


Number of Resistors     :  662
Number of Ground Caps   :  524
Number of Coupling Caps :  0
***** SPEF Reading completed (CPU Time: 0:00:00.0 Real Time: 0:00:00.0 MEM: 1018.898M)

This setSIMode -usePrevCeltICRunDir option will have no impact on the current Default AAE-SI GigaOpt optDesign -postRoute (-hold) commands. It is only supported in the old Celtic Optimization Flow which can be triggered using setDelayCalMode -engine signalStorm/feDc -SIAware false & optDesign -postRoute -si (-hold).
Found active setup analysis view func_min
Found active setup analysis view test_min
Found active hold analysis view func_min
Found active hold analysis view test_min
EOS_INFO: Released 2 Threads Succeed.
AAE_MTTC: End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
AAE_MTTC: End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
AAE_THRD: End delay calculation. (MEM=1135.19 CPU=0:00:00.0 REAL=0:00:00.0)

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| 16.071  | 23.789  | 16.071  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   33    |    9    |   24    |
+--------------------+---------+---------+---------+
|func_min            | 16.071  | 23.789  | 16.071  |
|                    |  0.000  |  0.000  |  0.000  |
|                    |    0    |    0    |    0    |
|                    |   33    |    9    |   24    |
+--------------------+---------+---------+---------+
|test_min            | 16.071  | 23.789  | 16.071  |
|                    |  0.000  |  0.000  |  0.000  |
|                    |    0    |    0    |    0    |
|                    |   33    |    9    |   24    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 178.333%
------------------------------------------------------------
Reported timing to dir ./timingReports
Total CPU time: 4.54 sec
Total Real time: 4.0 sec
Total Memory Usage: 1085.953125 Mbytes
<CMD> timeDesign -signoff -expandedViews -hold
The 'setDelayCalMode -SIAware false' command is set. Running Signoff Base AAE Analysis. If Signoff SI AAE Analysis is required set 'setDelayCalMode -SIAware true'.
**WARN: (ENCTCM-70):	Option "-fixDRC" for command getSIMode is obsolete and has been replaced by "-report_si_slew_max_transition". The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, update your script to use "-report_si_slew_max_transition".
**WARN: (ENCEXT-3493):	The design extraction status has been reset by the setExtractRCMode command. The parasitic data can be regenerated either by extracting the design using the extractRC command or by loading the SPEF or RCDB file(s).
Type 'man ENCEXT-3493' for more detail.
Extraction called for design 'DacCtrl' of instances=137 and nets=76 using extraction engine 'postRoute' at effort level 'signoff' .
**WARN: (ENCEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man ENCEXT-3530' for more detail.
-useQrcOAInterface false                   # bool, default=false
Writing LEF information from Encounter to file '/home/saul/projects/DIGIMP/IMP_DAC_CTRL/PLACE_ROUTE/tmp_qrc_xDr0yR/tmp.lef'.
Writing DEF file '/home/saul/projects/DIGIMP/IMP_DAC_CTRL/PLACE_ROUTE/tmp_qrc_xDr0yR/qrc.def.gz', current time is Sun Nov  8 19:28:41 2015 ...
unitPerMicron=1000, dbgMicronPerDBU=0.001000, unitPerDBU=1.000000
DEF file '/home/saul/projects/DIGIMP/IMP_DAC_CTRL/PLACE_ROUTE/tmp_qrc_xDr0yR/qrc.def.gz' is written, current time is Sun Nov  8 19:28:41 2015 ...


  Cadence Quantus QRC Extraction - 64-bit Parasitic Extractor - Version
14.2.3-s099 Wed Jun 17 00:01:02 PDT 2015
-------------------------------------------------------------------------------------------------------------------
                                    Copyright 2015 Cadence Design Systems,
Inc.

distributed_processing \
	 -multi_cpu 2
extract \
	 -selection "all" \
	 -type "rc_decoupled"
extraction_setup \
	 -max_fracture_length 50 \
	 -promote_pin_pad "LOGICAL"
filter_coupling_cap \
	 -cap_filtering_mode "absolute_and_relative" \
	 -coupling_cap_threshold_absolute 3.0 \
	 -coupling_cap_threshold_relative 0.03 \
	 -total_cap_threshold 5.0
input_db -type def \
	 -lef_file_list_file "/home/saul/projects/DIGIMP/IMP_DAC_CTRL/PLACE_ROUTE/tmp_qrc_xDr0yR/qrc.leflist"
log_file \
	 -dump_options true \
	 -file_name "qrc_3720_20151108_19:28:41.log"
output_db -type spef \
	 -short_incomplete_net_pins true \
	 -subtype "STANDARD"
output_setup \
	 -compressed true \
	 -directory_name "/home/saul/projects/DIGIMP/IMP_DAC_CTRL/PLACE_ROUTE/tmp_qrc_xDr0yR" \
	 -file_name "DacCtrl" \
	 -temporary_directory_name "/home/saul/projects/DIGIMP/IMP_DAC_CTRL/PLACE_ROUTE/tmp_qrc_xDr0yR"
process_technology \
	 -technology_corner \
		"ams_rc_corner_typ" \
	 -technology_library_file "/home/saul/projects/DIGIMP/IMP_DAC_CTRL/PLACE_ROUTE/tmp_qrc_xDr0yR/_qrc_techlib.defs" \
	 -technology_name "_qrc_tech_" \
	 -temperature \
		25



INFO (EXTGRMP-102) : Starting at 2015-Nov-08 19:28:41 (2015-Nov-08 18:28:41 GMT).
Running binary as: 
 /pkg/Cadence/installs/EXT142/tools/extraction/bin/64bit/qrc -cmd
/home/saul/projects/DIGIMP/IMP_DAC_CTRL/PLACE_ROUTE/tmp_qrc_xDr0yR/__qrc.qrc.cmd
-multi_cpu 2
/home/saul/projects/DIGIMP/IMP_DAC_CTRL/PLACE_ROUTE/tmp_qrc_xDr0yR/qrc.def.gz
 

WARNING (EXTGRMP-414) : No GDSII/OASIS file is specified. Setting graybox type as LEF_OBSTRUCTION.

INFO (EXTHPY-232) : Preprocessing stage started at Sun Nov  8 19:28:41 2015.

INFO (EXTHPY-169) : 2 process(es) started.
1 process(es) running, 1 completed. 
0 process(es) running, 2 completed. 

INFO (EXTHPY-169) : 2 process(es) started.
1 process(es) running, 1 completed. 
0 process(es) running, 2 completed. 

INFO (EXTHPY-169) : 2 process(es) started.
1 process(es) running, 1 completed. 
0 process(es) running, 2 completed. 

INFO (EXTHPY-233) : Preprocessing stage completed successfully at Sun Nov  8 19:28:44 2015.

INFO (EXTHPY-173) : Capacitance extraction started at Sun Nov  8 19:28:44 2015.

INFO (EXTHPY-169) : 2 process(es) started.
1 process(es) running, 1 completed. 
0 process(es) running, 2 completed. 

INFO (EXTHPY-174) : Capacitance extraction completed successfully at Sun Nov  8 19:28:44 2015.

INFO (EXTHPY-175) : Output generation started at Sun Nov  8 19:28:44 2015.

INFO (EXTHPY-169) : 2 process(es) started.
1 process(es) running, 1 completed. 
0 process(es) running, 2 completed. 

INFO (EXTHPY-176) : Output generation completed successfully at Sun Nov  8 19:28:45 2015.

Ending at 2015-Nov-08 19:28:45 (2015-Nov-08 18:28:45 GMT).

 Tool:                    Cadence Quantus QRC Extraction 64-bit
 Version:                 14.2.3-s099 Wed Jun 17 00:01:02 PDT 2015
 IR Build No:             099 
 Techfile:               
/home/saul/projects/DIGIMP/IMP_DAC_CTRL/PLACE_ROUTE/tmp_qrc_xDr0yR/_qrc_techdir/ams_rc_corner_typ/qrcTechFile
; version: s11.1.0531hideprocess 
 License(s) used:         1 of Virtuoso_QRC_Extraction_XL 
 User Name:               saul
 Host Name:               localhost.localdomain
 Host OS Release:         Linux 2.6.18-406.el5
 Host OS Version:         #1 SMP Tue Jun 2 17:25:57 EDT 2015
 Run duration:            00:00:00 CPU time, 00:00:04 clock time
 Max (Total) memory used: 401 MB
 Max (CPU) memory used:   365 MB
 Max Temp-Directory used: 2 MB
 Nets/hour:               262K nets/CPU-hr, 65K nets/clock-hr
 Design data:
    Components:           137
    Phy components:       76
    Nets:                 73
    Unconnected pins:     2
 Warning messages:        40
 Error messages:          0

Exit code 0.
Cadence Quantus QRC Extraction completed successfully at 2015-Nov-08
19:28:45 (2015-Nov-08 18:28:45 GMT).
*** qrc completed. ***
spefIn Option :  -rc_corner ams_rc_corner_typ /home/saul/projects/DIGIMP/IMP_DAC_CTRL/PLACE_ROUTE/tmp_qrc_xDr0yR/DacCtrl.spef.gz 
***** SPEF Reading Started (CPU Time: 0:00:00.0  MEM: 1085.949M)


SPEF files for RC Corner ams_rc_corner_typ:
Top-level spef file '/home/saul/projects/DIGIMP/IMP_DAC_CTRL/PLACE_ROUTE/tmp_qrc_xDr0yR/DacCtrl.spef.gz'.
Parallel processing using 2 CPUs of host machine will be used to speedup spef file reading.

Reading TopLevel spef file '/home/saul/projects/DIGIMP/IMP_DAC_CTRL/PLACE_ROUTE/tmp_qrc_xDr0yR/DacCtrl.spef.gz'
Reading NAME_MAP section...done in CPU Time: 0:00:00.0 and Real Time: 0:00:00.0
Reading D_NET section...


Number of Resistors     :  662
Number of Ground Caps   :  524
Number of Coupling Caps :  0
***** SPEF Reading completed (CPU Time: 0:00:00.0 Real Time: 0:00:00.0 MEM: 1112.969M)

This setSIMode -usePrevCeltICRunDir option will have no impact on the current Default AAE-SI GigaOpt optDesign -postRoute (-hold) commands. It is only supported in the old Celtic Optimization Flow which can be triggered using setDelayCalMode -engine signalStorm/feDc -SIAware false & optDesign -postRoute -si (-hold).
Found active setup analysis view func_min
Found active setup analysis view test_min
Found active hold analysis view func_min
Found active hold analysis view test_min
EOS_INFO: Released 2 Threads Succeed.
AAE_MTTC: End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
AAE_MTTC: End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
AAE_THRD: End delay calculation. (MEM=1160.78 CPU=0:00:00.0 REAL=0:00:00.0)

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.106  |  0.106  |  2.796  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   33    |    9    |   24    |
+--------------------+---------+---------+---------+
|func_min            |  0.106  |  0.106  |  2.796  |
|                    |  0.000  |  0.000  |  0.000  |
|                    |    0    |    0    |    0    |
|                    |   33    |    9    |   24    |
+--------------------+---------+---------+---------+
|test_min            |  0.106  |  0.106  |  2.796  |
|                    |  0.000  |  0.000  |  0.000  |
|                    |    0    |    0    |    0    |
|                    |   33    |    9    |   24    |
+--------------------+---------+---------+---------+

Density: 178.333%
------------------------------------------------------------
Reported timing to dir ./timingReports
Total CPU time: 4.23 sec
Total Real time: 4.0 sec
Total Memory Usage: 1053.585938 Mbytes
<CMD_INTERNAL> print {---# Analysis View: func_min
}
---# Analysis View: func_min

<CMD> write_sdf -version 3.0 -prec 3 -edges check_edge  -force_calculation -average_typ_delays  -view $view $filename
**WARN: (SDF-808):	The software is currently operating in a high performance mode which optimizes the handling of multiple timing arcs between input and output pin pairs. With the current settings, the SDF file generated will contain the same delay information for all of these arcs. To have the SDF recalculated with explicit pin pair data, you should use the option '-recompute_parallel_arcs'. This setting is recommended for generating SDF for functional  simulation applications.
#################################################################################
# Design Stage: PostRoute
# Design Mode: 90nm
# Analysis Mode: MMMC non-OCV
# Extraction Mode: detail/spef
# Delay Calculation Options: engine=aae SIAware=false(signoff)
# Switching Delay Calculation Engine to AAE
#################################################################################
Topological Sorting (CPU = 0:00:00.0, MEM = 1066.4M, InitMEM = 1066.4M)
*** Calculating scaling factor for libs_max libraries using the default operating condition of each library.
AAE_MTTC: End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
AAE_MTTC: End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
AAE_THRD: End delay calculation. (MEM=1179.78 CPU=0:00:00.0 REAL=0:00:00.0)
*** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 1179.8M) ***
EOS_INFO: Released 2 Threads Succeed.
<CMD_INTERNAL> print {---# Created SDF: SDF/DacCtrl_func_min.sdf
}
---# Created SDF: SDF/DacCtrl_func_min.sdf

<CMD_INTERNAL> print {---# Analysis View: test_min
}
---# Analysis View: test_min

<CMD> write_sdf -version 3.0 -prec 3 -edges check_edge  -force_calculation -average_typ_delays  -view $view $filename
**WARN: (SDF-808):	The software is currently operating in a high performance mode which optimizes the handling of multiple timing arcs between input and output pin pairs. With the current settings, the SDF file generated will contain the same delay information for all of these arcs. To have the SDF recalculated with explicit pin pair data, you should use the option '-recompute_parallel_arcs'. This setting is recommended for generating SDF for functional  simulation applications.
#################################################################################
# Design Stage: PostRoute
# Design Mode: 90nm
# Analysis Mode: MMMC non-OCV
# Extraction Mode: detail/spef
# Delay Calculation Options: engine=aae SIAware=false(signoff)
# Switching Delay Calculation Engine to AAE
#################################################################################
Topological Sorting (CPU = 0:00:00.0, MEM = 1107.6M, InitMEM = 1107.6M)
AAE_MTTC: End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
AAE_MTTC: End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
AAE_THRD: End delay calculation. (MEM=1199.93 CPU=0:00:00.0 REAL=0:00:00.0)
*** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 1199.9M) ***
EOS_INFO: Released 2 Threads Succeed.
<CMD_INTERNAL> print {---# Created SDF: SDF/DacCtrl_test_min.sdf
}
---# Created SDF: SDF/DacCtrl_test_min.sdf

<CMD> set_analysis_view -setup $viewList -hold $viewList
**WARN: analysis view func_max not found, use default_view_setup
**WARN: analysis view test_max not found, use default_view_setup
Initializing multi-corner RC extraction with 1 active RC Corners ...
**WARN: (ENCEXT-6202):	In addition to the technology file, capacitance table file is specified for all RC corners. If the technology file for all RC corners is already specified, the capacitance table file is not required for preRoute and postRoute extraction. In a new session, the capacitance table files can be removed from the create_rc_corner command. In this case, the technology file will be used for preRoute extraction and effort level medium/high/signoff of postRoute extraction.
Type 'man ENCEXT-6202' for more detail.
Reading Capacitance Table File /pkg/AMS411/cds/HK_H18/LEF/h18a6/h18a6.capTable ...
Cap table was created using Encounter 09.13-s229_1.
Process name: cmhv7sf_6AM_nm.
Importing multi-corner RC tables ... 
Summary of Active RC-Corners : 
 
 Analysis View: func_max
    RC-Corner Name        : ams_rc_corner_typ
    RC-Corner Index       : 0
    RC-Corner Temperature : 25 Celsius
    RC-Corner Cap Table   : '/pkg/AMS411/cds/HK_H18/LEF/h18a6/h18a6.capTable'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1
    RC-Corner PostRoute Cap Factor        : 1
    RC-Corner PostRoute XCap Factor       : 1
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1   
    RC-Corner PostRoute Clock Res Factor  : 1   
    RC-Corner Technology file: '/pkg/AMS411/assura/h18a6/h18a6/QRC/qrcTechFile'
 
 Analysis View: test_max
    RC-Corner Name        : ams_rc_corner_typ
    RC-Corner Index       : 0
    RC-Corner Temperature : 25 Celsius
    RC-Corner Cap Table   : '/pkg/AMS411/cds/HK_H18/LEF/h18a6/h18a6.capTable'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1
    RC-Corner PostRoute Cap Factor        : 1
    RC-Corner PostRoute XCap Factor       : 1
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1   
    RC-Corner PostRoute Clock Res Factor  : 1   
    RC-Corner Technology file: '/pkg/AMS411/assura/h18a6/h18a6/QRC/qrcTechFile'
set_analysis_view/update_rc_corner called to change MMMC setup. RC Corner setup information has remained the same. Therefore, parasitic data in the tool brought as per the previous MMMC setup is being maintained.
*Info: initialize multi-corner CTS.
Current (total cpu=0:01:13, real=1:15:47, peak res=723.9M, current mem=1019.6M)
DacCtrl
**WARN: (TCLNL-330):	set_input_delay on clock root 'Clk' is not supported. You should use the -source option to set_clock_latency to provide this offset. You can also use the global timing_allow_input_delay_on_clock_source to allow set_input_delay assertion to have an effect on clock source paths beginning at this clock root. (File CONSTRAINTS/DacCtrl_func.sdc, Line 39).

INFO (CTE): read_dc_script finished with 1 WARNING.
WARNING (CTE-25): Line: 9, 10 of File CONSTRAINTS/DacCtrl_func.sdc : Skipped unsupported command: set_units


Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=617.4M, current mem=1026.7M)
Current (total cpu=0:01:13, real=1:15:47, peak res=723.9M, current mem=1026.7M)
Current (total cpu=0:01:13, real=1:15:47, peak res=723.9M, current mem=1026.7M)
DacCtrl
**WARN: (TCLNL-330):	set_input_delay on clock root 'Clk' is not supported. You should use the -source option to set_clock_latency to provide this offset. You can also use the global timing_allow_input_delay_on_clock_source to allow set_input_delay assertion to have an effect on clock source paths beginning at this clock root. (File CONSTRAINTS/DacCtrl_test.sdc, Line 39).

INFO (CTE): read_dc_script finished with 1 WARNING.
WARNING (CTE-25): Line: 9, 10 of File CONSTRAINTS/DacCtrl_test.sdc : Skipped unsupported command: set_units


Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=617.7M, current mem=1026.7M)
Current (total cpu=0:01:13, real=1:15:47, peak res=723.9M, current mem=1026.7M)
Total number of combinational cells: 373
Total number of sequential cells: 85
Total number of tristate cells: 14
Total number of level shifter cells: 0
Total number of power gating cells: 0
Total number of isolation cells: 0
Total number of power switch cells: 0
Total number of pulse generator cells: 0
Total number of always on buffers: 0
Total number of retention cells: 0
List of usable buffers: BUFX3_HV BUFX2_HV BUFX6_HV BUFX4_HV BUFX8_HV BUFX12_HV BUFX16_HV BUFX24_HV BUFX32_HV CLKBUFX2_HV CLKBUFX4_HV CLKBUFX3_HV CLKBUFX6_HV CLKBUFX8_HV CLKBUFX10_HV CLKBUFX12_HV CLKBUFX16_HV CLKBUFX24_HV CLKBUFX32_HV
Total number of usable buffers: 19
List of unusable buffers:
Total number of unusable buffers: 0
List of usable inverters: CLKINVX2_HV CLKINVX1_HV CLKINVX4_HV CLKINVX3_HV CLKINVX6_HV CLKINVX8_HV CLKINVX10_HV CLKINVX12_HV CLKINVX16_HV CLKINVX24_HV CLKINVX32_HV INVXL_HV INVX1_HV INVX3_HV INVX2_HV INVX6_HV INVX4_HV INVX8_HV INVX12_HV INVX16_HV INVX24_HV INVX32_HV
Total number of usable inverters: 22
List of unusable inverters:
Total number of unusable inverters: 0
List of identified usable delay cells: DLY1X1_HV DLY2X1_HV DLY3X1_HV DLY4X1_HV
Total number of identified usable delay cells: 4
List of identified unusable delay cells:
Total number of identified unusable delay cells: 0
<CMD> timeDesign -signoff -expandedViews
The 'setDelayCalMode -SIAware false' command is set. Running Signoff Base AAE Analysis. If Signoff SI AAE Analysis is required set 'setDelayCalMode -SIAware true'.
**WARN: (ENCTCM-70):	Option "-fixDRC" for command getSIMode is obsolete and has been replaced by "-report_si_slew_max_transition". The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, update your script to use "-report_si_slew_max_transition".
**WARN: (ENCEXT-3493):	The design extraction status has been reset by the setExtractRCMode command. The parasitic data can be regenerated either by extracting the design using the extractRC command or by loading the SPEF or RCDB file(s).
Type 'man ENCEXT-3493' for more detail.
Extraction called for design 'DacCtrl' of instances=137 and nets=76 using extraction engine 'postRoute' at effort level 'signoff' .
**WARN: (ENCEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man ENCEXT-3530' for more detail.
-useQrcOAInterface false                   # bool, default=false
Writing LEF information from Encounter to file '/home/saul/projects/DIGIMP/IMP_DAC_CTRL/PLACE_ROUTE/tmp_qrc_59Ljob/tmp.lef'.
Writing DEF file '/home/saul/projects/DIGIMP/IMP_DAC_CTRL/PLACE_ROUTE/tmp_qrc_59Ljob/qrc.def.gz', current time is Sun Nov  8 19:28:46 2015 ...
unitPerMicron=1000, dbgMicronPerDBU=0.001000, unitPerDBU=1.000000
DEF file '/home/saul/projects/DIGIMP/IMP_DAC_CTRL/PLACE_ROUTE/tmp_qrc_59Ljob/qrc.def.gz' is written, current time is Sun Nov  8 19:28:46 2015 ...


  Cadence Quantus QRC Extraction - 64-bit Parasitic Extractor - Version
14.2.3-s099 Wed Jun 17 00:01:02 PDT 2015
-------------------------------------------------------------------------------------------------------------------
                                    Copyright 2015 Cadence Design Systems,
Inc.

distributed_processing \
	 -multi_cpu 2
extract \
	 -selection "all" \
	 -type "rc_decoupled"
extraction_setup \
	 -max_fracture_length 50 \
	 -promote_pin_pad "LOGICAL"
filter_coupling_cap \
	 -cap_filtering_mode "absolute_and_relative" \
	 -coupling_cap_threshold_absolute 3.0 \
	 -coupling_cap_threshold_relative 0.03 \
	 -total_cap_threshold 5.0
input_db -type def \
	 -lef_file_list_file "/home/saul/projects/DIGIMP/IMP_DAC_CTRL/PLACE_ROUTE/tmp_qrc_59Ljob/qrc.leflist"
log_file \
	 -dump_options true \
	 -file_name "qrc_3720_20151108_19:28:46.log"
output_db -type spef \
	 -short_incomplete_net_pins true \
	 -subtype "STANDARD"
output_setup \
	 -compressed true \
	 -directory_name "/home/saul/projects/DIGIMP/IMP_DAC_CTRL/PLACE_ROUTE/tmp_qrc_59Ljob" \
	 -file_name "DacCtrl" \
	 -temporary_directory_name "/home/saul/projects/DIGIMP/IMP_DAC_CTRL/PLACE_ROUTE/tmp_qrc_59Ljob"
process_technology \
	 -technology_corner \
		"ams_rc_corner_typ" \
	 -technology_library_file "/home/saul/projects/DIGIMP/IMP_DAC_CTRL/PLACE_ROUTE/tmp_qrc_59Ljob/_qrc_techlib.defs" \
	 -technology_name "_qrc_tech_" \
	 -temperature \
		25



INFO (EXTGRMP-102) : Starting at 2015-Nov-08 19:28:46 (2015-Nov-08 18:28:46 GMT).
Running binary as: 
 /pkg/Cadence/installs/EXT142/tools/extraction/bin/64bit/qrc -cmd
/home/saul/projects/DIGIMP/IMP_DAC_CTRL/PLACE_ROUTE/tmp_qrc_59Ljob/__qrc.qrc.cmd
-multi_cpu 2
/home/saul/projects/DIGIMP/IMP_DAC_CTRL/PLACE_ROUTE/tmp_qrc_59Ljob/qrc.def.gz
 

WARNING (EXTGRMP-414) : No GDSII/OASIS file is specified. Setting graybox type as LEF_OBSTRUCTION.

INFO (EXTHPY-232) : Preprocessing stage started at Sun Nov  8 19:28:46 2015.

INFO (EXTHPY-169) : 2 process(es) started.
1 process(es) running, 1 completed. 
0 process(es) running, 2 completed. 

INFO (EXTHPY-169) : 2 process(es) started.
1 process(es) running, 1 completed. 
0 process(es) running, 2 completed. 

INFO (EXTHPY-169) : 2 process(es) started.
1 process(es) running, 1 completed. 
0 process(es) running, 2 completed. 

INFO (EXTHPY-233) : Preprocessing stage completed successfully at Sun Nov  8 19:28:49 2015.

INFO (EXTHPY-173) : Capacitance extraction started at Sun Nov  8 19:28:49 2015.

INFO (EXTHPY-169) : 2 process(es) started.
1 process(es) running, 1 completed. 
0 process(es) running, 2 completed. 

INFO (EXTHPY-174) : Capacitance extraction completed successfully at Sun Nov  8 19:28:49 2015.

INFO (EXTHPY-175) : Output generation started at Sun Nov  8 19:28:49 2015.

INFO (EXTHPY-169) : 2 process(es) started.
1 process(es) running, 1 completed. 
0 process(es) running, 2 completed. 

INFO (EXTHPY-176) : Output generation completed successfully at Sun Nov  8 19:28:50 2015.

Ending at 2015-Nov-08 19:28:50 (2015-Nov-08 18:28:50 GMT).

 Tool:                    Cadence Quantus QRC Extraction 64-bit
 Version:                 14.2.3-s099 Wed Jun 17 00:01:02 PDT 2015
 IR Build No:             099 
 Techfile:               
/home/saul/projects/DIGIMP/IMP_DAC_CTRL/PLACE_ROUTE/tmp_qrc_59Ljob/_qrc_techdir/ams_rc_corner_typ/qrcTechFile
; version: s11.1.0531hideprocess 
 License(s) used:         1 of Virtuoso_QRC_Extraction_XL 
 User Name:               saul
 Host Name:               localhost.localdomain
 Host OS Release:         Linux 2.6.18-406.el5
 Host OS Version:         #1 SMP Tue Jun 2 17:25:57 EDT 2015
 Run duration:            00:00:00 CPU time, 00:00:04 clock time
 Max (Total) memory used: 401 MB
 Max (CPU) memory used:   365 MB
 Max Temp-Directory used: 2 MB
 Nets/hour:               262K nets/CPU-hr, 65K nets/clock-hr
 Design data:
    Components:           137
    Phy components:       76
    Nets:                 73
    Unconnected pins:     2
 Warning messages:        40
 Error messages:          0

Exit code 0.
Cadence Quantus QRC Extraction completed successfully at 2015-Nov-08
19:28:50 (2015-Nov-08 18:28:50 GMT).
*** qrc completed. ***
spefIn Option :  -rc_corner ams_rc_corner_typ /home/saul/projects/DIGIMP/IMP_DAC_CTRL/PLACE_ROUTE/tmp_qrc_59Ljob/DacCtrl.spef.gz 
***** SPEF Reading Started (CPU Time: 0:00:00.0  MEM: 1028.656M)


SPEF files for RC Corner ams_rc_corner_typ:
Top-level spef file '/home/saul/projects/DIGIMP/IMP_DAC_CTRL/PLACE_ROUTE/tmp_qrc_59Ljob/DacCtrl.spef.gz'.
Parallel processing using 2 CPUs of host machine will be used to speedup spef file reading.

Reading TopLevel spef file '/home/saul/projects/DIGIMP/IMP_DAC_CTRL/PLACE_ROUTE/tmp_qrc_59Ljob/DacCtrl.spef.gz'
Reading NAME_MAP section...done in CPU Time: 0:00:00.0 and Real Time: 0:00:00.0
Reading D_NET section...


Number of Resistors     :  662
Number of Ground Caps   :  524
Number of Coupling Caps :  0
***** SPEF Reading completed (CPU Time: 0:00:00.0 Real Time: 0:00:00.0 MEM: 1058.430M)

This setSIMode -usePrevCeltICRunDir option will have no impact on the current Default AAE-SI GigaOpt optDesign -postRoute (-hold) commands. It is only supported in the old Celtic Optimization Flow which can be triggered using setDelayCalMode -engine signalStorm/feDc -SIAware false & optDesign -postRoute -si (-hold).
Found active setup analysis view func_max
Found active setup analysis view test_max
Found active hold analysis view func_max
Found active hold analysis view test_max
EOS_INFO: Released 2 Threads Succeed.
AAE_MTTC: End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
AAE_MTTC: End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
AAE_THRD: End delay calculation. (MEM=1180.22 CPU=0:00:00.0 REAL=0:00:00.0)

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| 13.621  | 22.271  | 13.621  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   33    |    9    |   24    |
+--------------------+---------+---------+---------+
|func_max            | 13.621  | 22.271  | 13.621  |
|                    |  0.000  |  0.000  |  0.000  |
|                    |    0    |    0    |    0    |
|                    |   33    |    9    |   24    |
+--------------------+---------+---------+---------+
|test_max            | 13.621  | 22.271  | 13.621  |
|                    |  0.000  |  0.000  |  0.000  |
|                    |    0    |    0    |    0    |
|                    |   33    |    9    |   24    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 178.333%
------------------------------------------------------------
Reported timing to dir ./timingReports
Total CPU time: 4.55 sec
Total Real time: 4.0 sec
Total Memory Usage: 1079.6875 Mbytes
<CMD> timeDesign -signoff -expandedViews -hold
The 'setDelayCalMode -SIAware false' command is set. Running Signoff Base AAE Analysis. If Signoff SI AAE Analysis is required set 'setDelayCalMode -SIAware true'.
**WARN: (ENCTCM-70):	Option "-fixDRC" for command getSIMode is obsolete and has been replaced by "-report_si_slew_max_transition". The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, update your script to use "-report_si_slew_max_transition".
**WARN: (ENCEXT-3493):	The design extraction status has been reset by the setExtractRCMode command. The parasitic data can be regenerated either by extracting the design using the extractRC command or by loading the SPEF or RCDB file(s).
Type 'man ENCEXT-3493' for more detail.
Extraction called for design 'DacCtrl' of instances=137 and nets=76 using extraction engine 'postRoute' at effort level 'signoff' .
**WARN: (ENCEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man ENCEXT-3530' for more detail.
-useQrcOAInterface false                   # bool, default=false
Writing LEF information from Encounter to file '/home/saul/projects/DIGIMP/IMP_DAC_CTRL/PLACE_ROUTE/tmp_qrc_KlzNXR/tmp.lef'.
Writing DEF file '/home/saul/projects/DIGIMP/IMP_DAC_CTRL/PLACE_ROUTE/tmp_qrc_KlzNXR/qrc.def.gz', current time is Sun Nov  8 19:28:50 2015 ...
unitPerMicron=1000, dbgMicronPerDBU=0.001000, unitPerDBU=1.000000
DEF file '/home/saul/projects/DIGIMP/IMP_DAC_CTRL/PLACE_ROUTE/tmp_qrc_KlzNXR/qrc.def.gz' is written, current time is Sun Nov  8 19:28:50 2015 ...


  Cadence Quantus QRC Extraction - 64-bit Parasitic Extractor - Version
14.2.3-s099 Wed Jun 17 00:01:02 PDT 2015
-------------------------------------------------------------------------------------------------------------------
                                    Copyright 2015 Cadence Design Systems,
Inc.

distributed_processing \
	 -multi_cpu 2
extract \
	 -selection "all" \
	 -type "rc_decoupled"
extraction_setup \
	 -max_fracture_length 50 \
	 -promote_pin_pad "LOGICAL"
filter_coupling_cap \
	 -cap_filtering_mode "absolute_and_relative" \
	 -coupling_cap_threshold_absolute 3.0 \
	 -coupling_cap_threshold_relative 0.03 \
	 -total_cap_threshold 5.0
input_db -type def \
	 -lef_file_list_file "/home/saul/projects/DIGIMP/IMP_DAC_CTRL/PLACE_ROUTE/tmp_qrc_KlzNXR/qrc.leflist"
log_file \
	 -dump_options true \
	 -file_name "qrc_3720_20151108_19:28:50.log"
output_db -type spef \
	 -short_incomplete_net_pins true \
	 -subtype "STANDARD"
output_setup \
	 -compressed true \
	 -directory_name "/home/saul/projects/DIGIMP/IMP_DAC_CTRL/PLACE_ROUTE/tmp_qrc_KlzNXR" \
	 -file_name "DacCtrl" \
	 -temporary_directory_name "/home/saul/projects/DIGIMP/IMP_DAC_CTRL/PLACE_ROUTE/tmp_qrc_KlzNXR"
process_technology \
	 -technology_corner \
		"ams_rc_corner_typ" \
	 -technology_library_file "/home/saul/projects/DIGIMP/IMP_DAC_CTRL/PLACE_ROUTE/tmp_qrc_KlzNXR/_qrc_techlib.defs" \
	 -technology_name "_qrc_tech_" \
	 -temperature \
		25



INFO (EXTGRMP-102) : Starting at 2015-Nov-08 19:28:51 (2015-Nov-08 18:28:51 GMT).
Running binary as: 
 /pkg/Cadence/installs/EXT142/tools/extraction/bin/64bit/qrc -cmd
/home/saul/projects/DIGIMP/IMP_DAC_CTRL/PLACE_ROUTE/tmp_qrc_KlzNXR/__qrc.qrc.cmd
-multi_cpu 2
/home/saul/projects/DIGIMP/IMP_DAC_CTRL/PLACE_ROUTE/tmp_qrc_KlzNXR/qrc.def.gz
 

WARNING (EXTGRMP-414) : No GDSII/OASIS file is specified. Setting graybox type as LEF_OBSTRUCTION.

INFO (EXTHPY-232) : Preprocessing stage started at Sun Nov  8 19:28:51 2015.

INFO (EXTHPY-169) : 2 process(es) started.
1 process(es) running, 1 completed. 
0 process(es) running, 2 completed. 

INFO (EXTHPY-169) : 2 process(es) started.
1 process(es) running, 1 completed. 
0 process(es) running, 2 completed. 

INFO (EXTHPY-169) : 2 process(es) started.
1 process(es) running, 1 completed. 
0 process(es) running, 2 completed. 

INFO (EXTHPY-233) : Preprocessing stage completed successfully at Sun Nov  8 19:28:53 2015.

INFO (EXTHPY-173) : Capacitance extraction started at Sun Nov  8 19:28:53 2015.

INFO (EXTHPY-169) : 2 process(es) started.
1 process(es) running, 1 completed. 
0 process(es) running, 2 completed. 

INFO (EXTHPY-174) : Capacitance extraction completed successfully at Sun Nov  8 19:28:53 2015.

INFO (EXTHPY-175) : Output generation started at Sun Nov  8 19:28:53 2015.

INFO (EXTHPY-169) : 2 process(es) started.
1 process(es) running, 1 completed. 
0 process(es) running, 2 completed. 

INFO (EXTHPY-176) : Output generation completed successfully at Sun Nov  8 19:28:54 2015.

Ending at 2015-Nov-08 19:28:54 (2015-Nov-08 18:28:54 GMT).

 Tool:                    Cadence Quantus QRC Extraction 64-bit
 Version:                 14.2.3-s099 Wed Jun 17 00:01:02 PDT 2015
 IR Build No:             099 
 Techfile:               
/home/saul/projects/DIGIMP/IMP_DAC_CTRL/PLACE_ROUTE/tmp_qrc_KlzNXR/_qrc_techdir/ams_rc_corner_typ/qrcTechFile
; version: s11.1.0531hideprocess 
 License(s) used:         1 of Virtuoso_QRC_Extraction_XL 
 User Name:               saul
 Host Name:               localhost.localdomain
 Host OS Release:         Linux 2.6.18-406.el5
 Host OS Version:         #1 SMP Tue Jun 2 17:25:57 EDT 2015
 Run duration:            00:00:00 CPU time, 00:00:03 clock time
 Max (Total) memory used: 401 MB
 Max (CPU) memory used:   365 MB
 Max Temp-Directory used: 2 MB
 Nets/hour:               262K nets/CPU-hr, 87K nets/clock-hr
 Design data:
    Components:           137
    Phy components:       76
    Nets:                 73
    Unconnected pins:     2
 Warning messages:        40
 Error messages:          0

Exit code 0.
Cadence Quantus QRC Extraction completed successfully at 2015-Nov-08
19:28:54 (2015-Nov-08 18:28:54 GMT).
*** qrc completed. ***
spefIn Option :  -rc_corner ams_rc_corner_typ /home/saul/projects/DIGIMP/IMP_DAC_CTRL/PLACE_ROUTE/tmp_qrc_KlzNXR/DacCtrl.spef.gz 
***** SPEF Reading Started (CPU Time: 0:00:00.0  MEM: 1079.684M)


SPEF files for RC Corner ams_rc_corner_typ:
Top-level spef file '/home/saul/projects/DIGIMP/IMP_DAC_CTRL/PLACE_ROUTE/tmp_qrc_KlzNXR/DacCtrl.spef.gz'.
Parallel processing using 2 CPUs of host machine will be used to speedup spef file reading.

Reading TopLevel spef file '/home/saul/projects/DIGIMP/IMP_DAC_CTRL/PLACE_ROUTE/tmp_qrc_KlzNXR/DacCtrl.spef.gz'
Reading NAME_MAP section...done in CPU Time: 0:00:00.0 and Real Time: 0:00:00.0
Reading D_NET section...


Number of Resistors     :  662
Number of Ground Caps   :  524
Number of Coupling Caps :  0
***** SPEF Reading completed (CPU Time: 0:00:00.0 Real Time: 0:00:00.0 MEM: 1109.617M)

This setSIMode -usePrevCeltICRunDir option will have no impact on the current Default AAE-SI GigaOpt optDesign -postRoute (-hold) commands. It is only supported in the old Celtic Optimization Flow which can be triggered using setDelayCalMode -engine signalStorm/feDc -SIAware false & optDesign -postRoute -si (-hold).
Found active setup analysis view func_max
Found active setup analysis view test_max
Found active hold analysis view func_max
Found active hold analysis view test_max
EOS_INFO: Released 2 Threads Succeed.
AAE_MTTC: End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
AAE_MTTC: End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
AAE_THRD: End delay calculation. (MEM=1155.93 CPU=0:00:00.0 REAL=0:00:00.0)

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.368  |  0.368  |  2.656  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   33    |    9    |   24    |
+--------------------+---------+---------+---------+
|func_max            |  0.368  |  0.368  |  2.656  |
|                    |  0.000  |  0.000  |  0.000  |
|                    |    0    |    0    |    0    |
|                    |   33    |    9    |   24    |
+--------------------+---------+---------+---------+
|test_max            |  0.368  |  0.368  |  2.656  |
|                    |  0.000  |  0.000  |  0.000  |
|                    |    0    |    0    |    0    |
|                    |   33    |    9    |   24    |
+--------------------+---------+---------+---------+

Density: 178.333%
------------------------------------------------------------
Reported timing to dir ./timingReports
Total CPU time: 4.25 sec
Total Real time: 4.0 sec
Total Memory Usage: 1057.539062 Mbytes
<CMD_INTERNAL> print {---# Analysis View: func_max
}
---# Analysis View: func_max

<CMD> write_sdf -version 3.0 -prec 3 -edges check_edge  -force_calculation -average_typ_delays  -view $view $filename
**WARN: (SDF-808):	The software is currently operating in a high performance mode which optimizes the handling of multiple timing arcs between input and output pin pairs. With the current settings, the SDF file generated will contain the same delay information for all of these arcs. To have the SDF recalculated with explicit pin pair data, you should use the option '-recompute_parallel_arcs'. This setting is recommended for generating SDF for functional  simulation applications.
#################################################################################
# Design Stage: PostRoute
# Design Mode: 90nm
# Analysis Mode: MMMC non-OCV
# Extraction Mode: detail/spef
# Delay Calculation Options: engine=aae SIAware=false(signoff)
# Switching Delay Calculation Engine to AAE
#################################################################################
Topological Sorting (CPU = 0:00:00.0, MEM = 1061.6M, InitMEM = 1061.6M)
*** Calculating scaling factor for libs_max libraries using the default operating condition of each library.
AAE_MTTC: End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
AAE_MTTC: End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
AAE_THRD: End delay calculation. (MEM=1174.93 CPU=0:00:00.0 REAL=0:00:00.0)
*** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 1174.9M) ***
EOS_INFO: Released 2 Threads Succeed.
<CMD_INTERNAL> print {---# Created SDF: SDF/DacCtrl_func_max.sdf
}
---# Created SDF: SDF/DacCtrl_func_max.sdf

<CMD_INTERNAL> print {---# Analysis View: test_max
}
---# Analysis View: test_max

<CMD> write_sdf -version 3.0 -prec 3 -edges check_edge  -force_calculation -average_typ_delays  -view $view $filename
**WARN: (SDF-808):	The software is currently operating in a high performance mode which optimizes the handling of multiple timing arcs between input and output pin pairs. With the current settings, the SDF file generated will contain the same delay information for all of these arcs. To have the SDF recalculated with explicit pin pair data, you should use the option '-recompute_parallel_arcs'. This setting is recommended for generating SDF for functional  simulation applications.
#################################################################################
# Design Stage: PostRoute
# Design Mode: 90nm
# Analysis Mode: MMMC non-OCV
# Extraction Mode: detail/spef
# Delay Calculation Options: engine=aae SIAware=false(signoff)
# Switching Delay Calculation Engine to AAE
#################################################################################
Topological Sorting (CPU = 0:00:00.0, MEM = 1102.7M, InitMEM = 1102.7M)
AAE_MTTC: End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
AAE_MTTC: End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
AAE_THRD: End delay calculation. (MEM=1155.93 CPU=0:00:00.0 REAL=0:00:00.0)
*** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 1155.9M) ***
EOS_INFO: Released 2 Threads Succeed.
<CMD_INTERNAL> print {---# Created SDF: SDF/DacCtrl_test_max.sdf
}
---# Created SDF: SDF/DacCtrl_test_max.sdf

<CMD> set_analysis_view -setup $viewList -hold $viewList
**WARN: analysis view func_typ not found, use default_view_setup
**WARN: analysis view test_typ not found, use default_view_setup
Initializing multi-corner RC extraction with 1 active RC Corners ...
**WARN: (ENCEXT-6202):	In addition to the technology file, capacitance table file is specified for all RC corners. If the technology file for all RC corners is already specified, the capacitance table file is not required for preRoute and postRoute extraction. In a new session, the capacitance table files can be removed from the create_rc_corner command. In this case, the technology file will be used for preRoute extraction and effort level medium/high/signoff of postRoute extraction.
Type 'man ENCEXT-6202' for more detail.
Reading Capacitance Table File /pkg/AMS411/cds/HK_H18/LEF/h18a6/h18a6.capTable ...
Cap table was created using Encounter 09.13-s229_1.
Process name: cmhv7sf_6AM_nm.
Importing multi-corner RC tables ... 
Summary of Active RC-Corners : 
 
 Analysis View: func_typ
    RC-Corner Name        : ams_rc_corner_typ
    RC-Corner Index       : 0
    RC-Corner Temperature : 25 Celsius
    RC-Corner Cap Table   : '/pkg/AMS411/cds/HK_H18/LEF/h18a6/h18a6.capTable'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1
    RC-Corner PostRoute Cap Factor        : 1
    RC-Corner PostRoute XCap Factor       : 1
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1   
    RC-Corner PostRoute Clock Res Factor  : 1   
    RC-Corner Technology file: '/pkg/AMS411/assura/h18a6/h18a6/QRC/qrcTechFile'
 
 Analysis View: test_typ
    RC-Corner Name        : ams_rc_corner_typ
    RC-Corner Index       : 0
    RC-Corner Temperature : 25 Celsius
    RC-Corner Cap Table   : '/pkg/AMS411/cds/HK_H18/LEF/h18a6/h18a6.capTable'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1
    RC-Corner PostRoute Cap Factor        : 1
    RC-Corner PostRoute XCap Factor       : 1
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1   
    RC-Corner PostRoute Clock Res Factor  : 1   
    RC-Corner Technology file: '/pkg/AMS411/assura/h18a6/h18a6/QRC/qrcTechFile'
set_analysis_view/update_rc_corner called to change MMMC setup. RC Corner setup information has remained the same. Therefore, parasitic data in the tool brought as per the previous MMMC setup is being maintained.
*Info: initialize multi-corner CTS.
Reading libs_typ timing library '/pkg/AMS/liberty/h18_1.8V/h18_CORELIB_HV_TYP.lib' ...
Read 473 cells in library 'h18_CORELIB_HV_TYP' 
Current (total cpu=0:01:24, real=1:15:57, peak res=723.9M, current mem=1056.6M)
DacCtrl
**WARN: (TCLNL-330):	set_input_delay on clock root 'Clk' is not supported. You should use the -source option to set_clock_latency to provide this offset. You can also use the global timing_allow_input_delay_on_clock_source to allow set_input_delay assertion to have an effect on clock source paths beginning at this clock root. (File CONSTRAINTS/DacCtrl_func.sdc, Line 39).

INFO (CTE): read_dc_script finished with 1 WARNING.
WARNING (CTE-25): Line: 9, 10 of File CONSTRAINTS/DacCtrl_func.sdc : Skipped unsupported command: set_units


Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=674.5M, current mem=1063.6M)
Current (total cpu=0:01:24, real=1:15:57, peak res=723.9M, current mem=1063.6M)
Current (total cpu=0:01:24, real=1:15:57, peak res=723.9M, current mem=1063.6M)
DacCtrl
**WARN: (TCLNL-330):	set_input_delay on clock root 'Clk' is not supported. You should use the -source option to set_clock_latency to provide this offset. You can also use the global timing_allow_input_delay_on_clock_source to allow set_input_delay assertion to have an effect on clock source paths beginning at this clock root. (File CONSTRAINTS/DacCtrl_test.sdc, Line 39).

INFO (CTE): read_dc_script finished with 1 WARNING.
WARNING (CTE-25): Line: 9, 10 of File CONSTRAINTS/DacCtrl_test.sdc : Skipped unsupported command: set_units


Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=674.9M, current mem=1063.6M)
Current (total cpu=0:01:24, real=1:15:57, peak res=723.9M, current mem=1063.6M)
Total number of combinational cells: 373
Total number of sequential cells: 85
Total number of tristate cells: 14
Total number of level shifter cells: 0
Total number of power gating cells: 0
Total number of isolation cells: 0
Total number of power switch cells: 0
Total number of pulse generator cells: 0
Total number of always on buffers: 0
Total number of retention cells: 0
List of usable buffers: BUFX3_HV BUFX2_HV BUFX6_HV BUFX4_HV BUFX8_HV BUFX12_HV BUFX16_HV BUFX24_HV BUFX32_HV CLKBUFX2_HV CLKBUFX4_HV CLKBUFX3_HV CLKBUFX6_HV CLKBUFX8_HV CLKBUFX10_HV CLKBUFX12_HV CLKBUFX16_HV CLKBUFX24_HV CLKBUFX32_HV
Total number of usable buffers: 19
List of unusable buffers:
Total number of unusable buffers: 0
List of usable inverters: CLKINVX2_HV CLKINVX1_HV CLKINVX4_HV CLKINVX3_HV CLKINVX6_HV CLKINVX8_HV CLKINVX10_HV CLKINVX12_HV CLKINVX16_HV CLKINVX24_HV CLKINVX32_HV INVXL_HV INVX1_HV INVX3_HV INVX2_HV INVX6_HV INVX4_HV INVX8_HV INVX12_HV INVX16_HV INVX24_HV INVX32_HV
Total number of usable inverters: 22
List of unusable inverters:
Total number of unusable inverters: 0
List of identified usable delay cells: DLY1X1_HV DLY2X1_HV DLY3X1_HV DLY4X1_HV
Total number of identified usable delay cells: 4
List of identified unusable delay cells:
Total number of identified unusable delay cells: 0
<CMD> timeDesign -signoff -expandedViews
The 'setDelayCalMode -SIAware false' command is set. Running Signoff Base AAE Analysis. If Signoff SI AAE Analysis is required set 'setDelayCalMode -SIAware true'.
**WARN: (ENCTCM-70):	Option "-fixDRC" for command getSIMode is obsolete and has been replaced by "-report_si_slew_max_transition". The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, update your script to use "-report_si_slew_max_transition".
**WARN: (ENCEXT-3493):	The design extraction status has been reset by the setExtractRCMode command. The parasitic data can be regenerated either by extracting the design using the extractRC command or by loading the SPEF or RCDB file(s).
Type 'man ENCEXT-3493' for more detail.
Extraction called for design 'DacCtrl' of instances=137 and nets=76 using extraction engine 'postRoute' at effort level 'signoff' .
**WARN: (ENCEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man ENCEXT-3530' for more detail.
-useQrcOAInterface false                   # bool, default=false
Writing LEF information from Encounter to file '/home/saul/projects/DIGIMP/IMP_DAC_CTRL/PLACE_ROUTE/tmp_qrc_MXKmtH/tmp.lef'.
Writing DEF file '/home/saul/projects/DIGIMP/IMP_DAC_CTRL/PLACE_ROUTE/tmp_qrc_MXKmtH/qrc.def.gz', current time is Sun Nov  8 19:28:56 2015 ...
unitPerMicron=1000, dbgMicronPerDBU=0.001000, unitPerDBU=1.000000
DEF file '/home/saul/projects/DIGIMP/IMP_DAC_CTRL/PLACE_ROUTE/tmp_qrc_MXKmtH/qrc.def.gz' is written, current time is Sun Nov  8 19:28:56 2015 ...


  Cadence Quantus QRC Extraction - 64-bit Parasitic Extractor - Version
14.2.3-s099 Wed Jun 17 00:01:02 PDT 2015
-------------------------------------------------------------------------------------------------------------------
                                    Copyright 2015 Cadence Design Systems,
Inc.

distributed_processing \
	 -multi_cpu 2
extract \
	 -selection "all" \
	 -type "rc_decoupled"
extraction_setup \
	 -max_fracture_length 50 \
	 -promote_pin_pad "LOGICAL"
filter_coupling_cap \
	 -cap_filtering_mode "absolute_and_relative" \
	 -coupling_cap_threshold_absolute 3.0 \
	 -coupling_cap_threshold_relative 0.03 \
	 -total_cap_threshold 5.0
input_db -type def \
	 -lef_file_list_file "/home/saul/projects/DIGIMP/IMP_DAC_CTRL/PLACE_ROUTE/tmp_qrc_MXKmtH/qrc.leflist"
log_file \
	 -dump_options true \
	 -file_name "qrc_3720_20151108_19:28:56.log"
output_db -type spef \
	 -short_incomplete_net_pins true \
	 -subtype "STANDARD"
output_setup \
	 -compressed true \
	 -directory_name "/home/saul/projects/DIGIMP/IMP_DAC_CTRL/PLACE_ROUTE/tmp_qrc_MXKmtH" \
	 -file_name "DacCtrl" \
	 -temporary_directory_name "/home/saul/projects/DIGIMP/IMP_DAC_CTRL/PLACE_ROUTE/tmp_qrc_MXKmtH"
process_technology \
	 -technology_corner \
		"ams_rc_corner_typ" \
	 -technology_library_file "/home/saul/projects/DIGIMP/IMP_DAC_CTRL/PLACE_ROUTE/tmp_qrc_MXKmtH/_qrc_techlib.defs" \
	 -technology_name "_qrc_tech_" \
	 -temperature \
		25



INFO (EXTGRMP-102) : Starting at 2015-Nov-08 19:28:56 (2015-Nov-08 18:28:56 GMT).
Running binary as: 
 /pkg/Cadence/installs/EXT142/tools/extraction/bin/64bit/qrc -cmd
/home/saul/projects/DIGIMP/IMP_DAC_CTRL/PLACE_ROUTE/tmp_qrc_MXKmtH/__qrc.qrc.cmd
-multi_cpu 2
/home/saul/projects/DIGIMP/IMP_DAC_CTRL/PLACE_ROUTE/tmp_qrc_MXKmtH/qrc.def.gz
 

WARNING (EXTGRMP-414) : No GDSII/OASIS file is specified. Setting graybox type as LEF_OBSTRUCTION.

INFO (EXTHPY-232) : Preprocessing stage started at Sun Nov  8 19:28:56 2015.

INFO (EXTHPY-169) : 2 process(es) started.
1 process(es) running, 1 completed. 
0 process(es) running, 2 completed. 

INFO (EXTHPY-169) : 2 process(es) started.
1 process(es) running, 1 completed. 
0 process(es) running, 2 completed. 

INFO (EXTHPY-169) : 2 process(es) started.
1 process(es) running, 1 completed. 
0 process(es) running, 2 completed. 

INFO (EXTHPY-233) : Preprocessing stage completed successfully at Sun Nov  8 19:28:58 2015.

INFO (EXTHPY-173) : Capacitance extraction started at Sun Nov  8 19:28:58 2015.

INFO (EXTHPY-169) : 2 process(es) started.
1 process(es) running, 1 completed. 
0 process(es) running, 2 completed. 

INFO (EXTHPY-174) : Capacitance extraction completed successfully at Sun Nov  8 19:28:59 2015.

INFO (EXTHPY-175) : Output generation started at Sun Nov  8 19:28:59 2015.

INFO (EXTHPY-169) : 2 process(es) started.
1 process(es) running, 1 completed. 
0 process(es) running, 2 completed. 

INFO (EXTHPY-176) : Output generation completed successfully at Sun Nov  8 19:28:59 2015.

Ending at 2015-Nov-08 19:29:00 (2015-Nov-08 18:29:00 GMT).

 Tool:                    Cadence Quantus QRC Extraction 64-bit
 Version:                 14.2.3-s099 Wed Jun 17 00:01:02 PDT 2015
 IR Build No:             099 
 Techfile:               
/home/saul/projects/DIGIMP/IMP_DAC_CTRL/PLACE_ROUTE/tmp_qrc_MXKmtH/_qrc_techdir/ams_rc_corner_typ/qrcTechFile
; version: s11.1.0531hideprocess 
 License(s) used:         1 of Virtuoso_QRC_Extraction_XL 
 User Name:               saul
 Host Name:               localhost.localdomain
 Host OS Release:         Linux 2.6.18-406.el5
 Host OS Version:         #1 SMP Tue Jun 2 17:25:57 EDT 2015
 Run duration:            00:00:00 CPU time, 00:00:04 clock time
 Max (Total) memory used: 401 MB
 Max (CPU) memory used:   365 MB
 Max Temp-Directory used: 2 MB
 Nets/hour:               262K nets/CPU-hr, 65K nets/clock-hr
 Design data:
    Components:           137
    Phy components:       76
    Nets:                 73
    Unconnected pins:     2
 Warning messages:        40
 Error messages:          0

Exit code 0.
Cadence Quantus QRC Extraction completed successfully at 2015-Nov-08
19:29:00 (2015-Nov-08 18:29:00 GMT).
*** qrc completed. ***
spefIn Option :  -rc_corner ams_rc_corner_typ /home/saul/projects/DIGIMP/IMP_DAC_CTRL/PLACE_ROUTE/tmp_qrc_MXKmtH/DacCtrl.spef.gz 
***** SPEF Reading Started (CPU Time: 0:00:00.0  MEM: 1069.629M)


SPEF files for RC Corner ams_rc_corner_typ:
Top-level spef file '/home/saul/projects/DIGIMP/IMP_DAC_CTRL/PLACE_ROUTE/tmp_qrc_MXKmtH/DacCtrl.spef.gz'.
Parallel processing using 2 CPUs of host machine will be used to speedup spef file reading.

Reading TopLevel spef file '/home/saul/projects/DIGIMP/IMP_DAC_CTRL/PLACE_ROUTE/tmp_qrc_MXKmtH/DacCtrl.spef.gz'
Reading NAME_MAP section...done in CPU Time: 0:00:00.0 and Real Time: 0:00:00.0
Reading D_NET section...


Number of Resistors     :  662
Number of Ground Caps   :  524
Number of Coupling Caps :  0
***** SPEF Reading completed (CPU Time: 0:00:00.0 Real Time: 0:00:00.0 MEM: 1089.559M)

This setSIMode -usePrevCeltICRunDir option will have no impact on the current Default AAE-SI GigaOpt optDesign -postRoute (-hold) commands. It is only supported in the old Celtic Optimization Flow which can be triggered using setDelayCalMode -engine signalStorm/feDc -SIAware false & optDesign -postRoute -si (-hold).
Found active setup analysis view func_typ
Found active setup analysis view test_typ
Found active hold analysis view func_typ
Found active hold analysis view test_typ
EOS_INFO: Released 2 Threads Succeed.
AAE_MTTC: End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
AAE_MTTC: End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
AAE_THRD: End delay calculation. (MEM=1211.59 CPU=0:00:00.0 REAL=0:00:00.0)

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| 15.274  | 23.292  | 15.274  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   33    |    9    |   24    |
+--------------------+---------+---------+---------+
|func_typ            | 15.274  | 23.292  | 15.274  |
|                    |  0.000  |  0.000  |  0.000  |
|                    |    0    |    0    |    0    |
|                    |   33    |    9    |   24    |
+--------------------+---------+---------+---------+
|test_typ            | 15.274  | 23.292  | 15.274  |
|                    |  0.000  |  0.000  |  0.000  |
|                    |    0    |    0    |    0    |
|                    |   33    |    9    |   24    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 178.333%
------------------------------------------------------------
Reported timing to dir ./timingReports
Total CPU time: 4.72 sec
Total Real time: 4.0 sec
Total Memory Usage: 1111.058594 Mbytes
<CMD> timeDesign -signoff -expandedViews -hold
The 'setDelayCalMode -SIAware false' command is set. Running Signoff Base AAE Analysis. If Signoff SI AAE Analysis is required set 'setDelayCalMode -SIAware true'.
**WARN: (ENCTCM-70):	Option "-fixDRC" for command getSIMode is obsolete and has been replaced by "-report_si_slew_max_transition". The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, update your script to use "-report_si_slew_max_transition".
**WARN: (ENCEXT-3493):	The design extraction status has been reset by the setExtractRCMode command. The parasitic data can be regenerated either by extracting the design using the extractRC command or by loading the SPEF or RCDB file(s).
Type 'man ENCEXT-3493' for more detail.
Extraction called for design 'DacCtrl' of instances=137 and nets=76 using extraction engine 'postRoute' at effort level 'signoff' .
**WARN: (ENCEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man ENCEXT-3530' for more detail.
-useQrcOAInterface false                   # bool, default=false
Writing LEF information from Encounter to file '/home/saul/projects/DIGIMP/IMP_DAC_CTRL/PLACE_ROUTE/tmp_qrc_L1F7YK/tmp.lef'.
Writing DEF file '/home/saul/projects/DIGIMP/IMP_DAC_CTRL/PLACE_ROUTE/tmp_qrc_L1F7YK/qrc.def.gz', current time is Sun Nov  8 19:29:00 2015 ...
unitPerMicron=1000, dbgMicronPerDBU=0.001000, unitPerDBU=1.000000
DEF file '/home/saul/projects/DIGIMP/IMP_DAC_CTRL/PLACE_ROUTE/tmp_qrc_L1F7YK/qrc.def.gz' is written, current time is Sun Nov  8 19:29:00 2015 ...


  Cadence Quantus QRC Extraction - 64-bit Parasitic Extractor - Version
14.2.3-s099 Wed Jun 17 00:01:02 PDT 2015
-------------------------------------------------------------------------------------------------------------------
                                    Copyright 2015 Cadence Design Systems,
Inc.

distributed_processing \
	 -multi_cpu 2
extract \
	 -selection "all" \
	 -type "rc_decoupled"
extraction_setup \
	 -max_fracture_length 50 \
	 -promote_pin_pad "LOGICAL"
filter_coupling_cap \
	 -cap_filtering_mode "absolute_and_relative" \
	 -coupling_cap_threshold_absolute 3.0 \
	 -coupling_cap_threshold_relative 0.03 \
	 -total_cap_threshold 5.0
input_db -type def \
	 -lef_file_list_file "/home/saul/projects/DIGIMP/IMP_DAC_CTRL/PLACE_ROUTE/tmp_qrc_L1F7YK/qrc.leflist"
log_file \
	 -dump_options true \
	 -file_name "qrc_3720_20151108_19:29:00.log"
output_db -type spef \
	 -short_incomplete_net_pins true \
	 -subtype "STANDARD"
output_setup \
	 -compressed true \
	 -directory_name "/home/saul/projects/DIGIMP/IMP_DAC_CTRL/PLACE_ROUTE/tmp_qrc_L1F7YK" \
	 -file_name "DacCtrl" \
	 -temporary_directory_name "/home/saul/projects/DIGIMP/IMP_DAC_CTRL/PLACE_ROUTE/tmp_qrc_L1F7YK"
process_technology \
	 -technology_corner \
		"ams_rc_corner_typ" \
	 -technology_library_file "/home/saul/projects/DIGIMP/IMP_DAC_CTRL/PLACE_ROUTE/tmp_qrc_L1F7YK/_qrc_techlib.defs" \
	 -technology_name "_qrc_tech_" \
	 -temperature \
		25



INFO (EXTGRMP-102) : Starting at 2015-Nov-08 19:29:00 (2015-Nov-08 18:29:00 GMT).
Running binary as: 
 /pkg/Cadence/installs/EXT142/tools/extraction/bin/64bit/qrc -cmd
/home/saul/projects/DIGIMP/IMP_DAC_CTRL/PLACE_ROUTE/tmp_qrc_L1F7YK/__qrc.qrc.cmd
-multi_cpu 2
/home/saul/projects/DIGIMP/IMP_DAC_CTRL/PLACE_ROUTE/tmp_qrc_L1F7YK/qrc.def.gz
 

WARNING (EXTGRMP-414) : No GDSII/OASIS file is specified. Setting graybox type as LEF_OBSTRUCTION.

INFO (EXTHPY-232) : Preprocessing stage started at Sun Nov  8 19:29:00 2015.

INFO (EXTHPY-169) : 2 process(es) started.
1 process(es) running, 1 completed. 
0 process(es) running, 2 completed. 

INFO (EXTHPY-169) : 2 process(es) started.
1 process(es) running, 1 completed. 
0 process(es) running, 2 completed. 

INFO (EXTHPY-169) : 2 process(es) started.
1 process(es) running, 1 completed. 
0 process(es) running, 2 completed. 

INFO (EXTHPY-233) : Preprocessing stage completed successfully at Sun Nov  8 19:29:03 2015.

INFO (EXTHPY-173) : Capacitance extraction started at Sun Nov  8 19:29:03 2015.

INFO (EXTHPY-169) : 2 process(es) started.
1 process(es) running, 1 completed. 
0 process(es) running, 2 completed. 

INFO (EXTHPY-174) : Capacitance extraction completed successfully at Sun Nov  8 19:29:03 2015.

INFO (EXTHPY-175) : Output generation started at Sun Nov  8 19:29:03 2015.

INFO (EXTHPY-169) : 2 process(es) started.
1 process(es) running, 1 completed. 
0 process(es) running, 2 completed. 

INFO (EXTHPY-176) : Output generation completed successfully at Sun Nov  8 19:29:04 2015.

Ending at 2015-Nov-08 19:29:04 (2015-Nov-08 18:29:04 GMT).

 Tool:                    Cadence Quantus QRC Extraction 64-bit
 Version:                 14.2.3-s099 Wed Jun 17 00:01:02 PDT 2015
 IR Build No:             099 
 Techfile:               
/home/saul/projects/DIGIMP/IMP_DAC_CTRL/PLACE_ROUTE/tmp_qrc_L1F7YK/_qrc_techdir/ams_rc_corner_typ/qrcTechFile
; version: s11.1.0531hideprocess 
 License(s) used:         1 of Virtuoso_QRC_Extraction_XL 
 User Name:               saul
 Host Name:               localhost.localdomain
 Host OS Release:         Linux 2.6.18-406.el5
 Host OS Version:         #1 SMP Tue Jun 2 17:25:57 EDT 2015
 Run duration:            00:00:00 CPU time, 00:00:04 clock time
 Max (Total) memory used: 410 MB
 Max (CPU) memory used:   373 MB
 Max Temp-Directory used: 2 MB
 Nets/hour:               262K nets/CPU-hr, 65K nets/clock-hr
 Design data:
    Components:           137
    Phy components:       76
    Nets:                 73
    Unconnected pins:     2
 Warning messages:        40
 Error messages:          0

Exit code 0.
Cadence Quantus QRC Extraction completed successfully at 2015-Nov-08
19:29:04 (2015-Nov-08 18:29:04 GMT).
*** qrc completed. ***
spefIn Option :  -rc_corner ams_rc_corner_typ /home/saul/projects/DIGIMP/IMP_DAC_CTRL/PLACE_ROUTE/tmp_qrc_L1F7YK/DacCtrl.spef.gz 
***** SPEF Reading Started (CPU Time: 0:00:00.0  MEM: 1111.055M)


SPEF files for RC Corner ams_rc_corner_typ:
Top-level spef file '/home/saul/projects/DIGIMP/IMP_DAC_CTRL/PLACE_ROUTE/tmp_qrc_L1F7YK/DacCtrl.spef.gz'.
Parallel processing using 2 CPUs of host machine will be used to speedup spef file reading.

Reading TopLevel spef file '/home/saul/projects/DIGIMP/IMP_DAC_CTRL/PLACE_ROUTE/tmp_qrc_L1F7YK/DacCtrl.spef.gz'
Reading NAME_MAP section...done in CPU Time: 0:00:00.0 and Real Time: 0:00:00.0
Reading D_NET section...


Number of Resistors     :  662
Number of Ground Caps   :  524
Number of Coupling Caps :  0
***** SPEF Reading completed (CPU Time: 0:00:00.0 Real Time: 0:00:00.0 MEM: 1140.020M)

This setSIMode -usePrevCeltICRunDir option will have no impact on the current Default AAE-SI GigaOpt optDesign -postRoute (-hold) commands. It is only supported in the old Celtic Optimization Flow which can be triggered using setDelayCalMode -engine signalStorm/feDc -SIAware false & optDesign -postRoute -si (-hold).
Found active setup analysis view func_typ
Found active setup analysis view test_typ
Found active hold analysis view func_typ
Found active hold analysis view test_typ
EOS_INFO: Released 2 Threads Succeed.
AAE_MTTC: End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
AAE_MTTC: End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
AAE_THRD: End delay calculation. (MEM=1188.33 CPU=0:00:00.0 REAL=0:00:00.0)

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.197  |  0.197  |  2.752  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   33    |    9    |   24    |
+--------------------+---------+---------+---------+
|func_typ            |  0.197  |  0.197  |  2.752  |
|                    |  0.000  |  0.000  |  0.000  |
|                    |    0    |    0    |    0    |
|                    |   33    |    9    |   24    |
+--------------------+---------+---------+---------+
|test_typ            |  0.197  |  0.197  |  2.752  |
|                    |  0.000  |  0.000  |  0.000  |
|                    |    0    |    0    |    0    |
|                    |   33    |    9    |   24    |
+--------------------+---------+---------+---------+

Density: 178.333%
------------------------------------------------------------
Reported timing to dir ./timingReports
Total CPU time: 4.26 sec
Total Real time: 4.0 sec
Total Memory Usage: 1089.941406 Mbytes
<CMD_INTERNAL> print {---# Analysis View: func_typ
}
---# Analysis View: func_typ

<CMD> write_sdf -version 3.0 -prec 3 -edges check_edge  -force_calculation -average_typ_delays  -view $view $filename
**WARN: (SDF-808):	The software is currently operating in a high performance mode which optimizes the handling of multiple timing arcs between input and output pin pairs. With the current settings, the SDF file generated will contain the same delay information for all of these arcs. To have the SDF recalculated with explicit pin pair data, you should use the option '-recompute_parallel_arcs'. This setting is recommended for generating SDF for functional  simulation applications.
#################################################################################
# Design Stage: PostRoute
# Design Mode: 90nm
# Analysis Mode: MMMC non-OCV
# Extraction Mode: detail/spef
# Delay Calculation Options: engine=aae SIAware=false(signoff)
# Switching Delay Calculation Engine to AAE
#################################################################################
Topological Sorting (CPU = 0:00:00.0, MEM = 1094.0M, InitMEM = 1094.0M)
*** Calculating scaling factor for libs_max libraries using the default operating condition of each library.
AAE_MTTC: End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
AAE_MTTC: End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
AAE_THRD: End delay calculation. (MEM=1205.33 CPU=0:00:00.0 REAL=0:00:00.0)
*** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 1205.3M) ***
EOS_INFO: Released 2 Threads Succeed.
<CMD_INTERNAL> print {---# Created SDF: SDF/DacCtrl_func_typ.sdf
}
---# Created SDF: SDF/DacCtrl_func_typ.sdf

<CMD_INTERNAL> print {---# Analysis View: test_typ
}
---# Analysis View: test_typ

<CMD> write_sdf -version 3.0 -prec 3 -edges check_edge  -force_calculation -average_typ_delays  -view $view $filename
**WARN: (SDF-808):	The software is currently operating in a high performance mode which optimizes the handling of multiple timing arcs between input and output pin pairs. With the current settings, the SDF file generated will contain the same delay information for all of these arcs. To have the SDF recalculated with explicit pin pair data, you should use the option '-recompute_parallel_arcs'. This setting is recommended for generating SDF for functional  simulation applications.
#################################################################################
# Design Stage: PostRoute
# Design Mode: 90nm
# Analysis Mode: MMMC non-OCV
# Extraction Mode: detail/spef
# Delay Calculation Options: engine=aae SIAware=false(signoff)
# Switching Delay Calculation Engine to AAE
#################################################################################
Topological Sorting (CPU = 0:00:00.0, MEM = 1133.1M, InitMEM = 1133.1M)
AAE_MTTC: End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
AAE_MTTC: End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
AAE_THRD: End delay calculation. (MEM=1223.48 CPU=0:00:00.0 REAL=0:00:00.0)
*** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 1223.5M) ***
EOS_INFO: Released 2 Threads Succeed.
<CMD_INTERNAL> print {---# Created SDF: SDF/DacCtrl_test_typ.sdf
}
---# Created SDF: SDF/DacCtrl_test_typ.sdf

<CMD> saveDesign DacCtrl_tested.enc
The in-memory database contained RC information but was not saved. To save 
the RC information, use saveDesign's -rc option. Note: Saving RC information can be quite large, 
so it should only be saved when it is really desired.
Design is saved in OA mode instead of non-OA mode with library name as 'FEOADesignlib'. Upgrading is done because RefLibs are available and Lef files are not present.
Redoing specifyClockTree ...
Checking spec file integrity...
----- oaOut ---------------------------
Saving OA database: Lib: FEOADesignlib, Cell: DacCtrl, View: DacCtrl_tested
FE units: 0.001 microns/dbu, OA units: 0.001 microns/dbu, Conversion factor: 1
Special routes: 21 strips and 34 vias are crated in OA database.
Created 137 insts; 274 instTerms; 76 nets; 278 routes.
TIMER: Write OA to disk: 0h 0m  0.00s cpu {0h 0m 0s elapsed} Memory = 0.0
TIMER: Purge OA from memory: 0h 0m  0.01s cpu {0h 0m 0s elapsed} Memory = 0.0
TIMER: oaOut total process: 0h 0m  0.03s cpu {0h 0m 0s elapsed} Memory = 0.0
Saving AAE Data ...
Saving clock tree spec file '/home/saul/projects/DIGIMP/IMP_DAC_CTRL/PLACE_ROUTE/FEOADesignlib/DacCtrl/DacCtrl_tested/DacCtrl.ctstch' ...
Saving configuration ...
Saving preference file /home/saul/projects/DIGIMP/IMP_DAC_CTRL/PLACE_ROUTE/FEOADesignlib/DacCtrl/DacCtrl_tested/enc.pref.tcl ...
Saving sdp information ...
Saving thumbnail file...
*** Message Summary: 0 warning(s), 0 error(s)


*** Memory Usage v#1 (Current mem = 1144.223M, initial mem = 95.977M) ***
*** Message Summary: 408 warning(s), 25 error(s)

--- Ending "Encounter" (totcpu=0:01:34, real=1:27:43, mem=1144.2M) ---
