{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1626312059997 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1626312060037 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jul 15 10:20:59 2021 " "Processing started: Thu Jul 15 10:20:59 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1626312060037 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1626312060037 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off mux_verilog -c mux_verilog " "Command: quartus_eda --read_settings_files=off --write_settings_files=off mux_verilog -c mux_verilog" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1626312060037 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1626312064144 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "mux_verilog_6_1200mv_85c_slow.vo C:/intelFPGA_lite/17.1/mux_verilog/simulation/modelsim/ simulation " "Generated file mux_verilog_6_1200mv_85c_slow.vo in folder \"C:/intelFPGA_lite/17.1/mux_verilog/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1626312064330 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "mux_verilog_6_1200mv_0c_slow.vo C:/intelFPGA_lite/17.1/mux_verilog/simulation/modelsim/ simulation " "Generated file mux_verilog_6_1200mv_0c_slow.vo in folder \"C:/intelFPGA_lite/17.1/mux_verilog/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1626312064355 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "mux_verilog_min_1200mv_0c_fast.vo C:/intelFPGA_lite/17.1/mux_verilog/simulation/modelsim/ simulation " "Generated file mux_verilog_min_1200mv_0c_fast.vo in folder \"C:/intelFPGA_lite/17.1/mux_verilog/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1626312064381 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "mux_verilog.vo C:/intelFPGA_lite/17.1/mux_verilog/simulation/modelsim/ simulation " "Generated file mux_verilog.vo in folder \"C:/intelFPGA_lite/17.1/mux_verilog/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1626312064407 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "mux_verilog_6_1200mv_85c_v_slow.sdo C:/intelFPGA_lite/17.1/mux_verilog/simulation/modelsim/ simulation " "Generated file mux_verilog_6_1200mv_85c_v_slow.sdo in folder \"C:/intelFPGA_lite/17.1/mux_verilog/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1626312064425 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "mux_verilog_6_1200mv_0c_v_slow.sdo C:/intelFPGA_lite/17.1/mux_verilog/simulation/modelsim/ simulation " "Generated file mux_verilog_6_1200mv_0c_v_slow.sdo in folder \"C:/intelFPGA_lite/17.1/mux_verilog/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1626312064445 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "mux_verilog_min_1200mv_0c_v_fast.sdo C:/intelFPGA_lite/17.1/mux_verilog/simulation/modelsim/ simulation " "Generated file mux_verilog_min_1200mv_0c_v_fast.sdo in folder \"C:/intelFPGA_lite/17.1/mux_verilog/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1626312064473 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "mux_verilog_v.sdo C:/intelFPGA_lite/17.1/mux_verilog/simulation/modelsim/ simulation " "Generated file mux_verilog_v.sdo in folder \"C:/intelFPGA_lite/17.1/mux_verilog/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1626312064498 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4632 " "Peak virtual memory: 4632 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1626312064595 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jul 15 10:21:04 2021 " "Processing ended: Thu Jul 15 10:21:04 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1626312064595 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1626312064595 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1626312064595 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1626312064595 ""}
