Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Thu Feb 21 14:00:09 2019
| Host         : 688DDH running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file red_pitaya_top_control_sets_placed.rpt
| Design       : red_pitaya_top
| Device       : xc7z010
-------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |   246 |
| Unused register locations in slices containing registers |   575 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      1 |            2 |
|      2 |            1 |
|      4 |           28 |
|      5 |            6 |
|      6 |            1 |
|      7 |            2 |
|      8 |           17 |
|      9 |            2 |
|     10 |            6 |
|     11 |            3 |
|     12 |            5 |
|     13 |            1 |
|     14 |            3 |
|     15 |            4 |
|    16+ |          165 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            4738 |         1249 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |            2234 |          615 |
| Yes          | No                    | No                     |            2919 |          841 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |            1598 |          392 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-----------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|                        Clock Signal                       |                                                                                                         Enable Signal                                                                                                         |                                                          Set/Reset Signal                                                          | Slice Load Count | Bel Load Count |
+-----------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  adc_clk                                                  | i_ps/axi_master[0]/axi_awpop                                                                                                                                                                                                  | i_ps/axi_master[0]/axi_awburst_o[0]_i_1__0_n_0                                                                                     |                1 |              1 |
|  adc_clk                                                  | i_ps/axi_master[1]/axi_awpop                                                                                                                                                                                                  | i_ps/axi_master[1]/axi_awburst_o[0]_i_1_n_0                                                                                        |                1 |              1 |
|  i_ps/system_i/system_i/processing_system7/inst/FCLK_CLK3 | i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                                                                                |                                                                                                                                    |                1 |              2 |
|  pwm_clk                                                  | dpll_wrapper_inst/DDC0_inst/ddc_frontend_lowpass_filter_inst_Q/N_times_clk_FIR_wrapper_inst/fir_compiler_minimumphase_N_times_clk_inst/U0/i_synth/g_transpose_single_rate.i_transpose_single_rate/broadcast_opcode[8]_i_1_n_0 |                                                                                                                                    |                1 |              4 |
|  adc_clk                                                  | i_ps/axi_master[1]/axi_wfill_lvl[3]_i_1_n_0                                                                                                                                                                                   | i_hk/SS[0]                                                                                                                         |                1 |              4 |
|  adc_clk                                                  | i_ps/axi_master[1]/axi_awpop                                                                                                                                                                                                  | i_hk/SS[0]                                                                                                                         |                1 |              4 |
|  adc_clk                                                  | i_ps/axi_master[0]/axi_wfill_lvl[3]_i_1__0_n_0                                                                                                                                                                                | i_hk/SS[0]                                                                                                                         |                1 |              4 |
|  adc_clk                                                  | i_ps/axi_master[0]/axi_awpop                                                                                                                                                                                                  | i_hk/SS[0]                                                                                                                         |                2 |              4 |
|  adc_clk                                                  | i_scope/i_wr1/E[0]                                                                                                                                                                                                            | i_hk/SS[0]                                                                                                                         |                1 |              4 |
|  pwm_clk                                                  | dpll_wrapper_inst/DDC1_inst/ddc_frontend_lowpass_filter_inst_Q/N_times_clk_FIR_wrapper_inst/fir_compiler_minimumphase_N_times_clk_inst/U0/i_synth/g_transpose_single_rate.i_transpose_single_rate/broadcast_opcode[8]_i_1_n_0 |                                                                                                                                    |                1 |              4 |
|  adc_clk                                                  | i_ps/axi_master[1]/axi_awfill_lvl[3]_i_1_n_0                                                                                                                                                                                  | i_hk/SS[0]                                                                                                                         |                2 |              4 |
|  pwm_clk                                                  | dpll_wrapper_inst/DDC1_inst/ddc_frontend_lowpass_filter_inst_I/N_times_clk_FIR_wrapper_inst/fir_compiler_minimumphase_N_times_clk_inst/U0/i_synth/g_transpose_single_rate.i_transpose_single_rate/broadcast_opcode[8]_i_1_n_0 |                                                                                                                                    |                1 |              4 |
|  adc_clk                                                  | i_scope/i_wr1/axi_wvalid_o_reg_1[0]                                                                                                                                                                                           | i_hk/SS[0]                                                                                                                         |                1 |              4 |
|  adc_clk                                                  | i_scope/i_wr0/axi_wvalid_o_reg_1[0]                                                                                                                                                                                           | i_hk/SS[0]                                                                                                                         |                1 |              4 |
|  adc_clk                                                  | i_scope/i_wr0/axi_wvalid_o_reg_2[0]                                                                                                                                                                                           | i_hk/SS[0]                                                                                                                         |                1 |              4 |
|  pwm_clk                                                  | dpll_wrapper_inst/DDC0_inst/ddc_frontend_lowpass_filter_inst_I/N_times_clk_FIR_wrapper_inst/fir_compiler_minimumphase_N_times_clk_inst/U0/i_synth/g_transpose_single_rate.i_transpose_single_rate/broadcast_opcode[8]_i_1_n_0 |                                                                                                                                    |                1 |              4 |
|  adc_clk                                                  | i_ps/axi_slave_gp0/trigger_last_reg_0[0]                                                                                                                                                                                      |                                                                                                                                    |                2 |              4 |
|  adc_clk                                                  | i_ps/axi_slave_gp0/rd_araddr_reg[2]_1[0]                                                                                                                                                                                      |                                                                                                                                    |                2 |              4 |
|  i_ps/system_i/system_i/processing_system7/inst/FCLK_CLK3 | i_ps/system_i/system_i/xadc/inst/AXI_XADC_CORE_I/D[6]                                                                                                                                                                         | i_ps/system_i/system_i/xadc/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/reset2ip_reset                                                 |                1 |              4 |
|  adc_clk                                                  | dpll_wrapper_inst/parallel_bus_register_ok_reset/update_flag_internal_reg_0                                                                                                                                                   |                                                                                                                                    |                1 |              4 |
|  adc_clk                                                  | i_ps/axi_master[1]/axi_awpush                                                                                                                                                                                                 | i_hk/SS[0]                                                                                                                         |                1 |              4 |
|  adc_clk                                                  | i_ps/axi_master[1]/axi_wpop                                                                                                                                                                                                   | i_hk/SS[0]                                                                                                                         |                1 |              4 |
|  i_ps/system_i/system_i/processing_system7/inst/FCLK_CLK3 |                                                                                                                                                                                                                               | i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv_0 |                4 |              4 |
|  i_ps/system_i/system_i/processing_system7/inst/FCLK_CLK3 |                                                                                                                                                                                                                               | i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_0     |                4 |              4 |
|  adc_clk                                                  | i_ps/axi_master[1]/axi_rfill_lvl[3]_i_1_n_0                                                                                                                                                                                   | i_hk/SS[0]                                                                                                                         |                1 |              4 |
|  adc_clk                                                  | dpll_wrapper_inst/system_identification_vna_inst/system_identification_vna_inst/E[0]                                                                                                                                          |                                                                                                                                    |                1 |              4 |
|  adc_clk                                                  | i_ps/axi_master[0]/axi_awpush                                                                                                                                                                                                 | i_hk/SS[0]                                                                                                                         |                1 |              4 |
|  adc_clk                                                  | i_ps/axi_master[0]/axi_awfill_lvl[3]_i_1__0_n_0                                                                                                                                                                               | i_hk/SS[0]                                                                                                                         |                1 |              4 |
|  adc_clk                                                  | i_ps/axi_master[0]/axi_rfill_lvl[3]_i_1__0_n_0                                                                                                                                                                                | i_hk/SS[0]                                                                                                                         |                1 |              4 |
|  adc_clk                                                  | dpll_wrapper_inst/aux_data_mux_inst/fsm_state_n_0                                                                                                                                                                             |                                                                                                                                    |                1 |              4 |
|  adc_clk                                                  | i_ps/axi_master[0]/axi_wpop                                                                                                                                                                                                   | i_hk/SS[0]                                                                                                                         |                1 |              4 |
|  adc_clk                                                  | i_ps/axi_slave_gp0/rd_araddr_reg[17]_2[0]                                                                                                                                                                                     |                                                                                                                                    |                3 |              5 |
|  i_ps/system_i/system_i/processing_system7/inst/FCLK_CLK3 |                                                                                                                                                                                                                               | i_ps/system_i/system_i/proc_sys_reset/U0/EXT_LPF/lpf_int                                                                           |                3 |              5 |
|  adc_clk                                                  | dpll_wrapper_inst/registers_read_inst/counter_for_throughput_test[4]_i_2_n_0                                                                                                                                                  | dpll_wrapper_inst/registers_read_inst/counter_for_throughput_test[4]_i_1_n_0                                                       |                1 |              5 |
|  adc_clk                                                  | dpll_wrapper_inst/system_identification_vna_inst/system_identification_vna_inst/FSM_onehot_FSM_state[4]_i_1_n_0                                                                                                               | dpll_wrapper_inst/rst_frontend0                                                                                                    |                2 |              5 |
|  i_ps/system_i/system_i/processing_system7/inst/FCLK_CLK3 | i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1__0_n_0                                                                            | i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                |                1 |              5 |
|  i_ps/system_i/system_i/processing_system7/inst/FCLK_CLK3 | i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/E[0]                                                                                              | i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                |                2 |              5 |
|  i_ps/system_i/system_i/processing_system7/inst/FCLK_CLK3 | i_ps/system_i/system_i/proc_sys_reset/U0/SEQ/seq_cnt_en                                                                                                                                                                       | i_ps/system_i/system_i/proc_sys_reset/U0/SEQ/SEQ_COUNTER/clear                                                                     |                1 |              6 |
|  i_ps/system_i/system_i/processing_system7/inst/FCLK_CLK3 |                                                                                                                                                                                                                               | i_ps/system_i/system_i/xadc/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/p_2_out                                                        |                2 |              7 |
|  adc_clk                                                  |                                                                                                                                                                                                                               | dpll_wrapper_inst/system_identification_vna_inst/system_identification_vna_inst/inst_freq_internal_reg[9]                          |                2 |              7 |
|  adc_clk                                                  | i_ps/axi_slave_gp0/rd_araddr_reg[14]_1[0]                                                                                                                                                                                     |                                                                                                                                    |                2 |              8 |
|  adc_clk                                                  | i_ps/axi_slave_gp0/rd_araddr_reg[4]_3[0]                                                                                                                                                                                      | i_hk/SS[0]                                                                                                                         |                1 |              8 |
|  adc_clk                                                  | i_ps/axi_slave_gp0/rd_araddr_reg[22]_1[0]                                                                                                                                                                                     | i_hk/SS[0]                                                                                                                         |                2 |              8 |
|  adc_clk                                                  |                                                                                                                                                                                                                               | dpll_wrapper_inst/DDC1_inst/ddc_frontend_lowpass_filter_inst_Q/boxcar_filter_16_pts_inst/delay_inst/write_address[11]_i_1__0_n_0   |                3 |              8 |
|  adc_clk                                                  |                                                                                                                                                                                                                               | dpll_wrapper_inst/DDC1_inst/ddc_frontend_lowpass_filter_inst_I/boxcar_filter_16_pts_inst/delay_inst/write_address[11]_i_1_n_0      |                3 |              8 |
|  adc_clk                                                  |                                                                                                                                                                                                                               | dpll_wrapper_inst/DDC0_inst/ddc_frontend_lowpass_filter_inst_I/boxcar_filter_16_pts_inst/delay_inst/write_address[11]_i_1__1_n_0   |                3 |              8 |
|  adc_clk                                                  |                                                                                                                                                                                                                               | dpll_wrapper_inst/DDC0_inst/ddc_frontend_lowpass_filter_inst_Q/boxcar_filter_16_pts_inst/delay_inst/write_address[11]_i_1__2_n_0   |                3 |              8 |
|  adc_clk                                                  | i_ps/axi_slave_gp0/wr_awaddr_reg[3]_0[0]                                                                                                                                                                                      | i_hk/SS[0]                                                                                                                         |                2 |              8 |
|  adc_clk                                                  |                                                                                                                                                                                                                               | i_scope/i_wr0/clear                                                                                                                |                5 |              8 |
|  adc_clk                                                  | addr_packed_inst/FSM_inst/ram_inst/FSM_onehot_FSM_state_reg[7][3]                                                                                                                                                             |                                                                                                                                    |                2 |              8 |
|  adc_clk                                                  | i_ps/axi_slave_gp0/rd_araddr_reg[4]_1[0]                                                                                                                                                                                      | i_hk/SS[0]                                                                                                                         |                2 |              8 |
|  i_ps/system_i/system_i/processing_system7/inst/FCLK_CLK3 | i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                         | i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]          |                2 |              8 |
|  adc_clk                                                  | addr_packed_inst/FSM_inst/ram_inst/FSM_onehot_FSM_state_reg[7]_0[0]                                                                                                                                                           | addr_packed_inst/FSM_inst/read_ram0                                                                                                |                3 |              8 |
|  adc_clk                                                  | i_ps/axi_slave_gp0/rd_araddr_reg[4]_2[0]                                                                                                                                                                                      | i_hk/SS[0]                                                                                                                         |                2 |              8 |
|  adc_clk                                                  | i_ps/gp0_maxi_arstn_reg_n_0                                                                                                                                                                                                   | i_ps/axi_slave_gp0/axi_rdata_o[31]_i_1_n_0                                                                                         |                3 |              8 |
|  adc_clk                                                  | i_scope/i_wr0/dat_cnt[3]_i_1_n_0                                                                                                                                                                                              | i_scope/i_wr0/clear                                                                                                                |                3 |              8 |
|  adc_clk                                                  | i_scope/i_wr1/dat_cnt[3]_i_1__0_n_0                                                                                                                                                                                           | i_scope/i_wr0/clear                                                                                                                |                4 |              8 |
|  adc_clk                                                  | i_hk/sel                                                                                                                                                                                                                      | i_hk/SS[0]                                                                                                                         |                2 |              9 |
|  adc_clk                                                  | i_ps/axi_slave_gp0/ack_cnt[9]_i_2_n_0                                                                                                                                                                                         | i_ps/axi_slave_gp0/ack_cnt[9]_i_1_n_0                                                                                              |                3 |              9 |
|  adc_clk                                                  | dpll_wrapper_inst/DDC0_inst/phase_offset                                                                                                                                                                                      |                                                                                                                                    |                6 |             10 |
|  adc_clk                                                  | dpll_wrapper_inst/DDC1_inst/CORDIC_inst/U0/i_synth/i_synth/gen_cordic.output_stage/gen_rotation.gen_rdy_cr/ce                                                                                                                 |                                                                                                                                    |                3 |             10 |
|  adc_clk                                                  | addr_packed_inst/FSM_inst/FSM_onehot_FSM_state[9]_i_1_n_0                                                                                                                                                                     |                                                                                                                                    |                3 |             10 |
|  adc_clk                                                  | dpll_wrapper_inst/DDC1_inst/phase_offset                                                                                                                                                                                      |                                                                                                                                    |                5 |             10 |
|  i_ps/system_i/system_i/processing_system7/inst/FCLK_CLK3 |                                                                                                                                                                                                                               | i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                |                6 |             10 |
|  adc_clk                                                  | dpll_wrapper_inst/DDC0_inst/CORDIC_inst/U0/i_synth/i_synth/gen_cordic.output_stage/gen_rotation.gen_rdy_cr/ce                                                                                                                 |                                                                                                                                    |                3 |             10 |
|  adc_clk                                                  | dpll_wrapper_inst/registers_read_inst/p_0_in                                                                                                                                                                                  | dpll_wrapper_inst/registers_read_inst/SR[0]                                                                                        |                3 |             11 |
|  adc_clk                                                  |                                                                                                                                                                                                                               | i_ps/axi_slave_gp0/ack_cnt[0]_i_1_n_0                                                                                              |                6 |             11 |
|  adc_clk                                                  | dpll_wrapper_inst/registers_read_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg_0[0]                                                                    | dpll_wrapper_inst/registers_read_inst/SR[0]                                                                                        |                4 |             11 |
|  i_ps/system_i/system_i/processing_system7/inst/FCLK_CLK3 | i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/state_reg[1]_3[0]                                                                                      |                                                                                                                                    |                4 |             12 |
|  i_ps/system_i/system_i/processing_system7/inst/FCLK_CLK3 | i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[0]_0[0]                                                                       |                                                                                                                                    |                5 |             12 |
|  adc_clk                                                  | i_ps/axi_slave_gp0/sys_ren__0[2]                                                                                                                                                                                              | i_ps/axi_slave_gp0/sys_ren_o_reg_0                                                                                                 |                2 |             12 |
|  i_ps/system_i/system_i/processing_system7/inst/FCLK_CLK3 | i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/sel_first_reg[0]                                                                                       |                                                                                                                                    |                4 |             12 |
|  i_ps/system_i/system_i/processing_system7/inst/FCLK_CLK3 | i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0                                                                 |                                                                                                                                    |                5 |             12 |
|  i_ps/system_i/system_i/processing_system7/inst/FCLK_CLK3 | i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                             |                                                                                                                                    |                4 |             13 |
|  i_ps/system_i/system_i/processing_system7/inst/FCLK_CLK3 | i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                                                                                              |                                                                                                                                    |                2 |             14 |
|  i_ps/system_i/system_i/processing_system7/inst/FCLK_CLK3 | i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg_0                                                                                                     |                                                                                                                                    |                2 |             14 |
|  adc_clk                                                  | i_ps/axi_slave_gp0/sys_wen_o_reg_1[0]                                                                                                                                                                                         |                                                                                                                                    |                4 |             14 |
|  adc_clk                                                  | adc_rstn                                                                                                                                                                                                                      | i_ps/axi_slave_gp0/adc_rstn_reg_0                                                                                                  |                5 |             15 |
|  adc_clk                                                  |                                                                                                                                                                                                                               | dpll_wrapper_inst/output_summing_dac1_auxilary/data_output_reg[14]_i_1_n_0                                                         |                3 |             15 |
|  adc_clk                                                  | ram_data_logger_i/write_address[14]_i_2_n_0                                                                                                                                                                                   | ram_data_logger_i/write_address[14]_i_1_n_0                                                                                        |                5 |             15 |
|  adc_clk                                                  |                                                                                                                                                                                                                               | dpll_wrapper_inst/output_summing_dac0_auxilary/data_output_reg[14]_i_1__0_n_0                                                      |                3 |             15 |
|  pwm_clk                                                  | dpll_wrapper_inst/DDC1_inst/ddc_frontend_lowpass_filter_inst_I/N_times_clk_FIR_wrapper_inst/data_times_N_clk_enable_i_1_n_0                                                                                                   |                                                                                                                                    |                2 |             16 |
|  pwm_clk                                                  | dpll_wrapper_inst/DDC0_inst/ddc_frontend_lowpass_filter_inst_I/N_times_clk_FIR_wrapper_inst/data_times_N_clk_enable_i_1__1_n_0                                                                                                |                                                                                                                                    |                2 |             16 |
|  pwm_clk                                                  | dpll_wrapper_inst/DDC0_inst/ddc_frontend_lowpass_filter_inst_Q/N_times_clk_FIR_wrapper_inst/data_times_N_clk_enable_i_1__2_n_0                                                                                                |                                                                                                                                    |                3 |             16 |
|  pwm_clk                                                  | dpll_wrapper_inst/DDC1_inst/ddc_frontend_lowpass_filter_inst_Q/N_times_clk_FIR_wrapper_inst/fir_compiler_minimumphase_N_times_clk_inst/U0/i_synth/g_transpose_single_rate.i_transpose_single_rate/i_latch_op/latch_op         |                                                                                                                                    |                3 |             16 |
|  pwm_clk                                                  | dpll_wrapper_inst/DDC1_inst/ddc_frontend_lowpass_filter_inst_Q/N_times_clk_FIR_wrapper_inst/fir_compiler_minimumphase_N_times_clk_inst/U0/i_synth/g_transpose_single_rate.i_transpose_single_rate/m_axis_data_tvalid          |                                                                                                                                    |                4 |             16 |
|  pwm_clk                                                  | dpll_wrapper_inst/DDC1_inst/ddc_frontend_lowpass_filter_inst_Q/N_times_clk_FIR_wrapper_inst/fir_compiler_minimumphase_N_times_clk_inst/U0/i_synth/g_transpose_single_rate.i_transpose_single_rate/we_gen_cntrl                |                                                                                                                                    |                2 |             16 |
|  pwm_clk                                                  | dpll_wrapper_inst/DDC1_inst/ddc_frontend_lowpass_filter_inst_I/N_times_clk_FIR_wrapper_inst/fir_compiler_minimumphase_N_times_clk_inst/U0/i_synth/g_transpose_single_rate.i_transpose_single_rate/m_axis_data_tvalid          |                                                                                                                                    |                6 |             16 |
|  pwm_clk                                                  | dpll_wrapper_inst/DDC1_inst/ddc_frontend_lowpass_filter_inst_I/N_times_clk_FIR_wrapper_inst/fir_compiler_minimumphase_N_times_clk_inst/U0/i_synth/g_transpose_single_rate.i_transpose_single_rate/i_latch_op/latch_op         |                                                                                                                                    |                6 |             16 |
|  pwm_clk                                                  | dpll_wrapper_inst/DDC1_inst/ddc_frontend_lowpass_filter_inst_I/N_times_clk_FIR_wrapper_inst/fir_compiler_minimumphase_N_times_clk_inst/U0/i_synth/g_transpose_single_rate.i_transpose_single_rate/we_gen_cntrl                |                                                                                                                                    |                2 |             16 |
|  pwm_clk                                                  | dpll_wrapper_inst/DDC0_inst/ddc_frontend_lowpass_filter_inst_I/N_times_clk_FIR_wrapper_inst/fir_compiler_minimumphase_N_times_clk_inst/U0/i_synth/g_transpose_single_rate.i_transpose_single_rate/i_latch_op/latch_op         |                                                                                                                                    |                4 |             16 |
|  pwm_clk                                                  | dpll_wrapper_inst/DDC0_inst/ddc_frontend_lowpass_filter_inst_I/N_times_clk_FIR_wrapper_inst/fir_compiler_minimumphase_N_times_clk_inst/U0/i_synth/g_transpose_single_rate.i_transpose_single_rate/m_axis_data_tvalid          |                                                                                                                                    |                4 |             16 |
|  pwm_clk                                                  | dpll_wrapper_inst/DDC1_inst/ddc_frontend_lowpass_filter_inst_Q/N_times_clk_FIR_wrapper_inst/data_times_N_clk_enable_i_1__0_n_0                                                                                                |                                                                                                                                    |                3 |             16 |
|  pwm_clk                                                  | dpll_wrapper_inst/DDC0_inst/ddc_frontend_lowpass_filter_inst_Q/N_times_clk_FIR_wrapper_inst/fir_compiler_minimumphase_N_times_clk_inst/U0/i_synth/g_transpose_single_rate.i_transpose_single_rate/i_latch_op/latch_op         |                                                                                                                                    |                7 |             16 |
|  pwm_clk                                                  | dpll_wrapper_inst/DDC0_inst/ddc_frontend_lowpass_filter_inst_Q/N_times_clk_FIR_wrapper_inst/fir_compiler_minimumphase_N_times_clk_inst/U0/i_synth/g_transpose_single_rate.i_transpose_single_rate/m_axis_data_tvalid          |                                                                                                                                    |                5 |             16 |
|  pwm_clk                                                  | dpll_wrapper_inst/DDC0_inst/ddc_frontend_lowpass_filter_inst_Q/N_times_clk_FIR_wrapper_inst/fir_compiler_minimumphase_N_times_clk_inst/U0/i_synth/g_transpose_single_rate.i_transpose_single_rate/we_gen_cntrl                |                                                                                                                                    |                2 |             16 |
|  adc_clk                                                  | i_ps/axi_slave_gp0/rd_araddr_reg[5]_1[1]                                                                                                                                                                                      |                                                                                                                                    |                6 |             16 |
|  adc_clk                                                  | i_ps/axi_slave_gp0/rd_araddr_reg[22]_5[0]                                                                                                                                                                                     |                                                                                                                                    |                2 |             16 |
|  i_ps/system_i/system_i/processing_system7/inst/FCLK_CLK3 |                                                                                                                                                                                                                               | i_ps/system_i/system_i/xadc/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0[0]                                                   |                5 |             16 |
|  adc_clk                                                  | i_ps/axi_slave_gp0/rd_araddr_reg[22]_3[0]                                                                                                                                                                                     |                                                                                                                                    |                6 |             16 |
|  pwm_clk                                                  | dpll_wrapper_inst/DDC0_inst/ddc_frontend_lowpass_filter_inst_I/N_times_clk_FIR_wrapper_inst/fir_compiler_minimumphase_N_times_clk_inst/U0/i_synth/g_transpose_single_rate.i_transpose_single_rate/we_gen_cntrl                |                                                                                                                                    |                2 |             16 |
|  i_ps/system_i/system_i/processing_system7/inst/FCLK_CLK3 | i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                                                                                 |                                                                                                                                    |                3 |             16 |
|  adc_clk                                                  | i_ps/axi_slave_gp0/sys_wen_o_reg_2[0]                                                                                                                                                                                         |                                                                                                                                    |                6 |             16 |
|  adc_clk                                                  |                                                                                                                                                                                                                               | dpll_wrapper_inst/dither_lockin_wrapper0/parallel_bus_register_enable/output_reg[0]_0                                              |                5 |             16 |
|  adc_clk                                                  |                                                                                                                                                                                                                               | dpll_wrapper_inst/parallel_bus_register_logger_mux_select/output_reg[4]_0                                                          |                8 |             16 |
|  adc_clk                                                  | ram_data_logger_i/read_address_reg[0]_1[0]                                                                                                                                                                                    |                                                                                                                                    |                4 |             16 |
|  adc_clk                                                  | dpll_wrapper_inst/aux_data_mux_inst/ADC0_next_2                                                                                                                                                                               | dpll_wrapper_inst/aux_data_mux_inst/ADC1_next[15]_i_1_n_0                                                                          |                4 |             16 |
|  adc_clk                                                  | dpll_wrapper_inst/aux_data_mux_inst/ADC0_next_2                                                                                                                                                                               | dpll_wrapper_inst/aux_data_mux_inst/ADC0_next[15]_i_1_n_0                                                                          |                4 |             16 |
|  adc_clk                                                  | ram_data_logger_i/read_address_reg[0]_3[0]                                                                                                                                                                                    |                                                                                                                                    |                6 |             16 |
|  adc_clk                                                  | dpll_wrapper_inst/sel                                                                                                                                                                                                         | dpll_wrapper_inst/parallel_bus_register_phase_ok_reset_frontend/update_flag_internal_reg_0                                         |                4 |             16 |
|  adc_clk                                                  | dpll_wrapper_inst/system_identification_vna_inst/output_to_logger[15]_i_1_n_0                                                                                                                                                 |                                                                                                                                    |                8 |             16 |
|  adc_clk                                                  | i_ps/axi_slave_gp0/rd_araddr_reg[2]_2[0]                                                                                                                                                                                      |                                                                                                                                    |                4 |             16 |
|  adc_clk                                                  | i_ps/axi_slave_gp0/rd_araddr_reg[2]_3[0]                                                                                                                                                                                      |                                                                                                                                    |                4 |             16 |
|  adc_clk                                                  | i_ps/axi_slave_gp0/rd_araddr_reg[5]_2[1]                                                                                                                                                                                      |                                                                                                                                    |                5 |             16 |
|  adc_clk                                                  | i_ps/axi_slave_gp0/sys_ren__0[1]                                                                                                                                                                                              |                                                                                                                                    |                4 |             16 |
|  adc_clk                                                  | i_ps/axi_slave_gp0/sys_ren__0[3]                                                                                                                                                                                              | i_ps/axi_slave_gp0/SR[0]                                                                                                           |                3 |             16 |
|  adc_clk                                                  | i_ps/axi_slave_gp0/trigger_last_reg[0]                                                                                                                                                                                        |                                                                                                                                    |                4 |             16 |
|  adc_clk                                                  |                                                                                                                                                                                                                               | dpll_wrapper_inst/dither_lockin_wrapper1/parallel_bus_register_enable/output_reg[0]_0                                              |                4 |             16 |
|  adc_clk                                                  |                                                                                                                                                                                                                               | dpll_wrapper_inst/DDC0_inst/ddc_frontend_lowpass_filter_inst_I/boxcar_filter_16_pts_inst/delay_inst/read_address_rep[4]_i_1__1_n_0 |                5 |             17 |
|  adc_clk                                                  |                                                                                                                                                                                                                               | dpll_wrapper_inst/DDC1_inst/ddc_frontend_lowpass_filter_inst_I/boxcar_filter_16_pts_inst/delay_inst/read_address_rep[4]_i_1_n_0    |                5 |             17 |
|  adc_clk                                                  | adc_rstn                                                                                                                                                                                                                      | i_ps/axi_slave_gp0/adc_rstn_reg_1                                                                                                  |                8 |             17 |
|  adc_clk                                                  |                                                                                                                                                                                                                               | dpll_wrapper_inst/registers_read_inst/SR[0]                                                                                        |                5 |             17 |
|  adc_clk                                                  |                                                                                                                                                                                                                               | dpll_wrapper_inst/DDC1_inst/ddc_frontend_lowpass_filter_inst_Q/boxcar_filter_16_pts_inst/delay_inst/read_address_rep[4]_i_1__0_n_0 |                5 |             17 |
|  adc_clk                                                  |                                                                                                                                                                                                                               | dpll_wrapper_inst/DDC0_inst/ddc_frontend_lowpass_filter_inst_Q/boxcar_filter_16_pts_inst/delay_inst/read_address_rep[4]_i_1__2_n_0 |                5 |             17 |
|  i_ps/system_i/system_i/processing_system7/inst/FCLK_CLK3 | i_ps/system_i/system_i/xadc/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                                                            | i_ps/system_i/system_i/xadc/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/reset2ip_reset                                                 |                3 |             17 |
|  adc_clk                                                  | i_scope/i_wr0/pop                                                                                                                                                                                                             | i_scope/i_wr0/clear                                                                                                                |                5 |             17 |
|  adc_clk                                                  | i_scope/i_wr1/pop                                                                                                                                                                                                             | i_scope/i_wr0/clear                                                                                                                |                5 |             17 |
|  adc_clk                                                  | dpll_wrapper_inst/DDC1_inst/ddc_frontend_lowpass_filter_inst_I/boxcar_filter_16_pts_inst/delay_inst/reset_complete_reg_n_0                                                                                                    | dpll_wrapper_inst/DDC1_inst/ddc_frontend_lowpass_filter_inst_I/boxcar_filter_16_pts_inst/delay_inst/RAM_output[17]_i_1_n_0         |                3 |             18 |
|  adc_clk                                                  | dpll_wrapper_inst/DDC1_inst/ddc_frontend_lowpass_filter_inst_Q/boxcar_filter_16_pts_inst/delay_inst/reset_complete_reg_n_0                                                                                                    | dpll_wrapper_inst/DDC1_inst/ddc_frontend_lowpass_filter_inst_Q/boxcar_filter_16_pts_inst/delay_inst/RAM_output[17]_i_1__0_n_0      |                3 |             18 |
|  adc_clk                                                  | dpll_wrapper_inst/DDC0_inst/ddc_frontend_lowpass_filter_inst_Q/boxcar_filter_16_pts_inst/delay_inst/reset_complete_reg_n_0                                                                                                    | dpll_wrapper_inst/DDC0_inst/ddc_frontend_lowpass_filter_inst_Q/boxcar_filter_16_pts_inst/delay_inst/RAM_output[17]_i_1__2_n_0      |                3 |             18 |
|  adc_clk                                                  | i_ps/axi_slave_gp0/trigger_last_reg_2[0]                                                                                                                                                                                      |                                                                                                                                    |                4 |             18 |
|  adc_clk                                                  | dpll_wrapper_inst/DDC0_inst/ddc_frontend_lowpass_filter_inst_I/boxcar_filter_16_pts_inst/delay_inst/reset_complete_reg_n_0                                                                                                    | dpll_wrapper_inst/DDC0_inst/ddc_frontend_lowpass_filter_inst_I/boxcar_filter_16_pts_inst/delay_inst/RAM_output[17]_i_1__1_n_0      |                3 |             18 |
|  adc_clk                                                  | addr_packed_inst/FIFO_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/E[0]                                                                                                                       | i_hk/SS[0]                                                                                                                         |                6 |             18 |
|  adc_clk                                                  | addr_packed_inst/FIFO_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                                                       | i_hk/SS[0]                                                                                                                         |                4 |             18 |
|  i_ps/system_i/system_i/processing_system7/inst/FCLK_CLK3 | i_ps/system_i/system_i/xadc/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                             | i_ps/system_i/system_i/xadc/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                          |                3 |             20 |
|  i_ps/system_i/system_i/processing_system7/inst/FCLK_CLK3 | i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                |                                                                                                                                    |                5 |             20 |
|  adc_clk                                                  | dpll_wrapper_inst/registers_read_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/E[0]                                                                                      | dpll_wrapper_inst/registers_read_inst/SR[0]                                                                                        |                4 |             22 |
|  adc_clk                                                  | dpll_wrapper_inst/registers_read_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                      | dpll_wrapper_inst/registers_read_inst/SR[0]                                                                                        |                4 |             22 |
|  adc_clk                                                  | i_ps/gp0_maxi_arstn_reg_n_0                                                                                                                                                                                                   |                                                                                                                                    |               13 |             24 |
|  adc_clk                                                  | i_ps/axi_slave_gp0/wr_awaddr_reg[1]_3[0]                                                                                                                                                                                      | i_hk/SS[0]                                                                                                                         |                7 |             24 |
|  adc_clk                                                  | i_ps/axi_slave_gp0/wr_awaddr_reg[1]_2[0]                                                                                                                                                                                      | i_hk/SS[0]                                                                                                                         |                7 |             24 |
|  adc_clk                                                  | i_ps/axi_slave_gp0/wr_awaddr_reg[1]_1[0]                                                                                                                                                                                      | i_hk/SS[0]                                                                                                                         |                7 |             24 |
|  adc_clk                                                  | i_ps/axi_slave_gp0/wr_awaddr_reg[1]_0[0]                                                                                                                                                                                      | i_hk/SS[0]                                                                                                                         |                7 |             24 |
|  adc_clk                                                  | adc_rstn                                                                                                                                                                                                                      | i_ps/axi_slave_gp0/adc_rstn_reg                                                                                                    |                7 |             24 |
|  i_ps/system_i/system_i/processing_system7/inst/FCLK_CLK3 | i_ps/system_i/system_i/xadc/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/start                                                                                                                                           | i_ps/system_i/system_i/xadc/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                            |                7 |             25 |
|  i_ps/system_i/system_i/processing_system7/inst/FCLK_CLK3 |                                                                                                                                                                                                                               | i_ps/system_i/system_i/xadc/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                          |                6 |             26 |
|  adc_clk                                                  | dpll_wrapper_inst/dual_type_frequency_counter_inst0/triangular_frequency_counter_inst2/phase_2nd_accumulator[37]_i_1__1_n_0                                                                                                   | dpll_wrapper_inst/dual_type_frequency_counter_inst0/triangular_frequency_counter_inst2/phase_2nd_accumulator[63]_i_1__1_n_0        |                5 |             26 |
|  adc_clk                                                  | dpll_wrapper_inst/dual_type_frequency_counter_inst1/triangular_frequency_counter_inst2/phase_2nd_accumulator[37]_i_1_n_0                                                                                                      | dpll_wrapper_inst/dual_type_frequency_counter_inst1/triangular_frequency_counter_inst2/phase_2nd_accumulator[63]_i_1_n_0           |                4 |             26 |
|  adc_clk                                                  | dpll_wrapper_inst/dual_type_frequency_counter_inst1/triangular_frequency_counter_inst1/phase_2nd_accumulator[37]_i_1__0_n_0                                                                                                   | dpll_wrapper_inst/dual_type_frequency_counter_inst1/triangular_frequency_counter_inst1/phase_2nd_accumulator[63]_i_1__0_n_0        |                4 |             26 |
|  i_ps/system_i/system_i/processing_system7/inst/FCLK_CLK3 | i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                   |                                                                                                                                    |               11 |             26 |
|  adc_clk                                                  | dpll_wrapper_inst/dual_type_frequency_counter_inst0/triangular_frequency_counter_inst1/phase_2nd_accumulator[37]_i_1__2_n_0                                                                                                   | dpll_wrapper_inst/dual_type_frequency_counter_inst0/triangular_frequency_counter_inst1/phase_2nd_accumulator[63]_i_1__2_n_0        |                4 |             26 |
|  i_ps/system_i/system_i/processing_system7/inst/FCLK_CLK3 | i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                   |                                                                                                                                    |                9 |             26 |
|  adc_clk                                                  | ram_data_logger_i/read_address_reg[1]_0[0]                                                                                                                                                                                    |                                                                                                                                    |                7 |             27 |
|  adc_clk                                                  | dpll_wrapper_inst/dither_lockin_wrapper0/dither_lockin_inst/modulation_periods_counter[0]_i_2__0_n_0                                                                                                                          | dpll_wrapper_inst/dither_lockin_wrapper0/dither_lockin_inst/modulation_periods_counter                                             |                7 |             27 |
|  adc_clk                                                  | dpll_wrapper_inst/dither_lockin_wrapper1/dither_lockin_inst/modulation_periods_counter[0]_i_2_n_0                                                                                                                             | dpll_wrapper_inst/dither_lockin_wrapper1/dither_lockin_inst/modulation_periods_counter                                             |                7 |             27 |
|  adc_clk                                                  | ram_data_logger_i/read_address_reg[0]_0[0]                                                                                                                                                                                    |                                                                                                                                    |                6 |             27 |
|  adc_clk                                                  | ram_data_logger_i/read_address_reg[0]_2[0]                                                                                                                                                                                    |                                                                                                                                    |                6 |             27 |
|  adc_clk                                                  |                                                                                                                                                                                                                               | dpll_wrapper_inst/dither_lockin_wrapper0/dither_lockin_inst/quadrature_dither_generator_inst/clear                                 |                7 |             27 |
|  adc_clk                                                  | ram_data_logger_i/read_address_reg[1]_1[0]                                                                                                                                                                                    |                                                                                                                                    |                7 |             27 |
|  adc_clk                                                  |                                                                                                                                                                                                                               | dpll_wrapper_inst/dither_lockin_wrapper1/dither_lockin_inst/quadrature_dither_generator_inst/clear                                 |                7 |             27 |
|  dac_clk_1x                                               |                                                                                                                                                                                                                               |                                                                                                                                    |                9 |             29 |
|  adc_clk                                                  | addr_packed_inst/FSM_inst/ram_inst/FSM_onehot_FSM_state_reg[2]                                                                                                                                                                | addr_packed_inst/FSM_inst/ram_inst/FSM_onehot_FSM_state_reg[2]_0                                                                   |                5 |             31 |
|  adc_clk                                                  | dpll_wrapper_inst/system_identification_vna_inst/system_identification_vna_inst/fsm_wait_counter[31]_i_2_n_0                                                                                                                  | dpll_wrapper_inst/system_identification_vna_inst/system_identification_vna_inst/fsm_wait_counter[31]_i_1_n_0                       |                8 |             31 |
|  adc_clk                                                  |                                                                                                                                                                                                                               | dpll_wrapper_inst/aux_data_mux_inst/ADC0_multiplexed0                                                                              |               11 |             32 |
|  adc_clk                                                  | i_ps/axi_slave_gp0/rd_araddr_reg[4]_8[0]                                                                                                                                                                                      |                                                                                                                                    |                8 |             32 |
|  adc_clk                                                  | i_ps/axi_slave_gp0/rd_araddr_reg[5]_2[0]                                                                                                                                                                                      |                                                                                                                                    |               11 |             32 |
|  adc_clk                                                  | i_ps/axi_slave_gp0/rd_araddr_reg[4]_10[0]                                                                                                                                                                                     |                                                                                                                                    |                7 |             32 |
|  adc_clk                                                  |                                                                                                                                                                                                                               | dpll_wrapper_inst/system_identification_vna_inst/system_identification_vna_inst/clear                                              |                8 |             32 |
|  adc_clk                                                  |                                                                                                                                                                                                                               | dpll_wrapper_inst/system_identification_vna_inst/p_0_in[1]                                                                         |                6 |             32 |
|  adc_clk                                                  |                                                                                                                                                                                                                               | dpll_wrapper_inst/dual_type_frequency_counter_inst1/master_counter[0]_i_1_n_0                                                      |                8 |             32 |
|  adc_clk                                                  |                                                                                                                                                                                                                               | dpll_wrapper_inst/dual_type_frequency_counter_inst0/master_counter[0]_i_1__0_n_0                                                   |                8 |             32 |
|  adc_clk                                                  |                                                                                                                                                                                                                               | dpll_wrapper_inst/dual_type_frequency_counter_inst0/clear                                                                          |                8 |             32 |
|  adc_clk                                                  | i_ps/axi_slave_gp0/rd_araddr_reg[4]_6[0]                                                                                                                                                                                      |                                                                                                                                    |               12 |             32 |
|  adc_clk                                                  | i_ps/system_i/gp0_maxi_arstn_reg[0]                                                                                                                                                                                           |                                                                                                                                    |                7 |             32 |
|  adc_clk                                                  | dpll_wrapper_inst/registers_read_inst/data_counter_for_throughput_test[0]_i_2_n_0                                                                                                                                             | dpll_wrapper_inst/registers_read_inst/data_counter_for_throughput_test[0]_i_1_n_0                                                  |                8 |             32 |
|  adc_clk                                                  | dpll_wrapper_inst/parallel_bus_register_ddc_filter_select/E[0]                                                                                                                                                                |                                                                                                                                    |               10 |             32 |
|  adc_clk                                                  | i_ps/axi_slave_gp0/rd_araddr_reg[10]_2[0]                                                                                                                                                                                     |                                                                                                                                    |                6 |             32 |
|  adc_clk                                                  | dpll_wrapper_inst/parallel_bus_register_ddc_filter_select/output_reg[0]_0[0]                                                                                                                                                  |                                                                                                                                    |               11 |             32 |
|  i_ps/system_i/system_i/processing_system7/inst/FCLK_CLK3 | i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                                                   |                                                                                                                                    |                8 |             32 |
|  adc_clk                                                  | i_ps/axi_slave_gp0/rd_araddr_reg[22]_7[0]                                                                                                                                                                                     |                                                                                                                                    |               16 |             32 |
|  i_ps/system_i/system_i/processing_system7/inst/FCLK_CLK3 | i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                                                                                   |                                                                                                                                    |               13 |             32 |
|  adc_clk                                                  | i_ps/axi_slave_gp0/rd_araddr_reg[10]_1[0]                                                                                                                                                                                     |                                                                                                                                    |                9 |             32 |
|  adc_clk                                                  | dpll_wrapper_inst/system_identification_vna_inst/system_identification_vna_inst/samples_accumulator_register                                                                                                                  |                                                                                                                                    |                7 |             32 |
|  i_ps/system_i/system_i/processing_system7/inst/FCLK_CLK3 | i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_1[0]                                                                       |                                                                                                                                    |               12 |             32 |
|  adc_clk                                                  | i_ps/axi_slave_gp0/rd_araddr_reg[3]_1[0]                                                                                                                                                                                      |                                                                                                                                    |                9 |             32 |
|  i_ps/system_i/system_i/processing_system7/inst/FCLK_CLK3 | i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg[0]                                                                                       |                                                                                                                                    |               10 |             32 |
|  adc_clk                                                  | i_ps/axi_slave_gp0/rd_araddr_reg[3]_2[0]                                                                                                                                                                                      |                                                                                                                                    |               13 |             32 |
|  adc_clk                                                  | i_ps/axi_slave_gp0/trigger_last_reg_1[0]                                                                                                                                                                                      |                                                                                                                                    |                8 |             32 |
|  adc_clk                                                  | i_ps/axi_slave_gp0/rd_araddr_reg[6]_1[0]                                                                                                                                                                                      |                                                                                                                                    |                5 |             32 |
|  adc_clk                                                  | i_ps/axi_slave_gp0/rd_araddr_reg[4]_5[0]                                                                                                                                                                                      |                                                                                                                                    |               18 |             32 |
|  adc_clk                                                  | i_ps/axi_slave_gp0/rd_araddr_reg[2]_4[0]                                                                                                                                                                                      |                                                                                                                                    |                5 |             32 |
|  adc_clk                                                  | i_ps/axi_slave_gp0/rd_araddr_reg[5]_1[0]                                                                                                                                                                                      |                                                                                                                                    |                7 |             32 |
|  adc_clk                                                  | i_ps/axi_slave_gp0/rd_araddr_reg[4]_9[0]                                                                                                                                                                                      |                                                                                                                                    |               13 |             32 |
|  adc_clk                                                  | dpll_wrapper_inst/dual_type_frequency_counter_inst0/counter0_out_clk_enable_faster                                                                                                                                            |                                                                                                                                    |                8 |             32 |
|  adc_clk                                                  | i_ps/axi_slave_gp0/rd_araddr_reg[4]_11[0]                                                                                                                                                                                     |                                                                                                                                    |                5 |             32 |
|  i_ps/system_i/system_i/processing_system7/inst/FCLK_CLK3 | i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                                              |                                                                                                                                    |                5 |             33 |
|  i_ps/system_i/system_i/processing_system7/inst/FCLK_CLK3 | i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg_0                                                                                                     |                                                                                                                                    |                6 |             33 |
|  adc_clk                                                  | i_ps/axi_master[0]/axi_awaddr_o0_in                                                                                                                                                                                           | i_ps/axi_master[0]/axi_awaddr_o[31]_i_1__0_n_0                                                                                     |                6 |             36 |
|  adc_clk                                                  | i_ps/axi_master[1]/axi_awaddr_o0_in                                                                                                                                                                                           | i_ps/axi_master[1]/axi_awaddr_o[31]_i_1_n_0                                                                                        |                6 |             36 |
|  adc_clk                                                  | dpll_wrapper_inst/dual_type_frequency_counter_inst0/triangular_frequency_counter_inst2/phase_2nd_accumulator[37]_i_1__1_n_0                                                                                                   |                                                                                                                                    |                6 |             38 |
|  adc_clk                                                  | dpll_wrapper_inst/dual_type_frequency_counter_inst0/integration_halfway2                                                                                                                                                      |                                                                                                                                    |               13 |             38 |
|  adc_clk                                                  | dpll_wrapper_inst/dual_type_frequency_counter_inst0/triangular_frequency_counter_inst1/phase_2nd_accumulator[37]_i_1__2_n_0                                                                                                   |                                                                                                                                    |                6 |             38 |
|  adc_clk                                                  | dpll_wrapper_inst/dual_type_frequency_counter_inst1/triangular_frequency_counter_inst1/phase_2nd_accumulator[37]_i_1__0_n_0                                                                                                   |                                                                                                                                    |                6 |             38 |
|  adc_clk                                                  | dpll_wrapper_inst/dual_type_frequency_counter_inst0/integration_halfway1                                                                                                                                                      |                                                                                                                                    |               12 |             38 |
|  adc_clk                                                  | dpll_wrapper_inst/dual_type_frequency_counter_inst1/triangular_frequency_counter_inst2/phase_2nd_accumulator[37]_i_1_n_0                                                                                                      |                                                                                                                                    |                5 |             38 |
|  adc_clk                                                  | dpll_wrapper_inst/dual_type_frequency_counter_inst1/integration_halfway2                                                                                                                                                      |                                                                                                                                    |               14 |             38 |
|  adc_clk                                                  | dpll_wrapper_inst/dual_type_frequency_counter_inst1/integration_halfway1                                                                                                                                                      |                                                                                                                                    |               11 |             38 |
|  adc_clk                                                  | i_ps/axi_slave_gp0/wr_awid[11]_i_1_n_0                                                                                                                                                                                        |                                                                                                                                    |               12 |             44 |
|  adc_clk                                                  | i_ps/system_i/E[0]                                                                                                                                                                                                            |                                                                                                                                    |               14 |             44 |
|  adc_clk                                                  | dpll_wrapper_inst/PLL1_loop_filters/out_saturation_inst/E[0]                                                                                                                                                                  | dpll_wrapper_inst/parallel_bus_register_pll1_gainii/synchronous_clear                                                              |               12 |             45 |
|  adc_clk                                                  | dpll_wrapper_inst/dither_lockin_wrapper0/dither_lockin_inst/result_I_internal[47]_i_1__0_n_0                                                                                                                                  |                                                                                                                                    |               10 |             48 |
|  adc_clk                                                  | dpll_wrapper_inst/dither_lockin_wrapper1/dither_lockin_inst/result_I_internal[47]_i_1_n_0                                                                                                                                     |                                                                                                                                    |               14 |             48 |
|  adc_clk                                                  | i_ps/axi_slave_gp0/rd_araddr_reg[6]_3[0]                                                                                                                                                                                      |                                                                                                                                    |               12 |             48 |
|  adc_clk                                                  | dpll_wrapper_inst/system_identification_vna_inst/system_identification_vna_inst/current_modulation_frequency[47]_i_1_n_0                                                                                                      |                                                                                                                                    |               17 |             48 |
|  adc_clk                                                  | i_ps/axi_slave_gp0/rd_araddr_reg[6]_2[0]                                                                                                                                                                                      |                                                                                                                                    |               11 |             48 |
|  adc_clk                                                  |                                                                                                                                                                                                                               | i_hk/SS[0]                                                                                                                         |               23 |             49 |
|  adc_clk                                                  | dpll_wrapper_inst/PLL0_loop_filters/out_saturation_inst/E[0]                                                                                                                                                                  | dpll_wrapper_inst/parallel_bus_register_pll0_gaind/synchronous_clear                                                               |               13 |             51 |
|  adc_clk                                                  | i_ps/axi_master[0]/axi_awfifo_reg_0_15_0_5_i_1__0_n_0                                                                                                                                                                         |                                                                                                                                    |                7 |             56 |
|  adc_clk                                                  | i_ps/axi_master[1]/axi_awfifo_reg_0_15_0_5_i_1_n_0                                                                                                                                                                            |                                                                                                                                    |                7 |             56 |
|  adc_clk                                                  | i_hk/dna_value0                                                                                                                                                                                                               | i_hk/SS[0]                                                                                                                         |               14 |             57 |
|  adc_clk                                                  | dpll_wrapper_inst/DDC1_inst/ddc_frontend_lowpass_filter_inst_Q/boxcar_filter_16_pts_inst/delay_inst/p_0_in0                                                                                                                   |                                                                                                                                    |                9 |             59 |
|  adc_clk                                                  | dpll_wrapper_inst/DDC0_inst/ddc_frontend_lowpass_filter_inst_Q/boxcar_filter_16_pts_inst/delay_inst/p_0_in0                                                                                                                   |                                                                                                                                    |                9 |             59 |
|  adc_clk                                                  | i_scope/i_wr1/next_address                                                                                                                                                                                                    | i_scope/i_wr0/clear                                                                                                                |               20 |             62 |
|  adc_clk                                                  | i_scope/i_wr0/next_address                                                                                                                                                                                                    | i_scope/i_wr0/clear                                                                                                                |               19 |             62 |
|  adc_clk                                                  | dpll_wrapper_inst/dual_type_frequency_counter_inst1/triangular_frequency_counter_inst1/E[0]                                                                                                                                   |                                                                                                                                    |               22 |             64 |
|  adc_clk                                                  | dpll_wrapper_inst/dual_type_frequency_counter_inst1/triangular_frequency_counter_inst2/rst_integration_delayed_reg_n_0                                                                                                        |                                                                                                                                    |               21 |             64 |
|  adc_clk                                                  | dpll_wrapper_inst/dual_type_frequency_counter_inst0/triangular_frequency_counter_inst1/rst_integration_delayed                                                                                                                |                                                                                                                                    |               18 |             64 |
|  adc_clk                                                  | dpll_wrapper_inst/dual_type_frequency_counter_inst0/triangular_frequency_counter_inst1/E[0]                                                                                                                                   |                                                                                                                                    |               24 |             64 |
|  adc_clk                                                  | dpll_wrapper_inst/dual_type_frequency_counter_inst0/triangular_frequency_counter_inst2/rst_integration_delayed_reg_n_0                                                                                                        |                                                                                                                                    |               23 |             64 |
|  adc_clk                                                  | dpll_wrapper_inst/dual_type_frequency_counter_inst1/triangular_frequency_counter_inst1/rst_integration_delayed                                                                                                                |                                                                                                                                    |               23 |             64 |
|  adc_clk                                                  | addr_packed_inst/FSM_inst/ram_inst/E[0]                                                                                                                                                                                       |                                                                                                                                    |               13 |             72 |
|  adc_clk                                                  | i_ps/axi_master[0]/axi_wdata_o0_in                                                                                                                                                                                            | i_ps/axi_master[0]/axi_wdata_o[63]_i_1__0_n_0                                                                                      |               13 |             73 |
|  adc_clk                                                  | i_ps/axi_master[1]/axi_wdata_o0_in                                                                                                                                                                                            | i_ps/axi_master[1]/axi_wdata_o[63]_i_1_n_0                                                                                         |               13 |             73 |
|  adc_clk                                                  |                                                                                                                                                                                                                               | dpll_wrapper_inst/rst_frontend1                                                                                                    |               20 |             76 |
|  adc_clk                                                  |                                                                                                                                                                                                                               | dpll_wrapper_inst/rst_frontend0                                                                                                    |               26 |             89 |
|  adc_clk                                                  | i_ps/axi_master[1]/axi_wfifo_reg_0_15_0_5_i_1_n_0                                                                                                                                                                             |                                                                                                                                    |               13 |            104 |
|  adc_clk                                                  | i_ps/axi_master[0]/axi_wfifo_reg_0_15_0_5_i_1__0_n_0                                                                                                                                                                          |                                                                                                                                    |               13 |            104 |
|  i_ps/system_i/system_i/processing_system7/inst/FCLK_CLK3 |                                                                                                                                                                                                                               | i_ps/system_i/system_i/xadc/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/reset2ip_reset                                                 |               30 |            115 |
|  i_ps/system_i/system_i/processing_system7/inst/FCLK_CLK3 |                                                                                                                                                                                                                               |                                                                                                                                    |               37 |            117 |
|  adc_clk                                                  |                                                                                                                                                                                                                               | dpll_wrapper_inst/system_identification_vna_inst/system_identification_vna_inst/macc_clear_reg_n_0                                 |               32 |            128 |
|  adc_clk                                                  | dpll_wrapper_inst/system_identification_vna_inst/system_identification_vna_inst/modulation_frequency_index                                                                                                                    | dpll_wrapper_inst/rst_frontend0                                                                                                    |               37 |            144 |
|  adc_clk                                                  | i_ps/axi_slave_gp0/rd_araddr_reg[22]_4[0]                                                                                                                                                                                     |                                                                                                                                    |               44 |            160 |
|  pwm_clk                                                  |                                                                                                                                                                                                                               |                                                                                                                                    |              138 |            492 |
|  adc_clk                                                  |                                                                                                                                                                                                                               | dpll_wrapper_inst/parallel_bus_register_pll0_gaind/synchronous_clear                                                               |              146 |            608 |
|  adc_clk                                                  |                                                                                                                                                                                                                               | dpll_wrapper_inst/parallel_bus_register_pll1_gainii/synchronous_clear                                                              |              172 |            630 |
|  adc_clk                                                  |                                                                                                                                                                                                                               |                                                                                                                                    |             1066 |           4248 |
+-----------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


