
 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Xenia Wolf <claire@yosyshq.com>         |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.10+12 (git sha1 72fac04, gcc 7.4.0-1ubuntu1~16.04~ppa1 -fPIC -Os)


-- Executing script file `out.ys' --

1. Executing Verilog-2005 frontend: /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_3_18_10_64_2048_1_16_1.v
Parsing SystemVerilog input from `/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_3_18_10_64_2048_1_16_1.v' to AST representation.
Generating RTLIL representation for module `\C_LSTM_stage_3_18_10_64_2048_1_16_1'.
Generating RTLIL representation for module `\multiple_c_matrix_vec_mult_and_sum_18_10_16_1_1_64'.
Generating RTLIL representation for module `\idft_16_top_18'.
Generating RTLIL representation for module `\codeBlock99168_18'.
Generating RTLIL representation for module `\subfxp_18_1'.
Generating RTLIL representation for module `\addfxp_18_1'.
Generating RTLIL representation for module `\shiftRegFIFO_2_1'.
Generating RTLIL representation for module `\codeBlock98050_18'.
Generating RTLIL representation for module `\multfix_alt_dsp_18'.
Generating RTLIL representation for module `\dsp_signed_mult_18x18_unit_18_36_0'.
Generating RTLIL representation for module `\shiftRegFIFO_5_1'.
Generating RTLIL representation for module `\shift_register_group_18_16_1'.
Generating RTLIL representation for module `\shift_register_unit_18_1'.
Generating RTLIL representation for module `\sum_complex_vector_unit_18_18_16_64'.
Generating RTLIL representation for module `\c_matrix_vec_mult_core_18_10_16_1_1'.
Generating RTLIL representation for module `\elementwise_add_core_18_18_9'.
Generating RTLIL representation for module `\elementwise_sub_core_18_18_9'.
Generating RTLIL representation for module `\elementwise_mult_core_18_1810_9_1'.
Generating RTLIL representation for module `\fp_rounding_unit_1_37_10'.
Generating RTLIL representation for module `\dsp_signed_mult_18x18_unit_18_18_1'.
Generating RTLIL representation for module `\dft_16_top_18'.
Generating RTLIL representation for module `\codeBlock89324_18'.
Generating RTLIL representation for module `\codeBlock88206_18'.
Generating RTLIL representation for module `\shift_register_group_18_910'.
Generating RTLIL representation for module `\shift_register_unit_18_10'.
Generating RTLIL representation for module `\stage3_parameter_buffer_18_1_16_64_2048'.
Generating RTLIL representation for module `\weight_buffer_18_9_1_64_2048_Wym_imag_half_0'.
Generating RTLIL representation for module `\single_port_ram'.
Generating RTLIL representation for module `\weight_buffer_18_9_1_64_2048_Wym_real_half_0'.
Generating RTLIL representation for module `\counter_31_1'.
Generating RTLIL representation for module `\shift_register_unit_18_3'.
Generating RTLIL representation for module `\shift_register_group_18_16_3'.
Generating RTLIL representation for module `\counter_63_1'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Finding top of design hierarchy..
root of   0 design levels: counter_63_1        
root of   1 design levels: shift_register_group_18_16_3
root of   0 design levels: shift_register_unit_18_3
root of   0 design levels: counter_31_1        
root of   1 design levels: weight_buffer_18_9_1_64_2048_Wym_real_half_0
root of   0 design levels: single_port_ram     
root of   1 design levels: weight_buffer_18_9_1_64_2048_Wym_imag_half_0
root of   2 design levels: stage3_parameter_buffer_18_1_16_64_2048
root of   0 design levels: shift_register_unit_18_10
root of   1 design levels: shift_register_group_18_910
root of   2 design levels: codeBlock88206_18   
root of   1 design levels: codeBlock89324_18   
root of   3 design levels: dft_16_top_18       
root of   0 design levels: dsp_signed_mult_18x18_unit_18_18_1
root of   0 design levels: fp_rounding_unit_1_37_10
root of   1 design levels: elementwise_mult_core_18_1810_9_1
root of   0 design levels: elementwise_sub_core_18_18_9
root of   0 design levels: elementwise_add_core_18_18_9
root of   4 design levels: c_matrix_vec_mult_core_18_10_16_1_1
root of   0 design levels: sum_complex_vector_unit_18_18_16_64
root of   0 design levels: shift_register_unit_18_1
root of   1 design levels: shift_register_group_18_16_1
root of   0 design levels: shiftRegFIFO_5_1    
root of   0 design levels: dsp_signed_mult_18x18_unit_18_36_0
root of   1 design levels: multfix_alt_dsp_18  
root of   2 design levels: codeBlock98050_18   
root of   0 design levels: shiftRegFIFO_2_1    
root of   0 design levels: addfxp_18_1         
root of   0 design levels: subfxp_18_1         
root of   1 design levels: codeBlock99168_18   
root of   3 design levels: idft_16_top_18      
root of   5 design levels: multiple_c_matrix_vec_mult_and_sum_18_10_16_1_1_64
root of   6 design levels: C_LSTM_stage_3_18_10_64_2048_1_16_1
Automatically selected C_LSTM_stage_3_18_10_64_2048_1_16_1 as design top module.

2.2. Analyzing design hierarchy..
Top module:  \C_LSTM_stage_3_18_10_64_2048_1_16_1
Used module:     \multiple_c_matrix_vec_mult_and_sum_18_10_16_1_1_64
Used module:         \idft_16_top_18
Used module:             \codeBlock99168_18
Used module:                 \subfxp_18_1
Used module:                 \addfxp_18_1
Used module:                 \shiftRegFIFO_2_1
Used module:             \codeBlock98050_18
Used module:                 \multfix_alt_dsp_18
Used module:                     \dsp_signed_mult_18x18_unit_18_36_0
Used module:                 \shiftRegFIFO_5_1
Used module:         \shift_register_group_18_16_1
Used module:             \shift_register_unit_18_1
Used module:         \sum_complex_vector_unit_18_18_16_64
Used module:         \c_matrix_vec_mult_core_18_10_16_1_1
Used module:             \elementwise_add_core_18_18_9
Used module:             \elementwise_sub_core_18_18_9
Used module:             \elementwise_mult_core_18_1810_9_1
Used module:                 \fp_rounding_unit_1_37_10
Used module:                 \dsp_signed_mult_18x18_unit_18_18_1
Used module:             \dft_16_top_18
Used module:                 \codeBlock89324_18
Used module:                 \codeBlock88206_18
Used module:             \shift_register_group_18_910
Used module:                 \shift_register_unit_18_10
Used module:     \stage3_parameter_buffer_18_1_16_64_2048
Used module:         \weight_buffer_18_9_1_64_2048_Wym_imag_half_0
Used module:             \single_port_ram
Used module:         \weight_buffer_18_9_1_64_2048_Wym_real_half_0
Used module:         \counter_31_1
Used module:         \counter_63_1
Used module:     \shift_register_unit_18_3
Used module:     \shift_register_group_18_16_3
Parameter \DATA_WIDTH = 162
Parameter \ADDR_WIDTH = 12

2.3. Executing AST frontend in derive mode using pre-parsed AST for module `\single_port_ram'.
Parameter \DATA_WIDTH = 162
Parameter \ADDR_WIDTH = 12
Generating RTLIL representation for module `$paramod$d00916e4dfc2c0e171972116a153dab27e988efb\single_port_ram'.
Parameter \DATA_WIDTH = 162
Parameter \ADDR_WIDTH = 12
Found cached RTLIL representation for module `$paramod$d00916e4dfc2c0e171972116a153dab27e988efb\single_port_ram'.

2.4. Analyzing design hierarchy..
Top module:  \C_LSTM_stage_3_18_10_64_2048_1_16_1
Used module:     \multiple_c_matrix_vec_mult_and_sum_18_10_16_1_1_64
Used module:         \idft_16_top_18
Used module:             \codeBlock99168_18
Used module:                 \subfxp_18_1
Used module:                 \addfxp_18_1
Used module:                 \shiftRegFIFO_2_1
Used module:             \codeBlock98050_18
Used module:                 \multfix_alt_dsp_18
Used module:                     \dsp_signed_mult_18x18_unit_18_36_0
Used module:                 \shiftRegFIFO_5_1
Used module:         \shift_register_group_18_16_1
Used module:             \shift_register_unit_18_1
Used module:         \sum_complex_vector_unit_18_18_16_64
Used module:         \c_matrix_vec_mult_core_18_10_16_1_1
Used module:             \elementwise_add_core_18_18_9
Used module:             \elementwise_sub_core_18_18_9
Used module:             \elementwise_mult_core_18_1810_9_1
Used module:                 \fp_rounding_unit_1_37_10
Used module:                 \dsp_signed_mult_18x18_unit_18_18_1
Used module:             \dft_16_top_18
Used module:                 \codeBlock89324_18
Used module:                 \codeBlock88206_18
Used module:             \shift_register_group_18_910
Used module:                 \shift_register_unit_18_10
Used module:     \stage3_parameter_buffer_18_1_16_64_2048
Used module:         \weight_buffer_18_9_1_64_2048_Wym_imag_half_0
Used module:             $paramod$d00916e4dfc2c0e171972116a153dab27e988efb\single_port_ram
Used module:         \weight_buffer_18_9_1_64_2048_Wym_real_half_0
Used module:         \counter_31_1
Used module:         \counter_63_1
Used module:     \shift_register_unit_18_3
Used module:     \shift_register_group_18_16_3

2.5. Analyzing design hierarchy..
Top module:  \C_LSTM_stage_3_18_10_64_2048_1_16_1
Used module:     \multiple_c_matrix_vec_mult_and_sum_18_10_16_1_1_64
Used module:         \idft_16_top_18
Used module:             \codeBlock99168_18
Used module:                 \subfxp_18_1
Used module:                 \addfxp_18_1
Used module:                 \shiftRegFIFO_2_1
Used module:             \codeBlock98050_18
Used module:                 \multfix_alt_dsp_18
Used module:                     \dsp_signed_mult_18x18_unit_18_36_0
Used module:                 \shiftRegFIFO_5_1
Used module:         \shift_register_group_18_16_1
Used module:             \shift_register_unit_18_1
Used module:         \sum_complex_vector_unit_18_18_16_64
Used module:         \c_matrix_vec_mult_core_18_10_16_1_1
Used module:             \elementwise_add_core_18_18_9
Used module:             \elementwise_sub_core_18_18_9
Used module:             \elementwise_mult_core_18_1810_9_1
Used module:                 \fp_rounding_unit_1_37_10
Used module:                 \dsp_signed_mult_18x18_unit_18_18_1
Used module:             \dft_16_top_18
Used module:                 \codeBlock89324_18
Used module:                 \codeBlock88206_18
Used module:             \shift_register_group_18_910
Used module:                 \shift_register_unit_18_10
Used module:     \stage3_parameter_buffer_18_1_16_64_2048
Used module:         \weight_buffer_18_9_1_64_2048_Wym_imag_half_0
Used module:             $paramod$d00916e4dfc2c0e171972116a153dab27e988efb\single_port_ram
Used module:         \weight_buffer_18_9_1_64_2048_Wym_real_half_0
Used module:         \counter_31_1
Used module:         \counter_63_1
Used module:     \shift_register_unit_18_3
Used module:     \shift_register_group_18_16_3
Removing unused module `\single_port_ram'.
Removed 1 unused modules.
Warning: Resizing cell port weight_buffer_18_9_1_64_2048_Wym_real_half_0.ram_inst_0.addr from 11 bits to 12 bits.
Warning: Resizing cell port weight_buffer_18_9_1_64_2048_Wym_imag_half_0.ram_inst_0.addr from 11 bits to 12 bits.
Warning: Resizing cell port stage3_parameter_buffer_18_1_16_64_2048.weight_buffer_18_9_1_64_2048_Wym_imag_half_0_inst_imag.index from 14 bits to 11 bits.
Warning: Resizing cell port stage3_parameter_buffer_18_1_16_64_2048.weight_buffer_18_9_1_64_2048_Wym_real_half_0_inst_real.index from 14 bits to 11 bits.
Warning: Resizing cell port c_matrix_vec_mult_core_18_10_16_1_1.dft_16_top_18_inst.X31 from 32 bits to 18 bits.
Warning: Resizing cell port c_matrix_vec_mult_core_18_10_16_1_1.dft_16_top_18_inst.X29 from 32 bits to 18 bits.
Warning: Resizing cell port c_matrix_vec_mult_core_18_10_16_1_1.dft_16_top_18_inst.X27 from 32 bits to 18 bits.
Warning: Resizing cell port c_matrix_vec_mult_core_18_10_16_1_1.dft_16_top_18_inst.X25 from 32 bits to 18 bits.
Warning: Resizing cell port c_matrix_vec_mult_core_18_10_16_1_1.dft_16_top_18_inst.X23 from 32 bits to 18 bits.
Warning: Resizing cell port c_matrix_vec_mult_core_18_10_16_1_1.dft_16_top_18_inst.X21 from 32 bits to 18 bits.
Warning: Resizing cell port c_matrix_vec_mult_core_18_10_16_1_1.dft_16_top_18_inst.X19 from 32 bits to 18 bits.
Warning: Resizing cell port c_matrix_vec_mult_core_18_10_16_1_1.dft_16_top_18_inst.X17 from 32 bits to 18 bits.
Warning: Resizing cell port c_matrix_vec_mult_core_18_10_16_1_1.dft_16_top_18_inst.X15 from 32 bits to 18 bits.
Warning: Resizing cell port c_matrix_vec_mult_core_18_10_16_1_1.dft_16_top_18_inst.X13 from 32 bits to 18 bits.
Warning: Resizing cell port c_matrix_vec_mult_core_18_10_16_1_1.dft_16_top_18_inst.X11 from 32 bits to 18 bits.
Warning: Resizing cell port c_matrix_vec_mult_core_18_10_16_1_1.dft_16_top_18_inst.X9 from 32 bits to 18 bits.
Warning: Resizing cell port c_matrix_vec_mult_core_18_10_16_1_1.dft_16_top_18_inst.X7 from 32 bits to 18 bits.
Warning: Resizing cell port c_matrix_vec_mult_core_18_10_16_1_1.dft_16_top_18_inst.X5 from 32 bits to 18 bits.
Warning: Resizing cell port c_matrix_vec_mult_core_18_10_16_1_1.dft_16_top_18_inst.X3 from 32 bits to 18 bits.
Warning: Resizing cell port c_matrix_vec_mult_core_18_10_16_1_1.dft_16_top_18_inst.X1 from 32 bits to 18 bits.
Warning: Resizing cell port C_LSTM_stage_3_18_10_64_2048_1_16_1.shift_register_unit_18_3_valid_holder.out from 1 bits to 18 bits.
Warning: Resizing cell port C_LSTM_stage_3_18_10_64_2048_1_16_1.shift_register_unit_18_3_valid_holder.in from 1 bits to 18 bits.

3. Executing PROC pass (convert processes to netlists).

3.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

3.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_3_18_10_64_2048_1_16_1.v:6150$188 in module counter_63_1.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_3_18_10_64_2048_1_16_1.v:5960$187 in module shift_register_unit_18_3.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_3_18_10_64_2048_1_16_1.v:5936$183 in module counter_31_1.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_3_18_10_64_2048_1_16_1.v:5869$193 in module $paramod$d00916e4dfc2c0e171972116a153dab27e988efb\single_port_ram.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_3_18_10_64_2048_1_16_1.v:5697$164 in module shift_register_unit_18_10.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_3_18_10_64_2048_1_16_1.v:5493$159 in module codeBlock88206_18.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_3_18_10_64_2048_1_16_1.v:4990$148 in module codeBlock89324_18.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_3_18_10_64_2048_1_16_1.v:4258$147 in module dsp_signed_mult_18x18_unit_18_18_1.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_3_18_10_64_2048_1_16_1.v:4237$144 in module dsp_signed_mult_18x18_unit_18_18_1.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_3_18_10_64_2048_1_16_1.v:4198$140 in module fp_rounding_unit_1_37_10.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_3_18_10_64_2048_1_16_1.v:4188$139 in module fp_rounding_unit_1_37_10.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_3_18_10_64_2048_1_16_1.v:4114$137 in module elementwise_mult_core_18_1810_9_1.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_3_18_10_64_2048_1_16_1.v:3771$126 in module elementwise_sub_core_18_18_9.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_3_18_10_64_2048_1_16_1.v:3626$115 in module elementwise_add_core_18_18_9.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_3_18_10_64_2048_1_16_1.v:3344$103 in module c_matrix_vec_mult_core_18_10_16_1_1.
Marked 3 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_3_18_10_64_2048_1_16_1.v:2532$47 in module sum_complex_vector_unit_18_18_16_64.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_3_18_10_64_2048_1_16_1.v:2412$46 in module shift_register_unit_18_1.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_3_18_10_64_2048_1_16_1.v:2219$45 in module shiftRegFIFO_5_1.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_3_18_10_64_2048_1_16_1.v:2191$44 in module dsp_signed_mult_18x18_unit_18_36_0.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_3_18_10_64_2048_1_16_1.v:2044$36 in module codeBlock98050_18.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_3_18_10_64_2048_1_16_1.v:1571$26 in module shiftRegFIFO_2_1.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_3_18_10_64_2048_1_16_1.v:1489$20 in module codeBlock99168_18.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_3_18_10_64_2048_1_16_1.v:711$2 in module multiple_c_matrix_vec_mult_and_sum_18_10_16_1_1_64.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_3_18_10_64_2048_1_16_1.v:212$1 in module C_LSTM_stage_3_18_10_64_2048_1_16_1.
Removed a total of 0 dead cases.

3.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 12 redundant assignments.
Promoted 13 assignments to connections.

3.4. Executing PROC_INIT pass (extract init attributes).

3.5. Executing PROC_ARST pass (detect async resets in processes).

3.6. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `\counter_63_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_3_18_10_64_2048_1_16_1.v:6150$188'.
     1/1: $0\count[13:0]
Creating decoders for process `\shift_register_unit_18_3.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_3_18_10_64_2048_1_16_1.v:5960$187'.
     1/3: $0\shift_registers_2[17:0]
     2/3: $0\shift_registers_1[17:0]
     3/3: $0\shift_registers_0[17:0]
Creating decoders for process `\counter_31_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_3_18_10_64_2048_1_16_1.v:5936$183'.
     1/1: $0\count[13:0]
Creating decoders for process `\weight_buffer_18_9_1_64_2048_Wym_real_half_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_3_18_10_64_2048_1_16_1.v:5897$181'.
Creating decoders for process `$paramod$d00916e4dfc2c0e171972116a153dab27e988efb\single_port_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_3_18_10_64_2048_1_16_1.v:5869$193'.
     1/4: $1$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_3_18_10_64_2048_1_16_1.v:5871$192_EN[161:0]$199
     2/4: $1$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_3_18_10_64_2048_1_16_1.v:5871$192_DATA[161:0]$198
     3/4: $1$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_3_18_10_64_2048_1_16_1.v:5871$192_ADDR[11:0]$197
     4/4: $0\out[161:0]
Creating decoders for process `\weight_buffer_18_9_1_64_2048_Wym_imag_half_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_3_18_10_64_2048_1_16_1.v:5819$170'.
Creating decoders for process `\stage3_parameter_buffer_18_1_16_64_2048.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_3_18_10_64_2048_1_16_1.v:5769$167'.
Creating decoders for process `\shift_register_unit_18_10.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_3_18_10_64_2048_1_16_1.v:5697$164'.
     1/10: $0\shift_registers_9[17:0]
     2/10: $0\shift_registers_8[17:0]
     3/10: $0\shift_registers_7[17:0]
     4/10: $0\shift_registers_6[17:0]
     5/10: $0\shift_registers_5[17:0]
     6/10: $0\shift_registers_4[17:0]
     7/10: $0\shift_registers_3[17:0]
     8/10: $0\shift_registers_2[17:0]
     9/10: $0\shift_registers_1[17:0]
    10/10: $0\shift_registers_0[17:0]
Creating decoders for process `\codeBlock88206_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_3_18_10_64_2048_1_16_1.v:5493$159'.
     1/81: $0\next[0:0]
     2/81: $0\tm71[17:0]
     3/81: $0\tm68[17:0]
     4/81: $0\tm65[17:0]
     5/81: $0\tm62[17:0]
     6/81: $0\tm59[17:0]
     7/81: $0\tm56[17:0]
     8/81: $0\tm53[17:0]
     9/81: $0\tm50[17:0]
    10/81: $0\tm47[17:0]
    11/81: $0\tm44[17:0]
    12/81: $0\tm41[17:0]
    13/81: $0\tm38[17:0]
    14/81: $0\tm35[17:0]
    15/81: $0\tm32[17:0]
    16/81: $0\tm29[17:0]
    17/81: $0\tm26[17:0]
    18/81: $0\tm70[17:0]
    19/81: $0\tm67[17:0]
    20/81: $0\tm64[17:0]
    21/81: $0\tm61[17:0]
    22/81: $0\tm58[17:0]
    23/81: $0\tm55[17:0]
    24/81: $0\tm52[17:0]
    25/81: $0\tm49[17:0]
    26/81: $0\tm46[17:0]
    27/81: $0\tm43[17:0]
    28/81: $0\tm40[17:0]
    29/81: $0\tm37[17:0]
    30/81: $0\tm34[17:0]
    31/81: $0\tm31[17:0]
    32/81: $0\tm28[17:0]
    33/81: $0\tm25[17:0]
    34/81: $0\tm69[17:0]
    35/81: $0\tm66[17:0]
    36/81: $0\tm63[17:0]
    37/81: $0\tm60[17:0]
    38/81: $0\tm57[17:0]
    39/81: $0\tm54[17:0]
    40/81: $0\tm51[17:0]
    41/81: $0\tm48[17:0]
    42/81: $0\tm45[17:0]
    43/81: $0\tm42[17:0]
    44/81: $0\tm39[17:0]
    45/81: $0\tm36[17:0]
    46/81: $0\tm33[17:0]
    47/81: $0\tm30[17:0]
    48/81: $0\tm27[17:0]
    49/81: $0\tm24[17:0]
    50/81: $0\X31[17:0]
    51/81: $0\X30[17:0]
    52/81: $0\X29[17:0]
    53/81: $0\X28[17:0]
    54/81: $0\X27[17:0]
    55/81: $0\X26[17:0]
    56/81: $0\X25[17:0]
    57/81: $0\X24[17:0]
    58/81: $0\X23[17:0]
    59/81: $0\X22[17:0]
    60/81: $0\X21[17:0]
    61/81: $0\X20[17:0]
    62/81: $0\X19[17:0]
    63/81: $0\X18[17:0]
    64/81: $0\X17[17:0]
    65/81: $0\X16[17:0]
    66/81: $0\X15[17:0]
    67/81: $0\X14[17:0]
    68/81: $0\X13[17:0]
    69/81: $0\X12[17:0]
    70/81: $0\X11[17:0]
    71/81: $0\X10[17:0]
    72/81: $0\X9[17:0]
    73/81: $0\X8[17:0]
    74/81: $0\X7[17:0]
    75/81: $0\X6[17:0]
    76/81: $0\X5[17:0]
    77/81: $0\X4[17:0]
    78/81: $0\X3[17:0]
    79/81: $0\X2[17:0]
    80/81: $0\X1[17:0]
    81/81: $0\X0[17:0]
Creating decoders for process `\codeBlock89324_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_3_18_10_64_2048_1_16_1.v:4990$148'.
     1/33: $0\next[0:0]
     2/33: $0\X31[17:0]
     3/33: $0\X30[17:0]
     4/33: $0\X29[17:0]
     5/33: $0\X28[17:0]
     6/33: $0\X27[17:0]
     7/33: $0\X26[17:0]
     8/33: $0\X25[17:0]
     9/33: $0\X24[17:0]
    10/33: $0\X23[17:0]
    11/33: $0\X22[17:0]
    12/33: $0\X21[17:0]
    13/33: $0\X20[17:0]
    14/33: $0\X19[17:0]
    15/33: $0\X18[17:0]
    16/33: $0\X17[17:0]
    17/33: $0\X16[17:0]
    18/33: $0\X15[17:0]
    19/33: $0\X14[17:0]
    20/33: $0\X13[17:0]
    21/33: $0\X12[17:0]
    22/33: $0\X11[17:0]
    23/33: $0\X10[17:0]
    24/33: $0\X9[17:0]
    25/33: $0\X8[17:0]
    26/33: $0\X7[17:0]
    27/33: $0\X6[17:0]
    28/33: $0\X5[17:0]
    29/33: $0\X4[17:0]
    30/33: $0\X3[17:0]
    31/33: $0\X2[17:0]
    32/33: $0\X1[17:0]
    33/33: $0\X0[17:0]
Creating decoders for process `\dsp_signed_mult_18x18_unit_18_18_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_3_18_10_64_2048_1_16_1.v:4258$147'.
     1/3: $0\output_valid[0:0]
     2/3: $0\result_valid[0:0]
     3/3: $0\input_valid[0:0]
Creating decoders for process `\dsp_signed_mult_18x18_unit_18_18_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_3_18_10_64_2048_1_16_1.v:4237$144'.
     1/6: $0\reg_by[17:0]
     2/6: $0\reg_bx[17:0]
     3/6: $0\reg_ay[17:0]
     4/6: $0\reg_ax[17:0]
     5/6: $0\reg_resb[36:0]
     6/6: $0\reg_resa[36:0]
Creating decoders for process `\fp_rounding_unit_1_37_10.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_3_18_10_64_2048_1_16_1.v:4198$140'.
     1/6: $0\out_reg[36:0]
     2/6: $0\valid_reg[0:0]
     3/6: $0\floor_ceil_valid[0:0]
     4/6: $0\is_ceil[0:0]
     5/6: $0\ceil[36:0]
     6/6: $0\floor[36:0]
Creating decoders for process `\fp_rounding_unit_1_37_10.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_3_18_10_64_2048_1_16_1.v:4188$139'.
     1/1: $1\rounded_result[36:0]
Creating decoders for process `\elementwise_mult_core_18_1810_9_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_3_18_10_64_2048_1_16_1.v:4114$137'.
     1/19: $0\valid_A_B[0:0]
     2/19: $0\reg_B_8[17:0]
     3/19: $0\reg_A_8[17:0]
     4/19: $0\reg_B_7[17:0]
     5/19: $0\reg_A_7[17:0]
     6/19: $0\reg_B_6[17:0]
     7/19: $0\reg_A_6[17:0]
     8/19: $0\reg_B_5[17:0]
     9/19: $0\reg_A_5[17:0]
    10/19: $0\reg_B_4[17:0]
    11/19: $0\reg_A_4[17:0]
    12/19: $0\reg_B_3[17:0]
    13/19: $0\reg_A_3[17:0]
    14/19: $0\reg_B_2[17:0]
    15/19: $0\reg_A_2[17:0]
    16/19: $0\reg_B_1[17:0]
    17/19: $0\reg_A_1[17:0]
    18/19: $0\reg_B_0[17:0]
    19/19: $0\reg_A_0[17:0]
Creating decoders for process `\elementwise_sub_core_18_18_9.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_3_18_10_64_2048_1_16_1.v:3771$126'.
     1/29: $0\valid_C[0:0]
     2/29: $0\valid_A_B[0:0]
     3/29: $0\reg_C_8[17:0]
     4/29: $0\reg_B_8[17:0]
     5/29: $0\reg_A_8[17:0]
     6/29: $0\reg_C_7[17:0]
     7/29: $0\reg_B_7[17:0]
     8/29: $0\reg_A_7[17:0]
     9/29: $0\reg_C_6[17:0]
    10/29: $0\reg_B_6[17:0]
    11/29: $0\reg_A_6[17:0]
    12/29: $0\reg_C_5[17:0]
    13/29: $0\reg_B_5[17:0]
    14/29: $0\reg_A_5[17:0]
    15/29: $0\reg_C_4[17:0]
    16/29: $0\reg_B_4[17:0]
    17/29: $0\reg_A_4[17:0]
    18/29: $0\reg_C_3[17:0]
    19/29: $0\reg_B_3[17:0]
    20/29: $0\reg_A_3[17:0]
    21/29: $0\reg_C_2[17:0]
    22/29: $0\reg_B_2[17:0]
    23/29: $0\reg_A_2[17:0]
    24/29: $0\reg_C_1[17:0]
    25/29: $0\reg_B_1[17:0]
    26/29: $0\reg_A_1[17:0]
    27/29: $0\reg_C_0[17:0]
    28/29: $0\reg_B_0[17:0]
    29/29: $0\reg_A_0[17:0]
Creating decoders for process `\elementwise_add_core_18_18_9.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_3_18_10_64_2048_1_16_1.v:3626$115'.
     1/29: $0\valid_C[0:0]
     2/29: $0\valid_A_B[0:0]
     3/29: $0\reg_C_8[17:0]
     4/29: $0\reg_B_8[17:0]
     5/29: $0\reg_A_8[17:0]
     6/29: $0\reg_C_7[17:0]
     7/29: $0\reg_B_7[17:0]
     8/29: $0\reg_A_7[17:0]
     9/29: $0\reg_C_6[17:0]
    10/29: $0\reg_B_6[17:0]
    11/29: $0\reg_A_6[17:0]
    12/29: $0\reg_C_5[17:0]
    13/29: $0\reg_B_5[17:0]
    14/29: $0\reg_A_5[17:0]
    15/29: $0\reg_C_4[17:0]
    16/29: $0\reg_B_4[17:0]
    17/29: $0\reg_A_4[17:0]
    18/29: $0\reg_C_3[17:0]
    19/29: $0\reg_B_3[17:0]
    20/29: $0\reg_A_3[17:0]
    21/29: $0\reg_C_2[17:0]
    22/29: $0\reg_B_2[17:0]
    23/29: $0\reg_A_2[17:0]
    24/29: $0\reg_C_1[17:0]
    25/29: $0\reg_B_1[17:0]
    26/29: $0\reg_A_1[17:0]
    27/29: $0\reg_C_0[17:0]
    28/29: $0\reg_B_0[17:0]
    29/29: $0\reg_A_0[17:0]
Creating decoders for process `\c_matrix_vec_mult_core_18_10_16_1_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_3_18_10_64_2048_1_16_1.v:3344$103'.
     1/86: $0\reg_o_ready[0:0]
     2/86: $0\fft_valid[0:0]
     3/86: $0\reg_Y_imag_0_15[17:0]
     4/86: $0\reg_Y_real_0_15[17:0]
     5/86: $0\reg_Y_imag_0_14[17:0]
     6/86: $0\reg_Y_real_0_14[17:0]
     7/86: $0\reg_Y_imag_0_13[17:0]
     8/86: $0\reg_Y_real_0_13[17:0]
     9/86: $0\reg_Y_imag_0_12[17:0]
    10/86: $0\reg_Y_real_0_12[17:0]
    11/86: $0\reg_Y_imag_0_11[17:0]
    12/86: $0\reg_Y_real_0_11[17:0]
    13/86: $0\reg_Y_imag_0_10[17:0]
    14/86: $0\reg_Y_real_0_10[17:0]
    15/86: $0\reg_Y_imag_0_9[17:0]
    16/86: $0\reg_Y_real_0_9[17:0]
    17/86: $0\reg_Y_imag_0_8[17:0]
    18/86: $0\reg_Y_real_0_8[17:0]
    19/86: $0\reg_Y_imag_0_7[17:0]
    20/86: $0\reg_Y_real_0_7[17:0]
    21/86: $0\reg_Y_imag_0_6[17:0]
    22/86: $0\reg_Y_real_0_6[17:0]
    23/86: $0\reg_Y_imag_0_5[17:0]
    24/86: $0\reg_Y_real_0_5[17:0]
    25/86: $0\reg_Y_imag_0_4[17:0]
    26/86: $0\reg_Y_real_0_4[17:0]
    27/86: $0\reg_Y_imag_0_3[17:0]
    28/86: $0\reg_Y_real_0_3[17:0]
    29/86: $0\reg_Y_imag_0_2[17:0]
    30/86: $0\reg_Y_real_0_2[17:0]
    31/86: $0\reg_Y_imag_0_1[17:0]
    32/86: $0\reg_Y_real_0_1[17:0]
    33/86: $0\reg_Y_imag_0_0[17:0]
    34/86: $0\reg_Y_real_0_0[17:0]
    35/86: $0\reg_W_imag_0_8[17:0]
    36/86: $0\reg_W_real_0_8[17:0]
    37/86: $0\reg_W_imag_0_7[17:0]
    38/86: $0\reg_W_real_0_7[17:0]
    39/86: $0\reg_W_imag_0_6[17:0]
    40/86: $0\reg_W_real_0_6[17:0]
    41/86: $0\reg_W_imag_0_5[17:0]
    42/86: $0\reg_W_real_0_5[17:0]
    43/86: $0\reg_W_imag_0_4[17:0]
    44/86: $0\reg_W_real_0_4[17:0]
    45/86: $0\reg_W_imag_0_3[17:0]
    46/86: $0\reg_W_real_0_3[17:0]
    47/86: $0\reg_W_imag_0_2[17:0]
    48/86: $0\reg_W_real_0_2[17:0]
    49/86: $0\reg_W_imag_0_1[17:0]
    50/86: $0\reg_W_real_0_1[17:0]
    51/86: $0\reg_W_imag_0_0[17:0]
    52/86: $0\reg_W_real_0_0[17:0]
    53/86: $0\reg_X_2_15[17:0]
    54/86: $0\reg_X_15[17:0]
    55/86: $0\reg_X_2_14[17:0]
    56/86: $0\reg_X_14[17:0]
    57/86: $0\reg_X_2_13[17:0]
    58/86: $0\reg_X_13[17:0]
    59/86: $0\reg_X_2_12[17:0]
    60/86: $0\reg_X_12[17:0]
    61/86: $0\reg_X_2_11[17:0]
    62/86: $0\reg_X_11[17:0]
    63/86: $0\reg_X_2_10[17:0]
    64/86: $0\reg_X_10[17:0]
    65/86: $0\reg_X_2_9[17:0]
    66/86: $0\reg_X_9[17:0]
    67/86: $0\reg_X_2_8[17:0]
    68/86: $0\reg_X_8[17:0]
    69/86: $0\reg_X_2_7[17:0]
    70/86: $0\reg_X_7[17:0]
    71/86: $0\reg_X_2_6[17:0]
    72/86: $0\reg_X_6[17:0]
    73/86: $0\reg_X_2_5[17:0]
    74/86: $0\reg_X_5[17:0]
    75/86: $0\reg_X_2_4[17:0]
    76/86: $0\reg_X_4[17:0]
    77/86: $0\reg_X_2_3[17:0]
    78/86: $0\reg_X_3[17:0]
    79/86: $0\reg_X_2_2[17:0]
    80/86: $0\reg_X_2[17:0]
    81/86: $0\reg_X_2_1[17:0]
    82/86: $0\reg_X_1[17:0]
    83/86: $0\reg_X_2_0[17:0]
    84/86: $0\reg_X_0[17:0]
    85/86: $0\reg_o_valid[0:0]
    86/86: $0\reg_i_valid[0:0]
Creating decoders for process `\sum_complex_vector_unit_18_18_16_64.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_3_18_10_64_2048_1_16_1.v:2532$47'.
     1/34: $0\counter[13:0]
     2/34: $0\sum_imag_15[17:0]
     3/34: $0\sum_real_15[17:0]
     4/34: $0\sum_imag_14[17:0]
     5/34: $0\sum_real_14[17:0]
     6/34: $0\sum_imag_13[17:0]
     7/34: $0\sum_real_13[17:0]
     8/34: $0\sum_imag_12[17:0]
     9/34: $0\sum_real_12[17:0]
    10/34: $0\sum_imag_11[17:0]
    11/34: $0\sum_real_11[17:0]
    12/34: $0\sum_imag_10[17:0]
    13/34: $0\sum_real_10[17:0]
    14/34: $0\sum_imag_9[17:0]
    15/34: $0\sum_real_9[17:0]
    16/34: $0\sum_imag_8[17:0]
    17/34: $0\sum_real_8[17:0]
    18/34: $0\sum_imag_7[17:0]
    19/34: $0\sum_real_7[17:0]
    20/34: $0\sum_imag_6[17:0]
    21/34: $0\sum_real_6[17:0]
    22/34: $0\sum_imag_5[17:0]
    23/34: $0\sum_real_5[17:0]
    24/34: $0\sum_imag_4[17:0]
    25/34: $0\sum_real_4[17:0]
    26/34: $0\sum_imag_3[17:0]
    27/34: $0\sum_real_3[17:0]
    28/34: $0\sum_imag_2[17:0]
    29/34: $0\sum_real_2[17:0]
    30/34: $0\sum_imag_1[17:0]
    31/34: $0\sum_real_1[17:0]
    32/34: $0\sum_imag_0[17:0]
    33/34: $0\sum_real_0[17:0]
    34/34: $0\reg_i_valid[0:0]
Creating decoders for process `\shift_register_unit_18_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_3_18_10_64_2048_1_16_1.v:2412$46'.
     1/1: $0\shift_registers_0[17:0]
Creating decoders for process `\shiftRegFIFO_5_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_3_18_10_64_2048_1_16_1.v:2219$45'.
     1/5: $0\mem_4[0:0]
     2/5: $0\mem_3[0:0]
     3/5: $0\mem_2[0:0]
     4/5: $0\mem_1[0:0]
     5/5: $0\mem_0[0:0]
Creating decoders for process `\dsp_signed_mult_18x18_unit_18_36_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_3_18_10_64_2048_1_16_1.v:2191$44'.
     1/3: $0\output_valid[0:0]
     2/3: $0\result_valid[0:0]
     3/3: $0\input_valid[0:0]
Creating decoders for process `\dsp_signed_mult_18x18_unit_18_36_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_3_18_10_64_2048_1_16_1.v:2184$41'.
Creating decoders for process `\codeBlock98050_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_3_18_10_64_2048_1_16_1.v:2044$36'.
     1/81: $0\next[0:0]
     2/81: $0\tm71[17:0]
     3/81: $0\tm68[17:0]
     4/81: $0\tm65[17:0]
     5/81: $0\tm62[17:0]
     6/81: $0\tm59[17:0]
     7/81: $0\tm56[17:0]
     8/81: $0\tm53[17:0]
     9/81: $0\tm50[17:0]
    10/81: $0\tm47[17:0]
    11/81: $0\tm44[17:0]
    12/81: $0\tm41[17:0]
    13/81: $0\tm38[17:0]
    14/81: $0\tm35[17:0]
    15/81: $0\tm32[17:0]
    16/81: $0\tm29[17:0]
    17/81: $0\tm26[17:0]
    18/81: $0\tm70[17:0]
    19/81: $0\tm67[17:0]
    20/81: $0\tm64[17:0]
    21/81: $0\tm61[17:0]
    22/81: $0\tm58[17:0]
    23/81: $0\tm55[17:0]
    24/81: $0\tm52[17:0]
    25/81: $0\tm49[17:0]
    26/81: $0\tm46[17:0]
    27/81: $0\tm43[17:0]
    28/81: $0\tm40[17:0]
    29/81: $0\tm37[17:0]
    30/81: $0\tm34[17:0]
    31/81: $0\tm31[17:0]
    32/81: $0\tm28[17:0]
    33/81: $0\tm25[17:0]
    34/81: $0\tm69[17:0]
    35/81: $0\tm66[17:0]
    36/81: $0\tm63[17:0]
    37/81: $0\tm60[17:0]
    38/81: $0\tm57[17:0]
    39/81: $0\tm54[17:0]
    40/81: $0\tm51[17:0]
    41/81: $0\tm48[17:0]
    42/81: $0\tm45[17:0]
    43/81: $0\tm42[17:0]
    44/81: $0\tm39[17:0]
    45/81: $0\tm36[17:0]
    46/81: $0\tm33[17:0]
    47/81: $0\tm30[17:0]
    48/81: $0\tm27[17:0]
    49/81: $0\tm24[17:0]
    50/81: $0\X31[17:0]
    51/81: $0\X30[17:0]
    52/81: $0\X29[17:0]
    53/81: $0\X28[17:0]
    54/81: $0\X27[17:0]
    55/81: $0\X26[17:0]
    56/81: $0\X25[17:0]
    57/81: $0\X24[17:0]
    58/81: $0\X23[17:0]
    59/81: $0\X22[17:0]
    60/81: $0\X21[17:0]
    61/81: $0\X20[17:0]
    62/81: $0\X19[17:0]
    63/81: $0\X18[17:0]
    64/81: $0\X17[17:0]
    65/81: $0\X16[17:0]
    66/81: $0\X15[17:0]
    67/81: $0\X14[17:0]
    68/81: $0\X13[17:0]
    69/81: $0\X12[17:0]
    70/81: $0\X11[17:0]
    71/81: $0\X10[17:0]
    72/81: $0\X9[17:0]
    73/81: $0\X8[17:0]
    74/81: $0\X7[17:0]
    75/81: $0\X6[17:0]
    76/81: $0\X5[17:0]
    77/81: $0\X4[17:0]
    78/81: $0\X3[17:0]
    79/81: $0\X2[17:0]
    80/81: $0\X1[17:0]
    81/81: $0\X0[17:0]
Creating decoders for process `\shiftRegFIFO_2_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_3_18_10_64_2048_1_16_1.v:1571$26'.
     1/2: $0\mem_1[0:0]
     2/2: $0\mem_0[0:0]
Creating decoders for process `\addfxp_18_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_3_18_10_64_2048_1_16_1.v:1555$24'.
Creating decoders for process `\subfxp_18_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_3_18_10_64_2048_1_16_1.v:1540$22'.
Creating decoders for process `\codeBlock99168_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_3_18_10_64_2048_1_16_1.v:1489$20'.
     1/33: $0\next[0:0]
     2/33: $0\X31[17:0]
     3/33: $0\X30[17:0]
     4/33: $0\X29[17:0]
     5/33: $0\X28[17:0]
     6/33: $0\X27[17:0]
     7/33: $0\X26[17:0]
     8/33: $0\X25[17:0]
     9/33: $0\X24[17:0]
    10/33: $0\X23[17:0]
    11/33: $0\X22[17:0]
    12/33: $0\X21[17:0]
    13/33: $0\X20[17:0]
    14/33: $0\X19[17:0]
    15/33: $0\X18[17:0]
    16/33: $0\X17[17:0]
    17/33: $0\X16[17:0]
    18/33: $0\X15[17:0]
    19/33: $0\X14[17:0]
    20/33: $0\X13[17:0]
    21/33: $0\X12[17:0]
    22/33: $0\X11[17:0]
    23/33: $0\X10[17:0]
    24/33: $0\X9[17:0]
    25/33: $0\X8[17:0]
    26/33: $0\X7[17:0]
    27/33: $0\X6[17:0]
    28/33: $0\X5[17:0]
    29/33: $0\X4[17:0]
    30/33: $0\X3[17:0]
    31/33: $0\X2[17:0]
    32/33: $0\X1[17:0]
    33/33: $0\X0[17:0]
Creating decoders for process `\multiple_c_matrix_vec_mult_and_sum_18_10_16_1_1_64.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_3_18_10_64_2048_1_16_1.v:711$2'.
     1/18: $0\reg_o_valid[0:0]
     2/18: $0\reg_Y_0_15[17:0]
     3/18: $0\reg_Y_0_14[17:0]
     4/18: $0\reg_Y_0_13[17:0]
     5/18: $0\reg_Y_0_12[17:0]
     6/18: $0\reg_Y_0_11[17:0]
     7/18: $0\reg_Y_0_10[17:0]
     8/18: $0\reg_Y_0_9[17:0]
     9/18: $0\reg_Y_0_8[17:0]
    10/18: $0\reg_Y_0_7[17:0]
    11/18: $0\reg_Y_0_6[17:0]
    12/18: $0\reg_Y_0_5[17:0]
    13/18: $0\reg_Y_0_4[17:0]
    14/18: $0\reg_Y_0_3[17:0]
    15/18: $0\reg_Y_0_2[17:0]
    16/18: $0\reg_Y_0_1[17:0]
    17/18: $0\reg_Y_0_0[17:0]
    18/18: $0\idft_out_valid[0:0]
Creating decoders for process `\C_LSTM_stage_3_18_10_64_2048_1_16_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_3_18_10_64_2048_1_16_1.v:212$1'.
     1/1: $0\reg_i_ready[0:0]

3.7. Executing PROC_DLATCH pass (convert process syncs to latches).
No latch inferred for signal `\stage3_parameter_buffer_18_1_16_64_2048.\weight_index' from process `\stage3_parameter_buffer_18_1_16_64_2048.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_3_18_10_64_2048_1_16_1.v:5769$167'.
No latch inferred for signal `\fp_rounding_unit_1_37_10.\rounded_result' from process `\fp_rounding_unit_1_37_10.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_3_18_10_64_2048_1_16_1.v:4188$139'.

3.8. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `\counter_63_1.\count' using process `\counter_63_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_3_18_10_64_2048_1_16_1.v:6150$188'.
  created $dff cell `$procdff$2341' with positive edge clock.
Creating register for signal `\shift_register_unit_18_3.\shift_registers_0' using process `\shift_register_unit_18_3.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_3_18_10_64_2048_1_16_1.v:5960$187'.
  created $dff cell `$procdff$2342' with positive edge clock.
Creating register for signal `\shift_register_unit_18_3.\shift_registers_1' using process `\shift_register_unit_18_3.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_3_18_10_64_2048_1_16_1.v:5960$187'.
  created $dff cell `$procdff$2343' with positive edge clock.
Creating register for signal `\shift_register_unit_18_3.\shift_registers_2' using process `\shift_register_unit_18_3.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_3_18_10_64_2048_1_16_1.v:5960$187'.
  created $dff cell `$procdff$2344' with positive edge clock.
Creating register for signal `\counter_31_1.\count' using process `\counter_31_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_3_18_10_64_2048_1_16_1.v:5936$183'.
  created $dff cell `$procdff$2345' with positive edge clock.
Creating register for signal `\weight_buffer_18_9_1_64_2048_Wym_real_half_0.\addrs_0' using process `\weight_buffer_18_9_1_64_2048_Wym_real_half_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_3_18_10_64_2048_1_16_1.v:5897$181'.
  created $dff cell `$procdff$2346' with positive edge clock.
Creating register for signal `\weight_buffer_18_9_1_64_2048_Wym_real_half_0.\addrs_base_0' using process `\weight_buffer_18_9_1_64_2048_Wym_real_half_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_3_18_10_64_2048_1_16_1.v:5897$181'.
  created $dff cell `$procdff$2347' with positive edge clock.
Creating register for signal `$paramod$d00916e4dfc2c0e171972116a153dab27e988efb\single_port_ram.\out' using process `$paramod$d00916e4dfc2c0e171972116a153dab27e988efb\single_port_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_3_18_10_64_2048_1_16_1.v:5869$193'.
  created $dff cell `$procdff$2348' with positive edge clock.
Creating register for signal `$paramod$d00916e4dfc2c0e171972116a153dab27e988efb\single_port_ram.$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_3_18_10_64_2048_1_16_1.v:5871$192_ADDR' using process `$paramod$d00916e4dfc2c0e171972116a153dab27e988efb\single_port_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_3_18_10_64_2048_1_16_1.v:5869$193'.
  created $dff cell `$procdff$2349' with positive edge clock.
Creating register for signal `$paramod$d00916e4dfc2c0e171972116a153dab27e988efb\single_port_ram.$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_3_18_10_64_2048_1_16_1.v:5871$192_DATA' using process `$paramod$d00916e4dfc2c0e171972116a153dab27e988efb\single_port_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_3_18_10_64_2048_1_16_1.v:5869$193'.
  created $dff cell `$procdff$2350' with positive edge clock.
Creating register for signal `$paramod$d00916e4dfc2c0e171972116a153dab27e988efb\single_port_ram.$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_3_18_10_64_2048_1_16_1.v:5871$192_EN' using process `$paramod$d00916e4dfc2c0e171972116a153dab27e988efb\single_port_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_3_18_10_64_2048_1_16_1.v:5869$193'.
  created $dff cell `$procdff$2351' with positive edge clock.
Creating register for signal `\weight_buffer_18_9_1_64_2048_Wym_imag_half_0.\addrs_0' using process `\weight_buffer_18_9_1_64_2048_Wym_imag_half_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_3_18_10_64_2048_1_16_1.v:5819$170'.
  created $dff cell `$procdff$2352' with positive edge clock.
Creating register for signal `\weight_buffer_18_9_1_64_2048_Wym_imag_half_0.\addrs_base_0' using process `\weight_buffer_18_9_1_64_2048_Wym_imag_half_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_3_18_10_64_2048_1_16_1.v:5819$170'.
  created $dff cell `$procdff$2353' with positive edge clock.
Creating register for signal `\shift_register_unit_18_10.\shift_registers_0' using process `\shift_register_unit_18_10.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_3_18_10_64_2048_1_16_1.v:5697$164'.
  created $dff cell `$procdff$2354' with positive edge clock.
Creating register for signal `\shift_register_unit_18_10.\shift_registers_1' using process `\shift_register_unit_18_10.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_3_18_10_64_2048_1_16_1.v:5697$164'.
  created $dff cell `$procdff$2355' with positive edge clock.
Creating register for signal `\shift_register_unit_18_10.\shift_registers_2' using process `\shift_register_unit_18_10.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_3_18_10_64_2048_1_16_1.v:5697$164'.
  created $dff cell `$procdff$2356' with positive edge clock.
Creating register for signal `\shift_register_unit_18_10.\shift_registers_3' using process `\shift_register_unit_18_10.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_3_18_10_64_2048_1_16_1.v:5697$164'.
  created $dff cell `$procdff$2357' with positive edge clock.
Creating register for signal `\shift_register_unit_18_10.\shift_registers_4' using process `\shift_register_unit_18_10.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_3_18_10_64_2048_1_16_1.v:5697$164'.
  created $dff cell `$procdff$2358' with positive edge clock.
Creating register for signal `\shift_register_unit_18_10.\shift_registers_5' using process `\shift_register_unit_18_10.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_3_18_10_64_2048_1_16_1.v:5697$164'.
  created $dff cell `$procdff$2359' with positive edge clock.
Creating register for signal `\shift_register_unit_18_10.\shift_registers_6' using process `\shift_register_unit_18_10.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_3_18_10_64_2048_1_16_1.v:5697$164'.
  created $dff cell `$procdff$2360' with positive edge clock.
Creating register for signal `\shift_register_unit_18_10.\shift_registers_7' using process `\shift_register_unit_18_10.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_3_18_10_64_2048_1_16_1.v:5697$164'.
  created $dff cell `$procdff$2361' with positive edge clock.
Creating register for signal `\shift_register_unit_18_10.\shift_registers_8' using process `\shift_register_unit_18_10.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_3_18_10_64_2048_1_16_1.v:5697$164'.
  created $dff cell `$procdff$2362' with positive edge clock.
Creating register for signal `\shift_register_unit_18_10.\shift_registers_9' using process `\shift_register_unit_18_10.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_3_18_10_64_2048_1_16_1.v:5697$164'.
  created $dff cell `$procdff$2363' with positive edge clock.
Creating register for signal `\codeBlock88206_18.\next' using process `\codeBlock88206_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_3_18_10_64_2048_1_16_1.v:5493$159'.
  created $dff cell `$procdff$2364' with positive edge clock.
Creating register for signal `\codeBlock88206_18.\X0' using process `\codeBlock88206_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_3_18_10_64_2048_1_16_1.v:5493$159'.
  created $dff cell `$procdff$2365' with positive edge clock.
Creating register for signal `\codeBlock88206_18.\X1' using process `\codeBlock88206_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_3_18_10_64_2048_1_16_1.v:5493$159'.
  created $dff cell `$procdff$2366' with positive edge clock.
Creating register for signal `\codeBlock88206_18.\X2' using process `\codeBlock88206_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_3_18_10_64_2048_1_16_1.v:5493$159'.
  created $dff cell `$procdff$2367' with positive edge clock.
Creating register for signal `\codeBlock88206_18.\X3' using process `\codeBlock88206_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_3_18_10_64_2048_1_16_1.v:5493$159'.
  created $dff cell `$procdff$2368' with positive edge clock.
Creating register for signal `\codeBlock88206_18.\X4' using process `\codeBlock88206_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_3_18_10_64_2048_1_16_1.v:5493$159'.
  created $dff cell `$procdff$2369' with positive edge clock.
Creating register for signal `\codeBlock88206_18.\X5' using process `\codeBlock88206_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_3_18_10_64_2048_1_16_1.v:5493$159'.
  created $dff cell `$procdff$2370' with positive edge clock.
Creating register for signal `\codeBlock88206_18.\X6' using process `\codeBlock88206_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_3_18_10_64_2048_1_16_1.v:5493$159'.
  created $dff cell `$procdff$2371' with positive edge clock.
Creating register for signal `\codeBlock88206_18.\X7' using process `\codeBlock88206_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_3_18_10_64_2048_1_16_1.v:5493$159'.
  created $dff cell `$procdff$2372' with positive edge clock.
Creating register for signal `\codeBlock88206_18.\X8' using process `\codeBlock88206_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_3_18_10_64_2048_1_16_1.v:5493$159'.
  created $dff cell `$procdff$2373' with positive edge clock.
Creating register for signal `\codeBlock88206_18.\X9' using process `\codeBlock88206_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_3_18_10_64_2048_1_16_1.v:5493$159'.
  created $dff cell `$procdff$2374' with positive edge clock.
Creating register for signal `\codeBlock88206_18.\X10' using process `\codeBlock88206_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_3_18_10_64_2048_1_16_1.v:5493$159'.
  created $dff cell `$procdff$2375' with positive edge clock.
Creating register for signal `\codeBlock88206_18.\X11' using process `\codeBlock88206_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_3_18_10_64_2048_1_16_1.v:5493$159'.
  created $dff cell `$procdff$2376' with positive edge clock.
Creating register for signal `\codeBlock88206_18.\X12' using process `\codeBlock88206_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_3_18_10_64_2048_1_16_1.v:5493$159'.
  created $dff cell `$procdff$2377' with positive edge clock.
Creating register for signal `\codeBlock88206_18.\X13' using process `\codeBlock88206_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_3_18_10_64_2048_1_16_1.v:5493$159'.
  created $dff cell `$procdff$2378' with positive edge clock.
Creating register for signal `\codeBlock88206_18.\X14' using process `\codeBlock88206_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_3_18_10_64_2048_1_16_1.v:5493$159'.
  created $dff cell `$procdff$2379' with positive edge clock.
Creating register for signal `\codeBlock88206_18.\X15' using process `\codeBlock88206_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_3_18_10_64_2048_1_16_1.v:5493$159'.
  created $dff cell `$procdff$2380' with positive edge clock.
Creating register for signal `\codeBlock88206_18.\X16' using process `\codeBlock88206_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_3_18_10_64_2048_1_16_1.v:5493$159'.
  created $dff cell `$procdff$2381' with positive edge clock.
Creating register for signal `\codeBlock88206_18.\X17' using process `\codeBlock88206_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_3_18_10_64_2048_1_16_1.v:5493$159'.
  created $dff cell `$procdff$2382' with positive edge clock.
Creating register for signal `\codeBlock88206_18.\X18' using process `\codeBlock88206_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_3_18_10_64_2048_1_16_1.v:5493$159'.
  created $dff cell `$procdff$2383' with positive edge clock.
Creating register for signal `\codeBlock88206_18.\X19' using process `\codeBlock88206_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_3_18_10_64_2048_1_16_1.v:5493$159'.
  created $dff cell `$procdff$2384' with positive edge clock.
Creating register for signal `\codeBlock88206_18.\X20' using process `\codeBlock88206_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_3_18_10_64_2048_1_16_1.v:5493$159'.
  created $dff cell `$procdff$2385' with positive edge clock.
Creating register for signal `\codeBlock88206_18.\X21' using process `\codeBlock88206_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_3_18_10_64_2048_1_16_1.v:5493$159'.
  created $dff cell `$procdff$2386' with positive edge clock.
Creating register for signal `\codeBlock88206_18.\X22' using process `\codeBlock88206_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_3_18_10_64_2048_1_16_1.v:5493$159'.
  created $dff cell `$procdff$2387' with positive edge clock.
Creating register for signal `\codeBlock88206_18.\X23' using process `\codeBlock88206_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_3_18_10_64_2048_1_16_1.v:5493$159'.
  created $dff cell `$procdff$2388' with positive edge clock.
Creating register for signal `\codeBlock88206_18.\X24' using process `\codeBlock88206_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_3_18_10_64_2048_1_16_1.v:5493$159'.
  created $dff cell `$procdff$2389' with positive edge clock.
Creating register for signal `\codeBlock88206_18.\X25' using process `\codeBlock88206_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_3_18_10_64_2048_1_16_1.v:5493$159'.
  created $dff cell `$procdff$2390' with positive edge clock.
Creating register for signal `\codeBlock88206_18.\X26' using process `\codeBlock88206_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_3_18_10_64_2048_1_16_1.v:5493$159'.
  created $dff cell `$procdff$2391' with positive edge clock.
Creating register for signal `\codeBlock88206_18.\X27' using process `\codeBlock88206_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_3_18_10_64_2048_1_16_1.v:5493$159'.
  created $dff cell `$procdff$2392' with positive edge clock.
Creating register for signal `\codeBlock88206_18.\X28' using process `\codeBlock88206_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_3_18_10_64_2048_1_16_1.v:5493$159'.
  created $dff cell `$procdff$2393' with positive edge clock.
Creating register for signal `\codeBlock88206_18.\X29' using process `\codeBlock88206_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_3_18_10_64_2048_1_16_1.v:5493$159'.
  created $dff cell `$procdff$2394' with positive edge clock.
Creating register for signal `\codeBlock88206_18.\X30' using process `\codeBlock88206_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_3_18_10_64_2048_1_16_1.v:5493$159'.
  created $dff cell `$procdff$2395' with positive edge clock.
Creating register for signal `\codeBlock88206_18.\X31' using process `\codeBlock88206_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_3_18_10_64_2048_1_16_1.v:5493$159'.
  created $dff cell `$procdff$2396' with positive edge clock.
Creating register for signal `\codeBlock88206_18.\tm24' using process `\codeBlock88206_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_3_18_10_64_2048_1_16_1.v:5493$159'.
  created $dff cell `$procdff$2397' with positive edge clock.
Creating register for signal `\codeBlock88206_18.\tm27' using process `\codeBlock88206_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_3_18_10_64_2048_1_16_1.v:5493$159'.
  created $dff cell `$procdff$2398' with positive edge clock.
Creating register for signal `\codeBlock88206_18.\tm30' using process `\codeBlock88206_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_3_18_10_64_2048_1_16_1.v:5493$159'.
  created $dff cell `$procdff$2399' with positive edge clock.
Creating register for signal `\codeBlock88206_18.\tm33' using process `\codeBlock88206_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_3_18_10_64_2048_1_16_1.v:5493$159'.
  created $dff cell `$procdff$2400' with positive edge clock.
Creating register for signal `\codeBlock88206_18.\tm36' using process `\codeBlock88206_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_3_18_10_64_2048_1_16_1.v:5493$159'.
  created $dff cell `$procdff$2401' with positive edge clock.
Creating register for signal `\codeBlock88206_18.\tm39' using process `\codeBlock88206_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_3_18_10_64_2048_1_16_1.v:5493$159'.
  created $dff cell `$procdff$2402' with positive edge clock.
Creating register for signal `\codeBlock88206_18.\tm42' using process `\codeBlock88206_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_3_18_10_64_2048_1_16_1.v:5493$159'.
  created $dff cell `$procdff$2403' with positive edge clock.
Creating register for signal `\codeBlock88206_18.\tm45' using process `\codeBlock88206_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_3_18_10_64_2048_1_16_1.v:5493$159'.
  created $dff cell `$procdff$2404' with positive edge clock.
Creating register for signal `\codeBlock88206_18.\tm48' using process `\codeBlock88206_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_3_18_10_64_2048_1_16_1.v:5493$159'.
  created $dff cell `$procdff$2405' with positive edge clock.
Creating register for signal `\codeBlock88206_18.\tm51' using process `\codeBlock88206_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_3_18_10_64_2048_1_16_1.v:5493$159'.
  created $dff cell `$procdff$2406' with positive edge clock.
Creating register for signal `\codeBlock88206_18.\tm54' using process `\codeBlock88206_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_3_18_10_64_2048_1_16_1.v:5493$159'.
  created $dff cell `$procdff$2407' with positive edge clock.
Creating register for signal `\codeBlock88206_18.\tm57' using process `\codeBlock88206_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_3_18_10_64_2048_1_16_1.v:5493$159'.
  created $dff cell `$procdff$2408' with positive edge clock.
Creating register for signal `\codeBlock88206_18.\tm60' using process `\codeBlock88206_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_3_18_10_64_2048_1_16_1.v:5493$159'.
  created $dff cell `$procdff$2409' with positive edge clock.
Creating register for signal `\codeBlock88206_18.\tm63' using process `\codeBlock88206_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_3_18_10_64_2048_1_16_1.v:5493$159'.
  created $dff cell `$procdff$2410' with positive edge clock.
Creating register for signal `\codeBlock88206_18.\tm66' using process `\codeBlock88206_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_3_18_10_64_2048_1_16_1.v:5493$159'.
  created $dff cell `$procdff$2411' with positive edge clock.
Creating register for signal `\codeBlock88206_18.\tm69' using process `\codeBlock88206_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_3_18_10_64_2048_1_16_1.v:5493$159'.
  created $dff cell `$procdff$2412' with positive edge clock.
Creating register for signal `\codeBlock88206_18.\tm25' using process `\codeBlock88206_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_3_18_10_64_2048_1_16_1.v:5493$159'.
  created $dff cell `$procdff$2413' with positive edge clock.
Creating register for signal `\codeBlock88206_18.\tm28' using process `\codeBlock88206_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_3_18_10_64_2048_1_16_1.v:5493$159'.
  created $dff cell `$procdff$2414' with positive edge clock.
Creating register for signal `\codeBlock88206_18.\tm31' using process `\codeBlock88206_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_3_18_10_64_2048_1_16_1.v:5493$159'.
  created $dff cell `$procdff$2415' with positive edge clock.
Creating register for signal `\codeBlock88206_18.\tm34' using process `\codeBlock88206_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_3_18_10_64_2048_1_16_1.v:5493$159'.
  created $dff cell `$procdff$2416' with positive edge clock.
Creating register for signal `\codeBlock88206_18.\tm37' using process `\codeBlock88206_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_3_18_10_64_2048_1_16_1.v:5493$159'.
  created $dff cell `$procdff$2417' with positive edge clock.
Creating register for signal `\codeBlock88206_18.\tm40' using process `\codeBlock88206_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_3_18_10_64_2048_1_16_1.v:5493$159'.
  created $dff cell `$procdff$2418' with positive edge clock.
Creating register for signal `\codeBlock88206_18.\tm43' using process `\codeBlock88206_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_3_18_10_64_2048_1_16_1.v:5493$159'.
  created $dff cell `$procdff$2419' with positive edge clock.
Creating register for signal `\codeBlock88206_18.\tm46' using process `\codeBlock88206_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_3_18_10_64_2048_1_16_1.v:5493$159'.
  created $dff cell `$procdff$2420' with positive edge clock.
Creating register for signal `\codeBlock88206_18.\tm49' using process `\codeBlock88206_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_3_18_10_64_2048_1_16_1.v:5493$159'.
  created $dff cell `$procdff$2421' with positive edge clock.
Creating register for signal `\codeBlock88206_18.\tm52' using process `\codeBlock88206_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_3_18_10_64_2048_1_16_1.v:5493$159'.
  created $dff cell `$procdff$2422' with positive edge clock.
Creating register for signal `\codeBlock88206_18.\tm55' using process `\codeBlock88206_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_3_18_10_64_2048_1_16_1.v:5493$159'.
  created $dff cell `$procdff$2423' with positive edge clock.
Creating register for signal `\codeBlock88206_18.\tm58' using process `\codeBlock88206_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_3_18_10_64_2048_1_16_1.v:5493$159'.
  created $dff cell `$procdff$2424' with positive edge clock.
Creating register for signal `\codeBlock88206_18.\tm61' using process `\codeBlock88206_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_3_18_10_64_2048_1_16_1.v:5493$159'.
  created $dff cell `$procdff$2425' with positive edge clock.
Creating register for signal `\codeBlock88206_18.\tm64' using process `\codeBlock88206_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_3_18_10_64_2048_1_16_1.v:5493$159'.
  created $dff cell `$procdff$2426' with positive edge clock.
Creating register for signal `\codeBlock88206_18.\tm67' using process `\codeBlock88206_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_3_18_10_64_2048_1_16_1.v:5493$159'.
  created $dff cell `$procdff$2427' with positive edge clock.
Creating register for signal `\codeBlock88206_18.\tm70' using process `\codeBlock88206_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_3_18_10_64_2048_1_16_1.v:5493$159'.
  created $dff cell `$procdff$2428' with positive edge clock.
Creating register for signal `\codeBlock88206_18.\tm26' using process `\codeBlock88206_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_3_18_10_64_2048_1_16_1.v:5493$159'.
  created $dff cell `$procdff$2429' with positive edge clock.
Creating register for signal `\codeBlock88206_18.\tm29' using process `\codeBlock88206_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_3_18_10_64_2048_1_16_1.v:5493$159'.
  created $dff cell `$procdff$2430' with positive edge clock.
Creating register for signal `\codeBlock88206_18.\tm32' using process `\codeBlock88206_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_3_18_10_64_2048_1_16_1.v:5493$159'.
  created $dff cell `$procdff$2431' with positive edge clock.
Creating register for signal `\codeBlock88206_18.\tm35' using process `\codeBlock88206_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_3_18_10_64_2048_1_16_1.v:5493$159'.
  created $dff cell `$procdff$2432' with positive edge clock.
Creating register for signal `\codeBlock88206_18.\tm38' using process `\codeBlock88206_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_3_18_10_64_2048_1_16_1.v:5493$159'.
  created $dff cell `$procdff$2433' with positive edge clock.
Creating register for signal `\codeBlock88206_18.\tm41' using process `\codeBlock88206_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_3_18_10_64_2048_1_16_1.v:5493$159'.
  created $dff cell `$procdff$2434' with positive edge clock.
Creating register for signal `\codeBlock88206_18.\tm44' using process `\codeBlock88206_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_3_18_10_64_2048_1_16_1.v:5493$159'.
  created $dff cell `$procdff$2435' with positive edge clock.
Creating register for signal `\codeBlock88206_18.\tm47' using process `\codeBlock88206_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_3_18_10_64_2048_1_16_1.v:5493$159'.
  created $dff cell `$procdff$2436' with positive edge clock.
Creating register for signal `\codeBlock88206_18.\tm50' using process `\codeBlock88206_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_3_18_10_64_2048_1_16_1.v:5493$159'.
  created $dff cell `$procdff$2437' with positive edge clock.
Creating register for signal `\codeBlock88206_18.\tm53' using process `\codeBlock88206_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_3_18_10_64_2048_1_16_1.v:5493$159'.
  created $dff cell `$procdff$2438' with positive edge clock.
Creating register for signal `\codeBlock88206_18.\tm56' using process `\codeBlock88206_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_3_18_10_64_2048_1_16_1.v:5493$159'.
  created $dff cell `$procdff$2439' with positive edge clock.
Creating register for signal `\codeBlock88206_18.\tm59' using process `\codeBlock88206_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_3_18_10_64_2048_1_16_1.v:5493$159'.
  created $dff cell `$procdff$2440' with positive edge clock.
Creating register for signal `\codeBlock88206_18.\tm62' using process `\codeBlock88206_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_3_18_10_64_2048_1_16_1.v:5493$159'.
  created $dff cell `$procdff$2441' with positive edge clock.
Creating register for signal `\codeBlock88206_18.\tm65' using process `\codeBlock88206_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_3_18_10_64_2048_1_16_1.v:5493$159'.
  created $dff cell `$procdff$2442' with positive edge clock.
Creating register for signal `\codeBlock88206_18.\tm68' using process `\codeBlock88206_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_3_18_10_64_2048_1_16_1.v:5493$159'.
  created $dff cell `$procdff$2443' with positive edge clock.
Creating register for signal `\codeBlock88206_18.\tm71' using process `\codeBlock88206_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_3_18_10_64_2048_1_16_1.v:5493$159'.
  created $dff cell `$procdff$2444' with positive edge clock.
Creating register for signal `\codeBlock89324_18.\next' using process `\codeBlock89324_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_3_18_10_64_2048_1_16_1.v:4990$148'.
  created $dff cell `$procdff$2445' with positive edge clock.
Creating register for signal `\codeBlock89324_18.\X0' using process `\codeBlock89324_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_3_18_10_64_2048_1_16_1.v:4990$148'.
  created $dff cell `$procdff$2446' with positive edge clock.
Creating register for signal `\codeBlock89324_18.\X1' using process `\codeBlock89324_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_3_18_10_64_2048_1_16_1.v:4990$148'.
  created $dff cell `$procdff$2447' with positive edge clock.
Creating register for signal `\codeBlock89324_18.\X2' using process `\codeBlock89324_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_3_18_10_64_2048_1_16_1.v:4990$148'.
  created $dff cell `$procdff$2448' with positive edge clock.
Creating register for signal `\codeBlock89324_18.\X3' using process `\codeBlock89324_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_3_18_10_64_2048_1_16_1.v:4990$148'.
  created $dff cell `$procdff$2449' with positive edge clock.
Creating register for signal `\codeBlock89324_18.\X4' using process `\codeBlock89324_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_3_18_10_64_2048_1_16_1.v:4990$148'.
  created $dff cell `$procdff$2450' with positive edge clock.
Creating register for signal `\codeBlock89324_18.\X5' using process `\codeBlock89324_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_3_18_10_64_2048_1_16_1.v:4990$148'.
  created $dff cell `$procdff$2451' with positive edge clock.
Creating register for signal `\codeBlock89324_18.\X6' using process `\codeBlock89324_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_3_18_10_64_2048_1_16_1.v:4990$148'.
  created $dff cell `$procdff$2452' with positive edge clock.
Creating register for signal `\codeBlock89324_18.\X7' using process `\codeBlock89324_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_3_18_10_64_2048_1_16_1.v:4990$148'.
  created $dff cell `$procdff$2453' with positive edge clock.
Creating register for signal `\codeBlock89324_18.\X8' using process `\codeBlock89324_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_3_18_10_64_2048_1_16_1.v:4990$148'.
  created $dff cell `$procdff$2454' with positive edge clock.
Creating register for signal `\codeBlock89324_18.\X9' using process `\codeBlock89324_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_3_18_10_64_2048_1_16_1.v:4990$148'.
  created $dff cell `$procdff$2455' with positive edge clock.
Creating register for signal `\codeBlock89324_18.\X10' using process `\codeBlock89324_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_3_18_10_64_2048_1_16_1.v:4990$148'.
  created $dff cell `$procdff$2456' with positive edge clock.
Creating register for signal `\codeBlock89324_18.\X11' using process `\codeBlock89324_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_3_18_10_64_2048_1_16_1.v:4990$148'.
  created $dff cell `$procdff$2457' with positive edge clock.
Creating register for signal `\codeBlock89324_18.\X12' using process `\codeBlock89324_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_3_18_10_64_2048_1_16_1.v:4990$148'.
  created $dff cell `$procdff$2458' with positive edge clock.
Creating register for signal `\codeBlock89324_18.\X13' using process `\codeBlock89324_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_3_18_10_64_2048_1_16_1.v:4990$148'.
  created $dff cell `$procdff$2459' with positive edge clock.
Creating register for signal `\codeBlock89324_18.\X14' using process `\codeBlock89324_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_3_18_10_64_2048_1_16_1.v:4990$148'.
  created $dff cell `$procdff$2460' with positive edge clock.
Creating register for signal `\codeBlock89324_18.\X15' using process `\codeBlock89324_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_3_18_10_64_2048_1_16_1.v:4990$148'.
  created $dff cell `$procdff$2461' with positive edge clock.
Creating register for signal `\codeBlock89324_18.\X16' using process `\codeBlock89324_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_3_18_10_64_2048_1_16_1.v:4990$148'.
  created $dff cell `$procdff$2462' with positive edge clock.
Creating register for signal `\codeBlock89324_18.\X17' using process `\codeBlock89324_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_3_18_10_64_2048_1_16_1.v:4990$148'.
  created $dff cell `$procdff$2463' with positive edge clock.
Creating register for signal `\codeBlock89324_18.\X18' using process `\codeBlock89324_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_3_18_10_64_2048_1_16_1.v:4990$148'.
  created $dff cell `$procdff$2464' with positive edge clock.
Creating register for signal `\codeBlock89324_18.\X19' using process `\codeBlock89324_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_3_18_10_64_2048_1_16_1.v:4990$148'.
  created $dff cell `$procdff$2465' with positive edge clock.
Creating register for signal `\codeBlock89324_18.\X20' using process `\codeBlock89324_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_3_18_10_64_2048_1_16_1.v:4990$148'.
  created $dff cell `$procdff$2466' with positive edge clock.
Creating register for signal `\codeBlock89324_18.\X21' using process `\codeBlock89324_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_3_18_10_64_2048_1_16_1.v:4990$148'.
  created $dff cell `$procdff$2467' with positive edge clock.
Creating register for signal `\codeBlock89324_18.\X22' using process `\codeBlock89324_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_3_18_10_64_2048_1_16_1.v:4990$148'.
  created $dff cell `$procdff$2468' with positive edge clock.
Creating register for signal `\codeBlock89324_18.\X23' using process `\codeBlock89324_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_3_18_10_64_2048_1_16_1.v:4990$148'.
  created $dff cell `$procdff$2469' with positive edge clock.
Creating register for signal `\codeBlock89324_18.\X24' using process `\codeBlock89324_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_3_18_10_64_2048_1_16_1.v:4990$148'.
  created $dff cell `$procdff$2470' with positive edge clock.
Creating register for signal `\codeBlock89324_18.\X25' using process `\codeBlock89324_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_3_18_10_64_2048_1_16_1.v:4990$148'.
  created $dff cell `$procdff$2471' with positive edge clock.
Creating register for signal `\codeBlock89324_18.\X26' using process `\codeBlock89324_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_3_18_10_64_2048_1_16_1.v:4990$148'.
  created $dff cell `$procdff$2472' with positive edge clock.
Creating register for signal `\codeBlock89324_18.\X27' using process `\codeBlock89324_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_3_18_10_64_2048_1_16_1.v:4990$148'.
  created $dff cell `$procdff$2473' with positive edge clock.
Creating register for signal `\codeBlock89324_18.\X28' using process `\codeBlock89324_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_3_18_10_64_2048_1_16_1.v:4990$148'.
  created $dff cell `$procdff$2474' with positive edge clock.
Creating register for signal `\codeBlock89324_18.\X29' using process `\codeBlock89324_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_3_18_10_64_2048_1_16_1.v:4990$148'.
  created $dff cell `$procdff$2475' with positive edge clock.
Creating register for signal `\codeBlock89324_18.\X30' using process `\codeBlock89324_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_3_18_10_64_2048_1_16_1.v:4990$148'.
  created $dff cell `$procdff$2476' with positive edge clock.
Creating register for signal `\codeBlock89324_18.\X31' using process `\codeBlock89324_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_3_18_10_64_2048_1_16_1.v:4990$148'.
  created $dff cell `$procdff$2477' with positive edge clock.
Creating register for signal `\dsp_signed_mult_18x18_unit_18_18_1.\input_valid' using process `\dsp_signed_mult_18x18_unit_18_18_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_3_18_10_64_2048_1_16_1.v:4258$147'.
  created $dff cell `$procdff$2478' with positive edge clock.
Creating register for signal `\dsp_signed_mult_18x18_unit_18_18_1.\result_valid' using process `\dsp_signed_mult_18x18_unit_18_18_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_3_18_10_64_2048_1_16_1.v:4258$147'.
  created $dff cell `$procdff$2479' with positive edge clock.
Creating register for signal `\dsp_signed_mult_18x18_unit_18_18_1.\output_valid' using process `\dsp_signed_mult_18x18_unit_18_18_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_3_18_10_64_2048_1_16_1.v:4258$147'.
  created $dff cell `$procdff$2480' with positive edge clock.
Creating register for signal `\dsp_signed_mult_18x18_unit_18_18_1.\reg_resa' using process `\dsp_signed_mult_18x18_unit_18_18_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_3_18_10_64_2048_1_16_1.v:4237$144'.
  created $dff cell `$procdff$2481' with positive edge clock.
Creating register for signal `\dsp_signed_mult_18x18_unit_18_18_1.\reg_resb' using process `\dsp_signed_mult_18x18_unit_18_18_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_3_18_10_64_2048_1_16_1.v:4237$144'.
  created $dff cell `$procdff$2482' with positive edge clock.
Creating register for signal `\dsp_signed_mult_18x18_unit_18_18_1.\reg_ax' using process `\dsp_signed_mult_18x18_unit_18_18_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_3_18_10_64_2048_1_16_1.v:4237$144'.
  created $dff cell `$procdff$2483' with positive edge clock.
Creating register for signal `\dsp_signed_mult_18x18_unit_18_18_1.\reg_ay' using process `\dsp_signed_mult_18x18_unit_18_18_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_3_18_10_64_2048_1_16_1.v:4237$144'.
  created $dff cell `$procdff$2484' with positive edge clock.
Creating register for signal `\dsp_signed_mult_18x18_unit_18_18_1.\reg_bx' using process `\dsp_signed_mult_18x18_unit_18_18_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_3_18_10_64_2048_1_16_1.v:4237$144'.
  created $dff cell `$procdff$2485' with positive edge clock.
Creating register for signal `\dsp_signed_mult_18x18_unit_18_18_1.\reg_by' using process `\dsp_signed_mult_18x18_unit_18_18_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_3_18_10_64_2048_1_16_1.v:4237$144'.
  created $dff cell `$procdff$2486' with positive edge clock.
Creating register for signal `\fp_rounding_unit_1_37_10.\floor' using process `\fp_rounding_unit_1_37_10.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_3_18_10_64_2048_1_16_1.v:4198$140'.
  created $dff cell `$procdff$2487' with positive edge clock.
Creating register for signal `\fp_rounding_unit_1_37_10.\ceil' using process `\fp_rounding_unit_1_37_10.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_3_18_10_64_2048_1_16_1.v:4198$140'.
  created $dff cell `$procdff$2488' with positive edge clock.
Creating register for signal `\fp_rounding_unit_1_37_10.\is_ceil' using process `\fp_rounding_unit_1_37_10.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_3_18_10_64_2048_1_16_1.v:4198$140'.
  created $dff cell `$procdff$2489' with positive edge clock.
Creating register for signal `\fp_rounding_unit_1_37_10.\floor_ceil_valid' using process `\fp_rounding_unit_1_37_10.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_3_18_10_64_2048_1_16_1.v:4198$140'.
  created $dff cell `$procdff$2490' with positive edge clock.
Creating register for signal `\fp_rounding_unit_1_37_10.\valid_reg' using process `\fp_rounding_unit_1_37_10.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_3_18_10_64_2048_1_16_1.v:4198$140'.
  created $dff cell `$procdff$2491' with positive edge clock.
Creating register for signal `\fp_rounding_unit_1_37_10.\out_reg' using process `\fp_rounding_unit_1_37_10.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_3_18_10_64_2048_1_16_1.v:4198$140'.
  created $dff cell `$procdff$2492' with positive edge clock.
Creating register for signal `\elementwise_mult_core_18_1810_9_1.\reg_A_0' using process `\elementwise_mult_core_18_1810_9_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_3_18_10_64_2048_1_16_1.v:4114$137'.
  created $dff cell `$procdff$2493' with positive edge clock.
Creating register for signal `\elementwise_mult_core_18_1810_9_1.\reg_B_0' using process `\elementwise_mult_core_18_1810_9_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_3_18_10_64_2048_1_16_1.v:4114$137'.
  created $dff cell `$procdff$2494' with positive edge clock.
Creating register for signal `\elementwise_mult_core_18_1810_9_1.\reg_A_1' using process `\elementwise_mult_core_18_1810_9_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_3_18_10_64_2048_1_16_1.v:4114$137'.
  created $dff cell `$procdff$2495' with positive edge clock.
Creating register for signal `\elementwise_mult_core_18_1810_9_1.\reg_B_1' using process `\elementwise_mult_core_18_1810_9_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_3_18_10_64_2048_1_16_1.v:4114$137'.
  created $dff cell `$procdff$2496' with positive edge clock.
Creating register for signal `\elementwise_mult_core_18_1810_9_1.\reg_A_2' using process `\elementwise_mult_core_18_1810_9_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_3_18_10_64_2048_1_16_1.v:4114$137'.
  created $dff cell `$procdff$2497' with positive edge clock.
Creating register for signal `\elementwise_mult_core_18_1810_9_1.\reg_B_2' using process `\elementwise_mult_core_18_1810_9_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_3_18_10_64_2048_1_16_1.v:4114$137'.
  created $dff cell `$procdff$2498' with positive edge clock.
Creating register for signal `\elementwise_mult_core_18_1810_9_1.\reg_A_3' using process `\elementwise_mult_core_18_1810_9_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_3_18_10_64_2048_1_16_1.v:4114$137'.
  created $dff cell `$procdff$2499' with positive edge clock.
Creating register for signal `\elementwise_mult_core_18_1810_9_1.\reg_B_3' using process `\elementwise_mult_core_18_1810_9_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_3_18_10_64_2048_1_16_1.v:4114$137'.
  created $dff cell `$procdff$2500' with positive edge clock.
Creating register for signal `\elementwise_mult_core_18_1810_9_1.\reg_A_4' using process `\elementwise_mult_core_18_1810_9_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_3_18_10_64_2048_1_16_1.v:4114$137'.
  created $dff cell `$procdff$2501' with positive edge clock.
Creating register for signal `\elementwise_mult_core_18_1810_9_1.\reg_B_4' using process `\elementwise_mult_core_18_1810_9_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_3_18_10_64_2048_1_16_1.v:4114$137'.
  created $dff cell `$procdff$2502' with positive edge clock.
Creating register for signal `\elementwise_mult_core_18_1810_9_1.\reg_A_5' using process `\elementwise_mult_core_18_1810_9_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_3_18_10_64_2048_1_16_1.v:4114$137'.
  created $dff cell `$procdff$2503' with positive edge clock.
Creating register for signal `\elementwise_mult_core_18_1810_9_1.\reg_B_5' using process `\elementwise_mult_core_18_1810_9_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_3_18_10_64_2048_1_16_1.v:4114$137'.
  created $dff cell `$procdff$2504' with positive edge clock.
Creating register for signal `\elementwise_mult_core_18_1810_9_1.\reg_A_6' using process `\elementwise_mult_core_18_1810_9_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_3_18_10_64_2048_1_16_1.v:4114$137'.
  created $dff cell `$procdff$2505' with positive edge clock.
Creating register for signal `\elementwise_mult_core_18_1810_9_1.\reg_B_6' using process `\elementwise_mult_core_18_1810_9_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_3_18_10_64_2048_1_16_1.v:4114$137'.
  created $dff cell `$procdff$2506' with positive edge clock.
Creating register for signal `\elementwise_mult_core_18_1810_9_1.\reg_A_7' using process `\elementwise_mult_core_18_1810_9_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_3_18_10_64_2048_1_16_1.v:4114$137'.
  created $dff cell `$procdff$2507' with positive edge clock.
Creating register for signal `\elementwise_mult_core_18_1810_9_1.\reg_B_7' using process `\elementwise_mult_core_18_1810_9_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_3_18_10_64_2048_1_16_1.v:4114$137'.
  created $dff cell `$procdff$2508' with positive edge clock.
Creating register for signal `\elementwise_mult_core_18_1810_9_1.\reg_A_8' using process `\elementwise_mult_core_18_1810_9_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_3_18_10_64_2048_1_16_1.v:4114$137'.
  created $dff cell `$procdff$2509' with positive edge clock.
Creating register for signal `\elementwise_mult_core_18_1810_9_1.\reg_B_8' using process `\elementwise_mult_core_18_1810_9_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_3_18_10_64_2048_1_16_1.v:4114$137'.
  created $dff cell `$procdff$2510' with positive edge clock.
Creating register for signal `\elementwise_mult_core_18_1810_9_1.\valid_A_B' using process `\elementwise_mult_core_18_1810_9_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_3_18_10_64_2048_1_16_1.v:4114$137'.
  created $dff cell `$procdff$2511' with positive edge clock.
Creating register for signal `\elementwise_sub_core_18_18_9.\reg_A_0' using process `\elementwise_sub_core_18_18_9.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_3_18_10_64_2048_1_16_1.v:3771$126'.
  created $dff cell `$procdff$2512' with positive edge clock.
Creating register for signal `\elementwise_sub_core_18_18_9.\reg_B_0' using process `\elementwise_sub_core_18_18_9.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_3_18_10_64_2048_1_16_1.v:3771$126'.
  created $dff cell `$procdff$2513' with positive edge clock.
Creating register for signal `\elementwise_sub_core_18_18_9.\reg_C_0' using process `\elementwise_sub_core_18_18_9.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_3_18_10_64_2048_1_16_1.v:3771$126'.
  created $dff cell `$procdff$2514' with positive edge clock.
Creating register for signal `\elementwise_sub_core_18_18_9.\reg_A_1' using process `\elementwise_sub_core_18_18_9.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_3_18_10_64_2048_1_16_1.v:3771$126'.
  created $dff cell `$procdff$2515' with positive edge clock.
Creating register for signal `\elementwise_sub_core_18_18_9.\reg_B_1' using process `\elementwise_sub_core_18_18_9.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_3_18_10_64_2048_1_16_1.v:3771$126'.
  created $dff cell `$procdff$2516' with positive edge clock.
Creating register for signal `\elementwise_sub_core_18_18_9.\reg_C_1' using process `\elementwise_sub_core_18_18_9.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_3_18_10_64_2048_1_16_1.v:3771$126'.
  created $dff cell `$procdff$2517' with positive edge clock.
Creating register for signal `\elementwise_sub_core_18_18_9.\reg_A_2' using process `\elementwise_sub_core_18_18_9.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_3_18_10_64_2048_1_16_1.v:3771$126'.
  created $dff cell `$procdff$2518' with positive edge clock.
Creating register for signal `\elementwise_sub_core_18_18_9.\reg_B_2' using process `\elementwise_sub_core_18_18_9.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_3_18_10_64_2048_1_16_1.v:3771$126'.
  created $dff cell `$procdff$2519' with positive edge clock.
Creating register for signal `\elementwise_sub_core_18_18_9.\reg_C_2' using process `\elementwise_sub_core_18_18_9.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_3_18_10_64_2048_1_16_1.v:3771$126'.
  created $dff cell `$procdff$2520' with positive edge clock.
Creating register for signal `\elementwise_sub_core_18_18_9.\reg_A_3' using process `\elementwise_sub_core_18_18_9.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_3_18_10_64_2048_1_16_1.v:3771$126'.
  created $dff cell `$procdff$2521' with positive edge clock.
Creating register for signal `\elementwise_sub_core_18_18_9.\reg_B_3' using process `\elementwise_sub_core_18_18_9.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_3_18_10_64_2048_1_16_1.v:3771$126'.
  created $dff cell `$procdff$2522' with positive edge clock.
Creating register for signal `\elementwise_sub_core_18_18_9.\reg_C_3' using process `\elementwise_sub_core_18_18_9.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_3_18_10_64_2048_1_16_1.v:3771$126'.
  created $dff cell `$procdff$2523' with positive edge clock.
Creating register for signal `\elementwise_sub_core_18_18_9.\reg_A_4' using process `\elementwise_sub_core_18_18_9.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_3_18_10_64_2048_1_16_1.v:3771$126'.
  created $dff cell `$procdff$2524' with positive edge clock.
Creating register for signal `\elementwise_sub_core_18_18_9.\reg_B_4' using process `\elementwise_sub_core_18_18_9.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_3_18_10_64_2048_1_16_1.v:3771$126'.
  created $dff cell `$procdff$2525' with positive edge clock.
Creating register for signal `\elementwise_sub_core_18_18_9.\reg_C_4' using process `\elementwise_sub_core_18_18_9.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_3_18_10_64_2048_1_16_1.v:3771$126'.
  created $dff cell `$procdff$2526' with positive edge clock.
Creating register for signal `\elementwise_sub_core_18_18_9.\reg_A_5' using process `\elementwise_sub_core_18_18_9.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_3_18_10_64_2048_1_16_1.v:3771$126'.
  created $dff cell `$procdff$2527' with positive edge clock.
Creating register for signal `\elementwise_sub_core_18_18_9.\reg_B_5' using process `\elementwise_sub_core_18_18_9.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_3_18_10_64_2048_1_16_1.v:3771$126'.
  created $dff cell `$procdff$2528' with positive edge clock.
Creating register for signal `\elementwise_sub_core_18_18_9.\reg_C_5' using process `\elementwise_sub_core_18_18_9.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_3_18_10_64_2048_1_16_1.v:3771$126'.
  created $dff cell `$procdff$2529' with positive edge clock.
Creating register for signal `\elementwise_sub_core_18_18_9.\reg_A_6' using process `\elementwise_sub_core_18_18_9.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_3_18_10_64_2048_1_16_1.v:3771$126'.
  created $dff cell `$procdff$2530' with positive edge clock.
Creating register for signal `\elementwise_sub_core_18_18_9.\reg_B_6' using process `\elementwise_sub_core_18_18_9.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_3_18_10_64_2048_1_16_1.v:3771$126'.
  created $dff cell `$procdff$2531' with positive edge clock.
Creating register for signal `\elementwise_sub_core_18_18_9.\reg_C_6' using process `\elementwise_sub_core_18_18_9.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_3_18_10_64_2048_1_16_1.v:3771$126'.
  created $dff cell `$procdff$2532' with positive edge clock.
Creating register for signal `\elementwise_sub_core_18_18_9.\reg_A_7' using process `\elementwise_sub_core_18_18_9.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_3_18_10_64_2048_1_16_1.v:3771$126'.
  created $dff cell `$procdff$2533' with positive edge clock.
Creating register for signal `\elementwise_sub_core_18_18_9.\reg_B_7' using process `\elementwise_sub_core_18_18_9.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_3_18_10_64_2048_1_16_1.v:3771$126'.
  created $dff cell `$procdff$2534' with positive edge clock.
Creating register for signal `\elementwise_sub_core_18_18_9.\reg_C_7' using process `\elementwise_sub_core_18_18_9.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_3_18_10_64_2048_1_16_1.v:3771$126'.
  created $dff cell `$procdff$2535' with positive edge clock.
Creating register for signal `\elementwise_sub_core_18_18_9.\reg_A_8' using process `\elementwise_sub_core_18_18_9.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_3_18_10_64_2048_1_16_1.v:3771$126'.
  created $dff cell `$procdff$2536' with positive edge clock.
Creating register for signal `\elementwise_sub_core_18_18_9.\reg_B_8' using process `\elementwise_sub_core_18_18_9.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_3_18_10_64_2048_1_16_1.v:3771$126'.
  created $dff cell `$procdff$2537' with positive edge clock.
Creating register for signal `\elementwise_sub_core_18_18_9.\reg_C_8' using process `\elementwise_sub_core_18_18_9.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_3_18_10_64_2048_1_16_1.v:3771$126'.
  created $dff cell `$procdff$2538' with positive edge clock.
Creating register for signal `\elementwise_sub_core_18_18_9.\valid_A_B' using process `\elementwise_sub_core_18_18_9.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_3_18_10_64_2048_1_16_1.v:3771$126'.
  created $dff cell `$procdff$2539' with positive edge clock.
Creating register for signal `\elementwise_sub_core_18_18_9.\valid_C' using process `\elementwise_sub_core_18_18_9.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_3_18_10_64_2048_1_16_1.v:3771$126'.
  created $dff cell `$procdff$2540' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_9.\reg_A_0' using process `\elementwise_add_core_18_18_9.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_3_18_10_64_2048_1_16_1.v:3626$115'.
  created $dff cell `$procdff$2541' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_9.\reg_B_0' using process `\elementwise_add_core_18_18_9.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_3_18_10_64_2048_1_16_1.v:3626$115'.
  created $dff cell `$procdff$2542' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_9.\reg_C_0' using process `\elementwise_add_core_18_18_9.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_3_18_10_64_2048_1_16_1.v:3626$115'.
  created $dff cell `$procdff$2543' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_9.\reg_A_1' using process `\elementwise_add_core_18_18_9.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_3_18_10_64_2048_1_16_1.v:3626$115'.
  created $dff cell `$procdff$2544' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_9.\reg_B_1' using process `\elementwise_add_core_18_18_9.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_3_18_10_64_2048_1_16_1.v:3626$115'.
  created $dff cell `$procdff$2545' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_9.\reg_C_1' using process `\elementwise_add_core_18_18_9.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_3_18_10_64_2048_1_16_1.v:3626$115'.
  created $dff cell `$procdff$2546' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_9.\reg_A_2' using process `\elementwise_add_core_18_18_9.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_3_18_10_64_2048_1_16_1.v:3626$115'.
  created $dff cell `$procdff$2547' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_9.\reg_B_2' using process `\elementwise_add_core_18_18_9.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_3_18_10_64_2048_1_16_1.v:3626$115'.
  created $dff cell `$procdff$2548' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_9.\reg_C_2' using process `\elementwise_add_core_18_18_9.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_3_18_10_64_2048_1_16_1.v:3626$115'.
  created $dff cell `$procdff$2549' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_9.\reg_A_3' using process `\elementwise_add_core_18_18_9.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_3_18_10_64_2048_1_16_1.v:3626$115'.
  created $dff cell `$procdff$2550' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_9.\reg_B_3' using process `\elementwise_add_core_18_18_9.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_3_18_10_64_2048_1_16_1.v:3626$115'.
  created $dff cell `$procdff$2551' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_9.\reg_C_3' using process `\elementwise_add_core_18_18_9.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_3_18_10_64_2048_1_16_1.v:3626$115'.
  created $dff cell `$procdff$2552' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_9.\reg_A_4' using process `\elementwise_add_core_18_18_9.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_3_18_10_64_2048_1_16_1.v:3626$115'.
  created $dff cell `$procdff$2553' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_9.\reg_B_4' using process `\elementwise_add_core_18_18_9.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_3_18_10_64_2048_1_16_1.v:3626$115'.
  created $dff cell `$procdff$2554' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_9.\reg_C_4' using process `\elementwise_add_core_18_18_9.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_3_18_10_64_2048_1_16_1.v:3626$115'.
  created $dff cell `$procdff$2555' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_9.\reg_A_5' using process `\elementwise_add_core_18_18_9.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_3_18_10_64_2048_1_16_1.v:3626$115'.
  created $dff cell `$procdff$2556' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_9.\reg_B_5' using process `\elementwise_add_core_18_18_9.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_3_18_10_64_2048_1_16_1.v:3626$115'.
  created $dff cell `$procdff$2557' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_9.\reg_C_5' using process `\elementwise_add_core_18_18_9.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_3_18_10_64_2048_1_16_1.v:3626$115'.
  created $dff cell `$procdff$2558' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_9.\reg_A_6' using process `\elementwise_add_core_18_18_9.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_3_18_10_64_2048_1_16_1.v:3626$115'.
  created $dff cell `$procdff$2559' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_9.\reg_B_6' using process `\elementwise_add_core_18_18_9.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_3_18_10_64_2048_1_16_1.v:3626$115'.
  created $dff cell `$procdff$2560' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_9.\reg_C_6' using process `\elementwise_add_core_18_18_9.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_3_18_10_64_2048_1_16_1.v:3626$115'.
  created $dff cell `$procdff$2561' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_9.\reg_A_7' using process `\elementwise_add_core_18_18_9.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_3_18_10_64_2048_1_16_1.v:3626$115'.
  created $dff cell `$procdff$2562' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_9.\reg_B_7' using process `\elementwise_add_core_18_18_9.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_3_18_10_64_2048_1_16_1.v:3626$115'.
  created $dff cell `$procdff$2563' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_9.\reg_C_7' using process `\elementwise_add_core_18_18_9.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_3_18_10_64_2048_1_16_1.v:3626$115'.
  created $dff cell `$procdff$2564' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_9.\reg_A_8' using process `\elementwise_add_core_18_18_9.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_3_18_10_64_2048_1_16_1.v:3626$115'.
  created $dff cell `$procdff$2565' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_9.\reg_B_8' using process `\elementwise_add_core_18_18_9.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_3_18_10_64_2048_1_16_1.v:3626$115'.
  created $dff cell `$procdff$2566' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_9.\reg_C_8' using process `\elementwise_add_core_18_18_9.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_3_18_10_64_2048_1_16_1.v:3626$115'.
  created $dff cell `$procdff$2567' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_9.\valid_A_B' using process `\elementwise_add_core_18_18_9.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_3_18_10_64_2048_1_16_1.v:3626$115'.
  created $dff cell `$procdff$2568' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_9.\valid_C' using process `\elementwise_add_core_18_18_9.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_3_18_10_64_2048_1_16_1.v:3626$115'.
  created $dff cell `$procdff$2569' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_1_1.\reg_i_valid' using process `\c_matrix_vec_mult_core_18_10_16_1_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_3_18_10_64_2048_1_16_1.v:3344$103'.
  created $dff cell `$procdff$2570' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_1_1.\reg_o_valid' using process `\c_matrix_vec_mult_core_18_10_16_1_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_3_18_10_64_2048_1_16_1.v:3344$103'.
  created $dff cell `$procdff$2571' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_1_1.\reg_X_0' using process `\c_matrix_vec_mult_core_18_10_16_1_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_3_18_10_64_2048_1_16_1.v:3344$103'.
  created $dff cell `$procdff$2572' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_1_1.\reg_X_2_0' using process `\c_matrix_vec_mult_core_18_10_16_1_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_3_18_10_64_2048_1_16_1.v:3344$103'.
  created $dff cell `$procdff$2573' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_1_1.\reg_X_1' using process `\c_matrix_vec_mult_core_18_10_16_1_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_3_18_10_64_2048_1_16_1.v:3344$103'.
  created $dff cell `$procdff$2574' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_1_1.\reg_X_2_1' using process `\c_matrix_vec_mult_core_18_10_16_1_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_3_18_10_64_2048_1_16_1.v:3344$103'.
  created $dff cell `$procdff$2575' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_1_1.\reg_X_2' using process `\c_matrix_vec_mult_core_18_10_16_1_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_3_18_10_64_2048_1_16_1.v:3344$103'.
  created $dff cell `$procdff$2576' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_1_1.\reg_X_2_2' using process `\c_matrix_vec_mult_core_18_10_16_1_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_3_18_10_64_2048_1_16_1.v:3344$103'.
  created $dff cell `$procdff$2577' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_1_1.\reg_X_3' using process `\c_matrix_vec_mult_core_18_10_16_1_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_3_18_10_64_2048_1_16_1.v:3344$103'.
  created $dff cell `$procdff$2578' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_1_1.\reg_X_2_3' using process `\c_matrix_vec_mult_core_18_10_16_1_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_3_18_10_64_2048_1_16_1.v:3344$103'.
  created $dff cell `$procdff$2579' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_1_1.\reg_X_4' using process `\c_matrix_vec_mult_core_18_10_16_1_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_3_18_10_64_2048_1_16_1.v:3344$103'.
  created $dff cell `$procdff$2580' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_1_1.\reg_X_2_4' using process `\c_matrix_vec_mult_core_18_10_16_1_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_3_18_10_64_2048_1_16_1.v:3344$103'.
  created $dff cell `$procdff$2581' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_1_1.\reg_X_5' using process `\c_matrix_vec_mult_core_18_10_16_1_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_3_18_10_64_2048_1_16_1.v:3344$103'.
  created $dff cell `$procdff$2582' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_1_1.\reg_X_2_5' using process `\c_matrix_vec_mult_core_18_10_16_1_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_3_18_10_64_2048_1_16_1.v:3344$103'.
  created $dff cell `$procdff$2583' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_1_1.\reg_X_6' using process `\c_matrix_vec_mult_core_18_10_16_1_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_3_18_10_64_2048_1_16_1.v:3344$103'.
  created $dff cell `$procdff$2584' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_1_1.\reg_X_2_6' using process `\c_matrix_vec_mult_core_18_10_16_1_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_3_18_10_64_2048_1_16_1.v:3344$103'.
  created $dff cell `$procdff$2585' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_1_1.\reg_X_7' using process `\c_matrix_vec_mult_core_18_10_16_1_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_3_18_10_64_2048_1_16_1.v:3344$103'.
  created $dff cell `$procdff$2586' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_1_1.\reg_X_2_7' using process `\c_matrix_vec_mult_core_18_10_16_1_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_3_18_10_64_2048_1_16_1.v:3344$103'.
  created $dff cell `$procdff$2587' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_1_1.\reg_X_8' using process `\c_matrix_vec_mult_core_18_10_16_1_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_3_18_10_64_2048_1_16_1.v:3344$103'.
  created $dff cell `$procdff$2588' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_1_1.\reg_X_2_8' using process `\c_matrix_vec_mult_core_18_10_16_1_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_3_18_10_64_2048_1_16_1.v:3344$103'.
  created $dff cell `$procdff$2589' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_1_1.\reg_X_9' using process `\c_matrix_vec_mult_core_18_10_16_1_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_3_18_10_64_2048_1_16_1.v:3344$103'.
  created $dff cell `$procdff$2590' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_1_1.\reg_X_2_9' using process `\c_matrix_vec_mult_core_18_10_16_1_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_3_18_10_64_2048_1_16_1.v:3344$103'.
  created $dff cell `$procdff$2591' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_1_1.\reg_X_10' using process `\c_matrix_vec_mult_core_18_10_16_1_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_3_18_10_64_2048_1_16_1.v:3344$103'.
  created $dff cell `$procdff$2592' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_1_1.\reg_X_2_10' using process `\c_matrix_vec_mult_core_18_10_16_1_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_3_18_10_64_2048_1_16_1.v:3344$103'.
  created $dff cell `$procdff$2593' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_1_1.\reg_X_11' using process `\c_matrix_vec_mult_core_18_10_16_1_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_3_18_10_64_2048_1_16_1.v:3344$103'.
  created $dff cell `$procdff$2594' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_1_1.\reg_X_2_11' using process `\c_matrix_vec_mult_core_18_10_16_1_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_3_18_10_64_2048_1_16_1.v:3344$103'.
  created $dff cell `$procdff$2595' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_1_1.\reg_X_12' using process `\c_matrix_vec_mult_core_18_10_16_1_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_3_18_10_64_2048_1_16_1.v:3344$103'.
  created $dff cell `$procdff$2596' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_1_1.\reg_X_2_12' using process `\c_matrix_vec_mult_core_18_10_16_1_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_3_18_10_64_2048_1_16_1.v:3344$103'.
  created $dff cell `$procdff$2597' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_1_1.\reg_X_13' using process `\c_matrix_vec_mult_core_18_10_16_1_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_3_18_10_64_2048_1_16_1.v:3344$103'.
  created $dff cell `$procdff$2598' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_1_1.\reg_X_2_13' using process `\c_matrix_vec_mult_core_18_10_16_1_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_3_18_10_64_2048_1_16_1.v:3344$103'.
  created $dff cell `$procdff$2599' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_1_1.\reg_X_14' using process `\c_matrix_vec_mult_core_18_10_16_1_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_3_18_10_64_2048_1_16_1.v:3344$103'.
  created $dff cell `$procdff$2600' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_1_1.\reg_X_2_14' using process `\c_matrix_vec_mult_core_18_10_16_1_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_3_18_10_64_2048_1_16_1.v:3344$103'.
  created $dff cell `$procdff$2601' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_1_1.\reg_X_15' using process `\c_matrix_vec_mult_core_18_10_16_1_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_3_18_10_64_2048_1_16_1.v:3344$103'.
  created $dff cell `$procdff$2602' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_1_1.\reg_X_2_15' using process `\c_matrix_vec_mult_core_18_10_16_1_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_3_18_10_64_2048_1_16_1.v:3344$103'.
  created $dff cell `$procdff$2603' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_1_1.\reg_W_real_0_0' using process `\c_matrix_vec_mult_core_18_10_16_1_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_3_18_10_64_2048_1_16_1.v:3344$103'.
  created $dff cell `$procdff$2604' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_1_1.\reg_W_imag_0_0' using process `\c_matrix_vec_mult_core_18_10_16_1_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_3_18_10_64_2048_1_16_1.v:3344$103'.
  created $dff cell `$procdff$2605' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_1_1.\reg_W_real_0_1' using process `\c_matrix_vec_mult_core_18_10_16_1_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_3_18_10_64_2048_1_16_1.v:3344$103'.
  created $dff cell `$procdff$2606' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_1_1.\reg_W_imag_0_1' using process `\c_matrix_vec_mult_core_18_10_16_1_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_3_18_10_64_2048_1_16_1.v:3344$103'.
  created $dff cell `$procdff$2607' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_1_1.\reg_W_real_0_2' using process `\c_matrix_vec_mult_core_18_10_16_1_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_3_18_10_64_2048_1_16_1.v:3344$103'.
  created $dff cell `$procdff$2608' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_1_1.\reg_W_imag_0_2' using process `\c_matrix_vec_mult_core_18_10_16_1_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_3_18_10_64_2048_1_16_1.v:3344$103'.
  created $dff cell `$procdff$2609' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_1_1.\reg_W_real_0_3' using process `\c_matrix_vec_mult_core_18_10_16_1_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_3_18_10_64_2048_1_16_1.v:3344$103'.
  created $dff cell `$procdff$2610' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_1_1.\reg_W_imag_0_3' using process `\c_matrix_vec_mult_core_18_10_16_1_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_3_18_10_64_2048_1_16_1.v:3344$103'.
  created $dff cell `$procdff$2611' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_1_1.\reg_W_real_0_4' using process `\c_matrix_vec_mult_core_18_10_16_1_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_3_18_10_64_2048_1_16_1.v:3344$103'.
  created $dff cell `$procdff$2612' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_1_1.\reg_W_imag_0_4' using process `\c_matrix_vec_mult_core_18_10_16_1_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_3_18_10_64_2048_1_16_1.v:3344$103'.
  created $dff cell `$procdff$2613' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_1_1.\reg_W_real_0_5' using process `\c_matrix_vec_mult_core_18_10_16_1_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_3_18_10_64_2048_1_16_1.v:3344$103'.
  created $dff cell `$procdff$2614' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_1_1.\reg_W_imag_0_5' using process `\c_matrix_vec_mult_core_18_10_16_1_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_3_18_10_64_2048_1_16_1.v:3344$103'.
  created $dff cell `$procdff$2615' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_1_1.\reg_W_real_0_6' using process `\c_matrix_vec_mult_core_18_10_16_1_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_3_18_10_64_2048_1_16_1.v:3344$103'.
  created $dff cell `$procdff$2616' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_1_1.\reg_W_imag_0_6' using process `\c_matrix_vec_mult_core_18_10_16_1_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_3_18_10_64_2048_1_16_1.v:3344$103'.
  created $dff cell `$procdff$2617' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_1_1.\reg_W_real_0_7' using process `\c_matrix_vec_mult_core_18_10_16_1_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_3_18_10_64_2048_1_16_1.v:3344$103'.
  created $dff cell `$procdff$2618' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_1_1.\reg_W_imag_0_7' using process `\c_matrix_vec_mult_core_18_10_16_1_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_3_18_10_64_2048_1_16_1.v:3344$103'.
  created $dff cell `$procdff$2619' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_1_1.\reg_W_real_0_8' using process `\c_matrix_vec_mult_core_18_10_16_1_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_3_18_10_64_2048_1_16_1.v:3344$103'.
  created $dff cell `$procdff$2620' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_1_1.\reg_W_imag_0_8' using process `\c_matrix_vec_mult_core_18_10_16_1_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_3_18_10_64_2048_1_16_1.v:3344$103'.
  created $dff cell `$procdff$2621' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_1_1.\reg_Y_real_0_0' using process `\c_matrix_vec_mult_core_18_10_16_1_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_3_18_10_64_2048_1_16_1.v:3344$103'.
  created $dff cell `$procdff$2622' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_1_1.\reg_Y_imag_0_0' using process `\c_matrix_vec_mult_core_18_10_16_1_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_3_18_10_64_2048_1_16_1.v:3344$103'.
  created $dff cell `$procdff$2623' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_1_1.\reg_Y_real_0_1' using process `\c_matrix_vec_mult_core_18_10_16_1_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_3_18_10_64_2048_1_16_1.v:3344$103'.
  created $dff cell `$procdff$2624' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_1_1.\reg_Y_imag_0_1' using process `\c_matrix_vec_mult_core_18_10_16_1_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_3_18_10_64_2048_1_16_1.v:3344$103'.
  created $dff cell `$procdff$2625' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_1_1.\reg_Y_real_0_2' using process `\c_matrix_vec_mult_core_18_10_16_1_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_3_18_10_64_2048_1_16_1.v:3344$103'.
  created $dff cell `$procdff$2626' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_1_1.\reg_Y_imag_0_2' using process `\c_matrix_vec_mult_core_18_10_16_1_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_3_18_10_64_2048_1_16_1.v:3344$103'.
  created $dff cell `$procdff$2627' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_1_1.\reg_Y_real_0_3' using process `\c_matrix_vec_mult_core_18_10_16_1_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_3_18_10_64_2048_1_16_1.v:3344$103'.
  created $dff cell `$procdff$2628' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_1_1.\reg_Y_imag_0_3' using process `\c_matrix_vec_mult_core_18_10_16_1_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_3_18_10_64_2048_1_16_1.v:3344$103'.
  created $dff cell `$procdff$2629' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_1_1.\reg_Y_real_0_4' using process `\c_matrix_vec_mult_core_18_10_16_1_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_3_18_10_64_2048_1_16_1.v:3344$103'.
  created $dff cell `$procdff$2630' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_1_1.\reg_Y_imag_0_4' using process `\c_matrix_vec_mult_core_18_10_16_1_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_3_18_10_64_2048_1_16_1.v:3344$103'.
  created $dff cell `$procdff$2631' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_1_1.\reg_Y_real_0_5' using process `\c_matrix_vec_mult_core_18_10_16_1_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_3_18_10_64_2048_1_16_1.v:3344$103'.
  created $dff cell `$procdff$2632' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_1_1.\reg_Y_imag_0_5' using process `\c_matrix_vec_mult_core_18_10_16_1_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_3_18_10_64_2048_1_16_1.v:3344$103'.
  created $dff cell `$procdff$2633' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_1_1.\reg_Y_real_0_6' using process `\c_matrix_vec_mult_core_18_10_16_1_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_3_18_10_64_2048_1_16_1.v:3344$103'.
  created $dff cell `$procdff$2634' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_1_1.\reg_Y_imag_0_6' using process `\c_matrix_vec_mult_core_18_10_16_1_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_3_18_10_64_2048_1_16_1.v:3344$103'.
  created $dff cell `$procdff$2635' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_1_1.\reg_Y_real_0_7' using process `\c_matrix_vec_mult_core_18_10_16_1_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_3_18_10_64_2048_1_16_1.v:3344$103'.
  created $dff cell `$procdff$2636' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_1_1.\reg_Y_imag_0_7' using process `\c_matrix_vec_mult_core_18_10_16_1_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_3_18_10_64_2048_1_16_1.v:3344$103'.
  created $dff cell `$procdff$2637' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_1_1.\reg_Y_real_0_8' using process `\c_matrix_vec_mult_core_18_10_16_1_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_3_18_10_64_2048_1_16_1.v:3344$103'.
  created $dff cell `$procdff$2638' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_1_1.\reg_Y_imag_0_8' using process `\c_matrix_vec_mult_core_18_10_16_1_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_3_18_10_64_2048_1_16_1.v:3344$103'.
  created $dff cell `$procdff$2639' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_1_1.\reg_Y_real_0_9' using process `\c_matrix_vec_mult_core_18_10_16_1_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_3_18_10_64_2048_1_16_1.v:3344$103'.
  created $dff cell `$procdff$2640' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_1_1.\reg_Y_imag_0_9' using process `\c_matrix_vec_mult_core_18_10_16_1_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_3_18_10_64_2048_1_16_1.v:3344$103'.
  created $dff cell `$procdff$2641' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_1_1.\reg_Y_real_0_10' using process `\c_matrix_vec_mult_core_18_10_16_1_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_3_18_10_64_2048_1_16_1.v:3344$103'.
  created $dff cell `$procdff$2642' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_1_1.\reg_Y_imag_0_10' using process `\c_matrix_vec_mult_core_18_10_16_1_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_3_18_10_64_2048_1_16_1.v:3344$103'.
  created $dff cell `$procdff$2643' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_1_1.\reg_Y_real_0_11' using process `\c_matrix_vec_mult_core_18_10_16_1_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_3_18_10_64_2048_1_16_1.v:3344$103'.
  created $dff cell `$procdff$2644' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_1_1.\reg_Y_imag_0_11' using process `\c_matrix_vec_mult_core_18_10_16_1_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_3_18_10_64_2048_1_16_1.v:3344$103'.
  created $dff cell `$procdff$2645' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_1_1.\reg_Y_real_0_12' using process `\c_matrix_vec_mult_core_18_10_16_1_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_3_18_10_64_2048_1_16_1.v:3344$103'.
  created $dff cell `$procdff$2646' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_1_1.\reg_Y_imag_0_12' using process `\c_matrix_vec_mult_core_18_10_16_1_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_3_18_10_64_2048_1_16_1.v:3344$103'.
  created $dff cell `$procdff$2647' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_1_1.\reg_Y_real_0_13' using process `\c_matrix_vec_mult_core_18_10_16_1_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_3_18_10_64_2048_1_16_1.v:3344$103'.
  created $dff cell `$procdff$2648' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_1_1.\reg_Y_imag_0_13' using process `\c_matrix_vec_mult_core_18_10_16_1_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_3_18_10_64_2048_1_16_1.v:3344$103'.
  created $dff cell `$procdff$2649' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_1_1.\reg_Y_real_0_14' using process `\c_matrix_vec_mult_core_18_10_16_1_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_3_18_10_64_2048_1_16_1.v:3344$103'.
  created $dff cell `$procdff$2650' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_1_1.\reg_Y_imag_0_14' using process `\c_matrix_vec_mult_core_18_10_16_1_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_3_18_10_64_2048_1_16_1.v:3344$103'.
  created $dff cell `$procdff$2651' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_1_1.\reg_Y_real_0_15' using process `\c_matrix_vec_mult_core_18_10_16_1_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_3_18_10_64_2048_1_16_1.v:3344$103'.
  created $dff cell `$procdff$2652' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_1_1.\reg_Y_imag_0_15' using process `\c_matrix_vec_mult_core_18_10_16_1_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_3_18_10_64_2048_1_16_1.v:3344$103'.
  created $dff cell `$procdff$2653' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_1_1.\fft_valid' using process `\c_matrix_vec_mult_core_18_10_16_1_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_3_18_10_64_2048_1_16_1.v:3344$103'.
  created $dff cell `$procdff$2654' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_1_1.\reg_o_ready' using process `\c_matrix_vec_mult_core_18_10_16_1_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_3_18_10_64_2048_1_16_1.v:3344$103'.
  created $dff cell `$procdff$2655' with positive edge clock.
Creating register for signal `\sum_complex_vector_unit_18_18_16_64.\reg_i_valid' using process `\sum_complex_vector_unit_18_18_16_64.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_3_18_10_64_2048_1_16_1.v:2532$47'.
  created $dff cell `$procdff$2656' with positive edge clock.
Creating register for signal `\sum_complex_vector_unit_18_18_16_64.\sum_real_0' using process `\sum_complex_vector_unit_18_18_16_64.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_3_18_10_64_2048_1_16_1.v:2532$47'.
  created $dff cell `$procdff$2657' with positive edge clock.
Creating register for signal `\sum_complex_vector_unit_18_18_16_64.\sum_imag_0' using process `\sum_complex_vector_unit_18_18_16_64.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_3_18_10_64_2048_1_16_1.v:2532$47'.
  created $dff cell `$procdff$2658' with positive edge clock.
Creating register for signal `\sum_complex_vector_unit_18_18_16_64.\sum_real_1' using process `\sum_complex_vector_unit_18_18_16_64.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_3_18_10_64_2048_1_16_1.v:2532$47'.
  created $dff cell `$procdff$2659' with positive edge clock.
Creating register for signal `\sum_complex_vector_unit_18_18_16_64.\sum_imag_1' using process `\sum_complex_vector_unit_18_18_16_64.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_3_18_10_64_2048_1_16_1.v:2532$47'.
  created $dff cell `$procdff$2660' with positive edge clock.
Creating register for signal `\sum_complex_vector_unit_18_18_16_64.\sum_real_2' using process `\sum_complex_vector_unit_18_18_16_64.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_3_18_10_64_2048_1_16_1.v:2532$47'.
  created $dff cell `$procdff$2661' with positive edge clock.
Creating register for signal `\sum_complex_vector_unit_18_18_16_64.\sum_imag_2' using process `\sum_complex_vector_unit_18_18_16_64.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_3_18_10_64_2048_1_16_1.v:2532$47'.
  created $dff cell `$procdff$2662' with positive edge clock.
Creating register for signal `\sum_complex_vector_unit_18_18_16_64.\sum_real_3' using process `\sum_complex_vector_unit_18_18_16_64.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_3_18_10_64_2048_1_16_1.v:2532$47'.
  created $dff cell `$procdff$2663' with positive edge clock.
Creating register for signal `\sum_complex_vector_unit_18_18_16_64.\sum_imag_3' using process `\sum_complex_vector_unit_18_18_16_64.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_3_18_10_64_2048_1_16_1.v:2532$47'.
  created $dff cell `$procdff$2664' with positive edge clock.
Creating register for signal `\sum_complex_vector_unit_18_18_16_64.\sum_real_4' using process `\sum_complex_vector_unit_18_18_16_64.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_3_18_10_64_2048_1_16_1.v:2532$47'.
  created $dff cell `$procdff$2665' with positive edge clock.
Creating register for signal `\sum_complex_vector_unit_18_18_16_64.\sum_imag_4' using process `\sum_complex_vector_unit_18_18_16_64.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_3_18_10_64_2048_1_16_1.v:2532$47'.
  created $dff cell `$procdff$2666' with positive edge clock.
Creating register for signal `\sum_complex_vector_unit_18_18_16_64.\sum_real_5' using process `\sum_complex_vector_unit_18_18_16_64.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_3_18_10_64_2048_1_16_1.v:2532$47'.
  created $dff cell `$procdff$2667' with positive edge clock.
Creating register for signal `\sum_complex_vector_unit_18_18_16_64.\sum_imag_5' using process `\sum_complex_vector_unit_18_18_16_64.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_3_18_10_64_2048_1_16_1.v:2532$47'.
  created $dff cell `$procdff$2668' with positive edge clock.
Creating register for signal `\sum_complex_vector_unit_18_18_16_64.\sum_real_6' using process `\sum_complex_vector_unit_18_18_16_64.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_3_18_10_64_2048_1_16_1.v:2532$47'.
  created $dff cell `$procdff$2669' with positive edge clock.
Creating register for signal `\sum_complex_vector_unit_18_18_16_64.\sum_imag_6' using process `\sum_complex_vector_unit_18_18_16_64.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_3_18_10_64_2048_1_16_1.v:2532$47'.
  created $dff cell `$procdff$2670' with positive edge clock.
Creating register for signal `\sum_complex_vector_unit_18_18_16_64.\sum_real_7' using process `\sum_complex_vector_unit_18_18_16_64.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_3_18_10_64_2048_1_16_1.v:2532$47'.
  created $dff cell `$procdff$2671' with positive edge clock.
Creating register for signal `\sum_complex_vector_unit_18_18_16_64.\sum_imag_7' using process `\sum_complex_vector_unit_18_18_16_64.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_3_18_10_64_2048_1_16_1.v:2532$47'.
  created $dff cell `$procdff$2672' with positive edge clock.
Creating register for signal `\sum_complex_vector_unit_18_18_16_64.\sum_real_8' using process `\sum_complex_vector_unit_18_18_16_64.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_3_18_10_64_2048_1_16_1.v:2532$47'.
  created $dff cell `$procdff$2673' with positive edge clock.
Creating register for signal `\sum_complex_vector_unit_18_18_16_64.\sum_imag_8' using process `\sum_complex_vector_unit_18_18_16_64.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_3_18_10_64_2048_1_16_1.v:2532$47'.
  created $dff cell `$procdff$2674' with positive edge clock.
Creating register for signal `\sum_complex_vector_unit_18_18_16_64.\sum_real_9' using process `\sum_complex_vector_unit_18_18_16_64.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_3_18_10_64_2048_1_16_1.v:2532$47'.
  created $dff cell `$procdff$2675' with positive edge clock.
Creating register for signal `\sum_complex_vector_unit_18_18_16_64.\sum_imag_9' using process `\sum_complex_vector_unit_18_18_16_64.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_3_18_10_64_2048_1_16_1.v:2532$47'.
  created $dff cell `$procdff$2676' with positive edge clock.
Creating register for signal `\sum_complex_vector_unit_18_18_16_64.\sum_real_10' using process `\sum_complex_vector_unit_18_18_16_64.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_3_18_10_64_2048_1_16_1.v:2532$47'.
  created $dff cell `$procdff$2677' with positive edge clock.
Creating register for signal `\sum_complex_vector_unit_18_18_16_64.\sum_imag_10' using process `\sum_complex_vector_unit_18_18_16_64.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_3_18_10_64_2048_1_16_1.v:2532$47'.
  created $dff cell `$procdff$2678' with positive edge clock.
Creating register for signal `\sum_complex_vector_unit_18_18_16_64.\sum_real_11' using process `\sum_complex_vector_unit_18_18_16_64.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_3_18_10_64_2048_1_16_1.v:2532$47'.
  created $dff cell `$procdff$2679' with positive edge clock.
Creating register for signal `\sum_complex_vector_unit_18_18_16_64.\sum_imag_11' using process `\sum_complex_vector_unit_18_18_16_64.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_3_18_10_64_2048_1_16_1.v:2532$47'.
  created $dff cell `$procdff$2680' with positive edge clock.
Creating register for signal `\sum_complex_vector_unit_18_18_16_64.\sum_real_12' using process `\sum_complex_vector_unit_18_18_16_64.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_3_18_10_64_2048_1_16_1.v:2532$47'.
  created $dff cell `$procdff$2681' with positive edge clock.
Creating register for signal `\sum_complex_vector_unit_18_18_16_64.\sum_imag_12' using process `\sum_complex_vector_unit_18_18_16_64.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_3_18_10_64_2048_1_16_1.v:2532$47'.
  created $dff cell `$procdff$2682' with positive edge clock.
Creating register for signal `\sum_complex_vector_unit_18_18_16_64.\sum_real_13' using process `\sum_complex_vector_unit_18_18_16_64.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_3_18_10_64_2048_1_16_1.v:2532$47'.
  created $dff cell `$procdff$2683' with positive edge clock.
Creating register for signal `\sum_complex_vector_unit_18_18_16_64.\sum_imag_13' using process `\sum_complex_vector_unit_18_18_16_64.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_3_18_10_64_2048_1_16_1.v:2532$47'.
  created $dff cell `$procdff$2684' with positive edge clock.
Creating register for signal `\sum_complex_vector_unit_18_18_16_64.\sum_real_14' using process `\sum_complex_vector_unit_18_18_16_64.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_3_18_10_64_2048_1_16_1.v:2532$47'.
  created $dff cell `$procdff$2685' with positive edge clock.
Creating register for signal `\sum_complex_vector_unit_18_18_16_64.\sum_imag_14' using process `\sum_complex_vector_unit_18_18_16_64.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_3_18_10_64_2048_1_16_1.v:2532$47'.
  created $dff cell `$procdff$2686' with positive edge clock.
Creating register for signal `\sum_complex_vector_unit_18_18_16_64.\sum_real_15' using process `\sum_complex_vector_unit_18_18_16_64.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_3_18_10_64_2048_1_16_1.v:2532$47'.
  created $dff cell `$procdff$2687' with positive edge clock.
Creating register for signal `\sum_complex_vector_unit_18_18_16_64.\sum_imag_15' using process `\sum_complex_vector_unit_18_18_16_64.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_3_18_10_64_2048_1_16_1.v:2532$47'.
  created $dff cell `$procdff$2688' with positive edge clock.
Creating register for signal `\sum_complex_vector_unit_18_18_16_64.\counter' using process `\sum_complex_vector_unit_18_18_16_64.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_3_18_10_64_2048_1_16_1.v:2532$47'.
  created $dff cell `$procdff$2689' with positive edge clock.
Creating register for signal `\shift_register_unit_18_1.\shift_registers_0' using process `\shift_register_unit_18_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_3_18_10_64_2048_1_16_1.v:2412$46'.
  created $dff cell `$procdff$2690' with positive edge clock.
Creating register for signal `\shiftRegFIFO_5_1.\mem_0' using process `\shiftRegFIFO_5_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_3_18_10_64_2048_1_16_1.v:2219$45'.
  created $dff cell `$procdff$2691' with positive edge clock.
Creating register for signal `\shiftRegFIFO_5_1.\mem_1' using process `\shiftRegFIFO_5_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_3_18_10_64_2048_1_16_1.v:2219$45'.
  created $dff cell `$procdff$2692' with positive edge clock.
Creating register for signal `\shiftRegFIFO_5_1.\mem_2' using process `\shiftRegFIFO_5_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_3_18_10_64_2048_1_16_1.v:2219$45'.
  created $dff cell `$procdff$2693' with positive edge clock.
Creating register for signal `\shiftRegFIFO_5_1.\mem_3' using process `\shiftRegFIFO_5_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_3_18_10_64_2048_1_16_1.v:2219$45'.
  created $dff cell `$procdff$2694' with positive edge clock.
Creating register for signal `\shiftRegFIFO_5_1.\mem_4' using process `\shiftRegFIFO_5_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_3_18_10_64_2048_1_16_1.v:2219$45'.
  created $dff cell `$procdff$2695' with positive edge clock.
Creating register for signal `\dsp_signed_mult_18x18_unit_18_36_0.\input_valid' using process `\dsp_signed_mult_18x18_unit_18_36_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_3_18_10_64_2048_1_16_1.v:2191$44'.
  created $dff cell `$procdff$2696' with positive edge clock.
Creating register for signal `\dsp_signed_mult_18x18_unit_18_36_0.\result_valid' using process `\dsp_signed_mult_18x18_unit_18_36_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_3_18_10_64_2048_1_16_1.v:2191$44'.
  created $dff cell `$procdff$2697' with positive edge clock.
Creating register for signal `\dsp_signed_mult_18x18_unit_18_36_0.\output_valid' using process `\dsp_signed_mult_18x18_unit_18_36_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_3_18_10_64_2048_1_16_1.v:2191$44'.
  created $dff cell `$procdff$2698' with positive edge clock.
Creating register for signal `\dsp_signed_mult_18x18_unit_18_36_0.\reg_resa' using process `\dsp_signed_mult_18x18_unit_18_36_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_3_18_10_64_2048_1_16_1.v:2184$41'.
  created $dff cell `$procdff$2699' with positive edge clock.
Creating register for signal `\dsp_signed_mult_18x18_unit_18_36_0.\reg_resb' using process `\dsp_signed_mult_18x18_unit_18_36_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_3_18_10_64_2048_1_16_1.v:2184$41'.
  created $dff cell `$procdff$2700' with positive edge clock.
Creating register for signal `\codeBlock98050_18.\next' using process `\codeBlock98050_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_3_18_10_64_2048_1_16_1.v:2044$36'.
  created $dff cell `$procdff$2701' with positive edge clock.
Creating register for signal `\codeBlock98050_18.\X0' using process `\codeBlock98050_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_3_18_10_64_2048_1_16_1.v:2044$36'.
  created $dff cell `$procdff$2702' with positive edge clock.
Creating register for signal `\codeBlock98050_18.\X1' using process `\codeBlock98050_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_3_18_10_64_2048_1_16_1.v:2044$36'.
  created $dff cell `$procdff$2703' with positive edge clock.
Creating register for signal `\codeBlock98050_18.\X2' using process `\codeBlock98050_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_3_18_10_64_2048_1_16_1.v:2044$36'.
  created $dff cell `$procdff$2704' with positive edge clock.
Creating register for signal `\codeBlock98050_18.\X3' using process `\codeBlock98050_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_3_18_10_64_2048_1_16_1.v:2044$36'.
  created $dff cell `$procdff$2705' with positive edge clock.
Creating register for signal `\codeBlock98050_18.\X4' using process `\codeBlock98050_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_3_18_10_64_2048_1_16_1.v:2044$36'.
  created $dff cell `$procdff$2706' with positive edge clock.
Creating register for signal `\codeBlock98050_18.\X5' using process `\codeBlock98050_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_3_18_10_64_2048_1_16_1.v:2044$36'.
  created $dff cell `$procdff$2707' with positive edge clock.
Creating register for signal `\codeBlock98050_18.\X6' using process `\codeBlock98050_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_3_18_10_64_2048_1_16_1.v:2044$36'.
  created $dff cell `$procdff$2708' with positive edge clock.
Creating register for signal `\codeBlock98050_18.\X7' using process `\codeBlock98050_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_3_18_10_64_2048_1_16_1.v:2044$36'.
  created $dff cell `$procdff$2709' with positive edge clock.
Creating register for signal `\codeBlock98050_18.\X8' using process `\codeBlock98050_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_3_18_10_64_2048_1_16_1.v:2044$36'.
  created $dff cell `$procdff$2710' with positive edge clock.
Creating register for signal `\codeBlock98050_18.\X9' using process `\codeBlock98050_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_3_18_10_64_2048_1_16_1.v:2044$36'.
  created $dff cell `$procdff$2711' with positive edge clock.
Creating register for signal `\codeBlock98050_18.\X10' using process `\codeBlock98050_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_3_18_10_64_2048_1_16_1.v:2044$36'.
  created $dff cell `$procdff$2712' with positive edge clock.
Creating register for signal `\codeBlock98050_18.\X11' using process `\codeBlock98050_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_3_18_10_64_2048_1_16_1.v:2044$36'.
  created $dff cell `$procdff$2713' with positive edge clock.
Creating register for signal `\codeBlock98050_18.\X12' using process `\codeBlock98050_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_3_18_10_64_2048_1_16_1.v:2044$36'.
  created $dff cell `$procdff$2714' with positive edge clock.
Creating register for signal `\codeBlock98050_18.\X13' using process `\codeBlock98050_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_3_18_10_64_2048_1_16_1.v:2044$36'.
  created $dff cell `$procdff$2715' with positive edge clock.
Creating register for signal `\codeBlock98050_18.\X14' using process `\codeBlock98050_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_3_18_10_64_2048_1_16_1.v:2044$36'.
  created $dff cell `$procdff$2716' with positive edge clock.
Creating register for signal `\codeBlock98050_18.\X15' using process `\codeBlock98050_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_3_18_10_64_2048_1_16_1.v:2044$36'.
  created $dff cell `$procdff$2717' with positive edge clock.
Creating register for signal `\codeBlock98050_18.\X16' using process `\codeBlock98050_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_3_18_10_64_2048_1_16_1.v:2044$36'.
  created $dff cell `$procdff$2718' with positive edge clock.
Creating register for signal `\codeBlock98050_18.\X17' using process `\codeBlock98050_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_3_18_10_64_2048_1_16_1.v:2044$36'.
  created $dff cell `$procdff$2719' with positive edge clock.
Creating register for signal `\codeBlock98050_18.\X18' using process `\codeBlock98050_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_3_18_10_64_2048_1_16_1.v:2044$36'.
  created $dff cell `$procdff$2720' with positive edge clock.
Creating register for signal `\codeBlock98050_18.\X19' using process `\codeBlock98050_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_3_18_10_64_2048_1_16_1.v:2044$36'.
  created $dff cell `$procdff$2721' with positive edge clock.
Creating register for signal `\codeBlock98050_18.\X20' using process `\codeBlock98050_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_3_18_10_64_2048_1_16_1.v:2044$36'.
  created $dff cell `$procdff$2722' with positive edge clock.
Creating register for signal `\codeBlock98050_18.\X21' using process `\codeBlock98050_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_3_18_10_64_2048_1_16_1.v:2044$36'.
  created $dff cell `$procdff$2723' with positive edge clock.
Creating register for signal `\codeBlock98050_18.\X22' using process `\codeBlock98050_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_3_18_10_64_2048_1_16_1.v:2044$36'.
  created $dff cell `$procdff$2724' with positive edge clock.
Creating register for signal `\codeBlock98050_18.\X23' using process `\codeBlock98050_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_3_18_10_64_2048_1_16_1.v:2044$36'.
  created $dff cell `$procdff$2725' with positive edge clock.
Creating register for signal `\codeBlock98050_18.\X24' using process `\codeBlock98050_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_3_18_10_64_2048_1_16_1.v:2044$36'.
  created $dff cell `$procdff$2726' with positive edge clock.
Creating register for signal `\codeBlock98050_18.\X25' using process `\codeBlock98050_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_3_18_10_64_2048_1_16_1.v:2044$36'.
  created $dff cell `$procdff$2727' with positive edge clock.
Creating register for signal `\codeBlock98050_18.\X26' using process `\codeBlock98050_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_3_18_10_64_2048_1_16_1.v:2044$36'.
  created $dff cell `$procdff$2728' with positive edge clock.
Creating register for signal `\codeBlock98050_18.\X27' using process `\codeBlock98050_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_3_18_10_64_2048_1_16_1.v:2044$36'.
  created $dff cell `$procdff$2729' with positive edge clock.
Creating register for signal `\codeBlock98050_18.\X28' using process `\codeBlock98050_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_3_18_10_64_2048_1_16_1.v:2044$36'.
  created $dff cell `$procdff$2730' with positive edge clock.
Creating register for signal `\codeBlock98050_18.\X29' using process `\codeBlock98050_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_3_18_10_64_2048_1_16_1.v:2044$36'.
  created $dff cell `$procdff$2731' with positive edge clock.
Creating register for signal `\codeBlock98050_18.\X30' using process `\codeBlock98050_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_3_18_10_64_2048_1_16_1.v:2044$36'.
  created $dff cell `$procdff$2732' with positive edge clock.
Creating register for signal `\codeBlock98050_18.\X31' using process `\codeBlock98050_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_3_18_10_64_2048_1_16_1.v:2044$36'.
  created $dff cell `$procdff$2733' with positive edge clock.
Creating register for signal `\codeBlock98050_18.\tm24' using process `\codeBlock98050_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_3_18_10_64_2048_1_16_1.v:2044$36'.
  created $dff cell `$procdff$2734' with positive edge clock.
Creating register for signal `\codeBlock98050_18.\tm27' using process `\codeBlock98050_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_3_18_10_64_2048_1_16_1.v:2044$36'.
  created $dff cell `$procdff$2735' with positive edge clock.
Creating register for signal `\codeBlock98050_18.\tm30' using process `\codeBlock98050_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_3_18_10_64_2048_1_16_1.v:2044$36'.
  created $dff cell `$procdff$2736' with positive edge clock.
Creating register for signal `\codeBlock98050_18.\tm33' using process `\codeBlock98050_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_3_18_10_64_2048_1_16_1.v:2044$36'.
  created $dff cell `$procdff$2737' with positive edge clock.
Creating register for signal `\codeBlock98050_18.\tm36' using process `\codeBlock98050_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_3_18_10_64_2048_1_16_1.v:2044$36'.
  created $dff cell `$procdff$2738' with positive edge clock.
Creating register for signal `\codeBlock98050_18.\tm39' using process `\codeBlock98050_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_3_18_10_64_2048_1_16_1.v:2044$36'.
  created $dff cell `$procdff$2739' with positive edge clock.
Creating register for signal `\codeBlock98050_18.\tm42' using process `\codeBlock98050_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_3_18_10_64_2048_1_16_1.v:2044$36'.
  created $dff cell `$procdff$2740' with positive edge clock.
Creating register for signal `\codeBlock98050_18.\tm45' using process `\codeBlock98050_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_3_18_10_64_2048_1_16_1.v:2044$36'.
  created $dff cell `$procdff$2741' with positive edge clock.
Creating register for signal `\codeBlock98050_18.\tm48' using process `\codeBlock98050_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_3_18_10_64_2048_1_16_1.v:2044$36'.
  created $dff cell `$procdff$2742' with positive edge clock.
Creating register for signal `\codeBlock98050_18.\tm51' using process `\codeBlock98050_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_3_18_10_64_2048_1_16_1.v:2044$36'.
  created $dff cell `$procdff$2743' with positive edge clock.
Creating register for signal `\codeBlock98050_18.\tm54' using process `\codeBlock98050_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_3_18_10_64_2048_1_16_1.v:2044$36'.
  created $dff cell `$procdff$2744' with positive edge clock.
Creating register for signal `\codeBlock98050_18.\tm57' using process `\codeBlock98050_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_3_18_10_64_2048_1_16_1.v:2044$36'.
  created $dff cell `$procdff$2745' with positive edge clock.
Creating register for signal `\codeBlock98050_18.\tm60' using process `\codeBlock98050_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_3_18_10_64_2048_1_16_1.v:2044$36'.
  created $dff cell `$procdff$2746' with positive edge clock.
Creating register for signal `\codeBlock98050_18.\tm63' using process `\codeBlock98050_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_3_18_10_64_2048_1_16_1.v:2044$36'.
  created $dff cell `$procdff$2747' with positive edge clock.
Creating register for signal `\codeBlock98050_18.\tm66' using process `\codeBlock98050_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_3_18_10_64_2048_1_16_1.v:2044$36'.
  created $dff cell `$procdff$2748' with positive edge clock.
Creating register for signal `\codeBlock98050_18.\tm69' using process `\codeBlock98050_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_3_18_10_64_2048_1_16_1.v:2044$36'.
  created $dff cell `$procdff$2749' with positive edge clock.
Creating register for signal `\codeBlock98050_18.\tm25' using process `\codeBlock98050_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_3_18_10_64_2048_1_16_1.v:2044$36'.
  created $dff cell `$procdff$2750' with positive edge clock.
Creating register for signal `\codeBlock98050_18.\tm28' using process `\codeBlock98050_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_3_18_10_64_2048_1_16_1.v:2044$36'.
  created $dff cell `$procdff$2751' with positive edge clock.
Creating register for signal `\codeBlock98050_18.\tm31' using process `\codeBlock98050_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_3_18_10_64_2048_1_16_1.v:2044$36'.
  created $dff cell `$procdff$2752' with positive edge clock.
Creating register for signal `\codeBlock98050_18.\tm34' using process `\codeBlock98050_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_3_18_10_64_2048_1_16_1.v:2044$36'.
  created $dff cell `$procdff$2753' with positive edge clock.
Creating register for signal `\codeBlock98050_18.\tm37' using process `\codeBlock98050_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_3_18_10_64_2048_1_16_1.v:2044$36'.
  created $dff cell `$procdff$2754' with positive edge clock.
Creating register for signal `\codeBlock98050_18.\tm40' using process `\codeBlock98050_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_3_18_10_64_2048_1_16_1.v:2044$36'.
  created $dff cell `$procdff$2755' with positive edge clock.
Creating register for signal `\codeBlock98050_18.\tm43' using process `\codeBlock98050_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_3_18_10_64_2048_1_16_1.v:2044$36'.
  created $dff cell `$procdff$2756' with positive edge clock.
Creating register for signal `\codeBlock98050_18.\tm46' using process `\codeBlock98050_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_3_18_10_64_2048_1_16_1.v:2044$36'.
  created $dff cell `$procdff$2757' with positive edge clock.
Creating register for signal `\codeBlock98050_18.\tm49' using process `\codeBlock98050_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_3_18_10_64_2048_1_16_1.v:2044$36'.
  created $dff cell `$procdff$2758' with positive edge clock.
Creating register for signal `\codeBlock98050_18.\tm52' using process `\codeBlock98050_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_3_18_10_64_2048_1_16_1.v:2044$36'.
  created $dff cell `$procdff$2759' with positive edge clock.
Creating register for signal `\codeBlock98050_18.\tm55' using process `\codeBlock98050_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_3_18_10_64_2048_1_16_1.v:2044$36'.
  created $dff cell `$procdff$2760' with positive edge clock.
Creating register for signal `\codeBlock98050_18.\tm58' using process `\codeBlock98050_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_3_18_10_64_2048_1_16_1.v:2044$36'.
  created $dff cell `$procdff$2761' with positive edge clock.
Creating register for signal `\codeBlock98050_18.\tm61' using process `\codeBlock98050_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_3_18_10_64_2048_1_16_1.v:2044$36'.
  created $dff cell `$procdff$2762' with positive edge clock.
Creating register for signal `\codeBlock98050_18.\tm64' using process `\codeBlock98050_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_3_18_10_64_2048_1_16_1.v:2044$36'.
  created $dff cell `$procdff$2763' with positive edge clock.
Creating register for signal `\codeBlock98050_18.\tm67' using process `\codeBlock98050_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_3_18_10_64_2048_1_16_1.v:2044$36'.
  created $dff cell `$procdff$2764' with positive edge clock.
Creating register for signal `\codeBlock98050_18.\tm70' using process `\codeBlock98050_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_3_18_10_64_2048_1_16_1.v:2044$36'.
  created $dff cell `$procdff$2765' with positive edge clock.
Creating register for signal `\codeBlock98050_18.\tm26' using process `\codeBlock98050_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_3_18_10_64_2048_1_16_1.v:2044$36'.
  created $dff cell `$procdff$2766' with positive edge clock.
Creating register for signal `\codeBlock98050_18.\tm29' using process `\codeBlock98050_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_3_18_10_64_2048_1_16_1.v:2044$36'.
  created $dff cell `$procdff$2767' with positive edge clock.
Creating register for signal `\codeBlock98050_18.\tm32' using process `\codeBlock98050_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_3_18_10_64_2048_1_16_1.v:2044$36'.
  created $dff cell `$procdff$2768' with positive edge clock.
Creating register for signal `\codeBlock98050_18.\tm35' using process `\codeBlock98050_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_3_18_10_64_2048_1_16_1.v:2044$36'.
  created $dff cell `$procdff$2769' with positive edge clock.
Creating register for signal `\codeBlock98050_18.\tm38' using process `\codeBlock98050_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_3_18_10_64_2048_1_16_1.v:2044$36'.
  created $dff cell `$procdff$2770' with positive edge clock.
Creating register for signal `\codeBlock98050_18.\tm41' using process `\codeBlock98050_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_3_18_10_64_2048_1_16_1.v:2044$36'.
  created $dff cell `$procdff$2771' with positive edge clock.
Creating register for signal `\codeBlock98050_18.\tm44' using process `\codeBlock98050_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_3_18_10_64_2048_1_16_1.v:2044$36'.
  created $dff cell `$procdff$2772' with positive edge clock.
Creating register for signal `\codeBlock98050_18.\tm47' using process `\codeBlock98050_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_3_18_10_64_2048_1_16_1.v:2044$36'.
  created $dff cell `$procdff$2773' with positive edge clock.
Creating register for signal `\codeBlock98050_18.\tm50' using process `\codeBlock98050_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_3_18_10_64_2048_1_16_1.v:2044$36'.
  created $dff cell `$procdff$2774' with positive edge clock.
Creating register for signal `\codeBlock98050_18.\tm53' using process `\codeBlock98050_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_3_18_10_64_2048_1_16_1.v:2044$36'.
  created $dff cell `$procdff$2775' with positive edge clock.
Creating register for signal `\codeBlock98050_18.\tm56' using process `\codeBlock98050_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_3_18_10_64_2048_1_16_1.v:2044$36'.
  created $dff cell `$procdff$2776' with positive edge clock.
Creating register for signal `\codeBlock98050_18.\tm59' using process `\codeBlock98050_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_3_18_10_64_2048_1_16_1.v:2044$36'.
  created $dff cell `$procdff$2777' with positive edge clock.
Creating register for signal `\codeBlock98050_18.\tm62' using process `\codeBlock98050_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_3_18_10_64_2048_1_16_1.v:2044$36'.
  created $dff cell `$procdff$2778' with positive edge clock.
Creating register for signal `\codeBlock98050_18.\tm65' using process `\codeBlock98050_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_3_18_10_64_2048_1_16_1.v:2044$36'.
  created $dff cell `$procdff$2779' with positive edge clock.
Creating register for signal `\codeBlock98050_18.\tm68' using process `\codeBlock98050_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_3_18_10_64_2048_1_16_1.v:2044$36'.
  created $dff cell `$procdff$2780' with positive edge clock.
Creating register for signal `\codeBlock98050_18.\tm71' using process `\codeBlock98050_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_3_18_10_64_2048_1_16_1.v:2044$36'.
  created $dff cell `$procdff$2781' with positive edge clock.
Creating register for signal `\shiftRegFIFO_2_1.\mem_0' using process `\shiftRegFIFO_2_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_3_18_10_64_2048_1_16_1.v:1571$26'.
  created $dff cell `$procdff$2782' with positive edge clock.
Creating register for signal `\shiftRegFIFO_2_1.\mem_1' using process `\shiftRegFIFO_2_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_3_18_10_64_2048_1_16_1.v:1571$26'.
  created $dff cell `$procdff$2783' with positive edge clock.
Creating register for signal `\addfxp_18_1.\res_0' using process `\addfxp_18_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_3_18_10_64_2048_1_16_1.v:1555$24'.
  created $dff cell `$procdff$2784' with positive edge clock.
Creating register for signal `\subfxp_18_1.\res_0' using process `\subfxp_18_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_3_18_10_64_2048_1_16_1.v:1540$22'.
  created $dff cell `$procdff$2785' with positive edge clock.
Creating register for signal `\codeBlock99168_18.\next' using process `\codeBlock99168_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_3_18_10_64_2048_1_16_1.v:1489$20'.
  created $dff cell `$procdff$2786' with positive edge clock.
Creating register for signal `\codeBlock99168_18.\X0' using process `\codeBlock99168_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_3_18_10_64_2048_1_16_1.v:1489$20'.
  created $dff cell `$procdff$2787' with positive edge clock.
Creating register for signal `\codeBlock99168_18.\X1' using process `\codeBlock99168_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_3_18_10_64_2048_1_16_1.v:1489$20'.
  created $dff cell `$procdff$2788' with positive edge clock.
Creating register for signal `\codeBlock99168_18.\X2' using process `\codeBlock99168_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_3_18_10_64_2048_1_16_1.v:1489$20'.
  created $dff cell `$procdff$2789' with positive edge clock.
Creating register for signal `\codeBlock99168_18.\X3' using process `\codeBlock99168_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_3_18_10_64_2048_1_16_1.v:1489$20'.
  created $dff cell `$procdff$2790' with positive edge clock.
Creating register for signal `\codeBlock99168_18.\X4' using process `\codeBlock99168_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_3_18_10_64_2048_1_16_1.v:1489$20'.
  created $dff cell `$procdff$2791' with positive edge clock.
Creating register for signal `\codeBlock99168_18.\X5' using process `\codeBlock99168_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_3_18_10_64_2048_1_16_1.v:1489$20'.
  created $dff cell `$procdff$2792' with positive edge clock.
Creating register for signal `\codeBlock99168_18.\X6' using process `\codeBlock99168_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_3_18_10_64_2048_1_16_1.v:1489$20'.
  created $dff cell `$procdff$2793' with positive edge clock.
Creating register for signal `\codeBlock99168_18.\X7' using process `\codeBlock99168_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_3_18_10_64_2048_1_16_1.v:1489$20'.
  created $dff cell `$procdff$2794' with positive edge clock.
Creating register for signal `\codeBlock99168_18.\X8' using process `\codeBlock99168_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_3_18_10_64_2048_1_16_1.v:1489$20'.
  created $dff cell `$procdff$2795' with positive edge clock.
Creating register for signal `\codeBlock99168_18.\X9' using process `\codeBlock99168_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_3_18_10_64_2048_1_16_1.v:1489$20'.
  created $dff cell `$procdff$2796' with positive edge clock.
Creating register for signal `\codeBlock99168_18.\X10' using process `\codeBlock99168_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_3_18_10_64_2048_1_16_1.v:1489$20'.
  created $dff cell `$procdff$2797' with positive edge clock.
Creating register for signal `\codeBlock99168_18.\X11' using process `\codeBlock99168_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_3_18_10_64_2048_1_16_1.v:1489$20'.
  created $dff cell `$procdff$2798' with positive edge clock.
Creating register for signal `\codeBlock99168_18.\X12' using process `\codeBlock99168_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_3_18_10_64_2048_1_16_1.v:1489$20'.
  created $dff cell `$procdff$2799' with positive edge clock.
Creating register for signal `\codeBlock99168_18.\X13' using process `\codeBlock99168_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_3_18_10_64_2048_1_16_1.v:1489$20'.
  created $dff cell `$procdff$2800' with positive edge clock.
Creating register for signal `\codeBlock99168_18.\X14' using process `\codeBlock99168_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_3_18_10_64_2048_1_16_1.v:1489$20'.
  created $dff cell `$procdff$2801' with positive edge clock.
Creating register for signal `\codeBlock99168_18.\X15' using process `\codeBlock99168_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_3_18_10_64_2048_1_16_1.v:1489$20'.
  created $dff cell `$procdff$2802' with positive edge clock.
Creating register for signal `\codeBlock99168_18.\X16' using process `\codeBlock99168_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_3_18_10_64_2048_1_16_1.v:1489$20'.
  created $dff cell `$procdff$2803' with positive edge clock.
Creating register for signal `\codeBlock99168_18.\X17' using process `\codeBlock99168_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_3_18_10_64_2048_1_16_1.v:1489$20'.
  created $dff cell `$procdff$2804' with positive edge clock.
Creating register for signal `\codeBlock99168_18.\X18' using process `\codeBlock99168_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_3_18_10_64_2048_1_16_1.v:1489$20'.
  created $dff cell `$procdff$2805' with positive edge clock.
Creating register for signal `\codeBlock99168_18.\X19' using process `\codeBlock99168_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_3_18_10_64_2048_1_16_1.v:1489$20'.
  created $dff cell `$procdff$2806' with positive edge clock.
Creating register for signal `\codeBlock99168_18.\X20' using process `\codeBlock99168_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_3_18_10_64_2048_1_16_1.v:1489$20'.
  created $dff cell `$procdff$2807' with positive edge clock.
Creating register for signal `\codeBlock99168_18.\X21' using process `\codeBlock99168_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_3_18_10_64_2048_1_16_1.v:1489$20'.
  created $dff cell `$procdff$2808' with positive edge clock.
Creating register for signal `\codeBlock99168_18.\X22' using process `\codeBlock99168_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_3_18_10_64_2048_1_16_1.v:1489$20'.
  created $dff cell `$procdff$2809' with positive edge clock.
Creating register for signal `\codeBlock99168_18.\X23' using process `\codeBlock99168_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_3_18_10_64_2048_1_16_1.v:1489$20'.
  created $dff cell `$procdff$2810' with positive edge clock.
Creating register for signal `\codeBlock99168_18.\X24' using process `\codeBlock99168_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_3_18_10_64_2048_1_16_1.v:1489$20'.
  created $dff cell `$procdff$2811' with positive edge clock.
Creating register for signal `\codeBlock99168_18.\X25' using process `\codeBlock99168_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_3_18_10_64_2048_1_16_1.v:1489$20'.
  created $dff cell `$procdff$2812' with positive edge clock.
Creating register for signal `\codeBlock99168_18.\X26' using process `\codeBlock99168_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_3_18_10_64_2048_1_16_1.v:1489$20'.
  created $dff cell `$procdff$2813' with positive edge clock.
Creating register for signal `\codeBlock99168_18.\X27' using process `\codeBlock99168_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_3_18_10_64_2048_1_16_1.v:1489$20'.
  created $dff cell `$procdff$2814' with positive edge clock.
Creating register for signal `\codeBlock99168_18.\X28' using process `\codeBlock99168_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_3_18_10_64_2048_1_16_1.v:1489$20'.
  created $dff cell `$procdff$2815' with positive edge clock.
Creating register for signal `\codeBlock99168_18.\X29' using process `\codeBlock99168_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_3_18_10_64_2048_1_16_1.v:1489$20'.
  created $dff cell `$procdff$2816' with positive edge clock.
Creating register for signal `\codeBlock99168_18.\X30' using process `\codeBlock99168_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_3_18_10_64_2048_1_16_1.v:1489$20'.
  created $dff cell `$procdff$2817' with positive edge clock.
Creating register for signal `\codeBlock99168_18.\X31' using process `\codeBlock99168_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_3_18_10_64_2048_1_16_1.v:1489$20'.
  created $dff cell `$procdff$2818' with positive edge clock.
Creating register for signal `\multiple_c_matrix_vec_mult_and_sum_18_10_16_1_1_64.\idft_out_valid' using process `\multiple_c_matrix_vec_mult_and_sum_18_10_16_1_1_64.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_3_18_10_64_2048_1_16_1.v:711$2'.
  created $dff cell `$procdff$2819' with positive edge clock.
Creating register for signal `\multiple_c_matrix_vec_mult_and_sum_18_10_16_1_1_64.\reg_Y_0_0' using process `\multiple_c_matrix_vec_mult_and_sum_18_10_16_1_1_64.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_3_18_10_64_2048_1_16_1.v:711$2'.
  created $dff cell `$procdff$2820' with positive edge clock.
Creating register for signal `\multiple_c_matrix_vec_mult_and_sum_18_10_16_1_1_64.\reg_Y_0_1' using process `\multiple_c_matrix_vec_mult_and_sum_18_10_16_1_1_64.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_3_18_10_64_2048_1_16_1.v:711$2'.
  created $dff cell `$procdff$2821' with positive edge clock.
Creating register for signal `\multiple_c_matrix_vec_mult_and_sum_18_10_16_1_1_64.\reg_Y_0_2' using process `\multiple_c_matrix_vec_mult_and_sum_18_10_16_1_1_64.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_3_18_10_64_2048_1_16_1.v:711$2'.
  created $dff cell `$procdff$2822' with positive edge clock.
Creating register for signal `\multiple_c_matrix_vec_mult_and_sum_18_10_16_1_1_64.\reg_Y_0_3' using process `\multiple_c_matrix_vec_mult_and_sum_18_10_16_1_1_64.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_3_18_10_64_2048_1_16_1.v:711$2'.
  created $dff cell `$procdff$2823' with positive edge clock.
Creating register for signal `\multiple_c_matrix_vec_mult_and_sum_18_10_16_1_1_64.\reg_Y_0_4' using process `\multiple_c_matrix_vec_mult_and_sum_18_10_16_1_1_64.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_3_18_10_64_2048_1_16_1.v:711$2'.
  created $dff cell `$procdff$2824' with positive edge clock.
Creating register for signal `\multiple_c_matrix_vec_mult_and_sum_18_10_16_1_1_64.\reg_Y_0_5' using process `\multiple_c_matrix_vec_mult_and_sum_18_10_16_1_1_64.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_3_18_10_64_2048_1_16_1.v:711$2'.
  created $dff cell `$procdff$2825' with positive edge clock.
Creating register for signal `\multiple_c_matrix_vec_mult_and_sum_18_10_16_1_1_64.\reg_Y_0_6' using process `\multiple_c_matrix_vec_mult_and_sum_18_10_16_1_1_64.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_3_18_10_64_2048_1_16_1.v:711$2'.
  created $dff cell `$procdff$2826' with positive edge clock.
Creating register for signal `\multiple_c_matrix_vec_mult_and_sum_18_10_16_1_1_64.\reg_Y_0_7' using process `\multiple_c_matrix_vec_mult_and_sum_18_10_16_1_1_64.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_3_18_10_64_2048_1_16_1.v:711$2'.
  created $dff cell `$procdff$2827' with positive edge clock.
Creating register for signal `\multiple_c_matrix_vec_mult_and_sum_18_10_16_1_1_64.\reg_Y_0_8' using process `\multiple_c_matrix_vec_mult_and_sum_18_10_16_1_1_64.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_3_18_10_64_2048_1_16_1.v:711$2'.
  created $dff cell `$procdff$2828' with positive edge clock.
Creating register for signal `\multiple_c_matrix_vec_mult_and_sum_18_10_16_1_1_64.\reg_Y_0_9' using process `\multiple_c_matrix_vec_mult_and_sum_18_10_16_1_1_64.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_3_18_10_64_2048_1_16_1.v:711$2'.
  created $dff cell `$procdff$2829' with positive edge clock.
Creating register for signal `\multiple_c_matrix_vec_mult_and_sum_18_10_16_1_1_64.\reg_Y_0_10' using process `\multiple_c_matrix_vec_mult_and_sum_18_10_16_1_1_64.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_3_18_10_64_2048_1_16_1.v:711$2'.
  created $dff cell `$procdff$2830' with positive edge clock.
Creating register for signal `\multiple_c_matrix_vec_mult_and_sum_18_10_16_1_1_64.\reg_Y_0_11' using process `\multiple_c_matrix_vec_mult_and_sum_18_10_16_1_1_64.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_3_18_10_64_2048_1_16_1.v:711$2'.
  created $dff cell `$procdff$2831' with positive edge clock.
Creating register for signal `\multiple_c_matrix_vec_mult_and_sum_18_10_16_1_1_64.\reg_Y_0_12' using process `\multiple_c_matrix_vec_mult_and_sum_18_10_16_1_1_64.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_3_18_10_64_2048_1_16_1.v:711$2'.
  created $dff cell `$procdff$2832' with positive edge clock.
Creating register for signal `\multiple_c_matrix_vec_mult_and_sum_18_10_16_1_1_64.\reg_Y_0_13' using process `\multiple_c_matrix_vec_mult_and_sum_18_10_16_1_1_64.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_3_18_10_64_2048_1_16_1.v:711$2'.
  created $dff cell `$procdff$2833' with positive edge clock.
Creating register for signal `\multiple_c_matrix_vec_mult_and_sum_18_10_16_1_1_64.\reg_Y_0_14' using process `\multiple_c_matrix_vec_mult_and_sum_18_10_16_1_1_64.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_3_18_10_64_2048_1_16_1.v:711$2'.
  created $dff cell `$procdff$2834' with positive edge clock.
Creating register for signal `\multiple_c_matrix_vec_mult_and_sum_18_10_16_1_1_64.\reg_Y_0_15' using process `\multiple_c_matrix_vec_mult_and_sum_18_10_16_1_1_64.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_3_18_10_64_2048_1_16_1.v:711$2'.
  created $dff cell `$procdff$2835' with positive edge clock.
Creating register for signal `\multiple_c_matrix_vec_mult_and_sum_18_10_16_1_1_64.\reg_o_valid' using process `\multiple_c_matrix_vec_mult_and_sum_18_10_16_1_1_64.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_3_18_10_64_2048_1_16_1.v:711$2'.
  created $dff cell `$procdff$2836' with positive edge clock.
Creating register for signal `\C_LSTM_stage_3_18_10_64_2048_1_16_1.\reg_i_ready' using process `\C_LSTM_stage_3_18_10_64_2048_1_16_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_3_18_10_64_2048_1_16_1.v:212$1'.
  created $dff cell `$procdff$2837' with positive edge clock.

3.9. Executing PROC_MEMWR pass (convert process memory writes to cells).

3.10. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Found and cleaned up 3 empty switches in `\counter_63_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_3_18_10_64_2048_1_16_1.v:6150$188'.
Removing empty process `counter_63_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_3_18_10_64_2048_1_16_1.v:6150$188'.
Found and cleaned up 2 empty switches in `\shift_register_unit_18_3.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_3_18_10_64_2048_1_16_1.v:5960$187'.
Removing empty process `shift_register_unit_18_3.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_3_18_10_64_2048_1_16_1.v:5960$187'.
Found and cleaned up 3 empty switches in `\counter_31_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_3_18_10_64_2048_1_16_1.v:5936$183'.
Removing empty process `counter_31_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_3_18_10_64_2048_1_16_1.v:5936$183'.
Removing empty process `weight_buffer_18_9_1_64_2048_Wym_real_half_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_3_18_10_64_2048_1_16_1.v:5897$181'.
Found and cleaned up 1 empty switch in `$paramod$d00916e4dfc2c0e171972116a153dab27e988efb\single_port_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_3_18_10_64_2048_1_16_1.v:5869$193'.
Removing empty process `$paramod$d00916e4dfc2c0e171972116a153dab27e988efb\single_port_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_3_18_10_64_2048_1_16_1.v:5869$193'.
Removing empty process `weight_buffer_18_9_1_64_2048_Wym_imag_half_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_3_18_10_64_2048_1_16_1.v:5819$170'.
Removing empty process `stage3_parameter_buffer_18_1_16_64_2048.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_3_18_10_64_2048_1_16_1.v:5769$167'.
Found and cleaned up 2 empty switches in `\shift_register_unit_18_10.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_3_18_10_64_2048_1_16_1.v:5697$164'.
Removing empty process `shift_register_unit_18_10.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_3_18_10_64_2048_1_16_1.v:5697$164'.
Found and cleaned up 1 empty switch in `\codeBlock88206_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_3_18_10_64_2048_1_16_1.v:5493$159'.
Removing empty process `codeBlock88206_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_3_18_10_64_2048_1_16_1.v:5493$159'.
Found and cleaned up 1 empty switch in `\codeBlock89324_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_3_18_10_64_2048_1_16_1.v:4990$148'.
Removing empty process `codeBlock89324_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_3_18_10_64_2048_1_16_1.v:4990$148'.
Found and cleaned up 2 empty switches in `\dsp_signed_mult_18x18_unit_18_18_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_3_18_10_64_2048_1_16_1.v:4258$147'.
Removing empty process `dsp_signed_mult_18x18_unit_18_18_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_3_18_10_64_2048_1_16_1.v:4258$147'.
Found and cleaned up 2 empty switches in `\dsp_signed_mult_18x18_unit_18_18_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_3_18_10_64_2048_1_16_1.v:4237$144'.
Removing empty process `dsp_signed_mult_18x18_unit_18_18_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_3_18_10_64_2048_1_16_1.v:4237$144'.
Found and cleaned up 2 empty switches in `\fp_rounding_unit_1_37_10.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_3_18_10_64_2048_1_16_1.v:4198$140'.
Removing empty process `fp_rounding_unit_1_37_10.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_3_18_10_64_2048_1_16_1.v:4198$140'.
Found and cleaned up 1 empty switch in `\fp_rounding_unit_1_37_10.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_3_18_10_64_2048_1_16_1.v:4188$139'.
Removing empty process `fp_rounding_unit_1_37_10.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_3_18_10_64_2048_1_16_1.v:4188$139'.
Found and cleaned up 2 empty switches in `\elementwise_mult_core_18_1810_9_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_3_18_10_64_2048_1_16_1.v:4114$137'.
Removing empty process `elementwise_mult_core_18_1810_9_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_3_18_10_64_2048_1_16_1.v:4114$137'.
Found and cleaned up 2 empty switches in `\elementwise_sub_core_18_18_9.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_3_18_10_64_2048_1_16_1.v:3771$126'.
Removing empty process `elementwise_sub_core_18_18_9.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_3_18_10_64_2048_1_16_1.v:3771$126'.
Found and cleaned up 2 empty switches in `\elementwise_add_core_18_18_9.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_3_18_10_64_2048_1_16_1.v:3626$115'.
Removing empty process `elementwise_add_core_18_18_9.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_3_18_10_64_2048_1_16_1.v:3626$115'.
Found and cleaned up 2 empty switches in `\c_matrix_vec_mult_core_18_10_16_1_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_3_18_10_64_2048_1_16_1.v:3344$103'.
Removing empty process `c_matrix_vec_mult_core_18_10_16_1_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_3_18_10_64_2048_1_16_1.v:3344$103'.
Found and cleaned up 5 empty switches in `\sum_complex_vector_unit_18_18_16_64.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_3_18_10_64_2048_1_16_1.v:2532$47'.
Removing empty process `sum_complex_vector_unit_18_18_16_64.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_3_18_10_64_2048_1_16_1.v:2532$47'.
Found and cleaned up 2 empty switches in `\shift_register_unit_18_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_3_18_10_64_2048_1_16_1.v:2412$46'.
Removing empty process `shift_register_unit_18_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_3_18_10_64_2048_1_16_1.v:2412$46'.
Found and cleaned up 1 empty switch in `\shiftRegFIFO_5_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_3_18_10_64_2048_1_16_1.v:2219$45'.
Removing empty process `shiftRegFIFO_5_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_3_18_10_64_2048_1_16_1.v:2219$45'.
Found and cleaned up 2 empty switches in `\dsp_signed_mult_18x18_unit_18_36_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_3_18_10_64_2048_1_16_1.v:2191$44'.
Removing empty process `dsp_signed_mult_18x18_unit_18_36_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_3_18_10_64_2048_1_16_1.v:2191$44'.
Removing empty process `dsp_signed_mult_18x18_unit_18_36_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_3_18_10_64_2048_1_16_1.v:2184$41'.
Found and cleaned up 1 empty switch in `\codeBlock98050_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_3_18_10_64_2048_1_16_1.v:2044$36'.
Removing empty process `codeBlock98050_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_3_18_10_64_2048_1_16_1.v:2044$36'.
Found and cleaned up 1 empty switch in `\shiftRegFIFO_2_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_3_18_10_64_2048_1_16_1.v:1571$26'.
Removing empty process `shiftRegFIFO_2_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_3_18_10_64_2048_1_16_1.v:1571$26'.
Removing empty process `addfxp_18_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_3_18_10_64_2048_1_16_1.v:1555$24'.
Removing empty process `subfxp_18_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_3_18_10_64_2048_1_16_1.v:1540$22'.
Found and cleaned up 1 empty switch in `\codeBlock99168_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_3_18_10_64_2048_1_16_1.v:1489$20'.
Removing empty process `codeBlock99168_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_3_18_10_64_2048_1_16_1.v:1489$20'.
Found and cleaned up 2 empty switches in `\multiple_c_matrix_vec_mult_and_sum_18_10_16_1_1_64.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_3_18_10_64_2048_1_16_1.v:711$2'.
Removing empty process `multiple_c_matrix_vec_mult_and_sum_18_10_16_1_1_64.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_3_18_10_64_2048_1_16_1.v:711$2'.
Found and cleaned up 1 empty switch in `\C_LSTM_stage_3_18_10_64_2048_1_16_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_3_18_10_64_2048_1_16_1.v:212$1'.
Removing empty process `C_LSTM_stage_3_18_10_64_2048_1_16_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_3_18_10_64_2048_1_16_1.v:212$1'.
Cleaned up 44 empty switches.

3.11. Executing OPT_EXPR pass (perform const folding).
Optimizing module counter_63_1.
Optimizing module shift_register_group_18_16_3.
Optimizing module shift_register_unit_18_3.
Optimizing module counter_31_1.
Optimizing module weight_buffer_18_9_1_64_2048_Wym_real_half_0.
Optimizing module $paramod$d00916e4dfc2c0e171972116a153dab27e988efb\single_port_ram.
Optimizing module weight_buffer_18_9_1_64_2048_Wym_imag_half_0.
Optimizing module stage3_parameter_buffer_18_1_16_64_2048.
Optimizing module shift_register_unit_18_10.
Optimizing module shift_register_group_18_910.
Optimizing module codeBlock88206_18.
<suppressed ~1 debug messages>
Optimizing module codeBlock89324_18.
<suppressed ~1 debug messages>
Optimizing module dft_16_top_18.
Optimizing module dsp_signed_mult_18x18_unit_18_18_1.
Optimizing module fp_rounding_unit_1_37_10.
<suppressed ~2 debug messages>
Optimizing module elementwise_mult_core_18_1810_9_1.
Optimizing module elementwise_sub_core_18_18_9.
Optimizing module elementwise_add_core_18_18_9.
Optimizing module c_matrix_vec_mult_core_18_10_16_1_1.
Optimizing module sum_complex_vector_unit_18_18_16_64.
Optimizing module shift_register_unit_18_1.
Optimizing module shift_register_group_18_16_1.
Optimizing module shiftRegFIFO_5_1.
Optimizing module dsp_signed_mult_18x18_unit_18_36_0.
Optimizing module multfix_alt_dsp_18.
Optimizing module codeBlock98050_18.
<suppressed ~1 debug messages>
Optimizing module shiftRegFIFO_2_1.
Optimizing module addfxp_18_1.
Optimizing module subfxp_18_1.
Optimizing module codeBlock99168_18.
<suppressed ~1 debug messages>
Optimizing module idft_16_top_18.
Optimizing module multiple_c_matrix_vec_mult_and_sum_18_10_16_1_1_64.
<suppressed ~16 debug messages>
Optimizing module C_LSTM_stage_3_18_10_64_2048_1_16_1.

4. Executing OPT pass (performing simple optimizations).

4.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module counter_63_1.
Optimizing module shift_register_group_18_16_3.
Optimizing module shift_register_unit_18_3.
Optimizing module counter_31_1.
Optimizing module weight_buffer_18_9_1_64_2048_Wym_real_half_0.
Optimizing module $paramod$d00916e4dfc2c0e171972116a153dab27e988efb\single_port_ram.
Optimizing module weight_buffer_18_9_1_64_2048_Wym_imag_half_0.
Optimizing module stage3_parameter_buffer_18_1_16_64_2048.
<suppressed ~2 debug messages>
Optimizing module shift_register_unit_18_10.
Optimizing module shift_register_group_18_910.
Optimizing module codeBlock88206_18.
Optimizing module codeBlock89324_18.
Optimizing module dft_16_top_18.
Optimizing module dsp_signed_mult_18x18_unit_18_18_1.
Optimizing module fp_rounding_unit_1_37_10.
Optimizing module elementwise_mult_core_18_1810_9_1.
Optimizing module elementwise_sub_core_18_18_9.
Optimizing module elementwise_add_core_18_18_9.
Optimizing module c_matrix_vec_mult_core_18_10_16_1_1.
Optimizing module sum_complex_vector_unit_18_18_16_64.
Optimizing module shift_register_unit_18_1.
Optimizing module shift_register_group_18_16_1.
Optimizing module shiftRegFIFO_5_1.
Optimizing module dsp_signed_mult_18x18_unit_18_36_0.
Optimizing module multfix_alt_dsp_18.
Optimizing module codeBlock98050_18.
Optimizing module shiftRegFIFO_2_1.
Optimizing module addfxp_18_1.
Optimizing module subfxp_18_1.
Optimizing module codeBlock99168_18.
Optimizing module idft_16_top_18.
Optimizing module multiple_c_matrix_vec_mult_and_sum_18_10_16_1_1_64.
Optimizing module C_LSTM_stage_3_18_10_64_2048_1_16_1.

4.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\counter_63_1'.
<suppressed ~3 debug messages>
Finding identical cells in module `\shift_register_group_18_16_3'.
Finding identical cells in module `\shift_register_unit_18_3'.
Finding identical cells in module `\counter_31_1'.
<suppressed ~3 debug messages>
Finding identical cells in module `\weight_buffer_18_9_1_64_2048_Wym_real_half_0'.
Finding identical cells in module `$paramod$d00916e4dfc2c0e171972116a153dab27e988efb\single_port_ram'.
Finding identical cells in module `\weight_buffer_18_9_1_64_2048_Wym_imag_half_0'.
Finding identical cells in module `\stage3_parameter_buffer_18_1_16_64_2048'.
Finding identical cells in module `\shift_register_unit_18_10'.
Finding identical cells in module `\shift_register_group_18_910'.
Finding identical cells in module `\codeBlock88206_18'.
Finding identical cells in module `\codeBlock89324_18'.
Finding identical cells in module `\dft_16_top_18'.
Finding identical cells in module `\dsp_signed_mult_18x18_unit_18_18_1'.
Finding identical cells in module `\fp_rounding_unit_1_37_10'.
Finding identical cells in module `\elementwise_mult_core_18_1810_9_1'.
Finding identical cells in module `\elementwise_sub_core_18_18_9'.
Finding identical cells in module `\elementwise_add_core_18_18_9'.
Finding identical cells in module `\c_matrix_vec_mult_core_18_10_16_1_1'.
Finding identical cells in module `\sum_complex_vector_unit_18_18_16_64'.
<suppressed ~6 debug messages>
Finding identical cells in module `\shift_register_unit_18_1'.
Finding identical cells in module `\shift_register_group_18_16_1'.
Finding identical cells in module `\shiftRegFIFO_5_1'.
Finding identical cells in module `\dsp_signed_mult_18x18_unit_18_36_0'.
Finding identical cells in module `\multfix_alt_dsp_18'.
Finding identical cells in module `\codeBlock98050_18'.
Finding identical cells in module `\shiftRegFIFO_2_1'.
Finding identical cells in module `\addfxp_18_1'.
Finding identical cells in module `\subfxp_18_1'.
Finding identical cells in module `\codeBlock99168_18'.
Finding identical cells in module `\idft_16_top_18'.
Finding identical cells in module `\multiple_c_matrix_vec_mult_and_sum_18_10_16_1_1_64'.
Finding identical cells in module `\C_LSTM_stage_3_18_10_64_2048_1_16_1'.
Removed a total of 4 cells.

4.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \counter_63_1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \shift_register_group_18_16_3..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \shift_register_unit_18_3..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \counter_31_1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \weight_buffer_18_9_1_64_2048_Wym_real_half_0..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod$d00916e4dfc2c0e171972116a153dab27e988efb\single_port_ram..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \weight_buffer_18_9_1_64_2048_Wym_imag_half_0..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \stage3_parameter_buffer_18_1_16_64_2048..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \shift_register_unit_18_10..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \shift_register_group_18_910..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \codeBlock88206_18..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \codeBlock89324_18..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \dft_16_top_18..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \dsp_signed_mult_18x18_unit_18_18_1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \fp_rounding_unit_1_37_10..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \elementwise_mult_core_18_1810_9_1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \elementwise_sub_core_18_18_9..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \elementwise_add_core_18_18_9..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \c_matrix_vec_mult_core_18_10_16_1_1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \sum_complex_vector_unit_18_18_16_64..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \shift_register_unit_18_1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \shift_register_group_18_16_1..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \shiftRegFIFO_5_1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \dsp_signed_mult_18x18_unit_18_36_0..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \multfix_alt_dsp_18..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \codeBlock98050_18..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \shiftRegFIFO_2_1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \addfxp_18_1..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \subfxp_18_1..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \codeBlock99168_18..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \idft_16_top_18..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \multiple_c_matrix_vec_mult_and_sum_18_10_16_1_1_64..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \C_LSTM_stage_3_18_10_64_2048_1_16_1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~489 debug messages>

4.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \counter_63_1.
  Optimizing cells in module \shift_register_group_18_16_3.
  Optimizing cells in module \shift_register_unit_18_3.
  Optimizing cells in module \counter_31_1.
  Optimizing cells in module \weight_buffer_18_9_1_64_2048_Wym_real_half_0.
  Optimizing cells in module $paramod$d00916e4dfc2c0e171972116a153dab27e988efb\single_port_ram.
    Consolidated identical input bits for $mux cell $procmux$234:
      Old ports: A=162'000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000, B=162'111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111, Y=$procmux$234_Y
      New ports: A=1'0, B=1'1, Y=$procmux$234_Y [0]
      New connections: $procmux$234_Y [161:1] = { $procmux$234_Y [0] $procmux$234_Y [0] $procmux$234_Y [0] $procmux$234_Y [0] $procmux$234_Y [0] $procmux$234_Y [0] $procmux$234_Y [0] $procmux$234_Y [0] $procmux$234_Y [0] $procmux$234_Y [0] $procmux$234_Y [0] $procmux$234_Y [0] $procmux$234_Y [0] $procmux$234_Y [0] $procmux$234_Y [0] $procmux$234_Y [0] $procmux$234_Y [0] $procmux$234_Y [0] $procmux$234_Y [0] $procmux$234_Y [0] $procmux$234_Y [0] $procmux$234_Y [0] $procmux$234_Y [0] $procmux$234_Y [0] $procmux$234_Y [0] $procmux$234_Y [0] $procmux$234_Y [0] $procmux$234_Y [0] $procmux$234_Y [0] $procmux$234_Y [0] $procmux$234_Y [0] $procmux$234_Y [0] $procmux$234_Y [0] $procmux$234_Y [0] $procmux$234_Y [0] $procmux$234_Y [0] $procmux$234_Y [0] $procmux$234_Y [0] $procmux$234_Y [0] $procmux$234_Y [0] $procmux$234_Y [0] $procmux$234_Y [0] $procmux$234_Y [0] $procmux$234_Y [0] $procmux$234_Y [0] $procmux$234_Y [0] $procmux$234_Y [0] $procmux$234_Y [0] $procmux$234_Y [0] $procmux$234_Y [0] $procmux$234_Y [0] $procmux$234_Y [0] $procmux$234_Y [0] $procmux$234_Y [0] $procmux$234_Y [0] $procmux$234_Y [0] $procmux$234_Y [0] $procmux$234_Y [0] $procmux$234_Y [0] $procmux$234_Y [0] $procmux$234_Y [0] $procmux$234_Y [0] $procmux$234_Y [0] $procmux$234_Y [0] $procmux$234_Y [0] $procmux$234_Y [0] $procmux$234_Y [0] $procmux$234_Y [0] $procmux$234_Y [0] $procmux$234_Y [0] $procmux$234_Y [0] $procmux$234_Y [0] $procmux$234_Y [0] $procmux$234_Y [0] $procmux$234_Y [0] $procmux$234_Y [0] $procmux$234_Y [0] $procmux$234_Y [0] $procmux$234_Y [0] $procmux$234_Y [0] $procmux$234_Y [0] $procmux$234_Y [0] $procmux$234_Y [0] $procmux$234_Y [0] $procmux$234_Y [0] $procmux$234_Y [0] $procmux$234_Y [0] $procmux$234_Y [0] $procmux$234_Y [0] $procmux$234_Y [0] $procmux$234_Y [0] $procmux$234_Y [0] $procmux$234_Y [0] $procmux$234_Y [0] $procmux$234_Y [0] $procmux$234_Y [0] $procmux$234_Y [0] $procmux$234_Y [0] $procmux$234_Y [0] $procmux$234_Y [0] $procmux$234_Y [0] $procmux$234_Y [0] $procmux$234_Y [0] $procmux$234_Y [0] $procmux$234_Y [0] $procmux$234_Y [0] $procmux$234_Y [0] $procmux$234_Y [0] $procmux$234_Y [0] $procmux$234_Y [0] $procmux$234_Y [0] $procmux$234_Y [0] $procmux$234_Y [0] $procmux$234_Y [0] $procmux$234_Y [0] $procmux$234_Y [0] $procmux$234_Y [0] $procmux$234_Y [0] $procmux$234_Y [0] $procmux$234_Y [0] $procmux$234_Y [0] $procmux$234_Y [0] $procmux$234_Y [0] $procmux$234_Y [0] $procmux$234_Y [0] $procmux$234_Y [0] $procmux$234_Y [0] $procmux$234_Y [0] $procmux$234_Y [0] $procmux$234_Y [0] $procmux$234_Y [0] $procmux$234_Y [0] $procmux$234_Y [0] $procmux$234_Y [0] $procmux$234_Y [0] $procmux$234_Y [0] $procmux$234_Y [0] $procmux$234_Y [0] $procmux$234_Y [0] $procmux$234_Y [0] $procmux$234_Y [0] $procmux$234_Y [0] $procmux$234_Y [0] $procmux$234_Y [0] $procmux$234_Y [0] $procmux$234_Y [0] $procmux$234_Y [0] $procmux$234_Y [0] $procmux$234_Y [0] $procmux$234_Y [0] $procmux$234_Y [0] $procmux$234_Y [0] $procmux$234_Y [0] $procmux$234_Y [0] $procmux$234_Y [0] $procmux$234_Y [0] $procmux$234_Y [0] $procmux$234_Y [0] $procmux$234_Y [0] $procmux$234_Y [0] $procmux$234_Y [0] }
  Optimizing cells in module $paramod$d00916e4dfc2c0e171972116a153dab27e988efb\single_port_ram.
  Optimizing cells in module \weight_buffer_18_9_1_64_2048_Wym_imag_half_0.
  Optimizing cells in module \stage3_parameter_buffer_18_1_16_64_2048.
  Optimizing cells in module \shift_register_unit_18_10.
  Optimizing cells in module \shift_register_group_18_910.
  Optimizing cells in module \codeBlock88206_18.
  Optimizing cells in module \codeBlock89324_18.
  Optimizing cells in module \dft_16_top_18.
  Optimizing cells in module \dsp_signed_mult_18x18_unit_18_18_1.
  Optimizing cells in module \fp_rounding_unit_1_37_10.
  Optimizing cells in module \elementwise_mult_core_18_1810_9_1.
  Optimizing cells in module \elementwise_sub_core_18_18_9.
  Optimizing cells in module \elementwise_add_core_18_18_9.
  Optimizing cells in module \c_matrix_vec_mult_core_18_10_16_1_1.
  Optimizing cells in module \sum_complex_vector_unit_18_18_16_64.
  Optimizing cells in module \shift_register_unit_18_1.
  Optimizing cells in module \shift_register_group_18_16_1.
  Optimizing cells in module \shiftRegFIFO_5_1.
  Optimizing cells in module \dsp_signed_mult_18x18_unit_18_36_0.
  Optimizing cells in module \multfix_alt_dsp_18.
  Optimizing cells in module \codeBlock98050_18.
  Optimizing cells in module \shiftRegFIFO_2_1.
  Optimizing cells in module \addfxp_18_1.
  Optimizing cells in module \subfxp_18_1.
  Optimizing cells in module \codeBlock99168_18.
  Optimizing cells in module \idft_16_top_18.
  Optimizing cells in module \multiple_c_matrix_vec_mult_and_sum_18_10_16_1_1_64.
  Optimizing cells in module \C_LSTM_stage_3_18_10_64_2048_1_16_1.
Performed a total of 1 changes.

4.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\counter_63_1'.
Finding identical cells in module `\shift_register_group_18_16_3'.
Finding identical cells in module `\shift_register_unit_18_3'.
Finding identical cells in module `\counter_31_1'.
Finding identical cells in module `\weight_buffer_18_9_1_64_2048_Wym_real_half_0'.
Finding identical cells in module `$paramod$d00916e4dfc2c0e171972116a153dab27e988efb\single_port_ram'.
Finding identical cells in module `\weight_buffer_18_9_1_64_2048_Wym_imag_half_0'.
Finding identical cells in module `\stage3_parameter_buffer_18_1_16_64_2048'.
Finding identical cells in module `\shift_register_unit_18_10'.
Finding identical cells in module `\shift_register_group_18_910'.
Finding identical cells in module `\codeBlock88206_18'.
Finding identical cells in module `\codeBlock89324_18'.
Finding identical cells in module `\dft_16_top_18'.
Finding identical cells in module `\dsp_signed_mult_18x18_unit_18_18_1'.
Finding identical cells in module `\fp_rounding_unit_1_37_10'.
Finding identical cells in module `\elementwise_mult_core_18_1810_9_1'.
Finding identical cells in module `\elementwise_sub_core_18_18_9'.
Finding identical cells in module `\elementwise_add_core_18_18_9'.
Finding identical cells in module `\c_matrix_vec_mult_core_18_10_16_1_1'.
Finding identical cells in module `\sum_complex_vector_unit_18_18_16_64'.
Finding identical cells in module `\shift_register_unit_18_1'.
Finding identical cells in module `\shift_register_group_18_16_1'.
Finding identical cells in module `\shiftRegFIFO_5_1'.
Finding identical cells in module `\dsp_signed_mult_18x18_unit_18_36_0'.
Finding identical cells in module `\multfix_alt_dsp_18'.
Finding identical cells in module `\codeBlock98050_18'.
Finding identical cells in module `\shiftRegFIFO_2_1'.
Finding identical cells in module `\addfxp_18_1'.
Finding identical cells in module `\subfxp_18_1'.
Finding identical cells in module `\codeBlock99168_18'.
Finding identical cells in module `\idft_16_top_18'.
Finding identical cells in module `\multiple_c_matrix_vec_mult_and_sum_18_10_16_1_1_64'.
Finding identical cells in module `\C_LSTM_stage_3_18_10_64_2048_1_16_1'.
Removed a total of 0 cells.

4.6. Executing OPT_DFF pass (perform DFF optimizations).
Adding SRST signal on $procdff$2341 ($dff) from module counter_63_1 (D = $procmux$205_Y, Q = \count, rval = 14'00000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2839 ($sdff) from module counter_63_1 (D = $procmux$203_Y, Q = \count).
Adding SRST signal on $procdff$2342 ($dff) from module shift_register_unit_18_3 (D = $procmux$220_Y, Q = \shift_registers_0, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2841 ($sdff) from module shift_register_unit_18_3 (D = \in, Q = \shift_registers_0).
Adding SRST signal on $procdff$2343 ($dff) from module shift_register_unit_18_3 (D = $procmux$215_Y, Q = \shift_registers_1, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2843 ($sdff) from module shift_register_unit_18_3 (D = \shift_registers_0, Q = \shift_registers_1).
Adding SRST signal on $procdff$2344 ($dff) from module shift_register_unit_18_3 (D = $procmux$210_Y, Q = \shift_registers_2, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2845 ($sdff) from module shift_register_unit_18_3 (D = \shift_registers_1, Q = \shift_registers_2).
Adding SRST signal on $procdff$2345 ($dff) from module counter_31_1 (D = $procmux$228_Y, Q = \count, rval = 14'00000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2847 ($sdff) from module counter_31_1 (D = $procmux$226_Y, Q = \count).
Setting constant 0-bit at position 0 on $procdff$2347 ($dff) from module weight_buffer_18_9_1_64_2048_Wym_real_half_0.
Setting constant 0-bit at position 1 on $procdff$2347 ($dff) from module weight_buffer_18_9_1_64_2048_Wym_real_half_0.
Setting constant 0-bit at position 2 on $procdff$2347 ($dff) from module weight_buffer_18_9_1_64_2048_Wym_real_half_0.
Setting constant 0-bit at position 3 on $procdff$2347 ($dff) from module weight_buffer_18_9_1_64_2048_Wym_real_half_0.
Setting constant 0-bit at position 4 on $procdff$2347 ($dff) from module weight_buffer_18_9_1_64_2048_Wym_real_half_0.
Setting constant 0-bit at position 5 on $procdff$2347 ($dff) from module weight_buffer_18_9_1_64_2048_Wym_real_half_0.
Setting constant 0-bit at position 6 on $procdff$2347 ($dff) from module weight_buffer_18_9_1_64_2048_Wym_real_half_0.
Setting constant 0-bit at position 7 on $procdff$2347 ($dff) from module weight_buffer_18_9_1_64_2048_Wym_real_half_0.
Setting constant 0-bit at position 8 on $procdff$2347 ($dff) from module weight_buffer_18_9_1_64_2048_Wym_real_half_0.
Setting constant 0-bit at position 9 on $procdff$2347 ($dff) from module weight_buffer_18_9_1_64_2048_Wym_real_half_0.
Setting constant 0-bit at position 10 on $procdff$2347 ($dff) from module weight_buffer_18_9_1_64_2048_Wym_real_half_0.
Adding EN signal on $procdff$2348 ($dff) from module $paramod$d00916e4dfc2c0e171972116a153dab27e988efb\single_port_ram (D = $memrd$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_3_18_10_64_2048_1_16_1.v:5874$200_DATA, Q = \out).
Setting constant 0-bit at position 0 on $procdff$2353 ($dff) from module weight_buffer_18_9_1_64_2048_Wym_imag_half_0.
Setting constant 0-bit at position 1 on $procdff$2353 ($dff) from module weight_buffer_18_9_1_64_2048_Wym_imag_half_0.
Setting constant 0-bit at position 2 on $procdff$2353 ($dff) from module weight_buffer_18_9_1_64_2048_Wym_imag_half_0.
Setting constant 0-bit at position 3 on $procdff$2353 ($dff) from module weight_buffer_18_9_1_64_2048_Wym_imag_half_0.
Setting constant 0-bit at position 4 on $procdff$2353 ($dff) from module weight_buffer_18_9_1_64_2048_Wym_imag_half_0.
Setting constant 0-bit at position 5 on $procdff$2353 ($dff) from module weight_buffer_18_9_1_64_2048_Wym_imag_half_0.
Setting constant 0-bit at position 6 on $procdff$2353 ($dff) from module weight_buffer_18_9_1_64_2048_Wym_imag_half_0.
Setting constant 0-bit at position 7 on $procdff$2353 ($dff) from module weight_buffer_18_9_1_64_2048_Wym_imag_half_0.
Setting constant 0-bit at position 8 on $procdff$2353 ($dff) from module weight_buffer_18_9_1_64_2048_Wym_imag_half_0.
Setting constant 0-bit at position 9 on $procdff$2353 ($dff) from module weight_buffer_18_9_1_64_2048_Wym_imag_half_0.
Setting constant 0-bit at position 10 on $procdff$2353 ($dff) from module weight_buffer_18_9_1_64_2048_Wym_imag_half_0.
Adding SRST signal on $procdff$2354 ($dff) from module shift_register_unit_18_10 (D = $procmux$290_Y, Q = \shift_registers_0, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2850 ($sdff) from module shift_register_unit_18_10 (D = \in, Q = \shift_registers_0).
Adding SRST signal on $procdff$2355 ($dff) from module shift_register_unit_18_10 (D = $procmux$285_Y, Q = \shift_registers_1, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2852 ($sdff) from module shift_register_unit_18_10 (D = \shift_registers_0, Q = \shift_registers_1).
Adding SRST signal on $procdff$2356 ($dff) from module shift_register_unit_18_10 (D = $procmux$280_Y, Q = \shift_registers_2, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2854 ($sdff) from module shift_register_unit_18_10 (D = \shift_registers_1, Q = \shift_registers_2).
Adding SRST signal on $procdff$2357 ($dff) from module shift_register_unit_18_10 (D = $procmux$275_Y, Q = \shift_registers_3, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2856 ($sdff) from module shift_register_unit_18_10 (D = \shift_registers_2, Q = \shift_registers_3).
Adding SRST signal on $procdff$2358 ($dff) from module shift_register_unit_18_10 (D = $procmux$270_Y, Q = \shift_registers_4, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2858 ($sdff) from module shift_register_unit_18_10 (D = \shift_registers_3, Q = \shift_registers_4).
Adding SRST signal on $procdff$2359 ($dff) from module shift_register_unit_18_10 (D = $procmux$265_Y, Q = \shift_registers_5, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2860 ($sdff) from module shift_register_unit_18_10 (D = \shift_registers_4, Q = \shift_registers_5).
Adding SRST signal on $procdff$2360 ($dff) from module shift_register_unit_18_10 (D = $procmux$260_Y, Q = \shift_registers_6, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2862 ($sdff) from module shift_register_unit_18_10 (D = \shift_registers_5, Q = \shift_registers_6).
Adding SRST signal on $procdff$2361 ($dff) from module shift_register_unit_18_10 (D = $procmux$255_Y, Q = \shift_registers_7, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2864 ($sdff) from module shift_register_unit_18_10 (D = \shift_registers_6, Q = \shift_registers_7).
Adding SRST signal on $procdff$2362 ($dff) from module shift_register_unit_18_10 (D = $procmux$250_Y, Q = \shift_registers_8, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2866 ($sdff) from module shift_register_unit_18_10 (D = \shift_registers_7, Q = \shift_registers_8).
Adding SRST signal on $procdff$2363 ($dff) from module shift_register_unit_18_10 (D = $procmux$245_Y, Q = \shift_registers_9, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2868 ($sdff) from module shift_register_unit_18_10 (D = \shift_registers_8, Q = \shift_registers_9).
Adding EN signal on $procdff$2444 ($dff) from module codeBlock88206_18 (D = \tm70, Q = \tm71).
Adding SRST signal on $procdff$2364 ($dff) from module codeBlock88206_18 (D = \next_in, Q = \next, rval = 1'0).
Adding EN signal on $procdff$2365 ($dff) from module codeBlock88206_18 (D = \X0_in, Q = \X0).
Adding EN signal on $procdff$2366 ($dff) from module codeBlock88206_18 (D = \X1_in, Q = \X1).
Adding EN signal on $procdff$2367 ($dff) from module codeBlock88206_18 (D = \X2_in, Q = \X2).
Adding EN signal on $procdff$2368 ($dff) from module codeBlock88206_18 (D = \X3_in, Q = \X3).
Adding EN signal on $procdff$2369 ($dff) from module codeBlock88206_18 (D = \X4_in, Q = \X4).
Adding EN signal on $procdff$2370 ($dff) from module codeBlock88206_18 (D = \X5_in, Q = \X5).
Adding EN signal on $procdff$2371 ($dff) from module codeBlock88206_18 (D = \X6_in, Q = \X6).
Adding EN signal on $procdff$2372 ($dff) from module codeBlock88206_18 (D = \X7_in, Q = \X7).
Adding EN signal on $procdff$2373 ($dff) from module codeBlock88206_18 (D = \X8_in, Q = \X8).
Adding EN signal on $procdff$2374 ($dff) from module codeBlock88206_18 (D = \X9_in, Q = \X9).
Adding EN signal on $procdff$2375 ($dff) from module codeBlock88206_18 (D = \X10_in, Q = \X10).
Adding EN signal on $procdff$2376 ($dff) from module codeBlock88206_18 (D = \X11_in, Q = \X11).
Adding EN signal on $procdff$2377 ($dff) from module codeBlock88206_18 (D = \X12_in, Q = \X12).
Adding EN signal on $procdff$2378 ($dff) from module codeBlock88206_18 (D = \X13_in, Q = \X13).
Adding EN signal on $procdff$2379 ($dff) from module codeBlock88206_18 (D = \X14_in, Q = \X14).
Adding EN signal on $procdff$2380 ($dff) from module codeBlock88206_18 (D = \X15_in, Q = \X15).
Adding EN signal on $procdff$2381 ($dff) from module codeBlock88206_18 (D = \X16_in, Q = \X16).
Adding EN signal on $procdff$2382 ($dff) from module codeBlock88206_18 (D = \X17_in, Q = \X17).
Adding EN signal on $procdff$2383 ($dff) from module codeBlock88206_18 (D = \X18_in, Q = \X18).
Adding EN signal on $procdff$2384 ($dff) from module codeBlock88206_18 (D = \X19_in, Q = \X19).
Adding EN signal on $procdff$2385 ($dff) from module codeBlock88206_18 (D = \X20_in, Q = \X20).
Adding EN signal on $procdff$2386 ($dff) from module codeBlock88206_18 (D = \X21_in, Q = \X21).
Adding EN signal on $procdff$2387 ($dff) from module codeBlock88206_18 (D = \X22_in, Q = \X22).
Adding EN signal on $procdff$2388 ($dff) from module codeBlock88206_18 (D = \X23_in, Q = \X23).
Adding EN signal on $procdff$2389 ($dff) from module codeBlock88206_18 (D = \X24_in, Q = \X24).
Adding EN signal on $procdff$2390 ($dff) from module codeBlock88206_18 (D = \X25_in, Q = \X25).
Adding EN signal on $procdff$2391 ($dff) from module codeBlock88206_18 (D = \X26_in, Q = \X26).
Adding EN signal on $procdff$2392 ($dff) from module codeBlock88206_18 (D = \X27_in, Q = \X27).
Adding EN signal on $procdff$2393 ($dff) from module codeBlock88206_18 (D = \X28_in, Q = \X28).
Adding EN signal on $procdff$2394 ($dff) from module codeBlock88206_18 (D = \X29_in, Q = \X29).
Adding EN signal on $procdff$2395 ($dff) from module codeBlock88206_18 (D = \X30_in, Q = \X30).
Adding EN signal on $procdff$2396 ($dff) from module codeBlock88206_18 (D = \X31_in, Q = \X31).
Adding EN signal on $procdff$2397 ($dff) from module codeBlock88206_18 (D = \t922, Q = \tm24).
Adding EN signal on $procdff$2398 ($dff) from module codeBlock88206_18 (D = \t923, Q = \tm27).
Adding EN signal on $procdff$2399 ($dff) from module codeBlock88206_18 (D = \t924, Q = \tm30).
Adding EN signal on $procdff$2400 ($dff) from module codeBlock88206_18 (D = \t925, Q = \tm33).
Adding EN signal on $procdff$2401 ($dff) from module codeBlock88206_18 (D = \t926, Q = \tm36).
Adding EN signal on $procdff$2402 ($dff) from module codeBlock88206_18 (D = \t927, Q = \tm39).
Adding EN signal on $procdff$2403 ($dff) from module codeBlock88206_18 (D = \t928, Q = \tm42).
Adding EN signal on $procdff$2404 ($dff) from module codeBlock88206_18 (D = \t929, Q = \tm45).
Adding EN signal on $procdff$2405 ($dff) from module codeBlock88206_18 (D = \t938, Q = \tm48).
Adding EN signal on $procdff$2406 ($dff) from module codeBlock88206_18 (D = \t939, Q = \tm51).
Adding EN signal on $procdff$2407 ($dff) from module codeBlock88206_18 (D = \t960, Q = \tm54).
Adding EN signal on $procdff$2408 ($dff) from module codeBlock88206_18 (D = \t961, Q = \tm57).
Adding EN signal on $procdff$2409 ($dff) from module codeBlock88206_18 (D = \t963, Q = \tm60).
Adding EN signal on $procdff$2410 ($dff) from module codeBlock88206_18 (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_3_18_10_64_2048_1_16_1.v:5543$163_Y [17:0], Q = \tm63).
Adding EN signal on $procdff$2411 ($dff) from module codeBlock88206_18 (D = \t980, Q = \tm66).
Adding EN signal on $procdff$2412 ($dff) from module codeBlock88206_18 (D = \t981, Q = \tm69).
Adding EN signal on $procdff$2413 ($dff) from module codeBlock88206_18 (D = \tm24, Q = \tm25).
Adding EN signal on $procdff$2414 ($dff) from module codeBlock88206_18 (D = \tm27, Q = \tm28).
Adding EN signal on $procdff$2415 ($dff) from module codeBlock88206_18 (D = \tm30, Q = \tm31).
Adding EN signal on $procdff$2416 ($dff) from module codeBlock88206_18 (D = \tm33, Q = \tm34).
Adding EN signal on $procdff$2417 ($dff) from module codeBlock88206_18 (D = \tm36, Q = \tm37).
Adding EN signal on $procdff$2418 ($dff) from module codeBlock88206_18 (D = \tm39, Q = \tm40).
Adding EN signal on $procdff$2419 ($dff) from module codeBlock88206_18 (D = \tm42, Q = \tm43).
Adding EN signal on $procdff$2420 ($dff) from module codeBlock88206_18 (D = \tm45, Q = \tm46).
Adding EN signal on $procdff$2421 ($dff) from module codeBlock88206_18 (D = \tm48, Q = \tm49).
Adding EN signal on $procdff$2422 ($dff) from module codeBlock88206_18 (D = \tm51, Q = \tm52).
Adding EN signal on $procdff$2423 ($dff) from module codeBlock88206_18 (D = \tm54, Q = \tm55).
Adding EN signal on $procdff$2424 ($dff) from module codeBlock88206_18 (D = \tm57, Q = \tm58).
Adding EN signal on $procdff$2425 ($dff) from module codeBlock88206_18 (D = \tm60, Q = \tm61).
Adding EN signal on $procdff$2426 ($dff) from module codeBlock88206_18 (D = \tm63, Q = \tm64).
Adding EN signal on $procdff$2427 ($dff) from module codeBlock88206_18 (D = \tm66, Q = \tm67).
Adding EN signal on $procdff$2428 ($dff) from module codeBlock88206_18 (D = \tm69, Q = \tm70).
Adding EN signal on $procdff$2429 ($dff) from module codeBlock88206_18 (D = \tm25, Q = \tm26).
Adding EN signal on $procdff$2430 ($dff) from module codeBlock88206_18 (D = \tm28, Q = \tm29).
Adding EN signal on $procdff$2431 ($dff) from module codeBlock88206_18 (D = \tm31, Q = \tm32).
Adding EN signal on $procdff$2432 ($dff) from module codeBlock88206_18 (D = \tm34, Q = \tm35).
Adding EN signal on $procdff$2433 ($dff) from module codeBlock88206_18 (D = \tm37, Q = \tm38).
Adding EN signal on $procdff$2434 ($dff) from module codeBlock88206_18 (D = \tm40, Q = \tm41).
Adding EN signal on $procdff$2435 ($dff) from module codeBlock88206_18 (D = \tm43, Q = \tm44).
Adding EN signal on $procdff$2436 ($dff) from module codeBlock88206_18 (D = \tm46, Q = \tm47).
Adding EN signal on $procdff$2437 ($dff) from module codeBlock88206_18 (D = \tm49, Q = \tm50).
Adding EN signal on $procdff$2438 ($dff) from module codeBlock88206_18 (D = \tm52, Q = \tm53).
Adding EN signal on $procdff$2439 ($dff) from module codeBlock88206_18 (D = \tm55, Q = \tm56).
Adding EN signal on $procdff$2440 ($dff) from module codeBlock88206_18 (D = \tm58, Q = \tm59).
Adding EN signal on $procdff$2441 ($dff) from module codeBlock88206_18 (D = \tm61, Q = \tm62).
Adding EN signal on $procdff$2442 ($dff) from module codeBlock88206_18 (D = \tm64, Q = \tm65).
Adding EN signal on $procdff$2443 ($dff) from module codeBlock88206_18 (D = \tm67, Q = \tm68).
Adding EN signal on $procdff$2477 ($dff) from module codeBlock89324_18 (D = \X31_in, Q = \X31).
Adding SRST signal on $procdff$2445 ($dff) from module codeBlock89324_18 (D = \next_in, Q = \next, rval = 1'0).
Adding EN signal on $procdff$2446 ($dff) from module codeBlock89324_18 (D = \X0_in, Q = \X0).
Adding EN signal on $procdff$2447 ($dff) from module codeBlock89324_18 (D = \X1_in, Q = \X1).
Adding EN signal on $procdff$2448 ($dff) from module codeBlock89324_18 (D = \X2_in, Q = \X2).
Adding EN signal on $procdff$2449 ($dff) from module codeBlock89324_18 (D = \X3_in, Q = \X3).
Adding EN signal on $procdff$2450 ($dff) from module codeBlock89324_18 (D = \X4_in, Q = \X4).
Adding EN signal on $procdff$2451 ($dff) from module codeBlock89324_18 (D = \X5_in, Q = \X5).
Adding EN signal on $procdff$2452 ($dff) from module codeBlock89324_18 (D = \X6_in, Q = \X6).
Adding EN signal on $procdff$2453 ($dff) from module codeBlock89324_18 (D = \X7_in, Q = \X7).
Adding EN signal on $procdff$2454 ($dff) from module codeBlock89324_18 (D = \X8_in, Q = \X8).
Adding EN signal on $procdff$2455 ($dff) from module codeBlock89324_18 (D = \X9_in, Q = \X9).
Adding EN signal on $procdff$2456 ($dff) from module codeBlock89324_18 (D = \X10_in, Q = \X10).
Adding EN signal on $procdff$2457 ($dff) from module codeBlock89324_18 (D = \X11_in, Q = \X11).
Adding EN signal on $procdff$2458 ($dff) from module codeBlock89324_18 (D = \X12_in, Q = \X12).
Adding EN signal on $procdff$2459 ($dff) from module codeBlock89324_18 (D = \X13_in, Q = \X13).
Adding EN signal on $procdff$2460 ($dff) from module codeBlock89324_18 (D = \X14_in, Q = \X14).
Adding EN signal on $procdff$2461 ($dff) from module codeBlock89324_18 (D = \X15_in, Q = \X15).
Adding EN signal on $procdff$2462 ($dff) from module codeBlock89324_18 (D = \X16_in, Q = \X16).
Adding EN signal on $procdff$2463 ($dff) from module codeBlock89324_18 (D = \X17_in, Q = \X17).
Adding EN signal on $procdff$2464 ($dff) from module codeBlock89324_18 (D = \X18_in, Q = \X18).
Adding EN signal on $procdff$2465 ($dff) from module codeBlock89324_18 (D = \X19_in, Q = \X19).
Adding EN signal on $procdff$2466 ($dff) from module codeBlock89324_18 (D = \X20_in, Q = \X20).
Adding EN signal on $procdff$2467 ($dff) from module codeBlock89324_18 (D = \X21_in, Q = \X21).
Adding EN signal on $procdff$2468 ($dff) from module codeBlock89324_18 (D = \X22_in, Q = \X22).
Adding EN signal on $procdff$2469 ($dff) from module codeBlock89324_18 (D = \X23_in, Q = \X23).
Adding EN signal on $procdff$2470 ($dff) from module codeBlock89324_18 (D = \X24_in, Q = \X24).
Adding EN signal on $procdff$2471 ($dff) from module codeBlock89324_18 (D = \X25_in, Q = \X25).
Adding EN signal on $procdff$2472 ($dff) from module codeBlock89324_18 (D = \X26_in, Q = \X26).
Adding EN signal on $procdff$2473 ($dff) from module codeBlock89324_18 (D = \X27_in, Q = \X27).
Adding EN signal on $procdff$2474 ($dff) from module codeBlock89324_18 (D = \X28_in, Q = \X28).
Adding EN signal on $procdff$2475 ($dff) from module codeBlock89324_18 (D = \X29_in, Q = \X29).
Adding EN signal on $procdff$2476 ($dff) from module codeBlock89324_18 (D = \X30_in, Q = \X30).
Adding SRST signal on $procdff$2478 ($dff) from module dsp_signed_mult_18x18_unit_18_18_1 (D = $procmux$647_Y, Q = \input_valid, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$2984 ($sdff) from module dsp_signed_mult_18x18_unit_18_18_1 (D = \i_valid, Q = \input_valid).
Adding SRST signal on $procdff$2479 ($dff) from module dsp_signed_mult_18x18_unit_18_18_1 (D = $procmux$642_Y, Q = \result_valid, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$2986 ($sdff) from module dsp_signed_mult_18x18_unit_18_18_1 (D = \input_valid, Q = \result_valid).
Adding SRST signal on $procdff$2480 ($dff) from module dsp_signed_mult_18x18_unit_18_18_1 (D = $procmux$637_Y, Q = \output_valid, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$2988 ($sdff) from module dsp_signed_mult_18x18_unit_18_18_1 (D = \result_valid, Q = \output_valid).
Adding SRST signal on $procdff$2481 ($dff) from module dsp_signed_mult_18x18_unit_18_18_1 (D = $procmux$677_Y, Q = \reg_resa, rval = 37'0000000000000000000000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2990 ($sdff) from module dsp_signed_mult_18x18_unit_18_18_1 (D = $mul$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_3_18_10_64_2048_1_16_1.v:4250$145_Y, Q = \reg_resa).
Adding SRST signal on $procdff$2482 ($dff) from module dsp_signed_mult_18x18_unit_18_18_1 (D = $procmux$672_Y, Q = \reg_resb, rval = 37'0000000000000000000000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2992 ($sdff) from module dsp_signed_mult_18x18_unit_18_18_1 (D = $mul$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_3_18_10_64_2048_1_16_1.v:4251$146_Y, Q = \reg_resb).
Adding SRST signal on $procdff$2483 ($dff) from module dsp_signed_mult_18x18_unit_18_18_1 (D = $procmux$667_Y, Q = \reg_ax, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2994 ($sdff) from module dsp_signed_mult_18x18_unit_18_18_1 (D = \ax, Q = \reg_ax).
Adding SRST signal on $procdff$2484 ($dff) from module dsp_signed_mult_18x18_unit_18_18_1 (D = $procmux$662_Y, Q = \reg_ay, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2996 ($sdff) from module dsp_signed_mult_18x18_unit_18_18_1 (D = \ay, Q = \reg_ay).
Adding SRST signal on $procdff$2485 ($dff) from module dsp_signed_mult_18x18_unit_18_18_1 (D = $procmux$657_Y, Q = \reg_bx, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2998 ($sdff) from module dsp_signed_mult_18x18_unit_18_18_1 (D = \bx, Q = \reg_bx).
Adding SRST signal on $procdff$2486 ($dff) from module dsp_signed_mult_18x18_unit_18_18_1 (D = $procmux$652_Y, Q = \reg_by, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$3000 ($sdff) from module dsp_signed_mult_18x18_unit_18_18_1 (D = \by, Q = \reg_by).
Adding SRST signal on $procdff$2492 ($dff) from module fp_rounding_unit_1_37_10 (D = $procmux$682_Y, Q = \out_reg, rval = 37'0000000000000000000000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$3002 ($sdff) from module fp_rounding_unit_1_37_10 (D = $procmux$713_Y, Q = \out_reg).
Adding SRST signal on $procdff$2491 ($dff) from module fp_rounding_unit_1_37_10 (D = $procmux$687_Y, Q = \valid_reg, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$3004 ($sdff) from module fp_rounding_unit_1_37_10 (D = \floor_ceil_valid, Q = \valid_reg).
Adding SRST signal on $procdff$2487 ($dff) from module fp_rounding_unit_1_37_10 (D = $procmux$707_Y, Q = \floor, rval = 37'0000000000000000000000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$3006 ($sdff) from module fp_rounding_unit_1_37_10 (D = { 10'0000000000 \in [36:10] }, Q = \floor).
Setting constant 0-bit at position 27 on $auto$ff.cc:262:slice$3007 ($sdffe) from module fp_rounding_unit_1_37_10.
Setting constant 0-bit at position 28 on $auto$ff.cc:262:slice$3007 ($sdffe) from module fp_rounding_unit_1_37_10.
Setting constant 0-bit at position 29 on $auto$ff.cc:262:slice$3007 ($sdffe) from module fp_rounding_unit_1_37_10.
Setting constant 0-bit at position 30 on $auto$ff.cc:262:slice$3007 ($sdffe) from module fp_rounding_unit_1_37_10.
Setting constant 0-bit at position 31 on $auto$ff.cc:262:slice$3007 ($sdffe) from module fp_rounding_unit_1_37_10.
Setting constant 0-bit at position 32 on $auto$ff.cc:262:slice$3007 ($sdffe) from module fp_rounding_unit_1_37_10.
Setting constant 0-bit at position 33 on $auto$ff.cc:262:slice$3007 ($sdffe) from module fp_rounding_unit_1_37_10.
Setting constant 0-bit at position 34 on $auto$ff.cc:262:slice$3007 ($sdffe) from module fp_rounding_unit_1_37_10.
Setting constant 0-bit at position 35 on $auto$ff.cc:262:slice$3007 ($sdffe) from module fp_rounding_unit_1_37_10.
Setting constant 0-bit at position 36 on $auto$ff.cc:262:slice$3007 ($sdffe) from module fp_rounding_unit_1_37_10.
Adding SRST signal on $procdff$2488 ($dff) from module fp_rounding_unit_1_37_10 (D = $procmux$702_Y, Q = \ceil, rval = 37'0000000000000000000000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$3009 ($sdff) from module fp_rounding_unit_1_37_10 (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_3_18_10_64_2048_1_16_1.v:4209$143_Y, Q = \ceil).
Adding SRST signal on $procdff$2489 ($dff) from module fp_rounding_unit_1_37_10 (D = $procmux$697_Y, Q = \is_ceil, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$3011 ($sdff) from module fp_rounding_unit_1_37_10 (D = \in [9], Q = \is_ceil).
Adding SRST signal on $procdff$2490 ($dff) from module fp_rounding_unit_1_37_10 (D = $procmux$692_Y, Q = \floor_ceil_valid, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$3013 ($sdff) from module fp_rounding_unit_1_37_10 (D = \i_valid, Q = \floor_ceil_valid).
Adding SRST signal on $procdff$2493 ($dff) from module elementwise_mult_core_18_1810_9_1 (D = $procmux$805_Y, Q = \reg_A_0, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$3015 ($sdff) from module elementwise_mult_core_18_1810_9_1 (D = \i_A_0, Q = \reg_A_0).
Adding SRST signal on $procdff$2494 ($dff) from module elementwise_mult_core_18_1810_9_1 (D = $procmux$800_Y, Q = \reg_B_0, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$3017 ($sdff) from module elementwise_mult_core_18_1810_9_1 (D = \i_B_0, Q = \reg_B_0).
Adding SRST signal on $procdff$2495 ($dff) from module elementwise_mult_core_18_1810_9_1 (D = $procmux$795_Y, Q = \reg_A_1, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$3019 ($sdff) from module elementwise_mult_core_18_1810_9_1 (D = \i_A_1, Q = \reg_A_1).
Adding SRST signal on $procdff$2496 ($dff) from module elementwise_mult_core_18_1810_9_1 (D = $procmux$790_Y, Q = \reg_B_1, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$3021 ($sdff) from module elementwise_mult_core_18_1810_9_1 (D = \i_B_1, Q = \reg_B_1).
Adding SRST signal on $procdff$2497 ($dff) from module elementwise_mult_core_18_1810_9_1 (D = $procmux$785_Y, Q = \reg_A_2, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$3023 ($sdff) from module elementwise_mult_core_18_1810_9_1 (D = \i_A_2, Q = \reg_A_2).
Adding SRST signal on $procdff$2498 ($dff) from module elementwise_mult_core_18_1810_9_1 (D = $procmux$780_Y, Q = \reg_B_2, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$3025 ($sdff) from module elementwise_mult_core_18_1810_9_1 (D = \i_B_2, Q = \reg_B_2).
Adding SRST signal on $procdff$2499 ($dff) from module elementwise_mult_core_18_1810_9_1 (D = $procmux$775_Y, Q = \reg_A_3, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$3027 ($sdff) from module elementwise_mult_core_18_1810_9_1 (D = \i_A_3, Q = \reg_A_3).
Adding SRST signal on $procdff$2500 ($dff) from module elementwise_mult_core_18_1810_9_1 (D = $procmux$770_Y, Q = \reg_B_3, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$3029 ($sdff) from module elementwise_mult_core_18_1810_9_1 (D = \i_B_3, Q = \reg_B_3).
Adding SRST signal on $procdff$2501 ($dff) from module elementwise_mult_core_18_1810_9_1 (D = $procmux$765_Y, Q = \reg_A_4, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$3031 ($sdff) from module elementwise_mult_core_18_1810_9_1 (D = \i_A_4, Q = \reg_A_4).
Adding SRST signal on $procdff$2502 ($dff) from module elementwise_mult_core_18_1810_9_1 (D = $procmux$760_Y, Q = \reg_B_4, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$3033 ($sdff) from module elementwise_mult_core_18_1810_9_1 (D = \i_B_4, Q = \reg_B_4).
Adding SRST signal on $procdff$2503 ($dff) from module elementwise_mult_core_18_1810_9_1 (D = $procmux$755_Y, Q = \reg_A_5, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$3035 ($sdff) from module elementwise_mult_core_18_1810_9_1 (D = \i_A_5, Q = \reg_A_5).
Adding SRST signal on $procdff$2504 ($dff) from module elementwise_mult_core_18_1810_9_1 (D = $procmux$750_Y, Q = \reg_B_5, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$3037 ($sdff) from module elementwise_mult_core_18_1810_9_1 (D = \i_B_5, Q = \reg_B_5).
Adding SRST signal on $procdff$2505 ($dff) from module elementwise_mult_core_18_1810_9_1 (D = $procmux$745_Y, Q = \reg_A_6, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$3039 ($sdff) from module elementwise_mult_core_18_1810_9_1 (D = \i_A_6, Q = \reg_A_6).
Adding SRST signal on $procdff$2506 ($dff) from module elementwise_mult_core_18_1810_9_1 (D = $procmux$740_Y, Q = \reg_B_6, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$3041 ($sdff) from module elementwise_mult_core_18_1810_9_1 (D = \i_B_6, Q = \reg_B_6).
Adding SRST signal on $procdff$2507 ($dff) from module elementwise_mult_core_18_1810_9_1 (D = $procmux$735_Y, Q = \reg_A_7, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$3043 ($sdff) from module elementwise_mult_core_18_1810_9_1 (D = \i_A_7, Q = \reg_A_7).
Adding SRST signal on $procdff$2508 ($dff) from module elementwise_mult_core_18_1810_9_1 (D = $procmux$730_Y, Q = \reg_B_7, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$3045 ($sdff) from module elementwise_mult_core_18_1810_9_1 (D = \i_B_7, Q = \reg_B_7).
Adding SRST signal on $procdff$2509 ($dff) from module elementwise_mult_core_18_1810_9_1 (D = $procmux$725_Y, Q = \reg_A_8, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$3047 ($sdff) from module elementwise_mult_core_18_1810_9_1 (D = \i_A_8, Q = \reg_A_8).
Adding SRST signal on $procdff$2510 ($dff) from module elementwise_mult_core_18_1810_9_1 (D = $procmux$720_Y, Q = \reg_B_8, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$3049 ($sdff) from module elementwise_mult_core_18_1810_9_1 (D = \i_B_8, Q = \reg_B_8).
Adding SRST signal on $procdff$2511 ($dff) from module elementwise_mult_core_18_1810_9_1 (D = $procmux$715_Y, Q = \valid_A_B, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$3051 ($sdff) from module elementwise_mult_core_18_1810_9_1 (D = \i_valid, Q = \valid_A_B).
Adding SRST signal on $procdff$2512 ($dff) from module elementwise_sub_core_18_18_9 (D = $procmux$950_Y, Q = \reg_A_0, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$3053 ($sdff) from module elementwise_sub_core_18_18_9 (D = \i_A_0, Q = \reg_A_0).
Adding SRST signal on $procdff$2513 ($dff) from module elementwise_sub_core_18_18_9 (D = $procmux$945_Y, Q = \reg_B_0, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$3055 ($sdff) from module elementwise_sub_core_18_18_9 (D = \i_B_0, Q = \reg_B_0).
Adding SRST signal on $procdff$2514 ($dff) from module elementwise_sub_core_18_18_9 (D = $procmux$940_Y, Q = \reg_C_0, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$3057 ($sdff) from module elementwise_sub_core_18_18_9 (D = $sub$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_3_18_10_64_2048_1_16_1.v:3805$127_Y, Q = \reg_C_0).
Adding SRST signal on $procdff$2515 ($dff) from module elementwise_sub_core_18_18_9 (D = $procmux$935_Y, Q = \reg_A_1, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$3059 ($sdff) from module elementwise_sub_core_18_18_9 (D = \i_A_1, Q = \reg_A_1).
Adding SRST signal on $procdff$2516 ($dff) from module elementwise_sub_core_18_18_9 (D = $procmux$930_Y, Q = \reg_B_1, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$3061 ($sdff) from module elementwise_sub_core_18_18_9 (D = \i_B_1, Q = \reg_B_1).
Adding SRST signal on $procdff$2517 ($dff) from module elementwise_sub_core_18_18_9 (D = $procmux$925_Y, Q = \reg_C_1, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$3063 ($sdff) from module elementwise_sub_core_18_18_9 (D = $sub$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_3_18_10_64_2048_1_16_1.v:3808$128_Y, Q = \reg_C_1).
Adding SRST signal on $procdff$2518 ($dff) from module elementwise_sub_core_18_18_9 (D = $procmux$920_Y, Q = \reg_A_2, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$3065 ($sdff) from module elementwise_sub_core_18_18_9 (D = \i_A_2, Q = \reg_A_2).
Adding SRST signal on $procdff$2519 ($dff) from module elementwise_sub_core_18_18_9 (D = $procmux$915_Y, Q = \reg_B_2, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$3067 ($sdff) from module elementwise_sub_core_18_18_9 (D = \i_B_2, Q = \reg_B_2).
Adding SRST signal on $procdff$2520 ($dff) from module elementwise_sub_core_18_18_9 (D = $procmux$910_Y, Q = \reg_C_2, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$3069 ($sdff) from module elementwise_sub_core_18_18_9 (D = $sub$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_3_18_10_64_2048_1_16_1.v:3811$129_Y, Q = \reg_C_2).
Adding SRST signal on $procdff$2521 ($dff) from module elementwise_sub_core_18_18_9 (D = $procmux$905_Y, Q = \reg_A_3, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$3071 ($sdff) from module elementwise_sub_core_18_18_9 (D = \i_A_3, Q = \reg_A_3).
Adding SRST signal on $procdff$2522 ($dff) from module elementwise_sub_core_18_18_9 (D = $procmux$900_Y, Q = \reg_B_3, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$3073 ($sdff) from module elementwise_sub_core_18_18_9 (D = \i_B_3, Q = \reg_B_3).
Adding SRST signal on $procdff$2523 ($dff) from module elementwise_sub_core_18_18_9 (D = $procmux$895_Y, Q = \reg_C_3, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$3075 ($sdff) from module elementwise_sub_core_18_18_9 (D = $sub$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_3_18_10_64_2048_1_16_1.v:3814$130_Y, Q = \reg_C_3).
Adding SRST signal on $procdff$2524 ($dff) from module elementwise_sub_core_18_18_9 (D = $procmux$890_Y, Q = \reg_A_4, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$3077 ($sdff) from module elementwise_sub_core_18_18_9 (D = \i_A_4, Q = \reg_A_4).
Adding SRST signal on $procdff$2525 ($dff) from module elementwise_sub_core_18_18_9 (D = $procmux$885_Y, Q = \reg_B_4, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$3079 ($sdff) from module elementwise_sub_core_18_18_9 (D = \i_B_4, Q = \reg_B_4).
Adding SRST signal on $procdff$2526 ($dff) from module elementwise_sub_core_18_18_9 (D = $procmux$880_Y, Q = \reg_C_4, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$3081 ($sdff) from module elementwise_sub_core_18_18_9 (D = $sub$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_3_18_10_64_2048_1_16_1.v:3817$131_Y, Q = \reg_C_4).
Adding SRST signal on $procdff$2527 ($dff) from module elementwise_sub_core_18_18_9 (D = $procmux$875_Y, Q = \reg_A_5, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$3083 ($sdff) from module elementwise_sub_core_18_18_9 (D = \i_A_5, Q = \reg_A_5).
Adding SRST signal on $procdff$2528 ($dff) from module elementwise_sub_core_18_18_9 (D = $procmux$870_Y, Q = \reg_B_5, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$3085 ($sdff) from module elementwise_sub_core_18_18_9 (D = \i_B_5, Q = \reg_B_5).
Adding SRST signal on $procdff$2529 ($dff) from module elementwise_sub_core_18_18_9 (D = $procmux$865_Y, Q = \reg_C_5, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$3087 ($sdff) from module elementwise_sub_core_18_18_9 (D = $sub$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_3_18_10_64_2048_1_16_1.v:3820$132_Y, Q = \reg_C_5).
Adding SRST signal on $procdff$2530 ($dff) from module elementwise_sub_core_18_18_9 (D = $procmux$860_Y, Q = \reg_A_6, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$3089 ($sdff) from module elementwise_sub_core_18_18_9 (D = \i_A_6, Q = \reg_A_6).
Adding SRST signal on $procdff$2531 ($dff) from module elementwise_sub_core_18_18_9 (D = $procmux$855_Y, Q = \reg_B_6, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$3091 ($sdff) from module elementwise_sub_core_18_18_9 (D = \i_B_6, Q = \reg_B_6).
Adding SRST signal on $procdff$2532 ($dff) from module elementwise_sub_core_18_18_9 (D = $procmux$850_Y, Q = \reg_C_6, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$3093 ($sdff) from module elementwise_sub_core_18_18_9 (D = $sub$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_3_18_10_64_2048_1_16_1.v:3823$133_Y, Q = \reg_C_6).
Adding SRST signal on $procdff$2533 ($dff) from module elementwise_sub_core_18_18_9 (D = $procmux$845_Y, Q = \reg_A_7, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$3095 ($sdff) from module elementwise_sub_core_18_18_9 (D = \i_A_7, Q = \reg_A_7).
Adding SRST signal on $procdff$2534 ($dff) from module elementwise_sub_core_18_18_9 (D = $procmux$840_Y, Q = \reg_B_7, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$3097 ($sdff) from module elementwise_sub_core_18_18_9 (D = \i_B_7, Q = \reg_B_7).
Adding SRST signal on $procdff$2535 ($dff) from module elementwise_sub_core_18_18_9 (D = $procmux$835_Y, Q = \reg_C_7, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$3099 ($sdff) from module elementwise_sub_core_18_18_9 (D = $sub$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_3_18_10_64_2048_1_16_1.v:3826$134_Y, Q = \reg_C_7).
Adding SRST signal on $procdff$2536 ($dff) from module elementwise_sub_core_18_18_9 (D = $procmux$830_Y, Q = \reg_A_8, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$3101 ($sdff) from module elementwise_sub_core_18_18_9 (D = \i_A_8, Q = \reg_A_8).
Adding SRST signal on $procdff$2537 ($dff) from module elementwise_sub_core_18_18_9 (D = $procmux$825_Y, Q = \reg_B_8, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$3103 ($sdff) from module elementwise_sub_core_18_18_9 (D = \i_B_8, Q = \reg_B_8).
Adding SRST signal on $procdff$2538 ($dff) from module elementwise_sub_core_18_18_9 (D = $procmux$820_Y, Q = \reg_C_8, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$3105 ($sdff) from module elementwise_sub_core_18_18_9 (D = $sub$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_3_18_10_64_2048_1_16_1.v:3829$135_Y, Q = \reg_C_8).
Adding SRST signal on $procdff$2539 ($dff) from module elementwise_sub_core_18_18_9 (D = $procmux$815_Y, Q = \valid_A_B, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$3107 ($sdff) from module elementwise_sub_core_18_18_9 (D = \i_valid, Q = \valid_A_B).
Adding SRST signal on $procdff$2540 ($dff) from module elementwise_sub_core_18_18_9 (D = $procmux$810_Y, Q = \valid_C, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$3109 ($sdff) from module elementwise_sub_core_18_18_9 (D = \valid_A_B, Q = \valid_C).
Adding SRST signal on $procdff$2541 ($dff) from module elementwise_add_core_18_18_9 (D = $procmux$1095_Y, Q = \reg_A_0, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$3111 ($sdff) from module elementwise_add_core_18_18_9 (D = \i_A_0, Q = \reg_A_0).
Adding SRST signal on $procdff$2542 ($dff) from module elementwise_add_core_18_18_9 (D = $procmux$1090_Y, Q = \reg_B_0, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$3113 ($sdff) from module elementwise_add_core_18_18_9 (D = \i_B_0, Q = \reg_B_0).
Adding SRST signal on $procdff$2543 ($dff) from module elementwise_add_core_18_18_9 (D = $procmux$1085_Y, Q = \reg_C_0, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$3115 ($sdff) from module elementwise_add_core_18_18_9 (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_3_18_10_64_2048_1_16_1.v:3660$116_Y, Q = \reg_C_0).
Adding SRST signal on $procdff$2544 ($dff) from module elementwise_add_core_18_18_9 (D = $procmux$1080_Y, Q = \reg_A_1, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$3117 ($sdff) from module elementwise_add_core_18_18_9 (D = \i_A_1, Q = \reg_A_1).
Adding SRST signal on $procdff$2545 ($dff) from module elementwise_add_core_18_18_9 (D = $procmux$1075_Y, Q = \reg_B_1, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$3119 ($sdff) from module elementwise_add_core_18_18_9 (D = \i_B_1, Q = \reg_B_1).
Adding SRST signal on $procdff$2546 ($dff) from module elementwise_add_core_18_18_9 (D = $procmux$1070_Y, Q = \reg_C_1, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$3121 ($sdff) from module elementwise_add_core_18_18_9 (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_3_18_10_64_2048_1_16_1.v:3663$117_Y, Q = \reg_C_1).
Adding SRST signal on $procdff$2547 ($dff) from module elementwise_add_core_18_18_9 (D = $procmux$1065_Y, Q = \reg_A_2, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$3123 ($sdff) from module elementwise_add_core_18_18_9 (D = \i_A_2, Q = \reg_A_2).
Adding SRST signal on $procdff$2548 ($dff) from module elementwise_add_core_18_18_9 (D = $procmux$1060_Y, Q = \reg_B_2, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$3125 ($sdff) from module elementwise_add_core_18_18_9 (D = \i_B_2, Q = \reg_B_2).
Adding SRST signal on $procdff$2549 ($dff) from module elementwise_add_core_18_18_9 (D = $procmux$1055_Y, Q = \reg_C_2, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$3127 ($sdff) from module elementwise_add_core_18_18_9 (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_3_18_10_64_2048_1_16_1.v:3666$118_Y, Q = \reg_C_2).
Adding SRST signal on $procdff$2550 ($dff) from module elementwise_add_core_18_18_9 (D = $procmux$1050_Y, Q = \reg_A_3, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$3129 ($sdff) from module elementwise_add_core_18_18_9 (D = \i_A_3, Q = \reg_A_3).
Adding SRST signal on $procdff$2551 ($dff) from module elementwise_add_core_18_18_9 (D = $procmux$1045_Y, Q = \reg_B_3, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$3131 ($sdff) from module elementwise_add_core_18_18_9 (D = \i_B_3, Q = \reg_B_3).
Adding SRST signal on $procdff$2552 ($dff) from module elementwise_add_core_18_18_9 (D = $procmux$1040_Y, Q = \reg_C_3, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$3133 ($sdff) from module elementwise_add_core_18_18_9 (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_3_18_10_64_2048_1_16_1.v:3669$119_Y, Q = \reg_C_3).
Adding SRST signal on $procdff$2553 ($dff) from module elementwise_add_core_18_18_9 (D = $procmux$1035_Y, Q = \reg_A_4, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$3135 ($sdff) from module elementwise_add_core_18_18_9 (D = \i_A_4, Q = \reg_A_4).
Adding SRST signal on $procdff$2554 ($dff) from module elementwise_add_core_18_18_9 (D = $procmux$1030_Y, Q = \reg_B_4, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$3137 ($sdff) from module elementwise_add_core_18_18_9 (D = \i_B_4, Q = \reg_B_4).
Adding SRST signal on $procdff$2555 ($dff) from module elementwise_add_core_18_18_9 (D = $procmux$1025_Y, Q = \reg_C_4, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$3139 ($sdff) from module elementwise_add_core_18_18_9 (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_3_18_10_64_2048_1_16_1.v:3672$120_Y, Q = \reg_C_4).
Adding SRST signal on $procdff$2556 ($dff) from module elementwise_add_core_18_18_9 (D = $procmux$1020_Y, Q = \reg_A_5, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$3141 ($sdff) from module elementwise_add_core_18_18_9 (D = \i_A_5, Q = \reg_A_5).
Adding SRST signal on $procdff$2557 ($dff) from module elementwise_add_core_18_18_9 (D = $procmux$1015_Y, Q = \reg_B_5, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$3143 ($sdff) from module elementwise_add_core_18_18_9 (D = \i_B_5, Q = \reg_B_5).
Adding SRST signal on $procdff$2558 ($dff) from module elementwise_add_core_18_18_9 (D = $procmux$1010_Y, Q = \reg_C_5, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$3145 ($sdff) from module elementwise_add_core_18_18_9 (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_3_18_10_64_2048_1_16_1.v:3675$121_Y, Q = \reg_C_5).
Adding SRST signal on $procdff$2559 ($dff) from module elementwise_add_core_18_18_9 (D = $procmux$1005_Y, Q = \reg_A_6, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$3147 ($sdff) from module elementwise_add_core_18_18_9 (D = \i_A_6, Q = \reg_A_6).
Adding SRST signal on $procdff$2560 ($dff) from module elementwise_add_core_18_18_9 (D = $procmux$1000_Y, Q = \reg_B_6, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$3149 ($sdff) from module elementwise_add_core_18_18_9 (D = \i_B_6, Q = \reg_B_6).
Adding SRST signal on $procdff$2561 ($dff) from module elementwise_add_core_18_18_9 (D = $procmux$995_Y, Q = \reg_C_6, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$3151 ($sdff) from module elementwise_add_core_18_18_9 (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_3_18_10_64_2048_1_16_1.v:3678$122_Y, Q = \reg_C_6).
Adding SRST signal on $procdff$2562 ($dff) from module elementwise_add_core_18_18_9 (D = $procmux$990_Y, Q = \reg_A_7, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$3153 ($sdff) from module elementwise_add_core_18_18_9 (D = \i_A_7, Q = \reg_A_7).
Adding SRST signal on $procdff$2563 ($dff) from module elementwise_add_core_18_18_9 (D = $procmux$985_Y, Q = \reg_B_7, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$3155 ($sdff) from module elementwise_add_core_18_18_9 (D = \i_B_7, Q = \reg_B_7).
Adding SRST signal on $procdff$2564 ($dff) from module elementwise_add_core_18_18_9 (D = $procmux$980_Y, Q = \reg_C_7, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$3157 ($sdff) from module elementwise_add_core_18_18_9 (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_3_18_10_64_2048_1_16_1.v:3681$123_Y, Q = \reg_C_7).
Adding SRST signal on $procdff$2565 ($dff) from module elementwise_add_core_18_18_9 (D = $procmux$975_Y, Q = \reg_A_8, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$3159 ($sdff) from module elementwise_add_core_18_18_9 (D = \i_A_8, Q = \reg_A_8).
Adding SRST signal on $procdff$2566 ($dff) from module elementwise_add_core_18_18_9 (D = $procmux$970_Y, Q = \reg_B_8, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$3161 ($sdff) from module elementwise_add_core_18_18_9 (D = \i_B_8, Q = \reg_B_8).
Adding SRST signal on $procdff$2567 ($dff) from module elementwise_add_core_18_18_9 (D = $procmux$965_Y, Q = \reg_C_8, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$3163 ($sdff) from module elementwise_add_core_18_18_9 (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_3_18_10_64_2048_1_16_1.v:3684$124_Y, Q = \reg_C_8).
Adding SRST signal on $procdff$2568 ($dff) from module elementwise_add_core_18_18_9 (D = $procmux$960_Y, Q = \valid_A_B, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$3165 ($sdff) from module elementwise_add_core_18_18_9 (D = \i_valid, Q = \valid_A_B).
Adding SRST signal on $procdff$2569 ($dff) from module elementwise_add_core_18_18_9 (D = $procmux$955_Y, Q = \valid_C, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$3167 ($sdff) from module elementwise_add_core_18_18_9 (D = \valid_A_B, Q = \valid_C).
Adding SRST signal on $procdff$2570 ($dff) from module c_matrix_vec_mult_core_18_10_16_1_1 (D = $procmux$1525_Y, Q = \reg_i_valid, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$3169 ($sdff) from module c_matrix_vec_mult_core_18_10_16_1_1 (D = \i_valid, Q = \reg_i_valid).
Adding SRST signal on $procdff$2571 ($dff) from module c_matrix_vec_mult_core_18_10_16_1_1 (D = $procmux$1520_Y, Q = \reg_o_valid, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$3171 ($sdff) from module c_matrix_vec_mult_core_18_10_16_1_1 (D = $and$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_3_18_10_64_2048_1_16_1.v:3435$104_Y, Q = \reg_o_valid).
Adding SRST signal on $procdff$2572 ($dff) from module c_matrix_vec_mult_core_18_10_16_1_1 (D = $procmux$1515_Y, Q = \reg_X_0, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$3173 ($sdff) from module c_matrix_vec_mult_core_18_10_16_1_1 (D = \i_X_0, Q = \reg_X_0).
Adding SRST signal on $procdff$2573 ($dff) from module c_matrix_vec_mult_core_18_10_16_1_1 (D = $procmux$1510_Y, Q = \reg_X_2_0, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$3175 ($sdff) from module c_matrix_vec_mult_core_18_10_16_1_1 (D = \reg_X_0, Q = \reg_X_2_0).
Adding SRST signal on $procdff$2574 ($dff) from module c_matrix_vec_mult_core_18_10_16_1_1 (D = $procmux$1505_Y, Q = \reg_X_1, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$3177 ($sdff) from module c_matrix_vec_mult_core_18_10_16_1_1 (D = \i_X_1, Q = \reg_X_1).
Adding SRST signal on $procdff$2575 ($dff) from module c_matrix_vec_mult_core_18_10_16_1_1 (D = $procmux$1500_Y, Q = \reg_X_2_1, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$3179 ($sdff) from module c_matrix_vec_mult_core_18_10_16_1_1 (D = \reg_X_1, Q = \reg_X_2_1).
Adding SRST signal on $procdff$2576 ($dff) from module c_matrix_vec_mult_core_18_10_16_1_1 (D = $procmux$1495_Y, Q = \reg_X_2, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$3181 ($sdff) from module c_matrix_vec_mult_core_18_10_16_1_1 (D = \i_X_2, Q = \reg_X_2).
Adding SRST signal on $procdff$2577 ($dff) from module c_matrix_vec_mult_core_18_10_16_1_1 (D = $procmux$1490_Y, Q = \reg_X_2_2, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$3183 ($sdff) from module c_matrix_vec_mult_core_18_10_16_1_1 (D = \reg_X_2, Q = \reg_X_2_2).
Adding SRST signal on $procdff$2578 ($dff) from module c_matrix_vec_mult_core_18_10_16_1_1 (D = $procmux$1485_Y, Q = \reg_X_3, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$3185 ($sdff) from module c_matrix_vec_mult_core_18_10_16_1_1 (D = \i_X_3, Q = \reg_X_3).
Adding SRST signal on $procdff$2579 ($dff) from module c_matrix_vec_mult_core_18_10_16_1_1 (D = $procmux$1480_Y, Q = \reg_X_2_3, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$3187 ($sdff) from module c_matrix_vec_mult_core_18_10_16_1_1 (D = \reg_X_3, Q = \reg_X_2_3).
Adding SRST signal on $procdff$2580 ($dff) from module c_matrix_vec_mult_core_18_10_16_1_1 (D = $procmux$1475_Y, Q = \reg_X_4, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$3189 ($sdff) from module c_matrix_vec_mult_core_18_10_16_1_1 (D = \i_X_4, Q = \reg_X_4).
Adding SRST signal on $procdff$2581 ($dff) from module c_matrix_vec_mult_core_18_10_16_1_1 (D = $procmux$1470_Y, Q = \reg_X_2_4, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$3191 ($sdff) from module c_matrix_vec_mult_core_18_10_16_1_1 (D = \reg_X_4, Q = \reg_X_2_4).
Adding SRST signal on $procdff$2582 ($dff) from module c_matrix_vec_mult_core_18_10_16_1_1 (D = $procmux$1465_Y, Q = \reg_X_5, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$3193 ($sdff) from module c_matrix_vec_mult_core_18_10_16_1_1 (D = \i_X_5, Q = \reg_X_5).
Adding SRST signal on $procdff$2583 ($dff) from module c_matrix_vec_mult_core_18_10_16_1_1 (D = $procmux$1460_Y, Q = \reg_X_2_5, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$3195 ($sdff) from module c_matrix_vec_mult_core_18_10_16_1_1 (D = \reg_X_5, Q = \reg_X_2_5).
Adding SRST signal on $procdff$2584 ($dff) from module c_matrix_vec_mult_core_18_10_16_1_1 (D = $procmux$1455_Y, Q = \reg_X_6, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$3197 ($sdff) from module c_matrix_vec_mult_core_18_10_16_1_1 (D = \i_X_6, Q = \reg_X_6).
Adding SRST signal on $procdff$2585 ($dff) from module c_matrix_vec_mult_core_18_10_16_1_1 (D = $procmux$1450_Y, Q = \reg_X_2_6, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$3199 ($sdff) from module c_matrix_vec_mult_core_18_10_16_1_1 (D = \reg_X_6, Q = \reg_X_2_6).
Adding SRST signal on $procdff$2586 ($dff) from module c_matrix_vec_mult_core_18_10_16_1_1 (D = $procmux$1445_Y, Q = \reg_X_7, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$3201 ($sdff) from module c_matrix_vec_mult_core_18_10_16_1_1 (D = \i_X_7, Q = \reg_X_7).
Adding SRST signal on $procdff$2587 ($dff) from module c_matrix_vec_mult_core_18_10_16_1_1 (D = $procmux$1440_Y, Q = \reg_X_2_7, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$3203 ($sdff) from module c_matrix_vec_mult_core_18_10_16_1_1 (D = \reg_X_7, Q = \reg_X_2_7).
Adding SRST signal on $procdff$2588 ($dff) from module c_matrix_vec_mult_core_18_10_16_1_1 (D = $procmux$1435_Y, Q = \reg_X_8, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$3205 ($sdff) from module c_matrix_vec_mult_core_18_10_16_1_1 (D = \i_X_8, Q = \reg_X_8).
Adding SRST signal on $procdff$2589 ($dff) from module c_matrix_vec_mult_core_18_10_16_1_1 (D = $procmux$1430_Y, Q = \reg_X_2_8, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$3207 ($sdff) from module c_matrix_vec_mult_core_18_10_16_1_1 (D = \reg_X_8, Q = \reg_X_2_8).
Adding SRST signal on $procdff$2590 ($dff) from module c_matrix_vec_mult_core_18_10_16_1_1 (D = $procmux$1425_Y, Q = \reg_X_9, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$3209 ($sdff) from module c_matrix_vec_mult_core_18_10_16_1_1 (D = \i_X_9, Q = \reg_X_9).
Adding SRST signal on $procdff$2591 ($dff) from module c_matrix_vec_mult_core_18_10_16_1_1 (D = $procmux$1420_Y, Q = \reg_X_2_9, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$3211 ($sdff) from module c_matrix_vec_mult_core_18_10_16_1_1 (D = \reg_X_9, Q = \reg_X_2_9).
Adding SRST signal on $procdff$2592 ($dff) from module c_matrix_vec_mult_core_18_10_16_1_1 (D = $procmux$1415_Y, Q = \reg_X_10, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$3213 ($sdff) from module c_matrix_vec_mult_core_18_10_16_1_1 (D = \i_X_10, Q = \reg_X_10).
Adding SRST signal on $procdff$2593 ($dff) from module c_matrix_vec_mult_core_18_10_16_1_1 (D = $procmux$1410_Y, Q = \reg_X_2_10, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$3215 ($sdff) from module c_matrix_vec_mult_core_18_10_16_1_1 (D = \reg_X_10, Q = \reg_X_2_10).
Adding SRST signal on $procdff$2594 ($dff) from module c_matrix_vec_mult_core_18_10_16_1_1 (D = $procmux$1405_Y, Q = \reg_X_11, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$3217 ($sdff) from module c_matrix_vec_mult_core_18_10_16_1_1 (D = \i_X_11, Q = \reg_X_11).
Adding SRST signal on $procdff$2595 ($dff) from module c_matrix_vec_mult_core_18_10_16_1_1 (D = $procmux$1400_Y, Q = \reg_X_2_11, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$3219 ($sdff) from module c_matrix_vec_mult_core_18_10_16_1_1 (D = \reg_X_11, Q = \reg_X_2_11).
Adding SRST signal on $procdff$2596 ($dff) from module c_matrix_vec_mult_core_18_10_16_1_1 (D = $procmux$1395_Y, Q = \reg_X_12, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$3221 ($sdff) from module c_matrix_vec_mult_core_18_10_16_1_1 (D = \i_X_12, Q = \reg_X_12).
Adding SRST signal on $procdff$2597 ($dff) from module c_matrix_vec_mult_core_18_10_16_1_1 (D = $procmux$1390_Y, Q = \reg_X_2_12, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$3223 ($sdff) from module c_matrix_vec_mult_core_18_10_16_1_1 (D = \reg_X_12, Q = \reg_X_2_12).
Adding SRST signal on $procdff$2598 ($dff) from module c_matrix_vec_mult_core_18_10_16_1_1 (D = $procmux$1385_Y, Q = \reg_X_13, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$3225 ($sdff) from module c_matrix_vec_mult_core_18_10_16_1_1 (D = \i_X_13, Q = \reg_X_13).
Adding SRST signal on $procdff$2599 ($dff) from module c_matrix_vec_mult_core_18_10_16_1_1 (D = $procmux$1380_Y, Q = \reg_X_2_13, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$3227 ($sdff) from module c_matrix_vec_mult_core_18_10_16_1_1 (D = \reg_X_13, Q = \reg_X_2_13).
Adding SRST signal on $procdff$2600 ($dff) from module c_matrix_vec_mult_core_18_10_16_1_1 (D = $procmux$1375_Y, Q = \reg_X_14, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$3229 ($sdff) from module c_matrix_vec_mult_core_18_10_16_1_1 (D = \i_X_14, Q = \reg_X_14).
Adding SRST signal on $procdff$2601 ($dff) from module c_matrix_vec_mult_core_18_10_16_1_1 (D = $procmux$1370_Y, Q = \reg_X_2_14, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$3231 ($sdff) from module c_matrix_vec_mult_core_18_10_16_1_1 (D = \reg_X_14, Q = \reg_X_2_14).
Adding SRST signal on $procdff$2602 ($dff) from module c_matrix_vec_mult_core_18_10_16_1_1 (D = $procmux$1365_Y, Q = \reg_X_15, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$3233 ($sdff) from module c_matrix_vec_mult_core_18_10_16_1_1 (D = \i_X_15, Q = \reg_X_15).
Adding SRST signal on $procdff$2603 ($dff) from module c_matrix_vec_mult_core_18_10_16_1_1 (D = $procmux$1360_Y, Q = \reg_X_2_15, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$3235 ($sdff) from module c_matrix_vec_mult_core_18_10_16_1_1 (D = \reg_X_15, Q = \reg_X_2_15).
Adding SRST signal on $procdff$2604 ($dff) from module c_matrix_vec_mult_core_18_10_16_1_1 (D = $procmux$1355_Y, Q = \reg_W_real_0_0, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$3237 ($sdff) from module c_matrix_vec_mult_core_18_10_16_1_1 (D = \i_W_real_0_0, Q = \reg_W_real_0_0).
Adding SRST signal on $procdff$2605 ($dff) from module c_matrix_vec_mult_core_18_10_16_1_1 (D = $procmux$1350_Y, Q = \reg_W_imag_0_0, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$3239 ($sdff) from module c_matrix_vec_mult_core_18_10_16_1_1 (D = \i_W_imag_0_0, Q = \reg_W_imag_0_0).
Adding SRST signal on $procdff$2606 ($dff) from module c_matrix_vec_mult_core_18_10_16_1_1 (D = $procmux$1345_Y, Q = \reg_W_real_0_1, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$3241 ($sdff) from module c_matrix_vec_mult_core_18_10_16_1_1 (D = \i_W_real_0_1, Q = \reg_W_real_0_1).
Adding SRST signal on $procdff$2607 ($dff) from module c_matrix_vec_mult_core_18_10_16_1_1 (D = $procmux$1340_Y, Q = \reg_W_imag_0_1, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$3243 ($sdff) from module c_matrix_vec_mult_core_18_10_16_1_1 (D = \i_W_imag_0_1, Q = \reg_W_imag_0_1).
Adding SRST signal on $procdff$2608 ($dff) from module c_matrix_vec_mult_core_18_10_16_1_1 (D = $procmux$1335_Y, Q = \reg_W_real_0_2, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$3245 ($sdff) from module c_matrix_vec_mult_core_18_10_16_1_1 (D = \i_W_real_0_2, Q = \reg_W_real_0_2).
Adding SRST signal on $procdff$2609 ($dff) from module c_matrix_vec_mult_core_18_10_16_1_1 (D = $procmux$1330_Y, Q = \reg_W_imag_0_2, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$3247 ($sdff) from module c_matrix_vec_mult_core_18_10_16_1_1 (D = \i_W_imag_0_2, Q = \reg_W_imag_0_2).
Adding SRST signal on $procdff$2610 ($dff) from module c_matrix_vec_mult_core_18_10_16_1_1 (D = $procmux$1325_Y, Q = \reg_W_real_0_3, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$3249 ($sdff) from module c_matrix_vec_mult_core_18_10_16_1_1 (D = \i_W_real_0_3, Q = \reg_W_real_0_3).
Adding SRST signal on $procdff$2611 ($dff) from module c_matrix_vec_mult_core_18_10_16_1_1 (D = $procmux$1320_Y, Q = \reg_W_imag_0_3, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$3251 ($sdff) from module c_matrix_vec_mult_core_18_10_16_1_1 (D = \i_W_imag_0_3, Q = \reg_W_imag_0_3).
Adding SRST signal on $procdff$2612 ($dff) from module c_matrix_vec_mult_core_18_10_16_1_1 (D = $procmux$1315_Y, Q = \reg_W_real_0_4, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$3253 ($sdff) from module c_matrix_vec_mult_core_18_10_16_1_1 (D = \i_W_real_0_4, Q = \reg_W_real_0_4).
Adding SRST signal on $procdff$2613 ($dff) from module c_matrix_vec_mult_core_18_10_16_1_1 (D = $procmux$1310_Y, Q = \reg_W_imag_0_4, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$3255 ($sdff) from module c_matrix_vec_mult_core_18_10_16_1_1 (D = \i_W_imag_0_4, Q = \reg_W_imag_0_4).
Adding SRST signal on $procdff$2614 ($dff) from module c_matrix_vec_mult_core_18_10_16_1_1 (D = $procmux$1305_Y, Q = \reg_W_real_0_5, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$3257 ($sdff) from module c_matrix_vec_mult_core_18_10_16_1_1 (D = \i_W_real_0_5, Q = \reg_W_real_0_5).
Adding SRST signal on $procdff$2615 ($dff) from module c_matrix_vec_mult_core_18_10_16_1_1 (D = $procmux$1300_Y, Q = \reg_W_imag_0_5, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$3259 ($sdff) from module c_matrix_vec_mult_core_18_10_16_1_1 (D = \i_W_imag_0_5, Q = \reg_W_imag_0_5).
Adding SRST signal on $procdff$2616 ($dff) from module c_matrix_vec_mult_core_18_10_16_1_1 (D = $procmux$1295_Y, Q = \reg_W_real_0_6, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$3261 ($sdff) from module c_matrix_vec_mult_core_18_10_16_1_1 (D = \i_W_real_0_6, Q = \reg_W_real_0_6).
Adding SRST signal on $procdff$2617 ($dff) from module c_matrix_vec_mult_core_18_10_16_1_1 (D = $procmux$1290_Y, Q = \reg_W_imag_0_6, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$3263 ($sdff) from module c_matrix_vec_mult_core_18_10_16_1_1 (D = \i_W_imag_0_6, Q = \reg_W_imag_0_6).
Adding SRST signal on $procdff$2618 ($dff) from module c_matrix_vec_mult_core_18_10_16_1_1 (D = $procmux$1285_Y, Q = \reg_W_real_0_7, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$3265 ($sdff) from module c_matrix_vec_mult_core_18_10_16_1_1 (D = \i_W_real_0_7, Q = \reg_W_real_0_7).
Adding SRST signal on $procdff$2619 ($dff) from module c_matrix_vec_mult_core_18_10_16_1_1 (D = $procmux$1280_Y, Q = \reg_W_imag_0_7, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$3267 ($sdff) from module c_matrix_vec_mult_core_18_10_16_1_1 (D = \i_W_imag_0_7, Q = \reg_W_imag_0_7).
Adding SRST signal on $procdff$2620 ($dff) from module c_matrix_vec_mult_core_18_10_16_1_1 (D = $procmux$1275_Y, Q = \reg_W_real_0_8, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$3269 ($sdff) from module c_matrix_vec_mult_core_18_10_16_1_1 (D = \i_W_real_0_8, Q = \reg_W_real_0_8).
Adding SRST signal on $procdff$2621 ($dff) from module c_matrix_vec_mult_core_18_10_16_1_1 (D = $procmux$1270_Y, Q = \reg_W_imag_0_8, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$3271 ($sdff) from module c_matrix_vec_mult_core_18_10_16_1_1 (D = \i_W_imag_0_8, Q = \reg_W_imag_0_8).
Adding SRST signal on $procdff$2622 ($dff) from module c_matrix_vec_mult_core_18_10_16_1_1 (D = $procmux$1265_Y, Q = \reg_Y_real_0_0, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$3273 ($sdff) from module c_matrix_vec_mult_core_18_10_16_1_1 (D = \o_sub_y_real_0_0, Q = \reg_Y_real_0_0).
Adding SRST signal on $procdff$2623 ($dff) from module c_matrix_vec_mult_core_18_10_16_1_1 (D = $procmux$1260_Y, Q = \reg_Y_imag_0_0, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$3275 ($sdff) from module c_matrix_vec_mult_core_18_10_16_1_1 (D = \o_add_y_imag_0_0, Q = \reg_Y_imag_0_0).
Adding SRST signal on $procdff$2624 ($dff) from module c_matrix_vec_mult_core_18_10_16_1_1 (D = $procmux$1255_Y, Q = \reg_Y_real_0_1, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$3277 ($sdff) from module c_matrix_vec_mult_core_18_10_16_1_1 (D = \o_sub_y_real_0_1, Q = \reg_Y_real_0_1).
Adding SRST signal on $procdff$2625 ($dff) from module c_matrix_vec_mult_core_18_10_16_1_1 (D = $procmux$1250_Y, Q = \reg_Y_imag_0_1, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$3279 ($sdff) from module c_matrix_vec_mult_core_18_10_16_1_1 (D = \o_add_y_imag_0_1, Q = \reg_Y_imag_0_1).
Adding SRST signal on $procdff$2626 ($dff) from module c_matrix_vec_mult_core_18_10_16_1_1 (D = $procmux$1245_Y, Q = \reg_Y_real_0_2, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$3281 ($sdff) from module c_matrix_vec_mult_core_18_10_16_1_1 (D = \o_sub_y_real_0_2, Q = \reg_Y_real_0_2).
Adding SRST signal on $procdff$2627 ($dff) from module c_matrix_vec_mult_core_18_10_16_1_1 (D = $procmux$1240_Y, Q = \reg_Y_imag_0_2, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$3283 ($sdff) from module c_matrix_vec_mult_core_18_10_16_1_1 (D = \o_add_y_imag_0_2, Q = \reg_Y_imag_0_2).
Adding SRST signal on $procdff$2628 ($dff) from module c_matrix_vec_mult_core_18_10_16_1_1 (D = $procmux$1235_Y, Q = \reg_Y_real_0_3, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$3285 ($sdff) from module c_matrix_vec_mult_core_18_10_16_1_1 (D = \o_sub_y_real_0_3, Q = \reg_Y_real_0_3).
Adding SRST signal on $procdff$2629 ($dff) from module c_matrix_vec_mult_core_18_10_16_1_1 (D = $procmux$1230_Y, Q = \reg_Y_imag_0_3, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$3287 ($sdff) from module c_matrix_vec_mult_core_18_10_16_1_1 (D = \o_add_y_imag_0_3, Q = \reg_Y_imag_0_3).
Adding SRST signal on $procdff$2630 ($dff) from module c_matrix_vec_mult_core_18_10_16_1_1 (D = $procmux$1225_Y, Q = \reg_Y_real_0_4, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$3289 ($sdff) from module c_matrix_vec_mult_core_18_10_16_1_1 (D = \o_sub_y_real_0_4, Q = \reg_Y_real_0_4).
Adding SRST signal on $procdff$2631 ($dff) from module c_matrix_vec_mult_core_18_10_16_1_1 (D = $procmux$1220_Y, Q = \reg_Y_imag_0_4, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$3291 ($sdff) from module c_matrix_vec_mult_core_18_10_16_1_1 (D = \o_add_y_imag_0_4, Q = \reg_Y_imag_0_4).
Adding SRST signal on $procdff$2632 ($dff) from module c_matrix_vec_mult_core_18_10_16_1_1 (D = $procmux$1215_Y, Q = \reg_Y_real_0_5, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$3293 ($sdff) from module c_matrix_vec_mult_core_18_10_16_1_1 (D = \o_sub_y_real_0_5, Q = \reg_Y_real_0_5).
Adding SRST signal on $procdff$2633 ($dff) from module c_matrix_vec_mult_core_18_10_16_1_1 (D = $procmux$1210_Y, Q = \reg_Y_imag_0_5, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$3295 ($sdff) from module c_matrix_vec_mult_core_18_10_16_1_1 (D = \o_add_y_imag_0_5, Q = \reg_Y_imag_0_5).
Adding SRST signal on $procdff$2634 ($dff) from module c_matrix_vec_mult_core_18_10_16_1_1 (D = $procmux$1205_Y, Q = \reg_Y_real_0_6, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$3297 ($sdff) from module c_matrix_vec_mult_core_18_10_16_1_1 (D = \o_sub_y_real_0_6, Q = \reg_Y_real_0_6).
Adding SRST signal on $procdff$2635 ($dff) from module c_matrix_vec_mult_core_18_10_16_1_1 (D = $procmux$1200_Y, Q = \reg_Y_imag_0_6, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$3299 ($sdff) from module c_matrix_vec_mult_core_18_10_16_1_1 (D = \o_add_y_imag_0_6, Q = \reg_Y_imag_0_6).
Adding SRST signal on $procdff$2636 ($dff) from module c_matrix_vec_mult_core_18_10_16_1_1 (D = $procmux$1195_Y, Q = \reg_Y_real_0_7, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$3301 ($sdff) from module c_matrix_vec_mult_core_18_10_16_1_1 (D = \o_sub_y_real_0_7, Q = \reg_Y_real_0_7).
Adding SRST signal on $procdff$2637 ($dff) from module c_matrix_vec_mult_core_18_10_16_1_1 (D = $procmux$1190_Y, Q = \reg_Y_imag_0_7, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$3303 ($sdff) from module c_matrix_vec_mult_core_18_10_16_1_1 (D = \o_add_y_imag_0_7, Q = \reg_Y_imag_0_7).
Adding SRST signal on $procdff$2638 ($dff) from module c_matrix_vec_mult_core_18_10_16_1_1 (D = $procmux$1185_Y, Q = \reg_Y_real_0_8, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$3305 ($sdff) from module c_matrix_vec_mult_core_18_10_16_1_1 (D = \o_sub_y_real_0_8, Q = \reg_Y_real_0_8).
Adding SRST signal on $procdff$2639 ($dff) from module c_matrix_vec_mult_core_18_10_16_1_1 (D = $procmux$1180_Y, Q = \reg_Y_imag_0_8, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$3307 ($sdff) from module c_matrix_vec_mult_core_18_10_16_1_1 (D = \o_add_y_imag_0_8, Q = \reg_Y_imag_0_8).
Adding SRST signal on $procdff$2640 ($dff) from module c_matrix_vec_mult_core_18_10_16_1_1 (D = $procmux$1175_Y, Q = \reg_Y_real_0_9, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$3309 ($sdff) from module c_matrix_vec_mult_core_18_10_16_1_1 (D = \o_sub_y_real_0_7, Q = \reg_Y_real_0_9).
Adding SRST signal on $procdff$2641 ($dff) from module c_matrix_vec_mult_core_18_10_16_1_1 (D = $procmux$1170_Y, Q = \reg_Y_imag_0_9, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$3311 ($sdff) from module c_matrix_vec_mult_core_18_10_16_1_1 (D = $neg$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_3_18_10_64_2048_1_16_1.v:3506$107_Y, Q = \reg_Y_imag_0_9).
Adding SRST signal on $procdff$2642 ($dff) from module c_matrix_vec_mult_core_18_10_16_1_1 (D = $procmux$1165_Y, Q = \reg_Y_real_0_10, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$3313 ($sdff) from module c_matrix_vec_mult_core_18_10_16_1_1 (D = \o_sub_y_real_0_6, Q = \reg_Y_real_0_10).
Adding SRST signal on $procdff$2643 ($dff) from module c_matrix_vec_mult_core_18_10_16_1_1 (D = $procmux$1160_Y, Q = \reg_Y_imag_0_10, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$3315 ($sdff) from module c_matrix_vec_mult_core_18_10_16_1_1 (D = $neg$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_3_18_10_64_2048_1_16_1.v:3508$108_Y, Q = \reg_Y_imag_0_10).
Adding SRST signal on $procdff$2644 ($dff) from module c_matrix_vec_mult_core_18_10_16_1_1 (D = $procmux$1155_Y, Q = \reg_Y_real_0_11, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$3317 ($sdff) from module c_matrix_vec_mult_core_18_10_16_1_1 (D = \o_sub_y_real_0_5, Q = \reg_Y_real_0_11).
Adding SRST signal on $procdff$2645 ($dff) from module c_matrix_vec_mult_core_18_10_16_1_1 (D = $procmux$1150_Y, Q = \reg_Y_imag_0_11, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$3319 ($sdff) from module c_matrix_vec_mult_core_18_10_16_1_1 (D = $neg$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_3_18_10_64_2048_1_16_1.v:3510$109_Y, Q = \reg_Y_imag_0_11).
Adding SRST signal on $procdff$2646 ($dff) from module c_matrix_vec_mult_core_18_10_16_1_1 (D = $procmux$1145_Y, Q = \reg_Y_real_0_12, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$3321 ($sdff) from module c_matrix_vec_mult_core_18_10_16_1_1 (D = \o_sub_y_real_0_4, Q = \reg_Y_real_0_12).
Adding SRST signal on $procdff$2647 ($dff) from module c_matrix_vec_mult_core_18_10_16_1_1 (D = $procmux$1140_Y, Q = \reg_Y_imag_0_12, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$3323 ($sdff) from module c_matrix_vec_mult_core_18_10_16_1_1 (D = $neg$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_3_18_10_64_2048_1_16_1.v:3512$110_Y, Q = \reg_Y_imag_0_12).
Adding SRST signal on $procdff$2648 ($dff) from module c_matrix_vec_mult_core_18_10_16_1_1 (D = $procmux$1135_Y, Q = \reg_Y_real_0_13, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$3325 ($sdff) from module c_matrix_vec_mult_core_18_10_16_1_1 (D = \o_sub_y_real_0_3, Q = \reg_Y_real_0_13).
Adding SRST signal on $procdff$2649 ($dff) from module c_matrix_vec_mult_core_18_10_16_1_1 (D = $procmux$1130_Y, Q = \reg_Y_imag_0_13, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$3327 ($sdff) from module c_matrix_vec_mult_core_18_10_16_1_1 (D = $neg$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_3_18_10_64_2048_1_16_1.v:3514$111_Y, Q = \reg_Y_imag_0_13).
Adding SRST signal on $procdff$2650 ($dff) from module c_matrix_vec_mult_core_18_10_16_1_1 (D = $procmux$1125_Y, Q = \reg_Y_real_0_14, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$3329 ($sdff) from module c_matrix_vec_mult_core_18_10_16_1_1 (D = \o_sub_y_real_0_2, Q = \reg_Y_real_0_14).
Adding SRST signal on $procdff$2651 ($dff) from module c_matrix_vec_mult_core_18_10_16_1_1 (D = $procmux$1120_Y, Q = \reg_Y_imag_0_14, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$3331 ($sdff) from module c_matrix_vec_mult_core_18_10_16_1_1 (D = $neg$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_3_18_10_64_2048_1_16_1.v:3516$112_Y, Q = \reg_Y_imag_0_14).
Adding SRST signal on $procdff$2652 ($dff) from module c_matrix_vec_mult_core_18_10_16_1_1 (D = $procmux$1115_Y, Q = \reg_Y_real_0_15, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$3333 ($sdff) from module c_matrix_vec_mult_core_18_10_16_1_1 (D = \o_sub_y_real_0_1, Q = \reg_Y_real_0_15).
Adding SRST signal on $procdff$2653 ($dff) from module c_matrix_vec_mult_core_18_10_16_1_1 (D = $procmux$1110_Y, Q = \reg_Y_imag_0_15, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$3335 ($sdff) from module c_matrix_vec_mult_core_18_10_16_1_1 (D = $neg$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_3_18_10_64_2048_1_16_1.v:3518$113_Y, Q = \reg_Y_imag_0_15).
Adding SRST signal on $procdff$2654 ($dff) from module c_matrix_vec_mult_core_18_10_16_1_1 (D = $procmux$1105_Y, Q = \fft_valid, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$3337 ($sdff) from module c_matrix_vec_mult_core_18_10_16_1_1 (D = \o_fft_next, Q = \fft_valid).
Adding SRST signal on $procdff$2655 ($dff) from module c_matrix_vec_mult_core_18_10_16_1_1 (D = $procmux$1100_Y, Q = \reg_o_ready, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$3339 ($sdff) from module c_matrix_vec_mult_core_18_10_16_1_1 (D = $and$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_3_18_10_64_2048_1_16_1.v:3436$106_Y, Q = \reg_o_ready).
Adding SRST signal on $procdff$2688 ($dff) from module sum_complex_vector_unit_18_18_16_64 (D = $procmux$1545_Y, Q = \sum_imag_15, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$3341 ($sdff) from module sum_complex_vector_unit_18_18_16_64 (D = $procmux$1541_Y, Q = \sum_imag_15).
Adding SRST signal on $procdff$2689 ($dff) from module sum_complex_vector_unit_18_18_16_64 (D = $procmux$1535_Y, Q = \counter, rval = 14'00000000000000).
Adding EN signal on $auto$ff.cc:262:slice$3345 ($sdff) from module sum_complex_vector_unit_18_18_16_64 (D = $procmux$1531_Y, Q = \counter).
Adding SRST signal on $procdff$2656 ($dff) from module sum_complex_vector_unit_18_18_16_64 (D = $procmux$1860_Y, Q = \reg_i_valid, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$3349 ($sdff) from module sum_complex_vector_unit_18_18_16_64 (D = \i_valid, Q = \reg_i_valid).
Adding SRST signal on $procdff$2657 ($dff) from module sum_complex_vector_unit_18_18_16_64 (D = $procmux$1855_Y, Q = \sum_real_0, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$3351 ($sdff) from module sum_complex_vector_unit_18_18_16_64 (D = $procmux$1851_Y, Q = \sum_real_0).
Adding SRST signal on $procdff$2658 ($dff) from module sum_complex_vector_unit_18_18_16_64 (D = $procmux$1845_Y, Q = \sum_imag_0, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$3355 ($sdff) from module sum_complex_vector_unit_18_18_16_64 (D = $procmux$1841_Y, Q = \sum_imag_0).
Adding SRST signal on $procdff$2659 ($dff) from module sum_complex_vector_unit_18_18_16_64 (D = $procmux$1835_Y, Q = \sum_real_1, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$3359 ($sdff) from module sum_complex_vector_unit_18_18_16_64 (D = $procmux$1831_Y, Q = \sum_real_1).
Adding SRST signal on $procdff$2660 ($dff) from module sum_complex_vector_unit_18_18_16_64 (D = $procmux$1825_Y, Q = \sum_imag_1, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$3363 ($sdff) from module sum_complex_vector_unit_18_18_16_64 (D = $procmux$1821_Y, Q = \sum_imag_1).
Adding SRST signal on $procdff$2661 ($dff) from module sum_complex_vector_unit_18_18_16_64 (D = $procmux$1815_Y, Q = \sum_real_2, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$3367 ($sdff) from module sum_complex_vector_unit_18_18_16_64 (D = $procmux$1811_Y, Q = \sum_real_2).
Adding SRST signal on $procdff$2662 ($dff) from module sum_complex_vector_unit_18_18_16_64 (D = $procmux$1805_Y, Q = \sum_imag_2, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$3371 ($sdff) from module sum_complex_vector_unit_18_18_16_64 (D = $procmux$1801_Y, Q = \sum_imag_2).
Adding SRST signal on $procdff$2663 ($dff) from module sum_complex_vector_unit_18_18_16_64 (D = $procmux$1795_Y, Q = \sum_real_3, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$3375 ($sdff) from module sum_complex_vector_unit_18_18_16_64 (D = $procmux$1791_Y, Q = \sum_real_3).
Adding SRST signal on $procdff$2664 ($dff) from module sum_complex_vector_unit_18_18_16_64 (D = $procmux$1785_Y, Q = \sum_imag_3, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$3379 ($sdff) from module sum_complex_vector_unit_18_18_16_64 (D = $procmux$1781_Y, Q = \sum_imag_3).
Adding SRST signal on $procdff$2665 ($dff) from module sum_complex_vector_unit_18_18_16_64 (D = $procmux$1775_Y, Q = \sum_real_4, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$3383 ($sdff) from module sum_complex_vector_unit_18_18_16_64 (D = $procmux$1771_Y, Q = \sum_real_4).
Adding SRST signal on $procdff$2666 ($dff) from module sum_complex_vector_unit_18_18_16_64 (D = $procmux$1765_Y, Q = \sum_imag_4, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$3387 ($sdff) from module sum_complex_vector_unit_18_18_16_64 (D = $procmux$1761_Y, Q = \sum_imag_4).
Adding SRST signal on $procdff$2667 ($dff) from module sum_complex_vector_unit_18_18_16_64 (D = $procmux$1755_Y, Q = \sum_real_5, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$3391 ($sdff) from module sum_complex_vector_unit_18_18_16_64 (D = $procmux$1751_Y, Q = \sum_real_5).
Adding SRST signal on $procdff$2668 ($dff) from module sum_complex_vector_unit_18_18_16_64 (D = $procmux$1745_Y, Q = \sum_imag_5, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$3395 ($sdff) from module sum_complex_vector_unit_18_18_16_64 (D = $procmux$1741_Y, Q = \sum_imag_5).
Adding SRST signal on $procdff$2669 ($dff) from module sum_complex_vector_unit_18_18_16_64 (D = $procmux$1735_Y, Q = \sum_real_6, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$3399 ($sdff) from module sum_complex_vector_unit_18_18_16_64 (D = $procmux$1731_Y, Q = \sum_real_6).
Adding SRST signal on $procdff$2670 ($dff) from module sum_complex_vector_unit_18_18_16_64 (D = $procmux$1725_Y, Q = \sum_imag_6, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$3403 ($sdff) from module sum_complex_vector_unit_18_18_16_64 (D = $procmux$1721_Y, Q = \sum_imag_6).
Adding SRST signal on $procdff$2671 ($dff) from module sum_complex_vector_unit_18_18_16_64 (D = $procmux$1715_Y, Q = \sum_real_7, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$3407 ($sdff) from module sum_complex_vector_unit_18_18_16_64 (D = $procmux$1711_Y, Q = \sum_real_7).
Adding SRST signal on $procdff$2672 ($dff) from module sum_complex_vector_unit_18_18_16_64 (D = $procmux$1705_Y, Q = \sum_imag_7, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$3411 ($sdff) from module sum_complex_vector_unit_18_18_16_64 (D = $procmux$1701_Y, Q = \sum_imag_7).
Adding SRST signal on $procdff$2673 ($dff) from module sum_complex_vector_unit_18_18_16_64 (D = $procmux$1695_Y, Q = \sum_real_8, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$3415 ($sdff) from module sum_complex_vector_unit_18_18_16_64 (D = $procmux$1691_Y, Q = \sum_real_8).
Adding SRST signal on $procdff$2674 ($dff) from module sum_complex_vector_unit_18_18_16_64 (D = $procmux$1685_Y, Q = \sum_imag_8, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$3419 ($sdff) from module sum_complex_vector_unit_18_18_16_64 (D = $procmux$1681_Y, Q = \sum_imag_8).
Adding SRST signal on $procdff$2675 ($dff) from module sum_complex_vector_unit_18_18_16_64 (D = $procmux$1675_Y, Q = \sum_real_9, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$3423 ($sdff) from module sum_complex_vector_unit_18_18_16_64 (D = $procmux$1671_Y, Q = \sum_real_9).
Adding SRST signal on $procdff$2676 ($dff) from module sum_complex_vector_unit_18_18_16_64 (D = $procmux$1665_Y, Q = \sum_imag_9, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$3427 ($sdff) from module sum_complex_vector_unit_18_18_16_64 (D = $procmux$1661_Y, Q = \sum_imag_9).
Adding SRST signal on $procdff$2677 ($dff) from module sum_complex_vector_unit_18_18_16_64 (D = $procmux$1655_Y, Q = \sum_real_10, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$3431 ($sdff) from module sum_complex_vector_unit_18_18_16_64 (D = $procmux$1651_Y, Q = \sum_real_10).
Adding SRST signal on $procdff$2678 ($dff) from module sum_complex_vector_unit_18_18_16_64 (D = $procmux$1645_Y, Q = \sum_imag_10, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$3435 ($sdff) from module sum_complex_vector_unit_18_18_16_64 (D = $procmux$1641_Y, Q = \sum_imag_10).
Adding SRST signal on $procdff$2679 ($dff) from module sum_complex_vector_unit_18_18_16_64 (D = $procmux$1635_Y, Q = \sum_real_11, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$3439 ($sdff) from module sum_complex_vector_unit_18_18_16_64 (D = $procmux$1631_Y, Q = \sum_real_11).
Adding SRST signal on $procdff$2680 ($dff) from module sum_complex_vector_unit_18_18_16_64 (D = $procmux$1625_Y, Q = \sum_imag_11, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$3443 ($sdff) from module sum_complex_vector_unit_18_18_16_64 (D = $procmux$1621_Y, Q = \sum_imag_11).
Adding SRST signal on $procdff$2681 ($dff) from module sum_complex_vector_unit_18_18_16_64 (D = $procmux$1615_Y, Q = \sum_real_12, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$3447 ($sdff) from module sum_complex_vector_unit_18_18_16_64 (D = $procmux$1611_Y, Q = \sum_real_12).
Adding SRST signal on $procdff$2682 ($dff) from module sum_complex_vector_unit_18_18_16_64 (D = $procmux$1605_Y, Q = \sum_imag_12, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$3451 ($sdff) from module sum_complex_vector_unit_18_18_16_64 (D = $procmux$1601_Y, Q = \sum_imag_12).
Adding SRST signal on $procdff$2683 ($dff) from module sum_complex_vector_unit_18_18_16_64 (D = $procmux$1595_Y, Q = \sum_real_13, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$3455 ($sdff) from module sum_complex_vector_unit_18_18_16_64 (D = $procmux$1591_Y, Q = \sum_real_13).
Adding SRST signal on $procdff$2684 ($dff) from module sum_complex_vector_unit_18_18_16_64 (D = $procmux$1585_Y, Q = \sum_imag_13, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$3459 ($sdff) from module sum_complex_vector_unit_18_18_16_64 (D = $procmux$1581_Y, Q = \sum_imag_13).
Adding SRST signal on $procdff$2685 ($dff) from module sum_complex_vector_unit_18_18_16_64 (D = $procmux$1575_Y, Q = \sum_real_14, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$3463 ($sdff) from module sum_complex_vector_unit_18_18_16_64 (D = $procmux$1571_Y, Q = \sum_real_14).
Adding SRST signal on $procdff$2686 ($dff) from module sum_complex_vector_unit_18_18_16_64 (D = $procmux$1565_Y, Q = \sum_imag_14, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$3467 ($sdff) from module sum_complex_vector_unit_18_18_16_64 (D = $procmux$1561_Y, Q = \sum_imag_14).
Adding SRST signal on $procdff$2687 ($dff) from module sum_complex_vector_unit_18_18_16_64 (D = $procmux$1555_Y, Q = \sum_real_15, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$3471 ($sdff) from module sum_complex_vector_unit_18_18_16_64 (D = $procmux$1551_Y, Q = \sum_real_15).
Adding SRST signal on $procdff$2690 ($dff) from module shift_register_unit_18_1 (D = $procmux$1865_Y, Q = \shift_registers_0, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$3475 ($sdff) from module shift_register_unit_18_1 (D = \in, Q = \shift_registers_0).
Adding SRST signal on $procdff$2691 ($dff) from module shiftRegFIFO_5_1 (D = \X, Q = \mem_0, rval = 1'0).
Adding SRST signal on $procdff$2692 ($dff) from module shiftRegFIFO_5_1 (D = \mem_0, Q = \mem_1, rval = 1'0).
Adding SRST signal on $procdff$2693 ($dff) from module shiftRegFIFO_5_1 (D = \mem_1, Q = \mem_2, rval = 1'0).
Adding SRST signal on $procdff$2694 ($dff) from module shiftRegFIFO_5_1 (D = \mem_2, Q = \mem_3, rval = 1'0).
Adding SRST signal on $procdff$2695 ($dff) from module shiftRegFIFO_5_1 (D = \mem_3, Q = \mem_4, rval = 1'0).
Adding SRST signal on $procdff$2696 ($dff) from module dsp_signed_mult_18x18_unit_18_36_0 (D = $procmux$1895_Y, Q = \input_valid, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$3482 ($sdff) from module dsp_signed_mult_18x18_unit_18_36_0 (D = \i_valid, Q = \input_valid).
Adding SRST signal on $procdff$2697 ($dff) from module dsp_signed_mult_18x18_unit_18_36_0 (D = $procmux$1890_Y, Q = \result_valid, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$3484 ($sdff) from module dsp_signed_mult_18x18_unit_18_36_0 (D = \input_valid, Q = \result_valid).
Adding SRST signal on $procdff$2698 ($dff) from module dsp_signed_mult_18x18_unit_18_36_0 (D = $procmux$1885_Y, Q = \output_valid, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$3486 ($sdff) from module dsp_signed_mult_18x18_unit_18_36_0 (D = \result_valid, Q = \output_valid).
Adding EN signal on $procdff$2781 ($dff) from module codeBlock98050_18 (D = \tm70, Q = \tm71).
Adding SRST signal on $procdff$2701 ($dff) from module codeBlock98050_18 (D = \next_in, Q = \next, rval = 1'0).
Adding EN signal on $procdff$2702 ($dff) from module codeBlock98050_18 (D = \X0_in, Q = \X0).
Adding EN signal on $procdff$2703 ($dff) from module codeBlock98050_18 (D = \X1_in, Q = \X1).
Adding EN signal on $procdff$2704 ($dff) from module codeBlock98050_18 (D = \X2_in, Q = \X2).
Adding EN signal on $procdff$2705 ($dff) from module codeBlock98050_18 (D = \X3_in, Q = \X3).
Adding EN signal on $procdff$2706 ($dff) from module codeBlock98050_18 (D = \X4_in, Q = \X4).
Adding EN signal on $procdff$2707 ($dff) from module codeBlock98050_18 (D = \X5_in, Q = \X5).
Adding EN signal on $procdff$2708 ($dff) from module codeBlock98050_18 (D = \X6_in, Q = \X6).
Adding EN signal on $procdff$2709 ($dff) from module codeBlock98050_18 (D = \X7_in, Q = \X7).
Adding EN signal on $procdff$2710 ($dff) from module codeBlock98050_18 (D = \X8_in, Q = \X8).
Adding EN signal on $procdff$2711 ($dff) from module codeBlock98050_18 (D = \X9_in, Q = \X9).
Adding EN signal on $procdff$2712 ($dff) from module codeBlock98050_18 (D = \X10_in, Q = \X10).
Adding EN signal on $procdff$2713 ($dff) from module codeBlock98050_18 (D = \X11_in, Q = \X11).
Adding EN signal on $procdff$2714 ($dff) from module codeBlock98050_18 (D = \X12_in, Q = \X12).
Adding EN signal on $procdff$2715 ($dff) from module codeBlock98050_18 (D = \X13_in, Q = \X13).
Adding EN signal on $procdff$2716 ($dff) from module codeBlock98050_18 (D = \X14_in, Q = \X14).
Adding EN signal on $procdff$2717 ($dff) from module codeBlock98050_18 (D = \X15_in, Q = \X15).
Adding EN signal on $procdff$2718 ($dff) from module codeBlock98050_18 (D = \X16_in, Q = \X16).
Adding EN signal on $procdff$2719 ($dff) from module codeBlock98050_18 (D = \X17_in, Q = \X17).
Adding EN signal on $procdff$2720 ($dff) from module codeBlock98050_18 (D = \X18_in, Q = \X18).
Adding EN signal on $procdff$2721 ($dff) from module codeBlock98050_18 (D = \X19_in, Q = \X19).
Adding EN signal on $procdff$2722 ($dff) from module codeBlock98050_18 (D = \X20_in, Q = \X20).
Adding EN signal on $procdff$2723 ($dff) from module codeBlock98050_18 (D = \X21_in, Q = \X21).
Adding EN signal on $procdff$2724 ($dff) from module codeBlock98050_18 (D = \X22_in, Q = \X22).
Adding EN signal on $procdff$2725 ($dff) from module codeBlock98050_18 (D = \X23_in, Q = \X23).
Adding EN signal on $procdff$2726 ($dff) from module codeBlock98050_18 (D = \X24_in, Q = \X24).
Adding EN signal on $procdff$2727 ($dff) from module codeBlock98050_18 (D = \X25_in, Q = \X25).
Adding EN signal on $procdff$2728 ($dff) from module codeBlock98050_18 (D = \X26_in, Q = \X26).
Adding EN signal on $procdff$2729 ($dff) from module codeBlock98050_18 (D = \X27_in, Q = \X27).
Adding EN signal on $procdff$2730 ($dff) from module codeBlock98050_18 (D = \X28_in, Q = \X28).
Adding EN signal on $procdff$2731 ($dff) from module codeBlock98050_18 (D = \X29_in, Q = \X29).
Adding EN signal on $procdff$2732 ($dff) from module codeBlock98050_18 (D = \X30_in, Q = \X30).
Adding EN signal on $procdff$2733 ($dff) from module codeBlock98050_18 (D = \X31_in, Q = \X31).
Adding EN signal on $procdff$2734 ($dff) from module codeBlock98050_18 (D = \t922, Q = \tm24).
Adding EN signal on $procdff$2735 ($dff) from module codeBlock98050_18 (D = \t923, Q = \tm27).
Adding EN signal on $procdff$2736 ($dff) from module codeBlock98050_18 (D = \t924, Q = \tm30).
Adding EN signal on $procdff$2737 ($dff) from module codeBlock98050_18 (D = \t925, Q = \tm33).
Adding EN signal on $procdff$2738 ($dff) from module codeBlock98050_18 (D = \t926, Q = \tm36).
Adding EN signal on $procdff$2739 ($dff) from module codeBlock98050_18 (D = \t927, Q = \tm39).
Adding EN signal on $procdff$2740 ($dff) from module codeBlock98050_18 (D = \t928, Q = \tm42).
Adding EN signal on $procdff$2741 ($dff) from module codeBlock98050_18 (D = \t929, Q = \tm45).
Adding EN signal on $procdff$2742 ($dff) from module codeBlock98050_18 (D = \t938, Q = \tm48).
Adding EN signal on $procdff$2743 ($dff) from module codeBlock98050_18 (D = \t939, Q = \tm51).
Adding EN signal on $procdff$2744 ($dff) from module codeBlock98050_18 (D = \t960, Q = \tm54).
Adding EN signal on $procdff$2745 ($dff) from module codeBlock98050_18 (D = \t961, Q = \tm57).
Adding EN signal on $procdff$2746 ($dff) from module codeBlock98050_18 (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_3_18_10_64_2048_1_16_1.v:2093$40_Y [17:0], Q = \tm60).
Adding EN signal on $procdff$2747 ($dff) from module codeBlock98050_18 (D = \t962, Q = \tm63).
Adding EN signal on $procdff$2748 ($dff) from module codeBlock98050_18 (D = \t980, Q = \tm66).
Adding EN signal on $procdff$2749 ($dff) from module codeBlock98050_18 (D = \t981, Q = \tm69).
Adding EN signal on $procdff$2750 ($dff) from module codeBlock98050_18 (D = \tm24, Q = \tm25).
Adding EN signal on $procdff$2751 ($dff) from module codeBlock98050_18 (D = \tm27, Q = \tm28).
Adding EN signal on $procdff$2752 ($dff) from module codeBlock98050_18 (D = \tm30, Q = \tm31).
Adding EN signal on $procdff$2753 ($dff) from module codeBlock98050_18 (D = \tm33, Q = \tm34).
Adding EN signal on $procdff$2754 ($dff) from module codeBlock98050_18 (D = \tm36, Q = \tm37).
Adding EN signal on $procdff$2755 ($dff) from module codeBlock98050_18 (D = \tm39, Q = \tm40).
Adding EN signal on $procdff$2756 ($dff) from module codeBlock98050_18 (D = \tm42, Q = \tm43).
Adding EN signal on $procdff$2757 ($dff) from module codeBlock98050_18 (D = \tm45, Q = \tm46).
Adding EN signal on $procdff$2758 ($dff) from module codeBlock98050_18 (D = \tm48, Q = \tm49).
Adding EN signal on $procdff$2759 ($dff) from module codeBlock98050_18 (D = \tm51, Q = \tm52).
Adding EN signal on $procdff$2760 ($dff) from module codeBlock98050_18 (D = \tm54, Q = \tm55).
Adding EN signal on $procdff$2761 ($dff) from module codeBlock98050_18 (D = \tm57, Q = \tm58).
Adding EN signal on $procdff$2762 ($dff) from module codeBlock98050_18 (D = \tm60, Q = \tm61).
Adding EN signal on $procdff$2763 ($dff) from module codeBlock98050_18 (D = \tm63, Q = \tm64).
Adding EN signal on $procdff$2764 ($dff) from module codeBlock98050_18 (D = \tm66, Q = \tm67).
Adding EN signal on $procdff$2765 ($dff) from module codeBlock98050_18 (D = \tm69, Q = \tm70).
Adding EN signal on $procdff$2766 ($dff) from module codeBlock98050_18 (D = \tm25, Q = \tm26).
Adding EN signal on $procdff$2767 ($dff) from module codeBlock98050_18 (D = \tm28, Q = \tm29).
Adding EN signal on $procdff$2768 ($dff) from module codeBlock98050_18 (D = \tm31, Q = \tm32).
Adding EN signal on $procdff$2769 ($dff) from module codeBlock98050_18 (D = \tm34, Q = \tm35).
Adding EN signal on $procdff$2770 ($dff) from module codeBlock98050_18 (D = \tm37, Q = \tm38).
Adding EN signal on $procdff$2771 ($dff) from module codeBlock98050_18 (D = \tm40, Q = \tm41).
Adding EN signal on $procdff$2772 ($dff) from module codeBlock98050_18 (D = \tm43, Q = \tm44).
Adding EN signal on $procdff$2773 ($dff) from module codeBlock98050_18 (D = \tm46, Q = \tm47).
Adding EN signal on $procdff$2774 ($dff) from module codeBlock98050_18 (D = \tm49, Q = \tm50).
Adding EN signal on $procdff$2775 ($dff) from module codeBlock98050_18 (D = \tm52, Q = \tm53).
Adding EN signal on $procdff$2776 ($dff) from module codeBlock98050_18 (D = \tm55, Q = \tm56).
Adding EN signal on $procdff$2777 ($dff) from module codeBlock98050_18 (D = \tm58, Q = \tm59).
Adding EN signal on $procdff$2778 ($dff) from module codeBlock98050_18 (D = \tm61, Q = \tm62).
Adding EN signal on $procdff$2779 ($dff) from module codeBlock98050_18 (D = \tm64, Q = \tm65).
Adding EN signal on $procdff$2780 ($dff) from module codeBlock98050_18 (D = \tm67, Q = \tm68).
Adding SRST signal on $procdff$2782 ($dff) from module shiftRegFIFO_2_1 (D = \X, Q = \mem_0, rval = 1'0).
Adding SRST signal on $procdff$2783 ($dff) from module shiftRegFIFO_2_1 (D = \mem_0, Q = \mem_1, rval = 1'0).
Adding EN signal on $procdff$2818 ($dff) from module codeBlock99168_18 (D = \X31_in, Q = \X31).
Adding SRST signal on $procdff$2786 ($dff) from module codeBlock99168_18 (D = \next_in, Q = \next, rval = 1'0).
Adding EN signal on $procdff$2787 ($dff) from module codeBlock99168_18 (D = \X0_in, Q = \X0).
Adding EN signal on $procdff$2788 ($dff) from module codeBlock99168_18 (D = \X1_in, Q = \X1).
Adding EN signal on $procdff$2789 ($dff) from module codeBlock99168_18 (D = \X2_in, Q = \X2).
Adding EN signal on $procdff$2790 ($dff) from module codeBlock99168_18 (D = \X3_in, Q = \X3).
Adding EN signal on $procdff$2791 ($dff) from module codeBlock99168_18 (D = \X4_in, Q = \X4).
Adding EN signal on $procdff$2792 ($dff) from module codeBlock99168_18 (D = \X5_in, Q = \X5).
Adding EN signal on $procdff$2793 ($dff) from module codeBlock99168_18 (D = \X6_in, Q = \X6).
Adding EN signal on $procdff$2794 ($dff) from module codeBlock99168_18 (D = \X7_in, Q = \X7).
Adding EN signal on $procdff$2795 ($dff) from module codeBlock99168_18 (D = \X8_in, Q = \X8).
Adding EN signal on $procdff$2796 ($dff) from module codeBlock99168_18 (D = \X9_in, Q = \X9).
Adding EN signal on $procdff$2797 ($dff) from module codeBlock99168_18 (D = \X10_in, Q = \X10).
Adding EN signal on $procdff$2798 ($dff) from module codeBlock99168_18 (D = \X11_in, Q = \X11).
Adding EN signal on $procdff$2799 ($dff) from module codeBlock99168_18 (D = \X12_in, Q = \X12).
Adding EN signal on $procdff$2800 ($dff) from module codeBlock99168_18 (D = \X13_in, Q = \X13).
Adding EN signal on $procdff$2801 ($dff) from module codeBlock99168_18 (D = \X14_in, Q = \X14).
Adding EN signal on $procdff$2802 ($dff) from module codeBlock99168_18 (D = \X15_in, Q = \X15).
Adding EN signal on $procdff$2803 ($dff) from module codeBlock99168_18 (D = \X16_in, Q = \X16).
Adding EN signal on $procdff$2804 ($dff) from module codeBlock99168_18 (D = \X17_in, Q = \X17).
Adding EN signal on $procdff$2805 ($dff) from module codeBlock99168_18 (D = \X18_in, Q = \X18).
Adding EN signal on $procdff$2806 ($dff) from module codeBlock99168_18 (D = \X19_in, Q = \X19).
Adding EN signal on $procdff$2807 ($dff) from module codeBlock99168_18 (D = \X20_in, Q = \X20).
Adding EN signal on $procdff$2808 ($dff) from module codeBlock99168_18 (D = \X21_in, Q = \X21).
Adding EN signal on $procdff$2809 ($dff) from module codeBlock99168_18 (D = \X22_in, Q = \X22).
Adding EN signal on $procdff$2810 ($dff) from module codeBlock99168_18 (D = \X23_in, Q = \X23).
Adding EN signal on $procdff$2811 ($dff) from module codeBlock99168_18 (D = \X24_in, Q = \X24).
Adding EN signal on $procdff$2812 ($dff) from module codeBlock99168_18 (D = \X25_in, Q = \X25).
Adding EN signal on $procdff$2813 ($dff) from module codeBlock99168_18 (D = \X26_in, Q = \X26).
Adding EN signal on $procdff$2814 ($dff) from module codeBlock99168_18 (D = \X27_in, Q = \X27).
Adding EN signal on $procdff$2815 ($dff) from module codeBlock99168_18 (D = \X28_in, Q = \X28).
Adding EN signal on $procdff$2816 ($dff) from module codeBlock99168_18 (D = \X29_in, Q = \X29).
Adding EN signal on $procdff$2817 ($dff) from module codeBlock99168_18 (D = \X30_in, Q = \X30).
Adding SRST signal on $procdff$2836 ($dff) from module multiple_c_matrix_vec_mult_and_sum_18_10_16_1_1_64 (D = $procmux$2248_Y, Q = \reg_o_valid, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$3604 ($sdff) from module multiple_c_matrix_vec_mult_and_sum_18_10_16_1_1_64 (D = \idft_out_valid, Q = \reg_o_valid).
Adding SRST signal on $procdff$2835 ($dff) from module multiple_c_matrix_vec_mult_and_sum_18_10_16_1_1_64 (D = $procmux$2253_Y, Q = \reg_Y_0_15, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$3606 ($sdff) from module multiple_c_matrix_vec_mult_and_sum_18_10_16_1_1_64 (D = { 4'0000 \out_Y_idft_0_15 [17:4] }, Q = \reg_Y_0_15).
Setting constant 0-bit at position 14 on $auto$ff.cc:262:slice$3607 ($sdffe) from module multiple_c_matrix_vec_mult_and_sum_18_10_16_1_1_64.
Setting constant 0-bit at position 15 on $auto$ff.cc:262:slice$3607 ($sdffe) from module multiple_c_matrix_vec_mult_and_sum_18_10_16_1_1_64.
Setting constant 0-bit at position 16 on $auto$ff.cc:262:slice$3607 ($sdffe) from module multiple_c_matrix_vec_mult_and_sum_18_10_16_1_1_64.
Setting constant 0-bit at position 17 on $auto$ff.cc:262:slice$3607 ($sdffe) from module multiple_c_matrix_vec_mult_and_sum_18_10_16_1_1_64.
Adding SRST signal on $procdff$2834 ($dff) from module multiple_c_matrix_vec_mult_and_sum_18_10_16_1_1_64 (D = $procmux$2258_Y, Q = \reg_Y_0_14, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$3609 ($sdff) from module multiple_c_matrix_vec_mult_and_sum_18_10_16_1_1_64 (D = { 4'0000 \out_Y_idft_0_14 [17:4] }, Q = \reg_Y_0_14).
Setting constant 0-bit at position 14 on $auto$ff.cc:262:slice$3610 ($sdffe) from module multiple_c_matrix_vec_mult_and_sum_18_10_16_1_1_64.
Setting constant 0-bit at position 15 on $auto$ff.cc:262:slice$3610 ($sdffe) from module multiple_c_matrix_vec_mult_and_sum_18_10_16_1_1_64.
Setting constant 0-bit at position 16 on $auto$ff.cc:262:slice$3610 ($sdffe) from module multiple_c_matrix_vec_mult_and_sum_18_10_16_1_1_64.
Setting constant 0-bit at position 17 on $auto$ff.cc:262:slice$3610 ($sdffe) from module multiple_c_matrix_vec_mult_and_sum_18_10_16_1_1_64.
Adding SRST signal on $procdff$2833 ($dff) from module multiple_c_matrix_vec_mult_and_sum_18_10_16_1_1_64 (D = $procmux$2263_Y, Q = \reg_Y_0_13, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$3612 ($sdff) from module multiple_c_matrix_vec_mult_and_sum_18_10_16_1_1_64 (D = { 4'0000 \out_Y_idft_0_13 [17:4] }, Q = \reg_Y_0_13).
Setting constant 0-bit at position 14 on $auto$ff.cc:262:slice$3613 ($sdffe) from module multiple_c_matrix_vec_mult_and_sum_18_10_16_1_1_64.
Setting constant 0-bit at position 15 on $auto$ff.cc:262:slice$3613 ($sdffe) from module multiple_c_matrix_vec_mult_and_sum_18_10_16_1_1_64.
Setting constant 0-bit at position 16 on $auto$ff.cc:262:slice$3613 ($sdffe) from module multiple_c_matrix_vec_mult_and_sum_18_10_16_1_1_64.
Setting constant 0-bit at position 17 on $auto$ff.cc:262:slice$3613 ($sdffe) from module multiple_c_matrix_vec_mult_and_sum_18_10_16_1_1_64.
Adding SRST signal on $procdff$2832 ($dff) from module multiple_c_matrix_vec_mult_and_sum_18_10_16_1_1_64 (D = $procmux$2268_Y, Q = \reg_Y_0_12, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$3615 ($sdff) from module multiple_c_matrix_vec_mult_and_sum_18_10_16_1_1_64 (D = { 4'0000 \out_Y_idft_0_12 [17:4] }, Q = \reg_Y_0_12).
Setting constant 0-bit at position 14 on $auto$ff.cc:262:slice$3616 ($sdffe) from module multiple_c_matrix_vec_mult_and_sum_18_10_16_1_1_64.
Setting constant 0-bit at position 15 on $auto$ff.cc:262:slice$3616 ($sdffe) from module multiple_c_matrix_vec_mult_and_sum_18_10_16_1_1_64.
Setting constant 0-bit at position 16 on $auto$ff.cc:262:slice$3616 ($sdffe) from module multiple_c_matrix_vec_mult_and_sum_18_10_16_1_1_64.
Setting constant 0-bit at position 17 on $auto$ff.cc:262:slice$3616 ($sdffe) from module multiple_c_matrix_vec_mult_and_sum_18_10_16_1_1_64.
Adding SRST signal on $procdff$2831 ($dff) from module multiple_c_matrix_vec_mult_and_sum_18_10_16_1_1_64 (D = $procmux$2273_Y, Q = \reg_Y_0_11, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$3618 ($sdff) from module multiple_c_matrix_vec_mult_and_sum_18_10_16_1_1_64 (D = { 4'0000 \out_Y_idft_0_11 [17:4] }, Q = \reg_Y_0_11).
Setting constant 0-bit at position 14 on $auto$ff.cc:262:slice$3619 ($sdffe) from module multiple_c_matrix_vec_mult_and_sum_18_10_16_1_1_64.
Setting constant 0-bit at position 15 on $auto$ff.cc:262:slice$3619 ($sdffe) from module multiple_c_matrix_vec_mult_and_sum_18_10_16_1_1_64.
Setting constant 0-bit at position 16 on $auto$ff.cc:262:slice$3619 ($sdffe) from module multiple_c_matrix_vec_mult_and_sum_18_10_16_1_1_64.
Setting constant 0-bit at position 17 on $auto$ff.cc:262:slice$3619 ($sdffe) from module multiple_c_matrix_vec_mult_and_sum_18_10_16_1_1_64.
Adding SRST signal on $procdff$2830 ($dff) from module multiple_c_matrix_vec_mult_and_sum_18_10_16_1_1_64 (D = $procmux$2278_Y, Q = \reg_Y_0_10, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$3621 ($sdff) from module multiple_c_matrix_vec_mult_and_sum_18_10_16_1_1_64 (D = { 4'0000 \out_Y_idft_0_10 [17:4] }, Q = \reg_Y_0_10).
Setting constant 0-bit at position 14 on $auto$ff.cc:262:slice$3622 ($sdffe) from module multiple_c_matrix_vec_mult_and_sum_18_10_16_1_1_64.
Setting constant 0-bit at position 15 on $auto$ff.cc:262:slice$3622 ($sdffe) from module multiple_c_matrix_vec_mult_and_sum_18_10_16_1_1_64.
Setting constant 0-bit at position 16 on $auto$ff.cc:262:slice$3622 ($sdffe) from module multiple_c_matrix_vec_mult_and_sum_18_10_16_1_1_64.
Setting constant 0-bit at position 17 on $auto$ff.cc:262:slice$3622 ($sdffe) from module multiple_c_matrix_vec_mult_and_sum_18_10_16_1_1_64.
Adding SRST signal on $procdff$2829 ($dff) from module multiple_c_matrix_vec_mult_and_sum_18_10_16_1_1_64 (D = $procmux$2283_Y, Q = \reg_Y_0_9, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$3624 ($sdff) from module multiple_c_matrix_vec_mult_and_sum_18_10_16_1_1_64 (D = { 4'0000 \out_Y_idft_0_9 [17:4] }, Q = \reg_Y_0_9).
Setting constant 0-bit at position 14 on $auto$ff.cc:262:slice$3625 ($sdffe) from module multiple_c_matrix_vec_mult_and_sum_18_10_16_1_1_64.
Setting constant 0-bit at position 15 on $auto$ff.cc:262:slice$3625 ($sdffe) from module multiple_c_matrix_vec_mult_and_sum_18_10_16_1_1_64.
Setting constant 0-bit at position 16 on $auto$ff.cc:262:slice$3625 ($sdffe) from module multiple_c_matrix_vec_mult_and_sum_18_10_16_1_1_64.
Setting constant 0-bit at position 17 on $auto$ff.cc:262:slice$3625 ($sdffe) from module multiple_c_matrix_vec_mult_and_sum_18_10_16_1_1_64.
Adding SRST signal on $procdff$2828 ($dff) from module multiple_c_matrix_vec_mult_and_sum_18_10_16_1_1_64 (D = $procmux$2288_Y, Q = \reg_Y_0_8, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$3627 ($sdff) from module multiple_c_matrix_vec_mult_and_sum_18_10_16_1_1_64 (D = { 4'0000 \out_Y_idft_0_8 [17:4] }, Q = \reg_Y_0_8).
Setting constant 0-bit at position 14 on $auto$ff.cc:262:slice$3628 ($sdffe) from module multiple_c_matrix_vec_mult_and_sum_18_10_16_1_1_64.
Setting constant 0-bit at position 15 on $auto$ff.cc:262:slice$3628 ($sdffe) from module multiple_c_matrix_vec_mult_and_sum_18_10_16_1_1_64.
Setting constant 0-bit at position 16 on $auto$ff.cc:262:slice$3628 ($sdffe) from module multiple_c_matrix_vec_mult_and_sum_18_10_16_1_1_64.
Setting constant 0-bit at position 17 on $auto$ff.cc:262:slice$3628 ($sdffe) from module multiple_c_matrix_vec_mult_and_sum_18_10_16_1_1_64.
Adding SRST signal on $procdff$2827 ($dff) from module multiple_c_matrix_vec_mult_and_sum_18_10_16_1_1_64 (D = $procmux$2293_Y, Q = \reg_Y_0_7, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$3630 ($sdff) from module multiple_c_matrix_vec_mult_and_sum_18_10_16_1_1_64 (D = { 4'0000 \out_Y_idft_0_7 [17:4] }, Q = \reg_Y_0_7).
Setting constant 0-bit at position 14 on $auto$ff.cc:262:slice$3631 ($sdffe) from module multiple_c_matrix_vec_mult_and_sum_18_10_16_1_1_64.
Setting constant 0-bit at position 15 on $auto$ff.cc:262:slice$3631 ($sdffe) from module multiple_c_matrix_vec_mult_and_sum_18_10_16_1_1_64.
Setting constant 0-bit at position 16 on $auto$ff.cc:262:slice$3631 ($sdffe) from module multiple_c_matrix_vec_mult_and_sum_18_10_16_1_1_64.
Setting constant 0-bit at position 17 on $auto$ff.cc:262:slice$3631 ($sdffe) from module multiple_c_matrix_vec_mult_and_sum_18_10_16_1_1_64.
Adding SRST signal on $procdff$2826 ($dff) from module multiple_c_matrix_vec_mult_and_sum_18_10_16_1_1_64 (D = $procmux$2298_Y, Q = \reg_Y_0_6, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$3633 ($sdff) from module multiple_c_matrix_vec_mult_and_sum_18_10_16_1_1_64 (D = { 4'0000 \out_Y_idft_0_6 [17:4] }, Q = \reg_Y_0_6).
Setting constant 0-bit at position 14 on $auto$ff.cc:262:slice$3634 ($sdffe) from module multiple_c_matrix_vec_mult_and_sum_18_10_16_1_1_64.
Setting constant 0-bit at position 15 on $auto$ff.cc:262:slice$3634 ($sdffe) from module multiple_c_matrix_vec_mult_and_sum_18_10_16_1_1_64.
Setting constant 0-bit at position 16 on $auto$ff.cc:262:slice$3634 ($sdffe) from module multiple_c_matrix_vec_mult_and_sum_18_10_16_1_1_64.
Setting constant 0-bit at position 17 on $auto$ff.cc:262:slice$3634 ($sdffe) from module multiple_c_matrix_vec_mult_and_sum_18_10_16_1_1_64.
Adding SRST signal on $procdff$2825 ($dff) from module multiple_c_matrix_vec_mult_and_sum_18_10_16_1_1_64 (D = $procmux$2303_Y, Q = \reg_Y_0_5, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$3636 ($sdff) from module multiple_c_matrix_vec_mult_and_sum_18_10_16_1_1_64 (D = { 4'0000 \out_Y_idft_0_5 [17:4] }, Q = \reg_Y_0_5).
Setting constant 0-bit at position 14 on $auto$ff.cc:262:slice$3637 ($sdffe) from module multiple_c_matrix_vec_mult_and_sum_18_10_16_1_1_64.
Setting constant 0-bit at position 15 on $auto$ff.cc:262:slice$3637 ($sdffe) from module multiple_c_matrix_vec_mult_and_sum_18_10_16_1_1_64.
Setting constant 0-bit at position 16 on $auto$ff.cc:262:slice$3637 ($sdffe) from module multiple_c_matrix_vec_mult_and_sum_18_10_16_1_1_64.
Setting constant 0-bit at position 17 on $auto$ff.cc:262:slice$3637 ($sdffe) from module multiple_c_matrix_vec_mult_and_sum_18_10_16_1_1_64.
Adding SRST signal on $procdff$2824 ($dff) from module multiple_c_matrix_vec_mult_and_sum_18_10_16_1_1_64 (D = $procmux$2308_Y, Q = \reg_Y_0_4, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$3639 ($sdff) from module multiple_c_matrix_vec_mult_and_sum_18_10_16_1_1_64 (D = { 4'0000 \out_Y_idft_0_4 [17:4] }, Q = \reg_Y_0_4).
Setting constant 0-bit at position 14 on $auto$ff.cc:262:slice$3640 ($sdffe) from module multiple_c_matrix_vec_mult_and_sum_18_10_16_1_1_64.
Setting constant 0-bit at position 15 on $auto$ff.cc:262:slice$3640 ($sdffe) from module multiple_c_matrix_vec_mult_and_sum_18_10_16_1_1_64.
Setting constant 0-bit at position 16 on $auto$ff.cc:262:slice$3640 ($sdffe) from module multiple_c_matrix_vec_mult_and_sum_18_10_16_1_1_64.
Setting constant 0-bit at position 17 on $auto$ff.cc:262:slice$3640 ($sdffe) from module multiple_c_matrix_vec_mult_and_sum_18_10_16_1_1_64.
Adding SRST signal on $procdff$2823 ($dff) from module multiple_c_matrix_vec_mult_and_sum_18_10_16_1_1_64 (D = $procmux$2313_Y, Q = \reg_Y_0_3, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$3642 ($sdff) from module multiple_c_matrix_vec_mult_and_sum_18_10_16_1_1_64 (D = { 4'0000 \out_Y_idft_0_3 [17:4] }, Q = \reg_Y_0_3).
Setting constant 0-bit at position 14 on $auto$ff.cc:262:slice$3643 ($sdffe) from module multiple_c_matrix_vec_mult_and_sum_18_10_16_1_1_64.
Setting constant 0-bit at position 15 on $auto$ff.cc:262:slice$3643 ($sdffe) from module multiple_c_matrix_vec_mult_and_sum_18_10_16_1_1_64.
Setting constant 0-bit at position 16 on $auto$ff.cc:262:slice$3643 ($sdffe) from module multiple_c_matrix_vec_mult_and_sum_18_10_16_1_1_64.
Setting constant 0-bit at position 17 on $auto$ff.cc:262:slice$3643 ($sdffe) from module multiple_c_matrix_vec_mult_and_sum_18_10_16_1_1_64.
Adding SRST signal on $procdff$2822 ($dff) from module multiple_c_matrix_vec_mult_and_sum_18_10_16_1_1_64 (D = $procmux$2318_Y, Q = \reg_Y_0_2, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$3645 ($sdff) from module multiple_c_matrix_vec_mult_and_sum_18_10_16_1_1_64 (D = { 4'0000 \out_Y_idft_0_2 [17:4] }, Q = \reg_Y_0_2).
Setting constant 0-bit at position 14 on $auto$ff.cc:262:slice$3646 ($sdffe) from module multiple_c_matrix_vec_mult_and_sum_18_10_16_1_1_64.
Setting constant 0-bit at position 15 on $auto$ff.cc:262:slice$3646 ($sdffe) from module multiple_c_matrix_vec_mult_and_sum_18_10_16_1_1_64.
Setting constant 0-bit at position 16 on $auto$ff.cc:262:slice$3646 ($sdffe) from module multiple_c_matrix_vec_mult_and_sum_18_10_16_1_1_64.
Setting constant 0-bit at position 17 on $auto$ff.cc:262:slice$3646 ($sdffe) from module multiple_c_matrix_vec_mult_and_sum_18_10_16_1_1_64.
Adding SRST signal on $procdff$2821 ($dff) from module multiple_c_matrix_vec_mult_and_sum_18_10_16_1_1_64 (D = $procmux$2323_Y, Q = \reg_Y_0_1, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$3648 ($sdff) from module multiple_c_matrix_vec_mult_and_sum_18_10_16_1_1_64 (D = { 4'0000 \out_Y_idft_0_1 [17:4] }, Q = \reg_Y_0_1).
Setting constant 0-bit at position 14 on $auto$ff.cc:262:slice$3649 ($sdffe) from module multiple_c_matrix_vec_mult_and_sum_18_10_16_1_1_64.
Setting constant 0-bit at position 15 on $auto$ff.cc:262:slice$3649 ($sdffe) from module multiple_c_matrix_vec_mult_and_sum_18_10_16_1_1_64.
Setting constant 0-bit at position 16 on $auto$ff.cc:262:slice$3649 ($sdffe) from module multiple_c_matrix_vec_mult_and_sum_18_10_16_1_1_64.
Setting constant 0-bit at position 17 on $auto$ff.cc:262:slice$3649 ($sdffe) from module multiple_c_matrix_vec_mult_and_sum_18_10_16_1_1_64.
Adding SRST signal on $procdff$2819 ($dff) from module multiple_c_matrix_vec_mult_and_sum_18_10_16_1_1_64 (D = $procmux$2333_Y, Q = \idft_out_valid, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$3651 ($sdff) from module multiple_c_matrix_vec_mult_and_sum_18_10_16_1_1_64 (D = \idft_next_out_0, Q = \idft_out_valid).
Adding SRST signal on $procdff$2820 ($dff) from module multiple_c_matrix_vec_mult_and_sum_18_10_16_1_1_64 (D = $procmux$2328_Y, Q = \reg_Y_0_0, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$3653 ($sdff) from module multiple_c_matrix_vec_mult_and_sum_18_10_16_1_1_64 (D = { 4'0000 \out_Y_idft_0_0 [17:4] }, Q = \reg_Y_0_0).
Setting constant 0-bit at position 14 on $auto$ff.cc:262:slice$3654 ($sdffe) from module multiple_c_matrix_vec_mult_and_sum_18_10_16_1_1_64.
Setting constant 0-bit at position 15 on $auto$ff.cc:262:slice$3654 ($sdffe) from module multiple_c_matrix_vec_mult_and_sum_18_10_16_1_1_64.
Setting constant 0-bit at position 16 on $auto$ff.cc:262:slice$3654 ($sdffe) from module multiple_c_matrix_vec_mult_and_sum_18_10_16_1_1_64.
Setting constant 0-bit at position 17 on $auto$ff.cc:262:slice$3654 ($sdffe) from module multiple_c_matrix_vec_mult_and_sum_18_10_16_1_1_64.
Adding SRST signal on $procdff$2837 ($dff) from module C_LSTM_stage_3_18_10_64_2048_1_16_1 (D = \i_ready, Q = \reg_i_ready, rval = 1'0).

4.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \counter_63_1..
Finding unused cells or wires in module \shift_register_group_18_16_3..
Finding unused cells or wires in module \shift_register_unit_18_3..
Finding unused cells or wires in module \counter_31_1..
Finding unused cells or wires in module \weight_buffer_18_9_1_64_2048_Wym_real_half_0..
Finding unused cells or wires in module $paramod$d00916e4dfc2c0e171972116a153dab27e988efb\single_port_ram..
Finding unused cells or wires in module \weight_buffer_18_9_1_64_2048_Wym_imag_half_0..
Finding unused cells or wires in module \stage3_parameter_buffer_18_1_16_64_2048..
Finding unused cells or wires in module \shift_register_unit_18_10..
Finding unused cells or wires in module \shift_register_group_18_910..
Finding unused cells or wires in module \codeBlock88206_18..
Finding unused cells or wires in module \codeBlock89324_18..
Finding unused cells or wires in module \dft_16_top_18..
Finding unused cells or wires in module \dsp_signed_mult_18x18_unit_18_18_1..
Finding unused cells or wires in module \fp_rounding_unit_1_37_10..
Finding unused cells or wires in module \elementwise_mult_core_18_1810_9_1..
Finding unused cells or wires in module \elementwise_sub_core_18_18_9..
Finding unused cells or wires in module \elementwise_add_core_18_18_9..
Finding unused cells or wires in module \c_matrix_vec_mult_core_18_10_16_1_1..
Finding unused cells or wires in module \sum_complex_vector_unit_18_18_16_64..
Finding unused cells or wires in module \shift_register_unit_18_1..
Finding unused cells or wires in module \shift_register_group_18_16_1..
Finding unused cells or wires in module \shiftRegFIFO_5_1..
Finding unused cells or wires in module \dsp_signed_mult_18x18_unit_18_36_0..
Finding unused cells or wires in module \multfix_alt_dsp_18..
Finding unused cells or wires in module \codeBlock98050_18..
Finding unused cells or wires in module \shiftRegFIFO_2_1..
Finding unused cells or wires in module \addfxp_18_1..
Finding unused cells or wires in module \subfxp_18_1..
Finding unused cells or wires in module \codeBlock99168_18..
Finding unused cells or wires in module \idft_16_top_18..
Finding unused cells or wires in module \multiple_c_matrix_vec_mult_and_sum_18_10_16_1_1_64..
Finding unused cells or wires in module \C_LSTM_stage_3_18_10_64_2048_1_16_1..
Removed 771 unused cells and 2143 unused wires.
<suppressed ~806 debug messages>

4.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$d00916e4dfc2c0e171972116a153dab27e988efb\single_port_ram.
Optimizing module C_LSTM_stage_3_18_10_64_2048_1_16_1.
Optimizing module addfxp_18_1.
Optimizing module c_matrix_vec_mult_core_18_10_16_1_1.
Optimizing module codeBlock88206_18.
Optimizing module codeBlock89324_18.
Optimizing module codeBlock98050_18.
Optimizing module codeBlock99168_18.
Optimizing module counter_31_1.
Optimizing module counter_63_1.
Optimizing module dft_16_top_18.
Optimizing module dsp_signed_mult_18x18_unit_18_18_1.
Optimizing module dsp_signed_mult_18x18_unit_18_36_0.
Optimizing module elementwise_add_core_18_18_9.
Optimizing module elementwise_mult_core_18_1810_9_1.
Optimizing module elementwise_sub_core_18_18_9.
Optimizing module fp_rounding_unit_1_37_10.
Optimizing module idft_16_top_18.
Optimizing module multfix_alt_dsp_18.
Optimizing module multiple_c_matrix_vec_mult_and_sum_18_10_16_1_1_64.
Optimizing module shiftRegFIFO_2_1.
Optimizing module shiftRegFIFO_5_1.
Optimizing module shift_register_group_18_16_1.
Optimizing module shift_register_group_18_16_3.
Optimizing module shift_register_group_18_910.
Optimizing module shift_register_unit_18_1.
Optimizing module shift_register_unit_18_10.
Optimizing module shift_register_unit_18_3.
Optimizing module stage3_parameter_buffer_18_1_16_64_2048.
Optimizing module subfxp_18_1.
Optimizing module sum_complex_vector_unit_18_18_16_64.
Optimizing module weight_buffer_18_9_1_64_2048_Wym_imag_half_0.
<suppressed ~1 debug messages>
Optimizing module weight_buffer_18_9_1_64_2048_Wym_real_half_0.
<suppressed ~1 debug messages>

4.9. Rerunning OPT passes. (Maybe there is more to do..)

4.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$d00916e4dfc2c0e171972116a153dab27e988efb\single_port_ram..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \C_LSTM_stage_3_18_10_64_2048_1_16_1..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \addfxp_18_1..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \c_matrix_vec_mult_core_18_10_16_1_1..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \codeBlock88206_18..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \codeBlock89324_18..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \codeBlock98050_18..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \codeBlock99168_18..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \counter_31_1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \counter_63_1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \dft_16_top_18..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \dsp_signed_mult_18x18_unit_18_18_1..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \dsp_signed_mult_18x18_unit_18_36_0..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \elementwise_add_core_18_18_9..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \elementwise_mult_core_18_1810_9_1..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \elementwise_sub_core_18_18_9..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \fp_rounding_unit_1_37_10..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \idft_16_top_18..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \multfix_alt_dsp_18..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \multiple_c_matrix_vec_mult_and_sum_18_10_16_1_1_64..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \shiftRegFIFO_2_1..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \shiftRegFIFO_5_1..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \shift_register_group_18_16_1..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \shift_register_group_18_16_3..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \shift_register_group_18_910..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \shift_register_unit_18_1..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \shift_register_unit_18_10..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \shift_register_unit_18_3..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \stage3_parameter_buffer_18_1_16_64_2048..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \subfxp_18_1..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \sum_complex_vector_unit_18_18_16_64..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \weight_buffer_18_9_1_64_2048_Wym_imag_half_0..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \weight_buffer_18_9_1_64_2048_Wym_real_half_0..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~39 debug messages>

4.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$d00916e4dfc2c0e171972116a153dab27e988efb\single_port_ram.
  Optimizing cells in module \C_LSTM_stage_3_18_10_64_2048_1_16_1.
  Optimizing cells in module \addfxp_18_1.
  Optimizing cells in module \c_matrix_vec_mult_core_18_10_16_1_1.
  Optimizing cells in module \codeBlock88206_18.
  Optimizing cells in module \codeBlock89324_18.
  Optimizing cells in module \codeBlock98050_18.
  Optimizing cells in module \codeBlock99168_18.
  Optimizing cells in module \counter_31_1.
  Optimizing cells in module \counter_63_1.
  Optimizing cells in module \dft_16_top_18.
  Optimizing cells in module \dsp_signed_mult_18x18_unit_18_18_1.
  Optimizing cells in module \dsp_signed_mult_18x18_unit_18_36_0.
  Optimizing cells in module \elementwise_add_core_18_18_9.
  Optimizing cells in module \elementwise_mult_core_18_1810_9_1.
  Optimizing cells in module \elementwise_sub_core_18_18_9.
  Optimizing cells in module \fp_rounding_unit_1_37_10.
  Optimizing cells in module \idft_16_top_18.
  Optimizing cells in module \multfix_alt_dsp_18.
  Optimizing cells in module \multiple_c_matrix_vec_mult_and_sum_18_10_16_1_1_64.
  Optimizing cells in module \shiftRegFIFO_2_1.
  Optimizing cells in module \shiftRegFIFO_5_1.
  Optimizing cells in module \shift_register_group_18_16_1.
  Optimizing cells in module \shift_register_group_18_16_3.
  Optimizing cells in module \shift_register_group_18_910.
  Optimizing cells in module \shift_register_unit_18_1.
  Optimizing cells in module \shift_register_unit_18_10.
  Optimizing cells in module \shift_register_unit_18_3.
  Optimizing cells in module \stage3_parameter_buffer_18_1_16_64_2048.
  Optimizing cells in module \subfxp_18_1.
  Optimizing cells in module \sum_complex_vector_unit_18_18_16_64.
  Optimizing cells in module \weight_buffer_18_9_1_64_2048_Wym_imag_half_0.
  Optimizing cells in module \weight_buffer_18_9_1_64_2048_Wym_real_half_0.
Performed a total of 0 changes.

4.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$d00916e4dfc2c0e171972116a153dab27e988efb\single_port_ram'.
Finding identical cells in module `\C_LSTM_stage_3_18_10_64_2048_1_16_1'.
Finding identical cells in module `\addfxp_18_1'.
Finding identical cells in module `\c_matrix_vec_mult_core_18_10_16_1_1'.
<suppressed ~21 debug messages>
Finding identical cells in module `\codeBlock88206_18'.
Finding identical cells in module `\codeBlock89324_18'.
Finding identical cells in module `\codeBlock98050_18'.
Finding identical cells in module `\codeBlock99168_18'.
Finding identical cells in module `\counter_31_1'.
Finding identical cells in module `\counter_63_1'.
Finding identical cells in module `\dft_16_top_18'.
Finding identical cells in module `\dsp_signed_mult_18x18_unit_18_18_1'.
Finding identical cells in module `\dsp_signed_mult_18x18_unit_18_36_0'.
Finding identical cells in module `\elementwise_add_core_18_18_9'.
Finding identical cells in module `\elementwise_mult_core_18_1810_9_1'.
Finding identical cells in module `\elementwise_sub_core_18_18_9'.
Finding identical cells in module `\fp_rounding_unit_1_37_10'.
Finding identical cells in module `\idft_16_top_18'.
Finding identical cells in module `\multfix_alt_dsp_18'.
Finding identical cells in module `\multiple_c_matrix_vec_mult_and_sum_18_10_16_1_1_64'.
Finding identical cells in module `\shiftRegFIFO_2_1'.
Finding identical cells in module `\shiftRegFIFO_5_1'.
Finding identical cells in module `\shift_register_group_18_16_1'.
Finding identical cells in module `\shift_register_group_18_16_3'.
Finding identical cells in module `\shift_register_group_18_910'.
Finding identical cells in module `\shift_register_unit_18_1'.
Finding identical cells in module `\shift_register_unit_18_10'.
Finding identical cells in module `\shift_register_unit_18_3'.
Finding identical cells in module `\stage3_parameter_buffer_18_1_16_64_2048'.
Finding identical cells in module `\subfxp_18_1'.
Finding identical cells in module `\sum_complex_vector_unit_18_18_16_64'.
<suppressed ~96 debug messages>
Finding identical cells in module `\weight_buffer_18_9_1_64_2048_Wym_imag_half_0'.
Finding identical cells in module `\weight_buffer_18_9_1_64_2048_Wym_real_half_0'.
Removed a total of 39 cells.

4.13. Executing OPT_DFF pass (perform DFF optimizations).

4.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$d00916e4dfc2c0e171972116a153dab27e988efb\single_port_ram..
Finding unused cells or wires in module \C_LSTM_stage_3_18_10_64_2048_1_16_1..
Finding unused cells or wires in module \addfxp_18_1..
Finding unused cells or wires in module \c_matrix_vec_mult_core_18_10_16_1_1..
Finding unused cells or wires in module \codeBlock88206_18..
Finding unused cells or wires in module \codeBlock89324_18..
Finding unused cells or wires in module \codeBlock98050_18..
Finding unused cells or wires in module \codeBlock99168_18..
Finding unused cells or wires in module \counter_31_1..
Finding unused cells or wires in module \counter_63_1..
Finding unused cells or wires in module \dft_16_top_18..
Finding unused cells or wires in module \dsp_signed_mult_18x18_unit_18_18_1..
Finding unused cells or wires in module \dsp_signed_mult_18x18_unit_18_36_0..
Finding unused cells or wires in module \elementwise_add_core_18_18_9..
Finding unused cells or wires in module \elementwise_mult_core_18_1810_9_1..
Finding unused cells or wires in module \elementwise_sub_core_18_18_9..
Finding unused cells or wires in module \fp_rounding_unit_1_37_10..
Finding unused cells or wires in module \idft_16_top_18..
Finding unused cells or wires in module \multfix_alt_dsp_18..
Finding unused cells or wires in module \multiple_c_matrix_vec_mult_and_sum_18_10_16_1_1_64..
Finding unused cells or wires in module \shiftRegFIFO_2_1..
Finding unused cells or wires in module \shiftRegFIFO_5_1..
Finding unused cells or wires in module \shift_register_group_18_16_1..
Finding unused cells or wires in module \shift_register_group_18_16_3..
Finding unused cells or wires in module \shift_register_group_18_910..
Finding unused cells or wires in module \shift_register_unit_18_1..
Finding unused cells or wires in module \shift_register_unit_18_10..
Finding unused cells or wires in module \shift_register_unit_18_3..
Finding unused cells or wires in module \stage3_parameter_buffer_18_1_16_64_2048..
Finding unused cells or wires in module \subfxp_18_1..
Finding unused cells or wires in module \sum_complex_vector_unit_18_18_16_64..
Finding unused cells or wires in module \weight_buffer_18_9_1_64_2048_Wym_imag_half_0..
Finding unused cells or wires in module \weight_buffer_18_9_1_64_2048_Wym_real_half_0..
Removed 0 unused cells and 34 unused wires.
<suppressed ~5 debug messages>

4.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$d00916e4dfc2c0e171972116a153dab27e988efb\single_port_ram.
Optimizing module C_LSTM_stage_3_18_10_64_2048_1_16_1.
Optimizing module addfxp_18_1.
Optimizing module c_matrix_vec_mult_core_18_10_16_1_1.
Optimizing module codeBlock88206_18.
Optimizing module codeBlock89324_18.
Optimizing module codeBlock98050_18.
Optimizing module codeBlock99168_18.
Optimizing module counter_31_1.
Optimizing module counter_63_1.
Optimizing module dft_16_top_18.
Optimizing module dsp_signed_mult_18x18_unit_18_18_1.
Optimizing module dsp_signed_mult_18x18_unit_18_36_0.
Optimizing module elementwise_add_core_18_18_9.
Optimizing module elementwise_mult_core_18_1810_9_1.
Optimizing module elementwise_sub_core_18_18_9.
Optimizing module fp_rounding_unit_1_37_10.
Optimizing module idft_16_top_18.
Optimizing module multfix_alt_dsp_18.
Optimizing module multiple_c_matrix_vec_mult_and_sum_18_10_16_1_1_64.
Optimizing module shiftRegFIFO_2_1.
Optimizing module shiftRegFIFO_5_1.
Optimizing module shift_register_group_18_16_1.
Optimizing module shift_register_group_18_16_3.
Optimizing module shift_register_group_18_910.
Optimizing module shift_register_unit_18_1.
Optimizing module shift_register_unit_18_10.
Optimizing module shift_register_unit_18_3.
Optimizing module stage3_parameter_buffer_18_1_16_64_2048.
Optimizing module subfxp_18_1.
Optimizing module sum_complex_vector_unit_18_18_16_64.
Optimizing module weight_buffer_18_9_1_64_2048_Wym_imag_half_0.
Optimizing module weight_buffer_18_9_1_64_2048_Wym_real_half_0.

4.16. Rerunning OPT passes. (Maybe there is more to do..)

4.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$d00916e4dfc2c0e171972116a153dab27e988efb\single_port_ram..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \C_LSTM_stage_3_18_10_64_2048_1_16_1..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \addfxp_18_1..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \c_matrix_vec_mult_core_18_10_16_1_1..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \codeBlock88206_18..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \codeBlock89324_18..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \codeBlock98050_18..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \codeBlock99168_18..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \counter_31_1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \counter_63_1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \dft_16_top_18..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \dsp_signed_mult_18x18_unit_18_18_1..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \dsp_signed_mult_18x18_unit_18_36_0..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \elementwise_add_core_18_18_9..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \elementwise_mult_core_18_1810_9_1..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \elementwise_sub_core_18_18_9..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \fp_rounding_unit_1_37_10..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \idft_16_top_18..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \multfix_alt_dsp_18..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \multiple_c_matrix_vec_mult_and_sum_18_10_16_1_1_64..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \shiftRegFIFO_2_1..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \shiftRegFIFO_5_1..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \shift_register_group_18_16_1..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \shift_register_group_18_16_3..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \shift_register_group_18_910..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \shift_register_unit_18_1..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \shift_register_unit_18_10..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \shift_register_unit_18_3..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \stage3_parameter_buffer_18_1_16_64_2048..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \subfxp_18_1..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \sum_complex_vector_unit_18_18_16_64..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \weight_buffer_18_9_1_64_2048_Wym_imag_half_0..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \weight_buffer_18_9_1_64_2048_Wym_real_half_0..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~39 debug messages>

4.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$d00916e4dfc2c0e171972116a153dab27e988efb\single_port_ram.
  Optimizing cells in module \C_LSTM_stage_3_18_10_64_2048_1_16_1.
  Optimizing cells in module \addfxp_18_1.
  Optimizing cells in module \c_matrix_vec_mult_core_18_10_16_1_1.
  Optimizing cells in module \codeBlock88206_18.
  Optimizing cells in module \codeBlock89324_18.
  Optimizing cells in module \codeBlock98050_18.
  Optimizing cells in module \codeBlock99168_18.
  Optimizing cells in module \counter_31_1.
  Optimizing cells in module \counter_63_1.
  Optimizing cells in module \dft_16_top_18.
  Optimizing cells in module \dsp_signed_mult_18x18_unit_18_18_1.
  Optimizing cells in module \dsp_signed_mult_18x18_unit_18_36_0.
  Optimizing cells in module \elementwise_add_core_18_18_9.
  Optimizing cells in module \elementwise_mult_core_18_1810_9_1.
  Optimizing cells in module \elementwise_sub_core_18_18_9.
  Optimizing cells in module \fp_rounding_unit_1_37_10.
  Optimizing cells in module \idft_16_top_18.
  Optimizing cells in module \multfix_alt_dsp_18.
  Optimizing cells in module \multiple_c_matrix_vec_mult_and_sum_18_10_16_1_1_64.
  Optimizing cells in module \shiftRegFIFO_2_1.
  Optimizing cells in module \shiftRegFIFO_5_1.
  Optimizing cells in module \shift_register_group_18_16_1.
  Optimizing cells in module \shift_register_group_18_16_3.
  Optimizing cells in module \shift_register_group_18_910.
  Optimizing cells in module \shift_register_unit_18_1.
  Optimizing cells in module \shift_register_unit_18_10.
  Optimizing cells in module \shift_register_unit_18_3.
  Optimizing cells in module \stage3_parameter_buffer_18_1_16_64_2048.
  Optimizing cells in module \subfxp_18_1.
  Optimizing cells in module \sum_complex_vector_unit_18_18_16_64.
  Optimizing cells in module \weight_buffer_18_9_1_64_2048_Wym_imag_half_0.
  Optimizing cells in module \weight_buffer_18_9_1_64_2048_Wym_real_half_0.
Performed a total of 0 changes.

4.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$d00916e4dfc2c0e171972116a153dab27e988efb\single_port_ram'.
Finding identical cells in module `\C_LSTM_stage_3_18_10_64_2048_1_16_1'.
Finding identical cells in module `\addfxp_18_1'.
Finding identical cells in module `\c_matrix_vec_mult_core_18_10_16_1_1'.
Finding identical cells in module `\codeBlock88206_18'.
Finding identical cells in module `\codeBlock89324_18'.
Finding identical cells in module `\codeBlock98050_18'.
Finding identical cells in module `\codeBlock99168_18'.
Finding identical cells in module `\counter_31_1'.
Finding identical cells in module `\counter_63_1'.
Finding identical cells in module `\dft_16_top_18'.
Finding identical cells in module `\dsp_signed_mult_18x18_unit_18_18_1'.
Finding identical cells in module `\dsp_signed_mult_18x18_unit_18_36_0'.
Finding identical cells in module `\elementwise_add_core_18_18_9'.
Finding identical cells in module `\elementwise_mult_core_18_1810_9_1'.
Finding identical cells in module `\elementwise_sub_core_18_18_9'.
Finding identical cells in module `\fp_rounding_unit_1_37_10'.
Finding identical cells in module `\idft_16_top_18'.
Finding identical cells in module `\multfix_alt_dsp_18'.
Finding identical cells in module `\multiple_c_matrix_vec_mult_and_sum_18_10_16_1_1_64'.
Finding identical cells in module `\shiftRegFIFO_2_1'.
Finding identical cells in module `\shiftRegFIFO_5_1'.
Finding identical cells in module `\shift_register_group_18_16_1'.
Finding identical cells in module `\shift_register_group_18_16_3'.
Finding identical cells in module `\shift_register_group_18_910'.
Finding identical cells in module `\shift_register_unit_18_1'.
Finding identical cells in module `\shift_register_unit_18_10'.
Finding identical cells in module `\shift_register_unit_18_3'.
Finding identical cells in module `\stage3_parameter_buffer_18_1_16_64_2048'.
Finding identical cells in module `\subfxp_18_1'.
Finding identical cells in module `\sum_complex_vector_unit_18_18_16_64'.
Finding identical cells in module `\weight_buffer_18_9_1_64_2048_Wym_imag_half_0'.
Finding identical cells in module `\weight_buffer_18_9_1_64_2048_Wym_real_half_0'.
Removed a total of 0 cells.

4.20. Executing OPT_DFF pass (perform DFF optimizations).

4.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$d00916e4dfc2c0e171972116a153dab27e988efb\single_port_ram..
Finding unused cells or wires in module \C_LSTM_stage_3_18_10_64_2048_1_16_1..
Finding unused cells or wires in module \addfxp_18_1..
Finding unused cells or wires in module \c_matrix_vec_mult_core_18_10_16_1_1..
Finding unused cells or wires in module \codeBlock88206_18..
Finding unused cells or wires in module \codeBlock89324_18..
Finding unused cells or wires in module \codeBlock98050_18..
Finding unused cells or wires in module \codeBlock99168_18..
Finding unused cells or wires in module \counter_31_1..
Finding unused cells or wires in module \counter_63_1..
Finding unused cells or wires in module \dft_16_top_18..
Finding unused cells or wires in module \dsp_signed_mult_18x18_unit_18_18_1..
Finding unused cells or wires in module \dsp_signed_mult_18x18_unit_18_36_0..
Finding unused cells or wires in module \elementwise_add_core_18_18_9..
Finding unused cells or wires in module \elementwise_mult_core_18_1810_9_1..
Finding unused cells or wires in module \elementwise_sub_core_18_18_9..
Finding unused cells or wires in module \fp_rounding_unit_1_37_10..
Finding unused cells or wires in module \idft_16_top_18..
Finding unused cells or wires in module \multfix_alt_dsp_18..
Finding unused cells or wires in module \multiple_c_matrix_vec_mult_and_sum_18_10_16_1_1_64..
Finding unused cells or wires in module \shiftRegFIFO_2_1..
Finding unused cells or wires in module \shiftRegFIFO_5_1..
Finding unused cells or wires in module \shift_register_group_18_16_1..
Finding unused cells or wires in module \shift_register_group_18_16_3..
Finding unused cells or wires in module \shift_register_group_18_910..
Finding unused cells or wires in module \shift_register_unit_18_1..
Finding unused cells or wires in module \shift_register_unit_18_10..
Finding unused cells or wires in module \shift_register_unit_18_3..
Finding unused cells or wires in module \stage3_parameter_buffer_18_1_16_64_2048..
Finding unused cells or wires in module \subfxp_18_1..
Finding unused cells or wires in module \sum_complex_vector_unit_18_18_16_64..
Finding unused cells or wires in module \weight_buffer_18_9_1_64_2048_Wym_imag_half_0..
Finding unused cells or wires in module \weight_buffer_18_9_1_64_2048_Wym_real_half_0..

4.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$d00916e4dfc2c0e171972116a153dab27e988efb\single_port_ram.
Optimizing module C_LSTM_stage_3_18_10_64_2048_1_16_1.
Optimizing module addfxp_18_1.
Optimizing module c_matrix_vec_mult_core_18_10_16_1_1.
Optimizing module codeBlock88206_18.
Optimizing module codeBlock89324_18.
Optimizing module codeBlock98050_18.
Optimizing module codeBlock99168_18.
Optimizing module counter_31_1.
Optimizing module counter_63_1.
Optimizing module dft_16_top_18.
Optimizing module dsp_signed_mult_18x18_unit_18_18_1.
Optimizing module dsp_signed_mult_18x18_unit_18_36_0.
Optimizing module elementwise_add_core_18_18_9.
Optimizing module elementwise_mult_core_18_1810_9_1.
Optimizing module elementwise_sub_core_18_18_9.
Optimizing module fp_rounding_unit_1_37_10.
Optimizing module idft_16_top_18.
Optimizing module multfix_alt_dsp_18.
Optimizing module multiple_c_matrix_vec_mult_and_sum_18_10_16_1_1_64.
Optimizing module shiftRegFIFO_2_1.
Optimizing module shiftRegFIFO_5_1.
Optimizing module shift_register_group_18_16_1.
Optimizing module shift_register_group_18_16_3.
Optimizing module shift_register_group_18_910.
Optimizing module shift_register_unit_18_1.
Optimizing module shift_register_unit_18_10.
Optimizing module shift_register_unit_18_3.
Optimizing module stage3_parameter_buffer_18_1_16_64_2048.
Optimizing module subfxp_18_1.
Optimizing module sum_complex_vector_unit_18_18_16_64.
Optimizing module weight_buffer_18_9_1_64_2048_Wym_imag_half_0.
Optimizing module weight_buffer_18_9_1_64_2048_Wym_real_half_0.

4.23. Finished OPT passes. (There is nothing left to do.)

5. Printing statistics.

=== $paramod$d00916e4dfc2c0e171972116a153dab27e988efb\single_port_ram ===

   Number of wires:                  9
   Number of wire bits:            836
   Number of public wires:           5
   Number of public wire bits:     338
   Number of memories:               1
   Number of memory bits:         1944
   Number of processes:              0
   Number of cells:                  6
     $dffe                         162
     $mux                          175

=== C_LSTM_stage_3_18_10_64_2048_1_16_1 ===

   Number of wires:                 76
   Number of wire bits:           1214
   Number of public wires:          75
   Number of public wire bits:    1197
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  5
     $sdff                           1

=== addfxp_18_1 ===

   Number of wires:                  6
   Number of wire bits:             91
   Number of public wires:           5
   Number of public wire bits:      73
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  2
     $add                           18
     $dff                           18

=== c_matrix_vec_mult_core_18_10_16_1_1 ===

   Number of wires:                300
   Number of wire bits:           5009
   Number of public wires:         290
   Number of public wire bits:    4880
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                101
     $and                            5
     $neg                          126
     $not                            1
     $sdffe                       1354

=== codeBlock88206_18 ===

   Number of wires:                296
   Number of wire bits:           5355
   Number of public wires:         288
   Number of public wire bits:    5099
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                182
     $add                          128
     $dffe                        1440
     $not                          128
     $sdff                           1

=== codeBlock89324_18 ===

   Number of wires:                197
   Number of wire bits:           3461
   Number of public wires:         197
   Number of public wire bits:    3461
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 98
     $dffe                         576
     $sdff                           1

=== codeBlock98050_18 ===

   Number of wires:                296
   Number of wire bits:           5355
   Number of public wires:         288
   Number of public wire bits:    5099
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                182
     $add                          128
     $dffe                        1440
     $not                          128
     $sdff                           1

=== codeBlock99168_18 ===

   Number of wires:                197
   Number of wire bits:           3461
   Number of public wires:         197
   Number of public wire bits:    3461
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 98
     $dffe                         576
     $sdff                           1

=== counter_31_1 ===

   Number of wires:                  7
   Number of wire bits:             64
   Number of public wires:           4
   Number of public wire bits:      17
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  4
     $add                           32
     $le                            32
     $mux                           14
     $sdffe                         14

=== counter_63_1 ===

   Number of wires:                  7
   Number of wire bits:             64
   Number of public wires:           4
   Number of public wire bits:      17
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  4
     $add                           32
     $le                            32
     $mux                           14
     $sdffe                         14

=== dft_16_top_18 ===

   Number of wires:                167
   Number of wire bits:           2887
   Number of public wires:         167
   Number of public wire bits:    2887
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  2

=== dsp_signed_mult_18x18_unit_18_18_1 ===

   Number of wires:                 22
   Number of wire bits:            374
   Number of public wires:          20
   Number of public wire bits:     300
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 11
     $mul                           74
     $sdffe                        149

=== dsp_signed_mult_18x18_unit_18_36_0 ===

   Number of wires:                 18
   Number of wire bits:            296
   Number of public wires:          16
   Number of public wire bits:     224
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  7
     $dff                           72
     $mul                           72
     $sdffe                          3

=== elementwise_add_core_18_18_9 ===

   Number of wires:                 72
   Number of wire bits:           1143
   Number of public wires:          63
   Number of public wire bits:     981
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 39
     $add                          162
     $and                            1
     $sdffe                        488

=== elementwise_mult_core_18_1810_9_1 ===

   Number of wires:                 99
   Number of wire bits:           1665
   Number of public wires:          99
   Number of public wire bits:    1665
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 34
     $and                            1
     $sdffe                        325

=== elementwise_sub_core_18_18_9 ===

   Number of wires:                 72
   Number of wire bits:           1143
   Number of public wires:          63
   Number of public wire bits:     981
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 39
     $and                            1
     $sdffe                        488
     $sub                          162

=== fp_rounding_unit_1_37_10 ===

   Number of wires:                 15
   Number of wire bits:            267
   Number of public wires:          14
   Number of public wire bits:     230
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  8
     $add                           37
     $mux                           37
     $sdffe                        104

=== idft_16_top_18 ===

   Number of wires:                167
   Number of wire bits:           2887
   Number of public wires:         167
   Number of public wire bits:    2887
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  2

=== multfix_alt_dsp_18 ===

   Number of wires:                 12
   Number of wire bits:            218
   Number of public wires:          12
   Number of public wire bits:     218
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1

=== multiple_c_matrix_vec_mult_and_sum_18_10_16_1_1_64 ===

   Number of wires:                191
   Number of wire bits:           3217
   Number of public wires:         191
   Number of public wire bits:    3217
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 24
     $and                            1
     $sdffe                        226

=== shiftRegFIFO_2_1 ===

   Number of wires:                  6
   Number of wire bits:              6
   Number of public wires:           6
   Number of public wire bits:       6
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  2
     $sdff                           2

=== shiftRegFIFO_5_1 ===

   Number of wires:                  9
   Number of wire bits:              9
   Number of public wires:           9
   Number of public wire bits:       9
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  5
     $sdff                           5

=== shift_register_group_18_16_1 ===

   Number of wires:                 35
   Number of wire bits:            579
   Number of public wires:          35
   Number of public wire bits:     579
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 16

=== shift_register_group_18_16_3 ===

   Number of wires:                 35
   Number of wire bits:            579
   Number of public wires:          35
   Number of public wire bits:     579
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 16

=== shift_register_group_18_910 ===

   Number of wires:                 21
   Number of wire bits:            327
   Number of public wires:          21
   Number of public wire bits:     327
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  9

=== shift_register_unit_18_1 ===

   Number of wires:                  6
   Number of wire bits:             57
   Number of public wires:           6
   Number of public wire bits:      57
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     $sdffe                         18

=== shift_register_unit_18_10 ===

   Number of wires:                 15
   Number of wire bits:            219
   Number of public wires:          15
   Number of public wire bits:     219
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 10
     $sdffe                        180

=== shift_register_unit_18_3 ===

   Number of wires:                  8
   Number of wire bits:             93
   Number of public wires:           8
   Number of public wire bits:      93
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  3
     $sdffe                         54

=== stage3_parameter_buffer_18_1_16_64_2048 ===

   Number of wires:                 27
   Number of wire bits:            403
   Number of public wires:          25
   Number of public wire bits:     370
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  7
     $add                           32
     $and                            1
     $eq                            14

=== subfxp_18_1 ===

   Number of wires:                  6
   Number of wire bits:             91
   Number of public wires:           5
   Number of public wire bits:      73
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  2
     $add                           18
     $dff                           18

=== sum_complex_vector_unit_18_18_16_64 ===

   Number of wires:                171
   Number of wire bits:           2948
   Number of public wires:         104
   Number of public wire bits:    1749
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                103
     $add                          608
     $and                            1
     $eq                            14
     $mux                          590
     $reduce_and                     2
     $sdffe                        591

=== weight_buffer_18_9_1_64_2048_Wym_imag_half_0 ===

   Number of wires:                 15
   Number of wire bits:            359
   Number of public wires:          15
   Number of public wire bits:     359
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  2
     $dff                           11

=== weight_buffer_18_9_1_64_2048_Wym_real_half_0 ===

   Number of wires:                 15
   Number of wire bits:            359
   Number of public wires:          15
   Number of public wire bits:     359
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  2
     $dff                           11

=== design hierarchy ===

   C_LSTM_stage_3_18_10_64_2048_1_16_1      1
     multiple_c_matrix_vec_mult_and_sum_18_10_16_1_1_64      0
       c_matrix_vec_mult_core_18_10_16_1_1      0
         dft_16_top_18               0
           codeBlock88206_18         0
             addfxp_18_1             0
             multfix_alt_dsp_18      0
               dsp_signed_mult_18x18_unit_18_36_0      0
             shiftRegFIFO_5_1        0
             subfxp_18_1             0
           codeBlock89324_18         0
             addfxp_18_1             0
             shiftRegFIFO_2_1        0
             subfxp_18_1             0
         elementwise_add_core_18_18_9      0
         elementwise_mult_core_18_1810_9_1      0
           dsp_signed_mult_18x18_unit_18_18_1      0
           fp_rounding_unit_1_37_10      0
         elementwise_sub_core_18_18_9      0
         shift_register_group_18_910      0
           shift_register_unit_18_10      0
       idft_16_top_18                0
         codeBlock98050_18           0
           addfxp_18_1               0
           multfix_alt_dsp_18        0
             dsp_signed_mult_18x18_unit_18_36_0      0
           shiftRegFIFO_5_1          0
           subfxp_18_1               0
         codeBlock99168_18           0
           addfxp_18_1               0
           shiftRegFIFO_2_1          0
           subfxp_18_1               0
       shift_register_group_18_16_1      0
         shift_register_unit_18_1      0
       sum_complex_vector_unit_18_18_16_64      0
     shift_register_group_18_16_3      0
       shift_register_unit_18_3      0
     shift_register_unit_18_3        0
     stage3_parameter_buffer_18_1_16_64_2048      0
       counter_31_1                  0
       counter_63_1                  0
       weight_buffer_18_9_1_64_2048_Wym_imag_half_0      0
         $paramod$d00916e4dfc2c0e171972116a153dab27e988efb\single_port_ram      0
       weight_buffer_18_9_1_64_2048_Wym_real_half_0      0
         $paramod$d00916e4dfc2c0e171972116a153dab27e988efb\single_port_ram      0

   Number of wires:                 76
   Number of wire bits:           1214
   Number of public wires:          75
   Number of public wire bits:    1197
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  5
     $sdff                           1

Warnings: 22 unique messages, 22 total
End of script. Logfile hash: 0ac654e887, CPU: user 1.65s system 0.02s, MEM: 39.68 MB peak
Yosys 0.10+12 (git sha1 72fac04, gcc 7.4.0-1ubuntu1~16.04~ppa1 -fPIC -Os)
Time spent: 25% 3x opt_clean (0 sec), 20% 3x opt_dff (0 sec), ...
