

================================================================
== Vivado HLS Report for 'StreamingConvolution_4'
================================================================
* Date:           Tue Jul  7 16:24:53 2020

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        CIFAR10
* Solution:       sol1
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   5.00|     6.981|        0.62|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |  196|  196|  196|  196|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1  |  194|  194|         5|          2|          1|    96|    yes   |
        +----------+-----+-----+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 2, depth = 5


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 7
* Pipeline : 1
  Pipeline-0 : II = 2, D = 5, States = { 2 3 4 5 6 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	7  / (tmp)
	3  / (!tmp)
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	2  / true
7 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.81>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%ofm_y_1 = alloca i32"   --->   Operation 8 'alloca' 'ofm_y_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%ofm_x_1 = alloca i32"   --->   Operation 9 'alloca' 'ofm_x_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%k_y_1 = alloca i32"   --->   Operation 10 'alloca' 'k_y_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%inp_1 = alloca i32"   --->   Operation 11 'alloca' 'inp_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%k_x_1 = alloca i32"   --->   Operation 12 'alloca' 'k_x_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%read_block_1 = alloca i32"   --->   Operation 13 'alloca' 'read_block_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%current_block_write_1 = alloca i32"   --->   Operation 14 'alloca' 'current_block_write_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%current_line_1 = alloca i32"   --->   Operation 15 'alloca' 'current_line_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%counter_internal_blo = alloca i32"   --->   Operation 16 'alloca' 'counter_internal_blo' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i128* %in_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 17 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i128* %out_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 18 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%inputBuf_0_0_V = alloca [5 x i128], align 8" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:56]   --->   Operation 19 'alloca' 'inputBuf_0_0_V' <Predicate = true> <Delay = 0.00> <Core = "RAM_2P">   --->   Core 40 'RAM_2P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 5> <RAM>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%inputBuf_0_1_V = alloca [5 x i128], align 8" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:56]   --->   Operation 20 'alloca' 'inputBuf_0_1_V' <Predicate = true> <Delay = 0.00> <Core = "RAM_2P">   --->   Core 40 'RAM_2P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 5> <RAM>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%inputBuf_1_0_V = alloca [5 x i128], align 8" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:56]   --->   Operation 21 'alloca' 'inputBuf_1_0_V' <Predicate = true> <Delay = 0.00> <Core = "RAM_2P">   --->   Core 40 'RAM_2P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 5> <RAM>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%inputBuf_1_1_V = alloca [5 x i128], align 8" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:56]   --->   Operation 22 'alloca' 'inputBuf_1_1_V' <Predicate = true> <Delay = 0.00> <Core = "RAM_2P">   --->   Core 40 'RAM_2P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 5> <RAM>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%inputBuf_2_0_V = alloca [5 x i128], align 8" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:56]   --->   Operation 23 'alloca' 'inputBuf_2_0_V' <Predicate = true> <Delay = 0.00> <Core = "RAM_2P">   --->   Core 40 'RAM_2P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 5> <RAM>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%inputBuf_2_1_V = alloca [5 x i128], align 8" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:56]   --->   Operation 24 'alloca' 'inputBuf_2_1_V' <Predicate = true> <Delay = 0.00> <Core = "RAM_2P">   --->   Core 40 'RAM_2P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 5> <RAM>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%inputBuf_3_0_V = alloca [5 x i128], align 8" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:56]   --->   Operation 25 'alloca' 'inputBuf_3_0_V' <Predicate = true> <Delay = 0.00> <Core = "RAM_2P">   --->   Core 40 'RAM_2P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 5> <RAM>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%inputBuf_3_1_V = alloca [5 x i128], align 8" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:56]   --->   Operation 26 'alloca' 'inputBuf_3_1_V' <Predicate = true> <Delay = 0.00> <Core = "RAM_2P">   --->   Core 40 'RAM_2P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 5> <RAM>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([5 x i128]* %inputBuf_0_0_V, [5 x i128]* %inputBuf_0_1_V, [5 x i128]* %inputBuf_1_0_V, [5 x i128]* %inputBuf_1_1_V, [5 x i128]* %inputBuf_2_0_V, [5 x i128]* %inputBuf_2_1_V, [5 x i128]* %inputBuf_3_0_V, [5 x i128]* %inputBuf_3_1_V, [1 x i8]* @p_str, [7 x i8]* @p_str108, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:59]   --->   Operation 27 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (1.76ns)   --->   "store i32 0, i32* %counter_internal_blo"   --->   Operation 28 'store' <Predicate = true> <Delay = 1.76>
ST_1 : Operation 29 [1/1] (1.81ns)   --->   "store i32 0, i32* %current_line_1"   --->   Operation 29 'store' <Predicate = true> <Delay = 1.81>
ST_1 : Operation 30 [1/1] (1.81ns)   --->   "store i32 0, i32* %current_block_write_1"   --->   Operation 30 'store' <Predicate = true> <Delay = 1.81>
ST_1 : Operation 31 [1/1] (1.81ns)   --->   "store i32 0, i32* %read_block_1"   --->   Operation 31 'store' <Predicate = true> <Delay = 1.81>
ST_1 : Operation 32 [1/1] (1.76ns)   --->   "store i32 0, i32* %k_x_1"   --->   Operation 32 'store' <Predicate = true> <Delay = 1.76>
ST_1 : Operation 33 [1/1] (1.81ns)   --->   "store i32 0, i32* %inp_1"   --->   Operation 33 'store' <Predicate = true> <Delay = 1.81>
ST_1 : Operation 34 [1/1] (1.76ns)   --->   "store i32 0, i32* %k_y_1"   --->   Operation 34 'store' <Predicate = true> <Delay = 1.76>
ST_1 : Operation 35 [1/1] (1.76ns)   --->   "store i32 0, i32* %ofm_x_1"   --->   Operation 35 'store' <Predicate = true> <Delay = 1.76>
ST_1 : Operation 36 [1/1] (1.76ns)   --->   "store i32 0, i32* %ofm_y_1"   --->   Operation 36 'store' <Predicate = true> <Delay = 1.76>
ST_1 : Operation 37 [1/1] (1.76ns)   --->   "br label %.preheader42.0" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:73]   --->   Operation 37 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 6.98>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%i = phi i7 [ %i_s, %._crit_edge.0 ], [ 0, %.preheader42.preheader.0 ]" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:73]   --->   Operation 38 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (1.48ns)   --->   "%tmp = icmp eq i7 %i, -32" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:73]   --->   Operation 39 'icmp' 'tmp' <Predicate = true> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 96, i64 96, i64 96)"   --->   Operation 40 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (1.87ns)   --->   "%i_s = add i7 %i, 1" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:73]   --->   Operation 41 'add' 'i_s' <Predicate = true> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "br i1 %tmp, label %8, label %0" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:73]   --->   Operation 42 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%inp_1_load_3 = load i32* %inp_1" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:75]   --->   Operation 43 'load' 'inp_1_load_3' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%tmp_157 = call i32 (...)* @_ssdm_op_SpecRegionBegin([14 x i8]* @p_str125)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:73]   --->   Operation 44 'specregionbegin' 'tmp_157' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:74]   --->   Operation 45 'specpipeline' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (2.47ns)   --->   "%tmp_s = icmp ult i32 %inp_1_load_3, 15" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:75]   --->   Operation 46 'icmp' 'tmp_s' <Predicate = (!tmp)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "br i1 %tmp_s, label %.preheader41.preheader.0, label %2" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:75]   --->   Operation 47 'br' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%counter_internal_blo_7 = load i32* %counter_internal_blo" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:97]   --->   Operation 48 'load' 'counter_internal_blo_7' <Predicate = (!tmp & !tmp_s)> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (2.47ns)   --->   "%tmp_159 = icmp ult i32 %counter_internal_blo_7, 26" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:97]   --->   Operation 49 'icmp' 'tmp_159' <Predicate = (!tmp & !tmp_s)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "br i1 %tmp_159, label %3, label %._crit_edge43.0" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:97]   --->   Operation 50 'br' <Predicate = (!tmp & !tmp_s)> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%ofm_x_1_load_2 = load i32* %ofm_x_1" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:102]   --->   Operation 51 'load' 'ofm_x_1_load_2' <Predicate = (!tmp & !tmp_s & tmp_159)> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%k_y_1_load = load i32* %k_y_1" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:99]   --->   Operation 52 'load' 'k_y_1_load' <Predicate = (!tmp & !tmp_s & tmp_159)> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%k_x_1_load = load i32* %k_x_1" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:108]   --->   Operation 53 'load' 'k_x_1_load' <Predicate = (!tmp & !tmp_s & tmp_159)> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%tmp_1362 = trunc i32 %k_y_1_load to i2" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:99]   --->   Operation 54 'trunc' 'tmp_1362' <Predicate = (!tmp & !tmp_s & tmp_159)> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (2.55ns)   --->   "%k_y_8 = add i32 1, %k_y_1_load" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:99]   --->   Operation 55 'add' 'k_y_8' <Predicate = (!tmp & !tmp_s & tmp_159)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 56 [1/1] (2.55ns)   --->   "%current_line_in_bloc = add i32 %ofm_x_1_load_2, %k_x_1_load" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:102]   --->   Operation 56 'add' 'current_line_in_bloc' <Predicate = (!tmp & !tmp_s & tmp_159)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 57 [1/1] (2.55ns)   --->   "%k_x_8 = add i32 1, %k_x_1_load" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:108]   --->   Operation 57 'add' 'k_x_8' <Predicate = (!tmp & !tmp_s & tmp_159)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 58 [1/1] (2.47ns)   --->   "%tmp_162 = icmp eq i32 %k_x_8, 3" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:109]   --->   Operation 58 'icmp' 'tmp_162' <Predicate = (!tmp & !tmp_s & tmp_159)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "br i1 %tmp_162, label %4, label %.._crit_edge43.0_crit_edge154" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:109]   --->   Operation 59 'br' <Predicate = (!tmp & !tmp_s & tmp_159)> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (1.76ns)   --->   "store i32 %k_x_8, i32* %k_x_1" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:108]   --->   Operation 60 'store' <Predicate = (!tmp & !tmp_s & tmp_159 & !tmp_162)> <Delay = 1.76>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "br label %._crit_edge43.0" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:109]   --->   Operation 61 'br' <Predicate = (!tmp & !tmp_s & tmp_159 & !tmp_162)> <Delay = 0.00>
ST_2 : Operation 62 [1/1] (2.47ns)   --->   "%tmp_164 = icmp eq i32 %k_y_8, 3" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:112]   --->   Operation 62 'icmp' 'tmp_164' <Predicate = (!tmp & !tmp_s & tmp_159 & tmp_162)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "br i1 %tmp_164, label %5, label %.._crit_edge43.0_crit_edge153" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:112]   --->   Operation 63 'br' <Predicate = (!tmp & !tmp_s & tmp_159 & tmp_162)> <Delay = 0.00>
ST_2 : Operation 64 [1/1] (1.76ns)   --->   "store i32 0, i32* %k_x_1"   --->   Operation 64 'store' <Predicate = (!tmp & !tmp_s & tmp_159 & tmp_162 & !tmp_164)> <Delay = 1.76>
ST_2 : Operation 65 [1/1] (1.76ns)   --->   "store i32 %k_y_8, i32* %k_y_1" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:99]   --->   Operation 65 'store' <Predicate = (!tmp & !tmp_s & tmp_159 & tmp_162 & !tmp_164)> <Delay = 1.76>
ST_2 : Operation 66 [1/1] (0.00ns)   --->   "br label %._crit_edge43.0" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:112]   --->   Operation 66 'br' <Predicate = (!tmp & !tmp_s & tmp_159 & tmp_162 & !tmp_164)> <Delay = 0.00>
ST_2 : Operation 67 [1/1] (0.00ns)   --->   "%ofm_x_1_load = load i32* %ofm_x_1" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:114]   --->   Operation 67 'load' 'ofm_x_1_load' <Predicate = (!tmp & !tmp_s & tmp_159 & tmp_162 & tmp_164)> <Delay = 0.00>
ST_2 : Operation 68 [1/1] (2.55ns)   --->   "%ofm_x_8 = add i32 %ofm_x_1_load, 1" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:114]   --->   Operation 68 'add' 'ofm_x_8' <Predicate = (!tmp & !tmp_s & tmp_159 & tmp_162 & tmp_164)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 69 [1/1] (2.47ns)   --->   "%tmp_166 = icmp eq i32 %ofm_x_8, 3" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:115]   --->   Operation 69 'icmp' 'tmp_166' <Predicate = (!tmp & !tmp_s & tmp_159 & tmp_162 & tmp_164)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 70 [1/1] (1.76ns)   --->   "store i32 0, i32* %k_y_1"   --->   Operation 70 'store' <Predicate = (!tmp & !tmp_s & tmp_159 & tmp_162 & tmp_164)> <Delay = 1.76>
ST_2 : Operation 71 [1/1] (0.00ns)   --->   "br i1 %tmp_166, label %6, label %.._crit_edge43.0_crit_edge" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:115]   --->   Operation 71 'br' <Predicate = (!tmp & !tmp_s & tmp_159 & tmp_162 & tmp_164)> <Delay = 0.00>
ST_2 : Operation 72 [1/1] (1.76ns)   --->   "store i32 0, i32* %k_x_1"   --->   Operation 72 'store' <Predicate = (!tmp & !tmp_s & tmp_159 & tmp_162 & tmp_164 & !tmp_166)> <Delay = 1.76>
ST_2 : Operation 73 [1/1] (1.76ns)   --->   "store i32 %ofm_x_8, i32* %ofm_x_1" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:114]   --->   Operation 73 'store' <Predicate = (!tmp & !tmp_s & tmp_159 & tmp_162 & tmp_164 & !tmp_166)> <Delay = 1.76>
ST_2 : Operation 74 [1/1] (0.00ns)   --->   "br label %._crit_edge43.0" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:115]   --->   Operation 74 'br' <Predicate = (!tmp & !tmp_s & tmp_159 & tmp_162 & tmp_164 & !tmp_166)> <Delay = 0.00>
ST_2 : Operation 75 [1/1] (0.00ns)   --->   "%ofm_y_1_load = load i32* %ofm_y_1" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:117]   --->   Operation 75 'load' 'ofm_y_1_load' <Predicate = (!tmp & !tmp_s & tmp_159 & tmp_162 & tmp_164 & tmp_166)> <Delay = 0.00>
ST_2 : Operation 76 [1/1] (2.55ns)   --->   "%ofm_y_8 = add i32 %ofm_y_1_load, 1" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:117]   --->   Operation 76 'add' 'ofm_y_8' <Predicate = (!tmp & !tmp_s & tmp_159 & tmp_162 & tmp_164 & tmp_166)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 77 [1/1] (2.47ns)   --->   "%tmp_167 = icmp eq i32 %ofm_y_8, 3" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:118]   --->   Operation 77 'icmp' 'tmp_167' <Predicate = (!tmp & !tmp_s & tmp_159 & tmp_162 & tmp_164 & tmp_166)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 78 [1/1] (1.76ns)   --->   "store i32 0, i32* %k_x_1"   --->   Operation 78 'store' <Predicate = (!tmp & !tmp_s & tmp_159 & tmp_162 & tmp_164 & tmp_166)> <Delay = 1.76>
ST_2 : Operation 79 [1/1] (1.76ns)   --->   "store i32 0, i32* %ofm_x_1"   --->   Operation 79 'store' <Predicate = (!tmp & !tmp_s & tmp_159 & tmp_162 & tmp_164 & tmp_166)> <Delay = 1.76>
ST_2 : Operation 80 [1/1] (0.00ns)   --->   "%read_block_1_load_3 = load i32* %read_block_1" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:126]   --->   Operation 80 'load' 'read_block_1_load_3' <Predicate = (!tmp & !tmp_s)> <Delay = 0.00>
ST_2 : Operation 81 [1/1] (0.00ns)   --->   "%counter_internal_blo_6 = load i32* %counter_internal_blo" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:126]   --->   Operation 81 'load' 'counter_internal_blo_6' <Predicate = (!tmp & !tmp_s)> <Delay = 0.00>
ST_2 : Operation 82 [1/1] (0.00ns)   --->   "%tmp_1364 = call i30 @_ssdm_op_PartSelect.i30.i32.i32.i32(i32 %counter_internal_blo_6, i32 2, i32 31)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:126]   --->   Operation 82 'partselect' 'tmp_1364' <Predicate = (!tmp & !tmp_s)> <Delay = 0.00>
ST_2 : Operation 83 [1/1] (2.46ns)   --->   "%icmp = icmp eq i30 %tmp_1364, 0" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:126]   --->   Operation 83 'icmp' 'icmp' <Predicate = (!tmp & !tmp_s)> <Delay = 2.46> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 84 [1/1] (2.47ns)   --->   "%tmp_168 = icmp ult i32 %read_block_1_load_3, 5" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:126]   --->   Operation 84 'icmp' 'tmp_168' <Predicate = (!tmp & !tmp_s)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 85 [1/1] (0.97ns)   --->   "%or_cond = and i1 %icmp, %tmp_168" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:126]   --->   Operation 85 'and' 'or_cond' <Predicate = (!tmp & !tmp_s)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 86 [1/1] (0.00ns)   --->   "br i1 %or_cond, label %.preheader.preheader.0, label %._crit_edge48.0" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:126]   --->   Operation 86 'br' <Predicate = (!tmp & !tmp_s)> <Delay = 0.00>
ST_2 : Operation 87 [1/1] (0.00ns)   --->   "%current_line_1_load_6 = load i32* %current_line_1" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:135]   --->   Operation 87 'load' 'current_line_1_load_6' <Predicate = (!tmp & !tmp_s & or_cond)> <Delay = 0.00>
ST_2 : Operation 88 [1/1] (2.55ns)   --->   "%current_line_3 = add i32 %current_line_1_load_6, 1" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:135]   --->   Operation 88 'add' 'current_line_3' <Predicate = (!tmp & !tmp_s & or_cond)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 89 [1/1] (0.00ns)   --->   "%counter_internal_blo_5 = load i32* %counter_internal_blo" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:146]   --->   Operation 89 'load' 'counter_internal_blo_5' <Predicate = (!tmp & !tmp_s)> <Delay = 0.00>
ST_2 : Operation 90 [1/1] (2.55ns)   --->   "%counter_internal_blo_4 = add i32 %counter_internal_blo_5, 1" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:146]   --->   Operation 90 'add' 'counter_internal_blo_4' <Predicate = (!tmp & !tmp_s)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 91 [1/1] (0.00ns)   --->   "%current_line_1_load = load i32* %current_line_1" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:83]   --->   Operation 91 'load' 'current_line_1_load' <Predicate = (!tmp & tmp_s)> <Delay = 0.00>
ST_2 : Operation 92 [1/1] (2.55ns)   --->   "%current_line_s = add i32 %current_line_1_load, 1" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:83]   --->   Operation 92 'add' 'current_line_s' <Predicate = (!tmp & tmp_s)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 93 [1/1] (0.00ns)   --->   "%empty_1196 = call i32 (...)* @_ssdm_op_SpecRegionEnd([14 x i8]* @p_str125, i32 %tmp_157)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:152]   --->   Operation 93 'specregionend' 'empty_1196' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 94 [1/1] (0.00ns)   --->   "br label %.preheader42.0" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:73]   --->   Operation 94 'br' <Predicate = (!tmp)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 4.94>
ST_3 : Operation 95 [1/1] (0.00ns)   --->   "%tmp_161 = zext i32 %current_line_in_bloc to i64" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:105]   --->   Operation 95 'zext' 'tmp_161' <Predicate = (!tmp & !tmp_s & tmp_159)> <Delay = 0.00>
ST_3 : Operation 96 [1/1] (0.00ns)   --->   "%inputBuf_0_0_V_add_3 = getelementptr [5 x i128]* %inputBuf_0_0_V, i64 0, i64 %tmp_161" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:105]   --->   Operation 96 'getelementptr' 'inputBuf_0_0_V_add_3' <Predicate = (!tmp & !tmp_s & tmp_159)> <Delay = 0.00>
ST_3 : Operation 97 [2/2] (2.32ns)   --->   "%inputBuf_0_0_V_loa = load i128* %inputBuf_0_0_V_add_3, align 8" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:105]   --->   Operation 97 'load' 'inputBuf_0_0_V_loa' <Predicate = (!tmp & !tmp_s & tmp_159)> <Delay = 2.32> <Core = "RAM_2P">   --->   Core 40 'RAM_2P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 5> <RAM>
ST_3 : Operation 98 [1/1] (0.00ns)   --->   "%inputBuf_1_0_V_add_3 = getelementptr [5 x i128]* %inputBuf_1_0_V, i64 0, i64 %tmp_161" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:105]   --->   Operation 98 'getelementptr' 'inputBuf_1_0_V_add_3' <Predicate = (!tmp & !tmp_s & tmp_159)> <Delay = 0.00>
ST_3 : Operation 99 [2/2] (2.32ns)   --->   "%inputBuf_1_0_V_loa = load i128* %inputBuf_1_0_V_add_3, align 8" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:105]   --->   Operation 99 'load' 'inputBuf_1_0_V_loa' <Predicate = (!tmp & !tmp_s & tmp_159)> <Delay = 2.32> <Core = "RAM_2P">   --->   Core 40 'RAM_2P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 5> <RAM>
ST_3 : Operation 100 [1/1] (0.00ns)   --->   "%inputBuf_2_0_V_add_3 = getelementptr [5 x i128]* %inputBuf_2_0_V, i64 0, i64 %tmp_161" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:105]   --->   Operation 100 'getelementptr' 'inputBuf_2_0_V_add_3' <Predicate = (!tmp & !tmp_s & tmp_159)> <Delay = 0.00>
ST_3 : Operation 101 [2/2] (2.32ns)   --->   "%inputBuf_2_0_V_loa = load i128* %inputBuf_2_0_V_add_3, align 8" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:105]   --->   Operation 101 'load' 'inputBuf_2_0_V_loa' <Predicate = (!tmp & !tmp_s & tmp_159)> <Delay = 2.32> <Core = "RAM_2P">   --->   Core 40 'RAM_2P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 5> <RAM>
ST_3 : Operation 102 [1/1] (0.00ns)   --->   "%inputBuf_3_0_V_add_3 = getelementptr [5 x i128]* %inputBuf_3_0_V, i64 0, i64 %tmp_161" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:105]   --->   Operation 102 'getelementptr' 'inputBuf_3_0_V_add_3' <Predicate = (!tmp & !tmp_s & tmp_159)> <Delay = 0.00>
ST_3 : Operation 103 [2/2] (2.32ns)   --->   "%inputBuf_3_0_V_loa = load i128* %inputBuf_3_0_V_add_3, align 8" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:105]   --->   Operation 103 'load' 'inputBuf_3_0_V_loa' <Predicate = (!tmp & !tmp_s & tmp_159)> <Delay = 2.32> <Core = "RAM_2P">   --->   Core 40 'RAM_2P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 5> <RAM>
ST_3 : Operation 104 [1/1] (0.00ns)   --->   "%inp_1_load_4 = load i32* %inp_1" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:118]   --->   Operation 104 'load' 'inp_1_load_4' <Predicate = (!tmp & !tmp_s & tmp_159 & tmp_162 & tmp_164 & tmp_166 & !tmp_167)> <Delay = 0.00>
ST_3 : Operation 105 [1/1] (0.69ns)   --->   "%p_inp_1 = select i1 %tmp_167, i32 0, i32 %inp_1_load_4" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:118]   --->   Operation 105 'select' 'p_inp_1' <Predicate = (!tmp & !tmp_s & tmp_159 & tmp_162 & tmp_164 & tmp_166)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 106 [1/1] (0.69ns)   --->   "%p_ofm_y_8 = select i1 %tmp_167, i32 0, i32 %ofm_y_8" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:118]   --->   Operation 106 'select' 'p_ofm_y_8' <Predicate = (!tmp & !tmp_s & tmp_159 & tmp_162 & tmp_164 & tmp_166)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 107 [1/1] (1.81ns)   --->   "store i32 %p_inp_1, i32* %inp_1" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:118]   --->   Operation 107 'store' <Predicate = (!tmp & !tmp_s & tmp_159 & tmp_162 & tmp_164 & tmp_166)> <Delay = 1.81>
ST_3 : Operation 108 [1/1] (1.76ns)   --->   "store i32 %p_ofm_y_8, i32* %ofm_y_1" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:118]   --->   Operation 108 'store' <Predicate = (!tmp & !tmp_s & tmp_159 & tmp_162 & tmp_164 & tmp_166)> <Delay = 1.76>
ST_3 : Operation 109 [1/1] (0.00ns)   --->   "br label %._crit_edge43.0" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:118]   --->   Operation 109 'br' <Predicate = (!tmp & !tmp_s & tmp_159 & tmp_162 & tmp_164 & tmp_166)> <Delay = 0.00>
ST_3 : Operation 110 [1/1] (0.00ns)   --->   "%current_line_1_load_5 = load i32* %current_line_1" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:132]   --->   Operation 110 'load' 'current_line_1_load_5' <Predicate = (!tmp & !tmp_s & or_cond)> <Delay = 0.00>
ST_3 : Operation 111 [1/1] (2.18ns)   --->   "%tmp_V_32 = call i128 @_ssdm_op_Read.ap_fifo.volatile.i128P(i128* %in_V_V)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:131]   --->   Operation 111 'read' 'tmp_V_32' <Predicate = (!tmp & !tmp_s & or_cond)> <Delay = 2.18> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 0> <FIFO>
ST_3 : Operation 112 [1/1] (0.00ns)   --->   "%tmp_171 = call i32 (...)* @_ssdm_op_SpecRegionBegin([14 x i8]* @p_str128)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:128]   --->   Operation 112 'specregionbegin' 'tmp_171' <Predicate = (!tmp & !tmp_s & or_cond)> <Delay = 0.00>
ST_3 : Operation 113 [1/1] (0.00ns)   --->   "%empty_1199 = call i32 (...)* @_ssdm_op_SpecRegionEnd([14 x i8]* @p_str128, i32 %tmp_171)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:134]   --->   Operation 113 'specregionend' 'empty_1199' <Predicate = (!tmp & !tmp_s & or_cond)> <Delay = 0.00>
ST_3 : Operation 114 [1/1] (2.47ns)   --->   "%tmp_172 = icmp eq i32 %current_line_3, 5" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:136]   --->   Operation 114 'icmp' 'tmp_172' <Predicate = (!tmp & !tmp_s & or_cond)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 115 [1/1] (0.00ns)   --->   "br i1 %tmp_172, label %7, label %.preheader.preheader.013.._crit_edge48.0_crit_edge" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:136]   --->   Operation 115 'br' <Predicate = (!tmp & !tmp_s & or_cond)> <Delay = 0.00>
ST_3 : Operation 116 [1/1] (1.81ns)   --->   "store i32 %current_line_3, i32* %current_line_1" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:135]   --->   Operation 116 'store' <Predicate = (!tmp & !tmp_s & or_cond & !tmp_172)> <Delay = 1.81>
ST_3 : Operation 117 [1/1] (0.00ns)   --->   "br label %._crit_edge48.0" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:136]   --->   Operation 117 'br' <Predicate = (!tmp & !tmp_s & or_cond & !tmp_172)> <Delay = 0.00>
ST_3 : Operation 118 [1/1] (0.00ns)   --->   "%read_block_1_load_4 = load i32* %read_block_1" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:139]   --->   Operation 118 'load' 'read_block_1_load_4' <Predicate = (!tmp & !tmp_s & or_cond & tmp_172)> <Delay = 0.00>
ST_3 : Operation 119 [1/1] (0.00ns)   --->   "%current_block_write_10 = load i32* %current_block_write_1" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:140]   --->   Operation 119 'load' 'current_block_write_10' <Predicate = (!tmp & !tmp_s & or_cond & tmp_172)> <Delay = 0.00>
ST_3 : Operation 120 [1/1] (2.55ns)   --->   "%read_block_8 = add i32 %read_block_1_load_4, 1" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:139]   --->   Operation 120 'add' 'read_block_8' <Predicate = (!tmp & !tmp_s & or_cond & tmp_172)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 121 [1/1] (2.55ns)   --->   "%current_block_write_4 = add i32 %current_block_write_10, 1" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:140]   --->   Operation 121 'add' 'current_block_write_4' <Predicate = (!tmp & !tmp_s & or_cond & tmp_172)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 122 [1/1] (1.81ns)   --->   "store i32 0, i32* %current_line_1"   --->   Operation 122 'store' <Predicate = (!tmp & !tmp_s & or_cond & tmp_172)> <Delay = 1.81>
ST_3 : Operation 123 [1/1] (1.81ns)   --->   "store i32 %read_block_8, i32* %read_block_1" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:139]   --->   Operation 123 'store' <Predicate = (!tmp & !tmp_s & or_cond & tmp_172)> <Delay = 1.81>
ST_3 : Operation 124 [1/1] (2.47ns)   --->   "%tmp_175 = icmp eq i32 %counter_internal_blo_4, 26" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:147]   --->   Operation 124 'icmp' 'tmp_175' <Predicate = (!tmp & !tmp_s)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 125 [1/1] (0.69ns)   --->   "%p_s = select i1 %tmp_175, i32 0, i32 %counter_internal_blo_4" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:147]   --->   Operation 125 'select' 'p_s' <Predicate = (!tmp & !tmp_s)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 126 [1/1] (1.76ns)   --->   "store i32 %p_s, i32* %counter_internal_blo" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:147]   --->   Operation 126 'store' <Predicate = (!tmp & !tmp_s)> <Delay = 1.76>
ST_3 : Operation 127 [1/1] (0.00ns)   --->   "br label %._crit_edge.0"   --->   Operation 127 'br' <Predicate = (!tmp & !tmp_s)> <Delay = 0.00>
ST_3 : Operation 128 [1/1] (0.00ns)   --->   "%current_line_1_load_4 = load i32* %current_line_1" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:81]   --->   Operation 128 'load' 'current_line_1_load_4' <Predicate = (!tmp & tmp_s)> <Delay = 0.00>
ST_3 : Operation 129 [1/1] (2.18ns)   --->   "%tmp_V = call i128 @_ssdm_op_Read.ap_fifo.volatile.i128P(i128* %in_V_V)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:80]   --->   Operation 129 'read' 'tmp_V' <Predicate = (!tmp & tmp_s)> <Delay = 2.18> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 0> <FIFO>
ST_3 : Operation 130 [1/1] (0.00ns)   --->   "%inp_1_load = load i32* %inp_1" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:84]   --->   Operation 130 'load' 'inp_1_load' <Predicate = (!tmp & tmp_s)> <Delay = 0.00>
ST_3 : Operation 131 [1/1] (2.55ns)   --->   "%inp_5 = add i32 %inp_1_load, 1" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:84]   --->   Operation 131 'add' 'inp_5' <Predicate = (!tmp & tmp_s)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 132 [1/1] (2.47ns)   --->   "%tmp_163 = icmp eq i32 %current_line_s, 5" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:85]   --->   Operation 132 'icmp' 'tmp_163' <Predicate = (!tmp & tmp_s)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 133 [1/1] (1.81ns)   --->   "store i32 %inp_5, i32* %inp_1" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:84]   --->   Operation 133 'store' <Predicate = (!tmp & tmp_s)> <Delay = 1.81>
ST_3 : Operation 134 [1/1] (0.00ns)   --->   "br i1 %tmp_163, label %1, label %.preheader41.preheader.036.._crit_edge.0_crit_edge" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:85]   --->   Operation 134 'br' <Predicate = (!tmp & tmp_s)> <Delay = 0.00>
ST_3 : Operation 135 [1/1] (1.81ns)   --->   "store i32 %current_line_s, i32* %current_line_1" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:83]   --->   Operation 135 'store' <Predicate = (!tmp & tmp_s & !tmp_163)> <Delay = 1.81>
ST_3 : Operation 136 [1/1] (0.00ns)   --->   "br label %._crit_edge.0" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:85]   --->   Operation 136 'br' <Predicate = (!tmp & tmp_s & !tmp_163)> <Delay = 0.00>
ST_3 : Operation 137 [1/1] (0.00ns)   --->   "%read_block_1_load = load i32* %read_block_1" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:91]   --->   Operation 137 'load' 'read_block_1_load' <Predicate = (!tmp & tmp_s & tmp_163)> <Delay = 0.00>
ST_3 : Operation 138 [1/1] (0.00ns)   --->   "%current_block_write_7 = load i32* %current_block_write_1" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:88]   --->   Operation 138 'load' 'current_block_write_7' <Predicate = (!tmp & tmp_s & tmp_163)> <Delay = 0.00>
ST_3 : Operation 139 [1/1] (2.55ns)   --->   "%current_block_write_s = add i32 %current_block_write_7, 1" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:88]   --->   Operation 139 'add' 'current_block_write_s' <Predicate = (!tmp & tmp_s & tmp_163)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 140 [1/1] (2.55ns)   --->   "%read_block = add i32 %read_block_1_load, 1" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:91]   --->   Operation 140 'add' 'read_block' <Predicate = (!tmp & tmp_s & tmp_163)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 141 [1/1] (1.76ns)   --->   "store i32 0, i32* %counter_internal_blo"   --->   Operation 141 'store' <Predicate = (!tmp & tmp_s & tmp_163)> <Delay = 1.76>
ST_3 : Operation 142 [1/1] (1.81ns)   --->   "store i32 0, i32* %current_line_1"   --->   Operation 142 'store' <Predicate = (!tmp & tmp_s & tmp_163)> <Delay = 1.81>
ST_3 : Operation 143 [1/1] (1.81ns)   --->   "store i32 %read_block, i32* %read_block_1" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:91]   --->   Operation 143 'store' <Predicate = (!tmp & tmp_s & tmp_163)> <Delay = 1.81>

State 4 <SV = 3> <Delay = 4.98>
ST_4 : Operation 144 [1/1] (0.00ns)   --->   "%current_block_write_8 = load i32* %current_block_write_1"   --->   Operation 144 'load' 'current_block_write_8' <Predicate = (!tmp_s & tmp_159)> <Delay = 0.00>
ST_4 : Operation 145 [1/1] (0.00ns)   --->   "%tmp_1363 = trunc i32 %current_block_write_8 to i2"   --->   Operation 145 'trunc' 'tmp_1363' <Predicate = (!tmp_s & tmp_159)> <Delay = 0.00>
ST_4 : Operation 146 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp1 = add i2 1, %tmp_1363" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:100]   --->   Operation 146 'add' 'tmp1' <Predicate = (!tmp_s & tmp_159)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.03> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 147 [1/1] (2.07ns) (root node of TernaryAdder)   --->   "%tmp_160 = add i2 %tmp1, %tmp_1362" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:100]   --->   Operation 147 'add' 'tmp_160' <Predicate = (!tmp_s & tmp_159)> <Delay = 2.07> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.03> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 148 [1/2] (2.32ns)   --->   "%inputBuf_0_0_V_loa = load i128* %inputBuf_0_0_V_add_3, align 8" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:105]   --->   Operation 148 'load' 'inputBuf_0_0_V_loa' <Predicate = (!tmp_s & tmp_159)> <Delay = 2.32> <Core = "RAM_2P">   --->   Core 40 'RAM_2P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 5> <RAM>
ST_4 : Operation 149 [1/2] (2.32ns)   --->   "%inputBuf_1_0_V_loa = load i128* %inputBuf_1_0_V_add_3, align 8" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:105]   --->   Operation 149 'load' 'inputBuf_1_0_V_loa' <Predicate = (!tmp_s & tmp_159)> <Delay = 2.32> <Core = "RAM_2P">   --->   Core 40 'RAM_2P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 5> <RAM>
ST_4 : Operation 150 [1/2] (2.32ns)   --->   "%inputBuf_2_0_V_loa = load i128* %inputBuf_2_0_V_add_3, align 8" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:105]   --->   Operation 150 'load' 'inputBuf_2_0_V_loa' <Predicate = (!tmp_s & tmp_159)> <Delay = 2.32> <Core = "RAM_2P">   --->   Core 40 'RAM_2P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 5> <RAM>
ST_4 : Operation 151 [1/2] (2.32ns)   --->   "%inputBuf_3_0_V_loa = load i128* %inputBuf_3_0_V_add_3, align 8" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:105]   --->   Operation 151 'load' 'inputBuf_3_0_V_loa' <Predicate = (!tmp_s & tmp_159)> <Delay = 2.32> <Core = "RAM_2P">   --->   Core 40 'RAM_2P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 5> <RAM>
ST_4 : Operation 152 [1/1] (0.00ns)   --->   "%inputBuf_0_1_V_add_3 = getelementptr [5 x i128]* %inputBuf_0_1_V, i64 0, i64 %tmp_161" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:105]   --->   Operation 152 'getelementptr' 'inputBuf_0_1_V_add_3' <Predicate = (!tmp_s & tmp_159)> <Delay = 0.00>
ST_4 : Operation 153 [2/2] (2.32ns)   --->   "%inputBuf_0_1_V_loa = load i128* %inputBuf_0_1_V_add_3, align 8" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:105]   --->   Operation 153 'load' 'inputBuf_0_1_V_loa' <Predicate = (!tmp_s & tmp_159)> <Delay = 2.32> <Core = "RAM_2P">   --->   Core 40 'RAM_2P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 5> <RAM>
ST_4 : Operation 154 [1/1] (0.00ns)   --->   "%inputBuf_1_1_V_add_3 = getelementptr [5 x i128]* %inputBuf_1_1_V, i64 0, i64 %tmp_161" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:105]   --->   Operation 154 'getelementptr' 'inputBuf_1_1_V_add_3' <Predicate = (!tmp_s & tmp_159)> <Delay = 0.00>
ST_4 : Operation 155 [2/2] (2.32ns)   --->   "%inputBuf_1_1_V_loa = load i128* %inputBuf_1_1_V_add_3, align 8" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:105]   --->   Operation 155 'load' 'inputBuf_1_1_V_loa' <Predicate = (!tmp_s & tmp_159)> <Delay = 2.32> <Core = "RAM_2P">   --->   Core 40 'RAM_2P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 5> <RAM>
ST_4 : Operation 156 [1/1] (0.00ns)   --->   "%inputBuf_2_1_V_add_3 = getelementptr [5 x i128]* %inputBuf_2_1_V, i64 0, i64 %tmp_161" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:105]   --->   Operation 156 'getelementptr' 'inputBuf_2_1_V_add_3' <Predicate = (!tmp_s & tmp_159)> <Delay = 0.00>
ST_4 : Operation 157 [2/2] (2.32ns)   --->   "%inputBuf_2_1_V_loa = load i128* %inputBuf_2_1_V_add_3, align 8" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:105]   --->   Operation 157 'load' 'inputBuf_2_1_V_loa' <Predicate = (!tmp_s & tmp_159)> <Delay = 2.32> <Core = "RAM_2P">   --->   Core 40 'RAM_2P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 5> <RAM>
ST_4 : Operation 158 [1/1] (0.00ns)   --->   "%inputBuf_3_1_V_add_3 = getelementptr [5 x i128]* %inputBuf_3_1_V, i64 0, i64 %tmp_161" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:105]   --->   Operation 158 'getelementptr' 'inputBuf_3_1_V_add_3' <Predicate = (!tmp_s & tmp_159)> <Delay = 0.00>
ST_4 : Operation 159 [2/2] (2.32ns)   --->   "%inputBuf_3_1_V_loa = load i128* %inputBuf_3_1_V_add_3, align 8" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:105]   --->   Operation 159 'load' 'inputBuf_3_1_V_loa' <Predicate = (!tmp_s & tmp_159)> <Delay = 2.32> <Core = "RAM_2P">   --->   Core 40 'RAM_2P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 5> <RAM>
ST_4 : Operation 160 [1/1] (0.00ns)   --->   "%current_block_write_9_1197 = load i32* %current_block_write_1" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:132]   --->   Operation 160 'load' 'current_block_write_9_1197' <Predicate = (!tmp_s & or_cond)> <Delay = 0.00>
ST_4 : Operation 161 [1/1] (0.00ns)   --->   "%tmp_169 = zext i32 %current_line_1_load_5 to i64" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:132]   --->   Operation 161 'zext' 'tmp_169' <Predicate = (!tmp_s & or_cond)> <Delay = 0.00>
ST_4 : Operation 162 [1/1] (0.00ns)   --->   "%tmp_170 = call i32 (...)* @_ssdm_op_SpecRegionBegin([14 x i8]* @p_str128)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:128]   --->   Operation 162 'specregionbegin' 'tmp_170' <Predicate = (!tmp_s & or_cond)> <Delay = 0.00>
ST_4 : Operation 163 [1/1] (0.00ns)   --->   "%tmp_1365 = trunc i32 %current_block_write_9_1197 to i2" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:132]   --->   Operation 163 'trunc' 'tmp_1365' <Predicate = (!tmp_s & or_cond)> <Delay = 0.00>
ST_4 : Operation 164 [1/1] (0.00ns)   --->   "%inputBuf_0_0_V_add_4 = getelementptr [5 x i128]* %inputBuf_0_0_V, i64 0, i64 %tmp_169" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:132]   --->   Operation 164 'getelementptr' 'inputBuf_0_0_V_add_4' <Predicate = (!tmp_s & or_cond)> <Delay = 0.00>
ST_4 : Operation 165 [1/1] (0.00ns)   --->   "%inputBuf_1_0_V_add_4 = getelementptr [5 x i128]* %inputBuf_1_0_V, i64 0, i64 %tmp_169" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:132]   --->   Operation 165 'getelementptr' 'inputBuf_1_0_V_add_4' <Predicate = (!tmp_s & or_cond)> <Delay = 0.00>
ST_4 : Operation 166 [1/1] (0.00ns)   --->   "%inputBuf_2_0_V_add_4 = getelementptr [5 x i128]* %inputBuf_2_0_V, i64 0, i64 %tmp_169" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:132]   --->   Operation 166 'getelementptr' 'inputBuf_2_0_V_add_4' <Predicate = (!tmp_s & or_cond)> <Delay = 0.00>
ST_4 : Operation 167 [1/1] (0.00ns)   --->   "%inputBuf_3_0_V_add_4 = getelementptr [5 x i128]* %inputBuf_3_0_V, i64 0, i64 %tmp_169" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:132]   --->   Operation 167 'getelementptr' 'inputBuf_3_0_V_add_4' <Predicate = (!tmp_s & or_cond)> <Delay = 0.00>
ST_4 : Operation 168 [1/1] (0.00ns)   --->   "%empty_1198 = call i32 (...)* @_ssdm_op_SpecRegionEnd([14 x i8]* @p_str128, i32 %tmp_170)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:134]   --->   Operation 168 'specregionend' 'empty_1198' <Predicate = (!tmp_s & or_cond)> <Delay = 0.00>
ST_4 : Operation 169 [1/1] (2.18ns)   --->   "%tmp_V_33 = call i128 @_ssdm_op_Read.ap_fifo.volatile.i128P(i128* %in_V_V)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:131]   --->   Operation 169 'read' 'tmp_V_33' <Predicate = (!tmp_s & or_cond)> <Delay = 2.18> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 0> <FIFO>
ST_4 : Operation 170 [1/1] (0.00ns)   --->   "%inputBuf_0_1_V_add_4 = getelementptr [5 x i128]* %inputBuf_0_1_V, i64 0, i64 %tmp_169" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:132]   --->   Operation 170 'getelementptr' 'inputBuf_0_1_V_add_4' <Predicate = (!tmp_s & or_cond)> <Delay = 0.00>
ST_4 : Operation 171 [1/1] (0.00ns)   --->   "%inputBuf_1_1_V_add_4 = getelementptr [5 x i128]* %inputBuf_1_1_V, i64 0, i64 %tmp_169" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:132]   --->   Operation 171 'getelementptr' 'inputBuf_1_1_V_add_4' <Predicate = (!tmp_s & or_cond)> <Delay = 0.00>
ST_4 : Operation 172 [1/1] (0.00ns)   --->   "%inputBuf_2_1_V_add_4 = getelementptr [5 x i128]* %inputBuf_2_1_V, i64 0, i64 %tmp_169" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:132]   --->   Operation 172 'getelementptr' 'inputBuf_2_1_V_add_4' <Predicate = (!tmp_s & or_cond)> <Delay = 0.00>
ST_4 : Operation 173 [1/1] (0.00ns)   --->   "%inputBuf_3_1_V_add_4 = getelementptr [5 x i128]* %inputBuf_3_1_V, i64 0, i64 %tmp_169" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:132]   --->   Operation 173 'getelementptr' 'inputBuf_3_1_V_add_4' <Predicate = (!tmp_s & or_cond)> <Delay = 0.00>
ST_4 : Operation 174 [1/1] (1.30ns)   --->   "switch i2 %tmp_1365, label %branch7 [
    i2 0, label %branch4
    i2 1, label %branch5
    i2 -2, label %branch6
  ]" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:132]   --->   Operation 174 'switch' <Predicate = (!tmp_s & or_cond)> <Delay = 1.30>
ST_4 : Operation 175 [1/1] (2.32ns)   --->   "store i128 %tmp_V_32, i128* %inputBuf_2_0_V_add_4, align 16" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:132]   --->   Operation 175 'store' <Predicate = (!tmp_s & or_cond & tmp_1365 == 2)> <Delay = 2.32> <Core = "RAM_2P">   --->   Core 40 'RAM_2P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 5> <RAM>
ST_4 : Operation 176 [1/1] (2.32ns)   --->   "store i128 %tmp_V_32, i128* %inputBuf_1_0_V_add_4, align 16" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:132]   --->   Operation 176 'store' <Predicate = (!tmp_s & or_cond & tmp_1365 == 1)> <Delay = 2.32> <Core = "RAM_2P">   --->   Core 40 'RAM_2P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 5> <RAM>
ST_4 : Operation 177 [1/1] (2.32ns)   --->   "store i128 %tmp_V_32, i128* %inputBuf_0_0_V_add_4, align 16" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:132]   --->   Operation 177 'store' <Predicate = (!tmp_s & or_cond & tmp_1365 == 0)> <Delay = 2.32> <Core = "RAM_2P">   --->   Core 40 'RAM_2P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 5> <RAM>
ST_4 : Operation 178 [1/1] (2.32ns)   --->   "store i128 %tmp_V_32, i128* %inputBuf_3_0_V_add_4, align 16" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:132]   --->   Operation 178 'store' <Predicate = (!tmp_s & or_cond & tmp_1365 == 3)> <Delay = 2.32> <Core = "RAM_2P">   --->   Core 40 'RAM_2P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 5> <RAM>
ST_4 : Operation 179 [1/1] (0.00ns)   --->   "%tmp_173 = call i32 (...)* @_ssdm_op_SpecRegionBegin([14 x i8]* @p_str129)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:137]   --->   Operation 179 'specregionbegin' 'tmp_173' <Predicate = (!tmp_s & or_cond & tmp_172)> <Delay = 0.00>
ST_4 : Operation 180 [1/1] (2.47ns)   --->   "%tmp_174 = icmp eq i32 %current_block_write_4, 4" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:141]   --->   Operation 180 'icmp' 'tmp_174' <Predicate = (!tmp_s & or_cond & tmp_172)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 181 [1/1] (0.69ns)   --->   "%current_block_write_5 = select i1 %tmp_174, i32 0, i32 %current_block_write_4" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:141]   --->   Operation 181 'select' 'current_block_write_5' <Predicate = (!tmp_s & or_cond & tmp_172)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 182 [1/1] (0.00ns)   --->   "%empty_1200 = call i32 (...)* @_ssdm_op_SpecRegionEnd([14 x i8]* @p_str129, i32 %tmp_173)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:144]   --->   Operation 182 'specregionend' 'empty_1200' <Predicate = (!tmp_s & or_cond & tmp_172)> <Delay = 0.00>
ST_4 : Operation 183 [1/1] (1.81ns)   --->   "store i32 %current_block_write_5, i32* %current_block_write_1" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:141]   --->   Operation 183 'store' <Predicate = (!tmp_s & or_cond & tmp_172)> <Delay = 1.81>
ST_4 : Operation 184 [1/1] (0.00ns)   --->   "br label %._crit_edge48.0" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:144]   --->   Operation 184 'br' <Predicate = (!tmp_s & or_cond & tmp_172)> <Delay = 0.00>
ST_4 : Operation 185 [1/1] (0.00ns)   --->   "%current_block_write_6 = load i32* %current_block_write_1" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:81]   --->   Operation 185 'load' 'current_block_write_6' <Predicate = (tmp_s)> <Delay = 0.00>
ST_4 : Operation 186 [1/1] (0.00ns)   --->   "%tmp_158 = zext i32 %current_line_1_load_4 to i64" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:81]   --->   Operation 186 'zext' 'tmp_158' <Predicate = (tmp_s)> <Delay = 0.00>
ST_4 : Operation 187 [1/1] (0.00ns)   --->   "%tmp_1361 = trunc i32 %current_block_write_6 to i2" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:81]   --->   Operation 187 'trunc' 'tmp_1361' <Predicate = (tmp_s)> <Delay = 0.00>
ST_4 : Operation 188 [1/1] (0.00ns)   --->   "%inputBuf_0_0_V_add = getelementptr [5 x i128]* %inputBuf_0_0_V, i64 0, i64 %tmp_158" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:81]   --->   Operation 188 'getelementptr' 'inputBuf_0_0_V_add' <Predicate = (tmp_s)> <Delay = 0.00>
ST_4 : Operation 189 [1/1] (0.00ns)   --->   "%inputBuf_1_0_V_add = getelementptr [5 x i128]* %inputBuf_1_0_V, i64 0, i64 %tmp_158" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:81]   --->   Operation 189 'getelementptr' 'inputBuf_1_0_V_add' <Predicate = (tmp_s)> <Delay = 0.00>
ST_4 : Operation 190 [1/1] (0.00ns)   --->   "%inputBuf_2_0_V_add = getelementptr [5 x i128]* %inputBuf_2_0_V, i64 0, i64 %tmp_158" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:81]   --->   Operation 190 'getelementptr' 'inputBuf_2_0_V_add' <Predicate = (tmp_s)> <Delay = 0.00>
ST_4 : Operation 191 [1/1] (0.00ns)   --->   "%inputBuf_3_0_V_add = getelementptr [5 x i128]* %inputBuf_3_0_V, i64 0, i64 %tmp_158" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:81]   --->   Operation 191 'getelementptr' 'inputBuf_3_0_V_add' <Predicate = (tmp_s)> <Delay = 0.00>
ST_4 : Operation 192 [1/1] (2.18ns)   --->   "%tmp_V_29 = call i128 @_ssdm_op_Read.ap_fifo.volatile.i128P(i128* %in_V_V)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:80]   --->   Operation 192 'read' 'tmp_V_29' <Predicate = (tmp_s)> <Delay = 2.18> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 0> <FIFO>
ST_4 : Operation 193 [1/1] (0.00ns)   --->   "%inputBuf_0_1_V_add = getelementptr [5 x i128]* %inputBuf_0_1_V, i64 0, i64 %tmp_158" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:81]   --->   Operation 193 'getelementptr' 'inputBuf_0_1_V_add' <Predicate = (tmp_s)> <Delay = 0.00>
ST_4 : Operation 194 [1/1] (0.00ns)   --->   "%inputBuf_1_1_V_add = getelementptr [5 x i128]* %inputBuf_1_1_V, i64 0, i64 %tmp_158" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:81]   --->   Operation 194 'getelementptr' 'inputBuf_1_1_V_add' <Predicate = (tmp_s)> <Delay = 0.00>
ST_4 : Operation 195 [1/1] (0.00ns)   --->   "%inputBuf_2_1_V_add = getelementptr [5 x i128]* %inputBuf_2_1_V, i64 0, i64 %tmp_158" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:81]   --->   Operation 195 'getelementptr' 'inputBuf_2_1_V_add' <Predicate = (tmp_s)> <Delay = 0.00>
ST_4 : Operation 196 [1/1] (0.00ns)   --->   "%inputBuf_3_1_V_add = getelementptr [5 x i128]* %inputBuf_3_1_V, i64 0, i64 %tmp_158" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:81]   --->   Operation 196 'getelementptr' 'inputBuf_3_1_V_add' <Predicate = (tmp_s)> <Delay = 0.00>
ST_4 : Operation 197 [1/1] (1.30ns)   --->   "switch i2 %tmp_1361, label %branch15 [
    i2 0, label %branch12
    i2 1, label %branch13
    i2 -2, label %branch14
  ]" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:81]   --->   Operation 197 'switch' <Predicate = (tmp_s)> <Delay = 1.30>
ST_4 : Operation 198 [1/1] (2.32ns)   --->   "store i128 %tmp_V, i128* %inputBuf_2_0_V_add, align 16" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:81]   --->   Operation 198 'store' <Predicate = (tmp_s & tmp_1361 == 2)> <Delay = 2.32> <Core = "RAM_2P">   --->   Core 40 'RAM_2P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 5> <RAM>
ST_4 : Operation 199 [1/1] (2.32ns)   --->   "store i128 %tmp_V, i128* %inputBuf_1_0_V_add, align 16" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:81]   --->   Operation 199 'store' <Predicate = (tmp_s & tmp_1361 == 1)> <Delay = 2.32> <Core = "RAM_2P">   --->   Core 40 'RAM_2P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 5> <RAM>
ST_4 : Operation 200 [1/1] (2.32ns)   --->   "store i128 %tmp_V, i128* %inputBuf_0_0_V_add, align 16" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:81]   --->   Operation 200 'store' <Predicate = (tmp_s & tmp_1361 == 0)> <Delay = 2.32> <Core = "RAM_2P">   --->   Core 40 'RAM_2P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 5> <RAM>
ST_4 : Operation 201 [1/1] (2.32ns)   --->   "store i128 %tmp_V, i128* %inputBuf_3_0_V_add, align 16" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:81]   --->   Operation 201 'store' <Predicate = (tmp_s & tmp_1361 == 3)> <Delay = 2.32> <Core = "RAM_2P">   --->   Core 40 'RAM_2P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 5> <RAM>
ST_4 : Operation 202 [1/1] (2.47ns)   --->   "%tmp_165 = icmp eq i32 %current_block_write_s, 4" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:89]   --->   Operation 202 'icmp' 'tmp_165' <Predicate = (tmp_s & tmp_163)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 203 [1/1] (0.69ns)   --->   "%current_block_write_9 = select i1 %tmp_165, i32 0, i32 %current_block_write_s" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:89]   --->   Operation 203 'select' 'current_block_write_9' <Predicate = (tmp_s & tmp_163)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 204 [1/1] (1.81ns)   --->   "store i32 %current_block_write_9, i32* %current_block_write_1" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:89]   --->   Operation 204 'store' <Predicate = (tmp_s & tmp_163)> <Delay = 1.81>
ST_4 : Operation 205 [1/1] (0.00ns)   --->   "br label %._crit_edge.0" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:93]   --->   Operation 205 'br' <Predicate = (tmp_s & tmp_163)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 4.14>
ST_5 : Operation 206 [1/1] (1.95ns)   --->   "%tmp_V_30 = call i128 @_ssdm_op_Mux.ap_auto.4i128.i2(i128 %inputBuf_0_0_V_loa, i128 %inputBuf_1_0_V_loa, i128 %inputBuf_2_0_V_loa, i128 %inputBuf_3_0_V_loa, i2 %tmp_160)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:105]   --->   Operation 206 'mux' 'tmp_V_30' <Predicate = (!tmp_s & tmp_159)> <Delay = 1.95> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.95> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 207 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i128P(i128* %out_V_V, i128 %tmp_V_30)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:106]   --->   Operation 207 'write' <Predicate = (!tmp_s & tmp_159)> <Delay = 2.18> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 0> <FIFO>
ST_5 : Operation 208 [1/2] (2.32ns)   --->   "%inputBuf_0_1_V_loa = load i128* %inputBuf_0_1_V_add_3, align 8" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:105]   --->   Operation 208 'load' 'inputBuf_0_1_V_loa' <Predicate = (!tmp_s & tmp_159)> <Delay = 2.32> <Core = "RAM_2P">   --->   Core 40 'RAM_2P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 5> <RAM>
ST_5 : Operation 209 [1/2] (2.32ns)   --->   "%inputBuf_1_1_V_loa = load i128* %inputBuf_1_1_V_add_3, align 8" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:105]   --->   Operation 209 'load' 'inputBuf_1_1_V_loa' <Predicate = (!tmp_s & tmp_159)> <Delay = 2.32> <Core = "RAM_2P">   --->   Core 40 'RAM_2P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 5> <RAM>
ST_5 : Operation 210 [1/2] (2.32ns)   --->   "%inputBuf_2_1_V_loa = load i128* %inputBuf_2_1_V_add_3, align 8" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:105]   --->   Operation 210 'load' 'inputBuf_2_1_V_loa' <Predicate = (!tmp_s & tmp_159)> <Delay = 2.32> <Core = "RAM_2P">   --->   Core 40 'RAM_2P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 5> <RAM>
ST_5 : Operation 211 [1/2] (2.32ns)   --->   "%inputBuf_3_1_V_loa = load i128* %inputBuf_3_1_V_add_3, align 8" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:105]   --->   Operation 211 'load' 'inputBuf_3_1_V_loa' <Predicate = (!tmp_s & tmp_159)> <Delay = 2.32> <Core = "RAM_2P">   --->   Core 40 'RAM_2P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 5> <RAM>
ST_5 : Operation 212 [1/1] (2.32ns)   --->   "store i128 %tmp_V_33, i128* %inputBuf_2_1_V_add_4, align 16" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:132]   --->   Operation 212 'store' <Predicate = (!tmp_s & or_cond & tmp_1365 == 2)> <Delay = 2.32> <Core = "RAM_2P">   --->   Core 40 'RAM_2P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 5> <RAM>
ST_5 : Operation 213 [1/1] (0.00ns)   --->   "br label %.preheader.preheader.013"   --->   Operation 213 'br' <Predicate = (!tmp_s & or_cond & tmp_1365 == 2)> <Delay = 0.00>
ST_5 : Operation 214 [1/1] (2.32ns)   --->   "store i128 %tmp_V_33, i128* %inputBuf_1_1_V_add_4, align 16" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:132]   --->   Operation 214 'store' <Predicate = (!tmp_s & or_cond & tmp_1365 == 1)> <Delay = 2.32> <Core = "RAM_2P">   --->   Core 40 'RAM_2P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 5> <RAM>
ST_5 : Operation 215 [1/1] (0.00ns)   --->   "br label %.preheader.preheader.013"   --->   Operation 215 'br' <Predicate = (!tmp_s & or_cond & tmp_1365 == 1)> <Delay = 0.00>
ST_5 : Operation 216 [1/1] (2.32ns)   --->   "store i128 %tmp_V_33, i128* %inputBuf_0_1_V_add_4, align 16" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:132]   --->   Operation 216 'store' <Predicate = (!tmp_s & or_cond & tmp_1365 == 0)> <Delay = 2.32> <Core = "RAM_2P">   --->   Core 40 'RAM_2P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 5> <RAM>
ST_5 : Operation 217 [1/1] (0.00ns)   --->   "br label %.preheader.preheader.013"   --->   Operation 217 'br' <Predicate = (!tmp_s & or_cond & tmp_1365 == 0)> <Delay = 0.00>
ST_5 : Operation 218 [1/1] (2.32ns)   --->   "store i128 %tmp_V_33, i128* %inputBuf_3_1_V_add_4, align 16" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:132]   --->   Operation 218 'store' <Predicate = (!tmp_s & or_cond & tmp_1365 == 3)> <Delay = 2.32> <Core = "RAM_2P">   --->   Core 40 'RAM_2P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 5> <RAM>
ST_5 : Operation 219 [1/1] (0.00ns)   --->   "br label %.preheader.preheader.013"   --->   Operation 219 'br' <Predicate = (!tmp_s & or_cond & tmp_1365 == 3)> <Delay = 0.00>
ST_5 : Operation 220 [1/1] (2.32ns)   --->   "store i128 %tmp_V_29, i128* %inputBuf_2_1_V_add, align 16" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:81]   --->   Operation 220 'store' <Predicate = (tmp_s & tmp_1361 == 2)> <Delay = 2.32> <Core = "RAM_2P">   --->   Core 40 'RAM_2P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 5> <RAM>
ST_5 : Operation 221 [1/1] (0.00ns)   --->   "br label %.preheader41.preheader.036"   --->   Operation 221 'br' <Predicate = (tmp_s & tmp_1361 == 2)> <Delay = 0.00>
ST_5 : Operation 222 [1/1] (2.32ns)   --->   "store i128 %tmp_V_29, i128* %inputBuf_1_1_V_add, align 16" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:81]   --->   Operation 222 'store' <Predicate = (tmp_s & tmp_1361 == 1)> <Delay = 2.32> <Core = "RAM_2P">   --->   Core 40 'RAM_2P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 5> <RAM>
ST_5 : Operation 223 [1/1] (0.00ns)   --->   "br label %.preheader41.preheader.036"   --->   Operation 223 'br' <Predicate = (tmp_s & tmp_1361 == 1)> <Delay = 0.00>
ST_5 : Operation 224 [1/1] (2.32ns)   --->   "store i128 %tmp_V_29, i128* %inputBuf_0_1_V_add, align 16" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:81]   --->   Operation 224 'store' <Predicate = (tmp_s & tmp_1361 == 0)> <Delay = 2.32> <Core = "RAM_2P">   --->   Core 40 'RAM_2P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 5> <RAM>
ST_5 : Operation 225 [1/1] (0.00ns)   --->   "br label %.preheader41.preheader.036"   --->   Operation 225 'br' <Predicate = (tmp_s & tmp_1361 == 0)> <Delay = 0.00>
ST_5 : Operation 226 [1/1] (2.32ns)   --->   "store i128 %tmp_V_29, i128* %inputBuf_3_1_V_add, align 16" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:81]   --->   Operation 226 'store' <Predicate = (tmp_s & tmp_1361 == 3)> <Delay = 2.32> <Core = "RAM_2P">   --->   Core 40 'RAM_2P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 5> <RAM>
ST_5 : Operation 227 [1/1] (0.00ns)   --->   "br label %.preheader41.preheader.036"   --->   Operation 227 'br' <Predicate = (tmp_s & tmp_1361 == 3)> <Delay = 0.00>

State 6 <SV = 5> <Delay = 4.14>
ST_6 : Operation 228 [1/1] (1.95ns)   --->   "%tmp_V_31 = call i128 @_ssdm_op_Mux.ap_auto.4i128.i2(i128 %inputBuf_0_1_V_loa, i128 %inputBuf_1_1_V_loa, i128 %inputBuf_2_1_V_loa, i128 %inputBuf_3_1_V_loa, i2 %tmp_160)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:105]   --->   Operation 228 'mux' 'tmp_V_31' <Predicate = (!tmp_s & tmp_159)> <Delay = 1.95> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.95> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 229 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i128P(i128* %out_V_V, i128 %tmp_V_31)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:106]   --->   Operation 229 'write' <Predicate = (!tmp_s & tmp_159)> <Delay = 2.18> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 0> <FIFO>

State 7 <SV = 2> <Delay = 0.00>
ST_7 : Operation 230 [1/1] (0.00ns)   --->   "ret void" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:155]   --->   Operation 230 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5ns, clock uncertainty: 0.625ns.

 <State 1>: 1.81ns
The critical path consists of the following:
	'alloca' operation ('inp_1') [6]  (0 ns)
	'store' operation of constant 0 on local variable 'inp_1' [28]  (1.81 ns)

 <State 2>: 6.98ns
The critical path consists of the following:
	'load' operation ('k_y_1_load', /home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:99) on local variable 'k_y_1' [51]  (0 ns)
	'add' operation ('k_y_8', /home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:99) [55]  (2.55 ns)
	'icmp' operation ('tmp_164', /home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:112) [88]  (2.47 ns)
	blocking operation 1.96 ns on control path)

 <State 3>: 4.94ns
The critical path consists of the following:
	'icmp' operation ('tmp_175', /home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:147) [184]  (2.47 ns)
	'select' operation ('p_s', /home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:147) [185]  (0.698 ns)
	'store' operation (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:147) of variable 'p_s', /home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:147 on local variable 'counter_internal_blo' [186]  (1.77 ns)

 <State 4>: 4.99ns
The critical path consists of the following:
	'icmp' operation ('tmp_174', /home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:141) [174]  (2.47 ns)
	'select' operation ('current_block_write_5', /home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:141) [175]  (0.698 ns)
	'store' operation (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:141) of variable 'current_block_write_5', /home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:141 on local variable 'current_block_write_1' [178]  (1.81 ns)

 <State 5>: 4.15ns
The critical path consists of the following:
	'mux' operation ('tmp.V', /home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:105) [69]  (1.96 ns)
	fifo write on port 'out_V_V' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:106) [70]  (2.19 ns)

 <State 6>: 4.15ns
The critical path consists of the following:
	'mux' operation ('tmp.V', /home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:105) [79]  (1.96 ns)
	fifo write on port 'out_V_V' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:106) [80]  (2.19 ns)

 <State 7>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
