# VLSI Design Lab

This repository contains various **VLSI Design Laboratory** experiments using **DSCH**, **Microwind**, and **Icarus Verilog**.  

---
## LAB-1: DSCH (Logic Circuit Schematic Design)

- 2-input NAND gate  
- 2-input OR gate  
- 2-input XOR gate  
- 3-input NOR gate  
- 3-input XOR gate  
- Inverter  
- Full Adder circuit
- (ABC+D)'
- {(AB+C)D}'
- {AB+C(A+B)}'
- Complex circuits( AB(C+D)+CD(A+B) )


## LAB-2: Microwind (Layout Design and Simulation)

- 2-input NAND gate layout
- 2-input NAND gate (alternative design) 
- 2-input NOR gate layout  
- Inverter layout  
- Complex layout: ABCD circuit  

## LAB-3: Verilog (Icarus Verilog Simulation)

- Major circuit module (`major.v`)  
- Testbench (`major_tb.v`)  
- Waveform generation (`major.vcd`, `major.vvp`)  
- Problem statement and execution steps  

