
---------- Begin Simulation Statistics ----------
host_inst_rate                                 240989                       # Simulator instruction rate (inst/s)
host_mem_usage                                 380368                       # Number of bytes of host memory used
host_seconds                                    82.99                       # Real time elapsed on the host
host_tick_rate                              271258669                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    20000005                       # Number of instructions simulated
sim_seconds                                  0.022512                       # Number of seconds simulated
sim_ticks                                 22512217000                       # Number of ticks simulated
system.cpu.dcache.ReadReq_accesses            4692084                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_avg_miss_latency 28758.378608                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency 24809.063625                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_hits                4270952                       # number of ReadReq hits
system.cpu.dcache.ReadReq_miss_latency    12111073500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_rate          0.089754                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_misses               421132                       # number of ReadReq misses
system.cpu.dcache.ReadReq_mshr_hits            285523                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_miss_latency   3364307500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate     0.028901                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_misses          135608                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_accesses           2287638                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_avg_miss_latency 56522.240805                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency 58897.982950                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_hits               2089266                       # number of WriteReq hits
system.cpu.dcache.WriteReq_miss_latency   11212429953                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_rate         0.086715                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_misses              198372                       # number of WriteReq misses
system.cpu.dcache.WriteReq_mshr_hits           126173                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_miss_latency   4252375471                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate     0.031561                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_misses          72199                       # number of WriteReq MSHR misses
system.cpu.dcache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets 30037.798159                       # average number of cycles each access was blocked
system.cpu.dcache.avg_refs                  38.021055                       # Average number of references to valid blocks.
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets           90388                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets   2715056500                       # number of cycles access was blocked
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.demand_accesses             6979722                       # number of demand (read+write) accesses
system.cpu.dcache.demand_avg_miss_latency 37648.672895                       # average overall miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency 36652.677585                       # average overall mshr miss latency
system.cpu.dcache.demand_hits                 6360218                       # number of demand (read+write) hits
system.cpu.dcache.demand_miss_latency     23323503453                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_rate           0.088758                       # miss rate for demand accesses
system.cpu.dcache.demand_misses                619504                       # number of demand (read+write) misses
system.cpu.dcache.demand_mshr_hits             411696                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_miss_latency   7616682971                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate      0.029773                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_misses           207807                       # number of demand (read+write) MSHR misses
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.mshr_cap_events                   0                       # number of times MSHR cap was activated
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dcache.occ_%::0                   0.997041                       # Average percentage of cache occupancy
system.cpu.dcache.occ_blocks::0           1020.970000                       # Average occupied blocks per context
system.cpu.dcache.overall_accesses            6979722                       # number of overall (read+write) accesses
system.cpu.dcache.overall_avg_miss_latency 37648.672895                       # average overall miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency 36652.677585                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_hits                6360218                       # number of overall hits
system.cpu.dcache.overall_miss_latency    23323503453                       # number of overall miss cycles
system.cpu.dcache.overall_miss_rate          0.088758                       # miss rate for overall accesses
system.cpu.dcache.overall_misses               619504                       # number of overall misses
system.cpu.dcache.overall_mshr_hits            411696                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_miss_latency   7616682971                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_rate     0.029773                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_misses          207807                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu.dcache.prefetch_accuracy          no_value                       # ratio of good prefetches to total prefetches
system.cpu.dcache.prefetch_hits                     0                       # number of prefetched blocks that were accessed
system.cpu.dcache.replacements                 167913                       # number of replacements
system.cpu.dcache.sampled_refs                 168937                       # Sample count of references to valid blocks.
system.cpu.dcache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu.dcache.tagsinuse               1020.970000                       # Cycle average of tags in use
system.cpu.dcache.total_refs                  6423163                       # Total number of references to valid blocks.
system.cpu.dcache.warmup_cycle           525056914000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.writebacks                    72160                       # number of writebacks
system.cpu.dtb.data_accesses                        1                       # DTB accesses
system.cpu.dtb.data_acv                             0                       # DTB access violations
system.cpu.dtb.data_hits                            1                       # DTB hits
system.cpu.dtb.data_misses                          0                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                        1                       # DTB read accesses
system.cpu.dtb.read_acv                             0                       # DTB read access violations
system.cpu.dtb.read_hits                            1                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_acv                            0                       # DTB write access violations
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.icache.ReadReq_accesses           13147550                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_avg_miss_latency 68045.762712                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency 66366.812227                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_hits               13147255                       # number of ReadReq hits
system.cpu.icache.ReadReq_miss_latency       20073500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_rate          0.000022                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_misses                  295                       # number of ReadReq misses
system.cpu.icache.ReadReq_mshr_hits                65                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_miss_latency     15198000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate     0.000017                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_misses             229                       # number of ReadReq MSHR misses
system.cpu.icache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets        69200                       # average number of cycles each access was blocked
system.cpu.icache.avg_refs               57161.978261                       # Average number of references to valid blocks.
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               5                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets       346000                       # number of cycles access was blocked
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.demand_accesses            13147550                       # number of demand (read+write) accesses
system.cpu.icache.demand_avg_miss_latency 68045.762712                       # average overall miss latency
system.cpu.icache.demand_avg_mshr_miss_latency 66366.812227                       # average overall mshr miss latency
system.cpu.icache.demand_hits                13147255                       # number of demand (read+write) hits
system.cpu.icache.demand_miss_latency        20073500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_rate           0.000022                       # miss rate for demand accesses
system.cpu.icache.demand_misses                   295                       # number of demand (read+write) misses
system.cpu.icache.demand_mshr_hits                 65                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_miss_latency     15198000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate      0.000017                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_misses              229                       # number of demand (read+write) MSHR misses
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.mshr_cap_events                   0                       # number of times MSHR cap was activated
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.icache.occ_%::0                   0.205986                       # Average percentage of cache occupancy
system.cpu.icache.occ_blocks::0            105.465021                       # Average occupied blocks per context
system.cpu.icache.overall_accesses           13147550                       # number of overall (read+write) accesses
system.cpu.icache.overall_avg_miss_latency 68045.762712                       # average overall miss latency
system.cpu.icache.overall_avg_mshr_miss_latency 66366.812227                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu.icache.overall_hits               13147255                       # number of overall hits
system.cpu.icache.overall_miss_latency       20073500                       # number of overall miss cycles
system.cpu.icache.overall_miss_rate          0.000022                       # miss rate for overall accesses
system.cpu.icache.overall_misses                  295                       # number of overall misses
system.cpu.icache.overall_mshr_hits                65                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_miss_latency     15198000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_rate     0.000017                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_misses             229                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu.icache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu.icache.prefetch_accuracy          no_value                       # ratio of good prefetches to total prefetches
system.cpu.icache.prefetch_hits                     0                       # number of prefetched blocks that were accessed
system.cpu.icache.replacements                     12                       # number of replacements
system.cpu.icache.sampled_refs                    230                       # Sample count of references to valid blocks.
system.cpu.icache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu.icache.tagsinuse                105.465021                       # Cycle average of tags in use
system.cpu.icache.total_refs                 13147255                       # Total number of references to valid blocks.
system.cpu.icache.warmup_cycle                      0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.writebacks                        0                       # number of writebacks
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses                       2                       # ITB accesses
system.cpu.itb.fetch_acv                            0                       # ITB acv
system.cpu.itb.fetch_hits                           2                       # ITB hits
system.cpu.itb.fetch_misses                         0                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                2                       # number of cpu cycles simulated
system.cpu.num_insts                                2                       # Number of instructions executed
system.cpu.num_refs                                 1                       # Number of memory references
system.cpu.workload.PROG:num_syscalls               0                       # Number of system calls
system.l2.HardPFReq_avg_mshr_miss_latency 62649.813905                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_mshr_miss_latency      3972875299                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate                inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_misses                 63414                       # number of HardPFReq MSHR misses
system.l2.ReadExReq_accesses                    33328                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_avg_miss_latency     73266.713244                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_mshr_miss_latency 74118.185705                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_hits                        10427                       # number of ReadExReq hits
system.l2.ReadExReq_miss_latency           1677881000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_rate                0.687140                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_misses                      22901                       # number of ReadExReq misses
system.l2.ReadExReq_mshr_hits                    8868                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_miss_latency      1040100500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate           0.421057                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_misses                 14033                       # number of ReadExReq MSHR misses
system.l2.ReadReq_accesses                     135839                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_avg_miss_latency       73121.389434                       # average ReadReq miss latency
system.l2.ReadReq_avg_mshr_miss_latency  66336.664304                       # average ReadReq mshr miss latency
system.l2.ReadReq_hits                         106273                       # number of ReadReq hits
system.l2.ReadReq_miss_latency             2161907000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_rate                  0.217655                       # miss rate for ReadReq accesses
system.l2.ReadReq_misses                        29566                       # number of ReadReq misses
system.l2.ReadReq_mshr_hits                      8399                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_miss_latency        1404015500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate             0.155809                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_misses                   21165                       # number of ReadReq MSHR misses
system.l2.UpgradeReq_accesses                   38871                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_avg_miss_latency    61141.158910                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency 45258.418847                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_miss_latency          2376617988                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_rate                      1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_misses                     38871                       # number of UpgradeReq misses
system.l2.UpgradeReq_mshr_miss_latency     1759239999                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate                 1                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_misses                38871                       # number of UpgradeReq MSHR misses
system.l2.Writeback_accesses                    72160                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_hits                        72160                       # number of Writeback hits
system.l2.avg_blocked_cycles::no_mshrs       no_value                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.l2.avg_refs                           1.577644                       # Average number of references to valid blocks.
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.demand_accesses                      169167                       # number of demand (read+write) accesses
system.l2.demand_avg_miss_latency        73184.820935                       # average overall miss latency
system.l2.demand_avg_mshr_miss_latency   69439.059037                       # average overall mshr miss latency
system.l2.demand_hits                          116700                       # number of demand (read+write) hits
system.l2.demand_miss_latency              3839788000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_rate                   0.310149                       # miss rate for demand accesses
system.l2.demand_misses                         52467                       # number of demand (read+write) misses
system.l2.demand_mshr_hits                      17267                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_miss_latency         2444116000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_rate              0.208067                       # mshr miss rate for demand accesses
system.l2.demand_mshr_misses                    35198                       # number of demand (read+write) MSHR misses
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.mshr_cap_events                           0                       # number of times MSHR cap was activated
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.l2.occ_%::0                           0.199768                       # Average percentage of cache occupancy
system.l2.occ_%::1                           0.300992                       # Average percentage of cache occupancy
system.l2.occ_blocks::0                   3273.006599                       # Average occupied blocks per context
system.l2.occ_blocks::1                   4931.448472                       # Average occupied blocks per context
system.l2.overall_accesses                     169167                       # number of overall (read+write) accesses
system.l2.overall_avg_miss_latency       73184.820935                       # average overall miss latency
system.l2.overall_avg_mshr_miss_latency  65073.128007                       # average overall mshr miss latency
system.l2.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.l2.overall_hits                         116700                       # number of overall hits
system.l2.overall_miss_latency             3839788000                       # number of overall miss cycles
system.l2.overall_miss_rate                  0.310149                       # miss rate for overall accesses
system.l2.overall_misses                        52467                       # number of overall misses
system.l2.overall_mshr_hits                     17267                       # number of overall MSHR hits
system.l2.overall_mshr_miss_latency        6416991299                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_rate             0.582927                       # mshr miss rate for overall accesses
system.l2.overall_mshr_misses                   98612                       # number of overall MSHR misses
system.l2.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.l2.prefetch_accuracy                  0.395544                       # ratio of good prefetches to total prefetches
system.l2.prefetch_hits                         25083                       # number of prefetched blocks that were accessed
system.l2.prefetcher.num_hwpf_already_in_prefetcher        37400                       # number of hwpf that were already in the prefetch queue
system.l2.prefetcher.num_hwpf_evicted               0                       # number of hwpf removed due to no buffer left
system.l2.prefetcher.num_hwpf_identified       121462                       # number of hwpf identified
system.l2.prefetcher.num_hwpf_issued            67202                       # number of hwpf issued
system.l2.prefetcher.num_hwpf_removed_MSHR_hit        16860                       # number of hwpf removed because MSHR allocated
system.l2.prefetcher.num_hwpf_span_page             0                       # number of hwpf spanning a virtual page
system.l2.prefetcher.num_hwpf_squashed_from_miss            0                       # number of hwpf that got squashed due to a miss aborting calculation time
system.l2.replacements                          83447                       # number of replacements
system.l2.sampled_refs                          93710                       # Sample count of references to valid blocks.
system.l2.soft_prefetch_mshr_full                   0                       # number of mshr full events for SW prefetching instrutions
system.l2.tagsinuse                       8204.455071                       # Cycle average of tags in use
system.l2.total_refs                           147841                       # Total number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.writebacks                            43718                       # number of writebacks
system.switch_cpus.dtb.data_accesses          3466591                       # DTB accesses
system.switch_cpus.dtb.data_acv                     0                       # DTB access violations
system.switch_cpus.dtb.data_hits              3462053                       # DTB hits
system.switch_cpus.dtb.data_misses               4538                       # DTB misses
system.switch_cpus.dtb.fetch_accesses               0                       # ITB accesses
system.switch_cpus.dtb.fetch_acv                    0                       # ITB acv
system.switch_cpus.dtb.fetch_hits                   0                       # ITB hits
system.switch_cpus.dtb.fetch_misses                 0                       # ITB misses
system.switch_cpus.dtb.read_accesses          2343921                       # DTB read accesses
system.switch_cpus.dtb.read_acv                     0                       # DTB read access violations
system.switch_cpus.dtb.read_hits              2339392                       # DTB read hits
system.switch_cpus.dtb.read_misses               4529                       # DTB read misses
system.switch_cpus.dtb.write_accesses         1122670                       # DTB write accesses
system.switch_cpus.dtb.write_acv                    0                       # DTB write access violations
system.switch_cpus.dtb.write_hits             1122661                       # DTB write hits
system.switch_cpus.dtb.write_misses                 9                       # DTB write misses
system.switch_cpus.idle_fraction                    1                       # Percentage of idle cycles
system.switch_cpus.itb.data_accesses                0                       # DTB accesses
system.switch_cpus.itb.data_acv                     0                       # DTB access violations
system.switch_cpus.itb.data_hits                    0                       # DTB hits
system.switch_cpus.itb.data_misses                  0                       # DTB misses
system.switch_cpus.itb.fetch_accesses        10004545                       # ITB accesses
system.switch_cpus.itb.fetch_acv                    0                       # ITB acv
system.switch_cpus.itb.fetch_hits            10004539                       # ITB hits
system.switch_cpus.itb.fetch_misses                 6                       # ITB misses
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.read_acv                     0                       # DTB read access violations
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.write_acv                    0                       # DTB write access violations
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.not_idle_fraction                0                       # Percentage of non-idle cycles
system.switch_cpus.numCycles                 31503666                       # number of cpu cycles simulated
system.switch_cpus.num_insts                 10000001                       # Number of instructions executed
system.switch_cpus.num_refs                   4468027                       # Number of memory references
system.switch_cpus_1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus_1.BPredUnit.BTBHits        1687227                       # Number of BTB hits
system.switch_cpus_1.BPredUnit.BTBLookups      1768995                       # Number of BTB lookups
system.switch_cpus_1.BPredUnit.RASInCorrect            8                       # Number of incorrect RAS predictions.
system.switch_cpus_1.BPredUnit.condIncorrect        51192                       # Number of conditional branches incorrect
system.switch_cpus_1.BPredUnit.condPredicted      1775759                       # Number of conditional branches predicted
system.switch_cpus_1.BPredUnit.lookups        1791311                       # Number of BP lookups
system.switch_cpus_1.BPredUnit.usedRAS           7533                       # Number of times the RAS was used to get a target.
system.switch_cpus_1.commit.COM:branches       749135                       # Number of branches committed
system.switch_cpus_1.commit.COM:bw_lim_events       218021                       # number cycles where commit BW limit reached
system.switch_cpus_1.commit.COM:bw_limited            0                       # number of insts not committed due to BW limits
system.switch_cpus_1.commit.COM:committed_per_cycle::samples     11960495                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::mean     0.839265                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::stdev     1.864029                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::0      9035619     75.55%     75.55% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::1       734985      6.15%     81.69% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::2       575321      4.81%     86.50% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::3       483494      4.04%     90.54% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::4       394833      3.30%     93.84% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::5        85041      0.71%     94.56% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::6        79057      0.66%     95.22% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::7       354124      2.96%     98.18% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::8       218021      1.82%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::total     11960495                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:count        10038024                       # Number of instructions committed
system.switch_cpus_1.commit.COM:loads         2943885                       # Number of loads committed
system.switch_cpus_1.commit.COM:membars             0                       # Number of memory barriers committed
system.switch_cpus_1.commit.COM:refs          4240268                       # Number of memory references committed
system.switch_cpus_1.commit.COM:swp_count            0                       # Number of s/w prefetches committed
system.switch_cpus_1.commit.branchMispredicts        51085                       # The number of times a branch was mispredicted
system.switch_cpus_1.commit.commitCommittedInsts     10038024                       # The number of committed instructions
system.switch_cpus_1.commit.commitSquashedInsts      6810586                       # The number of squashed insts skipped by commit
system.switch_cpus_1.committedInsts          10000002                       # Number of Instructions Simulated
system.switch_cpus_1.committedInsts_total     10000002                       # Number of Instructions Simulated
system.switch_cpus_1.cpi                     1.352076                       # CPI: Cycles Per Instruction
system.switch_cpus_1.cpi_total               1.352076                       # CPI: Total CPI of All Threads
system.switch_cpus_1.decode.DECODE:BlockedCycles      1177945                       # Number of cycles decode is blocked
system.switch_cpus_1.decode.DECODE:BranchMispred          113                       # Number of times decode detected a branch misprediction
system.switch_cpus_1.decode.DECODE:BranchResolved         7609                       # Number of times decode resolved a branch
system.switch_cpus_1.decode.DECODE:DecodedInsts     21780457                       # Number of instructions handled by decode
system.switch_cpus_1.decode.DECODE:IdleCycles      7011920                       # Number of cycles decode is idle
system.switch_cpus_1.decode.DECODE:RunCycles      3712457                       # Number of cycles decode is running
system.switch_cpus_1.decode.DECODE:SquashCycles      1197662                       # Number of cycles decode is squashing
system.switch_cpus_1.decode.DECODE:SquashedInsts          456                       # Number of squashed instructions handled by decode
system.switch_cpus_1.decode.DECODE:UnblockCycles        58172                       # Number of cycles decode is unblocking
system.switch_cpus_1.dtb.data_accesses        4732552                       # DTB accesses
system.switch_cpus_1.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus_1.dtb.data_hits            4544486                       # DTB hits
system.switch_cpus_1.dtb.data_misses           188066                       # DTB misses
system.switch_cpus_1.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus_1.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus_1.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus_1.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus_1.dtb.read_accesses        3532818                       # DTB read accesses
system.switch_cpus_1.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus_1.dtb.read_hits            3347220                       # DTB read hits
system.switch_cpus_1.dtb.read_misses           185598                       # DTB read misses
system.switch_cpus_1.dtb.write_accesses       1199734                       # DTB write accesses
system.switch_cpus_1.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus_1.dtb.write_hits           1197266                       # DTB write hits
system.switch_cpus_1.dtb.write_misses            2468                       # DTB write misses
system.switch_cpus_1.fetch.Branches           1791311                       # Number of branches that fetch encountered
system.switch_cpus_1.fetch.CacheLines         3143010                       # Number of cache lines fetched
system.switch_cpus_1.fetch.Cycles             7526725                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus_1.fetch.IcacheSquashes        41251                       # Number of outstanding Icache misses that were squashed
system.switch_cpus_1.fetch.Insts             26626276                       # Number of instructions fetch has processed
system.switch_cpus_1.fetch.SquashCycles        716641                       # Number of cycles fetch has spent squashing
system.switch_cpus_1.fetch.branchRate        0.132486                       # Number of branch fetches per cycle
system.switch_cpus_1.fetch.icacheStallCycles      3143123                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus_1.fetch.predictedBranches      1694760                       # Number of branches that fetch has predicted taken
system.switch_cpus_1.fetch.rate              1.969287                       # Number of inst fetches per cycle
system.switch_cpus_1.fetch.rateDist::samples     13158157                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::mean     2.023557                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::stdev     3.185595                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::0        8774469     66.68%     66.68% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::1         580936      4.42%     71.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::2          48224      0.37%     71.47% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::3          37341      0.28%     71.75% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::4         465015      3.53%     75.28% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::5          43167      0.33%     75.61% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::6         534655      4.06%     79.68% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::7         841756      6.40%     86.07% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::8        1832594     13.93%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::total     13158157                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.idleCycles                362610                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus_1.iew.EXEC:branches        1027174                       # Number of branches executed
system.switch_cpus_1.iew.EXEC:nop               72974                       # number of nop insts executed
system.switch_cpus_1.iew.EXEC:rate           1.146378                       # Inst execution rate
system.switch_cpus_1.iew.EXEC:refs            6019106                       # number of memory reference insts executed
system.switch_cpus_1.iew.EXEC:stores          1336050                       # Number of stores executed
system.switch_cpus_1.iew.EXEC:swp                   0                       # number of swp insts executed
system.switch_cpus_1.iew.WB:consumers         7675015                       # num instructions consuming a value
system.switch_cpus_1.iew.WB:count            14254764                       # cumulative count of insts written-back
system.switch_cpus_1.iew.WB:fanout           0.812565                       # average fanout of values written-back
system.switch_cpus_1.iew.WB:penalized               0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus_1.iew.WB:penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus_1.iew.WB:producers         6236445                       # num instructions producing a value
system.switch_cpus_1.iew.WB:rate             1.054287                       # insts written-back per cycle
system.switch_cpus_1.iew.WB:sent             14456226                       # cumulative count of insts sent to commit
system.switch_cpus_1.iew.branchMispredicts        61903                       # Number of branch mispredicts detected at execute
system.switch_cpus_1.iew.iewBlockCycles        458629                       # Number of cycles IEW is blocking
system.switch_cpus_1.iew.iewDispLoadInsts      4907527                       # Number of dispatched load instructions
system.switch_cpus_1.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus_1.iew.iewDispSquashedInsts       106752                       # Number of squashed instructions skipped by dispatch
system.switch_cpus_1.iew.iewDispStoreInsts      1849579                       # Number of dispatched store instructions
system.switch_cpus_1.iew.iewDispatchedInsts     16989093                       # Number of instructions dispatched to IQ
system.switch_cpus_1.iew.iewExecLoadInsts      4683056                       # Number of load instructions executed
system.switch_cpus_1.iew.iewExecSquashedInsts       284541                       # Number of squashed instructions skipped in execute
system.switch_cpus_1.iew.iewExecutedInsts     15499915                       # Number of executed instructions
system.switch_cpus_1.iew.iewIQFullEvents          836                       # Number of times the IQ has become full, causing a stall
system.switch_cpus_1.iew.iewIdleCycles              0                       # Number of cycles IEW is idle
system.switch_cpus_1.iew.iewLSQFullEvents           31                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus_1.iew.iewSquashCycles      1197662                       # Number of cycles IEW is squashing
system.switch_cpus_1.iew.iewUnblockCycles        10400                       # Number of cycles IEW is unblocking
system.switch_cpus_1.iew.lsq.thread.0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus_1.iew.lsq.thread.0.cacheBlocked      1016547                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus_1.iew.lsq.thread.0.forwLoads         1580                       # Number of loads that had data forwarded from stores
system.switch_cpus_1.iew.lsq.thread.0.ignoredResponses            2                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus_1.iew.lsq.thread.0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread.0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread.0.memOrderViolation        64257                       # Number of memory ordering violations
system.switch_cpus_1.iew.lsq.thread.0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus_1.iew.lsq.thread.0.squashedLoads      1963634                       # Number of loads squashed
system.switch_cpus_1.iew.lsq.thread.0.squashedStores       553192                       # Number of stores squashed
system.switch_cpus_1.iew.memOrderViolationEvents        64257                       # Number of memory order violations
system.switch_cpus_1.iew.predictedNotTakenIncorrect         4824                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus_1.iew.predictedTakenIncorrect        57079                       # Number of branches that were predicted taken incorrectly
system.switch_cpus_1.ipc                     0.739603                       # IPC: Instructions Per Cycle
system.switch_cpus_1.ipc_total               0.739603                       # IPC: Total IPC of All Threads
system.switch_cpus_1.iq.ISSUE:FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IntAlu      7784124     49.32%     49.32% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IntMult         4023      0.03%     49.34% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IntDiv            0      0.00%     49.34% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatAdd       865345      5.48%     54.82% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatCmp         3371      0.02%     54.84% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatCvt           81      0.00%     54.84% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatMult      1018512      6.45%     61.30% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatDiv          669      0.00%     61.30% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatSqrt            0      0.00%     61.30% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::MemRead      4757891     30.14%     91.44% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::MemWrite      1350442      8.56%    100.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::total     15784458                       # Type of FU issued
system.switch_cpus_1.iq.ISSUE:fu_busy_cnt        57234                       # FU busy when requested
system.switch_cpus_1.iq.ISSUE:fu_busy_rate     0.003626                       # FU busy rate (busy events/executed inst)
system.switch_cpus_1.iq.ISSUE:fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IntAlu          756      1.32%      1.32% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IntMult            0      0.00%      1.32% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IntDiv            0      0.00%      1.32% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatAdd          150      0.26%      1.58% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatCmp            0      0.00%      1.58% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatCvt            0      0.00%      1.58% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatMult        42999     75.13%     76.71% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatDiv           10      0.02%     76.73% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatSqrt            0      0.00%     76.73% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::MemRead        12677     22.15%     98.88% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::MemWrite          642      1.12%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::samples     13158157                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::mean     1.199595                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::stdev     1.842045                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::0      7880240     59.89%     59.89% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::1      1556151     11.83%     71.72% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::2       713350      5.42%     77.14% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::3      1096964      8.34%     85.47% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::4       902877      6.86%     92.33% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::5       253659      1.93%     94.26% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::6       662082      5.03%     99.29% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::7        84252      0.64%     99.93% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::8         8582      0.07%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::total     13158157                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:rate           1.167423                       # Inst issue rate
system.switch_cpus_1.iq.iqInstsAdded         16916119                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus_1.iq.iqInstsIssued        15784458                       # Number of instructions issued
system.switch_cpus_1.iq.iqSquashedInstsExamined      6835932                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus_1.iq.iqSquashedInstsIssued        10169                       # Number of squashed instructions issued
system.switch_cpus_1.iq.iqSquashedOperandsExamined      3364196                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus_1.itb.data_accesses              0                       # DTB accesses
system.switch_cpus_1.itb.data_acv                   0                       # DTB access violations
system.switch_cpus_1.itb.data_hits                  0                       # DTB hits
system.switch_cpus_1.itb.data_misses                0                       # DTB misses
system.switch_cpus_1.itb.fetch_accesses       3143040                       # ITB accesses
system.switch_cpus_1.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus_1.itb.fetch_hits           3143010                       # ITB hits
system.switch_cpus_1.itb.fetch_misses              30                       # ITB misses
system.switch_cpus_1.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus_1.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus_1.itb.read_hits                  0                       # DTB read hits
system.switch_cpus_1.itb.read_misses                0                       # DTB read misses
system.switch_cpus_1.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus_1.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus_1.itb.write_hits                 0                       # DTB write hits
system.switch_cpus_1.itb.write_misses               0                       # DTB write misses
system.switch_cpus_1.memDep0.conflictingLoads       984853                       # Number of conflicting loads.
system.switch_cpus_1.memDep0.conflictingStores       998165                       # Number of conflicting stores.
system.switch_cpus_1.memDep0.insertedLoads      4907527                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus_1.memDep0.insertedStores      1849579                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus_1.numCycles               13520767                       # number of cpu cycles simulated
system.switch_cpus_1.rename.RENAME:BlockCycles       913465                       # Number of cycles rename is blocking
system.switch_cpus_1.rename.RENAME:CommittedMaps      7039443                       # Number of HB maps that are committed
system.switch_cpus_1.rename.RENAME:IQFullEvents        21207                       # Number of times rename has blocked due to IQ full
system.switch_cpus_1.rename.RENAME:IdleCycles      7103693                       # Number of cycles rename is idle
system.switch_cpus_1.rename.RENAME:LSQFullEvents       243748                       # Number of times rename has blocked due to LSQ full
system.switch_cpus_1.rename.RENAME:ROBFullEvents         8198                       # Number of times rename has blocked due to ROB full
system.switch_cpus_1.rename.RENAME:RenameLookups     30129246                       # Number of register rename lookups that rename has made
system.switch_cpus_1.rename.RENAME:RenamedInsts     21298086                       # Number of instructions processed by rename
system.switch_cpus_1.rename.RENAME:RenamedOperands     14795193                       # Number of destination operands rename has renamed
system.switch_cpus_1.rename.RENAME:RunCycles      3677843                       # Number of cycles rename is running
system.switch_cpus_1.rename.RENAME:SquashCycles      1197662                       # Number of cycles rename is squashing
system.switch_cpus_1.rename.RENAME:UnblockCycles       265493                       # Number of cycles rename is unblocking
system.switch_cpus_1.rename.RENAME:UndoneMaps      7755730                       # Number of HB maps that are undone due to squashing
system.switch_cpus_1.rename.RENAME:serializeStallCycles            0                       # count of cycles rename stalled for serializing inst
system.switch_cpus_1.rename.RENAME:serializingInsts            0                       # count of serializing insts renamed
system.switch_cpus_1.rename.RENAME:skidInsts       452705                       # count of insts added to the skid buffer
system.switch_cpus_1.rename.RENAME:tempSerializingInsts            0                       # count of temporary serializing insts renamed
system.switch_cpus_1.timesIdled                  7263                       # Number of times that the entire CPU went into an idle state and unscheduled itself

---------- End Simulation Statistics   ----------
