<profile>

<section name = "Vitis HLS Report for 'matmul_10ul_1ul_8ul_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2'" level="0">
<item name = "Date">Fri Mar 21 12:05:05 2025
</item>
<item name = "Version">2024.1 (Build 5069499 on May 21 2024)</item>
<item name = "Project">accelerator</item>
<item name = "Solution">hls (Vivado IP Flow Target)</item>
<item name = "Product family">zynquplus</item>
<item name = "Target device">xczu3eg-sfvc784-1-e</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 7.709 ns, 2.00 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">92, 92, 0.920 us, 0.920 us, 81, 81, loop auto-rewind stp(delay=0 clock cycles(s))</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- VITIS_LOOP_81_1_VITIS_LOOP_82_2">90, 90, 12, 1, 1, 80, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 74, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, 0, 97, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, 0, 72, -</column>
<column name="Register">-, -, 845, 320, -</column>
<specialColumn name="Available">432, 360, 141120, 70560, 0</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="sparsemux_17_3_64_1_1_U3414">sparsemux_17_3_64_1_1, 0, 0, 0, 43, 0</column>
<column name="sparsemux_21_4_64_1_1_U3413">sparsemux_21_4_64_1_1, 0, 0, 0, 54, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln81_fu_370_p2">+, 0, 0, 14, 7, 1</column>
<column name="i_fu_382_p2">+, 0, 0, 12, 4, 1</column>
<column name="j_fu_419_p2">+, 0, 0, 12, 4, 1</column>
<column name="icmp_ln81_fu_364_p2">icmp, 0, 0, 14, 7, 7</column>
<column name="icmp_ln82_fu_388_p2">icmp, 0, 0, 12, 4, 5</column>
<column name="select_ln81_4_fu_402_p3">select, 0, 0, 4, 1, 4</column>
<column name="select_ln81_fu_394_p3">select, 0, 0, 4, 1, 1</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_done_int">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">9, 2, 1, 2</column>
<column name="ap_sig_allocacmp_i_03_load">9, 2, 4, 8</column>
<column name="ap_sig_allocacmp_indvar_flatten_load">9, 2, 7, 14</column>
<column name="ap_sig_allocacmp_j_4_load">9, 2, 4, 8</column>
<column name="i_03_fu_112">9, 2, 4, 8</column>
<column name="indvar_flatten_fu_116">9, 2, 7, 14</column>
<column name="j_4_fu_108">9, 2, 4, 8</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="agg_result_0_addr_reg_629">4, 0, 4, 0</column>
<column name="agg_result_1_addr_reg_635">4, 0, 4, 0</column>
<column name="agg_result_2_addr_reg_641">4, 0, 4, 0</column>
<column name="agg_result_3_addr_reg_647">4, 0, 4, 0</column>
<column name="agg_result_4_addr_reg_653">4, 0, 4, 0</column>
<column name="agg_result_5_addr_reg_659">4, 0, 4, 0</column>
<column name="agg_result_6_addr_reg_665">4, 0, 4, 0</column>
<column name="agg_result_7_addr_reg_671">4, 0, 4, 0</column>
<column name="ap_CS_fsm">1, 0, 1, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter10">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter11">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter2">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter3">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter4">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter5">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter6">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter7">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter8">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter9">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter10_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter1_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter2_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter3_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter4_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter5_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter6_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter7_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter8_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter9_reg">1, 0, 1, 0</column>
<column name="i_03_fu_112">4, 0, 4, 0</column>
<column name="indvar_flatten_fu_116">7, 0, 7, 0</column>
<column name="j_4_fu_108">4, 0, 4, 0</column>
<column name="mul_reg_677">64, 0, 64, 0</column>
<column name="select_ln81_4_reg_603">4, 0, 4, 0</column>
<column name="tmp_9_reg_682">64, 0, 64, 0</column>
<column name="trunc_ln82_reg_609">3, 0, 3, 0</column>
<column name="agg_result_0_addr_reg_629">64, 32, 4, 0</column>
<column name="agg_result_1_addr_reg_635">64, 32, 4, 0</column>
<column name="agg_result_2_addr_reg_641">64, 32, 4, 0</column>
<column name="agg_result_3_addr_reg_647">64, 32, 4, 0</column>
<column name="agg_result_4_addr_reg_653">64, 32, 4, 0</column>
<column name="agg_result_5_addr_reg_659">64, 32, 4, 0</column>
<column name="agg_result_6_addr_reg_665">64, 32, 4, 0</column>
<column name="agg_result_7_addr_reg_671">64, 32, 4, 0</column>
<column name="select_ln81_4_reg_603">64, 32, 4, 0</column>
<column name="trunc_ln82_reg_609">64, 32, 3, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, matmul&lt;10ul, 1ul, 8ul&gt;_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, matmul&lt;10ul, 1ul, 8ul&gt;_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, matmul&lt;10ul, 1ul, 8ul&gt;_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, matmul&lt;10ul, 1ul, 8ul&gt;_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, matmul&lt;10ul, 1ul, 8ul&gt;_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, matmul&lt;10ul, 1ul, 8ul&gt;_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2, return value</column>
<column name="grp_fu_1024_p_din0">out, 64, ap_ctrl_hs, matmul&lt;10ul, 1ul, 8ul&gt;_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2, return value</column>
<column name="grp_fu_1024_p_din1">out, 64, ap_ctrl_hs, matmul&lt;10ul, 1ul, 8ul&gt;_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2, return value</column>
<column name="grp_fu_1024_p_opcode">out, 1, ap_ctrl_hs, matmul&lt;10ul, 1ul, 8ul&gt;_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2, return value</column>
<column name="grp_fu_1024_p_dout0">in, 64, ap_ctrl_hs, matmul&lt;10ul, 1ul, 8ul&gt;_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2, return value</column>
<column name="grp_fu_1024_p_ce">out, 1, ap_ctrl_hs, matmul&lt;10ul, 1ul, 8ul&gt;_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2, return value</column>
<column name="grp_fu_1028_p_din0">out, 64, ap_ctrl_hs, matmul&lt;10ul, 1ul, 8ul&gt;_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2, return value</column>
<column name="grp_fu_1028_p_din1">out, 64, ap_ctrl_hs, matmul&lt;10ul, 1ul, 8ul&gt;_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2, return value</column>
<column name="grp_fu_1028_p_dout0">in, 64, ap_ctrl_hs, matmul&lt;10ul, 1ul, 8ul&gt;_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2, return value</column>
<column name="grp_fu_1028_p_ce">out, 1, ap_ctrl_hs, matmul&lt;10ul, 1ul, 8ul&gt;_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2, return value</column>
<column name="A_0_read">in, 64, ap_none, A_0_read, scalar</column>
<column name="A_0_read_38">in, 64, ap_none, A_0_read_38, scalar</column>
<column name="A_0_read_39">in, 64, ap_none, A_0_read_39, scalar</column>
<column name="A_0_read_40">in, 64, ap_none, A_0_read_40, scalar</column>
<column name="A_0_read_41">in, 64, ap_none, A_0_read_41, scalar</column>
<column name="A_0_read_42">in, 64, ap_none, A_0_read_42, scalar</column>
<column name="A_0_read_43">in, 64, ap_none, A_0_read_43, scalar</column>
<column name="A_0_read_44">in, 64, ap_none, A_0_read_44, scalar</column>
<column name="A_0_read_45">in, 64, ap_none, A_0_read_45, scalar</column>
<column name="A_0_read_46">in, 64, ap_none, A_0_read_46, scalar</column>
<column name="agg_result_0_address0">out, 4, ap_memory, agg_result_0, array</column>
<column name="agg_result_0_ce0">out, 1, ap_memory, agg_result_0, array</column>
<column name="agg_result_0_we0">out, 1, ap_memory, agg_result_0, array</column>
<column name="agg_result_0_d0">out, 64, ap_memory, agg_result_0, array</column>
<column name="agg_result_0_address1">out, 4, ap_memory, agg_result_0, array</column>
<column name="agg_result_0_ce1">out, 1, ap_memory, agg_result_0, array</column>
<column name="agg_result_0_q1">in, 64, ap_memory, agg_result_0, array</column>
<column name="agg_result_1_address0">out, 4, ap_memory, agg_result_1, array</column>
<column name="agg_result_1_ce0">out, 1, ap_memory, agg_result_1, array</column>
<column name="agg_result_1_we0">out, 1, ap_memory, agg_result_1, array</column>
<column name="agg_result_1_d0">out, 64, ap_memory, agg_result_1, array</column>
<column name="agg_result_1_address1">out, 4, ap_memory, agg_result_1, array</column>
<column name="agg_result_1_ce1">out, 1, ap_memory, agg_result_1, array</column>
<column name="agg_result_1_q1">in, 64, ap_memory, agg_result_1, array</column>
<column name="agg_result_2_address0">out, 4, ap_memory, agg_result_2, array</column>
<column name="agg_result_2_ce0">out, 1, ap_memory, agg_result_2, array</column>
<column name="agg_result_2_we0">out, 1, ap_memory, agg_result_2, array</column>
<column name="agg_result_2_d0">out, 64, ap_memory, agg_result_2, array</column>
<column name="agg_result_2_address1">out, 4, ap_memory, agg_result_2, array</column>
<column name="agg_result_2_ce1">out, 1, ap_memory, agg_result_2, array</column>
<column name="agg_result_2_q1">in, 64, ap_memory, agg_result_2, array</column>
<column name="agg_result_3_address0">out, 4, ap_memory, agg_result_3, array</column>
<column name="agg_result_3_ce0">out, 1, ap_memory, agg_result_3, array</column>
<column name="agg_result_3_we0">out, 1, ap_memory, agg_result_3, array</column>
<column name="agg_result_3_d0">out, 64, ap_memory, agg_result_3, array</column>
<column name="agg_result_3_address1">out, 4, ap_memory, agg_result_3, array</column>
<column name="agg_result_3_ce1">out, 1, ap_memory, agg_result_3, array</column>
<column name="agg_result_3_q1">in, 64, ap_memory, agg_result_3, array</column>
<column name="agg_result_4_address0">out, 4, ap_memory, agg_result_4, array</column>
<column name="agg_result_4_ce0">out, 1, ap_memory, agg_result_4, array</column>
<column name="agg_result_4_we0">out, 1, ap_memory, agg_result_4, array</column>
<column name="agg_result_4_d0">out, 64, ap_memory, agg_result_4, array</column>
<column name="agg_result_4_address1">out, 4, ap_memory, agg_result_4, array</column>
<column name="agg_result_4_ce1">out, 1, ap_memory, agg_result_4, array</column>
<column name="agg_result_4_q1">in, 64, ap_memory, agg_result_4, array</column>
<column name="agg_result_5_address0">out, 4, ap_memory, agg_result_5, array</column>
<column name="agg_result_5_ce0">out, 1, ap_memory, agg_result_5, array</column>
<column name="agg_result_5_we0">out, 1, ap_memory, agg_result_5, array</column>
<column name="agg_result_5_d0">out, 64, ap_memory, agg_result_5, array</column>
<column name="agg_result_5_address1">out, 4, ap_memory, agg_result_5, array</column>
<column name="agg_result_5_ce1">out, 1, ap_memory, agg_result_5, array</column>
<column name="agg_result_5_q1">in, 64, ap_memory, agg_result_5, array</column>
<column name="agg_result_6_address0">out, 4, ap_memory, agg_result_6, array</column>
<column name="agg_result_6_ce0">out, 1, ap_memory, agg_result_6, array</column>
<column name="agg_result_6_we0">out, 1, ap_memory, agg_result_6, array</column>
<column name="agg_result_6_d0">out, 64, ap_memory, agg_result_6, array</column>
<column name="agg_result_6_address1">out, 4, ap_memory, agg_result_6, array</column>
<column name="agg_result_6_ce1">out, 1, ap_memory, agg_result_6, array</column>
<column name="agg_result_6_q1">in, 64, ap_memory, agg_result_6, array</column>
<column name="agg_result_7_address0">out, 4, ap_memory, agg_result_7, array</column>
<column name="agg_result_7_ce0">out, 1, ap_memory, agg_result_7, array</column>
<column name="agg_result_7_we0">out, 1, ap_memory, agg_result_7, array</column>
<column name="agg_result_7_d0">out, 64, ap_memory, agg_result_7, array</column>
<column name="agg_result_7_address1">out, 4, ap_memory, agg_result_7, array</column>
<column name="agg_result_7_ce1">out, 1, ap_memory, agg_result_7, array</column>
<column name="agg_result_7_q1">in, 64, ap_memory, agg_result_7, array</column>
<column name="B_0_address0">out, 3, ap_memory, B_0, array</column>
<column name="B_0_ce0">out, 1, ap_memory, B_0, array</column>
<column name="B_0_q0">in, 64, ap_memory, B_0, array</column>
</table>
</item>
</section>
</profile>
