#! c:/iverilog-x64/bin/vvp
:ivl_version "10.1 (stable)" "(v10_1_1)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 11;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_000000000280fc60 .scope module, "Main" "Main" 2 12;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "CLK"
    .port_info 1 /INPUT 1 "Reset"
    .port_info 2 /OUTPUT 32 "nowIns"
    .port_info 3 /OUTPUT 32 "nextAddr"
    .port_info 4 /OUTPUT 32 "aluRe"
    .port_info 5 /OUTPUT 32 "writeData"
    .port_info 6 /OUTPUT 32 "readData1"
    .port_info 7 /OUTPUT 32 "readData2"
    .port_info 8 /OUTPUT 32 "ExtendData"
    .port_info 9 /OUTPUT 32 "RAMDataOut"
    .port_info 10 /OUTPUT 3 "aluOp"
    .port_info 11 /OUTPUT 1 "Zero"
    .port_info 12 /OUTPUT 1 "pcSrc"
    .port_info 13 /OUTPUT 6 "insToCtrl"
    .port_info 14 /OUTPUT 1 "dataMemRW"
L_000000000281a180 .functor BUFZ 32, v000000000289f0f0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000000000281a2d0 .functor BUFZ 32, L_0000000002c5b950, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000000000281a340 .functor BUFZ 32, v0000000002855f30_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000000002c028b0 .functor BUFZ 32, L_0000000002c5bbd0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000000002c02060 .functor BUFZ 32, L_0000000002c02bc0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000000002c02f40 .functor BUFZ 32, L_0000000002c02ed0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000000002c020d0 .functor BUFZ 32, v00000000028a9c30_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000000002c02140 .functor BUFZ 32, v0000000002855490_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000000002c02450 .functor BUFZ 3, v0000000002855df0_0, C4<000>, C4<000>, C4<000>;
L_0000000002c02e60 .functor BUFZ 1, L_0000000002c5be50, C4<0>, C4<0>, C4<0>;
L_0000000002c02920 .functor BUFZ 1, v00000000028552b0_0, C4<0>, C4<0>, C4<0>;
L_0000000002c02990 .functor BUFZ 1, v0000000002856430_0, C4<0>, C4<0>, C4<0>;
v00000000028a99b0_0 .net "ALUM2Reg", 0 0, v0000000002854950_0;  1 drivers
v00000000028a8790_0 .net "ALUOp", 2 0, v0000000002855df0_0;  1 drivers
v00000000028a8470_0 .net "ALUResult", 31 0, v0000000002855f30_0;  1 drivers
v00000000028a9910_0 .net "ALUSrcB", 0 0, v0000000002855e90_0;  1 drivers
o000000000285f268 .functor BUFZ 1, C4<z>; HiZ drive
v00000000028a86f0_0 .net "CLK", 0 0, o000000000285f268;  0 drivers
v00000000028a8830_0 .net "DataMemRW", 0 0, v0000000002856430_0;  1 drivers
v00000000028a8330_0 .net "DataOut", 31 0, v0000000002855490_0;  1 drivers
v00000000028a9a50_0 .net "ExtSel", 0 0, v0000000002855fd0_0;  1 drivers
v00000000028a92d0_0 .net "ExtendData", 31 0, L_0000000002c020d0;  1 drivers
v00000000028a83d0_0 .net "InsMemRW", 0 0, v0000000002856110_0;  1 drivers
v00000000028a9050_0 .net "PCSrc", 0 0, v00000000028552b0_0;  1 drivers
v00000000028a8f10_0 .net "PCWre", 0 0, v00000000028564d0_0;  1 drivers
v00000000028a9550_0 .net "RAMDataOut", 31 0, L_0000000002c02140;  1 drivers
v00000000028a80b0_0 .net "ReadData1", 31 0, L_0000000002c02bc0;  1 drivers
v00000000028a8a10_0 .net "ReadData2", 31 0, L_0000000002c02ed0;  1 drivers
v00000000028a8970_0 .net "RegOut", 0 0, v0000000002855350_0;  1 drivers
v00000000028a9af0_0 .net "RegWre", 0 0, v00000000028553f0_0;  1 drivers
o000000000285fad8 .functor BUFZ 1, C4<z>; HiZ drive
v00000000028a8d30_0 .net "Reset", 0 0, o000000000285fad8;  0 drivers
v00000000028a8b50_0 .net "WirteData", 31 0, L_0000000002c5bbd0;  1 drivers
v00000000028a97d0_0 .net "Zero", 0 0, L_0000000002c02e60;  1 drivers
v00000000028a8fb0_0 .net "aluOp", 2 0, L_0000000002c02450;  1 drivers
v00000000028a8510_0 .net "aluRe", 31 0, L_000000000281a340;  1 drivers
v00000000028a95f0_0 .net "dataMemRW", 0 0, L_0000000002c02990;  1 drivers
v00000000028a8ab0_0 .net "extendData", 31 0, v00000000028a9c30_0;  1 drivers
v00000000028a8dd0_0 .net "fiveChoose1", 4 0, L_0000000002c5bd10;  1 drivers
v00000000028a85b0_0 .net "i_pc", 31 0, L_0000000002c5b950;  1 drivers
v00000000028a8bf0_0 .net "insToCtrl", 5 0, L_00000000028a8650;  1 drivers
v00000000028a9b90_0 .net "nextAddr", 31 0, L_000000000281a2d0;  1 drivers
v00000000028a8c90_0 .net "nowIns", 31 0, L_000000000281a180;  1 drivers
v00000000028a9870_0 .net "o_pc", 31 0, v000000000289e830_0;  1 drivers
v00000000028a8150_0 .net "o_pc_1", 31 0, L_00000000028a7f70;  1 drivers
v00000000028a8e70_0 .net "o_pc_2", 31 0, v000000000289f0f0_0;  1 drivers
v00000000028a9370_0 .net "o_pc_3", 31 0, L_0000000002c5bf90;  1 drivers
v00000000028a9690_0 .net "pcSrc", 0 0, L_0000000002c02920;  1 drivers
v00000000028a9d70_0 .net "readData1", 31 0, L_0000000002c02060;  1 drivers
v00000000028a9190_0 .net "readData2", 31 0, L_0000000002c02f40;  1 drivers
v00000000028a9230_0 .net "thChoose1", 31 0, L_0000000002c5cd50;  1 drivers
v00000000028a9e10_0 .net "writeData", 31 0, L_0000000002c028b0;  1 drivers
v00000000028a81f0_0 .net "zero", 0 0, L_0000000002c5be50;  1 drivers
L_00000000028a8650 .part v000000000289f0f0_0, 26, 6;
L_00000000028a8290 .part v000000000289f0f0_0, 26, 6;
L_0000000002c5b810 .part v000000000289f0f0_0, 16, 5;
L_0000000002c5bc70 .part v000000000289f0f0_0, 11, 5;
L_0000000002c5b8b0 .part v000000000289f0f0_0, 21, 5;
L_0000000002c5b630 .part v000000000289f0f0_0, 16, 5;
L_0000000002c5ca30 .part v000000000289f0f0_0, 0, 16;
S_000000000280fee0 .scope module, "ALU" "ALU" 2 46, 3 1 0, S_000000000280fc60;
 .timescale -9 -11;
    .port_info 0 /INPUT 32 "A"
    .port_info 1 /INPUT 32 "B"
    .port_info 2 /INPUT 3 "ALUOp"
    .port_info 3 /OUTPUT 1 "zero"
    .port_info 4 /OUTPUT 32 "result"
v0000000002856250_0 .net "A", 31 0, L_0000000002c02bc0;  alias, 1 drivers
v0000000002856070_0 .net "ALUOp", 2 0, v0000000002855df0_0;  alias, 1 drivers
v0000000002854db0_0 .net "B", 31 0, L_0000000002c5cd50;  alias, 1 drivers
L_0000000002c03190 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000000002855d50_0 .net/2u *"_s0", 31 0, L_0000000002c03190;  1 drivers
v0000000002856610_0 .net *"_s2", 0 0, L_0000000002c5b4f0;  1 drivers
L_0000000002c031d8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000000002855170_0 .net/2s *"_s4", 1 0, L_0000000002c031d8;  1 drivers
L_0000000002c03220 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0000000002855030_0 .net/2s *"_s6", 1 0, L_0000000002c03220;  1 drivers
v0000000002855210_0 .net *"_s8", 1 0, L_0000000002c5c530;  1 drivers
v0000000002855f30_0 .var "result", 31 0;
v0000000002854e50_0 .net "zero", 0 0, L_0000000002c5be50;  alias, 1 drivers
E_0000000002849100 .event edge, v0000000002856070_0, v0000000002854db0_0, v0000000002856250_0;
L_0000000002c5b4f0 .cmp/ne 32, v0000000002855f30_0, L_0000000002c03190;
L_0000000002c5c530 .functor MUXZ 2, L_0000000002c03220, L_0000000002c031d8, L_0000000002c5b4f0, C4<>;
L_0000000002c5be50 .part L_0000000002c5c530, 0, 1;
S_000000000280e540 .scope module, "ControlUnit" "ControlUnit" 2 41, 4 1 0, S_000000000280fc60;
 .timescale -9 -11;
    .port_info 0 /INPUT 6 "decode"
    .port_info 1 /INPUT 1 "zero"
    .port_info 2 /OUTPUT 1 "ExtSel"
    .port_info 3 /OUTPUT 1 "PCWre"
    .port_info 4 /OUTPUT 1 "InsMemRW"
    .port_info 5 /OUTPUT 1 "RegOut"
    .port_info 6 /OUTPUT 1 "RegWre"
    .port_info 7 /OUTPUT 3 "ALUOp"
    .port_info 8 /OUTPUT 1 "PCSrc"
    .port_info 9 /OUTPUT 1 "ALUSrcB"
    .port_info 10 /OUTPUT 1 "DataMemRW"
    .port_info 11 /OUTPUT 1 "ALUM2Reg"
v0000000002854950_0 .var "ALUM2Reg", 0 0;
v0000000002855df0_0 .var "ALUOp", 2 0;
v0000000002855e90_0 .var "ALUSrcB", 0 0;
v0000000002856430_0 .var "DataMemRW", 0 0;
v0000000002855fd0_0 .var "ExtSel", 0 0;
v0000000002856110_0 .var "InsMemRW", 0 0;
v00000000028552b0_0 .var "PCSrc", 0 0;
v00000000028564d0_0 .var "PCWre", 0 0;
v0000000002855350_0 .var "RegOut", 0 0;
v00000000028553f0_0 .var "RegWre", 0 0;
v0000000002856390_0 .net "decode", 5 0, L_00000000028a8290;  1 drivers
v0000000002854770_0 .net "zero", 0 0, L_0000000002c5be50;  alias, 1 drivers
E_0000000002848e80 .event edge, v0000000002854e50_0, v0000000002856390_0;
S_000000000280e6c0 .scope module, "RAM" "RAM" 2 47, 5 2 0, S_000000000280fc60;
 .timescale -9 -9;
    .port_info 0 /INPUT 32 "i_data"
    .port_info 1 /INPUT 32 "addr"
    .port_info 2 /INPUT 1 "rw"
    .port_info 3 /OUTPUT 32 "o_data"
    .port_info 4 /INPUT 1 "clk"
v00000000028549f0_0 .net "addr", 31 0, v0000000002855f30_0;  alias, 1 drivers
v0000000002854a90_0 .net "clk", 0 0, o000000000285f268;  alias, 0 drivers
v0000000002854b30_0 .net "i_data", 31 0, L_0000000002c02ed0;  alias, 1 drivers
v0000000002854bd0 .array "memory", 63 0, 7 0;
v0000000002855490_0 .var "o_data", 31 0;
v00000000028555d0_0 .net "rw", 0 0, v0000000002856430_0;  alias, 1 drivers
E_0000000002848d80 .event negedge, v0000000002854a90_0;
S_0000000002822110 .scope module, "ROM" "ROM" 2 40, 6 2 0, S_000000000280fc60;
 .timescale -9 -11;
    .port_info 0 /OUTPUT 32 "instruction"
    .port_info 1 /INPUT 32 "addr"
    .port_info 2 /INPUT 1 "read_en_"
v0000000002829670_0 .net "addr", 31 0, v000000000289e830_0;  alias, 1 drivers
v000000000289f0f0_0 .var "instruction", 31 0;
v000000000289e330 .array "mem", 127 0, 7 0;
v000000000289faf0_0 .net "read_en_", 0 0, v0000000002856110_0;  alias, 1 drivers
E_0000000002848840 .event edge, v0000000002856110_0, v0000000002829670_0;
S_0000000002822290 .scope module, "dataSelect_32_Bit_1" "dataSelect_32_Bit" 2 45, 7 1 0, S_000000000280fc60;
 .timescale -9 -11;
    .port_info 0 /INPUT 32 "A"
    .port_info 1 /INPUT 32 "B"
    .port_info 2 /INPUT 1 "Ctrl"
    .port_info 3 /OUTPUT 32 "S"
L_0000000002c03148 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0000000002c027d0 .functor XNOR 1, v0000000002855e90_0, L_0000000002c03148, C4<0>, C4<0>;
v000000000289de30_0 .net "A", 31 0, L_0000000002c02ed0;  alias, 1 drivers
v000000000289dc50_0 .net "B", 31 0, v00000000028a9c30_0;  alias, 1 drivers
v000000000289dcf0_0 .net "Ctrl", 0 0, v0000000002855e90_0;  alias, 1 drivers
v000000000289f910_0 .net "S", 31 0, L_0000000002c5cd50;  alias, 1 drivers
v000000000289ee70_0 .net/2u *"_s0", 0 0, L_0000000002c03148;  1 drivers
v000000000289e510_0 .net *"_s2", 0 0, L_0000000002c027d0;  1 drivers
L_0000000002c5cd50 .functor MUXZ 32, v00000000028a9c30_0, L_0000000002c02ed0, L_0000000002c027d0, C4<>;
S_000000000289fc10 .scope module, "dataSelect_32_Bit_2" "dataSelect_32_Bit" 2 48, 7 1 0, S_000000000280fc60;
 .timescale -9 -11;
    .port_info 0 /INPUT 32 "A"
    .port_info 1 /INPUT 32 "B"
    .port_info 2 /INPUT 1 "Ctrl"
    .port_info 3 /OUTPUT 32 "S"
L_0000000002c03268 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0000000002c025a0 .functor XNOR 1, v0000000002854950_0, L_0000000002c03268, C4<0>, C4<0>;
v000000000289eab0_0 .net "A", 31 0, v0000000002855f30_0;  alias, 1 drivers
v000000000289f730_0 .net "B", 31 0, v0000000002855490_0;  alias, 1 drivers
v000000000289e3d0_0 .net "Ctrl", 0 0, v0000000002854950_0;  alias, 1 drivers
v000000000289e1f0_0 .net "S", 31 0, L_0000000002c5bbd0;  alias, 1 drivers
v000000000289ed30_0 .net/2u *"_s0", 0 0, L_0000000002c03268;  1 drivers
v000000000289f370_0 .net *"_s2", 0 0, L_0000000002c025a0;  1 drivers
L_0000000002c5bbd0 .functor MUXZ 32, v0000000002855490_0, v0000000002855f30_0, L_0000000002c025a0, C4<>;
S_000000000289fd90 .scope module, "dataSelect_32_Bit_3" "dataSelect_32_Bit" 2 50, 7 1 0, S_000000000280fc60;
 .timescale -9 -11;
    .port_info 0 /INPUT 32 "A"
    .port_info 1 /INPUT 32 "B"
    .port_info 2 /INPUT 1 "Ctrl"
    .port_info 3 /OUTPUT 32 "S"
L_0000000002c032f8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0000000002c02840 .functor XNOR 1, v00000000028552b0_0, L_0000000002c032f8, C4<0>, C4<0>;
v000000000289eb50_0 .net "A", 31 0, L_00000000028a7f70;  alias, 1 drivers
v000000000289e290_0 .net "B", 31 0, L_0000000002c5bf90;  alias, 1 drivers
v000000000289e650_0 .net "Ctrl", 0 0, v00000000028552b0_0;  alias, 1 drivers
v000000000289e470_0 .net "S", 31 0, L_0000000002c5b950;  alias, 1 drivers
v000000000289e5b0_0 .net/2u *"_s0", 0 0, L_0000000002c032f8;  1 drivers
v000000000289f230_0 .net *"_s2", 0 0, L_0000000002c02840;  1 drivers
L_0000000002c5b950 .functor MUXZ 32, L_0000000002c5bf90, L_00000000028a7f70, L_0000000002c02840, C4<>;
S_00000000008fd670 .scope module, "dataSelect_5_Bit_1" "dataSelect_5_Bit" 2 42, 8 1 0, S_000000000280fc60;
 .timescale -9 -11;
    .port_info 0 /INPUT 5 "A"
    .port_info 1 /INPUT 5 "B"
    .port_info 2 /INPUT 1 "Ctrl"
    .port_info 3 /OUTPUT 5 "S"
L_0000000002c03070 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0000000002c02a00 .functor XNOR 1, v0000000002855350_0, L_0000000002c03070, C4<0>, C4<0>;
v000000000289e6f0_0 .net "A", 4 0, L_0000000002c5b810;  1 drivers
v000000000289e790_0 .net "B", 4 0, L_0000000002c5bc70;  1 drivers
v000000000289f7d0_0 .net "Ctrl", 0 0, v0000000002855350_0;  alias, 1 drivers
v000000000289f4b0_0 .net "S", 4 0, L_0000000002c5bd10;  alias, 1 drivers
v000000000289f9b0_0 .net/2u *"_s0", 0 0, L_0000000002c03070;  1 drivers
v000000000289e150_0 .net *"_s2", 0 0, L_0000000002c02a00;  1 drivers
L_0000000002c5bd10 .functor MUXZ 5, L_0000000002c5bc70, L_0000000002c5b810, L_0000000002c02a00, C4<>;
S_00000000008fd7f0 .scope module, "pc" "pc" 2 38, 9 1 0, S_000000000280fc60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 32 "i_pc"
    .port_info 2 /INPUT 1 "pcWire"
    .port_info 3 /INPUT 1 "reset"
    .port_info 4 /OUTPUT 32 "o_pc"
v000000000289ef10_0 .net "clk", 0 0, o000000000285f268;  alias, 0 drivers
v000000000289df70_0 .net "i_pc", 31 0, L_0000000002c5b950;  alias, 1 drivers
v000000000289e830_0 .var "o_pc", 31 0;
v000000000289e8d0_0 .net "pcWire", 0 0, v00000000028564d0_0;  alias, 1 drivers
v000000000289f410_0 .net "reset", 0 0, o000000000285fad8;  alias, 0 drivers
E_00000000028495c0 .event posedge, v0000000002854a90_0;
S_00000000027c2970 .scope module, "pcAddFour" "pcAddFour" 2 39, 10 1 0, S_000000000280fc60;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "i_pc"
    .port_info 1 /OUTPUT 32 "o_pc"
L_0000000002c03028 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v000000000289e970_0 .net/2u *"_s0", 31 0, L_0000000002c03028;  1 drivers
v000000000289e0b0_0 .net "i_pc", 31 0, v000000000289e830_0;  alias, 1 drivers
v000000000289edd0_0 .net "o_pc", 31 0, L_00000000028a7f70;  alias, 1 drivers
L_00000000028a7f70 .arith/sum 32, v000000000289e830_0, L_0000000002c03028;
S_00000000027c2af0 .scope module, "pcAddImm" "pcAddImm" 2 49, 11 1 0, S_000000000280fc60;
 .timescale -9 -9;
    .port_info 0 /INPUT 32 "now_pc"
    .port_info 1 /INPUT 32 "addNum"
    .port_info 2 /OUTPUT 32 "o_pc"
L_0000000002c032b0 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v000000000289fa50_0 .net/2u *"_s0", 31 0, L_0000000002c032b0;  1 drivers
v000000000289ea10_0 .net *"_s3", 31 0, L_0000000002c5c710;  1 drivers
v000000000289ebf0_0 .net "addNum", 31 0, v00000000028a9c30_0;  alias, 1 drivers
v000000000289ec90_0 .net "now_pc", 31 0, L_00000000028a7f70;  alias, 1 drivers
v000000000289dd90_0 .net "o_pc", 31 0, L_0000000002c5bf90;  alias, 1 drivers
L_0000000002c5c710 .arith/mult 32, v00000000028a9c30_0, L_0000000002c032b0;
L_0000000002c5bf90 .arith/sum 32, L_00000000028a7f70, L_0000000002c5c710;
S_000000000280c430 .scope module, "regfile" "regfile" 2 43, 12 1 0, S_000000000280fc60;
 .timescale -9 -11;
    .port_info 0 /INPUT 5 "rs"
    .port_info 1 /INPUT 5 "rt"
    .port_info 2 /INPUT 32 "i_data"
    .port_info 3 /INPUT 5 "rd"
    .port_info 4 /INPUT 1 "we"
    .port_info 5 /INPUT 1 "clk"
    .port_info 6 /OUTPUT 32 "o_data_1"
    .port_info 7 /OUTPUT 32 "o_data_2"
L_0000000002c02bc0 .functor BUFZ 32, L_0000000002c5bdb0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000000002c02ed0 .functor BUFZ 32, L_0000000002c5bef0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000000000289f550_0 .net *"_s0", 31 0, L_0000000002c5bdb0;  1 drivers
v000000000289f2d0_0 .net *"_s10", 6 0, L_0000000002c5c210;  1 drivers
L_0000000002c03100 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000000000289efb0_0 .net *"_s13", 1 0, L_0000000002c03100;  1 drivers
v000000000289f050_0 .net *"_s2", 6 0, L_0000000002c5b590;  1 drivers
L_0000000002c030b8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000000000289f190_0 .net *"_s5", 1 0, L_0000000002c030b8;  1 drivers
v000000000289f5f0_0 .net *"_s8", 31 0, L_0000000002c5bef0;  1 drivers
v000000000289ded0_0 .net "clk", 0 0, o000000000285f268;  alias, 0 drivers
v000000000289f690_0 .net "i_data", 31 0, L_0000000002c5bbd0;  alias, 1 drivers
v000000000289f870_0 .net "o_data_1", 31 0, L_0000000002c02bc0;  alias, 1 drivers
v000000000289e010_0 .net "o_data_2", 31 0, L_0000000002c02ed0;  alias, 1 drivers
v00000000028a94b0_0 .net "rd", 4 0, L_0000000002c5bd10;  alias, 1 drivers
v00000000028a9cd0 .array "register", 31 0, 31 0;
v00000000028a90f0_0 .net "rs", 4 0, L_0000000002c5b8b0;  1 drivers
v00000000028a88d0_0 .net "rt", 4 0, L_0000000002c5b630;  1 drivers
v00000000028a8010_0 .net "we", 0 0, v00000000028553f0_0;  alias, 1 drivers
L_0000000002c5bdb0 .array/port v00000000028a9cd0, L_0000000002c5b590;
L_0000000002c5b590 .concat [ 5 2 0 0], L_0000000002c5b8b0, L_0000000002c030b8;
L_0000000002c5bef0 .array/port v00000000028a9cd0, L_0000000002c5c210;
L_0000000002c5c210 .concat [ 5 2 0 0], L_0000000002c5b630, L_0000000002c03100;
S_000000000280c5b0 .scope module, "signExtend" "signExtend" 2 44, 13 1 0, S_000000000280fc60;
 .timescale -9 -11;
    .port_info 0 /INPUT 16 "i_num"
    .port_info 1 /INPUT 1 "extSel"
    .port_info 2 /OUTPUT 32 "o_num"
v00000000028a9730_0 .net "extSel", 0 0, v0000000002855fd0_0;  alias, 1 drivers
v00000000028a9410_0 .net "i_num", 15 0, L_0000000002c5ca30;  1 drivers
v00000000028a9c30_0 .var "o_num", 31 0;
E_0000000002848880 .event edge, v0000000002855fd0_0, v00000000028a9410_0;
    .scope S_00000000008fd7f0;
T_0 ;
    %wait E_00000000028495c0;
    %load/vec4 v000000000289f410_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000000000289e830_0, 0, 32;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v000000000289e8d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v000000000289df70_0;
    %store/vec4 v000000000289e830_0, 0, 32;
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v000000000289e8d0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.4, 8;
    %load/vec4 v000000000289e830_0;
    %store/vec4 v000000000289e830_0, 0, 32;
T_0.4 ;
T_0.3 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0000000002822110;
T_1 ;
    %vpi_call 6 8 "$readmemb", "my_rom_data.coe", v000000000289e330 {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000000000289f0f0_0, 0, 32;
    %end;
    .thread T_1;
    .scope S_0000000002822110;
T_2 ;
    %wait E_0000000002848840;
    %load/vec4 v000000000289faf0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %ix/getv 4, v0000000002829670_0;
    %load/vec4a v000000000289e330, 4;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000000000289f0f0_0, 4, 8;
    %load/vec4 v0000000002829670_0;
    %pad/u 33;
    %addi 1, 0, 33;
    %ix/vec4 4;
    %load/vec4a v000000000289e330, 4;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000000000289f0f0_0, 4, 8;
    %load/vec4 v0000000002829670_0;
    %pad/u 33;
    %addi 2, 0, 33;
    %ix/vec4 4;
    %load/vec4a v000000000289e330, 4;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000000000289f0f0_0, 4, 8;
    %load/vec4 v0000000002829670_0;
    %pad/u 33;
    %addi 3, 0, 33;
    %ix/vec4 4;
    %load/vec4a v000000000289e330, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000000000289f0f0_0, 4, 8;
T_2.0 ;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_000000000280e540;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002855fd0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000028564d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002856110_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002855350_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028553f0_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0000000002855df0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028552b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002855e90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002856430_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002854950_0, 0, 1;
    %end;
    .thread T_3;
    .scope S_000000000280e540;
T_4 ;
    %wait E_0000000002848e80;
    %load/vec4 v0000000002856390_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 6;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_4.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_4.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_4.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_4.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_4.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 6;
    %cmp/u;
    %jmp/1 T_4.9, 6;
    %dup/vec4;
    %pushi/vec4 63, 0, 6;
    %cmp/u;
    %jmp/1 T_4.10, 6;
    %jmp T_4.11;
T_4.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000028564d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002855e90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002854950_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000028553f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002856110_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002856430_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002855fd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028552b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002855350_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0000000002855df0_0, 0, 3;
    %jmp T_4.11;
T_4.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000028564d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002855e90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002854950_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000028553f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002856110_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002856430_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002855fd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028552b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002855350_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0000000002855df0_0, 0, 3;
    %jmp T_4.11;
T_4.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000028564d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002855e90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002854950_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000028553f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002856110_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002856430_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002855fd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028552b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002855350_0, 0, 1;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0000000002855df0_0, 0, 3;
    %jmp T_4.11;
T_4.3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000028564d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002855e90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002854950_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000028553f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002856110_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002856430_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002855fd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028552b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002855350_0, 0, 1;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0000000002855df0_0, 0, 3;
    %jmp T_4.11;
T_4.4 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000028564d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002855e90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002854950_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000028553f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002856110_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002856430_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002855fd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028552b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002855350_0, 0, 1;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0000000002855df0_0, 0, 3;
    %jmp T_4.11;
T_4.5 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000028564d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002855e90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002854950_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000028553f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002856110_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002856430_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002855fd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028552b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002855350_0, 0, 1;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0000000002855df0_0, 0, 3;
    %jmp T_4.11;
T_4.6 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000028564d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002855e90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002854950_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000028553f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002856110_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002856430_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002855fd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028552b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002855350_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0000000002855df0_0, 0, 3;
    %jmp T_4.11;
T_4.7 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000028564d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002855e90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002854950_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028553f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002856110_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002856430_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002855fd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028552b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002855350_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0000000002855df0_0, 0, 3;
    %jmp T_4.11;
T_4.8 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000028564d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002855e90_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002854950_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000028553f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002856110_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002856430_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002855fd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028552b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002855350_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0000000002855df0_0, 0, 3;
    %jmp T_4.11;
T_4.9 ;
    %load/vec4 v0000000002854770_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.12, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000028552b0_0, 0, 1;
    %jmp T_4.13;
T_4.12 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028552b0_0, 0, 1;
T_4.13 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002854950_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000028564d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002855e90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028553f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002856110_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002856430_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002855fd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002855350_0, 0, 1;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0000000002855df0_0, 0, 3;
    %jmp T_4.11;
T_4.10 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028564d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002855e90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002854950_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028553f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002856110_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002856430_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002855fd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028552b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002855350_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0000000002855df0_0, 0, 3;
    %jmp T_4.11;
T_4.11 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_000000000280c430;
T_5 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000000028a9cd0, 4, 0;
    %end;
    .thread T_5;
    .scope S_000000000280c430;
T_6 ;
    %wait E_00000000028495c0;
    %load/vec4 v00000000028a94b0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %load/vec4 v00000000028a8010_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %load/vec4 v000000000289f690_0;
    %load/vec4 v00000000028a94b0_0;
    %pad/u 7;
    %ix/vec4 4;
    %store/vec4a v00000000028a9cd0, 4, 0;
T_6.0 ;
    %jmp T_6;
    .thread T_6;
    .scope S_000000000280c5b0;
T_7 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000000028a9c30_0, 0, 32;
    %end;
    .thread T_7;
    .scope S_000000000280c5b0;
T_8 ;
    %wait E_0000000002848880;
    %load/vec4 v00000000028a9730_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v00000000028a9410_0;
    %parti/s 1, 15, 5;
    %replicate 16;
    %load/vec4 v00000000028a9410_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v00000000028a9c30_0, 0;
T_8.0 ;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_000000000280fee0;
T_9 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000002855f30_0, 0, 32;
    %end;
    .thread T_9;
    .scope S_000000000280fee0;
T_10 ;
    %wait E_0000000002849100;
    %load/vec4 v0000000002856070_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_10.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_10.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_10.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_10.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_10.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_10.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_10.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_10.7, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000002855f30_0, 0, 32;
    %jmp T_10.9;
T_10.0 ;
    %load/vec4 v0000000002856250_0;
    %load/vec4 v0000000002854db0_0;
    %add;
    %store/vec4 v0000000002855f30_0, 0, 32;
    %jmp T_10.9;
T_10.1 ;
    %load/vec4 v0000000002856250_0;
    %load/vec4 v0000000002854db0_0;
    %sub;
    %store/vec4 v0000000002855f30_0, 0, 32;
    %jmp T_10.9;
T_10.2 ;
    %load/vec4 v0000000002854db0_0;
    %load/vec4 v0000000002856250_0;
    %sub;
    %store/vec4 v0000000002855f30_0, 0, 32;
    %jmp T_10.9;
T_10.3 ;
    %load/vec4 v0000000002856250_0;
    %load/vec4 v0000000002854db0_0;
    %or;
    %store/vec4 v0000000002855f30_0, 0, 32;
    %jmp T_10.9;
T_10.4 ;
    %load/vec4 v0000000002856250_0;
    %load/vec4 v0000000002854db0_0;
    %and;
    %store/vec4 v0000000002855f30_0, 0, 32;
    %jmp T_10.9;
T_10.5 ;
    %load/vec4 v0000000002856250_0;
    %inv;
    %load/vec4 v0000000002854db0_0;
    %and;
    %store/vec4 v0000000002855f30_0, 0, 32;
    %jmp T_10.9;
T_10.6 ;
    %load/vec4 v0000000002856250_0;
    %inv;
    %load/vec4 v0000000002854db0_0;
    %and;
    %load/vec4 v0000000002856250_0;
    %load/vec4 v0000000002854db0_0;
    %inv;
    %and;
    %or;
    %store/vec4 v0000000002855f30_0, 0, 32;
    %jmp T_10.9;
T_10.7 ;
    %load/vec4 v0000000002856250_0;
    %load/vec4 v0000000002854db0_0;
    %and;
    %load/vec4 v0000000002856250_0;
    %inv;
    %load/vec4 v0000000002854db0_0;
    %inv;
    %and;
    %or;
    %store/vec4 v0000000002855f30_0, 0, 32;
    %jmp T_10.9;
T_10.9 ;
    %pop/vec4 1;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_000000000280e6c0;
T_11 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000002855490_0, 0, 32;
    %end;
    .thread T_11;
    .scope S_000000000280e6c0;
T_12 ;
    %wait E_0000000002848d80;
    %load/vec4 v00000000028555d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %load/vec4 v0000000002854b30_0;
    %parti/s 8, 24, 6;
    %load/vec4 v00000000028549f0_0;
    %pad/u 33;
    %addi 3, 0, 33;
    %ix/vec4 4;
    %store/vec4a v0000000002854bd0, 4, 0;
    %load/vec4 v0000000002854b30_0;
    %parti/s 8, 16, 6;
    %load/vec4 v00000000028549f0_0;
    %pad/u 33;
    %addi 2, 0, 33;
    %ix/vec4 4;
    %store/vec4a v0000000002854bd0, 4, 0;
    %load/vec4 v0000000002854b30_0;
    %parti/s 8, 8, 5;
    %load/vec4 v00000000028549f0_0;
    %pad/u 33;
    %addi 1, 0, 33;
    %ix/vec4 4;
    %store/vec4a v0000000002854bd0, 4, 0;
    %load/vec4 v0000000002854b30_0;
    %parti/s 8, 0, 2;
    %ix/getv 4, v00000000028549f0_0;
    %store/vec4a v0000000002854bd0, 4, 0;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v00000000028549f0_0;
    %pad/u 33;
    %addi 3, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0000000002854bd0, 4;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000000002855490_0, 4, 8;
    %load/vec4 v00000000028549f0_0;
    %pad/u 33;
    %addi 2, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0000000002854bd0, 4;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000000002855490_0, 4, 8;
    %load/vec4 v00000000028549f0_0;
    %pad/u 33;
    %addi 1, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0000000002854bd0, 4;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000000002855490_0, 4, 8;
    %ix/getv 4, v00000000028549f0_0;
    %load/vec4a v0000000002854bd0, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000000002855490_0, 4, 8;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
# The file index is used to find the file name in the following table.
:file_names 14;
    "N/A";
    "<interactive>";
    "Main.v";
    "./ALU.v";
    "./ControlUnit.v";
    "./RAM.v";
    "./ROM.v";
    "./dataSelect_32_Bit.v";
    "./dataSelect_5_Bit.v";
    "./pc.v";
    "./pcAddFour.v";
    "./pcAddImm.v";
    "./regfile.v";
    "./signExtend.v";
