{
  "creator": "Yosys 0.13+3 (git sha1 61324cf55, clang 10.0.0-4ubuntu1 -fPIC -Os)",
  "modules": {
    "\\$__ABC9_LUT5": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "abc9_lut": "00000000000000000000000000000010",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:22.1-30.10"
      },
      "ports": {
        "M0": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "C": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "B": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "A": {
          "direction": "input",
          "bits": [ 6 ]
        },
        "Z": {
          "direction": "output",
          "bits": [ 7 ]
        }
      },
      "cells": {
        "$specify$5": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000000010010111",
            "T_FALL_MIN": "00000000000000000000000010010111",
            "T_FALL_TYP": "00000000000000000000000010010111",
            "T_RISE_MAX": "00000000000000000000000010010111",
            "T_RISE_MIN": "00000000000000000000000010010111",
            "T_RISE_TYP": "00000000000000000000000010010111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:24.9-24.25"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 7 ],
            "EN": [ "1" ],
            "SRC": [ 2 ]
          }
        },
        "$specify$6": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000000011101111",
            "T_FALL_MIN": "00000000000000000000000011101111",
            "T_FALL_TYP": "00000000000000000000000011101111",
            "T_RISE_MAX": "00000000000000000000000011101111",
            "T_RISE_MIN": "00000000000000000000000011101111",
            "T_RISE_TYP": "00000000000000000000000011101111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:25.9-25.24"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 7 ],
            "EN": [ "1" ],
            "SRC": [ 3 ]
          }
        },
        "$specify$7": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000000101110101",
            "T_FALL_MIN": "00000000000000000000000101110101",
            "T_FALL_TYP": "00000000000000000000000101110101",
            "T_RISE_MAX": "00000000000000000000000101110101",
            "T_RISE_MIN": "00000000000000000000000101110101",
            "T_RISE_TYP": "00000000000000000000000101110101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:26.9-26.24"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 7 ],
            "EN": [ "1" ],
            "SRC": [ 4 ]
          }
        },
        "$specify$8": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000000111011101",
            "T_FALL_MIN": "00000000000000000000000111011101",
            "T_FALL_TYP": "00000000000000000000000111011101",
            "T_RISE_MAX": "00000000000000000000000111011101",
            "T_RISE_MIN": "00000000000000000000000111011101",
            "T_RISE_TYP": "00000000000000000000000111011101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:27.9-27.24"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 7 ],
            "EN": [ "1" ],
            "SRC": [ 5 ]
          }
        },
        "$specify$9": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000000111011101",
            "T_FALL_MIN": "00000000000000000000000111011101",
            "T_FALL_TYP": "00000000000000000000000111011101",
            "T_RISE_MAX": "00000000000000000000000111011101",
            "T_RISE_MIN": "00000000000000000000000111011101",
            "T_RISE_TYP": "00000000000000000000000111011101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:28.9-28.24"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 7 ],
            "EN": [ "1" ],
            "SRC": [ 6 ]
          }
        }
      },
      "netnames": {
        "A": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:22.42-22.43"
          }
        },
        "B": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:22.39-22.40"
          }
        },
        "C": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:22.36-22.37"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:22.33-22.34"
          }
        },
        "M0": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:22.29-22.31"
          }
        },
        "Z": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:22.52-22.53"
          }
        }
      }
    },
    "\\$__ABC9_LUT6": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "abc9_lut": "00000000000000000000000000000100",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:36.1-45.10"
      },
      "ports": {
        "M1": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "M0": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "C": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "B": {
          "direction": "input",
          "bits": [ 6 ]
        },
        "A": {
          "direction": "input",
          "bits": [ 7 ]
        },
        "Z": {
          "direction": "output",
          "bits": [ 8 ]
        }
      },
      "cells": {
        "$specify$10": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000000010010100",
            "T_FALL_MIN": "00000000000000000000000010010100",
            "T_FALL_TYP": "00000000000000000000000010010100",
            "T_RISE_MAX": "00000000000000000000000010010100",
            "T_RISE_MIN": "00000000000000000000000010010100",
            "T_RISE_TYP": "00000000000000000000000010010100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:38.9-38.25"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 8 ],
            "EN": [ "1" ],
            "SRC": [ 2 ]
          }
        },
        "$specify$11": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000000100100100",
            "T_FALL_MIN": "00000000000000000000000100100100",
            "T_FALL_TYP": "00000000000000000000000100100100",
            "T_RISE_MAX": "00000000000000000000000100100100",
            "T_RISE_MIN": "00000000000000000000000100100100",
            "T_RISE_TYP": "00000000000000000000000100100100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:39.9-39.25"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 8 ],
            "EN": [ "1" ],
            "SRC": [ 3 ]
          }
        },
        "$specify$12": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000000101111100",
            "T_FALL_MIN": "00000000000000000000000101111100",
            "T_FALL_TYP": "00000000000000000000000101111100",
            "T_RISE_MAX": "00000000000000000000000101111100",
            "T_RISE_MIN": "00000000000000000000000101111100",
            "T_RISE_TYP": "00000000000000000000000101111100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:40.9-40.24"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 8 ],
            "EN": [ "1" ],
            "SRC": [ 4 ]
          }
        },
        "$specify$13": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000001000000010",
            "T_FALL_MIN": "00000000000000000000001000000010",
            "T_FALL_TYP": "00000000000000000000001000000010",
            "T_RISE_MAX": "00000000000000000000001000000010",
            "T_RISE_MIN": "00000000000000000000001000000010",
            "T_RISE_TYP": "00000000000000000000001000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:41.9-41.24"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 8 ],
            "EN": [ "1" ],
            "SRC": [ 5 ]
          }
        },
        "$specify$14": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000001001101010",
            "T_FALL_MIN": "00000000000000000000001001101010",
            "T_FALL_TYP": "00000000000000000000001001101010",
            "T_RISE_MAX": "00000000000000000000001001101010",
            "T_RISE_MIN": "00000000000000000000001001101010",
            "T_RISE_TYP": "00000000000000000000001001101010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:42.9-42.24"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 8 ],
            "EN": [ "1" ],
            "SRC": [ 6 ]
          }
        },
        "$specify$15": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000001001101010",
            "T_FALL_MIN": "00000000000000000000001001101010",
            "T_FALL_TYP": "00000000000000000000001001101010",
            "T_RISE_MAX": "00000000000000000000001001101010",
            "T_RISE_MIN": "00000000000000000000001001101010",
            "T_RISE_TYP": "00000000000000000000001001101010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:43.9-43.24"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 8 ],
            "EN": [ "1" ],
            "SRC": [ 7 ]
          }
        }
      },
      "netnames": {
        "A": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:36.46-36.47"
          }
        },
        "B": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:36.43-36.44"
          }
        },
        "C": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:36.40-36.41"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:36.37-36.38"
          }
        },
        "M0": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:36.33-36.35"
          }
        },
        "M1": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:36.29-36.31"
          }
        },
        "Z": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:36.56-36.57"
          }
        }
      }
    },
    "\\$__ABC9_LUT7": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "abc9_lut": "00000000000000000000000000001000",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:51.1-61.10"
      },
      "ports": {
        "M2": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "M1": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "M0": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "C": {
          "direction": "input",
          "bits": [ 6 ]
        },
        "B": {
          "direction": "input",
          "bits": [ 7 ]
        },
        "A": {
          "direction": "input",
          "bits": [ 8 ]
        },
        "Z": {
          "direction": "output",
          "bits": [ 9 ]
        }
      },
      "cells": {
        "$specify$16": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000000010010100",
            "T_FALL_MIN": "00000000000000000000000010010100",
            "T_FALL_TYP": "00000000000000000000000010010100",
            "T_RISE_MAX": "00000000000000000000000010010100",
            "T_RISE_MIN": "00000000000000000000000010010100",
            "T_RISE_TYP": "00000000000000000000000010010100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:53.9-53.25"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 9 ],
            "EN": [ "1" ],
            "SRC": [ 2 ]
          }
        },
        "$specify$17": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000000100100001",
            "T_FALL_MIN": "00000000000000000000000100100001",
            "T_FALL_TYP": "00000000000000000000000100100001",
            "T_RISE_MAX": "00000000000000000000000100100001",
            "T_RISE_MIN": "00000000000000000000000100100001",
            "T_RISE_TYP": "00000000000000000000000100100001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:54.9-54.25"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 9 ],
            "EN": [ "1" ],
            "SRC": [ 3 ]
          }
        },
        "$specify$18": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000000110110001",
            "T_FALL_MIN": "00000000000000000000000110110001",
            "T_FALL_TYP": "00000000000000000000000110110001",
            "T_RISE_MAX": "00000000000000000000000110110001",
            "T_RISE_MIN": "00000000000000000000000110110001",
            "T_RISE_TYP": "00000000000000000000000110110001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:55.9-55.25"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 9 ],
            "EN": [ "1" ],
            "SRC": [ 4 ]
          }
        },
        "$specify$19": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000001000001001",
            "T_FALL_MIN": "00000000000000000000001000001001",
            "T_FALL_TYP": "00000000000000000000001000001001",
            "T_RISE_MAX": "00000000000000000000001000001001",
            "T_RISE_MIN": "00000000000000000000001000001001",
            "T_RISE_TYP": "00000000000000000000001000001001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:56.9-56.24"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 9 ],
            "EN": [ "1" ],
            "SRC": [ 5 ]
          }
        },
        "$specify$20": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000001010001111",
            "T_FALL_MIN": "00000000000000000000001010001111",
            "T_FALL_TYP": "00000000000000000000001010001111",
            "T_RISE_MAX": "00000000000000000000001010001111",
            "T_RISE_MIN": "00000000000000000000001010001111",
            "T_RISE_TYP": "00000000000000000000001010001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:57.9-57.24"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 9 ],
            "EN": [ "1" ],
            "SRC": [ 6 ]
          }
        },
        "$specify$21": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000001011110111",
            "T_FALL_MIN": "00000000000000000000001011110111",
            "T_FALL_TYP": "00000000000000000000001011110111",
            "T_RISE_MAX": "00000000000000000000001011110111",
            "T_RISE_MIN": "00000000000000000000001011110111",
            "T_RISE_TYP": "00000000000000000000001011110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:58.9-58.24"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 9 ],
            "EN": [ "1" ],
            "SRC": [ 7 ]
          }
        },
        "$specify$22": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000001011110111",
            "T_FALL_MIN": "00000000000000000000001011110111",
            "T_FALL_TYP": "00000000000000000000001011110111",
            "T_RISE_MAX": "00000000000000000000001011110111",
            "T_RISE_MIN": "00000000000000000000001011110111",
            "T_RISE_TYP": "00000000000000000000001011110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:59.9-59.24"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 9 ],
            "EN": [ "1" ],
            "SRC": [ 8 ]
          }
        }
      },
      "netnames": {
        "A": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:51.50-51.51"
          }
        },
        "B": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:51.47-51.48"
          }
        },
        "C": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:51.44-51.45"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:51.41-51.42"
          }
        },
        "M0": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:51.37-51.39"
          }
        },
        "M1": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:51.33-51.35"
          }
        },
        "M2": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:51.29-51.31"
          }
        },
        "Z": {
          "hide_name": 0,
          "bits": [ 9 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:51.60-51.61"
          }
        }
      }
    },
    "ALU54B": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:51.1-117.10"
      },
      "parameter_default_values": {
        "CLK0_DIV": "00000000000000000000000000000000000000000000000000000000000000000000000001000101010011100100000101000010010011000100010101000100",
        "CLK1_DIV": "00000000000000000000000000000000000000000000000000000000000000000000000001000101010011100100000101000010010011000100010101000100",
        "CLK2_DIV": "00000000000000000000000000000000000000000000000000000000000000000000000001000101010011100100000101000010010011000100010101000100",
        "CLK3_DIV": "00000000000000000000000000000000000000000000000000000000000000000000000001000101010011100100000101000010010011000100010101000100",
        "FORCE_ZERO_BARREL_SHIFT": "DISABLED",
        "GSR": "00000000000000000000000000000000000000000000000000000000000000000000000001000101010011100100000101000010010011000100010101000100",
        "LEGACY": "DISABLED",
        "MASK01": "0x00000000000000 ",
        "MASKPAT": "0x00000000000000 ",
        "MASKPAT_SOURCE": "00000000000000000000000000000000000000000000000000000000000000000000000000000000010100110101010001000001010101000100100101000011",
        "MCPAT": "0x00000000000000 ",
        "MCPAT_SOURCE": "00000000000000000000000000000000000000000000000000000000000000000000000000000000010100110101010001000001010101000100100101000011",
        "MULT9_MODE": "DISABLED",
        "REG_FLAG_CE": "CE0",
        "REG_FLAG_CLK": "NONE",
        "REG_FLAG_RST": "RST0",
        "REG_INPUTC0_CE": "CE0",
        "REG_INPUTC0_CLK": "NONE",
        "REG_INPUTC0_RST": "RST0",
        "REG_INPUTC1_CE": "CE0",
        "REG_INPUTC1_CLK": "NONE",
        "REG_INPUTC1_RST": "RST0",
        "REG_INPUTCFB_CE": "CE0",
        "REG_INPUTCFB_CLK": "NONE",
        "REG_INPUTCFB_RST": "RST0",
        "REG_OPCODEIN_0_CE": "CE0",
        "REG_OPCODEIN_0_CLK": "NONE",
        "REG_OPCODEIN_0_RST": "RST0",
        "REG_OPCODEIN_1_CE": "CE0",
        "REG_OPCODEIN_1_CLK": "NONE",
        "REG_OPCODEIN_1_RST": "RST0",
        "REG_OPCODEOP0_0_CE": "CE0",
        "REG_OPCODEOP0_0_CLK": "NONE",
        "REG_OPCODEOP0_0_RST": "RST0",
        "REG_OPCODEOP0_1_CE": "CE0",
        "REG_OPCODEOP0_1_CLK": "NONE",
        "REG_OPCODEOP0_1_RST": "RST0",
        "REG_OPCODEOP1_0_CLK": "NONE",
        "REG_OPCODEOP1_1_CLK": "NONE",
        "REG_OUTPUT0_CE": "CE0",
        "REG_OUTPUT0_CLK": "NONE",
        "REG_OUTPUT0_RST": "RST0",
        "REG_OUTPUT1_CE": "CE0",
        "REG_OUTPUT1_CLK": "NONE",
        "REG_OUTPUT1_RST": "RST0",
        "RESETMODE": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001010011010110010100111001000011",
        "RNDPAT": "0x00000000000000 "
      },
      "ports": {
        "CLK0": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "CLK1": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "CLK2": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "CLK3": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "CE0": {
          "direction": "input",
          "bits": [ 6 ]
        },
        "CE1": {
          "direction": "input",
          "bits": [ 7 ]
        },
        "CE2": {
          "direction": "input",
          "bits": [ 8 ]
        },
        "CE3": {
          "direction": "input",
          "bits": [ 9 ]
        },
        "RST0": {
          "direction": "input",
          "bits": [ 10 ]
        },
        "RST1": {
          "direction": "input",
          "bits": [ 11 ]
        },
        "RST2": {
          "direction": "input",
          "bits": [ 12 ]
        },
        "RST3": {
          "direction": "input",
          "bits": [ 13 ]
        },
        "SIGNEDIA": {
          "direction": "input",
          "bits": [ 14 ]
        },
        "SIGNEDIB": {
          "direction": "input",
          "bits": [ 15 ]
        },
        "SIGNEDCIN": {
          "direction": "input",
          "bits": [ 16 ]
        },
        "A0": {
          "direction": "input",
          "bits": [ 17 ]
        },
        "A1": {
          "direction": "input",
          "bits": [ 18 ]
        },
        "A2": {
          "direction": "input",
          "bits": [ 19 ]
        },
        "A3": {
          "direction": "input",
          "bits": [ 20 ]
        },
        "A4": {
          "direction": "input",
          "bits": [ 21 ]
        },
        "A5": {
          "direction": "input",
          "bits": [ 22 ]
        },
        "A6": {
          "direction": "input",
          "bits": [ 23 ]
        },
        "A7": {
          "direction": "input",
          "bits": [ 24 ]
        },
        "A8": {
          "direction": "input",
          "bits": [ 25 ]
        },
        "A9": {
          "direction": "input",
          "bits": [ 26 ]
        },
        "A10": {
          "direction": "input",
          "bits": [ 27 ]
        },
        "A11": {
          "direction": "input",
          "bits": [ 28 ]
        },
        "A12": {
          "direction": "input",
          "bits": [ 29 ]
        },
        "A13": {
          "direction": "input",
          "bits": [ 30 ]
        },
        "A14": {
          "direction": "input",
          "bits": [ 31 ]
        },
        "A15": {
          "direction": "input",
          "bits": [ 32 ]
        },
        "A16": {
          "direction": "input",
          "bits": [ 33 ]
        },
        "A17": {
          "direction": "input",
          "bits": [ 34 ]
        },
        "A18": {
          "direction": "input",
          "bits": [ 35 ]
        },
        "A19": {
          "direction": "input",
          "bits": [ 36 ]
        },
        "A20": {
          "direction": "input",
          "bits": [ 37 ]
        },
        "A21": {
          "direction": "input",
          "bits": [ 38 ]
        },
        "A22": {
          "direction": "input",
          "bits": [ 39 ]
        },
        "A23": {
          "direction": "input",
          "bits": [ 40 ]
        },
        "A24": {
          "direction": "input",
          "bits": [ 41 ]
        },
        "A25": {
          "direction": "input",
          "bits": [ 42 ]
        },
        "A26": {
          "direction": "input",
          "bits": [ 43 ]
        },
        "A27": {
          "direction": "input",
          "bits": [ 44 ]
        },
        "A28": {
          "direction": "input",
          "bits": [ 45 ]
        },
        "A29": {
          "direction": "input",
          "bits": [ 46 ]
        },
        "A30": {
          "direction": "input",
          "bits": [ 47 ]
        },
        "A31": {
          "direction": "input",
          "bits": [ 48 ]
        },
        "A32": {
          "direction": "input",
          "bits": [ 49 ]
        },
        "A33": {
          "direction": "input",
          "bits": [ 50 ]
        },
        "A34": {
          "direction": "input",
          "bits": [ 51 ]
        },
        "A35": {
          "direction": "input",
          "bits": [ 52 ]
        },
        "B0": {
          "direction": "input",
          "bits": [ 53 ]
        },
        "B1": {
          "direction": "input",
          "bits": [ 54 ]
        },
        "B2": {
          "direction": "input",
          "bits": [ 55 ]
        },
        "B3": {
          "direction": "input",
          "bits": [ 56 ]
        },
        "B4": {
          "direction": "input",
          "bits": [ 57 ]
        },
        "B5": {
          "direction": "input",
          "bits": [ 58 ]
        },
        "B6": {
          "direction": "input",
          "bits": [ 59 ]
        },
        "B7": {
          "direction": "input",
          "bits": [ 60 ]
        },
        "B8": {
          "direction": "input",
          "bits": [ 61 ]
        },
        "B9": {
          "direction": "input",
          "bits": [ 62 ]
        },
        "B10": {
          "direction": "input",
          "bits": [ 63 ]
        },
        "B11": {
          "direction": "input",
          "bits": [ 64 ]
        },
        "B12": {
          "direction": "input",
          "bits": [ 65 ]
        },
        "B13": {
          "direction": "input",
          "bits": [ 66 ]
        },
        "B14": {
          "direction": "input",
          "bits": [ 67 ]
        },
        "B15": {
          "direction": "input",
          "bits": [ 68 ]
        },
        "B16": {
          "direction": "input",
          "bits": [ 69 ]
        },
        "B17": {
          "direction": "input",
          "bits": [ 70 ]
        },
        "B18": {
          "direction": "input",
          "bits": [ 71 ]
        },
        "B19": {
          "direction": "input",
          "bits": [ 72 ]
        },
        "B20": {
          "direction": "input",
          "bits": [ 73 ]
        },
        "B21": {
          "direction": "input",
          "bits": [ 74 ]
        },
        "B22": {
          "direction": "input",
          "bits": [ 75 ]
        },
        "B23": {
          "direction": "input",
          "bits": [ 76 ]
        },
        "B24": {
          "direction": "input",
          "bits": [ 77 ]
        },
        "B25": {
          "direction": "input",
          "bits": [ 78 ]
        },
        "B26": {
          "direction": "input",
          "bits": [ 79 ]
        },
        "B27": {
          "direction": "input",
          "bits": [ 80 ]
        },
        "B28": {
          "direction": "input",
          "bits": [ 81 ]
        },
        "B29": {
          "direction": "input",
          "bits": [ 82 ]
        },
        "B30": {
          "direction": "input",
          "bits": [ 83 ]
        },
        "B31": {
          "direction": "input",
          "bits": [ 84 ]
        },
        "B32": {
          "direction": "input",
          "bits": [ 85 ]
        },
        "B33": {
          "direction": "input",
          "bits": [ 86 ]
        },
        "B34": {
          "direction": "input",
          "bits": [ 87 ]
        },
        "B35": {
          "direction": "input",
          "bits": [ 88 ]
        },
        "C0": {
          "direction": "input",
          "bits": [ 89 ]
        },
        "C1": {
          "direction": "input",
          "bits": [ 90 ]
        },
        "C2": {
          "direction": "input",
          "bits": [ 91 ]
        },
        "C3": {
          "direction": "input",
          "bits": [ 92 ]
        },
        "C4": {
          "direction": "input",
          "bits": [ 93 ]
        },
        "C5": {
          "direction": "input",
          "bits": [ 94 ]
        },
        "C6": {
          "direction": "input",
          "bits": [ 95 ]
        },
        "C7": {
          "direction": "input",
          "bits": [ 96 ]
        },
        "C8": {
          "direction": "input",
          "bits": [ 97 ]
        },
        "C9": {
          "direction": "input",
          "bits": [ 98 ]
        },
        "C10": {
          "direction": "input",
          "bits": [ 99 ]
        },
        "C11": {
          "direction": "input",
          "bits": [ 100 ]
        },
        "C12": {
          "direction": "input",
          "bits": [ 101 ]
        },
        "C13": {
          "direction": "input",
          "bits": [ 102 ]
        },
        "C14": {
          "direction": "input",
          "bits": [ 103 ]
        },
        "C15": {
          "direction": "input",
          "bits": [ 104 ]
        },
        "C16": {
          "direction": "input",
          "bits": [ 105 ]
        },
        "C17": {
          "direction": "input",
          "bits": [ 106 ]
        },
        "C18": {
          "direction": "input",
          "bits": [ 107 ]
        },
        "C19": {
          "direction": "input",
          "bits": [ 108 ]
        },
        "C20": {
          "direction": "input",
          "bits": [ 109 ]
        },
        "C21": {
          "direction": "input",
          "bits": [ 110 ]
        },
        "C22": {
          "direction": "input",
          "bits": [ 111 ]
        },
        "C23": {
          "direction": "input",
          "bits": [ 112 ]
        },
        "C24": {
          "direction": "input",
          "bits": [ 113 ]
        },
        "C25": {
          "direction": "input",
          "bits": [ 114 ]
        },
        "C26": {
          "direction": "input",
          "bits": [ 115 ]
        },
        "C27": {
          "direction": "input",
          "bits": [ 116 ]
        },
        "C28": {
          "direction": "input",
          "bits": [ 117 ]
        },
        "C29": {
          "direction": "input",
          "bits": [ 118 ]
        },
        "C30": {
          "direction": "input",
          "bits": [ 119 ]
        },
        "C31": {
          "direction": "input",
          "bits": [ 120 ]
        },
        "C32": {
          "direction": "input",
          "bits": [ 121 ]
        },
        "C33": {
          "direction": "input",
          "bits": [ 122 ]
        },
        "C34": {
          "direction": "input",
          "bits": [ 123 ]
        },
        "C35": {
          "direction": "input",
          "bits": [ 124 ]
        },
        "C36": {
          "direction": "input",
          "bits": [ 125 ]
        },
        "C37": {
          "direction": "input",
          "bits": [ 126 ]
        },
        "C38": {
          "direction": "input",
          "bits": [ 127 ]
        },
        "C39": {
          "direction": "input",
          "bits": [ 128 ]
        },
        "C40": {
          "direction": "input",
          "bits": [ 129 ]
        },
        "C41": {
          "direction": "input",
          "bits": [ 130 ]
        },
        "C42": {
          "direction": "input",
          "bits": [ 131 ]
        },
        "C43": {
          "direction": "input",
          "bits": [ 132 ]
        },
        "C44": {
          "direction": "input",
          "bits": [ 133 ]
        },
        "C45": {
          "direction": "input",
          "bits": [ 134 ]
        },
        "C46": {
          "direction": "input",
          "bits": [ 135 ]
        },
        "C47": {
          "direction": "input",
          "bits": [ 136 ]
        },
        "C48": {
          "direction": "input",
          "bits": [ 137 ]
        },
        "C49": {
          "direction": "input",
          "bits": [ 138 ]
        },
        "C50": {
          "direction": "input",
          "bits": [ 139 ]
        },
        "C51": {
          "direction": "input",
          "bits": [ 140 ]
        },
        "C52": {
          "direction": "input",
          "bits": [ 141 ]
        },
        "C53": {
          "direction": "input",
          "bits": [ 142 ]
        },
        "CFB0": {
          "direction": "input",
          "bits": [ 143 ]
        },
        "CFB1": {
          "direction": "input",
          "bits": [ 144 ]
        },
        "CFB2": {
          "direction": "input",
          "bits": [ 145 ]
        },
        "CFB3": {
          "direction": "input",
          "bits": [ 146 ]
        },
        "CFB4": {
          "direction": "input",
          "bits": [ 147 ]
        },
        "CFB5": {
          "direction": "input",
          "bits": [ 148 ]
        },
        "CFB6": {
          "direction": "input",
          "bits": [ 149 ]
        },
        "CFB7": {
          "direction": "input",
          "bits": [ 150 ]
        },
        "CFB8": {
          "direction": "input",
          "bits": [ 151 ]
        },
        "CFB9": {
          "direction": "input",
          "bits": [ 152 ]
        },
        "CFB10": {
          "direction": "input",
          "bits": [ 153 ]
        },
        "CFB11": {
          "direction": "input",
          "bits": [ 154 ]
        },
        "CFB12": {
          "direction": "input",
          "bits": [ 155 ]
        },
        "CFB13": {
          "direction": "input",
          "bits": [ 156 ]
        },
        "CFB14": {
          "direction": "input",
          "bits": [ 157 ]
        },
        "CFB15": {
          "direction": "input",
          "bits": [ 158 ]
        },
        "CFB16": {
          "direction": "input",
          "bits": [ 159 ]
        },
        "CFB17": {
          "direction": "input",
          "bits": [ 160 ]
        },
        "CFB18": {
          "direction": "input",
          "bits": [ 161 ]
        },
        "CFB19": {
          "direction": "input",
          "bits": [ 162 ]
        },
        "CFB20": {
          "direction": "input",
          "bits": [ 163 ]
        },
        "CFB21": {
          "direction": "input",
          "bits": [ 164 ]
        },
        "CFB22": {
          "direction": "input",
          "bits": [ 165 ]
        },
        "CFB23": {
          "direction": "input",
          "bits": [ 166 ]
        },
        "CFB24": {
          "direction": "input",
          "bits": [ 167 ]
        },
        "CFB25": {
          "direction": "input",
          "bits": [ 168 ]
        },
        "CFB26": {
          "direction": "input",
          "bits": [ 169 ]
        },
        "CFB27": {
          "direction": "input",
          "bits": [ 170 ]
        },
        "CFB28": {
          "direction": "input",
          "bits": [ 171 ]
        },
        "CFB29": {
          "direction": "input",
          "bits": [ 172 ]
        },
        "CFB30": {
          "direction": "input",
          "bits": [ 173 ]
        },
        "CFB31": {
          "direction": "input",
          "bits": [ 174 ]
        },
        "CFB32": {
          "direction": "input",
          "bits": [ 175 ]
        },
        "CFB33": {
          "direction": "input",
          "bits": [ 176 ]
        },
        "CFB34": {
          "direction": "input",
          "bits": [ 177 ]
        },
        "CFB35": {
          "direction": "input",
          "bits": [ 178 ]
        },
        "CFB36": {
          "direction": "input",
          "bits": [ 179 ]
        },
        "CFB37": {
          "direction": "input",
          "bits": [ 180 ]
        },
        "CFB38": {
          "direction": "input",
          "bits": [ 181 ]
        },
        "CFB39": {
          "direction": "input",
          "bits": [ 182 ]
        },
        "CFB40": {
          "direction": "input",
          "bits": [ 183 ]
        },
        "CFB41": {
          "direction": "input",
          "bits": [ 184 ]
        },
        "CFB42": {
          "direction": "input",
          "bits": [ 185 ]
        },
        "CFB43": {
          "direction": "input",
          "bits": [ 186 ]
        },
        "CFB44": {
          "direction": "input",
          "bits": [ 187 ]
        },
        "CFB45": {
          "direction": "input",
          "bits": [ 188 ]
        },
        "CFB46": {
          "direction": "input",
          "bits": [ 189 ]
        },
        "CFB47": {
          "direction": "input",
          "bits": [ 190 ]
        },
        "CFB48": {
          "direction": "input",
          "bits": [ 191 ]
        },
        "CFB49": {
          "direction": "input",
          "bits": [ 192 ]
        },
        "CFB50": {
          "direction": "input",
          "bits": [ 193 ]
        },
        "CFB51": {
          "direction": "input",
          "bits": [ 194 ]
        },
        "CFB52": {
          "direction": "input",
          "bits": [ 195 ]
        },
        "CFB53": {
          "direction": "input",
          "bits": [ 196 ]
        },
        "MA0": {
          "direction": "input",
          "bits": [ 197 ]
        },
        "MA1": {
          "direction": "input",
          "bits": [ 198 ]
        },
        "MA2": {
          "direction": "input",
          "bits": [ 199 ]
        },
        "MA3": {
          "direction": "input",
          "bits": [ 200 ]
        },
        "MA4": {
          "direction": "input",
          "bits": [ 201 ]
        },
        "MA5": {
          "direction": "input",
          "bits": [ 202 ]
        },
        "MA6": {
          "direction": "input",
          "bits": [ 203 ]
        },
        "MA7": {
          "direction": "input",
          "bits": [ 204 ]
        },
        "MA8": {
          "direction": "input",
          "bits": [ 205 ]
        },
        "MA9": {
          "direction": "input",
          "bits": [ 206 ]
        },
        "MA10": {
          "direction": "input",
          "bits": [ 207 ]
        },
        "MA11": {
          "direction": "input",
          "bits": [ 208 ]
        },
        "MA12": {
          "direction": "input",
          "bits": [ 209 ]
        },
        "MA13": {
          "direction": "input",
          "bits": [ 210 ]
        },
        "MA14": {
          "direction": "input",
          "bits": [ 211 ]
        },
        "MA15": {
          "direction": "input",
          "bits": [ 212 ]
        },
        "MA16": {
          "direction": "input",
          "bits": [ 213 ]
        },
        "MA17": {
          "direction": "input",
          "bits": [ 214 ]
        },
        "MA18": {
          "direction": "input",
          "bits": [ 215 ]
        },
        "MA19": {
          "direction": "input",
          "bits": [ 216 ]
        },
        "MA20": {
          "direction": "input",
          "bits": [ 217 ]
        },
        "MA21": {
          "direction": "input",
          "bits": [ 218 ]
        },
        "MA22": {
          "direction": "input",
          "bits": [ 219 ]
        },
        "MA23": {
          "direction": "input",
          "bits": [ 220 ]
        },
        "MA24": {
          "direction": "input",
          "bits": [ 221 ]
        },
        "MA25": {
          "direction": "input",
          "bits": [ 222 ]
        },
        "MA26": {
          "direction": "input",
          "bits": [ 223 ]
        },
        "MA27": {
          "direction": "input",
          "bits": [ 224 ]
        },
        "MA28": {
          "direction": "input",
          "bits": [ 225 ]
        },
        "MA29": {
          "direction": "input",
          "bits": [ 226 ]
        },
        "MA30": {
          "direction": "input",
          "bits": [ 227 ]
        },
        "MA31": {
          "direction": "input",
          "bits": [ 228 ]
        },
        "MA32": {
          "direction": "input",
          "bits": [ 229 ]
        },
        "MA33": {
          "direction": "input",
          "bits": [ 230 ]
        },
        "MA34": {
          "direction": "input",
          "bits": [ 231 ]
        },
        "MA35": {
          "direction": "input",
          "bits": [ 232 ]
        },
        "MB0": {
          "direction": "input",
          "bits": [ 233 ]
        },
        "MB1": {
          "direction": "input",
          "bits": [ 234 ]
        },
        "MB2": {
          "direction": "input",
          "bits": [ 235 ]
        },
        "MB3": {
          "direction": "input",
          "bits": [ 236 ]
        },
        "MB4": {
          "direction": "input",
          "bits": [ 237 ]
        },
        "MB5": {
          "direction": "input",
          "bits": [ 238 ]
        },
        "MB6": {
          "direction": "input",
          "bits": [ 239 ]
        },
        "MB7": {
          "direction": "input",
          "bits": [ 240 ]
        },
        "MB8": {
          "direction": "input",
          "bits": [ 241 ]
        },
        "MB9": {
          "direction": "input",
          "bits": [ 242 ]
        },
        "MB10": {
          "direction": "input",
          "bits": [ 243 ]
        },
        "MB11": {
          "direction": "input",
          "bits": [ 244 ]
        },
        "MB12": {
          "direction": "input",
          "bits": [ 245 ]
        },
        "MB13": {
          "direction": "input",
          "bits": [ 246 ]
        },
        "MB14": {
          "direction": "input",
          "bits": [ 247 ]
        },
        "MB15": {
          "direction": "input",
          "bits": [ 248 ]
        },
        "MB16": {
          "direction": "input",
          "bits": [ 249 ]
        },
        "MB17": {
          "direction": "input",
          "bits": [ 250 ]
        },
        "MB18": {
          "direction": "input",
          "bits": [ 251 ]
        },
        "MB19": {
          "direction": "input",
          "bits": [ 252 ]
        },
        "MB20": {
          "direction": "input",
          "bits": [ 253 ]
        },
        "MB21": {
          "direction": "input",
          "bits": [ 254 ]
        },
        "MB22": {
          "direction": "input",
          "bits": [ 255 ]
        },
        "MB23": {
          "direction": "input",
          "bits": [ 256 ]
        },
        "MB24": {
          "direction": "input",
          "bits": [ 257 ]
        },
        "MB25": {
          "direction": "input",
          "bits": [ 258 ]
        },
        "MB26": {
          "direction": "input",
          "bits": [ 259 ]
        },
        "MB27": {
          "direction": "input",
          "bits": [ 260 ]
        },
        "MB28": {
          "direction": "input",
          "bits": [ 261 ]
        },
        "MB29": {
          "direction": "input",
          "bits": [ 262 ]
        },
        "MB30": {
          "direction": "input",
          "bits": [ 263 ]
        },
        "MB31": {
          "direction": "input",
          "bits": [ 264 ]
        },
        "MB32": {
          "direction": "input",
          "bits": [ 265 ]
        },
        "MB33": {
          "direction": "input",
          "bits": [ 266 ]
        },
        "MB34": {
          "direction": "input",
          "bits": [ 267 ]
        },
        "MB35": {
          "direction": "input",
          "bits": [ 268 ]
        },
        "CIN0": {
          "direction": "input",
          "bits": [ 269 ]
        },
        "CIN1": {
          "direction": "input",
          "bits": [ 270 ]
        },
        "CIN2": {
          "direction": "input",
          "bits": [ 271 ]
        },
        "CIN3": {
          "direction": "input",
          "bits": [ 272 ]
        },
        "CIN4": {
          "direction": "input",
          "bits": [ 273 ]
        },
        "CIN5": {
          "direction": "input",
          "bits": [ 274 ]
        },
        "CIN6": {
          "direction": "input",
          "bits": [ 275 ]
        },
        "CIN7": {
          "direction": "input",
          "bits": [ 276 ]
        },
        "CIN8": {
          "direction": "input",
          "bits": [ 277 ]
        },
        "CIN9": {
          "direction": "input",
          "bits": [ 278 ]
        },
        "CIN10": {
          "direction": "input",
          "bits": [ 279 ]
        },
        "CIN11": {
          "direction": "input",
          "bits": [ 280 ]
        },
        "CIN12": {
          "direction": "input",
          "bits": [ 281 ]
        },
        "CIN13": {
          "direction": "input",
          "bits": [ 282 ]
        },
        "CIN14": {
          "direction": "input",
          "bits": [ 283 ]
        },
        "CIN15": {
          "direction": "input",
          "bits": [ 284 ]
        },
        "CIN16": {
          "direction": "input",
          "bits": [ 285 ]
        },
        "CIN17": {
          "direction": "input",
          "bits": [ 286 ]
        },
        "CIN18": {
          "direction": "input",
          "bits": [ 287 ]
        },
        "CIN19": {
          "direction": "input",
          "bits": [ 288 ]
        },
        "CIN20": {
          "direction": "input",
          "bits": [ 289 ]
        },
        "CIN21": {
          "direction": "input",
          "bits": [ 290 ]
        },
        "CIN22": {
          "direction": "input",
          "bits": [ 291 ]
        },
        "CIN23": {
          "direction": "input",
          "bits": [ 292 ]
        },
        "CIN24": {
          "direction": "input",
          "bits": [ 293 ]
        },
        "CIN25": {
          "direction": "input",
          "bits": [ 294 ]
        },
        "CIN26": {
          "direction": "input",
          "bits": [ 295 ]
        },
        "CIN27": {
          "direction": "input",
          "bits": [ 296 ]
        },
        "CIN28": {
          "direction": "input",
          "bits": [ 297 ]
        },
        "CIN29": {
          "direction": "input",
          "bits": [ 298 ]
        },
        "CIN30": {
          "direction": "input",
          "bits": [ 299 ]
        },
        "CIN31": {
          "direction": "input",
          "bits": [ 300 ]
        },
        "CIN32": {
          "direction": "input",
          "bits": [ 301 ]
        },
        "CIN33": {
          "direction": "input",
          "bits": [ 302 ]
        },
        "CIN34": {
          "direction": "input",
          "bits": [ 303 ]
        },
        "CIN35": {
          "direction": "input",
          "bits": [ 304 ]
        },
        "CIN36": {
          "direction": "input",
          "bits": [ 305 ]
        },
        "CIN37": {
          "direction": "input",
          "bits": [ 306 ]
        },
        "CIN38": {
          "direction": "input",
          "bits": [ 307 ]
        },
        "CIN39": {
          "direction": "input",
          "bits": [ 308 ]
        },
        "CIN40": {
          "direction": "input",
          "bits": [ 309 ]
        },
        "CIN41": {
          "direction": "input",
          "bits": [ 310 ]
        },
        "CIN42": {
          "direction": "input",
          "bits": [ 311 ]
        },
        "CIN43": {
          "direction": "input",
          "bits": [ 312 ]
        },
        "CIN44": {
          "direction": "input",
          "bits": [ 313 ]
        },
        "CIN45": {
          "direction": "input",
          "bits": [ 314 ]
        },
        "CIN46": {
          "direction": "input",
          "bits": [ 315 ]
        },
        "CIN47": {
          "direction": "input",
          "bits": [ 316 ]
        },
        "CIN48": {
          "direction": "input",
          "bits": [ 317 ]
        },
        "CIN49": {
          "direction": "input",
          "bits": [ 318 ]
        },
        "CIN50": {
          "direction": "input",
          "bits": [ 319 ]
        },
        "CIN51": {
          "direction": "input",
          "bits": [ 320 ]
        },
        "CIN52": {
          "direction": "input",
          "bits": [ 321 ]
        },
        "CIN53": {
          "direction": "input",
          "bits": [ 322 ]
        },
        "OP0": {
          "direction": "input",
          "bits": [ 323 ]
        },
        "OP1": {
          "direction": "input",
          "bits": [ 324 ]
        },
        "OP2": {
          "direction": "input",
          "bits": [ 325 ]
        },
        "OP3": {
          "direction": "input",
          "bits": [ 326 ]
        },
        "OP4": {
          "direction": "input",
          "bits": [ 327 ]
        },
        "OP5": {
          "direction": "input",
          "bits": [ 328 ]
        },
        "OP6": {
          "direction": "input",
          "bits": [ 329 ]
        },
        "OP7": {
          "direction": "input",
          "bits": [ 330 ]
        },
        "OP8": {
          "direction": "input",
          "bits": [ 331 ]
        },
        "OP9": {
          "direction": "input",
          "bits": [ 332 ]
        },
        "OP10": {
          "direction": "input",
          "bits": [ 333 ]
        },
        "R0": {
          "direction": "output",
          "bits": [ 334 ]
        },
        "R1": {
          "direction": "output",
          "bits": [ 335 ]
        },
        "R2": {
          "direction": "output",
          "bits": [ 336 ]
        },
        "R3": {
          "direction": "output",
          "bits": [ 337 ]
        },
        "R4": {
          "direction": "output",
          "bits": [ 338 ]
        },
        "R5": {
          "direction": "output",
          "bits": [ 339 ]
        },
        "R6": {
          "direction": "output",
          "bits": [ 340 ]
        },
        "R7": {
          "direction": "output",
          "bits": [ 341 ]
        },
        "R8": {
          "direction": "output",
          "bits": [ 342 ]
        },
        "R9": {
          "direction": "output",
          "bits": [ 343 ]
        },
        "R10": {
          "direction": "output",
          "bits": [ 344 ]
        },
        "R11": {
          "direction": "output",
          "bits": [ 345 ]
        },
        "R12": {
          "direction": "output",
          "bits": [ 346 ]
        },
        "R13": {
          "direction": "output",
          "bits": [ 347 ]
        },
        "R14": {
          "direction": "output",
          "bits": [ 348 ]
        },
        "R15": {
          "direction": "output",
          "bits": [ 349 ]
        },
        "R16": {
          "direction": "output",
          "bits": [ 350 ]
        },
        "R17": {
          "direction": "output",
          "bits": [ 351 ]
        },
        "R18": {
          "direction": "output",
          "bits": [ 352 ]
        },
        "R19": {
          "direction": "output",
          "bits": [ 353 ]
        },
        "R20": {
          "direction": "output",
          "bits": [ 354 ]
        },
        "R21": {
          "direction": "output",
          "bits": [ 355 ]
        },
        "R22": {
          "direction": "output",
          "bits": [ 356 ]
        },
        "R23": {
          "direction": "output",
          "bits": [ 357 ]
        },
        "R24": {
          "direction": "output",
          "bits": [ 358 ]
        },
        "R25": {
          "direction": "output",
          "bits": [ 359 ]
        },
        "R26": {
          "direction": "output",
          "bits": [ 360 ]
        },
        "R27": {
          "direction": "output",
          "bits": [ 361 ]
        },
        "R28": {
          "direction": "output",
          "bits": [ 362 ]
        },
        "R29": {
          "direction": "output",
          "bits": [ 363 ]
        },
        "R30": {
          "direction": "output",
          "bits": [ 364 ]
        },
        "R31": {
          "direction": "output",
          "bits": [ 365 ]
        },
        "R32": {
          "direction": "output",
          "bits": [ 366 ]
        },
        "R33": {
          "direction": "output",
          "bits": [ 367 ]
        },
        "R34": {
          "direction": "output",
          "bits": [ 368 ]
        },
        "R35": {
          "direction": "output",
          "bits": [ 369 ]
        },
        "R36": {
          "direction": "output",
          "bits": [ 370 ]
        },
        "R37": {
          "direction": "output",
          "bits": [ 371 ]
        },
        "R38": {
          "direction": "output",
          "bits": [ 372 ]
        },
        "R39": {
          "direction": "output",
          "bits": [ 373 ]
        },
        "R40": {
          "direction": "output",
          "bits": [ 374 ]
        },
        "R41": {
          "direction": "output",
          "bits": [ 375 ]
        },
        "R42": {
          "direction": "output",
          "bits": [ 376 ]
        },
        "R43": {
          "direction": "output",
          "bits": [ 377 ]
        },
        "R44": {
          "direction": "output",
          "bits": [ 378 ]
        },
        "R45": {
          "direction": "output",
          "bits": [ 379 ]
        },
        "R46": {
          "direction": "output",
          "bits": [ 380 ]
        },
        "R47": {
          "direction": "output",
          "bits": [ 381 ]
        },
        "R48": {
          "direction": "output",
          "bits": [ 382 ]
        },
        "R49": {
          "direction": "output",
          "bits": [ 383 ]
        },
        "R50": {
          "direction": "output",
          "bits": [ 384 ]
        },
        "R51": {
          "direction": "output",
          "bits": [ 385 ]
        },
        "R52": {
          "direction": "output",
          "bits": [ 386 ]
        },
        "R53": {
          "direction": "output",
          "bits": [ 387 ]
        },
        "CO0": {
          "direction": "output",
          "bits": [ 388 ]
        },
        "CO1": {
          "direction": "output",
          "bits": [ 389 ]
        },
        "CO2": {
          "direction": "output",
          "bits": [ 390 ]
        },
        "CO3": {
          "direction": "output",
          "bits": [ 391 ]
        },
        "CO4": {
          "direction": "output",
          "bits": [ 392 ]
        },
        "CO5": {
          "direction": "output",
          "bits": [ 393 ]
        },
        "CO6": {
          "direction": "output",
          "bits": [ 394 ]
        },
        "CO7": {
          "direction": "output",
          "bits": [ 395 ]
        },
        "CO8": {
          "direction": "output",
          "bits": [ 396 ]
        },
        "CO9": {
          "direction": "output",
          "bits": [ 397 ]
        },
        "CO10": {
          "direction": "output",
          "bits": [ 398 ]
        },
        "CO11": {
          "direction": "output",
          "bits": [ 399 ]
        },
        "CO12": {
          "direction": "output",
          "bits": [ 400 ]
        },
        "CO13": {
          "direction": "output",
          "bits": [ 401 ]
        },
        "CO14": {
          "direction": "output",
          "bits": [ 402 ]
        },
        "CO15": {
          "direction": "output",
          "bits": [ 403 ]
        },
        "CO16": {
          "direction": "output",
          "bits": [ 404 ]
        },
        "CO17": {
          "direction": "output",
          "bits": [ 405 ]
        },
        "CO18": {
          "direction": "output",
          "bits": [ 406 ]
        },
        "CO19": {
          "direction": "output",
          "bits": [ 407 ]
        },
        "CO20": {
          "direction": "output",
          "bits": [ 408 ]
        },
        "CO21": {
          "direction": "output",
          "bits": [ 409 ]
        },
        "CO22": {
          "direction": "output",
          "bits": [ 410 ]
        },
        "CO23": {
          "direction": "output",
          "bits": [ 411 ]
        },
        "CO24": {
          "direction": "output",
          "bits": [ 412 ]
        },
        "CO25": {
          "direction": "output",
          "bits": [ 413 ]
        },
        "CO26": {
          "direction": "output",
          "bits": [ 414 ]
        },
        "CO27": {
          "direction": "output",
          "bits": [ 415 ]
        },
        "CO28": {
          "direction": "output",
          "bits": [ 416 ]
        },
        "CO29": {
          "direction": "output",
          "bits": [ 417 ]
        },
        "CO30": {
          "direction": "output",
          "bits": [ 418 ]
        },
        "CO31": {
          "direction": "output",
          "bits": [ 419 ]
        },
        "CO32": {
          "direction": "output",
          "bits": [ 420 ]
        },
        "CO33": {
          "direction": "output",
          "bits": [ 421 ]
        },
        "CO34": {
          "direction": "output",
          "bits": [ 422 ]
        },
        "CO35": {
          "direction": "output",
          "bits": [ 423 ]
        },
        "CO36": {
          "direction": "output",
          "bits": [ 424 ]
        },
        "CO37": {
          "direction": "output",
          "bits": [ 425 ]
        },
        "CO38": {
          "direction": "output",
          "bits": [ 426 ]
        },
        "CO39": {
          "direction": "output",
          "bits": [ 427 ]
        },
        "CO40": {
          "direction": "output",
          "bits": [ 428 ]
        },
        "CO41": {
          "direction": "output",
          "bits": [ 429 ]
        },
        "CO42": {
          "direction": "output",
          "bits": [ 430 ]
        },
        "CO43": {
          "direction": "output",
          "bits": [ 431 ]
        },
        "CO44": {
          "direction": "output",
          "bits": [ 432 ]
        },
        "CO45": {
          "direction": "output",
          "bits": [ 433 ]
        },
        "CO46": {
          "direction": "output",
          "bits": [ 434 ]
        },
        "CO47": {
          "direction": "output",
          "bits": [ 435 ]
        },
        "CO48": {
          "direction": "output",
          "bits": [ 436 ]
        },
        "CO49": {
          "direction": "output",
          "bits": [ 437 ]
        },
        "CO50": {
          "direction": "output",
          "bits": [ 438 ]
        },
        "CO51": {
          "direction": "output",
          "bits": [ 439 ]
        },
        "CO52": {
          "direction": "output",
          "bits": [ 440 ]
        },
        "CO53": {
          "direction": "output",
          "bits": [ 441 ]
        },
        "EQZ": {
          "direction": "output",
          "bits": [ 442 ]
        },
        "EQZM": {
          "direction": "output",
          "bits": [ 443 ]
        },
        "EQOM": {
          "direction": "output",
          "bits": [ 444 ]
        },
        "EQPAT": {
          "direction": "output",
          "bits": [ 445 ]
        },
        "EQPATB": {
          "direction": "output",
          "bits": [ 446 ]
        },
        "OVER": {
          "direction": "output",
          "bits": [ 447 ]
        },
        "UNDER": {
          "direction": "output",
          "bits": [ 448 ]
        },
        "OVERUNDER": {
          "direction": "output",
          "bits": [ 449 ]
        },
        "SIGNEDR": {
          "direction": "output",
          "bits": [ 450 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "A0": {
          "hide_name": 0,
          "bits": [ 17 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:56.8-56.10"
          }
        },
        "A1": {
          "hide_name": 0,
          "bits": [ 18 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:56.12-56.14"
          }
        },
        "A10": {
          "hide_name": 0,
          "bits": [ 27 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:56.48-56.51"
          }
        },
        "A11": {
          "hide_name": 0,
          "bits": [ 28 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:56.53-56.56"
          }
        },
        "A12": {
          "hide_name": 0,
          "bits": [ 29 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:56.58-56.61"
          }
        },
        "A13": {
          "hide_name": 0,
          "bits": [ 30 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:56.63-56.66"
          }
        },
        "A14": {
          "hide_name": 0,
          "bits": [ 31 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:56.68-56.71"
          }
        },
        "A15": {
          "hide_name": 0,
          "bits": [ 32 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:56.73-56.76"
          }
        },
        "A16": {
          "hide_name": 0,
          "bits": [ 33 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:56.78-56.81"
          }
        },
        "A17": {
          "hide_name": 0,
          "bits": [ 34 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:56.83-56.86"
          }
        },
        "A18": {
          "hide_name": 0,
          "bits": [ 35 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:56.88-56.91"
          }
        },
        "A19": {
          "hide_name": 0,
          "bits": [ 36 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:56.93-56.96"
          }
        },
        "A2": {
          "hide_name": 0,
          "bits": [ 19 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:56.16-56.18"
          }
        },
        "A20": {
          "hide_name": 0,
          "bits": [ 37 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:56.98-56.101"
          }
        },
        "A21": {
          "hide_name": 0,
          "bits": [ 38 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:56.103-56.106"
          }
        },
        "A22": {
          "hide_name": 0,
          "bits": [ 39 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:56.108-56.111"
          }
        },
        "A23": {
          "hide_name": 0,
          "bits": [ 40 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:56.113-56.116"
          }
        },
        "A24": {
          "hide_name": 0,
          "bits": [ 41 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:56.118-56.121"
          }
        },
        "A25": {
          "hide_name": 0,
          "bits": [ 42 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:56.123-56.126"
          }
        },
        "A26": {
          "hide_name": 0,
          "bits": [ 43 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:56.128-56.131"
          }
        },
        "A27": {
          "hide_name": 0,
          "bits": [ 44 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:56.133-56.136"
          }
        },
        "A28": {
          "hide_name": 0,
          "bits": [ 45 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:56.138-56.141"
          }
        },
        "A29": {
          "hide_name": 0,
          "bits": [ 46 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:56.143-56.146"
          }
        },
        "A3": {
          "hide_name": 0,
          "bits": [ 20 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:56.20-56.22"
          }
        },
        "A30": {
          "hide_name": 0,
          "bits": [ 47 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:56.148-56.151"
          }
        },
        "A31": {
          "hide_name": 0,
          "bits": [ 48 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:56.153-56.156"
          }
        },
        "A32": {
          "hide_name": 0,
          "bits": [ 49 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:56.158-56.161"
          }
        },
        "A33": {
          "hide_name": 0,
          "bits": [ 50 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:56.163-56.166"
          }
        },
        "A34": {
          "hide_name": 0,
          "bits": [ 51 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:56.168-56.171"
          }
        },
        "A35": {
          "hide_name": 0,
          "bits": [ 52 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:56.173-56.176"
          }
        },
        "A4": {
          "hide_name": 0,
          "bits": [ 21 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:56.24-56.26"
          }
        },
        "A5": {
          "hide_name": 0,
          "bits": [ 22 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:56.28-56.30"
          }
        },
        "A6": {
          "hide_name": 0,
          "bits": [ 23 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:56.32-56.34"
          }
        },
        "A7": {
          "hide_name": 0,
          "bits": [ 24 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:56.36-56.38"
          }
        },
        "A8": {
          "hide_name": 0,
          "bits": [ 25 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:56.40-56.42"
          }
        },
        "A9": {
          "hide_name": 0,
          "bits": [ 26 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:56.44-56.46"
          }
        },
        "B0": {
          "hide_name": 0,
          "bits": [ 53 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:57.8-57.10"
          }
        },
        "B1": {
          "hide_name": 0,
          "bits": [ 54 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:57.12-57.14"
          }
        },
        "B10": {
          "hide_name": 0,
          "bits": [ 63 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:57.48-57.51"
          }
        },
        "B11": {
          "hide_name": 0,
          "bits": [ 64 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:57.53-57.56"
          }
        },
        "B12": {
          "hide_name": 0,
          "bits": [ 65 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:57.58-57.61"
          }
        },
        "B13": {
          "hide_name": 0,
          "bits": [ 66 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:57.63-57.66"
          }
        },
        "B14": {
          "hide_name": 0,
          "bits": [ 67 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:57.68-57.71"
          }
        },
        "B15": {
          "hide_name": 0,
          "bits": [ 68 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:57.73-57.76"
          }
        },
        "B16": {
          "hide_name": 0,
          "bits": [ 69 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:57.78-57.81"
          }
        },
        "B17": {
          "hide_name": 0,
          "bits": [ 70 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:57.83-57.86"
          }
        },
        "B18": {
          "hide_name": 0,
          "bits": [ 71 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:57.88-57.91"
          }
        },
        "B19": {
          "hide_name": 0,
          "bits": [ 72 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:57.93-57.96"
          }
        },
        "B2": {
          "hide_name": 0,
          "bits": [ 55 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:57.16-57.18"
          }
        },
        "B20": {
          "hide_name": 0,
          "bits": [ 73 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:57.98-57.101"
          }
        },
        "B21": {
          "hide_name": 0,
          "bits": [ 74 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:57.103-57.106"
          }
        },
        "B22": {
          "hide_name": 0,
          "bits": [ 75 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:57.108-57.111"
          }
        },
        "B23": {
          "hide_name": 0,
          "bits": [ 76 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:57.113-57.116"
          }
        },
        "B24": {
          "hide_name": 0,
          "bits": [ 77 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:57.118-57.121"
          }
        },
        "B25": {
          "hide_name": 0,
          "bits": [ 78 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:57.123-57.126"
          }
        },
        "B26": {
          "hide_name": 0,
          "bits": [ 79 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:57.128-57.131"
          }
        },
        "B27": {
          "hide_name": 0,
          "bits": [ 80 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:57.133-57.136"
          }
        },
        "B28": {
          "hide_name": 0,
          "bits": [ 81 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:57.138-57.141"
          }
        },
        "B29": {
          "hide_name": 0,
          "bits": [ 82 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:57.143-57.146"
          }
        },
        "B3": {
          "hide_name": 0,
          "bits": [ 56 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:57.20-57.22"
          }
        },
        "B30": {
          "hide_name": 0,
          "bits": [ 83 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:57.148-57.151"
          }
        },
        "B31": {
          "hide_name": 0,
          "bits": [ 84 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:57.153-57.156"
          }
        },
        "B32": {
          "hide_name": 0,
          "bits": [ 85 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:57.158-57.161"
          }
        },
        "B33": {
          "hide_name": 0,
          "bits": [ 86 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:57.163-57.166"
          }
        },
        "B34": {
          "hide_name": 0,
          "bits": [ 87 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:57.168-57.171"
          }
        },
        "B35": {
          "hide_name": 0,
          "bits": [ 88 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:57.173-57.176"
          }
        },
        "B4": {
          "hide_name": 0,
          "bits": [ 57 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:57.24-57.26"
          }
        },
        "B5": {
          "hide_name": 0,
          "bits": [ 58 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:57.28-57.30"
          }
        },
        "B6": {
          "hide_name": 0,
          "bits": [ 59 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:57.32-57.34"
          }
        },
        "B7": {
          "hide_name": 0,
          "bits": [ 60 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:57.36-57.38"
          }
        },
        "B8": {
          "hide_name": 0,
          "bits": [ 61 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:57.40-57.42"
          }
        },
        "B9": {
          "hide_name": 0,
          "bits": [ 62 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:57.44-57.46"
          }
        },
        "C0": {
          "hide_name": 0,
          "bits": [ 89 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:58.8-58.10"
          }
        },
        "C1": {
          "hide_name": 0,
          "bits": [ 90 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:58.12-58.14"
          }
        },
        "C10": {
          "hide_name": 0,
          "bits": [ 99 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:58.48-58.51"
          }
        },
        "C11": {
          "hide_name": 0,
          "bits": [ 100 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:58.53-58.56"
          }
        },
        "C12": {
          "hide_name": 0,
          "bits": [ 101 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:58.58-58.61"
          }
        },
        "C13": {
          "hide_name": 0,
          "bits": [ 102 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:58.63-58.66"
          }
        },
        "C14": {
          "hide_name": 0,
          "bits": [ 103 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:58.68-58.71"
          }
        },
        "C15": {
          "hide_name": 0,
          "bits": [ 104 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:58.73-58.76"
          }
        },
        "C16": {
          "hide_name": 0,
          "bits": [ 105 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:58.78-58.81"
          }
        },
        "C17": {
          "hide_name": 0,
          "bits": [ 106 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:58.83-58.86"
          }
        },
        "C18": {
          "hide_name": 0,
          "bits": [ 107 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:58.88-58.91"
          }
        },
        "C19": {
          "hide_name": 0,
          "bits": [ 108 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:58.93-58.96"
          }
        },
        "C2": {
          "hide_name": 0,
          "bits": [ 91 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:58.16-58.18"
          }
        },
        "C20": {
          "hide_name": 0,
          "bits": [ 109 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:58.98-58.101"
          }
        },
        "C21": {
          "hide_name": 0,
          "bits": [ 110 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:58.103-58.106"
          }
        },
        "C22": {
          "hide_name": 0,
          "bits": [ 111 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:58.108-58.111"
          }
        },
        "C23": {
          "hide_name": 0,
          "bits": [ 112 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:58.113-58.116"
          }
        },
        "C24": {
          "hide_name": 0,
          "bits": [ 113 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:58.118-58.121"
          }
        },
        "C25": {
          "hide_name": 0,
          "bits": [ 114 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:58.123-58.126"
          }
        },
        "C26": {
          "hide_name": 0,
          "bits": [ 115 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:58.128-58.131"
          }
        },
        "C27": {
          "hide_name": 0,
          "bits": [ 116 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:58.133-58.136"
          }
        },
        "C28": {
          "hide_name": 0,
          "bits": [ 117 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:58.138-58.141"
          }
        },
        "C29": {
          "hide_name": 0,
          "bits": [ 118 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:58.143-58.146"
          }
        },
        "C3": {
          "hide_name": 0,
          "bits": [ 92 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:58.20-58.22"
          }
        },
        "C30": {
          "hide_name": 0,
          "bits": [ 119 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:58.148-58.151"
          }
        },
        "C31": {
          "hide_name": 0,
          "bits": [ 120 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:58.153-58.156"
          }
        },
        "C32": {
          "hide_name": 0,
          "bits": [ 121 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:58.158-58.161"
          }
        },
        "C33": {
          "hide_name": 0,
          "bits": [ 122 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:58.163-58.166"
          }
        },
        "C34": {
          "hide_name": 0,
          "bits": [ 123 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:58.168-58.171"
          }
        },
        "C35": {
          "hide_name": 0,
          "bits": [ 124 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:58.173-58.176"
          }
        },
        "C36": {
          "hide_name": 0,
          "bits": [ 125 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:58.178-58.181"
          }
        },
        "C37": {
          "hide_name": 0,
          "bits": [ 126 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:58.183-58.186"
          }
        },
        "C38": {
          "hide_name": 0,
          "bits": [ 127 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:58.188-58.191"
          }
        },
        "C39": {
          "hide_name": 0,
          "bits": [ 128 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:58.193-58.196"
          }
        },
        "C4": {
          "hide_name": 0,
          "bits": [ 93 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:58.24-58.26"
          }
        },
        "C40": {
          "hide_name": 0,
          "bits": [ 129 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:58.198-58.201"
          }
        },
        "C41": {
          "hide_name": 0,
          "bits": [ 130 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:58.203-58.206"
          }
        },
        "C42": {
          "hide_name": 0,
          "bits": [ 131 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:58.208-58.211"
          }
        },
        "C43": {
          "hide_name": 0,
          "bits": [ 132 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:58.213-58.216"
          }
        },
        "C44": {
          "hide_name": 0,
          "bits": [ 133 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:58.218-58.221"
          }
        },
        "C45": {
          "hide_name": 0,
          "bits": [ 134 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:58.223-58.226"
          }
        },
        "C46": {
          "hide_name": 0,
          "bits": [ 135 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:58.228-58.231"
          }
        },
        "C47": {
          "hide_name": 0,
          "bits": [ 136 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:58.233-58.236"
          }
        },
        "C48": {
          "hide_name": 0,
          "bits": [ 137 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:58.238-58.241"
          }
        },
        "C49": {
          "hide_name": 0,
          "bits": [ 138 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:58.243-58.246"
          }
        },
        "C5": {
          "hide_name": 0,
          "bits": [ 94 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:58.28-58.30"
          }
        },
        "C50": {
          "hide_name": 0,
          "bits": [ 139 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:58.248-58.251"
          }
        },
        "C51": {
          "hide_name": 0,
          "bits": [ 140 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:58.253-58.256"
          }
        },
        "C52": {
          "hide_name": 0,
          "bits": [ 141 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:58.258-58.261"
          }
        },
        "C53": {
          "hide_name": 0,
          "bits": [ 142 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:58.263-58.266"
          }
        },
        "C6": {
          "hide_name": 0,
          "bits": [ 95 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:58.32-58.34"
          }
        },
        "C7": {
          "hide_name": 0,
          "bits": [ 96 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:58.36-58.38"
          }
        },
        "C8": {
          "hide_name": 0,
          "bits": [ 97 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:58.40-58.42"
          }
        },
        "C9": {
          "hide_name": 0,
          "bits": [ 98 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:58.44-58.46"
          }
        },
        "CE0": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:53.8-53.11"
          }
        },
        "CE1": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:53.13-53.16"
          }
        },
        "CE2": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:53.18-53.21"
          }
        },
        "CE3": {
          "hide_name": 0,
          "bits": [ 9 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:53.23-53.26"
          }
        },
        "CFB0": {
          "hide_name": 0,
          "bits": [ 143 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:59.8-59.12"
          }
        },
        "CFB1": {
          "hide_name": 0,
          "bits": [ 144 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:59.14-59.18"
          }
        },
        "CFB10": {
          "hide_name": 0,
          "bits": [ 153 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:59.68-59.73"
          }
        },
        "CFB11": {
          "hide_name": 0,
          "bits": [ 154 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:59.75-59.80"
          }
        },
        "CFB12": {
          "hide_name": 0,
          "bits": [ 155 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:59.82-59.87"
          }
        },
        "CFB13": {
          "hide_name": 0,
          "bits": [ 156 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:59.89-59.94"
          }
        },
        "CFB14": {
          "hide_name": 0,
          "bits": [ 157 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:59.96-59.101"
          }
        },
        "CFB15": {
          "hide_name": 0,
          "bits": [ 158 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:59.103-59.108"
          }
        },
        "CFB16": {
          "hide_name": 0,
          "bits": [ 159 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:59.110-59.115"
          }
        },
        "CFB17": {
          "hide_name": 0,
          "bits": [ 160 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:59.117-59.122"
          }
        },
        "CFB18": {
          "hide_name": 0,
          "bits": [ 161 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:59.124-59.129"
          }
        },
        "CFB19": {
          "hide_name": 0,
          "bits": [ 162 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:59.131-59.136"
          }
        },
        "CFB2": {
          "hide_name": 0,
          "bits": [ 145 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:59.20-59.24"
          }
        },
        "CFB20": {
          "hide_name": 0,
          "bits": [ 163 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:59.138-59.143"
          }
        },
        "CFB21": {
          "hide_name": 0,
          "bits": [ 164 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:59.145-59.150"
          }
        },
        "CFB22": {
          "hide_name": 0,
          "bits": [ 165 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:59.152-59.157"
          }
        },
        "CFB23": {
          "hide_name": 0,
          "bits": [ 166 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:59.159-59.164"
          }
        },
        "CFB24": {
          "hide_name": 0,
          "bits": [ 167 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:59.166-59.171"
          }
        },
        "CFB25": {
          "hide_name": 0,
          "bits": [ 168 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:59.173-59.178"
          }
        },
        "CFB26": {
          "hide_name": 0,
          "bits": [ 169 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:59.180-59.185"
          }
        },
        "CFB27": {
          "hide_name": 0,
          "bits": [ 170 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:59.187-59.192"
          }
        },
        "CFB28": {
          "hide_name": 0,
          "bits": [ 171 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:59.194-59.199"
          }
        },
        "CFB29": {
          "hide_name": 0,
          "bits": [ 172 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:59.201-59.206"
          }
        },
        "CFB3": {
          "hide_name": 0,
          "bits": [ 146 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:59.26-59.30"
          }
        },
        "CFB30": {
          "hide_name": 0,
          "bits": [ 173 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:59.208-59.213"
          }
        },
        "CFB31": {
          "hide_name": 0,
          "bits": [ 174 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:59.215-59.220"
          }
        },
        "CFB32": {
          "hide_name": 0,
          "bits": [ 175 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:59.222-59.227"
          }
        },
        "CFB33": {
          "hide_name": 0,
          "bits": [ 176 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:59.229-59.234"
          }
        },
        "CFB34": {
          "hide_name": 0,
          "bits": [ 177 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:59.236-59.241"
          }
        },
        "CFB35": {
          "hide_name": 0,
          "bits": [ 178 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:59.243-59.248"
          }
        },
        "CFB36": {
          "hide_name": 0,
          "bits": [ 179 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:59.250-59.255"
          }
        },
        "CFB37": {
          "hide_name": 0,
          "bits": [ 180 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:59.257-59.262"
          }
        },
        "CFB38": {
          "hide_name": 0,
          "bits": [ 181 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:59.264-59.269"
          }
        },
        "CFB39": {
          "hide_name": 0,
          "bits": [ 182 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:59.271-59.276"
          }
        },
        "CFB4": {
          "hide_name": 0,
          "bits": [ 147 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:59.32-59.36"
          }
        },
        "CFB40": {
          "hide_name": 0,
          "bits": [ 183 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:59.278-59.283"
          }
        },
        "CFB41": {
          "hide_name": 0,
          "bits": [ 184 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:59.285-59.290"
          }
        },
        "CFB42": {
          "hide_name": 0,
          "bits": [ 185 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:59.292-59.297"
          }
        },
        "CFB43": {
          "hide_name": 0,
          "bits": [ 186 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:59.299-59.304"
          }
        },
        "CFB44": {
          "hide_name": 0,
          "bits": [ 187 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:59.306-59.311"
          }
        },
        "CFB45": {
          "hide_name": 0,
          "bits": [ 188 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:59.313-59.318"
          }
        },
        "CFB46": {
          "hide_name": 0,
          "bits": [ 189 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:59.320-59.325"
          }
        },
        "CFB47": {
          "hide_name": 0,
          "bits": [ 190 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:59.327-59.332"
          }
        },
        "CFB48": {
          "hide_name": 0,
          "bits": [ 191 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:59.334-59.339"
          }
        },
        "CFB49": {
          "hide_name": 0,
          "bits": [ 192 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:59.341-59.346"
          }
        },
        "CFB5": {
          "hide_name": 0,
          "bits": [ 148 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:59.38-59.42"
          }
        },
        "CFB50": {
          "hide_name": 0,
          "bits": [ 193 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:59.348-59.353"
          }
        },
        "CFB51": {
          "hide_name": 0,
          "bits": [ 194 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:59.355-59.360"
          }
        },
        "CFB52": {
          "hide_name": 0,
          "bits": [ 195 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:59.362-59.367"
          }
        },
        "CFB53": {
          "hide_name": 0,
          "bits": [ 196 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:59.369-59.374"
          }
        },
        "CFB6": {
          "hide_name": 0,
          "bits": [ 149 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:59.44-59.48"
          }
        },
        "CFB7": {
          "hide_name": 0,
          "bits": [ 150 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:59.50-59.54"
          }
        },
        "CFB8": {
          "hide_name": 0,
          "bits": [ 151 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:59.56-59.60"
          }
        },
        "CFB9": {
          "hide_name": 0,
          "bits": [ 152 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:59.62-59.66"
          }
        },
        "CIN0": {
          "hide_name": 0,
          "bits": [ 269 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:62.8-62.12"
          }
        },
        "CIN1": {
          "hide_name": 0,
          "bits": [ 270 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:62.14-62.18"
          }
        },
        "CIN10": {
          "hide_name": 0,
          "bits": [ 279 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:62.68-62.73"
          }
        },
        "CIN11": {
          "hide_name": 0,
          "bits": [ 280 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:62.75-62.80"
          }
        },
        "CIN12": {
          "hide_name": 0,
          "bits": [ 281 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:62.82-62.87"
          }
        },
        "CIN13": {
          "hide_name": 0,
          "bits": [ 282 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:62.89-62.94"
          }
        },
        "CIN14": {
          "hide_name": 0,
          "bits": [ 283 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:62.96-62.101"
          }
        },
        "CIN15": {
          "hide_name": 0,
          "bits": [ 284 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:62.103-62.108"
          }
        },
        "CIN16": {
          "hide_name": 0,
          "bits": [ 285 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:62.110-62.115"
          }
        },
        "CIN17": {
          "hide_name": 0,
          "bits": [ 286 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:62.117-62.122"
          }
        },
        "CIN18": {
          "hide_name": 0,
          "bits": [ 287 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:62.124-62.129"
          }
        },
        "CIN19": {
          "hide_name": 0,
          "bits": [ 288 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:62.131-62.136"
          }
        },
        "CIN2": {
          "hide_name": 0,
          "bits": [ 271 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:62.20-62.24"
          }
        },
        "CIN20": {
          "hide_name": 0,
          "bits": [ 289 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:62.138-62.143"
          }
        },
        "CIN21": {
          "hide_name": 0,
          "bits": [ 290 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:62.145-62.150"
          }
        },
        "CIN22": {
          "hide_name": 0,
          "bits": [ 291 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:62.152-62.157"
          }
        },
        "CIN23": {
          "hide_name": 0,
          "bits": [ 292 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:62.159-62.164"
          }
        },
        "CIN24": {
          "hide_name": 0,
          "bits": [ 293 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:62.166-62.171"
          }
        },
        "CIN25": {
          "hide_name": 0,
          "bits": [ 294 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:62.173-62.178"
          }
        },
        "CIN26": {
          "hide_name": 0,
          "bits": [ 295 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:62.180-62.185"
          }
        },
        "CIN27": {
          "hide_name": 0,
          "bits": [ 296 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:62.187-62.192"
          }
        },
        "CIN28": {
          "hide_name": 0,
          "bits": [ 297 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:62.194-62.199"
          }
        },
        "CIN29": {
          "hide_name": 0,
          "bits": [ 298 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:62.201-62.206"
          }
        },
        "CIN3": {
          "hide_name": 0,
          "bits": [ 272 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:62.26-62.30"
          }
        },
        "CIN30": {
          "hide_name": 0,
          "bits": [ 299 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:62.208-62.213"
          }
        },
        "CIN31": {
          "hide_name": 0,
          "bits": [ 300 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:62.215-62.220"
          }
        },
        "CIN32": {
          "hide_name": 0,
          "bits": [ 301 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:62.222-62.227"
          }
        },
        "CIN33": {
          "hide_name": 0,
          "bits": [ 302 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:62.229-62.234"
          }
        },
        "CIN34": {
          "hide_name": 0,
          "bits": [ 303 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:62.236-62.241"
          }
        },
        "CIN35": {
          "hide_name": 0,
          "bits": [ 304 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:62.243-62.248"
          }
        },
        "CIN36": {
          "hide_name": 0,
          "bits": [ 305 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:62.250-62.255"
          }
        },
        "CIN37": {
          "hide_name": 0,
          "bits": [ 306 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:62.257-62.262"
          }
        },
        "CIN38": {
          "hide_name": 0,
          "bits": [ 307 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:62.264-62.269"
          }
        },
        "CIN39": {
          "hide_name": 0,
          "bits": [ 308 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:62.271-62.276"
          }
        },
        "CIN4": {
          "hide_name": 0,
          "bits": [ 273 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:62.32-62.36"
          }
        },
        "CIN40": {
          "hide_name": 0,
          "bits": [ 309 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:62.278-62.283"
          }
        },
        "CIN41": {
          "hide_name": 0,
          "bits": [ 310 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:62.285-62.290"
          }
        },
        "CIN42": {
          "hide_name": 0,
          "bits": [ 311 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:62.292-62.297"
          }
        },
        "CIN43": {
          "hide_name": 0,
          "bits": [ 312 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:62.299-62.304"
          }
        },
        "CIN44": {
          "hide_name": 0,
          "bits": [ 313 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:62.306-62.311"
          }
        },
        "CIN45": {
          "hide_name": 0,
          "bits": [ 314 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:62.313-62.318"
          }
        },
        "CIN46": {
          "hide_name": 0,
          "bits": [ 315 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:62.320-62.325"
          }
        },
        "CIN47": {
          "hide_name": 0,
          "bits": [ 316 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:62.327-62.332"
          }
        },
        "CIN48": {
          "hide_name": 0,
          "bits": [ 317 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:62.334-62.339"
          }
        },
        "CIN49": {
          "hide_name": 0,
          "bits": [ 318 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:62.341-62.346"
          }
        },
        "CIN5": {
          "hide_name": 0,
          "bits": [ 274 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:62.38-62.42"
          }
        },
        "CIN50": {
          "hide_name": 0,
          "bits": [ 319 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:62.348-62.353"
          }
        },
        "CIN51": {
          "hide_name": 0,
          "bits": [ 320 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:62.355-62.360"
          }
        },
        "CIN52": {
          "hide_name": 0,
          "bits": [ 321 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:62.362-62.367"
          }
        },
        "CIN53": {
          "hide_name": 0,
          "bits": [ 322 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:62.369-62.374"
          }
        },
        "CIN6": {
          "hide_name": 0,
          "bits": [ 275 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:62.44-62.48"
          }
        },
        "CIN7": {
          "hide_name": 0,
          "bits": [ 276 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:62.50-62.54"
          }
        },
        "CIN8": {
          "hide_name": 0,
          "bits": [ 277 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:62.56-62.60"
          }
        },
        "CIN9": {
          "hide_name": 0,
          "bits": [ 278 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:62.62-62.66"
          }
        },
        "CLK0": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:52.8-52.12"
          }
        },
        "CLK1": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:52.14-52.18"
          }
        },
        "CLK2": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:52.20-52.24"
          }
        },
        "CLK3": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:52.26-52.30"
          }
        },
        "CO0": {
          "hide_name": 0,
          "bits": [ 388 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:65.9-65.12"
          }
        },
        "CO1": {
          "hide_name": 0,
          "bits": [ 389 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:65.14-65.17"
          }
        },
        "CO10": {
          "hide_name": 0,
          "bits": [ 398 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:65.59-65.63"
          }
        },
        "CO11": {
          "hide_name": 0,
          "bits": [ 399 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:65.65-65.69"
          }
        },
        "CO12": {
          "hide_name": 0,
          "bits": [ 400 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:65.71-65.75"
          }
        },
        "CO13": {
          "hide_name": 0,
          "bits": [ 401 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:65.77-65.81"
          }
        },
        "CO14": {
          "hide_name": 0,
          "bits": [ 402 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:65.83-65.87"
          }
        },
        "CO15": {
          "hide_name": 0,
          "bits": [ 403 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:65.89-65.93"
          }
        },
        "CO16": {
          "hide_name": 0,
          "bits": [ 404 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:65.95-65.99"
          }
        },
        "CO17": {
          "hide_name": 0,
          "bits": [ 405 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:65.101-65.105"
          }
        },
        "CO18": {
          "hide_name": 0,
          "bits": [ 406 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:65.107-65.111"
          }
        },
        "CO19": {
          "hide_name": 0,
          "bits": [ 407 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:65.113-65.117"
          }
        },
        "CO2": {
          "hide_name": 0,
          "bits": [ 390 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:65.19-65.22"
          }
        },
        "CO20": {
          "hide_name": 0,
          "bits": [ 408 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:65.119-65.123"
          }
        },
        "CO21": {
          "hide_name": 0,
          "bits": [ 409 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:65.125-65.129"
          }
        },
        "CO22": {
          "hide_name": 0,
          "bits": [ 410 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:65.131-65.135"
          }
        },
        "CO23": {
          "hide_name": 0,
          "bits": [ 411 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:65.137-65.141"
          }
        },
        "CO24": {
          "hide_name": 0,
          "bits": [ 412 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:65.143-65.147"
          }
        },
        "CO25": {
          "hide_name": 0,
          "bits": [ 413 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:65.149-65.153"
          }
        },
        "CO26": {
          "hide_name": 0,
          "bits": [ 414 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:65.155-65.159"
          }
        },
        "CO27": {
          "hide_name": 0,
          "bits": [ 415 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:65.161-65.165"
          }
        },
        "CO28": {
          "hide_name": 0,
          "bits": [ 416 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:65.167-65.171"
          }
        },
        "CO29": {
          "hide_name": 0,
          "bits": [ 417 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:65.173-65.177"
          }
        },
        "CO3": {
          "hide_name": 0,
          "bits": [ 391 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:65.24-65.27"
          }
        },
        "CO30": {
          "hide_name": 0,
          "bits": [ 418 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:65.179-65.183"
          }
        },
        "CO31": {
          "hide_name": 0,
          "bits": [ 419 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:65.185-65.189"
          }
        },
        "CO32": {
          "hide_name": 0,
          "bits": [ 420 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:65.191-65.195"
          }
        },
        "CO33": {
          "hide_name": 0,
          "bits": [ 421 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:65.197-65.201"
          }
        },
        "CO34": {
          "hide_name": 0,
          "bits": [ 422 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:65.203-65.207"
          }
        },
        "CO35": {
          "hide_name": 0,
          "bits": [ 423 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:65.209-65.213"
          }
        },
        "CO36": {
          "hide_name": 0,
          "bits": [ 424 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:65.215-65.219"
          }
        },
        "CO37": {
          "hide_name": 0,
          "bits": [ 425 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:65.221-65.225"
          }
        },
        "CO38": {
          "hide_name": 0,
          "bits": [ 426 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:65.227-65.231"
          }
        },
        "CO39": {
          "hide_name": 0,
          "bits": [ 427 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:65.233-65.237"
          }
        },
        "CO4": {
          "hide_name": 0,
          "bits": [ 392 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:65.29-65.32"
          }
        },
        "CO40": {
          "hide_name": 0,
          "bits": [ 428 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:65.239-65.243"
          }
        },
        "CO41": {
          "hide_name": 0,
          "bits": [ 429 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:65.245-65.249"
          }
        },
        "CO42": {
          "hide_name": 0,
          "bits": [ 430 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:65.251-65.255"
          }
        },
        "CO43": {
          "hide_name": 0,
          "bits": [ 431 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:65.257-65.261"
          }
        },
        "CO44": {
          "hide_name": 0,
          "bits": [ 432 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:65.263-65.267"
          }
        },
        "CO45": {
          "hide_name": 0,
          "bits": [ 433 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:65.269-65.273"
          }
        },
        "CO46": {
          "hide_name": 0,
          "bits": [ 434 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:65.275-65.279"
          }
        },
        "CO47": {
          "hide_name": 0,
          "bits": [ 435 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:65.281-65.285"
          }
        },
        "CO48": {
          "hide_name": 0,
          "bits": [ 436 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:65.287-65.291"
          }
        },
        "CO49": {
          "hide_name": 0,
          "bits": [ 437 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:65.293-65.297"
          }
        },
        "CO5": {
          "hide_name": 0,
          "bits": [ 393 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:65.34-65.37"
          }
        },
        "CO50": {
          "hide_name": 0,
          "bits": [ 438 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:65.299-65.303"
          }
        },
        "CO51": {
          "hide_name": 0,
          "bits": [ 439 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:65.305-65.309"
          }
        },
        "CO52": {
          "hide_name": 0,
          "bits": [ 440 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:65.311-65.315"
          }
        },
        "CO53": {
          "hide_name": 0,
          "bits": [ 441 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:65.317-65.321"
          }
        },
        "CO6": {
          "hide_name": 0,
          "bits": [ 394 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:65.39-65.42"
          }
        },
        "CO7": {
          "hide_name": 0,
          "bits": [ 395 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:65.44-65.47"
          }
        },
        "CO8": {
          "hide_name": 0,
          "bits": [ 396 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:65.49-65.52"
          }
        },
        "CO9": {
          "hide_name": 0,
          "bits": [ 397 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:65.54-65.57"
          }
        },
        "EQOM": {
          "hide_name": 0,
          "bits": [ 444 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:66.20-66.24"
          }
        },
        "EQPAT": {
          "hide_name": 0,
          "bits": [ 445 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:66.26-66.31"
          }
        },
        "EQPATB": {
          "hide_name": 0,
          "bits": [ 446 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:66.33-66.39"
          }
        },
        "EQZ": {
          "hide_name": 0,
          "bits": [ 442 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:66.9-66.12"
          }
        },
        "EQZM": {
          "hide_name": 0,
          "bits": [ 443 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:66.14-66.18"
          }
        },
        "MA0": {
          "hide_name": 0,
          "bits": [ 197 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:60.8-60.11"
          }
        },
        "MA1": {
          "hide_name": 0,
          "bits": [ 198 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:60.13-60.16"
          }
        },
        "MA10": {
          "hide_name": 0,
          "bits": [ 207 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:60.58-60.62"
          }
        },
        "MA11": {
          "hide_name": 0,
          "bits": [ 208 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:60.64-60.68"
          }
        },
        "MA12": {
          "hide_name": 0,
          "bits": [ 209 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:60.70-60.74"
          }
        },
        "MA13": {
          "hide_name": 0,
          "bits": [ 210 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:60.76-60.80"
          }
        },
        "MA14": {
          "hide_name": 0,
          "bits": [ 211 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:60.82-60.86"
          }
        },
        "MA15": {
          "hide_name": 0,
          "bits": [ 212 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:60.88-60.92"
          }
        },
        "MA16": {
          "hide_name": 0,
          "bits": [ 213 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:60.94-60.98"
          }
        },
        "MA17": {
          "hide_name": 0,
          "bits": [ 214 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:60.100-60.104"
          }
        },
        "MA18": {
          "hide_name": 0,
          "bits": [ 215 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:60.106-60.110"
          }
        },
        "MA19": {
          "hide_name": 0,
          "bits": [ 216 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:60.112-60.116"
          }
        },
        "MA2": {
          "hide_name": 0,
          "bits": [ 199 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:60.18-60.21"
          }
        },
        "MA20": {
          "hide_name": 0,
          "bits": [ 217 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:60.118-60.122"
          }
        },
        "MA21": {
          "hide_name": 0,
          "bits": [ 218 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:60.124-60.128"
          }
        },
        "MA22": {
          "hide_name": 0,
          "bits": [ 219 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:60.130-60.134"
          }
        },
        "MA23": {
          "hide_name": 0,
          "bits": [ 220 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:60.136-60.140"
          }
        },
        "MA24": {
          "hide_name": 0,
          "bits": [ 221 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:60.142-60.146"
          }
        },
        "MA25": {
          "hide_name": 0,
          "bits": [ 222 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:60.148-60.152"
          }
        },
        "MA26": {
          "hide_name": 0,
          "bits": [ 223 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:60.154-60.158"
          }
        },
        "MA27": {
          "hide_name": 0,
          "bits": [ 224 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:60.160-60.164"
          }
        },
        "MA28": {
          "hide_name": 0,
          "bits": [ 225 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:60.166-60.170"
          }
        },
        "MA29": {
          "hide_name": 0,
          "bits": [ 226 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:60.172-60.176"
          }
        },
        "MA3": {
          "hide_name": 0,
          "bits": [ 200 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:60.23-60.26"
          }
        },
        "MA30": {
          "hide_name": 0,
          "bits": [ 227 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:60.178-60.182"
          }
        },
        "MA31": {
          "hide_name": 0,
          "bits": [ 228 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:60.184-60.188"
          }
        },
        "MA32": {
          "hide_name": 0,
          "bits": [ 229 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:60.190-60.194"
          }
        },
        "MA33": {
          "hide_name": 0,
          "bits": [ 230 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:60.196-60.200"
          }
        },
        "MA34": {
          "hide_name": 0,
          "bits": [ 231 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:60.202-60.206"
          }
        },
        "MA35": {
          "hide_name": 0,
          "bits": [ 232 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:60.208-60.212"
          }
        },
        "MA4": {
          "hide_name": 0,
          "bits": [ 201 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:60.28-60.31"
          }
        },
        "MA5": {
          "hide_name": 0,
          "bits": [ 202 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:60.33-60.36"
          }
        },
        "MA6": {
          "hide_name": 0,
          "bits": [ 203 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:60.38-60.41"
          }
        },
        "MA7": {
          "hide_name": 0,
          "bits": [ 204 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:60.43-60.46"
          }
        },
        "MA8": {
          "hide_name": 0,
          "bits": [ 205 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:60.48-60.51"
          }
        },
        "MA9": {
          "hide_name": 0,
          "bits": [ 206 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:60.53-60.56"
          }
        },
        "MB0": {
          "hide_name": 0,
          "bits": [ 233 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:61.8-61.11"
          }
        },
        "MB1": {
          "hide_name": 0,
          "bits": [ 234 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:61.13-61.16"
          }
        },
        "MB10": {
          "hide_name": 0,
          "bits": [ 243 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:61.58-61.62"
          }
        },
        "MB11": {
          "hide_name": 0,
          "bits": [ 244 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:61.64-61.68"
          }
        },
        "MB12": {
          "hide_name": 0,
          "bits": [ 245 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:61.70-61.74"
          }
        },
        "MB13": {
          "hide_name": 0,
          "bits": [ 246 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:61.76-61.80"
          }
        },
        "MB14": {
          "hide_name": 0,
          "bits": [ 247 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:61.82-61.86"
          }
        },
        "MB15": {
          "hide_name": 0,
          "bits": [ 248 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:61.88-61.92"
          }
        },
        "MB16": {
          "hide_name": 0,
          "bits": [ 249 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:61.94-61.98"
          }
        },
        "MB17": {
          "hide_name": 0,
          "bits": [ 250 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:61.100-61.104"
          }
        },
        "MB18": {
          "hide_name": 0,
          "bits": [ 251 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:61.106-61.110"
          }
        },
        "MB19": {
          "hide_name": 0,
          "bits": [ 252 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:61.112-61.116"
          }
        },
        "MB2": {
          "hide_name": 0,
          "bits": [ 235 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:61.18-61.21"
          }
        },
        "MB20": {
          "hide_name": 0,
          "bits": [ 253 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:61.118-61.122"
          }
        },
        "MB21": {
          "hide_name": 0,
          "bits": [ 254 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:61.124-61.128"
          }
        },
        "MB22": {
          "hide_name": 0,
          "bits": [ 255 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:61.130-61.134"
          }
        },
        "MB23": {
          "hide_name": 0,
          "bits": [ 256 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:61.136-61.140"
          }
        },
        "MB24": {
          "hide_name": 0,
          "bits": [ 257 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:61.142-61.146"
          }
        },
        "MB25": {
          "hide_name": 0,
          "bits": [ 258 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:61.148-61.152"
          }
        },
        "MB26": {
          "hide_name": 0,
          "bits": [ 259 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:61.154-61.158"
          }
        },
        "MB27": {
          "hide_name": 0,
          "bits": [ 260 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:61.160-61.164"
          }
        },
        "MB28": {
          "hide_name": 0,
          "bits": [ 261 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:61.166-61.170"
          }
        },
        "MB29": {
          "hide_name": 0,
          "bits": [ 262 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:61.172-61.176"
          }
        },
        "MB3": {
          "hide_name": 0,
          "bits": [ 236 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:61.23-61.26"
          }
        },
        "MB30": {
          "hide_name": 0,
          "bits": [ 263 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:61.178-61.182"
          }
        },
        "MB31": {
          "hide_name": 0,
          "bits": [ 264 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:61.184-61.188"
          }
        },
        "MB32": {
          "hide_name": 0,
          "bits": [ 265 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:61.190-61.194"
          }
        },
        "MB33": {
          "hide_name": 0,
          "bits": [ 266 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:61.196-61.200"
          }
        },
        "MB34": {
          "hide_name": 0,
          "bits": [ 267 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:61.202-61.206"
          }
        },
        "MB35": {
          "hide_name": 0,
          "bits": [ 268 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:61.208-61.212"
          }
        },
        "MB4": {
          "hide_name": 0,
          "bits": [ 237 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:61.28-61.31"
          }
        },
        "MB5": {
          "hide_name": 0,
          "bits": [ 238 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:61.33-61.36"
          }
        },
        "MB6": {
          "hide_name": 0,
          "bits": [ 239 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:61.38-61.41"
          }
        },
        "MB7": {
          "hide_name": 0,
          "bits": [ 240 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:61.43-61.46"
          }
        },
        "MB8": {
          "hide_name": 0,
          "bits": [ 241 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:61.48-61.51"
          }
        },
        "MB9": {
          "hide_name": 0,
          "bits": [ 242 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:61.53-61.56"
          }
        },
        "OP0": {
          "hide_name": 0,
          "bits": [ 323 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:63.8-63.11"
          }
        },
        "OP1": {
          "hide_name": 0,
          "bits": [ 324 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:63.13-63.16"
          }
        },
        "OP10": {
          "hide_name": 0,
          "bits": [ 333 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:63.58-63.62"
          }
        },
        "OP2": {
          "hide_name": 0,
          "bits": [ 325 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:63.18-63.21"
          }
        },
        "OP3": {
          "hide_name": 0,
          "bits": [ 326 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:63.23-63.26"
          }
        },
        "OP4": {
          "hide_name": 0,
          "bits": [ 327 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:63.28-63.31"
          }
        },
        "OP5": {
          "hide_name": 0,
          "bits": [ 328 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:63.33-63.36"
          }
        },
        "OP6": {
          "hide_name": 0,
          "bits": [ 329 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:63.38-63.41"
          }
        },
        "OP7": {
          "hide_name": 0,
          "bits": [ 330 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:63.43-63.46"
          }
        },
        "OP8": {
          "hide_name": 0,
          "bits": [ 331 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:63.48-63.51"
          }
        },
        "OP9": {
          "hide_name": 0,
          "bits": [ 332 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:63.53-63.56"
          }
        },
        "OVER": {
          "hide_name": 0,
          "bits": [ 447 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:67.9-67.13"
          }
        },
        "OVERUNDER": {
          "hide_name": 0,
          "bits": [ 449 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:67.22-67.31"
          }
        },
        "R0": {
          "hide_name": 0,
          "bits": [ 334 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:64.9-64.11"
          }
        },
        "R1": {
          "hide_name": 0,
          "bits": [ 335 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:64.13-64.15"
          }
        },
        "R10": {
          "hide_name": 0,
          "bits": [ 344 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:64.49-64.52"
          }
        },
        "R11": {
          "hide_name": 0,
          "bits": [ 345 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:64.54-64.57"
          }
        },
        "R12": {
          "hide_name": 0,
          "bits": [ 346 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:64.59-64.62"
          }
        },
        "R13": {
          "hide_name": 0,
          "bits": [ 347 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:64.64-64.67"
          }
        },
        "R14": {
          "hide_name": 0,
          "bits": [ 348 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:64.69-64.72"
          }
        },
        "R15": {
          "hide_name": 0,
          "bits": [ 349 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:64.74-64.77"
          }
        },
        "R16": {
          "hide_name": 0,
          "bits": [ 350 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:64.79-64.82"
          }
        },
        "R17": {
          "hide_name": 0,
          "bits": [ 351 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:64.84-64.87"
          }
        },
        "R18": {
          "hide_name": 0,
          "bits": [ 352 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:64.89-64.92"
          }
        },
        "R19": {
          "hide_name": 0,
          "bits": [ 353 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:64.94-64.97"
          }
        },
        "R2": {
          "hide_name": 0,
          "bits": [ 336 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:64.17-64.19"
          }
        },
        "R20": {
          "hide_name": 0,
          "bits": [ 354 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:64.99-64.102"
          }
        },
        "R21": {
          "hide_name": 0,
          "bits": [ 355 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:64.104-64.107"
          }
        },
        "R22": {
          "hide_name": 0,
          "bits": [ 356 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:64.109-64.112"
          }
        },
        "R23": {
          "hide_name": 0,
          "bits": [ 357 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:64.114-64.117"
          }
        },
        "R24": {
          "hide_name": 0,
          "bits": [ 358 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:64.119-64.122"
          }
        },
        "R25": {
          "hide_name": 0,
          "bits": [ 359 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:64.124-64.127"
          }
        },
        "R26": {
          "hide_name": 0,
          "bits": [ 360 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:64.129-64.132"
          }
        },
        "R27": {
          "hide_name": 0,
          "bits": [ 361 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:64.134-64.137"
          }
        },
        "R28": {
          "hide_name": 0,
          "bits": [ 362 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:64.139-64.142"
          }
        },
        "R29": {
          "hide_name": 0,
          "bits": [ 363 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:64.144-64.147"
          }
        },
        "R3": {
          "hide_name": 0,
          "bits": [ 337 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:64.21-64.23"
          }
        },
        "R30": {
          "hide_name": 0,
          "bits": [ 364 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:64.149-64.152"
          }
        },
        "R31": {
          "hide_name": 0,
          "bits": [ 365 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:64.154-64.157"
          }
        },
        "R32": {
          "hide_name": 0,
          "bits": [ 366 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:64.159-64.162"
          }
        },
        "R33": {
          "hide_name": 0,
          "bits": [ 367 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:64.164-64.167"
          }
        },
        "R34": {
          "hide_name": 0,
          "bits": [ 368 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:64.169-64.172"
          }
        },
        "R35": {
          "hide_name": 0,
          "bits": [ 369 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:64.174-64.177"
          }
        },
        "R36": {
          "hide_name": 0,
          "bits": [ 370 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:64.179-64.182"
          }
        },
        "R37": {
          "hide_name": 0,
          "bits": [ 371 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:64.184-64.187"
          }
        },
        "R38": {
          "hide_name": 0,
          "bits": [ 372 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:64.189-64.192"
          }
        },
        "R39": {
          "hide_name": 0,
          "bits": [ 373 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:64.194-64.197"
          }
        },
        "R4": {
          "hide_name": 0,
          "bits": [ 338 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:64.25-64.27"
          }
        },
        "R40": {
          "hide_name": 0,
          "bits": [ 374 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:64.199-64.202"
          }
        },
        "R41": {
          "hide_name": 0,
          "bits": [ 375 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:64.204-64.207"
          }
        },
        "R42": {
          "hide_name": 0,
          "bits": [ 376 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:64.209-64.212"
          }
        },
        "R43": {
          "hide_name": 0,
          "bits": [ 377 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:64.214-64.217"
          }
        },
        "R44": {
          "hide_name": 0,
          "bits": [ 378 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:64.219-64.222"
          }
        },
        "R45": {
          "hide_name": 0,
          "bits": [ 379 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:64.224-64.227"
          }
        },
        "R46": {
          "hide_name": 0,
          "bits": [ 380 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:64.229-64.232"
          }
        },
        "R47": {
          "hide_name": 0,
          "bits": [ 381 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:64.234-64.237"
          }
        },
        "R48": {
          "hide_name": 0,
          "bits": [ 382 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:64.239-64.242"
          }
        },
        "R49": {
          "hide_name": 0,
          "bits": [ 383 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:64.244-64.247"
          }
        },
        "R5": {
          "hide_name": 0,
          "bits": [ 339 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:64.29-64.31"
          }
        },
        "R50": {
          "hide_name": 0,
          "bits": [ 384 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:64.249-64.252"
          }
        },
        "R51": {
          "hide_name": 0,
          "bits": [ 385 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:64.254-64.257"
          }
        },
        "R52": {
          "hide_name": 0,
          "bits": [ 386 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:64.259-64.262"
          }
        },
        "R53": {
          "hide_name": 0,
          "bits": [ 387 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:64.264-64.267"
          }
        },
        "R6": {
          "hide_name": 0,
          "bits": [ 340 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:64.33-64.35"
          }
        },
        "R7": {
          "hide_name": 0,
          "bits": [ 341 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:64.37-64.39"
          }
        },
        "R8": {
          "hide_name": 0,
          "bits": [ 342 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:64.41-64.43"
          }
        },
        "R9": {
          "hide_name": 0,
          "bits": [ 343 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:64.45-64.47"
          }
        },
        "RST0": {
          "hide_name": 0,
          "bits": [ 10 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:54.8-54.12"
          }
        },
        "RST1": {
          "hide_name": 0,
          "bits": [ 11 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:54.14-54.18"
          }
        },
        "RST2": {
          "hide_name": 0,
          "bits": [ 12 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:54.20-54.24"
          }
        },
        "RST3": {
          "hide_name": 0,
          "bits": [ 13 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:54.26-54.30"
          }
        },
        "SIGNEDCIN": {
          "hide_name": 0,
          "bits": [ 16 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:55.28-55.37"
          }
        },
        "SIGNEDIA": {
          "hide_name": 0,
          "bits": [ 14 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:55.8-55.16"
          }
        },
        "SIGNEDIB": {
          "hide_name": 0,
          "bits": [ 15 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:55.18-55.26"
          }
        },
        "SIGNEDR": {
          "hide_name": 0,
          "bits": [ 450 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:68.9-68.16"
          }
        },
        "UNDER": {
          "hide_name": 0,
          "bits": [ 448 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:67.15-67.20"
          }
        }
      }
    },
    "BB": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_io.vh:10.1-10.154"
      },
      "ports": {
        "I": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "T": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "O": {
          "direction": "output",
          "bits": [ 4 ]
        },
        "B": {
          "direction": "inout",
          "bits": [ 5 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "B": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_io.vh:10.43-10.44"
          }
        },
        "I": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_io.vh:10.20-10.21"
          }
        },
        "O": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_io.vh:10.34-10.35"
          }
        },
        "T": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_io.vh:10.23-10.24"
          }
        }
      }
    },
    "BBPD": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_io.vh:12.1-12.154"
      },
      "ports": {
        "I": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "T": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "O": {
          "direction": "output",
          "bits": [ 4 ]
        },
        "B": {
          "direction": "inout",
          "bits": [ 5 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "B": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_io.vh:12.43-12.44"
          }
        },
        "I": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_io.vh:12.20-12.21"
          }
        },
        "O": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_io.vh:12.34-12.35"
          }
        },
        "T": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_io.vh:12.23-12.24"
          }
        }
      }
    },
    "BBPU": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_io.vh:11.1-11.154"
      },
      "ports": {
        "I": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "T": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "O": {
          "direction": "output",
          "bits": [ 4 ]
        },
        "B": {
          "direction": "inout",
          "bits": [ 5 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "B": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_io.vh:11.43-11.44"
          }
        },
        "I": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_io.vh:11.20-11.21"
          }
        },
        "O": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_io.vh:11.34-11.35"
          }
        },
        "T": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_io.vh:11.23-11.24"
          }
        }
      }
    },
    "CCU2C": {
      "attributes": {
        "abc9_box": "00000000000000000000000000000001",
        "blackbox": "00000000000000000000000000000001",
        "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:76.1-134.10"
      },
      "parameter_default_values": {
        "INIT0": "0000000000000000",
        "INIT1": "0000000000000000",
        "INJECT1_0": "YES",
        "INJECT1_1": "YES"
      },
      "ports": {
        "CIN": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "A0": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "B0": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "C0": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "D0": {
          "direction": "input",
          "bits": [ 6 ]
        },
        "A1": {
          "direction": "input",
          "bits": [ 7 ]
        },
        "B1": {
          "direction": "input",
          "bits": [ 8 ]
        },
        "C1": {
          "direction": "input",
          "bits": [ 9 ]
        },
        "D1": {
          "direction": "input",
          "bits": [ 10 ]
        },
        "S0": {
          "direction": "output",
          "bits": [ 11 ]
        },
        "S1": {
          "direction": "output",
          "bits": [ 12 ]
        },
        "COUT": {
          "direction": "output",
          "bits": [ 13 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "A0": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:79.9-79.11"
          }
        },
        "A1": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:79.25-79.27"
          }
        },
        "B0": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:79.13-79.15"
          }
        },
        "B1": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:79.29-79.31"
          }
        },
        "C0": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:79.17-79.19"
          }
        },
        "C1": {
          "hide_name": 0,
          "bits": [ 9 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:79.33-79.35"
          }
        },
        "CIN": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:78.9-78.12"
          }
        },
        "COUT": {
          "hide_name": 0,
          "bits": [ 13 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:82.9-82.13"
          }
        },
        "D0": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:79.21-79.23"
          }
        },
        "D1": {
          "hide_name": 0,
          "bits": [ 10 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:79.37-79.39"
          }
        },
        "S0": {
          "hide_name": 0,
          "bits": [ 11 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:80.9-80.11"
          }
        },
        "S1": {
          "hide_name": 0,
          "bits": [ 12 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:80.13-80.15"
          }
        }
      }
    },
    "CLKDIVF": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:352.1-358.10"
      },
      "parameter_default_values": {
        "DIV": "2.0",
        "GSR": "DISABLED"
      },
      "ports": {
        "CLKI": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "RST": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "ALIGNWD": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "CDIVX": {
          "direction": "output",
          "bits": [ 5 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "ALIGNWD": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:353.19-353.26"
          }
        },
        "CDIVX": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:354.9-354.14"
          }
        },
        "CLKI": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:353.8-353.12"
          }
        },
        "RST": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:353.14-353.17"
          }
        }
      }
    },
    "DCCA": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:375.1-379.10"
      },
      "ports": {
        "CLKI": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "CE": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "CLKO": {
          "direction": "output",
          "bits": [ 4 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CE": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:376.14-376.16"
          }
        },
        "CLKI": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:376.8-376.12"
          }
        },
        "CLKO": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:377.9-377.13"
          }
        }
      }
    },
    "DCSC": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:382.1-389.10"
      },
      "parameter_default_values": {
        "DCSMODE": "POS"
      },
      "ports": {
        "CLK1": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "CLK0": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "SEL1": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "SEL0": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "MODESEL": {
          "direction": "input",
          "bits": [ 6 ]
        },
        "DCSOUT": {
          "direction": "output",
          "bits": [ 7 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CLK0": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:383.14-383.18"
          }
        },
        "CLK1": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:383.8-383.12"
          }
        },
        "DCSOUT": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:386.9-386.15"
          }
        },
        "MODESEL": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:385.8-385.15"
          }
        },
        "SEL0": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:384.14-384.18"
          }
        },
        "SEL1": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:384.8-384.12"
          }
        }
      }
    },
    "DCUA": {
      "attributes": {
        "keep": "00000000000000000000000000000001",
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:392.1-700.10"
      },
      "parameter_default_values": {
        "CH0_AUTO_CALIB_EN": "0b0",
        "CH0_AUTO_FACQ_EN": "0b0",
        "CH0_BAND_THRESHOLD": "0b000000",
        "CH0_CALIB_CK_MODE": "0b0",
        "CH0_CC_MATCH_1": "0b0000000000",
        "CH0_CC_MATCH_2": "0b0000000000",
        "CH0_CC_MATCH_3": "0b0000000000",
        "CH0_CC_MATCH_4": "0b0000000000",
        "CH0_CDR_CNT4SEL": "0b00",
        "CH0_CDR_CNT8SEL": "0b00",
        "CH0_CDR_MAX_RATE": "2.5",
        "CH0_CTC_BYPASS": "0b0",
        "CH0_DCOATDCFG": "0b00",
        "CH0_DCOATDDLY": "0b00",
        "CH0_DCOBYPSATD": "0b0",
        "CH0_DCOCALDIV": "0b000",
        "CH0_DCOCTLGI": "0b000",
        "CH0_DCODISBDAVOID": "0b0",
        "CH0_DCOFLTDAC": "0b00",
        "CH0_DCOFTNRG": "0b000",
        "CH0_DCOIOSTUNE": "0b000",
        "CH0_DCOITUNE": "0b00",
        "CH0_DCOITUNE4LSB": "0b000",
        "CH0_DCOIUPDNX2": "0b0",
        "CH0_DCONUOFLSB": "0b000",
        "CH0_DCOSCALEI": "0b00",
        "CH0_DCOSTARTVAL": "0b000",
        "CH0_DCOSTEP": "0b00",
        "CH0_DEC_BYPASS": "0b0",
        "CH0_ENABLE_CG_ALIGN": "0b0",
        "CH0_ENC_BYPASS": "0b0",
        "CH0_FF_RX_F_CLK_DIS": "0b0",
        "CH0_FF_RX_H_CLK_EN": "0b0",
        "CH0_FF_TX_F_CLK_DIS": "0b0",
        "CH0_FF_TX_H_CLK_EN": "0b0",
        "CH0_GE_AN_ENABLE": "0b0",
        "CH0_INVERT_RX": "0b0",
        "CH0_INVERT_TX": "0b0",
        "CH0_LDR_CORE2TX_SEL": "0b0",
        "CH0_LDR_RX2CORE_SEL": "0b0",
        "CH0_LEQ_OFFSET_SEL": "0b0",
        "CH0_LEQ_OFFSET_TRIM": "0b000",
        "CH0_LSM_DISABLE": "0b0",
        "CH0_MATCH_2_ENABLE": "0b0",
        "CH0_MATCH_4_ENABLE": "0b0",
        "CH0_MIN_IPG_CNT": "0b00",
        "CH0_PCIE_EI_EN": "0b0",
        "CH0_PCIE_MODE": "0b0",
        "CH0_PCS_DET_TIME_SEL": "0b00",
        "CH0_PDEN_SEL": "0b0",
        "CH0_PRBS_ENABLE": "0b0",
        "CH0_PRBS_LOCK": "0b0",
        "CH0_PRBS_SELECTION": "0b0",
        "CH0_PROTOCOL": "8B10B",
        "CH0_RATE_MODE_RX": "0b0",
        "CH0_RATE_MODE_TX": "0b0",
        "CH0_RCV_DCC_EN": "0b0",
        "CH0_REG_BAND_OFFSET": "0b0000",
        "CH0_REG_BAND_SEL": "0b000000",
        "CH0_REG_IDAC_EN": "0b0",
        "CH0_REG_IDAC_SEL": "0b0000000000",
        "CH0_REQ_EN": "0b0",
        "CH0_REQ_LVL_SET": "0b00",
        "CH0_RIO_MODE": "0b0",
        "CH0_RLOS_SEL": "0b0",
        "CH0_RPWDNB": "0b0",
        "CH0_RTERM_RX": "0b00000",
        "CH0_RTERM_TX": "0b00000",
        "CH0_RXIN_CM": "0b00",
        "CH0_RXTERM_CM": "0b00",
        "CH0_RX_DCO_CK_DIV": "0b000",
        "CH0_RX_DIV11_SEL": "0b0",
        "CH0_RX_GEAR_BYPASS": "0b0",
        "CH0_RX_GEAR_MODE": "0b0",
        "CH0_RX_LOS_CEQ": "0b00",
        "CH0_RX_LOS_EN": "0b0",
        "CH0_RX_LOS_HYST_EN": "0b0",
        "CH0_RX_LOS_LVL": "0b000",
        "CH0_RX_RATE_SEL": "0b0000",
        "CH0_RX_SB_BYPASS": "0b0",
        "CH0_SB_BYPASS": "0b0",
        "CH0_SEL_SD_RX_CLK": "0b0",
        "CH0_TDRV_DAT_SEL": "0b00",
        "CH0_TDRV_POST_EN": "0b0",
        "CH0_TDRV_PRE_EN": "0b0",
        "CH0_TDRV_SLICE0_CUR": "0b000",
        "CH0_TDRV_SLICE0_SEL": "0b00",
        "CH0_TDRV_SLICE1_CUR": "0b000",
        "CH0_TDRV_SLICE1_SEL": "0b00",
        "CH0_TDRV_SLICE2_CUR": "0b00",
        "CH0_TDRV_SLICE2_SEL": "0b00",
        "CH0_TDRV_SLICE3_CUR": "0b00",
        "CH0_TDRV_SLICE3_SEL": "0b00",
        "CH0_TDRV_SLICE4_CUR": "0b00",
        "CH0_TDRV_SLICE4_SEL": "0b00",
        "CH0_TDRV_SLICE5_CUR": "0b00",
        "CH0_TDRV_SLICE5_SEL": "0b00",
        "CH0_TPWDNB": "0b0",
        "CH0_TXAMPLITUDE": "0d1300",
        "CH0_TXDEPOST": "DISABLED",
        "CH0_TXDEPRE": "DISABLED",
        "CH0_TX_CM_SEL": "0b00",
        "CH0_TX_DIV11_SEL": "0b0",
        "CH0_TX_GEAR_BYPASS": "0b0",
        "CH0_TX_GEAR_MODE": "0b0",
        "CH0_TX_POST_SIGN": "0b0",
        "CH0_TX_PRE_SIGN": "0b0",
        "CH0_UC_MODE": "0b0",
        "CH0_UDF_COMMA_A": "0b0000000000",
        "CH0_UDF_COMMA_B": "0b0000000000",
        "CH0_UDF_COMMA_MASK": "0b0000000000",
        "CH0_WA_BYPASS": "0b0",
        "CH0_WA_MODE": "0b0",
        "CH1_AUTO_CALIB_EN": "0b0",
        "CH1_AUTO_FACQ_EN": "0b0",
        "CH1_BAND_THRESHOLD": "0b000000",
        "CH1_CALIB_CK_MODE": "0b0",
        "CH1_CC_MATCH_1": "0b0000000000",
        "CH1_CC_MATCH_2": "0b0000000000",
        "CH1_CC_MATCH_3": "0b0000000000",
        "CH1_CC_MATCH_4": "0b0000000000",
        "CH1_CDR_CNT4SEL": "0b00",
        "CH1_CDR_CNT8SEL": "0b00",
        "CH1_CDR_MAX_RATE": "2.5",
        "CH1_CTC_BYPASS": "0b0",
        "CH1_DCOATDCFG": "0b00",
        "CH1_DCOATDDLY": "0b00",
        "CH1_DCOBYPSATD": "0b0",
        "CH1_DCOCALDIV": "0b000",
        "CH1_DCOCTLGI": "0b000",
        "CH1_DCODISBDAVOID": "0b0",
        "CH1_DCOFLTDAC": "0b00",
        "CH1_DCOFTNRG": "0b000",
        "CH1_DCOIOSTUNE": "0b000",
        "CH1_DCOITUNE": "0b00",
        "CH1_DCOITUNE4LSB": "0b000",
        "CH1_DCOIUPDNX2": "0b0",
        "CH1_DCONUOFLSB": "0b000",
        "CH1_DCOSCALEI": "0b00",
        "CH1_DCOSTARTVAL": "0b000",
        "CH1_DCOSTEP": "0b00",
        "CH1_DEC_BYPASS": "0b0",
        "CH1_ENABLE_CG_ALIGN": "0b0",
        "CH1_ENC_BYPASS": "0b0",
        "CH1_FF_RX_F_CLK_DIS": "0b0",
        "CH1_FF_RX_H_CLK_EN": "0b0",
        "CH1_FF_TX_F_CLK_DIS": "0b0",
        "CH1_FF_TX_H_CLK_EN": "0b0",
        "CH1_GE_AN_ENABLE": "0b0",
        "CH1_INVERT_RX": "0b0",
        "CH1_INVERT_TX": "0b0",
        "CH1_LDR_CORE2TX_SEL": "0b0",
        "CH1_LDR_RX2CORE_SEL": "0b0",
        "CH1_LEQ_OFFSET_SEL": "0b0",
        "CH1_LEQ_OFFSET_TRIM": "0b000",
        "CH1_LSM_DISABLE": "0b0",
        "CH1_MATCH_2_ENABLE": "0b0",
        "CH1_MATCH_4_ENABLE": "0b0",
        "CH1_MIN_IPG_CNT": "0b00",
        "CH1_PCIE_EI_EN": "0b0",
        "CH1_PCIE_MODE": "0b0",
        "CH1_PCS_DET_TIME_SEL": "0b00",
        "CH1_PDEN_SEL": "0b0",
        "CH1_PRBS_ENABLE": "0b0",
        "CH1_PRBS_LOCK": "0b0",
        "CH1_PRBS_SELECTION": "0b0",
        "CH1_PROTOCOL": "8B10B",
        "CH1_RATE_MODE_RX": "0b0",
        "CH1_RATE_MODE_TX": "0b0",
        "CH1_RCV_DCC_EN": "0b0",
        "CH1_REG_BAND_OFFSET": "0b0000",
        "CH1_REG_BAND_SEL": "0b000000",
        "CH1_REG_IDAC_EN": "0b0",
        "CH1_REG_IDAC_SEL": "0b0000000000",
        "CH1_REQ_EN": "0b0",
        "CH1_REQ_LVL_SET": "0b00",
        "CH1_RIO_MODE": "0b0",
        "CH1_RLOS_SEL": "0b0",
        "CH1_RPWDNB": "0b0",
        "CH1_RTERM_RX": "0b00000",
        "CH1_RTERM_TX": "0b00000",
        "CH1_RXIN_CM": "0b00",
        "CH1_RXTERM_CM": "0b00",
        "CH1_RX_DCO_CK_DIV": "0b000",
        "CH1_RX_DIV11_SEL": "0b0",
        "CH1_RX_GEAR_BYPASS": "0b0",
        "CH1_RX_GEAR_MODE": "0b0",
        "CH1_RX_LOS_CEQ": "0b00",
        "CH1_RX_LOS_EN": "0b0",
        "CH1_RX_LOS_HYST_EN": "0b0",
        "CH1_RX_LOS_LVL": "0b000",
        "CH1_RX_RATE_SEL": "0b0000",
        "CH1_RX_SB_BYPASS": "0b0",
        "CH1_SB_BYPASS": "0b0",
        "CH1_SEL_SD_RX_CLK": "0b0",
        "CH1_TDRV_DAT_SEL": "0b00",
        "CH1_TDRV_POST_EN": "0b0",
        "CH1_TDRV_PRE_EN": "0b0",
        "CH1_TDRV_SLICE0_CUR": "0b000",
        "CH1_TDRV_SLICE0_SEL": "0b00",
        "CH1_TDRV_SLICE1_CUR": "0b000",
        "CH1_TDRV_SLICE1_SEL": "0b00",
        "CH1_TDRV_SLICE2_CUR": "0b00",
        "CH1_TDRV_SLICE2_SEL": "0b00",
        "CH1_TDRV_SLICE3_CUR": "0b00",
        "CH1_TDRV_SLICE3_SEL": "0b00",
        "CH1_TDRV_SLICE4_CUR": "0b00",
        "CH1_TDRV_SLICE4_SEL": "0b00",
        "CH1_TDRV_SLICE5_CUR": "0b00",
        "CH1_TDRV_SLICE5_SEL": "0b00",
        "CH1_TPWDNB": "0b0",
        "CH1_TXAMPLITUDE": "0d1300",
        "CH1_TXDEPOST": "DISABLED",
        "CH1_TXDEPRE": "DISABLED",
        "CH1_TX_CM_SEL": "0b00",
        "CH1_TX_DIV11_SEL": "0b0",
        "CH1_TX_GEAR_BYPASS": "0b0",
        "CH1_TX_GEAR_MODE": "0b0",
        "CH1_TX_POST_SIGN": "0b0",
        "CH1_TX_PRE_SIGN": "0b0",
        "CH1_UC_MODE": "0b0",
        "CH1_UDF_COMMA_A": "0b0000000000",
        "CH1_UDF_COMMA_B": "0b0000000000",
        "CH1_UDF_COMMA_MASK": "0b0000000000",
        "CH1_WA_BYPASS": "0b0",
        "CH1_WA_MODE": "0b0",
        "D_BITCLK_FROM_ND_EN": "0b0",
        "D_BITCLK_LOCAL_EN": "0b0",
        "D_BITCLK_ND_EN": "0b0",
        "D_BUS8BIT_SEL": "0b0",
        "D_CDR_LOL_SET": "0b00",
        "D_CMUSETBIASI": "0b00",
        "D_CMUSETI4CPP": "0b0000",
        "D_CMUSETI4CPZ": "0b0000",
        "D_CMUSETI4VCO": "0b00",
        "D_CMUSETICP4P": "0b00",
        "D_CMUSETICP4Z": "0b000",
        "D_CMUSETINITVCT": "0b00",
        "D_CMUSETISCL4VCO": "0b000",
        "D_CMUSETP1GM": "0b000",
        "D_CMUSETP2AGM": "0b000",
        "D_CMUSETZGM": "0b000",
        "D_DCO_CALIB_TIME_SEL": "0b00",
        "D_HIGH_MARK": "0b0000",
        "D_IB_PWDNB": "0b0",
        "D_ISETLOS": "0b00000000",
        "D_LOW_MARK": "0b0000",
        "D_MACROPDB": "0b0",
        "D_PD_ISET": "0b00",
        "D_PLL_LOL_SET": "0b00",
        "D_REFCK_MODE": "0b000",
        "D_REQ_ISET": "0b000",
        "D_RG_EN": "0b0",
        "D_RG_SET": "0b00",
        "D_RX_MAX_RATE": "2.5",
        "D_SETICONST_AUX": "0b00",
        "D_SETICONST_CH": "0b00",
        "D_SETIRPOLY_AUX": "0b00",
        "D_SETIRPOLY_CH": "0b00",
        "D_SETPLLRC": "0b000000",
        "D_SYNC_LOCAL_EN": "0b0",
        "D_SYNC_ND_EN": "0b0",
        "D_TXPLL_PWDNB": "0b0",
        "D_TX_MAX_RATE": "2.5",
        "D_TX_VCO_CK_DIV": "0b000",
        "D_XGE_MODE": "0b0"
      },
      "ports": {
        "CH0_HDINP": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "CH1_HDINP": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "CH0_HDINN": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "CH1_HDINN": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "D_TXBIT_CLKP_FROM_ND": {
          "direction": "input",
          "bits": [ 6 ]
        },
        "D_TXBIT_CLKN_FROM_ND": {
          "direction": "input",
          "bits": [ 7 ]
        },
        "D_SYNC_ND": {
          "direction": "input",
          "bits": [ 8 ]
        },
        "D_TXPLL_LOL_FROM_ND": {
          "direction": "input",
          "bits": [ 9 ]
        },
        "CH0_RX_REFCLK": {
          "direction": "input",
          "bits": [ 10 ]
        },
        "CH1_RX_REFCLK": {
          "direction": "input",
          "bits": [ 11 ]
        },
        "CH0_FF_RXI_CLK": {
          "direction": "input",
          "bits": [ 12 ]
        },
        "CH1_FF_RXI_CLK": {
          "direction": "input",
          "bits": [ 13 ]
        },
        "CH0_FF_TXI_CLK": {
          "direction": "input",
          "bits": [ 14 ]
        },
        "CH1_FF_TXI_CLK": {
          "direction": "input",
          "bits": [ 15 ]
        },
        "CH0_FF_EBRD_CLK": {
          "direction": "input",
          "bits": [ 16 ]
        },
        "CH1_FF_EBRD_CLK": {
          "direction": "input",
          "bits": [ 17 ]
        },
        "CH0_FF_TX_D_0": {
          "direction": "input",
          "bits": [ 18 ]
        },
        "CH1_FF_TX_D_0": {
          "direction": "input",
          "bits": [ 19 ]
        },
        "CH0_FF_TX_D_1": {
          "direction": "input",
          "bits": [ 20 ]
        },
        "CH1_FF_TX_D_1": {
          "direction": "input",
          "bits": [ 21 ]
        },
        "CH0_FF_TX_D_2": {
          "direction": "input",
          "bits": [ 22 ]
        },
        "CH1_FF_TX_D_2": {
          "direction": "input",
          "bits": [ 23 ]
        },
        "CH0_FF_TX_D_3": {
          "direction": "input",
          "bits": [ 24 ]
        },
        "CH1_FF_TX_D_3": {
          "direction": "input",
          "bits": [ 25 ]
        },
        "CH0_FF_TX_D_4": {
          "direction": "input",
          "bits": [ 26 ]
        },
        "CH1_FF_TX_D_4": {
          "direction": "input",
          "bits": [ 27 ]
        },
        "CH0_FF_TX_D_5": {
          "direction": "input",
          "bits": [ 28 ]
        },
        "CH1_FF_TX_D_5": {
          "direction": "input",
          "bits": [ 29 ]
        },
        "CH0_FF_TX_D_6": {
          "direction": "input",
          "bits": [ 30 ]
        },
        "CH1_FF_TX_D_6": {
          "direction": "input",
          "bits": [ 31 ]
        },
        "CH0_FF_TX_D_7": {
          "direction": "input",
          "bits": [ 32 ]
        },
        "CH1_FF_TX_D_7": {
          "direction": "input",
          "bits": [ 33 ]
        },
        "CH0_FF_TX_D_8": {
          "direction": "input",
          "bits": [ 34 ]
        },
        "CH1_FF_TX_D_8": {
          "direction": "input",
          "bits": [ 35 ]
        },
        "CH0_FF_TX_D_9": {
          "direction": "input",
          "bits": [ 36 ]
        },
        "CH1_FF_TX_D_9": {
          "direction": "input",
          "bits": [ 37 ]
        },
        "CH0_FF_TX_D_10": {
          "direction": "input",
          "bits": [ 38 ]
        },
        "CH1_FF_TX_D_10": {
          "direction": "input",
          "bits": [ 39 ]
        },
        "CH0_FF_TX_D_11": {
          "direction": "input",
          "bits": [ 40 ]
        },
        "CH1_FF_TX_D_11": {
          "direction": "input",
          "bits": [ 41 ]
        },
        "CH0_FF_TX_D_12": {
          "direction": "input",
          "bits": [ 42 ]
        },
        "CH1_FF_TX_D_12": {
          "direction": "input",
          "bits": [ 43 ]
        },
        "CH0_FF_TX_D_13": {
          "direction": "input",
          "bits": [ 44 ]
        },
        "CH1_FF_TX_D_13": {
          "direction": "input",
          "bits": [ 45 ]
        },
        "CH0_FF_TX_D_14": {
          "direction": "input",
          "bits": [ 46 ]
        },
        "CH1_FF_TX_D_14": {
          "direction": "input",
          "bits": [ 47 ]
        },
        "CH0_FF_TX_D_15": {
          "direction": "input",
          "bits": [ 48 ]
        },
        "CH1_FF_TX_D_15": {
          "direction": "input",
          "bits": [ 49 ]
        },
        "CH0_FF_TX_D_16": {
          "direction": "input",
          "bits": [ 50 ]
        },
        "CH1_FF_TX_D_16": {
          "direction": "input",
          "bits": [ 51 ]
        },
        "CH0_FF_TX_D_17": {
          "direction": "input",
          "bits": [ 52 ]
        },
        "CH1_FF_TX_D_17": {
          "direction": "input",
          "bits": [ 53 ]
        },
        "CH0_FF_TX_D_18": {
          "direction": "input",
          "bits": [ 54 ]
        },
        "CH1_FF_TX_D_18": {
          "direction": "input",
          "bits": [ 55 ]
        },
        "CH0_FF_TX_D_19": {
          "direction": "input",
          "bits": [ 56 ]
        },
        "CH1_FF_TX_D_19": {
          "direction": "input",
          "bits": [ 57 ]
        },
        "CH0_FF_TX_D_20": {
          "direction": "input",
          "bits": [ 58 ]
        },
        "CH1_FF_TX_D_20": {
          "direction": "input",
          "bits": [ 59 ]
        },
        "CH0_FF_TX_D_21": {
          "direction": "input",
          "bits": [ 60 ]
        },
        "CH1_FF_TX_D_21": {
          "direction": "input",
          "bits": [ 61 ]
        },
        "CH0_FF_TX_D_22": {
          "direction": "input",
          "bits": [ 62 ]
        },
        "CH1_FF_TX_D_22": {
          "direction": "input",
          "bits": [ 63 ]
        },
        "CH0_FF_TX_D_23": {
          "direction": "input",
          "bits": [ 64 ]
        },
        "CH1_FF_TX_D_23": {
          "direction": "input",
          "bits": [ 65 ]
        },
        "CH0_FFC_EI_EN": {
          "direction": "input",
          "bits": [ 66 ]
        },
        "CH1_FFC_EI_EN": {
          "direction": "input",
          "bits": [ 67 ]
        },
        "CH0_FFC_PCIE_DET_EN": {
          "direction": "input",
          "bits": [ 68 ]
        },
        "CH1_FFC_PCIE_DET_EN": {
          "direction": "input",
          "bits": [ 69 ]
        },
        "CH0_FFC_PCIE_CT": {
          "direction": "input",
          "bits": [ 70 ]
        },
        "CH1_FFC_PCIE_CT": {
          "direction": "input",
          "bits": [ 71 ]
        },
        "CH0_FFC_SB_INV_RX": {
          "direction": "input",
          "bits": [ 72 ]
        },
        "CH1_FFC_SB_INV_RX": {
          "direction": "input",
          "bits": [ 73 ]
        },
        "CH0_FFC_ENABLE_CGALIGN": {
          "direction": "input",
          "bits": [ 74 ]
        },
        "CH1_FFC_ENABLE_CGALIGN": {
          "direction": "input",
          "bits": [ 75 ]
        },
        "CH0_FFC_SIGNAL_DETECT": {
          "direction": "input",
          "bits": [ 76 ]
        },
        "CH1_FFC_SIGNAL_DETECT": {
          "direction": "input",
          "bits": [ 77 ]
        },
        "CH0_FFC_FB_LOOPBACK": {
          "direction": "input",
          "bits": [ 78 ]
        },
        "CH1_FFC_FB_LOOPBACK": {
          "direction": "input",
          "bits": [ 79 ]
        },
        "CH0_FFC_SB_PFIFO_LP": {
          "direction": "input",
          "bits": [ 80 ]
        },
        "CH1_FFC_SB_PFIFO_LP": {
          "direction": "input",
          "bits": [ 81 ]
        },
        "CH0_FFC_PFIFO_CLR": {
          "direction": "input",
          "bits": [ 82 ]
        },
        "CH1_FFC_PFIFO_CLR": {
          "direction": "input",
          "bits": [ 83 ]
        },
        "CH0_FFC_RATE_MODE_RX": {
          "direction": "input",
          "bits": [ 84 ]
        },
        "CH1_FFC_RATE_MODE_RX": {
          "direction": "input",
          "bits": [ 85 ]
        },
        "CH0_FFC_RATE_MODE_TX": {
          "direction": "input",
          "bits": [ 86 ]
        },
        "CH1_FFC_RATE_MODE_TX": {
          "direction": "input",
          "bits": [ 87 ]
        },
        "CH0_FFC_DIV11_MODE_RX": {
          "direction": "input",
          "bits": [ 88 ]
        },
        "CH1_FFC_DIV11_MODE_RX": {
          "direction": "input",
          "bits": [ 89 ]
        },
        "CH0_FFC_RX_GEAR_MODE": {
          "direction": "input",
          "bits": [ 90 ]
        },
        "CH1_FFC_RX_GEAR_MODE": {
          "direction": "input",
          "bits": [ 91 ]
        },
        "CH0_FFC_TX_GEAR_MODE": {
          "direction": "input",
          "bits": [ 92 ]
        },
        "CH1_FFC_TX_GEAR_MODE": {
          "direction": "input",
          "bits": [ 93 ]
        },
        "CH0_FFC_DIV11_MODE_TX": {
          "direction": "input",
          "bits": [ 94 ]
        },
        "CH1_FFC_DIV11_MODE_TX": {
          "direction": "input",
          "bits": [ 95 ]
        },
        "CH0_FFC_LDR_CORE2TX_EN": {
          "direction": "input",
          "bits": [ 96 ]
        },
        "CH1_FFC_LDR_CORE2TX_EN": {
          "direction": "input",
          "bits": [ 97 ]
        },
        "CH0_FFC_LANE_TX_RST": {
          "direction": "input",
          "bits": [ 98 ]
        },
        "CH1_FFC_LANE_TX_RST": {
          "direction": "input",
          "bits": [ 99 ]
        },
        "CH0_FFC_LANE_RX_RST": {
          "direction": "input",
          "bits": [ 100 ]
        },
        "CH1_FFC_LANE_RX_RST": {
          "direction": "input",
          "bits": [ 101 ]
        },
        "CH0_FFC_RRST": {
          "direction": "input",
          "bits": [ 102 ]
        },
        "CH1_FFC_RRST": {
          "direction": "input",
          "bits": [ 103 ]
        },
        "CH0_FFC_TXPWDNB": {
          "direction": "input",
          "bits": [ 104 ]
        },
        "CH1_FFC_TXPWDNB": {
          "direction": "input",
          "bits": [ 105 ]
        },
        "CH0_FFC_RXPWDNB": {
          "direction": "input",
          "bits": [ 106 ]
        },
        "CH1_FFC_RXPWDNB": {
          "direction": "input",
          "bits": [ 107 ]
        },
        "CH0_LDR_CORE2TX": {
          "direction": "input",
          "bits": [ 108 ]
        },
        "CH1_LDR_CORE2TX": {
          "direction": "input",
          "bits": [ 109 ]
        },
        "D_SCIWDATA0": {
          "direction": "input",
          "bits": [ 110 ]
        },
        "D_SCIWDATA1": {
          "direction": "input",
          "bits": [ 111 ]
        },
        "D_SCIWDATA2": {
          "direction": "input",
          "bits": [ 112 ]
        },
        "D_SCIWDATA3": {
          "direction": "input",
          "bits": [ 113 ]
        },
        "D_SCIWDATA4": {
          "direction": "input",
          "bits": [ 114 ]
        },
        "D_SCIWDATA5": {
          "direction": "input",
          "bits": [ 115 ]
        },
        "D_SCIWDATA6": {
          "direction": "input",
          "bits": [ 116 ]
        },
        "D_SCIWDATA7": {
          "direction": "input",
          "bits": [ 117 ]
        },
        "D_SCIADDR0": {
          "direction": "input",
          "bits": [ 118 ]
        },
        "D_SCIADDR1": {
          "direction": "input",
          "bits": [ 119 ]
        },
        "D_SCIADDR2": {
          "direction": "input",
          "bits": [ 120 ]
        },
        "D_SCIADDR3": {
          "direction": "input",
          "bits": [ 121 ]
        },
        "D_SCIADDR4": {
          "direction": "input",
          "bits": [ 122 ]
        },
        "D_SCIADDR5": {
          "direction": "input",
          "bits": [ 123 ]
        },
        "D_SCIENAUX": {
          "direction": "input",
          "bits": [ 124 ]
        },
        "D_SCISELAUX": {
          "direction": "input",
          "bits": [ 125 ]
        },
        "CH0_SCIEN": {
          "direction": "input",
          "bits": [ 126 ]
        },
        "CH1_SCIEN": {
          "direction": "input",
          "bits": [ 127 ]
        },
        "CH0_SCISEL": {
          "direction": "input",
          "bits": [ 128 ]
        },
        "CH1_SCISEL": {
          "direction": "input",
          "bits": [ 129 ]
        },
        "D_SCIRD": {
          "direction": "input",
          "bits": [ 130 ]
        },
        "D_SCIWSTN": {
          "direction": "input",
          "bits": [ 131 ]
        },
        "D_CYAWSTN": {
          "direction": "input",
          "bits": [ 132 ]
        },
        "D_FFC_SYNC_TOGGLE": {
          "direction": "input",
          "bits": [ 133 ]
        },
        "D_FFC_DUAL_RST": {
          "direction": "input",
          "bits": [ 134 ]
        },
        "D_FFC_MACRO_RST": {
          "direction": "input",
          "bits": [ 135 ]
        },
        "D_FFC_MACROPDB": {
          "direction": "input",
          "bits": [ 136 ]
        },
        "D_FFC_TRST": {
          "direction": "input",
          "bits": [ 137 ]
        },
        "CH0_FFC_CDR_EN_BITSLIP": {
          "direction": "input",
          "bits": [ 138 ]
        },
        "CH1_FFC_CDR_EN_BITSLIP": {
          "direction": "input",
          "bits": [ 139 ]
        },
        "D_SCAN_ENABLE": {
          "direction": "input",
          "bits": [ 140 ]
        },
        "D_SCAN_IN_0": {
          "direction": "input",
          "bits": [ 141 ]
        },
        "D_SCAN_IN_1": {
          "direction": "input",
          "bits": [ 142 ]
        },
        "D_SCAN_IN_2": {
          "direction": "input",
          "bits": [ 143 ]
        },
        "D_SCAN_IN_3": {
          "direction": "input",
          "bits": [ 144 ]
        },
        "D_SCAN_IN_4": {
          "direction": "input",
          "bits": [ 145 ]
        },
        "D_SCAN_IN_5": {
          "direction": "input",
          "bits": [ 146 ]
        },
        "D_SCAN_IN_6": {
          "direction": "input",
          "bits": [ 147 ]
        },
        "D_SCAN_IN_7": {
          "direction": "input",
          "bits": [ 148 ]
        },
        "D_SCAN_MODE": {
          "direction": "input",
          "bits": [ 149 ]
        },
        "D_SCAN_RESET": {
          "direction": "input",
          "bits": [ 150 ]
        },
        "D_CIN0": {
          "direction": "input",
          "bits": [ 151 ]
        },
        "D_CIN1": {
          "direction": "input",
          "bits": [ 152 ]
        },
        "D_CIN2": {
          "direction": "input",
          "bits": [ 153 ]
        },
        "D_CIN3": {
          "direction": "input",
          "bits": [ 154 ]
        },
        "D_CIN4": {
          "direction": "input",
          "bits": [ 155 ]
        },
        "D_CIN5": {
          "direction": "input",
          "bits": [ 156 ]
        },
        "D_CIN6": {
          "direction": "input",
          "bits": [ 157 ]
        },
        "D_CIN7": {
          "direction": "input",
          "bits": [ 158 ]
        },
        "D_CIN8": {
          "direction": "input",
          "bits": [ 159 ]
        },
        "D_CIN9": {
          "direction": "input",
          "bits": [ 160 ]
        },
        "D_CIN10": {
          "direction": "input",
          "bits": [ 161 ]
        },
        "D_CIN11": {
          "direction": "input",
          "bits": [ 162 ]
        },
        "CH0_HDOUTP": {
          "direction": "output",
          "bits": [ 163 ]
        },
        "CH1_HDOUTP": {
          "direction": "output",
          "bits": [ 164 ]
        },
        "CH0_HDOUTN": {
          "direction": "output",
          "bits": [ 165 ]
        },
        "CH1_HDOUTN": {
          "direction": "output",
          "bits": [ 166 ]
        },
        "D_TXBIT_CLKP_TO_ND": {
          "direction": "output",
          "bits": [ 167 ]
        },
        "D_TXBIT_CLKN_TO_ND": {
          "direction": "output",
          "bits": [ 168 ]
        },
        "D_SYNC_PULSE2ND": {
          "direction": "output",
          "bits": [ 169 ]
        },
        "D_TXPLL_LOL_TO_ND": {
          "direction": "output",
          "bits": [ 170 ]
        },
        "CH0_FF_RX_F_CLK": {
          "direction": "output",
          "bits": [ 171 ]
        },
        "CH1_FF_RX_F_CLK": {
          "direction": "output",
          "bits": [ 172 ]
        },
        "CH0_FF_RX_H_CLK": {
          "direction": "output",
          "bits": [ 173 ]
        },
        "CH1_FF_RX_H_CLK": {
          "direction": "output",
          "bits": [ 174 ]
        },
        "CH0_FF_TX_F_CLK": {
          "direction": "output",
          "bits": [ 175 ]
        },
        "CH1_FF_TX_F_CLK": {
          "direction": "output",
          "bits": [ 176 ]
        },
        "CH0_FF_TX_H_CLK": {
          "direction": "output",
          "bits": [ 177 ]
        },
        "CH1_FF_TX_H_CLK": {
          "direction": "output",
          "bits": [ 178 ]
        },
        "CH0_FF_RX_PCLK": {
          "direction": "output",
          "bits": [ 179 ]
        },
        "CH1_FF_RX_PCLK": {
          "direction": "output",
          "bits": [ 180 ]
        },
        "CH0_FF_TX_PCLK": {
          "direction": "output",
          "bits": [ 181 ]
        },
        "CH1_FF_TX_PCLK": {
          "direction": "output",
          "bits": [ 182 ]
        },
        "CH0_FF_RX_D_0": {
          "direction": "output",
          "bits": [ 183 ]
        },
        "CH1_FF_RX_D_0": {
          "direction": "output",
          "bits": [ 184 ]
        },
        "CH0_FF_RX_D_1": {
          "direction": "output",
          "bits": [ 185 ]
        },
        "CH1_FF_RX_D_1": {
          "direction": "output",
          "bits": [ 186 ]
        },
        "CH0_FF_RX_D_2": {
          "direction": "output",
          "bits": [ 187 ]
        },
        "CH1_FF_RX_D_2": {
          "direction": "output",
          "bits": [ 188 ]
        },
        "CH0_FF_RX_D_3": {
          "direction": "output",
          "bits": [ 189 ]
        },
        "CH1_FF_RX_D_3": {
          "direction": "output",
          "bits": [ 190 ]
        },
        "CH0_FF_RX_D_4": {
          "direction": "output",
          "bits": [ 191 ]
        },
        "CH1_FF_RX_D_4": {
          "direction": "output",
          "bits": [ 192 ]
        },
        "CH0_FF_RX_D_5": {
          "direction": "output",
          "bits": [ 193 ]
        },
        "CH1_FF_RX_D_5": {
          "direction": "output",
          "bits": [ 194 ]
        },
        "CH0_FF_RX_D_6": {
          "direction": "output",
          "bits": [ 195 ]
        },
        "CH1_FF_RX_D_6": {
          "direction": "output",
          "bits": [ 196 ]
        },
        "CH0_FF_RX_D_7": {
          "direction": "output",
          "bits": [ 197 ]
        },
        "CH1_FF_RX_D_7": {
          "direction": "output",
          "bits": [ 198 ]
        },
        "CH0_FF_RX_D_8": {
          "direction": "output",
          "bits": [ 199 ]
        },
        "CH1_FF_RX_D_8": {
          "direction": "output",
          "bits": [ 200 ]
        },
        "CH0_FF_RX_D_9": {
          "direction": "output",
          "bits": [ 201 ]
        },
        "CH1_FF_RX_D_9": {
          "direction": "output",
          "bits": [ 202 ]
        },
        "CH0_FF_RX_D_10": {
          "direction": "output",
          "bits": [ 203 ]
        },
        "CH1_FF_RX_D_10": {
          "direction": "output",
          "bits": [ 204 ]
        },
        "CH0_FF_RX_D_11": {
          "direction": "output",
          "bits": [ 205 ]
        },
        "CH1_FF_RX_D_11": {
          "direction": "output",
          "bits": [ 206 ]
        },
        "CH0_FF_RX_D_12": {
          "direction": "output",
          "bits": [ 207 ]
        },
        "CH1_FF_RX_D_12": {
          "direction": "output",
          "bits": [ 208 ]
        },
        "CH0_FF_RX_D_13": {
          "direction": "output",
          "bits": [ 209 ]
        },
        "CH1_FF_RX_D_13": {
          "direction": "output",
          "bits": [ 210 ]
        },
        "CH0_FF_RX_D_14": {
          "direction": "output",
          "bits": [ 211 ]
        },
        "CH1_FF_RX_D_14": {
          "direction": "output",
          "bits": [ 212 ]
        },
        "CH0_FF_RX_D_15": {
          "direction": "output",
          "bits": [ 213 ]
        },
        "CH1_FF_RX_D_15": {
          "direction": "output",
          "bits": [ 214 ]
        },
        "CH0_FF_RX_D_16": {
          "direction": "output",
          "bits": [ 215 ]
        },
        "CH1_FF_RX_D_16": {
          "direction": "output",
          "bits": [ 216 ]
        },
        "CH0_FF_RX_D_17": {
          "direction": "output",
          "bits": [ 217 ]
        },
        "CH1_FF_RX_D_17": {
          "direction": "output",
          "bits": [ 218 ]
        },
        "CH0_FF_RX_D_18": {
          "direction": "output",
          "bits": [ 219 ]
        },
        "CH1_FF_RX_D_18": {
          "direction": "output",
          "bits": [ 220 ]
        },
        "CH0_FF_RX_D_19": {
          "direction": "output",
          "bits": [ 221 ]
        },
        "CH1_FF_RX_D_19": {
          "direction": "output",
          "bits": [ 222 ]
        },
        "CH0_FF_RX_D_20": {
          "direction": "output",
          "bits": [ 223 ]
        },
        "CH1_FF_RX_D_20": {
          "direction": "output",
          "bits": [ 224 ]
        },
        "CH0_FF_RX_D_21": {
          "direction": "output",
          "bits": [ 225 ]
        },
        "CH1_FF_RX_D_21": {
          "direction": "output",
          "bits": [ 226 ]
        },
        "CH0_FF_RX_D_22": {
          "direction": "output",
          "bits": [ 227 ]
        },
        "CH1_FF_RX_D_22": {
          "direction": "output",
          "bits": [ 228 ]
        },
        "CH0_FF_RX_D_23": {
          "direction": "output",
          "bits": [ 229 ]
        },
        "CH1_FF_RX_D_23": {
          "direction": "output",
          "bits": [ 230 ]
        },
        "CH0_FFS_PCIE_DONE": {
          "direction": "output",
          "bits": [ 231 ]
        },
        "CH1_FFS_PCIE_DONE": {
          "direction": "output",
          "bits": [ 232 ]
        },
        "CH0_FFS_PCIE_CON": {
          "direction": "output",
          "bits": [ 233 ]
        },
        "CH1_FFS_PCIE_CON": {
          "direction": "output",
          "bits": [ 234 ]
        },
        "CH0_FFS_RLOS": {
          "direction": "output",
          "bits": [ 235 ]
        },
        "CH1_FFS_RLOS": {
          "direction": "output",
          "bits": [ 236 ]
        },
        "CH0_FFS_LS_SYNC_STATUS": {
          "direction": "output",
          "bits": [ 237 ]
        },
        "CH1_FFS_LS_SYNC_STATUS": {
          "direction": "output",
          "bits": [ 238 ]
        },
        "CH0_FFS_CC_UNDERRUN": {
          "direction": "output",
          "bits": [ 239 ]
        },
        "CH1_FFS_CC_UNDERRUN": {
          "direction": "output",
          "bits": [ 240 ]
        },
        "CH0_FFS_CC_OVERRUN": {
          "direction": "output",
          "bits": [ 241 ]
        },
        "CH1_FFS_CC_OVERRUN": {
          "direction": "output",
          "bits": [ 242 ]
        },
        "CH0_FFS_RXFBFIFO_ERROR": {
          "direction": "output",
          "bits": [ 243 ]
        },
        "CH1_FFS_RXFBFIFO_ERROR": {
          "direction": "output",
          "bits": [ 244 ]
        },
        "CH0_FFS_TXFBFIFO_ERROR": {
          "direction": "output",
          "bits": [ 245 ]
        },
        "CH1_FFS_TXFBFIFO_ERROR": {
          "direction": "output",
          "bits": [ 246 ]
        },
        "CH0_FFS_RLOL": {
          "direction": "output",
          "bits": [ 247 ]
        },
        "CH1_FFS_RLOL": {
          "direction": "output",
          "bits": [ 248 ]
        },
        "CH0_FFS_SKP_ADDED": {
          "direction": "output",
          "bits": [ 249 ]
        },
        "CH1_FFS_SKP_ADDED": {
          "direction": "output",
          "bits": [ 250 ]
        },
        "CH0_FFS_SKP_DELETED": {
          "direction": "output",
          "bits": [ 251 ]
        },
        "CH1_FFS_SKP_DELETED": {
          "direction": "output",
          "bits": [ 252 ]
        },
        "CH0_LDR_RX2CORE": {
          "direction": "output",
          "bits": [ 253 ]
        },
        "CH1_LDR_RX2CORE": {
          "direction": "output",
          "bits": [ 254 ]
        },
        "D_SCIRDATA0": {
          "direction": "output",
          "bits": [ 255 ]
        },
        "D_SCIRDATA1": {
          "direction": "output",
          "bits": [ 256 ]
        },
        "D_SCIRDATA2": {
          "direction": "output",
          "bits": [ 257 ]
        },
        "D_SCIRDATA3": {
          "direction": "output",
          "bits": [ 258 ]
        },
        "D_SCIRDATA4": {
          "direction": "output",
          "bits": [ 259 ]
        },
        "D_SCIRDATA5": {
          "direction": "output",
          "bits": [ 260 ]
        },
        "D_SCIRDATA6": {
          "direction": "output",
          "bits": [ 261 ]
        },
        "D_SCIRDATA7": {
          "direction": "output",
          "bits": [ 262 ]
        },
        "D_SCIINT": {
          "direction": "output",
          "bits": [ 263 ]
        },
        "D_SCAN_OUT_0": {
          "direction": "output",
          "bits": [ 264 ]
        },
        "D_SCAN_OUT_1": {
          "direction": "output",
          "bits": [ 265 ]
        },
        "D_SCAN_OUT_2": {
          "direction": "output",
          "bits": [ 266 ]
        },
        "D_SCAN_OUT_3": {
          "direction": "output",
          "bits": [ 267 ]
        },
        "D_SCAN_OUT_4": {
          "direction": "output",
          "bits": [ 268 ]
        },
        "D_SCAN_OUT_5": {
          "direction": "output",
          "bits": [ 269 ]
        },
        "D_SCAN_OUT_6": {
          "direction": "output",
          "bits": [ 270 ]
        },
        "D_SCAN_OUT_7": {
          "direction": "output",
          "bits": [ 271 ]
        },
        "D_COUT0": {
          "direction": "output",
          "bits": [ 272 ]
        },
        "D_COUT1": {
          "direction": "output",
          "bits": [ 273 ]
        },
        "D_COUT2": {
          "direction": "output",
          "bits": [ 274 ]
        },
        "D_COUT3": {
          "direction": "output",
          "bits": [ 275 ]
        },
        "D_COUT4": {
          "direction": "output",
          "bits": [ 276 ]
        },
        "D_COUT5": {
          "direction": "output",
          "bits": [ 277 ]
        },
        "D_COUT6": {
          "direction": "output",
          "bits": [ 278 ]
        },
        "D_COUT7": {
          "direction": "output",
          "bits": [ 279 ]
        },
        "D_COUT8": {
          "direction": "output",
          "bits": [ 280 ]
        },
        "D_COUT9": {
          "direction": "output",
          "bits": [ 281 ]
        },
        "D_COUT10": {
          "direction": "output",
          "bits": [ 282 ]
        },
        "D_COUT11": {
          "direction": "output",
          "bits": [ 283 ]
        },
        "D_COUT12": {
          "direction": "output",
          "bits": [ 284 ]
        },
        "D_COUT13": {
          "direction": "output",
          "bits": [ 285 ]
        },
        "D_COUT14": {
          "direction": "output",
          "bits": [ 286 ]
        },
        "D_COUT15": {
          "direction": "output",
          "bits": [ 287 ]
        },
        "D_COUT16": {
          "direction": "output",
          "bits": [ 288 ]
        },
        "D_COUT17": {
          "direction": "output",
          "bits": [ 289 ]
        },
        "D_COUT18": {
          "direction": "output",
          "bits": [ 290 ]
        },
        "D_COUT19": {
          "direction": "output",
          "bits": [ 291 ]
        },
        "D_REFCLKI": {
          "direction": "input",
          "bits": [ 292 ]
        },
        "D_FFS_PLOL": {
          "direction": "output",
          "bits": [ 293 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CH0_FFC_CDR_EN_BITSLIP": {
          "hide_name": 0,
          "bits": [ 138 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:410.69-410.91"
          }
        },
        "CH0_FFC_DIV11_MODE_RX": {
          "hide_name": 0,
          "bits": [ 88 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:404.134-404.155"
          }
        },
        "CH0_FFC_DIV11_MODE_TX": {
          "hide_name": 0,
          "bits": [ 94 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:405.8-405.29"
          }
        },
        "CH0_FFC_EI_EN": {
          "hide_name": 0,
          "bits": [ 66 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:402.8-402.21"
          }
        },
        "CH0_FFC_ENABLE_CGALIGN": {
          "hide_name": 0,
          "bits": [ 74 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:403.8-403.30"
          }
        },
        "CH0_FFC_FB_LOOPBACK": {
          "hide_name": 0,
          "bits": [ 78 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:403.102-403.121"
          }
        },
        "CH0_FFC_LANE_RX_RST": {
          "hide_name": 0,
          "bits": [ 100 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:405.144-405.163"
          }
        },
        "CH0_FFC_LANE_TX_RST": {
          "hide_name": 0,
          "bits": [ 98 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:405.102-405.121"
          }
        },
        "CH0_FFC_LDR_CORE2TX_EN": {
          "hide_name": 0,
          "bits": [ 96 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:405.54-405.76"
          }
        },
        "CH0_FFC_PCIE_CT": {
          "hide_name": 0,
          "bits": [ 70 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:402.80-402.95"
          }
        },
        "CH0_FFC_PCIE_DET_EN": {
          "hide_name": 0,
          "bits": [ 68 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:402.38-402.57"
          }
        },
        "CH0_FFC_PFIFO_CLR": {
          "hide_name": 0,
          "bits": [ 82 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:404.8-404.25"
          }
        },
        "CH0_FFC_RATE_MODE_RX": {
          "hide_name": 0,
          "bits": [ 84 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:404.46-404.66"
          }
        },
        "CH0_FFC_RATE_MODE_TX": {
          "hide_name": 0,
          "bits": [ 86 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:404.90-404.110"
          }
        },
        "CH0_FFC_RRST": {
          "hide_name": 0,
          "bits": [ 102 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:406.8-406.20"
          }
        },
        "CH0_FFC_RXPWDNB": {
          "hide_name": 0,
          "bits": [ 106 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:406.70-406.85"
          }
        },
        "CH0_FFC_RX_GEAR_MODE": {
          "hide_name": 0,
          "bits": [ 90 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:404.180-404.200"
          }
        },
        "CH0_FFC_SB_INV_RX": {
          "hide_name": 0,
          "bits": [ 72 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:402.114-402.131"
          }
        },
        "CH0_FFC_SB_PFIFO_LP": {
          "hide_name": 0,
          "bits": [ 80 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:403.144-403.163"
          }
        },
        "CH0_FFC_SIGNAL_DETECT": {
          "hide_name": 0,
          "bits": [ 76 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:403.56-403.77"
          }
        },
        "CH0_FFC_TXPWDNB": {
          "hide_name": 0,
          "bits": [ 104 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:406.36-406.51"
          }
        },
        "CH0_FFC_TX_GEAR_MODE": {
          "hide_name": 0,
          "bits": [ 92 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:404.224-404.244"
          }
        },
        "CH0_FFS_CC_OVERRUN": {
          "hide_name": 0,
          "bits": [ 241 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:422.127-422.145"
          }
        },
        "CH0_FFS_CC_UNDERRUN": {
          "hide_name": 0,
          "bits": [ 239 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:422.85-422.104"
          }
        },
        "CH0_FFS_LS_SYNC_STATUS": {
          "hide_name": 0,
          "bits": [ 237 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:422.37-422.59"
          }
        },
        "CH0_FFS_PCIE_CON": {
          "hide_name": 0,
          "bits": [ 233 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:421.111-421.127"
          }
        },
        "CH0_FFS_PCIE_DONE": {
          "hide_name": 0,
          "bits": [ 231 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:421.73-421.90"
          }
        },
        "CH0_FFS_RLOL": {
          "hide_name": 0,
          "bits": [ 247 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:423.105-423.117"
          }
        },
        "CH0_FFS_RLOS": {
          "hide_name": 0,
          "bits": [ 235 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:422.9-422.21"
          }
        },
        "CH0_FFS_RXFBFIFO_ERROR": {
          "hide_name": 0,
          "bits": [ 243 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:423.9-423.31"
          }
        },
        "CH0_FFS_SKP_ADDED": {
          "hide_name": 0,
          "bits": [ 249 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:423.133-423.150"
          }
        },
        "CH0_FFS_SKP_DELETED": {
          "hide_name": 0,
          "bits": [ 251 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:424.9-424.28"
          }
        },
        "CH0_FFS_TXFBFIFO_ERROR": {
          "hide_name": 0,
          "bits": [ 245 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:423.57-423.79"
          }
        },
        "CH0_FF_EBRD_CLK": {
          "hide_name": 0,
          "bits": [ 16 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:395.102-395.117"
          }
        },
        "CH0_FF_RXI_CLK": {
          "hide_name": 0,
          "bits": [ 12 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:395.38-395.52"
          }
        },
        "CH0_FF_RX_D_0": {
          "hide_name": 0,
          "bits": [ 183 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:415.73-415.86"
          }
        },
        "CH0_FF_RX_D_1": {
          "hide_name": 0,
          "bits": [ 185 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:415.103-415.116"
          }
        },
        "CH0_FF_RX_D_10": {
          "hide_name": 0,
          "bits": [ 203 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:418.9-418.23"
          }
        },
        "CH0_FF_RX_D_11": {
          "hide_name": 0,
          "bits": [ 205 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:418.41-418.55"
          }
        },
        "CH0_FF_RX_D_12": {
          "hide_name": 0,
          "bits": [ 207 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:418.73-418.87"
          }
        },
        "CH0_FF_RX_D_13": {
          "hide_name": 0,
          "bits": [ 209 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:418.105-418.119"
          }
        },
        "CH0_FF_RX_D_14": {
          "hide_name": 0,
          "bits": [ 211 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:419.9-419.23"
          }
        },
        "CH0_FF_RX_D_15": {
          "hide_name": 0,
          "bits": [ 213 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:419.41-419.55"
          }
        },
        "CH0_FF_RX_D_16": {
          "hide_name": 0,
          "bits": [ 215 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:419.73-419.87"
          }
        },
        "CH0_FF_RX_D_17": {
          "hide_name": 0,
          "bits": [ 217 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:419.105-419.119"
          }
        },
        "CH0_FF_RX_D_18": {
          "hide_name": 0,
          "bits": [ 219 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:420.9-420.23"
          }
        },
        "CH0_FF_RX_D_19": {
          "hide_name": 0,
          "bits": [ 221 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:420.41-420.55"
          }
        },
        "CH0_FF_RX_D_2": {
          "hide_name": 0,
          "bits": [ 187 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:416.9-416.22"
          }
        },
        "CH0_FF_RX_D_20": {
          "hide_name": 0,
          "bits": [ 223 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:420.73-420.87"
          }
        },
        "CH0_FF_RX_D_21": {
          "hide_name": 0,
          "bits": [ 225 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:420.105-420.119"
          }
        },
        "CH0_FF_RX_D_22": {
          "hide_name": 0,
          "bits": [ 227 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:421.9-421.23"
          }
        },
        "CH0_FF_RX_D_23": {
          "hide_name": 0,
          "bits": [ 229 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:421.41-421.55"
          }
        },
        "CH0_FF_RX_D_3": {
          "hide_name": 0,
          "bits": [ 189 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:416.39-416.52"
          }
        },
        "CH0_FF_RX_D_4": {
          "hide_name": 0,
          "bits": [ 191 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:416.69-416.82"
          }
        },
        "CH0_FF_RX_D_5": {
          "hide_name": 0,
          "bits": [ 193 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:416.99-416.112"
          }
        },
        "CH0_FF_RX_D_6": {
          "hide_name": 0,
          "bits": [ 195 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:417.9-417.22"
          }
        },
        "CH0_FF_RX_D_7": {
          "hide_name": 0,
          "bits": [ 197 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:417.39-417.52"
          }
        },
        "CH0_FF_RX_D_8": {
          "hide_name": 0,
          "bits": [ 199 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:417.69-417.82"
          }
        },
        "CH0_FF_RX_D_9": {
          "hide_name": 0,
          "bits": [ 201 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:417.99-417.112"
          }
        },
        "CH0_FF_RX_F_CLK": {
          "hide_name": 0,
          "bits": [ 171 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:414.9-414.24"
          }
        },
        "CH0_FF_RX_H_CLK": {
          "hide_name": 0,
          "bits": [ 173 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:414.43-414.58"
          }
        },
        "CH0_FF_RX_PCLK": {
          "hide_name": 0,
          "bits": [ 179 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:415.9-415.23"
          }
        },
        "CH0_FF_TXI_CLK": {
          "hide_name": 0,
          "bits": [ 14 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:395.70-395.84"
          }
        },
        "CH0_FF_TX_D_0": {
          "hide_name": 0,
          "bits": [ 18 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:396.8-396.21"
          }
        },
        "CH0_FF_TX_D_1": {
          "hide_name": 0,
          "bits": [ 20 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:396.38-396.51"
          }
        },
        "CH0_FF_TX_D_10": {
          "hide_name": 0,
          "bits": [ 38 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:398.68-398.82"
          }
        },
        "CH0_FF_TX_D_11": {
          "hide_name": 0,
          "bits": [ 40 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:398.100-398.114"
          }
        },
        "CH0_FF_TX_D_12": {
          "hide_name": 0,
          "bits": [ 42 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:399.8-399.22"
          }
        },
        "CH0_FF_TX_D_13": {
          "hide_name": 0,
          "bits": [ 44 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:399.40-399.54"
          }
        },
        "CH0_FF_TX_D_14": {
          "hide_name": 0,
          "bits": [ 46 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:399.72-399.86"
          }
        },
        "CH0_FF_TX_D_15": {
          "hide_name": 0,
          "bits": [ 48 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:399.104-399.118"
          }
        },
        "CH0_FF_TX_D_16": {
          "hide_name": 0,
          "bits": [ 50 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:400.8-400.22"
          }
        },
        "CH0_FF_TX_D_17": {
          "hide_name": 0,
          "bits": [ 52 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:400.40-400.54"
          }
        },
        "CH0_FF_TX_D_18": {
          "hide_name": 0,
          "bits": [ 54 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:400.72-400.86"
          }
        },
        "CH0_FF_TX_D_19": {
          "hide_name": 0,
          "bits": [ 56 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:400.104-400.118"
          }
        },
        "CH0_FF_TX_D_2": {
          "hide_name": 0,
          "bits": [ 22 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:396.68-396.81"
          }
        },
        "CH0_FF_TX_D_20": {
          "hide_name": 0,
          "bits": [ 58 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:401.8-401.22"
          }
        },
        "CH0_FF_TX_D_21": {
          "hide_name": 0,
          "bits": [ 60 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:401.40-401.54"
          }
        },
        "CH0_FF_TX_D_22": {
          "hide_name": 0,
          "bits": [ 62 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:401.72-401.86"
          }
        },
        "CH0_FF_TX_D_23": {
          "hide_name": 0,
          "bits": [ 64 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:401.104-401.118"
          }
        },
        "CH0_FF_TX_D_3": {
          "hide_name": 0,
          "bits": [ 24 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:396.98-396.111"
          }
        },
        "CH0_FF_TX_D_4": {
          "hide_name": 0,
          "bits": [ 26 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:397.8-397.21"
          }
        },
        "CH0_FF_TX_D_5": {
          "hide_name": 0,
          "bits": [ 28 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:397.38-397.51"
          }
        },
        "CH0_FF_TX_D_6": {
          "hide_name": 0,
          "bits": [ 30 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:397.68-397.81"
          }
        },
        "CH0_FF_TX_D_7": {
          "hide_name": 0,
          "bits": [ 32 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:397.98-397.111"
          }
        },
        "CH0_FF_TX_D_8": {
          "hide_name": 0,
          "bits": [ 34 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:398.8-398.21"
          }
        },
        "CH0_FF_TX_D_9": {
          "hide_name": 0,
          "bits": [ 36 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:398.38-398.51"
          }
        },
        "CH0_FF_TX_F_CLK": {
          "hide_name": 0,
          "bits": [ 175 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:414.77-414.92"
          }
        },
        "CH0_FF_TX_H_CLK": {
          "hide_name": 0,
          "bits": [ 177 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:414.111-414.126"
          }
        },
        "CH0_FF_TX_PCLK": {
          "hide_name": 0,
          "bits": [ 181 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:415.41-415.55"
          }
        },
        "CH0_HDINN": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:393.30-393.39"
          }
        },
        "CH0_HDINP": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:393.8-393.17"
          }
        },
        "CH0_HDOUTN": {
          "hide_name": 0,
          "bits": [ 165 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:413.33-413.43"
          }
        },
        "CH0_HDOUTP": {
          "hide_name": 0,
          "bits": [ 163 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:413.9-413.19"
          }
        },
        "CH0_LDR_CORE2TX": {
          "hide_name": 0,
          "bits": [ 108 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:406.104-406.119"
          }
        },
        "CH0_LDR_RX2CORE": {
          "hide_name": 0,
          "bits": [ 253 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:424.51-424.66"
          }
        },
        "CH0_RX_REFCLK": {
          "hide_name": 0,
          "bits": [ 10 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:395.8-395.21"
          }
        },
        "CH0_SCIEN": {
          "hide_name": 0,
          "bits": [ 126 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:409.8-409.17"
          }
        },
        "CH0_SCISEL": {
          "hide_name": 0,
          "bits": [ 128 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:409.30-409.40"
          }
        },
        "CH1_FFC_CDR_EN_BITSLIP": {
          "hide_name": 0,
          "bits": [ 139 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:410.93-410.115"
          }
        },
        "CH1_FFC_DIV11_MODE_RX": {
          "hide_name": 0,
          "bits": [ 89 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:404.157-404.178"
          }
        },
        "CH1_FFC_DIV11_MODE_TX": {
          "hide_name": 0,
          "bits": [ 95 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:405.31-405.52"
          }
        },
        "CH1_FFC_EI_EN": {
          "hide_name": 0,
          "bits": [ 67 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:402.23-402.36"
          }
        },
        "CH1_FFC_ENABLE_CGALIGN": {
          "hide_name": 0,
          "bits": [ 75 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:403.32-403.54"
          }
        },
        "CH1_FFC_FB_LOOPBACK": {
          "hide_name": 0,
          "bits": [ 79 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:403.123-403.142"
          }
        },
        "CH1_FFC_LANE_RX_RST": {
          "hide_name": 0,
          "bits": [ 101 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:405.165-405.184"
          }
        },
        "CH1_FFC_LANE_TX_RST": {
          "hide_name": 0,
          "bits": [ 99 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:405.123-405.142"
          }
        },
        "CH1_FFC_LDR_CORE2TX_EN": {
          "hide_name": 0,
          "bits": [ 97 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:405.78-405.100"
          }
        },
        "CH1_FFC_PCIE_CT": {
          "hide_name": 0,
          "bits": [ 71 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:402.97-402.112"
          }
        },
        "CH1_FFC_PCIE_DET_EN": {
          "hide_name": 0,
          "bits": [ 69 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:402.59-402.78"
          }
        },
        "CH1_FFC_PFIFO_CLR": {
          "hide_name": 0,
          "bits": [ 83 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:404.27-404.44"
          }
        },
        "CH1_FFC_RATE_MODE_RX": {
          "hide_name": 0,
          "bits": [ 85 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:404.68-404.88"
          }
        },
        "CH1_FFC_RATE_MODE_TX": {
          "hide_name": 0,
          "bits": [ 87 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:404.112-404.132"
          }
        },
        "CH1_FFC_RRST": {
          "hide_name": 0,
          "bits": [ 103 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:406.22-406.34"
          }
        },
        "CH1_FFC_RXPWDNB": {
          "hide_name": 0,
          "bits": [ 107 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:406.87-406.102"
          }
        },
        "CH1_FFC_RX_GEAR_MODE": {
          "hide_name": 0,
          "bits": [ 91 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:404.202-404.222"
          }
        },
        "CH1_FFC_SB_INV_RX": {
          "hide_name": 0,
          "bits": [ 73 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:402.133-402.150"
          }
        },
        "CH1_FFC_SB_PFIFO_LP": {
          "hide_name": 0,
          "bits": [ 81 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:403.165-403.184"
          }
        },
        "CH1_FFC_SIGNAL_DETECT": {
          "hide_name": 0,
          "bits": [ 77 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:403.79-403.100"
          }
        },
        "CH1_FFC_TXPWDNB": {
          "hide_name": 0,
          "bits": [ 105 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:406.53-406.68"
          }
        },
        "CH1_FFC_TX_GEAR_MODE": {
          "hide_name": 0,
          "bits": [ 93 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:404.246-404.266"
          }
        },
        "CH1_FFS_CC_OVERRUN": {
          "hide_name": 0,
          "bits": [ 242 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:422.147-422.165"
          }
        },
        "CH1_FFS_CC_UNDERRUN": {
          "hide_name": 0,
          "bits": [ 240 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:422.106-422.125"
          }
        },
        "CH1_FFS_LS_SYNC_STATUS": {
          "hide_name": 0,
          "bits": [ 238 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:422.61-422.83"
          }
        },
        "CH1_FFS_PCIE_CON": {
          "hide_name": 0,
          "bits": [ 234 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:421.129-421.145"
          }
        },
        "CH1_FFS_PCIE_DONE": {
          "hide_name": 0,
          "bits": [ 232 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:421.92-421.109"
          }
        },
        "CH1_FFS_RLOL": {
          "hide_name": 0,
          "bits": [ 248 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:423.119-423.131"
          }
        },
        "CH1_FFS_RLOS": {
          "hide_name": 0,
          "bits": [ 236 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:422.23-422.35"
          }
        },
        "CH1_FFS_RXFBFIFO_ERROR": {
          "hide_name": 0,
          "bits": [ 244 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:423.33-423.55"
          }
        },
        "CH1_FFS_SKP_ADDED": {
          "hide_name": 0,
          "bits": [ 250 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:423.152-423.169"
          }
        },
        "CH1_FFS_SKP_DELETED": {
          "hide_name": 0,
          "bits": [ 252 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:424.30-424.49"
          }
        },
        "CH1_FFS_TXFBFIFO_ERROR": {
          "hide_name": 0,
          "bits": [ 246 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:423.81-423.103"
          }
        },
        "CH1_FF_EBRD_CLK": {
          "hide_name": 0,
          "bits": [ 17 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:395.119-395.134"
          }
        },
        "CH1_FF_RXI_CLK": {
          "hide_name": 0,
          "bits": [ 13 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:395.54-395.68"
          }
        },
        "CH1_FF_RX_D_0": {
          "hide_name": 0,
          "bits": [ 184 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:415.88-415.101"
          }
        },
        "CH1_FF_RX_D_1": {
          "hide_name": 0,
          "bits": [ 186 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:415.118-415.131"
          }
        },
        "CH1_FF_RX_D_10": {
          "hide_name": 0,
          "bits": [ 204 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:418.25-418.39"
          }
        },
        "CH1_FF_RX_D_11": {
          "hide_name": 0,
          "bits": [ 206 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:418.57-418.71"
          }
        },
        "CH1_FF_RX_D_12": {
          "hide_name": 0,
          "bits": [ 208 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:418.89-418.103"
          }
        },
        "CH1_FF_RX_D_13": {
          "hide_name": 0,
          "bits": [ 210 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:418.121-418.135"
          }
        },
        "CH1_FF_RX_D_14": {
          "hide_name": 0,
          "bits": [ 212 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:419.25-419.39"
          }
        },
        "CH1_FF_RX_D_15": {
          "hide_name": 0,
          "bits": [ 214 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:419.57-419.71"
          }
        },
        "CH1_FF_RX_D_16": {
          "hide_name": 0,
          "bits": [ 216 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:419.89-419.103"
          }
        },
        "CH1_FF_RX_D_17": {
          "hide_name": 0,
          "bits": [ 218 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:419.121-419.135"
          }
        },
        "CH1_FF_RX_D_18": {
          "hide_name": 0,
          "bits": [ 220 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:420.25-420.39"
          }
        },
        "CH1_FF_RX_D_19": {
          "hide_name": 0,
          "bits": [ 222 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:420.57-420.71"
          }
        },
        "CH1_FF_RX_D_2": {
          "hide_name": 0,
          "bits": [ 188 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:416.24-416.37"
          }
        },
        "CH1_FF_RX_D_20": {
          "hide_name": 0,
          "bits": [ 224 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:420.89-420.103"
          }
        },
        "CH1_FF_RX_D_21": {
          "hide_name": 0,
          "bits": [ 226 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:420.121-420.135"
          }
        },
        "CH1_FF_RX_D_22": {
          "hide_name": 0,
          "bits": [ 228 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:421.25-421.39"
          }
        },
        "CH1_FF_RX_D_23": {
          "hide_name": 0,
          "bits": [ 230 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:421.57-421.71"
          }
        },
        "CH1_FF_RX_D_3": {
          "hide_name": 0,
          "bits": [ 190 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:416.54-416.67"
          }
        },
        "CH1_FF_RX_D_4": {
          "hide_name": 0,
          "bits": [ 192 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:416.84-416.97"
          }
        },
        "CH1_FF_RX_D_5": {
          "hide_name": 0,
          "bits": [ 194 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:416.114-416.127"
          }
        },
        "CH1_FF_RX_D_6": {
          "hide_name": 0,
          "bits": [ 196 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:417.24-417.37"
          }
        },
        "CH1_FF_RX_D_7": {
          "hide_name": 0,
          "bits": [ 198 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:417.54-417.67"
          }
        },
        "CH1_FF_RX_D_8": {
          "hide_name": 0,
          "bits": [ 200 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:417.84-417.97"
          }
        },
        "CH1_FF_RX_D_9": {
          "hide_name": 0,
          "bits": [ 202 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:417.114-417.127"
          }
        },
        "CH1_FF_RX_F_CLK": {
          "hide_name": 0,
          "bits": [ 172 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:414.26-414.41"
          }
        },
        "CH1_FF_RX_H_CLK": {
          "hide_name": 0,
          "bits": [ 174 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:414.60-414.75"
          }
        },
        "CH1_FF_RX_PCLK": {
          "hide_name": 0,
          "bits": [ 180 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:415.25-415.39"
          }
        },
        "CH1_FF_TXI_CLK": {
          "hide_name": 0,
          "bits": [ 15 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:395.86-395.100"
          }
        },
        "CH1_FF_TX_D_0": {
          "hide_name": 0,
          "bits": [ 19 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:396.23-396.36"
          }
        },
        "CH1_FF_TX_D_1": {
          "hide_name": 0,
          "bits": [ 21 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:396.53-396.66"
          }
        },
        "CH1_FF_TX_D_10": {
          "hide_name": 0,
          "bits": [ 39 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:398.84-398.98"
          }
        },
        "CH1_FF_TX_D_11": {
          "hide_name": 0,
          "bits": [ 41 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:398.116-398.130"
          }
        },
        "CH1_FF_TX_D_12": {
          "hide_name": 0,
          "bits": [ 43 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:399.24-399.38"
          }
        },
        "CH1_FF_TX_D_13": {
          "hide_name": 0,
          "bits": [ 45 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:399.56-399.70"
          }
        },
        "CH1_FF_TX_D_14": {
          "hide_name": 0,
          "bits": [ 47 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:399.88-399.102"
          }
        },
        "CH1_FF_TX_D_15": {
          "hide_name": 0,
          "bits": [ 49 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:399.120-399.134"
          }
        },
        "CH1_FF_TX_D_16": {
          "hide_name": 0,
          "bits": [ 51 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:400.24-400.38"
          }
        },
        "CH1_FF_TX_D_17": {
          "hide_name": 0,
          "bits": [ 53 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:400.56-400.70"
          }
        },
        "CH1_FF_TX_D_18": {
          "hide_name": 0,
          "bits": [ 55 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:400.88-400.102"
          }
        },
        "CH1_FF_TX_D_19": {
          "hide_name": 0,
          "bits": [ 57 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:400.120-400.134"
          }
        },
        "CH1_FF_TX_D_2": {
          "hide_name": 0,
          "bits": [ 23 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:396.83-396.96"
          }
        },
        "CH1_FF_TX_D_20": {
          "hide_name": 0,
          "bits": [ 59 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:401.24-401.38"
          }
        },
        "CH1_FF_TX_D_21": {
          "hide_name": 0,
          "bits": [ 61 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:401.56-401.70"
          }
        },
        "CH1_FF_TX_D_22": {
          "hide_name": 0,
          "bits": [ 63 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:401.88-401.102"
          }
        },
        "CH1_FF_TX_D_23": {
          "hide_name": 0,
          "bits": [ 65 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:401.120-401.134"
          }
        },
        "CH1_FF_TX_D_3": {
          "hide_name": 0,
          "bits": [ 25 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:396.113-396.126"
          }
        },
        "CH1_FF_TX_D_4": {
          "hide_name": 0,
          "bits": [ 27 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:397.23-397.36"
          }
        },
        "CH1_FF_TX_D_5": {
          "hide_name": 0,
          "bits": [ 29 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:397.53-397.66"
          }
        },
        "CH1_FF_TX_D_6": {
          "hide_name": 0,
          "bits": [ 31 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:397.83-397.96"
          }
        },
        "CH1_FF_TX_D_7": {
          "hide_name": 0,
          "bits": [ 33 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:397.113-397.126"
          }
        },
        "CH1_FF_TX_D_8": {
          "hide_name": 0,
          "bits": [ 35 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:398.23-398.36"
          }
        },
        "CH1_FF_TX_D_9": {
          "hide_name": 0,
          "bits": [ 37 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:398.53-398.66"
          }
        },
        "CH1_FF_TX_F_CLK": {
          "hide_name": 0,
          "bits": [ 176 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:414.94-414.109"
          }
        },
        "CH1_FF_TX_H_CLK": {
          "hide_name": 0,
          "bits": [ 178 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:414.128-414.143"
          }
        },
        "CH1_FF_TX_PCLK": {
          "hide_name": 0,
          "bits": [ 182 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:415.57-415.71"
          }
        },
        "CH1_HDINN": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:393.41-393.50"
          }
        },
        "CH1_HDINP": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:393.19-393.28"
          }
        },
        "CH1_HDOUTN": {
          "hide_name": 0,
          "bits": [ 166 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:413.45-413.55"
          }
        },
        "CH1_HDOUTP": {
          "hide_name": 0,
          "bits": [ 164 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:413.21-413.31"
          }
        },
        "CH1_LDR_CORE2TX": {
          "hide_name": 0,
          "bits": [ 109 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:406.121-406.136"
          }
        },
        "CH1_LDR_RX2CORE": {
          "hide_name": 0,
          "bits": [ 254 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:424.68-424.83"
          }
        },
        "CH1_RX_REFCLK": {
          "hide_name": 0,
          "bits": [ 11 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:395.23-395.36"
          }
        },
        "CH1_SCIEN": {
          "hide_name": 0,
          "bits": [ 127 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:409.19-409.28"
          }
        },
        "CH1_SCISEL": {
          "hide_name": 0,
          "bits": [ 129 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:409.42-409.52"
          }
        },
        "D_CIN0": {
          "hide_name": 0,
          "bits": [ 151 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:412.22-412.28"
          }
        },
        "D_CIN1": {
          "hide_name": 0,
          "bits": [ 152 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:412.30-412.36"
          }
        },
        "D_CIN10": {
          "hide_name": 0,
          "bits": [ 161 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:412.101-412.108"
          }
        },
        "D_CIN11": {
          "hide_name": 0,
          "bits": [ 162 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:412.110-412.117"
          }
        },
        "D_CIN2": {
          "hide_name": 0,
          "bits": [ 153 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:412.38-412.44"
          }
        },
        "D_CIN3": {
          "hide_name": 0,
          "bits": [ 154 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:412.46-412.52"
          }
        },
        "D_CIN4": {
          "hide_name": 0,
          "bits": [ 155 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:412.54-412.60"
          }
        },
        "D_CIN5": {
          "hide_name": 0,
          "bits": [ 156 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:412.62-412.68"
          }
        },
        "D_CIN6": {
          "hide_name": 0,
          "bits": [ 157 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:412.70-412.76"
          }
        },
        "D_CIN7": {
          "hide_name": 0,
          "bits": [ 158 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:412.77-412.83"
          }
        },
        "D_CIN8": {
          "hide_name": 0,
          "bits": [ 159 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:412.85-412.91"
          }
        },
        "D_CIN9": {
          "hide_name": 0,
          "bits": [ 160 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:412.93-412.99"
          }
        },
        "D_COUT0": {
          "hide_name": 0,
          "bits": [ 272 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:426.9-426.16"
          }
        },
        "D_COUT1": {
          "hide_name": 0,
          "bits": [ 273 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:426.18-426.25"
          }
        },
        "D_COUT10": {
          "hide_name": 0,
          "bits": [ 282 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:426.99-426.107"
          }
        },
        "D_COUT11": {
          "hide_name": 0,
          "bits": [ 283 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:426.109-426.117"
          }
        },
        "D_COUT12": {
          "hide_name": 0,
          "bits": [ 284 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:426.119-426.127"
          }
        },
        "D_COUT13": {
          "hide_name": 0,
          "bits": [ 285 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:426.129-426.137"
          }
        },
        "D_COUT14": {
          "hide_name": 0,
          "bits": [ 286 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:426.139-426.147"
          }
        },
        "D_COUT15": {
          "hide_name": 0,
          "bits": [ 287 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:426.149-426.157"
          }
        },
        "D_COUT16": {
          "hide_name": 0,
          "bits": [ 288 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:426.159-426.167"
          }
        },
        "D_COUT17": {
          "hide_name": 0,
          "bits": [ 289 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:426.169-426.177"
          }
        },
        "D_COUT18": {
          "hide_name": 0,
          "bits": [ 290 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:426.179-426.187"
          }
        },
        "D_COUT19": {
          "hide_name": 0,
          "bits": [ 291 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:426.189-426.197"
          }
        },
        "D_COUT2": {
          "hide_name": 0,
          "bits": [ 274 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:426.27-426.34"
          }
        },
        "D_COUT3": {
          "hide_name": 0,
          "bits": [ 275 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:426.36-426.43"
          }
        },
        "D_COUT4": {
          "hide_name": 0,
          "bits": [ 276 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:426.45-426.52"
          }
        },
        "D_COUT5": {
          "hide_name": 0,
          "bits": [ 277 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:426.54-426.61"
          }
        },
        "D_COUT6": {
          "hide_name": 0,
          "bits": [ 278 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:426.63-426.70"
          }
        },
        "D_COUT7": {
          "hide_name": 0,
          "bits": [ 279 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:426.72-426.79"
          }
        },
        "D_COUT8": {
          "hide_name": 0,
          "bits": [ 280 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:426.81-426.88"
          }
        },
        "D_COUT9": {
          "hide_name": 0,
          "bits": [ 281 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:426.90-426.97"
          }
        },
        "D_CYAWSTN": {
          "hide_name": 0,
          "bits": [ 132 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:409.74-409.83"
          }
        },
        "D_FFC_DUAL_RST": {
          "hide_name": 0,
          "bits": [ 134 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:410.8-410.22"
          }
        },
        "D_FFC_MACROPDB": {
          "hide_name": 0,
          "bits": [ 136 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:410.41-410.55"
          }
        },
        "D_FFC_MACRO_RST": {
          "hide_name": 0,
          "bits": [ 135 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:410.24-410.39"
          }
        },
        "D_FFC_SYNC_TOGGLE": {
          "hide_name": 0,
          "bits": [ 133 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:409.85-409.102"
          }
        },
        "D_FFC_TRST": {
          "hide_name": 0,
          "bits": [ 137 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:410.57-410.67"
          }
        },
        "D_FFS_PLOL": {
          "hide_name": 0,
          "bits": [ 293 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:429.9-429.19"
          }
        },
        "D_REFCLKI": {
          "hide_name": 0,
          "bits": [ 292 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:428.9-428.18"
          }
        },
        "D_SCAN_ENABLE": {
          "hide_name": 0,
          "bits": [ 140 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:410.117-410.130"
          }
        },
        "D_SCAN_IN_0": {
          "hide_name": 0,
          "bits": [ 141 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:410.132-410.143"
          }
        },
        "D_SCAN_IN_1": {
          "hide_name": 0,
          "bits": [ 142 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:411.8-411.19"
          }
        },
        "D_SCAN_IN_2": {
          "hide_name": 0,
          "bits": [ 143 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:411.21-411.32"
          }
        },
        "D_SCAN_IN_3": {
          "hide_name": 0,
          "bits": [ 144 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:411.34-411.45"
          }
        },
        "D_SCAN_IN_4": {
          "hide_name": 0,
          "bits": [ 145 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:411.47-411.58"
          }
        },
        "D_SCAN_IN_5": {
          "hide_name": 0,
          "bits": [ 146 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:411.60-411.71"
          }
        },
        "D_SCAN_IN_6": {
          "hide_name": 0,
          "bits": [ 147 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:411.73-411.84"
          }
        },
        "D_SCAN_IN_7": {
          "hide_name": 0,
          "bits": [ 148 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:411.86-411.97"
          }
        },
        "D_SCAN_MODE": {
          "hide_name": 0,
          "bits": [ 149 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:411.99-411.110"
          }
        },
        "D_SCAN_OUT_0": {
          "hide_name": 0,
          "bits": [ 264 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:425.71-425.83"
          }
        },
        "D_SCAN_OUT_1": {
          "hide_name": 0,
          "bits": [ 265 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:425.85-425.97"
          }
        },
        "D_SCAN_OUT_2": {
          "hide_name": 0,
          "bits": [ 266 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:425.99-425.111"
          }
        },
        "D_SCAN_OUT_3": {
          "hide_name": 0,
          "bits": [ 267 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:425.113-425.125"
          }
        },
        "D_SCAN_OUT_4": {
          "hide_name": 0,
          "bits": [ 268 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:425.127-425.139"
          }
        },
        "D_SCAN_OUT_5": {
          "hide_name": 0,
          "bits": [ 269 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:425.141-425.153"
          }
        },
        "D_SCAN_OUT_6": {
          "hide_name": 0,
          "bits": [ 270 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:425.155-425.167"
          }
        },
        "D_SCAN_OUT_7": {
          "hide_name": 0,
          "bits": [ 271 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:425.169-425.181"
          }
        },
        "D_SCAN_RESET": {
          "hide_name": 0,
          "bits": [ 150 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:412.8-412.20"
          }
        },
        "D_SCIADDR0": {
          "hide_name": 0,
          "bits": [ 118 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:408.8-408.18"
          }
        },
        "D_SCIADDR1": {
          "hide_name": 0,
          "bits": [ 119 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:408.20-408.30"
          }
        },
        "D_SCIADDR2": {
          "hide_name": 0,
          "bits": [ 120 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:408.32-408.42"
          }
        },
        "D_SCIADDR3": {
          "hide_name": 0,
          "bits": [ 121 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:408.44-408.54"
          }
        },
        "D_SCIADDR4": {
          "hide_name": 0,
          "bits": [ 122 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:408.56-408.66"
          }
        },
        "D_SCIADDR5": {
          "hide_name": 0,
          "bits": [ 123 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:408.68-408.78"
          }
        },
        "D_SCIENAUX": {
          "hide_name": 0,
          "bits": [ 124 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:408.80-408.90"
          }
        },
        "D_SCIINT": {
          "hide_name": 0,
          "bits": [ 263 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:425.61-425.69"
          }
        },
        "D_SCIRD": {
          "hide_name": 0,
          "bits": [ 130 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:409.54-409.61"
          }
        },
        "D_SCIRDATA0": {
          "hide_name": 0,
          "bits": [ 255 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:424.85-424.96"
          }
        },
        "D_SCIRDATA1": {
          "hide_name": 0,
          "bits": [ 256 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:424.98-424.109"
          }
        },
        "D_SCIRDATA2": {
          "hide_name": 0,
          "bits": [ 257 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:424.111-424.122"
          }
        },
        "D_SCIRDATA3": {
          "hide_name": 0,
          "bits": [ 258 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:424.124-424.135"
          }
        },
        "D_SCIRDATA4": {
          "hide_name": 0,
          "bits": [ 259 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:425.9-425.20"
          }
        },
        "D_SCIRDATA5": {
          "hide_name": 0,
          "bits": [ 260 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:425.22-425.33"
          }
        },
        "D_SCIRDATA6": {
          "hide_name": 0,
          "bits": [ 261 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:425.35-425.46"
          }
        },
        "D_SCIRDATA7": {
          "hide_name": 0,
          "bits": [ 262 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:425.48-425.59"
          }
        },
        "D_SCISELAUX": {
          "hide_name": 0,
          "bits": [ 125 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:408.92-408.103"
          }
        },
        "D_SCIWDATA0": {
          "hide_name": 0,
          "bits": [ 110 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:407.8-407.19"
          }
        },
        "D_SCIWDATA1": {
          "hide_name": 0,
          "bits": [ 111 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:407.21-407.32"
          }
        },
        "D_SCIWDATA2": {
          "hide_name": 0,
          "bits": [ 112 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:407.34-407.45"
          }
        },
        "D_SCIWDATA3": {
          "hide_name": 0,
          "bits": [ 113 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:407.47-407.58"
          }
        },
        "D_SCIWDATA4": {
          "hide_name": 0,
          "bits": [ 114 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:407.60-407.71"
          }
        },
        "D_SCIWDATA5": {
          "hide_name": 0,
          "bits": [ 115 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:407.73-407.84"
          }
        },
        "D_SCIWDATA6": {
          "hide_name": 0,
          "bits": [ 116 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:407.86-407.97"
          }
        },
        "D_SCIWDATA7": {
          "hide_name": 0,
          "bits": [ 117 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:407.99-407.110"
          }
        },
        "D_SCIWSTN": {
          "hide_name": 0,
          "bits": [ 131 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:409.63-409.72"
          }
        },
        "D_SYNC_ND": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:394.52-394.61"
          }
        },
        "D_SYNC_PULSE2ND": {
          "hide_name": 0,
          "bits": [ 169 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:413.97-413.112"
          }
        },
        "D_TXBIT_CLKN_FROM_ND": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:394.30-394.50"
          }
        },
        "D_TXBIT_CLKN_TO_ND": {
          "hide_name": 0,
          "bits": [ 168 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:413.77-413.95"
          }
        },
        "D_TXBIT_CLKP_FROM_ND": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:394.8-394.28"
          }
        },
        "D_TXBIT_CLKP_TO_ND": {
          "hide_name": 0,
          "bits": [ 167 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:413.57-413.75"
          }
        },
        "D_TXPLL_LOL_FROM_ND": {
          "hide_name": 0,
          "bits": [ 9 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:394.63-394.82"
          }
        },
        "D_TXPLL_LOL_TO_ND": {
          "hide_name": 0,
          "bits": [ 170 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:413.114-413.131"
          }
        }
      }
    },
    "DDRDLLA": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:334.1-340.10"
      },
      "parameter_default_values": {
        "FORCE_MAX_DELAY": "NO",
        "GSR": "ENABLED"
      },
      "ports": {
        "CLK": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "RST": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "UDDCNTLN": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "FREEZE": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "LOCK": {
          "direction": "output",
          "bits": [ 6 ]
        },
        "DDRDEL": {
          "direction": "output",
          "bits": [ 7 ]
        },
        "DCNTL7": {
          "direction": "output",
          "bits": [ 8 ]
        },
        "DCNTL6": {
          "direction": "output",
          "bits": [ 9 ]
        },
        "DCNTL5": {
          "direction": "output",
          "bits": [ 10 ]
        },
        "DCNTL4": {
          "direction": "output",
          "bits": [ 11 ]
        },
        "DCNTL3": {
          "direction": "output",
          "bits": [ 12 ]
        },
        "DCNTL2": {
          "direction": "output",
          "bits": [ 13 ]
        },
        "DCNTL1": {
          "direction": "output",
          "bits": [ 14 ]
        },
        "DCNTL0": {
          "direction": "output",
          "bits": [ 15 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CLK": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:335.8-335.11"
          }
        },
        "DCNTL0": {
          "hide_name": 0,
          "bits": [ 15 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:336.79-336.85"
          }
        },
        "DCNTL1": {
          "hide_name": 0,
          "bits": [ 14 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:336.71-336.77"
          }
        },
        "DCNTL2": {
          "hide_name": 0,
          "bits": [ 13 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:336.63-336.69"
          }
        },
        "DCNTL3": {
          "hide_name": 0,
          "bits": [ 12 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:336.55-336.61"
          }
        },
        "DCNTL4": {
          "hide_name": 0,
          "bits": [ 11 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:336.47-336.53"
          }
        },
        "DCNTL5": {
          "hide_name": 0,
          "bits": [ 10 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:336.39-336.45"
          }
        },
        "DCNTL6": {
          "hide_name": 0,
          "bits": [ 9 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:336.31-336.37"
          }
        },
        "DCNTL7": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:336.23-336.29"
          }
        },
        "DDRDEL": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:336.15-336.21"
          }
        },
        "FREEZE": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:335.28-335.34"
          }
        },
        "LOCK": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:336.9-336.13"
          }
        },
        "RST": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:335.13-335.16"
          }
        },
        "UDDCNTLN": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:335.18-335.26"
          }
        }
      }
    },
    "DELAYF": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:199.1-205.10"
      },
      "parameter_default_values": {
        "DEL_MODE": "USER_DEFINED",
        "DEL_VALUE": "00000000000000000000000000000000"
      },
      "ports": {
        "A": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "LOADN": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "MOVE": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "DIRECTION": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "Z": {
          "direction": "output",
          "bits": [ 6 ]
        },
        "CFLAG": {
          "direction": "output",
          "bits": [ 7 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "A": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:200.8-200.9"
          }
        },
        "CFLAG": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:201.12-201.17"
          }
        },
        "DIRECTION": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:200.24-200.33"
          }
        },
        "LOADN": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:200.11-200.16"
          }
        },
        "MOVE": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:200.18-200.22"
          }
        },
        "Z": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:201.9-201.10"
          }
        }
      }
    },
    "DELAYG": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:208.1-214.10"
      },
      "parameter_default_values": {
        "DEL_MODE": "USER_DEFINED",
        "DEL_VALUE": "00000000000000000000000000000000"
      },
      "ports": {
        "A": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "Z": {
          "direction": "output",
          "bits": [ 3 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "A": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:209.8-209.9"
          }
        },
        "Z": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:210.9-210.10"
          }
        }
      }
    },
    "DLLDELD": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:343.1-349.10"
      },
      "parameter_default_values": {
        "DEL_ADJ": "PLUS",
        "DEL_VAL": "00000000000000000000000000000000"
      },
      "ports": {
        "A": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "DDRDEL": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "LOADN": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "MOVE": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "DIRECTION": {
          "direction": "input",
          "bits": [ 6 ]
        },
        "Z": {
          "direction": "output",
          "bits": [ 7 ]
        },
        "CFLAG": {
          "direction": "output",
          "bits": [ 8 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "A": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:344.8-344.9"
          }
        },
        "CFLAG": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:345.12-345.17"
          }
        },
        "DDRDEL": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:344.11-344.17"
          }
        },
        "DIRECTION": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:344.32-344.41"
          }
        },
        "LOADN": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:344.19-344.24"
          }
        },
        "MOVE": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:344.26-344.30"
          }
        },
        "Z": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:345.9-345.10"
          }
        }
      }
    },
    "DP16KD": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:602.1-815.10"
      },
      "parameter_default_values": {
        "ADA0MUX": "ADA0",
        "ADA10MUX": "ADA10",
        "ADA11MUX": "ADA11",
        "ADA12MUX": "ADA12",
        "ADA13MUX": "ADA13",
        "ADA1MUX": "ADA1",
        "ADA2MUX": "ADA2",
        "ADA3MUX": "ADA3",
        "ADA4MUX": "ADA4",
        "ADA5MUX": "ADA5",
        "ADA6MUX": "ADA6",
        "ADA7MUX": "ADA7",
        "ADA8MUX": "ADA8",
        "ADA9MUX": "ADA9",
        "ADB0MUX": "ADB0",
        "ADB10MUX": "ADB10",
        "ADB11MUX": "ADB11",
        "ADB12MUX": "ADB12",
        "ADB13MUX": "ADB13",
        "ADB1MUX": "ADB1",
        "ADB2MUX": "ADB2",
        "ADB3MUX": "ADB3",
        "ADB4MUX": "ADB4",
        "ADB5MUX": "ADB5",
        "ADB6MUX": "ADB6",
        "ADB7MUX": "ADB7",
        "ADB8MUX": "ADB8",
        "ADB9MUX": "ADB9",
        "ASYNC_RESET_RELEASE": "SYNC",
        "CEAMUX": "CEA",
        "CEBMUX": "CEB",
        "CLKAMUX": "CLKA",
        "CLKBMUX": "CLKB",
        "CSA0MUX": "CSA0",
        "CSA1MUX": "CSA1",
        "CSA2MUX": "CSA2",
        "CSB0MUX": "CSB0",
        "CSB1MUX": "CSB1",
        "CSB2MUX": "CSB2",
        "CSDECODE_A": "0b000",
        "CSDECODE_B": "0b000",
        "DATA_WIDTH_A": "00000000000000000000000000010010",
        "DATA_WIDTH_B": "00000000000000000000000000010010",
        "DIA0MUX": "DIA0",
        "DIA10MUX": "DIA10",
        "DIA11MUX": "DIA11",
        "DIA12MUX": "DIA12",
        "DIA13MUX": "DIA13",
        "DIA14MUX": "DIA14",
        "DIA15MUX": "DIA15",
        "DIA16MUX": "DIA16",
        "DIA17MUX": "DIA17",
        "DIA1MUX": "DIA1",
        "DIA2MUX": "DIA2",
        "DIA3MUX": "DIA3",
        "DIA4MUX": "DIA4",
        "DIA5MUX": "DIA5",
        "DIA6MUX": "DIA6",
        "DIA7MUX": "DIA7",
        "DIA8MUX": "DIA8",
        "DIA9MUX": "DIA9",
        "DIB0MUX": "DIB0",
        "DIB10MUX": "DIB10",
        "DIB11MUX": "DIB11",
        "DIB12MUX": "DIB12",
        "DIB13MUX": "DIB13",
        "DIB14MUX": "DIB14",
        "DIB15MUX": "DIB15",
        "DIB16MUX": "DIB16",
        "DIB17MUX": "DIB17",
        "DIB1MUX": "DIB1",
        "DIB2MUX": "DIB2",
        "DIB3MUX": "DIB3",
        "DIB4MUX": "DIB4",
        "DIB5MUX": "DIB5",
        "DIB6MUX": "DIB6",
        "DIB7MUX": "DIB7",
        "DIB8MUX": "DIB8",
        "DIB9MUX": "DIB9",
        "DOA0MUX": "DOA0",
        "DOA10MUX": "DOA10",
        "DOA11MUX": "DOA11",
        "DOA12MUX": "DOA12",
        "DOA13MUX": "DOA13",
        "DOA14MUX": "DOA14",
        "DOA15MUX": "DOA15",
        "DOA16MUX": "DOA16",
        "DOA17MUX": "DOA17",
        "DOA1MUX": "DOA1",
        "DOA2MUX": "DOA2",
        "DOA3MUX": "DOA3",
        "DOA4MUX": "DOA4",
        "DOA5MUX": "DOA5",
        "DOA6MUX": "DOA6",
        "DOA7MUX": "DOA7",
        "DOA8MUX": "DOA8",
        "DOA9MUX": "DOA9",
        "DOB0MUX": "DOB0",
        "DOB10MUX": "DOB10",
        "DOB11MUX": "DOB11",
        "DOB12MUX": "DOB12",
        "DOB13MUX": "DOB13",
        "DOB14MUX": "DOB14",
        "DOB15MUX": "DOB15",
        "DOB16MUX": "DOB16",
        "DOB17MUX": "DOB17",
        "DOB1MUX": "DOB1",
        "DOB2MUX": "DOB2",
        "DOB3MUX": "DOB3",
        "DOB4MUX": "DOB4",
        "DOB5MUX": "DOB5",
        "DOB6MUX": "DOB6",
        "DOB7MUX": "DOB7",
        "DOB8MUX": "DOB8",
        "DOB9MUX": "DOB9",
        "GSR": "ENABLED",
        "INITVAL_00": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_01": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_02": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_03": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_04": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_05": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_06": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_07": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_08": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_09": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_0A": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_0B": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_0C": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_0D": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_0E": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_0F": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_10": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_11": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_12": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_13": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_14": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_15": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_16": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_17": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_18": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_19": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_1A": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_1B": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_1C": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_1D": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_1E": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_1F": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_20": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_21": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_22": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_23": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_24": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_25": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_26": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_27": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_28": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_29": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_2A": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_2B": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_2C": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_2D": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_2E": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_2F": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_30": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_31": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_32": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_33": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_34": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_35": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_36": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_37": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_38": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_39": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_3A": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_3B": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_3C": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_3D": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_3E": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_3F": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "OCEAMUX": "OCEA",
        "OCEBMUX": "OCEB",
        "REGMODE_A": "NOREG",
        "REGMODE_B": "NOREG",
        "RESETMODE": "SYNC",
        "RSTAMUX": "RSTA",
        "RSTBMUX": "RSTB",
        "WEAMUX": "WEA",
        "WEBMUX": "WEB",
        "WID": "00000000000000000000000000000000",
        "WRITEMODE_A": "NORMAL",
        "WRITEMODE_B": "NORMAL"
      },
      "ports": {
        "DIA17": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "DIA16": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "DIA15": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "DIA14": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "DIA13": {
          "direction": "input",
          "bits": [ 6 ]
        },
        "DIA12": {
          "direction": "input",
          "bits": [ 7 ]
        },
        "DIA11": {
          "direction": "input",
          "bits": [ 8 ]
        },
        "DIA10": {
          "direction": "input",
          "bits": [ 9 ]
        },
        "DIA9": {
          "direction": "input",
          "bits": [ 10 ]
        },
        "DIA8": {
          "direction": "input",
          "bits": [ 11 ]
        },
        "DIA7": {
          "direction": "input",
          "bits": [ 12 ]
        },
        "DIA6": {
          "direction": "input",
          "bits": [ 13 ]
        },
        "DIA5": {
          "direction": "input",
          "bits": [ 14 ]
        },
        "DIA4": {
          "direction": "input",
          "bits": [ 15 ]
        },
        "DIA3": {
          "direction": "input",
          "bits": [ 16 ]
        },
        "DIA2": {
          "direction": "input",
          "bits": [ 17 ]
        },
        "DIA1": {
          "direction": "input",
          "bits": [ 18 ]
        },
        "DIA0": {
          "direction": "input",
          "bits": [ 19 ]
        },
        "ADA13": {
          "direction": "input",
          "bits": [ 20 ]
        },
        "ADA12": {
          "direction": "input",
          "bits": [ 21 ]
        },
        "ADA11": {
          "direction": "input",
          "bits": [ 22 ]
        },
        "ADA10": {
          "direction": "input",
          "bits": [ 23 ]
        },
        "ADA9": {
          "direction": "input",
          "bits": [ 24 ]
        },
        "ADA8": {
          "direction": "input",
          "bits": [ 25 ]
        },
        "ADA7": {
          "direction": "input",
          "bits": [ 26 ]
        },
        "ADA6": {
          "direction": "input",
          "bits": [ 27 ]
        },
        "ADA5": {
          "direction": "input",
          "bits": [ 28 ]
        },
        "ADA4": {
          "direction": "input",
          "bits": [ 29 ]
        },
        "ADA3": {
          "direction": "input",
          "bits": [ 30 ]
        },
        "ADA2": {
          "direction": "input",
          "bits": [ 31 ]
        },
        "ADA1": {
          "direction": "input",
          "bits": [ 32 ]
        },
        "ADA0": {
          "direction": "input",
          "bits": [ 33 ]
        },
        "CEA": {
          "direction": "input",
          "bits": [ 34 ]
        },
        "OCEA": {
          "direction": "input",
          "bits": [ 35 ]
        },
        "CLKA": {
          "direction": "input",
          "bits": [ 36 ]
        },
        "WEA": {
          "direction": "input",
          "bits": [ 37 ]
        },
        "RSTA": {
          "direction": "input",
          "bits": [ 38 ]
        },
        "CSA2": {
          "direction": "input",
          "bits": [ 39 ]
        },
        "CSA1": {
          "direction": "input",
          "bits": [ 40 ]
        },
        "CSA0": {
          "direction": "input",
          "bits": [ 41 ]
        },
        "DOA17": {
          "direction": "output",
          "bits": [ 42 ]
        },
        "DOA16": {
          "direction": "output",
          "bits": [ 43 ]
        },
        "DOA15": {
          "direction": "output",
          "bits": [ 44 ]
        },
        "DOA14": {
          "direction": "output",
          "bits": [ 45 ]
        },
        "DOA13": {
          "direction": "output",
          "bits": [ 46 ]
        },
        "DOA12": {
          "direction": "output",
          "bits": [ 47 ]
        },
        "DOA11": {
          "direction": "output",
          "bits": [ 48 ]
        },
        "DOA10": {
          "direction": "output",
          "bits": [ 49 ]
        },
        "DOA9": {
          "direction": "output",
          "bits": [ 50 ]
        },
        "DOA8": {
          "direction": "output",
          "bits": [ 51 ]
        },
        "DOA7": {
          "direction": "output",
          "bits": [ 52 ]
        },
        "DOA6": {
          "direction": "output",
          "bits": [ 53 ]
        },
        "DOA5": {
          "direction": "output",
          "bits": [ 54 ]
        },
        "DOA4": {
          "direction": "output",
          "bits": [ 55 ]
        },
        "DOA3": {
          "direction": "output",
          "bits": [ 56 ]
        },
        "DOA2": {
          "direction": "output",
          "bits": [ 57 ]
        },
        "DOA1": {
          "direction": "output",
          "bits": [ 58 ]
        },
        "DOA0": {
          "direction": "output",
          "bits": [ 59 ]
        },
        "DIB17": {
          "direction": "input",
          "bits": [ 60 ]
        },
        "DIB16": {
          "direction": "input",
          "bits": [ 61 ]
        },
        "DIB15": {
          "direction": "input",
          "bits": [ 62 ]
        },
        "DIB14": {
          "direction": "input",
          "bits": [ 63 ]
        },
        "DIB13": {
          "direction": "input",
          "bits": [ 64 ]
        },
        "DIB12": {
          "direction": "input",
          "bits": [ 65 ]
        },
        "DIB11": {
          "direction": "input",
          "bits": [ 66 ]
        },
        "DIB10": {
          "direction": "input",
          "bits": [ 67 ]
        },
        "DIB9": {
          "direction": "input",
          "bits": [ 68 ]
        },
        "DIB8": {
          "direction": "input",
          "bits": [ 69 ]
        },
        "DIB7": {
          "direction": "input",
          "bits": [ 70 ]
        },
        "DIB6": {
          "direction": "input",
          "bits": [ 71 ]
        },
        "DIB5": {
          "direction": "input",
          "bits": [ 72 ]
        },
        "DIB4": {
          "direction": "input",
          "bits": [ 73 ]
        },
        "DIB3": {
          "direction": "input",
          "bits": [ 74 ]
        },
        "DIB2": {
          "direction": "input",
          "bits": [ 75 ]
        },
        "DIB1": {
          "direction": "input",
          "bits": [ 76 ]
        },
        "DIB0": {
          "direction": "input",
          "bits": [ 77 ]
        },
        "ADB13": {
          "direction": "input",
          "bits": [ 78 ]
        },
        "ADB12": {
          "direction": "input",
          "bits": [ 79 ]
        },
        "ADB11": {
          "direction": "input",
          "bits": [ 80 ]
        },
        "ADB10": {
          "direction": "input",
          "bits": [ 81 ]
        },
        "ADB9": {
          "direction": "input",
          "bits": [ 82 ]
        },
        "ADB8": {
          "direction": "input",
          "bits": [ 83 ]
        },
        "ADB7": {
          "direction": "input",
          "bits": [ 84 ]
        },
        "ADB6": {
          "direction": "input",
          "bits": [ 85 ]
        },
        "ADB5": {
          "direction": "input",
          "bits": [ 86 ]
        },
        "ADB4": {
          "direction": "input",
          "bits": [ 87 ]
        },
        "ADB3": {
          "direction": "input",
          "bits": [ 88 ]
        },
        "ADB2": {
          "direction": "input",
          "bits": [ 89 ]
        },
        "ADB1": {
          "direction": "input",
          "bits": [ 90 ]
        },
        "ADB0": {
          "direction": "input",
          "bits": [ 91 ]
        },
        "CEB": {
          "direction": "input",
          "bits": [ 92 ]
        },
        "OCEB": {
          "direction": "input",
          "bits": [ 93 ]
        },
        "CLKB": {
          "direction": "input",
          "bits": [ 94 ]
        },
        "WEB": {
          "direction": "input",
          "bits": [ 95 ]
        },
        "RSTB": {
          "direction": "input",
          "bits": [ 96 ]
        },
        "CSB2": {
          "direction": "input",
          "bits": [ 97 ]
        },
        "CSB1": {
          "direction": "input",
          "bits": [ 98 ]
        },
        "CSB0": {
          "direction": "input",
          "bits": [ 99 ]
        },
        "DOB17": {
          "direction": "output",
          "bits": [ 100 ]
        },
        "DOB16": {
          "direction": "output",
          "bits": [ 101 ]
        },
        "DOB15": {
          "direction": "output",
          "bits": [ 102 ]
        },
        "DOB14": {
          "direction": "output",
          "bits": [ 103 ]
        },
        "DOB13": {
          "direction": "output",
          "bits": [ 104 ]
        },
        "DOB12": {
          "direction": "output",
          "bits": [ 105 ]
        },
        "DOB11": {
          "direction": "output",
          "bits": [ 106 ]
        },
        "DOB10": {
          "direction": "output",
          "bits": [ 107 ]
        },
        "DOB9": {
          "direction": "output",
          "bits": [ 108 ]
        },
        "DOB8": {
          "direction": "output",
          "bits": [ 109 ]
        },
        "DOB7": {
          "direction": "output",
          "bits": [ 110 ]
        },
        "DOB6": {
          "direction": "output",
          "bits": [ 111 ]
        },
        "DOB5": {
          "direction": "output",
          "bits": [ 112 ]
        },
        "DOB4": {
          "direction": "output",
          "bits": [ 113 ]
        },
        "DOB3": {
          "direction": "output",
          "bits": [ 114 ]
        },
        "DOB2": {
          "direction": "output",
          "bits": [ 115 ]
        },
        "DOB1": {
          "direction": "output",
          "bits": [ 116 ]
        },
        "DOB0": {
          "direction": "output",
          "bits": [ 117 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "ADA0": {
          "hide_name": 0,
          "bits": [ 33 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:604.91-604.95"
          }
        },
        "ADA1": {
          "hide_name": 0,
          "bits": [ 32 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:604.85-604.89"
          }
        },
        "ADA10": {
          "hide_name": 0,
          "bits": [ 23 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:604.30-604.35"
          }
        },
        "ADA11": {
          "hide_name": 0,
          "bits": [ 22 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:604.23-604.28"
          }
        },
        "ADA12": {
          "hide_name": 0,
          "bits": [ 21 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:604.16-604.21"
          }
        },
        "ADA13": {
          "hide_name": 0,
          "bits": [ 20 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:604.9-604.14"
          }
        },
        "ADA2": {
          "hide_name": 0,
          "bits": [ 31 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:604.79-604.83"
          }
        },
        "ADA3": {
          "hide_name": 0,
          "bits": [ 30 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:604.73-604.77"
          }
        },
        "ADA4": {
          "hide_name": 0,
          "bits": [ 29 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:604.67-604.71"
          }
        },
        "ADA5": {
          "hide_name": 0,
          "bits": [ 28 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:604.61-604.65"
          }
        },
        "ADA6": {
          "hide_name": 0,
          "bits": [ 27 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:604.55-604.59"
          }
        },
        "ADA7": {
          "hide_name": 0,
          "bits": [ 26 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:604.49-604.53"
          }
        },
        "ADA8": {
          "hide_name": 0,
          "bits": [ 25 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:604.43-604.47"
          }
        },
        "ADA9": {
          "hide_name": 0,
          "bits": [ 24 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:604.37-604.41"
          }
        },
        "ADB0": {
          "hide_name": 0,
          "bits": [ 91 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:610.91-610.95"
          }
        },
        "ADB1": {
          "hide_name": 0,
          "bits": [ 90 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:610.85-610.89"
          }
        },
        "ADB10": {
          "hide_name": 0,
          "bits": [ 81 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:610.30-610.35"
          }
        },
        "ADB11": {
          "hide_name": 0,
          "bits": [ 80 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:610.23-610.28"
          }
        },
        "ADB12": {
          "hide_name": 0,
          "bits": [ 79 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:610.16-610.21"
          }
        },
        "ADB13": {
          "hide_name": 0,
          "bits": [ 78 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:610.9-610.14"
          }
        },
        "ADB2": {
          "hide_name": 0,
          "bits": [ 89 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:610.79-610.83"
          }
        },
        "ADB3": {
          "hide_name": 0,
          "bits": [ 88 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:610.73-610.77"
          }
        },
        "ADB4": {
          "hide_name": 0,
          "bits": [ 87 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:610.67-610.71"
          }
        },
        "ADB5": {
          "hide_name": 0,
          "bits": [ 86 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:610.61-610.65"
          }
        },
        "ADB6": {
          "hide_name": 0,
          "bits": [ 85 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:610.55-610.59"
          }
        },
        "ADB7": {
          "hide_name": 0,
          "bits": [ 84 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:610.49-610.53"
          }
        },
        "ADB8": {
          "hide_name": 0,
          "bits": [ 83 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:610.43-610.47"
          }
        },
        "ADB9": {
          "hide_name": 0,
          "bits": [ 82 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:610.37-610.41"
          }
        },
        "CEA": {
          "hide_name": 0,
          "bits": [ 34 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:605.9-605.12"
          }
        },
        "CEB": {
          "hide_name": 0,
          "bits": [ 92 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:611.9-611.12"
          }
        },
        "CLKA": {
          "hide_name": 0,
          "bits": [ 36 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:605.20-605.24"
          }
        },
        "CLKB": {
          "hide_name": 0,
          "bits": [ 94 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:611.20-611.24"
          }
        },
        "CSA0": {
          "hide_name": 0,
          "bits": [ 41 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:606.21-606.25"
          }
        },
        "CSA1": {
          "hide_name": 0,
          "bits": [ 40 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:606.15-606.19"
          }
        },
        "CSA2": {
          "hide_name": 0,
          "bits": [ 39 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:606.9-606.13"
          }
        },
        "CSB0": {
          "hide_name": 0,
          "bits": [ 99 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:612.21-612.25"
          }
        },
        "CSB1": {
          "hide_name": 0,
          "bits": [ 98 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:612.15-612.19"
          }
        },
        "CSB2": {
          "hide_name": 0,
          "bits": [ 97 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:612.9-612.13"
          }
        },
        "DIA0": {
          "hide_name": 0,
          "bits": [ 19 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:603.119-603.123"
          }
        },
        "DIA1": {
          "hide_name": 0,
          "bits": [ 18 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:603.113-603.117"
          }
        },
        "DIA10": {
          "hide_name": 0,
          "bits": [ 9 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:603.58-603.63"
          }
        },
        "DIA11": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:603.51-603.56"
          }
        },
        "DIA12": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:603.44-603.49"
          }
        },
        "DIA13": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:603.37-603.42"
          }
        },
        "DIA14": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:603.30-603.35"
          }
        },
        "DIA15": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:603.23-603.28"
          }
        },
        "DIA16": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:603.16-603.21"
          }
        },
        "DIA17": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:603.9-603.14"
          }
        },
        "DIA2": {
          "hide_name": 0,
          "bits": [ 17 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:603.107-603.111"
          }
        },
        "DIA3": {
          "hide_name": 0,
          "bits": [ 16 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:603.101-603.105"
          }
        },
        "DIA4": {
          "hide_name": 0,
          "bits": [ 15 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:603.95-603.99"
          }
        },
        "DIA5": {
          "hide_name": 0,
          "bits": [ 14 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:603.89-603.93"
          }
        },
        "DIA6": {
          "hide_name": 0,
          "bits": [ 13 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:603.83-603.87"
          }
        },
        "DIA7": {
          "hide_name": 0,
          "bits": [ 12 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:603.77-603.81"
          }
        },
        "DIA8": {
          "hide_name": 0,
          "bits": [ 11 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:603.71-603.75"
          }
        },
        "DIA9": {
          "hide_name": 0,
          "bits": [ 10 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:603.65-603.69"
          }
        },
        "DIB0": {
          "hide_name": 0,
          "bits": [ 77 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:609.119-609.123"
          }
        },
        "DIB1": {
          "hide_name": 0,
          "bits": [ 76 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:609.113-609.117"
          }
        },
        "DIB10": {
          "hide_name": 0,
          "bits": [ 67 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:609.58-609.63"
          }
        },
        "DIB11": {
          "hide_name": 0,
          "bits": [ 66 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:609.51-609.56"
          }
        },
        "DIB12": {
          "hide_name": 0,
          "bits": [ 65 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:609.44-609.49"
          }
        },
        "DIB13": {
          "hide_name": 0,
          "bits": [ 64 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:609.37-609.42"
          }
        },
        "DIB14": {
          "hide_name": 0,
          "bits": [ 63 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:609.30-609.35"
          }
        },
        "DIB15": {
          "hide_name": 0,
          "bits": [ 62 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:609.23-609.28"
          }
        },
        "DIB16": {
          "hide_name": 0,
          "bits": [ 61 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:609.16-609.21"
          }
        },
        "DIB17": {
          "hide_name": 0,
          "bits": [ 60 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:609.9-609.14"
          }
        },
        "DIB2": {
          "hide_name": 0,
          "bits": [ 75 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:609.107-609.111"
          }
        },
        "DIB3": {
          "hide_name": 0,
          "bits": [ 74 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:609.101-609.105"
          }
        },
        "DIB4": {
          "hide_name": 0,
          "bits": [ 73 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:609.95-609.99"
          }
        },
        "DIB5": {
          "hide_name": 0,
          "bits": [ 72 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:609.89-609.93"
          }
        },
        "DIB6": {
          "hide_name": 0,
          "bits": [ 71 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:609.83-609.87"
          }
        },
        "DIB7": {
          "hide_name": 0,
          "bits": [ 70 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:609.77-609.81"
          }
        },
        "DIB8": {
          "hide_name": 0,
          "bits": [ 69 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:609.71-609.75"
          }
        },
        "DIB9": {
          "hide_name": 0,
          "bits": [ 68 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:609.65-609.69"
          }
        },
        "DOA0": {
          "hide_name": 0,
          "bits": [ 59 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:607.120-607.124"
          }
        },
        "DOA1": {
          "hide_name": 0,
          "bits": [ 58 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:607.114-607.118"
          }
        },
        "DOA10": {
          "hide_name": 0,
          "bits": [ 49 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:607.59-607.64"
          }
        },
        "DOA11": {
          "hide_name": 0,
          "bits": [ 48 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:607.52-607.57"
          }
        },
        "DOA12": {
          "hide_name": 0,
          "bits": [ 47 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:607.45-607.50"
          }
        },
        "DOA13": {
          "hide_name": 0,
          "bits": [ 46 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:607.38-607.43"
          }
        },
        "DOA14": {
          "hide_name": 0,
          "bits": [ 45 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:607.31-607.36"
          }
        },
        "DOA15": {
          "hide_name": 0,
          "bits": [ 44 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:607.24-607.29"
          }
        },
        "DOA16": {
          "hide_name": 0,
          "bits": [ 43 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:607.17-607.22"
          }
        },
        "DOA17": {
          "hide_name": 0,
          "bits": [ 42 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:607.10-607.15"
          }
        },
        "DOA2": {
          "hide_name": 0,
          "bits": [ 57 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:607.108-607.112"
          }
        },
        "DOA3": {
          "hide_name": 0,
          "bits": [ 56 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:607.102-607.106"
          }
        },
        "DOA4": {
          "hide_name": 0,
          "bits": [ 55 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:607.96-607.100"
          }
        },
        "DOA5": {
          "hide_name": 0,
          "bits": [ 54 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:607.90-607.94"
          }
        },
        "DOA6": {
          "hide_name": 0,
          "bits": [ 53 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:607.84-607.88"
          }
        },
        "DOA7": {
          "hide_name": 0,
          "bits": [ 52 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:607.78-607.82"
          }
        },
        "DOA8": {
          "hide_name": 0,
          "bits": [ 51 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:607.72-607.76"
          }
        },
        "DOA9": {
          "hide_name": 0,
          "bits": [ 50 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:607.66-607.70"
          }
        },
        "DOB0": {
          "hide_name": 0,
          "bits": [ 117 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:613.120-613.124"
          }
        },
        "DOB1": {
          "hide_name": 0,
          "bits": [ 116 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:613.114-613.118"
          }
        },
        "DOB10": {
          "hide_name": 0,
          "bits": [ 107 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:613.59-613.64"
          }
        },
        "DOB11": {
          "hide_name": 0,
          "bits": [ 106 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:613.52-613.57"
          }
        },
        "DOB12": {
          "hide_name": 0,
          "bits": [ 105 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:613.45-613.50"
          }
        },
        "DOB13": {
          "hide_name": 0,
          "bits": [ 104 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:613.38-613.43"
          }
        },
        "DOB14": {
          "hide_name": 0,
          "bits": [ 103 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:613.31-613.36"
          }
        },
        "DOB15": {
          "hide_name": 0,
          "bits": [ 102 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:613.24-613.29"
          }
        },
        "DOB16": {
          "hide_name": 0,
          "bits": [ 101 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:613.17-613.22"
          }
        },
        "DOB17": {
          "hide_name": 0,
          "bits": [ 100 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:613.10-613.15"
          }
        },
        "DOB2": {
          "hide_name": 0,
          "bits": [ 115 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:613.108-613.112"
          }
        },
        "DOB3": {
          "hide_name": 0,
          "bits": [ 114 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:613.102-613.106"
          }
        },
        "DOB4": {
          "hide_name": 0,
          "bits": [ 113 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:613.96-613.100"
          }
        },
        "DOB5": {
          "hide_name": 0,
          "bits": [ 112 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:613.90-613.94"
          }
        },
        "DOB6": {
          "hide_name": 0,
          "bits": [ 111 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:613.84-613.88"
          }
        },
        "DOB7": {
          "hide_name": 0,
          "bits": [ 110 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:613.78-613.82"
          }
        },
        "DOB8": {
          "hide_name": 0,
          "bits": [ 109 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:613.72-613.76"
          }
        },
        "DOB9": {
          "hide_name": 0,
          "bits": [ 108 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:613.66-613.70"
          }
        },
        "OCEA": {
          "hide_name": 0,
          "bits": [ 35 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:605.14-605.18"
          }
        },
        "OCEB": {
          "hide_name": 0,
          "bits": [ 93 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:611.14-611.18"
          }
        },
        "RSTA": {
          "hide_name": 0,
          "bits": [ 38 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:605.31-605.35"
          }
        },
        "RSTB": {
          "hide_name": 0,
          "bits": [ 96 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:611.31-611.35"
          }
        },
        "WEA": {
          "hide_name": 0,
          "bits": [ 37 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:605.26-605.29"
          }
        },
        "WEB": {
          "hide_name": 0,
          "bits": [ 95 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:611.26-611.29"
          }
        }
      }
    },
    "DPR16X4C": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "abc9_box": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:236.1-295.10"
      },
      "parameter_default_values": {
        "INITVAL": "0x0000000000000000 "
      },
      "ports": {
        "DI": {
          "direction": "input",
          "bits": [ 2, 3, 4, 5 ]
        },
        "WCK": {
          "direction": "input",
          "bits": [ 6 ]
        },
        "WRE": {
          "direction": "input",
          "bits": [ 7 ]
        },
        "RAD": {
          "direction": "input",
          "bits": [ 8, 9, 10, 11 ]
        },
        "WAD": {
          "direction": "input",
          "bits": [ 12, 13, 14, 15 ]
        },
        "DO": {
          "direction": "output",
          "bits": [ 16, 17, 18, 19 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "DI": {
          "hide_name": 0,
          "bits": [ 2, 3, 4, 5 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:237.15-237.17"
          }
        },
        "DO": {
          "hide_name": 0,
          "bits": [ 16, 17, 18, 19 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:241.16-241.18"
          }
        },
        "RAD": {
          "hide_name": 0,
          "bits": [ 8, 9, 10, 11 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:239.15-239.18"
          }
        },
        "WAD": {
          "hide_name": 0,
          "bits": [ 12, 13, 14, 15 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:240.15-240.18"
          }
        },
        "WCK": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:238.9-238.12"
          }
        },
        "WRE": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:238.14-238.17"
          }
        }
      }
    },
    "DQSBUFM": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:316.1-331.10"
      },
      "parameter_default_values": {
        "DQS_LI_DEL_ADJ": "FACTORYONLY",
        "DQS_LI_DEL_VAL": "00000000000000000000000000000000",
        "DQS_LO_DEL_ADJ": "FACTORYONLY",
        "DQS_LO_DEL_VAL": "00000000000000000000000000000000",
        "GSR": "ENABLED"
      },
      "ports": {
        "DQSI": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "READ1": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "READ0": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "READCLKSEL2": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "READCLKSEL1": {
          "direction": "input",
          "bits": [ 6 ]
        },
        "READCLKSEL0": {
          "direction": "input",
          "bits": [ 7 ]
        },
        "DDRDEL": {
          "direction": "input",
          "bits": [ 8 ]
        },
        "ECLK": {
          "direction": "input",
          "bits": [ 9 ]
        },
        "SCLK": {
          "direction": "input",
          "bits": [ 10 ]
        },
        "DYNDELAY7": {
          "direction": "input",
          "bits": [ 11 ]
        },
        "DYNDELAY6": {
          "direction": "input",
          "bits": [ 12 ]
        },
        "DYNDELAY5": {
          "direction": "input",
          "bits": [ 13 ]
        },
        "DYNDELAY4": {
          "direction": "input",
          "bits": [ 14 ]
        },
        "DYNDELAY3": {
          "direction": "input",
          "bits": [ 15 ]
        },
        "DYNDELAY2": {
          "direction": "input",
          "bits": [ 16 ]
        },
        "DYNDELAY1": {
          "direction": "input",
          "bits": [ 17 ]
        },
        "DYNDELAY0": {
          "direction": "input",
          "bits": [ 18 ]
        },
        "RST": {
          "direction": "input",
          "bits": [ 19 ]
        },
        "RDLOADN": {
          "direction": "input",
          "bits": [ 20 ]
        },
        "RDMOVE": {
          "direction": "input",
          "bits": [ 21 ]
        },
        "RDDIRECTION": {
          "direction": "input",
          "bits": [ 22 ]
        },
        "WRLOADN": {
          "direction": "input",
          "bits": [ 23 ]
        },
        "WRMOVE": {
          "direction": "input",
          "bits": [ 24 ]
        },
        "WRDIRECTION": {
          "direction": "input",
          "bits": [ 25 ]
        },
        "PAUSE": {
          "direction": "input",
          "bits": [ 26 ]
        },
        "DQSR90": {
          "direction": "output",
          "bits": [ 27 ]
        },
        "DQSW": {
          "direction": "output",
          "bits": [ 28 ]
        },
        "DQSW270": {
          "direction": "output",
          "bits": [ 29 ]
        },
        "RDPNTR2": {
          "direction": "output",
          "bits": [ 30 ]
        },
        "RDPNTR1": {
          "direction": "output",
          "bits": [ 31 ]
        },
        "RDPNTR0": {
          "direction": "output",
          "bits": [ 32 ]
        },
        "WRPNTR2": {
          "direction": "output",
          "bits": [ 33 ]
        },
        "WRPNTR1": {
          "direction": "output",
          "bits": [ 34 ]
        },
        "WRPNTR0": {
          "direction": "output",
          "bits": [ 35 ]
        },
        "DATAVALID": {
          "direction": "output",
          "bits": [ 36 ]
        },
        "BURSTDET": {
          "direction": "output",
          "bits": [ 37 ]
        },
        "RDCFLAG": {
          "direction": "output",
          "bits": [ 38 ]
        },
        "WRCFLAG": {
          "direction": "output",
          "bits": [ 39 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "BURSTDET": {
          "hide_name": 0,
          "bits": [ 37 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:324.20-324.28"
          }
        },
        "DATAVALID": {
          "hide_name": 0,
          "bits": [ 36 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:324.9-324.18"
          }
        },
        "DDRDEL": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:317.67-317.73"
          }
        },
        "DQSI": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:317.8-317.12"
          }
        },
        "DQSR90": {
          "hide_name": 0,
          "bits": [ 27 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:322.9-322.15"
          }
        },
        "DQSW": {
          "hide_name": 0,
          "bits": [ 28 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:322.17-322.21"
          }
        },
        "DQSW270": {
          "hide_name": 0,
          "bits": [ 29 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:322.23-322.30"
          }
        },
        "DYNDELAY0": {
          "hide_name": 0,
          "bits": [ 18 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:320.41-320.50"
          }
        },
        "DYNDELAY1": {
          "hide_name": 0,
          "bits": [ 17 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:320.30-320.39"
          }
        },
        "DYNDELAY2": {
          "hide_name": 0,
          "bits": [ 16 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:320.19-320.28"
          }
        },
        "DYNDELAY3": {
          "hide_name": 0,
          "bits": [ 15 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:320.8-320.17"
          }
        },
        "DYNDELAY4": {
          "hide_name": 0,
          "bits": [ 14 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:319.41-319.50"
          }
        },
        "DYNDELAY5": {
          "hide_name": 0,
          "bits": [ 13 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:319.30-319.39"
          }
        },
        "DYNDELAY6": {
          "hide_name": 0,
          "bits": [ 12 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:319.19-319.28"
          }
        },
        "DYNDELAY7": {
          "hide_name": 0,
          "bits": [ 11 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:319.8-319.17"
          }
        },
        "ECLK": {
          "hide_name": 0,
          "bits": [ 9 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:318.8-318.12"
          }
        },
        "PAUSE": {
          "hide_name": 0,
          "bits": [ 26 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:321.73-321.78"
          }
        },
        "RDCFLAG": {
          "hide_name": 0,
          "bits": [ 38 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:324.30-324.37"
          }
        },
        "RDDIRECTION": {
          "hide_name": 0,
          "bits": [ 22 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:321.30-321.41"
          }
        },
        "RDLOADN": {
          "hide_name": 0,
          "bits": [ 20 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:321.13-321.20"
          }
        },
        "RDMOVE": {
          "hide_name": 0,
          "bits": [ 21 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:321.22-321.28"
          }
        },
        "RDPNTR0": {
          "hide_name": 0,
          "bits": [ 32 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:323.27-323.34"
          }
        },
        "RDPNTR1": {
          "hide_name": 0,
          "bits": [ 31 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:323.18-323.25"
          }
        },
        "RDPNTR2": {
          "hide_name": 0,
          "bits": [ 30 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:323.9-323.16"
          }
        },
        "READ0": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:317.21-317.26"
          }
        },
        "READ1": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:317.14-317.19"
          }
        },
        "READCLKSEL0": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:317.54-317.65"
          }
        },
        "READCLKSEL1": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:317.41-317.52"
          }
        },
        "READCLKSEL2": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:317.28-317.39"
          }
        },
        "RST": {
          "hide_name": 0,
          "bits": [ 19 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:321.8-321.11"
          }
        },
        "SCLK": {
          "hide_name": 0,
          "bits": [ 10 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:318.14-318.18"
          }
        },
        "WRCFLAG": {
          "hide_name": 0,
          "bits": [ 39 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:324.39-324.46"
          }
        },
        "WRDIRECTION": {
          "hide_name": 0,
          "bits": [ 25 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:321.60-321.71"
          }
        },
        "WRLOADN": {
          "hide_name": 0,
          "bits": [ 23 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:321.43-321.50"
          }
        },
        "WRMOVE": {
          "hide_name": 0,
          "bits": [ 24 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:321.52-321.58"
          }
        },
        "WRPNTR0": {
          "hide_name": 0,
          "bits": [ 35 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:323.54-323.61"
          }
        },
        "WRPNTR1": {
          "hide_name": 0,
          "bits": [ 34 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:323.45-323.52"
          }
        },
        "WRPNTR2": {
          "hide_name": 0,
          "bits": [ 33 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:323.36-323.43"
          }
        }
      }
    },
    "DTR": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:168.1-172.10"
      },
      "ports": {
        "STARTPULSE": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "DTROUT7": {
          "direction": "output",
          "bits": [ 3 ]
        },
        "DTROUT6": {
          "direction": "output",
          "bits": [ 4 ]
        },
        "DTROUT5": {
          "direction": "output",
          "bits": [ 5 ]
        },
        "DTROUT4": {
          "direction": "output",
          "bits": [ 6 ]
        },
        "DTROUT3": {
          "direction": "output",
          "bits": [ 7 ]
        },
        "DTROUT2": {
          "direction": "output",
          "bits": [ 8 ]
        },
        "DTROUT1": {
          "direction": "output",
          "bits": [ 9 ]
        },
        "DTROUT0": {
          "direction": "output",
          "bits": [ 10 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "DTROUT0": {
          "hide_name": 0,
          "bits": [ 10 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:170.72-170.79"
          }
        },
        "DTROUT1": {
          "hide_name": 0,
          "bits": [ 9 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:170.63-170.70"
          }
        },
        "DTROUT2": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:170.54-170.61"
          }
        },
        "DTROUT3": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:170.45-170.52"
          }
        },
        "DTROUT4": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:170.36-170.43"
          }
        },
        "DTROUT5": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:170.27-170.34"
          }
        },
        "DTROUT6": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:170.18-170.25"
          }
        },
        "DTROUT7": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:170.9-170.16"
          }
        },
        "STARTPULSE": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:169.8-169.18"
          }
        }
      }
    },
    "ECLKBRIDGECS": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:368.1-372.10"
      },
      "ports": {
        "CLK0": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "CLK1": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "SEL": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "ECSOUT": {
          "direction": "output",
          "bits": [ 5 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CLK0": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:369.8-369.12"
          }
        },
        "CLK1": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:369.14-369.18"
          }
        },
        "ECSOUT": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:370.9-370.15"
          }
        },
        "SEL": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:369.20-369.23"
          }
        }
      }
    },
    "ECLKSYNCB": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:361.1-365.10"
      },
      "ports": {
        "ECLKI": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "STOP": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "ECLKO": {
          "direction": "output",
          "bits": [ 4 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "ECLKI": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:362.8-362.13"
          }
        },
        "ECLKO": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:363.9-363.14"
          }
        },
        "STOP": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:362.15-362.19"
          }
        }
      }
    },
    "EHXPLLL": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:120.1-165.10"
      },
      "parameter_default_values": {
        "CLKFB_DIV": "00000000000000000000000000000001",
        "CLKI_DIV": "00000000000000000000000000000001",
        "CLKOP_CPHASE": "00000000000000000000000000000000",
        "CLKOP_DIV": "00000000000000000000000000001000",
        "CLKOP_ENABLE": "ENABLED",
        "CLKOP_FPHASE": "00000000000000000000000000000000",
        "CLKOP_TRIM_DELAY": "00000000000000000000000000000000",
        "CLKOP_TRIM_POL": "RISING",
        "CLKOS2_CPHASE": "00000000000000000000000000000000",
        "CLKOS2_DIV": "00000000000000000000000000001000",
        "CLKOS2_ENABLE": "DISABLED",
        "CLKOS2_FPHASE": "00000000000000000000000000000000",
        "CLKOS3_CPHASE": "00000000000000000000000000000000",
        "CLKOS3_DIV": "00000000000000000000000000001000",
        "CLKOS3_ENABLE": "DISABLED",
        "CLKOS3_FPHASE": "00000000000000000000000000000000",
        "CLKOS_CPHASE": "00000000000000000000000000000000",
        "CLKOS_DIV": "00000000000000000000000000001000",
        "CLKOS_ENABLE": "DISABLED",
        "CLKOS_FPHASE": "00000000000000000000000000000000",
        "CLKOS_TRIM_DELAY": "00000000000000000000000000000000",
        "CLKOS_TRIM_POL": "RISING",
        "DPHASE_SOURCE": "DISABLED",
        "FEEDBK_PATH": "CLKOP",
        "INTFB_WAKE": "DISABLED",
        "INT_LOCK_STICKY": "ENABLED",
        "OUTDIVIDER_MUXA": "DIVA",
        "OUTDIVIDER_MUXB": "DIVB",
        "OUTDIVIDER_MUXC": "DIVC",
        "OUTDIVIDER_MUXD": "DIVD",
        "PLLRST_ENA": "DISABLED",
        "PLL_LOCK_DELAY": "00000000000000000000000011001000",
        "PLL_LOCK_MODE": "00000000000000000000000000000000",
        "REFIN_RESET": "DISABLED",
        "STDBY_ENABLE": "DISABLED",
        "SYNC_ENABLE": "DISABLED"
      },
      "ports": {
        "CLKI": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "CLKFB": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "PHASESEL1": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "PHASESEL0": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "PHASEDIR": {
          "direction": "input",
          "bits": [ 6 ]
        },
        "PHASESTEP": {
          "direction": "input",
          "bits": [ 7 ]
        },
        "PHASELOADREG": {
          "direction": "input",
          "bits": [ 8 ]
        },
        "STDBY": {
          "direction": "input",
          "bits": [ 9 ]
        },
        "PLLWAKESYNC": {
          "direction": "input",
          "bits": [ 10 ]
        },
        "RST": {
          "direction": "input",
          "bits": [ 11 ]
        },
        "ENCLKOP": {
          "direction": "input",
          "bits": [ 12 ]
        },
        "ENCLKOS": {
          "direction": "input",
          "bits": [ 13 ]
        },
        "ENCLKOS2": {
          "direction": "input",
          "bits": [ 14 ]
        },
        "ENCLKOS3": {
          "direction": "input",
          "bits": [ 15 ]
        },
        "CLKOP": {
          "direction": "output",
          "bits": [ 16 ]
        },
        "CLKOS": {
          "direction": "output",
          "bits": [ 17 ]
        },
        "CLKOS2": {
          "direction": "output",
          "bits": [ 18 ]
        },
        "CLKOS3": {
          "direction": "output",
          "bits": [ 19 ]
        },
        "LOCK": {
          "direction": "output",
          "bits": [ 20 ]
        },
        "INTLOCK": {
          "direction": "output",
          "bits": [ 21 ]
        },
        "REFCLK": {
          "direction": "output",
          "bits": [ 22 ]
        },
        "CLKINTFB": {
          "direction": "output",
          "bits": [ 23 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CLKFB": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:121.14-121.19"
          }
        },
        "CLKI": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:121.8-121.12"
          }
        },
        "CLKINTFB": {
          "hide_name": 0,
          "bits": [ 23 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:127.17-127.25"
          }
        },
        "CLKOP": {
          "hide_name": 0,
          "bits": [ 16 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:125.9-125.14"
          }
        },
        "CLKOS": {
          "hide_name": 0,
          "bits": [ 17 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:125.16-125.21"
          }
        },
        "CLKOS2": {
          "hide_name": 0,
          "bits": [ 18 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:125.23-125.29"
          }
        },
        "CLKOS3": {
          "hide_name": 0,
          "bits": [ 19 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:125.31-125.37"
          }
        },
        "ENCLKOP": {
          "hide_name": 0,
          "bits": [ 12 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:124.13-124.20"
          }
        },
        "ENCLKOS": {
          "hide_name": 0,
          "bits": [ 13 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:124.22-124.29"
          }
        },
        "ENCLKOS2": {
          "hide_name": 0,
          "bits": [ 14 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:124.31-124.39"
          }
        },
        "ENCLKOS3": {
          "hide_name": 0,
          "bits": [ 15 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:124.41-124.49"
          }
        },
        "INTLOCK": {
          "hide_name": 0,
          "bits": [ 21 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:126.15-126.22"
          }
        },
        "LOCK": {
          "hide_name": 0,
          "bits": [ 20 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:126.9-126.13"
          }
        },
        "PHASEDIR": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:122.30-122.38"
          }
        },
        "PHASELOADREG": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:122.51-122.63"
          }
        },
        "PHASESEL0": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:122.19-122.28"
          }
        },
        "PHASESEL1": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:122.8-122.17"
          }
        },
        "PHASESTEP": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:122.40-122.49"
          }
        },
        "PLLWAKESYNC": {
          "hide_name": 0,
          "bits": [ 10 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:123.15-123.26"
          }
        },
        "REFCLK": {
          "hide_name": 0,
          "bits": [ 22 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:127.9-127.15"
          }
        },
        "RST": {
          "hide_name": 0,
          "bits": [ 11 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:124.8-124.11"
          }
        },
        "STDBY": {
          "hide_name": 0,
          "bits": [ 9 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:123.8-123.13"
          }
        }
      }
    },
    "EXTREFB": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:703.1-710.10"
      },
      "parameter_default_values": {
        "REFCK_DCBIAS_EN": "0b0",
        "REFCK_PWDNB": "0b0",
        "REFCK_RTERM": "0b0"
      },
      "ports": {
        "REFCLKP": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "REFCLKN": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "REFCLKO": {
          "direction": "output",
          "bits": [ 4 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "REFCLKN": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:704.18-704.25"
          }
        },
        "REFCLKO": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:705.9-705.16"
          }
        },
        "REFCLKP": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:704.9-704.16"
          }
        }
      }
    },
    "FD1P3AX": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_ff.vh:2.1-2.261"
      },
      "parameter_default_values": {
        "GSR": "ENABLED"
      },
      "ports": {
        "D": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "SP": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "CK": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "Q": {
          "direction": "output",
          "bits": [ 5 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CK": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_ff.vh:2.33-2.35"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_ff.vh:2.26-2.27"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_ff.vh:2.44-2.45"
          }
        },
        "SP": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_ff.vh:2.29-2.31"
          }
        }
      }
    },
    "FD1P3AY": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_ff.vh:3.1-3.261"
      },
      "parameter_default_values": {
        "GSR": "ENABLED"
      },
      "ports": {
        "D": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "SP": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "CK": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "Q": {
          "direction": "output",
          "bits": [ 5 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CK": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_ff.vh:3.33-3.35"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_ff.vh:3.26-3.27"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_ff.vh:3.44-3.45"
          }
        },
        "SP": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_ff.vh:3.29-3.31"
          }
        }
      }
    },
    "FD1P3BX": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_ff.vh:4.1-4.261"
      },
      "parameter_default_values": {
        "GSR": "ENABLED"
      },
      "ports": {
        "PD": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "SP": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "CK": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "Q": {
          "direction": "output",
          "bits": [ 6 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CK": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_ff.vh:4.33-4.35"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_ff.vh:4.26-4.27"
          }
        },
        "PD": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_ff.vh:4.22-4.24"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_ff.vh:4.44-4.45"
          }
        },
        "SP": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_ff.vh:4.29-4.31"
          }
        }
      }
    },
    "FD1P3DX": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_ff.vh:5.1-5.261"
      },
      "parameter_default_values": {
        "GSR": "ENABLED"
      },
      "ports": {
        "CD": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "SP": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "CK": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "Q": {
          "direction": "output",
          "bits": [ 6 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CD": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_ff.vh:5.22-5.24"
          }
        },
        "CK": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_ff.vh:5.33-5.35"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_ff.vh:5.26-5.27"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_ff.vh:5.44-5.45"
          }
        },
        "SP": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_ff.vh:5.29-5.31"
          }
        }
      }
    },
    "FD1P3IX": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_ff.vh:6.1-6.261"
      },
      "parameter_default_values": {
        "GSR": "ENABLED"
      },
      "ports": {
        "CD": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "SP": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "CK": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "Q": {
          "direction": "output",
          "bits": [ 6 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CD": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_ff.vh:6.22-6.24"
          }
        },
        "CK": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_ff.vh:6.33-6.35"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_ff.vh:6.26-6.27"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_ff.vh:6.44-6.45"
          }
        },
        "SP": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_ff.vh:6.29-6.31"
          }
        }
      }
    },
    "FD1P3JX": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_ff.vh:7.1-7.261"
      },
      "parameter_default_values": {
        "GSR": "ENABLED"
      },
      "ports": {
        "PD": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "SP": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "CK": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "Q": {
          "direction": "output",
          "bits": [ 6 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CK": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_ff.vh:7.33-7.35"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_ff.vh:7.26-7.27"
          }
        },
        "PD": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_ff.vh:7.22-7.24"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_ff.vh:7.44-7.45"
          }
        },
        "SP": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_ff.vh:7.29-7.31"
          }
        }
      }
    },
    "FD1S3AX": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_ff.vh:8.1-8.261"
      },
      "parameter_default_values": {
        "GSR": "ENABLED"
      },
      "ports": {
        "D": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "CK": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "Q": {
          "direction": "output",
          "bits": [ 4 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CK": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_ff.vh:8.33-8.35"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_ff.vh:8.26-8.27"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_ff.vh:8.44-8.45"
          }
        }
      }
    },
    "FD1S3AY": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_ff.vh:9.1-9.261"
      },
      "parameter_default_values": {
        "GSR": "ENABLED"
      },
      "ports": {
        "D": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "CK": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "Q": {
          "direction": "output",
          "bits": [ 4 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CK": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_ff.vh:9.33-9.35"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_ff.vh:9.26-9.27"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_ff.vh:9.44-9.45"
          }
        }
      }
    },
    "FD1S3BX": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_ff.vh:10.1-10.261"
      },
      "parameter_default_values": {
        "GSR": "ENABLED"
      },
      "ports": {
        "PD": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "CK": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "Q": {
          "direction": "output",
          "bits": [ 5 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CK": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_ff.vh:10.33-10.35"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_ff.vh:10.26-10.27"
          }
        },
        "PD": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_ff.vh:10.22-10.24"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_ff.vh:10.44-10.45"
          }
        }
      }
    },
    "FD1S3DX": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_ff.vh:11.1-11.261"
      },
      "parameter_default_values": {
        "GSR": "ENABLED"
      },
      "ports": {
        "CD": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "CK": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "Q": {
          "direction": "output",
          "bits": [ 5 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CD": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_ff.vh:11.22-11.24"
          }
        },
        "CK": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_ff.vh:11.33-11.35"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_ff.vh:11.26-11.27"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_ff.vh:11.44-11.45"
          }
        }
      }
    },
    "FD1S3IX": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_ff.vh:12.1-12.261"
      },
      "parameter_default_values": {
        "GSR": "ENABLED"
      },
      "ports": {
        "CD": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "CK": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "Q": {
          "direction": "output",
          "bits": [ 5 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CD": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_ff.vh:12.22-12.24"
          }
        },
        "CK": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_ff.vh:12.33-12.35"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_ff.vh:12.26-12.27"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_ff.vh:12.44-12.45"
          }
        }
      }
    },
    "FD1S3JX": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_ff.vh:13.1-13.261"
      },
      "parameter_default_values": {
        "GSR": "ENABLED"
      },
      "ports": {
        "PD": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "CK": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "Q": {
          "direction": "output",
          "bits": [ 5 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CK": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_ff.vh:13.33-13.35"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_ff.vh:13.26-13.27"
          }
        },
        "PD": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_ff.vh:13.22-13.24"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_ff.vh:13.44-13.45"
          }
        }
      }
    },
    "GSR": {
      "attributes": {
        "keep": "00000000000000000000000000000001",
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:729.1-732.10"
      },
      "ports": {
        "GSR": {
          "direction": "input",
          "bits": [ 2 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "GSR": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:730.8-730.11"
          }
        }
      }
    },
    "IB": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_io.vh:2.1-2.132"
      },
      "ports": {
        "I": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "O": {
          "direction": "output",
          "bits": [ 3 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "I": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_io.vh:2.20-2.21"
          }
        },
        "O": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_io.vh:2.34-2.35"
          }
        }
      }
    },
    "IBPD": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_io.vh:4.1-4.132"
      },
      "ports": {
        "I": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "O": {
          "direction": "output",
          "bits": [ 3 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "I": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_io.vh:4.20-4.21"
          }
        },
        "O": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_io.vh:4.34-4.35"
          }
        }
      }
    },
    "IBPU": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_io.vh:3.1-3.132"
      },
      "ports": {
        "I": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "O": {
          "direction": "output",
          "bits": [ 3 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "I": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_io.vh:3.20-3.21"
          }
        },
        "O": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_io.vh:3.34-3.35"
          }
        }
      }
    },
    "IDDR71B": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:233.1-238.10"
      },
      "parameter_default_values": {
        "GSR": "ENABLED"
      },
      "ports": {
        "D": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "SCLK": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "ECLK": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "RST": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "ALIGNWD": {
          "direction": "input",
          "bits": [ 6 ]
        },
        "Q0": {
          "direction": "output",
          "bits": [ 7 ]
        },
        "Q1": {
          "direction": "output",
          "bits": [ 8 ]
        },
        "Q2": {
          "direction": "output",
          "bits": [ 9 ]
        },
        "Q3": {
          "direction": "output",
          "bits": [ 10 ]
        },
        "Q4": {
          "direction": "output",
          "bits": [ 11 ]
        },
        "Q5": {
          "direction": "output",
          "bits": [ 12 ]
        },
        "Q6": {
          "direction": "output",
          "bits": [ 13 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "ALIGNWD": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:234.28-234.35"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:234.8-234.9"
          }
        },
        "ECLK": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:234.17-234.21"
          }
        },
        "Q0": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:235.9-235.11"
          }
        },
        "Q1": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:235.13-235.15"
          }
        },
        "Q2": {
          "hide_name": 0,
          "bits": [ 9 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:235.17-235.19"
          }
        },
        "Q3": {
          "hide_name": 0,
          "bits": [ 10 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:235.21-235.23"
          }
        },
        "Q4": {
          "hide_name": 0,
          "bits": [ 11 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:235.25-235.27"
          }
        },
        "Q5": {
          "hide_name": 0,
          "bits": [ 12 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:235.29-235.31"
          }
        },
        "Q6": {
          "hide_name": 0,
          "bits": [ 13 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:235.33-235.35"
          }
        },
        "RST": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:234.23-234.26"
          }
        },
        "SCLK": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:234.11-234.15"
          }
        }
      }
    },
    "IDDRX1F": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:217.1-222.10"
      },
      "parameter_default_values": {
        "GSR": "ENABLED"
      },
      "ports": {
        "D": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "SCLK": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "RST": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "Q0": {
          "direction": "output",
          "bits": [ 5 ]
        },
        "Q1": {
          "direction": "output",
          "bits": [ 6 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "D": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:218.8-218.9"
          }
        },
        "Q0": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:219.9-219.11"
          }
        },
        "Q1": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:219.13-219.15"
          }
        },
        "RST": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:218.17-218.20"
          }
        },
        "SCLK": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:218.11-218.15"
          }
        }
      }
    },
    "IDDRX2DQA": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:241.1-247.10"
      },
      "parameter_default_values": {
        "GSR": "ENABLED"
      },
      "ports": {
        "D": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "DQSR90": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "ECLK": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "SCLK": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "RST": {
          "direction": "input",
          "bits": [ 6 ]
        },
        "RDPNTR2": {
          "direction": "input",
          "bits": [ 7 ]
        },
        "RDPNTR1": {
          "direction": "input",
          "bits": [ 8 ]
        },
        "RDPNTR0": {
          "direction": "input",
          "bits": [ 9 ]
        },
        "WRPNTR2": {
          "direction": "input",
          "bits": [ 10 ]
        },
        "WRPNTR1": {
          "direction": "input",
          "bits": [ 11 ]
        },
        "WRPNTR0": {
          "direction": "input",
          "bits": [ 12 ]
        },
        "Q0": {
          "direction": "output",
          "bits": [ 13 ]
        },
        "Q1": {
          "direction": "output",
          "bits": [ 14 ]
        },
        "Q2": {
          "direction": "output",
          "bits": [ 15 ]
        },
        "Q3": {
          "direction": "output",
          "bits": [ 16 ]
        },
        "QWL": {
          "direction": "output",
          "bits": [ 17 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "D": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:242.8-242.9"
          }
        },
        "DQSR90": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:242.11-242.17"
          }
        },
        "ECLK": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:242.19-242.23"
          }
        },
        "Q0": {
          "hide_name": 0,
          "bits": [ 13 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:244.9-244.11"
          }
        },
        "Q1": {
          "hide_name": 0,
          "bits": [ 14 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:244.13-244.15"
          }
        },
        "Q2": {
          "hide_name": 0,
          "bits": [ 15 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:244.17-244.19"
          }
        },
        "Q3": {
          "hide_name": 0,
          "bits": [ 16 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:244.21-244.23"
          }
        },
        "QWL": {
          "hide_name": 0,
          "bits": [ 17 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:244.25-244.28"
          }
        },
        "RDPNTR0": {
          "hide_name": 0,
          "bits": [ 9 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:243.26-243.33"
          }
        },
        "RDPNTR1": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:243.17-243.24"
          }
        },
        "RDPNTR2": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:243.8-243.15"
          }
        },
        "RST": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:242.31-242.34"
          }
        },
        "SCLK": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:242.25-242.29"
          }
        },
        "WRPNTR0": {
          "hide_name": 0,
          "bits": [ 12 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:243.53-243.60"
          }
        },
        "WRPNTR1": {
          "hide_name": 0,
          "bits": [ 11 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:243.44-243.51"
          }
        },
        "WRPNTR2": {
          "hide_name": 0,
          "bits": [ 10 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:243.35-243.42"
          }
        }
      }
    },
    "IDDRX2F": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:225.1-230.10"
      },
      "parameter_default_values": {
        "GSR": "ENABLED"
      },
      "ports": {
        "D": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "SCLK": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "ECLK": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "RST": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "Q0": {
          "direction": "output",
          "bits": [ 6 ]
        },
        "Q1": {
          "direction": "output",
          "bits": [ 7 ]
        },
        "Q2": {
          "direction": "output",
          "bits": [ 8 ]
        },
        "Q3": {
          "direction": "output",
          "bits": [ 9 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "D": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:226.8-226.9"
          }
        },
        "ECLK": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:226.17-226.21"
          }
        },
        "Q0": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:227.9-227.11"
          }
        },
        "Q1": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:227.13-227.15"
          }
        },
        "Q2": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:227.17-227.19"
          }
        },
        "Q3": {
          "hide_name": 0,
          "bits": [ 9 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:227.21-227.23"
          }
        },
        "RST": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:226.23-226.26"
          }
        },
        "SCLK": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:226.11-226.15"
          }
        }
      }
    },
    "IFS1P3BX": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_ff.vh:26.1-26.301"
      },
      "parameter_default_values": {
        "GSR": "ENABLED"
      },
      "ports": {
        "PD": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "SP": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "SCLK": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "Q": {
          "direction": "output",
          "bits": [ 6 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "D": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_ff.vh:26.27-26.28"
          }
        },
        "PD": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_ff.vh:26.23-26.25"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_ff.vh:26.47-26.48"
          }
        },
        "SCLK": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_ff.vh:26.34-26.38"
          }
        },
        "SP": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_ff.vh:26.30-26.32"
          }
        }
      }
    },
    "IFS1P3DX": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_ff.vh:27.1-27.301"
      },
      "parameter_default_values": {
        "GSR": "ENABLED"
      },
      "ports": {
        "CD": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "SP": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "SCLK": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "Q": {
          "direction": "output",
          "bits": [ 6 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CD": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_ff.vh:27.23-27.25"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_ff.vh:27.27-27.28"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_ff.vh:27.47-27.48"
          }
        },
        "SCLK": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_ff.vh:27.34-27.38"
          }
        },
        "SP": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_ff.vh:27.30-27.32"
          }
        }
      }
    },
    "IFS1P3IX": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_ff.vh:28.1-28.301"
      },
      "parameter_default_values": {
        "GSR": "ENABLED"
      },
      "ports": {
        "CD": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "SP": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "SCLK": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "Q": {
          "direction": "output",
          "bits": [ 6 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CD": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_ff.vh:28.23-28.25"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_ff.vh:28.27-28.28"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_ff.vh:28.47-28.48"
          }
        },
        "SCLK": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_ff.vh:28.34-28.38"
          }
        },
        "SP": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_ff.vh:28.30-28.32"
          }
        }
      }
    },
    "IFS1P3JX": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_ff.vh:29.1-29.301"
      },
      "parameter_default_values": {
        "GSR": "ENABLED"
      },
      "ports": {
        "PD": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "SP": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "SCLK": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "Q": {
          "direction": "output",
          "bits": [ 6 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "D": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_ff.vh:29.27-29.28"
          }
        },
        "PD": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_ff.vh:29.23-29.25"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_ff.vh:29.47-29.48"
          }
        },
        "SCLK": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_ff.vh:29.34-29.38"
          }
        },
        "SP": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_ff.vh:29.30-29.32"
          }
        }
      }
    },
    "ILVDS": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_io.vh:13.1-13.114"
      },
      "ports": {
        "A": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "AN": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "Z": {
          "direction": "output",
          "bits": [ 4 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "A": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_io.vh:13.20-13.21"
          }
        },
        "AN": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_io.vh:13.23-13.25"
          }
        },
        "Z": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_io.vh:13.34-13.35"
          }
        }
      }
    },
    "INV": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:422.1-424.10"
      },
      "ports": {
        "A": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "Z": {
          "direction": "output",
          "bits": [ 3 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "A": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:422.18-422.19"
          }
        },
        "Z": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:422.28-422.29"
          }
        }
      }
    },
    "JTAGG": {
      "attributes": {
        "keep": "00000000000000000000000000000001",
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:189.1-196.10"
      },
      "parameter_default_values": {
        "ER1": "ENABLED",
        "ER2": "ENABLED"
      },
      "ports": {
        "TCK": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "TMS": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "TDI": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "JTDO2": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "JTDO1": {
          "direction": "input",
          "bits": [ 6 ]
        },
        "TDO": {
          "direction": "output",
          "bits": [ 7 ]
        },
        "JTDI": {
          "direction": "output",
          "bits": [ 8 ]
        },
        "JTCK": {
          "direction": "output",
          "bits": [ 9 ]
        },
        "JRTI2": {
          "direction": "output",
          "bits": [ 10 ]
        },
        "JRTI1": {
          "direction": "output",
          "bits": [ 11 ]
        },
        "JSHIFT": {
          "direction": "output",
          "bits": [ 12 ]
        },
        "JUPDATE": {
          "direction": "output",
          "bits": [ 13 ]
        },
        "JRSTN": {
          "direction": "output",
          "bits": [ 14 ]
        },
        "JCE2": {
          "direction": "output",
          "bits": [ 15 ]
        },
        "JCE1": {
          "direction": "output",
          "bits": [ 16 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "JCE1": {
          "hide_name": 0,
          "bits": [ 16 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:192.39-192.43"
          }
        },
        "JCE2": {
          "hide_name": 0,
          "bits": [ 15 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:192.33-192.37"
          }
        },
        "JRSTN": {
          "hide_name": 0,
          "bits": [ 14 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:192.26-192.31"
          }
        },
        "JRTI1": {
          "hide_name": 0,
          "bits": [ 11 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:191.33-191.38"
          }
        },
        "JRTI2": {
          "hide_name": 0,
          "bits": [ 10 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:191.26-191.31"
          }
        },
        "JSHIFT": {
          "hide_name": 0,
          "bits": [ 12 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:192.9-192.15"
          }
        },
        "JTCK": {
          "hide_name": 0,
          "bits": [ 9 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:191.20-191.24"
          }
        },
        "JTDI": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:191.14-191.18"
          }
        },
        "JTDO1": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:190.30-190.35"
          }
        },
        "JTDO2": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:190.23-190.28"
          }
        },
        "JUPDATE": {
          "hide_name": 0,
          "bits": [ 13 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:192.17-192.24"
          }
        },
        "TCK": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:190.8-190.11"
          }
        },
        "TDI": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:190.18-190.21"
          }
        },
        "TDO": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:191.9-191.12"
          }
        },
        "TMS": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:190.13-190.16"
          }
        }
      }
    },
    "L6MUX21": {
      "attributes": {
        "abc9_box": "00000000000000000000000000000001",
        "blackbox": "00000000000000000000000000000001",
        "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:65.1-72.10"
      },
      "ports": {
        "D0": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "D1": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "SD": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "Z": {
          "direction": "output",
          "bits": [ 5 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "D0": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:65.23-65.25"
          }
        },
        "D1": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:65.27-65.29"
          }
        },
        "SD": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:65.31-65.33"
          }
        },
        "Z": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:65.42-65.43"
          }
        }
      }
    },
    "LUT2": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:300.1-304.10"
      },
      "parameter_default_values": {
        "INIT": "0000"
      },
      "ports": {
        "A": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "B": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "Z": {
          "direction": "output",
          "bits": [ 4 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "A": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:300.19-300.20"
          }
        },
        "B": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:300.22-300.23"
          }
        },
        "Z": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:300.32-300.33"
          }
        }
      }
    },
    "LUT4": {
      "attributes": {
        "abc9_lut": "00000000000000000000000000000001",
        "blackbox": "00000000000000000000000000000001",
        "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:4.1-16.10"
      },
      "parameter_default_values": {
        "INIT": "0000000000000000"
      },
      "ports": {
        "A": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "B": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "C": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "Z": {
          "direction": "output",
          "bits": [ 6 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "A": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:4.19-4.20"
          }
        },
        "B": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:4.22-4.23"
          }
        },
        "C": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:4.25-4.26"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:4.28-4.29"
          }
        },
        "Z": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:4.38-4.39"
          }
        }
      }
    },
    "MULT18X18D": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:5.1-48.10"
      },
      "parameter_default_values": {
        "CAS_MATCH_REG": "FALSE",
        "CLK0_DIV": "00000000000000000000000000000000000000000000000000000000000000000000000001000101010011100100000101000010010011000100010101000100",
        "CLK1_DIV": "00000000000000000000000000000000000000000000000000000000000000000000000001000101010011100100000101000010010011000100010101000100",
        "CLK2_DIV": "00000000000000000000000000000000000000000000000000000000000000000000000001000101010011100100000101000010010011000100010101000100",
        "CLK3_DIV": "00000000000000000000000000000000000000000000000000000000000000000000000001000101010011100100000101000010010011000100010101000100",
        "GSR": "00000000000000000000000000000000000000000000000000000000000000000000000001000101010011100100000101000010010011000100010101000100",
        "HIGHSPEED_CLK": "NONE",
        "MULT_BYPASS": "00000000000000000000000000000000000000000000000000000000000000000100010001001001010100110100000101000010010011000100010101000100",
        "REG_INPUTA_CE": "CE0",
        "REG_INPUTA_CLK": "NONE",
        "REG_INPUTA_RST": "RST0",
        "REG_INPUTB_CE": "CE0",
        "REG_INPUTB_CLK": "NONE",
        "REG_INPUTB_RST": "RST0",
        "REG_INPUTC_CE": "CE0",
        "REG_INPUTC_CLK": "NONE",
        "REG_INPUTC_RST": "RST0",
        "REG_OUTPUT_CE": "CE0",
        "REG_OUTPUT_CLK": "NONE",
        "REG_OUTPUT_RST": "RST0",
        "REG_PIPELINE_CE": "CE0",
        "REG_PIPELINE_CLK": "NONE",
        "REG_PIPELINE_RST": "RST0",
        "RESETMODE": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001010011010110010100111001000011",
        "SOURCEB_MODE": "00000000000000000000000000000000000000000000000000000000000000000000000001000010010111110101001101001000010010010100011001010100"
      },
      "ports": {
        "A0": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "A1": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "A2": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "A3": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "A4": {
          "direction": "input",
          "bits": [ 6 ]
        },
        "A5": {
          "direction": "input",
          "bits": [ 7 ]
        },
        "A6": {
          "direction": "input",
          "bits": [ 8 ]
        },
        "A7": {
          "direction": "input",
          "bits": [ 9 ]
        },
        "A8": {
          "direction": "input",
          "bits": [ 10 ]
        },
        "A9": {
          "direction": "input",
          "bits": [ 11 ]
        },
        "A10": {
          "direction": "input",
          "bits": [ 12 ]
        },
        "A11": {
          "direction": "input",
          "bits": [ 13 ]
        },
        "A12": {
          "direction": "input",
          "bits": [ 14 ]
        },
        "A13": {
          "direction": "input",
          "bits": [ 15 ]
        },
        "A14": {
          "direction": "input",
          "bits": [ 16 ]
        },
        "A15": {
          "direction": "input",
          "bits": [ 17 ]
        },
        "A16": {
          "direction": "input",
          "bits": [ 18 ]
        },
        "A17": {
          "direction": "input",
          "bits": [ 19 ]
        },
        "B0": {
          "direction": "input",
          "bits": [ 20 ]
        },
        "B1": {
          "direction": "input",
          "bits": [ 21 ]
        },
        "B2": {
          "direction": "input",
          "bits": [ 22 ]
        },
        "B3": {
          "direction": "input",
          "bits": [ 23 ]
        },
        "B4": {
          "direction": "input",
          "bits": [ 24 ]
        },
        "B5": {
          "direction": "input",
          "bits": [ 25 ]
        },
        "B6": {
          "direction": "input",
          "bits": [ 26 ]
        },
        "B7": {
          "direction": "input",
          "bits": [ 27 ]
        },
        "B8": {
          "direction": "input",
          "bits": [ 28 ]
        },
        "B9": {
          "direction": "input",
          "bits": [ 29 ]
        },
        "B10": {
          "direction": "input",
          "bits": [ 30 ]
        },
        "B11": {
          "direction": "input",
          "bits": [ 31 ]
        },
        "B12": {
          "direction": "input",
          "bits": [ 32 ]
        },
        "B13": {
          "direction": "input",
          "bits": [ 33 ]
        },
        "B14": {
          "direction": "input",
          "bits": [ 34 ]
        },
        "B15": {
          "direction": "input",
          "bits": [ 35 ]
        },
        "B16": {
          "direction": "input",
          "bits": [ 36 ]
        },
        "B17": {
          "direction": "input",
          "bits": [ 37 ]
        },
        "C0": {
          "direction": "input",
          "bits": [ 38 ]
        },
        "C1": {
          "direction": "input",
          "bits": [ 39 ]
        },
        "C2": {
          "direction": "input",
          "bits": [ 40 ]
        },
        "C3": {
          "direction": "input",
          "bits": [ 41 ]
        },
        "C4": {
          "direction": "input",
          "bits": [ 42 ]
        },
        "C5": {
          "direction": "input",
          "bits": [ 43 ]
        },
        "C6": {
          "direction": "input",
          "bits": [ 44 ]
        },
        "C7": {
          "direction": "input",
          "bits": [ 45 ]
        },
        "C8": {
          "direction": "input",
          "bits": [ 46 ]
        },
        "C9": {
          "direction": "input",
          "bits": [ 47 ]
        },
        "C10": {
          "direction": "input",
          "bits": [ 48 ]
        },
        "C11": {
          "direction": "input",
          "bits": [ 49 ]
        },
        "C12": {
          "direction": "input",
          "bits": [ 50 ]
        },
        "C13": {
          "direction": "input",
          "bits": [ 51 ]
        },
        "C14": {
          "direction": "input",
          "bits": [ 52 ]
        },
        "C15": {
          "direction": "input",
          "bits": [ 53 ]
        },
        "C16": {
          "direction": "input",
          "bits": [ 54 ]
        },
        "C17": {
          "direction": "input",
          "bits": [ 55 ]
        },
        "SIGNEDA": {
          "direction": "input",
          "bits": [ 56 ]
        },
        "SIGNEDB": {
          "direction": "input",
          "bits": [ 57 ]
        },
        "SOURCEA": {
          "direction": "input",
          "bits": [ 58 ]
        },
        "SOURCEB": {
          "direction": "input",
          "bits": [ 59 ]
        },
        "CLK0": {
          "direction": "input",
          "bits": [ 60 ]
        },
        "CLK1": {
          "direction": "input",
          "bits": [ 61 ]
        },
        "CLK2": {
          "direction": "input",
          "bits": [ 62 ]
        },
        "CLK3": {
          "direction": "input",
          "bits": [ 63 ]
        },
        "CE0": {
          "direction": "input",
          "bits": [ 64 ]
        },
        "CE1": {
          "direction": "input",
          "bits": [ 65 ]
        },
        "CE2": {
          "direction": "input",
          "bits": [ 66 ]
        },
        "CE3": {
          "direction": "input",
          "bits": [ 67 ]
        },
        "RST0": {
          "direction": "input",
          "bits": [ 68 ]
        },
        "RST1": {
          "direction": "input",
          "bits": [ 69 ]
        },
        "RST2": {
          "direction": "input",
          "bits": [ 70 ]
        },
        "RST3": {
          "direction": "input",
          "bits": [ 71 ]
        },
        "SRIA0": {
          "direction": "input",
          "bits": [ 72 ]
        },
        "SRIA1": {
          "direction": "input",
          "bits": [ 73 ]
        },
        "SRIA2": {
          "direction": "input",
          "bits": [ 74 ]
        },
        "SRIA3": {
          "direction": "input",
          "bits": [ 75 ]
        },
        "SRIA4": {
          "direction": "input",
          "bits": [ 76 ]
        },
        "SRIA5": {
          "direction": "input",
          "bits": [ 77 ]
        },
        "SRIA6": {
          "direction": "input",
          "bits": [ 78 ]
        },
        "SRIA7": {
          "direction": "input",
          "bits": [ 79 ]
        },
        "SRIA8": {
          "direction": "input",
          "bits": [ 80 ]
        },
        "SRIA9": {
          "direction": "input",
          "bits": [ 81 ]
        },
        "SRIA10": {
          "direction": "input",
          "bits": [ 82 ]
        },
        "SRIA11": {
          "direction": "input",
          "bits": [ 83 ]
        },
        "SRIA12": {
          "direction": "input",
          "bits": [ 84 ]
        },
        "SRIA13": {
          "direction": "input",
          "bits": [ 85 ]
        },
        "SRIA14": {
          "direction": "input",
          "bits": [ 86 ]
        },
        "SRIA15": {
          "direction": "input",
          "bits": [ 87 ]
        },
        "SRIA16": {
          "direction": "input",
          "bits": [ 88 ]
        },
        "SRIA17": {
          "direction": "input",
          "bits": [ 89 ]
        },
        "SRIB0": {
          "direction": "input",
          "bits": [ 90 ]
        },
        "SRIB1": {
          "direction": "input",
          "bits": [ 91 ]
        },
        "SRIB2": {
          "direction": "input",
          "bits": [ 92 ]
        },
        "SRIB3": {
          "direction": "input",
          "bits": [ 93 ]
        },
        "SRIB4": {
          "direction": "input",
          "bits": [ 94 ]
        },
        "SRIB5": {
          "direction": "input",
          "bits": [ 95 ]
        },
        "SRIB6": {
          "direction": "input",
          "bits": [ 96 ]
        },
        "SRIB7": {
          "direction": "input",
          "bits": [ 97 ]
        },
        "SRIB8": {
          "direction": "input",
          "bits": [ 98 ]
        },
        "SRIB9": {
          "direction": "input",
          "bits": [ 99 ]
        },
        "SRIB10": {
          "direction": "input",
          "bits": [ 100 ]
        },
        "SRIB11": {
          "direction": "input",
          "bits": [ 101 ]
        },
        "SRIB12": {
          "direction": "input",
          "bits": [ 102 ]
        },
        "SRIB13": {
          "direction": "input",
          "bits": [ 103 ]
        },
        "SRIB14": {
          "direction": "input",
          "bits": [ 104 ]
        },
        "SRIB15": {
          "direction": "input",
          "bits": [ 105 ]
        },
        "SRIB16": {
          "direction": "input",
          "bits": [ 106 ]
        },
        "SRIB17": {
          "direction": "input",
          "bits": [ 107 ]
        },
        "SROA0": {
          "direction": "output",
          "bits": [ 108 ]
        },
        "SROA1": {
          "direction": "output",
          "bits": [ 109 ]
        },
        "SROA2": {
          "direction": "output",
          "bits": [ 110 ]
        },
        "SROA3": {
          "direction": "output",
          "bits": [ 111 ]
        },
        "SROA4": {
          "direction": "output",
          "bits": [ 112 ]
        },
        "SROA5": {
          "direction": "output",
          "bits": [ 113 ]
        },
        "SROA6": {
          "direction": "output",
          "bits": [ 114 ]
        },
        "SROA7": {
          "direction": "output",
          "bits": [ 115 ]
        },
        "SROA8": {
          "direction": "output",
          "bits": [ 116 ]
        },
        "SROA9": {
          "direction": "output",
          "bits": [ 117 ]
        },
        "SROA10": {
          "direction": "output",
          "bits": [ 118 ]
        },
        "SROA11": {
          "direction": "output",
          "bits": [ 119 ]
        },
        "SROA12": {
          "direction": "output",
          "bits": [ 120 ]
        },
        "SROA13": {
          "direction": "output",
          "bits": [ 121 ]
        },
        "SROA14": {
          "direction": "output",
          "bits": [ 122 ]
        },
        "SROA15": {
          "direction": "output",
          "bits": [ 123 ]
        },
        "SROA16": {
          "direction": "output",
          "bits": [ 124 ]
        },
        "SROA17": {
          "direction": "output",
          "bits": [ 125 ]
        },
        "SROB0": {
          "direction": "output",
          "bits": [ 126 ]
        },
        "SROB1": {
          "direction": "output",
          "bits": [ 127 ]
        },
        "SROB2": {
          "direction": "output",
          "bits": [ 128 ]
        },
        "SROB3": {
          "direction": "output",
          "bits": [ 129 ]
        },
        "SROB4": {
          "direction": "output",
          "bits": [ 130 ]
        },
        "SROB5": {
          "direction": "output",
          "bits": [ 131 ]
        },
        "SROB6": {
          "direction": "output",
          "bits": [ 132 ]
        },
        "SROB7": {
          "direction": "output",
          "bits": [ 133 ]
        },
        "SROB8": {
          "direction": "output",
          "bits": [ 134 ]
        },
        "SROB9": {
          "direction": "output",
          "bits": [ 135 ]
        },
        "SROB10": {
          "direction": "output",
          "bits": [ 136 ]
        },
        "SROB11": {
          "direction": "output",
          "bits": [ 137 ]
        },
        "SROB12": {
          "direction": "output",
          "bits": [ 138 ]
        },
        "SROB13": {
          "direction": "output",
          "bits": [ 139 ]
        },
        "SROB14": {
          "direction": "output",
          "bits": [ 140 ]
        },
        "SROB15": {
          "direction": "output",
          "bits": [ 141 ]
        },
        "SROB16": {
          "direction": "output",
          "bits": [ 142 ]
        },
        "SROB17": {
          "direction": "output",
          "bits": [ 143 ]
        },
        "ROA0": {
          "direction": "output",
          "bits": [ 144 ]
        },
        "ROA1": {
          "direction": "output",
          "bits": [ 145 ]
        },
        "ROA2": {
          "direction": "output",
          "bits": [ 146 ]
        },
        "ROA3": {
          "direction": "output",
          "bits": [ 147 ]
        },
        "ROA4": {
          "direction": "output",
          "bits": [ 148 ]
        },
        "ROA5": {
          "direction": "output",
          "bits": [ 149 ]
        },
        "ROA6": {
          "direction": "output",
          "bits": [ 150 ]
        },
        "ROA7": {
          "direction": "output",
          "bits": [ 151 ]
        },
        "ROA8": {
          "direction": "output",
          "bits": [ 152 ]
        },
        "ROA9": {
          "direction": "output",
          "bits": [ 153 ]
        },
        "ROA10": {
          "direction": "output",
          "bits": [ 154 ]
        },
        "ROA11": {
          "direction": "output",
          "bits": [ 155 ]
        },
        "ROA12": {
          "direction": "output",
          "bits": [ 156 ]
        },
        "ROA13": {
          "direction": "output",
          "bits": [ 157 ]
        },
        "ROA14": {
          "direction": "output",
          "bits": [ 158 ]
        },
        "ROA15": {
          "direction": "output",
          "bits": [ 159 ]
        },
        "ROA16": {
          "direction": "output",
          "bits": [ 160 ]
        },
        "ROA17": {
          "direction": "output",
          "bits": [ 161 ]
        },
        "ROB0": {
          "direction": "output",
          "bits": [ 162 ]
        },
        "ROB1": {
          "direction": "output",
          "bits": [ 163 ]
        },
        "ROB2": {
          "direction": "output",
          "bits": [ 164 ]
        },
        "ROB3": {
          "direction": "output",
          "bits": [ 165 ]
        },
        "ROB4": {
          "direction": "output",
          "bits": [ 166 ]
        },
        "ROB5": {
          "direction": "output",
          "bits": [ 167 ]
        },
        "ROB6": {
          "direction": "output",
          "bits": [ 168 ]
        },
        "ROB7": {
          "direction": "output",
          "bits": [ 169 ]
        },
        "ROB8": {
          "direction": "output",
          "bits": [ 170 ]
        },
        "ROB9": {
          "direction": "output",
          "bits": [ 171 ]
        },
        "ROB10": {
          "direction": "output",
          "bits": [ 172 ]
        },
        "ROB11": {
          "direction": "output",
          "bits": [ 173 ]
        },
        "ROB12": {
          "direction": "output",
          "bits": [ 174 ]
        },
        "ROB13": {
          "direction": "output",
          "bits": [ 175 ]
        },
        "ROB14": {
          "direction": "output",
          "bits": [ 176 ]
        },
        "ROB15": {
          "direction": "output",
          "bits": [ 177 ]
        },
        "ROB16": {
          "direction": "output",
          "bits": [ 178 ]
        },
        "ROB17": {
          "direction": "output",
          "bits": [ 179 ]
        },
        "ROC0": {
          "direction": "output",
          "bits": [ 180 ]
        },
        "ROC1": {
          "direction": "output",
          "bits": [ 181 ]
        },
        "ROC2": {
          "direction": "output",
          "bits": [ 182 ]
        },
        "ROC3": {
          "direction": "output",
          "bits": [ 183 ]
        },
        "ROC4": {
          "direction": "output",
          "bits": [ 184 ]
        },
        "ROC5": {
          "direction": "output",
          "bits": [ 185 ]
        },
        "ROC6": {
          "direction": "output",
          "bits": [ 186 ]
        },
        "ROC7": {
          "direction": "output",
          "bits": [ 187 ]
        },
        "ROC8": {
          "direction": "output",
          "bits": [ 188 ]
        },
        "ROC9": {
          "direction": "output",
          "bits": [ 189 ]
        },
        "ROC10": {
          "direction": "output",
          "bits": [ 190 ]
        },
        "ROC11": {
          "direction": "output",
          "bits": [ 191 ]
        },
        "ROC12": {
          "direction": "output",
          "bits": [ 192 ]
        },
        "ROC13": {
          "direction": "output",
          "bits": [ 193 ]
        },
        "ROC14": {
          "direction": "output",
          "bits": [ 194 ]
        },
        "ROC15": {
          "direction": "output",
          "bits": [ 195 ]
        },
        "ROC16": {
          "direction": "output",
          "bits": [ 196 ]
        },
        "ROC17": {
          "direction": "output",
          "bits": [ 197 ]
        },
        "P0": {
          "direction": "output",
          "bits": [ 198 ]
        },
        "P1": {
          "direction": "output",
          "bits": [ 199 ]
        },
        "P2": {
          "direction": "output",
          "bits": [ 200 ]
        },
        "P3": {
          "direction": "output",
          "bits": [ 201 ]
        },
        "P4": {
          "direction": "output",
          "bits": [ 202 ]
        },
        "P5": {
          "direction": "output",
          "bits": [ 203 ]
        },
        "P6": {
          "direction": "output",
          "bits": [ 204 ]
        },
        "P7": {
          "direction": "output",
          "bits": [ 205 ]
        },
        "P8": {
          "direction": "output",
          "bits": [ 206 ]
        },
        "P9": {
          "direction": "output",
          "bits": [ 207 ]
        },
        "P10": {
          "direction": "output",
          "bits": [ 208 ]
        },
        "P11": {
          "direction": "output",
          "bits": [ 209 ]
        },
        "P12": {
          "direction": "output",
          "bits": [ 210 ]
        },
        "P13": {
          "direction": "output",
          "bits": [ 211 ]
        },
        "P14": {
          "direction": "output",
          "bits": [ 212 ]
        },
        "P15": {
          "direction": "output",
          "bits": [ 213 ]
        },
        "P16": {
          "direction": "output",
          "bits": [ 214 ]
        },
        "P17": {
          "direction": "output",
          "bits": [ 215 ]
        },
        "P18": {
          "direction": "output",
          "bits": [ 216 ]
        },
        "P19": {
          "direction": "output",
          "bits": [ 217 ]
        },
        "P20": {
          "direction": "output",
          "bits": [ 218 ]
        },
        "P21": {
          "direction": "output",
          "bits": [ 219 ]
        },
        "P22": {
          "direction": "output",
          "bits": [ 220 ]
        },
        "P23": {
          "direction": "output",
          "bits": [ 221 ]
        },
        "P24": {
          "direction": "output",
          "bits": [ 222 ]
        },
        "P25": {
          "direction": "output",
          "bits": [ 223 ]
        },
        "P26": {
          "direction": "output",
          "bits": [ 224 ]
        },
        "P27": {
          "direction": "output",
          "bits": [ 225 ]
        },
        "P28": {
          "direction": "output",
          "bits": [ 226 ]
        },
        "P29": {
          "direction": "output",
          "bits": [ 227 ]
        },
        "P30": {
          "direction": "output",
          "bits": [ 228 ]
        },
        "P31": {
          "direction": "output",
          "bits": [ 229 ]
        },
        "P32": {
          "direction": "output",
          "bits": [ 230 ]
        },
        "P33": {
          "direction": "output",
          "bits": [ 231 ]
        },
        "P34": {
          "direction": "output",
          "bits": [ 232 ]
        },
        "P35": {
          "direction": "output",
          "bits": [ 233 ]
        },
        "SIGNEDP": {
          "direction": "output",
          "bits": [ 234 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "A0": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:6.8-6.10"
          }
        },
        "A1": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:6.12-6.14"
          }
        },
        "A10": {
          "hide_name": 0,
          "bits": [ 12 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:6.48-6.51"
          }
        },
        "A11": {
          "hide_name": 0,
          "bits": [ 13 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:6.53-6.56"
          }
        },
        "A12": {
          "hide_name": 0,
          "bits": [ 14 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:6.58-6.61"
          }
        },
        "A13": {
          "hide_name": 0,
          "bits": [ 15 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:6.63-6.66"
          }
        },
        "A14": {
          "hide_name": 0,
          "bits": [ 16 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:6.68-6.71"
          }
        },
        "A15": {
          "hide_name": 0,
          "bits": [ 17 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:6.73-6.76"
          }
        },
        "A16": {
          "hide_name": 0,
          "bits": [ 18 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:6.78-6.81"
          }
        },
        "A17": {
          "hide_name": 0,
          "bits": [ 19 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:6.83-6.86"
          }
        },
        "A2": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:6.16-6.18"
          }
        },
        "A3": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:6.20-6.22"
          }
        },
        "A4": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:6.24-6.26"
          }
        },
        "A5": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:6.28-6.30"
          }
        },
        "A6": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:6.32-6.34"
          }
        },
        "A7": {
          "hide_name": 0,
          "bits": [ 9 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:6.36-6.38"
          }
        },
        "A8": {
          "hide_name": 0,
          "bits": [ 10 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:6.40-6.42"
          }
        },
        "A9": {
          "hide_name": 0,
          "bits": [ 11 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:6.44-6.46"
          }
        },
        "B0": {
          "hide_name": 0,
          "bits": [ 20 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:7.8-7.10"
          }
        },
        "B1": {
          "hide_name": 0,
          "bits": [ 21 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:7.12-7.14"
          }
        },
        "B10": {
          "hide_name": 0,
          "bits": [ 30 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:7.48-7.51"
          }
        },
        "B11": {
          "hide_name": 0,
          "bits": [ 31 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:7.53-7.56"
          }
        },
        "B12": {
          "hide_name": 0,
          "bits": [ 32 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:7.58-7.61"
          }
        },
        "B13": {
          "hide_name": 0,
          "bits": [ 33 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:7.63-7.66"
          }
        },
        "B14": {
          "hide_name": 0,
          "bits": [ 34 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:7.68-7.71"
          }
        },
        "B15": {
          "hide_name": 0,
          "bits": [ 35 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:7.73-7.76"
          }
        },
        "B16": {
          "hide_name": 0,
          "bits": [ 36 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:7.78-7.81"
          }
        },
        "B17": {
          "hide_name": 0,
          "bits": [ 37 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:7.83-7.86"
          }
        },
        "B2": {
          "hide_name": 0,
          "bits": [ 22 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:7.16-7.18"
          }
        },
        "B3": {
          "hide_name": 0,
          "bits": [ 23 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:7.20-7.22"
          }
        },
        "B4": {
          "hide_name": 0,
          "bits": [ 24 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:7.24-7.26"
          }
        },
        "B5": {
          "hide_name": 0,
          "bits": [ 25 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:7.28-7.30"
          }
        },
        "B6": {
          "hide_name": 0,
          "bits": [ 26 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:7.32-7.34"
          }
        },
        "B7": {
          "hide_name": 0,
          "bits": [ 27 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:7.36-7.38"
          }
        },
        "B8": {
          "hide_name": 0,
          "bits": [ 28 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:7.40-7.42"
          }
        },
        "B9": {
          "hide_name": 0,
          "bits": [ 29 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:7.44-7.46"
          }
        },
        "C0": {
          "hide_name": 0,
          "bits": [ 38 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:8.8-8.10"
          }
        },
        "C1": {
          "hide_name": 0,
          "bits": [ 39 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:8.12-8.14"
          }
        },
        "C10": {
          "hide_name": 0,
          "bits": [ 48 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:8.48-8.51"
          }
        },
        "C11": {
          "hide_name": 0,
          "bits": [ 49 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:8.53-8.56"
          }
        },
        "C12": {
          "hide_name": 0,
          "bits": [ 50 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:8.58-8.61"
          }
        },
        "C13": {
          "hide_name": 0,
          "bits": [ 51 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:8.63-8.66"
          }
        },
        "C14": {
          "hide_name": 0,
          "bits": [ 52 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:8.68-8.71"
          }
        },
        "C15": {
          "hide_name": 0,
          "bits": [ 53 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:8.73-8.76"
          }
        },
        "C16": {
          "hide_name": 0,
          "bits": [ 54 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:8.78-8.81"
          }
        },
        "C17": {
          "hide_name": 0,
          "bits": [ 55 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:8.83-8.86"
          }
        },
        "C2": {
          "hide_name": 0,
          "bits": [ 40 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:8.16-8.18"
          }
        },
        "C3": {
          "hide_name": 0,
          "bits": [ 41 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:8.20-8.22"
          }
        },
        "C4": {
          "hide_name": 0,
          "bits": [ 42 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:8.24-8.26"
          }
        },
        "C5": {
          "hide_name": 0,
          "bits": [ 43 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:8.28-8.30"
          }
        },
        "C6": {
          "hide_name": 0,
          "bits": [ 44 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:8.32-8.34"
          }
        },
        "C7": {
          "hide_name": 0,
          "bits": [ 45 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:8.36-8.38"
          }
        },
        "C8": {
          "hide_name": 0,
          "bits": [ 46 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:8.40-8.42"
          }
        },
        "C9": {
          "hide_name": 0,
          "bits": [ 47 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:8.44-8.46"
          }
        },
        "CE0": {
          "hide_name": 0,
          "bits": [ 64 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:11.8-11.11"
          }
        },
        "CE1": {
          "hide_name": 0,
          "bits": [ 65 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:11.13-11.16"
          }
        },
        "CE2": {
          "hide_name": 0,
          "bits": [ 66 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:11.18-11.21"
          }
        },
        "CE3": {
          "hide_name": 0,
          "bits": [ 67 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:11.23-11.26"
          }
        },
        "CLK0": {
          "hide_name": 0,
          "bits": [ 60 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:10.8-10.12"
          }
        },
        "CLK1": {
          "hide_name": 0,
          "bits": [ 61 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:10.14-10.18"
          }
        },
        "CLK2": {
          "hide_name": 0,
          "bits": [ 62 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:10.20-10.24"
          }
        },
        "CLK3": {
          "hide_name": 0,
          "bits": [ 63 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:10.26-10.30"
          }
        },
        "P0": {
          "hide_name": 0,
          "bits": [ 198 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:20.9-20.11"
          }
        },
        "P1": {
          "hide_name": 0,
          "bits": [ 199 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:20.13-20.15"
          }
        },
        "P10": {
          "hide_name": 0,
          "bits": [ 208 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:20.49-20.52"
          }
        },
        "P11": {
          "hide_name": 0,
          "bits": [ 209 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:20.54-20.57"
          }
        },
        "P12": {
          "hide_name": 0,
          "bits": [ 210 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:20.59-20.62"
          }
        },
        "P13": {
          "hide_name": 0,
          "bits": [ 211 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:20.64-20.67"
          }
        },
        "P14": {
          "hide_name": 0,
          "bits": [ 212 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:20.69-20.72"
          }
        },
        "P15": {
          "hide_name": 0,
          "bits": [ 213 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:20.74-20.77"
          }
        },
        "P16": {
          "hide_name": 0,
          "bits": [ 214 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:20.79-20.82"
          }
        },
        "P17": {
          "hide_name": 0,
          "bits": [ 215 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:20.84-20.87"
          }
        },
        "P18": {
          "hide_name": 0,
          "bits": [ 216 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:20.89-20.92"
          }
        },
        "P19": {
          "hide_name": 0,
          "bits": [ 217 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:20.94-20.97"
          }
        },
        "P2": {
          "hide_name": 0,
          "bits": [ 200 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:20.17-20.19"
          }
        },
        "P20": {
          "hide_name": 0,
          "bits": [ 218 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:20.99-20.102"
          }
        },
        "P21": {
          "hide_name": 0,
          "bits": [ 219 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:20.104-20.107"
          }
        },
        "P22": {
          "hide_name": 0,
          "bits": [ 220 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:20.109-20.112"
          }
        },
        "P23": {
          "hide_name": 0,
          "bits": [ 221 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:20.114-20.117"
          }
        },
        "P24": {
          "hide_name": 0,
          "bits": [ 222 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:20.119-20.122"
          }
        },
        "P25": {
          "hide_name": 0,
          "bits": [ 223 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:20.124-20.127"
          }
        },
        "P26": {
          "hide_name": 0,
          "bits": [ 224 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:20.129-20.132"
          }
        },
        "P27": {
          "hide_name": 0,
          "bits": [ 225 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:20.134-20.137"
          }
        },
        "P28": {
          "hide_name": 0,
          "bits": [ 226 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:20.139-20.142"
          }
        },
        "P29": {
          "hide_name": 0,
          "bits": [ 227 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:20.144-20.147"
          }
        },
        "P3": {
          "hide_name": 0,
          "bits": [ 201 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:20.21-20.23"
          }
        },
        "P30": {
          "hide_name": 0,
          "bits": [ 228 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:20.149-20.152"
          }
        },
        "P31": {
          "hide_name": 0,
          "bits": [ 229 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:20.154-20.157"
          }
        },
        "P32": {
          "hide_name": 0,
          "bits": [ 230 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:20.159-20.162"
          }
        },
        "P33": {
          "hide_name": 0,
          "bits": [ 231 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:20.164-20.167"
          }
        },
        "P34": {
          "hide_name": 0,
          "bits": [ 232 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:20.169-20.172"
          }
        },
        "P35": {
          "hide_name": 0,
          "bits": [ 233 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:20.174-20.177"
          }
        },
        "P4": {
          "hide_name": 0,
          "bits": [ 202 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:20.25-20.27"
          }
        },
        "P5": {
          "hide_name": 0,
          "bits": [ 203 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:20.29-20.31"
          }
        },
        "P6": {
          "hide_name": 0,
          "bits": [ 204 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:20.33-20.35"
          }
        },
        "P7": {
          "hide_name": 0,
          "bits": [ 205 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:20.37-20.39"
          }
        },
        "P8": {
          "hide_name": 0,
          "bits": [ 206 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:20.41-20.43"
          }
        },
        "P9": {
          "hide_name": 0,
          "bits": [ 207 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:20.45-20.47"
          }
        },
        "ROA0": {
          "hide_name": 0,
          "bits": [ 144 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:17.9-17.13"
          }
        },
        "ROA1": {
          "hide_name": 0,
          "bits": [ 145 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:17.15-17.19"
          }
        },
        "ROA10": {
          "hide_name": 0,
          "bits": [ 154 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:17.69-17.74"
          }
        },
        "ROA11": {
          "hide_name": 0,
          "bits": [ 155 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:17.76-17.81"
          }
        },
        "ROA12": {
          "hide_name": 0,
          "bits": [ 156 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:17.83-17.88"
          }
        },
        "ROA13": {
          "hide_name": 0,
          "bits": [ 157 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:17.90-17.95"
          }
        },
        "ROA14": {
          "hide_name": 0,
          "bits": [ 158 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:17.97-17.102"
          }
        },
        "ROA15": {
          "hide_name": 0,
          "bits": [ 159 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:17.104-17.109"
          }
        },
        "ROA16": {
          "hide_name": 0,
          "bits": [ 160 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:17.111-17.116"
          }
        },
        "ROA17": {
          "hide_name": 0,
          "bits": [ 161 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:17.118-17.123"
          }
        },
        "ROA2": {
          "hide_name": 0,
          "bits": [ 146 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:17.21-17.25"
          }
        },
        "ROA3": {
          "hide_name": 0,
          "bits": [ 147 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:17.27-17.31"
          }
        },
        "ROA4": {
          "hide_name": 0,
          "bits": [ 148 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:17.33-17.37"
          }
        },
        "ROA5": {
          "hide_name": 0,
          "bits": [ 149 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:17.39-17.43"
          }
        },
        "ROA6": {
          "hide_name": 0,
          "bits": [ 150 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:17.45-17.49"
          }
        },
        "ROA7": {
          "hide_name": 0,
          "bits": [ 151 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:17.51-17.55"
          }
        },
        "ROA8": {
          "hide_name": 0,
          "bits": [ 152 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:17.57-17.61"
          }
        },
        "ROA9": {
          "hide_name": 0,
          "bits": [ 153 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:17.63-17.67"
          }
        },
        "ROB0": {
          "hide_name": 0,
          "bits": [ 162 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:18.9-18.13"
          }
        },
        "ROB1": {
          "hide_name": 0,
          "bits": [ 163 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:18.15-18.19"
          }
        },
        "ROB10": {
          "hide_name": 0,
          "bits": [ 172 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:18.69-18.74"
          }
        },
        "ROB11": {
          "hide_name": 0,
          "bits": [ 173 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:18.76-18.81"
          }
        },
        "ROB12": {
          "hide_name": 0,
          "bits": [ 174 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:18.83-18.88"
          }
        },
        "ROB13": {
          "hide_name": 0,
          "bits": [ 175 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:18.90-18.95"
          }
        },
        "ROB14": {
          "hide_name": 0,
          "bits": [ 176 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:18.97-18.102"
          }
        },
        "ROB15": {
          "hide_name": 0,
          "bits": [ 177 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:18.104-18.109"
          }
        },
        "ROB16": {
          "hide_name": 0,
          "bits": [ 178 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:18.111-18.116"
          }
        },
        "ROB17": {
          "hide_name": 0,
          "bits": [ 179 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:18.118-18.123"
          }
        },
        "ROB2": {
          "hide_name": 0,
          "bits": [ 164 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:18.21-18.25"
          }
        },
        "ROB3": {
          "hide_name": 0,
          "bits": [ 165 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:18.27-18.31"
          }
        },
        "ROB4": {
          "hide_name": 0,
          "bits": [ 166 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:18.33-18.37"
          }
        },
        "ROB5": {
          "hide_name": 0,
          "bits": [ 167 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:18.39-18.43"
          }
        },
        "ROB6": {
          "hide_name": 0,
          "bits": [ 168 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:18.45-18.49"
          }
        },
        "ROB7": {
          "hide_name": 0,
          "bits": [ 169 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:18.51-18.55"
          }
        },
        "ROB8": {
          "hide_name": 0,
          "bits": [ 170 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:18.57-18.61"
          }
        },
        "ROB9": {
          "hide_name": 0,
          "bits": [ 171 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:18.63-18.67"
          }
        },
        "ROC0": {
          "hide_name": 0,
          "bits": [ 180 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:19.9-19.13"
          }
        },
        "ROC1": {
          "hide_name": 0,
          "bits": [ 181 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:19.15-19.19"
          }
        },
        "ROC10": {
          "hide_name": 0,
          "bits": [ 190 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:19.69-19.74"
          }
        },
        "ROC11": {
          "hide_name": 0,
          "bits": [ 191 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:19.76-19.81"
          }
        },
        "ROC12": {
          "hide_name": 0,
          "bits": [ 192 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:19.83-19.88"
          }
        },
        "ROC13": {
          "hide_name": 0,
          "bits": [ 193 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:19.90-19.95"
          }
        },
        "ROC14": {
          "hide_name": 0,
          "bits": [ 194 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:19.97-19.102"
          }
        },
        "ROC15": {
          "hide_name": 0,
          "bits": [ 195 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:19.104-19.109"
          }
        },
        "ROC16": {
          "hide_name": 0,
          "bits": [ 196 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:19.111-19.116"
          }
        },
        "ROC17": {
          "hide_name": 0,
          "bits": [ 197 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:19.118-19.123"
          }
        },
        "ROC2": {
          "hide_name": 0,
          "bits": [ 182 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:19.21-19.25"
          }
        },
        "ROC3": {
          "hide_name": 0,
          "bits": [ 183 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:19.27-19.31"
          }
        },
        "ROC4": {
          "hide_name": 0,
          "bits": [ 184 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:19.33-19.37"
          }
        },
        "ROC5": {
          "hide_name": 0,
          "bits": [ 185 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:19.39-19.43"
          }
        },
        "ROC6": {
          "hide_name": 0,
          "bits": [ 186 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:19.45-19.49"
          }
        },
        "ROC7": {
          "hide_name": 0,
          "bits": [ 187 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:19.51-19.55"
          }
        },
        "ROC8": {
          "hide_name": 0,
          "bits": [ 188 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:19.57-19.61"
          }
        },
        "ROC9": {
          "hide_name": 0,
          "bits": [ 189 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:19.63-19.67"
          }
        },
        "RST0": {
          "hide_name": 0,
          "bits": [ 68 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:12.8-12.12"
          }
        },
        "RST1": {
          "hide_name": 0,
          "bits": [ 69 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:12.14-12.18"
          }
        },
        "RST2": {
          "hide_name": 0,
          "bits": [ 70 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:12.20-12.24"
          }
        },
        "RST3": {
          "hide_name": 0,
          "bits": [ 71 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:12.26-12.30"
          }
        },
        "SIGNEDA": {
          "hide_name": 0,
          "bits": [ 56 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:9.8-9.15"
          }
        },
        "SIGNEDB": {
          "hide_name": 0,
          "bits": [ 57 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:9.17-9.24"
          }
        },
        "SIGNEDP": {
          "hide_name": 0,
          "bits": [ 234 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:21.9-21.16"
          }
        },
        "SOURCEA": {
          "hide_name": 0,
          "bits": [ 58 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:9.26-9.33"
          }
        },
        "SOURCEB": {
          "hide_name": 0,
          "bits": [ 59 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:9.35-9.42"
          }
        },
        "SRIA0": {
          "hide_name": 0,
          "bits": [ 72 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:13.8-13.13"
          }
        },
        "SRIA1": {
          "hide_name": 0,
          "bits": [ 73 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:13.15-13.20"
          }
        },
        "SRIA10": {
          "hide_name": 0,
          "bits": [ 82 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:13.78-13.84"
          }
        },
        "SRIA11": {
          "hide_name": 0,
          "bits": [ 83 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:13.86-13.92"
          }
        },
        "SRIA12": {
          "hide_name": 0,
          "bits": [ 84 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:13.94-13.100"
          }
        },
        "SRIA13": {
          "hide_name": 0,
          "bits": [ 85 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:13.102-13.108"
          }
        },
        "SRIA14": {
          "hide_name": 0,
          "bits": [ 86 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:13.110-13.116"
          }
        },
        "SRIA15": {
          "hide_name": 0,
          "bits": [ 87 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:13.118-13.124"
          }
        },
        "SRIA16": {
          "hide_name": 0,
          "bits": [ 88 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:13.126-13.132"
          }
        },
        "SRIA17": {
          "hide_name": 0,
          "bits": [ 89 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:13.134-13.140"
          }
        },
        "SRIA2": {
          "hide_name": 0,
          "bits": [ 74 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:13.22-13.27"
          }
        },
        "SRIA3": {
          "hide_name": 0,
          "bits": [ 75 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:13.29-13.34"
          }
        },
        "SRIA4": {
          "hide_name": 0,
          "bits": [ 76 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:13.36-13.41"
          }
        },
        "SRIA5": {
          "hide_name": 0,
          "bits": [ 77 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:13.43-13.48"
          }
        },
        "SRIA6": {
          "hide_name": 0,
          "bits": [ 78 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:13.50-13.55"
          }
        },
        "SRIA7": {
          "hide_name": 0,
          "bits": [ 79 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:13.57-13.62"
          }
        },
        "SRIA8": {
          "hide_name": 0,
          "bits": [ 80 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:13.64-13.69"
          }
        },
        "SRIA9": {
          "hide_name": 0,
          "bits": [ 81 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:13.71-13.76"
          }
        },
        "SRIB0": {
          "hide_name": 0,
          "bits": [ 90 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:14.8-14.13"
          }
        },
        "SRIB1": {
          "hide_name": 0,
          "bits": [ 91 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:14.15-14.20"
          }
        },
        "SRIB10": {
          "hide_name": 0,
          "bits": [ 100 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:14.78-14.84"
          }
        },
        "SRIB11": {
          "hide_name": 0,
          "bits": [ 101 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:14.86-14.92"
          }
        },
        "SRIB12": {
          "hide_name": 0,
          "bits": [ 102 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:14.94-14.100"
          }
        },
        "SRIB13": {
          "hide_name": 0,
          "bits": [ 103 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:14.102-14.108"
          }
        },
        "SRIB14": {
          "hide_name": 0,
          "bits": [ 104 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:14.110-14.116"
          }
        },
        "SRIB15": {
          "hide_name": 0,
          "bits": [ 105 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:14.118-14.124"
          }
        },
        "SRIB16": {
          "hide_name": 0,
          "bits": [ 106 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:14.126-14.132"
          }
        },
        "SRIB17": {
          "hide_name": 0,
          "bits": [ 107 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:14.134-14.140"
          }
        },
        "SRIB2": {
          "hide_name": 0,
          "bits": [ 92 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:14.22-14.27"
          }
        },
        "SRIB3": {
          "hide_name": 0,
          "bits": [ 93 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:14.29-14.34"
          }
        },
        "SRIB4": {
          "hide_name": 0,
          "bits": [ 94 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:14.36-14.41"
          }
        },
        "SRIB5": {
          "hide_name": 0,
          "bits": [ 95 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:14.43-14.48"
          }
        },
        "SRIB6": {
          "hide_name": 0,
          "bits": [ 96 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:14.50-14.55"
          }
        },
        "SRIB7": {
          "hide_name": 0,
          "bits": [ 97 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:14.57-14.62"
          }
        },
        "SRIB8": {
          "hide_name": 0,
          "bits": [ 98 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:14.64-14.69"
          }
        },
        "SRIB9": {
          "hide_name": 0,
          "bits": [ 99 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:14.71-14.76"
          }
        },
        "SROA0": {
          "hide_name": 0,
          "bits": [ 108 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:15.9-15.14"
          }
        },
        "SROA1": {
          "hide_name": 0,
          "bits": [ 109 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:15.16-15.21"
          }
        },
        "SROA10": {
          "hide_name": 0,
          "bits": [ 118 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:15.79-15.85"
          }
        },
        "SROA11": {
          "hide_name": 0,
          "bits": [ 119 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:15.87-15.93"
          }
        },
        "SROA12": {
          "hide_name": 0,
          "bits": [ 120 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:15.95-15.101"
          }
        },
        "SROA13": {
          "hide_name": 0,
          "bits": [ 121 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:15.103-15.109"
          }
        },
        "SROA14": {
          "hide_name": 0,
          "bits": [ 122 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:15.111-15.117"
          }
        },
        "SROA15": {
          "hide_name": 0,
          "bits": [ 123 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:15.119-15.125"
          }
        },
        "SROA16": {
          "hide_name": 0,
          "bits": [ 124 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:15.127-15.133"
          }
        },
        "SROA17": {
          "hide_name": 0,
          "bits": [ 125 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:15.135-15.141"
          }
        },
        "SROA2": {
          "hide_name": 0,
          "bits": [ 110 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:15.23-15.28"
          }
        },
        "SROA3": {
          "hide_name": 0,
          "bits": [ 111 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:15.30-15.35"
          }
        },
        "SROA4": {
          "hide_name": 0,
          "bits": [ 112 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:15.37-15.42"
          }
        },
        "SROA5": {
          "hide_name": 0,
          "bits": [ 113 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:15.44-15.49"
          }
        },
        "SROA6": {
          "hide_name": 0,
          "bits": [ 114 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:15.51-15.56"
          }
        },
        "SROA7": {
          "hide_name": 0,
          "bits": [ 115 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:15.58-15.63"
          }
        },
        "SROA8": {
          "hide_name": 0,
          "bits": [ 116 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:15.65-15.70"
          }
        },
        "SROA9": {
          "hide_name": 0,
          "bits": [ 117 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:15.72-15.77"
          }
        },
        "SROB0": {
          "hide_name": 0,
          "bits": [ 126 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:16.9-16.14"
          }
        },
        "SROB1": {
          "hide_name": 0,
          "bits": [ 127 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:16.16-16.21"
          }
        },
        "SROB10": {
          "hide_name": 0,
          "bits": [ 136 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:16.79-16.85"
          }
        },
        "SROB11": {
          "hide_name": 0,
          "bits": [ 137 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:16.87-16.93"
          }
        },
        "SROB12": {
          "hide_name": 0,
          "bits": [ 138 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:16.95-16.101"
          }
        },
        "SROB13": {
          "hide_name": 0,
          "bits": [ 139 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:16.103-16.109"
          }
        },
        "SROB14": {
          "hide_name": 0,
          "bits": [ 140 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:16.111-16.117"
          }
        },
        "SROB15": {
          "hide_name": 0,
          "bits": [ 141 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:16.119-16.125"
          }
        },
        "SROB16": {
          "hide_name": 0,
          "bits": [ 142 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:16.127-16.133"
          }
        },
        "SROB17": {
          "hide_name": 0,
          "bits": [ 143 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:16.135-16.141"
          }
        },
        "SROB2": {
          "hide_name": 0,
          "bits": [ 128 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:16.23-16.28"
          }
        },
        "SROB3": {
          "hide_name": 0,
          "bits": [ 129 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:16.30-16.35"
          }
        },
        "SROB4": {
          "hide_name": 0,
          "bits": [ 130 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:16.37-16.42"
          }
        },
        "SROB5": {
          "hide_name": 0,
          "bits": [ 131 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:16.44-16.49"
          }
        },
        "SROB6": {
          "hide_name": 0,
          "bits": [ 132 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:16.51-16.56"
          }
        },
        "SROB7": {
          "hide_name": 0,
          "bits": [ 133 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:16.58-16.63"
          }
        },
        "SROB8": {
          "hide_name": 0,
          "bits": [ 134 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:16.65-16.70"
          }
        },
        "SROB9": {
          "hide_name": 0,
          "bits": [ 135 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:16.72-16.77"
          }
        }
      }
    },
    "OB": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_io.vh:5.1-5.132"
      },
      "ports": {
        "I": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "O": {
          "direction": "output",
          "bits": [ 3 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "I": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_io.vh:5.20-5.21"
          }
        },
        "O": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_io.vh:5.34-5.35"
          }
        }
      }
    },
    "OBCO": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_io.vh:9.1-9.90"
      },
      "ports": {
        "I": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "OT": {
          "direction": "output",
          "bits": [ 3 ]
        },
        "OC": {
          "direction": "output",
          "bits": [ 4 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "I": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_io.vh:9.20-9.21"
          }
        },
        "OC": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_io.vh:9.38-9.40"
          }
        },
        "OT": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_io.vh:9.34-9.36"
          }
        }
      }
    },
    "OBZ": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_io.vh:6.1-6.139"
      },
      "ports": {
        "I": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "T": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "O": {
          "direction": "output",
          "bits": [ 4 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "I": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_io.vh:6.20-6.21"
          }
        },
        "O": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_io.vh:6.34-6.35"
          }
        },
        "T": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_io.vh:6.23-6.24"
          }
        }
      }
    },
    "OBZPD": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_io.vh:8.1-8.139"
      },
      "ports": {
        "I": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "T": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "O": {
          "direction": "output",
          "bits": [ 4 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "I": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_io.vh:8.20-8.21"
          }
        },
        "O": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_io.vh:8.34-8.35"
          }
        },
        "T": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_io.vh:8.23-8.24"
          }
        }
      }
    },
    "OBZPU": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_io.vh:7.1-7.139"
      },
      "ports": {
        "I": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "T": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "O": {
          "direction": "output",
          "bits": [ 4 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "I": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_io.vh:7.20-7.21"
          }
        },
        "O": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_io.vh:7.34-7.35"
          }
        },
        "T": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_io.vh:7.23-7.24"
          }
        }
      }
    },
    "ODDR71B": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:266.1-271.10"
      },
      "parameter_default_values": {
        "GSR": "ENABLED"
      },
      "ports": {
        "SCLK": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "ECLK": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "RST": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "D0": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "D1": {
          "direction": "input",
          "bits": [ 6 ]
        },
        "D2": {
          "direction": "input",
          "bits": [ 7 ]
        },
        "D3": {
          "direction": "input",
          "bits": [ 8 ]
        },
        "D4": {
          "direction": "input",
          "bits": [ 9 ]
        },
        "D5": {
          "direction": "input",
          "bits": [ 10 ]
        },
        "D6": {
          "direction": "input",
          "bits": [ 11 ]
        },
        "Q": {
          "direction": "output",
          "bits": [ 12 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "D0": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:267.25-267.27"
          }
        },
        "D1": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:267.29-267.31"
          }
        },
        "D2": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:267.33-267.35"
          }
        },
        "D3": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:267.37-267.39"
          }
        },
        "D4": {
          "hide_name": 0,
          "bits": [ 9 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:267.41-267.43"
          }
        },
        "D5": {
          "hide_name": 0,
          "bits": [ 10 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:267.45-267.47"
          }
        },
        "D6": {
          "hide_name": 0,
          "bits": [ 11 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:267.49-267.51"
          }
        },
        "ECLK": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:267.14-267.18"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 12 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:268.9-268.10"
          }
        },
        "RST": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:267.20-267.23"
          }
        },
        "SCLK": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:267.8-267.12"
          }
        }
      }
    },
    "ODDRX1F": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:250.1-255.10"
      },
      "parameter_default_values": {
        "GSR": "ENABLED"
      },
      "ports": {
        "SCLK": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "RST": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "D0": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "D1": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "Q": {
          "direction": "output",
          "bits": [ 6 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "D0": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:251.19-251.21"
          }
        },
        "D1": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:251.23-251.25"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:252.9-252.10"
          }
        },
        "RST": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:251.14-251.17"
          }
        },
        "SCLK": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:251.8-251.12"
          }
        }
      }
    },
    "ODDRX2DQA": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:282.1-287.10"
      },
      "parameter_default_values": {
        "GSR": "ENABLED"
      },
      "ports": {
        "D0": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "D1": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "D2": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "D3": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "RST": {
          "direction": "input",
          "bits": [ 6 ]
        },
        "ECLK": {
          "direction": "input",
          "bits": [ 7 ]
        },
        "SCLK": {
          "direction": "input",
          "bits": [ 8 ]
        },
        "DQSW270": {
          "direction": "input",
          "bits": [ 9 ]
        },
        "Q": {
          "direction": "output",
          "bits": [ 10 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "D0": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:283.8-283.10"
          }
        },
        "D1": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:283.12-283.14"
          }
        },
        "D2": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:283.16-283.18"
          }
        },
        "D3": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:283.20-283.22"
          }
        },
        "DQSW270": {
          "hide_name": 0,
          "bits": [ 9 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:283.41-283.48"
          }
        },
        "ECLK": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:283.29-283.33"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 10 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:284.9-284.10"
          }
        },
        "RST": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:283.24-283.27"
          }
        },
        "SCLK": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:283.35-283.39"
          }
        }
      }
    },
    "ODDRX2DQSB": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:290.1-295.10"
      },
      "parameter_default_values": {
        "GSR": "ENABLED"
      },
      "ports": {
        "D0": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "D1": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "D2": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "D3": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "RST": {
          "direction": "input",
          "bits": [ 6 ]
        },
        "ECLK": {
          "direction": "input",
          "bits": [ 7 ]
        },
        "SCLK": {
          "direction": "input",
          "bits": [ 8 ]
        },
        "DQSW": {
          "direction": "input",
          "bits": [ 9 ]
        },
        "Q": {
          "direction": "output",
          "bits": [ 10 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "D0": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:291.8-291.10"
          }
        },
        "D1": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:291.12-291.14"
          }
        },
        "D2": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:291.16-291.18"
          }
        },
        "D3": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:291.20-291.22"
          }
        },
        "DQSW": {
          "hide_name": 0,
          "bits": [ 9 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:291.41-291.45"
          }
        },
        "ECLK": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:291.29-291.33"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 10 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:292.9-292.10"
          }
        },
        "RST": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:291.24-291.27"
          }
        },
        "SCLK": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:291.35-291.39"
          }
        }
      }
    },
    "ODDRX2F": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:258.1-263.10"
      },
      "parameter_default_values": {
        "GSR": "ENABLED"
      },
      "ports": {
        "SCLK": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "ECLK": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "RST": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "D0": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "D1": {
          "direction": "input",
          "bits": [ 6 ]
        },
        "D2": {
          "direction": "input",
          "bits": [ 7 ]
        },
        "D3": {
          "direction": "input",
          "bits": [ 8 ]
        },
        "Q": {
          "direction": "output",
          "bits": [ 9 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "D0": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:259.25-259.27"
          }
        },
        "D1": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:259.29-259.31"
          }
        },
        "D2": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:259.33-259.35"
          }
        },
        "D3": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:259.37-259.39"
          }
        },
        "ECLK": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:259.14-259.18"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 9 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:260.9-260.10"
          }
        },
        "RST": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:259.20-259.23"
          }
        },
        "SCLK": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:259.8-259.12"
          }
        }
      }
    },
    "OFS1P3BX": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_ff.vh:31.1-31.302"
      },
      "parameter_default_values": {
        "GSR": "ENABLED"
      },
      "ports": {
        "PD": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "SP": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "SCLK": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "Q": {
          "direction": "output",
          "bits": [ 6 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "D": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_ff.vh:31.27-31.28"
          }
        },
        "PD": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_ff.vh:31.23-31.25"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_ff.vh:31.47-31.48"
          }
        },
        "SCLK": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_ff.vh:31.34-31.38"
          }
        },
        "SP": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_ff.vh:31.30-31.32"
          }
        }
      }
    },
    "OFS1P3DX": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_ff.vh:32.1-32.302"
      },
      "parameter_default_values": {
        "GSR": "ENABLED"
      },
      "ports": {
        "CD": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "SP": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "SCLK": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "Q": {
          "direction": "output",
          "bits": [ 6 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CD": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_ff.vh:32.23-32.25"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_ff.vh:32.27-32.28"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_ff.vh:32.47-32.48"
          }
        },
        "SCLK": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_ff.vh:32.34-32.38"
          }
        },
        "SP": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_ff.vh:32.30-32.32"
          }
        }
      }
    },
    "OFS1P3IX": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_ff.vh:33.1-33.302"
      },
      "parameter_default_values": {
        "GSR": "ENABLED"
      },
      "ports": {
        "CD": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "SP": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "SCLK": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "Q": {
          "direction": "output",
          "bits": [ 6 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CD": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_ff.vh:33.23-33.25"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_ff.vh:33.27-33.28"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_ff.vh:33.47-33.48"
          }
        },
        "SCLK": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_ff.vh:33.34-33.38"
          }
        },
        "SP": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_ff.vh:33.30-33.32"
          }
        }
      }
    },
    "OFS1P3JX": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_ff.vh:34.1-34.302"
      },
      "parameter_default_values": {
        "GSR": "ENABLED"
      },
      "ports": {
        "PD": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "SP": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "SCLK": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "Q": {
          "direction": "output",
          "bits": [ 6 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "D": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_ff.vh:34.27-34.28"
          }
        },
        "PD": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_ff.vh:34.23-34.25"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_ff.vh:34.47-34.48"
          }
        },
        "SCLK": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_ff.vh:34.34-34.38"
          }
        },
        "SP": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_ff.vh:34.30-34.32"
          }
        }
      }
    },
    "OLVDS": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_io.vh:14.1-14.114"
      },
      "ports": {
        "A": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "Z": {
          "direction": "output",
          "bits": [ 3 ]
        },
        "ZN": {
          "direction": "output",
          "bits": [ 4 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "A": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_io.vh:14.20-14.21"
          }
        },
        "Z": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_io.vh:14.34-14.35"
          }
        },
        "ZN": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_io.vh:14.37-14.39"
          }
        }
      }
    },
    "OSCG": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:175.1-179.10"
      },
      "parameter_default_values": {
        "DIV": "00000000000000000000000010000000"
      },
      "ports": {
        "OSC": {
          "direction": "output",
          "bits": [ 2 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "OSC": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:176.9-176.12"
          }
        }
      }
    },
    "OSHX2A": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:274.1-279.10"
      },
      "parameter_default_values": {
        "GSR": "ENABLED"
      },
      "ports": {
        "D0": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "D1": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "RST": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "ECLK": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "SCLK": {
          "direction": "input",
          "bits": [ 6 ]
        },
        "Q": {
          "direction": "output",
          "bits": [ 7 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "D0": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:275.8-275.10"
          }
        },
        "D1": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:275.12-275.14"
          }
        },
        "ECLK": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:275.21-275.25"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:276.9-276.10"
          }
        },
        "RST": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:275.16-275.19"
          }
        },
        "SCLK": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:275.27-275.31"
          }
        }
      }
    },
    "PCSCLKDIV": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:713.1-718.10"
      },
      "parameter_default_values": {
        "GSR": "DISABLED"
      },
      "ports": {
        "CLKI": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "RST": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "SEL2": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "SEL1": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "SEL0": {
          "direction": "input",
          "bits": [ 6 ]
        },
        "CDIV1": {
          "direction": "output",
          "bits": [ 7 ]
        },
        "CDIVX": {
          "direction": "output",
          "bits": [ 8 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CDIV1": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:715.9-715.14"
          }
        },
        "CDIVX": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:715.16-715.21"
          }
        },
        "CLKI": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:714.8-714.12"
          }
        },
        "RST": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:714.14-714.17"
          }
        },
        "SEL0": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:714.31-714.35"
          }
        },
        "SEL1": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:714.25-714.29"
          }
        },
        "SEL2": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:714.19-714.23"
          }
        }
      }
    },
    "PDPW16KD": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:742.1-832.10"
      },
      "parameter_default_values": {
        "ASYNC_RESET_RELEASE": "SYNC",
        "CLKRMUX": "CLKR",
        "CLKWMUX": "CLKW",
        "CSDECODE_R": "0b000",
        "CSDECODE_W": "0b000",
        "DATA_WIDTH_R": "00000000000000000000000000100100",
        "DATA_WIDTH_W": "00000000000000000000000000100100",
        "GSR": "ENABLED",
        "INITVAL_00": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_01": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_02": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_03": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_04": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_05": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_06": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_07": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_08": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_09": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_0A": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_0B": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_0C": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_0D": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_0E": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_0F": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_10": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_11": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_12": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_13": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_14": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_15": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_16": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_17": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_18": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_19": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_1A": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_1B": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_1C": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_1D": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_1E": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_1F": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_20": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_21": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_22": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_23": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_24": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_25": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_26": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_27": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_28": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_29": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_2A": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_2B": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_2C": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_2D": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_2E": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_2F": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_30": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_31": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_32": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_33": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_34": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_35": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_36": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_37": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_38": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_39": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_3A": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_3B": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_3C": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_3D": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_3E": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_3F": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_DATA": "STATIC",
        "REGMODE": "NOREG",
        "RESETMODE": "SYNC"
      },
      "ports": {
        "DI35": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "DI34": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "DI33": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "DI32": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "DI31": {
          "direction": "input",
          "bits": [ 6 ]
        },
        "DI30": {
          "direction": "input",
          "bits": [ 7 ]
        },
        "DI29": {
          "direction": "input",
          "bits": [ 8 ]
        },
        "DI28": {
          "direction": "input",
          "bits": [ 9 ]
        },
        "DI27": {
          "direction": "input",
          "bits": [ 10 ]
        },
        "DI26": {
          "direction": "input",
          "bits": [ 11 ]
        },
        "DI25": {
          "direction": "input",
          "bits": [ 12 ]
        },
        "DI24": {
          "direction": "input",
          "bits": [ 13 ]
        },
        "DI23": {
          "direction": "input",
          "bits": [ 14 ]
        },
        "DI22": {
          "direction": "input",
          "bits": [ 15 ]
        },
        "DI21": {
          "direction": "input",
          "bits": [ 16 ]
        },
        "DI20": {
          "direction": "input",
          "bits": [ 17 ]
        },
        "DI19": {
          "direction": "input",
          "bits": [ 18 ]
        },
        "DI18": {
          "direction": "input",
          "bits": [ 19 ]
        },
        "DI17": {
          "direction": "input",
          "bits": [ 20 ]
        },
        "DI16": {
          "direction": "input",
          "bits": [ 21 ]
        },
        "DI15": {
          "direction": "input",
          "bits": [ 22 ]
        },
        "DI14": {
          "direction": "input",
          "bits": [ 23 ]
        },
        "DI13": {
          "direction": "input",
          "bits": [ 24 ]
        },
        "DI12": {
          "direction": "input",
          "bits": [ 25 ]
        },
        "DI11": {
          "direction": "input",
          "bits": [ 26 ]
        },
        "DI10": {
          "direction": "input",
          "bits": [ 27 ]
        },
        "DI9": {
          "direction": "input",
          "bits": [ 28 ]
        },
        "DI8": {
          "direction": "input",
          "bits": [ 29 ]
        },
        "DI7": {
          "direction": "input",
          "bits": [ 30 ]
        },
        "DI6": {
          "direction": "input",
          "bits": [ 31 ]
        },
        "DI5": {
          "direction": "input",
          "bits": [ 32 ]
        },
        "DI4": {
          "direction": "input",
          "bits": [ 33 ]
        },
        "DI3": {
          "direction": "input",
          "bits": [ 34 ]
        },
        "DI2": {
          "direction": "input",
          "bits": [ 35 ]
        },
        "DI1": {
          "direction": "input",
          "bits": [ 36 ]
        },
        "DI0": {
          "direction": "input",
          "bits": [ 37 ]
        },
        "ADW8": {
          "direction": "input",
          "bits": [ 38 ]
        },
        "ADW7": {
          "direction": "input",
          "bits": [ 39 ]
        },
        "ADW6": {
          "direction": "input",
          "bits": [ 40 ]
        },
        "ADW5": {
          "direction": "input",
          "bits": [ 41 ]
        },
        "ADW4": {
          "direction": "input",
          "bits": [ 42 ]
        },
        "ADW3": {
          "direction": "input",
          "bits": [ 43 ]
        },
        "ADW2": {
          "direction": "input",
          "bits": [ 44 ]
        },
        "ADW1": {
          "direction": "input",
          "bits": [ 45 ]
        },
        "ADW0": {
          "direction": "input",
          "bits": [ 46 ]
        },
        "BE3": {
          "direction": "input",
          "bits": [ 47 ]
        },
        "BE2": {
          "direction": "input",
          "bits": [ 48 ]
        },
        "BE1": {
          "direction": "input",
          "bits": [ 49 ]
        },
        "BE0": {
          "direction": "input",
          "bits": [ 50 ]
        },
        "CEW": {
          "direction": "input",
          "bits": [ 51 ]
        },
        "CLKW": {
          "direction": "input",
          "bits": [ 52 ]
        },
        "CSW2": {
          "direction": "input",
          "bits": [ 53 ]
        },
        "CSW1": {
          "direction": "input",
          "bits": [ 54 ]
        },
        "CSW0": {
          "direction": "input",
          "bits": [ 55 ]
        },
        "ADR13": {
          "direction": "input",
          "bits": [ 56 ]
        },
        "ADR12": {
          "direction": "input",
          "bits": [ 57 ]
        },
        "ADR11": {
          "direction": "input",
          "bits": [ 58 ]
        },
        "ADR10": {
          "direction": "input",
          "bits": [ 59 ]
        },
        "ADR9": {
          "direction": "input",
          "bits": [ 60 ]
        },
        "ADR8": {
          "direction": "input",
          "bits": [ 61 ]
        },
        "ADR7": {
          "direction": "input",
          "bits": [ 62 ]
        },
        "ADR6": {
          "direction": "input",
          "bits": [ 63 ]
        },
        "ADR5": {
          "direction": "input",
          "bits": [ 64 ]
        },
        "ADR4": {
          "direction": "input",
          "bits": [ 65 ]
        },
        "ADR3": {
          "direction": "input",
          "bits": [ 66 ]
        },
        "ADR2": {
          "direction": "input",
          "bits": [ 67 ]
        },
        "ADR1": {
          "direction": "input",
          "bits": [ 68 ]
        },
        "ADR0": {
          "direction": "input",
          "bits": [ 69 ]
        },
        "CER": {
          "direction": "input",
          "bits": [ 70 ]
        },
        "OCER": {
          "direction": "input",
          "bits": [ 71 ]
        },
        "CLKR": {
          "direction": "input",
          "bits": [ 72 ]
        },
        "CSR2": {
          "direction": "input",
          "bits": [ 73 ]
        },
        "CSR1": {
          "direction": "input",
          "bits": [ 74 ]
        },
        "CSR0": {
          "direction": "input",
          "bits": [ 75 ]
        },
        "RST": {
          "direction": "input",
          "bits": [ 76 ]
        },
        "DO35": {
          "direction": "output",
          "bits": [ 77 ]
        },
        "DO34": {
          "direction": "output",
          "bits": [ 78 ]
        },
        "DO33": {
          "direction": "output",
          "bits": [ 79 ]
        },
        "DO32": {
          "direction": "output",
          "bits": [ 80 ]
        },
        "DO31": {
          "direction": "output",
          "bits": [ 81 ]
        },
        "DO30": {
          "direction": "output",
          "bits": [ 82 ]
        },
        "DO29": {
          "direction": "output",
          "bits": [ 83 ]
        },
        "DO28": {
          "direction": "output",
          "bits": [ 84 ]
        },
        "DO27": {
          "direction": "output",
          "bits": [ 85 ]
        },
        "DO26": {
          "direction": "output",
          "bits": [ 86 ]
        },
        "DO25": {
          "direction": "output",
          "bits": [ 87 ]
        },
        "DO24": {
          "direction": "output",
          "bits": [ 88 ]
        },
        "DO23": {
          "direction": "output",
          "bits": [ 89 ]
        },
        "DO22": {
          "direction": "output",
          "bits": [ 90 ]
        },
        "DO21": {
          "direction": "output",
          "bits": [ 91 ]
        },
        "DO20": {
          "direction": "output",
          "bits": [ 92 ]
        },
        "DO19": {
          "direction": "output",
          "bits": [ 93 ]
        },
        "DO18": {
          "direction": "output",
          "bits": [ 94 ]
        },
        "DO17": {
          "direction": "output",
          "bits": [ 95 ]
        },
        "DO16": {
          "direction": "output",
          "bits": [ 96 ]
        },
        "DO15": {
          "direction": "output",
          "bits": [ 97 ]
        },
        "DO14": {
          "direction": "output",
          "bits": [ 98 ]
        },
        "DO13": {
          "direction": "output",
          "bits": [ 99 ]
        },
        "DO12": {
          "direction": "output",
          "bits": [ 100 ]
        },
        "DO11": {
          "direction": "output",
          "bits": [ 101 ]
        },
        "DO10": {
          "direction": "output",
          "bits": [ 102 ]
        },
        "DO9": {
          "direction": "output",
          "bits": [ 103 ]
        },
        "DO8": {
          "direction": "output",
          "bits": [ 104 ]
        },
        "DO7": {
          "direction": "output",
          "bits": [ 105 ]
        },
        "DO6": {
          "direction": "output",
          "bits": [ 106 ]
        },
        "DO5": {
          "direction": "output",
          "bits": [ 107 ]
        },
        "DO4": {
          "direction": "output",
          "bits": [ 108 ]
        },
        "DO3": {
          "direction": "output",
          "bits": [ 109 ]
        },
        "DO2": {
          "direction": "output",
          "bits": [ 110 ]
        },
        "DO1": {
          "direction": "output",
          "bits": [ 111 ]
        },
        "DO0": {
          "direction": "output",
          "bits": [ 112 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "ADR0": {
          "hide_name": 0,
          "bits": [ 69 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:747.90-747.94"
          }
        },
        "ADR1": {
          "hide_name": 0,
          "bits": [ 68 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:747.84-747.88"
          }
        },
        "ADR10": {
          "hide_name": 0,
          "bits": [ 59 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:747.29-747.34"
          }
        },
        "ADR11": {
          "hide_name": 0,
          "bits": [ 58 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:747.22-747.27"
          }
        },
        "ADR12": {
          "hide_name": 0,
          "bits": [ 57 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:747.15-747.20"
          }
        },
        "ADR13": {
          "hide_name": 0,
          "bits": [ 56 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:747.8-747.13"
          }
        },
        "ADR2": {
          "hide_name": 0,
          "bits": [ 67 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:747.78-747.82"
          }
        },
        "ADR3": {
          "hide_name": 0,
          "bits": [ 66 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:747.72-747.76"
          }
        },
        "ADR4": {
          "hide_name": 0,
          "bits": [ 65 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:747.66-747.70"
          }
        },
        "ADR5": {
          "hide_name": 0,
          "bits": [ 64 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:747.60-747.64"
          }
        },
        "ADR6": {
          "hide_name": 0,
          "bits": [ 63 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:747.54-747.58"
          }
        },
        "ADR7": {
          "hide_name": 0,
          "bits": [ 62 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:747.48-747.52"
          }
        },
        "ADR8": {
          "hide_name": 0,
          "bits": [ 61 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:747.42-747.46"
          }
        },
        "ADR9": {
          "hide_name": 0,
          "bits": [ 60 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:747.36-747.40"
          }
        },
        "ADW0": {
          "hide_name": 0,
          "bits": [ 46 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:745.56-745.60"
          }
        },
        "ADW1": {
          "hide_name": 0,
          "bits": [ 45 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:745.50-745.54"
          }
        },
        "ADW2": {
          "hide_name": 0,
          "bits": [ 44 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:745.44-745.48"
          }
        },
        "ADW3": {
          "hide_name": 0,
          "bits": [ 43 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:745.38-745.42"
          }
        },
        "ADW4": {
          "hide_name": 0,
          "bits": [ 42 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:745.32-745.36"
          }
        },
        "ADW5": {
          "hide_name": 0,
          "bits": [ 41 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:745.26-745.30"
          }
        },
        "ADW6": {
          "hide_name": 0,
          "bits": [ 40 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:745.20-745.24"
          }
        },
        "ADW7": {
          "hide_name": 0,
          "bits": [ 39 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:745.14-745.18"
          }
        },
        "ADW8": {
          "hide_name": 0,
          "bits": [ 38 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:745.8-745.12"
          }
        },
        "BE0": {
          "hide_name": 0,
          "bits": [ 50 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:746.25-746.28"
          }
        },
        "BE1": {
          "hide_name": 0,
          "bits": [ 49 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:746.20-746.23"
          }
        },
        "BE2": {
          "hide_name": 0,
          "bits": [ 48 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:746.14-746.17"
          }
        },
        "BE3": {
          "hide_name": 0,
          "bits": [ 47 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:746.8-746.11"
          }
        },
        "CER": {
          "hide_name": 0,
          "bits": [ 70 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:748.8-748.11"
          }
        },
        "CEW": {
          "hide_name": 0,
          "bits": [ 51 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:746.30-746.33"
          }
        },
        "CLKR": {
          "hide_name": 0,
          "bits": [ 72 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:748.19-748.23"
          }
        },
        "CLKW": {
          "hide_name": 0,
          "bits": [ 52 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:746.35-746.39"
          }
        },
        "CSR0": {
          "hide_name": 0,
          "bits": [ 75 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:748.37-748.41"
          }
        },
        "CSR1": {
          "hide_name": 0,
          "bits": [ 74 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:748.31-748.35"
          }
        },
        "CSR2": {
          "hide_name": 0,
          "bits": [ 73 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:748.25-748.29"
          }
        },
        "CSW0": {
          "hide_name": 0,
          "bits": [ 55 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:746.53-746.57"
          }
        },
        "CSW1": {
          "hide_name": 0,
          "bits": [ 54 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:746.47-746.51"
          }
        },
        "CSW2": {
          "hide_name": 0,
          "bits": [ 53 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:746.41-746.45"
          }
        },
        "DI0": {
          "hide_name": 0,
          "bits": [ 37 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:744.101-744.104"
          }
        },
        "DI1": {
          "hide_name": 0,
          "bits": [ 36 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:744.96-744.99"
          }
        },
        "DI10": {
          "hide_name": 0,
          "bits": [ 27 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:744.50-744.54"
          }
        },
        "DI11": {
          "hide_name": 0,
          "bits": [ 26 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:744.44-744.48"
          }
        },
        "DI12": {
          "hide_name": 0,
          "bits": [ 25 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:744.38-744.42"
          }
        },
        "DI13": {
          "hide_name": 0,
          "bits": [ 24 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:744.32-744.36"
          }
        },
        "DI14": {
          "hide_name": 0,
          "bits": [ 23 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:744.26-744.30"
          }
        },
        "DI15": {
          "hide_name": 0,
          "bits": [ 22 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:744.20-744.24"
          }
        },
        "DI16": {
          "hide_name": 0,
          "bits": [ 21 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:744.14-744.18"
          }
        },
        "DI17": {
          "hide_name": 0,
          "bits": [ 20 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:744.8-744.12"
          }
        },
        "DI18": {
          "hide_name": 0,
          "bits": [ 19 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:743.110-743.114"
          }
        },
        "DI19": {
          "hide_name": 0,
          "bits": [ 18 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:743.104-743.108"
          }
        },
        "DI2": {
          "hide_name": 0,
          "bits": [ 35 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:744.91-744.94"
          }
        },
        "DI20": {
          "hide_name": 0,
          "bits": [ 17 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:743.98-743.102"
          }
        },
        "DI21": {
          "hide_name": 0,
          "bits": [ 16 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:743.92-743.96"
          }
        },
        "DI22": {
          "hide_name": 0,
          "bits": [ 15 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:743.86-743.90"
          }
        },
        "DI23": {
          "hide_name": 0,
          "bits": [ 14 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:743.80-743.84"
          }
        },
        "DI24": {
          "hide_name": 0,
          "bits": [ 13 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:743.74-743.78"
          }
        },
        "DI25": {
          "hide_name": 0,
          "bits": [ 12 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:743.68-743.72"
          }
        },
        "DI26": {
          "hide_name": 0,
          "bits": [ 11 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:743.62-743.66"
          }
        },
        "DI27": {
          "hide_name": 0,
          "bits": [ 10 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:743.56-743.60"
          }
        },
        "DI28": {
          "hide_name": 0,
          "bits": [ 9 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:743.50-743.54"
          }
        },
        "DI29": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:743.44-743.48"
          }
        },
        "DI3": {
          "hide_name": 0,
          "bits": [ 34 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:744.86-744.89"
          }
        },
        "DI30": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:743.38-743.42"
          }
        },
        "DI31": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:743.32-743.36"
          }
        },
        "DI32": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:743.26-743.30"
          }
        },
        "DI33": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:743.20-743.24"
          }
        },
        "DI34": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:743.14-743.18"
          }
        },
        "DI35": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:743.8-743.12"
          }
        },
        "DI4": {
          "hide_name": 0,
          "bits": [ 33 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:744.81-744.84"
          }
        },
        "DI5": {
          "hide_name": 0,
          "bits": [ 32 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:744.76-744.79"
          }
        },
        "DI6": {
          "hide_name": 0,
          "bits": [ 31 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:744.71-744.74"
          }
        },
        "DI7": {
          "hide_name": 0,
          "bits": [ 30 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:744.66-744.69"
          }
        },
        "DI8": {
          "hide_name": 0,
          "bits": [ 29 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:744.61-744.64"
          }
        },
        "DI9": {
          "hide_name": 0,
          "bits": [ 28 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:744.56-744.59"
          }
        },
        "DO0": {
          "hide_name": 0,
          "bits": [ 112 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:750.102-750.105"
          }
        },
        "DO1": {
          "hide_name": 0,
          "bits": [ 111 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:750.97-750.100"
          }
        },
        "DO10": {
          "hide_name": 0,
          "bits": [ 102 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:750.51-750.55"
          }
        },
        "DO11": {
          "hide_name": 0,
          "bits": [ 101 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:750.45-750.49"
          }
        },
        "DO12": {
          "hide_name": 0,
          "bits": [ 100 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:750.39-750.43"
          }
        },
        "DO13": {
          "hide_name": 0,
          "bits": [ 99 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:750.33-750.37"
          }
        },
        "DO14": {
          "hide_name": 0,
          "bits": [ 98 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:750.27-750.31"
          }
        },
        "DO15": {
          "hide_name": 0,
          "bits": [ 97 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:750.21-750.25"
          }
        },
        "DO16": {
          "hide_name": 0,
          "bits": [ 96 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:750.15-750.19"
          }
        },
        "DO17": {
          "hide_name": 0,
          "bits": [ 95 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:750.9-750.13"
          }
        },
        "DO18": {
          "hide_name": 0,
          "bits": [ 94 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:749.111-749.115"
          }
        },
        "DO19": {
          "hide_name": 0,
          "bits": [ 93 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:749.105-749.109"
          }
        },
        "DO2": {
          "hide_name": 0,
          "bits": [ 110 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:750.92-750.95"
          }
        },
        "DO20": {
          "hide_name": 0,
          "bits": [ 92 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:749.99-749.103"
          }
        },
        "DO21": {
          "hide_name": 0,
          "bits": [ 91 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:749.93-749.97"
          }
        },
        "DO22": {
          "hide_name": 0,
          "bits": [ 90 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:749.87-749.91"
          }
        },
        "DO23": {
          "hide_name": 0,
          "bits": [ 89 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:749.81-749.85"
          }
        },
        "DO24": {
          "hide_name": 0,
          "bits": [ 88 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:749.75-749.79"
          }
        },
        "DO25": {
          "hide_name": 0,
          "bits": [ 87 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:749.69-749.73"
          }
        },
        "DO26": {
          "hide_name": 0,
          "bits": [ 86 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:749.63-749.67"
          }
        },
        "DO27": {
          "hide_name": 0,
          "bits": [ 85 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:749.57-749.61"
          }
        },
        "DO28": {
          "hide_name": 0,
          "bits": [ 84 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:749.51-749.55"
          }
        },
        "DO29": {
          "hide_name": 0,
          "bits": [ 83 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:749.45-749.49"
          }
        },
        "DO3": {
          "hide_name": 0,
          "bits": [ 109 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:750.87-750.90"
          }
        },
        "DO30": {
          "hide_name": 0,
          "bits": [ 82 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:749.39-749.43"
          }
        },
        "DO31": {
          "hide_name": 0,
          "bits": [ 81 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:749.33-749.37"
          }
        },
        "DO32": {
          "hide_name": 0,
          "bits": [ 80 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:749.27-749.31"
          }
        },
        "DO33": {
          "hide_name": 0,
          "bits": [ 79 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:749.21-749.25"
          }
        },
        "DO34": {
          "hide_name": 0,
          "bits": [ 78 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:749.15-749.19"
          }
        },
        "DO35": {
          "hide_name": 0,
          "bits": [ 77 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:749.9-749.13"
          }
        },
        "DO4": {
          "hide_name": 0,
          "bits": [ 108 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:750.82-750.85"
          }
        },
        "DO5": {
          "hide_name": 0,
          "bits": [ 107 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:750.77-750.80"
          }
        },
        "DO6": {
          "hide_name": 0,
          "bits": [ 106 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:750.72-750.75"
          }
        },
        "DO7": {
          "hide_name": 0,
          "bits": [ 105 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:750.67-750.70"
          }
        },
        "DO8": {
          "hide_name": 0,
          "bits": [ 104 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:750.62-750.65"
          }
        },
        "DO9": {
          "hide_name": 0,
          "bits": [ 103 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:750.57-750.60"
          }
        },
        "OCER": {
          "hide_name": 0,
          "bits": [ 71 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:748.13-748.17"
          }
        },
        "RST": {
          "hide_name": 0,
          "bits": [ 76 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:748.43-748.46"
          }
        }
      }
    },
    "PFUMX": {
      "attributes": {
        "abc9_box": "00000000000000000000000000000001",
        "blackbox": "00000000000000000000000000000001",
        "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:179.1-186.10"
      },
      "ports": {
        "ALUT": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "BLUT": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "C0": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "Z": {
          "direction": "output",
          "bits": [ 5 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "ALUT": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:179.21-179.25"
          }
        },
        "BLUT": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:179.27-179.31"
          }
        },
        "C0": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:179.33-179.35"
          }
        },
        "Z": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:179.44-179.45"
          }
        }
      }
    },
    "PUR": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:722.1-726.10"
      },
      "parameter_default_values": {
        "RST_PULSE": "00000000000000000000000000000001"
      },
      "ports": {
        "PUR": {
          "direction": "input",
          "bits": [ 2 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "PUR": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:723.8-723.11"
          }
        }
      }
    },
    "SGSR": {
      "attributes": {
        "keep": "00000000000000000000000000000001",
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:735.1-738.10"
      },
      "ports": {
        "GSR": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "CLK": {
          "direction": "input",
          "bits": [ 3 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CLK": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:736.13-736.16"
          }
        },
        "GSR": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:736.8-736.11"
          }
        }
      }
    },
    "TRELLIS_DPR16X4": {
      "attributes": {
        "abc9_box": "00000000000000000000000000000001",
        "blackbox": "00000000000000000000000000000001",
        "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:190.1-231.10"
      },
      "parameter_default_values": {
        "INITVAL": "0000000000000000000000000000000000000000000000000000000000000000",
        "WCKMUX": "WCK",
        "WREMUX": "WRE"
      },
      "ports": {
        "DI": {
          "direction": "input",
          "bits": [ 2, 3, 4, 5 ]
        },
        "WAD": {
          "direction": "input",
          "bits": [ 6, 7, 8, 9 ]
        },
        "WRE": {
          "direction": "input",
          "bits": [ 10 ]
        },
        "WCK": {
          "direction": "input",
          "bits": [ 11 ]
        },
        "RAD": {
          "direction": "input",
          "bits": [ 12, 13, 14, 15 ]
        },
        "DO": {
          "direction": "output",
          "bits": [ 16, 17, 18, 19 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "DI": {
          "hide_name": 0,
          "bits": [ 2, 3, 4, 5 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:191.15-191.17"
          }
        },
        "DO": {
          "hide_name": 0,
          "bits": [ 16, 17, 18, 19 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:196.15-196.17"
          }
        },
        "RAD": {
          "hide_name": 0,
          "bits": [ 12, 13, 14, 15 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:195.15-195.18"
          }
        },
        "WAD": {
          "hide_name": 0,
          "bits": [ 6, 7, 8, 9 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:192.15-192.18"
          }
        },
        "WCK": {
          "hide_name": 0,
          "bits": [ 11 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:194.15-194.18"
          }
        },
        "WRE": {
          "hide_name": 0,
          "bits": [ 10 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:193.15-193.18"
          }
        }
      }
    },
    "TRELLIS_FF": {
      "attributes": {
        "abc9_flop": "1",
        "abc9_box": "0",
        "blackbox": "00000000000000000000000000000001",
        "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:311.1-389.10"
      },
      "parameter_default_values": {
        "CEMUX": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000110001",
        "CLKMUX": "CLK",
        "GSR": "ENABLED",
        "LSRMODE": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010011000101001101010010",
        "LSRMUX": "LSR",
        "REGSET": "RESET",
        "SRMODE": "LSR_OVER_CE"
      },
      "ports": {
        "CLK": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "LSR": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "CE": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "DI": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "M": {
          "direction": "input",
          "bits": [ 6 ]
        },
        "Q": {
          "direction": "output",
          "bits": [ 7 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CE": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:311.35-311.37"
          }
        },
        "CLK": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:311.25-311.28"
          }
        },
        "DI": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:311.39-311.41"
          }
        },
        "LSR": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:311.30-311.33"
          }
        },
        "M": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:311.43-311.44"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "init": "0",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:311.57-311.58"
          }
        }
      }
    },
    "TRELLIS_IO": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "keep": "00000000000000000000000000000001",
        "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:393.1-418.10"
      },
      "parameter_default_values": {
        "DIR": "INPUT"
      },
      "ports": {
        "B": {
          "direction": "inout",
          "bits": [ 2 ]
        },
        "I": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "T": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "O": {
          "direction": "output",
          "bits": [ 5 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "B": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:394.8-394.9"
          }
        },
        "I": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:395.8-395.9"
          }
        },
        "O": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:397.9-397.10"
          }
        },
        "T": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:396.8-396.9"
          }
        }
      }
    },
    "TRELLIS_RAM16X2": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:138.1-175.10"
      },
      "parameter_default_values": {
        "INITVAL_0": "0000000000000000",
        "INITVAL_1": "0000000000000000",
        "WCKMUX": "WCK",
        "WREMUX": "WRE"
      },
      "ports": {
        "DI0": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "DI1": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "WAD0": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "WAD1": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "WAD2": {
          "direction": "input",
          "bits": [ 6 ]
        },
        "WAD3": {
          "direction": "input",
          "bits": [ 7 ]
        },
        "WRE": {
          "direction": "input",
          "bits": [ 8 ]
        },
        "WCK": {
          "direction": "input",
          "bits": [ 9 ]
        },
        "RAD0": {
          "direction": "input",
          "bits": [ 10 ]
        },
        "RAD1": {
          "direction": "input",
          "bits": [ 11 ]
        },
        "RAD2": {
          "direction": "input",
          "bits": [ 12 ]
        },
        "RAD3": {
          "direction": "input",
          "bits": [ 13 ]
        },
        "DO0": {
          "direction": "output",
          "bits": [ 14 ]
        },
        "DO1": {
          "direction": "output",
          "bits": [ 15 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "DI0": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:139.8-139.11"
          }
        },
        "DI1": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:139.13-139.16"
          }
        },
        "DO0": {
          "hide_name": 0,
          "bits": [ 14 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:143.9-143.12"
          }
        },
        "DO1": {
          "hide_name": 0,
          "bits": [ 15 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:143.14-143.17"
          }
        },
        "RAD0": {
          "hide_name": 0,
          "bits": [ 10 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:142.8-142.12"
          }
        },
        "RAD1": {
          "hide_name": 0,
          "bits": [ 11 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:142.14-142.18"
          }
        },
        "RAD2": {
          "hide_name": 0,
          "bits": [ 12 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:142.20-142.24"
          }
        },
        "RAD3": {
          "hide_name": 0,
          "bits": [ 13 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:142.26-142.30"
          }
        },
        "WAD0": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:140.8-140.12"
          }
        },
        "WAD1": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:140.14-140.18"
          }
        },
        "WAD2": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:140.20-140.24"
          }
        },
        "WAD3": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:140.26-140.30"
          }
        },
        "WCK": {
          "hide_name": 0,
          "bits": [ 9 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:141.13-141.16"
          }
        },
        "WRE": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:141.8-141.11"
          }
        }
      }
    },
    "TRELLIS_SLICE": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:428.1-599.10"
      },
      "parameter_default_values": {
        "A0MUX": "A0",
        "A1MUX": "A1",
        "B0MUX": "B0",
        "B1MUX": "B1",
        "C0MUX": "C0",
        "C1MUX": "C1",
        "CCU2_INJECT1_0": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100111001001111",
        "CCU2_INJECT1_1": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100111001001111",
        "CEMUX": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000110001",
        "CLKMUX": "CLK",
        "D0MUX": "D0",
        "D1MUX": "D1",
        "GSR": "ENABLED",
        "LSRMUX": "LSR",
        "LUT0_INITVAL": "0000000000000000",
        "LUT1_INITVAL": "0000000000000000",
        "MODE": "LOGIC",
        "REG0_LSRMODE": "LSR",
        "REG0_REGSET": "RESET",
        "REG0_SD": "0 ",
        "REG1_LSRMODE": "LSR",
        "REG1_REGSET": "RESET",
        "REG1_SD": "0 ",
        "SRMODE": "LSR_OVER_CE",
        "WCKMUX": "WCK",
        "WREMUX": "WRE"
      },
      "ports": {
        "A0": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "B0": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "C0": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "D0": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "A1": {
          "direction": "input",
          "bits": [ 6 ]
        },
        "B1": {
          "direction": "input",
          "bits": [ 7 ]
        },
        "C1": {
          "direction": "input",
          "bits": [ 8 ]
        },
        "D1": {
          "direction": "input",
          "bits": [ 9 ]
        },
        "M0": {
          "direction": "input",
          "bits": [ 10 ]
        },
        "M1": {
          "direction": "input",
          "bits": [ 11 ]
        },
        "FCI": {
          "direction": "input",
          "bits": [ 12 ]
        },
        "FXA": {
          "direction": "input",
          "bits": [ 13 ]
        },
        "FXB": {
          "direction": "input",
          "bits": [ 14 ]
        },
        "CLK": {
          "direction": "input",
          "bits": [ 15 ]
        },
        "LSR": {
          "direction": "input",
          "bits": [ 16 ]
        },
        "CE": {
          "direction": "input",
          "bits": [ 17 ]
        },
        "DI0": {
          "direction": "input",
          "bits": [ 18 ]
        },
        "DI1": {
          "direction": "input",
          "bits": [ 19 ]
        },
        "WD0": {
          "direction": "input",
          "bits": [ 20 ]
        },
        "WD1": {
          "direction": "input",
          "bits": [ 21 ]
        },
        "WAD0": {
          "direction": "input",
          "bits": [ 22 ]
        },
        "WAD1": {
          "direction": "input",
          "bits": [ 23 ]
        },
        "WAD2": {
          "direction": "input",
          "bits": [ 24 ]
        },
        "WAD3": {
          "direction": "input",
          "bits": [ 25 ]
        },
        "WRE": {
          "direction": "input",
          "bits": [ 26 ]
        },
        "WCK": {
          "direction": "input",
          "bits": [ 27 ]
        },
        "F0": {
          "direction": "output",
          "bits": [ 28 ]
        },
        "Q0": {
          "direction": "output",
          "bits": [ 29 ]
        },
        "F1": {
          "direction": "output",
          "bits": [ 30 ]
        },
        "Q1": {
          "direction": "output",
          "bits": [ 31 ]
        },
        "FCO": {
          "direction": "output",
          "bits": [ 32 ]
        },
        "OFX0": {
          "direction": "output",
          "bits": [ 33 ]
        },
        "OFX1": {
          "direction": "output",
          "bits": [ 34 ]
        },
        "WDO0": {
          "direction": "output",
          "bits": [ 35 ]
        },
        "WDO1": {
          "direction": "output",
          "bits": [ 36 ]
        },
        "WDO2": {
          "direction": "output",
          "bits": [ 37 ]
        },
        "WDO3": {
          "direction": "output",
          "bits": [ 38 ]
        },
        "WADO0": {
          "direction": "output",
          "bits": [ 39 ]
        },
        "WADO1": {
          "direction": "output",
          "bits": [ 40 ]
        },
        "WADO2": {
          "direction": "output",
          "bits": [ 41 ]
        },
        "WADO3": {
          "direction": "output",
          "bits": [ 42 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "A0": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:429.8-429.10"
          }
        },
        "A1": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:430.8-430.10"
          }
        },
        "B0": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:429.12-429.14"
          }
        },
        "B1": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:430.12-430.14"
          }
        },
        "C0": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:429.16-429.18"
          }
        },
        "C1": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:430.16-430.18"
          }
        },
        "CE": {
          "hide_name": 0,
          "bits": [ 17 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:434.18-434.20"
          }
        },
        "CLK": {
          "hide_name": 0,
          "bits": [ 15 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:434.8-434.11"
          }
        },
        "D0": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:429.20-429.22"
          }
        },
        "D1": {
          "hide_name": 0,
          "bits": [ 9 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:430.20-430.22"
          }
        },
        "DI0": {
          "hide_name": 0,
          "bits": [ 18 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:435.8-435.11"
          }
        },
        "DI1": {
          "hide_name": 0,
          "bits": [ 19 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:435.13-435.16"
          }
        },
        "F0": {
          "hide_name": 0,
          "bits": [ 28 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:441.9-441.11"
          }
        },
        "F1": {
          "hide_name": 0,
          "bits": [ 30 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:442.9-442.11"
          }
        },
        "FCI": {
          "hide_name": 0,
          "bits": [ 12 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:432.8-432.11"
          }
        },
        "FCO": {
          "hide_name": 0,
          "bits": [ 32 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:443.9-443.12"
          }
        },
        "FXA": {
          "hide_name": 0,
          "bits": [ 13 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:432.13-432.16"
          }
        },
        "FXB": {
          "hide_name": 0,
          "bits": [ 14 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:432.18-432.21"
          }
        },
        "LSR": {
          "hide_name": 0,
          "bits": [ 16 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:434.13-434.16"
          }
        },
        "M0": {
          "hide_name": 0,
          "bits": [ 10 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:431.8-431.10"
          }
        },
        "M1": {
          "hide_name": 0,
          "bits": [ 11 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:431.12-431.14"
          }
        },
        "OFX0": {
          "hide_name": 0,
          "bits": [ 33 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:443.14-443.18"
          }
        },
        "OFX1": {
          "hide_name": 0,
          "bits": [ 34 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:443.20-443.24"
          }
        },
        "Q0": {
          "hide_name": 0,
          "bits": [ 29 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:441.13-441.15"
          }
        },
        "Q1": {
          "hide_name": 0,
          "bits": [ 31 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:442.13-442.15"
          }
        },
        "WAD0": {
          "hide_name": 0,
          "bits": [ 22 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:438.8-438.12"
          }
        },
        "WAD1": {
          "hide_name": 0,
          "bits": [ 23 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:438.14-438.18"
          }
        },
        "WAD2": {
          "hide_name": 0,
          "bits": [ 24 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:438.20-438.24"
          }
        },
        "WAD3": {
          "hide_name": 0,
          "bits": [ 25 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:438.26-438.30"
          }
        },
        "WADO0": {
          "hide_name": 0,
          "bits": [ 39 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:446.9-446.14"
          }
        },
        "WADO1": {
          "hide_name": 0,
          "bits": [ 40 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:446.16-446.21"
          }
        },
        "WADO2": {
          "hide_name": 0,
          "bits": [ 41 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:446.23-446.28"
          }
        },
        "WADO3": {
          "hide_name": 0,
          "bits": [ 42 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:446.30-446.35"
          }
        },
        "WCK": {
          "hide_name": 0,
          "bits": [ 27 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:439.13-439.16"
          }
        },
        "WD0": {
          "hide_name": 0,
          "bits": [ 20 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:437.8-437.11"
          }
        },
        "WD1": {
          "hide_name": 0,
          "bits": [ 21 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:437.13-437.16"
          }
        },
        "WDO0": {
          "hide_name": 0,
          "bits": [ 35 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:445.9-445.13"
          }
        },
        "WDO1": {
          "hide_name": 0,
          "bits": [ 36 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:445.15-445.19"
          }
        },
        "WDO2": {
          "hide_name": 0,
          "bits": [ 37 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:445.21-445.25"
          }
        },
        "WDO3": {
          "hide_name": 0,
          "bits": [ 38 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:445.27-445.31"
          }
        },
        "WRE": {
          "hide_name": 0,
          "bits": [ 26 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:439.8-439.11"
          }
        }
      }
    },
    "TSHX2DQA": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:298.1-304.10"
      },
      "parameter_default_values": {
        "GSR": "ENABLED",
        "REGSET": "SET"
      },
      "ports": {
        "T0": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "T1": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "SCLK": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "ECLK": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "DQSW270": {
          "direction": "input",
          "bits": [ 6 ]
        },
        "RST": {
          "direction": "input",
          "bits": [ 7 ]
        },
        "Q": {
          "direction": "output",
          "bits": [ 8 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "DQSW270": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:299.28-299.35"
          }
        },
        "ECLK": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:299.22-299.26"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:300.9-300.10"
          }
        },
        "RST": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:299.37-299.40"
          }
        },
        "SCLK": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:299.16-299.20"
          }
        },
        "T0": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:299.8-299.10"
          }
        },
        "T1": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:299.12-299.14"
          }
        }
      }
    },
    "TSHX2DQSA": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:307.1-313.10"
      },
      "parameter_default_values": {
        "GSR": "ENABLED",
        "REGSET": "SET"
      },
      "ports": {
        "T0": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "T1": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "SCLK": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "ECLK": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "DQSW": {
          "direction": "input",
          "bits": [ 6 ]
        },
        "RST": {
          "direction": "input",
          "bits": [ 7 ]
        },
        "Q": {
          "direction": "output",
          "bits": [ 8 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "DQSW": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:308.28-308.32"
          }
        },
        "ECLK": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:308.22-308.26"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:309.9-309.10"
          }
        },
        "RST": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:308.34-308.37"
          }
        },
        "SCLK": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:308.16-308.20"
          }
        },
        "T0": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:308.8-308.10"
          }
        },
        "T1": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:308.12-308.14"
          }
        }
      }
    },
    "USRMCLK": {
      "attributes": {
        "keep": "00000000000000000000000000000001",
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:182.1-186.10"
      },
      "ports": {
        "USRMCLKI": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "USRMCLKTS": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "USRMCLKO": {
          "direction": "output",
          "bits": [ 4 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "USRMCLKI": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:183.8-183.16"
          }
        },
        "USRMCLKO": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:184.9-184.17"
          }
        },
        "USRMCLKTS": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:183.18-183.27"
          }
        }
      }
    },
    "top": {
      "attributes": {
        "amaranth.hierarchy": "top",
        "top": "00000000000000000000000000000001",
        "generator": "Amaranth"
      },
      "ports": {
        "sdram_0__dq__io": {
          "direction": "inout",
          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17 ]
        },
        "led_0__io": {
          "direction": "output",
          "bits": [ 18 ]
        },
        "led_1__io": {
          "direction": "output",
          "bits": [ 19 ]
        },
        "led_2__io": {
          "direction": "output",
          "bits": [ 20 ]
        },
        "led_3__io": {
          "direction": "output",
          "bits": [ 21 ]
        },
        "led_4__io": {
          "direction": "output",
          "bits": [ 22 ]
        },
        "led_5__io": {
          "direction": "output",
          "bits": [ 23 ]
        },
        "led_6__io": {
          "direction": "output",
          "bits": [ 24 ]
        },
        "led_7__io": {
          "direction": "output",
          "bits": [ 25 ]
        },
        "esp32_spi_0__en__io": {
          "direction": "output",
          "bits": [ 26 ]
        },
        "esp32_spi_0__tx__io": {
          "direction": "output",
          "bits": [ 27 ]
        },
        "esp32_spi_0__rx__io": {
          "direction": "input",
          "bits": [ 28 ]
        },
        "esp32_spi_0__gpio4_copi__io": {
          "direction": "input",
          "bits": [ 29 ]
        },
        "esp32_spi_0__gpio5_cs__io": {
          "direction": "input",
          "bits": [ 30 ]
        },
        "esp32_spi_0__gpio12_cipo__io": {
          "direction": "output",
          "bits": [ 31 ]
        },
        "esp32_spi_0__gpio16_sclk__io": {
          "direction": "input",
          "bits": [ 32 ]
        },
        "uart_0__rx__io": {
          "direction": "input",
          "bits": [ 33 ]
        },
        "uart_0__tx__io": {
          "direction": "output",
          "bits": [ 34 ]
        },
        "uart_0__rts__io": {
          "direction": "input",
          "bits": [ 35 ]
        },
        "uart_0__dtr__io": {
          "direction": "input",
          "bits": [ 36 ]
        },
        "clk25_0__io": {
          "direction": "input",
          "bits": [ 37 ]
        },
        "button_pwr_0__io": {
          "direction": "input",
          "bits": [ 38 ]
        },
        "button_fire_0__io": {
          "direction": "input",
          "bits": [ 39 ]
        },
        "button_fire_1__io": {
          "direction": "input",
          "bits": [ 40 ]
        },
        "button_up_0__io": {
          "direction": "input",
          "bits": [ 41 ]
        },
        "button_down_0__io": {
          "direction": "input",
          "bits": [ 42 ]
        },
        "button_left_0__io": {
          "direction": "input",
          "bits": [ 43 ]
        },
        "button_right_0__io": {
          "direction": "input",
          "bits": [ 44 ]
        },
        "sdram_0__clk__io": {
          "direction": "output",
          "bits": [ 45 ]
        },
        "sdram_0__clk_en__io": {
          "direction": "output",
          "bits": [ 46 ]
        },
        "sdram_0__cs__io": {
          "direction": "output",
          "bits": [ 47 ]
        },
        "sdram_0__we__io": {
          "direction": "output",
          "bits": [ 48 ]
        },
        "sdram_0__ras__io": {
          "direction": "output",
          "bits": [ 49 ]
        },
        "sdram_0__cas__io": {
          "direction": "output",
          "bits": [ 50 ]
        },
        "sdram_0__ba__io": {
          "direction": "output",
          "bits": [ 51, 52 ]
        },
        "sdram_0__a__io": {
          "direction": "output",
          "bits": [ 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65 ]
        },
        "sdram_0__dqm__io": {
          "direction": "output",
          "bits": [ 66, 67 ]
        },
        "esp32_spi_0__gpio0__io": {
          "direction": "inout",
          "bits": [ 68 ]
        }
      },
      "cells": {
        "clk_counter_TRELLIS_FF_Q": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:68.164-68.215"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 69 ],
            "DI": [ 70 ],
            "LSR": [ 71 ],
            "Q": [ 72 ]
          }
        },
        "clk_counter_TRELLIS_FF_Q_1": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:68.164-68.215"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 69 ],
            "DI": [ 73 ],
            "LSR": [ 71 ],
            "Q": [ 74 ]
          }
        },
        "clk_counter_TRELLIS_FF_Q_2": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:68.164-68.215"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 69 ],
            "DI": [ 75 ],
            "LSR": [ 71 ],
            "Q": [ 76 ]
          }
        },
        "clk_counter_TRELLIS_FF_Q_3": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:68.164-68.215"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 69 ],
            "DI": [ 77 ],
            "LSR": [ 71 ],
            "Q": [ 78 ]
          }
        },
        "clk_counter_TRELLIS_FF_Q_3_DI_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:114.33-115.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 78 ],
            "Z": [ 77 ]
          }
        },
        "clk_counter_TRELLIS_FF_Q_DI_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0111111110000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 78 ],
            "B": [ 76 ],
            "C": [ 74 ],
            "D": [ 72 ],
            "Z": [ 70 ]
          }
        },
        "clk_counter_TRELLIS_FF_Q_DI_LUT4_Z_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0011111111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 78 ],
            "C": [ 76 ],
            "D": [ 74 ],
            "Z": [ 73 ]
          }
        },
        "clk_counter_TRELLIS_FF_Q_DI_LUT4_Z_2": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000111111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:119.33-120.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 78 ],
            "D": [ 76 ],
            "Z": [ 75 ]
          }
        },
        "clk_counter_TRELLIS_FF_Q_LSR_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:138.19-138.63"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 79 ],
            "BLUT": [ 80 ],
            "C0": [ 81 ],
            "Z": [ 71 ]
          }
        },
        "clk_counter_TRELLIS_FF_Q_LSR_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:136.39-137.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ "0" ],
            "Z": [ 79 ]
          }
        },
        "clk_counter_TRELLIS_FF_Q_LSR_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:134.39-135.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 74 ],
            "B": [ 72 ],
            "C": [ 78 ],
            "D": [ 76 ],
            "Z": [ 80 ]
          }
        },
        "counter_TRELLIS_FF_Q": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:68.164-68.215"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 82 ],
            "DI": [ 83 ],
            "LSR": [ 81 ],
            "Q": [ 84 ]
          }
        },
        "counter_TRELLIS_FF_Q_1": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:68.164-68.215"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 82 ],
            "DI": [ 85 ],
            "LSR": [ 81 ],
            "Q": [ 86 ]
          }
        },
        "counter_TRELLIS_FF_Q_10": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:68.164-68.215"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 82 ],
            "DI": [ 87 ],
            "LSR": [ 81 ],
            "Q": [ 88 ]
          }
        },
        "counter_TRELLIS_FF_Q_11": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:68.164-68.215"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 82 ],
            "DI": [ 89 ],
            "LSR": [ 81 ],
            "Q": [ 90 ]
          }
        },
        "counter_TRELLIS_FF_Q_12": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:68.164-68.215"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 82 ],
            "DI": [ 91 ],
            "LSR": [ 81 ],
            "Q": [ 92 ]
          }
        },
        "counter_TRELLIS_FF_Q_13": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:68.164-68.215"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 82 ],
            "DI": [ 93 ],
            "LSR": [ 81 ],
            "Q": [ 94 ]
          }
        },
        "counter_TRELLIS_FF_Q_14": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:68.164-68.215"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 82 ],
            "DI": [ 95 ],
            "LSR": [ 81 ],
            "Q": [ 96 ]
          }
        },
        "counter_TRELLIS_FF_Q_15": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:68.164-68.215"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 82 ],
            "DI": [ 97 ],
            "LSR": [ 81 ],
            "Q": [ 98 ]
          }
        },
        "counter_TRELLIS_FF_Q_16": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:68.164-68.215"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 82 ],
            "DI": [ 99 ],
            "LSR": [ 81 ],
            "Q": [ 100 ]
          }
        },
        "counter_TRELLIS_FF_Q_17": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:68.164-68.215"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 82 ],
            "DI": [ 101 ],
            "LSR": [ 81 ],
            "Q": [ 102 ]
          }
        },
        "counter_TRELLIS_FF_Q_18": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:68.164-68.215"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 82 ],
            "DI": [ 103 ],
            "LSR": [ 81 ],
            "Q": [ 104 ]
          }
        },
        "counter_TRELLIS_FF_Q_19": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:68.164-68.215"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 82 ],
            "DI": [ 105 ],
            "LSR": [ 81 ],
            "Q": [ 106 ]
          }
        },
        "counter_TRELLIS_FF_Q_2": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:68.164-68.215"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 82 ],
            "DI": [ 107 ],
            "LSR": [ 81 ],
            "Q": [ 108 ]
          }
        },
        "counter_TRELLIS_FF_Q_20": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:68.164-68.215"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 82 ],
            "DI": [ 109 ],
            "LSR": [ 81 ],
            "Q": [ 110 ]
          }
        },
        "counter_TRELLIS_FF_Q_21": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:68.164-68.215"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 82 ],
            "DI": [ 111 ],
            "LSR": [ 81 ],
            "Q": [ 112 ]
          }
        },
        "counter_TRELLIS_FF_Q_22": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:68.164-68.215"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 82 ],
            "DI": [ 113 ],
            "LSR": [ 81 ],
            "Q": [ 114 ]
          }
        },
        "counter_TRELLIS_FF_Q_23": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:68.164-68.215"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 82 ],
            "DI": [ 115 ],
            "LSR": [ 81 ],
            "Q": [ 116 ]
          }
        },
        "counter_TRELLIS_FF_Q_24": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:68.164-68.215"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 82 ],
            "DI": [ 117 ],
            "LSR": [ 81 ],
            "Q": [ 118 ]
          }
        },
        "counter_TRELLIS_FF_Q_25": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:68.164-68.215"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 82 ],
            "DI": [ 119 ],
            "LSR": [ 81 ],
            "Q": [ 120 ]
          }
        },
        "counter_TRELLIS_FF_Q_3": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:68.164-68.215"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 82 ],
            "DI": [ 121 ],
            "LSR": [ 81 ],
            "Q": [ 122 ]
          }
        },
        "counter_TRELLIS_FF_Q_4": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:68.164-68.215"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 82 ],
            "DI": [ 123 ],
            "LSR": [ 81 ],
            "Q": [ 124 ]
          }
        },
        "counter_TRELLIS_FF_Q_5": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:68.164-68.215"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 82 ],
            "DI": [ 125 ],
            "LSR": [ 81 ],
            "Q": [ 126 ]
          }
        },
        "counter_TRELLIS_FF_Q_6": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:68.164-68.215"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 82 ],
            "DI": [ 127 ],
            "LSR": [ 81 ],
            "Q": [ 128 ]
          }
        },
        "counter_TRELLIS_FF_Q_7": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:68.164-68.215"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 82 ],
            "DI": [ 129 ],
            "LSR": [ 81 ],
            "Q": [ 130 ]
          }
        },
        "counter_TRELLIS_FF_Q_8": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:68.164-68.215"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 82 ],
            "DI": [ 131 ],
            "LSR": [ 81 ],
            "Q": [ 132 ]
          }
        },
        "counter_TRELLIS_FF_Q_9": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:68.164-68.215"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 82 ],
            "DI": [ 133 ],
            "LSR": [ 81 ],
            "Q": [ 134 ]
          }
        },
        "ecp5pll.U$$0": {
          "hide_name": 0,
          "type": "EHXPLLL",
          "parameters": {
            "CLKFB_DIV": "00000000000000000000000000011011",
            "CLKI_DIV": "00000000000000000000000000000001",
            "CLKOP_CPHASE": "00000000000000000000000000011011",
            "CLKOP_DIV": "00000000000000000000000000011011",
            "CLKOP_ENABLE": "ENABLED",
            "CLKOP_FPHASE": "00000000000000000000000000000000",
            "CLKOS3_DIV": "00000000000000000000000000000001",
            "CLKOS3_ENABLE": "ENABLED",
            "CLKOS_CPHASE": "00000000000000000000000000000101",
            "CLKOS_DIV": "00000000000000000000000000000101",
            "CLKOS_ENABLE": "ENABLED",
            "CLKOS_FPHASE": "00000000000000000000000000000000",
            "FEEDBK_PATH": "INT_OS3"
          },
          "attributes": {
            "FREQUENCY_PIN_CLKI": "25.0",
            "ICP_CURRENT": "6",
            "LPF_RESISTOR": "16",
            "MFG_ENABLE_FILTEROPAMP": "1 ",
            "MFG_GMCREF_SEL": "2",
            "hdlname": "ecp5pll U$$0"
          },
          "port_directions": {
            "CLKI": "input",
            "CLKOP": "output",
            "CLKOS": "output",
            "LOCK": "output",
            "RST": "input"
          },
          "connections": {
            "CLKI": [ 37 ],
            "CLKOP": [ 69 ],
            "CLKOS": [ 82 ],
            "LOCK": [ 135 ],
            "RST": [ "0" ]
          }
        },
        "i_button_ffsync.i_buttons__pwr_LUT4_D": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000011110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 136 ],
            "C": [ 137 ],
            "D": [ 138 ],
            "Z": [ 139 ]
          }
        },
        "i_button_ffsync.i_buttons__pwr_TRELLIS_FF_Q": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:16.100-16.154"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 69 ],
            "DI": [ 140 ],
            "LSR": [ "0" ],
            "Q": [ 138 ]
          }
        },
        "i_button_ffsync.i_buttons__right_TRELLIS_FF_Q": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:16.100-16.154"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 69 ],
            "DI": [ 141 ],
            "LSR": [ "0" ],
            "Q": [ 142 ]
          }
        },
        "i_button_ffsync.stage0_TRELLIS_FF_Q": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:16.100-16.154"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 69 ],
            "DI": [ 143 ],
            "LSR": [ "0" ],
            "Q": [ 141 ]
          }
        },
        "i_button_ffsync.stage0_TRELLIS_FF_Q_1": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:16.100-16.154"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 69 ],
            "DI": [ 144 ],
            "LSR": [ "0" ],
            "Q": [ 140 ]
          }
        },
        "i_button_ffsync_i_unsync_buttons__pwr$next_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:114.33-115.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 145 ],
            "Z": [ 146 ]
          }
        },
        "i_button_ffsync_i_unsync_buttons__pwr_TRELLIS_FF_Q": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:16.100-16.154"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 147 ],
            "DI": [ 146 ],
            "LSR": [ "0" ],
            "Q": [ 144 ]
          }
        },
        "i_button_ffsync_i_unsync_buttons__right_TRELLIS_FF_Q": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:16.100-16.154"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 147 ],
            "DI": [ 148 ],
            "LSR": [ "0" ],
            "Q": [ 143 ]
          }
        },
        "pin_button_pwr_0.button_pwr_0_0": {
          "hide_name": 0,
          "type": "TRELLIS_IO",
          "parameters": {
            "DIR": "INPUT"
          },
          "attributes": {
            "PULLMODE": "NONE",
            "hdlname": "pin_button_pwr_0 button_pwr_0_0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_io.vh:2.89-2.121"
          },
          "port_directions": {
            "B": "inout",
            "O": "output"
          },
          "connections": {
            "B": [ 38 ],
            "O": [ 145 ]
          }
        },
        "pin_button_right_0.button_right_0_0": {
          "hide_name": 0,
          "type": "TRELLIS_IO",
          "parameters": {
            "DIR": "INPUT"
          },
          "attributes": {
            "PULLMODE": "NONE",
            "hdlname": "pin_button_right_0 button_right_0_0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_io.vh:2.89-2.121"
          },
          "port_directions": {
            "B": "inout",
            "O": "output"
          },
          "connections": {
            "B": [ 44 ],
            "O": [ 148 ]
          }
        },
        "pin_esp32_spi_0__en.esp32_spi_0__en_0": {
          "hide_name": 0,
          "type": "TRELLIS_IO",
          "parameters": {
            "DIR": "OUTPUT"
          },
          "attributes": {
            "PULLMODE": "NONE",
            "hdlname": "pin_esp32_spi_0__en esp32_spi_0__en_0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_io.vh:5.89-5.121"
          },
          "port_directions": {
            "B": "inout",
            "I": "input"
          },
          "connections": {
            "B": [ 26 ],
            "I": [ 149 ]
          }
        },
        "pin_esp32_spi_0__en_esp32_spi_0__en__o_TRELLIS_FF_Q": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ "1" ],
            "CLK": [ 69 ],
            "DI": [ 139 ],
            "LSR": [ 81 ],
            "Q": [ 149 ]
          }
        },
        "pin_esp32_spi_0__gpio0.esp32_spi_0__gpio0_0": {
          "hide_name": 0,
          "type": "TRELLIS_IO",
          "parameters": {
            "DIR": "BIDIR"
          },
          "attributes": {
            "PULLMODE": "NONE",
            "hdlname": "pin_esp32_spi_0__gpio0 esp32_spi_0__gpio0_0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_io.vh:10.97-10.143"
          },
          "port_directions": {
            "B": "inout",
            "I": "input",
            "O": "output",
            "T": "input"
          },
          "connections": {
            "B": [ 68 ],
            "I": [ 150 ],
            "O": [ 151 ],
            "T": [ "1" ]
          }
        },
        "pin_esp32_spi_0__gpio0_esp32_spi_0__gpio0__o_TRELLIS_FF_Q": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ "1" ],
            "CLK": [ 69 ],
            "DI": [ 152 ],
            "LSR": [ 81 ],
            "Q": [ 150 ]
          }
        },
        "pin_esp32_spi_0__gpio12_cipo.esp32_spi_0__gpio12_cipo_0": {
          "hide_name": 0,
          "type": "TRELLIS_IO",
          "parameters": {
            "DIR": "OUTPUT"
          },
          "attributes": {
            "PULLMODE": "NONE",
            "hdlname": "pin_esp32_spi_0__gpio12_cipo esp32_spi_0__gpio12_cipo_0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_io.vh:5.89-5.121"
          },
          "port_directions": {
            "B": "inout",
            "I": "input"
          },
          "connections": {
            "B": [ 31 ],
            "I": [ 153 ]
          }
        },
        "pin_esp32_spi_0__gpio12_cipo.esp32_spi_0__gpio12_cipo__o_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 154 ],
            "C": [ 155 ],
            "D": [ 156 ],
            "Z": [ 153 ]
          }
        },
        "pin_esp32_spi_0__gpio16_sclk.esp32_spi_0__gpio16_sclk_0": {
          "hide_name": 0,
          "type": "TRELLIS_IO",
          "parameters": {
            "DIR": "INPUT"
          },
          "attributes": {
            "PULLMODE": "NONE",
            "hdlname": "pin_esp32_spi_0__gpio16_sclk esp32_spi_0__gpio16_sclk_0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_io.vh:2.89-2.121"
          },
          "port_directions": {
            "B": "inout",
            "O": "output"
          },
          "connections": {
            "B": [ 32 ],
            "O": [ 157 ]
          }
        },
        "pin_esp32_spi_0__gpio4_copi.esp32_spi_0__gpio4_copi_0": {
          "hide_name": 0,
          "type": "TRELLIS_IO",
          "parameters": {
            "DIR": "INPUT"
          },
          "attributes": {
            "PULLMODE": "NONE",
            "hdlname": "pin_esp32_spi_0__gpio4_copi esp32_spi_0__gpio4_copi_0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_io.vh:2.89-2.121"
          },
          "port_directions": {
            "B": "inout",
            "O": "output"
          },
          "connections": {
            "B": [ 29 ],
            "O": [ 158 ]
          }
        },
        "pin_esp32_spi_0__gpio5_cs.esp32_spi_0__gpio5_cs_0": {
          "hide_name": 0,
          "type": "TRELLIS_IO",
          "parameters": {
            "DIR": "INPUT"
          },
          "attributes": {
            "PULLMODE": "NONE",
            "hdlname": "pin_esp32_spi_0__gpio5_cs esp32_spi_0__gpio5_cs_0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_io.vh:2.89-2.121"
          },
          "port_directions": {
            "B": "inout",
            "O": "output"
          },
          "connections": {
            "B": [ 30 ],
            "O": [ 159 ]
          }
        },
        "pin_esp32_spi_0__rx.esp32_spi_0__rx_0": {
          "hide_name": 0,
          "type": "TRELLIS_IO",
          "parameters": {
            "DIR": "INPUT"
          },
          "attributes": {
            "PULLMODE": "NONE",
            "hdlname": "pin_esp32_spi_0__rx esp32_spi_0__rx_0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_io.vh:2.89-2.121"
          },
          "port_directions": {
            "B": "inout",
            "O": "output"
          },
          "connections": {
            "B": [ 28 ],
            "O": [ 160 ]
          }
        },
        "pin_esp32_spi_0__tx.esp32_spi_0__tx_0": {
          "hide_name": 0,
          "type": "TRELLIS_IO",
          "parameters": {
            "DIR": "OUTPUT"
          },
          "attributes": {
            "PULLMODE": "NONE",
            "hdlname": "pin_esp32_spi_0__tx esp32_spi_0__tx_0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_io.vh:5.89-5.121"
          },
          "port_directions": {
            "B": "inout",
            "I": "input"
          },
          "connections": {
            "B": [ 27 ],
            "I": [ 161 ]
          }
        },
        "pin_esp32_spi_0__tx_esp32_spi_0__tx__o_TRELLIS_FF_Q": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:68.164-68.215"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 69 ],
            "DI": [ 162 ],
            "LSR": [ 81 ],
            "Q": [ 161 ]
          }
        },
        "pin_led_0.led_0_0": {
          "hide_name": 0,
          "type": "TRELLIS_IO",
          "parameters": {
            "DIR": "OUTPUT"
          },
          "attributes": {
            "PULLMODE": "NONE",
            "hdlname": "pin_led_0 led_0_0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_io.vh:5.89-5.121"
          },
          "port_directions": {
            "B": "inout",
            "I": "input"
          },
          "connections": {
            "B": [ 18 ],
            "I": [ 163 ]
          }
        },
        "pin_led_0.led_0__o_TRELLIS_FF_Q": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:68.164-68.215"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 69 ],
            "DI": [ 164 ],
            "LSR": [ 81 ],
            "Q": [ 163 ]
          }
        },
        "pin_led_0.led_0__o_TRELLIS_FF_Q_DI_LUT4_D": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:119.33-120.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 165 ],
            "D": [ 164 ],
            "Z": [ 166 ]
          }
        },
        "pin_led_0.led_0__o_TRELLIS_FF_Q_DI_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 167 ],
            "C": [ 168 ],
            "D": [ 169 ],
            "Z": [ 164 ]
          }
        },
        "pin_led_1.led_1_0": {
          "hide_name": 0,
          "type": "TRELLIS_IO",
          "parameters": {
            "DIR": "OUTPUT"
          },
          "attributes": {
            "PULLMODE": "NONE",
            "hdlname": "pin_led_1 led_1_0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_io.vh:5.89-5.121"
          },
          "port_directions": {
            "B": "inout",
            "I": "input"
          },
          "connections": {
            "B": [ 19 ],
            "I": [ 170 ]
          }
        },
        "pin_led_1.led_1__o_TRELLIS_FF_Q": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:68.164-68.215"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 69 ],
            "DI": [ 171 ],
            "LSR": [ 81 ],
            "Q": [ 170 ]
          }
        },
        "pin_led_2.led_2_0": {
          "hide_name": 0,
          "type": "TRELLIS_IO",
          "parameters": {
            "DIR": "OUTPUT"
          },
          "attributes": {
            "PULLMODE": "NONE",
            "hdlname": "pin_led_2 led_2_0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_io.vh:5.89-5.121"
          },
          "port_directions": {
            "B": "inout",
            "I": "input"
          },
          "connections": {
            "B": [ 20 ],
            "I": [ 172 ]
          }
        },
        "pin_led_2.led_2__o_TRELLIS_FF_Q": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:68.164-68.215"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 69 ],
            "DI": [ 173 ],
            "LSR": [ 81 ],
            "Q": [ 172 ]
          }
        },
        "pin_led_3.led_3_0": {
          "hide_name": 0,
          "type": "TRELLIS_IO",
          "parameters": {
            "DIR": "OUTPUT"
          },
          "attributes": {
            "PULLMODE": "NONE",
            "hdlname": "pin_led_3 led_3_0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_io.vh:5.89-5.121"
          },
          "port_directions": {
            "B": "inout",
            "I": "input"
          },
          "connections": {
            "B": [ 21 ],
            "I": [ 174 ]
          }
        },
        "pin_led_3.led_3__o_TRELLIS_FF_Q": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:68.164-68.215"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 69 ],
            "DI": [ 175 ],
            "LSR": [ 81 ],
            "Q": [ 174 ]
          }
        },
        "pin_led_3.led_3__o_TRELLIS_FF_Q_DI_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0011000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 167 ],
            "C": [ 168 ],
            "D": [ 169 ],
            "Z": [ 175 ]
          }
        },
        "pin_led_4.led_4_0": {
          "hide_name": 0,
          "type": "TRELLIS_IO",
          "parameters": {
            "DIR": "OUTPUT"
          },
          "attributes": {
            "PULLMODE": "NONE",
            "hdlname": "pin_led_4 led_4_0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_io.vh:5.89-5.121"
          },
          "port_directions": {
            "B": "inout",
            "I": "input"
          },
          "connections": {
            "B": [ 22 ],
            "I": [ 176 ]
          }
        },
        "pin_led_4.led_4__o_TRELLIS_FF_Q": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:68.164-68.215"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 69 ],
            "DI": [ 177 ],
            "LSR": [ 81 ],
            "Q": [ 176 ]
          }
        },
        "pin_led_5.led_5_0": {
          "hide_name": 0,
          "type": "TRELLIS_IO",
          "parameters": {
            "DIR": "OUTPUT"
          },
          "attributes": {
            "PULLMODE": "NONE",
            "hdlname": "pin_led_5 led_5_0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_io.vh:5.89-5.121"
          },
          "port_directions": {
            "B": "inout",
            "I": "input"
          },
          "connections": {
            "B": [ 23 ],
            "I": [ 178 ]
          }
        },
        "pin_led_5.led_5__o_CCU2C_A1": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "tests/ulx3s_counter/fpga_gateware/src/main.py:382|/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/arith_map.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 86 ],
            "A1": [ 178 ],
            "B0": [ "0" ],
            "B1": [ "0" ],
            "C0": [ "1" ],
            "C1": [ "1" ],
            "CIN": [ 179 ],
            "COUT": [ 180 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 85 ],
            "S1": [ 181 ]
          }
        },
        "pin_led_5.led_5__o_CCU2C_A1_S0_CCU2C_S0": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "tests/ulx3s_counter/fpga_gateware/src/main.py:382|/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/arith_map.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 102 ],
            "A1": [ 100 ],
            "B0": [ "0" ],
            "B1": [ "0" ],
            "C0": [ "1" ],
            "C1": [ "1" ],
            "CIN": [ 182 ],
            "COUT": [ 183 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 101 ],
            "S1": [ 99 ]
          }
        },
        "pin_led_5.led_5__o_CCU2C_A1_S0_CCU2C_S0_1": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "tests/ulx3s_counter/fpga_gateware/src/main.py:382|/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/arith_map.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 106 ],
            "A1": [ 104 ],
            "B0": [ "0" ],
            "B1": [ "0" ],
            "C0": [ "1" ],
            "C1": [ "1" ],
            "CIN": [ 184 ],
            "COUT": [ 182 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 105 ],
            "S1": [ 103 ]
          }
        },
        "pin_led_5.led_5__o_CCU2C_A1_S0_CCU2C_S0_10": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "tests/ulx3s_counter/fpga_gateware/src/main.py:382|/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/arith_map.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 98 ],
            "A1": [ 96 ],
            "B0": [ "0" ],
            "B1": [ "0" ],
            "C0": [ "1" ],
            "C1": [ "1" ],
            "CIN": [ 183 ],
            "COUT": [ 185 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 97 ],
            "S1": [ 95 ]
          }
        },
        "pin_led_5.led_5__o_CCU2C_A1_S0_CCU2C_S0_11": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "tests/ulx3s_counter/fpga_gateware/src/main.py:382|/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/arith_map.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 120 ],
            "A1": [ 118 ],
            "B0": [ "1" ],
            "B1": [ "0" ],
            "C0": [ "1" ],
            "C1": [ "1" ],
            "CIN": [ "1" ],
            "COUT": [ 186 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 119 ],
            "S1": [ 117 ]
          }
        },
        "pin_led_5.led_5__o_CCU2C_A1_S0_CCU2C_S0_2": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "tests/ulx3s_counter/fpga_gateware/src/main.py:382|/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/arith_map.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 112 ],
            "A1": [ 110 ],
            "B0": [ "0" ],
            "B1": [ "0" ],
            "C0": [ "1" ],
            "C1": [ "1" ],
            "CIN": [ 187 ],
            "COUT": [ 184 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 111 ],
            "S1": [ 109 ]
          }
        },
        "pin_led_5.led_5__o_CCU2C_A1_S0_CCU2C_S0_3": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "tests/ulx3s_counter/fpga_gateware/src/main.py:382|/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/arith_map.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 116 ],
            "A1": [ 114 ],
            "B0": [ "0" ],
            "B1": [ "0" ],
            "C0": [ "1" ],
            "C1": [ "1" ],
            "CIN": [ 186 ],
            "COUT": [ 187 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 115 ],
            "S1": [ 113 ]
          }
        },
        "pin_led_5.led_5__o_CCU2C_A1_S0_CCU2C_S0_4": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "tests/ulx3s_counter/fpga_gateware/src/main.py:382|/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/arith_map.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 122 ],
            "A1": [ 108 ],
            "B0": [ "0" ],
            "B1": [ "0" ],
            "C0": [ "1" ],
            "C1": [ "1" ],
            "CIN": [ 188 ],
            "COUT": [ 179 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 121 ],
            "S1": [ 107 ]
          }
        },
        "pin_led_5.led_5__o_CCU2C_A1_S0_CCU2C_S0_5": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "tests/ulx3s_counter/fpga_gateware/src/main.py:382|/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/arith_map.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 126 ],
            "A1": [ 124 ],
            "B0": [ "0" ],
            "B1": [ "0" ],
            "C0": [ "1" ],
            "C1": [ "1" ],
            "CIN": [ 189 ],
            "COUT": [ 188 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 125 ],
            "S1": [ 123 ]
          }
        },
        "pin_led_5.led_5__o_CCU2C_A1_S0_CCU2C_S0_6": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "tests/ulx3s_counter/fpga_gateware/src/main.py:382|/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/arith_map.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 130 ],
            "A1": [ 128 ],
            "B0": [ "0" ],
            "B1": [ "0" ],
            "C0": [ "1" ],
            "C1": [ "1" ],
            "CIN": [ 190 ],
            "COUT": [ 189 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 129 ],
            "S1": [ 127 ]
          }
        },
        "pin_led_5.led_5__o_CCU2C_A1_S0_CCU2C_S0_7": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "tests/ulx3s_counter/fpga_gateware/src/main.py:382|/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/arith_map.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 134 ],
            "A1": [ 132 ],
            "B0": [ "0" ],
            "B1": [ "0" ],
            "C0": [ "1" ],
            "C1": [ "1" ],
            "CIN": [ 191 ],
            "COUT": [ 190 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 133 ],
            "S1": [ 131 ]
          }
        },
        "pin_led_5.led_5__o_CCU2C_A1_S0_CCU2C_S0_8": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "tests/ulx3s_counter/fpga_gateware/src/main.py:382|/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/arith_map.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 90 ],
            "A1": [ 88 ],
            "B0": [ "0" ],
            "B1": [ "0" ],
            "C0": [ "1" ],
            "C1": [ "1" ],
            "CIN": [ 192 ],
            "COUT": [ 191 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 89 ],
            "S1": [ 87 ]
          }
        },
        "pin_led_5.led_5__o_CCU2C_A1_S0_CCU2C_S0_9": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "tests/ulx3s_counter/fpga_gateware/src/main.py:382|/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/arith_map.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 94 ],
            "A1": [ 92 ],
            "B0": [ "0" ],
            "B1": [ "0" ],
            "C0": [ "1" ],
            "C1": [ "1" ],
            "CIN": [ 185 ],
            "COUT": [ 192 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 93 ],
            "S1": [ 91 ]
          }
        },
        "pin_led_5.led_5__o_TRELLIS_FF_Q": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:68.164-68.215"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 82 ],
            "DI": [ 181 ],
            "LSR": [ 81 ],
            "Q": [ 178 ]
          }
        },
        "pin_led_6.led_6_0": {
          "hide_name": 0,
          "type": "TRELLIS_IO",
          "parameters": {
            "DIR": "OUTPUT"
          },
          "attributes": {
            "PULLMODE": "NONE",
            "hdlname": "pin_led_6 led_6_0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_io.vh:5.89-5.121"
          },
          "port_directions": {
            "B": "inout",
            "I": "input"
          },
          "connections": {
            "B": [ 24 ],
            "I": [ 193 ]
          }
        },
        "pin_led_6.led_6__o_CCU2C_A0": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "tests/ulx3s_counter/fpga_gateware/src/main.py:382|/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/arith_map.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 193 ],
            "A1": [ 84 ],
            "B0": [ "0" ],
            "B1": [ "0" ],
            "C0": [ "1" ],
            "C1": [ "1" ],
            "CIN": [ 180 ],
            "COUT": [ 194 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 195 ],
            "S1": [ 83 ]
          }
        },
        "pin_led_6.led_6__o_TRELLIS_FF_Q": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:68.164-68.215"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 82 ],
            "DI": [ 195 ],
            "LSR": [ 81 ],
            "Q": [ 193 ]
          }
        },
        "pin_led_7.led_7_0": {
          "hide_name": 0,
          "type": "TRELLIS_IO",
          "parameters": {
            "DIR": "OUTPUT"
          },
          "attributes": {
            "PULLMODE": "NONE",
            "hdlname": "pin_led_7 led_7_0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_io.vh:5.89-5.121"
          },
          "port_directions": {
            "B": "inout",
            "I": "input"
          },
          "connections": {
            "B": [ 25 ],
            "I": [ "0" ]
          }
        },
        "pin_sdram_0__a.sdram_0__a_0": {
          "hide_name": 0,
          "type": "TRELLIS_IO",
          "parameters": {
            "DIR": "OUTPUT"
          },
          "attributes": {
            "PULLMODE": "NONE",
            "hdlname": "pin_sdram_0__a sdram_0__a_0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_io.vh:5.89-5.121"
          },
          "port_directions": {
            "B": "inout",
            "I": "input"
          },
          "connections": {
            "B": [ 53 ],
            "I": [ 196 ]
          }
        },
        "pin_sdram_0__a.sdram_0__a_1": {
          "hide_name": 0,
          "type": "TRELLIS_IO",
          "parameters": {
            "DIR": "OUTPUT"
          },
          "attributes": {
            "PULLMODE": "NONE",
            "hdlname": "pin_sdram_0__a sdram_0__a_1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_io.vh:5.89-5.121"
          },
          "port_directions": {
            "B": "inout",
            "I": "input"
          },
          "connections": {
            "B": [ 54 ],
            "I": [ 197 ]
          }
        },
        "pin_sdram_0__a.sdram_0__a_10": {
          "hide_name": 0,
          "type": "TRELLIS_IO",
          "parameters": {
            "DIR": "OUTPUT"
          },
          "attributes": {
            "PULLMODE": "NONE",
            "hdlname": "pin_sdram_0__a sdram_0__a_10",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_io.vh:5.89-5.121"
          },
          "port_directions": {
            "B": "inout",
            "I": "input"
          },
          "connections": {
            "B": [ 63 ],
            "I": [ 198 ]
          }
        },
        "pin_sdram_0__a.sdram_0__a_11": {
          "hide_name": 0,
          "type": "TRELLIS_IO",
          "parameters": {
            "DIR": "OUTPUT"
          },
          "attributes": {
            "PULLMODE": "NONE",
            "hdlname": "pin_sdram_0__a sdram_0__a_11",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_io.vh:5.89-5.121"
          },
          "port_directions": {
            "B": "inout",
            "I": "input"
          },
          "connections": {
            "B": [ 64 ],
            "I": [ 199 ]
          }
        },
        "pin_sdram_0__a.sdram_0__a_12": {
          "hide_name": 0,
          "type": "TRELLIS_IO",
          "parameters": {
            "DIR": "OUTPUT"
          },
          "attributes": {
            "PULLMODE": "NONE",
            "hdlname": "pin_sdram_0__a sdram_0__a_12",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_io.vh:5.89-5.121"
          },
          "port_directions": {
            "B": "inout",
            "I": "input"
          },
          "connections": {
            "B": [ 65 ],
            "I": [ 200 ]
          }
        },
        "pin_sdram_0__a.sdram_0__a_2": {
          "hide_name": 0,
          "type": "TRELLIS_IO",
          "parameters": {
            "DIR": "OUTPUT"
          },
          "attributes": {
            "PULLMODE": "NONE",
            "hdlname": "pin_sdram_0__a sdram_0__a_2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_io.vh:5.89-5.121"
          },
          "port_directions": {
            "B": "inout",
            "I": "input"
          },
          "connections": {
            "B": [ 55 ],
            "I": [ 201 ]
          }
        },
        "pin_sdram_0__a.sdram_0__a_3": {
          "hide_name": 0,
          "type": "TRELLIS_IO",
          "parameters": {
            "DIR": "OUTPUT"
          },
          "attributes": {
            "PULLMODE": "NONE",
            "hdlname": "pin_sdram_0__a sdram_0__a_3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_io.vh:5.89-5.121"
          },
          "port_directions": {
            "B": "inout",
            "I": "input"
          },
          "connections": {
            "B": [ 56 ],
            "I": [ 202 ]
          }
        },
        "pin_sdram_0__a.sdram_0__a_4": {
          "hide_name": 0,
          "type": "TRELLIS_IO",
          "parameters": {
            "DIR": "OUTPUT"
          },
          "attributes": {
            "PULLMODE": "NONE",
            "hdlname": "pin_sdram_0__a sdram_0__a_4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_io.vh:5.89-5.121"
          },
          "port_directions": {
            "B": "inout",
            "I": "input"
          },
          "connections": {
            "B": [ 57 ],
            "I": [ 203 ]
          }
        },
        "pin_sdram_0__a.sdram_0__a_5": {
          "hide_name": 0,
          "type": "TRELLIS_IO",
          "parameters": {
            "DIR": "OUTPUT"
          },
          "attributes": {
            "PULLMODE": "NONE",
            "hdlname": "pin_sdram_0__a sdram_0__a_5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_io.vh:5.89-5.121"
          },
          "port_directions": {
            "B": "inout",
            "I": "input"
          },
          "connections": {
            "B": [ 58 ],
            "I": [ 204 ]
          }
        },
        "pin_sdram_0__a.sdram_0__a_6": {
          "hide_name": 0,
          "type": "TRELLIS_IO",
          "parameters": {
            "DIR": "OUTPUT"
          },
          "attributes": {
            "PULLMODE": "NONE",
            "hdlname": "pin_sdram_0__a sdram_0__a_6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_io.vh:5.89-5.121"
          },
          "port_directions": {
            "B": "inout",
            "I": "input"
          },
          "connections": {
            "B": [ 59 ],
            "I": [ 205 ]
          }
        },
        "pin_sdram_0__a.sdram_0__a_7": {
          "hide_name": 0,
          "type": "TRELLIS_IO",
          "parameters": {
            "DIR": "OUTPUT"
          },
          "attributes": {
            "PULLMODE": "NONE",
            "hdlname": "pin_sdram_0__a sdram_0__a_7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_io.vh:5.89-5.121"
          },
          "port_directions": {
            "B": "inout",
            "I": "input"
          },
          "connections": {
            "B": [ 60 ],
            "I": [ 206 ]
          }
        },
        "pin_sdram_0__a.sdram_0__a_8": {
          "hide_name": 0,
          "type": "TRELLIS_IO",
          "parameters": {
            "DIR": "OUTPUT"
          },
          "attributes": {
            "PULLMODE": "NONE",
            "hdlname": "pin_sdram_0__a sdram_0__a_8",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_io.vh:5.89-5.121"
          },
          "port_directions": {
            "B": "inout",
            "I": "input"
          },
          "connections": {
            "B": [ 61 ],
            "I": [ 207 ]
          }
        },
        "pin_sdram_0__a.sdram_0__a_9": {
          "hide_name": 0,
          "type": "TRELLIS_IO",
          "parameters": {
            "DIR": "OUTPUT"
          },
          "attributes": {
            "PULLMODE": "NONE",
            "hdlname": "pin_sdram_0__a sdram_0__a_9",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_io.vh:5.89-5.121"
          },
          "port_directions": {
            "B": "inout",
            "I": "input"
          },
          "connections": {
            "B": [ 62 ],
            "I": [ 208 ]
          }
        },
        "pin_sdram_0__ba.sdram_0__ba_0": {
          "hide_name": 0,
          "type": "TRELLIS_IO",
          "parameters": {
            "DIR": "OUTPUT"
          },
          "attributes": {
            "PULLMODE": "NONE",
            "hdlname": "pin_sdram_0__ba sdram_0__ba_0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_io.vh:5.89-5.121"
          },
          "port_directions": {
            "B": "inout",
            "I": "input"
          },
          "connections": {
            "B": [ 51 ],
            "I": [ 209 ]
          }
        },
        "pin_sdram_0__ba.sdram_0__ba_1": {
          "hide_name": 0,
          "type": "TRELLIS_IO",
          "parameters": {
            "DIR": "OUTPUT"
          },
          "attributes": {
            "PULLMODE": "NONE",
            "hdlname": "pin_sdram_0__ba sdram_0__ba_1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_io.vh:5.89-5.121"
          },
          "port_directions": {
            "B": "inout",
            "I": "input"
          },
          "connections": {
            "B": [ 52 ],
            "I": [ 210 ]
          }
        },
        "pin_sdram_0__cas.sdram_0__cas_0": {
          "hide_name": 0,
          "type": "TRELLIS_IO",
          "parameters": {
            "DIR": "OUTPUT"
          },
          "attributes": {
            "PULLMODE": "NONE",
            "hdlname": "pin_sdram_0__cas sdram_0__cas_0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_io.vh:5.89-5.121"
          },
          "port_directions": {
            "B": "inout",
            "I": "input"
          },
          "connections": {
            "B": [ 50 ],
            "I": [ 211 ]
          }
        },
        "pin_sdram_0__cas.sdram_0__cas__o_n_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:114.33-115.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 212 ],
            "Z": [ 211 ]
          }
        },
        "pin_sdram_0__clk.sdram_0__clk_0": {
          "hide_name": 0,
          "type": "TRELLIS_IO",
          "parameters": {
            "DIR": "OUTPUT"
          },
          "attributes": {
            "PULLMODE": "NONE",
            "hdlname": "pin_sdram_0__clk sdram_0__clk_0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_io.vh:5.89-5.121"
          },
          "port_directions": {
            "B": "inout",
            "I": "input"
          },
          "connections": {
            "B": [ 45 ],
            "I": [ 213 ]
          }
        },
        "pin_sdram_0__clk.sdram_0__clk__o_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:114.33-115.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 82 ],
            "Z": [ 213 ]
          }
        },
        "pin_sdram_0__clk_en.sdram_0__clk_en_0": {
          "hide_name": 0,
          "type": "TRELLIS_IO",
          "parameters": {
            "DIR": "OUTPUT"
          },
          "attributes": {
            "PULLMODE": "NONE",
            "hdlname": "pin_sdram_0__clk_en sdram_0__clk_en_0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_io.vh:5.89-5.121"
          },
          "port_directions": {
            "B": "inout",
            "I": "input"
          },
          "connections": {
            "B": [ 46 ],
            "I": [ 214 ]
          }
        },
        "pin_sdram_0__cs.sdram_0__cs_0": {
          "hide_name": 0,
          "type": "TRELLIS_IO",
          "parameters": {
            "DIR": "OUTPUT"
          },
          "attributes": {
            "PULLMODE": "NONE",
            "hdlname": "pin_sdram_0__cs sdram_0__cs_0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_io.vh:5.89-5.121"
          },
          "port_directions": {
            "B": "inout",
            "I": "input"
          },
          "connections": {
            "B": [ 47 ],
            "I": [ 215 ]
          }
        },
        "pin_sdram_0__cs.sdram_0__cs__o_n_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:114.33-115.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 216 ],
            "Z": [ 215 ]
          }
        },
        "pin_sdram_0__dq.sdram_0__dq_0": {
          "hide_name": 0,
          "type": "TRELLIS_IO",
          "parameters": {
            "DIR": "BIDIR"
          },
          "attributes": {
            "PULLMODE": "NONE",
            "hdlname": "pin_sdram_0__dq sdram_0__dq_0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_io.vh:10.97-10.143"
          },
          "port_directions": {
            "B": "inout",
            "I": "input",
            "O": "output",
            "T": "input"
          },
          "connections": {
            "B": [ 2 ],
            "I": [ 217 ],
            "O": [ 218 ],
            "T": [ 219 ]
          }
        },
        "pin_sdram_0__dq.sdram_0__dq_1": {
          "hide_name": 0,
          "type": "TRELLIS_IO",
          "parameters": {
            "DIR": "BIDIR"
          },
          "attributes": {
            "PULLMODE": "NONE",
            "hdlname": "pin_sdram_0__dq sdram_0__dq_1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_io.vh:10.97-10.143"
          },
          "port_directions": {
            "B": "inout",
            "I": "input",
            "O": "output",
            "T": "input"
          },
          "connections": {
            "B": [ 3 ],
            "I": [ 220 ],
            "O": [ 221 ],
            "T": [ 219 ]
          }
        },
        "pin_sdram_0__dq.sdram_0__dq_10": {
          "hide_name": 0,
          "type": "TRELLIS_IO",
          "parameters": {
            "DIR": "BIDIR"
          },
          "attributes": {
            "PULLMODE": "NONE",
            "hdlname": "pin_sdram_0__dq sdram_0__dq_10",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_io.vh:10.97-10.143"
          },
          "port_directions": {
            "B": "inout",
            "I": "input",
            "O": "output",
            "T": "input"
          },
          "connections": {
            "B": [ 12 ],
            "I": [ 222 ],
            "O": [ 223 ],
            "T": [ 219 ]
          }
        },
        "pin_sdram_0__dq.sdram_0__dq_11": {
          "hide_name": 0,
          "type": "TRELLIS_IO",
          "parameters": {
            "DIR": "BIDIR"
          },
          "attributes": {
            "PULLMODE": "NONE",
            "hdlname": "pin_sdram_0__dq sdram_0__dq_11",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_io.vh:10.97-10.143"
          },
          "port_directions": {
            "B": "inout",
            "I": "input",
            "O": "output",
            "T": "input"
          },
          "connections": {
            "B": [ 13 ],
            "I": [ 224 ],
            "O": [ 225 ],
            "T": [ 219 ]
          }
        },
        "pin_sdram_0__dq.sdram_0__dq_12": {
          "hide_name": 0,
          "type": "TRELLIS_IO",
          "parameters": {
            "DIR": "BIDIR"
          },
          "attributes": {
            "PULLMODE": "NONE",
            "hdlname": "pin_sdram_0__dq sdram_0__dq_12",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_io.vh:10.97-10.143"
          },
          "port_directions": {
            "B": "inout",
            "I": "input",
            "O": "output",
            "T": "input"
          },
          "connections": {
            "B": [ 14 ],
            "I": [ 226 ],
            "O": [ 227 ],
            "T": [ 219 ]
          }
        },
        "pin_sdram_0__dq.sdram_0__dq_13": {
          "hide_name": 0,
          "type": "TRELLIS_IO",
          "parameters": {
            "DIR": "BIDIR"
          },
          "attributes": {
            "PULLMODE": "NONE",
            "hdlname": "pin_sdram_0__dq sdram_0__dq_13",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_io.vh:10.97-10.143"
          },
          "port_directions": {
            "B": "inout",
            "I": "input",
            "O": "output",
            "T": "input"
          },
          "connections": {
            "B": [ 15 ],
            "I": [ 228 ],
            "O": [ 229 ],
            "T": [ 219 ]
          }
        },
        "pin_sdram_0__dq.sdram_0__dq_14": {
          "hide_name": 0,
          "type": "TRELLIS_IO",
          "parameters": {
            "DIR": "BIDIR"
          },
          "attributes": {
            "PULLMODE": "NONE",
            "hdlname": "pin_sdram_0__dq sdram_0__dq_14",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_io.vh:10.97-10.143"
          },
          "port_directions": {
            "B": "inout",
            "I": "input",
            "O": "output",
            "T": "input"
          },
          "connections": {
            "B": [ 16 ],
            "I": [ 230 ],
            "O": [ 231 ],
            "T": [ 219 ]
          }
        },
        "pin_sdram_0__dq.sdram_0__dq_15": {
          "hide_name": 0,
          "type": "TRELLIS_IO",
          "parameters": {
            "DIR": "BIDIR"
          },
          "attributes": {
            "PULLMODE": "NONE",
            "hdlname": "pin_sdram_0__dq sdram_0__dq_15",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_io.vh:10.97-10.143"
          },
          "port_directions": {
            "B": "inout",
            "I": "input",
            "O": "output",
            "T": "input"
          },
          "connections": {
            "B": [ 17 ],
            "I": [ 232 ],
            "O": [ 233 ],
            "T": [ 219 ]
          }
        },
        "pin_sdram_0__dq.sdram_0__dq_2": {
          "hide_name": 0,
          "type": "TRELLIS_IO",
          "parameters": {
            "DIR": "BIDIR"
          },
          "attributes": {
            "PULLMODE": "NONE",
            "hdlname": "pin_sdram_0__dq sdram_0__dq_2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_io.vh:10.97-10.143"
          },
          "port_directions": {
            "B": "inout",
            "I": "input",
            "O": "output",
            "T": "input"
          },
          "connections": {
            "B": [ 4 ],
            "I": [ 234 ],
            "O": [ 235 ],
            "T": [ 219 ]
          }
        },
        "pin_sdram_0__dq.sdram_0__dq_3": {
          "hide_name": 0,
          "type": "TRELLIS_IO",
          "parameters": {
            "DIR": "BIDIR"
          },
          "attributes": {
            "PULLMODE": "NONE",
            "hdlname": "pin_sdram_0__dq sdram_0__dq_3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_io.vh:10.97-10.143"
          },
          "port_directions": {
            "B": "inout",
            "I": "input",
            "O": "output",
            "T": "input"
          },
          "connections": {
            "B": [ 5 ],
            "I": [ 236 ],
            "O": [ 237 ],
            "T": [ 219 ]
          }
        },
        "pin_sdram_0__dq.sdram_0__dq_4": {
          "hide_name": 0,
          "type": "TRELLIS_IO",
          "parameters": {
            "DIR": "BIDIR"
          },
          "attributes": {
            "PULLMODE": "NONE",
            "hdlname": "pin_sdram_0__dq sdram_0__dq_4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_io.vh:10.97-10.143"
          },
          "port_directions": {
            "B": "inout",
            "I": "input",
            "O": "output",
            "T": "input"
          },
          "connections": {
            "B": [ 6 ],
            "I": [ 238 ],
            "O": [ 239 ],
            "T": [ 219 ]
          }
        },
        "pin_sdram_0__dq.sdram_0__dq_5": {
          "hide_name": 0,
          "type": "TRELLIS_IO",
          "parameters": {
            "DIR": "BIDIR"
          },
          "attributes": {
            "PULLMODE": "NONE",
            "hdlname": "pin_sdram_0__dq sdram_0__dq_5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_io.vh:10.97-10.143"
          },
          "port_directions": {
            "B": "inout",
            "I": "input",
            "O": "output",
            "T": "input"
          },
          "connections": {
            "B": [ 7 ],
            "I": [ 240 ],
            "O": [ 241 ],
            "T": [ 219 ]
          }
        },
        "pin_sdram_0__dq.sdram_0__dq_6": {
          "hide_name": 0,
          "type": "TRELLIS_IO",
          "parameters": {
            "DIR": "BIDIR"
          },
          "attributes": {
            "PULLMODE": "NONE",
            "hdlname": "pin_sdram_0__dq sdram_0__dq_6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_io.vh:10.97-10.143"
          },
          "port_directions": {
            "B": "inout",
            "I": "input",
            "O": "output",
            "T": "input"
          },
          "connections": {
            "B": [ 8 ],
            "I": [ 242 ],
            "O": [ 243 ],
            "T": [ 219 ]
          }
        },
        "pin_sdram_0__dq.sdram_0__dq_7": {
          "hide_name": 0,
          "type": "TRELLIS_IO",
          "parameters": {
            "DIR": "BIDIR"
          },
          "attributes": {
            "PULLMODE": "NONE",
            "hdlname": "pin_sdram_0__dq sdram_0__dq_7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_io.vh:10.97-10.143"
          },
          "port_directions": {
            "B": "inout",
            "I": "input",
            "O": "output",
            "T": "input"
          },
          "connections": {
            "B": [ 9 ],
            "I": [ 244 ],
            "O": [ 245 ],
            "T": [ 219 ]
          }
        },
        "pin_sdram_0__dq.sdram_0__dq_8": {
          "hide_name": 0,
          "type": "TRELLIS_IO",
          "parameters": {
            "DIR": "BIDIR"
          },
          "attributes": {
            "PULLMODE": "NONE",
            "hdlname": "pin_sdram_0__dq sdram_0__dq_8",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_io.vh:10.97-10.143"
          },
          "port_directions": {
            "B": "inout",
            "I": "input",
            "O": "output",
            "T": "input"
          },
          "connections": {
            "B": [ 10 ],
            "I": [ 246 ],
            "O": [ 247 ],
            "T": [ 219 ]
          }
        },
        "pin_sdram_0__dq.sdram_0__dq_9": {
          "hide_name": 0,
          "type": "TRELLIS_IO",
          "parameters": {
            "DIR": "BIDIR"
          },
          "attributes": {
            "PULLMODE": "NONE",
            "hdlname": "pin_sdram_0__dq sdram_0__dq_9",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_io.vh:10.97-10.143"
          },
          "port_directions": {
            "B": "inout",
            "I": "input",
            "O": "output",
            "T": "input"
          },
          "connections": {
            "B": [ 11 ],
            "I": [ 248 ],
            "O": [ 249 ],
            "T": [ 219 ]
          }
        },
        "pin_sdram_0__dqm.sdram_0__dqm_0": {
          "hide_name": 0,
          "type": "TRELLIS_IO",
          "parameters": {
            "DIR": "OUTPUT"
          },
          "attributes": {
            "PULLMODE": "NONE",
            "hdlname": "pin_sdram_0__dqm sdram_0__dqm_0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_io.vh:5.89-5.121"
          },
          "port_directions": {
            "B": "inout",
            "I": "input"
          },
          "connections": {
            "B": [ 66 ],
            "I": [ 250 ]
          }
        },
        "pin_sdram_0__dqm.sdram_0__dqm_1": {
          "hide_name": 0,
          "type": "TRELLIS_IO",
          "parameters": {
            "DIR": "OUTPUT"
          },
          "attributes": {
            "PULLMODE": "NONE",
            "hdlname": "pin_sdram_0__dqm sdram_0__dqm_1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_io.vh:5.89-5.121"
          },
          "port_directions": {
            "B": "inout",
            "I": "input"
          },
          "connections": {
            "B": [ 67 ],
            "I": [ 250 ]
          }
        },
        "pin_sdram_0__ras.sdram_0__ras_0": {
          "hide_name": 0,
          "type": "TRELLIS_IO",
          "parameters": {
            "DIR": "OUTPUT"
          },
          "attributes": {
            "PULLMODE": "NONE",
            "hdlname": "pin_sdram_0__ras sdram_0__ras_0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_io.vh:5.89-5.121"
          },
          "port_directions": {
            "B": "inout",
            "I": "input"
          },
          "connections": {
            "B": [ 49 ],
            "I": [ 251 ]
          }
        },
        "pin_sdram_0__ras.sdram_0__ras__o_n_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:114.33-115.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 252 ],
            "Z": [ 251 ]
          }
        },
        "pin_sdram_0__we.sdram_0__we_0": {
          "hide_name": 0,
          "type": "TRELLIS_IO",
          "parameters": {
            "DIR": "OUTPUT"
          },
          "attributes": {
            "PULLMODE": "NONE",
            "hdlname": "pin_sdram_0__we sdram_0__we_0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_io.vh:5.89-5.121"
          },
          "port_directions": {
            "B": "inout",
            "I": "input"
          },
          "connections": {
            "B": [ 48 ],
            "I": [ 253 ]
          }
        },
        "pin_sdram_0__we.sdram_0__we__o_n_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:114.33-115.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 254 ],
            "Z": [ 253 ]
          }
        },
        "pin_uart_0__dtr.uart_0__dtr_0": {
          "hide_name": 0,
          "type": "TRELLIS_IO",
          "parameters": {
            "DIR": "INPUT"
          },
          "attributes": {
            "PULLMODE": "NONE",
            "hdlname": "pin_uart_0__dtr uart_0__dtr_0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_io.vh:2.89-2.121"
          },
          "port_directions": {
            "B": "inout",
            "O": "output"
          },
          "connections": {
            "B": [ 36 ],
            "O": [ 136 ]
          }
        },
        "pin_uart_0__dtr.uart_0__dtr__i_LUT4_C": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:119.33-120.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 136 ],
            "D": [ 137 ],
            "Z": [ 152 ]
          }
        },
        "pin_uart_0__rts.uart_0__rts_0": {
          "hide_name": 0,
          "type": "TRELLIS_IO",
          "parameters": {
            "DIR": "INPUT"
          },
          "attributes": {
            "PULLMODE": "NONE",
            "hdlname": "pin_uart_0__rts uart_0__rts_0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_io.vh:2.89-2.121"
          },
          "port_directions": {
            "B": "inout",
            "O": "output"
          },
          "connections": {
            "B": [ 35 ],
            "O": [ 137 ]
          }
        },
        "pin_uart_0__rx.uart_0__rx_0": {
          "hide_name": 0,
          "type": "TRELLIS_IO",
          "parameters": {
            "DIR": "INPUT"
          },
          "attributes": {
            "PULLMODE": "NONE",
            "hdlname": "pin_uart_0__rx uart_0__rx_0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_io.vh:2.89-2.121"
          },
          "port_directions": {
            "B": "inout",
            "O": "output"
          },
          "connections": {
            "B": [ 33 ],
            "O": [ 162 ]
          }
        },
        "pin_uart_0__tx.uart_0__tx_0": {
          "hide_name": 0,
          "type": "TRELLIS_IO",
          "parameters": {
            "DIR": "OUTPUT"
          },
          "attributes": {
            "PULLMODE": "NONE",
            "hdlname": "pin_uart_0__tx uart_0__tx_0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_io.vh:5.89-5.121"
          },
          "port_directions": {
            "B": "inout",
            "I": "input"
          },
          "connections": {
            "B": [ 34 ],
            "I": [ 255 ]
          }
        },
        "pin_uart_0__tx_uart_0__tx__o_TRELLIS_FF_Q": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:68.164-68.215"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 69 ],
            "DI": [ 160 ],
            "LSR": [ 81 ],
            "Q": [ 255 ]
          }
        },
        "rst_TRELLIS_FF_Q": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:68.164-68.215"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 69 ],
            "DI": [ 142 ],
            "LSR": [ 81 ],
            "Q": [ 81 ]
          }
        },
        "sync_1e6_clk_LUT4_D": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:114.33-115.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 147 ],
            "Z": [ 256 ]
          }
        },
        "sync_1e6_clk_TRELLIS_FF_Q": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "INV",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:88.171-88.230"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 257 ],
            "CLK": [ 69 ],
            "DI": [ 256 ],
            "LSR": [ 81 ],
            "Q": [ 147 ]
          }
        },
        "sync_1e6_clk_TRELLIS_FF_Q_CE_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111111111110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 78 ],
            "B": [ 72 ],
            "C": [ 76 ],
            "D": [ 74 ],
            "Z": [ 257 ]
          }
        },
        "tb.U$$0._is_write_TRELLIS_FF_Q": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 258 ],
            "CLK": [ 69 ],
            "DI": [ 259 ],
            "LSR": [ 81 ],
            "Q": [ 260 ]
          }
        },
        "tb.U$$0._is_write_TRELLIS_FF_Q_CE_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 261 ],
            "B": [ 262 ],
            "C": [ 263 ],
            "D": [ 264 ],
            "Z": [ 258 ]
          }
        },
        "tb.U$$0._is_write_TRELLIS_FF_Q_CE_LUT4_Z_A_LUT4_C": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0001000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 262 ],
            "B": [ 263 ],
            "C": [ 261 ],
            "D": [ 264 ],
            "Z": [ 265 ]
          }
        },
        "tb.U$$0._is_write_TRELLIS_FF_Q_CE_LUT4_Z_A_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000101110111011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 266 ],
            "B": [ 267 ],
            "C": [ 262 ],
            "D": [ 156 ],
            "Z": [ 268 ]
          }
        },
        "tb.U$$0._is_write_TRELLIS_FF_Q_CE_LUT4_Z_A_LUT4_Z_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000001100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 269 ],
            "C": [ 270 ],
            "D": [ 271 ],
            "Z": [ 261 ]
          }
        },
        "tb.U$$0._is_write_TRELLIS_FF_Q_CE_LUT4_Z_A_LUT4_Z_1_B_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 272 ],
            "B": [ 273 ],
            "C": [ 274 ],
            "D": [ 275 ],
            "Z": [ 269 ]
          }
        },
        "tb.U$$0._is_write_TRELLIS_FF_Q_CE_LUT4_Z_A_LUT4_Z_1_D_CCU2C_COUT": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:548|/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/arith_map.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ "0" ],
            "A1": [ "1" ],
            "B0": [ 274 ],
            "B1": [ 275 ],
            "C0": [ "1" ],
            "C1": [ "1" ],
            "CIN": [ 276 ],
            "COUT": [ 271 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 277 ],
            "S1": [ 278 ]
          }
        },
        "tb.U$$0._is_write_TRELLIS_FF_Q_CE_LUT4_Z_A_LUT4_Z_1_D_CCU2C_COUT_1": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:548|/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/arith_map.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ "0" ],
            "A1": [ "0" ],
            "B0": [ 272 ],
            "B1": [ 273 ],
            "C0": [ "1" ],
            "C1": [ "1" ],
            "CIN": [ "1" ],
            "COUT": [ 276 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 279 ],
            "S1": [ 280 ]
          }
        },
        "tb.U$$0.interface.bit_count_TRELLIS_FF_Q": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 281 ],
            "CLK": [ 69 ],
            "DI": [ 282 ],
            "LSR": [ 81 ],
            "Q": [ 270 ]
          }
        },
        "tb.U$$0.interface.bit_count_TRELLIS_FF_Q_1": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 281 ],
            "CLK": [ 69 ],
            "DI": [ 283 ],
            "LSR": [ 81 ],
            "Q": [ 275 ]
          }
        },
        "tb.U$$0.interface.bit_count_TRELLIS_FF_Q_2": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 281 ],
            "CLK": [ 69 ],
            "DI": [ 284 ],
            "LSR": [ 81 ],
            "Q": [ 274 ]
          }
        },
        "tb.U$$0.interface.bit_count_TRELLIS_FF_Q_3": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 281 ],
            "CLK": [ 69 ],
            "DI": [ 285 ],
            "LSR": [ 81 ],
            "Q": [ 273 ]
          }
        },
        "tb.U$$0.interface.bit_count_TRELLIS_FF_Q_4": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 281 ],
            "CLK": [ 69 ],
            "DI": [ 286 ],
            "LSR": [ 81 ],
            "Q": [ 272 ]
          }
        },
        "tb.U$$0.interface.bit_count_TRELLIS_FF_Q_CE_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0011000000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 264 ],
            "C": [ 262 ],
            "D": [ 263 ],
            "Z": [ 281 ]
          }
        },
        "tb.U$$0.interface.bit_count_TRELLIS_FF_Q_DI_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000011110001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 266 ],
            "B": [ 267 ],
            "C": [ 265 ],
            "D": [ 287 ],
            "Z": [ 282 ]
          }
        },
        "tb.U$$0.interface.bit_count_TRELLIS_FF_Q_DI_LUT4_Z_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000011110001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 266 ],
            "B": [ 267 ],
            "C": [ 265 ],
            "D": [ 288 ],
            "Z": [ 283 ]
          }
        },
        "tb.U$$0.interface.bit_count_TRELLIS_FF_Q_DI_LUT4_Z_1_D_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0011001100001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 289 ],
            "C": [ 275 ],
            "D": [ 290 ],
            "Z": [ 288 ]
          }
        },
        "tb.U$$0.interface.bit_count_TRELLIS_FF_Q_DI_LUT4_Z_2": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000011110001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 266 ],
            "B": [ 267 ],
            "C": [ 265 ],
            "D": [ 291 ],
            "Z": [ 284 ]
          }
        },
        "tb.U$$0.interface.bit_count_TRELLIS_FF_Q_DI_LUT4_Z_2_D_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0011001100001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 292 ],
            "C": [ 274 ],
            "D": [ 290 ],
            "Z": [ 291 ]
          }
        },
        "tb.U$$0.interface.bit_count_TRELLIS_FF_Q_DI_LUT4_Z_3": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000011110001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 266 ],
            "B": [ 267 ],
            "C": [ 265 ],
            "D": [ 293 ],
            "Z": [ 285 ]
          }
        },
        "tb.U$$0.interface.bit_count_TRELLIS_FF_Q_DI_LUT4_Z_3_D_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0011001100001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 294 ],
            "C": [ 273 ],
            "D": [ 290 ],
            "Z": [ 293 ]
          }
        },
        "tb.U$$0.interface.bit_count_TRELLIS_FF_Q_DI_LUT4_Z_4": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000011110001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 266 ],
            "B": [ 267 ],
            "C": [ 265 ],
            "D": [ 295 ],
            "Z": [ 286 ]
          }
        },
        "tb.U$$0.interface.bit_count_TRELLIS_FF_Q_DI_LUT4_Z_4_D_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0011001100001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 296 ],
            "C": [ 272 ],
            "D": [ 290 ],
            "Z": [ 295 ]
          }
        },
        "tb.U$$0.interface.bit_count_TRELLIS_FF_Q_DI_LUT4_Z_4_D_LUT4_Z_B_CCU2C_S0": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:551|/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/arith_map.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ "0" ],
            "A1": [ "0" ],
            "B0": [ 270 ],
            "B1": [ "0" ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 297 ],
            "COUT": [ 298 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 299 ],
            "S1": [ 300 ]
          }
        },
        "tb.U$$0.interface.bit_count_TRELLIS_FF_Q_DI_LUT4_Z_4_D_LUT4_Z_B_CCU2C_S0_1": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:551|/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/arith_map.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ "0" ],
            "A1": [ "0" ],
            "B0": [ 274 ],
            "B1": [ 275 ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 301 ],
            "COUT": [ 297 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 292 ],
            "S1": [ 289 ]
          }
        },
        "tb.U$$0.interface.bit_count_TRELLIS_FF_Q_DI_LUT4_Z_4_D_LUT4_Z_B_CCU2C_S0_2": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:551|/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/arith_map.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ "1" ],
            "A1": [ "0" ],
            "B0": [ 272 ],
            "B1": [ 273 ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ "0" ],
            "COUT": [ 301 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 296 ],
            "S1": [ 294 ]
          }
        },
        "tb.U$$0.interface.bit_count_TRELLIS_FF_Q_DI_LUT4_Z_C_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0011001100001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 299 ],
            "C": [ 270 ],
            "D": [ 290 ],
            "Z": [ 287 ]
          }
        },
        "tb.U$$0.interface.command_LUT4_A": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 302 ],
            "B": [ 303 ],
            "C": [ 304 ],
            "D": [ 305 ],
            "Z": [ 306 ]
          }
        },
        "tb.U$$0.interface.command_LUT4_C": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:119.33-120.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 307 ],
            "D": [ 308 ],
            "Z": [ 309 ]
          }
        },
        "tb.U$$0.interface.command_TRELLIS_FF_Q": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 258 ],
            "CLK": [ 69 ],
            "DI": [ 310 ],
            "LSR": [ 81 ],
            "Q": [ 305 ]
          }
        },
        "tb.U$$0.interface.command_TRELLIS_FF_Q_1": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 258 ],
            "CLK": [ 69 ],
            "DI": [ 311 ],
            "LSR": [ 81 ],
            "Q": [ 304 ]
          }
        },
        "tb.U$$0.interface.command_TRELLIS_FF_Q_2": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 258 ],
            "CLK": [ 69 ],
            "DI": [ 312 ],
            "LSR": [ 81 ],
            "Q": [ 303 ]
          }
        },
        "tb.U$$0.interface.command_TRELLIS_FF_Q_3": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 258 ],
            "CLK": [ 69 ],
            "DI": [ 313 ],
            "LSR": [ 81 ],
            "Q": [ 302 ]
          }
        },
        "tb.U$$0.interface.command_TRELLIS_FF_Q_4": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 258 ],
            "CLK": [ 69 ],
            "DI": [ 314 ],
            "LSR": [ 81 ],
            "Q": [ 315 ]
          }
        },
        "tb.U$$0.interface.command_TRELLIS_FF_Q_5": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 258 ],
            "CLK": [ 69 ],
            "DI": [ 316 ],
            "LSR": [ 81 ],
            "Q": [ 307 ]
          }
        },
        "tb.U$$0.interface.command_TRELLIS_FF_Q_6": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 258 ],
            "CLK": [ 69 ],
            "DI": [ 317 ],
            "LSR": [ 81 ],
            "Q": [ 308 ]
          }
        },
        "tb.U$$0.interface.current_command_TRELLIS_FF_Q": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 318 ],
            "CLK": [ 69 ],
            "DI": [ 310 ],
            "LSR": [ 81 ],
            "Q": [ 259 ]
          }
        },
        "tb.U$$0.interface.current_command_TRELLIS_FF_Q_1": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 318 ],
            "CLK": [ 69 ],
            "DI": [ 311 ],
            "LSR": [ 81 ],
            "Q": [ 310 ]
          }
        },
        "tb.U$$0.interface.current_command_TRELLIS_FF_Q_2": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 318 ],
            "CLK": [ 69 ],
            "DI": [ 312 ],
            "LSR": [ 81 ],
            "Q": [ 311 ]
          }
        },
        "tb.U$$0.interface.current_command_TRELLIS_FF_Q_3": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 318 ],
            "CLK": [ 69 ],
            "DI": [ 313 ],
            "LSR": [ 81 ],
            "Q": [ 312 ]
          }
        },
        "tb.U$$0.interface.current_command_TRELLIS_FF_Q_4": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 318 ],
            "CLK": [ 69 ],
            "DI": [ 314 ],
            "LSR": [ 81 ],
            "Q": [ 313 ]
          }
        },
        "tb.U$$0.interface.current_command_TRELLIS_FF_Q_5": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 318 ],
            "CLK": [ 69 ],
            "DI": [ 316 ],
            "LSR": [ 81 ],
            "Q": [ 314 ]
          }
        },
        "tb.U$$0.interface.current_command_TRELLIS_FF_Q_6": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 318 ],
            "CLK": [ 69 ],
            "DI": [ 317 ],
            "LSR": [ 81 ],
            "Q": [ 316 ]
          }
        },
        "tb.U$$0.interface.current_command_TRELLIS_FF_Q_7": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 318 ],
            "CLK": [ 69 ],
            "DI": [ 319 ],
            "LSR": [ 81 ],
            "Q": [ 317 ]
          }
        },
        "tb.U$$0.interface.current_command_TRELLIS_FF_Q_CE_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:119.33-120.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 265 ],
            "D": [ 290 ],
            "Z": [ 318 ]
          }
        },
        "tb.U$$0.interface.current_word_TRELLIS_FF_Q": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 320 ],
            "CLK": [ 69 ],
            "DI": [ 321 ],
            "LSR": [ 81 ],
            "Q": [ 322 ]
          }
        },
        "tb.U$$0.interface.current_word_TRELLIS_FF_Q_1": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 320 ],
            "CLK": [ 69 ],
            "DI": [ 323 ],
            "LSR": [ 81 ],
            "Q": [ 324 ]
          }
        },
        "tb.U$$0.interface.current_word_TRELLIS_FF_Q_10": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 320 ],
            "CLK": [ 69 ],
            "DI": [ 325 ],
            "LSR": [ 81 ],
            "Q": [ 326 ]
          }
        },
        "tb.U$$0.interface.current_word_TRELLIS_FF_Q_10_DI_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:138.19-138.63"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 327 ],
            "BLUT": [ 328 ],
            "C0": [ 329 ],
            "Z": [ 325 ]
          }
        },
        "tb.U$$0.interface.current_word_TRELLIS_FF_Q_10_DI_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000100010000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:136.39-137.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 330 ],
            "B": [ 331 ],
            "C": [ 332 ],
            "D": [ 266 ],
            "Z": [ 327 ]
          }
        },
        "tb.U$$0.interface.current_word_TRELLIS_FF_Q_10_DI_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:134.39-135.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 332 ],
            "D": [ 266 ],
            "Z": [ 328 ]
          }
        },
        "tb.U$$0.interface.current_word_TRELLIS_FF_Q_10_DI_PFUMX_Z_C0_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:138.19-138.63"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 333 ],
            "BLUT": [ 334 ],
            "C0": [ 266 ],
            "Z": [ 329 ]
          }
        },
        "tb.U$$0.interface.current_word_TRELLIS_FF_Q_10_DI_PFUMX_Z_C0_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0100111111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:136.39-137.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 335 ],
            "B": [ 315 ],
            "C": [ 306 ],
            "D": [ 309 ],
            "Z": [ 333 ]
          }
        },
        "tb.U$$0.interface.current_word_TRELLIS_FF_Q_10_DI_PFUMX_Z_C0_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:134.39-135.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ "0" ],
            "Z": [ 334 ]
          }
        },
        "tb.U$$0.interface.current_word_TRELLIS_FF_Q_11": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 320 ],
            "CLK": [ 69 ],
            "DI": [ 336 ],
            "LSR": [ 81 ],
            "Q": [ 332 ]
          }
        },
        "tb.U$$0.interface.current_word_TRELLIS_FF_Q_11_DI_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:138.19-138.63"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 337 ],
            "BLUT": [ 338 ],
            "C0": [ 339 ],
            "Z": [ 336 ]
          }
        },
        "tb.U$$0.interface.current_word_TRELLIS_FF_Q_11_DI_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000100010000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:136.39-137.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 330 ],
            "B": [ 340 ],
            "C": [ 341 ],
            "D": [ 266 ],
            "Z": [ 337 ]
          }
        },
        "tb.U$$0.interface.current_word_TRELLIS_FF_Q_11_DI_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:134.39-135.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 341 ],
            "D": [ 266 ],
            "Z": [ 338 ]
          }
        },
        "tb.U$$0.interface.current_word_TRELLIS_FF_Q_11_DI_PFUMX_Z_C0_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:138.19-138.63"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 342 ],
            "BLUT": [ 343 ],
            "C0": [ 266 ],
            "Z": [ 339 ]
          }
        },
        "tb.U$$0.interface.current_word_TRELLIS_FF_Q_11_DI_PFUMX_Z_C0_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0100111111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:136.39-137.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 344 ],
            "B": [ 315 ],
            "C": [ 306 ],
            "D": [ 309 ],
            "Z": [ 342 ]
          }
        },
        "tb.U$$0.interface.current_word_TRELLIS_FF_Q_11_DI_PFUMX_Z_C0_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:134.39-135.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ "0" ],
            "Z": [ 343 ]
          }
        },
        "tb.U$$0.interface.current_word_TRELLIS_FF_Q_12": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 320 ],
            "CLK": [ 69 ],
            "DI": [ 345 ],
            "LSR": [ 81 ],
            "Q": [ 341 ]
          }
        },
        "tb.U$$0.interface.current_word_TRELLIS_FF_Q_12_DI_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:138.19-138.63"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 346 ],
            "BLUT": [ 347 ],
            "C0": [ 348 ],
            "Z": [ 345 ]
          }
        },
        "tb.U$$0.interface.current_word_TRELLIS_FF_Q_12_DI_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000100010000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:136.39-137.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 330 ],
            "B": [ 349 ],
            "C": [ 350 ],
            "D": [ 266 ],
            "Z": [ 346 ]
          }
        },
        "tb.U$$0.interface.current_word_TRELLIS_FF_Q_12_DI_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:134.39-135.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 350 ],
            "D": [ 266 ],
            "Z": [ 347 ]
          }
        },
        "tb.U$$0.interface.current_word_TRELLIS_FF_Q_12_DI_PFUMX_Z_C0_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:138.19-138.63"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 351 ],
            "BLUT": [ 352 ],
            "C0": [ 266 ],
            "Z": [ 348 ]
          }
        },
        "tb.U$$0.interface.current_word_TRELLIS_FF_Q_12_DI_PFUMX_Z_C0_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0100111111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:136.39-137.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 353 ],
            "B": [ 315 ],
            "C": [ 306 ],
            "D": [ 309 ],
            "Z": [ 351 ]
          }
        },
        "tb.U$$0.interface.current_word_TRELLIS_FF_Q_12_DI_PFUMX_Z_C0_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:134.39-135.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ "0" ],
            "Z": [ 352 ]
          }
        },
        "tb.U$$0.interface.current_word_TRELLIS_FF_Q_13": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 320 ],
            "CLK": [ 69 ],
            "DI": [ 354 ],
            "LSR": [ 81 ],
            "Q": [ 350 ]
          }
        },
        "tb.U$$0.interface.current_word_TRELLIS_FF_Q_13_DI_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:138.19-138.63"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 355 ],
            "BLUT": [ 356 ],
            "C0": [ 357 ],
            "Z": [ 354 ]
          }
        },
        "tb.U$$0.interface.current_word_TRELLIS_FF_Q_13_DI_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000100010000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:136.39-137.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 330 ],
            "B": [ 358 ],
            "C": [ 359 ],
            "D": [ 266 ],
            "Z": [ 355 ]
          }
        },
        "tb.U$$0.interface.current_word_TRELLIS_FF_Q_13_DI_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:134.39-135.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 359 ],
            "D": [ 266 ],
            "Z": [ 356 ]
          }
        },
        "tb.U$$0.interface.current_word_TRELLIS_FF_Q_13_DI_PFUMX_Z_C0_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:138.19-138.63"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 360 ],
            "BLUT": [ 361 ],
            "C0": [ 266 ],
            "Z": [ 357 ]
          }
        },
        "tb.U$$0.interface.current_word_TRELLIS_FF_Q_13_DI_PFUMX_Z_C0_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0100111111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:136.39-137.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 362 ],
            "B": [ 315 ],
            "C": [ 306 ],
            "D": [ 309 ],
            "Z": [ 360 ]
          }
        },
        "tb.U$$0.interface.current_word_TRELLIS_FF_Q_13_DI_PFUMX_Z_C0_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:134.39-135.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ "0" ],
            "Z": [ 361 ]
          }
        },
        "tb.U$$0.interface.current_word_TRELLIS_FF_Q_14": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 320 ],
            "CLK": [ 69 ],
            "DI": [ 363 ],
            "LSR": [ 81 ],
            "Q": [ 359 ]
          }
        },
        "tb.U$$0.interface.current_word_TRELLIS_FF_Q_14_DI_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:138.19-138.63"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 364 ],
            "BLUT": [ 365 ],
            "C0": [ 366 ],
            "Z": [ 363 ]
          }
        },
        "tb.U$$0.interface.current_word_TRELLIS_FF_Q_14_DI_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000100010000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:136.39-137.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 330 ],
            "B": [ 367 ],
            "C": [ 368 ],
            "D": [ 266 ],
            "Z": [ 364 ]
          }
        },
        "tb.U$$0.interface.current_word_TRELLIS_FF_Q_14_DI_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:134.39-135.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 368 ],
            "D": [ 266 ],
            "Z": [ 365 ]
          }
        },
        "tb.U$$0.interface.current_word_TRELLIS_FF_Q_15": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 320 ],
            "CLK": [ 69 ],
            "DI": [ 369 ],
            "LSR": [ 81 ],
            "Q": [ 368 ]
          }
        },
        "tb.U$$0.interface.current_word_TRELLIS_FF_Q_15_DI_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:138.19-138.63"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 370 ],
            "BLUT": [ 371 ],
            "C0": [ 266 ],
            "Z": [ 369 ]
          }
        },
        "tb.U$$0.interface.current_word_TRELLIS_FF_Q_15_DI_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111110011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:136.39-137.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 372 ],
            "C": [ 373 ],
            "D": [ 374 ],
            "Z": [ 370 ]
          }
        },
        "tb.U$$0.interface.current_word_TRELLIS_FF_Q_1_DI_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:138.19-138.63"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 375 ],
            "BLUT": [ 376 ],
            "C0": [ 377 ],
            "Z": [ 323 ]
          }
        },
        "tb.U$$0.interface.current_word_TRELLIS_FF_Q_1_DI_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000100010000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:136.39-137.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 330 ],
            "B": [ 378 ],
            "C": [ 379 ],
            "D": [ 266 ],
            "Z": [ 375 ]
          }
        },
        "tb.U$$0.interface.current_word_TRELLIS_FF_Q_1_DI_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:134.39-135.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 379 ],
            "D": [ 266 ],
            "Z": [ 376 ]
          }
        },
        "tb.U$$0.interface.current_word_TRELLIS_FF_Q_1_DI_PFUMX_Z_C0_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:138.19-138.63"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 380 ],
            "BLUT": [ 381 ],
            "C0": [ 266 ],
            "Z": [ 377 ]
          }
        },
        "tb.U$$0.interface.current_word_TRELLIS_FF_Q_1_DI_PFUMX_Z_C0_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0100111111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:136.39-137.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 382 ],
            "B": [ 315 ],
            "C": [ 306 ],
            "D": [ 309 ],
            "Z": [ 380 ]
          }
        },
        "tb.U$$0.interface.current_word_TRELLIS_FF_Q_1_DI_PFUMX_Z_C0_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:134.39-135.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ "0" ],
            "Z": [ 381 ]
          }
        },
        "tb.U$$0.interface.current_word_TRELLIS_FF_Q_2": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 320 ],
            "CLK": [ 69 ],
            "DI": [ 383 ],
            "LSR": [ 81 ],
            "Q": [ 379 ]
          }
        },
        "tb.U$$0.interface.current_word_TRELLIS_FF_Q_2_DI_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:138.19-138.63"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 384 ],
            "BLUT": [ 385 ],
            "C0": [ 386 ],
            "Z": [ 383 ]
          }
        },
        "tb.U$$0.interface.current_word_TRELLIS_FF_Q_2_DI_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000100010000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:136.39-137.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 330 ],
            "B": [ 387 ],
            "C": [ 388 ],
            "D": [ 266 ],
            "Z": [ 384 ]
          }
        },
        "tb.U$$0.interface.current_word_TRELLIS_FF_Q_2_DI_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:134.39-135.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 388 ],
            "D": [ 266 ],
            "Z": [ 385 ]
          }
        },
        "tb.U$$0.interface.current_word_TRELLIS_FF_Q_2_DI_PFUMX_Z_C0_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:138.19-138.63"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 389 ],
            "BLUT": [ 390 ],
            "C0": [ 266 ],
            "Z": [ 386 ]
          }
        },
        "tb.U$$0.interface.current_word_TRELLIS_FF_Q_2_DI_PFUMX_Z_C0_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0100111111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:136.39-137.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 391 ],
            "B": [ 315 ],
            "C": [ 306 ],
            "D": [ 309 ],
            "Z": [ 389 ]
          }
        },
        "tb.U$$0.interface.current_word_TRELLIS_FF_Q_2_DI_PFUMX_Z_C0_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:134.39-135.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ "0" ],
            "Z": [ 390 ]
          }
        },
        "tb.U$$0.interface.current_word_TRELLIS_FF_Q_3": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 320 ],
            "CLK": [ 69 ],
            "DI": [ 392 ],
            "LSR": [ 81 ],
            "Q": [ 388 ]
          }
        },
        "tb.U$$0.interface.current_word_TRELLIS_FF_Q_3_DI_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:138.19-138.63"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 393 ],
            "BLUT": [ 394 ],
            "C0": [ 395 ],
            "Z": [ 392 ]
          }
        },
        "tb.U$$0.interface.current_word_TRELLIS_FF_Q_3_DI_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000100010000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:136.39-137.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 330 ],
            "B": [ 396 ],
            "C": [ 397 ],
            "D": [ 266 ],
            "Z": [ 393 ]
          }
        },
        "tb.U$$0.interface.current_word_TRELLIS_FF_Q_3_DI_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:134.39-135.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 397 ],
            "D": [ 266 ],
            "Z": [ 394 ]
          }
        },
        "tb.U$$0.interface.current_word_TRELLIS_FF_Q_3_DI_PFUMX_Z_C0_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:138.19-138.63"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 398 ],
            "BLUT": [ 399 ],
            "C0": [ 266 ],
            "Z": [ 395 ]
          }
        },
        "tb.U$$0.interface.current_word_TRELLIS_FF_Q_3_DI_PFUMX_Z_C0_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0100111111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:136.39-137.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 400 ],
            "B": [ 315 ],
            "C": [ 306 ],
            "D": [ 309 ],
            "Z": [ 398 ]
          }
        },
        "tb.U$$0.interface.current_word_TRELLIS_FF_Q_3_DI_PFUMX_Z_C0_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:134.39-135.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ "0" ],
            "Z": [ 399 ]
          }
        },
        "tb.U$$0.interface.current_word_TRELLIS_FF_Q_4": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 320 ],
            "CLK": [ 69 ],
            "DI": [ 401 ],
            "LSR": [ 81 ],
            "Q": [ 397 ]
          }
        },
        "tb.U$$0.interface.current_word_TRELLIS_FF_Q_4_DI_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:138.19-138.63"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 402 ],
            "BLUT": [ 403 ],
            "C0": [ 404 ],
            "Z": [ 401 ]
          }
        },
        "tb.U$$0.interface.current_word_TRELLIS_FF_Q_4_DI_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000100010000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:136.39-137.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 330 ],
            "B": [ 405 ],
            "C": [ 406 ],
            "D": [ 266 ],
            "Z": [ 402 ]
          }
        },
        "tb.U$$0.interface.current_word_TRELLIS_FF_Q_4_DI_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:134.39-135.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 406 ],
            "D": [ 266 ],
            "Z": [ 403 ]
          }
        },
        "tb.U$$0.interface.current_word_TRELLIS_FF_Q_4_DI_PFUMX_Z_C0_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:138.19-138.63"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 407 ],
            "BLUT": [ 408 ],
            "C0": [ 266 ],
            "Z": [ 404 ]
          }
        },
        "tb.U$$0.interface.current_word_TRELLIS_FF_Q_4_DI_PFUMX_Z_C0_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0100111111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:136.39-137.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 409 ],
            "B": [ 315 ],
            "C": [ 306 ],
            "D": [ 309 ],
            "Z": [ 407 ]
          }
        },
        "tb.U$$0.interface.current_word_TRELLIS_FF_Q_4_DI_PFUMX_Z_C0_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:134.39-135.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ "0" ],
            "Z": [ 408 ]
          }
        },
        "tb.U$$0.interface.current_word_TRELLIS_FF_Q_5": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 320 ],
            "CLK": [ 69 ],
            "DI": [ 410 ],
            "LSR": [ 81 ],
            "Q": [ 406 ]
          }
        },
        "tb.U$$0.interface.current_word_TRELLIS_FF_Q_5_DI_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:138.19-138.63"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 411 ],
            "BLUT": [ 412 ],
            "C0": [ 413 ],
            "Z": [ 410 ]
          }
        },
        "tb.U$$0.interface.current_word_TRELLIS_FF_Q_5_DI_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000100010000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:136.39-137.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 330 ],
            "B": [ 414 ],
            "C": [ 415 ],
            "D": [ 266 ],
            "Z": [ 411 ]
          }
        },
        "tb.U$$0.interface.current_word_TRELLIS_FF_Q_5_DI_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:134.39-135.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 415 ],
            "D": [ 266 ],
            "Z": [ 412 ]
          }
        },
        "tb.U$$0.interface.current_word_TRELLIS_FF_Q_5_DI_PFUMX_Z_C0_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:138.19-138.63"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 416 ],
            "BLUT": [ 417 ],
            "C0": [ 266 ],
            "Z": [ 413 ]
          }
        },
        "tb.U$$0.interface.current_word_TRELLIS_FF_Q_5_DI_PFUMX_Z_C0_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0100111111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:136.39-137.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 418 ],
            "B": [ 315 ],
            "C": [ 306 ],
            "D": [ 309 ],
            "Z": [ 416 ]
          }
        },
        "tb.U$$0.interface.current_word_TRELLIS_FF_Q_5_DI_PFUMX_Z_C0_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:134.39-135.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ "0" ],
            "Z": [ 417 ]
          }
        },
        "tb.U$$0.interface.current_word_TRELLIS_FF_Q_6": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 320 ],
            "CLK": [ 69 ],
            "DI": [ 419 ],
            "LSR": [ 81 ],
            "Q": [ 415 ]
          }
        },
        "tb.U$$0.interface.current_word_TRELLIS_FF_Q_6_DI_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:138.19-138.63"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 420 ],
            "BLUT": [ 421 ],
            "C0": [ 422 ],
            "Z": [ 419 ]
          }
        },
        "tb.U$$0.interface.current_word_TRELLIS_FF_Q_6_DI_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000100010000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:136.39-137.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 330 ],
            "B": [ 423 ],
            "C": [ 424 ],
            "D": [ 266 ],
            "Z": [ 420 ]
          }
        },
        "tb.U$$0.interface.current_word_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:134.39-135.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 424 ],
            "D": [ 266 ],
            "Z": [ 421 ]
          }
        },
        "tb.U$$0.interface.current_word_TRELLIS_FF_Q_6_DI_PFUMX_Z_C0_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:138.19-138.63"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 425 ],
            "BLUT": [ 426 ],
            "C0": [ 266 ],
            "Z": [ 422 ]
          }
        },
        "tb.U$$0.interface.current_word_TRELLIS_FF_Q_6_DI_PFUMX_Z_C0_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0100111111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:136.39-137.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 427 ],
            "B": [ 315 ],
            "C": [ 306 ],
            "D": [ 309 ],
            "Z": [ 425 ]
          }
        },
        "tb.U$$0.interface.current_word_TRELLIS_FF_Q_6_DI_PFUMX_Z_C0_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:134.39-135.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ "0" ],
            "Z": [ 426 ]
          }
        },
        "tb.U$$0.interface.current_word_TRELLIS_FF_Q_7": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 320 ],
            "CLK": [ 69 ],
            "DI": [ 428 ],
            "LSR": [ 81 ],
            "Q": [ 424 ]
          }
        },
        "tb.U$$0.interface.current_word_TRELLIS_FF_Q_7_DI_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:138.19-138.63"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 429 ],
            "BLUT": [ 430 ],
            "C0": [ 431 ],
            "Z": [ 428 ]
          }
        },
        "tb.U$$0.interface.current_word_TRELLIS_FF_Q_7_DI_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000100010000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:136.39-137.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 330 ],
            "B": [ 432 ],
            "C": [ 433 ],
            "D": [ 266 ],
            "Z": [ 429 ]
          }
        },
        "tb.U$$0.interface.current_word_TRELLIS_FF_Q_7_DI_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:134.39-135.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 433 ],
            "D": [ 266 ],
            "Z": [ 430 ]
          }
        },
        "tb.U$$0.interface.current_word_TRELLIS_FF_Q_7_DI_PFUMX_Z_C0_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:138.19-138.63"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 434 ],
            "BLUT": [ 435 ],
            "C0": [ 266 ],
            "Z": [ 431 ]
          }
        },
        "tb.U$$0.interface.current_word_TRELLIS_FF_Q_7_DI_PFUMX_Z_C0_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0100111111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:136.39-137.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 436 ],
            "B": [ 315 ],
            "C": [ 306 ],
            "D": [ 309 ],
            "Z": [ 434 ]
          }
        },
        "tb.U$$0.interface.current_word_TRELLIS_FF_Q_7_DI_PFUMX_Z_C0_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:134.39-135.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ "0" ],
            "Z": [ 435 ]
          }
        },
        "tb.U$$0.interface.current_word_TRELLIS_FF_Q_8": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 320 ],
            "CLK": [ 69 ],
            "DI": [ 437 ],
            "LSR": [ 81 ],
            "Q": [ 433 ]
          }
        },
        "tb.U$$0.interface.current_word_TRELLIS_FF_Q_8_DI_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:138.19-138.63"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 438 ],
            "BLUT": [ 439 ],
            "C0": [ 440 ],
            "Z": [ 437 ]
          }
        },
        "tb.U$$0.interface.current_word_TRELLIS_FF_Q_8_DI_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000100010000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:136.39-137.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 330 ],
            "B": [ 441 ],
            "C": [ 442 ],
            "D": [ 266 ],
            "Z": [ 438 ]
          }
        },
        "tb.U$$0.interface.current_word_TRELLIS_FF_Q_8_DI_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:134.39-135.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 442 ],
            "D": [ 266 ],
            "Z": [ 439 ]
          }
        },
        "tb.U$$0.interface.current_word_TRELLIS_FF_Q_8_DI_PFUMX_Z_C0_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:138.19-138.63"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 443 ],
            "BLUT": [ 444 ],
            "C0": [ 266 ],
            "Z": [ 440 ]
          }
        },
        "tb.U$$0.interface.current_word_TRELLIS_FF_Q_8_DI_PFUMX_Z_C0_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0100111111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:136.39-137.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 445 ],
            "B": [ 315 ],
            "C": [ 306 ],
            "D": [ 309 ],
            "Z": [ 443 ]
          }
        },
        "tb.U$$0.interface.current_word_TRELLIS_FF_Q_8_DI_PFUMX_Z_C0_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:134.39-135.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ "0" ],
            "Z": [ 444 ]
          }
        },
        "tb.U$$0.interface.current_word_TRELLIS_FF_Q_9": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 320 ],
            "CLK": [ 69 ],
            "DI": [ 446 ],
            "LSR": [ 81 ],
            "Q": [ 442 ]
          }
        },
        "tb.U$$0.interface.current_word_TRELLIS_FF_Q_9_DI_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:138.19-138.63"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 447 ],
            "BLUT": [ 448 ],
            "C0": [ 449 ],
            "Z": [ 446 ]
          }
        },
        "tb.U$$0.interface.current_word_TRELLIS_FF_Q_9_DI_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000100010000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:136.39-137.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 330 ],
            "B": [ 450 ],
            "C": [ 326 ],
            "D": [ 266 ],
            "Z": [ 447 ]
          }
        },
        "tb.U$$0.interface.current_word_TRELLIS_FF_Q_9_DI_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:134.39-135.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 326 ],
            "D": [ 266 ],
            "Z": [ 448 ]
          }
        },
        "tb.U$$0.interface.current_word_TRELLIS_FF_Q_9_DI_PFUMX_Z_C0_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:138.19-138.63"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 451 ],
            "BLUT": [ 452 ],
            "C0": [ 266 ],
            "Z": [ 449 ]
          }
        },
        "tb.U$$0.interface.current_word_TRELLIS_FF_Q_9_DI_PFUMX_Z_C0_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0100111111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:136.39-137.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 453 ],
            "B": [ 315 ],
            "C": [ 306 ],
            "D": [ 309 ],
            "Z": [ 451 ]
          }
        },
        "tb.U$$0.interface.current_word_TRELLIS_FF_Q_9_DI_PFUMX_Z_C0_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:134.39-135.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ "0" ],
            "Z": [ 452 ]
          }
        },
        "tb.U$$0.interface.current_word_TRELLIS_FF_Q_CE_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:138.19-138.63"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 454 ],
            "BLUT": [ 455 ],
            "C0": [ 263 ],
            "Z": [ 320 ]
          }
        },
        "tb.U$$0.interface.current_word_TRELLIS_FF_Q_CE_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:134.39-135.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ "0" ],
            "Z": [ 455 ]
          }
        },
        "tb.U$$0.interface.current_word_TRELLIS_FF_Q_DI_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:138.19-138.63"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 456 ],
            "BLUT": [ 457 ],
            "C0": [ 458 ],
            "Z": [ 321 ]
          }
        },
        "tb.U$$0.interface.current_word_TRELLIS_FF_Q_DI_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000100010000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:136.39-137.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 330 ],
            "B": [ 459 ],
            "C": [ 324 ],
            "D": [ 266 ],
            "Z": [ 456 ]
          }
        },
        "tb.U$$0.interface.current_word_TRELLIS_FF_Q_DI_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:134.39-135.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 324 ],
            "D": [ 266 ],
            "Z": [ 457 ]
          }
        },
        "tb.U$$0.interface.current_word_TRELLIS_FF_Q_DI_PFUMX_Z_C0_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:138.19-138.63"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 460 ],
            "BLUT": [ 461 ],
            "C0": [ 266 ],
            "Z": [ 458 ]
          }
        },
        "tb.U$$0.interface.current_word_TRELLIS_FF_Q_DI_PFUMX_Z_C0_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0100111111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:136.39-137.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 462 ],
            "B": [ 315 ],
            "C": [ 306 ],
            "D": [ 309 ],
            "Z": [ 460 ]
          }
        },
        "tb.U$$0.interface.current_word_TRELLIS_FF_Q_DI_PFUMX_Z_C0_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:134.39-135.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ "0" ],
            "Z": [ 461 ]
          }
        },
        "tb.U$$0.interface.fsm_state_TRELLIS_FF_Q": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 463 ],
            "CLK": [ 69 ],
            "DI": [ 464 ],
            "LSR": [ 81 ],
            "Q": [ 263 ]
          }
        },
        "tb.U$$0.interface.fsm_state_TRELLIS_FF_Q_1": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 463 ],
            "CLK": [ 69 ],
            "DI": [ 465 ],
            "LSR": [ 81 ],
            "Q": [ 264 ]
          }
        },
        "tb.U$$0.interface.fsm_state_TRELLIS_FF_Q_2": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "SET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:84.168-84.227"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 463 ],
            "CLK": [ 69 ],
            "DI": [ 466 ],
            "LSR": [ 81 ],
            "Q": [ 262 ]
          }
        },
        "tb.U$$0.interface.fsm_state_TRELLIS_FF_Q_CE_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000111111111110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 262 ],
            "B": [ 156 ],
            "C": [ 263 ],
            "D": [ 264 ],
            "Z": [ 463 ]
          }
        },
        "tb.U$$0.interface.fsm_state_TRELLIS_FF_Q_DI_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:138.19-138.63"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 467 ],
            "BLUT": [ 468 ],
            "C0": [ 263 ],
            "Z": [ 464 ]
          }
        },
        "tb.U$$0.interface.fsm_state_TRELLIS_FF_Q_DI_PFUMX_Z_1": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:138.19-138.63"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 469 ],
            "BLUT": [ 470 ],
            "C0": [ 263 ],
            "Z": [ 465 ]
          }
        },
        "tb.U$$0.interface.fsm_state_TRELLIS_FF_Q_DI_PFUMX_Z_1_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:136.39-137.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 264 ],
            "D": [ 156 ],
            "Z": [ 469 ]
          }
        },
        "tb.U$$0.interface.fsm_state_TRELLIS_FF_Q_DI_PFUMX_Z_1_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000011110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:134.39-135.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 261 ],
            "B": [ 264 ],
            "C": [ 156 ],
            "D": [ 262 ],
            "Z": [ 470 ]
          }
        },
        "tb.U$$0.interface.fsm_state_TRELLIS_FF_Q_DI_PFUMX_Z_2": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:138.19-138.63"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 471 ],
            "BLUT": [ 472 ],
            "C0": [ 264 ],
            "Z": [ 466 ]
          }
        },
        "tb.U$$0.interface.fsm_state_TRELLIS_FF_Q_DI_PFUMX_Z_2_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0011001100000101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:136.39-137.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 261 ],
            "B": [ 268 ],
            "C": [ 262 ],
            "D": [ 263 ],
            "Z": [ 471 ]
          }
        },
        "tb.U$$0.interface.fsm_state_TRELLIS_FF_Q_DI_PFUMX_Z_2_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0011111100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:134.39-135.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 268 ],
            "C": [ 262 ],
            "D": [ 263 ],
            "Z": [ 472 ]
          }
        },
        "tb.U$$0.interface.fsm_state_TRELLIS_FF_Q_DI_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100110001001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:136.39-137.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 267 ],
            "B": [ 156 ],
            "C": [ 262 ],
            "D": [ 264 ],
            "Z": [ 467 ]
          }
        },
        "tb.U$$0.interface.fsm_state_TRELLIS_FF_Q_DI_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:134.39-135.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 262 ],
            "D": [ 264 ],
            "Z": [ 468 ]
          }
        },
        "tb.U$$0.interface.spi_device__sdo_TRELLIS_FF_Q": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "INV",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:88.171-88.230"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 266 ],
            "CLK": [ 69 ],
            "DI": [ 322 ],
            "LSR": [ 81 ],
            "Q": [ 473 ]
          }
        },
        "tb.U$$0.interface.word_complete_TRELLIS_FF_Q": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:68.164-68.215"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 69 ],
            "DI": [ 267 ],
            "LSR": [ 474 ],
            "Q": [ 475 ]
          }
        },
        "tb.U$$0.interface.word_complete_TRELLIS_FF_Q_LSR_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:119.33-120.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 266 ],
            "D": [ 81 ],
            "Z": [ 474 ]
          }
        },
        "tb.U$$0.interface.word_received_TRELLIS_FF_Q": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 476 ],
            "CLK": [ 69 ],
            "DI": [ 322 ],
            "LSR": [ 81 ],
            "Q": [ 477 ]
          }
        },
        "tb.U$$0.interface.word_received_TRELLIS_FF_Q_1": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 476 ],
            "CLK": [ 69 ],
            "DI": [ 324 ],
            "LSR": [ 81 ],
            "Q": [ 478 ]
          }
        },
        "tb.U$$0.interface.word_received_TRELLIS_FF_Q_10": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 476 ],
            "CLK": [ 69 ],
            "DI": [ 326 ],
            "LSR": [ 81 ],
            "Q": [ 479 ]
          }
        },
        "tb.U$$0.interface.word_received_TRELLIS_FF_Q_11": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 476 ],
            "CLK": [ 69 ],
            "DI": [ 332 ],
            "LSR": [ 81 ],
            "Q": [ 480 ]
          }
        },
        "tb.U$$0.interface.word_received_TRELLIS_FF_Q_12": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 476 ],
            "CLK": [ 69 ],
            "DI": [ 341 ],
            "LSR": [ 81 ],
            "Q": [ 481 ]
          }
        },
        "tb.U$$0.interface.word_received_TRELLIS_FF_Q_13": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 476 ],
            "CLK": [ 69 ],
            "DI": [ 350 ],
            "LSR": [ 81 ],
            "Q": [ 482 ]
          }
        },
        "tb.U$$0.interface.word_received_TRELLIS_FF_Q_14": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 476 ],
            "CLK": [ 69 ],
            "DI": [ 359 ],
            "LSR": [ 81 ],
            "Q": [ 483 ]
          }
        },
        "tb.U$$0.interface.word_received_TRELLIS_FF_Q_15": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 476 ],
            "CLK": [ 69 ],
            "DI": [ 368 ],
            "LSR": [ 81 ],
            "Q": [ 484 ]
          }
        },
        "tb.U$$0.interface.word_received_TRELLIS_FF_Q_2": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 476 ],
            "CLK": [ 69 ],
            "DI": [ 379 ],
            "LSR": [ 81 ],
            "Q": [ 485 ]
          }
        },
        "tb.U$$0.interface.word_received_TRELLIS_FF_Q_3": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 476 ],
            "CLK": [ 69 ],
            "DI": [ 388 ],
            "LSR": [ 81 ],
            "Q": [ 486 ]
          }
        },
        "tb.U$$0.interface.word_received_TRELLIS_FF_Q_4": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 476 ],
            "CLK": [ 69 ],
            "DI": [ 397 ],
            "LSR": [ 81 ],
            "Q": [ 487 ]
          }
        },
        "tb.U$$0.interface.word_received_TRELLIS_FF_Q_5": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 476 ],
            "CLK": [ 69 ],
            "DI": [ 406 ],
            "LSR": [ 81 ],
            "Q": [ 488 ]
          }
        },
        "tb.U$$0.interface.word_received_TRELLIS_FF_Q_6": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 476 ],
            "CLK": [ 69 ],
            "DI": [ 415 ],
            "LSR": [ 81 ],
            "Q": [ 489 ]
          }
        },
        "tb.U$$0.interface.word_received_TRELLIS_FF_Q_7": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 476 ],
            "CLK": [ 69 ],
            "DI": [ 424 ],
            "LSR": [ 81 ],
            "Q": [ 490 ]
          }
        },
        "tb.U$$0.interface.word_received_TRELLIS_FF_Q_8": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 476 ],
            "CLK": [ 69 ],
            "DI": [ 433 ],
            "LSR": [ 81 ],
            "Q": [ 491 ]
          }
        },
        "tb.U$$0.interface.word_received_TRELLIS_FF_Q_9": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 476 ],
            "CLK": [ 69 ],
            "DI": [ 442 ],
            "LSR": [ 81 ],
            "Q": [ 492 ]
          }
        },
        "tb.U$$0.register_2_TRELLIS_FF_Q": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 493 ],
            "CLK": [ 69 ],
            "DI": [ 477 ],
            "LSR": [ 81 ],
            "Q": [ 459 ]
          }
        },
        "tb.U$$0.register_2_TRELLIS_FF_Q_1": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 493 ],
            "CLK": [ 69 ],
            "DI": [ 478 ],
            "LSR": [ 81 ],
            "Q": [ 378 ]
          }
        },
        "tb.U$$0.register_2_TRELLIS_FF_Q_10": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 493 ],
            "CLK": [ 69 ],
            "DI": [ 479 ],
            "LSR": [ 81 ],
            "Q": [ 331 ]
          }
        },
        "tb.U$$0.register_2_TRELLIS_FF_Q_11": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 493 ],
            "CLK": [ 69 ],
            "DI": [ 480 ],
            "LSR": [ 81 ],
            "Q": [ 340 ]
          }
        },
        "tb.U$$0.register_2_TRELLIS_FF_Q_12": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 493 ],
            "CLK": [ 69 ],
            "DI": [ 481 ],
            "LSR": [ 81 ],
            "Q": [ 349 ]
          }
        },
        "tb.U$$0.register_2_TRELLIS_FF_Q_13": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 493 ],
            "CLK": [ 69 ],
            "DI": [ 482 ],
            "LSR": [ 81 ],
            "Q": [ 358 ]
          }
        },
        "tb.U$$0.register_2_TRELLIS_FF_Q_14": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 493 ],
            "CLK": [ 69 ],
            "DI": [ 483 ],
            "LSR": [ 81 ],
            "Q": [ 367 ]
          }
        },
        "tb.U$$0.register_2_TRELLIS_FF_Q_15": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 493 ],
            "CLK": [ 69 ],
            "DI": [ 484 ],
            "LSR": [ 81 ],
            "Q": [ 494 ]
          }
        },
        "tb.U$$0.register_2_TRELLIS_FF_Q_2": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 493 ],
            "CLK": [ 69 ],
            "DI": [ 485 ],
            "LSR": [ 81 ],
            "Q": [ 387 ]
          }
        },
        "tb.U$$0.register_2_TRELLIS_FF_Q_3": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 493 ],
            "CLK": [ 69 ],
            "DI": [ 486 ],
            "LSR": [ 81 ],
            "Q": [ 396 ]
          }
        },
        "tb.U$$0.register_2_TRELLIS_FF_Q_4": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 493 ],
            "CLK": [ 69 ],
            "DI": [ 487 ],
            "LSR": [ 81 ],
            "Q": [ 405 ]
          }
        },
        "tb.U$$0.register_2_TRELLIS_FF_Q_5": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 493 ],
            "CLK": [ 69 ],
            "DI": [ 488 ],
            "LSR": [ 81 ],
            "Q": [ 414 ]
          }
        },
        "tb.U$$0.register_2_TRELLIS_FF_Q_6": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 493 ],
            "CLK": [ 69 ],
            "DI": [ 489 ],
            "LSR": [ 81 ],
            "Q": [ 423 ]
          }
        },
        "tb.U$$0.register_2_TRELLIS_FF_Q_7": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 493 ],
            "CLK": [ 69 ],
            "DI": [ 490 ],
            "LSR": [ 81 ],
            "Q": [ 432 ]
          }
        },
        "tb.U$$0.register_2_TRELLIS_FF_Q_8": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 493 ],
            "CLK": [ 69 ],
            "DI": [ 491 ],
            "LSR": [ 81 ],
            "Q": [ 441 ]
          }
        },
        "tb.U$$0.register_2_TRELLIS_FF_Q_9": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 493 ],
            "CLK": [ 69 ],
            "DI": [ 492 ],
            "LSR": [ 81 ],
            "Q": [ 450 ]
          }
        },
        "tb.U$$0.register_2_write_strobe_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 330 ],
            "C": [ 260 ],
            "D": [ 475 ],
            "Z": [ 493 ]
          }
        },
        "tb.U$$0.register_2_write_strobe_LUT4_Z_B_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0001000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 315 ],
            "B": [ 308 ],
            "C": [ 307 ],
            "D": [ 306 ],
            "Z": [ 330 ]
          }
        },
        "tb.U$$0.register_2_write_strobe_LUT4_Z_B_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:138.19-138.63"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 495 ],
            "BLUT": [ 496 ],
            "C0": [ 266 ],
            "Z": [ 366 ]
          }
        },
        "tb.U$$0.register_2_write_strobe_LUT4_Z_B_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0100111111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:136.39-137.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 497 ],
            "B": [ 315 ],
            "C": [ 306 ],
            "D": [ 309 ],
            "Z": [ 495 ]
          }
        },
        "tb.U$$0.register_2_write_strobe_LUT4_Z_B_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:134.39-135.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ "0" ],
            "Z": [ 496 ]
          }
        },
        "tb.U$$1.stage0_TRELLIS_FF_Q": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:16.100-16.154"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 69 ],
            "DI": [ 163 ],
            "LSR": [ "0" ],
            "Q": [ 498 ]
          }
        },
        "tb.U$$1.stage1_TRELLIS_FF_Q": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:16.100-16.154"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 69 ],
            "DI": [ 498 ],
            "LSR": [ "0" ],
            "Q": [ 499 ]
          }
        },
        "tb.U$$2.stage0_TRELLIS_FF_Q": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:16.100-16.154"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 69 ],
            "DI": [ 500 ],
            "LSR": [ "0" ],
            "Q": [ 501 ]
          }
        },
        "tb.U$$2.stage1_LUT4_B": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0011001100001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 502 ],
            "C": [ 499 ],
            "D": [ 307 ],
            "Z": [ 503 ]
          }
        },
        "tb.U$$2.stage1_LUT4_B_Z_LUT4_A": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000010111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 503 ],
            "B": [ 308 ],
            "C": [ 504 ],
            "D": [ 505 ],
            "Z": [ 374 ]
          }
        },
        "tb.U$$2.stage1_LUT4_B_Z_LUT4_A_C_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:119.33-120.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 315 ],
            "D": [ 306 ],
            "Z": [ 504 ]
          }
        },
        "tb.U$$2.stage1_LUT4_B_Z_LUT4_A_Z_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:119.33-120.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 504 ],
            "D": [ 309 ],
            "Z": [ 373 ]
          }
        },
        "tb.U$$2.stage1_LUT4_B_Z_LUT4_A_Z_LUT4_Z_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:119.33-120.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 330 ],
            "D": [ 494 ],
            "Z": [ 372 ]
          }
        },
        "tb.U$$2.stage1_LUT4_B_Z_LUT4_A_Z_LUT4_Z_2": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100111111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 264 ],
            "C": [ 262 ],
            "D": [ 263 ],
            "Z": [ 266 ]
          }
        },
        "tb.U$$2.stage1_LUT4_B_Z_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 306 ],
            "C": [ 309 ],
            "D": [ 506 ],
            "Z": [ 505 ]
          }
        },
        "tb.U$$2.stage1_TRELLIS_FF_Q": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:16.100-16.154"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 69 ],
            "DI": [ 501 ],
            "LSR": [ "0" ],
            "Q": [ 502 ]
          }
        },
        "tb.U$$3.stage0_TRELLIS_FF_Q": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:16.100-16.154"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 69 ],
            "DI": [ 507 ],
            "LSR": [ "0" ],
            "Q": [ 508 ]
          }
        },
        "tb.U$$3.stage0_TRELLIS_FF_Q_1": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:16.100-16.154"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 69 ],
            "DI": [ 509 ],
            "LSR": [ "0" ],
            "Q": [ 510 ]
          }
        },
        "tb.U$$3.stage0_TRELLIS_FF_Q_10": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:16.100-16.154"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 69 ],
            "DI": [ 511 ],
            "LSR": [ "0" ],
            "Q": [ 512 ]
          }
        },
        "tb.U$$3.stage0_TRELLIS_FF_Q_11": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:16.100-16.154"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 69 ],
            "DI": [ 513 ],
            "LSR": [ "0" ],
            "Q": [ 514 ]
          }
        },
        "tb.U$$3.stage0_TRELLIS_FF_Q_12": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:16.100-16.154"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 69 ],
            "DI": [ 515 ],
            "LSR": [ "0" ],
            "Q": [ 516 ]
          }
        },
        "tb.U$$3.stage0_TRELLIS_FF_Q_13": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:16.100-16.154"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 69 ],
            "DI": [ 517 ],
            "LSR": [ "0" ],
            "Q": [ 518 ]
          }
        },
        "tb.U$$3.stage0_TRELLIS_FF_Q_14": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:16.100-16.154"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 69 ],
            "DI": [ 519 ],
            "LSR": [ "0" ],
            "Q": [ 520 ]
          }
        },
        "tb.U$$3.stage0_TRELLIS_FF_Q_15": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:16.100-16.154"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 69 ],
            "DI": [ 521 ],
            "LSR": [ "0" ],
            "Q": [ 522 ]
          }
        },
        "tb.U$$3.stage0_TRELLIS_FF_Q_2": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:16.100-16.154"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 69 ],
            "DI": [ 523 ],
            "LSR": [ "0" ],
            "Q": [ 524 ]
          }
        },
        "tb.U$$3.stage0_TRELLIS_FF_Q_3": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:16.100-16.154"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 69 ],
            "DI": [ 525 ],
            "LSR": [ "0" ],
            "Q": [ 526 ]
          }
        },
        "tb.U$$3.stage0_TRELLIS_FF_Q_4": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:16.100-16.154"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 69 ],
            "DI": [ 527 ],
            "LSR": [ "0" ],
            "Q": [ 528 ]
          }
        },
        "tb.U$$3.stage0_TRELLIS_FF_Q_5": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:16.100-16.154"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 69 ],
            "DI": [ 529 ],
            "LSR": [ "0" ],
            "Q": [ 530 ]
          }
        },
        "tb.U$$3.stage0_TRELLIS_FF_Q_6": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:16.100-16.154"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 69 ],
            "DI": [ 531 ],
            "LSR": [ "0" ],
            "Q": [ 532 ]
          }
        },
        "tb.U$$3.stage0_TRELLIS_FF_Q_7": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:16.100-16.154"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 69 ],
            "DI": [ 533 ],
            "LSR": [ "0" ],
            "Q": [ 534 ]
          }
        },
        "tb.U$$3.stage0_TRELLIS_FF_Q_8": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:16.100-16.154"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 69 ],
            "DI": [ 535 ],
            "LSR": [ "0" ],
            "Q": [ 536 ]
          }
        },
        "tb.U$$3.stage0_TRELLIS_FF_Q_9": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:16.100-16.154"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 69 ],
            "DI": [ 537 ],
            "LSR": [ "0" ],
            "Q": [ 538 ]
          }
        },
        "tb.U$$3.stage1_TRELLIS_FF_Q": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:16.100-16.154"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 69 ],
            "DI": [ 508 ],
            "LSR": [ "0" ],
            "Q": [ 462 ]
          }
        },
        "tb.U$$3.stage1_TRELLIS_FF_Q_1": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:16.100-16.154"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 69 ],
            "DI": [ 510 ],
            "LSR": [ "0" ],
            "Q": [ 382 ]
          }
        },
        "tb.U$$3.stage1_TRELLIS_FF_Q_10": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:16.100-16.154"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 69 ],
            "DI": [ 512 ],
            "LSR": [ "0" ],
            "Q": [ 335 ]
          }
        },
        "tb.U$$3.stage1_TRELLIS_FF_Q_11": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:16.100-16.154"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 69 ],
            "DI": [ 514 ],
            "LSR": [ "0" ],
            "Q": [ 344 ]
          }
        },
        "tb.U$$3.stage1_TRELLIS_FF_Q_12": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:16.100-16.154"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 69 ],
            "DI": [ 516 ],
            "LSR": [ "0" ],
            "Q": [ 353 ]
          }
        },
        "tb.U$$3.stage1_TRELLIS_FF_Q_13": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:16.100-16.154"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 69 ],
            "DI": [ 518 ],
            "LSR": [ "0" ],
            "Q": [ 362 ]
          }
        },
        "tb.U$$3.stage1_TRELLIS_FF_Q_14": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:16.100-16.154"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 69 ],
            "DI": [ 520 ],
            "LSR": [ "0" ],
            "Q": [ 497 ]
          }
        },
        "tb.U$$3.stage1_TRELLIS_FF_Q_15": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:16.100-16.154"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 69 ],
            "DI": [ 522 ],
            "LSR": [ "0" ],
            "Q": [ 506 ]
          }
        },
        "tb.U$$3.stage1_TRELLIS_FF_Q_2": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:16.100-16.154"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 69 ],
            "DI": [ 524 ],
            "LSR": [ "0" ],
            "Q": [ 391 ]
          }
        },
        "tb.U$$3.stage1_TRELLIS_FF_Q_3": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:16.100-16.154"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 69 ],
            "DI": [ 526 ],
            "LSR": [ "0" ],
            "Q": [ 400 ]
          }
        },
        "tb.U$$3.stage1_TRELLIS_FF_Q_4": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:16.100-16.154"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 69 ],
            "DI": [ 528 ],
            "LSR": [ "0" ],
            "Q": [ 409 ]
          }
        },
        "tb.U$$3.stage1_TRELLIS_FF_Q_5": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:16.100-16.154"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 69 ],
            "DI": [ 530 ],
            "LSR": [ "0" ],
            "Q": [ 418 ]
          }
        },
        "tb.U$$3.stage1_TRELLIS_FF_Q_6": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:16.100-16.154"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 69 ],
            "DI": [ 532 ],
            "LSR": [ "0" ],
            "Q": [ 427 ]
          }
        },
        "tb.U$$3.stage1_TRELLIS_FF_Q_7": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:16.100-16.154"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 69 ],
            "DI": [ 534 ],
            "LSR": [ "0" ],
            "Q": [ 436 ]
          }
        },
        "tb.U$$3.stage1_TRELLIS_FF_Q_8": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:16.100-16.154"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 69 ],
            "DI": [ 536 ],
            "LSR": [ "0" ],
            "Q": [ 445 ]
          }
        },
        "tb.U$$3.stage1_TRELLIS_FF_Q_9": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:16.100-16.154"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 69 ],
            "DI": [ 538 ],
            "LSR": [ "0" ],
            "Q": [ 453 ]
          }
        },
        "tb.U$$4.stage0_TRELLIS_FF_Q": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:16.100-16.154"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 69 ],
            "DI": [ 158 ],
            "LSR": [ "0" ],
            "Q": [ 539 ]
          }
        },
        "tb.U$$4.stage1_LUT4_D": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:134.39-135.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 319 ],
            "Z": [ 371 ]
          }
        },
        "tb.U$$4.stage1_TRELLIS_FF_Q": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:16.100-16.154"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 69 ],
            "DI": [ 539 ],
            "LSR": [ "0" ],
            "Q": [ 319 ]
          }
        },
        "tb.U$$5.stage0_TRELLIS_FF_Q": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:16.100-16.154"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 69 ],
            "DI": [ 157 ],
            "LSR": [ "0" ],
            "Q": [ 540 ]
          }
        },
        "tb.U$$5.stage1_TRELLIS_FF_Q": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:16.100-16.154"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 69 ],
            "DI": [ 540 ],
            "LSR": [ "0" ],
            "Q": [ 541 ]
          }
        },
        "tb.U$$6.stage0$next_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:114.33-115.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 159 ],
            "Z": [ 542 ]
          }
        },
        "tb.U$$6.stage0_TRELLIS_FF_Q": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:16.100-16.154"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 69 ],
            "DI": [ 542 ],
            "LSR": [ "0" ],
            "Q": [ 543 ]
          }
        },
        "tb.U$$6.stage1_TRELLIS_FF_Q": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:16.100-16.154"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 69 ],
            "DI": [ 543 ],
            "LSR": [ "0" ],
            "Q": [ 156 ]
          }
        },
        "tb.fifo_test.interface_fifo.burst_index_LUT4_B": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 544 ],
            "C": [ 545 ],
            "D": [ 546 ],
            "Z": [ 547 ]
          }
        },
        "tb.fifo_test.interface_fifo.burst_index_TRELLIS_FF_Q": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 548 ],
            "CLK": [ 82 ],
            "DI": [ 549 ],
            "LSR": [ 81 ],
            "Q": [ 546 ]
          }
        },
        "tb.fifo_test.interface_fifo.burst_index_TRELLIS_FF_Q_1": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 548 ],
            "CLK": [ 82 ],
            "DI": [ 550 ],
            "LSR": [ 81 ],
            "Q": [ 545 ]
          }
        },
        "tb.fifo_test.interface_fifo.burst_index_TRELLIS_FF_Q_1_DI_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000111111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:119.33-120.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 544 ],
            "D": [ 545 ],
            "Z": [ 550 ]
          }
        },
        "tb.fifo_test.interface_fifo.burst_index_TRELLIS_FF_Q_2": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 548 ],
            "CLK": [ 82 ],
            "DI": [ 551 ],
            "LSR": [ 81 ],
            "Q": [ 544 ]
          }
        },
        "tb.fifo_test.interface_fifo.burst_index_TRELLIS_FF_Q_2_DI_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:114.33-115.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 544 ],
            "Z": [ 551 ]
          }
        },
        "tb.fifo_test.interface_fifo.burst_index_TRELLIS_FF_Q_DI_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0011111111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 544 ],
            "C": [ 545 ],
            "D": [ 546 ],
            "Z": [ 549 ]
          }
        },
        "tb.fifo_test.interface_fifo.dstfifo_w_space_enough_TRELLIS_FF_Q": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:68.164-68.215"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 82 ],
            "DI": [ 552 ],
            "LSR": [ 81 ],
            "Q": [ 553 ]
          }
        },
        "tb.fifo_test.interface_fifo.dstfifo_w_space_enough_TRELLIS_FF_Q_DI_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111001011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 554 ],
            "B": [ 555 ],
            "C": [ 556 ],
            "D": [ 557 ],
            "Z": [ 552 ]
          }
        },
        "tb.fifo_test.interface_fifo.dstfifo_w_space_enough_TRELLIS_FF_Q_DI_LUT4_Z_A_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:138.19-138.63"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 558 ],
            "BLUT": [ 559 ],
            "C0": [ 560 ],
            "Z": [ 554 ]
          }
        },
        "tb.fifo_test.interface_fifo.dstfifo_w_space_enough_TRELLIS_FF_Q_DI_LUT4_Z_A_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0001000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:136.39-137.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 561 ],
            "B": [ 562 ],
            "C": [ 563 ],
            "D": [ 564 ],
            "Z": [ 558 ]
          }
        },
        "tb.fifo_test.interface_fifo.dstfifo_w_space_enough_TRELLIS_FF_Q_DI_LUT4_Z_A_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:134.39-135.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ "0" ],
            "Z": [ 559 ]
          }
        },
        "tb.fifo_test.interface_fifo.dstfifo_w_space_enough_TRELLIS_FF_Q_DI_LUT4_Z_B_CCU2C_S0": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/interface_fifo.py:285|/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/arith_map.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ "0" ],
            "A1": [ "0" ],
            "B0": [ "0" ],
            "B1": [ "0" ],
            "C0": [ "1" ],
            "C1": [ "1" ],
            "CIN": [ 565 ],
            "COUT": [ 566 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 556 ],
            "S1": [ 567 ]
          }
        },
        "tb.fifo_test.interface_fifo.dstfifo_w_space_enough_TRELLIS_FF_Q_DI_LUT4_Z_B_CCU2C_S0_1": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/interface_fifo.py:285|/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/arith_map.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ "0" ],
            "A1": [ "0" ],
            "B0": [ 568 ],
            "B1": [ 569 ],
            "C0": [ "1" ],
            "C1": [ "1" ],
            "CIN": [ "1" ],
            "COUT": [ 570 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 555 ],
            "S1": [ 564 ]
          }
        },
        "tb.fifo_test.interface_fifo.dstfifo_w_space_enough_TRELLIS_FF_Q_DI_LUT4_Z_B_CCU2C_S0_1_S1_CCU2C_S0": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/interface_fifo.py:285|/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/arith_map.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ "0" ],
            "A1": [ "1" ],
            "B0": [ 571 ],
            "B1": [ 572 ],
            "C0": [ "1" ],
            "C1": [ "1" ],
            "CIN": [ 573 ],
            "COUT": [ 565 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 562 ],
            "S1": [ 563 ]
          }
        },
        "tb.fifo_test.interface_fifo.dstfifo_w_space_enough_TRELLIS_FF_Q_DI_LUT4_Z_B_CCU2C_S0_1_S1_CCU2C_S0_1": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/interface_fifo.py:285|/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/arith_map.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ "0" ],
            "A1": [ "0" ],
            "B0": [ 574 ],
            "B1": [ 575 ],
            "C0": [ "1" ],
            "C1": [ "1" ],
            "CIN": [ 570 ],
            "COUT": [ 573 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 561 ],
            "S1": [ 560 ]
          }
        },
        "tb.fifo_test.interface_fifo.dstfifo_w_space_enough_TRELLIS_FF_Q_DI_LUT4_Z_D_CCU2C_COUT": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/interface_fifo.py:285|/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/arith_map.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ "0" ],
            "A1": [ "1" ],
            "B0": [ 562 ],
            "B1": [ 563 ],
            "C0": [ "1" ],
            "C1": [ "1" ],
            "CIN": [ 576 ],
            "COUT": [ 557 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 577 ],
            "S1": [ 578 ]
          }
        },
        "tb.fifo_test.interface_fifo.dstfifo_w_space_enough_TRELLIS_FF_Q_DI_LUT4_Z_D_CCU2C_COUT_1": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/interface_fifo.py:285|/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/arith_map.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ "0" ],
            "A1": [ "1" ],
            "B0": [ 561 ],
            "B1": [ 560 ],
            "C0": [ "1" ],
            "C1": [ "1" ],
            "CIN": [ 579 ],
            "COUT": [ 576 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 580 ],
            "S1": [ 581 ]
          }
        },
        "tb.fifo_test.interface_fifo.dstfifo_w_space_enough_TRELLIS_FF_Q_DI_LUT4_Z_D_CCU2C_COUT_2": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/interface_fifo.py:285|/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/arith_map.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ "0" ],
            "A1": [ "1" ],
            "B0": [ 555 ],
            "B1": [ 564 ],
            "C0": [ "1" ],
            "C1": [ "1" ],
            "CIN": [ "1" ],
            "COUT": [ 579 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 582 ],
            "S1": [ 583 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__r_next_addr_TRELLIS_FF_Q": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 584 ],
            "CLK": [ 82 ],
            "DI": [ 585 ],
            "LSR": [ 81 ],
            "Q": [ 586 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__r_next_addr_TRELLIS_FF_Q_1": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 584 ],
            "CLK": [ 82 ],
            "DI": [ 587 ],
            "LSR": [ 81 ],
            "Q": [ 588 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__r_next_addr_TRELLIS_FF_Q_10": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 584 ],
            "CLK": [ 82 ],
            "DI": [ 589 ],
            "LSR": [ 81 ],
            "Q": [ 590 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__r_next_addr_TRELLIS_FF_Q_10_DI_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:119.33-120.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 591 ],
            "D": [ 592 ],
            "Z": [ 589 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__r_next_addr_TRELLIS_FF_Q_11": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 584 ],
            "CLK": [ 82 ],
            "DI": [ 593 ],
            "LSR": [ 81 ],
            "Q": [ 594 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__r_next_addr_TRELLIS_FF_Q_11_DI_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:119.33-120.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 591 ],
            "D": [ 595 ],
            "Z": [ 593 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__r_next_addr_TRELLIS_FF_Q_12": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 584 ],
            "CLK": [ 82 ],
            "DI": [ 596 ],
            "LSR": [ 81 ],
            "Q": [ 597 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__r_next_addr_TRELLIS_FF_Q_12_DI_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:119.33-120.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 591 ],
            "D": [ 598 ],
            "Z": [ 596 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__r_next_addr_TRELLIS_FF_Q_13": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 584 ],
            "CLK": [ 82 ],
            "DI": [ 599 ],
            "LSR": [ 81 ],
            "Q": [ 600 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__r_next_addr_TRELLIS_FF_Q_13_DI_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:119.33-120.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 591 ],
            "D": [ 601 ],
            "Z": [ 599 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__r_next_addr_TRELLIS_FF_Q_14": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 584 ],
            "CLK": [ 82 ],
            "DI": [ 602 ],
            "LSR": [ 81 ],
            "Q": [ 603 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__r_next_addr_TRELLIS_FF_Q_14_DI_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:119.33-120.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 591 ],
            "D": [ 604 ],
            "Z": [ 602 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__r_next_addr_TRELLIS_FF_Q_15": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 584 ],
            "CLK": [ 82 ],
            "DI": [ 605 ],
            "LSR": [ 81 ],
            "Q": [ 606 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__r_next_addr_TRELLIS_FF_Q_15_DI_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:119.33-120.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 591 ],
            "D": [ 607 ],
            "Z": [ 605 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__r_next_addr_TRELLIS_FF_Q_16": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 584 ],
            "CLK": [ 82 ],
            "DI": [ 608 ],
            "LSR": [ 81 ],
            "Q": [ 609 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__r_next_addr_TRELLIS_FF_Q_16_DI_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:119.33-120.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 591 ],
            "D": [ 610 ],
            "Z": [ 608 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__r_next_addr_TRELLIS_FF_Q_17": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 584 ],
            "CLK": [ 82 ],
            "DI": [ 611 ],
            "LSR": [ 81 ],
            "Q": [ 612 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__r_next_addr_TRELLIS_FF_Q_17_DI_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:119.33-120.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 591 ],
            "D": [ 613 ],
            "Z": [ 611 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__r_next_addr_TRELLIS_FF_Q_18": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 584 ],
            "CLK": [ 82 ],
            "DI": [ 614 ],
            "LSR": [ 81 ],
            "Q": [ 615 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__r_next_addr_TRELLIS_FF_Q_18_DI_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:119.33-120.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 591 ],
            "D": [ 616 ],
            "Z": [ 614 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__r_next_addr_TRELLIS_FF_Q_19": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 584 ],
            "CLK": [ 82 ],
            "DI": [ 617 ],
            "LSR": [ 81 ],
            "Q": [ 618 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__r_next_addr_TRELLIS_FF_Q_19_DI_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:119.33-120.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 591 ],
            "D": [ 619 ],
            "Z": [ 617 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__r_next_addr_TRELLIS_FF_Q_1_DI_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:119.33-120.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 591 ],
            "D": [ 620 ],
            "Z": [ 587 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__r_next_addr_TRELLIS_FF_Q_2": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 584 ],
            "CLK": [ 82 ],
            "DI": [ 621 ],
            "LSR": [ 81 ],
            "Q": [ 622 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__r_next_addr_TRELLIS_FF_Q_20": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 584 ],
            "CLK": [ 82 ],
            "DI": [ 623 ],
            "LSR": [ 81 ],
            "Q": [ 624 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__r_next_addr_TRELLIS_FF_Q_20_DI_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:119.33-120.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 591 ],
            "D": [ 625 ],
            "Z": [ 623 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__r_next_addr_TRELLIS_FF_Q_21": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 584 ],
            "CLK": [ 82 ],
            "DI": [ 626 ],
            "LSR": [ 81 ],
            "Q": [ 627 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__r_next_addr_TRELLIS_FF_Q_21_DI_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:119.33-120.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 591 ],
            "D": [ 628 ],
            "Z": [ 626 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__r_next_addr_TRELLIS_FF_Q_2_DI_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:119.33-120.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 591 ],
            "D": [ 629 ],
            "Z": [ 621 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__r_next_addr_TRELLIS_FF_Q_3": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 584 ],
            "CLK": [ 82 ],
            "DI": [ 630 ],
            "LSR": [ 81 ],
            "Q": [ 631 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__r_next_addr_TRELLIS_FF_Q_3_DI_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:119.33-120.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 591 ],
            "D": [ 632 ],
            "Z": [ 630 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__r_next_addr_TRELLIS_FF_Q_4": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 584 ],
            "CLK": [ 82 ],
            "DI": [ 633 ],
            "LSR": [ 81 ],
            "Q": [ 634 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__r_next_addr_TRELLIS_FF_Q_4_DI_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:119.33-120.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 591 ],
            "D": [ 635 ],
            "Z": [ 633 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__r_next_addr_TRELLIS_FF_Q_5": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 584 ],
            "CLK": [ 82 ],
            "DI": [ 636 ],
            "LSR": [ 81 ],
            "Q": [ 637 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__r_next_addr_TRELLIS_FF_Q_5_DI_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:119.33-120.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 591 ],
            "D": [ 638 ],
            "Z": [ 636 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__r_next_addr_TRELLIS_FF_Q_6": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 584 ],
            "CLK": [ 82 ],
            "DI": [ 639 ],
            "LSR": [ 81 ],
            "Q": [ 640 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__r_next_addr_TRELLIS_FF_Q_6_DI_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:119.33-120.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 591 ],
            "D": [ 641 ],
            "Z": [ 639 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__r_next_addr_TRELLIS_FF_Q_7": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 584 ],
            "CLK": [ 82 ],
            "DI": [ 642 ],
            "LSR": [ 81 ],
            "Q": [ 643 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__r_next_addr_TRELLIS_FF_Q_7_DI_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:119.33-120.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 591 ],
            "D": [ 644 ],
            "Z": [ 642 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__r_next_addr_TRELLIS_FF_Q_8": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 584 ],
            "CLK": [ 82 ],
            "DI": [ 645 ],
            "LSR": [ 81 ],
            "Q": [ 646 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__r_next_addr_TRELLIS_FF_Q_8_DI_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:119.33-120.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 591 ],
            "D": [ 647 ],
            "Z": [ 645 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__r_next_addr_TRELLIS_FF_Q_9": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 584 ],
            "CLK": [ 82 ],
            "DI": [ 648 ],
            "LSR": [ 81 ],
            "Q": [ 649 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__r_next_addr_TRELLIS_FF_Q_9_DI_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:119.33-120.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 591 ],
            "D": [ 650 ],
            "Z": [ 648 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__r_next_addr_TRELLIS_FF_Q_DI_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:119.33-120.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 591 ],
            "D": [ 651 ],
            "Z": [ 585 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__r_next_addr_TRELLIS_FF_Q_DI_LUT4_Z_D_CCU2C_S0": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/interface_fifo.py:433|/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/arith_map.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ "0" ],
            "A1": [ "0" ],
            "B0": [ 600 ],
            "B1": [ 597 ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 652 ],
            "COUT": [ 653 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 601 ],
            "S1": [ 598 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__r_next_addr_TRELLIS_FF_Q_DI_LUT4_Z_D_CCU2C_S0_1": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/interface_fifo.py:433|/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/arith_map.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ "0" ],
            "A1": [ "0" ],
            "B0": [ 606 ],
            "B1": [ 603 ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 654 ],
            "COUT": [ 652 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 607 ],
            "S1": [ 604 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__r_next_addr_TRELLIS_FF_Q_DI_LUT4_Z_D_CCU2C_S0_10": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/interface_fifo.py:433|/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/arith_map.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ "1" ],
            "A1": [ "0" ],
            "B0": [ 627 ],
            "B1": [ 624 ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ "0" ],
            "COUT": [ 655 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 628 ],
            "S1": [ 625 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__r_next_addr_TRELLIS_FF_Q_DI_LUT4_Z_D_CCU2C_S0_2": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/interface_fifo.py:433|/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/arith_map.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ "0" ],
            "A1": [ "0" ],
            "B0": [ 612 ],
            "B1": [ 609 ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 656 ],
            "COUT": [ 654 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 613 ],
            "S1": [ 610 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__r_next_addr_TRELLIS_FF_Q_DI_LUT4_Z_D_CCU2C_S0_3": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/interface_fifo.py:433|/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/arith_map.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ "0" ],
            "A1": [ "0" ],
            "B0": [ 618 ],
            "B1": [ 615 ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 655 ],
            "COUT": [ 656 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 619 ],
            "S1": [ 616 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__r_next_addr_TRELLIS_FF_Q_DI_LUT4_Z_D_CCU2C_S0_4": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/interface_fifo.py:433|/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/arith_map.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ "0" ],
            "A1": [ "0" ],
            "B0": [ 588 ],
            "B1": [ 586 ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 657 ],
            "COUT": [ 658 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 620 ],
            "S1": [ 651 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__r_next_addr_TRELLIS_FF_Q_DI_LUT4_Z_D_CCU2C_S0_5": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/interface_fifo.py:433|/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/arith_map.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ "0" ],
            "A1": [ "0" ],
            "B0": [ 631 ],
            "B1": [ 622 ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 659 ],
            "COUT": [ 657 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 632 ],
            "S1": [ 629 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__r_next_addr_TRELLIS_FF_Q_DI_LUT4_Z_D_CCU2C_S0_6": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/interface_fifo.py:433|/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/arith_map.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ "0" ],
            "A1": [ "0" ],
            "B0": [ 637 ],
            "B1": [ 634 ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 660 ],
            "COUT": [ 659 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 638 ],
            "S1": [ 635 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__r_next_addr_TRELLIS_FF_Q_DI_LUT4_Z_D_CCU2C_S0_7": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/interface_fifo.py:433|/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/arith_map.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ "0" ],
            "A1": [ "0" ],
            "B0": [ 643 ],
            "B1": [ 640 ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 661 ],
            "COUT": [ 660 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 644 ],
            "S1": [ 641 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__r_next_addr_TRELLIS_FF_Q_DI_LUT4_Z_D_CCU2C_S0_8": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/interface_fifo.py:433|/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/arith_map.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ "0" ],
            "A1": [ "0" ],
            "B0": [ 649 ],
            "B1": [ 646 ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 662 ],
            "COUT": [ 661 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 650 ],
            "S1": [ 647 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__r_next_addr_TRELLIS_FF_Q_DI_LUT4_Z_D_CCU2C_S0_9": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/interface_fifo.py:433|/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/arith_map.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ "0" ],
            "A1": [ "0" ],
            "B0": [ 594 ],
            "B1": [ 590 ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 653 ],
            "COUT": [ 662 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 595 ],
            "S1": [ 592 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__w_next_addr_TRELLIS_FF_Q": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 663 ],
            "CLK": [ 82 ],
            "DI": [ 664 ],
            "LSR": [ 81 ],
            "Q": [ 665 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__w_next_addr_TRELLIS_FF_Q_1": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 663 ],
            "CLK": [ 82 ],
            "DI": [ 666 ],
            "LSR": [ 81 ],
            "Q": [ 667 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__w_next_addr_TRELLIS_FF_Q_10": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 663 ],
            "CLK": [ 82 ],
            "DI": [ 668 ],
            "LSR": [ 81 ],
            "Q": [ 669 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__w_next_addr_TRELLIS_FF_Q_10_DI_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:119.33-120.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 670 ],
            "D": [ 671 ],
            "Z": [ 668 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__w_next_addr_TRELLIS_FF_Q_11": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 663 ],
            "CLK": [ 82 ],
            "DI": [ 672 ],
            "LSR": [ 81 ],
            "Q": [ 673 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__w_next_addr_TRELLIS_FF_Q_11_DI_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:119.33-120.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 670 ],
            "D": [ 674 ],
            "Z": [ 672 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__w_next_addr_TRELLIS_FF_Q_12": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 663 ],
            "CLK": [ 82 ],
            "DI": [ 675 ],
            "LSR": [ 81 ],
            "Q": [ 676 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__w_next_addr_TRELLIS_FF_Q_12_DI_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:119.33-120.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 670 ],
            "D": [ 677 ],
            "Z": [ 675 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__w_next_addr_TRELLIS_FF_Q_13": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 663 ],
            "CLK": [ 82 ],
            "DI": [ 678 ],
            "LSR": [ 81 ],
            "Q": [ 679 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__w_next_addr_TRELLIS_FF_Q_13_DI_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:119.33-120.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 670 ],
            "D": [ 680 ],
            "Z": [ 678 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__w_next_addr_TRELLIS_FF_Q_14": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 663 ],
            "CLK": [ 82 ],
            "DI": [ 681 ],
            "LSR": [ 81 ],
            "Q": [ 682 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__w_next_addr_TRELLIS_FF_Q_14_DI_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:119.33-120.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 670 ],
            "D": [ 683 ],
            "Z": [ 681 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__w_next_addr_TRELLIS_FF_Q_15": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 663 ],
            "CLK": [ 82 ],
            "DI": [ 684 ],
            "LSR": [ 81 ],
            "Q": [ 685 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__w_next_addr_TRELLIS_FF_Q_15_DI_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:119.33-120.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 670 ],
            "D": [ 686 ],
            "Z": [ 684 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__w_next_addr_TRELLIS_FF_Q_16": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 663 ],
            "CLK": [ 82 ],
            "DI": [ 687 ],
            "LSR": [ 81 ],
            "Q": [ 688 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__w_next_addr_TRELLIS_FF_Q_16_DI_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:119.33-120.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 670 ],
            "D": [ 689 ],
            "Z": [ 687 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__w_next_addr_TRELLIS_FF_Q_17": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 663 ],
            "CLK": [ 82 ],
            "DI": [ 690 ],
            "LSR": [ 81 ],
            "Q": [ 691 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__w_next_addr_TRELLIS_FF_Q_17_DI_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:119.33-120.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 670 ],
            "D": [ 692 ],
            "Z": [ 690 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__w_next_addr_TRELLIS_FF_Q_18": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 663 ],
            "CLK": [ 82 ],
            "DI": [ 693 ],
            "LSR": [ 81 ],
            "Q": [ 694 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__w_next_addr_TRELLIS_FF_Q_18_DI_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:119.33-120.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 670 ],
            "D": [ 695 ],
            "Z": [ 693 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__w_next_addr_TRELLIS_FF_Q_19": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 663 ],
            "CLK": [ 82 ],
            "DI": [ 696 ],
            "LSR": [ 81 ],
            "Q": [ 697 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__w_next_addr_TRELLIS_FF_Q_19_DI_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:119.33-120.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 670 ],
            "D": [ 698 ],
            "Z": [ 696 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__w_next_addr_TRELLIS_FF_Q_1_DI_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:119.33-120.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 670 ],
            "D": [ 699 ],
            "Z": [ 666 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__w_next_addr_TRELLIS_FF_Q_2": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 663 ],
            "CLK": [ 82 ],
            "DI": [ 700 ],
            "LSR": [ 81 ],
            "Q": [ 701 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__w_next_addr_TRELLIS_FF_Q_20": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 663 ],
            "CLK": [ 82 ],
            "DI": [ 702 ],
            "LSR": [ 81 ],
            "Q": [ 703 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__w_next_addr_TRELLIS_FF_Q_20_DI_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:119.33-120.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 670 ],
            "D": [ 704 ],
            "Z": [ 702 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__w_next_addr_TRELLIS_FF_Q_21": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 663 ],
            "CLK": [ 82 ],
            "DI": [ 705 ],
            "LSR": [ 81 ],
            "Q": [ 706 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__w_next_addr_TRELLIS_FF_Q_21_DI_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:119.33-120.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 670 ],
            "D": [ 707 ],
            "Z": [ 705 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__w_next_addr_TRELLIS_FF_Q_2_DI_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:119.33-120.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 670 ],
            "D": [ 708 ],
            "Z": [ 700 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__w_next_addr_TRELLIS_FF_Q_3": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 663 ],
            "CLK": [ 82 ],
            "DI": [ 709 ],
            "LSR": [ 81 ],
            "Q": [ 710 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__w_next_addr_TRELLIS_FF_Q_3_DI_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:119.33-120.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 670 ],
            "D": [ 711 ],
            "Z": [ 709 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__w_next_addr_TRELLIS_FF_Q_4": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 663 ],
            "CLK": [ 82 ],
            "DI": [ 712 ],
            "LSR": [ 81 ],
            "Q": [ 713 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__w_next_addr_TRELLIS_FF_Q_4_DI_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:119.33-120.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 670 ],
            "D": [ 714 ],
            "Z": [ 712 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__w_next_addr_TRELLIS_FF_Q_5": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 663 ],
            "CLK": [ 82 ],
            "DI": [ 715 ],
            "LSR": [ 81 ],
            "Q": [ 716 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__w_next_addr_TRELLIS_FF_Q_5_DI_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:119.33-120.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 670 ],
            "D": [ 717 ],
            "Z": [ 715 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__w_next_addr_TRELLIS_FF_Q_6": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 663 ],
            "CLK": [ 82 ],
            "DI": [ 718 ],
            "LSR": [ 81 ],
            "Q": [ 719 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__w_next_addr_TRELLIS_FF_Q_6_DI_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:119.33-120.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 670 ],
            "D": [ 720 ],
            "Z": [ 718 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__w_next_addr_TRELLIS_FF_Q_7": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 663 ],
            "CLK": [ 82 ],
            "DI": [ 721 ],
            "LSR": [ 81 ],
            "Q": [ 722 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__w_next_addr_TRELLIS_FF_Q_7_DI_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:119.33-120.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 670 ],
            "D": [ 723 ],
            "Z": [ 721 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__w_next_addr_TRELLIS_FF_Q_8": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 663 ],
            "CLK": [ 82 ],
            "DI": [ 724 ],
            "LSR": [ 81 ],
            "Q": [ 725 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__w_next_addr_TRELLIS_FF_Q_8_DI_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:119.33-120.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 670 ],
            "D": [ 726 ],
            "Z": [ 724 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__w_next_addr_TRELLIS_FF_Q_9": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 663 ],
            "CLK": [ 82 ],
            "DI": [ 727 ],
            "LSR": [ 81 ],
            "Q": [ 728 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__w_next_addr_TRELLIS_FF_Q_9_DI_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:119.33-120.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 670 ],
            "D": [ 729 ],
            "Z": [ 727 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__w_next_addr_TRELLIS_FF_Q_DI_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:119.33-120.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 670 ],
            "D": [ 730 ],
            "Z": [ 664 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__w_next_addr_TRELLIS_FF_Q_DI_LUT4_Z_D_CCU2C_S0": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/interface_fifo.py:369|/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/arith_map.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ "0" ],
            "A1": [ "0" ],
            "B0": [ 679 ],
            "B1": [ 676 ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 731 ],
            "COUT": [ 732 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 680 ],
            "S1": [ 677 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__w_next_addr_TRELLIS_FF_Q_DI_LUT4_Z_D_CCU2C_S0_1": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/interface_fifo.py:369|/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/arith_map.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ "0" ],
            "A1": [ "0" ],
            "B0": [ 685 ],
            "B1": [ 682 ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 733 ],
            "COUT": [ 731 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 686 ],
            "S1": [ 683 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__w_next_addr_TRELLIS_FF_Q_DI_LUT4_Z_D_CCU2C_S0_10": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/interface_fifo.py:369|/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/arith_map.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ "1" ],
            "A1": [ "0" ],
            "B0": [ 706 ],
            "B1": [ 703 ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ "0" ],
            "COUT": [ 734 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 707 ],
            "S1": [ 704 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__w_next_addr_TRELLIS_FF_Q_DI_LUT4_Z_D_CCU2C_S0_2": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/interface_fifo.py:369|/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/arith_map.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ "0" ],
            "A1": [ "0" ],
            "B0": [ 691 ],
            "B1": [ 688 ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 735 ],
            "COUT": [ 733 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 692 ],
            "S1": [ 689 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__w_next_addr_TRELLIS_FF_Q_DI_LUT4_Z_D_CCU2C_S0_3": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/interface_fifo.py:369|/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/arith_map.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ "0" ],
            "A1": [ "0" ],
            "B0": [ 697 ],
            "B1": [ 694 ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 734 ],
            "COUT": [ 735 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 698 ],
            "S1": [ 695 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__w_next_addr_TRELLIS_FF_Q_DI_LUT4_Z_D_CCU2C_S0_4": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/interface_fifo.py:369|/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/arith_map.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ "0" ],
            "A1": [ "0" ],
            "B0": [ 667 ],
            "B1": [ 665 ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 736 ],
            "COUT": [ 737 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 699 ],
            "S1": [ 730 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__w_next_addr_TRELLIS_FF_Q_DI_LUT4_Z_D_CCU2C_S0_5": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/interface_fifo.py:369|/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/arith_map.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ "0" ],
            "A1": [ "0" ],
            "B0": [ 710 ],
            "B1": [ 701 ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 738 ],
            "COUT": [ 736 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 711 ],
            "S1": [ 708 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__w_next_addr_TRELLIS_FF_Q_DI_LUT4_Z_D_CCU2C_S0_6": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/interface_fifo.py:369|/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/arith_map.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ "0" ],
            "A1": [ "0" ],
            "B0": [ 716 ],
            "B1": [ 713 ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 739 ],
            "COUT": [ 738 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 717 ],
            "S1": [ 714 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__w_next_addr_TRELLIS_FF_Q_DI_LUT4_Z_D_CCU2C_S0_7": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/interface_fifo.py:369|/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/arith_map.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ "0" ],
            "A1": [ "0" ],
            "B0": [ 722 ],
            "B1": [ 719 ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 740 ],
            "COUT": [ 739 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 723 ],
            "S1": [ 720 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__w_next_addr_TRELLIS_FF_Q_DI_LUT4_Z_D_CCU2C_S0_8": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/interface_fifo.py:369|/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/arith_map.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ "0" ],
            "A1": [ "0" ],
            "B0": [ 728 ],
            "B1": [ 725 ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 741 ],
            "COUT": [ 740 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 729 ],
            "S1": [ 726 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__w_next_addr_TRELLIS_FF_Q_DI_LUT4_Z_D_CCU2C_S0_9": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/interface_fifo.py:369|/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/arith_map.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ "0" ],
            "A1": [ "0" ],
            "B0": [ 673 ],
            "B1": [ 669 ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 732 ],
            "COUT": [ 741 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 674 ],
            "S1": [ 671 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__words_stored_in_ram_TRELLIS_FF_Q": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:68.164-68.215"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 82 ],
            "DI": [ 742 ],
            "LSR": [ 81 ],
            "Q": [ 743 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__words_stored_in_ram_TRELLIS_FF_Q_1": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:68.164-68.215"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 82 ],
            "DI": [ 744 ],
            "LSR": [ 81 ],
            "Q": [ 745 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__words_stored_in_ram_TRELLIS_FF_Q_10": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:68.164-68.215"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 82 ],
            "DI": [ 746 ],
            "LSR": [ 81 ],
            "Q": [ 747 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__words_stored_in_ram_TRELLIS_FF_Q_10_DI_L6MUX21_Z": {
          "hide_name": 0,
          "type": "L6MUX21",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:184.21-184.63"
          },
          "port_directions": {
            "D0": "input",
            "D1": "input",
            "SD": "input",
            "Z": "output"
          },
          "connections": {
            "D0": [ 748 ],
            "D1": [ 749 ],
            "SD": [ 750 ],
            "Z": [ 746 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__words_stored_in_ram_TRELLIS_FF_Q_10_DI_L6MUX21_Z_D0_L6MUX21_Z": {
          "hide_name": 0,
          "type": "L6MUX21",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:182.21-182.64"
          },
          "port_directions": {
            "D0": "input",
            "D1": "input",
            "SD": "input",
            "Z": "output"
          },
          "connections": {
            "D0": [ 751 ],
            "D1": [ 752 ],
            "SD": [ 753 ],
            "Z": [ 748 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__words_stored_in_ram_TRELLIS_FF_Q_10_DI_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:178.19-178.65"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 754 ],
            "BLUT": [ 755 ],
            "C0": [ 756 ],
            "Z": [ 751 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__words_stored_in_ram_TRELLIS_FF_Q_10_DI_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:160.39-161.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 757 ],
            "B": [ 758 ],
            "C": [ 759 ],
            "D": [ 760 ],
            "Z": [ 754 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__words_stored_in_ram_TRELLIS_FF_Q_10_DI_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:158.39-159.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ "0" ],
            "Z": [ 755 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__words_stored_in_ram_TRELLIS_FF_Q_10_DI_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:179.19-179.65"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 761 ],
            "BLUT": [ 762 ],
            "C0": [ 756 ],
            "Z": [ 752 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__words_stored_in_ram_TRELLIS_FF_Q_10_DI_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1011111111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:165.39-166.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 757 ],
            "B": [ 758 ],
            "C": [ 759 ],
            "D": [ 760 ],
            "Z": [ 761 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__words_stored_in_ram_TRELLIS_FF_Q_10_DI_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:163.39-164.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ "0" ],
            "Z": [ 762 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__words_stored_in_ram_TRELLIS_FF_Q_10_DI_L6MUX21_Z_D1_L6MUX21_Z": {
          "hide_name": 0,
          "type": "L6MUX21",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:183.21-183.64"
          },
          "port_directions": {
            "D0": "input",
            "D1": "input",
            "SD": "input",
            "Z": "output"
          },
          "connections": {
            "D0": [ 763 ],
            "D1": [ 764 ],
            "SD": [ 753 ],
            "Z": [ 749 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__words_stored_in_ram_TRELLIS_FF_Q_10_DI_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:180.19-180.65"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 765 ],
            "BLUT": [ 766 ],
            "C0": [ 756 ],
            "Z": [ 763 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__words_stored_in_ram_TRELLIS_FF_Q_10_DI_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:170.39-171.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 757 ],
            "Z": [ 765 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__words_stored_in_ram_TRELLIS_FF_Q_10_DI_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:168.39-169.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 757 ],
            "Z": [ 766 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__words_stored_in_ram_TRELLIS_FF_Q_10_DI_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:181.19-181.65"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 767 ],
            "BLUT": [ 768 ],
            "C0": [ 756 ],
            "Z": [ 764 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__words_stored_in_ram_TRELLIS_FF_Q_10_DI_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:175.41-176.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 757 ],
            "Z": [ 767 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__words_stored_in_ram_TRELLIS_FF_Q_10_DI_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:173.41-174.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 757 ],
            "Z": [ 768 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__words_stored_in_ram_TRELLIS_FF_Q_11": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:68.164-68.215"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 82 ],
            "DI": [ 769 ],
            "LSR": [ 81 ],
            "Q": [ 770 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__words_stored_in_ram_TRELLIS_FF_Q_11_DI_L6MUX21_Z": {
          "hide_name": 0,
          "type": "L6MUX21",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:184.21-184.63"
          },
          "port_directions": {
            "D0": "input",
            "D1": "input",
            "SD": "input",
            "Z": "output"
          },
          "connections": {
            "D0": [ 771 ],
            "D1": [ 772 ],
            "SD": [ 750 ],
            "Z": [ 769 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__words_stored_in_ram_TRELLIS_FF_Q_11_DI_L6MUX21_Z_D0_L6MUX21_Z": {
          "hide_name": 0,
          "type": "L6MUX21",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:182.21-182.64"
          },
          "port_directions": {
            "D0": "input",
            "D1": "input",
            "SD": "input",
            "Z": "output"
          },
          "connections": {
            "D0": [ 773 ],
            "D1": [ 774 ],
            "SD": [ 775 ],
            "Z": [ 771 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__words_stored_in_ram_TRELLIS_FF_Q_11_DI_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:178.19-178.65"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 776 ],
            "BLUT": [ 777 ],
            "C0": [ 756 ],
            "Z": [ 773 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__words_stored_in_ram_TRELLIS_FF_Q_11_DI_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:160.39-161.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 778 ],
            "B": [ 758 ],
            "C": [ 759 ],
            "D": [ 760 ],
            "Z": [ 776 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__words_stored_in_ram_TRELLIS_FF_Q_11_DI_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:158.39-159.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ "0" ],
            "Z": [ 777 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__words_stored_in_ram_TRELLIS_FF_Q_11_DI_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:179.19-179.65"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 779 ],
            "BLUT": [ 780 ],
            "C0": [ 756 ],
            "Z": [ 774 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__words_stored_in_ram_TRELLIS_FF_Q_11_DI_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1011111111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:165.39-166.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 778 ],
            "B": [ 758 ],
            "C": [ 759 ],
            "D": [ 760 ],
            "Z": [ 779 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__words_stored_in_ram_TRELLIS_FF_Q_11_DI_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:163.39-164.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ "0" ],
            "Z": [ 780 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__words_stored_in_ram_TRELLIS_FF_Q_11_DI_L6MUX21_Z_D0_L6MUX21_Z_SD_CCU2C_S0": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/arith_map.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 673 ],
            "A1": [ 669 ],
            "B0": [ 781 ],
            "B1": [ 782 ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 783 ],
            "COUT": [ 784 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 775 ],
            "S1": [ 753 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__words_stored_in_ram_TRELLIS_FF_Q_11_DI_L6MUX21_Z_D0_L6MUX21_Z_SD_CCU2C_S0_1": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/interface_fifo.py:187|/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/arith_map.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 673 ],
            "A1": [ 669 ],
            "B0": [ 594 ],
            "B1": [ 590 ],
            "C0": [ "1" ],
            "C1": [ "1" ],
            "CIN": [ 785 ],
            "COUT": [ 786 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 778 ],
            "S1": [ 757 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__words_stored_in_ram_TRELLIS_FF_Q_11_DI_L6MUX21_Z_D1_L6MUX21_Z": {
          "hide_name": 0,
          "type": "L6MUX21",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:183.21-183.64"
          },
          "port_directions": {
            "D0": "input",
            "D1": "input",
            "SD": "input",
            "Z": "output"
          },
          "connections": {
            "D0": [ 787 ],
            "D1": [ 788 ],
            "SD": [ 775 ],
            "Z": [ 772 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__words_stored_in_ram_TRELLIS_FF_Q_11_DI_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:180.19-180.65"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 789 ],
            "BLUT": [ 790 ],
            "C0": [ 756 ],
            "Z": [ 787 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__words_stored_in_ram_TRELLIS_FF_Q_11_DI_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:170.39-171.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 778 ],
            "Z": [ 789 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__words_stored_in_ram_TRELLIS_FF_Q_11_DI_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:168.39-169.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 778 ],
            "Z": [ 790 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__words_stored_in_ram_TRELLIS_FF_Q_11_DI_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:181.19-181.65"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 791 ],
            "BLUT": [ 792 ],
            "C0": [ 756 ],
            "Z": [ 788 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__words_stored_in_ram_TRELLIS_FF_Q_11_DI_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:175.41-176.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 778 ],
            "Z": [ 791 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__words_stored_in_ram_TRELLIS_FF_Q_11_DI_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:173.41-174.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 778 ],
            "Z": [ 792 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__words_stored_in_ram_TRELLIS_FF_Q_12": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:68.164-68.215"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 82 ],
            "DI": [ 793 ],
            "LSR": [ 81 ],
            "Q": [ 794 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__words_stored_in_ram_TRELLIS_FF_Q_12_DI_L6MUX21_Z": {
          "hide_name": 0,
          "type": "L6MUX21",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:184.21-184.63"
          },
          "port_directions": {
            "D0": "input",
            "D1": "input",
            "SD": "input",
            "Z": "output"
          },
          "connections": {
            "D0": [ 795 ],
            "D1": [ 796 ],
            "SD": [ 750 ],
            "Z": [ 793 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__words_stored_in_ram_TRELLIS_FF_Q_12_DI_L6MUX21_Z_D0_L6MUX21_Z": {
          "hide_name": 0,
          "type": "L6MUX21",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:182.21-182.64"
          },
          "port_directions": {
            "D0": "input",
            "D1": "input",
            "SD": "input",
            "Z": "output"
          },
          "connections": {
            "D0": [ 797 ],
            "D1": [ 798 ],
            "SD": [ 799 ],
            "Z": [ 795 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__words_stored_in_ram_TRELLIS_FF_Q_12_DI_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:178.19-178.65"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 800 ],
            "BLUT": [ 801 ],
            "C0": [ 756 ],
            "Z": [ 797 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__words_stored_in_ram_TRELLIS_FF_Q_12_DI_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:160.39-161.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 802 ],
            "B": [ 758 ],
            "C": [ 759 ],
            "D": [ 760 ],
            "Z": [ 800 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__words_stored_in_ram_TRELLIS_FF_Q_12_DI_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:158.39-159.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ "0" ],
            "Z": [ 801 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__words_stored_in_ram_TRELLIS_FF_Q_12_DI_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:179.19-179.65"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 803 ],
            "BLUT": [ 804 ],
            "C0": [ 756 ],
            "Z": [ 798 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__words_stored_in_ram_TRELLIS_FF_Q_12_DI_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1011111111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:165.39-166.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 802 ],
            "B": [ 758 ],
            "C": [ 759 ],
            "D": [ 760 ],
            "Z": [ 803 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__words_stored_in_ram_TRELLIS_FF_Q_12_DI_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:163.39-164.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ "0" ],
            "Z": [ 804 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__words_stored_in_ram_TRELLIS_FF_Q_12_DI_L6MUX21_Z_D1_L6MUX21_Z": {
          "hide_name": 0,
          "type": "L6MUX21",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:183.21-183.64"
          },
          "port_directions": {
            "D0": "input",
            "D1": "input",
            "SD": "input",
            "Z": "output"
          },
          "connections": {
            "D0": [ 805 ],
            "D1": [ 806 ],
            "SD": [ 799 ],
            "Z": [ 796 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__words_stored_in_ram_TRELLIS_FF_Q_12_DI_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:180.19-180.65"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 807 ],
            "BLUT": [ 808 ],
            "C0": [ 756 ],
            "Z": [ 805 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__words_stored_in_ram_TRELLIS_FF_Q_12_DI_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:170.39-171.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 802 ],
            "Z": [ 807 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__words_stored_in_ram_TRELLIS_FF_Q_12_DI_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:168.39-169.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 802 ],
            "Z": [ 808 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__words_stored_in_ram_TRELLIS_FF_Q_12_DI_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:181.19-181.65"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 809 ],
            "BLUT": [ 810 ],
            "C0": [ 756 ],
            "Z": [ 806 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__words_stored_in_ram_TRELLIS_FF_Q_12_DI_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:175.41-176.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 802 ],
            "Z": [ 809 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__words_stored_in_ram_TRELLIS_FF_Q_12_DI_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:173.41-174.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 802 ],
            "Z": [ 810 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__words_stored_in_ram_TRELLIS_FF_Q_13": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:68.164-68.215"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 82 ],
            "DI": [ 811 ],
            "LSR": [ 81 ],
            "Q": [ 812 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__words_stored_in_ram_TRELLIS_FF_Q_13_DI_L6MUX21_Z": {
          "hide_name": 0,
          "type": "L6MUX21",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:184.21-184.63"
          },
          "port_directions": {
            "D0": "input",
            "D1": "input",
            "SD": "input",
            "Z": "output"
          },
          "connections": {
            "D0": [ 813 ],
            "D1": [ 814 ],
            "SD": [ 750 ],
            "Z": [ 811 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__words_stored_in_ram_TRELLIS_FF_Q_13_DI_L6MUX21_Z_D0_L6MUX21_Z": {
          "hide_name": 0,
          "type": "L6MUX21",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:182.21-182.64"
          },
          "port_directions": {
            "D0": "input",
            "D1": "input",
            "SD": "input",
            "Z": "output"
          },
          "connections": {
            "D0": [ 815 ],
            "D1": [ 816 ],
            "SD": [ 817 ],
            "Z": [ 813 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__words_stored_in_ram_TRELLIS_FF_Q_13_DI_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:178.19-178.65"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 818 ],
            "BLUT": [ 819 ],
            "C0": [ 756 ],
            "Z": [ 815 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__words_stored_in_ram_TRELLIS_FF_Q_13_DI_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:160.39-161.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 820 ],
            "B": [ 758 ],
            "C": [ 759 ],
            "D": [ 760 ],
            "Z": [ 818 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__words_stored_in_ram_TRELLIS_FF_Q_13_DI_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:158.39-159.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ "0" ],
            "Z": [ 819 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__words_stored_in_ram_TRELLIS_FF_Q_13_DI_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:179.19-179.65"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 821 ],
            "BLUT": [ 822 ],
            "C0": [ 756 ],
            "Z": [ 816 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__words_stored_in_ram_TRELLIS_FF_Q_13_DI_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1011111111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:165.39-166.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 820 ],
            "B": [ 758 ],
            "C": [ 759 ],
            "D": [ 760 ],
            "Z": [ 821 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__words_stored_in_ram_TRELLIS_FF_Q_13_DI_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:163.39-164.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ "0" ],
            "Z": [ 822 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__words_stored_in_ram_TRELLIS_FF_Q_13_DI_L6MUX21_Z_D0_L6MUX21_Z_SD_CCU2C_S0": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/arith_map.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 679 ],
            "A1": [ 676 ],
            "B0": [ 823 ],
            "B1": [ 824 ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 825 ],
            "COUT": [ 783 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 817 ],
            "S1": [ 799 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__words_stored_in_ram_TRELLIS_FF_Q_13_DI_L6MUX21_Z_D0_L6MUX21_Z_SD_CCU2C_S0_1": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/interface_fifo.py:187|/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/arith_map.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 679 ],
            "A1": [ 676 ],
            "B0": [ 600 ],
            "B1": [ 597 ],
            "C0": [ "1" ],
            "C1": [ "1" ],
            "CIN": [ 826 ],
            "COUT": [ 785 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 820 ],
            "S1": [ 802 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__words_stored_in_ram_TRELLIS_FF_Q_13_DI_L6MUX21_Z_D1_L6MUX21_Z": {
          "hide_name": 0,
          "type": "L6MUX21",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:183.21-183.64"
          },
          "port_directions": {
            "D0": "input",
            "D1": "input",
            "SD": "input",
            "Z": "output"
          },
          "connections": {
            "D0": [ 827 ],
            "D1": [ 828 ],
            "SD": [ 817 ],
            "Z": [ 814 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__words_stored_in_ram_TRELLIS_FF_Q_13_DI_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:180.19-180.65"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 829 ],
            "BLUT": [ 830 ],
            "C0": [ 756 ],
            "Z": [ 827 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__words_stored_in_ram_TRELLIS_FF_Q_13_DI_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:170.39-171.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 820 ],
            "Z": [ 829 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__words_stored_in_ram_TRELLIS_FF_Q_13_DI_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:168.39-169.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 820 ],
            "Z": [ 830 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__words_stored_in_ram_TRELLIS_FF_Q_13_DI_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:181.19-181.65"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 831 ],
            "BLUT": [ 832 ],
            "C0": [ 756 ],
            "Z": [ 828 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__words_stored_in_ram_TRELLIS_FF_Q_13_DI_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:175.41-176.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 820 ],
            "Z": [ 831 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__words_stored_in_ram_TRELLIS_FF_Q_13_DI_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:173.41-174.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 820 ],
            "Z": [ 832 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__words_stored_in_ram_TRELLIS_FF_Q_14": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:68.164-68.215"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 82 ],
            "DI": [ 833 ],
            "LSR": [ 81 ],
            "Q": [ 834 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__words_stored_in_ram_TRELLIS_FF_Q_14_DI_L6MUX21_Z": {
          "hide_name": 0,
          "type": "L6MUX21",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:184.21-184.63"
          },
          "port_directions": {
            "D0": "input",
            "D1": "input",
            "SD": "input",
            "Z": "output"
          },
          "connections": {
            "D0": [ 835 ],
            "D1": [ 836 ],
            "SD": [ 750 ],
            "Z": [ 833 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__words_stored_in_ram_TRELLIS_FF_Q_14_DI_L6MUX21_Z_D0_L6MUX21_Z": {
          "hide_name": 0,
          "type": "L6MUX21",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:182.21-182.64"
          },
          "port_directions": {
            "D0": "input",
            "D1": "input",
            "SD": "input",
            "Z": "output"
          },
          "connections": {
            "D0": [ 837 ],
            "D1": [ 838 ],
            "SD": [ 839 ],
            "Z": [ 835 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__words_stored_in_ram_TRELLIS_FF_Q_14_DI_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:178.19-178.65"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 840 ],
            "BLUT": [ 841 ],
            "C0": [ 756 ],
            "Z": [ 837 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__words_stored_in_ram_TRELLIS_FF_Q_14_DI_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:160.39-161.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 842 ],
            "B": [ 758 ],
            "C": [ 759 ],
            "D": [ 760 ],
            "Z": [ 840 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__words_stored_in_ram_TRELLIS_FF_Q_14_DI_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:158.39-159.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ "0" ],
            "Z": [ 841 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__words_stored_in_ram_TRELLIS_FF_Q_14_DI_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:179.19-179.65"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 843 ],
            "BLUT": [ 844 ],
            "C0": [ 756 ],
            "Z": [ 838 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__words_stored_in_ram_TRELLIS_FF_Q_14_DI_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1011111111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:165.39-166.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 842 ],
            "B": [ 758 ],
            "C": [ 759 ],
            "D": [ 760 ],
            "Z": [ 843 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__words_stored_in_ram_TRELLIS_FF_Q_14_DI_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:163.39-164.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ "0" ],
            "Z": [ 844 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__words_stored_in_ram_TRELLIS_FF_Q_14_DI_L6MUX21_Z_D1_L6MUX21_Z": {
          "hide_name": 0,
          "type": "L6MUX21",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:183.21-183.64"
          },
          "port_directions": {
            "D0": "input",
            "D1": "input",
            "SD": "input",
            "Z": "output"
          },
          "connections": {
            "D0": [ 845 ],
            "D1": [ 846 ],
            "SD": [ 839 ],
            "Z": [ 836 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__words_stored_in_ram_TRELLIS_FF_Q_14_DI_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:180.19-180.65"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 847 ],
            "BLUT": [ 848 ],
            "C0": [ 756 ],
            "Z": [ 845 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__words_stored_in_ram_TRELLIS_FF_Q_14_DI_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:170.39-171.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 842 ],
            "Z": [ 847 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__words_stored_in_ram_TRELLIS_FF_Q_14_DI_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:168.39-169.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 842 ],
            "Z": [ 848 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__words_stored_in_ram_TRELLIS_FF_Q_14_DI_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:181.19-181.65"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 849 ],
            "BLUT": [ 850 ],
            "C0": [ 756 ],
            "Z": [ 846 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__words_stored_in_ram_TRELLIS_FF_Q_14_DI_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:175.41-176.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 842 ],
            "Z": [ 849 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__words_stored_in_ram_TRELLIS_FF_Q_14_DI_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:173.41-174.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 842 ],
            "Z": [ 850 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__words_stored_in_ram_TRELLIS_FF_Q_15": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:68.164-68.215"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 82 ],
            "DI": [ 851 ],
            "LSR": [ 81 ],
            "Q": [ 852 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__words_stored_in_ram_TRELLIS_FF_Q_15_DI_L6MUX21_Z": {
          "hide_name": 0,
          "type": "L6MUX21",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:184.21-184.63"
          },
          "port_directions": {
            "D0": "input",
            "D1": "input",
            "SD": "input",
            "Z": "output"
          },
          "connections": {
            "D0": [ 853 ],
            "D1": [ 854 ],
            "SD": [ 750 ],
            "Z": [ 851 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__words_stored_in_ram_TRELLIS_FF_Q_15_DI_L6MUX21_Z_D0_L6MUX21_Z": {
          "hide_name": 0,
          "type": "L6MUX21",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:182.21-182.64"
          },
          "port_directions": {
            "D0": "input",
            "D1": "input",
            "SD": "input",
            "Z": "output"
          },
          "connections": {
            "D0": [ 855 ],
            "D1": [ 856 ],
            "SD": [ 857 ],
            "Z": [ 853 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__words_stored_in_ram_TRELLIS_FF_Q_15_DI_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:178.19-178.65"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 858 ],
            "BLUT": [ 859 ],
            "C0": [ 756 ],
            "Z": [ 855 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__words_stored_in_ram_TRELLIS_FF_Q_15_DI_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:160.39-161.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 860 ],
            "B": [ 758 ],
            "C": [ 759 ],
            "D": [ 760 ],
            "Z": [ 858 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__words_stored_in_ram_TRELLIS_FF_Q_15_DI_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:158.39-159.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ "0" ],
            "Z": [ 859 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__words_stored_in_ram_TRELLIS_FF_Q_15_DI_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:179.19-179.65"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 861 ],
            "BLUT": [ 862 ],
            "C0": [ 756 ],
            "Z": [ 856 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__words_stored_in_ram_TRELLIS_FF_Q_15_DI_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1011111111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:165.39-166.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 860 ],
            "B": [ 758 ],
            "C": [ 759 ],
            "D": [ 760 ],
            "Z": [ 861 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__words_stored_in_ram_TRELLIS_FF_Q_15_DI_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:163.39-164.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ "0" ],
            "Z": [ 862 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__words_stored_in_ram_TRELLIS_FF_Q_15_DI_L6MUX21_Z_D0_L6MUX21_Z_SD_CCU2C_S0": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/arith_map.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 685 ],
            "A1": [ 682 ],
            "B0": [ 863 ],
            "B1": [ 864 ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 865 ],
            "COUT": [ 825 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 857 ],
            "S1": [ 839 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__words_stored_in_ram_TRELLIS_FF_Q_15_DI_L6MUX21_Z_D0_L6MUX21_Z_SD_CCU2C_S0_1": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/interface_fifo.py:187|/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/arith_map.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 685 ],
            "A1": [ 682 ],
            "B0": [ 606 ],
            "B1": [ 603 ],
            "C0": [ "1" ],
            "C1": [ "1" ],
            "CIN": [ 866 ],
            "COUT": [ 826 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 860 ],
            "S1": [ 842 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__words_stored_in_ram_TRELLIS_FF_Q_15_DI_L6MUX21_Z_D1_L6MUX21_Z": {
          "hide_name": 0,
          "type": "L6MUX21",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:183.21-183.64"
          },
          "port_directions": {
            "D0": "input",
            "D1": "input",
            "SD": "input",
            "Z": "output"
          },
          "connections": {
            "D0": [ 867 ],
            "D1": [ 868 ],
            "SD": [ 857 ],
            "Z": [ 854 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__words_stored_in_ram_TRELLIS_FF_Q_15_DI_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:180.19-180.65"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 869 ],
            "BLUT": [ 870 ],
            "C0": [ 756 ],
            "Z": [ 867 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__words_stored_in_ram_TRELLIS_FF_Q_15_DI_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:170.39-171.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 860 ],
            "Z": [ 869 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__words_stored_in_ram_TRELLIS_FF_Q_15_DI_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:168.39-169.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 860 ],
            "Z": [ 870 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__words_stored_in_ram_TRELLIS_FF_Q_15_DI_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:181.19-181.65"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 871 ],
            "BLUT": [ 872 ],
            "C0": [ 756 ],
            "Z": [ 868 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__words_stored_in_ram_TRELLIS_FF_Q_15_DI_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:175.41-176.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 860 ],
            "Z": [ 871 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__words_stored_in_ram_TRELLIS_FF_Q_15_DI_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:173.41-174.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 860 ],
            "Z": [ 872 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__words_stored_in_ram_TRELLIS_FF_Q_16": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:68.164-68.215"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 82 ],
            "DI": [ 873 ],
            "LSR": [ 81 ],
            "Q": [ 874 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__words_stored_in_ram_TRELLIS_FF_Q_16_DI_L6MUX21_Z": {
          "hide_name": 0,
          "type": "L6MUX21",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:184.21-184.63"
          },
          "port_directions": {
            "D0": "input",
            "D1": "input",
            "SD": "input",
            "Z": "output"
          },
          "connections": {
            "D0": [ 875 ],
            "D1": [ 876 ],
            "SD": [ 750 ],
            "Z": [ 873 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__words_stored_in_ram_TRELLIS_FF_Q_16_DI_L6MUX21_Z_D0_L6MUX21_Z": {
          "hide_name": 0,
          "type": "L6MUX21",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:182.21-182.64"
          },
          "port_directions": {
            "D0": "input",
            "D1": "input",
            "SD": "input",
            "Z": "output"
          },
          "connections": {
            "D0": [ 877 ],
            "D1": [ 878 ],
            "SD": [ 879 ],
            "Z": [ 875 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__words_stored_in_ram_TRELLIS_FF_Q_16_DI_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:178.19-178.65"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 880 ],
            "BLUT": [ 881 ],
            "C0": [ 756 ],
            "Z": [ 877 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__words_stored_in_ram_TRELLIS_FF_Q_16_DI_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:160.39-161.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 882 ],
            "B": [ 758 ],
            "C": [ 759 ],
            "D": [ 760 ],
            "Z": [ 880 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__words_stored_in_ram_TRELLIS_FF_Q_16_DI_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:158.39-159.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ "0" ],
            "Z": [ 881 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__words_stored_in_ram_TRELLIS_FF_Q_16_DI_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:179.19-179.65"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 883 ],
            "BLUT": [ 884 ],
            "C0": [ 756 ],
            "Z": [ 878 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__words_stored_in_ram_TRELLIS_FF_Q_16_DI_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1011111111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:165.39-166.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 882 ],
            "B": [ 758 ],
            "C": [ 759 ],
            "D": [ 760 ],
            "Z": [ 883 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__words_stored_in_ram_TRELLIS_FF_Q_16_DI_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:163.39-164.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ "0" ],
            "Z": [ 884 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__words_stored_in_ram_TRELLIS_FF_Q_16_DI_L6MUX21_Z_D1_L6MUX21_Z": {
          "hide_name": 0,
          "type": "L6MUX21",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:183.21-183.64"
          },
          "port_directions": {
            "D0": "input",
            "D1": "input",
            "SD": "input",
            "Z": "output"
          },
          "connections": {
            "D0": [ 885 ],
            "D1": [ 886 ],
            "SD": [ 879 ],
            "Z": [ 876 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__words_stored_in_ram_TRELLIS_FF_Q_16_DI_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:180.19-180.65"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 887 ],
            "BLUT": [ 888 ],
            "C0": [ 756 ],
            "Z": [ 885 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__words_stored_in_ram_TRELLIS_FF_Q_16_DI_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:170.39-171.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 882 ],
            "Z": [ 887 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__words_stored_in_ram_TRELLIS_FF_Q_16_DI_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:168.39-169.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 882 ],
            "Z": [ 888 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__words_stored_in_ram_TRELLIS_FF_Q_16_DI_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:181.19-181.65"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 889 ],
            "BLUT": [ 890 ],
            "C0": [ 756 ],
            "Z": [ 886 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__words_stored_in_ram_TRELLIS_FF_Q_16_DI_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:175.41-176.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 882 ],
            "Z": [ 889 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__words_stored_in_ram_TRELLIS_FF_Q_16_DI_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:173.41-174.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 882 ],
            "Z": [ 890 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__words_stored_in_ram_TRELLIS_FF_Q_17": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:68.164-68.215"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 82 ],
            "DI": [ 891 ],
            "LSR": [ 81 ],
            "Q": [ 892 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__words_stored_in_ram_TRELLIS_FF_Q_17_DI_L6MUX21_Z": {
          "hide_name": 0,
          "type": "L6MUX21",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:184.21-184.63"
          },
          "port_directions": {
            "D0": "input",
            "D1": "input",
            "SD": "input",
            "Z": "output"
          },
          "connections": {
            "D0": [ 893 ],
            "D1": [ 894 ],
            "SD": [ 750 ],
            "Z": [ 891 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__words_stored_in_ram_TRELLIS_FF_Q_17_DI_L6MUX21_Z_D0_L6MUX21_Z": {
          "hide_name": 0,
          "type": "L6MUX21",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:182.21-182.64"
          },
          "port_directions": {
            "D0": "input",
            "D1": "input",
            "SD": "input",
            "Z": "output"
          },
          "connections": {
            "D0": [ 895 ],
            "D1": [ 896 ],
            "SD": [ 897 ],
            "Z": [ 893 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__words_stored_in_ram_TRELLIS_FF_Q_17_DI_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:178.19-178.65"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 898 ],
            "BLUT": [ 899 ],
            "C0": [ 756 ],
            "Z": [ 895 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__words_stored_in_ram_TRELLIS_FF_Q_17_DI_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:160.39-161.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 900 ],
            "B": [ 758 ],
            "C": [ 759 ],
            "D": [ 760 ],
            "Z": [ 898 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__words_stored_in_ram_TRELLIS_FF_Q_17_DI_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:158.39-159.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ "0" ],
            "Z": [ 899 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__words_stored_in_ram_TRELLIS_FF_Q_17_DI_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:179.19-179.65"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 901 ],
            "BLUT": [ 902 ],
            "C0": [ 756 ],
            "Z": [ 896 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__words_stored_in_ram_TRELLIS_FF_Q_17_DI_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1011111111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:165.39-166.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 900 ],
            "B": [ 758 ],
            "C": [ 759 ],
            "D": [ 760 ],
            "Z": [ 901 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__words_stored_in_ram_TRELLIS_FF_Q_17_DI_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:163.39-164.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ "0" ],
            "Z": [ 902 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__words_stored_in_ram_TRELLIS_FF_Q_17_DI_L6MUX21_Z_D0_L6MUX21_Z_SD_CCU2C_S0": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/arith_map.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 691 ],
            "A1": [ 688 ],
            "B0": [ 903 ],
            "B1": [ 904 ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 905 ],
            "COUT": [ 865 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 897 ],
            "S1": [ 879 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__words_stored_in_ram_TRELLIS_FF_Q_17_DI_L6MUX21_Z_D0_L6MUX21_Z_SD_CCU2C_S0_1": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/interface_fifo.py:187|/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/arith_map.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 691 ],
            "A1": [ 688 ],
            "B0": [ 612 ],
            "B1": [ 609 ],
            "C0": [ "1" ],
            "C1": [ "1" ],
            "CIN": [ 906 ],
            "COUT": [ 866 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 900 ],
            "S1": [ 882 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__words_stored_in_ram_TRELLIS_FF_Q_17_DI_L6MUX21_Z_D1_L6MUX21_Z": {
          "hide_name": 0,
          "type": "L6MUX21",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:183.21-183.64"
          },
          "port_directions": {
            "D0": "input",
            "D1": "input",
            "SD": "input",
            "Z": "output"
          },
          "connections": {
            "D0": [ 907 ],
            "D1": [ 908 ],
            "SD": [ 897 ],
            "Z": [ 894 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__words_stored_in_ram_TRELLIS_FF_Q_17_DI_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:180.19-180.65"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 909 ],
            "BLUT": [ 910 ],
            "C0": [ 756 ],
            "Z": [ 907 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__words_stored_in_ram_TRELLIS_FF_Q_17_DI_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:170.39-171.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 900 ],
            "Z": [ 909 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__words_stored_in_ram_TRELLIS_FF_Q_17_DI_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:168.39-169.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 900 ],
            "Z": [ 910 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__words_stored_in_ram_TRELLIS_FF_Q_17_DI_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:181.19-181.65"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 911 ],
            "BLUT": [ 912 ],
            "C0": [ 756 ],
            "Z": [ 908 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__words_stored_in_ram_TRELLIS_FF_Q_17_DI_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:175.41-176.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 900 ],
            "Z": [ 911 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__words_stored_in_ram_TRELLIS_FF_Q_17_DI_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:173.41-174.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 900 ],
            "Z": [ 912 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__words_stored_in_ram_TRELLIS_FF_Q_18": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:68.164-68.215"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 82 ],
            "DI": [ 913 ],
            "LSR": [ 81 ],
            "Q": [ 914 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__words_stored_in_ram_TRELLIS_FF_Q_18_DI_L6MUX21_Z": {
          "hide_name": 0,
          "type": "L6MUX21",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:184.21-184.63"
          },
          "port_directions": {
            "D0": "input",
            "D1": "input",
            "SD": "input",
            "Z": "output"
          },
          "connections": {
            "D0": [ 915 ],
            "D1": [ 916 ],
            "SD": [ 750 ],
            "Z": [ 913 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__words_stored_in_ram_TRELLIS_FF_Q_18_DI_L6MUX21_Z_D0_L6MUX21_Z": {
          "hide_name": 0,
          "type": "L6MUX21",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:182.21-182.64"
          },
          "port_directions": {
            "D0": "input",
            "D1": "input",
            "SD": "input",
            "Z": "output"
          },
          "connections": {
            "D0": [ 917 ],
            "D1": [ 918 ],
            "SD": [ 919 ],
            "Z": [ 915 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__words_stored_in_ram_TRELLIS_FF_Q_18_DI_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:178.19-178.65"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 920 ],
            "BLUT": [ 921 ],
            "C0": [ 756 ],
            "Z": [ 917 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__words_stored_in_ram_TRELLIS_FF_Q_18_DI_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:160.39-161.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 922 ],
            "B": [ 758 ],
            "C": [ 759 ],
            "D": [ 760 ],
            "Z": [ 920 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__words_stored_in_ram_TRELLIS_FF_Q_18_DI_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:158.39-159.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ "0" ],
            "Z": [ 921 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__words_stored_in_ram_TRELLIS_FF_Q_18_DI_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:179.19-179.65"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 923 ],
            "BLUT": [ 924 ],
            "C0": [ 756 ],
            "Z": [ 918 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__words_stored_in_ram_TRELLIS_FF_Q_18_DI_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1011111111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:165.39-166.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 922 ],
            "B": [ 758 ],
            "C": [ 759 ],
            "D": [ 760 ],
            "Z": [ 923 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__words_stored_in_ram_TRELLIS_FF_Q_18_DI_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:163.39-164.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ "0" ],
            "Z": [ 924 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__words_stored_in_ram_TRELLIS_FF_Q_18_DI_L6MUX21_Z_D1_L6MUX21_Z": {
          "hide_name": 0,
          "type": "L6MUX21",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:183.21-183.64"
          },
          "port_directions": {
            "D0": "input",
            "D1": "input",
            "SD": "input",
            "Z": "output"
          },
          "connections": {
            "D0": [ 925 ],
            "D1": [ 926 ],
            "SD": [ 919 ],
            "Z": [ 916 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__words_stored_in_ram_TRELLIS_FF_Q_18_DI_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:180.19-180.65"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 927 ],
            "BLUT": [ 928 ],
            "C0": [ 756 ],
            "Z": [ 925 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__words_stored_in_ram_TRELLIS_FF_Q_18_DI_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:170.39-171.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 922 ],
            "Z": [ 927 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__words_stored_in_ram_TRELLIS_FF_Q_18_DI_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:168.39-169.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 922 ],
            "Z": [ 928 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__words_stored_in_ram_TRELLIS_FF_Q_18_DI_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:181.19-181.65"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 929 ],
            "BLUT": [ 930 ],
            "C0": [ 756 ],
            "Z": [ 926 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__words_stored_in_ram_TRELLIS_FF_Q_18_DI_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:175.41-176.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 922 ],
            "Z": [ 929 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__words_stored_in_ram_TRELLIS_FF_Q_18_DI_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:173.41-174.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 922 ],
            "Z": [ 930 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__words_stored_in_ram_TRELLIS_FF_Q_19": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:68.164-68.215"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 82 ],
            "DI": [ 931 ],
            "LSR": [ 81 ],
            "Q": [ 932 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__words_stored_in_ram_TRELLIS_FF_Q_19_DI_L6MUX21_Z": {
          "hide_name": 0,
          "type": "L6MUX21",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:184.21-184.63"
          },
          "port_directions": {
            "D0": "input",
            "D1": "input",
            "SD": "input",
            "Z": "output"
          },
          "connections": {
            "D0": [ 933 ],
            "D1": [ 934 ],
            "SD": [ 750 ],
            "Z": [ 931 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__words_stored_in_ram_TRELLIS_FF_Q_19_DI_L6MUX21_Z_D0_L6MUX21_Z": {
          "hide_name": 0,
          "type": "L6MUX21",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:182.21-182.64"
          },
          "port_directions": {
            "D0": "input",
            "D1": "input",
            "SD": "input",
            "Z": "output"
          },
          "connections": {
            "D0": [ 935 ],
            "D1": [ 936 ],
            "SD": [ 937 ],
            "Z": [ 933 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__words_stored_in_ram_TRELLIS_FF_Q_19_DI_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:178.19-178.65"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 938 ],
            "BLUT": [ 939 ],
            "C0": [ 756 ],
            "Z": [ 935 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__words_stored_in_ram_TRELLIS_FF_Q_19_DI_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:160.39-161.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 940 ],
            "B": [ 758 ],
            "C": [ 759 ],
            "D": [ 760 ],
            "Z": [ 938 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__words_stored_in_ram_TRELLIS_FF_Q_19_DI_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:158.39-159.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ "0" ],
            "Z": [ 939 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__words_stored_in_ram_TRELLIS_FF_Q_19_DI_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:179.19-179.65"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 941 ],
            "BLUT": [ 942 ],
            "C0": [ 756 ],
            "Z": [ 936 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__words_stored_in_ram_TRELLIS_FF_Q_19_DI_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1011111111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:165.39-166.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 940 ],
            "B": [ 758 ],
            "C": [ 759 ],
            "D": [ 760 ],
            "Z": [ 941 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__words_stored_in_ram_TRELLIS_FF_Q_19_DI_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:163.39-164.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ "0" ],
            "Z": [ 942 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__words_stored_in_ram_TRELLIS_FF_Q_19_DI_L6MUX21_Z_D0_L6MUX21_Z_SD_CCU2C_S0": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/arith_map.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 697 ],
            "A1": [ 694 ],
            "B0": [ 943 ],
            "B1": [ 944 ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 945 ],
            "COUT": [ 905 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 937 ],
            "S1": [ 919 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__words_stored_in_ram_TRELLIS_FF_Q_19_DI_L6MUX21_Z_D0_L6MUX21_Z_SD_CCU2C_S0_1": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/interface_fifo.py:187|/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/arith_map.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 697 ],
            "A1": [ 694 ],
            "B0": [ 618 ],
            "B1": [ 615 ],
            "C0": [ "1" ],
            "C1": [ "1" ],
            "CIN": [ 946 ],
            "COUT": [ 906 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 940 ],
            "S1": [ 922 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__words_stored_in_ram_TRELLIS_FF_Q_19_DI_L6MUX21_Z_D1_L6MUX21_Z": {
          "hide_name": 0,
          "type": "L6MUX21",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:183.21-183.64"
          },
          "port_directions": {
            "D0": "input",
            "D1": "input",
            "SD": "input",
            "Z": "output"
          },
          "connections": {
            "D0": [ 947 ],
            "D1": [ 948 ],
            "SD": [ 937 ],
            "Z": [ 934 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__words_stored_in_ram_TRELLIS_FF_Q_19_DI_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:180.19-180.65"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 949 ],
            "BLUT": [ 950 ],
            "C0": [ 756 ],
            "Z": [ 947 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__words_stored_in_ram_TRELLIS_FF_Q_19_DI_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:170.39-171.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 940 ],
            "Z": [ 949 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__words_stored_in_ram_TRELLIS_FF_Q_19_DI_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:168.39-169.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 940 ],
            "Z": [ 950 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__words_stored_in_ram_TRELLIS_FF_Q_19_DI_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:181.19-181.65"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 951 ],
            "BLUT": [ 952 ],
            "C0": [ 756 ],
            "Z": [ 948 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__words_stored_in_ram_TRELLIS_FF_Q_19_DI_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:175.41-176.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 940 ],
            "Z": [ 951 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__words_stored_in_ram_TRELLIS_FF_Q_19_DI_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:173.41-174.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 940 ],
            "Z": [ 952 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__words_stored_in_ram_TRELLIS_FF_Q_1_DI_L6MUX21_Z": {
          "hide_name": 0,
          "type": "L6MUX21",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:184.21-184.63"
          },
          "port_directions": {
            "D0": "input",
            "D1": "input",
            "SD": "input",
            "Z": "output"
          },
          "connections": {
            "D0": [ 953 ],
            "D1": [ 954 ],
            "SD": [ 750 ],
            "Z": [ 744 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__words_stored_in_ram_TRELLIS_FF_Q_1_DI_L6MUX21_Z_D0_L6MUX21_Z": {
          "hide_name": 0,
          "type": "L6MUX21",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:182.21-182.64"
          },
          "port_directions": {
            "D0": "input",
            "D1": "input",
            "SD": "input",
            "Z": "output"
          },
          "connections": {
            "D0": [ 955 ],
            "D1": [ 956 ],
            "SD": [ 957 ],
            "Z": [ 953 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__words_stored_in_ram_TRELLIS_FF_Q_1_DI_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:178.19-178.65"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 958 ],
            "BLUT": [ 959 ],
            "C0": [ 756 ],
            "Z": [ 955 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__words_stored_in_ram_TRELLIS_FF_Q_1_DI_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:160.39-161.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 960 ],
            "B": [ 758 ],
            "C": [ 759 ],
            "D": [ 760 ],
            "Z": [ 958 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__words_stored_in_ram_TRELLIS_FF_Q_1_DI_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:158.39-159.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ "0" ],
            "Z": [ 959 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__words_stored_in_ram_TRELLIS_FF_Q_1_DI_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:179.19-179.65"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 961 ],
            "BLUT": [ 962 ],
            "C0": [ 756 ],
            "Z": [ 956 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__words_stored_in_ram_TRELLIS_FF_Q_1_DI_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1011111111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:165.39-166.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 960 ],
            "B": [ 758 ],
            "C": [ 759 ],
            "D": [ 760 ],
            "Z": [ 961 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__words_stored_in_ram_TRELLIS_FF_Q_1_DI_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:163.39-164.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ "0" ],
            "Z": [ 962 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__words_stored_in_ram_TRELLIS_FF_Q_1_DI_L6MUX21_Z_D1_L6MUX21_Z": {
          "hide_name": 0,
          "type": "L6MUX21",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:183.21-183.64"
          },
          "port_directions": {
            "D0": "input",
            "D1": "input",
            "SD": "input",
            "Z": "output"
          },
          "connections": {
            "D0": [ 963 ],
            "D1": [ 964 ],
            "SD": [ 957 ],
            "Z": [ 954 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__words_stored_in_ram_TRELLIS_FF_Q_1_DI_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:180.19-180.65"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 965 ],
            "BLUT": [ 966 ],
            "C0": [ 756 ],
            "Z": [ 963 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__words_stored_in_ram_TRELLIS_FF_Q_1_DI_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:170.39-171.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 960 ],
            "Z": [ 965 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__words_stored_in_ram_TRELLIS_FF_Q_1_DI_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:168.39-169.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 960 ],
            "Z": [ 966 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__words_stored_in_ram_TRELLIS_FF_Q_1_DI_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:181.19-181.65"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 967 ],
            "BLUT": [ 968 ],
            "C0": [ 756 ],
            "Z": [ 964 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__words_stored_in_ram_TRELLIS_FF_Q_1_DI_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:175.41-176.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 960 ],
            "Z": [ 967 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__words_stored_in_ram_TRELLIS_FF_Q_1_DI_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:173.41-174.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 960 ],
            "Z": [ 968 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__words_stored_in_ram_TRELLIS_FF_Q_2": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:68.164-68.215"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 82 ],
            "DI": [ 969 ],
            "LSR": [ 81 ],
            "Q": [ 970 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__words_stored_in_ram_TRELLIS_FF_Q_20": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:68.164-68.215"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 82 ],
            "DI": [ 971 ],
            "LSR": [ 81 ],
            "Q": [ 972 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__words_stored_in_ram_TRELLIS_FF_Q_20_DI_L6MUX21_Z": {
          "hide_name": 0,
          "type": "L6MUX21",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:184.21-184.63"
          },
          "port_directions": {
            "D0": "input",
            "D1": "input",
            "SD": "input",
            "Z": "output"
          },
          "connections": {
            "D0": [ 973 ],
            "D1": [ 974 ],
            "SD": [ 750 ],
            "Z": [ 971 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__words_stored_in_ram_TRELLIS_FF_Q_20_DI_L6MUX21_Z_D0_L6MUX21_Z": {
          "hide_name": 0,
          "type": "L6MUX21",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:182.21-182.64"
          },
          "port_directions": {
            "D0": "input",
            "D1": "input",
            "SD": "input",
            "Z": "output"
          },
          "connections": {
            "D0": [ 975 ],
            "D1": [ 976 ],
            "SD": [ 977 ],
            "Z": [ 973 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__words_stored_in_ram_TRELLIS_FF_Q_20_DI_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:178.19-178.65"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 978 ],
            "BLUT": [ 979 ],
            "C0": [ 756 ],
            "Z": [ 975 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__words_stored_in_ram_TRELLIS_FF_Q_20_DI_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:160.39-161.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 980 ],
            "B": [ 758 ],
            "C": [ 759 ],
            "D": [ 760 ],
            "Z": [ 978 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__words_stored_in_ram_TRELLIS_FF_Q_20_DI_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:158.39-159.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ "0" ],
            "Z": [ 979 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__words_stored_in_ram_TRELLIS_FF_Q_20_DI_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:179.19-179.65"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 981 ],
            "BLUT": [ 982 ],
            "C0": [ 756 ],
            "Z": [ 976 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__words_stored_in_ram_TRELLIS_FF_Q_20_DI_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1011111111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:165.39-166.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 980 ],
            "B": [ 758 ],
            "C": [ 759 ],
            "D": [ 760 ],
            "Z": [ 981 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__words_stored_in_ram_TRELLIS_FF_Q_20_DI_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:163.39-164.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ "0" ],
            "Z": [ 982 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__words_stored_in_ram_TRELLIS_FF_Q_20_DI_L6MUX21_Z_D0_L6MUX21_Z_SD_CCU2C_S1": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/arith_map.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 706 ],
            "A1": [ 703 ],
            "B0": [ 983 ],
            "B1": [ 984 ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ "0" ],
            "COUT": [ 945 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 985 ],
            "S1": [ 977 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__words_stored_in_ram_TRELLIS_FF_Q_20_DI_L6MUX21_Z_D0_L6MUX21_Z_SD_CCU2C_S1_1": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/interface_fifo.py:187|/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/arith_map.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 706 ],
            "A1": [ 703 ],
            "B0": [ 627 ],
            "B1": [ 624 ],
            "C0": [ "1" ],
            "C1": [ "1" ],
            "CIN": [ "1" ],
            "COUT": [ 946 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 986 ],
            "S1": [ 980 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__words_stored_in_ram_TRELLIS_FF_Q_20_DI_L6MUX21_Z_D0_L6MUX21_Z_SD_CCU2C_S1_S0_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 987 ],
            "C": [ 988 ],
            "D": [ 989 ],
            "Z": [ 756 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__words_stored_in_ram_TRELLIS_FF_Q_20_DI_L6MUX21_Z_D0_L6MUX21_Z_SD_CCU2C_S1_S0_LUT4_Z_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1001000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 728 ],
            "B": [ 649 ],
            "C": [ 990 ],
            "D": [ 991 ],
            "Z": [ 760 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__words_stored_in_ram_TRELLIS_FF_Q_20_DI_L6MUX21_Z_D0_L6MUX21_Z_SD_CCU2C_S1_S0_LUT4_Z_1_C_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1011000000001011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 669 ],
            "B": [ 590 ],
            "C": [ 673 ],
            "D": [ 594 ],
            "Z": [ 991 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__words_stored_in_ram_TRELLIS_FF_Q_20_DI_L6MUX21_Z_D0_L6MUX21_Z_SD_CCU2C_S1_S0_LUT4_Z_1_C_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:138.19-138.63"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 992 ],
            "BLUT": [ 993 ],
            "C0": [ 994 ],
            "Z": [ 990 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__words_stored_in_ram_TRELLIS_FF_Q_20_DI_L6MUX21_Z_D0_L6MUX21_Z_SD_CCU2C_S1_S0_LUT4_Z_1_C_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1001000000001001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:136.39-137.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 679 ],
            "B": [ 600 ],
            "C": [ 722 ],
            "D": [ 643 ],
            "Z": [ 992 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__words_stored_in_ram_TRELLIS_FF_Q_20_DI_L6MUX21_Z_D0_L6MUX21_Z_SD_CCU2C_S1_S0_LUT4_Z_1_C_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:134.39-135.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ "0" ],
            "Z": [ 993 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__words_stored_in_ram_TRELLIS_FF_Q_20_DI_L6MUX21_Z_D0_L6MUX21_Z_SD_CCU2C_S1_S0_LUT4_Z_1_C_PFUMX_Z_C0_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1011000000001011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 590 ],
            "B": [ 669 ],
            "C": [ 725 ],
            "D": [ 646 ],
            "Z": [ 994 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__words_stored_in_ram_TRELLIS_FF_Q_20_DI_L6MUX21_Z_D0_L6MUX21_Z_SD_CCU2C_S1_S0_LUT4_Z_2": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 995 ],
            "B": [ 996 ],
            "C": [ 997 ],
            "D": [ 998 ],
            "Z": [ 759 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__words_stored_in_ram_TRELLIS_FF_Q_20_DI_L6MUX21_Z_D0_L6MUX21_Z_SD_CCU2C_S1_S0_LUT4_Z_2_A_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1011000000001011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 694 ],
            "B": [ 615 ],
            "C": [ 697 ],
            "D": [ 618 ],
            "Z": [ 998 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__words_stored_in_ram_TRELLIS_FF_Q_20_DI_L6MUX21_Z_D0_L6MUX21_Z_SD_CCU2C_S1_S0_LUT4_Z_2_A_LUT4_Z_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1011000000001011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 597 ],
            "B": [ 676 ],
            "C": [ 710 ],
            "D": [ 631 ],
            "Z": [ 997 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__words_stored_in_ram_TRELLIS_FF_Q_20_DI_L6MUX21_Z_D0_L6MUX21_Z_SD_CCU2C_S1_S0_LUT4_Z_2_A_LUT4_Z_2": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1011000010111011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 685 ],
            "B": [ 606 ],
            "C": [ 682 ],
            "D": [ 603 ],
            "Z": [ 996 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__words_stored_in_ram_TRELLIS_FF_Q_20_DI_L6MUX21_Z_D0_L6MUX21_Z_SD_CCU2C_S1_S0_LUT4_Z_2_A_LUT4_Z_3": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111001100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 685 ],
            "C": [ 606 ],
            "D": [ 999 ],
            "Z": [ 995 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__words_stored_in_ram_TRELLIS_FF_Q_20_DI_L6MUX21_Z_D0_L6MUX21_Z_SD_CCU2C_S1_S0_LUT4_Z_2_A_LUT4_Z_3_D_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1011000010111011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 603 ],
            "B": [ 682 ],
            "C": [ 676 ],
            "D": [ 597 ],
            "Z": [ 999 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__words_stored_in_ram_TRELLIS_FF_Q_20_DI_L6MUX21_Z_D0_L6MUX21_Z_SD_CCU2C_S1_S0_LUT4_Z_3": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1001000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 719 ],
            "B": [ 640 ],
            "C": [ 1000 ],
            "D": [ 1001 ],
            "Z": [ 758 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__words_stored_in_ram_TRELLIS_FF_Q_20_DI_L6MUX21_Z_D0_L6MUX21_Z_SD_CCU2C_S1_S0_LUT4_Z_3_C_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1001000000001001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 713 ],
            "B": [ 634 ],
            "C": [ 667 ],
            "D": [ 588 ],
            "Z": [ 1001 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__words_stored_in_ram_TRELLIS_FF_Q_20_DI_L6MUX21_Z_D0_L6MUX21_Z_SD_CCU2C_S1_S0_LUT4_Z_3_C_LUT4_Z_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100001100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 701 ],
            "C": [ 622 ],
            "D": [ 1002 ],
            "Z": [ 1000 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__words_stored_in_ram_TRELLIS_FF_Q_20_DI_L6MUX21_Z_D0_L6MUX21_Z_SD_CCU2C_S1_S0_LUT4_Z_3_C_LUT4_Z_1_D_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1011000000001011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 615 ],
            "B": [ 694 ],
            "C": [ 688 ],
            "D": [ 609 ],
            "Z": [ 1002 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__words_stored_in_ram_TRELLIS_FF_Q_20_DI_L6MUX21_Z_D0_L6MUX21_Z_SD_CCU2C_S1_S0_LUT4_Z_B_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1001000000001001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 716 ],
            "B": [ 637 ],
            "C": [ 665 ],
            "D": [ 586 ],
            "Z": [ 989 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__words_stored_in_ram_TRELLIS_FF_Q_20_DI_L6MUX21_Z_D0_L6MUX21_Z_SD_CCU2C_S1_S0_LUT4_Z_B_LUT4_Z_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1011000000001011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 703 ],
            "B": [ 624 ],
            "C": [ 691 ],
            "D": [ 612 ],
            "Z": [ 988 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__words_stored_in_ram_TRELLIS_FF_Q_20_DI_L6MUX21_Z_D0_L6MUX21_Z_SD_CCU2C_S1_S0_LUT4_Z_B_LUT4_Z_2": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1011000000001011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 624 ],
            "B": [ 703 ],
            "C": [ 706 ],
            "D": [ 627 ],
            "Z": [ 987 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__words_stored_in_ram_TRELLIS_FF_Q_20_DI_L6MUX21_Z_D1_L6MUX21_Z": {
          "hide_name": 0,
          "type": "L6MUX21",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:183.21-183.64"
          },
          "port_directions": {
            "D0": "input",
            "D1": "input",
            "SD": "input",
            "Z": "output"
          },
          "connections": {
            "D0": [ 1003 ],
            "D1": [ 1004 ],
            "SD": [ 977 ],
            "Z": [ 974 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__words_stored_in_ram_TRELLIS_FF_Q_20_DI_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:180.19-180.65"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 1005 ],
            "BLUT": [ 1006 ],
            "C0": [ 756 ],
            "Z": [ 1003 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__words_stored_in_ram_TRELLIS_FF_Q_20_DI_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:170.39-171.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 980 ],
            "Z": [ 1005 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__words_stored_in_ram_TRELLIS_FF_Q_20_DI_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:168.39-169.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 980 ],
            "Z": [ 1006 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__words_stored_in_ram_TRELLIS_FF_Q_20_DI_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:181.19-181.65"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 1007 ],
            "BLUT": [ 1008 ],
            "C0": [ 756 ],
            "Z": [ 1004 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__words_stored_in_ram_TRELLIS_FF_Q_20_DI_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:175.41-176.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 980 ],
            "Z": [ 1007 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__words_stored_in_ram_TRELLIS_FF_Q_20_DI_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:173.41-174.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 980 ],
            "Z": [ 1008 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__words_stored_in_ram_TRELLIS_FF_Q_21": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:68.164-68.215"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 82 ],
            "DI": [ 1009 ],
            "LSR": [ 81 ],
            "Q": [ 1010 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__words_stored_in_ram_TRELLIS_FF_Q_21_DI_L6MUX21_Z": {
          "hide_name": 0,
          "type": "L6MUX21",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:184.21-184.63"
          },
          "port_directions": {
            "D0": "input",
            "D1": "input",
            "SD": "input",
            "Z": "output"
          },
          "connections": {
            "D0": [ 1011 ],
            "D1": [ 1012 ],
            "SD": [ 750 ],
            "Z": [ 1009 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__words_stored_in_ram_TRELLIS_FF_Q_21_DI_L6MUX21_Z_D0_L6MUX21_Z": {
          "hide_name": 0,
          "type": "L6MUX21",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:182.21-182.64"
          },
          "port_directions": {
            "D0": "input",
            "D1": "input",
            "SD": "input",
            "Z": "output"
          },
          "connections": {
            "D0": [ 1013 ],
            "D1": [ 1014 ],
            "SD": [ 985 ],
            "Z": [ 1011 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__words_stored_in_ram_TRELLIS_FF_Q_21_DI_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:178.19-178.65"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 1015 ],
            "BLUT": [ 1016 ],
            "C0": [ 756 ],
            "Z": [ 1013 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__words_stored_in_ram_TRELLIS_FF_Q_21_DI_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:160.39-161.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 986 ],
            "B": [ 758 ],
            "C": [ 759 ],
            "D": [ 760 ],
            "Z": [ 1015 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__words_stored_in_ram_TRELLIS_FF_Q_21_DI_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:158.39-159.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ "0" ],
            "Z": [ 1016 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__words_stored_in_ram_TRELLIS_FF_Q_21_DI_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:179.19-179.65"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 1017 ],
            "BLUT": [ 1018 ],
            "C0": [ 756 ],
            "Z": [ 1014 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__words_stored_in_ram_TRELLIS_FF_Q_21_DI_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1011111111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:165.39-166.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 986 ],
            "B": [ 758 ],
            "C": [ 759 ],
            "D": [ 760 ],
            "Z": [ 1017 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__words_stored_in_ram_TRELLIS_FF_Q_21_DI_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:163.39-164.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ "0" ],
            "Z": [ 1018 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__words_stored_in_ram_TRELLIS_FF_Q_21_DI_L6MUX21_Z_D1_L6MUX21_Z": {
          "hide_name": 0,
          "type": "L6MUX21",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:183.21-183.64"
          },
          "port_directions": {
            "D0": "input",
            "D1": "input",
            "SD": "input",
            "Z": "output"
          },
          "connections": {
            "D0": [ 1019 ],
            "D1": [ 1020 ],
            "SD": [ 985 ],
            "Z": [ 1012 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__words_stored_in_ram_TRELLIS_FF_Q_21_DI_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:180.19-180.65"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 1021 ],
            "BLUT": [ 1022 ],
            "C0": [ 756 ],
            "Z": [ 1019 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__words_stored_in_ram_TRELLIS_FF_Q_21_DI_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:170.39-171.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 986 ],
            "Z": [ 1021 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__words_stored_in_ram_TRELLIS_FF_Q_21_DI_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:168.39-169.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 986 ],
            "Z": [ 1022 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__words_stored_in_ram_TRELLIS_FF_Q_21_DI_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:181.19-181.65"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 1023 ],
            "BLUT": [ 1024 ],
            "C0": [ 756 ],
            "Z": [ 1020 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__words_stored_in_ram_TRELLIS_FF_Q_21_DI_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:175.41-176.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 986 ],
            "Z": [ 1023 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__words_stored_in_ram_TRELLIS_FF_Q_21_DI_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:173.41-174.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 986 ],
            "Z": [ 1024 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__words_stored_in_ram_TRELLIS_FF_Q_2_DI_L6MUX21_Z": {
          "hide_name": 0,
          "type": "L6MUX21",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:184.21-184.63"
          },
          "port_directions": {
            "D0": "input",
            "D1": "input",
            "SD": "input",
            "Z": "output"
          },
          "connections": {
            "D0": [ 1025 ],
            "D1": [ 1026 ],
            "SD": [ 750 ],
            "Z": [ 969 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__words_stored_in_ram_TRELLIS_FF_Q_2_DI_L6MUX21_Z_D0_L6MUX21_Z": {
          "hide_name": 0,
          "type": "L6MUX21",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:182.21-182.64"
          },
          "port_directions": {
            "D0": "input",
            "D1": "input",
            "SD": "input",
            "Z": "output"
          },
          "connections": {
            "D0": [ 1027 ],
            "D1": [ 1028 ],
            "SD": [ 1029 ],
            "Z": [ 1025 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__words_stored_in_ram_TRELLIS_FF_Q_2_DI_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:178.19-178.65"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 1030 ],
            "BLUT": [ 1031 ],
            "C0": [ 756 ],
            "Z": [ 1027 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__words_stored_in_ram_TRELLIS_FF_Q_2_DI_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:160.39-161.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 1032 ],
            "B": [ 758 ],
            "C": [ 759 ],
            "D": [ 760 ],
            "Z": [ 1030 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__words_stored_in_ram_TRELLIS_FF_Q_2_DI_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:158.39-159.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ "0" ],
            "Z": [ 1031 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__words_stored_in_ram_TRELLIS_FF_Q_2_DI_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:179.19-179.65"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 1033 ],
            "BLUT": [ 1034 ],
            "C0": [ 756 ],
            "Z": [ 1028 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__words_stored_in_ram_TRELLIS_FF_Q_2_DI_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1011111111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:165.39-166.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 1032 ],
            "B": [ 758 ],
            "C": [ 759 ],
            "D": [ 760 ],
            "Z": [ 1033 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__words_stored_in_ram_TRELLIS_FF_Q_2_DI_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:163.39-164.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ "0" ],
            "Z": [ 1034 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__words_stored_in_ram_TRELLIS_FF_Q_2_DI_L6MUX21_Z_D1_L6MUX21_Z": {
          "hide_name": 0,
          "type": "L6MUX21",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:183.21-183.64"
          },
          "port_directions": {
            "D0": "input",
            "D1": "input",
            "SD": "input",
            "Z": "output"
          },
          "connections": {
            "D0": [ 1035 ],
            "D1": [ 1036 ],
            "SD": [ 1029 ],
            "Z": [ 1026 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__words_stored_in_ram_TRELLIS_FF_Q_2_DI_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:180.19-180.65"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 1037 ],
            "BLUT": [ 1038 ],
            "C0": [ 756 ],
            "Z": [ 1035 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__words_stored_in_ram_TRELLIS_FF_Q_2_DI_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:170.39-171.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 1032 ],
            "Z": [ 1037 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__words_stored_in_ram_TRELLIS_FF_Q_2_DI_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:168.39-169.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 1032 ],
            "Z": [ 1038 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__words_stored_in_ram_TRELLIS_FF_Q_2_DI_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:181.19-181.65"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 1039 ],
            "BLUT": [ 1040 ],
            "C0": [ 756 ],
            "Z": [ 1036 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__words_stored_in_ram_TRELLIS_FF_Q_2_DI_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:175.41-176.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 1032 ],
            "Z": [ 1039 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__words_stored_in_ram_TRELLIS_FF_Q_2_DI_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:173.41-174.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 1032 ],
            "Z": [ 1040 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__words_stored_in_ram_TRELLIS_FF_Q_3": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:68.164-68.215"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 82 ],
            "DI": [ 1041 ],
            "LSR": [ 81 ],
            "Q": [ 1042 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__words_stored_in_ram_TRELLIS_FF_Q_3_DI_L6MUX21_Z": {
          "hide_name": 0,
          "type": "L6MUX21",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:184.21-184.63"
          },
          "port_directions": {
            "D0": "input",
            "D1": "input",
            "SD": "input",
            "Z": "output"
          },
          "connections": {
            "D0": [ 1043 ],
            "D1": [ 1044 ],
            "SD": [ 750 ],
            "Z": [ 1041 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__words_stored_in_ram_TRELLIS_FF_Q_3_DI_L6MUX21_Z_D0_L6MUX21_Z": {
          "hide_name": 0,
          "type": "L6MUX21",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:182.21-182.64"
          },
          "port_directions": {
            "D0": "input",
            "D1": "input",
            "SD": "input",
            "Z": "output"
          },
          "connections": {
            "D0": [ 1045 ],
            "D1": [ 1046 ],
            "SD": [ 1047 ],
            "Z": [ 1043 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__words_stored_in_ram_TRELLIS_FF_Q_3_DI_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:178.19-178.65"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 1048 ],
            "BLUT": [ 1049 ],
            "C0": [ 756 ],
            "Z": [ 1045 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__words_stored_in_ram_TRELLIS_FF_Q_3_DI_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:160.39-161.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 1050 ],
            "B": [ 758 ],
            "C": [ 759 ],
            "D": [ 760 ],
            "Z": [ 1048 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__words_stored_in_ram_TRELLIS_FF_Q_3_DI_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:158.39-159.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ "0" ],
            "Z": [ 1049 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__words_stored_in_ram_TRELLIS_FF_Q_3_DI_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:179.19-179.65"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 1051 ],
            "BLUT": [ 1052 ],
            "C0": [ 756 ],
            "Z": [ 1046 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__words_stored_in_ram_TRELLIS_FF_Q_3_DI_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1011111111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:165.39-166.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 1050 ],
            "B": [ 758 ],
            "C": [ 759 ],
            "D": [ 760 ],
            "Z": [ 1051 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__words_stored_in_ram_TRELLIS_FF_Q_3_DI_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:163.39-164.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ "0" ],
            "Z": [ 1052 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__words_stored_in_ram_TRELLIS_FF_Q_3_DI_L6MUX21_Z_D0_L6MUX21_Z_SD_CCU2C_S0": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/arith_map.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 710 ],
            "A1": [ 701 ],
            "B0": [ 1053 ],
            "B1": [ 1054 ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 1055 ],
            "COUT": [ 1056 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 1047 ],
            "S1": [ 1029 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__words_stored_in_ram_TRELLIS_FF_Q_3_DI_L6MUX21_Z_D0_L6MUX21_Z_SD_CCU2C_S0_1": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/interface_fifo.py:187|/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/arith_map.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 710 ],
            "A1": [ 701 ],
            "B0": [ 631 ],
            "B1": [ 622 ],
            "C0": [ "1" ],
            "C1": [ "1" ],
            "CIN": [ 1057 ],
            "COUT": [ 1058 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 1050 ],
            "S1": [ 1032 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__words_stored_in_ram_TRELLIS_FF_Q_3_DI_L6MUX21_Z_D1_L6MUX21_Z": {
          "hide_name": 0,
          "type": "L6MUX21",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:183.21-183.64"
          },
          "port_directions": {
            "D0": "input",
            "D1": "input",
            "SD": "input",
            "Z": "output"
          },
          "connections": {
            "D0": [ 1059 ],
            "D1": [ 1060 ],
            "SD": [ 1047 ],
            "Z": [ 1044 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__words_stored_in_ram_TRELLIS_FF_Q_3_DI_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:180.19-180.65"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 1061 ],
            "BLUT": [ 1062 ],
            "C0": [ 756 ],
            "Z": [ 1059 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__words_stored_in_ram_TRELLIS_FF_Q_3_DI_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:170.39-171.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 1050 ],
            "Z": [ 1061 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__words_stored_in_ram_TRELLIS_FF_Q_3_DI_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:168.39-169.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 1050 ],
            "Z": [ 1062 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__words_stored_in_ram_TRELLIS_FF_Q_3_DI_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:181.19-181.65"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 1063 ],
            "BLUT": [ 1064 ],
            "C0": [ 756 ],
            "Z": [ 1060 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__words_stored_in_ram_TRELLIS_FF_Q_3_DI_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:175.41-176.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 1050 ],
            "Z": [ 1063 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__words_stored_in_ram_TRELLIS_FF_Q_3_DI_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:173.41-174.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 1050 ],
            "Z": [ 1064 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__words_stored_in_ram_TRELLIS_FF_Q_4": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:68.164-68.215"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 82 ],
            "DI": [ 1065 ],
            "LSR": [ 81 ],
            "Q": [ 1066 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__words_stored_in_ram_TRELLIS_FF_Q_4_DI_L6MUX21_Z": {
          "hide_name": 0,
          "type": "L6MUX21",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:184.21-184.63"
          },
          "port_directions": {
            "D0": "input",
            "D1": "input",
            "SD": "input",
            "Z": "output"
          },
          "connections": {
            "D0": [ 1067 ],
            "D1": [ 1068 ],
            "SD": [ 750 ],
            "Z": [ 1065 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__words_stored_in_ram_TRELLIS_FF_Q_4_DI_L6MUX21_Z_D0_L6MUX21_Z": {
          "hide_name": 0,
          "type": "L6MUX21",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:182.21-182.64"
          },
          "port_directions": {
            "D0": "input",
            "D1": "input",
            "SD": "input",
            "Z": "output"
          },
          "connections": {
            "D0": [ 1069 ],
            "D1": [ 1070 ],
            "SD": [ 1071 ],
            "Z": [ 1067 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__words_stored_in_ram_TRELLIS_FF_Q_4_DI_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:178.19-178.65"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 1072 ],
            "BLUT": [ 1073 ],
            "C0": [ 756 ],
            "Z": [ 1069 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__words_stored_in_ram_TRELLIS_FF_Q_4_DI_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:160.39-161.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 1074 ],
            "B": [ 758 ],
            "C": [ 759 ],
            "D": [ 760 ],
            "Z": [ 1072 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__words_stored_in_ram_TRELLIS_FF_Q_4_DI_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:158.39-159.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ "0" ],
            "Z": [ 1073 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__words_stored_in_ram_TRELLIS_FF_Q_4_DI_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:179.19-179.65"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 1075 ],
            "BLUT": [ 1076 ],
            "C0": [ 756 ],
            "Z": [ 1070 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__words_stored_in_ram_TRELLIS_FF_Q_4_DI_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1011111111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:165.39-166.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 1074 ],
            "B": [ 758 ],
            "C": [ 759 ],
            "D": [ 760 ],
            "Z": [ 1075 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__words_stored_in_ram_TRELLIS_FF_Q_4_DI_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:163.39-164.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ "0" ],
            "Z": [ 1076 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__words_stored_in_ram_TRELLIS_FF_Q_4_DI_L6MUX21_Z_D1_L6MUX21_Z": {
          "hide_name": 0,
          "type": "L6MUX21",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:183.21-183.64"
          },
          "port_directions": {
            "D0": "input",
            "D1": "input",
            "SD": "input",
            "Z": "output"
          },
          "connections": {
            "D0": [ 1077 ],
            "D1": [ 1078 ],
            "SD": [ 1071 ],
            "Z": [ 1068 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__words_stored_in_ram_TRELLIS_FF_Q_4_DI_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:180.19-180.65"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 1079 ],
            "BLUT": [ 1080 ],
            "C0": [ 756 ],
            "Z": [ 1077 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__words_stored_in_ram_TRELLIS_FF_Q_4_DI_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:170.39-171.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 1074 ],
            "Z": [ 1079 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__words_stored_in_ram_TRELLIS_FF_Q_4_DI_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:168.39-169.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 1074 ],
            "Z": [ 1080 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__words_stored_in_ram_TRELLIS_FF_Q_4_DI_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:181.19-181.65"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 1081 ],
            "BLUT": [ 1082 ],
            "C0": [ 756 ],
            "Z": [ 1078 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__words_stored_in_ram_TRELLIS_FF_Q_4_DI_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:175.41-176.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 1074 ],
            "Z": [ 1081 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__words_stored_in_ram_TRELLIS_FF_Q_4_DI_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:173.41-174.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 1074 ],
            "Z": [ 1082 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__words_stored_in_ram_TRELLIS_FF_Q_5": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:68.164-68.215"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 82 ],
            "DI": [ 1083 ],
            "LSR": [ 81 ],
            "Q": [ 1084 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__words_stored_in_ram_TRELLIS_FF_Q_5_DI_L6MUX21_Z": {
          "hide_name": 0,
          "type": "L6MUX21",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:184.21-184.63"
          },
          "port_directions": {
            "D0": "input",
            "D1": "input",
            "SD": "input",
            "Z": "output"
          },
          "connections": {
            "D0": [ 1085 ],
            "D1": [ 1086 ],
            "SD": [ 750 ],
            "Z": [ 1083 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__words_stored_in_ram_TRELLIS_FF_Q_5_DI_L6MUX21_Z_D0_L6MUX21_Z": {
          "hide_name": 0,
          "type": "L6MUX21",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:182.21-182.64"
          },
          "port_directions": {
            "D0": "input",
            "D1": "input",
            "SD": "input",
            "Z": "output"
          },
          "connections": {
            "D0": [ 1087 ],
            "D1": [ 1088 ],
            "SD": [ 1089 ],
            "Z": [ 1085 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__words_stored_in_ram_TRELLIS_FF_Q_5_DI_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:178.19-178.65"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 1090 ],
            "BLUT": [ 1091 ],
            "C0": [ 756 ],
            "Z": [ 1087 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__words_stored_in_ram_TRELLIS_FF_Q_5_DI_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:160.39-161.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 1092 ],
            "B": [ 758 ],
            "C": [ 759 ],
            "D": [ 760 ],
            "Z": [ 1090 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__words_stored_in_ram_TRELLIS_FF_Q_5_DI_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:158.39-159.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ "0" ],
            "Z": [ 1091 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__words_stored_in_ram_TRELLIS_FF_Q_5_DI_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:179.19-179.65"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 1093 ],
            "BLUT": [ 1094 ],
            "C0": [ 756 ],
            "Z": [ 1088 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__words_stored_in_ram_TRELLIS_FF_Q_5_DI_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1011111111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:165.39-166.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 1092 ],
            "B": [ 758 ],
            "C": [ 759 ],
            "D": [ 760 ],
            "Z": [ 1093 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__words_stored_in_ram_TRELLIS_FF_Q_5_DI_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:163.39-164.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ "0" ],
            "Z": [ 1094 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__words_stored_in_ram_TRELLIS_FF_Q_5_DI_L6MUX21_Z_D0_L6MUX21_Z_SD_CCU2C_S0": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/arith_map.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 716 ],
            "A1": [ 713 ],
            "B0": [ 1095 ],
            "B1": [ 1096 ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 1097 ],
            "COUT": [ 1055 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 1089 ],
            "S1": [ 1071 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__words_stored_in_ram_TRELLIS_FF_Q_5_DI_L6MUX21_Z_D0_L6MUX21_Z_SD_CCU2C_S0_1": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/interface_fifo.py:187|/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/arith_map.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 716 ],
            "A1": [ 713 ],
            "B0": [ 637 ],
            "B1": [ 634 ],
            "C0": [ "1" ],
            "C1": [ "1" ],
            "CIN": [ 1098 ],
            "COUT": [ 1057 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 1092 ],
            "S1": [ 1074 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__words_stored_in_ram_TRELLIS_FF_Q_5_DI_L6MUX21_Z_D1_L6MUX21_Z": {
          "hide_name": 0,
          "type": "L6MUX21",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:183.21-183.64"
          },
          "port_directions": {
            "D0": "input",
            "D1": "input",
            "SD": "input",
            "Z": "output"
          },
          "connections": {
            "D0": [ 1099 ],
            "D1": [ 1100 ],
            "SD": [ 1089 ],
            "Z": [ 1086 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__words_stored_in_ram_TRELLIS_FF_Q_5_DI_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:180.19-180.65"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 1101 ],
            "BLUT": [ 1102 ],
            "C0": [ 756 ],
            "Z": [ 1099 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__words_stored_in_ram_TRELLIS_FF_Q_5_DI_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:170.39-171.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 1092 ],
            "Z": [ 1101 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__words_stored_in_ram_TRELLIS_FF_Q_5_DI_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:168.39-169.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 1092 ],
            "Z": [ 1102 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__words_stored_in_ram_TRELLIS_FF_Q_5_DI_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:181.19-181.65"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 1103 ],
            "BLUT": [ 1104 ],
            "C0": [ 756 ],
            "Z": [ 1100 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__words_stored_in_ram_TRELLIS_FF_Q_5_DI_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:175.41-176.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 1092 ],
            "Z": [ 1103 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__words_stored_in_ram_TRELLIS_FF_Q_5_DI_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:173.41-174.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 1092 ],
            "Z": [ 1104 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__words_stored_in_ram_TRELLIS_FF_Q_6": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:68.164-68.215"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 82 ],
            "DI": [ 1105 ],
            "LSR": [ 81 ],
            "Q": [ 1106 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__words_stored_in_ram_TRELLIS_FF_Q_6_DI_L6MUX21_Z": {
          "hide_name": 0,
          "type": "L6MUX21",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:184.21-184.63"
          },
          "port_directions": {
            "D0": "input",
            "D1": "input",
            "SD": "input",
            "Z": "output"
          },
          "connections": {
            "D0": [ 1107 ],
            "D1": [ 1108 ],
            "SD": [ 750 ],
            "Z": [ 1105 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__words_stored_in_ram_TRELLIS_FF_Q_6_DI_L6MUX21_Z_D0_L6MUX21_Z": {
          "hide_name": 0,
          "type": "L6MUX21",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:182.21-182.64"
          },
          "port_directions": {
            "D0": "input",
            "D1": "input",
            "SD": "input",
            "Z": "output"
          },
          "connections": {
            "D0": [ 1109 ],
            "D1": [ 1110 ],
            "SD": [ 1111 ],
            "Z": [ 1107 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__words_stored_in_ram_TRELLIS_FF_Q_6_DI_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:178.19-178.65"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 1112 ],
            "BLUT": [ 1113 ],
            "C0": [ 756 ],
            "Z": [ 1109 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__words_stored_in_ram_TRELLIS_FF_Q_6_DI_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:160.39-161.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 1114 ],
            "B": [ 758 ],
            "C": [ 759 ],
            "D": [ 760 ],
            "Z": [ 1112 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__words_stored_in_ram_TRELLIS_FF_Q_6_DI_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:158.39-159.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ "0" ],
            "Z": [ 1113 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__words_stored_in_ram_TRELLIS_FF_Q_6_DI_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:179.19-179.65"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 1115 ],
            "BLUT": [ 1116 ],
            "C0": [ 756 ],
            "Z": [ 1110 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__words_stored_in_ram_TRELLIS_FF_Q_6_DI_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1011111111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:165.39-166.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 1114 ],
            "B": [ 758 ],
            "C": [ 759 ],
            "D": [ 760 ],
            "Z": [ 1115 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__words_stored_in_ram_TRELLIS_FF_Q_6_DI_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:163.39-164.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ "0" ],
            "Z": [ 1116 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__words_stored_in_ram_TRELLIS_FF_Q_6_DI_L6MUX21_Z_D1_L6MUX21_Z": {
          "hide_name": 0,
          "type": "L6MUX21",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:183.21-183.64"
          },
          "port_directions": {
            "D0": "input",
            "D1": "input",
            "SD": "input",
            "Z": "output"
          },
          "connections": {
            "D0": [ 1117 ],
            "D1": [ 1118 ],
            "SD": [ 1111 ],
            "Z": [ 1108 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__words_stored_in_ram_TRELLIS_FF_Q_6_DI_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:180.19-180.65"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 1119 ],
            "BLUT": [ 1120 ],
            "C0": [ 756 ],
            "Z": [ 1117 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__words_stored_in_ram_TRELLIS_FF_Q_6_DI_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:170.39-171.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 1114 ],
            "Z": [ 1119 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__words_stored_in_ram_TRELLIS_FF_Q_6_DI_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:168.39-169.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 1114 ],
            "Z": [ 1120 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__words_stored_in_ram_TRELLIS_FF_Q_6_DI_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:181.19-181.65"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 1121 ],
            "BLUT": [ 1122 ],
            "C0": [ 756 ],
            "Z": [ 1118 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__words_stored_in_ram_TRELLIS_FF_Q_6_DI_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:175.41-176.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 1114 ],
            "Z": [ 1121 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__words_stored_in_ram_TRELLIS_FF_Q_6_DI_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:173.41-174.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 1114 ],
            "Z": [ 1122 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__words_stored_in_ram_TRELLIS_FF_Q_7": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:68.164-68.215"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 82 ],
            "DI": [ 1123 ],
            "LSR": [ 81 ],
            "Q": [ 1124 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__words_stored_in_ram_TRELLIS_FF_Q_7_DI_L6MUX21_Z": {
          "hide_name": 0,
          "type": "L6MUX21",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:184.21-184.63"
          },
          "port_directions": {
            "D0": "input",
            "D1": "input",
            "SD": "input",
            "Z": "output"
          },
          "connections": {
            "D0": [ 1125 ],
            "D1": [ 1126 ],
            "SD": [ 750 ],
            "Z": [ 1123 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__words_stored_in_ram_TRELLIS_FF_Q_7_DI_L6MUX21_Z_D0_L6MUX21_Z": {
          "hide_name": 0,
          "type": "L6MUX21",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:182.21-182.64"
          },
          "port_directions": {
            "D0": "input",
            "D1": "input",
            "SD": "input",
            "Z": "output"
          },
          "connections": {
            "D0": [ 1127 ],
            "D1": [ 1128 ],
            "SD": [ 1129 ],
            "Z": [ 1125 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__words_stored_in_ram_TRELLIS_FF_Q_7_DI_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:178.19-178.65"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 1130 ],
            "BLUT": [ 1131 ],
            "C0": [ 756 ],
            "Z": [ 1127 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__words_stored_in_ram_TRELLIS_FF_Q_7_DI_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:160.39-161.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 1132 ],
            "B": [ 758 ],
            "C": [ 759 ],
            "D": [ 760 ],
            "Z": [ 1130 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__words_stored_in_ram_TRELLIS_FF_Q_7_DI_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:158.39-159.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ "0" ],
            "Z": [ 1131 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__words_stored_in_ram_TRELLIS_FF_Q_7_DI_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:179.19-179.65"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 1133 ],
            "BLUT": [ 1134 ],
            "C0": [ 756 ],
            "Z": [ 1128 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__words_stored_in_ram_TRELLIS_FF_Q_7_DI_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1011111111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:165.39-166.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 1132 ],
            "B": [ 758 ],
            "C": [ 759 ],
            "D": [ 760 ],
            "Z": [ 1133 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__words_stored_in_ram_TRELLIS_FF_Q_7_DI_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:163.39-164.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ "0" ],
            "Z": [ 1134 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__words_stored_in_ram_TRELLIS_FF_Q_7_DI_L6MUX21_Z_D0_L6MUX21_Z_SD_CCU2C_S0": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/arith_map.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 722 ],
            "A1": [ 719 ],
            "B0": [ 1135 ],
            "B1": [ 1136 ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 1137 ],
            "COUT": [ 1097 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 1129 ],
            "S1": [ 1111 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__words_stored_in_ram_TRELLIS_FF_Q_7_DI_L6MUX21_Z_D0_L6MUX21_Z_SD_CCU2C_S0_1": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/interface_fifo.py:187|/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/arith_map.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 722 ],
            "A1": [ 719 ],
            "B0": [ 643 ],
            "B1": [ 640 ],
            "C0": [ "1" ],
            "C1": [ "1" ],
            "CIN": [ 1138 ],
            "COUT": [ 1098 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 1132 ],
            "S1": [ 1114 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__words_stored_in_ram_TRELLIS_FF_Q_7_DI_L6MUX21_Z_D1_L6MUX21_Z": {
          "hide_name": 0,
          "type": "L6MUX21",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:183.21-183.64"
          },
          "port_directions": {
            "D0": "input",
            "D1": "input",
            "SD": "input",
            "Z": "output"
          },
          "connections": {
            "D0": [ 1139 ],
            "D1": [ 1140 ],
            "SD": [ 1129 ],
            "Z": [ 1126 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__words_stored_in_ram_TRELLIS_FF_Q_7_DI_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:180.19-180.65"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 1141 ],
            "BLUT": [ 1142 ],
            "C0": [ 756 ],
            "Z": [ 1139 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__words_stored_in_ram_TRELLIS_FF_Q_7_DI_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:170.39-171.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 1132 ],
            "Z": [ 1141 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__words_stored_in_ram_TRELLIS_FF_Q_7_DI_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:168.39-169.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 1132 ],
            "Z": [ 1142 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__words_stored_in_ram_TRELLIS_FF_Q_7_DI_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:181.19-181.65"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 1143 ],
            "BLUT": [ 1144 ],
            "C0": [ 756 ],
            "Z": [ 1140 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__words_stored_in_ram_TRELLIS_FF_Q_7_DI_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:175.41-176.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 1132 ],
            "Z": [ 1143 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__words_stored_in_ram_TRELLIS_FF_Q_7_DI_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:173.41-174.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 1132 ],
            "Z": [ 1144 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__words_stored_in_ram_TRELLIS_FF_Q_8": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:68.164-68.215"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 82 ],
            "DI": [ 1145 ],
            "LSR": [ 81 ],
            "Q": [ 1146 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__words_stored_in_ram_TRELLIS_FF_Q_8_DI_L6MUX21_Z": {
          "hide_name": 0,
          "type": "L6MUX21",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:184.21-184.63"
          },
          "port_directions": {
            "D0": "input",
            "D1": "input",
            "SD": "input",
            "Z": "output"
          },
          "connections": {
            "D0": [ 1147 ],
            "D1": [ 1148 ],
            "SD": [ 750 ],
            "Z": [ 1145 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__words_stored_in_ram_TRELLIS_FF_Q_8_DI_L6MUX21_Z_D0_L6MUX21_Z": {
          "hide_name": 0,
          "type": "L6MUX21",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:182.21-182.64"
          },
          "port_directions": {
            "D0": "input",
            "D1": "input",
            "SD": "input",
            "Z": "output"
          },
          "connections": {
            "D0": [ 1149 ],
            "D1": [ 1150 ],
            "SD": [ 1151 ],
            "Z": [ 1147 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__words_stored_in_ram_TRELLIS_FF_Q_8_DI_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:178.19-178.65"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 1152 ],
            "BLUT": [ 1153 ],
            "C0": [ 756 ],
            "Z": [ 1149 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__words_stored_in_ram_TRELLIS_FF_Q_8_DI_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:160.39-161.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 1154 ],
            "B": [ 758 ],
            "C": [ 759 ],
            "D": [ 760 ],
            "Z": [ 1152 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__words_stored_in_ram_TRELLIS_FF_Q_8_DI_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:158.39-159.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ "0" ],
            "Z": [ 1153 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__words_stored_in_ram_TRELLIS_FF_Q_8_DI_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:179.19-179.65"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 1155 ],
            "BLUT": [ 1156 ],
            "C0": [ 756 ],
            "Z": [ 1150 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__words_stored_in_ram_TRELLIS_FF_Q_8_DI_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1011111111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:165.39-166.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 1154 ],
            "B": [ 758 ],
            "C": [ 759 ],
            "D": [ 760 ],
            "Z": [ 1155 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__words_stored_in_ram_TRELLIS_FF_Q_8_DI_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:163.39-164.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ "0" ],
            "Z": [ 1156 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__words_stored_in_ram_TRELLIS_FF_Q_8_DI_L6MUX21_Z_D1_L6MUX21_Z": {
          "hide_name": 0,
          "type": "L6MUX21",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:183.21-183.64"
          },
          "port_directions": {
            "D0": "input",
            "D1": "input",
            "SD": "input",
            "Z": "output"
          },
          "connections": {
            "D0": [ 1157 ],
            "D1": [ 1158 ],
            "SD": [ 1151 ],
            "Z": [ 1148 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__words_stored_in_ram_TRELLIS_FF_Q_8_DI_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:180.19-180.65"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 1159 ],
            "BLUT": [ 1160 ],
            "C0": [ 756 ],
            "Z": [ 1157 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__words_stored_in_ram_TRELLIS_FF_Q_8_DI_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:170.39-171.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 1154 ],
            "Z": [ 1159 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__words_stored_in_ram_TRELLIS_FF_Q_8_DI_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:168.39-169.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 1154 ],
            "Z": [ 1160 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__words_stored_in_ram_TRELLIS_FF_Q_8_DI_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:181.19-181.65"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 1161 ],
            "BLUT": [ 1162 ],
            "C0": [ 756 ],
            "Z": [ 1158 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__words_stored_in_ram_TRELLIS_FF_Q_8_DI_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:175.41-176.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 1154 ],
            "Z": [ 1161 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__words_stored_in_ram_TRELLIS_FF_Q_8_DI_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:173.41-174.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 1154 ],
            "Z": [ 1162 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__words_stored_in_ram_TRELLIS_FF_Q_9": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:68.164-68.215"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 82 ],
            "DI": [ 1163 ],
            "LSR": [ 81 ],
            "Q": [ 1164 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__words_stored_in_ram_TRELLIS_FF_Q_9_DI_L6MUX21_Z": {
          "hide_name": 0,
          "type": "L6MUX21",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:184.21-184.63"
          },
          "port_directions": {
            "D0": "input",
            "D1": "input",
            "SD": "input",
            "Z": "output"
          },
          "connections": {
            "D0": [ 1165 ],
            "D1": [ 1166 ],
            "SD": [ 750 ],
            "Z": [ 1163 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__words_stored_in_ram_TRELLIS_FF_Q_9_DI_L6MUX21_Z_D0_L6MUX21_Z": {
          "hide_name": 0,
          "type": "L6MUX21",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:182.21-182.64"
          },
          "port_directions": {
            "D0": "input",
            "D1": "input",
            "SD": "input",
            "Z": "output"
          },
          "connections": {
            "D0": [ 1167 ],
            "D1": [ 1168 ],
            "SD": [ 1169 ],
            "Z": [ 1165 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__words_stored_in_ram_TRELLIS_FF_Q_9_DI_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:178.19-178.65"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 1170 ],
            "BLUT": [ 1171 ],
            "C0": [ 756 ],
            "Z": [ 1167 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__words_stored_in_ram_TRELLIS_FF_Q_9_DI_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:160.39-161.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 1172 ],
            "B": [ 758 ],
            "C": [ 759 ],
            "D": [ 760 ],
            "Z": [ 1170 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__words_stored_in_ram_TRELLIS_FF_Q_9_DI_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:158.39-159.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ "0" ],
            "Z": [ 1171 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__words_stored_in_ram_TRELLIS_FF_Q_9_DI_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:179.19-179.65"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 1173 ],
            "BLUT": [ 1174 ],
            "C0": [ 756 ],
            "Z": [ 1168 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__words_stored_in_ram_TRELLIS_FF_Q_9_DI_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1011111111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:165.39-166.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 1172 ],
            "B": [ 758 ],
            "C": [ 759 ],
            "D": [ 760 ],
            "Z": [ 1173 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__words_stored_in_ram_TRELLIS_FF_Q_9_DI_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:163.39-164.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ "0" ],
            "Z": [ 1174 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__words_stored_in_ram_TRELLIS_FF_Q_9_DI_L6MUX21_Z_D0_L6MUX21_Z_SD_CCU2C_S0": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/arith_map.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 728 ],
            "A1": [ 725 ],
            "B0": [ 1175 ],
            "B1": [ 1176 ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 784 ],
            "COUT": [ 1137 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 1169 ],
            "S1": [ 1151 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__words_stored_in_ram_TRELLIS_FF_Q_9_DI_L6MUX21_Z_D0_L6MUX21_Z_SD_CCU2C_S0_1": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/interface_fifo.py:187|/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/arith_map.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 728 ],
            "A1": [ 725 ],
            "B0": [ 649 ],
            "B1": [ 646 ],
            "C0": [ "1" ],
            "C1": [ "1" ],
            "CIN": [ 786 ],
            "COUT": [ 1138 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 1172 ],
            "S1": [ 1154 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__words_stored_in_ram_TRELLIS_FF_Q_9_DI_L6MUX21_Z_D1_L6MUX21_Z": {
          "hide_name": 0,
          "type": "L6MUX21",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:183.21-183.64"
          },
          "port_directions": {
            "D0": "input",
            "D1": "input",
            "SD": "input",
            "Z": "output"
          },
          "connections": {
            "D0": [ 1177 ],
            "D1": [ 1178 ],
            "SD": [ 1169 ],
            "Z": [ 1166 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__words_stored_in_ram_TRELLIS_FF_Q_9_DI_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:180.19-180.65"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 1179 ],
            "BLUT": [ 1180 ],
            "C0": [ 756 ],
            "Z": [ 1177 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__words_stored_in_ram_TRELLIS_FF_Q_9_DI_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:170.39-171.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 1172 ],
            "Z": [ 1179 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__words_stored_in_ram_TRELLIS_FF_Q_9_DI_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:168.39-169.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 1172 ],
            "Z": [ 1180 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__words_stored_in_ram_TRELLIS_FF_Q_9_DI_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:181.19-181.65"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 1181 ],
            "BLUT": [ 1182 ],
            "C0": [ 756 ],
            "Z": [ 1178 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__words_stored_in_ram_TRELLIS_FF_Q_9_DI_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:175.41-176.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 1172 ],
            "Z": [ 1181 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__words_stored_in_ram_TRELLIS_FF_Q_9_DI_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:173.41-174.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 1172 ],
            "Z": [ 1182 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__words_stored_in_ram_TRELLIS_FF_Q_DI_L6MUX21_Z": {
          "hide_name": 0,
          "type": "L6MUX21",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:184.21-184.63"
          },
          "port_directions": {
            "D0": "input",
            "D1": "input",
            "SD": "input",
            "Z": "output"
          },
          "connections": {
            "D0": [ 1183 ],
            "D1": [ 1184 ],
            "SD": [ 750 ],
            "Z": [ 742 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__words_stored_in_ram_TRELLIS_FF_Q_DI_L6MUX21_Z_D0_L6MUX21_Z": {
          "hide_name": 0,
          "type": "L6MUX21",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:182.21-182.64"
          },
          "port_directions": {
            "D0": "input",
            "D1": "input",
            "SD": "input",
            "Z": "output"
          },
          "connections": {
            "D0": [ 1185 ],
            "D1": [ 1186 ],
            "SD": [ 1187 ],
            "Z": [ 1183 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__words_stored_in_ram_TRELLIS_FF_Q_DI_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:178.19-178.65"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 1188 ],
            "BLUT": [ 1189 ],
            "C0": [ 756 ],
            "Z": [ 1185 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__words_stored_in_ram_TRELLIS_FF_Q_DI_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:160.39-161.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 1190 ],
            "B": [ 758 ],
            "C": [ 759 ],
            "D": [ 760 ],
            "Z": [ 1188 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__words_stored_in_ram_TRELLIS_FF_Q_DI_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:158.39-159.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ "0" ],
            "Z": [ 1189 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__words_stored_in_ram_TRELLIS_FF_Q_DI_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:179.19-179.65"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 1191 ],
            "BLUT": [ 1192 ],
            "C0": [ 756 ],
            "Z": [ 1186 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__words_stored_in_ram_TRELLIS_FF_Q_DI_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1011111111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:165.39-166.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 1190 ],
            "B": [ 758 ],
            "C": [ 759 ],
            "D": [ 760 ],
            "Z": [ 1191 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__words_stored_in_ram_TRELLIS_FF_Q_DI_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:163.39-164.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ "0" ],
            "Z": [ 1192 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__words_stored_in_ram_TRELLIS_FF_Q_DI_L6MUX21_Z_D0_L6MUX21_Z_SD_CCU2C_S1": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/arith_map.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 667 ],
            "A1": [ 665 ],
            "B0": [ 1193 ],
            "B1": [ 1194 ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 1056 ],
            "COUT": [ 1195 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 957 ],
            "S1": [ 1187 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__words_stored_in_ram_TRELLIS_FF_Q_DI_L6MUX21_Z_D0_L6MUX21_Z_SD_CCU2C_S1_1": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/interface_fifo.py:187|/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/arith_map.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 667 ],
            "A1": [ 665 ],
            "B0": [ 588 ],
            "B1": [ 586 ],
            "C0": [ "1" ],
            "C1": [ "1" ],
            "CIN": [ 1058 ],
            "COUT": [ 750 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 960 ],
            "S1": [ 1190 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__words_stored_in_ram_TRELLIS_FF_Q_DI_L6MUX21_Z_D0_L6MUX21_Z_SD_CCU2C_S1_B0_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:114.33-115.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 622 ],
            "Z": [ 1054 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__words_stored_in_ram_TRELLIS_FF_Q_DI_L6MUX21_Z_D0_L6MUX21_Z_SD_CCU2C_S1_B0_LUT4_Z_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:114.33-115.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 640 ],
            "Z": [ 1136 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__words_stored_in_ram_TRELLIS_FF_Q_DI_L6MUX21_Z_D0_L6MUX21_Z_SD_CCU2C_S1_B0_LUT4_Z_10": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:114.33-115.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 627 ],
            "Z": [ 983 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__words_stored_in_ram_TRELLIS_FF_Q_DI_L6MUX21_Z_D0_L6MUX21_Z_SD_CCU2C_S1_B0_LUT4_Z_11": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:114.33-115.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 586 ],
            "Z": [ 1194 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__words_stored_in_ram_TRELLIS_FF_Q_DI_L6MUX21_Z_D0_L6MUX21_Z_SD_CCU2C_S1_B0_LUT4_Z_12": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:114.33-115.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 588 ],
            "Z": [ 1193 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__words_stored_in_ram_TRELLIS_FF_Q_DI_L6MUX21_Z_D0_L6MUX21_Z_SD_CCU2C_S1_B0_LUT4_Z_13": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:114.33-115.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 634 ],
            "Z": [ 1096 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__words_stored_in_ram_TRELLIS_FF_Q_DI_L6MUX21_Z_D0_L6MUX21_Z_SD_CCU2C_S1_B0_LUT4_Z_14": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:114.33-115.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 594 ],
            "Z": [ 781 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__words_stored_in_ram_TRELLIS_FF_Q_DI_L6MUX21_Z_D0_L6MUX21_Z_SD_CCU2C_S1_B0_LUT4_Z_15": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:114.33-115.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 597 ],
            "Z": [ 824 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__words_stored_in_ram_TRELLIS_FF_Q_DI_L6MUX21_Z_D0_L6MUX21_Z_SD_CCU2C_S1_B0_LUT4_Z_16": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:114.33-115.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 631 ],
            "Z": [ 1053 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__words_stored_in_ram_TRELLIS_FF_Q_DI_L6MUX21_Z_D0_L6MUX21_Z_SD_CCU2C_S1_B0_LUT4_Z_17": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:114.33-115.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 637 ],
            "Z": [ 1095 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__words_stored_in_ram_TRELLIS_FF_Q_DI_L6MUX21_Z_D0_L6MUX21_Z_SD_CCU2C_S1_B0_LUT4_Z_18": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:114.33-115.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 643 ],
            "Z": [ 1135 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__words_stored_in_ram_TRELLIS_FF_Q_DI_L6MUX21_Z_D0_L6MUX21_Z_SD_CCU2C_S1_B0_LUT4_Z_19": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:114.33-115.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 649 ],
            "Z": [ 1175 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__words_stored_in_ram_TRELLIS_FF_Q_DI_L6MUX21_Z_D0_L6MUX21_Z_SD_CCU2C_S1_B0_LUT4_Z_2": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:114.33-115.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 646 ],
            "Z": [ 1176 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__words_stored_in_ram_TRELLIS_FF_Q_DI_L6MUX21_Z_D0_L6MUX21_Z_SD_CCU2C_S1_B0_LUT4_Z_20": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:114.33-115.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 603 ],
            "Z": [ 864 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__words_stored_in_ram_TRELLIS_FF_Q_DI_L6MUX21_Z_D0_L6MUX21_Z_SD_CCU2C_S1_B0_LUT4_Z_21": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:114.33-115.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 618 ],
            "Z": [ 943 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__words_stored_in_ram_TRELLIS_FF_Q_DI_L6MUX21_Z_D0_L6MUX21_Z_SD_CCU2C_S1_B0_LUT4_Z_3": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:114.33-115.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 590 ],
            "Z": [ 782 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__words_stored_in_ram_TRELLIS_FF_Q_DI_L6MUX21_Z_D0_L6MUX21_Z_SD_CCU2C_S1_B0_LUT4_Z_4": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:114.33-115.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 600 ],
            "Z": [ 823 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__words_stored_in_ram_TRELLIS_FF_Q_DI_L6MUX21_Z_D0_L6MUX21_Z_SD_CCU2C_S1_B0_LUT4_Z_5": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:114.33-115.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 606 ],
            "Z": [ 863 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__words_stored_in_ram_TRELLIS_FF_Q_DI_L6MUX21_Z_D0_L6MUX21_Z_SD_CCU2C_S1_B0_LUT4_Z_6": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:114.33-115.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 609 ],
            "Z": [ 904 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__words_stored_in_ram_TRELLIS_FF_Q_DI_L6MUX21_Z_D0_L6MUX21_Z_SD_CCU2C_S1_B0_LUT4_Z_7": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:114.33-115.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 612 ],
            "Z": [ 903 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__words_stored_in_ram_TRELLIS_FF_Q_DI_L6MUX21_Z_D0_L6MUX21_Z_SD_CCU2C_S1_B0_LUT4_Z_8": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:114.33-115.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 615 ],
            "Z": [ 944 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__words_stored_in_ram_TRELLIS_FF_Q_DI_L6MUX21_Z_D0_L6MUX21_Z_SD_CCU2C_S1_B0_LUT4_Z_9": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:114.33-115.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 624 ],
            "Z": [ 984 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__words_stored_in_ram_TRELLIS_FF_Q_DI_L6MUX21_Z_D1_L6MUX21_Z": {
          "hide_name": 0,
          "type": "L6MUX21",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:183.21-183.64"
          },
          "port_directions": {
            "D0": "input",
            "D1": "input",
            "SD": "input",
            "Z": "output"
          },
          "connections": {
            "D0": [ 1196 ],
            "D1": [ 1197 ],
            "SD": [ 1187 ],
            "Z": [ 1184 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__words_stored_in_ram_TRELLIS_FF_Q_DI_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:180.19-180.65"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 1198 ],
            "BLUT": [ 1199 ],
            "C0": [ 756 ],
            "Z": [ 1196 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__words_stored_in_ram_TRELLIS_FF_Q_DI_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:170.39-171.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 1190 ],
            "Z": [ 1198 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__words_stored_in_ram_TRELLIS_FF_Q_DI_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:168.39-169.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 1190 ],
            "Z": [ 1199 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__words_stored_in_ram_TRELLIS_FF_Q_DI_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:181.19-181.65"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 1200 ],
            "BLUT": [ 1201 ],
            "C0": [ 756 ],
            "Z": [ 1197 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__words_stored_in_ram_TRELLIS_FF_Q_DI_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:175.41-176.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 1190 ],
            "Z": [ 1200 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__words_stored_in_ram_TRELLIS_FF_Q_DI_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:173.41-174.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 1190 ],
            "Z": [ 1201 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_controller_fsm_state_LUT4_C": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:119.33-120.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 548 ],
            "D": [ 1202 ],
            "Z": [ 591 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_controller_fsm_state_LUT4_C_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:119.33-120.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 1202 ],
            "D": [ 548 ],
            "Z": [ 670 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_controller_fsm_state_TRELLIS_FF_Q": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 1203 ],
            "CLK": [ 82 ],
            "DI": [ 1204 ],
            "LSR": [ 81 ],
            "Q": [ 548 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_controller_fsm_state_TRELLIS_FF_Q_1": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 1203 ],
            "CLK": [ 82 ],
            "DI": [ 1205 ],
            "LSR": [ 81 ],
            "Q": [ 1202 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_controller_fsm_state_TRELLIS_FF_Q_CE_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 1206 ],
            "B": [ 1207 ],
            "C": [ 1208 ],
            "D": [ 1209 ],
            "Z": [ 1203 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_controller_fsm_state_TRELLIS_FF_Q_DI_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:138.19-138.63"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 1210 ],
            "BLUT": [ 1211 ],
            "C0": [ 1202 ],
            "Z": [ 1204 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_dst.consume_TRELLIS_FF_Q": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 1212 ],
            "CLK": [ 82 ],
            "DI": [ 1213 ],
            "LSR": [ 81 ],
            "Q": [ 1214 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_dst.consume_TRELLIS_FF_Q_1": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 1212 ],
            "CLK": [ 82 ],
            "DI": [ 1215 ],
            "LSR": [ 81 ],
            "Q": [ 1216 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_dst.consume_TRELLIS_FF_Q_2": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 1212 ],
            "CLK": [ 82 ],
            "DI": [ 1217 ],
            "LSR": [ 81 ],
            "Q": [ 1218 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_dst.consume_TRELLIS_FF_Q_3": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 1212 ],
            "CLK": [ 82 ],
            "DI": [ 1219 ],
            "LSR": [ 81 ],
            "Q": [ 1220 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_dst.consume_TRELLIS_FF_Q_4": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 1212 ],
            "CLK": [ 82 ],
            "DI": [ 1221 ],
            "LSR": [ 81 ],
            "Q": [ 1222 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_dst.consume_TRELLIS_FF_Q_DI_CCU2C_S0": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:91|/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/arith_map.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ "0" ],
            "A1": [ "0" ],
            "B0": [ 1214 ],
            "B1": [ "0" ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 1223 ],
            "COUT": [ 1224 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 1213 ],
            "S1": [ 1225 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_dst.consume_TRELLIS_FF_Q_DI_CCU2C_S0_1": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:91|/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/arith_map.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ "0" ],
            "A1": [ "0" ],
            "B0": [ 1218 ],
            "B1": [ 1216 ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 1226 ],
            "COUT": [ 1223 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 1217 ],
            "S1": [ 1215 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_dst.consume_TRELLIS_FF_Q_DI_CCU2C_S0_2": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:91|/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/arith_map.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ "1" ],
            "A1": [ "0" ],
            "B0": [ 1222 ],
            "B1": [ 1220 ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ "0" ],
            "COUT": [ 1226 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 1221 ],
            "S1": [ 1219 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_dst.level_TRELLIS_FF_Q": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 1227 ],
            "CLK": [ 82 ],
            "DI": [ 1228 ],
            "LSR": [ 81 ],
            "Q": [ 572 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_dst.level_TRELLIS_FF_Q_1": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 1227 ],
            "CLK": [ 82 ],
            "DI": [ 1229 ],
            "LSR": [ 81 ],
            "Q": [ 571 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_dst.level_TRELLIS_FF_Q_1_DI_L6MUX21_Z": {
          "hide_name": 0,
          "type": "L6MUX21",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:154.21-154.62"
          },
          "port_directions": {
            "D0": "input",
            "D1": "input",
            "SD": "input",
            "Z": "output"
          },
          "connections": {
            "D0": [ 1230 ],
            "D1": [ 1231 ],
            "SD": [ 1212 ],
            "Z": [ 1229 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_dst.level_TRELLIS_FF_Q_1_DI_L6MUX21_Z_D0_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:152.19-152.65"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 1232 ],
            "BLUT": [ 1233 ],
            "C0": [ 1234 ],
            "Z": [ 1230 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_dst.level_TRELLIS_FF_Q_1_DI_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:144.39-145.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 1235 ],
            "Z": [ 1232 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_dst.level_TRELLIS_FF_Q_1_DI_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:142.39-143.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 1235 ],
            "Z": [ 1233 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_dst.level_TRELLIS_FF_Q_1_DI_L6MUX21_Z_D1_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:153.19-153.65"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 1236 ],
            "BLUT": [ 1237 ],
            "C0": [ 1234 ],
            "Z": [ 1231 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_dst.level_TRELLIS_FF_Q_1_DI_L6MUX21_Z_D1_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:149.39-150.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 1235 ],
            "Z": [ 1236 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_dst.level_TRELLIS_FF_Q_1_DI_L6MUX21_Z_D1_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111100001110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:147.39-148.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 1238 ],
            "B": [ 1239 ],
            "C": [ 1240 ],
            "D": [ 1235 ],
            "Z": [ 1237 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_dst.level_TRELLIS_FF_Q_2": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 1227 ],
            "CLK": [ 82 ],
            "DI": [ 1241 ],
            "LSR": [ 81 ],
            "Q": [ 575 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_dst.level_TRELLIS_FF_Q_2_DI_L6MUX21_Z": {
          "hide_name": 0,
          "type": "L6MUX21",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:154.21-154.62"
          },
          "port_directions": {
            "D0": "input",
            "D1": "input",
            "SD": "input",
            "Z": "output"
          },
          "connections": {
            "D0": [ 1242 ],
            "D1": [ 1243 ],
            "SD": [ 1212 ],
            "Z": [ 1241 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_dst.level_TRELLIS_FF_Q_2_DI_L6MUX21_Z_D0_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:152.19-152.65"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 1244 ],
            "BLUT": [ 1245 ],
            "C0": [ 1234 ],
            "Z": [ 1242 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_dst.level_TRELLIS_FF_Q_2_DI_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:144.39-145.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 1246 ],
            "Z": [ 1244 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_dst.level_TRELLIS_FF_Q_2_DI_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:142.39-143.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 1246 ],
            "Z": [ 1245 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_dst.level_TRELLIS_FF_Q_2_DI_L6MUX21_Z_D1_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:153.19-153.65"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 1247 ],
            "BLUT": [ 1248 ],
            "C0": [ 1234 ],
            "Z": [ 1243 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_dst.level_TRELLIS_FF_Q_2_DI_L6MUX21_Z_D1_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:149.39-150.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 1246 ],
            "Z": [ 1247 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_dst.level_TRELLIS_FF_Q_2_DI_L6MUX21_Z_D1_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111100001110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:147.39-148.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 1238 ],
            "B": [ 1239 ],
            "C": [ 1249 ],
            "D": [ 1246 ],
            "Z": [ 1248 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_dst.level_TRELLIS_FF_Q_3": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 1227 ],
            "CLK": [ 82 ],
            "DI": [ 1250 ],
            "LSR": [ 81 ],
            "Q": [ 574 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_dst.level_TRELLIS_FF_Q_3_DI_L6MUX21_Z": {
          "hide_name": 0,
          "type": "L6MUX21",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:154.21-154.62"
          },
          "port_directions": {
            "D0": "input",
            "D1": "input",
            "SD": "input",
            "Z": "output"
          },
          "connections": {
            "D0": [ 1251 ],
            "D1": [ 1252 ],
            "SD": [ 1212 ],
            "Z": [ 1250 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_dst.level_TRELLIS_FF_Q_3_DI_L6MUX21_Z_D0_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:152.19-152.65"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 1253 ],
            "BLUT": [ 1254 ],
            "C0": [ 1234 ],
            "Z": [ 1251 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_dst.level_TRELLIS_FF_Q_3_DI_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:144.39-145.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 1255 ],
            "Z": [ 1253 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_dst.level_TRELLIS_FF_Q_3_DI_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:142.39-143.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 1255 ],
            "Z": [ 1254 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_dst.level_TRELLIS_FF_Q_3_DI_L6MUX21_Z_D1_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:153.19-153.65"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 1256 ],
            "BLUT": [ 1257 ],
            "C0": [ 1234 ],
            "Z": [ 1252 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_dst.level_TRELLIS_FF_Q_3_DI_L6MUX21_Z_D1_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:149.39-150.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 1255 ],
            "Z": [ 1256 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_dst.level_TRELLIS_FF_Q_3_DI_L6MUX21_Z_D1_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111100001110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:147.39-148.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 1238 ],
            "B": [ 1239 ],
            "C": [ 1258 ],
            "D": [ 1255 ],
            "Z": [ 1257 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_dst.level_TRELLIS_FF_Q_4": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 1227 ],
            "CLK": [ 82 ],
            "DI": [ 1259 ],
            "LSR": [ 81 ],
            "Q": [ 569 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_dst.level_TRELLIS_FF_Q_4_DI_L6MUX21_Z": {
          "hide_name": 0,
          "type": "L6MUX21",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:154.21-154.62"
          },
          "port_directions": {
            "D0": "input",
            "D1": "input",
            "SD": "input",
            "Z": "output"
          },
          "connections": {
            "D0": [ 1260 ],
            "D1": [ 1261 ],
            "SD": [ 1212 ],
            "Z": [ 1259 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_dst.level_TRELLIS_FF_Q_4_DI_L6MUX21_Z_D0_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:152.19-152.65"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 1262 ],
            "BLUT": [ 1263 ],
            "C0": [ 1234 ],
            "Z": [ 1260 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_dst.level_TRELLIS_FF_Q_4_DI_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:144.39-145.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 1264 ],
            "Z": [ 1262 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_dst.level_TRELLIS_FF_Q_4_DI_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:142.39-143.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 1264 ],
            "Z": [ 1263 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_dst.level_TRELLIS_FF_Q_4_DI_L6MUX21_Z_D1_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:153.19-153.65"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 1265 ],
            "BLUT": [ 1266 ],
            "C0": [ 1234 ],
            "Z": [ 1261 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_dst.level_TRELLIS_FF_Q_4_DI_L6MUX21_Z_D1_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:149.39-150.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 1264 ],
            "Z": [ 1265 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_dst.level_TRELLIS_FF_Q_4_DI_L6MUX21_Z_D1_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111100001110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:147.39-148.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 1238 ],
            "B": [ 1239 ],
            "C": [ 1267 ],
            "D": [ 1264 ],
            "Z": [ 1266 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_dst.level_TRELLIS_FF_Q_5": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 1227 ],
            "CLK": [ 82 ],
            "DI": [ 1268 ],
            "LSR": [ 81 ],
            "Q": [ 568 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_dst.level_TRELLIS_FF_Q_5_DI_L6MUX21_Z": {
          "hide_name": 0,
          "type": "L6MUX21",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:154.21-154.62"
          },
          "port_directions": {
            "D0": "input",
            "D1": "input",
            "SD": "input",
            "Z": "output"
          },
          "connections": {
            "D0": [ 1269 ],
            "D1": [ 1270 ],
            "SD": [ 1212 ],
            "Z": [ 1268 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_dst.level_TRELLIS_FF_Q_5_DI_L6MUX21_Z_D0_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:152.19-152.65"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 1271 ],
            "BLUT": [ 1272 ],
            "C0": [ 1234 ],
            "Z": [ 1269 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_dst.level_TRELLIS_FF_Q_5_DI_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:144.39-145.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 1273 ],
            "Z": [ 1271 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_dst.level_TRELLIS_FF_Q_5_DI_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:142.39-143.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 1273 ],
            "Z": [ 1272 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_dst.level_TRELLIS_FF_Q_5_DI_L6MUX21_Z_D1_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:153.19-153.65"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 1274 ],
            "BLUT": [ 1275 ],
            "C0": [ 1234 ],
            "Z": [ 1270 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_dst.level_TRELLIS_FF_Q_5_DI_L6MUX21_Z_D1_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:149.39-150.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 1273 ],
            "Z": [ 1274 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_dst.level_TRELLIS_FF_Q_5_DI_L6MUX21_Z_D1_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111100001110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:147.39-148.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 1238 ],
            "B": [ 1239 ],
            "C": [ 1276 ],
            "D": [ 1273 ],
            "Z": [ 1275 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_dst.level_TRELLIS_FF_Q_CE_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000011111111000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 1238 ],
            "B": [ 1239 ],
            "C": [ 1234 ],
            "D": [ 1212 ],
            "Z": [ 1227 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_dst.level_TRELLIS_FF_Q_DI_L6MUX21_Z": {
          "hide_name": 0,
          "type": "L6MUX21",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:154.21-154.62"
          },
          "port_directions": {
            "D0": "input",
            "D1": "input",
            "SD": "input",
            "Z": "output"
          },
          "connections": {
            "D0": [ 1277 ],
            "D1": [ 1278 ],
            "SD": [ 1212 ],
            "Z": [ 1228 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_dst.level_TRELLIS_FF_Q_DI_L6MUX21_Z_D0_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:152.19-152.65"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 1279 ],
            "BLUT": [ 1280 ],
            "C0": [ 1234 ],
            "Z": [ 1277 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_dst.level_TRELLIS_FF_Q_DI_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:144.39-145.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 1281 ],
            "Z": [ 1279 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_dst.level_TRELLIS_FF_Q_DI_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:142.39-143.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 1281 ],
            "Z": [ 1280 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_dst.level_TRELLIS_FF_Q_DI_L6MUX21_Z_D1_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:153.19-153.65"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 1282 ],
            "BLUT": [ 1283 ],
            "C0": [ 1234 ],
            "Z": [ 1278 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_dst.level_TRELLIS_FF_Q_DI_L6MUX21_Z_D1_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:149.39-150.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 1281 ],
            "Z": [ 1282 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_dst.level_TRELLIS_FF_Q_DI_L6MUX21_Z_D1_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111100001110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:147.39-148.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 1238 ],
            "B": [ 1239 ],
            "C": [ 1284 ],
            "D": [ 1281 ],
            "Z": [ 1283 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_dst.produce_TRELLIS_FF_Q": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 1285 ],
            "CLK": [ 82 ],
            "DI": [ 1286 ],
            "LSR": [ 81 ],
            "Q": [ 1287 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_dst.produce_TRELLIS_FF_Q_1": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 1285 ],
            "CLK": [ 82 ],
            "DI": [ 1288 ],
            "LSR": [ 81 ],
            "Q": [ 1289 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_dst.produce_TRELLIS_FF_Q_2": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 1285 ],
            "CLK": [ 82 ],
            "DI": [ 1290 ],
            "LSR": [ 81 ],
            "Q": [ 1291 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_dst.produce_TRELLIS_FF_Q_3": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 1285 ],
            "CLK": [ 82 ],
            "DI": [ 1292 ],
            "LSR": [ 81 ],
            "Q": [ 1293 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_dst.produce_TRELLIS_FF_Q_4": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 1285 ],
            "CLK": [ 82 ],
            "DI": [ 1294 ],
            "LSR": [ 81 ],
            "Q": [ 1295 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_dst.produce_TRELLIS_FF_Q_DI_CCU2C_S0": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:91|/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/arith_map.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ "0" ],
            "A1": [ "0" ],
            "B0": [ 1287 ],
            "B1": [ "0" ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 1296 ],
            "COUT": [ 1297 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 1286 ],
            "S1": [ 1298 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_dst.produce_TRELLIS_FF_Q_DI_CCU2C_S0_1": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:91|/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/arith_map.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ "0" ],
            "A1": [ "0" ],
            "B0": [ 1291 ],
            "B1": [ 1289 ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 1299 ],
            "COUT": [ 1296 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 1290 ],
            "S1": [ 1288 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_dst.produce_TRELLIS_FF_Q_DI_CCU2C_S0_2": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:91|/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/arith_map.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ "1" ],
            "A1": [ "0" ],
            "B0": [ 1295 ],
            "B1": [ 1293 ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ "0" ],
            "COUT": [ 1299 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 1294 ],
            "S1": [ 1292 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_dst.storage.0.0.0": {
          "hide_name": 0,
          "type": "TRELLIS_DPR16X4",
          "parameters": {
            "INITVAL": "0000000000000000000000000000000000000000000000000000000000000000",
            "WCKMUX": "WCK",
            "WREMUX": "WRE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/lutrams_map.v:19.4-27.3"
          },
          "port_directions": {
            "DI": "input",
            "DO": "output",
            "RAD": "input",
            "WAD": "input",
            "WCK": "input",
            "WRE": "input"
          },
          "connections": {
            "DI": [ 1300, 1301, 1302, 1303 ],
            "DO": [ 1304, 1305, 1306, 1307 ],
            "RAD": [ 1222, 1220, 1218, 1216 ],
            "WAD": [ 1295, 1293, 1291, 1289 ],
            "WCK": [ 82 ],
            "WRE": [ 1308 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_dst.storage.0.0.0_WRE_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000011111000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 1238 ],
            "B": [ 1239 ],
            "C": [ 1234 ],
            "D": [ 1287 ],
            "Z": [ 1308 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_dst.storage.0.1.0": {
          "hide_name": 0,
          "type": "TRELLIS_DPR16X4",
          "parameters": {
            "INITVAL": "0000000000000000000000000000000000000000000000000000000000000000",
            "WCKMUX": "WCK",
            "WREMUX": "WRE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/lutrams_map.v:19.4-27.3"
          },
          "port_directions": {
            "DI": "input",
            "DO": "output",
            "RAD": "input",
            "WAD": "input",
            "WCK": "input",
            "WRE": "input"
          },
          "connections": {
            "DI": [ 1300, 1301, 1302, 1303 ],
            "DO": [ 1309, 1310, 1311, 1312 ],
            "RAD": [ 1222, 1220, 1218, 1216 ],
            "WAD": [ 1295, 1293, 1291, 1289 ],
            "WCK": [ 82 ],
            "WRE": [ 1313 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_dst.storage.0.1.0_WRE_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111100000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 1238 ],
            "B": [ 1239 ],
            "C": [ 1234 ],
            "D": [ 1287 ],
            "Z": [ 1313 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_dst.storage.1.0.0": {
          "hide_name": 0,
          "type": "TRELLIS_DPR16X4",
          "parameters": {
            "INITVAL": "0000000000000000000000000000000000000000000000000000000000000000",
            "WCKMUX": "WCK",
            "WREMUX": "WRE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/lutrams_map.v:19.4-27.3"
          },
          "port_directions": {
            "DI": "input",
            "DO": "output",
            "RAD": "input",
            "WAD": "input",
            "WCK": "input",
            "WRE": "input"
          },
          "connections": {
            "DI": [ 1314, 1315, 1316, 1317 ],
            "DO": [ 1318, 1319, 1320, 1321 ],
            "RAD": [ 1222, 1220, 1218, 1216 ],
            "WAD": [ 1295, 1293, 1291, 1289 ],
            "WCK": [ 82 ],
            "WRE": [ 1308 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_dst.storage.1.1.0": {
          "hide_name": 0,
          "type": "TRELLIS_DPR16X4",
          "parameters": {
            "INITVAL": "0000000000000000000000000000000000000000000000000000000000000000",
            "WCKMUX": "WCK",
            "WREMUX": "WRE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/lutrams_map.v:19.4-27.3"
          },
          "port_directions": {
            "DI": "input",
            "DO": "output",
            "RAD": "input",
            "WAD": "input",
            "WCK": "input",
            "WRE": "input"
          },
          "connections": {
            "DI": [ 1314, 1315, 1316, 1317 ],
            "DO": [ 1322, 1323, 1324, 1325 ],
            "RAD": [ 1222, 1220, 1218, 1216 ],
            "WAD": [ 1295, 1293, 1291, 1289 ],
            "WCK": [ 82 ],
            "WRE": [ 1313 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_dst.storage.2.0.0": {
          "hide_name": 0,
          "type": "TRELLIS_DPR16X4",
          "parameters": {
            "INITVAL": "0000000000000000000000000000000000000000000000000000000000000000",
            "WCKMUX": "WCK",
            "WREMUX": "WRE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/lutrams_map.v:19.4-27.3"
          },
          "port_directions": {
            "DI": "input",
            "DO": "output",
            "RAD": "input",
            "WAD": "input",
            "WCK": "input",
            "WRE": "input"
          },
          "connections": {
            "DI": [ 1326, 1327, 1328, 1329 ],
            "DO": [ 1330, 1331, 1332, 1333 ],
            "RAD": [ 1222, 1220, 1218, 1216 ],
            "WAD": [ 1295, 1293, 1291, 1289 ],
            "WCK": [ 82 ],
            "WRE": [ 1308 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_dst.storage.2.1.0": {
          "hide_name": 0,
          "type": "TRELLIS_DPR16X4",
          "parameters": {
            "INITVAL": "0000000000000000000000000000000000000000000000000000000000000000",
            "WCKMUX": "WCK",
            "WREMUX": "WRE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/lutrams_map.v:19.4-27.3"
          },
          "port_directions": {
            "DI": "input",
            "DO": "output",
            "RAD": "input",
            "WAD": "input",
            "WCK": "input",
            "WRE": "input"
          },
          "connections": {
            "DI": [ 1326, 1327, 1328, 1329 ],
            "DO": [ 1334, 1335, 1336, 1337 ],
            "RAD": [ 1222, 1220, 1218, 1216 ],
            "WAD": [ 1295, 1293, 1291, 1289 ],
            "WCK": [ 82 ],
            "WRE": [ 1313 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_dst.storage.3.0.0": {
          "hide_name": 0,
          "type": "TRELLIS_DPR16X4",
          "parameters": {
            "INITVAL": "0000000000000000000000000000000000000000000000000000000000000000",
            "WCKMUX": "WCK",
            "WREMUX": "WRE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/lutrams_map.v:19.4-27.3"
          },
          "port_directions": {
            "DI": "input",
            "DO": "output",
            "RAD": "input",
            "WAD": "input",
            "WCK": "input",
            "WRE": "input"
          },
          "connections": {
            "DI": [ 1338, 1339, 1340, 1341 ],
            "DO": [ 1342, 1343, 1344, 1345 ],
            "RAD": [ 1222, 1220, 1218, 1216 ],
            "WAD": [ 1295, 1293, 1291, 1289 ],
            "WCK": [ 82 ],
            "WRE": [ 1308 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_dst.storage.3.1.0": {
          "hide_name": 0,
          "type": "TRELLIS_DPR16X4",
          "parameters": {
            "INITVAL": "0000000000000000000000000000000000000000000000000000000000000000",
            "WCKMUX": "WCK",
            "WREMUX": "WRE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/lutrams_map.v:19.4-27.3"
          },
          "port_directions": {
            "DI": "input",
            "DO": "output",
            "RAD": "input",
            "WAD": "input",
            "WCK": "input",
            "WRE": "input"
          },
          "connections": {
            "DI": [ 1338, 1339, 1340, 1341 ],
            "DO": [ 1346, 1347, 1348, 1349 ],
            "RAD": [ 1222, 1220, 1218, 1216 ],
            "WAD": [ 1295, 1293, 1291, 1289 ],
            "WCK": [ 82 ],
            "WRE": [ 1313 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_dst.storage_r_data_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 1312 ],
            "C": [ 1307 ],
            "D": [ 1214 ],
            "Z": [ 1350 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_dst.storage_r_data_LUT4_Z_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 1311 ],
            "C": [ 1306 ],
            "D": [ 1214 ],
            "Z": [ 1351 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_dst.storage_r_data_LUT4_Z_10": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 1335 ],
            "C": [ 1331 ],
            "D": [ 1214 ],
            "Z": [ 1352 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_dst.storage_r_data_LUT4_Z_11": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 1334 ],
            "C": [ 1330 ],
            "D": [ 1214 ],
            "Z": [ 1353 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_dst.storage_r_data_LUT4_Z_12": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 1349 ],
            "C": [ 1345 ],
            "D": [ 1214 ],
            "Z": [ 1354 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_dst.storage_r_data_LUT4_Z_13": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 1348 ],
            "C": [ 1344 ],
            "D": [ 1214 ],
            "Z": [ 1355 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_dst.storage_r_data_LUT4_Z_14": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 1347 ],
            "C": [ 1343 ],
            "D": [ 1214 ],
            "Z": [ 1356 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_dst.storage_r_data_LUT4_Z_15": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 1342 ],
            "C": [ 1346 ],
            "D": [ 1214 ],
            "Z": [ 1357 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_dst.storage_r_data_LUT4_Z_2": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 1310 ],
            "C": [ 1305 ],
            "D": [ 1214 ],
            "Z": [ 1358 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_dst.storage_r_data_LUT4_Z_3": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 1309 ],
            "C": [ 1304 ],
            "D": [ 1214 ],
            "Z": [ 1359 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_dst.storage_r_data_LUT4_Z_4": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 1325 ],
            "C": [ 1321 ],
            "D": [ 1214 ],
            "Z": [ 1360 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_dst.storage_r_data_LUT4_Z_5": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 1324 ],
            "C": [ 1320 ],
            "D": [ 1214 ],
            "Z": [ 1361 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_dst.storage_r_data_LUT4_Z_6": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 1323 ],
            "C": [ 1319 ],
            "D": [ 1214 ],
            "Z": [ 1362 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_dst.storage_r_data_LUT4_Z_7": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 1322 ],
            "C": [ 1318 ],
            "D": [ 1214 ],
            "Z": [ 1363 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_dst.storage_r_data_LUT4_Z_8": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 1337 ],
            "C": [ 1333 ],
            "D": [ 1214 ],
            "Z": [ 1364 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_dst.storage_r_data_LUT4_Z_9": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 1336 ],
            "C": [ 1332 ],
            "D": [ 1214 ],
            "Z": [ 1365 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_dst.storage_w_data_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111110000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 1238 ],
            "B": [ 1366 ],
            "C": [ 1239 ],
            "D": [ 1367 ],
            "Z": [ 1341 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_dst.storage_w_data_LUT4_Z_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111110000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 1238 ],
            "B": [ 1368 ],
            "C": [ 1239 ],
            "D": [ 1369 ],
            "Z": [ 1340 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_dst.storage_w_data_LUT4_Z_10": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111110000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 1238 ],
            "B": [ 1370 ],
            "C": [ 1239 ],
            "D": [ 1371 ],
            "Z": [ 1315 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_dst.storage_w_data_LUT4_Z_10_D_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 1372 ],
            "C": [ 1373 ],
            "D": [ 1374 ],
            "Z": [ 1371 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_dst.storage_w_data_LUT4_Z_11": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111110000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 1238 ],
            "B": [ 1375 ],
            "C": [ 1239 ],
            "D": [ 1376 ],
            "Z": [ 1314 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_dst.storage_w_data_LUT4_Z_11_D_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 1372 ],
            "C": [ 1373 ],
            "D": [ 1377 ],
            "Z": [ 1376 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_dst.storage_w_data_LUT4_Z_12": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111110000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 1238 ],
            "B": [ 1378 ],
            "C": [ 1239 ],
            "D": [ 1379 ],
            "Z": [ 1303 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_dst.storage_w_data_LUT4_Z_12_D_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 1372 ],
            "C": [ 1373 ],
            "D": [ 1380 ],
            "Z": [ 1379 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_dst.storage_w_data_LUT4_Z_13": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111110000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 1238 ],
            "B": [ 1381 ],
            "C": [ 1239 ],
            "D": [ 1382 ],
            "Z": [ 1302 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_dst.storage_w_data_LUT4_Z_13_D_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 1372 ],
            "C": [ 1373 ],
            "D": [ 1383 ],
            "Z": [ 1382 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_dst.storage_w_data_LUT4_Z_14": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111110000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 1238 ],
            "B": [ 1384 ],
            "C": [ 1239 ],
            "D": [ 1385 ],
            "Z": [ 1301 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_dst.storage_w_data_LUT4_Z_14_D_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 1372 ],
            "C": [ 1373 ],
            "D": [ 1386 ],
            "Z": [ 1385 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_dst.storage_w_data_LUT4_Z_15": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111110000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 1238 ],
            "B": [ 1387 ],
            "C": [ 1239 ],
            "D": [ 1388 ],
            "Z": [ 1300 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_dst.storage_w_data_LUT4_Z_15_D_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 1372 ],
            "C": [ 1389 ],
            "D": [ 1373 ],
            "Z": [ 1388 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_dst.storage_w_data_LUT4_Z_1_D_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 1372 ],
            "C": [ 1373 ],
            "D": [ 1390 ],
            "Z": [ 1369 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_dst.storage_w_data_LUT4_Z_2": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111110000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 1238 ],
            "B": [ 1391 ],
            "C": [ 1239 ],
            "D": [ 1392 ],
            "Z": [ 1339 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_dst.storage_w_data_LUT4_Z_2_D_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 1372 ],
            "C": [ 1373 ],
            "D": [ 1393 ],
            "Z": [ 1392 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_dst.storage_w_data_LUT4_Z_3": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111110000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 1238 ],
            "B": [ 1394 ],
            "C": [ 1239 ],
            "D": [ 1395 ],
            "Z": [ 1338 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_dst.storage_w_data_LUT4_Z_3_D_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 1372 ],
            "C": [ 1373 ],
            "D": [ 1396 ],
            "Z": [ 1395 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_dst.storage_w_data_LUT4_Z_4": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111110000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 1238 ],
            "B": [ 1397 ],
            "C": [ 1239 ],
            "D": [ 1398 ],
            "Z": [ 1329 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_dst.storage_w_data_LUT4_Z_4_D_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 1372 ],
            "C": [ 1373 ],
            "D": [ 1399 ],
            "Z": [ 1398 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_dst.storage_w_data_LUT4_Z_5": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111110000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 1238 ],
            "B": [ 1400 ],
            "C": [ 1239 ],
            "D": [ 1401 ],
            "Z": [ 1328 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_dst.storage_w_data_LUT4_Z_5_D_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 1372 ],
            "C": [ 1373 ],
            "D": [ 1402 ],
            "Z": [ 1401 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_dst.storage_w_data_LUT4_Z_6": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111110000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 1238 ],
            "B": [ 1403 ],
            "C": [ 1239 ],
            "D": [ 1404 ],
            "Z": [ 1327 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_dst.storage_w_data_LUT4_Z_6_D_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 1372 ],
            "C": [ 1373 ],
            "D": [ 1405 ],
            "Z": [ 1404 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_dst.storage_w_data_LUT4_Z_7": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111110000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 1238 ],
            "B": [ 1406 ],
            "C": [ 1239 ],
            "D": [ 1407 ],
            "Z": [ 1326 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_dst.storage_w_data_LUT4_Z_7_D_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 1372 ],
            "C": [ 1373 ],
            "D": [ 1408 ],
            "Z": [ 1407 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_dst.storage_w_data_LUT4_Z_8": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111110000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 1238 ],
            "B": [ 1409 ],
            "C": [ 1239 ],
            "D": [ 1410 ],
            "Z": [ 1317 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_dst.storage_w_data_LUT4_Z_8_D_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 1372 ],
            "C": [ 1373 ],
            "D": [ 1411 ],
            "Z": [ 1410 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_dst.storage_w_data_LUT4_Z_9": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111110000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 1238 ],
            "B": [ 1412 ],
            "C": [ 1239 ],
            "D": [ 1413 ],
            "Z": [ 1316 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_dst.storage_w_data_LUT4_Z_9_D_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 1372 ],
            "C": [ 1373 ],
            "D": [ 1414 ],
            "Z": [ 1413 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_dst.storage_w_data_LUT4_Z_D_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 1372 ],
            "C": [ 1373 ],
            "D": [ 1415 ],
            "Z": [ 1367 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_dst.storage_w_en_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 1238 ],
            "C": [ 1239 ],
            "D": [ 1234 ],
            "Z": [ 1285 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_dst_async.consume_cdc.stage0_TRELLIS_FF_Q": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:16.100-16.154"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 82 ],
            "DI": [ 1416 ],
            "LSR": [ "0" ],
            "Q": [ 1417 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_dst_async.consume_cdc.stage0_TRELLIS_FF_Q_1": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:16.100-16.154"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 82 ],
            "DI": [ 1418 ],
            "LSR": [ "0" ],
            "Q": [ 1419 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_dst_async.consume_cdc.stage0_TRELLIS_FF_Q_2": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:16.100-16.154"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 82 ],
            "DI": [ 1420 ],
            "LSR": [ "0" ],
            "Q": [ 1421 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_dst_async.consume_cdc.stage1_TRELLIS_FF_Q": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:16.100-16.154"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 82 ],
            "DI": [ 1417 ],
            "LSR": [ "0" ],
            "Q": [ 1422 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_dst_async.consume_cdc.stage1_TRELLIS_FF_Q_1": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:16.100-16.154"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 82 ],
            "DI": [ 1419 ],
            "LSR": [ "0" ],
            "Q": [ 1423 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_dst_async.consume_cdc.stage1_TRELLIS_FF_Q_2": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:16.100-16.154"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 82 ],
            "DI": [ 1421 ],
            "LSR": [ "0" ],
            "Q": [ 1424 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_dst_async.consume_cdc_consume_r_gry$next_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1010101000111100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 1425 ],
            "B": [ 1426 ],
            "C": [ 1416 ],
            "D": [ 1427 ],
            "Z": [ 1428 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_dst_async.consume_cdc_consume_r_gry$next_LUT4_Z_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1010101000111100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 1429 ],
            "B": [ 1430 ],
            "C": [ 1431 ],
            "D": [ 1427 ],
            "Z": [ 1432 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_dst_async.consume_cdc_consume_r_gry$next_LUT4_Z_B_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:138.19-138.63"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 1433 ],
            "BLUT": [ 1434 ],
            "C0": [ 1435 ],
            "Z": [ 1426 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_dst_async.consume_cdc_consume_r_gry$next_LUT4_Z_B_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1110000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:136.39-137.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 1436 ],
            "B": [ 177 ],
            "C": [ 1437 ],
            "D": [ 1438 ],
            "Z": [ 1433 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_dst_async.consume_cdc_consume_r_gry$next_LUT4_Z_B_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:134.39-135.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ "0" ],
            "Z": [ 1434 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_dst_async.consume_cdc_consume_r_gry$next_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:138.19-138.63"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 1439 ],
            "BLUT": [ 1440 ],
            "C0": [ 1427 ],
            "Z": [ 1441 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_dst_async.consume_cdc_consume_r_gry$next_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:136.39-137.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 1442 ],
            "Z": [ 1439 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_dst_async.consume_cdc_consume_r_gry$next_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000001111111100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:134.39-135.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 1426 ],
            "C": [ 1431 ],
            "D": [ 1416 ],
            "Z": [ 1440 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_dst_async.consume_cdc_consume_r_gry_TRELLIS_FF_Q": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:16.100-16.154"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 82 ],
            "DI": [ 1441 ],
            "LSR": [ "0" ],
            "Q": [ 1418 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_dst_async.consume_cdc_consume_r_gry_TRELLIS_FF_Q_1": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:16.100-16.154"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 82 ],
            "DI": [ 1432 ],
            "LSR": [ "0" ],
            "Q": [ 1420 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_dst_async.consume_enc.i_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0001111111100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 1436 ],
            "B": [ 177 ],
            "C": [ 1437 ],
            "D": [ 1438 ],
            "Z": [ 1430 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_dst_async.consume_enc.i_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:138.19-138.63"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 1443 ],
            "BLUT": [ 1444 ],
            "C0": [ 1435 ],
            "Z": [ 1431 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_dst_async.consume_enc.i_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0001111111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:136.39-137.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 1436 ],
            "B": [ 177 ],
            "C": [ 1437 ],
            "D": [ 1438 ],
            "Z": [ 1443 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_dst_async.consume_enc.i_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1110000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:134.39-135.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 1436 ],
            "B": [ 177 ],
            "C": [ 1437 ],
            "D": [ 1438 ],
            "Z": [ 1444 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_dst_async.consume_r_bin$next_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0011110010101010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 1431 ],
            "B": [ 1442 ],
            "C": [ 1425 ],
            "D": [ 1427 ],
            "Z": [ 1445 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_dst_async.consume_r_bin$next_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:138.19-138.63"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 1446 ],
            "BLUT": [ 1447 ],
            "C0": [ 1427 ],
            "Z": [ 1448 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_dst_async.consume_r_bin$next_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100001100111100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:136.39-137.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 1429 ],
            "C": [ 1442 ],
            "D": [ 1425 ],
            "Z": [ 1446 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_dst_async.consume_r_bin$next_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:134.39-135.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 1430 ],
            "Z": [ 1447 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_dst_async.consume_r_bin_TRELLIS_FF_Q": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:16.100-16.154"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 82 ],
            "DI": [ 1428 ],
            "LSR": [ "0" ],
            "Q": [ 1416 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_dst_async.consume_r_bin_TRELLIS_FF_Q_1": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:16.100-16.154"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 82 ],
            "DI": [ 1445 ],
            "LSR": [ "0" ],
            "Q": [ 1435 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_dst_async.consume_r_bin_TRELLIS_FF_Q_2": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:16.100-16.154"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 82 ],
            "DI": [ 1448 ],
            "LSR": [ "0" ],
            "Q": [ 1438 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_dst_async.produce_cdc.stage0_TRELLIS_FF_Q": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:16.100-16.154"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 82 ],
            "DI": [ 1449 ],
            "LSR": [ "0" ],
            "Q": [ 1450 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_dst_async.produce_cdc.stage0_TRELLIS_FF_Q_1": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:16.100-16.154"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 82 ],
            "DI": [ 1451 ],
            "LSR": [ "0" ],
            "Q": [ 1452 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_dst_async.produce_cdc.stage0_TRELLIS_FF_Q_2": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:16.100-16.154"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 82 ],
            "DI": [ 1453 ],
            "LSR": [ "0" ],
            "Q": [ 1454 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_dst_async.produce_cdc.stage1_TRELLIS_FF_Q": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:16.100-16.154"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 82 ],
            "DI": [ 1450 ],
            "LSR": [ "0" ],
            "Q": [ 1425 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_dst_async.produce_cdc.stage1_TRELLIS_FF_Q_1": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:16.100-16.154"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 82 ],
            "DI": [ 1452 ],
            "LSR": [ "0" ],
            "Q": [ 1442 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_dst_async.produce_cdc.stage1_TRELLIS_FF_Q_2": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:16.100-16.154"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 82 ],
            "DI": [ 1454 ],
            "LSR": [ "0" ],
            "Q": [ 1429 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_dst_async.produce_cdc_produce_w_gry_TRELLIS_FF_Q": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:68.164-68.215"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 82 ],
            "DI": [ 1455 ],
            "LSR": [ 81 ],
            "Q": [ 1449 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_dst_async.produce_cdc_produce_w_gry_TRELLIS_FF_Q_1": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:68.164-68.215"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 82 ],
            "DI": [ 1456 ],
            "LSR": [ 81 ],
            "Q": [ 1451 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_dst_async.produce_cdc_produce_w_gry_TRELLIS_FF_Q_2": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:68.164-68.215"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 82 ],
            "DI": [ 1457 ],
            "LSR": [ 81 ],
            "Q": [ 1453 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_dst_async.produce_enc.i_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0111111110000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 1212 ],
            "B": [ 1458 ],
            "C": [ 1459 ],
            "D": [ 1449 ],
            "Z": [ 1455 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_dst_async.produce_enc.i_LUT4_Z_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0011111111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 1212 ],
            "C": [ 1458 ],
            "D": [ 1459 ],
            "Z": [ 1460 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_dst_async.produce_enc.i_LUT4_Z_2": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000111111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:119.33-120.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 1212 ],
            "D": [ 1458 ],
            "Z": [ 1461 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_dst_async.produce_enc_o_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000011111111000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 1212 ],
            "B": [ 1458 ],
            "C": [ 1459 ],
            "D": [ 1449 ],
            "Z": [ 1456 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_dst_async.produce_enc_o_LUT4_Z_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000001111111100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 1212 ],
            "C": [ 1458 ],
            "D": [ 1459 ],
            "Z": [ 1457 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_dst_async.produce_w_bin_TRELLIS_FF_Q": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:68.164-68.215"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 82 ],
            "DI": [ 1460 ],
            "LSR": [ 81 ],
            "Q": [ 1459 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_dst_async.produce_w_bin_TRELLIS_FF_Q_1": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:68.164-68.215"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 82 ],
            "DI": [ 1461 ],
            "LSR": [ 81 ],
            "Q": [ 1458 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_dst_async.rst_cdc.stage0_TRELLIS_FF_Q": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "SET",
            "SRMODE": "ASYNC"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:64.155-64.206"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 82 ],
            "DI": [ 81 ],
            "LSR": [ 81 ],
            "Q": [ 1462 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_dst_async.rst_cdc.stage1$next_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:119.33-120.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 81 ],
            "D": [ 1462 ],
            "Z": [ 1463 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_dst_async.rst_cdc.stage1_TRELLIS_FF_Q": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "SET",
            "SRMODE": "ASYNC"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:64.155-64.206"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 82 ],
            "DI": [ 1463 ],
            "LSR": [ 81 ],
            "Q": [ 1427 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_dst_async.storage.0.0.0": {
          "hide_name": 0,
          "type": "TRELLIS_DPR16X4",
          "parameters": {
            "INITVAL": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx0000000000000000",
            "WCKMUX": "WCK",
            "WREMUX": "WRE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/lutrams_map.v:19.4-27.3"
          },
          "port_directions": {
            "DI": "input",
            "DO": "output",
            "RAD": "input",
            "WAD": "input",
            "WCK": "input",
            "WRE": "input"
          },
          "connections": {
            "DI": [ 1359, 1358, 1351, 1350 ],
            "DO": [ 1464, 1465, 1466, 1467 ],
            "RAD": [ 1430, 1431, "0", "0" ],
            "WAD": [ 1458, 1459, "0", "0" ],
            "WCK": [ 82 ],
            "WRE": [ 1212 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_dst_async.storage.1.0.0": {
          "hide_name": 0,
          "type": "TRELLIS_DPR16X4",
          "parameters": {
            "INITVAL": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx0000000000000000",
            "WCKMUX": "WCK",
            "WREMUX": "WRE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/lutrams_map.v:19.4-27.3"
          },
          "port_directions": {
            "DI": "input",
            "DO": "output",
            "RAD": "input",
            "WAD": "input",
            "WCK": "input",
            "WRE": "input"
          },
          "connections": {
            "DI": [ 1363, 1362, 1361, 1360 ],
            "DO": [ 1468, 1469, 1470, 1471 ],
            "RAD": [ 1430, 1431, "0", "0" ],
            "WAD": [ 1458, 1459, "0", "0" ],
            "WCK": [ 82 ],
            "WRE": [ 1212 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_dst_async.storage.2.0.0": {
          "hide_name": 0,
          "type": "TRELLIS_DPR16X4",
          "parameters": {
            "INITVAL": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx0000000000000000",
            "WCKMUX": "WCK",
            "WREMUX": "WRE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/lutrams_map.v:19.4-27.3"
          },
          "port_directions": {
            "DI": "input",
            "DO": "output",
            "RAD": "input",
            "WAD": "input",
            "WCK": "input",
            "WRE": "input"
          },
          "connections": {
            "DI": [ 1353, 1352, 1365, 1364 ],
            "DO": [ 1472, 1473, 1474, 1475 ],
            "RAD": [ 1430, 1431, "0", "0" ],
            "WAD": [ 1458, 1459, "0", "0" ],
            "WCK": [ 82 ],
            "WRE": [ 1212 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_dst_async.storage.3.0.0": {
          "hide_name": 0,
          "type": "TRELLIS_DPR16X4",
          "parameters": {
            "INITVAL": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx0000000000000000",
            "WCKMUX": "WCK",
            "WREMUX": "WRE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/lutrams_map.v:19.4-27.3"
          },
          "port_directions": {
            "DI": "input",
            "DO": "output",
            "RAD": "input",
            "WAD": "input",
            "WCK": "input",
            "WRE": "input"
          },
          "connections": {
            "DI": [ 1357, 1356, 1355, 1354 ],
            "DO": [ 1476, 1477, 1478, 1479 ],
            "RAD": [ 1430, 1431, "0", "0" ],
            "WAD": [ 1458, 1459, "0", "0" ],
            "WCK": [ 82 ],
            "WRE": [ 1212 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_dst_async.storage_r_data_TRELLIS_FF_Q": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:16.100-16.154"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 82 ],
            "DI": [ 1479 ],
            "LSR": [ "0" ],
            "Q": [ 1480 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_dst_async.storage_r_data_TRELLIS_FF_Q_1": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:16.100-16.154"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 82 ],
            "DI": [ 1478 ],
            "LSR": [ "0" ],
            "Q": [ 1481 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_dst_async.storage_r_data_TRELLIS_FF_Q_10": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:16.100-16.154"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 82 ],
            "DI": [ 1469 ],
            "LSR": [ "0" ],
            "Q": [ 1482 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_dst_async.storage_r_data_TRELLIS_FF_Q_11": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:16.100-16.154"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 82 ],
            "DI": [ 1468 ],
            "LSR": [ "0" ],
            "Q": [ 1483 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_dst_async.storage_r_data_TRELLIS_FF_Q_12": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:16.100-16.154"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 82 ],
            "DI": [ 1467 ],
            "LSR": [ "0" ],
            "Q": [ 1484 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_dst_async.storage_r_data_TRELLIS_FF_Q_13": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:16.100-16.154"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 82 ],
            "DI": [ 1466 ],
            "LSR": [ "0" ],
            "Q": [ 1485 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_dst_async.storage_r_data_TRELLIS_FF_Q_14": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:16.100-16.154"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 82 ],
            "DI": [ 1465 ],
            "LSR": [ "0" ],
            "Q": [ 1486 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_dst_async.storage_r_data_TRELLIS_FF_Q_15": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:16.100-16.154"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 82 ],
            "DI": [ 1464 ],
            "LSR": [ "0" ],
            "Q": [ 1487 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_dst_async.storage_r_data_TRELLIS_FF_Q_2": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:16.100-16.154"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 82 ],
            "DI": [ 1477 ],
            "LSR": [ "0" ],
            "Q": [ 1488 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_dst_async.storage_r_data_TRELLIS_FF_Q_3": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:16.100-16.154"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 82 ],
            "DI": [ 1476 ],
            "LSR": [ "0" ],
            "Q": [ 1489 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_dst_async.storage_r_data_TRELLIS_FF_Q_4": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:16.100-16.154"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 82 ],
            "DI": [ 1475 ],
            "LSR": [ "0" ],
            "Q": [ 1490 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_dst_async.storage_r_data_TRELLIS_FF_Q_5": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:16.100-16.154"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 82 ],
            "DI": [ 1474 ],
            "LSR": [ "0" ],
            "Q": [ 1491 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_dst_async.storage_r_data_TRELLIS_FF_Q_6": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:16.100-16.154"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 82 ],
            "DI": [ 1473 ],
            "LSR": [ "0" ],
            "Q": [ 1492 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_dst_async.storage_r_data_TRELLIS_FF_Q_7": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:16.100-16.154"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 82 ],
            "DI": [ 1472 ],
            "LSR": [ "0" ],
            "Q": [ 1493 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_dst_async.storage_r_data_TRELLIS_FF_Q_8": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:16.100-16.154"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 82 ],
            "DI": [ 1471 ],
            "LSR": [ "0" ],
            "Q": [ 1494 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_dst_async.storage_r_data_TRELLIS_FF_Q_9": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:16.100-16.154"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 82 ],
            "DI": [ 1470 ],
            "LSR": [ "0" ],
            "Q": [ 1495 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_dst_async.storage_w_en_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000011101111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 571 ],
            "B": [ 572 ],
            "C": [ 1496 ],
            "D": [ 1497 ],
            "Z": [ 1212 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_dst_async.storage_w_en_LUT4_Z_C_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 568 ],
            "B": [ 569 ],
            "C": [ 574 ],
            "D": [ 575 ],
            "Z": [ 1496 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_dst_async.storage_w_en_LUT4_Z_D_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100001100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 1453 ],
            "C": [ 1424 ],
            "D": [ 1498 ],
            "Z": [ 1497 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_dst_async.storage_w_en_LUT4_Z_D_LUT4_Z_D_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0001010000101000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 1449 ],
            "B": [ 1451 ],
            "C": [ 1423 ],
            "D": [ 1422 ],
            "Z": [ 1498 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_router_fsm_state_TRELLIS_FF_Q": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:68.164-68.215"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 82 ],
            "DI": [ 1499 ],
            "LSR": [ 81 ],
            "Q": [ 1372 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_router_fsm_state_TRELLIS_FF_Q_DI_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1011000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 1373 ],
            "B": [ 1500 ],
            "C": [ 1372 ],
            "D": [ 1238 ],
            "Z": [ 1499 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_router_fsm_state_TRELLIS_FF_Q_DI_LUT4_Z_B_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1011111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 572 ],
            "B": [ 1496 ],
            "C": [ 571 ],
            "D": [ 1501 ],
            "Z": [ 1500 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_router_fsm_state_TRELLIS_FF_Q_DI_LUT4_Z_B_LUT4_Z_D_CCU2C_COUT": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/interface_fifo.py:242|/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/arith_map.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ "1" ],
            "A1": [ "0" ],
            "B0": [ 571 ],
            "B1": [ 572 ],
            "C0": [ "1" ],
            "C1": [ "1" ],
            "CIN": [ 1502 ],
            "COUT": [ 1501 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 1503 ],
            "S1": [ 1504 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_router_fsm_state_TRELLIS_FF_Q_DI_LUT4_Z_B_LUT4_Z_D_CCU2C_COUT_S0_CCU2C_S0": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/interface_fifo.py:242|/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/arith_map.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ "0" ],
            "A1": [ "0" ],
            "B0": [ 574 ],
            "B1": [ 575 ],
            "C0": [ "1" ],
            "C1": [ "1" ],
            "CIN": [ 1505 ],
            "COUT": [ 1502 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 1506 ],
            "S1": [ 1507 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_router_fsm_state_TRELLIS_FF_Q_DI_LUT4_Z_B_LUT4_Z_D_CCU2C_COUT_S0_CCU2C_S0_1": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/interface_fifo.py:242|/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/arith_map.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ "0" ],
            "A1": [ "0" ],
            "B0": [ 568 ],
            "B1": [ 569 ],
            "C0": [ "1" ],
            "C1": [ "1" ],
            "CIN": [ "1" ],
            "COUT": [ 1505 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 1508 ],
            "S1": [ 1509 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_src.consume_TRELLIS_FF_Q": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 1510 ],
            "CLK": [ 82 ],
            "DI": [ 1511 ],
            "LSR": [ 81 ],
            "Q": [ 1512 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_src.consume_TRELLIS_FF_Q_1": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 1510 ],
            "CLK": [ 82 ],
            "DI": [ 1513 ],
            "LSR": [ 81 ],
            "Q": [ 1514 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_src.consume_TRELLIS_FF_Q_2": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 1510 ],
            "CLK": [ 82 ],
            "DI": [ 1515 ],
            "LSR": [ 81 ],
            "Q": [ 1516 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_src.consume_TRELLIS_FF_Q_3": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 1510 ],
            "CLK": [ 82 ],
            "DI": [ 1517 ],
            "LSR": [ 81 ],
            "Q": [ 1518 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_src.consume_TRELLIS_FF_Q_4": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 1510 ],
            "CLK": [ 82 ],
            "DI": [ 1519 ],
            "LSR": [ 81 ],
            "Q": [ 1520 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_src.consume_TRELLIS_FF_Q_CE_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 1238 ],
            "C": [ 1239 ],
            "D": [ 1521 ],
            "Z": [ 1510 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_src.consume_TRELLIS_FF_Q_DI_CCU2C_S0": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:91|/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/arith_map.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ "0" ],
            "A1": [ "0" ],
            "B0": [ 1512 ],
            "B1": [ "0" ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 1522 ],
            "COUT": [ 1523 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 1511 ],
            "S1": [ 1524 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_src.consume_TRELLIS_FF_Q_DI_CCU2C_S0_1": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:91|/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/arith_map.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ "0" ],
            "A1": [ "0" ],
            "B0": [ 1516 ],
            "B1": [ 1514 ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 1525 ],
            "COUT": [ 1522 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 1515 ],
            "S1": [ 1513 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_src.consume_TRELLIS_FF_Q_DI_CCU2C_S0_2": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:91|/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/arith_map.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ "1" ],
            "A1": [ "0" ],
            "B0": [ 1520 ],
            "B1": [ 1518 ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ "0" ],
            "COUT": [ 1525 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 1519 ],
            "S1": [ 1517 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_src.level_TRELLIS_FF_Q": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 1526 ],
            "CLK": [ 82 ],
            "DI": [ 1527 ],
            "LSR": [ 81 ],
            "Q": [ 1528 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_src.level_TRELLIS_FF_Q_1": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 1526 ],
            "CLK": [ 82 ],
            "DI": [ 1529 ],
            "LSR": [ 81 ],
            "Q": [ 1530 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_src.level_TRELLIS_FF_Q_1_DI_L6MUX21_Z": {
          "hide_name": 0,
          "type": "L6MUX21",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:154.21-154.62"
          },
          "port_directions": {
            "D0": "input",
            "D1": "input",
            "SD": "input",
            "Z": "output"
          },
          "connections": {
            "D0": [ 1531 ],
            "D1": [ 1532 ],
            "SD": [ 1533 ],
            "Z": [ 1529 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_src.level_TRELLIS_FF_Q_1_DI_L6MUX21_Z_D0_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:152.19-152.65"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 1534 ],
            "BLUT": [ 1535 ],
            "C0": [ 1521 ],
            "Z": [ 1531 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_src.level_TRELLIS_FF_Q_1_DI_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:144.39-145.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 1536 ],
            "Z": [ 1534 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_src.level_TRELLIS_FF_Q_1_DI_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111011110000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:142.39-143.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 1238 ],
            "B": [ 1239 ],
            "C": [ 1536 ],
            "D": [ 1537 ],
            "Z": [ 1535 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_src.level_TRELLIS_FF_Q_1_DI_L6MUX21_Z_D1_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:153.19-153.65"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 1538 ],
            "BLUT": [ 1539 ],
            "C0": [ 1521 ],
            "Z": [ 1532 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_src.level_TRELLIS_FF_Q_1_DI_L6MUX21_Z_D1_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:149.39-150.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 1537 ],
            "Z": [ 1538 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_src.level_TRELLIS_FF_Q_1_DI_L6MUX21_Z_D1_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:147.39-148.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 1537 ],
            "Z": [ 1539 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_src.level_TRELLIS_FF_Q_2": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 1526 ],
            "CLK": [ 82 ],
            "DI": [ 1540 ],
            "LSR": [ 81 ],
            "Q": [ 1541 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_src.level_TRELLIS_FF_Q_2_DI_L6MUX21_Z": {
          "hide_name": 0,
          "type": "L6MUX21",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:154.21-154.62"
          },
          "port_directions": {
            "D0": "input",
            "D1": "input",
            "SD": "input",
            "Z": "output"
          },
          "connections": {
            "D0": [ 1542 ],
            "D1": [ 1543 ],
            "SD": [ 1533 ],
            "Z": [ 1540 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_src.level_TRELLIS_FF_Q_2_DI_L6MUX21_Z_D0_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:152.19-152.65"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 1544 ],
            "BLUT": [ 1545 ],
            "C0": [ 1521 ],
            "Z": [ 1542 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_src.level_TRELLIS_FF_Q_2_DI_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:144.39-145.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 1546 ],
            "Z": [ 1544 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_src.level_TRELLIS_FF_Q_2_DI_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111011110000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:142.39-143.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 1238 ],
            "B": [ 1239 ],
            "C": [ 1546 ],
            "D": [ 1547 ],
            "Z": [ 1545 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_src.level_TRELLIS_FF_Q_2_DI_L6MUX21_Z_D1_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:153.19-153.65"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 1548 ],
            "BLUT": [ 1549 ],
            "C0": [ 1521 ],
            "Z": [ 1543 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_src.level_TRELLIS_FF_Q_2_DI_L6MUX21_Z_D1_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:149.39-150.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 1547 ],
            "Z": [ 1548 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_src.level_TRELLIS_FF_Q_2_DI_L6MUX21_Z_D1_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:147.39-148.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 1547 ],
            "Z": [ 1549 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_src.level_TRELLIS_FF_Q_3": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 1526 ],
            "CLK": [ 82 ],
            "DI": [ 1550 ],
            "LSR": [ 81 ],
            "Q": [ 1551 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_src.level_TRELLIS_FF_Q_3_DI_L6MUX21_Z": {
          "hide_name": 0,
          "type": "L6MUX21",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:154.21-154.62"
          },
          "port_directions": {
            "D0": "input",
            "D1": "input",
            "SD": "input",
            "Z": "output"
          },
          "connections": {
            "D0": [ 1552 ],
            "D1": [ 1553 ],
            "SD": [ 1533 ],
            "Z": [ 1550 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_src.level_TRELLIS_FF_Q_3_DI_L6MUX21_Z_D0_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:152.19-152.65"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 1554 ],
            "BLUT": [ 1555 ],
            "C0": [ 1521 ],
            "Z": [ 1552 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_src.level_TRELLIS_FF_Q_3_DI_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:144.39-145.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 1556 ],
            "Z": [ 1554 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_src.level_TRELLIS_FF_Q_3_DI_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111011110000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:142.39-143.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 1238 ],
            "B": [ 1239 ],
            "C": [ 1556 ],
            "D": [ 1557 ],
            "Z": [ 1555 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_src.level_TRELLIS_FF_Q_3_DI_L6MUX21_Z_D1_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:153.19-153.65"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 1558 ],
            "BLUT": [ 1559 ],
            "C0": [ 1521 ],
            "Z": [ 1553 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_src.level_TRELLIS_FF_Q_3_DI_L6MUX21_Z_D1_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:149.39-150.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 1557 ],
            "Z": [ 1558 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_src.level_TRELLIS_FF_Q_3_DI_L6MUX21_Z_D1_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:147.39-148.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 1557 ],
            "Z": [ 1559 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_src.level_TRELLIS_FF_Q_4": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 1526 ],
            "CLK": [ 82 ],
            "DI": [ 1560 ],
            "LSR": [ 81 ],
            "Q": [ 1561 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_src.level_TRELLIS_FF_Q_4_DI_L6MUX21_Z": {
          "hide_name": 0,
          "type": "L6MUX21",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:154.21-154.62"
          },
          "port_directions": {
            "D0": "input",
            "D1": "input",
            "SD": "input",
            "Z": "output"
          },
          "connections": {
            "D0": [ 1562 ],
            "D1": [ 1563 ],
            "SD": [ 1533 ],
            "Z": [ 1560 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_src.level_TRELLIS_FF_Q_4_DI_L6MUX21_Z_D0_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:152.19-152.65"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 1564 ],
            "BLUT": [ 1565 ],
            "C0": [ 1521 ],
            "Z": [ 1562 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_src.level_TRELLIS_FF_Q_4_DI_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:144.39-145.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 1566 ],
            "Z": [ 1564 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_src.level_TRELLIS_FF_Q_4_DI_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111011110000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:142.39-143.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 1238 ],
            "B": [ 1239 ],
            "C": [ 1566 ],
            "D": [ 1567 ],
            "Z": [ 1565 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_src.level_TRELLIS_FF_Q_4_DI_L6MUX21_Z_D1_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:153.19-153.65"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 1568 ],
            "BLUT": [ 1569 ],
            "C0": [ 1521 ],
            "Z": [ 1563 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_src.level_TRELLIS_FF_Q_4_DI_L6MUX21_Z_D1_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:149.39-150.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 1567 ],
            "Z": [ 1568 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_src.level_TRELLIS_FF_Q_4_DI_L6MUX21_Z_D1_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:147.39-148.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 1567 ],
            "Z": [ 1569 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_src.level_TRELLIS_FF_Q_5": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 1526 ],
            "CLK": [ 82 ],
            "DI": [ 1570 ],
            "LSR": [ 81 ],
            "Q": [ 1571 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_src.level_TRELLIS_FF_Q_5_DI_L6MUX21_Z": {
          "hide_name": 0,
          "type": "L6MUX21",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:154.21-154.62"
          },
          "port_directions": {
            "D0": "input",
            "D1": "input",
            "SD": "input",
            "Z": "output"
          },
          "connections": {
            "D0": [ 1572 ],
            "D1": [ 1573 ],
            "SD": [ 1533 ],
            "Z": [ 1570 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_src.level_TRELLIS_FF_Q_5_DI_L6MUX21_Z_D0_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:152.19-152.65"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 1574 ],
            "BLUT": [ 1575 ],
            "C0": [ 1521 ],
            "Z": [ 1572 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_src.level_TRELLIS_FF_Q_5_DI_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:144.39-145.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 1576 ],
            "Z": [ 1574 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_src.level_TRELLIS_FF_Q_5_DI_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111011110000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:142.39-143.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 1238 ],
            "B": [ 1239 ],
            "C": [ 1576 ],
            "D": [ 1577 ],
            "Z": [ 1575 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_src.level_TRELLIS_FF_Q_5_DI_L6MUX21_Z_D1_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:153.19-153.65"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 1578 ],
            "BLUT": [ 1579 ],
            "C0": [ 1521 ],
            "Z": [ 1573 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_src.level_TRELLIS_FF_Q_5_DI_L6MUX21_Z_D1_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:149.39-150.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 1577 ],
            "Z": [ 1578 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_src.level_TRELLIS_FF_Q_5_DI_L6MUX21_Z_D1_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:147.39-148.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 1577 ],
            "Z": [ 1579 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_src.level_TRELLIS_FF_Q_CE_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000011111111000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 1238 ],
            "B": [ 1239 ],
            "C": [ 1521 ],
            "D": [ 1533 ],
            "Z": [ 1526 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_src.level_TRELLIS_FF_Q_DI_L6MUX21_Z": {
          "hide_name": 0,
          "type": "L6MUX21",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:154.21-154.62"
          },
          "port_directions": {
            "D0": "input",
            "D1": "input",
            "SD": "input",
            "Z": "output"
          },
          "connections": {
            "D0": [ 1580 ],
            "D1": [ 1581 ],
            "SD": [ 1533 ],
            "Z": [ 1527 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_src.level_TRELLIS_FF_Q_DI_L6MUX21_Z_D0_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:152.19-152.65"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 1582 ],
            "BLUT": [ 1583 ],
            "C0": [ 1521 ],
            "Z": [ 1580 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_src.level_TRELLIS_FF_Q_DI_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:144.39-145.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 1584 ],
            "Z": [ 1582 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_src.level_TRELLIS_FF_Q_DI_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111011110000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:142.39-143.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 1238 ],
            "B": [ 1239 ],
            "C": [ 1584 ],
            "D": [ 1585 ],
            "Z": [ 1583 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_src.level_TRELLIS_FF_Q_DI_L6MUX21_Z_D1_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:153.19-153.65"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 1586 ],
            "BLUT": [ 1587 ],
            "C0": [ 1521 ],
            "Z": [ 1581 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_src.level_TRELLIS_FF_Q_DI_L6MUX21_Z_D1_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:149.39-150.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 1585 ],
            "Z": [ 1586 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_src.level_TRELLIS_FF_Q_DI_L6MUX21_Z_D1_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:147.39-148.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 1585 ],
            "Z": [ 1587 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_src.produce_TRELLIS_FF_Q": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 1533 ],
            "CLK": [ 82 ],
            "DI": [ 1588 ],
            "LSR": [ 81 ],
            "Q": [ 1589 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_src.produce_TRELLIS_FF_Q_1": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 1533 ],
            "CLK": [ 82 ],
            "DI": [ 1590 ],
            "LSR": [ 81 ],
            "Q": [ 1591 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_src.produce_TRELLIS_FF_Q_2": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 1533 ],
            "CLK": [ 82 ],
            "DI": [ 1592 ],
            "LSR": [ 81 ],
            "Q": [ 1593 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_src.produce_TRELLIS_FF_Q_3": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 1533 ],
            "CLK": [ 82 ],
            "DI": [ 1594 ],
            "LSR": [ 81 ],
            "Q": [ 1595 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_src.produce_TRELLIS_FF_Q_4": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 1533 ],
            "CLK": [ 82 ],
            "DI": [ 1596 ],
            "LSR": [ 81 ],
            "Q": [ 1597 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_src.produce_TRELLIS_FF_Q_DI_CCU2C_S0": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:91|/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/arith_map.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ "0" ],
            "A1": [ "0" ],
            "B0": [ 1589 ],
            "B1": [ "0" ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 1598 ],
            "COUT": [ 1599 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 1588 ],
            "S1": [ 1600 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_src.produce_TRELLIS_FF_Q_DI_CCU2C_S0_1": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:91|/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/arith_map.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ "0" ],
            "A1": [ "0" ],
            "B0": [ 1593 ],
            "B1": [ 1591 ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 1601 ],
            "COUT": [ 1598 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 1592 ],
            "S1": [ 1590 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_src.produce_TRELLIS_FF_Q_DI_CCU2C_S0_2": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:91|/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/arith_map.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ "1" ],
            "A1": [ "0" ],
            "B0": [ 1597 ],
            "B1": [ 1595 ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ "0" ],
            "COUT": [ 1601 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 1596 ],
            "S1": [ 1594 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_src.storage.0.0.0": {
          "hide_name": 0,
          "type": "TRELLIS_DPR16X4",
          "parameters": {
            "INITVAL": "0000000000000000000000000000000000000000000000000000000000000000",
            "WCKMUX": "WCK",
            "WREMUX": "WRE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/lutrams_map.v:19.4-27.3"
          },
          "port_directions": {
            "DI": "input",
            "DO": "output",
            "RAD": "input",
            "WAD": "input",
            "WCK": "input",
            "WRE": "input"
          },
          "connections": {
            "DI": [ 1602, 1603, 1604, 1605 ],
            "DO": [ 1606, 1607, 1608, 1609 ],
            "RAD": [ 1520, 1518, 1516, 1514 ],
            "WAD": [ 1597, 1595, 1593, 1591 ],
            "WCK": [ 82 ],
            "WRE": [ 1610 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_src.storage.0.0.0_WRE_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:119.33-120.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 1589 ],
            "D": [ 1533 ],
            "Z": [ 1610 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_src.storage.0.1.0": {
          "hide_name": 0,
          "type": "TRELLIS_DPR16X4",
          "parameters": {
            "INITVAL": "0000000000000000000000000000000000000000000000000000000000000000",
            "WCKMUX": "WCK",
            "WREMUX": "WRE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/lutrams_map.v:19.4-27.3"
          },
          "port_directions": {
            "DI": "input",
            "DO": "output",
            "RAD": "input",
            "WAD": "input",
            "WCK": "input",
            "WRE": "input"
          },
          "connections": {
            "DI": [ 1602, 1603, 1604, 1605 ],
            "DO": [ 1611, 1612, 1613, 1614 ],
            "RAD": [ 1520, 1518, 1516, 1514 ],
            "WAD": [ 1597, 1595, 1593, 1591 ],
            "WCK": [ 82 ],
            "WRE": [ 1615 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_src.storage.0.1.0_WRE_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:119.33-120.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 1533 ],
            "D": [ 1589 ],
            "Z": [ 1615 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_src.storage.1.0.0": {
          "hide_name": 0,
          "type": "TRELLIS_DPR16X4",
          "parameters": {
            "INITVAL": "0000000000000000000000000000000000000000000000000000000000000000",
            "WCKMUX": "WCK",
            "WREMUX": "WRE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/lutrams_map.v:19.4-27.3"
          },
          "port_directions": {
            "DI": "input",
            "DO": "output",
            "RAD": "input",
            "WAD": "input",
            "WCK": "input",
            "WRE": "input"
          },
          "connections": {
            "DI": [ 1616, 1617, 1618, 1619 ],
            "DO": [ 1620, 1621, 1622, 1623 ],
            "RAD": [ 1520, 1518, 1516, 1514 ],
            "WAD": [ 1597, 1595, 1593, 1591 ],
            "WCK": [ 82 ],
            "WRE": [ 1610 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_src.storage.1.1.0": {
          "hide_name": 0,
          "type": "TRELLIS_DPR16X4",
          "parameters": {
            "INITVAL": "0000000000000000000000000000000000000000000000000000000000000000",
            "WCKMUX": "WCK",
            "WREMUX": "WRE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/lutrams_map.v:19.4-27.3"
          },
          "port_directions": {
            "DI": "input",
            "DO": "output",
            "RAD": "input",
            "WAD": "input",
            "WCK": "input",
            "WRE": "input"
          },
          "connections": {
            "DI": [ 1616, 1617, 1618, 1619 ],
            "DO": [ 1624, 1625, 1626, 1627 ],
            "RAD": [ 1520, 1518, 1516, 1514 ],
            "WAD": [ 1597, 1595, 1593, 1591 ],
            "WCK": [ 82 ],
            "WRE": [ 1615 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_src.storage.2.0.0": {
          "hide_name": 0,
          "type": "TRELLIS_DPR16X4",
          "parameters": {
            "INITVAL": "0000000000000000000000000000000000000000000000000000000000000000",
            "WCKMUX": "WCK",
            "WREMUX": "WRE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/lutrams_map.v:19.4-27.3"
          },
          "port_directions": {
            "DI": "input",
            "DO": "output",
            "RAD": "input",
            "WAD": "input",
            "WCK": "input",
            "WRE": "input"
          },
          "connections": {
            "DI": [ 1628, 1629, 1630, 1631 ],
            "DO": [ 1632, 1633, 1634, 1635 ],
            "RAD": [ 1520, 1518, 1516, 1514 ],
            "WAD": [ 1597, 1595, 1593, 1591 ],
            "WCK": [ 82 ],
            "WRE": [ 1610 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_src.storage.2.1.0": {
          "hide_name": 0,
          "type": "TRELLIS_DPR16X4",
          "parameters": {
            "INITVAL": "0000000000000000000000000000000000000000000000000000000000000000",
            "WCKMUX": "WCK",
            "WREMUX": "WRE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/lutrams_map.v:19.4-27.3"
          },
          "port_directions": {
            "DI": "input",
            "DO": "output",
            "RAD": "input",
            "WAD": "input",
            "WCK": "input",
            "WRE": "input"
          },
          "connections": {
            "DI": [ 1628, 1629, 1630, 1631 ],
            "DO": [ 1636, 1637, 1638, 1639 ],
            "RAD": [ 1520, 1518, 1516, 1514 ],
            "WAD": [ 1597, 1595, 1593, 1591 ],
            "WCK": [ 82 ],
            "WRE": [ 1615 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_src.storage.3.0.0": {
          "hide_name": 0,
          "type": "TRELLIS_DPR16X4",
          "parameters": {
            "INITVAL": "0000000000000000000000000000000000000000000000000000000000000000",
            "WCKMUX": "WCK",
            "WREMUX": "WRE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/lutrams_map.v:19.4-27.3"
          },
          "port_directions": {
            "DI": "input",
            "DO": "output",
            "RAD": "input",
            "WAD": "input",
            "WCK": "input",
            "WRE": "input"
          },
          "connections": {
            "DI": [ 1640, 1641, 1642, 1643 ],
            "DO": [ 1644, 1645, 1646, 1647 ],
            "RAD": [ 1520, 1518, 1516, 1514 ],
            "WAD": [ 1597, 1595, 1593, 1591 ],
            "WCK": [ 82 ],
            "WRE": [ 1610 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_src.storage.3.1.0": {
          "hide_name": 0,
          "type": "TRELLIS_DPR16X4",
          "parameters": {
            "INITVAL": "0000000000000000000000000000000000000000000000000000000000000000",
            "WCKMUX": "WCK",
            "WREMUX": "WRE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/lutrams_map.v:19.4-27.3"
          },
          "port_directions": {
            "DI": "input",
            "DO": "output",
            "RAD": "input",
            "WAD": "input",
            "WCK": "input",
            "WRE": "input"
          },
          "connections": {
            "DI": [ 1640, 1641, 1642, 1643 ],
            "DO": [ 1648, 1649, 1650, 1651 ],
            "RAD": [ 1520, 1518, 1516, 1514 ],
            "WAD": [ 1597, 1595, 1593, 1591 ],
            "WCK": [ 82 ],
            "WRE": [ 1615 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_src.storage_r_data_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 1651 ],
            "C": [ 1647 ],
            "D": [ 1512 ],
            "Z": [ 1366 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_src.storage_r_data_LUT4_Z_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 1650 ],
            "C": [ 1646 ],
            "D": [ 1512 ],
            "Z": [ 1368 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_src.storage_r_data_LUT4_Z_10": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 1625 ],
            "C": [ 1621 ],
            "D": [ 1512 ],
            "Z": [ 1370 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_src.storage_r_data_LUT4_Z_11": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 1624 ],
            "C": [ 1620 ],
            "D": [ 1512 ],
            "Z": [ 1375 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_src.storage_r_data_LUT4_Z_12": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 1614 ],
            "C": [ 1609 ],
            "D": [ 1512 ],
            "Z": [ 1378 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_src.storage_r_data_LUT4_Z_13": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 1613 ],
            "C": [ 1608 ],
            "D": [ 1512 ],
            "Z": [ 1381 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_src.storage_r_data_LUT4_Z_14": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 1612 ],
            "C": [ 1607 ],
            "D": [ 1512 ],
            "Z": [ 1384 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_src.storage_r_data_LUT4_Z_15": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 1606 ],
            "C": [ 1611 ],
            "D": [ 1512 ],
            "Z": [ 1387 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_src.storage_r_data_LUT4_Z_2": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 1649 ],
            "C": [ 1645 ],
            "D": [ 1512 ],
            "Z": [ 1391 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_src.storage_r_data_LUT4_Z_3": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 1648 ],
            "C": [ 1644 ],
            "D": [ 1512 ],
            "Z": [ 1394 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_src.storage_r_data_LUT4_Z_4": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 1639 ],
            "C": [ 1635 ],
            "D": [ 1512 ],
            "Z": [ 1397 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_src.storage_r_data_LUT4_Z_5": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 1638 ],
            "C": [ 1634 ],
            "D": [ 1512 ],
            "Z": [ 1400 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_src.storage_r_data_LUT4_Z_6": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 1637 ],
            "C": [ 1633 ],
            "D": [ 1512 ],
            "Z": [ 1403 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_src.storage_r_data_LUT4_Z_7": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 1636 ],
            "C": [ 1632 ],
            "D": [ 1512 ],
            "Z": [ 1406 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_src.storage_r_data_LUT4_Z_8": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 1627 ],
            "C": [ 1623 ],
            "D": [ 1512 ],
            "Z": [ 1409 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_src.storage_r_data_LUT4_Z_9": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 1626 ],
            "C": [ 1622 ],
            "D": [ 1512 ],
            "Z": [ 1412 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_src.storage_w_en_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 1652 ],
            "B": [ 1528 ],
            "C": [ 1653 ],
            "D": [ 1427 ],
            "Z": [ 1533 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_src.storage_w_en_LUT4_Z_A_LUT4_B": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000011110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 1652 ],
            "C": [ 1528 ],
            "D": [ 670 ],
            "Z": [ 1521 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_src.storage_w_en_LUT4_Z_A_LUT4_B_Z_CCU2C_S0": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:170|/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/arith_map.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 1571 ],
            "A1": [ 1561 ],
            "B0": [ "1" ],
            "B1": [ "0" ],
            "C0": [ "1" ],
            "C1": [ "1" ],
            "CIN": [ "1" ],
            "COUT": [ 1654 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 1576 ],
            "S1": [ 1566 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_src.storage_w_en_LUT4_Z_A_LUT4_B_Z_CCU2C_S0_1": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:168|/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/arith_map.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ "1" ],
            "A1": [ "0" ],
            "B0": [ 1571 ],
            "B1": [ 1561 ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ "0" ],
            "COUT": [ 1655 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 1577 ],
            "S1": [ 1567 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_src.storage_w_en_LUT4_Z_A_LUT4_B_Z_CCU2C_S0_1_COUT_CCU2C_CIN": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:168|/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/arith_map.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ "0" ],
            "A1": [ "0" ],
            "B0": [ 1530 ],
            "B1": [ 1528 ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 1656 ],
            "COUT": [ 1657 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 1537 ],
            "S1": [ 1585 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_src.storage_w_en_LUT4_Z_A_LUT4_B_Z_CCU2C_S0_1_COUT_CCU2C_COUT": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:168|/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/arith_map.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ "0" ],
            "A1": [ "0" ],
            "B0": [ 1551 ],
            "B1": [ 1541 ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 1655 ],
            "COUT": [ 1656 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 1557 ],
            "S1": [ 1547 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_src.storage_w_en_LUT4_Z_A_LUT4_B_Z_CCU2C_S0_COUT_CCU2C_CIN": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:170|/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/arith_map.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 1530 ],
            "A1": [ 1528 ],
            "B0": [ "0" ],
            "B1": [ "0" ],
            "C0": [ "1" ],
            "C1": [ "1" ],
            "CIN": [ 1658 ],
            "COUT": [ 1659 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 1536 ],
            "S1": [ 1584 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_src.storage_w_en_LUT4_Z_A_LUT4_B_Z_CCU2C_S0_COUT_CCU2C_COUT": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:170|/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/arith_map.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 1551 ],
            "A1": [ 1541 ],
            "B0": [ "0" ],
            "B1": [ "0" ],
            "C0": [ "1" ],
            "C1": [ "1" ],
            "CIN": [ 1654 ],
            "COUT": [ 1658 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 1556 ],
            "S1": [ 1546 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_src.storage_w_en_LUT4_Z_A_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:138.19-138.63"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 1660 ],
            "BLUT": [ 1661 ],
            "C0": [ 1541 ],
            "Z": [ 1652 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_src.storage_w_en_LUT4_Z_A_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:136.39-137.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ "0" ],
            "Z": [ 1660 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_src.storage_w_en_LUT4_Z_A_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:134.39-135.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 1530 ],
            "B": [ 1571 ],
            "C": [ 1561 ],
            "D": [ 1551 ],
            "Z": [ 1661 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_src.storage_w_en_LUT4_Z_C_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100001100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 1662 ],
            "C": [ 1663 ],
            "D": [ 1664 ],
            "Z": [ 1653 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_src.storage_w_en_LUT4_Z_C_LUT4_Z_D_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1001000000001001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 1665 ],
            "B": [ 1666 ],
            "C": [ 1667 ],
            "D": [ 1668 ],
            "Z": [ 1664 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_src_async.consume_cdc.stage0_TRELLIS_FF_Q": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:16.100-16.154"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 82 ],
            "DI": [ 1667 ],
            "LSR": [ "0" ],
            "Q": [ 1669 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_src_async.consume_cdc.stage0_TRELLIS_FF_Q_1": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:16.100-16.154"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 82 ],
            "DI": [ 1666 ],
            "LSR": [ "0" ],
            "Q": [ 1670 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_src_async.consume_cdc.stage0_TRELLIS_FF_Q_2": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:16.100-16.154"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 82 ],
            "DI": [ 1663 ],
            "LSR": [ "0" ],
            "Q": [ 1671 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_src_async.consume_cdc.stage1_LUT4_C": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0001010000101000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 1672 ],
            "B": [ 1673 ],
            "C": [ 1674 ],
            "D": [ 1675 ],
            "Z": [ 1676 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_src_async.consume_cdc.stage1_LUT4_C_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100001100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 1677 ],
            "C": [ 1678 ],
            "D": [ 1676 ],
            "Z": [ 1679 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_src_async.consume_cdc.stage1_TRELLIS_FF_Q": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:16.100-16.154"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 82 ],
            "DI": [ 1669 ],
            "LSR": [ "0" ],
            "Q": [ 1675 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_src_async.consume_cdc.stage1_TRELLIS_FF_Q_1": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:16.100-16.154"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 82 ],
            "DI": [ 1670 ],
            "LSR": [ "0" ],
            "Q": [ 1674 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_src_async.consume_cdc.stage1_TRELLIS_FF_Q_2": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:16.100-16.154"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 82 ],
            "DI": [ 1671 ],
            "LSR": [ "0" ],
            "Q": [ 1678 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_src_async.consume_cdc_consume_r_gry$next_L6MUX21_Z": {
          "hide_name": 0,
          "type": "L6MUX21",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:154.21-154.62"
          },
          "port_directions": {
            "D0": "input",
            "D1": "input",
            "SD": "input",
            "Z": "output"
          },
          "connections": {
            "D0": [ 1680 ],
            "D1": [ 1681 ],
            "SD": [ 1427 ],
            "Z": [ 1682 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_src_async.consume_cdc_consume_r_gry$next_L6MUX21_Z_1": {
          "hide_name": 0,
          "type": "L6MUX21",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:154.21-154.62"
          },
          "port_directions": {
            "D0": "input",
            "D1": "input",
            "SD": "input",
            "Z": "output"
          },
          "connections": {
            "D0": [ 1683 ],
            "D1": [ 1684 ],
            "SD": [ 1427 ],
            "Z": [ 1685 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_src_async.consume_cdc_consume_r_gry$next_L6MUX21_Z_1_D0_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:152.19-152.65"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 1686 ],
            "BLUT": [ 1687 ],
            "C0": [ 1667 ],
            "Z": [ 1683 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_src_async.consume_cdc_consume_r_gry$next_L6MUX21_Z_1_D0_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:144.39-145.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 1533 ],
            "C": [ 1688 ],
            "D": [ 1689 ],
            "Z": [ 1686 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_src_async.consume_cdc_consume_r_gry$next_L6MUX21_Z_1_D0_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:142.39-143.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 1533 ],
            "C": [ 1688 ],
            "D": [ 1689 ],
            "Z": [ 1687 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_src_async.consume_cdc_consume_r_gry$next_L6MUX21_Z_1_D1_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:153.19-153.65"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 1690 ],
            "BLUT": [ 1691 ],
            "C0": [ 1667 ],
            "Z": [ 1684 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_src_async.consume_cdc_consume_r_gry$next_L6MUX21_Z_1_D1_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:149.39-150.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 1665 ],
            "Z": [ 1690 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_src_async.consume_cdc_consume_r_gry$next_L6MUX21_Z_1_D1_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:147.39-148.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 1665 ],
            "Z": [ 1691 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_src_async.consume_cdc_consume_r_gry$next_L6MUX21_Z_D0_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:152.19-152.65"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 1692 ],
            "BLUT": [ 1693 ],
            "C0": [ 1667 ],
            "Z": [ 1680 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_src_async.consume_cdc_consume_r_gry$next_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0011111111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:144.39-145.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 1533 ],
            "C": [ 1688 ],
            "D": [ 1689 ],
            "Z": [ 1692 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_src_async.consume_cdc_consume_r_gry$next_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:142.39-143.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 1533 ],
            "C": [ 1688 ],
            "D": [ 1689 ],
            "Z": [ 1693 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_src_async.consume_cdc_consume_r_gry$next_L6MUX21_Z_D1_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:153.19-153.65"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 1694 ],
            "BLUT": [ 1695 ],
            "C0": [ 1667 ],
            "Z": [ 1681 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_src_async.consume_cdc_consume_r_gry$next_L6MUX21_Z_D1_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:149.39-150.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 1668 ],
            "Z": [ 1694 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_src_async.consume_cdc_consume_r_gry$next_L6MUX21_Z_D1_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:147.39-148.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 1668 ],
            "Z": [ 1695 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_src_async.consume_cdc_consume_r_gry$next_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:138.19-138.63"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 1696 ],
            "BLUT": [ 1697 ],
            "C0": [ 1427 ],
            "Z": [ 1698 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_src_async.consume_cdc_consume_r_gry$next_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:136.39-137.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 1662 ],
            "Z": [ 1696 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_src_async.consume_cdc_consume_r_gry$next_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000001111111100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:134.39-135.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 1533 ],
            "C": [ 1688 ],
            "D": [ 1689 ],
            "Z": [ 1697 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_src_async.consume_cdc_consume_r_gry_TRELLIS_FF_Q": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:16.100-16.154"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 82 ],
            "DI": [ 1685 ],
            "LSR": [ "0" ],
            "Q": [ 1666 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_src_async.consume_cdc_consume_r_gry_TRELLIS_FF_Q_1": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:16.100-16.154"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 82 ],
            "DI": [ 1698 ],
            "LSR": [ "0" ],
            "Q": [ 1663 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_src_async.consume_enc.i_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0011111111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 1533 ],
            "C": [ 1688 ],
            "D": [ 1689 ],
            "Z": [ 1699 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_src_async.consume_enc.i_LUT4_Z_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000111111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:119.33-120.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 1533 ],
            "D": [ 1688 ],
            "Z": [ 1700 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_src_async.consume_r_bin$next_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:138.19-138.63"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 1701 ],
            "BLUT": [ 1702 ],
            "C0": [ 1689 ],
            "Z": [ 1703 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_src_async.consume_r_bin$next_PFUMX_Z_1": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:138.19-138.63"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 1704 ],
            "BLUT": [ 1705 ],
            "C0": [ 1662 ],
            "Z": [ 1706 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_src_async.consume_r_bin$next_PFUMX_Z_1_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0010001100110010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:136.39-137.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 1427 ],
            "B": [ 1707 ],
            "C": [ 1533 ],
            "D": [ 1688 ],
            "Z": [ 1704 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_src_async.consume_r_bin$next_PFUMX_Z_1_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100110111011100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:134.39-135.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 1427 ],
            "B": [ 1707 ],
            "C": [ 1533 ],
            "D": [ 1688 ],
            "Z": [ 1705 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_src_async.consume_r_bin$next_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1010101010111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:136.39-137.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 1707 ],
            "B": [ 1533 ],
            "C": [ 1688 ],
            "D": [ 1427 ],
            "Z": [ 1701 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_src_async.consume_r_bin$next_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1010101011101010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:134.39-135.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 1707 ],
            "B": [ 1533 ],
            "C": [ 1688 ],
            "D": [ 1427 ],
            "Z": [ 1702 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_src_async.consume_r_bin$next_PFUMX_Z_BLUT_LUT4_Z_A_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0011110000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 1665 ],
            "C": [ 1668 ],
            "D": [ 1427 ],
            "Z": [ 1707 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_src_async.consume_r_bin_TRELLIS_FF_Q": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:16.100-16.154"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 82 ],
            "DI": [ 1682 ],
            "LSR": [ "0" ],
            "Q": [ 1667 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_src_async.consume_r_bin_TRELLIS_FF_Q_1": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:16.100-16.154"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 82 ],
            "DI": [ 1703 ],
            "LSR": [ "0" ],
            "Q": [ 1689 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_src_async.consume_r_bin_TRELLIS_FF_Q_2": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:16.100-16.154"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 82 ],
            "DI": [ 1706 ],
            "LSR": [ "0" ],
            "Q": [ 1688 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_src_async.produce_cdc.stage0_TRELLIS_FF_Q": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:16.100-16.154"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 82 ],
            "DI": [ 1672 ],
            "LSR": [ "0" ],
            "Q": [ 1708 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_src_async.produce_cdc.stage0_TRELLIS_FF_Q_1": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:16.100-16.154"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 82 ],
            "DI": [ 1673 ],
            "LSR": [ "0" ],
            "Q": [ 1709 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_src_async.produce_cdc.stage0_TRELLIS_FF_Q_2": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:16.100-16.154"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 82 ],
            "DI": [ 1677 ],
            "LSR": [ "0" ],
            "Q": [ 1710 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_src_async.produce_cdc.stage1_TRELLIS_FF_Q": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:16.100-16.154"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 82 ],
            "DI": [ 1708 ],
            "LSR": [ "0" ],
            "Q": [ 1668 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_src_async.produce_cdc.stage1_TRELLIS_FF_Q_1": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:16.100-16.154"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 82 ],
            "DI": [ 1709 ],
            "LSR": [ "0" ],
            "Q": [ 1665 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_src_async.produce_cdc.stage1_TRELLIS_FF_Q_2": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:16.100-16.154"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 82 ],
            "DI": [ 1710 ],
            "LSR": [ "0" ],
            "Q": [ 1662 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_src_async.produce_cdc_produce_w_gry_TRELLIS_FF_Q": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:68.164-68.215"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 82 ],
            "DI": [ 1711 ],
            "LSR": [ 81 ],
            "Q": [ 1672 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_src_async.produce_cdc_produce_w_gry_TRELLIS_FF_Q_1": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:68.164-68.215"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 82 ],
            "DI": [ 1712 ],
            "LSR": [ 81 ],
            "Q": [ 1673 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_src_async.produce_cdc_produce_w_gry_TRELLIS_FF_Q_2": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:68.164-68.215"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 82 ],
            "DI": [ 1713 ],
            "LSR": [ 81 ],
            "Q": [ 1677 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_src_async.produce_enc.i_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0111111110000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 1714 ],
            "B": [ 1715 ],
            "C": [ 1716 ],
            "D": [ 1672 ],
            "Z": [ 1711 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_src_async.produce_enc.i_LUT4_Z_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0011111111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 1714 ],
            "C": [ 1715 ],
            "D": [ 1716 ],
            "Z": [ 1717 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_src_async.produce_enc.i_LUT4_Z_2": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000111111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:119.33-120.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 1714 ],
            "D": [ 1715 ],
            "Z": [ 1718 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_src_async.produce_enc_o_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000011111111000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 1714 ],
            "B": [ 1715 ],
            "C": [ 1716 ],
            "D": [ 1672 ],
            "Z": [ 1712 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_src_async.produce_enc_o_LUT4_Z_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000001111111100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 1714 ],
            "C": [ 1715 ],
            "D": [ 1716 ],
            "Z": [ 1713 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_src_async.produce_w_bin_TRELLIS_FF_Q": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:68.164-68.215"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 82 ],
            "DI": [ 1717 ],
            "LSR": [ 81 ],
            "Q": [ 1716 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_src_async.produce_w_bin_TRELLIS_FF_Q_1": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:68.164-68.215"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 82 ],
            "DI": [ 1718 ],
            "LSR": [ 81 ],
            "Q": [ 1715 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_src_async.storage.0.0.0": {
          "hide_name": 0,
          "type": "TRELLIS_DPR16X4",
          "parameters": {
            "INITVAL": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx0000000000000000",
            "WCKMUX": "WCK",
            "WREMUX": "WRE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/lutrams_map.v:19.4-27.3"
          },
          "port_directions": {
            "DI": "input",
            "DO": "output",
            "RAD": "input",
            "WAD": "input",
            "WCK": "input",
            "WRE": "input"
          },
          "connections": {
            "DI": [ 1719, 1720, 1721, 1722 ],
            "DO": [ 1723, 1724, 1725, 1726 ],
            "RAD": [ 1700, 1699, "0", "0" ],
            "WAD": [ 1715, 1716, "0", "0" ],
            "WCK": [ 82 ],
            "WRE": [ 1714 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_src_async.storage.1.0.0": {
          "hide_name": 0,
          "type": "TRELLIS_DPR16X4",
          "parameters": {
            "INITVAL": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx0000000000000000",
            "WCKMUX": "WCK",
            "WREMUX": "WRE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/lutrams_map.v:19.4-27.3"
          },
          "port_directions": {
            "DI": "input",
            "DO": "output",
            "RAD": "input",
            "WAD": "input",
            "WCK": "input",
            "WRE": "input"
          },
          "connections": {
            "DI": [ 1727, 1728, 1729, 1730 ],
            "DO": [ 1731, 1732, 1733, 1734 ],
            "RAD": [ 1700, 1699, "0", "0" ],
            "WAD": [ 1715, 1716, "0", "0" ],
            "WCK": [ 82 ],
            "WRE": [ 1714 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_src_async.storage.2.0.0": {
          "hide_name": 0,
          "type": "TRELLIS_DPR16X4",
          "parameters": {
            "INITVAL": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx0000000000000000",
            "WCKMUX": "WCK",
            "WREMUX": "WRE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/lutrams_map.v:19.4-27.3"
          },
          "port_directions": {
            "DI": "input",
            "DO": "output",
            "RAD": "input",
            "WAD": "input",
            "WCK": "input",
            "WRE": "input"
          },
          "connections": {
            "DI": [ 1735, 1736, 1737, 1738 ],
            "DO": [ 1739, 1740, 1741, 1742 ],
            "RAD": [ 1700, 1699, "0", "0" ],
            "WAD": [ 1715, 1716, "0", "0" ],
            "WCK": [ 82 ],
            "WRE": [ 1714 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_src_async.storage.3.0.0": {
          "hide_name": 0,
          "type": "TRELLIS_DPR16X4",
          "parameters": {
            "INITVAL": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx0000000000000000",
            "WCKMUX": "WCK",
            "WREMUX": "WRE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/lutrams_map.v:19.4-27.3"
          },
          "port_directions": {
            "DI": "input",
            "DO": "output",
            "RAD": "input",
            "WAD": "input",
            "WCK": "input",
            "WRE": "input"
          },
          "connections": {
            "DI": [ 1743, 1744, 1745, 1746 ],
            "DO": [ 1747, 1748, 1749, 1750 ],
            "RAD": [ 1700, 1699, "0", "0" ],
            "WAD": [ 1715, 1716, "0", "0" ],
            "WCK": [ 82 ],
            "WRE": [ 1714 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_src_async.storage_r_data_TRELLIS_FF_Q": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:16.100-16.154"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 82 ],
            "DI": [ 1750 ],
            "LSR": [ "0" ],
            "Q": [ 1643 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_src_async.storage_r_data_TRELLIS_FF_Q_1": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:16.100-16.154"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 82 ],
            "DI": [ 1749 ],
            "LSR": [ "0" ],
            "Q": [ 1642 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_src_async.storage_r_data_TRELLIS_FF_Q_10": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:16.100-16.154"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 82 ],
            "DI": [ 1732 ],
            "LSR": [ "0" ],
            "Q": [ 1617 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_src_async.storage_r_data_TRELLIS_FF_Q_11": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:16.100-16.154"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 82 ],
            "DI": [ 1731 ],
            "LSR": [ "0" ],
            "Q": [ 1616 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_src_async.storage_r_data_TRELLIS_FF_Q_12": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:16.100-16.154"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 82 ],
            "DI": [ 1726 ],
            "LSR": [ "0" ],
            "Q": [ 1605 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_src_async.storage_r_data_TRELLIS_FF_Q_13": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:16.100-16.154"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 82 ],
            "DI": [ 1725 ],
            "LSR": [ "0" ],
            "Q": [ 1604 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_src_async.storage_r_data_TRELLIS_FF_Q_14": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:16.100-16.154"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 82 ],
            "DI": [ 1724 ],
            "LSR": [ "0" ],
            "Q": [ 1603 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_src_async.storage_r_data_TRELLIS_FF_Q_15": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:16.100-16.154"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 82 ],
            "DI": [ 1723 ],
            "LSR": [ "0" ],
            "Q": [ 1602 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_src_async.storage_r_data_TRELLIS_FF_Q_2": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:16.100-16.154"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 82 ],
            "DI": [ 1748 ],
            "LSR": [ "0" ],
            "Q": [ 1641 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_src_async.storage_r_data_TRELLIS_FF_Q_3": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:16.100-16.154"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 82 ],
            "DI": [ 1747 ],
            "LSR": [ "0" ],
            "Q": [ 1640 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_src_async.storage_r_data_TRELLIS_FF_Q_4": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:16.100-16.154"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 82 ],
            "DI": [ 1742 ],
            "LSR": [ "0" ],
            "Q": [ 1631 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_src_async.storage_r_data_TRELLIS_FF_Q_5": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:16.100-16.154"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 82 ],
            "DI": [ 1741 ],
            "LSR": [ "0" ],
            "Q": [ 1630 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_src_async.storage_r_data_TRELLIS_FF_Q_6": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:16.100-16.154"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 82 ],
            "DI": [ 1740 ],
            "LSR": [ "0" ],
            "Q": [ 1629 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_src_async.storage_r_data_TRELLIS_FF_Q_7": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:16.100-16.154"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 82 ],
            "DI": [ 1739 ],
            "LSR": [ "0" ],
            "Q": [ 1628 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_src_async.storage_r_data_TRELLIS_FF_Q_8": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:16.100-16.154"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 82 ],
            "DI": [ 1734 ],
            "LSR": [ "0" ],
            "Q": [ 1619 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_src_async.storage_r_data_TRELLIS_FF_Q_9": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:16.100-16.154"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 82 ],
            "DI": [ 1733 ],
            "LSR": [ "0" ],
            "Q": [ 1618 ]
          }
        },
        "tb.fifo_test.interface_fifo.fifo_src_async.storage_w_en_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0001000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 1751 ],
            "B": [ 1679 ],
            "C": [ 171 ],
            "D": [ 1752 ],
            "Z": [ 1714 ]
          }
        },
        "tb.fifo_test.interface_fifo.next_dstfifo_writeable_from_sdram_LUT4_B": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000110000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:134.39-135.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 1753 ],
            "C": [ 1754 ],
            "D": [ 548 ],
            "Z": [ 1211 ]
          }
        },
        "tb.fifo_test.interface_fifo.next_dstfifo_writeable_from_sdram_LUT4_B_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0101110011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 1755 ],
            "B": [ 1753 ],
            "C": [ 548 ],
            "D": [ 1202 ],
            "Z": [ 1205 ]
          }
        },
        "tb.fifo_test.interface_fifo.next_dstfifo_writeable_from_sdram_TRELLIS_FF_Q": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:68.164-68.215"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 82 ],
            "DI": [ 1756 ],
            "LSR": [ 81 ],
            "Q": [ 1753 ]
          }
        },
        "tb.fifo_test.interface_fifo.next_srcfifo_readable_to_sdram_LUT4_A": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100111111111110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:136.39-137.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 1757 ],
            "B": [ 1754 ],
            "C": [ 1753 ],
            "D": [ 548 ],
            "Z": [ 1758 ]
          }
        },
        "tb.fifo_test.interface_fifo.next_srcfifo_readable_to_sdram_LUT4_B": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000110011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:136.39-137.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 1757 ],
            "C": [ 1754 ],
            "D": [ 548 ],
            "Z": [ 1210 ]
          }
        },
        "tb.fifo_test.interface_fifo.next_srcfifo_readable_to_sdram_LUT4_D": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:119.33-120.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 1754 ],
            "D": [ 1757 ],
            "Z": [ 1755 ]
          }
        },
        "tb.fifo_test.interface_fifo.next_srcfifo_readable_to_sdram_TRELLIS_FF_Q": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:68.164-68.215"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 82 ],
            "DI": [ 1759 ],
            "LSR": [ 81 ],
            "Q": [ 1757 ]
          }
        },
        "tb.fifo_test.interface_fifo.numburst_index_LUT4_A": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0111111111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:136.39-137.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 1760 ],
            "B": [ 545 ],
            "C": [ 546 ],
            "D": [ 544 ],
            "Z": [ 1761 ]
          }
        },
        "tb.fifo_test.interface_fifo.numburst_index_LUT4_D": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:114.33-115.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 1760 ],
            "Z": [ 1762 ]
          }
        },
        "tb.fifo_test.interface_fifo.numburst_index_TRELLIS_FF_Q": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 1763 ],
            "CLK": [ 82 ],
            "DI": [ 1762 ],
            "LSR": [ 81 ],
            "Q": [ 1760 ]
          }
        },
        "tb.fifo_test.interface_fifo.numburst_index_TRELLIS_FF_Q_CE_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 548 ],
            "B": [ 544 ],
            "C": [ 545 ],
            "D": [ 546 ],
            "Z": [ 1763 ]
          }
        },
        "tb.fifo_test.interface_fifo.pin_ctrl._io__cas_TRELLIS_FF_Q": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 1764 ],
            "CLK": [ 82 ],
            "DI": [ 1765 ],
            "LSR": [ 81 ],
            "Q": [ 212 ]
          }
        },
        "tb.fifo_test.interface_fifo.pin_ctrl._io__cas_TRELLIS_FF_Q_DI_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0111000000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 1766 ],
            "B": [ 1767 ],
            "C": [ 1768 ],
            "D": [ 1769 ],
            "Z": [ 1765 ]
          }
        },
        "tb.fifo_test.interface_fifo.pin_ctrl._io__cas_TRELLIS_FF_Q_DI_LUT4_Z_D_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111100110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 1766 ],
            "C": [ 1770 ],
            "D": [ 1771 ],
            "Z": [ 1769 ]
          }
        },
        "tb.fifo_test.interface_fifo.pin_ctrl._io__clk_en_TRELLIS_FF_Q": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:68.164-68.215"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 82 ],
            "DI": [ 1772 ],
            "LSR": [ 81 ],
            "Q": [ 214 ]
          }
        },
        "tb.fifo_test.interface_fifo.pin_ctrl._io__cs_TRELLIS_FF_Q": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 1773 ],
            "CLK": [ 82 ],
            "DI": [ 1764 ],
            "LSR": [ 81 ],
            "Q": [ 216 ]
          }
        },
        "tb.fifo_test.interface_fifo.pin_ctrl._io__cs_TRELLIS_FF_Q_CE_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100111111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 1774 ],
            "C": [ 1766 ],
            "D": [ 1775 ],
            "Z": [ 1773 ]
          }
        },
        "tb.fifo_test.interface_fifo.pin_ctrl._io__cs_TRELLIS_FF_Q_CE_LUT4_Z_B_LUT4_B": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100111111110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 1774 ],
            "C": [ 1766 ],
            "D": [ 1768 ],
            "Z": [ 1764 ]
          }
        },
        "tb.fifo_test.interface_fifo.pin_ctrl._io__cs_TRELLIS_FF_Q_CE_LUT4_Z_B_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:119.33-120.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 1770 ],
            "D": [ 1771 ],
            "Z": [ 1774 ]
          }
        },
        "tb.fifo_test.interface_fifo.pin_ctrl._io__dqm_TRELLIS_FF_Q": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:68.164-68.215"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 82 ],
            "DI": [ 1776 ],
            "LSR": [ 1777 ],
            "Q": [ 250 ]
          }
        },
        "tb.fifo_test.interface_fifo.pin_ctrl._io__ras_TRELLIS_FF_Q": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 1764 ],
            "CLK": [ 82 ],
            "DI": [ 1778 ],
            "LSR": [ 81 ],
            "Q": [ 252 ]
          }
        },
        "tb.fifo_test.interface_fifo.pin_ctrl._io__ras_TRELLIS_FF_Q_DI_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000111100010000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 1771 ],
            "B": [ 1770 ],
            "C": [ 1768 ],
            "D": [ 1766 ],
            "Z": [ 1778 ]
          }
        },
        "tb.fifo_test.interface_fifo.pin_ctrl._io__rw_cipo__dq_TRELLIS_FF_Q": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:68.164-68.215"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 82 ],
            "DI": [ 233 ],
            "LSR": [ 81 ],
            "Q": [ 1779 ]
          }
        },
        "tb.fifo_test.interface_fifo.pin_ctrl._io__rw_cipo__dq_TRELLIS_FF_Q_1": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:68.164-68.215"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 82 ],
            "DI": [ 231 ],
            "LSR": [ 81 ],
            "Q": [ 1780 ]
          }
        },
        "tb.fifo_test.interface_fifo.pin_ctrl._io__rw_cipo__dq_TRELLIS_FF_Q_10": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:68.164-68.215"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 82 ],
            "DI": [ 241 ],
            "LSR": [ 81 ],
            "Q": [ 1781 ]
          }
        },
        "tb.fifo_test.interface_fifo.pin_ctrl._io__rw_cipo__dq_TRELLIS_FF_Q_11": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:68.164-68.215"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 82 ],
            "DI": [ 239 ],
            "LSR": [ 81 ],
            "Q": [ 1782 ]
          }
        },
        "tb.fifo_test.interface_fifo.pin_ctrl._io__rw_cipo__dq_TRELLIS_FF_Q_12": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:68.164-68.215"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 82 ],
            "DI": [ 237 ],
            "LSR": [ 81 ],
            "Q": [ 1783 ]
          }
        },
        "tb.fifo_test.interface_fifo.pin_ctrl._io__rw_cipo__dq_TRELLIS_FF_Q_13": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:68.164-68.215"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 82 ],
            "DI": [ 235 ],
            "LSR": [ 81 ],
            "Q": [ 1784 ]
          }
        },
        "tb.fifo_test.interface_fifo.pin_ctrl._io__rw_cipo__dq_TRELLIS_FF_Q_14": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:68.164-68.215"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 82 ],
            "DI": [ 221 ],
            "LSR": [ 81 ],
            "Q": [ 1785 ]
          }
        },
        "tb.fifo_test.interface_fifo.pin_ctrl._io__rw_cipo__dq_TRELLIS_FF_Q_15": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:68.164-68.215"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 82 ],
            "DI": [ 218 ],
            "LSR": [ 81 ],
            "Q": [ 1786 ]
          }
        },
        "tb.fifo_test.interface_fifo.pin_ctrl._io__rw_cipo__dq_TRELLIS_FF_Q_2": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:68.164-68.215"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 82 ],
            "DI": [ 229 ],
            "LSR": [ 81 ],
            "Q": [ 1787 ]
          }
        },
        "tb.fifo_test.interface_fifo.pin_ctrl._io__rw_cipo__dq_TRELLIS_FF_Q_3": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:68.164-68.215"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 82 ],
            "DI": [ 227 ],
            "LSR": [ 81 ],
            "Q": [ 1788 ]
          }
        },
        "tb.fifo_test.interface_fifo.pin_ctrl._io__rw_cipo__dq_TRELLIS_FF_Q_4": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:68.164-68.215"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 82 ],
            "DI": [ 225 ],
            "LSR": [ 81 ],
            "Q": [ 1789 ]
          }
        },
        "tb.fifo_test.interface_fifo.pin_ctrl._io__rw_cipo__dq_TRELLIS_FF_Q_5": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:68.164-68.215"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 82 ],
            "DI": [ 223 ],
            "LSR": [ 81 ],
            "Q": [ 1790 ]
          }
        },
        "tb.fifo_test.interface_fifo.pin_ctrl._io__rw_cipo__dq_TRELLIS_FF_Q_6": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:68.164-68.215"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 82 ],
            "DI": [ 249 ],
            "LSR": [ 81 ],
            "Q": [ 1791 ]
          }
        },
        "tb.fifo_test.interface_fifo.pin_ctrl._io__rw_cipo__dq_TRELLIS_FF_Q_7": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:68.164-68.215"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 82 ],
            "DI": [ 247 ],
            "LSR": [ 81 ],
            "Q": [ 1792 ]
          }
        },
        "tb.fifo_test.interface_fifo.pin_ctrl._io__rw_cipo__dq_TRELLIS_FF_Q_8": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:68.164-68.215"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 82 ],
            "DI": [ 245 ],
            "LSR": [ 81 ],
            "Q": [ 1793 ]
          }
        },
        "tb.fifo_test.interface_fifo.pin_ctrl._io__rw_cipo__dq_TRELLIS_FF_Q_9": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:68.164-68.215"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 82 ],
            "DI": [ 243 ],
            "LSR": [ 81 ],
            "Q": [ 1794 ]
          }
        },
        "tb.fifo_test.interface_fifo.pin_ctrl._io__rw_cipo__read_active_TRELLIS_FF_Q": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:68.164-68.215"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 82 ],
            "DI": [ 1795 ],
            "LSR": [ 81 ],
            "Q": [ 1796 ]
          }
        },
        "tb.fifo_test.interface_fifo.pin_ctrl._io__rw_copi__a_TRELLIS_FF_Q": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:68.164-68.215"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 82 ],
            "DI": [ 1797 ],
            "LSR": [ 1777 ],
            "Q": [ 200 ]
          }
        },
        "tb.fifo_test.interface_fifo.pin_ctrl._io__rw_copi__a_TRELLIS_FF_Q_1": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:68.164-68.215"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 82 ],
            "DI": [ 1798 ],
            "LSR": [ 1777 ],
            "Q": [ 199 ]
          }
        },
        "tb.fifo_test.interface_fifo.pin_ctrl._io__rw_copi__a_TRELLIS_FF_Q_10": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:68.164-68.215"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 82 ],
            "DI": [ 1799 ],
            "LSR": [ 81 ],
            "Q": [ 203 ]
          }
        },
        "tb.fifo_test.interface_fifo.pin_ctrl._io__rw_copi__a_TRELLIS_FF_Q_11": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:68.164-68.215"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 82 ],
            "DI": [ 1800 ],
            "LSR": [ 81 ],
            "Q": [ 197 ]
          }
        },
        "tb.fifo_test.interface_fifo.pin_ctrl._io__rw_copi__a_TRELLIS_FF_Q_12": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:68.164-68.215"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 82 ],
            "DI": [ 1801 ],
            "LSR": [ 81 ],
            "Q": [ 196 ]
          }
        },
        "tb.fifo_test.interface_fifo.pin_ctrl._io__rw_copi__a_TRELLIS_FF_Q_2": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:68.164-68.215"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 82 ],
            "DI": [ 1802 ],
            "LSR": [ 1777 ],
            "Q": [ 208 ]
          }
        },
        "tb.fifo_test.interface_fifo.pin_ctrl._io__rw_copi__a_TRELLIS_FF_Q_3": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:68.164-68.215"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 82 ],
            "DI": [ 1803 ],
            "LSR": [ 1777 ],
            "Q": [ 207 ]
          }
        },
        "tb.fifo_test.interface_fifo.pin_ctrl._io__rw_copi__a_TRELLIS_FF_Q_4": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:68.164-68.215"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 82 ],
            "DI": [ 1804 ],
            "LSR": [ 1777 ],
            "Q": [ 206 ]
          }
        },
        "tb.fifo_test.interface_fifo.pin_ctrl._io__rw_copi__a_TRELLIS_FF_Q_5": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:68.164-68.215"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 82 ],
            "DI": [ 1805 ],
            "LSR": [ 1777 ],
            "Q": [ 205 ]
          }
        },
        "tb.fifo_test.interface_fifo.pin_ctrl._io__rw_copi__a_TRELLIS_FF_Q_6": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:68.164-68.215"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 82 ],
            "DI": [ 1806 ],
            "LSR": [ 1777 ],
            "Q": [ 202 ]
          }
        },
        "tb.fifo_test.interface_fifo.pin_ctrl._io__rw_copi__a_TRELLIS_FF_Q_7": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:68.164-68.215"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 82 ],
            "DI": [ 1807 ],
            "LSR": [ 1777 ],
            "Q": [ 201 ]
          }
        },
        "tb.fifo_test.interface_fifo.pin_ctrl._io__rw_copi__a_TRELLIS_FF_Q_8": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:68.164-68.215"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 82 ],
            "DI": [ 1808 ],
            "LSR": [ 81 ],
            "Q": [ 198 ]
          }
        },
        "tb.fifo_test.interface_fifo.pin_ctrl._io__rw_copi__a_TRELLIS_FF_Q_8_DI_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:138.19-138.63"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 1809 ],
            "BLUT": [ 1810 ],
            "C0": [ 1768 ],
            "Z": [ 1808 ]
          }
        },
        "tb.fifo_test.interface_fifo.pin_ctrl._io__rw_copi__a_TRELLIS_FF_Q_8_DI_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1101000011011100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:136.39-137.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 1766 ],
            "B": [ 1811 ],
            "C": [ 1770 ],
            "D": [ 1771 ],
            "Z": [ 1809 ]
          }
        },
        "tb.fifo_test.interface_fifo.pin_ctrl._io__rw_copi__a_TRELLIS_FF_Q_8_DI_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100111011000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:134.39-135.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 1766 ],
            "B": [ 1811 ],
            "C": [ 1770 ],
            "D": [ 1771 ],
            "Z": [ 1810 ]
          }
        },
        "tb.fifo_test.interface_fifo.pin_ctrl._io__rw_copi__a_TRELLIS_FF_Q_9": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:68.164-68.215"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 82 ],
            "DI": [ 1812 ],
            "LSR": [ 81 ],
            "Q": [ 204 ]
          }
        },
        "tb.fifo_test.interface_fifo.pin_ctrl._io__rw_copi__ba_TRELLIS_FF_Q": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:68.164-68.215"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 82 ],
            "DI": [ 1813 ],
            "LSR": [ 1777 ],
            "Q": [ 210 ]
          }
        },
        "tb.fifo_test.interface_fifo.pin_ctrl._io__rw_copi__ba_TRELLIS_FF_Q_1": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:68.164-68.215"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 82 ],
            "DI": [ 1814 ],
            "LSR": [ 1777 ],
            "Q": [ 209 ]
          }
        },
        "tb.fifo_test.interface_fifo.pin_ctrl._io__rw_copi__dq_TRELLIS_FF_Q": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:68.164-68.215"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 82 ],
            "DI": [ 1815 ],
            "LSR": [ 1777 ],
            "Q": [ 232 ]
          }
        },
        "tb.fifo_test.interface_fifo.pin_ctrl._io__rw_copi__dq_TRELLIS_FF_Q_1": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:68.164-68.215"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 82 ],
            "DI": [ 1816 ],
            "LSR": [ 1777 ],
            "Q": [ 230 ]
          }
        },
        "tb.fifo_test.interface_fifo.pin_ctrl._io__rw_copi__dq_TRELLIS_FF_Q_10": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:68.164-68.215"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 82 ],
            "DI": [ 1817 ],
            "LSR": [ 1777 ],
            "Q": [ 240 ]
          }
        },
        "tb.fifo_test.interface_fifo.pin_ctrl._io__rw_copi__dq_TRELLIS_FF_Q_11": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:68.164-68.215"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 82 ],
            "DI": [ 1818 ],
            "LSR": [ 1777 ],
            "Q": [ 238 ]
          }
        },
        "tb.fifo_test.interface_fifo.pin_ctrl._io__rw_copi__dq_TRELLIS_FF_Q_12": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:68.164-68.215"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 82 ],
            "DI": [ 1819 ],
            "LSR": [ 1777 ],
            "Q": [ 236 ]
          }
        },
        "tb.fifo_test.interface_fifo.pin_ctrl._io__rw_copi__dq_TRELLIS_FF_Q_13": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:68.164-68.215"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 82 ],
            "DI": [ 1820 ],
            "LSR": [ 1777 ],
            "Q": [ 234 ]
          }
        },
        "tb.fifo_test.interface_fifo.pin_ctrl._io__rw_copi__dq_TRELLIS_FF_Q_14": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:68.164-68.215"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 82 ],
            "DI": [ 1821 ],
            "LSR": [ 1777 ],
            "Q": [ 220 ]
          }
        },
        "tb.fifo_test.interface_fifo.pin_ctrl._io__rw_copi__dq_TRELLIS_FF_Q_15": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:68.164-68.215"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 82 ],
            "DI": [ 1822 ],
            "LSR": [ 1777 ],
            "Q": [ 217 ]
          }
        },
        "tb.fifo_test.interface_fifo.pin_ctrl._io__rw_copi__dq_TRELLIS_FF_Q_2": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:68.164-68.215"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 82 ],
            "DI": [ 1823 ],
            "LSR": [ 1777 ],
            "Q": [ 228 ]
          }
        },
        "tb.fifo_test.interface_fifo.pin_ctrl._io__rw_copi__dq_TRELLIS_FF_Q_3": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:68.164-68.215"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 82 ],
            "DI": [ 1824 ],
            "LSR": [ 1777 ],
            "Q": [ 226 ]
          }
        },
        "tb.fifo_test.interface_fifo.pin_ctrl._io__rw_copi__dq_TRELLIS_FF_Q_4": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:68.164-68.215"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 82 ],
            "DI": [ 1825 ],
            "LSR": [ 1777 ],
            "Q": [ 224 ]
          }
        },
        "tb.fifo_test.interface_fifo.pin_ctrl._io__rw_copi__dq_TRELLIS_FF_Q_5": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:68.164-68.215"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 82 ],
            "DI": [ 1826 ],
            "LSR": [ 1777 ],
            "Q": [ 222 ]
          }
        },
        "tb.fifo_test.interface_fifo.pin_ctrl._io__rw_copi__dq_TRELLIS_FF_Q_6": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:68.164-68.215"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 82 ],
            "DI": [ 1827 ],
            "LSR": [ 1777 ],
            "Q": [ 248 ]
          }
        },
        "tb.fifo_test.interface_fifo.pin_ctrl._io__rw_copi__dq_TRELLIS_FF_Q_7": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:68.164-68.215"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 82 ],
            "DI": [ 1828 ],
            "LSR": [ 1777 ],
            "Q": [ 246 ]
          }
        },
        "tb.fifo_test.interface_fifo.pin_ctrl._io__rw_copi__dq_TRELLIS_FF_Q_8": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:68.164-68.215"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 82 ],
            "DI": [ 1829 ],
            "LSR": [ 1777 ],
            "Q": [ 244 ]
          }
        },
        "tb.fifo_test.interface_fifo.pin_ctrl._io__rw_copi__dq_TRELLIS_FF_Q_9": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:68.164-68.215"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 82 ],
            "DI": [ 1830 ],
            "LSR": [ 1777 ],
            "Q": [ 242 ]
          }
        },
        "tb.fifo_test.interface_fifo.pin_ctrl._io__rw_copi__dq_oen_LUT4_D": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:114.33-115.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 1831 ],
            "Z": [ 219 ]
          }
        },
        "tb.fifo_test.interface_fifo.pin_ctrl._io__rw_copi__dq_oen_TRELLIS_FF_Q": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:68.164-68.215"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 82 ],
            "DI": [ 1832 ],
            "LSR": [ 1777 ],
            "Q": [ 1831 ]
          }
        },
        "tb.fifo_test.interface_fifo.pin_ctrl._io__rw_copi__read_active_TRELLIS_FF_Q": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:68.164-68.215"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 82 ],
            "DI": [ 1833 ],
            "LSR": [ 1777 ],
            "Q": [ 1795 ]
          }
        },
        "tb.fifo_test.interface_fifo.pin_ctrl._io__we_TRELLIS_FF_Q": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 1764 ],
            "CLK": [ 82 ],
            "DI": [ 1834 ],
            "LSR": [ 81 ],
            "Q": [ 254 ]
          }
        },
        "tb.fifo_test.interface_fifo.pin_ctrl._io__we_TRELLIS_FF_Q_DI_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1101001000001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 1768 ],
            "B": [ 1770 ],
            "C": [ 1766 ],
            "D": [ 1771 ],
            "Z": [ 1834 ]
          }
        },
        "tb.fifo_test.interface_fifo.pin_ctrl._ui__rw_cipo__dq_TRELLIS_FF_Q": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:68.164-68.215"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 82 ],
            "DI": [ 1779 ],
            "LSR": [ 81 ],
            "Q": [ 1835 ]
          }
        },
        "tb.fifo_test.interface_fifo.pin_ctrl._ui__rw_cipo__dq_TRELLIS_FF_Q_1": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:68.164-68.215"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 82 ],
            "DI": [ 1780 ],
            "LSR": [ 81 ],
            "Q": [ 1836 ]
          }
        },
        "tb.fifo_test.interface_fifo.pin_ctrl._ui__rw_cipo__dq_TRELLIS_FF_Q_10": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:68.164-68.215"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 82 ],
            "DI": [ 1781 ],
            "LSR": [ 81 ],
            "Q": [ 1837 ]
          }
        },
        "tb.fifo_test.interface_fifo.pin_ctrl._ui__rw_cipo__dq_TRELLIS_FF_Q_11": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:68.164-68.215"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 82 ],
            "DI": [ 1782 ],
            "LSR": [ 81 ],
            "Q": [ 1838 ]
          }
        },
        "tb.fifo_test.interface_fifo.pin_ctrl._ui__rw_cipo__dq_TRELLIS_FF_Q_12": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:68.164-68.215"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 82 ],
            "DI": [ 1783 ],
            "LSR": [ 81 ],
            "Q": [ 1839 ]
          }
        },
        "tb.fifo_test.interface_fifo.pin_ctrl._ui__rw_cipo__dq_TRELLIS_FF_Q_13": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:68.164-68.215"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 82 ],
            "DI": [ 1784 ],
            "LSR": [ 81 ],
            "Q": [ 1840 ]
          }
        },
        "tb.fifo_test.interface_fifo.pin_ctrl._ui__rw_cipo__dq_TRELLIS_FF_Q_14": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:68.164-68.215"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 82 ],
            "DI": [ 1785 ],
            "LSR": [ 81 ],
            "Q": [ 1841 ]
          }
        },
        "tb.fifo_test.interface_fifo.pin_ctrl._ui__rw_cipo__dq_TRELLIS_FF_Q_15": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:68.164-68.215"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 82 ],
            "DI": [ 1786 ],
            "LSR": [ 81 ],
            "Q": [ 1842 ]
          }
        },
        "tb.fifo_test.interface_fifo.pin_ctrl._ui__rw_cipo__dq_TRELLIS_FF_Q_2": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:68.164-68.215"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 82 ],
            "DI": [ 1787 ],
            "LSR": [ 81 ],
            "Q": [ 1843 ]
          }
        },
        "tb.fifo_test.interface_fifo.pin_ctrl._ui__rw_cipo__dq_TRELLIS_FF_Q_3": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:68.164-68.215"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 82 ],
            "DI": [ 1788 ],
            "LSR": [ 81 ],
            "Q": [ 1844 ]
          }
        },
        "tb.fifo_test.interface_fifo.pin_ctrl._ui__rw_cipo__dq_TRELLIS_FF_Q_4": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:68.164-68.215"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 82 ],
            "DI": [ 1789 ],
            "LSR": [ 81 ],
            "Q": [ 1845 ]
          }
        },
        "tb.fifo_test.interface_fifo.pin_ctrl._ui__rw_cipo__dq_TRELLIS_FF_Q_5": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:68.164-68.215"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 82 ],
            "DI": [ 1790 ],
            "LSR": [ 81 ],
            "Q": [ 1846 ]
          }
        },
        "tb.fifo_test.interface_fifo.pin_ctrl._ui__rw_cipo__dq_TRELLIS_FF_Q_6": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:68.164-68.215"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 82 ],
            "DI": [ 1791 ],
            "LSR": [ 81 ],
            "Q": [ 1847 ]
          }
        },
        "tb.fifo_test.interface_fifo.pin_ctrl._ui__rw_cipo__dq_TRELLIS_FF_Q_7": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:68.164-68.215"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 82 ],
            "DI": [ 1792 ],
            "LSR": [ 81 ],
            "Q": [ 1848 ]
          }
        },
        "tb.fifo_test.interface_fifo.pin_ctrl._ui__rw_cipo__dq_TRELLIS_FF_Q_8": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:68.164-68.215"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 82 ],
            "DI": [ 1793 ],
            "LSR": [ 81 ],
            "Q": [ 1849 ]
          }
        },
        "tb.fifo_test.interface_fifo.pin_ctrl._ui__rw_cipo__dq_TRELLIS_FF_Q_9": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:68.164-68.215"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 82 ],
            "DI": [ 1794 ],
            "LSR": [ 81 ],
            "Q": [ 1850 ]
          }
        },
        "tb.fifo_test.interface_fifo.pin_ctrl._ui__rw_cipo__read_active_TRELLIS_FF_Q": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:68.164-68.215"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 82 ],
            "DI": [ 1796 ],
            "LSR": [ 81 ],
            "Q": [ 1851 ]
          }
        },
        "tb.fifo_test.interface_fifo.pin_ctrl._ui__rw_copi__a_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 1852 ],
            "C": [ 1853 ],
            "D": [ 1854 ],
            "Z": [ 1812 ]
          }
        },
        "tb.fifo_test.interface_fifo.pin_ctrl._ui__rw_copi__a_LUT4_Z_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 1852 ],
            "C": [ 1855 ],
            "D": [ 1854 ],
            "Z": [ 1799 ]
          }
        },
        "tb.fifo_test.interface_fifo.pin_ctrl._ui__rw_copi__a_LUT4_Z_2": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 1852 ],
            "C": [ 1856 ],
            "D": [ 1854 ],
            "Z": [ 1800 ]
          }
        },
        "tb.fifo_test.interface_fifo.pin_ctrl._ui__rw_copi__a_LUT4_Z_3": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 1852 ],
            "C": [ 1857 ],
            "D": [ 1854 ],
            "Z": [ 1801 ]
          }
        },
        "tb.fifo_test.interface_fifo.pin_ctrl_ui__bus_is_refresh_not_readwrite_LUT4_D": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:119.33-120.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 81 ],
            "D": [ 1854 ],
            "Z": [ 1777 ]
          }
        },
        "tb.fifo_test.interface_fifo.pin_ctrl_ui__bus_is_refresh_not_readwrite_TRELLIS_FF_Q": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:68.164-68.215"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 82 ],
            "DI": [ 1858 ],
            "LSR": [ 81 ],
            "Q": [ 1854 ]
          }
        },
        "tb.fifo_test.interface_fifo.pin_ctrl_ui__readwrite__cmd_LUT4_C": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 1775 ],
            "C": [ 1859 ],
            "D": [ 1854 ],
            "Z": [ 1768 ]
          }
        },
        "tb.fifo_test.interface_fifo.pin_ctrl_ui__readwrite__cmd_LUT4_C_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0011001100001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 1860 ],
            "C": [ 1861 ],
            "D": [ 1854 ],
            "Z": [ 1771 ]
          }
        },
        "tb.fifo_test.interface_fifo.pin_ctrl_ui__readwrite__cmd_LUT4_C_2": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0011001100001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 1767 ],
            "C": [ 1862 ],
            "D": [ 1854 ],
            "Z": [ 1770 ]
          }
        },
        "tb.fifo_test.interface_fifo.pin_ctrl_ui__readwrite__cmd_LUT4_C_Z_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:119.33-120.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 1854 ],
            "D": [ 1863 ],
            "Z": [ 1811 ]
          }
        },
        "tb.fifo_test.interface_fifo.pin_ctrl_ui__readwrite__cmd_LUT4_C_Z_LUT4_Z_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:119.33-120.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 1854 ],
            "D": [ 1864 ],
            "Z": [ 1766 ]
          }
        },
        "tb.fifo_test.interface_fifo.pin_ctrl_ui__readwrite__cmd_TRELLIS_FF_Q": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:68.164-68.215"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 82 ],
            "DI": [ 1865 ],
            "LSR": [ 81 ],
            "Q": [ 1859 ]
          }
        },
        "tb.fifo_test.interface_fifo.pin_ctrl_ui__readwrite__cmd_TRELLIS_FF_Q_1": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:68.164-68.215"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 82 ],
            "DI": [ 1866 ],
            "LSR": [ 81 ],
            "Q": [ 1861 ]
          }
        },
        "tb.fifo_test.interface_fifo.pin_ctrl_ui__readwrite__cmd_TRELLIS_FF_Q_2": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:68.164-68.215"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 82 ],
            "DI": [ 1867 ],
            "LSR": [ 81 ],
            "Q": [ 1862 ]
          }
        },
        "tb.fifo_test.interface_fifo.pin_ctrl_ui__readwrite__dqm_TRELLIS_FF_Q": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:68.164-68.215"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 82 ],
            "DI": [ 1868 ],
            "LSR": [ 81 ],
            "Q": [ 1776 ]
          }
        },
        "tb.fifo_test.interface_fifo.pin_ctrl_ui__readwrite__rw_copi__a_TRELLIS_FF_Q": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:68.164-68.215"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 82 ],
            "DI": [ 1869 ],
            "LSR": [ 81 ],
            "Q": [ 1797 ]
          }
        },
        "tb.fifo_test.interface_fifo.pin_ctrl_ui__readwrite__rw_copi__a_TRELLIS_FF_Q_1": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:68.164-68.215"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 82 ],
            "DI": [ 1870 ],
            "LSR": [ 81 ],
            "Q": [ 1798 ]
          }
        },
        "tb.fifo_test.interface_fifo.pin_ctrl_ui__readwrite__rw_copi__a_TRELLIS_FF_Q_10": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:68.164-68.215"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 82 ],
            "DI": [ 1871 ],
            "LSR": [ 81 ],
            "Q": [ 1807 ]
          }
        },
        "tb.fifo_test.interface_fifo.pin_ctrl_ui__readwrite__rw_copi__a_TRELLIS_FF_Q_11": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:68.164-68.215"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 82 ],
            "DI": [ 1872 ],
            "LSR": [ 81 ],
            "Q": [ 1856 ]
          }
        },
        "tb.fifo_test.interface_fifo.pin_ctrl_ui__readwrite__rw_copi__a_TRELLIS_FF_Q_12": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:68.164-68.215"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 82 ],
            "DI": [ 1873 ],
            "LSR": [ 81 ],
            "Q": [ 1857 ]
          }
        },
        "tb.fifo_test.interface_fifo.pin_ctrl_ui__readwrite__rw_copi__a_TRELLIS_FF_Q_2": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:68.164-68.215"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 82 ],
            "DI": [ 1874 ],
            "LSR": [ 81 ],
            "Q": [ 1863 ]
          }
        },
        "tb.fifo_test.interface_fifo.pin_ctrl_ui__readwrite__rw_copi__a_TRELLIS_FF_Q_3": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:68.164-68.215"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 82 ],
            "DI": [ 1875 ],
            "LSR": [ 81 ],
            "Q": [ 1802 ]
          }
        },
        "tb.fifo_test.interface_fifo.pin_ctrl_ui__readwrite__rw_copi__a_TRELLIS_FF_Q_4": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:68.164-68.215"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 82 ],
            "DI": [ 1876 ],
            "LSR": [ 81 ],
            "Q": [ 1803 ]
          }
        },
        "tb.fifo_test.interface_fifo.pin_ctrl_ui__readwrite__rw_copi__a_TRELLIS_FF_Q_5": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:68.164-68.215"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 82 ],
            "DI": [ 1877 ],
            "LSR": [ 81 ],
            "Q": [ 1804 ]
          }
        },
        "tb.fifo_test.interface_fifo.pin_ctrl_ui__readwrite__rw_copi__a_TRELLIS_FF_Q_6": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:68.164-68.215"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 82 ],
            "DI": [ 1878 ],
            "LSR": [ 81 ],
            "Q": [ 1805 ]
          }
        },
        "tb.fifo_test.interface_fifo.pin_ctrl_ui__readwrite__rw_copi__a_TRELLIS_FF_Q_7": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:68.164-68.215"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 82 ],
            "DI": [ 1879 ],
            "LSR": [ 81 ],
            "Q": [ 1853 ]
          }
        },
        "tb.fifo_test.interface_fifo.pin_ctrl_ui__readwrite__rw_copi__a_TRELLIS_FF_Q_8": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:68.164-68.215"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 82 ],
            "DI": [ 1880 ],
            "LSR": [ 81 ],
            "Q": [ 1855 ]
          }
        },
        "tb.fifo_test.interface_fifo.pin_ctrl_ui__readwrite__rw_copi__a_TRELLIS_FF_Q_9": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:68.164-68.215"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 82 ],
            "DI": [ 1881 ],
            "LSR": [ 81 ],
            "Q": [ 1806 ]
          }
        },
        "tb.fifo_test.interface_fifo.pin_ctrl_ui__readwrite__rw_copi__ba_TRELLIS_FF_Q": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:68.164-68.215"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 82 ],
            "DI": [ 1882 ],
            "LSR": [ 81 ],
            "Q": [ 1813 ]
          }
        },
        "tb.fifo_test.interface_fifo.pin_ctrl_ui__readwrite__rw_copi__ba_TRELLIS_FF_Q_1": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:68.164-68.215"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 82 ],
            "DI": [ 1883 ],
            "LSR": [ 81 ],
            "Q": [ 1814 ]
          }
        },
        "tb.fifo_test.interface_fifo.pin_ctrl_ui__readwrite__rw_copi__dq_TRELLIS_FF_Q": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:68.164-68.215"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 82 ],
            "DI": [ 1884 ],
            "LSR": [ 81 ],
            "Q": [ 1815 ]
          }
        },
        "tb.fifo_test.interface_fifo.pin_ctrl_ui__readwrite__rw_copi__dq_TRELLIS_FF_Q_1": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:68.164-68.215"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 82 ],
            "DI": [ 1885 ],
            "LSR": [ 81 ],
            "Q": [ 1816 ]
          }
        },
        "tb.fifo_test.interface_fifo.pin_ctrl_ui__readwrite__rw_copi__dq_TRELLIS_FF_Q_10": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:68.164-68.215"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 82 ],
            "DI": [ 1886 ],
            "LSR": [ 81 ],
            "Q": [ 1817 ]
          }
        },
        "tb.fifo_test.interface_fifo.pin_ctrl_ui__readwrite__rw_copi__dq_TRELLIS_FF_Q_11": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:68.164-68.215"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 82 ],
            "DI": [ 1887 ],
            "LSR": [ 81 ],
            "Q": [ 1818 ]
          }
        },
        "tb.fifo_test.interface_fifo.pin_ctrl_ui__readwrite__rw_copi__dq_TRELLIS_FF_Q_12": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:68.164-68.215"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 82 ],
            "DI": [ 1888 ],
            "LSR": [ 81 ],
            "Q": [ 1819 ]
          }
        },
        "tb.fifo_test.interface_fifo.pin_ctrl_ui__readwrite__rw_copi__dq_TRELLIS_FF_Q_13": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:68.164-68.215"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 82 ],
            "DI": [ 1889 ],
            "LSR": [ 81 ],
            "Q": [ 1820 ]
          }
        },
        "tb.fifo_test.interface_fifo.pin_ctrl_ui__readwrite__rw_copi__dq_TRELLIS_FF_Q_14": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:68.164-68.215"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 82 ],
            "DI": [ 1890 ],
            "LSR": [ 81 ],
            "Q": [ 1821 ]
          }
        },
        "tb.fifo_test.interface_fifo.pin_ctrl_ui__readwrite__rw_copi__dq_TRELLIS_FF_Q_15": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:68.164-68.215"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 82 ],
            "DI": [ 1891 ],
            "LSR": [ 81 ],
            "Q": [ 1822 ]
          }
        },
        "tb.fifo_test.interface_fifo.pin_ctrl_ui__readwrite__rw_copi__dq_TRELLIS_FF_Q_2": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:68.164-68.215"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 82 ],
            "DI": [ 1892 ],
            "LSR": [ 81 ],
            "Q": [ 1823 ]
          }
        },
        "tb.fifo_test.interface_fifo.pin_ctrl_ui__readwrite__rw_copi__dq_TRELLIS_FF_Q_3": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:68.164-68.215"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 82 ],
            "DI": [ 1893 ],
            "LSR": [ 81 ],
            "Q": [ 1824 ]
          }
        },
        "tb.fifo_test.interface_fifo.pin_ctrl_ui__readwrite__rw_copi__dq_TRELLIS_FF_Q_4": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:68.164-68.215"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 82 ],
            "DI": [ 1894 ],
            "LSR": [ 81 ],
            "Q": [ 1825 ]
          }
        },
        "tb.fifo_test.interface_fifo.pin_ctrl_ui__readwrite__rw_copi__dq_TRELLIS_FF_Q_5": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:68.164-68.215"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 82 ],
            "DI": [ 1895 ],
            "LSR": [ 81 ],
            "Q": [ 1826 ]
          }
        },
        "tb.fifo_test.interface_fifo.pin_ctrl_ui__readwrite__rw_copi__dq_TRELLIS_FF_Q_6": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:68.164-68.215"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 82 ],
            "DI": [ 1896 ],
            "LSR": [ 81 ],
            "Q": [ 1827 ]
          }
        },
        "tb.fifo_test.interface_fifo.pin_ctrl_ui__readwrite__rw_copi__dq_TRELLIS_FF_Q_7": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:68.164-68.215"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 82 ],
            "DI": [ 1897 ],
            "LSR": [ 81 ],
            "Q": [ 1828 ]
          }
        },
        "tb.fifo_test.interface_fifo.pin_ctrl_ui__readwrite__rw_copi__dq_TRELLIS_FF_Q_8": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:68.164-68.215"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 82 ],
            "DI": [ 1898 ],
            "LSR": [ 81 ],
            "Q": [ 1829 ]
          }
        },
        "tb.fifo_test.interface_fifo.pin_ctrl_ui__readwrite__rw_copi__dq_TRELLIS_FF_Q_9": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:68.164-68.215"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 82 ],
            "DI": [ 1899 ],
            "LSR": [ 81 ],
            "Q": [ 1830 ]
          }
        },
        "tb.fifo_test.interface_fifo.pin_ctrl_ui__readwrite__rw_copi__dq_oen_TRELLIS_FF_Q": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:68.164-68.215"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 82 ],
            "DI": [ 1900 ],
            "LSR": [ 81 ],
            "Q": [ 1832 ]
          }
        },
        "tb.fifo_test.interface_fifo.pin_ctrl_ui__readwrite__rw_copi__read_active_TRELLIS_FF_Q": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:68.164-68.215"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 82 ],
            "DI": [ 1901 ],
            "LSR": [ 81 ],
            "Q": [ 1833 ]
          }
        },
        "tb.fifo_test.interface_fifo.pin_ctrl_ui__refresh__clk_en_TRELLIS_FF_Q": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:68.164-68.215"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 82 ],
            "DI": [ 1902 ],
            "LSR": [ 81 ],
            "Q": [ 1772 ]
          }
        },
        "tb.fifo_test.interface_fifo.pin_ctrl_ui__refresh__cmd_TRELLIS_FF_Q": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:68.164-68.215"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 82 ],
            "DI": [ 1903 ],
            "LSR": [ 81 ],
            "Q": [ 1864 ]
          }
        },
        "tb.fifo_test.interface_fifo.pin_ctrl_ui__refresh__cmd_TRELLIS_FF_Q_1": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:68.164-68.215"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 82 ],
            "DI": [ 1904 ],
            "LSR": [ 81 ],
            "Q": [ 1775 ]
          }
        },
        "tb.fifo_test.interface_fifo.pin_ctrl_ui__refresh__cmd_TRELLIS_FF_Q_2": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:68.164-68.215"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 82 ],
            "DI": [ 1905 ],
            "LSR": [ 81 ],
            "Q": [ 1860 ]
          }
        },
        "tb.fifo_test.interface_fifo.pin_ctrl_ui__refresh__cmd_TRELLIS_FF_Q_3": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:68.164-68.215"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 82 ],
            "DI": [ 1906 ],
            "LSR": [ 81 ],
            "Q": [ 1767 ]
          }
        },
        "tb.fifo_test.interface_fifo.pin_ctrl_ui__refresh__rw_copi__a_TRELLIS_FF_Q": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:68.164-68.215"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 82 ],
            "DI": [ 1907 ],
            "LSR": [ 81 ],
            "Q": [ 1852 ]
          }
        },
        "tb.fifo_test.interface_fifo.ram_wont_overfill_TRELLIS_FF_Q": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:68.164-68.215"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 82 ],
            "DI": [ 1908 ],
            "LSR": [ 81 ],
            "Q": [ 1909 ]
          }
        },
        "tb.fifo_test.interface_fifo.ram_wont_overfill_TRELLIS_FF_Q_DI_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:114.33-115.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 1910 ],
            "Z": [ 1908 ]
          }
        },
        "tb.fifo_test.interface_fifo.ram_wont_overfill_TRELLIS_FF_Q_DI_LUT4_Z_D_CCU2C_COUT": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/interface_fifo.py:275|/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/arith_map.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 745 ],
            "A1": [ 743 ],
            "B0": [ "1" ],
            "B1": [ "1" ],
            "C0": [ "1" ],
            "C1": [ "1" ],
            "CIN": [ 1911 ],
            "COUT": [ 1910 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 1912 ],
            "S1": [ 1913 ]
          }
        },
        "tb.fifo_test.interface_fifo.ram_wont_overfill_TRELLIS_FF_Q_DI_LUT4_Z_D_CCU2C_COUT_S0_CCU2C_S0": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/interface_fifo.py:275|/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/arith_map.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 812 ],
            "A1": [ 794 ],
            "B0": [ "1" ],
            "B1": [ "1" ],
            "C0": [ "1" ],
            "C1": [ "1" ],
            "CIN": [ 1914 ],
            "COUT": [ 1915 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 1916 ],
            "S1": [ 1917 ]
          }
        },
        "tb.fifo_test.interface_fifo.ram_wont_overfill_TRELLIS_FF_Q_DI_LUT4_Z_D_CCU2C_COUT_S0_CCU2C_S0_1": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/interface_fifo.py:275|/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/arith_map.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 852 ],
            "A1": [ 834 ],
            "B0": [ "1" ],
            "B1": [ "1" ],
            "C0": [ "1" ],
            "C1": [ "1" ],
            "CIN": [ 1918 ],
            "COUT": [ 1914 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 1919 ],
            "S1": [ 1920 ]
          }
        },
        "tb.fifo_test.interface_fifo.ram_wont_overfill_TRELLIS_FF_Q_DI_LUT4_Z_D_CCU2C_COUT_S0_CCU2C_S0_2": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/interface_fifo.py:275|/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/arith_map.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 892 ],
            "A1": [ 874 ],
            "B0": [ "0" ],
            "B1": [ "1" ],
            "C0": [ "1" ],
            "C1": [ "1" ],
            "CIN": [ 1921 ],
            "COUT": [ 1918 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 1922 ],
            "S1": [ 1923 ]
          }
        },
        "tb.fifo_test.interface_fifo.ram_wont_overfill_TRELLIS_FF_Q_DI_LUT4_Z_D_CCU2C_COUT_S0_CCU2C_S0_3": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/interface_fifo.py:275|/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/arith_map.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 932 ],
            "A1": [ 914 ],
            "B0": [ "1" ],
            "B1": [ "1" ],
            "C0": [ "1" ],
            "C1": [ "1" ],
            "CIN": [ 1924 ],
            "COUT": [ 1921 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 1925 ],
            "S1": [ 1926 ]
          }
        },
        "tb.fifo_test.interface_fifo.ram_wont_overfill_TRELLIS_FF_Q_DI_LUT4_Z_D_CCU2C_COUT_S0_CCU2C_S0_4": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/interface_fifo.py:275|/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/arith_map.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 1042 ],
            "A1": [ 970 ],
            "B0": [ "1" ],
            "B1": [ "1" ],
            "C0": [ "1" ],
            "C1": [ "1" ],
            "CIN": [ 1927 ],
            "COUT": [ 1911 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 1928 ],
            "S1": [ 1929 ]
          }
        },
        "tb.fifo_test.interface_fifo.ram_wont_overfill_TRELLIS_FF_Q_DI_LUT4_Z_D_CCU2C_COUT_S0_CCU2C_S0_5": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/interface_fifo.py:275|/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/arith_map.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 1084 ],
            "A1": [ 1066 ],
            "B0": [ "1" ],
            "B1": [ "1" ],
            "C0": [ "1" ],
            "C1": [ "1" ],
            "CIN": [ 1930 ],
            "COUT": [ 1927 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 1931 ],
            "S1": [ 1932 ]
          }
        },
        "tb.fifo_test.interface_fifo.ram_wont_overfill_TRELLIS_FF_Q_DI_LUT4_Z_D_CCU2C_COUT_S0_CCU2C_S0_6": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/interface_fifo.py:275|/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/arith_map.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 1124 ],
            "A1": [ 1106 ],
            "B0": [ "1" ],
            "B1": [ "1" ],
            "C0": [ "1" ],
            "C1": [ "1" ],
            "CIN": [ 1933 ],
            "COUT": [ 1930 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 1934 ],
            "S1": [ 1935 ]
          }
        },
        "tb.fifo_test.interface_fifo.ram_wont_overfill_TRELLIS_FF_Q_DI_LUT4_Z_D_CCU2C_COUT_S0_CCU2C_S0_7": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/interface_fifo.py:275|/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/arith_map.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 1164 ],
            "A1": [ 1146 ],
            "B0": [ "1" ],
            "B1": [ "1" ],
            "C0": [ "1" ],
            "C1": [ "1" ],
            "CIN": [ 1936 ],
            "COUT": [ 1933 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 1937 ],
            "S1": [ 1938 ]
          }
        },
        "tb.fifo_test.interface_fifo.ram_wont_overfill_TRELLIS_FF_Q_DI_LUT4_Z_D_CCU2C_COUT_S0_CCU2C_S0_8": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/interface_fifo.py:275|/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/arith_map.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 770 ],
            "A1": [ 747 ],
            "B0": [ "1" ],
            "B1": [ "1" ],
            "C0": [ "1" ],
            "C1": [ "1" ],
            "CIN": [ 1915 ],
            "COUT": [ 1936 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 1939 ],
            "S1": [ 1940 ]
          }
        },
        "tb.fifo_test.interface_fifo.ram_wont_overfill_TRELLIS_FF_Q_DI_LUT4_Z_D_CCU2C_COUT_S0_CCU2C_S0_9": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/interface_fifo.py:275|/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/arith_map.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 1010 ],
            "A1": [ 972 ],
            "B0": [ "1" ],
            "B1": [ "1" ],
            "C0": [ "1" ],
            "C1": [ "1" ],
            "CIN": [ "1" ],
            "COUT": [ 1924 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 1941 ],
            "S1": [ 1942 ]
          }
        },
        "tb.fifo_test.interface_fifo.ram_wont_overread_LUT4_C": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:119.33-120.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 1943 ],
            "D": [ 553 ],
            "Z": [ 1756 ]
          }
        },
        "tb.fifo_test.interface_fifo.ram_wont_overread_TRELLIS_FF_Q": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:68.164-68.215"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 82 ],
            "DI": [ 1944 ],
            "LSR": [ 81 ],
            "Q": [ 1943 ]
          }
        },
        "tb.fifo_test.interface_fifo.ram_wont_overread_TRELLIS_FF_Q_DI_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:138.19-138.63"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 1945 ],
            "BLUT": [ 1946 ],
            "C0": [ 1947 ],
            "Z": [ 1944 ]
          }
        },
        "tb.fifo_test.interface_fifo.ram_wont_overread_TRELLIS_FF_Q_DI_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:136.39-137.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 874 ],
            "B": [ 1948 ],
            "C": [ 1949 ],
            "D": [ 892 ],
            "Z": [ 1945 ]
          }
        },
        "tb.fifo_test.interface_fifo.ram_wont_overread_TRELLIS_FF_Q_DI_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:134.39-135.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ "0" ],
            "Z": [ 1946 ]
          }
        },
        "tb.fifo_test.interface_fifo.ram_wont_overread_TRELLIS_FF_Q_DI_PFUMX_Z_C0_CCU2C_COUT": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/interface_fifo.py:284|/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/arith_map.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ "0" ],
            "A1": [ "0" ],
            "B0": [ 745 ],
            "B1": [ 743 ],
            "C0": [ "1" ],
            "C1": [ "1" ],
            "CIN": [ 1950 ],
            "COUT": [ 1947 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 1951 ],
            "S1": [ 1952 ]
          }
        },
        "tb.fifo_test.interface_fifo.ram_wont_overread_TRELLIS_FF_Q_DI_PFUMX_Z_C0_CCU2C_COUT_S0_CCU2C_S0": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/interface_fifo.py:284|/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/arith_map.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ "0" ],
            "A1": [ "0" ],
            "B0": [ 812 ],
            "B1": [ 794 ],
            "C0": [ "1" ],
            "C1": [ "1" ],
            "CIN": [ 1953 ],
            "COUT": [ 1954 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 1955 ],
            "S1": [ 1956 ]
          }
        },
        "tb.fifo_test.interface_fifo.ram_wont_overread_TRELLIS_FF_Q_DI_PFUMX_Z_C0_CCU2C_COUT_S0_CCU2C_S0_1": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/interface_fifo.py:284|/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/arith_map.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ "0" ],
            "A1": [ "0" ],
            "B0": [ 852 ],
            "B1": [ 834 ],
            "C0": [ "1" ],
            "C1": [ "1" ],
            "CIN": [ 1957 ],
            "COUT": [ 1953 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 1958 ],
            "S1": [ 1959 ]
          }
        },
        "tb.fifo_test.interface_fifo.ram_wont_overread_TRELLIS_FF_Q_DI_PFUMX_Z_C0_CCU2C_COUT_S0_CCU2C_S0_2": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/interface_fifo.py:284|/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/arith_map.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ "1" ],
            "A1": [ "0" ],
            "B0": [ 892 ],
            "B1": [ 874 ],
            "C0": [ "1" ],
            "C1": [ "1" ],
            "CIN": [ 1960 ],
            "COUT": [ 1957 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 1961 ],
            "S1": [ 1962 ]
          }
        },
        "tb.fifo_test.interface_fifo.ram_wont_overread_TRELLIS_FF_Q_DI_PFUMX_Z_C0_CCU2C_COUT_S0_CCU2C_S0_3": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/interface_fifo.py:284|/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/arith_map.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ "0" ],
            "A1": [ "0" ],
            "B0": [ 932 ],
            "B1": [ 914 ],
            "C0": [ "1" ],
            "C1": [ "1" ],
            "CIN": [ 1963 ],
            "COUT": [ 1960 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 1964 ],
            "S1": [ 1965 ]
          }
        },
        "tb.fifo_test.interface_fifo.ram_wont_overread_TRELLIS_FF_Q_DI_PFUMX_Z_C0_CCU2C_COUT_S0_CCU2C_S0_4": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/interface_fifo.py:284|/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/arith_map.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ "0" ],
            "A1": [ "0" ],
            "B0": [ 1042 ],
            "B1": [ 970 ],
            "C0": [ "1" ],
            "C1": [ "1" ],
            "CIN": [ 1966 ],
            "COUT": [ 1950 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 1967 ],
            "S1": [ 1968 ]
          }
        },
        "tb.fifo_test.interface_fifo.ram_wont_overread_TRELLIS_FF_Q_DI_PFUMX_Z_C0_CCU2C_COUT_S0_CCU2C_S0_5": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/interface_fifo.py:284|/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/arith_map.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ "0" ],
            "A1": [ "0" ],
            "B0": [ 1084 ],
            "B1": [ 1066 ],
            "C0": [ "1" ],
            "C1": [ "1" ],
            "CIN": [ 1969 ],
            "COUT": [ 1966 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 1970 ],
            "S1": [ 1971 ]
          }
        },
        "tb.fifo_test.interface_fifo.ram_wont_overread_TRELLIS_FF_Q_DI_PFUMX_Z_C0_CCU2C_COUT_S0_CCU2C_S0_6": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/interface_fifo.py:284|/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/arith_map.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ "0" ],
            "A1": [ "0" ],
            "B0": [ 1124 ],
            "B1": [ 1106 ],
            "C0": [ "1" ],
            "C1": [ "1" ],
            "CIN": [ 1972 ],
            "COUT": [ 1969 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 1973 ],
            "S1": [ 1974 ]
          }
        },
        "tb.fifo_test.interface_fifo.ram_wont_overread_TRELLIS_FF_Q_DI_PFUMX_Z_C0_CCU2C_COUT_S0_CCU2C_S0_7": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/interface_fifo.py:284|/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/arith_map.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ "0" ],
            "A1": [ "0" ],
            "B0": [ 1164 ],
            "B1": [ 1146 ],
            "C0": [ "1" ],
            "C1": [ "1" ],
            "CIN": [ 1975 ],
            "COUT": [ 1972 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 1976 ],
            "S1": [ 1977 ]
          }
        },
        "tb.fifo_test.interface_fifo.ram_wont_overread_TRELLIS_FF_Q_DI_PFUMX_Z_C0_CCU2C_COUT_S0_CCU2C_S0_8": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/interface_fifo.py:284|/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/arith_map.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ "0" ],
            "A1": [ "0" ],
            "B0": [ 770 ],
            "B1": [ 747 ],
            "C0": [ "1" ],
            "C1": [ "1" ],
            "CIN": [ 1954 ],
            "COUT": [ 1975 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 1978 ],
            "S1": [ 1979 ]
          }
        },
        "tb.fifo_test.interface_fifo.ram_wont_overread_TRELLIS_FF_Q_DI_PFUMX_Z_C0_CCU2C_COUT_S0_CCU2C_S0_9": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/interface_fifo.py:284|/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/arith_map.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ "0" ],
            "A1": [ "0" ],
            "B0": [ 1010 ],
            "B1": [ 972 ],
            "C0": [ "1" ],
            "C1": [ "1" ],
            "CIN": [ "1" ],
            "COUT": [ 1963 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 1980 ],
            "S1": [ 1981 ]
          }
        },
        "tb.fifo_test.interface_fifo.ram_wont_overread_TRELLIS_FF_Q_DI_PFUMX_Z_C0_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 747 ],
            "B": [ 1164 ],
            "C": [ 1124 ],
            "D": [ 1066 ],
            "Z": [ 1948 ]
          }
        },
        "tb.fifo_test.interface_fifo.ram_wont_overread_TRELLIS_FF_Q_DI_PFUMX_Z_C0_LUT4_Z_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 1982 ],
            "B": [ 1983 ],
            "C": [ 1984 ],
            "D": [ 1985 ],
            "Z": [ 1949 ]
          }
        },
        "tb.fifo_test.interface_fifo.ram_wont_overread_TRELLIS_FF_Q_DI_PFUMX_Z_C0_LUT4_Z_1_A_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 770 ],
            "B": [ 1146 ],
            "C": [ 1106 ],
            "D": [ 1084 ],
            "Z": [ 1985 ]
          }
        },
        "tb.fifo_test.interface_fifo.ram_wont_overread_TRELLIS_FF_Q_DI_PFUMX_Z_C0_LUT4_Z_1_A_LUT4_Z_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 1042 ],
            "B": [ 970 ],
            "C": [ 745 ],
            "D": [ 743 ],
            "Z": [ 1984 ]
          }
        },
        "tb.fifo_test.interface_fifo.ram_wont_overread_TRELLIS_FF_Q_DI_PFUMX_Z_C0_LUT4_Z_1_A_LUT4_Z_2": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 1010 ],
            "B": [ 914 ],
            "C": [ 834 ],
            "D": [ 812 ],
            "Z": [ 1983 ]
          }
        },
        "tb.fifo_test.interface_fifo.ram_wont_overread_TRELLIS_FF_Q_DI_PFUMX_Z_C0_LUT4_Z_1_A_LUT4_Z_3": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 972 ],
            "B": [ 932 ],
            "C": [ 852 ],
            "D": [ 794 ],
            "Z": [ 1982 ]
          }
        },
        "tb.fifo_test.interface_fifo.readwriter._controller_pin_ui__clk_en$next_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:114.33-115.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 81 ],
            "Z": [ 1986 ]
          }
        },
        "tb.fifo_test.interface_fifo.readwriter._controller_pin_ui__clk_en_TRELLIS_FF_Q": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:16.100-16.154"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 82 ],
            "DI": [ 1986 ],
            "LSR": [ "0" ],
            "Q": [ 1987 ]
          }
        },
        "tb.fifo_test.interface_fifo.readwriter._controller_pin_ui__cmd_TRELLIS_FF_Q": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:68.164-68.215"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 82 ],
            "DI": [ 1988 ],
            "LSR": [ 81 ],
            "Q": [ 1989 ]
          }
        },
        "tb.fifo_test.interface_fifo.readwriter._controller_pin_ui__cmd_TRELLIS_FF_Q_1": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:68.164-68.215"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 82 ],
            "DI": [ 1990 ],
            "LSR": [ 81 ],
            "Q": [ 1991 ]
          }
        },
        "tb.fifo_test.interface_fifo.readwriter._controller_pin_ui__cmd_TRELLIS_FF_Q_2": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:68.164-68.215"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 82 ],
            "DI": [ 1992 ],
            "LSR": [ 81 ],
            "Q": [ 1993 ]
          }
        },
        "tb.fifo_test.interface_fifo.readwriter._controller_pin_ui__cmd_TRELLIS_FF_Q_DI_L6MUX21_Z": {
          "hide_name": 0,
          "type": "L6MUX21",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:154.21-154.62"
          },
          "port_directions": {
            "D0": "input",
            "D1": "input",
            "SD": "input",
            "Z": "output"
          },
          "connections": {
            "D0": [ 1994 ],
            "D1": [ 1995 ],
            "SD": [ 1996 ],
            "Z": [ 1990 ]
          }
        },
        "tb.fifo_test.interface_fifo.readwriter._controller_pin_ui__cmd_TRELLIS_FF_Q_DI_L6MUX21_Z_D0_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:152.19-152.65"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 1997 ],
            "BLUT": [ 1998 ],
            "C0": [ 1999 ],
            "Z": [ 1994 ]
          }
        },
        "tb.fifo_test.interface_fifo.readwriter._controller_pin_ui__cmd_TRELLIS_FF_Q_DI_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:144.39-145.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ "0" ],
            "Z": [ 1997 ]
          }
        },
        "tb.fifo_test.interface_fifo.readwriter._controller_pin_ui__cmd_TRELLIS_FF_Q_DI_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:142.39-143.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ "0" ],
            "Z": [ 1998 ]
          }
        },
        "tb.fifo_test.interface_fifo.readwriter._controller_pin_ui__cmd_TRELLIS_FF_Q_DI_L6MUX21_Z_D1_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:153.19-153.65"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 2000 ],
            "BLUT": [ 2001 ],
            "C0": [ 1999 ],
            "Z": [ 1995 ]
          }
        },
        "tb.fifo_test.interface_fifo.readwriter._controller_pin_ui__cmd_TRELLIS_FF_Q_DI_L6MUX21_Z_D1_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1011000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:149.39-150.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 2002 ],
            "B": [ 2003 ],
            "C": [ 2004 ],
            "D": [ 2005 ],
            "Z": [ 2000 ]
          }
        },
        "tb.fifo_test.interface_fifo.readwriter._controller_pin_ui__cmd_TRELLIS_FF_Q_DI_L6MUX21_Z_D1_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:147.39-148.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 2005 ],
            "Z": [ 2001 ]
          }
        },
        "tb.fifo_test.interface_fifo.readwriter._controller_pin_ui__cmd_TRELLIS_FF_Q_DI_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0011111111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 2006 ],
            "C": [ 2007 ],
            "D": [ 2008 ],
            "Z": [ 1988 ]
          }
        },
        "tb.fifo_test.interface_fifo.readwriter._controller_pin_ui__cmd_TRELLIS_FF_Q_DI_LUT4_Z_B_LUT4_A": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 2006 ],
            "B": [ 2007 ],
            "C": [ 2008 ],
            "D": [ 2009 ],
            "Z": [ 2010 ]
          }
        },
        "tb.fifo_test.interface_fifo.readwriter._controller_pin_ui__cmd_TRELLIS_FF_Q_DI_LUT4_Z_B_LUT4_A_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 2006 ],
            "B": [ 2007 ],
            "C": [ 2008 ],
            "D": [ 2011 ],
            "Z": [ 2012 ]
          }
        },
        "tb.fifo_test.interface_fifo.readwriter._controller_pin_ui__cmd_TRELLIS_FF_Q_DI_LUT4_Z_B_LUT4_A_Z_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:119.33-120.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 2013 ],
            "D": [ 2014 ],
            "Z": [ 2015 ]
          }
        },
        "tb.fifo_test.interface_fifo.readwriter._controller_pin_ui__cmd_TRELLIS_FF_Q_DI_LUT4_Z_B_LUT4_A_Z_LUT4_Z_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:119.33-120.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 2016 ],
            "D": [ 2017 ],
            "Z": [ 2018 ]
          }
        },
        "tb.fifo_test.interface_fifo.readwriter._controller_pin_ui__cmd_TRELLIS_FF_Q_DI_LUT4_Z_B_LUT4_A_Z_LUT4_Z_1_C_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:138.19-138.63"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 2019 ],
            "BLUT": [ 2020 ],
            "C0": [ 2021 ],
            "Z": [ 2017 ]
          }
        },
        "tb.fifo_test.interface_fifo.readwriter._controller_pin_ui__cmd_TRELLIS_FF_Q_DI_LUT4_Z_B_LUT4_A_Z_LUT4_Z_1_C_PFUMX_Z_1": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:138.19-138.63"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 2022 ],
            "BLUT": [ 2023 ],
            "C0": [ 2024 ],
            "Z": [ 2016 ]
          }
        },
        "tb.fifo_test.interface_fifo.readwriter._controller_pin_ui__cmd_TRELLIS_FF_Q_DI_LUT4_Z_B_LUT4_A_Z_LUT4_Z_1_C_PFUMX_Z_1_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111110111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:136.39-137.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 2025 ],
            "B": [ 2002 ],
            "C": [ 2026 ],
            "D": [ 2027 ],
            "Z": [ 2022 ]
          }
        },
        "tb.fifo_test.interface_fifo.readwriter._controller_pin_ui__cmd_TRELLIS_FF_Q_DI_LUT4_Z_B_LUT4_A_Z_LUT4_Z_1_C_PFUMX_Z_1_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:134.39-135.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ "0" ],
            "Z": [ 2023 ]
          }
        },
        "tb.fifo_test.interface_fifo.readwriter._controller_pin_ui__cmd_TRELLIS_FF_Q_DI_LUT4_Z_B_LUT4_A_Z_LUT4_Z_1_C_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:136.39-137.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 2007 ],
            "B": [ 2008 ],
            "C": [ 2028 ],
            "D": [ 2029 ],
            "Z": [ 2019 ]
          }
        },
        "tb.fifo_test.interface_fifo.readwriter._controller_pin_ui__cmd_TRELLIS_FF_Q_DI_LUT4_Z_B_LUT4_A_Z_LUT4_Z_1_C_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:134.39-135.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ "0" ],
            "Z": [ 2020 ]
          }
        },
        "tb.fifo_test.interface_fifo.readwriter._controller_pin_ui__cmd_TRELLIS_FF_Q_DI_LUT4_Z_B_LUT4_A_Z_LUT4_Z_2": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111111111100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 2030 ],
            "C": [ 2031 ],
            "D": [ 2032 ],
            "Z": [ 2033 ]
          }
        },
        "tb.fifo_test.interface_fifo.readwriter._controller_pin_ui__cmd_TRELLIS_FF_Q_DI_LUT4_Z_B_LUT4_A_Z_LUT4_Z_2_B_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:138.19-138.63"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 2034 ],
            "BLUT": [ 2035 ],
            "C0": [ 2036 ],
            "Z": [ 2032 ]
          }
        },
        "tb.fifo_test.interface_fifo.readwriter._controller_pin_ui__cmd_TRELLIS_FF_Q_DI_LUT4_Z_B_LUT4_A_Z_LUT4_Z_2_B_PFUMX_Z_1": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:138.19-138.63"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 2037 ],
            "BLUT": [ 2038 ],
            "C0": [ 2039 ],
            "Z": [ 2031 ]
          }
        },
        "tb.fifo_test.interface_fifo.readwriter._controller_pin_ui__cmd_TRELLIS_FF_Q_DI_LUT4_Z_B_LUT4_A_Z_LUT4_Z_2_B_PFUMX_Z_1_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111110111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:136.39-137.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 2025 ],
            "B": [ 2002 ],
            "C": [ 2026 ],
            "D": [ 2027 ],
            "Z": [ 2037 ]
          }
        },
        "tb.fifo_test.interface_fifo.readwriter._controller_pin_ui__cmd_TRELLIS_FF_Q_DI_LUT4_Z_B_LUT4_A_Z_LUT4_Z_2_B_PFUMX_Z_1_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:134.39-135.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ "0" ],
            "Z": [ 2038 ]
          }
        },
        "tb.fifo_test.interface_fifo.readwriter._controller_pin_ui__cmd_TRELLIS_FF_Q_DI_LUT4_Z_B_LUT4_A_Z_LUT4_Z_2_B_PFUMX_Z_2": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:138.19-138.63"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 2040 ],
            "BLUT": [ 2041 ],
            "C0": [ 2042 ],
            "Z": [ 2030 ]
          }
        },
        "tb.fifo_test.interface_fifo.readwriter._controller_pin_ui__cmd_TRELLIS_FF_Q_DI_LUT4_Z_B_LUT4_A_Z_LUT4_Z_2_B_PFUMX_Z_2_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000011111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:136.39-137.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 2043 ],
            "B": [ 2044 ],
            "C": [ 2027 ],
            "D": [ 2026 ],
            "Z": [ 2040 ]
          }
        },
        "tb.fifo_test.interface_fifo.readwriter._controller_pin_ui__cmd_TRELLIS_FF_Q_DI_LUT4_Z_B_LUT4_A_Z_LUT4_Z_2_B_PFUMX_Z_2_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:134.39-135.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ "0" ],
            "Z": [ 2041 ]
          }
        },
        "tb.fifo_test.interface_fifo.readwriter._controller_pin_ui__cmd_TRELLIS_FF_Q_DI_LUT4_Z_B_LUT4_A_Z_LUT4_Z_2_B_PFUMX_Z_2_C0_TRELLIS_FF_Q": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:16.100-16.154"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 69 ],
            "DI": [ 2045 ],
            "LSR": [ "0" ],
            "Q": [ 2042 ]
          }
        },
        "tb.fifo_test.interface_fifo.readwriter._controller_pin_ui__cmd_TRELLIS_FF_Q_DI_LUT4_Z_B_LUT4_A_Z_LUT4_Z_2_B_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:136.39-137.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 2007 ],
            "B": [ 2008 ],
            "C": [ 2028 ],
            "D": [ 2029 ],
            "Z": [ 2034 ]
          }
        },
        "tb.fifo_test.interface_fifo.readwriter._controller_pin_ui__cmd_TRELLIS_FF_Q_DI_LUT4_Z_B_LUT4_A_Z_LUT4_Z_2_B_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:134.39-135.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ "0" ],
            "Z": [ 2035 ]
          }
        },
        "tb.fifo_test.interface_fifo.readwriter._controller_pin_ui__cmd_TRELLIS_FF_Q_DI_LUT4_Z_B_LUT4_A_Z_LUT4_Z_3": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111111111100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 2046 ],
            "C": [ 2047 ],
            "D": [ 2048 ],
            "Z": [ 2049 ]
          }
        },
        "tb.fifo_test.interface_fifo.readwriter._controller_pin_ui__cmd_TRELLIS_FF_Q_DI_LUT4_Z_B_LUT4_A_Z_LUT4_Z_3_B_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:138.19-138.63"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 2050 ],
            "BLUT": [ 2051 ],
            "C0": [ 2052 ],
            "Z": [ 2048 ]
          }
        },
        "tb.fifo_test.interface_fifo.readwriter._controller_pin_ui__cmd_TRELLIS_FF_Q_DI_LUT4_Z_B_LUT4_A_Z_LUT4_Z_3_B_PFUMX_Z_1": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:138.19-138.63"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 2053 ],
            "BLUT": [ 2054 ],
            "C0": [ 2055 ],
            "Z": [ 2047 ]
          }
        },
        "tb.fifo_test.interface_fifo.readwriter._controller_pin_ui__cmd_TRELLIS_FF_Q_DI_LUT4_Z_B_LUT4_A_Z_LUT4_Z_3_B_PFUMX_Z_1_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111110111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:136.39-137.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 2025 ],
            "B": [ 2002 ],
            "C": [ 2026 ],
            "D": [ 2027 ],
            "Z": [ 2053 ]
          }
        },
        "tb.fifo_test.interface_fifo.readwriter._controller_pin_ui__cmd_TRELLIS_FF_Q_DI_LUT4_Z_B_LUT4_A_Z_LUT4_Z_3_B_PFUMX_Z_1_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:134.39-135.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ "0" ],
            "Z": [ 2054 ]
          }
        },
        "tb.fifo_test.interface_fifo.readwriter._controller_pin_ui__cmd_TRELLIS_FF_Q_DI_LUT4_Z_B_LUT4_A_Z_LUT4_Z_3_B_PFUMX_Z_2": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:138.19-138.63"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 2056 ],
            "BLUT": [ 2057 ],
            "C0": [ 2058 ],
            "Z": [ 2046 ]
          }
        },
        "tb.fifo_test.interface_fifo.readwriter._controller_pin_ui__cmd_TRELLIS_FF_Q_DI_LUT4_Z_B_LUT4_A_Z_LUT4_Z_3_B_PFUMX_Z_2_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000011111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:136.39-137.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 2043 ],
            "B": [ 2044 ],
            "C": [ 2027 ],
            "D": [ 2026 ],
            "Z": [ 2056 ]
          }
        },
        "tb.fifo_test.interface_fifo.readwriter._controller_pin_ui__cmd_TRELLIS_FF_Q_DI_LUT4_Z_B_LUT4_A_Z_LUT4_Z_3_B_PFUMX_Z_2_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:134.39-135.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ "0" ],
            "Z": [ 2057 ]
          }
        },
        "tb.fifo_test.interface_fifo.readwriter._controller_pin_ui__cmd_TRELLIS_FF_Q_DI_LUT4_Z_B_LUT4_A_Z_LUT4_Z_3_B_PFUMX_Z_2_C0_TRELLIS_FF_Q": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:16.100-16.154"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 69 ],
            "DI": [ 2059 ],
            "LSR": [ "0" ],
            "Q": [ 2058 ]
          }
        },
        "tb.fifo_test.interface_fifo.readwriter._controller_pin_ui__cmd_TRELLIS_FF_Q_DI_LUT4_Z_B_LUT4_A_Z_LUT4_Z_3_B_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:136.39-137.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 2007 ],
            "B": [ 2008 ],
            "C": [ 2028 ],
            "D": [ 2029 ],
            "Z": [ 2050 ]
          }
        },
        "tb.fifo_test.interface_fifo.readwriter._controller_pin_ui__cmd_TRELLIS_FF_Q_DI_LUT4_Z_B_LUT4_A_Z_LUT4_Z_3_B_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:134.39-135.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ "0" ],
            "Z": [ 2051 ]
          }
        },
        "tb.fifo_test.interface_fifo.readwriter._controller_pin_ui__cmd_TRELLIS_FF_Q_DI_LUT4_Z_B_LUT4_A_Z_LUT4_Z_4": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111111111100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 2060 ],
            "C": [ 2061 ],
            "D": [ 2062 ],
            "Z": [ 2063 ]
          }
        },
        "tb.fifo_test.interface_fifo.readwriter._controller_pin_ui__cmd_TRELLIS_FF_Q_DI_LUT4_Z_B_LUT4_A_Z_LUT4_Z_4_B_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:138.19-138.63"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 2064 ],
            "BLUT": [ 2065 ],
            "C0": [ 2066 ],
            "Z": [ 2062 ]
          }
        },
        "tb.fifo_test.interface_fifo.readwriter._controller_pin_ui__cmd_TRELLIS_FF_Q_DI_LUT4_Z_B_LUT4_A_Z_LUT4_Z_4_B_PFUMX_Z_1": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:138.19-138.63"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 2067 ],
            "BLUT": [ 2068 ],
            "C0": [ 2069 ],
            "Z": [ 2061 ]
          }
        },
        "tb.fifo_test.interface_fifo.readwriter._controller_pin_ui__cmd_TRELLIS_FF_Q_DI_LUT4_Z_B_LUT4_A_Z_LUT4_Z_4_B_PFUMX_Z_1_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111110111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:136.39-137.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 2025 ],
            "B": [ 2002 ],
            "C": [ 2026 ],
            "D": [ 2027 ],
            "Z": [ 2067 ]
          }
        },
        "tb.fifo_test.interface_fifo.readwriter._controller_pin_ui__cmd_TRELLIS_FF_Q_DI_LUT4_Z_B_LUT4_A_Z_LUT4_Z_4_B_PFUMX_Z_1_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:134.39-135.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ "0" ],
            "Z": [ 2068 ]
          }
        },
        "tb.fifo_test.interface_fifo.readwriter._controller_pin_ui__cmd_TRELLIS_FF_Q_DI_LUT4_Z_B_LUT4_A_Z_LUT4_Z_4_B_PFUMX_Z_2": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:138.19-138.63"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 2070 ],
            "BLUT": [ 2071 ],
            "C0": [ 2072 ],
            "Z": [ 2060 ]
          }
        },
        "tb.fifo_test.interface_fifo.readwriter._controller_pin_ui__cmd_TRELLIS_FF_Q_DI_LUT4_Z_B_LUT4_A_Z_LUT4_Z_4_B_PFUMX_Z_2_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000011111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:136.39-137.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 2043 ],
            "B": [ 2044 ],
            "C": [ 2027 ],
            "D": [ 2026 ],
            "Z": [ 2070 ]
          }
        },
        "tb.fifo_test.interface_fifo.readwriter._controller_pin_ui__cmd_TRELLIS_FF_Q_DI_LUT4_Z_B_LUT4_A_Z_LUT4_Z_4_B_PFUMX_Z_2_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:134.39-135.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ "0" ],
            "Z": [ 2071 ]
          }
        },
        "tb.fifo_test.interface_fifo.readwriter._controller_pin_ui__cmd_TRELLIS_FF_Q_DI_LUT4_Z_B_LUT4_A_Z_LUT4_Z_4_B_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:136.39-137.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 2007 ],
            "B": [ 2008 ],
            "C": [ 2028 ],
            "D": [ 2029 ],
            "Z": [ 2064 ]
          }
        },
        "tb.fifo_test.interface_fifo.readwriter._controller_pin_ui__cmd_TRELLIS_FF_Q_DI_LUT4_Z_B_LUT4_A_Z_LUT4_Z_4_B_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:134.39-135.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ "0" ],
            "Z": [ 2065 ]
          }
        },
        "tb.fifo_test.interface_fifo.readwriter._controller_pin_ui__cmd_TRELLIS_FF_Q_DI_LUT4_Z_B_LUT4_A_Z_LUT4_Z_C_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:138.19-138.63"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 2073 ],
            "BLUT": [ 2074 ],
            "C0": [ 2075 ],
            "Z": [ 2014 ]
          }
        },
        "tb.fifo_test.interface_fifo.readwriter._controller_pin_ui__cmd_TRELLIS_FF_Q_DI_LUT4_Z_B_LUT4_A_Z_LUT4_Z_C_PFUMX_Z_1": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:138.19-138.63"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 2076 ],
            "BLUT": [ 2077 ],
            "C0": [ 2078 ],
            "Z": [ 2013 ]
          }
        },
        "tb.fifo_test.interface_fifo.readwriter._controller_pin_ui__cmd_TRELLIS_FF_Q_DI_LUT4_Z_B_LUT4_A_Z_LUT4_Z_C_PFUMX_Z_1_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111110111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:136.39-137.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 2025 ],
            "B": [ 2002 ],
            "C": [ 2026 ],
            "D": [ 2027 ],
            "Z": [ 2076 ]
          }
        },
        "tb.fifo_test.interface_fifo.readwriter._controller_pin_ui__cmd_TRELLIS_FF_Q_DI_LUT4_Z_B_LUT4_A_Z_LUT4_Z_C_PFUMX_Z_1_ALUT_LUT4_Z_A_L6MUX21_Z": {
          "hide_name": 0,
          "type": "L6MUX21",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:154.21-154.62"
          },
          "port_directions": {
            "D0": "input",
            "D1": "input",
            "SD": "input",
            "Z": "output"
          },
          "connections": {
            "D0": [ 2079 ],
            "D1": [ 2080 ],
            "SD": [ 2081 ],
            "Z": [ 2025 ]
          }
        },
        "tb.fifo_test.interface_fifo.readwriter._controller_pin_ui__cmd_TRELLIS_FF_Q_DI_LUT4_Z_B_LUT4_A_Z_LUT4_Z_C_PFUMX_Z_1_ALUT_LUT4_Z_A_L6MUX21_Z_D0_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:152.19-152.65"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 2082 ],
            "BLUT": [ 2083 ],
            "C0": [ 2084 ],
            "Z": [ 2079 ]
          }
        },
        "tb.fifo_test.interface_fifo.readwriter._controller_pin_ui__cmd_TRELLIS_FF_Q_DI_LUT4_Z_B_LUT4_A_Z_LUT4_Z_C_PFUMX_Z_1_ALUT_LUT4_Z_A_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100111111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:144.39-145.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 2085 ],
            "C": [ 2086 ],
            "D": [ 2087 ],
            "Z": [ 2082 ]
          }
        },
        "tb.fifo_test.interface_fifo.readwriter._controller_pin_ui__cmd_TRELLIS_FF_Q_DI_LUT4_Z_B_LUT4_A_Z_LUT4_Z_C_PFUMX_Z_1_ALUT_LUT4_Z_A_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100111111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:142.39-143.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 2085 ],
            "C": [ 2086 ],
            "D": [ 2087 ],
            "Z": [ 2083 ]
          }
        },
        "tb.fifo_test.interface_fifo.readwriter._controller_pin_ui__cmd_TRELLIS_FF_Q_DI_LUT4_Z_B_LUT4_A_Z_LUT4_Z_C_PFUMX_Z_1_ALUT_LUT4_Z_A_L6MUX21_Z_D1_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:153.19-153.65"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 2088 ],
            "BLUT": [ 2089 ],
            "C0": [ 2084 ],
            "Z": [ 2080 ]
          }
        },
        "tb.fifo_test.interface_fifo.readwriter._controller_pin_ui__cmd_TRELLIS_FF_Q_DI_LUT4_Z_B_LUT4_A_Z_LUT4_Z_C_PFUMX_Z_1_ALUT_LUT4_Z_A_L6MUX21_Z_D1_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1011111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:149.39-150.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 2085 ],
            "B": [ 2086 ],
            "C": [ 2087 ],
            "D": [ 2090 ],
            "Z": [ 2088 ]
          }
        },
        "tb.fifo_test.interface_fifo.readwriter._controller_pin_ui__cmd_TRELLIS_FF_Q_DI_LUT4_Z_B_LUT4_A_Z_LUT4_Z_C_PFUMX_Z_1_ALUT_LUT4_Z_A_L6MUX21_Z_D1_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100111111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:147.39-148.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 2085 ],
            "C": [ 2086 ],
            "D": [ 2087 ],
            "Z": [ 2089 ]
          }
        },
        "tb.fifo_test.interface_fifo.readwriter._controller_pin_ui__cmd_TRELLIS_FF_Q_DI_LUT4_Z_B_LUT4_A_Z_LUT4_Z_C_PFUMX_Z_1_ALUT_LUT4_Z_A_LUT4_B": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000001001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 2002 ],
            "B": [ 2025 ],
            "C": [ 2027 ],
            "D": [ 2026 ],
            "Z": [ 2091 ]
          }
        },
        "tb.fifo_test.interface_fifo.readwriter._controller_pin_ui__cmd_TRELLIS_FF_Q_DI_LUT4_Z_B_LUT4_A_Z_LUT4_Z_C_PFUMX_Z_1_ALUT_LUT4_Z_A_LUT4_B_Z_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111111100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 2043 ],
            "B": [ 2044 ],
            "C": [ 2027 ],
            "D": [ 2026 ],
            "Z": [ 1992 ]
          }
        },
        "tb.fifo_test.interface_fifo.readwriter._controller_pin_ui__cmd_TRELLIS_FF_Q_DI_LUT4_Z_B_LUT4_A_Z_LUT4_Z_C_PFUMX_Z_1_ALUT_LUT4_Z_A_LUT4_B_Z_TRELLIS_FF_Q": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:16.100-16.154"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 69 ],
            "DI": [ 2092 ],
            "LSR": [ "0" ],
            "Q": [ 2093 ]
          }
        },
        "tb.fifo_test.interface_fifo.readwriter._controller_pin_ui__cmd_TRELLIS_FF_Q_DI_LUT4_Z_B_LUT4_A_Z_LUT4_Z_C_PFUMX_Z_1_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:134.39-135.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ "0" ],
            "Z": [ 2077 ]
          }
        },
        "tb.fifo_test.interface_fifo.readwriter._controller_pin_ui__cmd_TRELLIS_FF_Q_DI_LUT4_Z_B_LUT4_A_Z_LUT4_Z_C_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:136.39-137.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 2007 ],
            "B": [ 2008 ],
            "C": [ 2028 ],
            "D": [ 2029 ],
            "Z": [ 2073 ]
          }
        },
        "tb.fifo_test.interface_fifo.readwriter._controller_pin_ui__cmd_TRELLIS_FF_Q_DI_LUT4_Z_B_LUT4_A_Z_LUT4_Z_C_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:134.39-135.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ "0" ],
            "Z": [ 2074 ]
          }
        },
        "tb.fifo_test.interface_fifo.readwriter._controller_pin_ui__cmd_TRELLIS_FF_Q_DI_LUT4_Z_B_LUT4_A_Z_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:138.19-138.63"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 2094 ],
            "BLUT": [ 2095 ],
            "C0": [ 1992 ],
            "Z": [ 2096 ]
          }
        },
        "tb.fifo_test.interface_fifo.readwriter._controller_pin_ui__cmd_TRELLIS_FF_Q_DI_LUT4_Z_B_LUT4_A_Z_PFUMX_Z_1": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:138.19-138.63"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 2097 ],
            "BLUT": [ 2098 ],
            "C0": [ 1992 ],
            "Z": [ 2099 ]
          }
        },
        "tb.fifo_test.interface_fifo.readwriter._controller_pin_ui__cmd_TRELLIS_FF_Q_DI_LUT4_Z_B_LUT4_A_Z_PFUMX_Z_1_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:136.39-137.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 2100 ],
            "C": [ 2101 ],
            "D": [ 2091 ],
            "Z": [ 2097 ]
          }
        },
        "tb.fifo_test.interface_fifo.readwriter._controller_pin_ui__cmd_TRELLIS_FF_Q_DI_LUT4_Z_B_LUT4_A_Z_PFUMX_Z_1_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100110011111100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:134.39-135.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 2102 ],
            "C": [ 2101 ],
            "D": [ 2091 ],
            "Z": [ 2098 ]
          }
        },
        "tb.fifo_test.interface_fifo.readwriter._controller_pin_ui__cmd_TRELLIS_FF_Q_DI_LUT4_Z_B_LUT4_A_Z_PFUMX_Z_1_BLUT_LUT4_Z_B_TRELLIS_FF_Q": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:16.100-16.154"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 69 ],
            "DI": [ 2103 ],
            "LSR": [ "0" ],
            "Q": [ 2102 ]
          }
        },
        "tb.fifo_test.interface_fifo.readwriter._controller_pin_ui__cmd_TRELLIS_FF_Q_DI_LUT4_Z_B_LUT4_A_Z_PFUMX_Z_2": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:138.19-138.63"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 2104 ],
            "BLUT": [ 2105 ],
            "C0": [ 1992 ],
            "Z": [ 2106 ]
          }
        },
        "tb.fifo_test.interface_fifo.readwriter._controller_pin_ui__cmd_TRELLIS_FF_Q_DI_LUT4_Z_B_LUT4_A_Z_PFUMX_Z_2_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:136.39-137.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 2107 ],
            "C": [ 2108 ],
            "D": [ 2091 ],
            "Z": [ 2104 ]
          }
        },
        "tb.fifo_test.interface_fifo.readwriter._controller_pin_ui__cmd_TRELLIS_FF_Q_DI_LUT4_Z_B_LUT4_A_Z_PFUMX_Z_2_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100110011111100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:134.39-135.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 2109 ],
            "C": [ 2108 ],
            "D": [ 2091 ],
            "Z": [ 2105 ]
          }
        },
        "tb.fifo_test.interface_fifo.readwriter._controller_pin_ui__cmd_TRELLIS_FF_Q_DI_LUT4_Z_B_LUT4_A_Z_PFUMX_Z_2_BLUT_LUT4_Z_B_TRELLIS_FF_Q": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:16.100-16.154"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 69 ],
            "DI": [ 2110 ],
            "LSR": [ "0" ],
            "Q": [ 2109 ]
          }
        },
        "tb.fifo_test.interface_fifo.readwriter._controller_pin_ui__cmd_TRELLIS_FF_Q_DI_LUT4_Z_B_LUT4_A_Z_PFUMX_Z_3": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:138.19-138.63"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 2111 ],
            "BLUT": [ 2112 ],
            "C0": [ 1992 ],
            "Z": [ 2113 ]
          }
        },
        "tb.fifo_test.interface_fifo.readwriter._controller_pin_ui__cmd_TRELLIS_FF_Q_DI_LUT4_Z_B_LUT4_A_Z_PFUMX_Z_3_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:136.39-137.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 2114 ],
            "C": [ 2115 ],
            "D": [ 2091 ],
            "Z": [ 2111 ]
          }
        },
        "tb.fifo_test.interface_fifo.readwriter._controller_pin_ui__cmd_TRELLIS_FF_Q_DI_LUT4_Z_B_LUT4_A_Z_PFUMX_Z_3_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100110011111100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:134.39-135.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 2093 ],
            "C": [ 2115 ],
            "D": [ 2091 ],
            "Z": [ 2112 ]
          }
        },
        "tb.fifo_test.interface_fifo.readwriter._controller_pin_ui__cmd_TRELLIS_FF_Q_DI_LUT4_Z_B_LUT4_A_Z_PFUMX_Z_4": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:138.19-138.63"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 2116 ],
            "BLUT": [ 2117 ],
            "C0": [ 2118 ],
            "Z": [ 2119 ]
          }
        },
        "tb.fifo_test.interface_fifo.readwriter._controller_pin_ui__cmd_TRELLIS_FF_Q_DI_LUT4_Z_B_LUT4_A_Z_PFUMX_Z_4_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:136.39-137.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 2120 ],
            "B": [ 2121 ],
            "C": [ 2122 ],
            "D": [ 2008 ],
            "Z": [ 2116 ]
          }
        },
        "tb.fifo_test.interface_fifo.readwriter._controller_pin_ui__cmd_TRELLIS_FF_Q_DI_LUT4_Z_B_LUT4_A_Z_PFUMX_Z_4_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:134.39-135.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ "0" ],
            "Z": [ 2117 ]
          }
        },
        "tb.fifo_test.interface_fifo.readwriter._controller_pin_ui__cmd_TRELLIS_FF_Q_DI_LUT4_Z_B_LUT4_A_Z_PFUMX_Z_4_C0_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 2007 ],
            "B": [ 2028 ],
            "C": [ 2029 ],
            "D": [ 2123 ],
            "Z": [ 2120 ]
          }
        },
        "tb.fifo_test.interface_fifo.readwriter._controller_pin_ui__cmd_TRELLIS_FF_Q_DI_LUT4_Z_B_LUT4_A_Z_PFUMX_Z_4_C0_LUT4_Z_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0111000001110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 2026 ],
            "B": [ 2124 ],
            "C": [ 2005 ],
            "D": [ 2125 ],
            "Z": [ 2118 ]
          }
        },
        "tb.fifo_test.interface_fifo.readwriter._controller_pin_ui__cmd_TRELLIS_FF_Q_DI_LUT4_Z_B_LUT4_A_Z_PFUMX_Z_4_C0_LUT4_Z_2": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0001111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 2043 ],
            "B": [ 2044 ],
            "C": [ 2004 ],
            "D": [ 2125 ],
            "Z": [ 2122 ]
          }
        },
        "tb.fifo_test.interface_fifo.readwriter._controller_pin_ui__cmd_TRELLIS_FF_Q_DI_LUT4_Z_B_LUT4_A_Z_PFUMX_Z_4_C0_LUT4_Z_3": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1101000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 2025 ],
            "B": [ 2002 ],
            "C": [ 2004 ],
            "D": [ 2124 ],
            "Z": [ 2121 ]
          }
        },
        "tb.fifo_test.interface_fifo.readwriter._controller_pin_ui__cmd_TRELLIS_FF_Q_DI_LUT4_Z_B_LUT4_A_Z_PFUMX_Z_5": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:138.19-138.63"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 2126 ],
            "BLUT": [ 2127 ],
            "C0": [ 2128 ],
            "Z": [ 2129 ]
          }
        },
        "tb.fifo_test.interface_fifo.readwriter._controller_pin_ui__cmd_TRELLIS_FF_Q_DI_LUT4_Z_B_LUT4_A_Z_PFUMX_Z_5_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:136.39-137.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 2130 ],
            "B": [ 2131 ],
            "C": [ 2132 ],
            "D": [ 2008 ],
            "Z": [ 2126 ]
          }
        },
        "tb.fifo_test.interface_fifo.readwriter._controller_pin_ui__cmd_TRELLIS_FF_Q_DI_LUT4_Z_B_LUT4_A_Z_PFUMX_Z_5_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:134.39-135.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ "0" ],
            "Z": [ 2127 ]
          }
        },
        "tb.fifo_test.interface_fifo.readwriter._controller_pin_ui__cmd_TRELLIS_FF_Q_DI_LUT4_Z_B_LUT4_A_Z_PFUMX_Z_5_C0_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 2007 ],
            "B": [ 2028 ],
            "C": [ 2029 ],
            "D": [ 2133 ],
            "Z": [ 2130 ]
          }
        },
        "tb.fifo_test.interface_fifo.readwriter._controller_pin_ui__cmd_TRELLIS_FF_Q_DI_LUT4_Z_B_LUT4_A_Z_PFUMX_Z_5_C0_LUT4_Z_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0111000001110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 2026 ],
            "B": [ 2134 ],
            "C": [ 2005 ],
            "D": [ 2135 ],
            "Z": [ 2128 ]
          }
        },
        "tb.fifo_test.interface_fifo.readwriter._controller_pin_ui__cmd_TRELLIS_FF_Q_DI_LUT4_Z_B_LUT4_A_Z_PFUMX_Z_5_C0_LUT4_Z_2": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0001111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 2043 ],
            "B": [ 2044 ],
            "C": [ 2004 ],
            "D": [ 2135 ],
            "Z": [ 2132 ]
          }
        },
        "tb.fifo_test.interface_fifo.readwriter._controller_pin_ui__cmd_TRELLIS_FF_Q_DI_LUT4_Z_B_LUT4_A_Z_PFUMX_Z_5_C0_LUT4_Z_2_D_TRELLIS_FF_Q": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:16.100-16.154"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 69 ],
            "DI": [ 2136 ],
            "LSR": [ "0" ],
            "Q": [ 2125 ]
          }
        },
        "tb.fifo_test.interface_fifo.readwriter._controller_pin_ui__cmd_TRELLIS_FF_Q_DI_LUT4_Z_B_LUT4_A_Z_PFUMX_Z_5_C0_LUT4_Z_2_D_TRELLIS_FF_Q_1": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:16.100-16.154"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 69 ],
            "DI": [ 2137 ],
            "LSR": [ "0" ],
            "Q": [ 2135 ]
          }
        },
        "tb.fifo_test.interface_fifo.readwriter._controller_pin_ui__cmd_TRELLIS_FF_Q_DI_LUT4_Z_B_LUT4_A_Z_PFUMX_Z_5_C0_LUT4_Z_3": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1101000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 2025 ],
            "B": [ 2002 ],
            "C": [ 2004 ],
            "D": [ 2134 ],
            "Z": [ 2131 ]
          }
        },
        "tb.fifo_test.interface_fifo.readwriter._controller_pin_ui__cmd_TRELLIS_FF_Q_DI_LUT4_Z_B_LUT4_A_Z_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:136.39-137.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 2138 ],
            "C": [ 2139 ],
            "D": [ 2091 ],
            "Z": [ 2094 ]
          }
        },
        "tb.fifo_test.interface_fifo.readwriter._controller_pin_ui__cmd_TRELLIS_FF_Q_DI_LUT4_Z_B_LUT4_A_Z_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100110011111100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:134.39-135.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 2140 ],
            "C": [ 2139 ],
            "D": [ 2091 ],
            "Z": [ 2095 ]
          }
        },
        "tb.fifo_test.interface_fifo.readwriter._controller_pin_ui__cmd_TRELLIS_FF_Q_DI_LUT4_Z_B_LUT4_A_Z_PFUMX_Z_BLUT_LUT4_Z_B_TRELLIS_FF_Q": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:16.100-16.154"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 69 ],
            "DI": [ 2141 ],
            "LSR": [ "0" ],
            "Q": [ 2140 ]
          }
        },
        "tb.fifo_test.interface_fifo.readwriter._controller_pin_ui__cmd_TRELLIS_FF_Q_DI_LUT4_Z_B_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:119.33-120.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 2028 ],
            "D": [ 2029 ],
            "Z": [ 2006 ]
          }
        },
        "tb.fifo_test.interface_fifo.readwriter._controller_pin_ui__dqm_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 2142 ],
            "B": [ 2143 ],
            "C": [ 2144 ],
            "D": [ 2145 ],
            "Z": [ 2146 ]
          }
        },
        "tb.fifo_test.interface_fifo.readwriter._controller_pin_ui__rw_cipo__dq_TRELLIS_FF_Q": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:68.164-68.215"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 82 ],
            "DI": [ 2147 ],
            "LSR": [ 81 ],
            "Q": [ 2148 ]
          }
        },
        "tb.fifo_test.interface_fifo.readwriter._controller_pin_ui__rw_cipo__dq_TRELLIS_FF_Q_1": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:68.164-68.215"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 82 ],
            "DI": [ 2149 ],
            "LSR": [ 81 ],
            "Q": [ 2150 ]
          }
        },
        "tb.fifo_test.interface_fifo.readwriter._controller_pin_ui__rw_cipo__dq_TRELLIS_FF_Q_10": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:68.164-68.215"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 82 ],
            "DI": [ 2151 ],
            "LSR": [ 81 ],
            "Q": [ 2152 ]
          }
        },
        "tb.fifo_test.interface_fifo.readwriter._controller_pin_ui__rw_cipo__dq_TRELLIS_FF_Q_11": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:68.164-68.215"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 82 ],
            "DI": [ 2153 ],
            "LSR": [ 81 ],
            "Q": [ 2154 ]
          }
        },
        "tb.fifo_test.interface_fifo.readwriter._controller_pin_ui__rw_cipo__dq_TRELLIS_FF_Q_12": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:68.164-68.215"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 82 ],
            "DI": [ 2155 ],
            "LSR": [ 81 ],
            "Q": [ 2156 ]
          }
        },
        "tb.fifo_test.interface_fifo.readwriter._controller_pin_ui__rw_cipo__dq_TRELLIS_FF_Q_13": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:68.164-68.215"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 82 ],
            "DI": [ 2157 ],
            "LSR": [ 81 ],
            "Q": [ 2158 ]
          }
        },
        "tb.fifo_test.interface_fifo.readwriter._controller_pin_ui__rw_cipo__dq_TRELLIS_FF_Q_14": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:68.164-68.215"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 82 ],
            "DI": [ 2159 ],
            "LSR": [ 81 ],
            "Q": [ 2160 ]
          }
        },
        "tb.fifo_test.interface_fifo.readwriter._controller_pin_ui__rw_cipo__dq_TRELLIS_FF_Q_15": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:68.164-68.215"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 82 ],
            "DI": [ 2161 ],
            "LSR": [ 81 ],
            "Q": [ 2162 ]
          }
        },
        "tb.fifo_test.interface_fifo.readwriter._controller_pin_ui__rw_cipo__dq_TRELLIS_FF_Q_2": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:68.164-68.215"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 82 ],
            "DI": [ 2163 ],
            "LSR": [ 81 ],
            "Q": [ 2164 ]
          }
        },
        "tb.fifo_test.interface_fifo.readwriter._controller_pin_ui__rw_cipo__dq_TRELLIS_FF_Q_3": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:68.164-68.215"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 82 ],
            "DI": [ 2165 ],
            "LSR": [ 81 ],
            "Q": [ 2166 ]
          }
        },
        "tb.fifo_test.interface_fifo.readwriter._controller_pin_ui__rw_cipo__dq_TRELLIS_FF_Q_4": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:68.164-68.215"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 82 ],
            "DI": [ 2167 ],
            "LSR": [ 81 ],
            "Q": [ 2168 ]
          }
        },
        "tb.fifo_test.interface_fifo.readwriter._controller_pin_ui__rw_cipo__dq_TRELLIS_FF_Q_5": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:68.164-68.215"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 82 ],
            "DI": [ 2169 ],
            "LSR": [ 81 ],
            "Q": [ 2170 ]
          }
        },
        "tb.fifo_test.interface_fifo.readwriter._controller_pin_ui__rw_cipo__dq_TRELLIS_FF_Q_6": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:68.164-68.215"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 82 ],
            "DI": [ 2171 ],
            "LSR": [ 81 ],
            "Q": [ 2172 ]
          }
        },
        "tb.fifo_test.interface_fifo.readwriter._controller_pin_ui__rw_cipo__dq_TRELLIS_FF_Q_7": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:68.164-68.215"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 82 ],
            "DI": [ 2173 ],
            "LSR": [ 81 ],
            "Q": [ 2174 ]
          }
        },
        "tb.fifo_test.interface_fifo.readwriter._controller_pin_ui__rw_cipo__dq_TRELLIS_FF_Q_8": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:68.164-68.215"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 82 ],
            "DI": [ 2175 ],
            "LSR": [ 81 ],
            "Q": [ 2176 ]
          }
        },
        "tb.fifo_test.interface_fifo.readwriter._controller_pin_ui__rw_cipo__dq_TRELLIS_FF_Q_9": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:68.164-68.215"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 82 ],
            "DI": [ 2177 ],
            "LSR": [ 81 ],
            "Q": [ 2178 ]
          }
        },
        "tb.fifo_test.interface_fifo.readwriter._controller_pin_ui__rw_cipo__read_active_TRELLIS_FF_Q": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:68.164-68.215"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 82 ],
            "DI": [ 2179 ],
            "LSR": [ 81 ],
            "Q": [ 2180 ]
          }
        },
        "tb.fifo_test.interface_fifo.readwriter._controller_pin_ui__rw_copi__a_TRELLIS_FF_Q": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:68.164-68.215"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 82 ],
            "DI": [ 2010 ],
            "LSR": [ 81 ],
            "Q": [ 2009 ]
          }
        },
        "tb.fifo_test.interface_fifo.readwriter._controller_pin_ui__rw_copi__a_TRELLIS_FF_Q_1": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:68.164-68.215"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 82 ],
            "DI": [ 2012 ],
            "LSR": [ 81 ],
            "Q": [ 2011 ]
          }
        },
        "tb.fifo_test.interface_fifo.readwriter._controller_pin_ui__rw_copi__a_TRELLIS_FF_Q_10": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:68.164-68.215"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 82 ],
            "DI": [ 2113 ],
            "LSR": [ 81 ],
            "Q": [ 2114 ]
          }
        },
        "tb.fifo_test.interface_fifo.readwriter._controller_pin_ui__rw_copi__a_TRELLIS_FF_Q_11": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:68.164-68.215"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 82 ],
            "DI": [ 2119 ],
            "LSR": [ 81 ],
            "Q": [ 2123 ]
          }
        },
        "tb.fifo_test.interface_fifo.readwriter._controller_pin_ui__rw_copi__a_TRELLIS_FF_Q_12": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:68.164-68.215"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 82 ],
            "DI": [ 2129 ],
            "LSR": [ 81 ],
            "Q": [ 2133 ]
          }
        },
        "tb.fifo_test.interface_fifo.readwriter._controller_pin_ui__rw_copi__a_TRELLIS_FF_Q_2": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:68.164-68.215"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 82 ],
            "DI": [ 2015 ],
            "LSR": [ 81 ],
            "Q": [ 2075 ]
          }
        },
        "tb.fifo_test.interface_fifo.readwriter._controller_pin_ui__rw_copi__a_TRELLIS_FF_Q_3": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:68.164-68.215"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 82 ],
            "DI": [ 2018 ],
            "LSR": [ 81 ],
            "Q": [ 2021 ]
          }
        },
        "tb.fifo_test.interface_fifo.readwriter._controller_pin_ui__rw_copi__a_TRELLIS_FF_Q_4": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:68.164-68.215"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 82 ],
            "DI": [ 2033 ],
            "LSR": [ 81 ],
            "Q": [ 2036 ]
          }
        },
        "tb.fifo_test.interface_fifo.readwriter._controller_pin_ui__rw_copi__a_TRELLIS_FF_Q_5": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:68.164-68.215"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 82 ],
            "DI": [ 2049 ],
            "LSR": [ 81 ],
            "Q": [ 2052 ]
          }
        },
        "tb.fifo_test.interface_fifo.readwriter._controller_pin_ui__rw_copi__a_TRELLIS_FF_Q_6": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:68.164-68.215"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 82 ],
            "DI": [ 2096 ],
            "LSR": [ 81 ],
            "Q": [ 2138 ]
          }
        },
        "tb.fifo_test.interface_fifo.readwriter._controller_pin_ui__rw_copi__a_TRELLIS_FF_Q_7": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:68.164-68.215"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 82 ],
            "DI": [ 2099 ],
            "LSR": [ 81 ],
            "Q": [ 2100 ]
          }
        },
        "tb.fifo_test.interface_fifo.readwriter._controller_pin_ui__rw_copi__a_TRELLIS_FF_Q_8": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:68.164-68.215"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 82 ],
            "DI": [ 2106 ],
            "LSR": [ 81 ],
            "Q": [ 2107 ]
          }
        },
        "tb.fifo_test.interface_fifo.readwriter._controller_pin_ui__rw_copi__a_TRELLIS_FF_Q_9": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:68.164-68.215"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 82 ],
            "DI": [ 2063 ],
            "LSR": [ 81 ],
            "Q": [ 2066 ]
          }
        },
        "tb.fifo_test.interface_fifo.readwriter._controller_pin_ui__rw_copi__ba_TRELLIS_FF_Q": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:68.164-68.215"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 82 ],
            "DI": [ 2181 ],
            "LSR": [ 81 ],
            "Q": [ 2182 ]
          }
        },
        "tb.fifo_test.interface_fifo.readwriter._controller_pin_ui__rw_copi__ba_TRELLIS_FF_Q_1": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:68.164-68.215"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 82 ],
            "DI": [ 2183 ],
            "LSR": [ 81 ],
            "Q": [ 2184 ]
          }
        },
        "tb.fifo_test.interface_fifo.readwriter._controller_pin_ui__rw_copi__ba_TRELLIS_FF_Q_DI_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000111111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 2006 ],
            "B": [ 2182 ],
            "C": [ 2008 ],
            "D": [ 2007 ],
            "Z": [ 2181 ]
          }
        },
        "tb.fifo_test.interface_fifo.readwriter._controller_pin_ui__rw_copi__ba_TRELLIS_FF_Q_DI_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:138.19-138.63"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 2185 ],
            "BLUT": [ 2186 ],
            "C0": [ 2007 ],
            "Z": [ 2183 ]
          }
        },
        "tb.fifo_test.interface_fifo.readwriter._controller_pin_ui__rw_copi__ba_TRELLIS_FF_Q_DI_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000111111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:136.39-137.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 2184 ],
            "B": [ 2029 ],
            "C": [ 2028 ],
            "D": [ 2008 ],
            "Z": [ 2185 ]
          }
        },
        "tb.fifo_test.interface_fifo.readwriter._controller_pin_ui__rw_copi__ba_TRELLIS_FF_Q_DI_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:134.39-135.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 2008 ],
            "Z": [ 2186 ]
          }
        },
        "tb.fifo_test.interface_fifo.readwriter._controller_pin_ui__rw_copi__dq_TRELLIS_FF_Q": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 2187 ],
            "CLK": [ 82 ],
            "DI": [ 2188 ],
            "LSR": [ 81 ],
            "Q": [ 2189 ]
          }
        },
        "tb.fifo_test.interface_fifo.readwriter._controller_pin_ui__rw_copi__dq_TRELLIS_FF_Q_1": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 2187 ],
            "CLK": [ 82 ],
            "DI": [ 2190 ],
            "LSR": [ 81 ],
            "Q": [ 2191 ]
          }
        },
        "tb.fifo_test.interface_fifo.readwriter._controller_pin_ui__rw_copi__dq_TRELLIS_FF_Q_10": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 2187 ],
            "CLK": [ 82 ],
            "DI": [ 2192 ],
            "LSR": [ 81 ],
            "Q": [ 2193 ]
          }
        },
        "tb.fifo_test.interface_fifo.readwriter._controller_pin_ui__rw_copi__dq_TRELLIS_FF_Q_11": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 2187 ],
            "CLK": [ 82 ],
            "DI": [ 2194 ],
            "LSR": [ 81 ],
            "Q": [ 2195 ]
          }
        },
        "tb.fifo_test.interface_fifo.readwriter._controller_pin_ui__rw_copi__dq_TRELLIS_FF_Q_12": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 2187 ],
            "CLK": [ 82 ],
            "DI": [ 2196 ],
            "LSR": [ 81 ],
            "Q": [ 2197 ]
          }
        },
        "tb.fifo_test.interface_fifo.readwriter._controller_pin_ui__rw_copi__dq_TRELLIS_FF_Q_13": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 2187 ],
            "CLK": [ 82 ],
            "DI": [ 2198 ],
            "LSR": [ 81 ],
            "Q": [ 2199 ]
          }
        },
        "tb.fifo_test.interface_fifo.readwriter._controller_pin_ui__rw_copi__dq_TRELLIS_FF_Q_14": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 2187 ],
            "CLK": [ 82 ],
            "DI": [ 2200 ],
            "LSR": [ 81 ],
            "Q": [ 2201 ]
          }
        },
        "tb.fifo_test.interface_fifo.readwriter._controller_pin_ui__rw_copi__dq_TRELLIS_FF_Q_15": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 2187 ],
            "CLK": [ 82 ],
            "DI": [ 2202 ],
            "LSR": [ 81 ],
            "Q": [ 2203 ]
          }
        },
        "tb.fifo_test.interface_fifo.readwriter._controller_pin_ui__rw_copi__dq_TRELLIS_FF_Q_2": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 2187 ],
            "CLK": [ 82 ],
            "DI": [ 2204 ],
            "LSR": [ 81 ],
            "Q": [ 2205 ]
          }
        },
        "tb.fifo_test.interface_fifo.readwriter._controller_pin_ui__rw_copi__dq_TRELLIS_FF_Q_3": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 2187 ],
            "CLK": [ 82 ],
            "DI": [ 2206 ],
            "LSR": [ 81 ],
            "Q": [ 2207 ]
          }
        },
        "tb.fifo_test.interface_fifo.readwriter._controller_pin_ui__rw_copi__dq_TRELLIS_FF_Q_4": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 2187 ],
            "CLK": [ 82 ],
            "DI": [ 2208 ],
            "LSR": [ 81 ],
            "Q": [ 2209 ]
          }
        },
        "tb.fifo_test.interface_fifo.readwriter._controller_pin_ui__rw_copi__dq_TRELLIS_FF_Q_5": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 2187 ],
            "CLK": [ 82 ],
            "DI": [ 2210 ],
            "LSR": [ 81 ],
            "Q": [ 2211 ]
          }
        },
        "tb.fifo_test.interface_fifo.readwriter._controller_pin_ui__rw_copi__dq_TRELLIS_FF_Q_6": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 2187 ],
            "CLK": [ 82 ],
            "DI": [ 2212 ],
            "LSR": [ 81 ],
            "Q": [ 2213 ]
          }
        },
        "tb.fifo_test.interface_fifo.readwriter._controller_pin_ui__rw_copi__dq_TRELLIS_FF_Q_7": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 2187 ],
            "CLK": [ 82 ],
            "DI": [ 2214 ],
            "LSR": [ 81 ],
            "Q": [ 2215 ]
          }
        },
        "tb.fifo_test.interface_fifo.readwriter._controller_pin_ui__rw_copi__dq_TRELLIS_FF_Q_8": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 2187 ],
            "CLK": [ 82 ],
            "DI": [ 2216 ],
            "LSR": [ 81 ],
            "Q": [ 2217 ]
          }
        },
        "tb.fifo_test.interface_fifo.readwriter._controller_pin_ui__rw_copi__dq_TRELLIS_FF_Q_9": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 2187 ],
            "CLK": [ 82 ],
            "DI": [ 2218 ],
            "LSR": [ 81 ],
            "Q": [ 2219 ]
          }
        },
        "tb.fifo_test.interface_fifo.readwriter._controller_pin_ui__rw_copi__dq_TRELLIS_FF_Q_DI_TRELLIS_FF_Q": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:16.100-16.154"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 69 ],
            "DI": [ 2220 ],
            "LSR": [ "0" ],
            "Q": [ 2188 ]
          }
        },
        "tb.fifo_test.interface_fifo.readwriter._controller_pin_ui__rw_copi__dq_TRELLIS_FF_Q_DI_TRELLIS_FF_Q_1": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:16.100-16.154"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 69 ],
            "DI": [ 2221 ],
            "LSR": [ "0" ],
            "Q": [ 2190 ]
          }
        },
        "tb.fifo_test.interface_fifo.readwriter._controller_pin_ui__rw_copi__dq_TRELLIS_FF_Q_DI_TRELLIS_FF_Q_10": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:16.100-16.154"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 69 ],
            "DI": [ 2222 ],
            "LSR": [ "0" ],
            "Q": [ 2192 ]
          }
        },
        "tb.fifo_test.interface_fifo.readwriter._controller_pin_ui__rw_copi__dq_TRELLIS_FF_Q_DI_TRELLIS_FF_Q_11": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:16.100-16.154"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 69 ],
            "DI": [ 2223 ],
            "LSR": [ "0" ],
            "Q": [ 2194 ]
          }
        },
        "tb.fifo_test.interface_fifo.readwriter._controller_pin_ui__rw_copi__dq_TRELLIS_FF_Q_DI_TRELLIS_FF_Q_12": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:16.100-16.154"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 69 ],
            "DI": [ 2224 ],
            "LSR": [ "0" ],
            "Q": [ 2196 ]
          }
        },
        "tb.fifo_test.interface_fifo.readwriter._controller_pin_ui__rw_copi__dq_TRELLIS_FF_Q_DI_TRELLIS_FF_Q_13": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:16.100-16.154"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 69 ],
            "DI": [ 2225 ],
            "LSR": [ "0" ],
            "Q": [ 2198 ]
          }
        },
        "tb.fifo_test.interface_fifo.readwriter._controller_pin_ui__rw_copi__dq_TRELLIS_FF_Q_DI_TRELLIS_FF_Q_14": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:16.100-16.154"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 69 ],
            "DI": [ 2226 ],
            "LSR": [ "0" ],
            "Q": [ 2200 ]
          }
        },
        "tb.fifo_test.interface_fifo.readwriter._controller_pin_ui__rw_copi__dq_TRELLIS_FF_Q_DI_TRELLIS_FF_Q_15": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:16.100-16.154"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 69 ],
            "DI": [ 2227 ],
            "LSR": [ "0" ],
            "Q": [ 2202 ]
          }
        },
        "tb.fifo_test.interface_fifo.readwriter._controller_pin_ui__rw_copi__dq_TRELLIS_FF_Q_DI_TRELLIS_FF_Q_2": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:16.100-16.154"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 69 ],
            "DI": [ 2228 ],
            "LSR": [ "0" ],
            "Q": [ 2204 ]
          }
        },
        "tb.fifo_test.interface_fifo.readwriter._controller_pin_ui__rw_copi__dq_TRELLIS_FF_Q_DI_TRELLIS_FF_Q_3": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:16.100-16.154"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 69 ],
            "DI": [ 2229 ],
            "LSR": [ "0" ],
            "Q": [ 2206 ]
          }
        },
        "tb.fifo_test.interface_fifo.readwriter._controller_pin_ui__rw_copi__dq_TRELLIS_FF_Q_DI_TRELLIS_FF_Q_4": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:16.100-16.154"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 69 ],
            "DI": [ 2230 ],
            "LSR": [ "0" ],
            "Q": [ 2208 ]
          }
        },
        "tb.fifo_test.interface_fifo.readwriter._controller_pin_ui__rw_copi__dq_TRELLIS_FF_Q_DI_TRELLIS_FF_Q_5": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:16.100-16.154"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 69 ],
            "DI": [ 2231 ],
            "LSR": [ "0" ],
            "Q": [ 2210 ]
          }
        },
        "tb.fifo_test.interface_fifo.readwriter._controller_pin_ui__rw_copi__dq_TRELLIS_FF_Q_DI_TRELLIS_FF_Q_6": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:16.100-16.154"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 69 ],
            "DI": [ 2232 ],
            "LSR": [ "0" ],
            "Q": [ 2212 ]
          }
        },
        "tb.fifo_test.interface_fifo.readwriter._controller_pin_ui__rw_copi__dq_TRELLIS_FF_Q_DI_TRELLIS_FF_Q_7": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:16.100-16.154"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 69 ],
            "DI": [ 2233 ],
            "LSR": [ "0" ],
            "Q": [ 2214 ]
          }
        },
        "tb.fifo_test.interface_fifo.readwriter._controller_pin_ui__rw_copi__dq_TRELLIS_FF_Q_DI_TRELLIS_FF_Q_8": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:16.100-16.154"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 69 ],
            "DI": [ 2234 ],
            "LSR": [ "0" ],
            "Q": [ 2216 ]
          }
        },
        "tb.fifo_test.interface_fifo.readwriter._controller_pin_ui__rw_copi__dq_TRELLIS_FF_Q_DI_TRELLIS_FF_Q_9": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:16.100-16.154"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 69 ],
            "DI": [ 2235 ],
            "LSR": [ "0" ],
            "Q": [ 2218 ]
          }
        },
        "tb.fifo_test.interface_fifo.readwriter._controller_pin_ui__rw_copi__dq_oen_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:138.19-138.63"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 2236 ],
            "BLUT": [ 2237 ],
            "C0": [ 2146 ],
            "Z": [ 2238 ]
          }
        },
        "tb.fifo_test.interface_fifo.readwriter._controller_pin_ui__rw_copi__dq_oen_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:136.39-137.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ "0" ],
            "Z": [ 2236 ]
          }
        },
        "tb.fifo_test.interface_fifo.readwriter._controller_pin_ui__rw_copi__read_active_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111111111110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 2239 ],
            "B": [ 2240 ],
            "C": [ 2241 ],
            "D": [ 2242 ],
            "Z": [ 2243 ]
          }
        },
        "tb.fifo_test.interface_fifo.readwriter._ui__in_progress_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111111111110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 2244 ],
            "B": [ 2245 ],
            "C": [ 2246 ],
            "D": [ 2247 ],
            "Z": [ 2248 ]
          }
        },
        "tb.fifo_test.interface_fifo.readwriter._ui__r_cipo__r_data_TRELLIS_FF_Q": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:68.164-68.215"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 82 ],
            "DI": [ 2148 ],
            "LSR": [ 81 ],
            "Q": [ 2249 ]
          }
        },
        "tb.fifo_test.interface_fifo.readwriter._ui__r_cipo__r_data_TRELLIS_FF_Q_1": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:68.164-68.215"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 82 ],
            "DI": [ 2150 ],
            "LSR": [ 81 ],
            "Q": [ 2250 ]
          }
        },
        "tb.fifo_test.interface_fifo.readwriter._ui__r_cipo__r_data_TRELLIS_FF_Q_10": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:68.164-68.215"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 82 ],
            "DI": [ 2152 ],
            "LSR": [ 81 ],
            "Q": [ 2251 ]
          }
        },
        "tb.fifo_test.interface_fifo.readwriter._ui__r_cipo__r_data_TRELLIS_FF_Q_11": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:68.164-68.215"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 82 ],
            "DI": [ 2154 ],
            "LSR": [ 81 ],
            "Q": [ 2252 ]
          }
        },
        "tb.fifo_test.interface_fifo.readwriter._ui__r_cipo__r_data_TRELLIS_FF_Q_12": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:68.164-68.215"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 82 ],
            "DI": [ 2156 ],
            "LSR": [ 81 ],
            "Q": [ 2253 ]
          }
        },
        "tb.fifo_test.interface_fifo.readwriter._ui__r_cipo__r_data_TRELLIS_FF_Q_13": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:68.164-68.215"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 82 ],
            "DI": [ 2158 ],
            "LSR": [ 81 ],
            "Q": [ 2254 ]
          }
        },
        "tb.fifo_test.interface_fifo.readwriter._ui__r_cipo__r_data_TRELLIS_FF_Q_14": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:68.164-68.215"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 82 ],
            "DI": [ 2160 ],
            "LSR": [ 81 ],
            "Q": [ 2255 ]
          }
        },
        "tb.fifo_test.interface_fifo.readwriter._ui__r_cipo__r_data_TRELLIS_FF_Q_15": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:68.164-68.215"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 82 ],
            "DI": [ 2162 ],
            "LSR": [ 81 ],
            "Q": [ 2256 ]
          }
        },
        "tb.fifo_test.interface_fifo.readwriter._ui__r_cipo__r_data_TRELLIS_FF_Q_2": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:68.164-68.215"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 82 ],
            "DI": [ 2164 ],
            "LSR": [ 81 ],
            "Q": [ 2257 ]
          }
        },
        "tb.fifo_test.interface_fifo.readwriter._ui__r_cipo__r_data_TRELLIS_FF_Q_3": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:68.164-68.215"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 82 ],
            "DI": [ 2166 ],
            "LSR": [ 81 ],
            "Q": [ 2258 ]
          }
        },
        "tb.fifo_test.interface_fifo.readwriter._ui__r_cipo__r_data_TRELLIS_FF_Q_4": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:68.164-68.215"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 82 ],
            "DI": [ 2168 ],
            "LSR": [ 81 ],
            "Q": [ 2259 ]
          }
        },
        "tb.fifo_test.interface_fifo.readwriter._ui__r_cipo__r_data_TRELLIS_FF_Q_5": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:68.164-68.215"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 82 ],
            "DI": [ 2170 ],
            "LSR": [ 81 ],
            "Q": [ 2260 ]
          }
        },
        "tb.fifo_test.interface_fifo.readwriter._ui__r_cipo__r_data_TRELLIS_FF_Q_6": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:68.164-68.215"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 82 ],
            "DI": [ 2172 ],
            "LSR": [ 81 ],
            "Q": [ 2261 ]
          }
        },
        "tb.fifo_test.interface_fifo.readwriter._ui__r_cipo__r_data_TRELLIS_FF_Q_7": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:68.164-68.215"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 82 ],
            "DI": [ 2174 ],
            "LSR": [ 81 ],
            "Q": [ 2262 ]
          }
        },
        "tb.fifo_test.interface_fifo.readwriter._ui__r_cipo__r_data_TRELLIS_FF_Q_8": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:68.164-68.215"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 82 ],
            "DI": [ 2176 ],
            "LSR": [ 81 ],
            "Q": [ 2263 ]
          }
        },
        "tb.fifo_test.interface_fifo.readwriter._ui__r_cipo__r_data_TRELLIS_FF_Q_9": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:68.164-68.215"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 82 ],
            "DI": [ 2178 ],
            "LSR": [ 81 ],
            "Q": [ 2264 ]
          }
        },
        "tb.fifo_test.interface_fifo.readwriter._ui__r_cipo__read_active_TRELLIS_FF_Q": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:68.164-68.215"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 82 ],
            "DI": [ 2180 ],
            "LSR": [ 81 ],
            "Q": [ 2265 ]
          }
        },
        "tb.fifo_test.interface_fifo.readwriter._ui__rw_copi__addr_TRELLIS_FF_Q": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:68.164-68.215"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 82 ],
            "DI": [ 2266 ],
            "LSR": [ 81 ],
            "Q": [ 2267 ]
          }
        },
        "tb.fifo_test.interface_fifo.readwriter._ui__rw_copi__addr_TRELLIS_FF_Q_1": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:68.164-68.215"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 82 ],
            "DI": [ 2268 ],
            "LSR": [ 81 ],
            "Q": [ 2269 ]
          }
        },
        "tb.fifo_test.interface_fifo.readwriter._ui__rw_copi__addr_TRELLIS_FF_Q_10": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:68.164-68.215"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 82 ],
            "DI": [ 2270 ],
            "LSR": [ 81 ],
            "Q": [ 2271 ]
          }
        },
        "tb.fifo_test.interface_fifo.readwriter._ui__rw_copi__addr_TRELLIS_FF_Q_11": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:68.164-68.215"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 82 ],
            "DI": [ 2272 ],
            "LSR": [ 81 ],
            "Q": [ 2273 ]
          }
        },
        "tb.fifo_test.interface_fifo.readwriter._ui__rw_copi__addr_TRELLIS_FF_Q_12": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:68.164-68.215"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 82 ],
            "DI": [ 2274 ],
            "LSR": [ 81 ],
            "Q": [ 2275 ]
          }
        },
        "tb.fifo_test.interface_fifo.readwriter._ui__rw_copi__addr_TRELLIS_FF_Q_13": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:68.164-68.215"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 82 ],
            "DI": [ 2276 ],
            "LSR": [ 81 ],
            "Q": [ 2277 ]
          }
        },
        "tb.fifo_test.interface_fifo.readwriter._ui__rw_copi__addr_TRELLIS_FF_Q_14": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:68.164-68.215"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 82 ],
            "DI": [ 2278 ],
            "LSR": [ 81 ],
            "Q": [ 2279 ]
          }
        },
        "tb.fifo_test.interface_fifo.readwriter._ui__rw_copi__addr_TRELLIS_FF_Q_15": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:68.164-68.215"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 82 ],
            "DI": [ 2280 ],
            "LSR": [ 81 ],
            "Q": [ 2281 ]
          }
        },
        "tb.fifo_test.interface_fifo.readwriter._ui__rw_copi__addr_TRELLIS_FF_Q_16": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:68.164-68.215"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 82 ],
            "DI": [ 2282 ],
            "LSR": [ 81 ],
            "Q": [ 2283 ]
          }
        },
        "tb.fifo_test.interface_fifo.readwriter._ui__rw_copi__addr_TRELLIS_FF_Q_17": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:68.164-68.215"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 82 ],
            "DI": [ 2284 ],
            "LSR": [ 81 ],
            "Q": [ 2285 ]
          }
        },
        "tb.fifo_test.interface_fifo.readwriter._ui__rw_copi__addr_TRELLIS_FF_Q_18": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:68.164-68.215"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 82 ],
            "DI": [ 2286 ],
            "LSR": [ 81 ],
            "Q": [ 2287 ]
          }
        },
        "tb.fifo_test.interface_fifo.readwriter._ui__rw_copi__addr_TRELLIS_FF_Q_19": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:68.164-68.215"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 82 ],
            "DI": [ 2288 ],
            "LSR": [ 81 ],
            "Q": [ 2289 ]
          }
        },
        "tb.fifo_test.interface_fifo.readwriter._ui__rw_copi__addr_TRELLIS_FF_Q_2": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:68.164-68.215"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 82 ],
            "DI": [ 2290 ],
            "LSR": [ 81 ],
            "Q": [ 2291 ]
          }
        },
        "tb.fifo_test.interface_fifo.readwriter._ui__rw_copi__addr_TRELLIS_FF_Q_20": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:68.164-68.215"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 82 ],
            "DI": [ 2292 ],
            "LSR": [ 81 ],
            "Q": [ 2293 ]
          }
        },
        "tb.fifo_test.interface_fifo.readwriter._ui__rw_copi__addr_TRELLIS_FF_Q_21": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:68.164-68.215"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 82 ],
            "DI": [ 2294 ],
            "LSR": [ 81 ],
            "Q": [ 2295 ]
          }
        },
        "tb.fifo_test.interface_fifo.readwriter._ui__rw_copi__addr_TRELLIS_FF_Q_3": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:68.164-68.215"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 82 ],
            "DI": [ 2296 ],
            "LSR": [ 81 ],
            "Q": [ 2297 ]
          }
        },
        "tb.fifo_test.interface_fifo.readwriter._ui__rw_copi__addr_TRELLIS_FF_Q_4": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:68.164-68.215"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 82 ],
            "DI": [ 2298 ],
            "LSR": [ 81 ],
            "Q": [ 2299 ]
          }
        },
        "tb.fifo_test.interface_fifo.readwriter._ui__rw_copi__addr_TRELLIS_FF_Q_5": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:68.164-68.215"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 82 ],
            "DI": [ 2300 ],
            "LSR": [ 81 ],
            "Q": [ 2301 ]
          }
        },
        "tb.fifo_test.interface_fifo.readwriter._ui__rw_copi__addr_TRELLIS_FF_Q_6": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:68.164-68.215"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 82 ],
            "DI": [ 2302 ],
            "LSR": [ 81 ],
            "Q": [ 2303 ]
          }
        },
        "tb.fifo_test.interface_fifo.readwriter._ui__rw_copi__addr_TRELLIS_FF_Q_7": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:68.164-68.215"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 82 ],
            "DI": [ 2304 ],
            "LSR": [ 81 ],
            "Q": [ 2305 ]
          }
        },
        "tb.fifo_test.interface_fifo.readwriter._ui__rw_copi__addr_TRELLIS_FF_Q_8": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:68.164-68.215"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 82 ],
            "DI": [ 2306 ],
            "LSR": [ 81 ],
            "Q": [ 2307 ]
          }
        },
        "tb.fifo_test.interface_fifo.readwriter._ui__rw_copi__addr_TRELLIS_FF_Q_9": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:68.164-68.215"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 82 ],
            "DI": [ 2308 ],
            "LSR": [ 81 ],
            "Q": [ 2309 ]
          }
        },
        "tb.fifo_test.interface_fifo.readwriter._ui__rw_copi__task_TRELLIS_FF_DI": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:16.100-16.154"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 69 ],
            "DI": [ 2310 ],
            "LSR": [ "0" ],
            "Q": [ 2311 ]
          }
        },
        "tb.fifo_test.interface_fifo.readwriter._ui__rw_copi__task_TRELLIS_FF_DI_1": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:16.100-16.154"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 69 ],
            "DI": [ 2312 ],
            "LSR": [ "0" ],
            "Q": [ 2313 ]
          }
        },
        "tb.fifo_test.interface_fifo.readwriter._ui__rw_copi__task_TRELLIS_FF_DI_Q_TRELLIS_FF_DI": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:16.100-16.154"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 69 ],
            "DI": [ 2311 ],
            "LSR": [ "0" ],
            "Q": [ 2314 ]
          }
        },
        "tb.fifo_test.interface_fifo.readwriter._ui__rw_copi__task_TRELLIS_FF_DI_Q_TRELLIS_FF_DI_1": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:16.100-16.154"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 69 ],
            "DI": [ 2313 ],
            "LSR": [ "0" ],
            "Q": [ 2315 ]
          }
        },
        "tb.fifo_test.interface_fifo.readwriter._ui__rw_copi__task_TRELLIS_FF_DI_Q_TRELLIS_FF_DI_Q_TRELLIS_FF_DI": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:16.100-16.154"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 69 ],
            "DI": [ 2314 ],
            "LSR": [ "0" ],
            "Q": [ 2316 ]
          }
        },
        "tb.fifo_test.interface_fifo.readwriter._ui__rw_copi__task_TRELLIS_FF_DI_Q_TRELLIS_FF_DI_Q_TRELLIS_FF_DI_1": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:16.100-16.154"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 69 ],
            "DI": [ 2315 ],
            "LSR": [ "0" ],
            "Q": [ 2317 ]
          }
        },
        "tb.fifo_test.interface_fifo.readwriter._ui__rw_copi__task_TRELLIS_FF_DI_Q_TRELLIS_FF_DI_Q_TRELLIS_FF_DI_Q_LUT4_C": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:119.33-120.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 2317 ],
            "D": [ 2316 ],
            "Z": [ 2318 ]
          }
        },
        "tb.fifo_test.interface_fifo.readwriter._ui__rw_copi__task_TRELLIS_FF_Q": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:68.164-68.215"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 82 ],
            "DI": [ 2319 ],
            "LSR": [ 81 ],
            "Q": [ 2310 ]
          }
        },
        "tb.fifo_test.interface_fifo.readwriter._ui__rw_copi__task_TRELLIS_FF_Q_1": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:68.164-68.215"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 82 ],
            "DI": [ 2320 ],
            "LSR": [ 81 ],
            "Q": [ 2312 ]
          }
        },
        "tb.fifo_test.interface_fifo.readwriter._ui__rw_copi__w_data_TRELLIS_FF_Q": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:68.164-68.215"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 82 ],
            "DI": [ 2321 ],
            "LSR": [ 81 ],
            "Q": [ 2322 ]
          }
        },
        "tb.fifo_test.interface_fifo.readwriter._ui__rw_copi__w_data_TRELLIS_FF_Q_1": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:68.164-68.215"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 82 ],
            "DI": [ 2323 ],
            "LSR": [ 81 ],
            "Q": [ 2324 ]
          }
        },
        "tb.fifo_test.interface_fifo.readwriter._ui__rw_copi__w_data_TRELLIS_FF_Q_10": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:68.164-68.215"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 82 ],
            "DI": [ 2325 ],
            "LSR": [ 81 ],
            "Q": [ 2326 ]
          }
        },
        "tb.fifo_test.interface_fifo.readwriter._ui__rw_copi__w_data_TRELLIS_FF_Q_11": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:68.164-68.215"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 82 ],
            "DI": [ 2327 ],
            "LSR": [ 81 ],
            "Q": [ 2328 ]
          }
        },
        "tb.fifo_test.interface_fifo.readwriter._ui__rw_copi__w_data_TRELLIS_FF_Q_12": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:68.164-68.215"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 82 ],
            "DI": [ 2329 ],
            "LSR": [ 81 ],
            "Q": [ 2330 ]
          }
        },
        "tb.fifo_test.interface_fifo.readwriter._ui__rw_copi__w_data_TRELLIS_FF_Q_13": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:68.164-68.215"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 82 ],
            "DI": [ 2331 ],
            "LSR": [ 81 ],
            "Q": [ 2332 ]
          }
        },
        "tb.fifo_test.interface_fifo.readwriter._ui__rw_copi__w_data_TRELLIS_FF_Q_14": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:68.164-68.215"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 82 ],
            "DI": [ 2333 ],
            "LSR": [ 81 ],
            "Q": [ 2334 ]
          }
        },
        "tb.fifo_test.interface_fifo.readwriter._ui__rw_copi__w_data_TRELLIS_FF_Q_15": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:68.164-68.215"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 82 ],
            "DI": [ 2335 ],
            "LSR": [ 81 ],
            "Q": [ 2336 ]
          }
        },
        "tb.fifo_test.interface_fifo.readwriter._ui__rw_copi__w_data_TRELLIS_FF_Q_2": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:68.164-68.215"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 82 ],
            "DI": [ 2337 ],
            "LSR": [ 81 ],
            "Q": [ 2338 ]
          }
        },
        "tb.fifo_test.interface_fifo.readwriter._ui__rw_copi__w_data_TRELLIS_FF_Q_3": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:68.164-68.215"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 82 ],
            "DI": [ 2339 ],
            "LSR": [ 81 ],
            "Q": [ 2340 ]
          }
        },
        "tb.fifo_test.interface_fifo.readwriter._ui__rw_copi__w_data_TRELLIS_FF_Q_4": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:68.164-68.215"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 82 ],
            "DI": [ 2341 ],
            "LSR": [ 81 ],
            "Q": [ 2342 ]
          }
        },
        "tb.fifo_test.interface_fifo.readwriter._ui__rw_copi__w_data_TRELLIS_FF_Q_5": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:68.164-68.215"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 82 ],
            "DI": [ 2343 ],
            "LSR": [ 81 ],
            "Q": [ 2344 ]
          }
        },
        "tb.fifo_test.interface_fifo.readwriter._ui__rw_copi__w_data_TRELLIS_FF_Q_6": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:68.164-68.215"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 82 ],
            "DI": [ 2345 ],
            "LSR": [ 81 ],
            "Q": [ 2346 ]
          }
        },
        "tb.fifo_test.interface_fifo.readwriter._ui__rw_copi__w_data_TRELLIS_FF_Q_7": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:68.164-68.215"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 82 ],
            "DI": [ 2347 ],
            "LSR": [ 81 ],
            "Q": [ 2348 ]
          }
        },
        "tb.fifo_test.interface_fifo.readwriter._ui__rw_copi__w_data_TRELLIS_FF_Q_8": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:68.164-68.215"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 82 ],
            "DI": [ 2349 ],
            "LSR": [ 81 ],
            "Q": [ 2350 ]
          }
        },
        "tb.fifo_test.interface_fifo.readwriter._ui__rw_copi__w_data_TRELLIS_FF_Q_9": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:68.164-68.215"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 82 ],
            "DI": [ 2351 ],
            "LSR": [ 81 ],
            "Q": [ 2352 ]
          }
        },
        "tb.fifo_test.interface_fifo.readwriter.bank_LUT4_A": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 2353 ],
            "B": [ 2354 ],
            "C": [ 2355 ],
            "D": [ 2356 ],
            "Z": [ 2086 ]
          }
        },
        "tb.fifo_test.interface_fifo.readwriter.bank_LUT4_A_Z_LUT4_B": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0011000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 2085 ],
            "C": [ 2086 ],
            "D": [ 2087 ],
            "Z": [ 2043 ]
          }
        },
        "tb.fifo_test.interface_fifo.readwriter.bank_LUT4_A_Z_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:138.19-138.63"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 2357 ],
            "BLUT": [ 2358 ],
            "C0": [ 2359 ],
            "Z": [ 2085 ]
          }
        },
        "tb.fifo_test.interface_fifo.readwriter.bank_LUT4_A_Z_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:136.39-137.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ "0" ],
            "Z": [ 2357 ]
          }
        },
        "tb.fifo_test.interface_fifo.readwriter.bank_LUT4_A_Z_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111111111110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:134.39-135.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 2360 ],
            "B": [ 2361 ],
            "C": [ 2362 ],
            "D": [ 2363 ],
            "Z": [ 2358 ]
          }
        },
        "tb.fifo_test.interface_fifo.readwriter.bank_LUT4_D": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 2354 ],
            "B": [ 2355 ],
            "C": [ 2356 ],
            "D": [ 2353 ],
            "Z": [ 2084 ]
          }
        },
        "tb.fifo_test.interface_fifo.readwriter.bank_LUT4_D_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111110000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 2313 ],
            "C": [ 2311 ],
            "D": [ 2364 ],
            "Z": [ 2087 ]
          }
        },
        "tb.fifo_test.interface_fifo.readwriter.bank_LUT4_D_2": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000011111100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 2313 ],
            "C": [ 2311 ],
            "D": [ 2364 ],
            "Z": [ 2081 ]
          }
        },
        "tb.fifo_test.interface_fifo.readwriter.bank_LUT4_D_Z_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:138.19-138.63"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 2365 ],
            "BLUT": [ 2366 ],
            "C0": [ 2367 ],
            "Z": [ 2368 ]
          }
        },
        "tb.fifo_test.interface_fifo.readwriter.bank_LUT4_D_Z_PFUMX_Z_1": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:138.19-138.63"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 2369 ],
            "BLUT": [ 2370 ],
            "C0": [ 2371 ],
            "Z": [ 2372 ]
          }
        },
        "tb.fifo_test.interface_fifo.readwriter.bank_LUT4_D_Z_PFUMX_Z_1_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:136.39-137.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 2373 ],
            "B": [ 2374 ],
            "C": [ 2375 ],
            "D": [ 2376 ],
            "Z": [ 2369 ]
          }
        },
        "tb.fifo_test.interface_fifo.readwriter.bank_LUT4_D_Z_PFUMX_Z_1_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111111101111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:134.39-135.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 2373 ],
            "B": [ 2374 ],
            "C": [ 2375 ],
            "D": [ 2376 ],
            "Z": [ 2370 ]
          }
        },
        "tb.fifo_test.interface_fifo.readwriter.bank_LUT4_D_Z_PFUMX_Z_2": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:138.19-138.63"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 2377 ],
            "BLUT": [ 2378 ],
            "C0": [ 2379 ],
            "Z": [ 2090 ]
          }
        },
        "tb.fifo_test.interface_fifo.readwriter.bank_LUT4_D_Z_PFUMX_Z_2_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:136.39-137.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ "0" ],
            "Z": [ 2377 ]
          }
        },
        "tb.fifo_test.interface_fifo.readwriter.bank_LUT4_D_Z_PFUMX_Z_2_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111111111110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:134.39-135.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 2380 ],
            "B": [ 2381 ],
            "C": [ 2367 ],
            "D": [ 2382 ],
            "Z": [ 2378 ]
          }
        },
        "tb.fifo_test.interface_fifo.readwriter.bank_LUT4_D_Z_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:136.39-137.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 2381 ],
            "B": [ 2379 ],
            "C": [ 2380 ],
            "D": [ 2382 ],
            "Z": [ 2365 ]
          }
        },
        "tb.fifo_test.interface_fifo.readwriter.bank_LUT4_D_Z_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111111101111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:134.39-135.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 2381 ],
            "B": [ 2379 ],
            "C": [ 2380 ],
            "D": [ 2382 ],
            "Z": [ 2366 ]
          }
        },
        "tb.fifo_test.interface_fifo.readwriter.bank_TRELLIS_FF_Q": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:68.164-68.215"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 82 ],
            "DI": [ 2285 ],
            "LSR": [ 81 ],
            "Q": [ 2364 ]
          }
        },
        "tb.fifo_test.interface_fifo.readwriter.bank_TRELLIS_FF_Q_1": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:68.164-68.215"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 82 ],
            "DI": [ 2287 ],
            "LSR": [ 81 ],
            "Q": [ 2353 ]
          }
        },
        "tb.fifo_test.interface_fifo.readwriter.col_TRELLIS_FF_DI": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:16.100-16.154"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 69 ],
            "DI": [ 2383 ],
            "LSR": [ "0" ],
            "Q": [ 2384 ]
          }
        },
        "tb.fifo_test.interface_fifo.readwriter.col_TRELLIS_FF_DI_1": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:16.100-16.154"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 69 ],
            "DI": [ 2385 ],
            "LSR": [ "0" ],
            "Q": [ 2386 ]
          }
        },
        "tb.fifo_test.interface_fifo.readwriter.col_TRELLIS_FF_DI_2": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:16.100-16.154"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 69 ],
            "DI": [ 2387 ],
            "LSR": [ "0" ],
            "Q": [ 2388 ]
          }
        },
        "tb.fifo_test.interface_fifo.readwriter.col_TRELLIS_FF_DI_3": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:16.100-16.154"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 69 ],
            "DI": [ 2389 ],
            "LSR": [ "0" ],
            "Q": [ 2390 ]
          }
        },
        "tb.fifo_test.interface_fifo.readwriter.col_TRELLIS_FF_DI_4": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:16.100-16.154"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 69 ],
            "DI": [ 2391 ],
            "LSR": [ "0" ],
            "Q": [ 2392 ]
          }
        },
        "tb.fifo_test.interface_fifo.readwriter.col_TRELLIS_FF_DI_5": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:16.100-16.154"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 69 ],
            "DI": [ 2393 ],
            "LSR": [ "0" ],
            "Q": [ 2394 ]
          }
        },
        "tb.fifo_test.interface_fifo.readwriter.col_TRELLIS_FF_DI_6": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:16.100-16.154"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 69 ],
            "DI": [ 2356 ],
            "LSR": [ "0" ],
            "Q": [ 2395 ]
          }
        },
        "tb.fifo_test.interface_fifo.readwriter.col_TRELLIS_FF_DI_7": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:16.100-16.154"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 69 ],
            "DI": [ 2355 ],
            "LSR": [ "0" ],
            "Q": [ 2396 ]
          }
        },
        "tb.fifo_test.interface_fifo.readwriter.col_TRELLIS_FF_DI_8": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:16.100-16.154"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 69 ],
            "DI": [ 2354 ],
            "LSR": [ "0" ],
            "Q": [ 2397 ]
          }
        },
        "tb.fifo_test.interface_fifo.readwriter.col_TRELLIS_FF_Q": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:68.164-68.215"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 82 ],
            "DI": [ 2273 ],
            "LSR": [ 81 ],
            "Q": [ 2383 ]
          }
        },
        "tb.fifo_test.interface_fifo.readwriter.col_TRELLIS_FF_Q_1": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:68.164-68.215"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 82 ],
            "DI": [ 2275 ],
            "LSR": [ 81 ],
            "Q": [ 2385 ]
          }
        },
        "tb.fifo_test.interface_fifo.readwriter.col_TRELLIS_FF_Q_2": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:68.164-68.215"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 82 ],
            "DI": [ 2277 ],
            "LSR": [ 81 ],
            "Q": [ 2387 ]
          }
        },
        "tb.fifo_test.interface_fifo.readwriter.col_TRELLIS_FF_Q_3": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:68.164-68.215"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 82 ],
            "DI": [ 2279 ],
            "LSR": [ 81 ],
            "Q": [ 2389 ]
          }
        },
        "tb.fifo_test.interface_fifo.readwriter.col_TRELLIS_FF_Q_4": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:68.164-68.215"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 82 ],
            "DI": [ 2281 ],
            "LSR": [ 81 ],
            "Q": [ 2391 ]
          }
        },
        "tb.fifo_test.interface_fifo.readwriter.col_TRELLIS_FF_Q_5": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:68.164-68.215"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 82 ],
            "DI": [ 2283 ],
            "LSR": [ 81 ],
            "Q": [ 2393 ]
          }
        },
        "tb.fifo_test.interface_fifo.readwriter.col_TRELLIS_FF_Q_6": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:68.164-68.215"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 82 ],
            "DI": [ 2289 ],
            "LSR": [ 81 ],
            "Q": [ 2356 ]
          }
        },
        "tb.fifo_test.interface_fifo.readwriter.col_TRELLIS_FF_Q_7": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:68.164-68.215"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 82 ],
            "DI": [ 2293 ],
            "LSR": [ 81 ],
            "Q": [ 2355 ]
          }
        },
        "tb.fifo_test.interface_fifo.readwriter.col_TRELLIS_FF_Q_8": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:68.164-68.215"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 82 ],
            "DI": [ 2295 ],
            "LSR": [ 81 ],
            "Q": [ 2354 ]
          }
        },
        "tb.fifo_test.interface_fifo.readwriter.controller_pin_ui__clk_en_TRELLIS_FF_Q": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:68.164-68.215"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 82 ],
            "DI": [ 1987 ],
            "LSR": [ 81 ],
            "Q": [ 1902 ]
          }
        },
        "tb.fifo_test.interface_fifo.readwriter.controller_pin_ui__cmd_TRELLIS_FF_Q": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:68.164-68.215"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 82 ],
            "DI": [ 1989 ],
            "LSR": [ 81 ],
            "Q": [ 1865 ]
          }
        },
        "tb.fifo_test.interface_fifo.readwriter.controller_pin_ui__cmd_TRELLIS_FF_Q_1": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:68.164-68.215"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 82 ],
            "DI": [ 1991 ],
            "LSR": [ 81 ],
            "Q": [ 1866 ]
          }
        },
        "tb.fifo_test.interface_fifo.readwriter.controller_pin_ui__cmd_TRELLIS_FF_Q_2": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:68.164-68.215"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 82 ],
            "DI": [ 1993 ],
            "LSR": [ 81 ],
            "Q": [ 1867 ]
          }
        },
        "tb.fifo_test.interface_fifo.readwriter.controller_pin_ui__dqm_TRELLIS_FF_Q": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:68.164-68.215"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 82 ],
            "DI": [ 2146 ],
            "LSR": [ 81 ],
            "Q": [ 1868 ]
          }
        },
        "tb.fifo_test.interface_fifo.readwriter.controller_pin_ui__rw_copi__a_TRELLIS_FF_Q": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:68.164-68.215"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 82 ],
            "DI": [ 2009 ],
            "LSR": [ 81 ],
            "Q": [ 1869 ]
          }
        },
        "tb.fifo_test.interface_fifo.readwriter.controller_pin_ui__rw_copi__a_TRELLIS_FF_Q_1": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:68.164-68.215"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 82 ],
            "DI": [ 2011 ],
            "LSR": [ 81 ],
            "Q": [ 1870 ]
          }
        },
        "tb.fifo_test.interface_fifo.readwriter.controller_pin_ui__rw_copi__a_TRELLIS_FF_Q_10": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:68.164-68.215"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 82 ],
            "DI": [ 2114 ],
            "LSR": [ 81 ],
            "Q": [ 1871 ]
          }
        },
        "tb.fifo_test.interface_fifo.readwriter.controller_pin_ui__rw_copi__a_TRELLIS_FF_Q_11": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:68.164-68.215"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 82 ],
            "DI": [ 2123 ],
            "LSR": [ 81 ],
            "Q": [ 1872 ]
          }
        },
        "tb.fifo_test.interface_fifo.readwriter.controller_pin_ui__rw_copi__a_TRELLIS_FF_Q_12": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:68.164-68.215"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 82 ],
            "DI": [ 2133 ],
            "LSR": [ 81 ],
            "Q": [ 1873 ]
          }
        },
        "tb.fifo_test.interface_fifo.readwriter.controller_pin_ui__rw_copi__a_TRELLIS_FF_Q_2": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:68.164-68.215"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 82 ],
            "DI": [ 2075 ],
            "LSR": [ 81 ],
            "Q": [ 1874 ]
          }
        },
        "tb.fifo_test.interface_fifo.readwriter.controller_pin_ui__rw_copi__a_TRELLIS_FF_Q_3": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:68.164-68.215"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 82 ],
            "DI": [ 2021 ],
            "LSR": [ 81 ],
            "Q": [ 1875 ]
          }
        },
        "tb.fifo_test.interface_fifo.readwriter.controller_pin_ui__rw_copi__a_TRELLIS_FF_Q_4": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:68.164-68.215"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 82 ],
            "DI": [ 2036 ],
            "LSR": [ 81 ],
            "Q": [ 1876 ]
          }
        },
        "tb.fifo_test.interface_fifo.readwriter.controller_pin_ui__rw_copi__a_TRELLIS_FF_Q_5": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:68.164-68.215"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 82 ],
            "DI": [ 2052 ],
            "LSR": [ 81 ],
            "Q": [ 1877 ]
          }
        },
        "tb.fifo_test.interface_fifo.readwriter.controller_pin_ui__rw_copi__a_TRELLIS_FF_Q_6": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:68.164-68.215"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 82 ],
            "DI": [ 2138 ],
            "LSR": [ 81 ],
            "Q": [ 1878 ]
          }
        },
        "tb.fifo_test.interface_fifo.readwriter.controller_pin_ui__rw_copi__a_TRELLIS_FF_Q_7": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:68.164-68.215"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 82 ],
            "DI": [ 2100 ],
            "LSR": [ 81 ],
            "Q": [ 1879 ]
          }
        },
        "tb.fifo_test.interface_fifo.readwriter.controller_pin_ui__rw_copi__a_TRELLIS_FF_Q_8": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:68.164-68.215"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 82 ],
            "DI": [ 2107 ],
            "LSR": [ 81 ],
            "Q": [ 1880 ]
          }
        },
        "tb.fifo_test.interface_fifo.readwriter.controller_pin_ui__rw_copi__a_TRELLIS_FF_Q_9": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:68.164-68.215"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 82 ],
            "DI": [ 2066 ],
            "LSR": [ 81 ],
            "Q": [ 1881 ]
          }
        },
        "tb.fifo_test.interface_fifo.readwriter.controller_pin_ui__rw_copi__ba_TRELLIS_FF_Q": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:68.164-68.215"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 82 ],
            "DI": [ 2182 ],
            "LSR": [ 81 ],
            "Q": [ 1882 ]
          }
        },
        "tb.fifo_test.interface_fifo.readwriter.controller_pin_ui__rw_copi__ba_TRELLIS_FF_Q_1": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:68.164-68.215"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 82 ],
            "DI": [ 2184 ],
            "LSR": [ 81 ],
            "Q": [ 1883 ]
          }
        },
        "tb.fifo_test.interface_fifo.readwriter.controller_pin_ui__rw_copi__dq_TRELLIS_FF_Q": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:68.164-68.215"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 82 ],
            "DI": [ 2189 ],
            "LSR": [ 81 ],
            "Q": [ 1884 ]
          }
        },
        "tb.fifo_test.interface_fifo.readwriter.controller_pin_ui__rw_copi__dq_TRELLIS_FF_Q_1": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:68.164-68.215"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 82 ],
            "DI": [ 2191 ],
            "LSR": [ 81 ],
            "Q": [ 1885 ]
          }
        },
        "tb.fifo_test.interface_fifo.readwriter.controller_pin_ui__rw_copi__dq_TRELLIS_FF_Q_10": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:68.164-68.215"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 82 ],
            "DI": [ 2193 ],
            "LSR": [ 81 ],
            "Q": [ 1886 ]
          }
        },
        "tb.fifo_test.interface_fifo.readwriter.controller_pin_ui__rw_copi__dq_TRELLIS_FF_Q_11": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:68.164-68.215"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 82 ],
            "DI": [ 2195 ],
            "LSR": [ 81 ],
            "Q": [ 1887 ]
          }
        },
        "tb.fifo_test.interface_fifo.readwriter.controller_pin_ui__rw_copi__dq_TRELLIS_FF_Q_12": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:68.164-68.215"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 82 ],
            "DI": [ 2197 ],
            "LSR": [ 81 ],
            "Q": [ 1888 ]
          }
        },
        "tb.fifo_test.interface_fifo.readwriter.controller_pin_ui__rw_copi__dq_TRELLIS_FF_Q_13": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:68.164-68.215"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 82 ],
            "DI": [ 2199 ],
            "LSR": [ 81 ],
            "Q": [ 1889 ]
          }
        },
        "tb.fifo_test.interface_fifo.readwriter.controller_pin_ui__rw_copi__dq_TRELLIS_FF_Q_14": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:68.164-68.215"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 82 ],
            "DI": [ 2201 ],
            "LSR": [ 81 ],
            "Q": [ 1890 ]
          }
        },
        "tb.fifo_test.interface_fifo.readwriter.controller_pin_ui__rw_copi__dq_TRELLIS_FF_Q_15": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:68.164-68.215"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 82 ],
            "DI": [ 2203 ],
            "LSR": [ 81 ],
            "Q": [ 1891 ]
          }
        },
        "tb.fifo_test.interface_fifo.readwriter.controller_pin_ui__rw_copi__dq_TRELLIS_FF_Q_2": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:68.164-68.215"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 82 ],
            "DI": [ 2205 ],
            "LSR": [ 81 ],
            "Q": [ 1892 ]
          }
        },
        "tb.fifo_test.interface_fifo.readwriter.controller_pin_ui__rw_copi__dq_TRELLIS_FF_Q_3": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:68.164-68.215"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 82 ],
            "DI": [ 2207 ],
            "LSR": [ 81 ],
            "Q": [ 1893 ]
          }
        },
        "tb.fifo_test.interface_fifo.readwriter.controller_pin_ui__rw_copi__dq_TRELLIS_FF_Q_4": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:68.164-68.215"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 82 ],
            "DI": [ 2209 ],
            "LSR": [ 81 ],
            "Q": [ 1894 ]
          }
        },
        "tb.fifo_test.interface_fifo.readwriter.controller_pin_ui__rw_copi__dq_TRELLIS_FF_Q_5": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:68.164-68.215"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 82 ],
            "DI": [ 2211 ],
            "LSR": [ 81 ],
            "Q": [ 1895 ]
          }
        },
        "tb.fifo_test.interface_fifo.readwriter.controller_pin_ui__rw_copi__dq_TRELLIS_FF_Q_6": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:68.164-68.215"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 82 ],
            "DI": [ 2213 ],
            "LSR": [ 81 ],
            "Q": [ 1896 ]
          }
        },
        "tb.fifo_test.interface_fifo.readwriter.controller_pin_ui__rw_copi__dq_TRELLIS_FF_Q_7": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:68.164-68.215"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 82 ],
            "DI": [ 2215 ],
            "LSR": [ 81 ],
            "Q": [ 1897 ]
          }
        },
        "tb.fifo_test.interface_fifo.readwriter.controller_pin_ui__rw_copi__dq_TRELLIS_FF_Q_8": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:68.164-68.215"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 82 ],
            "DI": [ 2217 ],
            "LSR": [ 81 ],
            "Q": [ 1898 ]
          }
        },
        "tb.fifo_test.interface_fifo.readwriter.controller_pin_ui__rw_copi__dq_TRELLIS_FF_Q_9": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:68.164-68.215"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 82 ],
            "DI": [ 2219 ],
            "LSR": [ 81 ],
            "Q": [ 1899 ]
          }
        },
        "tb.fifo_test.interface_fifo.readwriter.controller_pin_ui__rw_copi__dq_oen_TRELLIS_FF_Q": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:68.164-68.215"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 82 ],
            "DI": [ 2238 ],
            "LSR": [ 81 ],
            "Q": [ 1900 ]
          }
        },
        "tb.fifo_test.interface_fifo.readwriter.controller_pin_ui__rw_copi__read_active_TRELLIS_FF_Q": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:68.164-68.215"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 82 ],
            "DI": [ 2243 ],
            "LSR": [ 81 ],
            "Q": [ 1901 ]
          }
        },
        "tb.fifo_test.interface_fifo.readwriter.data_TRELLIS_FF_DI": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:16.100-16.154"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 69 ],
            "DI": [ 2398 ],
            "LSR": [ "0" ],
            "Q": [ 2399 ]
          }
        },
        "tb.fifo_test.interface_fifo.readwriter.data_TRELLIS_FF_DI_1": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:16.100-16.154"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 69 ],
            "DI": [ 2400 ],
            "LSR": [ "0" ],
            "Q": [ 2401 ]
          }
        },
        "tb.fifo_test.interface_fifo.readwriter.data_TRELLIS_FF_DI_10": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:16.100-16.154"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 69 ],
            "DI": [ 2402 ],
            "LSR": [ "0" ],
            "Q": [ 2403 ]
          }
        },
        "tb.fifo_test.interface_fifo.readwriter.data_TRELLIS_FF_DI_11": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:16.100-16.154"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 69 ],
            "DI": [ 2404 ],
            "LSR": [ "0" ],
            "Q": [ 2405 ]
          }
        },
        "tb.fifo_test.interface_fifo.readwriter.data_TRELLIS_FF_DI_12": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:16.100-16.154"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 69 ],
            "DI": [ 2406 ],
            "LSR": [ "0" ],
            "Q": [ 2407 ]
          }
        },
        "tb.fifo_test.interface_fifo.readwriter.data_TRELLIS_FF_DI_13": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:16.100-16.154"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 69 ],
            "DI": [ 2408 ],
            "LSR": [ "0" ],
            "Q": [ 2409 ]
          }
        },
        "tb.fifo_test.interface_fifo.readwriter.data_TRELLIS_FF_DI_14": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:16.100-16.154"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 69 ],
            "DI": [ 2410 ],
            "LSR": [ "0" ],
            "Q": [ 2411 ]
          }
        },
        "tb.fifo_test.interface_fifo.readwriter.data_TRELLIS_FF_DI_15": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:16.100-16.154"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 69 ],
            "DI": [ 2412 ],
            "LSR": [ "0" ],
            "Q": [ 2413 ]
          }
        },
        "tb.fifo_test.interface_fifo.readwriter.data_TRELLIS_FF_DI_2": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:16.100-16.154"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 69 ],
            "DI": [ 2414 ],
            "LSR": [ "0" ],
            "Q": [ 2415 ]
          }
        },
        "tb.fifo_test.interface_fifo.readwriter.data_TRELLIS_FF_DI_3": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:16.100-16.154"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 69 ],
            "DI": [ 2416 ],
            "LSR": [ "0" ],
            "Q": [ 2417 ]
          }
        },
        "tb.fifo_test.interface_fifo.readwriter.data_TRELLIS_FF_DI_4": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:16.100-16.154"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 69 ],
            "DI": [ 2418 ],
            "LSR": [ "0" ],
            "Q": [ 2419 ]
          }
        },
        "tb.fifo_test.interface_fifo.readwriter.data_TRELLIS_FF_DI_5": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:16.100-16.154"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 69 ],
            "DI": [ 2420 ],
            "LSR": [ "0" ],
            "Q": [ 2421 ]
          }
        },
        "tb.fifo_test.interface_fifo.readwriter.data_TRELLIS_FF_DI_6": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:16.100-16.154"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 69 ],
            "DI": [ 2422 ],
            "LSR": [ "0" ],
            "Q": [ 2423 ]
          }
        },
        "tb.fifo_test.interface_fifo.readwriter.data_TRELLIS_FF_DI_7": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:16.100-16.154"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 69 ],
            "DI": [ 2424 ],
            "LSR": [ "0" ],
            "Q": [ 2425 ]
          }
        },
        "tb.fifo_test.interface_fifo.readwriter.data_TRELLIS_FF_DI_8": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:16.100-16.154"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 69 ],
            "DI": [ 2426 ],
            "LSR": [ "0" ],
            "Q": [ 2427 ]
          }
        },
        "tb.fifo_test.interface_fifo.readwriter.data_TRELLIS_FF_DI_9": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:16.100-16.154"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 69 ],
            "DI": [ 2428 ],
            "LSR": [ "0" ],
            "Q": [ 2429 ]
          }
        },
        "tb.fifo_test.interface_fifo.readwriter.data_TRELLIS_FF_DI_Q_TRELLIS_FF_DI": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:16.100-16.154"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 69 ],
            "DI": [ 2399 ],
            "LSR": [ "0" ],
            "Q": [ 2220 ]
          }
        },
        "tb.fifo_test.interface_fifo.readwriter.data_TRELLIS_FF_DI_Q_TRELLIS_FF_DI_1": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:16.100-16.154"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 69 ],
            "DI": [ 2401 ],
            "LSR": [ "0" ],
            "Q": [ 2221 ]
          }
        },
        "tb.fifo_test.interface_fifo.readwriter.data_TRELLIS_FF_DI_Q_TRELLIS_FF_DI_10": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:16.100-16.154"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 69 ],
            "DI": [ 2403 ],
            "LSR": [ "0" ],
            "Q": [ 2222 ]
          }
        },
        "tb.fifo_test.interface_fifo.readwriter.data_TRELLIS_FF_DI_Q_TRELLIS_FF_DI_11": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:16.100-16.154"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 69 ],
            "DI": [ 2405 ],
            "LSR": [ "0" ],
            "Q": [ 2223 ]
          }
        },
        "tb.fifo_test.interface_fifo.readwriter.data_TRELLIS_FF_DI_Q_TRELLIS_FF_DI_12": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:16.100-16.154"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 69 ],
            "DI": [ 2407 ],
            "LSR": [ "0" ],
            "Q": [ 2224 ]
          }
        },
        "tb.fifo_test.interface_fifo.readwriter.data_TRELLIS_FF_DI_Q_TRELLIS_FF_DI_13": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:16.100-16.154"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 69 ],
            "DI": [ 2409 ],
            "LSR": [ "0" ],
            "Q": [ 2225 ]
          }
        },
        "tb.fifo_test.interface_fifo.readwriter.data_TRELLIS_FF_DI_Q_TRELLIS_FF_DI_14": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:16.100-16.154"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 69 ],
            "DI": [ 2411 ],
            "LSR": [ "0" ],
            "Q": [ 2226 ]
          }
        },
        "tb.fifo_test.interface_fifo.readwriter.data_TRELLIS_FF_DI_Q_TRELLIS_FF_DI_15": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:16.100-16.154"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 69 ],
            "DI": [ 2413 ],
            "LSR": [ "0" ],
            "Q": [ 2227 ]
          }
        },
        "tb.fifo_test.interface_fifo.readwriter.data_TRELLIS_FF_DI_Q_TRELLIS_FF_DI_2": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:16.100-16.154"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 69 ],
            "DI": [ 2415 ],
            "LSR": [ "0" ],
            "Q": [ 2228 ]
          }
        },
        "tb.fifo_test.interface_fifo.readwriter.data_TRELLIS_FF_DI_Q_TRELLIS_FF_DI_3": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:16.100-16.154"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 69 ],
            "DI": [ 2417 ],
            "LSR": [ "0" ],
            "Q": [ 2229 ]
          }
        },
        "tb.fifo_test.interface_fifo.readwriter.data_TRELLIS_FF_DI_Q_TRELLIS_FF_DI_4": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:16.100-16.154"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 69 ],
            "DI": [ 2419 ],
            "LSR": [ "0" ],
            "Q": [ 2230 ]
          }
        },
        "tb.fifo_test.interface_fifo.readwriter.data_TRELLIS_FF_DI_Q_TRELLIS_FF_DI_5": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:16.100-16.154"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 69 ],
            "DI": [ 2421 ],
            "LSR": [ "0" ],
            "Q": [ 2231 ]
          }
        },
        "tb.fifo_test.interface_fifo.readwriter.data_TRELLIS_FF_DI_Q_TRELLIS_FF_DI_6": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:16.100-16.154"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 69 ],
            "DI": [ 2423 ],
            "LSR": [ "0" ],
            "Q": [ 2232 ]
          }
        },
        "tb.fifo_test.interface_fifo.readwriter.data_TRELLIS_FF_DI_Q_TRELLIS_FF_DI_7": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:16.100-16.154"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 69 ],
            "DI": [ 2425 ],
            "LSR": [ "0" ],
            "Q": [ 2233 ]
          }
        },
        "tb.fifo_test.interface_fifo.readwriter.data_TRELLIS_FF_DI_Q_TRELLIS_FF_DI_8": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:16.100-16.154"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 69 ],
            "DI": [ 2427 ],
            "LSR": [ "0" ],
            "Q": [ 2234 ]
          }
        },
        "tb.fifo_test.interface_fifo.readwriter.data_TRELLIS_FF_DI_Q_TRELLIS_FF_DI_9": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:16.100-16.154"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 69 ],
            "DI": [ 2429 ],
            "LSR": [ "0" ],
            "Q": [ 2235 ]
          }
        },
        "tb.fifo_test.interface_fifo.readwriter.data_TRELLIS_FF_Q": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:68.164-68.215"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 82 ],
            "DI": [ 2322 ],
            "LSR": [ 81 ],
            "Q": [ 2398 ]
          }
        },
        "tb.fifo_test.interface_fifo.readwriter.data_TRELLIS_FF_Q_1": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:68.164-68.215"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 82 ],
            "DI": [ 2324 ],
            "LSR": [ 81 ],
            "Q": [ 2400 ]
          }
        },
        "tb.fifo_test.interface_fifo.readwriter.data_TRELLIS_FF_Q_10": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:68.164-68.215"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 82 ],
            "DI": [ 2326 ],
            "LSR": [ 81 ],
            "Q": [ 2402 ]
          }
        },
        "tb.fifo_test.interface_fifo.readwriter.data_TRELLIS_FF_Q_11": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:68.164-68.215"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 82 ],
            "DI": [ 2328 ],
            "LSR": [ 81 ],
            "Q": [ 2404 ]
          }
        },
        "tb.fifo_test.interface_fifo.readwriter.data_TRELLIS_FF_Q_12": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:68.164-68.215"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 82 ],
            "DI": [ 2330 ],
            "LSR": [ 81 ],
            "Q": [ 2406 ]
          }
        },
        "tb.fifo_test.interface_fifo.readwriter.data_TRELLIS_FF_Q_13": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:68.164-68.215"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 82 ],
            "DI": [ 2332 ],
            "LSR": [ 81 ],
            "Q": [ 2408 ]
          }
        },
        "tb.fifo_test.interface_fifo.readwriter.data_TRELLIS_FF_Q_14": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:68.164-68.215"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 82 ],
            "DI": [ 2334 ],
            "LSR": [ 81 ],
            "Q": [ 2410 ]
          }
        },
        "tb.fifo_test.interface_fifo.readwriter.data_TRELLIS_FF_Q_15": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:68.164-68.215"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 82 ],
            "DI": [ 2336 ],
            "LSR": [ 81 ],
            "Q": [ 2412 ]
          }
        },
        "tb.fifo_test.interface_fifo.readwriter.data_TRELLIS_FF_Q_2": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:68.164-68.215"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 82 ],
            "DI": [ 2338 ],
            "LSR": [ 81 ],
            "Q": [ 2414 ]
          }
        },
        "tb.fifo_test.interface_fifo.readwriter.data_TRELLIS_FF_Q_3": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:68.164-68.215"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 82 ],
            "DI": [ 2340 ],
            "LSR": [ 81 ],
            "Q": [ 2416 ]
          }
        },
        "tb.fifo_test.interface_fifo.readwriter.data_TRELLIS_FF_Q_4": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:68.164-68.215"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 82 ],
            "DI": [ 2342 ],
            "LSR": [ 81 ],
            "Q": [ 2418 ]
          }
        },
        "tb.fifo_test.interface_fifo.readwriter.data_TRELLIS_FF_Q_5": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:68.164-68.215"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 82 ],
            "DI": [ 2344 ],
            "LSR": [ 81 ],
            "Q": [ 2420 ]
          }
        },
        "tb.fifo_test.interface_fifo.readwriter.data_TRELLIS_FF_Q_6": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:68.164-68.215"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 82 ],
            "DI": [ 2346 ],
            "LSR": [ 81 ],
            "Q": [ 2422 ]
          }
        },
        "tb.fifo_test.interface_fifo.readwriter.data_TRELLIS_FF_Q_7": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:68.164-68.215"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 82 ],
            "DI": [ 2348 ],
            "LSR": [ 81 ],
            "Q": [ 2424 ]
          }
        },
        "tb.fifo_test.interface_fifo.readwriter.data_TRELLIS_FF_Q_8": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:68.164-68.215"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 82 ],
            "DI": [ 2350 ],
            "LSR": [ 81 ],
            "Q": [ 2426 ]
          }
        },
        "tb.fifo_test.interface_fifo.readwriter.data_TRELLIS_FF_Q_9": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:68.164-68.215"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 82 ],
            "DI": [ 2352 ],
            "LSR": [ 81 ],
            "Q": [ 2428 ]
          }
        },
        "tb.fifo_test.interface_fifo.readwriter.data_bus$62_TRELLIS_FF_Q": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:68.164-68.215"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 82 ],
            "DI": [ 2430 ],
            "LSR": [ 81 ],
            "Q": [ 2431 ]
          }
        },
        "tb.fifo_test.interface_fifo.readwriter.data_bus$63_TRELLIS_FF_Q": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:68.164-68.215"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 82 ],
            "DI": [ 2432 ],
            "LSR": [ 81 ],
            "Q": [ 2433 ]
          }
        },
        "tb.fifo_test.interface_fifo.readwriter.data_bus$64_TRELLIS_FF_Q": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:68.164-68.215"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 82 ],
            "DI": [ 2434 ],
            "LSR": [ 81 ],
            "Q": [ 2435 ]
          }
        },
        "tb.fifo_test.interface_fifo.readwriter.data_bus_LUT4_D": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111111111110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:134.39-135.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 2431 ],
            "B": [ 2433 ],
            "C": [ 2435 ],
            "D": [ 2436 ],
            "Z": [ 2237 ]
          }
        },
        "tb.fifo_test.interface_fifo.readwriter.data_bus_TRELLIS_FF_Q": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:68.164-68.215"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 82 ],
            "DI": [ 2437 ],
            "LSR": [ 81 ],
            "Q": [ 2436 ]
          }
        },
        "tb.fifo_test.interface_fifo.readwriter.data_bus_TRELLIS_FF_Q_DI_LUT4_A": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111111111110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 2437 ],
            "B": [ 2430 ],
            "C": [ 2432 ],
            "D": [ 2434 ],
            "Z": [ 2187 ]
          }
        },
        "tb.fifo_test.interface_fifo.readwriter.data_bus_TRELLIS_FF_Q_DI_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:138.19-138.63"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 2438 ],
            "BLUT": [ 2439 ],
            "C0": [ 2440 ],
            "Z": [ 2434 ]
          }
        },
        "tb.fifo_test.interface_fifo.readwriter.data_bus_TRELLIS_FF_Q_DI_PFUMX_Z_1": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:138.19-138.63"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 2441 ],
            "BLUT": [ 2442 ],
            "C0": [ 2361 ],
            "Z": [ 2432 ]
          }
        },
        "tb.fifo_test.interface_fifo.readwriter.data_bus_TRELLIS_FF_Q_DI_PFUMX_Z_1_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000001010111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:136.39-137.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 2360 ],
            "B": [ 2362 ],
            "C": [ 2363 ],
            "D": [ 2359 ],
            "Z": [ 2441 ]
          }
        },
        "tb.fifo_test.interface_fifo.readwriter.data_bus_TRELLIS_FF_Q_DI_PFUMX_Z_1_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000011100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:134.39-135.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 2360 ],
            "B": [ 2362 ],
            "C": [ 2363 ],
            "D": [ 2359 ],
            "Z": [ 2442 ]
          }
        },
        "tb.fifo_test.interface_fifo.readwriter.data_bus_TRELLIS_FF_Q_DI_PFUMX_Z_2": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:138.19-138.63"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 2443 ],
            "BLUT": [ 2444 ],
            "C0": [ 2381 ],
            "Z": [ 2430 ]
          }
        },
        "tb.fifo_test.interface_fifo.readwriter.data_bus_TRELLIS_FF_Q_DI_PFUMX_Z_2_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000001010111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:136.39-137.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 2380 ],
            "B": [ 2367 ],
            "C": [ 2382 ],
            "D": [ 2379 ],
            "Z": [ 2443 ]
          }
        },
        "tb.fifo_test.interface_fifo.readwriter.data_bus_TRELLIS_FF_Q_DI_PFUMX_Z_2_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000011100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:134.39-135.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 2380 ],
            "B": [ 2367 ],
            "C": [ 2382 ],
            "D": [ 2379 ],
            "Z": [ 2444 ]
          }
        },
        "tb.fifo_test.interface_fifo.readwriter.data_bus_TRELLIS_FF_Q_DI_PFUMX_Z_3": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:138.19-138.63"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 2445 ],
            "BLUT": [ 2446 ],
            "C0": [ 2373 ],
            "Z": [ 2437 ]
          }
        },
        "tb.fifo_test.interface_fifo.readwriter.data_bus_TRELLIS_FF_Q_DI_PFUMX_Z_3_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000001010111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:136.39-137.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 2375 ],
            "B": [ 2371 ],
            "C": [ 2376 ],
            "D": [ 2374 ],
            "Z": [ 2445 ]
          }
        },
        "tb.fifo_test.interface_fifo.readwriter.data_bus_TRELLIS_FF_Q_DI_PFUMX_Z_3_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000011100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:134.39-135.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 2375 ],
            "B": [ 2371 ],
            "C": [ 2376 ],
            "D": [ 2374 ],
            "Z": [ 2446 ]
          }
        },
        "tb.fifo_test.interface_fifo.readwriter.data_bus_TRELLIS_FF_Q_DI_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000001010111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:136.39-137.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 2447 ],
            "B": [ 2448 ],
            "C": [ 2449 ],
            "D": [ 2450 ],
            "Z": [ 2438 ]
          }
        },
        "tb.fifo_test.interface_fifo.readwriter.data_bus_TRELLIS_FF_Q_DI_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000011100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:134.39-135.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 2447 ],
            "B": [ 2448 ],
            "C": [ 2449 ],
            "D": [ 2450 ],
            "Z": [ 2439 ]
          }
        },
        "tb.fifo_test.interface_fifo.readwriter.dqm$47_TRELLIS_FF_Q": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:68.164-68.215"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 82 ],
            "DI": [ 2451 ],
            "LSR": [ 81 ],
            "Q": [ 2143 ]
          }
        },
        "tb.fifo_test.interface_fifo.readwriter.dqm$47_TRELLIS_FF_Q_DI_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:138.19-138.63"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 2452 ],
            "BLUT": [ 2453 ],
            "C0": [ 2379 ],
            "Z": [ 2451 ]
          }
        },
        "tb.fifo_test.interface_fifo.readwriter.dqm$47_TRELLIS_FF_Q_DI_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:136.39-137.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 2380 ],
            "D": [ 2381 ],
            "Z": [ 2452 ]
          }
        },
        "tb.fifo_test.interface_fifo.readwriter.dqm$47_TRELLIS_FF_Q_DI_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000001010011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:134.39-135.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 2382 ],
            "B": [ 2380 ],
            "C": [ 2367 ],
            "D": [ 2381 ],
            "Z": [ 2453 ]
          }
        },
        "tb.fifo_test.interface_fifo.readwriter.dqm$48_TRELLIS_FF_Q": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:68.164-68.215"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 82 ],
            "DI": [ 2454 ],
            "LSR": [ 81 ],
            "Q": [ 2144 ]
          }
        },
        "tb.fifo_test.interface_fifo.readwriter.dqm$48_TRELLIS_FF_Q_DI_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:138.19-138.63"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 2455 ],
            "BLUT": [ 2456 ],
            "C0": [ 2359 ],
            "Z": [ 2454 ]
          }
        },
        "tb.fifo_test.interface_fifo.readwriter.dqm$48_TRELLIS_FF_Q_DI_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:136.39-137.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 2360 ],
            "D": [ 2361 ],
            "Z": [ 2455 ]
          }
        },
        "tb.fifo_test.interface_fifo.readwriter.dqm$48_TRELLIS_FF_Q_DI_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000001010011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:134.39-135.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 2363 ],
            "B": [ 2360 ],
            "C": [ 2362 ],
            "D": [ 2361 ],
            "Z": [ 2456 ]
          }
        },
        "tb.fifo_test.interface_fifo.readwriter.dqm$49_TRELLIS_FF_Q": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:68.164-68.215"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 82 ],
            "DI": [ 2457 ],
            "LSR": [ 81 ],
            "Q": [ 2145 ]
          }
        },
        "tb.fifo_test.interface_fifo.readwriter.dqm$49_TRELLIS_FF_Q_DI_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:138.19-138.63"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 2458 ],
            "BLUT": [ 2459 ],
            "C0": [ 2450 ],
            "Z": [ 2457 ]
          }
        },
        "tb.fifo_test.interface_fifo.readwriter.dqm$49_TRELLIS_FF_Q_DI_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:136.39-137.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 2447 ],
            "D": [ 2440 ],
            "Z": [ 2458 ]
          }
        },
        "tb.fifo_test.interface_fifo.readwriter.dqm$49_TRELLIS_FF_Q_DI_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000001010011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:134.39-135.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 2449 ],
            "B": [ 2447 ],
            "C": [ 2448 ],
            "D": [ 2440 ],
            "Z": [ 2459 ]
          }
        },
        "tb.fifo_test.interface_fifo.readwriter.dqm_TRELLIS_FF_Q": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:68.164-68.215"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 82 ],
            "DI": [ 2460 ],
            "LSR": [ 81 ],
            "Q": [ 2142 ]
          }
        },
        "tb.fifo_test.interface_fifo.readwriter.dqm_TRELLIS_FF_Q_DI_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:138.19-138.63"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 2461 ],
            "BLUT": [ 2462 ],
            "C0": [ 2374 ],
            "Z": [ 2460 ]
          }
        },
        "tb.fifo_test.interface_fifo.readwriter.dqm_TRELLIS_FF_Q_DI_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:136.39-137.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 2375 ],
            "D": [ 2373 ],
            "Z": [ 2461 ]
          }
        },
        "tb.fifo_test.interface_fifo.readwriter.dqm_TRELLIS_FF_Q_DI_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000001010011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:134.39-135.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 2376 ],
            "B": [ 2375 ],
            "C": [ 2371 ],
            "D": [ 2373 ],
            "Z": [ 2462 ]
          }
        },
        "tb.fifo_test.interface_fifo.readwriter.in_progress$57_TRELLIS_FF_Q": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:68.164-68.215"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 82 ],
            "DI": [ 2090 ],
            "LSR": [ 81 ],
            "Q": [ 2245 ]
          }
        },
        "tb.fifo_test.interface_fifo.readwriter.in_progress$58_TRELLIS_FF_Q": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:68.164-68.215"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 82 ],
            "DI": [ 2085 ],
            "LSR": [ 81 ],
            "Q": [ 2246 ]
          }
        },
        "tb.fifo_test.interface_fifo.readwriter.in_progress$59_TRELLIS_FF_Q": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:68.164-68.215"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 82 ],
            "DI": [ 2463 ],
            "LSR": [ 81 ],
            "Q": [ 2247 ]
          }
        },
        "tb.fifo_test.interface_fifo.readwriter.in_progress$59_TRELLIS_FF_Q_DI_LUT4_A": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1011111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 2463 ],
            "B": [ 2087 ],
            "C": [ 2084 ],
            "D": [ 2005 ],
            "Z": [ 2008 ]
          }
        },
        "tb.fifo_test.interface_fifo.readwriter.in_progress$59_TRELLIS_FF_Q_DI_LUT4_A_Z_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1011111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 2085 ],
            "B": [ 2086 ],
            "C": [ 2087 ],
            "D": [ 2004 ],
            "Z": [ 2007 ]
          }
        },
        "tb.fifo_test.interface_fifo.readwriter.in_progress$59_TRELLIS_FF_Q_DI_LUT4_A_Z_LUT4_Z_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1011111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 2464 ],
            "B": [ 2081 ],
            "C": [ 2086 ],
            "D": [ 2372 ],
            "Z": [ 2029 ]
          }
        },
        "tb.fifo_test.interface_fifo.readwriter.in_progress$59_TRELLIS_FF_Q_DI_LUT4_A_Z_LUT4_Z_2": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1011111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 2090 ],
            "B": [ 2081 ],
            "C": [ 2084 ],
            "D": [ 2368 ],
            "Z": [ 2028 ]
          }
        },
        "tb.fifo_test.interface_fifo.readwriter.in_progress$59_TRELLIS_FF_Q_DI_LUT4_B": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0011000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 2463 ],
            "C": [ 2087 ],
            "D": [ 2084 ],
            "Z": [ 2026 ]
          }
        },
        "tb.fifo_test.interface_fifo.readwriter.in_progress$59_TRELLIS_FF_Q_DI_LUT4_B_Z_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:119.33-120.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 2005 ],
            "D": [ 2004 ],
            "Z": [ 2027 ]
          }
        },
        "tb.fifo_test.interface_fifo.readwriter.in_progress$59_TRELLIS_FF_Q_DI_LUT4_B_Z_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:138.19-138.63"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 2465 ],
            "BLUT": [ 2466 ],
            "C0": [ 2368 ],
            "Z": [ 2044 ]
          }
        },
        "tb.fifo_test.interface_fifo.readwriter.in_progress$59_TRELLIS_FF_Q_DI_LUT4_B_Z_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111101000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:136.39-137.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 2090 ],
            "B": [ 2081 ],
            "C": [ 2084 ],
            "D": [ 2372 ],
            "Z": [ 2465 ]
          }
        },
        "tb.fifo_test.interface_fifo.readwriter.in_progress$59_TRELLIS_FF_Q_DI_LUT4_B_Z_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:134.39-135.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ "0" ],
            "Z": [ 2466 ]
          }
        },
        "tb.fifo_test.interface_fifo.readwriter.in_progress$59_TRELLIS_FF_Q_DI_LUT4_B_Z_TRELLIS_FF_Q": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:16.100-16.154"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 69 ],
            "DI": [ 2467 ],
            "LSR": [ "0" ],
            "Q": [ 2072 ]
          }
        },
        "tb.fifo_test.interface_fifo.readwriter.in_progress$59_TRELLIS_FF_Q_DI_LUT4_B_Z_TRELLIS_FF_Q_DI_TRELLIS_FF_Q": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:16.100-16.154"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 69 ],
            "DI": [ 2384 ],
            "LSR": [ "0" ],
            "Q": [ 2045 ]
          }
        },
        "tb.fifo_test.interface_fifo.readwriter.in_progress$59_TRELLIS_FF_Q_DI_LUT4_B_Z_TRELLIS_FF_Q_DI_TRELLIS_FF_Q_1": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:16.100-16.154"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 69 ],
            "DI": [ 2386 ],
            "LSR": [ "0" ],
            "Q": [ 2059 ]
          }
        },
        "tb.fifo_test.interface_fifo.readwriter.in_progress$59_TRELLIS_FF_Q_DI_LUT4_B_Z_TRELLIS_FF_Q_DI_TRELLIS_FF_Q_2": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:16.100-16.154"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 69 ],
            "DI": [ 2388 ],
            "LSR": [ "0" ],
            "Q": [ 2141 ]
          }
        },
        "tb.fifo_test.interface_fifo.readwriter.in_progress$59_TRELLIS_FF_Q_DI_LUT4_B_Z_TRELLIS_FF_Q_DI_TRELLIS_FF_Q_3": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:16.100-16.154"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 69 ],
            "DI": [ 2390 ],
            "LSR": [ "0" ],
            "Q": [ 2103 ]
          }
        },
        "tb.fifo_test.interface_fifo.readwriter.in_progress$59_TRELLIS_FF_Q_DI_LUT4_B_Z_TRELLIS_FF_Q_DI_TRELLIS_FF_Q_4": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:16.100-16.154"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 69 ],
            "DI": [ 2392 ],
            "LSR": [ "0" ],
            "Q": [ 2110 ]
          }
        },
        "tb.fifo_test.interface_fifo.readwriter.in_progress$59_TRELLIS_FF_Q_DI_LUT4_B_Z_TRELLIS_FF_Q_DI_TRELLIS_FF_Q_5": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:16.100-16.154"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 69 ],
            "DI": [ 2394 ],
            "LSR": [ "0" ],
            "Q": [ 2467 ]
          }
        },
        "tb.fifo_test.interface_fifo.readwriter.in_progress$59_TRELLIS_FF_Q_DI_LUT4_B_Z_TRELLIS_FF_Q_DI_TRELLIS_FF_Q_6": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:16.100-16.154"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 69 ],
            "DI": [ 2395 ],
            "LSR": [ "0" ],
            "Q": [ 2092 ]
          }
        },
        "tb.fifo_test.interface_fifo.readwriter.in_progress$59_TRELLIS_FF_Q_DI_LUT4_B_Z_TRELLIS_FF_Q_DI_TRELLIS_FF_Q_7": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:16.100-16.154"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 69 ],
            "DI": [ 2396 ],
            "LSR": [ "0" ],
            "Q": [ 2136 ]
          }
        },
        "tb.fifo_test.interface_fifo.readwriter.in_progress$59_TRELLIS_FF_Q_DI_LUT4_B_Z_TRELLIS_FF_Q_DI_TRELLIS_FF_Q_8": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:16.100-16.154"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 69 ],
            "DI": [ 2397 ],
            "LSR": [ "0" ],
            "Q": [ 2137 ]
          }
        },
        "tb.fifo_test.interface_fifo.readwriter.in_progress$59_TRELLIS_FF_Q_DI_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:138.19-138.63"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 2468 ],
            "BLUT": [ 2469 ],
            "C0": [ 2448 ],
            "Z": [ 2463 ]
          }
        },
        "tb.fifo_test.interface_fifo.readwriter.in_progress$59_TRELLIS_FF_Q_DI_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:136.39-137.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ "0" ],
            "Z": [ 2468 ]
          }
        },
        "tb.fifo_test.interface_fifo.readwriter.in_progress$59_TRELLIS_FF_Q_DI_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111111111110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:134.39-135.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 2447 ],
            "B": [ 2440 ],
            "C": [ 2450 ],
            "D": [ 2449 ],
            "Z": [ 2469 ]
          }
        },
        "tb.fifo_test.interface_fifo.readwriter.in_progress_TRELLIS_FF_Q": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:68.164-68.215"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 82 ],
            "DI": [ 2464 ],
            "LSR": [ 81 ],
            "Q": [ 2244 ]
          }
        },
        "tb.fifo_test.interface_fifo.readwriter.in_progress_TRELLIS_FF_Q_DI_LUT4_A": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 2464 ],
            "B": [ 2086 ],
            "C": [ 2081 ],
            "D": [ 2368 ],
            "Z": [ 2002 ]
          }
        },
        "tb.fifo_test.interface_fifo.readwriter.in_progress_TRELLIS_FF_Q_DI_LUT4_A_Z_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 2470 ],
            "B": [ 2471 ],
            "C": [ 2472 ],
            "D": [ 2473 ],
            "Z": [ 2003 ]
          }
        },
        "tb.fifo_test.interface_fifo.readwriter.in_progress_TRELLIS_FF_Q_DI_LUT4_A_Z_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:138.19-138.63"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 2474 ],
            "BLUT": [ 2475 ],
            "C0": [ 2043 ],
            "Z": [ 1999 ]
          }
        },
        "tb.fifo_test.interface_fifo.readwriter.in_progress_TRELLIS_FF_Q_DI_LUT4_A_Z_PFUMX_Z_1": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:138.19-138.63"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 2476 ],
            "BLUT": [ 2477 ],
            "C0": [ 2362 ],
            "Z": [ 2004 ]
          }
        },
        "tb.fifo_test.interface_fifo.readwriter.in_progress_TRELLIS_FF_Q_DI_LUT4_A_Z_PFUMX_Z_1_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:136.39-137.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 2361 ],
            "B": [ 2359 ],
            "C": [ 2360 ],
            "D": [ 2363 ],
            "Z": [ 2476 ]
          }
        },
        "tb.fifo_test.interface_fifo.readwriter.in_progress_TRELLIS_FF_Q_DI_LUT4_A_Z_PFUMX_Z_1_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111111101111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:134.39-135.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 2361 ],
            "B": [ 2359 ],
            "C": [ 2360 ],
            "D": [ 2363 ],
            "Z": [ 2477 ]
          }
        },
        "tb.fifo_test.interface_fifo.readwriter.in_progress_TRELLIS_FF_Q_DI_LUT4_A_Z_PFUMX_Z_2": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:138.19-138.63"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 2478 ],
            "BLUT": [ 2479 ],
            "C0": [ 2448 ],
            "Z": [ 2005 ]
          }
        },
        "tb.fifo_test.interface_fifo.readwriter.in_progress_TRELLIS_FF_Q_DI_LUT4_A_Z_PFUMX_Z_2_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:136.39-137.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 2440 ],
            "B": [ 2450 ],
            "C": [ 2447 ],
            "D": [ 2449 ],
            "Z": [ 2478 ]
          }
        },
        "tb.fifo_test.interface_fifo.readwriter.in_progress_TRELLIS_FF_Q_DI_LUT4_A_Z_PFUMX_Z_2_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111111101111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:134.39-135.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 2440 ],
            "B": [ 2450 ],
            "C": [ 2447 ],
            "D": [ 2449 ],
            "Z": [ 2479 ]
          }
        },
        "tb.fifo_test.interface_fifo.readwriter.in_progress_TRELLIS_FF_Q_DI_LUT4_A_Z_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:136.39-137.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ "0" ],
            "Z": [ 2474 ]
          }
        },
        "tb.fifo_test.interface_fifo.readwriter.in_progress_TRELLIS_FF_Q_DI_LUT4_A_Z_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:134.39-135.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 2361 ],
            "B": [ 2359 ],
            "C": [ 2360 ],
            "D": [ 2480 ],
            "Z": [ 2475 ]
          }
        },
        "tb.fifo_test.interface_fifo.readwriter.in_progress_TRELLIS_FF_Q_DI_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:138.19-138.63"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 2481 ],
            "BLUT": [ 2482 ],
            "C0": [ 2374 ],
            "Z": [ 2464 ]
          }
        },
        "tb.fifo_test.interface_fifo.readwriter.in_progress_TRELLIS_FF_Q_DI_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:136.39-137.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ "0" ],
            "Z": [ 2481 ]
          }
        },
        "tb.fifo_test.interface_fifo.readwriter.in_progress_TRELLIS_FF_Q_DI_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111111111110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:134.39-135.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 2375 ],
            "B": [ 2373 ],
            "C": [ 2371 ],
            "D": [ 2376 ],
            "Z": [ 2482 ]
          }
        },
        "tb.fifo_test.interface_fifo.readwriter.read_active$52_TRELLIS_FF_Q": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 2483 ],
            "CLK": [ 82 ],
            "DI": [ 2484 ],
            "LSR": [ 81 ],
            "Q": [ 2240 ]
          }
        },
        "tb.fifo_test.interface_fifo.readwriter.read_active$52_TRELLIS_FF_Q_CE_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000100011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 2470 ],
            "B": [ 2380 ],
            "C": [ 2379 ],
            "D": [ 2381 ],
            "Z": [ 2483 ]
          }
        },
        "tb.fifo_test.interface_fifo.readwriter.read_active$52_TRELLIS_FF_Q_DI_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1011111111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 2381 ],
            "B": [ 2380 ],
            "C": [ 2470 ],
            "D": [ 2379 ],
            "Z": [ 2484 ]
          }
        },
        "tb.fifo_test.interface_fifo.readwriter.read_active$53_TRELLIS_FF_Q": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 2485 ],
            "CLK": [ 82 ],
            "DI": [ 2486 ],
            "LSR": [ 81 ],
            "Q": [ 2241 ]
          }
        },
        "tb.fifo_test.interface_fifo.readwriter.read_active$53_TRELLIS_FF_Q_CE_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000100011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 2480 ],
            "B": [ 2360 ],
            "C": [ 2359 ],
            "D": [ 2361 ],
            "Z": [ 2485 ]
          }
        },
        "tb.fifo_test.interface_fifo.readwriter.read_active$53_TRELLIS_FF_Q_CE_LUT4_Z_A_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:119.33-120.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 2362 ],
            "D": [ 2363 ],
            "Z": [ 2480 ]
          }
        },
        "tb.fifo_test.interface_fifo.readwriter.read_active$53_TRELLIS_FF_Q_DI_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1011111111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 2361 ],
            "B": [ 2360 ],
            "C": [ 2480 ],
            "D": [ 2359 ],
            "Z": [ 2486 ]
          }
        },
        "tb.fifo_test.interface_fifo.readwriter.read_active$54_TRELLIS_FF_Q": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 2487 ],
            "CLK": [ 82 ],
            "DI": [ 2488 ],
            "LSR": [ 81 ],
            "Q": [ 2242 ]
          }
        },
        "tb.fifo_test.interface_fifo.readwriter.read_active$54_TRELLIS_FF_Q_CE_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:138.19-138.63"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 2489 ],
            "BLUT": [ 2490 ],
            "C0": [ 2440 ],
            "Z": [ 2487 ]
          }
        },
        "tb.fifo_test.interface_fifo.readwriter.read_active$54_TRELLIS_FF_Q_CE_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000010000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:136.39-137.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 2447 ],
            "B": [ 2449 ],
            "C": [ 2448 ],
            "D": [ 2450 ],
            "Z": [ 2489 ]
          }
        },
        "tb.fifo_test.interface_fifo.readwriter.read_active$54_TRELLIS_FF_Q_CE_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:134.39-135.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 2450 ],
            "Z": [ 2490 ]
          }
        },
        "tb.fifo_test.interface_fifo.readwriter.read_active$54_TRELLIS_FF_Q_DI_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1011111111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 2440 ],
            "B": [ 2447 ],
            "C": [ 2491 ],
            "D": [ 2450 ],
            "Z": [ 2488 ]
          }
        },
        "tb.fifo_test.interface_fifo.readwriter.read_active$54_TRELLIS_FF_Q_DI_LUT4_Z_C_LUT4_B": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000010111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 2450 ],
            "B": [ 2492 ],
            "C": [ 2491 ],
            "D": [ 2026 ],
            "Z": [ 1996 ]
          }
        },
        "tb.fifo_test.interface_fifo.readwriter.read_active$54_TRELLIS_FF_Q_DI_LUT4_Z_C_LUT4_B_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1110101111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 2440 ],
            "B": [ 2491 ],
            "C": [ 2447 ],
            "D": [ 2450 ],
            "Z": [ 2493 ]
          }
        },
        "tb.fifo_test.interface_fifo.readwriter.read_active$54_TRELLIS_FF_Q_DI_LUT4_Z_C_LUT4_B_1_Z_LUT4_C": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0010111111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 2494 ],
            "B": [ 2318 ],
            "C": [ 2493 ],
            "D": [ 2495 ],
            "Z": [ 2496 ]
          }
        },
        "tb.fifo_test.interface_fifo.readwriter.read_active$54_TRELLIS_FF_Q_DI_LUT4_Z_C_LUT4_B_1_Z_LUT4_C_Z_L6MUX21_Z": {
          "hide_name": 0,
          "type": "L6MUX21",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:154.21-154.62"
          },
          "port_directions": {
            "D0": "input",
            "D1": "input",
            "SD": "input",
            "Z": "output"
          },
          "connections": {
            "D0": [ 2497 ],
            "D1": [ 2498 ],
            "SD": [ 2448 ],
            "Z": [ 2499 ]
          }
        },
        "tb.fifo_test.interface_fifo.readwriter.read_active$54_TRELLIS_FF_Q_DI_LUT4_Z_C_LUT4_B_1_Z_LUT4_C_Z_L6MUX21_Z_D0_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:152.19-152.65"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 2500 ],
            "BLUT": [ 2501 ],
            "C0": [ 2450 ],
            "Z": [ 2497 ]
          }
        },
        "tb.fifo_test.interface_fifo.readwriter.read_active$54_TRELLIS_FF_Q_DI_LUT4_Z_C_LUT4_B_1_Z_LUT4_C_Z_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:144.39-145.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 2449 ],
            "D": [ 2440 ],
            "Z": [ 2500 ]
          }
        },
        "tb.fifo_test.interface_fifo.readwriter.read_active$54_TRELLIS_FF_Q_DI_LUT4_Z_C_LUT4_B_1_Z_LUT4_C_Z_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111000011100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:142.39-143.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 2318 ],
            "B": [ 2447 ],
            "C": [ 2449 ],
            "D": [ 2440 ],
            "Z": [ 2501 ]
          }
        },
        "tb.fifo_test.interface_fifo.readwriter.read_active$54_TRELLIS_FF_Q_DI_LUT4_Z_C_LUT4_B_1_Z_LUT4_C_Z_L6MUX21_Z_D1_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:153.19-153.65"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 2502 ],
            "BLUT": [ 2503 ],
            "C0": [ 2450 ],
            "Z": [ 2498 ]
          }
        },
        "tb.fifo_test.interface_fifo.readwriter.read_active$54_TRELLIS_FF_Q_DI_LUT4_Z_C_LUT4_B_1_Z_LUT4_C_Z_L6MUX21_Z_D1_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:149.39-150.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 2449 ],
            "D": [ 2440 ],
            "Z": [ 2502 ]
          }
        },
        "tb.fifo_test.interface_fifo.readwriter.read_active$54_TRELLIS_FF_Q_DI_LUT4_Z_C_LUT4_B_1_Z_LUT4_C_Z_L6MUX21_Z_D1_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000111100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:147.39-148.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 2447 ],
            "C": [ 2449 ],
            "D": [ 2440 ],
            "Z": [ 2503 ]
          }
        },
        "tb.fifo_test.interface_fifo.readwriter.read_active$54_TRELLIS_FF_Q_DI_LUT4_Z_C_LUT4_B_1_Z_LUT4_C_Z_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111001011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 2494 ],
            "B": [ 2504 ],
            "C": [ 2505 ],
            "D": [ 2506 ],
            "Z": [ 2507 ]
          }
        },
        "tb.fifo_test.interface_fifo.readwriter.read_active$54_TRELLIS_FF_Q_DI_LUT4_Z_C_LUT4_B_1_Z_LUT4_C_Z_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:138.19-138.63"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 2508 ],
            "BLUT": [ 2509 ],
            "C0": [ 2450 ],
            "Z": [ 2510 ]
          }
        },
        "tb.fifo_test.interface_fifo.readwriter.read_active$54_TRELLIS_FF_Q_DI_LUT4_Z_C_LUT4_B_1_Z_LUT4_C_Z_PFUMX_Z_1": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:138.19-138.63"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 2511 ],
            "BLUT": [ 2512 ],
            "C0": [ 2440 ],
            "Z": [ 2513 ]
          }
        },
        "tb.fifo_test.interface_fifo.readwriter.read_active$54_TRELLIS_FF_Q_DI_LUT4_Z_C_LUT4_B_1_Z_LUT4_C_Z_PFUMX_Z_1_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0001010101010011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:136.39-137.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 2450 ],
            "B": [ 2447 ],
            "C": [ 2449 ],
            "D": [ 2448 ],
            "Z": [ 2511 ]
          }
        },
        "tb.fifo_test.interface_fifo.readwriter.read_active$54_TRELLIS_FF_Q_DI_LUT4_Z_C_LUT4_B_1_Z_LUT4_C_Z_PFUMX_Z_1_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100000000000100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:134.39-135.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 2450 ],
            "B": [ 2447 ],
            "C": [ 2449 ],
            "D": [ 2448 ],
            "Z": [ 2512 ]
          }
        },
        "tb.fifo_test.interface_fifo.readwriter.read_active$54_TRELLIS_FF_Q_DI_LUT4_Z_C_LUT4_B_1_Z_LUT4_C_Z_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0101010101010111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:136.39-137.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 2440 ],
            "B": [ 2447 ],
            "C": [ 2449 ],
            "D": [ 2448 ],
            "Z": [ 2508 ]
          }
        },
        "tb.fifo_test.interface_fifo.readwriter.read_active$54_TRELLIS_FF_Q_DI_LUT4_Z_C_LUT4_B_1_Z_LUT4_C_Z_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:134.39-135.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 2440 ],
            "B": [ 2447 ],
            "C": [ 2449 ],
            "D": [ 2448 ],
            "Z": [ 2509 ]
          }
        },
        "tb.fifo_test.interface_fifo.readwriter.read_active$54_TRELLIS_FF_Q_DI_LUT4_Z_C_LUT4_B_1_Z_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:138.19-138.63"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 2514 ],
            "BLUT": [ 2515 ],
            "C0": [ 2448 ],
            "Z": [ 2495 ]
          }
        },
        "tb.fifo_test.interface_fifo.readwriter.read_active$54_TRELLIS_FF_Q_DI_LUT4_Z_C_LUT4_B_1_Z_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111110111110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:136.39-137.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 2440 ],
            "B": [ 2449 ],
            "C": [ 2450 ],
            "D": [ 2447 ],
            "Z": [ 2514 ]
          }
        },
        "tb.fifo_test.interface_fifo.readwriter.read_active$54_TRELLIS_FF_Q_DI_LUT4_Z_C_LUT4_B_1_Z_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111001011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:134.39-135.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 2440 ],
            "B": [ 2449 ],
            "C": [ 2450 ],
            "D": [ 2447 ],
            "Z": [ 2515 ]
          }
        },
        "tb.fifo_test.interface_fifo.readwriter.read_active$54_TRELLIS_FF_Q_DI_LUT4_Z_C_LUT4_D": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0001000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 2450 ],
            "B": [ 2448 ],
            "C": [ 2449 ],
            "D": [ 2492 ],
            "Z": [ 2494 ]
          }
        },
        "tb.fifo_test.interface_fifo.readwriter.read_active$54_TRELLIS_FF_Q_DI_LUT4_Z_C_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:119.33-120.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 2447 ],
            "D": [ 2440 ],
            "Z": [ 2492 ]
          }
        },
        "tb.fifo_test.interface_fifo.readwriter.read_active$54_TRELLIS_FF_Q_DI_LUT4_Z_C_LUT4_Z_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:119.33-120.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 2449 ],
            "D": [ 2448 ],
            "Z": [ 2491 ]
          }
        },
        "tb.fifo_test.interface_fifo.readwriter.read_active_TRELLIS_FF_Q": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 2516 ],
            "CLK": [ 82 ],
            "DI": [ 2517 ],
            "LSR": [ 81 ],
            "Q": [ 2239 ]
          }
        },
        "tb.fifo_test.interface_fifo.readwriter.read_active_TRELLIS_FF_Q_CE_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000100011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 2518 ],
            "B": [ 2375 ],
            "C": [ 2374 ],
            "D": [ 2373 ],
            "Z": [ 2516 ]
          }
        },
        "tb.fifo_test.interface_fifo.readwriter.read_active_TRELLIS_FF_Q_CE_LUT4_Z_A_LUT4_B": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 2518 ],
            "C": [ 2519 ],
            "D": [ 2368 ],
            "Z": [ 2473 ]
          }
        },
        "tb.fifo_test.interface_fifo.readwriter.read_active_TRELLIS_FF_Q_CE_LUT4_Z_A_LUT4_B_C_LUT4_C": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:119.33-120.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 2520 ],
            "D": [ 2519 ],
            "Z": [ 2521 ]
          }
        },
        "tb.fifo_test.interface_fifo.readwriter.read_active_TRELLIS_FF_Q_CE_LUT4_Z_A_LUT4_B_C_LUT4_C_Z_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:119.33-120.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 2316 ],
            "D": [ 2317 ],
            "Z": [ 2504 ]
          }
        },
        "tb.fifo_test.interface_fifo.readwriter.read_active_TRELLIS_FF_Q_CE_LUT4_Z_A_LUT4_B_C_LUT4_C_Z_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:138.19-138.63"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 2522 ],
            "BLUT": [ 2523 ],
            "C0": [ 2373 ],
            "Z": [ 2524 ]
          }
        },
        "tb.fifo_test.interface_fifo.readwriter.read_active_TRELLIS_FF_Q_CE_LUT4_Z_A_LUT4_B_C_LUT4_C_Z_PFUMX_Z_1": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:138.19-138.63"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 2525 ],
            "BLUT": [ 2526 ],
            "C0": [ 2374 ],
            "Z": [ 2527 ]
          }
        },
        "tb.fifo_test.interface_fifo.readwriter.read_active_TRELLIS_FF_Q_CE_LUT4_Z_A_LUT4_B_C_LUT4_C_Z_PFUMX_Z_1_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111110000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:136.39-137.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 2376 ],
            "C": [ 2375 ],
            "D": [ 2373 ],
            "Z": [ 2525 ]
          }
        },
        "tb.fifo_test.interface_fifo.readwriter.read_active_TRELLIS_FF_Q_CE_LUT4_Z_A_LUT4_B_C_LUT4_C_Z_PFUMX_Z_1_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000100001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:134.39-135.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 2371 ],
            "B": [ 2376 ],
            "C": [ 2375 ],
            "D": [ 2373 ],
            "Z": [ 2526 ]
          }
        },
        "tb.fifo_test.interface_fifo.readwriter.read_active_TRELLIS_FF_Q_CE_LUT4_Z_A_LUT4_B_C_LUT4_C_Z_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111010101110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:136.39-137.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 2371 ],
            "B": [ 2375 ],
            "C": [ 2376 ],
            "D": [ 2374 ],
            "Z": [ 2522 ]
          }
        },
        "tb.fifo_test.interface_fifo.readwriter.read_active_TRELLIS_FF_Q_CE_LUT4_Z_A_LUT4_B_C_LUT4_C_Z_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100110011001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:134.39-135.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 2371 ],
            "C": [ 2375 ],
            "D": [ 2374 ],
            "Z": [ 2523 ]
          }
        },
        "tb.fifo_test.interface_fifo.readwriter.read_active_TRELLIS_FF_Q_CE_LUT4_Z_A_LUT4_B_C_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:119.33-120.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 2371 ],
            "D": [ 2376 ],
            "Z": [ 2520 ]
          }
        },
        "tb.fifo_test.interface_fifo.readwriter.read_active_TRELLIS_FF_Q_CE_LUT4_Z_A_LUT4_B_C_LUT4_Z_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 2375 ],
            "C": [ 2373 ],
            "D": [ 2374 ],
            "Z": [ 2519 ]
          }
        },
        "tb.fifo_test.interface_fifo.readwriter.read_active_TRELLIS_FF_Q_CE_LUT4_Z_A_LUT4_B_Z_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 2380 ],
            "C": [ 2381 ],
            "D": [ 2379 ],
            "Z": [ 2471 ]
          }
        },
        "tb.fifo_test.interface_fifo.readwriter.read_active_TRELLIS_FF_Q_CE_LUT4_Z_A_LUT4_B_Z_LUT4_Z_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:119.33-120.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 2367 ],
            "D": [ 2382 ],
            "Z": [ 2470 ]
          }
        },
        "tb.fifo_test.interface_fifo.readwriter.read_active_TRELLIS_FF_Q_CE_LUT4_Z_A_LUT4_B_Z_LUT4_Z_2": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0011000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 2090 ],
            "C": [ 2084 ],
            "D": [ 2081 ],
            "Z": [ 2472 ]
          }
        },
        "tb.fifo_test.interface_fifo.readwriter.read_active_TRELLIS_FF_Q_CE_LUT4_Z_A_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:119.33-120.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 2371 ],
            "D": [ 2376 ],
            "Z": [ 2518 ]
          }
        },
        "tb.fifo_test.interface_fifo.readwriter.read_active_TRELLIS_FF_Q_DI_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1011111111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 2373 ],
            "B": [ 2375 ],
            "C": [ 2518 ],
            "D": [ 2374 ],
            "Z": [ 2517 ]
          }
        },
        "tb.fifo_test.interface_fifo.readwriter.row_TRELLIS_FF_Q": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:68.164-68.215"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 82 ],
            "DI": [ 2267 ],
            "LSR": [ 81 ],
            "Q": [ 2078 ]
          }
        },
        "tb.fifo_test.interface_fifo.readwriter.row_TRELLIS_FF_Q_1": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:68.164-68.215"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 82 ],
            "DI": [ 2269 ],
            "LSR": [ 81 ],
            "Q": [ 2024 ]
          }
        },
        "tb.fifo_test.interface_fifo.readwriter.row_TRELLIS_FF_Q_10": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:68.164-68.215"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 82 ],
            "DI": [ 2271 ],
            "LSR": [ 81 ],
            "Q": [ 2134 ]
          }
        },
        "tb.fifo_test.interface_fifo.readwriter.row_TRELLIS_FF_Q_2": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:68.164-68.215"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 82 ],
            "DI": [ 2291 ],
            "LSR": [ 81 ],
            "Q": [ 2039 ]
          }
        },
        "tb.fifo_test.interface_fifo.readwriter.row_TRELLIS_FF_Q_3": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:68.164-68.215"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 82 ],
            "DI": [ 2297 ],
            "LSR": [ 81 ],
            "Q": [ 2055 ]
          }
        },
        "tb.fifo_test.interface_fifo.readwriter.row_TRELLIS_FF_Q_4": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:68.164-68.215"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 82 ],
            "DI": [ 2299 ],
            "LSR": [ 81 ],
            "Q": [ 2139 ]
          }
        },
        "tb.fifo_test.interface_fifo.readwriter.row_TRELLIS_FF_Q_5": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:68.164-68.215"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 82 ],
            "DI": [ 2301 ],
            "LSR": [ 81 ],
            "Q": [ 2101 ]
          }
        },
        "tb.fifo_test.interface_fifo.readwriter.row_TRELLIS_FF_Q_6": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:68.164-68.215"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 82 ],
            "DI": [ 2303 ],
            "LSR": [ 81 ],
            "Q": [ 2108 ]
          }
        },
        "tb.fifo_test.interface_fifo.readwriter.row_TRELLIS_FF_Q_7": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:68.164-68.215"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 82 ],
            "DI": [ 2305 ],
            "LSR": [ 81 ],
            "Q": [ 2069 ]
          }
        },
        "tb.fifo_test.interface_fifo.readwriter.row_TRELLIS_FF_Q_8": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:68.164-68.215"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 82 ],
            "DI": [ 2307 ],
            "LSR": [ 81 ],
            "Q": [ 2115 ]
          }
        },
        "tb.fifo_test.interface_fifo.readwriter.row_TRELLIS_FF_Q_9": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:68.164-68.215"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 82 ],
            "DI": [ 2309 ],
            "LSR": [ 81 ],
            "Q": [ 2124 ]
          }
        },
        "tb.fifo_test.interface_fifo.readwriter.rw_bank_0_fsm_state_TRELLIS_FF_Q": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 2528 ],
            "CLK": [ 82 ],
            "DI": [ 2529 ],
            "LSR": [ 81 ],
            "Q": [ 2374 ]
          }
        },
        "tb.fifo_test.interface_fifo.readwriter.rw_bank_0_fsm_state_TRELLIS_FF_Q_1": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 2528 ],
            "CLK": [ 82 ],
            "DI": [ 2530 ],
            "LSR": [ 81 ],
            "Q": [ 2373 ]
          }
        },
        "tb.fifo_test.interface_fifo.readwriter.rw_bank_0_fsm_state_TRELLIS_FF_Q_2": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 2528 ],
            "CLK": [ 82 ],
            "DI": [ 2531 ],
            "LSR": [ 81 ],
            "Q": [ 2375 ]
          }
        },
        "tb.fifo_test.interface_fifo.readwriter.rw_bank_0_fsm_state_TRELLIS_FF_Q_3": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 2528 ],
            "CLK": [ 82 ],
            "DI": [ 2532 ],
            "LSR": [ 81 ],
            "Q": [ 2376 ]
          }
        },
        "tb.fifo_test.interface_fifo.readwriter.rw_bank_0_fsm_state_TRELLIS_FF_Q_4": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 2528 ],
            "CLK": [ 82 ],
            "DI": [ 2533 ],
            "LSR": [ 81 ],
            "Q": [ 2371 ]
          }
        },
        "tb.fifo_test.interface_fifo.readwriter.rw_bank_0_fsm_state_TRELLIS_FF_Q_CE_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0100000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 2464 ],
            "B": [ 2086 ],
            "C": [ 2081 ],
            "D": [ 2527 ],
            "Z": [ 2528 ]
          }
        },
        "tb.fifo_test.interface_fifo.readwriter.rw_bank_0_fsm_state_TRELLIS_FF_Q_DI_L6MUX21_Z": {
          "hide_name": 0,
          "type": "L6MUX21",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:154.21-154.62"
          },
          "port_directions": {
            "D0": "input",
            "D1": "input",
            "SD": "input",
            "Z": "output"
          },
          "connections": {
            "D0": [ 2534 ],
            "D1": [ 2535 ],
            "SD": [ 2375 ],
            "Z": [ 2531 ]
          }
        },
        "tb.fifo_test.interface_fifo.readwriter.rw_bank_0_fsm_state_TRELLIS_FF_Q_DI_L6MUX21_Z_1": {
          "hide_name": 0,
          "type": "L6MUX21",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:154.21-154.62"
          },
          "port_directions": {
            "D0": "input",
            "D1": "input",
            "SD": "input",
            "Z": "output"
          },
          "connections": {
            "D0": [ 2536 ],
            "D1": [ 2537 ],
            "SD": [ 2371 ],
            "Z": [ 2532 ]
          }
        },
        "tb.fifo_test.interface_fifo.readwriter.rw_bank_0_fsm_state_TRELLIS_FF_Q_DI_L6MUX21_Z_1_D0_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:152.19-152.65"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 2538 ],
            "BLUT": [ 2539 ],
            "C0": [ 2374 ],
            "Z": [ 2536 ]
          }
        },
        "tb.fifo_test.interface_fifo.readwriter.rw_bank_0_fsm_state_TRELLIS_FF_Q_DI_L6MUX21_Z_1_D0_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:144.39-145.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 2376 ],
            "D": [ 2373 ],
            "Z": [ 2538 ]
          }
        },
        "tb.fifo_test.interface_fifo.readwriter.rw_bank_0_fsm_state_TRELLIS_FF_Q_DI_L6MUX21_Z_1_D0_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111000011100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:142.39-143.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 2318 ],
            "B": [ 2375 ],
            "C": [ 2376 ],
            "D": [ 2373 ],
            "Z": [ 2539 ]
          }
        },
        "tb.fifo_test.interface_fifo.readwriter.rw_bank_0_fsm_state_TRELLIS_FF_Q_DI_L6MUX21_Z_1_D1_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:153.19-153.65"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 2540 ],
            "BLUT": [ 2541 ],
            "C0": [ 2374 ],
            "Z": [ 2537 ]
          }
        },
        "tb.fifo_test.interface_fifo.readwriter.rw_bank_0_fsm_state_TRELLIS_FF_Q_DI_L6MUX21_Z_1_D1_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:149.39-150.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 2376 ],
            "D": [ 2373 ],
            "Z": [ 2540 ]
          }
        },
        "tb.fifo_test.interface_fifo.readwriter.rw_bank_0_fsm_state_TRELLIS_FF_Q_DI_L6MUX21_Z_1_D1_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000111100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:147.39-148.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 2375 ],
            "C": [ 2376 ],
            "D": [ 2373 ],
            "Z": [ 2541 ]
          }
        },
        "tb.fifo_test.interface_fifo.readwriter.rw_bank_0_fsm_state_TRELLIS_FF_Q_DI_L6MUX21_Z_D0_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:152.19-152.65"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 2542 ],
            "BLUT": [ 2543 ],
            "C0": [ 2376 ],
            "Z": [ 2534 ]
          }
        },
        "tb.fifo_test.interface_fifo.readwriter.rw_bank_0_fsm_state_TRELLIS_FF_Q_DI_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0011000011110001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:144.39-145.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 2318 ],
            "B": [ 2374 ],
            "C": [ 2371 ],
            "D": [ 2373 ],
            "Z": [ 2542 ]
          }
        },
        "tb.fifo_test.interface_fifo.readwriter.rw_bank_0_fsm_state_TRELLIS_FF_Q_DI_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:142.39-143.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ "0" ],
            "Z": [ 2543 ]
          }
        },
        "tb.fifo_test.interface_fifo.readwriter.rw_bank_0_fsm_state_TRELLIS_FF_Q_DI_L6MUX21_Z_D1_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:153.19-153.65"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 2544 ],
            "BLUT": [ 2545 ],
            "C0": [ 2376 ],
            "Z": [ 2535 ]
          }
        },
        "tb.fifo_test.interface_fifo.readwriter.rw_bank_0_fsm_state_TRELLIS_FF_Q_DI_L6MUX21_Z_D1_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000001100001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:149.39-150.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 2374 ],
            "C": [ 2371 ],
            "D": [ 2373 ],
            "Z": [ 2544 ]
          }
        },
        "tb.fifo_test.interface_fifo.readwriter.rw_bank_0_fsm_state_TRELLIS_FF_Q_DI_L6MUX21_Z_D1_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0011000011001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:147.39-148.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 2374 ],
            "C": [ 2371 ],
            "D": [ 2373 ],
            "Z": [ 2545 ]
          }
        },
        "tb.fifo_test.interface_fifo.readwriter.rw_bank_0_fsm_state_TRELLIS_FF_Q_DI_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111001011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 2521 ],
            "B": [ 2504 ],
            "C": [ 2527 ],
            "D": [ 2524 ],
            "Z": [ 2533 ]
          }
        },
        "tb.fifo_test.interface_fifo.readwriter.rw_bank_0_fsm_state_TRELLIS_FF_Q_DI_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:138.19-138.63"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 2546 ],
            "BLUT": [ 2547 ],
            "C0": [ 2374 ],
            "Z": [ 2529 ]
          }
        },
        "tb.fifo_test.interface_fifo.readwriter.rw_bank_0_fsm_state_TRELLIS_FF_Q_DI_PFUMX_Z_1": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:138.19-138.63"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 2548 ],
            "BLUT": [ 2549 ],
            "C0": [ 2373 ],
            "Z": [ 2530 ]
          }
        },
        "tb.fifo_test.interface_fifo.readwriter.rw_bank_0_fsm_state_TRELLIS_FF_Q_DI_PFUMX_Z_1_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0001010101010011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:136.39-137.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 2374 ],
            "B": [ 2375 ],
            "C": [ 2371 ],
            "D": [ 2376 ],
            "Z": [ 2548 ]
          }
        },
        "tb.fifo_test.interface_fifo.readwriter.rw_bank_0_fsm_state_TRELLIS_FF_Q_DI_PFUMX_Z_1_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100000000000100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:134.39-135.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 2374 ],
            "B": [ 2375 ],
            "C": [ 2371 ],
            "D": [ 2376 ],
            "Z": [ 2549 ]
          }
        },
        "tb.fifo_test.interface_fifo.readwriter.rw_bank_0_fsm_state_TRELLIS_FF_Q_DI_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0101010101010111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:136.39-137.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 2373 ],
            "B": [ 2375 ],
            "C": [ 2371 ],
            "D": [ 2376 ],
            "Z": [ 2546 ]
          }
        },
        "tb.fifo_test.interface_fifo.readwriter.rw_bank_0_fsm_state_TRELLIS_FF_Q_DI_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:134.39-135.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 2373 ],
            "B": [ 2375 ],
            "C": [ 2371 ],
            "D": [ 2376 ],
            "Z": [ 2547 ]
          }
        },
        "tb.fifo_test.interface_fifo.readwriter.rw_bank_1_fsm_state_TRELLIS_FF_Q": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 2550 ],
            "CLK": [ 82 ],
            "DI": [ 2551 ],
            "LSR": [ 81 ],
            "Q": [ 2379 ]
          }
        },
        "tb.fifo_test.interface_fifo.readwriter.rw_bank_1_fsm_state_TRELLIS_FF_Q_1": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 2550 ],
            "CLK": [ 82 ],
            "DI": [ 2552 ],
            "LSR": [ 81 ],
            "Q": [ 2381 ]
          }
        },
        "tb.fifo_test.interface_fifo.readwriter.rw_bank_1_fsm_state_TRELLIS_FF_Q_2": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 2550 ],
            "CLK": [ 82 ],
            "DI": [ 2553 ],
            "LSR": [ 81 ],
            "Q": [ 2380 ]
          }
        },
        "tb.fifo_test.interface_fifo.readwriter.rw_bank_1_fsm_state_TRELLIS_FF_Q_3": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 2550 ],
            "CLK": [ 82 ],
            "DI": [ 2554 ],
            "LSR": [ 81 ],
            "Q": [ 2382 ]
          }
        },
        "tb.fifo_test.interface_fifo.readwriter.rw_bank_1_fsm_state_TRELLIS_FF_Q_4": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 2550 ],
            "CLK": [ 82 ],
            "DI": [ 2555 ],
            "LSR": [ 81 ],
            "Q": [ 2367 ]
          }
        },
        "tb.fifo_test.interface_fifo.readwriter.rw_bank_1_fsm_state_TRELLIS_FF_Q_CE_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:119.33-120.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 2472 ],
            "D": [ 2556 ],
            "Z": [ 2550 ]
          }
        },
        "tb.fifo_test.interface_fifo.readwriter.rw_bank_1_fsm_state_TRELLIS_FF_Q_CE_LUT4_Z_D_LUT4_C": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111001011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 2557 ],
            "B": [ 2504 ],
            "C": [ 2556 ],
            "D": [ 2558 ],
            "Z": [ 2555 ]
          }
        },
        "tb.fifo_test.interface_fifo.readwriter.rw_bank_1_fsm_state_TRELLIS_FF_Q_CE_LUT4_Z_D_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:138.19-138.63"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 2559 ],
            "BLUT": [ 2560 ],
            "C0": [ 2381 ],
            "Z": [ 2558 ]
          }
        },
        "tb.fifo_test.interface_fifo.readwriter.rw_bank_1_fsm_state_TRELLIS_FF_Q_CE_LUT4_Z_D_PFUMX_Z_1": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:138.19-138.63"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 2561 ],
            "BLUT": [ 2562 ],
            "C0": [ 2379 ],
            "Z": [ 2556 ]
          }
        },
        "tb.fifo_test.interface_fifo.readwriter.rw_bank_1_fsm_state_TRELLIS_FF_Q_CE_LUT4_Z_D_PFUMX_Z_1_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111110000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:136.39-137.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 2382 ],
            "C": [ 2380 ],
            "D": [ 2381 ],
            "Z": [ 2561 ]
          }
        },
        "tb.fifo_test.interface_fifo.readwriter.rw_bank_1_fsm_state_TRELLIS_FF_Q_CE_LUT4_Z_D_PFUMX_Z_1_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000100001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:134.39-135.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 2367 ],
            "B": [ 2382 ],
            "C": [ 2380 ],
            "D": [ 2381 ],
            "Z": [ 2562 ]
          }
        },
        "tb.fifo_test.interface_fifo.readwriter.rw_bank_1_fsm_state_TRELLIS_FF_Q_CE_LUT4_Z_D_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111010101110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:136.39-137.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 2367 ],
            "B": [ 2380 ],
            "C": [ 2382 ],
            "D": [ 2379 ],
            "Z": [ 2559 ]
          }
        },
        "tb.fifo_test.interface_fifo.readwriter.rw_bank_1_fsm_state_TRELLIS_FF_Q_CE_LUT4_Z_D_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100110011001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:134.39-135.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 2367 ],
            "C": [ 2380 ],
            "D": [ 2379 ],
            "Z": [ 2560 ]
          }
        },
        "tb.fifo_test.interface_fifo.readwriter.rw_bank_1_fsm_state_TRELLIS_FF_Q_DI_L6MUX21_Z": {
          "hide_name": 0,
          "type": "L6MUX21",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:154.21-154.62"
          },
          "port_directions": {
            "D0": "input",
            "D1": "input",
            "SD": "input",
            "Z": "output"
          },
          "connections": {
            "D0": [ 2563 ],
            "D1": [ 2564 ],
            "SD": [ 2367 ],
            "Z": [ 2554 ]
          }
        },
        "tb.fifo_test.interface_fifo.readwriter.rw_bank_1_fsm_state_TRELLIS_FF_Q_DI_L6MUX21_Z_D0_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:152.19-152.65"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 2565 ],
            "BLUT": [ 2566 ],
            "C0": [ 2379 ],
            "Z": [ 2563 ]
          }
        },
        "tb.fifo_test.interface_fifo.readwriter.rw_bank_1_fsm_state_TRELLIS_FF_Q_DI_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:144.39-145.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 2382 ],
            "D": [ 2381 ],
            "Z": [ 2565 ]
          }
        },
        "tb.fifo_test.interface_fifo.readwriter.rw_bank_1_fsm_state_TRELLIS_FF_Q_DI_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111000011100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:142.39-143.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 2318 ],
            "B": [ 2380 ],
            "C": [ 2382 ],
            "D": [ 2381 ],
            "Z": [ 2566 ]
          }
        },
        "tb.fifo_test.interface_fifo.readwriter.rw_bank_1_fsm_state_TRELLIS_FF_Q_DI_L6MUX21_Z_D1_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:153.19-153.65"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 2567 ],
            "BLUT": [ 2568 ],
            "C0": [ 2379 ],
            "Z": [ 2564 ]
          }
        },
        "tb.fifo_test.interface_fifo.readwriter.rw_bank_1_fsm_state_TRELLIS_FF_Q_DI_L6MUX21_Z_D1_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:149.39-150.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 2382 ],
            "D": [ 2381 ],
            "Z": [ 2567 ]
          }
        },
        "tb.fifo_test.interface_fifo.readwriter.rw_bank_1_fsm_state_TRELLIS_FF_Q_DI_L6MUX21_Z_D1_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000111100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:147.39-148.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 2380 ],
            "C": [ 2382 ],
            "D": [ 2381 ],
            "Z": [ 2568 ]
          }
        },
        "tb.fifo_test.interface_fifo.readwriter.rw_bank_1_fsm_state_TRELLIS_FF_Q_DI_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:138.19-138.63"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 2569 ],
            "BLUT": [ 2570 ],
            "C0": [ 2379 ],
            "Z": [ 2551 ]
          }
        },
        "tb.fifo_test.interface_fifo.readwriter.rw_bank_1_fsm_state_TRELLIS_FF_Q_DI_PFUMX_Z_1": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:138.19-138.63"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 2571 ],
            "BLUT": [ 2572 ],
            "C0": [ 2381 ],
            "Z": [ 2552 ]
          }
        },
        "tb.fifo_test.interface_fifo.readwriter.rw_bank_1_fsm_state_TRELLIS_FF_Q_DI_PFUMX_Z_1_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0001010101010011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:136.39-137.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 2379 ],
            "B": [ 2380 ],
            "C": [ 2367 ],
            "D": [ 2382 ],
            "Z": [ 2571 ]
          }
        },
        "tb.fifo_test.interface_fifo.readwriter.rw_bank_1_fsm_state_TRELLIS_FF_Q_DI_PFUMX_Z_1_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100000000000100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:134.39-135.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 2379 ],
            "B": [ 2380 ],
            "C": [ 2367 ],
            "D": [ 2382 ],
            "Z": [ 2572 ]
          }
        },
        "tb.fifo_test.interface_fifo.readwriter.rw_bank_1_fsm_state_TRELLIS_FF_Q_DI_PFUMX_Z_2": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:138.19-138.63"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 2573 ],
            "BLUT": [ 2574 ],
            "C0": [ 2575 ],
            "Z": [ 2553 ]
          }
        },
        "tb.fifo_test.interface_fifo.readwriter.rw_bank_1_fsm_state_TRELLIS_FF_Q_DI_PFUMX_Z_2_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111001011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:136.39-137.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 2557 ],
            "B": [ 2318 ],
            "C": [ 2576 ],
            "D": [ 2577 ],
            "Z": [ 2573 ]
          }
        },
        "tb.fifo_test.interface_fifo.readwriter.rw_bank_1_fsm_state_TRELLIS_FF_Q_DI_PFUMX_Z_2_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:134.39-135.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ "0" ],
            "Z": [ 2574 ]
          }
        },
        "tb.fifo_test.interface_fifo.readwriter.rw_bank_1_fsm_state_TRELLIS_FF_Q_DI_PFUMX_Z_2_C0_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1110101111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 2379 ],
            "B": [ 2380 ],
            "C": [ 2367 ],
            "D": [ 2382 ],
            "Z": [ 2575 ]
          }
        },
        "tb.fifo_test.interface_fifo.readwriter.rw_bank_1_fsm_state_TRELLIS_FF_Q_DI_PFUMX_Z_2_C0_LUT4_Z_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0001010000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 2381 ],
            "B": [ 2470 ],
            "C": [ 2380 ],
            "D": [ 2379 ],
            "Z": [ 2576 ]
          }
        },
        "tb.fifo_test.interface_fifo.readwriter.rw_bank_1_fsm_state_TRELLIS_FF_Q_DI_PFUMX_Z_2_C0_LUT4_Z_2": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0011000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 2367 ],
            "C": [ 2471 ],
            "D": [ 2382 ],
            "Z": [ 2557 ]
          }
        },
        "tb.fifo_test.interface_fifo.readwriter.rw_bank_1_fsm_state_TRELLIS_FF_Q_DI_PFUMX_Z_2_C0_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:138.19-138.63"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 2578 ],
            "BLUT": [ 2579 ],
            "C0": [ 2381 ],
            "Z": [ 2577 ]
          }
        },
        "tb.fifo_test.interface_fifo.readwriter.rw_bank_1_fsm_state_TRELLIS_FF_Q_DI_PFUMX_Z_2_C0_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1110101110111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:136.39-137.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 2379 ],
            "B": [ 2380 ],
            "C": [ 2367 ],
            "D": [ 2382 ],
            "Z": [ 2578 ]
          }
        },
        "tb.fifo_test.interface_fifo.readwriter.rw_bank_1_fsm_state_TRELLIS_FF_Q_DI_PFUMX_Z_2_C0_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111111111011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:134.39-135.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 2379 ],
            "B": [ 2380 ],
            "C": [ 2367 ],
            "D": [ 2382 ],
            "Z": [ 2579 ]
          }
        },
        "tb.fifo_test.interface_fifo.readwriter.rw_bank_1_fsm_state_TRELLIS_FF_Q_DI_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0101010101010111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:136.39-137.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 2381 ],
            "B": [ 2380 ],
            "C": [ 2367 ],
            "D": [ 2382 ],
            "Z": [ 2569 ]
          }
        },
        "tb.fifo_test.interface_fifo.readwriter.rw_bank_1_fsm_state_TRELLIS_FF_Q_DI_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:134.39-135.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 2381 ],
            "B": [ 2380 ],
            "C": [ 2367 ],
            "D": [ 2382 ],
            "Z": [ 2570 ]
          }
        },
        "tb.fifo_test.interface_fifo.readwriter.rw_bank_2_fsm_state_TRELLIS_FF_Q": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 2580 ],
            "CLK": [ 82 ],
            "DI": [ 2581 ],
            "LSR": [ 81 ],
            "Q": [ 2359 ]
          }
        },
        "tb.fifo_test.interface_fifo.readwriter.rw_bank_2_fsm_state_TRELLIS_FF_Q_1": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 2580 ],
            "CLK": [ 82 ],
            "DI": [ 2582 ],
            "LSR": [ 81 ],
            "Q": [ 2361 ]
          }
        },
        "tb.fifo_test.interface_fifo.readwriter.rw_bank_2_fsm_state_TRELLIS_FF_Q_2": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 2580 ],
            "CLK": [ 82 ],
            "DI": [ 2583 ],
            "LSR": [ 81 ],
            "Q": [ 2360 ]
          }
        },
        "tb.fifo_test.interface_fifo.readwriter.rw_bank_2_fsm_state_TRELLIS_FF_Q_3": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 2580 ],
            "CLK": [ 82 ],
            "DI": [ 2584 ],
            "LSR": [ 81 ],
            "Q": [ 2363 ]
          }
        },
        "tb.fifo_test.interface_fifo.readwriter.rw_bank_2_fsm_state_TRELLIS_FF_Q_4": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 2580 ],
            "CLK": [ 82 ],
            "DI": [ 2585 ],
            "LSR": [ 81 ],
            "Q": [ 2362 ]
          }
        },
        "tb.fifo_test.interface_fifo.readwriter.rw_bank_2_fsm_state_TRELLIS_FF_Q_CE_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:119.33-120.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 2043 ],
            "D": [ 2586 ],
            "Z": [ 2580 ]
          }
        },
        "tb.fifo_test.interface_fifo.readwriter.rw_bank_2_fsm_state_TRELLIS_FF_Q_CE_LUT4_Z_D_LUT4_C": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111001011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 2587 ],
            "B": [ 2504 ],
            "C": [ 2586 ],
            "D": [ 2588 ],
            "Z": [ 2585 ]
          }
        },
        "tb.fifo_test.interface_fifo.readwriter.rw_bank_2_fsm_state_TRELLIS_FF_Q_CE_LUT4_Z_D_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:138.19-138.63"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 2589 ],
            "BLUT": [ 2590 ],
            "C0": [ 2361 ],
            "Z": [ 2588 ]
          }
        },
        "tb.fifo_test.interface_fifo.readwriter.rw_bank_2_fsm_state_TRELLIS_FF_Q_CE_LUT4_Z_D_PFUMX_Z_1": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:138.19-138.63"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 2591 ],
            "BLUT": [ 2592 ],
            "C0": [ 2359 ],
            "Z": [ 2586 ]
          }
        },
        "tb.fifo_test.interface_fifo.readwriter.rw_bank_2_fsm_state_TRELLIS_FF_Q_CE_LUT4_Z_D_PFUMX_Z_1_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111110000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:136.39-137.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 2363 ],
            "C": [ 2360 ],
            "D": [ 2361 ],
            "Z": [ 2591 ]
          }
        },
        "tb.fifo_test.interface_fifo.readwriter.rw_bank_2_fsm_state_TRELLIS_FF_Q_CE_LUT4_Z_D_PFUMX_Z_1_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000100001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:134.39-135.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 2362 ],
            "B": [ 2363 ],
            "C": [ 2360 ],
            "D": [ 2361 ],
            "Z": [ 2592 ]
          }
        },
        "tb.fifo_test.interface_fifo.readwriter.rw_bank_2_fsm_state_TRELLIS_FF_Q_CE_LUT4_Z_D_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111010101110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:136.39-137.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 2362 ],
            "B": [ 2360 ],
            "C": [ 2363 ],
            "D": [ 2359 ],
            "Z": [ 2589 ]
          }
        },
        "tb.fifo_test.interface_fifo.readwriter.rw_bank_2_fsm_state_TRELLIS_FF_Q_CE_LUT4_Z_D_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100110011001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:134.39-135.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 2362 ],
            "C": [ 2360 ],
            "D": [ 2359 ],
            "Z": [ 2590 ]
          }
        },
        "tb.fifo_test.interface_fifo.readwriter.rw_bank_2_fsm_state_TRELLIS_FF_Q_DI_L6MUX21_Z": {
          "hide_name": 0,
          "type": "L6MUX21",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:154.21-154.62"
          },
          "port_directions": {
            "D0": "input",
            "D1": "input",
            "SD": "input",
            "Z": "output"
          },
          "connections": {
            "D0": [ 2593 ],
            "D1": [ 2594 ],
            "SD": [ 2362 ],
            "Z": [ 2584 ]
          }
        },
        "tb.fifo_test.interface_fifo.readwriter.rw_bank_2_fsm_state_TRELLIS_FF_Q_DI_L6MUX21_Z_D0_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:152.19-152.65"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 2595 ],
            "BLUT": [ 2596 ],
            "C0": [ 2359 ],
            "Z": [ 2593 ]
          }
        },
        "tb.fifo_test.interface_fifo.readwriter.rw_bank_2_fsm_state_TRELLIS_FF_Q_DI_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:144.39-145.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 2363 ],
            "D": [ 2361 ],
            "Z": [ 2595 ]
          }
        },
        "tb.fifo_test.interface_fifo.readwriter.rw_bank_2_fsm_state_TRELLIS_FF_Q_DI_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111000011100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:142.39-143.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 2318 ],
            "B": [ 2360 ],
            "C": [ 2363 ],
            "D": [ 2361 ],
            "Z": [ 2596 ]
          }
        },
        "tb.fifo_test.interface_fifo.readwriter.rw_bank_2_fsm_state_TRELLIS_FF_Q_DI_L6MUX21_Z_D1_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:153.19-153.65"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 2597 ],
            "BLUT": [ 2598 ],
            "C0": [ 2359 ],
            "Z": [ 2594 ]
          }
        },
        "tb.fifo_test.interface_fifo.readwriter.rw_bank_2_fsm_state_TRELLIS_FF_Q_DI_L6MUX21_Z_D1_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:149.39-150.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 2363 ],
            "D": [ 2361 ],
            "Z": [ 2597 ]
          }
        },
        "tb.fifo_test.interface_fifo.readwriter.rw_bank_2_fsm_state_TRELLIS_FF_Q_DI_L6MUX21_Z_D1_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000111100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:147.39-148.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 2360 ],
            "C": [ 2363 ],
            "D": [ 2361 ],
            "Z": [ 2598 ]
          }
        },
        "tb.fifo_test.interface_fifo.readwriter.rw_bank_2_fsm_state_TRELLIS_FF_Q_DI_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0010111111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 2587 ],
            "B": [ 2318 ],
            "C": [ 2599 ],
            "D": [ 2600 ],
            "Z": [ 2583 ]
          }
        },
        "tb.fifo_test.interface_fifo.readwriter.rw_bank_2_fsm_state_TRELLIS_FF_Q_DI_LUT4_Z_A_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1110101111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 2361 ],
            "B": [ 2480 ],
            "C": [ 2360 ],
            "D": [ 2359 ],
            "Z": [ 2599 ]
          }
        },
        "tb.fifo_test.interface_fifo.readwriter.rw_bank_2_fsm_state_TRELLIS_FF_Q_DI_LUT4_Z_A_LUT4_Z_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 2361 ],
            "B": [ 2362 ],
            "C": [ 2359 ],
            "D": [ 2363 ],
            "Z": [ 2587 ]
          }
        },
        "tb.fifo_test.interface_fifo.readwriter.rw_bank_2_fsm_state_TRELLIS_FF_Q_DI_LUT4_Z_A_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:138.19-138.63"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 2601 ],
            "BLUT": [ 2602 ],
            "C0": [ 2362 ],
            "Z": [ 2600 ]
          }
        },
        "tb.fifo_test.interface_fifo.readwriter.rw_bank_2_fsm_state_TRELLIS_FF_Q_DI_LUT4_Z_A_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111110111110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:136.39-137.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 2361 ],
            "B": [ 2363 ],
            "C": [ 2359 ],
            "D": [ 2360 ],
            "Z": [ 2601 ]
          }
        },
        "tb.fifo_test.interface_fifo.readwriter.rw_bank_2_fsm_state_TRELLIS_FF_Q_DI_LUT4_Z_A_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111001011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:134.39-135.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 2361 ],
            "B": [ 2363 ],
            "C": [ 2359 ],
            "D": [ 2360 ],
            "Z": [ 2602 ]
          }
        },
        "tb.fifo_test.interface_fifo.readwriter.rw_bank_2_fsm_state_TRELLIS_FF_Q_DI_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:138.19-138.63"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 2603 ],
            "BLUT": [ 2604 ],
            "C0": [ 2359 ],
            "Z": [ 2581 ]
          }
        },
        "tb.fifo_test.interface_fifo.readwriter.rw_bank_2_fsm_state_TRELLIS_FF_Q_DI_PFUMX_Z_1": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:138.19-138.63"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 2605 ],
            "BLUT": [ 2606 ],
            "C0": [ 2361 ],
            "Z": [ 2582 ]
          }
        },
        "tb.fifo_test.interface_fifo.readwriter.rw_bank_2_fsm_state_TRELLIS_FF_Q_DI_PFUMX_Z_1_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0001010101010011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:136.39-137.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 2359 ],
            "B": [ 2360 ],
            "C": [ 2362 ],
            "D": [ 2363 ],
            "Z": [ 2605 ]
          }
        },
        "tb.fifo_test.interface_fifo.readwriter.rw_bank_2_fsm_state_TRELLIS_FF_Q_DI_PFUMX_Z_1_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100000000000100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:134.39-135.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 2359 ],
            "B": [ 2360 ],
            "C": [ 2362 ],
            "D": [ 2363 ],
            "Z": [ 2606 ]
          }
        },
        "tb.fifo_test.interface_fifo.readwriter.rw_bank_2_fsm_state_TRELLIS_FF_Q_DI_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0101010101010111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:136.39-137.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 2361 ],
            "B": [ 2360 ],
            "C": [ 2362 ],
            "D": [ 2363 ],
            "Z": [ 2603 ]
          }
        },
        "tb.fifo_test.interface_fifo.readwriter.rw_bank_2_fsm_state_TRELLIS_FF_Q_DI_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:134.39-135.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 2361 ],
            "B": [ 2360 ],
            "C": [ 2362 ],
            "D": [ 2363 ],
            "Z": [ 2604 ]
          }
        },
        "tb.fifo_test.interface_fifo.readwriter.rw_bank_3_fsm_state_TRELLIS_FF_Q": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 2607 ],
            "CLK": [ 82 ],
            "DI": [ 2510 ],
            "LSR": [ 81 ],
            "Q": [ 2450 ]
          }
        },
        "tb.fifo_test.interface_fifo.readwriter.rw_bank_3_fsm_state_TRELLIS_FF_Q_1": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 2607 ],
            "CLK": [ 82 ],
            "DI": [ 2513 ],
            "LSR": [ 81 ],
            "Q": [ 2440 ]
          }
        },
        "tb.fifo_test.interface_fifo.readwriter.rw_bank_3_fsm_state_TRELLIS_FF_Q_2": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 2607 ],
            "CLK": [ 82 ],
            "DI": [ 2496 ],
            "LSR": [ 81 ],
            "Q": [ 2447 ]
          }
        },
        "tb.fifo_test.interface_fifo.readwriter.rw_bank_3_fsm_state_TRELLIS_FF_Q_3": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 2607 ],
            "CLK": [ 82 ],
            "DI": [ 2499 ],
            "LSR": [ 81 ],
            "Q": [ 2449 ]
          }
        },
        "tb.fifo_test.interface_fifo.readwriter.rw_bank_3_fsm_state_TRELLIS_FF_Q_4": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 2607 ],
            "CLK": [ 82 ],
            "DI": [ 2507 ],
            "LSR": [ 81 ],
            "Q": [ 2448 ]
          }
        },
        "tb.fifo_test.interface_fifo.readwriter.rw_bank_3_fsm_state_TRELLIS_FF_Q_CE_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:119.33-120.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 2026 ],
            "D": [ 2505 ],
            "Z": [ 2607 ]
          }
        },
        "tb.fifo_test.interface_fifo.readwriter.rw_bank_3_fsm_state_TRELLIS_FF_Q_CE_LUT4_Z_D_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:138.19-138.63"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 2608 ],
            "BLUT": [ 2609 ],
            "C0": [ 2440 ],
            "Z": [ 2506 ]
          }
        },
        "tb.fifo_test.interface_fifo.readwriter.rw_bank_3_fsm_state_TRELLIS_FF_Q_CE_LUT4_Z_D_PFUMX_Z_1": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:138.19-138.63"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 2610 ],
            "BLUT": [ 2611 ],
            "C0": [ 2450 ],
            "Z": [ 2505 ]
          }
        },
        "tb.fifo_test.interface_fifo.readwriter.rw_bank_3_fsm_state_TRELLIS_FF_Q_CE_LUT4_Z_D_PFUMX_Z_1_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111110000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:136.39-137.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 2449 ],
            "C": [ 2447 ],
            "D": [ 2440 ],
            "Z": [ 2610 ]
          }
        },
        "tb.fifo_test.interface_fifo.readwriter.rw_bank_3_fsm_state_TRELLIS_FF_Q_CE_LUT4_Z_D_PFUMX_Z_1_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000100001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:134.39-135.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 2448 ],
            "B": [ 2449 ],
            "C": [ 2447 ],
            "D": [ 2440 ],
            "Z": [ 2611 ]
          }
        },
        "tb.fifo_test.interface_fifo.readwriter.rw_bank_3_fsm_state_TRELLIS_FF_Q_CE_LUT4_Z_D_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111010101110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:136.39-137.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 2448 ],
            "B": [ 2447 ],
            "C": [ 2449 ],
            "D": [ 2450 ],
            "Z": [ 2608 ]
          }
        },
        "tb.fifo_test.interface_fifo.readwriter.rw_bank_3_fsm_state_TRELLIS_FF_Q_CE_LUT4_Z_D_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100110011001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:134.39-135.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 2448 ],
            "C": [ 2447 ],
            "D": [ 2450 ],
            "Z": [ 2609 ]
          }
        },
        "tb.fifo_test.interface_fifo.readwriter.ui__in_progress_TRELLIS_FF_Q": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:68.164-68.215"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 82 ],
            "DI": [ 2248 ],
            "LSR": [ 81 ],
            "Q": [ 2612 ]
          }
        },
        "tb.fifo_test.interface_fifo.readwriter.ui__r_cipo__r_data_TRELLIS_FF_Q": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:68.164-68.215"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 82 ],
            "DI": [ 2249 ],
            "LSR": [ 81 ],
            "Q": [ 2613 ]
          }
        },
        "tb.fifo_test.interface_fifo.readwriter.ui__r_cipo__r_data_TRELLIS_FF_Q_1": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:68.164-68.215"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 82 ],
            "DI": [ 2250 ],
            "LSR": [ 81 ],
            "Q": [ 2614 ]
          }
        },
        "tb.fifo_test.interface_fifo.readwriter.ui__r_cipo__r_data_TRELLIS_FF_Q_10": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:68.164-68.215"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 82 ],
            "DI": [ 2251 ],
            "LSR": [ 81 ],
            "Q": [ 2615 ]
          }
        },
        "tb.fifo_test.interface_fifo.readwriter.ui__r_cipo__r_data_TRELLIS_FF_Q_11": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:68.164-68.215"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 82 ],
            "DI": [ 2252 ],
            "LSR": [ 81 ],
            "Q": [ 2616 ]
          }
        },
        "tb.fifo_test.interface_fifo.readwriter.ui__r_cipo__r_data_TRELLIS_FF_Q_12": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:68.164-68.215"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 82 ],
            "DI": [ 2253 ],
            "LSR": [ 81 ],
            "Q": [ 2617 ]
          }
        },
        "tb.fifo_test.interface_fifo.readwriter.ui__r_cipo__r_data_TRELLIS_FF_Q_13": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:68.164-68.215"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 82 ],
            "DI": [ 2254 ],
            "LSR": [ 81 ],
            "Q": [ 2618 ]
          }
        },
        "tb.fifo_test.interface_fifo.readwriter.ui__r_cipo__r_data_TRELLIS_FF_Q_14": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:68.164-68.215"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 82 ],
            "DI": [ 2255 ],
            "LSR": [ 81 ],
            "Q": [ 2619 ]
          }
        },
        "tb.fifo_test.interface_fifo.readwriter.ui__r_cipo__r_data_TRELLIS_FF_Q_15": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:68.164-68.215"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 82 ],
            "DI": [ 2256 ],
            "LSR": [ 81 ],
            "Q": [ 2620 ]
          }
        },
        "tb.fifo_test.interface_fifo.readwriter.ui__r_cipo__r_data_TRELLIS_FF_Q_2": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:68.164-68.215"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 82 ],
            "DI": [ 2257 ],
            "LSR": [ 81 ],
            "Q": [ 2621 ]
          }
        },
        "tb.fifo_test.interface_fifo.readwriter.ui__r_cipo__r_data_TRELLIS_FF_Q_3": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:68.164-68.215"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 82 ],
            "DI": [ 2258 ],
            "LSR": [ 81 ],
            "Q": [ 2622 ]
          }
        },
        "tb.fifo_test.interface_fifo.readwriter.ui__r_cipo__r_data_TRELLIS_FF_Q_4": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:68.164-68.215"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 82 ],
            "DI": [ 2259 ],
            "LSR": [ 81 ],
            "Q": [ 2623 ]
          }
        },
        "tb.fifo_test.interface_fifo.readwriter.ui__r_cipo__r_data_TRELLIS_FF_Q_5": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:68.164-68.215"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 82 ],
            "DI": [ 2260 ],
            "LSR": [ 81 ],
            "Q": [ 2624 ]
          }
        },
        "tb.fifo_test.interface_fifo.readwriter.ui__r_cipo__r_data_TRELLIS_FF_Q_6": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:68.164-68.215"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 82 ],
            "DI": [ 2261 ],
            "LSR": [ 81 ],
            "Q": [ 2625 ]
          }
        },
        "tb.fifo_test.interface_fifo.readwriter.ui__r_cipo__r_data_TRELLIS_FF_Q_7": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:68.164-68.215"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 82 ],
            "DI": [ 2262 ],
            "LSR": [ 81 ],
            "Q": [ 2626 ]
          }
        },
        "tb.fifo_test.interface_fifo.readwriter.ui__r_cipo__r_data_TRELLIS_FF_Q_8": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:68.164-68.215"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 82 ],
            "DI": [ 2263 ],
            "LSR": [ 81 ],
            "Q": [ 2627 ]
          }
        },
        "tb.fifo_test.interface_fifo.readwriter.ui__r_cipo__r_data_TRELLIS_FF_Q_9": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:68.164-68.215"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 82 ],
            "DI": [ 2264 ],
            "LSR": [ 81 ],
            "Q": [ 2628 ]
          }
        },
        "tb.fifo_test.interface_fifo.readwriter.ui__r_cipo__read_active_TRELLIS_FF_Q": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:68.164-68.215"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 82 ],
            "DI": [ 2265 ],
            "LSR": [ 81 ],
            "Q": [ 2629 ]
          }
        },
        "tb.fifo_test.interface_fifo.readwriter_controller_pin_ui__rw_cipo__dq_TRELLIS_FF_Q": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:68.164-68.215"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 82 ],
            "DI": [ 1835 ],
            "LSR": [ 1777 ],
            "Q": [ 2147 ]
          }
        },
        "tb.fifo_test.interface_fifo.readwriter_controller_pin_ui__rw_cipo__dq_TRELLIS_FF_Q_1": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:68.164-68.215"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 82 ],
            "DI": [ 1836 ],
            "LSR": [ 1777 ],
            "Q": [ 2149 ]
          }
        },
        "tb.fifo_test.interface_fifo.readwriter_controller_pin_ui__rw_cipo__dq_TRELLIS_FF_Q_10": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:68.164-68.215"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 82 ],
            "DI": [ 1837 ],
            "LSR": [ 1777 ],
            "Q": [ 2151 ]
          }
        },
        "tb.fifo_test.interface_fifo.readwriter_controller_pin_ui__rw_cipo__dq_TRELLIS_FF_Q_11": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:68.164-68.215"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 82 ],
            "DI": [ 1838 ],
            "LSR": [ 1777 ],
            "Q": [ 2153 ]
          }
        },
        "tb.fifo_test.interface_fifo.readwriter_controller_pin_ui__rw_cipo__dq_TRELLIS_FF_Q_12": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:68.164-68.215"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 82 ],
            "DI": [ 1839 ],
            "LSR": [ 1777 ],
            "Q": [ 2155 ]
          }
        },
        "tb.fifo_test.interface_fifo.readwriter_controller_pin_ui__rw_cipo__dq_TRELLIS_FF_Q_13": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:68.164-68.215"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 82 ],
            "DI": [ 1840 ],
            "LSR": [ 1777 ],
            "Q": [ 2157 ]
          }
        },
        "tb.fifo_test.interface_fifo.readwriter_controller_pin_ui__rw_cipo__dq_TRELLIS_FF_Q_14": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:68.164-68.215"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 82 ],
            "DI": [ 1841 ],
            "LSR": [ 1777 ],
            "Q": [ 2159 ]
          }
        },
        "tb.fifo_test.interface_fifo.readwriter_controller_pin_ui__rw_cipo__dq_TRELLIS_FF_Q_15": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:68.164-68.215"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 82 ],
            "DI": [ 1842 ],
            "LSR": [ 1777 ],
            "Q": [ 2161 ]
          }
        },
        "tb.fifo_test.interface_fifo.readwriter_controller_pin_ui__rw_cipo__dq_TRELLIS_FF_Q_2": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:68.164-68.215"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 82 ],
            "DI": [ 1843 ],
            "LSR": [ 1777 ],
            "Q": [ 2163 ]
          }
        },
        "tb.fifo_test.interface_fifo.readwriter_controller_pin_ui__rw_cipo__dq_TRELLIS_FF_Q_3": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:68.164-68.215"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 82 ],
            "DI": [ 1844 ],
            "LSR": [ 1777 ],
            "Q": [ 2165 ]
          }
        },
        "tb.fifo_test.interface_fifo.readwriter_controller_pin_ui__rw_cipo__dq_TRELLIS_FF_Q_4": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:68.164-68.215"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 82 ],
            "DI": [ 1845 ],
            "LSR": [ 1777 ],
            "Q": [ 2167 ]
          }
        },
        "tb.fifo_test.interface_fifo.readwriter_controller_pin_ui__rw_cipo__dq_TRELLIS_FF_Q_5": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:68.164-68.215"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 82 ],
            "DI": [ 1846 ],
            "LSR": [ 1777 ],
            "Q": [ 2169 ]
          }
        },
        "tb.fifo_test.interface_fifo.readwriter_controller_pin_ui__rw_cipo__dq_TRELLIS_FF_Q_6": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:68.164-68.215"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 82 ],
            "DI": [ 1847 ],
            "LSR": [ 1777 ],
            "Q": [ 2171 ]
          }
        },
        "tb.fifo_test.interface_fifo.readwriter_controller_pin_ui__rw_cipo__dq_TRELLIS_FF_Q_7": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:68.164-68.215"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 82 ],
            "DI": [ 1848 ],
            "LSR": [ 1777 ],
            "Q": [ 2173 ]
          }
        },
        "tb.fifo_test.interface_fifo.readwriter_controller_pin_ui__rw_cipo__dq_TRELLIS_FF_Q_8": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:68.164-68.215"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 82 ],
            "DI": [ 1849 ],
            "LSR": [ 1777 ],
            "Q": [ 2175 ]
          }
        },
        "tb.fifo_test.interface_fifo.readwriter_controller_pin_ui__rw_cipo__dq_TRELLIS_FF_Q_9": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:68.164-68.215"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 82 ],
            "DI": [ 1850 ],
            "LSR": [ 1777 ],
            "Q": [ 2177 ]
          }
        },
        "tb.fifo_test.interface_fifo.readwriter_controller_pin_ui__rw_cipo__read_active_TRELLIS_FF_Q": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:68.164-68.215"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 82 ],
            "DI": [ 1851 ],
            "LSR": [ 1777 ],
            "Q": [ 2179 ]
          }
        },
        "tb.fifo_test.interface_fifo.readwriter_ui__rw_copi__addr_TRELLIS_FF_Q": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:68.164-68.215"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 82 ],
            "DI": [ 2630 ],
            "LSR": [ 81 ],
            "Q": [ 2266 ]
          }
        },
        "tb.fifo_test.interface_fifo.readwriter_ui__rw_copi__addr_TRELLIS_FF_Q_1": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:68.164-68.215"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 82 ],
            "DI": [ 2631 ],
            "LSR": [ 81 ],
            "Q": [ 2268 ]
          }
        },
        "tb.fifo_test.interface_fifo.readwriter_ui__rw_copi__addr_TRELLIS_FF_Q_10": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:68.164-68.215"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 82 ],
            "DI": [ 2632 ],
            "LSR": [ 81 ],
            "Q": [ 2270 ]
          }
        },
        "tb.fifo_test.interface_fifo.readwriter_ui__rw_copi__addr_TRELLIS_FF_Q_11": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:68.164-68.215"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 82 ],
            "DI": [ 2633 ],
            "LSR": [ 81 ],
            "Q": [ 2272 ]
          }
        },
        "tb.fifo_test.interface_fifo.readwriter_ui__rw_copi__addr_TRELLIS_FF_Q_12": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:68.164-68.215"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 82 ],
            "DI": [ 2634 ],
            "LSR": [ 81 ],
            "Q": [ 2274 ]
          }
        },
        "tb.fifo_test.interface_fifo.readwriter_ui__rw_copi__addr_TRELLIS_FF_Q_13": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:68.164-68.215"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 82 ],
            "DI": [ 2635 ],
            "LSR": [ 81 ],
            "Q": [ 2276 ]
          }
        },
        "tb.fifo_test.interface_fifo.readwriter_ui__rw_copi__addr_TRELLIS_FF_Q_14": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:68.164-68.215"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 82 ],
            "DI": [ 2636 ],
            "LSR": [ 81 ],
            "Q": [ 2278 ]
          }
        },
        "tb.fifo_test.interface_fifo.readwriter_ui__rw_copi__addr_TRELLIS_FF_Q_15": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:68.164-68.215"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 82 ],
            "DI": [ 2637 ],
            "LSR": [ 81 ],
            "Q": [ 2280 ]
          }
        },
        "tb.fifo_test.interface_fifo.readwriter_ui__rw_copi__addr_TRELLIS_FF_Q_16": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:68.164-68.215"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 82 ],
            "DI": [ 2638 ],
            "LSR": [ 81 ],
            "Q": [ 2282 ]
          }
        },
        "tb.fifo_test.interface_fifo.readwriter_ui__rw_copi__addr_TRELLIS_FF_Q_17": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:68.164-68.215"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 82 ],
            "DI": [ 2639 ],
            "LSR": [ 81 ],
            "Q": [ 2284 ]
          }
        },
        "tb.fifo_test.interface_fifo.readwriter_ui__rw_copi__addr_TRELLIS_FF_Q_18": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:68.164-68.215"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 82 ],
            "DI": [ 2640 ],
            "LSR": [ 81 ],
            "Q": [ 2286 ]
          }
        },
        "tb.fifo_test.interface_fifo.readwriter_ui__rw_copi__addr_TRELLIS_FF_Q_19": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:68.164-68.215"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 82 ],
            "DI": [ 2641 ],
            "LSR": [ 81 ],
            "Q": [ 2288 ]
          }
        },
        "tb.fifo_test.interface_fifo.readwriter_ui__rw_copi__addr_TRELLIS_FF_Q_2": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:68.164-68.215"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 82 ],
            "DI": [ 2642 ],
            "LSR": [ 81 ],
            "Q": [ 2290 ]
          }
        },
        "tb.fifo_test.interface_fifo.readwriter_ui__rw_copi__addr_TRELLIS_FF_Q_20": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:68.164-68.215"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 82 ],
            "DI": [ 2643 ],
            "LSR": [ 81 ],
            "Q": [ 2292 ]
          }
        },
        "tb.fifo_test.interface_fifo.readwriter_ui__rw_copi__addr_TRELLIS_FF_Q_21": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:68.164-68.215"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 82 ],
            "DI": [ 2644 ],
            "LSR": [ 81 ],
            "Q": [ 2294 ]
          }
        },
        "tb.fifo_test.interface_fifo.readwriter_ui__rw_copi__addr_TRELLIS_FF_Q_3": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:68.164-68.215"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 82 ],
            "DI": [ 2645 ],
            "LSR": [ 81 ],
            "Q": [ 2296 ]
          }
        },
        "tb.fifo_test.interface_fifo.readwriter_ui__rw_copi__addr_TRELLIS_FF_Q_4": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:68.164-68.215"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 82 ],
            "DI": [ 2646 ],
            "LSR": [ 81 ],
            "Q": [ 2298 ]
          }
        },
        "tb.fifo_test.interface_fifo.readwriter_ui__rw_copi__addr_TRELLIS_FF_Q_5": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:68.164-68.215"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 82 ],
            "DI": [ 2647 ],
            "LSR": [ 81 ],
            "Q": [ 2300 ]
          }
        },
        "tb.fifo_test.interface_fifo.readwriter_ui__rw_copi__addr_TRELLIS_FF_Q_6": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:68.164-68.215"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 82 ],
            "DI": [ 2648 ],
            "LSR": [ 81 ],
            "Q": [ 2302 ]
          }
        },
        "tb.fifo_test.interface_fifo.readwriter_ui__rw_copi__addr_TRELLIS_FF_Q_7": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:68.164-68.215"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 82 ],
            "DI": [ 2649 ],
            "LSR": [ 81 ],
            "Q": [ 2304 ]
          }
        },
        "tb.fifo_test.interface_fifo.readwriter_ui__rw_copi__addr_TRELLIS_FF_Q_8": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:68.164-68.215"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 82 ],
            "DI": [ 2650 ],
            "LSR": [ 81 ],
            "Q": [ 2306 ]
          }
        },
        "tb.fifo_test.interface_fifo.readwriter_ui__rw_copi__addr_TRELLIS_FF_Q_9": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:68.164-68.215"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 82 ],
            "DI": [ 2651 ],
            "LSR": [ 81 ],
            "Q": [ 2308 ]
          }
        },
        "tb.fifo_test.interface_fifo.readwriter_ui__rw_copi__task_TRELLIS_FF_Q": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:68.164-68.215"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 82 ],
            "DI": [ 2652 ],
            "LSR": [ 81 ],
            "Q": [ 2319 ]
          }
        },
        "tb.fifo_test.interface_fifo.readwriter_ui__rw_copi__task_TRELLIS_FF_Q_1": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:68.164-68.215"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 82 ],
            "DI": [ 2653 ],
            "LSR": [ 81 ],
            "Q": [ 2320 ]
          }
        },
        "tb.fifo_test.interface_fifo.readwriter_ui__rw_copi__w_data_TRELLIS_FF_Q": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:68.164-68.215"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 82 ],
            "DI": [ 2654 ],
            "LSR": [ 81 ],
            "Q": [ 2321 ]
          }
        },
        "tb.fifo_test.interface_fifo.readwriter_ui__rw_copi__w_data_TRELLIS_FF_Q_1": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:68.164-68.215"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 82 ],
            "DI": [ 2655 ],
            "LSR": [ 81 ],
            "Q": [ 2323 ]
          }
        },
        "tb.fifo_test.interface_fifo.readwriter_ui__rw_copi__w_data_TRELLIS_FF_Q_10": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:68.164-68.215"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 82 ],
            "DI": [ 2656 ],
            "LSR": [ 81 ],
            "Q": [ 2325 ]
          }
        },
        "tb.fifo_test.interface_fifo.readwriter_ui__rw_copi__w_data_TRELLIS_FF_Q_11": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:68.164-68.215"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 82 ],
            "DI": [ 2657 ],
            "LSR": [ 81 ],
            "Q": [ 2327 ]
          }
        },
        "tb.fifo_test.interface_fifo.readwriter_ui__rw_copi__w_data_TRELLIS_FF_Q_12": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:68.164-68.215"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 82 ],
            "DI": [ 2658 ],
            "LSR": [ 81 ],
            "Q": [ 2329 ]
          }
        },
        "tb.fifo_test.interface_fifo.readwriter_ui__rw_copi__w_data_TRELLIS_FF_Q_13": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:68.164-68.215"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 82 ],
            "DI": [ 2659 ],
            "LSR": [ 81 ],
            "Q": [ 2331 ]
          }
        },
        "tb.fifo_test.interface_fifo.readwriter_ui__rw_copi__w_data_TRELLIS_FF_Q_14": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:68.164-68.215"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 82 ],
            "DI": [ 2660 ],
            "LSR": [ 81 ],
            "Q": [ 2333 ]
          }
        },
        "tb.fifo_test.interface_fifo.readwriter_ui__rw_copi__w_data_TRELLIS_FF_Q_15": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:68.164-68.215"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 82 ],
            "DI": [ 2661 ],
            "LSR": [ 81 ],
            "Q": [ 2335 ]
          }
        },
        "tb.fifo_test.interface_fifo.readwriter_ui__rw_copi__w_data_TRELLIS_FF_Q_2": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:68.164-68.215"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 82 ],
            "DI": [ 2662 ],
            "LSR": [ 81 ],
            "Q": [ 2337 ]
          }
        },
        "tb.fifo_test.interface_fifo.readwriter_ui__rw_copi__w_data_TRELLIS_FF_Q_3": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:68.164-68.215"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 82 ],
            "DI": [ 2663 ],
            "LSR": [ 81 ],
            "Q": [ 2339 ]
          }
        },
        "tb.fifo_test.interface_fifo.readwriter_ui__rw_copi__w_data_TRELLIS_FF_Q_4": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:68.164-68.215"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 82 ],
            "DI": [ 2664 ],
            "LSR": [ 81 ],
            "Q": [ 2341 ]
          }
        },
        "tb.fifo_test.interface_fifo.readwriter_ui__rw_copi__w_data_TRELLIS_FF_Q_5": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:68.164-68.215"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 82 ],
            "DI": [ 2665 ],
            "LSR": [ 81 ],
            "Q": [ 2343 ]
          }
        },
        "tb.fifo_test.interface_fifo.readwriter_ui__rw_copi__w_data_TRELLIS_FF_Q_6": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:68.164-68.215"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 82 ],
            "DI": [ 2666 ],
            "LSR": [ 81 ],
            "Q": [ 2345 ]
          }
        },
        "tb.fifo_test.interface_fifo.readwriter_ui__rw_copi__w_data_TRELLIS_FF_Q_7": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:68.164-68.215"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 82 ],
            "DI": [ 2667 ],
            "LSR": [ 81 ],
            "Q": [ 2347 ]
          }
        },
        "tb.fifo_test.interface_fifo.readwriter_ui__rw_copi__w_data_TRELLIS_FF_Q_8": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:68.164-68.215"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 82 ],
            "DI": [ 2668 ],
            "LSR": [ 81 ],
            "Q": [ 2349 ]
          }
        },
        "tb.fifo_test.interface_fifo.readwriter_ui__rw_copi__w_data_TRELLIS_FF_Q_9": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:68.164-68.215"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 82 ],
            "DI": [ 2669 ],
            "LSR": [ 81 ],
            "Q": [ 2351 ]
          }
        },
        "tb.fifo_test.interface_fifo.refresher._controller_pin_ui__cmd_TRELLIS_FF_Q": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:68.164-68.215"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 82 ],
            "DI": [ 2670 ],
            "LSR": [ 81 ],
            "Q": [ 2671 ]
          }
        },
        "tb.fifo_test.interface_fifo.refresher._controller_pin_ui__cmd_TRELLIS_FF_Q_1": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:68.164-68.215"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 82 ],
            "DI": [ 2672 ],
            "LSR": [ 81 ],
            "Q": [ 2673 ]
          }
        },
        "tb.fifo_test.interface_fifo.refresher._controller_pin_ui__cmd_TRELLIS_FF_Q_2": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:68.164-68.215"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 82 ],
            "DI": [ 2674 ],
            "LSR": [ 81 ],
            "Q": [ 2675 ]
          }
        },
        "tb.fifo_test.interface_fifo.refresher._controller_pin_ui__cmd_TRELLIS_FF_Q_3": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:68.164-68.215"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 82 ],
            "DI": [ 2676 ],
            "LSR": [ 81 ],
            "Q": [ 2677 ]
          }
        },
        "tb.fifo_test.interface_fifo.refresher._controller_pin_ui__cmd_TRELLIS_FF_Q_DI_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 2678 ],
            "C": [ 2679 ],
            "D": [ 2676 ],
            "Z": [ 2670 ]
          }
        },
        "tb.fifo_test.interface_fifo.refresher._controller_pin_ui__cmd_TRELLIS_FF_Q_DI_LUT4_Z_B_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0001000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 2680 ],
            "B": [ 2681 ],
            "C": [ 2682 ],
            "D": [ 2683 ],
            "Z": [ 2678 ]
          }
        },
        "tb.fifo_test.interface_fifo.refresher._controller_pin_ui__cmd_TRELLIS_FF_Q_DI_LUT4_Z_C_LUT4_C": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:119.33-120.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 2679 ],
            "D": [ 2684 ],
            "Z": [ 2685 ]
          }
        },
        "tb.fifo_test.interface_fifo.refresher._controller_pin_ui__cmd_TRELLIS_FF_Q_DI_LUT4_Z_C_LUT4_C_Z_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000001011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 2686 ],
            "B": [ 2687 ],
            "C": [ 2688 ],
            "D": [ 2689 ],
            "Z": [ 2690 ]
          }
        },
        "tb.fifo_test.interface_fifo.refresher._controller_pin_ui__cmd_TRELLIS_FF_Q_DI_LUT4_Z_C_LUT4_D": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:119.33-120.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 2684 ],
            "D": [ 2679 ],
            "Z": [ 2691 ]
          }
        },
        "tb.fifo_test.interface_fifo.refresher._controller_pin_ui__cmd_TRELLIS_FF_Q_DI_LUT4_Z_C_LUT4_D_Z_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0011000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 2692 ],
            "C": [ 2693 ],
            "D": [ 2684 ],
            "Z": [ 2694 ]
          }
        },
        "tb.fifo_test.interface_fifo.refresher._controller_pin_ui__cmd_TRELLIS_FF_Q_DI_LUT4_Z_C_LUT4_D_Z_LUT4_Z_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0011110111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 2695 ],
            "B": [ 2684 ],
            "C": [ 2692 ],
            "D": [ 2693 ],
            "Z": [ 2696 ]
          }
        },
        "tb.fifo_test.interface_fifo.refresher._controller_pin_ui__cmd_TRELLIS_FF_Q_DI_LUT4_Z_C_LUT4_D_Z_LUT4_Z_1_A_CCU2C_COUT": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/controller_refresh.py:197|/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/arith_map.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ "0" ],
            "A1": [ "0" ],
            "B0": [ 2697 ],
            "B1": [ 2698 ],
            "C0": [ "1" ],
            "C1": [ "1" ],
            "CIN": [ 2699 ],
            "COUT": [ 2695 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 2700 ],
            "S1": [ 2701 ]
          }
        },
        "tb.fifo_test.interface_fifo.refresher._controller_pin_ui__cmd_TRELLIS_FF_Q_DI_LUT4_Z_C_LUT4_D_Z_LUT4_Z_1_A_CCU2C_COUT_S0_CCU2C_S0": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/controller_refresh.py:197|/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/arith_map.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ "0" ],
            "A1": [ "0" ],
            "B0": [ 2702 ],
            "B1": [ 2703 ],
            "C0": [ "1" ],
            "C1": [ "1" ],
            "CIN": [ 2704 ],
            "COUT": [ 2705 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 2706 ],
            "S1": [ 2707 ]
          }
        },
        "tb.fifo_test.interface_fifo.refresher._controller_pin_ui__cmd_TRELLIS_FF_Q_DI_LUT4_Z_C_LUT4_D_Z_LUT4_Z_1_A_CCU2C_COUT_S0_CCU2C_S0_1": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/controller_refresh.py:197|/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/arith_map.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ "0" ],
            "A1": [ "0" ],
            "B0": [ 2708 ],
            "B1": [ 2709 ],
            "C0": [ "1" ],
            "C1": [ "1" ],
            "CIN": [ 2710 ],
            "COUT": [ 2704 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 2711 ],
            "S1": [ 2712 ]
          }
        },
        "tb.fifo_test.interface_fifo.refresher._controller_pin_ui__cmd_TRELLIS_FF_Q_DI_LUT4_Z_C_LUT4_D_Z_LUT4_Z_1_A_CCU2C_COUT_S0_CCU2C_S0_2": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/controller_refresh.py:197|/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/arith_map.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ "0" ],
            "A1": [ "0" ],
            "B0": [ 2713 ],
            "B1": [ 2714 ],
            "C0": [ "1" ],
            "C1": [ "1" ],
            "CIN": [ 2715 ],
            "COUT": [ 2710 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 2716 ],
            "S1": [ 2717 ]
          }
        },
        "tb.fifo_test.interface_fifo.refresher._controller_pin_ui__cmd_TRELLIS_FF_Q_DI_LUT4_Z_C_LUT4_D_Z_LUT4_Z_1_A_CCU2C_COUT_S0_CCU2C_S0_3": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/controller_refresh.py:197|/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/arith_map.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ "0" ],
            "A1": [ "1" ],
            "B0": [ 2718 ],
            "B1": [ 2719 ],
            "C0": [ "1" ],
            "C1": [ "1" ],
            "CIN": [ 2720 ],
            "COUT": [ 2715 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 2721 ],
            "S1": [ 2722 ]
          }
        },
        "tb.fifo_test.interface_fifo.refresher._controller_pin_ui__cmd_TRELLIS_FF_Q_DI_LUT4_Z_C_LUT4_D_Z_LUT4_Z_1_A_CCU2C_COUT_S0_CCU2C_S0_4": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/controller_refresh.py:197|/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/arith_map.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ "0" ],
            "A1": [ "0" ],
            "B0": [ 2723 ],
            "B1": [ 2724 ],
            "C0": [ "1" ],
            "C1": [ "1" ],
            "CIN": [ 2705 ],
            "COUT": [ 2699 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 2725 ],
            "S1": [ 2726 ]
          }
        },
        "tb.fifo_test.interface_fifo.refresher._controller_pin_ui__cmd_TRELLIS_FF_Q_DI_LUT4_Z_C_LUT4_D_Z_LUT4_Z_1_A_CCU2C_COUT_S0_CCU2C_S0_5": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/controller_refresh.py:197|/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/arith_map.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ "0" ],
            "A1": [ "1" ],
            "B0": [ 2727 ],
            "B1": [ 2728 ],
            "C0": [ "1" ],
            "C1": [ "1" ],
            "CIN": [ "1" ],
            "COUT": [ 2720 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 2729 ],
            "S1": [ 2730 ]
          }
        },
        "tb.fifo_test.interface_fifo.refresher._controller_pin_ui__cmd_TRELLIS_FF_Q_DI_LUT4_Z_C_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:119.33-120.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 2693 ],
            "D": [ 2692 ],
            "Z": [ 2679 ]
          }
        },
        "tb.fifo_test.interface_fifo.refresher._controller_pin_ui__rw_copi__a_TRELLIS_FF_Q": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 2672 ],
            "CLK": [ 82 ],
            "DI": [ "1" ],
            "LSR": [ 81 ],
            "Q": [ 2731 ]
          }
        },
        "tb.fifo_test.interface_fifo.refresher._ui__enable_refresh_LUT4_B": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111100001011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 2692 ],
            "B": [ 2732 ],
            "C": [ 2684 ],
            "D": [ 2693 ],
            "Z": [ 2733 ]
          }
        },
        "tb.fifo_test.interface_fifo.refresher._ui__enable_refresh_LUT4_B_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000111111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:136.39-137.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 2732 ],
            "C": [ 2692 ],
            "D": [ 2684 ],
            "Z": [ 2734 ]
          }
        },
        "tb.fifo_test.interface_fifo.refresher._ui__enable_refresh_LUT4_B_2": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0001000000000001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 2684 ],
            "B": [ 2732 ],
            "C": [ 2692 ],
            "D": [ 2693 ],
            "Z": [ 2735 ]
          }
        },
        "tb.fifo_test.interface_fifo.refresher._ui__enable_refresh_LUT4_B_Z_LUT4_D": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000011110100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 2736 ],
            "B": [ 2737 ],
            "C": [ 2738 ],
            "D": [ 2733 ],
            "Z": [ 2739 ]
          }
        },
        "tb.fifo_test.interface_fifo.refresher._ui__enable_refresh_LUT4_B_Z_LUT4_D_Z_CCU2C_S0": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/controller_refresh.py:244|/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/arith_map.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ "1" ],
            "A1": [ "1" ],
            "B0": [ 2740 ],
            "B1": [ 2741 ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ "0" ],
            "COUT": [ 2742 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 2743 ],
            "S1": [ 2744 ]
          }
        },
        "tb.fifo_test.interface_fifo.refresher._ui__enable_refresh_LUT4_B_Z_LUT4_D_Z_CCU2C_S0_COUT_CCU2C_COUT": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/controller_refresh.py:244|/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/arith_map.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ "1" ],
            "A1": [ "0" ],
            "B0": [ 2745 ],
            "B1": [ 2746 ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 2747 ],
            "COUT": [ 2748 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 2749 ],
            "S1": [ 2750 ]
          }
        },
        "tb.fifo_test.interface_fifo.refresher._ui__enable_refresh_LUT4_B_Z_LUT4_D_Z_CCU2C_S0_COUT_CCU2C_COUT_1": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/controller_refresh.py:244|/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/arith_map.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ "0" ],
            "A1": [ "0" ],
            "B0": [ 2751 ],
            "B1": [ 2752 ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 2753 ],
            "COUT": [ 2747 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 2754 ],
            "S1": [ 2755 ]
          }
        },
        "tb.fifo_test.interface_fifo.refresher._ui__enable_refresh_LUT4_B_Z_LUT4_D_Z_CCU2C_S0_COUT_CCU2C_COUT_2": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/controller_refresh.py:244|/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/arith_map.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ "1" ],
            "A1": [ "0" ],
            "B0": [ 2756 ],
            "B1": [ 2757 ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 2758 ],
            "COUT": [ 2753 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 2759 ],
            "S1": [ 2760 ]
          }
        },
        "tb.fifo_test.interface_fifo.refresher._ui__enable_refresh_LUT4_B_Z_LUT4_D_Z_CCU2C_S0_COUT_CCU2C_COUT_2_S0_LUT4_C": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111100010000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:134.39-135.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 2739 ],
            "B": [ 2686 ],
            "C": [ 2761 ],
            "D": [ 2759 ],
            "Z": [ 2762 ]
          }
        },
        "tb.fifo_test.interface_fifo.refresher._ui__enable_refresh_LUT4_B_Z_LUT4_D_Z_CCU2C_S0_COUT_CCU2C_COUT_2_S0_LUT4_D": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000001100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:136.39-137.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 2739 ],
            "C": [ 2686 ],
            "D": [ 2761 ],
            "Z": [ 2763 ]
          }
        },
        "tb.fifo_test.interface_fifo.refresher._ui__enable_refresh_LUT4_B_Z_LUT4_D_Z_CCU2C_S0_COUT_CCU2C_COUT_2_S0_LUT4_D_Z_PFUMX_ALUT": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:138.19-138.63"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 2763 ],
            "BLUT": [ 2762 ],
            "C0": [ 2764 ],
            "Z": [ 2765 ]
          }
        },
        "tb.fifo_test.interface_fifo.refresher._ui__enable_refresh_LUT4_B_Z_LUT4_D_Z_CCU2C_S0_COUT_CCU2C_COUT_3": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/controller_refresh.py:244|/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/arith_map.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ "1" ],
            "A1": [ "0" ],
            "B0": [ 2766 ],
            "B1": [ 2767 ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 2742 ],
            "COUT": [ 2758 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 2768 ],
            "S1": [ 2769 ]
          }
        },
        "tb.fifo_test.interface_fifo.refresher._ui__enable_refresh_LUT4_B_Z_LUT4_D_Z_CCU2C_S0_COUT_CCU2C_COUT_3_S1_LUT4_C": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111100010000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:134.39-135.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 2739 ],
            "B": [ 2686 ],
            "C": [ 2770 ],
            "D": [ 2769 ],
            "Z": [ 2771 ]
          }
        },
        "tb.fifo_test.interface_fifo.refresher._ui__enable_refresh_LUT4_B_Z_LUT4_D_Z_CCU2C_S0_COUT_CCU2C_COUT_3_S1_LUT4_D": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000001100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:136.39-137.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 2739 ],
            "C": [ 2686 ],
            "D": [ 2770 ],
            "Z": [ 2772 ]
          }
        },
        "tb.fifo_test.interface_fifo.refresher._ui__enable_refresh_LUT4_B_Z_LUT4_D_Z_CCU2C_S0_COUT_CCU2C_COUT_3_S1_LUT4_D_Z_PFUMX_ALUT": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:138.19-138.63"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 2772 ],
            "BLUT": [ 2771 ],
            "C0": [ 2764 ],
            "Z": [ 2773 ]
          }
        },
        "tb.fifo_test.interface_fifo.refresher._ui__enable_refresh_LUT4_B_Z_LUT4_D_Z_CCU2C_S0_COUT_CCU2C_COUT_4": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/controller_refresh.py:244|/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/arith_map.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ "0" ],
            "A1": [ "0" ],
            "B0": [ 2774 ],
            "B1": [ 2775 ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 2776 ],
            "COUT": [ 2777 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 2778 ],
            "S1": [ 2779 ]
          }
        },
        "tb.fifo_test.interface_fifo.refresher._ui__enable_refresh_LUT4_B_Z_LUT4_D_Z_CCU2C_S0_COUT_CCU2C_COUT_4_S1_LUT4_C": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111100010000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:134.39-135.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 2739 ],
            "B": [ 2686 ],
            "C": [ 2780 ],
            "D": [ 2779 ],
            "Z": [ 2781 ]
          }
        },
        "tb.fifo_test.interface_fifo.refresher._ui__enable_refresh_LUT4_B_Z_LUT4_D_Z_CCU2C_S0_COUT_CCU2C_COUT_4_S1_LUT4_D": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000001100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:136.39-137.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 2739 ],
            "C": [ 2686 ],
            "D": [ 2780 ],
            "Z": [ 2782 ]
          }
        },
        "tb.fifo_test.interface_fifo.refresher._ui__enable_refresh_LUT4_B_Z_LUT4_D_Z_CCU2C_S0_COUT_CCU2C_COUT_4_S1_LUT4_D_Z_PFUMX_ALUT": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:138.19-138.63"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 2782 ],
            "BLUT": [ 2781 ],
            "C0": [ 2764 ],
            "Z": [ 2783 ]
          }
        },
        "tb.fifo_test.interface_fifo.refresher._ui__enable_refresh_LUT4_B_Z_LUT4_D_Z_CCU2C_S0_COUT_CCU2C_COUT_5": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/controller_refresh.py:244|/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/arith_map.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ "0" ],
            "A1": [ "0" ],
            "B0": [ 2784 ],
            "B1": [ 2785 ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 2786 ],
            "COUT": [ 2776 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 2787 ],
            "S1": [ 2788 ]
          }
        },
        "tb.fifo_test.interface_fifo.refresher._ui__enable_refresh_LUT4_B_Z_LUT4_D_Z_CCU2C_S0_COUT_CCU2C_COUT_6": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/controller_refresh.py:244|/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/arith_map.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ "0" ],
            "A1": [ "0" ],
            "B0": [ 2789 ],
            "B1": [ 2790 ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 2791 ],
            "COUT": [ 2786 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 2792 ],
            "S1": [ 2793 ]
          }
        },
        "tb.fifo_test.interface_fifo.refresher._ui__enable_refresh_LUT4_B_Z_LUT4_D_Z_CCU2C_S0_COUT_CCU2C_COUT_7": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/controller_refresh.py:244|/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/arith_map.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ "0" ],
            "A1": [ "0" ],
            "B0": [ 2794 ],
            "B1": [ 2795 ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 2796 ],
            "COUT": [ 2791 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 2797 ],
            "S1": [ 2798 ]
          }
        },
        "tb.fifo_test.interface_fifo.refresher._ui__enable_refresh_LUT4_B_Z_LUT4_D_Z_CCU2C_S0_COUT_CCU2C_COUT_8": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/controller_refresh.py:244|/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/arith_map.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ "0" ],
            "A1": [ "0" ],
            "B0": [ 2799 ],
            "B1": [ 2800 ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 2748 ],
            "COUT": [ 2796 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 2801 ],
            "S1": [ 2802 ]
          }
        },
        "tb.fifo_test.interface_fifo.refresher._ui__enable_refresh_LUT4_B_Z_LUT4_D_Z_CCU2C_S0_COUT_CCU2C_COUT_8_S0_LUT4_C": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111100010000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:134.39-135.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 2739 ],
            "B": [ 2686 ],
            "C": [ 2803 ],
            "D": [ 2801 ],
            "Z": [ 2804 ]
          }
        },
        "tb.fifo_test.interface_fifo.refresher._ui__enable_refresh_LUT4_B_Z_LUT4_D_Z_CCU2C_S0_COUT_CCU2C_COUT_8_S0_LUT4_D": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000001100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:136.39-137.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 2739 ],
            "C": [ 2686 ],
            "D": [ 2803 ],
            "Z": [ 2805 ]
          }
        },
        "tb.fifo_test.interface_fifo.refresher._ui__enable_refresh_LUT4_B_Z_LUT4_D_Z_CCU2C_S0_COUT_CCU2C_COUT_8_S0_LUT4_D_Z_PFUMX_ALUT": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:138.19-138.63"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 2805 ],
            "BLUT": [ 2804 ],
            "C0": [ 2764 ],
            "Z": [ 2806 ]
          }
        },
        "tb.fifo_test.interface_fifo.refresher._ui__enable_refresh_LUT4_B_Z_LUT4_D_Z_CCU2C_S0_COUT_CCU2C_COUT_S0_CCU2C_S1": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/controller_refresh.py:244|/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/arith_map.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ "0" ],
            "A1": [ "0" ],
            "B0": [ 2807 ],
            "B1": [ 2808 ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 2777 ],
            "COUT": [ 2809 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 2810 ],
            "S1": [ 2811 ]
          }
        },
        "tb.fifo_test.interface_fifo.refresher._ui__enable_refresh_LUT4_B_Z_LUT4_D_Z_CCU2C_S0_COUT_CCU2C_COUT_S1_LUT4_C": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111100010000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:134.39-135.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 2739 ],
            "B": [ 2686 ],
            "C": [ 2812 ],
            "D": [ 2750 ],
            "Z": [ 2813 ]
          }
        },
        "tb.fifo_test.interface_fifo.refresher._ui__enable_refresh_LUT4_B_Z_LUT4_D_Z_CCU2C_S0_COUT_CCU2C_COUT_S1_LUT4_D": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000001100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:136.39-137.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 2739 ],
            "C": [ 2686 ],
            "D": [ 2812 ],
            "Z": [ 2814 ]
          }
        },
        "tb.fifo_test.interface_fifo.refresher._ui__enable_refresh_LUT4_B_Z_LUT4_D_Z_CCU2C_S0_COUT_CCU2C_COUT_S1_LUT4_D_Z_PFUMX_ALUT": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:138.19-138.63"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 2814 ],
            "BLUT": [ 2813 ],
            "C0": [ 2764 ],
            "Z": [ 2815 ]
          }
        },
        "tb.fifo_test.interface_fifo.refresher._ui__enable_refresh_LUT4_B_Z_LUT4_D_Z_CCU2C_S0_S1_CCU2C_S0": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/controller_refresh.py:124|/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/arith_map.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 2741 ],
            "A1": [ 2766 ],
            "B0": [ "0" ],
            "B1": [ "0" ],
            "C0": [ "1" ],
            "C1": [ "1" ],
            "CIN": [ 2816 ],
            "COUT": [ 2817 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 2818 ],
            "S1": [ 2819 ]
          }
        },
        "tb.fifo_test.interface_fifo.refresher._ui__enable_refresh_LUT4_B_Z_LUT4_D_Z_CCU2C_S0_S1_CCU2C_S0_S1_LUT4_C": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111100010000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:134.39-135.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 2739 ],
            "B": [ 2686 ],
            "C": [ 2819 ],
            "D": [ 2768 ],
            "Z": [ 2820 ]
          }
        },
        "tb.fifo_test.interface_fifo.refresher._ui__enable_refresh_LUT4_B_Z_LUT4_D_Z_CCU2C_S0_S1_CCU2C_S0_S1_LUT4_D": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000001100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:136.39-137.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 2739 ],
            "C": [ 2686 ],
            "D": [ 2819 ],
            "Z": [ 2821 ]
          }
        },
        "tb.fifo_test.interface_fifo.refresher._ui__enable_refresh_LUT4_B_Z_LUT4_D_Z_CCU2C_S0_S1_CCU2C_S0_S1_LUT4_D_Z_PFUMX_ALUT": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:138.19-138.63"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 2821 ],
            "BLUT": [ 2820 ],
            "C0": [ 2764 ],
            "Z": [ 2822 ]
          }
        },
        "tb.fifo_test.interface_fifo.refresher._ui__enable_refresh_LUT4_B_Z_LUT4_D_Z_CCU2C_S0_S1_LUT4_C": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111100010000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:134.39-135.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 2739 ],
            "B": [ 2686 ],
            "C": [ 2818 ],
            "D": [ 2744 ],
            "Z": [ 2823 ]
          }
        },
        "tb.fifo_test.interface_fifo.refresher._ui__enable_refresh_LUT4_B_Z_LUT4_D_Z_CCU2C_S0_S1_LUT4_D": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000001100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:136.39-137.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 2739 ],
            "C": [ 2686 ],
            "D": [ 2818 ],
            "Z": [ 2824 ]
          }
        },
        "tb.fifo_test.interface_fifo.refresher._ui__enable_refresh_LUT4_B_Z_LUT4_D_Z_CCU2C_S0_S1_LUT4_D_Z_PFUMX_ALUT": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:138.19-138.63"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 2824 ],
            "BLUT": [ 2823 ],
            "C0": [ 2764 ],
            "Z": [ 2825 ]
          }
        },
        "tb.fifo_test.interface_fifo.refresher._ui__enable_refresh_LUT4_B_Z_LUT4_D_Z_CCU2C_S0_S1_LUT4_D_Z_PFUMX_ALUT_Z_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1110111000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 2811 ],
            "B": [ 2826 ],
            "C": [ 2690 ],
            "D": [ 2685 ],
            "Z": [ 2827 ]
          }
        },
        "tb.fifo_test.interface_fifo.refresher._ui__enable_refresh_LUT4_B_Z_LUT4_D_Z_CCU2C_S0_S1_LUT4_D_Z_PFUMX_ALUT_Z_LUT4_Z_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1110111000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 2788 ],
            "B": [ 2826 ],
            "C": [ 2828 ],
            "D": [ 2685 ],
            "Z": [ 2829 ]
          }
        },
        "tb.fifo_test.interface_fifo.refresher._ui__enable_refresh_LUT4_B_Z_LUT4_D_Z_CCU2C_S0_S1_LUT4_D_Z_PFUMX_ALUT_Z_LUT4_Z_1_C_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000001011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 2686 ],
            "B": [ 2830 ],
            "C": [ 2688 ],
            "D": [ 2689 ],
            "Z": [ 2828 ]
          }
        },
        "tb.fifo_test.interface_fifo.refresher._ui__enable_refresh_LUT4_B_Z_LUT4_D_Z_CCU2C_S0_S1_LUT4_D_Z_PFUMX_ALUT_Z_LUT4_Z_2": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111001011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 2831 ],
            "B": [ 2685 ],
            "C": [ 2688 ],
            "D": [ 2832 ],
            "Z": [ 2833 ]
          }
        },
        "tb.fifo_test.interface_fifo.refresher._ui__enable_refresh_LUT4_B_Z_LUT4_D_Z_CCU2C_S0_S1_LUT4_D_Z_PFUMX_ALUT_Z_LUT4_Z_2_A_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:119.33-120.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 2686 ],
            "D": [ 2834 ],
            "Z": [ 2831 ]
          }
        },
        "tb.fifo_test.interface_fifo.refresher._ui__enable_refresh_LUT4_B_Z_LUT4_D_Z_CCU2C_S0_S1_LUT4_D_Z_PFUMX_ALUT_Z_LUT4_Z_2_A_LUT4_Z_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000011111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 2793 ],
            "B": [ 2826 ],
            "C": [ 2685 ],
            "D": [ 2689 ],
            "Z": [ 2832 ]
          }
        },
        "tb.fifo_test.interface_fifo.refresher._ui__enable_refresh_LUT4_B_Z_LUT4_D_Z_CCU2C_S0_S1_LUT4_D_Z_PFUMX_ALUT_Z_LUT4_Z_3": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1110111000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 2792 ],
            "B": [ 2826 ],
            "C": [ 2835 ],
            "D": [ 2685 ],
            "Z": [ 2836 ]
          }
        },
        "tb.fifo_test.interface_fifo.refresher._ui__enable_refresh_LUT4_B_Z_LUT4_D_Z_CCU2C_S0_S1_LUT4_D_Z_PFUMX_ALUT_Z_LUT4_Z_3_C_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000001011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 2686 ],
            "B": [ 2837 ],
            "C": [ 2688 ],
            "D": [ 2689 ],
            "Z": [ 2835 ]
          }
        },
        "tb.fifo_test.interface_fifo.refresher._ui__enable_refresh_LUT4_B_Z_LUT4_D_Z_CCU2C_S0_S1_LUT4_D_Z_PFUMX_ALUT_Z_LUT4_Z_4": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1110111000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 2798 ],
            "B": [ 2826 ],
            "C": [ 2838 ],
            "D": [ 2685 ],
            "Z": [ 2839 ]
          }
        },
        "tb.fifo_test.interface_fifo.refresher._ui__enable_refresh_LUT4_B_Z_LUT4_D_Z_CCU2C_S0_S1_LUT4_D_Z_PFUMX_ALUT_Z_LUT4_Z_4_C_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000001011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 2686 ],
            "B": [ 2840 ],
            "C": [ 2688 ],
            "D": [ 2689 ],
            "Z": [ 2838 ]
          }
        },
        "tb.fifo_test.interface_fifo.refresher._ui__enable_refresh_LUT4_B_Z_LUT4_D_Z_CCU2C_S0_S1_LUT4_D_Z_PFUMX_ALUT_Z_LUT4_Z_5": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1110111000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 2802 ],
            "B": [ 2826 ],
            "C": [ 2841 ],
            "D": [ 2685 ],
            "Z": [ 2842 ]
          }
        },
        "tb.fifo_test.interface_fifo.refresher._ui__enable_refresh_LUT4_B_Z_LUT4_D_Z_CCU2C_S0_S1_LUT4_D_Z_PFUMX_ALUT_Z_LUT4_Z_5_C_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000001011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 2686 ],
            "B": [ 2843 ],
            "C": [ 2688 ],
            "D": [ 2689 ],
            "Z": [ 2841 ]
          }
        },
        "tb.fifo_test.interface_fifo.refresher._ui__enable_refresh_LUT4_B_Z_LUT4_D_Z_CCU2C_S0_S1_LUT4_D_Z_PFUMX_ALUT_Z_LUT4_Z_6": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1110111000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 2749 ],
            "B": [ 2826 ],
            "C": [ 2844 ],
            "D": [ 2685 ],
            "Z": [ 2845 ]
          }
        },
        "tb.fifo_test.interface_fifo.refresher._ui__enable_refresh_LUT4_B_Z_LUT4_D_Z_CCU2C_S0_S1_LUT4_D_Z_PFUMX_ALUT_Z_LUT4_Z_6_C_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000001011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 2686 ],
            "B": [ 2846 ],
            "C": [ 2688 ],
            "D": [ 2689 ],
            "Z": [ 2844 ]
          }
        },
        "tb.fifo_test.interface_fifo.refresher._ui__enable_refresh_LUT4_B_Z_LUT4_D_Z_CCU2C_S0_S1_LUT4_D_Z_PFUMX_ALUT_Z_LUT4_Z_7": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1110111000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 2755 ],
            "B": [ 2826 ],
            "C": [ 2847 ],
            "D": [ 2685 ],
            "Z": [ 2848 ]
          }
        },
        "tb.fifo_test.interface_fifo.refresher._ui__enable_refresh_LUT4_B_Z_LUT4_D_Z_CCU2C_S0_S1_LUT4_D_Z_PFUMX_ALUT_Z_LUT4_Z_7_C_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000001011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 2686 ],
            "B": [ 2849 ],
            "C": [ 2688 ],
            "D": [ 2689 ],
            "Z": [ 2847 ]
          }
        },
        "tb.fifo_test.interface_fifo.refresher._ui__enable_refresh_LUT4_B_Z_LUT4_D_Z_CCU2C_S0_S1_LUT4_D_Z_PFUMX_ALUT_Z_LUT4_Z_8": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000001100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 2739 ],
            "C": [ 2686 ],
            "D": [ 2850 ],
            "Z": [ 2851 ]
          }
        },
        "tb.fifo_test.interface_fifo.refresher._ui__enable_refresh_LUT4_B_Z_LUT4_D_Z_CCU2C_S0_S1_LUT4_D_Z_PFUMX_ALUT_Z_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:138.19-138.63"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 2852 ],
            "BLUT": [ 2853 ],
            "C0": [ 2764 ],
            "Z": [ 2854 ]
          }
        },
        "tb.fifo_test.interface_fifo.refresher._ui__enable_refresh_LUT4_B_Z_LUT4_D_Z_CCU2C_S0_S1_LUT4_D_Z_PFUMX_ALUT_Z_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000001100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:136.39-137.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 2739 ],
            "C": [ 2686 ],
            "D": [ 2855 ],
            "Z": [ 2852 ]
          }
        },
        "tb.fifo_test.interface_fifo.refresher._ui__enable_refresh_LUT4_B_Z_LUT4_D_Z_CCU2C_S0_S1_LUT4_D_Z_PFUMX_ALUT_Z_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111100010000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:134.39-135.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 2739 ],
            "B": [ 2686 ],
            "C": [ 2855 ],
            "D": [ 2743 ],
            "Z": [ 2853 ]
          }
        },
        "tb.fifo_test.interface_fifo.refresher._ui__enable_refresh_LUT4_B_Z_LUT4_D_Z_CCU2C_S1": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/controller_refresh.py:124|/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/arith_map.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 2856 ],
            "A1": [ 2740 ],
            "B0": [ "1" ],
            "B1": [ "0" ],
            "C0": [ "1" ],
            "C1": [ "1" ],
            "CIN": [ "1" ],
            "COUT": [ 2816 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 2850 ],
            "S1": [ 2855 ]
          }
        },
        "tb.fifo_test.interface_fifo.refresher._ui__enable_refresh_LUT4_B_Z_LUT4_D_Z_CCU2C_S1_COUT_CCU2C_COUT": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/controller_refresh.py:124|/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/arith_map.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 2757 ],
            "A1": [ 2751 ],
            "B0": [ "0" ],
            "B1": [ "0" ],
            "C0": [ "1" ],
            "C1": [ "1" ],
            "CIN": [ 2857 ],
            "COUT": [ 2858 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 2859 ],
            "S1": [ 2860 ]
          }
        },
        "tb.fifo_test.interface_fifo.refresher._ui__enable_refresh_LUT4_B_Z_LUT4_D_Z_CCU2C_S1_COUT_CCU2C_COUT_1": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/controller_refresh.py:124|/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/arith_map.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 2767 ],
            "A1": [ 2756 ],
            "B0": [ "0" ],
            "B1": [ "0" ],
            "C0": [ "1" ],
            "C1": [ "1" ],
            "CIN": [ 2817 ],
            "COUT": [ 2857 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 2770 ],
            "S1": [ 2761 ]
          }
        },
        "tb.fifo_test.interface_fifo.refresher._ui__enable_refresh_LUT4_B_Z_LUT4_D_Z_CCU2C_S1_COUT_CCU2C_COUT_2": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/controller_refresh.py:124|/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/arith_map.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 2775 ],
            "A1": [ 2807 ],
            "B0": [ "0" ],
            "B1": [ "0" ],
            "C0": [ "1" ],
            "C1": [ "1" ],
            "CIN": [ 2861 ],
            "COUT": [ 2862 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 2780 ],
            "S1": [ 2863 ]
          }
        },
        "tb.fifo_test.interface_fifo.refresher._ui__enable_refresh_LUT4_B_Z_LUT4_D_Z_CCU2C_S1_COUT_CCU2C_COUT_2_S1_LUT4_C": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111100010000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:134.39-135.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 2739 ],
            "B": [ 2686 ],
            "C": [ 2863 ],
            "D": [ 2810 ],
            "Z": [ 2864 ]
          }
        },
        "tb.fifo_test.interface_fifo.refresher._ui__enable_refresh_LUT4_B_Z_LUT4_D_Z_CCU2C_S1_COUT_CCU2C_COUT_2_S1_LUT4_D": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000001100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:136.39-137.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 2739 ],
            "C": [ 2686 ],
            "D": [ 2863 ],
            "Z": [ 2865 ]
          }
        },
        "tb.fifo_test.interface_fifo.refresher._ui__enable_refresh_LUT4_B_Z_LUT4_D_Z_CCU2C_S1_COUT_CCU2C_COUT_2_S1_LUT4_D_Z_PFUMX_ALUT": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:138.19-138.63"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 2865 ],
            "BLUT": [ 2864 ],
            "C0": [ 2764 ],
            "Z": [ 2866 ]
          }
        },
        "tb.fifo_test.interface_fifo.refresher._ui__enable_refresh_LUT4_B_Z_LUT4_D_Z_CCU2C_S1_COUT_CCU2C_COUT_3": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/controller_refresh.py:124|/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/arith_map.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 2746 ],
            "A1": [ 2799 ],
            "B0": [ "0" ],
            "B1": [ "0" ],
            "C0": [ "1" ],
            "C1": [ "1" ],
            "CIN": [ 2867 ],
            "COUT": [ 2868 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 2812 ],
            "S1": [ 2803 ]
          }
        },
        "tb.fifo_test.interface_fifo.refresher._ui__enable_refresh_LUT4_B_Z_LUT4_D_Z_CCU2C_S1_COUT_CCU2C_COUT_S0_LUT4_C": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111100010000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:134.39-135.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 2739 ],
            "B": [ 2686 ],
            "C": [ 2859 ],
            "D": [ 2760 ],
            "Z": [ 2869 ]
          }
        },
        "tb.fifo_test.interface_fifo.refresher._ui__enable_refresh_LUT4_B_Z_LUT4_D_Z_CCU2C_S1_COUT_CCU2C_COUT_S0_LUT4_D": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000001100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:136.39-137.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 2739 ],
            "C": [ 2686 ],
            "D": [ 2859 ],
            "Z": [ 2870 ]
          }
        },
        "tb.fifo_test.interface_fifo.refresher._ui__enable_refresh_LUT4_B_Z_LUT4_D_Z_CCU2C_S1_COUT_CCU2C_COUT_S0_LUT4_D_Z_PFUMX_ALUT": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:138.19-138.63"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 2870 ],
            "BLUT": [ 2869 ],
            "C0": [ 2764 ],
            "Z": [ 2871 ]
          }
        },
        "tb.fifo_test.interface_fifo.refresher._ui__enable_refresh_LUT4_B_Z_LUT4_D_Z_CCU2C_S1_COUT_CCU2C_COUT_S1_LUT4_C": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111100010000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:134.39-135.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 2739 ],
            "B": [ 2686 ],
            "C": [ 2860 ],
            "D": [ 2754 ],
            "Z": [ 2872 ]
          }
        },
        "tb.fifo_test.interface_fifo.refresher._ui__enable_refresh_LUT4_B_Z_LUT4_D_Z_CCU2C_S1_COUT_CCU2C_COUT_S1_LUT4_D": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000001100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:136.39-137.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 2739 ],
            "C": [ 2686 ],
            "D": [ 2860 ],
            "Z": [ 2873 ]
          }
        },
        "tb.fifo_test.interface_fifo.refresher._ui__enable_refresh_LUT4_B_Z_LUT4_D_Z_CCU2C_S1_COUT_CCU2C_COUT_S1_LUT4_D_Z_PFUMX_ALUT": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:138.19-138.63"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 2873 ],
            "BLUT": [ 2872 ],
            "C0": [ 2764 ],
            "Z": [ 2874 ]
          }
        },
        "tb.fifo_test.interface_fifo.refresher._ui__enable_refresh_LUT4_B_Z_LUT4_D_Z_CCU2C_S1_S0_CCU2C_S0": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/controller_refresh.py:124|/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/arith_map.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 2752 ],
            "A1": [ 2745 ],
            "B0": [ "0" ],
            "B1": [ "0" ],
            "C0": [ "1" ],
            "C1": [ "1" ],
            "CIN": [ 2858 ],
            "COUT": [ 2867 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 2849 ],
            "S1": [ 2846 ]
          }
        },
        "tb.fifo_test.interface_fifo.refresher._ui__enable_refresh_LUT4_B_Z_LUT4_D_Z_CCU2C_S1_S0_CCU2C_S0_1": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/controller_refresh.py:124|/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/arith_map.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 2808 ],
            "A1": [ "0" ],
            "B0": [ "0" ],
            "B1": [ "0" ],
            "C0": [ "1" ],
            "C1": [ "1" ],
            "CIN": [ 2862 ],
            "COUT": [ 2875 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 2687 ],
            "S1": [ 2876 ]
          }
        },
        "tb.fifo_test.interface_fifo.refresher._ui__enable_refresh_LUT4_B_Z_LUT4_D_Z_CCU2C_S1_S0_CCU2C_S0_2": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/controller_refresh.py:124|/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/arith_map.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 2785 ],
            "A1": [ 2774 ],
            "B0": [ "0" ],
            "B1": [ "0" ],
            "C0": [ "1" ],
            "C1": [ "1" ],
            "CIN": [ 2877 ],
            "COUT": [ 2861 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 2830 ],
            "S1": [ 2878 ]
          }
        },
        "tb.fifo_test.interface_fifo.refresher._ui__enable_refresh_LUT4_B_Z_LUT4_D_Z_CCU2C_S1_S0_CCU2C_S0_2_S1_LUT4_C": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111100010000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:134.39-135.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 2739 ],
            "B": [ 2686 ],
            "C": [ 2878 ],
            "D": [ 2778 ],
            "Z": [ 2879 ]
          }
        },
        "tb.fifo_test.interface_fifo.refresher._ui__enable_refresh_LUT4_B_Z_LUT4_D_Z_CCU2C_S1_S0_CCU2C_S0_2_S1_LUT4_D": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000001100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:136.39-137.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 2739 ],
            "C": [ 2686 ],
            "D": [ 2878 ],
            "Z": [ 2880 ]
          }
        },
        "tb.fifo_test.interface_fifo.refresher._ui__enable_refresh_LUT4_B_Z_LUT4_D_Z_CCU2C_S1_S0_CCU2C_S0_2_S1_LUT4_D_Z_PFUMX_ALUT": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:138.19-138.63"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 2880 ],
            "BLUT": [ 2879 ],
            "C0": [ 2764 ],
            "Z": [ 2881 ]
          }
        },
        "tb.fifo_test.interface_fifo.refresher._ui__enable_refresh_LUT4_B_Z_LUT4_D_Z_CCU2C_S1_S0_CCU2C_S0_3": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/controller_refresh.py:124|/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/arith_map.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 2790 ],
            "A1": [ 2784 ],
            "B0": [ "0" ],
            "B1": [ "0" ],
            "C0": [ "1" ],
            "C1": [ "1" ],
            "CIN": [ 2882 ],
            "COUT": [ 2877 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 2834 ],
            "S1": [ 2883 ]
          }
        },
        "tb.fifo_test.interface_fifo.refresher._ui__enable_refresh_LUT4_B_Z_LUT4_D_Z_CCU2C_S1_S0_CCU2C_S0_3_S1_LUT4_C": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111100010000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:134.39-135.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 2739 ],
            "B": [ 2686 ],
            "C": [ 2883 ],
            "D": [ 2787 ],
            "Z": [ 2884 ]
          }
        },
        "tb.fifo_test.interface_fifo.refresher._ui__enable_refresh_LUT4_B_Z_LUT4_D_Z_CCU2C_S1_S0_CCU2C_S0_3_S1_LUT4_D": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000001100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:136.39-137.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 2739 ],
            "C": [ 2686 ],
            "D": [ 2883 ],
            "Z": [ 2885 ]
          }
        },
        "tb.fifo_test.interface_fifo.refresher._ui__enable_refresh_LUT4_B_Z_LUT4_D_Z_CCU2C_S1_S0_CCU2C_S0_3_S1_LUT4_D_Z_PFUMX_ALUT": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:138.19-138.63"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 2885 ],
            "BLUT": [ 2884 ],
            "C0": [ 2764 ],
            "Z": [ 2886 ]
          }
        },
        "tb.fifo_test.interface_fifo.refresher._ui__enable_refresh_LUT4_B_Z_LUT4_D_Z_CCU2C_S1_S0_CCU2C_S0_4": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/controller_refresh.py:124|/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/arith_map.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 2795 ],
            "A1": [ 2789 ],
            "B0": [ "0" ],
            "B1": [ "0" ],
            "C0": [ "1" ],
            "C1": [ "1" ],
            "CIN": [ 2887 ],
            "COUT": [ 2882 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 2840 ],
            "S1": [ 2837 ]
          }
        },
        "tb.fifo_test.interface_fifo.refresher._ui__enable_refresh_LUT4_B_Z_LUT4_D_Z_CCU2C_S1_S0_CCU2C_S0_5": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/controller_refresh.py:124|/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/arith_map.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 2800 ],
            "A1": [ 2794 ],
            "B0": [ "0" ],
            "B1": [ "0" ],
            "C0": [ "1" ],
            "C1": [ "1" ],
            "CIN": [ 2868 ],
            "COUT": [ 2887 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 2843 ],
            "S1": [ 2888 ]
          }
        },
        "tb.fifo_test.interface_fifo.refresher._ui__enable_refresh_LUT4_B_Z_LUT4_D_Z_CCU2C_S1_S0_CCU2C_S0_5_S1_LUT4_C": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111100010000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:134.39-135.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 2739 ],
            "B": [ 2686 ],
            "C": [ 2888 ],
            "D": [ 2797 ],
            "Z": [ 2889 ]
          }
        },
        "tb.fifo_test.interface_fifo.refresher._ui__enable_refresh_LUT4_B_Z_LUT4_D_Z_CCU2C_S1_S0_CCU2C_S0_5_S1_LUT4_D": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000001100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:136.39-137.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 2739 ],
            "C": [ 2686 ],
            "D": [ 2888 ],
            "Z": [ 2890 ]
          }
        },
        "tb.fifo_test.interface_fifo.refresher._ui__enable_refresh_LUT4_B_Z_LUT4_D_Z_CCU2C_S1_S0_CCU2C_S0_5_S1_LUT4_D_Z_PFUMX_ALUT": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:138.19-138.63"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 2890 ],
            "BLUT": [ 2889 ],
            "C0": [ 2764 ],
            "Z": [ 2891 ]
          }
        },
        "tb.fifo_test.interface_fifo.refresher._ui__enable_refresh_LUT4_B_Z_LUT4_D_Z_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:119.33-120.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 2808 ],
            "D": [ 2892 ],
            "Z": [ 2686 ]
          }
        },
        "tb.fifo_test.interface_fifo.refresher._ui__enable_refresh_LUT4_B_Z_LUT4_D_Z_LUT4_Z_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:119.33-120.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 2826 ],
            "D": [ 2685 ],
            "Z": [ 2764 ]
          }
        },
        "tb.fifo_test.interface_fifo.refresher._ui__enable_refresh_LUT4_B_Z_LUT4_D_Z_LUT4_Z_1_C_CCU2C_COUT": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/controller_refresh.py:243|/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/arith_map.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 2807 ],
            "A1": [ 2808 ],
            "B0": [ "0" ],
            "B1": [ "1" ],
            "C0": [ "1" ],
            "C1": [ "1" ],
            "CIN": [ 2893 ],
            "COUT": [ 2826 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 2894 ],
            "S1": [ 2895 ]
          }
        },
        "tb.fifo_test.interface_fifo.refresher._ui__enable_refresh_LUT4_B_Z_LUT4_D_Z_LUT4_Z_1_C_CCU2C_COUT_S0_CCU2C_S0": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/controller_refresh.py:243|/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/arith_map.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 2745 ],
            "A1": [ 2746 ],
            "B0": [ "0" ],
            "B1": [ "0" ],
            "C0": [ "1" ],
            "C1": [ "1" ],
            "CIN": [ 2896 ],
            "COUT": [ 2897 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 2898 ],
            "S1": [ 2899 ]
          }
        },
        "tb.fifo_test.interface_fifo.refresher._ui__enable_refresh_LUT4_B_Z_LUT4_D_Z_LUT4_Z_1_C_CCU2C_COUT_S0_CCU2C_S0_1": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/controller_refresh.py:243|/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/arith_map.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 2751 ],
            "A1": [ 2752 ],
            "B0": [ "1" ],
            "B1": [ "0" ],
            "C0": [ "1" ],
            "C1": [ "1" ],
            "CIN": [ 2900 ],
            "COUT": [ 2896 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 2901 ],
            "S1": [ 2902 ]
          }
        },
        "tb.fifo_test.interface_fifo.refresher._ui__enable_refresh_LUT4_B_Z_LUT4_D_Z_LUT4_Z_1_C_CCU2C_COUT_S0_CCU2C_S0_2": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/controller_refresh.py:243|/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/arith_map.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 2756 ],
            "A1": [ 2757 ],
            "B0": [ "0" ],
            "B1": [ "1" ],
            "C0": [ "1" ],
            "C1": [ "1" ],
            "CIN": [ 2903 ],
            "COUT": [ 2900 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 2904 ],
            "S1": [ 2905 ]
          }
        },
        "tb.fifo_test.interface_fifo.refresher._ui__enable_refresh_LUT4_B_Z_LUT4_D_Z_LUT4_Z_1_C_CCU2C_COUT_S0_CCU2C_S0_3": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/controller_refresh.py:243|/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/arith_map.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 2766 ],
            "A1": [ 2767 ],
            "B0": [ "0" ],
            "B1": [ "1" ],
            "C0": [ "1" ],
            "C1": [ "1" ],
            "CIN": [ 2906 ],
            "COUT": [ 2903 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 2907 ],
            "S1": [ 2908 ]
          }
        },
        "tb.fifo_test.interface_fifo.refresher._ui__enable_refresh_LUT4_B_Z_LUT4_D_Z_LUT4_Z_1_C_CCU2C_COUT_S0_CCU2C_S0_4": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/controller_refresh.py:243|/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/arith_map.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 2774 ],
            "A1": [ 2775 ],
            "B0": [ "0" ],
            "B1": [ "0" ],
            "C0": [ "1" ],
            "C1": [ "1" ],
            "CIN": [ 2909 ],
            "COUT": [ 2893 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 2910 ],
            "S1": [ 2911 ]
          }
        },
        "tb.fifo_test.interface_fifo.refresher._ui__enable_refresh_LUT4_B_Z_LUT4_D_Z_LUT4_Z_1_C_CCU2C_COUT_S0_CCU2C_S0_5": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/controller_refresh.py:243|/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/arith_map.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 2784 ],
            "A1": [ 2785 ],
            "B0": [ "0" ],
            "B1": [ "1" ],
            "C0": [ "1" ],
            "C1": [ "1" ],
            "CIN": [ 2912 ],
            "COUT": [ 2909 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 2913 ],
            "S1": [ 2914 ]
          }
        },
        "tb.fifo_test.interface_fifo.refresher._ui__enable_refresh_LUT4_B_Z_LUT4_D_Z_LUT4_Z_1_C_CCU2C_COUT_S0_CCU2C_S0_6": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/controller_refresh.py:243|/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/arith_map.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 2789 ],
            "A1": [ 2790 ],
            "B0": [ "1" ],
            "B1": [ "1" ],
            "C0": [ "1" ],
            "C1": [ "1" ],
            "CIN": [ 2915 ],
            "COUT": [ 2912 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 2916 ],
            "S1": [ 2917 ]
          }
        },
        "tb.fifo_test.interface_fifo.refresher._ui__enable_refresh_LUT4_B_Z_LUT4_D_Z_LUT4_Z_1_C_CCU2C_COUT_S0_CCU2C_S0_7": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/controller_refresh.py:243|/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/arith_map.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 2794 ],
            "A1": [ 2795 ],
            "B0": [ "0" ],
            "B1": [ "1" ],
            "C0": [ "1" ],
            "C1": [ "1" ],
            "CIN": [ 2918 ],
            "COUT": [ 2915 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 2919 ],
            "S1": [ 2920 ]
          }
        },
        "tb.fifo_test.interface_fifo.refresher._ui__enable_refresh_LUT4_B_Z_LUT4_D_Z_LUT4_Z_1_C_CCU2C_COUT_S0_CCU2C_S0_8": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/controller_refresh.py:243|/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/arith_map.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 2799 ],
            "A1": [ 2800 ],
            "B0": [ "0" ],
            "B1": [ "1" ],
            "C0": [ "1" ],
            "C1": [ "1" ],
            "CIN": [ 2897 ],
            "COUT": [ 2918 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 2921 ],
            "S1": [ 2922 ]
          }
        },
        "tb.fifo_test.interface_fifo.refresher._ui__enable_refresh_LUT4_B_Z_LUT4_D_Z_LUT4_Z_1_C_CCU2C_COUT_S0_CCU2C_S0_9": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/controller_refresh.py:243|/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/arith_map.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 2740 ],
            "A1": [ 2741 ],
            "B0": [ "1" ],
            "B1": [ "0" ],
            "C0": [ "1" ],
            "C1": [ "1" ],
            "CIN": [ "1" ],
            "COUT": [ 2906 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 2923 ],
            "S1": [ 2924 ]
          }
        },
        "tb.fifo_test.interface_fifo.refresher._ui__enable_refresh_LUT4_B_Z_LUT4_D_Z_LUT4_Z_D_CCU2C_COUT": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/controller_refresh.py:124|/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/arith_map.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ "0" ],
            "A1": [ "0" ],
            "B0": [ 2752 ],
            "B1": [ 2745 ],
            "C0": [ "1" ],
            "C1": [ "1" ],
            "CIN": [ 2925 ],
            "COUT": [ 2926 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 2927 ],
            "S1": [ 2928 ]
          }
        },
        "tb.fifo_test.interface_fifo.refresher._ui__enable_refresh_LUT4_B_Z_LUT4_D_Z_LUT4_Z_D_CCU2C_COUT_1": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/controller_refresh.py:124|/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/arith_map.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ "0" ],
            "A1": [ "0" ],
            "B0": [ 2757 ],
            "B1": [ 2751 ],
            "C0": [ "1" ],
            "C1": [ "1" ],
            "CIN": [ 2929 ],
            "COUT": [ 2925 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 2930 ],
            "S1": [ 2931 ]
          }
        },
        "tb.fifo_test.interface_fifo.refresher._ui__enable_refresh_LUT4_B_Z_LUT4_D_Z_LUT4_Z_D_CCU2C_COUT_10": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/controller_refresh.py:124|/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/arith_map.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ "0" ],
            "A1": [ "0" ],
            "B0": [ 2856 ],
            "B1": [ 2740 ],
            "C0": [ "1" ],
            "C1": [ "1" ],
            "CIN": [ "1" ],
            "COUT": [ 2932 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 2933 ],
            "S1": [ 2934 ]
          }
        },
        "tb.fifo_test.interface_fifo.refresher._ui__enable_refresh_LUT4_B_Z_LUT4_D_Z_LUT4_Z_D_CCU2C_COUT_2": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/controller_refresh.py:124|/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/arith_map.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ "0" ],
            "A1": [ "0" ],
            "B0": [ 2767 ],
            "B1": [ 2756 ],
            "C0": [ "1" ],
            "C1": [ "1" ],
            "CIN": [ 2935 ],
            "COUT": [ 2929 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 2936 ],
            "S1": [ 2937 ]
          }
        },
        "tb.fifo_test.interface_fifo.refresher._ui__enable_refresh_LUT4_B_Z_LUT4_D_Z_LUT4_Z_D_CCU2C_COUT_3": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/controller_refresh.py:124|/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/arith_map.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ "0" ],
            "A1": [ "0" ],
            "B0": [ 2741 ],
            "B1": [ 2766 ],
            "C0": [ "1" ],
            "C1": [ "1" ],
            "CIN": [ 2932 ],
            "COUT": [ 2935 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 2938 ],
            "S1": [ 2939 ]
          }
        },
        "tb.fifo_test.interface_fifo.refresher._ui__enable_refresh_LUT4_B_Z_LUT4_D_Z_LUT4_Z_D_CCU2C_COUT_4": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/controller_refresh.py:124|/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/arith_map.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ "0" ],
            "A1": [ "0" ],
            "B0": [ 2775 ],
            "B1": [ 2807 ],
            "C0": [ "1" ],
            "C1": [ "1" ],
            "CIN": [ 2940 ],
            "COUT": [ 2892 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 2941 ],
            "S1": [ 2942 ]
          }
        },
        "tb.fifo_test.interface_fifo.refresher._ui__enable_refresh_LUT4_B_Z_LUT4_D_Z_LUT4_Z_D_CCU2C_COUT_5": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/controller_refresh.py:124|/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/arith_map.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ "0" ],
            "A1": [ "0" ],
            "B0": [ 2785 ],
            "B1": [ 2774 ],
            "C0": [ "1" ],
            "C1": [ "1" ],
            "CIN": [ 2943 ],
            "COUT": [ 2940 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 2944 ],
            "S1": [ 2945 ]
          }
        },
        "tb.fifo_test.interface_fifo.refresher._ui__enable_refresh_LUT4_B_Z_LUT4_D_Z_LUT4_Z_D_CCU2C_COUT_6": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/controller_refresh.py:124|/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/arith_map.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ "0" ],
            "A1": [ "0" ],
            "B0": [ 2790 ],
            "B1": [ 2784 ],
            "C0": [ "1" ],
            "C1": [ "1" ],
            "CIN": [ 2946 ],
            "COUT": [ 2943 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 2947 ],
            "S1": [ 2948 ]
          }
        },
        "tb.fifo_test.interface_fifo.refresher._ui__enable_refresh_LUT4_B_Z_LUT4_D_Z_LUT4_Z_D_CCU2C_COUT_7": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/controller_refresh.py:124|/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/arith_map.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ "0" ],
            "A1": [ "0" ],
            "B0": [ 2795 ],
            "B1": [ 2789 ],
            "C0": [ "1" ],
            "C1": [ "1" ],
            "CIN": [ 2949 ],
            "COUT": [ 2946 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 2950 ],
            "S1": [ 2951 ]
          }
        },
        "tb.fifo_test.interface_fifo.refresher._ui__enable_refresh_LUT4_B_Z_LUT4_D_Z_LUT4_Z_D_CCU2C_COUT_8": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/controller_refresh.py:124|/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/arith_map.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ "0" ],
            "A1": [ "0" ],
            "B0": [ 2800 ],
            "B1": [ 2794 ],
            "C0": [ "1" ],
            "C1": [ "1" ],
            "CIN": [ 2952 ],
            "COUT": [ 2949 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 2953 ],
            "S1": [ 2954 ]
          }
        },
        "tb.fifo_test.interface_fifo.refresher._ui__enable_refresh_LUT4_B_Z_LUT4_D_Z_LUT4_Z_D_CCU2C_COUT_9": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/controller_refresh.py:124|/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/arith_map.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ "0" ],
            "A1": [ "0" ],
            "B0": [ 2746 ],
            "B1": [ 2799 ],
            "C0": [ "1" ],
            "C1": [ "1" ],
            "CIN": [ 2926 ],
            "COUT": [ 2952 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 2955 ],
            "S1": [ 2956 ]
          }
        },
        "tb.fifo_test.interface_fifo.refresher._ui__enable_refresh_LUT4_D": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:119.33-120.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 2957 ],
            "D": [ 2732 ],
            "Z": [ 2689 ]
          }
        },
        "tb.fifo_test.interface_fifo.refresher._ui__enable_refresh_LUT4_D_C_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 2692 ],
            "C": [ 2693 ],
            "D": [ 2684 ],
            "Z": [ 2957 ]
          }
        },
        "tb.fifo_test.interface_fifo.refresher._ui__enable_refresh_LUT4_D_Z_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000001100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 2738 ],
            "C": [ 2736 ],
            "D": [ 2737 ],
            "Z": [ 2688 ]
          }
        },
        "tb.fifo_test.interface_fifo.refresher._ui__enable_refresh_TRELLIS_FF_Q": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:68.164-68.215"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 82 ],
            "DI": [ 2958 ],
            "LSR": [ 81 ],
            "Q": [ 2732 ]
          }
        },
        "tb.fifo_test.interface_fifo.refresher._ui__initialised_TRELLIS_FF_Q": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 2959 ],
            "CLK": [ 82 ],
            "DI": [ 2960 ],
            "LSR": [ 81 ],
            "Q": [ 2736 ]
          }
        },
        "tb.fifo_test.interface_fifo.refresher._ui__initialised_TRELLIS_FF_Q_CE_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111100110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 2738 ],
            "C": [ 2737 ],
            "D": [ 2691 ],
            "Z": [ 2959 ]
          }
        },
        "tb.fifo_test.interface_fifo.refresher._ui__initialised_TRELLIS_FF_Q_CE_LUT4_Z_C_CCU2C_COUT": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/controller_refresh.py:225|/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/arith_map.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ "0" ],
            "A1": [ "0" ],
            "B0": [ 2697 ],
            "B1": [ 2698 ],
            "C0": [ "1" ],
            "C1": [ "1" ],
            "CIN": [ 2961 ],
            "COUT": [ 2737 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 2962 ],
            "S1": [ 2963 ]
          }
        },
        "tb.fifo_test.interface_fifo.refresher._ui__initialised_TRELLIS_FF_Q_CE_LUT4_Z_C_CCU2C_COUT_S0_CCU2C_S0": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/controller_refresh.py:225|/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/arith_map.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ "0" ],
            "A1": [ "0" ],
            "B0": [ 2702 ],
            "B1": [ 2703 ],
            "C0": [ "1" ],
            "C1": [ "1" ],
            "CIN": [ 2964 ],
            "COUT": [ 2965 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 2966 ],
            "S1": [ 2967 ]
          }
        },
        "tb.fifo_test.interface_fifo.refresher._ui__initialised_TRELLIS_FF_Q_CE_LUT4_Z_C_CCU2C_COUT_S0_CCU2C_S0_1": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/controller_refresh.py:225|/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/arith_map.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ "0" ],
            "A1": [ "0" ],
            "B0": [ 2708 ],
            "B1": [ 2709 ],
            "C0": [ "1" ],
            "C1": [ "1" ],
            "CIN": [ 2968 ],
            "COUT": [ 2964 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 2969 ],
            "S1": [ 2970 ]
          }
        },
        "tb.fifo_test.interface_fifo.refresher._ui__initialised_TRELLIS_FF_Q_CE_LUT4_Z_C_CCU2C_COUT_S0_CCU2C_S0_2": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/controller_refresh.py:225|/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/arith_map.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ "0" ],
            "A1": [ "0" ],
            "B0": [ 2713 ],
            "B1": [ 2714 ],
            "C0": [ "1" ],
            "C1": [ "1" ],
            "CIN": [ 2971 ],
            "COUT": [ 2968 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 2972 ],
            "S1": [ 2973 ]
          }
        },
        "tb.fifo_test.interface_fifo.refresher._ui__initialised_TRELLIS_FF_Q_CE_LUT4_Z_C_CCU2C_COUT_S0_CCU2C_S0_3": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/controller_refresh.py:225|/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/arith_map.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ "0" ],
            "A1": [ "0" ],
            "B0": [ 2718 ],
            "B1": [ 2719 ],
            "C0": [ "1" ],
            "C1": [ "1" ],
            "CIN": [ 2974 ],
            "COUT": [ 2971 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 2975 ],
            "S1": [ 2976 ]
          }
        },
        "tb.fifo_test.interface_fifo.refresher._ui__initialised_TRELLIS_FF_Q_CE_LUT4_Z_C_CCU2C_COUT_S0_CCU2C_S0_4": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/controller_refresh.py:225|/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/arith_map.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ "0" ],
            "A1": [ "0" ],
            "B0": [ 2723 ],
            "B1": [ 2724 ],
            "C0": [ "1" ],
            "C1": [ "1" ],
            "CIN": [ 2965 ],
            "COUT": [ 2961 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 2977 ],
            "S1": [ 2978 ]
          }
        },
        "tb.fifo_test.interface_fifo.refresher._ui__initialised_TRELLIS_FF_Q_CE_LUT4_Z_C_CCU2C_COUT_S0_CCU2C_S0_5": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/controller_refresh.py:225|/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/arith_map.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ "0" ],
            "A1": [ "0" ],
            "B0": [ 2727 ],
            "B1": [ 2728 ],
            "C0": [ "1" ],
            "C1": [ "1" ],
            "CIN": [ "1" ],
            "COUT": [ 2974 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 2979 ],
            "S1": [ 2980 ]
          }
        },
        "tb.fifo_test.interface_fifo.refresher._ui__initialised_TRELLIS_FF_Q_DI_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:119.33-120.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 2981 ],
            "D": [ 2738 ],
            "Z": [ 2960 ]
          }
        },
        "tb.fifo_test.interface_fifo.refresher._ui__refresh_in_progress_TRELLIS_FF_Q": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 2982 ],
            "CLK": [ 82 ],
            "DI": [ 2738 ],
            "LSR": [ 81 ],
            "Q": [ 2983 ]
          }
        },
        "tb.fifo_test.interface_fifo.refresher._ui__refresh_in_progress_TRELLIS_FF_Q_CE_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:138.19-138.63"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 2984 ],
            "BLUT": [ 2985 ],
            "C0": [ 2692 ],
            "Z": [ 2982 ]
          }
        },
        "tb.fifo_test.interface_fifo.refresher._ui__refresh_in_progress_TRELLIS_FF_Q_CE_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000110000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:136.39-137.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 2732 ],
            "C": [ 2684 ],
            "D": [ 2693 ],
            "Z": [ 2984 ]
          }
        },
        "tb.fifo_test.interface_fifo.refresher._ui__refresh_in_progress_TRELLIS_FF_Q_CE_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000011000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:134.39-135.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 2737 ],
            "C": [ 2684 ],
            "D": [ 2693 ],
            "Z": [ 2985 ]
          }
        },
        "tb.fifo_test.interface_fifo.refresher._ui__refresh_in_progress_TRELLIS_FF_Q_DI_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111110011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 2692 ],
            "C": [ 2693 ],
            "D": [ 2684 ],
            "Z": [ 2738 ]
          }
        },
        "tb.fifo_test.interface_fifo.refresher._ui__request_to_refresh_soon_TRELLIS_FF_Q": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 2986 ],
            "CLK": [ 82 ],
            "DI": [ 2738 ],
            "LSR": [ 81 ],
            "Q": [ 2987 ]
          }
        },
        "tb.fifo_test.interface_fifo.refresher._ui__request_to_refresh_soon_TRELLIS_FF_Q_CE_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0011000000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 2684 ],
            "C": [ 2693 ],
            "D": [ 2692 ],
            "Z": [ 2986 ]
          }
        },
        "tb.fifo_test.interface_fifo.refresher.controller_pin_ui__cmd_TRELLIS_FF_Q": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:68.164-68.215"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 82 ],
            "DI": [ 2671 ],
            "LSR": [ 81 ],
            "Q": [ 1903 ]
          }
        },
        "tb.fifo_test.interface_fifo.refresher.controller_pin_ui__cmd_TRELLIS_FF_Q_1": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:68.164-68.215"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 82 ],
            "DI": [ 2673 ],
            "LSR": [ 81 ],
            "Q": [ 1904 ]
          }
        },
        "tb.fifo_test.interface_fifo.refresher.controller_pin_ui__cmd_TRELLIS_FF_Q_2": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:68.164-68.215"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 82 ],
            "DI": [ 2675 ],
            "LSR": [ 81 ],
            "Q": [ 1905 ]
          }
        },
        "tb.fifo_test.interface_fifo.refresher.controller_pin_ui__cmd_TRELLIS_FF_Q_3": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:68.164-68.215"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 82 ],
            "DI": [ 2677 ],
            "LSR": [ 81 ],
            "Q": [ 1906 ]
          }
        },
        "tb.fifo_test.interface_fifo.refresher.controller_pin_ui__rw_copi__a_TRELLIS_FF_Q": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:68.164-68.215"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 82 ],
            "DI": [ 2731 ],
            "LSR": [ 81 ],
            "Q": [ 1907 ]
          }
        },
        "tb.fifo_test.interface_fifo.refresher.controller_refresh_fsm_state_TRELLIS_FF_Q": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 2988 ],
            "CLK": [ 82 ],
            "DI": [ 2989 ],
            "LSR": [ 81 ],
            "Q": [ 2684 ]
          }
        },
        "tb.fifo_test.interface_fifo.refresher.controller_refresh_fsm_state_TRELLIS_FF_Q_1": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 2988 ],
            "CLK": [ 82 ],
            "DI": [ 2990 ],
            "LSR": [ 81 ],
            "Q": [ 2693 ]
          }
        },
        "tb.fifo_test.interface_fifo.refresher.controller_refresh_fsm_state_TRELLIS_FF_Q_2": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "SET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:84.168-84.227"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 2988 ],
            "CLK": [ 82 ],
            "DI": [ 2991 ],
            "LSR": [ 81 ],
            "Q": [ 2692 ]
          }
        },
        "tb.fifo_test.interface_fifo.refresher.controller_refresh_fsm_state_TRELLIS_FF_Q_CE_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 2992 ],
            "B": [ 2993 ],
            "C": [ 2735 ],
            "D": [ 2994 ],
            "Z": [ 2988 ]
          }
        },
        "tb.fifo_test.interface_fifo.refresher.controller_refresh_fsm_state_TRELLIS_FF_Q_CE_LUT4_Z_A_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 2957 ],
            "C": [ 2714 ],
            "D": [ 2702 ],
            "Z": [ 2993 ]
          }
        },
        "tb.fifo_test.interface_fifo.refresher.controller_refresh_fsm_state_TRELLIS_FF_Q_CE_LUT4_Z_A_LUT4_Z_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0001000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 2723 ],
            "B": [ 2724 ],
            "C": [ 2995 ],
            "D": [ 2996 ],
            "Z": [ 2992 ]
          }
        },
        "tb.fifo_test.interface_fifo.refresher.controller_refresh_fsm_state_TRELLIS_FF_Q_CE_LUT4_Z_A_LUT4_Z_1_C_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 2708 ],
            "B": [ 2709 ],
            "C": [ 2703 ],
            "D": [ 2697 ],
            "Z": [ 2996 ]
          }
        },
        "tb.fifo_test.interface_fifo.refresher.controller_refresh_fsm_state_TRELLIS_FF_Q_CE_LUT4_Z_A_LUT4_Z_1_C_LUT4_Z_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0011000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 2727 ],
            "C": [ 2698 ],
            "D": [ 2997 ],
            "Z": [ 2995 ]
          }
        },
        "tb.fifo_test.interface_fifo.refresher.controller_refresh_fsm_state_TRELLIS_FF_Q_CE_LUT4_Z_A_LUT4_Z_1_C_LUT4_Z_1_D_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 2728 ],
            "B": [ 2718 ],
            "C": [ 2719 ],
            "D": [ 2713 ],
            "Z": [ 2997 ]
          }
        },
        "tb.fifo_test.interface_fifo.refresher.controller_refresh_fsm_state_TRELLIS_FF_Q_CE_LUT4_Z_A_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:138.19-138.63"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 2998 ],
            "BLUT": [ 2999 ],
            "C0": [ 2696 ],
            "Z": [ 2994 ]
          }
        },
        "tb.fifo_test.interface_fifo.refresher.controller_refresh_fsm_state_TRELLIS_FF_Q_CE_LUT4_Z_A_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:134.39-135.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ "0" ],
            "Z": [ 2999 ]
          }
        },
        "tb.fifo_test.interface_fifo.refresher.controller_refresh_fsm_state_TRELLIS_FF_Q_DI_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100001111101100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 2737 ],
            "B": [ 2692 ],
            "C": [ 2684 ],
            "D": [ 2693 ],
            "Z": [ 2990 ]
          }
        },
        "tb.fifo_test.interface_fifo.refresher.controller_refresh_fsm_state_TRELLIS_FF_Q_DI_LUT4_Z_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000100110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 2737 ],
            "B": [ 2692 ],
            "C": [ 2693 ],
            "D": [ 2684 ],
            "Z": [ 2991 ]
          }
        },
        "tb.fifo_test.interface_fifo.refresher.controller_refresh_fsm_state_TRELLIS_FF_Q_DI_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:138.19-138.63"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 2734 ],
            "BLUT": [ 3000 ],
            "C0": [ 2693 ],
            "Z": [ 2989 ]
          }
        },
        "tb.fifo_test.interface_fifo.refresher.controller_refresh_fsm_state_TRELLIS_FF_Q_DI_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111001100001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:134.39-135.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 2737 ],
            "C": [ 2692 ],
            "D": [ 2684 ],
            "Z": [ 3000 ]
          }
        },
        "tb.fifo_test.interface_fifo.refresher.delay_fsm_state$37_LUT4_C": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:119.33-120.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 3001 ],
            "D": [ 3002 ],
            "Z": [ 3003 ]
          }
        },
        "tb.fifo_test.interface_fifo.refresher.delay_fsm_state$37_LUT4_C_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111000000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:119.33-120.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 3001 ],
            "D": [ 3002 ],
            "Z": [ 3004 ]
          }
        },
        "tb.fifo_test.interface_fifo.refresher.delay_fsm_state$37_TRELLIS_FF_Q": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 3005 ],
            "CLK": [ 82 ],
            "DI": [ 3003 ],
            "LSR": [ 81 ],
            "Q": [ 3001 ]
          }
        },
        "tb.fifo_test.interface_fifo.refresher.delay_fsm_state$37_TRELLIS_FF_Q_1": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 3005 ],
            "CLK": [ 82 ],
            "DI": [ 3004 ],
            "LSR": [ 81 ],
            "Q": [ 3002 ]
          }
        },
        "tb.fifo_test.interface_fifo.refresher.delay_fsm_state$37_TRELLIS_FF_Q_CE_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:138.19-138.63"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 3006 ],
            "BLUT": [ 3007 ],
            "C0": [ 2691 ],
            "Z": [ 3005 ]
          }
        },
        "tb.fifo_test.interface_fifo.refresher.delay_fsm_state$37_TRELLIS_FF_Q_CE_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0100111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:136.39-137.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 3002 ],
            "B": [ 3008 ],
            "C": [ 3001 ],
            "D": [ 3009 ],
            "Z": [ 3006 ]
          }
        },
        "tb.fifo_test.interface_fifo.refresher.delay_fsm_state$37_TRELLIS_FF_Q_CE_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:134.39-135.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ "0" ],
            "Z": [ 3007 ]
          }
        },
        "tb.fifo_test.interface_fifo.refresher.delay_fsm_state$38_LUT4_C": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:119.33-120.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 3010 ],
            "D": [ 3011 ],
            "Z": [ 3012 ]
          }
        },
        "tb.fifo_test.interface_fifo.refresher.delay_fsm_state$38_LUT4_C_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111000000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:119.33-120.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 3011 ],
            "D": [ 3010 ],
            "Z": [ 3013 ]
          }
        },
        "tb.fifo_test.interface_fifo.refresher.delay_fsm_state$38_TRELLIS_FF_Q": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 3014 ],
            "CLK": [ 82 ],
            "DI": [ 3012 ],
            "LSR": [ 81 ],
            "Q": [ 3010 ]
          }
        },
        "tb.fifo_test.interface_fifo.refresher.delay_fsm_state$38_TRELLIS_FF_Q_1": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 3014 ],
            "CLK": [ 82 ],
            "DI": [ 3013 ],
            "LSR": [ 81 ],
            "Q": [ 3011 ]
          }
        },
        "tb.fifo_test.interface_fifo.refresher.delay_fsm_state$38_TRELLIS_FF_Q_CE_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:138.19-138.63"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 3015 ],
            "BLUT": [ 3016 ],
            "C0": [ 3017 ],
            "Z": [ 3014 ]
          }
        },
        "tb.fifo_test.interface_fifo.refresher.delay_fsm_state$38_TRELLIS_FF_Q_CE_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0100111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:136.39-137.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 3011 ],
            "B": [ 3008 ],
            "C": [ 3010 ],
            "D": [ 2691 ],
            "Z": [ 3015 ]
          }
        },
        "tb.fifo_test.interface_fifo.refresher.delay_fsm_state$38_TRELLIS_FF_Q_CE_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:134.39-135.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ "0" ],
            "Z": [ 3016 ]
          }
        },
        "tb.fifo_test.interface_fifo.refresher.delay_fsm_state$39_LUT4_C": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:119.33-120.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 3018 ],
            "D": [ 3019 ],
            "Z": [ 3020 ]
          }
        },
        "tb.fifo_test.interface_fifo.refresher.delay_fsm_state$39_LUT4_C_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111000000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:119.33-120.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 3019 ],
            "D": [ 3018 ],
            "Z": [ 3021 ]
          }
        },
        "tb.fifo_test.interface_fifo.refresher.delay_fsm_state$39_TRELLIS_FF_Q": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 3022 ],
            "CLK": [ 82 ],
            "DI": [ 3020 ],
            "LSR": [ 81 ],
            "Q": [ 3018 ]
          }
        },
        "tb.fifo_test.interface_fifo.refresher.delay_fsm_state$39_TRELLIS_FF_Q_1": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 3022 ],
            "CLK": [ 82 ],
            "DI": [ 3021 ],
            "LSR": [ 81 ],
            "Q": [ 3019 ]
          }
        },
        "tb.fifo_test.interface_fifo.refresher.delay_fsm_state$39_TRELLIS_FF_Q_CE_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0100111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 3019 ],
            "B": [ 3008 ],
            "C": [ 3018 ],
            "D": [ 2694 ],
            "Z": [ 3022 ]
          }
        },
        "tb.fifo_test.interface_fifo.refresher.delay_fsm_state_LUT4_C": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:119.33-120.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 3023 ],
            "D": [ 3024 ],
            "Z": [ 3025 ]
          }
        },
        "tb.fifo_test.interface_fifo.refresher.delay_fsm_state_LUT4_C_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111000000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:119.33-120.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 3024 ],
            "D": [ 3023 ],
            "Z": [ 3026 ]
          }
        },
        "tb.fifo_test.interface_fifo.refresher.delay_fsm_state_TRELLIS_FF_Q": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 3027 ],
            "CLK": [ 82 ],
            "DI": [ 3025 ],
            "LSR": [ 81 ],
            "Q": [ 3023 ]
          }
        },
        "tb.fifo_test.interface_fifo.refresher.delay_fsm_state_TRELLIS_FF_Q_1": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 3027 ],
            "CLK": [ 82 ],
            "DI": [ 3026 ],
            "LSR": [ 81 ],
            "Q": [ 3024 ]
          }
        },
        "tb.fifo_test.interface_fifo.refresher.delay_fsm_state_TRELLIS_FF_Q_CE_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0100111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 3024 ],
            "B": [ 3008 ],
            "C": [ 3023 ],
            "D": [ 3028 ],
            "Z": [ 3027 ]
          }
        },
        "tb.fifo_test.interface_fifo.refresher.delay_fsm_state_TRELLIS_FF_Q_CE_LUT4_Z_D_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0001000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 2680 ],
            "B": [ 2681 ],
            "C": [ 2691 ],
            "D": [ 3029 ],
            "Z": [ 3028 ]
          }
        },
        "tb.fifo_test.interface_fifo.refresher.delay_fsm_state_TRELLIS_FF_Q_CE_LUT4_Z_D_LUT4_Z_D_LUT4_D": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0011000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 2681 ],
            "C": [ 2680 ],
            "D": [ 3029 ],
            "Z": [ 3030 ]
          }
        },
        "tb.fifo_test.interface_fifo.refresher.delay_fsm_state_TRELLIS_FF_Q_CE_LUT4_Z_D_LUT4_Z_D_LUT4_D_Z_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111100000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 2683 ],
            "B": [ 2682 ],
            "C": [ 2681 ],
            "D": [ 2680 ],
            "Z": [ 3031 ]
          }
        },
        "tb.fifo_test.interface_fifo.refresher.delay_fsm_state_TRELLIS_FF_Q_CE_LUT4_Z_D_LUT4_Z_D_LUT4_D_Z_LUT4_Z_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000001100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 2680 ],
            "C": [ 2681 ],
            "D": [ 3032 ],
            "Z": [ 2981 ]
          }
        },
        "tb.fifo_test.interface_fifo.refresher.delay_fsm_state_TRELLIS_FF_Q_CE_LUT4_Z_D_LUT4_Z_D_LUT4_D_Z_LUT4_Z_2": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:119.33-120.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 3033 ],
            "D": [ 3034 ],
            "Z": [ 3035 ]
          }
        },
        "tb.fifo_test.interface_fifo.refresher.delay_fsm_state_TRELLIS_FF_Q_CE_LUT4_Z_D_LUT4_Z_D_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:119.33-120.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 2683 ],
            "D": [ 2682 ],
            "Z": [ 3029 ]
          }
        },
        "tb.fifo_test.interface_fifo.refresher.delayer._ui__done_TRELLIS_FF_Q": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:68.164-68.215"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 82 ],
            "DI": [ 3036 ],
            "LSR": [ 81 ],
            "Q": [ 3037 ]
          }
        },
        "tb.fifo_test.interface_fifo.refresher.delayer._ui__done_TRELLIS_FF_Q_DI_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 3038 ],
            "B": [ 3039 ],
            "C": [ 3040 ],
            "D": [ 3041 ],
            "Z": [ 3036 ]
          }
        },
        "tb.fifo_test.interface_fifo.refresher.delayer._ui__done_TRELLIS_FF_Q_DI_LUT4_Z_B_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 3042 ],
            "B": [ 3043 ],
            "C": [ 3044 ],
            "D": [ 3045 ],
            "Z": [ 3039 ]
          }
        },
        "tb.fifo_test.interface_fifo.refresher.delayer._ui__done_TRELLIS_FF_Q_DI_LUT4_Z_B_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:138.19-138.63"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 3046 ],
            "BLUT": [ 3047 ],
            "C0": [ 3048 ],
            "Z": [ 3041 ]
          }
        },
        "tb.fifo_test.interface_fifo.refresher.delayer._ui__done_TRELLIS_FF_Q_DI_LUT4_Z_B_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:136.39-137.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 3049 ],
            "B": [ 3050 ],
            "C": [ 3051 ],
            "D": [ 3052 ],
            "Z": [ 3046 ]
          }
        },
        "tb.fifo_test.interface_fifo.refresher.delayer._ui__done_TRELLIS_FF_Q_DI_LUT4_Z_B_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:134.39-135.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ "0" ],
            "Z": [ 3047 ]
          }
        },
        "tb.fifo_test.interface_fifo.refresher.delayer._ui__done_TRELLIS_FF_Q_DI_LUT4_Z_B_PFUMX_Z_C0_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 3053 ],
            "B": [ 3054 ],
            "C": [ 3055 ],
            "D": [ 3056 ],
            "Z": [ 3048 ]
          }
        },
        "tb.fifo_test.interface_fifo.refresher.delayer._ui__load_TRELLIS_FF_Q": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:68.164-68.215"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 82 ],
            "DI": [ 3057 ],
            "LSR": [ 81 ],
            "Q": [ 3058 ]
          }
        },
        "tb.fifo_test.interface_fifo.refresher.delayer._ui__load_TRELLIS_FF_Q_1": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:68.164-68.215"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 82 ],
            "DI": [ 3059 ],
            "LSR": [ 81 ],
            "Q": [ 3060 ]
          }
        },
        "tb.fifo_test.interface_fifo.refresher.delayer.countdown_TRELLIS_FF_Q": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 3061 ],
            "CLK": [ 82 ],
            "DI": [ 3062 ],
            "LSR": [ 81 ],
            "Q": [ 3052 ]
          }
        },
        "tb.fifo_test.interface_fifo.refresher.delayer.countdown_TRELLIS_FF_Q_1": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 3061 ],
            "CLK": [ 82 ],
            "DI": [ 3063 ],
            "LSR": [ 81 ],
            "Q": [ 3051 ]
          }
        },
        "tb.fifo_test.interface_fifo.refresher.delayer.countdown_TRELLIS_FF_Q_10": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 3061 ],
            "CLK": [ 82 ],
            "DI": [ 3064 ],
            "LSR": [ 81 ],
            "Q": [ 3043 ]
          }
        },
        "tb.fifo_test.interface_fifo.refresher.delayer.countdown_TRELLIS_FF_Q_10_DI_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000001100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 3060 ],
            "C": [ 3058 ],
            "D": [ 3065 ],
            "Z": [ 3064 ]
          }
        },
        "tb.fifo_test.interface_fifo.refresher.delayer.countdown_TRELLIS_FF_Q_11": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 3061 ],
            "CLK": [ 82 ],
            "DI": [ 3066 ],
            "LSR": [ 81 ],
            "Q": [ 3042 ]
          }
        },
        "tb.fifo_test.interface_fifo.refresher.delayer.countdown_TRELLIS_FF_Q_11_DI_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111100110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 3060 ],
            "C": [ 3067 ],
            "D": [ 3058 ],
            "Z": [ 3066 ]
          }
        },
        "tb.fifo_test.interface_fifo.refresher.delayer.countdown_TRELLIS_FF_Q_12": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 3061 ],
            "CLK": [ 82 ],
            "DI": [ 3068 ],
            "LSR": [ 81 ],
            "Q": [ 3038 ]
          }
        },
        "tb.fifo_test.interface_fifo.refresher.delayer.countdown_TRELLIS_FF_Q_12_DI_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000001100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 3060 ],
            "C": [ 3058 ],
            "D": [ 3069 ],
            "Z": [ 3068 ]
          }
        },
        "tb.fifo_test.interface_fifo.refresher.delayer.countdown_TRELLIS_FF_Q_13": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 3061 ],
            "CLK": [ 82 ],
            "DI": [ 3070 ],
            "LSR": [ 81 ],
            "Q": [ 3040 ]
          }
        },
        "tb.fifo_test.interface_fifo.refresher.delayer.countdown_TRELLIS_FF_Q_13_DI_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111100110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 3058 ],
            "C": [ 3071 ],
            "D": [ 3060 ],
            "Z": [ 3070 ]
          }
        },
        "tb.fifo_test.interface_fifo.refresher.delayer.countdown_TRELLIS_FF_Q_1_DI_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111100110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 3060 ],
            "C": [ 3072 ],
            "D": [ 3058 ],
            "Z": [ 3063 ]
          }
        },
        "tb.fifo_test.interface_fifo.refresher.delayer.countdown_TRELLIS_FF_Q_2": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 3061 ],
            "CLK": [ 82 ],
            "DI": [ 3073 ],
            "LSR": [ 81 ],
            "Q": [ 3050 ]
          }
        },
        "tb.fifo_test.interface_fifo.refresher.delayer.countdown_TRELLIS_FF_Q_2_DI_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000001100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 3060 ],
            "C": [ 3058 ],
            "D": [ 3074 ],
            "Z": [ 3073 ]
          }
        },
        "tb.fifo_test.interface_fifo.refresher.delayer.countdown_TRELLIS_FF_Q_3": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 3061 ],
            "CLK": [ 82 ],
            "DI": [ 3075 ],
            "LSR": [ 81 ],
            "Q": [ 3049 ]
          }
        },
        "tb.fifo_test.interface_fifo.refresher.delayer.countdown_TRELLIS_FF_Q_3_DI_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111100110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 3060 ],
            "C": [ 3076 ],
            "D": [ 3058 ],
            "Z": [ 3075 ]
          }
        },
        "tb.fifo_test.interface_fifo.refresher.delayer.countdown_TRELLIS_FF_Q_4": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 3061 ],
            "CLK": [ 82 ],
            "DI": [ 3077 ],
            "LSR": [ 81 ],
            "Q": [ 3056 ]
          }
        },
        "tb.fifo_test.interface_fifo.refresher.delayer.countdown_TRELLIS_FF_Q_4_DI_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111100110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 3060 ],
            "C": [ 3078 ],
            "D": [ 3058 ],
            "Z": [ 3077 ]
          }
        },
        "tb.fifo_test.interface_fifo.refresher.delayer.countdown_TRELLIS_FF_Q_5": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 3061 ],
            "CLK": [ 82 ],
            "DI": [ 3079 ],
            "LSR": [ 81 ],
            "Q": [ 3055 ]
          }
        },
        "tb.fifo_test.interface_fifo.refresher.delayer.countdown_TRELLIS_FF_Q_5_DI_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111100110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 3060 ],
            "C": [ 3080 ],
            "D": [ 3058 ],
            "Z": [ 3079 ]
          }
        },
        "tb.fifo_test.interface_fifo.refresher.delayer.countdown_TRELLIS_FF_Q_6": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 3061 ],
            "CLK": [ 82 ],
            "DI": [ 3081 ],
            "LSR": [ 81 ],
            "Q": [ 3054 ]
          }
        },
        "tb.fifo_test.interface_fifo.refresher.delayer.countdown_TRELLIS_FF_Q_6_DI_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111100110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 3060 ],
            "C": [ 3082 ],
            "D": [ 3058 ],
            "Z": [ 3081 ]
          }
        },
        "tb.fifo_test.interface_fifo.refresher.delayer.countdown_TRELLIS_FF_Q_7": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 3061 ],
            "CLK": [ 82 ],
            "DI": [ 3083 ],
            "LSR": [ 81 ],
            "Q": [ 3053 ]
          }
        },
        "tb.fifo_test.interface_fifo.refresher.delayer.countdown_TRELLIS_FF_Q_7_DI_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111100110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 3060 ],
            "C": [ 3084 ],
            "D": [ 3058 ],
            "Z": [ 3083 ]
          }
        },
        "tb.fifo_test.interface_fifo.refresher.delayer.countdown_TRELLIS_FF_Q_8": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 3061 ],
            "CLK": [ 82 ],
            "DI": [ 3085 ],
            "LSR": [ 81 ],
            "Q": [ 3045 ]
          }
        },
        "tb.fifo_test.interface_fifo.refresher.delayer.countdown_TRELLIS_FF_Q_8_DI_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000001100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 3060 ],
            "C": [ 3058 ],
            "D": [ 3086 ],
            "Z": [ 3085 ]
          }
        },
        "tb.fifo_test.interface_fifo.refresher.delayer.countdown_TRELLIS_FF_Q_9": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 3061 ],
            "CLK": [ 82 ],
            "DI": [ 3087 ],
            "LSR": [ 81 ],
            "Q": [ 3044 ]
          }
        },
        "tb.fifo_test.interface_fifo.refresher.delayer.countdown_TRELLIS_FF_Q_9_DI_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111100110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 3060 ],
            "C": [ 3088 ],
            "D": [ 3058 ],
            "Z": [ 3087 ]
          }
        },
        "tb.fifo_test.interface_fifo.refresher.delayer.countdown_TRELLIS_FF_Q_CE_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111110011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 3060 ],
            "C": [ 3058 ],
            "D": [ 3089 ],
            "Z": [ 3061 ]
          }
        },
        "tb.fifo_test.interface_fifo.refresher.delayer.countdown_TRELLIS_FF_Q_CE_LUT4_Z_D_CCU2C_COUT": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/Delayer.py:186|/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/arith_map.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ "0" ],
            "A1": [ "0" ],
            "B0": [ 3051 ],
            "B1": [ 3052 ],
            "C0": [ "1" ],
            "C1": [ "1" ],
            "CIN": [ 3090 ],
            "COUT": [ 3089 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 3091 ],
            "S1": [ 3092 ]
          }
        },
        "tb.fifo_test.interface_fifo.refresher.delayer.countdown_TRELLIS_FF_Q_CE_LUT4_Z_D_CCU2C_COUT_S0_CCU2C_S0": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/Delayer.py:186|/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/arith_map.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ "0" ],
            "A1": [ "0" ],
            "B0": [ 3055 ],
            "B1": [ 3056 ],
            "C0": [ "1" ],
            "C1": [ "1" ],
            "CIN": [ 3093 ],
            "COUT": [ 3094 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 3095 ],
            "S1": [ 3096 ]
          }
        },
        "tb.fifo_test.interface_fifo.refresher.delayer.countdown_TRELLIS_FF_Q_CE_LUT4_Z_D_CCU2C_COUT_S0_CCU2C_S0_1": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/Delayer.py:186|/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/arith_map.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ "0" ],
            "A1": [ "0" ],
            "B0": [ 3053 ],
            "B1": [ 3054 ],
            "C0": [ "1" ],
            "C1": [ "1" ],
            "CIN": [ 3097 ],
            "COUT": [ 3093 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 3098 ],
            "S1": [ 3099 ]
          }
        },
        "tb.fifo_test.interface_fifo.refresher.delayer.countdown_TRELLIS_FF_Q_CE_LUT4_Z_D_CCU2C_COUT_S0_CCU2C_S0_2": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/Delayer.py:186|/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/arith_map.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ "0" ],
            "A1": [ "0" ],
            "B0": [ 3044 ],
            "B1": [ 3045 ],
            "C0": [ "1" ],
            "C1": [ "1" ],
            "CIN": [ 3100 ],
            "COUT": [ 3097 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 3101 ],
            "S1": [ 3102 ]
          }
        },
        "tb.fifo_test.interface_fifo.refresher.delayer.countdown_TRELLIS_FF_Q_CE_LUT4_Z_D_CCU2C_COUT_S0_CCU2C_S0_3": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/Delayer.py:186|/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/arith_map.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ "0" ],
            "A1": [ "0" ],
            "B0": [ 3042 ],
            "B1": [ 3043 ],
            "C0": [ "1" ],
            "C1": [ "1" ],
            "CIN": [ 3103 ],
            "COUT": [ 3100 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 3104 ],
            "S1": [ 3105 ]
          }
        },
        "tb.fifo_test.interface_fifo.refresher.delayer.countdown_TRELLIS_FF_Q_CE_LUT4_Z_D_CCU2C_COUT_S0_CCU2C_S0_4": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/Delayer.py:186|/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/arith_map.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ "0" ],
            "A1": [ "0" ],
            "B0": [ 3049 ],
            "B1": [ 3050 ],
            "C0": [ "1" ],
            "C1": [ "1" ],
            "CIN": [ 3094 ],
            "COUT": [ 3090 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 3106 ],
            "S1": [ 3107 ]
          }
        },
        "tb.fifo_test.interface_fifo.refresher.delayer.countdown_TRELLIS_FF_Q_CE_LUT4_Z_D_CCU2C_COUT_S0_CCU2C_S0_5": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/Delayer.py:186|/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/arith_map.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ "0" ],
            "A1": [ "0" ],
            "B0": [ 3040 ],
            "B1": [ 3038 ],
            "C0": [ "1" ],
            "C1": [ "1" ],
            "CIN": [ "1" ],
            "COUT": [ 3103 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 3108 ],
            "S1": [ 3109 ]
          }
        },
        "tb.fifo_test.interface_fifo.refresher.delayer.countdown_TRELLIS_FF_Q_DI_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111100110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 3060 ],
            "C": [ 3110 ],
            "D": [ 3058 ],
            "Z": [ 3062 ]
          }
        },
        "tb.fifo_test.interface_fifo.refresher.delayer.countdown_TRELLIS_FF_Q_DI_LUT4_Z_C_CCU2C_S0": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/Delayer.py:186|/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/arith_map.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 3055 ],
            "A1": [ 3056 ],
            "B0": [ "0" ],
            "B1": [ "0" ],
            "C0": [ "1" ],
            "C1": [ "1" ],
            "CIN": [ 3111 ],
            "COUT": [ 3112 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 3080 ],
            "S1": [ 3078 ]
          }
        },
        "tb.fifo_test.interface_fifo.refresher.delayer.countdown_TRELLIS_FF_Q_DI_LUT4_Z_C_CCU2C_S0_1": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/Delayer.py:186|/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/arith_map.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 3053 ],
            "A1": [ 3054 ],
            "B0": [ "0" ],
            "B1": [ "0" ],
            "C0": [ "1" ],
            "C1": [ "1" ],
            "CIN": [ 3113 ],
            "COUT": [ 3111 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 3084 ],
            "S1": [ 3082 ]
          }
        },
        "tb.fifo_test.interface_fifo.refresher.delayer.countdown_TRELLIS_FF_Q_DI_LUT4_Z_C_CCU2C_S0_2": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/Delayer.py:186|/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/arith_map.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 3044 ],
            "A1": [ 3045 ],
            "B0": [ "0" ],
            "B1": [ "0" ],
            "C0": [ "1" ],
            "C1": [ "1" ],
            "CIN": [ 3114 ],
            "COUT": [ 3113 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 3088 ],
            "S1": [ 3086 ]
          }
        },
        "tb.fifo_test.interface_fifo.refresher.delayer.countdown_TRELLIS_FF_Q_DI_LUT4_Z_C_CCU2C_S0_3": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/Delayer.py:186|/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/arith_map.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 3042 ],
            "A1": [ 3043 ],
            "B0": [ "0" ],
            "B1": [ "0" ],
            "C0": [ "1" ],
            "C1": [ "1" ],
            "CIN": [ 3115 ],
            "COUT": [ 3114 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 3067 ],
            "S1": [ 3065 ]
          }
        },
        "tb.fifo_test.interface_fifo.refresher.delayer.countdown_TRELLIS_FF_Q_DI_LUT4_Z_C_CCU2C_S0_4": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/Delayer.py:186|/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/arith_map.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 3051 ],
            "A1": [ 3052 ],
            "B0": [ "0" ],
            "B1": [ "0" ],
            "C0": [ "1" ],
            "C1": [ "1" ],
            "CIN": [ 3116 ],
            "COUT": [ 3117 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 3072 ],
            "S1": [ 3110 ]
          }
        },
        "tb.fifo_test.interface_fifo.refresher.delayer.countdown_TRELLIS_FF_Q_DI_LUT4_Z_C_CCU2C_S0_5": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/Delayer.py:186|/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/arith_map.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 3049 ],
            "A1": [ 3050 ],
            "B0": [ "0" ],
            "B1": [ "0" ],
            "C0": [ "1" ],
            "C1": [ "1" ],
            "CIN": [ 3112 ],
            "COUT": [ 3116 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 3076 ],
            "S1": [ 3074 ]
          }
        },
        "tb.fifo_test.interface_fifo.refresher.delayer.countdown_TRELLIS_FF_Q_DI_LUT4_Z_C_CCU2C_S0_6": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/Delayer.py:186|/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/arith_map.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 3040 ],
            "A1": [ 3038 ],
            "B0": [ "1" ],
            "B1": [ "0" ],
            "C0": [ "1" ],
            "C1": [ "1" ],
            "CIN": [ "1" ],
            "COUT": [ 3115 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 3071 ],
            "S1": [ 3069 ]
          }
        },
        "tb.fifo_test.interface_fifo.refresher.delayer.ui__done_TRELLIS_FF_Q": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:68.164-68.215"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 82 ],
            "DI": [ 3037 ],
            "LSR": [ 81 ],
            "Q": [ 3118 ]
          }
        },
        "tb.fifo_test.interface_fifo.refresher.delayer_ui__done$1_LUT4_D": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1011101100001011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:136.39-137.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 2736 ],
            "B": [ 2691 ],
            "C": [ 2694 ],
            "D": [ 3008 ],
            "Z": [ 2998 ]
          }
        },
        "tb.fifo_test.interface_fifo.refresher.delayer_ui__done$1_TRELLIS_FF_Q": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:68.164-68.215"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 82 ],
            "DI": [ 3118 ],
            "LSR": [ 81 ],
            "Q": [ 3008 ]
          }
        },
        "tb.fifo_test.interface_fifo.refresher.delayer_ui__load$2_TRELLIS_FF_Q": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 3119 ],
            "CLK": [ 82 ],
            "DI": [ 3120 ],
            "LSR": [ 81 ],
            "Q": [ 3121 ]
          }
        },
        "tb.fifo_test.interface_fifo.refresher.delayer_ui__load$2_TRELLIS_FF_Q_1": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 3119 ],
            "CLK": [ 82 ],
            "DI": [ 3122 ],
            "LSR": [ 81 ],
            "Q": [ 3123 ]
          }
        },
        "tb.fifo_test.interface_fifo.refresher.delayer_ui__load$2_TRELLIS_FF_Q_1_DI_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000111100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 3124 ],
            "C": [ 3020 ],
            "D": [ 2694 ],
            "Z": [ 3122 ]
          }
        },
        "tb.fifo_test.interface_fifo.refresher.delayer_ui__load$2_TRELLIS_FF_Q_1_DI_LUT4_Z_B_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1011000010111011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 3012 ],
            "B": [ 3017 ],
            "C": [ 3003 ],
            "D": [ 3009 ],
            "Z": [ 3124 ]
          }
        },
        "tb.fifo_test.interface_fifo.refresher.delayer_ui__load$2_TRELLIS_FF_Q_CE_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 3028 ],
            "B": [ 3023 ],
            "C": [ 3125 ],
            "D": [ 3126 ],
            "Z": [ 3119 ]
          }
        },
        "tb.fifo_test.interface_fifo.refresher.delayer_ui__load$2_TRELLIS_FF_Q_CE_LUT4_Z_C_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 3010 ],
            "B": [ 3017 ],
            "C": [ 3127 ],
            "D": [ 2691 ],
            "Z": [ 3125 ]
          }
        },
        "tb.fifo_test.interface_fifo.refresher.delayer_ui__load$2_TRELLIS_FF_Q_CE_LUT4_Z_C_LUT4_Z_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000011110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 2694 ],
            "C": [ 3018 ],
            "D": [ 2691 ],
            "Z": [ 3126 ]
          }
        },
        "tb.fifo_test.interface_fifo.refresher.delayer_ui__load$2_TRELLIS_FF_Q_CE_LUT4_Z_C_LUT4_Z_C_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 3009 ],
            "C": [ 3001 ],
            "D": [ 3128 ],
            "Z": [ 3127 ]
          }
        },
        "tb.fifo_test.interface_fifo.refresher.delayer_ui__load$2_TRELLIS_FF_Q_DI_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 3017 ],
            "B": [ 2694 ],
            "C": [ 3009 ],
            "D": [ 3025 ],
            "Z": [ 3120 ]
          }
        },
        "tb.fifo_test.interface_fifo.refresher.delayer_ui__load$2_TRELLIS_FF_Q_DI_LUT4_Z_A_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0011000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 2681 ],
            "C": [ 2680 ],
            "D": [ 3032 ],
            "Z": [ 3017 ]
          }
        },
        "tb.fifo_test.interface_fifo.refresher.delayer_ui__load$2_TRELLIS_FF_Q_DI_LUT4_Z_C_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0001000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 2680 ],
            "B": [ 2683 ],
            "C": [ 2681 ],
            "D": [ 2682 ],
            "Z": [ 3009 ]
          }
        },
        "tb.fifo_test.interface_fifo.refresher.delayer_ui__load_TRELLIS_FF_Q": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:68.164-68.215"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 82 ],
            "DI": [ 3121 ],
            "LSR": [ 81 ],
            "Q": [ 3057 ]
          }
        },
        "tb.fifo_test.interface_fifo.refresher.delayer_ui__load_TRELLIS_FF_Q_1": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:68.164-68.215"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 82 ],
            "DI": [ 3123 ],
            "LSR": [ 81 ],
            "Q": [ 3059 ]
          }
        },
        "tb.fifo_test.interface_fifo.refresher.initialise_and_load_mode_register_fsm_state_TRELLIS_FF_Q": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 3129 ],
            "CLK": [ 82 ],
            "DI": [ 3130 ],
            "LSR": [ 81 ],
            "Q": [ 2680 ]
          }
        },
        "tb.fifo_test.interface_fifo.refresher.initialise_and_load_mode_register_fsm_state_TRELLIS_FF_Q_1": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 3129 ],
            "CLK": [ 82 ],
            "DI": [ 3131 ],
            "LSR": [ 81 ],
            "Q": [ 2681 ]
          }
        },
        "tb.fifo_test.interface_fifo.refresher.initialise_and_load_mode_register_fsm_state_TRELLIS_FF_Q_2": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 3129 ],
            "CLK": [ 82 ],
            "DI": [ 3132 ],
            "LSR": [ 81 ],
            "Q": [ 2682 ]
          }
        },
        "tb.fifo_test.interface_fifo.refresher.initialise_and_load_mode_register_fsm_state_TRELLIS_FF_Q_3": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "SET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:84.168-84.227"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 3129 ],
            "CLK": [ 82 ],
            "DI": [ 3133 ],
            "LSR": [ 81 ],
            "Q": [ 2683 ]
          }
        },
        "tb.fifo_test.interface_fifo.refresher.initialise_and_load_mode_register_fsm_state_TRELLIS_FF_Q_DI_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0010000000001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 2683 ],
            "B": [ 2680 ],
            "C": [ 2681 ],
            "D": [ 2682 ],
            "Z": [ 3130 ]
          }
        },
        "tb.fifo_test.interface_fifo.refresher.initialise_and_load_mode_register_fsm_state_TRELLIS_FF_Q_DI_LUT4_Z_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000011100001000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 2682 ],
            "B": [ 2683 ],
            "C": [ 2680 ],
            "D": [ 2681 ],
            "Z": [ 3131 ]
          }
        },
        "tb.fifo_test.interface_fifo.refresher.initialise_and_load_mode_register_fsm_state_TRELLIS_FF_Q_DI_LUT4_Z_2": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111110001011011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 2682 ],
            "B": [ 2681 ],
            "C": [ 2683 ],
            "D": [ 2680 ],
            "Z": [ 3132 ]
          }
        },
        "tb.fifo_test.interface_fifo.refresher.initialise_and_load_mode_register_fsm_state_TRELLIS_FF_Q_DI_LUT4_Z_3": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 3134 ],
            "C": [ 3032 ],
            "D": [ 3128 ],
            "Z": [ 3133 ]
          }
        },
        "tb.fifo_test.interface_fifo.refresher.refresh_level_TRELLIS_FF_Q": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 2764 ],
            "CLK": [ 82 ],
            "DI": [ 2851 ],
            "LSR": [ 81 ],
            "Q": [ 2856 ]
          }
        },
        "tb.fifo_test.interface_fifo.refresher.refresh_level_TRELLIS_FF_Q_1": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "SET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:69.162-69.213"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 82 ],
            "DI": [ 2827 ],
            "LSR": [ 81 ],
            "Q": [ 2808 ]
          }
        },
        "tb.fifo_test.interface_fifo.refresher.refresh_level_TRELLIS_FF_Q_10": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:68.164-68.215"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 82 ],
            "DI": [ 2891 ],
            "LSR": [ 81 ],
            "Q": [ 2794 ]
          }
        },
        "tb.fifo_test.interface_fifo.refresher.refresh_level_TRELLIS_FF_Q_11": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "SET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:69.162-69.213"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 82 ],
            "DI": [ 2842 ],
            "LSR": [ 81 ],
            "Q": [ 2800 ]
          }
        },
        "tb.fifo_test.interface_fifo.refresher.refresh_level_TRELLIS_FF_Q_12": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:68.164-68.215"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 82 ],
            "DI": [ 2806 ],
            "LSR": [ 81 ],
            "Q": [ 2799 ]
          }
        },
        "tb.fifo_test.interface_fifo.refresher.refresh_level_TRELLIS_FF_Q_13": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:68.164-68.215"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 82 ],
            "DI": [ 2815 ],
            "LSR": [ 81 ],
            "Q": [ 2746 ]
          }
        },
        "tb.fifo_test.interface_fifo.refresher.refresh_level_TRELLIS_FF_Q_14": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "SET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:69.162-69.213"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 82 ],
            "DI": [ 2845 ],
            "LSR": [ 81 ],
            "Q": [ 2745 ]
          }
        },
        "tb.fifo_test.interface_fifo.refresher.refresh_level_TRELLIS_FF_Q_15": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "SET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:69.162-69.213"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 82 ],
            "DI": [ 2848 ],
            "LSR": [ 81 ],
            "Q": [ 2752 ]
          }
        },
        "tb.fifo_test.interface_fifo.refresher.refresh_level_TRELLIS_FF_Q_16": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:68.164-68.215"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 82 ],
            "DI": [ 2874 ],
            "LSR": [ 81 ],
            "Q": [ 2751 ]
          }
        },
        "tb.fifo_test.interface_fifo.refresher.refresh_level_TRELLIS_FF_Q_17": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:68.164-68.215"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 82 ],
            "DI": [ 2871 ],
            "LSR": [ 81 ],
            "Q": [ 2757 ]
          }
        },
        "tb.fifo_test.interface_fifo.refresher.refresh_level_TRELLIS_FF_Q_18": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:68.164-68.215"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 82 ],
            "DI": [ 2765 ],
            "LSR": [ 81 ],
            "Q": [ 2756 ]
          }
        },
        "tb.fifo_test.interface_fifo.refresher.refresh_level_TRELLIS_FF_Q_19": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:68.164-68.215"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 82 ],
            "DI": [ 2773 ],
            "LSR": [ 81 ],
            "Q": [ 2767 ]
          }
        },
        "tb.fifo_test.interface_fifo.refresher.refresh_level_TRELLIS_FF_Q_2": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:68.164-68.215"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 82 ],
            "DI": [ 2866 ],
            "LSR": [ 81 ],
            "Q": [ 2807 ]
          }
        },
        "tb.fifo_test.interface_fifo.refresher.refresh_level_TRELLIS_FF_Q_20": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:68.164-68.215"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 82 ],
            "DI": [ 2822 ],
            "LSR": [ 81 ],
            "Q": [ 2766 ]
          }
        },
        "tb.fifo_test.interface_fifo.refresher.refresh_level_TRELLIS_FF_Q_21": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:68.164-68.215"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 82 ],
            "DI": [ 2825 ],
            "LSR": [ 81 ],
            "Q": [ 2741 ]
          }
        },
        "tb.fifo_test.interface_fifo.refresher.refresh_level_TRELLIS_FF_Q_22": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:68.164-68.215"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 82 ],
            "DI": [ 2854 ],
            "LSR": [ 81 ],
            "Q": [ 2740 ]
          }
        },
        "tb.fifo_test.interface_fifo.refresher.refresh_level_TRELLIS_FF_Q_3": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:68.164-68.215"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 82 ],
            "DI": [ 2783 ],
            "LSR": [ 81 ],
            "Q": [ 2775 ]
          }
        },
        "tb.fifo_test.interface_fifo.refresher.refresh_level_TRELLIS_FF_Q_4": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:68.164-68.215"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 82 ],
            "DI": [ 2881 ],
            "LSR": [ 81 ],
            "Q": [ 2774 ]
          }
        },
        "tb.fifo_test.interface_fifo.refresher.refresh_level_TRELLIS_FF_Q_5": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "SET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:69.162-69.213"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 82 ],
            "DI": [ 2829 ],
            "LSR": [ 81 ],
            "Q": [ 2785 ]
          }
        },
        "tb.fifo_test.interface_fifo.refresher.refresh_level_TRELLIS_FF_Q_6": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:68.164-68.215"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 82 ],
            "DI": [ 2886 ],
            "LSR": [ 81 ],
            "Q": [ 2784 ]
          }
        },
        "tb.fifo_test.interface_fifo.refresher.refresh_level_TRELLIS_FF_Q_7": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "SET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:69.162-69.213"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 82 ],
            "DI": [ 2833 ],
            "LSR": [ 81 ],
            "Q": [ 2790 ]
          }
        },
        "tb.fifo_test.interface_fifo.refresher.refresh_level_TRELLIS_FF_Q_8": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "SET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:69.162-69.213"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 82 ],
            "DI": [ 2836 ],
            "LSR": [ 81 ],
            "Q": [ 2789 ]
          }
        },
        "tb.fifo_test.interface_fifo.refresher.refresh_level_TRELLIS_FF_Q_9": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "SET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:69.162-69.213"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 82 ],
            "DI": [ 2839 ],
            "LSR": [ 81 ],
            "Q": [ 2795 ]
          }
        },
        "tb.fifo_test.interface_fifo.refresher.refreshes_to_do_TRELLIS_FF_Q": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:68.164-68.215"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 82 ],
            "DI": [ 3135 ],
            "LSR": [ 81 ],
            "Q": [ 2713 ]
          }
        },
        "tb.fifo_test.interface_fifo.refresher.refreshes_to_do_TRELLIS_FF_Q_1": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:68.164-68.215"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 82 ],
            "DI": [ 3136 ],
            "LSR": [ 81 ],
            "Q": [ 2719 ]
          }
        },
        "tb.fifo_test.interface_fifo.refresher.refreshes_to_do_TRELLIS_FF_Q_10": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:68.164-68.215"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 82 ],
            "DI": [ 3137 ],
            "LSR": [ 81 ],
            "Q": [ 2702 ]
          }
        },
        "tb.fifo_test.interface_fifo.refresher.refreshes_to_do_TRELLIS_FF_Q_10_DI_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0011111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 2691 ],
            "C": [ 2736 ],
            "D": [ 3138 ],
            "Z": [ 3137 ]
          }
        },
        "tb.fifo_test.interface_fifo.refresher.refreshes_to_do_TRELLIS_FF_Q_11": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:68.164-68.215"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 82 ],
            "DI": [ 3139 ],
            "LSR": [ 81 ],
            "Q": [ 2709 ]
          }
        },
        "tb.fifo_test.interface_fifo.refresher.refreshes_to_do_TRELLIS_FF_Q_11_DI_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0011111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 2691 ],
            "C": [ 2736 ],
            "D": [ 3140 ],
            "Z": [ 3139 ]
          }
        },
        "tb.fifo_test.interface_fifo.refresher.refreshes_to_do_TRELLIS_FF_Q_12": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:68.164-68.215"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 82 ],
            "DI": [ 3141 ],
            "LSR": [ 81 ],
            "Q": [ 2708 ]
          }
        },
        "tb.fifo_test.interface_fifo.refresher.refreshes_to_do_TRELLIS_FF_Q_12_DI_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0011111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 2691 ],
            "C": [ 2736 ],
            "D": [ 3142 ],
            "Z": [ 3141 ]
          }
        },
        "tb.fifo_test.interface_fifo.refresher.refreshes_to_do_TRELLIS_FF_Q_13": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:68.164-68.215"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 82 ],
            "DI": [ 3143 ],
            "LSR": [ 81 ],
            "Q": [ 2714 ]
          }
        },
        "tb.fifo_test.interface_fifo.refresher.refreshes_to_do_TRELLIS_FF_Q_13_DI_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0011111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 2691 ],
            "C": [ 2736 ],
            "D": [ 3144 ],
            "Z": [ 3143 ]
          }
        },
        "tb.fifo_test.interface_fifo.refresher.refreshes_to_do_TRELLIS_FF_Q_1_DI_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0011111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 2691 ],
            "C": [ 2736 ],
            "D": [ 3145 ],
            "Z": [ 3136 ]
          }
        },
        "tb.fifo_test.interface_fifo.refresher.refreshes_to_do_TRELLIS_FF_Q_2": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:68.164-68.215"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 82 ],
            "DI": [ 3146 ],
            "LSR": [ 81 ],
            "Q": [ 2718 ]
          }
        },
        "tb.fifo_test.interface_fifo.refresher.refreshes_to_do_TRELLIS_FF_Q_2_DI_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0011111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 2691 ],
            "C": [ 2736 ],
            "D": [ 3147 ],
            "Z": [ 3146 ]
          }
        },
        "tb.fifo_test.interface_fifo.refresher.refreshes_to_do_TRELLIS_FF_Q_3": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:68.164-68.215"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 82 ],
            "DI": [ 3148 ],
            "LSR": [ 81 ],
            "Q": [ 2728 ]
          }
        },
        "tb.fifo_test.interface_fifo.refresher.refreshes_to_do_TRELLIS_FF_Q_3_DI_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0011111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 2691 ],
            "C": [ 2736 ],
            "D": [ 3149 ],
            "Z": [ 3148 ]
          }
        },
        "tb.fifo_test.interface_fifo.refresher.refreshes_to_do_TRELLIS_FF_Q_4": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:68.164-68.215"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 82 ],
            "DI": [ 3150 ],
            "LSR": [ 81 ],
            "Q": [ 2727 ]
          }
        },
        "tb.fifo_test.interface_fifo.refresher.refreshes_to_do_TRELLIS_FF_Q_4_DI_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0011111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 2691 ],
            "C": [ 2736 ],
            "D": [ 3151 ],
            "Z": [ 3150 ]
          }
        },
        "tb.fifo_test.interface_fifo.refresher.refreshes_to_do_TRELLIS_FF_Q_5": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:68.164-68.215"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 82 ],
            "DI": [ 3152 ],
            "LSR": [ 81 ],
            "Q": [ 2698 ]
          }
        },
        "tb.fifo_test.interface_fifo.refresher.refreshes_to_do_TRELLIS_FF_Q_5_DI_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0011111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 2691 ],
            "C": [ 2736 ],
            "D": [ 3153 ],
            "Z": [ 3152 ]
          }
        },
        "tb.fifo_test.interface_fifo.refresher.refreshes_to_do_TRELLIS_FF_Q_6": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:68.164-68.215"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 82 ],
            "DI": [ 3154 ],
            "LSR": [ 81 ],
            "Q": [ 2697 ]
          }
        },
        "tb.fifo_test.interface_fifo.refresher.refreshes_to_do_TRELLIS_FF_Q_6_DI_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0011111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 2691 ],
            "C": [ 2736 ],
            "D": [ 3155 ],
            "Z": [ 3154 ]
          }
        },
        "tb.fifo_test.interface_fifo.refresher.refreshes_to_do_TRELLIS_FF_Q_7": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:68.164-68.215"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 82 ],
            "DI": [ 3156 ],
            "LSR": [ 81 ],
            "Q": [ 2724 ]
          }
        },
        "tb.fifo_test.interface_fifo.refresher.refreshes_to_do_TRELLIS_FF_Q_7_DI_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0011111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 2691 ],
            "C": [ 2736 ],
            "D": [ 3157 ],
            "Z": [ 3156 ]
          }
        },
        "tb.fifo_test.interface_fifo.refresher.refreshes_to_do_TRELLIS_FF_Q_8": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:68.164-68.215"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 82 ],
            "DI": [ 3158 ],
            "LSR": [ 81 ],
            "Q": [ 2723 ]
          }
        },
        "tb.fifo_test.interface_fifo.refresher.refreshes_to_do_TRELLIS_FF_Q_8_DI_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0011111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 2691 ],
            "C": [ 2736 ],
            "D": [ 3159 ],
            "Z": [ 3158 ]
          }
        },
        "tb.fifo_test.interface_fifo.refresher.refreshes_to_do_TRELLIS_FF_Q_9": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:68.164-68.215"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 82 ],
            "DI": [ 3160 ],
            "LSR": [ 81 ],
            "Q": [ 2703 ]
          }
        },
        "tb.fifo_test.interface_fifo.refresher.refreshes_to_do_TRELLIS_FF_Q_9_DI_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0011111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 2691 ],
            "C": [ 2736 ],
            "D": [ 3161 ],
            "Z": [ 3160 ]
          }
        },
        "tb.fifo_test.interface_fifo.refresher.refreshes_to_do_TRELLIS_FF_Q_DI_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0011111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 2691 ],
            "C": [ 2736 ],
            "D": [ 3162 ],
            "Z": [ 3135 ]
          }
        },
        "tb.fifo_test.interface_fifo.refresher.refreshes_to_do_TRELLIS_FF_Q_DI_LUT4_Z_D_CCU2C_S0": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/controller_refresh.py:131|/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/arith_map.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ "1" ],
            "A1": [ "1" ],
            "B0": [ 2752 ],
            "B1": [ 2745 ],
            "C0": [ "1" ],
            "C1": [ "1" ],
            "CIN": [ 3163 ],
            "COUT": [ 3164 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 3165 ],
            "S1": [ 3166 ]
          }
        },
        "tb.fifo_test.interface_fifo.refresher.refreshes_to_do_TRELLIS_FF_Q_DI_LUT4_Z_D_CCU2C_S0_1": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/controller_refresh.py:131|/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/arith_map.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ "0" ],
            "A1": [ "0" ],
            "B0": [ 2757 ],
            "B1": [ 2751 ],
            "C0": [ "1" ],
            "C1": [ "1" ],
            "CIN": [ 3167 ],
            "COUT": [ 3163 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 3168 ],
            "S1": [ 3169 ]
          }
        },
        "tb.fifo_test.interface_fifo.refresher.refreshes_to_do_TRELLIS_FF_Q_DI_LUT4_Z_D_CCU2C_S0_10": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/controller_refresh.py:131|/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/arith_map.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ "0" ],
            "A1": [ "0" ],
            "B0": [ 2746 ],
            "B1": [ 2799 ],
            "C0": [ "1" ],
            "C1": [ "1" ],
            "CIN": [ 3164 ],
            "COUT": [ 3170 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 3151 ],
            "S1": [ 3149 ]
          }
        },
        "tb.fifo_test.interface_fifo.refresher.refreshes_to_do_TRELLIS_FF_Q_DI_LUT4_Z_D_CCU2C_S0_11": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/controller_refresh.py:131|/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/arith_map.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ "0" ],
            "A1": [ "0" ],
            "B0": [ 2856 ],
            "B1": [ 2740 ],
            "C0": [ "1" ],
            "C1": [ "1" ],
            "CIN": [ "1" ],
            "COUT": [ 3171 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 3172 ],
            "S1": [ 3173 ]
          }
        },
        "tb.fifo_test.interface_fifo.refresher.refreshes_to_do_TRELLIS_FF_Q_DI_LUT4_Z_D_CCU2C_S0_2": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/controller_refresh.py:131|/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/arith_map.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ "0" ],
            "A1": [ "0" ],
            "B0": [ 2767 ],
            "B1": [ 2756 ],
            "C0": [ "1" ],
            "C1": [ "1" ],
            "CIN": [ 3174 ],
            "COUT": [ 3167 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 3175 ],
            "S1": [ 3176 ]
          }
        },
        "tb.fifo_test.interface_fifo.refresher.refreshes_to_do_TRELLIS_FF_Q_DI_LUT4_Z_D_CCU2C_S0_3": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/controller_refresh.py:131|/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/arith_map.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ "0" ],
            "A1": [ "0" ],
            "B0": [ 2741 ],
            "B1": [ 2766 ],
            "C0": [ "1" ],
            "C1": [ "1" ],
            "CIN": [ 3171 ],
            "COUT": [ 3174 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 3177 ],
            "S1": [ 3178 ]
          }
        },
        "tb.fifo_test.interface_fifo.refresher.refreshes_to_do_TRELLIS_FF_Q_DI_LUT4_Z_D_CCU2C_S0_4": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/controller_refresh.py:131|/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/arith_map.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ "1" ],
            "A1": [ "0" ],
            "B0": [ 2808 ],
            "B1": [ "0" ],
            "C0": [ "1" ],
            "C1": [ "1" ],
            "CIN": [ 3179 ],
            "COUT": [ 3180 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 3155 ],
            "S1": [ 3153 ]
          }
        },
        "tb.fifo_test.interface_fifo.refresher.refreshes_to_do_TRELLIS_FF_Q_DI_LUT4_Z_D_CCU2C_S0_5": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/controller_refresh.py:131|/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/arith_map.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ "0" ],
            "A1": [ "0" ],
            "B0": [ 2775 ],
            "B1": [ 2807 ],
            "C0": [ "1" ],
            "C1": [ "1" ],
            "CIN": [ 3181 ],
            "COUT": [ 3179 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 3159 ],
            "S1": [ 3157 ]
          }
        },
        "tb.fifo_test.interface_fifo.refresher.refreshes_to_do_TRELLIS_FF_Q_DI_LUT4_Z_D_CCU2C_S0_6": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/controller_refresh.py:131|/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/arith_map.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ "1" ],
            "A1": [ "0" ],
            "B0": [ 2785 ],
            "B1": [ 2774 ],
            "C0": [ "1" ],
            "C1": [ "1" ],
            "CIN": [ 3182 ],
            "COUT": [ 3181 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 3138 ],
            "S1": [ 3161 ]
          }
        },
        "tb.fifo_test.interface_fifo.refresher.refreshes_to_do_TRELLIS_FF_Q_DI_LUT4_Z_D_CCU2C_S0_7": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/controller_refresh.py:131|/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/arith_map.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ "1" ],
            "A1": [ "0" ],
            "B0": [ 2790 ],
            "B1": [ 2784 ],
            "C0": [ "1" ],
            "C1": [ "1" ],
            "CIN": [ 3183 ],
            "COUT": [ 3182 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 3142 ],
            "S1": [ 3140 ]
          }
        },
        "tb.fifo_test.interface_fifo.refresher.refreshes_to_do_TRELLIS_FF_Q_DI_LUT4_Z_D_CCU2C_S0_8": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/controller_refresh.py:131|/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/arith_map.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ "1" ],
            "A1": [ "1" ],
            "B0": [ 2795 ],
            "B1": [ 2789 ],
            "C0": [ "1" ],
            "C1": [ "1" ],
            "CIN": [ 3184 ],
            "COUT": [ 3183 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 3162 ],
            "S1": [ 3144 ]
          }
        },
        "tb.fifo_test.interface_fifo.refresher.refreshes_to_do_TRELLIS_FF_Q_DI_LUT4_Z_D_CCU2C_S0_9": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/controller_refresh.py:131|/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/arith_map.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ "1" ],
            "A1": [ "0" ],
            "B0": [ 2800 ],
            "B1": [ 2794 ],
            "C0": [ "1" ],
            "C1": [ "1" ],
            "CIN": [ 3170 ],
            "COUT": [ 3184 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 3147 ],
            "S1": [ 3145 ]
          }
        },
        "tb.fifo_test.interface_fifo.refresher.shift_timer$34_TRELLIS_FF_Q": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "SET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:84.168-84.227"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 3185 ],
            "CLK": [ 82 ],
            "DI": [ 3035 ],
            "LSR": [ 81 ],
            "Q": [ 3033 ]
          }
        },
        "tb.fifo_test.interface_fifo.refresher.shift_timer$34_TRELLIS_FF_Q_1": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "SET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:84.168-84.227"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 3185 ],
            "CLK": [ 82 ],
            "DI": [ 3186 ],
            "LSR": [ 81 ],
            "Q": [ 3034 ]
          }
        },
        "tb.fifo_test.interface_fifo.refresher.shift_timer$34_TRELLIS_FF_Q_1_DI_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:119.33-120.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 3034 ],
            "D": [ 3033 ],
            "Z": [ 3186 ]
          }
        },
        "tb.fifo_test.interface_fifo.refresher.shift_timer$34_TRELLIS_FF_Q_CE_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:119.33-120.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 2691 ],
            "D": [ 3030 ],
            "Z": [ 3185 ]
          }
        },
        "tb.fifo_test.interface_fifo.refresher.shift_timer_TRELLIS_FF_Q": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "SET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:84.168-84.227"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 3187 ],
            "CLK": [ 82 ],
            "DI": [ 3188 ],
            "LSR": [ 81 ],
            "Q": [ 3189 ]
          }
        },
        "tb.fifo_test.interface_fifo.refresher.shift_timer_TRELLIS_FF_Q_1": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "SET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:84.168-84.227"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 3187 ],
            "CLK": [ 82 ],
            "DI": [ 3190 ],
            "LSR": [ 81 ],
            "Q": [ 3191 ]
          }
        },
        "tb.fifo_test.interface_fifo.refresher.shift_timer_TRELLIS_FF_Q_1_DI_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:119.33-120.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 3191 ],
            "D": [ 3189 ],
            "Z": [ 3190 ]
          }
        },
        "tb.fifo_test.interface_fifo.refresher.shift_timer_TRELLIS_FF_Q_CE_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 2691 ],
            "C": [ 3134 ],
            "D": [ 3032 ],
            "Z": [ 3187 ]
          }
        },
        "tb.fifo_test.interface_fifo.refresher.shift_timer_TRELLIS_FF_Q_CE_LUT4_Z_C_LUT4_B": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 3134 ],
            "C": [ 2683 ],
            "D": [ 2684 ],
            "Z": [ 3192 ]
          }
        },
        "tb.fifo_test.interface_fifo.refresher.shift_timer_TRELLIS_FF_Q_CE_LUT4_Z_C_LUT4_B_Z_LUT4_B": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0011000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 3193 ],
            "C": [ 3192 ],
            "D": [ 2679 ],
            "Z": [ 2676 ]
          }
        },
        "tb.fifo_test.interface_fifo.refresher.shift_timer_TRELLIS_FF_Q_CE_LUT4_Z_C_LUT4_B_Z_LUT4_C": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:119.33-120.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 3192 ],
            "D": [ 2679 ],
            "Z": [ 2674 ]
          }
        },
        "tb.fifo_test.interface_fifo.refresher.shift_timer_TRELLIS_FF_Q_CE_LUT4_Z_C_LUT4_B_Z_LUT4_D": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:119.33-120.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 2691 ],
            "D": [ 3193 ],
            "Z": [ 2672 ]
          }
        },
        "tb.fifo_test.interface_fifo.refresher.shift_timer_TRELLIS_FF_Q_CE_LUT4_Z_C_LUT4_B_Z_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0001000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 2682 ],
            "B": [ 2681 ],
            "C": [ 2680 ],
            "D": [ 2683 ],
            "Z": [ 3193 ]
          }
        },
        "tb.fifo_test.interface_fifo.refresher.shift_timer_TRELLIS_FF_Q_CE_LUT4_Z_C_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:119.33-120.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 2680 ],
            "D": [ 2681 ],
            "Z": [ 3134 ]
          }
        },
        "tb.fifo_test.interface_fifo.refresher.shift_timer_TRELLIS_FF_Q_CE_LUT4_Z_D_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111011001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 2681 ],
            "B": [ 2683 ],
            "C": [ 2682 ],
            "D": [ 2680 ],
            "Z": [ 3128 ]
          }
        },
        "tb.fifo_test.interface_fifo.refresher.shift_timer_TRELLIS_FF_Q_CE_LUT4_Z_D_LUT4_Z_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:119.33-120.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 2682 ],
            "D": [ 2683 ],
            "Z": [ 3032 ]
          }
        },
        "tb.fifo_test.interface_fifo.refresher.shift_timer_TRELLIS_FF_Q_DI_LUT4_B": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0011000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 3188 ],
            "C": [ 3032 ],
            "D": [ 3134 ],
            "Z": [ 3194 ]
          }
        },
        "tb.fifo_test.interface_fifo.refresher.shift_timer_TRELLIS_FF_Q_DI_LUT4_B_Z_LUT4_C": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000111000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 3128 ],
            "B": [ 3008 ],
            "C": [ 3194 ],
            "D": [ 3195 ],
            "Z": [ 3129 ]
          }
        },
        "tb.fifo_test.interface_fifo.refresher.shift_timer_TRELLIS_FF_Q_DI_LUT4_B_Z_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:138.19-138.63"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 3196 ],
            "BLUT": [ 3197 ],
            "C0": [ 2691 ],
            "Z": [ 3195 ]
          }
        },
        "tb.fifo_test.interface_fifo.refresher.shift_timer_TRELLIS_FF_Q_DI_LUT4_B_Z_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000001101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:136.39-137.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 3030 ],
            "B": [ 3035 ],
            "C": [ 2981 ],
            "D": [ 3031 ],
            "Z": [ 3196 ]
          }
        },
        "tb.fifo_test.interface_fifo.refresher.shift_timer_TRELLIS_FF_Q_DI_LUT4_B_Z_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:134.39-135.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ "0" ],
            "Z": [ 3197 ]
          }
        },
        "tb.fifo_test.interface_fifo.refresher.shift_timer_TRELLIS_FF_Q_DI_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:119.33-120.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 3189 ],
            "D": [ 3191 ],
            "Z": [ 3188 ]
          }
        },
        "tb.fifo_test.interface_fifo.refresher.ui__initialised_LUT4_C": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000011111100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 548 ],
            "C": [ 1752 ],
            "D": [ 1202 ],
            "Z": [ 663 ]
          }
        },
        "tb.fifo_test.interface_fifo.refresher.ui__initialised_TRELLIS_FF_Q": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:68.164-68.215"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 82 ],
            "DI": [ 2736 ],
            "LSR": [ 81 ],
            "Q": [ 1752 ]
          }
        },
        "tb.fifo_test.interface_fifo.refresher.ui__refresh_in_progress_LUT4_B": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000111000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 1754 ],
            "B": [ 3198 ],
            "C": [ 548 ],
            "D": [ 1202 ],
            "Z": [ 1207 ]
          }
        },
        "tb.fifo_test.interface_fifo.refresher.ui__refresh_in_progress_LUT4_B_Z_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000101000000011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 1755 ],
            "B": [ 1752 ],
            "C": [ 1202 ],
            "D": [ 548 ],
            "Z": [ 1206 ]
          }
        },
        "tb.fifo_test.interface_fifo.refresher.ui__refresh_in_progress_LUT4_B_Z_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:138.19-138.63"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 1761 ],
            "BLUT": [ 3199 ],
            "C0": [ 548 ],
            "Z": [ 1208 ]
          }
        },
        "tb.fifo_test.interface_fifo.refresher.ui__refresh_in_progress_LUT4_B_Z_PFUMX_Z_1": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:138.19-138.63"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 1758 ],
            "BLUT": [ 3200 ],
            "C0": [ 1202 ],
            "Z": [ 1209 ]
          }
        },
        "tb.fifo_test.interface_fifo.refresher.ui__refresh_in_progress_LUT4_B_Z_PFUMX_Z_1_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:134.39-135.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ "0" ],
            "Z": [ 3200 ]
          }
        },
        "tb.fifo_test.interface_fifo.refresher.ui__refresh_in_progress_LUT4_B_Z_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:134.39-135.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ "0" ],
            "Z": [ 3199 ]
          }
        },
        "tb.fifo_test.interface_fifo.refresher.ui__refresh_in_progress_TRELLIS_FF_Q": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:68.164-68.215"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 82 ],
            "DI": [ 2983 ],
            "LSR": [ 81 ],
            "Q": [ 3198 ]
          }
        },
        "tb.fifo_test.interface_fifo.refresher.ui__request_to_refresh_soon_TRELLIS_FF_Q": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:68.164-68.215"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 82 ],
            "DI": [ 2987 ],
            "LSR": [ 81 ],
            "Q": [ 1754 ]
          }
        },
        "tb.fifo_test.interface_fifo.refresher_ui__enable_refresh_LUT4_D": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:119.33-120.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 3198 ],
            "D": [ 2958 ],
            "Z": [ 1858 ]
          }
        },
        "tb.fifo_test.interface_fifo.refresher_ui__enable_refresh_TRELLIS_FF_Q": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 3201 ],
            "CLK": [ 82 ],
            "DI": [ 1754 ],
            "LSR": [ 81 ],
            "Q": [ 2958 ]
          }
        },
        "tb.fifo_test.interface_fifo.rw_ui__in_progress_LUT4_C": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0011111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 1754 ],
            "C": [ 3202 ],
            "D": [ 1207 ],
            "Z": [ 3201 ]
          }
        },
        "tb.fifo_test.interface_fifo.rw_ui__in_progress_TRELLIS_FF_Q": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:68.164-68.215"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 82 ],
            "DI": [ 2612 ],
            "LSR": [ 81 ],
            "Q": [ 3202 ]
          }
        },
        "tb.fifo_test.interface_fifo.rw_ui__r_cipo__r_data_TRELLIS_FF_Q": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:68.164-68.215"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 82 ],
            "DI": [ 2613 ],
            "LSR": [ 81 ],
            "Q": [ 1415 ]
          }
        },
        "tb.fifo_test.interface_fifo.rw_ui__r_cipo__r_data_TRELLIS_FF_Q_1": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:68.164-68.215"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 82 ],
            "DI": [ 2614 ],
            "LSR": [ 81 ],
            "Q": [ 1390 ]
          }
        },
        "tb.fifo_test.interface_fifo.rw_ui__r_cipo__r_data_TRELLIS_FF_Q_10": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:68.164-68.215"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 82 ],
            "DI": [ 2615 ],
            "LSR": [ 81 ],
            "Q": [ 1374 ]
          }
        },
        "tb.fifo_test.interface_fifo.rw_ui__r_cipo__r_data_TRELLIS_FF_Q_11": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:68.164-68.215"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 82 ],
            "DI": [ 2616 ],
            "LSR": [ 81 ],
            "Q": [ 1377 ]
          }
        },
        "tb.fifo_test.interface_fifo.rw_ui__r_cipo__r_data_TRELLIS_FF_Q_12": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:68.164-68.215"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 82 ],
            "DI": [ 2617 ],
            "LSR": [ 81 ],
            "Q": [ 1380 ]
          }
        },
        "tb.fifo_test.interface_fifo.rw_ui__r_cipo__r_data_TRELLIS_FF_Q_13": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:68.164-68.215"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 82 ],
            "DI": [ 2618 ],
            "LSR": [ 81 ],
            "Q": [ 1383 ]
          }
        },
        "tb.fifo_test.interface_fifo.rw_ui__r_cipo__r_data_TRELLIS_FF_Q_14": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:68.164-68.215"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 82 ],
            "DI": [ 2619 ],
            "LSR": [ 81 ],
            "Q": [ 1386 ]
          }
        },
        "tb.fifo_test.interface_fifo.rw_ui__r_cipo__r_data_TRELLIS_FF_Q_15": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:68.164-68.215"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 82 ],
            "DI": [ 2620 ],
            "LSR": [ 81 ],
            "Q": [ 1389 ]
          }
        },
        "tb.fifo_test.interface_fifo.rw_ui__r_cipo__r_data_TRELLIS_FF_Q_2": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:68.164-68.215"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 82 ],
            "DI": [ 2621 ],
            "LSR": [ 81 ],
            "Q": [ 1393 ]
          }
        },
        "tb.fifo_test.interface_fifo.rw_ui__r_cipo__r_data_TRELLIS_FF_Q_3": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:68.164-68.215"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 82 ],
            "DI": [ 2622 ],
            "LSR": [ 81 ],
            "Q": [ 1396 ]
          }
        },
        "tb.fifo_test.interface_fifo.rw_ui__r_cipo__r_data_TRELLIS_FF_Q_4": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:68.164-68.215"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 82 ],
            "DI": [ 2623 ],
            "LSR": [ 81 ],
            "Q": [ 1399 ]
          }
        },
        "tb.fifo_test.interface_fifo.rw_ui__r_cipo__r_data_TRELLIS_FF_Q_5": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:68.164-68.215"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 82 ],
            "DI": [ 2624 ],
            "LSR": [ 81 ],
            "Q": [ 1402 ]
          }
        },
        "tb.fifo_test.interface_fifo.rw_ui__r_cipo__r_data_TRELLIS_FF_Q_6": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:68.164-68.215"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 82 ],
            "DI": [ 2625 ],
            "LSR": [ 81 ],
            "Q": [ 1405 ]
          }
        },
        "tb.fifo_test.interface_fifo.rw_ui__r_cipo__r_data_TRELLIS_FF_Q_7": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:68.164-68.215"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 82 ],
            "DI": [ 2626 ],
            "LSR": [ 81 ],
            "Q": [ 1408 ]
          }
        },
        "tb.fifo_test.interface_fifo.rw_ui__r_cipo__r_data_TRELLIS_FF_Q_8": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:68.164-68.215"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 82 ],
            "DI": [ 2627 ],
            "LSR": [ 81 ],
            "Q": [ 1411 ]
          }
        },
        "tb.fifo_test.interface_fifo.rw_ui__r_cipo__r_data_TRELLIS_FF_Q_9": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:68.164-68.215"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 82 ],
            "DI": [ 2628 ],
            "LSR": [ 81 ],
            "Q": [ 1414 ]
          }
        },
        "tb.fifo_test.interface_fifo.rw_ui__r_cipo__read_active_TRELLIS_FF_Q": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:68.164-68.215"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 82 ],
            "DI": [ 2629 ],
            "LSR": [ 81 ],
            "Q": [ 1373 ]
          }
        },
        "tb.fifo_test.interface_fifo.rw_ui__rw_copi__addr_TRELLIS_FF_Q": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 548 ],
            "CLK": [ 82 ],
            "DI": [ 3203 ],
            "LSR": [ 81 ],
            "Q": [ 2630 ]
          }
        },
        "tb.fifo_test.interface_fifo.rw_ui__rw_copi__addr_TRELLIS_FF_Q_1": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 548 ],
            "CLK": [ 82 ],
            "DI": [ 3204 ],
            "LSR": [ 81 ],
            "Q": [ 2631 ]
          }
        },
        "tb.fifo_test.interface_fifo.rw_ui__rw_copi__addr_TRELLIS_FF_Q_10": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 548 ],
            "CLK": [ 82 ],
            "DI": [ 3205 ],
            "LSR": [ 81 ],
            "Q": [ 2632 ]
          }
        },
        "tb.fifo_test.interface_fifo.rw_ui__rw_copi__addr_TRELLIS_FF_Q_10_DI_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1010110000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 590 ],
            "B": [ 669 ],
            "C": [ 591 ],
            "D": [ 547 ],
            "Z": [ 3205 ]
          }
        },
        "tb.fifo_test.interface_fifo.rw_ui__rw_copi__addr_TRELLIS_FF_Q_11": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 548 ],
            "CLK": [ 82 ],
            "DI": [ 3206 ],
            "LSR": [ 81 ],
            "Q": [ 2633 ]
          }
        },
        "tb.fifo_test.interface_fifo.rw_ui__rw_copi__addr_TRELLIS_FF_Q_11_DI_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1010110000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 594 ],
            "B": [ 673 ],
            "C": [ 591 ],
            "D": [ 547 ],
            "Z": [ 3206 ]
          }
        },
        "tb.fifo_test.interface_fifo.rw_ui__rw_copi__addr_TRELLIS_FF_Q_12": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 548 ],
            "CLK": [ 82 ],
            "DI": [ 3207 ],
            "LSR": [ 81 ],
            "Q": [ 2634 ]
          }
        },
        "tb.fifo_test.interface_fifo.rw_ui__rw_copi__addr_TRELLIS_FF_Q_12_DI_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1010110000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 597 ],
            "B": [ 676 ],
            "C": [ 591 ],
            "D": [ 547 ],
            "Z": [ 3207 ]
          }
        },
        "tb.fifo_test.interface_fifo.rw_ui__rw_copi__addr_TRELLIS_FF_Q_13": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 548 ],
            "CLK": [ 82 ],
            "DI": [ 3208 ],
            "LSR": [ 81 ],
            "Q": [ 2635 ]
          }
        },
        "tb.fifo_test.interface_fifo.rw_ui__rw_copi__addr_TRELLIS_FF_Q_13_DI_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1010110000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 600 ],
            "B": [ 679 ],
            "C": [ 591 ],
            "D": [ 547 ],
            "Z": [ 3208 ]
          }
        },
        "tb.fifo_test.interface_fifo.rw_ui__rw_copi__addr_TRELLIS_FF_Q_14": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 548 ],
            "CLK": [ 82 ],
            "DI": [ 3209 ],
            "LSR": [ 81 ],
            "Q": [ 2636 ]
          }
        },
        "tb.fifo_test.interface_fifo.rw_ui__rw_copi__addr_TRELLIS_FF_Q_14_DI_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1010110000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 603 ],
            "B": [ 682 ],
            "C": [ 591 ],
            "D": [ 547 ],
            "Z": [ 3209 ]
          }
        },
        "tb.fifo_test.interface_fifo.rw_ui__rw_copi__addr_TRELLIS_FF_Q_15": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 548 ],
            "CLK": [ 82 ],
            "DI": [ 3210 ],
            "LSR": [ 81 ],
            "Q": [ 2637 ]
          }
        },
        "tb.fifo_test.interface_fifo.rw_ui__rw_copi__addr_TRELLIS_FF_Q_15_DI_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1010110000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 606 ],
            "B": [ 685 ],
            "C": [ 591 ],
            "D": [ 547 ],
            "Z": [ 3210 ]
          }
        },
        "tb.fifo_test.interface_fifo.rw_ui__rw_copi__addr_TRELLIS_FF_Q_16": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 548 ],
            "CLK": [ 82 ],
            "DI": [ 3211 ],
            "LSR": [ 81 ],
            "Q": [ 2638 ]
          }
        },
        "tb.fifo_test.interface_fifo.rw_ui__rw_copi__addr_TRELLIS_FF_Q_16_DI_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1010110000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 609 ],
            "B": [ 688 ],
            "C": [ 591 ],
            "D": [ 547 ],
            "Z": [ 3211 ]
          }
        },
        "tb.fifo_test.interface_fifo.rw_ui__rw_copi__addr_TRELLIS_FF_Q_17": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 548 ],
            "CLK": [ 82 ],
            "DI": [ 3212 ],
            "LSR": [ 81 ],
            "Q": [ 2639 ]
          }
        },
        "tb.fifo_test.interface_fifo.rw_ui__rw_copi__addr_TRELLIS_FF_Q_17_DI_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1010110000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 612 ],
            "B": [ 691 ],
            "C": [ 591 ],
            "D": [ 547 ],
            "Z": [ 3212 ]
          }
        },
        "tb.fifo_test.interface_fifo.rw_ui__rw_copi__addr_TRELLIS_FF_Q_18": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 548 ],
            "CLK": [ 82 ],
            "DI": [ 3213 ],
            "LSR": [ 81 ],
            "Q": [ 2640 ]
          }
        },
        "tb.fifo_test.interface_fifo.rw_ui__rw_copi__addr_TRELLIS_FF_Q_18_DI_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1010110000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 615 ],
            "B": [ 694 ],
            "C": [ 591 ],
            "D": [ 547 ],
            "Z": [ 3213 ]
          }
        },
        "tb.fifo_test.interface_fifo.rw_ui__rw_copi__addr_TRELLIS_FF_Q_19": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 548 ],
            "CLK": [ 82 ],
            "DI": [ 3214 ],
            "LSR": [ 81 ],
            "Q": [ 2641 ]
          }
        },
        "tb.fifo_test.interface_fifo.rw_ui__rw_copi__addr_TRELLIS_FF_Q_19_DI_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1010110000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 618 ],
            "B": [ 697 ],
            "C": [ 591 ],
            "D": [ 547 ],
            "Z": [ 3214 ]
          }
        },
        "tb.fifo_test.interface_fifo.rw_ui__rw_copi__addr_TRELLIS_FF_Q_1_DI_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1010110000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 588 ],
            "B": [ 667 ],
            "C": [ 591 ],
            "D": [ 547 ],
            "Z": [ 3204 ]
          }
        },
        "tb.fifo_test.interface_fifo.rw_ui__rw_copi__addr_TRELLIS_FF_Q_2": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 548 ],
            "CLK": [ 82 ],
            "DI": [ 3215 ],
            "LSR": [ 81 ],
            "Q": [ 2642 ]
          }
        },
        "tb.fifo_test.interface_fifo.rw_ui__rw_copi__addr_TRELLIS_FF_Q_20": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 548 ],
            "CLK": [ 82 ],
            "DI": [ 3216 ],
            "LSR": [ 81 ],
            "Q": [ 2643 ]
          }
        },
        "tb.fifo_test.interface_fifo.rw_ui__rw_copi__addr_TRELLIS_FF_Q_20_DI_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1010110000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 624 ],
            "B": [ 703 ],
            "C": [ 591 ],
            "D": [ 547 ],
            "Z": [ 3216 ]
          }
        },
        "tb.fifo_test.interface_fifo.rw_ui__rw_copi__addr_TRELLIS_FF_Q_21": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 548 ],
            "CLK": [ 82 ],
            "DI": [ 3217 ],
            "LSR": [ 81 ],
            "Q": [ 2644 ]
          }
        },
        "tb.fifo_test.interface_fifo.rw_ui__rw_copi__addr_TRELLIS_FF_Q_21_DI_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1010110000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 627 ],
            "B": [ 706 ],
            "C": [ 591 ],
            "D": [ 547 ],
            "Z": [ 3217 ]
          }
        },
        "tb.fifo_test.interface_fifo.rw_ui__rw_copi__addr_TRELLIS_FF_Q_2_DI_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1010110000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 622 ],
            "B": [ 701 ],
            "C": [ 591 ],
            "D": [ 547 ],
            "Z": [ 3215 ]
          }
        },
        "tb.fifo_test.interface_fifo.rw_ui__rw_copi__addr_TRELLIS_FF_Q_3": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 548 ],
            "CLK": [ 82 ],
            "DI": [ 3218 ],
            "LSR": [ 81 ],
            "Q": [ 2645 ]
          }
        },
        "tb.fifo_test.interface_fifo.rw_ui__rw_copi__addr_TRELLIS_FF_Q_3_DI_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1010110000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 631 ],
            "B": [ 710 ],
            "C": [ 591 ],
            "D": [ 547 ],
            "Z": [ 3218 ]
          }
        },
        "tb.fifo_test.interface_fifo.rw_ui__rw_copi__addr_TRELLIS_FF_Q_4": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 548 ],
            "CLK": [ 82 ],
            "DI": [ 3219 ],
            "LSR": [ 81 ],
            "Q": [ 2646 ]
          }
        },
        "tb.fifo_test.interface_fifo.rw_ui__rw_copi__addr_TRELLIS_FF_Q_4_DI_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1010110000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 634 ],
            "B": [ 713 ],
            "C": [ 591 ],
            "D": [ 547 ],
            "Z": [ 3219 ]
          }
        },
        "tb.fifo_test.interface_fifo.rw_ui__rw_copi__addr_TRELLIS_FF_Q_5": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 548 ],
            "CLK": [ 82 ],
            "DI": [ 3220 ],
            "LSR": [ 81 ],
            "Q": [ 2647 ]
          }
        },
        "tb.fifo_test.interface_fifo.rw_ui__rw_copi__addr_TRELLIS_FF_Q_5_DI_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1010110000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 637 ],
            "B": [ 716 ],
            "C": [ 591 ],
            "D": [ 547 ],
            "Z": [ 3220 ]
          }
        },
        "tb.fifo_test.interface_fifo.rw_ui__rw_copi__addr_TRELLIS_FF_Q_6": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 548 ],
            "CLK": [ 82 ],
            "DI": [ 3221 ],
            "LSR": [ 81 ],
            "Q": [ 2648 ]
          }
        },
        "tb.fifo_test.interface_fifo.rw_ui__rw_copi__addr_TRELLIS_FF_Q_6_DI_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1010110000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 640 ],
            "B": [ 719 ],
            "C": [ 591 ],
            "D": [ 547 ],
            "Z": [ 3221 ]
          }
        },
        "tb.fifo_test.interface_fifo.rw_ui__rw_copi__addr_TRELLIS_FF_Q_7": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 548 ],
            "CLK": [ 82 ],
            "DI": [ 3222 ],
            "LSR": [ 81 ],
            "Q": [ 2649 ]
          }
        },
        "tb.fifo_test.interface_fifo.rw_ui__rw_copi__addr_TRELLIS_FF_Q_7_DI_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1010110000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 643 ],
            "B": [ 722 ],
            "C": [ 591 ],
            "D": [ 547 ],
            "Z": [ 3222 ]
          }
        },
        "tb.fifo_test.interface_fifo.rw_ui__rw_copi__addr_TRELLIS_FF_Q_8": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 548 ],
            "CLK": [ 82 ],
            "DI": [ 3223 ],
            "LSR": [ 81 ],
            "Q": [ 2650 ]
          }
        },
        "tb.fifo_test.interface_fifo.rw_ui__rw_copi__addr_TRELLIS_FF_Q_8_DI_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1010110000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 646 ],
            "B": [ 725 ],
            "C": [ 591 ],
            "D": [ 547 ],
            "Z": [ 3223 ]
          }
        },
        "tb.fifo_test.interface_fifo.rw_ui__rw_copi__addr_TRELLIS_FF_Q_9": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 548 ],
            "CLK": [ 82 ],
            "DI": [ 3224 ],
            "LSR": [ 81 ],
            "Q": [ 2651 ]
          }
        },
        "tb.fifo_test.interface_fifo.rw_ui__rw_copi__addr_TRELLIS_FF_Q_9_DI_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1010110000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 649 ],
            "B": [ 728 ],
            "C": [ 591 ],
            "D": [ 547 ],
            "Z": [ 3224 ]
          }
        },
        "tb.fifo_test.interface_fifo.rw_ui__rw_copi__addr_TRELLIS_FF_Q_DI_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1010110000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 586 ],
            "B": [ 665 ],
            "C": [ 591 ],
            "D": [ 547 ],
            "Z": [ 3203 ]
          }
        },
        "tb.fifo_test.interface_fifo.rw_ui__rw_copi__task_TRELLIS_FF_Q": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 3225 ],
            "CLK": [ 82 ],
            "DI": [ 3226 ],
            "LSR": [ 81 ],
            "Q": [ 2652 ]
          }
        },
        "tb.fifo_test.interface_fifo.rw_ui__rw_copi__task_TRELLIS_FF_Q_1": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 3225 ],
            "CLK": [ 82 ],
            "DI": [ 3227 ],
            "LSR": [ 81 ],
            "Q": [ 2653 ]
          }
        },
        "tb.fifo_test.interface_fifo.rw_ui__rw_copi__task_TRELLIS_FF_Q_CE_LUT4_D": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:119.33-120.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 670 ],
            "D": [ 3225 ],
            "Z": [ 584 ]
          }
        },
        "tb.fifo_test.interface_fifo.rw_ui__rw_copi__task_TRELLIS_FF_Q_CE_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111100110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 1202 ],
            "C": [ 1752 ],
            "D": [ 548 ],
            "Z": [ 3225 ]
          }
        },
        "tb.fifo_test.interface_fifo.rw_ui__rw_copi__task_TRELLIS_FF_Q_DI_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:119.33-120.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 670 ],
            "D": [ 547 ],
            "Z": [ 3226 ]
          }
        },
        "tb.fifo_test.interface_fifo.rw_ui__rw_copi__task_TRELLIS_FF_Q_DI_LUT4_Z_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:119.33-120.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 591 ],
            "D": [ 547 ],
            "Z": [ 3227 ]
          }
        },
        "tb.fifo_test.interface_fifo.rw_ui__rw_copi__w_data_TRELLIS_FF_Q": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "INV",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:88.171-88.230"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 670 ],
            "CLK": [ 82 ],
            "DI": [ 1366 ],
            "LSR": [ 81 ],
            "Q": [ 2654 ]
          }
        },
        "tb.fifo_test.interface_fifo.rw_ui__rw_copi__w_data_TRELLIS_FF_Q_1": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "INV",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:88.171-88.230"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 670 ],
            "CLK": [ 82 ],
            "DI": [ 1368 ],
            "LSR": [ 81 ],
            "Q": [ 2655 ]
          }
        },
        "tb.fifo_test.interface_fifo.rw_ui__rw_copi__w_data_TRELLIS_FF_Q_10": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "INV",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:88.171-88.230"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 670 ],
            "CLK": [ 82 ],
            "DI": [ 1370 ],
            "LSR": [ 81 ],
            "Q": [ 2656 ]
          }
        },
        "tb.fifo_test.interface_fifo.rw_ui__rw_copi__w_data_TRELLIS_FF_Q_11": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "INV",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:88.171-88.230"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 670 ],
            "CLK": [ 82 ],
            "DI": [ 1375 ],
            "LSR": [ 81 ],
            "Q": [ 2657 ]
          }
        },
        "tb.fifo_test.interface_fifo.rw_ui__rw_copi__w_data_TRELLIS_FF_Q_12": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "INV",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:88.171-88.230"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 670 ],
            "CLK": [ 82 ],
            "DI": [ 1378 ],
            "LSR": [ 81 ],
            "Q": [ 2658 ]
          }
        },
        "tb.fifo_test.interface_fifo.rw_ui__rw_copi__w_data_TRELLIS_FF_Q_13": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "INV",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:88.171-88.230"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 670 ],
            "CLK": [ 82 ],
            "DI": [ 1381 ],
            "LSR": [ 81 ],
            "Q": [ 2659 ]
          }
        },
        "tb.fifo_test.interface_fifo.rw_ui__rw_copi__w_data_TRELLIS_FF_Q_14": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "INV",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:88.171-88.230"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 670 ],
            "CLK": [ 82 ],
            "DI": [ 1384 ],
            "LSR": [ 81 ],
            "Q": [ 2660 ]
          }
        },
        "tb.fifo_test.interface_fifo.rw_ui__rw_copi__w_data_TRELLIS_FF_Q_15": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "INV",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:88.171-88.230"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 670 ],
            "CLK": [ 82 ],
            "DI": [ 1387 ],
            "LSR": [ 81 ],
            "Q": [ 2661 ]
          }
        },
        "tb.fifo_test.interface_fifo.rw_ui__rw_copi__w_data_TRELLIS_FF_Q_2": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "INV",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:88.171-88.230"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 670 ],
            "CLK": [ 82 ],
            "DI": [ 1391 ],
            "LSR": [ 81 ],
            "Q": [ 2662 ]
          }
        },
        "tb.fifo_test.interface_fifo.rw_ui__rw_copi__w_data_TRELLIS_FF_Q_3": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "INV",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:88.171-88.230"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 670 ],
            "CLK": [ 82 ],
            "DI": [ 1394 ],
            "LSR": [ 81 ],
            "Q": [ 2663 ]
          }
        },
        "tb.fifo_test.interface_fifo.rw_ui__rw_copi__w_data_TRELLIS_FF_Q_4": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "INV",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:88.171-88.230"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 670 ],
            "CLK": [ 82 ],
            "DI": [ 1397 ],
            "LSR": [ 81 ],
            "Q": [ 2664 ]
          }
        },
        "tb.fifo_test.interface_fifo.rw_ui__rw_copi__w_data_TRELLIS_FF_Q_5": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "INV",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:88.171-88.230"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 670 ],
            "CLK": [ 82 ],
            "DI": [ 1400 ],
            "LSR": [ 81 ],
            "Q": [ 2665 ]
          }
        },
        "tb.fifo_test.interface_fifo.rw_ui__rw_copi__w_data_TRELLIS_FF_Q_6": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "INV",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:88.171-88.230"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 670 ],
            "CLK": [ 82 ],
            "DI": [ 1403 ],
            "LSR": [ 81 ],
            "Q": [ 2666 ]
          }
        },
        "tb.fifo_test.interface_fifo.rw_ui__rw_copi__w_data_TRELLIS_FF_Q_7": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "INV",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:88.171-88.230"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 670 ],
            "CLK": [ 82 ],
            "DI": [ 1406 ],
            "LSR": [ 81 ],
            "Q": [ 2667 ]
          }
        },
        "tb.fifo_test.interface_fifo.rw_ui__rw_copi__w_data_TRELLIS_FF_Q_8": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "INV",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:88.171-88.230"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 670 ],
            "CLK": [ 82 ],
            "DI": [ 1409 ],
            "LSR": [ 81 ],
            "Q": [ 2668 ]
          }
        },
        "tb.fifo_test.interface_fifo.rw_ui__rw_copi__w_data_TRELLIS_FF_Q_9": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "INV",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:88.171-88.230"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 670 ],
            "CLK": [ 82 ],
            "DI": [ 1412 ],
            "LSR": [ 81 ],
            "Q": [ 2669 ]
          }
        },
        "tb.fifo_test.interface_fifo.srcfifo_r_level_high_enough_to_burstread_TRELLIS_FF_Q": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:68.164-68.215"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 82 ],
            "DI": [ 3228 ],
            "LSR": [ 81 ],
            "Q": [ 3229 ]
          }
        },
        "tb.fifo_test.interface_fifo.srcfifo_r_level_high_enough_to_burstread_TRELLIS_FF_Q_DI_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:114.33-115.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 3230 ],
            "Z": [ 3228 ]
          }
        },
        "tb.fifo_test.interface_fifo.srcfifo_r_level_high_enough_to_burstread_TRELLIS_FF_Q_DI_LUT4_Z_D_CCU2C_COUT": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/interface_fifo.py:274|/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/arith_map.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ "1" ],
            "A1": [ "0" ],
            "B0": [ 1530 ],
            "B1": [ 1528 ],
            "C0": [ "1" ],
            "C1": [ "1" ],
            "CIN": [ 3231 ],
            "COUT": [ 3230 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 3232 ],
            "S1": [ 3233 ]
          }
        },
        "tb.fifo_test.interface_fifo.srcfifo_r_level_high_enough_to_burstread_TRELLIS_FF_Q_DI_LUT4_Z_D_CCU2C_COUT_S0_CCU2C_S0": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/interface_fifo.py:274|/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/arith_map.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ "0" ],
            "A1": [ "0" ],
            "B0": [ 1551 ],
            "B1": [ 1541 ],
            "C0": [ "1" ],
            "C1": [ "1" ],
            "CIN": [ 3234 ],
            "COUT": [ 3231 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 3235 ],
            "S1": [ 3236 ]
          }
        },
        "tb.fifo_test.interface_fifo.srcfifo_r_level_high_enough_to_burstread_TRELLIS_FF_Q_DI_LUT4_Z_D_CCU2C_COUT_S0_CCU2C_S0_1": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/interface_fifo.py:274|/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/arith_map.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ "0" ],
            "A1": [ "0" ],
            "B0": [ 1571 ],
            "B1": [ 1561 ],
            "C0": [ "1" ],
            "C1": [ "1" ],
            "CIN": [ "1" ],
            "COUT": [ 3234 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 3237 ],
            "S1": [ 3238 ]
          }
        },
        "tb.fifo_test.interface_fifo.using_ram_LUT4_B": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 3239 ],
            "C": [ 3229 ],
            "D": [ 1909 ],
            "Z": [ 1759 ]
          }
        },
        "tb.fifo_test.interface_fifo.using_ram_TRELLIS_FF_Q": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:68.164-68.215"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 82 ],
            "DI": [ 3240 ],
            "LSR": [ 81 ],
            "Q": [ 3239 ]
          }
        },
        "tb.fifo_test.interface_fifo.using_ram_TRELLIS_FF_Q_DI_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 3241 ],
            "C": [ 3242 ],
            "D": [ 1238 ],
            "Z": [ 3240 ]
          }
        },
        "tb.fifo_test.interface_fifo.using_ram_TRELLIS_FF_Q_DI_LUT4_Z_B_LUT4_B": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0011000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 3241 ],
            "C": [ 1372 ],
            "D": [ 1373 ],
            "Z": [ 1234 ]
          }
        },
        "tb.fifo_test.interface_fifo.using_ram_TRELLIS_FF_Q_DI_LUT4_Z_B_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0011000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 571 ],
            "C": [ 572 ],
            "D": [ 1496 ],
            "Z": [ 3241 ]
          }
        },
        "tb.fifo_test.interface_fifo.using_ram_TRELLIS_FF_Q_DI_LUT4_Z_C_LUT4_D": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:119.33-120.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 3241 ],
            "D": [ 3242 ],
            "Z": [ 1239 ]
          }
        },
        "tb.fifo_test.interface_fifo.using_ram_TRELLIS_FF_Q_DI_LUT4_Z_C_LUT4_D_Z_CCU2C_S0": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:170|/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/arith_map.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 568 ],
            "A1": [ 569 ],
            "B0": [ "1" ],
            "B1": [ "0" ],
            "C0": [ "1" ],
            "C1": [ "1" ],
            "CIN": [ "1" ],
            "COUT": [ 3243 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 1276 ],
            "S1": [ 1267 ]
          }
        },
        "tb.fifo_test.interface_fifo.using_ram_TRELLIS_FF_Q_DI_LUT4_Z_C_LUT4_D_Z_CCU2C_S0_1": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:168|/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/arith_map.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ "1" ],
            "A1": [ "0" ],
            "B0": [ 568 ],
            "B1": [ 569 ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ "0" ],
            "COUT": [ 3244 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 1273 ],
            "S1": [ 1264 ]
          }
        },
        "tb.fifo_test.interface_fifo.using_ram_TRELLIS_FF_Q_DI_LUT4_Z_C_LUT4_D_Z_CCU2C_S0_1_COUT_CCU2C_CIN": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:168|/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/arith_map.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ "0" ],
            "A1": [ "0" ],
            "B0": [ 571 ],
            "B1": [ 572 ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 3245 ],
            "COUT": [ 3246 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 1235 ],
            "S1": [ 1281 ]
          }
        },
        "tb.fifo_test.interface_fifo.using_ram_TRELLIS_FF_Q_DI_LUT4_Z_C_LUT4_D_Z_CCU2C_S0_1_COUT_CCU2C_COUT": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:168|/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/arith_map.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ "0" ],
            "A1": [ "0" ],
            "B0": [ 574 ],
            "B1": [ 575 ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 3244 ],
            "COUT": [ 3245 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 1255 ],
            "S1": [ 1246 ]
          }
        },
        "tb.fifo_test.interface_fifo.using_ram_TRELLIS_FF_Q_DI_LUT4_Z_C_LUT4_D_Z_CCU2C_S0_COUT_CCU2C_CIN": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:170|/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/arith_map.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 571 ],
            "A1": [ 572 ],
            "B0": [ "0" ],
            "B1": [ "0" ],
            "C0": [ "1" ],
            "C1": [ "1" ],
            "CIN": [ 3247 ],
            "COUT": [ 3248 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 1240 ],
            "S1": [ 1284 ]
          }
        },
        "tb.fifo_test.interface_fifo.using_ram_TRELLIS_FF_Q_DI_LUT4_Z_C_LUT4_D_Z_CCU2C_S0_COUT_CCU2C_COUT": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:170|/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/arith_map.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 574 ],
            "A1": [ 575 ],
            "B0": [ "0" ],
            "B1": [ "0" ],
            "C0": [ "1" ],
            "C1": [ "1" ],
            "CIN": [ 3243 ],
            "COUT": [ 3247 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 1258 ],
            "S1": [ 1249 ]
          }
        },
        "tb.fifo_test.interface_fifo.using_ram_TRELLIS_FF_Q_DI_LUT4_Z_C_LUT4_D_Z_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0001000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 892 ],
            "B": [ 874 ],
            "C": [ 1949 ],
            "D": [ 1948 ],
            "Z": [ 1238 ]
          }
        },
        "tb.fifo_test.interface_fifo.using_ram_TRELLIS_FF_Q_DI_LUT4_Z_C_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000011110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 1652 ],
            "C": [ 1528 ],
            "D": [ 1372 ],
            "Z": [ 3242 ]
          }
        },
        "tb.fifo_test.interface_fifo_ui_fifo__w_data_TRELLIS_FF_Q": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 1714 ],
            "CLK": [ 69 ],
            "DI": [ 507 ],
            "LSR": [ 81 ],
            "Q": [ 1746 ]
          }
        },
        "tb.fifo_test.interface_fifo_ui_fifo__w_data_TRELLIS_FF_Q_1": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 1714 ],
            "CLK": [ 69 ],
            "DI": [ 509 ],
            "LSR": [ 81 ],
            "Q": [ 1745 ]
          }
        },
        "tb.fifo_test.interface_fifo_ui_fifo__w_data_TRELLIS_FF_Q_10": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 1714 ],
            "CLK": [ 69 ],
            "DI": [ 511 ],
            "LSR": [ 81 ],
            "Q": [ 1728 ]
          }
        },
        "tb.fifo_test.interface_fifo_ui_fifo__w_data_TRELLIS_FF_Q_11": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 1714 ],
            "CLK": [ 69 ],
            "DI": [ 513 ],
            "LSR": [ 81 ],
            "Q": [ 1727 ]
          }
        },
        "tb.fifo_test.interface_fifo_ui_fifo__w_data_TRELLIS_FF_Q_12": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 1714 ],
            "CLK": [ 69 ],
            "DI": [ 515 ],
            "LSR": [ 81 ],
            "Q": [ 1722 ]
          }
        },
        "tb.fifo_test.interface_fifo_ui_fifo__w_data_TRELLIS_FF_Q_13": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 1714 ],
            "CLK": [ 69 ],
            "DI": [ 517 ],
            "LSR": [ 81 ],
            "Q": [ 1721 ]
          }
        },
        "tb.fifo_test.interface_fifo_ui_fifo__w_data_TRELLIS_FF_Q_14": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 1714 ],
            "CLK": [ 69 ],
            "DI": [ 519 ],
            "LSR": [ 81 ],
            "Q": [ 1720 ]
          }
        },
        "tb.fifo_test.interface_fifo_ui_fifo__w_data_TRELLIS_FF_Q_15": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 1714 ],
            "CLK": [ 69 ],
            "DI": [ 521 ],
            "LSR": [ 81 ],
            "Q": [ 1719 ]
          }
        },
        "tb.fifo_test.interface_fifo_ui_fifo__w_data_TRELLIS_FF_Q_2": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 1714 ],
            "CLK": [ 69 ],
            "DI": [ 523 ],
            "LSR": [ 81 ],
            "Q": [ 1744 ]
          }
        },
        "tb.fifo_test.interface_fifo_ui_fifo__w_data_TRELLIS_FF_Q_3": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 1714 ],
            "CLK": [ 69 ],
            "DI": [ 525 ],
            "LSR": [ 81 ],
            "Q": [ 1743 ]
          }
        },
        "tb.fifo_test.interface_fifo_ui_fifo__w_data_TRELLIS_FF_Q_4": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 1714 ],
            "CLK": [ 69 ],
            "DI": [ 527 ],
            "LSR": [ 81 ],
            "Q": [ 1738 ]
          }
        },
        "tb.fifo_test.interface_fifo_ui_fifo__w_data_TRELLIS_FF_Q_5": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 1714 ],
            "CLK": [ 69 ],
            "DI": [ 529 ],
            "LSR": [ 81 ],
            "Q": [ 1737 ]
          }
        },
        "tb.fifo_test.interface_fifo_ui_fifo__w_data_TRELLIS_FF_Q_6": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 1714 ],
            "CLK": [ 69 ],
            "DI": [ 531 ],
            "LSR": [ 81 ],
            "Q": [ 1736 ]
          }
        },
        "tb.fifo_test.interface_fifo_ui_fifo__w_data_TRELLIS_FF_Q_7": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 1714 ],
            "CLK": [ 69 ],
            "DI": [ 533 ],
            "LSR": [ 81 ],
            "Q": [ 1735 ]
          }
        },
        "tb.fifo_test.interface_fifo_ui_fifo__w_data_TRELLIS_FF_Q_8": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 1714 ],
            "CLK": [ 69 ],
            "DI": [ 535 ],
            "LSR": [ 81 ],
            "Q": [ 1730 ]
          }
        },
        "tb.fifo_test.interface_fifo_ui_fifo__w_data_TRELLIS_FF_Q_9": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 1714 ],
            "CLK": [ 69 ],
            "DI": [ 537 ],
            "LSR": [ 81 ],
            "Q": [ 1729 ]
          }
        },
        "tb.fifo_test.spi_device__cs_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:114.33-115.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 156 ],
            "Z": [ 3249 ]
          }
        },
        "tb.fifo_test.spi_device__cs_TRELLIS_FF_DI": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:16.100-16.154"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 69 ],
            "DI": [ 3249 ],
            "LSR": [ "0" ],
            "Q": [ 3250 ]
          }
        },
        "tb.fifo_test.spi_interface.bit_count_CCU2C_B0": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:287|/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/arith_map.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ "0" ],
            "A1": [ "0" ],
            "B0": [ 3251 ],
            "B1": [ 3252 ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 3253 ],
            "COUT": [ 3254 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 3255 ],
            "S1": [ 3256 ]
          }
        },
        "tb.fifo_test.spi_interface.bit_count_CCU2C_B0_1": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:287|/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/arith_map.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ "1" ],
            "A1": [ "0" ],
            "B0": [ 3257 ],
            "B1": [ 3258 ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ "0" ],
            "COUT": [ 3253 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 3259 ],
            "S1": [ 3260 ]
          }
        },
        "tb.fifo_test.spi_interface.bit_count_CCU2C_B0_S0_CCU2C_S0": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:287|/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/arith_map.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ "0" ],
            "A1": [ "0" ],
            "B0": [ "0" ],
            "B1": [ "0" ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 3254 ],
            "COUT": [ 3261 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 3262 ],
            "S1": [ 3263 ]
          }
        },
        "tb.fifo_test.spi_interface.bit_count_TRELLIS_FF_Q": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 3264 ],
            "CLK": [ 69 ],
            "DI": [ 3256 ],
            "LSR": [ 3265 ],
            "Q": [ 3252 ]
          }
        },
        "tb.fifo_test.spi_interface.bit_count_TRELLIS_FF_Q_1": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 3264 ],
            "CLK": [ 69 ],
            "DI": [ 3255 ],
            "LSR": [ 3265 ],
            "Q": [ 3251 ]
          }
        },
        "tb.fifo_test.spi_interface.bit_count_TRELLIS_FF_Q_2": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 3264 ],
            "CLK": [ 69 ],
            "DI": [ 3260 ],
            "LSR": [ 3265 ],
            "Q": [ 3258 ]
          }
        },
        "tb.fifo_test.spi_interface.bit_count_TRELLIS_FF_Q_3": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 3264 ],
            "CLK": [ 69 ],
            "DI": [ 3259 ],
            "LSR": [ 3265 ],
            "Q": [ 3257 ]
          }
        },
        "tb.fifo_test.spi_interface.current_tx_TRELLIS_FF_Q": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 3266 ],
            "CLK": [ 69 ],
            "DI": [ 3267 ],
            "LSR": [ 81 ],
            "Q": [ 3268 ]
          }
        },
        "tb.fifo_test.spi_interface.current_tx_TRELLIS_FF_Q_1": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 3266 ],
            "CLK": [ 69 ],
            "DI": [ 3269 ],
            "LSR": [ 81 ],
            "Q": [ 3270 ]
          }
        },
        "tb.fifo_test.spi_interface.current_tx_TRELLIS_FF_Q_10": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 3266 ],
            "CLK": [ 69 ],
            "DI": [ 3271 ],
            "LSR": [ 81 ],
            "Q": [ 3272 ]
          }
        },
        "tb.fifo_test.spi_interface.current_tx_TRELLIS_FF_Q_10_DI_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 3273 ],
            "C": [ 1482 ],
            "D": [ 3274 ],
            "Z": [ 3271 ]
          }
        },
        "tb.fifo_test.spi_interface.current_tx_TRELLIS_FF_Q_11": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 3266 ],
            "CLK": [ 69 ],
            "DI": [ 3275 ],
            "LSR": [ 81 ],
            "Q": [ 3273 ]
          }
        },
        "tb.fifo_test.spi_interface.current_tx_TRELLIS_FF_Q_11_DI_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 3276 ],
            "C": [ 1483 ],
            "D": [ 3274 ],
            "Z": [ 3275 ]
          }
        },
        "tb.fifo_test.spi_interface.current_tx_TRELLIS_FF_Q_12": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 3266 ],
            "CLK": [ 69 ],
            "DI": [ 3277 ],
            "LSR": [ 81 ],
            "Q": [ 3276 ]
          }
        },
        "tb.fifo_test.spi_interface.current_tx_TRELLIS_FF_Q_12_DI_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 3278 ],
            "C": [ 1484 ],
            "D": [ 3274 ],
            "Z": [ 3277 ]
          }
        },
        "tb.fifo_test.spi_interface.current_tx_TRELLIS_FF_Q_13": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 3266 ],
            "CLK": [ 69 ],
            "DI": [ 3279 ],
            "LSR": [ 81 ],
            "Q": [ 3278 ]
          }
        },
        "tb.fifo_test.spi_interface.current_tx_TRELLIS_FF_Q_13_DI_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 3280 ],
            "C": [ 1485 ],
            "D": [ 3274 ],
            "Z": [ 3279 ]
          }
        },
        "tb.fifo_test.spi_interface.current_tx_TRELLIS_FF_Q_14": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 3266 ],
            "CLK": [ 69 ],
            "DI": [ 3281 ],
            "LSR": [ 81 ],
            "Q": [ 3280 ]
          }
        },
        "tb.fifo_test.spi_interface.current_tx_TRELLIS_FF_Q_14_DI_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 3282 ],
            "C": [ 1486 ],
            "D": [ 3274 ],
            "Z": [ 3281 ]
          }
        },
        "tb.fifo_test.spi_interface.current_tx_TRELLIS_FF_Q_15": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 3283 ],
            "CLK": [ 69 ],
            "DI": [ 1487 ],
            "LSR": [ 81 ],
            "Q": [ 3282 ]
          }
        },
        "tb.fifo_test.spi_interface.current_tx_TRELLIS_FF_Q_15_CE_LUT4_D": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111100000011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 541 ],
            "C": [ 3284 ],
            "D": [ 3283 ],
            "Z": [ 3266 ]
          }
        },
        "tb.fifo_test.spi_interface.current_tx_TRELLIS_FF_Q_15_CE_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 3264 ],
            "C": [ 3285 ],
            "D": [ 156 ],
            "Z": [ 3283 ]
          }
        },
        "tb.fifo_test.spi_interface.current_tx_TRELLIS_FF_Q_1_DI_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 3286 ],
            "C": [ 1481 ],
            "D": [ 3274 ],
            "Z": [ 3269 ]
          }
        },
        "tb.fifo_test.spi_interface.current_tx_TRELLIS_FF_Q_2": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 3266 ],
            "CLK": [ 69 ],
            "DI": [ 3287 ],
            "LSR": [ 81 ],
            "Q": [ 3286 ]
          }
        },
        "tb.fifo_test.spi_interface.current_tx_TRELLIS_FF_Q_2_DI_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 3288 ],
            "C": [ 1488 ],
            "D": [ 3274 ],
            "Z": [ 3287 ]
          }
        },
        "tb.fifo_test.spi_interface.current_tx_TRELLIS_FF_Q_3": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 3266 ],
            "CLK": [ 69 ],
            "DI": [ 3289 ],
            "LSR": [ 81 ],
            "Q": [ 3288 ]
          }
        },
        "tb.fifo_test.spi_interface.current_tx_TRELLIS_FF_Q_3_DI_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 3290 ],
            "C": [ 1489 ],
            "D": [ 3274 ],
            "Z": [ 3289 ]
          }
        },
        "tb.fifo_test.spi_interface.current_tx_TRELLIS_FF_Q_4": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 3266 ],
            "CLK": [ 69 ],
            "DI": [ 3291 ],
            "LSR": [ 81 ],
            "Q": [ 3290 ]
          }
        },
        "tb.fifo_test.spi_interface.current_tx_TRELLIS_FF_Q_4_DI_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 3292 ],
            "C": [ 1490 ],
            "D": [ 3274 ],
            "Z": [ 3291 ]
          }
        },
        "tb.fifo_test.spi_interface.current_tx_TRELLIS_FF_Q_5": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 3266 ],
            "CLK": [ 69 ],
            "DI": [ 3293 ],
            "LSR": [ 81 ],
            "Q": [ 3292 ]
          }
        },
        "tb.fifo_test.spi_interface.current_tx_TRELLIS_FF_Q_5_DI_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 3294 ],
            "C": [ 1491 ],
            "D": [ 3274 ],
            "Z": [ 3293 ]
          }
        },
        "tb.fifo_test.spi_interface.current_tx_TRELLIS_FF_Q_6": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 3266 ],
            "CLK": [ 69 ],
            "DI": [ 3295 ],
            "LSR": [ 81 ],
            "Q": [ 3294 ]
          }
        },
        "tb.fifo_test.spi_interface.current_tx_TRELLIS_FF_Q_6_DI_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 3296 ],
            "C": [ 1492 ],
            "D": [ 3274 ],
            "Z": [ 3295 ]
          }
        },
        "tb.fifo_test.spi_interface.current_tx_TRELLIS_FF_Q_7": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 3266 ],
            "CLK": [ 69 ],
            "DI": [ 3297 ],
            "LSR": [ 81 ],
            "Q": [ 3296 ]
          }
        },
        "tb.fifo_test.spi_interface.current_tx_TRELLIS_FF_Q_7_DI_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 3298 ],
            "C": [ 1493 ],
            "D": [ 3274 ],
            "Z": [ 3297 ]
          }
        },
        "tb.fifo_test.spi_interface.current_tx_TRELLIS_FF_Q_8": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 3266 ],
            "CLK": [ 69 ],
            "DI": [ 3299 ],
            "LSR": [ 81 ],
            "Q": [ 3298 ]
          }
        },
        "tb.fifo_test.spi_interface.current_tx_TRELLIS_FF_Q_8_DI_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 3300 ],
            "C": [ 1494 ],
            "D": [ 3274 ],
            "Z": [ 3299 ]
          }
        },
        "tb.fifo_test.spi_interface.current_tx_TRELLIS_FF_Q_9": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 3266 ],
            "CLK": [ 69 ],
            "DI": [ 3301 ],
            "LSR": [ 81 ],
            "Q": [ 3300 ]
          }
        },
        "tb.fifo_test.spi_interface.current_tx_TRELLIS_FF_Q_9_DI_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 3272 ],
            "C": [ 1495 ],
            "D": [ 3274 ],
            "Z": [ 3301 ]
          }
        },
        "tb.fifo_test.spi_interface.current_tx_TRELLIS_FF_Q_DI_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 3270 ],
            "C": [ 1480 ],
            "D": [ 3274 ],
            "Z": [ 3267 ]
          }
        },
        "tb.fifo_test.spi_interface.serial_clock_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:114.33-115.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 541 ],
            "Z": [ 3302 ]
          }
        },
        "tb.fifo_test.spi_interface.serial_clock_TRELLIS_FF_DI": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:16.100-16.154"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 69 ],
            "DI": [ 3302 ],
            "LSR": [ "0" ],
            "Q": [ 3284 ]
          }
        },
        "tb.fifo_test.spi_interface.serial_clock_TRELLIS_FF_DI_Q_LUT4_C": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:119.33-120.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 3284 ],
            "D": [ 541 ],
            "Z": [ 3264 ]
          }
        },
        "tb.fifo_test.spi_interface.serial_clock_TRELLIS_FF_DI_Q_LUT4_C_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 156 ],
            "C": [ 3284 ],
            "D": [ 541 ],
            "Z": [ 3274 ]
          }
        },
        "tb.fifo_test.spi_interface.serial_clock_TRELLIS_FF_DI_Q_LUT4_C_Z_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:119.33-120.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 81 ],
            "D": [ 156 ],
            "Z": [ 3265 ]
          }
        },
        "tb.fifo_test.spi_interface.spi_device__sdo_TRELLIS_FF_Q": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 3274 ],
            "CLK": [ 69 ],
            "DI": [ 3268 ],
            "LSR": [ 81 ],
            "Q": [ 155 ]
          }
        },
        "tb.fifo_test.spi_interface.word_accepted_LUT4_D": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0011000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 3303 ],
            "C": [ 175 ],
            "D": [ 3304 ],
            "Z": [ 1436 ]
          }
        },
        "tb.fifo_test.spi_interface.word_accepted_TRELLIS_FF_DI": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:16.100-16.154"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 69 ],
            "DI": [ 3304 ],
            "LSR": [ "0" ],
            "Q": [ 3303 ]
          }
        },
        "tb.fifo_test.spi_interface.word_accepted_TRELLIS_FF_Q": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:68.164-68.215"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 69 ],
            "DI": [ 3285 ],
            "LSR": [ 3305 ],
            "Q": [ 3304 ]
          }
        },
        "tb.fifo_test.spi_interface.word_accepted_TRELLIS_FF_Q_DI_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:138.19-138.63"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 3306 ],
            "BLUT": [ 3307 ],
            "C0": [ 3262 ],
            "Z": [ 3285 ]
          }
        },
        "tb.fifo_test.spi_interface.word_accepted_TRELLIS_FF_Q_DI_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:136.39-137.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 3259 ],
            "B": [ 3260 ],
            "C": [ 3255 ],
            "D": [ 3256 ],
            "Z": [ 3306 ]
          }
        },
        "tb.fifo_test.spi_interface.word_accepted_TRELLIS_FF_Q_DI_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:134.39-135.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ "0" ],
            "Z": [ 3307 ]
          }
        },
        "tb.fifo_test.spi_interface.word_accepted_TRELLIS_FF_Q_LSR_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:119.33-120.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 3265 ],
            "D": [ 3264 ],
            "Z": [ 3305 ]
          }
        },
        "tb.fifo_test.testbench_fsm_state_TRELLIS_FF_Q": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 3308 ],
            "CLK": [ 69 ],
            "DI": [ 175 ],
            "LSR": [ 81 ],
            "Q": [ 167 ]
          }
        },
        "tb.fifo_test.testbench_fsm_state_TRELLIS_FF_Q_1": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 3308 ],
            "CLK": [ 69 ],
            "DI": [ 3309 ],
            "LSR": [ 81 ],
            "Q": [ 168 ]
          }
        },
        "tb.fifo_test.testbench_fsm_state_TRELLIS_FF_Q_2": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 3308 ],
            "CLK": [ 69 ],
            "DI": [ 3310 ],
            "LSR": [ 81 ],
            "Q": [ 169 ]
          }
        },
        "tb.fifo_test.testbench_fsm_state_TRELLIS_FF_Q_2_DI_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:119.33-120.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 173 ],
            "D": [ 171 ],
            "Z": [ 3309 ]
          }
        },
        "tb.fifo_test.testbench_fsm_state_TRELLIS_FF_Q_2_DI_LUT4_Z_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111110000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 168 ],
            "C": [ 169 ],
            "D": [ 167 ],
            "Z": [ 3310 ]
          }
        },
        "tb.fifo_test.testbench_fsm_state_TRELLIS_FF_Q_CE_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:138.19-138.63"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 3311 ],
            "BLUT": [ 3312 ],
            "C0": [ 3313 ],
            "Z": [ 3308 ]
          }
        },
        "tb.fifo_test.testbench_fsm_state_TRELLIS_FF_Q_CE_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000011100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:136.39-137.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 1437 ],
            "B": [ 177 ],
            "C": [ 165 ],
            "D": [ 3314 ],
            "Z": [ 3311 ]
          }
        },
        "tb.fifo_test.testbench_fsm_state_TRELLIS_FF_Q_CE_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:134.39-135.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ "0" ],
            "Z": [ 3312 ]
          }
        },
        "tb.fifo_test.ui__tb_fanin_flags__fifo_read_rdy_TRELLIS_FF_Q": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:68.164-68.215"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 69 ],
            "DI": [ 3315 ],
            "LSR": [ 81 ],
            "Q": [ 500 ]
          }
        },
        "tb.fifo_test.write_counter_TRELLIS_FF_Q": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 166 ],
            "CLK": [ 69 ],
            "DI": [ 3316 ],
            "LSR": [ 81 ],
            "Q": [ 507 ]
          }
        },
        "tb.fifo_test.write_counter_TRELLIS_FF_Q_1": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 166 ],
            "CLK": [ 69 ],
            "DI": [ 3317 ],
            "LSR": [ 81 ],
            "Q": [ 509 ]
          }
        },
        "tb.fifo_test.write_counter_TRELLIS_FF_Q_10": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 166 ],
            "CLK": [ 69 ],
            "DI": [ 3318 ],
            "LSR": [ 81 ],
            "Q": [ 511 ]
          }
        },
        "tb.fifo_test.write_counter_TRELLIS_FF_Q_10_DI_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:119.33-120.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 171 ],
            "D": [ 3319 ],
            "Z": [ 3318 ]
          }
        },
        "tb.fifo_test.write_counter_TRELLIS_FF_Q_11": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 166 ],
            "CLK": [ 69 ],
            "DI": [ 3320 ],
            "LSR": [ 81 ],
            "Q": [ 513 ]
          }
        },
        "tb.fifo_test.write_counter_TRELLIS_FF_Q_11_DI_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:119.33-120.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 171 ],
            "D": [ 3321 ],
            "Z": [ 3320 ]
          }
        },
        "tb.fifo_test.write_counter_TRELLIS_FF_Q_12": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 166 ],
            "CLK": [ 69 ],
            "DI": [ 3322 ],
            "LSR": [ 81 ],
            "Q": [ 515 ]
          }
        },
        "tb.fifo_test.write_counter_TRELLIS_FF_Q_12_DI_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:119.33-120.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 171 ],
            "D": [ 3323 ],
            "Z": [ 3322 ]
          }
        },
        "tb.fifo_test.write_counter_TRELLIS_FF_Q_13": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 166 ],
            "CLK": [ 69 ],
            "DI": [ 3324 ],
            "LSR": [ 81 ],
            "Q": [ 517 ]
          }
        },
        "tb.fifo_test.write_counter_TRELLIS_FF_Q_13_DI_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:119.33-120.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 171 ],
            "D": [ 3325 ],
            "Z": [ 3324 ]
          }
        },
        "tb.fifo_test.write_counter_TRELLIS_FF_Q_14": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 166 ],
            "CLK": [ 69 ],
            "DI": [ 3326 ],
            "LSR": [ 81 ],
            "Q": [ 519 ]
          }
        },
        "tb.fifo_test.write_counter_TRELLIS_FF_Q_14_DI_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:119.33-120.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 171 ],
            "D": [ 3327 ],
            "Z": [ 3326 ]
          }
        },
        "tb.fifo_test.write_counter_TRELLIS_FF_Q_15": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 166 ],
            "CLK": [ 69 ],
            "DI": [ 3328 ],
            "LSR": [ 81 ],
            "Q": [ 521 ]
          }
        },
        "tb.fifo_test.write_counter_TRELLIS_FF_Q_15_DI_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:119.33-120.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 171 ],
            "D": [ 3329 ],
            "Z": [ 3328 ]
          }
        },
        "tb.fifo_test.write_counter_TRELLIS_FF_Q_1_DI_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:119.33-120.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 171 ],
            "D": [ 3330 ],
            "Z": [ 3317 ]
          }
        },
        "tb.fifo_test.write_counter_TRELLIS_FF_Q_2": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 166 ],
            "CLK": [ 69 ],
            "DI": [ 3331 ],
            "LSR": [ 81 ],
            "Q": [ 523 ]
          }
        },
        "tb.fifo_test.write_counter_TRELLIS_FF_Q_2_DI_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:119.33-120.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 171 ],
            "D": [ 3332 ],
            "Z": [ 3331 ]
          }
        },
        "tb.fifo_test.write_counter_TRELLIS_FF_Q_3": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 166 ],
            "CLK": [ 69 ],
            "DI": [ 3333 ],
            "LSR": [ 81 ],
            "Q": [ 525 ]
          }
        },
        "tb.fifo_test.write_counter_TRELLIS_FF_Q_3_DI_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:119.33-120.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 171 ],
            "D": [ 3334 ],
            "Z": [ 3333 ]
          }
        },
        "tb.fifo_test.write_counter_TRELLIS_FF_Q_4": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 166 ],
            "CLK": [ 69 ],
            "DI": [ 3335 ],
            "LSR": [ 81 ],
            "Q": [ 527 ]
          }
        },
        "tb.fifo_test.write_counter_TRELLIS_FF_Q_4_DI_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:119.33-120.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 171 ],
            "D": [ 3336 ],
            "Z": [ 3335 ]
          }
        },
        "tb.fifo_test.write_counter_TRELLIS_FF_Q_5": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 166 ],
            "CLK": [ 69 ],
            "DI": [ 3337 ],
            "LSR": [ 81 ],
            "Q": [ 529 ]
          }
        },
        "tb.fifo_test.write_counter_TRELLIS_FF_Q_5_DI_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:119.33-120.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 171 ],
            "D": [ 3338 ],
            "Z": [ 3337 ]
          }
        },
        "tb.fifo_test.write_counter_TRELLIS_FF_Q_6": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 166 ],
            "CLK": [ 69 ],
            "DI": [ 3339 ],
            "LSR": [ 81 ],
            "Q": [ 531 ]
          }
        },
        "tb.fifo_test.write_counter_TRELLIS_FF_Q_6_DI_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:119.33-120.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 171 ],
            "D": [ 3340 ],
            "Z": [ 3339 ]
          }
        },
        "tb.fifo_test.write_counter_TRELLIS_FF_Q_7": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 166 ],
            "CLK": [ 69 ],
            "DI": [ 3341 ],
            "LSR": [ 81 ],
            "Q": [ 533 ]
          }
        },
        "tb.fifo_test.write_counter_TRELLIS_FF_Q_7_DI_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:119.33-120.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 171 ],
            "D": [ 3342 ],
            "Z": [ 3341 ]
          }
        },
        "tb.fifo_test.write_counter_TRELLIS_FF_Q_8": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 166 ],
            "CLK": [ 69 ],
            "DI": [ 3343 ],
            "LSR": [ 81 ],
            "Q": [ 535 ]
          }
        },
        "tb.fifo_test.write_counter_TRELLIS_FF_Q_8_DI_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:119.33-120.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 171 ],
            "D": [ 3344 ],
            "Z": [ 3343 ]
          }
        },
        "tb.fifo_test.write_counter_TRELLIS_FF_Q_9": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 166 ],
            "CLK": [ 69 ],
            "DI": [ 3345 ],
            "LSR": [ 81 ],
            "Q": [ 537 ]
          }
        },
        "tb.fifo_test.write_counter_TRELLIS_FF_Q_9_DI_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:119.33-120.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 171 ],
            "D": [ 3346 ],
            "Z": [ 3345 ]
          }
        },
        "tb.fifo_test.write_counter_TRELLIS_FF_Q_DI_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:119.33-120.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 171 ],
            "D": [ 3347 ],
            "Z": [ 3316 ]
          }
        },
        "tb.fifo_test.write_counter_TRELLIS_FF_Q_DI_LUT4_Z_D_CCU2C_S0": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "tests/ulx3s_counter/fpga_gateware/src/main.py:122|/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/arith_map.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ "0" ],
            "A1": [ "0" ],
            "B0": [ 533 ],
            "B1": [ 531 ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 3348 ],
            "COUT": [ 3349 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 3342 ],
            "S1": [ 3340 ]
          }
        },
        "tb.fifo_test.write_counter_TRELLIS_FF_Q_DI_LUT4_Z_D_CCU2C_S0_1": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "tests/ulx3s_counter/fpga_gateware/src/main.py:122|/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/arith_map.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ "0" ],
            "A1": [ "0" ],
            "B0": [ 537 ],
            "B1": [ 535 ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 3350 ],
            "COUT": [ 3348 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 3346 ],
            "S1": [ 3344 ]
          }
        },
        "tb.fifo_test.write_counter_TRELLIS_FF_Q_DI_LUT4_Z_D_CCU2C_S0_2": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "tests/ulx3s_counter/fpga_gateware/src/main.py:122|/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/arith_map.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ "0" ],
            "A1": [ "0" ],
            "B0": [ 513 ],
            "B1": [ 511 ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 3351 ],
            "COUT": [ 3350 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 3321 ],
            "S1": [ 3319 ]
          }
        },
        "tb.fifo_test.write_counter_TRELLIS_FF_Q_DI_LUT4_Z_D_CCU2C_S0_3": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "tests/ulx3s_counter/fpga_gateware/src/main.py:122|/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/arith_map.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ "0" ],
            "A1": [ "0" ],
            "B0": [ 517 ],
            "B1": [ 515 ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 3352 ],
            "COUT": [ 3351 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 3325 ],
            "S1": [ 3323 ]
          }
        },
        "tb.fifo_test.write_counter_TRELLIS_FF_Q_DI_LUT4_Z_D_CCU2C_S0_4": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "tests/ulx3s_counter/fpga_gateware/src/main.py:122|/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/arith_map.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ "0" ],
            "A1": [ "0" ],
            "B0": [ 509 ],
            "B1": [ 507 ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 3353 ],
            "COUT": [ 3354 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 3330 ],
            "S1": [ 3347 ]
          }
        },
        "tb.fifo_test.write_counter_TRELLIS_FF_Q_DI_LUT4_Z_D_CCU2C_S0_5": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "tests/ulx3s_counter/fpga_gateware/src/main.py:122|/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/arith_map.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ "0" ],
            "A1": [ "0" ],
            "B0": [ 525 ],
            "B1": [ 523 ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 3355 ],
            "COUT": [ 3353 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 3334 ],
            "S1": [ 3332 ]
          }
        },
        "tb.fifo_test.write_counter_TRELLIS_FF_Q_DI_LUT4_Z_D_CCU2C_S0_6": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "tests/ulx3s_counter/fpga_gateware/src/main.py:122|/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/arith_map.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ "0" ],
            "A1": [ "0" ],
            "B0": [ 529 ],
            "B1": [ 527 ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 3349 ],
            "COUT": [ 3355 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 3338 ],
            "S1": [ 3336 ]
          }
        },
        "tb.fifo_test.write_counter_TRELLIS_FF_Q_DI_LUT4_Z_D_CCU2C_S0_7": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "tests/ulx3s_counter/fpga_gateware/src/main.py:122|/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/arith_map.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ "1" ],
            "A1": [ "0" ],
            "B0": [ 521 ],
            "B1": [ 519 ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ "0" ],
            "COUT": [ 3352 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 3329 ],
            "S1": [ 3327 ]
          }
        },
        "tb.last_sdo_TRELLIS_FF_Q": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 3356 ],
            "CLK": [ 69 ],
            "DI": [ 473 ],
            "LSR": [ 81 ],
            "Q": [ 3357 ]
          }
        },
        "tb.last_sdo_TRELLIS_FF_Q_CE_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:119.33-120.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 3358 ],
            "D": [ 541 ],
            "Z": [ 3356 ]
          }
        },
        "tb.last_sdo_TRELLIS_FF_Q_CE_LUT4_Z_C_LUT4_D": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:119.33-120.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 541 ],
            "D": [ 3358 ],
            "Z": [ 290 ]
          }
        },
        "tb.last_sdo_TRELLIS_FF_Q_CE_LUT4_Z_C_LUT4_D_Z_LUT4_A": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000001001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:136.39-137.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 267 ],
            "B": [ 290 ],
            "C": [ 262 ],
            "D": [ 264 ],
            "Z": [ 454 ]
          }
        },
        "tb.last_sdo_TRELLIS_FF_Q_CE_LUT4_Z_C_LUT4_D_Z_LUT4_D": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:119.33-120.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 266 ],
            "D": [ 267 ],
            "Z": [ 476 ]
          }
        },
        "tb.last_sdo_TRELLIS_FF_Q_CE_LUT4_Z_C_LUT4_D_Z_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 3359 ],
            "C": [ 3360 ],
            "D": [ 270 ],
            "Z": [ 267 ]
          }
        },
        "tb.last_sdo_TRELLIS_FF_Q_CE_LUT4_Z_C_LUT4_D_Z_LUT4_Z_B_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 275 ],
            "B": [ 272 ],
            "C": [ 273 ],
            "D": [ 274 ],
            "Z": [ 3359 ]
          }
        },
        "tb.last_sdo_TRELLIS_FF_Q_CE_LUT4_Z_C_LUT4_D_Z_LUT4_Z_C_CCU2C_COUT": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:586|/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/arith_map.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ "0" ],
            "A1": [ "0" ],
            "B0": [ 274 ],
            "B1": [ 275 ],
            "C0": [ "1" ],
            "C1": [ "1" ],
            "CIN": [ 3361 ],
            "COUT": [ 3360 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 3362 ],
            "S1": [ 3363 ]
          }
        },
        "tb.last_sdo_TRELLIS_FF_Q_CE_LUT4_Z_C_LUT4_D_Z_LUT4_Z_C_CCU2C_COUT_1": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:586|/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/arith_map.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ "0" ],
            "A1": [ "0" ],
            "B0": [ 272 ],
            "B1": [ 273 ],
            "C0": [ "1" ],
            "C1": [ "1" ],
            "CIN": [ "1" ],
            "COUT": [ 3361 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 3364 ],
            "S1": [ 3365 ]
          }
        },
        "tb.last_sdo_TRELLIS_FF_Q_CE_LUT4_Z_C_TRELLIS_FF_Q": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:16.100-16.154"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 69 ],
            "DI": [ 541 ],
            "LSR": [ "0" ],
            "Q": [ 3358 ]
          }
        },
        "tb.mux_spi_device__sdo$7_TRELLIS_FF_Q": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 290 ],
            "CLK": [ 69 ],
            "DI": [ 3357 ],
            "LSR": [ 81 ],
            "Q": [ 154 ]
          }
        },
        "tb.ui__tb_fanout_flags__trigger_LUT4_A": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000001111111110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 3366 ],
            "B": [ 168 ],
            "C": [ 169 ],
            "D": [ 167 ],
            "Z": [ 3313 ]
          }
        },
        "tb.ui__tb_fanout_flags__trigger_LUT4_A_Z_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1101010101010111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 3315 ],
            "B": [ 169 ],
            "C": [ 156 ],
            "D": [ 3250 ],
            "Z": [ 3314 ]
          }
        },
        "tb.ui__tb_fanout_flags__trigger_LUT4_A_Z_LUT4_Z_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000001111101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 3367 ],
            "B": [ 1425 ],
            "C": [ 1416 ],
            "D": [ 1427 ],
            "Z": [ 1437 ]
          }
        },
        "tb.ui__tb_fanout_flags__trigger_LUT4_A_Z_LUT4_Z_1_A_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1001000000001001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 1429 ],
            "B": [ 1420 ],
            "C": [ 1442 ],
            "D": [ 1418 ],
            "Z": [ 3367 ]
          }
        },
        "tb.ui__tb_fanout_flags__trigger_LUT4_A_Z_LUT4_Z_2": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:119.33-120.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 1751 ],
            "D": [ 171 ],
            "Z": [ 165 ]
          }
        },
        "tb.ui__tb_fanout_flags__trigger_LUT4_A_Z_LUT4_Z_2_C_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 3368 ],
            "B": [ 3369 ],
            "C": [ 3370 ],
            "D": [ 3371 ],
            "Z": [ 1751 ]
          }
        },
        "tb.ui__tb_fanout_flags__trigger_LUT4_A_Z_LUT4_Z_2_C_LUT4_Z_A_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 531 ],
            "B": [ 529 ],
            "C": [ 527 ],
            "D": [ 525 ],
            "Z": [ 3371 ]
          }
        },
        "tb.ui__tb_fanout_flags__trigger_LUT4_A_Z_LUT4_Z_2_C_LUT4_Z_A_LUT4_Z_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 523 ],
            "B": [ 509 ],
            "C": [ 507 ],
            "D": [ 511 ],
            "Z": [ 3370 ]
          }
        },
        "tb.ui__tb_fanout_flags__trigger_LUT4_A_Z_LUT4_Z_2_C_LUT4_Z_A_LUT4_Z_2": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 521 ],
            "B": [ 519 ],
            "C": [ 517 ],
            "D": [ 515 ],
            "Z": [ 3369 ]
          }
        },
        "tb.ui__tb_fanout_flags__trigger_LUT4_A_Z_LUT4_Z_2_C_LUT4_Z_A_LUT4_Z_3": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 513 ],
            "B": [ 537 ],
            "C": [ 535 ],
            "D": [ 533 ],
            "Z": [ 3368 ]
          }
        },
        "tb.ui__tb_fanout_flags__trigger_LUT4_A_Z_LUT4_Z_3": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000001100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 168 ],
            "C": [ 169 ],
            "D": [ 167 ],
            "Z": [ 177 ]
          }
        },
        "tb.ui__tb_fanout_flags__trigger_LUT4_A_Z_LUT4_Z_A_LUT4_D": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:119.33-120.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 169 ],
            "D": [ 3315 ],
            "Z": [ 173 ]
          }
        },
        "tb.ui__tb_fanout_flags__trigger_LUT4_A_Z_LUT4_Z_A_LUT4_D_Z_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000001100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 167 ],
            "C": [ 168 ],
            "D": [ 169 ],
            "Z": [ 171 ]
          }
        },
        "tb.ui__tb_fanout_flags__trigger_LUT4_A_Z_LUT4_Z_A_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:119.33-120.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 167 ],
            "D": [ 168 ],
            "Z": [ 3315 ]
          }
        },
        "tb.ui__tb_fanout_flags__trigger_TRELLIS_FF_Q": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:68.164-68.215"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 69 ],
            "DI": [ 494 ],
            "LSR": [ 81 ],
            "Q": [ 3366 ]
          }
        }
      },
      "netnames": {
        "button_down_0__io": {
          "hide_name": 0,
          "bits": [ 42 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:129"
          }
        },
        "button_fire_0__io": {
          "hide_name": 0,
          "bits": [ 39 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:129"
          }
        },
        "button_fire_1__io": {
          "hide_name": 0,
          "bits": [ 40 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:129"
          }
        },
        "button_left_0__io": {
          "hide_name": 0,
          "bits": [ 43 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:129"
          }
        },
        "button_pwr_0__io": {
          "hide_name": 0,
          "bits": [ 38 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:129"
          }
        },
        "button_right_0__io": {
          "hide_name": 0,
          "bits": [ 44 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:129"
          }
        },
        "button_up_0__io": {
          "hide_name": 0,
          "bits": [ 41 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:129"
          }
        },
        "clk": {
          "hide_name": 0,
          "bits": [ 69 ],
          "attributes": {
            "src": "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amtest/amtest/boards/ulx3s/common/clks.py:57"
          }
        },
        "clk25_0__io": {
          "hide_name": 0,
          "bits": [ 37 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:129"
          }
        },
        "clk_counter": {
          "hide_name": 0,
          "bits": [ 78, 76, 74, 72 ],
          "attributes": {
            "src": "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amtest/amtest/boards/ulx3s/common/clks.py:34"
          }
        },
        "clk_counter_TRELLIS_FF_Q_3_DI": {
          "hide_name": 0,
          "bits": [ 77, 76, 74, 72 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amtest/amtest/boards/ulx3s/common/clks.py:36|/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/techmap.v:270.23-270.24"
          }
        },
        "clk_counter_TRELLIS_FF_Q_DI": {
          "hide_name": 0,
          "bits": [ 77, 75, 73, 70 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amtest/amtest/boards/ulx3s/common/clks.py:36|/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/techmap.v:270.26-270.27"
          }
        },
        "clk_counter_TRELLIS_FF_Q_LSR": {
          "hide_name": 0,
          "bits": [ 71 ],
          "attributes": {
          }
        },
        "clk_counter_TRELLIS_FF_Q_LSR_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 79 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:133.22-133.24"
          }
        },
        "clk_counter_TRELLIS_FF_Q_LSR_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 80 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:133.18-133.20"
          }
        },
        "counter": {
          "hide_name": 0,
          "bits": [ 120, 118, 116, 114, 112, 110, 106, 104, 102, 100, 98, 96, 94, 92, 90, 88, 134, 132, 130, 128, 126, 124, 122, 108, 86, 178, 193, 84, "x", "x" ],
          "attributes": {
            "src": "tests/ulx3s_counter/fpga_gateware/src/main.py:381"
          }
        },
        "ecp5pll.clk": {
          "hide_name": 0,
          "bits": [ 69 ],
          "attributes": {
            "hdlname": "ecp5pll clk",
            "src": "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amtest/amtest/boards/ulx3s/common/clks.py:57"
          }
        },
        "ecp5pll.clk25_0__io": {
          "hide_name": 0,
          "bits": [ 37 ],
          "attributes": {
            "hdlname": "ecp5pll clk25_0__io",
            "src": "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:129"
          }
        },
        "ecp5pll.locked": {
          "hide_name": 0,
          "bits": [ 135 ],
          "attributes": {
            "hdlname": "ecp5pll locked",
            "src": "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amtest/amtest/boards/ulx3s/common/ECP5PLL.py:29",
            "unused_bits": "0 "
          }
        },
        "ecp5pll.reset": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "ecp5pll reset",
            "src": "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amtest/amtest/boards/ulx3s/common/ECP5PLL.py:28"
          }
        },
        "ecp5pll.sdram_clk": {
          "hide_name": 0,
          "bits": [ 82 ],
          "attributes": {
            "hdlname": "ecp5pll sdram_clk",
            "src": "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amtest/amtest/boards/ulx3s/common/clks.py:58"
          }
        },
        "esp32_spi_0__en__io": {
          "hide_name": 0,
          "bits": [ 26 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:129"
          }
        },
        "esp32_spi_0__gpio0__io": {
          "hide_name": 0,
          "bits": [ 68 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:129"
          }
        },
        "esp32_spi_0__gpio12_cipo__io": {
          "hide_name": 0,
          "bits": [ 31 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:129"
          }
        },
        "esp32_spi_0__gpio16_sclk__io": {
          "hide_name": 0,
          "bits": [ 32 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:129"
          }
        },
        "esp32_spi_0__gpio4_copi__io": {
          "hide_name": 0,
          "bits": [ 29 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:129"
          }
        },
        "esp32_spi_0__gpio5_cs__io": {
          "hide_name": 0,
          "bits": [ 30 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:129"
          }
        },
        "esp32_spi_0__rx__io": {
          "hide_name": 0,
          "bits": [ 28 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:129"
          }
        },
        "esp32_spi_0__tx__io": {
          "hide_name": 0,
          "bits": [ 27 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:129"
          }
        },
        "i_button_ffsync.clk": {
          "hide_name": 0,
          "bits": [ 69 ],
          "attributes": {
            "hdlname": "i_button_ffsync clk",
            "src": "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amtest/amtest/boards/ulx3s/common/clks.py:57"
          }
        },
        "i_button_ffsync.i_buttons__down": {
          "hide_name": 0,
          "bits": [ "x" ],
          "attributes": {
            "hdlname": "i_button_ffsync i_buttons__down",
            "src": "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amtest/amtest/boards/ulx3s/common/upload.py:99"
          }
        },
        "i_button_ffsync.i_buttons__fireA": {
          "hide_name": 0,
          "bits": [ "x" ],
          "attributes": {
            "hdlname": "i_button_ffsync i_buttons__fireA",
            "src": "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amtest/amtest/boards/ulx3s/common/upload.py:99"
          }
        },
        "i_button_ffsync.i_buttons__fireB": {
          "hide_name": 0,
          "bits": [ "x" ],
          "attributes": {
            "hdlname": "i_button_ffsync i_buttons__fireB",
            "src": "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amtest/amtest/boards/ulx3s/common/upload.py:99"
          }
        },
        "i_button_ffsync.i_buttons__left": {
          "hide_name": 0,
          "bits": [ "x" ],
          "attributes": {
            "hdlname": "i_button_ffsync i_buttons__left",
            "src": "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amtest/amtest/boards/ulx3s/common/upload.py:99"
          }
        },
        "i_button_ffsync.i_buttons__pwr": {
          "hide_name": 0,
          "bits": [ 138 ],
          "attributes": {
            "hdlname": "i_button_ffsync i_buttons__pwr",
            "src": "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amtest/amtest/boards/ulx3s/common/upload.py:99"
          }
        },
        "i_button_ffsync.i_buttons__right": {
          "hide_name": 0,
          "bits": [ 142 ],
          "attributes": {
            "hdlname": "i_button_ffsync i_buttons__right",
            "src": "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amtest/amtest/boards/ulx3s/common/upload.py:99"
          }
        },
        "i_button_ffsync.i_buttons__up": {
          "hide_name": 0,
          "bits": [ "x" ],
          "attributes": {
            "hdlname": "i_button_ffsync i_buttons__up",
            "src": "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amtest/amtest/boards/ulx3s/common/upload.py:99"
          }
        },
        "i_button_ffsync.i_unsync_buttons__pwr": {
          "hide_name": 0,
          "bits": [ 144 ],
          "attributes": {
            "hdlname": "i_button_ffsync i_unsync_buttons__pwr",
            "src": "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amtest/amtest/boards/ulx3s/common/upload.py:67"
          }
        },
        "i_button_ffsync.i_unsync_buttons__right": {
          "hide_name": 0,
          "bits": [ 143 ],
          "attributes": {
            "hdlname": "i_button_ffsync i_unsync_buttons__right",
            "src": "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amtest/amtest/boards/ulx3s/common/upload.py:67"
          }
        },
        "i_button_ffsync.rst": {
          "hide_name": 0,
          "bits": [ 81 ],
          "attributes": {
            "hdlname": "i_button_ffsync rst",
            "src": "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amtest/amtest/boards/ulx3s/common/clks.py:57"
          }
        },
        "i_button_ffsync.stage0": {
          "hide_name": 0,
          "bits": [ 140, "x", "x", "x", "x", "x", 141 ],
          "attributes": {
            "hdlname": "i_button_ffsync stage0",
            "src": "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/cdc.py:89"
          }
        },
        "i_button_ffsync.stage0$next": {
          "hide_name": 0,
          "bits": [ 144, "x", "x", "x", "x", "x", 143 ],
          "attributes": {
            "hdlname": "i_button_ffsync stage0$next",
            "src": "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/cdc.py:89"
          }
        },
        "i_button_ffsync.stage1": {
          "hide_name": 0,
          "bits": [ 138, "x", "x", "x", "x", "x", 142 ],
          "attributes": {
            "hdlname": "i_button_ffsync stage1",
            "src": "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/cdc.py:89"
          }
        },
        "i_button_ffsync.stage1$next": {
          "hide_name": 0,
          "bits": [ 140, "x", "x", "x", "x", "x", 141 ],
          "attributes": {
            "hdlname": "i_button_ffsync stage1$next",
            "src": "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/cdc.py:89"
          }
        },
        "i_button_ffsync_i_buttons__pwr": {
          "hide_name": 0,
          "bits": [ 138 ],
          "attributes": {
            "src": "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amtest/amtest/boards/ulx3s/common/upload.py:99"
          }
        },
        "i_button_ffsync_i_buttons__right": {
          "hide_name": 0,
          "bits": [ 142 ],
          "attributes": {
            "src": "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amtest/amtest/boards/ulx3s/common/upload.py:99"
          }
        },
        "i_button_ffsync_i_unsync_buttons__down$next": {
          "hide_name": 0,
          "bits": [ "x" ],
          "attributes": {
            "src": "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amtest/amtest/boards/ulx3s/common/upload.py:67"
          }
        },
        "i_button_ffsync_i_unsync_buttons__fireA$next": {
          "hide_name": 0,
          "bits": [ "x" ],
          "attributes": {
            "src": "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amtest/amtest/boards/ulx3s/common/upload.py:67"
          }
        },
        "i_button_ffsync_i_unsync_buttons__fireB$next": {
          "hide_name": 0,
          "bits": [ "x" ],
          "attributes": {
            "src": "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amtest/amtest/boards/ulx3s/common/upload.py:67"
          }
        },
        "i_button_ffsync_i_unsync_buttons__left$next": {
          "hide_name": 0,
          "bits": [ "x" ],
          "attributes": {
            "src": "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amtest/amtest/boards/ulx3s/common/upload.py:67"
          }
        },
        "i_button_ffsync_i_unsync_buttons__pwr": {
          "hide_name": 0,
          "bits": [ 144 ],
          "attributes": {
            "src": "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amtest/amtest/boards/ulx3s/common/upload.py:67"
          }
        },
        "i_button_ffsync_i_unsync_buttons__pwr$next": {
          "hide_name": 0,
          "bits": [ 146 ],
          "attributes": {
            "src": "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amtest/amtest/boards/ulx3s/common/upload.py:67"
          }
        },
        "i_button_ffsync_i_unsync_buttons__right": {
          "hide_name": 0,
          "bits": [ 143 ],
          "attributes": {
            "src": "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amtest/amtest/boards/ulx3s/common/upload.py:67"
          }
        },
        "i_button_ffsync_i_unsync_buttons__right$next": {
          "hide_name": 0,
          "bits": [ 148 ],
          "attributes": {
            "src": "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amtest/amtest/boards/ulx3s/common/upload.py:67"
          }
        },
        "i_button_ffsync_i_unsync_buttons__up$next": {
          "hide_name": 0,
          "bits": [ "x" ],
          "attributes": {
            "src": "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amtest/amtest/boards/ulx3s/common/upload.py:67"
          }
        },
        "led_0__io": {
          "hide_name": 0,
          "bits": [ 18 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:129"
          }
        },
        "led_1__io": {
          "hide_name": 0,
          "bits": [ 19 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:129"
          }
        },
        "led_2__io": {
          "hide_name": 0,
          "bits": [ 20 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:129"
          }
        },
        "led_3__io": {
          "hide_name": 0,
          "bits": [ 21 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:129"
          }
        },
        "led_4__io": {
          "hide_name": 0,
          "bits": [ 22 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:129"
          }
        },
        "led_5__io": {
          "hide_name": 0,
          "bits": [ 23 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:129"
          }
        },
        "led_6__io": {
          "hide_name": 0,
          "bits": [ 24 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:129"
          }
        },
        "led_7__io": {
          "hide_name": 0,
          "bits": [ 25 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:129"
          }
        },
        "pin_button_down_0.button_down_0__i": {
          "hide_name": 0,
          "bits": [ "x" ],
          "attributes": {
            "hdlname": "pin_button_down_0 button_down_0__i",
            "src": "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:143"
          }
        },
        "pin_button_down_0.button_down_0__io": {
          "hide_name": 0,
          "bits": [ 42 ],
          "attributes": {
            "hdlname": "pin_button_down_0 button_down_0__io",
            "src": "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:129",
            "unused_bits": "0 "
          }
        },
        "pin_button_down_0_button_down_0__i": {
          "hide_name": 0,
          "bits": [ "x" ],
          "attributes": {
            "src": "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:143"
          }
        },
        "pin_button_fire_0.button_fire_0__i": {
          "hide_name": 0,
          "bits": [ "x" ],
          "attributes": {
            "hdlname": "pin_button_fire_0 button_fire_0__i",
            "src": "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:143"
          }
        },
        "pin_button_fire_0.button_fire_0__io": {
          "hide_name": 0,
          "bits": [ 39 ],
          "attributes": {
            "hdlname": "pin_button_fire_0 button_fire_0__io",
            "src": "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:129",
            "unused_bits": "0 "
          }
        },
        "pin_button_fire_0_button_fire_0__i": {
          "hide_name": 0,
          "bits": [ "x" ],
          "attributes": {
            "src": "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:143"
          }
        },
        "pin_button_fire_1.button_fire_1__i": {
          "hide_name": 0,
          "bits": [ "x" ],
          "attributes": {
            "hdlname": "pin_button_fire_1 button_fire_1__i",
            "src": "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:143"
          }
        },
        "pin_button_fire_1.button_fire_1__io": {
          "hide_name": 0,
          "bits": [ 40 ],
          "attributes": {
            "hdlname": "pin_button_fire_1 button_fire_1__io",
            "src": "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:129",
            "unused_bits": "0 "
          }
        },
        "pin_button_fire_1_button_fire_1__i": {
          "hide_name": 0,
          "bits": [ "x" ],
          "attributes": {
            "src": "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:143"
          }
        },
        "pin_button_left_0.button_left_0__i": {
          "hide_name": 0,
          "bits": [ "x" ],
          "attributes": {
            "hdlname": "pin_button_left_0 button_left_0__i",
            "src": "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:143"
          }
        },
        "pin_button_left_0.button_left_0__io": {
          "hide_name": 0,
          "bits": [ 43 ],
          "attributes": {
            "hdlname": "pin_button_left_0 button_left_0__io",
            "src": "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:129",
            "unused_bits": "0 "
          }
        },
        "pin_button_left_0_button_left_0__i": {
          "hide_name": 0,
          "bits": [ "x" ],
          "attributes": {
            "src": "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:143"
          }
        },
        "pin_button_pwr_0.button_pwr_0__i": {
          "hide_name": 0,
          "bits": [ 146 ],
          "attributes": {
            "hdlname": "pin_button_pwr_0 button_pwr_0__i",
            "src": "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:143"
          }
        },
        "pin_button_pwr_0.button_pwr_0__i_n": {
          "hide_name": 0,
          "bits": [ 145 ],
          "attributes": {
            "hdlname": "pin_button_pwr_0 button_pwr_0__i_n",
            "src": "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:464"
          }
        },
        "pin_button_pwr_0.button_pwr_0__io": {
          "hide_name": 0,
          "bits": [ 38 ],
          "attributes": {
            "hdlname": "pin_button_pwr_0 button_pwr_0__io",
            "src": "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:129",
            "unused_bits": "0 "
          }
        },
        "pin_button_pwr_0_button_pwr_0__i": {
          "hide_name": 0,
          "bits": [ 146 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:143"
          }
        },
        "pin_button_right_0.button_right_0__i": {
          "hide_name": 0,
          "bits": [ 148 ],
          "attributes": {
            "hdlname": "pin_button_right_0 button_right_0__i",
            "src": "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:143"
          }
        },
        "pin_button_right_0.button_right_0__io": {
          "hide_name": 0,
          "bits": [ 44 ],
          "attributes": {
            "hdlname": "pin_button_right_0 button_right_0__io",
            "src": "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:129",
            "unused_bits": "0 "
          }
        },
        "pin_button_right_0_button_right_0__i": {
          "hide_name": 0,
          "bits": [ 148 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:143"
          }
        },
        "pin_button_up_0.button_up_0__i": {
          "hide_name": 0,
          "bits": [ "x" ],
          "attributes": {
            "hdlname": "pin_button_up_0 button_up_0__i",
            "src": "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:143"
          }
        },
        "pin_button_up_0.button_up_0__io": {
          "hide_name": 0,
          "bits": [ 41 ],
          "attributes": {
            "hdlname": "pin_button_up_0 button_up_0__io",
            "src": "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:129",
            "unused_bits": "0 "
          }
        },
        "pin_button_up_0_button_up_0__i": {
          "hide_name": 0,
          "bits": [ "x" ],
          "attributes": {
            "src": "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:143"
          }
        },
        "pin_esp32_spi_0__en.esp32_spi_0__en__io": {
          "hide_name": 0,
          "bits": [ 26 ],
          "attributes": {
            "hdlname": "pin_esp32_spi_0__en esp32_spi_0__en__io",
            "src": "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:129"
          }
        },
        "pin_esp32_spi_0__en.esp32_spi_0__en__o": {
          "hide_name": 0,
          "bits": [ 149 ],
          "attributes": {
            "hdlname": "pin_esp32_spi_0__en esp32_spi_0__en__o",
            "src": "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:143"
          }
        },
        "pin_esp32_spi_0__en_esp32_spi_0__en__o": {
          "hide_name": 0,
          "bits": [ 149 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:143"
          }
        },
        "pin_esp32_spi_0__en_esp32_spi_0__en__o_TRELLIS_FF_Q_DI": {
          "hide_name": 0,
          "bits": [ 139 ],
          "attributes": {
          }
        },
        "pin_esp32_spi_0__gpio0.esp32_spi_0__gpio0__i": {
          "hide_name": 0,
          "bits": [ 151 ],
          "attributes": {
            "hdlname": "pin_esp32_spi_0__gpio0 esp32_spi_0__gpio0__i",
            "src": "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:143",
            "unused_bits": "0 "
          }
        },
        "pin_esp32_spi_0__gpio0.esp32_spi_0__gpio0__io": {
          "hide_name": 0,
          "bits": [ 68 ],
          "attributes": {
            "hdlname": "pin_esp32_spi_0__gpio0 esp32_spi_0__gpio0__io",
            "src": "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:129",
            "unused_bits": "0 "
          }
        },
        "pin_esp32_spi_0__gpio0.esp32_spi_0__gpio0__o": {
          "hide_name": 0,
          "bits": [ 150 ],
          "attributes": {
            "hdlname": "pin_esp32_spi_0__gpio0 esp32_spi_0__gpio0__o",
            "src": "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:143"
          }
        },
        "pin_esp32_spi_0__gpio0.esp32_spi_0__gpio0__oe": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "pin_esp32_spi_0__gpio0 esp32_spi_0__gpio0__oe",
            "src": "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:143"
          }
        },
        "pin_esp32_spi_0__gpio0_esp32_spi_0__gpio0__o": {
          "hide_name": 0,
          "bits": [ 150 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:143"
          }
        },
        "pin_esp32_spi_0__gpio0_esp32_spi_0__gpio0__o_TRELLIS_FF_Q_DI": {
          "hide_name": 0,
          "bits": [ 152 ],
          "attributes": {
          }
        },
        "pin_esp32_spi_0__gpio12_cipo.esp32_spi_0__gpio12_cipo__io": {
          "hide_name": 0,
          "bits": [ 31 ],
          "attributes": {
            "hdlname": "pin_esp32_spi_0__gpio12_cipo esp32_spi_0__gpio12_cipo__io",
            "src": "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:129"
          }
        },
        "pin_esp32_spi_0__gpio12_cipo.esp32_spi_0__gpio12_cipo__o": {
          "hide_name": 0,
          "bits": [ 153 ],
          "attributes": {
            "hdlname": "pin_esp32_spi_0__gpio12_cipo esp32_spi_0__gpio12_cipo__o",
            "src": "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:143"
          }
        },
        "pin_esp32_spi_0__gpio16_sclk.esp32_spi_0__gpio16_sclk__i": {
          "hide_name": 0,
          "bits": [ 157 ],
          "attributes": {
            "hdlname": "pin_esp32_spi_0__gpio16_sclk esp32_spi_0__gpio16_sclk__i",
            "src": "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:143"
          }
        },
        "pin_esp32_spi_0__gpio16_sclk.esp32_spi_0__gpio16_sclk__io": {
          "hide_name": 0,
          "bits": [ 32 ],
          "attributes": {
            "hdlname": "pin_esp32_spi_0__gpio16_sclk esp32_spi_0__gpio16_sclk__io",
            "src": "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:129",
            "unused_bits": "0 "
          }
        },
        "pin_esp32_spi_0__gpio4_copi.esp32_spi_0__gpio4_copi__i": {
          "hide_name": 0,
          "bits": [ 158 ],
          "attributes": {
            "hdlname": "pin_esp32_spi_0__gpio4_copi esp32_spi_0__gpio4_copi__i",
            "src": "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:143"
          }
        },
        "pin_esp32_spi_0__gpio4_copi.esp32_spi_0__gpio4_copi__io": {
          "hide_name": 0,
          "bits": [ 29 ],
          "attributes": {
            "hdlname": "pin_esp32_spi_0__gpio4_copi esp32_spi_0__gpio4_copi__io",
            "src": "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:129",
            "unused_bits": "0 "
          }
        },
        "pin_esp32_spi_0__gpio5_cs.esp32_spi_0__gpio5_cs__i": {
          "hide_name": 0,
          "bits": [ 542 ],
          "attributes": {
            "hdlname": "pin_esp32_spi_0__gpio5_cs esp32_spi_0__gpio5_cs__i",
            "src": "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:143"
          }
        },
        "pin_esp32_spi_0__gpio5_cs.esp32_spi_0__gpio5_cs__i_n": {
          "hide_name": 0,
          "bits": [ 159 ],
          "attributes": {
            "hdlname": "pin_esp32_spi_0__gpio5_cs esp32_spi_0__gpio5_cs__i_n",
            "src": "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:464"
          }
        },
        "pin_esp32_spi_0__gpio5_cs.esp32_spi_0__gpio5_cs__io": {
          "hide_name": 0,
          "bits": [ 30 ],
          "attributes": {
            "hdlname": "pin_esp32_spi_0__gpio5_cs esp32_spi_0__gpio5_cs__io",
            "src": "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:129",
            "unused_bits": "0 "
          }
        },
        "pin_esp32_spi_0__rx.esp32_spi_0__rx__i": {
          "hide_name": 0,
          "bits": [ 160 ],
          "attributes": {
            "hdlname": "pin_esp32_spi_0__rx esp32_spi_0__rx__i",
            "src": "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:143"
          }
        },
        "pin_esp32_spi_0__rx.esp32_spi_0__rx__io": {
          "hide_name": 0,
          "bits": [ 28 ],
          "attributes": {
            "hdlname": "pin_esp32_spi_0__rx esp32_spi_0__rx__io",
            "src": "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:129",
            "unused_bits": "0 "
          }
        },
        "pin_esp32_spi_0__rx_esp32_spi_0__rx__i": {
          "hide_name": 0,
          "bits": [ 160 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:143"
          }
        },
        "pin_esp32_spi_0__tx.esp32_spi_0__tx__io": {
          "hide_name": 0,
          "bits": [ 27 ],
          "attributes": {
            "hdlname": "pin_esp32_spi_0__tx esp32_spi_0__tx__io",
            "src": "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:129"
          }
        },
        "pin_esp32_spi_0__tx.esp32_spi_0__tx__o": {
          "hide_name": 0,
          "bits": [ 161 ],
          "attributes": {
            "hdlname": "pin_esp32_spi_0__tx esp32_spi_0__tx__o",
            "src": "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:143"
          }
        },
        "pin_esp32_spi_0__tx_esp32_spi_0__tx__o": {
          "hide_name": 0,
          "bits": [ 161 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:143"
          }
        },
        "pin_led_0.led_0__io": {
          "hide_name": 0,
          "bits": [ 18 ],
          "attributes": {
            "hdlname": "pin_led_0 led_0__io",
            "src": "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:129"
          }
        },
        "pin_led_0.led_0__o": {
          "hide_name": 0,
          "bits": [ 163 ],
          "attributes": {
            "hdlname": "pin_led_0 led_0__o",
            "src": "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:143"
          }
        },
        "pin_led_0.led_0__o_TRELLIS_FF_Q_DI": {
          "hide_name": 0,
          "bits": [ 165, 164 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "pin_led_0.led_0__o_TRELLIS_FF_Q_DI_LUT4_D_Z": {
          "hide_name": 0,
          "bits": [ 166 ],
          "attributes": {
          }
        },
        "pin_led_0_led_0__o": {
          "hide_name": 0,
          "bits": [ 163 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:143"
          }
        },
        "pin_led_1.led_1__io": {
          "hide_name": 0,
          "bits": [ 19 ],
          "attributes": {
            "hdlname": "pin_led_1 led_1__io",
            "src": "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:129"
          }
        },
        "pin_led_1.led_1__o": {
          "hide_name": 0,
          "bits": [ 170 ],
          "attributes": {
            "hdlname": "pin_led_1 led_1__o",
            "src": "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:143"
          }
        },
        "pin_led_1_led_1__o": {
          "hide_name": 0,
          "bits": [ 170 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:143"
          }
        },
        "pin_led_2.led_2__io": {
          "hide_name": 0,
          "bits": [ 20 ],
          "attributes": {
            "hdlname": "pin_led_2 led_2__io",
            "src": "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:129"
          }
        },
        "pin_led_2.led_2__o": {
          "hide_name": 0,
          "bits": [ 172 ],
          "attributes": {
            "hdlname": "pin_led_2 led_2__o",
            "src": "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:143"
          }
        },
        "pin_led_2_led_2__o": {
          "hide_name": 0,
          "bits": [ 172 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:143"
          }
        },
        "pin_led_3.led_3__io": {
          "hide_name": 0,
          "bits": [ 21 ],
          "attributes": {
            "hdlname": "pin_led_3 led_3__io",
            "src": "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:129"
          }
        },
        "pin_led_3.led_3__o": {
          "hide_name": 0,
          "bits": [ 174 ],
          "attributes": {
            "hdlname": "pin_led_3 led_3__o",
            "src": "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:143"
          }
        },
        "pin_led_3.led_3__o_TRELLIS_FF_Q_DI": {
          "hide_name": 0,
          "bits": [ 177, 175 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "tests/ulx3s_counter/fpga_gateware/src/main.py:146|tests/ulx3s_counter/fpga_gateware/src/main.py:94|/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/techmap.v:573.22-573.23"
          }
        },
        "pin_led_3_led_3__o": {
          "hide_name": 0,
          "bits": [ 174 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:143"
          }
        },
        "pin_led_4.led_4__io": {
          "hide_name": 0,
          "bits": [ 22 ],
          "attributes": {
            "hdlname": "pin_led_4 led_4__io",
            "src": "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:129"
          }
        },
        "pin_led_4.led_4__o": {
          "hide_name": 0,
          "bits": [ 176 ],
          "attributes": {
            "hdlname": "pin_led_4 led_4__o",
            "src": "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:143"
          }
        },
        "pin_led_4_led_4__o": {
          "hide_name": 0,
          "bits": [ 176 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:143"
          }
        },
        "pin_led_5.led_5__io": {
          "hide_name": 0,
          "bits": [ 23 ],
          "attributes": {
            "hdlname": "pin_led_5 led_5__io",
            "src": "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:129"
          }
        },
        "pin_led_5.led_5__o": {
          "hide_name": 0,
          "bits": [ 178 ],
          "attributes": {
            "hdlname": "pin_led_5 led_5__o",
            "src": "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:143"
          }
        },
        "pin_led_5.led_5__o_CCU2C_A1_COUT": {
          "hide_name": 0,
          "bits": [ "1", 120, 186, 3372, 187, 3373, 184, 3374, 182, 3375, 183, 3376, 185, 3377, 192, 3378, 191, 3379, 190, 3380, 189, 3381, 188, 3382, 179, 3383, 180, 3384, 194, 3385 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "tests/ulx3s_counter/fpga_gateware/src/main.py:382|/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/arith_map.v:63.22-63.23",
            "unused_bits": "3 5 7 9 11 13 15 17 19 21 23 25 27 28 29"
          }
        },
        "pin_led_5.led_5__o_CCU2C_A1_S0": {
          "hide_name": 0,
          "bits": [ 119, 117, 115, 113, 111, 109, 105, 103, 101, 99, 97, 95, 93, 91, 89, 87, 133, 131, 129, 127, 125, 123, 121, 107, 85, 181, 195, 83, 3386, 3387 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "tests/ulx3s_counter/fpga_gateware/src/main.py:382|/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/arith_map.v:34.26-34.27",
            "unused_bits": "28 29"
          }
        },
        "pin_led_5_led_5__o": {
          "hide_name": 0,
          "bits": [ 178 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:143"
          }
        },
        "pin_led_6.led_6__io": {
          "hide_name": 0,
          "bits": [ 24 ],
          "attributes": {
            "hdlname": "pin_led_6 led_6__io",
            "src": "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:129"
          }
        },
        "pin_led_6.led_6__o": {
          "hide_name": 0,
          "bits": [ 193 ],
          "attributes": {
            "hdlname": "pin_led_6 led_6__o",
            "src": "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:143"
          }
        },
        "pin_led_6_led_6__o": {
          "hide_name": 0,
          "bits": [ 193 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:143"
          }
        },
        "pin_led_7.led_7__io": {
          "hide_name": 0,
          "bits": [ 25 ],
          "attributes": {
            "hdlname": "pin_led_7 led_7__io",
            "src": "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:129"
          }
        },
        "pin_led_7.led_7__o": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "pin_led_7 led_7__o",
            "src": "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:143"
          }
        },
        "pin_led_7_led_7__o": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "src": "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:143"
          }
        },
        "pin_sdram_0__a.sdram_0__a__io": {
          "hide_name": 0,
          "bits": [ 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65 ],
          "attributes": {
            "hdlname": "pin_sdram_0__a sdram_0__a__io",
            "src": "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:129"
          }
        },
        "pin_sdram_0__a.sdram_0__a__o": {
          "hide_name": 0,
          "bits": [ 196, 197, 201, 202, 203, 204, 205, 206, 207, 208, 198, 199, 200 ],
          "attributes": {
            "hdlname": "pin_sdram_0__a sdram_0__a__o",
            "src": "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:143"
          }
        },
        "pin_sdram_0__ba.sdram_0__ba__io": {
          "hide_name": 0,
          "bits": [ 51, 52 ],
          "attributes": {
            "hdlname": "pin_sdram_0__ba sdram_0__ba__io",
            "src": "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:129"
          }
        },
        "pin_sdram_0__ba.sdram_0__ba__o": {
          "hide_name": 0,
          "bits": [ 209, 210 ],
          "attributes": {
            "hdlname": "pin_sdram_0__ba sdram_0__ba__o",
            "src": "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:143"
          }
        },
        "pin_sdram_0__cas.sdram_0__cas__io": {
          "hide_name": 0,
          "bits": [ 50 ],
          "attributes": {
            "hdlname": "pin_sdram_0__cas sdram_0__cas__io",
            "src": "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:129"
          }
        },
        "pin_sdram_0__cas.sdram_0__cas__o": {
          "hide_name": 0,
          "bits": [ 212 ],
          "attributes": {
            "hdlname": "pin_sdram_0__cas sdram_0__cas__o",
            "src": "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:143"
          }
        },
        "pin_sdram_0__cas.sdram_0__cas__o_n": {
          "hide_name": 0,
          "bits": [ 211 ],
          "attributes": {
            "hdlname": "pin_sdram_0__cas sdram_0__cas__o_n",
            "src": "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:472"
          }
        },
        "pin_sdram_0__clk.sdram_0__clk__io": {
          "hide_name": 0,
          "bits": [ 45 ],
          "attributes": {
            "hdlname": "pin_sdram_0__clk sdram_0__clk__io",
            "src": "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:129"
          }
        },
        "pin_sdram_0__clk.sdram_0__clk__o": {
          "hide_name": 0,
          "bits": [ 213 ],
          "attributes": {
            "hdlname": "pin_sdram_0__clk sdram_0__clk__o",
            "src": "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:143"
          }
        },
        "pin_sdram_0__clk_en.sdram_0__clk_en__io": {
          "hide_name": 0,
          "bits": [ 46 ],
          "attributes": {
            "hdlname": "pin_sdram_0__clk_en sdram_0__clk_en__io",
            "src": "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:129"
          }
        },
        "pin_sdram_0__clk_en.sdram_0__clk_en__o": {
          "hide_name": 0,
          "bits": [ 214 ],
          "attributes": {
            "hdlname": "pin_sdram_0__clk_en sdram_0__clk_en__o",
            "src": "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:143"
          }
        },
        "pin_sdram_0__cs.sdram_0__cs__io": {
          "hide_name": 0,
          "bits": [ 47 ],
          "attributes": {
            "hdlname": "pin_sdram_0__cs sdram_0__cs__io",
            "src": "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:129"
          }
        },
        "pin_sdram_0__cs.sdram_0__cs__o": {
          "hide_name": 0,
          "bits": [ 216 ],
          "attributes": {
            "hdlname": "pin_sdram_0__cs sdram_0__cs__o",
            "src": "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:143"
          }
        },
        "pin_sdram_0__cs.sdram_0__cs__o_n": {
          "hide_name": 0,
          "bits": [ 215 ],
          "attributes": {
            "hdlname": "pin_sdram_0__cs sdram_0__cs__o_n",
            "src": "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:472"
          }
        },
        "pin_sdram_0__dq.sdram_0__dq__i": {
          "hide_name": 0,
          "bits": [ 218, 221, 235, 237, 239, 241, 243, 245, 247, 249, 223, 225, 227, 229, 231, 233 ],
          "attributes": {
            "hdlname": "pin_sdram_0__dq sdram_0__dq__i",
            "src": "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:143"
          }
        },
        "pin_sdram_0__dq.sdram_0__dq__io": {
          "hide_name": 0,
          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17 ],
          "attributes": {
            "hdlname": "pin_sdram_0__dq sdram_0__dq__io",
            "src": "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:129",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15"
          }
        },
        "pin_sdram_0__dq.sdram_0__dq__o": {
          "hide_name": 0,
          "bits": [ 217, 220, 234, 236, 238, 240, 242, 244, 246, 248, 222, 224, 226, 228, 230, 232 ],
          "attributes": {
            "hdlname": "pin_sdram_0__dq sdram_0__dq__o",
            "src": "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:143"
          }
        },
        "pin_sdram_0__dq.sdram_0__dq__oe": {
          "hide_name": 0,
          "bits": [ 1831 ],
          "attributes": {
            "hdlname": "pin_sdram_0__dq sdram_0__dq__oe",
            "src": "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:143"
          }
        },
        "pin_sdram_0__dqm.sdram_0__dqm__io": {
          "hide_name": 0,
          "bits": [ 66, 67 ],
          "attributes": {
            "hdlname": "pin_sdram_0__dqm sdram_0__dqm__io",
            "src": "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:129"
          }
        },
        "pin_sdram_0__dqm.sdram_0__dqm__o": {
          "hide_name": 0,
          "bits": [ 250, 250 ],
          "attributes": {
            "hdlname": "pin_sdram_0__dqm sdram_0__dqm__o",
            "src": "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:143"
          }
        },
        "pin_sdram_0__ras.sdram_0__ras__io": {
          "hide_name": 0,
          "bits": [ 49 ],
          "attributes": {
            "hdlname": "pin_sdram_0__ras sdram_0__ras__io",
            "src": "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:129"
          }
        },
        "pin_sdram_0__ras.sdram_0__ras__o": {
          "hide_name": 0,
          "bits": [ 252 ],
          "attributes": {
            "hdlname": "pin_sdram_0__ras sdram_0__ras__o",
            "src": "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:143"
          }
        },
        "pin_sdram_0__ras.sdram_0__ras__o_n": {
          "hide_name": 0,
          "bits": [ 251 ],
          "attributes": {
            "hdlname": "pin_sdram_0__ras sdram_0__ras__o_n",
            "src": "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:472"
          }
        },
        "pin_sdram_0__we.sdram_0__we__io": {
          "hide_name": 0,
          "bits": [ 48 ],
          "attributes": {
            "hdlname": "pin_sdram_0__we sdram_0__we__io",
            "src": "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:129"
          }
        },
        "pin_sdram_0__we.sdram_0__we__o": {
          "hide_name": 0,
          "bits": [ 254 ],
          "attributes": {
            "hdlname": "pin_sdram_0__we sdram_0__we__o",
            "src": "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:143"
          }
        },
        "pin_sdram_0__we.sdram_0__we__o_n": {
          "hide_name": 0,
          "bits": [ 253 ],
          "attributes": {
            "hdlname": "pin_sdram_0__we sdram_0__we__o_n",
            "src": "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:472"
          }
        },
        "pin_uart_0__dtr.uart_0__dtr__i": {
          "hide_name": 0,
          "bits": [ 136 ],
          "attributes": {
            "hdlname": "pin_uart_0__dtr uart_0__dtr__i",
            "src": "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:143"
          }
        },
        "pin_uart_0__dtr.uart_0__dtr__io": {
          "hide_name": 0,
          "bits": [ 36 ],
          "attributes": {
            "hdlname": "pin_uart_0__dtr uart_0__dtr__io",
            "src": "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:129",
            "unused_bits": "0 "
          }
        },
        "pin_uart_0__dtr_uart_0__dtr__i": {
          "hide_name": 0,
          "bits": [ 136 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:143"
          }
        },
        "pin_uart_0__rts.uart_0__rts__i": {
          "hide_name": 0,
          "bits": [ 137 ],
          "attributes": {
            "hdlname": "pin_uart_0__rts uart_0__rts__i",
            "src": "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:143"
          }
        },
        "pin_uart_0__rts.uart_0__rts__io": {
          "hide_name": 0,
          "bits": [ 35 ],
          "attributes": {
            "hdlname": "pin_uart_0__rts uart_0__rts__io",
            "src": "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:129",
            "unused_bits": "0 "
          }
        },
        "pin_uart_0__rts_uart_0__rts__i": {
          "hide_name": 0,
          "bits": [ 137 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:143"
          }
        },
        "pin_uart_0__rx.uart_0__rx__i": {
          "hide_name": 0,
          "bits": [ 162 ],
          "attributes": {
            "hdlname": "pin_uart_0__rx uart_0__rx__i",
            "src": "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:143"
          }
        },
        "pin_uart_0__rx.uart_0__rx__io": {
          "hide_name": 0,
          "bits": [ 33 ],
          "attributes": {
            "hdlname": "pin_uart_0__rx uart_0__rx__io",
            "src": "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:129",
            "unused_bits": "0 "
          }
        },
        "pin_uart_0__rx_uart_0__rx__i": {
          "hide_name": 0,
          "bits": [ 162 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:143"
          }
        },
        "pin_uart_0__tx.uart_0__tx__io": {
          "hide_name": 0,
          "bits": [ 34 ],
          "attributes": {
            "hdlname": "pin_uart_0__tx uart_0__tx__io",
            "src": "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:129"
          }
        },
        "pin_uart_0__tx.uart_0__tx__o": {
          "hide_name": 0,
          "bits": [ 255 ],
          "attributes": {
            "hdlname": "pin_uart_0__tx uart_0__tx__o",
            "src": "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:143"
          }
        },
        "pin_uart_0__tx_uart_0__tx__o": {
          "hide_name": 0,
          "bits": [ 255 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:143"
          }
        },
        "rst": {
          "hide_name": 0,
          "bits": [ 81 ],
          "attributes": {
            "src": "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amtest/amtest/boards/ulx3s/common/clks.py:57"
          }
        },
        "sdram_0__a__io": {
          "hide_name": 0,
          "bits": [ 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:129"
          }
        },
        "sdram_0__ba__io": {
          "hide_name": 0,
          "bits": [ 51, 52 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:129"
          }
        },
        "sdram_0__cas__io": {
          "hide_name": 0,
          "bits": [ 50 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:129"
          }
        },
        "sdram_0__clk__io": {
          "hide_name": 0,
          "bits": [ 45 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:129"
          }
        },
        "sdram_0__clk_en__io": {
          "hide_name": 0,
          "bits": [ 46 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:129"
          }
        },
        "sdram_0__cs__io": {
          "hide_name": 0,
          "bits": [ 47 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:129"
          }
        },
        "sdram_0__dq__io": {
          "hide_name": 0,
          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:129"
          }
        },
        "sdram_0__dqm__io": {
          "hide_name": 0,
          "bits": [ 66, 67 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:129"
          }
        },
        "sdram_0__ras__io": {
          "hide_name": 0,
          "bits": [ 49 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:129"
          }
        },
        "sdram_0__we__io": {
          "hide_name": 0,
          "bits": [ 48 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:129"
          }
        },
        "sdram_clk": {
          "hide_name": 0,
          "bits": [ 82 ],
          "attributes": {
            "src": "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amtest/amtest/boards/ulx3s/common/clks.py:58"
          }
        },
        "sdram_rst": {
          "hide_name": 0,
          "bits": [ 81 ],
          "attributes": {
            "src": "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amtest/amtest/boards/ulx3s/common/clks.py:58"
          }
        },
        "sync_1e6_clk": {
          "hide_name": 0,
          "bits": [ 147 ],
          "attributes": {
            "src": "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amtest/amtest/boards/ulx3s/common/clks.py:30"
          }
        },
        "sync_1e6_clk_TRELLIS_FF_Q_CE": {
          "hide_name": 0,
          "bits": [ 257 ],
          "attributes": {
          }
        },
        "sync_1e6_clk_TRELLIS_FF_Q_DI": {
          "hide_name": 0,
          "bits": [ 256 ],
          "attributes": {
            "src": "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amtest/amtest/boards/ulx3s/common/clks.py:37"
          }
        },
        "sync_1e6_rst": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "src": "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amtest/amtest/boards/ulx3s/common/clks.py:30"
          }
        },
        "tb.U$$0._address": {
          "hide_name": 0,
          "bits": [ 308, 307, 315, 302, 303, 304, 305 ],
          "attributes": {
            "hdlname": "tb U$$0 _address",
            "src": "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:672"
          }
        },
        "tb.U$$0._is_write": {
          "hide_name": 0,
          "bits": [ 260 ],
          "attributes": {
            "hdlname": "tb U$$0 _is_write",
            "src": "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:671"
          }
        },
        "tb.U$$0._is_write_TRELLIS_FF_Q_CE": {
          "hide_name": 0,
          "bits": [ 258 ],
          "attributes": {
          }
        },
        "tb.U$$0._is_write_TRELLIS_FF_Q_CE_LUT4_Z_A": {
          "hide_name": 0,
          "bits": [ 261, 268, 262, 263, 264 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "tb.U$$0._is_write_TRELLIS_FF_Q_CE_LUT4_Z_A_LUT4_Z_1_B": {
          "hide_name": 0,
          "bits": [ 269, 270, 271 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "tb.U$$0._is_write_TRELLIS_FF_Q_CE_LUT4_Z_A_LUT4_Z_1_D": {
          "hide_name": 0,
          "bits": [ "1", 3388, 276, 3389, 271, 3390 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:548|/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/arith_map.v:63.22-63.23",
            "unused_bits": "1 3 5"
          }
        },
        "tb.U$$0._is_write_TRELLIS_FF_Q_CE_LUT4_Z_A_LUT4_Z_1_D_CCU2C_COUT_S0": {
          "hide_name": 0,
          "bits": [ 279, 280, 277, 278, 3391 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:548|/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/arith_map.v:34.26-34.27",
            "unused_bits": "0 1 2 3 4"
          }
        },
        "tb.U$$0.clk": {
          "hide_name": 0,
          "bits": [ 69 ],
          "attributes": {
            "hdlname": "tb U$$0 clk",
            "src": "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amtest/amtest/boards/ulx3s/common/clks.py:57"
          }
        },
        "tb.U$$0.fifo_read_rdy": {
          "hide_name": 0,
          "bits": [ 502 ],
          "attributes": {
            "hdlname": "tb U$$0 fifo_read_rdy",
            "src": "tests/ulx3s_counter/fpga_gateware/src/main.py:230"
          }
        },
        "tb.U$$0.interface.bit_count": {
          "hide_name": 0,
          "bits": [ 272, 273, 274, 275, 270 ],
          "attributes": {
            "hdlname": "tb U$$0 interface bit_count",
            "src": "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:503"
          }
        },
        "tb.U$$0.interface.bit_count_TRELLIS_FF_Q_CE": {
          "hide_name": 0,
          "bits": [ 281 ],
          "attributes": {
          }
        },
        "tb.U$$0.interface.bit_count_TRELLIS_FF_Q_DI": {
          "hide_name": 0,
          "bits": [ 286, 285, 284, 283, 282 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:516|/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:577|/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/techmap.v:575.21-575.22"
          }
        },
        "tb.U$$0.interface.bit_count_TRELLIS_FF_Q_DI_LUT4_Z_1_D": {
          "hide_name": 0,
          "bits": [ 266, 267, 265, 288 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "tb.U$$0.interface.bit_count_TRELLIS_FF_Q_DI_LUT4_Z_2_D": {
          "hide_name": 0,
          "bits": [ 266, 267, 265, 291 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "tb.U$$0.interface.bit_count_TRELLIS_FF_Q_DI_LUT4_Z_3_D": {
          "hide_name": 0,
          "bits": [ 266, 267, 265, 293 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "tb.U$$0.interface.bit_count_TRELLIS_FF_Q_DI_LUT4_Z_4_D": {
          "hide_name": 0,
          "bits": [ 266, 267, 265, 295 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "tb.U$$0.interface.bit_count_TRELLIS_FF_Q_DI_LUT4_Z_4_D_LUT4_Z_B": {
          "hide_name": 0,
          "bits": [ 296, 294, 292, 289, 299 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:551|/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/arith_map.v:34.26-34.27"
          }
        },
        "tb.U$$0.interface.bit_count_TRELLIS_FF_Q_DI_LUT4_Z_4_D_LUT4_Z_B_CCU2C_S0_2_COUT": {
          "hide_name": 0,
          "bits": [ "0", 272, 301, 3392, 297, 3393 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:551|/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/arith_map.v:63.22-63.23",
            "unused_bits": "3 5"
          }
        },
        "tb.U$$0.interface.bit_count_TRELLIS_FF_Q_DI_LUT4_Z_4_D_LUT4_Z_B_CCU2C_S0_COUT": {
          "hide_name": 0,
          "bits": [ 301, 3394, 297, 3395, 298, 3396 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:551|/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/arith_map.v:65.22-65.25",
            "unused_bits": "1 3 4 5"
          }
        },
        "tb.U$$0.interface.bit_count_TRELLIS_FF_Q_DI_LUT4_Z_4_D_LUT4_Z_B_CCU2C_S0_S1": {
          "hide_name": 0,
          "bits": [ 294, 3397, 289, 3398, 300, 3399 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:551|/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/arith_map.v:65.27-65.29",
            "unused_bits": "1 3 4 5"
          }
        },
        "tb.U$$0.interface.bit_count_TRELLIS_FF_Q_DI_LUT4_Z_C": {
          "hide_name": 0,
          "bits": [ 266, 267, 265, 287 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "tb.U$$0.interface.clk": {
          "hide_name": 0,
          "bits": [ 69 ],
          "attributes": {
            "hdlname": "tb U$$0 interface clk",
            "src": "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amtest/amtest/boards/ulx3s/common/clks.py:57"
          }
        },
        "tb.U$$0.interface.command": {
          "hide_name": 0,
          "bits": [ 308, 307, 315, 302, 303, 304, 305, 260 ],
          "attributes": {
            "hdlname": "tb U$$0 interface command",
            "src": "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:474"
          }
        },
        "tb.U$$0.interface.current_command": {
          "hide_name": 0,
          "bits": [ 317, 316, 314, 313, 312, 311, 310, 259 ],
          "attributes": {
            "hdlname": "tb U$$0 interface current_command",
            "src": "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:506"
          }
        },
        "tb.U$$0.interface.current_command_TRELLIS_FF_Q_CE": {
          "hide_name": 0,
          "bits": [ 318 ],
          "attributes": {
          }
        },
        "tb.U$$0.interface.current_word": {
          "hide_name": 0,
          "bits": [ 368, 359, 350, 341, 332, 326, 442, 433, 424, 415, 406, 397, 388, 379, 324, 322 ],
          "attributes": {
            "hdlname": "tb U$$0 interface current_word",
            "src": "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:507"
          }
        },
        "tb.U$$0.interface.current_word_TRELLIS_FF_Q_10_DI": {
          "hide_name": 0,
          "bits": [ 325 ],
          "attributes": {
          }
        },
        "tb.U$$0.interface.current_word_TRELLIS_FF_Q_10_DI_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 327 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:133.22-133.24"
          }
        },
        "tb.U$$0.interface.current_word_TRELLIS_FF_Q_10_DI_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 328 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:133.18-133.20"
          }
        },
        "tb.U$$0.interface.current_word_TRELLIS_FF_Q_10_DI_PFUMX_Z_C0": {
          "hide_name": 0,
          "bits": [ 330, 331, 332, 266, 329 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "tb.U$$0.interface.current_word_TRELLIS_FF_Q_10_DI_PFUMX_Z_C0_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 333 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:133.22-133.24"
          }
        },
        "tb.U$$0.interface.current_word_TRELLIS_FF_Q_10_DI_PFUMX_Z_C0_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 334 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:133.18-133.20"
          }
        },
        "tb.U$$0.interface.current_word_TRELLIS_FF_Q_11_DI": {
          "hide_name": 0,
          "bits": [ 336 ],
          "attributes": {
          }
        },
        "tb.U$$0.interface.current_word_TRELLIS_FF_Q_11_DI_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 337 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:133.22-133.24"
          }
        },
        "tb.U$$0.interface.current_word_TRELLIS_FF_Q_11_DI_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 338 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:133.18-133.20"
          }
        },
        "tb.U$$0.interface.current_word_TRELLIS_FF_Q_11_DI_PFUMX_Z_C0": {
          "hide_name": 0,
          "bits": [ 330, 340, 341, 266, 339 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "tb.U$$0.interface.current_word_TRELLIS_FF_Q_11_DI_PFUMX_Z_C0_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 342 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:133.22-133.24"
          }
        },
        "tb.U$$0.interface.current_word_TRELLIS_FF_Q_11_DI_PFUMX_Z_C0_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 343 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:133.18-133.20"
          }
        },
        "tb.U$$0.interface.current_word_TRELLIS_FF_Q_12_DI": {
          "hide_name": 0,
          "bits": [ 345 ],
          "attributes": {
          }
        },
        "tb.U$$0.interface.current_word_TRELLIS_FF_Q_12_DI_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 346 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:133.22-133.24"
          }
        },
        "tb.U$$0.interface.current_word_TRELLIS_FF_Q_12_DI_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 347 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:133.18-133.20"
          }
        },
        "tb.U$$0.interface.current_word_TRELLIS_FF_Q_12_DI_PFUMX_Z_C0": {
          "hide_name": 0,
          "bits": [ 330, 349, 350, 266, 348 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "tb.U$$0.interface.current_word_TRELLIS_FF_Q_12_DI_PFUMX_Z_C0_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 351 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:133.22-133.24"
          }
        },
        "tb.U$$0.interface.current_word_TRELLIS_FF_Q_12_DI_PFUMX_Z_C0_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 352 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:133.18-133.20"
          }
        },
        "tb.U$$0.interface.current_word_TRELLIS_FF_Q_13_DI": {
          "hide_name": 0,
          "bits": [ 354 ],
          "attributes": {
          }
        },
        "tb.U$$0.interface.current_word_TRELLIS_FF_Q_13_DI_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 355 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:133.22-133.24"
          }
        },
        "tb.U$$0.interface.current_word_TRELLIS_FF_Q_13_DI_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 356 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:133.18-133.20"
          }
        },
        "tb.U$$0.interface.current_word_TRELLIS_FF_Q_13_DI_PFUMX_Z_C0": {
          "hide_name": 0,
          "bits": [ 330, 358, 359, 266, 357 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "tb.U$$0.interface.current_word_TRELLIS_FF_Q_13_DI_PFUMX_Z_C0_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 360 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:133.22-133.24"
          }
        },
        "tb.U$$0.interface.current_word_TRELLIS_FF_Q_13_DI_PFUMX_Z_C0_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 361 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:133.18-133.20"
          }
        },
        "tb.U$$0.interface.current_word_TRELLIS_FF_Q_14_DI": {
          "hide_name": 0,
          "bits": [ 363 ],
          "attributes": {
          }
        },
        "tb.U$$0.interface.current_word_TRELLIS_FF_Q_14_DI_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 364 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:133.22-133.24"
          }
        },
        "tb.U$$0.interface.current_word_TRELLIS_FF_Q_14_DI_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 365 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:133.18-133.20"
          }
        },
        "tb.U$$0.interface.current_word_TRELLIS_FF_Q_15_DI": {
          "hide_name": 0,
          "bits": [ 369 ],
          "attributes": {
          }
        },
        "tb.U$$0.interface.current_word_TRELLIS_FF_Q_15_DI_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 370 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:133.22-133.24"
          }
        },
        "tb.U$$0.interface.current_word_TRELLIS_FF_Q_1_DI": {
          "hide_name": 0,
          "bits": [ 323 ],
          "attributes": {
          }
        },
        "tb.U$$0.interface.current_word_TRELLIS_FF_Q_1_DI_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 375 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:133.22-133.24"
          }
        },
        "tb.U$$0.interface.current_word_TRELLIS_FF_Q_1_DI_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 376 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:133.18-133.20"
          }
        },
        "tb.U$$0.interface.current_word_TRELLIS_FF_Q_1_DI_PFUMX_Z_C0": {
          "hide_name": 0,
          "bits": [ 330, 378, 379, 266, 377 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "tb.U$$0.interface.current_word_TRELLIS_FF_Q_1_DI_PFUMX_Z_C0_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 380 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:133.22-133.24"
          }
        },
        "tb.U$$0.interface.current_word_TRELLIS_FF_Q_1_DI_PFUMX_Z_C0_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 381 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:133.18-133.20"
          }
        },
        "tb.U$$0.interface.current_word_TRELLIS_FF_Q_2_DI": {
          "hide_name": 0,
          "bits": [ 383 ],
          "attributes": {
          }
        },
        "tb.U$$0.interface.current_word_TRELLIS_FF_Q_2_DI_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 384 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:133.22-133.24"
          }
        },
        "tb.U$$0.interface.current_word_TRELLIS_FF_Q_2_DI_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 385 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:133.18-133.20"
          }
        },
        "tb.U$$0.interface.current_word_TRELLIS_FF_Q_2_DI_PFUMX_Z_C0": {
          "hide_name": 0,
          "bits": [ 330, 387, 388, 266, 386 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "tb.U$$0.interface.current_word_TRELLIS_FF_Q_2_DI_PFUMX_Z_C0_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 389 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:133.22-133.24"
          }
        },
        "tb.U$$0.interface.current_word_TRELLIS_FF_Q_2_DI_PFUMX_Z_C0_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 390 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:133.18-133.20"
          }
        },
        "tb.U$$0.interface.current_word_TRELLIS_FF_Q_3_DI": {
          "hide_name": 0,
          "bits": [ 392 ],
          "attributes": {
          }
        },
        "tb.U$$0.interface.current_word_TRELLIS_FF_Q_3_DI_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 393 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:133.22-133.24"
          }
        },
        "tb.U$$0.interface.current_word_TRELLIS_FF_Q_3_DI_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 394 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:133.18-133.20"
          }
        },
        "tb.U$$0.interface.current_word_TRELLIS_FF_Q_3_DI_PFUMX_Z_C0": {
          "hide_name": 0,
          "bits": [ 330, 396, 397, 266, 395 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "tb.U$$0.interface.current_word_TRELLIS_FF_Q_3_DI_PFUMX_Z_C0_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 398 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:133.22-133.24"
          }
        },
        "tb.U$$0.interface.current_word_TRELLIS_FF_Q_3_DI_PFUMX_Z_C0_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 399 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:133.18-133.20"
          }
        },
        "tb.U$$0.interface.current_word_TRELLIS_FF_Q_4_DI": {
          "hide_name": 0,
          "bits": [ 401 ],
          "attributes": {
          }
        },
        "tb.U$$0.interface.current_word_TRELLIS_FF_Q_4_DI_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 402 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:133.22-133.24"
          }
        },
        "tb.U$$0.interface.current_word_TRELLIS_FF_Q_4_DI_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 403 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:133.18-133.20"
          }
        },
        "tb.U$$0.interface.current_word_TRELLIS_FF_Q_4_DI_PFUMX_Z_C0": {
          "hide_name": 0,
          "bits": [ 330, 405, 406, 266, 404 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "tb.U$$0.interface.current_word_TRELLIS_FF_Q_4_DI_PFUMX_Z_C0_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 407 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:133.22-133.24"
          }
        },
        "tb.U$$0.interface.current_word_TRELLIS_FF_Q_4_DI_PFUMX_Z_C0_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 408 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:133.18-133.20"
          }
        },
        "tb.U$$0.interface.current_word_TRELLIS_FF_Q_5_DI": {
          "hide_name": 0,
          "bits": [ 410 ],
          "attributes": {
          }
        },
        "tb.U$$0.interface.current_word_TRELLIS_FF_Q_5_DI_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 411 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:133.22-133.24"
          }
        },
        "tb.U$$0.interface.current_word_TRELLIS_FF_Q_5_DI_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 412 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:133.18-133.20"
          }
        },
        "tb.U$$0.interface.current_word_TRELLIS_FF_Q_5_DI_PFUMX_Z_C0": {
          "hide_name": 0,
          "bits": [ 330, 414, 415, 266, 413 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "tb.U$$0.interface.current_word_TRELLIS_FF_Q_5_DI_PFUMX_Z_C0_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 416 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:133.22-133.24"
          }
        },
        "tb.U$$0.interface.current_word_TRELLIS_FF_Q_5_DI_PFUMX_Z_C0_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 417 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:133.18-133.20"
          }
        },
        "tb.U$$0.interface.current_word_TRELLIS_FF_Q_6_DI": {
          "hide_name": 0,
          "bits": [ 419 ],
          "attributes": {
          }
        },
        "tb.U$$0.interface.current_word_TRELLIS_FF_Q_6_DI_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 420 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:133.22-133.24"
          }
        },
        "tb.U$$0.interface.current_word_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 421 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:133.18-133.20"
          }
        },
        "tb.U$$0.interface.current_word_TRELLIS_FF_Q_6_DI_PFUMX_Z_C0": {
          "hide_name": 0,
          "bits": [ 330, 423, 424, 266, 422 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "tb.U$$0.interface.current_word_TRELLIS_FF_Q_6_DI_PFUMX_Z_C0_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 425 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:133.22-133.24"
          }
        },
        "tb.U$$0.interface.current_word_TRELLIS_FF_Q_6_DI_PFUMX_Z_C0_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 426 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:133.18-133.20"
          }
        },
        "tb.U$$0.interface.current_word_TRELLIS_FF_Q_7_DI": {
          "hide_name": 0,
          "bits": [ 428 ],
          "attributes": {
          }
        },
        "tb.U$$0.interface.current_word_TRELLIS_FF_Q_7_DI_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 429 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:133.22-133.24"
          }
        },
        "tb.U$$0.interface.current_word_TRELLIS_FF_Q_7_DI_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 430 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:133.18-133.20"
          }
        },
        "tb.U$$0.interface.current_word_TRELLIS_FF_Q_7_DI_PFUMX_Z_C0": {
          "hide_name": 0,
          "bits": [ 330, 432, 433, 266, 431 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "tb.U$$0.interface.current_word_TRELLIS_FF_Q_7_DI_PFUMX_Z_C0_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 434 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:133.22-133.24"
          }
        },
        "tb.U$$0.interface.current_word_TRELLIS_FF_Q_7_DI_PFUMX_Z_C0_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 435 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:133.18-133.20"
          }
        },
        "tb.U$$0.interface.current_word_TRELLIS_FF_Q_8_DI": {
          "hide_name": 0,
          "bits": [ 437 ],
          "attributes": {
          }
        },
        "tb.U$$0.interface.current_word_TRELLIS_FF_Q_8_DI_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 438 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:133.22-133.24"
          }
        },
        "tb.U$$0.interface.current_word_TRELLIS_FF_Q_8_DI_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 439 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:133.18-133.20"
          }
        },
        "tb.U$$0.interface.current_word_TRELLIS_FF_Q_8_DI_PFUMX_Z_C0": {
          "hide_name": 0,
          "bits": [ 330, 441, 442, 266, 440 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "tb.U$$0.interface.current_word_TRELLIS_FF_Q_8_DI_PFUMX_Z_C0_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 443 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:133.22-133.24"
          }
        },
        "tb.U$$0.interface.current_word_TRELLIS_FF_Q_8_DI_PFUMX_Z_C0_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 444 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:133.18-133.20"
          }
        },
        "tb.U$$0.interface.current_word_TRELLIS_FF_Q_9_DI": {
          "hide_name": 0,
          "bits": [ 446 ],
          "attributes": {
          }
        },
        "tb.U$$0.interface.current_word_TRELLIS_FF_Q_9_DI_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 447 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:133.22-133.24"
          }
        },
        "tb.U$$0.interface.current_word_TRELLIS_FF_Q_9_DI_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 448 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:133.18-133.20"
          }
        },
        "tb.U$$0.interface.current_word_TRELLIS_FF_Q_9_DI_PFUMX_Z_C0": {
          "hide_name": 0,
          "bits": [ 330, 450, 326, 266, 449 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "tb.U$$0.interface.current_word_TRELLIS_FF_Q_9_DI_PFUMX_Z_C0_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 451 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:133.22-133.24"
          }
        },
        "tb.U$$0.interface.current_word_TRELLIS_FF_Q_9_DI_PFUMX_Z_C0_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 452 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:133.18-133.20"
          }
        },
        "tb.U$$0.interface.current_word_TRELLIS_FF_Q_CE": {
          "hide_name": 0,
          "bits": [ 320 ],
          "attributes": {
          }
        },
        "tb.U$$0.interface.current_word_TRELLIS_FF_Q_CE_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 455 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:133.18-133.20"
          }
        },
        "tb.U$$0.interface.current_word_TRELLIS_FF_Q_DI": {
          "hide_name": 0,
          "bits": [ 321 ],
          "attributes": {
          }
        },
        "tb.U$$0.interface.current_word_TRELLIS_FF_Q_DI_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 456 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:133.22-133.24"
          }
        },
        "tb.U$$0.interface.current_word_TRELLIS_FF_Q_DI_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 457 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:133.18-133.20"
          }
        },
        "tb.U$$0.interface.current_word_TRELLIS_FF_Q_DI_PFUMX_Z_C0": {
          "hide_name": 0,
          "bits": [ 330, 459, 324, 266, 458 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "tb.U$$0.interface.current_word_TRELLIS_FF_Q_DI_PFUMX_Z_C0_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 460 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:133.22-133.24"
          }
        },
        "tb.U$$0.interface.current_word_TRELLIS_FF_Q_DI_PFUMX_Z_C0_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 461 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:133.18-133.20"
          }
        },
        "tb.U$$0.interface.fsm_state": {
          "hide_name": 0,
          "bits": [ 262, 264, 263 ],
          "attributes": {
            "hdlname": "tb U$$0 interface fsm_state",
            "src": "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:516"
          }
        },
        "tb.U$$0.interface.fsm_state_TRELLIS_FF_Q_CE": {
          "hide_name": 0,
          "bits": [ 463 ],
          "attributes": {
          }
        },
        "tb.U$$0.interface.fsm_state_TRELLIS_FF_Q_DI": {
          "hide_name": 0,
          "bits": [ 466, 465, 464 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:516|/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:577|/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/techmap.v:575.21-575.22"
          }
        },
        "tb.U$$0.interface.fsm_state_TRELLIS_FF_Q_DI_PFUMX_Z_1_ALUT": {
          "hide_name": 0,
          "bits": [ 469 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:133.22-133.24"
          }
        },
        "tb.U$$0.interface.fsm_state_TRELLIS_FF_Q_DI_PFUMX_Z_1_BLUT": {
          "hide_name": 0,
          "bits": [ 470 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:133.18-133.20"
          }
        },
        "tb.U$$0.interface.fsm_state_TRELLIS_FF_Q_DI_PFUMX_Z_2_ALUT": {
          "hide_name": 0,
          "bits": [ 471 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:133.22-133.24"
          }
        },
        "tb.U$$0.interface.fsm_state_TRELLIS_FF_Q_DI_PFUMX_Z_2_BLUT": {
          "hide_name": 0,
          "bits": [ 472 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:133.18-133.20"
          }
        },
        "tb.U$$0.interface.fsm_state_TRELLIS_FF_Q_DI_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 467 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:133.22-133.24"
          }
        },
        "tb.U$$0.interface.fsm_state_TRELLIS_FF_Q_DI_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 468 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:133.18-133.20"
          }
        },
        "tb.U$$0.interface.rst": {
          "hide_name": 0,
          "bits": [ 81 ],
          "attributes": {
            "hdlname": "tb U$$0 interface rst",
            "src": "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amtest/amtest/boards/ulx3s/common/clks.py:57"
          }
        },
        "tb.U$$0.interface.spi_device__cs": {
          "hide_name": 0,
          "bits": [ 156 ],
          "attributes": {
            "hdlname": "tb U$$0 interface spi_device__cs",
            "src": "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:23"
          }
        },
        "tb.U$$0.interface.spi_device__sck": {
          "hide_name": 0,
          "bits": [ 541 ],
          "attributes": {
            "hdlname": "tb U$$0 interface spi_device__sck",
            "src": "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:499"
          }
        },
        "tb.U$$0.interface.spi_device__sdi": {
          "hide_name": 0,
          "bits": [ 319 ],
          "attributes": {
            "hdlname": "tb U$$0 interface spi_device__sdi",
            "src": "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:23"
          }
        },
        "tb.U$$0.interface.spi_device__sdo": {
          "hide_name": 0,
          "bits": [ 473 ],
          "attributes": {
            "hdlname": "tb U$$0 interface spi_device__sdo",
            "src": "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:23"
          }
        },
        "tb.U$$0.interface.word_complete": {
          "hide_name": 0,
          "bits": [ 475 ],
          "attributes": {
            "hdlname": "tb U$$0 interface word_complete",
            "src": "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:480"
          }
        },
        "tb.U$$0.interface.word_complete_TRELLIS_FF_Q_LSR": {
          "hide_name": 0,
          "bits": [ 474 ],
          "attributes": {
          }
        },
        "tb.U$$0.interface.word_received": {
          "hide_name": 0,
          "bits": [ 484, 483, 482, 481, 480, 479, 492, 491, 490, 489, 488, 487, 486, 485, 478, 477 ],
          "attributes": {
            "hdlname": "tb U$$0 interface word_received",
            "src": "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:478"
          }
        },
        "tb.U$$0.interface.word_received_TRELLIS_FF_Q_CE": {
          "hide_name": 0,
          "bits": [ 476 ],
          "attributes": {
          }
        },
        "tb.U$$0.interface_command": {
          "hide_name": 0,
          "bits": [ 308, 307, 315, 302, 303, 304, 305, 260 ],
          "attributes": {
            "hdlname": "tb U$$0 interface_command",
            "src": "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:474"
          }
        },
        "tb.U$$0.interface_spi_device__cs": {
          "hide_name": 0,
          "bits": [ 156 ],
          "attributes": {
            "hdlname": "tb U$$0 interface_spi_device__cs",
            "src": "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:23"
          }
        },
        "tb.U$$0.interface_spi_device__sck": {
          "hide_name": 0,
          "bits": [ 541 ],
          "attributes": {
            "hdlname": "tb U$$0 interface_spi_device__sck",
            "src": "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:499"
          }
        },
        "tb.U$$0.interface_spi_device__sdi": {
          "hide_name": 0,
          "bits": [ 319 ],
          "attributes": {
            "hdlname": "tb U$$0 interface_spi_device__sdi",
            "src": "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:23"
          }
        },
        "tb.U$$0.interface_spi_device__sdo": {
          "hide_name": 0,
          "bits": [ 473 ],
          "attributes": {
            "hdlname": "tb U$$0 interface_spi_device__sdo",
            "src": "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:23"
          }
        },
        "tb.U$$0.interface_word_complete": {
          "hide_name": 0,
          "bits": [ 475 ],
          "attributes": {
            "hdlname": "tb U$$0 interface_word_complete",
            "src": "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:480"
          }
        },
        "tb.U$$0.interface_word_received": {
          "hide_name": 0,
          "bits": [ 484, 483, 482, 481, 480, 479, 492, 491, 490, 489, 488, 487, 486, 485, 478, 477 ],
          "attributes": {
            "hdlname": "tb U$$0 interface_word_received",
            "src": "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:478"
          }
        },
        "tb.U$$0.register_2": {
          "hide_name": 0,
          "bits": [ 494, 367, 358, 349, 340, 331, 450, 441, 432, 423, 414, 405, 396, 387, 378, 459 ],
          "attributes": {
            "hdlname": "tb U$$0 register_2",
            "src": "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:768"
          }
        },
        "tb.U$$0.register_2_write_strobe": {
          "hide_name": 0,
          "bits": [ 493 ],
          "attributes": {
            "hdlname": "tb U$$0 register_2_write_strobe",
            "src": "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:772"
          }
        },
        "tb.U$$0.register_2_write_strobe_LUT4_Z_B": {
          "hide_name": 0,
          "bits": [ 330, 367, 368, 266, 366 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "tb.U$$0.register_2_write_strobe_LUT4_Z_B_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 495 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:133.22-133.24"
          }
        },
        "tb.U$$0.register_2_write_strobe_LUT4_Z_B_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 496 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:133.18-133.20"
          }
        },
        "tb.U$$0.register_2_write_value": {
          "hide_name": 0,
          "bits": [ 484, 483, 482, 481, 480, 479, 492, 491, 490, 489, 488, 487, 486, 485, 478, 477 ],
          "attributes": {
            "hdlname": "tb U$$0 register_2_write_value",
            "src": "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:775"
          }
        },
        "tb.U$$0.rst": {
          "hide_name": 0,
          "bits": [ 81 ],
          "attributes": {
            "hdlname": "tb U$$0 rst",
            "src": "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amtest/amtest/boards/ulx3s/common/clks.py:57"
          }
        },
        "tb.U$$0.spi_device__cs": {
          "hide_name": 0,
          "bits": [ 156 ],
          "attributes": {
            "hdlname": "tb U$$0 spi_device__cs",
            "src": "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:23"
          }
        },
        "tb.U$$0.spi_device__sck": {
          "hide_name": 0,
          "bits": [ 541 ],
          "attributes": {
            "hdlname": "tb U$$0 spi_device__sck",
            "src": "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:23"
          }
        },
        "tb.U$$0.spi_device__sdi": {
          "hide_name": 0,
          "bits": [ 319 ],
          "attributes": {
            "hdlname": "tb U$$0 spi_device__sdi",
            "src": "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:23"
          }
        },
        "tb.U$$0.spi_device__sdo": {
          "hide_name": 0,
          "bits": [ 473 ],
          "attributes": {
            "hdlname": "tb U$$0 spi_device__sdo",
            "src": "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:23"
          }
        },
        "tb.U$$0.trigger_rdy": {
          "hide_name": 0,
          "bits": [ 499 ],
          "attributes": {
            "hdlname": "tb U$$0 trigger_rdy",
            "src": "tests/ulx3s_counter/fpga_gateware/src/main.py:224"
          }
        },
        "tb.U$$0.write_counter": {
          "hide_name": 0,
          "bits": [ 506, 497, 362, 353, 344, 335, 453, 445, 436, 427, 418, 409, 400, 391, 382, 462 ],
          "attributes": {
            "hdlname": "tb U$$0 write_counter",
            "src": "tests/ulx3s_counter/fpga_gateware/src/main.py:234"
          }
        },
        "tb.U$$0_fifo_read_rdy": {
          "hide_name": 0,
          "bits": [ 502 ],
          "attributes": {
            "hdlname": "tb U$$0_fifo_read_rdy",
            "src": "tests/ulx3s_counter/fpga_gateware/src/main.py:230"
          }
        },
        "tb.U$$0_register_2": {
          "hide_name": 0,
          "bits": [ 494, 367, 358, 349, 340, 331, 450, 441, 432, 423, 414, 405, 396, 387, 378, 459 ],
          "attributes": {
            "hdlname": "tb U$$0_register_2",
            "src": "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:768"
          }
        },
        "tb.U$$0_spi_device__cs": {
          "hide_name": 0,
          "bits": [ 156 ],
          "attributes": {
            "hdlname": "tb U$$0_spi_device__cs",
            "src": "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:23"
          }
        },
        "tb.U$$0_spi_device__sck": {
          "hide_name": 0,
          "bits": [ 541 ],
          "attributes": {
            "hdlname": "tb U$$0_spi_device__sck",
            "src": "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:23"
          }
        },
        "tb.U$$0_spi_device__sdi": {
          "hide_name": 0,
          "bits": [ 319 ],
          "attributes": {
            "hdlname": "tb U$$0_spi_device__sdi",
            "src": "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:23"
          }
        },
        "tb.U$$0_spi_device__sdo": {
          "hide_name": 0,
          "bits": [ 473 ],
          "attributes": {
            "hdlname": "tb U$$0_spi_device__sdo",
            "src": "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:23"
          }
        },
        "tb.U$$0_trigger_rdy": {
          "hide_name": 0,
          "bits": [ 499 ],
          "attributes": {
            "hdlname": "tb U$$0_trigger_rdy",
            "src": "tests/ulx3s_counter/fpga_gateware/src/main.py:224"
          }
        },
        "tb.U$$0_write_counter": {
          "hide_name": 0,
          "bits": [ 506, 497, 362, 353, 344, 335, 453, 445, 436, 427, 418, 409, 400, 391, 382, 462 ],
          "attributes": {
            "hdlname": "tb U$$0_write_counter",
            "src": "tests/ulx3s_counter/fpga_gateware/src/main.py:234"
          }
        },
        "tb.U$$1.clk": {
          "hide_name": 0,
          "bits": [ 69 ],
          "attributes": {
            "hdlname": "tb U$$1 clk",
            "src": "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amtest/amtest/boards/ulx3s/common/clks.py:57"
          }
        },
        "tb.U$$1.rst": {
          "hide_name": 0,
          "bits": [ 81 ],
          "attributes": {
            "hdlname": "tb U$$1 rst",
            "src": "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amtest/amtest/boards/ulx3s/common/clks.py:57"
          }
        },
        "tb.U$$1.stage0": {
          "hide_name": 0,
          "bits": [ 498 ],
          "attributes": {
            "hdlname": "tb U$$1 stage0",
            "src": "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/cdc.py:89"
          }
        },
        "tb.U$$1.stage0$next": {
          "hide_name": 0,
          "bits": [ 163 ],
          "attributes": {
            "hdlname": "tb U$$1 stage0$next",
            "src": "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/cdc.py:89"
          }
        },
        "tb.U$$1.stage1": {
          "hide_name": 0,
          "bits": [ 499 ],
          "attributes": {
            "hdlname": "tb U$$1 stage1",
            "src": "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/cdc.py:89"
          }
        },
        "tb.U$$1.stage1$next": {
          "hide_name": 0,
          "bits": [ 498 ],
          "attributes": {
            "hdlname": "tb U$$1 stage1$next",
            "src": "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/cdc.py:89"
          }
        },
        "tb.U$$1.trigger_rdy": {
          "hide_name": 0,
          "bits": [ 499 ],
          "attributes": {
            "hdlname": "tb U$$1 trigger_rdy",
            "src": "tests/ulx3s_counter/fpga_gateware/src/main.py:224"
          }
        },
        "tb.U$$1.ui__tb_fanin_flags__trigger_rdy": {
          "hide_name": 0,
          "bits": [ 163 ],
          "attributes": {
            "hdlname": "tb U$$1 ui__tb_fanin_flags__trigger_rdy",
            "src": "tests/ulx3s_counter/fpga_gateware/src/main.py:181"
          }
        },
        "tb.U$$1_ui__tb_fanin_flags__trigger_rdy": {
          "hide_name": 0,
          "bits": [ 163 ],
          "attributes": {
            "hdlname": "tb U$$1_ui__tb_fanin_flags__trigger_rdy",
            "src": "tests/ulx3s_counter/fpga_gateware/src/main.py:181"
          }
        },
        "tb.U$$2.clk": {
          "hide_name": 0,
          "bits": [ 69 ],
          "attributes": {
            "hdlname": "tb U$$2 clk",
            "src": "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amtest/amtest/boards/ulx3s/common/clks.py:57"
          }
        },
        "tb.U$$2.fifo_read_rdy": {
          "hide_name": 0,
          "bits": [ 502 ],
          "attributes": {
            "hdlname": "tb U$$2 fifo_read_rdy",
            "src": "tests/ulx3s_counter/fpga_gateware/src/main.py:230"
          }
        },
        "tb.U$$2.rst": {
          "hide_name": 0,
          "bits": [ 81 ],
          "attributes": {
            "hdlname": "tb U$$2 rst",
            "src": "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amtest/amtest/boards/ulx3s/common/clks.py:57"
          }
        },
        "tb.U$$2.stage0": {
          "hide_name": 0,
          "bits": [ 501 ],
          "attributes": {
            "hdlname": "tb U$$2 stage0",
            "src": "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/cdc.py:89"
          }
        },
        "tb.U$$2.stage0$next": {
          "hide_name": 0,
          "bits": [ 500 ],
          "attributes": {
            "hdlname": "tb U$$2 stage0$next",
            "src": "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/cdc.py:89"
          }
        },
        "tb.U$$2.stage1": {
          "hide_name": 0,
          "bits": [ 502 ],
          "attributes": {
            "hdlname": "tb U$$2 stage1",
            "src": "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/cdc.py:89"
          }
        },
        "tb.U$$2.stage1$next": {
          "hide_name": 0,
          "bits": [ 501 ],
          "attributes": {
            "hdlname": "tb U$$2 stage1$next",
            "src": "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/cdc.py:89"
          }
        },
        "tb.U$$2.stage1_LUT4_B_Z": {
          "hide_name": 0,
          "bits": [ 503, 308, 504, 505 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "tb.U$$2.stage1_LUT4_B_Z_LUT4_A_C": {
          "hide_name": 0,
          "bits": [ 504, 309 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "tb.U$$2.stage1_LUT4_B_Z_LUT4_A_Z": {
          "hide_name": 0,
          "bits": [ 372, 373, 374, 319, 266 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "tb.U$$2.stage1_LUT4_B_Z_LUT4_Z_B": {
          "hide_name": 0,
          "bits": [ 497, 315, 306, 309, 266 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "tb.U$$2.ui__tb_fanin_flags__fifo_read_rdy": {
          "hide_name": 0,
          "bits": [ 500 ],
          "attributes": {
            "hdlname": "tb U$$2 ui__tb_fanin_flags__fifo_read_rdy",
            "src": "tests/ulx3s_counter/fpga_gateware/src/main.py:181"
          }
        },
        "tb.U$$2_ui__tb_fanin_flags__fifo_read_rdy": {
          "hide_name": 0,
          "bits": [ 500 ],
          "attributes": {
            "hdlname": "tb U$$2_ui__tb_fanin_flags__fifo_read_rdy",
            "src": "tests/ulx3s_counter/fpga_gateware/src/main.py:181"
          }
        },
        "tb.U$$3.clk": {
          "hide_name": 0,
          "bits": [ 69 ],
          "attributes": {
            "hdlname": "tb U$$3 clk",
            "src": "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amtest/amtest/boards/ulx3s/common/clks.py:57"
          }
        },
        "tb.U$$3.rst": {
          "hide_name": 0,
          "bits": [ 81 ],
          "attributes": {
            "hdlname": "tb U$$3 rst",
            "src": "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amtest/amtest/boards/ulx3s/common/clks.py:57"
          }
        },
        "tb.U$$3.stage0": {
          "hide_name": 0,
          "bits": [ 522, 520, 518, 516, 514, 512, 538, 536, 534, 532, 530, 528, 526, 524, 510, 508 ],
          "attributes": {
            "hdlname": "tb U$$3 stage0",
            "src": "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/cdc.py:89"
          }
        },
        "tb.U$$3.stage0$next": {
          "hide_name": 0,
          "bits": [ 521, 519, 517, 515, 513, 511, 537, 535, 533, 531, 529, 527, 525, 523, 509, 507 ],
          "attributes": {
            "hdlname": "tb U$$3 stage0$next",
            "src": "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/cdc.py:89"
          }
        },
        "tb.U$$3.stage1": {
          "hide_name": 0,
          "bits": [ 506, 497, 362, 353, 344, 335, 453, 445, 436, 427, 418, 409, 400, 391, 382, 462 ],
          "attributes": {
            "hdlname": "tb U$$3 stage1",
            "src": "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/cdc.py:89"
          }
        },
        "tb.U$$3.stage1$next": {
          "hide_name": 0,
          "bits": [ 522, 520, 518, 516, 514, 512, 538, 536, 534, 532, 530, 528, 526, 524, 510, 508 ],
          "attributes": {
            "hdlname": "tb U$$3 stage1$next",
            "src": "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/cdc.py:89"
          }
        },
        "tb.U$$3.ui__tb_fanin_flags__write_counter": {
          "hide_name": 0,
          "bits": [ 521, 519, 517, 515, 513, 511, 537, 535, 533, 531, 529, 527, 525, 523, 509, 507 ],
          "attributes": {
            "hdlname": "tb U$$3 ui__tb_fanin_flags__write_counter",
            "src": "tests/ulx3s_counter/fpga_gateware/src/main.py:181"
          }
        },
        "tb.U$$3.write_counter": {
          "hide_name": 0,
          "bits": [ 506, 497, 362, 353, 344, 335, 453, 445, 436, 427, 418, 409, 400, 391, 382, 462 ],
          "attributes": {
            "hdlname": "tb U$$3 write_counter",
            "src": "tests/ulx3s_counter/fpga_gateware/src/main.py:234"
          }
        },
        "tb.U$$3_ui__tb_fanin_flags__write_counter": {
          "hide_name": 0,
          "bits": [ 521, 519, 517, 515, 513, 511, 537, 535, 533, 531, 529, 527, 525, 523, 509, 507 ],
          "attributes": {
            "hdlname": "tb U$$3_ui__tb_fanin_flags__write_counter",
            "src": "tests/ulx3s_counter/fpga_gateware/src/main.py:181"
          }
        },
        "tb.U$$4.clk": {
          "hide_name": 0,
          "bits": [ 69 ],
          "attributes": {
            "hdlname": "tb U$$4 clk",
            "src": "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amtest/amtest/boards/ulx3s/common/clks.py:57"
          }
        },
        "tb.U$$4.esp32_spi_0__gpio4_copi__i": {
          "hide_name": 0,
          "bits": [ 158 ],
          "attributes": {
            "hdlname": "tb U$$4 esp32_spi_0__gpio4_copi__i",
            "src": "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:143"
          }
        },
        "tb.U$$4.rst": {
          "hide_name": 0,
          "bits": [ 81 ],
          "attributes": {
            "hdlname": "tb U$$4 rst",
            "src": "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amtest/amtest/boards/ulx3s/common/clks.py:57"
          }
        },
        "tb.U$$4.spi_device__sdi": {
          "hide_name": 0,
          "bits": [ 319 ],
          "attributes": {
            "hdlname": "tb U$$4 spi_device__sdi",
            "src": "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:23"
          }
        },
        "tb.U$$4.stage0": {
          "hide_name": 0,
          "bits": [ 539 ],
          "attributes": {
            "hdlname": "tb U$$4 stage0",
            "src": "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/cdc.py:89"
          }
        },
        "tb.U$$4.stage0$next": {
          "hide_name": 0,
          "bits": [ 158 ],
          "attributes": {
            "hdlname": "tb U$$4 stage0$next",
            "src": "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/cdc.py:89"
          }
        },
        "tb.U$$4.stage1": {
          "hide_name": 0,
          "bits": [ 319 ],
          "attributes": {
            "hdlname": "tb U$$4 stage1",
            "src": "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/cdc.py:89"
          }
        },
        "tb.U$$4.stage1$next": {
          "hide_name": 0,
          "bits": [ 539 ],
          "attributes": {
            "hdlname": "tb U$$4 stage1$next",
            "src": "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/cdc.py:89"
          }
        },
        "tb.U$$4.stage1_LUT4_D_Z": {
          "hide_name": 0,
          "bits": [ 371 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:133.18-133.20"
          }
        },
        "tb.U$$4_spi_device__sdi": {
          "hide_name": 0,
          "bits": [ 319 ],
          "attributes": {
            "hdlname": "tb U$$4_spi_device__sdi",
            "src": "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:23"
          }
        },
        "tb.U$$5.clk": {
          "hide_name": 0,
          "bits": [ 69 ],
          "attributes": {
            "hdlname": "tb U$$5 clk",
            "src": "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amtest/amtest/boards/ulx3s/common/clks.py:57"
          }
        },
        "tb.U$$5.esp32_spi_0__gpio16_sclk__i": {
          "hide_name": 0,
          "bits": [ 157 ],
          "attributes": {
            "hdlname": "tb U$$5 esp32_spi_0__gpio16_sclk__i",
            "src": "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:143"
          }
        },
        "tb.U$$5.rst": {
          "hide_name": 0,
          "bits": [ 81 ],
          "attributes": {
            "hdlname": "tb U$$5 rst",
            "src": "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amtest/amtest/boards/ulx3s/common/clks.py:57"
          }
        },
        "tb.U$$5.spi_device__sck": {
          "hide_name": 0,
          "bits": [ 541 ],
          "attributes": {
            "hdlname": "tb U$$5 spi_device__sck",
            "src": "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:23"
          }
        },
        "tb.U$$5.stage0": {
          "hide_name": 0,
          "bits": [ 540 ],
          "attributes": {
            "hdlname": "tb U$$5 stage0",
            "src": "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/cdc.py:89"
          }
        },
        "tb.U$$5.stage0$next": {
          "hide_name": 0,
          "bits": [ 157 ],
          "attributes": {
            "hdlname": "tb U$$5 stage0$next",
            "src": "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/cdc.py:89"
          }
        },
        "tb.U$$5.stage1": {
          "hide_name": 0,
          "bits": [ 541 ],
          "attributes": {
            "hdlname": "tb U$$5 stage1",
            "src": "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/cdc.py:89"
          }
        },
        "tb.U$$5.stage1$next": {
          "hide_name": 0,
          "bits": [ 540 ],
          "attributes": {
            "hdlname": "tb U$$5 stage1$next",
            "src": "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/cdc.py:89"
          }
        },
        "tb.U$$5_spi_device__sck": {
          "hide_name": 0,
          "bits": [ 541 ],
          "attributes": {
            "hdlname": "tb U$$5_spi_device__sck",
            "src": "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:23"
          }
        },
        "tb.U$$6.clk": {
          "hide_name": 0,
          "bits": [ 69 ],
          "attributes": {
            "hdlname": "tb U$$6 clk",
            "src": "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amtest/amtest/boards/ulx3s/common/clks.py:57"
          }
        },
        "tb.U$$6.esp32_spi_0__gpio5_cs__i": {
          "hide_name": 0,
          "bits": [ 542 ],
          "attributes": {
            "hdlname": "tb U$$6 esp32_spi_0__gpio5_cs__i",
            "src": "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:143"
          }
        },
        "tb.U$$6.rst": {
          "hide_name": 0,
          "bits": [ 81 ],
          "attributes": {
            "hdlname": "tb U$$6 rst",
            "src": "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amtest/amtest/boards/ulx3s/common/clks.py:57"
          }
        },
        "tb.U$$6.spi_device__cs": {
          "hide_name": 0,
          "bits": [ 156 ],
          "attributes": {
            "hdlname": "tb U$$6 spi_device__cs",
            "src": "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:23"
          }
        },
        "tb.U$$6.stage0": {
          "hide_name": 0,
          "bits": [ 543 ],
          "attributes": {
            "hdlname": "tb U$$6 stage0",
            "src": "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/cdc.py:89"
          }
        },
        "tb.U$$6.stage0$next": {
          "hide_name": 0,
          "bits": [ 542 ],
          "attributes": {
            "hdlname": "tb U$$6 stage0$next",
            "src": "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/cdc.py:89"
          }
        },
        "tb.U$$6.stage1": {
          "hide_name": 0,
          "bits": [ 156 ],
          "attributes": {
            "hdlname": "tb U$$6 stage1",
            "src": "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/cdc.py:89"
          }
        },
        "tb.U$$6.stage1$next": {
          "hide_name": 0,
          "bits": [ 543 ],
          "attributes": {
            "hdlname": "tb U$$6 stage1$next",
            "src": "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/cdc.py:89"
          }
        },
        "tb.U$$6_spi_device__cs": {
          "hide_name": 0,
          "bits": [ 156 ],
          "attributes": {
            "hdlname": "tb U$$6_spi_device__cs",
            "src": "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:23"
          }
        },
        "tb.clk": {
          "hide_name": 0,
          "bits": [ 69 ],
          "attributes": {
            "hdlname": "tb clk",
            "src": "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amtest/amtest/boards/ulx3s/common/clks.py:57"
          }
        },
        "tb.esp32_spi_0__gpio12_cipo__o": {
          "hide_name": 0,
          "bits": [ 153 ],
          "attributes": {
            "hdlname": "tb esp32_spi_0__gpio12_cipo__o",
            "src": "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:143"
          }
        },
        "tb.esp32_spi_0__gpio16_sclk__i": {
          "hide_name": 0,
          "bits": [ 157 ],
          "attributes": {
            "hdlname": "tb esp32_spi_0__gpio16_sclk__i",
            "src": "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:143"
          }
        },
        "tb.esp32_spi_0__gpio4_copi__i": {
          "hide_name": 0,
          "bits": [ 158 ],
          "attributes": {
            "hdlname": "tb esp32_spi_0__gpio4_copi__i",
            "src": "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:143"
          }
        },
        "tb.esp32_spi_0__gpio5_cs__i": {
          "hide_name": 0,
          "bits": [ 542 ],
          "attributes": {
            "hdlname": "tb esp32_spi_0__gpio5_cs__i",
            "src": "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:143"
          }
        },
        "tb.fifo_test.clk": {
          "hide_name": 0,
          "bits": [ 69 ],
          "attributes": {
            "hdlname": "tb fifo_test clk",
            "src": "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amtest/amtest/boards/ulx3s/common/clks.py:57"
          }
        },
        "tb.fifo_test.interface_fifo.burst_index": {
          "hide_name": 0,
          "bits": [ 544, 545, 546 ],
          "attributes": {
            "hdlname": "tb fifo_test interface_fifo burst_index",
            "src": "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/interface_fifo.py:298"
          }
        },
        "tb.fifo_test.interface_fifo.burst_index_TRELLIS_FF_Q_1_DI": {
          "hide_name": 0,
          "bits": [ 550 ],
          "attributes": {
          }
        },
        "tb.fifo_test.interface_fifo.burst_index_TRELLIS_FF_Q_2_DI": {
          "hide_name": 0,
          "bits": [ 551 ],
          "attributes": {
          }
        },
        "tb.fifo_test.interface_fifo.burst_index_TRELLIS_FF_Q_DI": {
          "hide_name": 0,
          "bits": [ 549 ],
          "attributes": {
          }
        },
        "tb.fifo_test.interface_fifo.clk": {
          "hide_name": 0,
          "bits": [ 69 ],
          "attributes": {
            "hdlname": "tb fifo_test interface_fifo clk",
            "src": "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amtest/amtest/boards/ulx3s/common/clks.py:57"
          }
        },
        "tb.fifo_test.interface_fifo.dstfifo_w_space_enough": {
          "hide_name": 0,
          "bits": [ 553 ],
          "attributes": {
            "hdlname": "tb fifo_test interface_fifo dstfifo_w_space_enough",
            "src": "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/interface_fifo.py:271"
          }
        },
        "tb.fifo_test.interface_fifo.dstfifo_w_space_enough_TRELLIS_FF_Q_DI": {
          "hide_name": 0,
          "bits": [ 552 ],
          "attributes": {
          }
        },
        "tb.fifo_test.interface_fifo.dstfifo_w_space_enough_TRELLIS_FF_Q_DI_LUT4_Z_A": {
          "hide_name": 0,
          "bits": [ 554, 555, 556, 557 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "tb.fifo_test.interface_fifo.dstfifo_w_space_enough_TRELLIS_FF_Q_DI_LUT4_Z_A_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 558 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:133.22-133.24"
          }
        },
        "tb.fifo_test.interface_fifo.dstfifo_w_space_enough_TRELLIS_FF_Q_DI_LUT4_Z_A_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 559 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:133.18-133.20"
          }
        },
        "tb.fifo_test.interface_fifo.dstfifo_w_space_enough_TRELLIS_FF_Q_DI_LUT4_Z_B": {
          "hide_name": 0,
          "bits": [ 555, 564, 561, 560, 562, 563, 556 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/interface_fifo.py:285|/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/arith_map.v:32.22-32.23"
          }
        },
        "tb.fifo_test.interface_fifo.dstfifo_w_space_enough_TRELLIS_FF_Q_DI_LUT4_Z_B_CCU2C_S0_1_COUT": {
          "hide_name": 0,
          "bits": [ "1", 3400, 570, 3401, 573, 3402, 565, 565 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/interface_fifo.py:285|/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/arith_map.v:63.22-63.23",
            "unused_bits": "1 3 5"
          }
        },
        "tb.fifo_test.interface_fifo.dstfifo_w_space_enough_TRELLIS_FF_Q_DI_LUT4_Z_B_CCU2C_S0_1_S1": {
          "hide_name": 0,
          "bits": [ 561, 562, 563, 564, 560 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "tb.fifo_test.interface_fifo.dstfifo_w_space_enough_TRELLIS_FF_Q_DI_LUT4_Z_B_CCU2C_S0_COUT": {
          "hide_name": 0,
          "bits": [ 570, 3403, 573, 3404, 565, 3405, 566, 3406 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/interface_fifo.py:285|/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/arith_map.v:65.22-65.25",
            "unused_bits": "1 3 5 6 7"
          }
        },
        "tb.fifo_test.interface_fifo.dstfifo_w_space_enough_TRELLIS_FF_Q_DI_LUT4_Z_B_CCU2C_S0_S1": {
          "hide_name": 0,
          "bits": [ 564, 3407, 560, 3408, 563, 3409, 567, 3410 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/interface_fifo.py:285|/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/arith_map.v:65.27-65.29",
            "unused_bits": "1 3 5 6 7"
          }
        },
        "tb.fifo_test.interface_fifo.dstfifo_w_space_enough_TRELLIS_FF_Q_DI_LUT4_Z_D": {
          "hide_name": 0,
          "bits": [ "1", 3411, 579, 3412, 576, 3413, 557, 3414 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/interface_fifo.py:285|/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/arith_map.v:63.22-63.23",
            "unused_bits": "1 3 5 7"
          }
        },
        "tb.fifo_test.interface_fifo.dstfifo_w_space_enough_TRELLIS_FF_Q_DI_LUT4_Z_D_CCU2C_COUT_S0": {
          "hide_name": 0,
          "bits": [ 582, 583, 580, 581, 577, 578, 3415 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/interface_fifo.py:285|/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/arith_map.v:34.26-34.27",
            "unused_bits": "0 1 2 3 4 5 6"
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__r_next_addr": {
          "hide_name": 0,
          "bits": [ 627, 624, 618, 615, 612, 609, 606, 603, 600, 597, 594, 590, 649, 646, 643, 640, 637, 634, 631, 622, 588, 586 ],
          "attributes": {
            "hdlname": "tb fifo_test interface_fifo fifo_control__r_next_addr",
            "src": "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/interface_fifo.py:175"
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__r_next_addr_TRELLIS_FF_Q_10_DI": {
          "hide_name": 0,
          "bits": [ 589 ],
          "attributes": {
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__r_next_addr_TRELLIS_FF_Q_11_DI": {
          "hide_name": 0,
          "bits": [ 593 ],
          "attributes": {
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__r_next_addr_TRELLIS_FF_Q_12_DI": {
          "hide_name": 0,
          "bits": [ 596 ],
          "attributes": {
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__r_next_addr_TRELLIS_FF_Q_13_DI": {
          "hide_name": 0,
          "bits": [ 599 ],
          "attributes": {
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__r_next_addr_TRELLIS_FF_Q_14_DI": {
          "hide_name": 0,
          "bits": [ 602 ],
          "attributes": {
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__r_next_addr_TRELLIS_FF_Q_15_DI": {
          "hide_name": 0,
          "bits": [ 605 ],
          "attributes": {
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__r_next_addr_TRELLIS_FF_Q_16_DI": {
          "hide_name": 0,
          "bits": [ 608 ],
          "attributes": {
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__r_next_addr_TRELLIS_FF_Q_17_DI": {
          "hide_name": 0,
          "bits": [ 611 ],
          "attributes": {
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__r_next_addr_TRELLIS_FF_Q_18_DI": {
          "hide_name": 0,
          "bits": [ 614 ],
          "attributes": {
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__r_next_addr_TRELLIS_FF_Q_19_DI": {
          "hide_name": 0,
          "bits": [ 617 ],
          "attributes": {
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__r_next_addr_TRELLIS_FF_Q_1_DI": {
          "hide_name": 0,
          "bits": [ 587 ],
          "attributes": {
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__r_next_addr_TRELLIS_FF_Q_20_DI": {
          "hide_name": 0,
          "bits": [ 623 ],
          "attributes": {
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__r_next_addr_TRELLIS_FF_Q_21_DI": {
          "hide_name": 0,
          "bits": [ 626 ],
          "attributes": {
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__r_next_addr_TRELLIS_FF_Q_2_DI": {
          "hide_name": 0,
          "bits": [ 621 ],
          "attributes": {
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__r_next_addr_TRELLIS_FF_Q_3_DI": {
          "hide_name": 0,
          "bits": [ 630 ],
          "attributes": {
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__r_next_addr_TRELLIS_FF_Q_4_DI": {
          "hide_name": 0,
          "bits": [ 633 ],
          "attributes": {
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__r_next_addr_TRELLIS_FF_Q_5_DI": {
          "hide_name": 0,
          "bits": [ 636 ],
          "attributes": {
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__r_next_addr_TRELLIS_FF_Q_6_DI": {
          "hide_name": 0,
          "bits": [ 639 ],
          "attributes": {
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__r_next_addr_TRELLIS_FF_Q_7_DI": {
          "hide_name": 0,
          "bits": [ 642 ],
          "attributes": {
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__r_next_addr_TRELLIS_FF_Q_8_DI": {
          "hide_name": 0,
          "bits": [ 645 ],
          "attributes": {
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__r_next_addr_TRELLIS_FF_Q_9_DI": {
          "hide_name": 0,
          "bits": [ 648 ],
          "attributes": {
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__r_next_addr_TRELLIS_FF_Q_DI": {
          "hide_name": 0,
          "bits": [ 585 ],
          "attributes": {
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__r_next_addr_TRELLIS_FF_Q_DI_LUT4_Z_D": {
          "hide_name": 0,
          "bits": [ 628, 625, 619, 616, 613, 610, 607, 604, 601, 598, 595, 592, 650, 647, 644, 641, 638, 635, 632, 629, 620, 651 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/interface_fifo.py:433|/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/arith_map.v:34.26-34.27"
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__r_next_addr_TRELLIS_FF_Q_DI_LUT4_Z_D_CCU2C_S0_4_COUT": {
          "hide_name": 0,
          "bits": [ 627, 655, 3416, 656, 3417, 654, 3418, 652, 3419, 653, 3420, 662, 3421, 661, 3422, 660, 3423, 659, 3424, 657, 3425, 658 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/interface_fifo.py:433|/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/arith_map.v:38.23-38.25",
            "unused_bits": "2 4 6 8 10 12 14 16 18 20 21"
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__r_next_addr_TRELLIS_FF_Q_DI_LUT4_Z_D_CCU2C_S0_COUT": {
          "hide_name": 0,
          "bits": [ "0", 627, 655, 3416, 656, 3417, 654, 3418, 652, 3419, 653, 3420, 662, 3421, 661, 3422, 660, 3423, 659, 3424, 657, 3425 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/interface_fifo.py:433|/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/arith_map.v:63.22-63.23",
            "unused_bits": "3 5 7 9 11 13 15 17 19 21"
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__w_next_addr": {
          "hide_name": 0,
          "bits": [ 706, 703, 697, 694, 691, 688, 685, 682, 679, 676, 673, 669, 728, 725, 722, 719, 716, 713, 710, 701, 667, 665 ],
          "attributes": {
            "hdlname": "tb fifo_test interface_fifo fifo_control__w_next_addr",
            "src": "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/interface_fifo.py:175"
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__w_next_addr_TRELLIS_FF_Q_10_DI": {
          "hide_name": 0,
          "bits": [ 668 ],
          "attributes": {
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__w_next_addr_TRELLIS_FF_Q_11_DI": {
          "hide_name": 0,
          "bits": [ 672 ],
          "attributes": {
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__w_next_addr_TRELLIS_FF_Q_12_DI": {
          "hide_name": 0,
          "bits": [ 675 ],
          "attributes": {
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__w_next_addr_TRELLIS_FF_Q_13_DI": {
          "hide_name": 0,
          "bits": [ 678 ],
          "attributes": {
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__w_next_addr_TRELLIS_FF_Q_14_DI": {
          "hide_name": 0,
          "bits": [ 681 ],
          "attributes": {
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__w_next_addr_TRELLIS_FF_Q_15_DI": {
          "hide_name": 0,
          "bits": [ 684 ],
          "attributes": {
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__w_next_addr_TRELLIS_FF_Q_16_DI": {
          "hide_name": 0,
          "bits": [ 687 ],
          "attributes": {
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__w_next_addr_TRELLIS_FF_Q_17_DI": {
          "hide_name": 0,
          "bits": [ 690 ],
          "attributes": {
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__w_next_addr_TRELLIS_FF_Q_18_DI": {
          "hide_name": 0,
          "bits": [ 693 ],
          "attributes": {
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__w_next_addr_TRELLIS_FF_Q_19_DI": {
          "hide_name": 0,
          "bits": [ 696 ],
          "attributes": {
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__w_next_addr_TRELLIS_FF_Q_1_DI": {
          "hide_name": 0,
          "bits": [ 666 ],
          "attributes": {
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__w_next_addr_TRELLIS_FF_Q_20_DI": {
          "hide_name": 0,
          "bits": [ 702 ],
          "attributes": {
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__w_next_addr_TRELLIS_FF_Q_21_DI": {
          "hide_name": 0,
          "bits": [ 705 ],
          "attributes": {
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__w_next_addr_TRELLIS_FF_Q_2_DI": {
          "hide_name": 0,
          "bits": [ 700 ],
          "attributes": {
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__w_next_addr_TRELLIS_FF_Q_3_DI": {
          "hide_name": 0,
          "bits": [ 709 ],
          "attributes": {
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__w_next_addr_TRELLIS_FF_Q_4_DI": {
          "hide_name": 0,
          "bits": [ 712 ],
          "attributes": {
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__w_next_addr_TRELLIS_FF_Q_5_DI": {
          "hide_name": 0,
          "bits": [ 715 ],
          "attributes": {
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__w_next_addr_TRELLIS_FF_Q_6_DI": {
          "hide_name": 0,
          "bits": [ 718 ],
          "attributes": {
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__w_next_addr_TRELLIS_FF_Q_7_DI": {
          "hide_name": 0,
          "bits": [ 721 ],
          "attributes": {
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__w_next_addr_TRELLIS_FF_Q_8_DI": {
          "hide_name": 0,
          "bits": [ 724 ],
          "attributes": {
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__w_next_addr_TRELLIS_FF_Q_9_DI": {
          "hide_name": 0,
          "bits": [ 727 ],
          "attributes": {
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__w_next_addr_TRELLIS_FF_Q_DI": {
          "hide_name": 0,
          "bits": [ 664 ],
          "attributes": {
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__w_next_addr_TRELLIS_FF_Q_DI_LUT4_Z_D": {
          "hide_name": 0,
          "bits": [ 707, 704, 698, 695, 692, 689, 686, 683, 680, 677, 674, 671, 729, 726, 723, 720, 717, 714, 711, 708, 699, 730 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/interface_fifo.py:369|/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/arith_map.v:34.26-34.27"
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__w_next_addr_TRELLIS_FF_Q_DI_LUT4_Z_D_CCU2C_S0_4_COUT": {
          "hide_name": 0,
          "bits": [ 706, 734, 3426, 735, 3427, 733, 3428, 731, 3429, 732, 3430, 741, 3431, 740, 3432, 739, 3433, 738, 3434, 736, 3435, 737 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/interface_fifo.py:369|/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/arith_map.v:38.23-38.25",
            "unused_bits": "2 4 6 8 10 12 14 16 18 20 21"
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__w_next_addr_TRELLIS_FF_Q_DI_LUT4_Z_D_CCU2C_S0_COUT": {
          "hide_name": 0,
          "bits": [ "0", 706, 734, 3426, 735, 3427, 733, 3428, 731, 3429, 732, 3430, 741, 3431, 740, 3432, 739, 3433, 738, 3434, 736, 3435 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/interface_fifo.py:369|/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/arith_map.v:63.22-63.23",
            "unused_bits": "3 5 7 9 11 13 15 17 19 21"
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__words_stored_in_ram": {
          "hide_name": 0,
          "bits": [ 1010, 972, 932, 914, 892, 874, 852, 834, 812, 794, 770, 747, 1164, 1146, 1124, 1106, 1084, 1066, 1042, 970, 745, 743 ],
          "attributes": {
            "hdlname": "tb fifo_test interface_fifo fifo_control__words_stored_in_ram",
            "src": "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/interface_fifo.py:175"
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__words_stored_in_ram_TRELLIS_FF_Q_10_DI": {
          "hide_name": 0,
          "bits": [ 746 ],
          "attributes": {
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__words_stored_in_ram_TRELLIS_FF_Q_10_DI_L6MUX21_Z_D0": {
          "hide_name": 0,
          "bits": [ 748 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:157.66-157.68"
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__words_stored_in_ram_TRELLIS_FF_Q_10_DI_L6MUX21_Z_D0_L6MUX21_Z_D0": {
          "hide_name": 0,
          "bits": [ 751 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:157.50-157.52"
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__words_stored_in_ram_TRELLIS_FF_Q_10_DI_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 754 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:157.22-157.24"
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__words_stored_in_ram_TRELLIS_FF_Q_10_DI_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 755 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:157.18-157.20"
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__words_stored_in_ram_TRELLIS_FF_Q_10_DI_L6MUX21_Z_D0_L6MUX21_Z_D1": {
          "hide_name": 0,
          "bits": [ 752 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:157.54-157.56"
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__words_stored_in_ram_TRELLIS_FF_Q_10_DI_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 761 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:157.30-157.32"
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__words_stored_in_ram_TRELLIS_FF_Q_10_DI_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 762 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:157.26-157.28"
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__words_stored_in_ram_TRELLIS_FF_Q_10_DI_L6MUX21_Z_D0_L6MUX21_Z_SD": {
          "hide_name": 0,
          "bits": [ 757, 758, 759, 760, 756, 753, 750 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__words_stored_in_ram_TRELLIS_FF_Q_10_DI_L6MUX21_Z_D1": {
          "hide_name": 0,
          "bits": [ 749 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:157.70-157.72"
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__words_stored_in_ram_TRELLIS_FF_Q_10_DI_L6MUX21_Z_D1_L6MUX21_Z_D0": {
          "hide_name": 0,
          "bits": [ 763 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:157.58-157.60"
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__words_stored_in_ram_TRELLIS_FF_Q_10_DI_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 765 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:157.38-157.40"
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__words_stored_in_ram_TRELLIS_FF_Q_10_DI_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 766 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:157.34-157.36"
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__words_stored_in_ram_TRELLIS_FF_Q_10_DI_L6MUX21_Z_D1_L6MUX21_Z_D1": {
          "hide_name": 0,
          "bits": [ 764 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:157.62-157.64"
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__words_stored_in_ram_TRELLIS_FF_Q_10_DI_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 767 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:157.46-157.48"
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__words_stored_in_ram_TRELLIS_FF_Q_10_DI_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 768 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:157.42-157.44"
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__words_stored_in_ram_TRELLIS_FF_Q_11_DI": {
          "hide_name": 0,
          "bits": [ 769 ],
          "attributes": {
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__words_stored_in_ram_TRELLIS_FF_Q_11_DI_L6MUX21_Z_D0": {
          "hide_name": 0,
          "bits": [ 771 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:157.66-157.68"
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__words_stored_in_ram_TRELLIS_FF_Q_11_DI_L6MUX21_Z_D0_L6MUX21_Z_D0": {
          "hide_name": 0,
          "bits": [ 773 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:157.50-157.52"
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__words_stored_in_ram_TRELLIS_FF_Q_11_DI_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 776 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:157.22-157.24"
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__words_stored_in_ram_TRELLIS_FF_Q_11_DI_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 777 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:157.18-157.20"
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__words_stored_in_ram_TRELLIS_FF_Q_11_DI_L6MUX21_Z_D0_L6MUX21_Z_D1": {
          "hide_name": 0,
          "bits": [ 774 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:157.54-157.56"
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__words_stored_in_ram_TRELLIS_FF_Q_11_DI_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 779 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:157.30-157.32"
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__words_stored_in_ram_TRELLIS_FF_Q_11_DI_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 780 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:157.26-157.28"
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__words_stored_in_ram_TRELLIS_FF_Q_11_DI_L6MUX21_Z_D0_L6MUX21_Z_SD": {
          "hide_name": 0,
          "bits": [ 778, 758, 759, 760, 756, 775, 750 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__words_stored_in_ram_TRELLIS_FF_Q_11_DI_L6MUX21_Z_D1": {
          "hide_name": 0,
          "bits": [ 772 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:157.70-157.72"
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__words_stored_in_ram_TRELLIS_FF_Q_11_DI_L6MUX21_Z_D1_L6MUX21_Z_D0": {
          "hide_name": 0,
          "bits": [ 787 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:157.58-157.60"
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__words_stored_in_ram_TRELLIS_FF_Q_11_DI_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 789 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:157.38-157.40"
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__words_stored_in_ram_TRELLIS_FF_Q_11_DI_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 790 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:157.34-157.36"
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__words_stored_in_ram_TRELLIS_FF_Q_11_DI_L6MUX21_Z_D1_L6MUX21_Z_D1": {
          "hide_name": 0,
          "bits": [ 788 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:157.62-157.64"
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__words_stored_in_ram_TRELLIS_FF_Q_11_DI_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 791 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:157.46-157.48"
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__words_stored_in_ram_TRELLIS_FF_Q_11_DI_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 792 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:157.42-157.44"
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__words_stored_in_ram_TRELLIS_FF_Q_12_DI": {
          "hide_name": 0,
          "bits": [ 793 ],
          "attributes": {
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__words_stored_in_ram_TRELLIS_FF_Q_12_DI_L6MUX21_Z_D0": {
          "hide_name": 0,
          "bits": [ 795 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:157.66-157.68"
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__words_stored_in_ram_TRELLIS_FF_Q_12_DI_L6MUX21_Z_D0_L6MUX21_Z_D0": {
          "hide_name": 0,
          "bits": [ 797 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:157.50-157.52"
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__words_stored_in_ram_TRELLIS_FF_Q_12_DI_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 800 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:157.22-157.24"
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__words_stored_in_ram_TRELLIS_FF_Q_12_DI_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 801 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:157.18-157.20"
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__words_stored_in_ram_TRELLIS_FF_Q_12_DI_L6MUX21_Z_D0_L6MUX21_Z_D1": {
          "hide_name": 0,
          "bits": [ 798 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:157.54-157.56"
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__words_stored_in_ram_TRELLIS_FF_Q_12_DI_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 803 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:157.30-157.32"
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__words_stored_in_ram_TRELLIS_FF_Q_12_DI_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 804 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:157.26-157.28"
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__words_stored_in_ram_TRELLIS_FF_Q_12_DI_L6MUX21_Z_D0_L6MUX21_Z_SD": {
          "hide_name": 0,
          "bits": [ 802, 758, 759, 760, 756, 799, 750 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__words_stored_in_ram_TRELLIS_FF_Q_12_DI_L6MUX21_Z_D1": {
          "hide_name": 0,
          "bits": [ 796 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:157.70-157.72"
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__words_stored_in_ram_TRELLIS_FF_Q_12_DI_L6MUX21_Z_D1_L6MUX21_Z_D0": {
          "hide_name": 0,
          "bits": [ 805 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:157.58-157.60"
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__words_stored_in_ram_TRELLIS_FF_Q_12_DI_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 807 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:157.38-157.40"
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__words_stored_in_ram_TRELLIS_FF_Q_12_DI_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 808 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:157.34-157.36"
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__words_stored_in_ram_TRELLIS_FF_Q_12_DI_L6MUX21_Z_D1_L6MUX21_Z_D1": {
          "hide_name": 0,
          "bits": [ 806 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:157.62-157.64"
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__words_stored_in_ram_TRELLIS_FF_Q_12_DI_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 809 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:157.46-157.48"
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__words_stored_in_ram_TRELLIS_FF_Q_12_DI_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 810 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:157.42-157.44"
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__words_stored_in_ram_TRELLIS_FF_Q_13_DI": {
          "hide_name": 0,
          "bits": [ 811 ],
          "attributes": {
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__words_stored_in_ram_TRELLIS_FF_Q_13_DI_L6MUX21_Z_D0": {
          "hide_name": 0,
          "bits": [ 813 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:157.66-157.68"
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__words_stored_in_ram_TRELLIS_FF_Q_13_DI_L6MUX21_Z_D0_L6MUX21_Z_D0": {
          "hide_name": 0,
          "bits": [ 815 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:157.50-157.52"
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__words_stored_in_ram_TRELLIS_FF_Q_13_DI_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 818 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:157.22-157.24"
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__words_stored_in_ram_TRELLIS_FF_Q_13_DI_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 819 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:157.18-157.20"
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__words_stored_in_ram_TRELLIS_FF_Q_13_DI_L6MUX21_Z_D0_L6MUX21_Z_D1": {
          "hide_name": 0,
          "bits": [ 816 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:157.54-157.56"
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__words_stored_in_ram_TRELLIS_FF_Q_13_DI_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 821 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:157.30-157.32"
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__words_stored_in_ram_TRELLIS_FF_Q_13_DI_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 822 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:157.26-157.28"
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__words_stored_in_ram_TRELLIS_FF_Q_13_DI_L6MUX21_Z_D0_L6MUX21_Z_SD": {
          "hide_name": 0,
          "bits": [ 820, 758, 759, 760, 756, 817, 750 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__words_stored_in_ram_TRELLIS_FF_Q_13_DI_L6MUX21_Z_D1": {
          "hide_name": 0,
          "bits": [ 814 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:157.70-157.72"
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__words_stored_in_ram_TRELLIS_FF_Q_13_DI_L6MUX21_Z_D1_L6MUX21_Z_D0": {
          "hide_name": 0,
          "bits": [ 827 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:157.58-157.60"
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__words_stored_in_ram_TRELLIS_FF_Q_13_DI_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 829 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:157.38-157.40"
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__words_stored_in_ram_TRELLIS_FF_Q_13_DI_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 830 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:157.34-157.36"
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__words_stored_in_ram_TRELLIS_FF_Q_13_DI_L6MUX21_Z_D1_L6MUX21_Z_D1": {
          "hide_name": 0,
          "bits": [ 828 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:157.62-157.64"
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__words_stored_in_ram_TRELLIS_FF_Q_13_DI_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 831 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:157.46-157.48"
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__words_stored_in_ram_TRELLIS_FF_Q_13_DI_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 832 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:157.42-157.44"
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__words_stored_in_ram_TRELLIS_FF_Q_14_DI": {
          "hide_name": 0,
          "bits": [ 833 ],
          "attributes": {
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__words_stored_in_ram_TRELLIS_FF_Q_14_DI_L6MUX21_Z_D0": {
          "hide_name": 0,
          "bits": [ 835 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:157.66-157.68"
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__words_stored_in_ram_TRELLIS_FF_Q_14_DI_L6MUX21_Z_D0_L6MUX21_Z_D0": {
          "hide_name": 0,
          "bits": [ 837 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:157.50-157.52"
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__words_stored_in_ram_TRELLIS_FF_Q_14_DI_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 840 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:157.22-157.24"
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__words_stored_in_ram_TRELLIS_FF_Q_14_DI_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 841 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:157.18-157.20"
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__words_stored_in_ram_TRELLIS_FF_Q_14_DI_L6MUX21_Z_D0_L6MUX21_Z_D1": {
          "hide_name": 0,
          "bits": [ 838 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:157.54-157.56"
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__words_stored_in_ram_TRELLIS_FF_Q_14_DI_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 843 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:157.30-157.32"
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__words_stored_in_ram_TRELLIS_FF_Q_14_DI_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 844 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:157.26-157.28"
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__words_stored_in_ram_TRELLIS_FF_Q_14_DI_L6MUX21_Z_D0_L6MUX21_Z_SD": {
          "hide_name": 0,
          "bits": [ 842, 758, 759, 760, 756, 839, 750 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__words_stored_in_ram_TRELLIS_FF_Q_14_DI_L6MUX21_Z_D1": {
          "hide_name": 0,
          "bits": [ 836 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:157.70-157.72"
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__words_stored_in_ram_TRELLIS_FF_Q_14_DI_L6MUX21_Z_D1_L6MUX21_Z_D0": {
          "hide_name": 0,
          "bits": [ 845 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:157.58-157.60"
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__words_stored_in_ram_TRELLIS_FF_Q_14_DI_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 847 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:157.38-157.40"
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__words_stored_in_ram_TRELLIS_FF_Q_14_DI_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 848 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:157.34-157.36"
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__words_stored_in_ram_TRELLIS_FF_Q_14_DI_L6MUX21_Z_D1_L6MUX21_Z_D1": {
          "hide_name": 0,
          "bits": [ 846 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:157.62-157.64"
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__words_stored_in_ram_TRELLIS_FF_Q_14_DI_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 849 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:157.46-157.48"
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__words_stored_in_ram_TRELLIS_FF_Q_14_DI_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 850 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:157.42-157.44"
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__words_stored_in_ram_TRELLIS_FF_Q_15_DI": {
          "hide_name": 0,
          "bits": [ 851 ],
          "attributes": {
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__words_stored_in_ram_TRELLIS_FF_Q_15_DI_L6MUX21_Z_D0": {
          "hide_name": 0,
          "bits": [ 853 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:157.66-157.68"
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__words_stored_in_ram_TRELLIS_FF_Q_15_DI_L6MUX21_Z_D0_L6MUX21_Z_D0": {
          "hide_name": 0,
          "bits": [ 855 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:157.50-157.52"
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__words_stored_in_ram_TRELLIS_FF_Q_15_DI_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 858 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:157.22-157.24"
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__words_stored_in_ram_TRELLIS_FF_Q_15_DI_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 859 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:157.18-157.20"
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__words_stored_in_ram_TRELLIS_FF_Q_15_DI_L6MUX21_Z_D0_L6MUX21_Z_D1": {
          "hide_name": 0,
          "bits": [ 856 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:157.54-157.56"
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__words_stored_in_ram_TRELLIS_FF_Q_15_DI_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 861 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:157.30-157.32"
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__words_stored_in_ram_TRELLIS_FF_Q_15_DI_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 862 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:157.26-157.28"
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__words_stored_in_ram_TRELLIS_FF_Q_15_DI_L6MUX21_Z_D0_L6MUX21_Z_SD": {
          "hide_name": 0,
          "bits": [ 860, 758, 759, 760, 756, 857, 750 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__words_stored_in_ram_TRELLIS_FF_Q_15_DI_L6MUX21_Z_D1": {
          "hide_name": 0,
          "bits": [ 854 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:157.70-157.72"
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__words_stored_in_ram_TRELLIS_FF_Q_15_DI_L6MUX21_Z_D1_L6MUX21_Z_D0": {
          "hide_name": 0,
          "bits": [ 867 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:157.58-157.60"
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__words_stored_in_ram_TRELLIS_FF_Q_15_DI_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 869 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:157.38-157.40"
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__words_stored_in_ram_TRELLIS_FF_Q_15_DI_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 870 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:157.34-157.36"
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__words_stored_in_ram_TRELLIS_FF_Q_15_DI_L6MUX21_Z_D1_L6MUX21_Z_D1": {
          "hide_name": 0,
          "bits": [ 868 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:157.62-157.64"
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__words_stored_in_ram_TRELLIS_FF_Q_15_DI_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 871 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:157.46-157.48"
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__words_stored_in_ram_TRELLIS_FF_Q_15_DI_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 872 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:157.42-157.44"
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__words_stored_in_ram_TRELLIS_FF_Q_16_DI": {
          "hide_name": 0,
          "bits": [ 873 ],
          "attributes": {
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__words_stored_in_ram_TRELLIS_FF_Q_16_DI_L6MUX21_Z_D0": {
          "hide_name": 0,
          "bits": [ 875 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:157.66-157.68"
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__words_stored_in_ram_TRELLIS_FF_Q_16_DI_L6MUX21_Z_D0_L6MUX21_Z_D0": {
          "hide_name": 0,
          "bits": [ 877 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:157.50-157.52"
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__words_stored_in_ram_TRELLIS_FF_Q_16_DI_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 880 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:157.22-157.24"
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__words_stored_in_ram_TRELLIS_FF_Q_16_DI_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 881 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:157.18-157.20"
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__words_stored_in_ram_TRELLIS_FF_Q_16_DI_L6MUX21_Z_D0_L6MUX21_Z_D1": {
          "hide_name": 0,
          "bits": [ 878 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:157.54-157.56"
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__words_stored_in_ram_TRELLIS_FF_Q_16_DI_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 883 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:157.30-157.32"
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__words_stored_in_ram_TRELLIS_FF_Q_16_DI_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 884 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:157.26-157.28"
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__words_stored_in_ram_TRELLIS_FF_Q_16_DI_L6MUX21_Z_D0_L6MUX21_Z_SD": {
          "hide_name": 0,
          "bits": [ 882, 758, 759, 760, 756, 879, 750 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__words_stored_in_ram_TRELLIS_FF_Q_16_DI_L6MUX21_Z_D1": {
          "hide_name": 0,
          "bits": [ 876 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:157.70-157.72"
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__words_stored_in_ram_TRELLIS_FF_Q_16_DI_L6MUX21_Z_D1_L6MUX21_Z_D0": {
          "hide_name": 0,
          "bits": [ 885 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:157.58-157.60"
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__words_stored_in_ram_TRELLIS_FF_Q_16_DI_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 887 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:157.38-157.40"
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__words_stored_in_ram_TRELLIS_FF_Q_16_DI_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 888 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:157.34-157.36"
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__words_stored_in_ram_TRELLIS_FF_Q_16_DI_L6MUX21_Z_D1_L6MUX21_Z_D1": {
          "hide_name": 0,
          "bits": [ 886 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:157.62-157.64"
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__words_stored_in_ram_TRELLIS_FF_Q_16_DI_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 889 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:157.46-157.48"
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__words_stored_in_ram_TRELLIS_FF_Q_16_DI_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 890 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:157.42-157.44"
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__words_stored_in_ram_TRELLIS_FF_Q_17_DI": {
          "hide_name": 0,
          "bits": [ 891 ],
          "attributes": {
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__words_stored_in_ram_TRELLIS_FF_Q_17_DI_L6MUX21_Z_D0": {
          "hide_name": 0,
          "bits": [ 893 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:157.66-157.68"
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__words_stored_in_ram_TRELLIS_FF_Q_17_DI_L6MUX21_Z_D0_L6MUX21_Z_D0": {
          "hide_name": 0,
          "bits": [ 895 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:157.50-157.52"
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__words_stored_in_ram_TRELLIS_FF_Q_17_DI_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 898 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:157.22-157.24"
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__words_stored_in_ram_TRELLIS_FF_Q_17_DI_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 899 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:157.18-157.20"
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__words_stored_in_ram_TRELLIS_FF_Q_17_DI_L6MUX21_Z_D0_L6MUX21_Z_D1": {
          "hide_name": 0,
          "bits": [ 896 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:157.54-157.56"
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__words_stored_in_ram_TRELLIS_FF_Q_17_DI_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 901 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:157.30-157.32"
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__words_stored_in_ram_TRELLIS_FF_Q_17_DI_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 902 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:157.26-157.28"
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__words_stored_in_ram_TRELLIS_FF_Q_17_DI_L6MUX21_Z_D0_L6MUX21_Z_SD": {
          "hide_name": 0,
          "bits": [ 900, 758, 759, 760, 756, 897, 750 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__words_stored_in_ram_TRELLIS_FF_Q_17_DI_L6MUX21_Z_D1": {
          "hide_name": 0,
          "bits": [ 894 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:157.70-157.72"
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__words_stored_in_ram_TRELLIS_FF_Q_17_DI_L6MUX21_Z_D1_L6MUX21_Z_D0": {
          "hide_name": 0,
          "bits": [ 907 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:157.58-157.60"
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__words_stored_in_ram_TRELLIS_FF_Q_17_DI_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 909 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:157.38-157.40"
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__words_stored_in_ram_TRELLIS_FF_Q_17_DI_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 910 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:157.34-157.36"
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__words_stored_in_ram_TRELLIS_FF_Q_17_DI_L6MUX21_Z_D1_L6MUX21_Z_D1": {
          "hide_name": 0,
          "bits": [ 908 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:157.62-157.64"
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__words_stored_in_ram_TRELLIS_FF_Q_17_DI_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 911 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:157.46-157.48"
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__words_stored_in_ram_TRELLIS_FF_Q_17_DI_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 912 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:157.42-157.44"
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__words_stored_in_ram_TRELLIS_FF_Q_18_DI": {
          "hide_name": 0,
          "bits": [ 913 ],
          "attributes": {
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__words_stored_in_ram_TRELLIS_FF_Q_18_DI_L6MUX21_Z_D0": {
          "hide_name": 0,
          "bits": [ 915 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:157.66-157.68"
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__words_stored_in_ram_TRELLIS_FF_Q_18_DI_L6MUX21_Z_D0_L6MUX21_Z_D0": {
          "hide_name": 0,
          "bits": [ 917 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:157.50-157.52"
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__words_stored_in_ram_TRELLIS_FF_Q_18_DI_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 920 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:157.22-157.24"
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__words_stored_in_ram_TRELLIS_FF_Q_18_DI_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 921 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:157.18-157.20"
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__words_stored_in_ram_TRELLIS_FF_Q_18_DI_L6MUX21_Z_D0_L6MUX21_Z_D1": {
          "hide_name": 0,
          "bits": [ 918 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:157.54-157.56"
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__words_stored_in_ram_TRELLIS_FF_Q_18_DI_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 923 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:157.30-157.32"
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__words_stored_in_ram_TRELLIS_FF_Q_18_DI_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 924 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:157.26-157.28"
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__words_stored_in_ram_TRELLIS_FF_Q_18_DI_L6MUX21_Z_D0_L6MUX21_Z_SD": {
          "hide_name": 0,
          "bits": [ 922, 758, 759, 760, 756, 919, 750 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__words_stored_in_ram_TRELLIS_FF_Q_18_DI_L6MUX21_Z_D1": {
          "hide_name": 0,
          "bits": [ 916 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:157.70-157.72"
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__words_stored_in_ram_TRELLIS_FF_Q_18_DI_L6MUX21_Z_D1_L6MUX21_Z_D0": {
          "hide_name": 0,
          "bits": [ 925 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:157.58-157.60"
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__words_stored_in_ram_TRELLIS_FF_Q_18_DI_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 927 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:157.38-157.40"
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__words_stored_in_ram_TRELLIS_FF_Q_18_DI_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 928 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:157.34-157.36"
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__words_stored_in_ram_TRELLIS_FF_Q_18_DI_L6MUX21_Z_D1_L6MUX21_Z_D1": {
          "hide_name": 0,
          "bits": [ 926 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:157.62-157.64"
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__words_stored_in_ram_TRELLIS_FF_Q_18_DI_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 929 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:157.46-157.48"
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__words_stored_in_ram_TRELLIS_FF_Q_18_DI_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 930 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:157.42-157.44"
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__words_stored_in_ram_TRELLIS_FF_Q_19_DI": {
          "hide_name": 0,
          "bits": [ 931 ],
          "attributes": {
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__words_stored_in_ram_TRELLIS_FF_Q_19_DI_L6MUX21_Z_D0": {
          "hide_name": 0,
          "bits": [ 933 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:157.66-157.68"
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__words_stored_in_ram_TRELLIS_FF_Q_19_DI_L6MUX21_Z_D0_L6MUX21_Z_D0": {
          "hide_name": 0,
          "bits": [ 935 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:157.50-157.52"
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__words_stored_in_ram_TRELLIS_FF_Q_19_DI_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 938 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:157.22-157.24"
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__words_stored_in_ram_TRELLIS_FF_Q_19_DI_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 939 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:157.18-157.20"
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__words_stored_in_ram_TRELLIS_FF_Q_19_DI_L6MUX21_Z_D0_L6MUX21_Z_D1": {
          "hide_name": 0,
          "bits": [ 936 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:157.54-157.56"
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__words_stored_in_ram_TRELLIS_FF_Q_19_DI_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 941 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:157.30-157.32"
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__words_stored_in_ram_TRELLIS_FF_Q_19_DI_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 942 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:157.26-157.28"
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__words_stored_in_ram_TRELLIS_FF_Q_19_DI_L6MUX21_Z_D0_L6MUX21_Z_SD": {
          "hide_name": 0,
          "bits": [ 940, 758, 759, 760, 756, 937, 750 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__words_stored_in_ram_TRELLIS_FF_Q_19_DI_L6MUX21_Z_D1": {
          "hide_name": 0,
          "bits": [ 934 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:157.70-157.72"
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__words_stored_in_ram_TRELLIS_FF_Q_19_DI_L6MUX21_Z_D1_L6MUX21_Z_D0": {
          "hide_name": 0,
          "bits": [ 947 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:157.58-157.60"
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__words_stored_in_ram_TRELLIS_FF_Q_19_DI_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 949 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:157.38-157.40"
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__words_stored_in_ram_TRELLIS_FF_Q_19_DI_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 950 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:157.34-157.36"
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__words_stored_in_ram_TRELLIS_FF_Q_19_DI_L6MUX21_Z_D1_L6MUX21_Z_D1": {
          "hide_name": 0,
          "bits": [ 948 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:157.62-157.64"
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__words_stored_in_ram_TRELLIS_FF_Q_19_DI_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 951 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:157.46-157.48"
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__words_stored_in_ram_TRELLIS_FF_Q_19_DI_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 952 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:157.42-157.44"
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__words_stored_in_ram_TRELLIS_FF_Q_1_DI": {
          "hide_name": 0,
          "bits": [ 744 ],
          "attributes": {
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__words_stored_in_ram_TRELLIS_FF_Q_1_DI_L6MUX21_Z_D0": {
          "hide_name": 0,
          "bits": [ 953 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:157.66-157.68"
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__words_stored_in_ram_TRELLIS_FF_Q_1_DI_L6MUX21_Z_D0_L6MUX21_Z_D0": {
          "hide_name": 0,
          "bits": [ 955 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:157.50-157.52"
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__words_stored_in_ram_TRELLIS_FF_Q_1_DI_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 958 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:157.22-157.24"
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__words_stored_in_ram_TRELLIS_FF_Q_1_DI_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 959 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:157.18-157.20"
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__words_stored_in_ram_TRELLIS_FF_Q_1_DI_L6MUX21_Z_D0_L6MUX21_Z_D1": {
          "hide_name": 0,
          "bits": [ 956 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:157.54-157.56"
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__words_stored_in_ram_TRELLIS_FF_Q_1_DI_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 961 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:157.30-157.32"
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__words_stored_in_ram_TRELLIS_FF_Q_1_DI_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 962 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:157.26-157.28"
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__words_stored_in_ram_TRELLIS_FF_Q_1_DI_L6MUX21_Z_D0_L6MUX21_Z_SD": {
          "hide_name": 0,
          "bits": [ 960, 758, 759, 760, 756, 957, 750 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__words_stored_in_ram_TRELLIS_FF_Q_1_DI_L6MUX21_Z_D1": {
          "hide_name": 0,
          "bits": [ 954 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:157.70-157.72"
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__words_stored_in_ram_TRELLIS_FF_Q_1_DI_L6MUX21_Z_D1_L6MUX21_Z_D0": {
          "hide_name": 0,
          "bits": [ 963 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:157.58-157.60"
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__words_stored_in_ram_TRELLIS_FF_Q_1_DI_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 965 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:157.38-157.40"
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__words_stored_in_ram_TRELLIS_FF_Q_1_DI_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 966 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:157.34-157.36"
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__words_stored_in_ram_TRELLIS_FF_Q_1_DI_L6MUX21_Z_D1_L6MUX21_Z_D1": {
          "hide_name": 0,
          "bits": [ 964 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:157.62-157.64"
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__words_stored_in_ram_TRELLIS_FF_Q_1_DI_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 967 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:157.46-157.48"
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__words_stored_in_ram_TRELLIS_FF_Q_1_DI_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 968 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:157.42-157.44"
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__words_stored_in_ram_TRELLIS_FF_Q_20_DI": {
          "hide_name": 0,
          "bits": [ 971 ],
          "attributes": {
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__words_stored_in_ram_TRELLIS_FF_Q_20_DI_L6MUX21_Z_D0": {
          "hide_name": 0,
          "bits": [ 973 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:157.66-157.68"
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__words_stored_in_ram_TRELLIS_FF_Q_20_DI_L6MUX21_Z_D0_L6MUX21_Z_D0": {
          "hide_name": 0,
          "bits": [ 975 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:157.50-157.52"
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__words_stored_in_ram_TRELLIS_FF_Q_20_DI_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 978 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:157.22-157.24"
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__words_stored_in_ram_TRELLIS_FF_Q_20_DI_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 979 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:157.18-157.20"
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__words_stored_in_ram_TRELLIS_FF_Q_20_DI_L6MUX21_Z_D0_L6MUX21_Z_D1": {
          "hide_name": 0,
          "bits": [ 976 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:157.54-157.56"
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__words_stored_in_ram_TRELLIS_FF_Q_20_DI_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 981 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:157.30-157.32"
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__words_stored_in_ram_TRELLIS_FF_Q_20_DI_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 982 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:157.26-157.28"
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__words_stored_in_ram_TRELLIS_FF_Q_20_DI_L6MUX21_Z_D0_L6MUX21_Z_SD": {
          "hide_name": 0,
          "bits": [ 980, 758, 759, 760, 756, 977, 750 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__words_stored_in_ram_TRELLIS_FF_Q_20_DI_L6MUX21_Z_D0_L6MUX21_Z_SD_CCU2C_S1_S0": {
          "hide_name": 0,
          "bits": [ 986, 758, 759, 760, 756, 985, 750 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__words_stored_in_ram_TRELLIS_FF_Q_20_DI_L6MUX21_Z_D0_L6MUX21_Z_SD_CCU2C_S1_S0_LUT4_Z_1_C": {
          "hide_name": 0,
          "bits": [ 728, 649, 990, 991 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__words_stored_in_ram_TRELLIS_FF_Q_20_DI_L6MUX21_Z_D0_L6MUX21_Z_SD_CCU2C_S1_S0_LUT4_Z_1_C_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 992 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:133.22-133.24"
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__words_stored_in_ram_TRELLIS_FF_Q_20_DI_L6MUX21_Z_D0_L6MUX21_Z_SD_CCU2C_S1_S0_LUT4_Z_1_C_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 993 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:133.18-133.20"
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__words_stored_in_ram_TRELLIS_FF_Q_20_DI_L6MUX21_Z_D0_L6MUX21_Z_SD_CCU2C_S1_S0_LUT4_Z_1_C_PFUMX_Z_C0": {
          "hide_name": 0,
          "bits": [ 679, 600, 722, 643, 994 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__words_stored_in_ram_TRELLIS_FF_Q_20_DI_L6MUX21_Z_D0_L6MUX21_Z_SD_CCU2C_S1_S0_LUT4_Z_2_A": {
          "hide_name": 0,
          "bits": [ 995, 996, 997, 998 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__words_stored_in_ram_TRELLIS_FF_Q_20_DI_L6MUX21_Z_D0_L6MUX21_Z_SD_CCU2C_S1_S0_LUT4_Z_2_A_LUT4_Z_3_D": {
          "hide_name": 0,
          "bits": [ 685, 606, 999 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__words_stored_in_ram_TRELLIS_FF_Q_20_DI_L6MUX21_Z_D0_L6MUX21_Z_SD_CCU2C_S1_S0_LUT4_Z_3_C": {
          "hide_name": 0,
          "bits": [ 719, 640, 1000, 1001 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__words_stored_in_ram_TRELLIS_FF_Q_20_DI_L6MUX21_Z_D0_L6MUX21_Z_SD_CCU2C_S1_S0_LUT4_Z_3_C_LUT4_Z_1_D": {
          "hide_name": 0,
          "bits": [ 701, 622, 1002 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__words_stored_in_ram_TRELLIS_FF_Q_20_DI_L6MUX21_Z_D0_L6MUX21_Z_SD_CCU2C_S1_S0_LUT4_Z_B": {
          "hide_name": 0,
          "bits": [ 987, 988, 989 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__words_stored_in_ram_TRELLIS_FF_Q_20_DI_L6MUX21_Z_D1": {
          "hide_name": 0,
          "bits": [ 974 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:157.70-157.72"
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__words_stored_in_ram_TRELLIS_FF_Q_20_DI_L6MUX21_Z_D1_L6MUX21_Z_D0": {
          "hide_name": 0,
          "bits": [ 1003 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:157.58-157.60"
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__words_stored_in_ram_TRELLIS_FF_Q_20_DI_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 1005 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:157.38-157.40"
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__words_stored_in_ram_TRELLIS_FF_Q_20_DI_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 1006 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:157.34-157.36"
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__words_stored_in_ram_TRELLIS_FF_Q_20_DI_L6MUX21_Z_D1_L6MUX21_Z_D1": {
          "hide_name": 0,
          "bits": [ 1004 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:157.62-157.64"
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__words_stored_in_ram_TRELLIS_FF_Q_20_DI_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 1007 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:157.46-157.48"
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__words_stored_in_ram_TRELLIS_FF_Q_20_DI_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 1008 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:157.42-157.44"
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__words_stored_in_ram_TRELLIS_FF_Q_21_DI": {
          "hide_name": 0,
          "bits": [ 1009 ],
          "attributes": {
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__words_stored_in_ram_TRELLIS_FF_Q_21_DI_L6MUX21_Z_D0": {
          "hide_name": 0,
          "bits": [ 1011 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:157.66-157.68"
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__words_stored_in_ram_TRELLIS_FF_Q_21_DI_L6MUX21_Z_D0_L6MUX21_Z_D0": {
          "hide_name": 0,
          "bits": [ 1013 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:157.50-157.52"
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__words_stored_in_ram_TRELLIS_FF_Q_21_DI_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 1015 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:157.22-157.24"
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__words_stored_in_ram_TRELLIS_FF_Q_21_DI_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 1016 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:157.18-157.20"
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__words_stored_in_ram_TRELLIS_FF_Q_21_DI_L6MUX21_Z_D0_L6MUX21_Z_D1": {
          "hide_name": 0,
          "bits": [ 1014 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:157.54-157.56"
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__words_stored_in_ram_TRELLIS_FF_Q_21_DI_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 1017 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:157.30-157.32"
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__words_stored_in_ram_TRELLIS_FF_Q_21_DI_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 1018 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:157.26-157.28"
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__words_stored_in_ram_TRELLIS_FF_Q_21_DI_L6MUX21_Z_D1": {
          "hide_name": 0,
          "bits": [ 1012 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:157.70-157.72"
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__words_stored_in_ram_TRELLIS_FF_Q_21_DI_L6MUX21_Z_D1_L6MUX21_Z_D0": {
          "hide_name": 0,
          "bits": [ 1019 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:157.58-157.60"
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__words_stored_in_ram_TRELLIS_FF_Q_21_DI_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 1021 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:157.38-157.40"
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__words_stored_in_ram_TRELLIS_FF_Q_21_DI_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 1022 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:157.34-157.36"
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__words_stored_in_ram_TRELLIS_FF_Q_21_DI_L6MUX21_Z_D1_L6MUX21_Z_D1": {
          "hide_name": 0,
          "bits": [ 1020 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:157.62-157.64"
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__words_stored_in_ram_TRELLIS_FF_Q_21_DI_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 1023 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:157.46-157.48"
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__words_stored_in_ram_TRELLIS_FF_Q_21_DI_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 1024 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:157.42-157.44"
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__words_stored_in_ram_TRELLIS_FF_Q_2_DI": {
          "hide_name": 0,
          "bits": [ 969 ],
          "attributes": {
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__words_stored_in_ram_TRELLIS_FF_Q_2_DI_L6MUX21_Z_D0": {
          "hide_name": 0,
          "bits": [ 1025 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:157.66-157.68"
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__words_stored_in_ram_TRELLIS_FF_Q_2_DI_L6MUX21_Z_D0_L6MUX21_Z_D0": {
          "hide_name": 0,
          "bits": [ 1027 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:157.50-157.52"
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__words_stored_in_ram_TRELLIS_FF_Q_2_DI_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 1030 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:157.22-157.24"
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__words_stored_in_ram_TRELLIS_FF_Q_2_DI_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 1031 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:157.18-157.20"
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__words_stored_in_ram_TRELLIS_FF_Q_2_DI_L6MUX21_Z_D0_L6MUX21_Z_D1": {
          "hide_name": 0,
          "bits": [ 1028 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:157.54-157.56"
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__words_stored_in_ram_TRELLIS_FF_Q_2_DI_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 1033 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:157.30-157.32"
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__words_stored_in_ram_TRELLIS_FF_Q_2_DI_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 1034 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:157.26-157.28"
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__words_stored_in_ram_TRELLIS_FF_Q_2_DI_L6MUX21_Z_D0_L6MUX21_Z_SD": {
          "hide_name": 0,
          "bits": [ 1032, 758, 759, 760, 756, 1029, 750 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__words_stored_in_ram_TRELLIS_FF_Q_2_DI_L6MUX21_Z_D1": {
          "hide_name": 0,
          "bits": [ 1026 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:157.70-157.72"
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__words_stored_in_ram_TRELLIS_FF_Q_2_DI_L6MUX21_Z_D1_L6MUX21_Z_D0": {
          "hide_name": 0,
          "bits": [ 1035 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:157.58-157.60"
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__words_stored_in_ram_TRELLIS_FF_Q_2_DI_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 1037 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:157.38-157.40"
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__words_stored_in_ram_TRELLIS_FF_Q_2_DI_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 1038 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:157.34-157.36"
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__words_stored_in_ram_TRELLIS_FF_Q_2_DI_L6MUX21_Z_D1_L6MUX21_Z_D1": {
          "hide_name": 0,
          "bits": [ 1036 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:157.62-157.64"
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__words_stored_in_ram_TRELLIS_FF_Q_2_DI_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 1039 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:157.46-157.48"
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__words_stored_in_ram_TRELLIS_FF_Q_2_DI_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 1040 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:157.42-157.44"
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__words_stored_in_ram_TRELLIS_FF_Q_3_DI": {
          "hide_name": 0,
          "bits": [ 1041 ],
          "attributes": {
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__words_stored_in_ram_TRELLIS_FF_Q_3_DI_L6MUX21_Z_D0": {
          "hide_name": 0,
          "bits": [ 1043 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:157.66-157.68"
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__words_stored_in_ram_TRELLIS_FF_Q_3_DI_L6MUX21_Z_D0_L6MUX21_Z_D0": {
          "hide_name": 0,
          "bits": [ 1045 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:157.50-157.52"
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__words_stored_in_ram_TRELLIS_FF_Q_3_DI_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 1048 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:157.22-157.24"
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__words_stored_in_ram_TRELLIS_FF_Q_3_DI_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 1049 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:157.18-157.20"
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__words_stored_in_ram_TRELLIS_FF_Q_3_DI_L6MUX21_Z_D0_L6MUX21_Z_D1": {
          "hide_name": 0,
          "bits": [ 1046 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:157.54-157.56"
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__words_stored_in_ram_TRELLIS_FF_Q_3_DI_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 1051 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:157.30-157.32"
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__words_stored_in_ram_TRELLIS_FF_Q_3_DI_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 1052 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:157.26-157.28"
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__words_stored_in_ram_TRELLIS_FF_Q_3_DI_L6MUX21_Z_D0_L6MUX21_Z_SD": {
          "hide_name": 0,
          "bits": [ 1050, 758, 759, 760, 756, 1047, 750 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__words_stored_in_ram_TRELLIS_FF_Q_3_DI_L6MUX21_Z_D1": {
          "hide_name": 0,
          "bits": [ 1044 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:157.70-157.72"
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__words_stored_in_ram_TRELLIS_FF_Q_3_DI_L6MUX21_Z_D1_L6MUX21_Z_D0": {
          "hide_name": 0,
          "bits": [ 1059 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:157.58-157.60"
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__words_stored_in_ram_TRELLIS_FF_Q_3_DI_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 1061 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:157.38-157.40"
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__words_stored_in_ram_TRELLIS_FF_Q_3_DI_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 1062 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:157.34-157.36"
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__words_stored_in_ram_TRELLIS_FF_Q_3_DI_L6MUX21_Z_D1_L6MUX21_Z_D1": {
          "hide_name": 0,
          "bits": [ 1060 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:157.62-157.64"
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__words_stored_in_ram_TRELLIS_FF_Q_3_DI_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 1063 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:157.46-157.48"
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__words_stored_in_ram_TRELLIS_FF_Q_3_DI_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 1064 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:157.42-157.44"
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__words_stored_in_ram_TRELLIS_FF_Q_4_DI": {
          "hide_name": 0,
          "bits": [ 1065 ],
          "attributes": {
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__words_stored_in_ram_TRELLIS_FF_Q_4_DI_L6MUX21_Z_D0": {
          "hide_name": 0,
          "bits": [ 1067 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:157.66-157.68"
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__words_stored_in_ram_TRELLIS_FF_Q_4_DI_L6MUX21_Z_D0_L6MUX21_Z_D0": {
          "hide_name": 0,
          "bits": [ 1069 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:157.50-157.52"
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__words_stored_in_ram_TRELLIS_FF_Q_4_DI_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 1072 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:157.22-157.24"
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__words_stored_in_ram_TRELLIS_FF_Q_4_DI_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 1073 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:157.18-157.20"
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__words_stored_in_ram_TRELLIS_FF_Q_4_DI_L6MUX21_Z_D0_L6MUX21_Z_D1": {
          "hide_name": 0,
          "bits": [ 1070 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:157.54-157.56"
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__words_stored_in_ram_TRELLIS_FF_Q_4_DI_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 1075 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:157.30-157.32"
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__words_stored_in_ram_TRELLIS_FF_Q_4_DI_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 1076 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:157.26-157.28"
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__words_stored_in_ram_TRELLIS_FF_Q_4_DI_L6MUX21_Z_D0_L6MUX21_Z_SD": {
          "hide_name": 0,
          "bits": [ 1074, 758, 759, 760, 756, 1071, 750 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__words_stored_in_ram_TRELLIS_FF_Q_4_DI_L6MUX21_Z_D1": {
          "hide_name": 0,
          "bits": [ 1068 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:157.70-157.72"
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__words_stored_in_ram_TRELLIS_FF_Q_4_DI_L6MUX21_Z_D1_L6MUX21_Z_D0": {
          "hide_name": 0,
          "bits": [ 1077 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:157.58-157.60"
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__words_stored_in_ram_TRELLIS_FF_Q_4_DI_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 1079 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:157.38-157.40"
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__words_stored_in_ram_TRELLIS_FF_Q_4_DI_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 1080 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:157.34-157.36"
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__words_stored_in_ram_TRELLIS_FF_Q_4_DI_L6MUX21_Z_D1_L6MUX21_Z_D1": {
          "hide_name": 0,
          "bits": [ 1078 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:157.62-157.64"
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__words_stored_in_ram_TRELLIS_FF_Q_4_DI_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 1081 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:157.46-157.48"
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__words_stored_in_ram_TRELLIS_FF_Q_4_DI_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 1082 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:157.42-157.44"
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__words_stored_in_ram_TRELLIS_FF_Q_5_DI": {
          "hide_name": 0,
          "bits": [ 1083 ],
          "attributes": {
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__words_stored_in_ram_TRELLIS_FF_Q_5_DI_L6MUX21_Z_D0": {
          "hide_name": 0,
          "bits": [ 1085 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:157.66-157.68"
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__words_stored_in_ram_TRELLIS_FF_Q_5_DI_L6MUX21_Z_D0_L6MUX21_Z_D0": {
          "hide_name": 0,
          "bits": [ 1087 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:157.50-157.52"
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__words_stored_in_ram_TRELLIS_FF_Q_5_DI_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 1090 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:157.22-157.24"
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__words_stored_in_ram_TRELLIS_FF_Q_5_DI_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 1091 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:157.18-157.20"
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__words_stored_in_ram_TRELLIS_FF_Q_5_DI_L6MUX21_Z_D0_L6MUX21_Z_D1": {
          "hide_name": 0,
          "bits": [ 1088 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:157.54-157.56"
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__words_stored_in_ram_TRELLIS_FF_Q_5_DI_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 1093 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:157.30-157.32"
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__words_stored_in_ram_TRELLIS_FF_Q_5_DI_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 1094 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:157.26-157.28"
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__words_stored_in_ram_TRELLIS_FF_Q_5_DI_L6MUX21_Z_D0_L6MUX21_Z_SD": {
          "hide_name": 0,
          "bits": [ 1092, 758, 759, 760, 756, 1089, 750 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__words_stored_in_ram_TRELLIS_FF_Q_5_DI_L6MUX21_Z_D1": {
          "hide_name": 0,
          "bits": [ 1086 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:157.70-157.72"
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__words_stored_in_ram_TRELLIS_FF_Q_5_DI_L6MUX21_Z_D1_L6MUX21_Z_D0": {
          "hide_name": 0,
          "bits": [ 1099 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:157.58-157.60"
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__words_stored_in_ram_TRELLIS_FF_Q_5_DI_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 1101 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:157.38-157.40"
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__words_stored_in_ram_TRELLIS_FF_Q_5_DI_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 1102 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:157.34-157.36"
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__words_stored_in_ram_TRELLIS_FF_Q_5_DI_L6MUX21_Z_D1_L6MUX21_Z_D1": {
          "hide_name": 0,
          "bits": [ 1100 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:157.62-157.64"
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__words_stored_in_ram_TRELLIS_FF_Q_5_DI_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 1103 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:157.46-157.48"
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__words_stored_in_ram_TRELLIS_FF_Q_5_DI_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 1104 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:157.42-157.44"
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__words_stored_in_ram_TRELLIS_FF_Q_6_DI": {
          "hide_name": 0,
          "bits": [ 1105 ],
          "attributes": {
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__words_stored_in_ram_TRELLIS_FF_Q_6_DI_L6MUX21_Z_D0": {
          "hide_name": 0,
          "bits": [ 1107 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:157.66-157.68"
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__words_stored_in_ram_TRELLIS_FF_Q_6_DI_L6MUX21_Z_D0_L6MUX21_Z_D0": {
          "hide_name": 0,
          "bits": [ 1109 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:157.50-157.52"
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__words_stored_in_ram_TRELLIS_FF_Q_6_DI_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 1112 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:157.22-157.24"
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__words_stored_in_ram_TRELLIS_FF_Q_6_DI_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 1113 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:157.18-157.20"
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__words_stored_in_ram_TRELLIS_FF_Q_6_DI_L6MUX21_Z_D0_L6MUX21_Z_D1": {
          "hide_name": 0,
          "bits": [ 1110 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:157.54-157.56"
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__words_stored_in_ram_TRELLIS_FF_Q_6_DI_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 1115 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:157.30-157.32"
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__words_stored_in_ram_TRELLIS_FF_Q_6_DI_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 1116 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:157.26-157.28"
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__words_stored_in_ram_TRELLIS_FF_Q_6_DI_L6MUX21_Z_D0_L6MUX21_Z_SD": {
          "hide_name": 0,
          "bits": [ 1114, 758, 759, 760, 756, 1111, 750 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__words_stored_in_ram_TRELLIS_FF_Q_6_DI_L6MUX21_Z_D1": {
          "hide_name": 0,
          "bits": [ 1108 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:157.70-157.72"
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__words_stored_in_ram_TRELLIS_FF_Q_6_DI_L6MUX21_Z_D1_L6MUX21_Z_D0": {
          "hide_name": 0,
          "bits": [ 1117 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:157.58-157.60"
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__words_stored_in_ram_TRELLIS_FF_Q_6_DI_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 1119 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:157.38-157.40"
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__words_stored_in_ram_TRELLIS_FF_Q_6_DI_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 1120 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:157.34-157.36"
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__words_stored_in_ram_TRELLIS_FF_Q_6_DI_L6MUX21_Z_D1_L6MUX21_Z_D1": {
          "hide_name": 0,
          "bits": [ 1118 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:157.62-157.64"
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__words_stored_in_ram_TRELLIS_FF_Q_6_DI_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 1121 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:157.46-157.48"
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__words_stored_in_ram_TRELLIS_FF_Q_6_DI_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 1122 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:157.42-157.44"
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__words_stored_in_ram_TRELLIS_FF_Q_7_DI": {
          "hide_name": 0,
          "bits": [ 1123 ],
          "attributes": {
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__words_stored_in_ram_TRELLIS_FF_Q_7_DI_L6MUX21_Z_D0": {
          "hide_name": 0,
          "bits": [ 1125 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:157.66-157.68"
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__words_stored_in_ram_TRELLIS_FF_Q_7_DI_L6MUX21_Z_D0_L6MUX21_Z_D0": {
          "hide_name": 0,
          "bits": [ 1127 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:157.50-157.52"
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__words_stored_in_ram_TRELLIS_FF_Q_7_DI_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 1130 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:157.22-157.24"
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__words_stored_in_ram_TRELLIS_FF_Q_7_DI_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 1131 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:157.18-157.20"
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__words_stored_in_ram_TRELLIS_FF_Q_7_DI_L6MUX21_Z_D0_L6MUX21_Z_D1": {
          "hide_name": 0,
          "bits": [ 1128 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:157.54-157.56"
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__words_stored_in_ram_TRELLIS_FF_Q_7_DI_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 1133 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:157.30-157.32"
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__words_stored_in_ram_TRELLIS_FF_Q_7_DI_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 1134 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:157.26-157.28"
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__words_stored_in_ram_TRELLIS_FF_Q_7_DI_L6MUX21_Z_D0_L6MUX21_Z_SD": {
          "hide_name": 0,
          "bits": [ 1132, 758, 759, 760, 756, 1129, 750 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__words_stored_in_ram_TRELLIS_FF_Q_7_DI_L6MUX21_Z_D1": {
          "hide_name": 0,
          "bits": [ 1126 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:157.70-157.72"
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__words_stored_in_ram_TRELLIS_FF_Q_7_DI_L6MUX21_Z_D1_L6MUX21_Z_D0": {
          "hide_name": 0,
          "bits": [ 1139 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:157.58-157.60"
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__words_stored_in_ram_TRELLIS_FF_Q_7_DI_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 1141 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:157.38-157.40"
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__words_stored_in_ram_TRELLIS_FF_Q_7_DI_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 1142 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:157.34-157.36"
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__words_stored_in_ram_TRELLIS_FF_Q_7_DI_L6MUX21_Z_D1_L6MUX21_Z_D1": {
          "hide_name": 0,
          "bits": [ 1140 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:157.62-157.64"
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__words_stored_in_ram_TRELLIS_FF_Q_7_DI_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 1143 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:157.46-157.48"
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__words_stored_in_ram_TRELLIS_FF_Q_7_DI_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 1144 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:157.42-157.44"
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__words_stored_in_ram_TRELLIS_FF_Q_8_DI": {
          "hide_name": 0,
          "bits": [ 1145 ],
          "attributes": {
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__words_stored_in_ram_TRELLIS_FF_Q_8_DI_L6MUX21_Z_D0": {
          "hide_name": 0,
          "bits": [ 1147 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:157.66-157.68"
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__words_stored_in_ram_TRELLIS_FF_Q_8_DI_L6MUX21_Z_D0_L6MUX21_Z_D0": {
          "hide_name": 0,
          "bits": [ 1149 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:157.50-157.52"
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__words_stored_in_ram_TRELLIS_FF_Q_8_DI_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 1152 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:157.22-157.24"
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__words_stored_in_ram_TRELLIS_FF_Q_8_DI_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 1153 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:157.18-157.20"
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__words_stored_in_ram_TRELLIS_FF_Q_8_DI_L6MUX21_Z_D0_L6MUX21_Z_D1": {
          "hide_name": 0,
          "bits": [ 1150 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:157.54-157.56"
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__words_stored_in_ram_TRELLIS_FF_Q_8_DI_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 1155 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:157.30-157.32"
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__words_stored_in_ram_TRELLIS_FF_Q_8_DI_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 1156 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:157.26-157.28"
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__words_stored_in_ram_TRELLIS_FF_Q_8_DI_L6MUX21_Z_D0_L6MUX21_Z_SD": {
          "hide_name": 0,
          "bits": [ 1154, 758, 759, 760, 756, 1151, 750 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__words_stored_in_ram_TRELLIS_FF_Q_8_DI_L6MUX21_Z_D1": {
          "hide_name": 0,
          "bits": [ 1148 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:157.70-157.72"
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__words_stored_in_ram_TRELLIS_FF_Q_8_DI_L6MUX21_Z_D1_L6MUX21_Z_D0": {
          "hide_name": 0,
          "bits": [ 1157 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:157.58-157.60"
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__words_stored_in_ram_TRELLIS_FF_Q_8_DI_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 1159 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:157.38-157.40"
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__words_stored_in_ram_TRELLIS_FF_Q_8_DI_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 1160 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:157.34-157.36"
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__words_stored_in_ram_TRELLIS_FF_Q_8_DI_L6MUX21_Z_D1_L6MUX21_Z_D1": {
          "hide_name": 0,
          "bits": [ 1158 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:157.62-157.64"
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__words_stored_in_ram_TRELLIS_FF_Q_8_DI_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 1161 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:157.46-157.48"
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__words_stored_in_ram_TRELLIS_FF_Q_8_DI_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 1162 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:157.42-157.44"
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__words_stored_in_ram_TRELLIS_FF_Q_9_DI": {
          "hide_name": 0,
          "bits": [ 1163 ],
          "attributes": {
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__words_stored_in_ram_TRELLIS_FF_Q_9_DI_L6MUX21_Z_D0": {
          "hide_name": 0,
          "bits": [ 1165 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:157.66-157.68"
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__words_stored_in_ram_TRELLIS_FF_Q_9_DI_L6MUX21_Z_D0_L6MUX21_Z_D0": {
          "hide_name": 0,
          "bits": [ 1167 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:157.50-157.52"
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__words_stored_in_ram_TRELLIS_FF_Q_9_DI_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 1170 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:157.22-157.24"
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__words_stored_in_ram_TRELLIS_FF_Q_9_DI_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 1171 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:157.18-157.20"
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__words_stored_in_ram_TRELLIS_FF_Q_9_DI_L6MUX21_Z_D0_L6MUX21_Z_D1": {
          "hide_name": 0,
          "bits": [ 1168 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:157.54-157.56"
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__words_stored_in_ram_TRELLIS_FF_Q_9_DI_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 1173 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:157.30-157.32"
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__words_stored_in_ram_TRELLIS_FF_Q_9_DI_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 1174 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:157.26-157.28"
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__words_stored_in_ram_TRELLIS_FF_Q_9_DI_L6MUX21_Z_D0_L6MUX21_Z_SD": {
          "hide_name": 0,
          "bits": [ 1172, 758, 759, 760, 756, 1169, 750 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__words_stored_in_ram_TRELLIS_FF_Q_9_DI_L6MUX21_Z_D0_L6MUX21_Z_SD_CCU2C_S0_1_COUT": {
          "hide_name": 0,
          "bits": [ "1", 3436, 946, 3437, 906, 3438, 866, 3439, 826, 3440, 785, 3441, 786, 3442, 1138, 3443, 1098, 3444, 1057, 3445, 1058, 3446 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/interface_fifo.py:187|/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/arith_map.v:63.22-63.23",
            "unused_bits": "1 3 5 7 9 11 13 15 17 19 21"
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__words_stored_in_ram_TRELLIS_FF_Q_9_DI_L6MUX21_Z_D0_L6MUX21_Z_SD_CCU2C_S0_COUT": {
          "hide_name": 0,
          "bits": [ "0", 3447, 945, 3448, 905, 3449, 865, 3450, 825, 3451, 783, 3452, 784, 3453, 1137, 3454, 1097, 3455, 1055, 3456, 1056, 3457 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/arith_map.v:63.22-63.23",
            "unused_bits": "1 3 5 7 9 11 13 15 17 19 21"
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__words_stored_in_ram_TRELLIS_FF_Q_9_DI_L6MUX21_Z_D1": {
          "hide_name": 0,
          "bits": [ 1166 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:157.70-157.72"
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__words_stored_in_ram_TRELLIS_FF_Q_9_DI_L6MUX21_Z_D1_L6MUX21_Z_D0": {
          "hide_name": 0,
          "bits": [ 1177 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:157.58-157.60"
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__words_stored_in_ram_TRELLIS_FF_Q_9_DI_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 1179 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:157.38-157.40"
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__words_stored_in_ram_TRELLIS_FF_Q_9_DI_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 1180 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:157.34-157.36"
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__words_stored_in_ram_TRELLIS_FF_Q_9_DI_L6MUX21_Z_D1_L6MUX21_Z_D1": {
          "hide_name": 0,
          "bits": [ 1178 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:157.62-157.64"
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__words_stored_in_ram_TRELLIS_FF_Q_9_DI_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 1181 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:157.46-157.48"
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__words_stored_in_ram_TRELLIS_FF_Q_9_DI_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 1182 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:157.42-157.44"
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__words_stored_in_ram_TRELLIS_FF_Q_DI": {
          "hide_name": 0,
          "bits": [ 742 ],
          "attributes": {
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__words_stored_in_ram_TRELLIS_FF_Q_DI_L6MUX21_Z_D0": {
          "hide_name": 0,
          "bits": [ 1183 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:157.66-157.68"
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__words_stored_in_ram_TRELLIS_FF_Q_DI_L6MUX21_Z_D0_L6MUX21_Z_D0": {
          "hide_name": 0,
          "bits": [ 1185 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:157.50-157.52"
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__words_stored_in_ram_TRELLIS_FF_Q_DI_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 1188 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:157.22-157.24"
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__words_stored_in_ram_TRELLIS_FF_Q_DI_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 1189 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:157.18-157.20"
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__words_stored_in_ram_TRELLIS_FF_Q_DI_L6MUX21_Z_D0_L6MUX21_Z_D1": {
          "hide_name": 0,
          "bits": [ 1186 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:157.54-157.56"
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__words_stored_in_ram_TRELLIS_FF_Q_DI_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 1191 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:157.30-157.32"
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__words_stored_in_ram_TRELLIS_FF_Q_DI_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 1192 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:157.26-157.28"
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__words_stored_in_ram_TRELLIS_FF_Q_DI_L6MUX21_Z_D0_L6MUX21_Z_SD": {
          "hide_name": 0,
          "bits": [ 1190, 758, 759, 760, 756, 1187, 750 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__words_stored_in_ram_TRELLIS_FF_Q_DI_L6MUX21_Z_D0_L6MUX21_Z_SD_CCU2C_S1_B0": {
          "hide_name": 0,
          "bits": [ 983, 984, 943, 944, 903, 904, 863, 864, 823, 824, 781, 782, 1175, 1176, 1135, 1136, 1095, 1096, 1053, 1054, 1193, 1194 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/interface_fifo.py:187|/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/arith_map.v:59.22-59.24"
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__words_stored_in_ram_TRELLIS_FF_Q_DI_L6MUX21_Z_D0_L6MUX21_Z_SD_CCU2C_S1_COUT": {
          "hide_name": 0,
          "bits": [ 3447, 945, 3448, 905, 3449, 865, 3450, 825, 3451, 783, 3452, 784, 3453, 1137, 3454, 1097, 3455, 1055, 3456, 1056, 3457, 1195 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/arith_map.v:38.23-38.25",
            "unused_bits": "0 2 4 6 8 10 12 14 16 18 20 21"
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__words_stored_in_ram_TRELLIS_FF_Q_DI_L6MUX21_Z_D1": {
          "hide_name": 0,
          "bits": [ 1184 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:157.70-157.72"
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__words_stored_in_ram_TRELLIS_FF_Q_DI_L6MUX21_Z_D1_L6MUX21_Z_D0": {
          "hide_name": 0,
          "bits": [ 1196 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:157.58-157.60"
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__words_stored_in_ram_TRELLIS_FF_Q_DI_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 1198 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:157.38-157.40"
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__words_stored_in_ram_TRELLIS_FF_Q_DI_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 1199 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:157.34-157.36"
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__words_stored_in_ram_TRELLIS_FF_Q_DI_L6MUX21_Z_D1_L6MUX21_Z_D1": {
          "hide_name": 0,
          "bits": [ 1197 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:157.62-157.64"
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__words_stored_in_ram_TRELLIS_FF_Q_DI_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 1200 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:157.46-157.48"
          }
        },
        "tb.fifo_test.interface_fifo.fifo_control__words_stored_in_ram_TRELLIS_FF_Q_DI_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 1201 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:157.42-157.44"
          }
        },
        "tb.fifo_test.interface_fifo.fifo_controller_fsm_state": {
          "hide_name": 0,
          "bits": [ 1202, 548, "0" ],
          "attributes": {
            "hdlname": "tb fifo_test interface_fifo fifo_controller_fsm_state",
            "src": "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/interface_fifo.py:296"
          }
        },
        "tb.fifo_test.interface_fifo.fifo_controller_fsm_state_TRELLIS_FF_Q_CE": {
          "hide_name": 0,
          "bits": [ 1203 ],
          "attributes": {
          }
        },
        "tb.fifo_test.interface_fifo.fifo_controller_fsm_state_TRELLIS_FF_Q_DI": {
          "hide_name": 0,
          "bits": [ 1205, 1204 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/interface_fifo.py:296|/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/interface_fifo.py:408|/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/techmap.v:575.21-575.22"
          }
        },
        "tb.fifo_test.interface_fifo.fifo_dst.consume": {
          "hide_name": 0,
          "bits": [ 1222, 1220, 1218, 1216, 1214 ],
          "attributes": {
            "hdlname": "tb fifo_test interface_fifo fifo_dst consume",
            "src": "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:148"
          }
        },
        "tb.fifo_test.interface_fifo.fifo_dst.consume_TRELLIS_FF_Q_DI": {
          "hide_name": 0,
          "bits": [ 1221, 1219, 1217, 1215, 1213 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:91|/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/arith_map.v:34.26-34.27"
          }
        },
        "tb.fifo_test.interface_fifo.fifo_dst.consume_TRELLIS_FF_Q_DI_CCU2C_S0_2_COUT": {
          "hide_name": 0,
          "bits": [ "0", 1222, 1226, 3458, 1223, 3459 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:91|/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/arith_map.v:63.22-63.23",
            "unused_bits": "3 5"
          }
        },
        "tb.fifo_test.interface_fifo.fifo_dst.consume_TRELLIS_FF_Q_DI_CCU2C_S0_COUT": {
          "hide_name": 0,
          "bits": [ 1226, 3460, 1223, 3461, 1224, 3462 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:91|/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/arith_map.v:65.22-65.25",
            "unused_bits": "1 3 4 5"
          }
        },
        "tb.fifo_test.interface_fifo.fifo_dst.consume_TRELLIS_FF_Q_DI_CCU2C_S0_S1": {
          "hide_name": 0,
          "bits": [ 1219, 3463, 1215, 3464, 1225, 3465 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:91|/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/arith_map.v:65.27-65.29",
            "unused_bits": "1 3 4 5"
          }
        },
        "tb.fifo_test.interface_fifo.fifo_dst.level": {
          "hide_name": 0,
          "bits": [ 568, 569, 574, 575, 571, 572 ],
          "attributes": {
            "hdlname": "tb fifo_test interface_fifo fifo_dst level",
            "src": "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:122"
          }
        },
        "tb.fifo_test.interface_fifo.fifo_dst.level_TRELLIS_FF_Q_1_DI": {
          "hide_name": 0,
          "bits": [ 1229 ],
          "attributes": {
          }
        },
        "tb.fifo_test.interface_fifo.fifo_dst.level_TRELLIS_FF_Q_1_DI_L6MUX21_Z_D0": {
          "hide_name": 0,
          "bits": [ 1230 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:141.34-141.36"
          }
        },
        "tb.fifo_test.interface_fifo.fifo_dst.level_TRELLIS_FF_Q_1_DI_L6MUX21_Z_D0_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 1232 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:141.22-141.24"
          }
        },
        "tb.fifo_test.interface_fifo.fifo_dst.level_TRELLIS_FF_Q_1_DI_L6MUX21_Z_D0_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 1233 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:141.18-141.20"
          }
        },
        "tb.fifo_test.interface_fifo.fifo_dst.level_TRELLIS_FF_Q_1_DI_L6MUX21_Z_D1": {
          "hide_name": 0,
          "bits": [ 1231 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:141.38-141.40"
          }
        },
        "tb.fifo_test.interface_fifo.fifo_dst.level_TRELLIS_FF_Q_1_DI_L6MUX21_Z_D1_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 1236 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:141.30-141.32"
          }
        },
        "tb.fifo_test.interface_fifo.fifo_dst.level_TRELLIS_FF_Q_1_DI_L6MUX21_Z_D1_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 1237 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:141.26-141.28"
          }
        },
        "tb.fifo_test.interface_fifo.fifo_dst.level_TRELLIS_FF_Q_2_DI": {
          "hide_name": 0,
          "bits": [ 1241 ],
          "attributes": {
          }
        },
        "tb.fifo_test.interface_fifo.fifo_dst.level_TRELLIS_FF_Q_2_DI_L6MUX21_Z_D0": {
          "hide_name": 0,
          "bits": [ 1242 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:141.34-141.36"
          }
        },
        "tb.fifo_test.interface_fifo.fifo_dst.level_TRELLIS_FF_Q_2_DI_L6MUX21_Z_D0_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 1244 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:141.22-141.24"
          }
        },
        "tb.fifo_test.interface_fifo.fifo_dst.level_TRELLIS_FF_Q_2_DI_L6MUX21_Z_D0_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 1245 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:141.18-141.20"
          }
        },
        "tb.fifo_test.interface_fifo.fifo_dst.level_TRELLIS_FF_Q_2_DI_L6MUX21_Z_D1": {
          "hide_name": 0,
          "bits": [ 1243 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:141.38-141.40"
          }
        },
        "tb.fifo_test.interface_fifo.fifo_dst.level_TRELLIS_FF_Q_2_DI_L6MUX21_Z_D1_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 1247 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:141.30-141.32"
          }
        },
        "tb.fifo_test.interface_fifo.fifo_dst.level_TRELLIS_FF_Q_2_DI_L6MUX21_Z_D1_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 1248 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:141.26-141.28"
          }
        },
        "tb.fifo_test.interface_fifo.fifo_dst.level_TRELLIS_FF_Q_3_DI": {
          "hide_name": 0,
          "bits": [ 1250 ],
          "attributes": {
          }
        },
        "tb.fifo_test.interface_fifo.fifo_dst.level_TRELLIS_FF_Q_3_DI_L6MUX21_Z_D0": {
          "hide_name": 0,
          "bits": [ 1251 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:141.34-141.36"
          }
        },
        "tb.fifo_test.interface_fifo.fifo_dst.level_TRELLIS_FF_Q_3_DI_L6MUX21_Z_D0_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 1253 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:141.22-141.24"
          }
        },
        "tb.fifo_test.interface_fifo.fifo_dst.level_TRELLIS_FF_Q_3_DI_L6MUX21_Z_D0_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 1254 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:141.18-141.20"
          }
        },
        "tb.fifo_test.interface_fifo.fifo_dst.level_TRELLIS_FF_Q_3_DI_L6MUX21_Z_D1": {
          "hide_name": 0,
          "bits": [ 1252 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:141.38-141.40"
          }
        },
        "tb.fifo_test.interface_fifo.fifo_dst.level_TRELLIS_FF_Q_3_DI_L6MUX21_Z_D1_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 1256 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:141.30-141.32"
          }
        },
        "tb.fifo_test.interface_fifo.fifo_dst.level_TRELLIS_FF_Q_3_DI_L6MUX21_Z_D1_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 1257 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:141.26-141.28"
          }
        },
        "tb.fifo_test.interface_fifo.fifo_dst.level_TRELLIS_FF_Q_4_DI": {
          "hide_name": 0,
          "bits": [ 1259 ],
          "attributes": {
          }
        },
        "tb.fifo_test.interface_fifo.fifo_dst.level_TRELLIS_FF_Q_4_DI_L6MUX21_Z_D0": {
          "hide_name": 0,
          "bits": [ 1260 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:141.34-141.36"
          }
        },
        "tb.fifo_test.interface_fifo.fifo_dst.level_TRELLIS_FF_Q_4_DI_L6MUX21_Z_D0_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 1262 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:141.22-141.24"
          }
        },
        "tb.fifo_test.interface_fifo.fifo_dst.level_TRELLIS_FF_Q_4_DI_L6MUX21_Z_D0_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 1263 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:141.18-141.20"
          }
        },
        "tb.fifo_test.interface_fifo.fifo_dst.level_TRELLIS_FF_Q_4_DI_L6MUX21_Z_D1": {
          "hide_name": 0,
          "bits": [ 1261 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:141.38-141.40"
          }
        },
        "tb.fifo_test.interface_fifo.fifo_dst.level_TRELLIS_FF_Q_4_DI_L6MUX21_Z_D1_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 1265 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:141.30-141.32"
          }
        },
        "tb.fifo_test.interface_fifo.fifo_dst.level_TRELLIS_FF_Q_4_DI_L6MUX21_Z_D1_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 1266 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:141.26-141.28"
          }
        },
        "tb.fifo_test.interface_fifo.fifo_dst.level_TRELLIS_FF_Q_5_DI": {
          "hide_name": 0,
          "bits": [ 1268 ],
          "attributes": {
          }
        },
        "tb.fifo_test.interface_fifo.fifo_dst.level_TRELLIS_FF_Q_5_DI_L6MUX21_Z_D0": {
          "hide_name": 0,
          "bits": [ 1269 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:141.34-141.36"
          }
        },
        "tb.fifo_test.interface_fifo.fifo_dst.level_TRELLIS_FF_Q_5_DI_L6MUX21_Z_D0_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 1271 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:141.22-141.24"
          }
        },
        "tb.fifo_test.interface_fifo.fifo_dst.level_TRELLIS_FF_Q_5_DI_L6MUX21_Z_D0_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 1272 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:141.18-141.20"
          }
        },
        "tb.fifo_test.interface_fifo.fifo_dst.level_TRELLIS_FF_Q_5_DI_L6MUX21_Z_D1": {
          "hide_name": 0,
          "bits": [ 1270 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:141.38-141.40"
          }
        },
        "tb.fifo_test.interface_fifo.fifo_dst.level_TRELLIS_FF_Q_5_DI_L6MUX21_Z_D1_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 1274 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:141.30-141.32"
          }
        },
        "tb.fifo_test.interface_fifo.fifo_dst.level_TRELLIS_FF_Q_5_DI_L6MUX21_Z_D1_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 1275 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:141.26-141.28"
          }
        },
        "tb.fifo_test.interface_fifo.fifo_dst.level_TRELLIS_FF_Q_CE": {
          "hide_name": 0,
          "bits": [ 1227 ],
          "attributes": {
          }
        },
        "tb.fifo_test.interface_fifo.fifo_dst.level_TRELLIS_FF_Q_DI": {
          "hide_name": 0,
          "bits": [ 1228 ],
          "attributes": {
          }
        },
        "tb.fifo_test.interface_fifo.fifo_dst.level_TRELLIS_FF_Q_DI_L6MUX21_Z_D0": {
          "hide_name": 0,
          "bits": [ 1277 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:141.34-141.36"
          }
        },
        "tb.fifo_test.interface_fifo.fifo_dst.level_TRELLIS_FF_Q_DI_L6MUX21_Z_D0_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 1279 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:141.22-141.24"
          }
        },
        "tb.fifo_test.interface_fifo.fifo_dst.level_TRELLIS_FF_Q_DI_L6MUX21_Z_D0_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 1280 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:141.18-141.20"
          }
        },
        "tb.fifo_test.interface_fifo.fifo_dst.level_TRELLIS_FF_Q_DI_L6MUX21_Z_D1": {
          "hide_name": 0,
          "bits": [ 1278 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:141.38-141.40"
          }
        },
        "tb.fifo_test.interface_fifo.fifo_dst.level_TRELLIS_FF_Q_DI_L6MUX21_Z_D1_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 1282 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:141.30-141.32"
          }
        },
        "tb.fifo_test.interface_fifo.fifo_dst.level_TRELLIS_FF_Q_DI_L6MUX21_Z_D1_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 1283 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:141.26-141.28"
          }
        },
        "tb.fifo_test.interface_fifo.fifo_dst.produce": {
          "hide_name": 0,
          "bits": [ 1295, 1293, 1291, 1289, 1287 ],
          "attributes": {
            "hdlname": "tb fifo_test interface_fifo fifo_dst produce",
            "src": "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:147"
          }
        },
        "tb.fifo_test.interface_fifo.fifo_dst.produce_TRELLIS_FF_Q_DI": {
          "hide_name": 0,
          "bits": [ 1294, 1292, 1290, 1288, 1286 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:91|/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/arith_map.v:34.26-34.27"
          }
        },
        "tb.fifo_test.interface_fifo.fifo_dst.produce_TRELLIS_FF_Q_DI_CCU2C_S0_2_COUT": {
          "hide_name": 0,
          "bits": [ "0", 1295, 1299, 3466, 1296, 3467 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:91|/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/arith_map.v:63.22-63.23",
            "unused_bits": "3 5"
          }
        },
        "tb.fifo_test.interface_fifo.fifo_dst.produce_TRELLIS_FF_Q_DI_CCU2C_S0_COUT": {
          "hide_name": 0,
          "bits": [ 1299, 3468, 1296, 3469, 1297, 3470 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:91|/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/arith_map.v:65.22-65.25",
            "unused_bits": "1 3 4 5"
          }
        },
        "tb.fifo_test.interface_fifo.fifo_dst.produce_TRELLIS_FF_Q_DI_CCU2C_S0_S1": {
          "hide_name": 0,
          "bits": [ 1292, 3471, 1288, 3472, 1298, 3473 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:91|/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/arith_map.v:65.27-65.29",
            "unused_bits": "1 3 4 5"
          }
        },
        "tb.fifo_test.interface_fifo.fifo_dst.r_data": {
          "hide_name": 0,
          "bits": [ 1359, 1358, 1351, 1350, 1363, 1362, 1361, 1360, 1353, 1352, 1365, 1364, 1357, 1356, 1355, 1354 ],
          "attributes": {
            "hdlname": "tb fifo_test interface_fifo fifo_dst r_data",
            "src": "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:83"
          }
        },
        "tb.fifo_test.interface_fifo.fifo_dst.r_level": {
          "hide_name": 0,
          "bits": [ 568, 569, 574, 575, 571, 572 ],
          "attributes": {
            "hdlname": "tb fifo_test interface_fifo fifo_dst r_level",
            "src": "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:86"
          }
        },
        "tb.fifo_test.interface_fifo.fifo_dst.sdram_clk": {
          "hide_name": 0,
          "bits": [ 82 ],
          "attributes": {
            "hdlname": "tb fifo_test interface_fifo fifo_dst sdram_clk",
            "src": "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amtest/amtest/boards/ulx3s/common/clks.py:58"
          }
        },
        "tb.fifo_test.interface_fifo.fifo_dst.sdram_rst": {
          "hide_name": 0,
          "bits": [ 81 ],
          "attributes": {
            "hdlname": "tb fifo_test interface_fifo fifo_dst sdram_rst",
            "src": "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amtest/amtest/boards/ulx3s/common/clks.py:58"
          }
        },
        "tb.fifo_test.interface_fifo.fifo_dst.storage.0.0.0_DO": {
          "hide_name": 0,
          "bits": [ 1312, 1307, 1214 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "tb.fifo_test.interface_fifo.fifo_dst.storage.0.0.0_DO_1": {
          "hide_name": 0,
          "bits": [ 1311, 1306, 1214 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "tb.fifo_test.interface_fifo.fifo_dst.storage.0.0.0_DO_2": {
          "hide_name": 0,
          "bits": [ 1310, 1305, 1214 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "tb.fifo_test.interface_fifo.fifo_dst.storage.0.0.0_DO_3": {
          "hide_name": 0,
          "bits": [ 1309, 1304, 1214 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "tb.fifo_test.interface_fifo.fifo_dst.storage.0.0.0_WRE": {
          "hide_name": 0,
          "bits": [ 1308 ],
          "attributes": {
          }
        },
        "tb.fifo_test.interface_fifo.fifo_dst.storage.0.1.0_WRE": {
          "hide_name": 0,
          "bits": [ 1313 ],
          "attributes": {
          }
        },
        "tb.fifo_test.interface_fifo.fifo_dst.storage.1.0.0_DO": {
          "hide_name": 0,
          "bits": [ 1325, 1321, 1214 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "tb.fifo_test.interface_fifo.fifo_dst.storage.1.0.0_DO_1": {
          "hide_name": 0,
          "bits": [ 1324, 1320, 1214 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "tb.fifo_test.interface_fifo.fifo_dst.storage.1.0.0_DO_2": {
          "hide_name": 0,
          "bits": [ 1323, 1319, 1214 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "tb.fifo_test.interface_fifo.fifo_dst.storage.1.0.0_DO_3": {
          "hide_name": 0,
          "bits": [ 1322, 1318, 1214 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "tb.fifo_test.interface_fifo.fifo_dst.storage.2.0.0_DO": {
          "hide_name": 0,
          "bits": [ 1337, 1333, 1214 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "tb.fifo_test.interface_fifo.fifo_dst.storage.2.0.0_DO_1": {
          "hide_name": 0,
          "bits": [ 1336, 1332, 1214 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "tb.fifo_test.interface_fifo.fifo_dst.storage.2.0.0_DO_2": {
          "hide_name": 0,
          "bits": [ 1335, 1331, 1214 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "tb.fifo_test.interface_fifo.fifo_dst.storage.2.0.0_DO_3": {
          "hide_name": 0,
          "bits": [ 1334, 1330, 1214 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "tb.fifo_test.interface_fifo.fifo_dst.storage.3.0.0_DO": {
          "hide_name": 0,
          "bits": [ 1349, 1345, 1214 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "tb.fifo_test.interface_fifo.fifo_dst.storage.3.0.0_DO_1": {
          "hide_name": 0,
          "bits": [ 1348, 1344, 1214 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "tb.fifo_test.interface_fifo.fifo_dst.storage.3.0.0_DO_2": {
          "hide_name": 0,
          "bits": [ 1347, 1343, 1214 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "tb.fifo_test.interface_fifo.fifo_dst.storage.3.0.0_DO_3": {
          "hide_name": 0,
          "bits": [ 1342, 1346, 1214 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "tb.fifo_test.interface_fifo.fifo_dst.storage_r_addr": {
          "hide_name": 0,
          "bits": [ 1222, 1220, 1218, 1216, 1214 ],
          "attributes": {
            "hdlname": "tb fifo_test interface_fifo fifo_dst storage_r_addr",
            "src": "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:145"
          }
        },
        "tb.fifo_test.interface_fifo.fifo_dst.storage_r_data": {
          "hide_name": 0,
          "bits": [ 1359, 1358, 1351, 1350, 1363, 1362, 1361, 1360, 1353, 1352, 1365, 1364, 1357, 1356, 1355, 1354 ],
          "attributes": {
            "hdlname": "tb fifo_test interface_fifo fifo_dst storage_r_data",
            "src": "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:145"
          }
        },
        "tb.fifo_test.interface_fifo.fifo_dst.storage_w_addr": {
          "hide_name": 0,
          "bits": [ 1295, 1293, 1291, 1289, 1287 ],
          "attributes": {
            "hdlname": "tb fifo_test interface_fifo fifo_dst storage_w_addr",
            "src": "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:144"
          }
        },
        "tb.fifo_test.interface_fifo.fifo_dst.storage_w_data": {
          "hide_name": 0,
          "bits": [ 1300, 1301, 1302, 1303, 1314, 1315, 1316, 1317, 1326, 1327, 1328, 1329, 1338, 1339, 1340, 1341 ],
          "attributes": {
            "hdlname": "tb fifo_test interface_fifo fifo_dst storage_w_data",
            "src": "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:144"
          }
        },
        "tb.fifo_test.interface_fifo.fifo_dst.storage_w_data_LUT4_Z_10_D": {
          "hide_name": 0,
          "bits": [ 1238, 1370, 1239, 1371 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "tb.fifo_test.interface_fifo.fifo_dst.storage_w_data_LUT4_Z_11_D": {
          "hide_name": 0,
          "bits": [ 1238, 1375, 1239, 1376 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "tb.fifo_test.interface_fifo.fifo_dst.storage_w_data_LUT4_Z_12_D": {
          "hide_name": 0,
          "bits": [ 1238, 1378, 1239, 1379 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "tb.fifo_test.interface_fifo.fifo_dst.storage_w_data_LUT4_Z_13_D": {
          "hide_name": 0,
          "bits": [ 1238, 1381, 1239, 1382 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "tb.fifo_test.interface_fifo.fifo_dst.storage_w_data_LUT4_Z_14_D": {
          "hide_name": 0,
          "bits": [ 1238, 1384, 1239, 1385 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "tb.fifo_test.interface_fifo.fifo_dst.storage_w_data_LUT4_Z_15_D": {
          "hide_name": 0,
          "bits": [ 1238, 1387, 1239, 1388 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "tb.fifo_test.interface_fifo.fifo_dst.storage_w_data_LUT4_Z_1_D": {
          "hide_name": 0,
          "bits": [ 1238, 1368, 1239, 1369 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "tb.fifo_test.interface_fifo.fifo_dst.storage_w_data_LUT4_Z_2_D": {
          "hide_name": 0,
          "bits": [ 1238, 1391, 1239, 1392 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "tb.fifo_test.interface_fifo.fifo_dst.storage_w_data_LUT4_Z_3_D": {
          "hide_name": 0,
          "bits": [ 1238, 1394, 1239, 1395 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "tb.fifo_test.interface_fifo.fifo_dst.storage_w_data_LUT4_Z_4_D": {
          "hide_name": 0,
          "bits": [ 1238, 1397, 1239, 1398 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "tb.fifo_test.interface_fifo.fifo_dst.storage_w_data_LUT4_Z_5_D": {
          "hide_name": 0,
          "bits": [ 1238, 1400, 1239, 1401 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "tb.fifo_test.interface_fifo.fifo_dst.storage_w_data_LUT4_Z_6_D": {
          "hide_name": 0,
          "bits": [ 1238, 1403, 1239, 1404 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "tb.fifo_test.interface_fifo.fifo_dst.storage_w_data_LUT4_Z_7_D": {
          "hide_name": 0,
          "bits": [ 1238, 1406, 1239, 1407 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "tb.fifo_test.interface_fifo.fifo_dst.storage_w_data_LUT4_Z_8_D": {
          "hide_name": 0,
          "bits": [ 1238, 1409, 1239, 1410 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "tb.fifo_test.interface_fifo.fifo_dst.storage_w_data_LUT4_Z_9_D": {
          "hide_name": 0,
          "bits": [ 1238, 1412, 1239, 1413 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "tb.fifo_test.interface_fifo.fifo_dst.storage_w_data_LUT4_Z_D": {
          "hide_name": 0,
          "bits": [ 1238, 1366, 1239, 1367 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "tb.fifo_test.interface_fifo.fifo_dst.storage_w_en": {
          "hide_name": 0,
          "bits": [ 1285 ],
          "attributes": {
            "hdlname": "tb fifo_test interface_fifo fifo_dst storage_w_en",
            "src": "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:144"
          }
        },
        "tb.fifo_test.interface_fifo.fifo_dst.w_data": {
          "hide_name": 0,
          "bits": [ 1300, 1301, 1302, 1303, 1314, 1315, 1316, 1317, 1326, 1327, 1328, 1329, 1338, 1339, 1340, 1341 ],
          "attributes": {
            "hdlname": "tb fifo_test interface_fifo fifo_dst w_data",
            "src": "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:78"
          }
        },
        "tb.fifo_test.interface_fifo.fifo_dst.w_level": {
          "hide_name": 0,
          "bits": [ 568, 569, 574, 575, 571, 572 ],
          "attributes": {
            "hdlname": "tb fifo_test interface_fifo fifo_dst w_level",
            "src": "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:81"
          }
        },
        "tb.fifo_test.interface_fifo.fifo_dst_async.consume_cdc.consume_r_gry": {
          "hide_name": 0,
          "bits": [ 1420, 1418, 1416 ],
          "attributes": {
            "hdlname": "tb fifo_test interface_fifo fifo_dst_async consume_cdc consume_r_gry",
            "src": "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:353"
          }
        },
        "tb.fifo_test.interface_fifo.fifo_dst_async.consume_cdc.consume_w_gry": {
          "hide_name": 0,
          "bits": [ 1424, 1423, 1422 ],
          "attributes": {
            "hdlname": "tb fifo_test interface_fifo fifo_dst_async consume_cdc consume_w_gry",
            "src": "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:354"
          }
        },
        "tb.fifo_test.interface_fifo.fifo_dst_async.consume_cdc.sdram_clk": {
          "hide_name": 0,
          "bits": [ 82 ],
          "attributes": {
            "hdlname": "tb fifo_test interface_fifo fifo_dst_async consume_cdc sdram_clk",
            "src": "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amtest/amtest/boards/ulx3s/common/clks.py:58"
          }
        },
        "tb.fifo_test.interface_fifo.fifo_dst_async.consume_cdc.sdram_rst": {
          "hide_name": 0,
          "bits": [ 81 ],
          "attributes": {
            "hdlname": "tb fifo_test interface_fifo fifo_dst_async consume_cdc sdram_rst",
            "src": "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amtest/amtest/boards/ulx3s/common/clks.py:58"
          }
        },
        "tb.fifo_test.interface_fifo.fifo_dst_async.consume_cdc.stage0": {
          "hide_name": 0,
          "bits": [ 1421, 1419, 1417 ],
          "attributes": {
            "hdlname": "tb fifo_test interface_fifo fifo_dst_async consume_cdc stage0",
            "src": "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/cdc.py:89"
          }
        },
        "tb.fifo_test.interface_fifo.fifo_dst_async.consume_cdc.stage0$next": {
          "hide_name": 0,
          "bits": [ 1420, 1418, 1416 ],
          "attributes": {
            "hdlname": "tb fifo_test interface_fifo fifo_dst_async consume_cdc stage0$next",
            "src": "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/cdc.py:89"
          }
        },
        "tb.fifo_test.interface_fifo.fifo_dst_async.consume_cdc.stage1": {
          "hide_name": 0,
          "bits": [ 1424, 1423, 1422 ],
          "attributes": {
            "hdlname": "tb fifo_test interface_fifo fifo_dst_async consume_cdc stage1",
            "src": "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/cdc.py:89"
          }
        },
        "tb.fifo_test.interface_fifo.fifo_dst_async.consume_cdc.stage1$next": {
          "hide_name": 0,
          "bits": [ 1421, 1419, 1417 ],
          "attributes": {
            "hdlname": "tb fifo_test interface_fifo fifo_dst_async consume_cdc stage1$next",
            "src": "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/cdc.py:89"
          }
        },
        "tb.fifo_test.interface_fifo.fifo_dst_async.consume_cdc_consume_r_gry": {
          "hide_name": 0,
          "bits": [ 1420, 1418, 1416 ],
          "attributes": {
            "hdlname": "tb fifo_test interface_fifo fifo_dst_async consume_cdc_consume_r_gry",
            "src": "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:353"
          }
        },
        "tb.fifo_test.interface_fifo.fifo_dst_async.consume_cdc_consume_r_gry$next": {
          "hide_name": 0,
          "bits": [ 1432, 1441, 1428 ],
          "attributes": {
            "hdlname": "tb fifo_test interface_fifo fifo_dst_async consume_cdc_consume_r_gry$next",
            "src": "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:353"
          }
        },
        "tb.fifo_test.interface_fifo.fifo_dst_async.consume_cdc_consume_r_gry$next_LUT4_Z_B": {
          "hide_name": 0,
          "bits": [ 1442, 1426, 1431, 1416, 1427 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "tb.fifo_test.interface_fifo.fifo_dst_async.consume_cdc_consume_r_gry$next_LUT4_Z_B_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 1433 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:133.22-133.24"
          }
        },
        "tb.fifo_test.interface_fifo.fifo_dst_async.consume_cdc_consume_r_gry$next_LUT4_Z_B_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 1434 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:133.18-133.20"
          }
        },
        "tb.fifo_test.interface_fifo.fifo_dst_async.consume_cdc_consume_r_gry$next_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 1439 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:133.22-133.24"
          }
        },
        "tb.fifo_test.interface_fifo.fifo_dst_async.consume_cdc_consume_r_gry$next_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 1440 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:133.18-133.20"
          }
        },
        "tb.fifo_test.interface_fifo.fifo_dst_async.consume_cdc_consume_w_gry": {
          "hide_name": 0,
          "bits": [ 1424, 1423, 1422 ],
          "attributes": {
            "hdlname": "tb fifo_test interface_fifo fifo_dst_async consume_cdc_consume_w_gry",
            "src": "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:354"
          }
        },
        "tb.fifo_test.interface_fifo.fifo_dst_async.consume_dec.i": {
          "hide_name": 0,
          "bits": [ 1424, 1423, 1422 ],
          "attributes": {
            "hdlname": "tb fifo_test interface_fifo fifo_dst_async consume_dec i",
            "src": "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:176"
          }
        },
        "tb.fifo_test.interface_fifo.fifo_dst_async.consume_dec.o": {
          "hide_name": 0,
          "bits": [ "x", "x", 1422 ],
          "attributes": {
            "hdlname": "tb fifo_test interface_fifo fifo_dst_async consume_dec o",
            "src": "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:177"
          }
        },
        "tb.fifo_test.interface_fifo.fifo_dst_async.consume_dec_i": {
          "hide_name": 0,
          "bits": [ 1424, 1423, 1422 ],
          "attributes": {
            "hdlname": "tb fifo_test interface_fifo fifo_dst_async consume_dec_i",
            "src": "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:176"
          }
        },
        "tb.fifo_test.interface_fifo.fifo_dst_async.consume_dec_o": {
          "hide_name": 0,
          "bits": [ "x", "x", 1422 ],
          "attributes": {
            "hdlname": "tb fifo_test interface_fifo fifo_dst_async consume_dec_o",
            "src": "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:177"
          }
        },
        "tb.fifo_test.interface_fifo.fifo_dst_async.consume_enc.i": {
          "hide_name": 0,
          "bits": [ 1430, 1431, 3474 ],
          "attributes": {
            "hdlname": "tb fifo_test interface_fifo fifo_dst_async consume_enc i",
            "src": "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:149",
            "unused_bits": "2"
          }
        },
        "tb.fifo_test.interface_fifo.fifo_dst_async.consume_enc.i_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 1443 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:133.22-133.24"
          }
        },
        "tb.fifo_test.interface_fifo.fifo_dst_async.consume_enc.i_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 1444 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:133.18-133.20"
          }
        },
        "tb.fifo_test.interface_fifo.fifo_dst_async.consume_enc.o": {
          "hide_name": 0,
          "bits": [ 3475, 3476, 3474 ],
          "attributes": {
            "hdlname": "tb fifo_test interface_fifo fifo_dst_async consume_enc o",
            "src": "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:150",
            "unused_bits": "0 1 2"
          }
        },
        "tb.fifo_test.interface_fifo.fifo_dst_async.consume_enc_i": {
          "hide_name": 0,
          "bits": [ 1430, 1431, 3474 ],
          "attributes": {
            "hdlname": "tb fifo_test interface_fifo fifo_dst_async consume_enc_i",
            "src": "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:149",
            "unused_bits": "2"
          }
        },
        "tb.fifo_test.interface_fifo.fifo_dst_async.consume_enc_o": {
          "hide_name": 0,
          "bits": [ 3475, 3476, 3474 ],
          "attributes": {
            "hdlname": "tb fifo_test interface_fifo fifo_dst_async consume_enc_o",
            "src": "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:150",
            "unused_bits": "0 1 2"
          }
        },
        "tb.fifo_test.interface_fifo.fifo_dst_async.consume_r_bin": {
          "hide_name": 0,
          "bits": [ 1438, 1435, 1416 ],
          "attributes": {
            "hdlname": "tb fifo_test interface_fifo fifo_dst_async consume_r_bin",
            "src": "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:339"
          }
        },
        "tb.fifo_test.interface_fifo.fifo_dst_async.consume_r_bin$next": {
          "hide_name": 0,
          "bits": [ 1448, 1445, 1428 ],
          "attributes": {
            "hdlname": "tb fifo_test interface_fifo fifo_dst_async consume_r_bin$next",
            "src": "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:339"
          }
        },
        "tb.fifo_test.interface_fifo.fifo_dst_async.consume_r_bin$next_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 1446 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:133.22-133.24"
          }
        },
        "tb.fifo_test.interface_fifo.fifo_dst_async.consume_r_bin$next_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 1447 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:133.18-133.20"
          }
        },
        "tb.fifo_test.interface_fifo.fifo_dst_async.consume_r_nxt": {
          "hide_name": 0,
          "bits": [ 1430, 1431, 3474 ],
          "attributes": {
            "hdlname": "tb fifo_test interface_fifo fifo_dst_async consume_r_nxt",
            "src": "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:340",
            "unused_bits": "2"
          }
        },
        "tb.fifo_test.interface_fifo.fifo_dst_async.produce_cdc.produce_r_gry": {
          "hide_name": 0,
          "bits": [ 1429, 1442, 1425 ],
          "attributes": {
            "hdlname": "tb fifo_test interface_fifo fifo_dst_async produce_cdc produce_r_gry",
            "src": "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:345"
          }
        },
        "tb.fifo_test.interface_fifo.fifo_dst_async.produce_cdc.produce_w_gry": {
          "hide_name": 0,
          "bits": [ 1453, 1451, 1449 ],
          "attributes": {
            "hdlname": "tb fifo_test interface_fifo fifo_dst_async produce_cdc produce_w_gry",
            "src": "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:344"
          }
        },
        "tb.fifo_test.interface_fifo.fifo_dst_async.produce_cdc.sdram_clk": {
          "hide_name": 0,
          "bits": [ 82 ],
          "attributes": {
            "hdlname": "tb fifo_test interface_fifo fifo_dst_async produce_cdc sdram_clk",
            "src": "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amtest/amtest/boards/ulx3s/common/clks.py:58"
          }
        },
        "tb.fifo_test.interface_fifo.fifo_dst_async.produce_cdc.sdram_rst": {
          "hide_name": 0,
          "bits": [ 81 ],
          "attributes": {
            "hdlname": "tb fifo_test interface_fifo fifo_dst_async produce_cdc sdram_rst",
            "src": "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amtest/amtest/boards/ulx3s/common/clks.py:58"
          }
        },
        "tb.fifo_test.interface_fifo.fifo_dst_async.produce_cdc.stage0": {
          "hide_name": 0,
          "bits": [ 1454, 1452, 1450 ],
          "attributes": {
            "hdlname": "tb fifo_test interface_fifo fifo_dst_async produce_cdc stage0",
            "src": "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/cdc.py:89"
          }
        },
        "tb.fifo_test.interface_fifo.fifo_dst_async.produce_cdc.stage0$next": {
          "hide_name": 0,
          "bits": [ 1453, 1451, 1449 ],
          "attributes": {
            "hdlname": "tb fifo_test interface_fifo fifo_dst_async produce_cdc stage0$next",
            "src": "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/cdc.py:89"
          }
        },
        "tb.fifo_test.interface_fifo.fifo_dst_async.produce_cdc.stage1": {
          "hide_name": 0,
          "bits": [ 1429, 1442, 1425 ],
          "attributes": {
            "hdlname": "tb fifo_test interface_fifo fifo_dst_async produce_cdc stage1",
            "src": "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/cdc.py:89"
          }
        },
        "tb.fifo_test.interface_fifo.fifo_dst_async.produce_cdc.stage1$next": {
          "hide_name": 0,
          "bits": [ 1454, 1452, 1450 ],
          "attributes": {
            "hdlname": "tb fifo_test interface_fifo fifo_dst_async produce_cdc stage1$next",
            "src": "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/cdc.py:89"
          }
        },
        "tb.fifo_test.interface_fifo.fifo_dst_async.produce_cdc_produce_r_gry": {
          "hide_name": 0,
          "bits": [ 1429, 1442, 1425 ],
          "attributes": {
            "hdlname": "tb fifo_test interface_fifo fifo_dst_async produce_cdc_produce_r_gry",
            "src": "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:345"
          }
        },
        "tb.fifo_test.interface_fifo.fifo_dst_async.produce_cdc_produce_w_gry": {
          "hide_name": 0,
          "bits": [ 1453, 1451, 1449 ],
          "attributes": {
            "hdlname": "tb fifo_test interface_fifo fifo_dst_async produce_cdc_produce_w_gry",
            "src": "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:344"
          }
        },
        "tb.fifo_test.interface_fifo.fifo_dst_async.produce_dec.i": {
          "hide_name": 0,
          "bits": [ 1429, 1442, 1425 ],
          "attributes": {
            "hdlname": "tb fifo_test interface_fifo fifo_dst_async produce_dec i",
            "src": "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:176"
          }
        },
        "tb.fifo_test.interface_fifo.fifo_dst_async.produce_dec.o": {
          "hide_name": 0,
          "bits": [ "x", "x", 1425 ],
          "attributes": {
            "hdlname": "tb fifo_test interface_fifo fifo_dst_async produce_dec o",
            "src": "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:177"
          }
        },
        "tb.fifo_test.interface_fifo.fifo_dst_async.produce_dec_i": {
          "hide_name": 0,
          "bits": [ 1429, 1442, 1425 ],
          "attributes": {
            "hdlname": "tb fifo_test interface_fifo fifo_dst_async produce_dec_i",
            "src": "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:176"
          }
        },
        "tb.fifo_test.interface_fifo.fifo_dst_async.produce_dec_o": {
          "hide_name": 0,
          "bits": [ "x", "x", 1425 ],
          "attributes": {
            "hdlname": "tb fifo_test interface_fifo fifo_dst_async produce_dec_o",
            "src": "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:177"
          }
        },
        "tb.fifo_test.interface_fifo.fifo_dst_async.produce_enc.i": {
          "hide_name": 0,
          "bits": [ 1461, 1460, 1455 ],
          "attributes": {
            "hdlname": "tb fifo_test interface_fifo fifo_dst_async produce_enc i",
            "src": "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:149"
          }
        },
        "tb.fifo_test.interface_fifo.fifo_dst_async.produce_enc.o": {
          "hide_name": 0,
          "bits": [ 1457, 1456, 1455 ],
          "attributes": {
            "hdlname": "tb fifo_test interface_fifo fifo_dst_async produce_enc o",
            "src": "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:150"
          }
        },
        "tb.fifo_test.interface_fifo.fifo_dst_async.produce_enc_i": {
          "hide_name": 0,
          "bits": [ 1461, 1460, 1455 ],
          "attributes": {
            "hdlname": "tb fifo_test interface_fifo fifo_dst_async produce_enc_i",
            "src": "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:149"
          }
        },
        "tb.fifo_test.interface_fifo.fifo_dst_async.produce_enc_o": {
          "hide_name": 0,
          "bits": [ 1457, 1456, 1455 ],
          "attributes": {
            "hdlname": "tb fifo_test interface_fifo fifo_dst_async produce_enc_o",
            "src": "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:150"
          }
        },
        "tb.fifo_test.interface_fifo.fifo_dst_async.produce_r_bin": {
          "hide_name": 0,
          "bits": [ "x", "x", 1425 ],
          "attributes": {
            "hdlname": "tb fifo_test interface_fifo fifo_dst_async produce_r_bin",
            "src": "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:368"
          }
        },
        "tb.fifo_test.interface_fifo.fifo_dst_async.produce_w_bin": {
          "hide_name": 0,
          "bits": [ 1458, 1459, 1449 ],
          "attributes": {
            "hdlname": "tb fifo_test interface_fifo fifo_dst_async produce_w_bin",
            "src": "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:333"
          }
        },
        "tb.fifo_test.interface_fifo.fifo_dst_async.produce_w_nxt": {
          "hide_name": 0,
          "bits": [ 1461, 1460, 1455 ],
          "attributes": {
            "hdlname": "tb fifo_test interface_fifo fifo_dst_async produce_w_nxt",
            "src": "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:334"
          }
        },
        "tb.fifo_test.interface_fifo.fifo_dst_async.r_data": {
          "hide_name": 0,
          "bits": [ 1487, 1486, 1485, 1484, 1483, 1482, 1495, 1494, 1493, 1492, 1491, 1490, 1489, 1488, 1481, 1480 ],
          "attributes": {
            "hdlname": "tb fifo_test interface_fifo fifo_dst_async r_data",
            "src": "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:83"
          }
        },
        "tb.fifo_test.interface_fifo.fifo_dst_async.rst_cdc.async_ff_clk": {
          "hide_name": 0,
          "bits": [ 82 ],
          "attributes": {
            "hdlname": "tb fifo_test interface_fifo fifo_dst_async rst_cdc async_ff_clk",
            "src": "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/cdc.py:163"
          }
        },
        "tb.fifo_test.interface_fifo.fifo_dst_async.rst_cdc.async_ff_rst": {
          "hide_name": 0,
          "bits": [ 81 ],
          "attributes": {
            "hdlname": "tb fifo_test interface_fifo fifo_dst_async rst_cdc async_ff_rst",
            "src": "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/cdc.py:163"
          }
        },
        "tb.fifo_test.interface_fifo.fifo_dst_async.rst_cdc.r_rst": {
          "hide_name": 0,
          "bits": [ 1427 ],
          "attributes": {
            "hdlname": "tb fifo_test interface_fifo fifo_dst_async rst_cdc r_rst",
            "src": "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:415"
          }
        },
        "tb.fifo_test.interface_fifo.fifo_dst_async.rst_cdc.sdram_clk": {
          "hide_name": 0,
          "bits": [ 82 ],
          "attributes": {
            "hdlname": "tb fifo_test interface_fifo fifo_dst_async rst_cdc sdram_clk",
            "src": "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amtest/amtest/boards/ulx3s/common/clks.py:58"
          }
        },
        "tb.fifo_test.interface_fifo.fifo_dst_async.rst_cdc.sdram_rst": {
          "hide_name": 0,
          "bits": [ 81 ],
          "attributes": {
            "hdlname": "tb fifo_test interface_fifo fifo_dst_async rst_cdc sdram_rst",
            "src": "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amtest/amtest/boards/ulx3s/common/clks.py:58"
          }
        },
        "tb.fifo_test.interface_fifo.fifo_dst_async.rst_cdc.stage0": {
          "hide_name": 0,
          "bits": [ 1462 ],
          "attributes": {
            "hdlname": "tb fifo_test interface_fifo fifo_dst_async rst_cdc stage0",
            "src": "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/cdc.py:164"
          }
        },
        "tb.fifo_test.interface_fifo.fifo_dst_async.rst_cdc.stage0$next": {
          "hide_name": 0,
          "bits": [ 81 ],
          "attributes": {
            "hdlname": "tb fifo_test interface_fifo fifo_dst_async rst_cdc stage0$next",
            "src": "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/cdc.py:164"
          }
        },
        "tb.fifo_test.interface_fifo.fifo_dst_async.rst_cdc.stage1": {
          "hide_name": 0,
          "bits": [ 1427 ],
          "attributes": {
            "hdlname": "tb fifo_test interface_fifo fifo_dst_async rst_cdc stage1",
            "src": "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/cdc.py:164"
          }
        },
        "tb.fifo_test.interface_fifo.fifo_dst_async.rst_cdc.stage1$next": {
          "hide_name": 0,
          "bits": [ 1463 ],
          "attributes": {
            "hdlname": "tb fifo_test interface_fifo fifo_dst_async rst_cdc stage1$next",
            "src": "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/cdc.py:164"
          }
        },
        "tb.fifo_test.interface_fifo.fifo_dst_async.rst_cdc_r_rst": {
          "hide_name": 0,
          "bits": [ 1427 ],
          "attributes": {
            "hdlname": "tb fifo_test interface_fifo fifo_dst_async rst_cdc_r_rst",
            "src": "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:415"
          }
        },
        "tb.fifo_test.interface_fifo.fifo_dst_async.rst_dec.i": {
          "hide_name": 0,
          "bits": [ 1429, 1442, 1425 ],
          "attributes": {
            "hdlname": "tb fifo_test interface_fifo fifo_dst_async rst_dec i",
            "src": "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:176"
          }
        },
        "tb.fifo_test.interface_fifo.fifo_dst_async.rst_dec.o": {
          "hide_name": 0,
          "bits": [ 3477, 3478, 1425 ],
          "attributes": {
            "hdlname": "tb fifo_test interface_fifo fifo_dst_async rst_dec o",
            "src": "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:177",
            "unused_bits": "0 1"
          }
        },
        "tb.fifo_test.interface_fifo.fifo_dst_async.rst_dec_i": {
          "hide_name": 0,
          "bits": [ 1429, 1442, 1425 ],
          "attributes": {
            "hdlname": "tb fifo_test interface_fifo fifo_dst_async rst_dec_i",
            "src": "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:176"
          }
        },
        "tb.fifo_test.interface_fifo.fifo_dst_async.rst_dec_o": {
          "hide_name": 0,
          "bits": [ 3477, 3478, 1425 ],
          "attributes": {
            "hdlname": "tb fifo_test interface_fifo fifo_dst_async rst_dec_o",
            "src": "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:177",
            "unused_bits": "0 1"
          }
        },
        "tb.fifo_test.interface_fifo.fifo_dst_async.sdram_clk": {
          "hide_name": 0,
          "bits": [ 82 ],
          "attributes": {
            "hdlname": "tb fifo_test interface_fifo fifo_dst_async sdram_clk",
            "src": "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amtest/amtest/boards/ulx3s/common/clks.py:58"
          }
        },
        "tb.fifo_test.interface_fifo.fifo_dst_async.sdram_rst": {
          "hide_name": 0,
          "bits": [ 81 ],
          "attributes": {
            "hdlname": "tb fifo_test interface_fifo fifo_dst_async sdram_rst",
            "src": "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amtest/amtest/boards/ulx3s/common/clks.py:58"
          }
        },
        "tb.fifo_test.interface_fifo.fifo_dst_async.storage.0.0.0_DO": {
          "hide_name": 0,
          "bits": [ 1464, 1465, 1466, 1467, 1468, 1469, 1470, 1471, 1472, 1473, 1474, 1475, 1476, 1477, 1478, 1479 ],
          "attributes": {
          }
        },
        "tb.fifo_test.interface_fifo.fifo_dst_async.storage_r_addr": {
          "hide_name": 0,
          "bits": [ 1430, 1431 ],
          "attributes": {
            "hdlname": "tb fifo_test interface_fifo fifo_dst_async storage_r_addr",
            "src": "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:388"
          }
        },
        "tb.fifo_test.interface_fifo.fifo_dst_async.storage_r_data": {
          "hide_name": 0,
          "bits": [ 1487, 1486, 1485, 1484, 1483, 1482, 1495, 1494, 1493, 1492, 1491, 1490, 1489, 1488, 1481, 1480 ],
          "attributes": {
            "hdlname": "tb fifo_test interface_fifo fifo_dst_async storage_r_data",
            "src": "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:388"
          }
        },
        "tb.fifo_test.interface_fifo.fifo_dst_async.storage_r_en": {
          "hide_name": 0,
          "bits": [ "1" ],
          "attributes": {
            "hdlname": "tb fifo_test interface_fifo fifo_dst_async storage_r_en",
            "src": "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:388"
          }
        },
        "tb.fifo_test.interface_fifo.fifo_dst_async.storage_w_addr": {
          "hide_name": 0,
          "bits": [ 1458, 1459 ],
          "attributes": {
            "hdlname": "tb fifo_test interface_fifo fifo_dst_async storage_w_addr",
            "src": "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:387"
          }
        },
        "tb.fifo_test.interface_fifo.fifo_dst_async.storage_w_data": {
          "hide_name": 0,
          "bits": [ 1359, 1358, 1351, 1350, 1363, 1362, 1361, 1360, 1353, 1352, 1365, 1364, 1357, 1356, 1355, 1354 ],
          "attributes": {
            "hdlname": "tb fifo_test interface_fifo fifo_dst_async storage_w_data",
            "src": "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:387"
          }
        },
        "tb.fifo_test.interface_fifo.fifo_dst_async.storage_w_en": {
          "hide_name": 0,
          "bits": [ 1212 ],
          "attributes": {
            "hdlname": "tb fifo_test interface_fifo fifo_dst_async storage_w_en",
            "src": "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:387"
          }
        },
        "tb.fifo_test.interface_fifo.fifo_dst_async.storage_w_en_LUT4_Z_C": {
          "hide_name": 0,
          "bits": [ 571, 572, 1496 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "tb.fifo_test.interface_fifo.fifo_dst_async.storage_w_en_LUT4_Z_D": {
          "hide_name": 0,
          "bits": [ 571, 572, 1496, 1497 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "tb.fifo_test.interface_fifo.fifo_dst_async.storage_w_en_LUT4_Z_D_LUT4_Z_D": {
          "hide_name": 0,
          "bits": [ 1453, 1424, 1498 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "tb.fifo_test.interface_fifo.fifo_dst_async.w_data": {
          "hide_name": 0,
          "bits": [ 1359, 1358, 1351, 1350, 1363, 1362, 1361, 1360, 1353, 1352, 1365, 1364, 1357, 1356, 1355, 1354 ],
          "attributes": {
            "hdlname": "tb fifo_test interface_fifo fifo_dst_async w_data",
            "src": "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:78"
          }
        },
        "tb.fifo_test.interface_fifo.fifo_dst_async_r_data": {
          "hide_name": 0,
          "bits": [ 1487, 1486, 1485, 1484, 1483, 1482, 1495, 1494, 1493, 1492, 1491, 1490, 1489, 1488, 1481, 1480 ],
          "attributes": {
            "hdlname": "tb fifo_test interface_fifo fifo_dst_async_r_data",
            "src": "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:83"
          }
        },
        "tb.fifo_test.interface_fifo.fifo_dst_async_w_data": {
          "hide_name": 0,
          "bits": [ 1359, 1358, 1351, 1350, 1363, 1362, 1361, 1360, 1353, 1352, 1365, 1364, 1357, 1356, 1355, 1354 ],
          "attributes": {
            "hdlname": "tb fifo_test interface_fifo fifo_dst_async_w_data",
            "src": "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:78"
          }
        },
        "tb.fifo_test.interface_fifo.fifo_dst_r_data": {
          "hide_name": 0,
          "bits": [ 1359, 1358, 1351, 1350, 1363, 1362, 1361, 1360, 1353, 1352, 1365, 1364, 1357, 1356, 1355, 1354 ],
          "attributes": {
            "hdlname": "tb fifo_test interface_fifo fifo_dst_r_data",
            "src": "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:83"
          }
        },
        "tb.fifo_test.interface_fifo.fifo_dst_r_level": {
          "hide_name": 0,
          "bits": [ 568, 569, 574, 575, 571, 572 ],
          "attributes": {
            "hdlname": "tb fifo_test interface_fifo fifo_dst_r_level",
            "src": "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:86"
          }
        },
        "tb.fifo_test.interface_fifo.fifo_dst_w_data": {
          "hide_name": 0,
          "bits": [ 1300, 1301, 1302, 1303, 1314, 1315, 1316, 1317, 1326, 1327, 1328, 1329, 1338, 1339, 1340, 1341 ],
          "attributes": {
            "hdlname": "tb fifo_test interface_fifo fifo_dst_w_data",
            "src": "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:78"
          }
        },
        "tb.fifo_test.interface_fifo.fifo_router_fsm_state": {
          "hide_name": 0,
          "bits": [ 1372 ],
          "attributes": {
            "hdlname": "tb fifo_test interface_fifo fifo_router_fsm_state",
            "src": "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/interface_fifo.py:196"
          }
        },
        "tb.fifo_test.interface_fifo.fifo_router_fsm_state_TRELLIS_FF_Q_DI": {
          "hide_name": 0,
          "bits": [ 1499 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/interface_fifo.py:196|/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/interface_fifo.py:238|/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/techmap.v:575.21-575.22"
          }
        },
        "tb.fifo_test.interface_fifo.fifo_router_fsm_state_TRELLIS_FF_Q_DI_LUT4_Z_B": {
          "hide_name": 0,
          "bits": [ 1373, 1500, 1372, 1238 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "tb.fifo_test.interface_fifo.fifo_router_fsm_state_TRELLIS_FF_Q_DI_LUT4_Z_B_LUT4_Z_D": {
          "hide_name": 0,
          "bits": [ 3479, 1505, 3480, 1502, 3481, 1501 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/interface_fifo.py:242|/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/arith_map.v:38.23-38.25",
            "unused_bits": "0 2 4"
          }
        },
        "tb.fifo_test.interface_fifo.fifo_router_fsm_state_TRELLIS_FF_Q_DI_LUT4_Z_B_LUT4_Z_D_CCU2C_COUT_S0": {
          "hide_name": 0,
          "bits": [ 1508, 1509, 1506, 1507, 1503, 1504 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/interface_fifo.py:242|/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/arith_map.v:34.26-34.27",
            "unused_bits": "0 1 2 3 4 5"
          }
        },
        "tb.fifo_test.interface_fifo.fifo_router_fsm_state_TRELLIS_FF_Q_DI_LUT4_Z_B_LUT4_Z_D_CCU2C_COUT_S0_CCU2C_S0_COUT": {
          "hide_name": 0,
          "bits": [ "1", 3482, 1505, 3480, 1502, 3481 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/interface_fifo.py:242|/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/arith_map.v:63.22-63.23",
            "unused_bits": "1 3 5"
          }
        },
        "tb.fifo_test.interface_fifo.fifo_src.consume": {
          "hide_name": 0,
          "bits": [ 1520, 1518, 1516, 1514, 1512 ],
          "attributes": {
            "hdlname": "tb fifo_test interface_fifo fifo_src consume",
            "src": "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:148"
          }
        },
        "tb.fifo_test.interface_fifo.fifo_src.consume_TRELLIS_FF_Q_CE": {
          "hide_name": 0,
          "bits": [ 1510 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:140"
          }
        },
        "tb.fifo_test.interface_fifo.fifo_src.consume_TRELLIS_FF_Q_DI": {
          "hide_name": 0,
          "bits": [ 1519, 1517, 1515, 1513, 1511 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:91|/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/arith_map.v:34.26-34.27"
          }
        },
        "tb.fifo_test.interface_fifo.fifo_src.consume_TRELLIS_FF_Q_DI_CCU2C_S0_2_COUT": {
          "hide_name": 0,
          "bits": [ "0", 1520, 1525, 3483, 1522, 3484 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:91|/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/arith_map.v:63.22-63.23",
            "unused_bits": "3 5"
          }
        },
        "tb.fifo_test.interface_fifo.fifo_src.consume_TRELLIS_FF_Q_DI_CCU2C_S0_COUT": {
          "hide_name": 0,
          "bits": [ 1525, 3485, 1522, 3486, 1523, 3487 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:91|/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/arith_map.v:65.22-65.25",
            "unused_bits": "1 3 4 5"
          }
        },
        "tb.fifo_test.interface_fifo.fifo_src.consume_TRELLIS_FF_Q_DI_CCU2C_S0_S1": {
          "hide_name": 0,
          "bits": [ 1517, 3488, 1513, 3489, 1524, 3490 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:91|/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/arith_map.v:65.27-65.29",
            "unused_bits": "1 3 4 5"
          }
        },
        "tb.fifo_test.interface_fifo.fifo_src.level": {
          "hide_name": 0,
          "bits": [ 1571, 1561, 1551, 1541, 1530, 1528 ],
          "attributes": {
            "hdlname": "tb fifo_test interface_fifo fifo_src level",
            "src": "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:122"
          }
        },
        "tb.fifo_test.interface_fifo.fifo_src.level_TRELLIS_FF_Q_1_DI": {
          "hide_name": 0,
          "bits": [ 1529 ],
          "attributes": {
          }
        },
        "tb.fifo_test.interface_fifo.fifo_src.level_TRELLIS_FF_Q_1_DI_L6MUX21_Z_D0": {
          "hide_name": 0,
          "bits": [ 1531 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:141.34-141.36"
          }
        },
        "tb.fifo_test.interface_fifo.fifo_src.level_TRELLIS_FF_Q_1_DI_L6MUX21_Z_D0_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 1534 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:141.22-141.24"
          }
        },
        "tb.fifo_test.interface_fifo.fifo_src.level_TRELLIS_FF_Q_1_DI_L6MUX21_Z_D0_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 1535 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:141.18-141.20"
          }
        },
        "tb.fifo_test.interface_fifo.fifo_src.level_TRELLIS_FF_Q_1_DI_L6MUX21_Z_D1": {
          "hide_name": 0,
          "bits": [ 1532 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:141.38-141.40"
          }
        },
        "tb.fifo_test.interface_fifo.fifo_src.level_TRELLIS_FF_Q_1_DI_L6MUX21_Z_D1_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 1538 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:141.30-141.32"
          }
        },
        "tb.fifo_test.interface_fifo.fifo_src.level_TRELLIS_FF_Q_1_DI_L6MUX21_Z_D1_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 1539 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:141.26-141.28"
          }
        },
        "tb.fifo_test.interface_fifo.fifo_src.level_TRELLIS_FF_Q_2_DI": {
          "hide_name": 0,
          "bits": [ 1540 ],
          "attributes": {
          }
        },
        "tb.fifo_test.interface_fifo.fifo_src.level_TRELLIS_FF_Q_2_DI_L6MUX21_Z_D0": {
          "hide_name": 0,
          "bits": [ 1542 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:141.34-141.36"
          }
        },
        "tb.fifo_test.interface_fifo.fifo_src.level_TRELLIS_FF_Q_2_DI_L6MUX21_Z_D0_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 1544 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:141.22-141.24"
          }
        },
        "tb.fifo_test.interface_fifo.fifo_src.level_TRELLIS_FF_Q_2_DI_L6MUX21_Z_D0_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 1545 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:141.18-141.20"
          }
        },
        "tb.fifo_test.interface_fifo.fifo_src.level_TRELLIS_FF_Q_2_DI_L6MUX21_Z_D1": {
          "hide_name": 0,
          "bits": [ 1543 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:141.38-141.40"
          }
        },
        "tb.fifo_test.interface_fifo.fifo_src.level_TRELLIS_FF_Q_2_DI_L6MUX21_Z_D1_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 1548 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:141.30-141.32"
          }
        },
        "tb.fifo_test.interface_fifo.fifo_src.level_TRELLIS_FF_Q_2_DI_L6MUX21_Z_D1_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 1549 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:141.26-141.28"
          }
        },
        "tb.fifo_test.interface_fifo.fifo_src.level_TRELLIS_FF_Q_3_DI": {
          "hide_name": 0,
          "bits": [ 1550 ],
          "attributes": {
          }
        },
        "tb.fifo_test.interface_fifo.fifo_src.level_TRELLIS_FF_Q_3_DI_L6MUX21_Z_D0": {
          "hide_name": 0,
          "bits": [ 1552 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:141.34-141.36"
          }
        },
        "tb.fifo_test.interface_fifo.fifo_src.level_TRELLIS_FF_Q_3_DI_L6MUX21_Z_D0_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 1554 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:141.22-141.24"
          }
        },
        "tb.fifo_test.interface_fifo.fifo_src.level_TRELLIS_FF_Q_3_DI_L6MUX21_Z_D0_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 1555 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:141.18-141.20"
          }
        },
        "tb.fifo_test.interface_fifo.fifo_src.level_TRELLIS_FF_Q_3_DI_L6MUX21_Z_D1": {
          "hide_name": 0,
          "bits": [ 1553 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:141.38-141.40"
          }
        },
        "tb.fifo_test.interface_fifo.fifo_src.level_TRELLIS_FF_Q_3_DI_L6MUX21_Z_D1_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 1558 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:141.30-141.32"
          }
        },
        "tb.fifo_test.interface_fifo.fifo_src.level_TRELLIS_FF_Q_3_DI_L6MUX21_Z_D1_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 1559 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:141.26-141.28"
          }
        },
        "tb.fifo_test.interface_fifo.fifo_src.level_TRELLIS_FF_Q_4_DI": {
          "hide_name": 0,
          "bits": [ 1560 ],
          "attributes": {
          }
        },
        "tb.fifo_test.interface_fifo.fifo_src.level_TRELLIS_FF_Q_4_DI_L6MUX21_Z_D0": {
          "hide_name": 0,
          "bits": [ 1562 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:141.34-141.36"
          }
        },
        "tb.fifo_test.interface_fifo.fifo_src.level_TRELLIS_FF_Q_4_DI_L6MUX21_Z_D0_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 1564 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:141.22-141.24"
          }
        },
        "tb.fifo_test.interface_fifo.fifo_src.level_TRELLIS_FF_Q_4_DI_L6MUX21_Z_D0_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 1565 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:141.18-141.20"
          }
        },
        "tb.fifo_test.interface_fifo.fifo_src.level_TRELLIS_FF_Q_4_DI_L6MUX21_Z_D1": {
          "hide_name": 0,
          "bits": [ 1563 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:141.38-141.40"
          }
        },
        "tb.fifo_test.interface_fifo.fifo_src.level_TRELLIS_FF_Q_4_DI_L6MUX21_Z_D1_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 1568 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:141.30-141.32"
          }
        },
        "tb.fifo_test.interface_fifo.fifo_src.level_TRELLIS_FF_Q_4_DI_L6MUX21_Z_D1_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 1569 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:141.26-141.28"
          }
        },
        "tb.fifo_test.interface_fifo.fifo_src.level_TRELLIS_FF_Q_5_DI": {
          "hide_name": 0,
          "bits": [ 1570 ],
          "attributes": {
          }
        },
        "tb.fifo_test.interface_fifo.fifo_src.level_TRELLIS_FF_Q_5_DI_L6MUX21_Z_D0": {
          "hide_name": 0,
          "bits": [ 1572 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:141.34-141.36"
          }
        },
        "tb.fifo_test.interface_fifo.fifo_src.level_TRELLIS_FF_Q_5_DI_L6MUX21_Z_D0_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 1574 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:141.22-141.24"
          }
        },
        "tb.fifo_test.interface_fifo.fifo_src.level_TRELLIS_FF_Q_5_DI_L6MUX21_Z_D0_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 1575 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:141.18-141.20"
          }
        },
        "tb.fifo_test.interface_fifo.fifo_src.level_TRELLIS_FF_Q_5_DI_L6MUX21_Z_D1": {
          "hide_name": 0,
          "bits": [ 1573 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:141.38-141.40"
          }
        },
        "tb.fifo_test.interface_fifo.fifo_src.level_TRELLIS_FF_Q_5_DI_L6MUX21_Z_D1_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 1578 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:141.30-141.32"
          }
        },
        "tb.fifo_test.interface_fifo.fifo_src.level_TRELLIS_FF_Q_5_DI_L6MUX21_Z_D1_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 1579 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:141.26-141.28"
          }
        },
        "tb.fifo_test.interface_fifo.fifo_src.level_TRELLIS_FF_Q_CE": {
          "hide_name": 0,
          "bits": [ 1526 ],
          "attributes": {
          }
        },
        "tb.fifo_test.interface_fifo.fifo_src.level_TRELLIS_FF_Q_DI": {
          "hide_name": 0,
          "bits": [ 1527 ],
          "attributes": {
          }
        },
        "tb.fifo_test.interface_fifo.fifo_src.level_TRELLIS_FF_Q_DI_L6MUX21_Z_D0": {
          "hide_name": 0,
          "bits": [ 1580 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:141.34-141.36"
          }
        },
        "tb.fifo_test.interface_fifo.fifo_src.level_TRELLIS_FF_Q_DI_L6MUX21_Z_D0_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 1582 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:141.22-141.24"
          }
        },
        "tb.fifo_test.interface_fifo.fifo_src.level_TRELLIS_FF_Q_DI_L6MUX21_Z_D0_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 1583 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:141.18-141.20"
          }
        },
        "tb.fifo_test.interface_fifo.fifo_src.level_TRELLIS_FF_Q_DI_L6MUX21_Z_D1": {
          "hide_name": 0,
          "bits": [ 1581 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:141.38-141.40"
          }
        },
        "tb.fifo_test.interface_fifo.fifo_src.level_TRELLIS_FF_Q_DI_L6MUX21_Z_D1_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 1586 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:141.30-141.32"
          }
        },
        "tb.fifo_test.interface_fifo.fifo_src.level_TRELLIS_FF_Q_DI_L6MUX21_Z_D1_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 1587 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:141.26-141.28"
          }
        },
        "tb.fifo_test.interface_fifo.fifo_src.produce": {
          "hide_name": 0,
          "bits": [ 1597, 1595, 1593, 1591, 1589 ],
          "attributes": {
            "hdlname": "tb fifo_test interface_fifo fifo_src produce",
            "src": "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:147"
          }
        },
        "tb.fifo_test.interface_fifo.fifo_src.produce_TRELLIS_FF_Q_DI": {
          "hide_name": 0,
          "bits": [ 1596, 1594, 1592, 1590, 1588 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:91|/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/arith_map.v:34.26-34.27"
          }
        },
        "tb.fifo_test.interface_fifo.fifo_src.produce_TRELLIS_FF_Q_DI_CCU2C_S0_2_COUT": {
          "hide_name": 0,
          "bits": [ "0", 1597, 1601, 3491, 1598, 3492 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:91|/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/arith_map.v:63.22-63.23",
            "unused_bits": "3 5"
          }
        },
        "tb.fifo_test.interface_fifo.fifo_src.produce_TRELLIS_FF_Q_DI_CCU2C_S0_COUT": {
          "hide_name": 0,
          "bits": [ 1601, 3493, 1598, 3494, 1599, 3495 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:91|/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/arith_map.v:65.22-65.25",
            "unused_bits": "1 3 4 5"
          }
        },
        "tb.fifo_test.interface_fifo.fifo_src.produce_TRELLIS_FF_Q_DI_CCU2C_S0_S1": {
          "hide_name": 0,
          "bits": [ 1594, 3496, 1590, 3497, 1600, 3498 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:91|/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/arith_map.v:65.27-65.29",
            "unused_bits": "1 3 4 5"
          }
        },
        "tb.fifo_test.interface_fifo.fifo_src.r_data": {
          "hide_name": 0,
          "bits": [ 1387, 1384, 1381, 1378, 1375, 1370, 1412, 1409, 1406, 1403, 1400, 1397, 1394, 1391, 1368, 1366 ],
          "attributes": {
            "hdlname": "tb fifo_test interface_fifo fifo_src r_data",
            "src": "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:83"
          }
        },
        "tb.fifo_test.interface_fifo.fifo_src.r_level": {
          "hide_name": 0,
          "bits": [ 1571, 1561, 1551, 1541, 1530, 1528 ],
          "attributes": {
            "hdlname": "tb fifo_test interface_fifo fifo_src r_level",
            "src": "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:86"
          }
        },
        "tb.fifo_test.interface_fifo.fifo_src.sdram_clk": {
          "hide_name": 0,
          "bits": [ 82 ],
          "attributes": {
            "hdlname": "tb fifo_test interface_fifo fifo_src sdram_clk",
            "src": "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amtest/amtest/boards/ulx3s/common/clks.py:58"
          }
        },
        "tb.fifo_test.interface_fifo.fifo_src.sdram_rst": {
          "hide_name": 0,
          "bits": [ 81 ],
          "attributes": {
            "hdlname": "tb fifo_test interface_fifo fifo_src sdram_rst",
            "src": "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amtest/amtest/boards/ulx3s/common/clks.py:58"
          }
        },
        "tb.fifo_test.interface_fifo.fifo_src.storage.0.0.0_DO": {
          "hide_name": 0,
          "bits": [ 1614, 1609, 1512 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "tb.fifo_test.interface_fifo.fifo_src.storage.0.0.0_DO_1": {
          "hide_name": 0,
          "bits": [ 1613, 1608, 1512 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "tb.fifo_test.interface_fifo.fifo_src.storage.0.0.0_DO_2": {
          "hide_name": 0,
          "bits": [ 1612, 1607, 1512 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "tb.fifo_test.interface_fifo.fifo_src.storage.0.0.0_DO_3": {
          "hide_name": 0,
          "bits": [ 1606, 1611, 1512 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "tb.fifo_test.interface_fifo.fifo_src.storage.0.0.0_WRE": {
          "hide_name": 0,
          "bits": [ 1610 ],
          "attributes": {
          }
        },
        "tb.fifo_test.interface_fifo.fifo_src.storage.0.1.0_WRE": {
          "hide_name": 0,
          "bits": [ 1615 ],
          "attributes": {
          }
        },
        "tb.fifo_test.interface_fifo.fifo_src.storage.1.0.0_DO": {
          "hide_name": 0,
          "bits": [ 1627, 1623, 1512 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "tb.fifo_test.interface_fifo.fifo_src.storage.1.0.0_DO_1": {
          "hide_name": 0,
          "bits": [ 1626, 1622, 1512 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "tb.fifo_test.interface_fifo.fifo_src.storage.1.0.0_DO_2": {
          "hide_name": 0,
          "bits": [ 1625, 1621, 1512 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "tb.fifo_test.interface_fifo.fifo_src.storage.1.0.0_DO_3": {
          "hide_name": 0,
          "bits": [ 1624, 1620, 1512 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "tb.fifo_test.interface_fifo.fifo_src.storage.2.0.0_DO": {
          "hide_name": 0,
          "bits": [ 1639, 1635, 1512 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "tb.fifo_test.interface_fifo.fifo_src.storage.2.0.0_DO_1": {
          "hide_name": 0,
          "bits": [ 1638, 1634, 1512 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "tb.fifo_test.interface_fifo.fifo_src.storage.2.0.0_DO_2": {
          "hide_name": 0,
          "bits": [ 1637, 1633, 1512 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "tb.fifo_test.interface_fifo.fifo_src.storage.2.0.0_DO_3": {
          "hide_name": 0,
          "bits": [ 1636, 1632, 1512 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "tb.fifo_test.interface_fifo.fifo_src.storage.3.0.0_DO": {
          "hide_name": 0,
          "bits": [ 1651, 1647, 1512 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "tb.fifo_test.interface_fifo.fifo_src.storage.3.0.0_DO_1": {
          "hide_name": 0,
          "bits": [ 1650, 1646, 1512 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "tb.fifo_test.interface_fifo.fifo_src.storage.3.0.0_DO_2": {
          "hide_name": 0,
          "bits": [ 1649, 1645, 1512 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "tb.fifo_test.interface_fifo.fifo_src.storage.3.0.0_DO_3": {
          "hide_name": 0,
          "bits": [ 1648, 1644, 1512 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "tb.fifo_test.interface_fifo.fifo_src.storage_r_addr": {
          "hide_name": 0,
          "bits": [ 1520, 1518, 1516, 1514, 1512 ],
          "attributes": {
            "hdlname": "tb fifo_test interface_fifo fifo_src storage_r_addr",
            "src": "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:145"
          }
        },
        "tb.fifo_test.interface_fifo.fifo_src.storage_r_data": {
          "hide_name": 0,
          "bits": [ 1387, 1384, 1381, 1378, 1375, 1370, 1412, 1409, 1406, 1403, 1400, 1397, 1394, 1391, 1368, 1366 ],
          "attributes": {
            "hdlname": "tb fifo_test interface_fifo fifo_src storage_r_data",
            "src": "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:145"
          }
        },
        "tb.fifo_test.interface_fifo.fifo_src.storage_w_addr": {
          "hide_name": 0,
          "bits": [ 1597, 1595, 1593, 1591, 1589 ],
          "attributes": {
            "hdlname": "tb fifo_test interface_fifo fifo_src storage_w_addr",
            "src": "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:144"
          }
        },
        "tb.fifo_test.interface_fifo.fifo_src.storage_w_data": {
          "hide_name": 0,
          "bits": [ 1602, 1603, 1604, 1605, 1616, 1617, 1618, 1619, 1628, 1629, 1630, 1631, 1640, 1641, 1642, 1643 ],
          "attributes": {
            "hdlname": "tb fifo_test interface_fifo fifo_src storage_w_data",
            "src": "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:144"
          }
        },
        "tb.fifo_test.interface_fifo.fifo_src.storage_w_en": {
          "hide_name": 0,
          "bits": [ 1533 ],
          "attributes": {
            "hdlname": "tb fifo_test interface_fifo fifo_src storage_w_en",
            "src": "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:144"
          }
        },
        "tb.fifo_test.interface_fifo.fifo_src.storage_w_en_LUT4_Z_A": {
          "hide_name": 0,
          "bits": [ 1652, 1528, 1372 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "tb.fifo_test.interface_fifo.fifo_src.storage_w_en_LUT4_Z_A_LUT4_B_Z": {
          "hide_name": 0,
          "bits": [ 1238, 1239, 1576, 1577, 1521, 1533 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "tb.fifo_test.interface_fifo.fifo_src.storage_w_en_LUT4_Z_A_LUT4_B_Z_CCU2C_S0_1_COUT": {
          "hide_name": 0,
          "bits": [ "0", 1571, 1655, 3499, 1656, 3500 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:168|/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/arith_map.v:63.22-63.23",
            "unused_bits": "3 5"
          }
        },
        "tb.fifo_test.interface_fifo.fifo_src.storage_w_en_LUT4_Z_A_LUT4_B_Z_CCU2C_S0_1_COUT_CCU2C_CIN_COUT": {
          "hide_name": 0,
          "bits": [ 1571, 1655, 3499, 1656, 3500, 1657 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:168|/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/arith_map.v:38.23-38.25",
            "unused_bits": "2 4 5"
          }
        },
        "tb.fifo_test.interface_fifo.fifo_src.storage_w_en_LUT4_Z_A_LUT4_B_Z_CCU2C_S0_COUT": {
          "hide_name": 0,
          "bits": [ "1", 1571, 1654, 3501, 1658, 3502 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:170|/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/arith_map.v:63.22-63.23",
            "unused_bits": "3 5"
          }
        },
        "tb.fifo_test.interface_fifo.fifo_src.storage_w_en_LUT4_Z_A_LUT4_B_Z_CCU2C_S0_COUT_CCU2C_CIN_COUT": {
          "hide_name": 0,
          "bits": [ 1571, 1654, 3501, 1658, 3502, 1659 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:170|/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/arith_map.v:38.23-38.25",
            "unused_bits": "2 4 5"
          }
        },
        "tb.fifo_test.interface_fifo.fifo_src.storage_w_en_LUT4_Z_A_LUT4_B_Z_CCU2C_S0_COUT_CCU2C_CIN_S0": {
          "hide_name": 0,
          "bits": [ 1238, 1239, 1536, 1537, 1521, 1533 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "tb.fifo_test.interface_fifo.fifo_src.storage_w_en_LUT4_Z_A_LUT4_B_Z_CCU2C_S0_COUT_CCU2C_CIN_S1": {
          "hide_name": 0,
          "bits": [ 1238, 1239, 1584, 1585, 1521, 1533 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "tb.fifo_test.interface_fifo.fifo_src.storage_w_en_LUT4_Z_A_LUT4_B_Z_CCU2C_S0_COUT_CCU2C_COUT_S0": {
          "hide_name": 0,
          "bits": [ 1238, 1239, 1556, 1557, 1521, 1533 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "tb.fifo_test.interface_fifo.fifo_src.storage_w_en_LUT4_Z_A_LUT4_B_Z_CCU2C_S0_COUT_CCU2C_COUT_S1": {
          "hide_name": 0,
          "bits": [ 1238, 1239, 1546, 1547, 1521, 1533 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "tb.fifo_test.interface_fifo.fifo_src.storage_w_en_LUT4_Z_A_LUT4_B_Z_CCU2C_S0_S1": {
          "hide_name": 0,
          "bits": [ 1238, 1239, 1566, 1567, 1521, 1533 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "tb.fifo_test.interface_fifo.fifo_src.storage_w_en_LUT4_Z_A_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 1660 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:133.22-133.24"
          }
        },
        "tb.fifo_test.interface_fifo.fifo_src.storage_w_en_LUT4_Z_A_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 1661 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:133.18-133.20"
          }
        },
        "tb.fifo_test.interface_fifo.fifo_src.storage_w_en_LUT4_Z_C": {
          "hide_name": 0,
          "bits": [ 1652, 1528, 1653, 1427 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "tb.fifo_test.interface_fifo.fifo_src.storage_w_en_LUT4_Z_C_LUT4_Z_D": {
          "hide_name": 0,
          "bits": [ 1662, 1663, 1664 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "tb.fifo_test.interface_fifo.fifo_src.w_data": {
          "hide_name": 0,
          "bits": [ 1602, 1603, 1604, 1605, 1616, 1617, 1618, 1619, 1628, 1629, 1630, 1631, 1640, 1641, 1642, 1643 ],
          "attributes": {
            "hdlname": "tb fifo_test interface_fifo fifo_src w_data",
            "src": "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:78"
          }
        },
        "tb.fifo_test.interface_fifo.fifo_src.w_level": {
          "hide_name": 0,
          "bits": [ 1571, 1561, 1551, 1541, 1530, 1528 ],
          "attributes": {
            "hdlname": "tb fifo_test interface_fifo fifo_src w_level",
            "src": "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:81"
          }
        },
        "tb.fifo_test.interface_fifo.fifo_src_async.consume_cdc.consume_r_gry": {
          "hide_name": 0,
          "bits": [ 1663, 1666, 1667 ],
          "attributes": {
            "hdlname": "tb fifo_test interface_fifo fifo_src_async consume_cdc consume_r_gry",
            "src": "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:353"
          }
        },
        "tb.fifo_test.interface_fifo.fifo_src_async.consume_cdc.consume_w_gry": {
          "hide_name": 0,
          "bits": [ 1678, 1674, 1675 ],
          "attributes": {
            "hdlname": "tb fifo_test interface_fifo fifo_src_async consume_cdc consume_w_gry",
            "src": "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:354"
          }
        },
        "tb.fifo_test.interface_fifo.fifo_src_async.consume_cdc.sdram_clk": {
          "hide_name": 0,
          "bits": [ 82 ],
          "attributes": {
            "hdlname": "tb fifo_test interface_fifo fifo_src_async consume_cdc sdram_clk",
            "src": "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amtest/amtest/boards/ulx3s/common/clks.py:58"
          }
        },
        "tb.fifo_test.interface_fifo.fifo_src_async.consume_cdc.sdram_rst": {
          "hide_name": 0,
          "bits": [ 81 ],
          "attributes": {
            "hdlname": "tb fifo_test interface_fifo fifo_src_async consume_cdc sdram_rst",
            "src": "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amtest/amtest/boards/ulx3s/common/clks.py:58"
          }
        },
        "tb.fifo_test.interface_fifo.fifo_src_async.consume_cdc.stage0": {
          "hide_name": 0,
          "bits": [ 1671, 1670, 1669 ],
          "attributes": {
            "hdlname": "tb fifo_test interface_fifo fifo_src_async consume_cdc stage0",
            "src": "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/cdc.py:89"
          }
        },
        "tb.fifo_test.interface_fifo.fifo_src_async.consume_cdc.stage0$next": {
          "hide_name": 0,
          "bits": [ 1663, 1666, 1667 ],
          "attributes": {
            "hdlname": "tb fifo_test interface_fifo fifo_src_async consume_cdc stage0$next",
            "src": "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/cdc.py:89"
          }
        },
        "tb.fifo_test.interface_fifo.fifo_src_async.consume_cdc.stage1": {
          "hide_name": 0,
          "bits": [ 1678, 1674, 1675 ],
          "attributes": {
            "hdlname": "tb fifo_test interface_fifo fifo_src_async consume_cdc stage1",
            "src": "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/cdc.py:89"
          }
        },
        "tb.fifo_test.interface_fifo.fifo_src_async.consume_cdc.stage1$next": {
          "hide_name": 0,
          "bits": [ 1671, 1670, 1669 ],
          "attributes": {
            "hdlname": "tb fifo_test interface_fifo fifo_src_async consume_cdc stage1$next",
            "src": "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/cdc.py:89"
          }
        },
        "tb.fifo_test.interface_fifo.fifo_src_async.consume_cdc.stage1_LUT4_C_Z": {
          "hide_name": 0,
          "bits": [ 1677, 1678, 1676 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "tb.fifo_test.interface_fifo.fifo_src_async.consume_cdc_consume_r_gry": {
          "hide_name": 0,
          "bits": [ 1663, 1666, 1667 ],
          "attributes": {
            "hdlname": "tb fifo_test interface_fifo fifo_src_async consume_cdc_consume_r_gry",
            "src": "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:353"
          }
        },
        "tb.fifo_test.interface_fifo.fifo_src_async.consume_cdc_consume_r_gry$next": {
          "hide_name": 0,
          "bits": [ 1698, 1685, 1682 ],
          "attributes": {
            "hdlname": "tb fifo_test interface_fifo fifo_src_async consume_cdc_consume_r_gry$next",
            "src": "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:353"
          }
        },
        "tb.fifo_test.interface_fifo.fifo_src_async.consume_cdc_consume_r_gry$next_L6MUX21_Z_1_D0": {
          "hide_name": 0,
          "bits": [ 1683 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:141.34-141.36"
          }
        },
        "tb.fifo_test.interface_fifo.fifo_src_async.consume_cdc_consume_r_gry$next_L6MUX21_Z_1_D0_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 1686 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:141.22-141.24"
          }
        },
        "tb.fifo_test.interface_fifo.fifo_src_async.consume_cdc_consume_r_gry$next_L6MUX21_Z_1_D0_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 1687 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:141.18-141.20"
          }
        },
        "tb.fifo_test.interface_fifo.fifo_src_async.consume_cdc_consume_r_gry$next_L6MUX21_Z_1_D1": {
          "hide_name": 0,
          "bits": [ 1684 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:141.38-141.40"
          }
        },
        "tb.fifo_test.interface_fifo.fifo_src_async.consume_cdc_consume_r_gry$next_L6MUX21_Z_1_D1_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 1690 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:141.30-141.32"
          }
        },
        "tb.fifo_test.interface_fifo.fifo_src_async.consume_cdc_consume_r_gry$next_L6MUX21_Z_1_D1_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 1691 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:141.26-141.28"
          }
        },
        "tb.fifo_test.interface_fifo.fifo_src_async.consume_cdc_consume_r_gry$next_L6MUX21_Z_D0": {
          "hide_name": 0,
          "bits": [ 1680 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:141.34-141.36"
          }
        },
        "tb.fifo_test.interface_fifo.fifo_src_async.consume_cdc_consume_r_gry$next_L6MUX21_Z_D0_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 1692 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:141.22-141.24"
          }
        },
        "tb.fifo_test.interface_fifo.fifo_src_async.consume_cdc_consume_r_gry$next_L6MUX21_Z_D0_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 1693 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:141.18-141.20"
          }
        },
        "tb.fifo_test.interface_fifo.fifo_src_async.consume_cdc_consume_r_gry$next_L6MUX21_Z_D1": {
          "hide_name": 0,
          "bits": [ 1681 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:141.38-141.40"
          }
        },
        "tb.fifo_test.interface_fifo.fifo_src_async.consume_cdc_consume_r_gry$next_L6MUX21_Z_D1_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 1694 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:141.30-141.32"
          }
        },
        "tb.fifo_test.interface_fifo.fifo_src_async.consume_cdc_consume_r_gry$next_L6MUX21_Z_D1_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 1695 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:141.26-141.28"
          }
        },
        "tb.fifo_test.interface_fifo.fifo_src_async.consume_cdc_consume_r_gry$next_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 1696 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:133.22-133.24"
          }
        },
        "tb.fifo_test.interface_fifo.fifo_src_async.consume_cdc_consume_r_gry$next_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 1697 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:133.18-133.20"
          }
        },
        "tb.fifo_test.interface_fifo.fifo_src_async.consume_cdc_consume_w_gry": {
          "hide_name": 0,
          "bits": [ 1678, 1674, 1675 ],
          "attributes": {
            "hdlname": "tb fifo_test interface_fifo fifo_src_async consume_cdc_consume_w_gry",
            "src": "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:354"
          }
        },
        "tb.fifo_test.interface_fifo.fifo_src_async.consume_dec.i": {
          "hide_name": 0,
          "bits": [ 1678, 1674, 1675 ],
          "attributes": {
            "hdlname": "tb fifo_test interface_fifo fifo_src_async consume_dec i",
            "src": "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:176"
          }
        },
        "tb.fifo_test.interface_fifo.fifo_src_async.consume_dec.o": {
          "hide_name": 0,
          "bits": [ "x", "x", 1675 ],
          "attributes": {
            "hdlname": "tb fifo_test interface_fifo fifo_src_async consume_dec o",
            "src": "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:177"
          }
        },
        "tb.fifo_test.interface_fifo.fifo_src_async.consume_dec_i": {
          "hide_name": 0,
          "bits": [ 1678, 1674, 1675 ],
          "attributes": {
            "hdlname": "tb fifo_test interface_fifo fifo_src_async consume_dec_i",
            "src": "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:176"
          }
        },
        "tb.fifo_test.interface_fifo.fifo_src_async.consume_dec_o": {
          "hide_name": 0,
          "bits": [ "x", "x", 1675 ],
          "attributes": {
            "hdlname": "tb fifo_test interface_fifo fifo_src_async consume_dec_o",
            "src": "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:177"
          }
        },
        "tb.fifo_test.interface_fifo.fifo_src_async.consume_enc.i": {
          "hide_name": 0,
          "bits": [ 1700, 1699, 3503 ],
          "attributes": {
            "hdlname": "tb fifo_test interface_fifo fifo_src_async consume_enc i",
            "src": "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:149",
            "unused_bits": "2"
          }
        },
        "tb.fifo_test.interface_fifo.fifo_src_async.consume_enc.o": {
          "hide_name": 0,
          "bits": [ 3504, 3505, 3503 ],
          "attributes": {
            "hdlname": "tb fifo_test interface_fifo fifo_src_async consume_enc o",
            "src": "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:150",
            "unused_bits": "0 1 2"
          }
        },
        "tb.fifo_test.interface_fifo.fifo_src_async.consume_enc_i": {
          "hide_name": 0,
          "bits": [ 1700, 1699, 3503 ],
          "attributes": {
            "hdlname": "tb fifo_test interface_fifo fifo_src_async consume_enc_i",
            "src": "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:149",
            "unused_bits": "2"
          }
        },
        "tb.fifo_test.interface_fifo.fifo_src_async.consume_enc_o": {
          "hide_name": 0,
          "bits": [ 3504, 3505, 3503 ],
          "attributes": {
            "hdlname": "tb fifo_test interface_fifo fifo_src_async consume_enc_o",
            "src": "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:150",
            "unused_bits": "0 1 2"
          }
        },
        "tb.fifo_test.interface_fifo.fifo_src_async.consume_r_bin": {
          "hide_name": 0,
          "bits": [ 1688, 1689, 1667 ],
          "attributes": {
            "hdlname": "tb fifo_test interface_fifo fifo_src_async consume_r_bin",
            "src": "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:339"
          }
        },
        "tb.fifo_test.interface_fifo.fifo_src_async.consume_r_bin$next": {
          "hide_name": 0,
          "bits": [ 1706, 1703, 1682 ],
          "attributes": {
            "hdlname": "tb fifo_test interface_fifo fifo_src_async consume_r_bin$next",
            "src": "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:339"
          }
        },
        "tb.fifo_test.interface_fifo.fifo_src_async.consume_r_bin$next_PFUMX_Z_1_ALUT": {
          "hide_name": 0,
          "bits": [ 1704 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:133.22-133.24"
          }
        },
        "tb.fifo_test.interface_fifo.fifo_src_async.consume_r_bin$next_PFUMX_Z_1_BLUT": {
          "hide_name": 0,
          "bits": [ 1705 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:133.18-133.20"
          }
        },
        "tb.fifo_test.interface_fifo.fifo_src_async.consume_r_bin$next_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 1701 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:133.22-133.24"
          }
        },
        "tb.fifo_test.interface_fifo.fifo_src_async.consume_r_bin$next_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 1702 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:133.18-133.20"
          }
        },
        "tb.fifo_test.interface_fifo.fifo_src_async.consume_r_bin$next_PFUMX_Z_BLUT_LUT4_Z_A": {
          "hide_name": 0,
          "bits": [ 1427, 1707, 1533, 1688, 1662 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "tb.fifo_test.interface_fifo.fifo_src_async.consume_r_nxt": {
          "hide_name": 0,
          "bits": [ 1700, 1699, 3503 ],
          "attributes": {
            "hdlname": "tb fifo_test interface_fifo fifo_src_async consume_r_nxt",
            "src": "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:340",
            "unused_bits": "2"
          }
        },
        "tb.fifo_test.interface_fifo.fifo_src_async.produce_cdc.produce_r_gry": {
          "hide_name": 0,
          "bits": [ 1662, 1665, 1668 ],
          "attributes": {
            "hdlname": "tb fifo_test interface_fifo fifo_src_async produce_cdc produce_r_gry",
            "src": "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:345"
          }
        },
        "tb.fifo_test.interface_fifo.fifo_src_async.produce_cdc.produce_w_gry": {
          "hide_name": 0,
          "bits": [ 1677, 1673, 1672 ],
          "attributes": {
            "hdlname": "tb fifo_test interface_fifo fifo_src_async produce_cdc produce_w_gry",
            "src": "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:344"
          }
        },
        "tb.fifo_test.interface_fifo.fifo_src_async.produce_cdc.sdram_clk": {
          "hide_name": 0,
          "bits": [ 82 ],
          "attributes": {
            "hdlname": "tb fifo_test interface_fifo fifo_src_async produce_cdc sdram_clk",
            "src": "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amtest/amtest/boards/ulx3s/common/clks.py:58"
          }
        },
        "tb.fifo_test.interface_fifo.fifo_src_async.produce_cdc.sdram_rst": {
          "hide_name": 0,
          "bits": [ 81 ],
          "attributes": {
            "hdlname": "tb fifo_test interface_fifo fifo_src_async produce_cdc sdram_rst",
            "src": "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amtest/amtest/boards/ulx3s/common/clks.py:58"
          }
        },
        "tb.fifo_test.interface_fifo.fifo_src_async.produce_cdc.stage0": {
          "hide_name": 0,
          "bits": [ 1710, 1709, 1708 ],
          "attributes": {
            "hdlname": "tb fifo_test interface_fifo fifo_src_async produce_cdc stage0",
            "src": "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/cdc.py:89"
          }
        },
        "tb.fifo_test.interface_fifo.fifo_src_async.produce_cdc.stage0$next": {
          "hide_name": 0,
          "bits": [ 1677, 1673, 1672 ],
          "attributes": {
            "hdlname": "tb fifo_test interface_fifo fifo_src_async produce_cdc stage0$next",
            "src": "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/cdc.py:89"
          }
        },
        "tb.fifo_test.interface_fifo.fifo_src_async.produce_cdc.stage1": {
          "hide_name": 0,
          "bits": [ 1662, 1665, 1668 ],
          "attributes": {
            "hdlname": "tb fifo_test interface_fifo fifo_src_async produce_cdc stage1",
            "src": "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/cdc.py:89"
          }
        },
        "tb.fifo_test.interface_fifo.fifo_src_async.produce_cdc.stage1$next": {
          "hide_name": 0,
          "bits": [ 1710, 1709, 1708 ],
          "attributes": {
            "hdlname": "tb fifo_test interface_fifo fifo_src_async produce_cdc stage1$next",
            "src": "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/cdc.py:89"
          }
        },
        "tb.fifo_test.interface_fifo.fifo_src_async.produce_cdc_produce_r_gry": {
          "hide_name": 0,
          "bits": [ 1662, 1665, 1668 ],
          "attributes": {
            "hdlname": "tb fifo_test interface_fifo fifo_src_async produce_cdc_produce_r_gry",
            "src": "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:345"
          }
        },
        "tb.fifo_test.interface_fifo.fifo_src_async.produce_cdc_produce_w_gry": {
          "hide_name": 0,
          "bits": [ 1677, 1673, 1672 ],
          "attributes": {
            "hdlname": "tb fifo_test interface_fifo fifo_src_async produce_cdc_produce_w_gry",
            "src": "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:344"
          }
        },
        "tb.fifo_test.interface_fifo.fifo_src_async.produce_dec.i": {
          "hide_name": 0,
          "bits": [ 1662, 1665, 1668 ],
          "attributes": {
            "hdlname": "tb fifo_test interface_fifo fifo_src_async produce_dec i",
            "src": "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:176"
          }
        },
        "tb.fifo_test.interface_fifo.fifo_src_async.produce_dec.o": {
          "hide_name": 0,
          "bits": [ "x", "x", 1668 ],
          "attributes": {
            "hdlname": "tb fifo_test interface_fifo fifo_src_async produce_dec o",
            "src": "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:177"
          }
        },
        "tb.fifo_test.interface_fifo.fifo_src_async.produce_dec_i": {
          "hide_name": 0,
          "bits": [ 1662, 1665, 1668 ],
          "attributes": {
            "hdlname": "tb fifo_test interface_fifo fifo_src_async produce_dec_i",
            "src": "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:176"
          }
        },
        "tb.fifo_test.interface_fifo.fifo_src_async.produce_dec_o": {
          "hide_name": 0,
          "bits": [ "x", "x", 1668 ],
          "attributes": {
            "hdlname": "tb fifo_test interface_fifo fifo_src_async produce_dec_o",
            "src": "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:177"
          }
        },
        "tb.fifo_test.interface_fifo.fifo_src_async.produce_enc.i": {
          "hide_name": 0,
          "bits": [ 1718, 1717, 1711 ],
          "attributes": {
            "hdlname": "tb fifo_test interface_fifo fifo_src_async produce_enc i",
            "src": "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:149"
          }
        },
        "tb.fifo_test.interface_fifo.fifo_src_async.produce_enc.o": {
          "hide_name": 0,
          "bits": [ 1713, 1712, 1711 ],
          "attributes": {
            "hdlname": "tb fifo_test interface_fifo fifo_src_async produce_enc o",
            "src": "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:150"
          }
        },
        "tb.fifo_test.interface_fifo.fifo_src_async.produce_enc_i": {
          "hide_name": 0,
          "bits": [ 1718, 1717, 1711 ],
          "attributes": {
            "hdlname": "tb fifo_test interface_fifo fifo_src_async produce_enc_i",
            "src": "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:149"
          }
        },
        "tb.fifo_test.interface_fifo.fifo_src_async.produce_enc_o": {
          "hide_name": 0,
          "bits": [ 1713, 1712, 1711 ],
          "attributes": {
            "hdlname": "tb fifo_test interface_fifo fifo_src_async produce_enc_o",
            "src": "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:150"
          }
        },
        "tb.fifo_test.interface_fifo.fifo_src_async.produce_r_bin": {
          "hide_name": 0,
          "bits": [ "x", "x", 1668 ],
          "attributes": {
            "hdlname": "tb fifo_test interface_fifo fifo_src_async produce_r_bin",
            "src": "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:368"
          }
        },
        "tb.fifo_test.interface_fifo.fifo_src_async.produce_w_bin": {
          "hide_name": 0,
          "bits": [ 1715, 1716, 1672 ],
          "attributes": {
            "hdlname": "tb fifo_test interface_fifo fifo_src_async produce_w_bin",
            "src": "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:333"
          }
        },
        "tb.fifo_test.interface_fifo.fifo_src_async.produce_w_nxt": {
          "hide_name": 0,
          "bits": [ 1718, 1717, 1711 ],
          "attributes": {
            "hdlname": "tb fifo_test interface_fifo fifo_src_async produce_w_nxt",
            "src": "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:334"
          }
        },
        "tb.fifo_test.interface_fifo.fifo_src_async.r_data": {
          "hide_name": 0,
          "bits": [ 1602, 1603, 1604, 1605, 1616, 1617, 1618, 1619, 1628, 1629, 1630, 1631, 1640, 1641, 1642, 1643 ],
          "attributes": {
            "hdlname": "tb fifo_test interface_fifo fifo_src_async r_data",
            "src": "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:83"
          }
        },
        "tb.fifo_test.interface_fifo.fifo_src_async.rst_cdc.async_ff_clk": {
          "hide_name": 0,
          "bits": [ 82 ],
          "attributes": {
            "hdlname": "tb fifo_test interface_fifo fifo_src_async rst_cdc async_ff_clk",
            "src": "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/cdc.py:163"
          }
        },
        "tb.fifo_test.interface_fifo.fifo_src_async.rst_cdc.async_ff_rst": {
          "hide_name": 0,
          "bits": [ 81 ],
          "attributes": {
            "hdlname": "tb fifo_test interface_fifo fifo_src_async rst_cdc async_ff_rst",
            "src": "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/cdc.py:163"
          }
        },
        "tb.fifo_test.interface_fifo.fifo_src_async.rst_cdc.r_rst": {
          "hide_name": 0,
          "bits": [ 1427 ],
          "attributes": {
            "hdlname": "tb fifo_test interface_fifo fifo_src_async rst_cdc r_rst",
            "src": "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:415"
          }
        },
        "tb.fifo_test.interface_fifo.fifo_src_async.rst_cdc.sdram_clk": {
          "hide_name": 0,
          "bits": [ 82 ],
          "attributes": {
            "hdlname": "tb fifo_test interface_fifo fifo_src_async rst_cdc sdram_clk",
            "src": "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amtest/amtest/boards/ulx3s/common/clks.py:58"
          }
        },
        "tb.fifo_test.interface_fifo.fifo_src_async.rst_cdc.sdram_rst": {
          "hide_name": 0,
          "bits": [ 81 ],
          "attributes": {
            "hdlname": "tb fifo_test interface_fifo fifo_src_async rst_cdc sdram_rst",
            "src": "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amtest/amtest/boards/ulx3s/common/clks.py:58"
          }
        },
        "tb.fifo_test.interface_fifo.fifo_src_async.rst_cdc.stage0": {
          "hide_name": 0,
          "bits": [ 1462 ],
          "attributes": {
            "hdlname": "tb fifo_test interface_fifo fifo_src_async rst_cdc stage0",
            "src": "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/cdc.py:164"
          }
        },
        "tb.fifo_test.interface_fifo.fifo_src_async.rst_cdc.stage0$next": {
          "hide_name": 0,
          "bits": [ 81 ],
          "attributes": {
            "hdlname": "tb fifo_test interface_fifo fifo_src_async rst_cdc stage0$next",
            "src": "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/cdc.py:164"
          }
        },
        "tb.fifo_test.interface_fifo.fifo_src_async.rst_cdc.stage1": {
          "hide_name": 0,
          "bits": [ 1427 ],
          "attributes": {
            "hdlname": "tb fifo_test interface_fifo fifo_src_async rst_cdc stage1",
            "src": "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/cdc.py:164"
          }
        },
        "tb.fifo_test.interface_fifo.fifo_src_async.rst_cdc.stage1$next": {
          "hide_name": 0,
          "bits": [ 1463 ],
          "attributes": {
            "hdlname": "tb fifo_test interface_fifo fifo_src_async rst_cdc stage1$next",
            "src": "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/cdc.py:164"
          }
        },
        "tb.fifo_test.interface_fifo.fifo_src_async.rst_cdc_r_rst": {
          "hide_name": 0,
          "bits": [ 1427 ],
          "attributes": {
            "hdlname": "tb fifo_test interface_fifo fifo_src_async rst_cdc_r_rst",
            "src": "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:415"
          }
        },
        "tb.fifo_test.interface_fifo.fifo_src_async.rst_dec.i": {
          "hide_name": 0,
          "bits": [ 1662, 1665, 1668 ],
          "attributes": {
            "hdlname": "tb fifo_test interface_fifo fifo_src_async rst_dec i",
            "src": "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:176"
          }
        },
        "tb.fifo_test.interface_fifo.fifo_src_async.rst_dec.o": {
          "hide_name": 0,
          "bits": [ 3506, 3507, 1668 ],
          "attributes": {
            "hdlname": "tb fifo_test interface_fifo fifo_src_async rst_dec o",
            "src": "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:177",
            "unused_bits": "0 1"
          }
        },
        "tb.fifo_test.interface_fifo.fifo_src_async.rst_dec_i": {
          "hide_name": 0,
          "bits": [ 1662, 1665, 1668 ],
          "attributes": {
            "hdlname": "tb fifo_test interface_fifo fifo_src_async rst_dec_i",
            "src": "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:176"
          }
        },
        "tb.fifo_test.interface_fifo.fifo_src_async.rst_dec_o": {
          "hide_name": 0,
          "bits": [ 3506, 3507, 1668 ],
          "attributes": {
            "hdlname": "tb fifo_test interface_fifo fifo_src_async rst_dec_o",
            "src": "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:177",
            "unused_bits": "0 1"
          }
        },
        "tb.fifo_test.interface_fifo.fifo_src_async.sdram_clk": {
          "hide_name": 0,
          "bits": [ 82 ],
          "attributes": {
            "hdlname": "tb fifo_test interface_fifo fifo_src_async sdram_clk",
            "src": "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amtest/amtest/boards/ulx3s/common/clks.py:58"
          }
        },
        "tb.fifo_test.interface_fifo.fifo_src_async.sdram_rst": {
          "hide_name": 0,
          "bits": [ 81 ],
          "attributes": {
            "hdlname": "tb fifo_test interface_fifo fifo_src_async sdram_rst",
            "src": "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amtest/amtest/boards/ulx3s/common/clks.py:58"
          }
        },
        "tb.fifo_test.interface_fifo.fifo_src_async.storage.0.0.0_DO": {
          "hide_name": 0,
          "bits": [ 1723, 1724, 1725, 1726, 1731, 1732, 1733, 1734, 1739, 1740, 1741, 1742, 1747, 1748, 1749, 1750 ],
          "attributes": {
          }
        },
        "tb.fifo_test.interface_fifo.fifo_src_async.storage_r_addr": {
          "hide_name": 0,
          "bits": [ 1700, 1699 ],
          "attributes": {
            "hdlname": "tb fifo_test interface_fifo fifo_src_async storage_r_addr",
            "src": "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:388"
          }
        },
        "tb.fifo_test.interface_fifo.fifo_src_async.storage_r_data": {
          "hide_name": 0,
          "bits": [ 1602, 1603, 1604, 1605, 1616, 1617, 1618, 1619, 1628, 1629, 1630, 1631, 1640, 1641, 1642, 1643 ],
          "attributes": {
            "hdlname": "tb fifo_test interface_fifo fifo_src_async storage_r_data",
            "src": "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:388"
          }
        },
        "tb.fifo_test.interface_fifo.fifo_src_async.storage_r_en": {
          "hide_name": 0,
          "bits": [ "1" ],
          "attributes": {
            "hdlname": "tb fifo_test interface_fifo fifo_src_async storage_r_en",
            "src": "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:388"
          }
        },
        "tb.fifo_test.interface_fifo.fifo_src_async.storage_w_addr": {
          "hide_name": 0,
          "bits": [ 1715, 1716 ],
          "attributes": {
            "hdlname": "tb fifo_test interface_fifo fifo_src_async storage_w_addr",
            "src": "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:387"
          }
        },
        "tb.fifo_test.interface_fifo.fifo_src_async.storage_w_data": {
          "hide_name": 0,
          "bits": [ 1719, 1720, 1721, 1722, 1727, 1728, 1729, 1730, 1735, 1736, 1737, 1738, 1743, 1744, 1745, 1746 ],
          "attributes": {
            "hdlname": "tb fifo_test interface_fifo fifo_src_async storage_w_data",
            "src": "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:387"
          }
        },
        "tb.fifo_test.interface_fifo.fifo_src_async.storage_w_en": {
          "hide_name": 0,
          "bits": [ 1714 ],
          "attributes": {
            "hdlname": "tb fifo_test interface_fifo fifo_src_async storage_w_en",
            "src": "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:387"
          }
        },
        "tb.fifo_test.interface_fifo.fifo_src_async.w_data": {
          "hide_name": 0,
          "bits": [ 1719, 1720, 1721, 1722, 1727, 1728, 1729, 1730, 1735, 1736, 1737, 1738, 1743, 1744, 1745, 1746 ],
          "attributes": {
            "hdlname": "tb fifo_test interface_fifo fifo_src_async w_data",
            "src": "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:78"
          }
        },
        "tb.fifo_test.interface_fifo.fifo_src_async_r_data": {
          "hide_name": 0,
          "bits": [ 1602, 1603, 1604, 1605, 1616, 1617, 1618, 1619, 1628, 1629, 1630, 1631, 1640, 1641, 1642, 1643 ],
          "attributes": {
            "hdlname": "tb fifo_test interface_fifo fifo_src_async_r_data",
            "src": "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:83"
          }
        },
        "tb.fifo_test.interface_fifo.fifo_src_async_w_data": {
          "hide_name": 0,
          "bits": [ 1719, 1720, 1721, 1722, 1727, 1728, 1729, 1730, 1735, 1736, 1737, 1738, 1743, 1744, 1745, 1746 ],
          "attributes": {
            "hdlname": "tb fifo_test interface_fifo fifo_src_async_w_data",
            "src": "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:78"
          }
        },
        "tb.fifo_test.interface_fifo.fifo_src_r_data": {
          "hide_name": 0,
          "bits": [ 1387, 1384, 1381, 1378, 1375, 1370, 1412, 1409, 1406, 1403, 1400, 1397, 1394, 1391, 1368, 1366 ],
          "attributes": {
            "hdlname": "tb fifo_test interface_fifo fifo_src_r_data",
            "src": "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:83"
          }
        },
        "tb.fifo_test.interface_fifo.fifo_src_r_level": {
          "hide_name": 0,
          "bits": [ 1571, 1561, 1551, 1541, 1530, 1528 ],
          "attributes": {
            "hdlname": "tb fifo_test interface_fifo fifo_src_r_level",
            "src": "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:86"
          }
        },
        "tb.fifo_test.interface_fifo.fifo_src_w_data": {
          "hide_name": 0,
          "bits": [ 1602, 1603, 1604, 1605, 1616, 1617, 1618, 1619, 1628, 1629, 1630, 1631, 1640, 1641, 1642, 1643 ],
          "attributes": {
            "hdlname": "tb fifo_test interface_fifo fifo_src_w_data",
            "src": "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:78"
          }
        },
        "tb.fifo_test.interface_fifo.next_dstfifo_writeable_from_sdram": {
          "hide_name": 0,
          "bits": [ 1753 ],
          "attributes": {
            "hdlname": "tb fifo_test interface_fifo next_dstfifo_writeable_from_sdram",
            "src": "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/interface_fifo.py:269"
          }
        },
        "tb.fifo_test.interface_fifo.next_dstfifo_writeable_from_sdram_LUT4_B_Z": {
          "hide_name": 0,
          "bits": [ 1211 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:133.18-133.20"
          }
        },
        "tb.fifo_test.interface_fifo.next_dstfifo_writeable_from_sdram_TRELLIS_FF_Q_DI": {
          "hide_name": 0,
          "bits": [ 1756 ],
          "attributes": {
            "src": "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/interface_fifo.py:288"
          }
        },
        "tb.fifo_test.interface_fifo.next_srcfifo_readable_to_sdram": {
          "hide_name": 0,
          "bits": [ 1757 ],
          "attributes": {
            "hdlname": "tb fifo_test interface_fifo next_srcfifo_readable_to_sdram",
            "src": "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/interface_fifo.py:263"
          }
        },
        "tb.fifo_test.interface_fifo.next_srcfifo_readable_to_sdram_LUT4_B_Z": {
          "hide_name": 0,
          "bits": [ 1210 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:133.22-133.24"
          }
        },
        "tb.fifo_test.interface_fifo.next_srcfifo_readable_to_sdram_TRELLIS_FF_Q_DI": {
          "hide_name": 0,
          "bits": [ 1759 ],
          "attributes": {
            "src": "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/interface_fifo.py:280"
          }
        },
        "tb.fifo_test.interface_fifo.nsync_clk": {
          "hide_name": 0,
          "bits": [ 213 ],
          "attributes": {
            "hdlname": "tb fifo_test interface_fifo nsync_clk",
            "src": "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/controller_pin.py:221"
          }
        },
        "tb.fifo_test.interface_fifo.nsync_rst": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "tb fifo_test interface_fifo nsync_rst",
            "src": "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/controller_pin.py:221"
          }
        },
        "tb.fifo_test.interface_fifo.numburst_index": {
          "hide_name": 0,
          "bits": [ 1760 ],
          "attributes": {
            "hdlname": "tb fifo_test interface_fifo numburst_index",
            "src": "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/interface_fifo.py:299"
          }
        },
        "tb.fifo_test.interface_fifo.numburst_index_LUT4_A_Z": {
          "hide_name": 0,
          "bits": [ 1761 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:133.22-133.24"
          }
        },
        "tb.fifo_test.interface_fifo.numburst_index_TRELLIS_FF_Q_CE": {
          "hide_name": 0,
          "bits": [ 1763 ],
          "attributes": {
          }
        },
        "tb.fifo_test.interface_fifo.numburst_index_TRELLIS_FF_Q_DI": {
          "hide_name": 0,
          "bits": [ 1762 ],
          "attributes": {
          }
        },
        "tb.fifo_test.interface_fifo.pin_ctrl._io__cas": {
          "hide_name": 0,
          "bits": [ 212 ],
          "attributes": {
            "hdlname": "tb fifo_test interface_fifo pin_ctrl _io__cas",
            "src": "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/controller_pin.py:91"
          }
        },
        "tb.fifo_test.interface_fifo.pin_ctrl._io__cas_TRELLIS_FF_Q_DI": {
          "hide_name": 0,
          "bits": [ 1765 ],
          "attributes": {
          }
        },
        "tb.fifo_test.interface_fifo.pin_ctrl._io__cas_TRELLIS_FF_Q_DI_LUT4_Z_D": {
          "hide_name": 0,
          "bits": [ 1766, 1767, 1768, 1769 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "tb.fifo_test.interface_fifo.pin_ctrl._io__clk_en": {
          "hide_name": 0,
          "bits": [ 214 ],
          "attributes": {
            "hdlname": "tb fifo_test interface_fifo pin_ctrl _io__clk_en",
            "src": "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/controller_pin.py:91"
          }
        },
        "tb.fifo_test.interface_fifo.pin_ctrl._io__cs": {
          "hide_name": 0,
          "bits": [ 216 ],
          "attributes": {
            "hdlname": "tb fifo_test interface_fifo pin_ctrl _io__cs",
            "src": "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/controller_pin.py:91"
          }
        },
        "tb.fifo_test.interface_fifo.pin_ctrl._io__cs_TRELLIS_FF_Q_CE": {
          "hide_name": 0,
          "bits": [ 1773 ],
          "attributes": {
          }
        },
        "tb.fifo_test.interface_fifo.pin_ctrl._io__cs_TRELLIS_FF_Q_CE_LUT4_Z_B": {
          "hide_name": 0,
          "bits": [ 1774, 1766, 1775 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "tb.fifo_test.interface_fifo.pin_ctrl._io__cs_TRELLIS_FF_Q_CE_LUT4_Z_B_LUT4_B_Z": {
          "hide_name": 0,
          "bits": [ 1764 ],
          "attributes": {
          }
        },
        "tb.fifo_test.interface_fifo.pin_ctrl._io__dqm": {
          "hide_name": 0,
          "bits": [ 250 ],
          "attributes": {
            "hdlname": "tb fifo_test interface_fifo pin_ctrl _io__dqm",
            "src": "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/controller_pin.py:91"
          }
        },
        "tb.fifo_test.interface_fifo.pin_ctrl._io__ras": {
          "hide_name": 0,
          "bits": [ 252 ],
          "attributes": {
            "hdlname": "tb fifo_test interface_fifo pin_ctrl _io__ras",
            "src": "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/controller_pin.py:91"
          }
        },
        "tb.fifo_test.interface_fifo.pin_ctrl._io__ras_TRELLIS_FF_Q_DI": {
          "hide_name": 0,
          "bits": [ 1778 ],
          "attributes": {
          }
        },
        "tb.fifo_test.interface_fifo.pin_ctrl._io__rw_cipo__dq": {
          "hide_name": 0,
          "bits": [ 1786, 1785, 1784, 1783, 1782, 1781, 1794, 1793, 1792, 1791, 1790, 1789, 1788, 1787, 1780, 1779 ],
          "attributes": {
            "hdlname": "tb fifo_test interface_fifo pin_ctrl _io__rw_cipo__dq",
            "src": "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/controller_pin.py:91"
          }
        },
        "tb.fifo_test.interface_fifo.pin_ctrl._io__rw_cipo__read_active": {
          "hide_name": 0,
          "bits": [ 1796 ],
          "attributes": {
            "hdlname": "tb fifo_test interface_fifo pin_ctrl _io__rw_cipo__read_active",
            "src": "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/controller_pin.py:91"
          }
        },
        "tb.fifo_test.interface_fifo.pin_ctrl._io__rw_copi__a": {
          "hide_name": 0,
          "bits": [ 196, 197, 201, 202, 203, 204, 205, 206, 207, 208, 198, 199, 200 ],
          "attributes": {
            "hdlname": "tb fifo_test interface_fifo pin_ctrl _io__rw_copi__a",
            "src": "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/controller_pin.py:91"
          }
        },
        "tb.fifo_test.interface_fifo.pin_ctrl._io__rw_copi__a_TRELLIS_FF_Q_8_DI": {
          "hide_name": 0,
          "bits": [ 1808 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/controller_pin.py:207|/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/controller_pin.py:99|/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/techmap.v:575.21-575.22"
          }
        },
        "tb.fifo_test.interface_fifo.pin_ctrl._io__rw_copi__a_TRELLIS_FF_Q_8_DI_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 1809 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:133.22-133.24"
          }
        },
        "tb.fifo_test.interface_fifo.pin_ctrl._io__rw_copi__a_TRELLIS_FF_Q_8_DI_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 1810 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:133.18-133.20"
          }
        },
        "tb.fifo_test.interface_fifo.pin_ctrl._io__rw_copi__ba": {
          "hide_name": 0,
          "bits": [ 209, 210 ],
          "attributes": {
            "hdlname": "tb fifo_test interface_fifo pin_ctrl _io__rw_copi__ba",
            "src": "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/controller_pin.py:91"
          }
        },
        "tb.fifo_test.interface_fifo.pin_ctrl._io__rw_copi__dq": {
          "hide_name": 0,
          "bits": [ 217, 220, 234, 236, 238, 240, 242, 244, 246, 248, 222, 224, 226, 228, 230, 232 ],
          "attributes": {
            "hdlname": "tb fifo_test interface_fifo pin_ctrl _io__rw_copi__dq",
            "src": "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/controller_pin.py:91"
          }
        },
        "tb.fifo_test.interface_fifo.pin_ctrl._io__rw_copi__dq_oen": {
          "hide_name": 0,
          "bits": [ 1831 ],
          "attributes": {
            "hdlname": "tb fifo_test interface_fifo pin_ctrl _io__rw_copi__dq_oen",
            "src": "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/controller_pin.py:91"
          }
        },
        "tb.fifo_test.interface_fifo.pin_ctrl._io__rw_copi__dq_oen_LUT4_D_Z": {
          "hide_name": 0,
          "bits": [ 219 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
          }
        },
        "tb.fifo_test.interface_fifo.pin_ctrl._io__rw_copi__read_active": {
          "hide_name": 0,
          "bits": [ 1795 ],
          "attributes": {
            "hdlname": "tb fifo_test interface_fifo pin_ctrl _io__rw_copi__read_active",
            "src": "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/controller_pin.py:91"
          }
        },
        "tb.fifo_test.interface_fifo.pin_ctrl._io__we": {
          "hide_name": 0,
          "bits": [ 254 ],
          "attributes": {
            "hdlname": "tb fifo_test interface_fifo pin_ctrl _io__we",
            "src": "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/controller_pin.py:91"
          }
        },
        "tb.fifo_test.interface_fifo.pin_ctrl._io__we_TRELLIS_FF_Q_DI": {
          "hide_name": 0,
          "bits": [ 1834 ],
          "attributes": {
          }
        },
        "tb.fifo_test.interface_fifo.pin_ctrl._ui__clk_en": {
          "hide_name": 0,
          "bits": [ 1772 ],
          "attributes": {
            "hdlname": "tb fifo_test interface_fifo pin_ctrl _ui__clk_en",
            "src": "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/controller_pin.py:80"
          }
        },
        "tb.fifo_test.interface_fifo.pin_ctrl._ui__rw_cipo__dq": {
          "hide_name": 0,
          "bits": [ 1842, 1841, 1840, 1839, 1838, 1837, 1850, 1849, 1848, 1847, 1846, 1845, 1844, 1843, 1836, 1835 ],
          "attributes": {
            "hdlname": "tb fifo_test interface_fifo pin_ctrl _ui__rw_cipo__dq",
            "src": "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/controller_pin.py:80"
          }
        },
        "tb.fifo_test.interface_fifo.pin_ctrl._ui__rw_cipo__read_active": {
          "hide_name": 0,
          "bits": [ 1851 ],
          "attributes": {
            "hdlname": "tb fifo_test interface_fifo pin_ctrl _ui__rw_cipo__read_active",
            "src": "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/controller_pin.py:80"
          }
        },
        "tb.fifo_test.interface_fifo.pin_ctrl._ui__rw_copi__a": {
          "hide_name": 0,
          "bits": [ 1801, 1800, "x", "x", 1799, 1812, "x", "x", "x", "x", 3508, "x", "x" ],
          "attributes": {
            "hdlname": "tb fifo_test interface_fifo pin_ctrl _ui__rw_copi__a",
            "src": "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/controller_pin.py:80",
            "unused_bits": "10 "
          }
        },
        "tb.fifo_test.interface_fifo.pin_ctrl.nsync_clk": {
          "hide_name": 0,
          "bits": [ 213 ],
          "attributes": {
            "hdlname": "tb fifo_test interface_fifo pin_ctrl nsync_clk",
            "src": "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/controller_pin.py:221"
          }
        },
        "tb.fifo_test.interface_fifo.pin_ctrl.sdram_0__a__o": {
          "hide_name": 0,
          "bits": [ 196, 197, 201, 202, 203, 204, 205, 206, 207, 208, 198, 199, 200 ],
          "attributes": {
            "hdlname": "tb fifo_test interface_fifo pin_ctrl sdram_0__a__o",
            "src": "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:143"
          }
        },
        "tb.fifo_test.interface_fifo.pin_ctrl.sdram_0__ba__o": {
          "hide_name": 0,
          "bits": [ 209, 210 ],
          "attributes": {
            "hdlname": "tb fifo_test interface_fifo pin_ctrl sdram_0__ba__o",
            "src": "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:143"
          }
        },
        "tb.fifo_test.interface_fifo.pin_ctrl.sdram_0__cas__o": {
          "hide_name": 0,
          "bits": [ 212 ],
          "attributes": {
            "hdlname": "tb fifo_test interface_fifo pin_ctrl sdram_0__cas__o",
            "src": "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:143"
          }
        },
        "tb.fifo_test.interface_fifo.pin_ctrl.sdram_0__clk__o": {
          "hide_name": 0,
          "bits": [ 213 ],
          "attributes": {
            "hdlname": "tb fifo_test interface_fifo pin_ctrl sdram_0__clk__o",
            "src": "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:143"
          }
        },
        "tb.fifo_test.interface_fifo.pin_ctrl.sdram_0__clk_en__o": {
          "hide_name": 0,
          "bits": [ 214 ],
          "attributes": {
            "hdlname": "tb fifo_test interface_fifo pin_ctrl sdram_0__clk_en__o",
            "src": "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:143"
          }
        },
        "tb.fifo_test.interface_fifo.pin_ctrl.sdram_0__cs__o": {
          "hide_name": 0,
          "bits": [ 216 ],
          "attributes": {
            "hdlname": "tb fifo_test interface_fifo pin_ctrl sdram_0__cs__o",
            "src": "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:143"
          }
        },
        "tb.fifo_test.interface_fifo.pin_ctrl.sdram_0__dq__i": {
          "hide_name": 0,
          "bits": [ 218, 221, 235, 237, 239, 241, 243, 245, 247, 249, 223, 225, 227, 229, 231, 233 ],
          "attributes": {
            "hdlname": "tb fifo_test interface_fifo pin_ctrl sdram_0__dq__i",
            "src": "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:143"
          }
        },
        "tb.fifo_test.interface_fifo.pin_ctrl.sdram_0__dq__o": {
          "hide_name": 0,
          "bits": [ 217, 220, 234, 236, 238, 240, 242, 244, 246, 248, 222, 224, 226, 228, 230, 232 ],
          "attributes": {
            "hdlname": "tb fifo_test interface_fifo pin_ctrl sdram_0__dq__o",
            "src": "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:143"
          }
        },
        "tb.fifo_test.interface_fifo.pin_ctrl.sdram_0__dq__oe": {
          "hide_name": 0,
          "bits": [ 1831 ],
          "attributes": {
            "hdlname": "tb fifo_test interface_fifo pin_ctrl sdram_0__dq__oe",
            "src": "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:143"
          }
        },
        "tb.fifo_test.interface_fifo.pin_ctrl.sdram_0__dqm__o": {
          "hide_name": 0,
          "bits": [ 250, 250 ],
          "attributes": {
            "hdlname": "tb fifo_test interface_fifo pin_ctrl sdram_0__dqm__o",
            "src": "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:143"
          }
        },
        "tb.fifo_test.interface_fifo.pin_ctrl.sdram_0__ras__o": {
          "hide_name": 0,
          "bits": [ 252 ],
          "attributes": {
            "hdlname": "tb fifo_test interface_fifo pin_ctrl sdram_0__ras__o",
            "src": "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:143"
          }
        },
        "tb.fifo_test.interface_fifo.pin_ctrl.sdram_0__we__o": {
          "hide_name": 0,
          "bits": [ 254 ],
          "attributes": {
            "hdlname": "tb fifo_test interface_fifo pin_ctrl sdram_0__we__o",
            "src": "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:143"
          }
        },
        "tb.fifo_test.interface_fifo.pin_ctrl.sdram_clk": {
          "hide_name": 0,
          "bits": [ 82 ],
          "attributes": {
            "hdlname": "tb fifo_test interface_fifo pin_ctrl sdram_clk",
            "src": "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amtest/amtest/boards/ulx3s/common/clks.py:58"
          }
        },
        "tb.fifo_test.interface_fifo.pin_ctrl.sdram_rst": {
          "hide_name": 0,
          "bits": [ 81 ],
          "attributes": {
            "hdlname": "tb fifo_test interface_fifo pin_ctrl sdram_rst",
            "src": "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amtest/amtest/boards/ulx3s/common/clks.py:58"
          }
        },
        "tb.fifo_test.interface_fifo.pin_ctrl.ui__bus_is_refresh_not_readwrite": {
          "hide_name": 0,
          "bits": [ 1854 ],
          "attributes": {
            "hdlname": "tb fifo_test interface_fifo pin_ctrl ui__bus_is_refresh_not_readwrite",
            "src": "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/controller_pin.py:57"
          }
        },
        "tb.fifo_test.interface_fifo.pin_ctrl.ui__readwrite__clk_en": {
          "hide_name": 0,
          "bits": [ 1772 ],
          "attributes": {
            "hdlname": "tb fifo_test interface_fifo pin_ctrl ui__readwrite__clk_en",
            "src": "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/controller_pin.py:57"
          }
        },
        "tb.fifo_test.interface_fifo.pin_ctrl.ui__readwrite__cmd": {
          "hide_name": 0,
          "bits": [ 1862, 1861, 1859, "0" ],
          "attributes": {
            "enum_base_type": "sdram_cmds",
            "enum_value_0000": "CMD_DESL",
            "enum_value_0001": "CMD_NOP",
            "enum_value_0010": "CMD_BST",
            "enum_value_0011": "CMD_READ",
            "enum_value_0100": "CMD_READ_AP",
            "enum_value_0101": "CMD_WRITE",
            "enum_value_0110": "CMD_WRITE_AP",
            "enum_value_0111": "CMD_ACT",
            "enum_value_1000": "CMD_PRE",
            "enum_value_1001": "CMD_PALL",
            "enum_value_1010": "CMD_REF",
            "enum_value_1011": "CMD_SELF",
            "enum_value_1100": "CMD_MRS",
            "enum_value_1101": "CMD_ILLEGAL",
            "hdlname": "tb fifo_test interface_fifo pin_ctrl ui__readwrite__cmd",
            "src": "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/controller_pin.py:57"
          }
        },
        "tb.fifo_test.interface_fifo.pin_ctrl.ui__readwrite__dqm": {
          "hide_name": 0,
          "bits": [ 1776 ],
          "attributes": {
            "hdlname": "tb fifo_test interface_fifo pin_ctrl ui__readwrite__dqm",
            "src": "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/controller_pin.py:57"
          }
        },
        "tb.fifo_test.interface_fifo.pin_ctrl.ui__readwrite__rw_copi__a": {
          "hide_name": 0,
          "bits": [ 1857, 1856, 1807, 1806, 1855, 1853, 1805, 1804, 1803, 1802, 1863, 1798, 1797 ],
          "attributes": {
            "hdlname": "tb fifo_test interface_fifo pin_ctrl ui__readwrite__rw_copi__a",
            "src": "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/controller_pin.py:57"
          }
        },
        "tb.fifo_test.interface_fifo.pin_ctrl.ui__readwrite__rw_copi__ba": {
          "hide_name": 0,
          "bits": [ 1814, 1813 ],
          "attributes": {
            "hdlname": "tb fifo_test interface_fifo pin_ctrl ui__readwrite__rw_copi__ba",
            "src": "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/controller_pin.py:57"
          }
        },
        "tb.fifo_test.interface_fifo.pin_ctrl.ui__readwrite__rw_copi__dq": {
          "hide_name": 0,
          "bits": [ 1822, 1821, 1820, 1819, 1818, 1817, 1830, 1829, 1828, 1827, 1826, 1825, 1824, 1823, 1816, 1815 ],
          "attributes": {
            "hdlname": "tb fifo_test interface_fifo pin_ctrl ui__readwrite__rw_copi__dq",
            "src": "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/controller_pin.py:57"
          }
        },
        "tb.fifo_test.interface_fifo.pin_ctrl.ui__readwrite__rw_copi__dq_oen": {
          "hide_name": 0,
          "bits": [ 1832 ],
          "attributes": {
            "hdlname": "tb fifo_test interface_fifo pin_ctrl ui__readwrite__rw_copi__dq_oen",
            "src": "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/controller_pin.py:57"
          }
        },
        "tb.fifo_test.interface_fifo.pin_ctrl.ui__readwrite__rw_copi__read_active": {
          "hide_name": 0,
          "bits": [ 1833 ],
          "attributes": {
            "hdlname": "tb fifo_test interface_fifo pin_ctrl ui__readwrite__rw_copi__read_active",
            "src": "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/controller_pin.py:57"
          }
        },
        "tb.fifo_test.interface_fifo.pin_ctrl.ui__refresh__clk_en": {
          "hide_name": 0,
          "bits": [ 1772 ],
          "attributes": {
            "hdlname": "tb fifo_test interface_fifo pin_ctrl ui__refresh__clk_en",
            "src": "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/controller_pin.py:57"
          }
        },
        "tb.fifo_test.interface_fifo.pin_ctrl.ui__refresh__cmd": {
          "hide_name": 0,
          "bits": [ 1767, 1860, 1775, 1864 ],
          "attributes": {
            "enum_base_type": "sdram_cmds",
            "enum_value_0000": "CMD_DESL",
            "enum_value_0001": "CMD_NOP",
            "enum_value_0010": "CMD_BST",
            "enum_value_0011": "CMD_READ",
            "enum_value_0100": "CMD_READ_AP",
            "enum_value_0101": "CMD_WRITE",
            "enum_value_0110": "CMD_WRITE_AP",
            "enum_value_0111": "CMD_ACT",
            "enum_value_1000": "CMD_PRE",
            "enum_value_1001": "CMD_PALL",
            "enum_value_1010": "CMD_REF",
            "enum_value_1011": "CMD_SELF",
            "enum_value_1100": "CMD_MRS",
            "enum_value_1101": "CMD_ILLEGAL",
            "hdlname": "tb fifo_test interface_fifo pin_ctrl ui__refresh__cmd",
            "src": "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/controller_pin.py:57"
          }
        },
        "tb.fifo_test.interface_fifo.pin_ctrl.ui__refresh__dqm": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "tb fifo_test interface_fifo pin_ctrl ui__refresh__dqm",
            "src": "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/controller_pin.py:57"
          }
        },
        "tb.fifo_test.interface_fifo.pin_ctrl.ui__refresh__rw_copi__a": {
          "hide_name": 0,
          "bits": [ 1852, 1852, "0", "0", 1852, 1852, "0", "0", "0", "0", "0", "0", "0" ],
          "attributes": {
            "hdlname": "tb fifo_test interface_fifo pin_ctrl ui__refresh__rw_copi__a",
            "src": "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/controller_pin.py:57"
          }
        },
        "tb.fifo_test.interface_fifo.pin_ctrl.ui__refresh__rw_copi__ba": {
          "hide_name": 0,
          "bits": [ "0", "0" ],
          "attributes": {
            "hdlname": "tb fifo_test interface_fifo pin_ctrl ui__refresh__rw_copi__ba",
            "src": "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/controller_pin.py:57"
          }
        },
        "tb.fifo_test.interface_fifo.pin_ctrl.ui__refresh__rw_copi__dq": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
          "attributes": {
            "hdlname": "tb fifo_test interface_fifo pin_ctrl ui__refresh__rw_copi__dq",
            "src": "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/controller_pin.py:57"
          }
        },
        "tb.fifo_test.interface_fifo.pin_ctrl.ui__refresh__rw_copi__dq_oen": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "tb fifo_test interface_fifo pin_ctrl ui__refresh__rw_copi__dq_oen",
            "src": "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/controller_pin.py:57"
          }
        },
        "tb.fifo_test.interface_fifo.pin_ctrl.ui__refresh__rw_copi__read_active": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "tb fifo_test interface_fifo pin_ctrl ui__refresh__rw_copi__read_active",
            "src": "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/controller_pin.py:57"
          }
        },
        "tb.fifo_test.interface_fifo.pin_ctrl_ui__bus_is_refresh_not_readwrite": {
          "hide_name": 0,
          "bits": [ 1854 ],
          "attributes": {
            "hdlname": "tb fifo_test interface_fifo pin_ctrl_ui__bus_is_refresh_not_readwrite",
            "src": "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/controller_pin.py:57"
          }
        },
        "tb.fifo_test.interface_fifo.pin_ctrl_ui__bus_is_refresh_not_readwrite_LUT4_D_Z": {
          "hide_name": 0,
          "bits": [ 1777 ],
          "attributes": {
          }
        },
        "tb.fifo_test.interface_fifo.pin_ctrl_ui__bus_is_refresh_not_readwrite_TRELLIS_FF_Q_DI": {
          "hide_name": 0,
          "bits": [ 1858 ],
          "attributes": {
            "src": "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/interface_fifo.py:255"
          }
        },
        "tb.fifo_test.interface_fifo.pin_ctrl_ui__readwrite__clk_en": {
          "hide_name": 0,
          "bits": [ 1772 ],
          "attributes": {
            "hdlname": "tb fifo_test interface_fifo pin_ctrl_ui__readwrite__clk_en",
            "src": "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/controller_pin.py:57"
          }
        },
        "tb.fifo_test.interface_fifo.pin_ctrl_ui__readwrite__cmd": {
          "hide_name": 0,
          "bits": [ 1862, 1861, 1859, "0" ],
          "attributes": {
            "enum_base_type": "sdram_cmds",
            "enum_value_0000": "CMD_DESL",
            "enum_value_0001": "CMD_NOP",
            "enum_value_0010": "CMD_BST",
            "enum_value_0011": "CMD_READ",
            "enum_value_0100": "CMD_READ_AP",
            "enum_value_0101": "CMD_WRITE",
            "enum_value_0110": "CMD_WRITE_AP",
            "enum_value_0111": "CMD_ACT",
            "enum_value_1000": "CMD_PRE",
            "enum_value_1001": "CMD_PALL",
            "enum_value_1010": "CMD_REF",
            "enum_value_1011": "CMD_SELF",
            "enum_value_1100": "CMD_MRS",
            "enum_value_1101": "CMD_ILLEGAL",
            "hdlname": "tb fifo_test interface_fifo pin_ctrl_ui__readwrite__cmd",
            "src": "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/controller_pin.py:57"
          }
        },
        "tb.fifo_test.interface_fifo.pin_ctrl_ui__readwrite__cmd_LUT4_C_Z": {
          "hide_name": 0,
          "bits": [ 1766, 1811, 1770, 1771, 1768 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "tb.fifo_test.interface_fifo.pin_ctrl_ui__readwrite__dqm": {
          "hide_name": 0,
          "bits": [ 1776 ],
          "attributes": {
            "hdlname": "tb fifo_test interface_fifo pin_ctrl_ui__readwrite__dqm",
            "src": "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/controller_pin.py:57"
          }
        },
        "tb.fifo_test.interface_fifo.pin_ctrl_ui__readwrite__rw_copi__a": {
          "hide_name": 0,
          "bits": [ 1857, 1856, 1807, 1806, 1855, 1853, 1805, 1804, 1803, 1802, 1863, 1798, 1797 ],
          "attributes": {
            "hdlname": "tb fifo_test interface_fifo pin_ctrl_ui__readwrite__rw_copi__a",
            "src": "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/controller_pin.py:57"
          }
        },
        "tb.fifo_test.interface_fifo.pin_ctrl_ui__readwrite__rw_copi__ba": {
          "hide_name": 0,
          "bits": [ 1814, 1813 ],
          "attributes": {
            "hdlname": "tb fifo_test interface_fifo pin_ctrl_ui__readwrite__rw_copi__ba",
            "src": "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/controller_pin.py:57"
          }
        },
        "tb.fifo_test.interface_fifo.pin_ctrl_ui__readwrite__rw_copi__dq": {
          "hide_name": 0,
          "bits": [ 1822, 1821, 1820, 1819, 1818, 1817, 1830, 1829, 1828, 1827, 1826, 1825, 1824, 1823, 1816, 1815 ],
          "attributes": {
            "hdlname": "tb fifo_test interface_fifo pin_ctrl_ui__readwrite__rw_copi__dq",
            "src": "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/controller_pin.py:57"
          }
        },
        "tb.fifo_test.interface_fifo.pin_ctrl_ui__readwrite__rw_copi__dq_oen": {
          "hide_name": 0,
          "bits": [ 1832 ],
          "attributes": {
            "hdlname": "tb fifo_test interface_fifo pin_ctrl_ui__readwrite__rw_copi__dq_oen",
            "src": "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/controller_pin.py:57"
          }
        },
        "tb.fifo_test.interface_fifo.pin_ctrl_ui__readwrite__rw_copi__read_active": {
          "hide_name": 0,
          "bits": [ 1833 ],
          "attributes": {
            "hdlname": "tb fifo_test interface_fifo pin_ctrl_ui__readwrite__rw_copi__read_active",
            "src": "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/controller_pin.py:57"
          }
        },
        "tb.fifo_test.interface_fifo.pin_ctrl_ui__refresh__clk_en": {
          "hide_name": 0,
          "bits": [ 1772 ],
          "attributes": {
            "hdlname": "tb fifo_test interface_fifo pin_ctrl_ui__refresh__clk_en",
            "src": "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/controller_pin.py:57"
          }
        },
        "tb.fifo_test.interface_fifo.pin_ctrl_ui__refresh__cmd": {
          "hide_name": 0,
          "bits": [ 1767, 1860, 1775, 1864 ],
          "attributes": {
            "enum_base_type": "sdram_cmds",
            "enum_value_0000": "CMD_DESL",
            "enum_value_0001": "CMD_NOP",
            "enum_value_0010": "CMD_BST",
            "enum_value_0011": "CMD_READ",
            "enum_value_0100": "CMD_READ_AP",
            "enum_value_0101": "CMD_WRITE",
            "enum_value_0110": "CMD_WRITE_AP",
            "enum_value_0111": "CMD_ACT",
            "enum_value_1000": "CMD_PRE",
            "enum_value_1001": "CMD_PALL",
            "enum_value_1010": "CMD_REF",
            "enum_value_1011": "CMD_SELF",
            "enum_value_1100": "CMD_MRS",
            "enum_value_1101": "CMD_ILLEGAL",
            "hdlname": "tb fifo_test interface_fifo pin_ctrl_ui__refresh__cmd",
            "src": "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/controller_pin.py:57"
          }
        },
        "tb.fifo_test.interface_fifo.pin_ctrl_ui__refresh__dqm": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "tb fifo_test interface_fifo pin_ctrl_ui__refresh__dqm",
            "src": "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/controller_pin.py:57"
          }
        },
        "tb.fifo_test.interface_fifo.pin_ctrl_ui__refresh__dqm$next": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "tb fifo_test interface_fifo pin_ctrl_ui__refresh__dqm$next",
            "src": "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/controller_pin.py:57"
          }
        },
        "tb.fifo_test.interface_fifo.pin_ctrl_ui__refresh__rw_copi__a": {
          "hide_name": 0,
          "bits": [ 1852, 1852, "0", "0", 1852, 1852, "0", "0", "0", "0", "0", "0", "0" ],
          "attributes": {
            "hdlname": "tb fifo_test interface_fifo pin_ctrl_ui__refresh__rw_copi__a",
            "src": "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/controller_pin.py:57"
          }
        },
        "tb.fifo_test.interface_fifo.pin_ctrl_ui__refresh__rw_copi__ba": {
          "hide_name": 0,
          "bits": [ "0", "0" ],
          "attributes": {
            "hdlname": "tb fifo_test interface_fifo pin_ctrl_ui__refresh__rw_copi__ba",
            "src": "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/controller_pin.py:57"
          }
        },
        "tb.fifo_test.interface_fifo.pin_ctrl_ui__refresh__rw_copi__ba$next": {
          "hide_name": 0,
          "bits": [ "0", "0" ],
          "attributes": {
            "hdlname": "tb fifo_test interface_fifo pin_ctrl_ui__refresh__rw_copi__ba$next",
            "src": "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/controller_pin.py:57"
          }
        },
        "tb.fifo_test.interface_fifo.pin_ctrl_ui__refresh__rw_copi__dq": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
          "attributes": {
            "hdlname": "tb fifo_test interface_fifo pin_ctrl_ui__refresh__rw_copi__dq",
            "src": "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/controller_pin.py:57"
          }
        },
        "tb.fifo_test.interface_fifo.pin_ctrl_ui__refresh__rw_copi__dq$next": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
          "attributes": {
            "hdlname": "tb fifo_test interface_fifo pin_ctrl_ui__refresh__rw_copi__dq$next",
            "src": "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/controller_pin.py:57"
          }
        },
        "tb.fifo_test.interface_fifo.pin_ctrl_ui__refresh__rw_copi__dq_oen": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "tb fifo_test interface_fifo pin_ctrl_ui__refresh__rw_copi__dq_oen",
            "src": "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/controller_pin.py:57"
          }
        },
        "tb.fifo_test.interface_fifo.pin_ctrl_ui__refresh__rw_copi__dq_oen$next": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "tb fifo_test interface_fifo pin_ctrl_ui__refresh__rw_copi__dq_oen$next",
            "src": "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/controller_pin.py:57"
          }
        },
        "tb.fifo_test.interface_fifo.pin_ctrl_ui__refresh__rw_copi__read_active": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "tb fifo_test interface_fifo pin_ctrl_ui__refresh__rw_copi__read_active",
            "src": "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/controller_pin.py:57"
          }
        },
        "tb.fifo_test.interface_fifo.pin_ctrl_ui__refresh__rw_copi__read_active$next": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "tb fifo_test interface_fifo pin_ctrl_ui__refresh__rw_copi__read_active$next",
            "src": "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/controller_pin.py:57"
          }
        },
        "tb.fifo_test.interface_fifo.ram_wont_overfill": {
          "hide_name": 0,
          "bits": [ 1909 ],
          "attributes": {
            "hdlname": "tb fifo_test interface_fifo ram_wont_overfill",
            "src": "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/interface_fifo.py:266"
          }
        },
        "tb.fifo_test.interface_fifo.ram_wont_overfill_TRELLIS_FF_Q_DI": {
          "hide_name": 0,
          "bits": [ 1908 ],
          "attributes": {
          }
        },
        "tb.fifo_test.interface_fifo.ram_wont_overfill_TRELLIS_FF_Q_DI_LUT4_Z_D": {
          "hide_name": 0,
          "bits": [ 1010, 1924, 3509, 1921, 3510, 1918, 3511, 1914, 3512, 1915, 3513, 1936, 3514, 1933, 3515, 1930, 3516, 1927, 3517, 1911, 3518, 1910 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/interface_fifo.py:275|/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/arith_map.v:38.23-38.25",
            "unused_bits": "2 4 6 8 10 12 14 16 18 20"
          }
        },
        "tb.fifo_test.interface_fifo.ram_wont_overfill_TRELLIS_FF_Q_DI_LUT4_Z_D_CCU2C_COUT_S0": {
          "hide_name": 0,
          "bits": [ 1941, 1942, 1925, 1926, 1922, 1923, 1919, 1920, 1916, 1917, 1939, 1940, 1937, 1938, 1934, 1935, 1931, 1932, 1928, 1929, 1912, 1913 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/interface_fifo.py:275|/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/arith_map.v:34.26-34.27",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21"
          }
        },
        "tb.fifo_test.interface_fifo.ram_wont_overfill_TRELLIS_FF_Q_DI_LUT4_Z_D_CCU2C_COUT_S0_CCU2C_S0_COUT": {
          "hide_name": 0,
          "bits": [ "1", 1010, 1924, 3509, 1921, 3510, 1918, 3511, 1914, 3512, 1915, 3513, 1936, 3514, 1933, 3515, 1930, 3516, 1927, 3517, 1911, 3518 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/interface_fifo.py:275|/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/arith_map.v:63.22-63.23",
            "unused_bits": "3 5 7 9 11 13 15 17 19 21"
          }
        },
        "tb.fifo_test.interface_fifo.ram_wont_overread": {
          "hide_name": 0,
          "bits": [ 1943 ],
          "attributes": {
            "hdlname": "tb fifo_test interface_fifo ram_wont_overread",
            "src": "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/interface_fifo.py:270"
          }
        },
        "tb.fifo_test.interface_fifo.ram_wont_overread_TRELLIS_FF_Q_DI": {
          "hide_name": 0,
          "bits": [ 1944 ],
          "attributes": {
          }
        },
        "tb.fifo_test.interface_fifo.ram_wont_overread_TRELLIS_FF_Q_DI_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 1945 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:133.22-133.24"
          }
        },
        "tb.fifo_test.interface_fifo.ram_wont_overread_TRELLIS_FF_Q_DI_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 1946 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:133.18-133.20"
          }
        },
        "tb.fifo_test.interface_fifo.ram_wont_overread_TRELLIS_FF_Q_DI_PFUMX_Z_C0": {
          "hide_name": 0,
          "bits": [ 874, 1948, 1949, 892, 1947 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "tb.fifo_test.interface_fifo.ram_wont_overread_TRELLIS_FF_Q_DI_PFUMX_Z_C0_CCU2C_COUT_S0": {
          "hide_name": 0,
          "bits": [ 1980, 1981, 1964, 1965, 1961, 1962, 1958, 1959, 1955, 1956, 1978, 1979, 1976, 1977, 1973, 1974, 1970, 1971, 1967, 1968, 1951, 1952 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/interface_fifo.py:284|/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/arith_map.v:34.26-34.27",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21"
          }
        },
        "tb.fifo_test.interface_fifo.ram_wont_overread_TRELLIS_FF_Q_DI_PFUMX_Z_C0_CCU2C_COUT_S0_CCU2C_S0_COUT": {
          "hide_name": 0,
          "bits": [ "1", 3519, 1963, 3520, 1960, 3521, 1957, 3522, 1953, 3523, 1954, 3524, 1975, 3525, 1972, 3526, 1969, 3527, 1966, 3528, 1950, 3529 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/interface_fifo.py:284|/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/arith_map.v:63.22-63.23",
            "unused_bits": "1 3 5 7 9 11 13 15 17 19 21"
          }
        },
        "tb.fifo_test.interface_fifo.ram_wont_overread_TRELLIS_FF_Q_DI_PFUMX_Z_C0_LUT4_Z_1_A": {
          "hide_name": 0,
          "bits": [ 1982, 1983, 1984, 1985 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "tb.fifo_test.interface_fifo.readwriter._controller_pin_ui__clk_en": {
          "hide_name": 0,
          "bits": [ 1987 ],
          "attributes": {
            "hdlname": "tb fifo_test interface_fifo readwriter _controller_pin_ui__clk_en",
            "src": "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/controller_readwrite.py:168"
          }
        },
        "tb.fifo_test.interface_fifo.readwriter._controller_pin_ui__clk_en$next": {
          "hide_name": 0,
          "bits": [ 1986 ],
          "attributes": {
            "hdlname": "tb fifo_test interface_fifo readwriter _controller_pin_ui__clk_en$next",
            "src": "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/controller_readwrite.py:168"
          }
        },
        "tb.fifo_test.interface_fifo.readwriter._controller_pin_ui__cmd": {
          "hide_name": 0,
          "bits": [ 1993, 1991, 1989, "0" ],
          "attributes": {
            "hdlname": "tb fifo_test interface_fifo readwriter _controller_pin_ui__cmd",
            "src": "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/controller_readwrite.py:168"
          }
        },
        "tb.fifo_test.interface_fifo.readwriter._controller_pin_ui__cmd_TRELLIS_FF_Q_DI": {
          "hide_name": 0,
          "bits": [ 1992, 1990, 1988 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/controller_readwrite.py:319|/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/controller_readwrite.py:245|/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/techmap.v:575.21-575.22"
          }
        },
        "tb.fifo_test.interface_fifo.readwriter._controller_pin_ui__cmd_TRELLIS_FF_Q_DI_L6MUX21_Z_D0": {
          "hide_name": 0,
          "bits": [ 1994 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:141.34-141.36"
          }
        },
        "tb.fifo_test.interface_fifo.readwriter._controller_pin_ui__cmd_TRELLIS_FF_Q_DI_L6MUX21_Z_D0_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 1997 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:141.22-141.24"
          }
        },
        "tb.fifo_test.interface_fifo.readwriter._controller_pin_ui__cmd_TRELLIS_FF_Q_DI_L6MUX21_Z_D0_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 1998 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:141.18-141.20"
          }
        },
        "tb.fifo_test.interface_fifo.readwriter._controller_pin_ui__cmd_TRELLIS_FF_Q_DI_L6MUX21_Z_D1": {
          "hide_name": 0,
          "bits": [ 1995 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:141.38-141.40"
          }
        },
        "tb.fifo_test.interface_fifo.readwriter._controller_pin_ui__cmd_TRELLIS_FF_Q_DI_L6MUX21_Z_D1_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 2000 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:141.30-141.32"
          }
        },
        "tb.fifo_test.interface_fifo.readwriter._controller_pin_ui__cmd_TRELLIS_FF_Q_DI_L6MUX21_Z_D1_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 2001 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:141.26-141.28"
          }
        },
        "tb.fifo_test.interface_fifo.readwriter._controller_pin_ui__cmd_TRELLIS_FF_Q_DI_LUT4_Z_B": {
          "hide_name": 0,
          "bits": [ 2006, 2007, 2008, 2011 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "tb.fifo_test.interface_fifo.readwriter._controller_pin_ui__cmd_TRELLIS_FF_Q_DI_LUT4_Z_B_LUT4_A_Z": {
          "hide_name": 0,
          "bits": [ 2129, 2119, 2113, 2063, 2106, 2099, 2096, 2049, 2033, 2018, 2015, 2012, 2010 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/controller_readwrite.py:319|/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/controller_readwrite.py:245|/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/techmap.v:575.21-575.22"
          }
        },
        "tb.fifo_test.interface_fifo.readwriter._controller_pin_ui__cmd_TRELLIS_FF_Q_DI_LUT4_Z_B_LUT4_A_Z_LUT4_Z_1_C": {
          "hide_name": 0,
          "bits": [ 2016, 2017 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "tb.fifo_test.interface_fifo.readwriter._controller_pin_ui__cmd_TRELLIS_FF_Q_DI_LUT4_Z_B_LUT4_A_Z_LUT4_Z_1_C_PFUMX_Z_1_ALUT": {
          "hide_name": 0,
          "bits": [ 2022 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:133.22-133.24"
          }
        },
        "tb.fifo_test.interface_fifo.readwriter._controller_pin_ui__cmd_TRELLIS_FF_Q_DI_LUT4_Z_B_LUT4_A_Z_LUT4_Z_1_C_PFUMX_Z_1_BLUT": {
          "hide_name": 0,
          "bits": [ 2023 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:133.18-133.20"
          }
        },
        "tb.fifo_test.interface_fifo.readwriter._controller_pin_ui__cmd_TRELLIS_FF_Q_DI_LUT4_Z_B_LUT4_A_Z_LUT4_Z_1_C_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 2019 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:133.22-133.24"
          }
        },
        "tb.fifo_test.interface_fifo.readwriter._controller_pin_ui__cmd_TRELLIS_FF_Q_DI_LUT4_Z_B_LUT4_A_Z_LUT4_Z_1_C_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 2020 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:133.18-133.20"
          }
        },
        "tb.fifo_test.interface_fifo.readwriter._controller_pin_ui__cmd_TRELLIS_FF_Q_DI_LUT4_Z_B_LUT4_A_Z_LUT4_Z_2_B": {
          "hide_name": 0,
          "bits": [ 2030, 2031, 2032 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "tb.fifo_test.interface_fifo.readwriter._controller_pin_ui__cmd_TRELLIS_FF_Q_DI_LUT4_Z_B_LUT4_A_Z_LUT4_Z_2_B_PFUMX_Z_1_ALUT": {
          "hide_name": 0,
          "bits": [ 2037 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:133.22-133.24"
          }
        },
        "tb.fifo_test.interface_fifo.readwriter._controller_pin_ui__cmd_TRELLIS_FF_Q_DI_LUT4_Z_B_LUT4_A_Z_LUT4_Z_2_B_PFUMX_Z_1_BLUT": {
          "hide_name": 0,
          "bits": [ 2038 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:133.18-133.20"
          }
        },
        "tb.fifo_test.interface_fifo.readwriter._controller_pin_ui__cmd_TRELLIS_FF_Q_DI_LUT4_Z_B_LUT4_A_Z_LUT4_Z_2_B_PFUMX_Z_2_ALUT": {
          "hide_name": 0,
          "bits": [ 2040 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:133.22-133.24"
          }
        },
        "tb.fifo_test.interface_fifo.readwriter._controller_pin_ui__cmd_TRELLIS_FF_Q_DI_LUT4_Z_B_LUT4_A_Z_LUT4_Z_2_B_PFUMX_Z_2_BLUT": {
          "hide_name": 0,
          "bits": [ 2041 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:133.18-133.20"
          }
        },
        "tb.fifo_test.interface_fifo.readwriter._controller_pin_ui__cmd_TRELLIS_FF_Q_DI_LUT4_Z_B_LUT4_A_Z_LUT4_Z_2_B_PFUMX_Z_2_C0": {
          "hide_name": 0,
          "bits": [ 2043, 2044, 2027, 2026, 2042 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "tb.fifo_test.interface_fifo.readwriter._controller_pin_ui__cmd_TRELLIS_FF_Q_DI_LUT4_Z_B_LUT4_A_Z_LUT4_Z_2_B_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 2034 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:133.22-133.24"
          }
        },
        "tb.fifo_test.interface_fifo.readwriter._controller_pin_ui__cmd_TRELLIS_FF_Q_DI_LUT4_Z_B_LUT4_A_Z_LUT4_Z_2_B_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 2035 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:133.18-133.20"
          }
        },
        "tb.fifo_test.interface_fifo.readwriter._controller_pin_ui__cmd_TRELLIS_FF_Q_DI_LUT4_Z_B_LUT4_A_Z_LUT4_Z_3_B": {
          "hide_name": 0,
          "bits": [ 2046, 2047, 2048 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "tb.fifo_test.interface_fifo.readwriter._controller_pin_ui__cmd_TRELLIS_FF_Q_DI_LUT4_Z_B_LUT4_A_Z_LUT4_Z_3_B_PFUMX_Z_1_ALUT": {
          "hide_name": 0,
          "bits": [ 2053 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:133.22-133.24"
          }
        },
        "tb.fifo_test.interface_fifo.readwriter._controller_pin_ui__cmd_TRELLIS_FF_Q_DI_LUT4_Z_B_LUT4_A_Z_LUT4_Z_3_B_PFUMX_Z_1_BLUT": {
          "hide_name": 0,
          "bits": [ 2054 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:133.18-133.20"
          }
        },
        "tb.fifo_test.interface_fifo.readwriter._controller_pin_ui__cmd_TRELLIS_FF_Q_DI_LUT4_Z_B_LUT4_A_Z_LUT4_Z_3_B_PFUMX_Z_2_ALUT": {
          "hide_name": 0,
          "bits": [ 2056 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:133.22-133.24"
          }
        },
        "tb.fifo_test.interface_fifo.readwriter._controller_pin_ui__cmd_TRELLIS_FF_Q_DI_LUT4_Z_B_LUT4_A_Z_LUT4_Z_3_B_PFUMX_Z_2_BLUT": {
          "hide_name": 0,
          "bits": [ 2057 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:133.18-133.20"
          }
        },
        "tb.fifo_test.interface_fifo.readwriter._controller_pin_ui__cmd_TRELLIS_FF_Q_DI_LUT4_Z_B_LUT4_A_Z_LUT4_Z_3_B_PFUMX_Z_2_C0": {
          "hide_name": 0,
          "bits": [ 2043, 2044, 2027, 2026, 2058 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "tb.fifo_test.interface_fifo.readwriter._controller_pin_ui__cmd_TRELLIS_FF_Q_DI_LUT4_Z_B_LUT4_A_Z_LUT4_Z_3_B_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 2050 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:133.22-133.24"
          }
        },
        "tb.fifo_test.interface_fifo.readwriter._controller_pin_ui__cmd_TRELLIS_FF_Q_DI_LUT4_Z_B_LUT4_A_Z_LUT4_Z_3_B_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 2051 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:133.18-133.20"
          }
        },
        "tb.fifo_test.interface_fifo.readwriter._controller_pin_ui__cmd_TRELLIS_FF_Q_DI_LUT4_Z_B_LUT4_A_Z_LUT4_Z_4_B": {
          "hide_name": 0,
          "bits": [ 2060, 2061, 2062 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "tb.fifo_test.interface_fifo.readwriter._controller_pin_ui__cmd_TRELLIS_FF_Q_DI_LUT4_Z_B_LUT4_A_Z_LUT4_Z_4_B_PFUMX_Z_1_ALUT": {
          "hide_name": 0,
          "bits": [ 2067 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:133.22-133.24"
          }
        },
        "tb.fifo_test.interface_fifo.readwriter._controller_pin_ui__cmd_TRELLIS_FF_Q_DI_LUT4_Z_B_LUT4_A_Z_LUT4_Z_4_B_PFUMX_Z_1_BLUT": {
          "hide_name": 0,
          "bits": [ 2068 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:133.18-133.20"
          }
        },
        "tb.fifo_test.interface_fifo.readwriter._controller_pin_ui__cmd_TRELLIS_FF_Q_DI_LUT4_Z_B_LUT4_A_Z_LUT4_Z_4_B_PFUMX_Z_2_ALUT": {
          "hide_name": 0,
          "bits": [ 2070 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:133.22-133.24"
          }
        },
        "tb.fifo_test.interface_fifo.readwriter._controller_pin_ui__cmd_TRELLIS_FF_Q_DI_LUT4_Z_B_LUT4_A_Z_LUT4_Z_4_B_PFUMX_Z_2_BLUT": {
          "hide_name": 0,
          "bits": [ 2071 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:133.18-133.20"
          }
        },
        "tb.fifo_test.interface_fifo.readwriter._controller_pin_ui__cmd_TRELLIS_FF_Q_DI_LUT4_Z_B_LUT4_A_Z_LUT4_Z_4_B_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 2064 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:133.22-133.24"
          }
        },
        "tb.fifo_test.interface_fifo.readwriter._controller_pin_ui__cmd_TRELLIS_FF_Q_DI_LUT4_Z_B_LUT4_A_Z_LUT4_Z_4_B_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 2065 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:133.18-133.20"
          }
        },
        "tb.fifo_test.interface_fifo.readwriter._controller_pin_ui__cmd_TRELLIS_FF_Q_DI_LUT4_Z_B_LUT4_A_Z_LUT4_Z_C": {
          "hide_name": 0,
          "bits": [ 2013, 2014 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "tb.fifo_test.interface_fifo.readwriter._controller_pin_ui__cmd_TRELLIS_FF_Q_DI_LUT4_Z_B_LUT4_A_Z_LUT4_Z_C_PFUMX_Z_1_ALUT": {
          "hide_name": 0,
          "bits": [ 2076 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:133.22-133.24"
          }
        },
        "tb.fifo_test.interface_fifo.readwriter._controller_pin_ui__cmd_TRELLIS_FF_Q_DI_LUT4_Z_B_LUT4_A_Z_LUT4_Z_C_PFUMX_Z_1_ALUT_LUT4_Z_A": {
          "hide_name": 0,
          "bits": [ 2025, 2002, 2026, 2027, 2069 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "tb.fifo_test.interface_fifo.readwriter._controller_pin_ui__cmd_TRELLIS_FF_Q_DI_LUT4_Z_B_LUT4_A_Z_LUT4_Z_C_PFUMX_Z_1_ALUT_LUT4_Z_A_L6MUX21_Z_D0": {
          "hide_name": 0,
          "bits": [ 2079 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:141.34-141.36"
          }
        },
        "tb.fifo_test.interface_fifo.readwriter._controller_pin_ui__cmd_TRELLIS_FF_Q_DI_LUT4_Z_B_LUT4_A_Z_LUT4_Z_C_PFUMX_Z_1_ALUT_LUT4_Z_A_L6MUX21_Z_D0_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 2082 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:141.22-141.24"
          }
        },
        "tb.fifo_test.interface_fifo.readwriter._controller_pin_ui__cmd_TRELLIS_FF_Q_DI_LUT4_Z_B_LUT4_A_Z_LUT4_Z_C_PFUMX_Z_1_ALUT_LUT4_Z_A_L6MUX21_Z_D0_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 2083 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:141.18-141.20"
          }
        },
        "tb.fifo_test.interface_fifo.readwriter._controller_pin_ui__cmd_TRELLIS_FF_Q_DI_LUT4_Z_B_LUT4_A_Z_LUT4_Z_C_PFUMX_Z_1_ALUT_LUT4_Z_A_L6MUX21_Z_D1": {
          "hide_name": 0,
          "bits": [ 2080 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:141.38-141.40"
          }
        },
        "tb.fifo_test.interface_fifo.readwriter._controller_pin_ui__cmd_TRELLIS_FF_Q_DI_LUT4_Z_B_LUT4_A_Z_LUT4_Z_C_PFUMX_Z_1_ALUT_LUT4_Z_A_L6MUX21_Z_D1_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 2088 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:141.30-141.32"
          }
        },
        "tb.fifo_test.interface_fifo.readwriter._controller_pin_ui__cmd_TRELLIS_FF_Q_DI_LUT4_Z_B_LUT4_A_Z_LUT4_Z_C_PFUMX_Z_1_ALUT_LUT4_Z_A_L6MUX21_Z_D1_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 2089 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:141.26-141.28"
          }
        },
        "tb.fifo_test.interface_fifo.readwriter._controller_pin_ui__cmd_TRELLIS_FF_Q_DI_LUT4_Z_B_LUT4_A_Z_LUT4_Z_C_PFUMX_Z_1_ALUT_LUT4_Z_A_LUT4_B_Z": {
          "hide_name": 0,
          "bits": [ 2114, 2093, 2115, 2091, 1992 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "tb.fifo_test.interface_fifo.readwriter._controller_pin_ui__cmd_TRELLIS_FF_Q_DI_LUT4_Z_B_LUT4_A_Z_LUT4_Z_C_PFUMX_Z_1_BLUT": {
          "hide_name": 0,
          "bits": [ 2077 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:133.18-133.20"
          }
        },
        "tb.fifo_test.interface_fifo.readwriter._controller_pin_ui__cmd_TRELLIS_FF_Q_DI_LUT4_Z_B_LUT4_A_Z_LUT4_Z_C_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 2073 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:133.22-133.24"
          }
        },
        "tb.fifo_test.interface_fifo.readwriter._controller_pin_ui__cmd_TRELLIS_FF_Q_DI_LUT4_Z_B_LUT4_A_Z_LUT4_Z_C_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 2074 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:133.18-133.20"
          }
        },
        "tb.fifo_test.interface_fifo.readwriter._controller_pin_ui__cmd_TRELLIS_FF_Q_DI_LUT4_Z_B_LUT4_A_Z_PFUMX_Z_1_ALUT": {
          "hide_name": 0,
          "bits": [ 2097 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:133.22-133.24"
          }
        },
        "tb.fifo_test.interface_fifo.readwriter._controller_pin_ui__cmd_TRELLIS_FF_Q_DI_LUT4_Z_B_LUT4_A_Z_PFUMX_Z_1_BLUT": {
          "hide_name": 0,
          "bits": [ 2098 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:133.18-133.20"
          }
        },
        "tb.fifo_test.interface_fifo.readwriter._controller_pin_ui__cmd_TRELLIS_FF_Q_DI_LUT4_Z_B_LUT4_A_Z_PFUMX_Z_1_BLUT_LUT4_Z_B": {
          "hide_name": 0,
          "bits": [ 2100, 2102, 2101, 2091, 1992 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "tb.fifo_test.interface_fifo.readwriter._controller_pin_ui__cmd_TRELLIS_FF_Q_DI_LUT4_Z_B_LUT4_A_Z_PFUMX_Z_2_ALUT": {
          "hide_name": 0,
          "bits": [ 2104 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:133.22-133.24"
          }
        },
        "tb.fifo_test.interface_fifo.readwriter._controller_pin_ui__cmd_TRELLIS_FF_Q_DI_LUT4_Z_B_LUT4_A_Z_PFUMX_Z_2_BLUT": {
          "hide_name": 0,
          "bits": [ 2105 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:133.18-133.20"
          }
        },
        "tb.fifo_test.interface_fifo.readwriter._controller_pin_ui__cmd_TRELLIS_FF_Q_DI_LUT4_Z_B_LUT4_A_Z_PFUMX_Z_2_BLUT_LUT4_Z_B": {
          "hide_name": 0,
          "bits": [ 2107, 2109, 2108, 2091, 1992 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "tb.fifo_test.interface_fifo.readwriter._controller_pin_ui__cmd_TRELLIS_FF_Q_DI_LUT4_Z_B_LUT4_A_Z_PFUMX_Z_3_ALUT": {
          "hide_name": 0,
          "bits": [ 2111 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:133.22-133.24"
          }
        },
        "tb.fifo_test.interface_fifo.readwriter._controller_pin_ui__cmd_TRELLIS_FF_Q_DI_LUT4_Z_B_LUT4_A_Z_PFUMX_Z_3_BLUT": {
          "hide_name": 0,
          "bits": [ 2112 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:133.18-133.20"
          }
        },
        "tb.fifo_test.interface_fifo.readwriter._controller_pin_ui__cmd_TRELLIS_FF_Q_DI_LUT4_Z_B_LUT4_A_Z_PFUMX_Z_4_ALUT": {
          "hide_name": 0,
          "bits": [ 2116 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:133.22-133.24"
          }
        },
        "tb.fifo_test.interface_fifo.readwriter._controller_pin_ui__cmd_TRELLIS_FF_Q_DI_LUT4_Z_B_LUT4_A_Z_PFUMX_Z_4_BLUT": {
          "hide_name": 0,
          "bits": [ 2117 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:133.18-133.20"
          }
        },
        "tb.fifo_test.interface_fifo.readwriter._controller_pin_ui__cmd_TRELLIS_FF_Q_DI_LUT4_Z_B_LUT4_A_Z_PFUMX_Z_4_C0": {
          "hide_name": 0,
          "bits": [ 2120, 2121, 2122, 2008, 2118 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "tb.fifo_test.interface_fifo.readwriter._controller_pin_ui__cmd_TRELLIS_FF_Q_DI_LUT4_Z_B_LUT4_A_Z_PFUMX_Z_5_ALUT": {
          "hide_name": 0,
          "bits": [ 2126 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:133.22-133.24"
          }
        },
        "tb.fifo_test.interface_fifo.readwriter._controller_pin_ui__cmd_TRELLIS_FF_Q_DI_LUT4_Z_B_LUT4_A_Z_PFUMX_Z_5_BLUT": {
          "hide_name": 0,
          "bits": [ 2127 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:133.18-133.20"
          }
        },
        "tb.fifo_test.interface_fifo.readwriter._controller_pin_ui__cmd_TRELLIS_FF_Q_DI_LUT4_Z_B_LUT4_A_Z_PFUMX_Z_5_C0": {
          "hide_name": 0,
          "bits": [ 2130, 2131, 2132, 2008, 2128 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "tb.fifo_test.interface_fifo.readwriter._controller_pin_ui__cmd_TRELLIS_FF_Q_DI_LUT4_Z_B_LUT4_A_Z_PFUMX_Z_5_C0_LUT4_Z_2_D": {
          "hide_name": 0,
          "bits": [ 2135, 2125, 2093, 2072, 2109, 2102, 2140, 2058, 2042, "0", "0", "0", "0", 3530, 3531, 3532, 3533, 3534, 3535, 3536, 3537, 3538, 3539, 3540, 3541, 3542 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/controller_readwrite.py:319|/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/controller_readwrite.py:245|/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/techmap.v:571.28-571.29",
            "unused_bits": "13 14 15 16 17 18 19 20 21 22 23 24 25"
          }
        },
        "tb.fifo_test.interface_fifo.readwriter._controller_pin_ui__cmd_TRELLIS_FF_Q_DI_LUT4_Z_B_LUT4_A_Z_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 2094 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:133.22-133.24"
          }
        },
        "tb.fifo_test.interface_fifo.readwriter._controller_pin_ui__cmd_TRELLIS_FF_Q_DI_LUT4_Z_B_LUT4_A_Z_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 2095 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:133.18-133.20"
          }
        },
        "tb.fifo_test.interface_fifo.readwriter._controller_pin_ui__cmd_TRELLIS_FF_Q_DI_LUT4_Z_B_LUT4_A_Z_PFUMX_Z_BLUT_LUT4_Z_B": {
          "hide_name": 0,
          "bits": [ 2138, 2140, 2139, 2091, 1992 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "tb.fifo_test.interface_fifo.readwriter._controller_pin_ui__dqm": {
          "hide_name": 0,
          "bits": [ 2146 ],
          "attributes": {
            "hdlname": "tb fifo_test interface_fifo readwriter _controller_pin_ui__dqm",
            "src": "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/controller_readwrite.py:168"
          }
        },
        "tb.fifo_test.interface_fifo.readwriter._controller_pin_ui__rw_cipo__dq": {
          "hide_name": 0,
          "bits": [ 2162, 2160, 2158, 2156, 2154, 2152, 2178, 2176, 2174, 2172, 2170, 2168, 2166, 2164, 2150, 2148 ],
          "attributes": {
            "hdlname": "tb fifo_test interface_fifo readwriter _controller_pin_ui__rw_cipo__dq",
            "src": "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/controller_readwrite.py:168"
          }
        },
        "tb.fifo_test.interface_fifo.readwriter._controller_pin_ui__rw_cipo__read_active": {
          "hide_name": 0,
          "bits": [ 2180 ],
          "attributes": {
            "hdlname": "tb fifo_test interface_fifo readwriter _controller_pin_ui__rw_cipo__read_active",
            "src": "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/controller_readwrite.py:168"
          }
        },
        "tb.fifo_test.interface_fifo.readwriter._controller_pin_ui__rw_copi__a": {
          "hide_name": 0,
          "bits": [ 2133, 2123, 2114, 2066, 2107, 2100, 2138, 2052, 2036, 2021, 2075, 2011, 2009 ],
          "attributes": {
            "hdlname": "tb fifo_test interface_fifo readwriter _controller_pin_ui__rw_copi__a",
            "src": "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/controller_readwrite.py:168"
          }
        },
        "tb.fifo_test.interface_fifo.readwriter._controller_pin_ui__rw_copi__ba": {
          "hide_name": 0,
          "bits": [ 2184, 2182 ],
          "attributes": {
            "hdlname": "tb fifo_test interface_fifo readwriter _controller_pin_ui__rw_copi__ba",
            "src": "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/controller_readwrite.py:168"
          }
        },
        "tb.fifo_test.interface_fifo.readwriter._controller_pin_ui__rw_copi__ba_TRELLIS_FF_Q_DI": {
          "hide_name": 0,
          "bits": [ 2183, 2181 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/controller_readwrite.py:319|/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/controller_readwrite.py:245|/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/techmap.v:575.21-575.22"
          }
        },
        "tb.fifo_test.interface_fifo.readwriter._controller_pin_ui__rw_copi__ba_TRELLIS_FF_Q_DI_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 2185 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:133.22-133.24"
          }
        },
        "tb.fifo_test.interface_fifo.readwriter._controller_pin_ui__rw_copi__ba_TRELLIS_FF_Q_DI_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 2186 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:133.18-133.20"
          }
        },
        "tb.fifo_test.interface_fifo.readwriter._controller_pin_ui__rw_copi__dq": {
          "hide_name": 0,
          "bits": [ 2203, 2201, 2199, 2197, 2195, 2193, 2219, 2217, 2215, 2213, 2211, 2209, 2207, 2205, 2191, 2189 ],
          "attributes": {
            "hdlname": "tb fifo_test interface_fifo readwriter _controller_pin_ui__rw_copi__dq",
            "src": "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/controller_readwrite.py:168"
          }
        },
        "tb.fifo_test.interface_fifo.readwriter._controller_pin_ui__rw_copi__dq_TRELLIS_FF_Q_DI": {
          "hide_name": 0,
          "bits": [ 2202, 2200, 2198, 2196, 2194, 2192, 2218, 2216, 2214, 2212, 2210, 2208, 2206, 2204, 2190, 2188 ],
          "attributes": {
            "amaranth.sample_reg": "00000000000000000000000000000001",
            "src": "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/controller_readwrite.py:308"
          }
        },
        "tb.fifo_test.interface_fifo.readwriter._controller_pin_ui__rw_copi__dq_TRELLIS_FF_Q_DI_TRELLIS_FF_Q_DI": {
          "hide_name": 0,
          "bits": [ 2227, 2226, 2225, 2224, 2223, 2222, 2235, 2234, 2233, 2232, 2231, 2230, 2229, 2228, 2221, 2220 ],
          "attributes": {
            "amaranth.sample_reg": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:572"
          }
        },
        "tb.fifo_test.interface_fifo.readwriter._controller_pin_ui__rw_copi__dq_oen": {
          "hide_name": 0,
          "bits": [ 2238 ],
          "attributes": {
            "hdlname": "tb fifo_test interface_fifo readwriter _controller_pin_ui__rw_copi__dq_oen",
            "src": "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/controller_readwrite.py:168"
          }
        },
        "tb.fifo_test.interface_fifo.readwriter._controller_pin_ui__rw_copi__dq_oen_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 2236 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:133.22-133.24"
          }
        },
        "tb.fifo_test.interface_fifo.readwriter._controller_pin_ui__rw_copi__dq_oen_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 2237 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:133.18-133.20"
          }
        },
        "tb.fifo_test.interface_fifo.readwriter._controller_pin_ui__rw_copi__read_active": {
          "hide_name": 0,
          "bits": [ 2243 ],
          "attributes": {
            "hdlname": "tb fifo_test interface_fifo readwriter _controller_pin_ui__rw_copi__read_active",
            "src": "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/controller_readwrite.py:168"
          }
        },
        "tb.fifo_test.interface_fifo.readwriter._ui__in_progress": {
          "hide_name": 0,
          "bits": [ 2248 ],
          "attributes": {
            "hdlname": "tb fifo_test interface_fifo readwriter _ui__in_progress",
            "src": "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/controller_readwrite.py:167"
          }
        },
        "tb.fifo_test.interface_fifo.readwriter._ui__r_cipo__r_data": {
          "hide_name": 0,
          "bits": [ 2256, 2255, 2254, 2253, 2252, 2251, 2264, 2263, 2262, 2261, 2260, 2259, 2258, 2257, 2250, 2249 ],
          "attributes": {
            "hdlname": "tb fifo_test interface_fifo readwriter _ui__r_cipo__r_data",
            "src": "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/controller_readwrite.py:167"
          }
        },
        "tb.fifo_test.interface_fifo.readwriter._ui__r_cipo__read_active": {
          "hide_name": 0,
          "bits": [ 2265 ],
          "attributes": {
            "hdlname": "tb fifo_test interface_fifo readwriter _ui__r_cipo__read_active",
            "src": "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/controller_readwrite.py:167"
          }
        },
        "tb.fifo_test.interface_fifo.readwriter._ui__rw_copi__addr": {
          "hide_name": 0,
          "bits": [ 2295, 2293, 2289, 2287, 2285, 2283, 2281, 2279, 2277, 2275, 2273, 2271, 2309, 2307, 2305, 2303, 2301, 2299, 2297, 2291, 2269, 2267 ],
          "attributes": {
            "hdlname": "tb fifo_test interface_fifo readwriter _ui__rw_copi__addr",
            "src": "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/controller_readwrite.py:167"
          }
        },
        "tb.fifo_test.interface_fifo.readwriter._ui__rw_copi__task": {
          "hide_name": 0,
          "bits": [ 2312, 2310 ],
          "attributes": {
            "hdlname": "tb fifo_test interface_fifo readwriter _ui__rw_copi__task",
            "src": "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/controller_readwrite.py:167"
          }
        },
        "tb.fifo_test.interface_fifo.readwriter._ui__rw_copi__task_TRELLIS_FF_DI_Q": {
          "hide_name": 0,
          "bits": [ 2313, 2311 ],
          "attributes": {
            "amaranth.sample_reg": "00000000000000000000000000000001",
            "src": "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/controller_readwrite.py:263"
          }
        },
        "tb.fifo_test.interface_fifo.readwriter._ui__rw_copi__task_TRELLIS_FF_DI_Q_TRELLIS_FF_DI_Q": {
          "hide_name": 0,
          "bits": [ 2315, 2314 ],
          "attributes": {
            "amaranth.sample_reg": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:572"
          }
        },
        "tb.fifo_test.interface_fifo.readwriter._ui__rw_copi__task_TRELLIS_FF_DI_Q_TRELLIS_FF_DI_Q_TRELLIS_FF_DI_Q": {
          "hide_name": 0,
          "bits": [ 2317, 2316 ],
          "attributes": {
            "amaranth.sample_reg": "00000000000000000000000000000001",
            "src": "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/controller_readwrite.py:279"
          }
        },
        "tb.fifo_test.interface_fifo.readwriter._ui__rw_copi__w_data": {
          "hide_name": 0,
          "bits": [ 2336, 2334, 2332, 2330, 2328, 2326, 2352, 2350, 2348, 2346, 2344, 2342, 2340, 2338, 2324, 2322 ],
          "attributes": {
            "hdlname": "tb fifo_test interface_fifo readwriter _ui__rw_copi__w_data",
            "src": "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/controller_readwrite.py:167"
          }
        },
        "tb.fifo_test.interface_fifo.readwriter.bank": {
          "hide_name": 0,
          "bits": [ 2353, 2364 ],
          "attributes": {
            "hdlname": "tb fifo_test interface_fifo readwriter bank",
            "src": "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/controller_readwrite.py:199"
          }
        },
        "tb.fifo_test.interface_fifo.readwriter.bank_LUT4_A_Z": {
          "hide_name": 0,
          "bits": [ 2085, 2086, 2087, 2090, 2084, 2081 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "tb.fifo_test.interface_fifo.readwriter.bank_LUT4_A_Z_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 2357 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:133.22-133.24"
          }
        },
        "tb.fifo_test.interface_fifo.readwriter.bank_LUT4_A_Z_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 2358 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:133.18-133.20"
          }
        },
        "tb.fifo_test.interface_fifo.readwriter.bank_LUT4_D_Z": {
          "hide_name": 0,
          "bits": [ 2090, 2081, 2084, 2372, 2368 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "tb.fifo_test.interface_fifo.readwriter.bank_LUT4_D_Z_PFUMX_Z_1_ALUT": {
          "hide_name": 0,
          "bits": [ 2369 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:133.22-133.24"
          }
        },
        "tb.fifo_test.interface_fifo.readwriter.bank_LUT4_D_Z_PFUMX_Z_1_BLUT": {
          "hide_name": 0,
          "bits": [ 2370 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:133.18-133.20"
          }
        },
        "tb.fifo_test.interface_fifo.readwriter.bank_LUT4_D_Z_PFUMX_Z_2_ALUT": {
          "hide_name": 0,
          "bits": [ 2377 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:133.22-133.24"
          }
        },
        "tb.fifo_test.interface_fifo.readwriter.bank_LUT4_D_Z_PFUMX_Z_2_BLUT": {
          "hide_name": 0,
          "bits": [ 2378 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:133.18-133.20"
          }
        },
        "tb.fifo_test.interface_fifo.readwriter.bank_LUT4_D_Z_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 2365 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:133.22-133.24"
          }
        },
        "tb.fifo_test.interface_fifo.readwriter.bank_LUT4_D_Z_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 2366 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:133.18-133.20"
          }
        },
        "tb.fifo_test.interface_fifo.readwriter.burst_index": {
          "hide_name": 0,
          "bits": [ 2354, 2355, 2356 ],
          "attributes": {
            "hdlname": "tb fifo_test interface_fifo readwriter burst_index",
            "src": "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/controller_readwrite.py:205"
          }
        },
        "tb.fifo_test.interface_fifo.readwriter.clk": {
          "hide_name": 0,
          "bits": [ 69 ],
          "attributes": {
            "hdlname": "tb fifo_test interface_fifo readwriter clk",
            "src": "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amtest/amtest/boards/ulx3s/common/clks.py:57"
          }
        },
        "tb.fifo_test.interface_fifo.readwriter.col": {
          "hide_name": 0,
          "bits": [ 2354, 2355, 2356, 2393, 2391, 2389, 2387, 2385, 2383 ],
          "attributes": {
            "hdlname": "tb fifo_test interface_fifo readwriter col",
            "src": "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/controller_readwrite.py:198"
          }
        },
        "tb.fifo_test.interface_fifo.readwriter.col_TRELLIS_FF_DI_Q": {
          "hide_name": 0,
          "bits": [ 2397, 2396, 2395, 2394, 2392, 2390, 2388, 2386, 2384 ],
          "attributes": {
            "amaranth.sample_reg": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:572"
          }
        },
        "tb.fifo_test.interface_fifo.readwriter.controller_pin_ui__clk_en": {
          "hide_name": 0,
          "bits": [ 1902 ],
          "attributes": {
            "hdlname": "tb fifo_test interface_fifo readwriter controller_pin_ui__clk_en",
            "src": "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/controller_readwrite.py:147"
          }
        },
        "tb.fifo_test.interface_fifo.readwriter.controller_pin_ui__cmd": {
          "hide_name": 0,
          "bits": [ 1867, 1866, 1865, "0" ],
          "attributes": {
            "enum_base_type": "sdram_cmds",
            "enum_value_0000": "CMD_DESL",
            "enum_value_0001": "CMD_NOP",
            "enum_value_0010": "CMD_BST",
            "enum_value_0011": "CMD_READ",
            "enum_value_0100": "CMD_READ_AP",
            "enum_value_0101": "CMD_WRITE",
            "enum_value_0110": "CMD_WRITE_AP",
            "enum_value_0111": "CMD_ACT",
            "enum_value_1000": "CMD_PRE",
            "enum_value_1001": "CMD_PALL",
            "enum_value_1010": "CMD_REF",
            "enum_value_1011": "CMD_SELF",
            "enum_value_1100": "CMD_MRS",
            "enum_value_1101": "CMD_ILLEGAL",
            "hdlname": "tb fifo_test interface_fifo readwriter controller_pin_ui__cmd",
            "src": "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/controller_readwrite.py:147"
          }
        },
        "tb.fifo_test.interface_fifo.readwriter.controller_pin_ui__dqm": {
          "hide_name": 0,
          "bits": [ 1868 ],
          "attributes": {
            "hdlname": "tb fifo_test interface_fifo readwriter controller_pin_ui__dqm",
            "src": "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/controller_readwrite.py:147"
          }
        },
        "tb.fifo_test.interface_fifo.readwriter.controller_pin_ui__rw_cipo__dq": {
          "hide_name": 0,
          "bits": [ 2161, 2159, 2157, 2155, 2153, 2151, 2177, 2175, 2173, 2171, 2169, 2167, 2165, 2163, 2149, 2147 ],
          "attributes": {
            "hdlname": "tb fifo_test interface_fifo readwriter controller_pin_ui__rw_cipo__dq",
            "src": "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/controller_readwrite.py:147"
          }
        },
        "tb.fifo_test.interface_fifo.readwriter.controller_pin_ui__rw_cipo__read_active": {
          "hide_name": 0,
          "bits": [ 2179 ],
          "attributes": {
            "hdlname": "tb fifo_test interface_fifo readwriter controller_pin_ui__rw_cipo__read_active",
            "src": "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/controller_readwrite.py:147"
          }
        },
        "tb.fifo_test.interface_fifo.readwriter.controller_pin_ui__rw_copi__a": {
          "hide_name": 0,
          "bits": [ 1873, 1872, 1871, 1881, 1880, 1879, 1878, 1877, 1876, 1875, 1874, 1870, 1869 ],
          "attributes": {
            "hdlname": "tb fifo_test interface_fifo readwriter controller_pin_ui__rw_copi__a",
            "src": "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/controller_readwrite.py:147"
          }
        },
        "tb.fifo_test.interface_fifo.readwriter.controller_pin_ui__rw_copi__ba": {
          "hide_name": 0,
          "bits": [ 1883, 1882 ],
          "attributes": {
            "hdlname": "tb fifo_test interface_fifo readwriter controller_pin_ui__rw_copi__ba",
            "src": "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/controller_readwrite.py:147"
          }
        },
        "tb.fifo_test.interface_fifo.readwriter.controller_pin_ui__rw_copi__dq": {
          "hide_name": 0,
          "bits": [ 1891, 1890, 1889, 1888, 1887, 1886, 1899, 1898, 1897, 1896, 1895, 1894, 1893, 1892, 1885, 1884 ],
          "attributes": {
            "hdlname": "tb fifo_test interface_fifo readwriter controller_pin_ui__rw_copi__dq",
            "src": "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/controller_readwrite.py:147"
          }
        },
        "tb.fifo_test.interface_fifo.readwriter.controller_pin_ui__rw_copi__dq_oen": {
          "hide_name": 0,
          "bits": [ 1900 ],
          "attributes": {
            "hdlname": "tb fifo_test interface_fifo readwriter controller_pin_ui__rw_copi__dq_oen",
            "src": "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/controller_readwrite.py:147"
          }
        },
        "tb.fifo_test.interface_fifo.readwriter.controller_pin_ui__rw_copi__read_active": {
          "hide_name": 0,
          "bits": [ 1901 ],
          "attributes": {
            "hdlname": "tb fifo_test interface_fifo readwriter controller_pin_ui__rw_copi__read_active",
            "src": "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/controller_readwrite.py:147"
          }
        },
        "tb.fifo_test.interface_fifo.readwriter.data": {
          "hide_name": 0,
          "bits": [ 2412, 2410, 2408, 2406, 2404, 2402, 2428, 2426, 2424, 2422, 2420, 2418, 2416, 2414, 2400, 2398 ],
          "attributes": {
            "hdlname": "tb fifo_test interface_fifo readwriter data",
            "src": "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/controller_readwrite.py:200"
          }
        },
        "tb.fifo_test.interface_fifo.readwriter.data_TRELLIS_FF_DI_Q": {
          "hide_name": 0,
          "bits": [ 2413, 2411, 2409, 2407, 2405, 2403, 2429, 2427, 2425, 2423, 2421, 2419, 2417, 2415, 2401, 2399 ],
          "attributes": {
            "amaranth.sample_reg": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:572"
          }
        },
        "tb.fifo_test.interface_fifo.readwriter.data_bus": {
          "hide_name": 0,
          "bits": [ 2436 ],
          "attributes": {
            "hdlname": "tb fifo_test interface_fifo readwriter data_bus",
            "src": "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/controller_readwrite.py:224"
          }
        },
        "tb.fifo_test.interface_fifo.readwriter.data_bus$62": {
          "hide_name": 0,
          "bits": [ 2431 ],
          "attributes": {
            "hdlname": "tb fifo_test interface_fifo readwriter data_bus$62",
            "src": "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/controller_readwrite.py:224"
          }
        },
        "tb.fifo_test.interface_fifo.readwriter.data_bus$63": {
          "hide_name": 0,
          "bits": [ 2433 ],
          "attributes": {
            "hdlname": "tb fifo_test interface_fifo readwriter data_bus$63",
            "src": "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/controller_readwrite.py:224"
          }
        },
        "tb.fifo_test.interface_fifo.readwriter.data_bus$64": {
          "hide_name": 0,
          "bits": [ 2435 ],
          "attributes": {
            "hdlname": "tb fifo_test interface_fifo readwriter data_bus$64",
            "src": "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/controller_readwrite.py:224"
          }
        },
        "tb.fifo_test.interface_fifo.readwriter.data_bus_TRELLIS_FF_Q_DI": {
          "hide_name": 0,
          "bits": [ 2437, 2430, 2432, 2434 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "tb.fifo_test.interface_fifo.readwriter.data_bus_TRELLIS_FF_Q_DI_LUT4_A_Z": {
          "hide_name": 0,
          "bits": [ 2187 ],
          "attributes": {
          }
        },
        "tb.fifo_test.interface_fifo.readwriter.data_bus_TRELLIS_FF_Q_DI_PFUMX_Z_1_ALUT": {
          "hide_name": 0,
          "bits": [ 2441 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:133.22-133.24"
          }
        },
        "tb.fifo_test.interface_fifo.readwriter.data_bus_TRELLIS_FF_Q_DI_PFUMX_Z_1_BLUT": {
          "hide_name": 0,
          "bits": [ 2442 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:133.18-133.20"
          }
        },
        "tb.fifo_test.interface_fifo.readwriter.data_bus_TRELLIS_FF_Q_DI_PFUMX_Z_2_ALUT": {
          "hide_name": 0,
          "bits": [ 2443 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:133.22-133.24"
          }
        },
        "tb.fifo_test.interface_fifo.readwriter.data_bus_TRELLIS_FF_Q_DI_PFUMX_Z_2_BLUT": {
          "hide_name": 0,
          "bits": [ 2444 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:133.18-133.20"
          }
        },
        "tb.fifo_test.interface_fifo.readwriter.data_bus_TRELLIS_FF_Q_DI_PFUMX_Z_3_ALUT": {
          "hide_name": 0,
          "bits": [ 2445 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:133.22-133.24"
          }
        },
        "tb.fifo_test.interface_fifo.readwriter.data_bus_TRELLIS_FF_Q_DI_PFUMX_Z_3_BLUT": {
          "hide_name": 0,
          "bits": [ 2446 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:133.18-133.20"
          }
        },
        "tb.fifo_test.interface_fifo.readwriter.data_bus_TRELLIS_FF_Q_DI_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 2438 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:133.22-133.24"
          }
        },
        "tb.fifo_test.interface_fifo.readwriter.data_bus_TRELLIS_FF_Q_DI_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 2439 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:133.18-133.20"
          }
        },
        "tb.fifo_test.interface_fifo.readwriter.dqm": {
          "hide_name": 0,
          "bits": [ 2142 ],
          "attributes": {
            "hdlname": "tb fifo_test interface_fifo readwriter dqm",
            "src": "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/controller_readwrite.py:224"
          }
        },
        "tb.fifo_test.interface_fifo.readwriter.dqm$47": {
          "hide_name": 0,
          "bits": [ 2143 ],
          "attributes": {
            "hdlname": "tb fifo_test interface_fifo readwriter dqm$47",
            "src": "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/controller_readwrite.py:224"
          }
        },
        "tb.fifo_test.interface_fifo.readwriter.dqm$47_TRELLIS_FF_Q_DI": {
          "hide_name": 0,
          "bits": [ 2451 ],
          "attributes": {
          }
        },
        "tb.fifo_test.interface_fifo.readwriter.dqm$47_TRELLIS_FF_Q_DI_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 2452 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:133.22-133.24"
          }
        },
        "tb.fifo_test.interface_fifo.readwriter.dqm$47_TRELLIS_FF_Q_DI_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 2453 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:133.18-133.20"
          }
        },
        "tb.fifo_test.interface_fifo.readwriter.dqm$48": {
          "hide_name": 0,
          "bits": [ 2144 ],
          "attributes": {
            "hdlname": "tb fifo_test interface_fifo readwriter dqm$48",
            "src": "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/controller_readwrite.py:224"
          }
        },
        "tb.fifo_test.interface_fifo.readwriter.dqm$48_TRELLIS_FF_Q_DI": {
          "hide_name": 0,
          "bits": [ 2454 ],
          "attributes": {
          }
        },
        "tb.fifo_test.interface_fifo.readwriter.dqm$48_TRELLIS_FF_Q_DI_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 2455 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:133.22-133.24"
          }
        },
        "tb.fifo_test.interface_fifo.readwriter.dqm$48_TRELLIS_FF_Q_DI_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 2456 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:133.18-133.20"
          }
        },
        "tb.fifo_test.interface_fifo.readwriter.dqm$49": {
          "hide_name": 0,
          "bits": [ 2145 ],
          "attributes": {
            "hdlname": "tb fifo_test interface_fifo readwriter dqm$49",
            "src": "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/controller_readwrite.py:224"
          }
        },
        "tb.fifo_test.interface_fifo.readwriter.dqm$49_TRELLIS_FF_Q_DI": {
          "hide_name": 0,
          "bits": [ 2457 ],
          "attributes": {
          }
        },
        "tb.fifo_test.interface_fifo.readwriter.dqm$49_TRELLIS_FF_Q_DI_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 2458 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:133.22-133.24"
          }
        },
        "tb.fifo_test.interface_fifo.readwriter.dqm$49_TRELLIS_FF_Q_DI_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 2459 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:133.18-133.20"
          }
        },
        "tb.fifo_test.interface_fifo.readwriter.dqm_TRELLIS_FF_Q_DI": {
          "hide_name": 0,
          "bits": [ 2460 ],
          "attributes": {
          }
        },
        "tb.fifo_test.interface_fifo.readwriter.dqm_TRELLIS_FF_Q_DI_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 2461 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:133.22-133.24"
          }
        },
        "tb.fifo_test.interface_fifo.readwriter.dqm_TRELLIS_FF_Q_DI_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 2462 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:133.18-133.20"
          }
        },
        "tb.fifo_test.interface_fifo.readwriter.in_progress": {
          "hide_name": 0,
          "bits": [ 2244 ],
          "attributes": {
            "hdlname": "tb fifo_test interface_fifo readwriter in_progress",
            "src": "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/controller_readwrite.py:224"
          }
        },
        "tb.fifo_test.interface_fifo.readwriter.in_progress$57": {
          "hide_name": 0,
          "bits": [ 2245 ],
          "attributes": {
            "hdlname": "tb fifo_test interface_fifo readwriter in_progress$57",
            "src": "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/controller_readwrite.py:224"
          }
        },
        "tb.fifo_test.interface_fifo.readwriter.in_progress$58": {
          "hide_name": 0,
          "bits": [ 2246 ],
          "attributes": {
            "hdlname": "tb fifo_test interface_fifo readwriter in_progress$58",
            "src": "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/controller_readwrite.py:224"
          }
        },
        "tb.fifo_test.interface_fifo.readwriter.in_progress$59": {
          "hide_name": 0,
          "bits": [ 2247 ],
          "attributes": {
            "hdlname": "tb fifo_test interface_fifo readwriter in_progress$59",
            "src": "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/controller_readwrite.py:224"
          }
        },
        "tb.fifo_test.interface_fifo.readwriter.in_progress$59_TRELLIS_FF_Q_DI": {
          "hide_name": 0,
          "bits": [ 2463, 2087, 2084, 2005 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "tb.fifo_test.interface_fifo.readwriter.in_progress$59_TRELLIS_FF_Q_DI_LUT4_A_Z": {
          "hide_name": 0,
          "bits": [ 2184, 2029, 2028, 2008, 2007 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "tb.fifo_test.interface_fifo.readwriter.in_progress$59_TRELLIS_FF_Q_DI_LUT4_B_Z": {
          "hide_name": 0,
          "bits": [ 2043, 2044, 2027, 2026, 2072 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "tb.fifo_test.interface_fifo.readwriter.in_progress$59_TRELLIS_FF_Q_DI_LUT4_B_Z_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 2465 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:133.22-133.24"
          }
        },
        "tb.fifo_test.interface_fifo.readwriter.in_progress$59_TRELLIS_FF_Q_DI_LUT4_B_Z_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 2466 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:133.18-133.20"
          }
        },
        "tb.fifo_test.interface_fifo.readwriter.in_progress$59_TRELLIS_FF_Q_DI_LUT4_B_Z_TRELLIS_FF_Q_DI": {
          "hide_name": 0,
          "bits": [ 2137, 2136, 2092, 2467, 2110, 2103, 2141, 2059, 2045 ],
          "attributes": {
            "amaranth.sample_reg": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:572"
          }
        },
        "tb.fifo_test.interface_fifo.readwriter.in_progress$59_TRELLIS_FF_Q_DI_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 2468 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:133.22-133.24"
          }
        },
        "tb.fifo_test.interface_fifo.readwriter.in_progress$59_TRELLIS_FF_Q_DI_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 2469 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:133.18-133.20"
          }
        },
        "tb.fifo_test.interface_fifo.readwriter.in_progress_TRELLIS_FF_Q_DI": {
          "hide_name": 0,
          "bits": [ 2464, 2081, 2086, 2372 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "tb.fifo_test.interface_fifo.readwriter.in_progress_TRELLIS_FF_Q_DI_LUT4_A_Z": {
          "hide_name": 0,
          "bits": [ 2002, 2003, 2004, 2005, 1999, 1996 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "tb.fifo_test.interface_fifo.readwriter.in_progress_TRELLIS_FF_Q_DI_LUT4_A_Z_PFUMX_Z_1_ALUT": {
          "hide_name": 0,
          "bits": [ 2476 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:133.22-133.24"
          }
        },
        "tb.fifo_test.interface_fifo.readwriter.in_progress_TRELLIS_FF_Q_DI_LUT4_A_Z_PFUMX_Z_1_BLUT": {
          "hide_name": 0,
          "bits": [ 2477 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:133.18-133.20"
          }
        },
        "tb.fifo_test.interface_fifo.readwriter.in_progress_TRELLIS_FF_Q_DI_LUT4_A_Z_PFUMX_Z_2_ALUT": {
          "hide_name": 0,
          "bits": [ 2478 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:133.22-133.24"
          }
        },
        "tb.fifo_test.interface_fifo.readwriter.in_progress_TRELLIS_FF_Q_DI_LUT4_A_Z_PFUMX_Z_2_BLUT": {
          "hide_name": 0,
          "bits": [ 2479 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:133.18-133.20"
          }
        },
        "tb.fifo_test.interface_fifo.readwriter.in_progress_TRELLIS_FF_Q_DI_LUT4_A_Z_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 2474 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:133.22-133.24"
          }
        },
        "tb.fifo_test.interface_fifo.readwriter.in_progress_TRELLIS_FF_Q_DI_LUT4_A_Z_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 2475 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:133.18-133.20"
          }
        },
        "tb.fifo_test.interface_fifo.readwriter.in_progress_TRELLIS_FF_Q_DI_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 2481 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:133.22-133.24"
          }
        },
        "tb.fifo_test.interface_fifo.readwriter.in_progress_TRELLIS_FF_Q_DI_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 2482 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:133.18-133.20"
          }
        },
        "tb.fifo_test.interface_fifo.readwriter.read_active": {
          "hide_name": 0,
          "bits": [ 2239 ],
          "attributes": {
            "hdlname": "tb fifo_test interface_fifo readwriter read_active",
            "src": "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/controller_readwrite.py:224"
          }
        },
        "tb.fifo_test.interface_fifo.readwriter.read_active$52": {
          "hide_name": 0,
          "bits": [ 2240 ],
          "attributes": {
            "hdlname": "tb fifo_test interface_fifo readwriter read_active$52",
            "src": "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/controller_readwrite.py:224"
          }
        },
        "tb.fifo_test.interface_fifo.readwriter.read_active$52_TRELLIS_FF_Q_CE": {
          "hide_name": 0,
          "bits": [ 2483 ],
          "attributes": {
          }
        },
        "tb.fifo_test.interface_fifo.readwriter.read_active$52_TRELLIS_FF_Q_DI": {
          "hide_name": 0,
          "bits": [ 2484 ],
          "attributes": {
          }
        },
        "tb.fifo_test.interface_fifo.readwriter.read_active$53": {
          "hide_name": 0,
          "bits": [ 2241 ],
          "attributes": {
            "hdlname": "tb fifo_test interface_fifo readwriter read_active$53",
            "src": "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/controller_readwrite.py:224"
          }
        },
        "tb.fifo_test.interface_fifo.readwriter.read_active$53_TRELLIS_FF_Q_CE": {
          "hide_name": 0,
          "bits": [ 2485 ],
          "attributes": {
          }
        },
        "tb.fifo_test.interface_fifo.readwriter.read_active$53_TRELLIS_FF_Q_CE_LUT4_Z_A": {
          "hide_name": 0,
          "bits": [ 2361, 2359, 2360, 2480, 2043 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "tb.fifo_test.interface_fifo.readwriter.read_active$53_TRELLIS_FF_Q_DI": {
          "hide_name": 0,
          "bits": [ 2486 ],
          "attributes": {
          }
        },
        "tb.fifo_test.interface_fifo.readwriter.read_active$54": {
          "hide_name": 0,
          "bits": [ 2242 ],
          "attributes": {
            "hdlname": "tb fifo_test interface_fifo readwriter read_active$54",
            "src": "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/controller_readwrite.py:224"
          }
        },
        "tb.fifo_test.interface_fifo.readwriter.read_active$54_TRELLIS_FF_Q_CE": {
          "hide_name": 0,
          "bits": [ 2487 ],
          "attributes": {
          }
        },
        "tb.fifo_test.interface_fifo.readwriter.read_active$54_TRELLIS_FF_Q_CE_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 2489 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:133.22-133.24"
          }
        },
        "tb.fifo_test.interface_fifo.readwriter.read_active$54_TRELLIS_FF_Q_CE_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 2490 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:133.18-133.20"
          }
        },
        "tb.fifo_test.interface_fifo.readwriter.read_active$54_TRELLIS_FF_Q_DI": {
          "hide_name": 0,
          "bits": [ 2488 ],
          "attributes": {
          }
        },
        "tb.fifo_test.interface_fifo.readwriter.read_active$54_TRELLIS_FF_Q_DI_LUT4_Z_C": {
          "hide_name": 0,
          "bits": [ 2450, 2492, 2491, 2026 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "tb.fifo_test.interface_fifo.readwriter.read_active$54_TRELLIS_FF_Q_DI_LUT4_Z_C_LUT4_B_1_Z": {
          "hide_name": 0,
          "bits": [ 2494, 2318, 2493, 2495 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "tb.fifo_test.interface_fifo.readwriter.read_active$54_TRELLIS_FF_Q_DI_LUT4_Z_C_LUT4_B_1_Z_LUT4_C_B": {
          "hide_name": 0,
          "bits": [ 2318, 2380, 2382, 2381, 2379, 2367 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "tb.fifo_test.interface_fifo.readwriter.read_active$54_TRELLIS_FF_Q_DI_LUT4_Z_C_LUT4_B_1_Z_LUT4_C_Z": {
          "hide_name": 0,
          "bits": [ 2507, 2499, 2496, 2513, 2510 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/controller_readwrite.py:363|/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/controller_readwrite.py:245|/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/techmap.v:575.21-575.22"
          }
        },
        "tb.fifo_test.interface_fifo.readwriter.read_active$54_TRELLIS_FF_Q_DI_LUT4_Z_C_LUT4_B_1_Z_LUT4_C_Z_L6MUX21_Z_D0": {
          "hide_name": 0,
          "bits": [ 2497 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:141.34-141.36"
          }
        },
        "tb.fifo_test.interface_fifo.readwriter.read_active$54_TRELLIS_FF_Q_DI_LUT4_Z_C_LUT4_B_1_Z_LUT4_C_Z_L6MUX21_Z_D0_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 2500 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:141.22-141.24"
          }
        },
        "tb.fifo_test.interface_fifo.readwriter.read_active$54_TRELLIS_FF_Q_DI_LUT4_Z_C_LUT4_B_1_Z_LUT4_C_Z_L6MUX21_Z_D0_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 2501 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:141.18-141.20"
          }
        },
        "tb.fifo_test.interface_fifo.readwriter.read_active$54_TRELLIS_FF_Q_DI_LUT4_Z_C_LUT4_B_1_Z_LUT4_C_Z_L6MUX21_Z_D1": {
          "hide_name": 0,
          "bits": [ 2498 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:141.38-141.40"
          }
        },
        "tb.fifo_test.interface_fifo.readwriter.read_active$54_TRELLIS_FF_Q_DI_LUT4_Z_C_LUT4_B_1_Z_LUT4_C_Z_L6MUX21_Z_D1_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 2502 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:141.30-141.32"
          }
        },
        "tb.fifo_test.interface_fifo.readwriter.read_active$54_TRELLIS_FF_Q_DI_LUT4_Z_C_LUT4_B_1_Z_LUT4_C_Z_L6MUX21_Z_D1_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 2503 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:141.26-141.28"
          }
        },
        "tb.fifo_test.interface_fifo.readwriter.read_active$54_TRELLIS_FF_Q_DI_LUT4_Z_C_LUT4_B_1_Z_LUT4_C_Z_PFUMX_Z_1_ALUT": {
          "hide_name": 0,
          "bits": [ 2511 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:133.22-133.24"
          }
        },
        "tb.fifo_test.interface_fifo.readwriter.read_active$54_TRELLIS_FF_Q_DI_LUT4_Z_C_LUT4_B_1_Z_LUT4_C_Z_PFUMX_Z_1_BLUT": {
          "hide_name": 0,
          "bits": [ 2512 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:133.18-133.20"
          }
        },
        "tb.fifo_test.interface_fifo.readwriter.read_active$54_TRELLIS_FF_Q_DI_LUT4_Z_C_LUT4_B_1_Z_LUT4_C_Z_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 2508 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:133.22-133.24"
          }
        },
        "tb.fifo_test.interface_fifo.readwriter.read_active$54_TRELLIS_FF_Q_DI_LUT4_Z_C_LUT4_B_1_Z_LUT4_C_Z_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 2509 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:133.18-133.20"
          }
        },
        "tb.fifo_test.interface_fifo.readwriter.read_active$54_TRELLIS_FF_Q_DI_LUT4_Z_C_LUT4_B_1_Z_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 2514 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:133.22-133.24"
          }
        },
        "tb.fifo_test.interface_fifo.readwriter.read_active$54_TRELLIS_FF_Q_DI_LUT4_Z_C_LUT4_B_1_Z_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 2515 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:133.18-133.20"
          }
        },
        "tb.fifo_test.interface_fifo.readwriter.read_active_TRELLIS_FF_Q_CE": {
          "hide_name": 0,
          "bits": [ 2516 ],
          "attributes": {
          }
        },
        "tb.fifo_test.interface_fifo.readwriter.read_active_TRELLIS_FF_Q_CE_LUT4_Z_A": {
          "hide_name": 0,
          "bits": [ 2518, 2519, 2368 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "tb.fifo_test.interface_fifo.readwriter.read_active_TRELLIS_FF_Q_CE_LUT4_Z_A_LUT4_B_C": {
          "hide_name": 0,
          "bits": [ 2520, 2519 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "tb.fifo_test.interface_fifo.readwriter.read_active_TRELLIS_FF_Q_CE_LUT4_Z_A_LUT4_B_C_LUT4_C_Z": {
          "hide_name": 0,
          "bits": [ 2521, 2504, 2527, 2524 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "tb.fifo_test.interface_fifo.readwriter.read_active_TRELLIS_FF_Q_CE_LUT4_Z_A_LUT4_B_C_LUT4_C_Z_PFUMX_Z_1_ALUT": {
          "hide_name": 0,
          "bits": [ 2525 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:133.22-133.24"
          }
        },
        "tb.fifo_test.interface_fifo.readwriter.read_active_TRELLIS_FF_Q_CE_LUT4_Z_A_LUT4_B_C_LUT4_C_Z_PFUMX_Z_1_BLUT": {
          "hide_name": 0,
          "bits": [ 2526 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:133.18-133.20"
          }
        },
        "tb.fifo_test.interface_fifo.readwriter.read_active_TRELLIS_FF_Q_CE_LUT4_Z_A_LUT4_B_C_LUT4_C_Z_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 2522 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:133.22-133.24"
          }
        },
        "tb.fifo_test.interface_fifo.readwriter.read_active_TRELLIS_FF_Q_CE_LUT4_Z_A_LUT4_B_C_LUT4_C_Z_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 2523 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:133.18-133.20"
          }
        },
        "tb.fifo_test.interface_fifo.readwriter.read_active_TRELLIS_FF_Q_CE_LUT4_Z_A_LUT4_B_Z": {
          "hide_name": 0,
          "bits": [ 2470, 2471, 2472, 2473 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "tb.fifo_test.interface_fifo.readwriter.read_active_TRELLIS_FF_Q_DI": {
          "hide_name": 0,
          "bits": [ 2517 ],
          "attributes": {
          }
        },
        "tb.fifo_test.interface_fifo.readwriter.readback_bus$42$next": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "tb fifo_test interface_fifo readwriter readback_bus$42$next",
            "src": "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/controller_readwrite.py:224"
          }
        },
        "tb.fifo_test.interface_fifo.readwriter.readback_bus$43$next": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "tb fifo_test interface_fifo readwriter readback_bus$43$next",
            "src": "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/controller_readwrite.py:224"
          }
        },
        "tb.fifo_test.interface_fifo.readwriter.readback_bus$44$next": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "tb fifo_test interface_fifo readwriter readback_bus$44$next",
            "src": "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/controller_readwrite.py:224"
          }
        },
        "tb.fifo_test.interface_fifo.readwriter.readback_bus$next": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "tb fifo_test interface_fifo readwriter readback_bus$next",
            "src": "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/controller_readwrite.py:224"
          }
        },
        "tb.fifo_test.interface_fifo.readwriter.row": {
          "hide_name": 0,
          "bits": [ 2134, 2124, 2115, 2069, 2108, 2101, 2139, 2055, 2039, 2024, 2078 ],
          "attributes": {
            "hdlname": "tb fifo_test interface_fifo readwriter row",
            "src": "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/controller_readwrite.py:197"
          }
        },
        "tb.fifo_test.interface_fifo.readwriter.rst": {
          "hide_name": 0,
          "bits": [ 81 ],
          "attributes": {
            "hdlname": "tb fifo_test interface_fifo readwriter rst",
            "src": "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amtest/amtest/boards/ulx3s/common/clks.py:57"
          }
        },
        "tb.fifo_test.interface_fifo.readwriter.rw_bank_0_fsm_state": {
          "hide_name": 0,
          "bits": [ 2371, 2376, 2375, 2373, 2374 ],
          "attributes": {
            "hdlname": "tb fifo_test interface_fifo readwriter rw_bank_0_fsm_state",
            "src": "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/controller_readwrite.py:245"
          }
        },
        "tb.fifo_test.interface_fifo.readwriter.rw_bank_0_fsm_state_TRELLIS_FF_Q_CE": {
          "hide_name": 0,
          "bits": [ 2528 ],
          "attributes": {
          }
        },
        "tb.fifo_test.interface_fifo.readwriter.rw_bank_0_fsm_state_TRELLIS_FF_Q_DI": {
          "hide_name": 0,
          "bits": [ 2533, 2532, 2531, 2530, 2529 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/controller_readwrite.py:363|/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/controller_readwrite.py:245|/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/techmap.v:575.21-575.22"
          }
        },
        "tb.fifo_test.interface_fifo.readwriter.rw_bank_0_fsm_state_TRELLIS_FF_Q_DI_L6MUX21_Z_1_D0": {
          "hide_name": 0,
          "bits": [ 2536 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:141.34-141.36"
          }
        },
        "tb.fifo_test.interface_fifo.readwriter.rw_bank_0_fsm_state_TRELLIS_FF_Q_DI_L6MUX21_Z_1_D0_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 2538 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:141.22-141.24"
          }
        },
        "tb.fifo_test.interface_fifo.readwriter.rw_bank_0_fsm_state_TRELLIS_FF_Q_DI_L6MUX21_Z_1_D0_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 2539 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:141.18-141.20"
          }
        },
        "tb.fifo_test.interface_fifo.readwriter.rw_bank_0_fsm_state_TRELLIS_FF_Q_DI_L6MUX21_Z_1_D1": {
          "hide_name": 0,
          "bits": [ 2537 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:141.38-141.40"
          }
        },
        "tb.fifo_test.interface_fifo.readwriter.rw_bank_0_fsm_state_TRELLIS_FF_Q_DI_L6MUX21_Z_1_D1_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 2540 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:141.30-141.32"
          }
        },
        "tb.fifo_test.interface_fifo.readwriter.rw_bank_0_fsm_state_TRELLIS_FF_Q_DI_L6MUX21_Z_1_D1_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 2541 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:141.26-141.28"
          }
        },
        "tb.fifo_test.interface_fifo.readwriter.rw_bank_0_fsm_state_TRELLIS_FF_Q_DI_L6MUX21_Z_D0": {
          "hide_name": 0,
          "bits": [ 2534 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:141.34-141.36"
          }
        },
        "tb.fifo_test.interface_fifo.readwriter.rw_bank_0_fsm_state_TRELLIS_FF_Q_DI_L6MUX21_Z_D0_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 2542 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:141.22-141.24"
          }
        },
        "tb.fifo_test.interface_fifo.readwriter.rw_bank_0_fsm_state_TRELLIS_FF_Q_DI_L6MUX21_Z_D0_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 2543 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:141.18-141.20"
          }
        },
        "tb.fifo_test.interface_fifo.readwriter.rw_bank_0_fsm_state_TRELLIS_FF_Q_DI_L6MUX21_Z_D1": {
          "hide_name": 0,
          "bits": [ 2535 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:141.38-141.40"
          }
        },
        "tb.fifo_test.interface_fifo.readwriter.rw_bank_0_fsm_state_TRELLIS_FF_Q_DI_L6MUX21_Z_D1_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 2544 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:141.30-141.32"
          }
        },
        "tb.fifo_test.interface_fifo.readwriter.rw_bank_0_fsm_state_TRELLIS_FF_Q_DI_L6MUX21_Z_D1_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 2545 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:141.26-141.28"
          }
        },
        "tb.fifo_test.interface_fifo.readwriter.rw_bank_0_fsm_state_TRELLIS_FF_Q_DI_PFUMX_Z_1_ALUT": {
          "hide_name": 0,
          "bits": [ 2548 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:133.22-133.24"
          }
        },
        "tb.fifo_test.interface_fifo.readwriter.rw_bank_0_fsm_state_TRELLIS_FF_Q_DI_PFUMX_Z_1_BLUT": {
          "hide_name": 0,
          "bits": [ 2549 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:133.18-133.20"
          }
        },
        "tb.fifo_test.interface_fifo.readwriter.rw_bank_0_fsm_state_TRELLIS_FF_Q_DI_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 2546 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:133.22-133.24"
          }
        },
        "tb.fifo_test.interface_fifo.readwriter.rw_bank_0_fsm_state_TRELLIS_FF_Q_DI_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 2547 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:133.18-133.20"
          }
        },
        "tb.fifo_test.interface_fifo.readwriter.rw_bank_1_fsm_state": {
          "hide_name": 0,
          "bits": [ 2367, 2382, 2380, 2381, 2379 ],
          "attributes": {
            "hdlname": "tb fifo_test interface_fifo readwriter rw_bank_1_fsm_state",
            "src": "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/controller_readwrite.py:245"
          }
        },
        "tb.fifo_test.interface_fifo.readwriter.rw_bank_1_fsm_state_TRELLIS_FF_Q_CE": {
          "hide_name": 0,
          "bits": [ 2550 ],
          "attributes": {
          }
        },
        "tb.fifo_test.interface_fifo.readwriter.rw_bank_1_fsm_state_TRELLIS_FF_Q_CE_LUT4_Z_D": {
          "hide_name": 0,
          "bits": [ 2557, 2504, 2556, 2558 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "tb.fifo_test.interface_fifo.readwriter.rw_bank_1_fsm_state_TRELLIS_FF_Q_CE_LUT4_Z_D_PFUMX_Z_1_ALUT": {
          "hide_name": 0,
          "bits": [ 2561 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:133.22-133.24"
          }
        },
        "tb.fifo_test.interface_fifo.readwriter.rw_bank_1_fsm_state_TRELLIS_FF_Q_CE_LUT4_Z_D_PFUMX_Z_1_BLUT": {
          "hide_name": 0,
          "bits": [ 2562 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:133.18-133.20"
          }
        },
        "tb.fifo_test.interface_fifo.readwriter.rw_bank_1_fsm_state_TRELLIS_FF_Q_CE_LUT4_Z_D_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 2559 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:133.22-133.24"
          }
        },
        "tb.fifo_test.interface_fifo.readwriter.rw_bank_1_fsm_state_TRELLIS_FF_Q_CE_LUT4_Z_D_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 2560 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:133.18-133.20"
          }
        },
        "tb.fifo_test.interface_fifo.readwriter.rw_bank_1_fsm_state_TRELLIS_FF_Q_DI": {
          "hide_name": 0,
          "bits": [ 2555, 2554, 2553, 2552, 2551 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/controller_readwrite.py:363|/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/controller_readwrite.py:245|/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/techmap.v:575.21-575.22"
          }
        },
        "tb.fifo_test.interface_fifo.readwriter.rw_bank_1_fsm_state_TRELLIS_FF_Q_DI_L6MUX21_Z_D0": {
          "hide_name": 0,
          "bits": [ 2563 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:141.34-141.36"
          }
        },
        "tb.fifo_test.interface_fifo.readwriter.rw_bank_1_fsm_state_TRELLIS_FF_Q_DI_L6MUX21_Z_D0_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 2565 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:141.22-141.24"
          }
        },
        "tb.fifo_test.interface_fifo.readwriter.rw_bank_1_fsm_state_TRELLIS_FF_Q_DI_L6MUX21_Z_D0_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 2566 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:141.18-141.20"
          }
        },
        "tb.fifo_test.interface_fifo.readwriter.rw_bank_1_fsm_state_TRELLIS_FF_Q_DI_L6MUX21_Z_D1": {
          "hide_name": 0,
          "bits": [ 2564 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:141.38-141.40"
          }
        },
        "tb.fifo_test.interface_fifo.readwriter.rw_bank_1_fsm_state_TRELLIS_FF_Q_DI_L6MUX21_Z_D1_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 2567 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:141.30-141.32"
          }
        },
        "tb.fifo_test.interface_fifo.readwriter.rw_bank_1_fsm_state_TRELLIS_FF_Q_DI_L6MUX21_Z_D1_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 2568 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:141.26-141.28"
          }
        },
        "tb.fifo_test.interface_fifo.readwriter.rw_bank_1_fsm_state_TRELLIS_FF_Q_DI_PFUMX_Z_1_ALUT": {
          "hide_name": 0,
          "bits": [ 2571 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:133.22-133.24"
          }
        },
        "tb.fifo_test.interface_fifo.readwriter.rw_bank_1_fsm_state_TRELLIS_FF_Q_DI_PFUMX_Z_1_BLUT": {
          "hide_name": 0,
          "bits": [ 2572 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:133.18-133.20"
          }
        },
        "tb.fifo_test.interface_fifo.readwriter.rw_bank_1_fsm_state_TRELLIS_FF_Q_DI_PFUMX_Z_2_ALUT": {
          "hide_name": 0,
          "bits": [ 2573 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:133.22-133.24"
          }
        },
        "tb.fifo_test.interface_fifo.readwriter.rw_bank_1_fsm_state_TRELLIS_FF_Q_DI_PFUMX_Z_2_BLUT": {
          "hide_name": 0,
          "bits": [ 2574 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:133.18-133.20"
          }
        },
        "tb.fifo_test.interface_fifo.readwriter.rw_bank_1_fsm_state_TRELLIS_FF_Q_DI_PFUMX_Z_2_C0": {
          "hide_name": 0,
          "bits": [ 2557, 2318, 2576, 2577, 2575 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "tb.fifo_test.interface_fifo.readwriter.rw_bank_1_fsm_state_TRELLIS_FF_Q_DI_PFUMX_Z_2_C0_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 2578 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:133.22-133.24"
          }
        },
        "tb.fifo_test.interface_fifo.readwriter.rw_bank_1_fsm_state_TRELLIS_FF_Q_DI_PFUMX_Z_2_C0_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 2579 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:133.18-133.20"
          }
        },
        "tb.fifo_test.interface_fifo.readwriter.rw_bank_1_fsm_state_TRELLIS_FF_Q_DI_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 2569 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:133.22-133.24"
          }
        },
        "tb.fifo_test.interface_fifo.readwriter.rw_bank_1_fsm_state_TRELLIS_FF_Q_DI_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 2570 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:133.18-133.20"
          }
        },
        "tb.fifo_test.interface_fifo.readwriter.rw_bank_2_fsm_state": {
          "hide_name": 0,
          "bits": [ 2362, 2363, 2360, 2361, 2359 ],
          "attributes": {
            "hdlname": "tb fifo_test interface_fifo readwriter rw_bank_2_fsm_state",
            "src": "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/controller_readwrite.py:245"
          }
        },
        "tb.fifo_test.interface_fifo.readwriter.rw_bank_2_fsm_state_TRELLIS_FF_Q_CE": {
          "hide_name": 0,
          "bits": [ 2580 ],
          "attributes": {
          }
        },
        "tb.fifo_test.interface_fifo.readwriter.rw_bank_2_fsm_state_TRELLIS_FF_Q_CE_LUT4_Z_D": {
          "hide_name": 0,
          "bits": [ 2587, 2504, 2586, 2588 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "tb.fifo_test.interface_fifo.readwriter.rw_bank_2_fsm_state_TRELLIS_FF_Q_CE_LUT4_Z_D_PFUMX_Z_1_ALUT": {
          "hide_name": 0,
          "bits": [ 2591 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:133.22-133.24"
          }
        },
        "tb.fifo_test.interface_fifo.readwriter.rw_bank_2_fsm_state_TRELLIS_FF_Q_CE_LUT4_Z_D_PFUMX_Z_1_BLUT": {
          "hide_name": 0,
          "bits": [ 2592 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:133.18-133.20"
          }
        },
        "tb.fifo_test.interface_fifo.readwriter.rw_bank_2_fsm_state_TRELLIS_FF_Q_CE_LUT4_Z_D_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 2589 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:133.22-133.24"
          }
        },
        "tb.fifo_test.interface_fifo.readwriter.rw_bank_2_fsm_state_TRELLIS_FF_Q_CE_LUT4_Z_D_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 2590 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:133.18-133.20"
          }
        },
        "tb.fifo_test.interface_fifo.readwriter.rw_bank_2_fsm_state_TRELLIS_FF_Q_DI": {
          "hide_name": 0,
          "bits": [ 2585, 2584, 2583, 2582, 2581 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/controller_readwrite.py:363|/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/controller_readwrite.py:245|/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/techmap.v:575.21-575.22"
          }
        },
        "tb.fifo_test.interface_fifo.readwriter.rw_bank_2_fsm_state_TRELLIS_FF_Q_DI_L6MUX21_Z_D0": {
          "hide_name": 0,
          "bits": [ 2593 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:141.34-141.36"
          }
        },
        "tb.fifo_test.interface_fifo.readwriter.rw_bank_2_fsm_state_TRELLIS_FF_Q_DI_L6MUX21_Z_D0_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 2595 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:141.22-141.24"
          }
        },
        "tb.fifo_test.interface_fifo.readwriter.rw_bank_2_fsm_state_TRELLIS_FF_Q_DI_L6MUX21_Z_D0_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 2596 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:141.18-141.20"
          }
        },
        "tb.fifo_test.interface_fifo.readwriter.rw_bank_2_fsm_state_TRELLIS_FF_Q_DI_L6MUX21_Z_D1": {
          "hide_name": 0,
          "bits": [ 2594 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:141.38-141.40"
          }
        },
        "tb.fifo_test.interface_fifo.readwriter.rw_bank_2_fsm_state_TRELLIS_FF_Q_DI_L6MUX21_Z_D1_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 2597 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:141.30-141.32"
          }
        },
        "tb.fifo_test.interface_fifo.readwriter.rw_bank_2_fsm_state_TRELLIS_FF_Q_DI_L6MUX21_Z_D1_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 2598 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:141.26-141.28"
          }
        },
        "tb.fifo_test.interface_fifo.readwriter.rw_bank_2_fsm_state_TRELLIS_FF_Q_DI_LUT4_Z_A": {
          "hide_name": 0,
          "bits": [ 2587, 2318, 2599, 2600 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "tb.fifo_test.interface_fifo.readwriter.rw_bank_2_fsm_state_TRELLIS_FF_Q_DI_LUT4_Z_A_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 2601 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:133.22-133.24"
          }
        },
        "tb.fifo_test.interface_fifo.readwriter.rw_bank_2_fsm_state_TRELLIS_FF_Q_DI_LUT4_Z_A_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 2602 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:133.18-133.20"
          }
        },
        "tb.fifo_test.interface_fifo.readwriter.rw_bank_2_fsm_state_TRELLIS_FF_Q_DI_PFUMX_Z_1_ALUT": {
          "hide_name": 0,
          "bits": [ 2605 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:133.22-133.24"
          }
        },
        "tb.fifo_test.interface_fifo.readwriter.rw_bank_2_fsm_state_TRELLIS_FF_Q_DI_PFUMX_Z_1_BLUT": {
          "hide_name": 0,
          "bits": [ 2606 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:133.18-133.20"
          }
        },
        "tb.fifo_test.interface_fifo.readwriter.rw_bank_2_fsm_state_TRELLIS_FF_Q_DI_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 2603 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:133.22-133.24"
          }
        },
        "tb.fifo_test.interface_fifo.readwriter.rw_bank_2_fsm_state_TRELLIS_FF_Q_DI_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 2604 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:133.18-133.20"
          }
        },
        "tb.fifo_test.interface_fifo.readwriter.rw_bank_3_fsm_state": {
          "hide_name": 0,
          "bits": [ 2448, 2449, 2447, 2440, 2450 ],
          "attributes": {
            "hdlname": "tb fifo_test interface_fifo readwriter rw_bank_3_fsm_state",
            "src": "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/controller_readwrite.py:245"
          }
        },
        "tb.fifo_test.interface_fifo.readwriter.rw_bank_3_fsm_state_TRELLIS_FF_Q_CE": {
          "hide_name": 0,
          "bits": [ 2607 ],
          "attributes": {
          }
        },
        "tb.fifo_test.interface_fifo.readwriter.rw_bank_3_fsm_state_TRELLIS_FF_Q_CE_LUT4_Z_D": {
          "hide_name": 0,
          "bits": [ 2494, 2504, 2505, 2506 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "tb.fifo_test.interface_fifo.readwriter.rw_bank_3_fsm_state_TRELLIS_FF_Q_CE_LUT4_Z_D_PFUMX_Z_1_ALUT": {
          "hide_name": 0,
          "bits": [ 2610 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:133.22-133.24"
          }
        },
        "tb.fifo_test.interface_fifo.readwriter.rw_bank_3_fsm_state_TRELLIS_FF_Q_CE_LUT4_Z_D_PFUMX_Z_1_BLUT": {
          "hide_name": 0,
          "bits": [ 2611 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:133.18-133.20"
          }
        },
        "tb.fifo_test.interface_fifo.readwriter.rw_bank_3_fsm_state_TRELLIS_FF_Q_CE_LUT4_Z_D_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 2608 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:133.22-133.24"
          }
        },
        "tb.fifo_test.interface_fifo.readwriter.rw_bank_3_fsm_state_TRELLIS_FF_Q_CE_LUT4_Z_D_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 2609 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:133.18-133.20"
          }
        },
        "tb.fifo_test.interface_fifo.readwriter.sdram_clk": {
          "hide_name": 0,
          "bits": [ 82 ],
          "attributes": {
            "hdlname": "tb fifo_test interface_fifo readwriter sdram_clk",
            "src": "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amtest/amtest/boards/ulx3s/common/clks.py:58"
          }
        },
        "tb.fifo_test.interface_fifo.readwriter.sdram_rst": {
          "hide_name": 0,
          "bits": [ 81 ],
          "attributes": {
            "hdlname": "tb fifo_test interface_fifo readwriter sdram_rst",
            "src": "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amtest/amtest/boards/ulx3s/common/clks.py:58"
          }
        },
        "tb.fifo_test.interface_fifo.readwriter.ui__in_progress": {
          "hide_name": 0,
          "bits": [ 2612 ],
          "attributes": {
            "hdlname": "tb fifo_test interface_fifo readwriter ui__in_progress",
            "src": "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/controller_readwrite.py:146"
          }
        },
        "tb.fifo_test.interface_fifo.readwriter.ui__r_cipo__r_data": {
          "hide_name": 0,
          "bits": [ 2620, 2619, 2618, 2617, 2616, 2615, 2628, 2627, 2626, 2625, 2624, 2623, 2622, 2621, 2614, 2613 ],
          "attributes": {
            "hdlname": "tb fifo_test interface_fifo readwriter ui__r_cipo__r_data",
            "src": "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/controller_readwrite.py:146"
          }
        },
        "tb.fifo_test.interface_fifo.readwriter.ui__r_cipo__read_active": {
          "hide_name": 0,
          "bits": [ 2629 ],
          "attributes": {
            "hdlname": "tb fifo_test interface_fifo readwriter ui__r_cipo__read_active",
            "src": "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/controller_readwrite.py:146"
          }
        },
        "tb.fifo_test.interface_fifo.readwriter.ui__rw_copi__addr": {
          "hide_name": 0,
          "bits": [ 2294, 2292, 2288, 2286, 2284, 2282, 2280, 2278, 2276, 2274, 2272, 2270, 2308, 2306, 2304, 2302, 2300, 2298, 2296, 2290, 2268, 2266 ],
          "attributes": {
            "hdlname": "tb fifo_test interface_fifo readwriter ui__rw_copi__addr",
            "src": "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/controller_readwrite.py:146"
          }
        },
        "tb.fifo_test.interface_fifo.readwriter.ui__rw_copi__task": {
          "hide_name": 0,
          "bits": [ 2320, 2319 ],
          "attributes": {
            "enum_base_type": "rw_cmds",
            "enum_value_00": "RW_IDLE",
            "enum_value_01": "RW_READ",
            "enum_value_10": "RW_WRITE",
            "hdlname": "tb fifo_test interface_fifo readwriter ui__rw_copi__task",
            "src": "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/controller_readwrite.py:146"
          }
        },
        "tb.fifo_test.interface_fifo.readwriter.ui__rw_copi__w_data": {
          "hide_name": 0,
          "bits": [ 2335, 2333, 2331, 2329, 2327, 2325, 2351, 2349, 2347, 2345, 2343, 2341, 2339, 2337, 2323, 2321 ],
          "attributes": {
            "hdlname": "tb fifo_test interface_fifo readwriter ui__rw_copi__w_data",
            "src": "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/controller_readwrite.py:146"
          }
        },
        "tb.fifo_test.interface_fifo.readwriter_controller_pin_ui__clk_en": {
          "hide_name": 0,
          "bits": [ 1902 ],
          "attributes": {
            "hdlname": "tb fifo_test interface_fifo readwriter_controller_pin_ui__clk_en",
            "src": "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/controller_readwrite.py:147"
          }
        },
        "tb.fifo_test.interface_fifo.readwriter_controller_pin_ui__cmd": {
          "hide_name": 0,
          "bits": [ 1867, 1866, 1865, "0" ],
          "attributes": {
            "enum_base_type": "sdram_cmds",
            "enum_value_0000": "CMD_DESL",
            "enum_value_0001": "CMD_NOP",
            "enum_value_0010": "CMD_BST",
            "enum_value_0011": "CMD_READ",
            "enum_value_0100": "CMD_READ_AP",
            "enum_value_0101": "CMD_WRITE",
            "enum_value_0110": "CMD_WRITE_AP",
            "enum_value_0111": "CMD_ACT",
            "enum_value_1000": "CMD_PRE",
            "enum_value_1001": "CMD_PALL",
            "enum_value_1010": "CMD_REF",
            "enum_value_1011": "CMD_SELF",
            "enum_value_1100": "CMD_MRS",
            "enum_value_1101": "CMD_ILLEGAL",
            "hdlname": "tb fifo_test interface_fifo readwriter_controller_pin_ui__cmd",
            "src": "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/controller_readwrite.py:147"
          }
        },
        "tb.fifo_test.interface_fifo.readwriter_controller_pin_ui__dqm": {
          "hide_name": 0,
          "bits": [ 1868 ],
          "attributes": {
            "hdlname": "tb fifo_test interface_fifo readwriter_controller_pin_ui__dqm",
            "src": "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/controller_readwrite.py:147"
          }
        },
        "tb.fifo_test.interface_fifo.readwriter_controller_pin_ui__rw_cipo__dq": {
          "hide_name": 0,
          "bits": [ 2161, 2159, 2157, 2155, 2153, 2151, 2177, 2175, 2173, 2171, 2169, 2167, 2165, 2163, 2149, 2147 ],
          "attributes": {
            "hdlname": "tb fifo_test interface_fifo readwriter_controller_pin_ui__rw_cipo__dq",
            "src": "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/controller_readwrite.py:147"
          }
        },
        "tb.fifo_test.interface_fifo.readwriter_controller_pin_ui__rw_cipo__read_active": {
          "hide_name": 0,
          "bits": [ 2179 ],
          "attributes": {
            "hdlname": "tb fifo_test interface_fifo readwriter_controller_pin_ui__rw_cipo__read_active",
            "src": "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/controller_readwrite.py:147"
          }
        },
        "tb.fifo_test.interface_fifo.readwriter_controller_pin_ui__rw_copi__a": {
          "hide_name": 0,
          "bits": [ 1873, 1872, 1871, 1881, 1880, 1879, 1878, 1877, 1876, 1875, 1874, 1870, 1869 ],
          "attributes": {
            "hdlname": "tb fifo_test interface_fifo readwriter_controller_pin_ui__rw_copi__a",
            "src": "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/controller_readwrite.py:147"
          }
        },
        "tb.fifo_test.interface_fifo.readwriter_controller_pin_ui__rw_copi__ba": {
          "hide_name": 0,
          "bits": [ 1883, 1882 ],
          "attributes": {
            "hdlname": "tb fifo_test interface_fifo readwriter_controller_pin_ui__rw_copi__ba",
            "src": "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/controller_readwrite.py:147"
          }
        },
        "tb.fifo_test.interface_fifo.readwriter_controller_pin_ui__rw_copi__dq": {
          "hide_name": 0,
          "bits": [ 1891, 1890, 1889, 1888, 1887, 1886, 1899, 1898, 1897, 1896, 1895, 1894, 1893, 1892, 1885, 1884 ],
          "attributes": {
            "hdlname": "tb fifo_test interface_fifo readwriter_controller_pin_ui__rw_copi__dq",
            "src": "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/controller_readwrite.py:147"
          }
        },
        "tb.fifo_test.interface_fifo.readwriter_controller_pin_ui__rw_copi__dq_oen": {
          "hide_name": 0,
          "bits": [ 1900 ],
          "attributes": {
            "hdlname": "tb fifo_test interface_fifo readwriter_controller_pin_ui__rw_copi__dq_oen",
            "src": "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/controller_readwrite.py:147"
          }
        },
        "tb.fifo_test.interface_fifo.readwriter_controller_pin_ui__rw_copi__read_active": {
          "hide_name": 0,
          "bits": [ 1901 ],
          "attributes": {
            "hdlname": "tb fifo_test interface_fifo readwriter_controller_pin_ui__rw_copi__read_active",
            "src": "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/controller_readwrite.py:147"
          }
        },
        "tb.fifo_test.interface_fifo.readwriter_ui__in_progress": {
          "hide_name": 0,
          "bits": [ 2612 ],
          "attributes": {
            "hdlname": "tb fifo_test interface_fifo readwriter_ui__in_progress",
            "src": "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/controller_readwrite.py:146"
          }
        },
        "tb.fifo_test.interface_fifo.readwriter_ui__r_cipo__r_data": {
          "hide_name": 0,
          "bits": [ 2620, 2619, 2618, 2617, 2616, 2615, 2628, 2627, 2626, 2625, 2624, 2623, 2622, 2621, 2614, 2613 ],
          "attributes": {
            "hdlname": "tb fifo_test interface_fifo readwriter_ui__r_cipo__r_data",
            "src": "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/controller_readwrite.py:146"
          }
        },
        "tb.fifo_test.interface_fifo.readwriter_ui__r_cipo__read_active": {
          "hide_name": 0,
          "bits": [ 2629 ],
          "attributes": {
            "hdlname": "tb fifo_test interface_fifo readwriter_ui__r_cipo__read_active",
            "src": "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/controller_readwrite.py:146"
          }
        },
        "tb.fifo_test.interface_fifo.readwriter_ui__rw_copi__addr": {
          "hide_name": 0,
          "bits": [ 2294, 2292, 2288, 2286, 2284, 2282, 2280, 2278, 2276, 2274, 2272, 2270, 2308, 2306, 2304, 2302, 2300, 2298, 2296, 2290, 2268, 2266 ],
          "attributes": {
            "hdlname": "tb fifo_test interface_fifo readwriter_ui__rw_copi__addr",
            "src": "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/controller_readwrite.py:146"
          }
        },
        "tb.fifo_test.interface_fifo.readwriter_ui__rw_copi__task": {
          "hide_name": 0,
          "bits": [ 2320, 2319 ],
          "attributes": {
            "enum_base_type": "rw_cmds",
            "enum_value_00": "RW_IDLE",
            "enum_value_01": "RW_READ",
            "enum_value_10": "RW_WRITE",
            "hdlname": "tb fifo_test interface_fifo readwriter_ui__rw_copi__task",
            "src": "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/controller_readwrite.py:146"
          }
        },
        "tb.fifo_test.interface_fifo.readwriter_ui__rw_copi__w_data": {
          "hide_name": 0,
          "bits": [ 2335, 2333, 2331, 2329, 2327, 2325, 2351, 2349, 2347, 2345, 2343, 2341, 2339, 2337, 2323, 2321 ],
          "attributes": {
            "hdlname": "tb fifo_test interface_fifo readwriter_ui__rw_copi__w_data",
            "src": "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/controller_readwrite.py:146"
          }
        },
        "tb.fifo_test.interface_fifo.refresher._controller_pin_ui__clk_en": {
          "hide_name": 0,
          "bits": [ 1987 ],
          "attributes": {
            "hdlname": "tb fifo_test interface_fifo refresher _controller_pin_ui__clk_en",
            "src": "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/controller_refresh.py:99"
          }
        },
        "tb.fifo_test.interface_fifo.refresher._controller_pin_ui__clk_en$next": {
          "hide_name": 0,
          "bits": [ 1986 ],
          "attributes": {
            "hdlname": "tb fifo_test interface_fifo refresher _controller_pin_ui__clk_en$next",
            "src": "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/controller_refresh.py:99"
          }
        },
        "tb.fifo_test.interface_fifo.refresher._controller_pin_ui__cmd": {
          "hide_name": 0,
          "bits": [ 2677, 2675, 2673, 2671 ],
          "attributes": {
            "hdlname": "tb fifo_test interface_fifo refresher _controller_pin_ui__cmd",
            "src": "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/controller_refresh.py:99"
          }
        },
        "tb.fifo_test.interface_fifo.refresher._controller_pin_ui__cmd_TRELLIS_FF_Q_DI": {
          "hide_name": 0,
          "bits": [ 2676, 2674, 2672, 2670 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/controller_refresh.py:239|/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/controller_refresh.py:114|/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/techmap.v:575.21-575.22"
          }
        },
        "tb.fifo_test.interface_fifo.refresher._controller_pin_ui__cmd_TRELLIS_FF_Q_DI_LUT4_Z_B": {
          "hide_name": 0,
          "bits": [ 2678, 2679, 2676 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "tb.fifo_test.interface_fifo.refresher._controller_pin_ui__cmd_TRELLIS_FF_Q_DI_LUT4_Z_C": {
          "hide_name": 0,
          "bits": [ 2684, 2679 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "tb.fifo_test.interface_fifo.refresher._controller_pin_ui__cmd_TRELLIS_FF_Q_DI_LUT4_Z_C_LUT4_C_Z": {
          "hide_name": 0,
          "bits": [ 2811, 2826, 2690, 2685 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "tb.fifo_test.interface_fifo.refresher._controller_pin_ui__cmd_TRELLIS_FF_Q_DI_LUT4_Z_C_LUT4_D_Z": {
          "hide_name": 0,
          "bits": [ 2736, 2691, 2694, 3008, 2696 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "tb.fifo_test.interface_fifo.refresher._controller_pin_ui__cmd_TRELLIS_FF_Q_DI_LUT4_Z_C_LUT4_D_Z_LUT4_Z_1_A": {
          "hide_name": 0,
          "bits": [ 3543, 2720, 3544, 2715, 3545, 2710, 3546, 2704, 3547, 2705, 3548, 2699, 3549, 2695 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/controller_refresh.py:197|/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/arith_map.v:38.23-38.25",
            "unused_bits": "0 2 4 6 8 10 12"
          }
        },
        "tb.fifo_test.interface_fifo.refresher._controller_pin_ui__cmd_TRELLIS_FF_Q_DI_LUT4_Z_C_LUT4_D_Z_LUT4_Z_1_A_CCU2C_COUT_S0": {
          "hide_name": 0,
          "bits": [ 2729, 2730, 2721, 2722, 2716, 2717, 2711, 2712, 2706, 2707, 2725, 2726, 2700, 2701 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/controller_refresh.py:197|/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/arith_map.v:34.26-34.27",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13"
          }
        },
        "tb.fifo_test.interface_fifo.refresher._controller_pin_ui__cmd_TRELLIS_FF_Q_DI_LUT4_Z_C_LUT4_D_Z_LUT4_Z_1_A_CCU2C_COUT_S0_CCU2C_S0_COUT": {
          "hide_name": 0,
          "bits": [ "1", 3550, 2720, 3544, 2715, 3545, 2710, 3546, 2704, 3547, 2705, 3548, 2699, 3549 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/controller_refresh.py:197|/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/arith_map.v:63.22-63.23",
            "unused_bits": "1 3 5 7 9 11 13"
          }
        },
        "tb.fifo_test.interface_fifo.refresher._controller_pin_ui__dqm": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "tb fifo_test interface_fifo refresher _controller_pin_ui__dqm",
            "src": "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/controller_refresh.py:99"
          }
        },
        "tb.fifo_test.interface_fifo.refresher._controller_pin_ui__rw_copi__a": {
          "hide_name": 0,
          "bits": [ 2731, 2731, "0", "0", 2731, 2731, "0", "0", "0", "0", "0", "0", "0" ],
          "attributes": {
            "hdlname": "tb fifo_test interface_fifo refresher _controller_pin_ui__rw_copi__a",
            "src": "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/controller_refresh.py:99"
          }
        },
        "tb.fifo_test.interface_fifo.refresher._controller_pin_ui__rw_copi__addr": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
          "attributes": {
            "hdlname": "tb fifo_test interface_fifo refresher _controller_pin_ui__rw_copi__addr",
            "src": "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/controller_refresh.py:99"
          }
        },
        "tb.fifo_test.interface_fifo.refresher._controller_pin_ui__rw_copi__ba": {
          "hide_name": 0,
          "bits": [ "0", "0" ],
          "attributes": {
            "hdlname": "tb fifo_test interface_fifo refresher _controller_pin_ui__rw_copi__ba",
            "src": "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/controller_refresh.py:99"
          }
        },
        "tb.fifo_test.interface_fifo.refresher._controller_pin_ui__rw_copi__dq": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
          "attributes": {
            "hdlname": "tb fifo_test interface_fifo refresher _controller_pin_ui__rw_copi__dq",
            "src": "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/controller_refresh.py:99"
          }
        },
        "tb.fifo_test.interface_fifo.refresher._controller_pin_ui__rw_copi__dq_oen": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "tb fifo_test interface_fifo refresher _controller_pin_ui__rw_copi__dq_oen",
            "src": "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/controller_refresh.py:99"
          }
        },
        "tb.fifo_test.interface_fifo.refresher._controller_pin_ui__rw_copi__read_active": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "tb fifo_test interface_fifo refresher _controller_pin_ui__rw_copi__read_active",
            "src": "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/controller_refresh.py:99"
          }
        },
        "tb.fifo_test.interface_fifo.refresher._ui__enable_refresh": {
          "hide_name": 0,
          "bits": [ 2732 ],
          "attributes": {
            "hdlname": "tb fifo_test interface_fifo refresher _ui__enable_refresh",
            "src": "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/controller_refresh.py:98"
          }
        },
        "tb.fifo_test.interface_fifo.refresher._ui__enable_refresh_LUT4_B_1_Z": {
          "hide_name": 0,
          "bits": [ 2734 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:133.22-133.24"
          }
        },
        "tb.fifo_test.interface_fifo.refresher._ui__enable_refresh_LUT4_B_Z": {
          "hide_name": 0,
          "bits": [ 2736, 2737, 2738, 2733 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "tb.fifo_test.interface_fifo.refresher._ui__enable_refresh_LUT4_B_Z_LUT4_D_Z": {
          "hide_name": 0,
          "bits": [ 2739, 2686, 2855, 2743, 2764 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "tb.fifo_test.interface_fifo.refresher._ui__enable_refresh_LUT4_B_Z_LUT4_D_Z_CCU2C_S0_COUT": {
          "hide_name": 0,
          "bits": [ "0", 2740, 2742, 3551, 2758, 3552, 2753, 3553, 2747, 3554, 2748, 3555, 2796, 3556, 2791, 3557, 2786, 3558, 2776, 3559, 2777, 3560 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/controller_refresh.py:244|/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/arith_map.v:63.22-63.23",
            "unused_bits": "3 5 7 9 11 13 15 17 19 21"
          }
        },
        "tb.fifo_test.interface_fifo.refresher._ui__enable_refresh_LUT4_B_Z_LUT4_D_Z_CCU2C_S0_COUT_CCU2C_COUT_2_S0": {
          "hide_name": 0,
          "bits": [ 2739, 2686, 2761, 2759, 2764 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "tb.fifo_test.interface_fifo.refresher._ui__enable_refresh_LUT4_B_Z_LUT4_D_Z_CCU2C_S0_COUT_CCU2C_COUT_2_S0_LUT4_C_Z": {
          "hide_name": 0,
          "bits": [ 2762 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:133.18-133.20"
          }
        },
        "tb.fifo_test.interface_fifo.refresher._ui__enable_refresh_LUT4_B_Z_LUT4_D_Z_CCU2C_S0_COUT_CCU2C_COUT_2_S0_LUT4_D_Z": {
          "hide_name": 0,
          "bits": [ 2763 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:133.22-133.24"
          }
        },
        "tb.fifo_test.interface_fifo.refresher._ui__enable_refresh_LUT4_B_Z_LUT4_D_Z_CCU2C_S0_COUT_CCU2C_COUT_3_S1": {
          "hide_name": 0,
          "bits": [ 2739, 2686, 2770, 2769, 2764 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "tb.fifo_test.interface_fifo.refresher._ui__enable_refresh_LUT4_B_Z_LUT4_D_Z_CCU2C_S0_COUT_CCU2C_COUT_3_S1_LUT4_C_Z": {
          "hide_name": 0,
          "bits": [ 2771 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:133.18-133.20"
          }
        },
        "tb.fifo_test.interface_fifo.refresher._ui__enable_refresh_LUT4_B_Z_LUT4_D_Z_CCU2C_S0_COUT_CCU2C_COUT_3_S1_LUT4_D_Z": {
          "hide_name": 0,
          "bits": [ 2772 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:133.22-133.24"
          }
        },
        "tb.fifo_test.interface_fifo.refresher._ui__enable_refresh_LUT4_B_Z_LUT4_D_Z_CCU2C_S0_COUT_CCU2C_COUT_4_S1": {
          "hide_name": 0,
          "bits": [ 2739, 2686, 2780, 2779, 2764 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "tb.fifo_test.interface_fifo.refresher._ui__enable_refresh_LUT4_B_Z_LUT4_D_Z_CCU2C_S0_COUT_CCU2C_COUT_4_S1_LUT4_C_Z": {
          "hide_name": 0,
          "bits": [ 2781 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:133.18-133.20"
          }
        },
        "tb.fifo_test.interface_fifo.refresher._ui__enable_refresh_LUT4_B_Z_LUT4_D_Z_CCU2C_S0_COUT_CCU2C_COUT_4_S1_LUT4_D_Z": {
          "hide_name": 0,
          "bits": [ 2782 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:133.22-133.24"
          }
        },
        "tb.fifo_test.interface_fifo.refresher._ui__enable_refresh_LUT4_B_Z_LUT4_D_Z_CCU2C_S0_COUT_CCU2C_COUT_8_S0": {
          "hide_name": 0,
          "bits": [ 2739, 2686, 2803, 2801, 2764 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "tb.fifo_test.interface_fifo.refresher._ui__enable_refresh_LUT4_B_Z_LUT4_D_Z_CCU2C_S0_COUT_CCU2C_COUT_8_S0_LUT4_C_Z": {
          "hide_name": 0,
          "bits": [ 2804 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:133.18-133.20"
          }
        },
        "tb.fifo_test.interface_fifo.refresher._ui__enable_refresh_LUT4_B_Z_LUT4_D_Z_CCU2C_S0_COUT_CCU2C_COUT_8_S0_LUT4_D_Z": {
          "hide_name": 0,
          "bits": [ 2805 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:133.22-133.24"
          }
        },
        "tb.fifo_test.interface_fifo.refresher._ui__enable_refresh_LUT4_B_Z_LUT4_D_Z_CCU2C_S0_COUT_CCU2C_COUT_S0": {
          "hide_name": 0,
          "bits": [ 2743, 2744, 2768, 2769, 2759, 2760, 2754, 2755, 2749, 2750, 2801, 2802, 2797, 2798, 2792, 2793, 2787, 2788, 2778, 2779, 2810, 2811 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/controller_refresh.py:244|/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/arith_map.v:34.26-34.27"
          }
        },
        "tb.fifo_test.interface_fifo.refresher._ui__enable_refresh_LUT4_B_Z_LUT4_D_Z_CCU2C_S0_COUT_CCU2C_COUT_S0_CCU2C_S1_COUT": {
          "hide_name": 0,
          "bits": [ 2740, 2742, 3551, 2758, 3552, 2753, 3553, 2747, 3554, 2748, 3555, 2796, 3556, 2791, 3557, 2786, 3558, 2776, 3559, 2777, 3560, 2809 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/controller_refresh.py:244|/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/arith_map.v:38.23-38.25",
            "unused_bits": "2 4 6 8 10 12 14 16 18 20 21"
          }
        },
        "tb.fifo_test.interface_fifo.refresher._ui__enable_refresh_LUT4_B_Z_LUT4_D_Z_CCU2C_S0_COUT_CCU2C_COUT_S1": {
          "hide_name": 0,
          "bits": [ 2739, 2686, 2812, 2750, 2764 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "tb.fifo_test.interface_fifo.refresher._ui__enable_refresh_LUT4_B_Z_LUT4_D_Z_CCU2C_S0_COUT_CCU2C_COUT_S1_LUT4_C_Z": {
          "hide_name": 0,
          "bits": [ 2813 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:133.18-133.20"
          }
        },
        "tb.fifo_test.interface_fifo.refresher._ui__enable_refresh_LUT4_B_Z_LUT4_D_Z_CCU2C_S0_COUT_CCU2C_COUT_S1_LUT4_D_Z": {
          "hide_name": 0,
          "bits": [ 2814 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:133.22-133.24"
          }
        },
        "tb.fifo_test.interface_fifo.refresher._ui__enable_refresh_LUT4_B_Z_LUT4_D_Z_CCU2C_S0_S1": {
          "hide_name": 0,
          "bits": [ 2739, 2686, 2818, 2744, 2764 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "tb.fifo_test.interface_fifo.refresher._ui__enable_refresh_LUT4_B_Z_LUT4_D_Z_CCU2C_S0_S1_CCU2C_S0_S1": {
          "hide_name": 0,
          "bits": [ 2739, 2686, 2819, 2768, 2764 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "tb.fifo_test.interface_fifo.refresher._ui__enable_refresh_LUT4_B_Z_LUT4_D_Z_CCU2C_S0_S1_CCU2C_S0_S1_LUT4_C_Z": {
          "hide_name": 0,
          "bits": [ 2820 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:133.18-133.20"
          }
        },
        "tb.fifo_test.interface_fifo.refresher._ui__enable_refresh_LUT4_B_Z_LUT4_D_Z_CCU2C_S0_S1_CCU2C_S0_S1_LUT4_D_Z": {
          "hide_name": 0,
          "bits": [ 2821 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:133.22-133.24"
          }
        },
        "tb.fifo_test.interface_fifo.refresher._ui__enable_refresh_LUT4_B_Z_LUT4_D_Z_CCU2C_S0_S1_LUT4_C_Z": {
          "hide_name": 0,
          "bits": [ 2823 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:133.18-133.20"
          }
        },
        "tb.fifo_test.interface_fifo.refresher._ui__enable_refresh_LUT4_B_Z_LUT4_D_Z_CCU2C_S0_S1_LUT4_D_Z": {
          "hide_name": 0,
          "bits": [ 2824 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:133.22-133.24"
          }
        },
        "tb.fifo_test.interface_fifo.refresher._ui__enable_refresh_LUT4_B_Z_LUT4_D_Z_CCU2C_S0_S1_LUT4_D_Z_PFUMX_ALUT_Z": {
          "hide_name": 0,
          "bits": [ 2851, 2854, 2825, 2822, 2773, 2765, 2871, 2874, 2848, 2845, 2815, 2806, 2842, 2891, 2839, 2836, 2833, 2886, 2829, 2881, 2783, 2866, 2827 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/controller_refresh.py:239|/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/controller_refresh.py:114|/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/techmap.v:575.21-575.22"
          }
        },
        "tb.fifo_test.interface_fifo.refresher._ui__enable_refresh_LUT4_B_Z_LUT4_D_Z_CCU2C_S0_S1_LUT4_D_Z_PFUMX_ALUT_Z_LUT4_Z_1_C": {
          "hide_name": 0,
          "bits": [ 2788, 2826, 2828, 2685 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "tb.fifo_test.interface_fifo.refresher._ui__enable_refresh_LUT4_B_Z_LUT4_D_Z_CCU2C_S0_S1_LUT4_D_Z_PFUMX_ALUT_Z_LUT4_Z_2_A": {
          "hide_name": 0,
          "bits": [ 2831, 2685, 2688, 2832 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "tb.fifo_test.interface_fifo.refresher._ui__enable_refresh_LUT4_B_Z_LUT4_D_Z_CCU2C_S0_S1_LUT4_D_Z_PFUMX_ALUT_Z_LUT4_Z_3_C": {
          "hide_name": 0,
          "bits": [ 2792, 2826, 2835, 2685 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "tb.fifo_test.interface_fifo.refresher._ui__enable_refresh_LUT4_B_Z_LUT4_D_Z_CCU2C_S0_S1_LUT4_D_Z_PFUMX_ALUT_Z_LUT4_Z_4_C": {
          "hide_name": 0,
          "bits": [ 2798, 2826, 2838, 2685 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "tb.fifo_test.interface_fifo.refresher._ui__enable_refresh_LUT4_B_Z_LUT4_D_Z_CCU2C_S0_S1_LUT4_D_Z_PFUMX_ALUT_Z_LUT4_Z_5_C": {
          "hide_name": 0,
          "bits": [ 2802, 2826, 2841, 2685 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "tb.fifo_test.interface_fifo.refresher._ui__enable_refresh_LUT4_B_Z_LUT4_D_Z_CCU2C_S0_S1_LUT4_D_Z_PFUMX_ALUT_Z_LUT4_Z_6_C": {
          "hide_name": 0,
          "bits": [ 2749, 2826, 2844, 2685 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "tb.fifo_test.interface_fifo.refresher._ui__enable_refresh_LUT4_B_Z_LUT4_D_Z_CCU2C_S0_S1_LUT4_D_Z_PFUMX_ALUT_Z_LUT4_Z_7_C": {
          "hide_name": 0,
          "bits": [ 2755, 2826, 2847, 2685 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "tb.fifo_test.interface_fifo.refresher._ui__enable_refresh_LUT4_B_Z_LUT4_D_Z_CCU2C_S0_S1_LUT4_D_Z_PFUMX_ALUT_Z_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 2852 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:133.22-133.24"
          }
        },
        "tb.fifo_test.interface_fifo.refresher._ui__enable_refresh_LUT4_B_Z_LUT4_D_Z_CCU2C_S0_S1_LUT4_D_Z_PFUMX_ALUT_Z_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 2853 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:133.18-133.20"
          }
        },
        "tb.fifo_test.interface_fifo.refresher._ui__enable_refresh_LUT4_B_Z_LUT4_D_Z_CCU2C_S1_COUT": {
          "hide_name": 0,
          "bits": [ "1", 2856, 2816, 3561, 2817, 3562, 2857, 3563, 2858, 3564, 2867, 3565, 2868, 3566, 2887, 3567, 2882, 3568, 2877, 3569, 2861, 3570, 2862, 3571 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/controller_refresh.py:124|/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/arith_map.v:63.22-63.23",
            "unused_bits": "3 5 7 9 11 13 15 17 19 21 23"
          }
        },
        "tb.fifo_test.interface_fifo.refresher._ui__enable_refresh_LUT4_B_Z_LUT4_D_Z_CCU2C_S1_COUT_CCU2C_COUT_2_S1": {
          "hide_name": 0,
          "bits": [ 2739, 2686, 2863, 2810, 2764 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "tb.fifo_test.interface_fifo.refresher._ui__enable_refresh_LUT4_B_Z_LUT4_D_Z_CCU2C_S1_COUT_CCU2C_COUT_2_S1_LUT4_C_Z": {
          "hide_name": 0,
          "bits": [ 2864 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:133.18-133.20"
          }
        },
        "tb.fifo_test.interface_fifo.refresher._ui__enable_refresh_LUT4_B_Z_LUT4_D_Z_CCU2C_S1_COUT_CCU2C_COUT_2_S1_LUT4_D_Z": {
          "hide_name": 0,
          "bits": [ 2865 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:133.22-133.24"
          }
        },
        "tb.fifo_test.interface_fifo.refresher._ui__enable_refresh_LUT4_B_Z_LUT4_D_Z_CCU2C_S1_COUT_CCU2C_COUT_S0": {
          "hide_name": 0,
          "bits": [ 2739, 2686, 2859, 2760, 2764 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "tb.fifo_test.interface_fifo.refresher._ui__enable_refresh_LUT4_B_Z_LUT4_D_Z_CCU2C_S1_COUT_CCU2C_COUT_S0_LUT4_C_Z": {
          "hide_name": 0,
          "bits": [ 2869 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:133.18-133.20"
          }
        },
        "tb.fifo_test.interface_fifo.refresher._ui__enable_refresh_LUT4_B_Z_LUT4_D_Z_CCU2C_S1_COUT_CCU2C_COUT_S0_LUT4_D_Z": {
          "hide_name": 0,
          "bits": [ 2870 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:133.22-133.24"
          }
        },
        "tb.fifo_test.interface_fifo.refresher._ui__enable_refresh_LUT4_B_Z_LUT4_D_Z_CCU2C_S1_COUT_CCU2C_COUT_S1": {
          "hide_name": 0,
          "bits": [ 2739, 2686, 2860, 2754, 2764 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "tb.fifo_test.interface_fifo.refresher._ui__enable_refresh_LUT4_B_Z_LUT4_D_Z_CCU2C_S1_COUT_CCU2C_COUT_S1_LUT4_C_Z": {
          "hide_name": 0,
          "bits": [ 2872 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:133.18-133.20"
          }
        },
        "tb.fifo_test.interface_fifo.refresher._ui__enable_refresh_LUT4_B_Z_LUT4_D_Z_CCU2C_S1_COUT_CCU2C_COUT_S1_LUT4_D_Z": {
          "hide_name": 0,
          "bits": [ 2873 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:133.22-133.24"
          }
        },
        "tb.fifo_test.interface_fifo.refresher._ui__enable_refresh_LUT4_B_Z_LUT4_D_Z_CCU2C_S1_S0": {
          "hide_name": 0,
          "bits": [ 2850, 2855, 2818, 2819, 2770, 2761, 2859, 2860, 2849, 2846, 2812, 2803, 2843, 2888, 2840, 2837, 2834, 2883, 2830, 2878, 2780, 2863, 2687 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/controller_refresh.py:124|/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/arith_map.v:34.26-34.27"
          }
        },
        "tb.fifo_test.interface_fifo.refresher._ui__enable_refresh_LUT4_B_Z_LUT4_D_Z_CCU2C_S1_S0_CCU2C_S0_1_COUT": {
          "hide_name": 0,
          "bits": [ 2816, 3572, 2817, 3573, 2857, 3574, 2858, 3575, 2867, 3576, 2868, 3577, 2887, 3578, 2882, 3579, 2877, 3580, 2861, 3581, 2862, 3582, 2875, 3583 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/controller_refresh.py:124|/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/arith_map.v:65.22-65.25",
            "unused_bits": "1 3 5 7 9 11 13 15 17 19 21 22 23"
          }
        },
        "tb.fifo_test.interface_fifo.refresher._ui__enable_refresh_LUT4_B_Z_LUT4_D_Z_CCU2C_S1_S0_CCU2C_S0_1_S1": {
          "hide_name": 0,
          "bits": [ 2855, 3584, 2819, 3585, 2761, 3586, 2860, 3587, 2846, 3588, 2803, 3589, 2888, 3590, 2837, 3591, 2883, 3592, 2878, 3593, 2863, 3594, 2876, 3595 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/controller_refresh.py:124|/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/arith_map.v:65.27-65.29",
            "unused_bits": "1 3 5 7 9 11 13 15 17 19 21 22 23"
          }
        },
        "tb.fifo_test.interface_fifo.refresher._ui__enable_refresh_LUT4_B_Z_LUT4_D_Z_CCU2C_S1_S0_CCU2C_S0_2_S1": {
          "hide_name": 0,
          "bits": [ 2739, 2686, 2878, 2778, 2764 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "tb.fifo_test.interface_fifo.refresher._ui__enable_refresh_LUT4_B_Z_LUT4_D_Z_CCU2C_S1_S0_CCU2C_S0_2_S1_LUT4_C_Z": {
          "hide_name": 0,
          "bits": [ 2879 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:133.18-133.20"
          }
        },
        "tb.fifo_test.interface_fifo.refresher._ui__enable_refresh_LUT4_B_Z_LUT4_D_Z_CCU2C_S1_S0_CCU2C_S0_2_S1_LUT4_D_Z": {
          "hide_name": 0,
          "bits": [ 2880 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:133.22-133.24"
          }
        },
        "tb.fifo_test.interface_fifo.refresher._ui__enable_refresh_LUT4_B_Z_LUT4_D_Z_CCU2C_S1_S0_CCU2C_S0_3_S1": {
          "hide_name": 0,
          "bits": [ 2739, 2686, 2883, 2787, 2764 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "tb.fifo_test.interface_fifo.refresher._ui__enable_refresh_LUT4_B_Z_LUT4_D_Z_CCU2C_S1_S0_CCU2C_S0_3_S1_LUT4_C_Z": {
          "hide_name": 0,
          "bits": [ 2884 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:133.18-133.20"
          }
        },
        "tb.fifo_test.interface_fifo.refresher._ui__enable_refresh_LUT4_B_Z_LUT4_D_Z_CCU2C_S1_S0_CCU2C_S0_3_S1_LUT4_D_Z": {
          "hide_name": 0,
          "bits": [ 2885 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:133.22-133.24"
          }
        },
        "tb.fifo_test.interface_fifo.refresher._ui__enable_refresh_LUT4_B_Z_LUT4_D_Z_CCU2C_S1_S0_CCU2C_S0_5_S1": {
          "hide_name": 0,
          "bits": [ 2739, 2686, 2888, 2797, 2764 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "tb.fifo_test.interface_fifo.refresher._ui__enable_refresh_LUT4_B_Z_LUT4_D_Z_CCU2C_S1_S0_CCU2C_S0_5_S1_LUT4_C_Z": {
          "hide_name": 0,
          "bits": [ 2889 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:133.18-133.20"
          }
        },
        "tb.fifo_test.interface_fifo.refresher._ui__enable_refresh_LUT4_B_Z_LUT4_D_Z_CCU2C_S1_S0_CCU2C_S0_5_S1_LUT4_D_Z": {
          "hide_name": 0,
          "bits": [ 2890 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:133.22-133.24"
          }
        },
        "tb.fifo_test.interface_fifo.refresher._ui__enable_refresh_LUT4_B_Z_LUT4_D_Z_LUT4_Z_1_C": {
          "hide_name": 0,
          "bits": [ 2740, 2906, 3596, 2903, 3597, 2900, 3598, 2896, 3599, 2897, 3600, 2918, 3601, 2915, 3602, 2912, 3603, 2909, 3604, 2893, 3605, 2826 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/controller_refresh.py:243|/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/arith_map.v:38.23-38.25",
            "unused_bits": "2 4 6 8 10 12 14 16 18 20"
          }
        },
        "tb.fifo_test.interface_fifo.refresher._ui__enable_refresh_LUT4_B_Z_LUT4_D_Z_LUT4_Z_1_C_CCU2C_COUT_S0": {
          "hide_name": 0,
          "bits": [ 2923, 2924, 2907, 2908, 2904, 2905, 2901, 2902, 2898, 2899, 2921, 2922, 2919, 2920, 2916, 2917, 2913, 2914, 2910, 2911, 2894, 2895 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/controller_refresh.py:243|/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/arith_map.v:34.26-34.27",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21"
          }
        },
        "tb.fifo_test.interface_fifo.refresher._ui__enable_refresh_LUT4_B_Z_LUT4_D_Z_LUT4_Z_1_C_CCU2C_COUT_S0_CCU2C_S0_COUT": {
          "hide_name": 0,
          "bits": [ "1", 2740, 2906, 3596, 2903, 3597, 2900, 3598, 2896, 3599, 2897, 3600, 2918, 3601, 2915, 3602, 2912, 3603, 2909, 3604, 2893, 3605 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/controller_refresh.py:243|/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/arith_map.v:63.22-63.23",
            "unused_bits": "3 5 7 9 11 13 15 17 19 21"
          }
        },
        "tb.fifo_test.interface_fifo.refresher._ui__enable_refresh_LUT4_B_Z_LUT4_D_Z_LUT4_Z_D": {
          "hide_name": 0,
          "bits": [ "1", 3606, 2932, 3607, 2935, 3608, 2929, 3609, 2925, 3610, 2926, 3611, 2952, 3612, 2949, 3613, 2946, 3614, 2943, 3615, 2940, 3616, 2892, 3617 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/controller_refresh.py:124|/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/arith_map.v:63.22-63.23",
            "unused_bits": "1 3 5 7 9 11 13 15 17 19 21 23"
          }
        },
        "tb.fifo_test.interface_fifo.refresher._ui__enable_refresh_LUT4_B_Z_LUT4_D_Z_LUT4_Z_D_CCU2C_COUT_S0": {
          "hide_name": 0,
          "bits": [ 2933, 2934, 2938, 2939, 2936, 2937, 2930, 2931, 2927, 2928, 2955, 2956, 2953, 2954, 2950, 2951, 2947, 2948, 2944, 2945, 2941, 2942, 3618 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/controller_refresh.py:124|/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/arith_map.v:34.26-34.27",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22"
          }
        },
        "tb.fifo_test.interface_fifo.refresher._ui__enable_refresh_LUT4_D_C": {
          "hide_name": 0,
          "bits": [ 2957, 2732 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "tb.fifo_test.interface_fifo.refresher._ui__enable_refresh_LUT4_D_Z": {
          "hide_name": 0,
          "bits": [ 2686, 2687, 2688, 2689 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "tb.fifo_test.interface_fifo.refresher._ui__initialised": {
          "hide_name": 0,
          "bits": [ 2736 ],
          "attributes": {
            "hdlname": "tb fifo_test interface_fifo refresher _ui__initialised",
            "src": "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/controller_refresh.py:98"
          }
        },
        "tb.fifo_test.interface_fifo.refresher._ui__initialised_TRELLIS_FF_Q_CE": {
          "hide_name": 0,
          "bits": [ 2959 ],
          "attributes": {
          }
        },
        "tb.fifo_test.interface_fifo.refresher._ui__initialised_TRELLIS_FF_Q_CE_LUT4_Z_C": {
          "hide_name": 0,
          "bits": [ 2732, 2737, 2684, 2693, 2692 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "tb.fifo_test.interface_fifo.refresher._ui__initialised_TRELLIS_FF_Q_CE_LUT4_Z_C_CCU2C_COUT_S0": {
          "hide_name": 0,
          "bits": [ 2979, 2980, 2975, 2976, 2972, 2973, 2969, 2970, 2966, 2967, 2977, 2978, 2962, 2963 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/controller_refresh.py:225|/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/arith_map.v:34.26-34.27",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13"
          }
        },
        "tb.fifo_test.interface_fifo.refresher._ui__initialised_TRELLIS_FF_Q_CE_LUT4_Z_C_CCU2C_COUT_S0_CCU2C_S0_COUT": {
          "hide_name": 0,
          "bits": [ "1", 3619, 2974, 3620, 2971, 3621, 2968, 3622, 2964, 3623, 2965, 3624, 2961, 3625 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/controller_refresh.py:225|/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/arith_map.v:63.22-63.23",
            "unused_bits": "1 3 5 7 9 11 13"
          }
        },
        "tb.fifo_test.interface_fifo.refresher._ui__initialised_TRELLIS_FF_Q_DI": {
          "hide_name": 0,
          "bits": [ 2960 ],
          "attributes": {
          }
        },
        "tb.fifo_test.interface_fifo.refresher._ui__refresh_in_progress": {
          "hide_name": 0,
          "bits": [ 2983 ],
          "attributes": {
            "hdlname": "tb fifo_test interface_fifo refresher _ui__refresh_in_progress",
            "src": "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/controller_refresh.py:98"
          }
        },
        "tb.fifo_test.interface_fifo.refresher._ui__refresh_in_progress_TRELLIS_FF_Q_CE": {
          "hide_name": 0,
          "bits": [ 2982 ],
          "attributes": {
          }
        },
        "tb.fifo_test.interface_fifo.refresher._ui__refresh_in_progress_TRELLIS_FF_Q_CE_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 2984 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:133.22-133.24"
          }
        },
        "tb.fifo_test.interface_fifo.refresher._ui__refresh_in_progress_TRELLIS_FF_Q_CE_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 2985 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:133.18-133.20"
          }
        },
        "tb.fifo_test.interface_fifo.refresher._ui__refresh_in_progress_TRELLIS_FF_Q_DI": {
          "hide_name": 0,
          "bits": [ 2738, 2736, 2737 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "tb.fifo_test.interface_fifo.refresher._ui__request_to_refresh_soon": {
          "hide_name": 0,
          "bits": [ 2987 ],
          "attributes": {
            "hdlname": "tb fifo_test interface_fifo refresher _ui__request_to_refresh_soon",
            "src": "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/controller_refresh.py:98"
          }
        },
        "tb.fifo_test.interface_fifo.refresher._ui__request_to_refresh_soon_TRELLIS_FF_Q_CE": {
          "hide_name": 0,
          "bits": [ 2986 ],
          "attributes": {
          }
        },
        "tb.fifo_test.interface_fifo.refresher.controller_pin_ui__clk_en": {
          "hide_name": 0,
          "bits": [ 1902 ],
          "attributes": {
            "hdlname": "tb fifo_test interface_fifo refresher controller_pin_ui__clk_en",
            "src": "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/controller_refresh.py:75"
          }
        },
        "tb.fifo_test.interface_fifo.refresher.controller_pin_ui__cmd": {
          "hide_name": 0,
          "bits": [ 1906, 1905, 1904, 1903 ],
          "attributes": {
            "enum_base_type": "sdram_cmds",
            "enum_value_0000": "CMD_DESL",
            "enum_value_0001": "CMD_NOP",
            "enum_value_0010": "CMD_BST",
            "enum_value_0011": "CMD_READ",
            "enum_value_0100": "CMD_READ_AP",
            "enum_value_0101": "CMD_WRITE",
            "enum_value_0110": "CMD_WRITE_AP",
            "enum_value_0111": "CMD_ACT",
            "enum_value_1000": "CMD_PRE",
            "enum_value_1001": "CMD_PALL",
            "enum_value_1010": "CMD_REF",
            "enum_value_1011": "CMD_SELF",
            "enum_value_1100": "CMD_MRS",
            "enum_value_1101": "CMD_ILLEGAL",
            "hdlname": "tb fifo_test interface_fifo refresher controller_pin_ui__cmd",
            "src": "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/controller_refresh.py:75"
          }
        },
        "tb.fifo_test.interface_fifo.refresher.controller_pin_ui__dqm": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "tb fifo_test interface_fifo refresher controller_pin_ui__dqm",
            "src": "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/controller_refresh.py:75"
          }
        },
        "tb.fifo_test.interface_fifo.refresher.controller_pin_ui__dqm$next": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "tb fifo_test interface_fifo refresher controller_pin_ui__dqm$next",
            "src": "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/controller_refresh.py:75"
          }
        },
        "tb.fifo_test.interface_fifo.refresher.controller_pin_ui__rw_copi__a": {
          "hide_name": 0,
          "bits": [ 1907, 1907, "0", "0", 1907, 1907, "0", "0", "0", "0", "0", "0", "0" ],
          "attributes": {
            "hdlname": "tb fifo_test interface_fifo refresher controller_pin_ui__rw_copi__a",
            "src": "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/controller_refresh.py:75"
          }
        },
        "tb.fifo_test.interface_fifo.refresher.controller_pin_ui__rw_copi__addr$next": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
          "attributes": {
            "hdlname": "tb fifo_test interface_fifo refresher controller_pin_ui__rw_copi__addr$next",
            "src": "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/controller_refresh.py:75"
          }
        },
        "tb.fifo_test.interface_fifo.refresher.controller_pin_ui__rw_copi__ba": {
          "hide_name": 0,
          "bits": [ "0", "0" ],
          "attributes": {
            "hdlname": "tb fifo_test interface_fifo refresher controller_pin_ui__rw_copi__ba",
            "src": "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/controller_refresh.py:75"
          }
        },
        "tb.fifo_test.interface_fifo.refresher.controller_pin_ui__rw_copi__ba$next": {
          "hide_name": 0,
          "bits": [ "0", "0" ],
          "attributes": {
            "hdlname": "tb fifo_test interface_fifo refresher controller_pin_ui__rw_copi__ba$next",
            "src": "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/controller_refresh.py:75"
          }
        },
        "tb.fifo_test.interface_fifo.refresher.controller_pin_ui__rw_copi__dq": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
          "attributes": {
            "hdlname": "tb fifo_test interface_fifo refresher controller_pin_ui__rw_copi__dq",
            "src": "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/controller_refresh.py:75"
          }
        },
        "tb.fifo_test.interface_fifo.refresher.controller_pin_ui__rw_copi__dq$next": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
          "attributes": {
            "hdlname": "tb fifo_test interface_fifo refresher controller_pin_ui__rw_copi__dq$next",
            "src": "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/controller_refresh.py:75"
          }
        },
        "tb.fifo_test.interface_fifo.refresher.controller_pin_ui__rw_copi__dq_oen": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "tb fifo_test interface_fifo refresher controller_pin_ui__rw_copi__dq_oen",
            "src": "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/controller_refresh.py:75"
          }
        },
        "tb.fifo_test.interface_fifo.refresher.controller_pin_ui__rw_copi__dq_oen$next": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "tb fifo_test interface_fifo refresher controller_pin_ui__rw_copi__dq_oen$next",
            "src": "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/controller_refresh.py:75"
          }
        },
        "tb.fifo_test.interface_fifo.refresher.controller_pin_ui__rw_copi__read_active": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "tb fifo_test interface_fifo refresher controller_pin_ui__rw_copi__read_active",
            "src": "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/controller_refresh.py:75"
          }
        },
        "tb.fifo_test.interface_fifo.refresher.controller_pin_ui__rw_copi__read_active$next": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "tb fifo_test interface_fifo refresher controller_pin_ui__rw_copi__read_active$next",
            "src": "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/controller_refresh.py:75"
          }
        },
        "tb.fifo_test.interface_fifo.refresher.controller_refresh_fsm_state": {
          "hide_name": 0,
          "bits": [ 2692, 2693, 2684 ],
          "attributes": {
            "hdlname": "tb fifo_test interface_fifo refresher controller_refresh_fsm_state",
            "src": "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/controller_refresh.py:114"
          }
        },
        "tb.fifo_test.interface_fifo.refresher.controller_refresh_fsm_state_TRELLIS_FF_Q_CE": {
          "hide_name": 0,
          "bits": [ 2988 ],
          "attributes": {
          }
        },
        "tb.fifo_test.interface_fifo.refresher.controller_refresh_fsm_state_TRELLIS_FF_Q_CE_LUT4_Z_A": {
          "hide_name": 0,
          "bits": [ 2992, 2993, 2735, 2994 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "tb.fifo_test.interface_fifo.refresher.controller_refresh_fsm_state_TRELLIS_FF_Q_CE_LUT4_Z_A_LUT4_Z_1_C": {
          "hide_name": 0,
          "bits": [ 2723, 2724, 2995, 2996 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "tb.fifo_test.interface_fifo.refresher.controller_refresh_fsm_state_TRELLIS_FF_Q_CE_LUT4_Z_A_LUT4_Z_1_C_LUT4_Z_1_D": {
          "hide_name": 0,
          "bits": [ 2727, 2698, 2997 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "tb.fifo_test.interface_fifo.refresher.controller_refresh_fsm_state_TRELLIS_FF_Q_CE_LUT4_Z_A_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 2999 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:133.18-133.20"
          }
        },
        "tb.fifo_test.interface_fifo.refresher.controller_refresh_fsm_state_TRELLIS_FF_Q_DI": {
          "hide_name": 0,
          "bits": [ 2991, 2990, 2989 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/controller_refresh.py:249|/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/controller_refresh.py:114|/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/techmap.v:575.21-575.22"
          }
        },
        "tb.fifo_test.interface_fifo.refresher.controller_refresh_fsm_state_TRELLIS_FF_Q_DI_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 3000 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:133.18-133.20"
          }
        },
        "tb.fifo_test.interface_fifo.refresher.delay_fsm_state": {
          "hide_name": 0,
          "bits": [ 3024, 3023 ],
          "attributes": {
            "hdlname": "tb fifo_test interface_fifo refresher delay_fsm_state",
            "src": "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/Delayer.py:128"
          }
        },
        "tb.fifo_test.interface_fifo.refresher.delay_fsm_state$37": {
          "hide_name": 0,
          "bits": [ 3002, 3001 ],
          "attributes": {
            "hdlname": "tb fifo_test interface_fifo refresher delay_fsm_state$37",
            "src": "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/Delayer.py:128"
          }
        },
        "tb.fifo_test.interface_fifo.refresher.delay_fsm_state$37_TRELLIS_FF_Q_CE": {
          "hide_name": 0,
          "bits": [ 3005 ],
          "attributes": {
          }
        },
        "tb.fifo_test.interface_fifo.refresher.delay_fsm_state$37_TRELLIS_FF_Q_CE_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 3006 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:133.22-133.24"
          }
        },
        "tb.fifo_test.interface_fifo.refresher.delay_fsm_state$37_TRELLIS_FF_Q_CE_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 3007 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:133.18-133.20"
          }
        },
        "tb.fifo_test.interface_fifo.refresher.delay_fsm_state$37_TRELLIS_FF_Q_DI": {
          "hide_name": 0,
          "bits": [ 3004, 3003 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/Delayer.py:135|/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/Delayer.py:128|/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/techmap.v:575.21-575.22"
          }
        },
        "tb.fifo_test.interface_fifo.refresher.delay_fsm_state$38": {
          "hide_name": 0,
          "bits": [ 3011, 3010 ],
          "attributes": {
            "hdlname": "tb fifo_test interface_fifo refresher delay_fsm_state$38",
            "src": "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/Delayer.py:128"
          }
        },
        "tb.fifo_test.interface_fifo.refresher.delay_fsm_state$38_TRELLIS_FF_Q_CE": {
          "hide_name": 0,
          "bits": [ 3014 ],
          "attributes": {
          }
        },
        "tb.fifo_test.interface_fifo.refresher.delay_fsm_state$38_TRELLIS_FF_Q_CE_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 3015 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:133.22-133.24"
          }
        },
        "tb.fifo_test.interface_fifo.refresher.delay_fsm_state$38_TRELLIS_FF_Q_CE_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 3016 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:133.18-133.20"
          }
        },
        "tb.fifo_test.interface_fifo.refresher.delay_fsm_state$38_TRELLIS_FF_Q_DI": {
          "hide_name": 0,
          "bits": [ 3013, 3012 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/Delayer.py:135|/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/Delayer.py:128|/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/techmap.v:575.21-575.22"
          }
        },
        "tb.fifo_test.interface_fifo.refresher.delay_fsm_state$39": {
          "hide_name": 0,
          "bits": [ 3019, 3018 ],
          "attributes": {
            "hdlname": "tb fifo_test interface_fifo refresher delay_fsm_state$39",
            "src": "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/Delayer.py:128"
          }
        },
        "tb.fifo_test.interface_fifo.refresher.delay_fsm_state$39_TRELLIS_FF_Q_CE": {
          "hide_name": 0,
          "bits": [ 3022 ],
          "attributes": {
          }
        },
        "tb.fifo_test.interface_fifo.refresher.delay_fsm_state$39_TRELLIS_FF_Q_DI": {
          "hide_name": 0,
          "bits": [ 3021, 3020 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/Delayer.py:135|/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/Delayer.py:128|/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/techmap.v:575.21-575.22"
          }
        },
        "tb.fifo_test.interface_fifo.refresher.delay_fsm_state_TRELLIS_FF_Q_CE": {
          "hide_name": 0,
          "bits": [ 3027 ],
          "attributes": {
          }
        },
        "tb.fifo_test.interface_fifo.refresher.delay_fsm_state_TRELLIS_FF_Q_CE_LUT4_Z_D": {
          "hide_name": 0,
          "bits": [ 3024, 3008, 3023, 3028 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "tb.fifo_test.interface_fifo.refresher.delay_fsm_state_TRELLIS_FF_Q_CE_LUT4_Z_D_LUT4_Z_D": {
          "hide_name": 0,
          "bits": [ 2681, 2680, 3029 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "tb.fifo_test.interface_fifo.refresher.delay_fsm_state_TRELLIS_FF_Q_CE_LUT4_Z_D_LUT4_Z_D_LUT4_D_Z": {
          "hide_name": 0,
          "bits": [ 3030, 3035, 2981, 3031, 2691 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "tb.fifo_test.interface_fifo.refresher.delay_fsm_state_TRELLIS_FF_Q_DI": {
          "hide_name": 0,
          "bits": [ 3026, 3025 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/Delayer.py:135|/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/Delayer.py:128|/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/techmap.v:575.21-575.22"
          }
        },
        "tb.fifo_test.interface_fifo.refresher.delayer._ui__done": {
          "hide_name": 0,
          "bits": [ 3037 ],
          "attributes": {
            "hdlname": "tb fifo_test interface_fifo refresher delayer _ui__done",
            "src": "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/Delayer.py:175"
          }
        },
        "tb.fifo_test.interface_fifo.refresher.delayer._ui__done_TRELLIS_FF_Q_DI": {
          "hide_name": 0,
          "bits": [ 3036 ],
          "attributes": {
            "src": "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/Delayer.py:187"
          }
        },
        "tb.fifo_test.interface_fifo.refresher.delayer._ui__done_TRELLIS_FF_Q_DI_LUT4_Z_B": {
          "hide_name": 0,
          "bits": [ 3038, 3039, 3040, 3041 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "tb.fifo_test.interface_fifo.refresher.delayer._ui__done_TRELLIS_FF_Q_DI_LUT4_Z_B_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 3046 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:133.22-133.24"
          }
        },
        "tb.fifo_test.interface_fifo.refresher.delayer._ui__done_TRELLIS_FF_Q_DI_LUT4_Z_B_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 3047 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:133.18-133.20"
          }
        },
        "tb.fifo_test.interface_fifo.refresher.delayer._ui__done_TRELLIS_FF_Q_DI_LUT4_Z_B_PFUMX_Z_C0": {
          "hide_name": 0,
          "bits": [ 3049, 3050, 3051, 3052, 3048 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "tb.fifo_test.interface_fifo.refresher.delayer._ui__load": {
          "hide_name": 0,
          "bits": [ 3060, "0", 3058, "0", 3058, "0", 3058, 3058, 3058, 3058, 3058, "0", 3058, 3058, "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
          "attributes": {
            "hdlname": "tb fifo_test interface_fifo refresher delayer _ui__load",
            "src": "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/Delayer.py:175"
          }
        },
        "tb.fifo_test.interface_fifo.refresher.delayer.countdown": {
          "hide_name": 0,
          "bits": [ 3040, 3038, 3042, 3043, 3044, 3045, 3053, 3054, 3055, 3056, 3049, 3050, 3051, 3052 ],
          "attributes": {
            "hdlname": "tb fifo_test interface_fifo refresher delayer countdown",
            "src": "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/Delayer.py:182"
          }
        },
        "tb.fifo_test.interface_fifo.refresher.delayer.countdown_TRELLIS_FF_Q_10_DI": {
          "hide_name": 0,
          "bits": [ 3064 ],
          "attributes": {
          }
        },
        "tb.fifo_test.interface_fifo.refresher.delayer.countdown_TRELLIS_FF_Q_11_DI": {
          "hide_name": 0,
          "bits": [ 3066 ],
          "attributes": {
          }
        },
        "tb.fifo_test.interface_fifo.refresher.delayer.countdown_TRELLIS_FF_Q_12_DI": {
          "hide_name": 0,
          "bits": [ 3068 ],
          "attributes": {
          }
        },
        "tb.fifo_test.interface_fifo.refresher.delayer.countdown_TRELLIS_FF_Q_13_DI": {
          "hide_name": 0,
          "bits": [ 3070 ],
          "attributes": {
          }
        },
        "tb.fifo_test.interface_fifo.refresher.delayer.countdown_TRELLIS_FF_Q_1_DI": {
          "hide_name": 0,
          "bits": [ 3063 ],
          "attributes": {
          }
        },
        "tb.fifo_test.interface_fifo.refresher.delayer.countdown_TRELLIS_FF_Q_2_DI": {
          "hide_name": 0,
          "bits": [ 3073 ],
          "attributes": {
          }
        },
        "tb.fifo_test.interface_fifo.refresher.delayer.countdown_TRELLIS_FF_Q_3_DI": {
          "hide_name": 0,
          "bits": [ 3075 ],
          "attributes": {
          }
        },
        "tb.fifo_test.interface_fifo.refresher.delayer.countdown_TRELLIS_FF_Q_4_DI": {
          "hide_name": 0,
          "bits": [ 3077 ],
          "attributes": {
          }
        },
        "tb.fifo_test.interface_fifo.refresher.delayer.countdown_TRELLIS_FF_Q_5_DI": {
          "hide_name": 0,
          "bits": [ 3079 ],
          "attributes": {
          }
        },
        "tb.fifo_test.interface_fifo.refresher.delayer.countdown_TRELLIS_FF_Q_6_DI": {
          "hide_name": 0,
          "bits": [ 3081 ],
          "attributes": {
          }
        },
        "tb.fifo_test.interface_fifo.refresher.delayer.countdown_TRELLIS_FF_Q_7_DI": {
          "hide_name": 0,
          "bits": [ 3083 ],
          "attributes": {
          }
        },
        "tb.fifo_test.interface_fifo.refresher.delayer.countdown_TRELLIS_FF_Q_8_DI": {
          "hide_name": 0,
          "bits": [ 3085 ],
          "attributes": {
          }
        },
        "tb.fifo_test.interface_fifo.refresher.delayer.countdown_TRELLIS_FF_Q_9_DI": {
          "hide_name": 0,
          "bits": [ 3087 ],
          "attributes": {
          }
        },
        "tb.fifo_test.interface_fifo.refresher.delayer.countdown_TRELLIS_FF_Q_CE": {
          "hide_name": 0,
          "bits": [ 3061 ],
          "attributes": {
          }
        },
        "tb.fifo_test.interface_fifo.refresher.delayer.countdown_TRELLIS_FF_Q_CE_LUT4_Z_D": {
          "hide_name": 0,
          "bits": [ 3626, 3103, 3627, 3100, 3628, 3097, 3629, 3093, 3630, 3094, 3631, 3090, 3632, 3089 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/Delayer.py:186|/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/arith_map.v:38.23-38.25",
            "unused_bits": "0 2 4 6 8 10 12"
          }
        },
        "tb.fifo_test.interface_fifo.refresher.delayer.countdown_TRELLIS_FF_Q_CE_LUT4_Z_D_CCU2C_COUT_S0": {
          "hide_name": 0,
          "bits": [ 3108, 3109, 3104, 3105, 3101, 3102, 3098, 3099, 3095, 3096, 3106, 3107, 3091, 3092 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/Delayer.py:186|/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/arith_map.v:34.26-34.27",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13"
          }
        },
        "tb.fifo_test.interface_fifo.refresher.delayer.countdown_TRELLIS_FF_Q_CE_LUT4_Z_D_CCU2C_COUT_S0_CCU2C_S0_COUT": {
          "hide_name": 0,
          "bits": [ "1", 3633, 3103, 3627, 3100, 3628, 3097, 3629, 3093, 3630, 3094, 3631, 3090, 3632 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/Delayer.py:186|/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/arith_map.v:63.22-63.23",
            "unused_bits": "1 3 5 7 9 11 13"
          }
        },
        "tb.fifo_test.interface_fifo.refresher.delayer.countdown_TRELLIS_FF_Q_DI": {
          "hide_name": 0,
          "bits": [ 3062 ],
          "attributes": {
          }
        },
        "tb.fifo_test.interface_fifo.refresher.delayer.countdown_TRELLIS_FF_Q_DI_LUT4_Z_C": {
          "hide_name": 0,
          "bits": [ 3071, 3069, 3067, 3065, 3088, 3086, 3084, 3082, 3080, 3078, 3076, 3074, 3072, 3110 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/Delayer.py:186|/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/arith_map.v:34.26-34.27"
          }
        },
        "tb.fifo_test.interface_fifo.refresher.delayer.countdown_TRELLIS_FF_Q_DI_LUT4_Z_C_CCU2C_S0_4_COUT": {
          "hide_name": 0,
          "bits": [ 3040, 3115, 3634, 3114, 3635, 3113, 3636, 3111, 3637, 3112, 3638, 3116, 3639, 3117 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/Delayer.py:186|/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/arith_map.v:38.23-38.25",
            "unused_bits": "2 4 6 8 10 12 13"
          }
        },
        "tb.fifo_test.interface_fifo.refresher.delayer.countdown_TRELLIS_FF_Q_DI_LUT4_Z_C_CCU2C_S0_COUT": {
          "hide_name": 0,
          "bits": [ "1", 3040, 3115, 3634, 3114, 3635, 3113, 3636, 3111, 3637, 3112, 3638, 3116, 3639 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/Delayer.py:186|/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/arith_map.v:63.22-63.23",
            "unused_bits": "3 5 7 9 11 13"
          }
        },
        "tb.fifo_test.interface_fifo.refresher.delayer.sdram_clk": {
          "hide_name": 0,
          "bits": [ 82 ],
          "attributes": {
            "hdlname": "tb fifo_test interface_fifo refresher delayer sdram_clk",
            "src": "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amtest/amtest/boards/ulx3s/common/clks.py:58"
          }
        },
        "tb.fifo_test.interface_fifo.refresher.delayer.sdram_rst": {
          "hide_name": 0,
          "bits": [ 81 ],
          "attributes": {
            "hdlname": "tb fifo_test interface_fifo refresher delayer sdram_rst",
            "src": "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amtest/amtest/boards/ulx3s/common/clks.py:58"
          }
        },
        "tb.fifo_test.interface_fifo.refresher.delayer.ui__done": {
          "hide_name": 0,
          "bits": [ 3118 ],
          "attributes": {
            "hdlname": "tb fifo_test interface_fifo refresher delayer ui__done",
            "src": "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/Delayer.py:84"
          }
        },
        "tb.fifo_test.interface_fifo.refresher.delayer.ui__load": {
          "hide_name": 0,
          "bits": [ 3059, "0", 3057, "0", 3057, "0", 3057, 3057, 3057, 3057, 3057, "0", 3057, 3057, "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
          "attributes": {
            "hdlname": "tb fifo_test interface_fifo refresher delayer ui__load",
            "src": "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/Delayer.py:84"
          }
        },
        "tb.fifo_test.interface_fifo.refresher.delayer_ui__done": {
          "hide_name": 0,
          "bits": [ 3118 ],
          "attributes": {
            "hdlname": "tb fifo_test interface_fifo refresher delayer_ui__done",
            "src": "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/Delayer.py:84"
          }
        },
        "tb.fifo_test.interface_fifo.refresher.delayer_ui__done$1": {
          "hide_name": 0,
          "bits": [ 3008 ],
          "attributes": {
            "hdlname": "tb fifo_test interface_fifo refresher delayer_ui__done$1",
            "src": "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/controller_refresh.py:94"
          }
        },
        "tb.fifo_test.interface_fifo.refresher.delayer_ui__done$1_LUT4_D_Z": {
          "hide_name": 0,
          "bits": [ 2998 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:133.22-133.24"
          }
        },
        "tb.fifo_test.interface_fifo.refresher.delayer_ui__load": {
          "hide_name": 0,
          "bits": [ 3059, "0", 3057, "0", 3057, "0", 3057, 3057, 3057, 3057, 3057, "0", 3057, 3057, "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
          "attributes": {
            "hdlname": "tb fifo_test interface_fifo refresher delayer_ui__load",
            "src": "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/Delayer.py:84"
          }
        },
        "tb.fifo_test.interface_fifo.refresher.delayer_ui__load$2": {
          "hide_name": 0,
          "bits": [ 3123, "0", 3121, "0", 3121, "0", 3121, 3121, 3121, 3121, 3121, "0", 3121, 3121, "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
          "attributes": {
            "hdlname": "tb fifo_test interface_fifo refresher delayer_ui__load$2",
            "src": "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/controller_refresh.py:94"
          }
        },
        "tb.fifo_test.interface_fifo.refresher.delayer_ui__load$2_TRELLIS_FF_Q_1_DI": {
          "hide_name": 0,
          "bits": [ 3122 ],
          "attributes": {
          }
        },
        "tb.fifo_test.interface_fifo.refresher.delayer_ui__load$2_TRELLIS_FF_Q_1_DI_LUT4_Z_B": {
          "hide_name": 0,
          "bits": [ 3124, 3020, 2694 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "tb.fifo_test.interface_fifo.refresher.delayer_ui__load$2_TRELLIS_FF_Q_CE": {
          "hide_name": 0,
          "bits": [ 3119 ],
          "attributes": {
          }
        },
        "tb.fifo_test.interface_fifo.refresher.delayer_ui__load$2_TRELLIS_FF_Q_CE_LUT4_Z_C": {
          "hide_name": 0,
          "bits": [ 3028, 3023, 3125, 3126 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "tb.fifo_test.interface_fifo.refresher.delayer_ui__load$2_TRELLIS_FF_Q_CE_LUT4_Z_C_LUT4_Z_C": {
          "hide_name": 0,
          "bits": [ 3010, 3017, 3127, 2691 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "tb.fifo_test.interface_fifo.refresher.delayer_ui__load$2_TRELLIS_FF_Q_DI": {
          "hide_name": 0,
          "bits": [ 3120 ],
          "attributes": {
          }
        },
        "tb.fifo_test.interface_fifo.refresher.delayer_ui__load$2_TRELLIS_FF_Q_DI_LUT4_Z_A": {
          "hide_name": 0,
          "bits": [ 3011, 3008, 3010, 2691, 3017 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "tb.fifo_test.interface_fifo.refresher.delayer_ui__load$2_TRELLIS_FF_Q_DI_LUT4_Z_C": {
          "hide_name": 0,
          "bits": [ 3002, 3008, 3001, 3009, 2691 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "tb.fifo_test.interface_fifo.refresher.initialise_and_load_mode_register_fsm_state": {
          "hide_name": 0,
          "bits": [ 2683, 2682, 2681, 2680 ],
          "attributes": {
            "hdlname": "tb fifo_test interface_fifo refresher initialise_and_load_mode_register_fsm_state",
            "src": "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/controller_refresh.py:140"
          }
        },
        "tb.fifo_test.interface_fifo.refresher.initialise_and_load_mode_register_fsm_state_TRELLIS_FF_Q_DI": {
          "hide_name": 0,
          "bits": [ 3133, 3132, 3131, 3130 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/controller_refresh.py:179|/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/controller_refresh.py:140|/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/techmap.v:575.21-575.22"
          }
        },
        "tb.fifo_test.interface_fifo.refresher.refresh_level": {
          "hide_name": 0,
          "bits": [ 2856, 2740, 2741, 2766, 2767, 2756, 2757, 2751, 2752, 2745, 2746, 2799, 2800, 2794, 2795, 2789, 2790, 2784, 2785, 2774, 2775, 2807, 2808 ],
          "attributes": {
            "hdlname": "tb fifo_test interface_fifo refresher refresh_level",
            "src": "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/controller_refresh.py:121"
          }
        },
        "tb.fifo_test.interface_fifo.refresher.refreshes_to_do": {
          "hide_name": 0,
          "bits": [ 2727, 2728, 2718, 2719, 2713, 2714, 2708, 2709, 2702, 2703, 2723, 2724, 2697, 2698 ],
          "attributes": {
            "hdlname": "tb fifo_test interface_fifo refresher refreshes_to_do",
            "src": "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/controller_refresh.py:117"
          }
        },
        "tb.fifo_test.interface_fifo.refresher.refreshes_to_do_TRELLIS_FF_Q_10_DI": {
          "hide_name": 0,
          "bits": [ 3137 ],
          "attributes": {
          }
        },
        "tb.fifo_test.interface_fifo.refresher.refreshes_to_do_TRELLIS_FF_Q_11_DI": {
          "hide_name": 0,
          "bits": [ 3139 ],
          "attributes": {
          }
        },
        "tb.fifo_test.interface_fifo.refresher.refreshes_to_do_TRELLIS_FF_Q_12_DI": {
          "hide_name": 0,
          "bits": [ 3141 ],
          "attributes": {
          }
        },
        "tb.fifo_test.interface_fifo.refresher.refreshes_to_do_TRELLIS_FF_Q_13_DI": {
          "hide_name": 0,
          "bits": [ 3143 ],
          "attributes": {
          }
        },
        "tb.fifo_test.interface_fifo.refresher.refreshes_to_do_TRELLIS_FF_Q_1_DI": {
          "hide_name": 0,
          "bits": [ 3136 ],
          "attributes": {
          }
        },
        "tb.fifo_test.interface_fifo.refresher.refreshes_to_do_TRELLIS_FF_Q_2_DI": {
          "hide_name": 0,
          "bits": [ 3146 ],
          "attributes": {
          }
        },
        "tb.fifo_test.interface_fifo.refresher.refreshes_to_do_TRELLIS_FF_Q_3_DI": {
          "hide_name": 0,
          "bits": [ 3148 ],
          "attributes": {
          }
        },
        "tb.fifo_test.interface_fifo.refresher.refreshes_to_do_TRELLIS_FF_Q_4_DI": {
          "hide_name": 0,
          "bits": [ 3150 ],
          "attributes": {
          }
        },
        "tb.fifo_test.interface_fifo.refresher.refreshes_to_do_TRELLIS_FF_Q_5_DI": {
          "hide_name": 0,
          "bits": [ 3152 ],
          "attributes": {
          }
        },
        "tb.fifo_test.interface_fifo.refresher.refreshes_to_do_TRELLIS_FF_Q_6_DI": {
          "hide_name": 0,
          "bits": [ 3154 ],
          "attributes": {
          }
        },
        "tb.fifo_test.interface_fifo.refresher.refreshes_to_do_TRELLIS_FF_Q_7_DI": {
          "hide_name": 0,
          "bits": [ 3156 ],
          "attributes": {
          }
        },
        "tb.fifo_test.interface_fifo.refresher.refreshes_to_do_TRELLIS_FF_Q_8_DI": {
          "hide_name": 0,
          "bits": [ 3158 ],
          "attributes": {
          }
        },
        "tb.fifo_test.interface_fifo.refresher.refreshes_to_do_TRELLIS_FF_Q_9_DI": {
          "hide_name": 0,
          "bits": [ 3160 ],
          "attributes": {
          }
        },
        "tb.fifo_test.interface_fifo.refresher.refreshes_to_do_TRELLIS_FF_Q_DI": {
          "hide_name": 0,
          "bits": [ 3135 ],
          "attributes": {
          }
        },
        "tb.fifo_test.interface_fifo.refresher.refreshes_to_do_TRELLIS_FF_Q_DI_LUT4_Z_D": {
          "hide_name": 0,
          "bits": [ 3172, 3173, 3177, 3178, 3175, 3176, 3168, 3169, 3165, 3166, 3151, 3149, 3147, 3145, 3162, 3144, 3142, 3140, 3138, 3161, 3159, 3157, 3155, 3153 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/controller_refresh.py:131|/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/arith_map.v:34.26-34.27",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9"
          }
        },
        "tb.fifo_test.interface_fifo.refresher.refreshes_to_do_TRELLIS_FF_Q_DI_LUT4_Z_D_CCU2C_S0_4_COUT": {
          "hide_name": 0,
          "bits": [ 3640, 3171, 3641, 3174, 3642, 3167, 3643, 3163, 3644, 3164, 3645, 3170, 3646, 3184, 3647, 3183, 3648, 3182, 3649, 3181, 3650, 3179, 3651, 3180 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/controller_refresh.py:131|/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/arith_map.v:38.23-38.25",
            "unused_bits": "0 2 4 6 8 10 12 14 16 18 20 22 23"
          }
        },
        "tb.fifo_test.interface_fifo.refresher.refreshes_to_do_TRELLIS_FF_Q_DI_LUT4_Z_D_CCU2C_S0_COUT": {
          "hide_name": 0,
          "bits": [ "1", 3652, 3171, 3641, 3174, 3642, 3167, 3643, 3163, 3644, 3164, 3645, 3170, 3646, 3184, 3647, 3183, 3648, 3182, 3649, 3181, 3650, 3179, 3651 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/controller_refresh.py:131|/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/arith_map.v:63.22-63.23",
            "unused_bits": "1 3 5 7 9 11 13 15 17 19 21 23"
          }
        },
        "tb.fifo_test.interface_fifo.refresher.sdram_clk": {
          "hide_name": 0,
          "bits": [ 82 ],
          "attributes": {
            "hdlname": "tb fifo_test interface_fifo refresher sdram_clk",
            "src": "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amtest/amtest/boards/ulx3s/common/clks.py:58"
          }
        },
        "tb.fifo_test.interface_fifo.refresher.sdram_rst": {
          "hide_name": 0,
          "bits": [ 81 ],
          "attributes": {
            "hdlname": "tb fifo_test interface_fifo refresher sdram_rst",
            "src": "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amtest/amtest/boards/ulx3s/common/clks.py:58"
          }
        },
        "tb.fifo_test.interface_fifo.refresher.shift_timer": {
          "hide_name": 0,
          "bits": [ 3191, 3189 ],
          "attributes": {
            "hdlname": "tb fifo_test interface_fifo refresher shift_timer",
            "src": "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/Delayer.py:121"
          }
        },
        "tb.fifo_test.interface_fifo.refresher.shift_timer$34": {
          "hide_name": 0,
          "bits": [ 3034, 3033 ],
          "attributes": {
            "hdlname": "tb fifo_test interface_fifo refresher shift_timer$34",
            "src": "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/Delayer.py:121"
          }
        },
        "tb.fifo_test.interface_fifo.refresher.shift_timer$34_TRELLIS_FF_Q_1_DI": {
          "hide_name": 0,
          "bits": [ 3186 ],
          "attributes": {
          }
        },
        "tb.fifo_test.interface_fifo.refresher.shift_timer$34_TRELLIS_FF_Q_CE": {
          "hide_name": 0,
          "bits": [ 3185 ],
          "attributes": {
          }
        },
        "tb.fifo_test.interface_fifo.refresher.shift_timer_TRELLIS_FF_Q_1_DI": {
          "hide_name": 0,
          "bits": [ 3190 ],
          "attributes": {
          }
        },
        "tb.fifo_test.interface_fifo.refresher.shift_timer_TRELLIS_FF_Q_CE": {
          "hide_name": 0,
          "bits": [ 3187 ],
          "attributes": {
          }
        },
        "tb.fifo_test.interface_fifo.refresher.shift_timer_TRELLIS_FF_Q_CE_LUT4_Z_C": {
          "hide_name": 0,
          "bits": [ 3134, 2683, 2684 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "tb.fifo_test.interface_fifo.refresher.shift_timer_TRELLIS_FF_Q_CE_LUT4_Z_C_LUT4_B_Z": {
          "hide_name": 0,
          "bits": [ 3193, 3192, 2679 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "tb.fifo_test.interface_fifo.refresher.shift_timer_TRELLIS_FF_Q_CE_LUT4_Z_D": {
          "hide_name": 0,
          "bits": [ 3134, 3032, 3128 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "tb.fifo_test.interface_fifo.refresher.shift_timer_TRELLIS_FF_Q_DI": {
          "hide_name": 0,
          "bits": [ 3188, 3032, 3134 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "tb.fifo_test.interface_fifo.refresher.shift_timer_TRELLIS_FF_Q_DI_LUT4_B_Z": {
          "hide_name": 0,
          "bits": [ 3128, 3008, 3194, 3195 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "tb.fifo_test.interface_fifo.refresher.shift_timer_TRELLIS_FF_Q_DI_LUT4_B_Z_LUT4_C_Z": {
          "hide_name": 0,
          "bits": [ 3129 ],
          "attributes": {
          }
        },
        "tb.fifo_test.interface_fifo.refresher.shift_timer_TRELLIS_FF_Q_DI_LUT4_B_Z_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 3196 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:133.22-133.24"
          }
        },
        "tb.fifo_test.interface_fifo.refresher.shift_timer_TRELLIS_FF_Q_DI_LUT4_B_Z_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 3197 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:133.18-133.20"
          }
        },
        "tb.fifo_test.interface_fifo.refresher.ui__enable_refresh": {
          "hide_name": 0,
          "bits": [ 2958 ],
          "attributes": {
            "hdlname": "tb fifo_test interface_fifo refresher ui__enable_refresh",
            "src": "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/controller_refresh.py:76"
          }
        },
        "tb.fifo_test.interface_fifo.refresher.ui__initialised": {
          "hide_name": 0,
          "bits": [ 1752 ],
          "attributes": {
            "hdlname": "tb fifo_test interface_fifo refresher ui__initialised",
            "src": "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/controller_refresh.py:76"
          }
        },
        "tb.fifo_test.interface_fifo.refresher.ui__initialised_LUT4_C_Z": {
          "hide_name": 0,
          "bits": [ 663 ],
          "attributes": {
          }
        },
        "tb.fifo_test.interface_fifo.refresher.ui__refresh_in_progress": {
          "hide_name": 0,
          "bits": [ 3198 ],
          "attributes": {
            "hdlname": "tb fifo_test interface_fifo refresher ui__refresh_in_progress",
            "src": "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/controller_refresh.py:76"
          }
        },
        "tb.fifo_test.interface_fifo.refresher.ui__refresh_in_progress_LUT4_B_Z": {
          "hide_name": 0,
          "bits": [ 1206, 1207, 1208, 1209 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "tb.fifo_test.interface_fifo.refresher.ui__refresh_in_progress_LUT4_B_Z_LUT4_Z_A": {
          "hide_name": 0,
          "bits": [ 1755, 1753, 548, 1202 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "tb.fifo_test.interface_fifo.refresher.ui__refresh_in_progress_LUT4_B_Z_PFUMX_Z_1_ALUT": {
          "hide_name": 0,
          "bits": [ 1758 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:133.22-133.24"
          }
        },
        "tb.fifo_test.interface_fifo.refresher.ui__refresh_in_progress_LUT4_B_Z_PFUMX_Z_1_BLUT": {
          "hide_name": 0,
          "bits": [ 3200 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:133.18-133.20"
          }
        },
        "tb.fifo_test.interface_fifo.refresher.ui__refresh_in_progress_LUT4_B_Z_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 3199 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:133.18-133.20"
          }
        },
        "tb.fifo_test.interface_fifo.refresher.ui__request_to_refresh_soon": {
          "hide_name": 0,
          "bits": [ 1754 ],
          "attributes": {
            "hdlname": "tb fifo_test interface_fifo refresher ui__request_to_refresh_soon",
            "src": "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/controller_refresh.py:76"
          }
        },
        "tb.fifo_test.interface_fifo.refresher_controller_pin_ui__clk_en": {
          "hide_name": 0,
          "bits": [ 1902 ],
          "attributes": {
            "hdlname": "tb fifo_test interface_fifo refresher_controller_pin_ui__clk_en",
            "src": "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/controller_refresh.py:75"
          }
        },
        "tb.fifo_test.interface_fifo.refresher_controller_pin_ui__cmd": {
          "hide_name": 0,
          "bits": [ 1906, 1905, 1904, 1903 ],
          "attributes": {
            "enum_base_type": "sdram_cmds",
            "enum_value_0000": "CMD_DESL",
            "enum_value_0001": "CMD_NOP",
            "enum_value_0010": "CMD_BST",
            "enum_value_0011": "CMD_READ",
            "enum_value_0100": "CMD_READ_AP",
            "enum_value_0101": "CMD_WRITE",
            "enum_value_0110": "CMD_WRITE_AP",
            "enum_value_0111": "CMD_ACT",
            "enum_value_1000": "CMD_PRE",
            "enum_value_1001": "CMD_PALL",
            "enum_value_1010": "CMD_REF",
            "enum_value_1011": "CMD_SELF",
            "enum_value_1100": "CMD_MRS",
            "enum_value_1101": "CMD_ILLEGAL",
            "hdlname": "tb fifo_test interface_fifo refresher_controller_pin_ui__cmd",
            "src": "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/controller_refresh.py:75"
          }
        },
        "tb.fifo_test.interface_fifo.refresher_controller_pin_ui__dqm": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "tb fifo_test interface_fifo refresher_controller_pin_ui__dqm",
            "src": "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/controller_refresh.py:75"
          }
        },
        "tb.fifo_test.interface_fifo.refresher_controller_pin_ui__rw_copi__a": {
          "hide_name": 0,
          "bits": [ 1907, 1907, "0", "0", 1907, 1907, "0", "0", "0", "0", "0", "0", "0" ],
          "attributes": {
            "hdlname": "tb fifo_test interface_fifo refresher_controller_pin_ui__rw_copi__a",
            "src": "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/controller_refresh.py:75"
          }
        },
        "tb.fifo_test.interface_fifo.refresher_controller_pin_ui__rw_copi__ba": {
          "hide_name": 0,
          "bits": [ "0", "0" ],
          "attributes": {
            "hdlname": "tb fifo_test interface_fifo refresher_controller_pin_ui__rw_copi__ba",
            "src": "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/controller_refresh.py:75"
          }
        },
        "tb.fifo_test.interface_fifo.refresher_controller_pin_ui__rw_copi__dq": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
          "attributes": {
            "hdlname": "tb fifo_test interface_fifo refresher_controller_pin_ui__rw_copi__dq",
            "src": "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/controller_refresh.py:75"
          }
        },
        "tb.fifo_test.interface_fifo.refresher_controller_pin_ui__rw_copi__dq_oen": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "tb fifo_test interface_fifo refresher_controller_pin_ui__rw_copi__dq_oen",
            "src": "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/controller_refresh.py:75"
          }
        },
        "tb.fifo_test.interface_fifo.refresher_controller_pin_ui__rw_copi__read_active": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "tb fifo_test interface_fifo refresher_controller_pin_ui__rw_copi__read_active",
            "src": "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/controller_refresh.py:75"
          }
        },
        "tb.fifo_test.interface_fifo.refresher_ui__enable_refresh": {
          "hide_name": 0,
          "bits": [ 2958 ],
          "attributes": {
            "hdlname": "tb fifo_test interface_fifo refresher_ui__enable_refresh",
            "src": "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/controller_refresh.py:76"
          }
        },
        "tb.fifo_test.interface_fifo.refresher_ui__enable_refresh_TRELLIS_FF_Q_CE": {
          "hide_name": 0,
          "bits": [ 3201 ],
          "attributes": {
          }
        },
        "tb.fifo_test.interface_fifo.refresher_ui__initialised": {
          "hide_name": 0,
          "bits": [ 1752 ],
          "attributes": {
            "hdlname": "tb fifo_test interface_fifo refresher_ui__initialised",
            "src": "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/controller_refresh.py:76"
          }
        },
        "tb.fifo_test.interface_fifo.refresher_ui__refresh_in_progress": {
          "hide_name": 0,
          "bits": [ 3198 ],
          "attributes": {
            "hdlname": "tb fifo_test interface_fifo refresher_ui__refresh_in_progress",
            "src": "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/controller_refresh.py:76"
          }
        },
        "tb.fifo_test.interface_fifo.refresher_ui__request_to_refresh_soon": {
          "hide_name": 0,
          "bits": [ 1754 ],
          "attributes": {
            "hdlname": "tb fifo_test interface_fifo refresher_ui__request_to_refresh_soon",
            "src": "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/controller_refresh.py:76"
          }
        },
        "tb.fifo_test.interface_fifo.rst": {
          "hide_name": 0,
          "bits": [ 81 ],
          "attributes": {
            "hdlname": "tb fifo_test interface_fifo rst",
            "src": "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amtest/amtest/boards/ulx3s/common/clks.py:57"
          }
        },
        "tb.fifo_test.interface_fifo.rw_ui__in_progress": {
          "hide_name": 0,
          "bits": [ 3202 ],
          "attributes": {
            "hdlname": "tb fifo_test interface_fifo rw_ui__in_progress",
            "src": "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/interface_fifo.py:193"
          }
        },
        "tb.fifo_test.interface_fifo.rw_ui__r_cipo__r_data": {
          "hide_name": 0,
          "bits": [ 1389, 1386, 1383, 1380, 1377, 1374, 1414, 1411, 1408, 1405, 1402, 1399, 1396, 1393, 1390, 1415 ],
          "attributes": {
            "hdlname": "tb fifo_test interface_fifo rw_ui__r_cipo__r_data",
            "src": "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/interface_fifo.py:193"
          }
        },
        "tb.fifo_test.interface_fifo.rw_ui__r_cipo__read_active": {
          "hide_name": 0,
          "bits": [ 1373 ],
          "attributes": {
            "hdlname": "tb fifo_test interface_fifo rw_ui__r_cipo__read_active",
            "src": "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/interface_fifo.py:193"
          }
        },
        "tb.fifo_test.interface_fifo.rw_ui__rw_copi__addr": {
          "hide_name": 0,
          "bits": [ 2644, 2643, 2641, 2640, 2639, 2638, 2637, 2636, 2635, 2634, 2633, 2632, 2651, 2650, 2649, 2648, 2647, 2646, 2645, 2642, 2631, 2630 ],
          "attributes": {
            "hdlname": "tb fifo_test interface_fifo rw_ui__rw_copi__addr",
            "src": "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/interface_fifo.py:193"
          }
        },
        "tb.fifo_test.interface_fifo.rw_ui__rw_copi__addr_TRELLIS_FF_Q_10_DI": {
          "hide_name": 0,
          "bits": [ 3205 ],
          "attributes": {
          }
        },
        "tb.fifo_test.interface_fifo.rw_ui__rw_copi__addr_TRELLIS_FF_Q_11_DI": {
          "hide_name": 0,
          "bits": [ 3206 ],
          "attributes": {
          }
        },
        "tb.fifo_test.interface_fifo.rw_ui__rw_copi__addr_TRELLIS_FF_Q_12_DI": {
          "hide_name": 0,
          "bits": [ 3207 ],
          "attributes": {
          }
        },
        "tb.fifo_test.interface_fifo.rw_ui__rw_copi__addr_TRELLIS_FF_Q_13_DI": {
          "hide_name": 0,
          "bits": [ 3208 ],
          "attributes": {
          }
        },
        "tb.fifo_test.interface_fifo.rw_ui__rw_copi__addr_TRELLIS_FF_Q_14_DI": {
          "hide_name": 0,
          "bits": [ 3209 ],
          "attributes": {
          }
        },
        "tb.fifo_test.interface_fifo.rw_ui__rw_copi__addr_TRELLIS_FF_Q_15_DI": {
          "hide_name": 0,
          "bits": [ 3210 ],
          "attributes": {
          }
        },
        "tb.fifo_test.interface_fifo.rw_ui__rw_copi__addr_TRELLIS_FF_Q_16_DI": {
          "hide_name": 0,
          "bits": [ 3211 ],
          "attributes": {
          }
        },
        "tb.fifo_test.interface_fifo.rw_ui__rw_copi__addr_TRELLIS_FF_Q_17_DI": {
          "hide_name": 0,
          "bits": [ 3212 ],
          "attributes": {
          }
        },
        "tb.fifo_test.interface_fifo.rw_ui__rw_copi__addr_TRELLIS_FF_Q_18_DI": {
          "hide_name": 0,
          "bits": [ 3213 ],
          "attributes": {
          }
        },
        "tb.fifo_test.interface_fifo.rw_ui__rw_copi__addr_TRELLIS_FF_Q_19_DI": {
          "hide_name": 0,
          "bits": [ 3214 ],
          "attributes": {
          }
        },
        "tb.fifo_test.interface_fifo.rw_ui__rw_copi__addr_TRELLIS_FF_Q_1_DI": {
          "hide_name": 0,
          "bits": [ 3204 ],
          "attributes": {
          }
        },
        "tb.fifo_test.interface_fifo.rw_ui__rw_copi__addr_TRELLIS_FF_Q_20_DI": {
          "hide_name": 0,
          "bits": [ 3216 ],
          "attributes": {
          }
        },
        "tb.fifo_test.interface_fifo.rw_ui__rw_copi__addr_TRELLIS_FF_Q_21_DI": {
          "hide_name": 0,
          "bits": [ 3217 ],
          "attributes": {
          }
        },
        "tb.fifo_test.interface_fifo.rw_ui__rw_copi__addr_TRELLIS_FF_Q_2_DI": {
          "hide_name": 0,
          "bits": [ 3215 ],
          "attributes": {
          }
        },
        "tb.fifo_test.interface_fifo.rw_ui__rw_copi__addr_TRELLIS_FF_Q_3_DI": {
          "hide_name": 0,
          "bits": [ 3218 ],
          "attributes": {
          }
        },
        "tb.fifo_test.interface_fifo.rw_ui__rw_copi__addr_TRELLIS_FF_Q_4_DI": {
          "hide_name": 0,
          "bits": [ 3219 ],
          "attributes": {
          }
        },
        "tb.fifo_test.interface_fifo.rw_ui__rw_copi__addr_TRELLIS_FF_Q_5_DI": {
          "hide_name": 0,
          "bits": [ 3220 ],
          "attributes": {
          }
        },
        "tb.fifo_test.interface_fifo.rw_ui__rw_copi__addr_TRELLIS_FF_Q_6_DI": {
          "hide_name": 0,
          "bits": [ 3221 ],
          "attributes": {
          }
        },
        "tb.fifo_test.interface_fifo.rw_ui__rw_copi__addr_TRELLIS_FF_Q_7_DI": {
          "hide_name": 0,
          "bits": [ 3222 ],
          "attributes": {
          }
        },
        "tb.fifo_test.interface_fifo.rw_ui__rw_copi__addr_TRELLIS_FF_Q_8_DI": {
          "hide_name": 0,
          "bits": [ 3223 ],
          "attributes": {
          }
        },
        "tb.fifo_test.interface_fifo.rw_ui__rw_copi__addr_TRELLIS_FF_Q_9_DI": {
          "hide_name": 0,
          "bits": [ 3224 ],
          "attributes": {
          }
        },
        "tb.fifo_test.interface_fifo.rw_ui__rw_copi__addr_TRELLIS_FF_Q_DI": {
          "hide_name": 0,
          "bits": [ 3203 ],
          "attributes": {
          }
        },
        "tb.fifo_test.interface_fifo.rw_ui__rw_copi__addr_TRELLIS_FF_Q_DI_LUT4_Z_C": {
          "hide_name": 0,
          "bits": [ 591, 616 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "tb.fifo_test.interface_fifo.rw_ui__rw_copi__task": {
          "hide_name": 0,
          "bits": [ 2653, 2652 ],
          "attributes": {
            "enum_base_type": "rw_cmds",
            "enum_value_00": "RW_IDLE",
            "enum_value_01": "RW_READ",
            "enum_value_10": "RW_WRITE",
            "hdlname": "tb fifo_test interface_fifo rw_ui__rw_copi__task",
            "src": "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/interface_fifo.py:193"
          }
        },
        "tb.fifo_test.interface_fifo.rw_ui__rw_copi__task_TRELLIS_FF_Q_CE": {
          "hide_name": 0,
          "bits": [ 670, 3225 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "tb.fifo_test.interface_fifo.rw_ui__rw_copi__task_TRELLIS_FF_Q_CE_LUT4_D_Z": {
          "hide_name": 0,
          "bits": [ 584 ],
          "attributes": {
          }
        },
        "tb.fifo_test.interface_fifo.rw_ui__rw_copi__task_TRELLIS_FF_Q_DI": {
          "hide_name": 0,
          "bits": [ 3227, 3226 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/interface_fifo.py:296|/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/interface_fifo.py:408|/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/techmap.v:575.21-575.22"
          }
        },
        "tb.fifo_test.interface_fifo.rw_ui__rw_copi__task_TRELLIS_FF_Q_DI_LUT4_Z_D": {
          "hide_name": 0,
          "bits": [ 606, 685, 591, 547 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "tb.fifo_test.interface_fifo.rw_ui__rw_copi__w_data": {
          "hide_name": 0,
          "bits": [ 2661, 2660, 2659, 2658, 2657, 2656, 2669, 2668, 2667, 2666, 2665, 2664, 2663, 2662, 2655, 2654 ],
          "attributes": {
            "hdlname": "tb fifo_test interface_fifo rw_ui__rw_copi__w_data",
            "src": "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/interface_fifo.py:193"
          }
        },
        "tb.fifo_test.interface_fifo.rw_ui__rw_copi__w_data_TRELLIS_FF_Q_CE": {
          "hide_name": 0,
          "bits": [ 670, 698 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "tb.fifo_test.interface_fifo.sdram_0__a__o": {
          "hide_name": 0,
          "bits": [ 196, 197, 201, 202, 203, 204, 205, 206, 207, 208, 198, 199, 200 ],
          "attributes": {
            "hdlname": "tb fifo_test interface_fifo sdram_0__a__o",
            "src": "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:143"
          }
        },
        "tb.fifo_test.interface_fifo.sdram_0__ba__o": {
          "hide_name": 0,
          "bits": [ 209, 210 ],
          "attributes": {
            "hdlname": "tb fifo_test interface_fifo sdram_0__ba__o",
            "src": "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:143"
          }
        },
        "tb.fifo_test.interface_fifo.sdram_0__cas__o": {
          "hide_name": 0,
          "bits": [ 212 ],
          "attributes": {
            "hdlname": "tb fifo_test interface_fifo sdram_0__cas__o",
            "src": "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:143"
          }
        },
        "tb.fifo_test.interface_fifo.sdram_0__clk__o": {
          "hide_name": 0,
          "bits": [ 213 ],
          "attributes": {
            "hdlname": "tb fifo_test interface_fifo sdram_0__clk__o",
            "src": "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:143"
          }
        },
        "tb.fifo_test.interface_fifo.sdram_0__clk_en__o": {
          "hide_name": 0,
          "bits": [ 214 ],
          "attributes": {
            "hdlname": "tb fifo_test interface_fifo sdram_0__clk_en__o",
            "src": "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:143"
          }
        },
        "tb.fifo_test.interface_fifo.sdram_0__cs__o": {
          "hide_name": 0,
          "bits": [ 216 ],
          "attributes": {
            "hdlname": "tb fifo_test interface_fifo sdram_0__cs__o",
            "src": "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:143"
          }
        },
        "tb.fifo_test.interface_fifo.sdram_0__dq__i": {
          "hide_name": 0,
          "bits": [ 218, 221, 235, 237, 239, 241, 243, 245, 247, 249, 223, 225, 227, 229, 231, 233 ],
          "attributes": {
            "hdlname": "tb fifo_test interface_fifo sdram_0__dq__i",
            "src": "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:143"
          }
        },
        "tb.fifo_test.interface_fifo.sdram_0__dq__o": {
          "hide_name": 0,
          "bits": [ 217, 220, 234, 236, 238, 240, 242, 244, 246, 248, 222, 224, 226, 228, 230, 232 ],
          "attributes": {
            "hdlname": "tb fifo_test interface_fifo sdram_0__dq__o",
            "src": "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:143"
          }
        },
        "tb.fifo_test.interface_fifo.sdram_0__dq__oe": {
          "hide_name": 0,
          "bits": [ 1831 ],
          "attributes": {
            "hdlname": "tb fifo_test interface_fifo sdram_0__dq__oe",
            "src": "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:143"
          }
        },
        "tb.fifo_test.interface_fifo.sdram_0__dqm__o": {
          "hide_name": 0,
          "bits": [ 250, 250 ],
          "attributes": {
            "hdlname": "tb fifo_test interface_fifo sdram_0__dqm__o",
            "src": "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:143"
          }
        },
        "tb.fifo_test.interface_fifo.sdram_0__ras__o": {
          "hide_name": 0,
          "bits": [ 252 ],
          "attributes": {
            "hdlname": "tb fifo_test interface_fifo sdram_0__ras__o",
            "src": "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:143"
          }
        },
        "tb.fifo_test.interface_fifo.sdram_0__we__o": {
          "hide_name": 0,
          "bits": [ 254 ],
          "attributes": {
            "hdlname": "tb fifo_test interface_fifo sdram_0__we__o",
            "src": "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:143"
          }
        },
        "tb.fifo_test.interface_fifo.sdram_clk": {
          "hide_name": 0,
          "bits": [ 82 ],
          "attributes": {
            "hdlname": "tb fifo_test interface_fifo sdram_clk",
            "src": "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amtest/amtest/boards/ulx3s/common/clks.py:58"
          }
        },
        "tb.fifo_test.interface_fifo.sdram_rst": {
          "hide_name": 0,
          "bits": [ 81 ],
          "attributes": {
            "hdlname": "tb fifo_test interface_fifo sdram_rst",
            "src": "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amtest/amtest/boards/ulx3s/common/clks.py:58"
          }
        },
        "tb.fifo_test.interface_fifo.srcfifo_r_level_high_enough_to_burstread": {
          "hide_name": 0,
          "bits": [ 3229 ],
          "attributes": {
            "hdlname": "tb fifo_test interface_fifo srcfifo_r_level_high_enough_to_burstread",
            "src": "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/interface_fifo.py:264"
          }
        },
        "tb.fifo_test.interface_fifo.srcfifo_r_level_high_enough_to_burstread_TRELLIS_FF_Q_DI": {
          "hide_name": 0,
          "bits": [ 3228 ],
          "attributes": {
          }
        },
        "tb.fifo_test.interface_fifo.srcfifo_r_level_high_enough_to_burstread_TRELLIS_FF_Q_DI_LUT4_Z_D": {
          "hide_name": 0,
          "bits": [ 3653, 3234, 3654, 3231, 3655, 3230 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/interface_fifo.py:274|/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/arith_map.v:38.23-38.25",
            "unused_bits": "0 2 4"
          }
        },
        "tb.fifo_test.interface_fifo.srcfifo_r_level_high_enough_to_burstread_TRELLIS_FF_Q_DI_LUT4_Z_D_CCU2C_COUT_S0": {
          "hide_name": 0,
          "bits": [ 3237, 3238, 3235, 3236, 3232, 3233 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/interface_fifo.py:274|/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/arith_map.v:34.26-34.27",
            "unused_bits": "0 1 2 3 4 5"
          }
        },
        "tb.fifo_test.interface_fifo.srcfifo_r_level_high_enough_to_burstread_TRELLIS_FF_Q_DI_LUT4_Z_D_CCU2C_COUT_S0_CCU2C_S0_COUT": {
          "hide_name": 0,
          "bits": [ "1", 3656, 3234, 3654, 3231, 3655 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/interface_fifo.py:274|/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/arith_map.v:63.22-63.23",
            "unused_bits": "1 3 5"
          }
        },
        "tb.fifo_test.interface_fifo.too_busy_to_refresh": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "tb fifo_test interface_fifo too_busy_to_refresh",
            "src": "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/interface_fifo.py:265"
          }
        },
        "tb.fifo_test.interface_fifo.ui_fifo__r_data": {
          "hide_name": 0,
          "bits": [ 1487, 1486, 1485, 1484, 1483, 1482, 1495, 1494, 1493, 1492, 1491, 1490, 1489, 1488, 1481, 1480 ],
          "attributes": {
            "hdlname": "tb fifo_test interface_fifo ui_fifo__r_data",
            "src": "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/interface_fifo.py:70"
          }
        },
        "tb.fifo_test.interface_fifo.ui_fifo__w_data": {
          "hide_name": 0,
          "bits": [ 1719, 1720, 1721, 1722, 1727, 1728, 1729, 1730, 1735, 1736, 1737, 1738, 1743, 1744, 1745, 1746 ],
          "attributes": {
            "hdlname": "tb fifo_test interface_fifo ui_fifo__w_data",
            "src": "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/interface_fifo.py:70"
          }
        },
        "tb.fifo_test.interface_fifo.using_ram": {
          "hide_name": 0,
          "bits": [ 3239 ],
          "attributes": {
            "hdlname": "tb fifo_test interface_fifo using_ram",
            "src": "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/interface_fifo.py:267"
          }
        },
        "tb.fifo_test.interface_fifo.using_ram_TRELLIS_FF_Q_DI": {
          "hide_name": 0,
          "bits": [ 3240 ],
          "attributes": {
            "src": "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/interface_fifo.py:276"
          }
        },
        "tb.fifo_test.interface_fifo.using_ram_TRELLIS_FF_Q_DI_LUT4_Z_B": {
          "hide_name": 0,
          "bits": [ 3241, 1372, 1373 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "tb.fifo_test.interface_fifo.using_ram_TRELLIS_FF_Q_DI_LUT4_Z_C": {
          "hide_name": 0,
          "bits": [ 3241, 3242 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "tb.fifo_test.interface_fifo.using_ram_TRELLIS_FF_Q_DI_LUT4_Z_C_LUT4_D_Z": {
          "hide_name": 0,
          "bits": [ 1238, 1239, 1276, 1273, 1234, 1212 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "tb.fifo_test.interface_fifo.using_ram_TRELLIS_FF_Q_DI_LUT4_Z_C_LUT4_D_Z_CCU2C_S0_1_COUT": {
          "hide_name": 0,
          "bits": [ "0", 568, 3244, 3657, 3245, 3658 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:168|/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/arith_map.v:63.22-63.23",
            "unused_bits": "3 5"
          }
        },
        "tb.fifo_test.interface_fifo.using_ram_TRELLIS_FF_Q_DI_LUT4_Z_C_LUT4_D_Z_CCU2C_S0_1_COUT_CCU2C_CIN_COUT": {
          "hide_name": 0,
          "bits": [ 568, 3244, 3657, 3245, 3658, 3246 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:168|/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/arith_map.v:38.23-38.25",
            "unused_bits": "2 4 5"
          }
        },
        "tb.fifo_test.interface_fifo.using_ram_TRELLIS_FF_Q_DI_LUT4_Z_C_LUT4_D_Z_CCU2C_S0_COUT": {
          "hide_name": 0,
          "bits": [ "1", 568, 3243, 3659, 3247, 3660 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:170|/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/arith_map.v:63.22-63.23",
            "unused_bits": "3 5"
          }
        },
        "tb.fifo_test.interface_fifo.using_ram_TRELLIS_FF_Q_DI_LUT4_Z_C_LUT4_D_Z_CCU2C_S0_COUT_CCU2C_CIN_COUT": {
          "hide_name": 0,
          "bits": [ 568, 3243, 3659, 3247, 3660, 3248 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:170|/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/arith_map.v:38.23-38.25",
            "unused_bits": "2 4 5"
          }
        },
        "tb.fifo_test.interface_fifo.using_ram_TRELLIS_FF_Q_DI_LUT4_Z_C_LUT4_D_Z_CCU2C_S0_COUT_CCU2C_CIN_S0": {
          "hide_name": 0,
          "bits": [ 1238, 1239, 1240, 1235, 1234, 1212 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "tb.fifo_test.interface_fifo.using_ram_TRELLIS_FF_Q_DI_LUT4_Z_C_LUT4_D_Z_CCU2C_S0_COUT_CCU2C_CIN_S1": {
          "hide_name": 0,
          "bits": [ 1238, 1239, 1284, 1281, 1234, 1212 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "tb.fifo_test.interface_fifo.using_ram_TRELLIS_FF_Q_DI_LUT4_Z_C_LUT4_D_Z_CCU2C_S0_COUT_CCU2C_COUT_S0": {
          "hide_name": 0,
          "bits": [ 1238, 1239, 1258, 1255, 1234, 1212 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "tb.fifo_test.interface_fifo.using_ram_TRELLIS_FF_Q_DI_LUT4_Z_C_LUT4_D_Z_CCU2C_S0_COUT_CCU2C_COUT_S1": {
          "hide_name": 0,
          "bits": [ 1238, 1239, 1249, 1246, 1234, 1212 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "tb.fifo_test.interface_fifo.using_ram_TRELLIS_FF_Q_DI_LUT4_Z_C_LUT4_D_Z_CCU2C_S0_S1": {
          "hide_name": 0,
          "bits": [ 1238, 1239, 1267, 1264, 1234, 1212 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "tb.fifo_test.interface_fifo_ui_fifo__r_data": {
          "hide_name": 0,
          "bits": [ 1487, 1486, 1485, 1484, 1483, 1482, 1495, 1494, 1493, 1492, 1491, 1490, 1489, 1488, 1481, 1480 ],
          "attributes": {
            "hdlname": "tb fifo_test interface_fifo_ui_fifo__r_data",
            "src": "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/interface_fifo.py:70"
          }
        },
        "tb.fifo_test.interface_fifo_ui_fifo__w_data": {
          "hide_name": 0,
          "bits": [ 1719, 1720, 1721, 1722, 1727, 1728, 1729, 1730, 1735, 1736, 1737, 1738, 1743, 1744, 1745, 1746 ],
          "attributes": {
            "hdlname": "tb fifo_test interface_fifo_ui_fifo__w_data",
            "src": "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/interface_fifo.py:70"
          }
        },
        "tb.fifo_test.rst": {
          "hide_name": 0,
          "bits": [ 81 ],
          "attributes": {
            "hdlname": "tb fifo_test rst",
            "src": "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amtest/amtest/boards/ulx3s/common/clks.py:57"
          }
        },
        "tb.fifo_test.sdram_0__a__o": {
          "hide_name": 0,
          "bits": [ 196, 197, 201, 202, 203, 204, 205, 206, 207, 208, 198, 199, 200 ],
          "attributes": {
            "hdlname": "tb fifo_test sdram_0__a__o",
            "src": "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:143"
          }
        },
        "tb.fifo_test.sdram_0__ba__o": {
          "hide_name": 0,
          "bits": [ 209, 210 ],
          "attributes": {
            "hdlname": "tb fifo_test sdram_0__ba__o",
            "src": "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:143"
          }
        },
        "tb.fifo_test.sdram_0__cas__o": {
          "hide_name": 0,
          "bits": [ 212 ],
          "attributes": {
            "hdlname": "tb fifo_test sdram_0__cas__o",
            "src": "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:143"
          }
        },
        "tb.fifo_test.sdram_0__clk__o": {
          "hide_name": 0,
          "bits": [ 213 ],
          "attributes": {
            "hdlname": "tb fifo_test sdram_0__clk__o",
            "src": "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:143"
          }
        },
        "tb.fifo_test.sdram_0__clk_en__o": {
          "hide_name": 0,
          "bits": [ 214 ],
          "attributes": {
            "hdlname": "tb fifo_test sdram_0__clk_en__o",
            "src": "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:143"
          }
        },
        "tb.fifo_test.sdram_0__cs__o": {
          "hide_name": 0,
          "bits": [ 216 ],
          "attributes": {
            "hdlname": "tb fifo_test sdram_0__cs__o",
            "src": "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:143"
          }
        },
        "tb.fifo_test.sdram_0__dq__i": {
          "hide_name": 0,
          "bits": [ 218, 221, 235, 237, 239, 241, 243, 245, 247, 249, 223, 225, 227, 229, 231, 233 ],
          "attributes": {
            "hdlname": "tb fifo_test sdram_0__dq__i",
            "src": "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:143"
          }
        },
        "tb.fifo_test.sdram_0__dq__o": {
          "hide_name": 0,
          "bits": [ 217, 220, 234, 236, 238, 240, 242, 244, 246, 248, 222, 224, 226, 228, 230, 232 ],
          "attributes": {
            "hdlname": "tb fifo_test sdram_0__dq__o",
            "src": "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:143"
          }
        },
        "tb.fifo_test.sdram_0__dq__oe": {
          "hide_name": 0,
          "bits": [ 1831 ],
          "attributes": {
            "hdlname": "tb fifo_test sdram_0__dq__oe",
            "src": "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:143"
          }
        },
        "tb.fifo_test.sdram_0__dqm__o": {
          "hide_name": 0,
          "bits": [ 250, 250 ],
          "attributes": {
            "hdlname": "tb fifo_test sdram_0__dqm__o",
            "src": "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:143"
          }
        },
        "tb.fifo_test.sdram_0__ras__o": {
          "hide_name": 0,
          "bits": [ 252 ],
          "attributes": {
            "hdlname": "tb fifo_test sdram_0__ras__o",
            "src": "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:143"
          }
        },
        "tb.fifo_test.sdram_0__we__o": {
          "hide_name": 0,
          "bits": [ 254 ],
          "attributes": {
            "hdlname": "tb fifo_test sdram_0__we__o",
            "src": "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:143"
          }
        },
        "tb.fifo_test.sdram_clk": {
          "hide_name": 0,
          "bits": [ 82 ],
          "attributes": {
            "hdlname": "tb fifo_test sdram_clk",
            "src": "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amtest/amtest/boards/ulx3s/common/clks.py:58"
          }
        },
        "tb.fifo_test.sdram_rst": {
          "hide_name": 0,
          "bits": [ 81 ],
          "attributes": {
            "hdlname": "tb fifo_test sdram_rst",
            "src": "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amtest/amtest/boards/ulx3s/common/clks.py:58"
          }
        },
        "tb.fifo_test.spi_device__cs": {
          "hide_name": 0,
          "bits": [ 3249 ],
          "attributes": {
            "hdlname": "tb fifo_test spi_device__cs",
            "src": "tests/ulx3s_counter/fpga_gateware/src/main.py:80"
          }
        },
        "tb.fifo_test.spi_device__cs_TRELLIS_FF_DI_Q": {
          "hide_name": 0,
          "bits": [ 3250 ],
          "attributes": {
            "amaranth.sample_reg": "00000000000000000000000000000001",
            "src": "tests/ulx3s_counter/fpga_gateware/src/main.py:80"
          }
        },
        "tb.fifo_test.spi_device__sck": {
          "hide_name": 0,
          "bits": [ 541 ],
          "attributes": {
            "hdlname": "tb fifo_test spi_device__sck",
            "src": "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:23"
          }
        },
        "tb.fifo_test.spi_device__sdi": {
          "hide_name": 0,
          "bits": [ 319 ],
          "attributes": {
            "hdlname": "tb fifo_test spi_device__sdi",
            "src": "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:23"
          }
        },
        "tb.fifo_test.spi_device__sdo": {
          "hide_name": 0,
          "bits": [ 155 ],
          "attributes": {
            "hdlname": "tb fifo_test spi_device__sdo",
            "src": "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:23"
          }
        },
        "tb.fifo_test.spi_interface.bit_count": {
          "hide_name": 0,
          "bits": [ 3257, 3258, 3251, 3252 ],
          "attributes": {
            "hdlname": "tb fifo_test spi_interface bit_count",
            "src": "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:257"
          }
        },
        "tb.fifo_test.spi_interface.bit_count_CCU2C_B0_COUT": {
          "hide_name": 0,
          "bits": [ "0", 3257, 3253, 3661, 3254, "0" ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:287|/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/arith_map.v:63.22-63.23",
            "unused_bits": "3"
          }
        },
        "tb.fifo_test.spi_interface.bit_count_CCU2C_B0_S0": {
          "hide_name": 0,
          "bits": [ 3259, 3260, 3255, 3256, 3262 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "tb.fifo_test.spi_interface.bit_count_CCU2C_B0_S0_CCU2C_S0_COUT": {
          "hide_name": 0,
          "bits": [ 3253, 3662, 3254, 3663, 3261, 3664 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:287|/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/arith_map.v:65.22-65.25",
            "unused_bits": "1 3 4 5"
          }
        },
        "tb.fifo_test.spi_interface.bit_count_CCU2C_B0_S0_CCU2C_S0_S1": {
          "hide_name": 0,
          "bits": [ 3260, 3665, 3256, 3666, 3263, 3667 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:287|/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/arith_map.v:65.27-65.29",
            "unused_bits": "1 3 4 5"
          }
        },
        "tb.fifo_test.spi_interface.clk": {
          "hide_name": 0,
          "bits": [ 69 ],
          "attributes": {
            "hdlname": "tb fifo_test spi_interface clk",
            "src": "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amtest/amtest/boards/ulx3s/common/clks.py:57"
          }
        },
        "tb.fifo_test.spi_interface.current_tx": {
          "hide_name": 0,
          "bits": [ 3282, 3280, 3278, 3276, 3273, 3272, 3300, 3298, 3296, 3294, 3292, 3290, 3288, 3286, 3270, 3268 ],
          "attributes": {
            "hdlname": "tb fifo_test spi_interface current_tx",
            "src": "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:258"
          }
        },
        "tb.fifo_test.spi_interface.current_tx_TRELLIS_FF_Q_10_DI": {
          "hide_name": 0,
          "bits": [ 3271 ],
          "attributes": {
          }
        },
        "tb.fifo_test.spi_interface.current_tx_TRELLIS_FF_Q_11_DI": {
          "hide_name": 0,
          "bits": [ 3275 ],
          "attributes": {
          }
        },
        "tb.fifo_test.spi_interface.current_tx_TRELLIS_FF_Q_12_DI": {
          "hide_name": 0,
          "bits": [ 3277 ],
          "attributes": {
          }
        },
        "tb.fifo_test.spi_interface.current_tx_TRELLIS_FF_Q_13_DI": {
          "hide_name": 0,
          "bits": [ 3279 ],
          "attributes": {
          }
        },
        "tb.fifo_test.spi_interface.current_tx_TRELLIS_FF_Q_14_DI": {
          "hide_name": 0,
          "bits": [ 3281 ],
          "attributes": {
          }
        },
        "tb.fifo_test.spi_interface.current_tx_TRELLIS_FF_Q_15_CE": {
          "hide_name": 0,
          "bits": [ 541, 3284, 3283 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "tb.fifo_test.spi_interface.current_tx_TRELLIS_FF_Q_15_CE_LUT4_D_Z": {
          "hide_name": 0,
          "bits": [ 3266 ],
          "attributes": {
          }
        },
        "tb.fifo_test.spi_interface.current_tx_TRELLIS_FF_Q_1_DI": {
          "hide_name": 0,
          "bits": [ 3269 ],
          "attributes": {
          }
        },
        "tb.fifo_test.spi_interface.current_tx_TRELLIS_FF_Q_2_DI": {
          "hide_name": 0,
          "bits": [ 3287 ],
          "attributes": {
          }
        },
        "tb.fifo_test.spi_interface.current_tx_TRELLIS_FF_Q_3_DI": {
          "hide_name": 0,
          "bits": [ 3289 ],
          "attributes": {
          }
        },
        "tb.fifo_test.spi_interface.current_tx_TRELLIS_FF_Q_4_DI": {
          "hide_name": 0,
          "bits": [ 3291 ],
          "attributes": {
          }
        },
        "tb.fifo_test.spi_interface.current_tx_TRELLIS_FF_Q_5_DI": {
          "hide_name": 0,
          "bits": [ 3293 ],
          "attributes": {
          }
        },
        "tb.fifo_test.spi_interface.current_tx_TRELLIS_FF_Q_6_DI": {
          "hide_name": 0,
          "bits": [ 3295 ],
          "attributes": {
          }
        },
        "tb.fifo_test.spi_interface.current_tx_TRELLIS_FF_Q_7_DI": {
          "hide_name": 0,
          "bits": [ 3297 ],
          "attributes": {
          }
        },
        "tb.fifo_test.spi_interface.current_tx_TRELLIS_FF_Q_8_DI": {
          "hide_name": 0,
          "bits": [ 3299 ],
          "attributes": {
          }
        },
        "tb.fifo_test.spi_interface.current_tx_TRELLIS_FF_Q_9_DI": {
          "hide_name": 0,
          "bits": [ 3301 ],
          "attributes": {
          }
        },
        "tb.fifo_test.spi_interface.current_tx_TRELLIS_FF_Q_DI": {
          "hide_name": 0,
          "bits": [ 3267 ],
          "attributes": {
          }
        },
        "tb.fifo_test.spi_interface.rst": {
          "hide_name": 0,
          "bits": [ 81 ],
          "attributes": {
            "hdlname": "tb fifo_test spi_interface rst",
            "src": "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amtest/amtest/boards/ulx3s/common/clks.py:57"
          }
        },
        "tb.fifo_test.spi_interface.serial_clock": {
          "hide_name": 0,
          "bits": [ 3302 ],
          "attributes": {
            "hdlname": "tb fifo_test spi_interface serial_clock",
            "src": "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:239"
          }
        },
        "tb.fifo_test.spi_interface.serial_clock_TRELLIS_FF_DI_Q": {
          "hide_name": 0,
          "bits": [ 3284 ],
          "attributes": {
            "amaranth.sample_reg": "00000000000000000000000000000001",
            "src": "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:239"
          }
        },
        "tb.fifo_test.spi_interface.serial_clock_TRELLIS_FF_DI_Q_LUT4_C_1_Z": {
          "hide_name": 0,
          "bits": [ 3286, 1481, 3274 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "tb.fifo_test.spi_interface.serial_clock_TRELLIS_FF_DI_Q_LUT4_C_Z": {
          "hide_name": 0,
          "bits": [ 3265, 3264 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "tb.fifo_test.spi_interface.spi_device__cs": {
          "hide_name": 0,
          "bits": [ 3249 ],
          "attributes": {
            "hdlname": "tb fifo_test spi_interface spi_device__cs",
            "src": "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:23"
          }
        },
        "tb.fifo_test.spi_interface.spi_device__sck": {
          "hide_name": 0,
          "bits": [ 541 ],
          "attributes": {
            "hdlname": "tb fifo_test spi_interface spi_device__sck",
            "src": "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:23"
          }
        },
        "tb.fifo_test.spi_interface.spi_device__sdi": {
          "hide_name": 0,
          "bits": [ 319 ],
          "attributes": {
            "hdlname": "tb fifo_test spi_interface spi_device__sdi",
            "src": "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:23"
          }
        },
        "tb.fifo_test.spi_interface.spi_device__sdo": {
          "hide_name": 0,
          "bits": [ 155 ],
          "attributes": {
            "hdlname": "tb fifo_test spi_interface spi_device__sdo",
            "src": "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:23"
          }
        },
        "tb.fifo_test.spi_interface.word_accepted": {
          "hide_name": 0,
          "bits": [ 3304 ],
          "attributes": {
            "hdlname": "tb fifo_test spi_interface word_accepted",
            "src": "tests/ulx3s_counter/fpga_gateware/src/main.py:132"
          }
        },
        "tb.fifo_test.spi_interface.word_accepted_LUT4_D_Z": {
          "hide_name": 0,
          "bits": [ 1436, 177, 1437, 1438, 1435 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "tb.fifo_test.spi_interface.word_accepted_TRELLIS_FF_DI_Q": {
          "hide_name": 0,
          "bits": [ 3303 ],
          "attributes": {
            "amaranth.sample_reg": "00000000000000000000000000000001",
            "src": "tests/ulx3s_counter/fpga_gateware/src/main.py:132"
          }
        },
        "tb.fifo_test.spi_interface.word_accepted_TRELLIS_FF_Q_DI": {
          "hide_name": 0,
          "bits": [ 3264, 3285, 156 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "tb.fifo_test.spi_interface.word_accepted_TRELLIS_FF_Q_DI_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 3306 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:133.22-133.24"
          }
        },
        "tb.fifo_test.spi_interface.word_accepted_TRELLIS_FF_Q_DI_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 3307 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:133.18-133.20"
          }
        },
        "tb.fifo_test.spi_interface.word_accepted_TRELLIS_FF_Q_LSR": {
          "hide_name": 0,
          "bits": [ 3305 ],
          "attributes": {
          }
        },
        "tb.fifo_test.spi_interface.word_out": {
          "hide_name": 0,
          "bits": [ 1487, 1486, 1485, 1484, 1483, 1482, 1495, 1494, 1493, 1492, 1491, 1490, 1489, 1488, 1481, 1480 ],
          "attributes": {
            "hdlname": "tb fifo_test spi_interface word_out",
            "src": "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:209"
          }
        },
        "tb.fifo_test.spi_interface_spi_device__cs": {
          "hide_name": 0,
          "bits": [ 3249 ],
          "attributes": {
            "hdlname": "tb fifo_test spi_interface_spi_device__cs",
            "src": "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:23"
          }
        },
        "tb.fifo_test.spi_interface_spi_device__sck": {
          "hide_name": 0,
          "bits": [ 541 ],
          "attributes": {
            "hdlname": "tb fifo_test spi_interface_spi_device__sck",
            "src": "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:23"
          }
        },
        "tb.fifo_test.spi_interface_spi_device__sdi": {
          "hide_name": 0,
          "bits": [ 319 ],
          "attributes": {
            "hdlname": "tb fifo_test spi_interface_spi_device__sdi",
            "src": "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:23"
          }
        },
        "tb.fifo_test.spi_interface_spi_device__sdo": {
          "hide_name": 0,
          "bits": [ 155 ],
          "attributes": {
            "hdlname": "tb fifo_test spi_interface_spi_device__sdo",
            "src": "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:23"
          }
        },
        "tb.fifo_test.spi_interface_word_accepted": {
          "hide_name": 0,
          "bits": [ 3304 ],
          "attributes": {
            "hdlname": "tb fifo_test spi_interface_word_accepted",
            "src": "tests/ulx3s_counter/fpga_gateware/src/main.py:132"
          }
        },
        "tb.fifo_test.spi_interface_word_out": {
          "hide_name": 0,
          "bits": [ 1487, 1486, 1485, 1484, 1483, 1482, 1495, 1494, 1493, 1492, 1491, 1490, 1489, 1488, 1481, 1480 ],
          "attributes": {
            "hdlname": "tb fifo_test spi_interface_word_out",
            "src": "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:209"
          }
        },
        "tb.fifo_test.testbench_fsm_state": {
          "hide_name": 0,
          "bits": [ 169, 168, 167 ],
          "attributes": {
            "hdlname": "tb fifo_test testbench_fsm_state",
            "src": "tests/ulx3s_counter/fpga_gateware/src/main.py:94"
          }
        },
        "tb.fifo_test.testbench_fsm_state_TRELLIS_FF_Q_2_DI": {
          "hide_name": 0,
          "bits": [ 3310, 3309, 175 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "tests/ulx3s_counter/fpga_gateware/src/main.py:146|tests/ulx3s_counter/fpga_gateware/src/main.py:94|/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/techmap.v:575.21-575.22"
          }
        },
        "tb.fifo_test.testbench_fsm_state_TRELLIS_FF_Q_CE": {
          "hide_name": 0,
          "bits": [ 3308 ],
          "attributes": {
          }
        },
        "tb.fifo_test.testbench_fsm_state_TRELLIS_FF_Q_CE_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 3311 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:133.22-133.24"
          }
        },
        "tb.fifo_test.testbench_fsm_state_TRELLIS_FF_Q_CE_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 3312 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:133.18-133.20"
          }
        },
        "tb.fifo_test.ui__tb_fanin_flags__fifo_read_rdy": {
          "hide_name": 0,
          "bits": [ 500 ],
          "attributes": {
            "hdlname": "tb fifo_test ui__tb_fanin_flags__fifo_read_rdy",
            "src": "tests/ulx3s_counter/fpga_gateware/src/main.py:62"
          }
        },
        "tb.fifo_test.ui__tb_fanin_flags__fsm_state": {
          "hide_name": 0,
          "bits": [ 163, 170, 172, 174, 176 ],
          "attributes": {
            "hdlname": "tb fifo_test ui__tb_fanin_flags__fsm_state",
            "src": "tests/ulx3s_counter/fpga_gateware/src/main.py:62"
          }
        },
        "tb.fifo_test.ui__tb_fanin_flags__trigger_rdy": {
          "hide_name": 0,
          "bits": [ 163 ],
          "attributes": {
            "hdlname": "tb fifo_test ui__tb_fanin_flags__trigger_rdy",
            "src": "tests/ulx3s_counter/fpga_gateware/src/main.py:62"
          }
        },
        "tb.fifo_test.ui__tb_fanin_flags__write_counter": {
          "hide_name": 0,
          "bits": [ 521, 519, 517, 515, 513, 511, 537, 535, 533, 531, 529, 527, 525, 523, 509, 507 ],
          "attributes": {
            "hdlname": "tb fifo_test ui__tb_fanin_flags__write_counter",
            "src": "tests/ulx3s_counter/fpga_gateware/src/main.py:62"
          }
        },
        "tb.fifo_test.ui__tb_fanout_flags__trigger": {
          "hide_name": 0,
          "bits": [ 3366 ],
          "attributes": {
            "hdlname": "tb fifo_test ui__tb_fanout_flags__trigger",
            "src": "tests/ulx3s_counter/fpga_gateware/src/main.py:62"
          }
        },
        "tb.fifo_test.write_counter": {
          "hide_name": 0,
          "bits": [ 521, 519, 517, 515, 513, 511, 537, 535, 533, 531, 529, 527, 525, 523, 509, 507 ],
          "attributes": {
            "hdlname": "tb fifo_test write_counter",
            "src": "tests/ulx3s_counter/fpga_gateware/src/main.py:96"
          }
        },
        "tb.fifo_test.write_counter_TRELLIS_FF_Q_10_DI": {
          "hide_name": 0,
          "bits": [ 3318 ],
          "attributes": {
          }
        },
        "tb.fifo_test.write_counter_TRELLIS_FF_Q_11_DI": {
          "hide_name": 0,
          "bits": [ 3320 ],
          "attributes": {
          }
        },
        "tb.fifo_test.write_counter_TRELLIS_FF_Q_12_DI": {
          "hide_name": 0,
          "bits": [ 3322 ],
          "attributes": {
          }
        },
        "tb.fifo_test.write_counter_TRELLIS_FF_Q_13_DI": {
          "hide_name": 0,
          "bits": [ 3324 ],
          "attributes": {
          }
        },
        "tb.fifo_test.write_counter_TRELLIS_FF_Q_14_DI": {
          "hide_name": 0,
          "bits": [ 3326 ],
          "attributes": {
          }
        },
        "tb.fifo_test.write_counter_TRELLIS_FF_Q_15_DI": {
          "hide_name": 0,
          "bits": [ 3328 ],
          "attributes": {
          }
        },
        "tb.fifo_test.write_counter_TRELLIS_FF_Q_1_DI": {
          "hide_name": 0,
          "bits": [ 3317 ],
          "attributes": {
          }
        },
        "tb.fifo_test.write_counter_TRELLIS_FF_Q_2_DI": {
          "hide_name": 0,
          "bits": [ 3331 ],
          "attributes": {
          }
        },
        "tb.fifo_test.write_counter_TRELLIS_FF_Q_3_DI": {
          "hide_name": 0,
          "bits": [ 3333 ],
          "attributes": {
          }
        },
        "tb.fifo_test.write_counter_TRELLIS_FF_Q_4_DI": {
          "hide_name": 0,
          "bits": [ 3335 ],
          "attributes": {
          }
        },
        "tb.fifo_test.write_counter_TRELLIS_FF_Q_5_DI": {
          "hide_name": 0,
          "bits": [ 3337 ],
          "attributes": {
          }
        },
        "tb.fifo_test.write_counter_TRELLIS_FF_Q_6_DI": {
          "hide_name": 0,
          "bits": [ 3339 ],
          "attributes": {
          }
        },
        "tb.fifo_test.write_counter_TRELLIS_FF_Q_7_DI": {
          "hide_name": 0,
          "bits": [ 3341 ],
          "attributes": {
          }
        },
        "tb.fifo_test.write_counter_TRELLIS_FF_Q_8_DI": {
          "hide_name": 0,
          "bits": [ 3343 ],
          "attributes": {
          }
        },
        "tb.fifo_test.write_counter_TRELLIS_FF_Q_9_DI": {
          "hide_name": 0,
          "bits": [ 3345 ],
          "attributes": {
          }
        },
        "tb.fifo_test.write_counter_TRELLIS_FF_Q_DI": {
          "hide_name": 0,
          "bits": [ 3316 ],
          "attributes": {
          }
        },
        "tb.fifo_test.write_counter_TRELLIS_FF_Q_DI_LUT4_Z_D": {
          "hide_name": 0,
          "bits": [ 3329, 3327, 3325, 3323, 3321, 3319, 3346, 3344, 3342, 3340, 3338, 3336, 3334, 3332, 3330, 3347 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "tests/ulx3s_counter/fpga_gateware/src/main.py:122|/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/arith_map.v:34.26-34.27"
          }
        },
        "tb.fifo_test.write_counter_TRELLIS_FF_Q_DI_LUT4_Z_D_CCU2C_S0_4_COUT": {
          "hide_name": 0,
          "bits": [ 521, 3352, 3668, 3351, 3669, 3350, 3670, 3348, 3671, 3349, 3672, 3355, 3673, 3353, 3674, 3354 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "tests/ulx3s_counter/fpga_gateware/src/main.py:122|/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/arith_map.v:38.23-38.25",
            "unused_bits": "2 4 6 8 10 12 14 15"
          }
        },
        "tb.fifo_test.write_counter_TRELLIS_FF_Q_DI_LUT4_Z_D_CCU2C_S0_COUT": {
          "hide_name": 0,
          "bits": [ "0", 521, 3352, 3668, 3351, 3669, 3350, 3670, 3348, 3671, 3349, 3672, 3355, 3673, 3353, 3674 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "tests/ulx3s_counter/fpga_gateware/src/main.py:122|/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/arith_map.v:63.22-63.23",
            "unused_bits": "3 5 7 9 11 13 15"
          }
        },
        "tb.fifo_test_spi_device__cs": {
          "hide_name": 0,
          "bits": [ 3249 ],
          "attributes": {
            "hdlname": "tb fifo_test_spi_device__cs",
            "src": "tests/ulx3s_counter/fpga_gateware/src/main.py:80"
          }
        },
        "tb.fifo_test_spi_device__sck": {
          "hide_name": 0,
          "bits": [ 541 ],
          "attributes": {
            "hdlname": "tb fifo_test_spi_device__sck",
            "src": "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:23"
          }
        },
        "tb.fifo_test_spi_device__sdi": {
          "hide_name": 0,
          "bits": [ 319 ],
          "attributes": {
            "hdlname": "tb fifo_test_spi_device__sdi",
            "src": "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:23"
          }
        },
        "tb.fifo_test_spi_device__sdo": {
          "hide_name": 0,
          "bits": [ 155 ],
          "attributes": {
            "hdlname": "tb fifo_test_spi_device__sdo",
            "src": "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:23"
          }
        },
        "tb.fifo_test_ui__tb_fanin_flags__fifo_read_rdy": {
          "hide_name": 0,
          "bits": [ 500 ],
          "attributes": {
            "hdlname": "tb fifo_test_ui__tb_fanin_flags__fifo_read_rdy",
            "src": "tests/ulx3s_counter/fpga_gateware/src/main.py:62"
          }
        },
        "tb.fifo_test_ui__tb_fanin_flags__fsm_state": {
          "hide_name": 0,
          "bits": [ 163, 170, 172, 174, 176 ],
          "attributes": {
            "hdlname": "tb fifo_test_ui__tb_fanin_flags__fsm_state",
            "src": "tests/ulx3s_counter/fpga_gateware/src/main.py:62"
          }
        },
        "tb.fifo_test_ui__tb_fanin_flags__trigger_rdy": {
          "hide_name": 0,
          "bits": [ 163 ],
          "attributes": {
            "hdlname": "tb fifo_test_ui__tb_fanin_flags__trigger_rdy",
            "src": "tests/ulx3s_counter/fpga_gateware/src/main.py:62"
          }
        },
        "tb.fifo_test_ui__tb_fanin_flags__write_counter": {
          "hide_name": 0,
          "bits": [ 521, 519, 517, 515, 513, 511, 537, 535, 533, 531, 529, 527, 525, 523, 509, 507 ],
          "attributes": {
            "hdlname": "tb fifo_test_ui__tb_fanin_flags__write_counter",
            "src": "tests/ulx3s_counter/fpga_gateware/src/main.py:62"
          }
        },
        "tb.fifo_test_ui__tb_fanout_flags__trigger": {
          "hide_name": 0,
          "bits": [ 3366 ],
          "attributes": {
            "hdlname": "tb fifo_test_ui__tb_fanout_flags__trigger",
            "src": "tests/ulx3s_counter/fpga_gateware/src/main.py:62"
          }
        },
        "tb.last_sdo": {
          "hide_name": 0,
          "bits": [ 3357 ],
          "attributes": {
            "hdlname": "tb last_sdo",
            "src": "tests/ulx3s_counter/fpga_gateware/src/main.py:278"
          }
        },
        "tb.last_sdo_TRELLIS_FF_Q_CE": {
          "hide_name": 0,
          "bits": [ 3356 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/ast.py:1369"
          }
        },
        "tb.last_sdo_TRELLIS_FF_Q_CE_LUT4_Z_C": {
          "hide_name": 0,
          "bits": [ 3358 ],
          "attributes": {
            "amaranth.sample_reg": "00000000000000000000000000000001",
            "src": "tests/ulx3s_counter/fpga_gateware/src/main.py:281"
          }
        },
        "tb.last_sdo_TRELLIS_FF_Q_CE_LUT4_Z_C_LUT4_D_Z": {
          "hide_name": 0,
          "bits": [ 267, 290, 262, 264, 263 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "tb.last_sdo_TRELLIS_FF_Q_CE_LUT4_Z_C_LUT4_D_Z_LUT4_A_Z": {
          "hide_name": 0,
          "bits": [ 454 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:133.22-133.24"
          }
        },
        "tb.last_sdo_TRELLIS_FF_Q_CE_LUT4_Z_C_LUT4_D_Z_LUT4_Z_B": {
          "hide_name": 0,
          "bits": [ 3359, 3360, 270 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "tb.last_sdo_TRELLIS_FF_Q_CE_LUT4_Z_C_LUT4_D_Z_LUT4_Z_C": {
          "hide_name": 0,
          "bits": [ "1", 3675, 3361, 3676, 3360, 3677 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:586|/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/arith_map.v:63.22-63.23",
            "unused_bits": "1 3 5"
          }
        },
        "tb.last_sdo_TRELLIS_FF_Q_CE_LUT4_Z_C_LUT4_D_Z_LUT4_Z_C_CCU2C_COUT_S0": {
          "hide_name": 0,
          "bits": [ 3364, 3365, 3362, 3363, 3678 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:586|/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/arith_map.v:34.26-34.27",
            "unused_bits": "0 1 2 3 4"
          }
        },
        "tb.mux.spi_device__cs": {
          "hide_name": 0,
          "bits": [ 3249 ],
          "attributes": {
            "hdlname": "tb mux spi_device__cs",
            "src": "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:23"
          }
        },
        "tb.mux.spi_device__cs$5": {
          "hide_name": 0,
          "bits": [ 156 ],
          "attributes": {
            "hdlname": "tb mux spi_device__cs$5",
            "src": "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:23"
          }
        },
        "tb.mux.spi_device__sck": {
          "hide_name": 0,
          "bits": [ 541 ],
          "attributes": {
            "hdlname": "tb mux spi_device__sck",
            "src": "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:23"
          }
        },
        "tb.mux.spi_device__sck$1": {
          "hide_name": 0,
          "bits": [ 541 ],
          "attributes": {
            "hdlname": "tb mux spi_device__sck$1",
            "src": "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:23"
          }
        },
        "tb.mux.spi_device__sck$4": {
          "hide_name": 0,
          "bits": [ 541 ],
          "attributes": {
            "hdlname": "tb mux spi_device__sck$4",
            "src": "tests/ulx3s_counter/fpga_gateware/src/main.py:281"
          }
        },
        "tb.mux.spi_device__sdi": {
          "hide_name": 0,
          "bits": [ 319 ],
          "attributes": {
            "hdlname": "tb mux spi_device__sdi",
            "src": "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:23"
          }
        },
        "tb.mux.spi_device__sdi$2": {
          "hide_name": 0,
          "bits": [ 319 ],
          "attributes": {
            "hdlname": "tb mux spi_device__sdi$2",
            "src": "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:23"
          }
        },
        "tb.mux.spi_device__sdi$6": {
          "hide_name": 0,
          "bits": [ 319 ],
          "attributes": {
            "hdlname": "tb mux spi_device__sdi$6",
            "src": "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:23"
          }
        },
        "tb.mux.spi_device__sdo": {
          "hide_name": 0,
          "bits": [ 153 ],
          "attributes": {
            "hdlname": "tb mux spi_device__sdo",
            "src": "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:23"
          }
        },
        "tb.mux.spi_device__sdo$3": {
          "hide_name": 0,
          "bits": [ 155 ],
          "attributes": {
            "hdlname": "tb mux spi_device__sdo$3",
            "src": "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:23"
          }
        },
        "tb.mux.spi_device__sdo$7": {
          "hide_name": 0,
          "bits": [ 154 ],
          "attributes": {
            "hdlname": "tb mux spi_device__sdo$7",
            "src": "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:23"
          }
        },
        "tb.mux_spi_device__cs": {
          "hide_name": 0,
          "bits": [ 3249 ],
          "attributes": {
            "hdlname": "tb mux_spi_device__cs",
            "src": "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:23"
          }
        },
        "tb.mux_spi_device__cs$5": {
          "hide_name": 0,
          "bits": [ 156 ],
          "attributes": {
            "hdlname": "tb mux_spi_device__cs$5",
            "src": "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:23"
          }
        },
        "tb.mux_spi_device__sck": {
          "hide_name": 0,
          "bits": [ 541 ],
          "attributes": {
            "hdlname": "tb mux_spi_device__sck",
            "src": "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:23"
          }
        },
        "tb.mux_spi_device__sck$1": {
          "hide_name": 0,
          "bits": [ 541 ],
          "attributes": {
            "hdlname": "tb mux_spi_device__sck$1",
            "src": "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:23"
          }
        },
        "tb.mux_spi_device__sck$4": {
          "hide_name": 0,
          "bits": [ 541 ],
          "attributes": {
            "hdlname": "tb mux_spi_device__sck$4",
            "src": "tests/ulx3s_counter/fpga_gateware/src/main.py:281"
          }
        },
        "tb.mux_spi_device__sdi": {
          "hide_name": 0,
          "bits": [ 319 ],
          "attributes": {
            "hdlname": "tb mux_spi_device__sdi",
            "src": "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:23"
          }
        },
        "tb.mux_spi_device__sdi$2": {
          "hide_name": 0,
          "bits": [ 319 ],
          "attributes": {
            "hdlname": "tb mux_spi_device__sdi$2",
            "src": "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:23"
          }
        },
        "tb.mux_spi_device__sdi$6": {
          "hide_name": 0,
          "bits": [ 319 ],
          "attributes": {
            "hdlname": "tb mux_spi_device__sdi$6",
            "src": "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:23"
          }
        },
        "tb.mux_spi_device__sdo": {
          "hide_name": 0,
          "bits": [ 153 ],
          "attributes": {
            "hdlname": "tb mux_spi_device__sdo",
            "src": "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:23"
          }
        },
        "tb.mux_spi_device__sdo$3": {
          "hide_name": 0,
          "bits": [ 155 ],
          "attributes": {
            "hdlname": "tb mux_spi_device__sdo$3",
            "src": "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:23"
          }
        },
        "tb.mux_spi_device__sdo$7": {
          "hide_name": 0,
          "bits": [ 154 ],
          "attributes": {
            "hdlname": "tb mux_spi_device__sdo$7",
            "src": "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:23"
          }
        },
        "tb.rst": {
          "hide_name": 0,
          "bits": [ 81 ],
          "attributes": {
            "hdlname": "tb rst",
            "src": "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amtest/amtest/boards/ulx3s/common/clks.py:57"
          }
        },
        "tb.sdram_0__a__o": {
          "hide_name": 0,
          "bits": [ 196, 197, 201, 202, 203, 204, 205, 206, 207, 208, 198, 199, 200 ],
          "attributes": {
            "hdlname": "tb sdram_0__a__o",
            "src": "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:143"
          }
        },
        "tb.sdram_0__ba__o": {
          "hide_name": 0,
          "bits": [ 209, 210 ],
          "attributes": {
            "hdlname": "tb sdram_0__ba__o",
            "src": "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:143"
          }
        },
        "tb.sdram_0__cas__o": {
          "hide_name": 0,
          "bits": [ 212 ],
          "attributes": {
            "hdlname": "tb sdram_0__cas__o",
            "src": "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:143"
          }
        },
        "tb.sdram_0__clk__o": {
          "hide_name": 0,
          "bits": [ 213 ],
          "attributes": {
            "hdlname": "tb sdram_0__clk__o",
            "src": "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:143"
          }
        },
        "tb.sdram_0__clk_en__o": {
          "hide_name": 0,
          "bits": [ 214 ],
          "attributes": {
            "hdlname": "tb sdram_0__clk_en__o",
            "src": "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:143"
          }
        },
        "tb.sdram_0__cs__o": {
          "hide_name": 0,
          "bits": [ 216 ],
          "attributes": {
            "hdlname": "tb sdram_0__cs__o",
            "src": "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:143"
          }
        },
        "tb.sdram_0__dq__i": {
          "hide_name": 0,
          "bits": [ 218, 221, 235, 237, 239, 241, 243, 245, 247, 249, 223, 225, 227, 229, 231, 233 ],
          "attributes": {
            "hdlname": "tb sdram_0__dq__i",
            "src": "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:143"
          }
        },
        "tb.sdram_0__dq__o": {
          "hide_name": 0,
          "bits": [ 217, 220, 234, 236, 238, 240, 242, 244, 246, 248, 222, 224, 226, 228, 230, 232 ],
          "attributes": {
            "hdlname": "tb sdram_0__dq__o",
            "src": "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:143"
          }
        },
        "tb.sdram_0__dq__oe": {
          "hide_name": 0,
          "bits": [ 1831 ],
          "attributes": {
            "hdlname": "tb sdram_0__dq__oe",
            "src": "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:143"
          }
        },
        "tb.sdram_0__dqm__o": {
          "hide_name": 0,
          "bits": [ 250, 250 ],
          "attributes": {
            "hdlname": "tb sdram_0__dqm__o",
            "src": "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:143"
          }
        },
        "tb.sdram_0__ras__o": {
          "hide_name": 0,
          "bits": [ 252 ],
          "attributes": {
            "hdlname": "tb sdram_0__ras__o",
            "src": "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:143"
          }
        },
        "tb.sdram_0__we__o": {
          "hide_name": 0,
          "bits": [ 254 ],
          "attributes": {
            "hdlname": "tb sdram_0__we__o",
            "src": "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:143"
          }
        },
        "tb.sdram_clk": {
          "hide_name": 0,
          "bits": [ 82 ],
          "attributes": {
            "hdlname": "tb sdram_clk",
            "src": "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amtest/amtest/boards/ulx3s/common/clks.py:58"
          }
        },
        "tb.sdram_rst": {
          "hide_name": 0,
          "bits": [ 81 ],
          "attributes": {
            "hdlname": "tb sdram_rst",
            "src": "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amtest/amtest/boards/ulx3s/common/clks.py:58"
          }
        },
        "tb.spi_device__cs": {
          "hide_name": 0,
          "bits": [ 156 ],
          "attributes": {
            "hdlname": "tb spi_device__cs",
            "src": "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:23"
          }
        },
        "tb.spi_device__sdo": {
          "hide_name": 0,
          "bits": [ 153 ],
          "attributes": {
            "hdlname": "tb spi_device__sdo",
            "src": "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:23"
          }
        },
        "tb.ui__tb_fanin_flags__fsm_state": {
          "hide_name": 0,
          "bits": [ 163, 170, 172, 174, 176 ],
          "attributes": {
            "hdlname": "tb ui__tb_fanin_flags__fsm_state",
            "src": "tests/ulx3s_counter/fpga_gateware/src/main.py:181"
          }
        },
        "tb.ui__tb_fanout_flags__trigger": {
          "hide_name": 0,
          "bits": [ 3366 ],
          "attributes": {
            "hdlname": "tb ui__tb_fanout_flags__trigger",
            "src": "tests/ulx3s_counter/fpga_gateware/src/main.py:181"
          }
        },
        "tb.ui__tb_fanout_flags__trigger_LUT4_A_Z": {
          "hide_name": 0,
          "bits": [ 1437, 177, 165, 3314, 3313 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "tb.ui__tb_fanout_flags__trigger_LUT4_A_Z_LUT4_Z_1_A": {
          "hide_name": 0,
          "bits": [ 3367, 1425, 1416, 1427 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "tb.ui__tb_fanout_flags__trigger_LUT4_A_Z_LUT4_Z_2_C": {
          "hide_name": 0,
          "bits": [ 1751, 1679, 171, 1752 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "tb.ui__tb_fanout_flags__trigger_LUT4_A_Z_LUT4_Z_2_C_LUT4_Z_A": {
          "hide_name": 0,
          "bits": [ 3368, 3369, 3370, 3371 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "tb.ui__tb_fanout_flags__trigger_LUT4_A_Z_LUT4_Z_A": {
          "hide_name": 0,
          "bits": [ 169, 3315 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "tb.ui__tb_fanout_flags__trigger_LUT4_A_Z_LUT4_Z_A_LUT4_D_Z": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", "0", "0", 175, 173, 173, "0", "0", 171, "0" ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "tests/ulx3s_counter/fpga_gateware/src/main.py:146|tests/ulx3s_counter/fpga_gateware/src/main.py:94|/home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/techmap.v:583.28-583.35"
          }
        },
        "tb_esp32_spi_0__gpio12_cipo__o": {
          "hide_name": 0,
          "bits": [ 153 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:143"
          }
        },
        "tb_esp32_spi_0__gpio16_sclk__i": {
          "hide_name": 0,
          "bits": [ 157 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:143"
          }
        },
        "tb_esp32_spi_0__gpio4_copi__i": {
          "hide_name": 0,
          "bits": [ 158 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:143"
          }
        },
        "tb_esp32_spi_0__gpio5_cs__i": {
          "hide_name": 0,
          "bits": [ 542 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:143"
          }
        },
        "tb_sdram_0__a__o": {
          "hide_name": 0,
          "bits": [ 196, 197, 201, 202, 203, 204, 205, 206, 207, 208, 198, 199, 200 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:143"
          }
        },
        "tb_sdram_0__ba__o": {
          "hide_name": 0,
          "bits": [ 209, 210 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:143"
          }
        },
        "tb_sdram_0__cas__o": {
          "hide_name": 0,
          "bits": [ 212 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:143"
          }
        },
        "tb_sdram_0__clk__o": {
          "hide_name": 0,
          "bits": [ 213 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:143"
          }
        },
        "tb_sdram_0__clk_en__o": {
          "hide_name": 0,
          "bits": [ 214 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:143"
          }
        },
        "tb_sdram_0__cs__o": {
          "hide_name": 0,
          "bits": [ 216 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:143"
          }
        },
        "tb_sdram_0__dq__i": {
          "hide_name": 0,
          "bits": [ 218, 221, 235, 237, 239, 241, 243, 245, 247, 249, 223, 225, 227, 229, 231, 233 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:143"
          }
        },
        "tb_sdram_0__dq__o": {
          "hide_name": 0,
          "bits": [ 217, 220, 234, 236, 238, 240, 242, 244, 246, 248, 222, 224, 226, 228, 230, 232 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:143"
          }
        },
        "tb_sdram_0__dq__oe": {
          "hide_name": 0,
          "bits": [ 1831 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:143"
          }
        },
        "tb_sdram_0__dqm__o": {
          "hide_name": 0,
          "bits": [ 250, 250 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:143"
          }
        },
        "tb_sdram_0__ras__o": {
          "hide_name": 0,
          "bits": [ 252 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:143"
          }
        },
        "tb_sdram_0__we__o": {
          "hide_name": 0,
          "bits": [ 254 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:143"
          }
        },
        "tb_ui__tb_fanin_flags__fsm_state": {
          "hide_name": 0,
          "bits": [ 163, 170, 172, 174, 176 ],
          "attributes": {
            "src": "tests/ulx3s_counter/fpga_gateware/src/main.py:181"
          }
        },
        "uart_0__dtr__io": {
          "hide_name": 0,
          "bits": [ 36 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:129"
          }
        },
        "uart_0__rts__io": {
          "hide_name": 0,
          "bits": [ 35 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:129"
          }
        },
        "uart_0__rx__io": {
          "hide_name": 0,
          "bits": [ 33 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:129"
          }
        },
        "uart_0__tx__io": {
          "hide_name": 0,
          "bits": [ 34 ],
          "attributes": {
            "src": "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:129"
          }
        }
      }
    }
  }
}
