{
   "ActiveEmotionalView":"Default View",
   "Default View_ScaleFactor":"1.41691",
   "Default View_TopLeft":"4287,3751",
   "ExpandedHierarchyInLayout":"",
   "comment_0":"Clock source for IDELAYE2 blocks",
   "commentid":"comment_0|",
   "fillcolor_comment_0":"",
   "font_comment_0":"14",
   "guistr":"# # String gsaved with Nlview 7.0.21  2019-05-29 bk=1.5064 VDI=41 GEI=36 GUI=JA:9.0 non-TLS
#  -string -flagsOSRD
preplace port DDR -pg 1 -lvl 10 -x 4780 -y 3670 -defaultsOSRD
preplace port FIXED_IO -pg 1 -lvl 10 -x 4780 -y 3690 -defaultsOSRD
preplace port FCLK_CLK0 -pg 1 -lvl 10 -x 4780 -y 3910 -defaultsOSRD
preplace port TRIGGER_OUT -pg 1 -lvl 10 -x 4780 -y 2020 -defaultsOSRD
preplace port CLKWIZ0_CLKOUT1 -pg 1 -lvl 10 -x 4780 -y 3340 -defaultsOSRD
preplace port CLKWIZ0_CLKOUT2 -pg 1 -lvl 10 -x 4780 -y 3360 -defaultsOSRD
preplace port CSI_SLEEP -pg 1 -lvl 0 -x -20 -y 3670 -defaultsOSRD
preplace port CSI_START_LINES -pg 1 -lvl 0 -x -20 -y 3420 -defaultsOSRD
preplace port CSI_START_FRAME -pg 1 -lvl 0 -x -20 -y 3690 -defaultsOSRD
preplace port CSI_STOP -pg 1 -lvl 0 -x -20 -y 3710 -defaultsOSRD
preplace port CSI_END_FRAME -pg 1 -lvl 0 -x -20 -y 3650 -defaultsOSRD
preplace port CSI_CLK_P -pg 1 -lvl 10 -x 4780 -y 2690 -defaultsOSRD
preplace port CSI_CLK_N -pg 1 -lvl 10 -x 4780 -y 2710 -defaultsOSRD
preplace port CSI_D0_P -pg 1 -lvl 10 -x 4780 -y 2730 -defaultsOSRD
preplace port CSI_D0_N -pg 1 -lvl 10 -x 4780 -y 2750 -defaultsOSRD
preplace port CSI_D1_P -pg 1 -lvl 10 -x 4780 -y 2770 -defaultsOSRD
preplace port CSI_D1_N -pg 1 -lvl 10 -x 4780 -y 2790 -defaultsOSRD
preplace port CSI_LPD0_P -pg 1 -lvl 10 -x 4780 -y 2810 -defaultsOSRD
preplace port CSI_LPD0_N -pg 1 -lvl 10 -x 4780 -y 2830 -defaultsOSRD
preplace port CSI_LPD1_P -pg 1 -lvl 10 -x 4780 -y 2850 -defaultsOSRD
preplace port CSI_LPD1_N -pg 1 -lvl 10 -x 4780 -y 2870 -defaultsOSRD
preplace port CSI_LPCLK_P -pg 1 -lvl 10 -x 4780 -y 2890 -defaultsOSRD
preplace port CSI_LPCLK_N -pg 1 -lvl 10 -x 4780 -y 2910 -defaultsOSRD
preplace port CSI_DONE -pg 1 -lvl 10 -x 4780 -y 2930 -defaultsOSRD
preplace port ADC_L1A_P -pg 1 -lvl 0 -x -20 -y 2240 -defaultsOSRD
preplace port ADC_L1A_N -pg 1 -lvl 0 -x -20 -y 2260 -defaultsOSRD
preplace port ADC_L1B_P -pg 1 -lvl 0 -x -20 -y 2280 -defaultsOSRD
preplace port ADC_L1B_N -pg 1 -lvl 0 -x -20 -y 2300 -defaultsOSRD
preplace port ADC_L2A_P -pg 1 -lvl 0 -x -20 -y 2320 -defaultsOSRD
preplace port ADC_L2B_P -pg 1 -lvl 0 -x -20 -y 2360 -defaultsOSRD
preplace port ADC_L2A_N -pg 1 -lvl 0 -x -20 -y 2340 -defaultsOSRD
preplace port ADC_L2B_N -pg 1 -lvl 0 -x -20 -y 2380 -defaultsOSRD
preplace port ADC_L3A_P -pg 1 -lvl 0 -x -20 -y 2400 -defaultsOSRD
preplace port ADC_L3A_N -pg 1 -lvl 0 -x -20 -y 2420 -defaultsOSRD
preplace port ADC_L3B_P -pg 1 -lvl 0 -x -20 -y 2440 -defaultsOSRD
preplace port ADC_L3B_N -pg 1 -lvl 0 -x -20 -y 2460 -defaultsOSRD
preplace port ADC_L4A_P -pg 1 -lvl 0 -x -20 -y 2480 -defaultsOSRD
preplace port ADC_L4B_P -pg 1 -lvl 0 -x -20 -y 2520 -defaultsOSRD
preplace port ADC_L4A_N -pg 1 -lvl 0 -x -20 -y 2500 -defaultsOSRD
preplace port ADC_L4B_N -pg 1 -lvl 0 -x -20 -y 2540 -defaultsOSRD
preplace port ADC_LCLK_P -pg 1 -lvl 0 -x -20 -y 2560 -defaultsOSRD
preplace port ADC_LCLK_N -pg 1 -lvl 0 -x -20 -y 2580 -defaultsOSRD
preplace port ADC_FCLK_P -pg 1 -lvl 0 -x -20 -y 2600 -defaultsOSRD
preplace port ADC_FCLK_N -pg 1 -lvl 0 -x -20 -y 2620 -defaultsOSRD
preplace port SPI_CLK -pg 1 -lvl 0 -x -20 -y 3820 -defaultsOSRD
preplace port SPI_DATA_IN -pg 1 -lvl 0 -x -20 -y 3840 -defaultsOSRD
preplace port SPI_DATA_OUT -pg 1 -lvl 10 -x 4780 -y 3870 -defaultsOSRD
preplace port SPI_DATA_OUT_TRIS -pg 1 -lvl 10 -x 4780 -y 3890 -defaultsOSRD
preplace port SPI_CSN -pg 1 -lvl 0 -x -20 -y 3860 -defaultsOSRD
preplace portBus EMIO_I -pg 1 -lvl 0 -x -20 -y 3800 -defaultsOSRD
preplace portBus EMIO_O -pg 1 -lvl 10 -x 4780 -y 3650 -defaultsOSRD
preplace portBus GPIO_TEST -pg 1 -lvl 10 -x 4780 -y 2150 -defaultsOSRD
preplace inst rst_ps7_0_20M -pg 1 -lvl 5 -x 1470 -y 2870 -defaultsOSRD
preplace inst zynq_ps -pg 1 -lvl 9 -x 4450 -y 3950 -defaultsOSRD
preplace inst adc_dma -pg 1 -lvl 7 -x 3220 -y 2900 -defaultsOSRD
preplace inst xlconcat_1 -pg 1 -lvl 8 -x 3890 -y 2480 -defaultsOSRD
preplace inst clk_wiz_0 -pg 1 -lvl 9 -x 4450 -y 3430 -defaultsOSRD
preplace inst axi_interconnect_1 -pg 1 -lvl 6 -x 2390 -y 3110 -defaultsOSRD
preplace inst mipi_dma -pg 1 -lvl 7 -x 3220 -y 3150 -defaultsOSRD
preplace inst axi_interconnect_2 -pg 1 -lvl 8 -x 3890 -y 3540 -defaultsOSRD
preplace inst xlconstant_0 -pg 1 -lvl 6 -x 2390 -y 3360 -defaultsOSRD
preplace inst xlconstant_1 -pg 1 -lvl 8 -x 3890 -y 3750 -defaultsOSRD
preplace inst simple_reset_control_0 -pg 1 -lvl 2 -x 300 -y 2940 -defaultsOSRD
preplace inst xlconstant_2 -pg 1 -lvl 1 -x 100 -y 2950 -defaultsOSRD
preplace inst clk_wiz_1 -pg 1 -lvl 3 -x 530 -y 2940 -defaultsOSRD
preplace inst csi_gearbox_dma_0 -pg 1 -lvl 9 -x 4450 -y 2980 -defaultsOSRD
preplace inst axi_interconnect_0 -pg 1 -lvl 8 -x 3890 -y 3260 -defaultsOSRD
preplace inst xlconstant_3 -pg 1 -lvl 4 -x 900 -y 2040 -defaultsOSRD
preplace inst xlconstant_4 -pg 1 -lvl 4 -x 900 -y 2140 -defaultsOSRD
preplace inst adc_receiver_core_0 -pg 1 -lvl 4 -x 900 -y 2550 -defaultsOSRD
preplace inst FabCfg_NextGen_0 -pg 1 -lvl 7 -x 3220 -y 2370 -defaultsOSRD
preplace inst adc_trigger_0 -pg 1 -lvl 5 -x 1470 -y 2070 -defaultsOSRD
preplace inst system_ila_0 -pg 1 -lvl 6 -x 2390 -y 500 -defaultsOSRD
preplace inst xlconcat_0 -pg 1 -lvl 5 -x 1470 -y 770 -defaultsOSRD
preplace inst adc_axi_streamer -pg 1 -lvl 6 -x 2390 -y 1860 -defaultsOSRD
preplace netloc processing_system7_0_FCLK_CLK0 1 1 9 180 2870 410 2870 670 3000 1120 2970 1720 2900 2900 2750 3610 3140 4080 4300 4760
preplace netloc rst_ps7_0_20M_peripheral_aresetn 1 5 4 1780 3420 2990 3280 3670 3390 4190
preplace netloc processing_system7_0_FCLK_RESET0_N 1 4 6 1130 1060 NJ 1060 NJ 1060 NJ 1060 NJ 1060 4730
preplace netloc EMIO_I_1 1 0 10 NJ 3800 NJ 3800 NJ 3800 NJ 3800 NJ 3800 NJ 3800 NJ 3800 3550J 3810 4090J 4260 4710
preplace netloc processing_system7_0_GPIO_O 1 9 1 4740J 3650n
preplace netloc xlconcat_1_dout 1 8 1 4120 2480n
preplace netloc axi_dma_s2mm_introut 1 5 3 2000 2730 2940J 2710 3600
preplace netloc ADC_DATA_CLK_2 1 4 2 1080 1630 1790J
preplace netloc ACQ_TRIGGER_IN_1 1 5 1 1680 870n
preplace netloc ACQ_TRIG_WORD_1 1 5 1 1690 1950n
preplace netloc adc_axi_streamer_trigger_out 1 5 5 2160 2480 2860 2020 NJ 2020 NJ 2020 NJ
preplace netloc axi_dma_s_axis_s2mm_tready 1 5 2 1970 2810 2910
preplace netloc adc_axi_streamer_m00_axis_tdata 1 4 3 1110 2690 1700J 2830 2980
preplace netloc adc_axi_streamer_m00_axis_tlast 1 5 2 1870 2820 2950
preplace netloc adc_axi_streamer_m00_axis_tvalid 1 5 2 1960 2800 2920
preplace netloc clk_wiz_0_clk_out1 1 8 2 4200 3340 4760
preplace netloc clk_wiz_0_clk_out2 1 8 2 4210 3330 4750
preplace netloc Net 1 7 2 3540J 3080 4060
preplace netloc Net1 1 7 2 3630J 3100 4080
preplace netloc csi_gearbox_dma_0_s00_axis_tready 1 7 2 3640J 3110 4090
preplace netloc mipi_dma_m_axis_mm2s_tlast 1 7 2 3600J 3090 4070
preplace netloc adc_axi_streamer_trigger_pos 1 6 1 N 2300
preplace netloc FabCfg_NextGen_0_R_acq_size_a 1 5 3 2140 2660 NJ 2660 3540
preplace netloc FabCfg_NextGen_0_R_acq_size_b 1 5 3 2150 2670 NJ 2670 3530
preplace netloc FabCfg_NextGen_0_R_csi_control_flags 1 7 2 NJ 2590 4140
preplace netloc FabCfg_NextGen_0_R_csi_line_count 1 7 2 3630J 2580 4180
preplace netloc FabCfg_NextGen_0_R_csi_line_byte_count 1 7 2 NJ 2550 4190
preplace netloc FabCfg_NextGen_0_R_csi_data_type 1 7 2 NJ 2570 4150
preplace netloc xlconstant_0_dout 1 6 1 2960J 2420n
preplace netloc CSI_START_FRAME_1 1 0 9 0J 2840 NJ 2840 NJ 2840 660J 2920 1040J 2700 1710J 2750 2840J 2720 NJ 2720 4170J
preplace netloc CSI_SLEEP_1 1 0 9 NJ 3670 NJ 3670 NJ 3670 NJ 3670 NJ 3670 NJ 3670 NJ 3670 3650J 3120 4110J
preplace netloc CSI_START_LINES_1 1 0 9 10J 2850 NJ 2850 NJ 2850 650J 2930 1080J 2760 NJ 2760 2970J 2730 NJ 2730 4160J
preplace netloc CSI_END_FRAME_1 1 0 9 NJ 3650 NJ 3650 NJ 3650 NJ 3650 NJ 3650 NJ 3650 NJ 3650 3660J 3130 4050J
preplace netloc csi_gearbox_dma_0_csi_clk_p 1 9 1 NJ 2690
preplace netloc csi_gearbox_dma_0_csi_clk_n 1 9 1 NJ 2710
preplace netloc csi_gearbox_dma_0_csi_d0_n 1 9 1 NJ 2750
preplace netloc csi_gearbox_dma_0_csi_d0_p 1 9 1 NJ 2730
preplace netloc csi_gearbox_dma_0_csi_d1_p 1 9 1 NJ 2770
preplace netloc csi_gearbox_dma_0_csi_d1_n 1 9 1 NJ 2790
preplace netloc csi_gearbox_dma_0_csi_lpd0_p 1 9 1 NJ 2810
preplace netloc csi_gearbox_dma_0_csi_lpd0_n 1 9 1 NJ 2830
preplace netloc csi_gearbox_dma_0_csi_lpd1_p 1 9 1 NJ 2850
preplace netloc csi_gearbox_dma_0_csi_lpd1_n 1 9 1 NJ 2870
preplace netloc csi_gearbox_dma_0_csi_lpclk_p 1 9 1 NJ 2890
preplace netloc csi_gearbox_dma_0_csi_lpclk_n 1 9 1 NJ 2910
preplace netloc csi_gearbox_dma_0_csi_done 1 9 1 NJ 2930
preplace netloc xlconstant_1_dout 1 8 1 4170J 3090n
preplace netloc FabCfg_NextGen_0_R_gpio_test 1 7 3 NJ 2150 NJ 2150 NJ
preplace netloc CSI_STOP_1 1 0 9 20J 3020 NJ 3020 NJ 3020 NJ 3020 NJ 3020 1750J 2890 3000J 2760 NJ 2760 4130J
preplace netloc simple_reset_control_0_g_rst_gen 1 2 7 420 2860 630 2950 1060J 2740 NJ 2740 NJ 2740 NJ 2740 4100J
preplace netloc xlconstant_2_dout 1 1 1 NJ 2950
preplace netloc ADC_L1A_P_1 1 0 4 NJ 2240 NJ 2240 NJ 2240 NJ
preplace netloc ADC_L1A_N_1 1 0 4 NJ 2260 NJ 2260 NJ 2260 NJ
preplace netloc ADC_L1B_P_1 1 0 4 NJ 2280 NJ 2280 NJ 2280 NJ
preplace netloc ADC_L1B_N_1 1 0 4 NJ 2300 NJ 2300 NJ 2300 NJ
preplace netloc ADC_L2A_P_1 1 0 4 NJ 2320 NJ 2320 NJ 2320 NJ
preplace netloc ADC_L2A_N_1 1 0 4 NJ 2340 NJ 2340 NJ 2340 NJ
preplace netloc ADC_L2B_P_1 1 0 4 NJ 2360 NJ 2360 NJ 2360 NJ
preplace netloc ADC_L2B_N_1 1 0 4 NJ 2380 NJ 2380 NJ 2380 NJ
preplace netloc ADC_L3A_N_1 1 0 4 NJ 2420 NJ 2420 NJ 2420 NJ
preplace netloc ADC_L3A_P_1 1 0 4 NJ 2400 NJ 2400 NJ 2400 NJ
preplace netloc ADC_L3B_P_1 1 0 4 NJ 2440 NJ 2440 NJ 2440 NJ
preplace netloc ADC_L3B_N_1 1 0 4 NJ 2460 NJ 2460 NJ 2460 NJ
preplace netloc ADC_L4A_N_1 1 0 4 NJ 2500 NJ 2500 NJ 2500 NJ
preplace netloc ADC_L4A_P_1 1 0 4 NJ 2480 NJ 2480 NJ 2480 NJ
preplace netloc ADC_L4B_P_1 1 0 4 NJ 2520 NJ 2520 NJ 2520 NJ
preplace netloc ADC_L4B_N_1 1 0 4 NJ 2540 NJ 2540 NJ 2540 NJ
preplace netloc ADC_LCLK_P_1 1 0 4 NJ 2560 NJ 2560 NJ 2560 NJ
preplace netloc ADC_LCLK_N_1 1 0 4 NJ 2580 NJ 2580 NJ 2580 NJ
preplace netloc ADC_FCLK_P_1 1 0 4 NJ 2600 NJ 2600 NJ 2600 NJ
preplace netloc ADC_FCLK_N_1 1 0 4 NJ 2620 NJ 2620 NJ 2620 NJ
preplace netloc clk_wiz_1_clk_out1 1 3 1 640 2860n
preplace netloc adc_axi_streamer_acq_status_a 1 6 1 2960 2040n
preplace netloc adc_axi_streamer_acq_status_b 1 6 1 2940 2060n
preplace netloc FabCfg_NextGen_0_R_acq_ctrl_a 1 5 3 2080 2650 NJ 2650 3470
preplace netloc adc_axi_streamer_acq_reset_irq_gen 1 5 3 2020 2680 2850 2680 3620
preplace netloc clk_wiz_1_locked 1 3 3 620J 1580 NJ 1580 1840
preplace netloc FabCfg_NextGen_0_R_trig_level_0 1 4 4 1210 1080 1690 1080 NJ 1080 3460
preplace netloc FabCfg_NextGen_0_R_trig_level_1 1 4 4 1220 1090 NJ 1090 NJ 1090 3450
preplace netloc FabCfg_NextGen_0_R_trig_level_2 1 4 4 1230 1100 NJ 1100 NJ 1100 3440
preplace netloc FabCfg_NextGen_0_R_trig_level_3 1 4 4 1240 1110 NJ 1110 NJ 1110 3430
preplace netloc FabCfg_NextGen_0_R_trig_level_4 1 4 4 1250 1120 NJ 1120 NJ 1120 3420
preplace netloc FabCfg_NextGen_0_R_trig_level_5 1 4 4 1180 1030 NJ 1030 NJ 1030 3520
preplace netloc FabCfg_NextGen_0_R_trig_level_6 1 4 4 1190 1040 NJ 1040 NJ 1040 3510
preplace netloc FabCfg_NextGen_0_R_trig_level_7 1 4 4 1200 1050 NJ 1050 NJ 1050 3500
preplace netloc FabCfg_NextGen_0_R_trig_config_a 1 4 4 1140 10 NJ 10 NJ 10 3580
preplace netloc ADC_BUS_1 1 4 2 1050 1620 1820
preplace netloc xlconstant_3_dout 1 4 1 1100J 2040n
preplace netloc xlconstant_4_dout 1 4 1 1090J 2140n
preplace netloc adc_axi_streamer_delay_l1a 1 3 4 710 2940 1070J 2750 1680J 2770 2780
preplace netloc adc_axi_streamer_delay_l1b 1 3 4 720 2960 1050J 2720 NJ 2720 2700
preplace netloc adc_axi_streamer_delay_l2a 1 3 4 730 2970 1100J 2730 1690J 2780 2740
preplace netloc adc_axi_streamer_delay_l2b 1 3 4 740 2980 1110J 2770 1670J 2790 2730
preplace netloc adc_axi_streamer_delay_l3a 1 3 4 680 3030 NJ 3030 1740J 2860 2770
preplace netloc adc_axi_streamer_delay_l3b 1 3 4 750 3010 NJ 3010 1730J 2870 2760
preplace netloc adc_axi_streamer_delay_l4a 1 3 4 690 3040 NJ 3040 1670J 2850 2660
preplace netloc adc_axi_streamer_delay_l4b 1 3 4 700 3050 NJ 3050 1810J 2880 2720
preplace netloc adc_axi_streamer_delay_load 1 3 4 760 2990 1090J 2710 NJ 2710 2750
preplace netloc adc_receiver_core_0_bitslip_locked 1 4 2 1040J 1590 1810
preplace netloc adc_receiver_core_0_train_done_load 1 4 2 1070J 1610 1800
preplace netloc adc_receiver_core_0_idelay_rdy 1 4 2 1060J 1600 1770
preplace netloc FabCfg_NextGen_0_R_acq_train_a 1 5 3 2060 2690 NJ 2690 3490
preplace netloc FabCfg_NextGen_0_R_acq_train_b 1 5 3 2070 2700 NJ 2700 3480
preplace netloc adc_axi_streamer_acq_status_c 1 6 1 2930 2080n
preplace netloc FabCfg_NextGen_0_R_trig_holdoff 1 4 4 1150 1000 NJ 1000 NJ 1000 3570
preplace netloc FabCfg_NextGen_0_R_trig_auto_timers 1 4 4 1160 1010 NJ 1010 NJ 1010 3560
preplace netloc FabCfg_NextGen_0_R_trig_delay_reg0 1 4 4 1170 1020 NJ 1020 NJ 1020 3550
preplace netloc FabCfg_NextGen_0_R_trig_delay_reg1 1 4 4 1120 990 NJ 990 NJ 990 3590
preplace netloc adc_trigger_0_trig_state_a 1 5 2 1850 2470 2870J
preplace netloc adc_trigger_0_acq_holdoff 1 5 1 1740 1730n
preplace netloc adc_trigger_0_trig_holdoff_debug 1 5 2 1750 2460 2880J
preplace netloc adc_axi_streamer_acq_armed_waiting_trig 1 4 3 1220 2530 1730 2530 2620
preplace netloc adc_axi_streamer_acq_done 1 4 3 1230 2520 1760 2520 2590
preplace netloc adc_axi_streamer_acq_done_post 1 4 3 1250 2510 1700 2510 2600
preplace netloc adc_axi_streamer_acq_have_trig 1 4 3 1240 2540 1830 2560 2610
preplace netloc adc_axi_streamer_dbg_adcstream_state 1 5 2 1980 1180 2620
preplace netloc adc_axi_streamer_dbg_axi_rdy 1 5 2 1990 1190 2610
preplace netloc adc_axi_streamer_dbg_acq_axi_running 1 5 2 2040 1140 2690
preplace netloc adc_axi_streamer_dbg_acq_axi_downcounter 1 5 2 2070 1130 2790
preplace netloc adc_axi_streamer_dbg_acq_axi_run 1 5 2 1890 2590 2840
preplace netloc adc_axi_streamer_dbg_acq_trig_mask 1 5 2 1930 2490 2650
preplace netloc adc_axi_streamer_dbg_acq_trig_rst 1 5 2 1940 2500 2640
preplace netloc adc_axi_streamer_dbg_acq_depth_mux 1 5 2 1920 2580 2790
preplace netloc adc_axi_streamer_dbg_acq_fifo_reset 1 5 2 1900 2630 2830
preplace netloc adc_axi_streamer_dbg_acq_abort 1 5 2 1950 2570 2690
preplace netloc adc_axi_streamer_dbg_trig_post_fifo 1 5 2 2030 1260 2590
preplace netloc adc_axi_streamer_dbg_acq_have_trig 1 5 2 1910 2640 2810
preplace netloc adc_axi_streamer_dbg_acq_tvalid_mask 1 5 2 2170 1160 2720
preplace netloc adc_axi_streamer_dbg_fifo_wr_en 1 5 2 2080 1230 2630
preplace netloc adc_axi_streamer_dbg_fifo_rd_en 1 5 2 2130 1200 2670
preplace netloc adc_axi_streamer_dbg_fifo_wr_rst_busy 1 5 2 2100 1240 2660
preplace netloc adc_axi_streamer_dbg_fifo_rd_rst_busy 1 5 2 2140 1210 2710
preplace netloc adc_axi_streamer_dbg_fifo_rst_holdoff 1 5 2 2150 1220 2700
preplace netloc adc_axi_streamer_dbg_acq_holdoff_regd 1 5 2 2010 2600 2710
preplace netloc adc_axi_streamer_dbg_adc_fifo_gated_clk 1 5 2 2190 1170 2820
preplace netloc adc_axi_streamer_dbg_acq_suspend 1 5 2 2090 2540 2630
preplace netloc adc_axi_streamer_dbg_acq_post_trigger 1 5 2 2050 2610 2680
preplace netloc adc_axi_streamer_dbg_rd_data_count 1 5 2 2180 1250 2600
preplace netloc adc_axi_streamer_dbg_acq_run 1 5 2 1880 2550 2800
preplace netloc adc_axi_streamer_dbg_acq_fifo_full_data_loss 1 5 2 2110 2620 2670
preplace netloc xlconcat_0_dout 1 5 1 NJ 770
preplace netloc adc_axi_streamer_dbg_acq_trig_super_mask 1 5 2 2120 1150 2850
preplace netloc SPI_CLK_1 1 0 10 NJ 3820 NJ 3820 NJ 3820 NJ 3820 NJ 3820 NJ 3820 NJ 3820 NJ 3820 4070J 4270 4700
preplace netloc SPI_DATA_IN_1 1 0 10 NJ 3840 NJ 3840 NJ 3840 NJ 3840 NJ 3840 NJ 3840 NJ 3840 NJ 3840 4060J 4290 4720
preplace netloc zynq_ps_SPI0_MISO_O 1 9 1 4740J 3870n
preplace netloc zynq_ps_SPI0_MISO_T 1 9 1 4750J 3890n
preplace netloc SPI_CSN_1 1 0 10 NJ 3860 NJ 3860 NJ 3860 NJ 3860 NJ 3860 NJ 3860 NJ 3860 NJ 3860 4040J 4280 4680
preplace netloc S00_AXI_2 1 7 1 3430 3080n
preplace netloc S00_AXI_3 1 7 1 3620 2880n
preplace netloc axi_interconnect_0_M00_AXI 1 8 1 4110 3260n
preplace netloc axi_interconnect_1_M00_AXI 1 6 3 2610 3400 NJ 3400 NJ
preplace netloc processing_system7_0_DDR 1 9 1 4750J 3670n
preplace netloc adc_axi_streamer_M00_AXIS 1 6 1 3010 1320n
preplace netloc axi_dma1_M_AXIS_MM2S 1 7 2 3440J 3070 4040
preplace netloc processing_system7_0_FIXED_IO 1 9 1 4760J 3690n
preplace netloc axi_interconnect_1_M01_AXI 1 6 1 3020 2820n
preplace netloc axi_interconnect_2_M00_AXI 1 8 1 4100 3540n
preplace netloc zynq_ps_M_AXI_GP0 1 5 5 1860 1070 NJ 1070 NJ 1070 NJ 1070 4690
preplace netloc axi_interconnect_1_M02_AXI 1 6 1 N 3120
preplace netloc axi_interconnect_1_M03_AXI 1 6 1 2890 2280n
preplace cgraphic comment_0 place bot -66 41 textcolor 4 linecolor 3
levelinfo -pg 1 -20 100 300 530 900 1470 2390 3220 3890 4450 4780
pagesize -pg 1 -db -bbox -sgen -210 0 4980 4310
",
   "linecolor_comment_0":"",
   "linktoobj_comment_0":"/clk_wiz_1",
   "linktotype_comment_0":"bd_cell",
   "textcolor_comment_0":""
}
{
   """"""""""da_clkrst_cnt"""""""""":"1",
   """"da_axi4_cnt"""":"1",
   """"da_clkrst_cnt"""":"2"
}
{
   "/clk_wiz_1/comment_0":"comment_0"
}