/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [33:0] _00_;
  wire celloutsig_0_0z;
  wire [3:0] celloutsig_0_1z;
  wire [3:0] celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire [11:0] celloutsig_1_0z;
  wire [10:0] celloutsig_1_10z;
  wire celloutsig_1_12z;
  wire celloutsig_1_16z;
  wire celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire [20:0] celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire [8:0] celloutsig_1_6z;
  wire [2:0] celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire [4:0] celloutsig_1_9z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_5z = ~((celloutsig_1_3z | in_data[180]) & in_data[131]);
  assign celloutsig_1_12z = ~((celloutsig_1_6z[7] | celloutsig_1_9z[4]) & celloutsig_1_5z);
  always_ff @(posedge celloutsig_1_19z[0], negedge clkin_data[0])
    if (!clkin_data[0]) _00_ <= 34'h000000000;
    else _00_ <= { in_data[51:19], celloutsig_0_0z };
  assign celloutsig_1_9z = { in_data[135], celloutsig_1_8z, celloutsig_1_2z, celloutsig_1_8z, celloutsig_1_2z } & { celloutsig_1_6z[4:1], celloutsig_1_2z };
  assign celloutsig_0_1z = in_data[34:31] / { 1'h1, in_data[22:20] };
  assign celloutsig_0_3z = { in_data[25:23], celloutsig_0_0z } / { 1'h1, celloutsig_0_1z[2:0] };
  assign celloutsig_0_0z = in_data[32:29] === in_data[72:69];
  assign celloutsig_1_2z = in_data[117:110] === in_data[142:135];
  assign celloutsig_1_4z = { in_data[130:123], celloutsig_1_3z, celloutsig_1_0z } === { in_data[109:98], celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_3z, celloutsig_1_3z, celloutsig_1_2z, celloutsig_1_2z };
  assign celloutsig_1_17z = { celloutsig_1_1z, celloutsig_1_7z, celloutsig_1_10z, celloutsig_1_1z, celloutsig_1_7z, celloutsig_1_5z } === { in_data[170:156], celloutsig_1_9z };
  assign celloutsig_0_5z = { _00_[30], celloutsig_0_3z } <= in_data[20:16];
  assign celloutsig_0_8z = ! celloutsig_0_1z;
  assign celloutsig_0_9z = { celloutsig_0_8z, celloutsig_0_4z, celloutsig_0_4z, celloutsig_0_6z } < _00_[32:29];
  assign celloutsig_1_3z = { in_data[190:189], celloutsig_1_1z } < { celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_2z };
  assign celloutsig_1_8z = { celloutsig_1_4z, celloutsig_1_1z, celloutsig_1_1z } < { in_data[122:121], celloutsig_1_2z };
  assign celloutsig_1_18z = celloutsig_1_10z < in_data[157:147];
  assign celloutsig_1_0z = in_data[116:105] % { 1'h1, in_data[185:175] };
  assign celloutsig_1_19z = { celloutsig_1_0z[9:7], celloutsig_1_3z, celloutsig_1_2z, celloutsig_1_16z, celloutsig_1_4z, celloutsig_1_4z, celloutsig_1_17z, celloutsig_1_10z, celloutsig_1_8z } % { 1'h1, celloutsig_1_0z[10], celloutsig_1_4z, celloutsig_1_6z, celloutsig_1_2z, celloutsig_1_12z, celloutsig_1_4z, celloutsig_1_17z, celloutsig_1_7z, celloutsig_1_18z, celloutsig_1_12z };
  assign celloutsig_1_10z = { celloutsig_1_6z[5:1], celloutsig_1_7z, celloutsig_1_8z, celloutsig_1_4z, celloutsig_1_5z } * { celloutsig_1_9z[3:2], celloutsig_1_3z, celloutsig_1_2z, celloutsig_1_4z, celloutsig_1_9z, celloutsig_1_4z };
  assign celloutsig_1_6z = celloutsig_1_0z[11:3] >>> { in_data[108:104], celloutsig_1_2z, celloutsig_1_4z, celloutsig_1_2z, celloutsig_1_5z };
  assign celloutsig_1_7z = { celloutsig_1_6z[6], celloutsig_1_4z, celloutsig_1_3z } >>> celloutsig_1_0z[9:7];
  assign celloutsig_0_4z = ~((celloutsig_0_1z[1] & _00_[12]) | in_data[69]);
  assign celloutsig_0_6z = ~((celloutsig_0_0z & celloutsig_0_1z[0]) | celloutsig_0_5z);
  assign celloutsig_1_1z = ~((in_data[164] & in_data[101]) | in_data[176]);
  assign celloutsig_1_16z = ~((celloutsig_1_7z[0] & celloutsig_1_4z) | in_data[172]);
  assign { out_data[128], out_data[116:96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_8z, celloutsig_0_9z };
endmodule
