{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1483074683362 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1483074683367 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec 30 13:11:23 2016 " "Processing started: Fri Dec 30 13:11:23 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1483074683367 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1483074683367 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off bomb -c bomb " "Command: quartus_map --read_settings_files=on --write_settings_files=off bomb -c bomb" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1483074683367 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1483074683942 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1483074683943 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "S1 s1 bomb.v(27) " "Verilog HDL Declaration information at bomb.v(27): object \"S1\" differs only in case from object \"s1\" in the same scope" {  } { { "bomb.v" "" { Text "C:/Users/user/Desktop/project/bomb.v" 27 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1483074694914 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "S2 s2 bomb.v(27) " "Verilog HDL Declaration information at bomb.v(27): object \"S2\" differs only in case from object \"s2\" in the same scope" {  } { { "bomb.v" "" { Text "C:/Users/user/Desktop/project/bomb.v" 27 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1483074694914 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "S3 s3 bomb.v(27) " "Verilog HDL Declaration information at bomb.v(27): object \"S3\" differs only in case from object \"s3\" in the same scope" {  } { { "bomb.v" "" { Text "C:/Users/user/Desktop/project/bomb.v" 27 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1483074694914 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "S4 s4 bomb.v(27) " "Verilog HDL Declaration information at bomb.v(27): object \"S4\" differs only in case from object \"s4\" in the same scope" {  } { { "bomb.v" "" { Text "C:/Users/user/Desktop/project/bomb.v" 27 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1483074694914 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "S5 s5 bomb.v(27) " "Verilog HDL Declaration information at bomb.v(27): object \"S5\" differs only in case from object \"s5\" in the same scope" {  } { { "bomb.v" "" { Text "C:/Users/user/Desktop/project/bomb.v" 27 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1483074694914 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "S6 s6 bomb.v(27) " "Verilog HDL Declaration information at bomb.v(27): object \"S6\" differs only in case from object \"s6\" in the same scope" {  } { { "bomb.v" "" { Text "C:/Users/user/Desktop/project/bomb.v" 27 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1483074694914 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bomb.v 5 5 " "Found 5 design units, including 5 entities, in source file bomb.v" { { "Info" "ISGN_ENTITY_NAME" "1 bomb " "Found entity 1: bomb" {  } { { "bomb.v" "" { Text "C:/Users/user/Desktop/project/bomb.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1483074694916 ""} { "Info" "ISGN_ENTITY_NAME" "2 Seven " "Found entity 2: Seven" {  } { { "bomb.v" "" { Text "C:/Users/user/Desktop/project/bomb.v" 341 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1483074694916 ""} { "Info" "ISGN_ENTITY_NAME" "3 move " "Found entity 3: move" {  } { { "bomb.v" "" { Text "C:/Users/user/Desktop/project/bomb.v" 369 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1483074694916 ""} { "Info" "ISGN_ENTITY_NAME" "4 key " "Found entity 4: key" {  } { { "bomb.v" "" { Text "C:/Users/user/Desktop/project/bomb.v" 405 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1483074694916 ""} { "Info" "ISGN_ENTITY_NAME" "5 SevenSegment " "Found entity 5: SevenSegment" {  } { { "bomb.v" "" { Text "C:/Users/user/Desktop/project/bomb.v" 541 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1483074694916 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1483074694916 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "bomb.v(29) " "Verilog HDL Instantiation warning at bomb.v(29): instance has no name" {  } { { "bomb.v" "" { Text "C:/Users/user/Desktop/project/bomb.v" 29 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1483074694917 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "bomb.v(231) " "Verilog HDL Instantiation warning at bomb.v(231): instance has no name" {  } { { "bomb.v" "" { Text "C:/Users/user/Desktop/project/bomb.v" 231 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1483074694917 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "bomb.v(232) " "Verilog HDL Instantiation warning at bomb.v(232): instance has no name" {  } { { "bomb.v" "" { Text "C:/Users/user/Desktop/project/bomb.v" 232 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1483074694917 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "bomb.v(233) " "Verilog HDL Instantiation warning at bomb.v(233): instance has no name" {  } { { "bomb.v" "" { Text "C:/Users/user/Desktop/project/bomb.v" 233 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1483074694918 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "bomb.v(234) " "Verilog HDL Instantiation warning at bomb.v(234): instance has no name" {  } { { "bomb.v" "" { Text "C:/Users/user/Desktop/project/bomb.v" 234 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1483074694918 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "bomb " "Elaborating entity \"bomb\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1483074694948 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 bomb.v(41) " "Verilog HDL assignment warning at bomb.v(41): truncated value with size 32 to match size of target (4)" {  } { { "bomb.v" "" { Text "C:/Users/user/Desktop/project/bomb.v" 41 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1483074694950 "|bomb"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "reset bomb.v(47) " "Verilog HDL Always Construct warning at bomb.v(47): variable \"reset\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "bomb.v" "" { Text "C:/Users/user/Desktop/project/bomb.v" 47 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1483074694950 "|bomb"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "pos bomb.v(45) " "Verilog HDL Always Construct warning at bomb.v(45): inferring latch(es) for variable \"pos\", which holds its previous value in one or more paths through the always construct" {  } { { "bomb.v" "" { Text "C:/Users/user/Desktop/project/bomb.v" 45 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1483074694950 "|bomb"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "reset bomb.v(58) " "Verilog HDL Always Construct warning at bomb.v(58): variable \"reset\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "bomb.v" "" { Text "C:/Users/user/Desktop/project/bomb.v" 58 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1483074694950 "|bomb"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "pos bomb.v(69) " "Verilog HDL Always Construct warning at bomb.v(69): variable \"pos\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "bomb.v" "" { Text "C:/Users/user/Desktop/project/bomb.v" 69 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1483074694950 "|bomb"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "pos bomb.v(74) " "Verilog HDL Always Construct warning at bomb.v(74): variable \"pos\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "bomb.v" "" { Text "C:/Users/user/Desktop/project/bomb.v" 74 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1483074694950 "|bomb"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "pos bomb.v(79) " "Verilog HDL Always Construct warning at bomb.v(79): variable \"pos\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "bomb.v" "" { Text "C:/Users/user/Desktop/project/bomb.v" 79 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1483074694950 "|bomb"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "pos bomb.v(84) " "Verilog HDL Always Construct warning at bomb.v(84): variable \"pos\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "bomb.v" "" { Text "C:/Users/user/Desktop/project/bomb.v" 84 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1483074694950 "|bomb"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "pos bomb.v(89) " "Verilog HDL Always Construct warning at bomb.v(89): variable \"pos\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "bomb.v" "" { Text "C:/Users/user/Desktop/project/bomb.v" 89 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1483074694950 "|bomb"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "pos bomb.v(94) " "Verilog HDL Always Construct warning at bomb.v(94): variable \"pos\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "bomb.v" "" { Text "C:/Users/user/Desktop/project/bomb.v" 94 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1483074694950 "|bomb"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "pos bomb.v(99) " "Verilog HDL Always Construct warning at bomb.v(99): variable \"pos\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "bomb.v" "" { Text "C:/Users/user/Desktop/project/bomb.v" 99 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1483074694951 "|bomb"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "pos bomb.v(104) " "Verilog HDL Always Construct warning at bomb.v(104): variable \"pos\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "bomb.v" "" { Text "C:/Users/user/Desktop/project/bomb.v" 104 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1483074694951 "|bomb"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "bomb.v(65) " "Verilog HDL Case Statement warning at bomb.v(65): incomplete case statement has no default case item" {  } { { "bomb.v" "" { Text "C:/Users/user/Desktop/project/bomb.v" 65 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1483074694951 "|bomb"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "dotC bomb.v(56) " "Verilog HDL Always Construct warning at bomb.v(56): inferring latch(es) for variable \"dotC\", which holds its previous value in one or more paths through the always construct" {  } { { "bomb.v" "" { Text "C:/Users/user/Desktop/project/bomb.v" 56 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1483074694951 "|bomb"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "dotR bomb.v(56) " "Verilog HDL Always Construct warning at bomb.v(56): inferring latch(es) for variable \"dotR\", which holds its previous value in one or more paths through the always construct" {  } { { "bomb.v" "" { Text "C:/Users/user/Desktop/project/bomb.v" 56 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1483074694951 "|bomb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 bomb.v(188) " "Verilog HDL assignment warning at bomb.v(188): truncated value with size 32 to match size of target (4)" {  } { { "bomb.v" "" { Text "C:/Users/user/Desktop/project/bomb.v" 188 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1483074694952 "|bomb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 bomb.v(192) " "Verilog HDL assignment warning at bomb.v(192): truncated value with size 32 to match size of target (4)" {  } { { "bomb.v" "" { Text "C:/Users/user/Desktop/project/bomb.v" 192 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1483074694952 "|bomb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 bomb.v(197) " "Verilog HDL assignment warning at bomb.v(197): truncated value with size 32 to match size of target (4)" {  } { { "bomb.v" "" { Text "C:/Users/user/Desktop/project/bomb.v" 197 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1483074694952 "|bomb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 bomb.v(202) " "Verilog HDL assignment warning at bomb.v(202): truncated value with size 32 to match size of target (4)" {  } { { "bomb.v" "" { Text "C:/Users/user/Desktop/project/bomb.v" 202 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1483074694953 "|bomb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 bomb.v(207) " "Verilog HDL assignment warning at bomb.v(207): truncated value with size 32 to match size of target (4)" {  } { { "bomb.v" "" { Text "C:/Users/user/Desktop/project/bomb.v" 207 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1483074694953 "|bomb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 bomb.v(212) " "Verilog HDL assignment warning at bomb.v(212): truncated value with size 32 to match size of target (4)" {  } { { "bomb.v" "" { Text "C:/Users/user/Desktop/project/bomb.v" 212 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1483074694953 "|bomb"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "pos\[127..1\] 0 bomb.v(22) " "Net \"pos\[127..1\]\" at bomb.v(22) has no driver or initial value, using a default initial value '0'" {  } { { "bomb.v" "" { Text "C:/Users/user/Desktop/project/bomb.v" 22 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1483074694956 "|bomb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dotR\[0\] bomb.v(65) " "Inferred latch for \"dotR\[0\]\" at bomb.v(65)" {  } { { "bomb.v" "" { Text "C:/Users/user/Desktop/project/bomb.v" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1483074694958 "|bomb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dotR\[1\] bomb.v(65) " "Inferred latch for \"dotR\[1\]\" at bomb.v(65)" {  } { { "bomb.v" "" { Text "C:/Users/user/Desktop/project/bomb.v" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1483074694958 "|bomb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dotR\[2\] bomb.v(65) " "Inferred latch for \"dotR\[2\]\" at bomb.v(65)" {  } { { "bomb.v" "" { Text "C:/Users/user/Desktop/project/bomb.v" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1483074694958 "|bomb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dotR\[3\] bomb.v(65) " "Inferred latch for \"dotR\[3\]\" at bomb.v(65)" {  } { { "bomb.v" "" { Text "C:/Users/user/Desktop/project/bomb.v" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1483074694958 "|bomb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dotR\[4\] bomb.v(65) " "Inferred latch for \"dotR\[4\]\" at bomb.v(65)" {  } { { "bomb.v" "" { Text "C:/Users/user/Desktop/project/bomb.v" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1483074694958 "|bomb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dotR\[5\] bomb.v(65) " "Inferred latch for \"dotR\[5\]\" at bomb.v(65)" {  } { { "bomb.v" "" { Text "C:/Users/user/Desktop/project/bomb.v" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1483074694958 "|bomb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dotR\[6\] bomb.v(65) " "Inferred latch for \"dotR\[6\]\" at bomb.v(65)" {  } { { "bomb.v" "" { Text "C:/Users/user/Desktop/project/bomb.v" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1483074694959 "|bomb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dotR\[7\] bomb.v(65) " "Inferred latch for \"dotR\[7\]\" at bomb.v(65)" {  } { { "bomb.v" "" { Text "C:/Users/user/Desktop/project/bomb.v" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1483074694959 "|bomb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dotC\[0\] bomb.v(65) " "Inferred latch for \"dotC\[0\]\" at bomb.v(65)" {  } { { "bomb.v" "" { Text "C:/Users/user/Desktop/project/bomb.v" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1483074694959 "|bomb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dotC\[1\] bomb.v(65) " "Inferred latch for \"dotC\[1\]\" at bomb.v(65)" {  } { { "bomb.v" "" { Text "C:/Users/user/Desktop/project/bomb.v" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1483074694959 "|bomb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dotC\[2\] bomb.v(65) " "Inferred latch for \"dotC\[2\]\" at bomb.v(65)" {  } { { "bomb.v" "" { Text "C:/Users/user/Desktop/project/bomb.v" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1483074694959 "|bomb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dotC\[3\] bomb.v(65) " "Inferred latch for \"dotC\[3\]\" at bomb.v(65)" {  } { { "bomb.v" "" { Text "C:/Users/user/Desktop/project/bomb.v" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1483074694959 "|bomb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dotC\[4\] bomb.v(65) " "Inferred latch for \"dotC\[4\]\" at bomb.v(65)" {  } { { "bomb.v" "" { Text "C:/Users/user/Desktop/project/bomb.v" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1483074694959 "|bomb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dotC\[5\] bomb.v(65) " "Inferred latch for \"dotC\[5\]\" at bomb.v(65)" {  } { { "bomb.v" "" { Text "C:/Users/user/Desktop/project/bomb.v" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1483074694959 "|bomb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dotC\[6\] bomb.v(65) " "Inferred latch for \"dotC\[6\]\" at bomb.v(65)" {  } { { "bomb.v" "" { Text "C:/Users/user/Desktop/project/bomb.v" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1483074694959 "|bomb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dotC\[7\] bomb.v(65) " "Inferred latch for \"dotC\[7\]\" at bomb.v(65)" {  } { { "bomb.v" "" { Text "C:/Users/user/Desktop/project/bomb.v" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1483074694959 "|bomb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dotC\[8\] bomb.v(65) " "Inferred latch for \"dotC\[8\]\" at bomb.v(65)" {  } { { "bomb.v" "" { Text "C:/Users/user/Desktop/project/bomb.v" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1483074694959 "|bomb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dotC\[9\] bomb.v(65) " "Inferred latch for \"dotC\[9\]\" at bomb.v(65)" {  } { { "bomb.v" "" { Text "C:/Users/user/Desktop/project/bomb.v" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1483074694959 "|bomb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dotC\[10\] bomb.v(65) " "Inferred latch for \"dotC\[10\]\" at bomb.v(65)" {  } { { "bomb.v" "" { Text "C:/Users/user/Desktop/project/bomb.v" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1483074694959 "|bomb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dotC\[11\] bomb.v(65) " "Inferred latch for \"dotC\[11\]\" at bomb.v(65)" {  } { { "bomb.v" "" { Text "C:/Users/user/Desktop/project/bomb.v" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1483074694959 "|bomb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dotC\[12\] bomb.v(65) " "Inferred latch for \"dotC\[12\]\" at bomb.v(65)" {  } { { "bomb.v" "" { Text "C:/Users/user/Desktop/project/bomb.v" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1483074694959 "|bomb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dotC\[13\] bomb.v(65) " "Inferred latch for \"dotC\[13\]\" at bomb.v(65)" {  } { { "bomb.v" "" { Text "C:/Users/user/Desktop/project/bomb.v" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1483074694959 "|bomb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dotC\[14\] bomb.v(65) " "Inferred latch for \"dotC\[14\]\" at bomb.v(65)" {  } { { "bomb.v" "" { Text "C:/Users/user/Desktop/project/bomb.v" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1483074694959 "|bomb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dotC\[15\] bomb.v(65) " "Inferred latch for \"dotC\[15\]\" at bomb.v(65)" {  } { { "bomb.v" "" { Text "C:/Users/user/Desktop/project/bomb.v" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1483074694960 "|bomb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pos\[0\] bomb.v(51) " "Inferred latch for \"pos\[0\]\" at bomb.v(51)" {  } { { "bomb.v" "" { Text "C:/Users/user/Desktop/project/bomb.v" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1483074694960 "|bomb"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "key key:comb_3 " "Elaborating entity \"key\" for hierarchy \"key:comb_3\"" {  } { { "bomb.v" "comb_3" { Text "C:/Users/user/Desktop/project/bomb.v" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1483074694976 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SevenSegment key:comb_3\|SevenSegment:seven " "Elaborating entity \"SevenSegment\" for hierarchy \"key:comb_3\|SevenSegment:seven\"" {  } { { "bomb.v" "seven" { Text "C:/Users/user/Desktop/project/bomb.v" 418 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1483074694992 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Seven Seven:s1 " "Elaborating entity \"Seven\" for hierarchy \"Seven:s1\"" {  } { { "bomb.v" "s1" { Text "C:/Users/user/Desktop/project/bomb.v" 223 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1483074694999 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "move move:comb_655 " "Elaborating entity \"move\" for hierarchy \"move:comb_655\"" {  } { { "bomb.v" "comb_655" { Text "C:/Users/user/Desktop/project/bomb.v" 231 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1483074695009 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "dotC\[1\] GND " "Pin \"dotC\[1\]\" is stuck at GND" {  } { { "bomb.v" "" { Text "C:/Users/user/Desktop/project/bomb.v" 65 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1483074695806 "|bomb|dotC[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dotC\[2\] GND " "Pin \"dotC\[2\]\" is stuck at GND" {  } { { "bomb.v" "" { Text "C:/Users/user/Desktop/project/bomb.v" 65 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1483074695806 "|bomb|dotC[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dotC\[3\] GND " "Pin \"dotC\[3\]\" is stuck at GND" {  } { { "bomb.v" "" { Text "C:/Users/user/Desktop/project/bomb.v" 65 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1483074695806 "|bomb|dotC[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dotC\[4\] GND " "Pin \"dotC\[4\]\" is stuck at GND" {  } { { "bomb.v" "" { Text "C:/Users/user/Desktop/project/bomb.v" 65 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1483074695806 "|bomb|dotC[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dotC\[5\] GND " "Pin \"dotC\[5\]\" is stuck at GND" {  } { { "bomb.v" "" { Text "C:/Users/user/Desktop/project/bomb.v" 65 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1483074695806 "|bomb|dotC[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dotC\[6\] GND " "Pin \"dotC\[6\]\" is stuck at GND" {  } { { "bomb.v" "" { Text "C:/Users/user/Desktop/project/bomb.v" 65 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1483074695806 "|bomb|dotC[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dotC\[7\] GND " "Pin \"dotC\[7\]\" is stuck at GND" {  } { { "bomb.v" "" { Text "C:/Users/user/Desktop/project/bomb.v" 65 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1483074695806 "|bomb|dotC[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dotC\[8\] GND " "Pin \"dotC\[8\]\" is stuck at GND" {  } { { "bomb.v" "" { Text "C:/Users/user/Desktop/project/bomb.v" 65 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1483074695806 "|bomb|dotC[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dotC\[9\] GND " "Pin \"dotC\[9\]\" is stuck at GND" {  } { { "bomb.v" "" { Text "C:/Users/user/Desktop/project/bomb.v" 65 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1483074695806 "|bomb|dotC[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dotC\[10\] GND " "Pin \"dotC\[10\]\" is stuck at GND" {  } { { "bomb.v" "" { Text "C:/Users/user/Desktop/project/bomb.v" 65 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1483074695806 "|bomb|dotC[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dotC\[11\] GND " "Pin \"dotC\[11\]\" is stuck at GND" {  } { { "bomb.v" "" { Text "C:/Users/user/Desktop/project/bomb.v" 65 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1483074695806 "|bomb|dotC[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dotC\[12\] GND " "Pin \"dotC\[12\]\" is stuck at GND" {  } { { "bomb.v" "" { Text "C:/Users/user/Desktop/project/bomb.v" 65 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1483074695806 "|bomb|dotC[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dotC\[13\] GND " "Pin \"dotC\[13\]\" is stuck at GND" {  } { { "bomb.v" "" { Text "C:/Users/user/Desktop/project/bomb.v" 65 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1483074695806 "|bomb|dotC[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dotC\[14\] GND " "Pin \"dotC\[14\]\" is stuck at GND" {  } { { "bomb.v" "" { Text "C:/Users/user/Desktop/project/bomb.v" 65 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1483074695806 "|bomb|dotC[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dotC\[15\] GND " "Pin \"dotC\[15\]\" is stuck at GND" {  } { { "bomb.v" "" { Text "C:/Users/user/Desktop/project/bomb.v" 65 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1483074695806 "|bomb|dotC[15]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1483074695806 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1483074695910 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "3 " "3 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1483074696367 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/user/Desktop/project/output_files/bomb.map.smsg " "Generated suppressed messages file C:/Users/user/Desktop/project/output_files/bomb.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1483074696415 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1483074696811 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1483074696811 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "570 " "Implemented 570 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "11 " "Implemented 11 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1483074696973 ""} { "Info" "ICUT_CUT_TM_OPINS" "78 " "Implemented 78 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1483074696973 ""} { "Info" "ICUT_CUT_TM_LCELLS" "481 " "Implemented 481 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1483074696973 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1483074696973 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 44 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 44 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "905 " "Peak virtual memory: 905 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1483074697028 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Dec 30 13:11:37 2016 " "Processing ended: Fri Dec 30 13:11:37 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1483074697028 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1483074697028 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:29 " "Total CPU time (on all processors): 00:00:29" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1483074697028 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1483074697028 ""}
