timestamp=1533653729438

[~A]
E:/fpgaproject/stepmxo2/swust/15.ring/ring.v=0*365*849
E:/fpgaproject/stepmxo2/swust/15.ring/ring_tb.v=0*1674*2161
LastVerilogToplevel=ring_tb
ModifyID=2
Version=74

[$root]
A/$root=22|||1*1537
BinI32/$root=3*1437
SLP=3*1541
Version=10.3.3558.6081  (Windows)|00000004789cd34d494a0700030f015b|c73a565f2ade592f8ac1c68f484c9216c98b6f71053143afd9943d2f052486af

[ring]
A/ring=22|./../../ring.v|13|1*374
BinI32/ring=3*172
R=./../../ring.v|13
SLP=3*1192
Version=10.3.3558.6081  (Windows)|00000004789cd34d494a0700030f015b|9cc5c4e3b2f85769d1f15663e45c1bf40da0423ffc6818783acd282a69f06fa1

[ring_tb]
A/ring_tb=22|./../../ring_tb.v|14|1*1911
BinI32/ring_tb=3*1609
R=./../../ring_tb.v|14
SLP=3*2100
Version=10.3.3558.6081  (Windows)|00000004789cd34d494a0700030f015b|2e8a60466fbe3ecb5887b95615ccf4e026527262ddaa47cb266f3a3c4d9b973ab5596313fcbfe9d176c55f330cc1bbc3

[~MFT]
0=4|0work.mgf|2161|0
1=3|1work.mgf|1911|374
3=6|3work.mgf|2100|172

[~U]
$root=12|0*1358|
ring=12|0*150||0x10
ring_tb=12|0*1524||0x10
