(define-fun assumption.0 ((reg_3_w_stage (_ BitVec 2)) (reg_2_w_stage (_ BitVec 2)) (reg_1_w_stage (_ BitVec 2)) (reg_0_w_stage (_ BitVec 2)) (ex_wb_reg_wen (_ BitVec 1)) (id_ex_reg_wen (_ BitVec 1)) (ex_wb_rd (_ BitVec 2)) (id_ex_rd (_ BitVec 2)) (id_ex_op (_ BitVec 2))) Bool (and (and true (or (= (_ bv0 1) ((_ extract 1 1) reg_1_w_stage)) (= (_ bv0 1) ((_ extract 1 1) reg_3_w_stage)))) (not (and (and (and (and (and (and (and (and (= ex_wb_rd (_ bv0 2)) (= ex_wb_reg_wen (_ bv1 1))) (= id_ex_op (_ bv0 2))) (= id_ex_rd (_ bv0 2))) (= id_ex_reg_wen (_ bv0 1))) (= reg_0_w_stage (_ bv0 2))) (= reg_1_w_stage (_ bv1 2))) (= reg_2_w_stage (_ bv0 2))) (= reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.1 ((reg_3_w_stage (_ BitVec 2)) (reg_2_w_stage (_ BitVec 2)) (ex_wb_rd (_ BitVec 2)) (reg_1_w_stage (_ BitVec 2)) (reg_0_w_stage (_ BitVec 2)) (id_ex_reg_wen (_ BitVec 1)) (id_ex_rd (_ BitVec 2)) (id_ex_op (_ BitVec 2)) (ex_wb_reg_wen (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (= ex_wb_rd (_ bv2 2)) (= ex_wb_reg_wen (_ bv1 1))) (= id_ex_op (_ bv3 2))) (= id_ex_rd (_ bv3 2))) (= id_ex_reg_wen (_ bv1 1))) (= reg_0_w_stage (_ bv0 2))) (= reg_1_w_stage (_ bv1 2))) (= reg_2_w_stage (_ bv0 2))) (= reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.2 ((reg_3_w_stage (_ BitVec 2)) (reg_2_w_stage (_ BitVec 2)) (id_ex_reg_wen (_ BitVec 1)) (id_ex_rd (_ BitVec 2)) (ex_wb_reg_wen (_ BitVec 1)) (ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (= ex_wb_rd (_ bv2 2)) (= ex_wb_reg_wen (_ bv1 1))) (= id_ex_rd (_ bv3 2))) (= id_ex_reg_wen (_ bv1 1))) (= reg_2_w_stage (_ bv0 2))) (= reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.3 ((reg_3_w_stage (_ BitVec 2)) (id_ex_reg_wen (_ BitVec 1)) (reg_2_w_stage (_ BitVec 2)) (id_ex_rd (_ BitVec 2)) (reg_1_w_stage (_ BitVec 2)) (reg_0_w_stage (_ BitVec 2)) (ex_wb_reg_wen (_ BitVec 1)) (id_ex_op (_ BitVec 2)) (ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= ex_wb_rd (_ bv0 2)) (= ex_wb_reg_wen (_ bv1 1))) (= id_ex_op (_ bv0 2))) (= id_ex_rd (_ bv0 2))) (= id_ex_reg_wen (_ bv1 1))) (= reg_0_w_stage (_ bv0 2))) (= reg_1_w_stage (_ bv1 2))) (= reg_2_w_stage (_ bv0 2))) (= reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.4 ((reg_3_w_stage (_ BitVec 2)) (id_ex_reg_wen (_ BitVec 1)) (reg_2_w_stage (_ BitVec 2)) (id_ex_rd (_ BitVec 2)) (reg_1_w_stage (_ BitVec 2)) (ex_wb_reg_wen (_ BitVec 1)) (reg_0_w_stage (_ BitVec 2)) (ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (= ex_wb_rd (_ bv0 2)) (= ex_wb_reg_wen (_ bv1 1))) (= id_ex_rd (_ bv0 2))) (= id_ex_reg_wen (_ bv1 1))) (= reg_0_w_stage (_ bv0 2))) (= reg_1_w_stage (_ bv1 2))) (= reg_2_w_stage (_ bv0 2))) (= reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.5 ((reg_3_w_stage (_ BitVec 2)) (reg_2_w_stage (_ BitVec 2)) (reg_1_w_stage (_ BitVec 2)) (reg_0_w_stage (_ BitVec 2)) (id_ex_rd (_ BitVec 2)) (ex_wb_reg_wen (_ BitVec 1)) (ex_wb_rd (_ BitVec 2))) Bool (and (and (and true (or (= (_ bv0 1) ((_ extract 1 1) reg_3_w_stage)) (not (= (_ bv2 2) reg_1_w_stage)))) (or (= (_ bv0 1) ((_ extract 1 1) reg_1_w_stage)) (= ((_ extract 1 1) reg_2_w_stage) ((_ extract 1 1) reg_3_w_stage)))) (not (and (and (and (and (and (and (= ex_wb_rd (_ bv0 2)) (= ex_wb_reg_wen (_ bv1 1))) (= id_ex_rd (_ bv0 2))) (= reg_0_w_stage (_ bv0 2))) (= reg_1_w_stage (_ bv1 2))) (= reg_2_w_stage (_ bv0 2))) (= reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.6 ((reg_3_w_stage (_ BitVec 2)) (reg_2_w_stage (_ BitVec 2)) (reg_0_w_stage (_ BitVec 2)) (reg_1_w_stage (_ BitVec 2)) (ex_wb_rd (_ BitVec 2)) (ex_wb_reg_wen (_ BitVec 1))) Bool (and (and true (or (not (= (_ bv1 1) ((_ extract 1 1) reg_1_w_stage))) (= ((_ extract 1 1) reg_2_w_stage) ((_ extract 1 1) reg_3_w_stage)))) (not (and (and (and (and (and (= ex_wb_rd (_ bv0 2)) (= ex_wb_reg_wen (_ bv1 1))) (= reg_0_w_stage (_ bv0 2))) (= reg_1_w_stage (_ bv1 2))) (= reg_2_w_stage (_ bv0 2))) (= reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.7 ((reg_3_w_stage (_ BitVec 2)) (id_ex_reg_wen (_ BitVec 1)) (reg_2_w_stage (_ BitVec 2)) (ex_wb_rd (_ BitVec 2)) (reg_1_w_stage (_ BitVec 2)) (reg_0_w_stage (_ BitVec 2)) (id_ex_rd (_ BitVec 2)) (id_ex_op (_ BitVec 2)) (ex_wb_reg_wen (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (= ex_wb_rd (_ bv2 2)) (= ex_wb_reg_wen (_ bv1 1))) (= id_ex_op (_ bv3 2))) (= id_ex_rd (_ bv0 2))) (= id_ex_reg_wen (_ bv0 1))) (= reg_0_w_stage (_ bv0 2))) (= reg_1_w_stage (_ bv0 2))) (= reg_2_w_stage (_ bv0 2))) (= reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.8 ((reg_3_w_stage (_ BitVec 2)) (ex_wb_rd (_ BitVec 2)) (reg_2_w_stage (_ BitVec 2)) (reg_1_w_stage (_ BitVec 2)) (reg_0_w_stage (_ BitVec 2)) (id_ex_reg_wen (_ BitVec 1)) (id_ex_op (_ BitVec 2)) (ex_wb_reg_wen (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (= ex_wb_rd (_ bv2 2)) (= ex_wb_reg_wen (_ bv1 1))) (= id_ex_op (_ bv3 2))) (= id_ex_reg_wen (_ bv0 1))) (= reg_0_w_stage (_ bv0 2))) (= reg_1_w_stage (_ bv0 2))) (= reg_2_w_stage (_ bv0 2))) (= reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.9 ((reg_3_w_stage (_ BitVec 2)) (id_ex_reg_wen (_ BitVec 1)) (reg_2_w_stage (_ BitVec 2)) (ex_wb_rd (_ BitVec 2)) (reg_1_w_stage (_ BitVec 2)) (reg_0_w_stage (_ BitVec 2)) (id_ex_rd (_ BitVec 2)) (id_ex_op (_ BitVec 2)) (ex_wb_reg_wen (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (= ex_wb_rd (_ bv3 2)) (= ex_wb_reg_wen (_ bv1 1))) (= id_ex_op (_ bv1 2))) (= id_ex_rd (_ bv0 2))) (= id_ex_reg_wen (_ bv0 1))) (= reg_0_w_stage (_ bv0 2))) (= reg_1_w_stage (_ bv0 2))) (= reg_2_w_stage (_ bv1 2))) (= reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.10 ((reg_3_w_stage (_ BitVec 2)) (reg_2_w_stage (_ BitVec 2)) (reg_1_w_stage (_ BitVec 2)) (reg_0_w_stage (_ BitVec 2)) (id_ex_reg_wen (_ BitVec 1)) (ex_wb_reg_wen (_ BitVec 1)) (ex_wb_rd (_ BitVec 2)) (id_ex_rd (_ BitVec 2))) Bool (and (and (and true (or (or (= id_ex_reg_wen ((_ extract 1 1) reg_1_w_stage)) (not (= (_ bv3 2) id_ex_rd))) (not (= reg_3_w_stage reg_1_w_stage)))) (or (or (not (= (_ bv0 1) ((_ extract 1 1) reg_3_w_stage))) (= id_ex_reg_wen ((_ extract 1 1) reg_1_w_stage))) (not (= (_ bv3 2) id_ex_rd)))) (not (and (and (and (and (and (and (= ex_wb_rd (_ bv3 2)) (= ex_wb_reg_wen (_ bv1 1))) (= id_ex_reg_wen (_ bv0 1))) (= reg_0_w_stage (_ bv0 2))) (= reg_1_w_stage (_ bv0 2))) (= reg_2_w_stage (_ bv1 2))) (= reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.11 ((reg_3_w_stage (_ BitVec 2)) (reg_2_w_stage (_ BitVec 2)) (reg_1_w_stage (_ BitVec 2)) (reg_0_w_stage (_ BitVec 2)) (ex_wb_reg_wen (_ BitVec 1)) (ex_wb_rd (_ BitVec 2)) (id_ex_rd (_ BitVec 2)) (id_ex_reg_wen (_ BitVec 1))) Bool (and (and true (or (= (_ bv0 1) id_ex_reg_wen) (not (= id_ex_rd (bvor ((_ zero_extend 1) ((_ extract 1 1) reg_2_w_stage)) (_ bv2 2)))))) (not (and (and (and (and (and (= ex_wb_rd (_ bv3 2)) (= ex_wb_reg_wen (_ bv1 1))) (= reg_0_w_stage (_ bv0 2))) (= reg_1_w_stage (_ bv0 2))) (= reg_2_w_stage (_ bv1 2))) (= reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.12 ((reg_3_w_stage (_ BitVec 2)) (reg_2_w_stage (_ BitVec 2)) (reg_0_w_stage (_ BitVec 2)) (ex_wb_reg_wen (_ BitVec 1)) (reg_1_w_stage (_ BitVec 2)) (id_ex_reg_wen (_ BitVec 1)) (id_ex_rd (_ BitVec 2)) (id_ex_op (_ BitVec 2)) (ex_wb_rd (_ BitVec 2))) Bool (and (and true (or (= (_ bv0 1) ((_ extract 1 1) reg_2_w_stage)) (not (= (_ bv0 2) id_ex_rd)))) (not (and (and (and (and (and (and (and (and (= ex_wb_rd (_ bv0 2)) (= ex_wb_reg_wen (_ bv1 1))) (= id_ex_op (_ bv0 2))) (= id_ex_rd (_ bv3 2))) (= id_ex_reg_wen (_ bv0 1))) (= reg_0_w_stage (_ bv0 2))) (= reg_1_w_stage (_ bv1 2))) (= reg_2_w_stage (_ bv1 2))) (= reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.13 ((reg_3_w_stage (_ BitVec 2)) (id_ex_reg_wen (_ BitVec 1)) (reg_2_w_stage (_ BitVec 2)) (ex_wb_rd (_ BitVec 2)) (reg_1_w_stage (_ BitVec 2)) (reg_0_w_stage (_ BitVec 2)) (id_ex_rd (_ BitVec 2)) (id_ex_op (_ BitVec 2)) (ex_wb_reg_wen (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (= ex_wb_rd (_ bv2 2)) (= ex_wb_reg_wen (_ bv1 1))) (= id_ex_op (_ bv3 2))) (= id_ex_rd (_ bv1 2))) (= id_ex_reg_wen (_ bv1 1))) (= reg_0_w_stage (_ bv0 2))) (= reg_1_w_stage (_ bv0 2))) (= reg_2_w_stage (_ bv0 2))) (= reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.14 ((reg_3_w_stage (_ BitVec 2)) (id_ex_reg_wen (_ BitVec 1)) (reg_2_w_stage (_ BitVec 2)) (ex_wb_rd (_ BitVec 2)) (reg_1_w_stage (_ BitVec 2)) (reg_0_w_stage (_ BitVec 2)) (id_ex_rd (_ BitVec 2)) (id_ex_op (_ BitVec 2)) (ex_wb_reg_wen (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (= ex_wb_rd (_ bv0 2)) (= ex_wb_reg_wen (_ bv1 1))) (= id_ex_op (_ bv1 2))) (= id_ex_rd (_ bv3 2))) (= id_ex_reg_wen (_ bv0 1))) (= reg_0_w_stage (_ bv0 2))) (= reg_1_w_stage (_ bv0 2))) (= reg_2_w_stage (_ bv0 2))) (= reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.15 ((reg_3_w_stage (_ BitVec 2)) (reg_2_w_stage (_ BitVec 2)) (reg_1_w_stage (_ BitVec 2)) (reg_0_w_stage (_ BitVec 2)) (ex_wb_reg_wen (_ BitVec 1)) (ex_wb_rd (_ BitVec 2)) (id_ex_rd (_ BitVec 2)) (id_ex_reg_wen (_ BitVec 1))) Bool (and (and true (or (= id_ex_reg_wen ((_ extract 1 1) reg_2_w_stage)) (not (= (concat (_ bv0 1) ((_ extract 1 1) reg_0_w_stage)) id_ex_rd)))) (not (and (and (and (and (and (= ex_wb_rd (_ bv0 2)) (= ex_wb_reg_wen (_ bv1 1))) (= reg_0_w_stage (_ bv0 2))) (= reg_1_w_stage (_ bv0 2))) (= reg_2_w_stage (_ bv0 2))) (= reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.16 ((reg_3_w_stage (_ BitVec 2)) (reg_2_w_stage (_ BitVec 2)) (reg_1_w_stage (_ BitVec 2)) (ex_wb_reg_wen (_ BitVec 1)) (ex_wb_rd (_ BitVec 2)) (id_ex_rd (_ BitVec 2))) Bool (and (and (and true (or (not (= (_ bv0 2) id_ex_rd)) (not (= (bvor ((_ zero_extend 1) ((_ extract 1 1) reg_1_w_stage)) (_ bv2 2)) reg_3_w_stage)))) (or (= (_ bv0 1) ((_ extract 1 1) reg_3_w_stage)) (not (= (_ bv0 2) id_ex_rd)))) (not (and (and (and (and (= ex_wb_rd (_ bv0 2)) (= ex_wb_reg_wen (_ bv1 1))) (= reg_1_w_stage (_ bv0 2))) (= reg_2_w_stage (_ bv0 2))) (= reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.17 ((reg_3_w_stage (_ BitVec 2)) (reg_2_w_stage (_ BitVec 2)) (ex_wb_reg_wen (_ BitVec 1)) (ex_wb_rd (_ BitVec 2)) (id_ex_rd (_ BitVec 2))) Bool (and (and (and true (or (not (= reg_3_w_stage (bvor ((_ zero_extend 1) ((_ extract 1 1) reg_2_w_stage)) (_ bv2 2)))) (not (= id_ex_rd (concat (_ bv0 1) ((_ extract 1 1) reg_2_w_stage)))))) (or (not (= (_ bv0 2) id_ex_rd)) (not (= reg_3_w_stage (bvor ((_ zero_extend 1) ((_ extract 1 1) reg_3_w_stage)) (_ bv2 2)))))) (not (and (and (and (= ex_wb_rd (_ bv0 2)) (= ex_wb_reg_wen (_ bv1 1))) (= reg_2_w_stage (_ bv0 2))) (= reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.18 ((reg_3_w_stage (_ BitVec 2)) (ex_wb_reg_wen (_ BitVec 1)) (ex_wb_rd (_ BitVec 2)) (id_ex_rd (_ BitVec 2))) Bool (and (and (and true (or (not (= (_ bv2 2) reg_3_w_stage)) (not (= (_ bv0 2) id_ex_rd)))) (or (not (= (_ bv0 2) id_ex_rd)) (not (= reg_3_w_stage (bvor ((_ zero_extend 1) ((_ extract 1 1) reg_3_w_stage)) (_ bv2 2)))))) (not (and (and (= ex_wb_rd (_ bv0 2)) (= ex_wb_reg_wen (_ bv1 1))) (= reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.19 ((reg_3_w_stage (_ BitVec 2)) (id_ex_reg_wen (_ BitVec 1)) (reg_2_w_stage (_ BitVec 2)) (ex_wb_rd (_ BitVec 2)) (reg_1_w_stage (_ BitVec 2)) (reg_0_w_stage (_ BitVec 2)) (id_ex_rd (_ BitVec 2)) (id_ex_op (_ BitVec 2)) (ex_wb_reg_wen (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (= ex_wb_rd (_ bv2 2)) (= ex_wb_reg_wen (_ bv1 1))) (= id_ex_op (_ bv3 2))) (= id_ex_rd (_ bv0 2))) (= id_ex_reg_wen (_ bv0 1))) (= reg_0_w_stage (_ bv0 2))) (= reg_1_w_stage (_ bv0 2))) (= reg_2_w_stage (_ bv0 2))) (= reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.20 ((reg_3_w_stage (_ BitVec 2)) (ex_wb_rd (_ BitVec 2)) (reg_2_w_stage (_ BitVec 2)) (reg_0_w_stage (_ BitVec 2)) (id_ex_reg_wen (_ BitVec 1)) (id_ex_rd (_ BitVec 2)) (id_ex_op (_ BitVec 2)) (ex_wb_reg_wen (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (= ex_wb_rd (_ bv2 2)) (= ex_wb_reg_wen (_ bv1 1))) (= id_ex_op (_ bv3 2))) (= id_ex_rd (_ bv0 2))) (= id_ex_reg_wen (_ bv0 1))) (= reg_0_w_stage (_ bv0 2))) (= reg_2_w_stage (_ bv0 2))) (= reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.21 ((reg_3_w_stage (_ BitVec 2)) (id_ex_reg_wen (_ BitVec 1)) (reg_2_w_stage (_ BitVec 2)) (ex_wb_rd (_ BitVec 2)) (reg_1_w_stage (_ BitVec 2)) (reg_0_w_stage (_ BitVec 2)) (id_ex_rd (_ BitVec 2)) (id_ex_op (_ BitVec 2)) (ex_wb_reg_wen (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (= ex_wb_rd (_ bv3 2)) (= ex_wb_reg_wen (_ bv1 1))) (= id_ex_op (_ bv1 2))) (= id_ex_rd (_ bv0 2))) (= id_ex_reg_wen (_ bv0 1))) (= reg_0_w_stage (_ bv0 2))) (= reg_1_w_stage (_ bv1 2))) (= reg_2_w_stage (_ bv0 2))) (= reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.22 ((reg_3_w_stage (_ BitVec 2)) (reg_1_w_stage (_ BitVec 2)) (ex_wb_reg_wen (_ BitVec 1)) (reg_2_w_stage (_ BitVec 2)) (reg_0_w_stage (_ BitVec 2)) (id_ex_reg_wen (_ BitVec 1)) (ex_wb_rd (_ BitVec 2)) (id_ex_rd (_ BitVec 2))) Bool (and (and true (or (= id_ex_reg_wen ((_ extract 1 1) reg_3_w_stage)) (not (= (_ bv3 2) id_ex_rd)))) (not (and (and (and (and (and (and (and (= ex_wb_rd (_ bv3 2)) (= ex_wb_reg_wen (_ bv1 1))) (= id_ex_rd (_ bv0 2))) (= id_ex_reg_wen (_ bv0 1))) (= reg_0_w_stage (_ bv0 2))) (= reg_1_w_stage (_ bv1 2))) (= reg_2_w_stage (_ bv0 2))) (= reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.23 ((reg_3_w_stage (_ BitVec 2)) (ex_wb_reg_wen (_ BitVec 1)) (reg_2_w_stage (_ BitVec 2)) (ex_wb_rd (_ BitVec 2)) (reg_1_w_stage (_ BitVec 2)) (reg_0_w_stage (_ BitVec 2)) (id_ex_reg_wen (_ BitVec 1)) (id_ex_rd (_ BitVec 2)) (id_ex_op (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= ex_wb_rd (_ bv2 2)) (= ex_wb_reg_wen (_ bv1 1))) (= id_ex_op (_ bv3 2))) (= id_ex_rd (_ bv0 2))) (= id_ex_reg_wen (_ bv0 1))) (= reg_0_w_stage (_ bv0 2))) (= reg_1_w_stage (_ bv0 2))) (= reg_2_w_stage (_ bv1 2))) (= reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.24 ((reg_3_w_stage (_ BitVec 2)) (reg_2_w_stage (_ BitVec 2)) (reg_0_w_stage (_ BitVec 2)) (id_ex_reg_wen (_ BitVec 1)) (id_ex_rd (_ BitVec 2)) (id_ex_op (_ BitVec 2)) (ex_wb_reg_wen (_ BitVec 1)) (ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (= ex_wb_rd (_ bv2 2)) (= ex_wb_reg_wen (_ bv1 1))) (= id_ex_op (_ bv3 2))) (= id_ex_rd (_ bv0 2))) (= id_ex_reg_wen (_ bv0 1))) (= reg_0_w_stage (_ bv0 2))) (= reg_2_w_stage (_ bv1 2))) (= reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.25 ((reg_3_w_stage (_ BitVec 2)) (reg_2_w_stage (_ BitVec 2)) (reg_0_w_stage (_ BitVec 2)) (id_ex_reg_wen (_ BitVec 1)) (id_ex_op (_ BitVec 2)) (ex_wb_reg_wen (_ BitVec 1)) (ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (= ex_wb_rd (_ bv2 2)) (= ex_wb_reg_wen (_ bv1 1))) (= id_ex_op (_ bv3 2))) (= id_ex_reg_wen (_ bv0 1))) (= reg_0_w_stage (_ bv0 2))) (= reg_2_w_stage (_ bv1 2))) (= reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.26 ((reg_3_w_stage (_ BitVec 2)) (reg_0_w_stage (_ BitVec 2)) (id_ex_reg_wen (_ BitVec 1)) (id_ex_op (_ BitVec 2)) (ex_wb_reg_wen (_ BitVec 1)) (ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (= ex_wb_rd (_ bv2 2)) (= ex_wb_reg_wen (_ bv1 1))) (= id_ex_op (_ bv3 2))) (= id_ex_reg_wen (_ bv0 1))) (= reg_0_w_stage (_ bv0 2))) (= reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.27 ((reg_3_w_stage (_ BitVec 2)) (reg_0_w_stage (_ BitVec 2)) (id_ex_op (_ BitVec 2)) (ex_wb_reg_wen (_ BitVec 1)) (ex_wb_rd (_ BitVec 2)) (id_ex_rd (_ BitVec 2))) Bool (and (and (and true (or (not (= reg_3_w_stage id_ex_rd)) (not (= reg_3_w_stage (bvor ((_ zero_extend 1) ((_ extract 1 1) reg_0_w_stage)) (_ bv2 2)))))) (or (= ((_ extract 1 1) reg_3_w_stage) ((_ extract 1 1) reg_0_w_stage)) (not (= id_ex_rd (bvor ((_ zero_extend 1) ((_ extract 1 1) reg_0_w_stage)) (_ bv2 2)))))) (not (and (and (and (and (= ex_wb_rd (_ bv2 2)) (= ex_wb_reg_wen (_ bv1 1))) (= id_ex_op (_ bv3 2))) (= reg_0_w_stage (_ bv0 2))) (= reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.28 ((reg_3_w_stage (_ BitVec 2)) (id_ex_reg_wen (_ BitVec 1)) (reg_2_w_stage (_ BitVec 2)) (ex_wb_rd (_ BitVec 2)) (reg_1_w_stage (_ BitVec 2)) (reg_0_w_stage (_ BitVec 2)) (id_ex_rd (_ BitVec 2)) (id_ex_op (_ BitVec 2)) (ex_wb_reg_wen (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (= ex_wb_rd (_ bv3 2)) (= ex_wb_reg_wen (_ bv1 1))) (= id_ex_op (_ bv1 2))) (= id_ex_rd (_ bv0 2))) (= id_ex_reg_wen (_ bv0 1))) (= reg_0_w_stage (_ bv0 2))) (= reg_1_w_stage (_ bv0 2))) (= reg_2_w_stage (_ bv0 2))) (= reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.29 ((reg_3_w_stage (_ BitVec 2)) (reg_2_w_stage (_ BitVec 2)) (reg_1_w_stage (_ BitVec 2)) (reg_0_w_stage (_ BitVec 2)) (id_ex_reg_wen (_ BitVec 1)) (id_ex_rd (_ BitVec 2)) (ex_wb_rd (_ BitVec 2)) (ex_wb_reg_wen (_ BitVec 1))) Bool (and (and true (or (or (= ((_ extract 1 1) reg_1_w_stage) id_ex_reg_wen) (not (= (_ bv3 2) id_ex_rd))) (= (bvor ((_ zero_extend 1) ((_ extract 1 1) reg_3_w_stage)) (_ bv2 2)) id_ex_rd))) (not (and (and (and (and (and (and (and (= ex_wb_rd (_ bv3 2)) (= ex_wb_reg_wen (_ bv1 1))) (= id_ex_rd (_ bv0 2))) (= id_ex_reg_wen (_ bv0 1))) (= reg_0_w_stage (_ bv0 2))) (= reg_1_w_stage (_ bv0 2))) (= reg_2_w_stage (_ bv0 2))) (= reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.30 ((reg_3_w_stage (_ BitVec 2)) (reg_2_w_stage (_ BitVec 2)) (ex_wb_rd (_ BitVec 2)) (reg_1_w_stage (_ BitVec 2)) (reg_0_w_stage (_ BitVec 2)) (id_ex_reg_wen (_ BitVec 1)) (id_ex_rd (_ BitVec 2)) (id_ex_op (_ BitVec 2)) (ex_wb_reg_wen (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (= ex_wb_rd (_ bv2 2)) (= ex_wb_reg_wen (_ bv0 1))) (= id_ex_op (_ bv3 2))) (= id_ex_rd (_ bv3 2))) (= id_ex_reg_wen (_ bv0 1))) (= reg_0_w_stage (_ bv1 2))) (= reg_1_w_stage (_ bv0 2))) (= reg_2_w_stage (_ bv0 2))) (= reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.31 ((reg_3_w_stage (_ BitVec 2)) (id_ex_reg_wen (_ BitVec 1)) (reg_2_w_stage (_ BitVec 2)) (ex_wb_rd (_ BitVec 2)) (reg_1_w_stage (_ BitVec 2)) (reg_0_w_stage (_ BitVec 2)) (id_ex_rd (_ BitVec 2)) (id_ex_op (_ BitVec 2)) (ex_wb_reg_wen (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (= ex_wb_rd (_ bv0 2)) (= ex_wb_reg_wen (_ bv1 1))) (= id_ex_op (_ bv1 2))) (= id_ex_rd (_ bv3 2))) (= id_ex_reg_wen (_ bv0 1))) (= reg_0_w_stage (_ bv0 2))) (= reg_1_w_stage (_ bv1 2))) (= reg_2_w_stage (_ bv0 2))) (= reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.32 ((reg_3_w_stage (_ BitVec 2)) (id_ex_reg_wen (_ BitVec 1)) (reg_2_w_stage (_ BitVec 2)) (ex_wb_rd (_ BitVec 2)) (reg_1_w_stage (_ BitVec 2)) (reg_0_w_stage (_ BitVec 2)) (id_ex_rd (_ BitVec 2)) (id_ex_op (_ BitVec 2)) (ex_wb_reg_wen (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (= ex_wb_rd (_ bv2 2)) (= ex_wb_reg_wen (_ bv0 1))) (= id_ex_op (_ bv3 2))) (= id_ex_rd (_ bv0 2))) (= id_ex_reg_wen (_ bv0 1))) (= reg_0_w_stage (_ bv1 2))) (= reg_1_w_stage (_ bv0 2))) (= reg_2_w_stage (_ bv0 2))) (= reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.33 ((reg_3_w_stage (_ BitVec 2)) (id_ex_reg_wen (_ BitVec 1)) (reg_2_w_stage (_ BitVec 2)) (id_ex_rd (_ BitVec 2)) (reg_1_w_stage (_ BitVec 2)) (reg_0_w_stage (_ BitVec 2)) (id_ex_op (_ BitVec 2)) (ex_wb_reg_wen (_ BitVec 1)) (ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= ex_wb_rd (_ bv0 2)) (= ex_wb_reg_wen (_ bv1 1))) (= id_ex_op (_ bv1 2))) (= id_ex_rd (_ bv0 2))) (= id_ex_reg_wen (_ bv0 1))) (= reg_0_w_stage (_ bv0 2))) (= reg_1_w_stage (_ bv1 2))) (= reg_2_w_stage (_ bv0 2))) (= reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.34 ((reg_3_w_stage (_ BitVec 2)) (id_ex_reg_wen (_ BitVec 1)) (reg_2_w_stage (_ BitVec 2)) (ex_wb_rd (_ BitVec 2)) (reg_1_w_stage (_ BitVec 2)) (reg_0_w_stage (_ BitVec 2)) (id_ex_rd (_ BitVec 2)) (id_ex_op (_ BitVec 2)) (ex_wb_reg_wen (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (= ex_wb_rd (_ bv2 2)) (= ex_wb_reg_wen (_ bv0 1))) (= id_ex_op (_ bv3 2))) (= id_ex_rd (_ bv0 2))) (= id_ex_reg_wen (_ bv0 1))) (= reg_0_w_stage (_ bv1 2))) (= reg_1_w_stage (_ bv1 2))) (= reg_2_w_stage (_ bv0 2))) (= reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.35 ((reg_3_w_stage (_ BitVec 2)) (ex_wb_rd (_ BitVec 2)) (reg_2_w_stage (_ BitVec 2)) (reg_1_w_stage (_ BitVec 2)) (reg_0_w_stage (_ BitVec 2)) (id_ex_reg_wen (_ BitVec 1)) (id_ex_op (_ BitVec 2)) (ex_wb_reg_wen (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (= ex_wb_rd (_ bv2 2)) (= ex_wb_reg_wen (_ bv0 1))) (= id_ex_op (_ bv3 2))) (= id_ex_reg_wen (_ bv0 1))) (= reg_0_w_stage (_ bv1 2))) (= reg_1_w_stage (_ bv1 2))) (= reg_2_w_stage (_ bv0 2))) (= reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.36 ((reg_3_w_stage (_ BitVec 2)) (reg_2_w_stage (_ BitVec 2)) (ex_wb_rd (_ BitVec 2)) (reg_1_w_stage (_ BitVec 2)) (reg_0_w_stage (_ BitVec 2)) (id_ex_reg_wen (_ BitVec 1)) (id_ex_rd (_ BitVec 2)) (id_ex_op (_ BitVec 2)) (ex_wb_reg_wen (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (= ex_wb_rd (_ bv0 2)) (= ex_wb_reg_wen (_ bv1 1))) (= id_ex_op (_ bv2 2))) (= id_ex_rd (_ bv0 2))) (= id_ex_reg_wen (_ bv0 1))) (= reg_0_w_stage (_ bv0 2))) (= reg_1_w_stage (_ bv1 2))) (= reg_2_w_stage (_ bv0 2))) (= reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.37 ((reg_3_w_stage (_ BitVec 2)) (reg_2_w_stage (_ BitVec 2)) (reg_1_w_stage (_ BitVec 2)) (reg_0_w_stage (_ BitVec 2)) (id_ex_reg_wen (_ BitVec 1)) (ex_wb_reg_wen (_ BitVec 1)) (id_ex_rd (_ BitVec 2)) (id_ex_op (_ BitVec 2)) (ex_wb_rd (_ BitVec 2))) Bool (and (and true (or (= (_ bv1 1) id_ex_reg_wen) (= id_ex_reg_wen ((_ extract 1 1) reg_0_w_stage)))) (not (and (and (and (and (and (and (and (and (= ex_wb_rd (_ bv2 2)) (= ex_wb_reg_wen (_ bv0 1))) (= id_ex_op (_ bv0 2))) (= id_ex_rd (_ bv0 2))) (= id_ex_reg_wen (_ bv0 1))) (= reg_0_w_stage (_ bv1 2))) (= reg_1_w_stage (_ bv1 2))) (= reg_2_w_stage (_ bv0 2))) (= reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.38 ((reg_3_w_stage (_ BitVec 2)) (reg_2_w_stage (_ BitVec 2)) (reg_0_w_stage (_ BitVec 2)) (id_ex_reg_wen (_ BitVec 1)) (id_ex_rd (_ BitVec 2)) (id_ex_op (_ BitVec 2)) (ex_wb_reg_wen (_ BitVec 1)) (ex_wb_rd (_ BitVec 2))) Bool (and (and true (or (or (not (= (_ bv0 1) ((_ extract 1 1) reg_3_w_stage))) (not (= ((_ extract 1 1) reg_3_w_stage) id_ex_reg_wen))) (= ((_ extract 1 1) reg_3_w_stage) ((_ extract 1 1) reg_0_w_stage)))) (not (and (and (and (and (and (and (and (= ex_wb_rd (_ bv2 2)) (= ex_wb_reg_wen (_ bv0 1))) (= id_ex_op (_ bv0 2))) (= id_ex_rd (_ bv0 2))) (= id_ex_reg_wen (_ bv0 1))) (= reg_0_w_stage (_ bv1 2))) (= reg_2_w_stage (_ bv0 2))) (= reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.39 ((reg_3_w_stage (_ BitVec 2)) (ex_wb_rd (_ BitVec 2)) (reg_2_w_stage (_ BitVec 2)) (reg_0_w_stage (_ BitVec 2)) (id_ex_reg_wen (_ BitVec 1)) (id_ex_op (_ BitVec 2)) (ex_wb_reg_wen (_ BitVec 1))) Bool (and (and (and true (or (or (= (_ bv0 1) (ite (= reg_3_w_stage (_ bv0 2)) (_ bv1 1) (_ bv0 1))) (= id_ex_reg_wen ((_ extract 1 1) reg_0_w_stage))) (= reg_3_w_stage (concat (_ bv0 1) ((_ extract 1 1) reg_0_w_stage))))) (or (or (not (= (_ bv0 1) ((_ extract 1 1) reg_3_w_stage))) (not (= ((_ extract 1 1) reg_3_w_stage) id_ex_reg_wen))) (= ((_ extract 1 1) reg_3_w_stage) ((_ extract 1 1) reg_0_w_stage)))) (not (and (and (and (and (and (and (= ex_wb_rd (_ bv2 2)) (= ex_wb_reg_wen (_ bv0 1))) (= id_ex_op (_ bv0 2))) (= id_ex_reg_wen (_ bv0 1))) (= reg_0_w_stage (_ bv1 2))) (= reg_2_w_stage (_ bv0 2))) (= reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.40 ((reg_3_w_stage (_ BitVec 2)) (ex_wb_reg_wen (_ BitVec 1)) (reg_2_w_stage (_ BitVec 2)) (ex_wb_rd (_ BitVec 2)) (reg_0_w_stage (_ BitVec 2)) (id_ex_op (_ BitVec 2)) (id_ex_reg_wen (_ BitVec 1))) Bool (and (and true (or (= (_ bv0 1) ((_ extract 1 1) reg_0_w_stage)) (= id_ex_reg_wen ((_ extract 1 1) reg_0_w_stage)))) (not (and (and (and (and (and (= ex_wb_rd (_ bv2 2)) (= ex_wb_reg_wen (_ bv0 1))) (= id_ex_op (_ bv0 2))) (= reg_0_w_stage (_ bv1 2))) (= reg_2_w_stage (_ bv0 2))) (= reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.41 ((reg_3_w_stage (_ BitVec 2)) (reg_2_w_stage (_ BitVec 2)) (ex_wb_rd (_ BitVec 2)) (reg_1_w_stage (_ BitVec 2)) (reg_0_w_stage (_ BitVec 2)) (id_ex_reg_wen (_ BitVec 1)) (id_ex_rd (_ BitVec 2)) (id_ex_op (_ BitVec 2)) (ex_wb_reg_wen (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (= ex_wb_rd (_ bv0 2)) (= ex_wb_reg_wen (_ bv1 1))) (= id_ex_op (_ bv3 2))) (= id_ex_rd (_ bv0 2))) (= id_ex_reg_wen (_ bv0 1))) (= reg_0_w_stage (_ bv0 2))) (= reg_1_w_stage (_ bv1 2))) (= reg_2_w_stage (_ bv0 2))) (= reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.42 ((reg_3_w_stage (_ BitVec 2)) (reg_2_w_stage (_ BitVec 2)) (reg_1_w_stage (_ BitVec 2)) (id_ex_rd (_ BitVec 2)) (reg_0_w_stage (_ BitVec 2)) (ex_wb_rd (_ BitVec 2)) (id_ex_reg_wen (_ BitVec 1)) (id_ex_op (_ BitVec 2)) (ex_wb_reg_wen (_ BitVec 1))) Bool (and (and (and true (or (not (= (_ bv2 2) id_ex_rd)) (not (= reg_3_w_stage id_ex_rd)))) (or (not (= reg_3_w_stage (bvor ((_ zero_extend 1) ((_ extract 1 1) reg_0_w_stage)) (_ bv2 2)))) (= (_ bv2 2) reg_3_w_stage))) (not (and (and (and (and (and (and (and (and (= ex_wb_rd (_ bv2 2)) (= ex_wb_reg_wen (_ bv0 1))) (= id_ex_op (_ bv0 2))) (= id_ex_rd (_ bv0 2))) (= id_ex_reg_wen (_ bv0 1))) (= reg_0_w_stage (_ bv1 2))) (= reg_1_w_stage (_ bv0 2))) (= reg_2_w_stage (_ bv0 2))) (= reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.43 ((reg_2_w_stage (_ BitVec 2)) (reg_0_w_stage (_ BitVec 2)) (id_ex_rd (_ BitVec 2)) (id_ex_reg_wen (_ BitVec 1)) (ex_wb_reg_wen (_ BitVec 1)) (ex_wb_rd (_ BitVec 2))) Bool (and (and true (or (or (not (= (_ bv0 1) ((_ extract 1 1) reg_2_w_stage))) (= id_ex_reg_wen ((_ extract 1 1) reg_0_w_stage))) (= ((_ extract 1 1) reg_2_w_stage) ((_ extract 1 1) reg_0_w_stage)))) (not (and (and (and (and (and (= ex_wb_rd (_ bv2 2)) (= ex_wb_reg_wen (_ bv0 1))) (= id_ex_rd (_ bv0 2))) (= id_ex_reg_wen (_ bv0 1))) (= reg_0_w_stage (_ bv1 2))) (= reg_2_w_stage (_ bv0 2))))))
(define-fun assumption.44 ((reg_2_w_stage (_ BitVec 2)) (reg_0_w_stage (_ BitVec 2)) (id_ex_reg_wen (_ BitVec 1)) (ex_wb_reg_wen (_ BitVec 1)) (ex_wb_rd (_ BitVec 2))) Bool (and (and true (or (not (= (_ bv0 1) id_ex_reg_wen)) (= (_ bv0 1) ((_ extract 1 1) reg_0_w_stage)))) (not (and (and (and (and (= ex_wb_rd (_ bv2 2)) (= ex_wb_reg_wen (_ bv0 1))) (= id_ex_reg_wen (_ bv0 1))) (= reg_0_w_stage (_ bv1 2))) (= reg_2_w_stage (_ bv0 2))))))
(define-fun assumption.45 ((reg_2_w_stage (_ BitVec 2)) (reg_0_w_stage (_ BitVec 2)) (ex_wb_reg_wen (_ BitVec 1)) (ex_wb_rd (_ BitVec 2)) (id_ex_reg_wen (_ BitVec 1))) Bool (and (and true (or (= (_ bv0 1) ((_ extract 1 1) reg_0_w_stage)) (not (= ((_ extract 1 1) reg_2_w_stage) id_ex_reg_wen)))) (not (and (and (and (= ex_wb_rd (_ bv2 2)) (= ex_wb_reg_wen (_ bv0 1))) (= reg_0_w_stage (_ bv1 2))) (= reg_2_w_stage (_ bv0 2))))))
(define-fun assumption.46 ((reg_2_w_stage (_ BitVec 2)) (reg_0_w_stage (_ BitVec 2)) (ex_wb_reg_wen (_ BitVec 1)) (id_ex_reg_wen (_ BitVec 1))) Bool (and (and true (or (= (_ bv0 1) ((_ extract 1 1) reg_0_w_stage)) (not (= id_ex_reg_wen ((_ extract 1 1) reg_2_w_stage))))) (not (and (and (= ex_wb_reg_wen (_ bv0 1)) (= reg_0_w_stage (_ bv1 2))) (= reg_2_w_stage (_ bv0 2))))))
(define-fun assumption.47 ((reg_3_w_stage (_ BitVec 2)) (id_ex_reg_wen (_ BitVec 1)) (reg_2_w_stage (_ BitVec 2)) (reg_1_w_stage (_ BitVec 2)) (reg_0_w_stage (_ BitVec 2)) (id_ex_rd (_ BitVec 2)) (id_ex_op (_ BitVec 2)) (ex_wb_reg_wen (_ BitVec 1)) (ex_wb_rd (_ BitVec 2))) Bool (and (and (and true (or (= ((_ extract 1 1) reg_1_w_stage) ((_ extract 1 1) reg_0_w_stage)) (not (= (_ bv2 2) reg_3_w_stage)))) (or (= (_ bv0 1) ((_ extract 1 1) reg_0_w_stage)) (not (= (_ bv3 2) reg_3_w_stage)))) (not (and (and (and (and (and (and (and (and (= ex_wb_rd (_ bv1 2)) (= ex_wb_reg_wen (_ bv1 1))) (= id_ex_op (_ bv0 2))) (= id_ex_rd (_ bv0 2))) (= id_ex_reg_wen (_ bv0 1))) (= reg_0_w_stage (_ bv1 2))) (= reg_1_w_stage (_ bv0 2))) (= reg_2_w_stage (_ bv0 2))) (= reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.48 ((reg_3_w_stage (_ BitVec 2)) (id_ex_reg_wen (_ BitVec 1)) (ex_wb_rd (_ BitVec 2)) (reg_2_w_stage (_ BitVec 2)) (id_ex_rd (_ BitVec 2)) (reg_0_w_stage (_ BitVec 2)) (id_ex_op (_ BitVec 2)) (ex_wb_reg_wen (_ BitVec 1))) Bool (and (and true (or (= (_ bv0 1) ((_ extract 1 1) reg_3_w_stage)) (not (= id_ex_rd (concat (_ bv0 1) ((_ extract 1 1) reg_0_w_stage)))))) (not (and (and (and (and (and (and (and (= ex_wb_rd (_ bv1 2)) (= ex_wb_reg_wen (_ bv1 1))) (= id_ex_op (_ bv0 2))) (= id_ex_rd (_ bv0 2))) (= id_ex_reg_wen (_ bv0 1))) (= reg_0_w_stage (_ bv1 2))) (= reg_2_w_stage (_ bv0 2))) (= reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.49 ((reg_3_w_stage (_ BitVec 2)) (reg_2_w_stage (_ BitVec 2)) (reg_1_w_stage (_ BitVec 2)) (reg_0_w_stage (_ BitVec 2)) (id_ex_reg_wen (_ BitVec 1)) (id_ex_rd (_ BitVec 2)) (id_ex_op (_ BitVec 2)) (ex_wb_reg_wen (_ BitVec 1)) (ex_wb_rd (_ BitVec 2))) Bool (and (and (and true (or (not (= (_ bv2 2) reg_3_w_stage)) (not (= id_ex_rd reg_3_w_stage)))) (or (= (_ bv0 1) ((_ extract 1 1) reg_3_w_stage)) (not (= id_ex_rd (bvor ((_ zero_extend 1) ((_ extract 1 1) reg_0_w_stage)) (_ bv2 2)))))) (not (and (and (and (and (and (and (and (and (= ex_wb_rd (_ bv2 2)) (= ex_wb_reg_wen (_ bv1 1))) (= id_ex_op (_ bv0 2))) (= id_ex_rd (_ bv0 2))) (= id_ex_reg_wen (_ bv0 1))) (= reg_0_w_stage (_ bv0 2))) (= reg_1_w_stage (_ bv0 2))) (= reg_2_w_stage (_ bv0 2))) (= reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.50 ((reg_3_w_stage (_ BitVec 2)) (reg_2_w_stage (_ BitVec 2)) (reg_0_w_stage (_ BitVec 2)) (id_ex_reg_wen (_ BitVec 1)) (id_ex_rd (_ BitVec 2)) (id_ex_op (_ BitVec 2)) (ex_wb_reg_wen (_ BitVec 1)) (ex_wb_rd (_ BitVec 2))) Bool (and (and true (or (= ((_ extract 1 1) reg_3_w_stage) ((_ extract 1 1) reg_2_w_stage)) (not (= id_ex_rd (bvor ((_ zero_extend 1) ((_ extract 1 1) reg_2_w_stage)) (_ bv2 2)))))) (not (and (and (and (and (and (and (and (= ex_wb_rd (_ bv2 2)) (= ex_wb_reg_wen (_ bv1 1))) (= id_ex_op (_ bv0 2))) (= id_ex_rd (_ bv0 2))) (= id_ex_reg_wen (_ bv0 1))) (= reg_0_w_stage (_ bv0 2))) (= reg_2_w_stage (_ bv0 2))) (= reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.51 ((reg_3_w_stage (_ BitVec 2)) (reg_0_w_stage (_ BitVec 2)) (ex_wb_reg_wen (_ BitVec 1)) (id_ex_reg_wen (_ BitVec 1)) (id_ex_rd (_ BitVec 2)) (id_ex_op (_ BitVec 2)) (ex_wb_rd (_ BitVec 2))) Bool (and (and true (or (= (_ bv0 1) ((_ extract 1 1) reg_3_w_stage)) (not (= (_ bv2 2) id_ex_rd)))) (not (and (and (and (and (and (and (= ex_wb_rd (_ bv2 2)) (= ex_wb_reg_wen (_ bv1 1))) (= id_ex_op (_ bv0 2))) (= id_ex_rd (_ bv0 2))) (= id_ex_reg_wen (_ bv0 1))) (= reg_0_w_stage (_ bv0 2))) (= reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.52 ((reg_3_w_stage (_ BitVec 2)) (ex_wb_reg_wen (_ BitVec 1)) (reg_0_w_stage (_ BitVec 2)) (ex_wb_rd (_ BitVec 2)) (id_ex_reg_wen (_ BitVec 1)) (id_ex_op (_ BitVec 2)) (id_ex_rd (_ BitVec 2))) Bool (and (and true (or (= (_ bv0 1) ((_ extract 1 1) reg_3_w_stage)) (not (= (_ bv2 2) id_ex_rd)))) (not (and (and (and (and (and (= ex_wb_rd (_ bv2 2)) (= ex_wb_reg_wen (_ bv1 1))) (= id_ex_op (_ bv0 2))) (= id_ex_reg_wen (_ bv0 1))) (= reg_0_w_stage (_ bv0 2))) (= reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.53 ((reg_3_w_stage (_ BitVec 2)) (reg_0_w_stage (_ BitVec 2)) (id_ex_op (_ BitVec 2)) (ex_wb_reg_wen (_ BitVec 1)) (ex_wb_rd (_ BitVec 2)) (id_ex_rd (_ BitVec 2))) Bool (and (and (and true (or (not (= (bvor ((_ zero_extend 1) ((_ extract 1 1) reg_0_w_stage)) (_ bv2 2)) id_ex_rd)) (not (= (bvor ((_ zero_extend 1) ((_ extract 1 1) reg_0_w_stage)) (_ bv2 2)) reg_3_w_stage)))) (or (= (_ bv0 1) ((_ extract 1 1) reg_3_w_stage)) (not (= (bvor ((_ zero_extend 1) ((_ extract 1 1) reg_0_w_stage)) (_ bv2 2)) id_ex_rd)))) (not (and (and (and (and (= ex_wb_rd (_ bv2 2)) (= ex_wb_reg_wen (_ bv1 1))) (= id_ex_op (_ bv0 2))) (= reg_0_w_stage (_ bv0 2))) (= reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.54 ((reg_3_w_stage (_ BitVec 2)) (reg_0_w_stage (_ BitVec 2)) (ex_wb_reg_wen (_ BitVec 1)) (ex_wb_rd (_ BitVec 2)) (id_ex_rd (_ BitVec 2))) Bool (and (and (and true (or (not (= (_ bv3 2) reg_3_w_stage)) (not (= (bvor ((_ zero_extend 1) ((_ extract 1 1) reg_0_w_stage)) (_ bv2 2)) id_ex_rd)))) (or (= (_ bv0 1) ((_ extract 1 1) reg_3_w_stage)) (not (= (bvor ((_ zero_extend 1) ((_ extract 1 1) reg_0_w_stage)) (_ bv2 2)) id_ex_rd)))) (not (and (and (and (= ex_wb_rd (_ bv2 2)) (= ex_wb_reg_wen (_ bv1 1))) (= reg_0_w_stage (_ bv0 2))) (= reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.55 ((reg_3_w_stage (_ BitVec 2)) (ex_wb_reg_wen (_ BitVec 1)) (ex_wb_rd (_ BitVec 2)) (id_ex_rd (_ BitVec 2)) (id_ex_reg_wen (_ BitVec 1))) Bool (and (and true (or (or (= (_ bv0 1) id_ex_reg_wen) (not (= ((_ extract 1 1) reg_3_w_stage) id_ex_reg_wen))) (= (bvor ((_ zero_extend 1) ((_ extract 1 1) reg_3_w_stage)) (_ bv2 2)) id_ex_rd))) (not (and (and (= ex_wb_rd (_ bv2 2)) (= ex_wb_reg_wen (_ bv1 1))) (= reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.56 ((reg_3_w_stage (_ BitVec 2)) (reg_2_w_stage (_ BitVec 2)) (id_ex_op (_ BitVec 2)) (reg_1_w_stage (_ BitVec 2)) (id_ex_rd (_ BitVec 2)) (reg_0_w_stage (_ BitVec 2)) (id_ex_reg_wen (_ BitVec 1)) (ex_wb_rd (_ BitVec 2)) (ex_wb_reg_wen (_ BitVec 1))) Bool (and (and (and true (or (not (= (bvor ((_ zero_extend 1) ((_ extract 1 1) reg_0_w_stage)) (_ bv2 2)) reg_1_w_stage)) (not (= (bvor ((_ zero_extend 1) ((_ extract 1 1) reg_0_w_stage)) (_ bv2 2)) reg_3_w_stage)))) (or (= (_ bv0 1) ((_ extract 1 1) reg_1_w_stage)) (not (= (concat (_ bv0 1) ((_ extract 1 1) reg_3_w_stage)) id_ex_rd)))) (not (and (and (and (and (and (and (and (and (= ex_wb_rd (_ bv1 2)) (= ex_wb_reg_wen (_ bv1 1))) (= id_ex_op (_ bv0 2))) (= id_ex_rd (_ bv0 2))) (= id_ex_reg_wen (_ bv0 1))) (= reg_0_w_stage (_ bv0 2))) (= reg_1_w_stage (_ bv1 2))) (= reg_2_w_stage (_ bv0 2))) (= reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.57 ((reg_3_w_stage (_ BitVec 2)) (reg_2_w_stage (_ BitVec 2)) (id_ex_rd (_ BitVec 2)) (reg_0_w_stage (_ BitVec 2)) (id_ex_reg_wen (_ BitVec 1)) (id_ex_op (_ BitVec 2)) (ex_wb_reg_wen (_ BitVec 1)) (ex_wb_rd (_ BitVec 2))) Bool (and (and (and true (or (not (= ((_ zero_extend 1) (_ bv1 1)) id_ex_rd)) (not (= reg_3_w_stage (bvor ((_ zero_extend 1) ((_ extract 1 1) reg_0_w_stage)) (_ bv2 2)))))) (or (= (_ bv0 1) ((_ extract 1 1) reg_3_w_stage)) (not (= id_ex_rd (concat (_ bv0 1) ((_ extract 1 1) reg_3_w_stage)))))) (not (and (and (and (and (and (and (and (= ex_wb_rd (_ bv1 2)) (= ex_wb_reg_wen (_ bv1 1))) (= id_ex_op (_ bv0 2))) (= id_ex_rd (_ bv0 2))) (= id_ex_reg_wen (_ bv0 1))) (= reg_0_w_stage (_ bv0 2))) (= reg_2_w_stage (_ bv0 2))) (= reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.58 ((reg_3_w_stage (_ BitVec 2)) (reg_0_w_stage (_ BitVec 2)) (ex_wb_reg_wen (_ BitVec 1)) (id_ex_reg_wen (_ BitVec 1)) (ex_wb_rd (_ BitVec 2)) (id_ex_rd (_ BitVec 2)) (id_ex_op (_ BitVec 2))) Bool (and (and true (or (= (_ bv0 1) ((_ extract 1 1) reg_3_w_stage)) (not (= (concat (_ bv0 1) ((_ extract 1 1) reg_3_w_stage)) id_ex_rd)))) (not (and (and (and (and (and (and (= ex_wb_rd (_ bv1 2)) (= ex_wb_reg_wen (_ bv1 1))) (= id_ex_op (_ bv0 2))) (= id_ex_rd (_ bv0 2))) (= id_ex_reg_wen (_ bv0 1))) (= reg_0_w_stage (_ bv0 2))) (= reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.59 ((reg_3_w_stage (_ BitVec 2)) (reg_0_w_stage (_ BitVec 2)) (id_ex_reg_wen (_ BitVec 1)) (id_ex_op (_ BitVec 2)) (ex_wb_reg_wen (_ BitVec 1)) (ex_wb_rd (_ BitVec 2)) (id_ex_rd (_ BitVec 2))) Bool (and (and true (or (or (= (_ bv0 1) id_ex_reg_wen) (not (= (_ bv0 1) ((_ extract 1 1) reg_0_w_stage)))) (not (= id_ex_rd (concat (_ bv0 1) ((_ extract 1 1) reg_3_w_stage)))))) (not (and (and (and (and (and (= ex_wb_rd (_ bv1 2)) (= ex_wb_reg_wen (_ bv1 1))) (= id_ex_op (_ bv0 2))) (= id_ex_reg_wen (_ bv0 1))) (= reg_0_w_stage (_ bv0 2))) (= reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.60 ((reg_3_w_stage (_ BitVec 2)) (reg_0_w_stage (_ BitVec 2)) (id_ex_op (_ BitVec 2)) (ex_wb_reg_wen (_ BitVec 1)) (ex_wb_rd (_ BitVec 2)) (id_ex_rd (_ BitVec 2))) Bool (and (and (and true (or (not (= ((_ zero_extend 1) (_ bv1 1)) id_ex_rd)) (not (= reg_3_w_stage (bvor ((_ zero_extend 1) ((_ extract 1 1) reg_0_w_stage)) (_ bv2 2)))))) (or (= (_ bv0 1) ((_ extract 1 1) reg_3_w_stage)) (not (= (concat (_ bv0 1) ((_ extract 1 1) reg_3_w_stage)) id_ex_rd)))) (not (and (and (and (and (= ex_wb_rd (_ bv1 2)) (= ex_wb_reg_wen (_ bv1 1))) (= id_ex_op (_ bv0 2))) (= reg_0_w_stage (_ bv0 2))) (= reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.61 ((reg_3_w_stage (_ BitVec 2)) (reg_0_w_stage (_ BitVec 2)) (ex_wb_reg_wen (_ BitVec 1)) (ex_wb_rd (_ BitVec 2)) (id_ex_rd (_ BitVec 2)) (id_ex_reg_wen (_ BitVec 1))) Bool (and (and true (or (or (= (_ bv0 1) id_ex_reg_wen) (not (= (_ bv0 1) ((_ extract 1 1) reg_0_w_stage)))) (not (= (concat (_ bv0 1) ((_ extract 1 1) reg_3_w_stage)) id_ex_rd)))) (not (and (and (and (= ex_wb_rd (_ bv1 2)) (= ex_wb_reg_wen (_ bv1 1))) (= reg_0_w_stage (_ bv0 2))) (= reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.62 ((reg_3_w_stage (_ BitVec 2)) (ex_wb_reg_wen (_ BitVec 1)) (ex_wb_rd (_ BitVec 2)) (id_ex_rd (_ BitVec 2)) (id_ex_reg_wen (_ BitVec 1))) Bool (and (and true (or (or (= (_ bv0 1) id_ex_reg_wen) (not (= id_ex_reg_wen ((_ extract 1 1) reg_3_w_stage)))) (not (= ((_ zero_extend 1) (_ bv1 1)) id_ex_rd)))) (not (and (and (= ex_wb_rd (_ bv1 2)) (= ex_wb_reg_wen (_ bv1 1))) (= reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.63 ((reg_3_w_stage (_ BitVec 2)) (id_ex_op (_ BitVec 2)) (reg_2_w_stage (_ BitVec 2)) (reg_1_w_stage (_ BitVec 2)) (reg_0_w_stage (_ BitVec 2)) (id_ex_reg_wen (_ BitVec 1)) (id_ex_rd (_ BitVec 2)) (ex_wb_reg_wen (_ BitVec 1)) (ex_wb_rd (_ BitVec 2))) Bool (and (and true (or (not (= (_ bv0 1) id_ex_reg_wen)) (= (_ bv0 1) ((_ extract 1 1) reg_3_w_stage)))) (not (and (and (and (and (and (and (and (and (= ex_wb_rd (_ bv3 2)) (= ex_wb_reg_wen (_ bv0 1))) (= id_ex_op (_ bv0 2))) (= id_ex_rd (_ bv0 2))) (= id_ex_reg_wen (_ bv0 1))) (= reg_0_w_stage (_ bv0 2))) (= reg_1_w_stage (_ bv0 2))) (= reg_2_w_stage (_ bv0 2))) (= reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.64 ((reg_3_w_stage (_ BitVec 2)) (reg_2_w_stage (_ BitVec 2)) (reg_0_w_stage (_ BitVec 2)) (id_ex_reg_wen (_ BitVec 1)) (id_ex_rd (_ BitVec 2)) (id_ex_op (_ BitVec 2)) (ex_wb_reg_wen (_ BitVec 1)) (ex_wb_rd (_ BitVec 2))) Bool (and (and true (or (= (_ bv0 1) ((_ extract 1 1) reg_3_w_stage)) (= ((_ extract 1 1) reg_3_w_stage) id_ex_reg_wen))) (not (and (and (and (and (and (and (and (= ex_wb_rd (_ bv3 2)) (= ex_wb_reg_wen (_ bv0 1))) (= id_ex_op (_ bv0 2))) (= id_ex_rd (_ bv0 2))) (= id_ex_reg_wen (_ bv0 1))) (= reg_0_w_stage (_ bv0 2))) (= reg_2_w_stage (_ bv0 2))) (= reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.65 ((reg_3_w_stage (_ BitVec 2)) (reg_0_w_stage (_ BitVec 2)) (id_ex_reg_wen (_ BitVec 1)) (id_ex_rd (_ BitVec 2)) (id_ex_op (_ BitVec 2)) (ex_wb_reg_wen (_ BitVec 1)) (ex_wb_rd (_ BitVec 2))) Bool (and (and (and true (or (= ((_ extract 1 1) reg_3_w_stage) id_ex_reg_wen) (not (= reg_3_w_stage (bvor ((_ zero_extend 1) ((_ extract 1 1) reg_0_w_stage)) (_ bv2 2)))))) (or (not (= (_ bv0 1) id_ex_reg_wen)) (= ((_ extract 1 1) reg_3_w_stage) id_ex_reg_wen))) (not (and (and (and (and (and (and (= ex_wb_rd (_ bv3 2)) (= ex_wb_reg_wen (_ bv0 1))) (= id_ex_op (_ bv0 2))) (= id_ex_rd (_ bv0 2))) (= id_ex_reg_wen (_ bv0 1))) (= reg_0_w_stage (_ bv0 2))) (= reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.66 ((reg_3_w_stage (_ BitVec 2)) (reg_0_w_stage (_ BitVec 2)) (id_ex_reg_wen (_ BitVec 1)) (ex_wb_reg_wen (_ BitVec 1)) (id_ex_op (_ BitVec 2)) (ex_wb_rd (_ BitVec 2))) Bool (and (and (and (and true (or (not (= (_ bv0 1) id_ex_reg_wen)) (not (= reg_3_w_stage (bvor ((_ zero_extend 1) ((_ extract 1 1) reg_0_w_stage)) (_ bv2 2)))))) (or (or (not (= ((_ extract 1 1) reg_3_w_stage) (ite (= reg_0_w_stage (_ bv0 2)) (_ bv1 1) (_ bv0 1)))) (= (= reg_3_w_stage (_ bv0 2)) (= id_ex_reg_wen (_ bv0 1)))) (= (_ bv0 1) (ite (= reg_0_w_stage (_ bv0 2)) (_ bv1 1) (_ bv0 1))))) (or (or (not (= (_ bv0 1) (ite (= reg_0_w_stage (_ bv0 2)) (_ bv1 1) (_ bv0 1)))) (= ((_ extract 1 1) reg_3_w_stage) (ite (= reg_0_w_stage (_ bv0 2)) (_ bv1 1) (_ bv0 1)))) (= (= reg_0_w_stage (_ bv0 2)) (= id_ex_reg_wen (_ bv0 1))))) (not (and (and (and (and (and (= ex_wb_rd (_ bv3 2)) (= ex_wb_reg_wen (_ bv0 1))) (= id_ex_op (_ bv0 2))) (= id_ex_reg_wen (_ bv0 1))) (= reg_0_w_stage (_ bv0 2))) (= reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.67 ((reg_3_w_stage (_ BitVec 2)) (reg_0_w_stage (_ BitVec 2)) (id_ex_op (_ BitVec 2)) (id_ex_reg_wen (_ BitVec 1)) (ex_wb_reg_wen (_ BitVec 1)) (ex_wb_rd (_ BitVec 2))) Bool (and (and true (or (= (_ bv0 1) ((_ extract 1 1) reg_3_w_stage)) (not (= id_ex_reg_wen ((_ extract 1 1) reg_0_w_stage))))) (not (and (and (and (and (= ex_wb_rd (_ bv3 2)) (= ex_wb_reg_wen (_ bv0 1))) (= id_ex_op (_ bv0 2))) (= reg_0_w_stage (_ bv0 2))) (= reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.68 ((reg_3_w_stage (_ BitVec 2)) (reg_0_w_stage (_ BitVec 2)) (ex_wb_reg_wen (_ BitVec 1)) (ex_wb_rd (_ BitVec 2)) (id_ex_reg_wen (_ BitVec 1))) Bool (and (and true (or (= (_ bv0 1) ((_ extract 1 1) reg_3_w_stage)) (not (= id_ex_reg_wen ((_ extract 1 1) reg_0_w_stage))))) (not (and (and (and (= ex_wb_rd (_ bv3 2)) (= ex_wb_reg_wen (_ bv0 1))) (= reg_0_w_stage (_ bv0 2))) (= reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.69 ((reg_3_w_stage (_ BitVec 2)) (ex_wb_reg_wen (_ BitVec 1)) (ex_wb_rd (_ BitVec 2)) (id_ex_reg_wen (_ BitVec 1))) Bool (and (and true (or (not (= (_ bv0 1) id_ex_reg_wen)) (= (_ bv0 1) ((_ extract 1 1) reg_3_w_stage)))) (not (and (and (= ex_wb_rd (_ bv3 2)) (= ex_wb_reg_wen (_ bv0 1))) (= reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.70 ((reg_3_w_stage (_ BitVec 2)) (ex_wb_reg_wen (_ BitVec 1)) (id_ex_reg_wen (_ BitVec 1))) Bool (and (and true (or (not (= (_ bv0 1) id_ex_reg_wen)) (= (_ bv0 1) ((_ extract 1 1) reg_3_w_stage)))) (not (and (= ex_wb_reg_wen (_ bv0 1)) (= reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.71 ((reg_3_w_stage (_ BitVec 2)) (reg_2_w_stage (_ BitVec 2)) (reg_1_w_stage (_ BitVec 2)) (id_ex_reg_wen (_ BitVec 1)) (reg_0_w_stage (_ BitVec 2)) (id_ex_rd (_ BitVec 2)) (id_ex_op (_ BitVec 2)) (ex_wb_reg_wen (_ BitVec 1)) (ex_wb_rd (_ BitVec 2))) Bool (and (and (and true (or (or (or (not (= (_ bv0 1) ((_ extract 1 1) reg_1_w_stage))) (not (= (_ bv0 1) ((_ extract 1 1) reg_0_w_stage)))) (= ((_ extract 1 1) reg_2_w_stage) id_ex_reg_wen)) (= (= reg_3_w_stage (_ bv0 2)) (= id_ex_reg_wen (_ bv0 1))))) (or (or (or (not (= (_ bv0 1) ((_ extract 1 1) reg_1_w_stage))) (not (= (_ bv0 1) ((_ extract 1 1) reg_2_w_stage)))) (not (= (_ bv0 1) ((_ extract 1 1) reg_0_w_stage)))) (= ((_ extract 1 1) reg_3_w_stage) id_ex_reg_wen))) (not (and (and (and (and (and (and (and (and (= ex_wb_rd (_ bv3 2)) (= ex_wb_reg_wen (_ bv1 1))) (= id_ex_op (_ bv0 2))) (= id_ex_rd (_ bv2 2))) (= id_ex_reg_wen (_ bv0 1))) (= reg_0_w_stage (_ bv0 2))) (= reg_1_w_stage (_ bv0 2))) (= reg_2_w_stage (_ bv0 2))) (= reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.72 ((reg_3_w_stage (_ BitVec 2)) (reg_2_w_stage (_ BitVec 2)) (reg_0_w_stage (_ BitVec 2)) (reg_1_w_stage (_ BitVec 2)) (id_ex_reg_wen (_ BitVec 1)) (id_ex_op (_ BitVec 2)) (ex_wb_reg_wen (_ BitVec 1)) (ex_wb_rd (_ BitVec 2))) Bool (and (and (and (and (and (and true (or (or (or (not (= ((_ extract 1 1) reg_0_w_stage) (ite (= reg_1_w_stage (_ bv0 2)) (_ bv1 1) (_ bv0 1)))) (not (= (= reg_2_w_stage (_ bv0 2)) (= id_ex_reg_wen (_ bv0 1))))) (not (= reg_1_w_stage reg_2_w_stage))) (not (= ((_ zero_extend 1) (_ bv1 1)) reg_3_w_stage)))) (or (or (or (not (= ((_ extract 1 1) reg_0_w_stage) ((_ extract 1 1) reg_3_w_stage))) (not (= (= reg_2_w_stage (_ bv0 2)) (= id_ex_reg_wen (_ bv0 1))))) (not (= reg_1_w_stage reg_2_w_stage))) (not (= ((_ zero_extend 1) (_ bv1 1)) reg_2_w_stage)))) (or (or (not (= ((_ extract 1 1) reg_0_w_stage) ((_ extract 1 1) reg_2_w_stage))) (= (= reg_1_w_stage (_ bv0 2)) (= id_ex_reg_wen (_ bv0 1)))) (not (= reg_1_w_stage (concat (_ bv0 1) ((_ extract 1 1) reg_3_w_stage)))))) (or (or (or (not (= ((_ extract 1 1) reg_1_w_stage) ((_ extract 1 1) reg_0_w_stage))) (= ((_ extract 1 1) reg_1_w_stage) id_ex_reg_wen)) (not (= ((_ extract 1 1) reg_2_w_stage) (ite (= reg_3_w_stage (_ bv0 2)) (_ bv1 1) (_ bv0 1))))) (not (= ((_ zero_extend 1) (_ bv1 1)) reg_3_w_stage)))) (or (or (or (= (_ bv0 1) (ite (= reg_3_w_stage (_ bv0 2)) (_ bv1 1) (_ bv0 1))) (not (= ((_ extract 1 1) reg_1_w_stage) ((_ extract 1 1) reg_0_w_stage)))) (= ((_ extract 1 1) reg_1_w_stage) id_ex_reg_wen)) (not (= (concat (_ bv0 1) ((_ extract 1 1) reg_2_w_stage)) reg_3_w_stage)))) (not (and (and (and (and (and (and (and (= ex_wb_rd (_ bv3 2)) (= ex_wb_reg_wen (_ bv1 1))) (= id_ex_op (_ bv0 2))) (= id_ex_reg_wen (_ bv0 1))) (= reg_0_w_stage (_ bv0 2))) (= reg_1_w_stage (_ bv0 2))) (= reg_2_w_stage (_ bv0 2))) (= reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.73 ((reg_3_w_stage (_ BitVec 2)) (reg_2_w_stage (_ BitVec 2)) (reg_1_w_stage (_ BitVec 2)) (ex_wb_reg_wen (_ BitVec 1)) (reg_0_w_stage (_ BitVec 2)) (id_ex_reg_wen (_ BitVec 1)) (ex_wb_rd (_ BitVec 2))) Bool (and (and (and (and (and (and true (or (or (or (= (_ bv0 1) id_ex_reg_wen) (= ((_ extract 1 1) reg_0_w_stage) (ite (= reg_1_w_stage (_ bv0 2)) (_ bv1 1) (_ bv0 1)))) (= ((_ extract 1 1) reg_0_w_stage) (ite (= reg_3_w_stage (_ bv0 2)) (_ bv1 1) (_ bv0 1)))) (not (= reg_0_w_stage reg_2_w_stage)))) (or (or (= id_ex_reg_wen ((_ extract 1 1) reg_2_w_stage)) (not (= ((_ extract 1 1) reg_0_w_stage) ((_ extract 1 1) reg_1_w_stage)))) (= ((_ extract 1 1) reg_0_w_stage) (ite (= reg_3_w_stage (_ bv0 2)) (_ bv1 1) (_ bv0 1))))) (or (or (or (= id_ex_reg_wen ((_ extract 1 1) reg_3_w_stage)) (not (= ((_ extract 1 1) reg_0_w_stage) ((_ extract 1 1) reg_1_w_stage)))) (= ((_ extract 1 1) reg_2_w_stage) (ite (= reg_0_w_stage (_ bv0 2)) (_ bv1 1) (_ bv0 1)))) (= (= reg_0_w_stage (_ bv0 2)) (= id_ex_reg_wen (_ bv0 1))))) (or (or (or (= (_ bv0 1) id_ex_reg_wen) (not (= (_ bv0 1) ((_ extract 1 1) reg_3_w_stage)))) (not (= ((_ extract 1 1) reg_0_w_stage) ((_ extract 1 1) reg_1_w_stage)))) (not (= reg_0_w_stage reg_2_w_stage)))) (or (or (or (or (= (_ bv0 1) id_ex_reg_wen) (not (= (_ bv0 1) ((_ extract 1 1) reg_3_w_stage)))) (not (= ((_ extract 1 1) reg_0_w_stage) ((_ extract 1 1) reg_1_w_stage)))) (= (= reg_0_w_stage (_ bv0 2)) (= reg_2_w_stage (_ bv0 2)))) (= reg_0_w_stage (concat (_ bv0 1) ((_ extract 1 1) reg_0_w_stage))))) (not (and (and (and (and (and (and (= ex_wb_rd (_ bv3 2)) (= ex_wb_reg_wen (_ bv1 1))) (= id_ex_reg_wen (_ bv0 1))) (= reg_0_w_stage (_ bv0 2))) (= reg_1_w_stage (_ bv0 2))) (= reg_2_w_stage (_ bv0 2))) (= reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.74 ((reg_3_w_stage (_ BitVec 2)) (ex_wb_reg_wen (_ BitVec 1)) (reg_2_w_stage (_ BitVec 2)) (id_ex_reg_wen (_ BitVec 1)) (ex_wb_rd (_ BitVec 2)) (reg_0_w_stage (_ BitVec 2)) (id_ex_rd (_ BitVec 2))) Bool (and (and true (or (= id_ex_reg_wen ((_ extract 1 1) reg_3_w_stage)) (not (= (_ bv3 2) id_ex_rd)))) (not (and (and (and (and (and (= ex_wb_rd (_ bv3 2)) (= ex_wb_reg_wen (_ bv1 1))) (= id_ex_reg_wen (_ bv0 1))) (= reg_0_w_stage (_ bv0 2))) (= reg_2_w_stage (_ bv0 2))) (= reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.75 ((reg_3_w_stage (_ BitVec 2)) (reg_2_w_stage (_ BitVec 2)) (ex_wb_reg_wen (_ BitVec 1)) (id_ex_reg_wen (_ BitVec 1)) (ex_wb_rd (_ BitVec 2)) (id_ex_rd (_ BitVec 2))) Bool (and (and true (or (or (not (= (_ bv0 1) ((_ extract 1 1) reg_3_w_stage))) (= ((_ extract 1 1) reg_2_w_stage) id_ex_reg_wen)) (not (= (_ bv3 2) id_ex_rd)))) (not (and (and (and (and (= ex_wb_rd (_ bv3 2)) (= ex_wb_reg_wen (_ bv1 1))) (= id_ex_reg_wen (_ bv0 1))) (= reg_2_w_stage (_ bv0 2))) (= reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.76 ((reg_3_w_stage (_ BitVec 2)) (id_ex_reg_wen (_ BitVec 1)) (ex_wb_reg_wen (_ BitVec 1)) (id_ex_rd (_ BitVec 2)) (ex_wb_rd (_ BitVec 2))) Bool (and (and (and true (or (or (= (_ bv0 1) (ite (= reg_3_w_stage (_ bv0 2)) (_ bv1 1) (_ bv0 1))) (= (= reg_3_w_stage (_ bv0 2)) (= id_ex_reg_wen (_ bv0 1)))) (not (= (_ bv3 2) id_ex_rd)))) (or (= id_ex_reg_wen ((_ extract 1 1) reg_3_w_stage)) (not (= (_ bv3 2) id_ex_rd)))) (not (and (and (and (= ex_wb_rd (_ bv3 2)) (= ex_wb_reg_wen (_ bv1 1))) (= id_ex_reg_wen (_ bv0 1))) (= reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.77 ((reg_3_w_stage (_ BitVec 2)) (reg_2_w_stage (_ BitVec 2)) (id_ex_op (_ BitVec 2)) (reg_1_w_stage (_ BitVec 2)) (reg_0_w_stage (_ BitVec 2)) (id_ex_reg_wen (_ BitVec 1)) (ex_wb_rd (_ BitVec 2)) (id_ex_rd (_ BitVec 2)) (ex_wb_reg_wen (_ BitVec 1))) Bool (and (and (and true (or (not (= ((_ extract 1 1) reg_0_w_stage) ((_ extract 1 1) reg_3_w_stage))) (not (= reg_3_w_stage (bvor ((_ zero_extend 1) ((_ extract 1 1) reg_1_w_stage)) (_ bv2 2)))))) (or (or (= (_ bv1 1) ((_ extract 1 1) reg_2_w_stage)) (= ((_ extract 1 1) reg_2_w_stage) ((_ extract 1 1) reg_3_w_stage))) (not (= ((_ extract 1 1) reg_0_w_stage) ((_ extract 1 1) reg_3_w_stage))))) (not (and (and (and (and (and (and (and (and (= ex_wb_rd (_ bv3 2)) (= ex_wb_reg_wen (_ bv1 1))) (= id_ex_op (_ bv0 2))) (= id_ex_rd (_ bv3 2))) (= id_ex_reg_wen (_ bv0 1))) (= reg_0_w_stage (_ bv1 2))) (= reg_1_w_stage (_ bv0 2))) (= reg_2_w_stage (_ bv0 2))) (= reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.78 ((reg_3_w_stage (_ BitVec 2)) (reg_2_w_stage (_ BitVec 2)) (reg_0_w_stage (_ BitVec 2)) (id_ex_reg_wen (_ BitVec 1)) (id_ex_rd (_ BitVec 2)) (id_ex_op (_ BitVec 2)) (ex_wb_reg_wen (_ BitVec 1)) (ex_wb_rd (_ BitVec 2))) Bool (and (and (and true (or (not (= ((_ extract 1 1) reg_3_w_stage) ((_ extract 1 1) reg_0_w_stage))) (not (= reg_3_w_stage (bvor ((_ zero_extend 1) ((_ extract 1 1) reg_2_w_stage)) (_ bv2 2)))))) (or (or (not (= (_ bv0 1) ((_ extract 1 1) reg_2_w_stage))) (= ((_ extract 1 1) reg_3_w_stage) ((_ extract 1 1) reg_2_w_stage))) (= ((_ extract 1 1) reg_2_w_stage) ((_ extract 1 1) reg_0_w_stage)))) (not (and (and (and (and (and (and (and (= ex_wb_rd (_ bv3 2)) (= ex_wb_reg_wen (_ bv1 1))) (= id_ex_op (_ bv0 2))) (= id_ex_rd (_ bv3 2))) (= id_ex_reg_wen (_ bv0 1))) (= reg_0_w_stage (_ bv1 2))) (= reg_2_w_stage (_ bv0 2))) (= reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.79 ((reg_3_w_stage (_ BitVec 2)) (reg_2_w_stage (_ BitVec 2)) (ex_wb_reg_wen (_ BitVec 1)) (reg_0_w_stage (_ BitVec 2)) (id_ex_reg_wen (_ BitVec 1)) (id_ex_rd (_ BitVec 2)) (ex_wb_rd (_ BitVec 2))) Bool (and (and true (or (= (_ bv0 1) ((_ extract 1 1) reg_3_w_stage)) (= (_ bv0 1) ((_ extract 1 1) reg_0_w_stage)))) (not (and (and (and (and (and (and (= ex_wb_rd (_ bv3 2)) (= ex_wb_reg_wen (_ bv1 1))) (= id_ex_rd (_ bv3 2))) (= id_ex_reg_wen (_ bv0 1))) (= reg_0_w_stage (_ bv1 2))) (= reg_2_w_stage (_ bv0 2))) (= reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.80 ((reg_3_w_stage (_ BitVec 2)) (ex_wb_rd (_ BitVec 2)) (reg_2_w_stage (_ BitVec 2)) (reg_0_w_stage (_ BitVec 2)) (id_ex_reg_wen (_ BitVec 1)) (ex_wb_reg_wen (_ BitVec 1))) Bool (and (and (and true (or (not (= ((_ extract 1 1) reg_3_w_stage) ((_ extract 1 1) reg_0_w_stage))) (not (= reg_3_w_stage (bvor ((_ zero_extend 1) ((_ extract 1 1) reg_2_w_stage)) (_ bv2 2)))))) (or (or (not (= (_ bv0 1) ((_ extract 1 1) reg_2_w_stage))) (= ((_ extract 1 1) reg_3_w_stage) ((_ extract 1 1) reg_2_w_stage))) (not (= ((_ extract 1 1) reg_3_w_stage) ((_ extract 1 1) reg_0_w_stage))))) (not (and (and (and (and (and (= ex_wb_rd (_ bv3 2)) (= ex_wb_reg_wen (_ bv1 1))) (= id_ex_reg_wen (_ bv0 1))) (= reg_0_w_stage (_ bv1 2))) (= reg_2_w_stage (_ bv0 2))) (= reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.81 ((reg_3_w_stage (_ BitVec 2)) (reg_0_w_stage (_ BitVec 2)) (reg_2_w_stage (_ BitVec 2)) (reg_1_w_stage (_ BitVec 2)) (id_ex_reg_wen (_ BitVec 1)) (id_ex_rd (_ BitVec 2)) (id_ex_op (_ BitVec 2)) (ex_wb_reg_wen (_ BitVec 1)) (ex_wb_rd (_ BitVec 2))) Bool (and (and (and (and true (or (or (= (_ bv0 1) ((_ extract 1 1) reg_0_w_stage)) (= reg_1_w_stage (concat (_ bv0 1) ((_ extract 1 1) reg_1_w_stage)))) (not (= reg_1_w_stage id_ex_rd)))) (or (or (= (_ bv0 1) ((_ extract 1 1) reg_0_w_stage)) (not (= id_ex_rd reg_2_w_stage))) (= ((_ extract 1 1) reg_0_w_stage) (ite (= reg_2_w_stage (_ bv0 2)) (_ bv1 1) (_ bv0 1))))) (or (= (_ bv0 1) ((_ extract 1 1) reg_0_w_stage)) (not (= ((_ zero_extend 1) (_ bv1 1)) id_ex_rd)))) (not (and (and (and (and (and (and (and (and (= ex_wb_rd (_ bv1 2)) (= ex_wb_reg_wen (_ bv1 1))) (= id_ex_op (_ bv0 2))) (= id_ex_rd (_ bv3 2))) (= id_ex_reg_wen (_ bv0 1))) (= reg_0_w_stage (_ bv1 2))) (= reg_1_w_stage (_ bv0 2))) (= reg_2_w_stage (_ bv0 2))) (= reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.82 ((reg_3_w_stage (_ BitVec 2)) (id_ex_reg_wen (_ BitVec 1)) (reg_2_w_stage (_ BitVec 2)) (ex_wb_rd (_ BitVec 2)) (reg_1_w_stage (_ BitVec 2)) (reg_0_w_stage (_ BitVec 2)) (id_ex_rd (_ BitVec 2)) (id_ex_op (_ BitVec 2)) (ex_wb_reg_wen (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (= ex_wb_rd (_ bv0 2)) (= ex_wb_reg_wen (_ bv1 1))) (= id_ex_op (_ bv1 2))) (= id_ex_rd (_ bv2 2))) (= id_ex_reg_wen (_ bv0 1))) (= reg_0_w_stage (_ bv0 2))) (= reg_1_w_stage (_ bv0 2))) (= reg_2_w_stage (_ bv0 2))) (= reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.83 ((reg_3_w_stage (_ BitVec 2)) (reg_2_w_stage (_ BitVec 2)) (reg_1_w_stage (_ BitVec 2)) (reg_0_w_stage (_ BitVec 2)) (id_ex_reg_wen (_ BitVec 1)) (id_ex_rd (_ BitVec 2)) (ex_wb_rd (_ BitVec 2)) (ex_wb_reg_wen (_ BitVec 1))) Bool (and (and (and (and (and true (or (or (not (= (concat (_ bv0 1) ((_ extract 1 1) reg_1_w_stage)) id_ex_rd)) (not (= (concat (_ bv0 1) ((_ extract 1 1) reg_1_w_stage)) reg_0_w_stage))) (= (= reg_0_w_stage (_ bv0 2)) (= id_ex_reg_wen (_ bv0 1))))) (or (or (or (not (= (_ bv0 1) ((_ extract 1 1) reg_0_w_stage))) (= ((_ extract 1 1) reg_2_w_stage) id_ex_reg_wen)) (not (= reg_1_w_stage (concat (_ bv0 1) ((_ extract 1 1) reg_1_w_stage))))) (not (= reg_3_w_stage reg_2_w_stage)))) (or (or (or (not (= (_ bv0 1) ((_ extract 1 1) reg_3_w_stage))) (not (= (_ bv0 1) ((_ extract 1 1) reg_0_w_stage)))) (= ((_ extract 1 1) reg_2_w_stage) id_ex_reg_wen)) (not (= reg_1_w_stage (concat (_ bv0 1) ((_ extract 1 1) reg_2_w_stage)))))) (or (or (or (or (not (= (_ bv0 1) ((_ extract 1 1) reg_3_w_stage))) (= (_ bv0 1) id_ex_reg_wen)) (not (= reg_1_w_stage ((_ zero_extend 1) (_ bv1 1))))) (not (= reg_1_w_stage reg_0_w_stage))) (= reg_1_w_stage (concat (_ bv0 1) ((_ extract 1 1) reg_2_w_stage))))) (not (and (and (and (and (and (and (and (= ex_wb_rd (_ bv0 2)) (= ex_wb_reg_wen (_ bv1 1))) (= id_ex_rd (_ bv2 2))) (= id_ex_reg_wen (_ bv0 1))) (= reg_0_w_stage (_ bv0 2))) (= reg_1_w_stage (_ bv0 2))) (= reg_2_w_stage (_ bv0 2))) (= reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.84 ((reg_3_w_stage (_ BitVec 2)) (reg_2_w_stage (_ BitVec 2)) (reg_1_w_stage (_ BitVec 2)) (reg_0_w_stage (_ BitVec 2)) (id_ex_reg_wen (_ BitVec 1)) (ex_wb_rd (_ BitVec 2)) (id_ex_rd (_ BitVec 2)) (ex_wb_reg_wen (_ BitVec 1)) (id_ex_op (_ BitVec 2))) Bool (and (and true (or (= (_ bv0 1) id_ex_reg_wen) (not (= id_ex_rd (concat (_ bv0 1) ((_ extract 1 1) reg_0_w_stage)))))) (not (and (and (and (and (and (and (and (and (= ex_wb_rd (_ bv1 2)) (= ex_wb_reg_wen (_ bv1 1))) (= id_ex_op (_ bv0 2))) (= id_ex_rd (_ bv2 2))) (= id_ex_reg_wen (_ bv0 1))) (= reg_0_w_stage (_ bv1 2))) (= reg_1_w_stage (_ bv0 2))) (= reg_2_w_stage (_ bv0 2))) (= reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.85 ((reg_3_w_stage (_ BitVec 2)) (id_ex_rd (_ BitVec 2)) (reg_2_w_stage (_ BitVec 2)) (reg_0_w_stage (_ BitVec 2)) (id_ex_reg_wen (_ BitVec 1)) (ex_wb_rd (_ BitVec 2)) (id_ex_op (_ BitVec 2)) (ex_wb_reg_wen (_ BitVec 1))) Bool (and (and true (or (= (_ bv0 1) ((_ extract 1 1) reg_0_w_stage)) (not (= ((_ zero_extend 1) (_ bv1 1)) id_ex_rd)))) (not (and (and (and (and (and (and (and (= ex_wb_rd (_ bv1 2)) (= ex_wb_reg_wen (_ bv1 1))) (= id_ex_op (_ bv0 2))) (= id_ex_rd (_ bv2 2))) (= id_ex_reg_wen (_ bv0 1))) (= reg_0_w_stage (_ bv1 2))) (= reg_2_w_stage (_ bv0 2))) (= reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.86 ((reg_3_w_stage (_ BitVec 2)) (id_ex_reg_wen (_ BitVec 1)) (reg_2_w_stage (_ BitVec 2)) (id_ex_rd (_ BitVec 2)) (reg_1_w_stage (_ BitVec 2)) (reg_0_w_stage (_ BitVec 2)) (id_ex_op (_ BitVec 2)) (ex_wb_reg_wen (_ BitVec 1)) (ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= ex_wb_rd (_ bv0 2)) (= ex_wb_reg_wen (_ bv1 1))) (= id_ex_op (_ bv1 2))) (= id_ex_rd (_ bv0 2))) (= id_ex_reg_wen (_ bv0 1))) (= reg_0_w_stage (_ bv0 2))) (= reg_1_w_stage (_ bv0 2))) (= reg_2_w_stage (_ bv0 2))) (= reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.87 ((reg_3_w_stage (_ BitVec 2)) (reg_2_w_stage (_ BitVec 2)) (reg_1_w_stage (_ BitVec 2)) (reg_0_w_stage (_ BitVec 2)) (id_ex_reg_wen (_ BitVec 1)) (ex_wb_rd (_ BitVec 2)) (id_ex_rd (_ BitVec 2)) (id_ex_op (_ BitVec 2)) (ex_wb_reg_wen (_ BitVec 1))) Bool (and (and true (or (not (= (_ bv1 1) ((_ extract 1 1) reg_0_w_stage))) (not (= (_ bv1 1) ((_ extract 1 1) reg_1_w_stage))))) (not (and (and (and (and (and (and (and (and (= ex_wb_rd (_ bv1 2)) (= ex_wb_reg_wen (_ bv1 1))) (= id_ex_op (_ bv0 2))) (= id_ex_rd (_ bv0 2))) (= id_ex_reg_wen (_ bv0 1))) (= reg_0_w_stage (_ bv1 2))) (= reg_1_w_stage (_ bv1 2))) (= reg_2_w_stage (_ bv0 2))) (= reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.88 ((reg_3_w_stage (_ BitVec 2)) (reg_0_w_stage (_ BitVec 2)) (reg_2_w_stage (_ BitVec 2)) (reg_1_w_stage (_ BitVec 2)) (ex_wb_reg_wen (_ BitVec 1)) (id_ex_reg_wen (_ BitVec 1)) (id_ex_op (_ BitVec 2)) (ex_wb_rd (_ BitVec 2))) Bool (and (and true (or (= (_ bv0 1) ((_ extract 1 1) reg_1_w_stage)) (= (_ bv0 1) ((_ extract 1 1) reg_0_w_stage)))) (not (and (and (and (and (and (and (and (= ex_wb_rd (_ bv1 2)) (= ex_wb_reg_wen (_ bv1 1))) (= id_ex_op (_ bv0 2))) (= id_ex_reg_wen (_ bv0 1))) (= reg_0_w_stage (_ bv1 2))) (= reg_1_w_stage (_ bv1 2))) (= reg_2_w_stage (_ bv0 2))) (= reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.89 ((reg_3_w_stage (_ BitVec 2)) (reg_2_w_stage (_ BitVec 2)) (reg_0_w_stage (_ BitVec 2)) (reg_1_w_stage (_ BitVec 2)) (id_ex_reg_wen (_ BitVec 1)) (ex_wb_reg_wen (_ BitVec 1)) (ex_wb_rd (_ BitVec 2))) Bool (and (and true (or (= (_ bv0 1) ((_ extract 1 1) reg_0_w_stage)) (= ((_ extract 1 1) reg_1_w_stage) ((_ extract 1 1) reg_3_w_stage)))) (not (and (and (and (and (and (and (= ex_wb_rd (_ bv1 2)) (= ex_wb_reg_wen (_ bv1 1))) (= id_ex_reg_wen (_ bv0 1))) (= reg_0_w_stage (_ bv1 2))) (= reg_1_w_stage (_ bv1 2))) (= reg_2_w_stage (_ bv0 2))) (= reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.90 ((reg_3_w_stage (_ BitVec 2)) (ex_wb_reg_wen (_ BitVec 1)) (reg_2_w_stage (_ BitVec 2)) (reg_1_w_stage (_ BitVec 2)) (id_ex_rd (_ BitVec 2)) (reg_0_w_stage (_ BitVec 2)) (id_ex_op (_ BitVec 2)) (id_ex_reg_wen (_ BitVec 1)) (ex_wb_rd (_ BitVec 2))) Bool (and (and (and (and (and (and true (or (or (not (= id_ex_rd reg_0_w_stage)) (not (= id_ex_rd (concat (_ bv0 1) ((_ extract 1 1) reg_2_w_stage))))) (= (= reg_0_w_stage (_ bv0 2)) (= id_ex_reg_wen (_ bv0 1))))) (or (or (or (not (= ((_ extract 1 1) reg_2_w_stage) ((_ extract 1 1) reg_0_w_stage))) (= ((_ extract 1 1) reg_3_w_stage) (ite (= reg_1_w_stage (_ bv0 2)) (_ bv1 1) (_ bv0 1)))) (not (= (= reg_3_w_stage (_ bv0 2)) (= id_ex_reg_wen (_ bv0 1))))) (not (= ((_ zero_extend 1) (_ bv1 1)) reg_3_w_stage)))) (or (or (not (= (= reg_3_w_stage (_ bv0 2)) (= id_ex_reg_wen (_ bv0 1)))) (not (= ((_ zero_extend 1) (_ bv1 1)) reg_3_w_stage))) (not (= id_ex_rd (concat (_ bv0 1) ((_ extract 1 1) reg_0_w_stage)))))) (or (or (or (or (= (_ bv1 1) ((_ extract 1 1) reg_3_w_stage)) (not (= ((_ extract 1 1) reg_2_w_stage) ((_ extract 1 1) reg_1_w_stage)))) (not (= ((_ extract 1 1) reg_2_w_stage) ((_ extract 1 1) reg_0_w_stage)))) (not (= (= reg_2_w_stage (_ bv0 2)) (= id_ex_reg_wen (_ bv0 1))))) (not (= ((_ zero_extend 1) (_ bv1 1)) reg_2_w_stage)))) (or (or (or (not (= (_ bv1 1) id_ex_reg_wen)) (= ((_ extract 1 1) reg_0_w_stage) (ite (= reg_2_w_stage (_ bv0 2)) (_ bv1 1) (_ bv0 1)))) (not (= id_ex_rd reg_3_w_stage))) (not (= reg_3_w_stage reg_2_w_stage)))) (not (and (and (and (and (and (and (and (and (= ex_wb_rd (_ bv0 2)) (= ex_wb_reg_wen (_ bv1 1))) (= id_ex_op (_ bv0 2))) (= id_ex_rd (_ bv3 2))) (= id_ex_reg_wen (_ bv0 1))) (= reg_0_w_stage (_ bv0 2))) (= reg_1_w_stage (_ bv0 2))) (= reg_2_w_stage (_ bv0 2))) (= reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.91 ((reg_3_w_stage (_ BitVec 2)) (id_ex_reg_wen (_ BitVec 1)) (reg_2_w_stage (_ BitVec 2)) (reg_1_w_stage (_ BitVec 2)) (reg_0_w_stage (_ BitVec 2)) (id_ex_rd (_ BitVec 2)) (ex_wb_reg_wen (_ BitVec 1)) (ex_wb_rd (_ BitVec 2))) Bool (and (and (and (and true (or (or (or (or (= (_ bv0 1) id_ex_reg_wen) (not (= (_ bv0 1) ((_ extract 1 1) reg_0_w_stage)))) (not (= (= reg_1_w_stage (_ bv0 2)) (= reg_3_w_stage (_ bv0 2))))) (not (= reg_1_w_stage (concat (_ bv0 1) ((_ extract 1 1) reg_3_w_stage))))) (not (= reg_3_w_stage (concat (_ bv0 1) ((_ extract 1 1) reg_2_w_stage)))))) (or (or (= id_ex_reg_wen ((_ extract 1 1) reg_1_w_stage)) (not (= ((_ extract 1 1) reg_2_w_stage) ((_ extract 1 1) reg_3_w_stage)))) (= (= reg_0_w_stage (_ bv0 2)) (= id_ex_reg_wen (_ bv0 1))))) (or (or (= (_ bv0 1) id_ex_reg_wen) (not (= ((_ extract 1 1) reg_1_w_stage) ((_ extract 1 1) reg_0_w_stage)))) (not (= ((_ extract 1 1) reg_2_w_stage) ((_ extract 1 1) reg_3_w_stage))))) (not (and (and (and (and (and (and (and (= ex_wb_rd (_ bv0 2)) (= ex_wb_reg_wen (_ bv1 1))) (= id_ex_rd (_ bv3 2))) (= id_ex_reg_wen (_ bv0 1))) (= reg_0_w_stage (_ bv0 2))) (= reg_1_w_stage (_ bv0 2))) (= reg_2_w_stage (_ bv0 2))) (= reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.92 ((reg_3_w_stage (_ BitVec 2)) (reg_2_w_stage (_ BitVec 2)) (reg_0_w_stage (_ BitVec 2)) (ex_wb_rd (_ BitVec 2)) (id_ex_reg_wen (_ BitVec 1)) (id_ex_rd (_ BitVec 2)) (ex_wb_reg_wen (_ BitVec 1))) Bool (and (and true (or (= ((_ extract 1 1) reg_0_w_stage) id_ex_reg_wen) (not (= (_ bv0 2) id_ex_rd)))) (not (and (and (and (and (and (and (= ex_wb_rd (_ bv0 2)) (= ex_wb_reg_wen (_ bv1 1))) (= id_ex_rd (_ bv3 2))) (= id_ex_reg_wen (_ bv0 1))) (= reg_0_w_stage (_ bv0 2))) (= reg_2_w_stage (_ bv0 2))) (= reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.93 ((reg_3_w_stage (_ BitVec 2)) (reg_2_w_stage (_ BitVec 2)) (reg_0_w_stage (_ BitVec 2)) (id_ex_reg_wen (_ BitVec 1)) (ex_wb_rd (_ BitVec 2)) (ex_wb_reg_wen (_ BitVec 1)) (id_ex_rd (_ BitVec 2))) Bool (and (and (and true (or (or (or (not (= (_ bv0 1) ((_ extract 1 1) reg_0_w_stage))) (= (_ bv0 1) (ite (= reg_3_w_stage (_ bv0 2)) (_ bv1 1) (_ bv0 1)))) (= ((_ extract 1 1) reg_3_w_stage) id_ex_reg_wen)) (not (= reg_3_w_stage id_ex_rd)))) (or (or (not (= (_ bv0 1) ((_ extract 1 1) reg_0_w_stage))) (= ((_ extract 1 1) reg_3_w_stage) id_ex_reg_wen)) (not (= (_ bv0 2) id_ex_rd)))) (not (and (and (and (and (and (= ex_wb_rd (_ bv0 2)) (= ex_wb_reg_wen (_ bv1 1))) (= id_ex_reg_wen (_ bv0 1))) (= reg_0_w_stage (_ bv0 2))) (= reg_2_w_stage (_ bv0 2))) (= reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.94 ((reg_3_w_stage (_ BitVec 2)) (reg_2_w_stage (_ BitVec 2)) (id_ex_op (_ BitVec 2)) (reg_1_w_stage (_ BitVec 2)) (reg_0_w_stage (_ BitVec 2)) (id_ex_reg_wen (_ BitVec 1)) (ex_wb_rd (_ BitVec 2)) (id_ex_rd (_ BitVec 2)) (ex_wb_reg_wen (_ BitVec 1))) Bool (and (and true (or (not (= (_ bv1 1) ((_ extract 1 1) reg_0_w_stage))) (= ((_ extract 1 1) reg_2_w_stage) ((_ extract 1 1) reg_1_w_stage)))) (not (and (and (and (and (and (and (and (and (= ex_wb_rd (_ bv0 2)) (= ex_wb_reg_wen (_ bv1 1))) (= id_ex_op (_ bv0 2))) (= id_ex_rd (_ bv3 2))) (= id_ex_reg_wen (_ bv0 1))) (= reg_0_w_stage (_ bv1 2))) (= reg_1_w_stage (_ bv1 2))) (= reg_2_w_stage (_ bv0 2))) (= reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.95 ((reg_3_w_stage (_ BitVec 2)) (reg_1_w_stage (_ BitVec 2)) (reg_2_w_stage (_ BitVec 2)) (reg_0_w_stage (_ BitVec 2)) (ex_wb_reg_wen (_ BitVec 1)) (id_ex_reg_wen (_ BitVec 1)) (ex_wb_rd (_ BitVec 2)) (id_ex_rd (_ BitVec 2))) Bool (and (and true (or (or (not (= ((_ extract 1 1) reg_1_w_stage) id_ex_reg_wen)) (not (= ((_ extract 1 1) reg_1_w_stage) ((_ extract 1 1) reg_0_w_stage)))) (= ((_ extract 1 1) reg_3_w_stage) id_ex_reg_wen))) (not (and (and (and (and (and (and (and (= ex_wb_rd (_ bv0 2)) (= ex_wb_reg_wen (_ bv1 1))) (= id_ex_rd (_ bv3 2))) (= id_ex_reg_wen (_ bv0 1))) (= reg_0_w_stage (_ bv1 2))) (= reg_1_w_stage (_ bv1 2))) (= reg_2_w_stage (_ bv0 2))) (= reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.96 ((reg_3_w_stage (_ BitVec 2)) (reg_2_w_stage (_ BitVec 2)) (reg_1_w_stage (_ BitVec 2)) (reg_0_w_stage (_ BitVec 2)) (id_ex_reg_wen (_ BitVec 1)) (ex_wb_reg_wen (_ BitVec 1)) (ex_wb_rd (_ BitVec 2))) Bool (and (and true (or (= (_ bv0 1) ((_ extract 1 1) reg_1_w_stage)) (= ((_ extract 1 1) reg_3_w_stage) ((_ extract 1 1) reg_0_w_stage)))) (not (and (and (and (and (and (and (= ex_wb_rd (_ bv0 2)) (= ex_wb_reg_wen (_ bv1 1))) (= id_ex_reg_wen (_ bv0 1))) (= reg_0_w_stage (_ bv1 2))) (= reg_1_w_stage (_ bv1 2))) (= reg_2_w_stage (_ bv0 2))) (= reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.97 ((reg_3_w_stage (_ BitVec 2)) (reg_2_w_stage (_ BitVec 2)) (id_ex_op (_ BitVec 2)) (reg_1_w_stage (_ BitVec 2)) (reg_0_w_stage (_ BitVec 2)) (id_ex_reg_wen (_ BitVec 1)) (ex_wb_rd (_ BitVec 2)) (id_ex_rd (_ BitVec 2)) (ex_wb_reg_wen (_ BitVec 1))) Bool (and (and true (or (= (_ bv0 1) id_ex_reg_wen) (not (= id_ex_rd (concat (_ bv0 1) ((_ extract 1 1) reg_0_w_stage)))))) (not (and (and (and (and (and (and (and (and (= ex_wb_rd (_ bv1 2)) (= ex_wb_reg_wen (_ bv1 1))) (= id_ex_op (_ bv0 2))) (= id_ex_rd (_ bv0 2))) (= id_ex_reg_wen (_ bv0 1))) (= reg_0_w_stage (_ bv1 2))) (= reg_1_w_stage (_ bv0 2))) (= reg_2_w_stage (_ bv0 2))) (= reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.98 ((reg_3_w_stage (_ BitVec 2)) (reg_2_w_stage (_ BitVec 2)) (reg_1_w_stage (_ BitVec 2)) (reg_0_w_stage (_ BitVec 2)) (id_ex_reg_wen (_ BitVec 1)) (ex_wb_rd (_ BitVec 2)) (id_ex_op (_ BitVec 2)) (ex_wb_reg_wen (_ BitVec 1)) (id_ex_rd (_ BitVec 2))) Bool (and (and true (or (= (_ bv0 1) id_ex_reg_wen) (not (= id_ex_rd (concat (_ bv0 1) ((_ extract 1 1) reg_0_w_stage)))))) (not (and (and (and (and (and (and (and (= ex_wb_rd (_ bv1 2)) (= ex_wb_reg_wen (_ bv1 1))) (= id_ex_op (_ bv0 2))) (= id_ex_reg_wen (_ bv0 1))) (= reg_0_w_stage (_ bv1 2))) (= reg_1_w_stage (_ bv0 2))) (= reg_2_w_stage (_ bv0 2))) (= reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.99 ((reg_3_w_stage (_ BitVec 2)) (reg_2_w_stage (_ BitVec 2)) (reg_1_w_stage (_ BitVec 2)) (reg_0_w_stage (_ BitVec 2)) (id_ex_reg_wen (_ BitVec 1)) (ex_wb_rd (_ BitVec 2)) (ex_wb_reg_wen (_ BitVec 1)) (id_ex_rd (_ BitVec 2))) Bool (and (and true (or (= (_ bv0 1) id_ex_reg_wen) (not (= id_ex_rd (concat (_ bv0 1) ((_ extract 1 1) reg_0_w_stage)))))) (not (and (and (and (and (and (and (= ex_wb_rd (_ bv1 2)) (= ex_wb_reg_wen (_ bv1 1))) (= id_ex_reg_wen (_ bv0 1))) (= reg_0_w_stage (_ bv1 2))) (= reg_1_w_stage (_ bv0 2))) (= reg_2_w_stage (_ bv0 2))) (= reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.100 ((reg_3_w_stage (_ BitVec 2)) (reg_2_w_stage (_ BitVec 2)) (id_ex_rd (_ BitVec 2)) (reg_1_w_stage (_ BitVec 2)) (reg_0_w_stage (_ BitVec 2)) (ex_wb_reg_wen (_ BitVec 1)) (id_ex_reg_wen (_ BitVec 1)) (id_ex_op (_ BitVec 2)) (ex_wb_rd (_ BitVec 2))) Bool (and (and true (or (= (_ bv0 1) ((_ extract 1 1) reg_0_w_stage)) (not (= (_ bv2 2) id_ex_rd)))) (not (and (and (and (and (and (and (and (and (= ex_wb_rd (_ bv2 2)) (= ex_wb_reg_wen (_ bv1 1))) (= id_ex_op (_ bv0 2))) (= id_ex_rd (_ bv2 2))) (= id_ex_reg_wen (_ bv0 1))) (= reg_0_w_stage (_ bv1 2))) (= reg_1_w_stage (_ bv0 2))) (= reg_2_w_stage (_ bv0 2))) (= reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.101 ((reg_3_w_stage (_ BitVec 2)) (reg_2_w_stage (_ BitVec 2)) (id_ex_op (_ BitVec 2)) (reg_1_w_stage (_ BitVec 2)) (reg_0_w_stage (_ BitVec 2)) (ex_wb_rd (_ BitVec 2)) (id_ex_reg_wen (_ BitVec 1)) (ex_wb_reg_wen (_ BitVec 1)) (id_ex_rd (_ BitVec 2))) Bool (and (and (and true (or (or (= ((_ extract 1 1) reg_3_w_stage) id_ex_reg_wen) (not (= reg_1_w_stage reg_2_w_stage))) (not (= (bvor ((_ zero_extend 1) ((_ extract 1 1) reg_3_w_stage)) (_ bv2 2)) id_ex_rd)))) (or (or (not (= ((_ extract 1 1) reg_1_w_stage) ((_ extract 1 1) reg_2_w_stage))) (= ((_ extract 1 1) reg_3_w_stage) id_ex_reg_wen)) (not (= (bvor ((_ zero_extend 1) ((_ extract 1 1) reg_3_w_stage)) (_ bv2 2)) id_ex_rd)))) (not (and (and (and (and (and (and (and (= ex_wb_rd (_ bv2 2)) (= ex_wb_reg_wen (_ bv1 1))) (= id_ex_op (_ bv0 2))) (= id_ex_reg_wen (_ bv0 1))) (= reg_0_w_stage (_ bv1 2))) (= reg_1_w_stage (_ bv0 2))) (= reg_2_w_stage (_ bv0 2))) (= reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.102 ((reg_3_w_stage (_ BitVec 2)) (ex_wb_reg_wen (_ BitVec 1)) (reg_2_w_stage (_ BitVec 2)) (reg_1_w_stage (_ BitVec 2)) (reg_0_w_stage (_ BitVec 2)) (id_ex_reg_wen (_ BitVec 1)) (id_ex_rd (_ BitVec 2)) (id_ex_op (_ BitVec 2)) (ex_wb_rd (_ BitVec 2))) Bool (and (and (and true (or (not (= ((_ extract 1 1) reg_3_w_stage) ((_ extract 1 1) reg_0_w_stage))) (not (= (_ bv2 2) reg_3_w_stage)))) (or (not (= ((_ extract 1 1) reg_3_w_stage) ((_ extract 1 1) reg_0_w_stage))) (not (= reg_3_w_stage (bvor ((_ zero_extend 1) ((_ extract 1 1) reg_2_w_stage)) (_ bv2 2)))))) (not (and (and (and (and (and (and (and (and (= ex_wb_rd (_ bv3 2)) (= ex_wb_reg_wen (_ bv1 1))) (= id_ex_op (_ bv0 2))) (= id_ex_rd (_ bv3 2))) (= id_ex_reg_wen (_ bv0 1))) (= reg_0_w_stage (_ bv1 2))) (= reg_1_w_stage (_ bv0 2))) (= reg_2_w_stage (_ bv1 2))) (= reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.103 ((reg_2_w_stage (_ BitVec 2)) (id_ex_op (_ BitVec 2)) (reg_1_w_stage (_ BitVec 2)) (id_ex_reg_wen (_ BitVec 1)) (id_ex_rd (_ BitVec 2)) (ex_wb_rd (_ BitVec 2))) Bool (and (and true (or (= (_ bv0 1) ((_ extract 1 1) reg_2_w_stage)) (not (= (_ bv3 2) id_ex_rd)))) (not (and (and (and (and (and (= ex_wb_rd (_ bv3 2)) (= id_ex_op (_ bv0 2))) (= id_ex_rd (_ bv3 2))) (= id_ex_reg_wen (_ bv0 1))) (= reg_1_w_stage (_ bv0 2))) (= reg_2_w_stage (_ bv1 2))))))
(define-fun assumption.104 ((reg_2_w_stage (_ BitVec 2)) (reg_1_w_stage (_ BitVec 2)) (id_ex_reg_wen (_ BitVec 1)) (id_ex_rd (_ BitVec 2)) (ex_wb_rd (_ BitVec 2))) Bool (and (and (and true (or (not (= (_ bv2 2) reg_2_w_stage)) (not (= id_ex_rd (bvor ((_ zero_extend 1) ((_ extract 1 1) reg_2_w_stage)) (_ bv2 2)))))) (or (not (= id_ex_rd (bvor ((_ zero_extend 1) ((_ extract 1 1) reg_2_w_stage)) (_ bv2 2)))) (not (= reg_2_w_stage (bvor ((_ zero_extend 1) ((_ extract 1 1) reg_2_w_stage)) (_ bv2 2)))))) (not (and (and (and (and (= ex_wb_rd (_ bv3 2)) (= id_ex_rd (_ bv3 2))) (= id_ex_reg_wen (_ bv0 1))) (= reg_1_w_stage (_ bv0 2))) (= reg_2_w_stage (_ bv1 2))))))
(define-fun assumption.105 ((reg_2_w_stage (_ BitVec 2)) (reg_1_w_stage (_ BitVec 2)) (id_ex_reg_wen (_ BitVec 1)) (ex_wb_rd (_ BitVec 2)) (id_ex_rd (_ BitVec 2))) Bool (and (and (and (and true (or (not (= (_ bv3 2) id_ex_rd)) (not (= reg_2_w_stage id_ex_rd)))) (or (or (= (_ bv0 1) (ite (= reg_1_w_stage (_ bv0 2)) (_ bv1 1) (_ bv0 1))) (not (= ((_ extract 1 1) reg_2_w_stage) (ite (= reg_1_w_stage (_ bv0 2)) (_ bv1 1) (_ bv0 1))))) (not (= (_ bv3 2) id_ex_rd)))) (or (not (= (_ bv3 2) id_ex_rd)) (not (= (bvor ((_ zero_extend 1) ((_ extract 1 1) reg_1_w_stage)) (_ bv2 2)) reg_2_w_stage)))) (not (and (and (and (= ex_wb_rd (_ bv3 2)) (= id_ex_reg_wen (_ bv0 1))) (= reg_1_w_stage (_ bv0 2))) (= reg_2_w_stage (_ bv1 2))))))
(define-fun assumption.106 ((reg_3_w_stage (_ BitVec 2)) (reg_2_w_stage (_ BitVec 2)) (reg_1_w_stage (_ BitVec 2)) (reg_0_w_stage (_ BitVec 2)) (id_ex_reg_wen (_ BitVec 1)) (ex_wb_reg_wen (_ BitVec 1)) (id_ex_rd (_ BitVec 2)) (id_ex_op (_ BitVec 2)) (ex_wb_rd (_ BitVec 2))) Bool (and (and (and true (or (= (= reg_2_w_stage (_ bv0 2)) (= id_ex_reg_wen (_ bv0 1))) (not (= reg_2_w_stage (bvor ((_ zero_extend 1) ((_ extract 1 1) reg_3_w_stage)) (_ bv2 2)))))) (or (not (= (_ bv1 1) ((_ extract 1 1) reg_2_w_stage))) (= id_ex_reg_wen ((_ extract 1 1) reg_2_w_stage)))) (not (and (and (and (and (and (and (and (and (= ex_wb_rd (_ bv1 2)) (= ex_wb_reg_wen (_ bv0 1))) (= id_ex_op (_ bv0 2))) (= id_ex_rd (_ bv3 2))) (= id_ex_reg_wen (_ bv0 1))) (= reg_0_w_stage (_ bv0 2))) (= reg_1_w_stage (_ bv0 2))) (= reg_2_w_stage (_ bv1 2))) (= reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.107 ((reg_3_w_stage (_ BitVec 2)) (reg_2_w_stage (_ BitVec 2)) (id_ex_reg_wen (_ BitVec 1)) (id_ex_op (_ BitVec 2)) (ex_wb_reg_wen (_ BitVec 1))) Bool (and (and (and (and true (or (not (= ((_ extract 1 1) reg_3_w_stage) id_ex_reg_wen)) (not (= (_ bv2 2) reg_2_w_stage)))) (or (or (not (= (= reg_3_w_stage (_ bv0 2)) (= id_ex_reg_wen (_ bv0 1)))) (= ((_ zero_extend 1) (_ bv1 1)) reg_3_w_stage)) (not (= reg_2_w_stage (bvor ((_ zero_extend 1) ((_ extract 1 1) reg_2_w_stage)) (_ bv2 2)))))) (or (or (not (= (= reg_2_w_stage (_ bv0 2)) (= reg_3_w_stage (_ bv0 2)))) (not (= (_ bv3 2) reg_2_w_stage))) (= (= reg_3_w_stage (_ bv0 2)) (= id_ex_reg_wen (_ bv0 1))))) (not (and (and (and (and (= ex_wb_reg_wen (_ bv0 1)) (= id_ex_op (_ bv0 2))) (= id_ex_reg_wen (_ bv0 1))) (= reg_2_w_stage (_ bv1 2))) (= reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.108 ((reg_3_w_stage (_ BitVec 2)) (reg_2_w_stage (_ BitVec 2)) (id_ex_reg_wen (_ BitVec 1)) (ex_wb_reg_wen (_ BitVec 1))) Bool (and (and true (or (= (_ bv0 1) ((_ extract 1 1) reg_2_w_stage)) (not (= id_ex_reg_wen ((_ extract 1 1) reg_3_w_stage))))) (not (and (and (and (= ex_wb_reg_wen (_ bv0 1)) (= id_ex_reg_wen (_ bv0 1))) (= reg_2_w_stage (_ bv1 2))) (= reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.109 ((reg_3_w_stage (_ BitVec 2)) (id_ex_op (_ BitVec 2)) (reg_2_w_stage (_ BitVec 2)) (reg_1_w_stage (_ BitVec 2)) (reg_0_w_stage (_ BitVec 2)) (ex_wb_reg_wen (_ BitVec 1)) (id_ex_reg_wen (_ BitVec 1)) (id_ex_rd (_ BitVec 2)) (ex_wb_rd (_ BitVec 2))) Bool (and (and true (or (or (not (= (_ bv0 1) ((_ extract 1 1) reg_3_w_stage))) (= ((_ extract 1 1) reg_2_w_stage) id_ex_reg_wen)) (not (= (bvor ((_ zero_extend 1) ((_ extract 1 1) reg_3_w_stage)) (_ bv2 2)) id_ex_rd)))) (not (and (and (and (and (and (and (and (and (= ex_wb_rd (_ bv2 2)) (= ex_wb_reg_wen (_ bv1 1))) (= id_ex_op (_ bv0 2))) (= id_ex_rd (_ bv1 2))) (= id_ex_reg_wen (_ bv0 1))) (= reg_0_w_stage (_ bv0 2))) (= reg_1_w_stage (_ bv0 2))) (= reg_2_w_stage (_ bv0 2))) (= reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.110 ((reg_3_w_stage (_ BitVec 2)) (ex_wb_rd (_ BitVec 2)) (reg_2_w_stage (_ BitVec 2)) (reg_1_w_stage (_ BitVec 2)) (id_ex_reg_wen (_ BitVec 1)) (id_ex_rd (_ BitVec 2)) (ex_wb_reg_wen (_ BitVec 1))) Bool (and (and (and true (or (or (= (_ bv0 1) (ite (= reg_2_w_stage (_ bv0 2)) (_ bv1 1) (_ bv0 1))) (= ((_ extract 1 1) reg_1_w_stage) id_ex_reg_wen)) (not (= (_ bv2 2) id_ex_rd)))) (or (or (not (= (_ bv0 1) ((_ extract 1 1) reg_2_w_stage))) (= ((_ extract 1 1) reg_1_w_stage) id_ex_reg_wen)) (not (= (_ bv2 2) id_ex_rd)))) (not (and (and (and (and (and (and (= ex_wb_rd (_ bv2 2)) (= ex_wb_reg_wen (_ bv1 1))) (= id_ex_rd (_ bv1 2))) (= id_ex_reg_wen (_ bv0 1))) (= reg_1_w_stage (_ bv0 2))) (= reg_2_w_stage (_ bv0 2))) (= reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.111 ((reg_3_w_stage (_ BitVec 2)) (reg_2_w_stage (_ BitVec 2)) (id_ex_rd (_ BitVec 2)) (reg_1_w_stage (_ BitVec 2)) (id_ex_reg_wen (_ BitVec 1)) (ex_wb_reg_wen (_ BitVec 1)) (ex_wb_rd (_ BitVec 2))) Bool (and (and true (or (or (not (= ((_ extract 1 1) reg_1_w_stage) ((_ extract 1 1) reg_2_w_stage))) (= ((_ extract 1 1) reg_3_w_stage) id_ex_reg_wen)) (not (= (bvor ((_ zero_extend 1) ((_ extract 1 1) reg_3_w_stage)) (_ bv2 2)) id_ex_rd)))) (not (and (and (and (and (and (= ex_wb_rd (_ bv2 2)) (= ex_wb_reg_wen (_ bv1 1))) (= id_ex_reg_wen (_ bv0 1))) (= reg_1_w_stage (_ bv0 2))) (= reg_2_w_stage (_ bv0 2))) (= reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.112 ((reg_3_w_stage (_ BitVec 2)) (reg_0_w_stage (_ BitVec 2)) (reg_2_w_stage (_ BitVec 2)) (ex_wb_reg_wen (_ BitVec 1)) (reg_1_w_stage (_ BitVec 2)) (id_ex_reg_wen (_ BitVec 1)) (id_ex_rd (_ BitVec 2)) (id_ex_op (_ BitVec 2)) (ex_wb_rd (_ BitVec 2))) Bool (and (and (and true (or (or (= id_ex_reg_wen ((_ extract 1 1) reg_3_w_stage)) (= (= reg_1_w_stage (_ bv0 2)) (= id_ex_reg_wen (_ bv0 1)))) (not (= ((_ zero_extend 1) (_ bv1 1)) id_ex_rd)))) (or (or (not (= (_ bv1 1) id_ex_reg_wen)) (= (_ bv1 1) ((_ extract 1 1) reg_1_w_stage))) (not (= ((_ zero_extend 1) (_ bv1 1)) id_ex_rd)))) (not (and (and (and (and (and (and (and (and (= ex_wb_rd (_ bv1 2)) (= ex_wb_reg_wen (_ bv1 1))) (= id_ex_op (_ bv0 2))) (= id_ex_rd (_ bv0 2))) (= id_ex_reg_wen (_ bv0 1))) (= reg_0_w_stage (_ bv0 2))) (= reg_1_w_stage (_ bv0 2))) (= reg_2_w_stage (_ bv1 2))) (= reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.113 ((reg_3_w_stage (_ BitVec 2)) (reg_2_w_stage (_ BitVec 2)) (id_ex_reg_wen (_ BitVec 1)) (reg_1_w_stage (_ BitVec 2)) (reg_0_w_stage (_ BitVec 2)) (id_ex_rd (_ BitVec 2)) (ex_wb_reg_wen (_ BitVec 1)) (ex_wb_rd (_ BitVec 2))) Bool (and (and (and (and true (or (= (_ bv0 1) ((_ extract 1 1) reg_2_w_stage)) (not (= id_ex_rd reg_0_w_stage)))) (or (not (= ((_ zero_extend 1) (_ bv1 1)) id_ex_rd)) (not (= reg_2_w_stage (bvor ((_ zero_extend 1) ((_ extract 1 1) reg_0_w_stage)) (_ bv2 2)))))) (or (= ((_ extract 1 1) reg_1_w_stage) id_ex_reg_wen) (not (= ((_ zero_extend 1) (_ bv1 1)) id_ex_rd)))) (not (and (and (and (and (and (and (and (= ex_wb_rd (_ bv1 2)) (= ex_wb_reg_wen (_ bv1 1))) (= id_ex_rd (_ bv0 2))) (= id_ex_reg_wen (_ bv0 1))) (= reg_0_w_stage (_ bv0 2))) (= reg_1_w_stage (_ bv0 2))) (= reg_2_w_stage (_ bv1 2))) (= reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.114 ((reg_3_w_stage (_ BitVec 2)) (reg_2_w_stage (_ BitVec 2)) (id_ex_op (_ BitVec 2)) (reg_1_w_stage (_ BitVec 2)) (reg_0_w_stage (_ BitVec 2)) (id_ex_reg_wen (_ BitVec 1)) (id_ex_rd (_ BitVec 2)) (ex_wb_reg_wen (_ BitVec 1)) (ex_wb_rd (_ BitVec 2))) Bool (and (and (and (and true (or (= (_ bv0 1) ((_ extract 1 1) reg_1_w_stage)) (not (= reg_1_w_stage reg_3_w_stage)))) (or (= (_ bv0 1) ((_ extract 1 1) reg_1_w_stage)) (not (= (_ bv2 2) reg_3_w_stage)))) (or (= (_ bv0 1) ((_ extract 1 1) reg_1_w_stage)) (= ((_ extract 1 1) reg_2_w_stage) ((_ extract 1 1) reg_3_w_stage)))) (not (and (and (and (and (and (and (and (and (= ex_wb_rd (_ bv3 2)) (= ex_wb_reg_wen (_ bv1 1))) (= id_ex_op (_ bv0 2))) (= id_ex_rd (_ bv1 2))) (= id_ex_reg_wen (_ bv0 1))) (= reg_0_w_stage (_ bv0 2))) (= reg_1_w_stage (_ bv1 2))) (= reg_2_w_stage (_ bv0 2))) (= reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.115 ((reg_3_w_stage (_ BitVec 2)) (reg_2_w_stage (_ BitVec 2)) (reg_1_w_stage (_ BitVec 2)) (reg_0_w_stage (_ BitVec 2)) (id_ex_reg_wen (_ BitVec 1)) (id_ex_rd (_ BitVec 2)) (id_ex_op (_ BitVec 2)) (ex_wb_reg_wen (_ BitVec 1)) (ex_wb_rd (_ BitVec 2))) Bool (and (and (and (and true (or (not (= (_ bv2 2) reg_2_w_stage)) (not (= reg_0_w_stage (bvor ((_ zero_extend 1) ((_ extract 1 1) reg_2_w_stage)) (_ bv2 2)))))) (or (= ((_ extract 1 1) reg_0_w_stage) (ite (= reg_2_w_stage (_ bv0 2)) (_ bv1 1) (_ bv0 1))) (not (= (_ bv2 2) reg_2_w_stage)))) (or (= ((_ extract 1 1) reg_0_w_stage) (ite (= reg_2_w_stage (_ bv0 2)) (_ bv1 1) (_ bv0 1))) (not (= reg_2_w_stage (bvor ((_ zero_extend 1) ((_ extract 1 1) reg_0_w_stage)) (_ bv2 2)))))) (not (and (and (and (and (and (and (and (and (= ex_wb_rd (_ bv0 2)) (= ex_wb_reg_wen (_ bv1 1))) (= id_ex_op (_ bv0 2))) (= id_ex_rd (_ bv1 2))) (= id_ex_reg_wen (_ bv0 1))) (= reg_0_w_stage (_ bv1 2))) (= reg_1_w_stage (_ bv0 2))) (= reg_2_w_stage (_ bv1 2))) (= reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.116 ((reg_3_w_stage (_ BitVec 2)) (reg_2_w_stage (_ BitVec 2)) (reg_1_w_stage (_ BitVec 2)) (reg_0_w_stage (_ BitVec 2)) (id_ex_reg_wen (_ BitVec 1)) (id_ex_op (_ BitVec 2)) (ex_wb_reg_wen (_ BitVec 1)) (ex_wb_rd (_ BitVec 2))) Bool (and (and (and true (or (= ((_ extract 1 1) reg_2_w_stage) (ite (= reg_0_w_stage (_ bv0 2)) (_ bv1 1) (_ bv0 1))) (not (= (_ bv2 2) reg_0_w_stage)))) (or (= ((_ extract 1 1) reg_2_w_stage) (ite (= reg_0_w_stage (_ bv0 2)) (_ bv1 1) (_ bv0 1))) (not (= (_ bv3 2) reg_0_w_stage)))) (not (and (and (and (and (and (and (and (= ex_wb_rd (_ bv0 2)) (= ex_wb_reg_wen (_ bv1 1))) (= id_ex_op (_ bv0 2))) (= id_ex_reg_wen (_ bv0 1))) (= reg_0_w_stage (_ bv1 2))) (= reg_1_w_stage (_ bv0 2))) (= reg_2_w_stage (_ bv1 2))) (= reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.117 ((reg_3_w_stage (_ BitVec 2)) (reg_2_w_stage (_ BitVec 2)) (reg_1_w_stage (_ BitVec 2)) (ex_wb_rd (_ BitVec 2)) (id_ex_rd (_ BitVec 2)) (reg_0_w_stage (_ BitVec 2)) (id_ex_reg_wen (_ BitVec 1)) (ex_wb_reg_wen (_ BitVec 1))) Bool (and (and true (or (not (= (_ bv0 2) id_ex_rd)) (= id_ex_rd (concat (_ bv0 1) ((_ extract 1 1) reg_2_w_stage))))) (not (and (and (and (and (and (and (= ex_wb_rd (_ bv0 2)) (= ex_wb_reg_wen (_ bv1 1))) (= id_ex_reg_wen (_ bv0 1))) (= reg_0_w_stage (_ bv1 2))) (= reg_1_w_stage (_ bv0 2))) (= reg_2_w_stage (_ bv1 2))) (= reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.118 ((reg_3_w_stage (_ BitVec 2)) (reg_2_w_stage (_ BitVec 2)) (reg_0_w_stage (_ BitVec 2)) (id_ex_reg_wen (_ BitVec 1)) (ex_wb_reg_wen (_ BitVec 1)) (ex_wb_rd (_ BitVec 2))) Bool (and (and (and true (or (or (or (= id_ex_reg_wen ((_ extract 1 1) reg_3_w_stage)) (not (= id_ex_reg_wen ((_ extract 1 1) reg_0_w_stage)))) (= (= reg_0_w_stage (_ bv0 2)) (= reg_3_w_stage (_ bv0 2)))) (= reg_3_w_stage (concat (_ bv0 1) ((_ extract 1 1) reg_2_w_stage))))) (or (or (not (= (_ bv0 1) (ite (= reg_3_w_stage (_ bv0 2)) (_ bv1 1) (_ bv0 1)))) (not (= id_ex_reg_wen ((_ extract 1 1) reg_0_w_stage)))) (not (= reg_3_w_stage (concat (_ bv0 1) ((_ extract 1 1) reg_2_w_stage)))))) (not (and (and (and (and (and (= ex_wb_rd (_ bv0 2)) (= ex_wb_reg_wen (_ bv1 1))) (= id_ex_reg_wen (_ bv0 1))) (= reg_0_w_stage (_ bv1 2))) (= reg_2_w_stage (_ bv1 2))) (= reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.119 ((reg_3_w_stage (_ BitVec 2)) (reg_2_w_stage (_ BitVec 2)) (reg_0_w_stage (_ BitVec 2)) (id_ex_reg_wen (_ BitVec 1)) (ex_wb_reg_wen (_ BitVec 1))) Bool (and (and (and (and true (or (= (_ bv0 1) ((_ extract 1 1) reg_0_w_stage)) (not (= reg_2_w_stage reg_0_w_stage)))) (or (= (_ bv0 1) ((_ extract 1 1) reg_2_w_stage)) (not (= (bvor ((_ zero_extend 1) ((_ extract 1 1) reg_2_w_stage)) (_ bv2 2)) reg_0_w_stage)))) (or (= (_ bv0 1) ((_ extract 1 1) reg_0_w_stage)) (not (= reg_2_w_stage (bvor ((_ zero_extend 1) ((_ extract 1 1) reg_2_w_stage)) (_ bv2 2)))))) (not (and (and (and (and (= ex_wb_reg_wen (_ bv1 1)) (= id_ex_reg_wen (_ bv0 1))) (= reg_0_w_stage (_ bv1 2))) (= reg_2_w_stage (_ bv1 2))) (= reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.120 ((reg_3_w_stage (_ BitVec 2)) (ex_wb_reg_wen (_ BitVec 1)) (reg_2_w_stage (_ BitVec 2)) (ex_wb_rd (_ BitVec 2)) (reg_1_w_stage (_ BitVec 2)) (reg_0_w_stage (_ BitVec 2)) (id_ex_reg_wen (_ BitVec 1)) (id_ex_rd (_ BitVec 2)) (id_ex_op (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= ex_wb_rd (_ bv2 2)) (= ex_wb_reg_wen (_ bv1 1))) (= id_ex_op (_ bv3 2))) (= id_ex_rd (_ bv1 2))) (= id_ex_reg_wen (_ bv0 1))) (= reg_0_w_stage (_ bv1 2))) (= reg_1_w_stage (_ bv1 2))) (= reg_2_w_stage (_ bv0 2))) (= reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.121 ((reg_3_w_stage (_ BitVec 2)) (reg_2_w_stage (_ BitVec 2)) (reg_1_w_stage (_ BitVec 2)) (reg_0_w_stage (_ BitVec 2)) (id_ex_reg_wen (_ BitVec 1)) (id_ex_op (_ BitVec 2)) (ex_wb_reg_wen (_ BitVec 1)) (ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (= ex_wb_rd (_ bv2 2)) (= ex_wb_reg_wen (_ bv1 1))) (= id_ex_op (_ bv3 2))) (= id_ex_reg_wen (_ bv0 1))) (= reg_0_w_stage (_ bv1 2))) (= reg_1_w_stage (_ bv1 2))) (= reg_2_w_stage (_ bv0 2))) (= reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.122 ((reg_3_w_stage (_ BitVec 2)) (id_ex_rd (_ BitVec 2)) (reg_2_w_stage (_ BitVec 2)) (reg_1_w_stage (_ BitVec 2)) (reg_0_w_stage (_ BitVec 2)) (id_ex_reg_wen (_ BitVec 1)) (id_ex_op (_ BitVec 2)) (ex_wb_reg_wen (_ BitVec 1)) (ex_wb_rd (_ BitVec 2))) Bool (and (and (and true (or (= ((_ extract 1 1) reg_1_w_stage) id_ex_reg_wen) (not (= (_ bv2 2) reg_1_w_stage)))) (or (or (= (_ bv1 1) ((_ extract 1 1) reg_0_w_stage)) (not (= ((_ extract 1 1) reg_0_w_stage) id_ex_reg_wen))) (= ((_ extract 1 1) reg_1_w_stage) id_ex_reg_wen))) (not (and (and (and (and (and (and (and (and (= ex_wb_rd (_ bv3 2)) (= ex_wb_reg_wen (_ bv0 1))) (= id_ex_op (_ bv0 2))) (= id_ex_rd (_ bv1 2))) (= id_ex_reg_wen (_ bv0 1))) (= reg_0_w_stage (_ bv0 2))) (= reg_1_w_stage (_ bv1 2))) (= reg_2_w_stage (_ bv0 2))) (= reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.123 ((reg_3_w_stage (_ BitVec 2)) (reg_2_w_stage (_ BitVec 2)) (reg_1_w_stage (_ BitVec 2)) (id_ex_op (_ BitVec 2)) (reg_0_w_stage (_ BitVec 2)) (id_ex_reg_wen (_ BitVec 1)) (ex_wb_reg_wen (_ BitVec 1)) (ex_wb_rd (_ BitVec 2))) Bool (and (and true (or (not (= (_ bv0 1) id_ex_reg_wen)) (= (_ bv0 1) ((_ extract 1 1) reg_1_w_stage)))) (not (and (and (and (and (and (and (and (= ex_wb_rd (_ bv3 2)) (= ex_wb_reg_wen (_ bv0 1))) (= id_ex_op (_ bv0 2))) (= id_ex_reg_wen (_ bv0 1))) (= reg_0_w_stage (_ bv0 2))) (= reg_1_w_stage (_ bv1 2))) (= reg_2_w_stage (_ bv0 2))) (= reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.124 ((reg_3_w_stage (_ BitVec 2)) (reg_2_w_stage (_ BitVec 2)) (id_ex_reg_wen (_ BitVec 1)) (reg_1_w_stage (_ BitVec 2)) (reg_0_w_stage (_ BitVec 2)) (ex_wb_reg_wen (_ BitVec 1)) (ex_wb_rd (_ BitVec 2))) Bool (and (and (and true (or (not (= (_ bv0 1) id_ex_reg_wen)) (not (= reg_1_w_stage (bvor ((_ zero_extend 1) ((_ extract 1 1) reg_3_w_stage)) (_ bv2 2)))))) (or (not (= (_ bv0 1) id_ex_reg_wen)) (not (= reg_1_w_stage (bvor ((_ zero_extend 1) ((_ extract 1 1) reg_1_w_stage)) (_ bv2 2)))))) (not (and (and (and (and (and (and (= ex_wb_rd (_ bv3 2)) (= ex_wb_reg_wen (_ bv0 1))) (= id_ex_reg_wen (_ bv0 1))) (= reg_0_w_stage (_ bv0 2))) (= reg_1_w_stage (_ bv1 2))) (= reg_2_w_stage (_ bv0 2))) (= reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.125 ((reg_3_w_stage (_ BitVec 2)) (ex_wb_reg_wen (_ BitVec 1)) (reg_2_w_stage (_ BitVec 2)) (reg_1_w_stage (_ BitVec 2)) (reg_0_w_stage (_ BitVec 2)) (id_ex_reg_wen (_ BitVec 1)) (id_ex_rd (_ BitVec 2)) (id_ex_op (_ BitVec 2)) (ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= ex_wb_rd (_ bv1 2)) (= ex_wb_reg_wen (_ bv1 1))) (= id_ex_op (_ bv3 2))) (= id_ex_rd (_ bv2 2))) (= id_ex_reg_wen (_ bv0 1))) (= reg_0_w_stage (_ bv0 2))) (= reg_1_w_stage (_ bv0 2))) (= reg_2_w_stage (_ bv1 2))) (= reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.126 ((reg_3_w_stage (_ BitVec 2)) (reg_2_w_stage (_ BitVec 2)) (reg_1_w_stage (_ BitVec 2)) (reg_0_w_stage (_ BitVec 2)) (ex_wb_rd (_ BitVec 2)) (id_ex_reg_wen (_ BitVec 1)) (id_ex_rd (_ BitVec 2)) (ex_wb_reg_wen (_ BitVec 1))) Bool (and (and true (or (= (_ bv0 1) ((_ extract 1 1) reg_2_w_stage)) (not (= id_ex_rd (concat (_ bv0 1) ((_ extract 1 1) reg_2_w_stage)))))) (not (and (and (and (and (and (and (and (= ex_wb_rd (_ bv1 2)) (= ex_wb_reg_wen (_ bv1 1))) (= id_ex_rd (_ bv2 2))) (= id_ex_reg_wen (_ bv0 1))) (= reg_0_w_stage (_ bv0 2))) (= reg_1_w_stage (_ bv0 2))) (= reg_2_w_stage (_ bv1 2))) (= reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.127 ((reg_3_w_stage (_ BitVec 2)) (reg_2_w_stage (_ BitVec 2)) (reg_1_w_stage (_ BitVec 2)) (ex_wb_rd (_ BitVec 2)) (reg_0_w_stage (_ BitVec 2)) (id_ex_reg_wen (_ BitVec 1)) (ex_wb_reg_wen (_ BitVec 1)) (id_ex_rd (_ BitVec 2))) Bool (and (and (and true (or (not (= (_ bv2 2) reg_2_w_stage)) (not (= ((_ zero_extend 1) (_ bv1 1)) id_ex_rd)))) (or (= (_ bv0 1) ((_ extract 1 1) reg_2_w_stage)) (not (= ((_ zero_extend 1) (_ bv1 1)) id_ex_rd)))) (not (and (and (and (and (and (and (= ex_wb_rd (_ bv1 2)) (= ex_wb_reg_wen (_ bv1 1))) (= id_ex_reg_wen (_ bv0 1))) (= reg_0_w_stage (_ bv0 2))) (= reg_1_w_stage (_ bv0 2))) (= reg_2_w_stage (_ bv1 2))) (= reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.128 ((reg_3_w_stage (_ BitVec 2)) (reg_2_w_stage (_ BitVec 2)) (reg_1_w_stage (_ BitVec 2)) (reg_0_w_stage (_ BitVec 2)) (id_ex_reg_wen (_ BitVec 1)) (id_ex_rd (_ BitVec 2)) (id_ex_op (_ BitVec 2)) (ex_wb_reg_wen (_ BitVec 1)) (ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= ex_wb_rd (_ bv2 2)) (= ex_wb_reg_wen (_ bv1 1))) (= id_ex_op (_ bv2 2))) (= id_ex_rd (_ bv1 2))) (= id_ex_reg_wen (_ bv0 1))) (= reg_0_w_stage (_ bv1 2))) (= reg_1_w_stage (_ bv1 2))) (= reg_2_w_stage (_ bv0 2))) (= reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.129 ((reg_3_w_stage (_ BitVec 2)) (reg_2_w_stage (_ BitVec 2)) (reg_1_w_stage (_ BitVec 2)) (id_ex_rd (_ BitVec 2)) (reg_0_w_stage (_ BitVec 2)) (id_ex_reg_wen (_ BitVec 1)) (ex_wb_reg_wen (_ BitVec 1)) (ex_wb_rd (_ BitVec 2))) Bool (and (and true (or (= (_ bv0 1) ((_ extract 1 1) reg_0_w_stage)) (not (= ((_ extract 1 1) reg_1_w_stage) ((_ extract 1 1) reg_0_w_stage))))) (not (and (and (and (and (and (and (and (= ex_wb_rd (_ bv2 2)) (= ex_wb_reg_wen (_ bv1 1))) (= id_ex_rd (_ bv1 2))) (= id_ex_reg_wen (_ bv0 1))) (= reg_0_w_stage (_ bv1 2))) (= reg_1_w_stage (_ bv1 2))) (= reg_2_w_stage (_ bv0 2))) (= reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.130 ((reg_3_w_stage (_ BitVec 2)) (reg_2_w_stage (_ BitVec 2)) (reg_1_w_stage (_ BitVec 2)) (reg_0_w_stage (_ BitVec 2)) (id_ex_reg_wen (_ BitVec 1)) (ex_wb_reg_wen (_ BitVec 1)) (ex_wb_rd (_ BitVec 2))) Bool (and (and true (or (= (_ bv0 1) ((_ extract 1 1) reg_1_w_stage)) (= ((_ extract 1 1) reg_2_w_stage) ((_ extract 1 1) reg_0_w_stage)))) (not (and (and (and (and (and (and (= ex_wb_rd (_ bv2 2)) (= ex_wb_reg_wen (_ bv1 1))) (= id_ex_reg_wen (_ bv0 1))) (= reg_0_w_stage (_ bv1 2))) (= reg_1_w_stage (_ bv1 2))) (= reg_2_w_stage (_ bv0 2))) (= reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.131 ((reg_3_w_stage (_ BitVec 2)) (id_ex_reg_wen (_ BitVec 1)) (reg_2_w_stage (_ BitVec 2)) (ex_wb_rd (_ BitVec 2)) (reg_1_w_stage (_ BitVec 2)) (reg_0_w_stage (_ BitVec 2)) (id_ex_rd (_ BitVec 2)) (id_ex_op (_ BitVec 2)) (ex_wb_reg_wen (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (= ex_wb_rd (_ bv0 2)) (= ex_wb_reg_wen (_ bv1 1))) (= id_ex_op (_ bv3 2))) (= id_ex_rd (_ bv1 2))) (= id_ex_reg_wen (_ bv0 1))) (= reg_0_w_stage (_ bv0 2))) (= reg_1_w_stage (_ bv1 2))) (= reg_2_w_stage (_ bv1 2))) (= reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.132 ((reg_3_w_stage (_ BitVec 2)) (ex_wb_rd (_ BitVec 2)) (reg_2_w_stage (_ BitVec 2)) (reg_0_w_stage (_ BitVec 2)) (id_ex_reg_wen (_ BitVec 1)) (id_ex_rd (_ BitVec 2)) (id_ex_op (_ BitVec 2)) (ex_wb_reg_wen (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (= ex_wb_rd (_ bv0 2)) (= ex_wb_reg_wen (_ bv1 1))) (= id_ex_op (_ bv3 2))) (= id_ex_rd (_ bv1 2))) (= id_ex_reg_wen (_ bv0 1))) (= reg_0_w_stage (_ bv0 2))) (= reg_2_w_stage (_ bv1 2))) (= reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.133 ((reg_3_w_stage (_ BitVec 2)) (reg_2_w_stage (_ BitVec 2)) (ex_wb_rd (_ BitVec 2)) (reg_1_w_stage (_ BitVec 2)) (reg_0_w_stage (_ BitVec 2)) (id_ex_reg_wen (_ BitVec 1)) (id_ex_rd (_ BitVec 2)) (id_ex_op (_ BitVec 2)) (ex_wb_reg_wen (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (= ex_wb_rd (_ bv2 2)) (= ex_wb_reg_wen (_ bv1 1))) (= id_ex_op (_ bv2 2))) (= id_ex_rd (_ bv1 2))) (= id_ex_reg_wen (_ bv0 1))) (= reg_0_w_stage (_ bv0 2))) (= reg_1_w_stage (_ bv1 2))) (= reg_2_w_stage (_ bv0 2))) (= reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.134 ((reg_3_w_stage (_ BitVec 2)) (reg_0_w_stage (_ BitVec 2)) (id_ex_rd (_ BitVec 2)) (ex_wb_rd (_ BitVec 2)) (reg_2_w_stage (_ BitVec 2)) (reg_1_w_stage (_ BitVec 2)) (id_ex_reg_wen (_ BitVec 1)) (ex_wb_reg_wen (_ BitVec 1))) Bool (and (and (and true (or (not (= id_ex_rd (bvor ((_ zero_extend 1) ((_ extract 1 1) reg_2_w_stage)) (_ bv2 2)))) (not (= reg_1_w_stage (bvor ((_ zero_extend 1) ((_ extract 1 1) reg_3_w_stage)) (_ bv2 2)))))) (or (not (= (_ bv3 2) reg_1_w_stage)) (not (= id_ex_rd (bvor ((_ zero_extend 1) ((_ extract 1 1) reg_2_w_stage)) (_ bv2 2)))))) (not (and (and (and (and (and (and (and (= ex_wb_rd (_ bv2 2)) (= ex_wb_reg_wen (_ bv1 1))) (= id_ex_rd (_ bv1 2))) (= id_ex_reg_wen (_ bv0 1))) (= reg_0_w_stage (_ bv0 2))) (= reg_1_w_stage (_ bv1 2))) (= reg_2_w_stage (_ bv0 2))) (= reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.135 ((reg_3_w_stage (_ BitVec 2)) (reg_2_w_stage (_ BitVec 2)) (reg_1_w_stage (_ BitVec 2)) (reg_0_w_stage (_ BitVec 2)) (id_ex_reg_wen (_ BitVec 1)) (ex_wb_rd (_ BitVec 2)) (id_ex_rd (_ BitVec 2)) (id_ex_op (_ BitVec 2)) (ex_wb_reg_wen (_ BitVec 1))) Bool (and (and true (or (not (= (_ bv1 1) ((_ extract 1 1) reg_0_w_stage))) (not (= ((_ extract 1 1) reg_1_w_stage) ((_ extract 1 1) reg_0_w_stage))))) (not (and (and (and (and (and (and (and (and (= ex_wb_rd (_ bv3 2)) (= ex_wb_reg_wen (_ bv1 1))) (= id_ex_op (_ bv0 2))) (= id_ex_rd (_ bv0 2))) (= id_ex_reg_wen (_ bv0 1))) (= reg_0_w_stage (_ bv1 2))) (= reg_1_w_stage (_ bv1 2))) (= reg_2_w_stage (_ bv1 2))) (= reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.136 ((reg_3_w_stage (_ BitVec 2)) (reg_2_w_stage (_ BitVec 2)) (reg_1_w_stage (_ BitVec 2)) (reg_0_w_stage (_ BitVec 2)) (ex_wb_rd (_ BitVec 2)) (id_ex_reg_wen (_ BitVec 1)) (id_ex_rd (_ BitVec 2)) (ex_wb_reg_wen (_ BitVec 1))) Bool (and (and (and (and true (or (= (_ bv0 1) ((_ extract 1 1) reg_3_w_stage)) (not (= reg_1_w_stage reg_3_w_stage)))) (or (not (= (_ bv2 2) reg_2_w_stage)) (not (= id_ex_rd (bvor ((_ zero_extend 1) ((_ extract 1 1) reg_2_w_stage)) (_ bv2 2)))))) (or (= (_ bv0 1) ((_ extract 1 1) reg_3_w_stage)) (not (= (bvor ((_ zero_extend 1) ((_ extract 1 1) reg_1_w_stage)) (_ bv2 2)) reg_2_w_stage)))) (not (and (and (and (and (and (and (and (= ex_wb_rd (_ bv3 2)) (= ex_wb_reg_wen (_ bv1 1))) (= id_ex_rd (_ bv0 2))) (= id_ex_reg_wen (_ bv0 1))) (= reg_0_w_stage (_ bv1 2))) (= reg_1_w_stage (_ bv1 2))) (= reg_2_w_stage (_ bv1 2))) (= reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.137 ((reg_3_w_stage (_ BitVec 2)) (reg_2_w_stage (_ BitVec 2)) (reg_1_w_stage (_ BitVec 2)) (reg_0_w_stage (_ BitVec 2)) (id_ex_rd (_ BitVec 2)) (ex_wb_reg_wen (_ BitVec 1)) (id_ex_reg_wen (_ BitVec 1)) (id_ex_op (_ BitVec 2)) (ex_wb_rd (_ BitVec 2))) Bool (and (and true (or (= (_ bv0 1) ((_ extract 1 1) reg_1_w_stage)) (not (= id_ex_rd (bvor ((_ zero_extend 1) ((_ extract 1 1) reg_3_w_stage)) (_ bv2 2)))))) (not (and (and (and (and (and (and (and (and (= ex_wb_rd (_ bv2 2)) (= ex_wb_reg_wen (_ bv1 1))) (= id_ex_op (_ bv0 2))) (= id_ex_rd (_ bv0 2))) (= id_ex_reg_wen (_ bv0 1))) (= reg_0_w_stage (_ bv0 2))) (= reg_1_w_stage (_ bv1 2))) (= reg_2_w_stage (_ bv0 2))) (= reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.138 ((reg_3_w_stage (_ BitVec 2)) (reg_2_w_stage (_ BitVec 2)) (ex_wb_reg_wen (_ BitVec 1)) (reg_1_w_stage (_ BitVec 2)) (reg_0_w_stage (_ BitVec 2)) (id_ex_reg_wen (_ BitVec 1)) (id_ex_rd (_ BitVec 2)) (id_ex_op (_ BitVec 2)) (ex_wb_rd (_ BitVec 2))) Bool (and (and (and (and true (or (not (= (_ bv2 2) reg_2_w_stage)) (not (= reg_1_w_stage reg_2_w_stage)))) (or (= (_ bv0 1) ((_ extract 1 1) reg_1_w_stage)) (not (= (_ bv3 2) reg_2_w_stage)))) (or (= (_ bv0 1) ((_ extract 1 1) reg_1_w_stage)) (= (_ bv0 1) ((_ extract 1 1) reg_2_w_stage)))) (not (and (and (and (and (and (and (and (and (= ex_wb_rd (_ bv0 2)) (= ex_wb_reg_wen (_ bv1 1))) (= id_ex_op (_ bv0 2))) (= id_ex_rd (_ bv1 2))) (= id_ex_reg_wen (_ bv0 1))) (= reg_0_w_stage (_ bv0 2))) (= reg_1_w_stage (_ bv1 2))) (= reg_2_w_stage (_ bv1 2))) (= reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.139 ((reg_3_w_stage (_ BitVec 2)) (id_ex_rd (_ BitVec 2)) (reg_2_w_stage (_ BitVec 2)) (reg_1_w_stage (_ BitVec 2)) (ex_wb_reg_wen (_ BitVec 1)) (reg_0_w_stage (_ BitVec 2)) (id_ex_reg_wen (_ BitVec 1)) (id_ex_op (_ BitVec 2)) (ex_wb_rd (_ BitVec 2))) Bool (and (and true (or (= (_ bv0 1) ((_ extract 1 1) reg_1_w_stage)) (not (= (_ bv0 2) id_ex_rd)))) (not (and (and (and (and (and (and (and (= ex_wb_rd (_ bv0 2)) (= ex_wb_reg_wen (_ bv1 1))) (= id_ex_op (_ bv0 2))) (= id_ex_reg_wen (_ bv0 1))) (= reg_0_w_stage (_ bv0 2))) (= reg_1_w_stage (_ bv1 2))) (= reg_2_w_stage (_ bv1 2))) (= reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.140 ((reg_3_w_stage (_ BitVec 2)) (reg_2_w_stage (_ BitVec 2)) (reg_1_w_stage (_ BitVec 2)) (ex_wb_reg_wen (_ BitVec 1)) (reg_0_w_stage (_ BitVec 2)) (id_ex_reg_wen (_ BitVec 1))) Bool (and (and (and true (or (not (= ((_ extract 1 1) reg_1_w_stage) ((_ extract 1 1) reg_2_w_stage))) (not (= (bvor ((_ zero_extend 1) ((_ extract 1 1) reg_3_w_stage)) (_ bv2 2)) reg_2_w_stage)))) (or (or (not (= ((_ extract 1 1) reg_1_w_stage) ((_ extract 1 1) reg_2_w_stage))) (not (= ((_ extract 1 1) reg_1_w_stage) id_ex_reg_wen))) (= ((_ extract 1 1) reg_3_w_stage) id_ex_reg_wen))) (not (and (and (and (and (and (= ex_wb_reg_wen (_ bv1 1)) (= id_ex_reg_wen (_ bv0 1))) (= reg_0_w_stage (_ bv0 2))) (= reg_1_w_stage (_ bv1 2))) (= reg_2_w_stage (_ bv1 2))) (= reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.141 ((reg_3_w_stage (_ BitVec 2)) (reg_2_w_stage (_ BitVec 2)) (reg_1_w_stage (_ BitVec 2)) (reg_0_w_stage (_ BitVec 2)) (id_ex_reg_wen (_ BitVec 1)) (ex_wb_rd (_ BitVec 2)) (id_ex_rd (_ BitVec 2)) (ex_wb_reg_wen (_ BitVec 1)) (id_ex_op (_ BitVec 2))) Bool (and (and true (or (= ((_ extract 1 1) reg_0_w_stage) id_ex_reg_wen) (not (= id_ex_rd (bvor ((_ zero_extend 1) ((_ extract 1 1) reg_2_w_stage)) (_ bv2 2)))))) (not (and (and (and (and (and (and (and (and (= ex_wb_rd (_ bv2 2)) (= ex_wb_reg_wen (_ bv1 1))) (= id_ex_op (_ bv0 2))) (= id_ex_rd (_ bv3 2))) (= id_ex_reg_wen (_ bv0 1))) (= reg_0_w_stage (_ bv0 2))) (= reg_1_w_stage (_ bv1 2))) (= reg_2_w_stage (_ bv0 2))) (= reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.142 ((reg_3_w_stage (_ BitVec 2)) (reg_2_w_stage (_ BitVec 2)) (reg_1_w_stage (_ BitVec 2)) (reg_0_w_stage (_ BitVec 2)) (id_ex_reg_wen (_ BitVec 1)) (id_ex_op (_ BitVec 2)) (ex_wb_reg_wen (_ BitVec 1)) (id_ex_rd (_ BitVec 2)) (ex_wb_rd (_ BitVec 2))) Bool (and (and (and true (or (or (= (_ bv0 1) id_ex_reg_wen) (not (= id_ex_rd (bvor ((_ zero_extend 1) ((_ extract 1 1) reg_0_w_stage)) (_ bv2 2))))) (not (= reg_2_w_stage (concat (_ bv0 1) ((_ extract 1 1) reg_2_w_stage)))))) (or (or (= (_ bv0 1) id_ex_reg_wen) (not (= (_ bv0 1) ((_ extract 1 1) reg_2_w_stage)))) (not (= id_ex_rd (bvor ((_ zero_extend 1) ((_ extract 1 1) reg_0_w_stage)) (_ bv2 2)))))) (not (and (and (and (and (and (and (and (= ex_wb_rd (_ bv2 2)) (= ex_wb_reg_wen (_ bv1 1))) (= id_ex_op (_ bv0 2))) (= id_ex_reg_wen (_ bv0 1))) (= reg_0_w_stage (_ bv0 2))) (= reg_1_w_stage (_ bv1 2))) (= reg_2_w_stage (_ bv0 2))) (= reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.143 ((reg_3_w_stage (_ BitVec 2)) (id_ex_rd (_ BitVec 2)) (reg_2_w_stage (_ BitVec 2)) (reg_1_w_stage (_ BitVec 2)) (id_ex_op (_ BitVec 2)) (reg_0_w_stage (_ BitVec 2)) (id_ex_reg_wen (_ BitVec 1)) (ex_wb_reg_wen (_ BitVec 1)) (ex_wb_rd (_ BitVec 2))) Bool (and (and true (or (not (= (_ bv0 1) id_ex_reg_wen)) (= (_ bv0 1) ((_ extract 1 1) reg_1_w_stage)))) (not (and (and (and (and (and (and (and (and (= ex_wb_rd (_ bv1 2)) (= ex_wb_reg_wen (_ bv0 1))) (= id_ex_op (_ bv0 2))) (= id_ex_rd (_ bv1 2))) (= id_ex_reg_wen (_ bv0 1))) (= reg_0_w_stage (_ bv0 2))) (= reg_1_w_stage (_ bv1 2))) (= reg_2_w_stage (_ bv0 2))) (= reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.144 ((reg_3_w_stage (_ BitVec 2)) (reg_2_w_stage (_ BitVec 2)) (reg_1_w_stage (_ BitVec 2)) (reg_0_w_stage (_ BitVec 2)) (id_ex_reg_wen (_ BitVec 1)) (id_ex_op (_ BitVec 2)) (ex_wb_reg_wen (_ BitVec 1)) (ex_wb_rd (_ BitVec 2))) Bool (and (and true (or (not (= (_ bv1 1) ((_ extract 1 1) reg_1_w_stage))) (= (= reg_1_w_stage (_ bv0 2)) (= id_ex_reg_wen (_ bv0 1))))) (not (and (and (and (and (and (and (and (= ex_wb_rd (_ bv1 2)) (= ex_wb_reg_wen (_ bv0 1))) (= id_ex_op (_ bv0 2))) (= id_ex_reg_wen (_ bv0 1))) (= reg_0_w_stage (_ bv0 2))) (= reg_1_w_stage (_ bv1 2))) (= reg_2_w_stage (_ bv0 2))) (= reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.145 ((reg_3_w_stage (_ BitVec 2)) (ex_wb_reg_wen (_ BitVec 1)) (reg_2_w_stage (_ BitVec 2)) (ex_wb_rd (_ BitVec 2)) (reg_1_w_stage (_ BitVec 2)) (reg_0_w_stage (_ BitVec 2)) (id_ex_reg_wen (_ BitVec 1)) (id_ex_rd (_ BitVec 2))) Bool (and (and true (or (or (not (= (_ bv0 1) id_ex_reg_wen)) (= (_ bv0 2) id_ex_rd)) (not (= (concat (_ bv0 1) ((_ extract 1 1) reg_1_w_stage)) id_ex_rd)))) (not (and (and (and (and (and (and (= ex_wb_rd (_ bv1 2)) (= ex_wb_reg_wen (_ bv0 1))) (= id_ex_reg_wen (_ bv0 1))) (= reg_0_w_stage (_ bv0 2))) (= reg_1_w_stage (_ bv1 2))) (= reg_2_w_stage (_ bv0 2))) (= reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.146 ((reg_3_w_stage (_ BitVec 2)) (reg_2_w_stage (_ BitVec 2)) (ex_wb_rd (_ BitVec 2)) (reg_1_w_stage (_ BitVec 2)) (reg_0_w_stage (_ BitVec 2)) (id_ex_reg_wen (_ BitVec 1)) (id_ex_rd (_ BitVec 2)) (id_ex_op (_ BitVec 2)) (ex_wb_reg_wen (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (= ex_wb_rd (_ bv2 2)) (= ex_wb_reg_wen (_ bv1 1))) (= id_ex_op (_ bv2 2))) (= id_ex_rd (_ bv0 2))) (= id_ex_reg_wen (_ bv0 1))) (= reg_0_w_stage (_ bv0 2))) (= reg_1_w_stage (_ bv1 2))) (= reg_2_w_stage (_ bv0 2))) (= reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.147 ((reg_3_w_stage (_ BitVec 2)) (id_ex_rd (_ BitVec 2)) (reg_2_w_stage (_ BitVec 2)) (reg_1_w_stage (_ BitVec 2)) (ex_wb_reg_wen (_ BitVec 1)) (reg_0_w_stage (_ BitVec 2)) (id_ex_reg_wen (_ BitVec 1)) (ex_wb_rd (_ BitVec 2))) Bool (and (and (and true (or (= (_ bv0 1) ((_ extract 1 1) reg_1_w_stage)) (not (= reg_1_w_stage id_ex_rd)))) (or (not (= reg_1_w_stage (bvor ((_ zero_extend 1) ((_ extract 1 1) reg_1_w_stage)) (_ bv2 2)))) (not (= id_ex_rd (bvor ((_ zero_extend 1) ((_ extract 1 1) reg_0_w_stage)) (_ bv2 2)))))) (not (and (and (and (and (and (and (and (= ex_wb_rd (_ bv2 2)) (= ex_wb_reg_wen (_ bv1 1))) (= id_ex_rd (_ bv0 2))) (= id_ex_reg_wen (_ bv0 1))) (= reg_0_w_stage (_ bv0 2))) (= reg_1_w_stage (_ bv1 2))) (= reg_2_w_stage (_ bv0 2))) (= reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.148 ((reg_3_w_stage (_ BitVec 2)) (reg_2_w_stage (_ BitVec 2)) (reg_1_w_stage (_ BitVec 2)) (reg_0_w_stage (_ BitVec 2)) (id_ex_reg_wen (_ BitVec 1)) (ex_wb_reg_wen (_ BitVec 1)) (id_ex_rd (_ BitVec 2)) (ex_wb_rd (_ BitVec 2))) Bool (and (and true (or (= (_ bv0 1) ((_ extract 1 1) reg_1_w_stage)) (not (= id_ex_rd (bvor ((_ zero_extend 1) ((_ extract 1 1) reg_3_w_stage)) (_ bv2 2)))))) (not (and (and (and (and (and (and (= ex_wb_rd (_ bv2 2)) (= ex_wb_reg_wen (_ bv1 1))) (= id_ex_reg_wen (_ bv0 1))) (= reg_0_w_stage (_ bv0 2))) (= reg_1_w_stage (_ bv1 2))) (= reg_2_w_stage (_ bv0 2))) (= reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.149 ((reg_3_w_stage (_ BitVec 2)) (ex_wb_rd (_ BitVec 2)) (reg_2_w_stage (_ BitVec 2)) (reg_1_w_stage (_ BitVec 2)) (ex_wb_reg_wen (_ BitVec 1)) (reg_0_w_stage (_ BitVec 2)) (id_ex_reg_wen (_ BitVec 1)) (id_ex_rd (_ BitVec 2)) (id_ex_op (_ BitVec 2))) Bool (and (and true (or (= (_ bv0 1) ((_ extract 1 1) reg_1_w_stage)) (= (_ bv0 1) ((_ extract 1 1) reg_2_w_stage)))) (not (and (and (and (and (and (and (and (and (= ex_wb_rd (_ bv3 2)) (= ex_wb_reg_wen (_ bv1 1))) (= id_ex_op (_ bv0 2))) (= id_ex_rd (_ bv2 2))) (= id_ex_reg_wen (_ bv0 1))) (= reg_0_w_stage (_ bv0 2))) (= reg_1_w_stage (_ bv1 2))) (= reg_2_w_stage (_ bv1 2))) (= reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.150 ((reg_3_w_stage (_ BitVec 2)) (id_ex_rd (_ BitVec 2)) (reg_2_w_stage (_ BitVec 2)) (reg_1_w_stage (_ BitVec 2)) (reg_0_w_stage (_ BitVec 2)) (id_ex_reg_wen (_ BitVec 1)) (id_ex_op (_ BitVec 2)) (ex_wb_reg_wen (_ BitVec 1)) (ex_wb_rd (_ BitVec 2))) Bool (and (and true (or (= (_ bv0 1) ((_ extract 1 1) reg_1_w_stage)) (not (= id_ex_reg_wen ((_ extract 1 1) reg_2_w_stage))))) (not (and (and (and (and (and (and (and (and (= ex_wb_rd (_ bv2 2)) (= ex_wb_reg_wen (_ bv0 1))) (= id_ex_op (_ bv0 2))) (= id_ex_rd (_ bv0 2))) (= id_ex_reg_wen (_ bv0 1))) (= reg_0_w_stage (_ bv0 2))) (= reg_1_w_stage (_ bv1 2))) (= reg_2_w_stage (_ bv0 2))) (= reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.151 ((reg_3_w_stage (_ BitVec 2)) (id_ex_reg_wen (_ BitVec 1)) (reg_2_w_stage (_ BitVec 2)) (ex_wb_rd (_ BitVec 2)) (reg_1_w_stage (_ BitVec 2)) (reg_0_w_stage (_ BitVec 2)) (id_ex_rd (_ BitVec 2)) (id_ex_op (_ BitVec 2)) (ex_wb_reg_wen (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (= ex_wb_rd (_ bv3 2)) (= ex_wb_reg_wen (_ bv1 1))) (= id_ex_op (_ bv1 2))) (= id_ex_rd (_ bv0 2))) (= id_ex_reg_wen (_ bv0 1))) (= reg_0_w_stage (_ bv0 2))) (= reg_1_w_stage (_ bv1 2))) (= reg_2_w_stage (_ bv0 2))) (= reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.152 ((reg_3_w_stage (_ BitVec 2)) (reg_2_w_stage (_ BitVec 2)) (id_ex_rd (_ BitVec 2)) (reg_1_w_stage (_ BitVec 2)) (ex_wb_reg_wen (_ BitVec 1)) (reg_0_w_stage (_ BitVec 2)) (id_ex_reg_wen (_ BitVec 1)) (ex_wb_rd (_ BitVec 2))) Bool (and (and true (or (= (_ bv0 1) ((_ extract 1 1) reg_1_w_stage)) (= (_ bv0 1) ((_ extract 1 1) reg_3_w_stage)))) (not (and (and (and (and (and (and (and (= ex_wb_rd (_ bv3 2)) (= ex_wb_reg_wen (_ bv1 1))) (= id_ex_rd (_ bv0 2))) (= id_ex_reg_wen (_ bv0 1))) (= reg_0_w_stage (_ bv0 2))) (= reg_1_w_stage (_ bv1 2))) (= reg_2_w_stage (_ bv0 2))) (= reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.153 ((reg_3_w_stage (_ BitVec 2)) (reg_2_w_stage (_ BitVec 2)) (reg_1_w_stage (_ BitVec 2)) (reg_0_w_stage (_ BitVec 2)) (id_ex_reg_wen (_ BitVec 1)) (id_ex_rd (_ BitVec 2)) (id_ex_op (_ BitVec 2)) (ex_wb_reg_wen (_ BitVec 1)) (ex_wb_rd (_ BitVec 2))) Bool (and (and true (or (= (_ bv0 1) ((_ extract 1 1) reg_1_w_stage)) (= (= reg_1_w_stage (_ bv0 2)) (= id_ex_reg_wen (_ bv0 1))))) (not (and (and (and (and (and (and (and (and (= ex_wb_rd (_ bv2 2)) (= ex_wb_reg_wen (_ bv0 1))) (= id_ex_op (_ bv0 2))) (= id_ex_rd (_ bv3 2))) (= id_ex_reg_wen (_ bv0 1))) (= reg_0_w_stage (_ bv0 2))) (= reg_1_w_stage (_ bv1 2))) (= reg_2_w_stage (_ bv0 2))) (= reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.154 ((reg_3_w_stage (_ BitVec 2)) (reg_2_w_stage (_ BitVec 2)) (ex_wb_rd (_ BitVec 2)) (reg_1_w_stage (_ BitVec 2)) (reg_0_w_stage (_ BitVec 2)) (id_ex_reg_wen (_ BitVec 1)) (id_ex_rd (_ BitVec 2)) (id_ex_op (_ BitVec 2)) (ex_wb_reg_wen (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (= ex_wb_rd (_ bv3 2)) (= ex_wb_reg_wen (_ bv1 1))) (= id_ex_op (_ bv1 2))) (= id_ex_rd (_ bv3 2))) (= id_ex_reg_wen (_ bv0 1))) (= reg_0_w_stage (_ bv0 2))) (= reg_1_w_stage (_ bv1 2))) (= reg_2_w_stage (_ bv0 2))) (= reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.155 ((reg_3_w_stage (_ BitVec 2)) (reg_2_w_stage (_ BitVec 2)) (reg_1_w_stage (_ BitVec 2)) (reg_0_w_stage (_ BitVec 2)) (ex_wb_reg_wen (_ BitVec 1)) (id_ex_reg_wen (_ BitVec 1)) (id_ex_rd (_ BitVec 2)) (ex_wb_rd (_ BitVec 2)) (id_ex_op (_ BitVec 2))) Bool (and (and (and true (or (= (_ bv0 1) ((_ extract 1 1) reg_2_w_stage)) (not (= id_ex_rd reg_1_w_stage)))) (or (= (_ bv0 1) ((_ extract 1 1) reg_2_w_stage)) (not (= id_ex_rd (concat (_ bv0 1) ((_ extract 1 1) reg_3_w_stage)))))) (not (and (and (and (and (and (and (and (and (= ex_wb_rd (_ bv0 2)) (= ex_wb_reg_wen (_ bv1 1))) (= id_ex_op (_ bv0 2))) (= id_ex_rd (_ bv2 2))) (= id_ex_reg_wen (_ bv0 1))) (= reg_0_w_stage (_ bv0 2))) (= reg_1_w_stage (_ bv0 2))) (= reg_2_w_stage (_ bv1 2))) (= reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.156 ((reg_3_w_stage (_ BitVec 2)) (ex_wb_reg_wen (_ BitVec 1)) (reg_2_w_stage (_ BitVec 2)) (reg_1_w_stage (_ BitVec 2)) (reg_0_w_stage (_ BitVec 2)) (id_ex_reg_wen (_ BitVec 1)) (id_ex_rd (_ BitVec 2)) (id_ex_op (_ BitVec 2)) (ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= ex_wb_rd (_ bv3 2)) (= ex_wb_reg_wen (_ bv1 1))) (= id_ex_op (_ bv2 2))) (= id_ex_rd (_ bv1 2))) (= id_ex_reg_wen (_ bv0 1))) (= reg_0_w_stage (_ bv0 2))) (= reg_1_w_stage (_ bv1 2))) (= reg_2_w_stage (_ bv0 2))) (= reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.157 ((reg_3_w_stage (_ BitVec 2)) (reg_2_w_stage (_ BitVec 2)) (reg_1_w_stage (_ BitVec 2)) (id_ex_reg_wen (_ BitVec 1)) (reg_0_w_stage (_ BitVec 2)) (ex_wb_rd (_ BitVec 2)) (id_ex_rd (_ BitVec 2)) (ex_wb_reg_wen (_ BitVec 1))) Bool (and (and true (or (= (_ bv0 1) ((_ extract 1 1) reg_1_w_stage)) (not (= (bvor ((_ zero_extend 1) ((_ extract 1 1) reg_3_w_stage)) (_ bv2 2)) id_ex_rd)))) (not (and (and (and (and (and (and (and (= ex_wb_rd (_ bv3 2)) (= ex_wb_reg_wen (_ bv1 1))) (= id_ex_rd (_ bv1 2))) (= id_ex_reg_wen (_ bv0 1))) (= reg_0_w_stage (_ bv0 2))) (= reg_1_w_stage (_ bv1 2))) (= reg_2_w_stage (_ bv0 2))) (= reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.158 ((reg_3_w_stage (_ BitVec 2)) (reg_2_w_stage (_ BitVec 2)) (reg_1_w_stage (_ BitVec 2)) (reg_0_w_stage (_ BitVec 2)) (id_ex_reg_wen (_ BitVec 1)) (ex_wb_reg_wen (_ BitVec 1)) (ex_wb_rd (_ BitVec 2))) Bool (and (and true (or (not (= (_ bv1 1) ((_ extract 1 1) reg_3_w_stage))) (not (= (_ bv1 1) ((_ extract 1 1) reg_1_w_stage))))) (not (and (and (and (and (and (and (= ex_wb_rd (_ bv3 2)) (= ex_wb_reg_wen (_ bv1 1))) (= id_ex_reg_wen (_ bv0 1))) (= reg_0_w_stage (_ bv0 2))) (= reg_1_w_stage (_ bv1 2))) (= reg_2_w_stage (_ bv0 2))) (= reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.159 ((reg_3_w_stage (_ BitVec 2)) (reg_1_w_stage (_ BitVec 2)) (reg_0_w_stage (_ BitVec 2)) (id_ex_reg_wen (_ BitVec 1)) (ex_wb_reg_wen (_ BitVec 1)) (ex_wb_rd (_ BitVec 2))) Bool (and (and (and true (or (= (_ bv0 1) ((_ extract 1 1) reg_3_w_stage)) (not (= reg_3_w_stage reg_1_w_stage)))) (or (= (_ bv0 1) ((_ extract 1 1) reg_3_w_stage)) (= (_ bv0 1) ((_ extract 1 1) reg_1_w_stage)))) (not (and (and (and (and (and (= ex_wb_rd (_ bv3 2)) (= ex_wb_reg_wen (_ bv1 1))) (= id_ex_reg_wen (_ bv0 1))) (= reg_0_w_stage (_ bv0 2))) (= reg_1_w_stage (_ bv1 2))) (= reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.160 ((reg_3_w_stage (_ BitVec 2)) (id_ex_reg_wen (_ BitVec 1)) (reg_2_w_stage (_ BitVec 2)) (ex_wb_rd (_ BitVec 2)) (reg_1_w_stage (_ BitVec 2)) (reg_0_w_stage (_ BitVec 2)) (id_ex_rd (_ BitVec 2)) (id_ex_op (_ BitVec 2)) (ex_wb_reg_wen (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (= ex_wb_rd (_ bv2 2)) (= ex_wb_reg_wen (_ bv0 1))) (= id_ex_op (_ bv3 2))) (= id_ex_rd (_ bv0 2))) (= id_ex_reg_wen (_ bv0 1))) (= reg_0_w_stage (_ bv0 2))) (= reg_1_w_stage (_ bv1 2))) (= reg_2_w_stage (_ bv0 2))) (= reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.161 ((reg_3_w_stage (_ BitVec 2)) (ex_wb_rd (_ BitVec 2)) (reg_2_w_stage (_ BitVec 2)) (reg_1_w_stage (_ BitVec 2)) (reg_0_w_stage (_ BitVec 2)) (id_ex_reg_wen (_ BitVec 1)) (id_ex_op (_ BitVec 2)) (ex_wb_reg_wen (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (= ex_wb_rd (_ bv2 2)) (= ex_wb_reg_wen (_ bv0 1))) (= id_ex_op (_ bv3 2))) (= id_ex_reg_wen (_ bv0 1))) (= reg_0_w_stage (_ bv0 2))) (= reg_1_w_stage (_ bv1 2))) (= reg_2_w_stage (_ bv0 2))) (= reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.162 ((reg_3_w_stage (_ BitVec 2)) (reg_2_w_stage (_ BitVec 2)) (id_ex_op (_ BitVec 2)) (reg_1_w_stage (_ BitVec 2)) (reg_0_w_stage (_ BitVec 2)) (ex_wb_reg_wen (_ BitVec 1)) (id_ex_reg_wen (_ BitVec 1)) (ex_wb_rd (_ BitVec 2)) (id_ex_rd (_ BitVec 2))) Bool (and (and true (or (= id_ex_reg_wen ((_ extract 1 1) reg_0_w_stage)) (not (= (_ bv0 2) id_ex_rd)))) (not (and (and (and (and (and (and (and (and (= ex_wb_rd (_ bv0 2)) (= ex_wb_reg_wen (_ bv1 1))) (= id_ex_op (_ bv0 2))) (= id_ex_rd (_ bv0 2))) (= id_ex_reg_wen (_ bv0 1))) (= reg_0_w_stage (_ bv0 2))) (= reg_1_w_stage (_ bv0 2))) (= reg_2_w_stage (_ bv1 2))) (= reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.163 ((reg_3_w_stage (_ BitVec 2)) (id_ex_rd (_ BitVec 2)) (reg_2_w_stage (_ BitVec 2)) (ex_wb_reg_wen (_ BitVec 1)) (reg_1_w_stage (_ BitVec 2)) (id_ex_reg_wen (_ BitVec 1)) (reg_0_w_stage (_ BitVec 2)) (ex_wb_rd (_ BitVec 2)) (id_ex_op (_ BitVec 2))) Bool (and (and true (or (or (not (= (_ bv0 1) ((_ extract 1 1) reg_1_w_stage))) (= ((_ extract 1 1) reg_1_w_stage) ((_ extract 1 1) reg_2_w_stage))) (not (= (concat (_ bv0 1) ((_ extract 1 1) reg_1_w_stage)) id_ex_rd)))) (not (and (and (and (and (and (and (and (= ex_wb_rd (_ bv0 2)) (= ex_wb_reg_wen (_ bv1 1))) (= id_ex_op (_ bv0 2))) (= id_ex_reg_wen (_ bv0 1))) (= reg_0_w_stage (_ bv0 2))) (= reg_1_w_stage (_ bv0 2))) (= reg_2_w_stage (_ bv1 2))) (= reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.164 ((reg_3_w_stage (_ BitVec 2)) (reg_2_w_stage (_ BitVec 2)) (reg_1_w_stage (_ BitVec 2)) (reg_0_w_stage (_ BitVec 2)) (ex_wb_rd (_ BitVec 2)) (id_ex_reg_wen (_ BitVec 1)) (ex_wb_reg_wen (_ BitVec 1)) (id_ex_rd (_ BitVec 2))) Bool (and (and (and true (or (or (= ((_ extract 1 1) reg_0_w_stage) ((_ extract 1 1) reg_2_w_stage)) (not (= (concat (_ bv0 1) ((_ extract 1 1) reg_1_w_stage)) id_ex_rd))) (not (= reg_0_w_stage (concat (_ bv0 1) ((_ extract 1 1) reg_0_w_stage)))))) (or (or (not (= (_ bv0 1) ((_ extract 1 1) reg_0_w_stage))) (= ((_ extract 1 1) reg_0_w_stage) ((_ extract 1 1) reg_2_w_stage))) (not (= (concat (_ bv0 1) ((_ extract 1 1) reg_1_w_stage)) id_ex_rd)))) (not (and (and (and (and (and (and (= ex_wb_rd (_ bv0 2)) (= ex_wb_reg_wen (_ bv1 1))) (= id_ex_reg_wen (_ bv0 1))) (= reg_0_w_stage (_ bv0 2))) (= reg_1_w_stage (_ bv0 2))) (= reg_2_w_stage (_ bv1 2))) (= reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.165 ((reg_3_w_stage (_ BitVec 2)) (id_ex_reg_wen (_ BitVec 1)) (reg_2_w_stage (_ BitVec 2)) (ex_wb_rd (_ BitVec 2)) (reg_1_w_stage (_ BitVec 2)) (reg_0_w_stage (_ BitVec 2)) (id_ex_rd (_ BitVec 2)) (id_ex_op (_ BitVec 2)) (ex_wb_reg_wen (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (= ex_wb_rd (_ bv1 2)) (= ex_wb_reg_wen (_ bv1 1))) (= id_ex_op (_ bv3 2))) (= id_ex_rd (_ bv0 2))) (= id_ex_reg_wen (_ bv0 1))) (= reg_0_w_stage (_ bv0 2))) (= reg_1_w_stage (_ bv0 2))) (= reg_2_w_stage (_ bv0 2))) (= reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.166 ((reg_3_w_stage (_ BitVec 2)) (ex_wb_rd (_ BitVec 2)) (reg_2_w_stage (_ BitVec 2)) (reg_1_w_stage (_ BitVec 2)) (reg_0_w_stage (_ BitVec 2)) (id_ex_reg_wen (_ BitVec 1)) (id_ex_op (_ BitVec 2)) (ex_wb_reg_wen (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (= ex_wb_rd (_ bv1 2)) (= ex_wb_reg_wen (_ bv1 1))) (= id_ex_op (_ bv3 2))) (= id_ex_reg_wen (_ bv0 1))) (= reg_0_w_stage (_ bv0 2))) (= reg_1_w_stage (_ bv0 2))) (= reg_2_w_stage (_ bv0 2))) (= reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.167 ((id_ex_reg_wen (_ BitVec 1)) (id_ex_op (_ BitVec 2)) (ex_wb_reg_wen (_ BitVec 1))) Bool (and true (not (and (and (= ex_wb_reg_wen (_ bv1 1)) (= id_ex_op (_ bv3 2))) (= id_ex_reg_wen (_ bv0 1))))))
(define-fun assumption.168 ((reg_3_w_stage (_ BitVec 2)) (id_ex_op (_ BitVec 2)) (reg_2_w_stage (_ BitVec 2)) (reg_1_w_stage (_ BitVec 2)) (reg_0_w_stage (_ BitVec 2)) (id_ex_reg_wen (_ BitVec 1)) (id_ex_rd (_ BitVec 2)) (ex_wb_reg_wen (_ BitVec 1)) (ex_wb_rd (_ BitVec 2))) Bool (and (and true (or (= (_ bv0 1) ((_ extract 1 1) reg_1_w_stage)) (not (= ((_ extract 1 1) reg_3_w_stage) id_ex_reg_wen)))) (not (and (and (and (and (and (and (and (and (= ex_wb_rd (_ bv0 2)) (= ex_wb_reg_wen (_ bv0 1))) (= id_ex_op (_ bv0 2))) (= id_ex_rd (_ bv0 2))) (= id_ex_reg_wen (_ bv0 1))) (= reg_0_w_stage (_ bv0 2))) (= reg_1_w_stage (_ bv1 2))) (= reg_2_w_stage (_ bv0 2))) (= reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.169 ((reg_3_w_stage (_ BitVec 2)) (reg_1_w_stage (_ BitVec 2)) (reg_2_w_stage (_ BitVec 2)) (ex_wb_rd (_ BitVec 2)) (reg_0_w_stage (_ BitVec 2)) (id_ex_reg_wen (_ BitVec 1)) (id_ex_op (_ BitVec 2)) (ex_wb_reg_wen (_ BitVec 1)) (id_ex_rd (_ BitVec 2))) Bool (and (and (and true (or (not (= (_ bv2 2) reg_1_w_stage)) (not (= id_ex_rd (concat (_ bv0 1) ((_ extract 1 1) reg_2_w_stage)))))) (or (= ((_ extract 1 1) reg_1_w_stage) ((_ extract 1 1) reg_2_w_stage)) (not (= id_ex_rd (concat (_ bv0 1) ((_ extract 1 1) reg_2_w_stage)))))) (not (and (and (and (and (and (and (and (= ex_wb_rd (_ bv0 2)) (= ex_wb_reg_wen (_ bv0 1))) (= id_ex_op (_ bv0 2))) (= id_ex_reg_wen (_ bv0 1))) (= reg_0_w_stage (_ bv0 2))) (= reg_1_w_stage (_ bv1 2))) (= reg_2_w_stage (_ bv0 2))) (= reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.170 ((reg_3_w_stage (_ BitVec 2)) (ex_wb_reg_wen (_ BitVec 1)) (reg_2_w_stage (_ BitVec 2)) (reg_1_w_stage (_ BitVec 2)) (reg_0_w_stage (_ BitVec 2)) (id_ex_reg_wen (_ BitVec 1)) (ex_wb_rd (_ BitVec 2))) Bool (and (and true (or (not (= (_ bv0 1) id_ex_reg_wen)) (= ((_ extract 1 1) reg_2_w_stage) ((_ extract 1 1) reg_1_w_stage)))) (not (and (and (and (and (and (and (= ex_wb_rd (_ bv0 2)) (= ex_wb_reg_wen (_ bv0 1))) (= id_ex_reg_wen (_ bv0 1))) (= reg_0_w_stage (_ bv0 2))) (= reg_1_w_stage (_ bv1 2))) (= reg_2_w_stage (_ bv0 2))) (= reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.171 ((reg_3_w_stage (_ BitVec 2)) (id_ex_reg_wen (_ BitVec 1)) (reg_2_w_stage (_ BitVec 2)) (reg_1_w_stage (_ BitVec 2)) (reg_0_w_stage (_ BitVec 2)) (ex_wb_reg_wen (_ BitVec 1))) Bool (and (and true (or (= (_ bv1 1) id_ex_reg_wen) (= ((_ extract 1 1) reg_0_w_stage) ((_ extract 1 1) reg_1_w_stage)))) (not (and (and (and (and (and (= ex_wb_reg_wen (_ bv0 1)) (= id_ex_reg_wen (_ bv0 1))) (= reg_0_w_stage (_ bv0 2))) (= reg_1_w_stage (_ bv1 2))) (= reg_2_w_stage (_ bv0 2))) (= reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.172 ((reg_3_w_stage (_ BitVec 2)) (reg_2_w_stage (_ BitVec 2)) (reg_0_w_stage (_ BitVec 2)) (reg_1_w_stage (_ BitVec 2)) (ex_wb_reg_wen (_ BitVec 1)) (id_ex_reg_wen (_ BitVec 1)) (id_ex_rd (_ BitVec 2)) (id_ex_op (_ BitVec 2)) (ex_wb_rd (_ BitVec 2))) Bool (and (and (and true (or (or (or (or (or (= (_ bv1 1) ((_ extract 1 1) reg_2_w_stage)) (= (_ bv1 1) ((_ extract 1 1) reg_3_w_stage))) (not (= (_ bv1 1) id_ex_reg_wen))) (= (_ bv1 1) ((_ extract 1 1) reg_0_w_stage))) (not (= ((_ extract 1 1) reg_2_w_stage) (ite (= reg_0_w_stage (_ bv0 2)) (_ bv1 1) (_ bv0 1))))) (= (= reg_0_w_stage (_ bv0 2)) (= reg_1_w_stage (_ bv0 2))))) (or (or (or (= (_ bv1 1) ((_ extract 1 1) reg_2_w_stage)) (= (_ bv1 1) ((_ extract 1 1) reg_3_w_stage))) (not (= (_ bv1 1) id_ex_reg_wen))) (not (= ((_ extract 1 1) reg_1_w_stage) ((_ extract 1 1) reg_0_w_stage))))) (not (and (and (and (and (and (and (and (and (= ex_wb_rd (_ bv1 2)) (= ex_wb_reg_wen (_ bv1 1))) (= id_ex_op (_ bv0 2))) (= id_ex_rd (_ bv3 2))) (= id_ex_reg_wen (_ bv0 1))) (= reg_0_w_stage (_ bv0 2))) (= reg_1_w_stage (_ bv0 2))) (= reg_2_w_stage (_ bv0 2))) (= reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.173 ((reg_3_w_stage (_ BitVec 2)) (ex_wb_reg_wen (_ BitVec 1)) (reg_2_w_stage (_ BitVec 2)) (reg_1_w_stage (_ BitVec 2)) (reg_0_w_stage (_ BitVec 2)) (id_ex_reg_wen (_ BitVec 1)) (id_ex_rd (_ BitVec 2)) (ex_wb_rd (_ BitVec 2))) Bool (and (and (and (and (and (and true (or (or (or (not (= (_ bv0 1) ((_ extract 1 1) reg_3_w_stage))) (= ((_ extract 1 1) reg_2_w_stage) id_ex_reg_wen)) (not (= reg_0_w_stage (concat (_ bv0 1) ((_ extract 1 1) reg_0_w_stage))))) (not (= reg_1_w_stage (concat (_ bv0 1) ((_ extract 1 1) reg_3_w_stage)))))) (or (or (or (not (= ((_ extract 1 1) reg_1_w_stage) ((_ extract 1 1) reg_3_w_stage))) (not (= reg_2_w_stage reg_3_w_stage))) (= (_ bv0 1) (ite (= reg_0_w_stage (_ bv0 2)) (_ bv1 1) (_ bv0 1)))) (= (= reg_0_w_stage (_ bv0 2)) (= id_ex_reg_wen (_ bv0 1))))) (or (or (or (not (= (_ bv0 1) ((_ extract 1 1) reg_3_w_stage))) (not (= ((_ extract 1 1) reg_0_w_stage) ((_ extract 1 1) reg_2_w_stage)))) (not (= (= reg_0_w_stage (_ bv0 2)) (= id_ex_reg_wen (_ bv0 1))))) (= reg_0_w_stage (concat (_ bv0 1) ((_ extract 1 1) reg_1_w_stage))))) (or (or (not (= (_ bv0 1) ((_ extract 1 1) reg_1_w_stage))) (= ((_ extract 1 1) reg_2_w_stage) id_ex_reg_wen)) (not (= reg_0_w_stage reg_3_w_stage)))) (or (or (or (not (= (_ bv0 1) ((_ extract 1 1) reg_2_w_stage))) (= (_ bv0 1) id_ex_reg_wen)) (not (= ((_ extract 1 1) reg_1_w_stage) ((_ extract 1 1) reg_3_w_stage)))) (= (= reg_0_w_stage (_ bv0 2)) (= id_ex_reg_wen (_ bv0 1))))) (not (and (and (and (and (and (and (and (= ex_wb_rd (_ bv1 2)) (= ex_wb_reg_wen (_ bv1 1))) (= id_ex_rd (_ bv3 2))) (= id_ex_reg_wen (_ bv0 1))) (= reg_0_w_stage (_ bv0 2))) (= reg_1_w_stage (_ bv0 2))) (= reg_2_w_stage (_ bv0 2))) (= reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.174 ((reg_3_w_stage (_ BitVec 2)) (reg_1_w_stage (_ BitVec 2)) (reg_2_w_stage (_ BitVec 2)) (reg_0_w_stage (_ BitVec 2)) (id_ex_reg_wen (_ BitVec 1)) (id_ex_rd (_ BitVec 2)) (id_ex_op (_ BitVec 2)) (ex_wb_reg_wen (_ BitVec 1)) (ex_wb_rd (_ BitVec 2))) Bool (and (and (and true (or (= (_ bv0 1) ((_ extract 1 1) reg_1_w_stage)) (not (= reg_1_w_stage reg_0_w_stage)))) (or (= (_ bv0 1) ((_ extract 1 1) reg_1_w_stage)) (= (_ bv0 1) ((_ extract 1 1) reg_0_w_stage)))) (not (and (and (and (and (and (and (and (and (= ex_wb_rd (_ bv3 2)) (= ex_wb_reg_wen (_ bv1 1))) (= id_ex_op (_ bv0 2))) (= id_ex_rd (_ bv3 2))) (= id_ex_reg_wen (_ bv0 1))) (= reg_0_w_stage (_ bv1 2))) (= reg_1_w_stage (_ bv1 2))) (= reg_2_w_stage (_ bv1 2))) (= reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.175 ((reg_3_w_stage (_ BitVec 2)) (reg_2_w_stage (_ BitVec 2)) (reg_1_w_stage (_ BitVec 2)) (reg_0_w_stage (_ BitVec 2)) (id_ex_op (_ BitVec 2)) (id_ex_reg_wen (_ BitVec 1)) (id_ex_rd (_ BitVec 2)) (ex_wb_reg_wen (_ BitVec 1)) (ex_wb_rd (_ BitVec 2))) Bool (and (and (and true (or (or (= (_ bv0 1) id_ex_reg_wen) (not (= reg_1_w_stage reg_0_w_stage))) (not (= ((_ zero_extend 1) (_ bv1 1)) id_ex_rd)))) (or (or (not (= (_ bv0 1) ((_ extract 1 1) reg_1_w_stage))) (= (_ bv0 1) id_ex_reg_wen)) (not (= ((_ zero_extend 1) (_ bv1 1)) id_ex_rd)))) (not (and (and (and (and (and (and (and (and (= ex_wb_rd (_ bv1 2)) (= ex_wb_reg_wen (_ bv1 1))) (= id_ex_op (_ bv0 2))) (= id_ex_rd (_ bv1 2))) (= id_ex_reg_wen (_ bv0 1))) (= reg_0_w_stage (_ bv0 2))) (= reg_1_w_stage (_ bv0 2))) (= reg_2_w_stage (_ bv0 2))) (= reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.176 ((reg_3_w_stage (_ BitVec 2)) (id_ex_reg_wen (_ BitVec 1)) (reg_2_w_stage (_ BitVec 2)) (id_ex_rd (_ BitVec 2)) (reg_1_w_stage (_ BitVec 2)) (reg_0_w_stage (_ BitVec 2)) (id_ex_op (_ BitVec 2)) (ex_wb_reg_wen (_ BitVec 1)) (ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= ex_wb_rd (_ bv3 2)) (= ex_wb_reg_wen (_ bv1 1))) (= id_ex_op (_ bv1 2))) (= id_ex_rd (_ bv3 2))) (= id_ex_reg_wen (_ bv0 1))) (= reg_0_w_stage (_ bv1 2))) (= reg_1_w_stage (_ bv1 2))) (= reg_2_w_stage (_ bv1 2))) (= reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.177 ((reg_3_w_stage (_ BitVec 2)) (reg_0_w_stage (_ BitVec 2)) (reg_2_w_stage (_ BitVec 2)) (reg_1_w_stage (_ BitVec 2)) (ex_wb_reg_wen (_ BitVec 1)) (id_ex_reg_wen (_ BitVec 1)) (id_ex_rd (_ BitVec 2)) (ex_wb_rd (_ BitVec 2))) Bool (and (and true (or (= (_ bv0 1) ((_ extract 1 1) reg_1_w_stage)) (= (_ bv0 1) ((_ extract 1 1) reg_0_w_stage)))) (not (and (and (and (and (and (and (and (= ex_wb_rd (_ bv3 2)) (= ex_wb_reg_wen (_ bv1 1))) (= id_ex_rd (_ bv3 2))) (= id_ex_reg_wen (_ bv0 1))) (= reg_0_w_stage (_ bv1 2))) (= reg_1_w_stage (_ bv1 2))) (= reg_2_w_stage (_ bv1 2))) (= reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.178 ((reg_3_w_stage (_ BitVec 2)) (reg_2_w_stage (_ BitVec 2)) (reg_1_w_stage (_ BitVec 2)) (reg_0_w_stage (_ BitVec 2)) (ex_wb_reg_wen (_ BitVec 1)) (id_ex_reg_wen (_ BitVec 1)) (ex_wb_rd (_ BitVec 2))) Bool (and (and true (or (= (_ bv0 1) ((_ extract 1 1) reg_0_w_stage)) (= (_ bv0 1) ((_ extract 1 1) reg_1_w_stage)))) (not (and (and (and (and (and (and (= ex_wb_rd (_ bv3 2)) (= ex_wb_reg_wen (_ bv1 1))) (= id_ex_reg_wen (_ bv0 1))) (= reg_0_w_stage (_ bv1 2))) (= reg_1_w_stage (_ bv1 2))) (= reg_2_w_stage (_ bv1 2))) (= reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.179 ((reg_3_w_stage (_ BitVec 2)) (reg_2_w_stage (_ BitVec 2)) (ex_wb_rd (_ BitVec 2)) (reg_1_w_stage (_ BitVec 2)) (reg_0_w_stage (_ BitVec 2)) (id_ex_reg_wen (_ BitVec 1)) (id_ex_rd (_ BitVec 2)) (id_ex_op (_ BitVec 2)) (ex_wb_reg_wen (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (= ex_wb_rd (_ bv1 2)) (= ex_wb_reg_wen (_ bv1 1))) (= id_ex_op (_ bv2 2))) (= id_ex_rd (_ bv1 2))) (= id_ex_reg_wen (_ bv0 1))) (= reg_0_w_stage (_ bv0 2))) (= reg_1_w_stage (_ bv0 2))) (= reg_2_w_stage (_ bv0 2))) (= reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.180 ((reg_3_w_stage (_ BitVec 2)) (id_ex_rd (_ BitVec 2)) (reg_2_w_stage (_ BitVec 2)) (reg_1_w_stage (_ BitVec 2)) (reg_0_w_stage (_ BitVec 2)) (ex_wb_rd (_ BitVec 2)) (id_ex_reg_wen (_ BitVec 1)) (ex_wb_reg_wen (_ BitVec 1))) Bool (and (and (and (and true (or (or (or (or (= (_ bv0 1) id_ex_reg_wen) (not (= (_ bv0 1) ((_ extract 1 1) reg_3_w_stage)))) (not (= (_ bv0 1) ((_ extract 1 1) reg_0_w_stage)))) (= (= reg_2_w_stage (_ bv0 2)) (= id_ex_reg_wen (_ bv0 1)))) (not (= ((_ zero_extend 1) (_ bv1 1)) reg_1_w_stage)))) (or (or (or (= (_ bv0 1) id_ex_reg_wen) (not (= (_ bv0 1) ((_ extract 1 1) reg_3_w_stage)))) (= ((_ extract 1 1) reg_2_w_stage) (ite (= reg_1_w_stage (_ bv0 2)) (_ bv1 1) (_ bv0 1)))) (not (= reg_1_w_stage (concat (_ bv0 1) ((_ extract 1 1) reg_0_w_stage)))))) (or (or (or (or (= (_ bv0 1) id_ex_reg_wen) (not (= (_ bv0 1) ((_ extract 1 1) reg_1_w_stage)))) (not (= (_ bv0 1) ((_ extract 1 1) reg_3_w_stage)))) (not (= (_ bv0 1) ((_ extract 1 1) reg_0_w_stage)))) (not (= ((_ zero_extend 1) (_ bv1 1)) reg_2_w_stage)))) (not (and (and (and (and (and (and (and (= ex_wb_rd (_ bv1 2)) (= ex_wb_reg_wen (_ bv1 1))) (= id_ex_rd (_ bv1 2))) (= id_ex_reg_wen (_ bv0 1))) (= reg_0_w_stage (_ bv0 2))) (= reg_1_w_stage (_ bv0 2))) (= reg_2_w_stage (_ bv0 2))) (= reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.181 ((reg_3_w_stage (_ BitVec 2)) (reg_0_w_stage (_ BitVec 2)) (reg_2_w_stage (_ BitVec 2)) (reg_1_w_stage (_ BitVec 2)) (id_ex_reg_wen (_ BitVec 1)) (ex_wb_reg_wen (_ BitVec 1)) (ex_wb_rd (_ BitVec 2)) (id_ex_rd (_ BitVec 2))) Bool (and (and (and (and (and true (or (or (not (= ((_ extract 1 1) reg_0_w_stage) ((_ extract 1 1) reg_1_w_stage))) (= id_ex_reg_wen ((_ extract 1 1) reg_2_w_stage))) (not (= id_ex_rd reg_2_w_stage)))) (or (or (= (_ bv1 1) ((_ extract 1 1) reg_0_w_stage)) (= id_ex_reg_wen ((_ extract 1 1) reg_2_w_stage))) (not (= id_ex_rd reg_1_w_stage)))) (or (or (or (= (_ bv1 1) ((_ extract 1 1) reg_3_w_stage)) (= id_ex_reg_wen ((_ extract 1 1) reg_2_w_stage))) (not (= reg_0_w_stage (concat (_ bv0 1) ((_ extract 1 1) reg_0_w_stage))))) (not (= reg_0_w_stage (concat (_ bv0 1) ((_ extract 1 1) reg_1_w_stage)))))) (or (or (= (_ bv1 1) ((_ extract 1 1) reg_3_w_stage)) (not (= ((_ extract 1 1) reg_0_w_stage) ((_ extract 1 1) reg_1_w_stage)))) (= id_ex_reg_wen ((_ extract 1 1) reg_2_w_stage)))) (not (and (and (and (and (and (and (= ex_wb_rd (_ bv1 2)) (= ex_wb_reg_wen (_ bv1 1))) (= id_ex_reg_wen (_ bv0 1))) (= reg_0_w_stage (_ bv0 2))) (= reg_1_w_stage (_ bv0 2))) (= reg_2_w_stage (_ bv0 2))) (= reg_3_w_stage (_ bv0 2))))))
