$date
  Tue Mar 16 17:02:48 2021
$end
$version
  GHDL v0
$end
$timescale
  1 fs
$end
$scope module standard $end
$upscope $end
$scope module std_logic_1164 $end
$upscope $end
$scope module sumnb_tb $end
$var reg 4 ! a_tb[3:0] $end
$var reg 4 " b_tb[3:0] $end
$var reg 4 # s_tb[3:0] $end
$var reg 1 $ co_tb $end
$var reg 1 % control_tb $end
$scope module dut $end
$var reg 4 & a_i[3:0] $end
$var reg 4 ' b_i[3:0] $end
$var reg 1 ( control $end
$var reg 4 ) s_o[3:0] $end
$var reg 1 * co_o $end
$var reg 5 + c_aux[4:0] $end
$var reg 4 , b_aux[3:0] $end
$scope module sumnbgen(0) $end
$scope module sum1b_inst $end
$var reg 1 - a_i $end
$var reg 1 . b_i $end
$var reg 1 / ci_i $end
$var reg 1 0 s_o $end
$var reg 1 1 co_o $end
$upscope $end
$upscope $end
$scope module sumnbgen(1) $end
$scope module sum1b_inst $end
$var reg 1 2 a_i $end
$var reg 1 3 b_i $end
$var reg 1 4 ci_i $end
$var reg 1 5 s_o $end
$var reg 1 6 co_o $end
$upscope $end
$upscope $end
$scope module sumnbgen(2) $end
$scope module sum1b_inst $end
$var reg 1 7 a_i $end
$var reg 1 8 b_i $end
$var reg 1 9 ci_i $end
$var reg 1 : s_o $end
$var reg 1 ; co_o $end
$upscope $end
$upscope $end
$scope module sumnbgen(3) $end
$scope module sum1b_inst $end
$var reg 1 < a_i $end
$var reg 1 = b_i $end
$var reg 1 > ci_i $end
$var reg 1 ? s_o $end
$var reg 1 @ co_o $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
b0100 !
b0100 "
b1000 #
0$
0%
b0100 &
b0100 '
0(
b1000 )
0*
b01000 +
b0100 ,
0-
0.
0/
00
01
02
03
04
05
06
17
18
09
0:
1;
0<
0=
1>
1?
0@
#10000000
#12000000
b0001 "
b0011 #
1$
1%
b0001 '
1(
b0011 )
1*
b11001 +
b1110 ,
1/
10
13
15
1=
0?
1@
#24000000
b0101 #
0$
0%
0(
b0101 )
0*
b00000 +
b0001 ,
1.
0/
03
05
08
1:
0;
0=
0>
0?
0@
#36000000
b0011 #
1$
1%
1(
b0011 )
1*
b11001 +
b1110 ,
0.
1/
13
15
18
0:
1;
1=
1>
0?
1@
#48000000
b0101 #
0$
0%
0(
b0101 )
0*
b00000 +
b0001 ,
1.
0/
03
05
08
1:
0;
0=
0>
0?
0@
