#Build: Synplify Pro (R) Q-2020.03G-Beta1, Build 136R, May 11 2020
#install: D:\Gowin\Gowin_V1.9.5.05Beta\SynplifyPro
#OS: Windows 7 6.1
#Hostname: GZAE-AE-CAOJIE

# Tue Aug 11 11:04:04 2020

#Implementation: rev_1


Copyright (C) 1994-2020 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: Q-2020.03G-Beta1
Install: D:\Gowin\Gowin_V1.9.5.05Beta\SynplifyPro
OS: Windows 6.1

Hostname: GZAE-AE-CAOJIE

Implementation : rev_1
Synopsys HDL Compiler, Version comp202003syn, Build 137R, Built May 11 2020 09:06:37, @

@N|Running in 64-bit mode
###########################################################[

Copyright (C) 1994-2020 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: Q-2020.03G-Beta1
Install: D:\Gowin\Gowin_V1.9.5.05Beta\SynplifyPro
OS: Windows 6.1

Hostname: GZAE-AE-CAOJIE

Implementation : rev_1
Synopsys Verilog Compiler, Version comp202003syn, Build 137R, Built May 11 2020 09:06:37, @

@N|Running in 64-bit mode
@N: CG1349 :	| Running Verilog Compiler in System Verilog mode

@N: CG1350 :	| Running Verilog Compiler in Multiple File Compilation Unit mode

@I::"D:\Gowin\Gowin_V1.9.5.05Beta\SynplifyPro\lib\generic\gw2a.v" (library work)
@I::"D:\Gowin\Gowin_V1.9.5.05Beta\SynplifyPro\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"D:\Gowin\Gowin_V1.9.5.05Beta\SynplifyPro\lib\vlog\umr_capim.v" (library snps_haps)
@I::"D:\Gowin\Gowin_V1.9.5.05Beta\SynplifyPro\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"D:\Gowin\Gowin_V1.9.5.05Beta\SynplifyPro\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"D:\proj\dk_video_csi_720\src\video_top.v" (library work)
@I:"D:\proj\dk_video_csi_720\src\video_top.v":"D:\proj\dk_video_csi_720\src\frame_buffer\vfb_defines.v" (library work)
@I::"D:\proj\dk_video_csi_720\src\key_debounceN.v" (library work)
@I::"D:\proj\dk_video_csi_720\src\gowin_pll\pix_pll.v" (library work)
@I::"D:\proj\dk_video_csi_720\src\testpattern.v" (library work)
@I::"D:\proj\dk_video_csi_720\src\i2c_master\i2c_master.v" (library work)
@I::"D:\proj\dk_video_csi_720\src\ddr3_memory_interface\ddr3_memory_interface.v" (library work)
@W: CG1347 :"D:\proj\dk_video_csi_720\src\ddr3_memory_interface\ddr3_memory_interface.v":1332:9:1332:39|Duplicate defparam ALU_MODE found ! Previously declared here.
@W: CG1347 :"D:\proj\dk_video_csi_720\src\ddr3_memory_interface\ddr3_memory_interface.v":2024:9:2024:33|Duplicate defparam INIT found ! Previously declared here.
@W: CG1347 :"D:\proj\dk_video_csi_720\src\ddr3_memory_interface\ddr3_memory_interface.v":2032:9:2032:33|Duplicate defparam INIT found ! Previously declared here.
@W: CG1347 :"D:\proj\dk_video_csi_720\src\ddr3_memory_interface\ddr3_memory_interface.v":2791:9:2791:42|Duplicate defparam ALU_MODE found ! Previously declared here.
@W: CG1347 :"D:\proj\dk_video_csi_720\src\ddr3_memory_interface\ddr3_memory_interface.v":2791:9:2791:42|Duplicate defparam ALU_MODE found ! Previously declared here.
@W: CG1347 :"D:\proj\dk_video_csi_720\src\ddr3_memory_interface\ddr3_memory_interface.v":2800:9:2800:42|Duplicate defparam ALU_MODE found ! Previously declared here.
@W: CG1347 :"D:\proj\dk_video_csi_720\src\ddr3_memory_interface\ddr3_memory_interface.v":2791:9:2791:42|Duplicate defparam ALU_MODE found ! Previously declared here.
@W: CG1347 :"D:\proj\dk_video_csi_720\src\ddr3_memory_interface\ddr3_memory_interface.v":2800:9:2800:42|Duplicate defparam ALU_MODE found ! Previously declared here.
@W: CG1347 :"D:\proj\dk_video_csi_720\src\ddr3_memory_interface\ddr3_memory_interface.v":2809:9:2809:42|Duplicate defparam ALU_MODE found ! Previously declared here.
@W: CG1347 :"D:\proj\dk_video_csi_720\src\ddr3_memory_interface\ddr3_memory_interface.v":2791:9:2791:42|Duplicate defparam ALU_MODE found ! Previously declared here.
@W: CG1347 :"D:\proj\dk_video_csi_720\src\ddr3_memory_interface\ddr3_memory_interface.v":2800:9:2800:42|Duplicate defparam ALU_MODE found ! Previously declared here.
@W: CG1347 :"D:\proj\dk_video_csi_720\src\ddr3_memory_interface\ddr3_memory_interface.v":2809:9:2809:42|Duplicate defparam ALU_MODE found ! Previously declared here.
@W: CG1347 :"D:\proj\dk_video_csi_720\src\ddr3_memory_interface\ddr3_memory_interface.v":2818:9:2818:42|Duplicate defparam ALU_MODE found ! Previously declared here.
@W: CG1347 :"D:\proj\dk_video_csi_720\src\ddr3_memory_interface\ddr3_memory_interface.v":2836:9:2836:42|Duplicate defparam ALU_MODE found ! Previously declared here.
@W: CG1347 :"D:\proj\dk_video_csi_720\src\ddr3_memory_interface\ddr3_memory_interface.v":2836:9:2836:42|Duplicate defparam ALU_MODE found ! Previously declared here.
@W: CG1347 :"D:\proj\dk_video_csi_720\src\ddr3_memory_interface\ddr3_memory_interface.v":2845:9:2845:42|Duplicate defparam ALU_MODE found ! Previously declared here.
@W: CG1347 :"D:\proj\dk_video_csi_720\src\ddr3_memory_interface\ddr3_memory_interface.v":2836:9:2836:42|Duplicate defparam ALU_MODE found ! Previously declared here.
@W: CG1347 :"D:\proj\dk_video_csi_720\src\ddr3_memory_interface\ddr3_memory_interface.v":2845:9:2845:42|Duplicate defparam ALU_MODE found ! Previously declared here.
@W: CG1347 :"D:\proj\dk_video_csi_720\src\ddr3_memory_interface\ddr3_memory_interface.v":2854:9:2854:42|Duplicate defparam ALU_MODE found ! Previously declared here.
@W: CG1347 :"D:\proj\dk_video_csi_720\src\ddr3_memory_interface\ddr3_memory_interface.v":2836:9:2836:42|Duplicate defparam ALU_MODE found ! Previously declared here.
@W: CG1347 :"D:\proj\dk_video_csi_720\src\ddr3_memory_interface\ddr3_memory_interface.v":2845:9:2845:42|Duplicate defparam ALU_MODE found ! Previously declared here.
@W: CG1347 :"D:\proj\dk_video_csi_720\src\ddr3_memory_interface\ddr3_memory_interface.v":2854:9:2854:42|Duplicate defparam ALU_MODE found ! Previously declared here.
@W: CG1347 :"D:\proj\dk_video_csi_720\src\ddr3_memory_interface\ddr3_memory_interface.v":2863:9:2863:42|Duplicate defparam ALU_MODE found ! Previously declared here.
@W: CG1347 :"D:\proj\dk_video_csi_720\src\ddr3_memory_interface\ddr3_memory_interface.v":2836:9:2836:42|Duplicate defparam ALU_MODE found ! Previously declared here.
@W: CG1347 :"D:\proj\dk_video_csi_720\src\ddr3_memory_interface\ddr3_memory_interface.v":2845:9:2845:42|Duplicate defparam ALU_MODE found ! Previously declared here.
@W: CG1347 :"D:\proj\dk_video_csi_720\src\ddr3_memory_interface\ddr3_memory_interface.v":2854:9:2854:42|Duplicate defparam ALU_MODE found ! Previously declared here.
@W: CG1347 :"D:\proj\dk_video_csi_720\src\ddr3_memory_interface\ddr3_memory_interface.v":2863:9:2863:42|Duplicate defparam ALU_MODE found ! Previously declared here.
@W: CG1347 :"D:\proj\dk_video_csi_720\src\ddr3_memory_interface\ddr3_memory_interface.v":2872:9:2872:42|Duplicate defparam ALU_MODE found ! Previously declared here.
@W: CG1347 :"D:\proj\dk_video_csi_720\src\ddr3_memory_interface\ddr3_memory_interface.v":2890:9:2890:42|Duplicate defparam ALU_MODE found ! Previously declared here.
@W: CG1347 :"D:\proj\dk_video_csi_720\src\ddr3_memory_interface\ddr3_memory_interface.v":2890:9:2890:42|Duplicate defparam ALU_MODE found ! Previously declared here.
@W: CG1347 :"D:\proj\dk_video_csi_720\src\ddr3_memory_interface\ddr3_memory_interface.v":2899:9:2899:42|Duplicate defparam ALU_MODE found ! Previously declared here.
@W: CG1347 :"D:\proj\dk_video_csi_720\src\ddr3_memory_interface\ddr3_memory_interface.v":2890:9:2890:42|Duplicate defparam ALU_MODE found ! Previously declared here.
@W: CG1347 :"D:\proj\dk_video_csi_720\src\ddr3_memory_interface\ddr3_memory_interface.v":2899:9:2899:42|Duplicate defparam ALU_MODE found ! Previously declared here.
@W: CG1347 :"D:\proj\dk_video_csi_720\src\ddr3_memory_interface\ddr3_memory_interface.v":2908:9:2908:42|Duplicate defparam ALU_MODE found ! Previously declared here.
@W: CG1347 :"D:\proj\dk_video_csi_720\src\ddr3_memory_interface\ddr3_memory_interface.v":2890:9:2890:42|Duplicate defparam ALU_MODE found ! Previously declared here.
@W: CG1347 :"D:\proj\dk_video_csi_720\src\ddr3_memory_interface\ddr3_memory_interface.v":2899:9:2899:42|Duplicate defparam ALU_MODE found ! Previously declared here.
@W: CG1347 :"D:\proj\dk_video_csi_720\src\ddr3_memory_interface\ddr3_memory_interface.v":2908:9:2908:42|Duplicate defparam ALU_MODE found ! Previously declared here.
@W: CG1347 :"D:\proj\dk_video_csi_720\src\ddr3_memory_interface\ddr3_memory_interface.v":2917:9:2917:42|Duplicate defparam ALU_MODE found ! Previously declared here.
@W: CG1347 :"D:\proj\dk_video_csi_720\src\ddr3_memory_interface\ddr3_memory_interface.v":2890:9:2890:42|Duplicate defparam ALU_MODE found ! Previously declared here.
@W: CG1347 :"D:\proj\dk_video_csi_720\src\ddr3_memory_interface\ddr3_memory_interface.v":2899:9:2899:42|Duplicate defparam ALU_MODE found ! Previously declared here.
@W: CG1347 :"D:\proj\dk_video_csi_720\src\ddr3_memory_interface\ddr3_memory_interface.v":2908:9:2908:42|Duplicate defparam ALU_MODE found ! Previously declared here.
@W: CG1347 :"D:\proj\dk_video_csi_720\src\ddr3_memory_interface\ddr3_memory_interface.v":2917:9:2917:42|Duplicate defparam ALU_MODE found ! Previously declared here.
@W: CG1347 :"D:\proj\dk_video_csi_720\src\ddr3_memory_interface\ddr3_memory_interface.v":2926:9:2926:42|Duplicate defparam ALU_MODE found ! Previously declared here.
@W: CG1347 :"D:\proj\dk_video_csi_720\src\ddr3_memory_interface\ddr3_memory_interface.v":2791:9:2791:42|Duplicate defparam ALU_MODE found ! Previously declared here.
@W: CG1347 :"D:\proj\dk_video_csi_720\src\ddr3_memory_interface\ddr3_memory_interface.v":2800:9:2800:42|Duplicate defparam ALU_MODE found ! Previously declared here.
@W: CG1347 :"D:\proj\dk_video_csi_720\src\ddr3_memory_interface\ddr3_memory_interface.v":2809:9:2809:42|Duplicate defparam ALU_MODE found ! Previously declared here.
@W: CG1347 :"D:\proj\dk_video_csi_720\src\ddr3_memory_interface\ddr3_memory_interface.v":2818:9:2818:42|Duplicate defparam ALU_MODE found ! Previously declared here.
@W: CG1347 :"D:\proj\dk_video_csi_720\src\ddr3_memory_interface\ddr3_memory_interface.v":2827:9:2827:42|Duplicate defparam ALU_MODE found ! Previously declared here.
@W: CG1347 :"D:\proj\dk_video_csi_720\src\ddr3_memory_interface\ddr3_memory_interface.v":2964:9:2964:39|Duplicate defparam INIT found ! Previously declared here.
@W: CG1347 :"D:\proj\dk_video_csi_720\src\ddr3_memory_interface\ddr3_memory_interface.v":2964:9:2964:39|Duplicate defparam INIT found ! Previously declared here.
@W: CG1347 :"D:\proj\dk_video_csi_720\src\ddr3_memory_interface\ddr3_memory_interface.v":2970:9:2970:39|Duplicate defparam INIT found ! Previously declared here.
@W: CG1347 :"D:\proj\dk_video_csi_720\src\ddr3_memory_interface\ddr3_memory_interface.v":2964:9:2964:39|Duplicate defparam INIT found ! Previously declared here.
@W: CG1347 :"D:\proj\dk_video_csi_720\src\ddr3_memory_interface\ddr3_memory_interface.v":2970:9:2970:39|Duplicate defparam INIT found ! Previously declared here.
@W: CG1347 :"D:\proj\dk_video_csi_720\src\ddr3_memory_interface\ddr3_memory_interface.v":2976:9:2976:39|Duplicate defparam INIT found ! Previously declared here.
@W: CG1347 :"D:\proj\dk_video_csi_720\src\ddr3_memory_interface\ddr3_memory_interface.v":2964:9:2964:39|Duplicate defparam INIT found ! Previously declared here.
@W: CG1347 :"D:\proj\dk_video_csi_720\src\ddr3_memory_interface\ddr3_memory_interface.v":2970:9:2970:39|Duplicate defparam INIT found ! Previously declared here.
@W: CG1347 :"D:\proj\dk_video_csi_720\src\ddr3_memory_interface\ddr3_memory_interface.v":2976:9:2976:39|Duplicate defparam INIT found ! Previously declared here.
@W: CG1347 :"D:\proj\dk_video_csi_720\src\ddr3_memory_interface\ddr3_memory_interface.v":2982:9:2982:39|Duplicate defparam INIT found ! Previously declared here.
@W: CG1347 :"D:\proj\dk_video_csi_720\src\ddr3_memory_interface\ddr3_memory_interface.v":2994:9:2994:38|Duplicate defparam INIT found ! Previously declared here.
@W: CG1347 :"D:\proj\dk_video_csi_720\src\ddr3_memory_interface\ddr3_memory_interface.v":2994:9:2994:38|Duplicate defparam INIT found ! Previously declared here.
@W: CG1347 :"D:\proj\dk_video_csi_720\src\ddr3_memory_interface\ddr3_memory_interface.v":3001:9:3001:38|Duplicate defparam INIT found ! Previously declared here.
@W: CG1347 :"D:\proj\dk_video_csi_720\src\ddr3_memory_interface\ddr3_memory_interface.v":2994:9:2994:38|Duplicate defparam INIT found ! Previously declared here.
@W: CG1347 :"D:\proj\dk_video_csi_720\src\ddr3_memory_interface\ddr3_memory_interface.v":3001:9:3001:38|Duplicate defparam INIT found ! Previously declared here.
@W: CG1347 :"D:\proj\dk_video_csi_720\src\ddr3_memory_interface\ddr3_memory_interface.v":3007:9:3007:38|Duplicate defparam INIT found ! Previously declared here.
@W: CG1347 :"D:\proj\dk_video_csi_720\src\ddr3_memory_interface\ddr3_memory_interface.v":2994:9:2994:38|Duplicate defparam INIT found ! Previously declared here.
@W: CG1347 :"D:\proj\dk_video_csi_720\src\ddr3_memory_interface\ddr3_memory_interface.v":3001:9:3001:38|Duplicate defparam INIT found ! Previously declared here.
@W: CG1347 :"D:\proj\dk_video_csi_720\src\ddr3_memory_interface\ddr3_memory_interface.v":3007:9:3007:38|Duplicate defparam INIT found ! Previously declared here.
@W: CG1347 :"D:\proj\dk_video_csi_720\src\ddr3_memory_interface\ddr3_memory_interface.v":3014:9:3014:38|Duplicate defparam INIT found ! Previously declared here.
@W: CG1347 :"D:\proj\dk_video_csi_720\src\ddr3_memory_interface\ddr3_memory_interface.v":2994:9:2994:38|Duplicate defparam INIT found ! Previously declared here.
@W: CG1347 :"D:\proj\dk_video_csi_720\src\ddr3_memory_interface\ddr3_memory_interface.v":3001:9:3001:38|Duplicate defparam INIT found ! Previously declared here.
@W: CG1347 :"D:\proj\dk_video_csi_720\src\ddr3_memory_interface\ddr3_memory_interface.v":3007:9:3007:38|Duplicate defparam INIT found ! Previously declared here.
@W: CG1347 :"D:\proj\dk_video_csi_720\src\ddr3_memory_interface\ddr3_memory_interface.v":3014:9:3014:38|Duplicate defparam INIT found ! Previously declared here.
@W: CG1347 :"D:\proj\dk_video_csi_720\src\ddr3_memory_interface\ddr3_memory_interface.v":3101:9:3101:38|Duplicate defparam INIT found ! Previously declared here.
@W: CG1347 :"D:\proj\dk_video_csi_720\src\ddr3_memory_interface\ddr3_memory_interface.v":3093:9:3093:39|Duplicate defparam INIT found ! Previously declared here.
@W: CG1347 :"D:\proj\dk_video_csi_720\src\ddr3_memory_interface\ddr3_memory_interface.v":3093:9:3093:39|Duplicate defparam INIT found ! Previously declared here.
@W: CG1347 :"D:\proj\dk_video_csi_720\src\ddr3_memory_interface\ddr3_memory_interface.v":3117:9:3117:39|Duplicate defparam INIT found ! Previously declared here.
@W: CG1347 :"D:\proj\dk_video_csi_720\src\ddr3_memory_interface\ddr3_memory_interface.v":3093:9:3093:39|Duplicate defparam INIT found ! Previously declared here.
@W: CG1347 :"D:\proj\dk_video_csi_720\src\ddr3_memory_interface\ddr3_memory_interface.v":3117:9:3117:39|Duplicate defparam INIT found ! Previously declared here.
@W: CG1347 :"D:\proj\dk_video_csi_720\src\ddr3_memory_interface\ddr3_memory_interface.v":3125:9:3125:39|Duplicate defparam INIT found ! Previously declared here.
@W: CG1347 :"D:\proj\dk_video_csi_720\src\ddr3_memory_interface\ddr3_memory_interface.v":3406:9:3406:36|Duplicate defparam INIT found ! Previously declared here.
@W: CG1347 :"D:\proj\dk_video_csi_720\src\ddr3_memory_interface\ddr3_memory_interface.v":3406:9:3406:36|Duplicate defparam INIT found ! Previously declared here.
@W: CG1347 :"D:\proj\dk_video_csi_720\src\ddr3_memory_interface\ddr3_memory_interface.v":3414:9:3414:36|Duplicate defparam INIT found ! Previously declared here.
@W: CG1347 :"D:\proj\dk_video_csi_720\src\ddr3_memory_interface\ddr3_memory_interface.v":3406:9:3406:36|Duplicate defparam INIT found ! Previously declared here.
@W: CG1347 :"D:\proj\dk_video_csi_720\src\ddr3_memory_interface\ddr3_memory_interface.v":3414:9:3414:36|Duplicate defparam INIT found ! Previously declared here.
@W: CG1347 :"D:\proj\dk_video_csi_720\src\ddr3_memory_interface\ddr3_memory_interface.v":3422:9:3422:36|Duplicate defparam INIT found ! Previously declared here.
@W: CG1347 :"D:\proj\dk_video_csi_720\src\ddr3_memory_interface\ddr3_memory_interface.v":3406:9:3406:36|Duplicate defparam INIT found ! Previously declared here.
@W: CG1347 :"D:\proj\dk_video_csi_720\src\ddr3_memory_interface\ddr3_memory_interface.v":3414:9:3414:36|Duplicate defparam INIT found ! Previously declared here.
@W: CG1347 :"D:\proj\dk_video_csi_720\src\ddr3_memory_interface\ddr3_memory_interface.v":3422:9:3422:36|Duplicate defparam INIT found ! Previously declared here.
@W: CG1347 :"D:\proj\dk_video_csi_720\src\ddr3_memory_interface\ddr3_memory_interface.v":3430:9:3430:36|Duplicate defparam INIT found ! Previously declared here.
@W: CG1347 :"D:\proj\dk_video_csi_720\src\ddr3_memory_interface\ddr3_memory_interface.v":3406:9:3406:36|Duplicate defparam INIT found ! Previously declared here.
@W: CG1347 :"D:\proj\dk_video_csi_720\src\ddr3_memory_interface\ddr3_memory_interface.v":3414:9:3414:36|Duplicate defparam INIT found ! Previously declared here.
@W: CG1347 :"D:\proj\dk_video_csi_720\src\ddr3_memory_interface\ddr3_memory_interface.v":3422:9:3422:36|Duplicate defparam INIT found ! Previously declared here.
@W: CG1347 :"D:\proj\dk_video_csi_720\src\ddr3_memory_interface\ddr3_memory_interface.v":3430:9:3430:36|Duplicate defparam INIT found ! Previously declared here.
@W: CG1347 :"D:\proj\dk_video_csi_720\src\ddr3_memory_interface\ddr3_memory_interface.v":3438:9:3438:36|Duplicate defparam INIT found ! Previously declared here.
@W: CG1347 :"D:\proj\dk_video_csi_720\src\ddr3_memory_interface\ddr3_memory_interface.v":3406:9:3406:36|Duplicate defparam INIT found ! Previously declared here.
@W: CG1347 :"D:\proj\dk_video_csi_720\src\ddr3_memory_interface\ddr3_memory_interface.v":3414:9:3414:36|Duplicate defparam INIT found ! Previously declared here.
@W: CG1347 :"D:\proj\dk_video_csi_720\src\ddr3_memory_interface\ddr3_memory_interface.v":3422:9:3422:36|Duplicate defparam INIT found ! Previously declared here.
@W: CG1347 :"D:\proj\dk_video_csi_720\src\ddr3_memory_interface\ddr3_memory_interface.v":3430:9:3430:36|Duplicate defparam INIT found ! Previously declared here.
@W: CG1347 :"D:\proj\dk_video_csi_720\src\ddr3_memory_interface\ddr3_memory_interface.v":3438:9:3438:36|Duplicate defparam INIT found ! Previously declared here.
@W: CG1347 :"D:\proj\dk_video_csi_720\src\ddr3_memory_interface\ddr3_memory_interface.v":3446:9:3446:36|Duplicate defparam INIT found ! Previously declared here.

Only the first 100 messages of id 'CG1347' are reported. To see all messages use 'report_messages -log D:\proj\dk_video_csi_720\impl\synthesize\rev_1\synlog\dk_video_compiler.srr -id CG1347' in the Tcl shell. To see all messages in future runs, use the command 'message_override -limit {CG1347} -count unlimited' in the Tcl shell.
@I::"D:\proj\dk_video_csi_720\src\frame_buffer\vfb_top.v" (library work)
@I::"D:\proj\dk_video_csi_720\src\syn_code\syn_gen.v" (library work)
@I::"D:\proj\dk_video_csi_720\src\ov5647_init\I2C_Interface.v" (library work)
@I::"D:\proj\dk_video_csi_720\src\ov5647_init\OV5647_Controller.v" (library work)
@I::"D:\proj\dk_video_csi_720\src\ov5647_init\OV5647_Registers.v" (library work)
@I::"D:\proj\dk_video_csi_720\src\mipi_csi\control_capture_lane2.v" (library work)
@I::"D:\proj\dk_video_csi_720\src\mipi_csi\DPHY_RX_TOP\DPHY_RX_TOP.v" (library work)
@I::"D:\proj\dk_video_csi_720\src\frame_buffer\fifo\fifo_dma_read_128_16.v" (library work)
@I::"D:\proj\dk_video_csi_720\src\frame_buffer\fifo\fifo_dma_write_16_128.v" (library work)
@I::"D:\proj\dk_video_csi_720\src\mipi_csi\CSI2RAW8.v" (library work)
@I::"D:\proj\dk_video_csi_720\src\mipi_csi\pll_8bit_2lane.v" (library work)
@I::"D:\proj\dk_video_csi_720\src\mipi_csi\fifo_top\fifo16b_8b.v" (library work)
@I::"D:\proj\dk_video_csi_720\src\mipi_csi\raw8_lane2.v" (library work)
@I::"D:\proj\dk_video_csi_720\src\bayer_to_rgb\bayer_rgb.v" (library work)
@I::"D:\proj\dk_video_csi_720\src\bayer_to_rgb\ram_line.v" (library work)
@I::"D:\proj\dk_video_csi_720\src\bayer_to_rgb\shift_line.v" (library work)
@I::"D:\proj\dk_video_csi_720\src\bayer_to_rgb\video_format_detect.v" (library work)
@I::"D:\proj\dk_video_csi_720\src\frame_buffer\vfb_wrapper.vp" (library work)
@I::"D:\proj\dk_video_csi_720\src\TMDS_PLL\TMDS_PLL.v" (library work)
@I::"D:\proj\dk_video_csi_720\src\dvi_tx_top\dvi_tx_defines.v" (library work)
@I::"D:\proj\dk_video_csi_720\src\dvi_tx_top\dvi_tx_top.v" (library work)
@I::"D:\proj\dk_video_csi_720\src\dvi_tx_top\rgb2dvi.v" (library work)
Verilog syntax check successful!
File D:\proj\dk_video_csi_720\src\video_top.v changed - recompiling
Selecting top level module video_top
@N: CG364 :"D:\proj\dk_video_csi_720\src\key_debounceN.v":35:7:35:19|Synthesizing module key_debounceN in library work.

	DEBCNT1=32'b00000010111110101111000010000000
	DEBCNT2=32'b00001011111010111100001000000000
   Generated name = key_debounceN_50000000_200000000
@N: CG179 :"D:\proj\dk_video_csi_720\src\key_debounceN.v":77:15:77:17|Removing redundant assignment.
@N: CG179 :"D:\proj\dk_video_csi_720\src\key_debounceN.v":92:22:92:31|Removing redundant assignment.
@N: CG179 :"D:\proj\dk_video_csi_720\src\key_debounceN.v":104:22:104:31|Removing redundant assignment.
Running optimization stage 1 on key_debounceN_50000000_200000000 .......
@N: CG364 :"D:\proj\dk_video_csi_720\src\key_debounceN.v":35:7:35:19|Synthesizing module key_debounceN in library work.

	DEBCNT1=32'b00000010111110101111000010000000
	DEBCNT2=32'b00000101111101011110000100000000
   Generated name = key_debounceN_50000000_100000000
Running optimization stage 1 on key_debounceN_50000000_100000000 .......
@N: CG364 :"D:\Gowin\Gowin_V1.9.5.05Beta\SynplifyPro\lib\generic\gw2a.v":2340:7:2340:9|Synthesizing module PLL in library work.
Running optimization stage 1 on PLL .......
@N: CG364 :"D:\proj\dk_video_csi_720\src\gowin_pll\pix_pll.v":8:7:8:13|Synthesizing module pix_pll in library work.
Running optimization stage 1 on pix_pll .......
@N: CG364 :"D:\proj\dk_video_csi_720\src\ov5647_init\OV5647_Registers.v":1:7:1:22|Synthesizing module OV5647_Registers in library work.
@N: CG179 :"D:\proj\dk_video_csi_720\src\ov5647_init\OV5647_Registers.v":49:20:49:27|Removing redundant assignment.
Running optimization stage 1 on OV5647_Registers .......
@N: CG364 :"D:\proj\dk_video_csi_720\src\ov5647_init\I2C_Interface.v":14:7:14:19|Synthesizing module I2C_Interface in library work.

	SID=8'b01101100
	id=8'b01101100
   Generated name = I2C_Interface_108_108
@N: CG179 :"D:\proj\dk_video_csi_720\src\ov5647_init\I2C_Interface.v":183:26:183:32|Removing redundant assignment.
@N: CG179 :"D:\proj\dk_video_csi_720\src\ov5647_init\I2C_Interface.v":184:17:184:23|Removing redundant assignment.
Running optimization stage 1 on I2C_Interface_108_108 .......
@A: CL291 :"D:\proj\dk_video_csi_720\src\ov5647_init\I2C_Interface.v":56:4:56:9|Register sioc_temp with asynchronous load is being synthesized in compatability mode. A synthesis/simulation mismatch is possible.
@W: CL254 :"D:\proj\dk_video_csi_720\src\ov5647_init\I2C_Interface.v":56:4:56:9|A possible syn_keep on a reg that results in sequential logic - assuming that a tristate can be transmitted through : signal name could change
@W: CL254 :"D:\proj\dk_video_csi_720\src\ov5647_init\I2C_Interface.v":44:4:44:9|A possible syn_keep on a reg that results in sequential logic - assuming that a tristate can be transmitted through : signal name could change
@W: CL254 :"D:\proj\dk_video_csi_720\src\ov5647_init\I2C_Interface.v":56:4:56:9|A possible syn_keep on a reg that results in sequential logic - assuming that a tristate can be transmitted through : signal name could change
@W: CL169 :"D:\proj\dk_video_csi_720\src\ov5647_init\I2C_Interface.v":44:4:44:9|Pruning unused register siod_temp_cl. Make sure that there are no unused intermediate registers.
@N: CG364 :"D:\proj\dk_video_csi_720\src\ov5647_init\OV5647_Controller.v":1:7:1:23|Synthesizing module OV5647_Controller in library work.
@N: CG179 :"D:\proj\dk_video_csi_720\src\ov5647_init\OV5647_Controller.v":38:13:38:15|Removing redundant assignment.
@N: CG179 :"D:\proj\dk_video_csi_720\src\ov5647_init\OV5647_Controller.v":51:16:51:19|Removing redundant assignment.
@N: CG179 :"D:\proj\dk_video_csi_720\src\ov5647_init\OV5647_Controller.v":62:16:62:21|Removing redundant assignment.
@N: CG179 :"D:\proj\dk_video_csi_720\src\ov5647_init\OV5647_Controller.v":73:16:73:21|Removing redundant assignment.
Running optimization stage 1 on OV5647_Controller .......
@N: CG364 :"D:\Gowin\Gowin_V1.9.5.05Beta\SynplifyPro\lib\generic\gw2a.v":2405:7:2405:9|Synthesizing module GSR in library work.
Running optimization stage 1 on GSR .......
@N: CG364 :"D:\Gowin\Gowin_V1.9.5.05Beta\SynplifyPro\lib\generic\gw2a.v":360:7:360:9|Synthesizing module INV in library work.
Running optimization stage 1 on INV .......
@N: CG364 :"D:\Gowin\Gowin_V1.9.5.05Beta\SynplifyPro\lib\generic\gw2a.v":380:7:380:11|Synthesizing module IOBUF in library work.
Running optimization stage 1 on IOBUF .......
Running optimization stage 1 on TLVDS_IBUF .......
Running optimization stage 1 on LUT1 .......
Running optimization stage 1 on LUT2 .......
Running optimization stage 1 on DFFCE .......
Running optimization stage 1 on DFFPE .......
Running optimization stage 1 on IODELAY .......
Running optimization stage 1 on CLKDIV .......
Running optimization stage 1 on DHCEN .......
Running optimization stage 1 on IDES8 .......
Running optimization stage 1 on GND .......
Running optimization stage 1 on VCC .......
Running optimization stage 1 on \~idesx4.DPHY_RX_TOP_  .......
Running optimization stage 1 on MUX2_LUT5 .......
Running optimization stage 1 on MUX2_LUT6 .......
Running optimization stage 1 on LUT4 .......
Running optimization stage 1 on LUT3 .......
Running optimization stage 1 on DFFC .......
Running optimization stage 1 on \~word_aligner.DPHY_RX_TOP_  .......
Running optimization stage 1 on \~word_aligner.DPHY_RX_TOP__1  .......
Running optimization stage 1 on DFFE .......
Running optimization stage 1 on RAM16SDP4 .......
Running optimization stage 1 on \~lane_align_FIFO.DPHY_RX_TOP_  .......
Running optimization stage 1 on \~lane_align_FIFO.DPHY_RX_TOP__1  .......
Running optimization stage 1 on \~lane_aligner.DPHY_RX_TOP__2s  .......
Running optimization stage 1 on \~Aligner.DPHY_RX_TOP__2s_1s_1s  .......
Running optimization stage 1 on \~IO_Ctrl_RX.DPHY_RX_TOP_  .......
Running optimization stage 1 on \~DPHY_RX.DPHY_RX_TOP_  .......
@N: CG364 :"D:\proj\dk_video_csi_720\src\mipi_csi\DPHY_RX_TOP\DPHY_RX_TOP.v":5095:7:5095:17|Synthesizing module DPHY_RX_TOP in library work.
Running optimization stage 1 on DPHY_RX_TOP .......
@W: CL168 :"D:\proj\dk_video_csi_720\src\mipi_csi\DPHY_RX_TOP\DPHY_RX_TOP.v":5272:6:5272:11|Removing instance GND_cZ because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@N: CG364 :"D:\proj\dk_video_csi_720\src\mipi_csi\control_capture_lane2.v":1:7:1:27|Synthesizing module control_capture_lane2 in library work.

	bus_width=32'b00000000000000000000000000001000
	lane_width=32'b00000000000000000000000000000010
	format=32'b01010010010000010101011100111000
   Generated name = control_capture_lane2_8s_2s_RAW8
@N: CG179 :"D:\proj\dk_video_csi_720\src\mipi_csi\control_capture_lane2.v":62:9:62:11|Removing redundant assignment.
@N: CG179 :"D:\proj\dk_video_csi_720\src\mipi_csi\control_capture_lane2.v":113:14:113:21|Removing redundant assignment.
@W: CG133 :"D:\proj\dk_video_csi_720\src\mipi_csi\control_capture_lane2.v":19:19:19:23|Object error is declared but not assigned. Either assign a value or remove the declaration.
Running optimization stage 1 on control_capture_lane2_8s_2s_RAW8 .......
@W: CL271 :"D:\proj\dk_video_csi_720\src\mipi_csi\control_capture_lane2.v":122:0:122:5|Pruning unused bits 4 to 3 of q_lv[4:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL271 :"D:\proj\dk_video_csi_720\src\mipi_csi\control_capture_lane2.v":91:0:91:5|Pruning unused bits 4 to 1 of q_fv[4:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
Running optimization stage 1 on DFFP .......
Running optimization stage 1 on DFFNP .......
Running optimization stage 1 on SDP .......
Running optimization stage 1 on ALU .......
Running optimization stage 1 on \~fifo.fifo16b_8b_  .......
@N: CG364 :"D:\proj\dk_video_csi_720\src\mipi_csi\fifo_top\fifo16b_8b.v":1612:7:1612:16|Synthesizing module fifo16b_8b in library work.
Running optimization stage 1 on fifo16b_8b .......
@W: CL168 :"D:\proj\dk_video_csi_720\src\mipi_csi\fifo_top\fifo16b_8b.v":1668:6:1668:11|Removing instance GND_cZ because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@N: CG364 :"D:\proj\dk_video_csi_720\src\mipi_csi\raw8_lane2.v":2:7:2:16|Synthesizing module raw8_lane2 in library work.

	bus_width=32'b00000000000000000000000000001000
	lane_width=32'b00000000000000000000000000000010
   Generated name = raw8_lane2_8s_2s
@W: CS263 :"D:\proj\dk_video_csi_720\src\mipi_csi\raw8_lane2.v":30:8:30:14|Port-width mismatch for port Q. The port definition is 8 bits, but the actual port connection bit width is 9. Adjust either the definition or the instantiation of this port.
Running optimization stage 1 on raw8_lane2_8s_2s .......
@N: CG364 :"D:\proj\dk_video_csi_720\src\mipi_csi\pll_8bit_2lane.v":9:7:9:20|Synthesizing module pll_8bit_2lane in library work.
Running optimization stage 1 on pll_8bit_2lane .......
@N: CG364 :"D:\proj\dk_video_csi_720\src\mipi_csi\CSI2RAW8.v":1:7:1:14|Synthesizing module CSI2RAW8 in library work.
@W: CG781 :"D:\proj\dk_video_csi_720\src\mipi_csi\CSI2RAW8.v":110:21:110:21|Input line_length_detect on instance u_control_capture is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\proj\dk_video_csi_720\src\mipi_csi\CSI2RAW8.v":111:14:111:14|Input line_length on instance u_control_capture is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CS263 :"D:\proj\dk_video_csi_720\src\mipi_csi\CSI2RAW8.v":127:11:127:17|Port-width mismatch for port pixdata. The port definition is 9 bits, but the actual port connection bit width is 8. Adjust either the definition or the instantiation of this port.
@W: CG133 :"D:\proj\dk_video_csi_720\src\mipi_csi\CSI2RAW8.v":29:12:29:21|Object lp_out_dly is declared but not assigned. Either assign a value or remove the declaration.
Running optimization stage 1 on CSI2RAW8 .......
@N: CG364 :"D:\proj\dk_video_csi_720\src\bayer_to_rgb\video_format_detect.v":17:7:17:25|Synthesizing module video_format_detect in library work.
@N: CG179 :"D:\proj\dk_video_csi_720\src\bayer_to_rgb\video_format_detect.v":67:14:67:17|Removing redundant assignment.
@N: CG179 :"D:\proj\dk_video_csi_720\src\bayer_to_rgb\video_format_detect.v":77:17:77:23|Removing redundant assignment.
@N: CG179 :"D:\proj\dk_video_csi_720\src\bayer_to_rgb\video_format_detect.v":96:26:96:36|Removing redundant assignment.
Running optimization stage 1 on video_format_detect .......
@N: CG364 :"D:\proj\dk_video_csi_720\src\bayer_to_rgb\ram_line.v":12:7:12:14|Synthesizing module ram_line in library work.

	ADDR_WIDTH=32'b00000000000000000000000000001011
	DATA_WIDTH=32'b00000000000000000000000000001000
   Generated name = ram_line_11s_8s
@N: CG179 :"D:\proj\dk_video_csi_720\src\bayer_to_rgb\ram_line.v":40:7:40:7|Removing redundant assignment.
Running optimization stage 1 on ram_line_11s_8s .......
@N: CL134 :"D:\proj\dk_video_csi_720\src\bayer_to_rgb\ram_line.v":29:0:29:5|Found RAM ram, depth=2048, width=8
@N: CG364 :"D:\proj\dk_video_csi_720\src\bayer_to_rgb\shift_line.v":12:7:12:16|Synthesizing module shift_line in library work.

	ADDR_WIDTH=32'b00000000000000000000000000001011
	DATA_WIDTH=32'b00000000000000000000000000001000
   Generated name = shift_line_11s_8s
@N: CG179 :"D:\proj\dk_video_csi_720\src\bayer_to_rgb\shift_line.v":55:20:55:31|Removing redundant assignment.
@N: CG179 :"D:\proj\dk_video_csi_720\src\bayer_to_rgb\shift_line.v":65:21:65:33|Removing redundant assignment.
Running optimization stage 1 on shift_line_11s_8s .......
@N: CG364 :"D:\proj\dk_video_csi_720\src\bayer_to_rgb\bayer_rgb.v":12:7:12:15|Synthesizing module bayer_rgb in library work.
@N: CG179 :"D:\proj\dk_video_csi_720\src\bayer_to_rgb\bayer_rgb.v":103:16:103:21|Removing redundant assignment.
@N: CG179 :"D:\proj\dk_video_csi_720\src\bayer_to_rgb\bayer_rgb.v":119:16:119:21|Removing redundant assignment.
Running optimization stage 1 on bayer_rgb .......
@W: CL271 :"D:\proj\dk_video_csi_720\src\bayer_to_rgb\bayer_rgb.v":141:0:141:5|Pruning unused bits 15 to 1 of dehcnt_d1[15:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
Running optimization stage 1 on \~fifo.fifo_dma_write_16_128_  .......
Running optimization stage 1 on fifo_dma_write_16_128 .......
Running optimization stage 1 on dma_write_ctrl_1024s_28s_128s_16s_16s_64s_64s_6s_8s .......
Running optimization stage 1 on SDPX9 .......
Running optimization stage 1 on \~fifo.fifo_dma_read_128_16_  .......
Running optimization stage 1 on fifo_dma_read_128_16 .......
Running optimization stage 1 on dma_read_ctrl_1024s_28s_128s_16s_16s_64s_128s_6s_8s .......
Running optimization stage 1 on dma_frame_ctrl_8388608_28s .......
Running optimization stage 1 on dma_frame_buffer_8388608_1024s_1024s_28s_128s_16s_16s .......
Running optimization stage 1 on dma_bus_arbiter_28s_128s_1_2_4_8 .......
Running optimization stage 1 on vfb_wrapper_8388608_1024s_1024s_28s_128s_16s_16s .......
@N: CG364 :"D:\proj\dk_video_csi_720\src\frame_buffer\vfb_top.v":26:7:26:13|Synthesizing module vfb_top in library work.

	IMAGE_SIZE=28'b0000100000000000000000000000
	BURST_WRITE_LENGTH=32'b00000000000000000000010000000000
	BURST_READ_LENGTH=32'b00000000000000000000010000000000
	ADDR_WIDTH=32'b00000000000000000000000000011100
	DATA_WIDTH=32'b00000000000000000000000010000000
	DQ_WIDTH=32'b00000000000000000000000000010000
	VIDEO_WIDTH=32'b00000000000000000000000000010000
   Generated name = vfb_top_8388608_1024s_1024s_28s_128s_16s_16s
Running optimization stage 1 on vfb_top_8388608_1024s_1024s_28s_128s_16s_16s .......
Running optimization stage 1 on ELVDS_IOBUF .......
Running optimization stage 1 on TBUF .......
Running optimization stage 1 on ELVDS_OBUF .......
Running optimization stage 1 on OBUF .......
Running optimization stage 1 on DLL .......
Running optimization stage 1 on DFFR .......
Running optimization stage 1 on DFF .......
Running optimization stage 1 on DFFS .......
Running optimization stage 1 on OSER8 .......
Running optimization stage 1 on \DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io .......
Running optimization stage 1 on RAM16SDP2 .......
Running optimization stage 1 on \DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/u_cmd_fifo .......
Running optimization stage 1 on \DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane .......
Running optimization stage 1 on \DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/u_ddr_phy_wd/u_fifo_ctrl .......
Running optimization stage 1 on DL .......
Running optimization stage 1 on \DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/u_ddr_phy_wd/u_mem_sync .......
Running optimization stage 1 on OSER8_MEM .......
Running optimization stage 1 on IDES8_MEM .......
Running optimization stage 1 on DQS .......
Running optimization stage 1 on \DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io  .......
Running optimization stage 1 on DFFRE .......
Running optimization stage 1 on DFFSE .......
Running optimization stage 1 on \DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[1].u_ddr_phy_data_lane/u_out_fifo  .......
Running optimization stage 1 on \DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[1].u_ddr_phy_data_lane/u_in_fifo  .......
Running optimization stage 1 on \DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[1].u_ddr_phy_data_lane  .......
Running optimization stage 1 on \DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io  .......
Running optimization stage 1 on \DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[0].u_ddr_phy_data_lane/u_out_fifo  .......
Running optimization stage 1 on SDPX9B .......
Running optimization stage 1 on \DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[0].u_ddr_phy_data_lane/u_in_fifo  .......
Running optimization stage 1 on \DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[0].u_ddr_phy_data_lane  .......
Running optimization stage 1 on \DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/u_ddr_phy_wd .......
Running optimization stage 1 on \DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/u_ddr_init .......
Running optimization stage 1 on \DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top .......
Running optimization stage 1 on \DDR3_Memory_Interface_Top/gw3mc_top/u_gwmc_top/gw_cmd0 .......
Running optimization stage 1 on \DDR3_Memory_Interface_Top/gw3mc_top/u_gwmc_top/gwmc_bank_ctrl .......
Running optimization stage 1 on \DDR3_Memory_Interface_Top/gw3mc_top/u_gwmc_top/gwmc_timing_ctrl .......

Only the first 100 messages of id 'CG364' are reported. To see all messages use 'report_messages -log D:\proj\dk_video_csi_720\impl\synthesize\rev_1\synlog\dk_video_compiler.srr -id CG364' in the Tcl shell. To see all messages in future runs, use the command 'message_override -limit {CG364} -count unlimited' in the Tcl shell.
Running optimization stage 1 on \DDR3_Memory_Interface_Top/gw3mc_top/u_gwmc_top/gw_wr_data0/wr_fifo .......
Running optimization stage 1 on \DDR3_Memory_Interface_Top/gw3mc_top/u_gwmc_top/gw_wr_data0 .......
Running optimization stage 1 on \DDR3_Memory_Interface_Top/gw3mc_top/u_gwmc_top/gw_rd_data0 .......
Running optimization stage 1 on \DDR3_Memory_Interface_Top/gw3mc_top/u_gwmc_top/gwmc_rank_ctrl .......
Running optimization stage 1 on \DDR3_Memory_Interface_Top/gw3mc_top/u_gwmc_top .......
Running optimization stage 1 on \DDR3_Memory_Interface_Top/gw3mc_top .......
Running optimization stage 1 on DDR3_Memory_Interface_Top .......
@W: CL168 :"D:\proj\dk_video_csi_720\src\ddr3_memory_interface\ddr3_memory_interface.v":42547:6:42547:11|Removing instance VCC_cZ because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@W: CL168 :"D:\proj\dk_video_csi_720\src\ddr3_memory_interface\ddr3_memory_interface.v":42171:6:42171:17|Removing instance GND_ins10961 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@N: CG179 :"D:\proj\dk_video_csi_720\src\syn_code\syn_gen.v":66:13:66:17|Removing redundant assignment.
Running optimization stage 1 on syn_gen .......
Running optimization stage 1 on TMDS_PLL .......
Running optimization stage 1 on TMDS8b10b .......
Running optimization stage 1 on OSER10 .......
Running optimization stage 1 on rgb2dvi .......
Running optimization stage 1 on DVI_TX_Top .......
@W: CG781 :"D:\proj\dk_video_csi_720\src\video_top.v":415:21:415:21|Input sr_req on instance DDR3_Memory_Interface_Top_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\proj\dk_video_csi_720\src\video_top.v":416:21:416:21|Input ref_req on instance DDR3_Memory_Interface_Top_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG360 :"D:\proj\dk_video_csi_720\src\video_top.v":91:12:91:20|Removing wire tp0_vs_in, as there is no assignment to it.
@W: CG360 :"D:\proj\dk_video_csi_720\src\video_top.v":92:12:92:20|Removing wire tp0_hs_in, as there is no assignment to it.
@W: CG360 :"D:\proj\dk_video_csi_720\src\video_top.v":93:12:93:20|Removing wire tp0_de_in, as there is no assignment to it.
@W: CG360 :"D:\proj\dk_video_csi_720\src\video_top.v":94:12:94:21|Removing wire tp0_data_r, as there is no assignment to it.
@W: CG360 :"D:\proj\dk_video_csi_720\src\video_top.v":95:12:95:21|Removing wire tp0_data_g, as there is no assignment to it.
@W: CG360 :"D:\proj\dk_video_csi_720\src\video_top.v":96:12:96:21|Removing wire tp0_data_b, as there is no assignment to it.
@W: CG133 :"D:\proj\dk_video_csi_720\src\video_top.v":98:12:98:15|Object vs_r is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"D:\proj\dk_video_csi_720\src\video_top.v":99:12:99:17|Object cnt_vs is declared but not assigned. Either assign a value or remove the declaration.
@W: CG360 :"D:\proj\dk_video_csi_720\src\video_top.v":109:12:109:17|Removing wire hs_rgb, as there is no assignment to it.
@W: CG360 :"D:\proj\dk_video_csi_720\src\video_top.v":116:13:116:22|Removing wire vd_2fp_clk, as there is no assignment to it.
@W: CG360 :"D:\proj\dk_video_csi_720\src\video_top.v":117:13:117:21|Removing wire vd_2fp_vs, as there is no assignment to it.
@W: CG360 :"D:\proj\dk_video_csi_720\src\video_top.v":118:13:118:21|Removing wire vd_2fp_hs, as there is no assignment to it.
@W: CG360 :"D:\proj\dk_video_csi_720\src\video_top.v":119:13:119:21|Removing wire vd_2fp_de, as there is no assignment to it.
@W: CG360 :"D:\proj\dk_video_csi_720\src\video_top.v":120:13:120:23|Removing wire vd_2fp_data, as there is no assignment to it.
@W: CG360 :"D:\proj\dk_video_csi_720\src\video_top.v":123:13:123:19|Removing wire uni_clk, as there is no assignment to it.
@W: CG360 :"D:\proj\dk_video_csi_720\src\video_top.v":124:13:124:18|Removing wire uni_vs, as there is no assignment to it.
@W: CG360 :"D:\proj\dk_video_csi_720\src\video_top.v":125:13:125:18|Removing wire uni_hs, as there is no assignment to it.
@W: CG360 :"D:\proj\dk_video_csi_720\src\video_top.v":126:13:126:18|Removing wire uni_de, as there is no assignment to it.
@W: CG360 :"D:\proj\dk_video_csi_720\src\video_top.v":127:13:127:20|Removing wire uni_data, as there is no assignment to it.
Running optimization stage 1 on video_top .......
@W: CL168 :"D:\proj\dk_video_csi_720\src\video_top.v":232:8:232:19|Removing instance pix_pll_inst because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@W: CL271 :"D:\proj\dk_video_csi_720\src\video_top.v":472:0:472:5|Pruning unused bits 4 to 2 of Pout_de_dn[4:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
Running optimization stage 2 on video_top .......
@W: CL190 :"D:\proj\dk_video_csi_720\src\video_top.v":214:0:214:5|Optimizing register bit run_cnt[26] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"D:\proj\dk_video_csi_720\src\video_top.v":214:0:214:5|Optimizing register bit run_cnt[27] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"D:\proj\dk_video_csi_720\src\video_top.v":214:0:214:5|Optimizing register bit run_cnt[28] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"D:\proj\dk_video_csi_720\src\video_top.v":214:0:214:5|Optimizing register bit run_cnt[29] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"D:\proj\dk_video_csi_720\src\video_top.v":214:0:214:5|Optimizing register bit run_cnt[30] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"D:\proj\dk_video_csi_720\src\video_top.v":214:0:214:5|Optimizing register bit run_cnt[31] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL279 :"D:\proj\dk_video_csi_720\src\video_top.v":214:0:214:5|Pruning register bits 31 to 26 of run_cnt[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@N: CL159 :"D:\proj\dk_video_csi_720\src\video_top.v":29:19:29:23|Input I_sw1 is unused.
Running optimization stage 2 on DVI_TX_Top .......
Running optimization stage 2 on rgb2dvi .......
Running optimization stage 2 on OSER10 .......
Running optimization stage 2 on TMDS8b10b .......
@W: CL190 :"D:\proj\dk_video_csi_720\src\dvi_tx_top\rgb2dvi.v":332:0:332:5|Optimizing register bit cnt[0] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL260 :"D:\proj\dk_video_csi_720\src\dvi_tx_top\rgb2dvi.v":332:0:332:5|Pruning register bit 0 of cnt[4:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
Running optimization stage 2 on TMDS_PLL .......
Running optimization stage 2 on syn_gen .......
Running optimization stage 2 on DDR3_Memory_Interface_Top .......
@W: CL247 :"D:\proj\dk_video_csi_720\src\ddr3_memory_interface\ddr3_memory_interface.v":42133:13:42133:16|Input port bit 27 of addr[27:0] is unused

@N: CL159 :"D:\proj\dk_video_csi_720\src\ddr3_memory_interface\ddr3_memory_interface.v":42142:6:42142:12|Input ref_req is unused.
Running optimization stage 2 on \DDR3_Memory_Interface_Top/gw3mc_top .......
Running optimization stage 2 on \DDR3_Memory_Interface_Top/gw3mc_top/u_gwmc_top .......
Running optimization stage 2 on \DDR3_Memory_Interface_Top/gw3mc_top/u_gwmc_top/gwmc_rank_ctrl .......
Running optimization stage 2 on \DDR3_Memory_Interface_Top/gw3mc_top/u_gwmc_top/gw_rd_data0 .......
Running optimization stage 2 on \DDR3_Memory_Interface_Top/gw3mc_top/u_gwmc_top/gw_wr_data0 .......
Running optimization stage 2 on \DDR3_Memory_Interface_Top/gw3mc_top/u_gwmc_top/gw_wr_data0/wr_fifo .......
Running optimization stage 2 on \DDR3_Memory_Interface_Top/gw3mc_top/u_gwmc_top/gwmc_timing_ctrl .......
Running optimization stage 2 on \DDR3_Memory_Interface_Top/gw3mc_top/u_gwmc_top/gwmc_bank_ctrl .......
Running optimization stage 2 on \DDR3_Memory_Interface_Top/gw3mc_top/u_gwmc_top/gw_cmd0 .......
Running optimization stage 2 on \DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top .......
Running optimization stage 2 on \DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/u_ddr_init .......
Running optimization stage 2 on \DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/u_ddr_phy_wd .......
Running optimization stage 2 on \DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[0].u_ddr_phy_data_lane  .......
Running optimization stage 2 on \DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[0].u_ddr_phy_data_lane/u_in_fifo  .......
Running optimization stage 2 on SDPX9B .......
Running optimization stage 2 on \DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[0].u_ddr_phy_data_lane/u_out_fifo  .......
Running optimization stage 2 on \DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io  .......
Running optimization stage 2 on \DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[1].u_ddr_phy_data_lane  .......
Running optimization stage 2 on \DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[1].u_ddr_phy_data_lane/u_in_fifo  .......
Running optimization stage 2 on \DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[1].u_ddr_phy_data_lane/u_out_fifo  .......
Running optimization stage 2 on DFFSE .......
Running optimization stage 2 on DFFRE .......
Running optimization stage 2 on \DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io  .......
Running optimization stage 2 on DQS .......
Running optimization stage 2 on IDES8_MEM .......
Running optimization stage 2 on OSER8_MEM .......
Running optimization stage 2 on \DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/u_ddr_phy_wd/u_mem_sync .......
Running optimization stage 2 on DL .......
Running optimization stage 2 on \DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/u_ddr_phy_wd/u_fifo_ctrl .......
Running optimization stage 2 on \DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane .......
Running optimization stage 2 on \DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/u_cmd_fifo .......
Running optimization stage 2 on RAM16SDP2 .......
Running optimization stage 2 on \DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io .......
Running optimization stage 2 on OSER8 .......
Running optimization stage 2 on DFFS .......
Running optimization stage 2 on DFF .......
Running optimization stage 2 on DFFR .......
Running optimization stage 2 on DLL .......
Running optimization stage 2 on OBUF .......
Running optimization stage 2 on ELVDS_OBUF .......
Running optimization stage 2 on TBUF .......
Running optimization stage 2 on ELVDS_IOBUF .......
Running optimization stage 2 on vfb_top_8388608_1024s_1024s_28s_128s_16s_16s .......
Running optimization stage 2 on vfb_wrapper_8388608_1024s_1024s_28s_128s_16s_16s .......
Running optimization stage 2 on dma_bus_arbiter_28s_128s_1_2_4_8 .......
Extracted state machine for register current_state
State machine has 4 reachable states with original encodings of:
   0001
   0010
   0100
   1000
Running optimization stage 2 on dma_frame_buffer_8388608_1024s_1024s_28s_128s_16s_16s .......
Running optimization stage 2 on dma_frame_ctrl_8388608_28s .......
Extracted state machine for register rd_ptr
State machine has 3 reachable states with original encodings of:
   00
   01
   10
Extracted state machine for register wr_ptr
State machine has 3 reachable states with original encodings of:
   00
   01
   10
Running optimization stage 2 on dma_read_ctrl_1024s_28s_128s_16s_16s_64s_128s_6s_8s .......
Running optimization stage 2 on fifo_dma_read_128_16 .......
Running optimization stage 2 on \~fifo.fifo_dma_read_128_16_  .......
Running optimization stage 2 on SDPX9 .......
Running optimization stage 2 on dma_write_ctrl_1024s_28s_128s_16s_16s_64s_64s_6s_8s .......
Running optimization stage 2 on fifo_dma_write_16_128 .......
Running optimization stage 2 on \~fifo.fifo_dma_write_16_128_  .......
Running optimization stage 2 on bayer_rgb .......
Running optimization stage 2 on shift_line_11s_8s .......
@W: CL246 :"D:\proj\dk_video_csi_720\src\bayer_to_rgb\shift_line.v":23:27:23:35|Input port bits 15 to 11 of delay_num[15:0] are unused. Assign logic for all port bits or change the input port size.
Running optimization stage 2 on ram_line_11s_8s .......
Running optimization stage 2 on video_format_detect .......
Running optimization stage 2 on CSI2RAW8 .......
Running optimization stage 2 on pll_8bit_2lane .......
Running optimization stage 2 on raw8_lane2_8s_2s .......
Running optimization stage 2 on fifo16b_8b .......
Running optimization stage 2 on \~fifo.fifo16b_8b_  .......
Running optimization stage 2 on ALU .......
Running optimization stage 2 on SDP .......
Running optimization stage 2 on DFFNP .......
Running optimization stage 2 on DFFP .......
Running optimization stage 2 on control_capture_lane2_8s_2s_RAW8 .......
@A: CL153 :"D:\proj\dk_video_csi_720\src\mipi_csi\control_capture_lane2.v":19:19:19:23|*Unassigned bits of error are referenced and tied to 0 -- simulation mismatch possible.
@N: CL159 :"D:\proj\dk_video_csi_720\src\mipi_csi\control_capture_lane2.v":20:19:20:36|Input line_length_detect is unused.
@N: CL159 :"D:\proj\dk_video_csi_720\src\mipi_csi\control_capture_lane2.v":21:19:21:29|Input line_length is unused.
Running optimization stage 2 on DPHY_RX_TOP .......
Running optimization stage 2 on \~DPHY_RX.DPHY_RX_TOP_  .......
Running optimization stage 2 on \~IO_Ctrl_RX.DPHY_RX_TOP_  .......
Running optimization stage 2 on \~Aligner.DPHY_RX_TOP__2s_1s_1s  .......
Running optimization stage 2 on \~lane_aligner.DPHY_RX_TOP__2s  .......
Running optimization stage 2 on \~lane_align_FIFO.DPHY_RX_TOP__1  .......
Running optimization stage 2 on \~lane_align_FIFO.DPHY_RX_TOP_  .......
Running optimization stage 2 on RAM16SDP4 .......
Running optimization stage 2 on DFFE .......
Running optimization stage 2 on \~word_aligner.DPHY_RX_TOP__1  .......
Running optimization stage 2 on \~word_aligner.DPHY_RX_TOP_  .......
Running optimization stage 2 on DFFC .......
Running optimization stage 2 on LUT3 .......
Running optimization stage 2 on LUT4 .......
Running optimization stage 2 on MUX2_LUT6 .......
Running optimization stage 2 on MUX2_LUT5 .......
Running optimization stage 2 on \~idesx4.DPHY_RX_TOP_  .......
Running optimization stage 2 on VCC .......
Running optimization stage 2 on GND .......
Running optimization stage 2 on IDES8 .......
Running optimization stage 2 on DHCEN .......
Running optimization stage 2 on CLKDIV .......
Running optimization stage 2 on IODELAY .......
Running optimization stage 2 on DFFPE .......
Running optimization stage 2 on DFFCE .......
Running optimization stage 2 on LUT2 .......
Running optimization stage 2 on LUT1 .......
Running optimization stage 2 on TLVDS_IBUF .......
Running optimization stage 2 on IOBUF .......
Running optimization stage 2 on INV .......
Running optimization stage 2 on GSR .......
Running optimization stage 2 on OV5647_Controller .......
Running optimization stage 2 on I2C_Interface_108_108 .......
@W: CL161 :"D:\proj\dk_video_csi_720\src\ov5647_init\I2C_Interface.v":19:10:19:13|syn_keep not supported on bidirectional ports (port: siod)

Running optimization stage 2 on OV5647_Registers .......
@N: CL189 :"D:\proj\dk_video_csi_720\src\ov5647_init\OV5647_Registers.v":42:4:42:9|Register bit wait_cnt[23] is always 0.
@N: CL189 :"D:\proj\dk_video_csi_720\src\ov5647_init\OV5647_Registers.v":42:4:42:9|Register bit wait_cnt[24] is always 0.
@N: CL189 :"D:\proj\dk_video_csi_720\src\ov5647_init\OV5647_Registers.v":42:4:42:9|Register bit wait_cnt[25] is always 0.
@N: CL189 :"D:\proj\dk_video_csi_720\src\ov5647_init\OV5647_Registers.v":42:4:42:9|Register bit wait_cnt[26] is always 0.
@N: CL189 :"D:\proj\dk_video_csi_720\src\ov5647_init\OV5647_Registers.v":42:4:42:9|Register bit wait_cnt[27] is always 0.
@N: CL189 :"D:\proj\dk_video_csi_720\src\ov5647_init\OV5647_Registers.v":42:4:42:9|Register bit wait_cnt[28] is always 0.
@N: CL189 :"D:\proj\dk_video_csi_720\src\ov5647_init\OV5647_Registers.v":42:4:42:9|Register bit wait_cnt[29] is always 0.
@N: CL189 :"D:\proj\dk_video_csi_720\src\ov5647_init\OV5647_Registers.v":42:4:42:9|Register bit wait_cnt[30] is always 0.
@N: CL189 :"D:\proj\dk_video_csi_720\src\ov5647_init\OV5647_Registers.v":42:4:42:9|Register bit wait_cnt[31] is always 0.
@W: CL260 :"D:\proj\dk_video_csi_720\src\ov5647_init\OV5647_Registers.v":70:4:70:9|Pruning register bit 23 of sreg[23:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL260 :"D:\proj\dk_video_csi_720\src\ov5647_init\OV5647_Registers.v":70:4:70:9|Pruning register bit 18 of sreg[23:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL260 :"D:\proj\dk_video_csi_720\src\ov5647_init\OV5647_Registers.v":70:4:70:9|Pruning register bit 15 of sreg[23:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL279 :"D:\proj\dk_video_csi_720\src\ov5647_init\OV5647_Registers.v":42:4:42:9|Pruning register bits 31 to 23 of wait_cnt[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
Running optimization stage 2 on pix_pll .......
Running optimization stage 2 on PLL .......
Running optimization stage 2 on key_debounceN_50000000_100000000 .......
Running optimization stage 2 on key_debounceN_50000000_200000000 .......

For a summary of runtime and memory usage per design unit, please see file:
==========================================================
@L: D:\proj\dk_video_csi_720\impl\synthesize\rev_1\synwork\layer0.rt.csv


At c_ver Exit (Real Time elapsed 0h:00m:05s; CPU Time elapsed 0h:00m:05s; Memory used current: 147MB peak: 149MB)

Process took 0h:00m:05s realtime, 0h:00m:05s cputime

Process completed successfully.
# Tue Aug 11 11:04:11 2020

###########################################################]
###########################################################[

Copyright (C) 1994-2020 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: Q-2020.03G-Beta1
Install: D:\Gowin\Gowin_V1.9.5.05Beta\SynplifyPro
OS: Windows 6.1

Hostname: GZAE-AE-CAOJIE

Implementation : rev_1
Synopsys Synopsys Netlist Linker, Version comp202003syn, Build 137R, Built May 11 2020 09:06:37, @

@N|Running in 64-bit mode

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 109MB peak: 109MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Aug 11 11:04:11 2020

###########################################################]

For a summary of runtime and memory usage for all design units, please see file:
==========================================================
@L: D:\proj\dk_video_csi_720\impl\synthesize\rev_1\synwork\dk_video_comp.rt.csv

@END

At c_hdl Exit (Real Time elapsed 0h:00m:06s; CPU Time elapsed 0h:00m:06s; Memory used current: 22MB peak: 22MB)

Process took 0h:00m:06s realtime, 0h:00m:06s cputime

Process completed successfully.
# Tue Aug 11 11:04:11 2020

###########################################################]
###########################################################[

Copyright (C) 1994-2020 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: Q-2020.03G-Beta1
Install: D:\Gowin\Gowin_V1.9.5.05Beta\SynplifyPro
OS: Windows 6.1

Hostname: GZAE-AE-CAOJIE

Implementation : rev_1
Synopsys Synopsys Netlist Linker, Version comp202003syn, Build 137R, Built May 11 2020 09:06:37, @

@N|Running in 64-bit mode
File D:\proj\dk_video_csi_720\impl\synthesize\rev_1\synwork\dk_video_comp.srs changed - recompiling

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 117MB peak: 117MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Aug 11 11:04:13 2020

###########################################################]
# Tue Aug 11 11:04:14 2020


Copyright (C) 1994-2020 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: Q-2020.03G-Beta1
Install: D:\Gowin\Gowin_V1.9.5.05Beta\SynplifyPro
OS: Windows 6.1

Hostname: GZAE-AE-CAOJIE

Implementation : rev_1
Synopsys Generic Technology Pre-mapping, Version mapgw, Build 1620R, Built May 18 2020 06:06:53, @


Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 117MB peak: 117MB)

@A: MF827 |No constraint file specified.
@L: D:\proj\dk_video_csi_720\impl\synthesize\rev_1\dk_video_scck.rpt 
See clock summary report "D:\proj\dk_video_csi_720\impl\synthesize\rev_1\dk_video_scck.rpt"
@N: MF916 |Option synthesis_strategy=base is enabled. 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 154MB peak: 154MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 154MB peak: 154MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 155MB peak: 155MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 166MB peak: 168MB)

@W: FX707 :"d:\proj\dk_video_csi_720\src\ov5647_init\i2c_interface.v":56:4:56:9|Register OV5647_Controller_inst.I2C.sioc_temp has both asynchronous set and reset. Your design may not work on the board. GoWin recommends you change your RTL. This warning is only issued once, although it may apply to other registers as well.
@N: FX493 |Applying initial value "0" on instance vs_tmp1.
@W: FX474 |User-specified initial value defined for some sequential elements which can prevent optimum synthesis results from being achieved. 
@N: FX493 |Applying initial value "0" on instance de_tmp1.
@N: FX493 |Applying initial value "0" on instance vs_tmp2.
@N: FX493 |Applying initial value "0" on instance de_tmp2.
@N: FX493 |Applying initial value "0" on instance vs_tmp1.
@N: FX493 |Applying initial value "0" on instance de_tmp1.
@N: FX493 |Applying initial value "00000000" on instance data_tmp1[7:0].
@N: FX493 |Applying initial value "00000000" on instance shift_data1_d1[7:0].
@N: FX493 |Applying initial value "0" on instance vs_tmp2.
@N: FX493 |Applying initial value "0" on instance de_tmp2.
@N: FX493 |Applying initial value "00000000" on instance data_tmp2[7:0].
@N: FX493 |Applying initial value "00000000" on instance shift_data1_d2[7:0].
@N: FX493 |Applying initial value "0" on instance vs_tmp3.
@N: FX493 |Applying initial value "0" on instance de_tmp3.
@N: FX493 |Applying initial value "00000000" on instance data_tmp3[7:0].
@N: FX493 |Applying initial value "00000000" on instance data_tmp4[7:0].
@N: FX493 |Applying initial value "1" on instance dma_vs_n_d3.
@N: FX493 |Applying initial value "1" on instance video_vs_n_d0.
@N: FX493 |Applying initial value "1" on instance video_vs_n_d1.
@N: FX493 |Applying initial value "1" on instance dma_vs_n_d3.
@N: FX493 |Applying initial value "0" on instance vin_vs_n_falling_r.
@N: FX493 |Applying initial value "0" on instance vout_vs_n_falling_r.
@N: FX493 |Applying initial value "1" on instance vin_vs_n_sync3.
@N: FX493 |Applying initial value "1" on instance vout_vs_n_sync3.
@W: BN709 :"d:\proj\dk_video_csi_720\src\video_top.v":43:19:43:28|Converting bidirection inout port IO_csi_sda to output port. Because it's a pure output port
@W: BN709 :"d:\proj\dk_video_csi_720\src\video_top.v":43:19:43:28|Converting bidirection inout port IO_csi_sda to output port. Because it's a pure output port
@N: BN362 :"d:\proj\dk_video_csi_720\src\mipi_csi\control_capture_lane2.v":68:0:68:5|Removing sequential instance vc[1:0] (in view: work.control_capture_lane2_8s_2s_RAW8(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"d:\proj\dk_video_csi_720\src\mipi_csi\control_capture_lane2.v":68:0:68:5|Removing sequential instance ecc[7:0] (in view: work.control_capture_lane2_8s_2s_RAW8(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"d:\proj\dk_video_csi_720\src\key_debouncen.v":83:4:83:9|Removing sequential instance key_n_out1 (in view: work.key_debounceN_50000000_100000000(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
Encoding state machine wr_ptr[2:0] (in view: work.dma_frame_ctrl_8388608_28s(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
Encoding state machine rd_ptr[2:0] (in view: work.dma_frame_ctrl_8388608_28s(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
Encoding state machine current_state[3:0] (in view: work.dma_bus_arbiter_28s_128s_1_2_4_8(verilog))
original code -> new code
   0001 -> 00
   0010 -> 01
   0100 -> 10
   1000 -> 11

Starting clock optimization phase (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 252MB peak: 252MB)

@N: MF578 |Incompatible asynchronous control logic preventing generated clock conversion.

Finished clock optimization phase (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 254MB peak: 254MB)


Starting clock optimization report phase (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 254MB peak: 254MB)


Finished clock optimization report phase (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 254MB peak: 254MB)


Finished netlist restructuring (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 254MB peak: 254MB)



Clock Summary
******************

          Start                                                                                                                                                Requested      Requested     Clock        Clock                      Clock
Level     Clock                                                                                                                                                Frequency      Period        Type         Group                      Load 
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
0 -       System                                                                                                                                               2979.7 MHz     0.336         system       system_clkgroup            0    
                                                                                                                                                                                                                                         
0 -       _DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top|clk_out_inferred_clock                                                                            53.4 MHz       18.726        inferred     Autoconstr_clkgroup_3      2097 
                                                                                                                                                                                                                                         
0 -       _~idesx4_DPHY_RX_TOP__|clk_byte_out_inferred_clock                                                                                                   176.5 MHz      5.664         inferred     Autoconstr_clkgroup_12     403  
                                                                                                                                                                                                                                         
0 -       pll_8bit_2lane|clkout_inferred_clock                                                                                                                 178.8 MHz      5.593         inferred     Autoconstr_clkgroup_11     327  
                                                                                                                                                                                                                                         
0 -       video_top|I_clk                                                                                                                                      222.0 MHz      4.504         inferred     Autoconstr_clkgroup_1      312  
                                                                                                                                                                                                                                         
0 -       video_top|pix_clk                                                                                                                                    76.3 MHz       13.104        inferred     Autoconstr_clkgroup_0      200  
                                                                                                                                                                                                                                         
0 -       _DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top|clk_x4i_inferred_clock                                                                            150.0 MHz      6.667         inferred     Autoconstr_clkgroup_5      60   
                                                                                                                                                                                                                                         
0 -       _DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[0]_u_ddr_phy_data_lane/u_ddr_phy_data_io_|dqsw270_0_inferred_clock     150.0 MHz      6.667         inferred     Autoconstr_clkgroup_6      9    
                                                                                                                                                                                                                                         
0 -       _DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[1]_u_ddr_phy_data_lane/u_ddr_phy_data_io_|dqsw270_inferred_clock       150.0 MHz      6.667         inferred     Autoconstr_clkgroup_9      9    
                                                                                                                                                                                                                                         
0 -       _DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[0]_u_ddr_phy_data_lane/u_ddr_phy_data_io_|dqsr90_1_inferred_clock      150.0 MHz      6.667         inferred     Autoconstr_clkgroup_7      8    
                                                                                                                                                                                                                                         
0 -       _DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[1]_u_ddr_phy_data_lane/u_ddr_phy_data_io_|dqsr90_inferred_clock        150.0 MHz      6.667         inferred     Autoconstr_clkgroup_10     8    
                                                                                                                                                                                                                                         
0 -       TMDS_PLL|clkout_inferred_clock                                                                                                                       150.0 MHz      6.667         inferred     Autoconstr_clkgroup_2      4    
                                                                                                                                                                                                                                         
0 -       _~DPHY_RX_DPHY_RX_TOP__|HS_CLK_inferred_clock                                                                                                        1501.1 MHz     0.666         inferred     Autoconstr_clkgroup_14     4    
                                                                                                                                                                                                                                         
0 -       _~idesx4_DPHY_RX_TOP__|eclko_inferred_clock                                                                                                          150.0 MHz      6.667         inferred     Autoconstr_clkgroup_13     2    
                                                                                                                                                                                                                                         
0 -       _DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[0]_u_ddr_phy_data_lane/u_ddr_phy_data_io_|dqsw0_0_inferred_clock       150.0 MHz      6.667         inferred     Autoconstr_clkgroup_4      1    
                                                                                                                                                                                                                                         
0 -       _DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[1]_u_ddr_phy_data_lane/u_ddr_phy_data_io_|dqsw0_inferred_clock         150.0 MHz      6.667         inferred     Autoconstr_clkgroup_8      1    
=========================================================================================================================================================================================================================================



Clock Load Summary
***********************

                                                                                                                                                     Clock     Source                                                                                                                                                                 Clock Pin                                                                                                                                                                        Non-clock Pin                                                                                                                                                                    Non-clock Pin                     
Clock                                                                                                                                                Load      Pin                                                                                                                                                                    Seq Example                                                                                                                                                                      Seq Example                                                                                                                                                                      Comb Example                      
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
System                                                                                                                                               0         -                                                                                                                                                                      -                                                                                                                                                                                -                                                                                                                                                                                -                                 
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          
_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top|clk_out_inferred_clock                                                                            2097      DDR3_Memory_Interface_Top_inst.gw3mc_top.u_ddr_phy_top.clkdiv.CLKOUT(CLKDIV)                                                                                           DDR3_Memory_Interface_Top_inst.gw3mc_top.u_gwmc_top.\\mc_ras_n_dly\[2\]_ins12098.CLK                                                                                             DDR3_Memory_Interface_Top_inst.gw3mc_top.u_ddr_phy_top.u_ddr_phy_wd.\\data_lane_gen\[0\]\.u_ddr_phy_data_lane.u_ddr_phy_data_io.\\iserdes_gen\[0\]\.u_ides8_mem_ins6809.PCLK     -                                 
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          
_~idesx4_DPHY_RX_TOP__|clk_byte_out_inferred_clock                                                                                                   403       CSI2RAW8_inst.DPHY_RX_TOP_inst.DPHY_RX_INST.u_idesx4.Inst3_CLKDIV.CLKOUT(CLKDIV)                                                                                       CSI2RAW8_inst.hs_en_d1.C                                                                                                                                                         -                                                                                                                                                                                CSI2RAW8_inst.sclk_l.I[0](keepbuf)
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          
pll_8bit_2lane|clkout_inferred_clock                                                                                                                 327       CSI2RAW8_inst.pll.pll_inst.CLKOUT(PLL)                                                                                                                                 vfb_top_inst.vfb_wrapper_inst.u0_dma_frame_buffer.u_dma_write_ctrl.video_vs_n.C                                                                                                  -                                                                                                                                                                                -                                 
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          
video_top|I_clk                                                                                                                                      312       I_clk(port)                                                                                                                                                            run_cnt[25:0].C                                                                                                                                                                  -                                                                                                                                                                                -                                 
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          
video_top|pix_clk                                                                                                                                    200       u_clkdiv.CLKOUT(CLKDIV)                                                                                                                                                Pout_de_dn[1:0].C                                                                                                                                                                -                                                                                                                                                                                -                                 
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          
_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top|clk_x4i_inferred_clock                                                                            60        DDR3_Memory_Interface_Top_inst.gw3mc_top.u_ddr_phy_top.u_dqcen.CLKOUT(DHCEN)                                                                                           DDR3_Memory_Interface_Top_inst.gw3mc_top.u_ddr_phy_top.u_ddr_phy_wd.\\data_lane_gen\[0\]\.u_ddr_phy_data_lane.u_ddr_phy_data_io.u_dqs_gen_ins6794.FCLK                           -                                                                                                                                                                                -                                 
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          
_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[0]_u_ddr_phy_data_lane/u_ddr_phy_data_io_|dqsw270_0_inferred_clock     9         DDR3_Memory_Interface_Top_inst.gw3mc_top.u_ddr_phy_top.u_ddr_phy_wd.\\data_lane_gen\[0\]\.u_ddr_phy_data_lane.u_ddr_phy_data_io.\\cml5\.u_dqs_ins6817.DQSW270(DQS)     DDR3_Memory_Interface_Top_inst.gw3mc_top.u_ddr_phy_top.u_ddr_phy_wd.\\data_lane_gen\[0\]\.u_ddr_phy_data_lane.u_ddr_phy_data_io.\\oserdes_gen\[0\]\.u_oser8_mem_ins6799.TCLK     -                                                                                                                                                                                -                                 
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          
_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[1]_u_ddr_phy_data_lane/u_ddr_phy_data_io_|dqsw270_inferred_clock       9         DDR3_Memory_Interface_Top_inst.gw3mc_top.u_ddr_phy_top.u_ddr_phy_wd.\\data_lane_gen\[1\]\.u_ddr_phy_data_lane.u_ddr_phy_data_io.\\cml5\.u_dqs.DQSW270(DQS)             DDR3_Memory_Interface_Top_inst.gw3mc_top.u_ddr_phy_top.u_ddr_phy_wd.\\data_lane_gen\[1\]\.u_ddr_phy_data_lane.u_ddr_phy_data_io.\\oserdes_gen\[0\]\.u_oser8_mem.TCLK             -                                                                                                                                                                                -                                 
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          
_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[0]_u_ddr_phy_data_lane/u_ddr_phy_data_io_|dqsr90_1_inferred_clock      8         DDR3_Memory_Interface_Top_inst.gw3mc_top.u_ddr_phy_top.u_ddr_phy_wd.\\data_lane_gen\[0\]\.u_ddr_phy_data_lane.u_ddr_phy_data_io.\\cml5\.u_dqs_ins6817.DQSR90(DQS)      DDR3_Memory_Interface_Top_inst.gw3mc_top.u_ddr_phy_top.u_ddr_phy_wd.\\data_lane_gen\[0\]\.u_ddr_phy_data_lane.u_ddr_phy_data_io.\\iserdes_gen\[0\]\.u_ides8_mem_ins6809.ICLK     -                                                                                                                                                                                -                                 
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          
_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[1]_u_ddr_phy_data_lane/u_ddr_phy_data_io_|dqsr90_inferred_clock        8         DDR3_Memory_Interface_Top_inst.gw3mc_top.u_ddr_phy_top.u_ddr_phy_wd.\\data_lane_gen\[1\]\.u_ddr_phy_data_lane.u_ddr_phy_data_io.\\cml5\.u_dqs.DQSR90(DQS)              DDR3_Memory_Interface_Top_inst.gw3mc_top.u_ddr_phy_top.u_ddr_phy_wd.\\data_lane_gen\[1\]\.u_ddr_phy_data_lane.u_ddr_phy_data_io.\\iserdes_gen\[0\]\.u_ides8_mem.ICLK             -                                                                                                                                                                                -                                 
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          
TMDS_PLL|clkout_inferred_clock                                                                                                                       4         u_tmds_pll.pll_inst.CLKOUT(PLL)                                                                                                                                        DVI_TX_Top_inst.rgb2dvi_inst.u_OSER10_r.FCLK                                                                                                                                     -                                                                                                                                                                                -                                 
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          
_~DPHY_RX_DPHY_RX_TOP__|HS_CLK_inferred_clock                                                                                                        4         CSI2RAW8_inst.DPHY_RX_TOP_inst.DPHY_RX_INST.U0_IB.O(TLVDS_IBUF)                                                                                                        CSI2RAW8_inst.DPHY_RX_TOP_inst.DPHY_RX_INST.u_idesx4.\\opensync_Z\[3\].CLK                                                                                                       -                                                                                                                                                                                -                                 
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          
_~idesx4_DPHY_RX_TOP__|eclko_inferred_clock                                                                                                          2         CSI2RAW8_inst.DPHY_RX_TOP_inst.DPHY_RX_INST.u_idesx4.u_DHCEN.CLKOUT(DHCEN)                                                                                             CSI2RAW8_inst.DPHY_RX_TOP_inst.DPHY_RX_INST.u_idesx4.Inst4_IDES80.FCLK                                                                                                           -                                                                                                                                                                                -                                 
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          
_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[0]_u_ddr_phy_data_lane/u_ddr_phy_data_io_|dqsw0_0_inferred_clock       1         DDR3_Memory_Interface_Top_inst.gw3mc_top.u_ddr_phy_top.u_ddr_phy_wd.\\data_lane_gen\[0\]\.u_ddr_phy_data_lane.u_ddr_phy_data_io.\\cml5\.u_dqs_ins6817.DQSW0(DQS)       DDR3_Memory_Interface_Top_inst.gw3mc_top.u_ddr_phy_top.u_ddr_phy_wd.\\data_lane_gen\[0\]\.u_ddr_phy_data_lane.u_ddr_phy_data_io.u_dqs_gen_ins6794.TCLK                           -                                                                                                                                                                                -                                 
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          
_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[1]_u_ddr_phy_data_lane/u_ddr_phy_data_io_|dqsw0_inferred_clock         1         DDR3_Memory_Interface_Top_inst.gw3mc_top.u_ddr_phy_top.u_ddr_phy_wd.\\data_lane_gen\[1\]\.u_ddr_phy_data_lane.u_ddr_phy_data_io.\\cml5\.u_dqs.DQSW0(DQS)               DDR3_Memory_Interface_Top_inst.gw3mc_top.u_ddr_phy_top.u_ddr_phy_wd.\\data_lane_gen\[1\]\.u_ddr_phy_data_lane.u_ddr_phy_data_io.u_dqs_gen.TCLK                                   -                                                                                                                                                                                -                                 
==========================================================================================================================================================================================================================================================================================================================================================================================================================================================================================================================================================================================================================================================================================================================================

@W: MT529 :"d:\proj\dk_video_csi_720\src\key_debouncen.v":70:4:70:9|Found inferred clock video_top|I_clk which controls 312 sequential elements including key_debounceN_inst0.cnt[31:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
@W: MT529 :"d:\proj\dk_video_csi_720\src\dvi_tx_top\rgb2dvi.v":240:7:240:18|Found inferred clock TMDS_PLL|clkout_inferred_clock which controls 4 sequential elements including DVI_TX_Top_inst.rgb2dvi_inst.u_OSER10_clk. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

ICG Latch Removal Summary:
Number of ICG latches removed: 0
Number of ICG latches not removed:	0


@S |Clock Optimization Summary



#### START OF PREMAP CLOCK OPTIMIZATION REPORT #####[

15 non-gated/non-generated clock tree(s) driving 3418 clock pin(s) of sequential element(s)
1 gated/generated clock tree(s) driving 4 clock pin(s) of sequential element(s)
0 instances converted, 4 sequential instances remain driven by gated/generated clocks

====================================================== Non-Gated/Non-Generated Clocks =======================================================
Clock Tree ID     Driving Element                                 Drive Element Type     Fanout     Sample Instance                          
---------------------------------------------------------------------------------------------------------------------------------------------
@KP:ckid0_0       u_clkdiv.CLKOUT                                 CLKDIV                 200        Pout_vs_dn[4:0]                          
@KP:ckid0_2       u_tmds_pll.pll_inst.CLKOUT                      PLL                    4          DVI_TX_Top_inst.rgb2dvi_inst.u_OSER10_clk
@KP:ckid0_3       ENCRYPTED                                       CLKDIV                 2081       ENCRYPTED                                
@KP:ckid0_4       ENCRYPTED                                       DHCEN                  60         ENCRYPTED                                
@KP:ckid0_5       ENCRYPTED                                       DQS                    8          ENCRYPTED                                
@KP:ckid0_6       ENCRYPTED                                       DQS                    9          ENCRYPTED                                
@KP:ckid0_7       ENCRYPTED                                       DQS                    1          ENCRYPTED                                
@KP:ckid0_8       ENCRYPTED                                       DQS                    8          ENCRYPTED                                
@KP:ckid0_9       ENCRYPTED                                       DQS                    9          ENCRYPTED                                
@KP:ckid0_10      ENCRYPTED                                       DQS                    1          ENCRYPTED                                
@KP:ckid0_11      I_clk                                           port                   312        run_cnt[25:0]                            
@KP:ckid0_12      CSI2RAW8_inst.pll.pll_inst.CLKOUT               PLL                    320        CSI2RAW8_inst.u_raw8_lane2.lv_pclk       
@KP:ckid0_13      CSI2RAW8_inst.DPHY_RX_TOP_inst.clk_byte_out     DPHY_RX_TOP            136        CSI2RAW8_inst.term_en                    
@KP:ckid0_14      ENCRYPTED                                       CLKDIV                 267        ENCRYPTED                                
@KP:ckid0_15      ENCRYPTED                                       DHCEN                  2          ENCRYPTED                                
=============================================================================================================================================
============================================================= Gated/Generated Clocks =============================================================
Clock Tree ID     Driving Element     Drive Element Type     Unconverted Fanout     Sample Instance     Explanation                               
--------------------------------------------------------------------------------------------------------------------------------------------------
@KP:ckid0_16      ENCRYPTED           TLVDS_IBUF             4                      ENCRYPTED           Derived clock on input (not legal for GCC)
==================================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######

@N: FX1143 |Skipping assigning INTERNAL_VREF to iobanks, because the table of mapping from pin to iobank is not initialized.
Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file D:\proj\dk_video_csi_720\impl\synthesize\rev_1\dk_video.sap.

Starting constraint checker (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:04s; Memory used current: 255MB peak: 255MB)


Finished constraint checker preprocessing (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:04s; Memory used current: 255MB peak: 255MB)


Finished constraint checker (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:04s; Memory used current: 255MB peak: 255MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:04s; Memory used current: 176MB peak: 256MB)

Process took 0h:00m:04s realtime, 0h:00m:04s cputime
# Tue Aug 11 11:04:18 2020

###########################################################]
# Tue Aug 11 11:04:19 2020


Copyright (C) 1994-2020 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: Q-2020.03G-Beta1
Install: D:\Gowin\Gowin_V1.9.5.05Beta\SynplifyPro
OS: Windows 6.1

Hostname: GZAE-AE-CAOJIE

Implementation : rev_1
Synopsys Generic Technology Mapper, Version mapgw, Build 1620R, Built May 18 2020 06:06:53, @


Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 117MB peak: 117MB)

@N: MF916 |Option synthesis_strategy=base is enabled. 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 121MB peak: 128MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 121MB peak: 128MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 124MB peak: 128MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 137MB peak: 139MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 236MB peak: 236MB)

@W: BN132 :"d:\proj\dk_video_csi_720\src\syn_code\syn_gen.v":92:0:92:5|Removing sequential instance syn_gen_inst.Rden_dn because it is equivalent to instance syn_gen_inst.Pout_de_dn. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\proj\dk_video_csi_720\src\syn_code\syn_gen.v":110:0:110:5|Removing sequential instance syn_gen_inst.O_rden because it is equivalent to instance syn_gen_inst.O_de. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\proj\dk_video_csi_720\src\dvi_tx_top\rgb2dvi.v":311:0:311:5|Removing sequential instance DVI_TX_Top_inst.rgb2dvi_inst.TMDS8b10b_inst_r.c1_d because it is equivalent to instance DVI_TX_Top_inst.rgb2dvi_inst.TMDS8b10b_inst_r.c0_d. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\proj\dk_video_csi_720\src\dvi_tx_top\rgb2dvi.v":311:0:311:5|Removing sequential instance DVI_TX_Top_inst.rgb2dvi_inst.TMDS8b10b_inst_g.c1_d because it is equivalent to instance DVI_TX_Top_inst.rgb2dvi_inst.TMDS8b10b_inst_g.c0_d. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN709 :"d:\proj\dk_video_csi_720\src\video_top.v":43:19:43:28|Converting bidirection inout port IO_csi_sda to output port. Because it's a pure output port

Available hyper_sources - for debug and ip models
	None Found

@W: BN709 :"d:\proj\dk_video_csi_720\src\video_top.v":43:19:43:28|Converting bidirection inout port IO_csi_sda to output port. Because it's a pure output port
@N: MT206 |Auto Constrain mode is enabled

Finished RTL optimizations (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 261MB peak: 261MB)

@N: MO231 :"d:\proj\dk_video_csi_720\src\syn_code\syn_gen.v":55:0:55:5|Found counter in view:work.video_top(verilog) instance syn_gen_inst.V_cnt[15:0] 
@N: MO231 :"d:\proj\dk_video_csi_720\src\syn_code\syn_gen.v":71:0:71:5|Found counter in view:work.video_top(verilog) instance syn_gen_inst.H_cnt[15:0] 
@N: MO231 :"d:\proj\dk_video_csi_720\src\key_debouncen.v":70:4:70:9|Found counter in view:work.key_debounceN_50000000_200000000(verilog) instance cnt[31:0] 
@N: MO231 :"d:\proj\dk_video_csi_720\src\key_debouncen.v":70:4:70:9|Found counter in view:work.key_debounceN_50000000_100000000(verilog) instance cnt[31:0] 
@N: MO231 :"d:\proj\dk_video_csi_720\src\ov5647_init\ov5647_controller.v":33:1:33:6|Found counter in view:work.OV5647_Controller(verilog) instance cnt[31:0] 
@N: MO231 :"d:\proj\dk_video_csi_720\src\ov5647_init\ov5647_registers.v":42:4:42:9|Found counter in view:work.OV5647_Registers(verilog) instance wait_cnt[22:0] 
@N: MO231 :"d:\proj\dk_video_csi_720\src\ov5647_init\ov5647_registers.v":70:4:70:9|Found counter in view:work.OV5647_Registers(verilog) instance address[8:0] 
@N: MO231 :"d:\proj\dk_video_csi_720\src\ov5647_init\i2c_interface.v":56:4:56:9|Found counter in view:work.I2C_Interface_108_108(verilog) instance divider[7:0] 
@N: BN362 :"d:\proj\dk_video_csi_720\src\mipi_csi\control_capture_lane2.v":68:0:68:5|Removing sequential instance wc[0] (in view: work.control_capture_lane2_8s_2s_RAW8(verilog)) because it does not drive other instances.
@N: MO231 :"d:\proj\dk_video_csi_720\src\mipi_csi\control_capture_lane2.v":104:0:104:5|Found counter in view:work.control_capture_lane2_8s_2s_RAW8(verilog) instance line_cnt[15:0] 
@N: MO231 :"d:\proj\dk_video_csi_720\src\mipi_csi\control_capture_lane2.v":55:0:55:5|Found counter in view:work.control_capture_lane2_8s_2s_RAW8(verilog) instance cnt[15:0] 
@N: MF179 :|Found 16 by 16 bit equality operator ('==') un44_q_fv (in view: work.control_capture_lane2_8s_2s_RAW8(verilog))
@N: MO231 :"d:\proj\dk_video_csi_720\src\bayer_to_rgb\shift_line.v":48:0:48:5|Found counter in view:work.bayer_rgb(verilog) instance shift_line_inst0.shiftin_addr[10:0] 
@N: MO231 :"d:\proj\dk_video_csi_720\src\bayer_to_rgb\bayer_rgb.v":94:2:94:7|Found counter in view:work.bayer_rgb(verilog) instance devcnt[15:0] 
@N: BN362 :"d:\proj\dk_video_csi_720\src\bayer_to_rgb\bayer_rgb.v":169:0:169:5|Removing sequential instance r_o[0] (in view: work.bayer_rgb(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"d:\proj\dk_video_csi_720\src\bayer_to_rgb\bayer_rgb.v":169:0:169:5|Removing sequential instance r_o[1] (in view: work.bayer_rgb(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"d:\proj\dk_video_csi_720\src\bayer_to_rgb\bayer_rgb.v":169:0:169:5|Removing sequential instance r_o[2] (in view: work.bayer_rgb(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"d:\proj\dk_video_csi_720\src\bayer_to_rgb\bayer_rgb.v":169:0:169:5|Removing sequential instance g_o[0] (in view: work.bayer_rgb(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"d:\proj\dk_video_csi_720\src\bayer_to_rgb\bayer_rgb.v":169:0:169:5|Removing sequential instance g_o[1] (in view: work.bayer_rgb(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"d:\proj\dk_video_csi_720\src\bayer_to_rgb\bayer_rgb.v":169:0:169:5|Removing sequential instance b_o[0] (in view: work.bayer_rgb(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"d:\proj\dk_video_csi_720\src\bayer_to_rgb\bayer_rgb.v":169:0:169:5|Removing sequential instance b_o[1] (in view: work.bayer_rgb(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"d:\proj\dk_video_csi_720\src\bayer_to_rgb\bayer_rgb.v":169:0:169:5|Removing sequential instance b_o[2] (in view: work.bayer_rgb(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"d:\proj\dk_video_csi_720\src\bayer_to_rgb\bayer_rgb.v":156:0:156:5|Removing sequential instance shift_data1_d2[0] (in view: work.bayer_rgb(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"d:\proj\dk_video_csi_720\src\bayer_to_rgb\bayer_rgb.v":156:0:156:5|Removing sequential instance shift_data1_d2[1] (in view: work.bayer_rgb(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"d:\proj\dk_video_csi_720\src\bayer_to_rgb\bayer_rgb.v":82:2:82:7|Removing sequential instance data_tmp4[0] (in view: work.bayer_rgb(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"d:\proj\dk_video_csi_720\src\bayer_to_rgb\bayer_rgb.v":82:2:82:7|Removing sequential instance data_tmp4[1] (in view: work.bayer_rgb(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"d:\proj\dk_video_csi_720\src\bayer_to_rgb\bayer_rgb.v":82:2:82:7|Removing sequential instance data_tmp4[2] (in view: work.bayer_rgb(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"d:\proj\dk_video_csi_720\src\bayer_to_rgb\bayer_rgb.v":156:0:156:5|Removing sequential instance shift_data1_d1[0] (in view: work.bayer_rgb(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"d:\proj\dk_video_csi_720\src\bayer_to_rgb\bayer_rgb.v":156:0:156:5|Removing sequential instance shift_data1_d1[1] (in view: work.bayer_rgb(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"d:\proj\dk_video_csi_720\src\bayer_to_rgb\bayer_rgb.v":82:2:82:7|Removing sequential instance data_tmp3[0] (in view: work.bayer_rgb(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"d:\proj\dk_video_csi_720\src\bayer_to_rgb\bayer_rgb.v":82:2:82:7|Removing sequential instance data_tmp3[1] (in view: work.bayer_rgb(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"d:\proj\dk_video_csi_720\src\bayer_to_rgb\bayer_rgb.v":82:2:82:7|Removing sequential instance data_tmp3[2] (in view: work.bayer_rgb(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"d:\proj\dk_video_csi_720\src\bayer_to_rgb\video_format_detect.v":84:2:84:7|Removing sequential instance vd_hres_reg[11] (in view: work.video_format_detect(verilog)) because it does not drive other instances.
@N: BN362 :"d:\proj\dk_video_csi_720\src\bayer_to_rgb\video_format_detect.v":84:2:84:7|Removing sequential instance vd_hres_reg[12] (in view: work.video_format_detect(verilog)) because it does not drive other instances.
@N: BN362 :"d:\proj\dk_video_csi_720\src\bayer_to_rgb\video_format_detect.v":84:2:84:7|Removing sequential instance vd_hres_reg[13] (in view: work.video_format_detect(verilog)) because it does not drive other instances.
@N: BN362 :"d:\proj\dk_video_csi_720\src\bayer_to_rgb\video_format_detect.v":84:2:84:7|Removing sequential instance vd_hres_reg[14] (in view: work.video_format_detect(verilog)) because it does not drive other instances.
@N: BN362 :"d:\proj\dk_video_csi_720\src\bayer_to_rgb\video_format_detect.v":84:2:84:7|Removing sequential instance vd_hres_reg[15] (in view: work.video_format_detect(verilog)) because it does not drive other instances.
@N: BN362 :"d:\proj\dk_video_csi_720\src\bayer_to_rgb\video_format_detect.v":70:2:70:7|Removing sequential instance vd_hres[11] (in view: work.video_format_detect(verilog)) because it does not drive other instances.
@N: BN362 :"d:\proj\dk_video_csi_720\src\bayer_to_rgb\video_format_detect.v":70:2:70:7|Removing sequential instance vd_hres[12] (in view: work.video_format_detect(verilog)) because it does not drive other instances.
@N: BN362 :"d:\proj\dk_video_csi_720\src\bayer_to_rgb\video_format_detect.v":70:2:70:7|Removing sequential instance vd_hres[13] (in view: work.video_format_detect(verilog)) because it does not drive other instances.
@N: BN362 :"d:\proj\dk_video_csi_720\src\bayer_to_rgb\video_format_detect.v":70:2:70:7|Removing sequential instance vd_hres[14] (in view: work.video_format_detect(verilog)) because it does not drive other instances.
@N: BN362 :"d:\proj\dk_video_csi_720\src\bayer_to_rgb\video_format_detect.v":70:2:70:7|Removing sequential instance vd_hres[15] (in view: work.video_format_detect(verilog)) because it does not drive other instances.
@N: MO231 :"d:\proj\dk_video_csi_720\src\bayer_to_rgb\video_format_detect.v":58:2:58:7|Found counter in view:work.video_format_detect(verilog) instance hcnt[15:0] 
@N: FX493 |Applying initial value "1" on instance u0_dma_frame_buffer.u_dma_write_ctrl.dma_vs_n_d0.
@N: FX493 |Applying initial value "1" on instance u0_dma_frame_buffer.u_dma_write_ctrl.dma_vs_n_d1.
@N: FX493 |Applying initial value "1" on instance u0_dma_frame_buffer.u_dma_write_ctrl.dma_vs_n_d2_0.
@N: FX493 |Applying initial value "1" on instance u0_dma_frame_buffer.u_dma_read_ctrl.dma_vs_n_d0.
@N: FX493 |Applying initial value "1" on instance u0_dma_frame_buffer.u_dma_read_ctrl.dma_vs_n_d1.
@N: FX493 |Applying initial value "1" on instance u0_dma_frame_buffer.u_dma_read_ctrl.dma_vs_n_d2_0.
@N: FX493 |Applying initial value "1" on instance u0_dma_frame_buffer.u_dma_frame_ctrl.vout_vs_n_sync0.
@N: FX493 |Applying initial value "1" on instance u0_dma_frame_buffer.u_dma_frame_ctrl.vout_vs_n_sync1.
@N: FX493 |Applying initial value "1" on instance u0_dma_frame_buffer.u_dma_frame_ctrl.vout_vs_n_sync2_0.
@N: FX493 |Applying initial value "1" on instance u0_dma_frame_buffer.u_dma_frame_ctrl.vin_vs_n_sync0.
@N: FX493 |Applying initial value "1" on instance u0_dma_frame_buffer.u_dma_frame_ctrl.vin_vs_n_sync1.
@N: FX493 |Applying initial value "1" on instance u0_dma_frame_buffer.u_dma_frame_ctrl.vin_vs_n_sync2_0.

Starting factoring (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 261MB peak: 264MB)

@W: BN132 :"d:\proj\dk_video_csi_720\src\bayer_to_rgb\video_format_detect.v":41:2:41:7|Removing instance bayer_rgb_inst.video_format_detect_inst.vs_tmp1 because it is equivalent to instance bayer_rgb_inst.vs_tmp1. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\proj\dk_video_csi_720\src\bayer_to_rgb\video_format_detect.v":47:2:47:7|Removing instance bayer_rgb_inst.video_format_detect_inst.de_tmp1 because it is equivalent to instance bayer_rgb_inst.de_tmp1. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\proj\dk_video_csi_720\src\dvi_tx_top\rgb2dvi.v":311:0:311:5|Removing instance DVI_TX_Top_inst.rgb2dvi_inst.TMDS8b10b_inst_r.c0_d because it is equivalent to instance DVI_TX_Top_inst.rgb2dvi_inst.TMDS8b10b_inst_g.c0_d. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\proj\dk_video_csi_720\src\dvi_tx_top\rgb2dvi.v":311:0:311:5|Removing instance DVI_TX_Top_inst.rgb2dvi_inst.TMDS8b10b_inst_g.de_d because it is equivalent to instance DVI_TX_Top_inst.rgb2dvi_inst.TMDS8b10b_inst_b.de_d. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\proj\dk_video_csi_720\src\dvi_tx_top\rgb2dvi.v":311:0:311:5|Removing instance DVI_TX_Top_inst.rgb2dvi_inst.TMDS8b10b_inst_r.de_d because it is equivalent to instance DVI_TX_Top_inst.rgb2dvi_inst.TMDS8b10b_inst_b.de_d. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\proj\dk_video_csi_720\src\bayer_to_rgb\video_format_detect.v":47:2:47:7|Removing instance bayer_rgb_inst.video_format_detect_inst.de_tmp2 because it is equivalent to instance bayer_rgb_inst.de_tmp2. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\proj\dk_video_csi_720\src\bayer_to_rgb\bayer_rgb.v":68:2:68:7|Removing instance bayer_rgb_inst.vs_tmp2 because it is equivalent to instance bayer_rgb_inst.video_format_detect_inst.vs_tmp2. To keep the instance, apply constraint syn_preserve=1 on the instance.

Finished factoring (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:02s; Memory used current: 261MB peak: 264MB)

@W: BN709 :"d:\proj\dk_video_csi_720\src\video_top.v":43:19:43:28|Converting bidirection inout port IO_csi_sda to output port. Because it's a pure output port
@W: BN709 :"d:\proj\dk_video_csi_720\src\video_top.v":43:19:43:28|Converting bidirection inout port IO_csi_sda to output port. Because it's a pure output port
@W: BN709 :"d:\proj\dk_video_csi_720\src\video_top.v":43:19:43:28|Converting bidirection inout port IO_csi_sda to output port. Because it's a pure output port
@W: BN709 :"d:\proj\dk_video_csi_720\src\video_top.v":43:19:43:28|Converting bidirection inout port IO_csi_sda to output port. Because it's a pure output port
@W: BN709 :"d:\proj\dk_video_csi_720\src\video_top.v":43:19:43:28|Converting bidirection inout port IO_csi_sda to output port. Because it's a pure output port

Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 261MB peak: 264MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:04s; Memory used current: 261MB peak: 264MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:08s; CPU Time elapsed 0h:00m:07s; Memory used current: 264MB peak: 264MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:08s; CPU Time elapsed 0h:00m:07s; Memory used current: 264MB peak: 264MB)

@N: FX276 :"d:\proj\dk_video_csi_720\src\ov5647_init\ov5647_registers.v":79:8:79:11|Initial value OV5647_Controller_inst.Regs.sreg_3_0_0.INIT_RAM_00 = 001FFFFE001FFFFA0013E7EA000DFFEF00139EEF0013A7DF001FF3FA001FFFFE.
@N: FX276 :"d:\proj\dk_video_csi_720\src\ov5647_init\ov5647_registers.v":79:8:79:11|Initial value OV5647_Controller_inst.Regs.sreg_3_0_0.INIT_RAM_01 = 0011F01F0011F7FF0011FB9F0011FFFF00130FBB001326BF00132BBB00132FDF.
@N: FX276 :"d:\proj\dk_video_csi_720\src\ov5647_init\ov5647_registers.v":79:8:79:11|Initial value OV5647_Controller_inst.Regs.sreg_3_0_0.INIT_RAM_02 = 0011D0BF0011D7F70011DBFF0011DFEB0011E1630011E7E70011EB630011EFD7.
@N: FX276 :"d:\proj\dk_video_csi_720\src\ov5647_init\ov5647_registers.v":79:8:79:11|Initial value OV5647_Controller_inst.Regs.sreg_3_0_0.INIT_RAM_03 = 00117BFF00117FE70011AB3B0011AF3B0011C37F0011C7F30011C9F70011CFE7.
@N: FX276 :"d:\proj\dk_video_csi_720\src\ov5647_init\ov5647_registers.v":79:8:79:11|Initial value OV5647_Controller_inst.Regs.sreg_3_0_0.INIT_RAM_04 = 0013347500133F450013CFF00013DBB40013DE6C00139FED0013B691000B0BFF.
@N: FX276 :"d:\proj\dk_video_csi_720\src\ov5647_init\ov5647_registers.v":79:8:79:11|Initial value OV5647_Controller_inst.Regs.sreg_3_0_0.INIT_RAM_05 = 0000000000000000000000000000000000000000001FFFFA00132EED00133371.
@N: FX276 :"d:\proj\dk_video_csi_720\src\ov5647_init\ov5647_registers.v":79:8:79:11|Initial value OV5647_Controller_inst.Regs.sreg_3_0_0.INIT_RAM_06 = 0000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\proj\dk_video_csi_720\src\ov5647_init\ov5647_registers.v":79:8:79:11|Initial value OV5647_Controller_inst.Regs.sreg_3_0_0.INIT_RAM_07 = 0000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\proj\dk_video_csi_720\src\ov5647_init\ov5647_registers.v":79:8:79:11|Initial value OV5647_Controller_inst.Regs.sreg_3_0_0.INIT_RAM_08 = 0000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\proj\dk_video_csi_720\src\ov5647_init\ov5647_registers.v":79:8:79:11|Initial value OV5647_Controller_inst.Regs.sreg_3_0_0.INIT_RAM_09 = 0000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\proj\dk_video_csi_720\src\ov5647_init\ov5647_registers.v":79:8:79:11|Initial value OV5647_Controller_inst.Regs.sreg_3_0_0.INIT_RAM_0A = 0000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\proj\dk_video_csi_720\src\ov5647_init\ov5647_registers.v":79:8:79:11|Initial value OV5647_Controller_inst.Regs.sreg_3_0_0.INIT_RAM_0B = 0000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\proj\dk_video_csi_720\src\ov5647_init\ov5647_registers.v":79:8:79:11|Initial value OV5647_Controller_inst.Regs.sreg_3_0_0.INIT_RAM_0C = 0000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\proj\dk_video_csi_720\src\ov5647_init\ov5647_registers.v":79:8:79:11|Initial value OV5647_Controller_inst.Regs.sreg_3_0_0.INIT_RAM_0D = 0000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\proj\dk_video_csi_720\src\ov5647_init\ov5647_registers.v":79:8:79:11|Initial value OV5647_Controller_inst.Regs.sreg_3_0_0.INIT_RAM_0E = 0000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\proj\dk_video_csi_720\src\ov5647_init\ov5647_registers.v":79:8:79:11|Initial value OV5647_Controller_inst.Regs.sreg_3_0_0.INIT_RAM_0F = 0000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\proj\dk_video_csi_720\src\ov5647_init\ov5647_registers.v":79:8:79:11|Initial value OV5647_Controller_inst.Regs.sreg_3_0_0.INIT_RAM_10 = 0000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\proj\dk_video_csi_720\src\ov5647_init\ov5647_registers.v":79:8:79:11|Initial value OV5647_Controller_inst.Regs.sreg_3_0_0.INIT_RAM_11 = 0000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\proj\dk_video_csi_720\src\ov5647_init\ov5647_registers.v":79:8:79:11|Initial value OV5647_Controller_inst.Regs.sreg_3_0_0.INIT_RAM_12 = 0000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\proj\dk_video_csi_720\src\ov5647_init\ov5647_registers.v":79:8:79:11|Initial value OV5647_Controller_inst.Regs.sreg_3_0_0.INIT_RAM_13 = 0000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\proj\dk_video_csi_720\src\ov5647_init\ov5647_registers.v":79:8:79:11|Initial value OV5647_Controller_inst.Regs.sreg_3_0_0.INIT_RAM_14 = 0000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\proj\dk_video_csi_720\src\ov5647_init\ov5647_registers.v":79:8:79:11|Initial value OV5647_Controller_inst.Regs.sreg_3_0_0.INIT_RAM_15 = 0000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\proj\dk_video_csi_720\src\ov5647_init\ov5647_registers.v":79:8:79:11|Initial value OV5647_Controller_inst.Regs.sreg_3_0_0.INIT_RAM_16 = 0000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\proj\dk_video_csi_720\src\ov5647_init\ov5647_registers.v":79:8:79:11|Initial value OV5647_Controller_inst.Regs.sreg_3_0_0.INIT_RAM_17 = 0000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\proj\dk_video_csi_720\src\ov5647_init\ov5647_registers.v":79:8:79:11|Initial value OV5647_Controller_inst.Regs.sreg_3_0_0.INIT_RAM_18 = 0000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\proj\dk_video_csi_720\src\ov5647_init\ov5647_registers.v":79:8:79:11|Initial value OV5647_Controller_inst.Regs.sreg_3_0_0.INIT_RAM_19 = 0000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\proj\dk_video_csi_720\src\ov5647_init\ov5647_registers.v":79:8:79:11|Initial value OV5647_Controller_inst.Regs.sreg_3_0_0.INIT_RAM_1A = 0000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\proj\dk_video_csi_720\src\ov5647_init\ov5647_registers.v":79:8:79:11|Initial value OV5647_Controller_inst.Regs.sreg_3_0_0.INIT_RAM_1B = 0000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\proj\dk_video_csi_720\src\ov5647_init\ov5647_registers.v":79:8:79:11|Initial value OV5647_Controller_inst.Regs.sreg_3_0_0.INIT_RAM_1C = 0000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\proj\dk_video_csi_720\src\ov5647_init\ov5647_registers.v":79:8:79:11|Initial value OV5647_Controller_inst.Regs.sreg_3_0_0.INIT_RAM_1D = 0000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\proj\dk_video_csi_720\src\ov5647_init\ov5647_registers.v":79:8:79:11|Initial value OV5647_Controller_inst.Regs.sreg_3_0_0.INIT_RAM_1E = 0000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\proj\dk_video_csi_720\src\ov5647_init\ov5647_registers.v":79:8:79:11|Initial value OV5647_Controller_inst.Regs.sreg_3_0_0.INIT_RAM_1F = 0000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\proj\dk_video_csi_720\src\ov5647_init\ov5647_registers.v":79:8:79:11|Initial value OV5647_Controller_inst.Regs.sreg_3_0_0.INIT_RAM_20 = 0000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\proj\dk_video_csi_720\src\ov5647_init\ov5647_registers.v":79:8:79:11|Initial value OV5647_Controller_inst.Regs.sreg_3_0_0.INIT_RAM_21 = 0000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\proj\dk_video_csi_720\src\ov5647_init\ov5647_registers.v":79:8:79:11|Initial value OV5647_Controller_inst.Regs.sreg_3_0_0.INIT_RAM_22 = 0000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\proj\dk_video_csi_720\src\ov5647_init\ov5647_registers.v":79:8:79:11|Initial value OV5647_Controller_inst.Regs.sreg_3_0_0.INIT_RAM_23 = 0000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\proj\dk_video_csi_720\src\ov5647_init\ov5647_registers.v":79:8:79:11|Initial value OV5647_Controller_inst.Regs.sreg_3_0_0.INIT_RAM_24 = 0000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\proj\dk_video_csi_720\src\ov5647_init\ov5647_registers.v":79:8:79:11|Initial value OV5647_Controller_inst.Regs.sreg_3_0_0.INIT_RAM_25 = 0000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\proj\dk_video_csi_720\src\ov5647_init\ov5647_registers.v":79:8:79:11|Initial value OV5647_Controller_inst.Regs.sreg_3_0_0.INIT_RAM_26 = 0000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\proj\dk_video_csi_720\src\ov5647_init\ov5647_registers.v":79:8:79:11|Initial value OV5647_Controller_inst.Regs.sreg_3_0_0.INIT_RAM_27 = 0000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\proj\dk_video_csi_720\src\ov5647_init\ov5647_registers.v":79:8:79:11|Initial value OV5647_Controller_inst.Regs.sreg_3_0_0.INIT_RAM_28 = 0000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\proj\dk_video_csi_720\src\ov5647_init\ov5647_registers.v":79:8:79:11|Initial value OV5647_Controller_inst.Regs.sreg_3_0_0.INIT_RAM_29 = 0000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\proj\dk_video_csi_720\src\ov5647_init\ov5647_registers.v":79:8:79:11|Initial value OV5647_Controller_inst.Regs.sreg_3_0_0.INIT_RAM_2A = 0000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\proj\dk_video_csi_720\src\ov5647_init\ov5647_registers.v":79:8:79:11|Initial value OV5647_Controller_inst.Regs.sreg_3_0_0.INIT_RAM_2B = 0000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\proj\dk_video_csi_720\src\ov5647_init\ov5647_registers.v":79:8:79:11|Initial value OV5647_Controller_inst.Regs.sreg_3_0_0.INIT_RAM_2C = 0000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\proj\dk_video_csi_720\src\ov5647_init\ov5647_registers.v":79:8:79:11|Initial value OV5647_Controller_inst.Regs.sreg_3_0_0.INIT_RAM_2D = 0000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\proj\dk_video_csi_720\src\ov5647_init\ov5647_registers.v":79:8:79:11|Initial value OV5647_Controller_inst.Regs.sreg_3_0_0.INIT_RAM_2E = 0000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\proj\dk_video_csi_720\src\ov5647_init\ov5647_registers.v":79:8:79:11|Initial value OV5647_Controller_inst.Regs.sreg_3_0_0.INIT_RAM_2F = 0000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\proj\dk_video_csi_720\src\ov5647_init\ov5647_registers.v":79:8:79:11|Initial value OV5647_Controller_inst.Regs.sreg_3_0_0.INIT_RAM_30 = 0000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\proj\dk_video_csi_720\src\ov5647_init\ov5647_registers.v":79:8:79:11|Initial value OV5647_Controller_inst.Regs.sreg_3_0_0.INIT_RAM_31 = 0000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\proj\dk_video_csi_720\src\ov5647_init\ov5647_registers.v":79:8:79:11|Initial value OV5647_Controller_inst.Regs.sreg_3_0_0.INIT_RAM_32 = 0000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\proj\dk_video_csi_720\src\ov5647_init\ov5647_registers.v":79:8:79:11|Initial value OV5647_Controller_inst.Regs.sreg_3_0_0.INIT_RAM_33 = 0000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\proj\dk_video_csi_720\src\ov5647_init\ov5647_registers.v":79:8:79:11|Initial value OV5647_Controller_inst.Regs.sreg_3_0_0.INIT_RAM_34 = 0000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\proj\dk_video_csi_720\src\ov5647_init\ov5647_registers.v":79:8:79:11|Initial value OV5647_Controller_inst.Regs.sreg_3_0_0.INIT_RAM_35 = 0000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\proj\dk_video_csi_720\src\ov5647_init\ov5647_registers.v":79:8:79:11|Initial value OV5647_Controller_inst.Regs.sreg_3_0_0.INIT_RAM_36 = 0000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\proj\dk_video_csi_720\src\ov5647_init\ov5647_registers.v":79:8:79:11|Initial value OV5647_Controller_inst.Regs.sreg_3_0_0.INIT_RAM_37 = 0000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\proj\dk_video_csi_720\src\ov5647_init\ov5647_registers.v":79:8:79:11|Initial value OV5647_Controller_inst.Regs.sreg_3_0_0.INIT_RAM_38 = 0000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\proj\dk_video_csi_720\src\ov5647_init\ov5647_registers.v":79:8:79:11|Initial value OV5647_Controller_inst.Regs.sreg_3_0_0.INIT_RAM_39 = 0000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\proj\dk_video_csi_720\src\ov5647_init\ov5647_registers.v":79:8:79:11|Initial value OV5647_Controller_inst.Regs.sreg_3_0_0.INIT_RAM_3A = 0000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\proj\dk_video_csi_720\src\ov5647_init\ov5647_registers.v":79:8:79:11|Initial value OV5647_Controller_inst.Regs.sreg_3_0_0.INIT_RAM_3B = 0000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\proj\dk_video_csi_720\src\ov5647_init\ov5647_registers.v":79:8:79:11|Initial value OV5647_Controller_inst.Regs.sreg_3_0_0.INIT_RAM_3C = 0000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\proj\dk_video_csi_720\src\ov5647_init\ov5647_registers.v":79:8:79:11|Initial value OV5647_Controller_inst.Regs.sreg_3_0_0.INIT_RAM_3D = 0000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\proj\dk_video_csi_720\src\ov5647_init\ov5647_registers.v":79:8:79:11|Initial value OV5647_Controller_inst.Regs.sreg_3_0_0.INIT_RAM_3E = 0000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\proj\dk_video_csi_720\src\ov5647_init\ov5647_registers.v":79:8:79:11|Initial value OV5647_Controller_inst.Regs.sreg_3_0_0.INIT_RAM_3F = 0000000000000000000000000000000000000000000000000000000000000000.
@N: FX211 |Packed ROM OV5647_Controller_inst.Regs.sreg_3_0[20:0] (6 input, 21 output) to Block SelectRAM 
@N: BN362 :"d:\proj\dk_video_csi_720\src\bayer_to_rgb\video_format_detect.v":58:2:58:7|Removing sequential instance bayer_rgb_inst.video_format_detect_inst.hcnt[15] (in view: work.video_top(verilog)) because it does not drive other instances.
@N: BN362 :"d:\proj\dk_video_csi_720\src\bayer_to_rgb\video_format_detect.v":58:2:58:7|Removing sequential instance bayer_rgb_inst.video_format_detect_inst.hcnt[14] (in view: work.video_top(verilog)) because it does not drive other instances.
@N: BN362 :"d:\proj\dk_video_csi_720\src\bayer_to_rgb\video_format_detect.v":58:2:58:7|Removing sequential instance bayer_rgb_inst.video_format_detect_inst.hcnt[13] (in view: work.video_top(verilog)) because it does not drive other instances.
@N: BN362 :"d:\proj\dk_video_csi_720\src\bayer_to_rgb\video_format_detect.v":58:2:58:7|Removing sequential instance bayer_rgb_inst.video_format_detect_inst.hcnt[12] (in view: work.video_top(verilog)) because it does not drive other instances.
@N: BN362 :"d:\proj\dk_video_csi_720\src\bayer_to_rgb\video_format_detect.v":58:2:58:7|Removing sequential instance bayer_rgb_inst.video_format_detect_inst.hcnt[11] (in view: work.video_top(verilog)) because it does not drive other instances.

Finished preparing to map (Real Time elapsed 0h:00m:09s; CPU Time elapsed 0h:00m:08s; Memory used current: 264MB peak: 264MB)


Finished technology mapping (Real Time elapsed 0h:00m:10s; CPU Time elapsed 0h:00m:09s; Memory used current: 298MB peak: 298MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:10s		    -4.04ns		3407 /       760
   2		0h:00m:10s		    -3.98ns		3390 /       760
   3		0h:00m:10s		    -3.76ns		3389 /       760
   4		0h:00m:10s		    -3.89ns		3389 /       760
Timing driven replication report
Added 1 Registers via timing driven replication
Added 1 LUTs via timing driven replication

   5		0h:00m:11s		    -3.89ns		3391 /       761
   6		0h:00m:12s		    -3.13ns		3394 /       761
   7		0h:00m:12s		    -3.13ns		3398 /       761
   8		0h:00m:12s		    -3.13ns		3398 /       761
   9		0h:00m:12s		    -3.13ns		3400 /       761
  10		0h:00m:12s		    -3.13ns		3397 /       761
@N: FX271 :"d:\proj\dk_video_csi_720\src\mipi_csi\raw8_lane2.v":37:0:37:5|Replicating instance CSI2RAW8_inst.u_raw8_lane2.u_fifo16b_8b.w_lv_n_i (in view: work.video_top(verilog)) with 2 loads 1 time(s) to improve timing.
Timing driven replication report
Added 0 Registers via timing driven replication
Added 1 LUTs via timing driven replication


  11		0h:00m:12s		    -3.13ns		3397 /       761
  12		0h:00m:12s		    -3.13ns		3397 /       761
  13		0h:00m:12s		    -3.13ns		3398 /       761
  14		0h:00m:12s		    -3.13ns		3399 /       761
  15		0h:00m:12s		    -3.13ns		3400 /       761

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:13s; CPU Time elapsed 0h:00m:12s; Memory used current: 302MB peak: 302MB)

@N: FX164 |The option to pack registers in the IOB has not been specified. Please set syn_useioff attribute.  
@W: MT453 |clock period is too long for clock _DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top|clk_out_inferred_clock, changing period from 66667.0 to 20000.0 ns, rise from 0.0 ns to 0.0 ns, and fall from 33333.5 ns to 10000.0 ns. 
@W: MT453 |clock period is too long for clock pll_8bit_2lane|clkout_inferred_clock, changing period from 66667.0 to 20000.0 ns, rise from 0.0 ns to 0.0 ns, and fall from 33333.5 ns to 10000.0 ns. 
@W: MT453 |clock period is too long for clock _~idesx4_DPHY_RX_TOP__|clk_byte_out_inferred_clock, changing period from 66667.0 to 20000.0 ns, rise from 0.0 ns to 0.0 ns, and fall from 33333.5 ns to 10000.0 ns. 
@W: MT453 |clock period is too long for clock _~DPHY_RX_DPHY_RX_TOP__|HS_CLK_inferred_clock, changing period from 66667.0 to 20000.0 ns, rise from 0.0 ns to 0.0 ns, and fall from 33333.5 ns to 10000.0 ns. 
@W: BN709 :"d:\proj\dk_video_csi_720\src\video_top.v":43:19:43:28|Converting bidirection inout port IO_csi_sda to output port. Because it's a pure output port

Finished restoring hierarchy (Real Time elapsed 0h:00m:15s; CPU Time elapsed 0h:00m:15s; Memory used current: 304MB peak: 304MB)


Start Writing Netlists (Real Time elapsed 0h:00m:16s; CPU Time elapsed 0h:00m:16s; Memory used current: 218MB peak: 306MB)

Writing Analyst data base D:\proj\dk_video_csi_720\impl\synthesize\rev_1\synwork\dk_video_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:18s; CPU Time elapsed 0h:00m:18s; Memory used current: 306MB peak: 307MB)

Writing Verilog Simulation files

Writing scf file... (Real Time elapsed 0h:00m:21s; CPU Time elapsed 0h:00m:20s; Memory used current: 306MB peak: 308MB)

@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 

Finished Writing Verilog Simulation files (Real Time elapsed 0h:00m:21s; CPU Time elapsed 0h:00m:20s; Memory used current: 306MB peak: 308MB)


Start final timing analysis (Real Time elapsed 0h:00m:22s; CPU Time elapsed 0h:00m:21s; Memory used current: 298MB peak: 308MB)

@W: MT246 :"d:\proj\dk_video_csi_720\src\video_top.v":506:7:506:14|Blackbox CLKDIV is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results)
@W: MT246 :"d:\proj\dk_video_csi_720\src\tmds_pll\tmds_pll.v":21:4:21:11|Blackbox PLL is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results)
@W: MT246 :"d:\proj\dk_video_csi_720\src\ddr3_memory_interface\ddr3_memory_interface.v":23290:8:23290:14|Blackbox DHCEN is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results)
@W: MT246 :"d:\proj\dk_video_csi_720\src\ddr3_memory_interface\ddr3_memory_interface.v":16359:6:16359:10|Blackbox DLL is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results)
@W: MT246 :"d:\proj\dk_video_csi_720\src\ddr3_memory_interface\ddr3_memory_interface.v":9997:6:9997:24|Blackbox DQS is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results)
@W: MT420 |Found inferred clock video_top|pix_clk with period 10.11ns. Please declare a user-defined clock on net pix_clk.
@W: MT420 |Found inferred clock video_top|I_clk with period 5.60ns. Please declare a user-defined clock on port I_clk.
@W: MT420 |Found inferred clock TMDS_PLL|clkout_inferred_clock with period 6.67ns. Please declare a user-defined clock on net u_tmds_pll.serial_clk.
@W: MT420 |Found inferred clock _DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top|clk_out_inferred_clock with period 8502.42ns. Please declare a user-defined clock on net DDR3_Memory_Interface_Top_inst.gw3mc_top.u_ddr_phy_top.clk_out.
@W: MT420 |Found inferred clock _DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[0]_u_ddr_phy_data_lane/u_ddr_phy_data_io_|dqsw0_0_inferred_clock with period 6.67ns. Please declare a user-defined clock on net DDR3_Memory_Interface_Top_inst.gw3mc_top.u_ddr_phy_top.u_ddr_phy_wd.\\data_lane_gen\[0\]\.u_ddr_phy_data_lane.u_ddr_phy_data_io.dqsw0_0.
@W: MT420 |Found inferred clock _DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top|clk_x4i_inferred_clock with period 6.67ns. Please declare a user-defined clock on net DDR3_Memory_Interface_Top_inst.gw3mc_top.u_ddr_phy_top.clk_x4i.
@W: MT420 |Found inferred clock _DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[0]_u_ddr_phy_data_lane/u_ddr_phy_data_io_|dqsw270_0_inferred_clock with period 6.67ns. Please declare a user-defined clock on net DDR3_Memory_Interface_Top_inst.gw3mc_top.u_ddr_phy_top.u_ddr_phy_wd.\\data_lane_gen\[0\]\.u_ddr_phy_data_lane.u_ddr_phy_data_io.dqsw270_0.
@W: MT420 |Found inferred clock _DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[0]_u_ddr_phy_data_lane/u_ddr_phy_data_io_|dqsr90_1_inferred_clock with period 6.67ns. Please declare a user-defined clock on net DDR3_Memory_Interface_Top_inst.gw3mc_top.u_ddr_phy_top.u_ddr_phy_wd.\\data_lane_gen\[0\]\.u_ddr_phy_data_lane.u_ddr_phy_data_io.dqsr90_1.
@W: MT420 |Found inferred clock _DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[1]_u_ddr_phy_data_lane/u_ddr_phy_data_io_|dqsw0_inferred_clock with period 6.67ns. Please declare a user-defined clock on net DDR3_Memory_Interface_Top_inst.gw3mc_top.u_ddr_phy_top.u_ddr_phy_wd.\\data_lane_gen\[1\]\.u_ddr_phy_data_lane.u_ddr_phy_data_io.dqsw0.
@W: MT420 |Found inferred clock _DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[1]_u_ddr_phy_data_lane/u_ddr_phy_data_io_|dqsw270_inferred_clock with period 6.67ns. Please declare a user-defined clock on net DDR3_Memory_Interface_Top_inst.gw3mc_top.u_ddr_phy_top.u_ddr_phy_wd.\\data_lane_gen\[1\]\.u_ddr_phy_data_lane.u_ddr_phy_data_io.dqsw270.
@W: MT420 |Found inferred clock _DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[1]_u_ddr_phy_data_lane/u_ddr_phy_data_io_|dqsr90_inferred_clock with period 6.67ns. Please declare a user-defined clock on net DDR3_Memory_Interface_Top_inst.gw3mc_top.u_ddr_phy_top.u_ddr_phy_wd.\\data_lane_gen\[1\]\.u_ddr_phy_data_lane.u_ddr_phy_data_io.dqsr90.
@W: MT420 |Found inferred clock pll_8bit_2lane|clkout_inferred_clock with period 8500.71ns. Please declare a user-defined clock on net CSI2RAW8_inst.pll.csi_clk.
@W: MT420 |Found inferred clock _~idesx4_DPHY_RX_TOP__|clk_byte_out_inferred_clock with period 6.59ns. Please declare a user-defined clock on net CSI2RAW8_inst.DPHY_RX_TOP_inst.DPHY_RX_INST.u_idesx4.clk_byte_out.
@W: MT420 |Found inferred clock _~idesx4_DPHY_RX_TOP__|eclko_inferred_clock with period 6.67ns. Please declare a user-defined clock on net CSI2RAW8_inst.DPHY_RX_TOP_inst.DPHY_RX_INST.u_idesx4.eclko.
@W: MT420 |Found inferred clock _~DPHY_RX_DPHY_RX_TOP__|HS_CLK_inferred_clock with period 1.63ns. Please declare a user-defined clock on net CSI2RAW8_inst.DPHY_RX_TOP_inst.DPHY_RX_INST.HS_CLK.


##### START OF TIMING REPORT #####[
# Timing report written on Tue Aug 11 11:04:41 2020
#


Top view:               video_top
Requested Frequency:    0.1 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -1.784

                                                                                                                                                     Requested     Estimated     Requested     Estimated                  Clock        Clock                 
Starting Clock                                                                                                                                       Frequency     Frequency     Period        Period        Slack        Type         Group                 
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
TMDS_PLL|clkout_inferred_clock                                                                                                                       150.0 MHz     NA            6.667         NA            NA           inferred     Autoconstr_clkgroup_2 
_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[0]_u_ddr_phy_data_lane/u_ddr_phy_data_io_|dqsr90_1_inferred_clock      150.0 MHz     NA            6.667         NA            NA           inferred     Autoconstr_clkgroup_7 
_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[0]_u_ddr_phy_data_lane/u_ddr_phy_data_io_|dqsw0_0_inferred_clock       150.0 MHz     NA            6.667         NA            NA           inferred     Autoconstr_clkgroup_4 
_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[0]_u_ddr_phy_data_lane/u_ddr_phy_data_io_|dqsw270_0_inferred_clock     150.0 MHz     NA            6.667         NA            NA           inferred     Autoconstr_clkgroup_6 
_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[1]_u_ddr_phy_data_lane/u_ddr_phy_data_io_|dqsr90_inferred_clock        150.0 MHz     NA            6.667         NA            NA           inferred     Autoconstr_clkgroup_10
_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[1]_u_ddr_phy_data_lane/u_ddr_phy_data_io_|dqsw0_inferred_clock         150.0 MHz     NA            6.667         NA            NA           inferred     Autoconstr_clkgroup_8 
_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[1]_u_ddr_phy_data_lane/u_ddr_phy_data_io_|dqsw270_inferred_clock       150.0 MHz     NA            6.667         NA            NA           inferred     Autoconstr_clkgroup_9 
_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top|clk_out_inferred_clock                                                                            0.1 MHz       96.6 MHz      8502.420      10.351        4248.363     inferred     Autoconstr_clkgroup_3 
_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top|clk_x4i_inferred_clock                                                                            150.0 MHz     NA            6.667         NA            NA           inferred     Autoconstr_clkgroup_5 
_~DPHY_RX_DPHY_RX_TOP__|HS_CLK_inferred_clock                                                                                                        611.8 MHz     520.0 MHz     1.635         1.923         -0.288       inferred     Autoconstr_clkgroup_14
_~idesx4_DPHY_RX_TOP__|clk_byte_out_inferred_clock                                                                                                   151.8 MHz     129.1 MHz     6.586         7.748         -1.162       inferred     Autoconstr_clkgroup_12
_~idesx4_DPHY_RX_TOP__|eclko_inferred_clock                                                                                                          150.0 MHz     NA            6.667         NA            NA           inferred     Autoconstr_clkgroup_13
pll_8bit_2lane|clkout_inferred_clock                                                                                                                 0.1 MHz       136.9 MHz     8500.713      7.305         4249.518     inferred     Autoconstr_clkgroup_11
video_top|I_clk                                                                                                                                      178.5 MHz     151.8 MHz     5.601         6.589         -0.989       inferred     Autoconstr_clkgroup_1 
video_top|pix_clk                                                                                                                                    98.9 MHz      84.1 MHz      10.108        11.892        -1.784       inferred     Autoconstr_clkgroup_0 
System                                                                                                                                               726.6 MHz     617.7 MHz     1.376         1.619         -0.243       system       system_clkgroup       
=============================================================================================================================================================================================================================================================
Estimated period and frequency reported as NA means no slack depends directly on the clock waveform





Clock Relationships
*******************

Clocks                                                                                                                                                                                                                      |    rise  to  rise      |    fall  to  fall      |    rise  to  fall   |    fall  to  rise    
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Starting                                                                   Ending                                                                                                                                           |  constraint  slack     |  constraint  slack     |  constraint  slack  |  constraint  slack   
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
System                                                                     System                                                                                                                                           |  1.376       -0.243    |  No paths    -         |  No paths    -      |  No paths    -       
System                                                                     video_top|pix_clk                                                                                                                                |  10.109      7.345     |  No paths    -         |  No paths    -      |  No paths    -       
System                                                                     video_top|I_clk                                                                                                                                  |  5.601       4.435     |  No paths    -         |  No paths    -      |  No paths    -       
System                                                                     _DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top|clk_out_inferred_clock                                                                        |  8502.420    8493.683  |  No paths    -         |  No paths    -      |  No paths    -       
System                                                                     _DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top|clk_x4i_inferred_clock                                                                        |  6.667       6.071     |  No paths    -         |  No paths    -      |  No paths    -       
System                                                                     _DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[0]_u_ddr_phy_data_lane/u_ddr_phy_data_io_|dqsr90_1_inferred_clock  |  No paths    -         |  No paths    -         |  6.667       6.071  |  No paths    -       
System                                                                     _DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[1]_u_ddr_phy_data_lane/u_ddr_phy_data_io_|dqsr90_inferred_clock    |  No paths    -         |  No paths    -         |  6.667       6.071  |  No paths    -       
System                                                                     _~idesx4_DPHY_RX_TOP__|clk_byte_out_inferred_clock                                                                                               |  6.586       3.890     |  No paths    -         |  No paths    -      |  No paths    -       
video_top|pix_clk                                                          video_top|pix_clk                                                                                                                                |  10.109      -1.784    |  10.109      9.270     |  No paths    -      |  5.054       4.215   
video_top|pix_clk                                                          _DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top|clk_out_inferred_clock                                                                        |  Diff grp    -         |  No paths    -         |  No paths    -      |  No paths    -       
video_top|I_clk                                                            System                                                                                                                                           |  5.601       -1.441    |  No paths    -         |  No paths    -      |  No paths    -       
video_top|I_clk                                                            video_top|pix_clk                                                                                                                                |  Diff grp    -         |  No paths    -         |  No paths    -      |  No paths    -       
video_top|I_clk                                                            video_top|I_clk                                                                                                                                  |  5.601       -0.989    |  No paths    -         |  No paths    -      |  No paths    -       
video_top|I_clk                                                            _DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top|clk_out_inferred_clock                                                                        |  Diff grp    -         |  No paths    -         |  No paths    -      |  No paths    -       
video_top|I_clk                                                            pll_8bit_2lane|clkout_inferred_clock                                                                                                             |  Diff grp    -         |  No paths    -         |  No paths    -      |  No paths    -       
_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top|clk_out_inferred_clock  System                                                                                                                                           |  8502.420    8495.603  |  No paths    -         |  No paths    -      |  No paths    -       
_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top|clk_out_inferred_clock  video_top|pix_clk                                                                                                                                |  Diff grp    -         |  No paths    -         |  No paths    -      |  No paths    -       
_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top|clk_out_inferred_clock  _DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top|clk_out_inferred_clock                                                                        |  8502.420    8492.069  |  8502.420    8501.581  |  No paths    -      |  4251.210    4248.363
_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top|clk_out_inferred_clock  _DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top|clk_x4i_inferred_clock                                                                        |  Diff grp    -         |  No paths    -         |  No paths    -      |  No paths    -       
_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top|clk_out_inferred_clock  pll_8bit_2lane|clkout_inferred_clock                                                                                                             |  Diff grp    -         |  No paths    -         |  No paths    -      |  No paths    -       
pll_8bit_2lane|clkout_inferred_clock                                       _DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top|clk_out_inferred_clock                                                                        |  Diff grp    -         |  No paths    -         |  No paths    -      |  No paths    -       
pll_8bit_2lane|clkout_inferred_clock                                       pll_8bit_2lane|clkout_inferred_clock                                                                                                             |  8500.713    8493.408  |  8500.713    8499.874  |  No paths    -      |  4250.357    4249.518
pll_8bit_2lane|clkout_inferred_clock                                       _~idesx4_DPHY_RX_TOP__|clk_byte_out_inferred_clock                                                                                               |  Diff grp    -         |  No paths    -         |  No paths    -      |  No paths    -       
_~idesx4_DPHY_RX_TOP__|clk_byte_out_inferred_clock                         pll_8bit_2lane|clkout_inferred_clock                                                                                                             |  Diff grp    -         |  No paths    -         |  No paths    -      |  No paths    -       
_~idesx4_DPHY_RX_TOP__|clk_byte_out_inferred_clock                         _~idesx4_DPHY_RX_TOP__|clk_byte_out_inferred_clock                                                                                               |  6.586       -1.162    |  6.586       5.747     |  No paths    -      |  No paths    -       
_~DPHY_RX_DPHY_RX_TOP__|HS_CLK_inferred_clock                              System                                                                                                                                           |  1.635       -0.248    |  No paths    -         |  No paths    -      |  No paths    -       
_~DPHY_RX_DPHY_RX_TOP__|HS_CLK_inferred_clock                              _~DPHY_RX_DPHY_RX_TOP__|HS_CLK_inferred_clock                                                                                                    |  1.635       -0.288    |  No paths    -         |  No paths    -      |  No paths    -       
===========================================================================================================================================================================================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: _DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top|clk_out_inferred_clock
====================================



Starting Points with Worst Slack
********************************

                                                                                                                             Starting                                                                                                                 Arrival             
Instance                                                                                                                     Reference                                                                     Type      Pin     Net                      Time        Slack   
                                                                                                                             Clock                                                                                                                                        
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
vfb_top_inst.vfb_wrapper_inst.u0_dma_frame_buffer.u_dma_write_ctrl.fifo_dma_write_16_128_inst.fifo_inst.\\reset_r_Z\[1\]     _DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top|clk_out_inferred_clock     DFFNP     Q       reset_r[1]               0.243       4248.363
DDR3_Memory_Interface_Top_inst.gw3mc_top.u_gwmc_top.gwmc_bank_ctrl.\\gwmc_pstate\[14\]_ins12691                              _DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top|clk_out_inferred_clock     DFFC      Q       Z\\gwmc_pstate\[14\]     0.243       8492.069
DDR3_Memory_Interface_Top_inst.gw3mc_top.u_gwmc_top.gwmc_bank_ctrl.\\gwmc_pstate\[8\]_ins12697                               _DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top|clk_out_inferred_clock     DFFC      Q       Z\\gwmc_pstate\[8\]      0.243       8492.109
DDR3_Memory_Interface_Top_inst.gw3mc_top.u_gwmc_top.gwmc_bank_ctrl.\\gwmc_pstate\[9\]_ins12696                               _DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top|clk_out_inferred_clock     DFFC      Q       Z\\gwmc_pstate\[9\]      0.243       8492.130
DDR3_Memory_Interface_Top_inst.gw3mc_top.u_gwmc_top.gwmc_bank_ctrl.\\gwmc_pstate\[13\]_ins12692                              _DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top|clk_out_inferred_clock     DFFC      Q       Z\\gwmc_pstate\[13\]     0.243       8492.151
DDR3_Memory_Interface_Top_inst.gw3mc_top.u_gwmc_top.gwmc_bank_ctrl.\\gwmc_pstate\[10\]_ins12695                              _DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top|clk_out_inferred_clock     DFFC      Q       Z\\gwmc_pstate\[10\]     0.243       8492.217
DDR3_Memory_Interface_Top_inst.gw3mc_top.u_gwmc_top.gwmc_bank_ctrl.\\gwmc_pstate\[18\]_ins12687                              _DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top|clk_out_inferred_clock     DFFC      Q       Z\\gwmc_pstate\[18\]     0.243       8492.217
DDR3_Memory_Interface_Top_inst.gw3mc_top.u_gwmc_top.gwmc_bank_ctrl.\\gwmc_pstate\[21\]_ins12684                              _DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top|clk_out_inferred_clock     DFFC      Q       Z\\gwmc_pstate\[21\]     0.243       8492.238
DDR3_Memory_Interface_Top_inst.gw3mc_top.u_gwmc_top.gwmc_bank_ctrl.\\gwmc_pstate\[11\]_ins12694                              _DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top|clk_out_inferred_clock     DFFC      Q       Z\\gwmc_pstate\[11\]     0.243       8492.308
DDR3_Memory_Interface_Top_inst.gw3mc_top.u_gwmc_top.gwmc_bank_ctrl.\\gwmc_pstate\[16\]_ins12689                              _DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top|clk_out_inferred_clock     DFFC      Q       Z\\gwmc_pstate\[16\]     0.243       8492.308
==========================================================================================================================================================================================================================================================================


Ending Points with Worst Slack
******************************

                                                                                                                                Starting                                                                                                                     Required             
Instance                                                                                                                        Reference                                                                     Type          Pin        Net                   Time         Slack   
                                                                                                                                Clock                                                                                                                                             
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
vfb_top_inst.vfb_wrapper_inst.u0_dma_frame_buffer.u_dma_write_ctrl.fifo_dma_write_16_128_inst.fifo_inst.mem_3_0_mem_3_0_0_0     _DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top|clk_out_inferred_clock     SDP           RESETB     reset_r[1]            4249.141     4248.363
vfb_top_inst.vfb_wrapper_inst.u0_dma_frame_buffer.u_dma_write_ctrl.fifo_dma_write_16_128_inst.fifo_inst.mem_3_1_mem_3_1_0_0     _DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top|clk_out_inferred_clock     SDP           RESETB     reset_r[1]            4249.141     4248.363
vfb_top_inst.vfb_wrapper_inst.u0_dma_frame_buffer.u_dma_write_ctrl.fifo_dma_write_16_128_inst.fifo_inst.mem_3_2_mem_3_2_0_0     _DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top|clk_out_inferred_clock     SDP           RESETB     reset_r[1]            4249.141     4248.363
vfb_top_inst.vfb_wrapper_inst.u0_dma_frame_buffer.u_dma_write_ctrl.fifo_dma_write_16_128_inst.fifo_inst.mem_3_3_mem_3_3_0_0     _DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top|clk_out_inferred_clock     SDP           RESETB     reset_r[1]            4249.141     4248.363
DDR3_Memory_Interface_Top_inst.gw3mc_top.u_gwmc_top.gw_wr_data0.wr_fifo.n48_ins17199                                            _DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top|clk_out_inferred_clock     RAM16SDP4     DI[0]      Z\\wr_data\[124\]     4251.077     4248.363
DDR3_Memory_Interface_Top_inst.gw3mc_top.u_gwmc_top.gw_wr_data0.wr_fifo.n48_ins17199                                            _DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top|clk_out_inferred_clock     RAM16SDP4     DI[1]      Z\\wr_data\[125\]     4251.077     4248.363
DDR3_Memory_Interface_Top_inst.gw3mc_top.u_gwmc_top.gw_wr_data0.wr_fifo.n48_ins17199                                            _DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top|clk_out_inferred_clock     RAM16SDP4     DI[2]      Z\\wr_data\[126\]     4251.077     4248.363
DDR3_Memory_Interface_Top_inst.gw3mc_top.u_gwmc_top.gw_wr_data0.wr_fifo.n48_ins17199                                            _DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top|clk_out_inferred_clock     RAM16SDP4     DI[3]      Z\\wr_data\[127\]     4251.077     4248.363
DDR3_Memory_Interface_Top_inst.gw3mc_top.u_gwmc_top.gw_wr_data0.wr_fifo.n52_ins17198                                            _DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top|clk_out_inferred_clock     RAM16SDP4     DI[0]      Z\\wr_data\[120\]     4251.077     4248.363
DDR3_Memory_Interface_Top_inst.gw3mc_top.u_gwmc_top.gw_wr_data0.wr_fifo.n52_ins17198                                            _DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top|clk_out_inferred_clock     RAM16SDP4     DI[1]      Z\\wr_data\[121\]     4251.077     4248.363
==================================================================================================================================================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      4251.210
    - Setup time:                            0.133
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4251.077

    - Propagation time:                      2.714
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 4248.363

    Number of logic level(s):                2
    Starting point:                          vfb_top_inst.vfb_wrapper_inst.u0_dma_frame_buffer.u_dma_write_ctrl.fifo_dma_write_16_128_inst.fifo_inst.\\reset_r_Z\[1\] / Q
    Ending point:                            DDR3_Memory_Interface_Top_inst.gw3mc_top.u_gwmc_top.gw_wr_data0.wr_fifo.n60_ins17196 / DI[3]
    The start point is clocked by            _DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top|clk_out_inferred_clock [falling] (rise=0.000 fall=4251.210 period=8502.420) on pin CLK
    The end   point is clocked by            _DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top|clk_out_inferred_clock [rising] (rise=0.000 fall=4251.210 period=8502.420) on pin CLK

Instance / Net                                                                                                                                Pin        Pin               Arrival     No. of    
Name                                                                                                                            Type          Name       Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
vfb_top_inst.vfb_wrapper_inst.u0_dma_frame_buffer.u_dma_write_ctrl.fifo_dma_write_16_128_inst.fifo_inst.\\reset_r_Z\[1\]        DFFNP         Q          Out     0.243     0.243 r     -         
reset_r[1]                                                                                                                      Net           -          -       0.535     -           63        
vfb_top_inst.vfb_wrapper_inst.u0_dma_frame_buffer.u_dma_write_ctrl.fifo_dma_write_16_128_inst.fifo_inst.mem_3_0_mem_3_0_0_0     SDP           RESETB     In      -         0.778 r     -         
vfb_top_inst.vfb_wrapper_inst.u0_dma_frame_buffer.u_dma_write_ctrl.fifo_dma_write_16_128_inst.fifo_inst.mem_3_0_mem_3_0_0_0     SDP           DO[31]     Out     0.317     1.095 f     -         
mem_3_0_mem_3_0_0_0_DO[31]                                                                                                      Net           -          -       0.535     -           1         
vfb_top_inst.vfb_wrapper_inst.u_dma_bus_arbiter.wr_data[115]                                                                    LUT2          I0         In      -         1.630 f     -         
vfb_top_inst.vfb_wrapper_inst.u_dma_bus_arbiter.wr_data[115]                                                                    LUT2          F          Out     0.549     2.179 r     -         
wr_data[115]                                                                                                                    Net           -          -       0.535     -           1         
DDR3_Memory_Interface_Top_inst.gw3mc_top.u_gwmc_top.gw_wr_data0.wr_fifo.n60_ins17196                                            RAM16SDP4     DI[3]      In      -         2.714 r     -         
=================================================================================================================================================================================================
Total path delay (propagation time + setup) of 2.847 is 1.242(43.6%) logic and 1.605(56.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: _~DPHY_RX_DPHY_RX_TOP__|HS_CLK_inferred_clock
====================================



Starting Points with Worst Slack
********************************

                                                                           Starting                                                                            Arrival           
Instance                                                                   Reference                                         Type      Pin     Net             Time        Slack 
                                                                           Clock                                                                                                 
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
CSI2RAW8_inst.DPHY_RX_TOP_inst.DPHY_RX_INST.u_idesx4.\\opensync_Z\[3\]     _~DPHY_RX_DPHY_RX_TOP__|HS_CLK_inferred_clock     DFFCE     Q       opensync[3]     0.243       -0.288
CSI2RAW8_inst.DPHY_RX_TOP_inst.DPHY_RX_INST.u_idesx4.\\opensync_Z\[0\]     _~DPHY_RX_DPHY_RX_TOP__|HS_CLK_inferred_clock     DFFPE     Q       opensync[0]     0.243       -0.248
CSI2RAW8_inst.DPHY_RX_TOP_inst.DPHY_RX_INST.u_idesx4.\\opensync_Z\[1\]     _~DPHY_RX_DPHY_RX_TOP__|HS_CLK_inferred_clock     DFFCE     Q       opensync[1]     0.243       -0.227
CSI2RAW8_inst.DPHY_RX_TOP_inst.DPHY_RX_INST.u_idesx4.\\opensync_Z\[2\]     _~DPHY_RX_DPHY_RX_TOP__|HS_CLK_inferred_clock     DFFCE     Q       opensync[2]     0.243       0.796 
=================================================================================================================================================================================


Ending Points with Worst Slack
******************************

                                                                           Starting                                                                              Required           
Instance                                                                   Reference                                         Type      Pin     Net               Time         Slack 
                                                                           Clock                                                                                                    
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
CSI2RAW8_inst.DPHY_RX_TOP_inst.DPHY_RX_INST.u_idesx4.\\opensync_Z\[0\]     _~DPHY_RX_DPHY_RX_TOP__|HS_CLK_inferred_clock     DFFPE     CE      opensync_cken     1.574        -0.288
CSI2RAW8_inst.DPHY_RX_TOP_inst.DPHY_RX_INST.u_idesx4.\\opensync_Z\[1\]     _~DPHY_RX_DPHY_RX_TOP__|HS_CLK_inferred_clock     DFFCE     CE      opensync_cken     1.574        -0.288
CSI2RAW8_inst.DPHY_RX_TOP_inst.DPHY_RX_INST.u_idesx4.\\opensync_Z\[2\]     _~DPHY_RX_DPHY_RX_TOP__|HS_CLK_inferred_clock     DFFCE     CE      opensync_cken     1.574        -0.288
CSI2RAW8_inst.DPHY_RX_TOP_inst.DPHY_RX_INST.u_idesx4.\\opensync_Z\[3\]     _~DPHY_RX_DPHY_RX_TOP__|HS_CLK_inferred_clock     DFFCE     CE      opensync_cken     1.574        -0.288
CSI2RAW8_inst.DPHY_RX_TOP_inst.DPHY_RX_INST.u_idesx4.u_DHCEN               _~DPHY_RX_DPHY_RX_TOP__|HS_CLK_inferred_clock     DHCEN     CE      xstop             1.635        -0.248
CSI2RAW8_inst.DPHY_RX_TOP_inst.DPHY_RX_INST.u_idesx4.\\opensync_Z\[0\]     _~DPHY_RX_DPHY_RX_TOP__|HS_CLK_inferred_clock     DFFPE     D       opensync[3]       1.574        0.796 
CSI2RAW8_inst.DPHY_RX_TOP_inst.DPHY_RX_INST.u_idesx4.\\opensync_Z\[1\]     _~DPHY_RX_DPHY_RX_TOP__|HS_CLK_inferred_clock     DFFCE     D       opensync[0]       1.574        0.796 
CSI2RAW8_inst.DPHY_RX_TOP_inst.DPHY_RX_INST.u_idesx4.\\opensync_Z\[2\]     _~DPHY_RX_DPHY_RX_TOP__|HS_CLK_inferred_clock     DFFCE     D       opensync[1]       1.574        0.796 
CSI2RAW8_inst.DPHY_RX_TOP_inst.DPHY_RX_INST.u_idesx4.\\opensync_Z\[3\]     _~DPHY_RX_DPHY_RX_TOP__|HS_CLK_inferred_clock     DFFCE     D       opensync[2]       1.574        0.796 
====================================================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      1.635
    - Setup time:                            0.061
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.574

    - Propagation time:                      1.862
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.288

    Number of logic level(s):                1
    Starting point:                          CSI2RAW8_inst.DPHY_RX_TOP_inst.DPHY_RX_INST.u_idesx4.\\opensync_Z\[3\] / Q
    Ending point:                            CSI2RAW8_inst.DPHY_RX_TOP_inst.DPHY_RX_INST.u_idesx4.\\opensync_Z\[0\] / CE
    The start point is clocked by            _~DPHY_RX_DPHY_RX_TOP__|HS_CLK_inferred_clock [rising] (rise=0.000 fall=0.817 period=1.635) on pin CLK
    The end   point is clocked by            _~DPHY_RX_DPHY_RX_TOP__|HS_CLK_inferred_clock [rising] (rise=0.000 fall=0.817 period=1.635) on pin CLK

Instance / Net                                                                       Pin      Pin               Arrival     No. of    
Name                                                                       Type      Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------------
CSI2RAW8_inst.DPHY_RX_TOP_inst.DPHY_RX_INST.u_idesx4.\\opensync_Z\[3\]     DFFCE     Q        Out     0.243     0.243 r     -         
opensync[3]                                                                Net       -        -       0.535     -           2         
CSI2RAW8_inst.DPHY_RX_TOP_inst.DPHY_RX_INST.u_idesx4.LUT4_1                LUT1      I0       In      -         0.778 r     -         
CSI2RAW8_inst.DPHY_RX_TOP_inst.DPHY_RX_INST.u_idesx4.LUT4_1                LUT1      F        Out     0.549     1.327 r     -         
opensync_cken                                                              Net       -        -       0.535     -           4         
CSI2RAW8_inst.DPHY_RX_TOP_inst.DPHY_RX_INST.u_idesx4.\\opensync_Z\[0\]     DFFPE     CE       In      -         1.862 r     -         
======================================================================================================================================
Total path delay (propagation time + setup) of 1.923 is 0.853(44.4%) logic and 1.070(55.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      1.635
    - Setup time:                            0.061
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.574

    - Propagation time:                      1.862
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.288

    Number of logic level(s):                1
    Starting point:                          CSI2RAW8_inst.DPHY_RX_TOP_inst.DPHY_RX_INST.u_idesx4.\\opensync_Z\[3\] / Q
    Ending point:                            CSI2RAW8_inst.DPHY_RX_TOP_inst.DPHY_RX_INST.u_idesx4.\\opensync_Z\[3\] / CE
    The start point is clocked by            _~DPHY_RX_DPHY_RX_TOP__|HS_CLK_inferred_clock [rising] (rise=0.000 fall=0.817 period=1.635) on pin CLK
    The end   point is clocked by            _~DPHY_RX_DPHY_RX_TOP__|HS_CLK_inferred_clock [rising] (rise=0.000 fall=0.817 period=1.635) on pin CLK

Instance / Net                                                                       Pin      Pin               Arrival     No. of    
Name                                                                       Type      Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------------
CSI2RAW8_inst.DPHY_RX_TOP_inst.DPHY_RX_INST.u_idesx4.\\opensync_Z\[3\]     DFFCE     Q        Out     0.243     0.243 r     -         
opensync[3]                                                                Net       -        -       0.535     -           2         
CSI2RAW8_inst.DPHY_RX_TOP_inst.DPHY_RX_INST.u_idesx4.LUT4_1                LUT1      I0       In      -         0.778 r     -         
CSI2RAW8_inst.DPHY_RX_TOP_inst.DPHY_RX_INST.u_idesx4.LUT4_1                LUT1      F        Out     0.549     1.327 r     -         
opensync_cken                                                              Net       -        -       0.535     -           4         
CSI2RAW8_inst.DPHY_RX_TOP_inst.DPHY_RX_INST.u_idesx4.\\opensync_Z\[3\]     DFFCE     CE       In      -         1.862 r     -         
======================================================================================================================================
Total path delay (propagation time + setup) of 1.923 is 0.853(44.4%) logic and 1.070(55.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      1.635
    - Setup time:                            0.061
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.574

    - Propagation time:                      1.862
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.288

    Number of logic level(s):                1
    Starting point:                          CSI2RAW8_inst.DPHY_RX_TOP_inst.DPHY_RX_INST.u_idesx4.\\opensync_Z\[3\] / Q
    Ending point:                            CSI2RAW8_inst.DPHY_RX_TOP_inst.DPHY_RX_INST.u_idesx4.\\opensync_Z\[2\] / CE
    The start point is clocked by            _~DPHY_RX_DPHY_RX_TOP__|HS_CLK_inferred_clock [rising] (rise=0.000 fall=0.817 period=1.635) on pin CLK
    The end   point is clocked by            _~DPHY_RX_DPHY_RX_TOP__|HS_CLK_inferred_clock [rising] (rise=0.000 fall=0.817 period=1.635) on pin CLK

Instance / Net                                                                       Pin      Pin               Arrival     No. of    
Name                                                                       Type      Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------------
CSI2RAW8_inst.DPHY_RX_TOP_inst.DPHY_RX_INST.u_idesx4.\\opensync_Z\[3\]     DFFCE     Q        Out     0.243     0.243 r     -         
opensync[3]                                                                Net       -        -       0.535     -           2         
CSI2RAW8_inst.DPHY_RX_TOP_inst.DPHY_RX_INST.u_idesx4.LUT4_1                LUT1      I0       In      -         0.778 r     -         
CSI2RAW8_inst.DPHY_RX_TOP_inst.DPHY_RX_INST.u_idesx4.LUT4_1                LUT1      F        Out     0.549     1.327 r     -         
opensync_cken                                                              Net       -        -       0.535     -           4         
CSI2RAW8_inst.DPHY_RX_TOP_inst.DPHY_RX_INST.u_idesx4.\\opensync_Z\[2\]     DFFCE     CE       In      -         1.862 r     -         
======================================================================================================================================
Total path delay (propagation time + setup) of 1.923 is 0.853(44.4%) logic and 1.070(55.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      1.635
    - Setup time:                            0.061
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.574

    - Propagation time:                      1.862
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.288

    Number of logic level(s):                1
    Starting point:                          CSI2RAW8_inst.DPHY_RX_TOP_inst.DPHY_RX_INST.u_idesx4.\\opensync_Z\[3\] / Q
    Ending point:                            CSI2RAW8_inst.DPHY_RX_TOP_inst.DPHY_RX_INST.u_idesx4.\\opensync_Z\[1\] / CE
    The start point is clocked by            _~DPHY_RX_DPHY_RX_TOP__|HS_CLK_inferred_clock [rising] (rise=0.000 fall=0.817 period=1.635) on pin CLK
    The end   point is clocked by            _~DPHY_RX_DPHY_RX_TOP__|HS_CLK_inferred_clock [rising] (rise=0.000 fall=0.817 period=1.635) on pin CLK

Instance / Net                                                                       Pin      Pin               Arrival     No. of    
Name                                                                       Type      Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------------
CSI2RAW8_inst.DPHY_RX_TOP_inst.DPHY_RX_INST.u_idesx4.\\opensync_Z\[3\]     DFFCE     Q        Out     0.243     0.243 r     -         
opensync[3]                                                                Net       -        -       0.535     -           2         
CSI2RAW8_inst.DPHY_RX_TOP_inst.DPHY_RX_INST.u_idesx4.LUT4_1                LUT1      I0       In      -         0.778 r     -         
CSI2RAW8_inst.DPHY_RX_TOP_inst.DPHY_RX_INST.u_idesx4.LUT4_1                LUT1      F        Out     0.549     1.327 r     -         
opensync_cken                                                              Net       -        -       0.535     -           4         
CSI2RAW8_inst.DPHY_RX_TOP_inst.DPHY_RX_INST.u_idesx4.\\opensync_Z\[1\]     DFFCE     CE       In      -         1.862 r     -         
======================================================================================================================================
Total path delay (propagation time + setup) of 1.923 is 0.853(44.4%) logic and 1.070(55.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      1.635
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         1.635

    - Propagation time:                      1.883
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.248

    Number of logic level(s):                1
    Starting point:                          CSI2RAW8_inst.DPHY_RX_TOP_inst.DPHY_RX_INST.u_idesx4.\\opensync_Z\[0\] / Q
    Ending point:                            CSI2RAW8_inst.DPHY_RX_TOP_inst.DPHY_RX_INST.u_idesx4.u_DHCEN / CE
    The start point is clocked by            _~DPHY_RX_DPHY_RX_TOP__|HS_CLK_inferred_clock [rising] (rise=0.000 fall=0.817 period=1.635) on pin CLK
    The end   point is clocked by            System [rising]

Instance / Net                                                                       Pin      Pin               Arrival     No. of    
Name                                                                       Type      Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------------
CSI2RAW8_inst.DPHY_RX_TOP_inst.DPHY_RX_INST.u_idesx4.\\opensync_Z\[0\]     DFFPE     Q        Out     0.243     0.243 r     -         
opensync[0]                                                                Net       -        -       0.535     -           2         
CSI2RAW8_inst.DPHY_RX_TOP_inst.DPHY_RX_INST.u_idesx4.LUT4_0                LUT2      I1       In      -         0.778 r     -         
CSI2RAW8_inst.DPHY_RX_TOP_inst.DPHY_RX_INST.u_idesx4.LUT4_0                LUT2      F        Out     0.570     1.348 r     -         
xstop                                                                      Net       -        -       0.535     -           1         
CSI2RAW8_inst.DPHY_RX_TOP_inst.DPHY_RX_INST.u_idesx4.u_DHCEN               DHCEN     CE       In      -         1.883 r     -         
======================================================================================================================================
Total path delay (propagation time + setup) of 1.883 is 0.813(43.2%) logic and 1.070(56.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: _~idesx4_DPHY_RX_TOP__|clk_byte_out_inferred_clock
====================================



Starting Points with Worst Slack
********************************

                                           Starting                                                                            Arrival           
Instance                                   Reference                                              Type      Pin     Net        Time        Slack 
                                           Clock                                                                                                 
-------------------------------------------------------------------------------------------------------------------------------------------------
CSI2RAW8_inst.u_control_capture.cnt[0]     _~idesx4_DPHY_RX_TOP__|clk_byte_out_inferred_clock     DFFCE     Q       cnt[0]     0.243       -1.162
CSI2RAW8_inst.u_control_capture.cnt[1]     _~idesx4_DPHY_RX_TOP__|clk_byte_out_inferred_clock     DFFCE     Q       cnt[1]     0.243       -0.064
CSI2RAW8_inst.u_control_capture.cnt[2]     _~idesx4_DPHY_RX_TOP__|clk_byte_out_inferred_clock     DFFCE     Q       cnt[2]     0.243       -0.029
CSI2RAW8_inst.u_control_capture.cnt[3]     _~idesx4_DPHY_RX_TOP__|clk_byte_out_inferred_clock     DFFCE     Q       cnt[3]     0.243       0.006 
CSI2RAW8_inst.u_control_capture.cnt[4]     _~idesx4_DPHY_RX_TOP__|clk_byte_out_inferred_clock     DFFCE     Q       cnt[4]     0.243       0.041 
CSI2RAW8_inst.u_control_capture.cnt[5]     _~idesx4_DPHY_RX_TOP__|clk_byte_out_inferred_clock     DFFCE     Q       cnt[5]     0.243       0.076 
CSI2RAW8_inst.u_control_capture.cnt[6]     _~idesx4_DPHY_RX_TOP__|clk_byte_out_inferred_clock     DFFCE     Q       cnt[6]     0.243       0.111 
CSI2RAW8_inst.u_control_capture.cnt[7]     _~idesx4_DPHY_RX_TOP__|clk_byte_out_inferred_clock     DFFCE     Q       cnt[7]     0.243       0.146 
CSI2RAW8_inst.u_control_capture.cnt[8]     _~idesx4_DPHY_RX_TOP__|clk_byte_out_inferred_clock     DFFCE     Q       cnt[8]     0.243       0.181 
CSI2RAW8_inst.u_control_capture.cnt[9]     _~idesx4_DPHY_RX_TOP__|clk_byte_out_inferred_clock     DFFCE     Q       cnt[9]     0.243       0.216 
=================================================================================================================================================


Ending Points with Worst Slack
******************************

                                                Starting                                                                               Required           
Instance                                        Reference                                              Type      Pin     Net           Time         Slack 
                                                Clock                                                                                                     
----------------------------------------------------------------------------------------------------------------------------------------------------------
CSI2RAW8_inst.u_control_capture.line_cnt[0]     _~idesx4_DPHY_RX_TOP__|clk_byte_out_inferred_clock     DFFCE     CE      line_cnte     6.525        -1.162
CSI2RAW8_inst.u_control_capture.line_cnt[1]     _~idesx4_DPHY_RX_TOP__|clk_byte_out_inferred_clock     DFFCE     CE      line_cnte     6.525        -1.162
CSI2RAW8_inst.u_control_capture.line_cnt[2]     _~idesx4_DPHY_RX_TOP__|clk_byte_out_inferred_clock     DFFCE     CE      line_cnte     6.525        -1.162
CSI2RAW8_inst.u_control_capture.line_cnt[3]     _~idesx4_DPHY_RX_TOP__|clk_byte_out_inferred_clock     DFFCE     CE      line_cnte     6.525        -1.162
CSI2RAW8_inst.u_control_capture.line_cnt[4]     _~idesx4_DPHY_RX_TOP__|clk_byte_out_inferred_clock     DFFCE     CE      line_cnte     6.525        -1.162
CSI2RAW8_inst.u_control_capture.line_cnt[5]     _~idesx4_DPHY_RX_TOP__|clk_byte_out_inferred_clock     DFFCE     CE      line_cnte     6.525        -1.162
CSI2RAW8_inst.u_control_capture.line_cnt[6]     _~idesx4_DPHY_RX_TOP__|clk_byte_out_inferred_clock     DFFCE     CE      line_cnte     6.525        -1.162
CSI2RAW8_inst.u_control_capture.line_cnt[7]     _~idesx4_DPHY_RX_TOP__|clk_byte_out_inferred_clock     DFFCE     CE      line_cnte     6.525        -1.162
CSI2RAW8_inst.u_control_capture.line_cnt[8]     _~idesx4_DPHY_RX_TOP__|clk_byte_out_inferred_clock     DFFCE     CE      line_cnte     6.525        -1.162
CSI2RAW8_inst.u_control_capture.line_cnt[9]     _~idesx4_DPHY_RX_TOP__|clk_byte_out_inferred_clock     DFFCE     CE      line_cnte     6.525        -1.162
==========================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      6.586
    - Setup time:                            0.061
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.525

    - Propagation time:                      7.687
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.162

    Number of logic level(s):                20
    Starting point:                          CSI2RAW8_inst.u_control_capture.cnt[0] / Q
    Ending point:                            CSI2RAW8_inst.u_control_capture.line_cnt[0] / CE
    The start point is clocked by            _~idesx4_DPHY_RX_TOP__|clk_byte_out_inferred_clock [rising] (rise=0.000 fall=3.293 period=6.586) on pin CLK
    The end   point is clocked by            _~idesx4_DPHY_RX_TOP__|clk_byte_out_inferred_clock [rising] (rise=0.000 fall=3.293 period=6.586) on pin CLK

Instance / Net                                                       Pin      Pin               Arrival     No. of    
Name                                                       Type      Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------------
CSI2RAW8_inst.u_control_capture.cnt[0]                     DFFCE     Q        Out     0.243     0.243 r     -         
cnt[0]                                                     Net       -        -       0.535     -           6         
CSI2RAW8_inst.u_control_capture.cnt_cry_0[0]               ALU       I0       In      -         0.778 r     -         
CSI2RAW8_inst.u_control_capture.cnt_cry_0[0]               ALU       SUM      Out     0.549     1.327 r     -         
un44_q_fv_a_4_axb_0                                        Net       -        -       0.535     -           1         
CSI2RAW8_inst.u_control_capture.un44_q_fv_a_4_cry_0_0      ALU       I0       In      -         1.862 r     -         
CSI2RAW8_inst.u_control_capture.un44_q_fv_a_4_cry_0_0      ALU       COUT     Out     0.549     2.411 r     -         
un44_q_fv_a_4_cry_0                                        Net       -        -       0.000     -           1         
CSI2RAW8_inst.u_control_capture.un44_q_fv_a_4_cry_1_0      ALU       CIN      In      -         2.411 r     -         
CSI2RAW8_inst.u_control_capture.un44_q_fv_a_4_cry_1_0      ALU       COUT     Out     0.035     2.446 r     -         
un44_q_fv_a_4_cry_1                                        Net       -        -       0.000     -           1         
CSI2RAW8_inst.u_control_capture.un44_q_fv_a_4_cry_2_0      ALU       CIN      In      -         2.446 r     -         
CSI2RAW8_inst.u_control_capture.un44_q_fv_a_4_cry_2_0      ALU       COUT     Out     0.035     2.481 r     -         
un44_q_fv_a_4_cry_2                                        Net       -        -       0.000     -           1         
CSI2RAW8_inst.u_control_capture.un44_q_fv_a_4_cry_3_0      ALU       CIN      In      -         2.481 r     -         
CSI2RAW8_inst.u_control_capture.un44_q_fv_a_4_cry_3_0      ALU       COUT     Out     0.035     2.516 r     -         
un44_q_fv_a_4_cry_3                                        Net       -        -       0.000     -           1         
CSI2RAW8_inst.u_control_capture.un44_q_fv_a_4_cry_4_0      ALU       CIN      In      -         2.516 r     -         
CSI2RAW8_inst.u_control_capture.un44_q_fv_a_4_cry_4_0      ALU       COUT     Out     0.035     2.551 r     -         
un44_q_fv_a_4_cry_4                                        Net       -        -       0.000     -           1         
CSI2RAW8_inst.u_control_capture.un44_q_fv_a_4_cry_5_0      ALU       CIN      In      -         2.551 r     -         
CSI2RAW8_inst.u_control_capture.un44_q_fv_a_4_cry_5_0      ALU       COUT     Out     0.035     2.586 r     -         
un44_q_fv_a_4_cry_5                                        Net       -        -       0.000     -           1         
CSI2RAW8_inst.u_control_capture.un44_q_fv_a_4_cry_6_0      ALU       CIN      In      -         2.586 r     -         
CSI2RAW8_inst.u_control_capture.un44_q_fv_a_4_cry_6_0      ALU       COUT     Out     0.035     2.621 r     -         
un44_q_fv_a_4_cry_6                                        Net       -        -       0.000     -           1         
CSI2RAW8_inst.u_control_capture.un44_q_fv_a_4_cry_7_0      ALU       CIN      In      -         2.621 r     -         
CSI2RAW8_inst.u_control_capture.un44_q_fv_a_4_cry_7_0      ALU       COUT     Out     0.035     2.656 r     -         
un44_q_fv_a_4_cry_7                                        Net       -        -       0.000     -           1         
CSI2RAW8_inst.u_control_capture.un44_q_fv_a_4_cry_8_0      ALU       CIN      In      -         2.656 r     -         
CSI2RAW8_inst.u_control_capture.un44_q_fv_a_4_cry_8_0      ALU       COUT     Out     0.035     2.691 r     -         
un44_q_fv_a_4_cry_8                                        Net       -        -       0.000     -           1         
CSI2RAW8_inst.u_control_capture.un44_q_fv_a_4_cry_9_0      ALU       CIN      In      -         2.691 r     -         
CSI2RAW8_inst.u_control_capture.un44_q_fv_a_4_cry_9_0      ALU       COUT     Out     0.035     2.726 r     -         
un44_q_fv_a_4_cry_9                                        Net       -        -       0.000     -           1         
CSI2RAW8_inst.u_control_capture.un44_q_fv_a_4_cry_10_0     ALU       CIN      In      -         2.726 r     -         
CSI2RAW8_inst.u_control_capture.un44_q_fv_a_4_cry_10_0     ALU       COUT     Out     0.035     2.761 r     -         
un44_q_fv_a_4_cry_10                                       Net       -        -       0.000     -           1         
CSI2RAW8_inst.u_control_capture.un44_q_fv_a_4_cry_11_0     ALU       CIN      In      -         2.761 r     -         
CSI2RAW8_inst.u_control_capture.un44_q_fv_a_4_cry_11_0     ALU       COUT     Out     0.035     2.796 r     -         
un44_q_fv_a_4_cry_11                                       Net       -        -       0.000     -           1         
CSI2RAW8_inst.u_control_capture.un44_q_fv_a_4_cry_12_0     ALU       CIN      In      -         2.796 r     -         
CSI2RAW8_inst.u_control_capture.un44_q_fv_a_4_cry_12_0     ALU       COUT     Out     0.035     2.831 r     -         
un44_q_fv_a_4_cry_12                                       Net       -        -       0.000     -           1         
CSI2RAW8_inst.u_control_capture.un44_q_fv_a_4_cry_13_0     ALU       CIN      In      -         2.831 r     -         
CSI2RAW8_inst.u_control_capture.un44_q_fv_a_4_cry_13_0     ALU       COUT     Out     0.035     2.866 r     -         
un44_q_fv_a_4_cry_13                                       Net       -        -       0.000     -           1         
CSI2RAW8_inst.u_control_capture.un44_q_fv_a_4_cry_14_0     ALU       CIN      In      -         2.866 r     -         
CSI2RAW8_inst.u_control_capture.un44_q_fv_a_4_cry_14_0     ALU       COUT     Out     0.035     2.901 r     -         
un44_q_fv_a_4_cry_14                                       Net       -        -       0.000     -           1         
CSI2RAW8_inst.u_control_capture.un44_q_fv_a_4_s_15_0       ALU       CIN      In      -         2.901 r     -         
CSI2RAW8_inst.u_control_capture.un44_q_fv_a_4_s_15_0       ALU       SUM      Out     0.470     3.371 f     -         
un44_q_fv_a_4[15]                                          Net       -        -       0.535     -           1         
CSI2RAW8_inst.u_control_capture.un44_q_fv_0_I_26_lofx      LUT3      I1       In      -         3.906 f     -         
CSI2RAW8_inst.u_control_capture.un44_q_fv_0_I_26_lofx      LUT3      F        Out     0.570     4.476 r     -         
un44_q_fv_0_I_26_lofx                                      Net       -        -       0.535     -           1         
CSI2RAW8_inst.u_control_capture.un44_q_fv_0_I_21_0         ALU       I0       In      -         5.011 r     -         
CSI2RAW8_inst.u_control_capture.un44_q_fv_0_I_21_0         ALU       COUT     Out     0.549     5.560 r     -         
un44_q_fv_0_data_tmp[7]                                    Net       -        -       0.961     -           3         
CSI2RAW8_inst.u_control_capture.line_cntlde_0              LUT4      I1       In      -         6.521 r     -         
CSI2RAW8_inst.u_control_capture.line_cntlde_0              LUT4      F        Out     0.570     7.091 r     -         
line_cnte                                                  Net       -        -       0.596     -           16        
CSI2RAW8_inst.u_control_capture.line_cnt[0]                DFFCE     CE       In      -         7.687 r     -         
======================================================================================================================
Total path delay (propagation time + setup) of 7.748 is 4.051(52.3%) logic and 3.697(47.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      6.586
    - Setup time:                            0.061
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.525

    - Propagation time:                      7.687
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.162

    Number of logic level(s):                20
    Starting point:                          CSI2RAW8_inst.u_control_capture.cnt[0] / Q
    Ending point:                            CSI2RAW8_inst.u_control_capture.line_cnt[1] / CE
    The start point is clocked by            _~idesx4_DPHY_RX_TOP__|clk_byte_out_inferred_clock [rising] (rise=0.000 fall=3.293 period=6.586) on pin CLK
    The end   point is clocked by            _~idesx4_DPHY_RX_TOP__|clk_byte_out_inferred_clock [rising] (rise=0.000 fall=3.293 period=6.586) on pin CLK

Instance / Net                                                       Pin      Pin               Arrival     No. of    
Name                                                       Type      Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------------
CSI2RAW8_inst.u_control_capture.cnt[0]                     DFFCE     Q        Out     0.243     0.243 r     -         
cnt[0]                                                     Net       -        -       0.535     -           6         
CSI2RAW8_inst.u_control_capture.cnt_cry_0[0]               ALU       I0       In      -         0.778 r     -         
CSI2RAW8_inst.u_control_capture.cnt_cry_0[0]               ALU       SUM      Out     0.549     1.327 r     -         
un44_q_fv_a_4_axb_0                                        Net       -        -       0.535     -           1         
CSI2RAW8_inst.u_control_capture.un44_q_fv_a_4_cry_0_0      ALU       I0       In      -         1.862 r     -         
CSI2RAW8_inst.u_control_capture.un44_q_fv_a_4_cry_0_0      ALU       COUT     Out     0.549     2.411 r     -         
un44_q_fv_a_4_cry_0                                        Net       -        -       0.000     -           1         
CSI2RAW8_inst.u_control_capture.un44_q_fv_a_4_cry_1_0      ALU       CIN      In      -         2.411 r     -         
CSI2RAW8_inst.u_control_capture.un44_q_fv_a_4_cry_1_0      ALU       COUT     Out     0.035     2.446 r     -         
un44_q_fv_a_4_cry_1                                        Net       -        -       0.000     -           1         
CSI2RAW8_inst.u_control_capture.un44_q_fv_a_4_cry_2_0      ALU       CIN      In      -         2.446 r     -         
CSI2RAW8_inst.u_control_capture.un44_q_fv_a_4_cry_2_0      ALU       COUT     Out     0.035     2.481 r     -         
un44_q_fv_a_4_cry_2                                        Net       -        -       0.000     -           1         
CSI2RAW8_inst.u_control_capture.un44_q_fv_a_4_cry_3_0      ALU       CIN      In      -         2.481 r     -         
CSI2RAW8_inst.u_control_capture.un44_q_fv_a_4_cry_3_0      ALU       COUT     Out     0.035     2.516 r     -         
un44_q_fv_a_4_cry_3                                        Net       -        -       0.000     -           1         
CSI2RAW8_inst.u_control_capture.un44_q_fv_a_4_cry_4_0      ALU       CIN      In      -         2.516 r     -         
CSI2RAW8_inst.u_control_capture.un44_q_fv_a_4_cry_4_0      ALU       COUT     Out     0.035     2.551 r     -         
un44_q_fv_a_4_cry_4                                        Net       -        -       0.000     -           1         
CSI2RAW8_inst.u_control_capture.un44_q_fv_a_4_cry_5_0      ALU       CIN      In      -         2.551 r     -         
CSI2RAW8_inst.u_control_capture.un44_q_fv_a_4_cry_5_0      ALU       COUT     Out     0.035     2.586 r     -         
un44_q_fv_a_4_cry_5                                        Net       -        -       0.000     -           1         
CSI2RAW8_inst.u_control_capture.un44_q_fv_a_4_cry_6_0      ALU       CIN      In      -         2.586 r     -         
CSI2RAW8_inst.u_control_capture.un44_q_fv_a_4_cry_6_0      ALU       COUT     Out     0.035     2.621 r     -         
un44_q_fv_a_4_cry_6                                        Net       -        -       0.000     -           1         
CSI2RAW8_inst.u_control_capture.un44_q_fv_a_4_cry_7_0      ALU       CIN      In      -         2.621 r     -         
CSI2RAW8_inst.u_control_capture.un44_q_fv_a_4_cry_7_0      ALU       COUT     Out     0.035     2.656 r     -         
un44_q_fv_a_4_cry_7                                        Net       -        -       0.000     -           1         
CSI2RAW8_inst.u_control_capture.un44_q_fv_a_4_cry_8_0      ALU       CIN      In      -         2.656 r     -         
CSI2RAW8_inst.u_control_capture.un44_q_fv_a_4_cry_8_0      ALU       COUT     Out     0.035     2.691 r     -         
un44_q_fv_a_4_cry_8                                        Net       -        -       0.000     -           1         
CSI2RAW8_inst.u_control_capture.un44_q_fv_a_4_cry_9_0      ALU       CIN      In      -         2.691 r     -         
CSI2RAW8_inst.u_control_capture.un44_q_fv_a_4_cry_9_0      ALU       COUT     Out     0.035     2.726 r     -         
un44_q_fv_a_4_cry_9                                        Net       -        -       0.000     -           1         
CSI2RAW8_inst.u_control_capture.un44_q_fv_a_4_cry_10_0     ALU       CIN      In      -         2.726 r     -         
CSI2RAW8_inst.u_control_capture.un44_q_fv_a_4_cry_10_0     ALU       COUT     Out     0.035     2.761 r     -         
un44_q_fv_a_4_cry_10                                       Net       -        -       0.000     -           1         
CSI2RAW8_inst.u_control_capture.un44_q_fv_a_4_cry_11_0     ALU       CIN      In      -         2.761 r     -         
CSI2RAW8_inst.u_control_capture.un44_q_fv_a_4_cry_11_0     ALU       COUT     Out     0.035     2.796 r     -         
un44_q_fv_a_4_cry_11                                       Net       -        -       0.000     -           1         
CSI2RAW8_inst.u_control_capture.un44_q_fv_a_4_cry_12_0     ALU       CIN      In      -         2.796 r     -         
CSI2RAW8_inst.u_control_capture.un44_q_fv_a_4_cry_12_0     ALU       COUT     Out     0.035     2.831 r     -         
un44_q_fv_a_4_cry_12                                       Net       -        -       0.000     -           1         
CSI2RAW8_inst.u_control_capture.un44_q_fv_a_4_cry_13_0     ALU       CIN      In      -         2.831 r     -         
CSI2RAW8_inst.u_control_capture.un44_q_fv_a_4_cry_13_0     ALU       COUT     Out     0.035     2.866 r     -         
un44_q_fv_a_4_cry_13                                       Net       -        -       0.000     -           1         
CSI2RAW8_inst.u_control_capture.un44_q_fv_a_4_cry_14_0     ALU       CIN      In      -         2.866 r     -         
CSI2RAW8_inst.u_control_capture.un44_q_fv_a_4_cry_14_0     ALU       COUT     Out     0.035     2.901 r     -         
un44_q_fv_a_4_cry_14                                       Net       -        -       0.000     -           1         
CSI2RAW8_inst.u_control_capture.un44_q_fv_a_4_s_15_0       ALU       CIN      In      -         2.901 r     -         
CSI2RAW8_inst.u_control_capture.un44_q_fv_a_4_s_15_0       ALU       SUM      Out     0.470     3.371 f     -         
un44_q_fv_a_4[15]                                          Net       -        -       0.535     -           1         
CSI2RAW8_inst.u_control_capture.un44_q_fv_0_I_26_lofx      LUT3      I1       In      -         3.906 f     -         
CSI2RAW8_inst.u_control_capture.un44_q_fv_0_I_26_lofx      LUT3      F        Out     0.570     4.476 r     -         
un44_q_fv_0_I_26_lofx                                      Net       -        -       0.535     -           1         
CSI2RAW8_inst.u_control_capture.un44_q_fv_0_I_21_0         ALU       I0       In      -         5.011 r     -         
CSI2RAW8_inst.u_control_capture.un44_q_fv_0_I_21_0         ALU       COUT     Out     0.549     5.560 r     -         
un44_q_fv_0_data_tmp[7]                                    Net       -        -       0.961     -           3         
CSI2RAW8_inst.u_control_capture.line_cntlde_0              LUT4      I1       In      -         6.521 r     -         
CSI2RAW8_inst.u_control_capture.line_cntlde_0              LUT4      F        Out     0.570     7.091 r     -         
line_cnte                                                  Net       -        -       0.596     -           16        
CSI2RAW8_inst.u_control_capture.line_cnt[1]                DFFCE     CE       In      -         7.687 r     -         
======================================================================================================================
Total path delay (propagation time + setup) of 7.748 is 4.051(52.3%) logic and 3.697(47.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      6.586
    - Setup time:                            0.061
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.525

    - Propagation time:                      7.687
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.162

    Number of logic level(s):                20
    Starting point:                          CSI2RAW8_inst.u_control_capture.cnt[0] / Q
    Ending point:                            CSI2RAW8_inst.u_control_capture.line_cnt[2] / CE
    The start point is clocked by            _~idesx4_DPHY_RX_TOP__|clk_byte_out_inferred_clock [rising] (rise=0.000 fall=3.293 period=6.586) on pin CLK
    The end   point is clocked by            _~idesx4_DPHY_RX_TOP__|clk_byte_out_inferred_clock [rising] (rise=0.000 fall=3.293 period=6.586) on pin CLK

Instance / Net                                                       Pin      Pin               Arrival     No. of    
Name                                                       Type      Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------------
CSI2RAW8_inst.u_control_capture.cnt[0]                     DFFCE     Q        Out     0.243     0.243 r     -         
cnt[0]                                                     Net       -        -       0.535     -           6         
CSI2RAW8_inst.u_control_capture.cnt_cry_0[0]               ALU       I0       In      -         0.778 r     -         
CSI2RAW8_inst.u_control_capture.cnt_cry_0[0]               ALU       SUM      Out     0.549     1.327 r     -         
un44_q_fv_a_4_axb_0                                        Net       -        -       0.535     -           1         
CSI2RAW8_inst.u_control_capture.un44_q_fv_a_4_cry_0_0      ALU       I0       In      -         1.862 r     -         
CSI2RAW8_inst.u_control_capture.un44_q_fv_a_4_cry_0_0      ALU       COUT     Out     0.549     2.411 r     -         
un44_q_fv_a_4_cry_0                                        Net       -        -       0.000     -           1         
CSI2RAW8_inst.u_control_capture.un44_q_fv_a_4_cry_1_0      ALU       CIN      In      -         2.411 r     -         
CSI2RAW8_inst.u_control_capture.un44_q_fv_a_4_cry_1_0      ALU       COUT     Out     0.035     2.446 r     -         
un44_q_fv_a_4_cry_1                                        Net       -        -       0.000     -           1         
CSI2RAW8_inst.u_control_capture.un44_q_fv_a_4_cry_2_0      ALU       CIN      In      -         2.446 r     -         
CSI2RAW8_inst.u_control_capture.un44_q_fv_a_4_cry_2_0      ALU       COUT     Out     0.035     2.481 r     -         
un44_q_fv_a_4_cry_2                                        Net       -        -       0.000     -           1         
CSI2RAW8_inst.u_control_capture.un44_q_fv_a_4_cry_3_0      ALU       CIN      In      -         2.481 r     -         
CSI2RAW8_inst.u_control_capture.un44_q_fv_a_4_cry_3_0      ALU       COUT     Out     0.035     2.516 r     -         
un44_q_fv_a_4_cry_3                                        Net       -        -       0.000     -           1         
CSI2RAW8_inst.u_control_capture.un44_q_fv_a_4_cry_4_0      ALU       CIN      In      -         2.516 r     -         
CSI2RAW8_inst.u_control_capture.un44_q_fv_a_4_cry_4_0      ALU       COUT     Out     0.035     2.551 r     -         
un44_q_fv_a_4_cry_4                                        Net       -        -       0.000     -           1         
CSI2RAW8_inst.u_control_capture.un44_q_fv_a_4_cry_5_0      ALU       CIN      In      -         2.551 r     -         
CSI2RAW8_inst.u_control_capture.un44_q_fv_a_4_cry_5_0      ALU       COUT     Out     0.035     2.586 r     -         
un44_q_fv_a_4_cry_5                                        Net       -        -       0.000     -           1         
CSI2RAW8_inst.u_control_capture.un44_q_fv_a_4_cry_6_0      ALU       CIN      In      -         2.586 r     -         
CSI2RAW8_inst.u_control_capture.un44_q_fv_a_4_cry_6_0      ALU       COUT     Out     0.035     2.621 r     -         
un44_q_fv_a_4_cry_6                                        Net       -        -       0.000     -           1         
CSI2RAW8_inst.u_control_capture.un44_q_fv_a_4_cry_7_0      ALU       CIN      In      -         2.621 r     -         
CSI2RAW8_inst.u_control_capture.un44_q_fv_a_4_cry_7_0      ALU       COUT     Out     0.035     2.656 r     -         
un44_q_fv_a_4_cry_7                                        Net       -        -       0.000     -           1         
CSI2RAW8_inst.u_control_capture.un44_q_fv_a_4_cry_8_0      ALU       CIN      In      -         2.656 r     -         
CSI2RAW8_inst.u_control_capture.un44_q_fv_a_4_cry_8_0      ALU       COUT     Out     0.035     2.691 r     -         
un44_q_fv_a_4_cry_8                                        Net       -        -       0.000     -           1         
CSI2RAW8_inst.u_control_capture.un44_q_fv_a_4_cry_9_0      ALU       CIN      In      -         2.691 r     -         
CSI2RAW8_inst.u_control_capture.un44_q_fv_a_4_cry_9_0      ALU       COUT     Out     0.035     2.726 r     -         
un44_q_fv_a_4_cry_9                                        Net       -        -       0.000     -           1         
CSI2RAW8_inst.u_control_capture.un44_q_fv_a_4_cry_10_0     ALU       CIN      In      -         2.726 r     -         
CSI2RAW8_inst.u_control_capture.un44_q_fv_a_4_cry_10_0     ALU       COUT     Out     0.035     2.761 r     -         
un44_q_fv_a_4_cry_10                                       Net       -        -       0.000     -           1         
CSI2RAW8_inst.u_control_capture.un44_q_fv_a_4_cry_11_0     ALU       CIN      In      -         2.761 r     -         
CSI2RAW8_inst.u_control_capture.un44_q_fv_a_4_cry_11_0     ALU       COUT     Out     0.035     2.796 r     -         
un44_q_fv_a_4_cry_11                                       Net       -        -       0.000     -           1         
CSI2RAW8_inst.u_control_capture.un44_q_fv_a_4_cry_12_0     ALU       CIN      In      -         2.796 r     -         
CSI2RAW8_inst.u_control_capture.un44_q_fv_a_4_cry_12_0     ALU       COUT     Out     0.035     2.831 r     -         
un44_q_fv_a_4_cry_12                                       Net       -        -       0.000     -           1         
CSI2RAW8_inst.u_control_capture.un44_q_fv_a_4_cry_13_0     ALU       CIN      In      -         2.831 r     -         
CSI2RAW8_inst.u_control_capture.un44_q_fv_a_4_cry_13_0     ALU       COUT     Out     0.035     2.866 r     -         
un44_q_fv_a_4_cry_13                                       Net       -        -       0.000     -           1         
CSI2RAW8_inst.u_control_capture.un44_q_fv_a_4_cry_14_0     ALU       CIN      In      -         2.866 r     -         
CSI2RAW8_inst.u_control_capture.un44_q_fv_a_4_cry_14_0     ALU       COUT     Out     0.035     2.901 r     -         
un44_q_fv_a_4_cry_14                                       Net       -        -       0.000     -           1         
CSI2RAW8_inst.u_control_capture.un44_q_fv_a_4_s_15_0       ALU       CIN      In      -         2.901 r     -         
CSI2RAW8_inst.u_control_capture.un44_q_fv_a_4_s_15_0       ALU       SUM      Out     0.470     3.371 f     -         
un44_q_fv_a_4[15]                                          Net       -        -       0.535     -           1         
CSI2RAW8_inst.u_control_capture.un44_q_fv_0_I_26_lofx      LUT3      I1       In      -         3.906 f     -         
CSI2RAW8_inst.u_control_capture.un44_q_fv_0_I_26_lofx      LUT3      F        Out     0.570     4.476 r     -         
un44_q_fv_0_I_26_lofx                                      Net       -        -       0.535     -           1         
CSI2RAW8_inst.u_control_capture.un44_q_fv_0_I_21_0         ALU       I0       In      -         5.011 r     -         
CSI2RAW8_inst.u_control_capture.un44_q_fv_0_I_21_0         ALU       COUT     Out     0.549     5.560 r     -         
un44_q_fv_0_data_tmp[7]                                    Net       -        -       0.961     -           3         
CSI2RAW8_inst.u_control_capture.line_cntlde_0              LUT4      I1       In      -         6.521 r     -         
CSI2RAW8_inst.u_control_capture.line_cntlde_0              LUT4      F        Out     0.570     7.091 r     -         
line_cnte                                                  Net       -        -       0.596     -           16        
CSI2RAW8_inst.u_control_capture.line_cnt[2]                DFFCE     CE       In      -         7.687 r     -         
======================================================================================================================
Total path delay (propagation time + setup) of 7.748 is 4.051(52.3%) logic and 3.697(47.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      6.586
    - Setup time:                            0.061
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.525

    - Propagation time:                      7.687
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.162

    Number of logic level(s):                20
    Starting point:                          CSI2RAW8_inst.u_control_capture.cnt[0] / Q
    Ending point:                            CSI2RAW8_inst.u_control_capture.line_cnt[3] / CE
    The start point is clocked by            _~idesx4_DPHY_RX_TOP__|clk_byte_out_inferred_clock [rising] (rise=0.000 fall=3.293 period=6.586) on pin CLK
    The end   point is clocked by            _~idesx4_DPHY_RX_TOP__|clk_byte_out_inferred_clock [rising] (rise=0.000 fall=3.293 period=6.586) on pin CLK

Instance / Net                                                       Pin      Pin               Arrival     No. of    
Name                                                       Type      Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------------
CSI2RAW8_inst.u_control_capture.cnt[0]                     DFFCE     Q        Out     0.243     0.243 r     -         
cnt[0]                                                     Net       -        -       0.535     -           6         
CSI2RAW8_inst.u_control_capture.cnt_cry_0[0]               ALU       I0       In      -         0.778 r     -         
CSI2RAW8_inst.u_control_capture.cnt_cry_0[0]               ALU       SUM      Out     0.549     1.327 r     -         
un44_q_fv_a_4_axb_0                                        Net       -        -       0.535     -           1         
CSI2RAW8_inst.u_control_capture.un44_q_fv_a_4_cry_0_0      ALU       I0       In      -         1.862 r     -         
CSI2RAW8_inst.u_control_capture.un44_q_fv_a_4_cry_0_0      ALU       COUT     Out     0.549     2.411 r     -         
un44_q_fv_a_4_cry_0                                        Net       -        -       0.000     -           1         
CSI2RAW8_inst.u_control_capture.un44_q_fv_a_4_cry_1_0      ALU       CIN      In      -         2.411 r     -         
CSI2RAW8_inst.u_control_capture.un44_q_fv_a_4_cry_1_0      ALU       COUT     Out     0.035     2.446 r     -         
un44_q_fv_a_4_cry_1                                        Net       -        -       0.000     -           1         
CSI2RAW8_inst.u_control_capture.un44_q_fv_a_4_cry_2_0      ALU       CIN      In      -         2.446 r     -         
CSI2RAW8_inst.u_control_capture.un44_q_fv_a_4_cry_2_0      ALU       COUT     Out     0.035     2.481 r     -         
un44_q_fv_a_4_cry_2                                        Net       -        -       0.000     -           1         
CSI2RAW8_inst.u_control_capture.un44_q_fv_a_4_cry_3_0      ALU       CIN      In      -         2.481 r     -         
CSI2RAW8_inst.u_control_capture.un44_q_fv_a_4_cry_3_0      ALU       COUT     Out     0.035     2.516 r     -         
un44_q_fv_a_4_cry_3                                        Net       -        -       0.000     -           1         
CSI2RAW8_inst.u_control_capture.un44_q_fv_a_4_cry_4_0      ALU       CIN      In      -         2.516 r     -         
CSI2RAW8_inst.u_control_capture.un44_q_fv_a_4_cry_4_0      ALU       COUT     Out     0.035     2.551 r     -         
un44_q_fv_a_4_cry_4                                        Net       -        -       0.000     -           1         
CSI2RAW8_inst.u_control_capture.un44_q_fv_a_4_cry_5_0      ALU       CIN      In      -         2.551 r     -         
CSI2RAW8_inst.u_control_capture.un44_q_fv_a_4_cry_5_0      ALU       COUT     Out     0.035     2.586 r     -         
un44_q_fv_a_4_cry_5                                        Net       -        -       0.000     -           1         
CSI2RAW8_inst.u_control_capture.un44_q_fv_a_4_cry_6_0      ALU       CIN      In      -         2.586 r     -         
CSI2RAW8_inst.u_control_capture.un44_q_fv_a_4_cry_6_0      ALU       COUT     Out     0.035     2.621 r     -         
un44_q_fv_a_4_cry_6                                        Net       -        -       0.000     -           1         
CSI2RAW8_inst.u_control_capture.un44_q_fv_a_4_cry_7_0      ALU       CIN      In      -         2.621 r     -         
CSI2RAW8_inst.u_control_capture.un44_q_fv_a_4_cry_7_0      ALU       COUT     Out     0.035     2.656 r     -         
un44_q_fv_a_4_cry_7                                        Net       -        -       0.000     -           1         
CSI2RAW8_inst.u_control_capture.un44_q_fv_a_4_cry_8_0      ALU       CIN      In      -         2.656 r     -         
CSI2RAW8_inst.u_control_capture.un44_q_fv_a_4_cry_8_0      ALU       COUT     Out     0.035     2.691 r     -         
un44_q_fv_a_4_cry_8                                        Net       -        -       0.000     -           1         
CSI2RAW8_inst.u_control_capture.un44_q_fv_a_4_cry_9_0      ALU       CIN      In      -         2.691 r     -         
CSI2RAW8_inst.u_control_capture.un44_q_fv_a_4_cry_9_0      ALU       COUT     Out     0.035     2.726 r     -         
un44_q_fv_a_4_cry_9                                        Net       -        -       0.000     -           1         
CSI2RAW8_inst.u_control_capture.un44_q_fv_a_4_cry_10_0     ALU       CIN      In      -         2.726 r     -         
CSI2RAW8_inst.u_control_capture.un44_q_fv_a_4_cry_10_0     ALU       COUT     Out     0.035     2.761 r     -         
un44_q_fv_a_4_cry_10                                       Net       -        -       0.000     -           1         
CSI2RAW8_inst.u_control_capture.un44_q_fv_a_4_cry_11_0     ALU       CIN      In      -         2.761 r     -         
CSI2RAW8_inst.u_control_capture.un44_q_fv_a_4_cry_11_0     ALU       COUT     Out     0.035     2.796 r     -         
un44_q_fv_a_4_cry_11                                       Net       -        -       0.000     -           1         
CSI2RAW8_inst.u_control_capture.un44_q_fv_a_4_cry_12_0     ALU       CIN      In      -         2.796 r     -         
CSI2RAW8_inst.u_control_capture.un44_q_fv_a_4_cry_12_0     ALU       COUT     Out     0.035     2.831 r     -         
un44_q_fv_a_4_cry_12                                       Net       -        -       0.000     -           1         
CSI2RAW8_inst.u_control_capture.un44_q_fv_a_4_cry_13_0     ALU       CIN      In      -         2.831 r     -         
CSI2RAW8_inst.u_control_capture.un44_q_fv_a_4_cry_13_0     ALU       COUT     Out     0.035     2.866 r     -         
un44_q_fv_a_4_cry_13                                       Net       -        -       0.000     -           1         
CSI2RAW8_inst.u_control_capture.un44_q_fv_a_4_cry_14_0     ALU       CIN      In      -         2.866 r     -         
CSI2RAW8_inst.u_control_capture.un44_q_fv_a_4_cry_14_0     ALU       COUT     Out     0.035     2.901 r     -         
un44_q_fv_a_4_cry_14                                       Net       -        -       0.000     -           1         
CSI2RAW8_inst.u_control_capture.un44_q_fv_a_4_s_15_0       ALU       CIN      In      -         2.901 r     -         
CSI2RAW8_inst.u_control_capture.un44_q_fv_a_4_s_15_0       ALU       SUM      Out     0.470     3.371 f     -         
un44_q_fv_a_4[15]                                          Net       -        -       0.535     -           1         
CSI2RAW8_inst.u_control_capture.un44_q_fv_0_I_26_lofx      LUT3      I1       In      -         3.906 f     -         
CSI2RAW8_inst.u_control_capture.un44_q_fv_0_I_26_lofx      LUT3      F        Out     0.570     4.476 r     -         
un44_q_fv_0_I_26_lofx                                      Net       -        -       0.535     -           1         
CSI2RAW8_inst.u_control_capture.un44_q_fv_0_I_21_0         ALU       I0       In      -         5.011 r     -         
CSI2RAW8_inst.u_control_capture.un44_q_fv_0_I_21_0         ALU       COUT     Out     0.549     5.560 r     -         
un44_q_fv_0_data_tmp[7]                                    Net       -        -       0.961     -           3         
CSI2RAW8_inst.u_control_capture.line_cntlde_0              LUT4      I1       In      -         6.521 r     -         
CSI2RAW8_inst.u_control_capture.line_cntlde_0              LUT4      F        Out     0.570     7.091 r     -         
line_cnte                                                  Net       -        -       0.596     -           16        
CSI2RAW8_inst.u_control_capture.line_cnt[3]                DFFCE     CE       In      -         7.687 r     -         
======================================================================================================================
Total path delay (propagation time + setup) of 7.748 is 4.051(52.3%) logic and 3.697(47.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      6.586
    - Setup time:                            0.061
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.525

    - Propagation time:                      7.687
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.162

    Number of logic level(s):                20
    Starting point:                          CSI2RAW8_inst.u_control_capture.cnt[0] / Q
    Ending point:                            CSI2RAW8_inst.u_control_capture.line_cnt[4] / CE
    The start point is clocked by            _~idesx4_DPHY_RX_TOP__|clk_byte_out_inferred_clock [rising] (rise=0.000 fall=3.293 period=6.586) on pin CLK
    The end   point is clocked by            _~idesx4_DPHY_RX_TOP__|clk_byte_out_inferred_clock [rising] (rise=0.000 fall=3.293 period=6.586) on pin CLK

Instance / Net                                                       Pin      Pin               Arrival     No. of    
Name                                                       Type      Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------------
CSI2RAW8_inst.u_control_capture.cnt[0]                     DFFCE     Q        Out     0.243     0.243 r     -         
cnt[0]                                                     Net       -        -       0.535     -           6         
CSI2RAW8_inst.u_control_capture.cnt_cry_0[0]               ALU       I0       In      -         0.778 r     -         
CSI2RAW8_inst.u_control_capture.cnt_cry_0[0]               ALU       SUM      Out     0.549     1.327 r     -         
un44_q_fv_a_4_axb_0                                        Net       -        -       0.535     -           1         
CSI2RAW8_inst.u_control_capture.un44_q_fv_a_4_cry_0_0      ALU       I0       In      -         1.862 r     -         
CSI2RAW8_inst.u_control_capture.un44_q_fv_a_4_cry_0_0      ALU       COUT     Out     0.549     2.411 r     -         
un44_q_fv_a_4_cry_0                                        Net       -        -       0.000     -           1         
CSI2RAW8_inst.u_control_capture.un44_q_fv_a_4_cry_1_0      ALU       CIN      In      -         2.411 r     -         
CSI2RAW8_inst.u_control_capture.un44_q_fv_a_4_cry_1_0      ALU       COUT     Out     0.035     2.446 r     -         
un44_q_fv_a_4_cry_1                                        Net       -        -       0.000     -           1         
CSI2RAW8_inst.u_control_capture.un44_q_fv_a_4_cry_2_0      ALU       CIN      In      -         2.446 r     -         
CSI2RAW8_inst.u_control_capture.un44_q_fv_a_4_cry_2_0      ALU       COUT     Out     0.035     2.481 r     -         
un44_q_fv_a_4_cry_2                                        Net       -        -       0.000     -           1         
CSI2RAW8_inst.u_control_capture.un44_q_fv_a_4_cry_3_0      ALU       CIN      In      -         2.481 r     -         
CSI2RAW8_inst.u_control_capture.un44_q_fv_a_4_cry_3_0      ALU       COUT     Out     0.035     2.516 r     -         
un44_q_fv_a_4_cry_3                                        Net       -        -       0.000     -           1         
CSI2RAW8_inst.u_control_capture.un44_q_fv_a_4_cry_4_0      ALU       CIN      In      -         2.516 r     -         
CSI2RAW8_inst.u_control_capture.un44_q_fv_a_4_cry_4_0      ALU       COUT     Out     0.035     2.551 r     -         
un44_q_fv_a_4_cry_4                                        Net       -        -       0.000     -           1         
CSI2RAW8_inst.u_control_capture.un44_q_fv_a_4_cry_5_0      ALU       CIN      In      -         2.551 r     -         
CSI2RAW8_inst.u_control_capture.un44_q_fv_a_4_cry_5_0      ALU       COUT     Out     0.035     2.586 r     -         
un44_q_fv_a_4_cry_5                                        Net       -        -       0.000     -           1         
CSI2RAW8_inst.u_control_capture.un44_q_fv_a_4_cry_6_0      ALU       CIN      In      -         2.586 r     -         
CSI2RAW8_inst.u_control_capture.un44_q_fv_a_4_cry_6_0      ALU       COUT     Out     0.035     2.621 r     -         
un44_q_fv_a_4_cry_6                                        Net       -        -       0.000     -           1         
CSI2RAW8_inst.u_control_capture.un44_q_fv_a_4_cry_7_0      ALU       CIN      In      -         2.621 r     -         
CSI2RAW8_inst.u_control_capture.un44_q_fv_a_4_cry_7_0      ALU       COUT     Out     0.035     2.656 r     -         
un44_q_fv_a_4_cry_7                                        Net       -        -       0.000     -           1         
CSI2RAW8_inst.u_control_capture.un44_q_fv_a_4_cry_8_0      ALU       CIN      In      -         2.656 r     -         
CSI2RAW8_inst.u_control_capture.un44_q_fv_a_4_cry_8_0      ALU       COUT     Out     0.035     2.691 r     -         
un44_q_fv_a_4_cry_8                                        Net       -        -       0.000     -           1         
CSI2RAW8_inst.u_control_capture.un44_q_fv_a_4_cry_9_0      ALU       CIN      In      -         2.691 r     -         
CSI2RAW8_inst.u_control_capture.un44_q_fv_a_4_cry_9_0      ALU       COUT     Out     0.035     2.726 r     -         
un44_q_fv_a_4_cry_9                                        Net       -        -       0.000     -           1         
CSI2RAW8_inst.u_control_capture.un44_q_fv_a_4_cry_10_0     ALU       CIN      In      -         2.726 r     -         
CSI2RAW8_inst.u_control_capture.un44_q_fv_a_4_cry_10_0     ALU       COUT     Out     0.035     2.761 r     -         
un44_q_fv_a_4_cry_10                                       Net       -        -       0.000     -           1         
CSI2RAW8_inst.u_control_capture.un44_q_fv_a_4_cry_11_0     ALU       CIN      In      -         2.761 r     -         
CSI2RAW8_inst.u_control_capture.un44_q_fv_a_4_cry_11_0     ALU       COUT     Out     0.035     2.796 r     -         
un44_q_fv_a_4_cry_11                                       Net       -        -       0.000     -           1         
CSI2RAW8_inst.u_control_capture.un44_q_fv_a_4_cry_12_0     ALU       CIN      In      -         2.796 r     -         
CSI2RAW8_inst.u_control_capture.un44_q_fv_a_4_cry_12_0     ALU       COUT     Out     0.035     2.831 r     -         
un44_q_fv_a_4_cry_12                                       Net       -        -       0.000     -           1         
CSI2RAW8_inst.u_control_capture.un44_q_fv_a_4_cry_13_0     ALU       CIN      In      -         2.831 r     -         
CSI2RAW8_inst.u_control_capture.un44_q_fv_a_4_cry_13_0     ALU       COUT     Out     0.035     2.866 r     -         
un44_q_fv_a_4_cry_13                                       Net       -        -       0.000     -           1         
CSI2RAW8_inst.u_control_capture.un44_q_fv_a_4_cry_14_0     ALU       CIN      In      -         2.866 r     -         
CSI2RAW8_inst.u_control_capture.un44_q_fv_a_4_cry_14_0     ALU       COUT     Out     0.035     2.901 r     -         
un44_q_fv_a_4_cry_14                                       Net       -        -       0.000     -           1         
CSI2RAW8_inst.u_control_capture.un44_q_fv_a_4_s_15_0       ALU       CIN      In      -         2.901 r     -         
CSI2RAW8_inst.u_control_capture.un44_q_fv_a_4_s_15_0       ALU       SUM      Out     0.470     3.371 f     -         
un44_q_fv_a_4[15]                                          Net       -        -       0.535     -           1         
CSI2RAW8_inst.u_control_capture.un44_q_fv_0_I_26_lofx      LUT3      I1       In      -         3.906 f     -         
CSI2RAW8_inst.u_control_capture.un44_q_fv_0_I_26_lofx      LUT3      F        Out     0.570     4.476 r     -         
un44_q_fv_0_I_26_lofx                                      Net       -        -       0.535     -           1         
CSI2RAW8_inst.u_control_capture.un44_q_fv_0_I_21_0         ALU       I0       In      -         5.011 r     -         
CSI2RAW8_inst.u_control_capture.un44_q_fv_0_I_21_0         ALU       COUT     Out     0.549     5.560 r     -         
un44_q_fv_0_data_tmp[7]                                    Net       -        -       0.961     -           3         
CSI2RAW8_inst.u_control_capture.line_cntlde_0              LUT4      I1       In      -         6.521 r     -         
CSI2RAW8_inst.u_control_capture.line_cntlde_0              LUT4      F        Out     0.570     7.091 r     -         
line_cnte                                                  Net       -        -       0.596     -           16        
CSI2RAW8_inst.u_control_capture.line_cnt[4]                DFFCE     CE       In      -         7.687 r     -         
======================================================================================================================
Total path delay (propagation time + setup) of 7.748 is 4.051(52.3%) logic and 3.697(47.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: pll_8bit_2lane|clkout_inferred_clock
====================================



Starting Points with Worst Slack
********************************

                                                                                                                               Starting                                                                      Arrival             
Instance                                                                                                                       Reference                                Type      Pin     Net                Time        Slack   
                                                                                                                               Clock                                                                                             
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
CSI2RAW8_inst.u_raw8_lane2.u_fifo16b_8b.fifo_inst.\\reset_r_Z\[1\]                                                             pll_8bit_2lane|clkout_inferred_clock     DFFNP     Q       reset_r[1]         0.243       4249.518
CSI2RAW8_inst.u_raw8_lane2.u_fifo16b_8b.fifo_inst.Empty_Z                                                                      pll_8bit_2lane|clkout_inferred_clock     DFFP      Q       Empty              0.243       8493.408
vfb_top_inst.vfb_wrapper_inst.u0_dma_frame_buffer.u_dma_write_ctrl.fifo_wr_den                                                 pll_8bit_2lane|clkout_inferred_clock     DFFC      Q       fifo_wr_den        0.243       8494.544
vfb_top_inst.vfb_wrapper_inst.u0_dma_frame_buffer.u_dma_write_ctrl.fifo_dma_write_16_128_inst.fifo_inst.Full_Z                 pll_8bit_2lane|clkout_inferred_clock     DFFC      Q       Fullz              0.243       8494.565
bayer_rgb_inst.devcnt_d1[0]                                                                                                    pll_8bit_2lane|clkout_inferred_clock     DFFC      Q       devcnt_d1[0]       0.243       8495.154
bayer_rgb_inst.devcnt_d1[3]                                                                                                    pll_8bit_2lane|clkout_inferred_clock     DFFC      Q       devcnt_d1[3]       0.243       8495.194
bayer_rgb_inst.devcnt_d1[5]                                                                                                    pll_8bit_2lane|clkout_inferred_clock     DFFC      Q       devcnt_d1[5]       0.243       8495.285
bayer_rgb_inst.devcnt_d1[4]                                                                                                    pll_8bit_2lane|clkout_inferred_clock     DFFC      Q       devcnt_d1[4]       0.243       8495.306
bayer_rgb_inst.devcnt_d1[6]                                                                                                    pll_8bit_2lane|clkout_inferred_clock     DFFC      Q       devcnt_d1[6]       0.243       8495.393
vfb_top_inst.vfb_wrapper_inst.u0_dma_frame_buffer.u_dma_write_ctrl.fifo_dma_write_16_128_inst.fifo_inst.\\Big\.wbin_Z\[0\]     pll_8bit_2lane|clkout_inferred_clock     DFFC      Q       \\Big\.wbin[0]     0.243       8495.462
=================================================================================================================================================================================================================================


Ending Points with Worst Slack
******************************

                                                                                                                   Starting                                                                         Required             
Instance                                                                                                           Reference                                Type     Pin        Net                 Time         Slack   
                                                                                                                   Clock                                                                                                 
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
CSI2RAW8_inst.u_raw8_lane2.u_fifo16b_8b.fifo_inst.Empty_Z                                                          pll_8bit_2lane|clkout_inferred_clock     DFFP     PRESET     reset_r[1]          4250.296     4249.518
CSI2RAW8_inst.u_raw8_lane2.u_fifo16b_8b.fifo_inst.Empty_Z                                                          pll_8bit_2lane|clkout_inferred_clock     DFFP     D          rempty_val_NE_i     8500.652     8493.408
vfb_top_inst.vfb_wrapper_inst.u0_dma_frame_buffer.u_dma_write_ctrl.fifo_dma_write_16_128_inst.fifo_inst.Full_Z     pll_8bit_2lane|clkout_inferred_clock     DFFC     D          wfull_val_NE_i      8500.652     8494.544
bayer_rgb_inst.g_o[2]                                                                                              pll_8bit_2lane|clkout_inferred_clock     DFFC     D          g_o_7[2]            8500.652     8495.154
bayer_rgb_inst.g_o[3]                                                                                              pll_8bit_2lane|clkout_inferred_clock     DFFC     D          g_o_7[3]            8500.652     8495.154
bayer_rgb_inst.g_o[4]                                                                                              pll_8bit_2lane|clkout_inferred_clock     DFFC     D          g_o_7[4]            8500.652     8495.154
bayer_rgb_inst.g_o[5]                                                                                              pll_8bit_2lane|clkout_inferred_clock     DFFC     D          g_o_7[5]            8500.652     8495.154
bayer_rgb_inst.g_o[6]                                                                                              pll_8bit_2lane|clkout_inferred_clock     DFFC     D          g_o_7[6]            8500.652     8495.154
bayer_rgb_inst.g_o[7]                                                                                              pll_8bit_2lane|clkout_inferred_clock     DFFC     D          g_o_7[7]            8500.652     8495.154
CSI2RAW8_inst.u_raw8_lane2.u_fifo16b_8b.fifo_inst.\\Small\.rptr_Z\[8\]                                             pll_8bit_2lane|clkout_inferred_clock     DFFC     D          rgraynext[8]        8500.652     8495.311
=========================================================================================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      4250.357
    - Setup time:                            0.061
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4250.296

    - Propagation time:                      0.778
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 4249.518

    Number of logic level(s):                0
    Starting point:                          CSI2RAW8_inst.u_raw8_lane2.u_fifo16b_8b.fifo_inst.\\reset_r_Z\[1\] / Q
    Ending point:                            CSI2RAW8_inst.u_raw8_lane2.u_fifo16b_8b.fifo_inst.Empty_Z / PRESET
    The start point is clocked by            pll_8bit_2lane|clkout_inferred_clock [falling] (rise=0.000 fall=4250.357 period=8500.713) on pin CLK
    The end   point is clocked by            pll_8bit_2lane|clkout_inferred_clock [rising] (rise=0.000 fall=4250.357 period=8500.713) on pin CLK

Instance / Net                                                                   Pin        Pin               Arrival     No. of    
Name                                                                   Type      Name       Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------------------------
CSI2RAW8_inst.u_raw8_lane2.u_fifo16b_8b.fifo_inst.\\reset_r_Z\[1\]     DFFNP     Q          Out     0.243     0.243 r     -         
reset_r[1]                                                             Net       -          -       0.535     -           51        
CSI2RAW8_inst.u_raw8_lane2.u_fifo16b_8b.fifo_inst.Empty_Z              DFFP      PRESET     In      -         0.778 r     -         
====================================================================================================================================
Total path delay (propagation time + setup) of 0.839 is 0.304(36.2%) logic and 0.535(63.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: video_top|I_clk
====================================



Starting Points with Worst Slack
********************************

                                                                                                              Starting                                                    Arrival           
Instance                                                                                                      Reference           Type     Pin     Net                    Time        Slack 
                                                                                                              Clock                                                                         
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
DDR3_Memory_Interface_Top_inst.gw3mc_top.u_ddr_phy_top.u_ddr_phy_wd.u_mem_sync.dll_rst_ins14167               video_top|I_clk     DFFP     Q       dll_rst                0.243       -1.441
DDR3_Memory_Interface_Top_inst.gw3mc_top.u_ddr_phy_top.u_ddr_phy_wd.u_mem_sync.\\cs_memsync\[3\]_ins14164     video_top|I_clk     DFFC     Q       Z\\cs_memsync\[3\]     0.243       -1.420
DDR3_Memory_Interface_Top_inst.gw3mc_top.u_ddr_phy_top.u_ddr_phy_wd.u_mem_sync.\\cs_memsync\[0\]_ins14166     video_top|I_clk     DFFC     Q       Z\\cs_memsync\[0\]     0.243       -0.989
DDR3_Memory_Interface_Top_inst.gw3mc_top.u_ddr_phy_top.u_ddr_phy_wd.u_mem_sync.\\cs_memsync\[2\]_ins14165     video_top|I_clk     DFFC     Q       Z\\cs_memsync\[2\]     0.243       -0.968
DDR3_Memory_Interface_Top_inst.gw3mc_top.u_ddr_phy_top.u_ddr_phy_wd.u_mem_sync.\\cs_memsync\[1\]_ins14174     video_top|I_clk     DFFP     Q       Z\\cs_memsync\[1\]     0.243       -0.880
DDR3_Memory_Interface_Top_inst.gw3mc_top.u_ddr_phy_top.u_ddr_phy_wd.u_mem_sync.\\count\[0\]_ins14172          video_top|I_clk     DFFC     Q       Z\\count\[0\]          0.243       -0.261
DDR3_Memory_Interface_Top_inst.gw3mc_top.u_ddr_phy_top.u_ddr_phy_wd.u_mem_sync.\\count\[2\]_ins14170          video_top|I_clk     DFFC     Q       Z\\count\[2\]          0.243       -0.239
DDR3_Memory_Interface_Top_inst.gw3mc_top.u_ddr_phy_top.u_ddr_phy_wd.u_mem_sync.\\cs_memsync\[5\]_ins14162     video_top|I_clk     DFFC     Q       Z\\cs_memsync\[5\]     0.243       -0.216
key_debounceN_inst1.key_rst_r                                                                                 video_top|I_clk     DFF      Q       key_rst_r              0.243       -0.214
key_debounceN_inst0.key_rst_r                                                                                 video_top|I_clk     DFF      Q       key_rst_r              0.243       -0.214
============================================================================================================================================================================================


Ending Points with Worst Slack
******************************

                                                                                                                                                          Starting                                                     Required           
Instance                                                                                                                                                  Reference           Type     Pin      Net                    Time         Slack 
                                                                                                                                                          Clock                                                                           
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
DDR3_Memory_Interface_Top_inst.gw3mc_top.u_ddr_phy_top.u_ddr_phy_wd.\\data_lane_gen\[1\]\.u_ddr_phy_data_lane.u_ddr_phy_data_io.\\cml5\.u_dqs             video_top|I_clk     DQS      HOLD     pause_en               5.601        -1.441
DDR3_Memory_Interface_Top_inst.gw3mc_top.u_ddr_phy_top.u_ddr_phy_wd.\\data_lane_gen\[0\]\.u_ddr_phy_data_lane.u_ddr_phy_data_io.\\cml5\.u_dqs_ins6817     video_top|I_clk     DQS      HOLD     pause_en               5.601        -1.441
DDR3_Memory_Interface_Top_inst.gw3mc_top.u_ddr_phy_top.u_ddr_phy_wd.u_mem_sync.\\cs_memsync\[5\]_ins14162                                                 video_top|I_clk     DFFC     D        Z\\ns_memsync\[5\]     5.540        -0.989
DDR3_Memory_Interface_Top_inst.gw3mc_top.u_ddr_phy_top.u_ddr_phy_wd.u_mem_sync.\\ns_memsync\[5\]_ins14367                                                 video_top|I_clk     DL       D        n284                   4.762        -0.989
DDR3_Memory_Interface_Top_inst.gw3mc_top.u_ddr_phy_top.u_ddr_phy_wd.u_mem_sync.\\flag\[1\]_ins14168                                                       video_top|I_clk     DFFC     D        Z\\flag_d\[1\]         5.540        -0.810
DDR3_Memory_Interface_Top_inst.gw3mc_top.u_ddr_phy_top.u_ddr_phy_wd.u_mem_sync.\\flag_d\[1\]_ins14373                                                     video_top|I_clk     DL       D        n368                   4.762        -0.810
DDR3_Memory_Interface_Top_inst.gw3mc_top.u_ddr_phy_top.u_ddr_phy_wd.u_mem_sync.\\flag\[0\]_ins14169                                                       video_top|I_clk     DFFC     D        Z\\flag_d\[0\]         5.540        -0.239
DDR3_Memory_Interface_Top_inst.gw3mc_top.u_ddr_phy_top.u_ddr_phy_wd.u_mem_sync.\\flag_d\[0\]_ins14374                                                     video_top|I_clk     DL       D        n382                   4.762        -0.239
key_debounceN_inst1.cnt[31]                                                                                                                               video_top|I_clk     DFFE     D        cnt_s[31]              5.540        -0.214
key_debounceN_inst0.cnt[31]                                                                                                                               video_top|I_clk     DFFE     D        cnt_s[31]              5.540        -0.214
==========================================================================================================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      5.601
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         5.601

    - Propagation time:                      7.042
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.441

    Number of logic level(s):                6
    Starting point:                          DDR3_Memory_Interface_Top_inst.gw3mc_top.u_ddr_phy_top.u_ddr_phy_wd.u_mem_sync.dll_rst_ins14167 / Q
    Ending point:                            DDR3_Memory_Interface_Top_inst.gw3mc_top.u_ddr_phy_top.u_ddr_phy_wd.\\data_lane_gen\[1\]\.u_ddr_phy_data_lane.u_ddr_phy_data_io.\\cml5\.u_dqs / HOLD
    The start point is clocked by            video_top|I_clk [rising] (rise=0.000 fall=2.800 period=5.601) on pin CLK
    The end   point is clocked by            System [rising]

Instance / Net                                                                                                                                                 Pin      Pin               Arrival     No. of    
Name                                                                                                                                                  Type     Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
DDR3_Memory_Interface_Top_inst.gw3mc_top.u_ddr_phy_top.u_ddr_phy_wd.u_mem_sync.dll_rst_ins14167                                                       DFFP     Q        Out     0.243     0.243 r     -         
dll_rst                                                                                                                                               Net      -        -       0.535     -           4         
DDR3_Memory_Interface_Top_inst.gw3mc_top.u_ddr_phy_top.n546_ins22654                                                                                  LUT2     I1       In      -         0.778 r     -         
DDR3_Memory_Interface_Top_inst.gw3mc_top.u_ddr_phy_top.n546_ins22654                                                                                  LUT2     F        Out     0.570     1.348 r     -         
n546                                                                                                                                                  Net      -        -       0.535     -           5         
DDR3_Memory_Interface_Top_inst.gw3mc_top.u_ddr_phy_top.u_ddr_init.n1992_ins23395                                                                      LUT4     I2       In      -         1.883 r     -         
DDR3_Memory_Interface_Top_inst.gw3mc_top.u_ddr_phy_top.u_ddr_init.n1992_ins23395                                                                      LUT4     F        Out     0.462     2.345 r     -         
n1992_35                                                                                                                                              Net      -        -       0.535     -           2         
DDR3_Memory_Interface_Top_inst.gw3mc_top.u_ddr_phy_top.u_ddr_init.n1992_ins23243                                                                      LUT3     I2       In      -         2.880 r     -         
DDR3_Memory_Interface_Top_inst.gw3mc_top.u_ddr_phy_top.u_ddr_init.n1992_ins23243                                                                      LUT3     F        Out     0.462     3.342 r     -         
n1992_29                                                                                                                                              Net      -        -       0.535     -           2         
DDR3_Memory_Interface_Top_inst.gw3mc_top.u_ddr_phy_top.u_ddr_init.\\read_cal_next_state\.READ_CAL_PRECHARGE_ins23595                                  LUT4     I0       In      -         3.877 r     -         
DDR3_Memory_Interface_Top_inst.gw3mc_top.u_ddr_phy_top.u_ddr_init.\\read_cal_next_state\.READ_CAL_PRECHARGE_ins23595                                  LUT4     F        Out     0.549     4.426 r     -         
READ_CAL_PRECHARGE_49                                                                                                                                 Net      -        -       0.535     -           3         
DDR3_Memory_Interface_Top_inst.gw3mc_top.u_ddr_phy_top.u_ddr_init.\\read_cal_next_state\.READ_CAL_RSEL_ADJ_ins22653                                   LUT2     I0       In      -         4.961 r     -         
DDR3_Memory_Interface_Top_inst.gw3mc_top.u_ddr_phy_top.u_ddr_init.\\read_cal_next_state\.READ_CAL_RSEL_ADJ_ins22653                                   LUT2     F        Out     0.549     5.510 r     -         
READ_CAL_RSEL_ADJ                                                                                                                                     Net      -        -       0.535     -           2         
DDR3_Memory_Interface_Top_inst.gw3mc_top.u_ddr_phy_top.u_ddr_phy_wd.\\data_lane_gen\[0\]\.u_ddr_phy_data_lane.u_ddr_phy_data_io.pause_en_ins22652     LUT4     I2       In      -         6.045 r     -         
DDR3_Memory_Interface_Top_inst.gw3mc_top.u_ddr_phy_top.u_ddr_phy_wd.\\data_lane_gen\[0\]\.u_ddr_phy_data_lane.u_ddr_phy_data_io.pause_en_ins22652     LUT4     F        Out     0.462     6.507 r     -         
pause_en                                                                                                                                              Net      -        -       0.535     -           2         
DDR3_Memory_Interface_Top_inst.gw3mc_top.u_ddr_phy_top.u_ddr_phy_wd.\\data_lane_gen\[1\]\.u_ddr_phy_data_lane.u_ddr_phy_data_io.\\cml5\.u_dqs         DQS      HOLD     In      -         7.042 r     -         
================================================================================================================================================================================================================
Total path delay (propagation time + setup) of 7.042 is 3.297(46.8%) logic and 3.745(53.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      5.601
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         5.601

    - Propagation time:                      7.042
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.441

    Number of logic level(s):                6
    Starting point:                          DDR3_Memory_Interface_Top_inst.gw3mc_top.u_ddr_phy_top.u_ddr_phy_wd.u_mem_sync.dll_rst_ins14167 / Q
    Ending point:                            DDR3_Memory_Interface_Top_inst.gw3mc_top.u_ddr_phy_top.u_ddr_phy_wd.\\data_lane_gen\[0\]\.u_ddr_phy_data_lane.u_ddr_phy_data_io.\\cml5\.u_dqs_ins6817 / HOLD
    The start point is clocked by            video_top|I_clk [rising] (rise=0.000 fall=2.800 period=5.601) on pin CLK
    The end   point is clocked by            System [rising]

Instance / Net                                                                                                                                                     Pin      Pin               Arrival     No. of    
Name                                                                                                                                                      Type     Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
DDR3_Memory_Interface_Top_inst.gw3mc_top.u_ddr_phy_top.u_ddr_phy_wd.u_mem_sync.dll_rst_ins14167                                                           DFFP     Q        Out     0.243     0.243 r     -         
dll_rst                                                                                                                                                   Net      -        -       0.535     -           4         
DDR3_Memory_Interface_Top_inst.gw3mc_top.u_ddr_phy_top.n546_ins22654                                                                                      LUT2     I1       In      -         0.778 r     -         
DDR3_Memory_Interface_Top_inst.gw3mc_top.u_ddr_phy_top.n546_ins22654                                                                                      LUT2     F        Out     0.570     1.348 r     -         
n546                                                                                                                                                      Net      -        -       0.535     -           5         
DDR3_Memory_Interface_Top_inst.gw3mc_top.u_ddr_phy_top.u_ddr_init.n1992_ins23395                                                                          LUT4     I2       In      -         1.883 r     -         
DDR3_Memory_Interface_Top_inst.gw3mc_top.u_ddr_phy_top.u_ddr_init.n1992_ins23395                                                                          LUT4     F        Out     0.462     2.345 r     -         
n1992_35                                                                                                                                                  Net      -        -       0.535     -           2         
DDR3_Memory_Interface_Top_inst.gw3mc_top.u_ddr_phy_top.u_ddr_init.n1992_ins23243                                                                          LUT3     I2       In      -         2.880 r     -         
DDR3_Memory_Interface_Top_inst.gw3mc_top.u_ddr_phy_top.u_ddr_init.n1992_ins23243                                                                          LUT3     F        Out     0.462     3.342 r     -         
n1992_29                                                                                                                                                  Net      -        -       0.535     -           2         
DDR3_Memory_Interface_Top_inst.gw3mc_top.u_ddr_phy_top.u_ddr_init.\\read_cal_next_state\.READ_CAL_PRECHARGE_ins23595                                      LUT4     I0       In      -         3.877 r     -         
DDR3_Memory_Interface_Top_inst.gw3mc_top.u_ddr_phy_top.u_ddr_init.\\read_cal_next_state\.READ_CAL_PRECHARGE_ins23595                                      LUT4     F        Out     0.549     4.426 r     -         
READ_CAL_PRECHARGE_49                                                                                                                                     Net      -        -       0.535     -           3         
DDR3_Memory_Interface_Top_inst.gw3mc_top.u_ddr_phy_top.u_ddr_init.\\read_cal_next_state\.READ_CAL_RSEL_ADJ_ins22653                                       LUT2     I0       In      -         4.961 r     -         
DDR3_Memory_Interface_Top_inst.gw3mc_top.u_ddr_phy_top.u_ddr_init.\\read_cal_next_state\.READ_CAL_RSEL_ADJ_ins22653                                       LUT2     F        Out     0.549     5.510 r     -         
READ_CAL_RSEL_ADJ                                                                                                                                         Net      -        -       0.535     -           2         
DDR3_Memory_Interface_Top_inst.gw3mc_top.u_ddr_phy_top.u_ddr_phy_wd.\\data_lane_gen\[0\]\.u_ddr_phy_data_lane.u_ddr_phy_data_io.pause_en_ins22652         LUT4     I2       In      -         6.045 r     -         
DDR3_Memory_Interface_Top_inst.gw3mc_top.u_ddr_phy_top.u_ddr_phy_wd.\\data_lane_gen\[0\]\.u_ddr_phy_data_lane.u_ddr_phy_data_io.pause_en_ins22652         LUT4     F        Out     0.462     6.507 r     -         
pause_en                                                                                                                                                  Net      -        -       0.535     -           2         
DDR3_Memory_Interface_Top_inst.gw3mc_top.u_ddr_phy_top.u_ddr_phy_wd.\\data_lane_gen\[0\]\.u_ddr_phy_data_lane.u_ddr_phy_data_io.\\cml5\.u_dqs_ins6817     DQS      HOLD     In      -         7.042 r     -         
====================================================================================================================================================================================================================
Total path delay (propagation time + setup) of 7.042 is 3.297(46.8%) logic and 3.745(53.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      5.601
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         5.601

    - Propagation time:                      7.021
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.420

    Number of logic level(s):                6
    Starting point:                          DDR3_Memory_Interface_Top_inst.gw3mc_top.u_ddr_phy_top.u_ddr_phy_wd.u_mem_sync.\\cs_memsync\[3\]_ins14164 / Q
    Ending point:                            DDR3_Memory_Interface_Top_inst.gw3mc_top.u_ddr_phy_top.u_ddr_phy_wd.\\data_lane_gen\[1\]\.u_ddr_phy_data_lane.u_ddr_phy_data_io.\\cml5\.u_dqs / HOLD
    The start point is clocked by            video_top|I_clk [rising] (rise=0.000 fall=2.800 period=5.601) on pin CLK
    The end   point is clocked by            System [rising]

Instance / Net                                                                                                                                                 Pin      Pin               Arrival     No. of    
Name                                                                                                                                                  Type     Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
DDR3_Memory_Interface_Top_inst.gw3mc_top.u_ddr_phy_top.u_ddr_phy_wd.u_mem_sync.\\cs_memsync\[3\]_ins14164                                             DFFC     Q        Out     0.243     0.243 r     -         
Z\\cs_memsync\[3\]                                                                                                                                    Net      -        -       0.535     -           10        
DDR3_Memory_Interface_Top_inst.gw3mc_top.u_ddr_phy_top.n546_ins22654                                                                                  LUT2     I0       In      -         0.778 r     -         
DDR3_Memory_Interface_Top_inst.gw3mc_top.u_ddr_phy_top.n546_ins22654                                                                                  LUT2     F        Out     0.549     1.327 r     -         
n546                                                                                                                                                  Net      -        -       0.535     -           5         
DDR3_Memory_Interface_Top_inst.gw3mc_top.u_ddr_phy_top.u_ddr_init.n1992_ins23395                                                                      LUT4     I2       In      -         1.862 r     -         
DDR3_Memory_Interface_Top_inst.gw3mc_top.u_ddr_phy_top.u_ddr_init.n1992_ins23395                                                                      LUT4     F        Out     0.462     2.324 r     -         
n1992_35                                                                                                                                              Net      -        -       0.535     -           2         
DDR3_Memory_Interface_Top_inst.gw3mc_top.u_ddr_phy_top.u_ddr_init.n1992_ins23243                                                                      LUT3     I2       In      -         2.859 r     -         
DDR3_Memory_Interface_Top_inst.gw3mc_top.u_ddr_phy_top.u_ddr_init.n1992_ins23243                                                                      LUT3     F        Out     0.462     3.321 r     -         
n1992_29                                                                                                                                              Net      -        -       0.535     -           2         
DDR3_Memory_Interface_Top_inst.gw3mc_top.u_ddr_phy_top.u_ddr_init.\\read_cal_next_state\.READ_CAL_PRECHARGE_ins23595                                  LUT4     I0       In      -         3.856 r     -         
DDR3_Memory_Interface_Top_inst.gw3mc_top.u_ddr_phy_top.u_ddr_init.\\read_cal_next_state\.READ_CAL_PRECHARGE_ins23595                                  LUT4     F        Out     0.549     4.405 r     -         
READ_CAL_PRECHARGE_49                                                                                                                                 Net      -        -       0.535     -           3         
DDR3_Memory_Interface_Top_inst.gw3mc_top.u_ddr_phy_top.u_ddr_init.\\read_cal_next_state\.READ_CAL_RSEL_ADJ_ins22653                                   LUT2     I0       In      -         4.940 r     -         
DDR3_Memory_Interface_Top_inst.gw3mc_top.u_ddr_phy_top.u_ddr_init.\\read_cal_next_state\.READ_CAL_RSEL_ADJ_ins22653                                   LUT2     F        Out     0.549     5.489 r     -         
READ_CAL_RSEL_ADJ                                                                                                                                     Net      -        -       0.535     -           2         
DDR3_Memory_Interface_Top_inst.gw3mc_top.u_ddr_phy_top.u_ddr_phy_wd.\\data_lane_gen\[0\]\.u_ddr_phy_data_lane.u_ddr_phy_data_io.pause_en_ins22652     LUT4     I2       In      -         6.024 r     -         
DDR3_Memory_Interface_Top_inst.gw3mc_top.u_ddr_phy_top.u_ddr_phy_wd.\\data_lane_gen\[0\]\.u_ddr_phy_data_lane.u_ddr_phy_data_io.pause_en_ins22652     LUT4     F        Out     0.462     6.486 r     -         
pause_en                                                                                                                                              Net      -        -       0.535     -           2         
DDR3_Memory_Interface_Top_inst.gw3mc_top.u_ddr_phy_top.u_ddr_phy_wd.\\data_lane_gen\[1\]\.u_ddr_phy_data_lane.u_ddr_phy_data_io.\\cml5\.u_dqs         DQS      HOLD     In      -         7.021 r     -         
================================================================================================================================================================================================================
Total path delay (propagation time + setup) of 7.021 is 3.276(46.7%) logic and 3.745(53.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      5.601
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         5.601

    - Propagation time:                      7.021
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.420

    Number of logic level(s):                6
    Starting point:                          DDR3_Memory_Interface_Top_inst.gw3mc_top.u_ddr_phy_top.u_ddr_phy_wd.u_mem_sync.\\cs_memsync\[3\]_ins14164 / Q
    Ending point:                            DDR3_Memory_Interface_Top_inst.gw3mc_top.u_ddr_phy_top.u_ddr_phy_wd.\\data_lane_gen\[0\]\.u_ddr_phy_data_lane.u_ddr_phy_data_io.\\cml5\.u_dqs_ins6817 / HOLD
    The start point is clocked by            video_top|I_clk [rising] (rise=0.000 fall=2.800 period=5.601) on pin CLK
    The end   point is clocked by            System [rising]

Instance / Net                                                                                                                                                     Pin      Pin               Arrival     No. of    
Name                                                                                                                                                      Type     Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
DDR3_Memory_Interface_Top_inst.gw3mc_top.u_ddr_phy_top.u_ddr_phy_wd.u_mem_sync.\\cs_memsync\[3\]_ins14164                                                 DFFC     Q        Out     0.243     0.243 r     -         
Z\\cs_memsync\[3\]                                                                                                                                        Net      -        -       0.535     -           10        
DDR3_Memory_Interface_Top_inst.gw3mc_top.u_ddr_phy_top.n546_ins22654                                                                                      LUT2     I0       In      -         0.778 r     -         
DDR3_Memory_Interface_Top_inst.gw3mc_top.u_ddr_phy_top.n546_ins22654                                                                                      LUT2     F        Out     0.549     1.327 r     -         
n546                                                                                                                                                      Net      -        -       0.535     -           5         
DDR3_Memory_Interface_Top_inst.gw3mc_top.u_ddr_phy_top.u_ddr_init.n1992_ins23395                                                                          LUT4     I2       In      -         1.862 r     -         
DDR3_Memory_Interface_Top_inst.gw3mc_top.u_ddr_phy_top.u_ddr_init.n1992_ins23395                                                                          LUT4     F        Out     0.462     2.324 r     -         
n1992_35                                                                                                                                                  Net      -        -       0.535     -           2         
DDR3_Memory_Interface_Top_inst.gw3mc_top.u_ddr_phy_top.u_ddr_init.n1992_ins23243                                                                          LUT3     I2       In      -         2.859 r     -         
DDR3_Memory_Interface_Top_inst.gw3mc_top.u_ddr_phy_top.u_ddr_init.n1992_ins23243                                                                          LUT3     F        Out     0.462     3.321 r     -         
n1992_29                                                                                                                                                  Net      -        -       0.535     -           2         
DDR3_Memory_Interface_Top_inst.gw3mc_top.u_ddr_phy_top.u_ddr_init.\\read_cal_next_state\.READ_CAL_PRECHARGE_ins23595                                      LUT4     I0       In      -         3.856 r     -         
DDR3_Memory_Interface_Top_inst.gw3mc_top.u_ddr_phy_top.u_ddr_init.\\read_cal_next_state\.READ_CAL_PRECHARGE_ins23595                                      LUT4     F        Out     0.549     4.405 r     -         
READ_CAL_PRECHARGE_49                                                                                                                                     Net      -        -       0.535     -           3         
DDR3_Memory_Interface_Top_inst.gw3mc_top.u_ddr_phy_top.u_ddr_init.\\read_cal_next_state\.READ_CAL_RSEL_ADJ_ins22653                                       LUT2     I0       In      -         4.940 r     -         
DDR3_Memory_Interface_Top_inst.gw3mc_top.u_ddr_phy_top.u_ddr_init.\\read_cal_next_state\.READ_CAL_RSEL_ADJ_ins22653                                       LUT2     F        Out     0.549     5.489 r     -         
READ_CAL_RSEL_ADJ                                                                                                                                         Net      -        -       0.535     -           2         
DDR3_Memory_Interface_Top_inst.gw3mc_top.u_ddr_phy_top.u_ddr_phy_wd.\\data_lane_gen\[0\]\.u_ddr_phy_data_lane.u_ddr_phy_data_io.pause_en_ins22652         LUT4     I2       In      -         6.024 r     -         
DDR3_Memory_Interface_Top_inst.gw3mc_top.u_ddr_phy_top.u_ddr_phy_wd.\\data_lane_gen\[0\]\.u_ddr_phy_data_lane.u_ddr_phy_data_io.pause_en_ins22652         LUT4     F        Out     0.462     6.486 r     -         
pause_en                                                                                                                                                  Net      -        -       0.535     -           2         
DDR3_Memory_Interface_Top_inst.gw3mc_top.u_ddr_phy_top.u_ddr_phy_wd.\\data_lane_gen\[0\]\.u_ddr_phy_data_lane.u_ddr_phy_data_io.\\cml5\.u_dqs_ins6817     DQS      HOLD     In      -         7.021 r     -         
====================================================================================================================================================================================================================
Total path delay (propagation time + setup) of 7.021 is 3.276(46.7%) logic and 3.745(53.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      5.601
    - Setup time:                            0.061
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.540

    - Propagation time:                      6.528
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.989

    Number of logic level(s):                6
    Starting point:                          DDR3_Memory_Interface_Top_inst.gw3mc_top.u_ddr_phy_top.u_ddr_phy_wd.u_mem_sync.\\cs_memsync\[0\]_ins14166 / Q
    Ending point:                            DDR3_Memory_Interface_Top_inst.gw3mc_top.u_ddr_phy_top.u_ddr_phy_wd.u_mem_sync.\\cs_memsync\[5\]_ins14162 / D
    The start point is clocked by            video_top|I_clk [rising] (rise=0.000 fall=2.800 period=5.601) on pin CLK
    The end   point is clocked by            video_top|I_clk [rising] (rise=0.000 fall=2.800 period=5.601) on pin CLK

Instance / Net                                                                                                         Pin      Pin               Arrival     No. of    
Name                                                                                                          Type     Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------------------------------------------------------------
DDR3_Memory_Interface_Top_inst.gw3mc_top.u_ddr_phy_top.u_ddr_phy_wd.u_mem_sync.\\cs_memsync\[0\]_ins14166     DFFC     Q        Out     0.243     0.243 r     -         
Z\\cs_memsync\[0\]                                                                                            Net      -        -       0.535     -           7         
DDR3_Memory_Interface_Top_inst.gw3mc_top.u_ddr_phy_top.u_ddr_phy_wd.u_mem_sync.n284_ins23249                  LUT3     I1       In      -         0.778 r     -         
DDR3_Memory_Interface_Top_inst.gw3mc_top.u_ddr_phy_top.u_ddr_phy_wd.u_mem_sync.n284_ins23249                  LUT3     F        Out     0.570     1.348 r     -         
n284_73                                                                                                       Net      -        -       0.535     -           2         
DDR3_Memory_Interface_Top_inst.gw3mc_top.u_ddr_phy_top.u_ddr_phy_wd.u_mem_sync.n382_ins23571                  LUT4     I1       In      -         1.883 r     -         
DDR3_Memory_Interface_Top_inst.gw3mc_top.u_ddr_phy_top.u_ddr_phy_wd.u_mem_sync.n382_ins23571                  LUT4     F        Out     0.570     2.453 r     -         
n382_71                                                                                                       Net      -        -       0.401     -           1         
DDR3_Memory_Interface_Top_inst.gw3mc_top.u_ddr_phy_top.u_ddr_phy_wd.u_mem_sync.n382_ins23256                  LUT4     I3       In      -         2.854 r     -         
DDR3_Memory_Interface_Top_inst.gw3mc_top.u_ddr_phy_top.u_ddr_phy_wd.u_mem_sync.n382_ins23256                  LUT4     F        Out     0.371     3.225 f     -         
n382_63                                                                                                       Net      -        -       0.535     -           2         
DDR3_Memory_Interface_Top_inst.gw3mc_top.u_ddr_phy_top.u_ddr_phy_wd.u_mem_sync.n284_ins23248                  LUT4     I3       In      -         3.760 f     -         
DDR3_Memory_Interface_Top_inst.gw3mc_top.u_ddr_phy_top.u_ddr_phy_wd.u_mem_sync.n284_ins23248                  LUT4     F        Out     0.371     4.131 f     -         
n284_71                                                                                                       Net      -        -       0.535     -           2         
DDR3_Memory_Interface_Top_inst.gw3mc_top.u_ddr_phy_top.u_ddr_phy_wd.u_mem_sync.n284_ins22710                  LUT4     I0       In      -         4.666 f     -         
DDR3_Memory_Interface_Top_inst.gw3mc_top.u_ddr_phy_top.u_ddr_phy_wd.u_mem_sync.n284_ins22710                  LUT4     F        Out     0.549     5.215 r     -         
n284                                                                                                          Net      -        -       0.535     -           1         
DDR3_Memory_Interface_Top_inst.gw3mc_top.u_ddr_phy_top.u_ddr_phy_wd.u_mem_sync.\\ns_memsync\[5\]_ins14367     DL       D        In      -         5.750 r     -         
DDR3_Memory_Interface_Top_inst.gw3mc_top.u_ddr_phy_top.u_ddr_phy_wd.u_mem_sync.\\ns_memsync\[5\]_ins14367     DL       Q        Out     0.243     5.993 r     -         
Z\\ns_memsync\[5\]                                                                                            Net      -        -       0.535     -           1         
DDR3_Memory_Interface_Top_inst.gw3mc_top.u_ddr_phy_top.u_ddr_phy_wd.u_mem_sync.\\cs_memsync\[5\]_ins14162     DFFC     D        In      -         6.528 r     -         
========================================================================================================================================================================
Total path delay (propagation time + setup) of 6.589 is 2.978(45.2%) logic and 3.611(54.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: video_top|pix_clk
====================================



Starting Points with Worst Slack
********************************

                                                           Starting                                            Arrival           
Instance                                                   Reference             Type     Pin     Net          Time        Slack 
                                                           Clock                                                                 
---------------------------------------------------------------------------------------------------------------------------------
DVI_TX_Top_inst.rgb2dvi_inst.TMDS8b10b_inst_g.sel_xnor     video_top|pix_clk     DFFC     Q       ANC0         0.243       -1.784
DVI_TX_Top_inst.rgb2dvi_inst.TMDS8b10b_inst_g.din_d[2]     video_top|pix_clk     DFFC     Q       din_d[2]     0.243       -1.723
DVI_TX_Top_inst.rgb2dvi_inst.TMDS8b10b_inst_g.din_d[3]     video_top|pix_clk     DFFC     Q       din_d[3]     0.243       -1.683
DVI_TX_Top_inst.rgb2dvi_inst.TMDS8b10b_inst_g.din_d[5]     video_top|pix_clk     DFFC     Q       din_d[5]     0.243       -1.575
DVI_TX_Top_inst.rgb2dvi_inst.TMDS8b10b_inst_g.din_d[7]     video_top|pix_clk     DFFC     Q       din_d[7]     0.243       -1.545
DVI_TX_Top_inst.rgb2dvi_inst.TMDS8b10b_inst_g.din_d[6]     video_top|pix_clk     DFFC     Q       din_d[6]     0.243       -1.419
DVI_TX_Top_inst.rgb2dvi_inst.TMDS8b10b_inst_g.din_d[4]     video_top|pix_clk     DFFC     Q       din_d[4]     0.243       -1.376
DVI_TX_Top_inst.rgb2dvi_inst.TMDS8b10b_inst_r.sel_xnor     video_top|pix_clk     DFFC     Q       ANC0         0.243       -0.817
DVI_TX_Top_inst.rgb2dvi_inst.TMDS8b10b_inst_r.din_d[3]     video_top|pix_clk     DFFC     Q       din_d[3]     0.243       -0.716
DVI_TX_Top_inst.rgb2dvi_inst.TMDS8b10b_inst_r.din_d[5]     video_top|pix_clk     DFFC     Q       din_d[5]     0.243       -0.608
=================================================================================================================================


Ending Points with Worst Slack
******************************

                                                         Starting                                        Required           
Instance                                                 Reference             Type     Pin     Net      Time         Slack 
                                                         Clock                                                              
----------------------------------------------------------------------------------------------------------------------------
DVI_TX_Top_inst.rgb2dvi_inst.TMDS8b10b_inst_g.cnt[4]     video_top|pix_clk     DFFC     D       z[4]     10.047       -1.784
DVI_TX_Top_inst.rgb2dvi_inst.TMDS8b10b_inst_g.cnt[3]     video_top|pix_clk     DFFC     D       z[3]     10.047       -1.732
DVI_TX_Top_inst.rgb2dvi_inst.TMDS8b10b_inst_g.cnt[2]     video_top|pix_clk     DFFC     D       z[2]     10.047       -1.697
DVI_TX_Top_inst.rgb2dvi_inst.TMDS8b10b_inst_g.cnt[1]     video_top|pix_clk     DFFC     D       z[1]     10.047       -1.227
DVI_TX_Top_inst.rgb2dvi_inst.TMDS8b10b_inst_r.cnt[4]     video_top|pix_clk     DFFC     D       z[4]     10.047       -0.817
DVI_TX_Top_inst.rgb2dvi_inst.TMDS8b10b_inst_r.cnt[3]     video_top|pix_clk     DFFC     D       z[3]     10.047       -0.782
DVI_TX_Top_inst.rgb2dvi_inst.TMDS8b10b_inst_r.cnt[2]     video_top|pix_clk     DFFC     D       z[2]     10.047       -0.747
DVI_TX_Top_inst.rgb2dvi_inst.TMDS8b10b_inst_r.cnt[1]     video_top|pix_clk     DFFC     D       z[1]     10.047       -0.712
DVI_TX_Top_inst.rgb2dvi_inst.TMDS8b10b_inst_b.cnt[4]     video_top|pix_clk     DFFC     D       z[4]     10.047       -0.439
DVI_TX_Top_inst.rgb2dvi_inst.TMDS8b10b_inst_b.cnt[3]     video_top|pix_clk     DFFC     D       z[3]     10.047       -0.094
============================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      10.108
    - Setup time:                            0.061
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         10.047

    - Propagation time:                      11.831
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.784

    Number of logic level(s):                11
    Starting point:                          DVI_TX_Top_inst.rgb2dvi_inst.TMDS8b10b_inst_g.sel_xnor / Q
    Ending point:                            DVI_TX_Top_inst.rgb2dvi_inst.TMDS8b10b_inst_g.cnt[4] / D
    The start point is clocked by            video_top|pix_clk [rising] (rise=0.000 fall=5.054 period=10.108) on pin CLK
    The end   point is clocked by            video_top|pix_clk [rising] (rise=0.000 fall=5.054 period=10.108) on pin CLK

Instance / Net                                                                Pin      Pin               Arrival      No. of    
Name                                                                 Type     Name     Dir     Delay     Time         Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------
DVI_TX_Top_inst.rgb2dvi_inst.TMDS8b10b_inst_g.sel_xnor               DFFC     Q        Out     0.243     0.243 r      -         
ANC0                                                                 Net      -        -       0.657     -            30        
DVI_TX_Top_inst.rgb2dvi_inst.TMDS8b10b_inst_g.N_9_1_c1               LUT4     I0       In      -         0.900 r      -         
DVI_TX_Top_inst.rgb2dvi_inst.TMDS8b10b_inst_g.N_9_1_c1               LUT4     F        Out     0.549     1.449 r      -         
N_9_1_c1                                                             Net      -        -       0.535     -            2         
DVI_TX_Top_inst.rgb2dvi_inst.TMDS8b10b_inst_g.N_9_0_m_N_4L5          LUT4     I1       In      -         1.984 r      -         
DVI_TX_Top_inst.rgb2dvi_inst.TMDS8b10b_inst_g.N_9_0_m_N_4L5          LUT4     F        Out     0.570     2.554 r      -         
N_9_0_m_N_4L5                                                        Net      -        -       0.401     -            1         
DVI_TX_Top_inst.rgb2dvi_inst.TMDS8b10b_inst_g.N_9_0_m[1]             LUT4     I1       In      -         2.955 r      -         
DVI_TX_Top_inst.rgb2dvi_inst.TMDS8b10b_inst_g.N_9_0_m[1]             LUT4     F        Out     0.570     3.525 r      -         
ANB1                                                                 Net      -        -       0.535     -            7         
DVI_TX_Top_inst.rgb2dvi_inst.TMDS8b10b_inst_g.CO1                    LUT4     I0       In      -         4.060 r      -         
DVI_TX_Top_inst.rgb2dvi_inst.TMDS8b10b_inst_g.CO1                    LUT4     F        Out     0.549     4.609 r      -         
CO1                                                                  Net      -        -       0.535     -            4         
DVI_TX_Top_inst.rgb2dvi_inst.TMDS8b10b_inst_g.cnt_1_sqmuxa_0_0_1     LUT4     I0       In      -         5.144 r      -         
DVI_TX_Top_inst.rgb2dvi_inst.TMDS8b10b_inst_g.cnt_1_sqmuxa_0_0_1     LUT4     F        Out     0.549     5.693 r      -         
cnt_1_sqmuxa_0_0_0                                                   Net      -        -       0.535     -            4         
DVI_TX_Top_inst.rgb2dvi_inst.TMDS8b10b_inst_g.cnt_1_sqmuxa_0_0       LUT3     I1       In      -         6.228 r      -         
DVI_TX_Top_inst.rgb2dvi_inst.TMDS8b10b_inst_g.cnt_1_sqmuxa_0_0       LUT3     F        Out     0.570     6.798 r      -         
cnt_1_sqmuxa_0_0                                                     Net      -        -       0.401     -            1         
DVI_TX_Top_inst.rgb2dvi_inst.TMDS8b10b_inst_g.un17_0_i[2]            LUT3     I2       In      -         7.199 r      -         
DVI_TX_Top_inst.rgb2dvi_inst.TMDS8b10b_inst_g.un17_0_i[2]            LUT3     F        Out     0.462     7.661 r      -         
N_104                                                                Net      -        -       0.535     -            3         
DVI_TX_Top_inst.rgb2dvi_inst.TMDS8b10b_inst_g.un20.z_5_axbxc3        LUT4     I2       In      -         8.196 r      -         
DVI_TX_Top_inst.rgb2dvi_inst.TMDS8b10b_inst_g.un20.z_5_axbxc3        LUT4     F        Out     0.462     8.658 r      -         
z_5[3]                                                               Net      -        -       0.535     -            2         
DVI_TX_Top_inst.rgb2dvi_inst.TMDS8b10b_inst_g.un20.z_cry_3_0_RNO     LUT2     I0       In      -         9.193 r      -         
DVI_TX_Top_inst.rgb2dvi_inst.TMDS8b10b_inst_g.un20.z_cry_3_0_RNO     LUT2     F        Out     0.549     9.742 r      -         
z_cry_3_0_RNO                                                        Net      -        -       0.535     -            1         
DVI_TX_Top_inst.rgb2dvi_inst.TMDS8b10b_inst_g.un20.z_cry_3_0         ALU      I0       In      -         10.277 r     -         
DVI_TX_Top_inst.rgb2dvi_inst.TMDS8b10b_inst_g.un20.z_cry_3_0         ALU      COUT     Out     0.549     10.826 r     -         
z_cry_3                                                              Net      -        -       0.000     -            1         
DVI_TX_Top_inst.rgb2dvi_inst.TMDS8b10b_inst_g.un20.z_s_4_0           ALU      CIN      In      -         10.826 r     -         
DVI_TX_Top_inst.rgb2dvi_inst.TMDS8b10b_inst_g.un20.z_s_4_0           ALU      SUM      Out     0.470     11.296 f     -         
z[4]                                                                 Net      -        -       0.535     -            1         
DVI_TX_Top_inst.rgb2dvi_inst.TMDS8b10b_inst_g.cnt[4]                 DFFC     D        In      -         11.831 f     -         
================================================================================================================================
Total path delay (propagation time + setup) of 11.892 is 6.153(51.7%) logic and 5.739(48.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      10.108
    - Setup time:                            0.061
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         10.047

    - Propagation time:                      11.827
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.779

    Number of logic level(s):                11
    Starting point:                          DVI_TX_Top_inst.rgb2dvi_inst.TMDS8b10b_inst_g.sel_xnor / Q
    Ending point:                            DVI_TX_Top_inst.rgb2dvi_inst.TMDS8b10b_inst_g.cnt[4] / D
    The start point is clocked by            video_top|pix_clk [rising] (rise=0.000 fall=5.054 period=10.108) on pin CLK
    The end   point is clocked by            video_top|pix_clk [rising] (rise=0.000 fall=5.054 period=10.108) on pin CLK

Instance / Net                                                                Pin      Pin               Arrival      No. of    
Name                                                                 Type     Name     Dir     Delay     Time         Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------
DVI_TX_Top_inst.rgb2dvi_inst.TMDS8b10b_inst_g.sel_xnor               DFFC     Q        Out     0.243     0.243 r      -         
ANC0                                                                 Net      -        -       0.657     -            30        
DVI_TX_Top_inst.rgb2dvi_inst.TMDS8b10b_inst_g.N_9_1_c1               LUT4     I0       In      -         0.900 r      -         
DVI_TX_Top_inst.rgb2dvi_inst.TMDS8b10b_inst_g.N_9_1_c1               LUT4     F        Out     0.549     1.449 r      -         
N_9_1_c1                                                             Net      -        -       0.535     -            2         
DVI_TX_Top_inst.rgb2dvi_inst.TMDS8b10b_inst_g.N_9_0_m_N_4L5          LUT4     I1       In      -         1.984 r      -         
DVI_TX_Top_inst.rgb2dvi_inst.TMDS8b10b_inst_g.N_9_0_m_N_4L5          LUT4     F        Out     0.570     2.554 r      -         
N_9_0_m_N_4L5                                                        Net      -        -       0.401     -            1         
DVI_TX_Top_inst.rgb2dvi_inst.TMDS8b10b_inst_g.N_9_0_m[1]             LUT4     I1       In      -         2.955 r      -         
DVI_TX_Top_inst.rgb2dvi_inst.TMDS8b10b_inst_g.N_9_0_m[1]             LUT4     F        Out     0.570     3.525 r      -         
ANB1                                                                 Net      -        -       0.535     -            7         
DVI_TX_Top_inst.rgb2dvi_inst.TMDS8b10b_inst_g.CO1                    LUT4     I0       In      -         4.060 r      -         
DVI_TX_Top_inst.rgb2dvi_inst.TMDS8b10b_inst_g.CO1                    LUT4     F        Out     0.549     4.609 r      -         
CO1                                                                  Net      -        -       0.535     -            4         
DVI_TX_Top_inst.rgb2dvi_inst.TMDS8b10b_inst_g.cnt_1_sqmuxa_0_0_1     LUT4     I0       In      -         5.144 r      -         
DVI_TX_Top_inst.rgb2dvi_inst.TMDS8b10b_inst_g.cnt_1_sqmuxa_0_0_1     LUT4     F        Out     0.549     5.693 r      -         
cnt_1_sqmuxa_0_0_0                                                   Net      -        -       0.535     -            4         
DVI_TX_Top_inst.rgb2dvi_inst.TMDS8b10b_inst_g.cnt_1_sqmuxa_0_0       LUT3     I1       In      -         6.228 r      -         
DVI_TX_Top_inst.rgb2dvi_inst.TMDS8b10b_inst_g.cnt_1_sqmuxa_0_0       LUT3     F        Out     0.570     6.798 r      -         
cnt_1_sqmuxa_0_0                                                     Net      -        -       0.401     -            1         
DVI_TX_Top_inst.rgb2dvi_inst.TMDS8b10b_inst_g.un17_0_i[2]            LUT3     I2       In      -         7.199 r      -         
DVI_TX_Top_inst.rgb2dvi_inst.TMDS8b10b_inst_g.un17_0_i[2]            LUT3     F        Out     0.462     7.661 r      -         
N_104                                                                Net      -        -       0.535     -            3         
DVI_TX_Top_inst.rgb2dvi_inst.TMDS8b10b_inst_g.un20.z_axb_3           LUT4     I1       In      -         8.196 r      -         
DVI_TX_Top_inst.rgb2dvi_inst.TMDS8b10b_inst_g.un20.z_axb_3           LUT4     F        Out     0.570     8.766 r      -         
z_axb_3                                                              Net      -        -       0.401     -            1         
DVI_TX_Top_inst.rgb2dvi_inst.TMDS8b10b_inst_g.un20.z_cry_3_0_RNO     LUT2     I1       In      -         9.168 r      -         
DVI_TX_Top_inst.rgb2dvi_inst.TMDS8b10b_inst_g.un20.z_cry_3_0_RNO     LUT2     F        Out     0.570     9.738 r      -         
z_cry_3_0_RNO                                                        Net      -        -       0.535     -            1         
DVI_TX_Top_inst.rgb2dvi_inst.TMDS8b10b_inst_g.un20.z_cry_3_0         ALU      I0       In      -         10.273 r     -         
DVI_TX_Top_inst.rgb2dvi_inst.TMDS8b10b_inst_g.un20.z_cry_3_0         ALU      COUT     Out     0.549     10.822 r     -         
z_cry_3                                                              Net      -        -       0.000     -            1         
DVI_TX_Top_inst.rgb2dvi_inst.TMDS8b10b_inst_g.un20.z_s_4_0           ALU      CIN      In      -         10.822 r     -         
DVI_TX_Top_inst.rgb2dvi_inst.TMDS8b10b_inst_g.un20.z_s_4_0           ALU      SUM      Out     0.470     11.292 f     -         
z[4]                                                                 Net      -        -       0.535     -            1         
DVI_TX_Top_inst.rgb2dvi_inst.TMDS8b10b_inst_g.cnt[4]                 DFFC     D        In      -         11.827 f     -         
================================================================================================================================
Total path delay (propagation time + setup) of 11.888 is 6.282(52.8%) logic and 5.606(47.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      10.108
    - Setup time:                            0.061
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         10.047

    - Propagation time:                      11.814
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.767

    Number of logic level(s):                13
    Starting point:                          DVI_TX_Top_inst.rgb2dvi_inst.TMDS8b10b_inst_g.sel_xnor / Q
    Ending point:                            DVI_TX_Top_inst.rgb2dvi_inst.TMDS8b10b_inst_g.cnt[4] / D
    The start point is clocked by            video_top|pix_clk [rising] (rise=0.000 fall=5.054 period=10.108) on pin CLK
    The end   point is clocked by            video_top|pix_clk [rising] (rise=0.000 fall=5.054 period=10.108) on pin CLK

Instance / Net                                                                Pin      Pin               Arrival      No. of    
Name                                                                 Type     Name     Dir     Delay     Time         Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------
DVI_TX_Top_inst.rgb2dvi_inst.TMDS8b10b_inst_g.sel_xnor               DFFC     Q        Out     0.243     0.243 r      -         
ANC0                                                                 Net      -        -       0.657     -            30        
DVI_TX_Top_inst.rgb2dvi_inst.TMDS8b10b_inst_g.N_9_1_c1               LUT4     I0       In      -         0.900 r      -         
DVI_TX_Top_inst.rgb2dvi_inst.TMDS8b10b_inst_g.N_9_1_c1               LUT4     F        Out     0.549     1.449 r      -         
N_9_1_c1                                                             Net      -        -       0.535     -            2         
DVI_TX_Top_inst.rgb2dvi_inst.TMDS8b10b_inst_g.N_9_0_m_N_4L5          LUT4     I1       In      -         1.984 r      -         
DVI_TX_Top_inst.rgb2dvi_inst.TMDS8b10b_inst_g.N_9_0_m_N_4L5          LUT4     F        Out     0.570     2.554 r      -         
N_9_0_m_N_4L5                                                        Net      -        -       0.401     -            1         
DVI_TX_Top_inst.rgb2dvi_inst.TMDS8b10b_inst_g.N_9_0_m[1]             LUT4     I1       In      -         2.955 r      -         
DVI_TX_Top_inst.rgb2dvi_inst.TMDS8b10b_inst_g.N_9_0_m[1]             LUT4     F        Out     0.570     3.525 r      -         
ANB1                                                                 Net      -        -       0.535     -            7         
DVI_TX_Top_inst.rgb2dvi_inst.TMDS8b10b_inst_g.CO1                    LUT4     I0       In      -         4.060 r      -         
DVI_TX_Top_inst.rgb2dvi_inst.TMDS8b10b_inst_g.CO1                    LUT4     F        Out     0.549     4.609 r      -         
CO1                                                                  Net      -        -       0.535     -            4         
DVI_TX_Top_inst.rgb2dvi_inst.TMDS8b10b_inst_g.un13                   LUT4     I0       In      -         5.144 r      -         
DVI_TX_Top_inst.rgb2dvi_inst.TMDS8b10b_inst_g.un13                   LUT4     F        Out     0.549     5.693 r      -         
un13                                                                 Net      -        -       0.535     -            10        
DVI_TX_Top_inst.rgb2dvi_inst.TMDS8b10b_inst_g.un17_0_i[0]            LUT4     I2       In      -         6.228 r      -         
DVI_TX_Top_inst.rgb2dvi_inst.TMDS8b10b_inst_g.un17_0_i[0]            LUT4     F        Out     0.462     6.690 r      -         
N_102                                                                Net      -        -       0.535     -            4         
DVI_TX_Top_inst.rgb2dvi_inst.TMDS8b10b_inst_g.un20.z_5_axb1          LUT4     I2       In      -         7.225 r      -         
DVI_TX_Top_inst.rgb2dvi_inst.TMDS8b10b_inst_g.un20.z_5_axb1          LUT4     F        Out     0.462     7.687 r      -         
z_5[1]                                                               Net      -        -       0.535     -            3         
DVI_TX_Top_inst.rgb2dvi_inst.TMDS8b10b_inst_g.un20.z_axb_1           LUT3     I2       In      -         8.222 r      -         
DVI_TX_Top_inst.rgb2dvi_inst.TMDS8b10b_inst_g.un20.z_axb_1           LUT3     F        Out     0.462     8.684 r      -         
z_axb_1                                                              Net      -        -       0.401     -            1         
DVI_TX_Top_inst.rgb2dvi_inst.TMDS8b10b_inst_g.un20.z_cry_1_0_RNO     LUT2     I1       In      -         9.085 r      -         
DVI_TX_Top_inst.rgb2dvi_inst.TMDS8b10b_inst_g.un20.z_cry_1_0_RNO     LUT2     F        Out     0.570     9.655 r      -         
z_cry_1_0_RNO                                                        Net      -        -       0.535     -            1         
DVI_TX_Top_inst.rgb2dvi_inst.TMDS8b10b_inst_g.un20.z_cry_1_0         ALU      I0       In      -         10.190 r     -         
DVI_TX_Top_inst.rgb2dvi_inst.TMDS8b10b_inst_g.un20.z_cry_1_0         ALU      COUT     Out     0.549     10.739 r     -         
z_cry_1                                                              Net      -        -       0.000     -            1         
DVI_TX_Top_inst.rgb2dvi_inst.TMDS8b10b_inst_g.un20.z_cry_2_0         ALU      CIN      In      -         10.739 r     -         
DVI_TX_Top_inst.rgb2dvi_inst.TMDS8b10b_inst_g.un20.z_cry_2_0         ALU      COUT     Out     0.035     10.774 r     -         
z_cry_2                                                              Net      -        -       0.000     -            1         
DVI_TX_Top_inst.rgb2dvi_inst.TMDS8b10b_inst_g.un20.z_cry_3_0         ALU      CIN      In      -         10.774 r     -         
DVI_TX_Top_inst.rgb2dvi_inst.TMDS8b10b_inst_g.un20.z_cry_3_0         ALU      COUT     Out     0.035     10.809 r     -         
z_cry_3                                                              Net      -        -       0.000     -            1         
DVI_TX_Top_inst.rgb2dvi_inst.TMDS8b10b_inst_g.un20.z_s_4_0           ALU      CIN      In      -         10.809 r     -         
DVI_TX_Top_inst.rgb2dvi_inst.TMDS8b10b_inst_g.un20.z_s_4_0           ALU      SUM      Out     0.470     11.279 f     -         
z[4]                                                                 Net      -        -       0.535     -            1         
DVI_TX_Top_inst.rgb2dvi_inst.TMDS8b10b_inst_g.cnt[4]                 DFFC     D        In      -         11.814 f     -         
================================================================================================================================
Total path delay (propagation time + setup) of 11.875 is 6.136(51.7%) logic and 5.739(48.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      10.108
    - Setup time:                            0.061
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         10.047

    - Propagation time:                      11.810
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.763

    Number of logic level(s):                11
    Starting point:                          DVI_TX_Top_inst.rgb2dvi_inst.TMDS8b10b_inst_g.sel_xnor / Q
    Ending point:                            DVI_TX_Top_inst.rgb2dvi_inst.TMDS8b10b_inst_g.cnt[4] / D
    The start point is clocked by            video_top|pix_clk [rising] (rise=0.000 fall=5.054 period=10.108) on pin CLK
    The end   point is clocked by            video_top|pix_clk [rising] (rise=0.000 fall=5.054 period=10.108) on pin CLK

Instance / Net                                                                Pin      Pin               Arrival      No. of    
Name                                                                 Type     Name     Dir     Delay     Time         Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------
DVI_TX_Top_inst.rgb2dvi_inst.TMDS8b10b_inst_g.sel_xnor               DFFC     Q        Out     0.243     0.243 r      -         
ANC0                                                                 Net      -        -       0.657     -            30        
DVI_TX_Top_inst.rgb2dvi_inst.TMDS8b10b_inst_g.din_d_RNIADN7[2]       LUT2     I0       In      -         0.900 r      -         
DVI_TX_Top_inst.rgb2dvi_inst.TMDS8b10b_inst_g.din_d_RNIADN7[2]       LUT2     F        Out     0.549     1.449 r      -         
din_d_RNIADN7[2]                                                     Net      -        -       0.535     -            2         
DVI_TX_Top_inst.rgb2dvi_inst.TMDS8b10b_inst_g.N_9_0_m_N_4L5          LUT4     I0       In      -         1.984 r      -         
DVI_TX_Top_inst.rgb2dvi_inst.TMDS8b10b_inst_g.N_9_0_m_N_4L5          LUT4     F        Out     0.549     2.533 r      -         
N_9_0_m_N_4L5                                                        Net      -        -       0.401     -            1         
DVI_TX_Top_inst.rgb2dvi_inst.TMDS8b10b_inst_g.N_9_0_m[1]             LUT4     I1       In      -         2.934 r      -         
DVI_TX_Top_inst.rgb2dvi_inst.TMDS8b10b_inst_g.N_9_0_m[1]             LUT4     F        Out     0.570     3.504 r      -         
ANB1                                                                 Net      -        -       0.535     -            7         
DVI_TX_Top_inst.rgb2dvi_inst.TMDS8b10b_inst_g.CO1                    LUT4     I0       In      -         4.039 r      -         
DVI_TX_Top_inst.rgb2dvi_inst.TMDS8b10b_inst_g.CO1                    LUT4     F        Out     0.549     4.588 r      -         
CO1                                                                  Net      -        -       0.535     -            4         
DVI_TX_Top_inst.rgb2dvi_inst.TMDS8b10b_inst_g.cnt_1_sqmuxa_0_0_1     LUT4     I0       In      -         5.123 r      -         
DVI_TX_Top_inst.rgb2dvi_inst.TMDS8b10b_inst_g.cnt_1_sqmuxa_0_0_1     LUT4     F        Out     0.549     5.672 r      -         
cnt_1_sqmuxa_0_0_0                                                   Net      -        -       0.535     -            4         
DVI_TX_Top_inst.rgb2dvi_inst.TMDS8b10b_inst_g.cnt_1_sqmuxa_0_0       LUT3     I1       In      -         6.207 r      -         
DVI_TX_Top_inst.rgb2dvi_inst.TMDS8b10b_inst_g.cnt_1_sqmuxa_0_0       LUT3     F        Out     0.570     6.777 r      -         
cnt_1_sqmuxa_0_0                                                     Net      -        -       0.401     -            1         
DVI_TX_Top_inst.rgb2dvi_inst.TMDS8b10b_inst_g.un17_0_i[2]            LUT3     I2       In      -         7.178 r      -         
DVI_TX_Top_inst.rgb2dvi_inst.TMDS8b10b_inst_g.un17_0_i[2]            LUT3     F        Out     0.462     7.640 r      -         
N_104                                                                Net      -        -       0.535     -            3         
DVI_TX_Top_inst.rgb2dvi_inst.TMDS8b10b_inst_g.un20.z_5_axbxc3        LUT4     I2       In      -         8.175 r      -         
DVI_TX_Top_inst.rgb2dvi_inst.TMDS8b10b_inst_g.un20.z_5_axbxc3        LUT4     F        Out     0.462     8.637 r      -         
z_5[3]                                                               Net      -        -       0.535     -            2         
DVI_TX_Top_inst.rgb2dvi_inst.TMDS8b10b_inst_g.un20.z_cry_3_0_RNO     LUT2     I0       In      -         9.172 r      -         
DVI_TX_Top_inst.rgb2dvi_inst.TMDS8b10b_inst_g.un20.z_cry_3_0_RNO     LUT2     F        Out     0.549     9.721 r      -         
z_cry_3_0_RNO                                                        Net      -        -       0.535     -            1         
DVI_TX_Top_inst.rgb2dvi_inst.TMDS8b10b_inst_g.un20.z_cry_3_0         ALU      I0       In      -         10.256 r     -         
DVI_TX_Top_inst.rgb2dvi_inst.TMDS8b10b_inst_g.un20.z_cry_3_0         ALU      COUT     Out     0.549     10.805 r     -         
z_cry_3                                                              Net      -        -       0.000     -            1         
DVI_TX_Top_inst.rgb2dvi_inst.TMDS8b10b_inst_g.un20.z_s_4_0           ALU      CIN      In      -         10.805 r     -         
DVI_TX_Top_inst.rgb2dvi_inst.TMDS8b10b_inst_g.un20.z_s_4_0           ALU      SUM      Out     0.470     11.275 f     -         
z[4]                                                                 Net      -        -       0.535     -            1         
DVI_TX_Top_inst.rgb2dvi_inst.TMDS8b10b_inst_g.cnt[4]                 DFFC     D        In      -         11.810 f     -         
================================================================================================================================
Total path delay (propagation time + setup) of 11.871 is 6.132(51.7%) logic and 5.739(48.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      10.108
    - Setup time:                            0.061
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         10.047

    - Propagation time:                      11.806
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.758

    Number of logic level(s):                11
    Starting point:                          DVI_TX_Top_inst.rgb2dvi_inst.TMDS8b10b_inst_g.sel_xnor / Q
    Ending point:                            DVI_TX_Top_inst.rgb2dvi_inst.TMDS8b10b_inst_g.cnt[4] / D
    The start point is clocked by            video_top|pix_clk [rising] (rise=0.000 fall=5.054 period=10.108) on pin CLK
    The end   point is clocked by            video_top|pix_clk [rising] (rise=0.000 fall=5.054 period=10.108) on pin CLK

Instance / Net                                                                Pin      Pin               Arrival      No. of    
Name                                                                 Type     Name     Dir     Delay     Time         Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------
DVI_TX_Top_inst.rgb2dvi_inst.TMDS8b10b_inst_g.sel_xnor               DFFC     Q        Out     0.243     0.243 r      -         
ANC0                                                                 Net      -        -       0.657     -            30        
DVI_TX_Top_inst.rgb2dvi_inst.TMDS8b10b_inst_g.din_d_RNIADN7[2]       LUT2     I0       In      -         0.900 r      -         
DVI_TX_Top_inst.rgb2dvi_inst.TMDS8b10b_inst_g.din_d_RNIADN7[2]       LUT2     F        Out     0.549     1.449 r      -         
din_d_RNIADN7[2]                                                     Net      -        -       0.535     -            2         
DVI_TX_Top_inst.rgb2dvi_inst.TMDS8b10b_inst_g.N_9_0_m_N_4L5          LUT4     I0       In      -         1.984 r      -         
DVI_TX_Top_inst.rgb2dvi_inst.TMDS8b10b_inst_g.N_9_0_m_N_4L5          LUT4     F        Out     0.549     2.533 r      -         
N_9_0_m_N_4L5                                                        Net      -        -       0.401     -            1         
DVI_TX_Top_inst.rgb2dvi_inst.TMDS8b10b_inst_g.N_9_0_m[1]             LUT4     I1       In      -         2.934 r      -         
DVI_TX_Top_inst.rgb2dvi_inst.TMDS8b10b_inst_g.N_9_0_m[1]             LUT4     F        Out     0.570     3.504 r      -         
ANB1                                                                 Net      -        -       0.535     -            7         
DVI_TX_Top_inst.rgb2dvi_inst.TMDS8b10b_inst_g.CO1                    LUT4     I0       In      -         4.039 r      -         
DVI_TX_Top_inst.rgb2dvi_inst.TMDS8b10b_inst_g.CO1                    LUT4     F        Out     0.549     4.588 r      -         
CO1                                                                  Net      -        -       0.535     -            4         
DVI_TX_Top_inst.rgb2dvi_inst.TMDS8b10b_inst_g.cnt_1_sqmuxa_0_0_1     LUT4     I0       In      -         5.123 r      -         
DVI_TX_Top_inst.rgb2dvi_inst.TMDS8b10b_inst_g.cnt_1_sqmuxa_0_0_1     LUT4     F        Out     0.549     5.672 r      -         
cnt_1_sqmuxa_0_0_0                                                   Net      -        -       0.535     -            4         
DVI_TX_Top_inst.rgb2dvi_inst.TMDS8b10b_inst_g.cnt_1_sqmuxa_0_0       LUT3     I1       In      -         6.207 r      -         
DVI_TX_Top_inst.rgb2dvi_inst.TMDS8b10b_inst_g.cnt_1_sqmuxa_0_0       LUT3     F        Out     0.570     6.777 r      -         
cnt_1_sqmuxa_0_0                                                     Net      -        -       0.401     -            1         
DVI_TX_Top_inst.rgb2dvi_inst.TMDS8b10b_inst_g.un17_0_i[2]            LUT3     I2       In      -         7.178 r      -         
DVI_TX_Top_inst.rgb2dvi_inst.TMDS8b10b_inst_g.un17_0_i[2]            LUT3     F        Out     0.462     7.640 r      -         
N_104                                                                Net      -        -       0.535     -            3         
DVI_TX_Top_inst.rgb2dvi_inst.TMDS8b10b_inst_g.un20.z_axb_3           LUT4     I1       In      -         8.175 r      -         
DVI_TX_Top_inst.rgb2dvi_inst.TMDS8b10b_inst_g.un20.z_axb_3           LUT4     F        Out     0.570     8.745 r      -         
z_axb_3                                                              Net      -        -       0.401     -            1         
DVI_TX_Top_inst.rgb2dvi_inst.TMDS8b10b_inst_g.un20.z_cry_3_0_RNO     LUT2     I1       In      -         9.147 r      -         
DVI_TX_Top_inst.rgb2dvi_inst.TMDS8b10b_inst_g.un20.z_cry_3_0_RNO     LUT2     F        Out     0.570     9.717 r      -         
z_cry_3_0_RNO                                                        Net      -        -       0.535     -            1         
DVI_TX_Top_inst.rgb2dvi_inst.TMDS8b10b_inst_g.un20.z_cry_3_0         ALU      I0       In      -         10.252 r     -         
DVI_TX_Top_inst.rgb2dvi_inst.TMDS8b10b_inst_g.un20.z_cry_3_0         ALU      COUT     Out     0.549     10.801 r     -         
z_cry_3                                                              Net      -        -       0.000     -            1         
DVI_TX_Top_inst.rgb2dvi_inst.TMDS8b10b_inst_g.un20.z_s_4_0           ALU      CIN      In      -         10.801 r     -         
DVI_TX_Top_inst.rgb2dvi_inst.TMDS8b10b_inst_g.un20.z_s_4_0           ALU      SUM      Out     0.470     11.271 f     -         
z[4]                                                                 Net      -        -       0.535     -            1         
DVI_TX_Top_inst.rgb2dvi_inst.TMDS8b10b_inst_g.cnt[4]                 DFFC     D        In      -         11.806 f     -         
================================================================================================================================
Total path delay (propagation time + setup) of 11.867 is 6.261(52.8%) logic and 5.606(47.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: System
====================================



Starting Points with Worst Slack
********************************

                                                                              Starting                                                 Arrival           
Instance                                                                      Reference     Type      Pin         Net                  Time        Slack 
                                                                              Clock                                                                      
---------------------------------------------------------------------------------------------------------------------------------------------------------
u_tmds_pll.pll_inst                                                           System        PLL       LOCK        pll_lock             0.000       -0.243
DDR3_Memory_Interface_Top_inst.gw3mc_top.u_ddr_phy_top.u_PLL                  System        PLL       LOCK        pll_lock             0.000       -0.243
DDR3_Memory_Interface_Top_inst.gw3mc_top.u_ddr_phy_top.u_dqcen                System        DHCEN     CLKOUT      clk_x4i_i            0.000       0.475 
CSI2RAW8_inst.DPHY_RX_TOP_inst.DPHY_RX_INST.u_idesx4.u_DHCEN                  System        DHCEN     CLKOUT      eclko_i              0.000       0.841 
DDR3_Memory_Interface_Top_inst.gw3mc_top.u_ddr_phy_top.u_PLL                  System        PLL       CLKOUT      clk_x4               0.000       0.841 
DDR3_Memory_Interface_Top_inst.gw3mc_top.u_ddr_phy_top.u_ddr_phy_wd.u_dll     System        DLL       STEP[0]     Z\\dll_step\[0\]     0.000       0.841 
DDR3_Memory_Interface_Top_inst.gw3mc_top.u_ddr_phy_top.u_ddr_phy_wd.u_dll     System        DLL       STEP[1]     Z\\dll_step\[1\]     0.000       0.841 
DDR3_Memory_Interface_Top_inst.gw3mc_top.u_ddr_phy_top.u_ddr_phy_wd.u_dll     System        DLL       STEP[2]     Z\\dll_step\[2\]     0.000       0.841 
DDR3_Memory_Interface_Top_inst.gw3mc_top.u_ddr_phy_top.u_ddr_phy_wd.u_dll     System        DLL       STEP[3]     Z\\dll_step\[3\]     0.000       0.841 
DDR3_Memory_Interface_Top_inst.gw3mc_top.u_ddr_phy_top.u_ddr_phy_wd.u_dll     System        DLL       STEP[4]     Z\\dll_step\[4\]     0.000       0.841 
=========================================================================================================================================================


Ending Points with Worst Slack
******************************

                                                                                                                                                  Starting                                                     Required           
Instance                                                                                                                                          Reference     Type       Pin            Net                  Time         Slack 
                                                                                                                                                  Clock                                                                           
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
u_clkdiv                                                                                                                                          System        CLKDIV     RESETN         hdmi4_rst_n          1.376        -0.243
DDR3_Memory_Interface_Top_inst.gw3mc_top.u_ddr_phy_top.u_ddr_phy_wd.u_dll                                                                         System        DLL        STOP           n1011                1.376        -0.243
DDR3_Memory_Interface_Top_inst.gw3mc_top.u_ddr_phy_top.clkdiv                                                                                     System        CLKDIV     HCLKIN         clk_x4i_i            1.376        0.475 
DDR3_Memory_Interface_Top_inst.gw3mc_top.u_ddr_phy_top.u_ddr_phy_wd.\\data_lane_gen\[1\]\.u_ddr_phy_data_lane.u_ddr_phy_data_io.\\cml5\.u_dqs     System        DQS        DLLSTEP[0]     Z\\dll_step\[0\]     1.376        0.841 
DDR3_Memory_Interface_Top_inst.gw3mc_top.u_ddr_phy_top.u_ddr_phy_wd.\\data_lane_gen\[1\]\.u_ddr_phy_data_lane.u_ddr_phy_data_io.\\cml5\.u_dqs     System        DQS        DLLSTEP[1]     Z\\dll_step\[1\]     1.376        0.841 
DDR3_Memory_Interface_Top_inst.gw3mc_top.u_ddr_phy_top.u_ddr_phy_wd.\\data_lane_gen\[1\]\.u_ddr_phy_data_lane.u_ddr_phy_data_io.\\cml5\.u_dqs     System        DQS        DLLSTEP[2]     Z\\dll_step\[2\]     1.376        0.841 
DDR3_Memory_Interface_Top_inst.gw3mc_top.u_ddr_phy_top.u_ddr_phy_wd.\\data_lane_gen\[1\]\.u_ddr_phy_data_lane.u_ddr_phy_data_io.\\cml5\.u_dqs     System        DQS        DLLSTEP[3]     Z\\dll_step\[3\]     1.376        0.841 
DDR3_Memory_Interface_Top_inst.gw3mc_top.u_ddr_phy_top.u_ddr_phy_wd.\\data_lane_gen\[1\]\.u_ddr_phy_data_lane.u_ddr_phy_data_io.\\cml5\.u_dqs     System        DQS        DLLSTEP[4]     Z\\dll_step\[4\]     1.376        0.841 
DDR3_Memory_Interface_Top_inst.gw3mc_top.u_ddr_phy_top.u_ddr_phy_wd.\\data_lane_gen\[1\]\.u_ddr_phy_data_lane.u_ddr_phy_data_io.\\cml5\.u_dqs     System        DQS        DLLSTEP[5]     Z\\dll_step\[5\]     1.376        0.841 
DDR3_Memory_Interface_Top_inst.gw3mc_top.u_ddr_phy_top.u_ddr_phy_wd.\\data_lane_gen\[1\]\.u_ddr_phy_data_lane.u_ddr_phy_data_io.\\cml5\.u_dqs     System        DQS        DLLSTEP[6]     Z\\dll_step\[6\]     1.376        0.841 
==================================================================================================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      1.376
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         1.376

    - Propagation time:                      1.619
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -0.243

    Number of logic level(s):                1
    Starting point:                          u_tmds_pll.pll_inst / LOCK
    Ending point:                            u_clkdiv / RESETN
    The start point is clocked by            System [rising]
    The end   point is clocked by            System [rising]

Instance / Net                     Pin        Pin               Arrival     No. of    
Name                    Type       Name       Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------
u_tmds_pll.pll_inst     PLL        LOCK       Out     0.000     0.000 r     -         
pll_lock                Net        -          -       0.535     -           1         
hdmi4_rst_n             LUT2       I0         In      -         0.535 r     -         
hdmi4_rst_n             LUT2       F          Out     0.549     1.084 r     -         
hdmi4_rst_n             Net        -          -       0.535     -           2         
u_clkdiv                CLKDIV     RESETN     In      -         1.619 r     -         
======================================================================================
Total path delay (propagation time + setup) of 1.619 is 0.549(33.9%) logic and 1.070(66.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      1.376
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         1.376

    - Propagation time:                      1.619
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -0.243

    Number of logic level(s):                1
    Starting point:                          DDR3_Memory_Interface_Top_inst.gw3mc_top.u_ddr_phy_top.u_PLL / LOCK
    Ending point:                            DDR3_Memory_Interface_Top_inst.gw3mc_top.u_ddr_phy_top.u_ddr_phy_wd.u_dll / STOP
    The start point is clocked by            System [rising]
    The end   point is clocked by            System [rising]

Instance / Net                                                                                  Pin      Pin               Arrival     No. of    
Name                                                                                   Type     Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------------------------------------
DDR3_Memory_Interface_Top_inst.gw3mc_top.u_ddr_phy_top.u_PLL                           PLL      LOCK     Out     0.000     0.000 r     -         
pll_lock                                                                               Net      -        -       0.535     -           2         
DDR3_Memory_Interface_Top_inst.gw3mc_top.u_ddr_phy_top.u_ddr_phy_wd.n1011_ins23721     INV      I        In      -         0.535 r     -         
DDR3_Memory_Interface_Top_inst.gw3mc_top.u_ddr_phy_top.u_ddr_phy_wd.n1011_ins23721     INV      O        Out     0.549     1.084 r     -         
n1011                                                                                  Net      -        -       0.535     -           1         
DDR3_Memory_Interface_Top_inst.gw3mc_top.u_ddr_phy_top.u_ddr_phy_wd.u_dll              DLL      STOP     In      -         1.619 r     -         
=================================================================================================================================================
Total path delay (propagation time + setup) of 1.619 is 0.549(33.9%) logic and 1.070(66.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      1.376
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         1.376

    - Propagation time:                      0.901
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 0.475

    Number of logic level(s):                0
    Starting point:                          DDR3_Memory_Interface_Top_inst.gw3mc_top.u_ddr_phy_top.u_dqcen / CLKOUT
    Ending point:                            DDR3_Memory_Interface_Top_inst.gw3mc_top.u_ddr_phy_top.clkdiv / HCLKIN
    The start point is clocked by            System [rising]
    The end   point is clocked by            System [rising]

Instance / Net                                                                Pin        Pin               Arrival     No. of    
Name                                                               Type       Name       Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------------------
DDR3_Memory_Interface_Top_inst.gw3mc_top.u_ddr_phy_top.u_dqcen     DHCEN      CLKOUT     Out     0.000     0.000 r     -         
clk_x4i_i                                                          Net        -          -       0.901     -           64        
DDR3_Memory_Interface_Top_inst.gw3mc_top.u_ddr_phy_top.clkdiv      CLKDIV     HCLKIN     In      -         0.901 r     -         
=================================================================================================================================
Total path delay (propagation time + setup) of 0.901 is 0.000(0.0%) logic and 0.901(100.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      1.376
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         1.376

    - Propagation time:                      0.535
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 0.841

    Number of logic level(s):                0
    Starting point:                          CSI2RAW8_inst.DPHY_RX_TOP_inst.DPHY_RX_INST.u_idesx4.u_DHCEN / CLKOUT
    Ending point:                            CSI2RAW8_inst.DPHY_RX_TOP_inst.DPHY_RX_INST.u_idesx4.Inst3_CLKDIV / HCLKIN
    The start point is clocked by            System [rising]
    The end   point is clocked by            System [rising]

Instance / Net                                                                   Pin        Pin               Arrival     No. of    
Name                                                                  Type       Name       Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------------------------
CSI2RAW8_inst.DPHY_RX_TOP_inst.DPHY_RX_INST.u_idesx4.u_DHCEN          DHCEN      CLKOUT     Out     0.000     0.000 r     -         
eclko_i                                                               Net        -          -       0.535     -           3         
CSI2RAW8_inst.DPHY_RX_TOP_inst.DPHY_RX_INST.u_idesx4.Inst3_CLKDIV     CLKDIV     HCLKIN     In      -         0.535 r     -         
====================================================================================================================================
Total path delay (propagation time + setup) of 0.535 is 0.000(0.0%) logic and 0.535(100.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      1.376
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         1.376

    - Propagation time:                      0.535
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 0.841

    Number of logic level(s):                0
    Starting point:                          DDR3_Memory_Interface_Top_inst.gw3mc_top.u_ddr_phy_top.u_PLL / CLKOUT
    Ending point:                            DDR3_Memory_Interface_Top_inst.gw3mc_top.u_ddr_phy_top.u_dqcen / CLKIN
    The start point is clocked by            System [rising]
    The end   point is clocked by            System [rising]

Instance / Net                                                               Pin        Pin               Arrival     No. of    
Name                                                               Type      Name       Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------
DDR3_Memory_Interface_Top_inst.gw3mc_top.u_ddr_phy_top.u_PLL       PLL       CLKOUT     Out     0.000     0.000 r     -         
clk_x4                                                             Net       -          -       0.535     -           1         
DDR3_Memory_Interface_Top_inst.gw3mc_top.u_ddr_phy_top.u_dqcen     DHCEN     CLKIN      In      -         0.535 r     -         
================================================================================================================================
Total path delay (propagation time + setup) of 0.535 is 0.000(0.0%) logic and 0.535(100.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied

Finished final timing analysis (Real Time elapsed 0h:00m:22s; CPU Time elapsed 0h:00m:21s; Memory used current: 300MB peak: 308MB)


Finished timing report (Real Time elapsed 0h:00m:22s; CPU Time elapsed 0h:00m:21s; Memory used current: 300MB peak: 308MB)

---------------------------------------
Resource Usage Report for video_top 

Mapping to part: gw2a_18cpbga484-8
Cell usage:
ALU             755 uses
CLKDIV          3 uses
DFF             191 uses
DFFC            1605 uses
DFFCE           623 uses
DFFE            252 uses
DFFNP           12 uses
DFFP            118 uses
DFFPE           8 uses
DFFR            31 uses
DFFRE           135 uses
DFFS            13 uses
DFFSE           52 uses
DHCEN           2 uses
DL              8 uses
DLCE            1 use
DLL             1 use
DQS             2 uses
GSR             5 uses
IDES8           2 uses
IDES8_MEM       16 uses
INV             63 uses
IODELAY         18 uses
MUX2_LUT5       106 uses
MUX2_LUT6       45 uses
OSER10          4 uses
OSER8           24 uses
OSER8_MEM       20 uses
PLL             3 uses
RAM16SDP2       1 use
RAM16SDP4       73 uses
SDP             6 uses
SDPX9           8 uses
SDPX9B          4 uses
pROM            1 use
LUT1            11 uses
LUT2            1042 uses
LUT3            675 uses
LUT4            1404 uses

I/O ports: 76
I/O primitives: 69
ELVDS_IOBUF    2 uses
ELVDS_OBUF     1 use
IBUF           3 uses
IOBUF          22 uses
OBUF           35 uses
TBUF           3 uses
TLVDS_IBUF     3 uses

I/O Register bits:                  0
Register bits not including I/Os:   3040 of 15552 (19%)

RAM/ROM usage summary
Block Rams : 19 of 46 (41%)

Total load per clock:
   video_top|pix_clk: 185
   video_top|I_clk: 294
   TMDS_PLL|clkout_inferred_clock: 5
   _DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top|clk_out_inferred_clock: 2058
   _DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[0]_u_ddr_phy_data_lane/u_ddr_phy_data_io_|dqsw0_0_inferred_clock: 1
   _DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top|clk_x4i_inferred_clock: 63
   _DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[0]_u_ddr_phy_data_lane/u_ddr_phy_data_io_|dqsw270_0_inferred_clock: 9
   _DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[0]_u_ddr_phy_data_lane/u_ddr_phy_data_io_|dqsr90_1_inferred_clock: 8
   _DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[1]_u_ddr_phy_data_lane/u_ddr_phy_data_io_|dqsw0_inferred_clock: 1
   _DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[1]_u_ddr_phy_data_lane/u_ddr_phy_data_io_|dqsw270_inferred_clock: 9
   _DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[1]_u_ddr_phy_data_lane/u_ddr_phy_data_io_|dqsr90_inferred_clock: 8
   pll_8bit_2lane|clkout_inferred_clock: 276
   _~idesx4_DPHY_RX_TOP__|clk_byte_out_inferred_clock: 268
   _~idesx4_DPHY_RX_TOP__|eclko_inferred_clock: 2
   _~DPHY_RX_DPHY_RX_TOP__|HS_CLK_inferred_clock: 4

@S |Mapping Summary:
Total  LUTs: 3132 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:22s; CPU Time elapsed 0h:00m:22s; Memory used current: 93MB peak: 308MB)

Process took 0h:00m:22s realtime, 0h:00m:22s cputime
# Tue Aug 11 11:04:41 2020

###########################################################]
