begin_unit|revision:0.9.5;language:C;cregit-version:0.0.1
begin_comment
comment|/*-  * Copyright (C) 2008 MARVELL INTERNATIONAL LTD.  * All rights reserved.  *  * Developed by Semihalf.  *  * Redistribution and use in source and binary forms, with or without  * modification, are permitted provided that the following conditions  * are met:  * 1. Redistributions of source code must retain the above copyright  *    notice, this list of conditions and the following disclaimer.  * 2. Redistributions in binary form must reproduce the above copyright  *    notice, this list of conditions and the following disclaimer in the  *    documentation and/or other materials provided with the distribution.  * 3. Neither the name of MARVELL nor the names of contributors  *    may be used to endorse or promote products derived from this software  *    without specific prior written permission.  *  * THIS SOFTWARE IS PROVIDED BY AUTHOR AND CONTRIBUTORS ``AS IS'' AND  * ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE  * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE  * ARE DISCLAIMED.  IN NO EVENT SHALL AUTHOR OR CONTRIBUTORS BE LIABLE  * FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL  * DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS  * OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION)  * HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT  * LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY  * OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF  * SUCH DAMAGE.  */
end_comment

begin_include
include|#
directive|include
file|<sys/cdefs.h>
end_include

begin_expr_stmt
name|__FBSDID
argument_list|(
literal|"$FreeBSD$"
argument_list|)
expr_stmt|;
end_expr_stmt

begin_include
include|#
directive|include
file|<sys/param.h>
end_include

begin_include
include|#
directive|include
file|<sys/systm.h>
end_include

begin_include
include|#
directive|include
file|<sys/bus.h>
end_include

begin_include
include|#
directive|include
file|<machine/bus.h>
end_include

begin_include
include|#
directive|include
file|<arm/mv/mvreg.h>
end_include

begin_include
include|#
directive|include
file|<arm/mv/mvvar.h>
end_include

begin_define
define|#
directive|define
name|_MV_PCIE_MAX_PORT
value|8
end_define

begin_define
define|#
directive|define
name|_MV_PCIE_IO_SIZE
value|(MV_PCIE_IO_SIZE / _MV_PCIE_MAX_PORT)
end_define

begin_define
define|#
directive|define
name|_MV_PCIE_MEM_SIZE
value|(MV_PCIE_MEM_SIZE / _MV_PCIE_MAX_PORT)
end_define

begin_define
define|#
directive|define
name|_MV_PCIE_IO
parameter_list|(
name|n
parameter_list|)
value|(MV_PCIE_IO_BASE + ((n) * _MV_PCIE_IO_SIZE))
end_define

begin_define
define|#
directive|define
name|_MV_PCIE_MEM
parameter_list|(
name|n
parameter_list|)
value|(MV_PCIE_MEM_BASE + ((n) * _MV_PCIE_MEM_SIZE))
end_define

begin_define
define|#
directive|define
name|_MV_PCIE_IO_PHYS
parameter_list|(
name|n
parameter_list|)
value|(MV_PCIE_IO_PHYS_BASE + ((n) * _MV_PCIE_IO_SIZE))
end_define

begin_define
define|#
directive|define
name|_MV_PCIE_MEM_PHYS
parameter_list|(
name|n
parameter_list|)
value|(MV_PCIE_MEM_PHYS_BASE + ((n) * _MV_PCIE_MEM_SIZE))
end_define

begin_comment
comment|/*  * Note the 'pcib' devices are not declared in the obio_devices[]: due to the  * much more complex configuration schemes allowed, specifically of the  * PCI-Express (multiple lanes width per port configured dynamically etc.) it  * is better and flexible to instantiate the number of PCI bridge devices  * (known in run-time) in the pcib_mbus_identify() method.  */
end_comment

begin_decl_stmt
name|struct
name|obio_device
name|obio_devices
index|[]
init|=
block|{
block|{
literal|"ic"
block|,
name|MV_IC_BASE
block|,
name|MV_IC_SIZE
block|,
block|{
operator|-
literal|1
block|}
block|,
block|{
operator|-
literal|1
block|}
block|,
name|CPU_PM_CTRL_NONE
block|}
block|,
block|{
literal|"timer"
block|,
name|MV_TIMERS_BASE
block|,
name|MV_TIMERS_SIZE
block|,
block|{
name|MV_INT_TIMER0
block|,
operator|-
literal|1
block|}
block|,
block|{
operator|-
literal|1
block|}
block|,
name|CPU_PM_CTRL_NONE
block|}
block|,
block|{
literal|"gpio"
block|,
name|MV_GPIO_BASE
block|,
name|MV_GPIO_SIZE
block|,
block|{
name|MV_INT_GPIO7_0
block|,
name|MV_INT_GPIO15_8
block|,
name|MV_INT_GPIO23_16
block|,
name|MV_INT_GPIO31_24
block|,
operator|-
literal|1
block|}
block|,
block|{
operator|-
literal|1
block|}
block|,
name|CPU_PM_CTRL_NONE
block|}
block|,
block|{
literal|"uart"
block|,
name|MV_UART0_BASE
block|,
name|MV_UART_SIZE
block|,
block|{
name|MV_INT_UART0
block|,
operator|-
literal|1
block|}
block|,
block|{
operator|-
literal|1
block|}
block|,
name|CPU_PM_CTRL_NONE
block|}
block|,
block|{
literal|"uart"
block|,
name|MV_UART1_BASE
block|,
name|MV_UART_SIZE
block|,
block|{
name|MV_INT_UART1
block|,
operator|-
literal|1
block|}
block|,
block|{
operator|-
literal|1
block|}
block|,
name|CPU_PM_CTRL_NONE
block|}
block|,
block|{
literal|"idma"
block|,
name|MV_IDMA_BASE
block|,
name|MV_IDMA_SIZE
block|,
block|{
name|MV_INT_IDMA_ERR
block|,
name|MV_INT_IDMA0
block|,
name|MV_INT_IDMA1
block|,
name|MV_INT_IDMA2
block|,
name|MV_INT_IDMA3
block|,
operator|-
literal|1
block|}
block|,
block|{
operator|-
literal|1
block|}
block|,
name|CPU_PM_CTRL_IDMA
block|}
block|,
block|{
literal|"xor"
block|,
name|MV_XOR_BASE
block|,
name|MV_XOR_SIZE
block|,
block|{
name|MV_INT_XOR0
block|,
name|MV_INT_XOR1
block|,
name|MV_INT_XOR_ERR
block|,
operator|-
literal|1
block|}
block|,
block|{
operator|-
literal|1
block|}
block|,
name|CPU_PM_CTRL_XOR
block|}
block|,
block|{
literal|"ehci"
block|,
name|MV_USB0_BASE
block|,
name|MV_USB_SIZE
block|,
block|{
name|MV_INT_USB_ERR
block|,
name|MV_INT_USB0
block|,
operator|-
literal|1
block|}
block|,
block|{
operator|-
literal|1
block|}
block|,
name|CPU_PM_CTRL_USB0
operator||
name|CPU_PM_CTRL_USB1
operator||
name|CPU_PM_CTRL_USB2
block|}
block|,
block|{
literal|"ehci"
block|,
name|MV_USB1_BASE
block|,
name|MV_USB_SIZE
block|,
block|{
name|MV_INT_USB_ERR
block|,
name|MV_INT_USB1
block|,
operator|-
literal|1
block|}
block|,
block|{
operator|-
literal|1
block|}
block|,
name|CPU_PM_CTRL_USB0
operator||
name|CPU_PM_CTRL_USB1
operator||
name|CPU_PM_CTRL_USB2
block|}
block|,
block|{
literal|"ehci"
block|,
name|MV_USB2_BASE
block|,
name|MV_USB_SIZE
block|,
block|{
name|MV_INT_USB_ERR
block|,
name|MV_INT_USB2
block|,
operator|-
literal|1
block|}
block|,
block|{
operator|-
literal|1
block|}
block|,
name|CPU_PM_CTRL_USB0
operator||
name|CPU_PM_CTRL_USB1
operator||
name|CPU_PM_CTRL_USB2
block|}
block|,
block|{
literal|"mge"
block|,
name|MV_ETH0_BASE
block|,
name|MV_ETH_SIZE
block|,
block|{
name|MV_INT_GBERX
block|,
name|MV_INT_GBETX
block|,
name|MV_INT_GBEMISC
block|,
name|MV_INT_GBESUM
block|,
name|MV_INT_GBE_ERR
block|,
operator|-
literal|1
block|}
block|,
block|{
operator|-
literal|1
block|}
block|,
name|CPU_PM_CTRL_GE0
block|}
block|,
block|{
literal|"mge"
block|,
name|MV_ETH1_BASE
block|,
name|MV_ETH_SIZE
block|,
block|{
name|MV_INT_GBE1RX
block|,
name|MV_INT_GBE1TX
block|,
name|MV_INT_GBE1MISC
block|,
name|MV_INT_GBE1SUM
block|,
name|MV_INT_GBE_ERR
block|,
operator|-
literal|1
block|}
block|,
block|{
operator|-
literal|1
block|}
block|,
name|CPU_PM_CTRL_GE1
block|}
block|,
block|{
literal|"twsi"
block|,
name|MV_TWSI_BASE
block|,
name|MV_TWSI_SIZE
block|,
block|{
operator|-
literal|1
block|}
block|,
block|{
operator|-
literal|1
block|}
block|,
name|CPU_PM_CTRL_NONE
block|}
block|,
block|{
name|NULL
block|,
literal|0
block|,
literal|0
block|,
block|{
literal|0
block|}
block|,
block|{
literal|0
block|}
block|,
literal|0
block|}
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|const
name|struct
name|obio_pci
name|mv_pci_info
index|[]
init|=
block|{
block|{
name|MV_TYPE_PCIE
block|,
name|MV_PCIE00_BASE
block|,
name|MV_PCIE_SIZE
block|,
name|_MV_PCIE_IO
argument_list|(
literal|0
argument_list|)
block|,
name|_MV_PCIE_IO_SIZE
block|,
literal|4
block|,
literal|0xE0
block|,
name|_MV_PCIE_MEM
argument_list|(
literal|0
argument_list|)
block|,
name|_MV_PCIE_MEM_SIZE
block|,
literal|4
block|,
literal|0xE8
block|,
name|NULL
block|,
name|MV_INT_PEX00
block|}
block|,
block|{
name|MV_TYPE_PCIE_AGGR_LANE
block|,
name|MV_PCIE01_BASE
block|,
name|MV_PCIE_SIZE
block|,
name|_MV_PCIE_IO
argument_list|(
literal|1
argument_list|)
block|,
name|_MV_PCIE_IO_SIZE
block|,
literal|4
block|,
literal|0xD0
block|,
name|_MV_PCIE_MEM
argument_list|(
literal|1
argument_list|)
block|,
name|_MV_PCIE_MEM_SIZE
block|,
literal|4
block|,
literal|0xD8
block|,
name|NULL
block|,
name|MV_INT_PEX01
block|}
block|,
if|#
directive|if
literal|0
comment|/* 	 * XXX Access to devices on this interface (PCIE 0.2) crashes the 	 * system.  Could be a silicon defect as Marvell U-Boot has a 'Do not 	 * touch' precaution comment... 	 */
block|{ MV_TYPE_PCIE_AGGR_LANE, 		MV_PCIE02_BASE, MV_PCIE_SIZE, 		_MV_PCIE_IO(2), _MV_PCIE_IO_SIZE(2), 4, 0xB0, 		_MV_PCIE_MEM(2), _MV_PCIE_MEM_SIZE(2), 4, 0xB8, 		NULL, MV_INT_PEX02 },
endif|#
directive|endif
block|{
name|MV_TYPE_PCIE_AGGR_LANE
block|,
name|MV_PCIE03_BASE
block|,
name|MV_PCIE_SIZE
block|,
name|_MV_PCIE_IO
argument_list|(
literal|3
argument_list|)
block|,
name|_MV_PCIE_IO_SIZE
block|,
literal|4
block|,
literal|0x70
block|,
name|_MV_PCIE_MEM
argument_list|(
literal|3
argument_list|)
block|,
name|_MV_PCIE_MEM_SIZE
block|,
literal|4
block|,
literal|0x78
block|,
name|NULL
block|,
name|MV_INT_PEX03
block|}
block|,
block|{
name|MV_TYPE_PCIE
block|,
name|MV_PCIE10_BASE
block|,
name|MV_PCIE_SIZE
block|,
name|_MV_PCIE_IO
argument_list|(
literal|4
argument_list|)
block|,
name|_MV_PCIE_IO_SIZE
block|,
literal|8
block|,
literal|0xE0
block|,
name|_MV_PCIE_MEM
argument_list|(
literal|4
argument_list|)
block|,
name|_MV_PCIE_MEM_SIZE
block|,
literal|8
block|,
literal|0xE8
block|,
name|NULL
block|,
name|MV_INT_PEX10
block|}
block|,
block|{
name|MV_TYPE_PCIE_AGGR_LANE
block|,
name|MV_PCIE11_BASE
block|,
name|MV_PCIE_SIZE
block|,
name|_MV_PCIE_IO
argument_list|(
literal|5
argument_list|)
block|,
name|_MV_PCIE_IO_SIZE
block|,
literal|8
block|,
literal|0xD0
block|,
name|_MV_PCIE_MEM
argument_list|(
literal|5
argument_list|)
block|,
name|_MV_PCIE_MEM_SIZE
block|,
literal|8
block|,
literal|0xD8
block|,
name|NULL
block|,
name|MV_INT_PEX11
block|}
block|,
block|{
name|MV_TYPE_PCIE_AGGR_LANE
block|,
name|MV_PCIE12_BASE
block|,
name|MV_PCIE_SIZE
block|,
name|_MV_PCIE_IO
argument_list|(
literal|6
argument_list|)
block|,
name|_MV_PCIE_IO_SIZE
block|,
literal|8
block|,
literal|0xB0
block|,
name|_MV_PCIE_MEM
argument_list|(
literal|6
argument_list|)
block|,
name|_MV_PCIE_MEM_SIZE
block|,
literal|8
block|,
literal|0xB8
block|,
name|NULL
block|,
name|MV_INT_PEX12
block|}
block|,
block|{
name|MV_TYPE_PCIE_AGGR_LANE
block|,
name|MV_PCIE13_BASE
block|,
name|MV_PCIE_SIZE
block|,
name|_MV_PCIE_IO
argument_list|(
literal|7
argument_list|)
block|,
name|_MV_PCIE_IO_SIZE
block|,
literal|8
block|,
literal|0x70
block|,
name|_MV_PCIE_MEM
argument_list|(
literal|7
argument_list|)
block|,
name|_MV_PCIE_MEM_SIZE
block|,
literal|8
block|,
literal|0x78
block|,
name|NULL
block|,
name|MV_INT_PEX13
block|}
block|,
block|{
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
name|struct
name|resource_spec
name|mv_gpio_res
index|[]
init|=
block|{
block|{
name|SYS_RES_MEMORY
block|,
literal|0
block|,
name|RF_ACTIVE
block|}
block|,
block|{
name|SYS_RES_IRQ
block|,
literal|0
block|,
name|RF_ACTIVE
block|}
block|,
block|{
name|SYS_RES_IRQ
block|,
literal|1
block|,
name|RF_ACTIVE
block|}
block|,
block|{
name|SYS_RES_IRQ
block|,
literal|2
block|,
name|RF_ACTIVE
block|}
block|,
block|{
name|SYS_RES_IRQ
block|,
literal|3
block|,
name|RF_ACTIVE
block|}
block|,
block|{
operator|-
literal|1
block|,
literal|0
block|}
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
name|struct
name|resource_spec
name|mv_xor_res
index|[]
init|=
block|{
block|{
name|SYS_RES_MEMORY
block|,
literal|0
block|,
name|RF_ACTIVE
block|}
block|,
block|{
name|SYS_RES_IRQ
block|,
literal|0
block|,
name|RF_ACTIVE
block|}
block|,
block|{
name|SYS_RES_IRQ
block|,
literal|1
block|,
name|RF_ACTIVE
block|}
block|,
block|{
name|SYS_RES_IRQ
block|,
literal|2
block|,
name|RF_ACTIVE
block|}
block|,
block|{
operator|-
literal|1
block|,
literal|0
block|}
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|const
name|struct
name|decode_win
name|cpu_win_tbl
index|[]
init|=
block|{
comment|/* Device bus BOOT */
block|{
literal|1
block|,
literal|0x2f
block|,
name|MV_DEV_BOOT_PHYS_BASE
block|,
name|MV_DEV_BOOT_SIZE
block|,
operator|-
literal|1
block|}
block|,
comment|/* Device bus CS0 */
block|{
literal|1
block|,
literal|0x3e
block|,
name|MV_DEV_CS0_PHYS_BASE
block|,
name|MV_DEV_CS0_SIZE
block|,
operator|-
literal|1
block|}
block|,
comment|/* Device bus CS1 */
block|{
literal|1
block|,
literal|0x3d
block|,
name|MV_DEV_CS1_PHYS_BASE
block|,
name|MV_DEV_CS1_SIZE
block|,
operator|-
literal|1
block|}
block|,
comment|/* Device bus CS2 */
block|{
literal|1
block|,
literal|0x3b
block|,
name|MV_DEV_CS2_PHYS_BASE
block|,
name|MV_DEV_CS2_SIZE
block|,
operator|-
literal|1
block|}
block|,
comment|/* CESA */
block|{
literal|9
block|,
literal|0x01
block|,
name|MV_CESA_SRAM_PHYS_BASE
block|,
name|MV_CESA_SRAM_SIZE
block|,
operator|-
literal|1
block|}
block|, }
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|const
name|struct
name|decode_win
modifier|*
name|cpu_wins
init|=
name|cpu_win_tbl
decl_stmt|;
end_decl_stmt

begin_decl_stmt
name|int
name|cpu_wins_no
init|=
sizeof|sizeof
argument_list|(
name|cpu_win_tbl
argument_list|)
operator|/
sizeof|sizeof
argument_list|(
expr|struct
name|decode_win
argument_list|)
decl_stmt|;
end_decl_stmt

begin_comment
comment|/*  * Note: the decode windows table for IDMA does not explicitly have DRAM  * entries, which are not statically defined: active DDR banks (== windows)  * are established in run time from actual DDR windows settings. All active  * DDR banks are mapped into IDMA decode windows, so at least one IDMA decode  * window is occupied by the DDR bank; in case when all (MV_WIN_DDR_MAX)  * DDR banks are active, the remaining available IDMA decode windows for other  * targets is only MV_WIN_IDMA_MAX - MV_WIN_DDR_MAX.  */
end_comment

begin_decl_stmt
specifier|const
name|struct
name|decode_win
name|idma_win_tbl
index|[]
init|=
block|{
comment|/* PCIE MEM */
block|{
literal|4
block|,
literal|0xE8
block|,
name|_MV_PCIE_MEM_PHYS
argument_list|(
literal|0
argument_list|)
block|,
name|_MV_PCIE_MEM_SIZE
block|,
operator|-
literal|1
block|}
block|,
block|{
literal|4
block|,
literal|0xD8
block|,
name|_MV_PCIE_MEM_PHYS
argument_list|(
literal|1
argument_list|)
block|,
name|_MV_PCIE_MEM_SIZE
block|,
operator|-
literal|1
block|}
block|, }
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|const
name|struct
name|decode_win
modifier|*
name|idma_wins
init|=
name|idma_win_tbl
decl_stmt|;
end_decl_stmt

begin_decl_stmt
name|int
name|idma_wins_no
init|=
sizeof|sizeof
argument_list|(
name|idma_win_tbl
argument_list|)
operator|/
sizeof|sizeof
argument_list|(
expr|struct
name|decode_win
argument_list|)
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|const
name|struct
name|decode_win
name|xor_win_tbl
index|[]
init|=
block|{
comment|/* PCIE MEM */
block|{
literal|4
block|,
literal|0xE8
block|,
name|_MV_PCIE_MEM_PHYS
argument_list|(
literal|0
argument_list|)
block|,
name|_MV_PCIE_MEM_SIZE
block|,
operator|-
literal|1
block|}
block|,
block|{
literal|4
block|,
literal|0xD8
block|,
name|_MV_PCIE_MEM_PHYS
argument_list|(
literal|1
argument_list|)
block|,
name|_MV_PCIE_MEM_SIZE
block|,
operator|-
literal|1
block|}
block|, }
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|const
name|struct
name|decode_win
modifier|*
name|xor_wins
init|=
name|xor_win_tbl
decl_stmt|;
end_decl_stmt

begin_decl_stmt
name|int
name|xor_wins_no
init|=
sizeof|sizeof
argument_list|(
name|xor_win_tbl
argument_list|)
operator|/
sizeof|sizeof
argument_list|(
expr|struct
name|decode_win
argument_list|)
decl_stmt|;
end_decl_stmt

begin_function
name|uint32_t
name|get_tclk
parameter_list|(
name|void
parameter_list|)
block|{
name|uint32_t
name|sar
decl_stmt|;
comment|/* 	 * On Discovery TCLK is can be configured to 166 MHz or 200 MHz. 	 * Current setting is read from Sample At Reset register. 	 */
name|sar
operator|=
name|bus_space_read_4
argument_list|(
name|obio_tag
argument_list|,
name|MV_MPP_BASE
argument_list|,
name|SAMPLE_AT_RESET_HI
argument_list|)
expr_stmt|;
name|sar
operator|=
operator|(
name|sar
operator|&
name|TCLK_MASK
operator|)
operator|>>
name|TCLK_SHIFT
expr_stmt|;
switch|switch
condition|(
name|sar
condition|)
block|{
case|case
literal|0
case|:
return|return
operator|(
name|TCLK_166MHZ
operator|)
return|;
case|case
literal|1
case|:
return|return
operator|(
name|TCLK_200MHZ
operator|)
return|;
default|default:
name|panic
argument_list|(
literal|"Unknown TCLK settings!"
argument_list|)
expr_stmt|;
block|}
block|}
end_function

end_unit

