$date
	Fri Mar 23 12:05:38 2012
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module Exemplo0046 $end
$var wire 1 ! clock $end
$upscope $end
$scope module Exemplo0046 $end
$var wire 1 " p1 $end
$upscope $end
$scope module Exemplo0046 $end
$var reg 1 # p $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0#
0"
0!
$end
#12
1"
1!
#18
0"
#24
0!
#36
1"
1!
#42
0"
#48
0!
#60
1"
1!
#66
0"
#72
0!
#84
1"
1!
#90
0"
#96
0!
#108
1"
1!
#114
0"
#120
0!
#132
1"
1!
#138
0"
#144
0!
#156
1"
1!
#162
0"
#168
0!
#180
1"
1!
#186
0"
#192
0!
#204
1"
1!
#210
0"
#216
0!
#228
1"
1!
#234
0"
#240
0!
