SET_FLAG DEBUG FALSE
SET_FLAG MODE INTERACTIVE
SET_FLAG STANDALONE_MODE FALSE
SET_PREFERENCE devicefamily spartan6
SET_PREFERENCE device xc6slx16
SET_PREFERENCE speedgrade -2
SET_PREFERENCE package ftg256
SET_PREFERENCE verilogsim false
SET_PREFERENCE vhdlsim true
SET_PREFERENCE simulationfiles Behavioral
SET_PREFERENCE busformat BusFormatAngleBracketNotRipped
SET_PREFERENCE outputdirectory C:/GitRepos/XilinxDDRBurst/ipcore_dir/
SET_PREFERENCE workingdirectory C:/GitRepos/XilinxDDRBurst/ipcore_dir/tmp/
SET_PREFERENCE subworkingdirectory C:/GitRepos/XilinxDDRBurst/ipcore_dir/tmp/_cg/
SET_PREFERENCE transientdirectory C:/GitRepos/XilinxDDRBurst/ipcore_dir/tmp/_cg/_dbg/
SET_PREFERENCE designentry VHDL
SET_PREFERENCE flowvendor Other
SET_PREFERENCE addpads false
SET_PREFERENCE projectname coregen
SET_PREFERENCE formalverification false
SET_PREFERENCE asysymbol false
SET_PREFERENCE implementationfiletype Ngc
SET_PREFERENCE foundationsym false
SET_PREFERENCE createndf false
SET_PREFERENCE removerpms false
SET_PARAMETER Component_Name PhilPorts
SET_PARAMETER Notes None
SET_PARAMETER use_template Custom
SET_PARAMETER Bus_Dir BIDIR
SET_PARAMETER Bus_Sig_Type SINGLE
SET_PARAMETER Bus_IO_Std SSTL15_II
SET_PARAMETER Use_Phase_Detector false
SET_PARAMETER v6_Active_Edge SDR
SET_PARAMETER Use_Serialization false
SET_PARAMETER Serialization_Factor 4
SET_PARAMETER Enable_Bitslip false
SET_PARAMETER Enable_Train false
SET_PARAMETER Train_Constant 0
SET_PARAMETER System_Data_Width 16
SET_PARAMETER Interface_Type NETWORKING
SET_PARAMETER v6_Interface_Type NETWORKING
SET_PARAMETER Bus_In_Delay FIXED
SET_PARAMETER v6_Bus_In_Delay NONE
SET_PARAMETER Bus_In_Tap 40
SET_PARAMETER v6_Bus_In_Tap 0
SET_PARAMETER Bus_Tap_Reset NOT_APP
SET_PARAMETER Bus_Tap_Wrap NOT_APP
SET_PARAMETER Bus_Out_Delay FIXED
SET_PARAMETER v6_Bus_Out_Delay NONE
SET_PARAMETER Bus_Out_Tap 40
SET_PARAMETER v6_Bus_Out_Tap 0
SET_PARAMETER Clk_Sig_Type SINGLE
SET_PARAMETER v6_Clk_Sig_Type SINGLE
SET_PARAMETER Clk_IO_Std SSTL15_II
SET_PARAMETER v6_Clk_IO_Std LVCMOS18
SET_PARAMETER Clk_Buf BUFG
SET_PARAMETER v6_Clk_Buf BUFIO
SET_PARAMETER Active_Edge NONE
SET_PARAMETER DDR_Alignment C0
SET_PARAMETER v6_DDR_Alignment SAME_EDGE_PIPELINED
SET_PARAMETER v6_ODDR_ALIGNMENT SAME_EDGE
SET_PARAMETER Clk_Delay NONE
SET_PARAMETER Clk_Tap 0
SET_PARAMETER CLK_FWD false
SET_PARAMETER Iddr_Rst_Type ASYNC
SET_PARAMETER v6_Iddr_Rst_Type ASYNC
SET_SIM_PARAMETER c_component_name PhilPorts
SET_CORE_NAME SelectIO Interface Wizard
SET_CORE_VERSION 4.1
SET_CORE_VLNV xilinx.com:ip:selectio_wiz:4.1
SET_CORE_CLASS com.xilinx.ip.selectio_wiz_v4_1.selectio_wiz_v4_1
SET_CORE_PATH C:/Xilinx2/14.7/ISE_DS/ISE/coregen/ip/xilinx/network/com/xilinx/ip/selectio_wiz_v4_1
SET_CORE_GUIPATH C:/Xilinx2/14.7/ISE_DS/ISE/coregen/ip/xilinx/network/com/xilinx/ip/selectio_wiz_v4_1/gui/selectio_wiz_v4_1.tcl
SET_CORE_DATASHEET C:\Xilinx2\14.7\ISE_DS\ISE\coregen\ip\xilinx\network\com\xilinx\ip\selectio_wiz_v4_1\doc\selectio_wiz_ds746.pdf
ADD_CORE_DOCUMENT <C:\Xilinx2\14.7\ISE_DS\ISE\coregen\ip\xilinx\network\com\xilinx\ip\selectio_wiz_v4_1\doc\selectio_wiz_gsg700.pdf><selectio_wiz_gsg700.pdf>
ADD_CORE_DOCUMENT <C:\Xilinx2\14.7\ISE_DS\ISE\coregen\ip\xilinx\network\com\xilinx\ip\selectio_wiz_v4_1\doc\selectio_wiz_ds746.pdf><selectio_wiz_ds746.pdf>
ADD_CORE_DOCUMENT <C:\Xilinx2\14.7\ISE_DS\ISE\coregen\ip\xilinx\network\com\xilinx\ip\selectio_wiz_v4_1\doc\selectio_wiz_v4_1_vinfo.html><selectio_wiz_v4_1_vinfo.html>
ADD_CORE_DOCUMENT <C:\Xilinx2\14.7\ISE_DS\ISE\coregen\ip\xilinx\network\com\xilinx\ip\selectio_wiz_v4_1\doc\selectio_wiz_v4_1_readme.txt><selectio_wiz_v4_1_readme.txt>
