
             Lattice Mapping Report File for Design Module 'main'


Design Information
------------------

Command line:   map -a MachXO2 -p LCMXO2-7000HC -t TQFP144 -s 4 -oc Commercial
     machxo2_first_impl1.ngd -o machxo2_first_impl1_map.ncd -pr
     machxo2_first_impl1.prf -mp machxo2_first_impl1.mrp -lpf E:/projects/prj_fp
     ga_lattice/prj_VE-LCMXO27000HC/lcmx_prj/projects/machxo2_first/impl1/machxo
     2_first_impl1.lpf -lpf E:/projects/prj_fpga_lattice/prj_VE-LCMXO27000HC/lcm
     x_prj/projects/machxo2_first/machxo2_first.lpf -c 0 -gui -msgset E:/project
     s/prj_fpga_lattice/prj_VE-LCMXO27000HC/lcmx_prj/projects/machxo2_first/prom
     ote.xml 
Target Vendor:  LATTICE
Target Device:  LCMXO2-7000HCTQFP144
Target Performance:   4
Mapper:  xo2c00,  version:  Diamond (64-bit) 3.8.0.115.3
Mapped on:  01/21/17  22:54:18

Design Summary
--------------

   Number of registers:     26 out of  7209 (0%)
      PFU registers:           26 out of  6864 (0%)
      PIO registers:            0 out of   345 (0%)
   Number of SLICEs:        26 out of  3432 (1%)
      SLICEs as Logic/ROM:     26 out of  3432 (1%)
      SLICEs as RAM:            0 out of  2574 (0%)
      SLICEs as Carry:         12 out of  3432 (0%)
   Number of LUT4s:         52 out of  6864 (1%)
      Number used as logic LUTs:         28
      Number used as distributed RAM:     0
      Number used as ripple logic:       24
      Number used as shift registers:     0
   Number of PIO sites used: 15 + 4(JTAG) out of 115 (17%)
   Number of block RAMs:  0 out of 26 (0%)
   Number of GSRs:  0 out of 1 (0%)
   EFB used :       No
   JTAG used :      No
   Readback used :  No
   Oscillator used :  No
   Startup used :   No
   POR :            On
   Bandgap :        On
   Number of Power Controller:  0 out of 1 (0%)
   Number of Dynamic Bank Controller (BCINRD):  0 out of 6 (0%)
   Number of Dynamic Bank Controller (BCLVDSO):  0 out of 1 (0%)
   Number of DCCA:  0 out of 8 (0%)
   Number of DCMA:  0 out of 2 (0%)
   Number of PLLs:  1 out of 2 (50%)
   Number of DQSDLLs:  0 out of 2 (0%)
   Number of CLKDIVC:  0 out of 4 (0%)
   Number of ECLKSYNCA:  0 out of 4 (0%)
   Number of ECLKBRIDGECS:  0 out of 2 (0%)
   Notes:-
      1. Total number of LUT4s = (Number of logic LUT4s) + 2*(Number of
     distributed RAMs) + 2*(Number of ripple logic)
      2. Number of logic LUT4s does not include count of distributed RAM and
     ripple logic.
   Number of clocks:  3

                                    Page 1




Design:  main                                          Date:  01/21/17  22:54:18

Design Summary (cont)
---------------------
     Net hsync_c: 8 loads, 8 rising, 0 falling (Driver: I1/hsync_31 )
     Net N_1: 9 loads, 9 rising, 0 falling (Driver: I2/PLLInst_0 )
     Net clki_c: 1 loads, 1 rising, 0 falling (Driver: PIO clki )
   Number of Clock Enables:  0
   Number of LSRs:  4
     Net I1/n361: 1 loads, 1 LSLICEs
     Net I1/n190: 6 loads, 6 LSLICEs
     Net I1/n189: 6 loads, 6 LSLICEs
     Net I1/n348: 1 loads, 1 LSLICEs
   Number of nets driven by tri-state buffers:  0
   Top 10 highest fanout non-clock nets:
     Net I1/hvisible: 12 loads
     Net I1/vvisible: 12 loads
     Net I1/pixel_count_7: 8 loads
     Net I1/pixel_count_8: 8 loads
     Net I1/pixel_count_4: 7 loads
     Net I1/pixel_count_6: 7 loads
     Net I1/n189: 6 loads
     Net I1/n190: 6 loads
     Net I1/pixel_count_3: 6 loads
     Net I1/pixel_count_5: 6 loads




   Number of warnings:  0
   Number of errors:    0
     

Design Errors/Warnings
----------------------

   No errors or warnings present.

IO (PIO) Attributes
-------------------

+---------------------+-----------+-----------+------------+
| IO Name             | Direction | Levelmode | IO         |
|                     |           |  IO_TYPE  | Register   |
+---------------------+-----------+-----------+------------+
| g[2]                | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| clki                | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| vsync               | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| r[0]                | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| g[1]                | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| r[1]                | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| r[2]                | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| r[3]                | OUTPUT    | LVCMOS25  |            |

                                    Page 2




Design:  main                                          Date:  01/21/17  22:54:18

IO (PIO) Attributes (cont)
--------------------------
+---------------------+-----------+-----------+------------+
| hsync               | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| g[0]                | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| g[3]                | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| b[0]                | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| b[1]                | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| b[2]                | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| b[3]                | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+

Removed logic
-------------

Block i5 undriven or does not drive anything - clipped.
Block GSR_INST undriven or does not drive anything - clipped.
Signal GND_net undriven or does not drive anything - clipped.
Signal VCC_net undriven or does not drive anything - clipped.
Signal I1/line_count_27_28_add_4_1/S0 undriven or does not drive anything -
     clipped.
Signal I1/line_count_27_28_add_4_1/CI undriven or does not drive anything -
     clipped.
Signal I1/line_count_27_28_add_4_11/CO undriven or does not drive anything -
     clipped.
Signal I1/pixel_count_24_25_add_4_1/S0 undriven or does not drive anything -
     clipped.
Signal I1/pixel_count_24_25_add_4_1/CI undriven or does not drive anything -
     clipped.
Signal I1/pixel_count_24_25_add_4_11/CO undriven or does not drive anything -
     clipped.
Block i4 was optimized away.

Memory Usage
------------


     

PLL/DLL Summary
---------------

PLL 1:                                     Pin/Node Value
  PLL Instance Name:                                I2/PLLInst_0
  PLL Type:                                         EHXPLLJ
  Input Clock:                             PIN      clki_c
  Output Clock(P):                         NODE     N_1
  Output Clock(S):                                  NONE
  Output Clock(S2):                                 NONE
  Output Clock(S3):                                 NONE
  Feedback Signal:                         NODE     N_1
  Reset Signal:                                     NONE

                                    Page 3




Design:  main                                          Date:  01/21/17  22:54:18

PLL/DLL Summary (cont)
----------------------
  M Divider Reset Signal:                           NONE
  C Divider Reset Signal:                           NONE
  D Divider Reset Signal:                           NONE
  Standby Signal:                                   NONE
  PLL LOCK signal:                                  NONE
  PLL Data bus CLK Signal:                          NONE
  PLL Data bus Strobe Signal:                       NONE
  PLL Data bus Reset Signal:                        NONE
  PLL Data bus Write Enable Signal:                 NONE
  PLL Data bus Address0:                            NONE
  PLL Data bus Address1:                            NONE
  PLL Data bus Address2:                            NONE
  PLL Data bus Address3:                            NONE
  PLL Data bus Address4:                            NONE
  PLL Data In bus Data0:                            NONE
  PLL Data In bus Data1:                            NONE
  PLL Data In bus Data2:                            NONE
  PLL Data In bus Data3:                            NONE
  PLL Data In bus Data4:                            NONE
  PLL Data In bus Data5:                            NONE
  PLL Data In bus Data6:                            NONE
  PLL Data In bus Data7:                            NONE
  PLL Data bus Acknowledge:                         NONE
  PLL Data Out bus Data0:                           NONE
  PLL Data Out bus Data1:                           NONE
  PLL Data Out bus Data2:                           NONE
  PLL Data Out bus Data3:                           NONE
  PLL Data Out bus Data4:                           NONE
  PLL Data Out bus Data5:                           NONE
  PLL Data Out bus Data6:                           NONE
  PLL Data Out bus Data7:                           NONE
  Input Clock Frequency (MHz):                      50.0000
  Output Clock(P) Frequency (MHz):                  133.3333
  Output Clock(S) Frequency (MHz):                  NA
  Output Clock(S2) Frequency (MHz):                 NA
  Output Clock(S3) Frequency (MHz):                 NA
  CLKOP Post Divider A Input:                       DIVA
  CLKOS Post Divider B Input:                       DIVB
  CLKOS2 Post Divider C Input:                      DIVC
  CLKOS3 Post Divider D Input:                      DIVD
  Pre Divider A Input:                              VCO_PHASE
  Pre Divider B Input:                              VCO_PHASE
  Pre Divider C Input:                              VCO_PHASE
  Pre Divider D Input:                              VCO_PHASE
  VCO Bypass A Input:                               VCO_PHASE
  VCO Bypass B Input:                               VCO_PHASE
  VCO Bypass C Input:                               VCO_PHASE
  VCO Bypass D Input:                               VCO_PHASE
  FB_MODE:                                          CLKOP
  CLKI Divider:                                     3
  CLKFB Divider:                                    8
  CLKOP Divider:                                    4
  CLKOS Divider:                                    1
  CLKOS2 Divider:                                   1
  CLKOS3 Divider:                                   1
  Fractional N Divider:                             819

                                    Page 4




Design:  main                                          Date:  01/21/17  22:54:18

PLL/DLL Summary (cont)
----------------------
  CLKOP Desired Phase Shift(degree):                0
  CLKOP Trim Option Rising/Falling:                 RISING
  CLKOP Trim Option Delay:                          0
  CLKOS Desired Phase Shift(degree):                0
  CLKOS Trim Option Rising/Falling:                 FALLING
  CLKOS Trim Option Delay:                          0
  CLKOS2 Desired Phase Shift(degree):               0
  CLKOS3 Desired Phase Shift(degree):               0

ASIC Components
---------------

Instance Name: I2/PLLInst_0
         Type: EHXPLLJ

Run Time and Memory Usage
-------------------------

   Total CPU Time: 0 secs  
   Total REAL Time: 0 secs  
   Peak Memory Usage: 57 MB
        



































                                    Page 5


Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
     Copyright (c) 1995 AT&T Corp.   All rights reserved.
     Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
     Copyright (c) 2001 Agere Systems   All rights reserved.
     Copyright (c) 2002-2016 Lattice Semiconductor Corporation,  All rights
     reserved.
