{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1582577938239 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1582577938246 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Feb 24 22:58:58 2020 " "Processing started: Mon Feb 24 22:58:58 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1582577938246 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582577938246 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Top -c Top " "Command: quartus_map --read_settings_files=on --write_settings_files=off Top -c Top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582577938246 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1582577939564 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1582577939564 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "TLC549_Control_Logic.v(8) " "Verilog HDL information at TLC549_Control_Logic.v(8): always construct contains both blocking and non-blocking assignments" {  } { { "TLC549_Control_Logic.v" "" { Text "T:/FPGA_Projects/Qsys_Projects/Three_Phase_Power_Analyzer/TLC549_Control_Logic.v" 8 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1582577947472 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tlc549_control_logic.v 1 1 " "Found 1 design units, including 1 entities, in source file tlc549_control_logic.v" { { "Info" "ISGN_ENTITY_NAME" "1 TLC549_Control_Logic " "Found entity 1: TLC549_Control_Logic" {  } { { "TLC549_Control_Logic.v" "" { Text "T:/FPGA_Projects/Qsys_Projects/Three_Phase_Power_Analyzer/TLC549_Control_Logic.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582577947477 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582577947477 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shift_register.v 1 1 " "Found 1 design units, including 1 entities, in source file shift_register.v" { { "Info" "ISGN_ENTITY_NAME" "1 Shift_Register " "Found entity 1: Shift_Register" {  } { { "Shift_Register.v" "" { Text "T:/FPGA_Projects/Qsys_Projects/Three_Phase_Power_Analyzer/Shift_Register.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582577947481 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582577947481 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "D_flipflop.v(5) " "Verilog HDL information at D_flipflop.v(5): always construct contains both blocking and non-blocking assignments" {  } { { "D_flipflop.v" "" { Text "T:/FPGA_Projects/Qsys_Projects/Three_Phase_Power_Analyzer/D_flipflop.v" 5 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1582577947485 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "d_flipflop.v 1 1 " "Found 1 design units, including 1 entities, in source file d_flipflop.v" { { "Info" "ISGN_ENTITY_NAME" "1 D_flipflop " "Found entity 1: D_flipflop" {  } { { "D_flipflop.v" "" { Text "T:/FPGA_Projects/Qsys_Projects/Three_Phase_Power_Analyzer/D_flipflop.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582577947485 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582577947485 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "64 MyNameROM.v(10) " "Verilog HDL Expression warning at MyNameROM.v(10): truncated literal to match 64 bits" {  } { { "MyNameROM.v" "" { Text "T:/FPGA_Projects/Qsys_Projects/Three_Phase_Power_Analyzer/MyNameROM.v" 10 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1582577947494 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "64 MyNameROM.v(11) " "Verilog HDL Expression warning at MyNameROM.v(11): truncated literal to match 64 bits" {  } { { "MyNameROM.v" "" { Text "T:/FPGA_Projects/Qsys_Projects/Three_Phase_Power_Analyzer/MyNameROM.v" 11 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1582577947494 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "64 MyNameROM.v(22) " "Verilog HDL Expression warning at MyNameROM.v(22): truncated literal to match 64 bits" {  } { { "MyNameROM.v" "" { Text "T:/FPGA_Projects/Qsys_Projects/Three_Phase_Power_Analyzer/MyNameROM.v" 22 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1582577947494 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "64 MyNameROM.v(23) " "Verilog HDL Expression warning at MyNameROM.v(23): truncated literal to match 64 bits" {  } { { "MyNameROM.v" "" { Text "T:/FPGA_Projects/Qsys_Projects/Three_Phase_Power_Analyzer/MyNameROM.v" 23 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1582577947494 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "64 MyNameROM.v(24) " "Verilog HDL Expression warning at MyNameROM.v(24): truncated literal to match 64 bits" {  } { { "MyNameROM.v" "" { Text "T:/FPGA_Projects/Qsys_Projects/Three_Phase_Power_Analyzer/MyNameROM.v" 24 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1582577947494 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "64 MyNameROM.v(25) " "Verilog HDL Expression warning at MyNameROM.v(25): truncated literal to match 64 bits" {  } { { "MyNameROM.v" "" { Text "T:/FPGA_Projects/Qsys_Projects/Three_Phase_Power_Analyzer/MyNameROM.v" 25 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1582577947494 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "64 MyNameROM.v(27) " "Verilog HDL Expression warning at MyNameROM.v(27): truncated literal to match 64 bits" {  } { { "MyNameROM.v" "" { Text "T:/FPGA_Projects/Qsys_Projects/Three_Phase_Power_Analyzer/MyNameROM.v" 27 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1582577947495 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "64 MyNameROM.v(28) " "Verilog HDL Expression warning at MyNameROM.v(28): truncated literal to match 64 bits" {  } { { "MyNameROM.v" "" { Text "T:/FPGA_Projects/Qsys_Projects/Three_Phase_Power_Analyzer/MyNameROM.v" 28 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1582577947495 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "64 MyNameROM.v(39) " "Verilog HDL Expression warning at MyNameROM.v(39): truncated literal to match 64 bits" {  } { { "MyNameROM.v" "" { Text "T:/FPGA_Projects/Qsys_Projects/Three_Phase_Power_Analyzer/MyNameROM.v" 39 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1582577947495 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "64 MyNameROM.v(40) " "Verilog HDL Expression warning at MyNameROM.v(40): truncated literal to match 64 bits" {  } { { "MyNameROM.v" "" { Text "T:/FPGA_Projects/Qsys_Projects/Three_Phase_Power_Analyzer/MyNameROM.v" 40 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1582577947496 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "64 MyNameROM.v(41) " "Verilog HDL Expression warning at MyNameROM.v(41): truncated literal to match 64 bits" {  } { { "MyNameROM.v" "" { Text "T:/FPGA_Projects/Qsys_Projects/Three_Phase_Power_Analyzer/MyNameROM.v" 41 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1582577947496 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "64 MyNameROM.v(42) " "Verilog HDL Expression warning at MyNameROM.v(42): truncated literal to match 64 bits" {  } { { "MyNameROM.v" "" { Text "T:/FPGA_Projects/Qsys_Projects/Three_Phase_Power_Analyzer/MyNameROM.v" 42 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1582577947496 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mynamerom.v 1 1 " "Found 1 design units, including 1 entities, in source file mynamerom.v" { { "Info" "ISGN_ENTITY_NAME" "1 MyNameROM " "Found entity 1: MyNameROM" {  } { { "MyNameROM.v" "" { Text "T:/FPGA_Projects/Qsys_Projects/Three_Phase_Power_Analyzer/MyNameROM.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582577947496 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582577947496 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "generated_hdl/hdl_prj/hdlsrc/threesines_drsaher/wrap_to_zero_block2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file generated_hdl/hdl_prj/hdlsrc/threesines_drsaher/wrap_to_zero_block2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Wrap_To_Zero_block2-rtl " "Found design unit 1: Wrap_To_Zero_block2-rtl" {  } { { "Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Wrap_To_Zero_block2.vhd" "" { Text "T:/FPGA_Projects/Qsys_Projects/Three_Phase_Power_Analyzer/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Wrap_To_Zero_block2.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582577948177 ""} { "Info" "ISGN_ENTITY_NAME" "1 Wrap_To_Zero_block2 " "Found entity 1: Wrap_To_Zero_block2" {  } { { "Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Wrap_To_Zero_block2.vhd" "" { Text "T:/FPGA_Projects/Qsys_Projects/Three_Phase_Power_Analyzer/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Wrap_To_Zero_block2.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582577948177 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582577948177 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "generated_hdl/hdl_prj/hdlsrc/threesines_drsaher/wrap_to_zero_block1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file generated_hdl/hdl_prj/hdlsrc/threesines_drsaher/wrap_to_zero_block1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Wrap_To_Zero_block1-rtl " "Found design unit 1: Wrap_To_Zero_block1-rtl" {  } { { "Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Wrap_To_Zero_block1.vhd" "" { Text "T:/FPGA_Projects/Qsys_Projects/Three_Phase_Power_Analyzer/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Wrap_To_Zero_block1.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582577948237 ""} { "Info" "ISGN_ENTITY_NAME" "1 Wrap_To_Zero_block1 " "Found entity 1: Wrap_To_Zero_block1" {  } { { "Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Wrap_To_Zero_block1.vhd" "" { Text "T:/FPGA_Projects/Qsys_Projects/Three_Phase_Power_Analyzer/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Wrap_To_Zero_block1.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582577948237 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582577948237 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "generated_hdl/hdl_prj/hdlsrc/threesines_drsaher/wrap_to_zero_block.vhd 2 1 " "Found 2 design units, including 1 entities, in source file generated_hdl/hdl_prj/hdlsrc/threesines_drsaher/wrap_to_zero_block.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Wrap_To_Zero_block-rtl " "Found design unit 1: Wrap_To_Zero_block-rtl" {  } { { "Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Wrap_To_Zero_block.vhd" "" { Text "T:/FPGA_Projects/Qsys_Projects/Three_Phase_Power_Analyzer/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Wrap_To_Zero_block.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582577948249 ""} { "Info" "ISGN_ENTITY_NAME" "1 Wrap_To_Zero_block " "Found entity 1: Wrap_To_Zero_block" {  } { { "Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Wrap_To_Zero_block.vhd" "" { Text "T:/FPGA_Projects/Qsys_Projects/Three_Phase_Power_Analyzer/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Wrap_To_Zero_block.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582577948249 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582577948249 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "generated_hdl/hdl_prj/hdlsrc/threesines_drsaher/wrap_to_zero.vhd 2 1 " "Found 2 design units, including 1 entities, in source file generated_hdl/hdl_prj/hdlsrc/threesines_drsaher/wrap_to_zero.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Wrap_To_Zero-rtl " "Found design unit 1: Wrap_To_Zero-rtl" {  } { { "Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Wrap_To_Zero.vhd" "" { Text "T:/FPGA_Projects/Qsys_Projects/Three_Phase_Power_Analyzer/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Wrap_To_Zero.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582577948269 ""} { "Info" "ISGN_ENTITY_NAME" "1 Wrap_To_Zero " "Found entity 1: Wrap_To_Zero" {  } { { "Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Wrap_To_Zero.vhd" "" { Text "T:/FPGA_Projects/Qsys_Projects/Three_Phase_Power_Analyzer/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Wrap_To_Zero.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582577948269 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582577948269 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "generated_hdl/hdl_prj/hdlsrc/threesines_drsaher/subsystem20_block2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file generated_hdl/hdl_prj/hdlsrc/threesines_drsaher/subsystem20_block2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Subsystem20_block2-rtl " "Found design unit 1: Subsystem20_block2-rtl" {  } { { "Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Subsystem20_block2.vhd" "" { Text "T:/FPGA_Projects/Qsys_Projects/Three_Phase_Power_Analyzer/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Subsystem20_block2.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582577948300 ""} { "Info" "ISGN_ENTITY_NAME" "1 Subsystem20_block2 " "Found entity 1: Subsystem20_block2" {  } { { "Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Subsystem20_block2.vhd" "" { Text "T:/FPGA_Projects/Qsys_Projects/Three_Phase_Power_Analyzer/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Subsystem20_block2.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582577948300 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582577948300 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "generated_hdl/hdl_prj/hdlsrc/threesines_drsaher/subsystem20_block1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file generated_hdl/hdl_prj/hdlsrc/threesines_drsaher/subsystem20_block1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Subsystem20_block1-rtl " "Found design unit 1: Subsystem20_block1-rtl" {  } { { "Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Subsystem20_block1.vhd" "" { Text "T:/FPGA_Projects/Qsys_Projects/Three_Phase_Power_Analyzer/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Subsystem20_block1.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582577948314 ""} { "Info" "ISGN_ENTITY_NAME" "1 Subsystem20_block1 " "Found entity 1: Subsystem20_block1" {  } { { "Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Subsystem20_block1.vhd" "" { Text "T:/FPGA_Projects/Qsys_Projects/Three_Phase_Power_Analyzer/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Subsystem20_block1.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582577948314 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582577948314 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "generated_hdl/hdl_prj/hdlsrc/threesines_drsaher/subsystem20_block.vhd 2 1 " "Found 2 design units, including 1 entities, in source file generated_hdl/hdl_prj/hdlsrc/threesines_drsaher/subsystem20_block.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Subsystem20_block-rtl " "Found design unit 1: Subsystem20_block-rtl" {  } { { "Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Subsystem20_block.vhd" "" { Text "T:/FPGA_Projects/Qsys_Projects/Three_Phase_Power_Analyzer/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Subsystem20_block.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582577948326 ""} { "Info" "ISGN_ENTITY_NAME" "1 Subsystem20_block " "Found entity 1: Subsystem20_block" {  } { { "Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Subsystem20_block.vhd" "" { Text "T:/FPGA_Projects/Qsys_Projects/Three_Phase_Power_Analyzer/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Subsystem20_block.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582577948326 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582577948326 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "generated_hdl/hdl_prj/hdlsrc/threesines_drsaher/subsystem20.vhd 2 1 " "Found 2 design units, including 1 entities, in source file generated_hdl/hdl_prj/hdlsrc/threesines_drsaher/subsystem20.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Subsystem20-rtl " "Found design unit 1: Subsystem20-rtl" {  } { { "Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Subsystem20.vhd" "" { Text "T:/FPGA_Projects/Qsys_Projects/Three_Phase_Power_Analyzer/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Subsystem20.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582577948355 ""} { "Info" "ISGN_ENTITY_NAME" "1 Subsystem20 " "Found entity 1: Subsystem20" {  } { { "Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Subsystem20.vhd" "" { Text "T:/FPGA_Projects/Qsys_Projects/Three_Phase_Power_Analyzer/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Subsystem20.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582577948355 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582577948355 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "generated_hdl/hdl_prj/hdlsrc/threesines_drsaher/subsystem19_block2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file generated_hdl/hdl_prj/hdlsrc/threesines_drsaher/subsystem19_block2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Subsystem19_block2-rtl " "Found design unit 1: Subsystem19_block2-rtl" {  } { { "Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Subsystem19_block2.vhd" "" { Text "T:/FPGA_Projects/Qsys_Projects/Three_Phase_Power_Analyzer/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Subsystem19_block2.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582577948376 ""} { "Info" "ISGN_ENTITY_NAME" "1 Subsystem19_block2 " "Found entity 1: Subsystem19_block2" {  } { { "Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Subsystem19_block2.vhd" "" { Text "T:/FPGA_Projects/Qsys_Projects/Three_Phase_Power_Analyzer/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Subsystem19_block2.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582577948376 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582577948376 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "generated_hdl/hdl_prj/hdlsrc/threesines_drsaher/subsystem19_block1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file generated_hdl/hdl_prj/hdlsrc/threesines_drsaher/subsystem19_block1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Subsystem19_block1-rtl " "Found design unit 1: Subsystem19_block1-rtl" {  } { { "Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Subsystem19_block1.vhd" "" { Text "T:/FPGA_Projects/Qsys_Projects/Three_Phase_Power_Analyzer/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Subsystem19_block1.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582577948385 ""} { "Info" "ISGN_ENTITY_NAME" "1 Subsystem19_block1 " "Found entity 1: Subsystem19_block1" {  } { { "Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Subsystem19_block1.vhd" "" { Text "T:/FPGA_Projects/Qsys_Projects/Three_Phase_Power_Analyzer/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Subsystem19_block1.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582577948385 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582577948385 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "generated_hdl/hdl_prj/hdlsrc/threesines_drsaher/subsystem19_block.vhd 2 1 " "Found 2 design units, including 1 entities, in source file generated_hdl/hdl_prj/hdlsrc/threesines_drsaher/subsystem19_block.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Subsystem19_block-rtl " "Found design unit 1: Subsystem19_block-rtl" {  } { { "Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Subsystem19_block.vhd" "" { Text "T:/FPGA_Projects/Qsys_Projects/Three_Phase_Power_Analyzer/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Subsystem19_block.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582577948404 ""} { "Info" "ISGN_ENTITY_NAME" "1 Subsystem19_block " "Found entity 1: Subsystem19_block" {  } { { "Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Subsystem19_block.vhd" "" { Text "T:/FPGA_Projects/Qsys_Projects/Three_Phase_Power_Analyzer/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Subsystem19_block.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582577948404 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582577948404 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "generated_hdl/hdl_prj/hdlsrc/threesines_drsaher/subsystem19.vhd 2 1 " "Found 2 design units, including 1 entities, in source file generated_hdl/hdl_prj/hdlsrc/threesines_drsaher/subsystem19.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Subsystem19-rtl " "Found design unit 1: Subsystem19-rtl" {  } { { "Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Subsystem19.vhd" "" { Text "T:/FPGA_Projects/Qsys_Projects/Three_Phase_Power_Analyzer/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Subsystem19.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582577948422 ""} { "Info" "ISGN_ENTITY_NAME" "1 Subsystem19 " "Found entity 1: Subsystem19" {  } { { "Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Subsystem19.vhd" "" { Text "T:/FPGA_Projects/Qsys_Projects/Three_Phase_Power_Analyzer/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Subsystem19.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582577948422 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582577948422 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "generated_hdl/hdl_prj/hdlsrc/threesines_drsaher/subsystem18_block2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file generated_hdl/hdl_prj/hdlsrc/threesines_drsaher/subsystem18_block2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Subsystem18_block2-rtl " "Found design unit 1: Subsystem18_block2-rtl" {  } { { "Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Subsystem18_block2.vhd" "" { Text "T:/FPGA_Projects/Qsys_Projects/Three_Phase_Power_Analyzer/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Subsystem18_block2.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582577948442 ""} { "Info" "ISGN_ENTITY_NAME" "1 Subsystem18_block2 " "Found entity 1: Subsystem18_block2" {  } { { "Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Subsystem18_block2.vhd" "" { Text "T:/FPGA_Projects/Qsys_Projects/Three_Phase_Power_Analyzer/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Subsystem18_block2.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582577948442 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582577948442 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "generated_hdl/hdl_prj/hdlsrc/threesines_drsaher/subsystem18_block1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file generated_hdl/hdl_prj/hdlsrc/threesines_drsaher/subsystem18_block1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Subsystem18_block1-rtl " "Found design unit 1: Subsystem18_block1-rtl" {  } { { "Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Subsystem18_block1.vhd" "" { Text "T:/FPGA_Projects/Qsys_Projects/Three_Phase_Power_Analyzer/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Subsystem18_block1.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582577948457 ""} { "Info" "ISGN_ENTITY_NAME" "1 Subsystem18_block1 " "Found entity 1: Subsystem18_block1" {  } { { "Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Subsystem18_block1.vhd" "" { Text "T:/FPGA_Projects/Qsys_Projects/Three_Phase_Power_Analyzer/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Subsystem18_block1.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582577948457 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582577948457 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "generated_hdl/hdl_prj/hdlsrc/threesines_drsaher/subsystem18_block.vhd 2 1 " "Found 2 design units, including 1 entities, in source file generated_hdl/hdl_prj/hdlsrc/threesines_drsaher/subsystem18_block.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Subsystem18_block-rtl " "Found design unit 1: Subsystem18_block-rtl" {  } { { "Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Subsystem18_block.vhd" "" { Text "T:/FPGA_Projects/Qsys_Projects/Three_Phase_Power_Analyzer/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Subsystem18_block.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582577948470 ""} { "Info" "ISGN_ENTITY_NAME" "1 Subsystem18_block " "Found entity 1: Subsystem18_block" {  } { { "Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Subsystem18_block.vhd" "" { Text "T:/FPGA_Projects/Qsys_Projects/Three_Phase_Power_Analyzer/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Subsystem18_block.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582577948470 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582577948470 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "generated_hdl/hdl_prj/hdlsrc/threesines_drsaher/subsystem18.vhd 2 1 " "Found 2 design units, including 1 entities, in source file generated_hdl/hdl_prj/hdlsrc/threesines_drsaher/subsystem18.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Subsystem18-rtl " "Found design unit 1: Subsystem18-rtl" {  } { { "Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Subsystem18.vhd" "" { Text "T:/FPGA_Projects/Qsys_Projects/Three_Phase_Power_Analyzer/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Subsystem18.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582577948489 ""} { "Info" "ISGN_ENTITY_NAME" "1 Subsystem18 " "Found entity 1: Subsystem18" {  } { { "Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Subsystem18.vhd" "" { Text "T:/FPGA_Projects/Qsys_Projects/Three_Phase_Power_Analyzer/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Subsystem18.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582577948489 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582577948489 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "generated_hdl/hdl_prj/hdlsrc/threesines_drsaher/subsystem17_block2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file generated_hdl/hdl_prj/hdlsrc/threesines_drsaher/subsystem17_block2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Subsystem17_block2-rtl " "Found design unit 1: Subsystem17_block2-rtl" {  } { { "Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Subsystem17_block2.vhd" "" { Text "T:/FPGA_Projects/Qsys_Projects/Three_Phase_Power_Analyzer/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Subsystem17_block2.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582577948505 ""} { "Info" "ISGN_ENTITY_NAME" "1 Subsystem17_block2 " "Found entity 1: Subsystem17_block2" {  } { { "Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Subsystem17_block2.vhd" "" { Text "T:/FPGA_Projects/Qsys_Projects/Three_Phase_Power_Analyzer/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Subsystem17_block2.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582577948505 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582577948505 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "generated_hdl/hdl_prj/hdlsrc/threesines_drsaher/subsystem17_block1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file generated_hdl/hdl_prj/hdlsrc/threesines_drsaher/subsystem17_block1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Subsystem17_block1-rtl " "Found design unit 1: Subsystem17_block1-rtl" {  } { { "Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Subsystem17_block1.vhd" "" { Text "T:/FPGA_Projects/Qsys_Projects/Three_Phase_Power_Analyzer/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Subsystem17_block1.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582577948524 ""} { "Info" "ISGN_ENTITY_NAME" "1 Subsystem17_block1 " "Found entity 1: Subsystem17_block1" {  } { { "Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Subsystem17_block1.vhd" "" { Text "T:/FPGA_Projects/Qsys_Projects/Three_Phase_Power_Analyzer/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Subsystem17_block1.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582577948524 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582577948524 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "generated_hdl/hdl_prj/hdlsrc/threesines_drsaher/subsystem17_block.vhd 2 1 " "Found 2 design units, including 1 entities, in source file generated_hdl/hdl_prj/hdlsrc/threesines_drsaher/subsystem17_block.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Subsystem17_block-rtl " "Found design unit 1: Subsystem17_block-rtl" {  } { { "Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Subsystem17_block.vhd" "" { Text "T:/FPGA_Projects/Qsys_Projects/Three_Phase_Power_Analyzer/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Subsystem17_block.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582577948545 ""} { "Info" "ISGN_ENTITY_NAME" "1 Subsystem17_block " "Found entity 1: Subsystem17_block" {  } { { "Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Subsystem17_block.vhd" "" { Text "T:/FPGA_Projects/Qsys_Projects/Three_Phase_Power_Analyzer/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Subsystem17_block.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582577948545 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582577948545 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "generated_hdl/hdl_prj/hdlsrc/threesines_drsaher/subsystem17.vhd 2 1 " "Found 2 design units, including 1 entities, in source file generated_hdl/hdl_prj/hdlsrc/threesines_drsaher/subsystem17.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Subsystem17-rtl " "Found design unit 1: Subsystem17-rtl" {  } { { "Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Subsystem17.vhd" "" { Text "T:/FPGA_Projects/Qsys_Projects/Three_Phase_Power_Analyzer/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Subsystem17.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582577948565 ""} { "Info" "ISGN_ENTITY_NAME" "1 Subsystem17 " "Found entity 1: Subsystem17" {  } { { "Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Subsystem17.vhd" "" { Text "T:/FPGA_Projects/Qsys_Projects/Three_Phase_Power_Analyzer/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Subsystem17.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582577948565 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582577948565 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "generated_hdl/hdl_prj/hdlsrc/threesines_drsaher/subsystem16_block2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file generated_hdl/hdl_prj/hdlsrc/threesines_drsaher/subsystem16_block2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Subsystem16_block2-rtl " "Found design unit 1: Subsystem16_block2-rtl" {  } { { "Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Subsystem16_block2.vhd" "" { Text "T:/FPGA_Projects/Qsys_Projects/Three_Phase_Power_Analyzer/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Subsystem16_block2.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582577948581 ""} { "Info" "ISGN_ENTITY_NAME" "1 Subsystem16_block2 " "Found entity 1: Subsystem16_block2" {  } { { "Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Subsystem16_block2.vhd" "" { Text "T:/FPGA_Projects/Qsys_Projects/Three_Phase_Power_Analyzer/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Subsystem16_block2.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582577948581 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582577948581 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "generated_hdl/hdl_prj/hdlsrc/threesines_drsaher/subsystem16_block1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file generated_hdl/hdl_prj/hdlsrc/threesines_drsaher/subsystem16_block1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Subsystem16_block1-rtl " "Found design unit 1: Subsystem16_block1-rtl" {  } { { "Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Subsystem16_block1.vhd" "" { Text "T:/FPGA_Projects/Qsys_Projects/Three_Phase_Power_Analyzer/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Subsystem16_block1.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582577948599 ""} { "Info" "ISGN_ENTITY_NAME" "1 Subsystem16_block1 " "Found entity 1: Subsystem16_block1" {  } { { "Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Subsystem16_block1.vhd" "" { Text "T:/FPGA_Projects/Qsys_Projects/Three_Phase_Power_Analyzer/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Subsystem16_block1.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582577948599 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582577948599 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "generated_hdl/hdl_prj/hdlsrc/threesines_drsaher/subsystem16_block.vhd 2 1 " "Found 2 design units, including 1 entities, in source file generated_hdl/hdl_prj/hdlsrc/threesines_drsaher/subsystem16_block.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Subsystem16_block-rtl " "Found design unit 1: Subsystem16_block-rtl" {  } { { "Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Subsystem16_block.vhd" "" { Text "T:/FPGA_Projects/Qsys_Projects/Three_Phase_Power_Analyzer/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Subsystem16_block.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582577948618 ""} { "Info" "ISGN_ENTITY_NAME" "1 Subsystem16_block " "Found entity 1: Subsystem16_block" {  } { { "Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Subsystem16_block.vhd" "" { Text "T:/FPGA_Projects/Qsys_Projects/Three_Phase_Power_Analyzer/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Subsystem16_block.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582577948618 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582577948618 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "generated_hdl/hdl_prj/hdlsrc/threesines_drsaher/subsystem16.vhd 2 1 " "Found 2 design units, including 1 entities, in source file generated_hdl/hdl_prj/hdlsrc/threesines_drsaher/subsystem16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Subsystem16-rtl " "Found design unit 1: Subsystem16-rtl" {  } { { "Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Subsystem16.vhd" "" { Text "T:/FPGA_Projects/Qsys_Projects/Three_Phase_Power_Analyzer/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Subsystem16.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582577948634 ""} { "Info" "ISGN_ENTITY_NAME" "1 Subsystem16 " "Found entity 1: Subsystem16" {  } { { "Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Subsystem16.vhd" "" { Text "T:/FPGA_Projects/Qsys_Projects/Three_Phase_Power_Analyzer/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Subsystem16.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582577948634 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582577948634 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "generated_hdl/hdl_prj/hdlsrc/threesines_drsaher/subsystem15_block2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file generated_hdl/hdl_prj/hdlsrc/threesines_drsaher/subsystem15_block2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Subsystem15_block2-rtl " "Found design unit 1: Subsystem15_block2-rtl" {  } { { "Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Subsystem15_block2.vhd" "" { Text "T:/FPGA_Projects/Qsys_Projects/Three_Phase_Power_Analyzer/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Subsystem15_block2.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582577948659 ""} { "Info" "ISGN_ENTITY_NAME" "1 Subsystem15_block2 " "Found entity 1: Subsystem15_block2" {  } { { "Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Subsystem15_block2.vhd" "" { Text "T:/FPGA_Projects/Qsys_Projects/Three_Phase_Power_Analyzer/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Subsystem15_block2.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582577948659 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582577948659 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "generated_hdl/hdl_prj/hdlsrc/threesines_drsaher/subsystem15_block1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file generated_hdl/hdl_prj/hdlsrc/threesines_drsaher/subsystem15_block1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Subsystem15_block1-rtl " "Found design unit 1: Subsystem15_block1-rtl" {  } { { "Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Subsystem15_block1.vhd" "" { Text "T:/FPGA_Projects/Qsys_Projects/Three_Phase_Power_Analyzer/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Subsystem15_block1.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582577948676 ""} { "Info" "ISGN_ENTITY_NAME" "1 Subsystem15_block1 " "Found entity 1: Subsystem15_block1" {  } { { "Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Subsystem15_block1.vhd" "" { Text "T:/FPGA_Projects/Qsys_Projects/Three_Phase_Power_Analyzer/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Subsystem15_block1.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582577948676 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582577948676 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "generated_hdl/hdl_prj/hdlsrc/threesines_drsaher/subsystem15_block.vhd 2 1 " "Found 2 design units, including 1 entities, in source file generated_hdl/hdl_prj/hdlsrc/threesines_drsaher/subsystem15_block.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Subsystem15_block-rtl " "Found design unit 1: Subsystem15_block-rtl" {  } { { "Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Subsystem15_block.vhd" "" { Text "T:/FPGA_Projects/Qsys_Projects/Three_Phase_Power_Analyzer/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Subsystem15_block.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582577948690 ""} { "Info" "ISGN_ENTITY_NAME" "1 Subsystem15_block " "Found entity 1: Subsystem15_block" {  } { { "Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Subsystem15_block.vhd" "" { Text "T:/FPGA_Projects/Qsys_Projects/Three_Phase_Power_Analyzer/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Subsystem15_block.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582577948690 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582577948690 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "generated_hdl/hdl_prj/hdlsrc/threesines_drsaher/subsystem15.vhd 2 1 " "Found 2 design units, including 1 entities, in source file generated_hdl/hdl_prj/hdlsrc/threesines_drsaher/subsystem15.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Subsystem15-rtl " "Found design unit 1: Subsystem15-rtl" {  } { { "Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Subsystem15.vhd" "" { Text "T:/FPGA_Projects/Qsys_Projects/Three_Phase_Power_Analyzer/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Subsystem15.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582577948709 ""} { "Info" "ISGN_ENTITY_NAME" "1 Subsystem15 " "Found entity 1: Subsystem15" {  } { { "Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Subsystem15.vhd" "" { Text "T:/FPGA_Projects/Qsys_Projects/Three_Phase_Power_Analyzer/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Subsystem15.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582577948709 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582577948709 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "generated_hdl/hdl_prj/hdlsrc/threesines_drsaher/subsystem14_block2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file generated_hdl/hdl_prj/hdlsrc/threesines_drsaher/subsystem14_block2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Subsystem14_block2-rtl " "Found design unit 1: Subsystem14_block2-rtl" {  } { { "Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Subsystem14_block2.vhd" "" { Text "T:/FPGA_Projects/Qsys_Projects/Three_Phase_Power_Analyzer/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Subsystem14_block2.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582577948725 ""} { "Info" "ISGN_ENTITY_NAME" "1 Subsystem14_block2 " "Found entity 1: Subsystem14_block2" {  } { { "Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Subsystem14_block2.vhd" "" { Text "T:/FPGA_Projects/Qsys_Projects/Three_Phase_Power_Analyzer/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Subsystem14_block2.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582577948725 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582577948725 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "generated_hdl/hdl_prj/hdlsrc/threesines_drsaher/subsystem14_block1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file generated_hdl/hdl_prj/hdlsrc/threesines_drsaher/subsystem14_block1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Subsystem14_block1-rtl " "Found design unit 1: Subsystem14_block1-rtl" {  } { { "Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Subsystem14_block1.vhd" "" { Text "T:/FPGA_Projects/Qsys_Projects/Three_Phase_Power_Analyzer/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Subsystem14_block1.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582577948744 ""} { "Info" "ISGN_ENTITY_NAME" "1 Subsystem14_block1 " "Found entity 1: Subsystem14_block1" {  } { { "Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Subsystem14_block1.vhd" "" { Text "T:/FPGA_Projects/Qsys_Projects/Three_Phase_Power_Analyzer/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Subsystem14_block1.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582577948744 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582577948744 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "generated_hdl/hdl_prj/hdlsrc/threesines_drsaher/subsystem14_block.vhd 2 1 " "Found 2 design units, including 1 entities, in source file generated_hdl/hdl_prj/hdlsrc/threesines_drsaher/subsystem14_block.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Subsystem14_block-rtl " "Found design unit 1: Subsystem14_block-rtl" {  } { { "Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Subsystem14_block.vhd" "" { Text "T:/FPGA_Projects/Qsys_Projects/Three_Phase_Power_Analyzer/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Subsystem14_block.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582577948755 ""} { "Info" "ISGN_ENTITY_NAME" "1 Subsystem14_block " "Found entity 1: Subsystem14_block" {  } { { "Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Subsystem14_block.vhd" "" { Text "T:/FPGA_Projects/Qsys_Projects/Three_Phase_Power_Analyzer/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Subsystem14_block.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582577948755 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582577948755 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "generated_hdl/hdl_prj/hdlsrc/threesines_drsaher/subsystem14.vhd 2 1 " "Found 2 design units, including 1 entities, in source file generated_hdl/hdl_prj/hdlsrc/threesines_drsaher/subsystem14.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Subsystem14-rtl " "Found design unit 1: Subsystem14-rtl" {  } { { "Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Subsystem14.vhd" "" { Text "T:/FPGA_Projects/Qsys_Projects/Three_Phase_Power_Analyzer/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Subsystem14.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582577948776 ""} { "Info" "ISGN_ENTITY_NAME" "1 Subsystem14 " "Found entity 1: Subsystem14" {  } { { "Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Subsystem14.vhd" "" { Text "T:/FPGA_Projects/Qsys_Projects/Three_Phase_Power_Analyzer/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Subsystem14.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582577948776 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582577948776 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "generated_hdl/hdl_prj/hdlsrc/threesines_drsaher/subsystem13_block3.vhd 2 1 " "Found 2 design units, including 1 entities, in source file generated_hdl/hdl_prj/hdlsrc/threesines_drsaher/subsystem13_block3.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Subsystem13_block3-rtl " "Found design unit 1: Subsystem13_block3-rtl" {  } { { "Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Subsystem13_block3.vhd" "" { Text "T:/FPGA_Projects/Qsys_Projects/Three_Phase_Power_Analyzer/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Subsystem13_block3.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582577948789 ""} { "Info" "ISGN_ENTITY_NAME" "1 Subsystem13_block3 " "Found entity 1: Subsystem13_block3" {  } { { "Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Subsystem13_block3.vhd" "" { Text "T:/FPGA_Projects/Qsys_Projects/Three_Phase_Power_Analyzer/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Subsystem13_block3.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582577948789 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582577948789 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "generated_hdl/hdl_prj/hdlsrc/threesines_drsaher/subsystem13_block2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file generated_hdl/hdl_prj/hdlsrc/threesines_drsaher/subsystem13_block2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Subsystem13_block2-rtl " "Found design unit 1: Subsystem13_block2-rtl" {  } { { "Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Subsystem13_block2.vhd" "" { Text "T:/FPGA_Projects/Qsys_Projects/Three_Phase_Power_Analyzer/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Subsystem13_block2.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582577948800 ""} { "Info" "ISGN_ENTITY_NAME" "1 Subsystem13_block2 " "Found entity 1: Subsystem13_block2" {  } { { "Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Subsystem13_block2.vhd" "" { Text "T:/FPGA_Projects/Qsys_Projects/Three_Phase_Power_Analyzer/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Subsystem13_block2.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582577948800 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582577948800 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "generated_hdl/hdl_prj/hdlsrc/threesines_drsaher/subsystem13_block1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file generated_hdl/hdl_prj/hdlsrc/threesines_drsaher/subsystem13_block1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Subsystem13_block1-rtl " "Found design unit 1: Subsystem13_block1-rtl" {  } { { "Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Subsystem13_block1.vhd" "" { Text "T:/FPGA_Projects/Qsys_Projects/Three_Phase_Power_Analyzer/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Subsystem13_block1.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582577948818 ""} { "Info" "ISGN_ENTITY_NAME" "1 Subsystem13_block1 " "Found entity 1: Subsystem13_block1" {  } { { "Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Subsystem13_block1.vhd" "" { Text "T:/FPGA_Projects/Qsys_Projects/Three_Phase_Power_Analyzer/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Subsystem13_block1.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582577948818 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582577948818 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "generated_hdl/hdl_prj/hdlsrc/threesines_drsaher/subsystem13_block.vhd 2 1 " "Found 2 design units, including 1 entities, in source file generated_hdl/hdl_prj/hdlsrc/threesines_drsaher/subsystem13_block.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Subsystem13_block-rtl " "Found design unit 1: Subsystem13_block-rtl" {  } { { "Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Subsystem13_block.vhd" "" { Text "T:/FPGA_Projects/Qsys_Projects/Three_Phase_Power_Analyzer/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Subsystem13_block.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582577948833 ""} { "Info" "ISGN_ENTITY_NAME" "1 Subsystem13_block " "Found entity 1: Subsystem13_block" {  } { { "Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Subsystem13_block.vhd" "" { Text "T:/FPGA_Projects/Qsys_Projects/Three_Phase_Power_Analyzer/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Subsystem13_block.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582577948833 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582577948833 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "generated_hdl/hdl_prj/hdlsrc/threesines_drsaher/subsystem13.vhd 2 1 " "Found 2 design units, including 1 entities, in source file generated_hdl/hdl_prj/hdlsrc/threesines_drsaher/subsystem13.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Subsystem13-rtl " "Found design unit 1: Subsystem13-rtl" {  } { { "Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Subsystem13.vhd" "" { Text "T:/FPGA_Projects/Qsys_Projects/Three_Phase_Power_Analyzer/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Subsystem13.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582577948856 ""} { "Info" "ISGN_ENTITY_NAME" "1 Subsystem13 " "Found entity 1: Subsystem13" {  } { { "Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Subsystem13.vhd" "" { Text "T:/FPGA_Projects/Qsys_Projects/Three_Phase_Power_Analyzer/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Subsystem13.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582577948856 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582577948856 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "generated_hdl/hdl_prj/hdlsrc/threesines_drsaher/subsystem12_block3.vhd 2 1 " "Found 2 design units, including 1 entities, in source file generated_hdl/hdl_prj/hdlsrc/threesines_drsaher/subsystem12_block3.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Subsystem12_block3-rtl " "Found design unit 1: Subsystem12_block3-rtl" {  } { { "Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Subsystem12_block3.vhd" "" { Text "T:/FPGA_Projects/Qsys_Projects/Three_Phase_Power_Analyzer/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Subsystem12_block3.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582577948876 ""} { "Info" "ISGN_ENTITY_NAME" "1 Subsystem12_block3 " "Found entity 1: Subsystem12_block3" {  } { { "Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Subsystem12_block3.vhd" "" { Text "T:/FPGA_Projects/Qsys_Projects/Three_Phase_Power_Analyzer/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Subsystem12_block3.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582577948876 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582577948876 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "generated_hdl/hdl_prj/hdlsrc/threesines_drsaher/subsystem12_block2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file generated_hdl/hdl_prj/hdlsrc/threesines_drsaher/subsystem12_block2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Subsystem12_block2-rtl " "Found design unit 1: Subsystem12_block2-rtl" {  } { { "Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Subsystem12_block2.vhd" "" { Text "T:/FPGA_Projects/Qsys_Projects/Three_Phase_Power_Analyzer/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Subsystem12_block2.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582577948889 ""} { "Info" "ISGN_ENTITY_NAME" "1 Subsystem12_block2 " "Found entity 1: Subsystem12_block2" {  } { { "Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Subsystem12_block2.vhd" "" { Text "T:/FPGA_Projects/Qsys_Projects/Three_Phase_Power_Analyzer/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Subsystem12_block2.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582577948889 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582577948889 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "generated_hdl/hdl_prj/hdlsrc/threesines_drsaher/subsystem12_block1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file generated_hdl/hdl_prj/hdlsrc/threesines_drsaher/subsystem12_block1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Subsystem12_block1-rtl " "Found design unit 1: Subsystem12_block1-rtl" {  } { { "Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Subsystem12_block1.vhd" "" { Text "T:/FPGA_Projects/Qsys_Projects/Three_Phase_Power_Analyzer/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Subsystem12_block1.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582577948902 ""} { "Info" "ISGN_ENTITY_NAME" "1 Subsystem12_block1 " "Found entity 1: Subsystem12_block1" {  } { { "Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Subsystem12_block1.vhd" "" { Text "T:/FPGA_Projects/Qsys_Projects/Three_Phase_Power_Analyzer/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Subsystem12_block1.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582577948902 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582577948902 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "generated_hdl/hdl_prj/hdlsrc/threesines_drsaher/subsystem12_block.vhd 2 1 " "Found 2 design units, including 1 entities, in source file generated_hdl/hdl_prj/hdlsrc/threesines_drsaher/subsystem12_block.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Subsystem12_block-rtl " "Found design unit 1: Subsystem12_block-rtl" {  } { { "Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Subsystem12_block.vhd" "" { Text "T:/FPGA_Projects/Qsys_Projects/Three_Phase_Power_Analyzer/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Subsystem12_block.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582577948914 ""} { "Info" "ISGN_ENTITY_NAME" "1 Subsystem12_block " "Found entity 1: Subsystem12_block" {  } { { "Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Subsystem12_block.vhd" "" { Text "T:/FPGA_Projects/Qsys_Projects/Three_Phase_Power_Analyzer/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Subsystem12_block.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582577948914 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582577948914 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "generated_hdl/hdl_prj/hdlsrc/threesines_drsaher/subsystem12.vhd 2 1 " "Found 2 design units, including 1 entities, in source file generated_hdl/hdl_prj/hdlsrc/threesines_drsaher/subsystem12.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Subsystem12-rtl " "Found design unit 1: Subsystem12-rtl" {  } { { "Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Subsystem12.vhd" "" { Text "T:/FPGA_Projects/Qsys_Projects/Three_Phase_Power_Analyzer/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Subsystem12.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582577948932 ""} { "Info" "ISGN_ENTITY_NAME" "1 Subsystem12 " "Found entity 1: Subsystem12" {  } { { "Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Subsystem12.vhd" "" { Text "T:/FPGA_Projects/Qsys_Projects/Three_Phase_Power_Analyzer/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Subsystem12.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582577948932 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582577948932 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "generated_hdl/hdl_prj/hdlsrc/threesines_drsaher/subsystem11_block3.vhd 2 1 " "Found 2 design units, including 1 entities, in source file generated_hdl/hdl_prj/hdlsrc/threesines_drsaher/subsystem11_block3.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Subsystem11_block3-rtl " "Found design unit 1: Subsystem11_block3-rtl" {  } { { "Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Subsystem11_block3.vhd" "" { Text "T:/FPGA_Projects/Qsys_Projects/Three_Phase_Power_Analyzer/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Subsystem11_block3.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582577948951 ""} { "Info" "ISGN_ENTITY_NAME" "1 Subsystem11_block3 " "Found entity 1: Subsystem11_block3" {  } { { "Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Subsystem11_block3.vhd" "" { Text "T:/FPGA_Projects/Qsys_Projects/Three_Phase_Power_Analyzer/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Subsystem11_block3.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582577948951 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582577948951 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "generated_hdl/hdl_prj/hdlsrc/threesines_drsaher/subsystem11_block2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file generated_hdl/hdl_prj/hdlsrc/threesines_drsaher/subsystem11_block2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Subsystem11_block2-rtl " "Found design unit 1: Subsystem11_block2-rtl" {  } { { "Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Subsystem11_block2.vhd" "" { Text "T:/FPGA_Projects/Qsys_Projects/Three_Phase_Power_Analyzer/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Subsystem11_block2.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582577948969 ""} { "Info" "ISGN_ENTITY_NAME" "1 Subsystem11_block2 " "Found entity 1: Subsystem11_block2" {  } { { "Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Subsystem11_block2.vhd" "" { Text "T:/FPGA_Projects/Qsys_Projects/Three_Phase_Power_Analyzer/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Subsystem11_block2.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582577948969 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582577948969 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "generated_hdl/hdl_prj/hdlsrc/threesines_drsaher/subsystem11_block1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file generated_hdl/hdl_prj/hdlsrc/threesines_drsaher/subsystem11_block1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Subsystem11_block1-rtl " "Found design unit 1: Subsystem11_block1-rtl" {  } { { "Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Subsystem11_block1.vhd" "" { Text "T:/FPGA_Projects/Qsys_Projects/Three_Phase_Power_Analyzer/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Subsystem11_block1.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582577948986 ""} { "Info" "ISGN_ENTITY_NAME" "1 Subsystem11_block1 " "Found entity 1: Subsystem11_block1" {  } { { "Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Subsystem11_block1.vhd" "" { Text "T:/FPGA_Projects/Qsys_Projects/Three_Phase_Power_Analyzer/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Subsystem11_block1.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582577948986 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582577948986 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "generated_hdl/hdl_prj/hdlsrc/threesines_drsaher/subsystem11_block.vhd 2 1 " "Found 2 design units, including 1 entities, in source file generated_hdl/hdl_prj/hdlsrc/threesines_drsaher/subsystem11_block.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Subsystem11_block-rtl " "Found design unit 1: Subsystem11_block-rtl" {  } { { "Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Subsystem11_block.vhd" "" { Text "T:/FPGA_Projects/Qsys_Projects/Three_Phase_Power_Analyzer/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Subsystem11_block.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582577949007 ""} { "Info" "ISGN_ENTITY_NAME" "1 Subsystem11_block " "Found entity 1: Subsystem11_block" {  } { { "Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Subsystem11_block.vhd" "" { Text "T:/FPGA_Projects/Qsys_Projects/Three_Phase_Power_Analyzer/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Subsystem11_block.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582577949007 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582577949007 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "generated_hdl/hdl_prj/hdlsrc/threesines_drsaher/subsystem11.vhd 2 1 " "Found 2 design units, including 1 entities, in source file generated_hdl/hdl_prj/hdlsrc/threesines_drsaher/subsystem11.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Subsystem11-rtl " "Found design unit 1: Subsystem11-rtl" {  } { { "Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Subsystem11.vhd" "" { Text "T:/FPGA_Projects/Qsys_Projects/Three_Phase_Power_Analyzer/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Subsystem11.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582577949029 ""} { "Info" "ISGN_ENTITY_NAME" "1 Subsystem11 " "Found entity 1: Subsystem11" {  } { { "Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Subsystem11.vhd" "" { Text "T:/FPGA_Projects/Qsys_Projects/Three_Phase_Power_Analyzer/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Subsystem11.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582577949029 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582577949029 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "generated_hdl/hdl_prj/hdlsrc/threesines_drsaher/subsystem10_block3.vhd 2 1 " "Found 2 design units, including 1 entities, in source file generated_hdl/hdl_prj/hdlsrc/threesines_drsaher/subsystem10_block3.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Subsystem10_block3-rtl " "Found design unit 1: Subsystem10_block3-rtl" {  } { { "Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Subsystem10_block3.vhd" "" { Text "T:/FPGA_Projects/Qsys_Projects/Three_Phase_Power_Analyzer/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Subsystem10_block3.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582577949054 ""} { "Info" "ISGN_ENTITY_NAME" "1 Subsystem10_block3 " "Found entity 1: Subsystem10_block3" {  } { { "Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Subsystem10_block3.vhd" "" { Text "T:/FPGA_Projects/Qsys_Projects/Three_Phase_Power_Analyzer/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Subsystem10_block3.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582577949054 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582577949054 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "generated_hdl/hdl_prj/hdlsrc/threesines_drsaher/subsystem10_block2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file generated_hdl/hdl_prj/hdlsrc/threesines_drsaher/subsystem10_block2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Subsystem10_block2-rtl " "Found design unit 1: Subsystem10_block2-rtl" {  } { { "Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Subsystem10_block2.vhd" "" { Text "T:/FPGA_Projects/Qsys_Projects/Three_Phase_Power_Analyzer/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Subsystem10_block2.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582577949091 ""} { "Info" "ISGN_ENTITY_NAME" "1 Subsystem10_block2 " "Found entity 1: Subsystem10_block2" {  } { { "Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Subsystem10_block2.vhd" "" { Text "T:/FPGA_Projects/Qsys_Projects/Three_Phase_Power_Analyzer/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Subsystem10_block2.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582577949091 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582577949091 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "generated_hdl/hdl_prj/hdlsrc/threesines_drsaher/subsystem10_block1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file generated_hdl/hdl_prj/hdlsrc/threesines_drsaher/subsystem10_block1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Subsystem10_block1-rtl " "Found design unit 1: Subsystem10_block1-rtl" {  } { { "Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Subsystem10_block1.vhd" "" { Text "T:/FPGA_Projects/Qsys_Projects/Three_Phase_Power_Analyzer/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Subsystem10_block1.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582577949108 ""} { "Info" "ISGN_ENTITY_NAME" "1 Subsystem10_block1 " "Found entity 1: Subsystem10_block1" {  } { { "Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Subsystem10_block1.vhd" "" { Text "T:/FPGA_Projects/Qsys_Projects/Three_Phase_Power_Analyzer/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Subsystem10_block1.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582577949108 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582577949108 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "generated_hdl/hdl_prj/hdlsrc/threesines_drsaher/subsystem10_block.vhd 2 1 " "Found 2 design units, including 1 entities, in source file generated_hdl/hdl_prj/hdlsrc/threesines_drsaher/subsystem10_block.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Subsystem10_block-rtl " "Found design unit 1: Subsystem10_block-rtl" {  } { { "Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Subsystem10_block.vhd" "" { Text "T:/FPGA_Projects/Qsys_Projects/Three_Phase_Power_Analyzer/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Subsystem10_block.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582577949125 ""} { "Info" "ISGN_ENTITY_NAME" "1 Subsystem10_block " "Found entity 1: Subsystem10_block" {  } { { "Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Subsystem10_block.vhd" "" { Text "T:/FPGA_Projects/Qsys_Projects/Three_Phase_Power_Analyzer/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Subsystem10_block.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582577949125 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582577949125 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "generated_hdl/hdl_prj/hdlsrc/threesines_drsaher/subsystem10.vhd 2 1 " "Found 2 design units, including 1 entities, in source file generated_hdl/hdl_prj/hdlsrc/threesines_drsaher/subsystem10.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Subsystem10-rtl " "Found design unit 1: Subsystem10-rtl" {  } { { "Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Subsystem10.vhd" "" { Text "T:/FPGA_Projects/Qsys_Projects/Three_Phase_Power_Analyzer/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Subsystem10.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582577949137 ""} { "Info" "ISGN_ENTITY_NAME" "1 Subsystem10 " "Found entity 1: Subsystem10" {  } { { "Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Subsystem10.vhd" "" { Text "T:/FPGA_Projects/Qsys_Projects/Three_Phase_Power_Analyzer/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Subsystem10.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582577949137 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582577949137 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "generated_hdl/hdl_prj/hdlsrc/threesines_drsaher/subsystem9_block3.vhd 2 1 " "Found 2 design units, including 1 entities, in source file generated_hdl/hdl_prj/hdlsrc/threesines_drsaher/subsystem9_block3.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Subsystem9_block3-rtl " "Found design unit 1: Subsystem9_block3-rtl" {  } { { "Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Subsystem9_block3.vhd" "" { Text "T:/FPGA_Projects/Qsys_Projects/Three_Phase_Power_Analyzer/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Subsystem9_block3.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582577949159 ""} { "Info" "ISGN_ENTITY_NAME" "1 Subsystem9_block3 " "Found entity 1: Subsystem9_block3" {  } { { "Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Subsystem9_block3.vhd" "" { Text "T:/FPGA_Projects/Qsys_Projects/Three_Phase_Power_Analyzer/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Subsystem9_block3.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582577949159 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582577949159 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "generated_hdl/hdl_prj/hdlsrc/threesines_drsaher/subsystem9_block2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file generated_hdl/hdl_prj/hdlsrc/threesines_drsaher/subsystem9_block2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Subsystem9_block2-rtl " "Found design unit 1: Subsystem9_block2-rtl" {  } { { "Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Subsystem9_block2.vhd" "" { Text "T:/FPGA_Projects/Qsys_Projects/Three_Phase_Power_Analyzer/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Subsystem9_block2.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582577949171 ""} { "Info" "ISGN_ENTITY_NAME" "1 Subsystem9_block2 " "Found entity 1: Subsystem9_block2" {  } { { "Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Subsystem9_block2.vhd" "" { Text "T:/FPGA_Projects/Qsys_Projects/Three_Phase_Power_Analyzer/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Subsystem9_block2.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582577949171 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582577949171 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "generated_hdl/hdl_prj/hdlsrc/threesines_drsaher/subsystem9_block1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file generated_hdl/hdl_prj/hdlsrc/threesines_drsaher/subsystem9_block1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Subsystem9_block1-rtl " "Found design unit 1: Subsystem9_block1-rtl" {  } { { "Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Subsystem9_block1.vhd" "" { Text "T:/FPGA_Projects/Qsys_Projects/Three_Phase_Power_Analyzer/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Subsystem9_block1.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582577949184 ""} { "Info" "ISGN_ENTITY_NAME" "1 Subsystem9_block1 " "Found entity 1: Subsystem9_block1" {  } { { "Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Subsystem9_block1.vhd" "" { Text "T:/FPGA_Projects/Qsys_Projects/Three_Phase_Power_Analyzer/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Subsystem9_block1.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582577949184 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582577949184 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "generated_hdl/hdl_prj/hdlsrc/threesines_drsaher/subsystem9_block.vhd 2 1 " "Found 2 design units, including 1 entities, in source file generated_hdl/hdl_prj/hdlsrc/threesines_drsaher/subsystem9_block.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Subsystem9_block-rtl " "Found design unit 1: Subsystem9_block-rtl" {  } { { "Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Subsystem9_block.vhd" "" { Text "T:/FPGA_Projects/Qsys_Projects/Three_Phase_Power_Analyzer/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Subsystem9_block.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582577949206 ""} { "Info" "ISGN_ENTITY_NAME" "1 Subsystem9_block " "Found entity 1: Subsystem9_block" {  } { { "Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Subsystem9_block.vhd" "" { Text "T:/FPGA_Projects/Qsys_Projects/Three_Phase_Power_Analyzer/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Subsystem9_block.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582577949206 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582577949206 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "generated_hdl/hdl_prj/hdlsrc/threesines_drsaher/subsystem9.vhd 2 1 " "Found 2 design units, including 1 entities, in source file generated_hdl/hdl_prj/hdlsrc/threesines_drsaher/subsystem9.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Subsystem9-rtl " "Found design unit 1: Subsystem9-rtl" {  } { { "Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Subsystem9.vhd" "" { Text "T:/FPGA_Projects/Qsys_Projects/Three_Phase_Power_Analyzer/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Subsystem9.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582577949220 ""} { "Info" "ISGN_ENTITY_NAME" "1 Subsystem9 " "Found entity 1: Subsystem9" {  } { { "Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Subsystem9.vhd" "" { Text "T:/FPGA_Projects/Qsys_Projects/Three_Phase_Power_Analyzer/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Subsystem9.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582577949220 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582577949220 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "generated_hdl/hdl_prj/hdlsrc/threesines_drsaher/subsystem8_block3.vhd 2 1 " "Found 2 design units, including 1 entities, in source file generated_hdl/hdl_prj/hdlsrc/threesines_drsaher/subsystem8_block3.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Subsystem8_block3-rtl " "Found design unit 1: Subsystem8_block3-rtl" {  } { { "Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Subsystem8_block3.vhd" "" { Text "T:/FPGA_Projects/Qsys_Projects/Three_Phase_Power_Analyzer/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Subsystem8_block3.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582577949236 ""} { "Info" "ISGN_ENTITY_NAME" "1 Subsystem8_block3 " "Found entity 1: Subsystem8_block3" {  } { { "Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Subsystem8_block3.vhd" "" { Text "T:/FPGA_Projects/Qsys_Projects/Three_Phase_Power_Analyzer/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Subsystem8_block3.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582577949236 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582577949236 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "generated_hdl/hdl_prj/hdlsrc/threesines_drsaher/subsystem8_block2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file generated_hdl/hdl_prj/hdlsrc/threesines_drsaher/subsystem8_block2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Subsystem8_block2-rtl " "Found design unit 1: Subsystem8_block2-rtl" {  } { { "Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Subsystem8_block2.vhd" "" { Text "T:/FPGA_Projects/Qsys_Projects/Three_Phase_Power_Analyzer/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Subsystem8_block2.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582577949246 ""} { "Info" "ISGN_ENTITY_NAME" "1 Subsystem8_block2 " "Found entity 1: Subsystem8_block2" {  } { { "Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Subsystem8_block2.vhd" "" { Text "T:/FPGA_Projects/Qsys_Projects/Three_Phase_Power_Analyzer/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Subsystem8_block2.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582577949246 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582577949246 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "generated_hdl/hdl_prj/hdlsrc/threesines_drsaher/subsystem8_block1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file generated_hdl/hdl_prj/hdlsrc/threesines_drsaher/subsystem8_block1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Subsystem8_block1-rtl " "Found design unit 1: Subsystem8_block1-rtl" {  } { { "Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Subsystem8_block1.vhd" "" { Text "T:/FPGA_Projects/Qsys_Projects/Three_Phase_Power_Analyzer/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Subsystem8_block1.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582577949261 ""} { "Info" "ISGN_ENTITY_NAME" "1 Subsystem8_block1 " "Found entity 1: Subsystem8_block1" {  } { { "Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Subsystem8_block1.vhd" "" { Text "T:/FPGA_Projects/Qsys_Projects/Three_Phase_Power_Analyzer/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Subsystem8_block1.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582577949261 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582577949261 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "generated_hdl/hdl_prj/hdlsrc/threesines_drsaher/subsystem8_block.vhd 2 1 " "Found 2 design units, including 1 entities, in source file generated_hdl/hdl_prj/hdlsrc/threesines_drsaher/subsystem8_block.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Subsystem8_block-rtl " "Found design unit 1: Subsystem8_block-rtl" {  } { { "Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Subsystem8_block.vhd" "" { Text "T:/FPGA_Projects/Qsys_Projects/Three_Phase_Power_Analyzer/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Subsystem8_block.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582577949276 ""} { "Info" "ISGN_ENTITY_NAME" "1 Subsystem8_block " "Found entity 1: Subsystem8_block" {  } { { "Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Subsystem8_block.vhd" "" { Text "T:/FPGA_Projects/Qsys_Projects/Three_Phase_Power_Analyzer/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Subsystem8_block.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582577949276 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582577949276 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "generated_hdl/hdl_prj/hdlsrc/threesines_drsaher/subsystem8.vhd 2 1 " "Found 2 design units, including 1 entities, in source file generated_hdl/hdl_prj/hdlsrc/threesines_drsaher/subsystem8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Subsystem8-rtl " "Found design unit 1: Subsystem8-rtl" {  } { { "Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Subsystem8.vhd" "" { Text "T:/FPGA_Projects/Qsys_Projects/Three_Phase_Power_Analyzer/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Subsystem8.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582577949296 ""} { "Info" "ISGN_ENTITY_NAME" "1 Subsystem8 " "Found entity 1: Subsystem8" {  } { { "Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Subsystem8.vhd" "" { Text "T:/FPGA_Projects/Qsys_Projects/Three_Phase_Power_Analyzer/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Subsystem8.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582577949296 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582577949296 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "generated_hdl/hdl_prj/hdlsrc/threesines_drsaher/subsystem7_block3.vhd 2 1 " "Found 2 design units, including 1 entities, in source file generated_hdl/hdl_prj/hdlsrc/threesines_drsaher/subsystem7_block3.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Subsystem7_block3-rtl " "Found design unit 1: Subsystem7_block3-rtl" {  } { { "Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Subsystem7_block3.vhd" "" { Text "T:/FPGA_Projects/Qsys_Projects/Three_Phase_Power_Analyzer/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Subsystem7_block3.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582577949309 ""} { "Info" "ISGN_ENTITY_NAME" "1 Subsystem7_block3 " "Found entity 1: Subsystem7_block3" {  } { { "Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Subsystem7_block3.vhd" "" { Text "T:/FPGA_Projects/Qsys_Projects/Three_Phase_Power_Analyzer/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Subsystem7_block3.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582577949309 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582577949309 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "generated_hdl/hdl_prj/hdlsrc/threesines_drsaher/subsystem7_block2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file generated_hdl/hdl_prj/hdlsrc/threesines_drsaher/subsystem7_block2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Subsystem7_block2-rtl " "Found design unit 1: Subsystem7_block2-rtl" {  } { { "Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Subsystem7_block2.vhd" "" { Text "T:/FPGA_Projects/Qsys_Projects/Three_Phase_Power_Analyzer/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Subsystem7_block2.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582577949320 ""} { "Info" "ISGN_ENTITY_NAME" "1 Subsystem7_block2 " "Found entity 1: Subsystem7_block2" {  } { { "Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Subsystem7_block2.vhd" "" { Text "T:/FPGA_Projects/Qsys_Projects/Three_Phase_Power_Analyzer/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Subsystem7_block2.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582577949320 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582577949320 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "generated_hdl/hdl_prj/hdlsrc/threesines_drsaher/subsystem7_block1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file generated_hdl/hdl_prj/hdlsrc/threesines_drsaher/subsystem7_block1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Subsystem7_block1-rtl " "Found design unit 1: Subsystem7_block1-rtl" {  } { { "Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Subsystem7_block1.vhd" "" { Text "T:/FPGA_Projects/Qsys_Projects/Three_Phase_Power_Analyzer/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Subsystem7_block1.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582577949330 ""} { "Info" "ISGN_ENTITY_NAME" "1 Subsystem7_block1 " "Found entity 1: Subsystem7_block1" {  } { { "Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Subsystem7_block1.vhd" "" { Text "T:/FPGA_Projects/Qsys_Projects/Three_Phase_Power_Analyzer/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Subsystem7_block1.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582577949330 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582577949330 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "generated_hdl/hdl_prj/hdlsrc/threesines_drsaher/subsystem7_block.vhd 2 1 " "Found 2 design units, including 1 entities, in source file generated_hdl/hdl_prj/hdlsrc/threesines_drsaher/subsystem7_block.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Subsystem7_block-rtl " "Found design unit 1: Subsystem7_block-rtl" {  } { { "Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Subsystem7_block.vhd" "" { Text "T:/FPGA_Projects/Qsys_Projects/Three_Phase_Power_Analyzer/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Subsystem7_block.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582577949342 ""} { "Info" "ISGN_ENTITY_NAME" "1 Subsystem7_block " "Found entity 1: Subsystem7_block" {  } { { "Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Subsystem7_block.vhd" "" { Text "T:/FPGA_Projects/Qsys_Projects/Three_Phase_Power_Analyzer/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Subsystem7_block.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582577949342 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582577949342 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "generated_hdl/hdl_prj/hdlsrc/threesines_drsaher/subsystem7.vhd 2 1 " "Found 2 design units, including 1 entities, in source file generated_hdl/hdl_prj/hdlsrc/threesines_drsaher/subsystem7.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Subsystem7-rtl " "Found design unit 1: Subsystem7-rtl" {  } { { "Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Subsystem7.vhd" "" { Text "T:/FPGA_Projects/Qsys_Projects/Three_Phase_Power_Analyzer/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Subsystem7.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582577949374 ""} { "Info" "ISGN_ENTITY_NAME" "1 Subsystem7 " "Found entity 1: Subsystem7" {  } { { "Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Subsystem7.vhd" "" { Text "T:/FPGA_Projects/Qsys_Projects/Three_Phase_Power_Analyzer/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Subsystem7.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582577949374 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582577949374 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "generated_hdl/hdl_prj/hdlsrc/threesines_drsaher/subsystem6_block3.vhd 2 1 " "Found 2 design units, including 1 entities, in source file generated_hdl/hdl_prj/hdlsrc/threesines_drsaher/subsystem6_block3.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Subsystem6_block3-rtl " "Found design unit 1: Subsystem6_block3-rtl" {  } { { "Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Subsystem6_block3.vhd" "" { Text "T:/FPGA_Projects/Qsys_Projects/Three_Phase_Power_Analyzer/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Subsystem6_block3.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582577949388 ""} { "Info" "ISGN_ENTITY_NAME" "1 Subsystem6_block3 " "Found entity 1: Subsystem6_block3" {  } { { "Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Subsystem6_block3.vhd" "" { Text "T:/FPGA_Projects/Qsys_Projects/Three_Phase_Power_Analyzer/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Subsystem6_block3.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582577949388 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582577949388 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "generated_hdl/hdl_prj/hdlsrc/threesines_drsaher/subsystem6_block2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file generated_hdl/hdl_prj/hdlsrc/threesines_drsaher/subsystem6_block2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Subsystem6_block2-rtl " "Found design unit 1: Subsystem6_block2-rtl" {  } { { "Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Subsystem6_block2.vhd" "" { Text "T:/FPGA_Projects/Qsys_Projects/Three_Phase_Power_Analyzer/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Subsystem6_block2.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582577949401 ""} { "Info" "ISGN_ENTITY_NAME" "1 Subsystem6_block2 " "Found entity 1: Subsystem6_block2" {  } { { "Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Subsystem6_block2.vhd" "" { Text "T:/FPGA_Projects/Qsys_Projects/Three_Phase_Power_Analyzer/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Subsystem6_block2.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582577949401 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582577949401 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "generated_hdl/hdl_prj/hdlsrc/threesines_drsaher/subsystem6_block1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file generated_hdl/hdl_prj/hdlsrc/threesines_drsaher/subsystem6_block1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Subsystem6_block1-rtl " "Found design unit 1: Subsystem6_block1-rtl" {  } { { "Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Subsystem6_block1.vhd" "" { Text "T:/FPGA_Projects/Qsys_Projects/Three_Phase_Power_Analyzer/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Subsystem6_block1.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582577949418 ""} { "Info" "ISGN_ENTITY_NAME" "1 Subsystem6_block1 " "Found entity 1: Subsystem6_block1" {  } { { "Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Subsystem6_block1.vhd" "" { Text "T:/FPGA_Projects/Qsys_Projects/Three_Phase_Power_Analyzer/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Subsystem6_block1.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582577949418 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582577949418 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "generated_hdl/hdl_prj/hdlsrc/threesines_drsaher/subsystem6_block.vhd 2 1 " "Found 2 design units, including 1 entities, in source file generated_hdl/hdl_prj/hdlsrc/threesines_drsaher/subsystem6_block.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Subsystem6_block-rtl " "Found design unit 1: Subsystem6_block-rtl" {  } { { "Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Subsystem6_block.vhd" "" { Text "T:/FPGA_Projects/Qsys_Projects/Three_Phase_Power_Analyzer/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Subsystem6_block.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582577949436 ""} { "Info" "ISGN_ENTITY_NAME" "1 Subsystem6_block " "Found entity 1: Subsystem6_block" {  } { { "Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Subsystem6_block.vhd" "" { Text "T:/FPGA_Projects/Qsys_Projects/Three_Phase_Power_Analyzer/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Subsystem6_block.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582577949436 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582577949436 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "generated_hdl/hdl_prj/hdlsrc/threesines_drsaher/subsystem6.vhd 2 1 " "Found 2 design units, including 1 entities, in source file generated_hdl/hdl_prj/hdlsrc/threesines_drsaher/subsystem6.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Subsystem6-rtl " "Found design unit 1: Subsystem6-rtl" {  } { { "Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Subsystem6.vhd" "" { Text "T:/FPGA_Projects/Qsys_Projects/Three_Phase_Power_Analyzer/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Subsystem6.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582577949451 ""} { "Info" "ISGN_ENTITY_NAME" "1 Subsystem6 " "Found entity 1: Subsystem6" {  } { { "Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Subsystem6.vhd" "" { Text "T:/FPGA_Projects/Qsys_Projects/Three_Phase_Power_Analyzer/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Subsystem6.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582577949451 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582577949451 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "generated_hdl/hdl_prj/hdlsrc/threesines_drsaher/subsystem5_block3.vhd 2 1 " "Found 2 design units, including 1 entities, in source file generated_hdl/hdl_prj/hdlsrc/threesines_drsaher/subsystem5_block3.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Subsystem5_block3-rtl " "Found design unit 1: Subsystem5_block3-rtl" {  } { { "Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Subsystem5_block3.vhd" "" { Text "T:/FPGA_Projects/Qsys_Projects/Three_Phase_Power_Analyzer/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Subsystem5_block3.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582577949465 ""} { "Info" "ISGN_ENTITY_NAME" "1 Subsystem5_block3 " "Found entity 1: Subsystem5_block3" {  } { { "Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Subsystem5_block3.vhd" "" { Text "T:/FPGA_Projects/Qsys_Projects/Three_Phase_Power_Analyzer/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Subsystem5_block3.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582577949465 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582577949465 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "generated_hdl/hdl_prj/hdlsrc/threesines_drsaher/subsystem5_block2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file generated_hdl/hdl_prj/hdlsrc/threesines_drsaher/subsystem5_block2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Subsystem5_block2-rtl " "Found design unit 1: Subsystem5_block2-rtl" {  } { { "Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Subsystem5_block2.vhd" "" { Text "T:/FPGA_Projects/Qsys_Projects/Three_Phase_Power_Analyzer/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Subsystem5_block2.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582577949478 ""} { "Info" "ISGN_ENTITY_NAME" "1 Subsystem5_block2 " "Found entity 1: Subsystem5_block2" {  } { { "Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Subsystem5_block2.vhd" "" { Text "T:/FPGA_Projects/Qsys_Projects/Three_Phase_Power_Analyzer/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Subsystem5_block2.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582577949478 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582577949478 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "generated_hdl/hdl_prj/hdlsrc/threesines_drsaher/subsystem5_block1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file generated_hdl/hdl_prj/hdlsrc/threesines_drsaher/subsystem5_block1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Subsystem5_block1-rtl " "Found design unit 1: Subsystem5_block1-rtl" {  } { { "Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Subsystem5_block1.vhd" "" { Text "T:/FPGA_Projects/Qsys_Projects/Three_Phase_Power_Analyzer/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Subsystem5_block1.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582577949494 ""} { "Info" "ISGN_ENTITY_NAME" "1 Subsystem5_block1 " "Found entity 1: Subsystem5_block1" {  } { { "Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Subsystem5_block1.vhd" "" { Text "T:/FPGA_Projects/Qsys_Projects/Three_Phase_Power_Analyzer/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Subsystem5_block1.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582577949494 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582577949494 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "generated_hdl/hdl_prj/hdlsrc/threesines_drsaher/subsystem5_block.vhd 2 1 " "Found 2 design units, including 1 entities, in source file generated_hdl/hdl_prj/hdlsrc/threesines_drsaher/subsystem5_block.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Subsystem5_block-rtl " "Found design unit 1: Subsystem5_block-rtl" {  } { { "Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Subsystem5_block.vhd" "" { Text "T:/FPGA_Projects/Qsys_Projects/Three_Phase_Power_Analyzer/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Subsystem5_block.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582577949508 ""} { "Info" "ISGN_ENTITY_NAME" "1 Subsystem5_block " "Found entity 1: Subsystem5_block" {  } { { "Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Subsystem5_block.vhd" "" { Text "T:/FPGA_Projects/Qsys_Projects/Three_Phase_Power_Analyzer/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Subsystem5_block.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582577949508 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582577949508 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "generated_hdl/hdl_prj/hdlsrc/threesines_drsaher/subsystem5.vhd 2 1 " "Found 2 design units, including 1 entities, in source file generated_hdl/hdl_prj/hdlsrc/threesines_drsaher/subsystem5.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Subsystem5-rtl " "Found design unit 1: Subsystem5-rtl" {  } { { "Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Subsystem5.vhd" "" { Text "T:/FPGA_Projects/Qsys_Projects/Three_Phase_Power_Analyzer/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Subsystem5.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582577949523 ""} { "Info" "ISGN_ENTITY_NAME" "1 Subsystem5 " "Found entity 1: Subsystem5" {  } { { "Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Subsystem5.vhd" "" { Text "T:/FPGA_Projects/Qsys_Projects/Three_Phase_Power_Analyzer/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Subsystem5.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582577949523 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582577949523 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "generated_hdl/hdl_prj/hdlsrc/threesines_drsaher/subsystem4_block3.vhd 2 1 " "Found 2 design units, including 1 entities, in source file generated_hdl/hdl_prj/hdlsrc/threesines_drsaher/subsystem4_block3.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Subsystem4_block3-rtl " "Found design unit 1: Subsystem4_block3-rtl" {  } { { "Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Subsystem4_block3.vhd" "" { Text "T:/FPGA_Projects/Qsys_Projects/Three_Phase_Power_Analyzer/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Subsystem4_block3.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582577949544 ""} { "Info" "ISGN_ENTITY_NAME" "1 Subsystem4_block3 " "Found entity 1: Subsystem4_block3" {  } { { "Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Subsystem4_block3.vhd" "" { Text "T:/FPGA_Projects/Qsys_Projects/Three_Phase_Power_Analyzer/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Subsystem4_block3.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582577949544 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582577949544 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "generated_hdl/hdl_prj/hdlsrc/threesines_drsaher/subsystem4_block2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file generated_hdl/hdl_prj/hdlsrc/threesines_drsaher/subsystem4_block2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Subsystem4_block2-rtl " "Found design unit 1: Subsystem4_block2-rtl" {  } { { "Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Subsystem4_block2.vhd" "" { Text "T:/FPGA_Projects/Qsys_Projects/Three_Phase_Power_Analyzer/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Subsystem4_block2.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582577949555 ""} { "Info" "ISGN_ENTITY_NAME" "1 Subsystem4_block2 " "Found entity 1: Subsystem4_block2" {  } { { "Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Subsystem4_block2.vhd" "" { Text "T:/FPGA_Projects/Qsys_Projects/Three_Phase_Power_Analyzer/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Subsystem4_block2.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582577949555 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582577949555 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "generated_hdl/hdl_prj/hdlsrc/threesines_drsaher/subsystem4_block1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file generated_hdl/hdl_prj/hdlsrc/threesines_drsaher/subsystem4_block1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Subsystem4_block1-rtl " "Found design unit 1: Subsystem4_block1-rtl" {  } { { "Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Subsystem4_block1.vhd" "" { Text "T:/FPGA_Projects/Qsys_Projects/Three_Phase_Power_Analyzer/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Subsystem4_block1.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582577949574 ""} { "Info" "ISGN_ENTITY_NAME" "1 Subsystem4_block1 " "Found entity 1: Subsystem4_block1" {  } { { "Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Subsystem4_block1.vhd" "" { Text "T:/FPGA_Projects/Qsys_Projects/Three_Phase_Power_Analyzer/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Subsystem4_block1.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582577949574 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582577949574 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "generated_hdl/hdl_prj/hdlsrc/threesines_drsaher/subsystem4_block.vhd 2 1 " "Found 2 design units, including 1 entities, in source file generated_hdl/hdl_prj/hdlsrc/threesines_drsaher/subsystem4_block.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Subsystem4_block-rtl " "Found design unit 1: Subsystem4_block-rtl" {  } { { "Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Subsystem4_block.vhd" "" { Text "T:/FPGA_Projects/Qsys_Projects/Three_Phase_Power_Analyzer/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Subsystem4_block.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582577949585 ""} { "Info" "ISGN_ENTITY_NAME" "1 Subsystem4_block " "Found entity 1: Subsystem4_block" {  } { { "Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Subsystem4_block.vhd" "" { Text "T:/FPGA_Projects/Qsys_Projects/Three_Phase_Power_Analyzer/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Subsystem4_block.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582577949585 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582577949585 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "generated_hdl/hdl_prj/hdlsrc/threesines_drsaher/subsystem4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file generated_hdl/hdl_prj/hdlsrc/threesines_drsaher/subsystem4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Subsystem4-rtl " "Found design unit 1: Subsystem4-rtl" {  } { { "Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Subsystem4.vhd" "" { Text "T:/FPGA_Projects/Qsys_Projects/Three_Phase_Power_Analyzer/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Subsystem4.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582577949604 ""} { "Info" "ISGN_ENTITY_NAME" "1 Subsystem4 " "Found entity 1: Subsystem4" {  } { { "Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Subsystem4.vhd" "" { Text "T:/FPGA_Projects/Qsys_Projects/Three_Phase_Power_Analyzer/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Subsystem4.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582577949604 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582577949604 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "generated_hdl/hdl_prj/hdlsrc/threesines_drsaher/subsystem3_block3.vhd 2 1 " "Found 2 design units, including 1 entities, in source file generated_hdl/hdl_prj/hdlsrc/threesines_drsaher/subsystem3_block3.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Subsystem3_block3-rtl " "Found design unit 1: Subsystem3_block3-rtl" {  } { { "Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Subsystem3_block3.vhd" "" { Text "T:/FPGA_Projects/Qsys_Projects/Three_Phase_Power_Analyzer/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Subsystem3_block3.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582577949621 ""} { "Info" "ISGN_ENTITY_NAME" "1 Subsystem3_block3 " "Found entity 1: Subsystem3_block3" {  } { { "Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Subsystem3_block3.vhd" "" { Text "T:/FPGA_Projects/Qsys_Projects/Three_Phase_Power_Analyzer/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Subsystem3_block3.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582577949621 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582577949621 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "generated_hdl/hdl_prj/hdlsrc/threesines_drsaher/subsystem3_block2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file generated_hdl/hdl_prj/hdlsrc/threesines_drsaher/subsystem3_block2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Subsystem3_block2-rtl " "Found design unit 1: Subsystem3_block2-rtl" {  } { { "Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Subsystem3_block2.vhd" "" { Text "T:/FPGA_Projects/Qsys_Projects/Three_Phase_Power_Analyzer/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Subsystem3_block2.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582577949630 ""} { "Info" "ISGN_ENTITY_NAME" "1 Subsystem3_block2 " "Found entity 1: Subsystem3_block2" {  } { { "Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Subsystem3_block2.vhd" "" { Text "T:/FPGA_Projects/Qsys_Projects/Three_Phase_Power_Analyzer/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Subsystem3_block2.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582577949630 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582577949630 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "generated_hdl/hdl_prj/hdlsrc/threesines_drsaher/subsystem3_block1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file generated_hdl/hdl_prj/hdlsrc/threesines_drsaher/subsystem3_block1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Subsystem3_block1-rtl " "Found design unit 1: Subsystem3_block1-rtl" {  } { { "Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Subsystem3_block1.vhd" "" { Text "T:/FPGA_Projects/Qsys_Projects/Three_Phase_Power_Analyzer/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Subsystem3_block1.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582577949651 ""} { "Info" "ISGN_ENTITY_NAME" "1 Subsystem3_block1 " "Found entity 1: Subsystem3_block1" {  } { { "Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Subsystem3_block1.vhd" "" { Text "T:/FPGA_Projects/Qsys_Projects/Three_Phase_Power_Analyzer/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Subsystem3_block1.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582577949651 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582577949651 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "generated_hdl/hdl_prj/hdlsrc/threesines_drsaher/subsystem3_block.vhd 2 1 " "Found 2 design units, including 1 entities, in source file generated_hdl/hdl_prj/hdlsrc/threesines_drsaher/subsystem3_block.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Subsystem3_block-rtl " "Found design unit 1: Subsystem3_block-rtl" {  } { { "Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Subsystem3_block.vhd" "" { Text "T:/FPGA_Projects/Qsys_Projects/Three_Phase_Power_Analyzer/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Subsystem3_block.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582577949666 ""} { "Info" "ISGN_ENTITY_NAME" "1 Subsystem3_block " "Found entity 1: Subsystem3_block" {  } { { "Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Subsystem3_block.vhd" "" { Text "T:/FPGA_Projects/Qsys_Projects/Three_Phase_Power_Analyzer/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Subsystem3_block.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582577949666 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582577949666 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "generated_hdl/hdl_prj/hdlsrc/threesines_drsaher/subsystem3.vhd 2 1 " "Found 2 design units, including 1 entities, in source file generated_hdl/hdl_prj/hdlsrc/threesines_drsaher/subsystem3.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Subsystem3-rtl " "Found design unit 1: Subsystem3-rtl" {  } { { "Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Subsystem3.vhd" "" { Text "T:/FPGA_Projects/Qsys_Projects/Three_Phase_Power_Analyzer/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Subsystem3.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582577949682 ""} { "Info" "ISGN_ENTITY_NAME" "1 Subsystem3 " "Found entity 1: Subsystem3" {  } { { "Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Subsystem3.vhd" "" { Text "T:/FPGA_Projects/Qsys_Projects/Three_Phase_Power_Analyzer/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Subsystem3.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582577949682 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582577949682 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "generated_hdl/hdl_prj/hdlsrc/threesines_drsaher/subsystem2_block3.vhd 2 1 " "Found 2 design units, including 1 entities, in source file generated_hdl/hdl_prj/hdlsrc/threesines_drsaher/subsystem2_block3.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Subsystem2_block3-rtl " "Found design unit 1: Subsystem2_block3-rtl" {  } { { "Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Subsystem2_block3.vhd" "" { Text "T:/FPGA_Projects/Qsys_Projects/Three_Phase_Power_Analyzer/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Subsystem2_block3.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582577949705 ""} { "Info" "ISGN_ENTITY_NAME" "1 Subsystem2_block3 " "Found entity 1: Subsystem2_block3" {  } { { "Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Subsystem2_block3.vhd" "" { Text "T:/FPGA_Projects/Qsys_Projects/Three_Phase_Power_Analyzer/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Subsystem2_block3.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582577949705 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582577949705 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "generated_hdl/hdl_prj/hdlsrc/threesines_drsaher/subsystem2_block2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file generated_hdl/hdl_prj/hdlsrc/threesines_drsaher/subsystem2_block2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Subsystem2_block2-rtl " "Found design unit 1: Subsystem2_block2-rtl" {  } { { "Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Subsystem2_block2.vhd" "" { Text "T:/FPGA_Projects/Qsys_Projects/Three_Phase_Power_Analyzer/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Subsystem2_block2.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582577949718 ""} { "Info" "ISGN_ENTITY_NAME" "1 Subsystem2_block2 " "Found entity 1: Subsystem2_block2" {  } { { "Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Subsystem2_block2.vhd" "" { Text "T:/FPGA_Projects/Qsys_Projects/Three_Phase_Power_Analyzer/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Subsystem2_block2.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582577949718 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582577949718 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "generated_hdl/hdl_prj/hdlsrc/threesines_drsaher/subsystem2_block1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file generated_hdl/hdl_prj/hdlsrc/threesines_drsaher/subsystem2_block1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Subsystem2_block1-rtl " "Found design unit 1: Subsystem2_block1-rtl" {  } { { "Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Subsystem2_block1.vhd" "" { Text "T:/FPGA_Projects/Qsys_Projects/Three_Phase_Power_Analyzer/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Subsystem2_block1.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582577949731 ""} { "Info" "ISGN_ENTITY_NAME" "1 Subsystem2_block1 " "Found entity 1: Subsystem2_block1" {  } { { "Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Subsystem2_block1.vhd" "" { Text "T:/FPGA_Projects/Qsys_Projects/Three_Phase_Power_Analyzer/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Subsystem2_block1.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582577949731 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582577949731 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "generated_hdl/hdl_prj/hdlsrc/threesines_drsaher/subsystem2_block.vhd 2 1 " "Found 2 design units, including 1 entities, in source file generated_hdl/hdl_prj/hdlsrc/threesines_drsaher/subsystem2_block.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Subsystem2_block-rtl " "Found design unit 1: Subsystem2_block-rtl" {  } { { "Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Subsystem2_block.vhd" "" { Text "T:/FPGA_Projects/Qsys_Projects/Three_Phase_Power_Analyzer/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Subsystem2_block.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582577949746 ""} { "Info" "ISGN_ENTITY_NAME" "1 Subsystem2_block " "Found entity 1: Subsystem2_block" {  } { { "Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Subsystem2_block.vhd" "" { Text "T:/FPGA_Projects/Qsys_Projects/Three_Phase_Power_Analyzer/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Subsystem2_block.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582577949746 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582577949746 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "generated_hdl/hdl_prj/hdlsrc/threesines_drsaher/subsystem2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file generated_hdl/hdl_prj/hdlsrc/threesines_drsaher/subsystem2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Subsystem2-rtl " "Found design unit 1: Subsystem2-rtl" {  } { { "Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Subsystem2.vhd" "" { Text "T:/FPGA_Projects/Qsys_Projects/Three_Phase_Power_Analyzer/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Subsystem2.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582577949767 ""} { "Info" "ISGN_ENTITY_NAME" "1 Subsystem2 " "Found entity 1: Subsystem2" {  } { { "Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Subsystem2.vhd" "" { Text "T:/FPGA_Projects/Qsys_Projects/Three_Phase_Power_Analyzer/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Subsystem2.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582577949767 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582577949767 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "generated_hdl/hdl_prj/hdlsrc/threesines_drsaher/subsystem1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file generated_hdl/hdl_prj/hdlsrc/threesines_drsaher/subsystem1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Subsystem1-rtl " "Found design unit 1: Subsystem1-rtl" {  } { { "Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Subsystem1.vhd" "" { Text "T:/FPGA_Projects/Qsys_Projects/Three_Phase_Power_Analyzer/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Subsystem1.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582577949786 ""} { "Info" "ISGN_ENTITY_NAME" "1 Subsystem1 " "Found entity 1: Subsystem1" {  } { { "Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Subsystem1.vhd" "" { Text "T:/FPGA_Projects/Qsys_Projects/Three_Phase_Power_Analyzer/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Subsystem1.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582577949786 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582577949786 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "generated_hdl/hdl_prj/hdlsrc/threesines_drsaher/subsystem_block3.vhd 2 1 " "Found 2 design units, including 1 entities, in source file generated_hdl/hdl_prj/hdlsrc/threesines_drsaher/subsystem_block3.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Subsystem_block3-rtl " "Found design unit 1: Subsystem_block3-rtl" {  } { { "Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Subsystem_block3.vhd" "" { Text "T:/FPGA_Projects/Qsys_Projects/Three_Phase_Power_Analyzer/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Subsystem_block3.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582577949802 ""} { "Info" "ISGN_ENTITY_NAME" "1 Subsystem_block3 " "Found entity 1: Subsystem_block3" {  } { { "Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Subsystem_block3.vhd" "" { Text "T:/FPGA_Projects/Qsys_Projects/Three_Phase_Power_Analyzer/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Subsystem_block3.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582577949802 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582577949802 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "generated_hdl/hdl_prj/hdlsrc/threesines_drsaher/subsystem_block2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file generated_hdl/hdl_prj/hdlsrc/threesines_drsaher/subsystem_block2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Subsystem_block2-rtl " "Found design unit 1: Subsystem_block2-rtl" {  } { { "Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Subsystem_block2.vhd" "" { Text "T:/FPGA_Projects/Qsys_Projects/Three_Phase_Power_Analyzer/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Subsystem_block2.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582577949818 ""} { "Info" "ISGN_ENTITY_NAME" "1 Subsystem_block2 " "Found entity 1: Subsystem_block2" {  } { { "Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Subsystem_block2.vhd" "" { Text "T:/FPGA_Projects/Qsys_Projects/Three_Phase_Power_Analyzer/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Subsystem_block2.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582577949818 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582577949818 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "generated_hdl/hdl_prj/hdlsrc/threesines_drsaher/subsystem_block1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file generated_hdl/hdl_prj/hdlsrc/threesines_drsaher/subsystem_block1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Subsystem_block1-rtl " "Found design unit 1: Subsystem_block1-rtl" {  } { { "Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Subsystem_block1.vhd" "" { Text "T:/FPGA_Projects/Qsys_Projects/Three_Phase_Power_Analyzer/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Subsystem_block1.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582577949827 ""} { "Info" "ISGN_ENTITY_NAME" "1 Subsystem_block1 " "Found entity 1: Subsystem_block1" {  } { { "Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Subsystem_block1.vhd" "" { Text "T:/FPGA_Projects/Qsys_Projects/Three_Phase_Power_Analyzer/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Subsystem_block1.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582577949827 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582577949827 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "generated_hdl/hdl_prj/hdlsrc/threesines_drsaher/subsystem_block.vhd 2 1 " "Found 2 design units, including 1 entities, in source file generated_hdl/hdl_prj/hdlsrc/threesines_drsaher/subsystem_block.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Subsystem_block-rtl " "Found design unit 1: Subsystem_block-rtl" {  } { { "Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Subsystem_block.vhd" "" { Text "T:/FPGA_Projects/Qsys_Projects/Three_Phase_Power_Analyzer/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Subsystem_block.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582577949847 ""} { "Info" "ISGN_ENTITY_NAME" "1 Subsystem_block " "Found entity 1: Subsystem_block" {  } { { "Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Subsystem_block.vhd" "" { Text "T:/FPGA_Projects/Qsys_Projects/Three_Phase_Power_Analyzer/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Subsystem_block.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582577949847 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582577949847 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "generated_hdl/hdl_prj/hdlsrc/threesines_drsaher/subsystem.vhd 2 1 " "Found 2 design units, including 1 entities, in source file generated_hdl/hdl_prj/hdlsrc/threesines_drsaher/subsystem.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Subsystem-rtl " "Found design unit 1: Subsystem-rtl" {  } { { "Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Subsystem.vhd" "" { Text "T:/FPGA_Projects/Qsys_Projects/Three_Phase_Power_Analyzer/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Subsystem.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582577949869 ""} { "Info" "ISGN_ENTITY_NAME" "1 Subsystem " "Found entity 1: Subsystem" {  } { { "Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Subsystem.vhd" "" { Text "T:/FPGA_Projects/Qsys_Projects/Three_Phase_Power_Analyzer/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Subsystem.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582577949869 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582577949869 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "generated_hdl/hdl_prj/hdlsrc/threesines_drsaher/sines_topde2_clock_module.vhd 2 1 " "Found 2 design units, including 1 entities, in source file generated_hdl/hdl_prj/hdlsrc/threesines_drsaher/sines_topde2_clock_module.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Sines_topde2_clock_module-rtl " "Found design unit 1: Sines_topde2_clock_module-rtl" {  } { { "Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Sines_topde2_clock_module.vhd" "" { Text "T:/FPGA_Projects/Qsys_Projects/Three_Phase_Power_Analyzer/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Sines_topde2_clock_module.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582577949886 ""} { "Info" "ISGN_ENTITY_NAME" "1 Sines_topde2_clock_module " "Found entity 1: Sines_topde2_clock_module" {  } { { "Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Sines_topde2_clock_module.vhd" "" { Text "T:/FPGA_Projects/Qsys_Projects/Three_Phase_Power_Analyzer/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Sines_topde2_clock_module.vhd" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582577949886 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582577949886 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "generated_hdl/hdl_prj/hdlsrc/threesines_drsaher/sines_topde2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file generated_hdl/hdl_prj/hdlsrc/threesines_drsaher/sines_topde2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Sines_topde2-rtl " "Found design unit 1: Sines_topde2-rtl" {  } { { "Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Sines_topde2.vhd" "" { Text "T:/FPGA_Projects/Qsys_Projects/Three_Phase_Power_Analyzer/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Sines_topde2.vhd" 71 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582577949887 ""} { "Info" "ISGN_ENTITY_NAME" "1 Sines_topde2 " "Found entity 1: Sines_topde2" {  } { { "Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Sines_topde2.vhd" "" { Text "T:/FPGA_Projects/Qsys_Projects/Three_Phase_Power_Analyzer/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Sines_topde2.vhd" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582577949887 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582577949887 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "generated_hdl/hdl_prj/hdlsrc/threesines_drsaher/sines_pkg.vhd 1 0 " "Found 1 design units, including 0 entities, in source file generated_hdl/hdl_prj/hdlsrc/threesines_drsaher/sines_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Sines_pkg " "Found design unit 1: Sines_pkg" {  } { { "Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Sines_pkg.vhd" "" { Text "T:/FPGA_Projects/Qsys_Projects/Three_Phase_Power_Analyzer/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Sines_pkg.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582577949898 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582577949898 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "generated_hdl/hdl_prj/hdlsrc/threesines_drsaher/sines.vhd 2 1 " "Found 2 design units, including 1 entities, in source file generated_hdl/hdl_prj/hdlsrc/threesines_drsaher/sines.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Sines-rtl " "Found design unit 1: Sines-rtl" {  } { { "Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Sines.vhd" "" { Text "T:/FPGA_Projects/Qsys_Projects/Three_Phase_Power_Analyzer/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Sines.vhd" 114 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582577949922 ""} { "Info" "ISGN_ENTITY_NAME" "1 Sines " "Found entity 1: Sines" {  } { { "Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Sines.vhd" "" { Text "T:/FPGA_Projects/Qsys_Projects/Three_Phase_Power_Analyzer/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Sines.vhd" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582577949922 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582577949922 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "generated_hdl/hdl_prj/hdlsrc/threesines_drsaher/sin15.vhd 2 1 " "Found 2 design units, including 1 entities, in source file generated_hdl/hdl_prj/hdlsrc/threesines_drsaher/sin15.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Sin15-rtl " "Found design unit 1: Sin15-rtl" {  } { { "Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Sin15.vhd" "" { Text "T:/FPGA_Projects/Qsys_Projects/Three_Phase_Power_Analyzer/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Sin15.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582577949938 ""} { "Info" "ISGN_ENTITY_NAME" "1 Sin15 " "Found entity 1: Sin15" {  } { { "Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Sin15.vhd" "" { Text "T:/FPGA_Projects/Qsys_Projects/Three_Phase_Power_Analyzer/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Sin15.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582577949938 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582577949938 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "generated_hdl/hdl_prj/hdlsrc/threesines_drsaher/sin14.vhd 2 1 " "Found 2 design units, including 1 entities, in source file generated_hdl/hdl_prj/hdlsrc/threesines_drsaher/sin14.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Sin14-rtl " "Found design unit 1: Sin14-rtl" {  } { { "Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Sin14.vhd" "" { Text "T:/FPGA_Projects/Qsys_Projects/Three_Phase_Power_Analyzer/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Sin14.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582577949955 ""} { "Info" "ISGN_ENTITY_NAME" "1 Sin14 " "Found entity 1: Sin14" {  } { { "Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Sin14.vhd" "" { Text "T:/FPGA_Projects/Qsys_Projects/Three_Phase_Power_Analyzer/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Sin14.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582577949955 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582577949955 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "generated_hdl/hdl_prj/hdlsrc/threesines_drsaher/sin13.vhd 2 1 " "Found 2 design units, including 1 entities, in source file generated_hdl/hdl_prj/hdlsrc/threesines_drsaher/sin13.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Sin13-rtl " "Found design unit 1: Sin13-rtl" {  } { { "Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Sin13.vhd" "" { Text "T:/FPGA_Projects/Qsys_Projects/Three_Phase_Power_Analyzer/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Sin13.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582577949963 ""} { "Info" "ISGN_ENTITY_NAME" "1 Sin13 " "Found entity 1: Sin13" {  } { { "Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Sin13.vhd" "" { Text "T:/FPGA_Projects/Qsys_Projects/Three_Phase_Power_Analyzer/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Sin13.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582577949963 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582577949963 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "generated_hdl/hdl_prj/hdlsrc/threesines_drsaher/sin12.vhd 2 1 " "Found 2 design units, including 1 entities, in source file generated_hdl/hdl_prj/hdlsrc/threesines_drsaher/sin12.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Sin12-rtl " "Found design unit 1: Sin12-rtl" {  } { { "Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Sin12.vhd" "" { Text "T:/FPGA_Projects/Qsys_Projects/Three_Phase_Power_Analyzer/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Sin12.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582577949978 ""} { "Info" "ISGN_ENTITY_NAME" "1 Sin12 " "Found entity 1: Sin12" {  } { { "Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Sin12.vhd" "" { Text "T:/FPGA_Projects/Qsys_Projects/Three_Phase_Power_Analyzer/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Sin12.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582577949978 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582577949978 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "generated_hdl/hdl_prj/hdlsrc/threesines_drsaher/sin11.vhd 2 1 " "Found 2 design units, including 1 entities, in source file generated_hdl/hdl_prj/hdlsrc/threesines_drsaher/sin11.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Sin11-rtl " "Found design unit 1: Sin11-rtl" {  } { { "Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Sin11.vhd" "" { Text "T:/FPGA_Projects/Qsys_Projects/Three_Phase_Power_Analyzer/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Sin11.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582577949988 ""} { "Info" "ISGN_ENTITY_NAME" "1 Sin11 " "Found entity 1: Sin11" {  } { { "Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Sin11.vhd" "" { Text "T:/FPGA_Projects/Qsys_Projects/Three_Phase_Power_Analyzer/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Sin11.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582577949988 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582577949988 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "generated_hdl/hdl_prj/hdlsrc/threesines_drsaher/sin10.vhd 2 1 " "Found 2 design units, including 1 entities, in source file generated_hdl/hdl_prj/hdlsrc/threesines_drsaher/sin10.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Sin10-rtl " "Found design unit 1: Sin10-rtl" {  } { { "Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Sin10.vhd" "" { Text "T:/FPGA_Projects/Qsys_Projects/Three_Phase_Power_Analyzer/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Sin10.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582577950002 ""} { "Info" "ISGN_ENTITY_NAME" "1 Sin10 " "Found entity 1: Sin10" {  } { { "Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Sin10.vhd" "" { Text "T:/FPGA_Projects/Qsys_Projects/Three_Phase_Power_Analyzer/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Sin10.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582577950002 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582577950002 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "generated_hdl/hdl_prj/hdlsrc/threesines_drsaher/sin9.vhd 2 1 " "Found 2 design units, including 1 entities, in source file generated_hdl/hdl_prj/hdlsrc/threesines_drsaher/sin9.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Sin9-rtl " "Found design unit 1: Sin9-rtl" {  } { { "Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Sin9.vhd" "" { Text "T:/FPGA_Projects/Qsys_Projects/Three_Phase_Power_Analyzer/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Sin9.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582577950025 ""} { "Info" "ISGN_ENTITY_NAME" "1 Sin9 " "Found entity 1: Sin9" {  } { { "Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Sin9.vhd" "" { Text "T:/FPGA_Projects/Qsys_Projects/Three_Phase_Power_Analyzer/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Sin9.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582577950025 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582577950025 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "generated_hdl/hdl_prj/hdlsrc/threesines_drsaher/sin8.vhd 2 1 " "Found 2 design units, including 1 entities, in source file generated_hdl/hdl_prj/hdlsrc/threesines_drsaher/sin8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Sin8-rtl " "Found design unit 1: Sin8-rtl" {  } { { "Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Sin8.vhd" "" { Text "T:/FPGA_Projects/Qsys_Projects/Three_Phase_Power_Analyzer/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Sin8.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582577950034 ""} { "Info" "ISGN_ENTITY_NAME" "1 Sin8 " "Found entity 1: Sin8" {  } { { "Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Sin8.vhd" "" { Text "T:/FPGA_Projects/Qsys_Projects/Three_Phase_Power_Analyzer/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Sin8.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582577950034 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582577950034 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "generated_hdl/hdl_prj/hdlsrc/threesines_drsaher/sin7.vhd 2 1 " "Found 2 design units, including 1 entities, in source file generated_hdl/hdl_prj/hdlsrc/threesines_drsaher/sin7.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Sin7-rtl " "Found design unit 1: Sin7-rtl" {  } { { "Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Sin7.vhd" "" { Text "T:/FPGA_Projects/Qsys_Projects/Three_Phase_Power_Analyzer/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Sin7.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582577950042 ""} { "Info" "ISGN_ENTITY_NAME" "1 Sin7 " "Found entity 1: Sin7" {  } { { "Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Sin7.vhd" "" { Text "T:/FPGA_Projects/Qsys_Projects/Three_Phase_Power_Analyzer/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Sin7.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582577950042 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582577950042 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "generated_hdl/hdl_prj/hdlsrc/threesines_drsaher/sin6.vhd 2 1 " "Found 2 design units, including 1 entities, in source file generated_hdl/hdl_prj/hdlsrc/threesines_drsaher/sin6.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Sin6-rtl " "Found design unit 1: Sin6-rtl" {  } { { "Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Sin6.vhd" "" { Text "T:/FPGA_Projects/Qsys_Projects/Three_Phase_Power_Analyzer/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Sin6.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582577950050 ""} { "Info" "ISGN_ENTITY_NAME" "1 Sin6 " "Found entity 1: Sin6" {  } { { "Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Sin6.vhd" "" { Text "T:/FPGA_Projects/Qsys_Projects/Three_Phase_Power_Analyzer/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Sin6.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582577950050 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582577950050 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "generated_hdl/hdl_prj/hdlsrc/threesines_drsaher/sin5.vhd 2 1 " "Found 2 design units, including 1 entities, in source file generated_hdl/hdl_prj/hdlsrc/threesines_drsaher/sin5.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Sin5-rtl " "Found design unit 1: Sin5-rtl" {  } { { "Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Sin5.vhd" "" { Text "T:/FPGA_Projects/Qsys_Projects/Three_Phase_Power_Analyzer/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Sin5.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582577950056 ""} { "Info" "ISGN_ENTITY_NAME" "1 Sin5 " "Found entity 1: Sin5" {  } { { "Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Sin5.vhd" "" { Text "T:/FPGA_Projects/Qsys_Projects/Three_Phase_Power_Analyzer/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Sin5.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582577950056 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582577950056 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "generated_hdl/hdl_prj/hdlsrc/threesines_drsaher/sin4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file generated_hdl/hdl_prj/hdlsrc/threesines_drsaher/sin4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Sin4-rtl " "Found design unit 1: Sin4-rtl" {  } { { "Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Sin4.vhd" "" { Text "T:/FPGA_Projects/Qsys_Projects/Three_Phase_Power_Analyzer/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Sin4.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582577950077 ""} { "Info" "ISGN_ENTITY_NAME" "1 Sin4 " "Found entity 1: Sin4" {  } { { "Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Sin4.vhd" "" { Text "T:/FPGA_Projects/Qsys_Projects/Three_Phase_Power_Analyzer/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Sin4.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582577950077 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582577950077 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "generated_hdl/hdl_prj/hdlsrc/threesines_drsaher/hex3.vhd 2 1 " "Found 2 design units, including 1 entities, in source file generated_hdl/hdl_prj/hdlsrc/threesines_drsaher/hex3.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 HEX3-rtl " "Found design unit 1: HEX3-rtl" {  } { { "Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/HEX3.vhd" "" { Text "T:/FPGA_Projects/Qsys_Projects/Three_Phase_Power_Analyzer/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/HEX3.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582577950105 ""} { "Info" "ISGN_ENTITY_NAME" "1 HEX3 " "Found entity 1: HEX3" {  } { { "Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/HEX3.vhd" "" { Text "T:/FPGA_Projects/Qsys_Projects/Three_Phase_Power_Analyzer/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/HEX3.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582577950105 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582577950105 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "generated_hdl/hdl_prj/hdlsrc/threesines_drsaher/hex2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file generated_hdl/hdl_prj/hdlsrc/threesines_drsaher/hex2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 HEX2-rtl " "Found design unit 1: HEX2-rtl" {  } { { "Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/HEX2.vhd" "" { Text "T:/FPGA_Projects/Qsys_Projects/Three_Phase_Power_Analyzer/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/HEX2.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582577950127 ""} { "Info" "ISGN_ENTITY_NAME" "1 HEX2 " "Found entity 1: HEX2" {  } { { "Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/HEX2.vhd" "" { Text "T:/FPGA_Projects/Qsys_Projects/Three_Phase_Power_Analyzer/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/HEX2.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582577950127 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582577950127 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "generated_hdl/hdl_prj/hdlsrc/threesines_drsaher/hex1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file generated_hdl/hdl_prj/hdlsrc/threesines_drsaher/hex1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 HEX1-rtl " "Found design unit 1: HEX1-rtl" {  } { { "Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/HEX1.vhd" "" { Text "T:/FPGA_Projects/Qsys_Projects/Three_Phase_Power_Analyzer/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/HEX1.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582577950133 ""} { "Info" "ISGN_ENTITY_NAME" "1 HEX1 " "Found entity 1: HEX1" {  } { { "Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/HEX1.vhd" "" { Text "T:/FPGA_Projects/Qsys_Projects/Three_Phase_Power_Analyzer/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/HEX1.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582577950133 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582577950133 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "generated_hdl/hdl_prj/hdlsrc/threesines_drsaher/hex0.vhd 2 1 " "Found 2 design units, including 1 entities, in source file generated_hdl/hdl_prj/hdlsrc/threesines_drsaher/hex0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 HEX0-rtl " "Found design unit 1: HEX0-rtl" {  } { { "Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/HEX0.vhd" "" { Text "T:/FPGA_Projects/Qsys_Projects/Three_Phase_Power_Analyzer/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/HEX0.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582577950139 ""} { "Info" "ISGN_ENTITY_NAME" "1 HEX0 " "Found entity 1: HEX0" {  } { { "Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/HEX0.vhd" "" { Text "T:/FPGA_Projects/Qsys_Projects/Three_Phase_Power_Analyzer/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/HEX0.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582577950139 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582577950139 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "generated_hdl/hdl_prj/hdlsrc/threesines_drsaher/dac_control.vhd 2 1 " "Found 2 design units, including 1 entities, in source file generated_hdl/hdl_prj/hdlsrc/threesines_drsaher/dac_control.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DAC_Control-rtl " "Found design unit 1: DAC_Control-rtl" {  } { { "Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/DAC_Control.vhd" "" { Text "T:/FPGA_Projects/Qsys_Projects/Three_Phase_Power_Analyzer/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/DAC_Control.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582577950154 ""} { "Info" "ISGN_ENTITY_NAME" "1 DAC_Control " "Found entity 1: DAC_Control" {  } { { "Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/DAC_Control.vhd" "" { Text "T:/FPGA_Projects/Qsys_Projects/Three_Phase_Power_Analyzer/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/DAC_Control.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582577950154 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582577950154 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "generated_hdl/hdl_prj/hdlsrc/threesines_drsaher/apa_save.vhd 2 1 " "Found 2 design units, including 1 entities, in source file generated_hdl/hdl_prj/hdlsrc/threesines_drsaher/apa_save.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 aPA_Save-rtl " "Found design unit 1: aPA_Save-rtl" {  } { { "Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/aPA_Save.vhd" "" { Text "T:/FPGA_Projects/Qsys_Projects/Three_Phase_Power_Analyzer/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/aPA_Save.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582577950160 ""} { "Info" "ISGN_ENTITY_NAME" "1 aPA_Save " "Found entity 1: aPA_Save" {  } { { "Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/aPA_Save.vhd" "" { Text "T:/FPGA_Projects/Qsys_Projects/Three_Phase_Power_Analyzer/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/aPA_Save.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582577950160 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582577950160 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosii_controlled_section/synthesis/niosii_controlled_section.v 1 1 " "Found 1 design units, including 1 entities, in source file niosii_controlled_section/synthesis/niosii_controlled_section.v" { { "Info" "ISGN_ENTITY_NAME" "1 NiosII_Controlled_Section " "Found entity 1: NiosII_Controlled_Section" {  } { { "NiosII_Controlled_Section/synthesis/NiosII_Controlled_Section.v" "" { Text "T:/FPGA_Projects/Qsys_Projects/Three_Phase_Power_Analyzer/NiosII_Controlled_Section/synthesis/NiosII_Controlled_Section.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582577950163 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582577950163 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosii_controlled_section/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file niosii_controlled_section/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "NiosII_Controlled_Section/synthesis/submodules/altera_reset_controller.v" "" { Text "T:/FPGA_Projects/Qsys_Projects/Three_Phase_Power_Analyzer/NiosII_Controlled_Section/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582577950185 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582577950185 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosii_controlled_section/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file niosii_controlled_section/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "NiosII_Controlled_Section/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "T:/FPGA_Projects/Qsys_Projects/Three_Phase_Power_Analyzer/NiosII_Controlled_Section/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582577950196 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582577950196 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosii_controlled_section/synthesis/submodules/niosii_controlled_section_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file niosii_controlled_section/synthesis/submodules/niosii_controlled_section_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 NiosII_Controlled_Section_irq_mapper " "Found entity 1: NiosII_Controlled_Section_irq_mapper" {  } { { "NiosII_Controlled_Section/synthesis/submodules/NiosII_Controlled_Section_irq_mapper.sv" "" { Text "T:/FPGA_Projects/Qsys_Projects/Three_Phase_Power_Analyzer/NiosII_Controlled_Section/synthesis/submodules/NiosII_Controlled_Section_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582577950210 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582577950210 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosii_controlled_section/synthesis/submodules/niosii_controlled_section_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file niosii_controlled_section/synthesis/submodules/niosii_controlled_section_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 NiosII_Controlled_Section_mm_interconnect_0 " "Found entity 1: NiosII_Controlled_Section_mm_interconnect_0" {  } { { "NiosII_Controlled_Section/synthesis/submodules/NiosII_Controlled_Section_mm_interconnect_0.v" "" { Text "T:/FPGA_Projects/Qsys_Projects/Three_Phase_Power_Analyzer/NiosII_Controlled_Section/synthesis/submodules/NiosII_Controlled_Section_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582577950284 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582577950284 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosii_controlled_section/synthesis/submodules/niosii_controlled_section_mm_interconnect_0_avalon_st_adapter_002.v 1 1 " "Found 1 design units, including 1 entities, in source file niosii_controlled_section/synthesis/submodules/niosii_controlled_section_mm_interconnect_0_avalon_st_adapter_002.v" { { "Info" "ISGN_ENTITY_NAME" "1 NiosII_Controlled_Section_mm_interconnect_0_avalon_st_adapter_002 " "Found entity 1: NiosII_Controlled_Section_mm_interconnect_0_avalon_st_adapter_002" {  } { { "NiosII_Controlled_Section/synthesis/submodules/NiosII_Controlled_Section_mm_interconnect_0_avalon_st_adapter_002.v" "" { Text "T:/FPGA_Projects/Qsys_Projects/Three_Phase_Power_Analyzer/NiosII_Controlled_Section/synthesis/submodules/NiosII_Controlled_Section_mm_interconnect_0_avalon_st_adapter_002.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582577950299 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582577950299 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosii_controlled_section/synthesis/submodules/niosii_controlled_section_mm_interconnect_0_avalon_st_adapter_002_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file niosii_controlled_section/synthesis/submodules/niosii_controlled_section_mm_interconnect_0_avalon_st_adapter_002_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 NiosII_Controlled_Section_mm_interconnect_0_avalon_st_adapter_002_error_adapter_0 " "Found entity 1: NiosII_Controlled_Section_mm_interconnect_0_avalon_st_adapter_002_error_adapter_0" {  } { { "NiosII_Controlled_Section/synthesis/submodules/NiosII_Controlled_Section_mm_interconnect_0_avalon_st_adapter_002_error_adapter_0.sv" "" { Text "T:/FPGA_Projects/Qsys_Projects/Three_Phase_Power_Analyzer/NiosII_Controlled_Section/synthesis/submodules/NiosII_Controlled_Section_mm_interconnect_0_avalon_st_adapter_002_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582577950333 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582577950333 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosii_controlled_section/synthesis/submodules/niosii_controlled_section_mm_interconnect_0_avalon_st_adapter_001.v 1 1 " "Found 1 design units, including 1 entities, in source file niosii_controlled_section/synthesis/submodules/niosii_controlled_section_mm_interconnect_0_avalon_st_adapter_001.v" { { "Info" "ISGN_ENTITY_NAME" "1 NiosII_Controlled_Section_mm_interconnect_0_avalon_st_adapter_001 " "Found entity 1: NiosII_Controlled_Section_mm_interconnect_0_avalon_st_adapter_001" {  } { { "NiosII_Controlled_Section/synthesis/submodules/NiosII_Controlled_Section_mm_interconnect_0_avalon_st_adapter_001.v" "" { Text "T:/FPGA_Projects/Qsys_Projects/Three_Phase_Power_Analyzer/NiosII_Controlled_Section/synthesis/submodules/NiosII_Controlled_Section_mm_interconnect_0_avalon_st_adapter_001.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582577950346 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582577950346 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosii_controlled_section/synthesis/submodules/niosii_controlled_section_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file niosii_controlled_section/synthesis/submodules/niosii_controlled_section_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 NiosII_Controlled_Section_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0 " "Found entity 1: NiosII_Controlled_Section_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0" {  } { { "NiosII_Controlled_Section/synthesis/submodules/NiosII_Controlled_Section_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv" "" { Text "T:/FPGA_Projects/Qsys_Projects/Three_Phase_Power_Analyzer/NiosII_Controlled_Section/synthesis/submodules/NiosII_Controlled_Section_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582577950361 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582577950361 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosii_controlled_section/synthesis/submodules/niosii_controlled_section_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file niosii_controlled_section/synthesis/submodules/niosii_controlled_section_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 NiosII_Controlled_Section_mm_interconnect_0_avalon_st_adapter " "Found entity 1: NiosII_Controlled_Section_mm_interconnect_0_avalon_st_adapter" {  } { { "NiosII_Controlled_Section/synthesis/submodules/NiosII_Controlled_Section_mm_interconnect_0_avalon_st_adapter.v" "" { Text "T:/FPGA_Projects/Qsys_Projects/Three_Phase_Power_Analyzer/NiosII_Controlled_Section/synthesis/submodules/NiosII_Controlled_Section_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582577950382 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582577950382 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosii_controlled_section/synthesis/submodules/niosii_controlled_section_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file niosii_controlled_section/synthesis/submodules/niosii_controlled_section_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 NiosII_Controlled_Section_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: NiosII_Controlled_Section_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "NiosII_Controlled_Section/synthesis/submodules/NiosII_Controlled_Section_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "T:/FPGA_Projects/Qsys_Projects/Three_Phase_Power_Analyzer/NiosII_Controlled_Section/synthesis/submodules/NiosII_Controlled_Section_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582577950398 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582577950398 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosii_controlled_section/synthesis/submodules/altera_merlin_width_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file niosii_controlled_section/synthesis/submodules/altera_merlin_width_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_width_adapter " "Found entity 1: altera_merlin_width_adapter" {  } { { "NiosII_Controlled_Section/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "T:/FPGA_Projects/Qsys_Projects/Three_Phase_Power_Analyzer/NiosII_Controlled_Section/synthesis/submodules/altera_merlin_width_adapter.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582577950428 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582577950428 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosii_controlled_section/synthesis/submodules/altera_merlin_address_alignment.sv 1 1 " "Found 1 design units, including 1 entities, in source file niosii_controlled_section/synthesis/submodules/altera_merlin_address_alignment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_address_alignment " "Found entity 1: altera_merlin_address_alignment" {  } { { "NiosII_Controlled_Section/synthesis/submodules/altera_merlin_address_alignment.sv" "" { Text "T:/FPGA_Projects/Qsys_Projects/Three_Phase_Power_Analyzer/NiosII_Controlled_Section/synthesis/submodules/altera_merlin_address_alignment.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582577950435 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582577950435 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosii_controlled_section/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file niosii_controlled_section/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "NiosII_Controlled_Section/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "T:/FPGA_Projects/Qsys_Projects/Three_Phase_Power_Analyzer/NiosII_Controlled_Section/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582577950453 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582577950453 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosii_controlled_section/synthesis/submodules/niosii_controlled_section_mm_interconnect_0_rsp_mux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file niosii_controlled_section/synthesis/submodules/niosii_controlled_section_mm_interconnect_0_rsp_mux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 NiosII_Controlled_Section_mm_interconnect_0_rsp_mux_002 " "Found entity 1: NiosII_Controlled_Section_mm_interconnect_0_rsp_mux_002" {  } { { "NiosII_Controlled_Section/synthesis/submodules/NiosII_Controlled_Section_mm_interconnect_0_rsp_mux_002.sv" "" { Text "T:/FPGA_Projects/Qsys_Projects/Three_Phase_Power_Analyzer/NiosII_Controlled_Section/synthesis/submodules/NiosII_Controlled_Section_mm_interconnect_0_rsp_mux_002.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582577950473 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582577950473 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosii_controlled_section/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file niosii_controlled_section/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "NiosII_Controlled_Section/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "T:/FPGA_Projects/Qsys_Projects/Three_Phase_Power_Analyzer/NiosII_Controlled_Section/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582577950488 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "NiosII_Controlled_Section/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "T:/FPGA_Projects/Qsys_Projects/Three_Phase_Power_Analyzer/NiosII_Controlled_Section/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582577950488 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582577950488 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosii_controlled_section/synthesis/submodules/niosii_controlled_section_mm_interconnect_0_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file niosii_controlled_section/synthesis/submodules/niosii_controlled_section_mm_interconnect_0_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 NiosII_Controlled_Section_mm_interconnect_0_rsp_mux_001 " "Found entity 1: NiosII_Controlled_Section_mm_interconnect_0_rsp_mux_001" {  } { { "NiosII_Controlled_Section/synthesis/submodules/NiosII_Controlled_Section_mm_interconnect_0_rsp_mux_001.sv" "" { Text "T:/FPGA_Projects/Qsys_Projects/Three_Phase_Power_Analyzer/NiosII_Controlled_Section/synthesis/submodules/NiosII_Controlled_Section_mm_interconnect_0_rsp_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582577950502 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582577950502 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosii_controlled_section/synthesis/submodules/niosii_controlled_section_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file niosii_controlled_section/synthesis/submodules/niosii_controlled_section_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 NiosII_Controlled_Section_mm_interconnect_0_rsp_mux " "Found entity 1: NiosII_Controlled_Section_mm_interconnect_0_rsp_mux" {  } { { "NiosII_Controlled_Section/synthesis/submodules/NiosII_Controlled_Section_mm_interconnect_0_rsp_mux.sv" "" { Text "T:/FPGA_Projects/Qsys_Projects/Three_Phase_Power_Analyzer/NiosII_Controlled_Section/synthesis/submodules/NiosII_Controlled_Section_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582577950517 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582577950517 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosii_controlled_section/synthesis/submodules/niosii_controlled_section_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file niosii_controlled_section/synthesis/submodules/niosii_controlled_section_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 NiosII_Controlled_Section_mm_interconnect_0_rsp_demux " "Found entity 1: NiosII_Controlled_Section_mm_interconnect_0_rsp_demux" {  } { { "NiosII_Controlled_Section/synthesis/submodules/NiosII_Controlled_Section_mm_interconnect_0_rsp_demux.sv" "" { Text "T:/FPGA_Projects/Qsys_Projects/Three_Phase_Power_Analyzer/NiosII_Controlled_Section/synthesis/submodules/NiosII_Controlled_Section_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582577950526 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582577950526 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosii_controlled_section/synthesis/submodules/niosii_controlled_section_mm_interconnect_0_cmd_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file niosii_controlled_section/synthesis/submodules/niosii_controlled_section_mm_interconnect_0_cmd_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 NiosII_Controlled_Section_mm_interconnect_0_cmd_mux_001 " "Found entity 1: NiosII_Controlled_Section_mm_interconnect_0_cmd_mux_001" {  } { { "NiosII_Controlled_Section/synthesis/submodules/NiosII_Controlled_Section_mm_interconnect_0_cmd_mux_001.sv" "" { Text "T:/FPGA_Projects/Qsys_Projects/Three_Phase_Power_Analyzer/NiosII_Controlled_Section/synthesis/submodules/NiosII_Controlled_Section_mm_interconnect_0_cmd_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582577950541 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582577950541 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosii_controlled_section/synthesis/submodules/niosii_controlled_section_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file niosii_controlled_section/synthesis/submodules/niosii_controlled_section_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 NiosII_Controlled_Section_mm_interconnect_0_cmd_mux " "Found entity 1: NiosII_Controlled_Section_mm_interconnect_0_cmd_mux" {  } { { "NiosII_Controlled_Section/synthesis/submodules/NiosII_Controlled_Section_mm_interconnect_0_cmd_mux.sv" "" { Text "T:/FPGA_Projects/Qsys_Projects/Three_Phase_Power_Analyzer/NiosII_Controlled_Section/synthesis/submodules/NiosII_Controlled_Section_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582577950555 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582577950555 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosii_controlled_section/synthesis/submodules/niosii_controlled_section_mm_interconnect_0_cmd_demux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file niosii_controlled_section/synthesis/submodules/niosii_controlled_section_mm_interconnect_0_cmd_demux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 NiosII_Controlled_Section_mm_interconnect_0_cmd_demux_002 " "Found entity 1: NiosII_Controlled_Section_mm_interconnect_0_cmd_demux_002" {  } { { "NiosII_Controlled_Section/synthesis/submodules/NiosII_Controlled_Section_mm_interconnect_0_cmd_demux_002.sv" "" { Text "T:/FPGA_Projects/Qsys_Projects/Three_Phase_Power_Analyzer/NiosII_Controlled_Section/synthesis/submodules/NiosII_Controlled_Section_mm_interconnect_0_cmd_demux_002.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582577950571 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582577950571 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosii_controlled_section/synthesis/submodules/niosii_controlled_section_mm_interconnect_0_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file niosii_controlled_section/synthesis/submodules/niosii_controlled_section_mm_interconnect_0_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 NiosII_Controlled_Section_mm_interconnect_0_cmd_demux_001 " "Found entity 1: NiosII_Controlled_Section_mm_interconnect_0_cmd_demux_001" {  } { { "NiosII_Controlled_Section/synthesis/submodules/NiosII_Controlled_Section_mm_interconnect_0_cmd_demux_001.sv" "" { Text "T:/FPGA_Projects/Qsys_Projects/Three_Phase_Power_Analyzer/NiosII_Controlled_Section/synthesis/submodules/NiosII_Controlled_Section_mm_interconnect_0_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582577950591 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582577950591 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosii_controlled_section/synthesis/submodules/niosii_controlled_section_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file niosii_controlled_section/synthesis/submodules/niosii_controlled_section_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 NiosII_Controlled_Section_mm_interconnect_0_cmd_demux " "Found entity 1: NiosII_Controlled_Section_mm_interconnect_0_cmd_demux" {  } { { "NiosII_Controlled_Section/synthesis/submodules/NiosII_Controlled_Section_mm_interconnect_0_cmd_demux.sv" "" { Text "T:/FPGA_Projects/Qsys_Projects/Three_Phase_Power_Analyzer/NiosII_Controlled_Section/synthesis/submodules/NiosII_Controlled_Section_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582577950606 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582577950606 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosii_controlled_section/synthesis/submodules/altera_merlin_burst_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file niosii_controlled_section/synthesis/submodules/altera_merlin_burst_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter " "Found entity 1: altera_merlin_burst_adapter" {  } { { "NiosII_Controlled_Section/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "T:/FPGA_Projects/Qsys_Projects/Three_Phase_Power_Analyzer/NiosII_Controlled_Section/synthesis/submodules/altera_merlin_burst_adapter.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582577950626 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582577950626 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosii_controlled_section/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv 1 1 " "Found 1 design units, including 1 entities, in source file niosii_controlled_section/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_uncompressed_only " "Found entity 1: altera_merlin_burst_adapter_uncompressed_only" {  } { { "NiosII_Controlled_Section/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" "" { Text "T:/FPGA_Projects/Qsys_Projects/Three_Phase_Power_Analyzer/NiosII_Controlled_Section/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582577950641 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582577950641 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosii_controlled_section/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv 5 5 " "Found 5 design units, including 5 entities, in source file niosii_controlled_section/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_burstwrap_increment " "Found entity 1: altera_merlin_burst_adapter_burstwrap_increment" {  } { { "NiosII_Controlled_Section/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "T:/FPGA_Projects/Qsys_Projects/Three_Phase_Power_Analyzer/NiosII_Controlled_Section/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582577950664 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_burst_adapter_adder " "Found entity 2: altera_merlin_burst_adapter_adder" {  } { { "NiosII_Controlled_Section/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "T:/FPGA_Projects/Qsys_Projects/Three_Phase_Power_Analyzer/NiosII_Controlled_Section/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582577950664 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_merlin_burst_adapter_subtractor " "Found entity 3: altera_merlin_burst_adapter_subtractor" {  } { { "NiosII_Controlled_Section/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "T:/FPGA_Projects/Qsys_Projects/Three_Phase_Power_Analyzer/NiosII_Controlled_Section/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582577950664 ""} { "Info" "ISGN_ENTITY_NAME" "4 altera_merlin_burst_adapter_min " "Found entity 4: altera_merlin_burst_adapter_min" {  } { { "NiosII_Controlled_Section/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "T:/FPGA_Projects/Qsys_Projects/Three_Phase_Power_Analyzer/NiosII_Controlled_Section/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582577950664 ""} { "Info" "ISGN_ENTITY_NAME" "5 altera_merlin_burst_adapter_13_1 " "Found entity 5: altera_merlin_burst_adapter_13_1" {  } { { "NiosII_Controlled_Section/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "T:/FPGA_Projects/Qsys_Projects/Three_Phase_Power_Analyzer/NiosII_Controlled_Section/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 264 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582577950664 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582577950664 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BYTE_TO_WORD_SHIFT byte_to_word_shift altera_merlin_burst_adapter_new.sv(139) " "Verilog HDL Declaration information at altera_merlin_burst_adapter_new.sv(139): object \"BYTE_TO_WORD_SHIFT\" differs only in case from object \"byte_to_word_shift\" in the same scope" {  } { { "NiosII_Controlled_Section/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "T:/FPGA_Projects/Qsys_Projects/Three_Phase_Power_Analyzer/NiosII_Controlled_Section/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 139 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1582577950711 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosii_controlled_section/synthesis/submodules/altera_merlin_burst_adapter_new.sv 1 1 " "Found 1 design units, including 1 entities, in source file niosii_controlled_section/synthesis/submodules/altera_merlin_burst_adapter_new.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_new " "Found entity 1: altera_merlin_burst_adapter_new" {  } { { "NiosII_Controlled_Section/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "T:/FPGA_Projects/Qsys_Projects/Three_Phase_Power_Analyzer/NiosII_Controlled_Section/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582577950712 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582577950712 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosii_controlled_section/synthesis/submodules/altera_incr_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file niosii_controlled_section/synthesis/submodules/altera_incr_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_incr_burst_converter " "Found entity 1: altera_incr_burst_converter" {  } { { "NiosII_Controlled_Section/synthesis/submodules/altera_incr_burst_converter.sv" "" { Text "T:/FPGA_Projects/Qsys_Projects/Three_Phase_Power_Analyzer/NiosII_Controlled_Section/synthesis/submodules/altera_incr_burst_converter.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582577950725 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582577950725 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "addr_incr ADDR_INCR altera_wrap_burst_converter.sv(279) " "Verilog HDL Declaration information at altera_wrap_burst_converter.sv(279): object \"addr_incr\" differs only in case from object \"ADDR_INCR\" in the same scope" {  } { { "NiosII_Controlled_Section/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "T:/FPGA_Projects/Qsys_Projects/Three_Phase_Power_Analyzer/NiosII_Controlled_Section/synthesis/submodules/altera_wrap_burst_converter.sv" 279 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1582577950740 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosii_controlled_section/synthesis/submodules/altera_wrap_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file niosii_controlled_section/synthesis/submodules/altera_wrap_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_wrap_burst_converter " "Found entity 1: altera_wrap_burst_converter" {  } { { "NiosII_Controlled_Section/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "T:/FPGA_Projects/Qsys_Projects/Three_Phase_Power_Analyzer/NiosII_Controlled_Section/synthesis/submodules/altera_wrap_burst_converter.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582577950741 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582577950741 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosii_controlled_section/synthesis/submodules/altera_default_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file niosii_controlled_section/synthesis/submodules/altera_default_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_default_burst_converter " "Found entity 1: altera_default_burst_converter" {  } { { "NiosII_Controlled_Section/synthesis/submodules/altera_default_burst_converter.sv" "" { Text "T:/FPGA_Projects/Qsys_Projects/Three_Phase_Power_Analyzer/NiosII_Controlled_Section/synthesis/submodules/altera_default_burst_converter.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582577950755 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582577950755 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosii_controlled_section/synthesis/submodules/altera_avalon_st_pipeline_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file niosii_controlled_section/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_stage " "Found entity 1: altera_avalon_st_pipeline_stage" {  } { { "NiosII_Controlled_Section/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" "" { Text "T:/FPGA_Projects/Qsys_Projects/Three_Phase_Power_Analyzer/NiosII_Controlled_Section/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582577950770 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582577950770 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosii_controlled_section/synthesis/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file niosii_controlled_section/synthesis/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "NiosII_Controlled_Section/synthesis/submodules/altera_avalon_st_pipeline_base.v" "" { Text "T:/FPGA_Projects/Qsys_Projects/Three_Phase_Power_Analyzer/NiosII_Controlled_Section/synthesis/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582577950788 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582577950788 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosii_controlled_section/synthesis/submodules/altera_merlin_traffic_limiter.sv 1 1 " "Found 1 design units, including 1 entities, in source file niosii_controlled_section/synthesis/submodules/altera_merlin_traffic_limiter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_traffic_limiter " "Found entity 1: altera_merlin_traffic_limiter" {  } { { "NiosII_Controlled_Section/synthesis/submodules/altera_merlin_traffic_limiter.sv" "" { Text "T:/FPGA_Projects/Qsys_Projects/Three_Phase_Power_Analyzer/NiosII_Controlled_Section/synthesis/submodules/altera_merlin_traffic_limiter.sv" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582577950819 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582577950819 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosii_controlled_section/synthesis/submodules/altera_merlin_reorder_memory.sv 2 2 " "Found 2 design units, including 2 entities, in source file niosii_controlled_section/synthesis/submodules/altera_merlin_reorder_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_reorder_memory " "Found entity 1: altera_merlin_reorder_memory" {  } { { "NiosII_Controlled_Section/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "T:/FPGA_Projects/Qsys_Projects/Three_Phase_Power_Analyzer/NiosII_Controlled_Section/synthesis/submodules/altera_merlin_reorder_memory.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582577950831 ""} { "Info" "ISGN_ENTITY_NAME" "2 memory_pointer_controller " "Found entity 2: memory_pointer_controller" {  } { { "NiosII_Controlled_Section/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "T:/FPGA_Projects/Qsys_Projects/Three_Phase_Power_Analyzer/NiosII_Controlled_Section/synthesis/submodules/altera_merlin_reorder_memory.sv" 185 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582577950831 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582577950831 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosii_controlled_section/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file niosii_controlled_section/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "NiosII_Controlled_Section/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "T:/FPGA_Projects/Qsys_Projects/Three_Phase_Power_Analyzer/NiosII_Controlled_Section/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582577950859 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582577950859 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel NiosII_Controlled_Section_mm_interconnect_0_router_009.sv(48) " "Verilog HDL Declaration information at NiosII_Controlled_Section_mm_interconnect_0_router_009.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "NiosII_Controlled_Section/synthesis/submodules/NiosII_Controlled_Section_mm_interconnect_0_router_009.sv" "" { Text "T:/FPGA_Projects/Qsys_Projects/Three_Phase_Power_Analyzer/NiosII_Controlled_Section/synthesis/submodules/NiosII_Controlled_Section_mm_interconnect_0_router_009.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1582577950876 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel NiosII_Controlled_Section_mm_interconnect_0_router_009.sv(49) " "Verilog HDL Declaration information at NiosII_Controlled_Section_mm_interconnect_0_router_009.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "NiosII_Controlled_Section/synthesis/submodules/NiosII_Controlled_Section_mm_interconnect_0_router_009.sv" "" { Text "T:/FPGA_Projects/Qsys_Projects/Three_Phase_Power_Analyzer/NiosII_Controlled_Section/synthesis/submodules/NiosII_Controlled_Section_mm_interconnect_0_router_009.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1582577950877 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosii_controlled_section/synthesis/submodules/niosii_controlled_section_mm_interconnect_0_router_009.sv 2 2 " "Found 2 design units, including 2 entities, in source file niosii_controlled_section/synthesis/submodules/niosii_controlled_section_mm_interconnect_0_router_009.sv" { { "Info" "ISGN_ENTITY_NAME" "1 NiosII_Controlled_Section_mm_interconnect_0_router_009_default_decode " "Found entity 1: NiosII_Controlled_Section_mm_interconnect_0_router_009_default_decode" {  } { { "NiosII_Controlled_Section/synthesis/submodules/NiosII_Controlled_Section_mm_interconnect_0_router_009.sv" "" { Text "T:/FPGA_Projects/Qsys_Projects/Three_Phase_Power_Analyzer/NiosII_Controlled_Section/synthesis/submodules/NiosII_Controlled_Section_mm_interconnect_0_router_009.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582577950877 ""} { "Info" "ISGN_ENTITY_NAME" "2 NiosII_Controlled_Section_mm_interconnect_0_router_009 " "Found entity 2: NiosII_Controlled_Section_mm_interconnect_0_router_009" {  } { { "NiosII_Controlled_Section/synthesis/submodules/NiosII_Controlled_Section_mm_interconnect_0_router_009.sv" "" { Text "T:/FPGA_Projects/Qsys_Projects/Three_Phase_Power_Analyzer/NiosII_Controlled_Section/synthesis/submodules/NiosII_Controlled_Section_mm_interconnect_0_router_009.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582577950877 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582577950877 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel NiosII_Controlled_Section_mm_interconnect_0_router_005.sv(48) " "Verilog HDL Declaration information at NiosII_Controlled_Section_mm_interconnect_0_router_005.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "NiosII_Controlled_Section/synthesis/submodules/NiosII_Controlled_Section_mm_interconnect_0_router_005.sv" "" { Text "T:/FPGA_Projects/Qsys_Projects/Three_Phase_Power_Analyzer/NiosII_Controlled_Section/synthesis/submodules/NiosII_Controlled_Section_mm_interconnect_0_router_005.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1582577950895 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel NiosII_Controlled_Section_mm_interconnect_0_router_005.sv(49) " "Verilog HDL Declaration information at NiosII_Controlled_Section_mm_interconnect_0_router_005.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "NiosII_Controlled_Section/synthesis/submodules/NiosII_Controlled_Section_mm_interconnect_0_router_005.sv" "" { Text "T:/FPGA_Projects/Qsys_Projects/Three_Phase_Power_Analyzer/NiosII_Controlled_Section/synthesis/submodules/NiosII_Controlled_Section_mm_interconnect_0_router_005.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1582577950895 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosii_controlled_section/synthesis/submodules/niosii_controlled_section_mm_interconnect_0_router_005.sv 2 2 " "Found 2 design units, including 2 entities, in source file niosii_controlled_section/synthesis/submodules/niosii_controlled_section_mm_interconnect_0_router_005.sv" { { "Info" "ISGN_ENTITY_NAME" "1 NiosII_Controlled_Section_mm_interconnect_0_router_005_default_decode " "Found entity 1: NiosII_Controlled_Section_mm_interconnect_0_router_005_default_decode" {  } { { "NiosII_Controlled_Section/synthesis/submodules/NiosII_Controlled_Section_mm_interconnect_0_router_005.sv" "" { Text "T:/FPGA_Projects/Qsys_Projects/Three_Phase_Power_Analyzer/NiosII_Controlled_Section/synthesis/submodules/NiosII_Controlled_Section_mm_interconnect_0_router_005.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582577950895 ""} { "Info" "ISGN_ENTITY_NAME" "2 NiosII_Controlled_Section_mm_interconnect_0_router_005 " "Found entity 2: NiosII_Controlled_Section_mm_interconnect_0_router_005" {  } { { "NiosII_Controlled_Section/synthesis/submodules/NiosII_Controlled_Section_mm_interconnect_0_router_005.sv" "" { Text "T:/FPGA_Projects/Qsys_Projects/Three_Phase_Power_Analyzer/NiosII_Controlled_Section/synthesis/submodules/NiosII_Controlled_Section_mm_interconnect_0_router_005.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582577950895 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582577950895 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel NiosII_Controlled_Section_mm_interconnect_0_router_004.sv(48) " "Verilog HDL Declaration information at NiosII_Controlled_Section_mm_interconnect_0_router_004.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "NiosII_Controlled_Section/synthesis/submodules/NiosII_Controlled_Section_mm_interconnect_0_router_004.sv" "" { Text "T:/FPGA_Projects/Qsys_Projects/Three_Phase_Power_Analyzer/NiosII_Controlled_Section/synthesis/submodules/NiosII_Controlled_Section_mm_interconnect_0_router_004.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1582577950906 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel NiosII_Controlled_Section_mm_interconnect_0_router_004.sv(49) " "Verilog HDL Declaration information at NiosII_Controlled_Section_mm_interconnect_0_router_004.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "NiosII_Controlled_Section/synthesis/submodules/NiosII_Controlled_Section_mm_interconnect_0_router_004.sv" "" { Text "T:/FPGA_Projects/Qsys_Projects/Three_Phase_Power_Analyzer/NiosII_Controlled_Section/synthesis/submodules/NiosII_Controlled_Section_mm_interconnect_0_router_004.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1582577950906 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosii_controlled_section/synthesis/submodules/niosii_controlled_section_mm_interconnect_0_router_004.sv 2 2 " "Found 2 design units, including 2 entities, in source file niosii_controlled_section/synthesis/submodules/niosii_controlled_section_mm_interconnect_0_router_004.sv" { { "Info" "ISGN_ENTITY_NAME" "1 NiosII_Controlled_Section_mm_interconnect_0_router_004_default_decode " "Found entity 1: NiosII_Controlled_Section_mm_interconnect_0_router_004_default_decode" {  } { { "NiosII_Controlled_Section/synthesis/submodules/NiosII_Controlled_Section_mm_interconnect_0_router_004.sv" "" { Text "T:/FPGA_Projects/Qsys_Projects/Three_Phase_Power_Analyzer/NiosII_Controlled_Section/synthesis/submodules/NiosII_Controlled_Section_mm_interconnect_0_router_004.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582577950907 ""} { "Info" "ISGN_ENTITY_NAME" "2 NiosII_Controlled_Section_mm_interconnect_0_router_004 " "Found entity 2: NiosII_Controlled_Section_mm_interconnect_0_router_004" {  } { { "NiosII_Controlled_Section/synthesis/submodules/NiosII_Controlled_Section_mm_interconnect_0_router_004.sv" "" { Text "T:/FPGA_Projects/Qsys_Projects/Three_Phase_Power_Analyzer/NiosII_Controlled_Section/synthesis/submodules/NiosII_Controlled_Section_mm_interconnect_0_router_004.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582577950907 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582577950907 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel NiosII_Controlled_Section_mm_interconnect_0_router_003.sv(48) " "Verilog HDL Declaration information at NiosII_Controlled_Section_mm_interconnect_0_router_003.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "NiosII_Controlled_Section/synthesis/submodules/NiosII_Controlled_Section_mm_interconnect_0_router_003.sv" "" { Text "T:/FPGA_Projects/Qsys_Projects/Three_Phase_Power_Analyzer/NiosII_Controlled_Section/synthesis/submodules/NiosII_Controlled_Section_mm_interconnect_0_router_003.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1582577950916 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel NiosII_Controlled_Section_mm_interconnect_0_router_003.sv(49) " "Verilog HDL Declaration information at NiosII_Controlled_Section_mm_interconnect_0_router_003.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "NiosII_Controlled_Section/synthesis/submodules/NiosII_Controlled_Section_mm_interconnect_0_router_003.sv" "" { Text "T:/FPGA_Projects/Qsys_Projects/Three_Phase_Power_Analyzer/NiosII_Controlled_Section/synthesis/submodules/NiosII_Controlled_Section_mm_interconnect_0_router_003.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1582577950916 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosii_controlled_section/synthesis/submodules/niosii_controlled_section_mm_interconnect_0_router_003.sv 2 2 " "Found 2 design units, including 2 entities, in source file niosii_controlled_section/synthesis/submodules/niosii_controlled_section_mm_interconnect_0_router_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 NiosII_Controlled_Section_mm_interconnect_0_router_003_default_decode " "Found entity 1: NiosII_Controlled_Section_mm_interconnect_0_router_003_default_decode" {  } { { "NiosII_Controlled_Section/synthesis/submodules/NiosII_Controlled_Section_mm_interconnect_0_router_003.sv" "" { Text "T:/FPGA_Projects/Qsys_Projects/Three_Phase_Power_Analyzer/NiosII_Controlled_Section/synthesis/submodules/NiosII_Controlled_Section_mm_interconnect_0_router_003.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582577950917 ""} { "Info" "ISGN_ENTITY_NAME" "2 NiosII_Controlled_Section_mm_interconnect_0_router_003 " "Found entity 2: NiosII_Controlled_Section_mm_interconnect_0_router_003" {  } { { "NiosII_Controlled_Section/synthesis/submodules/NiosII_Controlled_Section_mm_interconnect_0_router_003.sv" "" { Text "T:/FPGA_Projects/Qsys_Projects/Three_Phase_Power_Analyzer/NiosII_Controlled_Section/synthesis/submodules/NiosII_Controlled_Section_mm_interconnect_0_router_003.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582577950917 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582577950917 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel NiosII_Controlled_Section_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at NiosII_Controlled_Section_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "NiosII_Controlled_Section/synthesis/submodules/NiosII_Controlled_Section_mm_interconnect_0_router_002.sv" "" { Text "T:/FPGA_Projects/Qsys_Projects/Three_Phase_Power_Analyzer/NiosII_Controlled_Section/synthesis/submodules/NiosII_Controlled_Section_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1582577950933 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel NiosII_Controlled_Section_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at NiosII_Controlled_Section_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "NiosII_Controlled_Section/synthesis/submodules/NiosII_Controlled_Section_mm_interconnect_0_router_002.sv" "" { Text "T:/FPGA_Projects/Qsys_Projects/Three_Phase_Power_Analyzer/NiosII_Controlled_Section/synthesis/submodules/NiosII_Controlled_Section_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1582577950933 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosii_controlled_section/synthesis/submodules/niosii_controlled_section_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file niosii_controlled_section/synthesis/submodules/niosii_controlled_section_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 NiosII_Controlled_Section_mm_interconnect_0_router_002_default_decode " "Found entity 1: NiosII_Controlled_Section_mm_interconnect_0_router_002_default_decode" {  } { { "NiosII_Controlled_Section/synthesis/submodules/NiosII_Controlled_Section_mm_interconnect_0_router_002.sv" "" { Text "T:/FPGA_Projects/Qsys_Projects/Three_Phase_Power_Analyzer/NiosII_Controlled_Section/synthesis/submodules/NiosII_Controlled_Section_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582577950934 ""} { "Info" "ISGN_ENTITY_NAME" "2 NiosII_Controlled_Section_mm_interconnect_0_router_002 " "Found entity 2: NiosII_Controlled_Section_mm_interconnect_0_router_002" {  } { { "NiosII_Controlled_Section/synthesis/submodules/NiosII_Controlled_Section_mm_interconnect_0_router_002.sv" "" { Text "T:/FPGA_Projects/Qsys_Projects/Three_Phase_Power_Analyzer/NiosII_Controlled_Section/synthesis/submodules/NiosII_Controlled_Section_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582577950934 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582577950934 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel NiosII_Controlled_Section_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at NiosII_Controlled_Section_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "NiosII_Controlled_Section/synthesis/submodules/NiosII_Controlled_Section_mm_interconnect_0_router_001.sv" "" { Text "T:/FPGA_Projects/Qsys_Projects/Three_Phase_Power_Analyzer/NiosII_Controlled_Section/synthesis/submodules/NiosII_Controlled_Section_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1582577950945 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel NiosII_Controlled_Section_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at NiosII_Controlled_Section_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "NiosII_Controlled_Section/synthesis/submodules/NiosII_Controlled_Section_mm_interconnect_0_router_001.sv" "" { Text "T:/FPGA_Projects/Qsys_Projects/Three_Phase_Power_Analyzer/NiosII_Controlled_Section/synthesis/submodules/NiosII_Controlled_Section_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1582577950945 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosii_controlled_section/synthesis/submodules/niosii_controlled_section_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file niosii_controlled_section/synthesis/submodules/niosii_controlled_section_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 NiosII_Controlled_Section_mm_interconnect_0_router_001_default_decode " "Found entity 1: NiosII_Controlled_Section_mm_interconnect_0_router_001_default_decode" {  } { { "NiosII_Controlled_Section/synthesis/submodules/NiosII_Controlled_Section_mm_interconnect_0_router_001.sv" "" { Text "T:/FPGA_Projects/Qsys_Projects/Three_Phase_Power_Analyzer/NiosII_Controlled_Section/synthesis/submodules/NiosII_Controlled_Section_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582577950946 ""} { "Info" "ISGN_ENTITY_NAME" "2 NiosII_Controlled_Section_mm_interconnect_0_router_001 " "Found entity 2: NiosII_Controlled_Section_mm_interconnect_0_router_001" {  } { { "NiosII_Controlled_Section/synthesis/submodules/NiosII_Controlled_Section_mm_interconnect_0_router_001.sv" "" { Text "T:/FPGA_Projects/Qsys_Projects/Three_Phase_Power_Analyzer/NiosII_Controlled_Section/synthesis/submodules/NiosII_Controlled_Section_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582577950946 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582577950946 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel NiosII_Controlled_Section_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at NiosII_Controlled_Section_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "NiosII_Controlled_Section/synthesis/submodules/NiosII_Controlled_Section_mm_interconnect_0_router.sv" "" { Text "T:/FPGA_Projects/Qsys_Projects/Three_Phase_Power_Analyzer/NiosII_Controlled_Section/synthesis/submodules/NiosII_Controlled_Section_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1582577950968 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel NiosII_Controlled_Section_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at NiosII_Controlled_Section_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "NiosII_Controlled_Section/synthesis/submodules/NiosII_Controlled_Section_mm_interconnect_0_router.sv" "" { Text "T:/FPGA_Projects/Qsys_Projects/Three_Phase_Power_Analyzer/NiosII_Controlled_Section/synthesis/submodules/NiosII_Controlled_Section_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1582577950968 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosii_controlled_section/synthesis/submodules/niosii_controlled_section_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file niosii_controlled_section/synthesis/submodules/niosii_controlled_section_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 NiosII_Controlled_Section_mm_interconnect_0_router_default_decode " "Found entity 1: NiosII_Controlled_Section_mm_interconnect_0_router_default_decode" {  } { { "NiosII_Controlled_Section/synthesis/submodules/NiosII_Controlled_Section_mm_interconnect_0_router.sv" "" { Text "T:/FPGA_Projects/Qsys_Projects/Three_Phase_Power_Analyzer/NiosII_Controlled_Section/synthesis/submodules/NiosII_Controlled_Section_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582577950968 ""} { "Info" "ISGN_ENTITY_NAME" "2 NiosII_Controlled_Section_mm_interconnect_0_router " "Found entity 2: NiosII_Controlled_Section_mm_interconnect_0_router" {  } { { "NiosII_Controlled_Section/synthesis/submodules/NiosII_Controlled_Section_mm_interconnect_0_router.sv" "" { Text "T:/FPGA_Projects/Qsys_Projects/Three_Phase_Power_Analyzer/NiosII_Controlled_Section/synthesis/submodules/NiosII_Controlled_Section_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582577950968 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582577950968 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosii_controlled_section/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file niosii_controlled_section/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "NiosII_Controlled_Section/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "T:/FPGA_Projects/Qsys_Projects/Three_Phase_Power_Analyzer/NiosII_Controlled_Section/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582577950986 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582577950986 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosii_controlled_section/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file niosii_controlled_section/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "NiosII_Controlled_Section/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "T:/FPGA_Projects/Qsys_Projects/Three_Phase_Power_Analyzer/NiosII_Controlled_Section/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582577951001 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582577951001 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosii_controlled_section/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file niosii_controlled_section/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "NiosII_Controlled_Section/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "T:/FPGA_Projects/Qsys_Projects/Three_Phase_Power_Analyzer/NiosII_Controlled_Section/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582577951027 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582577951027 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosii_controlled_section/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file niosii_controlled_section/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "NiosII_Controlled_Section/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "T:/FPGA_Projects/Qsys_Projects/Three_Phase_Power_Analyzer/NiosII_Controlled_Section/synthesis/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582577951046 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582577951046 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosii_controlled_section/synthesis/submodules/niosii_controlled_section_vga_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file niosii_controlled_section/synthesis/submodules/niosii_controlled_section_vga_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 NiosII_Controlled_Section_VGA_PLL " "Found entity 1: NiosII_Controlled_Section_VGA_PLL" {  } { { "NiosII_Controlled_Section/synthesis/submodules/NiosII_Controlled_Section_VGA_PLL.v" "" { Text "T:/FPGA_Projects/Qsys_Projects/Three_Phase_Power_Analyzer/NiosII_Controlled_Section/synthesis/submodules/NiosII_Controlled_Section_VGA_PLL.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582577951059 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582577951059 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosii_controlled_section/synthesis/submodules/altera_up_avalon_reset_from_locked_signal.v 1 1 " "Found 1 design units, including 1 entities, in source file niosii_controlled_section/synthesis/submodules/altera_up_avalon_reset_from_locked_signal.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_avalon_reset_from_locked_signal " "Found entity 1: altera_up_avalon_reset_from_locked_signal" {  } { { "NiosII_Controlled_Section/synthesis/submodules/altera_up_avalon_reset_from_locked_signal.v" "" { Text "T:/FPGA_Projects/Qsys_Projects/Three_Phase_Power_Analyzer/NiosII_Controlled_Section/synthesis/submodules/altera_up_avalon_reset_from_locked_signal.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582577951079 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582577951079 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosii_controlled_section/synthesis/submodules/altera_up_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file niosii_controlled_section/synthesis/submodules/altera_up_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_altpll " "Found entity 1: altera_up_altpll" {  } { { "NiosII_Controlled_Section/synthesis/submodules/altera_up_altpll.v" "" { Text "T:/FPGA_Projects/Qsys_Projects/Three_Phase_Power_Analyzer/NiosII_Controlled_Section/synthesis/submodules/altera_up_altpll.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582577951091 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582577951091 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosii_controlled_section/synthesis/submodules/altera_up_avalon_video_vga_timing.v 1 1 " "Found 1 design units, including 1 entities, in source file niosii_controlled_section/synthesis/submodules/altera_up_avalon_video_vga_timing.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_avalon_video_vga_timing " "Found entity 1: altera_up_avalon_video_vga_timing" {  } { { "NiosII_Controlled_Section/synthesis/submodules/altera_up_avalon_video_vga_timing.v" "" { Text "T:/FPGA_Projects/Qsys_Projects/Three_Phase_Power_Analyzer/NiosII_Controlled_Section/synthesis/submodules/altera_up_avalon_video_vga_timing.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582577951104 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582577951104 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosii_controlled_section/synthesis/submodules/niosii_controlled_section_vga_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file niosii_controlled_section/synthesis/submodules/niosii_controlled_section_vga_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 NiosII_Controlled_Section_VGA_Controller " "Found entity 1: NiosII_Controlled_Section_VGA_Controller" {  } { { "NiosII_Controlled_Section/synthesis/submodules/NiosII_Controlled_Section_VGA_Controller.v" "" { Text "T:/FPGA_Projects/Qsys_Projects/Three_Phase_Power_Analyzer/NiosII_Controlled_Section/synthesis/submodules/NiosII_Controlled_Section_VGA_Controller.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582577951120 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582577951120 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosii_controlled_section/synthesis/submodules/niosii_controlled_section_timer.v 1 1 " "Found 1 design units, including 1 entities, in source file niosii_controlled_section/synthesis/submodules/niosii_controlled_section_timer.v" { { "Info" "ISGN_ENTITY_NAME" "1 NiosII_Controlled_Section_Timer " "Found entity 1: NiosII_Controlled_Section_Timer" {  } { { "NiosII_Controlled_Section/synthesis/submodules/NiosII_Controlled_Section_Timer.v" "" { Text "T:/FPGA_Projects/Qsys_Projects/Three_Phase_Power_Analyzer/NiosII_Controlled_Section/synthesis/submodules/NiosII_Controlled_Section_Timer.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582577951134 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582577951134 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosii_controlled_section/synthesis/submodules/niosii_controlled_section_system_id.v 1 1 " "Found 1 design units, including 1 entities, in source file niosii_controlled_section/synthesis/submodules/niosii_controlled_section_system_id.v" { { "Info" "ISGN_ENTITY_NAME" "1 NiosII_Controlled_Section_System_ID " "Found entity 1: NiosII_Controlled_Section_System_ID" {  } { { "NiosII_Controlled_Section/synthesis/submodules/NiosII_Controlled_Section_System_ID.v" "" { Text "T:/FPGA_Projects/Qsys_Projects/Three_Phase_Power_Analyzer/NiosII_Controlled_Section/synthesis/submodules/NiosII_Controlled_Section_System_ID.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582577951148 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582577951148 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosii_controlled_section/synthesis/submodules/niosii_controlled_section_sram.v 1 1 " "Found 1 design units, including 1 entities, in source file niosii_controlled_section/synthesis/submodules/niosii_controlled_section_sram.v" { { "Info" "ISGN_ENTITY_NAME" "1 NiosII_Controlled_Section_SRAM " "Found entity 1: NiosII_Controlled_Section_SRAM" {  } { { "NiosII_Controlled_Section/synthesis/submodules/NiosII_Controlled_Section_SRAM.v" "" { Text "T:/FPGA_Projects/Qsys_Projects/Three_Phase_Power_Analyzer/NiosII_Controlled_Section/synthesis/submodules/NiosII_Controlled_Section_SRAM.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582577951167 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582577951167 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosii_controlled_section/synthesis/submodules/niosii_controlled_section_read_new_sample.v 1 1 " "Found 1 design units, including 1 entities, in source file niosii_controlled_section/synthesis/submodules/niosii_controlled_section_read_new_sample.v" { { "Info" "ISGN_ENTITY_NAME" "1 NiosII_Controlled_Section_Read_New_Sample " "Found entity 1: NiosII_Controlled_Section_Read_New_Sample" {  } { { "NiosII_Controlled_Section/synthesis/submodules/NiosII_Controlled_Section_Read_New_Sample.v" "" { Text "T:/FPGA_Projects/Qsys_Projects/Three_Phase_Power_Analyzer/NiosII_Controlled_Section/synthesis/submodules/NiosII_Controlled_Section_Read_New_Sample.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582577951188 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582577951188 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosii_controlled_section/synthesis/submodules/niosii_controlled_section_read_address.v 1 1 " "Found 1 design units, including 1 entities, in source file niosii_controlled_section/synthesis/submodules/niosii_controlled_section_read_address.v" { { "Info" "ISGN_ENTITY_NAME" "1 NiosII_Controlled_Section_Read_Address " "Found entity 1: NiosII_Controlled_Section_Read_Address" {  } { { "NiosII_Controlled_Section/synthesis/submodules/NiosII_Controlled_Section_Read_Address.v" "" { Text "T:/FPGA_Projects/Qsys_Projects/Three_Phase_Power_Analyzer/NiosII_Controlled_Section/synthesis/submodules/NiosII_Controlled_Section_Read_Address.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582577951199 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582577951199 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosii_controlled_section/synthesis/submodules/niosii_controlled_section_rgb_resampler.v 1 1 " "Found 1 design units, including 1 entities, in source file niosii_controlled_section/synthesis/submodules/niosii_controlled_section_rgb_resampler.v" { { "Info" "ISGN_ENTITY_NAME" "1 NiosII_Controlled_Section_RGB_Resampler " "Found entity 1: NiosII_Controlled_Section_RGB_Resampler" {  } { { "NiosII_Controlled_Section/synthesis/submodules/NiosII_Controlled_Section_RGB_Resampler.v" "" { Text "T:/FPGA_Projects/Qsys_Projects/Three_Phase_Power_Analyzer/NiosII_Controlled_Section/synthesis/submodules/NiosII_Controlled_Section_RGB_Resampler.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582577951205 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582577951205 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosii_controlled_section/synthesis/submodules/niosii_controlled_section_pixel_buffer.v 1 1 " "Found 1 design units, including 1 entities, in source file niosii_controlled_section/synthesis/submodules/niosii_controlled_section_pixel_buffer.v" { { "Info" "ISGN_ENTITY_NAME" "1 NiosII_Controlled_Section_Pixel_Buffer " "Found entity 1: NiosII_Controlled_Section_Pixel_Buffer" {  } { { "NiosII_Controlled_Section/synthesis/submodules/NiosII_Controlled_Section_Pixel_Buffer.v" "" { Text "T:/FPGA_Projects/Qsys_Projects/Three_Phase_Power_Analyzer/NiosII_Controlled_Section/synthesis/submodules/NiosII_Controlled_Section_Pixel_Buffer.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582577951221 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582577951221 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosii_controlled_section/synthesis/submodules/niosii_controlled_section_onchip_memory.v 1 1 " "Found 1 design units, including 1 entities, in source file niosii_controlled_section/synthesis/submodules/niosii_controlled_section_onchip_memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 NiosII_Controlled_Section_OnChip_Memory " "Found entity 1: NiosII_Controlled_Section_OnChip_Memory" {  } { { "NiosII_Controlled_Section/synthesis/submodules/NiosII_Controlled_Section_OnChip_Memory.v" "" { Text "T:/FPGA_Projects/Qsys_Projects/Three_Phase_Power_Analyzer/NiosII_Controlled_Section/synthesis/submodules/NiosII_Controlled_Section_OnChip_Memory.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582577951242 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582577951242 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosii_controlled_section/synthesis/submodules/niosii_controlled_section_niosii.v 1 1 " "Found 1 design units, including 1 entities, in source file niosii_controlled_section/synthesis/submodules/niosii_controlled_section_niosii.v" { { "Info" "ISGN_ENTITY_NAME" "1 NiosII_Controlled_Section_NiosII " "Found entity 1: NiosII_Controlled_Section_NiosII" {  } { { "NiosII_Controlled_Section/synthesis/submodules/NiosII_Controlled_Section_NiosII.v" "" { Text "T:/FPGA_Projects/Qsys_Projects/Three_Phase_Power_Analyzer/NiosII_Controlled_Section/synthesis/submodules/NiosII_Controlled_Section_NiosII.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582577951256 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582577951256 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosii_controlled_section/synthesis/submodules/niosii_controlled_section_niosii_cpu.v 27 27 " "Found 27 design units, including 27 entities, in source file niosii_controlled_section/synthesis/submodules/niosii_controlled_section_niosii_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 NiosII_Controlled_Section_NiosII_cpu_ic_data_module " "Found entity 1: NiosII_Controlled_Section_NiosII_cpu_ic_data_module" {  } { { "NiosII_Controlled_Section/synthesis/submodules/NiosII_Controlled_Section_NiosII_cpu.v" "" { Text "T:/FPGA_Projects/Qsys_Projects/Three_Phase_Power_Analyzer/NiosII_Controlled_Section/synthesis/submodules/NiosII_Controlled_Section_NiosII_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582577951968 ""} { "Info" "ISGN_ENTITY_NAME" "2 NiosII_Controlled_Section_NiosII_cpu_ic_tag_module " "Found entity 2: NiosII_Controlled_Section_NiosII_cpu_ic_tag_module" {  } { { "NiosII_Controlled_Section/synthesis/submodules/NiosII_Controlled_Section_NiosII_cpu.v" "" { Text "T:/FPGA_Projects/Qsys_Projects/Three_Phase_Power_Analyzer/NiosII_Controlled_Section/synthesis/submodules/NiosII_Controlled_Section_NiosII_cpu.v" 89 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582577951968 ""} { "Info" "ISGN_ENTITY_NAME" "3 NiosII_Controlled_Section_NiosII_cpu_bht_module " "Found entity 3: NiosII_Controlled_Section_NiosII_cpu_bht_module" {  } { { "NiosII_Controlled_Section/synthesis/submodules/NiosII_Controlled_Section_NiosII_cpu.v" "" { Text "T:/FPGA_Projects/Qsys_Projects/Three_Phase_Power_Analyzer/NiosII_Controlled_Section/synthesis/submodules/NiosII_Controlled_Section_NiosII_cpu.v" 158 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582577951968 ""} { "Info" "ISGN_ENTITY_NAME" "4 NiosII_Controlled_Section_NiosII_cpu_register_bank_a_module " "Found entity 4: NiosII_Controlled_Section_NiosII_cpu_register_bank_a_module" {  } { { "NiosII_Controlled_Section/synthesis/submodules/NiosII_Controlled_Section_NiosII_cpu.v" "" { Text "T:/FPGA_Projects/Qsys_Projects/Three_Phase_Power_Analyzer/NiosII_Controlled_Section/synthesis/submodules/NiosII_Controlled_Section_NiosII_cpu.v" 227 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582577951968 ""} { "Info" "ISGN_ENTITY_NAME" "5 NiosII_Controlled_Section_NiosII_cpu_register_bank_b_module " "Found entity 5: NiosII_Controlled_Section_NiosII_cpu_register_bank_b_module" {  } { { "NiosII_Controlled_Section/synthesis/submodules/NiosII_Controlled_Section_NiosII_cpu.v" "" { Text "T:/FPGA_Projects/Qsys_Projects/Three_Phase_Power_Analyzer/NiosII_Controlled_Section/synthesis/submodules/NiosII_Controlled_Section_NiosII_cpu.v" 293 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582577951968 ""} { "Info" "ISGN_ENTITY_NAME" "6 NiosII_Controlled_Section_NiosII_cpu_dc_tag_module " "Found entity 6: NiosII_Controlled_Section_NiosII_cpu_dc_tag_module" {  } { { "NiosII_Controlled_Section/synthesis/submodules/NiosII_Controlled_Section_NiosII_cpu.v" "" { Text "T:/FPGA_Projects/Qsys_Projects/Three_Phase_Power_Analyzer/NiosII_Controlled_Section/synthesis/submodules/NiosII_Controlled_Section_NiosII_cpu.v" 359 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582577951968 ""} { "Info" "ISGN_ENTITY_NAME" "7 NiosII_Controlled_Section_NiosII_cpu_dc_data_module " "Found entity 7: NiosII_Controlled_Section_NiosII_cpu_dc_data_module" {  } { { "NiosII_Controlled_Section/synthesis/submodules/NiosII_Controlled_Section_NiosII_cpu.v" "" { Text "T:/FPGA_Projects/Qsys_Projects/Three_Phase_Power_Analyzer/NiosII_Controlled_Section/synthesis/submodules/NiosII_Controlled_Section_NiosII_cpu.v" 425 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582577951968 ""} { "Info" "ISGN_ENTITY_NAME" "8 NiosII_Controlled_Section_NiosII_cpu_dc_victim_module " "Found entity 8: NiosII_Controlled_Section_NiosII_cpu_dc_victim_module" {  } { { "NiosII_Controlled_Section/synthesis/submodules/NiosII_Controlled_Section_NiosII_cpu.v" "" { Text "T:/FPGA_Projects/Qsys_Projects/Three_Phase_Power_Analyzer/NiosII_Controlled_Section/synthesis/submodules/NiosII_Controlled_Section_NiosII_cpu.v" 494 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582577951968 ""} { "Info" "ISGN_ENTITY_NAME" "9 NiosII_Controlled_Section_NiosII_cpu_nios2_oci_debug " "Found entity 9: NiosII_Controlled_Section_NiosII_cpu_nios2_oci_debug" {  } { { "NiosII_Controlled_Section/synthesis/submodules/NiosII_Controlled_Section_NiosII_cpu.v" "" { Text "T:/FPGA_Projects/Qsys_Projects/Three_Phase_Power_Analyzer/NiosII_Controlled_Section/synthesis/submodules/NiosII_Controlled_Section_NiosII_cpu.v" 562 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582577951968 ""} { "Info" "ISGN_ENTITY_NAME" "10 NiosII_Controlled_Section_NiosII_cpu_nios2_oci_break " "Found entity 10: NiosII_Controlled_Section_NiosII_cpu_nios2_oci_break" {  } { { "NiosII_Controlled_Section/synthesis/submodules/NiosII_Controlled_Section_NiosII_cpu.v" "" { Text "T:/FPGA_Projects/Qsys_Projects/Three_Phase_Power_Analyzer/NiosII_Controlled_Section/synthesis/submodules/NiosII_Controlled_Section_NiosII_cpu.v" 708 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582577951968 ""} { "Info" "ISGN_ENTITY_NAME" "11 NiosII_Controlled_Section_NiosII_cpu_nios2_oci_xbrk " "Found entity 11: NiosII_Controlled_Section_NiosII_cpu_nios2_oci_xbrk" {  } { { "NiosII_Controlled_Section/synthesis/submodules/NiosII_Controlled_Section_NiosII_cpu.v" "" { Text "T:/FPGA_Projects/Qsys_Projects/Three_Phase_Power_Analyzer/NiosII_Controlled_Section/synthesis/submodules/NiosII_Controlled_Section_NiosII_cpu.v" 1001 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582577951968 ""} { "Info" "ISGN_ENTITY_NAME" "12 NiosII_Controlled_Section_NiosII_cpu_nios2_oci_dbrk " "Found entity 12: NiosII_Controlled_Section_NiosII_cpu_nios2_oci_dbrk" {  } { { "NiosII_Controlled_Section/synthesis/submodules/NiosII_Controlled_Section_NiosII_cpu.v" "" { Text "T:/FPGA_Projects/Qsys_Projects/Three_Phase_Power_Analyzer/NiosII_Controlled_Section/synthesis/submodules/NiosII_Controlled_Section_NiosII_cpu.v" 1262 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582577951968 ""} { "Info" "ISGN_ENTITY_NAME" "13 NiosII_Controlled_Section_NiosII_cpu_nios2_oci_itrace " "Found entity 13: NiosII_Controlled_Section_NiosII_cpu_nios2_oci_itrace" {  } { { "NiosII_Controlled_Section/synthesis/submodules/NiosII_Controlled_Section_NiosII_cpu.v" "" { Text "T:/FPGA_Projects/Qsys_Projects/Three_Phase_Power_Analyzer/NiosII_Controlled_Section/synthesis/submodules/NiosII_Controlled_Section_NiosII_cpu.v" 1451 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582577951968 ""} { "Info" "ISGN_ENTITY_NAME" "14 NiosII_Controlled_Section_NiosII_cpu_nios2_oci_td_mode " "Found entity 14: NiosII_Controlled_Section_NiosII_cpu_nios2_oci_td_mode" {  } { { "NiosII_Controlled_Section/synthesis/submodules/NiosII_Controlled_Section_NiosII_cpu.v" "" { Text "T:/FPGA_Projects/Qsys_Projects/Three_Phase_Power_Analyzer/NiosII_Controlled_Section/synthesis/submodules/NiosII_Controlled_Section_NiosII_cpu.v" 1634 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582577951968 ""} { "Info" "ISGN_ENTITY_NAME" "15 NiosII_Controlled_Section_NiosII_cpu_nios2_oci_dtrace " "Found entity 15: NiosII_Controlled_Section_NiosII_cpu_nios2_oci_dtrace" {  } { { "NiosII_Controlled_Section/synthesis/submodules/NiosII_Controlled_Section_NiosII_cpu.v" "" { Text "T:/FPGA_Projects/Qsys_Projects/Three_Phase_Power_Analyzer/NiosII_Controlled_Section/synthesis/submodules/NiosII_Controlled_Section_NiosII_cpu.v" 1702 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582577951968 ""} { "Info" "ISGN_ENTITY_NAME" "16 NiosII_Controlled_Section_NiosII_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 16: NiosII_Controlled_Section_NiosII_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "NiosII_Controlled_Section/synthesis/submodules/NiosII_Controlled_Section_NiosII_cpu.v" "" { Text "T:/FPGA_Projects/Qsys_Projects/Three_Phase_Power_Analyzer/NiosII_Controlled_Section/synthesis/submodules/NiosII_Controlled_Section_NiosII_cpu.v" 1784 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582577951968 ""} { "Info" "ISGN_ENTITY_NAME" "17 NiosII_Controlled_Section_NiosII_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 17: NiosII_Controlled_Section_NiosII_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "NiosII_Controlled_Section/synthesis/submodules/NiosII_Controlled_Section_NiosII_cpu.v" "" { Text "T:/FPGA_Projects/Qsys_Projects/Three_Phase_Power_Analyzer/NiosII_Controlled_Section/synthesis/submodules/NiosII_Controlled_Section_NiosII_cpu.v" 1856 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582577951968 ""} { "Info" "ISGN_ENTITY_NAME" "18 NiosII_Controlled_Section_NiosII_cpu_nios2_oci_fifo_cnt_inc " "Found entity 18: NiosII_Controlled_Section_NiosII_cpu_nios2_oci_fifo_cnt_inc" {  } { { "NiosII_Controlled_Section/synthesis/submodules/NiosII_Controlled_Section_NiosII_cpu.v" "" { Text "T:/FPGA_Projects/Qsys_Projects/Three_Phase_Power_Analyzer/NiosII_Controlled_Section/synthesis/submodules/NiosII_Controlled_Section_NiosII_cpu.v" 1899 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582577951968 ""} { "Info" "ISGN_ENTITY_NAME" "19 NiosII_Controlled_Section_NiosII_cpu_nios2_oci_fifo " "Found entity 19: NiosII_Controlled_Section_NiosII_cpu_nios2_oci_fifo" {  } { { "NiosII_Controlled_Section/synthesis/submodules/NiosII_Controlled_Section_NiosII_cpu.v" "" { Text "T:/FPGA_Projects/Qsys_Projects/Three_Phase_Power_Analyzer/NiosII_Controlled_Section/synthesis/submodules/NiosII_Controlled_Section_NiosII_cpu.v" 1946 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582577951968 ""} { "Info" "ISGN_ENTITY_NAME" "20 NiosII_Controlled_Section_NiosII_cpu_nios2_oci_pib " "Found entity 20: NiosII_Controlled_Section_NiosII_cpu_nios2_oci_pib" {  } { { "NiosII_Controlled_Section/synthesis/submodules/NiosII_Controlled_Section_NiosII_cpu.v" "" { Text "T:/FPGA_Projects/Qsys_Projects/Three_Phase_Power_Analyzer/NiosII_Controlled_Section/synthesis/submodules/NiosII_Controlled_Section_NiosII_cpu.v" 2432 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582577951968 ""} { "Info" "ISGN_ENTITY_NAME" "21 NiosII_Controlled_Section_NiosII_cpu_nios2_oci_im " "Found entity 21: NiosII_Controlled_Section_NiosII_cpu_nios2_oci_im" {  } { { "NiosII_Controlled_Section/synthesis/submodules/NiosII_Controlled_Section_NiosII_cpu.v" "" { Text "T:/FPGA_Projects/Qsys_Projects/Three_Phase_Power_Analyzer/NiosII_Controlled_Section/synthesis/submodules/NiosII_Controlled_Section_NiosII_cpu.v" 2455 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582577951968 ""} { "Info" "ISGN_ENTITY_NAME" "22 NiosII_Controlled_Section_NiosII_cpu_nios2_performance_monitors " "Found entity 22: NiosII_Controlled_Section_NiosII_cpu_nios2_performance_monitors" {  } { { "NiosII_Controlled_Section/synthesis/submodules/NiosII_Controlled_Section_NiosII_cpu.v" "" { Text "T:/FPGA_Projects/Qsys_Projects/Three_Phase_Power_Analyzer/NiosII_Controlled_Section/synthesis/submodules/NiosII_Controlled_Section_NiosII_cpu.v" 2525 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582577951968 ""} { "Info" "ISGN_ENTITY_NAME" "23 NiosII_Controlled_Section_NiosII_cpu_nios2_avalon_reg " "Found entity 23: NiosII_Controlled_Section_NiosII_cpu_nios2_avalon_reg" {  } { { "NiosII_Controlled_Section/synthesis/submodules/NiosII_Controlled_Section_NiosII_cpu.v" "" { Text "T:/FPGA_Projects/Qsys_Projects/Three_Phase_Power_Analyzer/NiosII_Controlled_Section/synthesis/submodules/NiosII_Controlled_Section_NiosII_cpu.v" 2542 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582577951968 ""} { "Info" "ISGN_ENTITY_NAME" "24 NiosII_Controlled_Section_NiosII_cpu_ociram_sp_ram_module " "Found entity 24: NiosII_Controlled_Section_NiosII_cpu_ociram_sp_ram_module" {  } { { "NiosII_Controlled_Section/synthesis/submodules/NiosII_Controlled_Section_NiosII_cpu.v" "" { Text "T:/FPGA_Projects/Qsys_Projects/Three_Phase_Power_Analyzer/NiosII_Controlled_Section/synthesis/submodules/NiosII_Controlled_Section_NiosII_cpu.v" 2635 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582577951968 ""} { "Info" "ISGN_ENTITY_NAME" "25 NiosII_Controlled_Section_NiosII_cpu_nios2_ocimem " "Found entity 25: NiosII_Controlled_Section_NiosII_cpu_nios2_ocimem" {  } { { "NiosII_Controlled_Section/synthesis/submodules/NiosII_Controlled_Section_NiosII_cpu.v" "" { Text "T:/FPGA_Projects/Qsys_Projects/Three_Phase_Power_Analyzer/NiosII_Controlled_Section/synthesis/submodules/NiosII_Controlled_Section_NiosII_cpu.v" 2700 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582577951968 ""} { "Info" "ISGN_ENTITY_NAME" "26 NiosII_Controlled_Section_NiosII_cpu_nios2_oci " "Found entity 26: NiosII_Controlled_Section_NiosII_cpu_nios2_oci" {  } { { "NiosII_Controlled_Section/synthesis/submodules/NiosII_Controlled_Section_NiosII_cpu.v" "" { Text "T:/FPGA_Projects/Qsys_Projects/Three_Phase_Power_Analyzer/NiosII_Controlled_Section/synthesis/submodules/NiosII_Controlled_Section_NiosII_cpu.v" 2881 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582577951968 ""} { "Info" "ISGN_ENTITY_NAME" "27 NiosII_Controlled_Section_NiosII_cpu " "Found entity 27: NiosII_Controlled_Section_NiosII_cpu" {  } { { "NiosII_Controlled_Section/synthesis/submodules/NiosII_Controlled_Section_NiosII_cpu.v" "" { Text "T:/FPGA_Projects/Qsys_Projects/Three_Phase_Power_Analyzer/NiosII_Controlled_Section/synthesis/submodules/NiosII_Controlled_Section_NiosII_cpu.v" 3426 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582577951968 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582577951968 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosii_controlled_section/synthesis/submodules/niosii_controlled_section_niosii_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file niosii_controlled_section/synthesis/submodules/niosii_controlled_section_niosii_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 NiosII_Controlled_Section_NiosII_cpu_debug_slave_sysclk " "Found entity 1: NiosII_Controlled_Section_NiosII_cpu_debug_slave_sysclk" {  } { { "NiosII_Controlled_Section/synthesis/submodules/NiosII_Controlled_Section_NiosII_cpu_debug_slave_sysclk.v" "" { Text "T:/FPGA_Projects/Qsys_Projects/Three_Phase_Power_Analyzer/NiosII_Controlled_Section/synthesis/submodules/NiosII_Controlled_Section_NiosII_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582577952061 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582577952061 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosii_controlled_section/synthesis/submodules/niosii_controlled_section_niosii_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file niosii_controlled_section/synthesis/submodules/niosii_controlled_section_niosii_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 NiosII_Controlled_Section_NiosII_cpu_debug_slave_tck " "Found entity 1: NiosII_Controlled_Section_NiosII_cpu_debug_slave_tck" {  } { { "NiosII_Controlled_Section/synthesis/submodules/NiosII_Controlled_Section_NiosII_cpu_debug_slave_tck.v" "" { Text "T:/FPGA_Projects/Qsys_Projects/Three_Phase_Power_Analyzer/NiosII_Controlled_Section/synthesis/submodules/NiosII_Controlled_Section_NiosII_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582577952080 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582577952080 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosii_controlled_section/synthesis/submodules/niosii_controlled_section_niosii_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file niosii_controlled_section/synthesis/submodules/niosii_controlled_section_niosii_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 NiosII_Controlled_Section_NiosII_cpu_debug_slave_wrapper " "Found entity 1: NiosII_Controlled_Section_NiosII_cpu_debug_slave_wrapper" {  } { { "NiosII_Controlled_Section/synthesis/submodules/NiosII_Controlled_Section_NiosII_cpu_debug_slave_wrapper.v" "" { Text "T:/FPGA_Projects/Qsys_Projects/Three_Phase_Power_Analyzer/NiosII_Controlled_Section/synthesis/submodules/NiosII_Controlled_Section_NiosII_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582577952090 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582577952090 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosii_controlled_section/synthesis/submodules/niosii_controlled_section_niosii_cpu_mult_cell.v 1 1 " "Found 1 design units, including 1 entities, in source file niosii_controlled_section/synthesis/submodules/niosii_controlled_section_niosii_cpu_mult_cell.v" { { "Info" "ISGN_ENTITY_NAME" "1 NiosII_Controlled_Section_NiosII_cpu_mult_cell " "Found entity 1: NiosII_Controlled_Section_NiosII_cpu_mult_cell" {  } { { "NiosII_Controlled_Section/synthesis/submodules/NiosII_Controlled_Section_NiosII_cpu_mult_cell.v" "" { Text "T:/FPGA_Projects/Qsys_Projects/Three_Phase_Power_Analyzer/NiosII_Controlled_Section/synthesis/submodules/NiosII_Controlled_Section_NiosII_cpu_mult_cell.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582577952103 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582577952103 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosii_controlled_section/synthesis/submodules/niosii_controlled_section_niosii_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file niosii_controlled_section/synthesis/submodules/niosii_controlled_section_niosii_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 NiosII_Controlled_Section_NiosII_cpu_test_bench " "Found entity 1: NiosII_Controlled_Section_NiosII_cpu_test_bench" {  } { { "NiosII_Controlled_Section/synthesis/submodules/NiosII_Controlled_Section_NiosII_cpu_test_bench.v" "" { Text "T:/FPGA_Projects/Qsys_Projects/Three_Phase_Power_Analyzer/NiosII_Controlled_Section/synthesis/submodules/NiosII_Controlled_Section_NiosII_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582577952127 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582577952127 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosii_controlled_section/synthesis/submodules/niosii_controlled_section_jtag.v 5 5 " "Found 5 design units, including 5 entities, in source file niosii_controlled_section/synthesis/submodules/niosii_controlled_section_jtag.v" { { "Info" "ISGN_ENTITY_NAME" "1 NiosII_Controlled_Section_JTAG_sim_scfifo_w " "Found entity 1: NiosII_Controlled_Section_JTAG_sim_scfifo_w" {  } { { "NiosII_Controlled_Section/synthesis/submodules/NiosII_Controlled_Section_JTAG.v" "" { Text "T:/FPGA_Projects/Qsys_Projects/Three_Phase_Power_Analyzer/NiosII_Controlled_Section/synthesis/submodules/NiosII_Controlled_Section_JTAG.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582577952146 ""} { "Info" "ISGN_ENTITY_NAME" "2 NiosII_Controlled_Section_JTAG_scfifo_w " "Found entity 2: NiosII_Controlled_Section_JTAG_scfifo_w" {  } { { "NiosII_Controlled_Section/synthesis/submodules/NiosII_Controlled_Section_JTAG.v" "" { Text "T:/FPGA_Projects/Qsys_Projects/Three_Phase_Power_Analyzer/NiosII_Controlled_Section/synthesis/submodules/NiosII_Controlled_Section_JTAG.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582577952146 ""} { "Info" "ISGN_ENTITY_NAME" "3 NiosII_Controlled_Section_JTAG_sim_scfifo_r " "Found entity 3: NiosII_Controlled_Section_JTAG_sim_scfifo_r" {  } { { "NiosII_Controlled_Section/synthesis/submodules/NiosII_Controlled_Section_JTAG.v" "" { Text "T:/FPGA_Projects/Qsys_Projects/Three_Phase_Power_Analyzer/NiosII_Controlled_Section/synthesis/submodules/NiosII_Controlled_Section_JTAG.v" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582577952146 ""} { "Info" "ISGN_ENTITY_NAME" "4 NiosII_Controlled_Section_JTAG_scfifo_r " "Found entity 4: NiosII_Controlled_Section_JTAG_scfifo_r" {  } { { "NiosII_Controlled_Section/synthesis/submodules/NiosII_Controlled_Section_JTAG.v" "" { Text "T:/FPGA_Projects/Qsys_Projects/Three_Phase_Power_Analyzer/NiosII_Controlled_Section/synthesis/submodules/NiosII_Controlled_Section_JTAG.v" 243 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582577952146 ""} { "Info" "ISGN_ENTITY_NAME" "5 NiosII_Controlled_Section_JTAG " "Found entity 5: NiosII_Controlled_Section_JTAG" {  } { { "NiosII_Controlled_Section/synthesis/submodules/NiosII_Controlled_Section_JTAG.v" "" { Text "T:/FPGA_Projects/Qsys_Projects/Three_Phase_Power_Analyzer/NiosII_Controlled_Section/synthesis/submodules/NiosII_Controlled_Section_JTAG.v" 331 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582577952146 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582577952146 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosii_controlled_section/synthesis/submodules/niosii_controlled_section_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file niosii_controlled_section/synthesis/submodules/niosii_controlled_section_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 NiosII_Controlled_Section_FIFO " "Found entity 1: NiosII_Controlled_Section_FIFO" {  } { { "NiosII_Controlled_Section/synthesis/submodules/NiosII_Controlled_Section_FIFO.v" "" { Text "T:/FPGA_Projects/Qsys_Projects/Three_Phase_Power_Analyzer/NiosII_Controlled_Section/synthesis/submodules/NiosII_Controlled_Section_FIFO.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582577952166 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582577952166 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosii_controlled_section/synthesis/submodules/altera_up_video_128_character_rom.v 1 1 " "Found 1 design units, including 1 entities, in source file niosii_controlled_section/synthesis/submodules/altera_up_video_128_character_rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_video_128_character_rom " "Found entity 1: altera_up_video_128_character_rom" {  } { { "NiosII_Controlled_Section/synthesis/submodules/altera_up_video_128_character_rom.v" "" { Text "T:/FPGA_Projects/Qsys_Projects/Three_Phase_Power_Analyzer/NiosII_Controlled_Section/synthesis/submodules/altera_up_video_128_character_rom.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582577952185 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582577952185 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosii_controlled_section/synthesis/submodules/altera_up_video_fb_color_rom.v 1 1 " "Found 1 design units, including 1 entities, in source file niosii_controlled_section/synthesis/submodules/altera_up_video_fb_color_rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_video_fb_color_rom " "Found entity 1: altera_up_video_fb_color_rom" {  } { { "NiosII_Controlled_Section/synthesis/submodules/altera_up_video_fb_color_rom.v" "" { Text "T:/FPGA_Projects/Qsys_Projects/Three_Phase_Power_Analyzer/NiosII_Controlled_Section/synthesis/submodules/altera_up_video_fb_color_rom.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582577952209 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582577952209 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosii_controlled_section/synthesis/submodules/niosii_controlled_section_character_buffer.v 1 1 " "Found 1 design units, including 1 entities, in source file niosii_controlled_section/synthesis/submodules/niosii_controlled_section_character_buffer.v" { { "Info" "ISGN_ENTITY_NAME" "1 NiosII_Controlled_Section_Character_Buffer " "Found entity 1: NiosII_Controlled_Section_Character_Buffer" {  } { { "NiosII_Controlled_Section/synthesis/submodules/NiosII_Controlled_Section_Character_Buffer.v" "" { Text "T:/FPGA_Projects/Qsys_Projects/Three_Phase_Power_Analyzer/NiosII_Controlled_Section/synthesis/submodules/NiosII_Controlled_Section_Character_Buffer.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582577952226 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582577952226 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosii_controlled_section/synthesis/submodules/niosii_controlled_section_channel1_analog.v 1 1 " "Found 1 design units, including 1 entities, in source file niosii_controlled_section/synthesis/submodules/niosii_controlled_section_channel1_analog.v" { { "Info" "ISGN_ENTITY_NAME" "1 NiosII_Controlled_Section_Channel1_Analog " "Found entity 1: NiosII_Controlled_Section_Channel1_Analog" {  } { { "NiosII_Controlled_Section/synthesis/submodules/NiosII_Controlled_Section_Channel1_Analog.v" "" { Text "T:/FPGA_Projects/Qsys_Projects/Three_Phase_Power_Analyzer/NiosII_Controlled_Section/synthesis/submodules/NiosII_Controlled_Section_Channel1_Analog.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582577952239 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582577952239 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosii_controlled_section/synthesis/submodules/altera_up_video_alpha_blender_normal.v 1 1 " "Found 1 design units, including 1 entities, in source file niosii_controlled_section/synthesis/submodules/altera_up_video_alpha_blender_normal.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_video_alpha_blender_normal " "Found entity 1: altera_up_video_alpha_blender_normal" {  } { { "NiosII_Controlled_Section/synthesis/submodules/altera_up_video_alpha_blender_normal.v" "" { Text "T:/FPGA_Projects/Qsys_Projects/Three_Phase_Power_Analyzer/NiosII_Controlled_Section/synthesis/submodules/altera_up_video_alpha_blender_normal.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582577952253 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582577952253 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosii_controlled_section/synthesis/submodules/altera_up_video_alpha_blender_simple.v 1 1 " "Found 1 design units, including 1 entities, in source file niosii_controlled_section/synthesis/submodules/altera_up_video_alpha_blender_simple.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_video_alpha_blender_simple " "Found entity 1: altera_up_video_alpha_blender_simple" {  } { { "NiosII_Controlled_Section/synthesis/submodules/altera_up_video_alpha_blender_simple.v" "" { Text "T:/FPGA_Projects/Qsys_Projects/Three_Phase_Power_Analyzer/NiosII_Controlled_Section/synthesis/submodules/altera_up_video_alpha_blender_simple.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582577952273 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582577952273 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosii_controlled_section/synthesis/submodules/niosii_controlled_section_alpha_blender.v 1 1 " "Found 1 design units, including 1 entities, in source file niosii_controlled_section/synthesis/submodules/niosii_controlled_section_alpha_blender.v" { { "Info" "ISGN_ENTITY_NAME" "1 NiosII_Controlled_Section_Alpha_Blender " "Found entity 1: NiosII_Controlled_Section_Alpha_Blender" {  } { { "NiosII_Controlled_Section/synthesis/submodules/NiosII_Controlled_Section_Alpha_Blender.v" "" { Text "T:/FPGA_Projects/Qsys_Projects/Three_Phase_Power_Analyzer/NiosII_Controlled_Section/synthesis/submodules/NiosII_Controlled_Section_Alpha_Blender.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582577952279 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582577952279 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "phasea_pwm.v 1 1 " "Found 1 design units, including 1 entities, in source file phasea_pwm.v" { { "Info" "ISGN_ENTITY_NAME" "1 PhaseA_PWM " "Found entity 1: PhaseA_PWM" {  } { { "PhaseA_PWM.v" "" { Text "T:/FPGA_Projects/Qsys_Projects/Three_Phase_Power_Analyzer/PhaseA_PWM.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582577952281 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582577952281 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "phaseb_pwm.v 1 1 " "Found 1 design units, including 1 entities, in source file phaseb_pwm.v" { { "Info" "ISGN_ENTITY_NAME" "1 PhaseB_PWM " "Found entity 1: PhaseB_PWM" {  } { { "PhaseB_PWM.v" "" { Text "T:/FPGA_Projects/Qsys_Projects/Three_Phase_Power_Analyzer/PhaseB_PWM.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582577952282 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582577952282 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "phasec_pwm.v 1 1 " "Found 1 design units, including 1 entities, in source file phasec_pwm.v" { { "Info" "ISGN_ENTITY_NAME" "1 PhaseC_PWM " "Found entity 1: PhaseC_PWM" {  } { { "PhaseC_PWM.v" "" { Text "T:/FPGA_Projects/Qsys_Projects/Three_Phase_Power_Analyzer/PhaseC_PWM.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582577952283 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582577952283 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "slider_data.v 1 1 " "Found 1 design units, including 1 entities, in source file slider_data.v" { { "Info" "ISGN_ENTITY_NAME" "1 Slider_DATA " "Found entity 1: Slider_DATA" {  } { { "Slider_DATA.v" "" { Text "T:/FPGA_Projects/Qsys_Projects/Three_Phase_Power_Analyzer/Slider_DATA.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582577952285 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582577952285 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "slider_colormap.v 1 1 " "Found 1 design units, including 1 entities, in source file slider_colormap.v" { { "Info" "ISGN_ENTITY_NAME" "1 Slider_Colormap " "Found entity 1: Slider_Colormap" {  } { { "Slider_Colormap.v" "" { Text "T:/FPGA_Projects/Qsys_Projects/Three_Phase_Power_Analyzer/Slider_Colormap.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582577952286 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582577952286 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "justlogo_data.v 1 1 " "Found 1 design units, including 1 entities, in source file justlogo_data.v" { { "Info" "ISGN_ENTITY_NAME" "1 JUSTLOGO_DATA " "Found entity 1: JUSTLOGO_DATA" {  } { { "JUSTLOGO_DATA.v" "" { Text "T:/FPGA_Projects/Qsys_Projects/Three_Phase_Power_Analyzer/JUSTLOGO_DATA.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582577952288 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582577952288 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "justlogo_colormap.v 1 1 " "Found 1 design units, including 1 entities, in source file justlogo_colormap.v" { { "Info" "ISGN_ENTITY_NAME" "1 JUSTLOGO_Colormap " "Found entity 1: JUSTLOGO_Colormap" {  } { { "JUSTLOGO_Colormap.v" "" { Text "T:/FPGA_Projects/Qsys_Projects/Three_Phase_Power_Analyzer/JUSTLOGO_Colormap.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582577952289 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582577952289 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "font_rom.v 1 1 " "Found 1 design units, including 1 entities, in source file font_rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 Font_ROM " "Found entity 1: Font_ROM" {  } { { "Font_ROM.v" "" { Text "T:/FPGA_Projects/Qsys_Projects/Three_Phase_Power_Analyzer/Font_ROM.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582577952291 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582577952291 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "phaseb_analog.v 1 1 " "Found 1 design units, including 1 entities, in source file phaseb_analog.v" { { "Info" "ISGN_ENTITY_NAME" "1 PhaseB_Analog " "Found entity 1: PhaseB_Analog" {  } { { "PhaseB_Analog.v" "" { Text "T:/FPGA_Projects/Qsys_Projects/Three_Phase_Power_Analyzer/PhaseB_Analog.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582577952292 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582577952292 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "phasec_tri_analog.v 1 1 " "Found 1 design units, including 1 entities, in source file phasec_tri_analog.v" { { "Info" "ISGN_ENTITY_NAME" "1 PhaseC_Tri_Analog " "Found entity 1: PhaseC_Tri_Analog" {  } { { "PhaseC_Tri_Analog.v" "" { Text "T:/FPGA_Projects/Qsys_Projects/Three_Phase_Power_Analyzer/PhaseC_Tri_Analog.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582577952294 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582577952294 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "phasea.v 1 1 " "Found 1 design units, including 1 entities, in source file phasea.v" { { "Info" "ISGN_ENTITY_NAME" "1 PhaseA " "Found entity 1: PhaseA" {  } { { "PhaseA.v" "" { Text "T:/FPGA_Projects/Qsys_Projects/Three_Phase_Power_Analyzer/PhaseA.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582577952295 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582577952295 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "stringrom.v 1 1 " "Found 1 design units, including 1 entities, in source file stringrom.v" { { "Info" "ISGN_ENTITY_NAME" "1 StringROM " "Found entity 1: StringROM" {  } { { "StringROM.v" "" { Text "T:/FPGA_Projects/Qsys_Projects/Three_Phase_Power_Analyzer/StringROM.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582577952319 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582577952319 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "harmonicrom.v 1 1 " "Found 1 design units, including 1 entities, in source file harmonicrom.v" { { "Info" "ISGN_ENTITY_NAME" "1 HarmonicROM " "Found entity 1: HarmonicROM" {  } { { "HarmonicROM.v" "" { Text "T:/FPGA_Projects/Qsys_Projects/Three_Phase_Power_Analyzer/HarmonicROM.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582577952331 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582577952331 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "data_store.v 1 1 " "Found 1 design units, including 1 entities, in source file data_store.v" { { "Info" "ISGN_ENTITY_NAME" "1 DATA_Store " "Found entity 1: DATA_Store" {  } { { "DATA_Store.v" "" { Text "T:/FPGA_Projects/Qsys_Projects/Three_Phase_Power_Analyzer/DATA_Store.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582577952332 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582577952332 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"\[\";  expecting \"@\", or an operand GUI.v(687) " "Verilog HDL syntax error at GUI.v(687) near text: \"\[\";  expecting \"@\", or an operand. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "GUI.v" "" { Text "T:/FPGA_Projects/Qsys_Projects/Three_Phase_Power_Analyzer/GUI.v" 687 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1582577952334 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"\[\";  expecting \"@\", or an operand GUI.v(688) " "Verilog HDL syntax error at GUI.v(688) near text: \"\[\";  expecting \"@\", or an operand. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "GUI.v" "" { Text "T:/FPGA_Projects/Qsys_Projects/Three_Phase_Power_Analyzer/GUI.v" 688 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1582577952334 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"\[\";  expecting \"@\", or an operand GUI.v(689) " "Verilog HDL syntax error at GUI.v(689) near text: \"\[\";  expecting \"@\", or an operand. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "GUI.v" "" { Text "T:/FPGA_Projects/Qsys_Projects/Three_Phase_Power_Analyzer/GUI.v" 689 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1582577952334 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "GUI GUI.v(1) " "Ignored design unit \"GUI\" at GUI.v(1) due to previous errors" {  } { { "GUI.v" "" { Text "T:/FPGA_Projects/Qsys_Projects/Three_Phase_Power_Analyzer/GUI.v" 1 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1582577952335 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gui.v 0 0 " "Found 0 design units, including 0 entities, in source file gui.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582577952336 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "Top.v(252) " "Verilog HDL Module Instantiation warning at Top.v(252): ignored dangling comma in List of Port Connections" {  } { { "Top.v" "" { Text "T:/FPGA_Projects/Qsys_Projects/Three_Phase_Power_Analyzer/Top.v" 252 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1582577952339 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "Top.v(340) " "Verilog HDL Module Instantiation warning at Top.v(340): ignored dangling comma in List of Port Connections" {  } { { "Top.v" "" { Text "T:/FPGA_Projects/Qsys_Projects/Three_Phase_Power_Analyzer/Top.v" 340 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1582577952339 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top.v 1 1 " "Found 1 design units, including 1 entities, in source file top.v" { { "Info" "ISGN_ENTITY_NAME" "1 Top " "Found entity 1: Top" {  } { { "Top.v" "" { Text "T:/FPGA_Projects/Qsys_Projects/Three_Phase_Power_Analyzer/Top.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582577952339 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582577952339 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "timebar_data.v 1 1 " "Found 1 design units, including 1 entities, in source file timebar_data.v" { { "Info" "ISGN_ENTITY_NAME" "1 TimeBar_DATA " "Found entity 1: TimeBar_DATA" {  } { { "TimeBar_DATA.v" "" { Text "T:/FPGA_Projects/Qsys_Projects/Three_Phase_Power_Analyzer/TimeBar_DATA.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582577952341 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582577952341 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "timebar_colormap.v 1 1 " "Found 1 design units, including 1 entities, in source file timebar_colormap.v" { { "Info" "ISGN_ENTITY_NAME" "1 TimeBar_Colormap " "Found entity 1: TimeBar_Colormap" {  } { { "TimeBar_Colormap.v" "" { Text "T:/FPGA_Projects/Qsys_Projects/Three_Phase_Power_Analyzer/TimeBar_Colormap.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582577952342 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582577952342 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "phasec_pwm_correction.v 1 1 " "Found 1 design units, including 1 entities, in source file phasec_pwm_correction.v" { { "Info" "ISGN_ENTITY_NAME" "1 PhaseC_PWM_Correction " "Found entity 1: PhaseC_PWM_Correction" {  } { { "PhaseC_PWM_Correction.v" "" { Text "T:/FPGA_Projects/Qsys_Projects/Three_Phase_Power_Analyzer/PhaseC_PWM_Correction.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582577952344 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582577952344 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pwm_jumps_rom.v 1 1 " "Found 1 design units, including 1 entities, in source file pwm_jumps_rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 PWM_Jumps_ROM " "Found entity 1: PWM_Jumps_ROM" {  } { { "PWM_Jumps_ROM.v" "" { Text "T:/FPGA_Projects/Qsys_Projects/Three_Phase_Power_Analyzer/PWM_Jumps_ROM.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582577952355 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582577952355 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adcs.v 1 1 " "Found 1 design units, including 1 entities, in source file adcs.v" { { "Info" "ISGN_ENTITY_NAME" "1 ADCs " "Found entity 1: ADCs" {  } { { "ADCs.v" "" { Text "T:/FPGA_Projects/Qsys_Projects/Three_Phase_Power_Analyzer/ADCs.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582577952356 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582577952356 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gui_nios_phasea_voltage.v 1 1 " "Found 1 design units, including 1 entities, in source file gui_nios_phasea_voltage.v" { { "Info" "ISGN_ENTITY_NAME" "1 GUI_Nios_PhaseA_Voltage " "Found entity 1: GUI_Nios_PhaseA_Voltage" {  } { { "GUI_Nios_PhaseA_Voltage.v" "" { Text "T:/FPGA_Projects/Qsys_Projects/Three_Phase_Power_Analyzer/GUI_Nios_PhaseA_Voltage.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582577952358 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582577952358 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gui_nios_phaseb_voltage.v 1 1 " "Found 1 design units, including 1 entities, in source file gui_nios_phaseb_voltage.v" { { "Info" "ISGN_ENTITY_NAME" "1 GUI_Nios_PhaseB_Voltage " "Found entity 1: GUI_Nios_PhaseB_Voltage" {  } { { "GUI_Nios_PhaseB_Voltage.v" "" { Text "T:/FPGA_Projects/Qsys_Projects/Three_Phase_Power_Analyzer/GUI_Nios_PhaseB_Voltage.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582577952360 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582577952360 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gui_nios_phasec_voltage.v 1 1 " "Found 1 design units, including 1 entities, in source file gui_nios_phasec_voltage.v" { { "Info" "ISGN_ENTITY_NAME" "1 GUI_Nios_PhaseC_Voltage " "Found entity 1: GUI_Nios_PhaseC_Voltage" {  } { { "GUI_Nios_PhaseC_Voltage.v" "" { Text "T:/FPGA_Projects/Qsys_Projects/Three_Phase_Power_Analyzer/GUI_Nios_PhaseC_Voltage.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582577952361 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582577952361 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gui_nios_phasea_current.v 1 1 " "Found 1 design units, including 1 entities, in source file gui_nios_phasea_current.v" { { "Info" "ISGN_ENTITY_NAME" "1 GUI_Nios_PhaseA_Current " "Found entity 1: GUI_Nios_PhaseA_Current" {  } { { "GUI_Nios_PhaseA_Current.v" "" { Text "T:/FPGA_Projects/Qsys_Projects/Three_Phase_Power_Analyzer/GUI_Nios_PhaseA_Current.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582577952363 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582577952363 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gui_nios_phaseb_current.v 1 1 " "Found 1 design units, including 1 entities, in source file gui_nios_phaseb_current.v" { { "Info" "ISGN_ENTITY_NAME" "1 GUI_Nios_PhaseB_Current " "Found entity 1: GUI_Nios_PhaseB_Current" {  } { { "GUI_Nios_PhaseB_Current.v" "" { Text "T:/FPGA_Projects/Qsys_Projects/Three_Phase_Power_Analyzer/GUI_Nios_PhaseB_Current.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582577952365 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582577952365 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gui_nios_phasec_current.v 1 1 " "Found 1 design units, including 1 entities, in source file gui_nios_phasec_current.v" { { "Info" "ISGN_ENTITY_NAME" "1 GUI_Nios_PhaseC_Current " "Found entity 1: GUI_Nios_PhaseC_Current" {  } { { "GUI_Nios_PhaseC_Current.v" "" { Text "T:/FPGA_Projects/Qsys_Projects/Three_Phase_Power_Analyzer/GUI_Nios_PhaseC_Current.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582577952367 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582577952367 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "title_data.v 1 1 " "Found 1 design units, including 1 entities, in source file title_data.v" { { "Info" "ISGN_ENTITY_NAME" "1 Title_DATA " "Found entity 1: Title_DATA" {  } { { "Title_DATA.v" "" { Text "T:/FPGA_Projects/Qsys_Projects/Three_Phase_Power_Analyzer/Title_DATA.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582577952368 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582577952368 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "title_colormap.v 1 1 " "Found 1 design units, including 1 entities, in source file title_colormap.v" { { "Info" "ISGN_ENTITY_NAME" "1 Title_Colormap " "Found entity 1: Title_Colormap" {  } { { "Title_Colormap.v" "" { Text "T:/FPGA_Projects/Qsys_Projects/Three_Phase_Power_Analyzer/Title_Colormap.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582577952369 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582577952369 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "manual_data.v 1 1 " "Found 1 design units, including 1 entities, in source file manual_data.v" { { "Info" "ISGN_ENTITY_NAME" "1 Manual_DATA " "Found entity 1: Manual_DATA" {  } { { "Manual_DATA.v" "" { Text "T:/FPGA_Projects/Qsys_Projects/Three_Phase_Power_Analyzer/Manual_DATA.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582577952371 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582577952371 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "manual_colormap.v 1 1 " "Found 1 design units, including 1 entities, in source file manual_colormap.v" { { "Info" "ISGN_ENTITY_NAME" "1 Manual_Colormap " "Found entity 1: Manual_Colormap" {  } { { "Manual_Colormap.v" "" { Text "T:/FPGA_Projects/Qsys_Projects/Three_Phase_Power_Analyzer/Manual_Colormap.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582577952373 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582577952373 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "T:/FPGA_Projects/Qsys_Projects/Three_Phase_Power_Analyzer/output_files/Top.map.smsg " "Generated suppressed messages file T:/FPGA_Projects/Qsys_Projects/Three_Phase_Power_Analyzer/output_files/Top.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582577952540 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 4 s 15 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 4 errors, 15 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4889 " "Peak virtual memory: 4889 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1582577954050 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon Feb 24 22:59:14 2020 " "Processing ended: Mon Feb 24 22:59:14 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1582577954050 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:16 " "Elapsed time: 00:00:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1582577954050 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:24 " "Total CPU time (on all processors): 00:00:24" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1582577954050 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1582577954050 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 6 s 15 s " "Quartus Prime Full Compilation was unsuccessful. 6 errors, 15 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1582577954766 ""}
