#-----------------------------------------------------------
# Vivado v2022.1 (64-bit)
# SW Build 3526262 on Mon Apr 18 15:48:16 MDT 2022
# IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
# Start of session at: Wed Jun 15 18:15:37 2022
# Process ID: 4812
# Current directory: D:/Patryk/Dokumenty/OneDrive - Wojskowa Akademia Techniczna/PUC/PG_74163
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent1040 D:\Patryk\Dokumenty\OneDrive - Wojskowa Akademia Techniczna\PUC\PG_74163\pg_74163_2.xpr
# Log file: D:/Patryk/Dokumenty/OneDrive - Wojskowa Akademia Techniczna/PUC/PG_74163/vivado.log
# Journal file: D:/Patryk/Dokumenty/OneDrive - Wojskowa Akademia Techniczna/PUC/PG_74163\vivado.jou
# Running On: DESKTOP-0VKIBAF, OS: Windows, CPU Frequency: 2592 MHz, CPU Physical cores: 4, Host memory: 8409 MB
#-----------------------------------------------------------
start_gui
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26c:part0:1.2 available at D:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k26c/1.2/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26c:part0:1.3 available at D:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k26c/1.3/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26i:part0:1.2 available at D:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k26i/1.2/board.xml as part xck26-sfvc784-2lvi-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26i:part0:1.3 available at D:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k26i/1.3/board.xml as part xck26-sfvc784-2lvi-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kc705:part0:1.6 available at D:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kc705/1.6/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.6 available at D:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.6/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.7 available at D:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.7/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.4 available at D:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu116/1.4/board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.5 available at D:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu116/1.5/board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu1500:part0:1.2 available at D:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu1500/1.2/board.xml as part xcku115-flvb2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kv260_som:part0:1.2 available at D:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kv260_som/1.2/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kv260_som:part0:1.3 available at D:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kv260_som/1.3/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:sp701:part0:1.0 available at D:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/sp701/1.0/board.xml as part xc7s100fgga676-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:sp701:part0:1.1 available at D:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/sp701/1.1/board.xml as part xc7s100fgga676-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc707:part0:1.4 available at D:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc707/1.4/board.xml as part xc7vx485tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc709:part0:1.8 available at D:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc709/1.8/board.xml as part xc7vx690tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:2.2 available at D:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/2.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.0 available at D:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.0 available at D:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.6 available at D:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.6/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.7 available at D:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.7/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu110:part0:1.4 available at D:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu110/1.4/board.xml as part xcvu190-flgc2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.0 available at D:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.0/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.3 available at D:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.3/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.4 available at D:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.4/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu128:part0:1.0 available at D:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu128/production/1.0/board.xml as part xcvu37p-fsvh2892-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129:part0:1.0 available at D:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu129/production/1.0/board.xml as part xcvu29p-fsga2577-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu1525:part0:1.3 available at D:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu1525/1.3/board.xml as part xcvu9p-fsgd2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_mpsoc:part0:1.0 available at D:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_mpsoc/1.0/board.xml as part xczu19eg-ffvd1760-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_rfsoc:part0:1.0 available at D:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_rfsoc/1.0/board.xml as part xczu21dr-ffvd1156-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.2 available at D:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/2.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.0 available at D:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.0 available at D:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at D:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.0 available at D:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc702:part0:1.4 available at D:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zc702/1.4/board.xml as part xc7z020clg484-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc706:part0:1.4 available at D:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zc706/1.4/board.xml as part xc7z045ffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.3 available at D:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.3/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.4 available at D:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.4/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu104:part0:1.1 available at D:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu104/1.1/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu106:part0:2.4 available at D:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu106/2.4/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu106:part0:2.5 available at D:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu106/2.5/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu106:part0:2.6 available at D:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu106/2.6/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.2 available at D:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.2/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.3 available at D:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.3/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.4 available at D:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.4/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1275:part0:1.0 available at D:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1275/1.0/board.xml as part xczu29dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1285:part0:1.0 available at D:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1285/1.0/board.xml as part xczu39dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208:part0:2.0 available at D:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/production/2.0/board.xml as part xczu48dr-fsvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at D:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216:part0:2.0 available at D:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/production/2.0/board.xml as part xczu49dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at D:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at D:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at D:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
open_project {D:/Patryk/Dokumenty/OneDrive - Wojskowa Akademia Techniczna/PUC/PG_74163/pg_74163_2.xpr}
INFO: [Project 1-313] Project file moved from 'C:/LABUPROG/WEL21ET1N4/pg_74163_2' since last save.
INFO: [filemgmt 56-2] Default IP Output Path : Could not find the directory 'D:/Patryk/Dokumenty/OneDrive - Wojskowa Akademia Techniczna/PUC/PG_74163/pg_74163_2.gen/sources_1', nor could it be found using path 'C:/LABUPROG/WEL21ET1N4/pg_74163_2/pg_74163_2.gen/sources_1'.
CRITICAL WARNING: [Project 1-311] Could not find the file 'D:/Patryk/Dokumenty/OneDrive - Wojskowa Akademia Techniczna/PUC/pg_74163/PG_74163.srcs/sim_1/new/counter_tb.vhd', nor could it be found using path 'C:/LABUPROG/WEL21ET1N4/pg_74163/PG_74163.srcs/sim_1/new/counter_tb.vhd'.
CRITICAL WARNING: [Project 1-311] Could not find the file 'D:/Patryk/Dokumenty/OneDrive - Wojskowa Akademia Techniczna/PUC/pg_74163/counter_tb_behav.wcfg', nor could it be found using path 'C:/LABUPROG/WEL21ET1N4/pg_74163/counter_tb_behav.wcfg'.
Scanning sources...
Finished scanning sources
INFO: [Project 1-230] Project 'pg_74163_2.xpr' upgraded for this version of Vivado.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2022.1/data/ip'.
open_project: Time (s): cpu = 00:00:15 ; elapsed = 00:00:20 . Memory (MB): peak = 1184.895 ; gain = 0.000
update_compile_order -fileset sources_1
update_compile_order -fileset sim_counter
launch_simulation -simset [get_filesets sim_counter ]
Command: launch_simulation  -simset sim_counter
INFO: [Vivado 12-12493] Simulation top is 'counter_4_bit'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Patryk/Dokumenty/OneDrive - Wojskowa Akademia Techniczna/PUC/PG_74163/pg_74163_2.sim/sim_counter/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_counter'
INFO: [SIM-utils-72] Using boost library from 'D:/Xilinx/Vivado/2022.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'counter_4_bit' in fileset 'sim_counter'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_counter'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Patryk/Dokumenty/OneDrive - Wojskowa Akademia Techniczna/PUC/PG_74163/pg_74163_2.sim/sim_counter/behav/xsim'
"xvhdl --incr --relax -prj counter_4_bit_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Patryk/Dokumenty/OneDrive - Wojskowa Akademia Techniczna/PUC/PG_74163/pg_74163_2.srcs/sources_1/new/counter_4_bit.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'counter_4_bit'
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 1184.895 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '7' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Patryk/Dokumenty/OneDrive - Wojskowa Akademia Techniczna/PUC/PG_74163/pg_74163_2.sim/sim_counter/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot counter_4_bit_behav xil_defaultlib.counter_4_bit -log elaborate.log"
Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2022.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot counter_4_bit_behav xil_defaultlib.counter_4_bit -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.counter_4_bit
Built simulation snapshot counter_4_bit_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 1184.895 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '16' seconds
INFO: [USF-XSim-4] XSim::Simulate design
WARNING: [USF-XSim-17] WCFG file does not exist:D:/Patryk/Dokumenty/OneDrive - Wojskowa Akademia Techniczna/PUC/pg_74163/counter_tb_behav.wcfg
WARNING: [USF-XSim-17] WCFG file does not exist:D:/Patryk/Dokumenty/OneDrive - Wojskowa Akademia Techniczna/PUC/pg_74163/counter_tb_behav.wcfg
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Patryk/Dokumenty/OneDrive - Wojskowa Akademia Techniczna/PUC/PG_74163/pg_74163_2.sim/sim_counter/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "counter_4_bit_behav -key {Behavioral:sim_counter:Functional:counter_4_bit} -tclbatch {counter_4_bit.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source counter_4_bit.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 200ns
xsim: Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 1184.895 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'counter_4_bit_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 200ns
launch_simulation: Time (s): cpu = 00:00:12 ; elapsed = 00:00:30 . Memory (MB): peak = 1184.895 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
file mkdir D:/Patryk/Dokumenty/OneDrive - Wojskowa Akademia Techniczna/PUC/PG_74163/pg_74163_2.srcs/sim_counter/new
file mkdir D:/Patryk/Dokumenty/OneDrive - Wojskowa Akademia Techniczna/PUC/PG_74163/pg_74163_2.srcs/sim_counter/new
file mkdir D:/Patryk/Dokumenty/OneDrive - Wojskowa Akademia Techniczna/PUC/PG_74163/pg_74163_2.srcs/sim_counter/new
file mkdir D:/Patryk/Dokumenty/OneDrive - Wojskowa Akademia Techniczna/PUC/PG_74163/pg_74163_2.srcs/sim_counter/new
file mkdir D:/Patryk/Dokumenty/OneDrive - Wojskowa Akademia Techniczna/PUC/PG_74163/pg_74163_2.srcs/sim_counter/new
set_property SOURCE_SET sources_1 [get_filesets sim_counter]
file mkdir D:/Patryk/Dokumenty/OneDrive - Wojskowa Akademia Techniczna/PUC/PG_74163/pg_74163_2.srcs/sim_counter/new
file mkdir {D:/Patryk/Dokumenty/OneDrive - Wojskowa Akademia Techniczna/PUC/PG_74163/pg_74163_2.srcs/sim_counter/new}
close [ open {D:/Patryk/Dokumenty/OneDrive - Wojskowa Akademia Techniczna/PUC/PG_74163/pg_74163_2.srcs/sim_counter/new/counter_tb.vhd} w ]
add_files -fileset sim_counter {{D:/Patryk/Dokumenty/OneDrive - Wojskowa Akademia Techniczna/PUC/PG_74163/pg_74163_2.srcs/sim_counter/new/counter_tb.vhd}}
update_compile_order -fileset sim_counter
set_property top counter_tb [get_filesets sim_counter]
set_property top_lib xil_defaultlib [get_filesets sim_counter]
update_compile_order -fileset sim_counter
export_ip_user_files -of_objects  [get_files {{D:/Patryk/Dokumenty/OneDrive - Wojskowa Akademia Techniczna/PUC/pg_74163/PG_74163.srcs/sim_1/new/counter_tb.vhd}}] -no_script -reset -force -quiet
remove_files  -fileset sim_counter {{D:/Patryk/Dokumenty/OneDrive - Wojskowa Akademia Techniczna/PUC/pg_74163/PG_74163.srcs/sim_1/new/counter_tb.vhd}}
export_ip_user_files -of_objects  [get_files {{D:/Patryk/Dokumenty/OneDrive - Wojskowa Akademia Techniczna/PUC/pg_74163/counter_tb_behav.wcfg}}] -no_script -reset -force -quiet
remove_files  -fileset sim_counter {{D:/Patryk/Dokumenty/OneDrive - Wojskowa Akademia Techniczna/PUC/pg_74163/counter_tb_behav.wcfg}}
set_property SOURCE_SET sources_1 [get_filesets sim_counter]
add_files -fileset sim_counter -norecurse {{D:/Patryk/Dokumenty/OneDrive - Wojskowa Akademia Techniczna/PUC/PG_74163/pg_74163_2.sim/sim_counter/behav/xsim/xsim.dir/xil_defaultlib/counter_tb.vdb}}
export_ip_user_files -of_objects  [get_files {{D:/Patryk/Dokumenty/OneDrive - Wojskowa Akademia Techniczna/PUC/PG_74163/pg_74163_2.srcs/sim_counter/new/counter_tb.vhd}}] -no_script -reset -force -quiet
remove_files  -fileset sim_counter {{D:/Patryk/Dokumenty/OneDrive - Wojskowa Akademia Techniczna/PUC/PG_74163/pg_74163_2.srcs/sim_counter/new/counter_tb.vhd}}
set_property SOURCE_SET sources_1 [get_filesets sim_counter]
add_files -fileset sim_counter -norecurse {{D:/Patryk/Dokumenty/OneDrive - Wojskowa Akademia Techniczna/PUC/PG_74163/pg_74163_2.sim/sim_counter/behav/xsim/xsim.dir/xil_defaultlib/counter_4_bit.vdb}}
export_ip_user_files -of_objects  [get_files {{D:/Patryk/Dokumenty/OneDrive - Wojskowa Akademia Techniczna/PUC/PG_74163/pg_74163_2.sim/sim_counter/behav/xsim/xsim.dir/xil_defaultlib/counter_4_bit.vdb}}] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files {{D:/Patryk/Dokumenty/OneDrive - Wojskowa Akademia Techniczna/PUC/PG_74163/pg_74163_2.sim/sim_counter/behav/xsim/xsim.dir/xil_defaultlib/counter_tb.vdb}}] -no_script -reset -force -quiet
remove_files  -fileset sim_counter {{D:/Patryk/Dokumenty/OneDrive - Wojskowa Akademia Techniczna/PUC/PG_74163/pg_74163_2.sim/sim_counter/behav/xsim/xsim.dir/xil_defaultlib/counter_4_bit.vdb} {D:/Patryk/Dokumenty/OneDrive - Wojskowa Akademia Techniczna/PUC/PG_74163/pg_74163_2.sim/sim_counter/behav/xsim/xsim.dir/xil_defaultlib/counter_tb.vdb}}
set_property SOURCE_SET sources_1 [get_filesets sim_counter]
add_files -fileset sim_counter -norecurse C:/Users/Patryk/Desktop/pg_74163/pg_74163_2.sim/sim_counter/behav/xsim/xsim.dir/xil_defaultlib/counter_4_bit.vdb
export_ip_user_files -of_objects  [get_files C:/Users/Patryk/Desktop/pg_74163/pg_74163_2.sim/sim_counter/behav/xsim/xsim.dir/xil_defaultlib/counter_4_bit.vdb] -no_script -reset -force -quiet
remove_files  -fileset sim_counter C:/Users/Patryk/Desktop/pg_74163/pg_74163_2.sim/sim_counter/behav/xsim/xsim.dir/xil_defaultlib/counter_4_bit.vdb
set_property SOURCE_SET sources_1 [get_filesets sim_counter]
close [ open {D:/Patryk/Dokumenty/OneDrive - Wojskowa Akademia Techniczna/PUC/PG_74163/pg_74163_2.srcs/sim_counter/new/counter_4_bit_tb.vhd} w ]
add_files -fileset sim_counter {{D:/Patryk/Dokumenty/OneDrive - Wojskowa Akademia Techniczna/PUC/PG_74163/pg_74163_2.srcs/sim_counter/new/counter_4_bit_tb.vhd}}
update_compile_order -fileset sim_counter
update_compile_order -fileset sim_counter
launch_simulation -simset [get_filesets sim_counter ]
Command: launch_simulation  -simset sim_counter
INFO: [Vivado 12-12493] Simulation top is 'counter_4_bit_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Patryk/Dokumenty/OneDrive - Wojskowa Akademia Techniczna/PUC/PG_74163/pg_74163_2.sim/sim_counter/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_counter'
INFO: [SIM-utils-72] Using boost library from 'D:/Xilinx/Vivado/2022.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'counter_4_bit_tb' in fileset 'sim_counter'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_counter'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Patryk/Dokumenty/OneDrive - Wojskowa Akademia Techniczna/PUC/PG_74163/pg_74163_2.sim/sim_counter/behav/xsim'
"xvhdl --incr --relax -prj counter_4_bit_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Patryk/Dokumenty/OneDrive - Wojskowa Akademia Techniczna/PUC/PG_74163/pg_74163_2.srcs/sim_counter/new/counter_4_bit_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'counter_4_bit_tb'
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Patryk/Dokumenty/OneDrive - Wojskowa Akademia Techniczna/PUC/PG_74163/pg_74163_2.sim/sim_counter/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot counter_4_bit_tb_behav xil_defaultlib.counter_4_bit_tb -log elaborate.log"
Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2022.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot counter_4_bit_tb_behav xil_defaultlib.counter_4_bit_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-8350] formal port 'rco' of mode 'out' cannot be associated with actual port 'rco' of mode 'in' [D:/Patryk/Dokumenty/OneDrive - Wojskowa Akademia Techniczna/PUC/PG_74163/pg_74163_2.srcs/sim_counter/new/counter_4_bit_tb.vhd:47]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit counter_4_bit_tb in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-99] Step results log file:'D:/Patryk/Dokumenty/OneDrive - Wojskowa Akademia Techniczna/PUC/PG_74163/pg_74163_2.sim/sim_counter/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'D:/Patryk/Dokumenty/OneDrive - Wojskowa Akademia Techniczna/PUC/PG_74163/pg_74163_2.sim/sim_counter/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1184.895 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation -simset [get_filesets sim_counter ]
Command: launch_simulation  -simset sim_counter
INFO: [Vivado 12-12493] Simulation top is 'counter_4_bit_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Patryk/Dokumenty/OneDrive - Wojskowa Akademia Techniczna/PUC/PG_74163/pg_74163_2.sim/sim_counter/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_counter'
INFO: [SIM-utils-72] Using boost library from 'D:/Xilinx/Vivado/2022.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'counter_4_bit_tb' in fileset 'sim_counter'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_counter'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Patryk/Dokumenty/OneDrive - Wojskowa Akademia Techniczna/PUC/PG_74163/pg_74163_2.sim/sim_counter/behav/xsim'
"xvhdl --incr --relax -prj counter_4_bit_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Patryk/Dokumenty/OneDrive - Wojskowa Akademia Techniczna/PUC/PG_74163/pg_74163_2.srcs/sim_counter/new/counter_4_bit_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'counter_4_bit_tb'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Patryk/Dokumenty/OneDrive - Wojskowa Akademia Techniczna/PUC/PG_74163/pg_74163_2.sim/sim_counter/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot counter_4_bit_tb_behav xil_defaultlib.counter_4_bit_tb -log elaborate.log"
Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2022.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot counter_4_bit_tb_behav xil_defaultlib.counter_4_bit_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.counter_4_bit [counter_4_bit_default]
Compiling architecture behavioral of entity xil_defaultlib.counter_4_bit_tb
Built simulation snapshot counter_4_bit_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Patryk/Dokumenty/OneDrive - Wojskowa Akademia Techniczna/PUC/PG_74163/pg_74163_2.sim/sim_counter/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "counter_4_bit_tb_behav -key {Behavioral:sim_counter:Functional:counter_4_bit_tb} -tclbatch {counter_4_bit_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source counter_4_bit_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 200ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'counter_4_bit_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 200ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:10 . Memory (MB): peak = 1184.895 ; gain = 0.000
run 350 ns
relaunch_sim
Command: launch_simulation -step compile -simset sim_counter -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'counter_4_bit_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Patryk/Dokumenty/OneDrive - Wojskowa Akademia Techniczna/PUC/PG_74163/pg_74163_2.sim/sim_counter/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_counter'
INFO: [SIM-utils-72] Using boost library from 'D:/Xilinx/Vivado/2022.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'counter_4_bit_tb' in fileset 'sim_counter'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_counter'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Patryk/Dokumenty/OneDrive - Wojskowa Akademia Techniczna/PUC/PG_74163/pg_74163_2.sim/sim_counter/behav/xsim'
"xvhdl --incr --relax -prj counter_4_bit_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Patryk/Dokumenty/OneDrive - Wojskowa Akademia Techniczna/PUC/PG_74163/pg_74163_2.srcs/sim_counter/new/counter_4_bit_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'counter_4_bit_tb'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_counter -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'counter_4_bit_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Patryk/Dokumenty/OneDrive - Wojskowa Akademia Techniczna/PUC/PG_74163/pg_74163_2.sim/sim_counter/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_counter'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Patryk/Dokumenty/OneDrive - Wojskowa Akademia Techniczna/PUC/PG_74163/pg_74163_2.sim/sim_counter/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot counter_4_bit_tb_behav xil_defaultlib.counter_4_bit_tb -log elaborate.log"
Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2022.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot counter_4_bit_tb_behav xil_defaultlib.counter_4_bit_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.counter_4_bit [counter_4_bit_default]
Compiling architecture behavioral of entity xil_defaultlib.counter_4_bit_tb
Built simulation snapshot counter_4_bit_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 1184.895 ; gain = 0.000
relaunch_sim
Command: launch_simulation -step compile -simset sim_counter -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'counter_4_bit_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Patryk/Dokumenty/OneDrive - Wojskowa Akademia Techniczna/PUC/PG_74163/pg_74163_2.sim/sim_counter/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_counter'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Patryk/Dokumenty/OneDrive - Wojskowa Akademia Techniczna/PUC/PG_74163/pg_74163_2.sim/sim_counter/behav/xsim'
"xvhdl --incr --relax -prj counter_4_bit_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Patryk/Dokumenty/OneDrive - Wojskowa Akademia Techniczna/PUC/PG_74163/pg_74163_2.srcs/sim_counter/new/counter_4_bit_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'counter_4_bit_tb'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_counter -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'counter_4_bit_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Patryk/Dokumenty/OneDrive - Wojskowa Akademia Techniczna/PUC/PG_74163/pg_74163_2.sim/sim_counter/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_counter'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Patryk/Dokumenty/OneDrive - Wojskowa Akademia Techniczna/PUC/PG_74163/pg_74163_2.sim/sim_counter/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot counter_4_bit_tb_behav xil_defaultlib.counter_4_bit_tb -log elaborate.log"
Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2022.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot counter_4_bit_tb_behav xil_defaultlib.counter_4_bit_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.counter_4_bit [counter_4_bit_default]
Compiling architecture behavioral of entity xil_defaultlib.counter_4_bit_tb
Built simulation snapshot counter_4_bit_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 1184.895 ; gain = 0.000
save_wave_config {D:/Patryk/Dokumenty/OneDrive - Wojskowa Akademia Techniczna/PUC/PG_74163/Techniczna/PUC/PG_74163/pg_74163_2.srcs/counter_4_bit_tb_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Wed Jun 15 18:52:22 2022...
