Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Wed Sep  7 11:28:14 2022
| Host         : CSE-P07-2168-08 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file Four_Digit_Seven_Segment_Driver_timing_summary_routed.rpt -pb Four_Digit_Seven_Segment_Driver_timing_summary_routed.pb -rpx Four_Digit_Seven_Segment_Driver_timing_summary_routed.rpx -warn_on_violation
| Design       : Four_Digit_Seven_Segment_Driver
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  11          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (11)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (11)
--------------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.803        0.000                      0                   39        0.249        0.000                      0                   39        4.500        0.000                       0                    21  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.803        0.000                      0                   39        0.249        0.000                      0                   39        4.500        0.000                       0                    21  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.803ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.249ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.803ns  (required time - arrival time)
  Source:                 refresh_counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            refresh_counter_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.708ns  (logic 0.828ns (22.333%)  route 2.880ns (77.667%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns = ( 15.021 - 10.000 ) 
    Source Clock Delay      (SCD):    5.322ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.719     5.322    CLK100MHZ_IBUF_BUFG
    SLICE_X7Y85          FDRE                                         r  refresh_counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y85          FDRE (Prop_fdre_C_Q)         0.456     5.778 r  refresh_counter_reg[15]/Q
                         net (fo=2, routed)           0.982     6.760    refresh_counter_reg_n_0_[15]
    SLICE_X6Y82          LUT4 (Prop_lut4_I2_O)        0.124     6.884 f  refresh_counter[19]_i_5/O
                         net (fo=1, routed)           0.802     7.685    refresh_counter[19]_i_5_n_0
    SLICE_X6Y84          LUT6 (Prop_lut6_I4_O)        0.124     7.809 f  refresh_counter[19]_i_4/O
                         net (fo=1, routed)           0.162     7.971    refresh_counter[19]_i_4_n_0
    SLICE_X6Y84          LUT6 (Prop_lut6_I5_O)        0.124     8.095 r  refresh_counter[19]_i_1/O
                         net (fo=19, routed)          0.934     9.029    refresh_counter[19]_i_1_n_0
    SLICE_X7Y86          FDRE                                         r  refresh_counter_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.598    15.021    CLK100MHZ_IBUF_BUFG
    SLICE_X7Y86          FDRE                                         r  refresh_counter_reg[17]/C
                         clock pessimism              0.276    15.297    
                         clock uncertainty           -0.035    15.261    
    SLICE_X7Y86          FDRE (Setup_fdre_C_R)       -0.429    14.832    refresh_counter_reg[17]
  -------------------------------------------------------------------
                         required time                         14.832    
                         arrival time                          -9.029    
  -------------------------------------------------------------------
                         slack                                  5.803    

Slack (MET) :             5.803ns  (required time - arrival time)
  Source:                 refresh_counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            refresh_counter_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.708ns  (logic 0.828ns (22.333%)  route 2.880ns (77.667%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns = ( 15.021 - 10.000 ) 
    Source Clock Delay      (SCD):    5.322ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.719     5.322    CLK100MHZ_IBUF_BUFG
    SLICE_X7Y85          FDRE                                         r  refresh_counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y85          FDRE (Prop_fdre_C_Q)         0.456     5.778 r  refresh_counter_reg[15]/Q
                         net (fo=2, routed)           0.982     6.760    refresh_counter_reg_n_0_[15]
    SLICE_X6Y82          LUT4 (Prop_lut4_I2_O)        0.124     6.884 f  refresh_counter[19]_i_5/O
                         net (fo=1, routed)           0.802     7.685    refresh_counter[19]_i_5_n_0
    SLICE_X6Y84          LUT6 (Prop_lut6_I4_O)        0.124     7.809 f  refresh_counter[19]_i_4/O
                         net (fo=1, routed)           0.162     7.971    refresh_counter[19]_i_4_n_0
    SLICE_X6Y84          LUT6 (Prop_lut6_I5_O)        0.124     8.095 r  refresh_counter[19]_i_1/O
                         net (fo=19, routed)          0.934     9.029    refresh_counter[19]_i_1_n_0
    SLICE_X7Y86          FDRE                                         r  refresh_counter_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.598    15.021    CLK100MHZ_IBUF_BUFG
    SLICE_X7Y86          FDRE                                         r  refresh_counter_reg[18]/C
                         clock pessimism              0.276    15.297    
                         clock uncertainty           -0.035    15.261    
    SLICE_X7Y86          FDRE (Setup_fdre_C_R)       -0.429    14.832    refresh_counter_reg[18]
  -------------------------------------------------------------------
                         required time                         14.832    
                         arrival time                          -9.029    
  -------------------------------------------------------------------
                         slack                                  5.803    

Slack (MET) :             5.803ns  (required time - arrival time)
  Source:                 refresh_counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            refresh_counter_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.708ns  (logic 0.828ns (22.333%)  route 2.880ns (77.667%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns = ( 15.021 - 10.000 ) 
    Source Clock Delay      (SCD):    5.322ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.719     5.322    CLK100MHZ_IBUF_BUFG
    SLICE_X7Y85          FDRE                                         r  refresh_counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y85          FDRE (Prop_fdre_C_Q)         0.456     5.778 r  refresh_counter_reg[15]/Q
                         net (fo=2, routed)           0.982     6.760    refresh_counter_reg_n_0_[15]
    SLICE_X6Y82          LUT4 (Prop_lut4_I2_O)        0.124     6.884 f  refresh_counter[19]_i_5/O
                         net (fo=1, routed)           0.802     7.685    refresh_counter[19]_i_5_n_0
    SLICE_X6Y84          LUT6 (Prop_lut6_I4_O)        0.124     7.809 f  refresh_counter[19]_i_4/O
                         net (fo=1, routed)           0.162     7.971    refresh_counter[19]_i_4_n_0
    SLICE_X6Y84          LUT6 (Prop_lut6_I5_O)        0.124     8.095 r  refresh_counter[19]_i_1/O
                         net (fo=19, routed)          0.934     9.029    refresh_counter[19]_i_1_n_0
    SLICE_X7Y86          FDRE                                         r  refresh_counter_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.598    15.021    CLK100MHZ_IBUF_BUFG
    SLICE_X7Y86          FDRE                                         r  refresh_counter_reg[19]/C
                         clock pessimism              0.276    15.297    
                         clock uncertainty           -0.035    15.261    
    SLICE_X7Y86          FDRE (Setup_fdre_C_R)       -0.429    14.832    refresh_counter_reg[19]
  -------------------------------------------------------------------
                         required time                         14.832    
                         arrival time                          -9.029    
  -------------------------------------------------------------------
                         slack                                  5.803    

Slack (MET) :             5.966ns  (required time - arrival time)
  Source:                 refresh_counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            refresh_counter_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.569ns  (logic 0.828ns (23.199%)  route 2.741ns (76.801%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns = ( 15.021 - 10.000 ) 
    Source Clock Delay      (SCD):    5.322ns
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.719     5.322    CLK100MHZ_IBUF_BUFG
    SLICE_X7Y85          FDRE                                         r  refresh_counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y85          FDRE (Prop_fdre_C_Q)         0.456     5.778 r  refresh_counter_reg[15]/Q
                         net (fo=2, routed)           0.982     6.760    refresh_counter_reg_n_0_[15]
    SLICE_X6Y82          LUT4 (Prop_lut4_I2_O)        0.124     6.884 f  refresh_counter[19]_i_5/O
                         net (fo=1, routed)           0.802     7.685    refresh_counter[19]_i_5_n_0
    SLICE_X6Y84          LUT6 (Prop_lut6_I4_O)        0.124     7.809 f  refresh_counter[19]_i_4/O
                         net (fo=1, routed)           0.162     7.971    refresh_counter[19]_i_4_n_0
    SLICE_X6Y84          LUT6 (Prop_lut6_I5_O)        0.124     8.095 r  refresh_counter[19]_i_1/O
                         net (fo=19, routed)          0.795     8.891    refresh_counter[19]_i_1_n_0
    SLICE_X7Y85          FDRE                                         r  refresh_counter_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.598    15.021    CLK100MHZ_IBUF_BUFG
    SLICE_X7Y85          FDRE                                         r  refresh_counter_reg[13]/C
                         clock pessimism              0.301    15.322    
                         clock uncertainty           -0.035    15.286    
    SLICE_X7Y85          FDRE (Setup_fdre_C_R)       -0.429    14.857    refresh_counter_reg[13]
  -------------------------------------------------------------------
                         required time                         14.857    
                         arrival time                          -8.891    
  -------------------------------------------------------------------
                         slack                                  5.966    

Slack (MET) :             5.966ns  (required time - arrival time)
  Source:                 refresh_counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            refresh_counter_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.569ns  (logic 0.828ns (23.199%)  route 2.741ns (76.801%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns = ( 15.021 - 10.000 ) 
    Source Clock Delay      (SCD):    5.322ns
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.719     5.322    CLK100MHZ_IBUF_BUFG
    SLICE_X7Y85          FDRE                                         r  refresh_counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y85          FDRE (Prop_fdre_C_Q)         0.456     5.778 r  refresh_counter_reg[15]/Q
                         net (fo=2, routed)           0.982     6.760    refresh_counter_reg_n_0_[15]
    SLICE_X6Y82          LUT4 (Prop_lut4_I2_O)        0.124     6.884 f  refresh_counter[19]_i_5/O
                         net (fo=1, routed)           0.802     7.685    refresh_counter[19]_i_5_n_0
    SLICE_X6Y84          LUT6 (Prop_lut6_I4_O)        0.124     7.809 f  refresh_counter[19]_i_4/O
                         net (fo=1, routed)           0.162     7.971    refresh_counter[19]_i_4_n_0
    SLICE_X6Y84          LUT6 (Prop_lut6_I5_O)        0.124     8.095 r  refresh_counter[19]_i_1/O
                         net (fo=19, routed)          0.795     8.891    refresh_counter[19]_i_1_n_0
    SLICE_X7Y85          FDRE                                         r  refresh_counter_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.598    15.021    CLK100MHZ_IBUF_BUFG
    SLICE_X7Y85          FDRE                                         r  refresh_counter_reg[14]/C
                         clock pessimism              0.301    15.322    
                         clock uncertainty           -0.035    15.286    
    SLICE_X7Y85          FDRE (Setup_fdre_C_R)       -0.429    14.857    refresh_counter_reg[14]
  -------------------------------------------------------------------
                         required time                         14.857    
                         arrival time                          -8.891    
  -------------------------------------------------------------------
                         slack                                  5.966    

Slack (MET) :             5.966ns  (required time - arrival time)
  Source:                 refresh_counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            refresh_counter_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.569ns  (logic 0.828ns (23.199%)  route 2.741ns (76.801%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns = ( 15.021 - 10.000 ) 
    Source Clock Delay      (SCD):    5.322ns
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.719     5.322    CLK100MHZ_IBUF_BUFG
    SLICE_X7Y85          FDRE                                         r  refresh_counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y85          FDRE (Prop_fdre_C_Q)         0.456     5.778 r  refresh_counter_reg[15]/Q
                         net (fo=2, routed)           0.982     6.760    refresh_counter_reg_n_0_[15]
    SLICE_X6Y82          LUT4 (Prop_lut4_I2_O)        0.124     6.884 f  refresh_counter[19]_i_5/O
                         net (fo=1, routed)           0.802     7.685    refresh_counter[19]_i_5_n_0
    SLICE_X6Y84          LUT6 (Prop_lut6_I4_O)        0.124     7.809 f  refresh_counter[19]_i_4/O
                         net (fo=1, routed)           0.162     7.971    refresh_counter[19]_i_4_n_0
    SLICE_X6Y84          LUT6 (Prop_lut6_I5_O)        0.124     8.095 r  refresh_counter[19]_i_1/O
                         net (fo=19, routed)          0.795     8.891    refresh_counter[19]_i_1_n_0
    SLICE_X7Y85          FDRE                                         r  refresh_counter_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.598    15.021    CLK100MHZ_IBUF_BUFG
    SLICE_X7Y85          FDRE                                         r  refresh_counter_reg[15]/C
                         clock pessimism              0.301    15.322    
                         clock uncertainty           -0.035    15.286    
    SLICE_X7Y85          FDRE (Setup_fdre_C_R)       -0.429    14.857    refresh_counter_reg[15]
  -------------------------------------------------------------------
                         required time                         14.857    
                         arrival time                          -8.891    
  -------------------------------------------------------------------
                         slack                                  5.966    

Slack (MET) :             5.966ns  (required time - arrival time)
  Source:                 refresh_counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            refresh_counter_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.569ns  (logic 0.828ns (23.199%)  route 2.741ns (76.801%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns = ( 15.021 - 10.000 ) 
    Source Clock Delay      (SCD):    5.322ns
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.719     5.322    CLK100MHZ_IBUF_BUFG
    SLICE_X7Y85          FDRE                                         r  refresh_counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y85          FDRE (Prop_fdre_C_Q)         0.456     5.778 r  refresh_counter_reg[15]/Q
                         net (fo=2, routed)           0.982     6.760    refresh_counter_reg_n_0_[15]
    SLICE_X6Y82          LUT4 (Prop_lut4_I2_O)        0.124     6.884 f  refresh_counter[19]_i_5/O
                         net (fo=1, routed)           0.802     7.685    refresh_counter[19]_i_5_n_0
    SLICE_X6Y84          LUT6 (Prop_lut6_I4_O)        0.124     7.809 f  refresh_counter[19]_i_4/O
                         net (fo=1, routed)           0.162     7.971    refresh_counter[19]_i_4_n_0
    SLICE_X6Y84          LUT6 (Prop_lut6_I5_O)        0.124     8.095 r  refresh_counter[19]_i_1/O
                         net (fo=19, routed)          0.795     8.891    refresh_counter[19]_i_1_n_0
    SLICE_X7Y85          FDRE                                         r  refresh_counter_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.598    15.021    CLK100MHZ_IBUF_BUFG
    SLICE_X7Y85          FDRE                                         r  refresh_counter_reg[16]/C
                         clock pessimism              0.301    15.322    
                         clock uncertainty           -0.035    15.286    
    SLICE_X7Y85          FDRE (Setup_fdre_C_R)       -0.429    14.857    refresh_counter_reg[16]
  -------------------------------------------------------------------
                         required time                         14.857    
                         arrival time                          -8.891    
  -------------------------------------------------------------------
                         slack                                  5.966    

Slack (MET) :             6.089ns  (required time - arrival time)
  Source:                 refresh_counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            refresh_counter_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.421ns  (logic 0.828ns (24.204%)  route 2.593ns (75.796%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.020ns = ( 15.020 - 10.000 ) 
    Source Clock Delay      (SCD):    5.322ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.719     5.322    CLK100MHZ_IBUF_BUFG
    SLICE_X7Y85          FDRE                                         r  refresh_counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y85          FDRE (Prop_fdre_C_Q)         0.456     5.778 r  refresh_counter_reg[15]/Q
                         net (fo=2, routed)           0.982     6.760    refresh_counter_reg_n_0_[15]
    SLICE_X6Y82          LUT4 (Prop_lut4_I2_O)        0.124     6.884 f  refresh_counter[19]_i_5/O
                         net (fo=1, routed)           0.802     7.685    refresh_counter[19]_i_5_n_0
    SLICE_X6Y84          LUT6 (Prop_lut6_I4_O)        0.124     7.809 f  refresh_counter[19]_i_4/O
                         net (fo=1, routed)           0.162     7.971    refresh_counter[19]_i_4_n_0
    SLICE_X6Y84          LUT6 (Prop_lut6_I5_O)        0.124     8.095 r  refresh_counter[19]_i_1/O
                         net (fo=19, routed)          0.647     8.743    refresh_counter[19]_i_1_n_0
    SLICE_X7Y84          FDRE                                         r  refresh_counter_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.597    15.020    CLK100MHZ_IBUF_BUFG
    SLICE_X7Y84          FDRE                                         r  refresh_counter_reg[10]/C
                         clock pessimism              0.276    15.296    
                         clock uncertainty           -0.035    15.260    
    SLICE_X7Y84          FDRE (Setup_fdre_C_R)       -0.429    14.831    refresh_counter_reg[10]
  -------------------------------------------------------------------
                         required time                         14.831    
                         arrival time                          -8.743    
  -------------------------------------------------------------------
                         slack                                  6.089    

Slack (MET) :             6.089ns  (required time - arrival time)
  Source:                 refresh_counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            refresh_counter_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.421ns  (logic 0.828ns (24.204%)  route 2.593ns (75.796%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.020ns = ( 15.020 - 10.000 ) 
    Source Clock Delay      (SCD):    5.322ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.719     5.322    CLK100MHZ_IBUF_BUFG
    SLICE_X7Y85          FDRE                                         r  refresh_counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y85          FDRE (Prop_fdre_C_Q)         0.456     5.778 r  refresh_counter_reg[15]/Q
                         net (fo=2, routed)           0.982     6.760    refresh_counter_reg_n_0_[15]
    SLICE_X6Y82          LUT4 (Prop_lut4_I2_O)        0.124     6.884 f  refresh_counter[19]_i_5/O
                         net (fo=1, routed)           0.802     7.685    refresh_counter[19]_i_5_n_0
    SLICE_X6Y84          LUT6 (Prop_lut6_I4_O)        0.124     7.809 f  refresh_counter[19]_i_4/O
                         net (fo=1, routed)           0.162     7.971    refresh_counter[19]_i_4_n_0
    SLICE_X6Y84          LUT6 (Prop_lut6_I5_O)        0.124     8.095 r  refresh_counter[19]_i_1/O
                         net (fo=19, routed)          0.647     8.743    refresh_counter[19]_i_1_n_0
    SLICE_X7Y84          FDRE                                         r  refresh_counter_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.597    15.020    CLK100MHZ_IBUF_BUFG
    SLICE_X7Y84          FDRE                                         r  refresh_counter_reg[11]/C
                         clock pessimism              0.276    15.296    
                         clock uncertainty           -0.035    15.260    
    SLICE_X7Y84          FDRE (Setup_fdre_C_R)       -0.429    14.831    refresh_counter_reg[11]
  -------------------------------------------------------------------
                         required time                         14.831    
                         arrival time                          -8.743    
  -------------------------------------------------------------------
                         slack                                  6.089    

Slack (MET) :             6.089ns  (required time - arrival time)
  Source:                 refresh_counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            refresh_counter_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.421ns  (logic 0.828ns (24.204%)  route 2.593ns (75.796%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.020ns = ( 15.020 - 10.000 ) 
    Source Clock Delay      (SCD):    5.322ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.719     5.322    CLK100MHZ_IBUF_BUFG
    SLICE_X7Y85          FDRE                                         r  refresh_counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y85          FDRE (Prop_fdre_C_Q)         0.456     5.778 r  refresh_counter_reg[15]/Q
                         net (fo=2, routed)           0.982     6.760    refresh_counter_reg_n_0_[15]
    SLICE_X6Y82          LUT4 (Prop_lut4_I2_O)        0.124     6.884 f  refresh_counter[19]_i_5/O
                         net (fo=1, routed)           0.802     7.685    refresh_counter[19]_i_5_n_0
    SLICE_X6Y84          LUT6 (Prop_lut6_I4_O)        0.124     7.809 f  refresh_counter[19]_i_4/O
                         net (fo=1, routed)           0.162     7.971    refresh_counter[19]_i_4_n_0
    SLICE_X6Y84          LUT6 (Prop_lut6_I5_O)        0.124     8.095 r  refresh_counter[19]_i_1/O
                         net (fo=19, routed)          0.647     8.743    refresh_counter[19]_i_1_n_0
    SLICE_X7Y84          FDRE                                         r  refresh_counter_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.597    15.020    CLK100MHZ_IBUF_BUFG
    SLICE_X7Y84          FDRE                                         r  refresh_counter_reg[12]/C
                         clock pessimism              0.276    15.296    
                         clock uncertainty           -0.035    15.260    
    SLICE_X7Y84          FDRE (Setup_fdre_C_R)       -0.429    14.831    refresh_counter_reg[12]
  -------------------------------------------------------------------
                         required time                         14.831    
                         arrival time                          -8.743    
  -------------------------------------------------------------------
                         slack                                  6.089    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 refresh_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            refresh_counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.207ns (54.146%)  route 0.175ns (45.854%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.597     1.516    CLK100MHZ_IBUF_BUFG
    SLICE_X6Y82          FDRE                                         r  refresh_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y82          FDRE (Prop_fdre_C_Q)         0.164     1.680 f  refresh_counter_reg[0]/Q
                         net (fo=3, routed)           0.175     1.856    refresh_counter_reg_n_0_[0]
    SLICE_X6Y82          LUT1 (Prop_lut1_I0_O)        0.043     1.899 r  refresh_counter[0]_i_1/O
                         net (fo=1, routed)           0.000     1.899    refresh_counter[0]
    SLICE_X6Y82          FDRE                                         r  refresh_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.866     2.031    CLK100MHZ_IBUF_BUFG
    SLICE_X6Y82          FDRE                                         r  refresh_counter_reg[0]/C
                         clock pessimism             -0.514     1.516    
    SLICE_X6Y82          FDRE (Hold_fdre_C_D)         0.133     1.649    refresh_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.649    
                         arrival time                           1.899    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 refresh_counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            refresh_counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.597     1.516    CLK100MHZ_IBUF_BUFG
    SLICE_X7Y82          FDRE                                         r  refresh_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y82          FDRE (Prop_fdre_C_Q)         0.141     1.657 r  refresh_counter_reg[4]/Q
                         net (fo=2, routed)           0.117     1.775    refresh_counter_reg_n_0_[4]
    SLICE_X7Y82          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.883 r  refresh_counter_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.883    data0[4]
    SLICE_X7Y82          FDRE                                         r  refresh_counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.866     2.031    CLK100MHZ_IBUF_BUFG
    SLICE_X7Y82          FDRE                                         r  refresh_counter_reg[4]/C
                         clock pessimism             -0.514     1.516    
    SLICE_X7Y82          FDRE (Hold_fdre_C_D)         0.105     1.621    refresh_counter_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.621    
                         arrival time                           1.883    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 refresh_counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            refresh_counter_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.249ns (67.838%)  route 0.118ns (32.162%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.599     1.518    CLK100MHZ_IBUF_BUFG
    SLICE_X7Y85          FDRE                                         r  refresh_counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y85          FDRE (Prop_fdre_C_Q)         0.141     1.659 r  refresh_counter_reg[16]/Q
                         net (fo=2, routed)           0.118     1.777    refresh_counter_reg_n_0_[16]
    SLICE_X7Y85          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.885 r  refresh_counter_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.885    data0[16]
    SLICE_X7Y85          FDRE                                         r  refresh_counter_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.869     2.034    CLK100MHZ_IBUF_BUFG
    SLICE_X7Y85          FDRE                                         r  refresh_counter_reg[16]/C
                         clock pessimism             -0.515     1.518    
    SLICE_X7Y85          FDRE (Hold_fdre_C_D)         0.105     1.623    refresh_counter_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.623    
                         arrival time                           1.885    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 refresh_counter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            refresh_counter_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.599     1.518    CLK100MHZ_IBUF_BUFG
    SLICE_X7Y84          FDRE                                         r  refresh_counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y84          FDRE (Prop_fdre_C_Q)         0.141     1.659 r  refresh_counter_reg[12]/Q
                         net (fo=2, routed)           0.119     1.779    refresh_counter_reg_n_0_[12]
    SLICE_X7Y84          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.887 r  refresh_counter_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.887    data0[12]
    SLICE_X7Y84          FDRE                                         r  refresh_counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.868     2.033    CLK100MHZ_IBUF_BUFG
    SLICE_X7Y84          FDRE                                         r  refresh_counter_reg[12]/C
                         clock pessimism             -0.514     1.518    
    SLICE_X7Y84          FDRE (Hold_fdre_C_D)         0.105     1.623    refresh_counter_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.623    
                         arrival time                           1.887    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 refresh_counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            refresh_counter_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.598     1.517    CLK100MHZ_IBUF_BUFG
    SLICE_X7Y83          FDRE                                         r  refresh_counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y83          FDRE (Prop_fdre_C_Q)         0.141     1.658 r  refresh_counter_reg[8]/Q
                         net (fo=2, routed)           0.120     1.779    refresh_counter_reg_n_0_[8]
    SLICE_X7Y83          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.887 r  refresh_counter_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.887    data0[8]
    SLICE_X7Y83          FDRE                                         r  refresh_counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.867     2.032    CLK100MHZ_IBUF_BUFG
    SLICE_X7Y83          FDRE                                         r  refresh_counter_reg[8]/C
                         clock pessimism             -0.514     1.517    
    SLICE_X7Y83          FDRE (Hold_fdre_C_D)         0.105     1.622    refresh_counter_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.622    
                         arrival time                           1.887    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 refresh_counter_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            refresh_counter_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.256ns (69.181%)  route 0.114ns (30.819%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.599     1.518    CLK100MHZ_IBUF_BUFG
    SLICE_X7Y84          FDRE                                         r  refresh_counter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y84          FDRE (Prop_fdre_C_Q)         0.141     1.659 r  refresh_counter_reg[9]/Q
                         net (fo=2, routed)           0.114     1.773    refresh_counter_reg_n_0_[9]
    SLICE_X7Y84          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.888 r  refresh_counter_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.888    data0[9]
    SLICE_X7Y84          FDRE                                         r  refresh_counter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.868     2.033    CLK100MHZ_IBUF_BUFG
    SLICE_X7Y84          FDRE                                         r  refresh_counter_reg[9]/C
                         clock pessimism             -0.514     1.518    
    SLICE_X7Y84          FDRE (Hold_fdre_C_D)         0.105     1.623    refresh_counter_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.623    
                         arrival time                           1.888    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 refresh_counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            refresh_counter_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.252ns (67.654%)  route 0.120ns (32.346%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.599     1.518    CLK100MHZ_IBUF_BUFG
    SLICE_X7Y84          FDRE                                         r  refresh_counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y84          FDRE (Prop_fdre_C_Q)         0.141     1.659 r  refresh_counter_reg[11]/Q
                         net (fo=2, routed)           0.120     1.780    refresh_counter_reg_n_0_[11]
    SLICE_X7Y84          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.891 r  refresh_counter_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.891    data0[11]
    SLICE_X7Y84          FDRE                                         r  refresh_counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.868     2.033    CLK100MHZ_IBUF_BUFG
    SLICE_X7Y84          FDRE                                         r  refresh_counter_reg[11]/C
                         clock pessimism             -0.514     1.518    
    SLICE_X7Y84          FDRE (Hold_fdre_C_D)         0.105     1.623    refresh_counter_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.623    
                         arrival time                           1.891    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 refresh_counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            refresh_counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.252ns (67.585%)  route 0.121ns (32.415%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.597     1.516    CLK100MHZ_IBUF_BUFG
    SLICE_X7Y82          FDRE                                         r  refresh_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y82          FDRE (Prop_fdre_C_Q)         0.141     1.657 r  refresh_counter_reg[3]/Q
                         net (fo=2, routed)           0.121     1.778    refresh_counter_reg_n_0_[3]
    SLICE_X7Y82          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.889 r  refresh_counter_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.889    data0[3]
    SLICE_X7Y82          FDRE                                         r  refresh_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.866     2.031    CLK100MHZ_IBUF_BUFG
    SLICE_X7Y82          FDRE                                         r  refresh_counter_reg[3]/C
                         clock pessimism             -0.514     1.516    
    SLICE_X7Y82          FDRE (Hold_fdre_C_D)         0.105     1.621    refresh_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.621    
                         arrival time                           1.889    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 refresh_counter_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            refresh_counter_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.256ns (68.576%)  route 0.117ns (31.424%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.599     1.518    CLK100MHZ_IBUF_BUFG
    SLICE_X7Y85          FDRE                                         r  refresh_counter_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y85          FDRE (Prop_fdre_C_Q)         0.141     1.659 r  refresh_counter_reg[13]/Q
                         net (fo=2, routed)           0.117     1.777    refresh_counter_reg_n_0_[13]
    SLICE_X7Y85          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.892 r  refresh_counter_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.892    data0[13]
    SLICE_X7Y85          FDRE                                         r  refresh_counter_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.869     2.034    CLK100MHZ_IBUF_BUFG
    SLICE_X7Y85          FDRE                                         r  refresh_counter_reg[13]/C
                         clock pessimism             -0.515     1.518    
    SLICE_X7Y85          FDRE (Hold_fdre_C_D)         0.105     1.623    refresh_counter_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.623    
                         arrival time                           1.892    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 refresh_counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            refresh_counter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.256ns (68.576%)  route 0.117ns (31.424%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.598     1.517    CLK100MHZ_IBUF_BUFG
    SLICE_X7Y83          FDRE                                         r  refresh_counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y83          FDRE (Prop_fdre_C_Q)         0.141     1.658 r  refresh_counter_reg[5]/Q
                         net (fo=2, routed)           0.117     1.776    refresh_counter_reg_n_0_[5]
    SLICE_X7Y83          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.891 r  refresh_counter_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.891    data0[5]
    SLICE_X7Y83          FDRE                                         r  refresh_counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.867     2.032    CLK100MHZ_IBUF_BUFG
    SLICE_X7Y83          FDRE                                         r  refresh_counter_reg[5]/C
                         clock pessimism             -0.514     1.517    
    SLICE_X7Y83          FDRE (Hold_fdre_C_D)         0.105     1.622    refresh_counter_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.622    
                         arrival time                           1.891    
  -------------------------------------------------------------------
                         slack                                  0.268    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  CLK100MHZ_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X6Y82     refresh_counter_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X7Y84     refresh_counter_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X7Y84     refresh_counter_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X7Y84     refresh_counter_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X7Y85     refresh_counter_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X7Y85     refresh_counter_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X7Y85     refresh_counter_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X7Y85     refresh_counter_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X7Y86     refresh_counter_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y82     refresh_counter_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y82     refresh_counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y84     refresh_counter_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y84     refresh_counter_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y84     refresh_counter_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y84     refresh_counter_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y84     refresh_counter_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y84     refresh_counter_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y85     refresh_counter_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y85     refresh_counter_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y82     refresh_counter_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y82     refresh_counter_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y84     refresh_counter_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y84     refresh_counter_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y84     refresh_counter_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y84     refresh_counter_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y84     refresh_counter_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y84     refresh_counter_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y85     refresh_counter_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y85     refresh_counter_reg[13]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             7 Endpoints
Min Delay             7 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 SW[12]
                            (input port)
  Destination:            SEG[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        27.684ns  (logic 8.728ns (31.526%)  route 18.956ns (68.474%))
  Logic Levels:           18  (CARRY4=4 IBUF=1 LUT2=2 LUT3=2 LUT4=1 LUT5=2 LUT6=5 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H6                                                0.000     0.000 r  SW[12] (IN)
                         net (fo=0)                   0.000     0.000    SW[12]
    H6                   IBUF (Prop_ibuf_I_O)         1.467     1.467 r  SW_IBUF[12]_inst/O
                         net (fo=25, routed)          5.569     7.036    SW_IBUF[12]
    SLICE_X1Y83          LUT3 (Prop_lut3_I1_O)        0.152     7.188 r  SEG_OBUF[6]_inst_i_125/O
                         net (fo=4, routed)           0.834     8.022    SEG_OBUF[6]_inst_i_125_n_0
    SLICE_X3Y84          LUT4 (Prop_lut4_I0_O)        0.326     8.348 r  SEG_OBUF[6]_inst_i_136/O
                         net (fo=1, routed)           0.000     8.348    SEG_OBUF[6]_inst_i_136_n_0
    SLICE_X3Y84          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248     8.596 r  SEG_OBUF[6]_inst_i_103/O[2]
                         net (fo=1, routed)           0.743     9.339    SEG_OBUF[6]_inst_i_103_n_5
    SLICE_X2Y87          LUT2 (Prop_lut2_I1_O)        0.302     9.641 r  SEG_OBUF[6]_inst_i_65/O
                         net (fo=1, routed)           0.000     9.641    SEG_OBUF[6]_inst_i_65_n_0
    SLICE_X2Y87          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252     9.893 f  SEG_OBUF[6]_inst_i_35/O[0]
                         net (fo=4, routed)           0.970    10.862    SEG_OBUF[6]_inst_i_35_n_7
    SLICE_X3Y90          LUT6 (Prop_lut6_I0_O)        0.295    11.157 r  SEG_OBUF[6]_inst_i_34/O
                         net (fo=8, routed)           0.777    11.934    SEG_OBUF[6]_inst_i_34_n_0
    SLICE_X4Y90          LUT3 (Prop_lut3_I1_O)        0.124    12.058 r  SEG_OBUF[6]_inst_i_79/O
                         net (fo=26, routed)          0.713    12.771    SEG_OBUF[6]_inst_i_79_n_0
    SLICE_X4Y90          LUT6 (Prop_lut6_I3_O)        0.124    12.895 r  SEG_OBUF[6]_inst_i_53/O
                         net (fo=7, routed)           1.505    14.400    LED_BCD1[7]
    SLICE_X2Y90          LUT2 (Prop_lut2_I1_O)        0.124    14.524 r  SEG_OBUF[6]_inst_i_32/O
                         net (fo=1, routed)           0.000    14.524    SEG_OBUF[6]_inst_i_32_n_0
    SLICE_X2Y90          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    15.037 r  SEG_OBUF[6]_inst_i_11/CO[3]
                         net (fo=11, routed)          1.288    16.325    SEG_OBUF[6]_inst_i_11_n_0
    SLICE_X1Y89          LUT5 (Prop_lut5_I3_O)        0.124    16.449 r  SEG_OBUF[6]_inst_i_68/O
                         net (fo=2, routed)           0.997    17.446    SEG_OBUF[6]_inst_i_68_n_0
    SLICE_X3Y89          LUT6 (Prop_lut6_I0_O)        0.124    17.570 r  SEG_OBUF[6]_inst_i_72/O
                         net (fo=1, routed)           0.000    17.570    SEG_OBUF[6]_inst_i_72_n_0
    SLICE_X3Y89          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    17.968 f  SEG_OBUF[6]_inst_i_37/CO[3]
                         net (fo=2, routed)           1.131    19.099    SEG_OBUF[6]_inst_i_37_n_0
    SLICE_X1Y90          LUT5 (Prop_lut5_I0_O)        0.154    19.253 r  SEG_OBUF[6]_inst_i_15/O
                         net (fo=2, routed)           0.652    19.905    SEG_OBUF[6]_inst_i_15_n_0
    SLICE_X0Y89          LUT6 (Prop_lut6_I1_O)        0.327    20.232 r  SEG_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           1.169    21.401    SEG_OBUF[6]_inst_i_5_n_0
    SLICE_X0Y90          LUT6 (Prop_lut6_I3_O)        0.124    21.525 r  SEG_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.609    24.134    SEG_OBUF[3]
    K13                  OBUF (Prop_obuf_I_O)         3.550    27.684 r  SEG_OBUF[3]_inst/O
                         net (fo=0)                   0.000    27.684    SEG[3]
    K13                                                               r  SEG[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[12]
                            (input port)
  Destination:            SEG[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        27.673ns  (logic 8.755ns (31.636%)  route 18.918ns (68.364%))
  Logic Levels:           18  (CARRY4=4 IBUF=1 LUT2=2 LUT3=2 LUT4=1 LUT5=2 LUT6=5 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H6                                                0.000     0.000 r  SW[12] (IN)
                         net (fo=0)                   0.000     0.000    SW[12]
    H6                   IBUF (Prop_ibuf_I_O)         1.467     1.467 r  SW_IBUF[12]_inst/O
                         net (fo=25, routed)          5.569     7.036    SW_IBUF[12]
    SLICE_X1Y83          LUT3 (Prop_lut3_I1_O)        0.152     7.188 r  SEG_OBUF[6]_inst_i_125/O
                         net (fo=4, routed)           0.834     8.022    SEG_OBUF[6]_inst_i_125_n_0
    SLICE_X3Y84          LUT4 (Prop_lut4_I0_O)        0.326     8.348 r  SEG_OBUF[6]_inst_i_136/O
                         net (fo=1, routed)           0.000     8.348    SEG_OBUF[6]_inst_i_136_n_0
    SLICE_X3Y84          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248     8.596 r  SEG_OBUF[6]_inst_i_103/O[2]
                         net (fo=1, routed)           0.743     9.339    SEG_OBUF[6]_inst_i_103_n_5
    SLICE_X2Y87          LUT2 (Prop_lut2_I1_O)        0.302     9.641 r  SEG_OBUF[6]_inst_i_65/O
                         net (fo=1, routed)           0.000     9.641    SEG_OBUF[6]_inst_i_65_n_0
    SLICE_X2Y87          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252     9.893 f  SEG_OBUF[6]_inst_i_35/O[0]
                         net (fo=4, routed)           0.970    10.862    SEG_OBUF[6]_inst_i_35_n_7
    SLICE_X3Y90          LUT6 (Prop_lut6_I0_O)        0.295    11.157 r  SEG_OBUF[6]_inst_i_34/O
                         net (fo=8, routed)           0.777    11.934    SEG_OBUF[6]_inst_i_34_n_0
    SLICE_X4Y90          LUT3 (Prop_lut3_I1_O)        0.124    12.058 r  SEG_OBUF[6]_inst_i_79/O
                         net (fo=26, routed)          0.713    12.771    SEG_OBUF[6]_inst_i_79_n_0
    SLICE_X4Y90          LUT6 (Prop_lut6_I3_O)        0.124    12.895 r  SEG_OBUF[6]_inst_i_53/O
                         net (fo=7, routed)           1.505    14.400    LED_BCD1[7]
    SLICE_X2Y90          LUT2 (Prop_lut2_I1_O)        0.124    14.524 r  SEG_OBUF[6]_inst_i_32/O
                         net (fo=1, routed)           0.000    14.524    SEG_OBUF[6]_inst_i_32_n_0
    SLICE_X2Y90          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    15.037 r  SEG_OBUF[6]_inst_i_11/CO[3]
                         net (fo=11, routed)          1.288    16.325    SEG_OBUF[6]_inst_i_11_n_0
    SLICE_X1Y89          LUT5 (Prop_lut5_I3_O)        0.124    16.449 r  SEG_OBUF[6]_inst_i_68/O
                         net (fo=2, routed)           0.997    17.446    SEG_OBUF[6]_inst_i_68_n_0
    SLICE_X3Y89          LUT6 (Prop_lut6_I0_O)        0.124    17.570 r  SEG_OBUF[6]_inst_i_72/O
                         net (fo=1, routed)           0.000    17.570    SEG_OBUF[6]_inst_i_72_n_0
    SLICE_X3Y89          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    17.968 f  SEG_OBUF[6]_inst_i_37/CO[3]
                         net (fo=2, routed)           1.131    19.099    SEG_OBUF[6]_inst_i_37_n_0
    SLICE_X1Y90          LUT5 (Prop_lut5_I0_O)        0.154    19.253 r  SEG_OBUF[6]_inst_i_15/O
                         net (fo=2, routed)           0.652    19.905    SEG_OBUF[6]_inst_i_15_n_0
    SLICE_X0Y89          LUT6 (Prop_lut6_I1_O)        0.327    20.232 f  SEG_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.675    20.907    SEG_OBUF[6]_inst_i_5_n_0
    SLICE_X0Y88          LUT6 (Prop_lut6_I3_O)        0.124    21.031 r  SEG_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           3.065    24.096    SEG_OBUF[6]
    T10                  OBUF (Prop_obuf_I_O)         3.577    27.673 r  SEG_OBUF[6]_inst/O
                         net (fo=0)                   0.000    27.673    SEG[6]
    T10                                                               r  SEG[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[12]
                            (input port)
  Destination:            SEG[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        27.659ns  (logic 8.733ns (31.574%)  route 18.926ns (68.426%))
  Logic Levels:           18  (CARRY4=4 IBUF=1 LUT2=2 LUT3=2 LUT4=1 LUT5=2 LUT6=5 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H6                                                0.000     0.000 r  SW[12] (IN)
                         net (fo=0)                   0.000     0.000    SW[12]
    H6                   IBUF (Prop_ibuf_I_O)         1.467     1.467 r  SW_IBUF[12]_inst/O
                         net (fo=25, routed)          5.569     7.036    SW_IBUF[12]
    SLICE_X1Y83          LUT3 (Prop_lut3_I1_O)        0.152     7.188 r  SEG_OBUF[6]_inst_i_125/O
                         net (fo=4, routed)           0.834     8.022    SEG_OBUF[6]_inst_i_125_n_0
    SLICE_X3Y84          LUT4 (Prop_lut4_I0_O)        0.326     8.348 r  SEG_OBUF[6]_inst_i_136/O
                         net (fo=1, routed)           0.000     8.348    SEG_OBUF[6]_inst_i_136_n_0
    SLICE_X3Y84          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248     8.596 r  SEG_OBUF[6]_inst_i_103/O[2]
                         net (fo=1, routed)           0.743     9.339    SEG_OBUF[6]_inst_i_103_n_5
    SLICE_X2Y87          LUT2 (Prop_lut2_I1_O)        0.302     9.641 r  SEG_OBUF[6]_inst_i_65/O
                         net (fo=1, routed)           0.000     9.641    SEG_OBUF[6]_inst_i_65_n_0
    SLICE_X2Y87          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252     9.893 f  SEG_OBUF[6]_inst_i_35/O[0]
                         net (fo=4, routed)           0.970    10.862    SEG_OBUF[6]_inst_i_35_n_7
    SLICE_X3Y90          LUT6 (Prop_lut6_I0_O)        0.295    11.157 r  SEG_OBUF[6]_inst_i_34/O
                         net (fo=8, routed)           0.777    11.934    SEG_OBUF[6]_inst_i_34_n_0
    SLICE_X4Y90          LUT3 (Prop_lut3_I1_O)        0.124    12.058 r  SEG_OBUF[6]_inst_i_79/O
                         net (fo=26, routed)          0.713    12.771    SEG_OBUF[6]_inst_i_79_n_0
    SLICE_X4Y90          LUT6 (Prop_lut6_I3_O)        0.124    12.895 r  SEG_OBUF[6]_inst_i_53/O
                         net (fo=7, routed)           1.505    14.400    LED_BCD1[7]
    SLICE_X2Y90          LUT2 (Prop_lut2_I1_O)        0.124    14.524 r  SEG_OBUF[6]_inst_i_32/O
                         net (fo=1, routed)           0.000    14.524    SEG_OBUF[6]_inst_i_32_n_0
    SLICE_X2Y90          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    15.037 r  SEG_OBUF[6]_inst_i_11/CO[3]
                         net (fo=11, routed)          1.288    16.325    SEG_OBUF[6]_inst_i_11_n_0
    SLICE_X1Y89          LUT5 (Prop_lut5_I3_O)        0.124    16.449 r  SEG_OBUF[6]_inst_i_68/O
                         net (fo=2, routed)           0.997    17.446    SEG_OBUF[6]_inst_i_68_n_0
    SLICE_X3Y89          LUT6 (Prop_lut6_I0_O)        0.124    17.570 r  SEG_OBUF[6]_inst_i_72/O
                         net (fo=1, routed)           0.000    17.570    SEG_OBUF[6]_inst_i_72_n_0
    SLICE_X3Y89          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    17.968 f  SEG_OBUF[6]_inst_i_37/CO[3]
                         net (fo=2, routed)           1.131    19.099    SEG_OBUF[6]_inst_i_37_n_0
    SLICE_X1Y90          LUT5 (Prop_lut5_I0_O)        0.154    19.253 r  SEG_OBUF[6]_inst_i_15/O
                         net (fo=2, routed)           0.652    19.905    SEG_OBUF[6]_inst_i_15_n_0
    SLICE_X0Y89          LUT6 (Prop_lut6_I1_O)        0.327    20.232 r  SEG_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.682    20.914    SEG_OBUF[6]_inst_i_5_n_0
    SLICE_X0Y88          LUT6 (Prop_lut6_I3_O)        0.124    21.038 r  SEG_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           3.066    24.104    SEG_OBUF[5]
    R10                  OBUF (Prop_obuf_I_O)         3.555    27.659 r  SEG_OBUF[5]_inst/O
                         net (fo=0)                   0.000    27.659    SEG[5]
    R10                                                               r  SEG[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[12]
                            (input port)
  Destination:            SEG[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        27.463ns  (logic 8.738ns (31.819%)  route 18.724ns (68.181%))
  Logic Levels:           18  (CARRY4=4 IBUF=1 LUT2=2 LUT3=2 LUT4=1 LUT5=2 LUT6=5 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H6                                                0.000     0.000 r  SW[12] (IN)
                         net (fo=0)                   0.000     0.000    SW[12]
    H6                   IBUF (Prop_ibuf_I_O)         1.467     1.467 r  SW_IBUF[12]_inst/O
                         net (fo=25, routed)          5.569     7.036    SW_IBUF[12]
    SLICE_X1Y83          LUT3 (Prop_lut3_I1_O)        0.152     7.188 r  SEG_OBUF[6]_inst_i_125/O
                         net (fo=4, routed)           0.834     8.022    SEG_OBUF[6]_inst_i_125_n_0
    SLICE_X3Y84          LUT4 (Prop_lut4_I0_O)        0.326     8.348 r  SEG_OBUF[6]_inst_i_136/O
                         net (fo=1, routed)           0.000     8.348    SEG_OBUF[6]_inst_i_136_n_0
    SLICE_X3Y84          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248     8.596 r  SEG_OBUF[6]_inst_i_103/O[2]
                         net (fo=1, routed)           0.743     9.339    SEG_OBUF[6]_inst_i_103_n_5
    SLICE_X2Y87          LUT2 (Prop_lut2_I1_O)        0.302     9.641 r  SEG_OBUF[6]_inst_i_65/O
                         net (fo=1, routed)           0.000     9.641    SEG_OBUF[6]_inst_i_65_n_0
    SLICE_X2Y87          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252     9.893 f  SEG_OBUF[6]_inst_i_35/O[0]
                         net (fo=4, routed)           0.970    10.862    SEG_OBUF[6]_inst_i_35_n_7
    SLICE_X3Y90          LUT6 (Prop_lut6_I0_O)        0.295    11.157 r  SEG_OBUF[6]_inst_i_34/O
                         net (fo=8, routed)           0.777    11.934    SEG_OBUF[6]_inst_i_34_n_0
    SLICE_X4Y90          LUT3 (Prop_lut3_I1_O)        0.124    12.058 r  SEG_OBUF[6]_inst_i_79/O
                         net (fo=26, routed)          0.713    12.771    SEG_OBUF[6]_inst_i_79_n_0
    SLICE_X4Y90          LUT6 (Prop_lut6_I3_O)        0.124    12.895 r  SEG_OBUF[6]_inst_i_53/O
                         net (fo=7, routed)           1.505    14.400    LED_BCD1[7]
    SLICE_X2Y90          LUT2 (Prop_lut2_I1_O)        0.124    14.524 r  SEG_OBUF[6]_inst_i_32/O
                         net (fo=1, routed)           0.000    14.524    SEG_OBUF[6]_inst_i_32_n_0
    SLICE_X2Y90          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    15.037 r  SEG_OBUF[6]_inst_i_11/CO[3]
                         net (fo=11, routed)          1.288    16.325    SEG_OBUF[6]_inst_i_11_n_0
    SLICE_X1Y89          LUT5 (Prop_lut5_I3_O)        0.124    16.449 r  SEG_OBUF[6]_inst_i_68/O
                         net (fo=2, routed)           0.997    17.446    SEG_OBUF[6]_inst_i_68_n_0
    SLICE_X3Y89          LUT6 (Prop_lut6_I0_O)        0.124    17.570 r  SEG_OBUF[6]_inst_i_72/O
                         net (fo=1, routed)           0.000    17.570    SEG_OBUF[6]_inst_i_72_n_0
    SLICE_X3Y89          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    17.968 f  SEG_OBUF[6]_inst_i_37/CO[3]
                         net (fo=2, routed)           1.131    19.099    SEG_OBUF[6]_inst_i_37_n_0
    SLICE_X1Y90          LUT5 (Prop_lut5_I0_O)        0.154    19.253 r  SEG_OBUF[6]_inst_i_15/O
                         net (fo=2, routed)           0.652    19.905    SEG_OBUF[6]_inst_i_15_n_0
    SLICE_X0Y89          LUT6 (Prop_lut6_I1_O)        0.327    20.232 r  SEG_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           1.025    21.257    SEG_OBUF[6]_inst_i_5_n_0
    SLICE_X0Y88          LUT6 (Prop_lut6_I3_O)        0.124    21.381 r  SEG_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.521    23.902    SEG_OBUF[1]
    T11                  OBUF (Prop_obuf_I_O)         3.561    27.463 r  SEG_OBUF[1]_inst/O
                         net (fo=0)                   0.000    27.463    SEG[1]
    T11                                                               r  SEG[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[12]
                            (input port)
  Destination:            SEG[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        27.112ns  (logic 8.671ns (31.981%)  route 18.441ns (68.019%))
  Logic Levels:           18  (CARRY4=4 IBUF=1 LUT2=2 LUT3=2 LUT4=1 LUT5=2 LUT6=5 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H6                                                0.000     0.000 r  SW[12] (IN)
                         net (fo=0)                   0.000     0.000    SW[12]
    H6                   IBUF (Prop_ibuf_I_O)         1.467     1.467 r  SW_IBUF[12]_inst/O
                         net (fo=25, routed)          5.569     7.036    SW_IBUF[12]
    SLICE_X1Y83          LUT3 (Prop_lut3_I1_O)        0.152     7.188 r  SEG_OBUF[6]_inst_i_125/O
                         net (fo=4, routed)           0.834     8.022    SEG_OBUF[6]_inst_i_125_n_0
    SLICE_X3Y84          LUT4 (Prop_lut4_I0_O)        0.326     8.348 r  SEG_OBUF[6]_inst_i_136/O
                         net (fo=1, routed)           0.000     8.348    SEG_OBUF[6]_inst_i_136_n_0
    SLICE_X3Y84          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248     8.596 r  SEG_OBUF[6]_inst_i_103/O[2]
                         net (fo=1, routed)           0.743     9.339    SEG_OBUF[6]_inst_i_103_n_5
    SLICE_X2Y87          LUT2 (Prop_lut2_I1_O)        0.302     9.641 r  SEG_OBUF[6]_inst_i_65/O
                         net (fo=1, routed)           0.000     9.641    SEG_OBUF[6]_inst_i_65_n_0
    SLICE_X2Y87          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252     9.893 f  SEG_OBUF[6]_inst_i_35/O[0]
                         net (fo=4, routed)           0.970    10.862    SEG_OBUF[6]_inst_i_35_n_7
    SLICE_X3Y90          LUT6 (Prop_lut6_I0_O)        0.295    11.157 r  SEG_OBUF[6]_inst_i_34/O
                         net (fo=8, routed)           0.777    11.934    SEG_OBUF[6]_inst_i_34_n_0
    SLICE_X4Y90          LUT3 (Prop_lut3_I1_O)        0.124    12.058 r  SEG_OBUF[6]_inst_i_79/O
                         net (fo=26, routed)          0.713    12.771    SEG_OBUF[6]_inst_i_79_n_0
    SLICE_X4Y90          LUT6 (Prop_lut6_I3_O)        0.124    12.895 r  SEG_OBUF[6]_inst_i_53/O
                         net (fo=7, routed)           1.505    14.400    LED_BCD1[7]
    SLICE_X2Y90          LUT2 (Prop_lut2_I1_O)        0.124    14.524 r  SEG_OBUF[6]_inst_i_32/O
                         net (fo=1, routed)           0.000    14.524    SEG_OBUF[6]_inst_i_32_n_0
    SLICE_X2Y90          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    15.037 r  SEG_OBUF[6]_inst_i_11/CO[3]
                         net (fo=11, routed)          1.288    16.325    SEG_OBUF[6]_inst_i_11_n_0
    SLICE_X1Y89          LUT5 (Prop_lut5_I3_O)        0.124    16.449 r  SEG_OBUF[6]_inst_i_68/O
                         net (fo=2, routed)           0.997    17.446    SEG_OBUF[6]_inst_i_68_n_0
    SLICE_X3Y89          LUT6 (Prop_lut6_I0_O)        0.124    17.570 r  SEG_OBUF[6]_inst_i_72/O
                         net (fo=1, routed)           0.000    17.570    SEG_OBUF[6]_inst_i_72_n_0
    SLICE_X3Y89          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    17.968 f  SEG_OBUF[6]_inst_i_37/CO[3]
                         net (fo=2, routed)           1.131    19.099    SEG_OBUF[6]_inst_i_37_n_0
    SLICE_X1Y90          LUT5 (Prop_lut5_I0_O)        0.154    19.253 r  SEG_OBUF[6]_inst_i_15/O
                         net (fo=2, routed)           0.652    19.905    SEG_OBUF[6]_inst_i_15_n_0
    SLICE_X0Y89          LUT6 (Prop_lut6_I1_O)        0.327    20.232 r  SEG_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           1.171    21.402    SEG_OBUF[6]_inst_i_5_n_0
    SLICE_X0Y90          LUT6 (Prop_lut6_I3_O)        0.124    21.526 r  SEG_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.092    23.619    SEG_OBUF[4]
    K16                  OBUF (Prop_obuf_I_O)         3.493    27.112 r  SEG_OBUF[4]_inst/O
                         net (fo=0)                   0.000    27.112    SEG[4]
    K16                                                               r  SEG[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[12]
                            (input port)
  Destination:            SEG[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        26.907ns  (logic 8.711ns (32.375%)  route 18.196ns (67.625%))
  Logic Levels:           18  (CARRY4=4 IBUF=1 LUT2=2 LUT3=2 LUT4=1 LUT5=2 LUT6=5 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H6                                                0.000     0.000 r  SW[12] (IN)
                         net (fo=0)                   0.000     0.000    SW[12]
    H6                   IBUF (Prop_ibuf_I_O)         1.467     1.467 r  SW_IBUF[12]_inst/O
                         net (fo=25, routed)          5.569     7.036    SW_IBUF[12]
    SLICE_X1Y83          LUT3 (Prop_lut3_I1_O)        0.152     7.188 r  SEG_OBUF[6]_inst_i_125/O
                         net (fo=4, routed)           0.834     8.022    SEG_OBUF[6]_inst_i_125_n_0
    SLICE_X3Y84          LUT4 (Prop_lut4_I0_O)        0.326     8.348 r  SEG_OBUF[6]_inst_i_136/O
                         net (fo=1, routed)           0.000     8.348    SEG_OBUF[6]_inst_i_136_n_0
    SLICE_X3Y84          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248     8.596 r  SEG_OBUF[6]_inst_i_103/O[2]
                         net (fo=1, routed)           0.743     9.339    SEG_OBUF[6]_inst_i_103_n_5
    SLICE_X2Y87          LUT2 (Prop_lut2_I1_O)        0.302     9.641 r  SEG_OBUF[6]_inst_i_65/O
                         net (fo=1, routed)           0.000     9.641    SEG_OBUF[6]_inst_i_65_n_0
    SLICE_X2Y87          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252     9.893 f  SEG_OBUF[6]_inst_i_35/O[0]
                         net (fo=4, routed)           0.970    10.862    SEG_OBUF[6]_inst_i_35_n_7
    SLICE_X3Y90          LUT6 (Prop_lut6_I0_O)        0.295    11.157 r  SEG_OBUF[6]_inst_i_34/O
                         net (fo=8, routed)           0.777    11.934    SEG_OBUF[6]_inst_i_34_n_0
    SLICE_X4Y90          LUT3 (Prop_lut3_I1_O)        0.124    12.058 r  SEG_OBUF[6]_inst_i_79/O
                         net (fo=26, routed)          0.713    12.771    SEG_OBUF[6]_inst_i_79_n_0
    SLICE_X4Y90          LUT6 (Prop_lut6_I3_O)        0.124    12.895 r  SEG_OBUF[6]_inst_i_53/O
                         net (fo=7, routed)           1.505    14.400    LED_BCD1[7]
    SLICE_X2Y90          LUT2 (Prop_lut2_I1_O)        0.124    14.524 r  SEG_OBUF[6]_inst_i_32/O
                         net (fo=1, routed)           0.000    14.524    SEG_OBUF[6]_inst_i_32_n_0
    SLICE_X2Y90          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    15.037 r  SEG_OBUF[6]_inst_i_11/CO[3]
                         net (fo=11, routed)          1.288    16.325    SEG_OBUF[6]_inst_i_11_n_0
    SLICE_X1Y89          LUT5 (Prop_lut5_I3_O)        0.124    16.449 r  SEG_OBUF[6]_inst_i_68/O
                         net (fo=2, routed)           0.997    17.446    SEG_OBUF[6]_inst_i_68_n_0
    SLICE_X3Y89          LUT6 (Prop_lut6_I0_O)        0.124    17.570 r  SEG_OBUF[6]_inst_i_72/O
                         net (fo=1, routed)           0.000    17.570    SEG_OBUF[6]_inst_i_72_n_0
    SLICE_X3Y89          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    17.968 f  SEG_OBUF[6]_inst_i_37/CO[3]
                         net (fo=2, routed)           1.131    19.099    SEG_OBUF[6]_inst_i_37_n_0
    SLICE_X1Y90          LUT5 (Prop_lut5_I0_O)        0.154    19.253 r  SEG_OBUF[6]_inst_i_15/O
                         net (fo=2, routed)           0.652    19.905    SEG_OBUF[6]_inst_i_15_n_0
    SLICE_X0Y89          LUT6 (Prop_lut6_I1_O)        0.327    20.232 f  SEG_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.923    21.154    SEG_OBUF[6]_inst_i_5_n_0
    SLICE_X0Y88          LUT6 (Prop_lut6_I4_O)        0.124    21.278 r  SEG_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.095    23.374    SEG_OBUF[2]
    P15                  OBUF (Prop_obuf_I_O)         3.534    26.907 r  SEG_OBUF[2]_inst/O
                         net (fo=0)                   0.000    26.907    SEG[2]
    P15                                                               r  SEG[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[12]
                            (input port)
  Destination:            SEG[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        26.582ns  (logic 9.284ns (34.926%)  route 17.298ns (65.074%))
  Logic Levels:           19  (CARRY4=5 IBUF=1 LUT2=3 LUT3=3 LUT4=1 LUT6=5 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H6                                                0.000     0.000 r  SW[12] (IN)
                         net (fo=0)                   0.000     0.000    SW[12]
    H6                   IBUF (Prop_ibuf_I_O)         1.467     1.467 r  SW_IBUF[12]_inst/O
                         net (fo=25, routed)          5.569     7.036    SW_IBUF[12]
    SLICE_X1Y83          LUT3 (Prop_lut3_I1_O)        0.152     7.188 r  SEG_OBUF[6]_inst_i_125/O
                         net (fo=4, routed)           0.834     8.022    SEG_OBUF[6]_inst_i_125_n_0
    SLICE_X3Y84          LUT4 (Prop_lut4_I0_O)        0.326     8.348 r  SEG_OBUF[6]_inst_i_136/O
                         net (fo=1, routed)           0.000     8.348    SEG_OBUF[6]_inst_i_136_n_0
    SLICE_X3Y84          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248     8.596 r  SEG_OBUF[6]_inst_i_103/O[2]
                         net (fo=1, routed)           0.743     9.339    SEG_OBUF[6]_inst_i_103_n_5
    SLICE_X2Y87          LUT2 (Prop_lut2_I1_O)        0.302     9.641 r  SEG_OBUF[6]_inst_i_65/O
                         net (fo=1, routed)           0.000     9.641    SEG_OBUF[6]_inst_i_65_n_0
    SLICE_X2Y87          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252     9.893 f  SEG_OBUF[6]_inst_i_35/O[0]
                         net (fo=4, routed)           0.970    10.862    SEG_OBUF[6]_inst_i_35_n_7
    SLICE_X3Y90          LUT6 (Prop_lut6_I0_O)        0.295    11.157 r  SEG_OBUF[6]_inst_i_34/O
                         net (fo=8, routed)           0.777    11.934    SEG_OBUF[6]_inst_i_34_n_0
    SLICE_X4Y90          LUT3 (Prop_lut3_I1_O)        0.124    12.058 r  SEG_OBUF[6]_inst_i_79/O
                         net (fo=26, routed)          0.713    12.771    SEG_OBUF[6]_inst_i_79_n_0
    SLICE_X4Y90          LUT6 (Prop_lut6_I3_O)        0.124    12.895 r  SEG_OBUF[6]_inst_i_53/O
                         net (fo=7, routed)           1.494    14.389    LED_BCD1[7]
    SLICE_X4Y89          LUT2 (Prop_lut2_I1_O)        0.124    14.513 r  SEG_OBUF[6]_inst_i_115/O
                         net (fo=1, routed)           0.000    14.513    SEG_OBUF[6]_inst_i_115_n_0
    SLICE_X4Y89          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    14.760 r  SEG_OBUF[6]_inst_i_80/O[0]
                         net (fo=4, routed)           0.875    15.636    SEG_OBUF[6]_inst_i_80_n_7
    SLICE_X5Y89          LUT2 (Prop_lut2_I1_O)        0.299    15.935 r  SEG_OBUF[6]_inst_i_46/O
                         net (fo=1, routed)           0.000    15.935    SEG_OBUF[6]_inst_i_46_n_0
    SLICE_X5Y89          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.485 r  SEG_OBUF[6]_inst_i_16/CO[3]
                         net (fo=1, routed)           0.000    16.485    SEG_OBUF[6]_inst_i_16_n_0
    SLICE_X5Y90          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    16.819 r  SEG_OBUF[6]_inst_i_50/O[1]
                         net (fo=8, routed)           0.853    17.672    SEG_OBUF[6]_inst_i_50_n_6
    SLICE_X5Y91          LUT6 (Prop_lut6_I2_O)        0.303    17.975 f  SEG_OBUF[6]_inst_i_38/O
                         net (fo=2, routed)           0.810    18.784    SEG_OBUF[6]_inst_i_38_n_0
    SLICE_X0Y90          LUT3 (Prop_lut3_I2_O)        0.150    18.934 r  SEG_OBUF[6]_inst_i_19/O
                         net (fo=1, routed)           0.808    19.742    SEG_OBUF[6]_inst_i_19_n_0
    SLICE_X0Y89          LUT6 (Prop_lut6_I0_O)        0.326    20.068 r  SEG_OBUF[6]_inst_i_7/O
                         net (fo=7, routed)           1.180    21.249    SEG_OBUF[6]_inst_i_7_n_0
    SLICE_X0Y90          LUT6 (Prop_lut6_I2_O)        0.124    21.373 r  SEG_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.671    23.044    SEG_OBUF[0]
    L18                  OBUF (Prop_obuf_I_O)         3.537    26.582 r  SEG_OBUF[0]_inst/O
                         net (fo=0)                   0.000    26.582    SEG[0]
    L18                                                               r  SEG[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 SW[10]
                            (input port)
  Destination:            SEG[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.413ns  (logic 1.668ns (48.875%)  route 1.745ns (51.125%))
  Logic Levels:           6  (IBUF=1 LUT2=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R16                                               0.000     0.000 f  SW[10] (IN)
                         net (fo=0)                   0.000     0.000    SW[10]
    R16                  IBUF (Prop_ibuf_I_O)         0.250     0.250 f  SW_IBUF[10]_inst/O
                         net (fo=30, routed)          0.701     0.951    SW_IBUF[10]
    SLICE_X1Y83          LUT2 (Prop_lut2_I0_O)        0.045     0.996 f  SEG_OBUF[6]_inst_i_25/O
                         net (fo=2, routed)           0.260     1.256    SEG_OBUF[6]_inst_i_25_n_0
    SLICE_X1Y88          LUT6 (Prop_lut6_I1_O)        0.045     1.301 f  SEG_OBUF[6]_inst_i_9/O
                         net (fo=1, routed)           0.218     1.519    SEG_OBUF[6]_inst_i_9_n_0
    SLICE_X1Y89          LUT6 (Prop_lut6_I1_O)        0.045     1.564 r  SEG_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.223     1.787    SEG_OBUF[6]_inst_i_2_n_0
    SLICE_X0Y90          LUT6 (Prop_lut6_I1_O)        0.045     1.832 r  SEG_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.342     2.175    SEG_OBUF[0]
    L18                  OBUF (Prop_obuf_I_O)         1.238     3.413 r  SEG_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.413    SEG[0]
    L18                                                               r  SEG[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[10]
                            (input port)
  Destination:            SEG[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.474ns  (logic 1.624ns (46.749%)  route 1.850ns (53.251%))
  Logic Levels:           6  (IBUF=1 LUT2=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R16                                               0.000     0.000 f  SW[10] (IN)
                         net (fo=0)                   0.000     0.000    SW[10]
    R16                  IBUF (Prop_ibuf_I_O)         0.250     0.250 f  SW_IBUF[10]_inst/O
                         net (fo=30, routed)          0.701     0.951    SW_IBUF[10]
    SLICE_X1Y83          LUT2 (Prop_lut2_I0_O)        0.045     0.996 f  SEG_OBUF[6]_inst_i_25/O
                         net (fo=2, routed)           0.260     1.256    SEG_OBUF[6]_inst_i_25_n_0
    SLICE_X1Y88          LUT6 (Prop_lut6_I1_O)        0.045     1.301 f  SEG_OBUF[6]_inst_i_9/O
                         net (fo=1, routed)           0.218     1.519    SEG_OBUF[6]_inst_i_9_n_0
    SLICE_X1Y89          LUT6 (Prop_lut6_I1_O)        0.045     1.564 r  SEG_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.145     1.710    SEG_OBUF[6]_inst_i_2_n_0
    SLICE_X0Y90          LUT6 (Prop_lut6_I0_O)        0.045     1.755 r  SEG_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.525     2.280    SEG_OBUF[4]
    K16                  OBUF (Prop_obuf_I_O)         1.194     3.474 r  SEG_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.474    SEG[4]
    K16                                                               r  SEG[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[7]
                            (input port)
  Destination:            SEG[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.652ns  (logic 1.982ns (54.272%)  route 1.670ns (45.728%))
  Logic Levels:           8  (CARRY4=2 IBUF=1 LUT2=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R13                                               0.000     0.000 f  SW[7] (IN)
                         net (fo=0)                   0.000     0.000    SW[7]
    R13                  IBUF (Prop_ibuf_I_O)         0.275     0.275 f  SW_IBUF[7]_inst/O
                         net (fo=5, routed)           0.438     0.713    SW_IBUF[7]
    SLICE_X0Y84          LUT2 (Prop_lut2_I1_O)        0.048     0.761 r  SEG_OBUF[6]_inst_i_120/O
                         net (fo=1, routed)           0.000     0.761    SEG_OBUF[6]_inst_i_120_n_0
    SLICE_X0Y84          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.132     0.893 r  SEG_OBUF[6]_inst_i_81/CO[3]
                         net (fo=1, routed)           0.000     0.893    SEG_OBUF[6]_inst_i_81_n_0
    SLICE_X0Y85          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.076     0.969 r  SEG_OBUF[6]_inst_i_48/CO[0]
                         net (fo=3, routed)           0.176     1.146    SEG_OBUF[6]_inst_i_48_n_3
    SLICE_X1Y88          LUT6 (Prop_lut6_I5_O)        0.126     1.272 r  SEG_OBUF[6]_inst_i_20/O
                         net (fo=1, routed)           0.200     1.471    SEG_OBUF[6]_inst_i_20_n_0
    SLICE_X0Y89          LUT6 (Prop_lut6_I1_O)        0.045     1.516 r  SEG_OBUF[6]_inst_i_7/O
                         net (fo=7, routed)           0.317     1.833    SEG_OBUF[6]_inst_i_7_n_0
    SLICE_X0Y88          LUT6 (Prop_lut6_I2_O)        0.045     1.878 r  SEG_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.539     2.417    SEG_OBUF[2]
    P15                  OBUF (Prop_obuf_I_O)         1.234     3.652 r  SEG_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.652    SEG[2]
    P15                                                               r  SEG[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[10]
                            (input port)
  Destination:            SEG[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.734ns  (logic 1.681ns (45.021%)  route 2.053ns (54.979%))
  Logic Levels:           6  (IBUF=1 LUT2=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R16                                               0.000     0.000 f  SW[10] (IN)
                         net (fo=0)                   0.000     0.000    SW[10]
    R16                  IBUF (Prop_ibuf_I_O)         0.250     0.250 f  SW_IBUF[10]_inst/O
                         net (fo=30, routed)          0.701     0.951    SW_IBUF[10]
    SLICE_X1Y83          LUT2 (Prop_lut2_I0_O)        0.045     0.996 f  SEG_OBUF[6]_inst_i_25/O
                         net (fo=2, routed)           0.260     1.256    SEG_OBUF[6]_inst_i_25_n_0
    SLICE_X1Y88          LUT6 (Prop_lut6_I1_O)        0.045     1.301 f  SEG_OBUF[6]_inst_i_9/O
                         net (fo=1, routed)           0.218     1.519    SEG_OBUF[6]_inst_i_9_n_0
    SLICE_X1Y89          LUT6 (Prop_lut6_I1_O)        0.045     1.564 r  SEG_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.144     1.709    SEG_OBUF[6]_inst_i_2_n_0
    SLICE_X0Y90          LUT6 (Prop_lut6_I0_O)        0.045     1.754 r  SEG_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.729     2.483    SEG_OBUF[3]
    K13                  OBUF (Prop_obuf_I_O)         1.251     3.734 r  SEG_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.734    SEG[3]
    K13                                                               r  SEG[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[10]
                            (input port)
  Destination:            SEG[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.835ns  (logic 1.691ns (44.104%)  route 2.143ns (55.896%))
  Logic Levels:           6  (IBUF=1 LUT2=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R16                                               0.000     0.000 f  SW[10] (IN)
                         net (fo=0)                   0.000     0.000    SW[10]
    R16                  IBUF (Prop_ibuf_I_O)         0.250     0.250 f  SW_IBUF[10]_inst/O
                         net (fo=30, routed)          0.701     0.951    SW_IBUF[10]
    SLICE_X1Y83          LUT2 (Prop_lut2_I0_O)        0.045     0.996 f  SEG_OBUF[6]_inst_i_25/O
                         net (fo=2, routed)           0.260     1.256    SEG_OBUF[6]_inst_i_25_n_0
    SLICE_X1Y88          LUT6 (Prop_lut6_I1_O)        0.045     1.301 f  SEG_OBUF[6]_inst_i_9/O
                         net (fo=1, routed)           0.218     1.519    SEG_OBUF[6]_inst_i_9_n_0
    SLICE_X1Y89          LUT6 (Prop_lut6_I1_O)        0.045     1.564 r  SEG_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.250     1.815    SEG_OBUF[6]_inst_i_2_n_0
    SLICE_X0Y88          LUT6 (Prop_lut6_I0_O)        0.045     1.860 r  SEG_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.714     2.573    SEG_OBUF[1]
    T11                  OBUF (Prop_obuf_I_O)         1.261     3.835 r  SEG_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.835    SEG[1]
    T11                                                               r  SEG[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[7]
                            (input port)
  Destination:            SEG[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.949ns  (logic 2.025ns (51.284%)  route 1.924ns (48.716%))
  Logic Levels:           8  (CARRY4=2 IBUF=1 LUT2=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R13                                               0.000     0.000 f  SW[7] (IN)
                         net (fo=0)                   0.000     0.000    SW[7]
    R13                  IBUF (Prop_ibuf_I_O)         0.275     0.275 f  SW_IBUF[7]_inst/O
                         net (fo=5, routed)           0.438     0.713    SW_IBUF[7]
    SLICE_X0Y84          LUT2 (Prop_lut2_I1_O)        0.048     0.761 r  SEG_OBUF[6]_inst_i_120/O
                         net (fo=1, routed)           0.000     0.761    SEG_OBUF[6]_inst_i_120_n_0
    SLICE_X0Y84          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.132     0.893 r  SEG_OBUF[6]_inst_i_81/CO[3]
                         net (fo=1, routed)           0.000     0.893    SEG_OBUF[6]_inst_i_81_n_0
    SLICE_X0Y85          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.076     0.969 r  SEG_OBUF[6]_inst_i_48/CO[0]
                         net (fo=3, routed)           0.176     1.146    SEG_OBUF[6]_inst_i_48_n_3
    SLICE_X1Y88          LUT6 (Prop_lut6_I5_O)        0.126     1.272 r  SEG_OBUF[6]_inst_i_20/O
                         net (fo=1, routed)           0.200     1.471    SEG_OBUF[6]_inst_i_20_n_0
    SLICE_X0Y89          LUT6 (Prop_lut6_I1_O)        0.045     1.516 r  SEG_OBUF[6]_inst_i_7/O
                         net (fo=7, routed)           0.192     1.708    SEG_OBUF[6]_inst_i_7_n_0
    SLICE_X0Y88          LUT6 (Prop_lut6_I5_O)        0.045     1.753 r  SEG_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           0.918     2.671    SEG_OBUF[6]
    T10                  OBUF (Prop_obuf_I_O)         1.277     3.949 r  SEG_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.949    SEG[6]
    T10                                                               r  SEG[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[7]
                            (input port)
  Destination:            SEG[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.954ns  (logic 2.004ns (50.670%)  route 1.951ns (49.330%))
  Logic Levels:           8  (CARRY4=2 IBUF=1 LUT2=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R13                                               0.000     0.000 f  SW[7] (IN)
                         net (fo=0)                   0.000     0.000    SW[7]
    R13                  IBUF (Prop_ibuf_I_O)         0.275     0.275 f  SW_IBUF[7]_inst/O
                         net (fo=5, routed)           0.438     0.713    SW_IBUF[7]
    SLICE_X0Y84          LUT2 (Prop_lut2_I1_O)        0.048     0.761 r  SEG_OBUF[6]_inst_i_120/O
                         net (fo=1, routed)           0.000     0.761    SEG_OBUF[6]_inst_i_120_n_0
    SLICE_X0Y84          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.132     0.893 r  SEG_OBUF[6]_inst_i_81/CO[3]
                         net (fo=1, routed)           0.000     0.893    SEG_OBUF[6]_inst_i_81_n_0
    SLICE_X0Y85          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.076     0.969 r  SEG_OBUF[6]_inst_i_48/CO[0]
                         net (fo=3, routed)           0.176     1.146    SEG_OBUF[6]_inst_i_48_n_3
    SLICE_X1Y88          LUT6 (Prop_lut6_I5_O)        0.126     1.272 r  SEG_OBUF[6]_inst_i_20/O
                         net (fo=1, routed)           0.200     1.471    SEG_OBUF[6]_inst_i_20_n_0
    SLICE_X0Y89          LUT6 (Prop_lut6_I1_O)        0.045     1.516 r  SEG_OBUF[6]_inst_i_7/O
                         net (fo=7, routed)           0.196     1.712    SEG_OBUF[6]_inst_i_7_n_0
    SLICE_X0Y88          LUT6 (Prop_lut6_I5_O)        0.045     1.757 r  SEG_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.941     2.698    SEG_OBUF[5]
    R10                  OBUF (Prop_obuf_I_O)         1.256     3.954 r  SEG_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.954    SEG[5]
    R10                                                               r  SEG[5] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            11 Endpoints
Min Delay            11 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 refresh_counter_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.758ns  (logic 4.765ns (44.295%)  route 5.993ns (55.705%))
  Logic Levels:           5  (LUT2=1 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.719     5.322    CLK100MHZ_IBUF_BUFG
    SLICE_X7Y86          FDRE                                         r  refresh_counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y86          FDRE (Prop_fdre_C_Q)         0.456     5.778 r  refresh_counter_reg[18]/Q
                         net (fo=15, routed)          1.331     7.108    LED_activating_counter[0]
    SLICE_X1Y90          LUT2 (Prop_lut2_I1_O)        0.152     7.260 f  AN_OBUF[0]_inst_i_1/O
                         net (fo=3, routed)           0.316     7.576    AN_OBUF[0]
    SLICE_X3Y90          LUT6 (Prop_lut6_I0_O)        0.332     7.908 f  SEG_OBUF[6]_inst_i_21/O
                         net (fo=1, routed)           0.816     8.724    SEG_OBUF[6]_inst_i_21_n_0
    SLICE_X0Y89          LUT6 (Prop_lut6_I5_O)        0.124     8.848 r  SEG_OBUF[6]_inst_i_7/O
                         net (fo=7, routed)           0.465     9.313    SEG_OBUF[6]_inst_i_7_n_0
    SLICE_X0Y88          LUT6 (Prop_lut6_I5_O)        0.124     9.437 r  SEG_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           3.065    12.502    SEG_OBUF[6]
    T10                  OBUF (Prop_obuf_I_O)         3.577    16.079 r  SEG_OBUF[6]_inst/O
                         net (fo=0)                   0.000    16.079    SEG[6]
    T10                                                               r  SEG[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 refresh_counter_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.742ns  (logic 4.743ns (44.158%)  route 5.999ns (55.842%))
  Logic Levels:           5  (LUT2=1 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.719     5.322    CLK100MHZ_IBUF_BUFG
    SLICE_X7Y86          FDRE                                         r  refresh_counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y86          FDRE (Prop_fdre_C_Q)         0.456     5.778 r  refresh_counter_reg[18]/Q
                         net (fo=15, routed)          1.331     7.108    LED_activating_counter[0]
    SLICE_X1Y90          LUT2 (Prop_lut2_I1_O)        0.152     7.260 f  AN_OBUF[0]_inst_i_1/O
                         net (fo=3, routed)           0.316     7.576    AN_OBUF[0]
    SLICE_X3Y90          LUT6 (Prop_lut6_I0_O)        0.332     7.908 f  SEG_OBUF[6]_inst_i_21/O
                         net (fo=1, routed)           0.816     8.724    SEG_OBUF[6]_inst_i_21_n_0
    SLICE_X0Y89          LUT6 (Prop_lut6_I5_O)        0.124     8.848 r  SEG_OBUF[6]_inst_i_7/O
                         net (fo=7, routed)           0.470     9.318    SEG_OBUF[6]_inst_i_7_n_0
    SLICE_X0Y88          LUT6 (Prop_lut6_I5_O)        0.124     9.442 r  SEG_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           3.066    12.508    SEG_OBUF[5]
    R10                  OBUF (Prop_obuf_I_O)         3.555    16.064 r  SEG_OBUF[5]_inst/O
                         net (fo=0)                   0.000    16.064    SEG[5]
    R10                                                               r  SEG[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 refresh_counter_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.636ns  (logic 4.738ns (44.551%)  route 5.897ns (55.449%))
  Logic Levels:           5  (LUT2=1 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.719     5.322    CLK100MHZ_IBUF_BUFG
    SLICE_X7Y86          FDRE                                         r  refresh_counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y86          FDRE (Prop_fdre_C_Q)         0.456     5.778 r  refresh_counter_reg[18]/Q
                         net (fo=15, routed)          1.331     7.108    LED_activating_counter[0]
    SLICE_X1Y90          LUT2 (Prop_lut2_I1_O)        0.152     7.260 f  AN_OBUF[0]_inst_i_1/O
                         net (fo=3, routed)           0.316     7.576    AN_OBUF[0]
    SLICE_X3Y90          LUT6 (Prop_lut6_I0_O)        0.332     7.908 f  SEG_OBUF[6]_inst_i_21/O
                         net (fo=1, routed)           0.816     8.724    SEG_OBUF[6]_inst_i_21_n_0
    SLICE_X0Y89          LUT6 (Prop_lut6_I5_O)        0.124     8.848 r  SEG_OBUF[6]_inst_i_7/O
                         net (fo=7, routed)           0.826     9.674    SEG_OBUF[6]_inst_i_7_n_0
    SLICE_X0Y90          LUT6 (Prop_lut6_I5_O)        0.124     9.798 r  SEG_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.609    12.407    SEG_OBUF[3]
    K13                  OBUF (Prop_obuf_I_O)         3.550    15.957 r  SEG_OBUF[3]_inst/O
                         net (fo=0)                   0.000    15.957    SEG[3]
    K13                                                               r  SEG[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 refresh_counter_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.596ns  (logic 4.749ns (44.815%)  route 5.848ns (55.185%))
  Logic Levels:           5  (LUT2=1 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.719     5.322    CLK100MHZ_IBUF_BUFG
    SLICE_X7Y86          FDRE                                         r  refresh_counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y86          FDRE (Prop_fdre_C_Q)         0.456     5.778 f  refresh_counter_reg[18]/Q
                         net (fo=15, routed)          1.331     7.108    LED_activating_counter[0]
    SLICE_X1Y90          LUT2 (Prop_lut2_I1_O)        0.152     7.260 r  AN_OBUF[0]_inst_i_1/O
                         net (fo=3, routed)           0.316     7.576    AN_OBUF[0]
    SLICE_X3Y90          LUT6 (Prop_lut6_I0_O)        0.332     7.908 r  SEG_OBUF[6]_inst_i_21/O
                         net (fo=1, routed)           0.816     8.724    SEG_OBUF[6]_inst_i_21_n_0
    SLICE_X0Y89          LUT6 (Prop_lut6_I5_O)        0.124     8.848 f  SEG_OBUF[6]_inst_i_7/O
                         net (fo=7, routed)           0.864     9.713    SEG_OBUF[6]_inst_i_7_n_0
    SLICE_X0Y88          LUT6 (Prop_lut6_I1_O)        0.124     9.837 r  SEG_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.521    12.357    SEG_OBUF[1]
    T11                  OBUF (Prop_obuf_I_O)         3.561    15.918 r  SEG_OBUF[1]_inst/O
                         net (fo=0)                   0.000    15.918    SEG[1]
    T11                                                               r  SEG[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 refresh_counter_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.136ns  (logic 4.722ns (46.580%)  route 5.415ns (53.420%))
  Logic Levels:           5  (LUT2=1 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.719     5.322    CLK100MHZ_IBUF_BUFG
    SLICE_X7Y86          FDRE                                         r  refresh_counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y86          FDRE (Prop_fdre_C_Q)         0.456     5.778 r  refresh_counter_reg[18]/Q
                         net (fo=15, routed)          1.331     7.108    LED_activating_counter[0]
    SLICE_X1Y90          LUT2 (Prop_lut2_I1_O)        0.152     7.260 f  AN_OBUF[0]_inst_i_1/O
                         net (fo=3, routed)           0.316     7.576    AN_OBUF[0]
    SLICE_X3Y90          LUT6 (Prop_lut6_I0_O)        0.332     7.908 f  SEG_OBUF[6]_inst_i_21/O
                         net (fo=1, routed)           0.816     8.724    SEG_OBUF[6]_inst_i_21_n_0
    SLICE_X0Y89          LUT6 (Prop_lut6_I5_O)        0.124     8.848 r  SEG_OBUF[6]_inst_i_7/O
                         net (fo=7, routed)           0.857     9.705    SEG_OBUF[6]_inst_i_7_n_0
    SLICE_X0Y88          LUT6 (Prop_lut6_I2_O)        0.124     9.829 r  SEG_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.095    11.924    SEG_OBUF[2]
    P15                  OBUF (Prop_obuf_I_O)         3.534    15.458 r  SEG_OBUF[2]_inst/O
                         net (fo=0)                   0.000    15.458    SEG[2]
    P15                                                               r  SEG[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 refresh_counter_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.055ns  (logic 4.681ns (46.556%)  route 5.374ns (53.444%))
  Logic Levels:           5  (LUT2=1 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.719     5.322    CLK100MHZ_IBUF_BUFG
    SLICE_X7Y86          FDRE                                         r  refresh_counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y86          FDRE (Prop_fdre_C_Q)         0.456     5.778 f  refresh_counter_reg[18]/Q
                         net (fo=15, routed)          1.331     7.108    LED_activating_counter[0]
    SLICE_X1Y90          LUT2 (Prop_lut2_I1_O)        0.152     7.260 r  AN_OBUF[0]_inst_i_1/O
                         net (fo=3, routed)           0.316     7.576    AN_OBUF[0]
    SLICE_X3Y90          LUT6 (Prop_lut6_I0_O)        0.332     7.908 r  SEG_OBUF[6]_inst_i_21/O
                         net (fo=1, routed)           0.816     8.724    SEG_OBUF[6]_inst_i_21_n_0
    SLICE_X0Y89          LUT6 (Prop_lut6_I5_O)        0.124     8.848 f  SEG_OBUF[6]_inst_i_7/O
                         net (fo=7, routed)           0.819     9.667    SEG_OBUF[6]_inst_i_7_n_0
    SLICE_X0Y90          LUT6 (Prop_lut6_I5_O)        0.124     9.791 r  SEG_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.092    11.883    SEG_OBUF[4]
    K16                  OBUF (Prop_obuf_I_O)         3.493    15.376 r  SEG_OBUF[4]_inst/O
                         net (fo=0)                   0.000    15.376    SEG[4]
    K16                                                               r  SEG[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 refresh_counter_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.040ns  (logic 4.725ns (47.066%)  route 5.314ns (52.934%))
  Logic Levels:           5  (LUT2=1 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.719     5.322    CLK100MHZ_IBUF_BUFG
    SLICE_X7Y86          FDRE                                         r  refresh_counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y86          FDRE (Prop_fdre_C_Q)         0.456     5.778 r  refresh_counter_reg[18]/Q
                         net (fo=15, routed)          1.331     7.108    LED_activating_counter[0]
    SLICE_X1Y90          LUT2 (Prop_lut2_I1_O)        0.152     7.260 f  AN_OBUF[0]_inst_i_1/O
                         net (fo=3, routed)           0.316     7.576    AN_OBUF[0]
    SLICE_X3Y90          LUT6 (Prop_lut6_I0_O)        0.332     7.908 f  SEG_OBUF[6]_inst_i_21/O
                         net (fo=1, routed)           0.816     8.724    SEG_OBUF[6]_inst_i_21_n_0
    SLICE_X0Y89          LUT6 (Prop_lut6_I5_O)        0.124     8.848 r  SEG_OBUF[6]_inst_i_7/O
                         net (fo=7, routed)           1.180    10.029    SEG_OBUF[6]_inst_i_7_n_0
    SLICE_X0Y90          LUT6 (Prop_lut6_I2_O)        0.124    10.153 r  SEG_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.671    11.824    SEG_OBUF[0]
    L18                  OBUF (Prop_obuf_I_O)         3.537    15.361 r  SEG_OBUF[0]_inst/O
                         net (fo=0)                   0.000    15.361    SEG[0]
    L18                                                               r  SEG[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 refresh_counter_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.136ns  (logic 4.384ns (53.891%)  route 3.751ns (46.109%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.719     5.322    CLK100MHZ_IBUF_BUFG
    SLICE_X7Y86          FDRE                                         r  refresh_counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y86          FDRE (Prop_fdre_C_Q)         0.456     5.778 r  refresh_counter_reg[19]/Q
                         net (fo=15, routed)          0.994     6.772    LED_activating_counter[1]
    SLICE_X6Y84          LUT2 (Prop_lut2_I0_O)        0.150     6.922 r  AN_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.757     9.679    AN_OBUF[2]
    T9                   OBUF (Prop_obuf_I_O)         3.778    13.457 r  AN_OBUF[2]_inst/O
                         net (fo=0)                   0.000    13.457    AN[2]
    T9                                                                r  AN[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 refresh_counter_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.978ns  (logic 4.362ns (54.679%)  route 3.616ns (45.321%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.719     5.322    CLK100MHZ_IBUF_BUFG
    SLICE_X7Y86          FDRE                                         r  refresh_counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y86          FDRE (Prop_fdre_C_Q)         0.456     5.778 r  refresh_counter_reg[19]/Q
                         net (fo=15, routed)          1.145     6.923    LED_activating_counter[1]
    SLICE_X1Y88          LUT2 (Prop_lut2_I1_O)        0.152     7.075 r  AN_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.470     9.545    AN_OBUF[3]
    J14                  OBUF (Prop_obuf_I_O)         3.754    13.299 r  AN_OBUF[3]_inst/O
                         net (fo=0)                   0.000    13.299    AN[3]
    J14                                                               r  AN[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 refresh_counter_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.916ns  (logic 4.352ns (54.969%)  route 3.565ns (45.031%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.719     5.322    CLK100MHZ_IBUF_BUFG
    SLICE_X7Y86          FDRE                                         r  refresh_counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y86          FDRE (Prop_fdre_C_Q)         0.456     5.778 f  refresh_counter_reg[18]/Q
                         net (fo=15, routed)          1.331     7.108    LED_activating_counter[0]
    SLICE_X1Y90          LUT2 (Prop_lut2_I1_O)        0.152     7.260 r  AN_OBUF[0]_inst_i_1/O
                         net (fo=3, routed)           2.234     9.494    AN_OBUF[0]
    J17                  OBUF (Prop_obuf_I_O)         3.744    13.238 r  AN_OBUF[0]_inst/O
                         net (fo=0)                   0.000    13.238    AN[0]
    J17                                                               r  AN[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 refresh_counter_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.361ns  (logic 1.422ns (60.254%)  route 0.938ns (39.746%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.599     1.518    CLK100MHZ_IBUF_BUFG
    SLICE_X7Y86          FDRE                                         r  refresh_counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y86          FDRE (Prop_fdre_C_Q)         0.141     1.659 r  refresh_counter_reg[18]/Q
                         net (fo=15, routed)          0.453     2.112    LED_activating_counter[0]
    SLICE_X0Y90          LUT2 (Prop_lut2_I0_O)        0.045     2.157 r  AN_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.486     2.643    AN_OBUF[1]
    J18                  OBUF (Prop_obuf_I_O)         1.236     3.879 r  AN_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.879    AN[1]
    J18                                                               r  AN[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 refresh_counter_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.393ns  (logic 1.469ns (61.403%)  route 0.924ns (38.597%))
  Logic Levels:           3  (LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.599     1.518    CLK100MHZ_IBUF_BUFG
    SLICE_X7Y86          FDRE                                         r  refresh_counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y86          FDRE (Prop_fdre_C_Q)         0.141     1.659 r  refresh_counter_reg[18]/Q
                         net (fo=15, routed)          0.278     1.937    LED_activating_counter[0]
    SLICE_X0Y89          LUT6 (Prop_lut6_I3_O)        0.045     1.982 r  SEG_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.303     2.285    SEG_OBUF[6]_inst_i_3_n_0
    SLICE_X0Y90          LUT6 (Prop_lut6_I0_O)        0.045     2.330 r  SEG_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.342     2.673    SEG_OBUF[0]
    L18                  OBUF (Prop_obuf_I_O)         1.238     3.911 r  SEG_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.911    SEG[0]
    L18                                                               r  SEG[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 refresh_counter_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.413ns  (logic 1.425ns (59.058%)  route 0.988ns (40.942%))
  Logic Levels:           3  (LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.599     1.518    CLK100MHZ_IBUF_BUFG
    SLICE_X7Y86          FDRE                                         r  refresh_counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y86          FDRE (Prop_fdre_C_Q)         0.141     1.659 r  refresh_counter_reg[18]/Q
                         net (fo=15, routed)          0.278     1.937    LED_activating_counter[0]
    SLICE_X0Y89          LUT6 (Prop_lut6_I3_O)        0.045     1.982 f  SEG_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.185     2.167    SEG_OBUF[6]_inst_i_3_n_0
    SLICE_X0Y90          LUT6 (Prop_lut6_I1_O)        0.045     2.212 r  SEG_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.525     2.737    SEG_OBUF[4]
    K16                  OBUF (Prop_obuf_I_O)         1.194     3.932 r  SEG_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.932    SEG[4]
    K16                                                               r  SEG[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 refresh_counter_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.532ns  (logic 1.465ns (57.871%)  route 1.067ns (42.129%))
  Logic Levels:           3  (LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.599     1.518    CLK100MHZ_IBUF_BUFG
    SLICE_X7Y86          FDRE                                         r  refresh_counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y86          FDRE (Prop_fdre_C_Q)         0.141     1.659 r  refresh_counter_reg[18]/Q
                         net (fo=15, routed)          0.278     1.937    LED_activating_counter[0]
    SLICE_X0Y89          LUT6 (Prop_lut6_I3_O)        0.045     1.982 r  SEG_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.250     2.232    SEG_OBUF[6]_inst_i_3_n_0
    SLICE_X0Y88          LUT6 (Prop_lut6_I0_O)        0.045     2.277 r  SEG_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.539     2.816    SEG_OBUF[2]
    P15                  OBUF (Prop_obuf_I_O)         1.234     4.050 r  SEG_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.050    SEG[2]
    P15                                                               r  SEG[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 refresh_counter_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.548ns  (logic 1.502ns (58.937%)  route 1.046ns (41.063%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.599     1.518    CLK100MHZ_IBUF_BUFG
    SLICE_X7Y86          FDRE                                         r  refresh_counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y86          FDRE (Prop_fdre_C_Q)         0.141     1.659 r  refresh_counter_reg[18]/Q
                         net (fo=15, routed)          0.373     2.032    LED_activating_counter[0]
    SLICE_X1Y88          LUT2 (Prop_lut2_I0_O)        0.046     2.078 r  AN_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.673     2.752    AN_OBUF[3]
    J14                  OBUF (Prop_obuf_I_O)         1.315     4.066 r  AN_OBUF[3]_inst/O
                         net (fo=0)                   0.000     4.066    AN[3]
    J14                                                               r  AN[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 refresh_counter_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.549ns  (logic 1.489ns (58.429%)  route 1.060ns (41.571%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.599     1.518    CLK100MHZ_IBUF_BUFG
    SLICE_X7Y86          FDRE                                         r  refresh_counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y86          FDRE (Prop_fdre_C_Q)         0.141     1.659 f  refresh_counter_reg[19]/Q
                         net (fo=15, routed)          0.496     2.156    LED_activating_counter[1]
    SLICE_X1Y90          LUT2 (Prop_lut2_I0_O)        0.045     2.201 r  AN_OBUF[0]_inst_i_1/O
                         net (fo=3, routed)           0.563     2.764    AN_OBUF[0]
    J17                  OBUF (Prop_obuf_I_O)         1.303     4.067 r  AN_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.067    AN[0]
    J17                                                               r  AN[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 refresh_counter_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.643ns  (logic 1.525ns (57.698%)  route 1.118ns (42.302%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.599     1.518    CLK100MHZ_IBUF_BUFG
    SLICE_X7Y86          FDRE                                         r  refresh_counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y86          FDRE (Prop_fdre_C_Q)         0.141     1.659 f  refresh_counter_reg[18]/Q
                         net (fo=15, routed)          0.308     1.967    LED_activating_counter[0]
    SLICE_X6Y84          LUT2 (Prop_lut2_I1_O)        0.043     2.010 r  AN_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.810     2.820    AN_OBUF[2]
    T9                   OBUF (Prop_obuf_I_O)         1.341     4.161 r  AN_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.161    AN[2]
    T9                                                                r  AN[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 refresh_counter_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.677ns  (logic 1.482ns (55.350%)  route 1.195ns (44.650%))
  Logic Levels:           3  (LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.599     1.518    CLK100MHZ_IBUF_BUFG
    SLICE_X7Y86          FDRE                                         r  refresh_counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y86          FDRE (Prop_fdre_C_Q)         0.141     1.659 r  refresh_counter_reg[18]/Q
                         net (fo=15, routed)          0.278     1.937    LED_activating_counter[0]
    SLICE_X0Y89          LUT6 (Prop_lut6_I3_O)        0.045     1.982 r  SEG_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.189     2.171    SEG_OBUF[6]_inst_i_3_n_0
    SLICE_X0Y90          LUT6 (Prop_lut6_I1_O)        0.045     2.216 r  SEG_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.729     2.945    SEG_OBUF[3]
    K13                  OBUF (Prop_obuf_I_O)         1.251     4.196 r  SEG_OBUF[3]_inst/O
                         net (fo=0)                   0.000     4.196    SEG[3]
    K13                                                               r  SEG[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 refresh_counter_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.745ns  (logic 1.492ns (54.372%)  route 1.252ns (45.628%))
  Logic Levels:           3  (LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.599     1.518    CLK100MHZ_IBUF_BUFG
    SLICE_X7Y86          FDRE                                         r  refresh_counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y86          FDRE (Prop_fdre_C_Q)         0.141     1.659 r  refresh_counter_reg[18]/Q
                         net (fo=15, routed)          0.278     1.937    LED_activating_counter[0]
    SLICE_X0Y89          LUT6 (Prop_lut6_I3_O)        0.045     1.982 r  SEG_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.261     2.243    SEG_OBUF[6]_inst_i_3_n_0
    SLICE_X0Y88          LUT6 (Prop_lut6_I5_O)        0.045     2.288 r  SEG_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.714     3.002    SEG_OBUF[1]
    T11                  OBUF (Prop_obuf_I_O)         1.261     4.263 r  SEG_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.263    SEG[1]
    T11                                                               r  SEG[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 refresh_counter_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.019ns  (logic 1.508ns (49.965%)  route 1.511ns (50.035%))
  Logic Levels:           3  (LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.599     1.518    CLK100MHZ_IBUF_BUFG
    SLICE_X7Y86          FDRE                                         r  refresh_counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y86          FDRE (Prop_fdre_C_Q)         0.141     1.659 r  refresh_counter_reg[18]/Q
                         net (fo=15, routed)          0.278     1.937    LED_activating_counter[0]
    SLICE_X0Y89          LUT6 (Prop_lut6_I3_O)        0.045     1.982 r  SEG_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.315     2.297    SEG_OBUF[6]_inst_i_3_n_0
    SLICE_X0Y88          LUT6 (Prop_lut6_I1_O)        0.045     2.342 r  SEG_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           0.918     3.260    SEG_OBUF[6]
    T10                  OBUF (Prop_obuf_I_O)         1.277     4.537 r  SEG_OBUF[6]_inst/O
                         net (fo=0)                   0.000     4.537    SEG[6]
    T10                                                               r  SEG[6] (OUT)
  -------------------------------------------------------------------    -------------------





