

Microchip Technology PIC18 Macro Assembler V1.35 build -356382666 
                                                                                                           Thu Dec 10 16:17:58 2015


     1                           
     2                           	; Microchip MPLAB XC8 C Compiler V1.35
     3                           	; Copyright (C) 1984-2015 HI-TECH Software
     4                           
     5                           	; Auto-generated runtime startup code for final link stage.
     6                           
     7                           	;
     8                           	; Compiler options:
     9                           	;
    10                           	; --output=mcof -G --chip=18F4520 -ODebug.cof main.p1 config.p1 init.p1 \
    11                           	; INTERR~1.p1
    12                           	;
    13                           
    14                           
    15                           	processor	18F4520
    16                           
    17                           	GLOBAL	_main,start
    18                           	FNROOT	_main
    19                           
    20  0000                     
    21                           	psect	config,class=CONFIG,delta=1,noexec
    22                           	psect	idloc,class=IDLOC,delta=1,noexec
    23                           	psect	const,class=CODE,delta=1,reloc=2,noexec
    24                           	psect	smallconst,class=SMALLCONST,delta=1,reloc=2,noexec
    25                           	psect	mediumconst,class=MEDIUMCONST,delta=1,reloc=2,noexec
    26                           	psect	rbss,class=COMRAM,space=1,noexec
    27                           	psect	bss,class=RAM,space=1,noexec
    28                           	psect	rdata,class=COMRAM,space=1,noexec
    29                           	psect	irdata,class=CODE,space=0,reloc=2,noexec
    30                           	psect	bss,class=RAM,space=1,noexec
    31                           	psect	data,class=RAM,space=1,noexec
    32                           	psect	idata,class=CODE,space=0,reloc=2,noexec
    33                           	psect	nvrram,class=COMRAM,space=1,noexec
    34                           	psect	nvbit,class=COMRAM,bit,space=1,noexec
    35                           	psect	temp,ovrld,class=COMRAM,space=1,noexec
    36                           	psect	struct,ovrld,class=COMRAM,space=1,noexec
    37                           	psect	rbit,class=COMRAM,bit,space=1,noexec
    38                           	psect	bigbss,class=BIGRAM,space=1,noexec
    39                           	psect	bigdata,class=BIGRAM,space=1,noexec
    40                           	psect	ibigdata,class=CODE,space=0,reloc=2,noexec
    41                           	psect	farbss,class=FARRAM,space=0,reloc=2,delta=1,noexec
    42                           	psect	nvFARRAM,class=FARRAM,space=0,reloc=2,delta=1,noexec
    43                           	psect	fardata,class=FARRAM,space=0,reloc=2,delta=1,noexec
    44                           	psect	ifardata,class=CODE,space=0,reloc=2,delta=1,noexec
    45                           
    46                           	psect	reset_vec,class=CODE,delta=1,reloc=2
    47                           	psect	powerup,class=CODE,delta=1,reloc=2
    48                           	psect	intcode,class=CODE,delta=1,reloc=2
    49                           	psect	intcode_body,class=CODE,delta=1,reloc=2
    50                           	psect	intcodelo,class=CODE,delta=1,reloc=2
    51                           	psect	intret,class=CODE,delta=1,reloc=2
    52                           	psect	intentry,class=CODE,delta=1,reloc=2
    53                           
    54                           	psect	intsave_regs,class=BIGRAM,space=1
    55                           	psect	init,class=CODE,delta=1,reloc=2
    56                           	psect	text,class=CODE,delta=1,reloc=2
    57                           GLOBAL	intlevel0,intlevel1,intlevel2
    58                           intlevel0:
    59  000000                     intlevel1:
    60  000000                     intlevel2:
    61  000000                     GLOBAL	intlevel3
    62                           intlevel3:
    63  000000                     	psect	end_init,class=CODE,delta=1,reloc=2
    64                           	psect	clrtext,class=CODE,delta=1,reloc=2
    65                           
    66                           	psect	eeprom_data,class=EEDATA,delta=1,noexec
    67                           	psect	smallconst
    68                           	GLOBAL	__smallconst
    69                           __smallconst:
    70  000000                     	psect	mediumconst
    71                           	GLOBAL	__mediumconst
    72                           __mediumconst:
    73  000000                     wreg	EQU	0FE8h
    74  0000                     fsr0l	EQU	0FE9h
    75  0000                     fsr0h	EQU	0FEAh
    76  0000                     fsr1l	EQU	0FE1h
    77  0000                     fsr1h	EQU	0FE2h
    78  0000                     fsr2l	EQU	0FD9h
    79  0000                     fsr2h	EQU	0FDAh
    80  0000                     postinc0	EQU	0FEEh
    81  0000                     postdec0	EQU	0FEDh
    82  0000                     postinc1	EQU	0FE6h
    83  0000                     postdec1	EQU	0FE5h
    84  0000                     postinc2	EQU	0FDEh
    85  0000                     postdec2	EQU	0FDDh
    86  0000                     tblptrl	EQU	0FF6h
    87  0000                     tblptrh	EQU	0FF7h
    88  0000                     tblptru	EQU	0FF8h
    89  0000                     tablat		EQU	0FF5h
    90  0000                     
    91                           	PSECT	ramtop,class=RAM,noexec
    92                           	GLOBAL	__S1			; top of RAM usage
    93                           	GLOBAL	__ramtop
    94                           	GLOBAL	__LRAM,__HRAM
    95                           __ramtop:
    96  000600                     
    97                           	psect	reset_vec
    98                           reset_vec:
    99  000000                     	; No powerup routine
   100                           	global start
   101                           
   102                           ; jump to start
   103                           	goto start
   104  000000  EF0B  F000         	GLOBAL __accesstop
   105                           __accesstop EQU 128
   106  0000                     
   107                           
   108                           	psect	init
   109                           start:
   110  000016                     
   111                           ;Initialize the stack pointer (FSR1)
   112                           	global stacklo, stackhi
   113                           	stacklo	equ	080h
   114  0000                     	stackhi	equ	05FFh
   115  0000                     
   116                           
   117                           	psect	stack,class=STACK,space=2,noexec
   118                           	global ___sp,___inthi_sp,___intlo_sp
   119                           ___sp:
   120  000000                     ___inthi_sp:
   121  000000                     ___intlo_sp:
   122  000000                     
   123                           	psect	end_init
   124                           	global start_initialization
   125                           	goto start_initialization	;jump to C runtime clear & initialization
   126  000016  EFC9  F000         
   127                           ; Padding undefined space
   128                           	psect	config,class=CONFIG,delta=1,noexec
   129                           		org 0x0
   130  300000                     		db 0xFF
   131  300000  FF                 
   132                           ; Config register CONFIG1H @ 0x300001
   133                           ;	Oscillator Selection bits
   134                           ;	OSC = HS, HS oscillator
   135                           ;	Fail-Safe Clock Monitor Enable bit
   136                           ;	FCMEN = OFF, Fail-Safe Clock Monitor disabled
   137                           ;	Internal/External Oscillator Switchover bit
   138                           ;	IESO = OFF, Oscillator Switchover mode disabled
   139                           
   140                           	psect	config,class=CONFIG,delta=1,noexec
   141                           		org 0x1
   142  300001                     		db 0x2
   143  300001  02                 
   144                           ; Config register CONFIG2L @ 0x300002
   145                           ;	Power-up Timer Enable bit
   146                           ;	PWRT = OFF, PWRT disabled
   147                           ;	Brown-out Reset Enable bits
   148                           ;	BOREN = OFF, Brown-out Reset disabled in hardware and software
   149                           ;	Brown Out Reset Voltage bits
   150                           ;	BORV = 3, Minimum setting
   151                           
   152                           	psect	config,class=CONFIG,delta=1,noexec
   153                           		org 0x2
   154  300002                     		db 0x19
   155  300002  19                 
   156                           ; Config register CONFIG2H @ 0x300003
   157                           ;	Watchdog Timer Postscale Select bits
   158                           ;	WDTPS = 32768, 1:32768
   159                           ;	Watchdog Timer Enable bit
   160                           ;	WDT = OFF, WDT disabled (control is placed on the SWDTEN bit)
   161                           
   162                           	psect	config,class=CONFIG,delta=1,noexec
   163                           		org 0x3
   164  300003                     		db 0x1E
   165  300003  1E                 
   166                           ; Padding undefined space
   167                           	psect	config,class=CONFIG,delta=1,noexec
   168                           		org 0x4
   169  300004                     		db 0xFF
   170  300004  FF                 
   171                           ; Config register CONFIG3H @ 0x300005
   172                           ;	CCP2 MUX bit
   173                           ;	CCP2MX = PORTC, CCP2 input/output is multiplexed with RC1
   174                           ;	PORTB A/D Enable bit
   175                           ;	PBADEN = OFF, PORTB<4:0> pins are configured as digital I/O on Reset
   176                           ;	MCLR Pin Enable bit
   177                           ;	MCLRE = ON, MCLR pin enabled; RE3 input pin disabled
   178                           ;	Low-Power Timer1 Oscillator Enable bit
   179                           ;	LPT1OSC = OFF, Timer1 configured for higher power operation
   180                           
   181                           	psect	config,class=CONFIG,delta=1,noexec
   182                           		org 0x5
   183  300005                     		db 0x81
   184  300005  81                 
   185                           ; Config register CONFIG4L @ 0x300006
   186                           ;	Stack Full/Underflow Reset Enable bit
   187                           ;	STVREN = ON, Stack full/underflow will cause Reset
   188                           ;	Background Debugger Enable bit
   189                           ;	DEBUG = 0x1, unprogrammed default
   190                           ;	Single-Supply ICSP Enable bit
   191                           ;	LVP = ON, Single-Supply ICSP enabled
   192                           ;	Extended Instruction Set Enable bit
   193                           ;	XINST = OFF, Instruction set extension and Indexed Addressing mode disabled (Legacy mode)
   194                           
   195                           	psect	config,class=CONFIG,delta=1,noexec
   196                           		org 0x6
   197  300006                     		db 0x85
   198  300006  85                 
   199                           ; Padding undefined space
   200                           	psect	config,class=CONFIG,delta=1,noexec
   201                           		org 0x7
   202  300007                     		db 0xFF
   203  300007  FF                 
   204                           ; Config register CONFIG5L @ 0x300008
   205                           ;	Code Protection bit
   206                           ;	CP0 = OFF, Block 0 (000800-001FFFh) not code-protected
   207                           ;	Code Protection bit
   208                           ;	CP1 = OFF, Block 1 (002000-003FFFh) not code-protected
   209                           ;	Code Protection bit
   210                           ;	CP2 = OFF, Block 2 (004000-005FFFh) not code-protected
   211                           ;	Code Protection bit
   212                           ;	CP3 = OFF, Block 3 (006000-007FFFh) not code-protected
   213                           
   214                           	psect	config,class=CONFIG,delta=1,noexec
   215                           		org 0x8
   216  300008                     		db 0xF
   217  300008  0F                 
   218                           ; Config register CONFIG5H @ 0x300009
   219                           ;	Boot Block Code Protection bit
   220                           ;	CPB = OFF, Boot block (000000-0007FFh) not code-protected
   221                           ;	Data EEPROM Code Protection bit
   222                           ;	CPD = OFF, Data EEPROM not code-protected
   223                           
   224                           	psect	config,class=CONFIG,delta=1,noexec
   225                           		org 0x9
   226  300009                     		db 0xC0
   227  300009  C0                 
   228                           ; Config register CONFIG6L @ 0x30000A
   229                           ;	Write Protection bit
   230                           ;	WRT0 = OFF, Block 0 (000800-001FFFh) not write-protected
   231                           ;	Write Protection bit
   232                           ;	WRT1 = OFF, Block 1 (002000-003FFFh) not write-protected
   233                           ;	Write Protection bit
   234                           ;	WRT2 = OFF, Block 2 (004000-005FFFh) not write-protected
   235                           ;	Write Protection bit
   236                           ;	WRT3 = OFF, Block 3 (006000-007FFFh) not write-protected
   237                           
   238                           	psect	config,class=CONFIG,delta=1,noexec
   239                           		org 0xA
   240  30000A                     		db 0xF
   241  30000A  0F                 
   242                           ; Config register CONFIG6H @ 0x30000B
   243                           ;	Boot Block Write Protection bit
   244                           ;	WRTB = OFF, Boot block (000000-0007FFh) not write-protected
   245                           ;	Configuration Register Write Protection bit
   246                           ;	WRTC = OFF, Configuration registers (300000-3000FFh) not write-protected
   247                           ;	Data EEPROM Write Protection bit
   248                           ;	WRTD = OFF, Data EEPROM not write-protected
   249                           
   250                           	psect	config,class=CONFIG,delta=1,noexec
   251                           		org 0xB
   252  30000B                     		db 0xE0
   253  30000B  E0                 
   254                           ; Config register CONFIG7L @ 0x30000C
   255                           ;	Table Read Protection bit
   256                           ;	EBTR0 = OFF, Block 0 (000800-001FFFh) not protected from table reads executed in other blocks
   257                           ;	Table Read Protection bit
   258                           ;	EBTR1 = OFF, Block 1 (002000-003FFFh) not protected from table reads executed in other blocks
   259                           ;	Table Read Protection bit
   260                           ;	EBTR2 = OFF, Block 2 (004000-005FFFh) not protected from table reads executed in other blocks
   261                           ;	Table Read Protection bit
   262                           ;	EBTR3 = OFF, Block 3 (006000-007FFFh) not protected from table reads executed in other blocks
   263                           
   264                           	psect	config,class=CONFIG,delta=1,noexec
   265                           		org 0xC
   266  30000C                     		db 0xF
   267  30000C  0F                 
   268                           ; Config register CONFIG7H @ 0x30000D
   269                           ;	Boot Block Table Read Protection bit
   270                           ;	EBTRB = OFF, Boot block (000000-0007FFh) not protected from table reads executed in other blocks
   271                           
   272                           	psect	config,class=CONFIG,delta=1,noexec
   273                           		org 0xD
   274  30000D                     		db 0x40
   275  30000D  40                 


Microchip Technology PIC18 Macro Assembler V1.35 build -356382666 
Symbol Table                                                                                               Thu Dec 10 16:17:58 2015

                __S1 001C                 ___sp 0000                 _main 011C                 start 0016  
              __HRAM 0000                __LRAM 0001         __mediumconst 0000               stackhi 0005FF  
             stacklo 000080           __accesstop 000080           ___inthi_sp 0000           ___intlo_sp 0000  
            __ramtop 0600  start_initialization 0192          __smallconst 0000             intlevel0 0000  
           intlevel1 0000             intlevel2 0000             intlevel3 0000             reset_vec 0000  
