Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-2063] Module <scfifo> not found while processing module instance <scfifo8bx256> [F:/home/nathan/workspaces/fpgah2022/sources/fpgah2022/src/uart_fifo.v:16]
ERROR: [VRFC 10-2063] Module <dcfifo> not found while processing module instance <dcfifo8bx2048> [F:/home/nathan/workspaces/fpgah2022/sources/fpgah2022/src/eth_fifo.v:18]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
