; ModuleID = 'LLVMDialectModule'
source_filename = "LLVMDialectModule"
target datalayout = "e-p3:32:32-p4:32:32-p5:32:32-i64:64-i128:128-v16:16-v32:32-n16:32:64"

define void @triton_poi_fused_cat_3(ptr addrspace(1) %0, ptr addrspace(1) %1, ptr addrspace(1) %2, ptr addrspace(1) %3, ptr addrspace(1) %4, ptr addrspace(1) %5, i32 %6) local_unnamed_addr !dbg !7 {
  %8 = tail call i32 asm "mov.u32 $0, %ctaid.x;", "=r"() #1, !dbg !10
  %9 = shl i32 %8, 7, !dbg !11
  %10 = tail call i32 @llvm.nvvm.read.ptx.sreg.tid.x(), !dbg !12
  %11 = and i32 %10, 127, !dbg !12
  %12 = or disjoint i32 %9, %11, !dbg !13
  %13 = sdiv i32 %12, 16, !dbg !14
  %.frozen = freeze i32 %12, !dbg !15
  %14 = sdiv i32 %.frozen, 1024, !dbg !15
  %15 = mul i32 %14, 1024, !dbg !16
  %srem.decomposed = sub i32 %.frozen, %15, !dbg !16
  %16 = shl nsw i32 %14, 9, !dbg !17
  %17 = add nsw i32 %16, %srem.decomposed, !dbg !18
  %18 = sext i32 %17 to i64, !dbg !19
  %19 = getelementptr float, ptr addrspace(1) %0, i64 %18, !dbg !19
  %20 = shl nsw i32 %14, 8, !dbg !20
  %21 = insertelement <2 x i32> poison, i32 %12, i64 0, !dbg !21
  %22 = insertelement <2 x i32> %21, i32 %13, i64 1, !dbg !21
  %23 = srem <2 x i32> %22, <i32 16, i32 64>, !dbg !21
  %24 = extractelement <2 x i32> %23, i64 1, !dbg !22
  %25 = icmp slt i32 %24, 32, !dbg !23
  %26 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.b32 { $0 }, [ $1 + 0 ];\0A\09@!$4 mov.u32 $0, $3;", "=r,l,b,r,b"(ptr addrspace(1) %19, i1 %25, i32 0, i1 %25) #1, !dbg !24
  %27 = and i32 %24, -16, !dbg !25
  %28 = icmp eq i32 %27, 32, !dbg !25
  %29 = insertelement <2 x i32> <i32 poison, i32 -32>, i32 %20, i64 0, !dbg !26
  %30 = add nsw <2 x i32> %29, %23, !dbg !26
  %31 = extractelement <2 x i32> %30, i64 1, !dbg !27
  %32 = shl nsw i32 %31, 4, !dbg !27
  %33 = extractelement <2 x i32> %30, i64 0, !dbg !28
  %34 = add nsw i32 %33, %32, !dbg !29
  %35 = sext i32 %34 to i64, !dbg !30
  %36 = getelementptr float, ptr addrspace(1) %1, i64 %35, !dbg !30
  %37 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.b32 { $0 }, [ $1 + 0 ];\0A\09@!$4 mov.u32 $0, $3;", "=r,l,b,r,b"(ptr addrspace(1) %36, i1 %28, i32 0, i1 %28) #1, !dbg !31
  %38 = bitcast i32 %37 to float, !dbg !31
  %39 = sext i32 %31 to i64, !dbg !32
  %40 = getelementptr float, ptr addrspace(1) %2, i64 %39, !dbg !32
  %41 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];\0A\09@!$4 mov.u32 $0, $3;", "=r,l,b,r,b"(ptr addrspace(1) %40, i1 %28, i32 0, i1 %28) #1, !dbg !33
  %42 = bitcast i32 %41 to float, !dbg !33
  %43 = fadd float %38, %42, !dbg !34
  %44 = fcmp ogt float %43, 0.000000e+00, !dbg !35
  %45 = fmul float %43, 0x3FC99999A0000000, !dbg !36
  %46 = select i1 %44, float %43, float %45, !dbg !37
  %47 = icmp sgt i32 %24, 47, !dbg !22
  %48 = add nsw i32 %24, -48, !dbg !38
  %49 = shl nsw i32 %48, 4, !dbg !39
  %50 = add nsw i32 %33, %49, !dbg !28
  %51 = sext i32 %50 to i64, !dbg !40
  %52 = getelementptr float, ptr addrspace(1) %3, i64 %51, !dbg !40
  %53 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.b32 { $0 }, [ $1 + 0 ];\0A\09@!$4 mov.u32 $0, $3;", "=r,l,b,r,b"(ptr addrspace(1) %52, i1 %47, i32 0, i1 %47) #1, !dbg !41
  %54 = bitcast i32 %53 to float, !dbg !41
  %55 = sext i32 %48 to i64, !dbg !42
  %56 = getelementptr float, ptr addrspace(1) %4, i64 %55, !dbg !42
  %57 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];\0A\09@!$4 mov.u32 $0, $3;", "=r,l,b,r,b"(ptr addrspace(1) %56, i1 %47, i32 0, i1 %47) #1, !dbg !43
  %58 = bitcast i32 %57 to float, !dbg !43
  %59 = fadd float %54, %58, !dbg !44
  %60 = fcmp ogt float %59, 0.000000e+00, !dbg !45
  %61 = fmul float %59, 0x3FC99999A0000000, !dbg !46
  %62 = select i1 %60, float %59, float %61, !dbg !47
  %63 = select i1 %47, float %62, float 0.000000e+00, !dbg !48
  %64 = select i1 %28, float %46, float %63, !dbg !49
  %65 = sext i32 %12 to i64, !dbg !50
  %66 = getelementptr float, ptr addrspace(1) %5, i64 %65, !dbg !50
  %67 = bitcast float %64 to i32, !dbg !51
  %68 = select i1 %25, i32 %26, i32 %67, !dbg !52
  tail call void asm sideeffect "@$2 st.global.b32 [ $1 + 0 ], { $0 };", "r,l,b"(i32 %68, ptr addrspace(1) %66, i1 true) #1, !dbg !51
  ret void, !dbg !53
}

; Function Attrs: mustprogress nocallback nofree nosync nounwind speculatable willreturn memory(none)
declare noundef i32 @llvm.nvvm.read.ptx.sreg.tid.x() #0

attributes #0 = { mustprogress nocallback nofree nosync nounwind speculatable willreturn memory(none) }
attributes #1 = { nounwind }

!llvm.module.flags = !{!0, !1}
!llvm.dbg.cu = !{!2}
!nvvm.annotations = !{!4, !5}
!llvm.ident = !{!6}

!0 = !{i32 2, !"Debug Info Version", i32 3}
!1 = !{i32 4, !"nvvm-reflect-ftz", i32 1}
!2 = distinct !DICompileUnit(language: DW_LANG_C, file: !3, producer: "triton", isOptimized: true, runtimeVersion: 0, emissionKind: LineTablesOnly)
!3 = !DIFile(filename: "cisyqafvbvbxcqx5ssqqgd6h3x3s2pwexfhipc7e4vrkb6vuopx6.py", directory: "inductor_cache/is")
!4 = !{ptr @triton_poi_fused_cat_3, !"kernel", i32 1}
!5 = !{ptr @triton_poi_fused_cat_3, !"reqntidx", i32 128}
!6 = !{!"clang version 3.8.0 (tags/RELEASE_380/final)"}
!7 = distinct !DISubprogram(name: "triton_poi_fused_cat_3", linkageName: "triton_poi_fused_cat_3", scope: !3, file: !3, line: 19, type: !8, scopeLine: 19, spFlags: DISPFlagDefinition | DISPFlagOptimized, unit: !2)
!8 = !DISubroutineType(cc: DW_CC_normal, types: !9)
!9 = !{}
!10 = !DILocation(line: 21, column: 28, scope: !7)
!11 = !DILocation(line: 21, column: 33, scope: !7)
!12 = !DILocation(line: 22, column: 36, scope: !7)
!13 = !DILocation(line: 22, column: 23, scope: !7)
!14 = !DILocation(line: 24, column: 21, scope: !7)
!15 = !DILocation(line: 26, column: 19, scope: !7)
!16 = !DILocation(line: 33, column: 35, scope: !7)
!17 = !DILocation(line: 33, column: 49, scope: !7)
!18 = !DILocation(line: 33, column: 45, scope: !7)
!19 = !DILocation(line: 33, column: 30, scope: !7)
!20 = !DILocation(line: 38, column: 58, scope: !7)
!21 = !DILocation(line: 25, column: 19, scope: !7)
!22 = !DILocation(line: 48, column: 20, scope: !7)
!23 = !DILocation(line: 32, column: 18, scope: !7)
!24 = !DILocation(line: 33, column: 54, scope: !7)
!25 = !DILocation(line: 37, column: 18, scope: !7)
!26 = !DILocation(line: 38, column: 36, scope: !7)
!27 = !DILocation(line: 38, column: 40, scope: !7)
!28 = !DILocation(line: 51, column: 54, scope: !7)
!29 = !DILocation(line: 38, column: 54, scope: !7)
!30 = !DILocation(line: 38, column: 31, scope: !7)
!31 = !DILocation(line: 38, column: 63, scope: !7)
!32 = !DILocation(line: 39, column: 31, scope: !7)
!33 = !DILocation(line: 39, column: 44, scope: !7)
!34 = !DILocation(line: 40, column: 20, scope: !7)
!35 = !DILocation(line: 42, column: 20, scope: !7)
!36 = !DILocation(line: 44, column: 20, scope: !7)
!37 = !DILocation(line: 45, column: 35, scope: !7)
!38 = !DILocation(line: 51, column: 48, scope: !7)
!39 = !DILocation(line: 51, column: 40, scope: !7)
!40 = !DILocation(line: 51, column: 31, scope: !7)
!41 = !DILocation(line: 51, column: 63, scope: !7)
!42 = !DILocation(line: 52, column: 31, scope: !7)
!43 = !DILocation(line: 52, column: 44, scope: !7)
!44 = !DILocation(line: 53, column: 20, scope: !7)
!45 = !DILocation(line: 55, column: 20, scope: !7)
!46 = !DILocation(line: 57, column: 20, scope: !7)
!47 = !DILocation(line: 58, column: 35, scope: !7)
!48 = !DILocation(line: 60, column: 35, scope: !7)
!49 = !DILocation(line: 0, scope: !7)
!50 = !DILocation(line: 63, column: 25, scope: !7)
!51 = !DILocation(line: 63, column: 37, scope: !7)
!52 = !DILocation(line: 62, column: 33, scope: !7)
!53 = !DILocation(line: 63, column: 4, scope: !7)
