// Seed: 2579336801
module module_0 (
    output tri0  id_0,
    input  wor   id_1,
    output uwire id_2,
    output wor   id_3
    , id_6,
    input  uwire id_4
);
  wor id_7;
  assign module_1.id_8 = 0;
  assign id_2 = 1;
  wire id_8;
  assign id_0 = id_7;
  assign id_8 = id_8;
endmodule
module module_1 (
    input tri1 id_0,
    input wand id_1,
    output supply0 id_2,
    output tri0 id_3,
    input wire id_4,
    input wire id_5,
    input wire id_6,
    input uwire id_7,
    input tri0 id_8,
    output wor id_9
);
  module_0 modCall_1 (
      id_2,
      id_6,
      id_2,
      id_9,
      id_5
  );
  always @(posedge id_4) id_2 = 1'b0 & id_6;
endmodule
