// Seed: 4194313418
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
endmodule
module module_1 (
    input uwire id_0
    , id_16,
    output supply1 id_1,
    input uwire id_2,
    input uwire id_3,
    input wire id_4,
    output tri0 id_5,
    input supply0 id_6,
    input tri1 id_7,
    output tri1 id_8,
    output supply0 id_9,
    input tri0 id_10,
    output uwire id_11,
    input wor id_12,
    output wor id_13,
    input tri1 id_14
);
  assign id_8 = 1;
  module_0 modCall_1 (
      id_16,
      id_16,
      id_16,
      id_16
  );
endmodule
