{"vcs1":{"timestamp_begin":1759298656.295079658, "rt":6.07, "ut":5.01, "st":0.60}}
{"vcselab":{"timestamp_begin":1759298662.410922951, "rt":1.76, "ut":1.16, "st":0.10}}
{"link":{"timestamp_begin":1759298664.207607458, "rt":0.72, "ut":0.35, "st":0.20}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1759298656.021914208}
{"VCS_COMP_START_TIME": 1759298656.021914208}
{"VCS_COMP_END_TIME": 1759298671.573716429}
{"VCS_USER_OPTIONS": "-R -sverilog +neg_tchk -negdelay -v /usr/cad/CBDK/Executable_Package/Collaterals/IP/stdcell/N16ADFP_StdCell/VERILOG/N16ADFP_StdCell.v /home/user1/avsd25/avsd2541/AVSD_Homework/Homework1/N26132047/./sim/top_tb.sv -debug_access+all -full64 -diag=sdf:verbose +incdir+/home/user1/avsd25/avsd2541/AVSD_Homework/Homework1/N26132047/./syn+/home/user1/avsd25/avsd2541/AVSD_Homework/Homework1/N26132047/./src+/home/user1/avsd25/avsd2541/AVSD_Homework/Homework1/N26132047/./include+/home/user1/avsd25/avsd2541/AVSD_Homework/Homework1/N26132047/./sim +define+SYN+prog3 +no_notifier +prog_path=/home/user1/avsd25/avsd2541/AVSD_Homework/Homework1/N26132047/./sim/prog3"}
{"vcs1": {"peak_mem": 438732}}
{"vcselab": {"peak_mem": 268064}}
