var g_data = {"64":{"st":"inst","pa":0,"n":"/top/DUT/Common_Block_U/PLL_frquency_mult","l":"Verilog","sn":139,"du":{"n":"work.PLL","s":21,"b":1},"bc":[{"n":"top","s":59,"b":1},{"n":"DUT","s":62,"b":1},{"n":"Common_Block_U","s":63,"b":1},{"n":"PLL_frquency_mult","s":64,"z":1}],"loc":{"cp":100.00,"data":{"s":[11,11,1]}}},"65":{"st":"inst","pa":0,"n":"/top/DUT/Common_Block_U/clock_divider","l":"Verilog","sn":139,"du":{"n":"work.Clock_Div","s":22,"b":1},"bc":[{"n":"top","s":59,"b":1},{"n":"DUT","s":62,"b":1},{"n":"Common_Block_U","s":63,"b":1},{"n":"clock_divider","s":65,"z":1}],"loc":{"cp":100.00,"data":{"s":[7,7,1],"b":[3,3,1],"fc":[1,1,1]}}},"66":{"st":"inst","pa":0,"n":"/top/DUT/Common_Block_U/clock_divider1","l":"Verilog","sn":139,"du":{"n":"work.Clock_Div","s":22,"b":1},"bc":[{"n":"top","s":59,"b":1},{"n":"DUT","s":62,"b":1},{"n":"Common_Block_U","s":63,"b":1},{"n":"clock_divider1","s":66,"z":1}],"loc":{"cp":100.00,"data":{"s":[7,7,1],"b":[3,3,1],"fc":[1,1,1]}}},"63":{"st":"inst","pa":0,"n":"/top/DUT/Common_Block_U","l":"Verilog","sn":138,"du":{"n":"work.Common_Block","s":20,"b":0},"bc":[{"n":"top","s":59,"b":1},{"n":"DUT","s":62,"b":1},{"n":"Common_Block_U","s":63,"z":1}],"children":[{"n":"clock_divider1","id":66,"zf":1,"tc":100.00,"s":100.00,"b":100.00,"fc":100.00},{"n":"clock_divider","id":65,"zf":1,"tc":100.00,"s":100.00,"b":100.00,"fc":100.00},{"n":"PLL_frquency_mult","id":64,"zf":1,"tc":100.00,"s":100.00}],"rec":{"cp":100.00,"data":{"s":[25,25],"b":[6,6],"fc":[2,2]}}},"69":{"st":"inst","pa":0,"n":"/top/DUT/PCS_U/PCS_TX_U/GasKet_U","l":"Verilog","sn":143,"du":{"n":"work.GasKet","s":25,"b":1},"bc":[{"n":"top","s":59,"b":1},{"n":"DUT","s":62,"b":1},{"n":"PCS_U","s":67,"b":1},{"n":"PCS_TX_U","s":68,"b":1},{"n":"GasKet_U","s":69,"z":1}],"loc":{"cp":97.05,"data":{"s":[49,47,1],"b":[21,20,1],"fc":[5,5,1]}}},"71":{"st":"inst","pa":0,"n":"/top/DUT/PCS_U/PCS_TX_U/Encoding_U/line_coding_8_10_U","l":"Verilog","sn":145,"du":{"n":"work.line_coding_8_10","s":27,"b":1},"bc":[{"n":"top","s":59,"b":1},{"n":"DUT","s":62,"b":1},{"n":"PCS_U","s":67,"b":1},{"n":"PCS_TX_U","s":68,"b":1},{"n":"Encoding_U","s":70,"b":1},{"n":"line_coding_8_10_U","s":71,"z":1}],"loc":{"cp":88.71,"data":{"s":[539,517,1],"b":[273,260,1],"fc":[4,3,1]}}},"70":{"st":"inst","pa":0,"n":"/top/DUT/PCS_U/PCS_TX_U/Encoding_U","l":"Verilog","sn":143,"du":{"n":"work.Encoding","s":26,"b":0},"bc":[{"n":"top","s":59,"b":1},{"n":"DUT","s":62,"b":1},{"n":"PCS_U","s":67,"b":1},{"n":"PCS_TX_U","s":68,"b":1},{"n":"Encoding_U","s":70,"z":1}],"children":[{"n":"line_coding_8_10_U","id":71,"zf":1,"tc":88.71,"s":95.91,"b":95.23,"fc":75.00}],"rec":{"cp":88.71,"data":{"s":[539,517],"b":[273,260],"fc":[4,3]}}},"68":{"st":"inst","pa":0,"n":"/top/DUT/PCS_U/PCS_TX_U","l":"Verilog","sn":142,"du":{"n":"work.PCS_TX","s":24,"b":0},"bc":[{"n":"top","s":59,"b":1},{"n":"DUT","s":62,"b":1},{"n":"PCS_U","s":67,"b":1},{"n":"PCS_TX_U","s":68,"z":1}],"children":[{"n":"Encoding_U","id":70,"zf":1,"tc":88.71,"s":95.91,"b":95.23,"fc":75.00},{"n":"GasKet_U","id":69,"zf":1,"tc":97.05,"s":95.91,"b":95.23,"fc":100.00}],"rec":{"cp":93.34,"data":{"s":[588,564],"b":[294,280],"fc":[9,8]}}},"75":{"st":"inst","pa":0,"n":"/top/DUT/PCS_U/PCS_RX_U/Comma_Detection_U/commaAssertion","l":"Verilog","sn":128,"du":{"n":"work.comma_assertions","s":31,"b":1},"bc":[{"n":"top","s":59,"b":1},{"n":"DUT","s":62,"b":1},{"n":"PCS_U","s":67,"b":1},{"n":"PCS_RX_U","s":73,"b":1},{"n":"Comma_Detection_U","s":74,"b":1},{"n":"commaAssertion","s":75,"z":1}],"loc":{"cp":89.74,"data":{"s":[1,1,1],"d":[26,23,1],"a":[26,21,1]}}},"74":{"st":"inst","pa":0,"n":"/top/DUT/PCS_U/PCS_RX_U/Comma_Detection_U","l":"Verilog","sn":148,"du":{"n":"work.Comma_Detection","s":30,"b":0},"bc":[{"n":"top","s":59,"b":1},{"n":"DUT","s":62,"b":1},{"n":"PCS_U","s":67,"b":1},{"n":"PCS_RX_U","s":73,"b":1},{"n":"Comma_Detection_U","s":74,"z":1}],"children":[{"n":"commaAssertion","id":75,"zf":1,"tc":89.74,"s":100.00,"d":88.46,"a":80.76}],"rec":{"cp":89.74,"data":{"s":[1,1],"d":[26,23],"a":[26,21]}}},"78":{"st":"inst","pa":0,"n":"/top/DUT/PCS_U/PCS_RX_U/buffer/write_inst/bin_gray_write","l":"Verilog","sn":152,"du":{"n":"work.binToGray","s":34,"b":1},"bc":[{"n":"top","s":59,"b":1},{"n":"DUT","s":62,"b":1},{"n":"PCS_U","s":67,"b":1},{"n":"PCS_RX_U","s":73,"b":1},{"n":"buffer","s":76,"b":1},{"n":"write_inst","s":77,"b":1},{"n":"bin_gray_write","s":78,"z":1}],"loc":{"cp":100.00,"data":{"s":[10,10,1],"fe":[8,8,1]}}},"77":{"st":"inst","pa":0,"n":"/top/DUT/PCS_U/PCS_RX_U/buffer/write_inst","l":"Verilog","sn":151,"du":{"n":"work.write_pointer_control","s":33,"b":0},"bc":[{"n":"top","s":59,"b":1},{"n":"DUT","s":62,"b":1},{"n":"PCS_U","s":67,"b":1},{"n":"PCS_RX_U","s":73,"b":1},{"n":"buffer","s":76,"b":1},{"n":"write_inst","s":77,"z":1}],"children":[{"n":"bin_gray_write","id":78,"zf":1,"tc":100.00,"s":100.00,"fe":100.00}],"rec":{"cp":100.00,"data":{"s":[10,10],"fe":[8,8]}}},"80":{"st":"inst","pa":0,"n":"/top/DUT/PCS_U/PCS_RX_U/buffer/read_inst/bin_gray_read","l":"Verilog","sn":154,"du":{"n":"work.binToGray","s":34,"b":1},"bc":[{"n":"top","s":59,"b":1},{"n":"DUT","s":62,"b":1},{"n":"PCS_U","s":67,"b":1},{"n":"PCS_RX_U","s":73,"b":1},{"n":"buffer","s":76,"b":1},{"n":"read_inst","s":79,"b":1},{"n":"bin_gray_read","s":80,"z":1}],"loc":{"cp":100.00,"data":{"s":[10,10,1],"fe":[8,8,1]}}},"79":{"st":"inst","pa":0,"n":"/top/DUT/PCS_U/PCS_RX_U/buffer/read_inst","l":"Verilog","sn":151,"du":{"n":"work.read_pointer_control","s":35,"b":1},"bc":[{"n":"top","s":59,"b":1},{"n":"DUT","s":62,"b":1},{"n":"PCS_U","s":67,"b":1},{"n":"PCS_RX_U","s":73,"b":1},{"n":"buffer","s":76,"b":1},{"n":"read_inst","s":79,"z":1}],"children":[{"n":"bin_gray_read","id":80,"zf":1,"tc":100.00,"s":100.00,"fe":100.00}],"rec":{"cp":100.00,"data":{"s":[18,18],"b":[5,5],"fc":[2,2],"fe":[10,10]}},"loc":{"cp":100.00,"data":{"s":[8,8,1],"b":[5,5,1],"fc":[2,2,1],"fe":[2,2,1]}}},"81":{"st":"inst","pa":0,"n":"/top/DUT/PCS_U/PCS_RX_U/buffer/elastic_mem_inst","l":"Verilog","sn":151,"du":{"n":"work.elastic_memory","s":36,"b":1},"bc":[{"n":"top","s":59,"b":1},{"n":"DUT","s":62,"b":1},{"n":"PCS_U","s":67,"b":1},{"n":"PCS_RX_U","s":73,"b":1},{"n":"buffer","s":76,"b":1},{"n":"elastic_mem_inst","s":81,"z":1}],"loc":{"cp":91.66,"data":{"s":[5,5,1],"b":[4,3,1],"fc":[2,2,1]}}},"82":{"st":"inst","pa":0,"n":"/top/DUT/PCS_U/PCS_RX_U/buffer/sync_unit_inst","l":"Verilog","sn":151,"du":{"n":"work.synchronous_unit","s":37,"b":1},"bc":[{"n":"top","s":59,"b":1},{"n":"DUT","s":62,"b":1},{"n":"PCS_U","s":67,"b":1},{"n":"PCS_RX_U","s":73,"b":1},{"n":"buffer","s":76,"b":1},{"n":"sync_unit_inst","s":82,"z":1}],"loc":{"cp":100.00,"data":{"s":[10,10,1],"b":[4,4,1]}}},"84":{"st":"inst","pa":0,"n":"/top/DUT/PCS_U/PCS_RX_U/buffer/Threshold_Monitor_Inst/gray_to_bin_write","l":"Verilog","sn":157,"du":{"n":"work.GrayToBinary","s":39,"b":1},"bc":[{"n":"top","s":59,"b":1},{"n":"DUT","s":62,"b":1},{"n":"PCS_U","s":67,"b":1},{"n":"PCS_RX_U","s":73,"b":1},{"n":"buffer","s":76,"b":1},{"n":"Threshold_Monitor_Inst","s":83,"b":1},{"n":"gray_to_bin_write","s":84,"z":1}],"loc":{"cp":100.00,"data":{"s":[4,4,1]}}},"85":{"st":"inst","pa":0,"n":"/top/DUT/PCS_U/PCS_RX_U/buffer/Threshold_Monitor_Inst/gray_to_bin_read","l":"Verilog","sn":157,"du":{"n":"work.GrayToBinary","s":39,"b":1},"bc":[{"n":"top","s":59,"b":1},{"n":"DUT","s":62,"b":1},{"n":"PCS_U","s":67,"b":1},{"n":"PCS_RX_U","s":73,"b":1},{"n":"buffer","s":76,"b":1},{"n":"Threshold_Monitor_Inst","s":83,"b":1},{"n":"gray_to_bin_read","s":85,"z":1}],"loc":{"cp":100.00,"data":{"s":[4,4,1]}}},"83":{"st":"inst","pa":0,"n":"/top/DUT/PCS_U/PCS_RX_U/buffer/Threshold_Monitor_Inst","l":"Verilog","sn":151,"du":{"n":"work.thresholdMonitor","s":38,"b":1},"bc":[{"n":"top","s":59,"b":1},{"n":"DUT","s":62,"b":1},{"n":"PCS_U","s":67,"b":1},{"n":"PCS_RX_U","s":73,"b":1},{"n":"buffer","s":76,"b":1},{"n":"Threshold_Monitor_Inst","s":83,"z":1}],"children":[{"n":"gray_to_bin_read","id":85,"zf":1,"tc":100.00,"s":100.00},{"n":"gray_to_bin_write","id":84,"zf":1,"tc":100.00,"s":100.00}],"rec":{"cp":60.57,"data":{"s":[13,12],"b":[2,1],"fc":[1,0],"fe":[1,1]}},"loc":{"cp":57.50,"data":{"s":[5,4,1],"b":[2,1,1],"fc":[1,0,1],"fe":[1,1,1]}}},"86":{"st":"inst","pa":0,"n":"/top/DUT/PCS_U/PCS_RX_U/buffer/bufferAssertion","l":"Verilog","sn":128,"du":{"n":"work.buffer_assertions","s":40,"b":1},"bc":[{"n":"top","s":59,"b":1},{"n":"DUT","s":62,"b":1},{"n":"PCS_U","s":67,"b":1},{"n":"PCS_RX_U","s":73,"b":1},{"n":"buffer","s":76,"b":1},{"n":"bufferAssertion","s":86,"z":1}],"loc":{"cp":66.66,"data":{"d":[6,4,1],"a":[6,4,1]}}},"76":{"st":"inst","pa":0,"n":"/top/DUT/PCS_U/PCS_RX_U/buffer","l":"Verilog","sn":148,"du":{"n":"work.elasticBuffer","s":32,"b":0},"bc":[{"n":"top","s":59,"b":1},{"n":"DUT","s":62,"b":1},{"n":"PCS_U","s":67,"b":1},{"n":"PCS_RX_U","s":73,"b":1},{"n":"buffer","s":76,"z":1}],"children":[{"n":"bufferAssertion","id":86,"zf":1,"tc":66.66,"d":66.66,"a":66.66},{"n":"Threshold_Monitor_Inst","id":83,"zf":1,"tc":60.57,"s":92.30,"b":50.00,"fc":0.00,"fe":100.00},{"n":"sync_unit_inst","id":82,"zf":1,"tc":100.00,"s":100.00,"b":100.00},{"n":"elastic_mem_inst","id":81,"zf":1,"tc":91.66,"s":100.00,"b":75.00,"fc":100.00},{"n":"read_inst","id":79,"zf":1,"tc":100.00,"s":100.00,"b":100.00,"fc":100.00,"fe":100.00},{"n":"write_inst","id":77,"zf":1,"tc":100.00,"s":100.00,"fe":100.00}],"rec":{"cp":83.03,"data":{"s":[56,55],"b":[15,13],"fc":[5,4],"fe":[19,19],"d":[6,4],"a":[6,4]}}},"87":{"st":"inst","pa":0,"n":"/top/DUT/PCS_U/PCS_RX_U/decode","l":"Verilog","sn":148,"du":{"n":"work.decoder","s":41,"b":1},"bc":[{"n":"top","s":59,"b":1},{"n":"DUT","s":62,"b":1},{"n":"PCS_U","s":67,"b":1},{"n":"PCS_RX_U","s":73,"b":1},{"n":"decode","s":87,"z":1}],"loc":{"cp":98.43,"data":{"s":[1131,1089,1],"b":[551,537,1],"fc":[3,3,1],"fe":[8,8,1]}}},"88":{"st":"inst","pa":0,"n":"/top/DUT/PCS_U/PCS_RX_U/rx_status","l":"Verilog","sn":148,"du":{"n":"work.Reeceiver_Status","s":42,"b":1},"bc":[{"n":"top","s":59,"b":1},{"n":"DUT","s":62,"b":1},{"n":"PCS_U","s":67,"b":1},{"n":"PCS_RX_U","s":73,"b":1},{"n":"rx_status","s":88,"z":1}],"loc":{"cp":52.77,"data":{"s":[9,5,1],"b":[8,4,1]}}},"89":{"st":"inst","pa":0,"n":"/top/DUT/PCS_U/PCS_RX_U/rx_gasket","l":"Verilog","sn":148,"du":{"n":"work.GasKet_RX","s":43,"b":1},"bc":[{"n":"top","s":59,"b":1},{"n":"DUT","s":62,"b":1},{"n":"PCS_U","s":67,"b":1},{"n":"PCS_RX_U","s":73,"b":1},{"n":"rx_gasket","s":89,"z":1}],"loc":{"cp":92.92,"data":{"s":[27,26,1],"b":[25,23,1],"fc":[21,19,1]}}},"73":{"st":"inst","pa":0,"n":"/top/DUT/PCS_U/PCS_RX_U","l":"Verilog","sn":142,"du":{"n":"work.PCS_RX","s":29,"b":0},"bc":[{"n":"top","s":59,"b":1},{"n":"DUT","s":62,"b":1},{"n":"PCS_U","s":67,"b":1},{"n":"PCS_RX_U","s":73,"z":1}],"children":[{"n":"rx_gasket","id":89,"zf":1,"tc":92.92,"s":96.29,"b":92.00,"fc":90.47},{"n":"rx_status","id":88,"zf":1,"tc":52.77,"s":55.55,"b":50.00},{"n":"decode","id":87,"zf":1,"tc":98.43,"s":96.28,"b":97.45,"fc":100.00,"fe":100.00},{"n":"buffer","id":76,"zf":1,"tc":83.03,"s":98.21,"b":86.66,"fc":80.00,"fe":100.00,"d":66.66,"a":66.66},{"n":"Comma_Detection_U","id":74,"zf":1,"tc":89.74,"s":100.00,"d":88.46,"a":80.76}],"rec":{"cp":90.76,"data":{"s":[1224,1176],"b":[599,577],"fc":[29,26],"fe":[27,27],"d":[32,27],"a":[32,25]}}},"67":{"st":"inst","pa":0,"n":"/top/DUT/PCS_U","l":"Verilog","sn":138,"du":{"n":"work.PCS","s":23,"b":0},"bc":[{"n":"top","s":59,"b":1},{"n":"DUT","s":62,"b":1},{"n":"PCS_U","s":67,"z":1}],"children":[{"n":"PCS_RX_U","id":73,"zf":1,"tc":90.76,"s":96.07,"b":96.32,"fc":89.65,"fe":100.00,"d":84.37,"a":78.12},{"n":"PCS_TX_U","id":68,"zf":1,"tc":93.34,"s":95.91,"b":95.23,"fc":88.88}],"rec":{"cp":90.66,"data":{"s":[1812,1740],"b":[893,857],"fc":[38,34],"fe":[27,27],"d":[32,27],"a":[32,25]}}},"91":{"st":"inst","pa":0,"n":"/top/DUT/PMA_U/PMA_TX_U","l":"Verilog","sn":163,"du":{"n":"work.PMA_TX","s":45,"b":1},"bc":[{"n":"top","s":59,"b":1},{"n":"DUT","s":62,"b":1},{"n":"PMA_U","s":90,"b":1},{"n":"PMA_TX_U","s":91,"z":1}],"loc":{"cp":93.33,"data":{"s":[18,18,1],"b":[11,11,1],"fc":[5,4,1]}}},"92":{"st":"inst","pa":0,"n":"/top/DUT/PMA_U/channelInst","l":"Verilog","sn":163,"du":{"n":"work.Channel","s":46,"b":1},"bc":[{"n":"top","s":59,"b":1},{"n":"DUT","s":62,"b":1},{"n":"PMA_U","s":90,"b":1},{"n":"channelInst","s":92,"z":1}],"loc":{"cp":100.00,"data":{"s":[16,16,1]}}},"93":{"st":"inst","pa":0,"n":"/top/DUT/PMA_U/dataSample","l":"Verilog","sn":163,"du":{"n":"work.Data_sampling","s":47,"b":1},"bc":[{"n":"top","s":59,"b":1},{"n":"DUT","s":62,"b":1},{"n":"PMA_U","s":90,"b":1},{"n":"dataSample","s":93,"z":1}],"loc":{"cp":100.00,"data":{"s":[3,3,1],"b":[2,2,1],"fc":[1,1,1]}}},"96":{"st":"inst","pa":0,"n":"/top/DUT/PMA_U/PM_RX_U/CDRLoopInst/phaseDetector","l":"Verilog","sn":168,"du":{"n":"work.BBPD","s":50,"b":1},"bc":[{"n":"top","s":59,"b":1},{"n":"DUT","s":62,"b":1},{"n":"PMA_U","s":90,"b":1},{"n":"PM_RX_U","s":94,"b":1},{"n":"CDRLoopInst","s":95,"b":1},{"n":"phaseDetector","s":96,"z":1}],"loc":{"cp":100.00,"data":{"s":[11,11,1],"b":[6,6,1],"fe":[4,4,1]}}},"97":{"st":"inst","pa":0,"n":"/top/DUT/PMA_U/PM_RX_U/CDRLoopInst/Voting_U","l":"Verilog","sn":168,"du":{"n":"work.Box_Car_Voting","s":51,"b":1},"bc":[{"n":"top","s":59,"b":1},{"n":"DUT","s":62,"b":1},{"n":"PMA_U","s":90,"b":1},{"n":"PM_RX_U","s":94,"b":1},{"n":"CDRLoopInst","s":95,"b":1},{"n":"Voting_U","s":97,"z":1}],"loc":{"cp":100.00,"data":{"s":[13,13,1],"fe":[2,2,1]}}},"98":{"st":"inst","pa":0,"n":"/top/DUT/PMA_U/PM_RX_U/CDRLoopInst/DLF_U","l":"Verilog","sn":168,"du":{"n":"work.Digital_Loop_Filter","s":52,"b":1},"bc":[{"n":"top","s":59,"b":1},{"n":"DUT","s":62,"b":1},{"n":"PMA_U","s":90,"b":1},{"n":"PM_RX_U","s":94,"b":1},{"n":"CDRLoopInst","s":95,"b":1},{"n":"DLF_U","s":98,"z":1}],"loc":{"cp":100.00,"data":{"s":[8,8,1],"b":[5,5,1]}}},"100":{"st":"inst","pa":0,"n":"/top/DUT/PMA_U/PM_RX_U/CDRLoopInst/phase_interpolator/Clk_gen_U","l":"Verilog","sn":172,"du":{"n":"work.Clk_Gen","s":54,"b":1},"bc":[{"n":"top","s":59,"b":1},{"n":"DUT","s":62,"b":1},{"n":"PMA_U","s":90,"b":1},{"n":"PM_RX_U","s":94,"b":1},{"n":"CDRLoopInst","s":95,"b":1},{"n":"phase_interpolator","s":99,"b":1},{"n":"Clk_gen_U","s":100,"z":1}],"loc":{"cp":100.00,"data":{"s":[1084,1084,1],"b":[720,720,1]}}},"99":{"st":"inst","pa":0,"n":"/top/DUT/PMA_U/PM_RX_U/CDRLoopInst/phase_interpolator","l":"Verilog","sn":168,"du":{"n":"work.PMIX","s":53,"b":1},"bc":[{"n":"top","s":59,"b":1},{"n":"DUT","s":62,"b":1},{"n":"PMA_U","s":90,"b":1},{"n":"PM_RX_U","s":94,"b":1},{"n":"CDRLoopInst","s":95,"b":1},{"n":"phase_interpolator","s":99,"z":1}],"children":[{"n":"Clk_gen_U","id":100,"zf":1,"tc":100.00,"s":100.00,"b":100.00}],"rec":{"cp":99.69,"data":{"s":[1529,1525],"b":[749,744],"fc":[10,10]}},"loc":{"cp":93.95,"data":{"s":[445,441,1],"b":[29,24,1],"fc":[10,10,1]}}},"95":{"st":"inst","pa":0,"n":"/top/DUT/PMA_U/PM_RX_U/CDRLoopInst","l":"Verilog","sn":167,"du":{"n":"work.CDR_Loop","s":49,"b":0},"bc":[{"n":"top","s":59,"b":1},{"n":"DUT","s":62,"b":1},{"n":"PMA_U","s":90,"b":1},{"n":"PM_RX_U","s":94,"b":1},{"n":"CDRLoopInst","s":95,"z":1}],"children":[{"n":"phase_interpolator","id":99,"zf":1,"tc":99.69,"s":99.73,"b":99.33,"fc":100.00},{"n":"DLF_U","id":98,"zf":1,"tc":100.00,"s":100.00,"b":100.00},{"n":"Voting_U","id":97,"zf":1,"tc":100.00,"s":100.00,"fe":100.00},{"n":"phaseDetector","id":96,"zf":1,"tc":100.00,"s":100.00,"b":100.00,"fe":100.00}],"rec":{"cp":99.77,"data":{"s":[1561,1557],"b":[760,755],"fc":[10,10],"fe":[6,6]}}},"101":{"st":"inst","pa":0,"n":"/top/DUT/PMA_U/PM_RX_U/serialToparallel","l":"Verilog","sn":167,"du":{"n":"work.Serial_to_Parallel","s":55,"b":1},"bc":[{"n":"top","s":59,"b":1},{"n":"DUT","s":62,"b":1},{"n":"PMA_U","s":90,"b":1},{"n":"PM_RX_U","s":94,"b":1},{"n":"serialToparallel","s":101,"z":1}],"loc":{"cp":100.00,"data":{"s":[3,3,1],"b":[2,2,1]}}},"94":{"st":"inst","pa":0,"n":"/top/DUT/PMA_U/PM_RX_U","l":"Verilog","sn":163,"du":{"n":"work.PMA_RX","s":48,"b":0},"bc":[{"n":"top","s":59,"b":1},{"n":"DUT","s":62,"b":1},{"n":"PMA_U","s":90,"b":1},{"n":"PM_RX_U","s":94,"z":1}],"children":[{"n":"serialToparallel","id":101,"zf":1,"tc":100.00,"s":100.00,"b":100.00},{"n":"CDRLoopInst","id":95,"zf":1,"tc":99.77,"s":99.74,"b":99.34,"fc":100.00,"fe":100.00}],"rec":{"cp":99.77,"data":{"s":[1564,1560],"b":[762,757],"fc":[10,10],"fe":[6,6]}}},"90":{"st":"inst","pa":0,"n":"/top/DUT/PMA_U","l":"Verilog","sn":138,"du":{"n":"work.PMA","s":44,"b":1},"bc":[{"n":"top","s":59,"b":1},{"n":"DUT","s":62,"b":1},{"n":"PMA_U","s":90,"z":1}],"children":[{"n":"PM_RX_U","id":94,"zf":1,"tc":99.77,"s":99.74,"b":99.34,"fc":100.00,"fe":100.00},{"n":"dataSample","id":93,"zf":1,"tc":100.00,"s":100.00,"b":100.00,"fc":100.00},{"n":"channelInst","id":92,"zf":1,"tc":100.00,"s":100.00},{"n":"PMA_TX_U","id":91,"zf":1,"tc":93.33,"s":100.00,"b":100.00,"fc":80.00}],"rec":{"cp":98.21,"data":{"s":[1605,1601],"b":[775,770],"fc":[16,15],"fe":[6,6]}},"loc":{"cp":100.00,"data":{"s":[4,4,1]}}},"102":{"st":"inst","pa":0,"n":"/top/DUT/PHY_A","l":"Verilog","sn":128,"du":{"n":"work.phy_assertions","s":56,"b":1},"bc":[{"n":"top","s":59,"b":1},{"n":"DUT","s":62,"b":1},{"n":"PHY_A","s":102,"z":1}],"loc":{"cp":100.00,"data":{"d":[1,1,1],"a":[1,1,1]}}},"62":{"st":"inst","pa":0,"n":"/top/DUT","l":"Verilog","sn":128,"du":{"n":"work.PHY","s":19,"b":0},"bc":[{"n":"top","s":59,"b":1},{"n":"DUT","s":62,"z":1}],"children":[{"n":"PHY_A","id":102,"zf":1,"tc":100.00,"d":100.00,"a":100.00},{"n":"PMA_U","id":90,"zf":1,"tc":98.21,"s":99.75,"b":99.35,"fc":93.75,"fe":100.00},{"n":"PCS_U","id":67,"zf":1,"tc":90.66,"s":96.02,"b":95.96,"fc":89.47,"fe":100.00,"d":84.37,"a":78.12},{"n":"Common_Block_U","id":63,"zf":1,"tc":100.00,"s":100.00,"b":100.00,"fc":100.00}],"rec":{"cp":91.67,"data":{"s":[3442,3366],"b":[1674,1633],"fc":[56,51],"fe":[33,33],"d":[33,28],"a":[33,26]}}},"103":{"st":"inst","pa":0,"n":"/top/PPM_checker_PI_clk_U","l":"Verilog","sn":128,"du":{"n":"work.PPM_checker","s":57,"b":1},"bc":[{"n":"top","s":59,"b":1},{"n":"PPM_checker_PI_clk_U","s":103,"z":1}],"loc":{"cp":75.00,"data":{"s":[12,12,1],"b":[4,4,1],"d":[4,4,1],"a":[4,0,1]}}},"59":{"st":"inst","pa":0,"n":"/top","l":"Verilog","sn":128,"du":{"n":"work.top","s":18,"b":1},"bc":[{"n":"top","s":59,"z":1}],"children":[{"n":"PPM_checker_PI_clk_U","id":103,"zf":1,"tc":75.00,"s":100.00,"b":100.00,"d":100.00,"a":0.00},{"n":"DUT","id":62,"zf":1,"tc":91.67,"s":97.79,"b":97.55,"fc":91.07,"fe":100.00,"d":84.84,"a":78.78}],"rec":{"cp":90.53,"data":{"s":[3487,3411],"b":[1678,1637],"fc":[56,51],"fe":[33,33],"d":[37,32],"a":[37,26]}},"loc":{"cp":100.00,"data":{"s":[33,33,1]}}},"106":{"st":"inst","pa":0,"n":"/my_sequence_item_pkg","l":"SystemVerilog","sn":116,"du":{"n":"work.my_sequence_item_pkg","s":4,"b":1},"bc":[{"n":"my_sequence_item_pkg","s":106,"z":1}],"loc":{"cp":15.68,"data":{"s":[17,8,1],"b":[10,0,1],"fc":[2,0,1]}}},"107":{"st":"inst","pa":0,"n":"/my_sequence_pkg","l":"SystemVerilog","sn":117,"du":{"n":"work.my_sequence_pkg","s":5,"b":1},"bc":[{"n":"my_sequence_pkg","s":107,"z":1}],"loc":{"cp":58.59,"data":{"s":[108,78,1],"b":[58,19,1],"fc":[17,5,1],"a":[8,8,1]}}},"108":{"st":"inst","pa":0,"n":"/my_coverage_pkg","l":"SystemVerilog","sn":118,"du":{"n":"work.my_coverage_pkg","s":6,"b":1},"bc":[{"n":"my_coverage_pkg","s":108,"z":1}],"loc":{"cp":67.99,"data":{"s":[26,21,1],"b":[8,2,1],"gb":[107,104,1],"cvpc":[12,1],"g":[4,98.21,1]}}},"140":{"st":"inst","pa":0,"n":"/my_scoreboard_pkg","l":"SystemVerilog","sn":120,"du":{"n":"work.my_scoreboard_pkg","s":8,"b":1},"bc":[{"n":"my_scoreboard_pkg","s":140,"z":1}],"loc":{"cp":82.44,"data":{"s":[51,46,1],"b":[28,16,1],"fc":[8,8,1]}}},"141":{"st":"inst","pa":0,"n":"/my_sequencer_pkg","l":"SystemVerilog","sn":121,"du":{"n":"work.my_sequencer_pkg","s":9,"b":1},"bc":[{"n":"my_sequencer_pkg","s":141,"z":1}],"loc":{"cp":40.00,"data":{"s":[5,2,1]}}},"142":{"st":"inst","pa":0,"n":"/my_config_db_pkg","l":"SystemVerilog","sn":122,"du":{"n":"work.my_config_db_pkg","s":10,"b":1},"bc":[{"n":"my_config_db_pkg","s":142,"z":1}],"loc":{"cp":3.03,"data":{"s":[11,1,1],"b":[10,0,1],"fc":[2,0,1]}}},"143":{"st":"inst","pa":0,"n":"/my_monitor_pkg","l":"SystemVerilog","sn":123,"du":{"n":"work.my_monitor_pkg","s":11,"b":1},"bc":[{"n":"my_monitor_pkg","s":143,"z":1}],"loc":{"cp":63.63,"data":{"s":[22,17,1],"b":[4,2,1]}}},"144":{"st":"inst","pa":0,"n":"/my_driver_pkg","l":"SystemVerilog","sn":124,"du":{"n":"work.my_driver_pkg","s":12,"b":1},"bc":[{"n":"my_driver_pkg","s":144,"z":1}],"loc":{"cp":61.84,"data":{"s":[19,14,1],"b":[4,2,1]}}},"145":{"st":"inst","pa":0,"n":"/my_agent_pkg","l":"SystemVerilog","sn":125,"du":{"n":"work.my_agent_pkg","s":13,"b":1},"bc":[{"n":"my_agent_pkg","s":145,"z":1}],"loc":{"cp":58.75,"data":{"s":[20,16,1],"b":[8,3,1]}}},"146":{"st":"inst","pa":0,"n":"/my_env_pkg","l":"SystemVerilog","sn":126,"du":{"n":"work.my_env_pkg","s":14,"b":1},"bc":[{"n":"my_env_pkg","s":146,"z":1}],"loc":{"cp":58.33,"data":{"s":[12,8,1],"b":[2,1,1]}}},"147":{"st":"inst","pa":0,"n":"/my_test_pkg","l":"SystemVerilog","sn":127,"du":{"n":"work.my_test_pkg","s":15,"b":1},"bc":[{"n":"my_test_pkg","s":147,"z":1}],"loc":{"cp":65.90,"data":{"s":[44,40,1],"b":[22,9,1]}}},"50":{"st":"du","pa":0,"n":"work.BBPD","l":"Verilog","sn":169,"one_inst":96,"loc":{"cp":100.00,"data":{"s":[11,11,1],"b":[6,6,1],"fe":[4,4,1]}}},"51":{"st":"du","pa":0,"n":"work.Box_Car_Voting","l":"Verilog","sn":170,"one_inst":97,"loc":{"cp":100.00,"data":{"s":[13,13,1],"fe":[2,2,1]}}},"46":{"st":"du","pa":0,"n":"work.Channel","l":"Verilog","sn":165,"one_inst":92,"loc":{"cp":100.00,"data":{"s":[16,16,1]}}},"54":{"st":"du","pa":0,"n":"work.Clk_Gen","l":"Verilog","sn":173,"one_inst":100,"loc":{"cp":100.00,"data":{"s":[1084,1084,1],"b":[720,720,1]}}},"22":{"st":"du","pa":0,"n":"work.Clock_Div","l":"Verilog","sn":141,"loc":{"cp":100.00,"data":{"s":[7,7,1],"b":[3,3,1],"fc":[1,1,1]}}},"47":{"st":"du","pa":0,"n":"work.Data_sampling","l":"Verilog","sn":166,"one_inst":93,"loc":{"cp":100.00,"data":{"s":[3,3,1],"b":[2,2,1],"fc":[1,1,1]}}},"52":{"st":"du","pa":0,"n":"work.Digital_Loop_Filter","l":"Verilog","sn":171,"one_inst":98,"loc":{"cp":100.00,"data":{"s":[8,8,1],"b":[5,5,1]}}},"25":{"st":"du","pa":0,"n":"work.GasKet","l":"Verilog","sn":144,"one_inst":69,"loc":{"cp":97.05,"data":{"s":[49,47,1],"b":[21,20,1],"fc":[5,5,1]}}},"43":{"st":"du","pa":0,"n":"work.GasKet_RX","l":"Verilog","sn":162,"one_inst":89,"loc":{"cp":92.92,"data":{"s":[27,26,1],"b":[25,23,1],"fc":[21,19,1]}}},"39":{"st":"du","pa":0,"n":"work.GrayToBinary","l":"Verilog","sn":158,"loc":{"cp":100.00,"data":{"s":[4,4,1]}}},"21":{"st":"du","pa":0,"n":"work.PLL","l":"Verilog","sn":140,"one_inst":64,"loc":{"cp":100.00,"data":{"s":[11,11,1]}}},"44":{"st":"du","pa":0,"n":"work.PMA","l":"Verilog","sn":163,"one_inst":90,"loc":{"cp":100.00,"data":{"s":[4,4,1]}}},"45":{"st":"du","pa":0,"n":"work.PMA_TX","l":"Verilog","sn":164,"one_inst":91,"loc":{"cp":93.33,"data":{"s":[18,18,1],"b":[11,11,1],"fc":[5,4,1]}}},"53":{"st":"du","pa":0,"n":"work.PMIX","l":"Verilog","sn":172,"one_inst":99,"loc":{"cp":93.95,"data":{"s":[445,441,1],"b":[29,24,1],"fc":[10,10,1]}}},"57":{"st":"du","pa":0,"n":"work.PPM_checker","l":"Verilog","sn":176,"one_inst":103,"loc":{"cp":75.00,"data":{"s":[12,12,1],"b":[4,4,1],"d":[4,4,1],"a":[4,0,1]}}},"42":{"st":"du","pa":0,"n":"work.Reeceiver_Status","l":"Verilog","sn":161,"one_inst":88,"loc":{"cp":52.77,"data":{"s":[9,5,1],"b":[8,4,1]}}},"55":{"st":"du","pa":0,"n":"work.Serial_to_Parallel","l":"Verilog","sn":174,"one_inst":101,"loc":{"cp":100.00,"data":{"s":[3,3,1],"b":[2,2,1]}}},"34":{"st":"du","pa":0,"n":"work.binToGray","l":"Verilog","sn":153,"loc":{"cp":100.00,"data":{"s":[10,10,1],"fe":[8,8,1]}}},"40":{"st":"du","pa":0,"n":"work.buffer_assertions","l":"Verilog","sn":159,"one_inst":86,"loc":{"cp":66.66,"data":{"d":[6,4,1],"a":[6,4,1]}}},"31":{"st":"du","pa":0,"n":"work.comma_assertions","l":"Verilog","sn":150,"one_inst":75,"loc":{"cp":89.74,"data":{"s":[1,1,1],"d":[26,23,1],"a":[26,21,1]}}},"41":{"st":"du","pa":0,"n":"work.decoder","l":"Verilog","sn":160,"one_inst":87,"loc":{"cp":98.43,"data":{"s":[1131,1089,1],"b":[551,537,1],"fc":[3,3,1],"fe":[8,8,1]}}},"36":{"st":"du","pa":0,"n":"work.elastic_memory","l":"Verilog","sn":155,"one_inst":81,"loc":{"cp":91.66,"data":{"s":[5,5,1],"b":[4,3,1],"fc":[2,2,1]}}},"27":{"st":"du","pa":0,"n":"work.line_coding_8_10","l":"Verilog","sn":146,"one_inst":71,"loc":{"cp":88.71,"data":{"s":[539,517,1],"b":[273,260,1],"fc":[4,3,1]}}},"13":{"st":"du","pa":0,"n":"work.my_agent_pkg","l":"SystemVerilog","sn":125,"one_inst":145,"loc":{"cp":58.75,"data":{"s":[20,16,1],"b":[8,3,1]}}},"10":{"st":"du","pa":0,"n":"work.my_config_db_pkg","l":"SystemVerilog","sn":122,"one_inst":142,"loc":{"cp":3.03,"data":{"s":[11,1,1],"b":[10,0,1],"fc":[2,0,1]}}},"6":{"st":"du","pa":0,"n":"work.my_coverage_pkg","l":"SystemVerilog","sn":118,"one_inst":108,"loc":{"cp":67.99,"data":{"s":[26,21,1],"b":[8,2,1],"gb":[107,104,1],"cvpc":[12,1],"g":[4,98.21,1]}}},"12":{"st":"du","pa":0,"n":"work.my_driver_pkg","l":"SystemVerilog","sn":124,"one_inst":144,"loc":{"cp":61.84,"data":{"s":[19,14,1],"b":[4,2,1]}}},"14":{"st":"du","pa":0,"n":"work.my_env_pkg","l":"SystemVerilog","sn":126,"one_inst":146,"loc":{"cp":58.33,"data":{"s":[12,8,1],"b":[2,1,1]}}},"11":{"st":"du","pa":0,"n":"work.my_monitor_pkg","l":"SystemVerilog","sn":123,"one_inst":143,"loc":{"cp":63.63,"data":{"s":[22,17,1],"b":[4,2,1]}}},"8":{"st":"du","pa":0,"n":"work.my_scoreboard_pkg","l":"SystemVerilog","sn":120,"one_inst":140,"loc":{"cp":82.44,"data":{"s":[51,46,1],"b":[28,16,1],"fc":[8,8,1]}}},"4":{"st":"du","pa":0,"n":"work.my_sequence_item_pkg","l":"SystemVerilog","sn":116,"one_inst":106,"loc":{"cp":15.68,"data":{"s":[17,8,1],"b":[10,0,1],"fc":[2,0,1]}}},"5":{"st":"du","pa":0,"n":"work.my_sequence_pkg","l":"SystemVerilog","sn":117,"one_inst":107,"loc":{"cp":58.59,"data":{"s":[108,78,1],"b":[58,19,1],"fc":[17,5,1],"a":[8,8,1]}}},"9":{"st":"du","pa":0,"n":"work.my_sequencer_pkg","l":"SystemVerilog","sn":121,"one_inst":141,"loc":{"cp":40.00,"data":{"s":[5,2,1]}}},"15":{"st":"du","pa":0,"n":"work.my_test_pkg","l":"SystemVerilog","sn":127,"one_inst":147,"loc":{"cp":65.90,"data":{"s":[44,40,1],"b":[22,9,1]}}},"56":{"st":"du","pa":0,"n":"work.phy_assertions","l":"Verilog","sn":175,"one_inst":102,"loc":{"cp":100.00,"data":{"d":[1,1,1],"a":[1,1,1]}}},"35":{"st":"du","pa":0,"n":"work.read_pointer_control","l":"Verilog","sn":154,"one_inst":79,"loc":{"cp":100.00,"data":{"s":[8,8,1],"b":[5,5,1],"fc":[2,2,1],"fe":[2,2,1]}}},"37":{"st":"du","pa":0,"n":"work.synchronous_unit","l":"Verilog","sn":156,"one_inst":82,"loc":{"cp":100.00,"data":{"s":[10,10,1],"b":[4,4,1]}}},"38":{"st":"du","pa":0,"n":"work.thresholdMonitor","l":"Verilog","sn":157,"one_inst":83,"loc":{"cp":57.50,"data":{"s":[5,4,1],"b":[2,1,1],"fc":[1,0,1],"fe":[1,1,1]}}},"18":{"st":"du","pa":0,"n":"work.top","l":"Verilog","sn":128,"one_inst":59,"loc":{"cp":100.00,"data":{"s":[33,33,1]}}}};
processSummaryData(g_data);