Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Wed Jan 23 10:58:29 2019
| Host         : DESKTOP-PC9UCAU running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7z007s-clg225
| Speed File   : -1  PRODUCTION 1.11 2016-07-27
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 2 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    -91.284    -2567.110                     34                 1614        0.058        0.000                      0                 1614        9.020        0.000                       0                   737  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 10.000}     20.000          50.000          
clk_fpga_1  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0        -91.284    -2567.110                     34                 1580        0.058        0.000                      0                 1580        9.020        0.000                       0                   737  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_fpga_0         clk_fpga_0              17.307        0.000                      0                   34        0.468        0.000                      0                   34  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :           34  Failing Endpoints,  Worst Slack      -91.284ns,  Total Violation    -2567.110ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.058ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -91.284ns  (required time - arrival time)
  Source:                 design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/slv_reg2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf_reg_lopt_replica/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        110.722ns  (logic 69.355ns (62.639%)  route 41.367ns (37.361%))
  Logic Levels:           340  (CARRY4=302 DSP48E1=1 LUT2=1 LUT3=31 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.002ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.399ns = ( 23.399 - 20.000 ) 
    Source Clock Delay      (SCD):    3.798ns
    Clock Pessimism Removal (CPR):    0.397ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           2.031     2.031    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.132 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=738, routed)         1.666     3.798    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X12Y26         FDRE                                         r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/slv_reg2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y26         FDRE (Prop_fdre_C_Q)         0.518     4.316 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/slv_reg2_reg[0]/Q
                         net (fo=33, routed)          0.486     4.802    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/slv_reg2_reg[31][0]
    SLICE_X13Y26         LUT2 (Prop_lut2_I0_O)        0.124     4.926 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1158/O
                         net (fo=1, routed)           0.000     4.926    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1158_n_0
    SLICE_X13Y26         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.458 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1000/CO[3]
                         net (fo=1, routed)           0.000     5.458    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1000_n_0
    SLICE_X13Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.572 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_995/CO[3]
                         net (fo=1, routed)           0.000     5.572    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_995_n_0
    SLICE_X13Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.686 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/dtCnt1_carry__1_i_131/CO[3]
                         net (fo=1, routed)           0.000     5.686    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/dtCnt1_carry__1_i_131_n_0
    SLICE_X13Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.800 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/dtCnt1_carry__1_i_114/CO[3]
                         net (fo=1, routed)           0.000     5.800    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/dtCnt1_carry__1_i_114_n_0
    SLICE_X13Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.914 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/dtCnt1_carry__1_i_91/CO[3]
                         net (fo=1, routed)           0.000     5.914    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/dtCnt1_carry__1_i_91_n_0
    SLICE_X13Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.028 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/dtCnt1_carry__1_i_63/CO[3]
                         net (fo=1, routed)           0.000     6.028    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/dtCnt1_carry__1_i_63_n_0
    SLICE_X13Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.142 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/dtCnt1_carry__1_i_30/CO[3]
                         net (fo=1, routed)           0.000     6.142    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/dtCnt1_carry__1_i_30_n_0
    SLICE_X13Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.256 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/dtCnt1_carry__1_i_12/CO[3]
                         net (fo=1, routed)           0.000     6.256    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/dtCnt1_carry__1_i_12_n_0
    SLICE_X13Y34         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     6.527 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/dtCnt1_carry__1_i_5/CO[0]
                         net (fo=36, routed)          1.110     7.637    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/dtCnt1_carry__1_i_5_n_3
    SLICE_X12Y25         LUT3 (Prop_lut3_I0_O)        0.373     8.010 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1141/O
                         net (fo=1, routed)           0.000     8.010    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1141_n_0
    SLICE_X12Y25         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     8.386 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_990/CO[3]
                         net (fo=1, routed)           0.000     8.386    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_990_n_0
    SLICE_X12Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.503 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_839/CO[3]
                         net (fo=1, routed)           0.000     8.503    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_839_n_0
    SLICE_X12Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.620 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_834/CO[3]
                         net (fo=1, routed)           0.000     8.620    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_834_n_0
    SLICE_X12Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.737 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/dtCnt1_carry__1_i_113/CO[3]
                         net (fo=1, routed)           0.000     8.737    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/dtCnt1_carry__1_i_113_n_0
    SLICE_X12Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.854 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/dtCnt1_carry__1_i_90/CO[3]
                         net (fo=1, routed)           0.000     8.854    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/dtCnt1_carry__1_i_90_n_0
    SLICE_X12Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.971 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/dtCnt1_carry__1_i_62/CO[3]
                         net (fo=1, routed)           0.000     8.971    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/dtCnt1_carry__1_i_62_n_0
    SLICE_X12Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.088 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/dtCnt1_carry__1_i_29/CO[3]
                         net (fo=1, routed)           0.000     9.088    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/dtCnt1_carry__1_i_29_n_0
    SLICE_X12Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.205 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/dtCnt1_carry__1_i_11/CO[3]
                         net (fo=1, routed)           0.000     9.205    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/dtCnt1_carry__1_i_11_n_0
    SLICE_X12Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.362 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/dtCnt1_carry__1_i_4/CO[1]
                         net (fo=36, routed)          0.988    10.350    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/dtCnt1_carry__1_i_4_n_2
    SLICE_X11Y26         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    11.138 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_985/CO[3]
                         net (fo=1, routed)           0.000    11.138    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_985_n_0
    SLICE_X11Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.252 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_829/CO[3]
                         net (fo=1, routed)           0.000    11.252    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_829_n_0
    SLICE_X11Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.366 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_683/CO[3]
                         net (fo=1, routed)           0.000    11.366    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_683_n_0
    SLICE_X11Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.480 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_678/CO[3]
                         net (fo=1, routed)           0.000    11.480    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_678_n_0
    SLICE_X11Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.594 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/dtCnt1_carry__1_i_104/CO[3]
                         net (fo=1, routed)           0.000    11.594    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/dtCnt1_carry__1_i_104_n_0
    SLICE_X11Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.708 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/dtCnt1_carry__1_i_81/CO[3]
                         net (fo=1, routed)           0.000    11.708    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/dtCnt1_carry__1_i_81_n_0
    SLICE_X11Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.822 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/dtCnt1_carry__1_i_49/CO[3]
                         net (fo=1, routed)           0.000    11.822    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/dtCnt1_carry__1_i_49_n_0
    SLICE_X11Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.936 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/dtCnt1_carry__1_i_19/CO[3]
                         net (fo=1, routed)           0.000    11.936    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/dtCnt1_carry__1_i_19_n_0
    SLICE_X11Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    12.093 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/dtCnt1_carry__1_i_7/CO[1]
                         net (fo=36, routed)          0.921    13.014    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/dtCnt1_carry__1_i_7_n_2
    SLICE_X10Y25         LUT3 (Prop_lut3_I0_O)        0.329    13.343 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1137/O
                         net (fo=1, routed)           0.000    13.343    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1137_n_0
    SLICE_X10Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.876 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_980/CO[3]
                         net (fo=1, routed)           0.000    13.876    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_980_n_0
    SLICE_X10Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.993 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_824/CO[3]
                         net (fo=1, routed)           0.000    13.993    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_824_n_0
    SLICE_X10Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.110 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_673/CO[3]
                         net (fo=1, routed)           0.000    14.110    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_673_n_0
    SLICE_X10Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.227 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_532/CO[3]
                         net (fo=1, routed)           0.000    14.227    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_532_n_0
    SLICE_X10Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.344 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_527/CO[3]
                         net (fo=1, routed)           0.000    14.344    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_527_n_0
    SLICE_X10Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.461 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/dtCnt1_carry__1_i_76/CO[3]
                         net (fo=1, routed)           0.000    14.461    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/dtCnt1_carry__1_i_76_n_0
    SLICE_X10Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.578 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/dtCnt1_carry__1_i_44/CO[3]
                         net (fo=1, routed)           0.000    14.578    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/dtCnt1_carry__1_i_44_n_0
    SLICE_X10Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.695 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/dtCnt1_carry__1_i_16/CO[3]
                         net (fo=1, routed)           0.000    14.695    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/dtCnt1_carry__1_i_16_n_0
    SLICE_X10Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    14.852 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/dtCnt1_carry__1_i_8/CO[1]
                         net (fo=36, routed)          1.127    15.979    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/dtCnt1_carry__1_i_8_n_2
    SLICE_X8Y24          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803    16.782 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_975/CO[3]
                         net (fo=1, routed)           0.009    16.791    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_975_n_0
    SLICE_X8Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.908 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_819/CO[3]
                         net (fo=1, routed)           0.000    16.908    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_819_n_0
    SLICE_X8Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.025 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_668/CO[3]
                         net (fo=1, routed)           0.000    17.025    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_668_n_0
    SLICE_X8Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.142 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_522/CO[3]
                         net (fo=1, routed)           0.000    17.142    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_522_n_0
    SLICE_X8Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.259 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_386/CO[3]
                         net (fo=1, routed)           0.000    17.259    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_386_n_0
    SLICE_X8Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.376 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_381/CO[3]
                         net (fo=1, routed)           0.000    17.376    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_381_n_0
    SLICE_X8Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.493 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/dtCnt1_carry__1_i_43/CO[3]
                         net (fo=1, routed)           0.000    17.493    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/dtCnt1_carry__1_i_43_n_0
    SLICE_X8Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.610 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/dtCnt1_carry__1_i_15/CO[3]
                         net (fo=1, routed)           0.000    17.610    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/dtCnt1_carry__1_i_15_n_0
    SLICE_X8Y32          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.767 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/dtCnt1_carry__1_i_6/CO[1]
                         net (fo=36, routed)          0.876    18.643    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/dtCnt1_carry__1_i_6_n_2
    SLICE_X7Y25          LUT3 (Prop_lut3_I0_O)        0.332    18.975 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1131/O
                         net (fo=1, routed)           0.000    18.975    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1131_n_0
    SLICE_X7Y25          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.525 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_970/CO[3]
                         net (fo=1, routed)           0.000    19.525    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_970_n_0
    SLICE_X7Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.639 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_814/CO[3]
                         net (fo=1, routed)           0.000    19.639    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_814_n_0
    SLICE_X7Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.753 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_663/CO[3]
                         net (fo=1, routed)           0.000    19.753    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_663_n_0
    SLICE_X7Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.867 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_517/CO[3]
                         net (fo=1, routed)           0.000    19.867    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_517_n_0
    SLICE_X7Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.981 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_376/CO[3]
                         net (fo=1, routed)           0.000    19.981    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_376_n_0
    SLICE_X7Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.095 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_245/CO[3]
                         net (fo=1, routed)           0.000    20.095    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_245_n_0
    SLICE_X7Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.209 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_240/CO[3]
                         net (fo=1, routed)           0.000    20.209    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_240_n_0
    SLICE_X7Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.323 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/dtCnt1_carry__1_i_24/CO[3]
                         net (fo=1, routed)           0.000    20.323    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/dtCnt1_carry__1_i_24_n_0
    SLICE_X7Y33          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.480 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/dtCnt1_carry__1_i_9/CO[1]
                         net (fo=36, routed)          0.872    21.352    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/dtCnt1_carry__1_i_9_n_2
    SLICE_X6Y30          LUT3 (Prop_lut3_I0_O)        0.329    21.681 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1128/O
                         net (fo=1, routed)           0.000    21.681    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1128_n_0
    SLICE_X6Y30          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    22.214 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_965/CO[3]
                         net (fo=1, routed)           0.000    22.214    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_965_n_0
    SLICE_X6Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.331 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_809/CO[3]
                         net (fo=1, routed)           0.000    22.331    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_809_n_0
    SLICE_X6Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.448 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_658/CO[3]
                         net (fo=1, routed)           0.000    22.448    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_658_n_0
    SLICE_X6Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.565 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_512/CO[3]
                         net (fo=1, routed)           0.000    22.565    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_512_n_0
    SLICE_X6Y34          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.682 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_371/CO[3]
                         net (fo=1, routed)           0.000    22.682    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_371_n_0
    SLICE_X6Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.799 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_235/CO[3]
                         net (fo=1, routed)           0.000    22.799    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_235_n_0
    SLICE_X6Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.916 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_109/CO[3]
                         net (fo=1, routed)           0.000    22.916    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_109_n_0
    SLICE_X6Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.033 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_106/CO[3]
                         net (fo=1, routed)           0.000    23.033    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_106_n_0
    SLICE_X6Y38          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.190 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/dtCnt1_carry__1_i_10/CO[1]
                         net (fo=36, routed)          1.238    24.428    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/dtCnt1_carry__1_i_10_n_2
    SLICE_X14Y32         LUT3 (Prop_lut3_I0_O)        0.332    24.760 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1125/O
                         net (fo=1, routed)           0.000    24.760    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1125_n_0
    SLICE_X14Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.310 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_960/CO[3]
                         net (fo=1, routed)           0.000    25.310    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_960_n_0
    SLICE_X14Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.424 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_804/CO[3]
                         net (fo=1, routed)           0.000    25.424    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_804_n_0
    SLICE_X14Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.538 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_653/CO[3]
                         net (fo=1, routed)           0.000    25.538    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_653_n_0
    SLICE_X14Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.652 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_507/CO[3]
                         net (fo=1, routed)           0.000    25.652    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_507_n_0
    SLICE_X14Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.766 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_366/CO[3]
                         net (fo=1, routed)           0.000    25.766    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_366_n_0
    SLICE_X14Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.880 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_230/CO[3]
                         net (fo=1, routed)           0.000    25.880    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_230_n_0
    SLICE_X14Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.994 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_101/CO[3]
                         net (fo=1, routed)           0.000    25.994    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_101_n_0
    SLICE_X14Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.108 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_29/CO[3]
                         net (fo=1, routed)           0.000    26.108    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_29_n_0
    SLICE_X14Y40         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.265 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_28/CO[1]
                         net (fo=36, routed)          1.022    27.287    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_28_n_2
    SLICE_X15Y31         LUT3 (Prop_lut3_I0_O)        0.329    27.616 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1122/O
                         net (fo=1, routed)           0.000    27.616    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1122_n_0
    SLICE_X15Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.166 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_959/CO[3]
                         net (fo=1, routed)           0.000    28.166    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_959_n_0
    SLICE_X15Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.280 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_803/CO[3]
                         net (fo=1, routed)           0.000    28.280    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_803_n_0
    SLICE_X15Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.394 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_652/CO[3]
                         net (fo=1, routed)           0.000    28.394    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_652_n_0
    SLICE_X15Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.508 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_506/CO[3]
                         net (fo=1, routed)           0.000    28.508    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_506_n_0
    SLICE_X15Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.622 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_365/CO[3]
                         net (fo=1, routed)           0.000    28.622    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_365_n_0
    SLICE_X15Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.736 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_229/CO[3]
                         net (fo=1, routed)           0.000    28.736    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_229_n_0
    SLICE_X15Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.850 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_100/CO[3]
                         net (fo=1, routed)           0.000    28.850    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_100_n_0
    SLICE_X15Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.964 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_27/CO[3]
                         net (fo=1, routed)           0.000    28.964    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_27_n_0
    SLICE_X15Y39         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    29.121 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_2/CO[1]
                         net (fo=37, routed)          1.081    30.202    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_2_n_2
    SLICE_X16Y31         LUT3 (Prop_lut3_I0_O)        0.329    30.531 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1161/O
                         net (fo=1, routed)           0.000    30.531    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1161_n_0
    SLICE_X16Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    31.064 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1005/CO[3]
                         net (fo=1, routed)           0.000    31.064    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1005_n_0
    SLICE_X16Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.181 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_844/CO[3]
                         net (fo=1, routed)           0.000    31.181    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_844_n_0
    SLICE_X16Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.298 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_688/CO[3]
                         net (fo=1, routed)           0.000    31.298    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_688_n_0
    SLICE_X16Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.415 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_537/CO[3]
                         net (fo=1, routed)           0.000    31.415    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_537_n_0
    SLICE_X16Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.532 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_391/CO[3]
                         net (fo=1, routed)           0.000    31.532    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_391_n_0
    SLICE_X16Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.649 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_250/CO[3]
                         net (fo=1, routed)           0.000    31.649    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_250_n_0
    SLICE_X16Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.766 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_114/CO[3]
                         net (fo=1, routed)           0.000    31.766    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_114_n_0
    SLICE_X16Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.883 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_32/CO[3]
                         net (fo=1, routed)           0.000    31.883    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_32_n_0
    SLICE_X16Y39         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    32.040 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_3/CO[1]
                         net (fo=37, routed)          1.007    33.047    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_3_n_2
    SLICE_X18Y31         LUT3 (Prop_lut3_I0_O)        0.332    33.379 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1164/O
                         net (fo=1, routed)           0.000    33.379    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1164_n_0
    SLICE_X18Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.929 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1010/CO[3]
                         net (fo=1, routed)           0.000    33.929    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1010_n_0
    SLICE_X18Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.043 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_849/CO[3]
                         net (fo=1, routed)           0.000    34.043    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_849_n_0
    SLICE_X18Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.157 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_693/CO[3]
                         net (fo=1, routed)           0.000    34.157    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_693_n_0
    SLICE_X18Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.271 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_542/CO[3]
                         net (fo=1, routed)           0.000    34.271    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_542_n_0
    SLICE_X18Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.385 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_396/CO[3]
                         net (fo=1, routed)           0.000    34.385    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_396_n_0
    SLICE_X18Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.499 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_255/CO[3]
                         net (fo=1, routed)           0.000    34.499    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_255_n_0
    SLICE_X18Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.613 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_119/CO[3]
                         net (fo=1, routed)           0.000    34.613    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_119_n_0
    SLICE_X18Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.727 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_35/CO[3]
                         net (fo=1, routed)           0.000    34.727    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_35_n_0
    SLICE_X18Y39         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.884 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_4/CO[1]
                         net (fo=37, routed)          0.906    35.790    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_4_n_2
    SLICE_X19Y32         LUT3 (Prop_lut3_I0_O)        0.329    36.119 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1167/O
                         net (fo=1, routed)           0.000    36.119    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1167_n_0
    SLICE_X19Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    36.669 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1015/CO[3]
                         net (fo=1, routed)           0.000    36.669    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1015_n_0
    SLICE_X19Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.783 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_854/CO[3]
                         net (fo=1, routed)           0.000    36.783    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_854_n_0
    SLICE_X19Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.897 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_698/CO[3]
                         net (fo=1, routed)           0.000    36.897    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_698_n_0
    SLICE_X19Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.011 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_547/CO[3]
                         net (fo=1, routed)           0.000    37.011    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_547_n_0
    SLICE_X19Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.125 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_401/CO[3]
                         net (fo=1, routed)           0.000    37.125    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_401_n_0
    SLICE_X19Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.239 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_260/CO[3]
                         net (fo=1, routed)           0.000    37.239    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_260_n_0
    SLICE_X19Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.353 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_124/CO[3]
                         net (fo=1, routed)           0.000    37.353    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_124_n_0
    SLICE_X19Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.467 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_38/CO[3]
                         net (fo=1, routed)           0.000    37.467    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_38_n_0
    SLICE_X19Y40         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.624 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_5/CO[1]
                         net (fo=37, routed)          0.785    38.409    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_5_n_2
    SLICE_X20Y36         LUT3 (Prop_lut3_I0_O)        0.329    38.738 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1170/O
                         net (fo=1, routed)           0.000    38.738    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1170_n_0
    SLICE_X20Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    39.271 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1020/CO[3]
                         net (fo=1, routed)           0.000    39.271    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1020_n_0
    SLICE_X20Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.388 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_859/CO[3]
                         net (fo=1, routed)           0.000    39.388    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_859_n_0
    SLICE_X20Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.505 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_703/CO[3]
                         net (fo=1, routed)           0.000    39.505    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_703_n_0
    SLICE_X20Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.622 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_552/CO[3]
                         net (fo=1, routed)           0.000    39.622    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_552_n_0
    SLICE_X20Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.739 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_406/CO[3]
                         net (fo=1, routed)           0.000    39.739    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_406_n_0
    SLICE_X20Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.856 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_265/CO[3]
                         net (fo=1, routed)           0.000    39.856    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_265_n_0
    SLICE_X20Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.973 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_129/CO[3]
                         net (fo=1, routed)           0.000    39.973    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_129_n_0
    SLICE_X20Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.090 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_41/CO[3]
                         net (fo=1, routed)           0.000    40.090    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_41_n_0
    SLICE_X20Y44         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    40.247 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_6/CO[1]
                         net (fo=37, routed)          0.987    41.234    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_6_n_2
    SLICE_X12Y43         LUT3 (Prop_lut3_I0_O)        0.332    41.566 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1173/O
                         net (fo=1, routed)           0.000    41.566    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1173_n_0
    SLICE_X12Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    42.099 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1025/CO[3]
                         net (fo=1, routed)           0.000    42.099    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1025_n_0
    SLICE_X12Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.216 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_864/CO[3]
                         net (fo=1, routed)           0.000    42.216    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_864_n_0
    SLICE_X12Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.333 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_708/CO[3]
                         net (fo=1, routed)           0.000    42.333    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_708_n_0
    SLICE_X12Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.450 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_557/CO[3]
                         net (fo=1, routed)           0.000    42.450    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_557_n_0
    SLICE_X12Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.567 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_411/CO[3]
                         net (fo=1, routed)           0.000    42.567    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_411_n_0
    SLICE_X12Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.684 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_270/CO[3]
                         net (fo=1, routed)           0.000    42.684    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_270_n_0
    SLICE_X12Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.801 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_134/CO[3]
                         net (fo=1, routed)           0.001    42.802    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_134_n_0
    SLICE_X12Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.919 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_44/CO[3]
                         net (fo=1, routed)           0.000    42.919    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_44_n_0
    SLICE_X12Y51         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    43.076 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_7/CO[1]
                         net (fo=37, routed)          1.174    44.250    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_7_n_2
    SLICE_X7Y43          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    45.038 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1030/CO[3]
                         net (fo=1, routed)           0.000    45.038    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1030_n_0
    SLICE_X7Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.152 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_869/CO[3]
                         net (fo=1, routed)           0.000    45.152    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_869_n_0
    SLICE_X7Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.266 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_713/CO[3]
                         net (fo=1, routed)           0.000    45.266    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_713_n_0
    SLICE_X7Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.380 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_562/CO[3]
                         net (fo=1, routed)           0.000    45.380    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_562_n_0
    SLICE_X7Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.494 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_416/CO[3]
                         net (fo=1, routed)           0.000    45.494    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_416_n_0
    SLICE_X7Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.608 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_275/CO[3]
                         net (fo=1, routed)           0.000    45.608    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_275_n_0
    SLICE_X7Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.722 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_139/CO[3]
                         net (fo=1, routed)           0.001    45.723    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_139_n_0
    SLICE_X7Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.837 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_47/CO[3]
                         net (fo=1, routed)           0.000    45.837    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_47_n_0
    SLICE_X7Y51          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    45.994 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_8/CO[1]
                         net (fo=37, routed)          0.857    46.851    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_8_n_2
    SLICE_X6Y44          LUT3 (Prop_lut3_I0_O)        0.329    47.180 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1179/O
                         net (fo=1, routed)           0.000    47.180    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1179_n_0
    SLICE_X6Y44          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    47.713 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1035/CO[3]
                         net (fo=1, routed)           0.000    47.713    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1035_n_0
    SLICE_X6Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.830 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_874/CO[3]
                         net (fo=1, routed)           0.000    47.830    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_874_n_0
    SLICE_X6Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.947 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_718/CO[3]
                         net (fo=1, routed)           0.000    47.947    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_718_n_0
    SLICE_X6Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.064 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_567/CO[3]
                         net (fo=1, routed)           0.000    48.064    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_567_n_0
    SLICE_X6Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.181 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_421/CO[3]
                         net (fo=1, routed)           0.000    48.181    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_421_n_0
    SLICE_X6Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.298 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_280/CO[3]
                         net (fo=1, routed)           0.001    48.299    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_280_n_0
    SLICE_X6Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.416 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_144/CO[3]
                         net (fo=1, routed)           0.000    48.416    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_144_n_0
    SLICE_X6Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.533 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_50/CO[3]
                         net (fo=1, routed)           0.000    48.533    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_50_n_0
    SLICE_X6Y52          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    48.690 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_9/CO[1]
                         net (fo=37, routed)          0.851    49.541    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_9_n_2
    SLICE_X5Y45          LUT3 (Prop_lut3_I0_O)        0.332    49.873 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1182/O
                         net (fo=1, routed)           0.000    49.873    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1182_n_0
    SLICE_X5Y45          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    50.423 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1040/CO[3]
                         net (fo=1, routed)           0.000    50.423    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1040_n_0
    SLICE_X5Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.537 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_879/CO[3]
                         net (fo=1, routed)           0.000    50.537    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_879_n_0
    SLICE_X5Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.651 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_723/CO[3]
                         net (fo=1, routed)           0.000    50.651    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_723_n_0
    SLICE_X5Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.765 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_572/CO[3]
                         net (fo=1, routed)           0.000    50.765    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_572_n_0
    SLICE_X5Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.879 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_426/CO[3]
                         net (fo=1, routed)           0.001    50.880    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_426_n_0
    SLICE_X5Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.994 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_285/CO[3]
                         net (fo=1, routed)           0.000    50.994    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_285_n_0
    SLICE_X5Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.108 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_149/CO[3]
                         net (fo=1, routed)           0.000    51.108    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_149_n_0
    SLICE_X5Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.222 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_53/CO[3]
                         net (fo=1, routed)           0.000    51.222    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_53_n_0
    SLICE_X5Y53          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    51.379 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_10/CO[1]
                         net (fo=37, routed)          1.067    52.446    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_10_n_2
    SLICE_X4Y42          LUT3 (Prop_lut3_I0_O)        0.329    52.775 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1185/O
                         net (fo=1, routed)           0.000    52.775    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1185_n_0
    SLICE_X4Y42          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    53.308 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1045/CO[3]
                         net (fo=1, routed)           0.000    53.308    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1045_n_0
    SLICE_X4Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.425 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_884/CO[3]
                         net (fo=1, routed)           0.000    53.425    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_884_n_0
    SLICE_X4Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.542 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_728/CO[3]
                         net (fo=1, routed)           0.000    53.542    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_728_n_0
    SLICE_X4Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.659 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_577/CO[3]
                         net (fo=1, routed)           0.000    53.659    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_577_n_0
    SLICE_X4Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.776 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_431/CO[3]
                         net (fo=1, routed)           0.000    53.776    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_431_n_0
    SLICE_X4Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.893 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_290/CO[3]
                         net (fo=1, routed)           0.000    53.893    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_290_n_0
    SLICE_X4Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.010 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_154/CO[3]
                         net (fo=1, routed)           0.000    54.010    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_154_n_0
    SLICE_X4Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.127 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_56/CO[3]
                         net (fo=1, routed)           0.001    54.127    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_56_n_0
    SLICE_X4Y50          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    54.284 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_11/CO[1]
                         net (fo=37, routed)          1.095    55.379    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_11_n_2
    SLICE_X3Y37          LUT3 (Prop_lut3_I0_O)        0.332    55.711 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1188/O
                         net (fo=1, routed)           0.000    55.711    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1188_n_0
    SLICE_X3Y37          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    56.261 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1050/CO[3]
                         net (fo=1, routed)           0.000    56.261    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1050_n_0
    SLICE_X3Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.375 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_889/CO[3]
                         net (fo=1, routed)           0.000    56.375    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_889_n_0
    SLICE_X3Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.489 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_733/CO[3]
                         net (fo=1, routed)           0.000    56.489    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_733_n_0
    SLICE_X3Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.603 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_582/CO[3]
                         net (fo=1, routed)           0.000    56.603    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_582_n_0
    SLICE_X3Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.717 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_436/CO[3]
                         net (fo=1, routed)           0.000    56.717    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_436_n_0
    SLICE_X3Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.831 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_295/CO[3]
                         net (fo=1, routed)           0.000    56.831    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_295_n_0
    SLICE_X3Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.945 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_159/CO[3]
                         net (fo=1, routed)           0.000    56.945    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_159_n_0
    SLICE_X3Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.059 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_59/CO[3]
                         net (fo=1, routed)           0.000    57.059    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_59_n_0
    SLICE_X3Y45          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    57.216 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_12/CO[1]
                         net (fo=37, routed)          0.997    58.213    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_12_n_2
    SLICE_X0Y36          LUT3 (Prop_lut3_I0_O)        0.329    58.542 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1191/O
                         net (fo=1, routed)           0.000    58.542    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1191_n_0
    SLICE_X0Y36          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    59.075 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1055/CO[3]
                         net (fo=1, routed)           0.000    59.075    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1055_n_0
    SLICE_X0Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.192 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_894/CO[3]
                         net (fo=1, routed)           0.000    59.192    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_894_n_0
    SLICE_X0Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.309 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_738/CO[3]
                         net (fo=1, routed)           0.000    59.309    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_738_n_0
    SLICE_X0Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.426 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_587/CO[3]
                         net (fo=1, routed)           0.000    59.426    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_587_n_0
    SLICE_X0Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.543 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_441/CO[3]
                         net (fo=1, routed)           0.000    59.543    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_441_n_0
    SLICE_X0Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.660 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_300/CO[3]
                         net (fo=1, routed)           0.000    59.660    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_300_n_0
    SLICE_X0Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.777 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_164/CO[3]
                         net (fo=1, routed)           0.000    59.777    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_164_n_0
    SLICE_X0Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.894 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_62/CO[3]
                         net (fo=1, routed)           0.000    59.894    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_62_n_0
    SLICE_X0Y44          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    60.051 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_13/CO[1]
                         net (fo=37, routed)          1.102    61.152    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_13_n_2
    SLICE_X2Y34          LUT3 (Prop_lut3_I0_O)        0.332    61.484 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1194/O
                         net (fo=1, routed)           0.000    61.484    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1194_n_0
    SLICE_X2Y34          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    62.034 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1060/CO[3]
                         net (fo=1, routed)           0.000    62.034    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1060_n_0
    SLICE_X2Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.148 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_899/CO[3]
                         net (fo=1, routed)           0.000    62.148    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_899_n_0
    SLICE_X2Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.262 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_743/CO[3]
                         net (fo=1, routed)           0.000    62.262    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_743_n_0
    SLICE_X2Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.376 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_592/CO[3]
                         net (fo=1, routed)           0.000    62.376    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_592_n_0
    SLICE_X2Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.490 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_446/CO[3]
                         net (fo=1, routed)           0.000    62.490    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_446_n_0
    SLICE_X2Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.604 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_305/CO[3]
                         net (fo=1, routed)           0.000    62.604    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_305_n_0
    SLICE_X2Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.718 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_169/CO[3]
                         net (fo=1, routed)           0.000    62.718    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_169_n_0
    SLICE_X2Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.832 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_65/CO[3]
                         net (fo=1, routed)           0.000    62.832    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_65_n_0
    SLICE_X2Y42          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    62.989 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_14/CO[1]
                         net (fo=37, routed)          1.074    64.063    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_14_n_2
    SLICE_X4Y33          LUT3 (Prop_lut3_I0_O)        0.329    64.392 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1197/O
                         net (fo=1, routed)           0.000    64.392    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1197_n_0
    SLICE_X4Y33          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    64.925 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1065/CO[3]
                         net (fo=1, routed)           0.000    64.925    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1065_n_0
    SLICE_X4Y34          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.042 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_904/CO[3]
                         net (fo=1, routed)           0.000    65.042    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_904_n_0
    SLICE_X4Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.159 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_748/CO[3]
                         net (fo=1, routed)           0.000    65.159    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_748_n_0
    SLICE_X4Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.276 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_597/CO[3]
                         net (fo=1, routed)           0.000    65.276    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_597_n_0
    SLICE_X4Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.393 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_451/CO[3]
                         net (fo=1, routed)           0.000    65.393    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_451_n_0
    SLICE_X4Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.510 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_310/CO[3]
                         net (fo=1, routed)           0.000    65.510    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_310_n_0
    SLICE_X4Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.627 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_174/CO[3]
                         net (fo=1, routed)           0.000    65.627    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_174_n_0
    SLICE_X4Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.744 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_68/CO[3]
                         net (fo=1, routed)           0.000    65.744    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_68_n_0
    SLICE_X4Y41          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    65.901 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_15/CO[1]
                         net (fo=37, routed)          1.105    67.007    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_15_n_2
    SLICE_X7Y34          LUT3 (Prop_lut3_I0_O)        0.332    67.339 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1200/O
                         net (fo=1, routed)           0.000    67.339    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1200_n_0
    SLICE_X7Y34          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    67.889 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1070/CO[3]
                         net (fo=1, routed)           0.000    67.889    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1070_n_0
    SLICE_X7Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.003 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_909/CO[3]
                         net (fo=1, routed)           0.000    68.003    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_909_n_0
    SLICE_X7Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.117 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_753/CO[3]
                         net (fo=1, routed)           0.000    68.117    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_753_n_0
    SLICE_X7Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.231 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_602/CO[3]
                         net (fo=1, routed)           0.000    68.231    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_602_n_0
    SLICE_X7Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.345 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_456/CO[3]
                         net (fo=1, routed)           0.000    68.345    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_456_n_0
    SLICE_X7Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.459 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_315/CO[3]
                         net (fo=1, routed)           0.000    68.459    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_315_n_0
    SLICE_X7Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.573 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_179/CO[3]
                         net (fo=1, routed)           0.000    68.573    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_179_n_0
    SLICE_X7Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.687 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_71/CO[3]
                         net (fo=1, routed)           0.000    68.687    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_71_n_0
    SLICE_X7Y42          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    68.844 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_16/CO[1]
                         net (fo=37, routed)          0.939    69.783    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_16_n_2
    SLICE_X8Y35          LUT3 (Prop_lut3_I0_O)        0.329    70.112 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1203/O
                         net (fo=1, routed)           0.000    70.112    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1203_n_0
    SLICE_X8Y35          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    70.645 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1075/CO[3]
                         net (fo=1, routed)           0.000    70.645    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1075_n_0
    SLICE_X8Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.762 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_914/CO[3]
                         net (fo=1, routed)           0.000    70.762    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_914_n_0
    SLICE_X8Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.879 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_758/CO[3]
                         net (fo=1, routed)           0.000    70.879    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_758_n_0
    SLICE_X8Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.996 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_607/CO[3]
                         net (fo=1, routed)           0.000    70.996    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_607_n_0
    SLICE_X8Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.113 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_461/CO[3]
                         net (fo=1, routed)           0.000    71.113    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_461_n_0
    SLICE_X8Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.230 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_320/CO[3]
                         net (fo=1, routed)           0.000    71.230    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_320_n_0
    SLICE_X8Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.347 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_184/CO[3]
                         net (fo=1, routed)           0.000    71.347    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_184_n_0
    SLICE_X8Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.464 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_74/CO[3]
                         net (fo=1, routed)           0.000    71.464    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_74_n_0
    SLICE_X8Y43          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    71.621 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_17/CO[1]
                         net (fo=37, routed)          0.889    72.509    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_17_n_2
    SLICE_X9Y38          LUT3 (Prop_lut3_I0_O)        0.332    72.841 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1206/O
                         net (fo=1, routed)           0.000    72.841    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1206_n_0
    SLICE_X9Y38          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    73.391 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1080/CO[3]
                         net (fo=1, routed)           0.000    73.391    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1080_n_0
    SLICE_X9Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.505 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_919/CO[3]
                         net (fo=1, routed)           0.000    73.505    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_919_n_0
    SLICE_X9Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.619 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_763/CO[3]
                         net (fo=1, routed)           0.000    73.619    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_763_n_0
    SLICE_X9Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.733 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_612/CO[3]
                         net (fo=1, routed)           0.000    73.733    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_612_n_0
    SLICE_X9Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.847 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_466/CO[3]
                         net (fo=1, routed)           0.000    73.847    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_466_n_0
    SLICE_X9Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.961 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_325/CO[3]
                         net (fo=1, routed)           0.000    73.961    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_325_n_0
    SLICE_X9Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.075 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_189/CO[3]
                         net (fo=1, routed)           0.000    74.075    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_189_n_0
    SLICE_X9Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.189 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_77/CO[3]
                         net (fo=1, routed)           0.000    74.189    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_77_n_0
    SLICE_X9Y46          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    74.346 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_18/CO[1]
                         net (fo=37, routed)          1.241    75.587    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_18_n_2
    SLICE_X9Y29          LUT3 (Prop_lut3_I0_O)        0.329    75.916 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1088/O
                         net (fo=1, routed)           0.000    75.916    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1088_n_0
    SLICE_X9Y29          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    76.466 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_924/CO[3]
                         net (fo=1, routed)           0.000    76.466    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_924_n_0
    SLICE_X9Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.580 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_768/CO[3]
                         net (fo=1, routed)           0.000    76.580    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_768_n_0
    SLICE_X9Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.694 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_617/CO[3]
                         net (fo=1, routed)           0.000    76.694    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_617_n_0
    SLICE_X9Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.808 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_471/CO[3]
                         net (fo=1, routed)           0.000    76.808    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_471_n_0
    SLICE_X9Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.922 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_330/CO[3]
                         net (fo=1, routed)           0.000    76.922    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_330_n_0
    SLICE_X9Y34          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.036 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_194/CO[3]
                         net (fo=1, routed)           0.000    77.036    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_194_n_0
    SLICE_X9Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.150 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_80/CO[3]
                         net (fo=1, routed)           0.000    77.150    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_80_n_0
    SLICE_X9Y36          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    77.307 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_19/CO[1]
                         net (fo=37, routed)          0.714    78.021    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_19_n_2
    SLICE_X10Y34         LUT3 (Prop_lut3_I0_O)        0.329    78.350 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1212/O
                         net (fo=1, routed)           0.000    78.350    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1212_n_0
    SLICE_X10Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    78.883 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1090/CO[3]
                         net (fo=1, routed)           0.000    78.883    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1090_n_0
    SLICE_X10Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.000 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_929/CO[3]
                         net (fo=1, routed)           0.000    79.000    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_929_n_0
    SLICE_X10Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.117 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_773/CO[3]
                         net (fo=1, routed)           0.000    79.117    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_773_n_0
    SLICE_X10Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.234 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_622/CO[3]
                         net (fo=1, routed)           0.000    79.234    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_622_n_0
    SLICE_X10Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.351 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_476/CO[3]
                         net (fo=1, routed)           0.000    79.351    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_476_n_0
    SLICE_X10Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.468 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_335/CO[3]
                         net (fo=1, routed)           0.000    79.468    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_335_n_0
    SLICE_X10Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.585 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_199/CO[3]
                         net (fo=1, routed)           0.000    79.585    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_199_n_0
    SLICE_X10Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.702 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_83/CO[3]
                         net (fo=1, routed)           0.000    79.702    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_83_n_0
    SLICE_X10Y42         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    79.859 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_20/CO[1]
                         net (fo=37, routed)          0.938    80.797    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_20_n_2
    SLICE_X12Y34         LUT3 (Prop_lut3_I0_O)        0.332    81.129 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1215/O
                         net (fo=1, routed)           0.000    81.129    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1215_n_0
    SLICE_X12Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    81.662 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1095/CO[3]
                         net (fo=1, routed)           0.000    81.662    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1095_n_0
    SLICE_X12Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.779 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_934/CO[3]
                         net (fo=1, routed)           0.000    81.779    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_934_n_0
    SLICE_X12Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.896 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_778/CO[3]
                         net (fo=1, routed)           0.000    81.896    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_778_n_0
    SLICE_X12Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.013 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_627/CO[3]
                         net (fo=1, routed)           0.000    82.013    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_627_n_0
    SLICE_X12Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.130 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_481/CO[3]
                         net (fo=1, routed)           0.000    82.130    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_481_n_0
    SLICE_X12Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.247 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_340/CO[3]
                         net (fo=1, routed)           0.000    82.247    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_340_n_0
    SLICE_X12Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.364 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_204/CO[3]
                         net (fo=1, routed)           0.000    82.364    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_204_n_0
    SLICE_X12Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.481 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_86/CO[3]
                         net (fo=1, routed)           0.000    82.481    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_86_n_0
    SLICE_X12Y42         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    82.638 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_21/CO[1]
                         net (fo=37, routed)          0.934    83.572    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_21_n_2
    SLICE_X11Y36         LUT3 (Prop_lut3_I0_O)        0.332    83.904 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1218/O
                         net (fo=1, routed)           0.000    83.904    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1218_n_0
    SLICE_X11Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    84.454 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1100/CO[3]
                         net (fo=1, routed)           0.000    84.454    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1100_n_0
    SLICE_X11Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.568 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_939/CO[3]
                         net (fo=1, routed)           0.000    84.568    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_939_n_0
    SLICE_X11Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.682 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_783/CO[3]
                         net (fo=1, routed)           0.000    84.682    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_783_n_0
    SLICE_X11Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.796 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_632/CO[3]
                         net (fo=1, routed)           0.000    84.796    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_632_n_0
    SLICE_X11Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.910 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_486/CO[3]
                         net (fo=1, routed)           0.000    84.910    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_486_n_0
    SLICE_X11Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.024 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_345/CO[3]
                         net (fo=1, routed)           0.000    85.024    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_345_n_0
    SLICE_X11Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.138 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_209/CO[3]
                         net (fo=1, routed)           0.000    85.138    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_209_n_0
    SLICE_X11Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.252 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_89/CO[3]
                         net (fo=1, routed)           0.000    85.252    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_89_n_0
    SLICE_X11Y44         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    85.409 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_22/CO[1]
                         net (fo=37, routed)          1.107    86.516    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_22_n_2
    SLICE_X5Y36          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    87.301 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1105/CO[3]
                         net (fo=1, routed)           0.000    87.301    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1105_n_0
    SLICE_X5Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.415 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_944/CO[3]
                         net (fo=1, routed)           0.000    87.415    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_944_n_0
    SLICE_X5Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.529 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_788/CO[3]
                         net (fo=1, routed)           0.000    87.529    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_788_n_0
    SLICE_X5Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.643 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_637/CO[3]
                         net (fo=1, routed)           0.000    87.643    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_637_n_0
    SLICE_X5Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.757 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_491/CO[3]
                         net (fo=1, routed)           0.000    87.757    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_491_n_0
    SLICE_X5Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.871 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_350/CO[3]
                         net (fo=1, routed)           0.000    87.871    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_350_n_0
    SLICE_X5Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.985 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_214/CO[3]
                         net (fo=1, routed)           0.000    87.985    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_214_n_0
    SLICE_X5Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.099 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_92/CO[3]
                         net (fo=1, routed)           0.000    88.099    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_92_n_0
    SLICE_X5Y44          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    88.256 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_23/CO[1]
                         net (fo=37, routed)          0.724    88.980    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_23_n_2
    SLICE_X1Y43          LUT3 (Prop_lut3_I0_O)        0.329    89.309 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1224/O
                         net (fo=1, routed)           0.000    89.309    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1224_n_0
    SLICE_X1Y43          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    89.859 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1110/CO[3]
                         net (fo=1, routed)           0.000    89.859    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1110_n_0
    SLICE_X1Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.973 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_949/CO[3]
                         net (fo=1, routed)           0.000    89.973    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_949_n_0
    SLICE_X1Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.087 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_793/CO[3]
                         net (fo=1, routed)           0.000    90.087    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_793_n_0
    SLICE_X1Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.201 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_642/CO[3]
                         net (fo=1, routed)           0.000    90.201    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_642_n_0
    SLICE_X1Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.315 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_496/CO[3]
                         net (fo=1, routed)           0.000    90.315    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_496_n_0
    SLICE_X1Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.429 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_355/CO[3]
                         net (fo=1, routed)           0.000    90.429    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_355_n_0
    SLICE_X1Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.543 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_219/CO[3]
                         net (fo=1, routed)           0.001    90.543    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_219_n_0
    SLICE_X1Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.657 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_95/CO[3]
                         net (fo=1, routed)           0.000    90.657    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_95_n_0
    SLICE_X1Y51          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    90.814 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_24/CO[1]
                         net (fo=37, routed)          0.878    91.693    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_24_n_2
    SLICE_X2Y45          LUT3 (Prop_lut3_I0_O)        0.329    92.022 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1228/O
                         net (fo=1, routed)           0.000    92.022    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1228_n_0
    SLICE_X2Y45          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    92.554 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1115/CO[3]
                         net (fo=1, routed)           0.000    92.554    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1115_n_0
    SLICE_X2Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.668 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_954/CO[3]
                         net (fo=1, routed)           0.000    92.668    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_954_n_0
    SLICE_X2Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.782 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_798/CO[3]
                         net (fo=1, routed)           0.000    92.782    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_798_n_0
    SLICE_X2Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.896 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_647/CO[3]
                         net (fo=1, routed)           0.000    92.896    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_647_n_0
    SLICE_X2Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.010 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_501/CO[3]
                         net (fo=1, routed)           0.001    93.010    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_501_n_0
    SLICE_X2Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.124 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_360/CO[3]
                         net (fo=1, routed)           0.000    93.124    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_360_n_0
    SLICE_X2Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.238 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_224/CO[3]
                         net (fo=1, routed)           0.000    93.238    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_224_n_0
    SLICE_X2Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.352 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_98/CO[3]
                         net (fo=1, routed)           0.000    93.352    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_98_n_0
    SLICE_X2Y53          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    93.623 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_25/CO[0]
                         net (fo=2, routed)           1.232    94.856    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_25_n_3
    DSP48_X0Y16          DSP48E1 (Prop_dsp48e1_A[0]_P[4])
                                                      4.090    98.946 f  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2/P[4]
                         net (fo=24, routed)          1.586   100.532    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_n_101
    SLICE_X17Y44         LUT3 (Prop_lut3_I2_O)        0.152   100.684 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf0_carry_i_392/O
                         net (fo=2, routed)           0.469   101.153    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf0_carry_i_392_n_0
    SLICE_X17Y44         LUT4 (Prop_lut4_I3_O)        0.326   101.479 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf0_carry_i_396/O
                         net (fo=1, routed)           0.000   101.479    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf0_carry_i_396_n_0
    SLICE_X17Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   102.029 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf0_carry_i_326/CO[3]
                         net (fo=1, routed)           0.000   102.029    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf0_carry_i_326_n_0
    SLICE_X17Y45         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239   102.268 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf0_carry_i_265/O[2]
                         net (fo=3, routed)           0.797   103.065    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf0_carry_i_265_n_5
    SLICE_X21Y42         LUT3 (Prop_lut3_I0_O)        0.302   103.367 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf0_carry_i_322/O
                         net (fo=2, routed)           0.419   103.786    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf0_carry_i_322_n_0
    SLICE_X21Y42         LUT5 (Prop_lut5_I1_O)        0.124   103.910 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf0_carry_i_251/O
                         net (fo=2, routed)           0.960   104.870    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf0_carry_i_251_n_0
    SLICE_X18Y43         LUT6 (Prop_lut6_I0_O)        0.124   104.994 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf0_carry_i_255/O
                         net (fo=1, routed)           0.000   104.994    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf0_carry_i_255_n_0
    SLICE_X18Y43         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398   105.392 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf0_carry_i_186/CO[3]
                         net (fo=1, routed)           0.000   105.392    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf0_carry_i_186_n_0
    SLICE_X18Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   105.506 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf0_carry_i_80/CO[3]
                         net (fo=1, routed)           0.000   105.506    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf0_carry_i_80_n_0
    SLICE_X18Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   105.620 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf0_carry_i_38/CO[3]
                         net (fo=1, routed)           0.000   105.620    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf0_carry_i_38_n_0
    SLICE_X18Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   105.734 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf0_carry_i_14/CO[3]
                         net (fo=1, routed)           0.000   105.734    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf0_carry_i_14_n_0
    SLICE_X18Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   105.848 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf0_carry_i_10/CO[3]
                         net (fo=1, routed)           0.000   105.848    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf0_carry_i_10_n_0
    SLICE_X18Y48         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   106.182 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf0_carry_i_5/O[1]
                         net (fo=11, routed)          0.907   107.090    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf0_carry_i_5_n_6
    SLICE_X19Y50         LUT3 (Prop_lut3_I1_O)        0.303   107.393 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf0_carry_i_307/O
                         net (fo=1, routed)           0.665   108.058    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf0_carry_i_307_n_0
    SLICE_X15Y48         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526   108.584 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf0_carry_i_240/CO[3]
                         net (fo=1, routed)           0.000   108.584    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf0_carry_i_240_n_0
    SLICE_X15Y49         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   108.918 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf0_carry_i_149/O[1]
                         net (fo=3, routed)           0.799   109.717    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf0_carry_i_149_n_6
    SLICE_X14Y49         LUT4 (Prop_lut4_I1_O)        0.303   110.020 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf0_carry_i_238/O
                         net (fo=1, routed)           0.000   110.020    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf0_carry_i_238_n_0
    SLICE_X14Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   110.570 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf0_carry_i_140/CO[3]
                         net (fo=1, routed)           0.001   110.570    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf0_carry_i_140_n_0
    SLICE_X14Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   110.684 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf0_carry_i_61/CO[3]
                         net (fo=1, routed)           0.000   110.684    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf0_carry_i_61_n_0
    SLICE_X14Y51         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   110.841 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf0_carry_i_28/CO[1]
                         net (fo=18, routed)          0.982   111.823    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf0_carry_i_28_n_2
    SLICE_X6Y40          LUT3 (Prop_lut3_I0_O)        0.329   112.152 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf0_carry_i_6/O
                         net (fo=9, routed)           1.037   113.189    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf0_carry_i_6_n_0
    SLICE_X1Y41          LUT6 (Prop_lut6_I2_O)        0.124   113.313 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf0_carry__0_i_3/O
                         net (fo=1, routed)           0.000   113.313    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf0_carry__0_i_3_n_0
    SLICE_X1Y41          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   113.863 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf0_carry__0/CO[3]
                         net (fo=1, routed)           0.000   113.863    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf0_carry__0_n_0
    SLICE_X1Y42          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250   114.113 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf0_carry__1/CO[2]
                         net (fo=2, routed)           0.407   114.520    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf0
    SLICE_X1Y42          FDCE                                         r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf_reg_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.759    21.759    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.850 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=738, routed)         1.549    23.399    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/s00_axi_aclk
    SLICE_X1Y42          FDCE                                         r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf_reg_lopt_replica/C
                         clock pessimism              0.397    23.796    
                         clock uncertainty           -0.302    23.494    
    SLICE_X1Y42          FDCE (Setup_fdce_C_D)       -0.258    23.236    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf_reg_lopt_replica
  -------------------------------------------------------------------
                         required time                         23.236    
                         arrival time                        -114.520    
  -------------------------------------------------------------------
                         slack                                -91.284    

Slack (VIOLATED) :        -90.603ns  (required time - arrival time)
  Source:                 design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/slv_reg2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        110.316ns  (logic 69.355ns (62.870%)  route 40.961ns (37.130%))
  Logic Levels:           340  (CARRY4=302 DSP48E1=1 LUT2=1 LUT3=31 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.002ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.399ns = ( 23.399 - 20.000 ) 
    Source Clock Delay      (SCD):    3.798ns
    Clock Pessimism Removal (CPR):    0.397ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           2.031     2.031    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.132 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=738, routed)         1.666     3.798    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X12Y26         FDRE                                         r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/slv_reg2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y26         FDRE (Prop_fdre_C_Q)         0.518     4.316 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/slv_reg2_reg[0]/Q
                         net (fo=33, routed)          0.486     4.802    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/slv_reg2_reg[31][0]
    SLICE_X13Y26         LUT2 (Prop_lut2_I0_O)        0.124     4.926 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1158/O
                         net (fo=1, routed)           0.000     4.926    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1158_n_0
    SLICE_X13Y26         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.458 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1000/CO[3]
                         net (fo=1, routed)           0.000     5.458    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1000_n_0
    SLICE_X13Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.572 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_995/CO[3]
                         net (fo=1, routed)           0.000     5.572    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_995_n_0
    SLICE_X13Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.686 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/dtCnt1_carry__1_i_131/CO[3]
                         net (fo=1, routed)           0.000     5.686    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/dtCnt1_carry__1_i_131_n_0
    SLICE_X13Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.800 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/dtCnt1_carry__1_i_114/CO[3]
                         net (fo=1, routed)           0.000     5.800    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/dtCnt1_carry__1_i_114_n_0
    SLICE_X13Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.914 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/dtCnt1_carry__1_i_91/CO[3]
                         net (fo=1, routed)           0.000     5.914    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/dtCnt1_carry__1_i_91_n_0
    SLICE_X13Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.028 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/dtCnt1_carry__1_i_63/CO[3]
                         net (fo=1, routed)           0.000     6.028    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/dtCnt1_carry__1_i_63_n_0
    SLICE_X13Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.142 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/dtCnt1_carry__1_i_30/CO[3]
                         net (fo=1, routed)           0.000     6.142    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/dtCnt1_carry__1_i_30_n_0
    SLICE_X13Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.256 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/dtCnt1_carry__1_i_12/CO[3]
                         net (fo=1, routed)           0.000     6.256    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/dtCnt1_carry__1_i_12_n_0
    SLICE_X13Y34         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     6.527 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/dtCnt1_carry__1_i_5/CO[0]
                         net (fo=36, routed)          1.110     7.637    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/dtCnt1_carry__1_i_5_n_3
    SLICE_X12Y25         LUT3 (Prop_lut3_I0_O)        0.373     8.010 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1141/O
                         net (fo=1, routed)           0.000     8.010    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1141_n_0
    SLICE_X12Y25         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     8.386 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_990/CO[3]
                         net (fo=1, routed)           0.000     8.386    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_990_n_0
    SLICE_X12Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.503 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_839/CO[3]
                         net (fo=1, routed)           0.000     8.503    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_839_n_0
    SLICE_X12Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.620 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_834/CO[3]
                         net (fo=1, routed)           0.000     8.620    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_834_n_0
    SLICE_X12Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.737 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/dtCnt1_carry__1_i_113/CO[3]
                         net (fo=1, routed)           0.000     8.737    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/dtCnt1_carry__1_i_113_n_0
    SLICE_X12Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.854 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/dtCnt1_carry__1_i_90/CO[3]
                         net (fo=1, routed)           0.000     8.854    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/dtCnt1_carry__1_i_90_n_0
    SLICE_X12Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.971 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/dtCnt1_carry__1_i_62/CO[3]
                         net (fo=1, routed)           0.000     8.971    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/dtCnt1_carry__1_i_62_n_0
    SLICE_X12Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.088 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/dtCnt1_carry__1_i_29/CO[3]
                         net (fo=1, routed)           0.000     9.088    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/dtCnt1_carry__1_i_29_n_0
    SLICE_X12Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.205 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/dtCnt1_carry__1_i_11/CO[3]
                         net (fo=1, routed)           0.000     9.205    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/dtCnt1_carry__1_i_11_n_0
    SLICE_X12Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.362 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/dtCnt1_carry__1_i_4/CO[1]
                         net (fo=36, routed)          0.988    10.350    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/dtCnt1_carry__1_i_4_n_2
    SLICE_X11Y26         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    11.138 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_985/CO[3]
                         net (fo=1, routed)           0.000    11.138    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_985_n_0
    SLICE_X11Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.252 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_829/CO[3]
                         net (fo=1, routed)           0.000    11.252    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_829_n_0
    SLICE_X11Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.366 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_683/CO[3]
                         net (fo=1, routed)           0.000    11.366    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_683_n_0
    SLICE_X11Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.480 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_678/CO[3]
                         net (fo=1, routed)           0.000    11.480    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_678_n_0
    SLICE_X11Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.594 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/dtCnt1_carry__1_i_104/CO[3]
                         net (fo=1, routed)           0.000    11.594    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/dtCnt1_carry__1_i_104_n_0
    SLICE_X11Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.708 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/dtCnt1_carry__1_i_81/CO[3]
                         net (fo=1, routed)           0.000    11.708    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/dtCnt1_carry__1_i_81_n_0
    SLICE_X11Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.822 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/dtCnt1_carry__1_i_49/CO[3]
                         net (fo=1, routed)           0.000    11.822    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/dtCnt1_carry__1_i_49_n_0
    SLICE_X11Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.936 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/dtCnt1_carry__1_i_19/CO[3]
                         net (fo=1, routed)           0.000    11.936    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/dtCnt1_carry__1_i_19_n_0
    SLICE_X11Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    12.093 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/dtCnt1_carry__1_i_7/CO[1]
                         net (fo=36, routed)          0.921    13.014    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/dtCnt1_carry__1_i_7_n_2
    SLICE_X10Y25         LUT3 (Prop_lut3_I0_O)        0.329    13.343 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1137/O
                         net (fo=1, routed)           0.000    13.343    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1137_n_0
    SLICE_X10Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.876 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_980/CO[3]
                         net (fo=1, routed)           0.000    13.876    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_980_n_0
    SLICE_X10Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.993 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_824/CO[3]
                         net (fo=1, routed)           0.000    13.993    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_824_n_0
    SLICE_X10Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.110 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_673/CO[3]
                         net (fo=1, routed)           0.000    14.110    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_673_n_0
    SLICE_X10Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.227 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_532/CO[3]
                         net (fo=1, routed)           0.000    14.227    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_532_n_0
    SLICE_X10Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.344 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_527/CO[3]
                         net (fo=1, routed)           0.000    14.344    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_527_n_0
    SLICE_X10Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.461 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/dtCnt1_carry__1_i_76/CO[3]
                         net (fo=1, routed)           0.000    14.461    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/dtCnt1_carry__1_i_76_n_0
    SLICE_X10Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.578 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/dtCnt1_carry__1_i_44/CO[3]
                         net (fo=1, routed)           0.000    14.578    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/dtCnt1_carry__1_i_44_n_0
    SLICE_X10Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.695 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/dtCnt1_carry__1_i_16/CO[3]
                         net (fo=1, routed)           0.000    14.695    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/dtCnt1_carry__1_i_16_n_0
    SLICE_X10Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    14.852 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/dtCnt1_carry__1_i_8/CO[1]
                         net (fo=36, routed)          1.127    15.979    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/dtCnt1_carry__1_i_8_n_2
    SLICE_X8Y24          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803    16.782 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_975/CO[3]
                         net (fo=1, routed)           0.009    16.791    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_975_n_0
    SLICE_X8Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.908 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_819/CO[3]
                         net (fo=1, routed)           0.000    16.908    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_819_n_0
    SLICE_X8Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.025 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_668/CO[3]
                         net (fo=1, routed)           0.000    17.025    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_668_n_0
    SLICE_X8Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.142 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_522/CO[3]
                         net (fo=1, routed)           0.000    17.142    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_522_n_0
    SLICE_X8Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.259 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_386/CO[3]
                         net (fo=1, routed)           0.000    17.259    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_386_n_0
    SLICE_X8Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.376 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_381/CO[3]
                         net (fo=1, routed)           0.000    17.376    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_381_n_0
    SLICE_X8Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.493 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/dtCnt1_carry__1_i_43/CO[3]
                         net (fo=1, routed)           0.000    17.493    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/dtCnt1_carry__1_i_43_n_0
    SLICE_X8Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.610 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/dtCnt1_carry__1_i_15/CO[3]
                         net (fo=1, routed)           0.000    17.610    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/dtCnt1_carry__1_i_15_n_0
    SLICE_X8Y32          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.767 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/dtCnt1_carry__1_i_6/CO[1]
                         net (fo=36, routed)          0.876    18.643    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/dtCnt1_carry__1_i_6_n_2
    SLICE_X7Y25          LUT3 (Prop_lut3_I0_O)        0.332    18.975 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1131/O
                         net (fo=1, routed)           0.000    18.975    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1131_n_0
    SLICE_X7Y25          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.525 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_970/CO[3]
                         net (fo=1, routed)           0.000    19.525    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_970_n_0
    SLICE_X7Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.639 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_814/CO[3]
                         net (fo=1, routed)           0.000    19.639    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_814_n_0
    SLICE_X7Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.753 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_663/CO[3]
                         net (fo=1, routed)           0.000    19.753    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_663_n_0
    SLICE_X7Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.867 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_517/CO[3]
                         net (fo=1, routed)           0.000    19.867    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_517_n_0
    SLICE_X7Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.981 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_376/CO[3]
                         net (fo=1, routed)           0.000    19.981    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_376_n_0
    SLICE_X7Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.095 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_245/CO[3]
                         net (fo=1, routed)           0.000    20.095    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_245_n_0
    SLICE_X7Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.209 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_240/CO[3]
                         net (fo=1, routed)           0.000    20.209    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_240_n_0
    SLICE_X7Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.323 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/dtCnt1_carry__1_i_24/CO[3]
                         net (fo=1, routed)           0.000    20.323    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/dtCnt1_carry__1_i_24_n_0
    SLICE_X7Y33          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.480 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/dtCnt1_carry__1_i_9/CO[1]
                         net (fo=36, routed)          0.872    21.352    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/dtCnt1_carry__1_i_9_n_2
    SLICE_X6Y30          LUT3 (Prop_lut3_I0_O)        0.329    21.681 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1128/O
                         net (fo=1, routed)           0.000    21.681    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1128_n_0
    SLICE_X6Y30          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    22.214 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_965/CO[3]
                         net (fo=1, routed)           0.000    22.214    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_965_n_0
    SLICE_X6Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.331 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_809/CO[3]
                         net (fo=1, routed)           0.000    22.331    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_809_n_0
    SLICE_X6Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.448 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_658/CO[3]
                         net (fo=1, routed)           0.000    22.448    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_658_n_0
    SLICE_X6Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.565 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_512/CO[3]
                         net (fo=1, routed)           0.000    22.565    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_512_n_0
    SLICE_X6Y34          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.682 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_371/CO[3]
                         net (fo=1, routed)           0.000    22.682    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_371_n_0
    SLICE_X6Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.799 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_235/CO[3]
                         net (fo=1, routed)           0.000    22.799    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_235_n_0
    SLICE_X6Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.916 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_109/CO[3]
                         net (fo=1, routed)           0.000    22.916    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_109_n_0
    SLICE_X6Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.033 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_106/CO[3]
                         net (fo=1, routed)           0.000    23.033    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_106_n_0
    SLICE_X6Y38          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.190 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/dtCnt1_carry__1_i_10/CO[1]
                         net (fo=36, routed)          1.238    24.428    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/dtCnt1_carry__1_i_10_n_2
    SLICE_X14Y32         LUT3 (Prop_lut3_I0_O)        0.332    24.760 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1125/O
                         net (fo=1, routed)           0.000    24.760    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1125_n_0
    SLICE_X14Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.310 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_960/CO[3]
                         net (fo=1, routed)           0.000    25.310    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_960_n_0
    SLICE_X14Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.424 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_804/CO[3]
                         net (fo=1, routed)           0.000    25.424    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_804_n_0
    SLICE_X14Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.538 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_653/CO[3]
                         net (fo=1, routed)           0.000    25.538    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_653_n_0
    SLICE_X14Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.652 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_507/CO[3]
                         net (fo=1, routed)           0.000    25.652    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_507_n_0
    SLICE_X14Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.766 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_366/CO[3]
                         net (fo=1, routed)           0.000    25.766    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_366_n_0
    SLICE_X14Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.880 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_230/CO[3]
                         net (fo=1, routed)           0.000    25.880    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_230_n_0
    SLICE_X14Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.994 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_101/CO[3]
                         net (fo=1, routed)           0.000    25.994    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_101_n_0
    SLICE_X14Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.108 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_29/CO[3]
                         net (fo=1, routed)           0.000    26.108    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_29_n_0
    SLICE_X14Y40         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.265 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_28/CO[1]
                         net (fo=36, routed)          1.022    27.287    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_28_n_2
    SLICE_X15Y31         LUT3 (Prop_lut3_I0_O)        0.329    27.616 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1122/O
                         net (fo=1, routed)           0.000    27.616    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1122_n_0
    SLICE_X15Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.166 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_959/CO[3]
                         net (fo=1, routed)           0.000    28.166    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_959_n_0
    SLICE_X15Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.280 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_803/CO[3]
                         net (fo=1, routed)           0.000    28.280    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_803_n_0
    SLICE_X15Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.394 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_652/CO[3]
                         net (fo=1, routed)           0.000    28.394    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_652_n_0
    SLICE_X15Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.508 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_506/CO[3]
                         net (fo=1, routed)           0.000    28.508    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_506_n_0
    SLICE_X15Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.622 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_365/CO[3]
                         net (fo=1, routed)           0.000    28.622    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_365_n_0
    SLICE_X15Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.736 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_229/CO[3]
                         net (fo=1, routed)           0.000    28.736    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_229_n_0
    SLICE_X15Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.850 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_100/CO[3]
                         net (fo=1, routed)           0.000    28.850    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_100_n_0
    SLICE_X15Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.964 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_27/CO[3]
                         net (fo=1, routed)           0.000    28.964    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_27_n_0
    SLICE_X15Y39         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    29.121 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_2/CO[1]
                         net (fo=37, routed)          1.081    30.202    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_2_n_2
    SLICE_X16Y31         LUT3 (Prop_lut3_I0_O)        0.329    30.531 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1161/O
                         net (fo=1, routed)           0.000    30.531    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1161_n_0
    SLICE_X16Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    31.064 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1005/CO[3]
                         net (fo=1, routed)           0.000    31.064    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1005_n_0
    SLICE_X16Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.181 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_844/CO[3]
                         net (fo=1, routed)           0.000    31.181    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_844_n_0
    SLICE_X16Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.298 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_688/CO[3]
                         net (fo=1, routed)           0.000    31.298    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_688_n_0
    SLICE_X16Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.415 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_537/CO[3]
                         net (fo=1, routed)           0.000    31.415    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_537_n_0
    SLICE_X16Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.532 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_391/CO[3]
                         net (fo=1, routed)           0.000    31.532    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_391_n_0
    SLICE_X16Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.649 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_250/CO[3]
                         net (fo=1, routed)           0.000    31.649    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_250_n_0
    SLICE_X16Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.766 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_114/CO[3]
                         net (fo=1, routed)           0.000    31.766    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_114_n_0
    SLICE_X16Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.883 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_32/CO[3]
                         net (fo=1, routed)           0.000    31.883    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_32_n_0
    SLICE_X16Y39         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    32.040 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_3/CO[1]
                         net (fo=37, routed)          1.007    33.047    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_3_n_2
    SLICE_X18Y31         LUT3 (Prop_lut3_I0_O)        0.332    33.379 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1164/O
                         net (fo=1, routed)           0.000    33.379    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1164_n_0
    SLICE_X18Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.929 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1010/CO[3]
                         net (fo=1, routed)           0.000    33.929    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1010_n_0
    SLICE_X18Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.043 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_849/CO[3]
                         net (fo=1, routed)           0.000    34.043    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_849_n_0
    SLICE_X18Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.157 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_693/CO[3]
                         net (fo=1, routed)           0.000    34.157    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_693_n_0
    SLICE_X18Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.271 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_542/CO[3]
                         net (fo=1, routed)           0.000    34.271    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_542_n_0
    SLICE_X18Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.385 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_396/CO[3]
                         net (fo=1, routed)           0.000    34.385    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_396_n_0
    SLICE_X18Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.499 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_255/CO[3]
                         net (fo=1, routed)           0.000    34.499    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_255_n_0
    SLICE_X18Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.613 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_119/CO[3]
                         net (fo=1, routed)           0.000    34.613    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_119_n_0
    SLICE_X18Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.727 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_35/CO[3]
                         net (fo=1, routed)           0.000    34.727    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_35_n_0
    SLICE_X18Y39         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.884 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_4/CO[1]
                         net (fo=37, routed)          0.906    35.790    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_4_n_2
    SLICE_X19Y32         LUT3 (Prop_lut3_I0_O)        0.329    36.119 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1167/O
                         net (fo=1, routed)           0.000    36.119    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1167_n_0
    SLICE_X19Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    36.669 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1015/CO[3]
                         net (fo=1, routed)           0.000    36.669    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1015_n_0
    SLICE_X19Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.783 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_854/CO[3]
                         net (fo=1, routed)           0.000    36.783    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_854_n_0
    SLICE_X19Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.897 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_698/CO[3]
                         net (fo=1, routed)           0.000    36.897    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_698_n_0
    SLICE_X19Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.011 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_547/CO[3]
                         net (fo=1, routed)           0.000    37.011    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_547_n_0
    SLICE_X19Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.125 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_401/CO[3]
                         net (fo=1, routed)           0.000    37.125    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_401_n_0
    SLICE_X19Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.239 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_260/CO[3]
                         net (fo=1, routed)           0.000    37.239    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_260_n_0
    SLICE_X19Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.353 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_124/CO[3]
                         net (fo=1, routed)           0.000    37.353    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_124_n_0
    SLICE_X19Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.467 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_38/CO[3]
                         net (fo=1, routed)           0.000    37.467    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_38_n_0
    SLICE_X19Y40         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.624 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_5/CO[1]
                         net (fo=37, routed)          0.785    38.409    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_5_n_2
    SLICE_X20Y36         LUT3 (Prop_lut3_I0_O)        0.329    38.738 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1170/O
                         net (fo=1, routed)           0.000    38.738    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1170_n_0
    SLICE_X20Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    39.271 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1020/CO[3]
                         net (fo=1, routed)           0.000    39.271    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1020_n_0
    SLICE_X20Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.388 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_859/CO[3]
                         net (fo=1, routed)           0.000    39.388    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_859_n_0
    SLICE_X20Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.505 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_703/CO[3]
                         net (fo=1, routed)           0.000    39.505    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_703_n_0
    SLICE_X20Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.622 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_552/CO[3]
                         net (fo=1, routed)           0.000    39.622    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_552_n_0
    SLICE_X20Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.739 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_406/CO[3]
                         net (fo=1, routed)           0.000    39.739    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_406_n_0
    SLICE_X20Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.856 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_265/CO[3]
                         net (fo=1, routed)           0.000    39.856    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_265_n_0
    SLICE_X20Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.973 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_129/CO[3]
                         net (fo=1, routed)           0.000    39.973    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_129_n_0
    SLICE_X20Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.090 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_41/CO[3]
                         net (fo=1, routed)           0.000    40.090    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_41_n_0
    SLICE_X20Y44         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    40.247 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_6/CO[1]
                         net (fo=37, routed)          0.987    41.234    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_6_n_2
    SLICE_X12Y43         LUT3 (Prop_lut3_I0_O)        0.332    41.566 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1173/O
                         net (fo=1, routed)           0.000    41.566    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1173_n_0
    SLICE_X12Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    42.099 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1025/CO[3]
                         net (fo=1, routed)           0.000    42.099    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1025_n_0
    SLICE_X12Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.216 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_864/CO[3]
                         net (fo=1, routed)           0.000    42.216    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_864_n_0
    SLICE_X12Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.333 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_708/CO[3]
                         net (fo=1, routed)           0.000    42.333    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_708_n_0
    SLICE_X12Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.450 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_557/CO[3]
                         net (fo=1, routed)           0.000    42.450    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_557_n_0
    SLICE_X12Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.567 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_411/CO[3]
                         net (fo=1, routed)           0.000    42.567    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_411_n_0
    SLICE_X12Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.684 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_270/CO[3]
                         net (fo=1, routed)           0.000    42.684    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_270_n_0
    SLICE_X12Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.801 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_134/CO[3]
                         net (fo=1, routed)           0.001    42.802    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_134_n_0
    SLICE_X12Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.919 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_44/CO[3]
                         net (fo=1, routed)           0.000    42.919    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_44_n_0
    SLICE_X12Y51         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    43.076 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_7/CO[1]
                         net (fo=37, routed)          1.174    44.250    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_7_n_2
    SLICE_X7Y43          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    45.038 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1030/CO[3]
                         net (fo=1, routed)           0.000    45.038    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1030_n_0
    SLICE_X7Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.152 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_869/CO[3]
                         net (fo=1, routed)           0.000    45.152    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_869_n_0
    SLICE_X7Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.266 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_713/CO[3]
                         net (fo=1, routed)           0.000    45.266    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_713_n_0
    SLICE_X7Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.380 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_562/CO[3]
                         net (fo=1, routed)           0.000    45.380    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_562_n_0
    SLICE_X7Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.494 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_416/CO[3]
                         net (fo=1, routed)           0.000    45.494    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_416_n_0
    SLICE_X7Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.608 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_275/CO[3]
                         net (fo=1, routed)           0.000    45.608    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_275_n_0
    SLICE_X7Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.722 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_139/CO[3]
                         net (fo=1, routed)           0.001    45.723    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_139_n_0
    SLICE_X7Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.837 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_47/CO[3]
                         net (fo=1, routed)           0.000    45.837    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_47_n_0
    SLICE_X7Y51          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    45.994 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_8/CO[1]
                         net (fo=37, routed)          0.857    46.851    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_8_n_2
    SLICE_X6Y44          LUT3 (Prop_lut3_I0_O)        0.329    47.180 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1179/O
                         net (fo=1, routed)           0.000    47.180    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1179_n_0
    SLICE_X6Y44          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    47.713 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1035/CO[3]
                         net (fo=1, routed)           0.000    47.713    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1035_n_0
    SLICE_X6Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.830 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_874/CO[3]
                         net (fo=1, routed)           0.000    47.830    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_874_n_0
    SLICE_X6Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.947 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_718/CO[3]
                         net (fo=1, routed)           0.000    47.947    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_718_n_0
    SLICE_X6Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.064 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_567/CO[3]
                         net (fo=1, routed)           0.000    48.064    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_567_n_0
    SLICE_X6Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.181 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_421/CO[3]
                         net (fo=1, routed)           0.000    48.181    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_421_n_0
    SLICE_X6Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.298 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_280/CO[3]
                         net (fo=1, routed)           0.001    48.299    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_280_n_0
    SLICE_X6Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.416 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_144/CO[3]
                         net (fo=1, routed)           0.000    48.416    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_144_n_0
    SLICE_X6Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.533 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_50/CO[3]
                         net (fo=1, routed)           0.000    48.533    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_50_n_0
    SLICE_X6Y52          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    48.690 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_9/CO[1]
                         net (fo=37, routed)          0.851    49.541    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_9_n_2
    SLICE_X5Y45          LUT3 (Prop_lut3_I0_O)        0.332    49.873 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1182/O
                         net (fo=1, routed)           0.000    49.873    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1182_n_0
    SLICE_X5Y45          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    50.423 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1040/CO[3]
                         net (fo=1, routed)           0.000    50.423    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1040_n_0
    SLICE_X5Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.537 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_879/CO[3]
                         net (fo=1, routed)           0.000    50.537    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_879_n_0
    SLICE_X5Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.651 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_723/CO[3]
                         net (fo=1, routed)           0.000    50.651    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_723_n_0
    SLICE_X5Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.765 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_572/CO[3]
                         net (fo=1, routed)           0.000    50.765    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_572_n_0
    SLICE_X5Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.879 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_426/CO[3]
                         net (fo=1, routed)           0.001    50.880    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_426_n_0
    SLICE_X5Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.994 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_285/CO[3]
                         net (fo=1, routed)           0.000    50.994    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_285_n_0
    SLICE_X5Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.108 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_149/CO[3]
                         net (fo=1, routed)           0.000    51.108    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_149_n_0
    SLICE_X5Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.222 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_53/CO[3]
                         net (fo=1, routed)           0.000    51.222    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_53_n_0
    SLICE_X5Y53          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    51.379 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_10/CO[1]
                         net (fo=37, routed)          1.067    52.446    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_10_n_2
    SLICE_X4Y42          LUT3 (Prop_lut3_I0_O)        0.329    52.775 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1185/O
                         net (fo=1, routed)           0.000    52.775    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1185_n_0
    SLICE_X4Y42          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    53.308 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1045/CO[3]
                         net (fo=1, routed)           0.000    53.308    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1045_n_0
    SLICE_X4Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.425 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_884/CO[3]
                         net (fo=1, routed)           0.000    53.425    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_884_n_0
    SLICE_X4Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.542 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_728/CO[3]
                         net (fo=1, routed)           0.000    53.542    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_728_n_0
    SLICE_X4Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.659 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_577/CO[3]
                         net (fo=1, routed)           0.000    53.659    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_577_n_0
    SLICE_X4Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.776 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_431/CO[3]
                         net (fo=1, routed)           0.000    53.776    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_431_n_0
    SLICE_X4Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.893 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_290/CO[3]
                         net (fo=1, routed)           0.000    53.893    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_290_n_0
    SLICE_X4Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.010 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_154/CO[3]
                         net (fo=1, routed)           0.000    54.010    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_154_n_0
    SLICE_X4Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.127 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_56/CO[3]
                         net (fo=1, routed)           0.001    54.127    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_56_n_0
    SLICE_X4Y50          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    54.284 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_11/CO[1]
                         net (fo=37, routed)          1.095    55.379    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_11_n_2
    SLICE_X3Y37          LUT3 (Prop_lut3_I0_O)        0.332    55.711 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1188/O
                         net (fo=1, routed)           0.000    55.711    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1188_n_0
    SLICE_X3Y37          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    56.261 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1050/CO[3]
                         net (fo=1, routed)           0.000    56.261    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1050_n_0
    SLICE_X3Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.375 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_889/CO[3]
                         net (fo=1, routed)           0.000    56.375    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_889_n_0
    SLICE_X3Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.489 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_733/CO[3]
                         net (fo=1, routed)           0.000    56.489    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_733_n_0
    SLICE_X3Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.603 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_582/CO[3]
                         net (fo=1, routed)           0.000    56.603    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_582_n_0
    SLICE_X3Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.717 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_436/CO[3]
                         net (fo=1, routed)           0.000    56.717    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_436_n_0
    SLICE_X3Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.831 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_295/CO[3]
                         net (fo=1, routed)           0.000    56.831    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_295_n_0
    SLICE_X3Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.945 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_159/CO[3]
                         net (fo=1, routed)           0.000    56.945    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_159_n_0
    SLICE_X3Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.059 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_59/CO[3]
                         net (fo=1, routed)           0.000    57.059    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_59_n_0
    SLICE_X3Y45          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    57.216 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_12/CO[1]
                         net (fo=37, routed)          0.997    58.213    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_12_n_2
    SLICE_X0Y36          LUT3 (Prop_lut3_I0_O)        0.329    58.542 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1191/O
                         net (fo=1, routed)           0.000    58.542    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1191_n_0
    SLICE_X0Y36          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    59.075 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1055/CO[3]
                         net (fo=1, routed)           0.000    59.075    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1055_n_0
    SLICE_X0Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.192 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_894/CO[3]
                         net (fo=1, routed)           0.000    59.192    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_894_n_0
    SLICE_X0Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.309 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_738/CO[3]
                         net (fo=1, routed)           0.000    59.309    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_738_n_0
    SLICE_X0Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.426 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_587/CO[3]
                         net (fo=1, routed)           0.000    59.426    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_587_n_0
    SLICE_X0Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.543 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_441/CO[3]
                         net (fo=1, routed)           0.000    59.543    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_441_n_0
    SLICE_X0Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.660 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_300/CO[3]
                         net (fo=1, routed)           0.000    59.660    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_300_n_0
    SLICE_X0Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.777 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_164/CO[3]
                         net (fo=1, routed)           0.000    59.777    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_164_n_0
    SLICE_X0Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.894 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_62/CO[3]
                         net (fo=1, routed)           0.000    59.894    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_62_n_0
    SLICE_X0Y44          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    60.051 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_13/CO[1]
                         net (fo=37, routed)          1.102    61.152    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_13_n_2
    SLICE_X2Y34          LUT3 (Prop_lut3_I0_O)        0.332    61.484 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1194/O
                         net (fo=1, routed)           0.000    61.484    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1194_n_0
    SLICE_X2Y34          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    62.034 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1060/CO[3]
                         net (fo=1, routed)           0.000    62.034    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1060_n_0
    SLICE_X2Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.148 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_899/CO[3]
                         net (fo=1, routed)           0.000    62.148    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_899_n_0
    SLICE_X2Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.262 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_743/CO[3]
                         net (fo=1, routed)           0.000    62.262    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_743_n_0
    SLICE_X2Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.376 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_592/CO[3]
                         net (fo=1, routed)           0.000    62.376    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_592_n_0
    SLICE_X2Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.490 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_446/CO[3]
                         net (fo=1, routed)           0.000    62.490    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_446_n_0
    SLICE_X2Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.604 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_305/CO[3]
                         net (fo=1, routed)           0.000    62.604    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_305_n_0
    SLICE_X2Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.718 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_169/CO[3]
                         net (fo=1, routed)           0.000    62.718    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_169_n_0
    SLICE_X2Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.832 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_65/CO[3]
                         net (fo=1, routed)           0.000    62.832    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_65_n_0
    SLICE_X2Y42          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    62.989 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_14/CO[1]
                         net (fo=37, routed)          1.074    64.063    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_14_n_2
    SLICE_X4Y33          LUT3 (Prop_lut3_I0_O)        0.329    64.392 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1197/O
                         net (fo=1, routed)           0.000    64.392    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1197_n_0
    SLICE_X4Y33          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    64.925 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1065/CO[3]
                         net (fo=1, routed)           0.000    64.925    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1065_n_0
    SLICE_X4Y34          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.042 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_904/CO[3]
                         net (fo=1, routed)           0.000    65.042    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_904_n_0
    SLICE_X4Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.159 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_748/CO[3]
                         net (fo=1, routed)           0.000    65.159    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_748_n_0
    SLICE_X4Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.276 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_597/CO[3]
                         net (fo=1, routed)           0.000    65.276    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_597_n_0
    SLICE_X4Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.393 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_451/CO[3]
                         net (fo=1, routed)           0.000    65.393    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_451_n_0
    SLICE_X4Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.510 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_310/CO[3]
                         net (fo=1, routed)           0.000    65.510    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_310_n_0
    SLICE_X4Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.627 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_174/CO[3]
                         net (fo=1, routed)           0.000    65.627    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_174_n_0
    SLICE_X4Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.744 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_68/CO[3]
                         net (fo=1, routed)           0.000    65.744    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_68_n_0
    SLICE_X4Y41          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    65.901 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_15/CO[1]
                         net (fo=37, routed)          1.105    67.007    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_15_n_2
    SLICE_X7Y34          LUT3 (Prop_lut3_I0_O)        0.332    67.339 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1200/O
                         net (fo=1, routed)           0.000    67.339    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1200_n_0
    SLICE_X7Y34          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    67.889 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1070/CO[3]
                         net (fo=1, routed)           0.000    67.889    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1070_n_0
    SLICE_X7Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.003 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_909/CO[3]
                         net (fo=1, routed)           0.000    68.003    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_909_n_0
    SLICE_X7Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.117 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_753/CO[3]
                         net (fo=1, routed)           0.000    68.117    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_753_n_0
    SLICE_X7Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.231 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_602/CO[3]
                         net (fo=1, routed)           0.000    68.231    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_602_n_0
    SLICE_X7Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.345 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_456/CO[3]
                         net (fo=1, routed)           0.000    68.345    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_456_n_0
    SLICE_X7Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.459 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_315/CO[3]
                         net (fo=1, routed)           0.000    68.459    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_315_n_0
    SLICE_X7Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.573 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_179/CO[3]
                         net (fo=1, routed)           0.000    68.573    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_179_n_0
    SLICE_X7Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.687 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_71/CO[3]
                         net (fo=1, routed)           0.000    68.687    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_71_n_0
    SLICE_X7Y42          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    68.844 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_16/CO[1]
                         net (fo=37, routed)          0.939    69.783    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_16_n_2
    SLICE_X8Y35          LUT3 (Prop_lut3_I0_O)        0.329    70.112 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1203/O
                         net (fo=1, routed)           0.000    70.112    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1203_n_0
    SLICE_X8Y35          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    70.645 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1075/CO[3]
                         net (fo=1, routed)           0.000    70.645    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1075_n_0
    SLICE_X8Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.762 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_914/CO[3]
                         net (fo=1, routed)           0.000    70.762    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_914_n_0
    SLICE_X8Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.879 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_758/CO[3]
                         net (fo=1, routed)           0.000    70.879    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_758_n_0
    SLICE_X8Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.996 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_607/CO[3]
                         net (fo=1, routed)           0.000    70.996    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_607_n_0
    SLICE_X8Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.113 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_461/CO[3]
                         net (fo=1, routed)           0.000    71.113    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_461_n_0
    SLICE_X8Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.230 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_320/CO[3]
                         net (fo=1, routed)           0.000    71.230    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_320_n_0
    SLICE_X8Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.347 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_184/CO[3]
                         net (fo=1, routed)           0.000    71.347    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_184_n_0
    SLICE_X8Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.464 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_74/CO[3]
                         net (fo=1, routed)           0.000    71.464    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_74_n_0
    SLICE_X8Y43          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    71.621 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_17/CO[1]
                         net (fo=37, routed)          0.889    72.509    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_17_n_2
    SLICE_X9Y38          LUT3 (Prop_lut3_I0_O)        0.332    72.841 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1206/O
                         net (fo=1, routed)           0.000    72.841    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1206_n_0
    SLICE_X9Y38          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    73.391 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1080/CO[3]
                         net (fo=1, routed)           0.000    73.391    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1080_n_0
    SLICE_X9Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.505 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_919/CO[3]
                         net (fo=1, routed)           0.000    73.505    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_919_n_0
    SLICE_X9Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.619 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_763/CO[3]
                         net (fo=1, routed)           0.000    73.619    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_763_n_0
    SLICE_X9Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.733 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_612/CO[3]
                         net (fo=1, routed)           0.000    73.733    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_612_n_0
    SLICE_X9Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.847 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_466/CO[3]
                         net (fo=1, routed)           0.000    73.847    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_466_n_0
    SLICE_X9Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.961 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_325/CO[3]
                         net (fo=1, routed)           0.000    73.961    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_325_n_0
    SLICE_X9Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.075 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_189/CO[3]
                         net (fo=1, routed)           0.000    74.075    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_189_n_0
    SLICE_X9Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.189 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_77/CO[3]
                         net (fo=1, routed)           0.000    74.189    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_77_n_0
    SLICE_X9Y46          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    74.346 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_18/CO[1]
                         net (fo=37, routed)          1.241    75.587    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_18_n_2
    SLICE_X9Y29          LUT3 (Prop_lut3_I0_O)        0.329    75.916 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1088/O
                         net (fo=1, routed)           0.000    75.916    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1088_n_0
    SLICE_X9Y29          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    76.466 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_924/CO[3]
                         net (fo=1, routed)           0.000    76.466    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_924_n_0
    SLICE_X9Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.580 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_768/CO[3]
                         net (fo=1, routed)           0.000    76.580    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_768_n_0
    SLICE_X9Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.694 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_617/CO[3]
                         net (fo=1, routed)           0.000    76.694    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_617_n_0
    SLICE_X9Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.808 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_471/CO[3]
                         net (fo=1, routed)           0.000    76.808    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_471_n_0
    SLICE_X9Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.922 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_330/CO[3]
                         net (fo=1, routed)           0.000    76.922    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_330_n_0
    SLICE_X9Y34          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.036 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_194/CO[3]
                         net (fo=1, routed)           0.000    77.036    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_194_n_0
    SLICE_X9Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.150 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_80/CO[3]
                         net (fo=1, routed)           0.000    77.150    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_80_n_0
    SLICE_X9Y36          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    77.307 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_19/CO[1]
                         net (fo=37, routed)          0.714    78.021    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_19_n_2
    SLICE_X10Y34         LUT3 (Prop_lut3_I0_O)        0.329    78.350 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1212/O
                         net (fo=1, routed)           0.000    78.350    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1212_n_0
    SLICE_X10Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    78.883 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1090/CO[3]
                         net (fo=1, routed)           0.000    78.883    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1090_n_0
    SLICE_X10Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.000 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_929/CO[3]
                         net (fo=1, routed)           0.000    79.000    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_929_n_0
    SLICE_X10Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.117 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_773/CO[3]
                         net (fo=1, routed)           0.000    79.117    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_773_n_0
    SLICE_X10Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.234 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_622/CO[3]
                         net (fo=1, routed)           0.000    79.234    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_622_n_0
    SLICE_X10Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.351 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_476/CO[3]
                         net (fo=1, routed)           0.000    79.351    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_476_n_0
    SLICE_X10Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.468 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_335/CO[3]
                         net (fo=1, routed)           0.000    79.468    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_335_n_0
    SLICE_X10Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.585 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_199/CO[3]
                         net (fo=1, routed)           0.000    79.585    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_199_n_0
    SLICE_X10Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.702 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_83/CO[3]
                         net (fo=1, routed)           0.000    79.702    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_83_n_0
    SLICE_X10Y42         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    79.859 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_20/CO[1]
                         net (fo=37, routed)          0.938    80.797    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_20_n_2
    SLICE_X12Y34         LUT3 (Prop_lut3_I0_O)        0.332    81.129 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1215/O
                         net (fo=1, routed)           0.000    81.129    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1215_n_0
    SLICE_X12Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    81.662 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1095/CO[3]
                         net (fo=1, routed)           0.000    81.662    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1095_n_0
    SLICE_X12Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.779 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_934/CO[3]
                         net (fo=1, routed)           0.000    81.779    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_934_n_0
    SLICE_X12Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.896 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_778/CO[3]
                         net (fo=1, routed)           0.000    81.896    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_778_n_0
    SLICE_X12Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.013 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_627/CO[3]
                         net (fo=1, routed)           0.000    82.013    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_627_n_0
    SLICE_X12Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.130 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_481/CO[3]
                         net (fo=1, routed)           0.000    82.130    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_481_n_0
    SLICE_X12Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.247 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_340/CO[3]
                         net (fo=1, routed)           0.000    82.247    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_340_n_0
    SLICE_X12Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.364 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_204/CO[3]
                         net (fo=1, routed)           0.000    82.364    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_204_n_0
    SLICE_X12Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.481 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_86/CO[3]
                         net (fo=1, routed)           0.000    82.481    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_86_n_0
    SLICE_X12Y42         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    82.638 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_21/CO[1]
                         net (fo=37, routed)          0.934    83.572    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_21_n_2
    SLICE_X11Y36         LUT3 (Prop_lut3_I0_O)        0.332    83.904 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1218/O
                         net (fo=1, routed)           0.000    83.904    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1218_n_0
    SLICE_X11Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    84.454 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1100/CO[3]
                         net (fo=1, routed)           0.000    84.454    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1100_n_0
    SLICE_X11Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.568 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_939/CO[3]
                         net (fo=1, routed)           0.000    84.568    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_939_n_0
    SLICE_X11Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.682 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_783/CO[3]
                         net (fo=1, routed)           0.000    84.682    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_783_n_0
    SLICE_X11Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.796 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_632/CO[3]
                         net (fo=1, routed)           0.000    84.796    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_632_n_0
    SLICE_X11Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.910 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_486/CO[3]
                         net (fo=1, routed)           0.000    84.910    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_486_n_0
    SLICE_X11Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.024 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_345/CO[3]
                         net (fo=1, routed)           0.000    85.024    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_345_n_0
    SLICE_X11Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.138 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_209/CO[3]
                         net (fo=1, routed)           0.000    85.138    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_209_n_0
    SLICE_X11Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.252 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_89/CO[3]
                         net (fo=1, routed)           0.000    85.252    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_89_n_0
    SLICE_X11Y44         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    85.409 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_22/CO[1]
                         net (fo=37, routed)          1.107    86.516    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_22_n_2
    SLICE_X5Y36          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    87.301 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1105/CO[3]
                         net (fo=1, routed)           0.000    87.301    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1105_n_0
    SLICE_X5Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.415 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_944/CO[3]
                         net (fo=1, routed)           0.000    87.415    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_944_n_0
    SLICE_X5Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.529 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_788/CO[3]
                         net (fo=1, routed)           0.000    87.529    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_788_n_0
    SLICE_X5Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.643 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_637/CO[3]
                         net (fo=1, routed)           0.000    87.643    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_637_n_0
    SLICE_X5Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.757 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_491/CO[3]
                         net (fo=1, routed)           0.000    87.757    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_491_n_0
    SLICE_X5Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.871 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_350/CO[3]
                         net (fo=1, routed)           0.000    87.871    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_350_n_0
    SLICE_X5Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.985 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_214/CO[3]
                         net (fo=1, routed)           0.000    87.985    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_214_n_0
    SLICE_X5Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.099 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_92/CO[3]
                         net (fo=1, routed)           0.000    88.099    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_92_n_0
    SLICE_X5Y44          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    88.256 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_23/CO[1]
                         net (fo=37, routed)          0.724    88.980    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_23_n_2
    SLICE_X1Y43          LUT3 (Prop_lut3_I0_O)        0.329    89.309 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1224/O
                         net (fo=1, routed)           0.000    89.309    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1224_n_0
    SLICE_X1Y43          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    89.859 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1110/CO[3]
                         net (fo=1, routed)           0.000    89.859    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1110_n_0
    SLICE_X1Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.973 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_949/CO[3]
                         net (fo=1, routed)           0.000    89.973    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_949_n_0
    SLICE_X1Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.087 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_793/CO[3]
                         net (fo=1, routed)           0.000    90.087    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_793_n_0
    SLICE_X1Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.201 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_642/CO[3]
                         net (fo=1, routed)           0.000    90.201    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_642_n_0
    SLICE_X1Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.315 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_496/CO[3]
                         net (fo=1, routed)           0.000    90.315    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_496_n_0
    SLICE_X1Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.429 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_355/CO[3]
                         net (fo=1, routed)           0.000    90.429    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_355_n_0
    SLICE_X1Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.543 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_219/CO[3]
                         net (fo=1, routed)           0.001    90.543    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_219_n_0
    SLICE_X1Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.657 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_95/CO[3]
                         net (fo=1, routed)           0.000    90.657    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_95_n_0
    SLICE_X1Y51          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    90.814 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_24/CO[1]
                         net (fo=37, routed)          0.878    91.693    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_24_n_2
    SLICE_X2Y45          LUT3 (Prop_lut3_I0_O)        0.329    92.022 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1228/O
                         net (fo=1, routed)           0.000    92.022    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1228_n_0
    SLICE_X2Y45          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    92.554 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1115/CO[3]
                         net (fo=1, routed)           0.000    92.554    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1115_n_0
    SLICE_X2Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.668 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_954/CO[3]
                         net (fo=1, routed)           0.000    92.668    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_954_n_0
    SLICE_X2Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.782 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_798/CO[3]
                         net (fo=1, routed)           0.000    92.782    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_798_n_0
    SLICE_X2Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.896 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_647/CO[3]
                         net (fo=1, routed)           0.000    92.896    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_647_n_0
    SLICE_X2Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.010 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_501/CO[3]
                         net (fo=1, routed)           0.001    93.010    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_501_n_0
    SLICE_X2Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.124 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_360/CO[3]
                         net (fo=1, routed)           0.000    93.124    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_360_n_0
    SLICE_X2Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.238 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_224/CO[3]
                         net (fo=1, routed)           0.000    93.238    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_224_n_0
    SLICE_X2Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.352 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_98/CO[3]
                         net (fo=1, routed)           0.000    93.352    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_98_n_0
    SLICE_X2Y53          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    93.623 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_25/CO[0]
                         net (fo=2, routed)           1.232    94.856    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_25_n_3
    DSP48_X0Y16          DSP48E1 (Prop_dsp48e1_A[0]_P[4])
                                                      4.090    98.946 f  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2/P[4]
                         net (fo=24, routed)          1.586   100.532    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_n_101
    SLICE_X17Y44         LUT3 (Prop_lut3_I2_O)        0.152   100.684 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf0_carry_i_392/O
                         net (fo=2, routed)           0.469   101.153    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf0_carry_i_392_n_0
    SLICE_X17Y44         LUT4 (Prop_lut4_I3_O)        0.326   101.479 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf0_carry_i_396/O
                         net (fo=1, routed)           0.000   101.479    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf0_carry_i_396_n_0
    SLICE_X17Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   102.029 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf0_carry_i_326/CO[3]
                         net (fo=1, routed)           0.000   102.029    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf0_carry_i_326_n_0
    SLICE_X17Y45         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239   102.268 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf0_carry_i_265/O[2]
                         net (fo=3, routed)           0.797   103.065    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf0_carry_i_265_n_5
    SLICE_X21Y42         LUT3 (Prop_lut3_I0_O)        0.302   103.367 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf0_carry_i_322/O
                         net (fo=2, routed)           0.419   103.786    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf0_carry_i_322_n_0
    SLICE_X21Y42         LUT5 (Prop_lut5_I1_O)        0.124   103.910 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf0_carry_i_251/O
                         net (fo=2, routed)           0.960   104.870    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf0_carry_i_251_n_0
    SLICE_X18Y43         LUT6 (Prop_lut6_I0_O)        0.124   104.994 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf0_carry_i_255/O
                         net (fo=1, routed)           0.000   104.994    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf0_carry_i_255_n_0
    SLICE_X18Y43         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398   105.392 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf0_carry_i_186/CO[3]
                         net (fo=1, routed)           0.000   105.392    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf0_carry_i_186_n_0
    SLICE_X18Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   105.506 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf0_carry_i_80/CO[3]
                         net (fo=1, routed)           0.000   105.506    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf0_carry_i_80_n_0
    SLICE_X18Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   105.620 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf0_carry_i_38/CO[3]
                         net (fo=1, routed)           0.000   105.620    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf0_carry_i_38_n_0
    SLICE_X18Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   105.734 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf0_carry_i_14/CO[3]
                         net (fo=1, routed)           0.000   105.734    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf0_carry_i_14_n_0
    SLICE_X18Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   105.848 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf0_carry_i_10/CO[3]
                         net (fo=1, routed)           0.000   105.848    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf0_carry_i_10_n_0
    SLICE_X18Y48         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   106.182 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf0_carry_i_5/O[1]
                         net (fo=11, routed)          0.907   107.090    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf0_carry_i_5_n_6
    SLICE_X19Y50         LUT3 (Prop_lut3_I1_O)        0.303   107.393 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf0_carry_i_307/O
                         net (fo=1, routed)           0.665   108.058    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf0_carry_i_307_n_0
    SLICE_X15Y48         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526   108.584 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf0_carry_i_240/CO[3]
                         net (fo=1, routed)           0.000   108.584    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf0_carry_i_240_n_0
    SLICE_X15Y49         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   108.918 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf0_carry_i_149/O[1]
                         net (fo=3, routed)           0.799   109.717    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf0_carry_i_149_n_6
    SLICE_X14Y49         LUT4 (Prop_lut4_I1_O)        0.303   110.020 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf0_carry_i_238/O
                         net (fo=1, routed)           0.000   110.020    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf0_carry_i_238_n_0
    SLICE_X14Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   110.570 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf0_carry_i_140/CO[3]
                         net (fo=1, routed)           0.001   110.570    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf0_carry_i_140_n_0
    SLICE_X14Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   110.684 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf0_carry_i_61/CO[3]
                         net (fo=1, routed)           0.000   110.684    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf0_carry_i_61_n_0
    SLICE_X14Y51         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   110.841 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf0_carry_i_28/CO[1]
                         net (fo=18, routed)          0.982   111.823    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf0_carry_i_28_n_2
    SLICE_X6Y40          LUT3 (Prop_lut3_I0_O)        0.329   112.152 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf0_carry_i_6/O
                         net (fo=9, routed)           1.037   113.189    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf0_carry_i_6_n_0
    SLICE_X1Y41          LUT6 (Prop_lut6_I2_O)        0.124   113.313 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf0_carry__0_i_3/O
                         net (fo=1, routed)           0.000   113.313    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf0_carry__0_i_3_n_0
    SLICE_X1Y41          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   113.863 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf0_carry__0/CO[3]
                         net (fo=1, routed)           0.000   113.863    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf0_carry__0_n_0
    SLICE_X1Y42          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250   114.113 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf0_carry__1/CO[2]
                         net (fo=2, routed)           0.000   114.113    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf0
    SLICE_X1Y42          FDCE                                         r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.759    21.759    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.850 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=738, routed)         1.549    23.399    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/s00_axi_aclk
    SLICE_X1Y42          FDCE                                         r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf_reg/C
                         clock pessimism              0.397    23.796    
                         clock uncertainty           -0.302    23.494    
    SLICE_X1Y42          FDCE (Setup_fdce_C_D)        0.017    23.511    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf_reg
  -------------------------------------------------------------------
                         required time                         23.511    
                         arrival time                        -114.113    
  -------------------------------------------------------------------
                         slack                                -90.603    

Slack (VIOLATED) :        -75.147ns  (required time - arrival time)
  Source:                 design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/slv_reg2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/dtCnt_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        94.783ns  (logic 61.800ns (65.202%)  route 32.983ns (34.798%))
  Logic Levels:           328  (CARRY4=298 LUT2=2 LUT3=27 LUT6=1)
  Clock Path Skew:        -0.171ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.344ns = ( 23.344 - 20.000 ) 
    Source Clock Delay      (SCD):    3.798ns
    Clock Pessimism Removal (CPR):    0.282ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           2.031     2.031    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.132 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=738, routed)         1.666     3.798    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X12Y26         FDRE                                         r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/slv_reg2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y26         FDRE (Prop_fdre_C_Q)         0.518     4.316 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/slv_reg2_reg[0]/Q
                         net (fo=33, routed)          0.486     4.802    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/slv_reg2_reg[31][0]
    SLICE_X13Y26         LUT2 (Prop_lut2_I0_O)        0.124     4.926 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1158/O
                         net (fo=1, routed)           0.000     4.926    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1158_n_0
    SLICE_X13Y26         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.458 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1000/CO[3]
                         net (fo=1, routed)           0.000     5.458    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1000_n_0
    SLICE_X13Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.572 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_995/CO[3]
                         net (fo=1, routed)           0.000     5.572    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_995_n_0
    SLICE_X13Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.686 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/dtCnt1_carry__1_i_131/CO[3]
                         net (fo=1, routed)           0.000     5.686    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/dtCnt1_carry__1_i_131_n_0
    SLICE_X13Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.800 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/dtCnt1_carry__1_i_114/CO[3]
                         net (fo=1, routed)           0.000     5.800    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/dtCnt1_carry__1_i_114_n_0
    SLICE_X13Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.914 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/dtCnt1_carry__1_i_91/CO[3]
                         net (fo=1, routed)           0.000     5.914    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/dtCnt1_carry__1_i_91_n_0
    SLICE_X13Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.028 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/dtCnt1_carry__1_i_63/CO[3]
                         net (fo=1, routed)           0.000     6.028    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/dtCnt1_carry__1_i_63_n_0
    SLICE_X13Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.142 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/dtCnt1_carry__1_i_30/CO[3]
                         net (fo=1, routed)           0.000     6.142    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/dtCnt1_carry__1_i_30_n_0
    SLICE_X13Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.256 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/dtCnt1_carry__1_i_12/CO[3]
                         net (fo=1, routed)           0.000     6.256    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/dtCnt1_carry__1_i_12_n_0
    SLICE_X13Y34         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     6.527 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/dtCnt1_carry__1_i_5/CO[0]
                         net (fo=36, routed)          1.110     7.637    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/dtCnt1_carry__1_i_5_n_3
    SLICE_X12Y25         LUT3 (Prop_lut3_I0_O)        0.373     8.010 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1141/O
                         net (fo=1, routed)           0.000     8.010    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1141_n_0
    SLICE_X12Y25         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     8.386 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_990/CO[3]
                         net (fo=1, routed)           0.000     8.386    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_990_n_0
    SLICE_X12Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.503 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_839/CO[3]
                         net (fo=1, routed)           0.000     8.503    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_839_n_0
    SLICE_X12Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.620 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_834/CO[3]
                         net (fo=1, routed)           0.000     8.620    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_834_n_0
    SLICE_X12Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.737 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/dtCnt1_carry__1_i_113/CO[3]
                         net (fo=1, routed)           0.000     8.737    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/dtCnt1_carry__1_i_113_n_0
    SLICE_X12Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.854 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/dtCnt1_carry__1_i_90/CO[3]
                         net (fo=1, routed)           0.000     8.854    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/dtCnt1_carry__1_i_90_n_0
    SLICE_X12Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.971 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/dtCnt1_carry__1_i_62/CO[3]
                         net (fo=1, routed)           0.000     8.971    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/dtCnt1_carry__1_i_62_n_0
    SLICE_X12Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.088 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/dtCnt1_carry__1_i_29/CO[3]
                         net (fo=1, routed)           0.000     9.088    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/dtCnt1_carry__1_i_29_n_0
    SLICE_X12Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.205 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/dtCnt1_carry__1_i_11/CO[3]
                         net (fo=1, routed)           0.000     9.205    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/dtCnt1_carry__1_i_11_n_0
    SLICE_X12Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.362 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/dtCnt1_carry__1_i_4/CO[1]
                         net (fo=36, routed)          0.988    10.350    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/dtCnt1_carry__1_i_4_n_2
    SLICE_X11Y26         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    11.138 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_985/CO[3]
                         net (fo=1, routed)           0.000    11.138    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_985_n_0
    SLICE_X11Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.252 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_829/CO[3]
                         net (fo=1, routed)           0.000    11.252    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_829_n_0
    SLICE_X11Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.366 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_683/CO[3]
                         net (fo=1, routed)           0.000    11.366    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_683_n_0
    SLICE_X11Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.480 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_678/CO[3]
                         net (fo=1, routed)           0.000    11.480    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_678_n_0
    SLICE_X11Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.594 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/dtCnt1_carry__1_i_104/CO[3]
                         net (fo=1, routed)           0.000    11.594    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/dtCnt1_carry__1_i_104_n_0
    SLICE_X11Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.708 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/dtCnt1_carry__1_i_81/CO[3]
                         net (fo=1, routed)           0.000    11.708    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/dtCnt1_carry__1_i_81_n_0
    SLICE_X11Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.822 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/dtCnt1_carry__1_i_49/CO[3]
                         net (fo=1, routed)           0.000    11.822    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/dtCnt1_carry__1_i_49_n_0
    SLICE_X11Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.936 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/dtCnt1_carry__1_i_19/CO[3]
                         net (fo=1, routed)           0.000    11.936    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/dtCnt1_carry__1_i_19_n_0
    SLICE_X11Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    12.093 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/dtCnt1_carry__1_i_7/CO[1]
                         net (fo=36, routed)          0.921    13.014    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/dtCnt1_carry__1_i_7_n_2
    SLICE_X10Y25         LUT3 (Prop_lut3_I0_O)        0.329    13.343 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1137/O
                         net (fo=1, routed)           0.000    13.343    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1137_n_0
    SLICE_X10Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.876 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_980/CO[3]
                         net (fo=1, routed)           0.000    13.876    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_980_n_0
    SLICE_X10Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.993 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_824/CO[3]
                         net (fo=1, routed)           0.000    13.993    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_824_n_0
    SLICE_X10Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.110 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_673/CO[3]
                         net (fo=1, routed)           0.000    14.110    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_673_n_0
    SLICE_X10Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.227 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_532/CO[3]
                         net (fo=1, routed)           0.000    14.227    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_532_n_0
    SLICE_X10Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.344 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_527/CO[3]
                         net (fo=1, routed)           0.000    14.344    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_527_n_0
    SLICE_X10Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.461 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/dtCnt1_carry__1_i_76/CO[3]
                         net (fo=1, routed)           0.000    14.461    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/dtCnt1_carry__1_i_76_n_0
    SLICE_X10Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.578 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/dtCnt1_carry__1_i_44/CO[3]
                         net (fo=1, routed)           0.000    14.578    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/dtCnt1_carry__1_i_44_n_0
    SLICE_X10Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.695 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/dtCnt1_carry__1_i_16/CO[3]
                         net (fo=1, routed)           0.000    14.695    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/dtCnt1_carry__1_i_16_n_0
    SLICE_X10Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    14.852 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/dtCnt1_carry__1_i_8/CO[1]
                         net (fo=36, routed)          1.127    15.979    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/dtCnt1_carry__1_i_8_n_2
    SLICE_X8Y24          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803    16.782 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_975/CO[3]
                         net (fo=1, routed)           0.009    16.791    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_975_n_0
    SLICE_X8Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.908 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_819/CO[3]
                         net (fo=1, routed)           0.000    16.908    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_819_n_0
    SLICE_X8Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.025 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_668/CO[3]
                         net (fo=1, routed)           0.000    17.025    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_668_n_0
    SLICE_X8Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.142 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_522/CO[3]
                         net (fo=1, routed)           0.000    17.142    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_522_n_0
    SLICE_X8Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.259 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_386/CO[3]
                         net (fo=1, routed)           0.000    17.259    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_386_n_0
    SLICE_X8Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.376 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_381/CO[3]
                         net (fo=1, routed)           0.000    17.376    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_381_n_0
    SLICE_X8Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.493 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/dtCnt1_carry__1_i_43/CO[3]
                         net (fo=1, routed)           0.000    17.493    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/dtCnt1_carry__1_i_43_n_0
    SLICE_X8Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.610 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/dtCnt1_carry__1_i_15/CO[3]
                         net (fo=1, routed)           0.000    17.610    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/dtCnt1_carry__1_i_15_n_0
    SLICE_X8Y32          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.767 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/dtCnt1_carry__1_i_6/CO[1]
                         net (fo=36, routed)          0.876    18.643    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/dtCnt1_carry__1_i_6_n_2
    SLICE_X7Y25          LUT3 (Prop_lut3_I0_O)        0.332    18.975 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1131/O
                         net (fo=1, routed)           0.000    18.975    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1131_n_0
    SLICE_X7Y25          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.525 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_970/CO[3]
                         net (fo=1, routed)           0.000    19.525    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_970_n_0
    SLICE_X7Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.639 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_814/CO[3]
                         net (fo=1, routed)           0.000    19.639    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_814_n_0
    SLICE_X7Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.753 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_663/CO[3]
                         net (fo=1, routed)           0.000    19.753    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_663_n_0
    SLICE_X7Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.867 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_517/CO[3]
                         net (fo=1, routed)           0.000    19.867    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_517_n_0
    SLICE_X7Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.981 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_376/CO[3]
                         net (fo=1, routed)           0.000    19.981    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_376_n_0
    SLICE_X7Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.095 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_245/CO[3]
                         net (fo=1, routed)           0.000    20.095    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_245_n_0
    SLICE_X7Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.209 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_240/CO[3]
                         net (fo=1, routed)           0.000    20.209    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_240_n_0
    SLICE_X7Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.323 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/dtCnt1_carry__1_i_24/CO[3]
                         net (fo=1, routed)           0.000    20.323    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/dtCnt1_carry__1_i_24_n_0
    SLICE_X7Y33          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.480 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/dtCnt1_carry__1_i_9/CO[1]
                         net (fo=36, routed)          0.872    21.352    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/dtCnt1_carry__1_i_9_n_2
    SLICE_X6Y30          LUT3 (Prop_lut3_I0_O)        0.329    21.681 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1128/O
                         net (fo=1, routed)           0.000    21.681    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1128_n_0
    SLICE_X6Y30          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    22.214 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_965/CO[3]
                         net (fo=1, routed)           0.000    22.214    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_965_n_0
    SLICE_X6Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.331 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_809/CO[3]
                         net (fo=1, routed)           0.000    22.331    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_809_n_0
    SLICE_X6Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.448 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_658/CO[3]
                         net (fo=1, routed)           0.000    22.448    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_658_n_0
    SLICE_X6Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.565 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_512/CO[3]
                         net (fo=1, routed)           0.000    22.565    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_512_n_0
    SLICE_X6Y34          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.682 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_371/CO[3]
                         net (fo=1, routed)           0.000    22.682    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_371_n_0
    SLICE_X6Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.799 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_235/CO[3]
                         net (fo=1, routed)           0.000    22.799    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_235_n_0
    SLICE_X6Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.916 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_109/CO[3]
                         net (fo=1, routed)           0.000    22.916    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_109_n_0
    SLICE_X6Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.033 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_106/CO[3]
                         net (fo=1, routed)           0.000    23.033    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_106_n_0
    SLICE_X6Y38          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.190 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/dtCnt1_carry__1_i_10/CO[1]
                         net (fo=36, routed)          1.238    24.428    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/dtCnt1_carry__1_i_10_n_2
    SLICE_X14Y32         LUT3 (Prop_lut3_I0_O)        0.332    24.760 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1125/O
                         net (fo=1, routed)           0.000    24.760    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1125_n_0
    SLICE_X14Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.310 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_960/CO[3]
                         net (fo=1, routed)           0.000    25.310    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_960_n_0
    SLICE_X14Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.424 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_804/CO[3]
                         net (fo=1, routed)           0.000    25.424    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_804_n_0
    SLICE_X14Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.538 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_653/CO[3]
                         net (fo=1, routed)           0.000    25.538    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_653_n_0
    SLICE_X14Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.652 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_507/CO[3]
                         net (fo=1, routed)           0.000    25.652    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_507_n_0
    SLICE_X14Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.766 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_366/CO[3]
                         net (fo=1, routed)           0.000    25.766    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_366_n_0
    SLICE_X14Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.880 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_230/CO[3]
                         net (fo=1, routed)           0.000    25.880    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_230_n_0
    SLICE_X14Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.994 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_101/CO[3]
                         net (fo=1, routed)           0.000    25.994    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_101_n_0
    SLICE_X14Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.108 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_29/CO[3]
                         net (fo=1, routed)           0.000    26.108    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_29_n_0
    SLICE_X14Y40         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.265 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_28/CO[1]
                         net (fo=36, routed)          1.022    27.287    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_28_n_2
    SLICE_X15Y31         LUT3 (Prop_lut3_I0_O)        0.329    27.616 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1122/O
                         net (fo=1, routed)           0.000    27.616    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1122_n_0
    SLICE_X15Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.166 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_959/CO[3]
                         net (fo=1, routed)           0.000    28.166    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_959_n_0
    SLICE_X15Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.280 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_803/CO[3]
                         net (fo=1, routed)           0.000    28.280    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_803_n_0
    SLICE_X15Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.394 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_652/CO[3]
                         net (fo=1, routed)           0.000    28.394    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_652_n_0
    SLICE_X15Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.508 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_506/CO[3]
                         net (fo=1, routed)           0.000    28.508    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_506_n_0
    SLICE_X15Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.622 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_365/CO[3]
                         net (fo=1, routed)           0.000    28.622    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_365_n_0
    SLICE_X15Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.736 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_229/CO[3]
                         net (fo=1, routed)           0.000    28.736    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_229_n_0
    SLICE_X15Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.850 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_100/CO[3]
                         net (fo=1, routed)           0.000    28.850    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_100_n_0
    SLICE_X15Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.964 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_27/CO[3]
                         net (fo=1, routed)           0.000    28.964    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_27_n_0
    SLICE_X15Y39         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    29.121 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_2/CO[1]
                         net (fo=37, routed)          1.081    30.202    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_2_n_2
    SLICE_X16Y31         LUT3 (Prop_lut3_I0_O)        0.329    30.531 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1161/O
                         net (fo=1, routed)           0.000    30.531    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1161_n_0
    SLICE_X16Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    31.064 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1005/CO[3]
                         net (fo=1, routed)           0.000    31.064    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1005_n_0
    SLICE_X16Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.181 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_844/CO[3]
                         net (fo=1, routed)           0.000    31.181    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_844_n_0
    SLICE_X16Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.298 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_688/CO[3]
                         net (fo=1, routed)           0.000    31.298    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_688_n_0
    SLICE_X16Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.415 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_537/CO[3]
                         net (fo=1, routed)           0.000    31.415    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_537_n_0
    SLICE_X16Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.532 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_391/CO[3]
                         net (fo=1, routed)           0.000    31.532    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_391_n_0
    SLICE_X16Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.649 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_250/CO[3]
                         net (fo=1, routed)           0.000    31.649    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_250_n_0
    SLICE_X16Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.766 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_114/CO[3]
                         net (fo=1, routed)           0.000    31.766    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_114_n_0
    SLICE_X16Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.883 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_32/CO[3]
                         net (fo=1, routed)           0.000    31.883    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_32_n_0
    SLICE_X16Y39         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    32.040 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_3/CO[1]
                         net (fo=37, routed)          1.007    33.047    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_3_n_2
    SLICE_X18Y31         LUT3 (Prop_lut3_I0_O)        0.332    33.379 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1164/O
                         net (fo=1, routed)           0.000    33.379    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1164_n_0
    SLICE_X18Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.929 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1010/CO[3]
                         net (fo=1, routed)           0.000    33.929    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1010_n_0
    SLICE_X18Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.043 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_849/CO[3]
                         net (fo=1, routed)           0.000    34.043    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_849_n_0
    SLICE_X18Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.157 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_693/CO[3]
                         net (fo=1, routed)           0.000    34.157    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_693_n_0
    SLICE_X18Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.271 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_542/CO[3]
                         net (fo=1, routed)           0.000    34.271    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_542_n_0
    SLICE_X18Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.385 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_396/CO[3]
                         net (fo=1, routed)           0.000    34.385    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_396_n_0
    SLICE_X18Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.499 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_255/CO[3]
                         net (fo=1, routed)           0.000    34.499    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_255_n_0
    SLICE_X18Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.613 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_119/CO[3]
                         net (fo=1, routed)           0.000    34.613    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_119_n_0
    SLICE_X18Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.727 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_35/CO[3]
                         net (fo=1, routed)           0.000    34.727    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_35_n_0
    SLICE_X18Y39         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.884 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_4/CO[1]
                         net (fo=37, routed)          0.906    35.790    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_4_n_2
    SLICE_X19Y32         LUT3 (Prop_lut3_I0_O)        0.329    36.119 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1167/O
                         net (fo=1, routed)           0.000    36.119    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1167_n_0
    SLICE_X19Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    36.669 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1015/CO[3]
                         net (fo=1, routed)           0.000    36.669    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1015_n_0
    SLICE_X19Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.783 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_854/CO[3]
                         net (fo=1, routed)           0.000    36.783    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_854_n_0
    SLICE_X19Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.897 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_698/CO[3]
                         net (fo=1, routed)           0.000    36.897    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_698_n_0
    SLICE_X19Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.011 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_547/CO[3]
                         net (fo=1, routed)           0.000    37.011    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_547_n_0
    SLICE_X19Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.125 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_401/CO[3]
                         net (fo=1, routed)           0.000    37.125    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_401_n_0
    SLICE_X19Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.239 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_260/CO[3]
                         net (fo=1, routed)           0.000    37.239    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_260_n_0
    SLICE_X19Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.353 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_124/CO[3]
                         net (fo=1, routed)           0.000    37.353    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_124_n_0
    SLICE_X19Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.467 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_38/CO[3]
                         net (fo=1, routed)           0.000    37.467    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_38_n_0
    SLICE_X19Y40         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.624 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_5/CO[1]
                         net (fo=37, routed)          0.785    38.409    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_5_n_2
    SLICE_X20Y36         LUT3 (Prop_lut3_I0_O)        0.329    38.738 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1170/O
                         net (fo=1, routed)           0.000    38.738    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1170_n_0
    SLICE_X20Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    39.271 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1020/CO[3]
                         net (fo=1, routed)           0.000    39.271    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1020_n_0
    SLICE_X20Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.388 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_859/CO[3]
                         net (fo=1, routed)           0.000    39.388    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_859_n_0
    SLICE_X20Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.505 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_703/CO[3]
                         net (fo=1, routed)           0.000    39.505    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_703_n_0
    SLICE_X20Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.622 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_552/CO[3]
                         net (fo=1, routed)           0.000    39.622    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_552_n_0
    SLICE_X20Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.739 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_406/CO[3]
                         net (fo=1, routed)           0.000    39.739    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_406_n_0
    SLICE_X20Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.856 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_265/CO[3]
                         net (fo=1, routed)           0.000    39.856    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_265_n_0
    SLICE_X20Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.973 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_129/CO[3]
                         net (fo=1, routed)           0.000    39.973    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_129_n_0
    SLICE_X20Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.090 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_41/CO[3]
                         net (fo=1, routed)           0.000    40.090    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_41_n_0
    SLICE_X20Y44         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    40.247 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_6/CO[1]
                         net (fo=37, routed)          0.987    41.234    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_6_n_2
    SLICE_X12Y43         LUT3 (Prop_lut3_I0_O)        0.332    41.566 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1173/O
                         net (fo=1, routed)           0.000    41.566    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1173_n_0
    SLICE_X12Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    42.099 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1025/CO[3]
                         net (fo=1, routed)           0.000    42.099    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1025_n_0
    SLICE_X12Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.216 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_864/CO[3]
                         net (fo=1, routed)           0.000    42.216    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_864_n_0
    SLICE_X12Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.333 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_708/CO[3]
                         net (fo=1, routed)           0.000    42.333    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_708_n_0
    SLICE_X12Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.450 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_557/CO[3]
                         net (fo=1, routed)           0.000    42.450    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_557_n_0
    SLICE_X12Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.567 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_411/CO[3]
                         net (fo=1, routed)           0.000    42.567    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_411_n_0
    SLICE_X12Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.684 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_270/CO[3]
                         net (fo=1, routed)           0.000    42.684    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_270_n_0
    SLICE_X12Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.801 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_134/CO[3]
                         net (fo=1, routed)           0.001    42.802    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_134_n_0
    SLICE_X12Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.919 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_44/CO[3]
                         net (fo=1, routed)           0.000    42.919    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_44_n_0
    SLICE_X12Y51         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    43.076 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_7/CO[1]
                         net (fo=37, routed)          1.174    44.250    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_7_n_2
    SLICE_X7Y43          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    45.038 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1030/CO[3]
                         net (fo=1, routed)           0.000    45.038    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1030_n_0
    SLICE_X7Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.152 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_869/CO[3]
                         net (fo=1, routed)           0.000    45.152    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_869_n_0
    SLICE_X7Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.266 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_713/CO[3]
                         net (fo=1, routed)           0.000    45.266    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_713_n_0
    SLICE_X7Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.380 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_562/CO[3]
                         net (fo=1, routed)           0.000    45.380    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_562_n_0
    SLICE_X7Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.494 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_416/CO[3]
                         net (fo=1, routed)           0.000    45.494    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_416_n_0
    SLICE_X7Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.608 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_275/CO[3]
                         net (fo=1, routed)           0.000    45.608    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_275_n_0
    SLICE_X7Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.722 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_139/CO[3]
                         net (fo=1, routed)           0.001    45.723    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_139_n_0
    SLICE_X7Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.837 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_47/CO[3]
                         net (fo=1, routed)           0.000    45.837    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_47_n_0
    SLICE_X7Y51          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    45.994 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_8/CO[1]
                         net (fo=37, routed)          0.857    46.851    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_8_n_2
    SLICE_X6Y44          LUT3 (Prop_lut3_I0_O)        0.329    47.180 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1179/O
                         net (fo=1, routed)           0.000    47.180    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1179_n_0
    SLICE_X6Y44          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    47.713 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1035/CO[3]
                         net (fo=1, routed)           0.000    47.713    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1035_n_0
    SLICE_X6Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.830 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_874/CO[3]
                         net (fo=1, routed)           0.000    47.830    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_874_n_0
    SLICE_X6Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.947 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_718/CO[3]
                         net (fo=1, routed)           0.000    47.947    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_718_n_0
    SLICE_X6Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.064 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_567/CO[3]
                         net (fo=1, routed)           0.000    48.064    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_567_n_0
    SLICE_X6Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.181 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_421/CO[3]
                         net (fo=1, routed)           0.000    48.181    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_421_n_0
    SLICE_X6Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.298 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_280/CO[3]
                         net (fo=1, routed)           0.001    48.299    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_280_n_0
    SLICE_X6Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.416 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_144/CO[3]
                         net (fo=1, routed)           0.000    48.416    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_144_n_0
    SLICE_X6Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.533 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_50/CO[3]
                         net (fo=1, routed)           0.000    48.533    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_50_n_0
    SLICE_X6Y52          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    48.690 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_9/CO[1]
                         net (fo=37, routed)          0.851    49.541    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_9_n_2
    SLICE_X5Y45          LUT3 (Prop_lut3_I0_O)        0.332    49.873 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1182/O
                         net (fo=1, routed)           0.000    49.873    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1182_n_0
    SLICE_X5Y45          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    50.423 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1040/CO[3]
                         net (fo=1, routed)           0.000    50.423    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1040_n_0
    SLICE_X5Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.537 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_879/CO[3]
                         net (fo=1, routed)           0.000    50.537    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_879_n_0
    SLICE_X5Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.651 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_723/CO[3]
                         net (fo=1, routed)           0.000    50.651    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_723_n_0
    SLICE_X5Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.765 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_572/CO[3]
                         net (fo=1, routed)           0.000    50.765    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_572_n_0
    SLICE_X5Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.879 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_426/CO[3]
                         net (fo=1, routed)           0.001    50.880    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_426_n_0
    SLICE_X5Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.994 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_285/CO[3]
                         net (fo=1, routed)           0.000    50.994    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_285_n_0
    SLICE_X5Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.108 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_149/CO[3]
                         net (fo=1, routed)           0.000    51.108    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_149_n_0
    SLICE_X5Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.222 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_53/CO[3]
                         net (fo=1, routed)           0.000    51.222    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_53_n_0
    SLICE_X5Y53          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    51.379 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_10/CO[1]
                         net (fo=37, routed)          1.067    52.446    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_10_n_2
    SLICE_X4Y42          LUT3 (Prop_lut3_I0_O)        0.329    52.775 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1185/O
                         net (fo=1, routed)           0.000    52.775    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1185_n_0
    SLICE_X4Y42          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    53.308 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1045/CO[3]
                         net (fo=1, routed)           0.000    53.308    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1045_n_0
    SLICE_X4Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.425 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_884/CO[3]
                         net (fo=1, routed)           0.000    53.425    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_884_n_0
    SLICE_X4Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.542 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_728/CO[3]
                         net (fo=1, routed)           0.000    53.542    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_728_n_0
    SLICE_X4Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.659 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_577/CO[3]
                         net (fo=1, routed)           0.000    53.659    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_577_n_0
    SLICE_X4Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.776 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_431/CO[3]
                         net (fo=1, routed)           0.000    53.776    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_431_n_0
    SLICE_X4Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.893 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_290/CO[3]
                         net (fo=1, routed)           0.000    53.893    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_290_n_0
    SLICE_X4Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.010 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_154/CO[3]
                         net (fo=1, routed)           0.000    54.010    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_154_n_0
    SLICE_X4Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.127 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_56/CO[3]
                         net (fo=1, routed)           0.001    54.127    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_56_n_0
    SLICE_X4Y50          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    54.284 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_11/CO[1]
                         net (fo=37, routed)          1.095    55.379    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_11_n_2
    SLICE_X3Y37          LUT3 (Prop_lut3_I0_O)        0.332    55.711 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1188/O
                         net (fo=1, routed)           0.000    55.711    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1188_n_0
    SLICE_X3Y37          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    56.261 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1050/CO[3]
                         net (fo=1, routed)           0.000    56.261    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1050_n_0
    SLICE_X3Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.375 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_889/CO[3]
                         net (fo=1, routed)           0.000    56.375    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_889_n_0
    SLICE_X3Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.489 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_733/CO[3]
                         net (fo=1, routed)           0.000    56.489    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_733_n_0
    SLICE_X3Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.603 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_582/CO[3]
                         net (fo=1, routed)           0.000    56.603    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_582_n_0
    SLICE_X3Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.717 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_436/CO[3]
                         net (fo=1, routed)           0.000    56.717    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_436_n_0
    SLICE_X3Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.831 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_295/CO[3]
                         net (fo=1, routed)           0.000    56.831    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_295_n_0
    SLICE_X3Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.945 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_159/CO[3]
                         net (fo=1, routed)           0.000    56.945    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_159_n_0
    SLICE_X3Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.059 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_59/CO[3]
                         net (fo=1, routed)           0.000    57.059    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_59_n_0
    SLICE_X3Y45          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    57.216 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_12/CO[1]
                         net (fo=37, routed)          0.997    58.213    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_12_n_2
    SLICE_X0Y36          LUT3 (Prop_lut3_I0_O)        0.329    58.542 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1191/O
                         net (fo=1, routed)           0.000    58.542    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1191_n_0
    SLICE_X0Y36          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    59.075 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1055/CO[3]
                         net (fo=1, routed)           0.000    59.075    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1055_n_0
    SLICE_X0Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.192 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_894/CO[3]
                         net (fo=1, routed)           0.000    59.192    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_894_n_0
    SLICE_X0Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.309 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_738/CO[3]
                         net (fo=1, routed)           0.000    59.309    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_738_n_0
    SLICE_X0Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.426 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_587/CO[3]
                         net (fo=1, routed)           0.000    59.426    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_587_n_0
    SLICE_X0Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.543 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_441/CO[3]
                         net (fo=1, routed)           0.000    59.543    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_441_n_0
    SLICE_X0Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.660 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_300/CO[3]
                         net (fo=1, routed)           0.000    59.660    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_300_n_0
    SLICE_X0Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.777 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_164/CO[3]
                         net (fo=1, routed)           0.000    59.777    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_164_n_0
    SLICE_X0Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.894 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_62/CO[3]
                         net (fo=1, routed)           0.000    59.894    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_62_n_0
    SLICE_X0Y44          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    60.051 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_13/CO[1]
                         net (fo=37, routed)          1.102    61.152    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_13_n_2
    SLICE_X2Y34          LUT3 (Prop_lut3_I0_O)        0.332    61.484 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1194/O
                         net (fo=1, routed)           0.000    61.484    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1194_n_0
    SLICE_X2Y34          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    62.034 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1060/CO[3]
                         net (fo=1, routed)           0.000    62.034    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1060_n_0
    SLICE_X2Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.148 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_899/CO[3]
                         net (fo=1, routed)           0.000    62.148    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_899_n_0
    SLICE_X2Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.262 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_743/CO[3]
                         net (fo=1, routed)           0.000    62.262    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_743_n_0
    SLICE_X2Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.376 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_592/CO[3]
                         net (fo=1, routed)           0.000    62.376    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_592_n_0
    SLICE_X2Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.490 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_446/CO[3]
                         net (fo=1, routed)           0.000    62.490    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_446_n_0
    SLICE_X2Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.604 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_305/CO[3]
                         net (fo=1, routed)           0.000    62.604    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_305_n_0
    SLICE_X2Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.718 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_169/CO[3]
                         net (fo=1, routed)           0.000    62.718    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_169_n_0
    SLICE_X2Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.832 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_65/CO[3]
                         net (fo=1, routed)           0.000    62.832    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_65_n_0
    SLICE_X2Y42          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    62.989 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_14/CO[1]
                         net (fo=37, routed)          1.074    64.063    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_14_n_2
    SLICE_X4Y33          LUT3 (Prop_lut3_I0_O)        0.329    64.392 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1197/O
                         net (fo=1, routed)           0.000    64.392    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1197_n_0
    SLICE_X4Y33          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    64.925 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1065/CO[3]
                         net (fo=1, routed)           0.000    64.925    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1065_n_0
    SLICE_X4Y34          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.042 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_904/CO[3]
                         net (fo=1, routed)           0.000    65.042    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_904_n_0
    SLICE_X4Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.159 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_748/CO[3]
                         net (fo=1, routed)           0.000    65.159    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_748_n_0
    SLICE_X4Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.276 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_597/CO[3]
                         net (fo=1, routed)           0.000    65.276    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_597_n_0
    SLICE_X4Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.393 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_451/CO[3]
                         net (fo=1, routed)           0.000    65.393    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_451_n_0
    SLICE_X4Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.510 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_310/CO[3]
                         net (fo=1, routed)           0.000    65.510    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_310_n_0
    SLICE_X4Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.627 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_174/CO[3]
                         net (fo=1, routed)           0.000    65.627    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_174_n_0
    SLICE_X4Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.744 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_68/CO[3]
                         net (fo=1, routed)           0.000    65.744    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_68_n_0
    SLICE_X4Y41          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    65.901 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_15/CO[1]
                         net (fo=37, routed)          1.105    67.007    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_15_n_2
    SLICE_X7Y34          LUT3 (Prop_lut3_I0_O)        0.332    67.339 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1200/O
                         net (fo=1, routed)           0.000    67.339    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1200_n_0
    SLICE_X7Y34          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    67.889 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1070/CO[3]
                         net (fo=1, routed)           0.000    67.889    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1070_n_0
    SLICE_X7Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.003 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_909/CO[3]
                         net (fo=1, routed)           0.000    68.003    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_909_n_0
    SLICE_X7Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.117 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_753/CO[3]
                         net (fo=1, routed)           0.000    68.117    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_753_n_0
    SLICE_X7Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.231 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_602/CO[3]
                         net (fo=1, routed)           0.000    68.231    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_602_n_0
    SLICE_X7Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.345 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_456/CO[3]
                         net (fo=1, routed)           0.000    68.345    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_456_n_0
    SLICE_X7Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.459 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_315/CO[3]
                         net (fo=1, routed)           0.000    68.459    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_315_n_0
    SLICE_X7Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.573 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_179/CO[3]
                         net (fo=1, routed)           0.000    68.573    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_179_n_0
    SLICE_X7Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.687 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_71/CO[3]
                         net (fo=1, routed)           0.000    68.687    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_71_n_0
    SLICE_X7Y42          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    68.844 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_16/CO[1]
                         net (fo=37, routed)          0.939    69.783    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_16_n_2
    SLICE_X8Y35          LUT3 (Prop_lut3_I0_O)        0.329    70.112 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1203/O
                         net (fo=1, routed)           0.000    70.112    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1203_n_0
    SLICE_X8Y35          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    70.645 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1075/CO[3]
                         net (fo=1, routed)           0.000    70.645    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1075_n_0
    SLICE_X8Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.762 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_914/CO[3]
                         net (fo=1, routed)           0.000    70.762    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_914_n_0
    SLICE_X8Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.879 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_758/CO[3]
                         net (fo=1, routed)           0.000    70.879    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_758_n_0
    SLICE_X8Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.996 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_607/CO[3]
                         net (fo=1, routed)           0.000    70.996    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_607_n_0
    SLICE_X8Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.113 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_461/CO[3]
                         net (fo=1, routed)           0.000    71.113    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_461_n_0
    SLICE_X8Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.230 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_320/CO[3]
                         net (fo=1, routed)           0.000    71.230    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_320_n_0
    SLICE_X8Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.347 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_184/CO[3]
                         net (fo=1, routed)           0.000    71.347    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_184_n_0
    SLICE_X8Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.464 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_74/CO[3]
                         net (fo=1, routed)           0.000    71.464    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_74_n_0
    SLICE_X8Y43          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    71.621 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_17/CO[1]
                         net (fo=37, routed)          0.889    72.509    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_17_n_2
    SLICE_X9Y38          LUT3 (Prop_lut3_I0_O)        0.332    72.841 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1206/O
                         net (fo=1, routed)           0.000    72.841    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1206_n_0
    SLICE_X9Y38          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    73.391 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1080/CO[3]
                         net (fo=1, routed)           0.000    73.391    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1080_n_0
    SLICE_X9Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.505 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_919/CO[3]
                         net (fo=1, routed)           0.000    73.505    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_919_n_0
    SLICE_X9Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.619 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_763/CO[3]
                         net (fo=1, routed)           0.000    73.619    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_763_n_0
    SLICE_X9Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.733 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_612/CO[3]
                         net (fo=1, routed)           0.000    73.733    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_612_n_0
    SLICE_X9Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.847 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_466/CO[3]
                         net (fo=1, routed)           0.000    73.847    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_466_n_0
    SLICE_X9Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.961 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_325/CO[3]
                         net (fo=1, routed)           0.000    73.961    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_325_n_0
    SLICE_X9Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.075 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_189/CO[3]
                         net (fo=1, routed)           0.000    74.075    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_189_n_0
    SLICE_X9Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.189 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_77/CO[3]
                         net (fo=1, routed)           0.000    74.189    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_77_n_0
    SLICE_X9Y46          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    74.346 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_18/CO[1]
                         net (fo=37, routed)          1.241    75.587    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_18_n_2
    SLICE_X9Y29          LUT3 (Prop_lut3_I0_O)        0.329    75.916 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1088/O
                         net (fo=1, routed)           0.000    75.916    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1088_n_0
    SLICE_X9Y29          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    76.466 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_924/CO[3]
                         net (fo=1, routed)           0.000    76.466    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_924_n_0
    SLICE_X9Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.580 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_768/CO[3]
                         net (fo=1, routed)           0.000    76.580    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_768_n_0
    SLICE_X9Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.694 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_617/CO[3]
                         net (fo=1, routed)           0.000    76.694    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_617_n_0
    SLICE_X9Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.808 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_471/CO[3]
                         net (fo=1, routed)           0.000    76.808    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_471_n_0
    SLICE_X9Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.922 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_330/CO[3]
                         net (fo=1, routed)           0.000    76.922    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_330_n_0
    SLICE_X9Y34          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.036 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_194/CO[3]
                         net (fo=1, routed)           0.000    77.036    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_194_n_0
    SLICE_X9Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.150 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_80/CO[3]
                         net (fo=1, routed)           0.000    77.150    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_80_n_0
    SLICE_X9Y36          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    77.307 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_19/CO[1]
                         net (fo=37, routed)          0.714    78.021    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_19_n_2
    SLICE_X10Y34         LUT3 (Prop_lut3_I0_O)        0.329    78.350 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1212/O
                         net (fo=1, routed)           0.000    78.350    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1212_n_0
    SLICE_X10Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    78.883 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1090/CO[3]
                         net (fo=1, routed)           0.000    78.883    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1090_n_0
    SLICE_X10Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.000 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_929/CO[3]
                         net (fo=1, routed)           0.000    79.000    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_929_n_0
    SLICE_X10Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.117 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_773/CO[3]
                         net (fo=1, routed)           0.000    79.117    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_773_n_0
    SLICE_X10Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.234 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_622/CO[3]
                         net (fo=1, routed)           0.000    79.234    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_622_n_0
    SLICE_X10Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.351 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_476/CO[3]
                         net (fo=1, routed)           0.000    79.351    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_476_n_0
    SLICE_X10Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.468 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_335/CO[3]
                         net (fo=1, routed)           0.000    79.468    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_335_n_0
    SLICE_X10Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.585 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_199/CO[3]
                         net (fo=1, routed)           0.000    79.585    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_199_n_0
    SLICE_X10Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.702 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_83/CO[3]
                         net (fo=1, routed)           0.000    79.702    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_83_n_0
    SLICE_X10Y42         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    79.859 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_20/CO[1]
                         net (fo=37, routed)          0.938    80.797    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_20_n_2
    SLICE_X12Y34         LUT3 (Prop_lut3_I0_O)        0.332    81.129 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1215/O
                         net (fo=1, routed)           0.000    81.129    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1215_n_0
    SLICE_X12Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    81.662 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1095/CO[3]
                         net (fo=1, routed)           0.000    81.662    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1095_n_0
    SLICE_X12Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.779 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_934/CO[3]
                         net (fo=1, routed)           0.000    81.779    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_934_n_0
    SLICE_X12Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.896 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_778/CO[3]
                         net (fo=1, routed)           0.000    81.896    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_778_n_0
    SLICE_X12Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.013 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_627/CO[3]
                         net (fo=1, routed)           0.000    82.013    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_627_n_0
    SLICE_X12Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.130 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_481/CO[3]
                         net (fo=1, routed)           0.000    82.130    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_481_n_0
    SLICE_X12Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.247 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_340/CO[3]
                         net (fo=1, routed)           0.000    82.247    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_340_n_0
    SLICE_X12Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.364 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_204/CO[3]
                         net (fo=1, routed)           0.000    82.364    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_204_n_0
    SLICE_X12Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.481 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_86/CO[3]
                         net (fo=1, routed)           0.000    82.481    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_86_n_0
    SLICE_X12Y42         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    82.638 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_21/CO[1]
                         net (fo=37, routed)          0.934    83.572    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_21_n_2
    SLICE_X11Y36         LUT3 (Prop_lut3_I0_O)        0.332    83.904 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1218/O
                         net (fo=1, routed)           0.000    83.904    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1218_n_0
    SLICE_X11Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    84.454 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1100/CO[3]
                         net (fo=1, routed)           0.000    84.454    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1100_n_0
    SLICE_X11Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.568 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_939/CO[3]
                         net (fo=1, routed)           0.000    84.568    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_939_n_0
    SLICE_X11Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.682 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_783/CO[3]
                         net (fo=1, routed)           0.000    84.682    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_783_n_0
    SLICE_X11Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.796 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_632/CO[3]
                         net (fo=1, routed)           0.000    84.796    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_632_n_0
    SLICE_X11Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.910 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_486/CO[3]
                         net (fo=1, routed)           0.000    84.910    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_486_n_0
    SLICE_X11Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.024 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_345/CO[3]
                         net (fo=1, routed)           0.000    85.024    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_345_n_0
    SLICE_X11Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.138 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_209/CO[3]
                         net (fo=1, routed)           0.000    85.138    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_209_n_0
    SLICE_X11Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.252 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_89/CO[3]
                         net (fo=1, routed)           0.000    85.252    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_89_n_0
    SLICE_X11Y44         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    85.409 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_22/CO[1]
                         net (fo=37, routed)          1.107    86.516    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_22_n_2
    SLICE_X5Y36          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    87.301 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1105/CO[3]
                         net (fo=1, routed)           0.000    87.301    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1105_n_0
    SLICE_X5Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.415 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_944/CO[3]
                         net (fo=1, routed)           0.000    87.415    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_944_n_0
    SLICE_X5Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.529 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_788/CO[3]
                         net (fo=1, routed)           0.000    87.529    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_788_n_0
    SLICE_X5Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.643 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_637/CO[3]
                         net (fo=1, routed)           0.000    87.643    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_637_n_0
    SLICE_X5Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.757 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_491/CO[3]
                         net (fo=1, routed)           0.000    87.757    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_491_n_0
    SLICE_X5Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.871 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_350/CO[3]
                         net (fo=1, routed)           0.000    87.871    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_350_n_0
    SLICE_X5Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.985 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_214/CO[3]
                         net (fo=1, routed)           0.000    87.985    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_214_n_0
    SLICE_X5Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.099 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_92/CO[3]
                         net (fo=1, routed)           0.000    88.099    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_92_n_0
    SLICE_X5Y44          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    88.256 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_23/CO[1]
                         net (fo=37, routed)          0.724    88.980    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_23_n_2
    SLICE_X1Y43          LUT3 (Prop_lut3_I0_O)        0.329    89.309 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1224/O
                         net (fo=1, routed)           0.000    89.309    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1224_n_0
    SLICE_X1Y43          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    89.859 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1110/CO[3]
                         net (fo=1, routed)           0.000    89.859    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1110_n_0
    SLICE_X1Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.973 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_949/CO[3]
                         net (fo=1, routed)           0.000    89.973    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_949_n_0
    SLICE_X1Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.087 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_793/CO[3]
                         net (fo=1, routed)           0.000    90.087    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_793_n_0
    SLICE_X1Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.201 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_642/CO[3]
                         net (fo=1, routed)           0.000    90.201    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_642_n_0
    SLICE_X1Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.315 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_496/CO[3]
                         net (fo=1, routed)           0.000    90.315    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_496_n_0
    SLICE_X1Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.429 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_355/CO[3]
                         net (fo=1, routed)           0.000    90.429    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_355_n_0
    SLICE_X1Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.543 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_219/CO[3]
                         net (fo=1, routed)           0.001    90.543    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_219_n_0
    SLICE_X1Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.657 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_95/CO[3]
                         net (fo=1, routed)           0.000    90.657    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_95_n_0
    SLICE_X1Y51          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    90.814 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_24/CO[1]
                         net (fo=37, routed)          0.878    91.693    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_24_n_2
    SLICE_X2Y45          LUT3 (Prop_lut3_I0_O)        0.329    92.022 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1228/O
                         net (fo=1, routed)           0.000    92.022    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1228_n_0
    SLICE_X2Y45          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    92.554 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1115/CO[3]
                         net (fo=1, routed)           0.000    92.554    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1115_n_0
    SLICE_X2Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.668 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_954/CO[3]
                         net (fo=1, routed)           0.000    92.668    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_954_n_0
    SLICE_X2Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.782 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_798/CO[3]
                         net (fo=1, routed)           0.000    92.782    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_798_n_0
    SLICE_X2Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.896 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_647/CO[3]
                         net (fo=1, routed)           0.000    92.896    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_647_n_0
    SLICE_X2Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.010 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_501/CO[3]
                         net (fo=1, routed)           0.001    93.010    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_501_n_0
    SLICE_X2Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.124 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_360/CO[3]
                         net (fo=1, routed)           0.000    93.124    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_360_n_0
    SLICE_X2Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.238 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_224/CO[3]
                         net (fo=1, routed)           0.000    93.238    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_224_n_0
    SLICE_X2Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.352 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_98/CO[3]
                         net (fo=1, routed)           0.000    93.352    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_98_n_0
    SLICE_X2Y53          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    93.623 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_25/CO[0]
                         net (fo=2, routed)           1.052    94.675    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_25_n_3
    SLICE_X8Y45          LUT6 (Prop_lut6_I1_O)        0.373    95.048 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/dtCnt1_carry_i_4/O
                         net (fo=1, routed)           0.000    95.048    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/dtCnt1_carry_i_4_n_0
    SLICE_X8Y45          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    95.561 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/dtCnt1_carry/CO[3]
                         net (fo=1, routed)           0.000    95.561    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/dtCnt1_carry_n_0
    SLICE_X8Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    95.678 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/dtCnt1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    95.678    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/dtCnt1_carry__0_n_0
    SLICE_X8Y47          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    95.907 f  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/dtCnt1_carry__1/CO[2]
                         net (fo=33, routed)          0.825    96.732    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/load
    SLICE_X10Y44         LUT2 (Prop_lut2_I1_O)        0.310    97.042 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/i__carry_i_5/O
                         net (fo=1, routed)           0.000    97.042    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/i__carry_i_5_n_0
    SLICE_X10Y44         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    97.555 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/i_/i_/i__carry/CO[3]
                         net (fo=1, routed)           0.000    97.555    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/i_/i_/i__carry_n_0
    SLICE_X10Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    97.672 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/i_/i_/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    97.672    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/i_/i_/i__carry__0_n_0
    SLICE_X10Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    97.789 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/i_/i_/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    97.789    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/i_/i_/i__carry__1_n_0
    SLICE_X10Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    97.906 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/i_/i_/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000    97.906    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/i_/i_/i__carry__2_n_0
    SLICE_X10Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.023 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/i_/i_/i__carry__3/CO[3]
                         net (fo=1, routed)           0.000    98.023    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/i_/i_/i__carry__3_n_0
    SLICE_X10Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.140 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/i_/i_/i__carry__4/CO[3]
                         net (fo=1, routed)           0.001    98.141    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/i_/i_/i__carry__4_n_0
    SLICE_X10Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.258 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/i_/i_/i__carry__5/CO[3]
                         net (fo=1, routed)           0.000    98.258    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/i_/i_/i__carry__5_n_0
    SLICE_X10Y51         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    98.581 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/i_/i_/i__carry__6/O[1]
                         net (fo=1, routed)           0.000    98.581    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/i_/i_/i__carry__6_n_6
    SLICE_X10Y51         FDCE                                         r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/dtCnt_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.759    21.759    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.850 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=738, routed)         1.495    23.344    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/s00_axi_aclk
    SLICE_X10Y51         FDCE                                         r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/dtCnt_reg[29]/C
                         clock pessimism              0.282    23.626    
                         clock uncertainty           -0.302    23.324    
    SLICE_X10Y51         FDCE (Setup_fdce_C_D)        0.109    23.433    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/dtCnt_reg[29]
  -------------------------------------------------------------------
                         required time                         23.433    
                         arrival time                         -98.581    
  -------------------------------------------------------------------
                         slack                                -75.147    

Slack (VIOLATED) :        -75.139ns  (required time - arrival time)
  Source:                 design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/slv_reg2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/dtCnt_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        94.775ns  (logic 61.792ns (65.199%)  route 32.983ns (34.801%))
  Logic Levels:           328  (CARRY4=298 LUT2=2 LUT3=27 LUT6=1)
  Clock Path Skew:        -0.171ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.344ns = ( 23.344 - 20.000 ) 
    Source Clock Delay      (SCD):    3.798ns
    Clock Pessimism Removal (CPR):    0.282ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           2.031     2.031    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.132 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=738, routed)         1.666     3.798    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X12Y26         FDRE                                         r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/slv_reg2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y26         FDRE (Prop_fdre_C_Q)         0.518     4.316 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/slv_reg2_reg[0]/Q
                         net (fo=33, routed)          0.486     4.802    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/slv_reg2_reg[31][0]
    SLICE_X13Y26         LUT2 (Prop_lut2_I0_O)        0.124     4.926 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1158/O
                         net (fo=1, routed)           0.000     4.926    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1158_n_0
    SLICE_X13Y26         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.458 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1000/CO[3]
                         net (fo=1, routed)           0.000     5.458    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1000_n_0
    SLICE_X13Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.572 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_995/CO[3]
                         net (fo=1, routed)           0.000     5.572    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_995_n_0
    SLICE_X13Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.686 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/dtCnt1_carry__1_i_131/CO[3]
                         net (fo=1, routed)           0.000     5.686    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/dtCnt1_carry__1_i_131_n_0
    SLICE_X13Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.800 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/dtCnt1_carry__1_i_114/CO[3]
                         net (fo=1, routed)           0.000     5.800    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/dtCnt1_carry__1_i_114_n_0
    SLICE_X13Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.914 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/dtCnt1_carry__1_i_91/CO[3]
                         net (fo=1, routed)           0.000     5.914    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/dtCnt1_carry__1_i_91_n_0
    SLICE_X13Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.028 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/dtCnt1_carry__1_i_63/CO[3]
                         net (fo=1, routed)           0.000     6.028    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/dtCnt1_carry__1_i_63_n_0
    SLICE_X13Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.142 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/dtCnt1_carry__1_i_30/CO[3]
                         net (fo=1, routed)           0.000     6.142    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/dtCnt1_carry__1_i_30_n_0
    SLICE_X13Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.256 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/dtCnt1_carry__1_i_12/CO[3]
                         net (fo=1, routed)           0.000     6.256    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/dtCnt1_carry__1_i_12_n_0
    SLICE_X13Y34         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     6.527 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/dtCnt1_carry__1_i_5/CO[0]
                         net (fo=36, routed)          1.110     7.637    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/dtCnt1_carry__1_i_5_n_3
    SLICE_X12Y25         LUT3 (Prop_lut3_I0_O)        0.373     8.010 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1141/O
                         net (fo=1, routed)           0.000     8.010    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1141_n_0
    SLICE_X12Y25         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     8.386 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_990/CO[3]
                         net (fo=1, routed)           0.000     8.386    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_990_n_0
    SLICE_X12Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.503 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_839/CO[3]
                         net (fo=1, routed)           0.000     8.503    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_839_n_0
    SLICE_X12Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.620 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_834/CO[3]
                         net (fo=1, routed)           0.000     8.620    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_834_n_0
    SLICE_X12Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.737 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/dtCnt1_carry__1_i_113/CO[3]
                         net (fo=1, routed)           0.000     8.737    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/dtCnt1_carry__1_i_113_n_0
    SLICE_X12Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.854 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/dtCnt1_carry__1_i_90/CO[3]
                         net (fo=1, routed)           0.000     8.854    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/dtCnt1_carry__1_i_90_n_0
    SLICE_X12Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.971 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/dtCnt1_carry__1_i_62/CO[3]
                         net (fo=1, routed)           0.000     8.971    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/dtCnt1_carry__1_i_62_n_0
    SLICE_X12Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.088 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/dtCnt1_carry__1_i_29/CO[3]
                         net (fo=1, routed)           0.000     9.088    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/dtCnt1_carry__1_i_29_n_0
    SLICE_X12Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.205 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/dtCnt1_carry__1_i_11/CO[3]
                         net (fo=1, routed)           0.000     9.205    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/dtCnt1_carry__1_i_11_n_0
    SLICE_X12Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.362 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/dtCnt1_carry__1_i_4/CO[1]
                         net (fo=36, routed)          0.988    10.350    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/dtCnt1_carry__1_i_4_n_2
    SLICE_X11Y26         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    11.138 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_985/CO[3]
                         net (fo=1, routed)           0.000    11.138    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_985_n_0
    SLICE_X11Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.252 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_829/CO[3]
                         net (fo=1, routed)           0.000    11.252    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_829_n_0
    SLICE_X11Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.366 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_683/CO[3]
                         net (fo=1, routed)           0.000    11.366    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_683_n_0
    SLICE_X11Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.480 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_678/CO[3]
                         net (fo=1, routed)           0.000    11.480    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_678_n_0
    SLICE_X11Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.594 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/dtCnt1_carry__1_i_104/CO[3]
                         net (fo=1, routed)           0.000    11.594    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/dtCnt1_carry__1_i_104_n_0
    SLICE_X11Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.708 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/dtCnt1_carry__1_i_81/CO[3]
                         net (fo=1, routed)           0.000    11.708    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/dtCnt1_carry__1_i_81_n_0
    SLICE_X11Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.822 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/dtCnt1_carry__1_i_49/CO[3]
                         net (fo=1, routed)           0.000    11.822    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/dtCnt1_carry__1_i_49_n_0
    SLICE_X11Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.936 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/dtCnt1_carry__1_i_19/CO[3]
                         net (fo=1, routed)           0.000    11.936    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/dtCnt1_carry__1_i_19_n_0
    SLICE_X11Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    12.093 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/dtCnt1_carry__1_i_7/CO[1]
                         net (fo=36, routed)          0.921    13.014    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/dtCnt1_carry__1_i_7_n_2
    SLICE_X10Y25         LUT3 (Prop_lut3_I0_O)        0.329    13.343 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1137/O
                         net (fo=1, routed)           0.000    13.343    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1137_n_0
    SLICE_X10Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.876 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_980/CO[3]
                         net (fo=1, routed)           0.000    13.876    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_980_n_0
    SLICE_X10Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.993 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_824/CO[3]
                         net (fo=1, routed)           0.000    13.993    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_824_n_0
    SLICE_X10Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.110 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_673/CO[3]
                         net (fo=1, routed)           0.000    14.110    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_673_n_0
    SLICE_X10Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.227 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_532/CO[3]
                         net (fo=1, routed)           0.000    14.227    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_532_n_0
    SLICE_X10Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.344 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_527/CO[3]
                         net (fo=1, routed)           0.000    14.344    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_527_n_0
    SLICE_X10Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.461 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/dtCnt1_carry__1_i_76/CO[3]
                         net (fo=1, routed)           0.000    14.461    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/dtCnt1_carry__1_i_76_n_0
    SLICE_X10Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.578 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/dtCnt1_carry__1_i_44/CO[3]
                         net (fo=1, routed)           0.000    14.578    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/dtCnt1_carry__1_i_44_n_0
    SLICE_X10Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.695 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/dtCnt1_carry__1_i_16/CO[3]
                         net (fo=1, routed)           0.000    14.695    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/dtCnt1_carry__1_i_16_n_0
    SLICE_X10Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    14.852 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/dtCnt1_carry__1_i_8/CO[1]
                         net (fo=36, routed)          1.127    15.979    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/dtCnt1_carry__1_i_8_n_2
    SLICE_X8Y24          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803    16.782 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_975/CO[3]
                         net (fo=1, routed)           0.009    16.791    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_975_n_0
    SLICE_X8Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.908 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_819/CO[3]
                         net (fo=1, routed)           0.000    16.908    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_819_n_0
    SLICE_X8Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.025 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_668/CO[3]
                         net (fo=1, routed)           0.000    17.025    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_668_n_0
    SLICE_X8Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.142 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_522/CO[3]
                         net (fo=1, routed)           0.000    17.142    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_522_n_0
    SLICE_X8Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.259 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_386/CO[3]
                         net (fo=1, routed)           0.000    17.259    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_386_n_0
    SLICE_X8Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.376 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_381/CO[3]
                         net (fo=1, routed)           0.000    17.376    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_381_n_0
    SLICE_X8Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.493 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/dtCnt1_carry__1_i_43/CO[3]
                         net (fo=1, routed)           0.000    17.493    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/dtCnt1_carry__1_i_43_n_0
    SLICE_X8Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.610 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/dtCnt1_carry__1_i_15/CO[3]
                         net (fo=1, routed)           0.000    17.610    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/dtCnt1_carry__1_i_15_n_0
    SLICE_X8Y32          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.767 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/dtCnt1_carry__1_i_6/CO[1]
                         net (fo=36, routed)          0.876    18.643    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/dtCnt1_carry__1_i_6_n_2
    SLICE_X7Y25          LUT3 (Prop_lut3_I0_O)        0.332    18.975 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1131/O
                         net (fo=1, routed)           0.000    18.975    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1131_n_0
    SLICE_X7Y25          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.525 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_970/CO[3]
                         net (fo=1, routed)           0.000    19.525    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_970_n_0
    SLICE_X7Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.639 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_814/CO[3]
                         net (fo=1, routed)           0.000    19.639    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_814_n_0
    SLICE_X7Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.753 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_663/CO[3]
                         net (fo=1, routed)           0.000    19.753    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_663_n_0
    SLICE_X7Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.867 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_517/CO[3]
                         net (fo=1, routed)           0.000    19.867    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_517_n_0
    SLICE_X7Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.981 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_376/CO[3]
                         net (fo=1, routed)           0.000    19.981    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_376_n_0
    SLICE_X7Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.095 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_245/CO[3]
                         net (fo=1, routed)           0.000    20.095    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_245_n_0
    SLICE_X7Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.209 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_240/CO[3]
                         net (fo=1, routed)           0.000    20.209    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_240_n_0
    SLICE_X7Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.323 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/dtCnt1_carry__1_i_24/CO[3]
                         net (fo=1, routed)           0.000    20.323    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/dtCnt1_carry__1_i_24_n_0
    SLICE_X7Y33          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.480 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/dtCnt1_carry__1_i_9/CO[1]
                         net (fo=36, routed)          0.872    21.352    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/dtCnt1_carry__1_i_9_n_2
    SLICE_X6Y30          LUT3 (Prop_lut3_I0_O)        0.329    21.681 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1128/O
                         net (fo=1, routed)           0.000    21.681    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1128_n_0
    SLICE_X6Y30          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    22.214 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_965/CO[3]
                         net (fo=1, routed)           0.000    22.214    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_965_n_0
    SLICE_X6Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.331 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_809/CO[3]
                         net (fo=1, routed)           0.000    22.331    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_809_n_0
    SLICE_X6Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.448 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_658/CO[3]
                         net (fo=1, routed)           0.000    22.448    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_658_n_0
    SLICE_X6Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.565 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_512/CO[3]
                         net (fo=1, routed)           0.000    22.565    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_512_n_0
    SLICE_X6Y34          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.682 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_371/CO[3]
                         net (fo=1, routed)           0.000    22.682    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_371_n_0
    SLICE_X6Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.799 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_235/CO[3]
                         net (fo=1, routed)           0.000    22.799    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_235_n_0
    SLICE_X6Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.916 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_109/CO[3]
                         net (fo=1, routed)           0.000    22.916    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_109_n_0
    SLICE_X6Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.033 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_106/CO[3]
                         net (fo=1, routed)           0.000    23.033    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_106_n_0
    SLICE_X6Y38          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.190 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/dtCnt1_carry__1_i_10/CO[1]
                         net (fo=36, routed)          1.238    24.428    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/dtCnt1_carry__1_i_10_n_2
    SLICE_X14Y32         LUT3 (Prop_lut3_I0_O)        0.332    24.760 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1125/O
                         net (fo=1, routed)           0.000    24.760    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1125_n_0
    SLICE_X14Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.310 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_960/CO[3]
                         net (fo=1, routed)           0.000    25.310    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_960_n_0
    SLICE_X14Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.424 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_804/CO[3]
                         net (fo=1, routed)           0.000    25.424    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_804_n_0
    SLICE_X14Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.538 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_653/CO[3]
                         net (fo=1, routed)           0.000    25.538    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_653_n_0
    SLICE_X14Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.652 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_507/CO[3]
                         net (fo=1, routed)           0.000    25.652    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_507_n_0
    SLICE_X14Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.766 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_366/CO[3]
                         net (fo=1, routed)           0.000    25.766    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_366_n_0
    SLICE_X14Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.880 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_230/CO[3]
                         net (fo=1, routed)           0.000    25.880    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_230_n_0
    SLICE_X14Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.994 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_101/CO[3]
                         net (fo=1, routed)           0.000    25.994    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_101_n_0
    SLICE_X14Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.108 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_29/CO[3]
                         net (fo=1, routed)           0.000    26.108    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_29_n_0
    SLICE_X14Y40         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.265 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_28/CO[1]
                         net (fo=36, routed)          1.022    27.287    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_28_n_2
    SLICE_X15Y31         LUT3 (Prop_lut3_I0_O)        0.329    27.616 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1122/O
                         net (fo=1, routed)           0.000    27.616    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1122_n_0
    SLICE_X15Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.166 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_959/CO[3]
                         net (fo=1, routed)           0.000    28.166    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_959_n_0
    SLICE_X15Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.280 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_803/CO[3]
                         net (fo=1, routed)           0.000    28.280    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_803_n_0
    SLICE_X15Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.394 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_652/CO[3]
                         net (fo=1, routed)           0.000    28.394    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_652_n_0
    SLICE_X15Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.508 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_506/CO[3]
                         net (fo=1, routed)           0.000    28.508    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_506_n_0
    SLICE_X15Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.622 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_365/CO[3]
                         net (fo=1, routed)           0.000    28.622    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_365_n_0
    SLICE_X15Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.736 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_229/CO[3]
                         net (fo=1, routed)           0.000    28.736    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_229_n_0
    SLICE_X15Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.850 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_100/CO[3]
                         net (fo=1, routed)           0.000    28.850    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_100_n_0
    SLICE_X15Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.964 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_27/CO[3]
                         net (fo=1, routed)           0.000    28.964    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_27_n_0
    SLICE_X15Y39         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    29.121 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_2/CO[1]
                         net (fo=37, routed)          1.081    30.202    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_2_n_2
    SLICE_X16Y31         LUT3 (Prop_lut3_I0_O)        0.329    30.531 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1161/O
                         net (fo=1, routed)           0.000    30.531    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1161_n_0
    SLICE_X16Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    31.064 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1005/CO[3]
                         net (fo=1, routed)           0.000    31.064    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1005_n_0
    SLICE_X16Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.181 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_844/CO[3]
                         net (fo=1, routed)           0.000    31.181    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_844_n_0
    SLICE_X16Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.298 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_688/CO[3]
                         net (fo=1, routed)           0.000    31.298    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_688_n_0
    SLICE_X16Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.415 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_537/CO[3]
                         net (fo=1, routed)           0.000    31.415    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_537_n_0
    SLICE_X16Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.532 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_391/CO[3]
                         net (fo=1, routed)           0.000    31.532    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_391_n_0
    SLICE_X16Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.649 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_250/CO[3]
                         net (fo=1, routed)           0.000    31.649    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_250_n_0
    SLICE_X16Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.766 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_114/CO[3]
                         net (fo=1, routed)           0.000    31.766    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_114_n_0
    SLICE_X16Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.883 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_32/CO[3]
                         net (fo=1, routed)           0.000    31.883    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_32_n_0
    SLICE_X16Y39         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    32.040 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_3/CO[1]
                         net (fo=37, routed)          1.007    33.047    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_3_n_2
    SLICE_X18Y31         LUT3 (Prop_lut3_I0_O)        0.332    33.379 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1164/O
                         net (fo=1, routed)           0.000    33.379    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1164_n_0
    SLICE_X18Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.929 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1010/CO[3]
                         net (fo=1, routed)           0.000    33.929    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1010_n_0
    SLICE_X18Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.043 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_849/CO[3]
                         net (fo=1, routed)           0.000    34.043    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_849_n_0
    SLICE_X18Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.157 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_693/CO[3]
                         net (fo=1, routed)           0.000    34.157    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_693_n_0
    SLICE_X18Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.271 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_542/CO[3]
                         net (fo=1, routed)           0.000    34.271    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_542_n_0
    SLICE_X18Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.385 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_396/CO[3]
                         net (fo=1, routed)           0.000    34.385    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_396_n_0
    SLICE_X18Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.499 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_255/CO[3]
                         net (fo=1, routed)           0.000    34.499    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_255_n_0
    SLICE_X18Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.613 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_119/CO[3]
                         net (fo=1, routed)           0.000    34.613    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_119_n_0
    SLICE_X18Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.727 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_35/CO[3]
                         net (fo=1, routed)           0.000    34.727    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_35_n_0
    SLICE_X18Y39         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.884 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_4/CO[1]
                         net (fo=37, routed)          0.906    35.790    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_4_n_2
    SLICE_X19Y32         LUT3 (Prop_lut3_I0_O)        0.329    36.119 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1167/O
                         net (fo=1, routed)           0.000    36.119    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1167_n_0
    SLICE_X19Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    36.669 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1015/CO[3]
                         net (fo=1, routed)           0.000    36.669    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1015_n_0
    SLICE_X19Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.783 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_854/CO[3]
                         net (fo=1, routed)           0.000    36.783    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_854_n_0
    SLICE_X19Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.897 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_698/CO[3]
                         net (fo=1, routed)           0.000    36.897    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_698_n_0
    SLICE_X19Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.011 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_547/CO[3]
                         net (fo=1, routed)           0.000    37.011    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_547_n_0
    SLICE_X19Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.125 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_401/CO[3]
                         net (fo=1, routed)           0.000    37.125    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_401_n_0
    SLICE_X19Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.239 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_260/CO[3]
                         net (fo=1, routed)           0.000    37.239    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_260_n_0
    SLICE_X19Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.353 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_124/CO[3]
                         net (fo=1, routed)           0.000    37.353    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_124_n_0
    SLICE_X19Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.467 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_38/CO[3]
                         net (fo=1, routed)           0.000    37.467    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_38_n_0
    SLICE_X19Y40         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.624 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_5/CO[1]
                         net (fo=37, routed)          0.785    38.409    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_5_n_2
    SLICE_X20Y36         LUT3 (Prop_lut3_I0_O)        0.329    38.738 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1170/O
                         net (fo=1, routed)           0.000    38.738    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1170_n_0
    SLICE_X20Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    39.271 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1020/CO[3]
                         net (fo=1, routed)           0.000    39.271    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1020_n_0
    SLICE_X20Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.388 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_859/CO[3]
                         net (fo=1, routed)           0.000    39.388    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_859_n_0
    SLICE_X20Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.505 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_703/CO[3]
                         net (fo=1, routed)           0.000    39.505    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_703_n_0
    SLICE_X20Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.622 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_552/CO[3]
                         net (fo=1, routed)           0.000    39.622    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_552_n_0
    SLICE_X20Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.739 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_406/CO[3]
                         net (fo=1, routed)           0.000    39.739    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_406_n_0
    SLICE_X20Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.856 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_265/CO[3]
                         net (fo=1, routed)           0.000    39.856    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_265_n_0
    SLICE_X20Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.973 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_129/CO[3]
                         net (fo=1, routed)           0.000    39.973    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_129_n_0
    SLICE_X20Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.090 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_41/CO[3]
                         net (fo=1, routed)           0.000    40.090    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_41_n_0
    SLICE_X20Y44         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    40.247 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_6/CO[1]
                         net (fo=37, routed)          0.987    41.234    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_6_n_2
    SLICE_X12Y43         LUT3 (Prop_lut3_I0_O)        0.332    41.566 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1173/O
                         net (fo=1, routed)           0.000    41.566    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1173_n_0
    SLICE_X12Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    42.099 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1025/CO[3]
                         net (fo=1, routed)           0.000    42.099    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1025_n_0
    SLICE_X12Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.216 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_864/CO[3]
                         net (fo=1, routed)           0.000    42.216    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_864_n_0
    SLICE_X12Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.333 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_708/CO[3]
                         net (fo=1, routed)           0.000    42.333    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_708_n_0
    SLICE_X12Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.450 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_557/CO[3]
                         net (fo=1, routed)           0.000    42.450    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_557_n_0
    SLICE_X12Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.567 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_411/CO[3]
                         net (fo=1, routed)           0.000    42.567    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_411_n_0
    SLICE_X12Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.684 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_270/CO[3]
                         net (fo=1, routed)           0.000    42.684    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_270_n_0
    SLICE_X12Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.801 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_134/CO[3]
                         net (fo=1, routed)           0.001    42.802    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_134_n_0
    SLICE_X12Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.919 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_44/CO[3]
                         net (fo=1, routed)           0.000    42.919    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_44_n_0
    SLICE_X12Y51         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    43.076 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_7/CO[1]
                         net (fo=37, routed)          1.174    44.250    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_7_n_2
    SLICE_X7Y43          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    45.038 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1030/CO[3]
                         net (fo=1, routed)           0.000    45.038    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1030_n_0
    SLICE_X7Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.152 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_869/CO[3]
                         net (fo=1, routed)           0.000    45.152    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_869_n_0
    SLICE_X7Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.266 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_713/CO[3]
                         net (fo=1, routed)           0.000    45.266    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_713_n_0
    SLICE_X7Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.380 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_562/CO[3]
                         net (fo=1, routed)           0.000    45.380    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_562_n_0
    SLICE_X7Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.494 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_416/CO[3]
                         net (fo=1, routed)           0.000    45.494    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_416_n_0
    SLICE_X7Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.608 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_275/CO[3]
                         net (fo=1, routed)           0.000    45.608    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_275_n_0
    SLICE_X7Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.722 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_139/CO[3]
                         net (fo=1, routed)           0.001    45.723    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_139_n_0
    SLICE_X7Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.837 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_47/CO[3]
                         net (fo=1, routed)           0.000    45.837    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_47_n_0
    SLICE_X7Y51          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    45.994 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_8/CO[1]
                         net (fo=37, routed)          0.857    46.851    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_8_n_2
    SLICE_X6Y44          LUT3 (Prop_lut3_I0_O)        0.329    47.180 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1179/O
                         net (fo=1, routed)           0.000    47.180    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1179_n_0
    SLICE_X6Y44          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    47.713 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1035/CO[3]
                         net (fo=1, routed)           0.000    47.713    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1035_n_0
    SLICE_X6Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.830 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_874/CO[3]
                         net (fo=1, routed)           0.000    47.830    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_874_n_0
    SLICE_X6Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.947 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_718/CO[3]
                         net (fo=1, routed)           0.000    47.947    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_718_n_0
    SLICE_X6Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.064 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_567/CO[3]
                         net (fo=1, routed)           0.000    48.064    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_567_n_0
    SLICE_X6Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.181 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_421/CO[3]
                         net (fo=1, routed)           0.000    48.181    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_421_n_0
    SLICE_X6Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.298 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_280/CO[3]
                         net (fo=1, routed)           0.001    48.299    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_280_n_0
    SLICE_X6Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.416 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_144/CO[3]
                         net (fo=1, routed)           0.000    48.416    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_144_n_0
    SLICE_X6Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.533 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_50/CO[3]
                         net (fo=1, routed)           0.000    48.533    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_50_n_0
    SLICE_X6Y52          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    48.690 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_9/CO[1]
                         net (fo=37, routed)          0.851    49.541    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_9_n_2
    SLICE_X5Y45          LUT3 (Prop_lut3_I0_O)        0.332    49.873 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1182/O
                         net (fo=1, routed)           0.000    49.873    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1182_n_0
    SLICE_X5Y45          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    50.423 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1040/CO[3]
                         net (fo=1, routed)           0.000    50.423    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1040_n_0
    SLICE_X5Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.537 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_879/CO[3]
                         net (fo=1, routed)           0.000    50.537    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_879_n_0
    SLICE_X5Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.651 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_723/CO[3]
                         net (fo=1, routed)           0.000    50.651    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_723_n_0
    SLICE_X5Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.765 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_572/CO[3]
                         net (fo=1, routed)           0.000    50.765    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_572_n_0
    SLICE_X5Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.879 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_426/CO[3]
                         net (fo=1, routed)           0.001    50.880    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_426_n_0
    SLICE_X5Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.994 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_285/CO[3]
                         net (fo=1, routed)           0.000    50.994    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_285_n_0
    SLICE_X5Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.108 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_149/CO[3]
                         net (fo=1, routed)           0.000    51.108    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_149_n_0
    SLICE_X5Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.222 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_53/CO[3]
                         net (fo=1, routed)           0.000    51.222    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_53_n_0
    SLICE_X5Y53          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    51.379 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_10/CO[1]
                         net (fo=37, routed)          1.067    52.446    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_10_n_2
    SLICE_X4Y42          LUT3 (Prop_lut3_I0_O)        0.329    52.775 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1185/O
                         net (fo=1, routed)           0.000    52.775    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1185_n_0
    SLICE_X4Y42          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    53.308 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1045/CO[3]
                         net (fo=1, routed)           0.000    53.308    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1045_n_0
    SLICE_X4Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.425 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_884/CO[3]
                         net (fo=1, routed)           0.000    53.425    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_884_n_0
    SLICE_X4Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.542 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_728/CO[3]
                         net (fo=1, routed)           0.000    53.542    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_728_n_0
    SLICE_X4Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.659 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_577/CO[3]
                         net (fo=1, routed)           0.000    53.659    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_577_n_0
    SLICE_X4Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.776 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_431/CO[3]
                         net (fo=1, routed)           0.000    53.776    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_431_n_0
    SLICE_X4Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.893 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_290/CO[3]
                         net (fo=1, routed)           0.000    53.893    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_290_n_0
    SLICE_X4Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.010 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_154/CO[3]
                         net (fo=1, routed)           0.000    54.010    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_154_n_0
    SLICE_X4Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.127 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_56/CO[3]
                         net (fo=1, routed)           0.001    54.127    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_56_n_0
    SLICE_X4Y50          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    54.284 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_11/CO[1]
                         net (fo=37, routed)          1.095    55.379    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_11_n_2
    SLICE_X3Y37          LUT3 (Prop_lut3_I0_O)        0.332    55.711 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1188/O
                         net (fo=1, routed)           0.000    55.711    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1188_n_0
    SLICE_X3Y37          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    56.261 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1050/CO[3]
                         net (fo=1, routed)           0.000    56.261    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1050_n_0
    SLICE_X3Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.375 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_889/CO[3]
                         net (fo=1, routed)           0.000    56.375    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_889_n_0
    SLICE_X3Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.489 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_733/CO[3]
                         net (fo=1, routed)           0.000    56.489    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_733_n_0
    SLICE_X3Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.603 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_582/CO[3]
                         net (fo=1, routed)           0.000    56.603    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_582_n_0
    SLICE_X3Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.717 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_436/CO[3]
                         net (fo=1, routed)           0.000    56.717    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_436_n_0
    SLICE_X3Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.831 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_295/CO[3]
                         net (fo=1, routed)           0.000    56.831    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_295_n_0
    SLICE_X3Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.945 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_159/CO[3]
                         net (fo=1, routed)           0.000    56.945    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_159_n_0
    SLICE_X3Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.059 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_59/CO[3]
                         net (fo=1, routed)           0.000    57.059    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_59_n_0
    SLICE_X3Y45          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    57.216 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_12/CO[1]
                         net (fo=37, routed)          0.997    58.213    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_12_n_2
    SLICE_X0Y36          LUT3 (Prop_lut3_I0_O)        0.329    58.542 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1191/O
                         net (fo=1, routed)           0.000    58.542    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1191_n_0
    SLICE_X0Y36          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    59.075 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1055/CO[3]
                         net (fo=1, routed)           0.000    59.075    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1055_n_0
    SLICE_X0Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.192 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_894/CO[3]
                         net (fo=1, routed)           0.000    59.192    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_894_n_0
    SLICE_X0Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.309 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_738/CO[3]
                         net (fo=1, routed)           0.000    59.309    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_738_n_0
    SLICE_X0Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.426 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_587/CO[3]
                         net (fo=1, routed)           0.000    59.426    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_587_n_0
    SLICE_X0Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.543 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_441/CO[3]
                         net (fo=1, routed)           0.000    59.543    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_441_n_0
    SLICE_X0Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.660 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_300/CO[3]
                         net (fo=1, routed)           0.000    59.660    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_300_n_0
    SLICE_X0Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.777 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_164/CO[3]
                         net (fo=1, routed)           0.000    59.777    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_164_n_0
    SLICE_X0Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.894 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_62/CO[3]
                         net (fo=1, routed)           0.000    59.894    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_62_n_0
    SLICE_X0Y44          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    60.051 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_13/CO[1]
                         net (fo=37, routed)          1.102    61.152    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_13_n_2
    SLICE_X2Y34          LUT3 (Prop_lut3_I0_O)        0.332    61.484 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1194/O
                         net (fo=1, routed)           0.000    61.484    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1194_n_0
    SLICE_X2Y34          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    62.034 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1060/CO[3]
                         net (fo=1, routed)           0.000    62.034    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1060_n_0
    SLICE_X2Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.148 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_899/CO[3]
                         net (fo=1, routed)           0.000    62.148    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_899_n_0
    SLICE_X2Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.262 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_743/CO[3]
                         net (fo=1, routed)           0.000    62.262    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_743_n_0
    SLICE_X2Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.376 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_592/CO[3]
                         net (fo=1, routed)           0.000    62.376    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_592_n_0
    SLICE_X2Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.490 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_446/CO[3]
                         net (fo=1, routed)           0.000    62.490    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_446_n_0
    SLICE_X2Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.604 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_305/CO[3]
                         net (fo=1, routed)           0.000    62.604    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_305_n_0
    SLICE_X2Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.718 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_169/CO[3]
                         net (fo=1, routed)           0.000    62.718    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_169_n_0
    SLICE_X2Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.832 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_65/CO[3]
                         net (fo=1, routed)           0.000    62.832    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_65_n_0
    SLICE_X2Y42          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    62.989 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_14/CO[1]
                         net (fo=37, routed)          1.074    64.063    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_14_n_2
    SLICE_X4Y33          LUT3 (Prop_lut3_I0_O)        0.329    64.392 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1197/O
                         net (fo=1, routed)           0.000    64.392    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1197_n_0
    SLICE_X4Y33          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    64.925 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1065/CO[3]
                         net (fo=1, routed)           0.000    64.925    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1065_n_0
    SLICE_X4Y34          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.042 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_904/CO[3]
                         net (fo=1, routed)           0.000    65.042    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_904_n_0
    SLICE_X4Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.159 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_748/CO[3]
                         net (fo=1, routed)           0.000    65.159    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_748_n_0
    SLICE_X4Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.276 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_597/CO[3]
                         net (fo=1, routed)           0.000    65.276    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_597_n_0
    SLICE_X4Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.393 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_451/CO[3]
                         net (fo=1, routed)           0.000    65.393    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_451_n_0
    SLICE_X4Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.510 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_310/CO[3]
                         net (fo=1, routed)           0.000    65.510    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_310_n_0
    SLICE_X4Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.627 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_174/CO[3]
                         net (fo=1, routed)           0.000    65.627    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_174_n_0
    SLICE_X4Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.744 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_68/CO[3]
                         net (fo=1, routed)           0.000    65.744    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_68_n_0
    SLICE_X4Y41          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    65.901 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_15/CO[1]
                         net (fo=37, routed)          1.105    67.007    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_15_n_2
    SLICE_X7Y34          LUT3 (Prop_lut3_I0_O)        0.332    67.339 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1200/O
                         net (fo=1, routed)           0.000    67.339    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1200_n_0
    SLICE_X7Y34          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    67.889 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1070/CO[3]
                         net (fo=1, routed)           0.000    67.889    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1070_n_0
    SLICE_X7Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.003 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_909/CO[3]
                         net (fo=1, routed)           0.000    68.003    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_909_n_0
    SLICE_X7Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.117 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_753/CO[3]
                         net (fo=1, routed)           0.000    68.117    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_753_n_0
    SLICE_X7Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.231 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_602/CO[3]
                         net (fo=1, routed)           0.000    68.231    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_602_n_0
    SLICE_X7Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.345 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_456/CO[3]
                         net (fo=1, routed)           0.000    68.345    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_456_n_0
    SLICE_X7Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.459 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_315/CO[3]
                         net (fo=1, routed)           0.000    68.459    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_315_n_0
    SLICE_X7Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.573 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_179/CO[3]
                         net (fo=1, routed)           0.000    68.573    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_179_n_0
    SLICE_X7Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.687 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_71/CO[3]
                         net (fo=1, routed)           0.000    68.687    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_71_n_0
    SLICE_X7Y42          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    68.844 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_16/CO[1]
                         net (fo=37, routed)          0.939    69.783    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_16_n_2
    SLICE_X8Y35          LUT3 (Prop_lut3_I0_O)        0.329    70.112 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1203/O
                         net (fo=1, routed)           0.000    70.112    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1203_n_0
    SLICE_X8Y35          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    70.645 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1075/CO[3]
                         net (fo=1, routed)           0.000    70.645    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1075_n_0
    SLICE_X8Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.762 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_914/CO[3]
                         net (fo=1, routed)           0.000    70.762    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_914_n_0
    SLICE_X8Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.879 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_758/CO[3]
                         net (fo=1, routed)           0.000    70.879    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_758_n_0
    SLICE_X8Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.996 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_607/CO[3]
                         net (fo=1, routed)           0.000    70.996    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_607_n_0
    SLICE_X8Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.113 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_461/CO[3]
                         net (fo=1, routed)           0.000    71.113    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_461_n_0
    SLICE_X8Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.230 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_320/CO[3]
                         net (fo=1, routed)           0.000    71.230    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_320_n_0
    SLICE_X8Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.347 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_184/CO[3]
                         net (fo=1, routed)           0.000    71.347    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_184_n_0
    SLICE_X8Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.464 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_74/CO[3]
                         net (fo=1, routed)           0.000    71.464    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_74_n_0
    SLICE_X8Y43          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    71.621 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_17/CO[1]
                         net (fo=37, routed)          0.889    72.509    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_17_n_2
    SLICE_X9Y38          LUT3 (Prop_lut3_I0_O)        0.332    72.841 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1206/O
                         net (fo=1, routed)           0.000    72.841    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1206_n_0
    SLICE_X9Y38          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    73.391 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1080/CO[3]
                         net (fo=1, routed)           0.000    73.391    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1080_n_0
    SLICE_X9Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.505 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_919/CO[3]
                         net (fo=1, routed)           0.000    73.505    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_919_n_0
    SLICE_X9Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.619 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_763/CO[3]
                         net (fo=1, routed)           0.000    73.619    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_763_n_0
    SLICE_X9Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.733 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_612/CO[3]
                         net (fo=1, routed)           0.000    73.733    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_612_n_0
    SLICE_X9Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.847 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_466/CO[3]
                         net (fo=1, routed)           0.000    73.847    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_466_n_0
    SLICE_X9Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.961 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_325/CO[3]
                         net (fo=1, routed)           0.000    73.961    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_325_n_0
    SLICE_X9Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.075 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_189/CO[3]
                         net (fo=1, routed)           0.000    74.075    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_189_n_0
    SLICE_X9Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.189 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_77/CO[3]
                         net (fo=1, routed)           0.000    74.189    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_77_n_0
    SLICE_X9Y46          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    74.346 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_18/CO[1]
                         net (fo=37, routed)          1.241    75.587    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_18_n_2
    SLICE_X9Y29          LUT3 (Prop_lut3_I0_O)        0.329    75.916 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1088/O
                         net (fo=1, routed)           0.000    75.916    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1088_n_0
    SLICE_X9Y29          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    76.466 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_924/CO[3]
                         net (fo=1, routed)           0.000    76.466    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_924_n_0
    SLICE_X9Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.580 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_768/CO[3]
                         net (fo=1, routed)           0.000    76.580    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_768_n_0
    SLICE_X9Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.694 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_617/CO[3]
                         net (fo=1, routed)           0.000    76.694    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_617_n_0
    SLICE_X9Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.808 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_471/CO[3]
                         net (fo=1, routed)           0.000    76.808    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_471_n_0
    SLICE_X9Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.922 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_330/CO[3]
                         net (fo=1, routed)           0.000    76.922    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_330_n_0
    SLICE_X9Y34          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.036 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_194/CO[3]
                         net (fo=1, routed)           0.000    77.036    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_194_n_0
    SLICE_X9Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.150 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_80/CO[3]
                         net (fo=1, routed)           0.000    77.150    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_80_n_0
    SLICE_X9Y36          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    77.307 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_19/CO[1]
                         net (fo=37, routed)          0.714    78.021    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_19_n_2
    SLICE_X10Y34         LUT3 (Prop_lut3_I0_O)        0.329    78.350 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1212/O
                         net (fo=1, routed)           0.000    78.350    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1212_n_0
    SLICE_X10Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    78.883 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1090/CO[3]
                         net (fo=1, routed)           0.000    78.883    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1090_n_0
    SLICE_X10Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.000 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_929/CO[3]
                         net (fo=1, routed)           0.000    79.000    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_929_n_0
    SLICE_X10Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.117 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_773/CO[3]
                         net (fo=1, routed)           0.000    79.117    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_773_n_0
    SLICE_X10Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.234 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_622/CO[3]
                         net (fo=1, routed)           0.000    79.234    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_622_n_0
    SLICE_X10Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.351 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_476/CO[3]
                         net (fo=1, routed)           0.000    79.351    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_476_n_0
    SLICE_X10Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.468 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_335/CO[3]
                         net (fo=1, routed)           0.000    79.468    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_335_n_0
    SLICE_X10Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.585 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_199/CO[3]
                         net (fo=1, routed)           0.000    79.585    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_199_n_0
    SLICE_X10Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.702 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_83/CO[3]
                         net (fo=1, routed)           0.000    79.702    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_83_n_0
    SLICE_X10Y42         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    79.859 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_20/CO[1]
                         net (fo=37, routed)          0.938    80.797    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_20_n_2
    SLICE_X12Y34         LUT3 (Prop_lut3_I0_O)        0.332    81.129 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1215/O
                         net (fo=1, routed)           0.000    81.129    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1215_n_0
    SLICE_X12Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    81.662 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1095/CO[3]
                         net (fo=1, routed)           0.000    81.662    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1095_n_0
    SLICE_X12Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.779 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_934/CO[3]
                         net (fo=1, routed)           0.000    81.779    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_934_n_0
    SLICE_X12Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.896 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_778/CO[3]
                         net (fo=1, routed)           0.000    81.896    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_778_n_0
    SLICE_X12Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.013 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_627/CO[3]
                         net (fo=1, routed)           0.000    82.013    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_627_n_0
    SLICE_X12Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.130 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_481/CO[3]
                         net (fo=1, routed)           0.000    82.130    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_481_n_0
    SLICE_X12Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.247 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_340/CO[3]
                         net (fo=1, routed)           0.000    82.247    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_340_n_0
    SLICE_X12Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.364 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_204/CO[3]
                         net (fo=1, routed)           0.000    82.364    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_204_n_0
    SLICE_X12Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.481 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_86/CO[3]
                         net (fo=1, routed)           0.000    82.481    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_86_n_0
    SLICE_X12Y42         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    82.638 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_21/CO[1]
                         net (fo=37, routed)          0.934    83.572    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_21_n_2
    SLICE_X11Y36         LUT3 (Prop_lut3_I0_O)        0.332    83.904 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1218/O
                         net (fo=1, routed)           0.000    83.904    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1218_n_0
    SLICE_X11Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    84.454 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1100/CO[3]
                         net (fo=1, routed)           0.000    84.454    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1100_n_0
    SLICE_X11Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.568 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_939/CO[3]
                         net (fo=1, routed)           0.000    84.568    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_939_n_0
    SLICE_X11Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.682 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_783/CO[3]
                         net (fo=1, routed)           0.000    84.682    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_783_n_0
    SLICE_X11Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.796 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_632/CO[3]
                         net (fo=1, routed)           0.000    84.796    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_632_n_0
    SLICE_X11Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.910 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_486/CO[3]
                         net (fo=1, routed)           0.000    84.910    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_486_n_0
    SLICE_X11Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.024 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_345/CO[3]
                         net (fo=1, routed)           0.000    85.024    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_345_n_0
    SLICE_X11Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.138 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_209/CO[3]
                         net (fo=1, routed)           0.000    85.138    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_209_n_0
    SLICE_X11Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.252 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_89/CO[3]
                         net (fo=1, routed)           0.000    85.252    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_89_n_0
    SLICE_X11Y44         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    85.409 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_22/CO[1]
                         net (fo=37, routed)          1.107    86.516    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_22_n_2
    SLICE_X5Y36          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    87.301 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1105/CO[3]
                         net (fo=1, routed)           0.000    87.301    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1105_n_0
    SLICE_X5Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.415 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_944/CO[3]
                         net (fo=1, routed)           0.000    87.415    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_944_n_0
    SLICE_X5Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.529 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_788/CO[3]
                         net (fo=1, routed)           0.000    87.529    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_788_n_0
    SLICE_X5Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.643 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_637/CO[3]
                         net (fo=1, routed)           0.000    87.643    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_637_n_0
    SLICE_X5Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.757 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_491/CO[3]
                         net (fo=1, routed)           0.000    87.757    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_491_n_0
    SLICE_X5Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.871 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_350/CO[3]
                         net (fo=1, routed)           0.000    87.871    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_350_n_0
    SLICE_X5Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.985 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_214/CO[3]
                         net (fo=1, routed)           0.000    87.985    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_214_n_0
    SLICE_X5Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.099 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_92/CO[3]
                         net (fo=1, routed)           0.000    88.099    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_92_n_0
    SLICE_X5Y44          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    88.256 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_23/CO[1]
                         net (fo=37, routed)          0.724    88.980    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_23_n_2
    SLICE_X1Y43          LUT3 (Prop_lut3_I0_O)        0.329    89.309 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1224/O
                         net (fo=1, routed)           0.000    89.309    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1224_n_0
    SLICE_X1Y43          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    89.859 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1110/CO[3]
                         net (fo=1, routed)           0.000    89.859    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1110_n_0
    SLICE_X1Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.973 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_949/CO[3]
                         net (fo=1, routed)           0.000    89.973    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_949_n_0
    SLICE_X1Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.087 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_793/CO[3]
                         net (fo=1, routed)           0.000    90.087    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_793_n_0
    SLICE_X1Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.201 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_642/CO[3]
                         net (fo=1, routed)           0.000    90.201    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_642_n_0
    SLICE_X1Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.315 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_496/CO[3]
                         net (fo=1, routed)           0.000    90.315    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_496_n_0
    SLICE_X1Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.429 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_355/CO[3]
                         net (fo=1, routed)           0.000    90.429    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_355_n_0
    SLICE_X1Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.543 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_219/CO[3]
                         net (fo=1, routed)           0.001    90.543    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_219_n_0
    SLICE_X1Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.657 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_95/CO[3]
                         net (fo=1, routed)           0.000    90.657    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_95_n_0
    SLICE_X1Y51          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    90.814 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_24/CO[1]
                         net (fo=37, routed)          0.878    91.693    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_24_n_2
    SLICE_X2Y45          LUT3 (Prop_lut3_I0_O)        0.329    92.022 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1228/O
                         net (fo=1, routed)           0.000    92.022    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1228_n_0
    SLICE_X2Y45          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    92.554 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1115/CO[3]
                         net (fo=1, routed)           0.000    92.554    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1115_n_0
    SLICE_X2Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.668 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_954/CO[3]
                         net (fo=1, routed)           0.000    92.668    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_954_n_0
    SLICE_X2Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.782 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_798/CO[3]
                         net (fo=1, routed)           0.000    92.782    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_798_n_0
    SLICE_X2Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.896 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_647/CO[3]
                         net (fo=1, routed)           0.000    92.896    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_647_n_0
    SLICE_X2Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.010 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_501/CO[3]
                         net (fo=1, routed)           0.001    93.010    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_501_n_0
    SLICE_X2Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.124 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_360/CO[3]
                         net (fo=1, routed)           0.000    93.124    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_360_n_0
    SLICE_X2Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.238 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_224/CO[3]
                         net (fo=1, routed)           0.000    93.238    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_224_n_0
    SLICE_X2Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.352 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_98/CO[3]
                         net (fo=1, routed)           0.000    93.352    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_98_n_0
    SLICE_X2Y53          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    93.623 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_25/CO[0]
                         net (fo=2, routed)           1.052    94.675    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_25_n_3
    SLICE_X8Y45          LUT6 (Prop_lut6_I1_O)        0.373    95.048 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/dtCnt1_carry_i_4/O
                         net (fo=1, routed)           0.000    95.048    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/dtCnt1_carry_i_4_n_0
    SLICE_X8Y45          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    95.561 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/dtCnt1_carry/CO[3]
                         net (fo=1, routed)           0.000    95.561    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/dtCnt1_carry_n_0
    SLICE_X8Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    95.678 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/dtCnt1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    95.678    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/dtCnt1_carry__0_n_0
    SLICE_X8Y47          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    95.907 f  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/dtCnt1_carry__1/CO[2]
                         net (fo=33, routed)          0.825    96.732    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/load
    SLICE_X10Y44         LUT2 (Prop_lut2_I1_O)        0.310    97.042 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/i__carry_i_5/O
                         net (fo=1, routed)           0.000    97.042    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/i__carry_i_5_n_0
    SLICE_X10Y44         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    97.555 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/i_/i_/i__carry/CO[3]
                         net (fo=1, routed)           0.000    97.555    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/i_/i_/i__carry_n_0
    SLICE_X10Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    97.672 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/i_/i_/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    97.672    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/i_/i_/i__carry__0_n_0
    SLICE_X10Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    97.789 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/i_/i_/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    97.789    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/i_/i_/i__carry__1_n_0
    SLICE_X10Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    97.906 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/i_/i_/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000    97.906    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/i_/i_/i__carry__2_n_0
    SLICE_X10Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.023 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/i_/i_/i__carry__3/CO[3]
                         net (fo=1, routed)           0.000    98.023    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/i_/i_/i__carry__3_n_0
    SLICE_X10Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.140 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/i_/i_/i__carry__4/CO[3]
                         net (fo=1, routed)           0.001    98.141    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/i_/i_/i__carry__4_n_0
    SLICE_X10Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.258 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/i_/i_/i__carry__5/CO[3]
                         net (fo=1, routed)           0.000    98.258    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/i_/i_/i__carry__5_n_0
    SLICE_X10Y51         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    98.573 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/i_/i_/i__carry__6/O[3]
                         net (fo=1, routed)           0.000    98.573    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/i_/i_/i__carry__6_n_4
    SLICE_X10Y51         FDCE                                         r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/dtCnt_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.759    21.759    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.850 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=738, routed)         1.495    23.344    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/s00_axi_aclk
    SLICE_X10Y51         FDCE                                         r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/dtCnt_reg[31]/C
                         clock pessimism              0.282    23.626    
                         clock uncertainty           -0.302    23.324    
    SLICE_X10Y51         FDCE (Setup_fdce_C_D)        0.109    23.433    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/dtCnt_reg[31]
  -------------------------------------------------------------------
                         required time                         23.433    
                         arrival time                         -98.573    
  -------------------------------------------------------------------
                         slack                                -75.139    

Slack (VIOLATED) :        -75.063ns  (required time - arrival time)
  Source:                 design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/slv_reg2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/dtCnt_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        94.699ns  (logic 61.716ns (65.171%)  route 32.983ns (34.829%))
  Logic Levels:           328  (CARRY4=298 LUT2=2 LUT3=27 LUT6=1)
  Clock Path Skew:        -0.171ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.344ns = ( 23.344 - 20.000 ) 
    Source Clock Delay      (SCD):    3.798ns
    Clock Pessimism Removal (CPR):    0.282ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           2.031     2.031    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.132 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=738, routed)         1.666     3.798    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X12Y26         FDRE                                         r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/slv_reg2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y26         FDRE (Prop_fdre_C_Q)         0.518     4.316 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/slv_reg2_reg[0]/Q
                         net (fo=33, routed)          0.486     4.802    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/slv_reg2_reg[31][0]
    SLICE_X13Y26         LUT2 (Prop_lut2_I0_O)        0.124     4.926 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1158/O
                         net (fo=1, routed)           0.000     4.926    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1158_n_0
    SLICE_X13Y26         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.458 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1000/CO[3]
                         net (fo=1, routed)           0.000     5.458    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1000_n_0
    SLICE_X13Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.572 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_995/CO[3]
                         net (fo=1, routed)           0.000     5.572    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_995_n_0
    SLICE_X13Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.686 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/dtCnt1_carry__1_i_131/CO[3]
                         net (fo=1, routed)           0.000     5.686    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/dtCnt1_carry__1_i_131_n_0
    SLICE_X13Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.800 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/dtCnt1_carry__1_i_114/CO[3]
                         net (fo=1, routed)           0.000     5.800    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/dtCnt1_carry__1_i_114_n_0
    SLICE_X13Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.914 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/dtCnt1_carry__1_i_91/CO[3]
                         net (fo=1, routed)           0.000     5.914    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/dtCnt1_carry__1_i_91_n_0
    SLICE_X13Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.028 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/dtCnt1_carry__1_i_63/CO[3]
                         net (fo=1, routed)           0.000     6.028    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/dtCnt1_carry__1_i_63_n_0
    SLICE_X13Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.142 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/dtCnt1_carry__1_i_30/CO[3]
                         net (fo=1, routed)           0.000     6.142    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/dtCnt1_carry__1_i_30_n_0
    SLICE_X13Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.256 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/dtCnt1_carry__1_i_12/CO[3]
                         net (fo=1, routed)           0.000     6.256    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/dtCnt1_carry__1_i_12_n_0
    SLICE_X13Y34         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     6.527 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/dtCnt1_carry__1_i_5/CO[0]
                         net (fo=36, routed)          1.110     7.637    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/dtCnt1_carry__1_i_5_n_3
    SLICE_X12Y25         LUT3 (Prop_lut3_I0_O)        0.373     8.010 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1141/O
                         net (fo=1, routed)           0.000     8.010    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1141_n_0
    SLICE_X12Y25         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     8.386 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_990/CO[3]
                         net (fo=1, routed)           0.000     8.386    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_990_n_0
    SLICE_X12Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.503 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_839/CO[3]
                         net (fo=1, routed)           0.000     8.503    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_839_n_0
    SLICE_X12Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.620 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_834/CO[3]
                         net (fo=1, routed)           0.000     8.620    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_834_n_0
    SLICE_X12Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.737 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/dtCnt1_carry__1_i_113/CO[3]
                         net (fo=1, routed)           0.000     8.737    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/dtCnt1_carry__1_i_113_n_0
    SLICE_X12Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.854 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/dtCnt1_carry__1_i_90/CO[3]
                         net (fo=1, routed)           0.000     8.854    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/dtCnt1_carry__1_i_90_n_0
    SLICE_X12Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.971 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/dtCnt1_carry__1_i_62/CO[3]
                         net (fo=1, routed)           0.000     8.971    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/dtCnt1_carry__1_i_62_n_0
    SLICE_X12Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.088 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/dtCnt1_carry__1_i_29/CO[3]
                         net (fo=1, routed)           0.000     9.088    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/dtCnt1_carry__1_i_29_n_0
    SLICE_X12Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.205 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/dtCnt1_carry__1_i_11/CO[3]
                         net (fo=1, routed)           0.000     9.205    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/dtCnt1_carry__1_i_11_n_0
    SLICE_X12Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.362 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/dtCnt1_carry__1_i_4/CO[1]
                         net (fo=36, routed)          0.988    10.350    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/dtCnt1_carry__1_i_4_n_2
    SLICE_X11Y26         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    11.138 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_985/CO[3]
                         net (fo=1, routed)           0.000    11.138    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_985_n_0
    SLICE_X11Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.252 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_829/CO[3]
                         net (fo=1, routed)           0.000    11.252    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_829_n_0
    SLICE_X11Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.366 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_683/CO[3]
                         net (fo=1, routed)           0.000    11.366    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_683_n_0
    SLICE_X11Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.480 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_678/CO[3]
                         net (fo=1, routed)           0.000    11.480    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_678_n_0
    SLICE_X11Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.594 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/dtCnt1_carry__1_i_104/CO[3]
                         net (fo=1, routed)           0.000    11.594    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/dtCnt1_carry__1_i_104_n_0
    SLICE_X11Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.708 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/dtCnt1_carry__1_i_81/CO[3]
                         net (fo=1, routed)           0.000    11.708    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/dtCnt1_carry__1_i_81_n_0
    SLICE_X11Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.822 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/dtCnt1_carry__1_i_49/CO[3]
                         net (fo=1, routed)           0.000    11.822    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/dtCnt1_carry__1_i_49_n_0
    SLICE_X11Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.936 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/dtCnt1_carry__1_i_19/CO[3]
                         net (fo=1, routed)           0.000    11.936    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/dtCnt1_carry__1_i_19_n_0
    SLICE_X11Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    12.093 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/dtCnt1_carry__1_i_7/CO[1]
                         net (fo=36, routed)          0.921    13.014    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/dtCnt1_carry__1_i_7_n_2
    SLICE_X10Y25         LUT3 (Prop_lut3_I0_O)        0.329    13.343 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1137/O
                         net (fo=1, routed)           0.000    13.343    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1137_n_0
    SLICE_X10Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.876 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_980/CO[3]
                         net (fo=1, routed)           0.000    13.876    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_980_n_0
    SLICE_X10Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.993 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_824/CO[3]
                         net (fo=1, routed)           0.000    13.993    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_824_n_0
    SLICE_X10Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.110 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_673/CO[3]
                         net (fo=1, routed)           0.000    14.110    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_673_n_0
    SLICE_X10Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.227 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_532/CO[3]
                         net (fo=1, routed)           0.000    14.227    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_532_n_0
    SLICE_X10Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.344 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_527/CO[3]
                         net (fo=1, routed)           0.000    14.344    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_527_n_0
    SLICE_X10Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.461 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/dtCnt1_carry__1_i_76/CO[3]
                         net (fo=1, routed)           0.000    14.461    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/dtCnt1_carry__1_i_76_n_0
    SLICE_X10Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.578 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/dtCnt1_carry__1_i_44/CO[3]
                         net (fo=1, routed)           0.000    14.578    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/dtCnt1_carry__1_i_44_n_0
    SLICE_X10Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.695 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/dtCnt1_carry__1_i_16/CO[3]
                         net (fo=1, routed)           0.000    14.695    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/dtCnt1_carry__1_i_16_n_0
    SLICE_X10Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    14.852 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/dtCnt1_carry__1_i_8/CO[1]
                         net (fo=36, routed)          1.127    15.979    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/dtCnt1_carry__1_i_8_n_2
    SLICE_X8Y24          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803    16.782 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_975/CO[3]
                         net (fo=1, routed)           0.009    16.791    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_975_n_0
    SLICE_X8Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.908 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_819/CO[3]
                         net (fo=1, routed)           0.000    16.908    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_819_n_0
    SLICE_X8Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.025 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_668/CO[3]
                         net (fo=1, routed)           0.000    17.025    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_668_n_0
    SLICE_X8Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.142 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_522/CO[3]
                         net (fo=1, routed)           0.000    17.142    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_522_n_0
    SLICE_X8Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.259 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_386/CO[3]
                         net (fo=1, routed)           0.000    17.259    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_386_n_0
    SLICE_X8Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.376 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_381/CO[3]
                         net (fo=1, routed)           0.000    17.376    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_381_n_0
    SLICE_X8Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.493 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/dtCnt1_carry__1_i_43/CO[3]
                         net (fo=1, routed)           0.000    17.493    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/dtCnt1_carry__1_i_43_n_0
    SLICE_X8Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.610 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/dtCnt1_carry__1_i_15/CO[3]
                         net (fo=1, routed)           0.000    17.610    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/dtCnt1_carry__1_i_15_n_0
    SLICE_X8Y32          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.767 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/dtCnt1_carry__1_i_6/CO[1]
                         net (fo=36, routed)          0.876    18.643    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/dtCnt1_carry__1_i_6_n_2
    SLICE_X7Y25          LUT3 (Prop_lut3_I0_O)        0.332    18.975 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1131/O
                         net (fo=1, routed)           0.000    18.975    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1131_n_0
    SLICE_X7Y25          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.525 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_970/CO[3]
                         net (fo=1, routed)           0.000    19.525    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_970_n_0
    SLICE_X7Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.639 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_814/CO[3]
                         net (fo=1, routed)           0.000    19.639    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_814_n_0
    SLICE_X7Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.753 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_663/CO[3]
                         net (fo=1, routed)           0.000    19.753    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_663_n_0
    SLICE_X7Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.867 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_517/CO[3]
                         net (fo=1, routed)           0.000    19.867    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_517_n_0
    SLICE_X7Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.981 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_376/CO[3]
                         net (fo=1, routed)           0.000    19.981    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_376_n_0
    SLICE_X7Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.095 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_245/CO[3]
                         net (fo=1, routed)           0.000    20.095    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_245_n_0
    SLICE_X7Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.209 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_240/CO[3]
                         net (fo=1, routed)           0.000    20.209    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_240_n_0
    SLICE_X7Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.323 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/dtCnt1_carry__1_i_24/CO[3]
                         net (fo=1, routed)           0.000    20.323    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/dtCnt1_carry__1_i_24_n_0
    SLICE_X7Y33          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.480 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/dtCnt1_carry__1_i_9/CO[1]
                         net (fo=36, routed)          0.872    21.352    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/dtCnt1_carry__1_i_9_n_2
    SLICE_X6Y30          LUT3 (Prop_lut3_I0_O)        0.329    21.681 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1128/O
                         net (fo=1, routed)           0.000    21.681    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1128_n_0
    SLICE_X6Y30          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    22.214 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_965/CO[3]
                         net (fo=1, routed)           0.000    22.214    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_965_n_0
    SLICE_X6Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.331 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_809/CO[3]
                         net (fo=1, routed)           0.000    22.331    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_809_n_0
    SLICE_X6Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.448 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_658/CO[3]
                         net (fo=1, routed)           0.000    22.448    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_658_n_0
    SLICE_X6Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.565 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_512/CO[3]
                         net (fo=1, routed)           0.000    22.565    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_512_n_0
    SLICE_X6Y34          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.682 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_371/CO[3]
                         net (fo=1, routed)           0.000    22.682    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_371_n_0
    SLICE_X6Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.799 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_235/CO[3]
                         net (fo=1, routed)           0.000    22.799    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_235_n_0
    SLICE_X6Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.916 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_109/CO[3]
                         net (fo=1, routed)           0.000    22.916    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_109_n_0
    SLICE_X6Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.033 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_106/CO[3]
                         net (fo=1, routed)           0.000    23.033    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_106_n_0
    SLICE_X6Y38          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.190 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/dtCnt1_carry__1_i_10/CO[1]
                         net (fo=36, routed)          1.238    24.428    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/dtCnt1_carry__1_i_10_n_2
    SLICE_X14Y32         LUT3 (Prop_lut3_I0_O)        0.332    24.760 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1125/O
                         net (fo=1, routed)           0.000    24.760    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1125_n_0
    SLICE_X14Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.310 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_960/CO[3]
                         net (fo=1, routed)           0.000    25.310    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_960_n_0
    SLICE_X14Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.424 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_804/CO[3]
                         net (fo=1, routed)           0.000    25.424    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_804_n_0
    SLICE_X14Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.538 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_653/CO[3]
                         net (fo=1, routed)           0.000    25.538    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_653_n_0
    SLICE_X14Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.652 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_507/CO[3]
                         net (fo=1, routed)           0.000    25.652    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_507_n_0
    SLICE_X14Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.766 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_366/CO[3]
                         net (fo=1, routed)           0.000    25.766    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_366_n_0
    SLICE_X14Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.880 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_230/CO[3]
                         net (fo=1, routed)           0.000    25.880    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_230_n_0
    SLICE_X14Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.994 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_101/CO[3]
                         net (fo=1, routed)           0.000    25.994    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_101_n_0
    SLICE_X14Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.108 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_29/CO[3]
                         net (fo=1, routed)           0.000    26.108    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_29_n_0
    SLICE_X14Y40         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.265 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_28/CO[1]
                         net (fo=36, routed)          1.022    27.287    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_28_n_2
    SLICE_X15Y31         LUT3 (Prop_lut3_I0_O)        0.329    27.616 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1122/O
                         net (fo=1, routed)           0.000    27.616    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1122_n_0
    SLICE_X15Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.166 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_959/CO[3]
                         net (fo=1, routed)           0.000    28.166    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_959_n_0
    SLICE_X15Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.280 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_803/CO[3]
                         net (fo=1, routed)           0.000    28.280    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_803_n_0
    SLICE_X15Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.394 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_652/CO[3]
                         net (fo=1, routed)           0.000    28.394    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_652_n_0
    SLICE_X15Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.508 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_506/CO[3]
                         net (fo=1, routed)           0.000    28.508    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_506_n_0
    SLICE_X15Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.622 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_365/CO[3]
                         net (fo=1, routed)           0.000    28.622    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_365_n_0
    SLICE_X15Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.736 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_229/CO[3]
                         net (fo=1, routed)           0.000    28.736    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_229_n_0
    SLICE_X15Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.850 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_100/CO[3]
                         net (fo=1, routed)           0.000    28.850    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_100_n_0
    SLICE_X15Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.964 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_27/CO[3]
                         net (fo=1, routed)           0.000    28.964    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_27_n_0
    SLICE_X15Y39         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    29.121 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_2/CO[1]
                         net (fo=37, routed)          1.081    30.202    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_2_n_2
    SLICE_X16Y31         LUT3 (Prop_lut3_I0_O)        0.329    30.531 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1161/O
                         net (fo=1, routed)           0.000    30.531    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1161_n_0
    SLICE_X16Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    31.064 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1005/CO[3]
                         net (fo=1, routed)           0.000    31.064    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1005_n_0
    SLICE_X16Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.181 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_844/CO[3]
                         net (fo=1, routed)           0.000    31.181    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_844_n_0
    SLICE_X16Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.298 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_688/CO[3]
                         net (fo=1, routed)           0.000    31.298    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_688_n_0
    SLICE_X16Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.415 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_537/CO[3]
                         net (fo=1, routed)           0.000    31.415    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_537_n_0
    SLICE_X16Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.532 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_391/CO[3]
                         net (fo=1, routed)           0.000    31.532    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_391_n_0
    SLICE_X16Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.649 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_250/CO[3]
                         net (fo=1, routed)           0.000    31.649    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_250_n_0
    SLICE_X16Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.766 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_114/CO[3]
                         net (fo=1, routed)           0.000    31.766    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_114_n_0
    SLICE_X16Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.883 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_32/CO[3]
                         net (fo=1, routed)           0.000    31.883    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_32_n_0
    SLICE_X16Y39         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    32.040 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_3/CO[1]
                         net (fo=37, routed)          1.007    33.047    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_3_n_2
    SLICE_X18Y31         LUT3 (Prop_lut3_I0_O)        0.332    33.379 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1164/O
                         net (fo=1, routed)           0.000    33.379    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1164_n_0
    SLICE_X18Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.929 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1010/CO[3]
                         net (fo=1, routed)           0.000    33.929    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1010_n_0
    SLICE_X18Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.043 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_849/CO[3]
                         net (fo=1, routed)           0.000    34.043    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_849_n_0
    SLICE_X18Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.157 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_693/CO[3]
                         net (fo=1, routed)           0.000    34.157    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_693_n_0
    SLICE_X18Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.271 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_542/CO[3]
                         net (fo=1, routed)           0.000    34.271    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_542_n_0
    SLICE_X18Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.385 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_396/CO[3]
                         net (fo=1, routed)           0.000    34.385    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_396_n_0
    SLICE_X18Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.499 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_255/CO[3]
                         net (fo=1, routed)           0.000    34.499    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_255_n_0
    SLICE_X18Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.613 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_119/CO[3]
                         net (fo=1, routed)           0.000    34.613    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_119_n_0
    SLICE_X18Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.727 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_35/CO[3]
                         net (fo=1, routed)           0.000    34.727    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_35_n_0
    SLICE_X18Y39         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.884 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_4/CO[1]
                         net (fo=37, routed)          0.906    35.790    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_4_n_2
    SLICE_X19Y32         LUT3 (Prop_lut3_I0_O)        0.329    36.119 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1167/O
                         net (fo=1, routed)           0.000    36.119    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1167_n_0
    SLICE_X19Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    36.669 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1015/CO[3]
                         net (fo=1, routed)           0.000    36.669    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1015_n_0
    SLICE_X19Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.783 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_854/CO[3]
                         net (fo=1, routed)           0.000    36.783    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_854_n_0
    SLICE_X19Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.897 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_698/CO[3]
                         net (fo=1, routed)           0.000    36.897    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_698_n_0
    SLICE_X19Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.011 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_547/CO[3]
                         net (fo=1, routed)           0.000    37.011    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_547_n_0
    SLICE_X19Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.125 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_401/CO[3]
                         net (fo=1, routed)           0.000    37.125    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_401_n_0
    SLICE_X19Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.239 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_260/CO[3]
                         net (fo=1, routed)           0.000    37.239    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_260_n_0
    SLICE_X19Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.353 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_124/CO[3]
                         net (fo=1, routed)           0.000    37.353    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_124_n_0
    SLICE_X19Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.467 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_38/CO[3]
                         net (fo=1, routed)           0.000    37.467    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_38_n_0
    SLICE_X19Y40         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.624 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_5/CO[1]
                         net (fo=37, routed)          0.785    38.409    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_5_n_2
    SLICE_X20Y36         LUT3 (Prop_lut3_I0_O)        0.329    38.738 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1170/O
                         net (fo=1, routed)           0.000    38.738    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1170_n_0
    SLICE_X20Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    39.271 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1020/CO[3]
                         net (fo=1, routed)           0.000    39.271    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1020_n_0
    SLICE_X20Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.388 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_859/CO[3]
                         net (fo=1, routed)           0.000    39.388    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_859_n_0
    SLICE_X20Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.505 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_703/CO[3]
                         net (fo=1, routed)           0.000    39.505    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_703_n_0
    SLICE_X20Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.622 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_552/CO[3]
                         net (fo=1, routed)           0.000    39.622    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_552_n_0
    SLICE_X20Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.739 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_406/CO[3]
                         net (fo=1, routed)           0.000    39.739    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_406_n_0
    SLICE_X20Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.856 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_265/CO[3]
                         net (fo=1, routed)           0.000    39.856    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_265_n_0
    SLICE_X20Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.973 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_129/CO[3]
                         net (fo=1, routed)           0.000    39.973    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_129_n_0
    SLICE_X20Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.090 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_41/CO[3]
                         net (fo=1, routed)           0.000    40.090    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_41_n_0
    SLICE_X20Y44         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    40.247 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_6/CO[1]
                         net (fo=37, routed)          0.987    41.234    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_6_n_2
    SLICE_X12Y43         LUT3 (Prop_lut3_I0_O)        0.332    41.566 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1173/O
                         net (fo=1, routed)           0.000    41.566    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1173_n_0
    SLICE_X12Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    42.099 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1025/CO[3]
                         net (fo=1, routed)           0.000    42.099    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1025_n_0
    SLICE_X12Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.216 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_864/CO[3]
                         net (fo=1, routed)           0.000    42.216    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_864_n_0
    SLICE_X12Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.333 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_708/CO[3]
                         net (fo=1, routed)           0.000    42.333    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_708_n_0
    SLICE_X12Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.450 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_557/CO[3]
                         net (fo=1, routed)           0.000    42.450    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_557_n_0
    SLICE_X12Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.567 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_411/CO[3]
                         net (fo=1, routed)           0.000    42.567    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_411_n_0
    SLICE_X12Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.684 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_270/CO[3]
                         net (fo=1, routed)           0.000    42.684    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_270_n_0
    SLICE_X12Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.801 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_134/CO[3]
                         net (fo=1, routed)           0.001    42.802    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_134_n_0
    SLICE_X12Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.919 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_44/CO[3]
                         net (fo=1, routed)           0.000    42.919    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_44_n_0
    SLICE_X12Y51         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    43.076 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_7/CO[1]
                         net (fo=37, routed)          1.174    44.250    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_7_n_2
    SLICE_X7Y43          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    45.038 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1030/CO[3]
                         net (fo=1, routed)           0.000    45.038    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1030_n_0
    SLICE_X7Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.152 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_869/CO[3]
                         net (fo=1, routed)           0.000    45.152    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_869_n_0
    SLICE_X7Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.266 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_713/CO[3]
                         net (fo=1, routed)           0.000    45.266    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_713_n_0
    SLICE_X7Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.380 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_562/CO[3]
                         net (fo=1, routed)           0.000    45.380    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_562_n_0
    SLICE_X7Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.494 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_416/CO[3]
                         net (fo=1, routed)           0.000    45.494    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_416_n_0
    SLICE_X7Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.608 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_275/CO[3]
                         net (fo=1, routed)           0.000    45.608    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_275_n_0
    SLICE_X7Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.722 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_139/CO[3]
                         net (fo=1, routed)           0.001    45.723    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_139_n_0
    SLICE_X7Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.837 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_47/CO[3]
                         net (fo=1, routed)           0.000    45.837    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_47_n_0
    SLICE_X7Y51          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    45.994 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_8/CO[1]
                         net (fo=37, routed)          0.857    46.851    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_8_n_2
    SLICE_X6Y44          LUT3 (Prop_lut3_I0_O)        0.329    47.180 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1179/O
                         net (fo=1, routed)           0.000    47.180    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1179_n_0
    SLICE_X6Y44          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    47.713 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1035/CO[3]
                         net (fo=1, routed)           0.000    47.713    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1035_n_0
    SLICE_X6Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.830 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_874/CO[3]
                         net (fo=1, routed)           0.000    47.830    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_874_n_0
    SLICE_X6Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.947 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_718/CO[3]
                         net (fo=1, routed)           0.000    47.947    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_718_n_0
    SLICE_X6Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.064 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_567/CO[3]
                         net (fo=1, routed)           0.000    48.064    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_567_n_0
    SLICE_X6Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.181 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_421/CO[3]
                         net (fo=1, routed)           0.000    48.181    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_421_n_0
    SLICE_X6Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.298 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_280/CO[3]
                         net (fo=1, routed)           0.001    48.299    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_280_n_0
    SLICE_X6Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.416 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_144/CO[3]
                         net (fo=1, routed)           0.000    48.416    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_144_n_0
    SLICE_X6Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.533 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_50/CO[3]
                         net (fo=1, routed)           0.000    48.533    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_50_n_0
    SLICE_X6Y52          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    48.690 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_9/CO[1]
                         net (fo=37, routed)          0.851    49.541    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_9_n_2
    SLICE_X5Y45          LUT3 (Prop_lut3_I0_O)        0.332    49.873 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1182/O
                         net (fo=1, routed)           0.000    49.873    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1182_n_0
    SLICE_X5Y45          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    50.423 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1040/CO[3]
                         net (fo=1, routed)           0.000    50.423    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1040_n_0
    SLICE_X5Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.537 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_879/CO[3]
                         net (fo=1, routed)           0.000    50.537    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_879_n_0
    SLICE_X5Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.651 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_723/CO[3]
                         net (fo=1, routed)           0.000    50.651    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_723_n_0
    SLICE_X5Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.765 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_572/CO[3]
                         net (fo=1, routed)           0.000    50.765    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_572_n_0
    SLICE_X5Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.879 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_426/CO[3]
                         net (fo=1, routed)           0.001    50.880    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_426_n_0
    SLICE_X5Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.994 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_285/CO[3]
                         net (fo=1, routed)           0.000    50.994    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_285_n_0
    SLICE_X5Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.108 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_149/CO[3]
                         net (fo=1, routed)           0.000    51.108    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_149_n_0
    SLICE_X5Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.222 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_53/CO[3]
                         net (fo=1, routed)           0.000    51.222    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_53_n_0
    SLICE_X5Y53          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    51.379 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_10/CO[1]
                         net (fo=37, routed)          1.067    52.446    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_10_n_2
    SLICE_X4Y42          LUT3 (Prop_lut3_I0_O)        0.329    52.775 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1185/O
                         net (fo=1, routed)           0.000    52.775    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1185_n_0
    SLICE_X4Y42          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    53.308 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1045/CO[3]
                         net (fo=1, routed)           0.000    53.308    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1045_n_0
    SLICE_X4Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.425 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_884/CO[3]
                         net (fo=1, routed)           0.000    53.425    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_884_n_0
    SLICE_X4Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.542 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_728/CO[3]
                         net (fo=1, routed)           0.000    53.542    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_728_n_0
    SLICE_X4Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.659 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_577/CO[3]
                         net (fo=1, routed)           0.000    53.659    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_577_n_0
    SLICE_X4Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.776 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_431/CO[3]
                         net (fo=1, routed)           0.000    53.776    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_431_n_0
    SLICE_X4Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.893 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_290/CO[3]
                         net (fo=1, routed)           0.000    53.893    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_290_n_0
    SLICE_X4Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.010 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_154/CO[3]
                         net (fo=1, routed)           0.000    54.010    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_154_n_0
    SLICE_X4Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.127 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_56/CO[3]
                         net (fo=1, routed)           0.001    54.127    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_56_n_0
    SLICE_X4Y50          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    54.284 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_11/CO[1]
                         net (fo=37, routed)          1.095    55.379    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_11_n_2
    SLICE_X3Y37          LUT3 (Prop_lut3_I0_O)        0.332    55.711 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1188/O
                         net (fo=1, routed)           0.000    55.711    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1188_n_0
    SLICE_X3Y37          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    56.261 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1050/CO[3]
                         net (fo=1, routed)           0.000    56.261    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1050_n_0
    SLICE_X3Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.375 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_889/CO[3]
                         net (fo=1, routed)           0.000    56.375    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_889_n_0
    SLICE_X3Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.489 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_733/CO[3]
                         net (fo=1, routed)           0.000    56.489    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_733_n_0
    SLICE_X3Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.603 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_582/CO[3]
                         net (fo=1, routed)           0.000    56.603    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_582_n_0
    SLICE_X3Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.717 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_436/CO[3]
                         net (fo=1, routed)           0.000    56.717    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_436_n_0
    SLICE_X3Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.831 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_295/CO[3]
                         net (fo=1, routed)           0.000    56.831    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_295_n_0
    SLICE_X3Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.945 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_159/CO[3]
                         net (fo=1, routed)           0.000    56.945    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_159_n_0
    SLICE_X3Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.059 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_59/CO[3]
                         net (fo=1, routed)           0.000    57.059    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_59_n_0
    SLICE_X3Y45          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    57.216 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_12/CO[1]
                         net (fo=37, routed)          0.997    58.213    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_12_n_2
    SLICE_X0Y36          LUT3 (Prop_lut3_I0_O)        0.329    58.542 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1191/O
                         net (fo=1, routed)           0.000    58.542    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1191_n_0
    SLICE_X0Y36          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    59.075 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1055/CO[3]
                         net (fo=1, routed)           0.000    59.075    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1055_n_0
    SLICE_X0Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.192 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_894/CO[3]
                         net (fo=1, routed)           0.000    59.192    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_894_n_0
    SLICE_X0Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.309 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_738/CO[3]
                         net (fo=1, routed)           0.000    59.309    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_738_n_0
    SLICE_X0Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.426 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_587/CO[3]
                         net (fo=1, routed)           0.000    59.426    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_587_n_0
    SLICE_X0Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.543 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_441/CO[3]
                         net (fo=1, routed)           0.000    59.543    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_441_n_0
    SLICE_X0Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.660 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_300/CO[3]
                         net (fo=1, routed)           0.000    59.660    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_300_n_0
    SLICE_X0Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.777 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_164/CO[3]
                         net (fo=1, routed)           0.000    59.777    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_164_n_0
    SLICE_X0Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.894 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_62/CO[3]
                         net (fo=1, routed)           0.000    59.894    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_62_n_0
    SLICE_X0Y44          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    60.051 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_13/CO[1]
                         net (fo=37, routed)          1.102    61.152    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_13_n_2
    SLICE_X2Y34          LUT3 (Prop_lut3_I0_O)        0.332    61.484 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1194/O
                         net (fo=1, routed)           0.000    61.484    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1194_n_0
    SLICE_X2Y34          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    62.034 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1060/CO[3]
                         net (fo=1, routed)           0.000    62.034    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1060_n_0
    SLICE_X2Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.148 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_899/CO[3]
                         net (fo=1, routed)           0.000    62.148    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_899_n_0
    SLICE_X2Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.262 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_743/CO[3]
                         net (fo=1, routed)           0.000    62.262    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_743_n_0
    SLICE_X2Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.376 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_592/CO[3]
                         net (fo=1, routed)           0.000    62.376    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_592_n_0
    SLICE_X2Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.490 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_446/CO[3]
                         net (fo=1, routed)           0.000    62.490    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_446_n_0
    SLICE_X2Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.604 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_305/CO[3]
                         net (fo=1, routed)           0.000    62.604    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_305_n_0
    SLICE_X2Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.718 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_169/CO[3]
                         net (fo=1, routed)           0.000    62.718    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_169_n_0
    SLICE_X2Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.832 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_65/CO[3]
                         net (fo=1, routed)           0.000    62.832    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_65_n_0
    SLICE_X2Y42          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    62.989 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_14/CO[1]
                         net (fo=37, routed)          1.074    64.063    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_14_n_2
    SLICE_X4Y33          LUT3 (Prop_lut3_I0_O)        0.329    64.392 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1197/O
                         net (fo=1, routed)           0.000    64.392    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1197_n_0
    SLICE_X4Y33          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    64.925 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1065/CO[3]
                         net (fo=1, routed)           0.000    64.925    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1065_n_0
    SLICE_X4Y34          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.042 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_904/CO[3]
                         net (fo=1, routed)           0.000    65.042    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_904_n_0
    SLICE_X4Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.159 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_748/CO[3]
                         net (fo=1, routed)           0.000    65.159    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_748_n_0
    SLICE_X4Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.276 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_597/CO[3]
                         net (fo=1, routed)           0.000    65.276    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_597_n_0
    SLICE_X4Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.393 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_451/CO[3]
                         net (fo=1, routed)           0.000    65.393    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_451_n_0
    SLICE_X4Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.510 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_310/CO[3]
                         net (fo=1, routed)           0.000    65.510    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_310_n_0
    SLICE_X4Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.627 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_174/CO[3]
                         net (fo=1, routed)           0.000    65.627    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_174_n_0
    SLICE_X4Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.744 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_68/CO[3]
                         net (fo=1, routed)           0.000    65.744    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_68_n_0
    SLICE_X4Y41          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    65.901 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_15/CO[1]
                         net (fo=37, routed)          1.105    67.007    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_15_n_2
    SLICE_X7Y34          LUT3 (Prop_lut3_I0_O)        0.332    67.339 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1200/O
                         net (fo=1, routed)           0.000    67.339    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1200_n_0
    SLICE_X7Y34          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    67.889 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1070/CO[3]
                         net (fo=1, routed)           0.000    67.889    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1070_n_0
    SLICE_X7Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.003 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_909/CO[3]
                         net (fo=1, routed)           0.000    68.003    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_909_n_0
    SLICE_X7Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.117 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_753/CO[3]
                         net (fo=1, routed)           0.000    68.117    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_753_n_0
    SLICE_X7Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.231 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_602/CO[3]
                         net (fo=1, routed)           0.000    68.231    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_602_n_0
    SLICE_X7Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.345 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_456/CO[3]
                         net (fo=1, routed)           0.000    68.345    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_456_n_0
    SLICE_X7Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.459 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_315/CO[3]
                         net (fo=1, routed)           0.000    68.459    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_315_n_0
    SLICE_X7Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.573 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_179/CO[3]
                         net (fo=1, routed)           0.000    68.573    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_179_n_0
    SLICE_X7Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.687 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_71/CO[3]
                         net (fo=1, routed)           0.000    68.687    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_71_n_0
    SLICE_X7Y42          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    68.844 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_16/CO[1]
                         net (fo=37, routed)          0.939    69.783    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_16_n_2
    SLICE_X8Y35          LUT3 (Prop_lut3_I0_O)        0.329    70.112 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1203/O
                         net (fo=1, routed)           0.000    70.112    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1203_n_0
    SLICE_X8Y35          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    70.645 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1075/CO[3]
                         net (fo=1, routed)           0.000    70.645    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1075_n_0
    SLICE_X8Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.762 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_914/CO[3]
                         net (fo=1, routed)           0.000    70.762    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_914_n_0
    SLICE_X8Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.879 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_758/CO[3]
                         net (fo=1, routed)           0.000    70.879    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_758_n_0
    SLICE_X8Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.996 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_607/CO[3]
                         net (fo=1, routed)           0.000    70.996    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_607_n_0
    SLICE_X8Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.113 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_461/CO[3]
                         net (fo=1, routed)           0.000    71.113    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_461_n_0
    SLICE_X8Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.230 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_320/CO[3]
                         net (fo=1, routed)           0.000    71.230    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_320_n_0
    SLICE_X8Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.347 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_184/CO[3]
                         net (fo=1, routed)           0.000    71.347    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_184_n_0
    SLICE_X8Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.464 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_74/CO[3]
                         net (fo=1, routed)           0.000    71.464    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_74_n_0
    SLICE_X8Y43          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    71.621 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_17/CO[1]
                         net (fo=37, routed)          0.889    72.509    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_17_n_2
    SLICE_X9Y38          LUT3 (Prop_lut3_I0_O)        0.332    72.841 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1206/O
                         net (fo=1, routed)           0.000    72.841    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1206_n_0
    SLICE_X9Y38          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    73.391 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1080/CO[3]
                         net (fo=1, routed)           0.000    73.391    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1080_n_0
    SLICE_X9Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.505 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_919/CO[3]
                         net (fo=1, routed)           0.000    73.505    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_919_n_0
    SLICE_X9Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.619 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_763/CO[3]
                         net (fo=1, routed)           0.000    73.619    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_763_n_0
    SLICE_X9Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.733 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_612/CO[3]
                         net (fo=1, routed)           0.000    73.733    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_612_n_0
    SLICE_X9Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.847 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_466/CO[3]
                         net (fo=1, routed)           0.000    73.847    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_466_n_0
    SLICE_X9Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.961 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_325/CO[3]
                         net (fo=1, routed)           0.000    73.961    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_325_n_0
    SLICE_X9Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.075 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_189/CO[3]
                         net (fo=1, routed)           0.000    74.075    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_189_n_0
    SLICE_X9Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.189 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_77/CO[3]
                         net (fo=1, routed)           0.000    74.189    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_77_n_0
    SLICE_X9Y46          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    74.346 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_18/CO[1]
                         net (fo=37, routed)          1.241    75.587    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_18_n_2
    SLICE_X9Y29          LUT3 (Prop_lut3_I0_O)        0.329    75.916 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1088/O
                         net (fo=1, routed)           0.000    75.916    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1088_n_0
    SLICE_X9Y29          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    76.466 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_924/CO[3]
                         net (fo=1, routed)           0.000    76.466    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_924_n_0
    SLICE_X9Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.580 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_768/CO[3]
                         net (fo=1, routed)           0.000    76.580    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_768_n_0
    SLICE_X9Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.694 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_617/CO[3]
                         net (fo=1, routed)           0.000    76.694    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_617_n_0
    SLICE_X9Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.808 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_471/CO[3]
                         net (fo=1, routed)           0.000    76.808    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_471_n_0
    SLICE_X9Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.922 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_330/CO[3]
                         net (fo=1, routed)           0.000    76.922    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_330_n_0
    SLICE_X9Y34          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.036 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_194/CO[3]
                         net (fo=1, routed)           0.000    77.036    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_194_n_0
    SLICE_X9Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.150 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_80/CO[3]
                         net (fo=1, routed)           0.000    77.150    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_80_n_0
    SLICE_X9Y36          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    77.307 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_19/CO[1]
                         net (fo=37, routed)          0.714    78.021    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_19_n_2
    SLICE_X10Y34         LUT3 (Prop_lut3_I0_O)        0.329    78.350 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1212/O
                         net (fo=1, routed)           0.000    78.350    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1212_n_0
    SLICE_X10Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    78.883 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1090/CO[3]
                         net (fo=1, routed)           0.000    78.883    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1090_n_0
    SLICE_X10Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.000 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_929/CO[3]
                         net (fo=1, routed)           0.000    79.000    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_929_n_0
    SLICE_X10Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.117 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_773/CO[3]
                         net (fo=1, routed)           0.000    79.117    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_773_n_0
    SLICE_X10Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.234 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_622/CO[3]
                         net (fo=1, routed)           0.000    79.234    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_622_n_0
    SLICE_X10Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.351 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_476/CO[3]
                         net (fo=1, routed)           0.000    79.351    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_476_n_0
    SLICE_X10Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.468 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_335/CO[3]
                         net (fo=1, routed)           0.000    79.468    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_335_n_0
    SLICE_X10Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.585 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_199/CO[3]
                         net (fo=1, routed)           0.000    79.585    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_199_n_0
    SLICE_X10Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.702 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_83/CO[3]
                         net (fo=1, routed)           0.000    79.702    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_83_n_0
    SLICE_X10Y42         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    79.859 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_20/CO[1]
                         net (fo=37, routed)          0.938    80.797    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_20_n_2
    SLICE_X12Y34         LUT3 (Prop_lut3_I0_O)        0.332    81.129 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1215/O
                         net (fo=1, routed)           0.000    81.129    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1215_n_0
    SLICE_X12Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    81.662 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1095/CO[3]
                         net (fo=1, routed)           0.000    81.662    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1095_n_0
    SLICE_X12Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.779 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_934/CO[3]
                         net (fo=1, routed)           0.000    81.779    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_934_n_0
    SLICE_X12Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.896 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_778/CO[3]
                         net (fo=1, routed)           0.000    81.896    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_778_n_0
    SLICE_X12Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.013 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_627/CO[3]
                         net (fo=1, routed)           0.000    82.013    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_627_n_0
    SLICE_X12Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.130 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_481/CO[3]
                         net (fo=1, routed)           0.000    82.130    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_481_n_0
    SLICE_X12Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.247 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_340/CO[3]
                         net (fo=1, routed)           0.000    82.247    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_340_n_0
    SLICE_X12Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.364 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_204/CO[3]
                         net (fo=1, routed)           0.000    82.364    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_204_n_0
    SLICE_X12Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.481 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_86/CO[3]
                         net (fo=1, routed)           0.000    82.481    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_86_n_0
    SLICE_X12Y42         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    82.638 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_21/CO[1]
                         net (fo=37, routed)          0.934    83.572    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_21_n_2
    SLICE_X11Y36         LUT3 (Prop_lut3_I0_O)        0.332    83.904 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1218/O
                         net (fo=1, routed)           0.000    83.904    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1218_n_0
    SLICE_X11Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    84.454 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1100/CO[3]
                         net (fo=1, routed)           0.000    84.454    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1100_n_0
    SLICE_X11Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.568 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_939/CO[3]
                         net (fo=1, routed)           0.000    84.568    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_939_n_0
    SLICE_X11Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.682 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_783/CO[3]
                         net (fo=1, routed)           0.000    84.682    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_783_n_0
    SLICE_X11Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.796 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_632/CO[3]
                         net (fo=1, routed)           0.000    84.796    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_632_n_0
    SLICE_X11Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.910 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_486/CO[3]
                         net (fo=1, routed)           0.000    84.910    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_486_n_0
    SLICE_X11Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.024 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_345/CO[3]
                         net (fo=1, routed)           0.000    85.024    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_345_n_0
    SLICE_X11Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.138 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_209/CO[3]
                         net (fo=1, routed)           0.000    85.138    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_209_n_0
    SLICE_X11Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.252 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_89/CO[3]
                         net (fo=1, routed)           0.000    85.252    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_89_n_0
    SLICE_X11Y44         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    85.409 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_22/CO[1]
                         net (fo=37, routed)          1.107    86.516    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_22_n_2
    SLICE_X5Y36          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    87.301 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1105/CO[3]
                         net (fo=1, routed)           0.000    87.301    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1105_n_0
    SLICE_X5Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.415 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_944/CO[3]
                         net (fo=1, routed)           0.000    87.415    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_944_n_0
    SLICE_X5Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.529 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_788/CO[3]
                         net (fo=1, routed)           0.000    87.529    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_788_n_0
    SLICE_X5Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.643 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_637/CO[3]
                         net (fo=1, routed)           0.000    87.643    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_637_n_0
    SLICE_X5Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.757 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_491/CO[3]
                         net (fo=1, routed)           0.000    87.757    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_491_n_0
    SLICE_X5Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.871 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_350/CO[3]
                         net (fo=1, routed)           0.000    87.871    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_350_n_0
    SLICE_X5Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.985 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_214/CO[3]
                         net (fo=1, routed)           0.000    87.985    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_214_n_0
    SLICE_X5Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.099 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_92/CO[3]
                         net (fo=1, routed)           0.000    88.099    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_92_n_0
    SLICE_X5Y44          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    88.256 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_23/CO[1]
                         net (fo=37, routed)          0.724    88.980    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_23_n_2
    SLICE_X1Y43          LUT3 (Prop_lut3_I0_O)        0.329    89.309 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1224/O
                         net (fo=1, routed)           0.000    89.309    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1224_n_0
    SLICE_X1Y43          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    89.859 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1110/CO[3]
                         net (fo=1, routed)           0.000    89.859    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1110_n_0
    SLICE_X1Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.973 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_949/CO[3]
                         net (fo=1, routed)           0.000    89.973    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_949_n_0
    SLICE_X1Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.087 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_793/CO[3]
                         net (fo=1, routed)           0.000    90.087    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_793_n_0
    SLICE_X1Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.201 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_642/CO[3]
                         net (fo=1, routed)           0.000    90.201    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_642_n_0
    SLICE_X1Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.315 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_496/CO[3]
                         net (fo=1, routed)           0.000    90.315    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_496_n_0
    SLICE_X1Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.429 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_355/CO[3]
                         net (fo=1, routed)           0.000    90.429    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_355_n_0
    SLICE_X1Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.543 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_219/CO[3]
                         net (fo=1, routed)           0.001    90.543    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_219_n_0
    SLICE_X1Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.657 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_95/CO[3]
                         net (fo=1, routed)           0.000    90.657    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_95_n_0
    SLICE_X1Y51          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    90.814 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_24/CO[1]
                         net (fo=37, routed)          0.878    91.693    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_24_n_2
    SLICE_X2Y45          LUT3 (Prop_lut3_I0_O)        0.329    92.022 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1228/O
                         net (fo=1, routed)           0.000    92.022    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1228_n_0
    SLICE_X2Y45          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    92.554 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1115/CO[3]
                         net (fo=1, routed)           0.000    92.554    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1115_n_0
    SLICE_X2Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.668 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_954/CO[3]
                         net (fo=1, routed)           0.000    92.668    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_954_n_0
    SLICE_X2Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.782 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_798/CO[3]
                         net (fo=1, routed)           0.000    92.782    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_798_n_0
    SLICE_X2Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.896 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_647/CO[3]
                         net (fo=1, routed)           0.000    92.896    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_647_n_0
    SLICE_X2Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.010 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_501/CO[3]
                         net (fo=1, routed)           0.001    93.010    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_501_n_0
    SLICE_X2Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.124 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_360/CO[3]
                         net (fo=1, routed)           0.000    93.124    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_360_n_0
    SLICE_X2Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.238 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_224/CO[3]
                         net (fo=1, routed)           0.000    93.238    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_224_n_0
    SLICE_X2Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.352 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_98/CO[3]
                         net (fo=1, routed)           0.000    93.352    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_98_n_0
    SLICE_X2Y53          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    93.623 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_25/CO[0]
                         net (fo=2, routed)           1.052    94.675    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_25_n_3
    SLICE_X8Y45          LUT6 (Prop_lut6_I1_O)        0.373    95.048 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/dtCnt1_carry_i_4/O
                         net (fo=1, routed)           0.000    95.048    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/dtCnt1_carry_i_4_n_0
    SLICE_X8Y45          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    95.561 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/dtCnt1_carry/CO[3]
                         net (fo=1, routed)           0.000    95.561    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/dtCnt1_carry_n_0
    SLICE_X8Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    95.678 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/dtCnt1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    95.678    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/dtCnt1_carry__0_n_0
    SLICE_X8Y47          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    95.907 f  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/dtCnt1_carry__1/CO[2]
                         net (fo=33, routed)          0.825    96.732    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/load
    SLICE_X10Y44         LUT2 (Prop_lut2_I1_O)        0.310    97.042 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/i__carry_i_5/O
                         net (fo=1, routed)           0.000    97.042    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/i__carry_i_5_n_0
    SLICE_X10Y44         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    97.555 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/i_/i_/i__carry/CO[3]
                         net (fo=1, routed)           0.000    97.555    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/i_/i_/i__carry_n_0
    SLICE_X10Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    97.672 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/i_/i_/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    97.672    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/i_/i_/i__carry__0_n_0
    SLICE_X10Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    97.789 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/i_/i_/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    97.789    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/i_/i_/i__carry__1_n_0
    SLICE_X10Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    97.906 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/i_/i_/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000    97.906    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/i_/i_/i__carry__2_n_0
    SLICE_X10Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.023 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/i_/i_/i__carry__3/CO[3]
                         net (fo=1, routed)           0.000    98.023    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/i_/i_/i__carry__3_n_0
    SLICE_X10Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.140 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/i_/i_/i__carry__4/CO[3]
                         net (fo=1, routed)           0.001    98.141    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/i_/i_/i__carry__4_n_0
    SLICE_X10Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.258 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/i_/i_/i__carry__5/CO[3]
                         net (fo=1, routed)           0.000    98.258    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/i_/i_/i__carry__5_n_0
    SLICE_X10Y51         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    98.497 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/i_/i_/i__carry__6/O[2]
                         net (fo=1, routed)           0.000    98.497    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/i_/i_/i__carry__6_n_5
    SLICE_X10Y51         FDCE                                         r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/dtCnt_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.759    21.759    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.850 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=738, routed)         1.495    23.344    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/s00_axi_aclk
    SLICE_X10Y51         FDCE                                         r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/dtCnt_reg[30]/C
                         clock pessimism              0.282    23.626    
                         clock uncertainty           -0.302    23.324    
    SLICE_X10Y51         FDCE (Setup_fdce_C_D)        0.109    23.433    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/dtCnt_reg[30]
  -------------------------------------------------------------------
                         required time                         23.433    
                         arrival time                         -98.497    
  -------------------------------------------------------------------
                         slack                                -75.063    

Slack (VIOLATED) :        -75.043ns  (required time - arrival time)
  Source:                 design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/slv_reg2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/dtCnt_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        94.679ns  (logic 61.696ns (65.163%)  route 32.983ns (34.837%))
  Logic Levels:           328  (CARRY4=298 LUT2=2 LUT3=27 LUT6=1)
  Clock Path Skew:        -0.171ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.344ns = ( 23.344 - 20.000 ) 
    Source Clock Delay      (SCD):    3.798ns
    Clock Pessimism Removal (CPR):    0.282ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           2.031     2.031    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.132 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=738, routed)         1.666     3.798    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X12Y26         FDRE                                         r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/slv_reg2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y26         FDRE (Prop_fdre_C_Q)         0.518     4.316 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/slv_reg2_reg[0]/Q
                         net (fo=33, routed)          0.486     4.802    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/slv_reg2_reg[31][0]
    SLICE_X13Y26         LUT2 (Prop_lut2_I0_O)        0.124     4.926 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1158/O
                         net (fo=1, routed)           0.000     4.926    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1158_n_0
    SLICE_X13Y26         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.458 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1000/CO[3]
                         net (fo=1, routed)           0.000     5.458    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1000_n_0
    SLICE_X13Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.572 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_995/CO[3]
                         net (fo=1, routed)           0.000     5.572    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_995_n_0
    SLICE_X13Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.686 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/dtCnt1_carry__1_i_131/CO[3]
                         net (fo=1, routed)           0.000     5.686    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/dtCnt1_carry__1_i_131_n_0
    SLICE_X13Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.800 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/dtCnt1_carry__1_i_114/CO[3]
                         net (fo=1, routed)           0.000     5.800    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/dtCnt1_carry__1_i_114_n_0
    SLICE_X13Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.914 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/dtCnt1_carry__1_i_91/CO[3]
                         net (fo=1, routed)           0.000     5.914    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/dtCnt1_carry__1_i_91_n_0
    SLICE_X13Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.028 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/dtCnt1_carry__1_i_63/CO[3]
                         net (fo=1, routed)           0.000     6.028    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/dtCnt1_carry__1_i_63_n_0
    SLICE_X13Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.142 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/dtCnt1_carry__1_i_30/CO[3]
                         net (fo=1, routed)           0.000     6.142    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/dtCnt1_carry__1_i_30_n_0
    SLICE_X13Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.256 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/dtCnt1_carry__1_i_12/CO[3]
                         net (fo=1, routed)           0.000     6.256    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/dtCnt1_carry__1_i_12_n_0
    SLICE_X13Y34         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     6.527 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/dtCnt1_carry__1_i_5/CO[0]
                         net (fo=36, routed)          1.110     7.637    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/dtCnt1_carry__1_i_5_n_3
    SLICE_X12Y25         LUT3 (Prop_lut3_I0_O)        0.373     8.010 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1141/O
                         net (fo=1, routed)           0.000     8.010    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1141_n_0
    SLICE_X12Y25         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     8.386 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_990/CO[3]
                         net (fo=1, routed)           0.000     8.386    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_990_n_0
    SLICE_X12Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.503 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_839/CO[3]
                         net (fo=1, routed)           0.000     8.503    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_839_n_0
    SLICE_X12Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.620 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_834/CO[3]
                         net (fo=1, routed)           0.000     8.620    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_834_n_0
    SLICE_X12Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.737 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/dtCnt1_carry__1_i_113/CO[3]
                         net (fo=1, routed)           0.000     8.737    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/dtCnt1_carry__1_i_113_n_0
    SLICE_X12Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.854 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/dtCnt1_carry__1_i_90/CO[3]
                         net (fo=1, routed)           0.000     8.854    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/dtCnt1_carry__1_i_90_n_0
    SLICE_X12Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.971 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/dtCnt1_carry__1_i_62/CO[3]
                         net (fo=1, routed)           0.000     8.971    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/dtCnt1_carry__1_i_62_n_0
    SLICE_X12Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.088 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/dtCnt1_carry__1_i_29/CO[3]
                         net (fo=1, routed)           0.000     9.088    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/dtCnt1_carry__1_i_29_n_0
    SLICE_X12Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.205 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/dtCnt1_carry__1_i_11/CO[3]
                         net (fo=1, routed)           0.000     9.205    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/dtCnt1_carry__1_i_11_n_0
    SLICE_X12Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.362 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/dtCnt1_carry__1_i_4/CO[1]
                         net (fo=36, routed)          0.988    10.350    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/dtCnt1_carry__1_i_4_n_2
    SLICE_X11Y26         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    11.138 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_985/CO[3]
                         net (fo=1, routed)           0.000    11.138    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_985_n_0
    SLICE_X11Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.252 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_829/CO[3]
                         net (fo=1, routed)           0.000    11.252    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_829_n_0
    SLICE_X11Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.366 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_683/CO[3]
                         net (fo=1, routed)           0.000    11.366    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_683_n_0
    SLICE_X11Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.480 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_678/CO[3]
                         net (fo=1, routed)           0.000    11.480    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_678_n_0
    SLICE_X11Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.594 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/dtCnt1_carry__1_i_104/CO[3]
                         net (fo=1, routed)           0.000    11.594    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/dtCnt1_carry__1_i_104_n_0
    SLICE_X11Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.708 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/dtCnt1_carry__1_i_81/CO[3]
                         net (fo=1, routed)           0.000    11.708    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/dtCnt1_carry__1_i_81_n_0
    SLICE_X11Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.822 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/dtCnt1_carry__1_i_49/CO[3]
                         net (fo=1, routed)           0.000    11.822    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/dtCnt1_carry__1_i_49_n_0
    SLICE_X11Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.936 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/dtCnt1_carry__1_i_19/CO[3]
                         net (fo=1, routed)           0.000    11.936    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/dtCnt1_carry__1_i_19_n_0
    SLICE_X11Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    12.093 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/dtCnt1_carry__1_i_7/CO[1]
                         net (fo=36, routed)          0.921    13.014    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/dtCnt1_carry__1_i_7_n_2
    SLICE_X10Y25         LUT3 (Prop_lut3_I0_O)        0.329    13.343 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1137/O
                         net (fo=1, routed)           0.000    13.343    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1137_n_0
    SLICE_X10Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.876 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_980/CO[3]
                         net (fo=1, routed)           0.000    13.876    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_980_n_0
    SLICE_X10Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.993 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_824/CO[3]
                         net (fo=1, routed)           0.000    13.993    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_824_n_0
    SLICE_X10Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.110 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_673/CO[3]
                         net (fo=1, routed)           0.000    14.110    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_673_n_0
    SLICE_X10Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.227 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_532/CO[3]
                         net (fo=1, routed)           0.000    14.227    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_532_n_0
    SLICE_X10Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.344 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_527/CO[3]
                         net (fo=1, routed)           0.000    14.344    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_527_n_0
    SLICE_X10Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.461 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/dtCnt1_carry__1_i_76/CO[3]
                         net (fo=1, routed)           0.000    14.461    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/dtCnt1_carry__1_i_76_n_0
    SLICE_X10Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.578 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/dtCnt1_carry__1_i_44/CO[3]
                         net (fo=1, routed)           0.000    14.578    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/dtCnt1_carry__1_i_44_n_0
    SLICE_X10Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.695 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/dtCnt1_carry__1_i_16/CO[3]
                         net (fo=1, routed)           0.000    14.695    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/dtCnt1_carry__1_i_16_n_0
    SLICE_X10Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    14.852 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/dtCnt1_carry__1_i_8/CO[1]
                         net (fo=36, routed)          1.127    15.979    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/dtCnt1_carry__1_i_8_n_2
    SLICE_X8Y24          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803    16.782 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_975/CO[3]
                         net (fo=1, routed)           0.009    16.791    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_975_n_0
    SLICE_X8Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.908 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_819/CO[3]
                         net (fo=1, routed)           0.000    16.908    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_819_n_0
    SLICE_X8Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.025 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_668/CO[3]
                         net (fo=1, routed)           0.000    17.025    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_668_n_0
    SLICE_X8Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.142 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_522/CO[3]
                         net (fo=1, routed)           0.000    17.142    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_522_n_0
    SLICE_X8Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.259 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_386/CO[3]
                         net (fo=1, routed)           0.000    17.259    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_386_n_0
    SLICE_X8Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.376 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_381/CO[3]
                         net (fo=1, routed)           0.000    17.376    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_381_n_0
    SLICE_X8Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.493 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/dtCnt1_carry__1_i_43/CO[3]
                         net (fo=1, routed)           0.000    17.493    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/dtCnt1_carry__1_i_43_n_0
    SLICE_X8Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.610 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/dtCnt1_carry__1_i_15/CO[3]
                         net (fo=1, routed)           0.000    17.610    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/dtCnt1_carry__1_i_15_n_0
    SLICE_X8Y32          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.767 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/dtCnt1_carry__1_i_6/CO[1]
                         net (fo=36, routed)          0.876    18.643    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/dtCnt1_carry__1_i_6_n_2
    SLICE_X7Y25          LUT3 (Prop_lut3_I0_O)        0.332    18.975 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1131/O
                         net (fo=1, routed)           0.000    18.975    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1131_n_0
    SLICE_X7Y25          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.525 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_970/CO[3]
                         net (fo=1, routed)           0.000    19.525    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_970_n_0
    SLICE_X7Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.639 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_814/CO[3]
                         net (fo=1, routed)           0.000    19.639    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_814_n_0
    SLICE_X7Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.753 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_663/CO[3]
                         net (fo=1, routed)           0.000    19.753    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_663_n_0
    SLICE_X7Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.867 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_517/CO[3]
                         net (fo=1, routed)           0.000    19.867    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_517_n_0
    SLICE_X7Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.981 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_376/CO[3]
                         net (fo=1, routed)           0.000    19.981    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_376_n_0
    SLICE_X7Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.095 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_245/CO[3]
                         net (fo=1, routed)           0.000    20.095    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_245_n_0
    SLICE_X7Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.209 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_240/CO[3]
                         net (fo=1, routed)           0.000    20.209    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_240_n_0
    SLICE_X7Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.323 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/dtCnt1_carry__1_i_24/CO[3]
                         net (fo=1, routed)           0.000    20.323    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/dtCnt1_carry__1_i_24_n_0
    SLICE_X7Y33          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.480 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/dtCnt1_carry__1_i_9/CO[1]
                         net (fo=36, routed)          0.872    21.352    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/dtCnt1_carry__1_i_9_n_2
    SLICE_X6Y30          LUT3 (Prop_lut3_I0_O)        0.329    21.681 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1128/O
                         net (fo=1, routed)           0.000    21.681    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1128_n_0
    SLICE_X6Y30          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    22.214 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_965/CO[3]
                         net (fo=1, routed)           0.000    22.214    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_965_n_0
    SLICE_X6Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.331 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_809/CO[3]
                         net (fo=1, routed)           0.000    22.331    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_809_n_0
    SLICE_X6Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.448 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_658/CO[3]
                         net (fo=1, routed)           0.000    22.448    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_658_n_0
    SLICE_X6Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.565 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_512/CO[3]
                         net (fo=1, routed)           0.000    22.565    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_512_n_0
    SLICE_X6Y34          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.682 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_371/CO[3]
                         net (fo=1, routed)           0.000    22.682    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_371_n_0
    SLICE_X6Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.799 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_235/CO[3]
                         net (fo=1, routed)           0.000    22.799    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_235_n_0
    SLICE_X6Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.916 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_109/CO[3]
                         net (fo=1, routed)           0.000    22.916    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_109_n_0
    SLICE_X6Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.033 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_106/CO[3]
                         net (fo=1, routed)           0.000    23.033    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_106_n_0
    SLICE_X6Y38          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.190 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/dtCnt1_carry__1_i_10/CO[1]
                         net (fo=36, routed)          1.238    24.428    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/dtCnt1_carry__1_i_10_n_2
    SLICE_X14Y32         LUT3 (Prop_lut3_I0_O)        0.332    24.760 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1125/O
                         net (fo=1, routed)           0.000    24.760    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1125_n_0
    SLICE_X14Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.310 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_960/CO[3]
                         net (fo=1, routed)           0.000    25.310    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_960_n_0
    SLICE_X14Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.424 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_804/CO[3]
                         net (fo=1, routed)           0.000    25.424    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_804_n_0
    SLICE_X14Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.538 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_653/CO[3]
                         net (fo=1, routed)           0.000    25.538    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_653_n_0
    SLICE_X14Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.652 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_507/CO[3]
                         net (fo=1, routed)           0.000    25.652    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_507_n_0
    SLICE_X14Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.766 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_366/CO[3]
                         net (fo=1, routed)           0.000    25.766    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_366_n_0
    SLICE_X14Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.880 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_230/CO[3]
                         net (fo=1, routed)           0.000    25.880    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_230_n_0
    SLICE_X14Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.994 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_101/CO[3]
                         net (fo=1, routed)           0.000    25.994    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_101_n_0
    SLICE_X14Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.108 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_29/CO[3]
                         net (fo=1, routed)           0.000    26.108    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_29_n_0
    SLICE_X14Y40         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.265 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_28/CO[1]
                         net (fo=36, routed)          1.022    27.287    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_28_n_2
    SLICE_X15Y31         LUT3 (Prop_lut3_I0_O)        0.329    27.616 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1122/O
                         net (fo=1, routed)           0.000    27.616    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1122_n_0
    SLICE_X15Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.166 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_959/CO[3]
                         net (fo=1, routed)           0.000    28.166    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_959_n_0
    SLICE_X15Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.280 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_803/CO[3]
                         net (fo=1, routed)           0.000    28.280    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_803_n_0
    SLICE_X15Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.394 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_652/CO[3]
                         net (fo=1, routed)           0.000    28.394    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_652_n_0
    SLICE_X15Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.508 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_506/CO[3]
                         net (fo=1, routed)           0.000    28.508    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_506_n_0
    SLICE_X15Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.622 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_365/CO[3]
                         net (fo=1, routed)           0.000    28.622    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_365_n_0
    SLICE_X15Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.736 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_229/CO[3]
                         net (fo=1, routed)           0.000    28.736    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_229_n_0
    SLICE_X15Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.850 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_100/CO[3]
                         net (fo=1, routed)           0.000    28.850    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_100_n_0
    SLICE_X15Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.964 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_27/CO[3]
                         net (fo=1, routed)           0.000    28.964    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_27_n_0
    SLICE_X15Y39         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    29.121 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_2/CO[1]
                         net (fo=37, routed)          1.081    30.202    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_2_n_2
    SLICE_X16Y31         LUT3 (Prop_lut3_I0_O)        0.329    30.531 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1161/O
                         net (fo=1, routed)           0.000    30.531    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1161_n_0
    SLICE_X16Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    31.064 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1005/CO[3]
                         net (fo=1, routed)           0.000    31.064    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1005_n_0
    SLICE_X16Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.181 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_844/CO[3]
                         net (fo=1, routed)           0.000    31.181    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_844_n_0
    SLICE_X16Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.298 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_688/CO[3]
                         net (fo=1, routed)           0.000    31.298    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_688_n_0
    SLICE_X16Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.415 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_537/CO[3]
                         net (fo=1, routed)           0.000    31.415    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_537_n_0
    SLICE_X16Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.532 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_391/CO[3]
                         net (fo=1, routed)           0.000    31.532    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_391_n_0
    SLICE_X16Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.649 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_250/CO[3]
                         net (fo=1, routed)           0.000    31.649    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_250_n_0
    SLICE_X16Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.766 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_114/CO[3]
                         net (fo=1, routed)           0.000    31.766    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_114_n_0
    SLICE_X16Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.883 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_32/CO[3]
                         net (fo=1, routed)           0.000    31.883    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_32_n_0
    SLICE_X16Y39         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    32.040 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_3/CO[1]
                         net (fo=37, routed)          1.007    33.047    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_3_n_2
    SLICE_X18Y31         LUT3 (Prop_lut3_I0_O)        0.332    33.379 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1164/O
                         net (fo=1, routed)           0.000    33.379    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1164_n_0
    SLICE_X18Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.929 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1010/CO[3]
                         net (fo=1, routed)           0.000    33.929    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1010_n_0
    SLICE_X18Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.043 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_849/CO[3]
                         net (fo=1, routed)           0.000    34.043    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_849_n_0
    SLICE_X18Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.157 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_693/CO[3]
                         net (fo=1, routed)           0.000    34.157    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_693_n_0
    SLICE_X18Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.271 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_542/CO[3]
                         net (fo=1, routed)           0.000    34.271    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_542_n_0
    SLICE_X18Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.385 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_396/CO[3]
                         net (fo=1, routed)           0.000    34.385    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_396_n_0
    SLICE_X18Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.499 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_255/CO[3]
                         net (fo=1, routed)           0.000    34.499    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_255_n_0
    SLICE_X18Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.613 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_119/CO[3]
                         net (fo=1, routed)           0.000    34.613    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_119_n_0
    SLICE_X18Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.727 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_35/CO[3]
                         net (fo=1, routed)           0.000    34.727    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_35_n_0
    SLICE_X18Y39         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.884 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_4/CO[1]
                         net (fo=37, routed)          0.906    35.790    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_4_n_2
    SLICE_X19Y32         LUT3 (Prop_lut3_I0_O)        0.329    36.119 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1167/O
                         net (fo=1, routed)           0.000    36.119    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1167_n_0
    SLICE_X19Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    36.669 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1015/CO[3]
                         net (fo=1, routed)           0.000    36.669    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1015_n_0
    SLICE_X19Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.783 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_854/CO[3]
                         net (fo=1, routed)           0.000    36.783    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_854_n_0
    SLICE_X19Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.897 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_698/CO[3]
                         net (fo=1, routed)           0.000    36.897    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_698_n_0
    SLICE_X19Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.011 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_547/CO[3]
                         net (fo=1, routed)           0.000    37.011    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_547_n_0
    SLICE_X19Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.125 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_401/CO[3]
                         net (fo=1, routed)           0.000    37.125    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_401_n_0
    SLICE_X19Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.239 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_260/CO[3]
                         net (fo=1, routed)           0.000    37.239    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_260_n_0
    SLICE_X19Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.353 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_124/CO[3]
                         net (fo=1, routed)           0.000    37.353    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_124_n_0
    SLICE_X19Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.467 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_38/CO[3]
                         net (fo=1, routed)           0.000    37.467    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_38_n_0
    SLICE_X19Y40         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.624 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_5/CO[1]
                         net (fo=37, routed)          0.785    38.409    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_5_n_2
    SLICE_X20Y36         LUT3 (Prop_lut3_I0_O)        0.329    38.738 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1170/O
                         net (fo=1, routed)           0.000    38.738    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1170_n_0
    SLICE_X20Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    39.271 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1020/CO[3]
                         net (fo=1, routed)           0.000    39.271    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1020_n_0
    SLICE_X20Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.388 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_859/CO[3]
                         net (fo=1, routed)           0.000    39.388    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_859_n_0
    SLICE_X20Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.505 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_703/CO[3]
                         net (fo=1, routed)           0.000    39.505    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_703_n_0
    SLICE_X20Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.622 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_552/CO[3]
                         net (fo=1, routed)           0.000    39.622    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_552_n_0
    SLICE_X20Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.739 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_406/CO[3]
                         net (fo=1, routed)           0.000    39.739    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_406_n_0
    SLICE_X20Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.856 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_265/CO[3]
                         net (fo=1, routed)           0.000    39.856    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_265_n_0
    SLICE_X20Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.973 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_129/CO[3]
                         net (fo=1, routed)           0.000    39.973    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_129_n_0
    SLICE_X20Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.090 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_41/CO[3]
                         net (fo=1, routed)           0.000    40.090    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_41_n_0
    SLICE_X20Y44         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    40.247 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_6/CO[1]
                         net (fo=37, routed)          0.987    41.234    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_6_n_2
    SLICE_X12Y43         LUT3 (Prop_lut3_I0_O)        0.332    41.566 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1173/O
                         net (fo=1, routed)           0.000    41.566    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1173_n_0
    SLICE_X12Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    42.099 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1025/CO[3]
                         net (fo=1, routed)           0.000    42.099    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1025_n_0
    SLICE_X12Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.216 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_864/CO[3]
                         net (fo=1, routed)           0.000    42.216    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_864_n_0
    SLICE_X12Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.333 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_708/CO[3]
                         net (fo=1, routed)           0.000    42.333    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_708_n_0
    SLICE_X12Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.450 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_557/CO[3]
                         net (fo=1, routed)           0.000    42.450    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_557_n_0
    SLICE_X12Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.567 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_411/CO[3]
                         net (fo=1, routed)           0.000    42.567    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_411_n_0
    SLICE_X12Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.684 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_270/CO[3]
                         net (fo=1, routed)           0.000    42.684    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_270_n_0
    SLICE_X12Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.801 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_134/CO[3]
                         net (fo=1, routed)           0.001    42.802    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_134_n_0
    SLICE_X12Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.919 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_44/CO[3]
                         net (fo=1, routed)           0.000    42.919    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_44_n_0
    SLICE_X12Y51         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    43.076 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_7/CO[1]
                         net (fo=37, routed)          1.174    44.250    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_7_n_2
    SLICE_X7Y43          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    45.038 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1030/CO[3]
                         net (fo=1, routed)           0.000    45.038    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1030_n_0
    SLICE_X7Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.152 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_869/CO[3]
                         net (fo=1, routed)           0.000    45.152    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_869_n_0
    SLICE_X7Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.266 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_713/CO[3]
                         net (fo=1, routed)           0.000    45.266    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_713_n_0
    SLICE_X7Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.380 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_562/CO[3]
                         net (fo=1, routed)           0.000    45.380    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_562_n_0
    SLICE_X7Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.494 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_416/CO[3]
                         net (fo=1, routed)           0.000    45.494    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_416_n_0
    SLICE_X7Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.608 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_275/CO[3]
                         net (fo=1, routed)           0.000    45.608    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_275_n_0
    SLICE_X7Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.722 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_139/CO[3]
                         net (fo=1, routed)           0.001    45.723    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_139_n_0
    SLICE_X7Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.837 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_47/CO[3]
                         net (fo=1, routed)           0.000    45.837    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_47_n_0
    SLICE_X7Y51          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    45.994 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_8/CO[1]
                         net (fo=37, routed)          0.857    46.851    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_8_n_2
    SLICE_X6Y44          LUT3 (Prop_lut3_I0_O)        0.329    47.180 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1179/O
                         net (fo=1, routed)           0.000    47.180    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1179_n_0
    SLICE_X6Y44          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    47.713 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1035/CO[3]
                         net (fo=1, routed)           0.000    47.713    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1035_n_0
    SLICE_X6Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.830 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_874/CO[3]
                         net (fo=1, routed)           0.000    47.830    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_874_n_0
    SLICE_X6Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.947 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_718/CO[3]
                         net (fo=1, routed)           0.000    47.947    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_718_n_0
    SLICE_X6Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.064 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_567/CO[3]
                         net (fo=1, routed)           0.000    48.064    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_567_n_0
    SLICE_X6Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.181 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_421/CO[3]
                         net (fo=1, routed)           0.000    48.181    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_421_n_0
    SLICE_X6Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.298 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_280/CO[3]
                         net (fo=1, routed)           0.001    48.299    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_280_n_0
    SLICE_X6Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.416 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_144/CO[3]
                         net (fo=1, routed)           0.000    48.416    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_144_n_0
    SLICE_X6Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.533 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_50/CO[3]
                         net (fo=1, routed)           0.000    48.533    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_50_n_0
    SLICE_X6Y52          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    48.690 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_9/CO[1]
                         net (fo=37, routed)          0.851    49.541    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_9_n_2
    SLICE_X5Y45          LUT3 (Prop_lut3_I0_O)        0.332    49.873 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1182/O
                         net (fo=1, routed)           0.000    49.873    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1182_n_0
    SLICE_X5Y45          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    50.423 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1040/CO[3]
                         net (fo=1, routed)           0.000    50.423    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1040_n_0
    SLICE_X5Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.537 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_879/CO[3]
                         net (fo=1, routed)           0.000    50.537    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_879_n_0
    SLICE_X5Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.651 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_723/CO[3]
                         net (fo=1, routed)           0.000    50.651    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_723_n_0
    SLICE_X5Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.765 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_572/CO[3]
                         net (fo=1, routed)           0.000    50.765    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_572_n_0
    SLICE_X5Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.879 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_426/CO[3]
                         net (fo=1, routed)           0.001    50.880    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_426_n_0
    SLICE_X5Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.994 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_285/CO[3]
                         net (fo=1, routed)           0.000    50.994    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_285_n_0
    SLICE_X5Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.108 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_149/CO[3]
                         net (fo=1, routed)           0.000    51.108    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_149_n_0
    SLICE_X5Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.222 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_53/CO[3]
                         net (fo=1, routed)           0.000    51.222    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_53_n_0
    SLICE_X5Y53          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    51.379 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_10/CO[1]
                         net (fo=37, routed)          1.067    52.446    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_10_n_2
    SLICE_X4Y42          LUT3 (Prop_lut3_I0_O)        0.329    52.775 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1185/O
                         net (fo=1, routed)           0.000    52.775    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1185_n_0
    SLICE_X4Y42          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    53.308 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1045/CO[3]
                         net (fo=1, routed)           0.000    53.308    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1045_n_0
    SLICE_X4Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.425 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_884/CO[3]
                         net (fo=1, routed)           0.000    53.425    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_884_n_0
    SLICE_X4Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.542 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_728/CO[3]
                         net (fo=1, routed)           0.000    53.542    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_728_n_0
    SLICE_X4Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.659 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_577/CO[3]
                         net (fo=1, routed)           0.000    53.659    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_577_n_0
    SLICE_X4Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.776 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_431/CO[3]
                         net (fo=1, routed)           0.000    53.776    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_431_n_0
    SLICE_X4Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.893 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_290/CO[3]
                         net (fo=1, routed)           0.000    53.893    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_290_n_0
    SLICE_X4Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.010 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_154/CO[3]
                         net (fo=1, routed)           0.000    54.010    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_154_n_0
    SLICE_X4Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.127 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_56/CO[3]
                         net (fo=1, routed)           0.001    54.127    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_56_n_0
    SLICE_X4Y50          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    54.284 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_11/CO[1]
                         net (fo=37, routed)          1.095    55.379    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_11_n_2
    SLICE_X3Y37          LUT3 (Prop_lut3_I0_O)        0.332    55.711 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1188/O
                         net (fo=1, routed)           0.000    55.711    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1188_n_0
    SLICE_X3Y37          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    56.261 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1050/CO[3]
                         net (fo=1, routed)           0.000    56.261    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1050_n_0
    SLICE_X3Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.375 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_889/CO[3]
                         net (fo=1, routed)           0.000    56.375    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_889_n_0
    SLICE_X3Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.489 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_733/CO[3]
                         net (fo=1, routed)           0.000    56.489    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_733_n_0
    SLICE_X3Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.603 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_582/CO[3]
                         net (fo=1, routed)           0.000    56.603    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_582_n_0
    SLICE_X3Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.717 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_436/CO[3]
                         net (fo=1, routed)           0.000    56.717    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_436_n_0
    SLICE_X3Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.831 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_295/CO[3]
                         net (fo=1, routed)           0.000    56.831    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_295_n_0
    SLICE_X3Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.945 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_159/CO[3]
                         net (fo=1, routed)           0.000    56.945    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_159_n_0
    SLICE_X3Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.059 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_59/CO[3]
                         net (fo=1, routed)           0.000    57.059    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_59_n_0
    SLICE_X3Y45          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    57.216 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_12/CO[1]
                         net (fo=37, routed)          0.997    58.213    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_12_n_2
    SLICE_X0Y36          LUT3 (Prop_lut3_I0_O)        0.329    58.542 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1191/O
                         net (fo=1, routed)           0.000    58.542    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1191_n_0
    SLICE_X0Y36          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    59.075 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1055/CO[3]
                         net (fo=1, routed)           0.000    59.075    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1055_n_0
    SLICE_X0Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.192 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_894/CO[3]
                         net (fo=1, routed)           0.000    59.192    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_894_n_0
    SLICE_X0Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.309 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_738/CO[3]
                         net (fo=1, routed)           0.000    59.309    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_738_n_0
    SLICE_X0Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.426 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_587/CO[3]
                         net (fo=1, routed)           0.000    59.426    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_587_n_0
    SLICE_X0Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.543 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_441/CO[3]
                         net (fo=1, routed)           0.000    59.543    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_441_n_0
    SLICE_X0Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.660 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_300/CO[3]
                         net (fo=1, routed)           0.000    59.660    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_300_n_0
    SLICE_X0Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.777 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_164/CO[3]
                         net (fo=1, routed)           0.000    59.777    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_164_n_0
    SLICE_X0Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.894 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_62/CO[3]
                         net (fo=1, routed)           0.000    59.894    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_62_n_0
    SLICE_X0Y44          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    60.051 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_13/CO[1]
                         net (fo=37, routed)          1.102    61.152    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_13_n_2
    SLICE_X2Y34          LUT3 (Prop_lut3_I0_O)        0.332    61.484 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1194/O
                         net (fo=1, routed)           0.000    61.484    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1194_n_0
    SLICE_X2Y34          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    62.034 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1060/CO[3]
                         net (fo=1, routed)           0.000    62.034    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1060_n_0
    SLICE_X2Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.148 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_899/CO[3]
                         net (fo=1, routed)           0.000    62.148    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_899_n_0
    SLICE_X2Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.262 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_743/CO[3]
                         net (fo=1, routed)           0.000    62.262    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_743_n_0
    SLICE_X2Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.376 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_592/CO[3]
                         net (fo=1, routed)           0.000    62.376    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_592_n_0
    SLICE_X2Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.490 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_446/CO[3]
                         net (fo=1, routed)           0.000    62.490    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_446_n_0
    SLICE_X2Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.604 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_305/CO[3]
                         net (fo=1, routed)           0.000    62.604    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_305_n_0
    SLICE_X2Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.718 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_169/CO[3]
                         net (fo=1, routed)           0.000    62.718    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_169_n_0
    SLICE_X2Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.832 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_65/CO[3]
                         net (fo=1, routed)           0.000    62.832    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_65_n_0
    SLICE_X2Y42          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    62.989 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_14/CO[1]
                         net (fo=37, routed)          1.074    64.063    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_14_n_2
    SLICE_X4Y33          LUT3 (Prop_lut3_I0_O)        0.329    64.392 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1197/O
                         net (fo=1, routed)           0.000    64.392    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1197_n_0
    SLICE_X4Y33          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    64.925 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1065/CO[3]
                         net (fo=1, routed)           0.000    64.925    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1065_n_0
    SLICE_X4Y34          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.042 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_904/CO[3]
                         net (fo=1, routed)           0.000    65.042    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_904_n_0
    SLICE_X4Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.159 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_748/CO[3]
                         net (fo=1, routed)           0.000    65.159    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_748_n_0
    SLICE_X4Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.276 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_597/CO[3]
                         net (fo=1, routed)           0.000    65.276    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_597_n_0
    SLICE_X4Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.393 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_451/CO[3]
                         net (fo=1, routed)           0.000    65.393    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_451_n_0
    SLICE_X4Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.510 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_310/CO[3]
                         net (fo=1, routed)           0.000    65.510    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_310_n_0
    SLICE_X4Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.627 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_174/CO[3]
                         net (fo=1, routed)           0.000    65.627    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_174_n_0
    SLICE_X4Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.744 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_68/CO[3]
                         net (fo=1, routed)           0.000    65.744    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_68_n_0
    SLICE_X4Y41          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    65.901 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_15/CO[1]
                         net (fo=37, routed)          1.105    67.007    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_15_n_2
    SLICE_X7Y34          LUT3 (Prop_lut3_I0_O)        0.332    67.339 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1200/O
                         net (fo=1, routed)           0.000    67.339    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1200_n_0
    SLICE_X7Y34          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    67.889 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1070/CO[3]
                         net (fo=1, routed)           0.000    67.889    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1070_n_0
    SLICE_X7Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.003 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_909/CO[3]
                         net (fo=1, routed)           0.000    68.003    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_909_n_0
    SLICE_X7Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.117 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_753/CO[3]
                         net (fo=1, routed)           0.000    68.117    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_753_n_0
    SLICE_X7Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.231 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_602/CO[3]
                         net (fo=1, routed)           0.000    68.231    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_602_n_0
    SLICE_X7Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.345 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_456/CO[3]
                         net (fo=1, routed)           0.000    68.345    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_456_n_0
    SLICE_X7Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.459 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_315/CO[3]
                         net (fo=1, routed)           0.000    68.459    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_315_n_0
    SLICE_X7Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.573 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_179/CO[3]
                         net (fo=1, routed)           0.000    68.573    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_179_n_0
    SLICE_X7Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.687 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_71/CO[3]
                         net (fo=1, routed)           0.000    68.687    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_71_n_0
    SLICE_X7Y42          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    68.844 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_16/CO[1]
                         net (fo=37, routed)          0.939    69.783    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_16_n_2
    SLICE_X8Y35          LUT3 (Prop_lut3_I0_O)        0.329    70.112 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1203/O
                         net (fo=1, routed)           0.000    70.112    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1203_n_0
    SLICE_X8Y35          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    70.645 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1075/CO[3]
                         net (fo=1, routed)           0.000    70.645    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1075_n_0
    SLICE_X8Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.762 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_914/CO[3]
                         net (fo=1, routed)           0.000    70.762    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_914_n_0
    SLICE_X8Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.879 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_758/CO[3]
                         net (fo=1, routed)           0.000    70.879    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_758_n_0
    SLICE_X8Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.996 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_607/CO[3]
                         net (fo=1, routed)           0.000    70.996    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_607_n_0
    SLICE_X8Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.113 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_461/CO[3]
                         net (fo=1, routed)           0.000    71.113    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_461_n_0
    SLICE_X8Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.230 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_320/CO[3]
                         net (fo=1, routed)           0.000    71.230    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_320_n_0
    SLICE_X8Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.347 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_184/CO[3]
                         net (fo=1, routed)           0.000    71.347    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_184_n_0
    SLICE_X8Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.464 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_74/CO[3]
                         net (fo=1, routed)           0.000    71.464    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_74_n_0
    SLICE_X8Y43          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    71.621 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_17/CO[1]
                         net (fo=37, routed)          0.889    72.509    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_17_n_2
    SLICE_X9Y38          LUT3 (Prop_lut3_I0_O)        0.332    72.841 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1206/O
                         net (fo=1, routed)           0.000    72.841    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1206_n_0
    SLICE_X9Y38          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    73.391 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1080/CO[3]
                         net (fo=1, routed)           0.000    73.391    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1080_n_0
    SLICE_X9Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.505 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_919/CO[3]
                         net (fo=1, routed)           0.000    73.505    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_919_n_0
    SLICE_X9Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.619 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_763/CO[3]
                         net (fo=1, routed)           0.000    73.619    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_763_n_0
    SLICE_X9Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.733 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_612/CO[3]
                         net (fo=1, routed)           0.000    73.733    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_612_n_0
    SLICE_X9Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.847 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_466/CO[3]
                         net (fo=1, routed)           0.000    73.847    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_466_n_0
    SLICE_X9Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.961 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_325/CO[3]
                         net (fo=1, routed)           0.000    73.961    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_325_n_0
    SLICE_X9Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.075 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_189/CO[3]
                         net (fo=1, routed)           0.000    74.075    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_189_n_0
    SLICE_X9Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.189 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_77/CO[3]
                         net (fo=1, routed)           0.000    74.189    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_77_n_0
    SLICE_X9Y46          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    74.346 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_18/CO[1]
                         net (fo=37, routed)          1.241    75.587    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_18_n_2
    SLICE_X9Y29          LUT3 (Prop_lut3_I0_O)        0.329    75.916 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1088/O
                         net (fo=1, routed)           0.000    75.916    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1088_n_0
    SLICE_X9Y29          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    76.466 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_924/CO[3]
                         net (fo=1, routed)           0.000    76.466    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_924_n_0
    SLICE_X9Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.580 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_768/CO[3]
                         net (fo=1, routed)           0.000    76.580    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_768_n_0
    SLICE_X9Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.694 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_617/CO[3]
                         net (fo=1, routed)           0.000    76.694    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_617_n_0
    SLICE_X9Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.808 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_471/CO[3]
                         net (fo=1, routed)           0.000    76.808    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_471_n_0
    SLICE_X9Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.922 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_330/CO[3]
                         net (fo=1, routed)           0.000    76.922    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_330_n_0
    SLICE_X9Y34          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.036 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_194/CO[3]
                         net (fo=1, routed)           0.000    77.036    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_194_n_0
    SLICE_X9Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.150 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_80/CO[3]
                         net (fo=1, routed)           0.000    77.150    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_80_n_0
    SLICE_X9Y36          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    77.307 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_19/CO[1]
                         net (fo=37, routed)          0.714    78.021    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_19_n_2
    SLICE_X10Y34         LUT3 (Prop_lut3_I0_O)        0.329    78.350 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1212/O
                         net (fo=1, routed)           0.000    78.350    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1212_n_0
    SLICE_X10Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    78.883 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1090/CO[3]
                         net (fo=1, routed)           0.000    78.883    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1090_n_0
    SLICE_X10Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.000 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_929/CO[3]
                         net (fo=1, routed)           0.000    79.000    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_929_n_0
    SLICE_X10Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.117 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_773/CO[3]
                         net (fo=1, routed)           0.000    79.117    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_773_n_0
    SLICE_X10Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.234 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_622/CO[3]
                         net (fo=1, routed)           0.000    79.234    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_622_n_0
    SLICE_X10Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.351 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_476/CO[3]
                         net (fo=1, routed)           0.000    79.351    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_476_n_0
    SLICE_X10Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.468 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_335/CO[3]
                         net (fo=1, routed)           0.000    79.468    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_335_n_0
    SLICE_X10Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.585 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_199/CO[3]
                         net (fo=1, routed)           0.000    79.585    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_199_n_0
    SLICE_X10Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.702 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_83/CO[3]
                         net (fo=1, routed)           0.000    79.702    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_83_n_0
    SLICE_X10Y42         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    79.859 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_20/CO[1]
                         net (fo=37, routed)          0.938    80.797    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_20_n_2
    SLICE_X12Y34         LUT3 (Prop_lut3_I0_O)        0.332    81.129 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1215/O
                         net (fo=1, routed)           0.000    81.129    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1215_n_0
    SLICE_X12Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    81.662 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1095/CO[3]
                         net (fo=1, routed)           0.000    81.662    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1095_n_0
    SLICE_X12Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.779 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_934/CO[3]
                         net (fo=1, routed)           0.000    81.779    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_934_n_0
    SLICE_X12Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.896 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_778/CO[3]
                         net (fo=1, routed)           0.000    81.896    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_778_n_0
    SLICE_X12Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.013 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_627/CO[3]
                         net (fo=1, routed)           0.000    82.013    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_627_n_0
    SLICE_X12Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.130 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_481/CO[3]
                         net (fo=1, routed)           0.000    82.130    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_481_n_0
    SLICE_X12Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.247 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_340/CO[3]
                         net (fo=1, routed)           0.000    82.247    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_340_n_0
    SLICE_X12Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.364 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_204/CO[3]
                         net (fo=1, routed)           0.000    82.364    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_204_n_0
    SLICE_X12Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.481 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_86/CO[3]
                         net (fo=1, routed)           0.000    82.481    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_86_n_0
    SLICE_X12Y42         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    82.638 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_21/CO[1]
                         net (fo=37, routed)          0.934    83.572    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_21_n_2
    SLICE_X11Y36         LUT3 (Prop_lut3_I0_O)        0.332    83.904 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1218/O
                         net (fo=1, routed)           0.000    83.904    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1218_n_0
    SLICE_X11Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    84.454 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1100/CO[3]
                         net (fo=1, routed)           0.000    84.454    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1100_n_0
    SLICE_X11Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.568 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_939/CO[3]
                         net (fo=1, routed)           0.000    84.568    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_939_n_0
    SLICE_X11Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.682 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_783/CO[3]
                         net (fo=1, routed)           0.000    84.682    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_783_n_0
    SLICE_X11Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.796 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_632/CO[3]
                         net (fo=1, routed)           0.000    84.796    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_632_n_0
    SLICE_X11Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.910 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_486/CO[3]
                         net (fo=1, routed)           0.000    84.910    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_486_n_0
    SLICE_X11Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.024 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_345/CO[3]
                         net (fo=1, routed)           0.000    85.024    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_345_n_0
    SLICE_X11Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.138 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_209/CO[3]
                         net (fo=1, routed)           0.000    85.138    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_209_n_0
    SLICE_X11Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.252 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_89/CO[3]
                         net (fo=1, routed)           0.000    85.252    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_89_n_0
    SLICE_X11Y44         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    85.409 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_22/CO[1]
                         net (fo=37, routed)          1.107    86.516    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_22_n_2
    SLICE_X5Y36          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    87.301 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1105/CO[3]
                         net (fo=1, routed)           0.000    87.301    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1105_n_0
    SLICE_X5Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.415 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_944/CO[3]
                         net (fo=1, routed)           0.000    87.415    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_944_n_0
    SLICE_X5Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.529 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_788/CO[3]
                         net (fo=1, routed)           0.000    87.529    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_788_n_0
    SLICE_X5Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.643 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_637/CO[3]
                         net (fo=1, routed)           0.000    87.643    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_637_n_0
    SLICE_X5Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.757 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_491/CO[3]
                         net (fo=1, routed)           0.000    87.757    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_491_n_0
    SLICE_X5Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.871 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_350/CO[3]
                         net (fo=1, routed)           0.000    87.871    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_350_n_0
    SLICE_X5Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.985 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_214/CO[3]
                         net (fo=1, routed)           0.000    87.985    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_214_n_0
    SLICE_X5Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.099 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_92/CO[3]
                         net (fo=1, routed)           0.000    88.099    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_92_n_0
    SLICE_X5Y44          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    88.256 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_23/CO[1]
                         net (fo=37, routed)          0.724    88.980    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_23_n_2
    SLICE_X1Y43          LUT3 (Prop_lut3_I0_O)        0.329    89.309 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1224/O
                         net (fo=1, routed)           0.000    89.309    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1224_n_0
    SLICE_X1Y43          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    89.859 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1110/CO[3]
                         net (fo=1, routed)           0.000    89.859    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1110_n_0
    SLICE_X1Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.973 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_949/CO[3]
                         net (fo=1, routed)           0.000    89.973    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_949_n_0
    SLICE_X1Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.087 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_793/CO[3]
                         net (fo=1, routed)           0.000    90.087    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_793_n_0
    SLICE_X1Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.201 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_642/CO[3]
                         net (fo=1, routed)           0.000    90.201    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_642_n_0
    SLICE_X1Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.315 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_496/CO[3]
                         net (fo=1, routed)           0.000    90.315    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_496_n_0
    SLICE_X1Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.429 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_355/CO[3]
                         net (fo=1, routed)           0.000    90.429    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_355_n_0
    SLICE_X1Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.543 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_219/CO[3]
                         net (fo=1, routed)           0.001    90.543    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_219_n_0
    SLICE_X1Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.657 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_95/CO[3]
                         net (fo=1, routed)           0.000    90.657    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_95_n_0
    SLICE_X1Y51          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    90.814 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_24/CO[1]
                         net (fo=37, routed)          0.878    91.693    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_24_n_2
    SLICE_X2Y45          LUT3 (Prop_lut3_I0_O)        0.329    92.022 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1228/O
                         net (fo=1, routed)           0.000    92.022    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1228_n_0
    SLICE_X2Y45          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    92.554 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1115/CO[3]
                         net (fo=1, routed)           0.000    92.554    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1115_n_0
    SLICE_X2Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.668 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_954/CO[3]
                         net (fo=1, routed)           0.000    92.668    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_954_n_0
    SLICE_X2Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.782 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_798/CO[3]
                         net (fo=1, routed)           0.000    92.782    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_798_n_0
    SLICE_X2Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.896 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_647/CO[3]
                         net (fo=1, routed)           0.000    92.896    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_647_n_0
    SLICE_X2Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.010 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_501/CO[3]
                         net (fo=1, routed)           0.001    93.010    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_501_n_0
    SLICE_X2Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.124 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_360/CO[3]
                         net (fo=1, routed)           0.000    93.124    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_360_n_0
    SLICE_X2Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.238 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_224/CO[3]
                         net (fo=1, routed)           0.000    93.238    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_224_n_0
    SLICE_X2Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.352 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_98/CO[3]
                         net (fo=1, routed)           0.000    93.352    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_98_n_0
    SLICE_X2Y53          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    93.623 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_25/CO[0]
                         net (fo=2, routed)           1.052    94.675    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_25_n_3
    SLICE_X8Y45          LUT6 (Prop_lut6_I1_O)        0.373    95.048 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/dtCnt1_carry_i_4/O
                         net (fo=1, routed)           0.000    95.048    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/dtCnt1_carry_i_4_n_0
    SLICE_X8Y45          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    95.561 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/dtCnt1_carry/CO[3]
                         net (fo=1, routed)           0.000    95.561    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/dtCnt1_carry_n_0
    SLICE_X8Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    95.678 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/dtCnt1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    95.678    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/dtCnt1_carry__0_n_0
    SLICE_X8Y47          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    95.907 f  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/dtCnt1_carry__1/CO[2]
                         net (fo=33, routed)          0.825    96.732    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/load
    SLICE_X10Y44         LUT2 (Prop_lut2_I1_O)        0.310    97.042 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/i__carry_i_5/O
                         net (fo=1, routed)           0.000    97.042    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/i__carry_i_5_n_0
    SLICE_X10Y44         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    97.555 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/i_/i_/i__carry/CO[3]
                         net (fo=1, routed)           0.000    97.555    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/i_/i_/i__carry_n_0
    SLICE_X10Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    97.672 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/i_/i_/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    97.672    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/i_/i_/i__carry__0_n_0
    SLICE_X10Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    97.789 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/i_/i_/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    97.789    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/i_/i_/i__carry__1_n_0
    SLICE_X10Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    97.906 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/i_/i_/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000    97.906    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/i_/i_/i__carry__2_n_0
    SLICE_X10Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.023 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/i_/i_/i__carry__3/CO[3]
                         net (fo=1, routed)           0.000    98.023    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/i_/i_/i__carry__3_n_0
    SLICE_X10Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.140 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/i_/i_/i__carry__4/CO[3]
                         net (fo=1, routed)           0.001    98.141    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/i_/i_/i__carry__4_n_0
    SLICE_X10Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.258 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/i_/i_/i__carry__5/CO[3]
                         net (fo=1, routed)           0.000    98.258    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/i_/i_/i__carry__5_n_0
    SLICE_X10Y51         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    98.477 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/i_/i_/i__carry__6/O[0]
                         net (fo=1, routed)           0.000    98.477    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/i_/i_/i__carry__6_n_7
    SLICE_X10Y51         FDCE                                         r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/dtCnt_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.759    21.759    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.850 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=738, routed)         1.495    23.344    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/s00_axi_aclk
    SLICE_X10Y51         FDCE                                         r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/dtCnt_reg[28]/C
                         clock pessimism              0.282    23.626    
                         clock uncertainty           -0.302    23.324    
    SLICE_X10Y51         FDCE (Setup_fdce_C_D)        0.109    23.433    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/dtCnt_reg[28]
  -------------------------------------------------------------------
                         required time                         23.433    
                         arrival time                         -98.477    
  -------------------------------------------------------------------
                         slack                                -75.043    

Slack (VIOLATED) :        -75.030ns  (required time - arrival time)
  Source:                 design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/slv_reg2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/dtCnt_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        94.666ns  (logic 61.683ns (65.159%)  route 32.983ns (34.841%))
  Logic Levels:           327  (CARRY4=297 LUT2=2 LUT3=27 LUT6=1)
  Clock Path Skew:        -0.171ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.344ns = ( 23.344 - 20.000 ) 
    Source Clock Delay      (SCD):    3.798ns
    Clock Pessimism Removal (CPR):    0.282ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           2.031     2.031    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.132 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=738, routed)         1.666     3.798    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X12Y26         FDRE                                         r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/slv_reg2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y26         FDRE (Prop_fdre_C_Q)         0.518     4.316 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/slv_reg2_reg[0]/Q
                         net (fo=33, routed)          0.486     4.802    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/slv_reg2_reg[31][0]
    SLICE_X13Y26         LUT2 (Prop_lut2_I0_O)        0.124     4.926 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1158/O
                         net (fo=1, routed)           0.000     4.926    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1158_n_0
    SLICE_X13Y26         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.458 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1000/CO[3]
                         net (fo=1, routed)           0.000     5.458    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1000_n_0
    SLICE_X13Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.572 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_995/CO[3]
                         net (fo=1, routed)           0.000     5.572    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_995_n_0
    SLICE_X13Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.686 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/dtCnt1_carry__1_i_131/CO[3]
                         net (fo=1, routed)           0.000     5.686    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/dtCnt1_carry__1_i_131_n_0
    SLICE_X13Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.800 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/dtCnt1_carry__1_i_114/CO[3]
                         net (fo=1, routed)           0.000     5.800    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/dtCnt1_carry__1_i_114_n_0
    SLICE_X13Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.914 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/dtCnt1_carry__1_i_91/CO[3]
                         net (fo=1, routed)           0.000     5.914    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/dtCnt1_carry__1_i_91_n_0
    SLICE_X13Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.028 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/dtCnt1_carry__1_i_63/CO[3]
                         net (fo=1, routed)           0.000     6.028    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/dtCnt1_carry__1_i_63_n_0
    SLICE_X13Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.142 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/dtCnt1_carry__1_i_30/CO[3]
                         net (fo=1, routed)           0.000     6.142    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/dtCnt1_carry__1_i_30_n_0
    SLICE_X13Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.256 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/dtCnt1_carry__1_i_12/CO[3]
                         net (fo=1, routed)           0.000     6.256    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/dtCnt1_carry__1_i_12_n_0
    SLICE_X13Y34         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     6.527 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/dtCnt1_carry__1_i_5/CO[0]
                         net (fo=36, routed)          1.110     7.637    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/dtCnt1_carry__1_i_5_n_3
    SLICE_X12Y25         LUT3 (Prop_lut3_I0_O)        0.373     8.010 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1141/O
                         net (fo=1, routed)           0.000     8.010    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1141_n_0
    SLICE_X12Y25         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     8.386 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_990/CO[3]
                         net (fo=1, routed)           0.000     8.386    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_990_n_0
    SLICE_X12Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.503 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_839/CO[3]
                         net (fo=1, routed)           0.000     8.503    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_839_n_0
    SLICE_X12Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.620 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_834/CO[3]
                         net (fo=1, routed)           0.000     8.620    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_834_n_0
    SLICE_X12Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.737 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/dtCnt1_carry__1_i_113/CO[3]
                         net (fo=1, routed)           0.000     8.737    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/dtCnt1_carry__1_i_113_n_0
    SLICE_X12Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.854 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/dtCnt1_carry__1_i_90/CO[3]
                         net (fo=1, routed)           0.000     8.854    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/dtCnt1_carry__1_i_90_n_0
    SLICE_X12Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.971 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/dtCnt1_carry__1_i_62/CO[3]
                         net (fo=1, routed)           0.000     8.971    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/dtCnt1_carry__1_i_62_n_0
    SLICE_X12Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.088 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/dtCnt1_carry__1_i_29/CO[3]
                         net (fo=1, routed)           0.000     9.088    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/dtCnt1_carry__1_i_29_n_0
    SLICE_X12Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.205 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/dtCnt1_carry__1_i_11/CO[3]
                         net (fo=1, routed)           0.000     9.205    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/dtCnt1_carry__1_i_11_n_0
    SLICE_X12Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.362 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/dtCnt1_carry__1_i_4/CO[1]
                         net (fo=36, routed)          0.988    10.350    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/dtCnt1_carry__1_i_4_n_2
    SLICE_X11Y26         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    11.138 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_985/CO[3]
                         net (fo=1, routed)           0.000    11.138    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_985_n_0
    SLICE_X11Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.252 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_829/CO[3]
                         net (fo=1, routed)           0.000    11.252    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_829_n_0
    SLICE_X11Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.366 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_683/CO[3]
                         net (fo=1, routed)           0.000    11.366    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_683_n_0
    SLICE_X11Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.480 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_678/CO[3]
                         net (fo=1, routed)           0.000    11.480    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_678_n_0
    SLICE_X11Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.594 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/dtCnt1_carry__1_i_104/CO[3]
                         net (fo=1, routed)           0.000    11.594    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/dtCnt1_carry__1_i_104_n_0
    SLICE_X11Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.708 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/dtCnt1_carry__1_i_81/CO[3]
                         net (fo=1, routed)           0.000    11.708    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/dtCnt1_carry__1_i_81_n_0
    SLICE_X11Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.822 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/dtCnt1_carry__1_i_49/CO[3]
                         net (fo=1, routed)           0.000    11.822    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/dtCnt1_carry__1_i_49_n_0
    SLICE_X11Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.936 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/dtCnt1_carry__1_i_19/CO[3]
                         net (fo=1, routed)           0.000    11.936    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/dtCnt1_carry__1_i_19_n_0
    SLICE_X11Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    12.093 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/dtCnt1_carry__1_i_7/CO[1]
                         net (fo=36, routed)          0.921    13.014    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/dtCnt1_carry__1_i_7_n_2
    SLICE_X10Y25         LUT3 (Prop_lut3_I0_O)        0.329    13.343 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1137/O
                         net (fo=1, routed)           0.000    13.343    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1137_n_0
    SLICE_X10Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.876 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_980/CO[3]
                         net (fo=1, routed)           0.000    13.876    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_980_n_0
    SLICE_X10Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.993 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_824/CO[3]
                         net (fo=1, routed)           0.000    13.993    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_824_n_0
    SLICE_X10Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.110 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_673/CO[3]
                         net (fo=1, routed)           0.000    14.110    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_673_n_0
    SLICE_X10Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.227 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_532/CO[3]
                         net (fo=1, routed)           0.000    14.227    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_532_n_0
    SLICE_X10Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.344 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_527/CO[3]
                         net (fo=1, routed)           0.000    14.344    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_527_n_0
    SLICE_X10Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.461 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/dtCnt1_carry__1_i_76/CO[3]
                         net (fo=1, routed)           0.000    14.461    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/dtCnt1_carry__1_i_76_n_0
    SLICE_X10Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.578 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/dtCnt1_carry__1_i_44/CO[3]
                         net (fo=1, routed)           0.000    14.578    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/dtCnt1_carry__1_i_44_n_0
    SLICE_X10Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.695 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/dtCnt1_carry__1_i_16/CO[3]
                         net (fo=1, routed)           0.000    14.695    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/dtCnt1_carry__1_i_16_n_0
    SLICE_X10Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    14.852 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/dtCnt1_carry__1_i_8/CO[1]
                         net (fo=36, routed)          1.127    15.979    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/dtCnt1_carry__1_i_8_n_2
    SLICE_X8Y24          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803    16.782 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_975/CO[3]
                         net (fo=1, routed)           0.009    16.791    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_975_n_0
    SLICE_X8Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.908 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_819/CO[3]
                         net (fo=1, routed)           0.000    16.908    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_819_n_0
    SLICE_X8Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.025 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_668/CO[3]
                         net (fo=1, routed)           0.000    17.025    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_668_n_0
    SLICE_X8Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.142 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_522/CO[3]
                         net (fo=1, routed)           0.000    17.142    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_522_n_0
    SLICE_X8Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.259 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_386/CO[3]
                         net (fo=1, routed)           0.000    17.259    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_386_n_0
    SLICE_X8Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.376 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_381/CO[3]
                         net (fo=1, routed)           0.000    17.376    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_381_n_0
    SLICE_X8Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.493 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/dtCnt1_carry__1_i_43/CO[3]
                         net (fo=1, routed)           0.000    17.493    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/dtCnt1_carry__1_i_43_n_0
    SLICE_X8Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.610 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/dtCnt1_carry__1_i_15/CO[3]
                         net (fo=1, routed)           0.000    17.610    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/dtCnt1_carry__1_i_15_n_0
    SLICE_X8Y32          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.767 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/dtCnt1_carry__1_i_6/CO[1]
                         net (fo=36, routed)          0.876    18.643    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/dtCnt1_carry__1_i_6_n_2
    SLICE_X7Y25          LUT3 (Prop_lut3_I0_O)        0.332    18.975 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1131/O
                         net (fo=1, routed)           0.000    18.975    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1131_n_0
    SLICE_X7Y25          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.525 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_970/CO[3]
                         net (fo=1, routed)           0.000    19.525    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_970_n_0
    SLICE_X7Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.639 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_814/CO[3]
                         net (fo=1, routed)           0.000    19.639    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_814_n_0
    SLICE_X7Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.753 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_663/CO[3]
                         net (fo=1, routed)           0.000    19.753    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_663_n_0
    SLICE_X7Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.867 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_517/CO[3]
                         net (fo=1, routed)           0.000    19.867    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_517_n_0
    SLICE_X7Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.981 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_376/CO[3]
                         net (fo=1, routed)           0.000    19.981    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_376_n_0
    SLICE_X7Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.095 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_245/CO[3]
                         net (fo=1, routed)           0.000    20.095    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_245_n_0
    SLICE_X7Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.209 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_240/CO[3]
                         net (fo=1, routed)           0.000    20.209    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_240_n_0
    SLICE_X7Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.323 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/dtCnt1_carry__1_i_24/CO[3]
                         net (fo=1, routed)           0.000    20.323    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/dtCnt1_carry__1_i_24_n_0
    SLICE_X7Y33          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.480 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/dtCnt1_carry__1_i_9/CO[1]
                         net (fo=36, routed)          0.872    21.352    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/dtCnt1_carry__1_i_9_n_2
    SLICE_X6Y30          LUT3 (Prop_lut3_I0_O)        0.329    21.681 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1128/O
                         net (fo=1, routed)           0.000    21.681    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1128_n_0
    SLICE_X6Y30          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    22.214 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_965/CO[3]
                         net (fo=1, routed)           0.000    22.214    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_965_n_0
    SLICE_X6Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.331 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_809/CO[3]
                         net (fo=1, routed)           0.000    22.331    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_809_n_0
    SLICE_X6Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.448 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_658/CO[3]
                         net (fo=1, routed)           0.000    22.448    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_658_n_0
    SLICE_X6Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.565 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_512/CO[3]
                         net (fo=1, routed)           0.000    22.565    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_512_n_0
    SLICE_X6Y34          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.682 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_371/CO[3]
                         net (fo=1, routed)           0.000    22.682    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_371_n_0
    SLICE_X6Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.799 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_235/CO[3]
                         net (fo=1, routed)           0.000    22.799    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_235_n_0
    SLICE_X6Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.916 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_109/CO[3]
                         net (fo=1, routed)           0.000    22.916    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_109_n_0
    SLICE_X6Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.033 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_106/CO[3]
                         net (fo=1, routed)           0.000    23.033    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_106_n_0
    SLICE_X6Y38          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.190 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/dtCnt1_carry__1_i_10/CO[1]
                         net (fo=36, routed)          1.238    24.428    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/dtCnt1_carry__1_i_10_n_2
    SLICE_X14Y32         LUT3 (Prop_lut3_I0_O)        0.332    24.760 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1125/O
                         net (fo=1, routed)           0.000    24.760    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1125_n_0
    SLICE_X14Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.310 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_960/CO[3]
                         net (fo=1, routed)           0.000    25.310    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_960_n_0
    SLICE_X14Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.424 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_804/CO[3]
                         net (fo=1, routed)           0.000    25.424    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_804_n_0
    SLICE_X14Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.538 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_653/CO[3]
                         net (fo=1, routed)           0.000    25.538    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_653_n_0
    SLICE_X14Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.652 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_507/CO[3]
                         net (fo=1, routed)           0.000    25.652    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_507_n_0
    SLICE_X14Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.766 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_366/CO[3]
                         net (fo=1, routed)           0.000    25.766    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_366_n_0
    SLICE_X14Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.880 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_230/CO[3]
                         net (fo=1, routed)           0.000    25.880    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_230_n_0
    SLICE_X14Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.994 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_101/CO[3]
                         net (fo=1, routed)           0.000    25.994    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_101_n_0
    SLICE_X14Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.108 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_29/CO[3]
                         net (fo=1, routed)           0.000    26.108    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_29_n_0
    SLICE_X14Y40         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.265 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_28/CO[1]
                         net (fo=36, routed)          1.022    27.287    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_28_n_2
    SLICE_X15Y31         LUT3 (Prop_lut3_I0_O)        0.329    27.616 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1122/O
                         net (fo=1, routed)           0.000    27.616    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1122_n_0
    SLICE_X15Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.166 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_959/CO[3]
                         net (fo=1, routed)           0.000    28.166    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_959_n_0
    SLICE_X15Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.280 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_803/CO[3]
                         net (fo=1, routed)           0.000    28.280    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_803_n_0
    SLICE_X15Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.394 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_652/CO[3]
                         net (fo=1, routed)           0.000    28.394    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_652_n_0
    SLICE_X15Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.508 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_506/CO[3]
                         net (fo=1, routed)           0.000    28.508    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_506_n_0
    SLICE_X15Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.622 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_365/CO[3]
                         net (fo=1, routed)           0.000    28.622    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_365_n_0
    SLICE_X15Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.736 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_229/CO[3]
                         net (fo=1, routed)           0.000    28.736    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_229_n_0
    SLICE_X15Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.850 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_100/CO[3]
                         net (fo=1, routed)           0.000    28.850    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_100_n_0
    SLICE_X15Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.964 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_27/CO[3]
                         net (fo=1, routed)           0.000    28.964    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_27_n_0
    SLICE_X15Y39         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    29.121 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_2/CO[1]
                         net (fo=37, routed)          1.081    30.202    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_2_n_2
    SLICE_X16Y31         LUT3 (Prop_lut3_I0_O)        0.329    30.531 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1161/O
                         net (fo=1, routed)           0.000    30.531    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1161_n_0
    SLICE_X16Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    31.064 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1005/CO[3]
                         net (fo=1, routed)           0.000    31.064    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1005_n_0
    SLICE_X16Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.181 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_844/CO[3]
                         net (fo=1, routed)           0.000    31.181    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_844_n_0
    SLICE_X16Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.298 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_688/CO[3]
                         net (fo=1, routed)           0.000    31.298    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_688_n_0
    SLICE_X16Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.415 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_537/CO[3]
                         net (fo=1, routed)           0.000    31.415    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_537_n_0
    SLICE_X16Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.532 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_391/CO[3]
                         net (fo=1, routed)           0.000    31.532    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_391_n_0
    SLICE_X16Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.649 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_250/CO[3]
                         net (fo=1, routed)           0.000    31.649    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_250_n_0
    SLICE_X16Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.766 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_114/CO[3]
                         net (fo=1, routed)           0.000    31.766    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_114_n_0
    SLICE_X16Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.883 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_32/CO[3]
                         net (fo=1, routed)           0.000    31.883    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_32_n_0
    SLICE_X16Y39         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    32.040 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_3/CO[1]
                         net (fo=37, routed)          1.007    33.047    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_3_n_2
    SLICE_X18Y31         LUT3 (Prop_lut3_I0_O)        0.332    33.379 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1164/O
                         net (fo=1, routed)           0.000    33.379    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1164_n_0
    SLICE_X18Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.929 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1010/CO[3]
                         net (fo=1, routed)           0.000    33.929    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1010_n_0
    SLICE_X18Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.043 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_849/CO[3]
                         net (fo=1, routed)           0.000    34.043    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_849_n_0
    SLICE_X18Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.157 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_693/CO[3]
                         net (fo=1, routed)           0.000    34.157    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_693_n_0
    SLICE_X18Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.271 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_542/CO[3]
                         net (fo=1, routed)           0.000    34.271    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_542_n_0
    SLICE_X18Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.385 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_396/CO[3]
                         net (fo=1, routed)           0.000    34.385    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_396_n_0
    SLICE_X18Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.499 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_255/CO[3]
                         net (fo=1, routed)           0.000    34.499    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_255_n_0
    SLICE_X18Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.613 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_119/CO[3]
                         net (fo=1, routed)           0.000    34.613    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_119_n_0
    SLICE_X18Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.727 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_35/CO[3]
                         net (fo=1, routed)           0.000    34.727    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_35_n_0
    SLICE_X18Y39         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.884 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_4/CO[1]
                         net (fo=37, routed)          0.906    35.790    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_4_n_2
    SLICE_X19Y32         LUT3 (Prop_lut3_I0_O)        0.329    36.119 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1167/O
                         net (fo=1, routed)           0.000    36.119    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1167_n_0
    SLICE_X19Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    36.669 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1015/CO[3]
                         net (fo=1, routed)           0.000    36.669    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1015_n_0
    SLICE_X19Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.783 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_854/CO[3]
                         net (fo=1, routed)           0.000    36.783    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_854_n_0
    SLICE_X19Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.897 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_698/CO[3]
                         net (fo=1, routed)           0.000    36.897    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_698_n_0
    SLICE_X19Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.011 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_547/CO[3]
                         net (fo=1, routed)           0.000    37.011    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_547_n_0
    SLICE_X19Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.125 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_401/CO[3]
                         net (fo=1, routed)           0.000    37.125    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_401_n_0
    SLICE_X19Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.239 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_260/CO[3]
                         net (fo=1, routed)           0.000    37.239    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_260_n_0
    SLICE_X19Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.353 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_124/CO[3]
                         net (fo=1, routed)           0.000    37.353    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_124_n_0
    SLICE_X19Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.467 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_38/CO[3]
                         net (fo=1, routed)           0.000    37.467    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_38_n_0
    SLICE_X19Y40         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.624 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_5/CO[1]
                         net (fo=37, routed)          0.785    38.409    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_5_n_2
    SLICE_X20Y36         LUT3 (Prop_lut3_I0_O)        0.329    38.738 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1170/O
                         net (fo=1, routed)           0.000    38.738    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1170_n_0
    SLICE_X20Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    39.271 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1020/CO[3]
                         net (fo=1, routed)           0.000    39.271    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1020_n_0
    SLICE_X20Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.388 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_859/CO[3]
                         net (fo=1, routed)           0.000    39.388    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_859_n_0
    SLICE_X20Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.505 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_703/CO[3]
                         net (fo=1, routed)           0.000    39.505    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_703_n_0
    SLICE_X20Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.622 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_552/CO[3]
                         net (fo=1, routed)           0.000    39.622    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_552_n_0
    SLICE_X20Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.739 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_406/CO[3]
                         net (fo=1, routed)           0.000    39.739    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_406_n_0
    SLICE_X20Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.856 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_265/CO[3]
                         net (fo=1, routed)           0.000    39.856    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_265_n_0
    SLICE_X20Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.973 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_129/CO[3]
                         net (fo=1, routed)           0.000    39.973    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_129_n_0
    SLICE_X20Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.090 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_41/CO[3]
                         net (fo=1, routed)           0.000    40.090    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_41_n_0
    SLICE_X20Y44         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    40.247 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_6/CO[1]
                         net (fo=37, routed)          0.987    41.234    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_6_n_2
    SLICE_X12Y43         LUT3 (Prop_lut3_I0_O)        0.332    41.566 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1173/O
                         net (fo=1, routed)           0.000    41.566    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1173_n_0
    SLICE_X12Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    42.099 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1025/CO[3]
                         net (fo=1, routed)           0.000    42.099    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1025_n_0
    SLICE_X12Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.216 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_864/CO[3]
                         net (fo=1, routed)           0.000    42.216    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_864_n_0
    SLICE_X12Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.333 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_708/CO[3]
                         net (fo=1, routed)           0.000    42.333    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_708_n_0
    SLICE_X12Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.450 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_557/CO[3]
                         net (fo=1, routed)           0.000    42.450    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_557_n_0
    SLICE_X12Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.567 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_411/CO[3]
                         net (fo=1, routed)           0.000    42.567    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_411_n_0
    SLICE_X12Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.684 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_270/CO[3]
                         net (fo=1, routed)           0.000    42.684    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_270_n_0
    SLICE_X12Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.801 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_134/CO[3]
                         net (fo=1, routed)           0.001    42.802    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_134_n_0
    SLICE_X12Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.919 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_44/CO[3]
                         net (fo=1, routed)           0.000    42.919    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_44_n_0
    SLICE_X12Y51         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    43.076 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_7/CO[1]
                         net (fo=37, routed)          1.174    44.250    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_7_n_2
    SLICE_X7Y43          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    45.038 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1030/CO[3]
                         net (fo=1, routed)           0.000    45.038    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1030_n_0
    SLICE_X7Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.152 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_869/CO[3]
                         net (fo=1, routed)           0.000    45.152    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_869_n_0
    SLICE_X7Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.266 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_713/CO[3]
                         net (fo=1, routed)           0.000    45.266    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_713_n_0
    SLICE_X7Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.380 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_562/CO[3]
                         net (fo=1, routed)           0.000    45.380    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_562_n_0
    SLICE_X7Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.494 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_416/CO[3]
                         net (fo=1, routed)           0.000    45.494    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_416_n_0
    SLICE_X7Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.608 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_275/CO[3]
                         net (fo=1, routed)           0.000    45.608    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_275_n_0
    SLICE_X7Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.722 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_139/CO[3]
                         net (fo=1, routed)           0.001    45.723    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_139_n_0
    SLICE_X7Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.837 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_47/CO[3]
                         net (fo=1, routed)           0.000    45.837    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_47_n_0
    SLICE_X7Y51          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    45.994 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_8/CO[1]
                         net (fo=37, routed)          0.857    46.851    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_8_n_2
    SLICE_X6Y44          LUT3 (Prop_lut3_I0_O)        0.329    47.180 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1179/O
                         net (fo=1, routed)           0.000    47.180    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1179_n_0
    SLICE_X6Y44          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    47.713 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1035/CO[3]
                         net (fo=1, routed)           0.000    47.713    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1035_n_0
    SLICE_X6Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.830 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_874/CO[3]
                         net (fo=1, routed)           0.000    47.830    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_874_n_0
    SLICE_X6Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.947 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_718/CO[3]
                         net (fo=1, routed)           0.000    47.947    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_718_n_0
    SLICE_X6Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.064 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_567/CO[3]
                         net (fo=1, routed)           0.000    48.064    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_567_n_0
    SLICE_X6Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.181 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_421/CO[3]
                         net (fo=1, routed)           0.000    48.181    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_421_n_0
    SLICE_X6Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.298 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_280/CO[3]
                         net (fo=1, routed)           0.001    48.299    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_280_n_0
    SLICE_X6Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.416 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_144/CO[3]
                         net (fo=1, routed)           0.000    48.416    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_144_n_0
    SLICE_X6Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.533 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_50/CO[3]
                         net (fo=1, routed)           0.000    48.533    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_50_n_0
    SLICE_X6Y52          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    48.690 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_9/CO[1]
                         net (fo=37, routed)          0.851    49.541    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_9_n_2
    SLICE_X5Y45          LUT3 (Prop_lut3_I0_O)        0.332    49.873 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1182/O
                         net (fo=1, routed)           0.000    49.873    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1182_n_0
    SLICE_X5Y45          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    50.423 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1040/CO[3]
                         net (fo=1, routed)           0.000    50.423    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1040_n_0
    SLICE_X5Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.537 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_879/CO[3]
                         net (fo=1, routed)           0.000    50.537    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_879_n_0
    SLICE_X5Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.651 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_723/CO[3]
                         net (fo=1, routed)           0.000    50.651    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_723_n_0
    SLICE_X5Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.765 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_572/CO[3]
                         net (fo=1, routed)           0.000    50.765    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_572_n_0
    SLICE_X5Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.879 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_426/CO[3]
                         net (fo=1, routed)           0.001    50.880    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_426_n_0
    SLICE_X5Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.994 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_285/CO[3]
                         net (fo=1, routed)           0.000    50.994    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_285_n_0
    SLICE_X5Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.108 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_149/CO[3]
                         net (fo=1, routed)           0.000    51.108    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_149_n_0
    SLICE_X5Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.222 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_53/CO[3]
                         net (fo=1, routed)           0.000    51.222    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_53_n_0
    SLICE_X5Y53          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    51.379 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_10/CO[1]
                         net (fo=37, routed)          1.067    52.446    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_10_n_2
    SLICE_X4Y42          LUT3 (Prop_lut3_I0_O)        0.329    52.775 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1185/O
                         net (fo=1, routed)           0.000    52.775    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1185_n_0
    SLICE_X4Y42          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    53.308 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1045/CO[3]
                         net (fo=1, routed)           0.000    53.308    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1045_n_0
    SLICE_X4Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.425 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_884/CO[3]
                         net (fo=1, routed)           0.000    53.425    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_884_n_0
    SLICE_X4Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.542 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_728/CO[3]
                         net (fo=1, routed)           0.000    53.542    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_728_n_0
    SLICE_X4Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.659 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_577/CO[3]
                         net (fo=1, routed)           0.000    53.659    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_577_n_0
    SLICE_X4Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.776 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_431/CO[3]
                         net (fo=1, routed)           0.000    53.776    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_431_n_0
    SLICE_X4Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.893 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_290/CO[3]
                         net (fo=1, routed)           0.000    53.893    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_290_n_0
    SLICE_X4Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.010 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_154/CO[3]
                         net (fo=1, routed)           0.000    54.010    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_154_n_0
    SLICE_X4Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.127 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_56/CO[3]
                         net (fo=1, routed)           0.001    54.127    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_56_n_0
    SLICE_X4Y50          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    54.284 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_11/CO[1]
                         net (fo=37, routed)          1.095    55.379    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_11_n_2
    SLICE_X3Y37          LUT3 (Prop_lut3_I0_O)        0.332    55.711 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1188/O
                         net (fo=1, routed)           0.000    55.711    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1188_n_0
    SLICE_X3Y37          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    56.261 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1050/CO[3]
                         net (fo=1, routed)           0.000    56.261    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1050_n_0
    SLICE_X3Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.375 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_889/CO[3]
                         net (fo=1, routed)           0.000    56.375    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_889_n_0
    SLICE_X3Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.489 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_733/CO[3]
                         net (fo=1, routed)           0.000    56.489    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_733_n_0
    SLICE_X3Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.603 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_582/CO[3]
                         net (fo=1, routed)           0.000    56.603    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_582_n_0
    SLICE_X3Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.717 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_436/CO[3]
                         net (fo=1, routed)           0.000    56.717    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_436_n_0
    SLICE_X3Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.831 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_295/CO[3]
                         net (fo=1, routed)           0.000    56.831    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_295_n_0
    SLICE_X3Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.945 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_159/CO[3]
                         net (fo=1, routed)           0.000    56.945    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_159_n_0
    SLICE_X3Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.059 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_59/CO[3]
                         net (fo=1, routed)           0.000    57.059    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_59_n_0
    SLICE_X3Y45          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    57.216 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_12/CO[1]
                         net (fo=37, routed)          0.997    58.213    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_12_n_2
    SLICE_X0Y36          LUT3 (Prop_lut3_I0_O)        0.329    58.542 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1191/O
                         net (fo=1, routed)           0.000    58.542    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1191_n_0
    SLICE_X0Y36          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    59.075 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1055/CO[3]
                         net (fo=1, routed)           0.000    59.075    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1055_n_0
    SLICE_X0Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.192 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_894/CO[3]
                         net (fo=1, routed)           0.000    59.192    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_894_n_0
    SLICE_X0Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.309 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_738/CO[3]
                         net (fo=1, routed)           0.000    59.309    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_738_n_0
    SLICE_X0Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.426 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_587/CO[3]
                         net (fo=1, routed)           0.000    59.426    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_587_n_0
    SLICE_X0Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.543 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_441/CO[3]
                         net (fo=1, routed)           0.000    59.543    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_441_n_0
    SLICE_X0Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.660 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_300/CO[3]
                         net (fo=1, routed)           0.000    59.660    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_300_n_0
    SLICE_X0Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.777 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_164/CO[3]
                         net (fo=1, routed)           0.000    59.777    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_164_n_0
    SLICE_X0Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.894 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_62/CO[3]
                         net (fo=1, routed)           0.000    59.894    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_62_n_0
    SLICE_X0Y44          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    60.051 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_13/CO[1]
                         net (fo=37, routed)          1.102    61.152    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_13_n_2
    SLICE_X2Y34          LUT3 (Prop_lut3_I0_O)        0.332    61.484 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1194/O
                         net (fo=1, routed)           0.000    61.484    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1194_n_0
    SLICE_X2Y34          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    62.034 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1060/CO[3]
                         net (fo=1, routed)           0.000    62.034    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1060_n_0
    SLICE_X2Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.148 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_899/CO[3]
                         net (fo=1, routed)           0.000    62.148    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_899_n_0
    SLICE_X2Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.262 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_743/CO[3]
                         net (fo=1, routed)           0.000    62.262    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_743_n_0
    SLICE_X2Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.376 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_592/CO[3]
                         net (fo=1, routed)           0.000    62.376    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_592_n_0
    SLICE_X2Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.490 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_446/CO[3]
                         net (fo=1, routed)           0.000    62.490    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_446_n_0
    SLICE_X2Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.604 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_305/CO[3]
                         net (fo=1, routed)           0.000    62.604    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_305_n_0
    SLICE_X2Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.718 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_169/CO[3]
                         net (fo=1, routed)           0.000    62.718    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_169_n_0
    SLICE_X2Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.832 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_65/CO[3]
                         net (fo=1, routed)           0.000    62.832    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_65_n_0
    SLICE_X2Y42          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    62.989 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_14/CO[1]
                         net (fo=37, routed)          1.074    64.063    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_14_n_2
    SLICE_X4Y33          LUT3 (Prop_lut3_I0_O)        0.329    64.392 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1197/O
                         net (fo=1, routed)           0.000    64.392    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1197_n_0
    SLICE_X4Y33          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    64.925 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1065/CO[3]
                         net (fo=1, routed)           0.000    64.925    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1065_n_0
    SLICE_X4Y34          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.042 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_904/CO[3]
                         net (fo=1, routed)           0.000    65.042    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_904_n_0
    SLICE_X4Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.159 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_748/CO[3]
                         net (fo=1, routed)           0.000    65.159    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_748_n_0
    SLICE_X4Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.276 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_597/CO[3]
                         net (fo=1, routed)           0.000    65.276    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_597_n_0
    SLICE_X4Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.393 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_451/CO[3]
                         net (fo=1, routed)           0.000    65.393    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_451_n_0
    SLICE_X4Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.510 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_310/CO[3]
                         net (fo=1, routed)           0.000    65.510    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_310_n_0
    SLICE_X4Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.627 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_174/CO[3]
                         net (fo=1, routed)           0.000    65.627    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_174_n_0
    SLICE_X4Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.744 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_68/CO[3]
                         net (fo=1, routed)           0.000    65.744    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_68_n_0
    SLICE_X4Y41          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    65.901 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_15/CO[1]
                         net (fo=37, routed)          1.105    67.007    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_15_n_2
    SLICE_X7Y34          LUT3 (Prop_lut3_I0_O)        0.332    67.339 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1200/O
                         net (fo=1, routed)           0.000    67.339    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1200_n_0
    SLICE_X7Y34          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    67.889 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1070/CO[3]
                         net (fo=1, routed)           0.000    67.889    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1070_n_0
    SLICE_X7Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.003 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_909/CO[3]
                         net (fo=1, routed)           0.000    68.003    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_909_n_0
    SLICE_X7Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.117 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_753/CO[3]
                         net (fo=1, routed)           0.000    68.117    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_753_n_0
    SLICE_X7Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.231 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_602/CO[3]
                         net (fo=1, routed)           0.000    68.231    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_602_n_0
    SLICE_X7Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.345 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_456/CO[3]
                         net (fo=1, routed)           0.000    68.345    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_456_n_0
    SLICE_X7Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.459 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_315/CO[3]
                         net (fo=1, routed)           0.000    68.459    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_315_n_0
    SLICE_X7Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.573 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_179/CO[3]
                         net (fo=1, routed)           0.000    68.573    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_179_n_0
    SLICE_X7Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.687 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_71/CO[3]
                         net (fo=1, routed)           0.000    68.687    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_71_n_0
    SLICE_X7Y42          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    68.844 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_16/CO[1]
                         net (fo=37, routed)          0.939    69.783    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_16_n_2
    SLICE_X8Y35          LUT3 (Prop_lut3_I0_O)        0.329    70.112 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1203/O
                         net (fo=1, routed)           0.000    70.112    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1203_n_0
    SLICE_X8Y35          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    70.645 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1075/CO[3]
                         net (fo=1, routed)           0.000    70.645    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1075_n_0
    SLICE_X8Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.762 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_914/CO[3]
                         net (fo=1, routed)           0.000    70.762    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_914_n_0
    SLICE_X8Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.879 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_758/CO[3]
                         net (fo=1, routed)           0.000    70.879    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_758_n_0
    SLICE_X8Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.996 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_607/CO[3]
                         net (fo=1, routed)           0.000    70.996    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_607_n_0
    SLICE_X8Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.113 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_461/CO[3]
                         net (fo=1, routed)           0.000    71.113    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_461_n_0
    SLICE_X8Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.230 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_320/CO[3]
                         net (fo=1, routed)           0.000    71.230    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_320_n_0
    SLICE_X8Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.347 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_184/CO[3]
                         net (fo=1, routed)           0.000    71.347    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_184_n_0
    SLICE_X8Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.464 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_74/CO[3]
                         net (fo=1, routed)           0.000    71.464    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_74_n_0
    SLICE_X8Y43          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    71.621 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_17/CO[1]
                         net (fo=37, routed)          0.889    72.509    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_17_n_2
    SLICE_X9Y38          LUT3 (Prop_lut3_I0_O)        0.332    72.841 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1206/O
                         net (fo=1, routed)           0.000    72.841    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1206_n_0
    SLICE_X9Y38          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    73.391 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1080/CO[3]
                         net (fo=1, routed)           0.000    73.391    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1080_n_0
    SLICE_X9Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.505 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_919/CO[3]
                         net (fo=1, routed)           0.000    73.505    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_919_n_0
    SLICE_X9Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.619 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_763/CO[3]
                         net (fo=1, routed)           0.000    73.619    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_763_n_0
    SLICE_X9Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.733 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_612/CO[3]
                         net (fo=1, routed)           0.000    73.733    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_612_n_0
    SLICE_X9Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.847 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_466/CO[3]
                         net (fo=1, routed)           0.000    73.847    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_466_n_0
    SLICE_X9Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.961 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_325/CO[3]
                         net (fo=1, routed)           0.000    73.961    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_325_n_0
    SLICE_X9Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.075 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_189/CO[3]
                         net (fo=1, routed)           0.000    74.075    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_189_n_0
    SLICE_X9Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.189 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_77/CO[3]
                         net (fo=1, routed)           0.000    74.189    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_77_n_0
    SLICE_X9Y46          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    74.346 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_18/CO[1]
                         net (fo=37, routed)          1.241    75.587    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_18_n_2
    SLICE_X9Y29          LUT3 (Prop_lut3_I0_O)        0.329    75.916 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1088/O
                         net (fo=1, routed)           0.000    75.916    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1088_n_0
    SLICE_X9Y29          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    76.466 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_924/CO[3]
                         net (fo=1, routed)           0.000    76.466    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_924_n_0
    SLICE_X9Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.580 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_768/CO[3]
                         net (fo=1, routed)           0.000    76.580    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_768_n_0
    SLICE_X9Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.694 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_617/CO[3]
                         net (fo=1, routed)           0.000    76.694    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_617_n_0
    SLICE_X9Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.808 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_471/CO[3]
                         net (fo=1, routed)           0.000    76.808    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_471_n_0
    SLICE_X9Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.922 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_330/CO[3]
                         net (fo=1, routed)           0.000    76.922    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_330_n_0
    SLICE_X9Y34          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.036 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_194/CO[3]
                         net (fo=1, routed)           0.000    77.036    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_194_n_0
    SLICE_X9Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.150 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_80/CO[3]
                         net (fo=1, routed)           0.000    77.150    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_80_n_0
    SLICE_X9Y36          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    77.307 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_19/CO[1]
                         net (fo=37, routed)          0.714    78.021    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_19_n_2
    SLICE_X10Y34         LUT3 (Prop_lut3_I0_O)        0.329    78.350 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1212/O
                         net (fo=1, routed)           0.000    78.350    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1212_n_0
    SLICE_X10Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    78.883 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1090/CO[3]
                         net (fo=1, routed)           0.000    78.883    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1090_n_0
    SLICE_X10Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.000 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_929/CO[3]
                         net (fo=1, routed)           0.000    79.000    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_929_n_0
    SLICE_X10Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.117 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_773/CO[3]
                         net (fo=1, routed)           0.000    79.117    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_773_n_0
    SLICE_X10Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.234 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_622/CO[3]
                         net (fo=1, routed)           0.000    79.234    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_622_n_0
    SLICE_X10Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.351 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_476/CO[3]
                         net (fo=1, routed)           0.000    79.351    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_476_n_0
    SLICE_X10Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.468 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_335/CO[3]
                         net (fo=1, routed)           0.000    79.468    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_335_n_0
    SLICE_X10Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.585 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_199/CO[3]
                         net (fo=1, routed)           0.000    79.585    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_199_n_0
    SLICE_X10Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.702 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_83/CO[3]
                         net (fo=1, routed)           0.000    79.702    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_83_n_0
    SLICE_X10Y42         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    79.859 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_20/CO[1]
                         net (fo=37, routed)          0.938    80.797    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_20_n_2
    SLICE_X12Y34         LUT3 (Prop_lut3_I0_O)        0.332    81.129 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1215/O
                         net (fo=1, routed)           0.000    81.129    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1215_n_0
    SLICE_X12Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    81.662 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1095/CO[3]
                         net (fo=1, routed)           0.000    81.662    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1095_n_0
    SLICE_X12Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.779 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_934/CO[3]
                         net (fo=1, routed)           0.000    81.779    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_934_n_0
    SLICE_X12Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.896 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_778/CO[3]
                         net (fo=1, routed)           0.000    81.896    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_778_n_0
    SLICE_X12Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.013 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_627/CO[3]
                         net (fo=1, routed)           0.000    82.013    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_627_n_0
    SLICE_X12Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.130 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_481/CO[3]
                         net (fo=1, routed)           0.000    82.130    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_481_n_0
    SLICE_X12Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.247 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_340/CO[3]
                         net (fo=1, routed)           0.000    82.247    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_340_n_0
    SLICE_X12Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.364 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_204/CO[3]
                         net (fo=1, routed)           0.000    82.364    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_204_n_0
    SLICE_X12Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.481 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_86/CO[3]
                         net (fo=1, routed)           0.000    82.481    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_86_n_0
    SLICE_X12Y42         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    82.638 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_21/CO[1]
                         net (fo=37, routed)          0.934    83.572    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_21_n_2
    SLICE_X11Y36         LUT3 (Prop_lut3_I0_O)        0.332    83.904 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1218/O
                         net (fo=1, routed)           0.000    83.904    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1218_n_0
    SLICE_X11Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    84.454 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1100/CO[3]
                         net (fo=1, routed)           0.000    84.454    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1100_n_0
    SLICE_X11Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.568 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_939/CO[3]
                         net (fo=1, routed)           0.000    84.568    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_939_n_0
    SLICE_X11Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.682 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_783/CO[3]
                         net (fo=1, routed)           0.000    84.682    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_783_n_0
    SLICE_X11Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.796 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_632/CO[3]
                         net (fo=1, routed)           0.000    84.796    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_632_n_0
    SLICE_X11Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.910 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_486/CO[3]
                         net (fo=1, routed)           0.000    84.910    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_486_n_0
    SLICE_X11Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.024 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_345/CO[3]
                         net (fo=1, routed)           0.000    85.024    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_345_n_0
    SLICE_X11Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.138 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_209/CO[3]
                         net (fo=1, routed)           0.000    85.138    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_209_n_0
    SLICE_X11Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.252 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_89/CO[3]
                         net (fo=1, routed)           0.000    85.252    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_89_n_0
    SLICE_X11Y44         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    85.409 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_22/CO[1]
                         net (fo=37, routed)          1.107    86.516    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_22_n_2
    SLICE_X5Y36          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    87.301 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1105/CO[3]
                         net (fo=1, routed)           0.000    87.301    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1105_n_0
    SLICE_X5Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.415 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_944/CO[3]
                         net (fo=1, routed)           0.000    87.415    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_944_n_0
    SLICE_X5Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.529 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_788/CO[3]
                         net (fo=1, routed)           0.000    87.529    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_788_n_0
    SLICE_X5Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.643 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_637/CO[3]
                         net (fo=1, routed)           0.000    87.643    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_637_n_0
    SLICE_X5Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.757 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_491/CO[3]
                         net (fo=1, routed)           0.000    87.757    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_491_n_0
    SLICE_X5Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.871 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_350/CO[3]
                         net (fo=1, routed)           0.000    87.871    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_350_n_0
    SLICE_X5Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.985 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_214/CO[3]
                         net (fo=1, routed)           0.000    87.985    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_214_n_0
    SLICE_X5Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.099 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_92/CO[3]
                         net (fo=1, routed)           0.000    88.099    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_92_n_0
    SLICE_X5Y44          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    88.256 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_23/CO[1]
                         net (fo=37, routed)          0.724    88.980    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_23_n_2
    SLICE_X1Y43          LUT3 (Prop_lut3_I0_O)        0.329    89.309 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1224/O
                         net (fo=1, routed)           0.000    89.309    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1224_n_0
    SLICE_X1Y43          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    89.859 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1110/CO[3]
                         net (fo=1, routed)           0.000    89.859    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1110_n_0
    SLICE_X1Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.973 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_949/CO[3]
                         net (fo=1, routed)           0.000    89.973    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_949_n_0
    SLICE_X1Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.087 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_793/CO[3]
                         net (fo=1, routed)           0.000    90.087    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_793_n_0
    SLICE_X1Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.201 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_642/CO[3]
                         net (fo=1, routed)           0.000    90.201    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_642_n_0
    SLICE_X1Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.315 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_496/CO[3]
                         net (fo=1, routed)           0.000    90.315    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_496_n_0
    SLICE_X1Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.429 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_355/CO[3]
                         net (fo=1, routed)           0.000    90.429    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_355_n_0
    SLICE_X1Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.543 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_219/CO[3]
                         net (fo=1, routed)           0.001    90.543    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_219_n_0
    SLICE_X1Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.657 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_95/CO[3]
                         net (fo=1, routed)           0.000    90.657    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_95_n_0
    SLICE_X1Y51          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    90.814 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_24/CO[1]
                         net (fo=37, routed)          0.878    91.693    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_24_n_2
    SLICE_X2Y45          LUT3 (Prop_lut3_I0_O)        0.329    92.022 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1228/O
                         net (fo=1, routed)           0.000    92.022    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1228_n_0
    SLICE_X2Y45          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    92.554 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1115/CO[3]
                         net (fo=1, routed)           0.000    92.554    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1115_n_0
    SLICE_X2Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.668 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_954/CO[3]
                         net (fo=1, routed)           0.000    92.668    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_954_n_0
    SLICE_X2Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.782 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_798/CO[3]
                         net (fo=1, routed)           0.000    92.782    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_798_n_0
    SLICE_X2Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.896 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_647/CO[3]
                         net (fo=1, routed)           0.000    92.896    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_647_n_0
    SLICE_X2Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.010 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_501/CO[3]
                         net (fo=1, routed)           0.001    93.010    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_501_n_0
    SLICE_X2Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.124 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_360/CO[3]
                         net (fo=1, routed)           0.000    93.124    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_360_n_0
    SLICE_X2Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.238 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_224/CO[3]
                         net (fo=1, routed)           0.000    93.238    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_224_n_0
    SLICE_X2Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.352 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_98/CO[3]
                         net (fo=1, routed)           0.000    93.352    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_98_n_0
    SLICE_X2Y53          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    93.623 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_25/CO[0]
                         net (fo=2, routed)           1.052    94.675    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_25_n_3
    SLICE_X8Y45          LUT6 (Prop_lut6_I1_O)        0.373    95.048 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/dtCnt1_carry_i_4/O
                         net (fo=1, routed)           0.000    95.048    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/dtCnt1_carry_i_4_n_0
    SLICE_X8Y45          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    95.561 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/dtCnt1_carry/CO[3]
                         net (fo=1, routed)           0.000    95.561    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/dtCnt1_carry_n_0
    SLICE_X8Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    95.678 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/dtCnt1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    95.678    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/dtCnt1_carry__0_n_0
    SLICE_X8Y47          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    95.907 f  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/dtCnt1_carry__1/CO[2]
                         net (fo=33, routed)          0.825    96.732    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/load
    SLICE_X10Y44         LUT2 (Prop_lut2_I1_O)        0.310    97.042 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/i__carry_i_5/O
                         net (fo=1, routed)           0.000    97.042    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/i__carry_i_5_n_0
    SLICE_X10Y44         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    97.555 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/i_/i_/i__carry/CO[3]
                         net (fo=1, routed)           0.000    97.555    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/i_/i_/i__carry_n_0
    SLICE_X10Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    97.672 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/i_/i_/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    97.672    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/i_/i_/i__carry__0_n_0
    SLICE_X10Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    97.789 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/i_/i_/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    97.789    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/i_/i_/i__carry__1_n_0
    SLICE_X10Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    97.906 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/i_/i_/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000    97.906    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/i_/i_/i__carry__2_n_0
    SLICE_X10Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.023 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/i_/i_/i__carry__3/CO[3]
                         net (fo=1, routed)           0.000    98.023    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/i_/i_/i__carry__3_n_0
    SLICE_X10Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.140 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/i_/i_/i__carry__4/CO[3]
                         net (fo=1, routed)           0.001    98.141    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/i_/i_/i__carry__4_n_0
    SLICE_X10Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    98.464 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/i_/i_/i__carry__5/O[1]
                         net (fo=1, routed)           0.000    98.464    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/i_/i_/i__carry__5_n_6
    SLICE_X10Y50         FDCE                                         r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/dtCnt_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.759    21.759    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.850 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=738, routed)         1.495    23.344    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/s00_axi_aclk
    SLICE_X10Y50         FDCE                                         r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/dtCnt_reg[25]/C
                         clock pessimism              0.282    23.626    
                         clock uncertainty           -0.302    23.324    
    SLICE_X10Y50         FDCE (Setup_fdce_C_D)        0.109    23.433    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/dtCnt_reg[25]
  -------------------------------------------------------------------
                         required time                         23.433    
                         arrival time                         -98.464    
  -------------------------------------------------------------------
                         slack                                -75.030    

Slack (VIOLATED) :        -75.022ns  (required time - arrival time)
  Source:                 design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/slv_reg2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/dtCnt_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        94.658ns  (logic 61.675ns (65.156%)  route 32.983ns (34.844%))
  Logic Levels:           327  (CARRY4=297 LUT2=2 LUT3=27 LUT6=1)
  Clock Path Skew:        -0.171ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.344ns = ( 23.344 - 20.000 ) 
    Source Clock Delay      (SCD):    3.798ns
    Clock Pessimism Removal (CPR):    0.282ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           2.031     2.031    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.132 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=738, routed)         1.666     3.798    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X12Y26         FDRE                                         r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/slv_reg2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y26         FDRE (Prop_fdre_C_Q)         0.518     4.316 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/slv_reg2_reg[0]/Q
                         net (fo=33, routed)          0.486     4.802    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/slv_reg2_reg[31][0]
    SLICE_X13Y26         LUT2 (Prop_lut2_I0_O)        0.124     4.926 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1158/O
                         net (fo=1, routed)           0.000     4.926    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1158_n_0
    SLICE_X13Y26         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.458 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1000/CO[3]
                         net (fo=1, routed)           0.000     5.458    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1000_n_0
    SLICE_X13Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.572 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_995/CO[3]
                         net (fo=1, routed)           0.000     5.572    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_995_n_0
    SLICE_X13Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.686 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/dtCnt1_carry__1_i_131/CO[3]
                         net (fo=1, routed)           0.000     5.686    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/dtCnt1_carry__1_i_131_n_0
    SLICE_X13Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.800 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/dtCnt1_carry__1_i_114/CO[3]
                         net (fo=1, routed)           0.000     5.800    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/dtCnt1_carry__1_i_114_n_0
    SLICE_X13Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.914 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/dtCnt1_carry__1_i_91/CO[3]
                         net (fo=1, routed)           0.000     5.914    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/dtCnt1_carry__1_i_91_n_0
    SLICE_X13Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.028 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/dtCnt1_carry__1_i_63/CO[3]
                         net (fo=1, routed)           0.000     6.028    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/dtCnt1_carry__1_i_63_n_0
    SLICE_X13Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.142 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/dtCnt1_carry__1_i_30/CO[3]
                         net (fo=1, routed)           0.000     6.142    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/dtCnt1_carry__1_i_30_n_0
    SLICE_X13Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.256 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/dtCnt1_carry__1_i_12/CO[3]
                         net (fo=1, routed)           0.000     6.256    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/dtCnt1_carry__1_i_12_n_0
    SLICE_X13Y34         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     6.527 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/dtCnt1_carry__1_i_5/CO[0]
                         net (fo=36, routed)          1.110     7.637    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/dtCnt1_carry__1_i_5_n_3
    SLICE_X12Y25         LUT3 (Prop_lut3_I0_O)        0.373     8.010 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1141/O
                         net (fo=1, routed)           0.000     8.010    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1141_n_0
    SLICE_X12Y25         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     8.386 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_990/CO[3]
                         net (fo=1, routed)           0.000     8.386    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_990_n_0
    SLICE_X12Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.503 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_839/CO[3]
                         net (fo=1, routed)           0.000     8.503    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_839_n_0
    SLICE_X12Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.620 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_834/CO[3]
                         net (fo=1, routed)           0.000     8.620    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_834_n_0
    SLICE_X12Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.737 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/dtCnt1_carry__1_i_113/CO[3]
                         net (fo=1, routed)           0.000     8.737    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/dtCnt1_carry__1_i_113_n_0
    SLICE_X12Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.854 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/dtCnt1_carry__1_i_90/CO[3]
                         net (fo=1, routed)           0.000     8.854    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/dtCnt1_carry__1_i_90_n_0
    SLICE_X12Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.971 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/dtCnt1_carry__1_i_62/CO[3]
                         net (fo=1, routed)           0.000     8.971    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/dtCnt1_carry__1_i_62_n_0
    SLICE_X12Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.088 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/dtCnt1_carry__1_i_29/CO[3]
                         net (fo=1, routed)           0.000     9.088    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/dtCnt1_carry__1_i_29_n_0
    SLICE_X12Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.205 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/dtCnt1_carry__1_i_11/CO[3]
                         net (fo=1, routed)           0.000     9.205    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/dtCnt1_carry__1_i_11_n_0
    SLICE_X12Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.362 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/dtCnt1_carry__1_i_4/CO[1]
                         net (fo=36, routed)          0.988    10.350    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/dtCnt1_carry__1_i_4_n_2
    SLICE_X11Y26         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    11.138 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_985/CO[3]
                         net (fo=1, routed)           0.000    11.138    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_985_n_0
    SLICE_X11Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.252 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_829/CO[3]
                         net (fo=1, routed)           0.000    11.252    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_829_n_0
    SLICE_X11Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.366 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_683/CO[3]
                         net (fo=1, routed)           0.000    11.366    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_683_n_0
    SLICE_X11Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.480 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_678/CO[3]
                         net (fo=1, routed)           0.000    11.480    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_678_n_0
    SLICE_X11Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.594 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/dtCnt1_carry__1_i_104/CO[3]
                         net (fo=1, routed)           0.000    11.594    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/dtCnt1_carry__1_i_104_n_0
    SLICE_X11Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.708 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/dtCnt1_carry__1_i_81/CO[3]
                         net (fo=1, routed)           0.000    11.708    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/dtCnt1_carry__1_i_81_n_0
    SLICE_X11Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.822 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/dtCnt1_carry__1_i_49/CO[3]
                         net (fo=1, routed)           0.000    11.822    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/dtCnt1_carry__1_i_49_n_0
    SLICE_X11Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.936 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/dtCnt1_carry__1_i_19/CO[3]
                         net (fo=1, routed)           0.000    11.936    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/dtCnt1_carry__1_i_19_n_0
    SLICE_X11Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    12.093 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/dtCnt1_carry__1_i_7/CO[1]
                         net (fo=36, routed)          0.921    13.014    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/dtCnt1_carry__1_i_7_n_2
    SLICE_X10Y25         LUT3 (Prop_lut3_I0_O)        0.329    13.343 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1137/O
                         net (fo=1, routed)           0.000    13.343    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1137_n_0
    SLICE_X10Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.876 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_980/CO[3]
                         net (fo=1, routed)           0.000    13.876    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_980_n_0
    SLICE_X10Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.993 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_824/CO[3]
                         net (fo=1, routed)           0.000    13.993    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_824_n_0
    SLICE_X10Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.110 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_673/CO[3]
                         net (fo=1, routed)           0.000    14.110    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_673_n_0
    SLICE_X10Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.227 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_532/CO[3]
                         net (fo=1, routed)           0.000    14.227    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_532_n_0
    SLICE_X10Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.344 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_527/CO[3]
                         net (fo=1, routed)           0.000    14.344    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_527_n_0
    SLICE_X10Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.461 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/dtCnt1_carry__1_i_76/CO[3]
                         net (fo=1, routed)           0.000    14.461    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/dtCnt1_carry__1_i_76_n_0
    SLICE_X10Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.578 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/dtCnt1_carry__1_i_44/CO[3]
                         net (fo=1, routed)           0.000    14.578    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/dtCnt1_carry__1_i_44_n_0
    SLICE_X10Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.695 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/dtCnt1_carry__1_i_16/CO[3]
                         net (fo=1, routed)           0.000    14.695    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/dtCnt1_carry__1_i_16_n_0
    SLICE_X10Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    14.852 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/dtCnt1_carry__1_i_8/CO[1]
                         net (fo=36, routed)          1.127    15.979    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/dtCnt1_carry__1_i_8_n_2
    SLICE_X8Y24          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803    16.782 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_975/CO[3]
                         net (fo=1, routed)           0.009    16.791    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_975_n_0
    SLICE_X8Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.908 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_819/CO[3]
                         net (fo=1, routed)           0.000    16.908    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_819_n_0
    SLICE_X8Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.025 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_668/CO[3]
                         net (fo=1, routed)           0.000    17.025    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_668_n_0
    SLICE_X8Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.142 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_522/CO[3]
                         net (fo=1, routed)           0.000    17.142    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_522_n_0
    SLICE_X8Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.259 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_386/CO[3]
                         net (fo=1, routed)           0.000    17.259    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_386_n_0
    SLICE_X8Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.376 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_381/CO[3]
                         net (fo=1, routed)           0.000    17.376    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_381_n_0
    SLICE_X8Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.493 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/dtCnt1_carry__1_i_43/CO[3]
                         net (fo=1, routed)           0.000    17.493    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/dtCnt1_carry__1_i_43_n_0
    SLICE_X8Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.610 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/dtCnt1_carry__1_i_15/CO[3]
                         net (fo=1, routed)           0.000    17.610    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/dtCnt1_carry__1_i_15_n_0
    SLICE_X8Y32          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.767 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/dtCnt1_carry__1_i_6/CO[1]
                         net (fo=36, routed)          0.876    18.643    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/dtCnt1_carry__1_i_6_n_2
    SLICE_X7Y25          LUT3 (Prop_lut3_I0_O)        0.332    18.975 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1131/O
                         net (fo=1, routed)           0.000    18.975    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1131_n_0
    SLICE_X7Y25          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.525 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_970/CO[3]
                         net (fo=1, routed)           0.000    19.525    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_970_n_0
    SLICE_X7Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.639 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_814/CO[3]
                         net (fo=1, routed)           0.000    19.639    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_814_n_0
    SLICE_X7Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.753 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_663/CO[3]
                         net (fo=1, routed)           0.000    19.753    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_663_n_0
    SLICE_X7Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.867 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_517/CO[3]
                         net (fo=1, routed)           0.000    19.867    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_517_n_0
    SLICE_X7Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.981 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_376/CO[3]
                         net (fo=1, routed)           0.000    19.981    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_376_n_0
    SLICE_X7Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.095 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_245/CO[3]
                         net (fo=1, routed)           0.000    20.095    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_245_n_0
    SLICE_X7Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.209 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_240/CO[3]
                         net (fo=1, routed)           0.000    20.209    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_240_n_0
    SLICE_X7Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.323 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/dtCnt1_carry__1_i_24/CO[3]
                         net (fo=1, routed)           0.000    20.323    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/dtCnt1_carry__1_i_24_n_0
    SLICE_X7Y33          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.480 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/dtCnt1_carry__1_i_9/CO[1]
                         net (fo=36, routed)          0.872    21.352    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/dtCnt1_carry__1_i_9_n_2
    SLICE_X6Y30          LUT3 (Prop_lut3_I0_O)        0.329    21.681 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1128/O
                         net (fo=1, routed)           0.000    21.681    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1128_n_0
    SLICE_X6Y30          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    22.214 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_965/CO[3]
                         net (fo=1, routed)           0.000    22.214    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_965_n_0
    SLICE_X6Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.331 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_809/CO[3]
                         net (fo=1, routed)           0.000    22.331    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_809_n_0
    SLICE_X6Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.448 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_658/CO[3]
                         net (fo=1, routed)           0.000    22.448    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_658_n_0
    SLICE_X6Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.565 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_512/CO[3]
                         net (fo=1, routed)           0.000    22.565    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_512_n_0
    SLICE_X6Y34          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.682 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_371/CO[3]
                         net (fo=1, routed)           0.000    22.682    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_371_n_0
    SLICE_X6Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.799 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_235/CO[3]
                         net (fo=1, routed)           0.000    22.799    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_235_n_0
    SLICE_X6Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.916 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_109/CO[3]
                         net (fo=1, routed)           0.000    22.916    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_109_n_0
    SLICE_X6Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.033 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_106/CO[3]
                         net (fo=1, routed)           0.000    23.033    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_106_n_0
    SLICE_X6Y38          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.190 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/dtCnt1_carry__1_i_10/CO[1]
                         net (fo=36, routed)          1.238    24.428    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/dtCnt1_carry__1_i_10_n_2
    SLICE_X14Y32         LUT3 (Prop_lut3_I0_O)        0.332    24.760 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1125/O
                         net (fo=1, routed)           0.000    24.760    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1125_n_0
    SLICE_X14Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.310 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_960/CO[3]
                         net (fo=1, routed)           0.000    25.310    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_960_n_0
    SLICE_X14Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.424 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_804/CO[3]
                         net (fo=1, routed)           0.000    25.424    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_804_n_0
    SLICE_X14Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.538 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_653/CO[3]
                         net (fo=1, routed)           0.000    25.538    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_653_n_0
    SLICE_X14Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.652 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_507/CO[3]
                         net (fo=1, routed)           0.000    25.652    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_507_n_0
    SLICE_X14Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.766 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_366/CO[3]
                         net (fo=1, routed)           0.000    25.766    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_366_n_0
    SLICE_X14Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.880 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_230/CO[3]
                         net (fo=1, routed)           0.000    25.880    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_230_n_0
    SLICE_X14Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.994 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_101/CO[3]
                         net (fo=1, routed)           0.000    25.994    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_101_n_0
    SLICE_X14Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.108 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_29/CO[3]
                         net (fo=1, routed)           0.000    26.108    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_29_n_0
    SLICE_X14Y40         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.265 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_28/CO[1]
                         net (fo=36, routed)          1.022    27.287    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_28_n_2
    SLICE_X15Y31         LUT3 (Prop_lut3_I0_O)        0.329    27.616 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1122/O
                         net (fo=1, routed)           0.000    27.616    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1122_n_0
    SLICE_X15Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.166 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_959/CO[3]
                         net (fo=1, routed)           0.000    28.166    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_959_n_0
    SLICE_X15Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.280 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_803/CO[3]
                         net (fo=1, routed)           0.000    28.280    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_803_n_0
    SLICE_X15Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.394 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_652/CO[3]
                         net (fo=1, routed)           0.000    28.394    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_652_n_0
    SLICE_X15Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.508 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_506/CO[3]
                         net (fo=1, routed)           0.000    28.508    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_506_n_0
    SLICE_X15Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.622 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_365/CO[3]
                         net (fo=1, routed)           0.000    28.622    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_365_n_0
    SLICE_X15Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.736 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_229/CO[3]
                         net (fo=1, routed)           0.000    28.736    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_229_n_0
    SLICE_X15Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.850 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_100/CO[3]
                         net (fo=1, routed)           0.000    28.850    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_100_n_0
    SLICE_X15Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.964 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_27/CO[3]
                         net (fo=1, routed)           0.000    28.964    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_27_n_0
    SLICE_X15Y39         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    29.121 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_2/CO[1]
                         net (fo=37, routed)          1.081    30.202    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_2_n_2
    SLICE_X16Y31         LUT3 (Prop_lut3_I0_O)        0.329    30.531 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1161/O
                         net (fo=1, routed)           0.000    30.531    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1161_n_0
    SLICE_X16Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    31.064 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1005/CO[3]
                         net (fo=1, routed)           0.000    31.064    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1005_n_0
    SLICE_X16Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.181 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_844/CO[3]
                         net (fo=1, routed)           0.000    31.181    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_844_n_0
    SLICE_X16Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.298 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_688/CO[3]
                         net (fo=1, routed)           0.000    31.298    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_688_n_0
    SLICE_X16Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.415 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_537/CO[3]
                         net (fo=1, routed)           0.000    31.415    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_537_n_0
    SLICE_X16Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.532 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_391/CO[3]
                         net (fo=1, routed)           0.000    31.532    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_391_n_0
    SLICE_X16Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.649 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_250/CO[3]
                         net (fo=1, routed)           0.000    31.649    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_250_n_0
    SLICE_X16Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.766 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_114/CO[3]
                         net (fo=1, routed)           0.000    31.766    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_114_n_0
    SLICE_X16Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.883 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_32/CO[3]
                         net (fo=1, routed)           0.000    31.883    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_32_n_0
    SLICE_X16Y39         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    32.040 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_3/CO[1]
                         net (fo=37, routed)          1.007    33.047    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_3_n_2
    SLICE_X18Y31         LUT3 (Prop_lut3_I0_O)        0.332    33.379 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1164/O
                         net (fo=1, routed)           0.000    33.379    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1164_n_0
    SLICE_X18Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.929 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1010/CO[3]
                         net (fo=1, routed)           0.000    33.929    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1010_n_0
    SLICE_X18Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.043 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_849/CO[3]
                         net (fo=1, routed)           0.000    34.043    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_849_n_0
    SLICE_X18Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.157 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_693/CO[3]
                         net (fo=1, routed)           0.000    34.157    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_693_n_0
    SLICE_X18Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.271 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_542/CO[3]
                         net (fo=1, routed)           0.000    34.271    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_542_n_0
    SLICE_X18Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.385 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_396/CO[3]
                         net (fo=1, routed)           0.000    34.385    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_396_n_0
    SLICE_X18Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.499 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_255/CO[3]
                         net (fo=1, routed)           0.000    34.499    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_255_n_0
    SLICE_X18Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.613 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_119/CO[3]
                         net (fo=1, routed)           0.000    34.613    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_119_n_0
    SLICE_X18Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.727 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_35/CO[3]
                         net (fo=1, routed)           0.000    34.727    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_35_n_0
    SLICE_X18Y39         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.884 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_4/CO[1]
                         net (fo=37, routed)          0.906    35.790    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_4_n_2
    SLICE_X19Y32         LUT3 (Prop_lut3_I0_O)        0.329    36.119 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1167/O
                         net (fo=1, routed)           0.000    36.119    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1167_n_0
    SLICE_X19Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    36.669 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1015/CO[3]
                         net (fo=1, routed)           0.000    36.669    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1015_n_0
    SLICE_X19Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.783 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_854/CO[3]
                         net (fo=1, routed)           0.000    36.783    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_854_n_0
    SLICE_X19Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.897 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_698/CO[3]
                         net (fo=1, routed)           0.000    36.897    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_698_n_0
    SLICE_X19Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.011 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_547/CO[3]
                         net (fo=1, routed)           0.000    37.011    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_547_n_0
    SLICE_X19Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.125 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_401/CO[3]
                         net (fo=1, routed)           0.000    37.125    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_401_n_0
    SLICE_X19Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.239 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_260/CO[3]
                         net (fo=1, routed)           0.000    37.239    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_260_n_0
    SLICE_X19Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.353 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_124/CO[3]
                         net (fo=1, routed)           0.000    37.353    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_124_n_0
    SLICE_X19Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.467 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_38/CO[3]
                         net (fo=1, routed)           0.000    37.467    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_38_n_0
    SLICE_X19Y40         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.624 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_5/CO[1]
                         net (fo=37, routed)          0.785    38.409    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_5_n_2
    SLICE_X20Y36         LUT3 (Prop_lut3_I0_O)        0.329    38.738 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1170/O
                         net (fo=1, routed)           0.000    38.738    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1170_n_0
    SLICE_X20Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    39.271 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1020/CO[3]
                         net (fo=1, routed)           0.000    39.271    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1020_n_0
    SLICE_X20Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.388 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_859/CO[3]
                         net (fo=1, routed)           0.000    39.388    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_859_n_0
    SLICE_X20Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.505 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_703/CO[3]
                         net (fo=1, routed)           0.000    39.505    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_703_n_0
    SLICE_X20Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.622 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_552/CO[3]
                         net (fo=1, routed)           0.000    39.622    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_552_n_0
    SLICE_X20Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.739 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_406/CO[3]
                         net (fo=1, routed)           0.000    39.739    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_406_n_0
    SLICE_X20Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.856 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_265/CO[3]
                         net (fo=1, routed)           0.000    39.856    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_265_n_0
    SLICE_X20Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.973 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_129/CO[3]
                         net (fo=1, routed)           0.000    39.973    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_129_n_0
    SLICE_X20Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.090 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_41/CO[3]
                         net (fo=1, routed)           0.000    40.090    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_41_n_0
    SLICE_X20Y44         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    40.247 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_6/CO[1]
                         net (fo=37, routed)          0.987    41.234    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_6_n_2
    SLICE_X12Y43         LUT3 (Prop_lut3_I0_O)        0.332    41.566 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1173/O
                         net (fo=1, routed)           0.000    41.566    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1173_n_0
    SLICE_X12Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    42.099 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1025/CO[3]
                         net (fo=1, routed)           0.000    42.099    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1025_n_0
    SLICE_X12Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.216 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_864/CO[3]
                         net (fo=1, routed)           0.000    42.216    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_864_n_0
    SLICE_X12Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.333 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_708/CO[3]
                         net (fo=1, routed)           0.000    42.333    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_708_n_0
    SLICE_X12Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.450 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_557/CO[3]
                         net (fo=1, routed)           0.000    42.450    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_557_n_0
    SLICE_X12Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.567 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_411/CO[3]
                         net (fo=1, routed)           0.000    42.567    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_411_n_0
    SLICE_X12Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.684 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_270/CO[3]
                         net (fo=1, routed)           0.000    42.684    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_270_n_0
    SLICE_X12Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.801 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_134/CO[3]
                         net (fo=1, routed)           0.001    42.802    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_134_n_0
    SLICE_X12Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.919 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_44/CO[3]
                         net (fo=1, routed)           0.000    42.919    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_44_n_0
    SLICE_X12Y51         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    43.076 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_7/CO[1]
                         net (fo=37, routed)          1.174    44.250    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_7_n_2
    SLICE_X7Y43          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    45.038 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1030/CO[3]
                         net (fo=1, routed)           0.000    45.038    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1030_n_0
    SLICE_X7Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.152 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_869/CO[3]
                         net (fo=1, routed)           0.000    45.152    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_869_n_0
    SLICE_X7Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.266 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_713/CO[3]
                         net (fo=1, routed)           0.000    45.266    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_713_n_0
    SLICE_X7Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.380 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_562/CO[3]
                         net (fo=1, routed)           0.000    45.380    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_562_n_0
    SLICE_X7Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.494 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_416/CO[3]
                         net (fo=1, routed)           0.000    45.494    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_416_n_0
    SLICE_X7Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.608 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_275/CO[3]
                         net (fo=1, routed)           0.000    45.608    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_275_n_0
    SLICE_X7Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.722 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_139/CO[3]
                         net (fo=1, routed)           0.001    45.723    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_139_n_0
    SLICE_X7Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.837 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_47/CO[3]
                         net (fo=1, routed)           0.000    45.837    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_47_n_0
    SLICE_X7Y51          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    45.994 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_8/CO[1]
                         net (fo=37, routed)          0.857    46.851    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_8_n_2
    SLICE_X6Y44          LUT3 (Prop_lut3_I0_O)        0.329    47.180 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1179/O
                         net (fo=1, routed)           0.000    47.180    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1179_n_0
    SLICE_X6Y44          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    47.713 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1035/CO[3]
                         net (fo=1, routed)           0.000    47.713    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1035_n_0
    SLICE_X6Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.830 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_874/CO[3]
                         net (fo=1, routed)           0.000    47.830    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_874_n_0
    SLICE_X6Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.947 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_718/CO[3]
                         net (fo=1, routed)           0.000    47.947    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_718_n_0
    SLICE_X6Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.064 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_567/CO[3]
                         net (fo=1, routed)           0.000    48.064    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_567_n_0
    SLICE_X6Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.181 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_421/CO[3]
                         net (fo=1, routed)           0.000    48.181    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_421_n_0
    SLICE_X6Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.298 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_280/CO[3]
                         net (fo=1, routed)           0.001    48.299    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_280_n_0
    SLICE_X6Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.416 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_144/CO[3]
                         net (fo=1, routed)           0.000    48.416    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_144_n_0
    SLICE_X6Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.533 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_50/CO[3]
                         net (fo=1, routed)           0.000    48.533    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_50_n_0
    SLICE_X6Y52          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    48.690 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_9/CO[1]
                         net (fo=37, routed)          0.851    49.541    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_9_n_2
    SLICE_X5Y45          LUT3 (Prop_lut3_I0_O)        0.332    49.873 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1182/O
                         net (fo=1, routed)           0.000    49.873    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1182_n_0
    SLICE_X5Y45          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    50.423 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1040/CO[3]
                         net (fo=1, routed)           0.000    50.423    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1040_n_0
    SLICE_X5Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.537 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_879/CO[3]
                         net (fo=1, routed)           0.000    50.537    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_879_n_0
    SLICE_X5Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.651 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_723/CO[3]
                         net (fo=1, routed)           0.000    50.651    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_723_n_0
    SLICE_X5Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.765 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_572/CO[3]
                         net (fo=1, routed)           0.000    50.765    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_572_n_0
    SLICE_X5Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.879 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_426/CO[3]
                         net (fo=1, routed)           0.001    50.880    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_426_n_0
    SLICE_X5Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.994 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_285/CO[3]
                         net (fo=1, routed)           0.000    50.994    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_285_n_0
    SLICE_X5Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.108 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_149/CO[3]
                         net (fo=1, routed)           0.000    51.108    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_149_n_0
    SLICE_X5Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.222 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_53/CO[3]
                         net (fo=1, routed)           0.000    51.222    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_53_n_0
    SLICE_X5Y53          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    51.379 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_10/CO[1]
                         net (fo=37, routed)          1.067    52.446    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_10_n_2
    SLICE_X4Y42          LUT3 (Prop_lut3_I0_O)        0.329    52.775 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1185/O
                         net (fo=1, routed)           0.000    52.775    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1185_n_0
    SLICE_X4Y42          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    53.308 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1045/CO[3]
                         net (fo=1, routed)           0.000    53.308    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1045_n_0
    SLICE_X4Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.425 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_884/CO[3]
                         net (fo=1, routed)           0.000    53.425    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_884_n_0
    SLICE_X4Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.542 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_728/CO[3]
                         net (fo=1, routed)           0.000    53.542    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_728_n_0
    SLICE_X4Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.659 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_577/CO[3]
                         net (fo=1, routed)           0.000    53.659    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_577_n_0
    SLICE_X4Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.776 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_431/CO[3]
                         net (fo=1, routed)           0.000    53.776    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_431_n_0
    SLICE_X4Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.893 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_290/CO[3]
                         net (fo=1, routed)           0.000    53.893    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_290_n_0
    SLICE_X4Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.010 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_154/CO[3]
                         net (fo=1, routed)           0.000    54.010    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_154_n_0
    SLICE_X4Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.127 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_56/CO[3]
                         net (fo=1, routed)           0.001    54.127    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_56_n_0
    SLICE_X4Y50          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    54.284 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_11/CO[1]
                         net (fo=37, routed)          1.095    55.379    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_11_n_2
    SLICE_X3Y37          LUT3 (Prop_lut3_I0_O)        0.332    55.711 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1188/O
                         net (fo=1, routed)           0.000    55.711    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1188_n_0
    SLICE_X3Y37          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    56.261 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1050/CO[3]
                         net (fo=1, routed)           0.000    56.261    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1050_n_0
    SLICE_X3Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.375 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_889/CO[3]
                         net (fo=1, routed)           0.000    56.375    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_889_n_0
    SLICE_X3Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.489 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_733/CO[3]
                         net (fo=1, routed)           0.000    56.489    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_733_n_0
    SLICE_X3Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.603 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_582/CO[3]
                         net (fo=1, routed)           0.000    56.603    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_582_n_0
    SLICE_X3Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.717 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_436/CO[3]
                         net (fo=1, routed)           0.000    56.717    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_436_n_0
    SLICE_X3Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.831 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_295/CO[3]
                         net (fo=1, routed)           0.000    56.831    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_295_n_0
    SLICE_X3Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.945 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_159/CO[3]
                         net (fo=1, routed)           0.000    56.945    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_159_n_0
    SLICE_X3Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.059 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_59/CO[3]
                         net (fo=1, routed)           0.000    57.059    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_59_n_0
    SLICE_X3Y45          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    57.216 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_12/CO[1]
                         net (fo=37, routed)          0.997    58.213    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_12_n_2
    SLICE_X0Y36          LUT3 (Prop_lut3_I0_O)        0.329    58.542 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1191/O
                         net (fo=1, routed)           0.000    58.542    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1191_n_0
    SLICE_X0Y36          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    59.075 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1055/CO[3]
                         net (fo=1, routed)           0.000    59.075    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1055_n_0
    SLICE_X0Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.192 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_894/CO[3]
                         net (fo=1, routed)           0.000    59.192    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_894_n_0
    SLICE_X0Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.309 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_738/CO[3]
                         net (fo=1, routed)           0.000    59.309    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_738_n_0
    SLICE_X0Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.426 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_587/CO[3]
                         net (fo=1, routed)           0.000    59.426    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_587_n_0
    SLICE_X0Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.543 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_441/CO[3]
                         net (fo=1, routed)           0.000    59.543    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_441_n_0
    SLICE_X0Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.660 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_300/CO[3]
                         net (fo=1, routed)           0.000    59.660    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_300_n_0
    SLICE_X0Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.777 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_164/CO[3]
                         net (fo=1, routed)           0.000    59.777    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_164_n_0
    SLICE_X0Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.894 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_62/CO[3]
                         net (fo=1, routed)           0.000    59.894    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_62_n_0
    SLICE_X0Y44          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    60.051 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_13/CO[1]
                         net (fo=37, routed)          1.102    61.152    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_13_n_2
    SLICE_X2Y34          LUT3 (Prop_lut3_I0_O)        0.332    61.484 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1194/O
                         net (fo=1, routed)           0.000    61.484    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1194_n_0
    SLICE_X2Y34          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    62.034 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1060/CO[3]
                         net (fo=1, routed)           0.000    62.034    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1060_n_0
    SLICE_X2Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.148 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_899/CO[3]
                         net (fo=1, routed)           0.000    62.148    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_899_n_0
    SLICE_X2Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.262 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_743/CO[3]
                         net (fo=1, routed)           0.000    62.262    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_743_n_0
    SLICE_X2Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.376 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_592/CO[3]
                         net (fo=1, routed)           0.000    62.376    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_592_n_0
    SLICE_X2Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.490 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_446/CO[3]
                         net (fo=1, routed)           0.000    62.490    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_446_n_0
    SLICE_X2Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.604 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_305/CO[3]
                         net (fo=1, routed)           0.000    62.604    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_305_n_0
    SLICE_X2Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.718 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_169/CO[3]
                         net (fo=1, routed)           0.000    62.718    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_169_n_0
    SLICE_X2Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.832 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_65/CO[3]
                         net (fo=1, routed)           0.000    62.832    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_65_n_0
    SLICE_X2Y42          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    62.989 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_14/CO[1]
                         net (fo=37, routed)          1.074    64.063    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_14_n_2
    SLICE_X4Y33          LUT3 (Prop_lut3_I0_O)        0.329    64.392 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1197/O
                         net (fo=1, routed)           0.000    64.392    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1197_n_0
    SLICE_X4Y33          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    64.925 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1065/CO[3]
                         net (fo=1, routed)           0.000    64.925    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1065_n_0
    SLICE_X4Y34          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.042 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_904/CO[3]
                         net (fo=1, routed)           0.000    65.042    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_904_n_0
    SLICE_X4Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.159 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_748/CO[3]
                         net (fo=1, routed)           0.000    65.159    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_748_n_0
    SLICE_X4Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.276 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_597/CO[3]
                         net (fo=1, routed)           0.000    65.276    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_597_n_0
    SLICE_X4Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.393 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_451/CO[3]
                         net (fo=1, routed)           0.000    65.393    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_451_n_0
    SLICE_X4Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.510 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_310/CO[3]
                         net (fo=1, routed)           0.000    65.510    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_310_n_0
    SLICE_X4Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.627 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_174/CO[3]
                         net (fo=1, routed)           0.000    65.627    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_174_n_0
    SLICE_X4Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.744 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_68/CO[3]
                         net (fo=1, routed)           0.000    65.744    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_68_n_0
    SLICE_X4Y41          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    65.901 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_15/CO[1]
                         net (fo=37, routed)          1.105    67.007    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_15_n_2
    SLICE_X7Y34          LUT3 (Prop_lut3_I0_O)        0.332    67.339 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1200/O
                         net (fo=1, routed)           0.000    67.339    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1200_n_0
    SLICE_X7Y34          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    67.889 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1070/CO[3]
                         net (fo=1, routed)           0.000    67.889    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1070_n_0
    SLICE_X7Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.003 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_909/CO[3]
                         net (fo=1, routed)           0.000    68.003    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_909_n_0
    SLICE_X7Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.117 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_753/CO[3]
                         net (fo=1, routed)           0.000    68.117    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_753_n_0
    SLICE_X7Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.231 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_602/CO[3]
                         net (fo=1, routed)           0.000    68.231    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_602_n_0
    SLICE_X7Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.345 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_456/CO[3]
                         net (fo=1, routed)           0.000    68.345    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_456_n_0
    SLICE_X7Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.459 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_315/CO[3]
                         net (fo=1, routed)           0.000    68.459    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_315_n_0
    SLICE_X7Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.573 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_179/CO[3]
                         net (fo=1, routed)           0.000    68.573    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_179_n_0
    SLICE_X7Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.687 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_71/CO[3]
                         net (fo=1, routed)           0.000    68.687    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_71_n_0
    SLICE_X7Y42          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    68.844 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_16/CO[1]
                         net (fo=37, routed)          0.939    69.783    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_16_n_2
    SLICE_X8Y35          LUT3 (Prop_lut3_I0_O)        0.329    70.112 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1203/O
                         net (fo=1, routed)           0.000    70.112    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1203_n_0
    SLICE_X8Y35          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    70.645 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1075/CO[3]
                         net (fo=1, routed)           0.000    70.645    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1075_n_0
    SLICE_X8Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.762 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_914/CO[3]
                         net (fo=1, routed)           0.000    70.762    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_914_n_0
    SLICE_X8Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.879 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_758/CO[3]
                         net (fo=1, routed)           0.000    70.879    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_758_n_0
    SLICE_X8Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.996 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_607/CO[3]
                         net (fo=1, routed)           0.000    70.996    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_607_n_0
    SLICE_X8Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.113 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_461/CO[3]
                         net (fo=1, routed)           0.000    71.113    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_461_n_0
    SLICE_X8Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.230 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_320/CO[3]
                         net (fo=1, routed)           0.000    71.230    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_320_n_0
    SLICE_X8Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.347 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_184/CO[3]
                         net (fo=1, routed)           0.000    71.347    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_184_n_0
    SLICE_X8Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.464 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_74/CO[3]
                         net (fo=1, routed)           0.000    71.464    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_74_n_0
    SLICE_X8Y43          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    71.621 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_17/CO[1]
                         net (fo=37, routed)          0.889    72.509    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_17_n_2
    SLICE_X9Y38          LUT3 (Prop_lut3_I0_O)        0.332    72.841 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1206/O
                         net (fo=1, routed)           0.000    72.841    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1206_n_0
    SLICE_X9Y38          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    73.391 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1080/CO[3]
                         net (fo=1, routed)           0.000    73.391    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1080_n_0
    SLICE_X9Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.505 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_919/CO[3]
                         net (fo=1, routed)           0.000    73.505    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_919_n_0
    SLICE_X9Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.619 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_763/CO[3]
                         net (fo=1, routed)           0.000    73.619    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_763_n_0
    SLICE_X9Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.733 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_612/CO[3]
                         net (fo=1, routed)           0.000    73.733    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_612_n_0
    SLICE_X9Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.847 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_466/CO[3]
                         net (fo=1, routed)           0.000    73.847    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_466_n_0
    SLICE_X9Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.961 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_325/CO[3]
                         net (fo=1, routed)           0.000    73.961    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_325_n_0
    SLICE_X9Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.075 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_189/CO[3]
                         net (fo=1, routed)           0.000    74.075    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_189_n_0
    SLICE_X9Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.189 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_77/CO[3]
                         net (fo=1, routed)           0.000    74.189    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_77_n_0
    SLICE_X9Y46          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    74.346 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_18/CO[1]
                         net (fo=37, routed)          1.241    75.587    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_18_n_2
    SLICE_X9Y29          LUT3 (Prop_lut3_I0_O)        0.329    75.916 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1088/O
                         net (fo=1, routed)           0.000    75.916    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1088_n_0
    SLICE_X9Y29          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    76.466 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_924/CO[3]
                         net (fo=1, routed)           0.000    76.466    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_924_n_0
    SLICE_X9Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.580 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_768/CO[3]
                         net (fo=1, routed)           0.000    76.580    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_768_n_0
    SLICE_X9Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.694 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_617/CO[3]
                         net (fo=1, routed)           0.000    76.694    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_617_n_0
    SLICE_X9Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.808 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_471/CO[3]
                         net (fo=1, routed)           0.000    76.808    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_471_n_0
    SLICE_X9Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.922 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_330/CO[3]
                         net (fo=1, routed)           0.000    76.922    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_330_n_0
    SLICE_X9Y34          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.036 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_194/CO[3]
                         net (fo=1, routed)           0.000    77.036    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_194_n_0
    SLICE_X9Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.150 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_80/CO[3]
                         net (fo=1, routed)           0.000    77.150    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_80_n_0
    SLICE_X9Y36          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    77.307 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_19/CO[1]
                         net (fo=37, routed)          0.714    78.021    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_19_n_2
    SLICE_X10Y34         LUT3 (Prop_lut3_I0_O)        0.329    78.350 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1212/O
                         net (fo=1, routed)           0.000    78.350    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1212_n_0
    SLICE_X10Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    78.883 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1090/CO[3]
                         net (fo=1, routed)           0.000    78.883    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1090_n_0
    SLICE_X10Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.000 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_929/CO[3]
                         net (fo=1, routed)           0.000    79.000    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_929_n_0
    SLICE_X10Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.117 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_773/CO[3]
                         net (fo=1, routed)           0.000    79.117    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_773_n_0
    SLICE_X10Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.234 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_622/CO[3]
                         net (fo=1, routed)           0.000    79.234    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_622_n_0
    SLICE_X10Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.351 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_476/CO[3]
                         net (fo=1, routed)           0.000    79.351    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_476_n_0
    SLICE_X10Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.468 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_335/CO[3]
                         net (fo=1, routed)           0.000    79.468    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_335_n_0
    SLICE_X10Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.585 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_199/CO[3]
                         net (fo=1, routed)           0.000    79.585    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_199_n_0
    SLICE_X10Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.702 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_83/CO[3]
                         net (fo=1, routed)           0.000    79.702    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_83_n_0
    SLICE_X10Y42         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    79.859 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_20/CO[1]
                         net (fo=37, routed)          0.938    80.797    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_20_n_2
    SLICE_X12Y34         LUT3 (Prop_lut3_I0_O)        0.332    81.129 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1215/O
                         net (fo=1, routed)           0.000    81.129    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1215_n_0
    SLICE_X12Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    81.662 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1095/CO[3]
                         net (fo=1, routed)           0.000    81.662    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1095_n_0
    SLICE_X12Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.779 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_934/CO[3]
                         net (fo=1, routed)           0.000    81.779    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_934_n_0
    SLICE_X12Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.896 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_778/CO[3]
                         net (fo=1, routed)           0.000    81.896    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_778_n_0
    SLICE_X12Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.013 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_627/CO[3]
                         net (fo=1, routed)           0.000    82.013    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_627_n_0
    SLICE_X12Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.130 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_481/CO[3]
                         net (fo=1, routed)           0.000    82.130    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_481_n_0
    SLICE_X12Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.247 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_340/CO[3]
                         net (fo=1, routed)           0.000    82.247    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_340_n_0
    SLICE_X12Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.364 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_204/CO[3]
                         net (fo=1, routed)           0.000    82.364    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_204_n_0
    SLICE_X12Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.481 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_86/CO[3]
                         net (fo=1, routed)           0.000    82.481    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_86_n_0
    SLICE_X12Y42         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    82.638 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_21/CO[1]
                         net (fo=37, routed)          0.934    83.572    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_21_n_2
    SLICE_X11Y36         LUT3 (Prop_lut3_I0_O)        0.332    83.904 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1218/O
                         net (fo=1, routed)           0.000    83.904    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1218_n_0
    SLICE_X11Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    84.454 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1100/CO[3]
                         net (fo=1, routed)           0.000    84.454    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1100_n_0
    SLICE_X11Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.568 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_939/CO[3]
                         net (fo=1, routed)           0.000    84.568    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_939_n_0
    SLICE_X11Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.682 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_783/CO[3]
                         net (fo=1, routed)           0.000    84.682    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_783_n_0
    SLICE_X11Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.796 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_632/CO[3]
                         net (fo=1, routed)           0.000    84.796    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_632_n_0
    SLICE_X11Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.910 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_486/CO[3]
                         net (fo=1, routed)           0.000    84.910    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_486_n_0
    SLICE_X11Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.024 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_345/CO[3]
                         net (fo=1, routed)           0.000    85.024    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_345_n_0
    SLICE_X11Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.138 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_209/CO[3]
                         net (fo=1, routed)           0.000    85.138    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_209_n_0
    SLICE_X11Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.252 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_89/CO[3]
                         net (fo=1, routed)           0.000    85.252    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_89_n_0
    SLICE_X11Y44         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    85.409 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_22/CO[1]
                         net (fo=37, routed)          1.107    86.516    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_22_n_2
    SLICE_X5Y36          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    87.301 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1105/CO[3]
                         net (fo=1, routed)           0.000    87.301    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1105_n_0
    SLICE_X5Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.415 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_944/CO[3]
                         net (fo=1, routed)           0.000    87.415    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_944_n_0
    SLICE_X5Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.529 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_788/CO[3]
                         net (fo=1, routed)           0.000    87.529    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_788_n_0
    SLICE_X5Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.643 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_637/CO[3]
                         net (fo=1, routed)           0.000    87.643    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_637_n_0
    SLICE_X5Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.757 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_491/CO[3]
                         net (fo=1, routed)           0.000    87.757    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_491_n_0
    SLICE_X5Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.871 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_350/CO[3]
                         net (fo=1, routed)           0.000    87.871    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_350_n_0
    SLICE_X5Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.985 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_214/CO[3]
                         net (fo=1, routed)           0.000    87.985    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_214_n_0
    SLICE_X5Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.099 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_92/CO[3]
                         net (fo=1, routed)           0.000    88.099    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_92_n_0
    SLICE_X5Y44          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    88.256 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_23/CO[1]
                         net (fo=37, routed)          0.724    88.980    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_23_n_2
    SLICE_X1Y43          LUT3 (Prop_lut3_I0_O)        0.329    89.309 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1224/O
                         net (fo=1, routed)           0.000    89.309    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1224_n_0
    SLICE_X1Y43          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    89.859 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1110/CO[3]
                         net (fo=1, routed)           0.000    89.859    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1110_n_0
    SLICE_X1Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.973 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_949/CO[3]
                         net (fo=1, routed)           0.000    89.973    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_949_n_0
    SLICE_X1Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.087 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_793/CO[3]
                         net (fo=1, routed)           0.000    90.087    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_793_n_0
    SLICE_X1Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.201 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_642/CO[3]
                         net (fo=1, routed)           0.000    90.201    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_642_n_0
    SLICE_X1Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.315 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_496/CO[3]
                         net (fo=1, routed)           0.000    90.315    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_496_n_0
    SLICE_X1Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.429 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_355/CO[3]
                         net (fo=1, routed)           0.000    90.429    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_355_n_0
    SLICE_X1Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.543 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_219/CO[3]
                         net (fo=1, routed)           0.001    90.543    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_219_n_0
    SLICE_X1Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.657 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_95/CO[3]
                         net (fo=1, routed)           0.000    90.657    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_95_n_0
    SLICE_X1Y51          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    90.814 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_24/CO[1]
                         net (fo=37, routed)          0.878    91.693    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_24_n_2
    SLICE_X2Y45          LUT3 (Prop_lut3_I0_O)        0.329    92.022 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1228/O
                         net (fo=1, routed)           0.000    92.022    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1228_n_0
    SLICE_X2Y45          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    92.554 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1115/CO[3]
                         net (fo=1, routed)           0.000    92.554    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1115_n_0
    SLICE_X2Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.668 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_954/CO[3]
                         net (fo=1, routed)           0.000    92.668    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_954_n_0
    SLICE_X2Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.782 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_798/CO[3]
                         net (fo=1, routed)           0.000    92.782    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_798_n_0
    SLICE_X2Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.896 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_647/CO[3]
                         net (fo=1, routed)           0.000    92.896    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_647_n_0
    SLICE_X2Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.010 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_501/CO[3]
                         net (fo=1, routed)           0.001    93.010    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_501_n_0
    SLICE_X2Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.124 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_360/CO[3]
                         net (fo=1, routed)           0.000    93.124    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_360_n_0
    SLICE_X2Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.238 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_224/CO[3]
                         net (fo=1, routed)           0.000    93.238    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_224_n_0
    SLICE_X2Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.352 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_98/CO[3]
                         net (fo=1, routed)           0.000    93.352    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_98_n_0
    SLICE_X2Y53          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    93.623 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_25/CO[0]
                         net (fo=2, routed)           1.052    94.675    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_25_n_3
    SLICE_X8Y45          LUT6 (Prop_lut6_I1_O)        0.373    95.048 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/dtCnt1_carry_i_4/O
                         net (fo=1, routed)           0.000    95.048    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/dtCnt1_carry_i_4_n_0
    SLICE_X8Y45          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    95.561 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/dtCnt1_carry/CO[3]
                         net (fo=1, routed)           0.000    95.561    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/dtCnt1_carry_n_0
    SLICE_X8Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    95.678 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/dtCnt1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    95.678    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/dtCnt1_carry__0_n_0
    SLICE_X8Y47          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    95.907 f  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/dtCnt1_carry__1/CO[2]
                         net (fo=33, routed)          0.825    96.732    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/load
    SLICE_X10Y44         LUT2 (Prop_lut2_I1_O)        0.310    97.042 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/i__carry_i_5/O
                         net (fo=1, routed)           0.000    97.042    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/i__carry_i_5_n_0
    SLICE_X10Y44         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    97.555 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/i_/i_/i__carry/CO[3]
                         net (fo=1, routed)           0.000    97.555    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/i_/i_/i__carry_n_0
    SLICE_X10Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    97.672 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/i_/i_/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    97.672    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/i_/i_/i__carry__0_n_0
    SLICE_X10Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    97.789 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/i_/i_/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    97.789    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/i_/i_/i__carry__1_n_0
    SLICE_X10Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    97.906 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/i_/i_/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000    97.906    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/i_/i_/i__carry__2_n_0
    SLICE_X10Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.023 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/i_/i_/i__carry__3/CO[3]
                         net (fo=1, routed)           0.000    98.023    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/i_/i_/i__carry__3_n_0
    SLICE_X10Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.140 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/i_/i_/i__carry__4/CO[3]
                         net (fo=1, routed)           0.001    98.141    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/i_/i_/i__carry__4_n_0
    SLICE_X10Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    98.456 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/i_/i_/i__carry__5/O[3]
                         net (fo=1, routed)           0.000    98.456    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/i_/i_/i__carry__5_n_4
    SLICE_X10Y50         FDCE                                         r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/dtCnt_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.759    21.759    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.850 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=738, routed)         1.495    23.344    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/s00_axi_aclk
    SLICE_X10Y50         FDCE                                         r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/dtCnt_reg[27]/C
                         clock pessimism              0.282    23.626    
                         clock uncertainty           -0.302    23.324    
    SLICE_X10Y50         FDCE (Setup_fdce_C_D)        0.109    23.433    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/dtCnt_reg[27]
  -------------------------------------------------------------------
                         required time                         23.433    
                         arrival time                         -98.456    
  -------------------------------------------------------------------
                         slack                                -75.022    

Slack (VIOLATED) :        -74.946ns  (required time - arrival time)
  Source:                 design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/slv_reg2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/dtCnt_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        94.582ns  (logic 61.599ns (65.128%)  route 32.983ns (34.872%))
  Logic Levels:           327  (CARRY4=297 LUT2=2 LUT3=27 LUT6=1)
  Clock Path Skew:        -0.171ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.344ns = ( 23.344 - 20.000 ) 
    Source Clock Delay      (SCD):    3.798ns
    Clock Pessimism Removal (CPR):    0.282ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           2.031     2.031    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.132 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=738, routed)         1.666     3.798    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X12Y26         FDRE                                         r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/slv_reg2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y26         FDRE (Prop_fdre_C_Q)         0.518     4.316 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/slv_reg2_reg[0]/Q
                         net (fo=33, routed)          0.486     4.802    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/slv_reg2_reg[31][0]
    SLICE_X13Y26         LUT2 (Prop_lut2_I0_O)        0.124     4.926 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1158/O
                         net (fo=1, routed)           0.000     4.926    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1158_n_0
    SLICE_X13Y26         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.458 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1000/CO[3]
                         net (fo=1, routed)           0.000     5.458    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1000_n_0
    SLICE_X13Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.572 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_995/CO[3]
                         net (fo=1, routed)           0.000     5.572    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_995_n_0
    SLICE_X13Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.686 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/dtCnt1_carry__1_i_131/CO[3]
                         net (fo=1, routed)           0.000     5.686    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/dtCnt1_carry__1_i_131_n_0
    SLICE_X13Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.800 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/dtCnt1_carry__1_i_114/CO[3]
                         net (fo=1, routed)           0.000     5.800    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/dtCnt1_carry__1_i_114_n_0
    SLICE_X13Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.914 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/dtCnt1_carry__1_i_91/CO[3]
                         net (fo=1, routed)           0.000     5.914    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/dtCnt1_carry__1_i_91_n_0
    SLICE_X13Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.028 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/dtCnt1_carry__1_i_63/CO[3]
                         net (fo=1, routed)           0.000     6.028    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/dtCnt1_carry__1_i_63_n_0
    SLICE_X13Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.142 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/dtCnt1_carry__1_i_30/CO[3]
                         net (fo=1, routed)           0.000     6.142    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/dtCnt1_carry__1_i_30_n_0
    SLICE_X13Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.256 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/dtCnt1_carry__1_i_12/CO[3]
                         net (fo=1, routed)           0.000     6.256    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/dtCnt1_carry__1_i_12_n_0
    SLICE_X13Y34         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     6.527 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/dtCnt1_carry__1_i_5/CO[0]
                         net (fo=36, routed)          1.110     7.637    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/dtCnt1_carry__1_i_5_n_3
    SLICE_X12Y25         LUT3 (Prop_lut3_I0_O)        0.373     8.010 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1141/O
                         net (fo=1, routed)           0.000     8.010    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1141_n_0
    SLICE_X12Y25         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     8.386 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_990/CO[3]
                         net (fo=1, routed)           0.000     8.386    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_990_n_0
    SLICE_X12Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.503 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_839/CO[3]
                         net (fo=1, routed)           0.000     8.503    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_839_n_0
    SLICE_X12Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.620 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_834/CO[3]
                         net (fo=1, routed)           0.000     8.620    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_834_n_0
    SLICE_X12Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.737 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/dtCnt1_carry__1_i_113/CO[3]
                         net (fo=1, routed)           0.000     8.737    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/dtCnt1_carry__1_i_113_n_0
    SLICE_X12Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.854 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/dtCnt1_carry__1_i_90/CO[3]
                         net (fo=1, routed)           0.000     8.854    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/dtCnt1_carry__1_i_90_n_0
    SLICE_X12Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.971 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/dtCnt1_carry__1_i_62/CO[3]
                         net (fo=1, routed)           0.000     8.971    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/dtCnt1_carry__1_i_62_n_0
    SLICE_X12Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.088 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/dtCnt1_carry__1_i_29/CO[3]
                         net (fo=1, routed)           0.000     9.088    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/dtCnt1_carry__1_i_29_n_0
    SLICE_X12Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.205 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/dtCnt1_carry__1_i_11/CO[3]
                         net (fo=1, routed)           0.000     9.205    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/dtCnt1_carry__1_i_11_n_0
    SLICE_X12Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.362 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/dtCnt1_carry__1_i_4/CO[1]
                         net (fo=36, routed)          0.988    10.350    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/dtCnt1_carry__1_i_4_n_2
    SLICE_X11Y26         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    11.138 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_985/CO[3]
                         net (fo=1, routed)           0.000    11.138    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_985_n_0
    SLICE_X11Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.252 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_829/CO[3]
                         net (fo=1, routed)           0.000    11.252    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_829_n_0
    SLICE_X11Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.366 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_683/CO[3]
                         net (fo=1, routed)           0.000    11.366    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_683_n_0
    SLICE_X11Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.480 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_678/CO[3]
                         net (fo=1, routed)           0.000    11.480    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_678_n_0
    SLICE_X11Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.594 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/dtCnt1_carry__1_i_104/CO[3]
                         net (fo=1, routed)           0.000    11.594    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/dtCnt1_carry__1_i_104_n_0
    SLICE_X11Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.708 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/dtCnt1_carry__1_i_81/CO[3]
                         net (fo=1, routed)           0.000    11.708    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/dtCnt1_carry__1_i_81_n_0
    SLICE_X11Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.822 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/dtCnt1_carry__1_i_49/CO[3]
                         net (fo=1, routed)           0.000    11.822    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/dtCnt1_carry__1_i_49_n_0
    SLICE_X11Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.936 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/dtCnt1_carry__1_i_19/CO[3]
                         net (fo=1, routed)           0.000    11.936    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/dtCnt1_carry__1_i_19_n_0
    SLICE_X11Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    12.093 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/dtCnt1_carry__1_i_7/CO[1]
                         net (fo=36, routed)          0.921    13.014    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/dtCnt1_carry__1_i_7_n_2
    SLICE_X10Y25         LUT3 (Prop_lut3_I0_O)        0.329    13.343 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1137/O
                         net (fo=1, routed)           0.000    13.343    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1137_n_0
    SLICE_X10Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.876 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_980/CO[3]
                         net (fo=1, routed)           0.000    13.876    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_980_n_0
    SLICE_X10Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.993 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_824/CO[3]
                         net (fo=1, routed)           0.000    13.993    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_824_n_0
    SLICE_X10Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.110 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_673/CO[3]
                         net (fo=1, routed)           0.000    14.110    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_673_n_0
    SLICE_X10Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.227 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_532/CO[3]
                         net (fo=1, routed)           0.000    14.227    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_532_n_0
    SLICE_X10Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.344 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_527/CO[3]
                         net (fo=1, routed)           0.000    14.344    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_527_n_0
    SLICE_X10Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.461 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/dtCnt1_carry__1_i_76/CO[3]
                         net (fo=1, routed)           0.000    14.461    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/dtCnt1_carry__1_i_76_n_0
    SLICE_X10Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.578 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/dtCnt1_carry__1_i_44/CO[3]
                         net (fo=1, routed)           0.000    14.578    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/dtCnt1_carry__1_i_44_n_0
    SLICE_X10Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.695 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/dtCnt1_carry__1_i_16/CO[3]
                         net (fo=1, routed)           0.000    14.695    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/dtCnt1_carry__1_i_16_n_0
    SLICE_X10Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    14.852 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/dtCnt1_carry__1_i_8/CO[1]
                         net (fo=36, routed)          1.127    15.979    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/dtCnt1_carry__1_i_8_n_2
    SLICE_X8Y24          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803    16.782 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_975/CO[3]
                         net (fo=1, routed)           0.009    16.791    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_975_n_0
    SLICE_X8Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.908 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_819/CO[3]
                         net (fo=1, routed)           0.000    16.908    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_819_n_0
    SLICE_X8Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.025 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_668/CO[3]
                         net (fo=1, routed)           0.000    17.025    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_668_n_0
    SLICE_X8Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.142 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_522/CO[3]
                         net (fo=1, routed)           0.000    17.142    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_522_n_0
    SLICE_X8Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.259 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_386/CO[3]
                         net (fo=1, routed)           0.000    17.259    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_386_n_0
    SLICE_X8Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.376 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_381/CO[3]
                         net (fo=1, routed)           0.000    17.376    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_381_n_0
    SLICE_X8Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.493 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/dtCnt1_carry__1_i_43/CO[3]
                         net (fo=1, routed)           0.000    17.493    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/dtCnt1_carry__1_i_43_n_0
    SLICE_X8Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.610 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/dtCnt1_carry__1_i_15/CO[3]
                         net (fo=1, routed)           0.000    17.610    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/dtCnt1_carry__1_i_15_n_0
    SLICE_X8Y32          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.767 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/dtCnt1_carry__1_i_6/CO[1]
                         net (fo=36, routed)          0.876    18.643    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/dtCnt1_carry__1_i_6_n_2
    SLICE_X7Y25          LUT3 (Prop_lut3_I0_O)        0.332    18.975 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1131/O
                         net (fo=1, routed)           0.000    18.975    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1131_n_0
    SLICE_X7Y25          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.525 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_970/CO[3]
                         net (fo=1, routed)           0.000    19.525    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_970_n_0
    SLICE_X7Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.639 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_814/CO[3]
                         net (fo=1, routed)           0.000    19.639    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_814_n_0
    SLICE_X7Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.753 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_663/CO[3]
                         net (fo=1, routed)           0.000    19.753    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_663_n_0
    SLICE_X7Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.867 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_517/CO[3]
                         net (fo=1, routed)           0.000    19.867    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_517_n_0
    SLICE_X7Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.981 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_376/CO[3]
                         net (fo=1, routed)           0.000    19.981    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_376_n_0
    SLICE_X7Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.095 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_245/CO[3]
                         net (fo=1, routed)           0.000    20.095    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_245_n_0
    SLICE_X7Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.209 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_240/CO[3]
                         net (fo=1, routed)           0.000    20.209    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_240_n_0
    SLICE_X7Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.323 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/dtCnt1_carry__1_i_24/CO[3]
                         net (fo=1, routed)           0.000    20.323    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/dtCnt1_carry__1_i_24_n_0
    SLICE_X7Y33          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.480 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/dtCnt1_carry__1_i_9/CO[1]
                         net (fo=36, routed)          0.872    21.352    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/dtCnt1_carry__1_i_9_n_2
    SLICE_X6Y30          LUT3 (Prop_lut3_I0_O)        0.329    21.681 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1128/O
                         net (fo=1, routed)           0.000    21.681    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1128_n_0
    SLICE_X6Y30          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    22.214 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_965/CO[3]
                         net (fo=1, routed)           0.000    22.214    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_965_n_0
    SLICE_X6Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.331 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_809/CO[3]
                         net (fo=1, routed)           0.000    22.331    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_809_n_0
    SLICE_X6Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.448 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_658/CO[3]
                         net (fo=1, routed)           0.000    22.448    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_658_n_0
    SLICE_X6Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.565 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_512/CO[3]
                         net (fo=1, routed)           0.000    22.565    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_512_n_0
    SLICE_X6Y34          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.682 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_371/CO[3]
                         net (fo=1, routed)           0.000    22.682    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_371_n_0
    SLICE_X6Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.799 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_235/CO[3]
                         net (fo=1, routed)           0.000    22.799    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_235_n_0
    SLICE_X6Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.916 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_109/CO[3]
                         net (fo=1, routed)           0.000    22.916    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_109_n_0
    SLICE_X6Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.033 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_106/CO[3]
                         net (fo=1, routed)           0.000    23.033    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_106_n_0
    SLICE_X6Y38          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.190 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/dtCnt1_carry__1_i_10/CO[1]
                         net (fo=36, routed)          1.238    24.428    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/dtCnt1_carry__1_i_10_n_2
    SLICE_X14Y32         LUT3 (Prop_lut3_I0_O)        0.332    24.760 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1125/O
                         net (fo=1, routed)           0.000    24.760    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1125_n_0
    SLICE_X14Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.310 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_960/CO[3]
                         net (fo=1, routed)           0.000    25.310    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_960_n_0
    SLICE_X14Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.424 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_804/CO[3]
                         net (fo=1, routed)           0.000    25.424    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_804_n_0
    SLICE_X14Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.538 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_653/CO[3]
                         net (fo=1, routed)           0.000    25.538    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_653_n_0
    SLICE_X14Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.652 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_507/CO[3]
                         net (fo=1, routed)           0.000    25.652    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_507_n_0
    SLICE_X14Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.766 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_366/CO[3]
                         net (fo=1, routed)           0.000    25.766    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_366_n_0
    SLICE_X14Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.880 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_230/CO[3]
                         net (fo=1, routed)           0.000    25.880    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_230_n_0
    SLICE_X14Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.994 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_101/CO[3]
                         net (fo=1, routed)           0.000    25.994    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_101_n_0
    SLICE_X14Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.108 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_29/CO[3]
                         net (fo=1, routed)           0.000    26.108    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_29_n_0
    SLICE_X14Y40         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.265 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_28/CO[1]
                         net (fo=36, routed)          1.022    27.287    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_28_n_2
    SLICE_X15Y31         LUT3 (Prop_lut3_I0_O)        0.329    27.616 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1122/O
                         net (fo=1, routed)           0.000    27.616    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1122_n_0
    SLICE_X15Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.166 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_959/CO[3]
                         net (fo=1, routed)           0.000    28.166    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_959_n_0
    SLICE_X15Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.280 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_803/CO[3]
                         net (fo=1, routed)           0.000    28.280    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_803_n_0
    SLICE_X15Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.394 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_652/CO[3]
                         net (fo=1, routed)           0.000    28.394    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_652_n_0
    SLICE_X15Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.508 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_506/CO[3]
                         net (fo=1, routed)           0.000    28.508    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_506_n_0
    SLICE_X15Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.622 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_365/CO[3]
                         net (fo=1, routed)           0.000    28.622    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_365_n_0
    SLICE_X15Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.736 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_229/CO[3]
                         net (fo=1, routed)           0.000    28.736    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_229_n_0
    SLICE_X15Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.850 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_100/CO[3]
                         net (fo=1, routed)           0.000    28.850    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_100_n_0
    SLICE_X15Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.964 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_27/CO[3]
                         net (fo=1, routed)           0.000    28.964    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_27_n_0
    SLICE_X15Y39         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    29.121 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_2/CO[1]
                         net (fo=37, routed)          1.081    30.202    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_2_n_2
    SLICE_X16Y31         LUT3 (Prop_lut3_I0_O)        0.329    30.531 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1161/O
                         net (fo=1, routed)           0.000    30.531    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1161_n_0
    SLICE_X16Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    31.064 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1005/CO[3]
                         net (fo=1, routed)           0.000    31.064    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1005_n_0
    SLICE_X16Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.181 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_844/CO[3]
                         net (fo=1, routed)           0.000    31.181    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_844_n_0
    SLICE_X16Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.298 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_688/CO[3]
                         net (fo=1, routed)           0.000    31.298    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_688_n_0
    SLICE_X16Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.415 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_537/CO[3]
                         net (fo=1, routed)           0.000    31.415    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_537_n_0
    SLICE_X16Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.532 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_391/CO[3]
                         net (fo=1, routed)           0.000    31.532    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_391_n_0
    SLICE_X16Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.649 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_250/CO[3]
                         net (fo=1, routed)           0.000    31.649    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_250_n_0
    SLICE_X16Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.766 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_114/CO[3]
                         net (fo=1, routed)           0.000    31.766    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_114_n_0
    SLICE_X16Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.883 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_32/CO[3]
                         net (fo=1, routed)           0.000    31.883    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_32_n_0
    SLICE_X16Y39         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    32.040 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_3/CO[1]
                         net (fo=37, routed)          1.007    33.047    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_3_n_2
    SLICE_X18Y31         LUT3 (Prop_lut3_I0_O)        0.332    33.379 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1164/O
                         net (fo=1, routed)           0.000    33.379    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1164_n_0
    SLICE_X18Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.929 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1010/CO[3]
                         net (fo=1, routed)           0.000    33.929    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1010_n_0
    SLICE_X18Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.043 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_849/CO[3]
                         net (fo=1, routed)           0.000    34.043    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_849_n_0
    SLICE_X18Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.157 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_693/CO[3]
                         net (fo=1, routed)           0.000    34.157    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_693_n_0
    SLICE_X18Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.271 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_542/CO[3]
                         net (fo=1, routed)           0.000    34.271    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_542_n_0
    SLICE_X18Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.385 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_396/CO[3]
                         net (fo=1, routed)           0.000    34.385    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_396_n_0
    SLICE_X18Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.499 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_255/CO[3]
                         net (fo=1, routed)           0.000    34.499    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_255_n_0
    SLICE_X18Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.613 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_119/CO[3]
                         net (fo=1, routed)           0.000    34.613    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_119_n_0
    SLICE_X18Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.727 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_35/CO[3]
                         net (fo=1, routed)           0.000    34.727    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_35_n_0
    SLICE_X18Y39         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.884 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_4/CO[1]
                         net (fo=37, routed)          0.906    35.790    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_4_n_2
    SLICE_X19Y32         LUT3 (Prop_lut3_I0_O)        0.329    36.119 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1167/O
                         net (fo=1, routed)           0.000    36.119    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1167_n_0
    SLICE_X19Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    36.669 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1015/CO[3]
                         net (fo=1, routed)           0.000    36.669    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1015_n_0
    SLICE_X19Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.783 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_854/CO[3]
                         net (fo=1, routed)           0.000    36.783    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_854_n_0
    SLICE_X19Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.897 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_698/CO[3]
                         net (fo=1, routed)           0.000    36.897    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_698_n_0
    SLICE_X19Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.011 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_547/CO[3]
                         net (fo=1, routed)           0.000    37.011    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_547_n_0
    SLICE_X19Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.125 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_401/CO[3]
                         net (fo=1, routed)           0.000    37.125    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_401_n_0
    SLICE_X19Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.239 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_260/CO[3]
                         net (fo=1, routed)           0.000    37.239    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_260_n_0
    SLICE_X19Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.353 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_124/CO[3]
                         net (fo=1, routed)           0.000    37.353    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_124_n_0
    SLICE_X19Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.467 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_38/CO[3]
                         net (fo=1, routed)           0.000    37.467    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_38_n_0
    SLICE_X19Y40         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.624 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_5/CO[1]
                         net (fo=37, routed)          0.785    38.409    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_5_n_2
    SLICE_X20Y36         LUT3 (Prop_lut3_I0_O)        0.329    38.738 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1170/O
                         net (fo=1, routed)           0.000    38.738    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1170_n_0
    SLICE_X20Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    39.271 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1020/CO[3]
                         net (fo=1, routed)           0.000    39.271    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1020_n_0
    SLICE_X20Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.388 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_859/CO[3]
                         net (fo=1, routed)           0.000    39.388    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_859_n_0
    SLICE_X20Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.505 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_703/CO[3]
                         net (fo=1, routed)           0.000    39.505    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_703_n_0
    SLICE_X20Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.622 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_552/CO[3]
                         net (fo=1, routed)           0.000    39.622    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_552_n_0
    SLICE_X20Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.739 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_406/CO[3]
                         net (fo=1, routed)           0.000    39.739    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_406_n_0
    SLICE_X20Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.856 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_265/CO[3]
                         net (fo=1, routed)           0.000    39.856    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_265_n_0
    SLICE_X20Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.973 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_129/CO[3]
                         net (fo=1, routed)           0.000    39.973    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_129_n_0
    SLICE_X20Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.090 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_41/CO[3]
                         net (fo=1, routed)           0.000    40.090    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_41_n_0
    SLICE_X20Y44         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    40.247 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_6/CO[1]
                         net (fo=37, routed)          0.987    41.234    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_6_n_2
    SLICE_X12Y43         LUT3 (Prop_lut3_I0_O)        0.332    41.566 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1173/O
                         net (fo=1, routed)           0.000    41.566    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1173_n_0
    SLICE_X12Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    42.099 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1025/CO[3]
                         net (fo=1, routed)           0.000    42.099    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1025_n_0
    SLICE_X12Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.216 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_864/CO[3]
                         net (fo=1, routed)           0.000    42.216    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_864_n_0
    SLICE_X12Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.333 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_708/CO[3]
                         net (fo=1, routed)           0.000    42.333    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_708_n_0
    SLICE_X12Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.450 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_557/CO[3]
                         net (fo=1, routed)           0.000    42.450    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_557_n_0
    SLICE_X12Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.567 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_411/CO[3]
                         net (fo=1, routed)           0.000    42.567    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_411_n_0
    SLICE_X12Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.684 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_270/CO[3]
                         net (fo=1, routed)           0.000    42.684    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_270_n_0
    SLICE_X12Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.801 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_134/CO[3]
                         net (fo=1, routed)           0.001    42.802    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_134_n_0
    SLICE_X12Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.919 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_44/CO[3]
                         net (fo=1, routed)           0.000    42.919    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_44_n_0
    SLICE_X12Y51         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    43.076 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_7/CO[1]
                         net (fo=37, routed)          1.174    44.250    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_7_n_2
    SLICE_X7Y43          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    45.038 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1030/CO[3]
                         net (fo=1, routed)           0.000    45.038    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1030_n_0
    SLICE_X7Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.152 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_869/CO[3]
                         net (fo=1, routed)           0.000    45.152    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_869_n_0
    SLICE_X7Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.266 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_713/CO[3]
                         net (fo=1, routed)           0.000    45.266    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_713_n_0
    SLICE_X7Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.380 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_562/CO[3]
                         net (fo=1, routed)           0.000    45.380    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_562_n_0
    SLICE_X7Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.494 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_416/CO[3]
                         net (fo=1, routed)           0.000    45.494    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_416_n_0
    SLICE_X7Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.608 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_275/CO[3]
                         net (fo=1, routed)           0.000    45.608    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_275_n_0
    SLICE_X7Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.722 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_139/CO[3]
                         net (fo=1, routed)           0.001    45.723    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_139_n_0
    SLICE_X7Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.837 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_47/CO[3]
                         net (fo=1, routed)           0.000    45.837    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_47_n_0
    SLICE_X7Y51          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    45.994 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_8/CO[1]
                         net (fo=37, routed)          0.857    46.851    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_8_n_2
    SLICE_X6Y44          LUT3 (Prop_lut3_I0_O)        0.329    47.180 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1179/O
                         net (fo=1, routed)           0.000    47.180    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1179_n_0
    SLICE_X6Y44          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    47.713 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1035/CO[3]
                         net (fo=1, routed)           0.000    47.713    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1035_n_0
    SLICE_X6Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.830 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_874/CO[3]
                         net (fo=1, routed)           0.000    47.830    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_874_n_0
    SLICE_X6Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.947 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_718/CO[3]
                         net (fo=1, routed)           0.000    47.947    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_718_n_0
    SLICE_X6Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.064 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_567/CO[3]
                         net (fo=1, routed)           0.000    48.064    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_567_n_0
    SLICE_X6Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.181 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_421/CO[3]
                         net (fo=1, routed)           0.000    48.181    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_421_n_0
    SLICE_X6Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.298 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_280/CO[3]
                         net (fo=1, routed)           0.001    48.299    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_280_n_0
    SLICE_X6Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.416 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_144/CO[3]
                         net (fo=1, routed)           0.000    48.416    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_144_n_0
    SLICE_X6Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.533 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_50/CO[3]
                         net (fo=1, routed)           0.000    48.533    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_50_n_0
    SLICE_X6Y52          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    48.690 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_9/CO[1]
                         net (fo=37, routed)          0.851    49.541    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_9_n_2
    SLICE_X5Y45          LUT3 (Prop_lut3_I0_O)        0.332    49.873 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1182/O
                         net (fo=1, routed)           0.000    49.873    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1182_n_0
    SLICE_X5Y45          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    50.423 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1040/CO[3]
                         net (fo=1, routed)           0.000    50.423    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1040_n_0
    SLICE_X5Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.537 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_879/CO[3]
                         net (fo=1, routed)           0.000    50.537    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_879_n_0
    SLICE_X5Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.651 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_723/CO[3]
                         net (fo=1, routed)           0.000    50.651    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_723_n_0
    SLICE_X5Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.765 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_572/CO[3]
                         net (fo=1, routed)           0.000    50.765    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_572_n_0
    SLICE_X5Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.879 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_426/CO[3]
                         net (fo=1, routed)           0.001    50.880    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_426_n_0
    SLICE_X5Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.994 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_285/CO[3]
                         net (fo=1, routed)           0.000    50.994    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_285_n_0
    SLICE_X5Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.108 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_149/CO[3]
                         net (fo=1, routed)           0.000    51.108    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_149_n_0
    SLICE_X5Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.222 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_53/CO[3]
                         net (fo=1, routed)           0.000    51.222    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_53_n_0
    SLICE_X5Y53          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    51.379 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_10/CO[1]
                         net (fo=37, routed)          1.067    52.446    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_10_n_2
    SLICE_X4Y42          LUT3 (Prop_lut3_I0_O)        0.329    52.775 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1185/O
                         net (fo=1, routed)           0.000    52.775    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1185_n_0
    SLICE_X4Y42          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    53.308 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1045/CO[3]
                         net (fo=1, routed)           0.000    53.308    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1045_n_0
    SLICE_X4Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.425 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_884/CO[3]
                         net (fo=1, routed)           0.000    53.425    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_884_n_0
    SLICE_X4Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.542 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_728/CO[3]
                         net (fo=1, routed)           0.000    53.542    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_728_n_0
    SLICE_X4Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.659 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_577/CO[3]
                         net (fo=1, routed)           0.000    53.659    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_577_n_0
    SLICE_X4Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.776 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_431/CO[3]
                         net (fo=1, routed)           0.000    53.776    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_431_n_0
    SLICE_X4Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.893 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_290/CO[3]
                         net (fo=1, routed)           0.000    53.893    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_290_n_0
    SLICE_X4Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.010 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_154/CO[3]
                         net (fo=1, routed)           0.000    54.010    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_154_n_0
    SLICE_X4Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.127 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_56/CO[3]
                         net (fo=1, routed)           0.001    54.127    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_56_n_0
    SLICE_X4Y50          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    54.284 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_11/CO[1]
                         net (fo=37, routed)          1.095    55.379    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_11_n_2
    SLICE_X3Y37          LUT3 (Prop_lut3_I0_O)        0.332    55.711 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1188/O
                         net (fo=1, routed)           0.000    55.711    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1188_n_0
    SLICE_X3Y37          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    56.261 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1050/CO[3]
                         net (fo=1, routed)           0.000    56.261    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1050_n_0
    SLICE_X3Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.375 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_889/CO[3]
                         net (fo=1, routed)           0.000    56.375    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_889_n_0
    SLICE_X3Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.489 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_733/CO[3]
                         net (fo=1, routed)           0.000    56.489    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_733_n_0
    SLICE_X3Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.603 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_582/CO[3]
                         net (fo=1, routed)           0.000    56.603    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_582_n_0
    SLICE_X3Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.717 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_436/CO[3]
                         net (fo=1, routed)           0.000    56.717    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_436_n_0
    SLICE_X3Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.831 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_295/CO[3]
                         net (fo=1, routed)           0.000    56.831    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_295_n_0
    SLICE_X3Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.945 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_159/CO[3]
                         net (fo=1, routed)           0.000    56.945    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_159_n_0
    SLICE_X3Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.059 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_59/CO[3]
                         net (fo=1, routed)           0.000    57.059    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_59_n_0
    SLICE_X3Y45          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    57.216 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_12/CO[1]
                         net (fo=37, routed)          0.997    58.213    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_12_n_2
    SLICE_X0Y36          LUT3 (Prop_lut3_I0_O)        0.329    58.542 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1191/O
                         net (fo=1, routed)           0.000    58.542    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1191_n_0
    SLICE_X0Y36          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    59.075 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1055/CO[3]
                         net (fo=1, routed)           0.000    59.075    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1055_n_0
    SLICE_X0Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.192 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_894/CO[3]
                         net (fo=1, routed)           0.000    59.192    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_894_n_0
    SLICE_X0Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.309 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_738/CO[3]
                         net (fo=1, routed)           0.000    59.309    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_738_n_0
    SLICE_X0Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.426 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_587/CO[3]
                         net (fo=1, routed)           0.000    59.426    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_587_n_0
    SLICE_X0Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.543 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_441/CO[3]
                         net (fo=1, routed)           0.000    59.543    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_441_n_0
    SLICE_X0Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.660 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_300/CO[3]
                         net (fo=1, routed)           0.000    59.660    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_300_n_0
    SLICE_X0Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.777 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_164/CO[3]
                         net (fo=1, routed)           0.000    59.777    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_164_n_0
    SLICE_X0Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.894 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_62/CO[3]
                         net (fo=1, routed)           0.000    59.894    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_62_n_0
    SLICE_X0Y44          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    60.051 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_13/CO[1]
                         net (fo=37, routed)          1.102    61.152    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_13_n_2
    SLICE_X2Y34          LUT3 (Prop_lut3_I0_O)        0.332    61.484 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1194/O
                         net (fo=1, routed)           0.000    61.484    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1194_n_0
    SLICE_X2Y34          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    62.034 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1060/CO[3]
                         net (fo=1, routed)           0.000    62.034    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1060_n_0
    SLICE_X2Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.148 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_899/CO[3]
                         net (fo=1, routed)           0.000    62.148    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_899_n_0
    SLICE_X2Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.262 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_743/CO[3]
                         net (fo=1, routed)           0.000    62.262    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_743_n_0
    SLICE_X2Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.376 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_592/CO[3]
                         net (fo=1, routed)           0.000    62.376    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_592_n_0
    SLICE_X2Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.490 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_446/CO[3]
                         net (fo=1, routed)           0.000    62.490    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_446_n_0
    SLICE_X2Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.604 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_305/CO[3]
                         net (fo=1, routed)           0.000    62.604    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_305_n_0
    SLICE_X2Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.718 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_169/CO[3]
                         net (fo=1, routed)           0.000    62.718    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_169_n_0
    SLICE_X2Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.832 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_65/CO[3]
                         net (fo=1, routed)           0.000    62.832    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_65_n_0
    SLICE_X2Y42          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    62.989 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_14/CO[1]
                         net (fo=37, routed)          1.074    64.063    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_14_n_2
    SLICE_X4Y33          LUT3 (Prop_lut3_I0_O)        0.329    64.392 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1197/O
                         net (fo=1, routed)           0.000    64.392    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1197_n_0
    SLICE_X4Y33          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    64.925 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1065/CO[3]
                         net (fo=1, routed)           0.000    64.925    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1065_n_0
    SLICE_X4Y34          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.042 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_904/CO[3]
                         net (fo=1, routed)           0.000    65.042    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_904_n_0
    SLICE_X4Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.159 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_748/CO[3]
                         net (fo=1, routed)           0.000    65.159    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_748_n_0
    SLICE_X4Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.276 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_597/CO[3]
                         net (fo=1, routed)           0.000    65.276    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_597_n_0
    SLICE_X4Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.393 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_451/CO[3]
                         net (fo=1, routed)           0.000    65.393    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_451_n_0
    SLICE_X4Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.510 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_310/CO[3]
                         net (fo=1, routed)           0.000    65.510    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_310_n_0
    SLICE_X4Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.627 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_174/CO[3]
                         net (fo=1, routed)           0.000    65.627    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_174_n_0
    SLICE_X4Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.744 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_68/CO[3]
                         net (fo=1, routed)           0.000    65.744    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_68_n_0
    SLICE_X4Y41          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    65.901 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_15/CO[1]
                         net (fo=37, routed)          1.105    67.007    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_15_n_2
    SLICE_X7Y34          LUT3 (Prop_lut3_I0_O)        0.332    67.339 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1200/O
                         net (fo=1, routed)           0.000    67.339    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1200_n_0
    SLICE_X7Y34          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    67.889 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1070/CO[3]
                         net (fo=1, routed)           0.000    67.889    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1070_n_0
    SLICE_X7Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.003 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_909/CO[3]
                         net (fo=1, routed)           0.000    68.003    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_909_n_0
    SLICE_X7Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.117 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_753/CO[3]
                         net (fo=1, routed)           0.000    68.117    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_753_n_0
    SLICE_X7Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.231 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_602/CO[3]
                         net (fo=1, routed)           0.000    68.231    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_602_n_0
    SLICE_X7Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.345 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_456/CO[3]
                         net (fo=1, routed)           0.000    68.345    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_456_n_0
    SLICE_X7Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.459 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_315/CO[3]
                         net (fo=1, routed)           0.000    68.459    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_315_n_0
    SLICE_X7Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.573 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_179/CO[3]
                         net (fo=1, routed)           0.000    68.573    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_179_n_0
    SLICE_X7Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.687 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_71/CO[3]
                         net (fo=1, routed)           0.000    68.687    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_71_n_0
    SLICE_X7Y42          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    68.844 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_16/CO[1]
                         net (fo=37, routed)          0.939    69.783    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_16_n_2
    SLICE_X8Y35          LUT3 (Prop_lut3_I0_O)        0.329    70.112 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1203/O
                         net (fo=1, routed)           0.000    70.112    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1203_n_0
    SLICE_X8Y35          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    70.645 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1075/CO[3]
                         net (fo=1, routed)           0.000    70.645    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1075_n_0
    SLICE_X8Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.762 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_914/CO[3]
                         net (fo=1, routed)           0.000    70.762    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_914_n_0
    SLICE_X8Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.879 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_758/CO[3]
                         net (fo=1, routed)           0.000    70.879    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_758_n_0
    SLICE_X8Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.996 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_607/CO[3]
                         net (fo=1, routed)           0.000    70.996    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_607_n_0
    SLICE_X8Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.113 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_461/CO[3]
                         net (fo=1, routed)           0.000    71.113    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_461_n_0
    SLICE_X8Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.230 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_320/CO[3]
                         net (fo=1, routed)           0.000    71.230    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_320_n_0
    SLICE_X8Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.347 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_184/CO[3]
                         net (fo=1, routed)           0.000    71.347    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_184_n_0
    SLICE_X8Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.464 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_74/CO[3]
                         net (fo=1, routed)           0.000    71.464    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_74_n_0
    SLICE_X8Y43          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    71.621 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_17/CO[1]
                         net (fo=37, routed)          0.889    72.509    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_17_n_2
    SLICE_X9Y38          LUT3 (Prop_lut3_I0_O)        0.332    72.841 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1206/O
                         net (fo=1, routed)           0.000    72.841    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1206_n_0
    SLICE_X9Y38          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    73.391 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1080/CO[3]
                         net (fo=1, routed)           0.000    73.391    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1080_n_0
    SLICE_X9Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.505 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_919/CO[3]
                         net (fo=1, routed)           0.000    73.505    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_919_n_0
    SLICE_X9Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.619 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_763/CO[3]
                         net (fo=1, routed)           0.000    73.619    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_763_n_0
    SLICE_X9Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.733 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_612/CO[3]
                         net (fo=1, routed)           0.000    73.733    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_612_n_0
    SLICE_X9Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.847 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_466/CO[3]
                         net (fo=1, routed)           0.000    73.847    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_466_n_0
    SLICE_X9Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.961 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_325/CO[3]
                         net (fo=1, routed)           0.000    73.961    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_325_n_0
    SLICE_X9Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.075 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_189/CO[3]
                         net (fo=1, routed)           0.000    74.075    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_189_n_0
    SLICE_X9Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.189 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_77/CO[3]
                         net (fo=1, routed)           0.000    74.189    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_77_n_0
    SLICE_X9Y46          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    74.346 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_18/CO[1]
                         net (fo=37, routed)          1.241    75.587    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_18_n_2
    SLICE_X9Y29          LUT3 (Prop_lut3_I0_O)        0.329    75.916 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1088/O
                         net (fo=1, routed)           0.000    75.916    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1088_n_0
    SLICE_X9Y29          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    76.466 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_924/CO[3]
                         net (fo=1, routed)           0.000    76.466    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_924_n_0
    SLICE_X9Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.580 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_768/CO[3]
                         net (fo=1, routed)           0.000    76.580    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_768_n_0
    SLICE_X9Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.694 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_617/CO[3]
                         net (fo=1, routed)           0.000    76.694    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_617_n_0
    SLICE_X9Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.808 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_471/CO[3]
                         net (fo=1, routed)           0.000    76.808    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_471_n_0
    SLICE_X9Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.922 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_330/CO[3]
                         net (fo=1, routed)           0.000    76.922    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_330_n_0
    SLICE_X9Y34          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.036 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_194/CO[3]
                         net (fo=1, routed)           0.000    77.036    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_194_n_0
    SLICE_X9Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.150 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_80/CO[3]
                         net (fo=1, routed)           0.000    77.150    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_80_n_0
    SLICE_X9Y36          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    77.307 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_19/CO[1]
                         net (fo=37, routed)          0.714    78.021    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_19_n_2
    SLICE_X10Y34         LUT3 (Prop_lut3_I0_O)        0.329    78.350 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1212/O
                         net (fo=1, routed)           0.000    78.350    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1212_n_0
    SLICE_X10Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    78.883 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1090/CO[3]
                         net (fo=1, routed)           0.000    78.883    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1090_n_0
    SLICE_X10Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.000 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_929/CO[3]
                         net (fo=1, routed)           0.000    79.000    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_929_n_0
    SLICE_X10Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.117 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_773/CO[3]
                         net (fo=1, routed)           0.000    79.117    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_773_n_0
    SLICE_X10Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.234 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_622/CO[3]
                         net (fo=1, routed)           0.000    79.234    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_622_n_0
    SLICE_X10Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.351 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_476/CO[3]
                         net (fo=1, routed)           0.000    79.351    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_476_n_0
    SLICE_X10Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.468 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_335/CO[3]
                         net (fo=1, routed)           0.000    79.468    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_335_n_0
    SLICE_X10Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.585 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_199/CO[3]
                         net (fo=1, routed)           0.000    79.585    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_199_n_0
    SLICE_X10Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.702 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_83/CO[3]
                         net (fo=1, routed)           0.000    79.702    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_83_n_0
    SLICE_X10Y42         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    79.859 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_20/CO[1]
                         net (fo=37, routed)          0.938    80.797    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_20_n_2
    SLICE_X12Y34         LUT3 (Prop_lut3_I0_O)        0.332    81.129 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1215/O
                         net (fo=1, routed)           0.000    81.129    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1215_n_0
    SLICE_X12Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    81.662 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1095/CO[3]
                         net (fo=1, routed)           0.000    81.662    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1095_n_0
    SLICE_X12Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.779 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_934/CO[3]
                         net (fo=1, routed)           0.000    81.779    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_934_n_0
    SLICE_X12Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.896 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_778/CO[3]
                         net (fo=1, routed)           0.000    81.896    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_778_n_0
    SLICE_X12Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.013 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_627/CO[3]
                         net (fo=1, routed)           0.000    82.013    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_627_n_0
    SLICE_X12Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.130 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_481/CO[3]
                         net (fo=1, routed)           0.000    82.130    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_481_n_0
    SLICE_X12Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.247 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_340/CO[3]
                         net (fo=1, routed)           0.000    82.247    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_340_n_0
    SLICE_X12Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.364 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_204/CO[3]
                         net (fo=1, routed)           0.000    82.364    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_204_n_0
    SLICE_X12Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.481 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_86/CO[3]
                         net (fo=1, routed)           0.000    82.481    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_86_n_0
    SLICE_X12Y42         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    82.638 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_21/CO[1]
                         net (fo=37, routed)          0.934    83.572    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_21_n_2
    SLICE_X11Y36         LUT3 (Prop_lut3_I0_O)        0.332    83.904 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1218/O
                         net (fo=1, routed)           0.000    83.904    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1218_n_0
    SLICE_X11Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    84.454 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1100/CO[3]
                         net (fo=1, routed)           0.000    84.454    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1100_n_0
    SLICE_X11Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.568 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_939/CO[3]
                         net (fo=1, routed)           0.000    84.568    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_939_n_0
    SLICE_X11Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.682 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_783/CO[3]
                         net (fo=1, routed)           0.000    84.682    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_783_n_0
    SLICE_X11Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.796 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_632/CO[3]
                         net (fo=1, routed)           0.000    84.796    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_632_n_0
    SLICE_X11Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.910 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_486/CO[3]
                         net (fo=1, routed)           0.000    84.910    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_486_n_0
    SLICE_X11Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.024 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_345/CO[3]
                         net (fo=1, routed)           0.000    85.024    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_345_n_0
    SLICE_X11Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.138 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_209/CO[3]
                         net (fo=1, routed)           0.000    85.138    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_209_n_0
    SLICE_X11Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.252 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_89/CO[3]
                         net (fo=1, routed)           0.000    85.252    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_89_n_0
    SLICE_X11Y44         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    85.409 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_22/CO[1]
                         net (fo=37, routed)          1.107    86.516    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_22_n_2
    SLICE_X5Y36          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    87.301 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1105/CO[3]
                         net (fo=1, routed)           0.000    87.301    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1105_n_0
    SLICE_X5Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.415 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_944/CO[3]
                         net (fo=1, routed)           0.000    87.415    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_944_n_0
    SLICE_X5Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.529 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_788/CO[3]
                         net (fo=1, routed)           0.000    87.529    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_788_n_0
    SLICE_X5Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.643 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_637/CO[3]
                         net (fo=1, routed)           0.000    87.643    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_637_n_0
    SLICE_X5Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.757 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_491/CO[3]
                         net (fo=1, routed)           0.000    87.757    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_491_n_0
    SLICE_X5Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.871 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_350/CO[3]
                         net (fo=1, routed)           0.000    87.871    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_350_n_0
    SLICE_X5Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.985 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_214/CO[3]
                         net (fo=1, routed)           0.000    87.985    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_214_n_0
    SLICE_X5Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.099 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_92/CO[3]
                         net (fo=1, routed)           0.000    88.099    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_92_n_0
    SLICE_X5Y44          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    88.256 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_23/CO[1]
                         net (fo=37, routed)          0.724    88.980    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_23_n_2
    SLICE_X1Y43          LUT3 (Prop_lut3_I0_O)        0.329    89.309 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1224/O
                         net (fo=1, routed)           0.000    89.309    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1224_n_0
    SLICE_X1Y43          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    89.859 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1110/CO[3]
                         net (fo=1, routed)           0.000    89.859    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1110_n_0
    SLICE_X1Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.973 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_949/CO[3]
                         net (fo=1, routed)           0.000    89.973    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_949_n_0
    SLICE_X1Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.087 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_793/CO[3]
                         net (fo=1, routed)           0.000    90.087    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_793_n_0
    SLICE_X1Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.201 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_642/CO[3]
                         net (fo=1, routed)           0.000    90.201    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_642_n_0
    SLICE_X1Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.315 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_496/CO[3]
                         net (fo=1, routed)           0.000    90.315    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_496_n_0
    SLICE_X1Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.429 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_355/CO[3]
                         net (fo=1, routed)           0.000    90.429    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_355_n_0
    SLICE_X1Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.543 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_219/CO[3]
                         net (fo=1, routed)           0.001    90.543    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_219_n_0
    SLICE_X1Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.657 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_95/CO[3]
                         net (fo=1, routed)           0.000    90.657    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_95_n_0
    SLICE_X1Y51          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    90.814 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_24/CO[1]
                         net (fo=37, routed)          0.878    91.693    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_24_n_2
    SLICE_X2Y45          LUT3 (Prop_lut3_I0_O)        0.329    92.022 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1228/O
                         net (fo=1, routed)           0.000    92.022    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1228_n_0
    SLICE_X2Y45          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    92.554 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1115/CO[3]
                         net (fo=1, routed)           0.000    92.554    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1115_n_0
    SLICE_X2Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.668 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_954/CO[3]
                         net (fo=1, routed)           0.000    92.668    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_954_n_0
    SLICE_X2Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.782 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_798/CO[3]
                         net (fo=1, routed)           0.000    92.782    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_798_n_0
    SLICE_X2Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.896 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_647/CO[3]
                         net (fo=1, routed)           0.000    92.896    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_647_n_0
    SLICE_X2Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.010 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_501/CO[3]
                         net (fo=1, routed)           0.001    93.010    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_501_n_0
    SLICE_X2Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.124 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_360/CO[3]
                         net (fo=1, routed)           0.000    93.124    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_360_n_0
    SLICE_X2Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.238 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_224/CO[3]
                         net (fo=1, routed)           0.000    93.238    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_224_n_0
    SLICE_X2Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.352 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_98/CO[3]
                         net (fo=1, routed)           0.000    93.352    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_98_n_0
    SLICE_X2Y53          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    93.623 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_25/CO[0]
                         net (fo=2, routed)           1.052    94.675    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_25_n_3
    SLICE_X8Y45          LUT6 (Prop_lut6_I1_O)        0.373    95.048 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/dtCnt1_carry_i_4/O
                         net (fo=1, routed)           0.000    95.048    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/dtCnt1_carry_i_4_n_0
    SLICE_X8Y45          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    95.561 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/dtCnt1_carry/CO[3]
                         net (fo=1, routed)           0.000    95.561    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/dtCnt1_carry_n_0
    SLICE_X8Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    95.678 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/dtCnt1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    95.678    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/dtCnt1_carry__0_n_0
    SLICE_X8Y47          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    95.907 f  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/dtCnt1_carry__1/CO[2]
                         net (fo=33, routed)          0.825    96.732    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/load
    SLICE_X10Y44         LUT2 (Prop_lut2_I1_O)        0.310    97.042 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/i__carry_i_5/O
                         net (fo=1, routed)           0.000    97.042    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/i__carry_i_5_n_0
    SLICE_X10Y44         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    97.555 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/i_/i_/i__carry/CO[3]
                         net (fo=1, routed)           0.000    97.555    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/i_/i_/i__carry_n_0
    SLICE_X10Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    97.672 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/i_/i_/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    97.672    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/i_/i_/i__carry__0_n_0
    SLICE_X10Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    97.789 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/i_/i_/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    97.789    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/i_/i_/i__carry__1_n_0
    SLICE_X10Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    97.906 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/i_/i_/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000    97.906    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/i_/i_/i__carry__2_n_0
    SLICE_X10Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.023 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/i_/i_/i__carry__3/CO[3]
                         net (fo=1, routed)           0.000    98.023    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/i_/i_/i__carry__3_n_0
    SLICE_X10Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.140 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/i_/i_/i__carry__4/CO[3]
                         net (fo=1, routed)           0.001    98.141    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/i_/i_/i__carry__4_n_0
    SLICE_X10Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    98.380 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/i_/i_/i__carry__5/O[2]
                         net (fo=1, routed)           0.000    98.380    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/i_/i_/i__carry__5_n_5
    SLICE_X10Y50         FDCE                                         r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/dtCnt_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.759    21.759    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.850 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=738, routed)         1.495    23.344    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/s00_axi_aclk
    SLICE_X10Y50         FDCE                                         r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/dtCnt_reg[26]/C
                         clock pessimism              0.282    23.626    
                         clock uncertainty           -0.302    23.324    
    SLICE_X10Y50         FDCE (Setup_fdce_C_D)        0.109    23.433    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/dtCnt_reg[26]
  -------------------------------------------------------------------
                         required time                         23.433    
                         arrival time                         -98.380    
  -------------------------------------------------------------------
                         slack                                -74.946    

Slack (VIOLATED) :        -74.926ns  (required time - arrival time)
  Source:                 design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/slv_reg2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/dtCnt_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        94.562ns  (logic 61.579ns (65.120%)  route 32.983ns (34.880%))
  Logic Levels:           327  (CARRY4=297 LUT2=2 LUT3=27 LUT6=1)
  Clock Path Skew:        -0.171ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.344ns = ( 23.344 - 20.000 ) 
    Source Clock Delay      (SCD):    3.798ns
    Clock Pessimism Removal (CPR):    0.282ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           2.031     2.031    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.132 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=738, routed)         1.666     3.798    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X12Y26         FDRE                                         r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/slv_reg2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y26         FDRE (Prop_fdre_C_Q)         0.518     4.316 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/slv_reg2_reg[0]/Q
                         net (fo=33, routed)          0.486     4.802    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/slv_reg2_reg[31][0]
    SLICE_X13Y26         LUT2 (Prop_lut2_I0_O)        0.124     4.926 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1158/O
                         net (fo=1, routed)           0.000     4.926    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1158_n_0
    SLICE_X13Y26         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.458 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1000/CO[3]
                         net (fo=1, routed)           0.000     5.458    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1000_n_0
    SLICE_X13Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.572 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_995/CO[3]
                         net (fo=1, routed)           0.000     5.572    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_995_n_0
    SLICE_X13Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.686 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/dtCnt1_carry__1_i_131/CO[3]
                         net (fo=1, routed)           0.000     5.686    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/dtCnt1_carry__1_i_131_n_0
    SLICE_X13Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.800 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/dtCnt1_carry__1_i_114/CO[3]
                         net (fo=1, routed)           0.000     5.800    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/dtCnt1_carry__1_i_114_n_0
    SLICE_X13Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.914 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/dtCnt1_carry__1_i_91/CO[3]
                         net (fo=1, routed)           0.000     5.914    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/dtCnt1_carry__1_i_91_n_0
    SLICE_X13Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.028 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/dtCnt1_carry__1_i_63/CO[3]
                         net (fo=1, routed)           0.000     6.028    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/dtCnt1_carry__1_i_63_n_0
    SLICE_X13Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.142 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/dtCnt1_carry__1_i_30/CO[3]
                         net (fo=1, routed)           0.000     6.142    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/dtCnt1_carry__1_i_30_n_0
    SLICE_X13Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.256 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/dtCnt1_carry__1_i_12/CO[3]
                         net (fo=1, routed)           0.000     6.256    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/dtCnt1_carry__1_i_12_n_0
    SLICE_X13Y34         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     6.527 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/dtCnt1_carry__1_i_5/CO[0]
                         net (fo=36, routed)          1.110     7.637    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/dtCnt1_carry__1_i_5_n_3
    SLICE_X12Y25         LUT3 (Prop_lut3_I0_O)        0.373     8.010 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1141/O
                         net (fo=1, routed)           0.000     8.010    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1141_n_0
    SLICE_X12Y25         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     8.386 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_990/CO[3]
                         net (fo=1, routed)           0.000     8.386    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_990_n_0
    SLICE_X12Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.503 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_839/CO[3]
                         net (fo=1, routed)           0.000     8.503    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_839_n_0
    SLICE_X12Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.620 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_834/CO[3]
                         net (fo=1, routed)           0.000     8.620    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_834_n_0
    SLICE_X12Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.737 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/dtCnt1_carry__1_i_113/CO[3]
                         net (fo=1, routed)           0.000     8.737    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/dtCnt1_carry__1_i_113_n_0
    SLICE_X12Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.854 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/dtCnt1_carry__1_i_90/CO[3]
                         net (fo=1, routed)           0.000     8.854    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/dtCnt1_carry__1_i_90_n_0
    SLICE_X12Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.971 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/dtCnt1_carry__1_i_62/CO[3]
                         net (fo=1, routed)           0.000     8.971    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/dtCnt1_carry__1_i_62_n_0
    SLICE_X12Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.088 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/dtCnt1_carry__1_i_29/CO[3]
                         net (fo=1, routed)           0.000     9.088    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/dtCnt1_carry__1_i_29_n_0
    SLICE_X12Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.205 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/dtCnt1_carry__1_i_11/CO[3]
                         net (fo=1, routed)           0.000     9.205    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/dtCnt1_carry__1_i_11_n_0
    SLICE_X12Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.362 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/dtCnt1_carry__1_i_4/CO[1]
                         net (fo=36, routed)          0.988    10.350    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/dtCnt1_carry__1_i_4_n_2
    SLICE_X11Y26         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    11.138 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_985/CO[3]
                         net (fo=1, routed)           0.000    11.138    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_985_n_0
    SLICE_X11Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.252 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_829/CO[3]
                         net (fo=1, routed)           0.000    11.252    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_829_n_0
    SLICE_X11Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.366 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_683/CO[3]
                         net (fo=1, routed)           0.000    11.366    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_683_n_0
    SLICE_X11Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.480 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_678/CO[3]
                         net (fo=1, routed)           0.000    11.480    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_678_n_0
    SLICE_X11Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.594 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/dtCnt1_carry__1_i_104/CO[3]
                         net (fo=1, routed)           0.000    11.594    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/dtCnt1_carry__1_i_104_n_0
    SLICE_X11Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.708 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/dtCnt1_carry__1_i_81/CO[3]
                         net (fo=1, routed)           0.000    11.708    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/dtCnt1_carry__1_i_81_n_0
    SLICE_X11Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.822 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/dtCnt1_carry__1_i_49/CO[3]
                         net (fo=1, routed)           0.000    11.822    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/dtCnt1_carry__1_i_49_n_0
    SLICE_X11Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.936 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/dtCnt1_carry__1_i_19/CO[3]
                         net (fo=1, routed)           0.000    11.936    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/dtCnt1_carry__1_i_19_n_0
    SLICE_X11Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    12.093 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/dtCnt1_carry__1_i_7/CO[1]
                         net (fo=36, routed)          0.921    13.014    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/dtCnt1_carry__1_i_7_n_2
    SLICE_X10Y25         LUT3 (Prop_lut3_I0_O)        0.329    13.343 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1137/O
                         net (fo=1, routed)           0.000    13.343    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1137_n_0
    SLICE_X10Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.876 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_980/CO[3]
                         net (fo=1, routed)           0.000    13.876    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_980_n_0
    SLICE_X10Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.993 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_824/CO[3]
                         net (fo=1, routed)           0.000    13.993    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_824_n_0
    SLICE_X10Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.110 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_673/CO[3]
                         net (fo=1, routed)           0.000    14.110    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_673_n_0
    SLICE_X10Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.227 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_532/CO[3]
                         net (fo=1, routed)           0.000    14.227    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_532_n_0
    SLICE_X10Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.344 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_527/CO[3]
                         net (fo=1, routed)           0.000    14.344    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_527_n_0
    SLICE_X10Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.461 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/dtCnt1_carry__1_i_76/CO[3]
                         net (fo=1, routed)           0.000    14.461    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/dtCnt1_carry__1_i_76_n_0
    SLICE_X10Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.578 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/dtCnt1_carry__1_i_44/CO[3]
                         net (fo=1, routed)           0.000    14.578    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/dtCnt1_carry__1_i_44_n_0
    SLICE_X10Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.695 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/dtCnt1_carry__1_i_16/CO[3]
                         net (fo=1, routed)           0.000    14.695    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/dtCnt1_carry__1_i_16_n_0
    SLICE_X10Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    14.852 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/dtCnt1_carry__1_i_8/CO[1]
                         net (fo=36, routed)          1.127    15.979    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/dtCnt1_carry__1_i_8_n_2
    SLICE_X8Y24          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803    16.782 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_975/CO[3]
                         net (fo=1, routed)           0.009    16.791    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_975_n_0
    SLICE_X8Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.908 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_819/CO[3]
                         net (fo=1, routed)           0.000    16.908    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_819_n_0
    SLICE_X8Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.025 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_668/CO[3]
                         net (fo=1, routed)           0.000    17.025    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_668_n_0
    SLICE_X8Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.142 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_522/CO[3]
                         net (fo=1, routed)           0.000    17.142    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_522_n_0
    SLICE_X8Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.259 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_386/CO[3]
                         net (fo=1, routed)           0.000    17.259    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_386_n_0
    SLICE_X8Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.376 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_381/CO[3]
                         net (fo=1, routed)           0.000    17.376    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_381_n_0
    SLICE_X8Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.493 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/dtCnt1_carry__1_i_43/CO[3]
                         net (fo=1, routed)           0.000    17.493    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/dtCnt1_carry__1_i_43_n_0
    SLICE_X8Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.610 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/dtCnt1_carry__1_i_15/CO[3]
                         net (fo=1, routed)           0.000    17.610    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/dtCnt1_carry__1_i_15_n_0
    SLICE_X8Y32          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.767 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/dtCnt1_carry__1_i_6/CO[1]
                         net (fo=36, routed)          0.876    18.643    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/dtCnt1_carry__1_i_6_n_2
    SLICE_X7Y25          LUT3 (Prop_lut3_I0_O)        0.332    18.975 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1131/O
                         net (fo=1, routed)           0.000    18.975    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1131_n_0
    SLICE_X7Y25          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.525 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_970/CO[3]
                         net (fo=1, routed)           0.000    19.525    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_970_n_0
    SLICE_X7Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.639 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_814/CO[3]
                         net (fo=1, routed)           0.000    19.639    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_814_n_0
    SLICE_X7Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.753 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_663/CO[3]
                         net (fo=1, routed)           0.000    19.753    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_663_n_0
    SLICE_X7Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.867 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_517/CO[3]
                         net (fo=1, routed)           0.000    19.867    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_517_n_0
    SLICE_X7Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.981 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_376/CO[3]
                         net (fo=1, routed)           0.000    19.981    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_376_n_0
    SLICE_X7Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.095 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_245/CO[3]
                         net (fo=1, routed)           0.000    20.095    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_245_n_0
    SLICE_X7Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.209 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_240/CO[3]
                         net (fo=1, routed)           0.000    20.209    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_240_n_0
    SLICE_X7Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.323 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/dtCnt1_carry__1_i_24/CO[3]
                         net (fo=1, routed)           0.000    20.323    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/dtCnt1_carry__1_i_24_n_0
    SLICE_X7Y33          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.480 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/dtCnt1_carry__1_i_9/CO[1]
                         net (fo=36, routed)          0.872    21.352    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/dtCnt1_carry__1_i_9_n_2
    SLICE_X6Y30          LUT3 (Prop_lut3_I0_O)        0.329    21.681 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1128/O
                         net (fo=1, routed)           0.000    21.681    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1128_n_0
    SLICE_X6Y30          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    22.214 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_965/CO[3]
                         net (fo=1, routed)           0.000    22.214    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_965_n_0
    SLICE_X6Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.331 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_809/CO[3]
                         net (fo=1, routed)           0.000    22.331    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_809_n_0
    SLICE_X6Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.448 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_658/CO[3]
                         net (fo=1, routed)           0.000    22.448    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_658_n_0
    SLICE_X6Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.565 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_512/CO[3]
                         net (fo=1, routed)           0.000    22.565    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_512_n_0
    SLICE_X6Y34          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.682 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_371/CO[3]
                         net (fo=1, routed)           0.000    22.682    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_371_n_0
    SLICE_X6Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.799 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_235/CO[3]
                         net (fo=1, routed)           0.000    22.799    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_235_n_0
    SLICE_X6Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.916 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_109/CO[3]
                         net (fo=1, routed)           0.000    22.916    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_109_n_0
    SLICE_X6Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.033 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_106/CO[3]
                         net (fo=1, routed)           0.000    23.033    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_106_n_0
    SLICE_X6Y38          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.190 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/dtCnt1_carry__1_i_10/CO[1]
                         net (fo=36, routed)          1.238    24.428    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/dtCnt1_carry__1_i_10_n_2
    SLICE_X14Y32         LUT3 (Prop_lut3_I0_O)        0.332    24.760 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1125/O
                         net (fo=1, routed)           0.000    24.760    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1125_n_0
    SLICE_X14Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.310 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_960/CO[3]
                         net (fo=1, routed)           0.000    25.310    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_960_n_0
    SLICE_X14Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.424 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_804/CO[3]
                         net (fo=1, routed)           0.000    25.424    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_804_n_0
    SLICE_X14Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.538 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_653/CO[3]
                         net (fo=1, routed)           0.000    25.538    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_653_n_0
    SLICE_X14Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.652 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_507/CO[3]
                         net (fo=1, routed)           0.000    25.652    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_507_n_0
    SLICE_X14Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.766 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_366/CO[3]
                         net (fo=1, routed)           0.000    25.766    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_366_n_0
    SLICE_X14Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.880 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_230/CO[3]
                         net (fo=1, routed)           0.000    25.880    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_230_n_0
    SLICE_X14Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.994 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_101/CO[3]
                         net (fo=1, routed)           0.000    25.994    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_101_n_0
    SLICE_X14Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.108 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_29/CO[3]
                         net (fo=1, routed)           0.000    26.108    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_29_n_0
    SLICE_X14Y40         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.265 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_28/CO[1]
                         net (fo=36, routed)          1.022    27.287    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_28_n_2
    SLICE_X15Y31         LUT3 (Prop_lut3_I0_O)        0.329    27.616 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1122/O
                         net (fo=1, routed)           0.000    27.616    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1122_n_0
    SLICE_X15Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.166 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_959/CO[3]
                         net (fo=1, routed)           0.000    28.166    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_959_n_0
    SLICE_X15Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.280 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_803/CO[3]
                         net (fo=1, routed)           0.000    28.280    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_803_n_0
    SLICE_X15Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.394 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_652/CO[3]
                         net (fo=1, routed)           0.000    28.394    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_652_n_0
    SLICE_X15Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.508 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_506/CO[3]
                         net (fo=1, routed)           0.000    28.508    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_506_n_0
    SLICE_X15Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.622 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_365/CO[3]
                         net (fo=1, routed)           0.000    28.622    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_365_n_0
    SLICE_X15Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.736 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_229/CO[3]
                         net (fo=1, routed)           0.000    28.736    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_229_n_0
    SLICE_X15Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.850 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_100/CO[3]
                         net (fo=1, routed)           0.000    28.850    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_100_n_0
    SLICE_X15Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.964 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_27/CO[3]
                         net (fo=1, routed)           0.000    28.964    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_27_n_0
    SLICE_X15Y39         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    29.121 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_2/CO[1]
                         net (fo=37, routed)          1.081    30.202    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_2_n_2
    SLICE_X16Y31         LUT3 (Prop_lut3_I0_O)        0.329    30.531 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1161/O
                         net (fo=1, routed)           0.000    30.531    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1161_n_0
    SLICE_X16Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    31.064 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1005/CO[3]
                         net (fo=1, routed)           0.000    31.064    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1005_n_0
    SLICE_X16Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.181 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_844/CO[3]
                         net (fo=1, routed)           0.000    31.181    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_844_n_0
    SLICE_X16Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.298 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_688/CO[3]
                         net (fo=1, routed)           0.000    31.298    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_688_n_0
    SLICE_X16Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.415 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_537/CO[3]
                         net (fo=1, routed)           0.000    31.415    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_537_n_0
    SLICE_X16Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.532 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_391/CO[3]
                         net (fo=1, routed)           0.000    31.532    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_391_n_0
    SLICE_X16Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.649 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_250/CO[3]
                         net (fo=1, routed)           0.000    31.649    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_250_n_0
    SLICE_X16Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.766 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_114/CO[3]
                         net (fo=1, routed)           0.000    31.766    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_114_n_0
    SLICE_X16Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.883 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_32/CO[3]
                         net (fo=1, routed)           0.000    31.883    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_32_n_0
    SLICE_X16Y39         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    32.040 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_3/CO[1]
                         net (fo=37, routed)          1.007    33.047    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_3_n_2
    SLICE_X18Y31         LUT3 (Prop_lut3_I0_O)        0.332    33.379 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1164/O
                         net (fo=1, routed)           0.000    33.379    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1164_n_0
    SLICE_X18Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.929 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1010/CO[3]
                         net (fo=1, routed)           0.000    33.929    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1010_n_0
    SLICE_X18Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.043 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_849/CO[3]
                         net (fo=1, routed)           0.000    34.043    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_849_n_0
    SLICE_X18Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.157 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_693/CO[3]
                         net (fo=1, routed)           0.000    34.157    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_693_n_0
    SLICE_X18Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.271 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_542/CO[3]
                         net (fo=1, routed)           0.000    34.271    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_542_n_0
    SLICE_X18Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.385 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_396/CO[3]
                         net (fo=1, routed)           0.000    34.385    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_396_n_0
    SLICE_X18Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.499 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_255/CO[3]
                         net (fo=1, routed)           0.000    34.499    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_255_n_0
    SLICE_X18Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.613 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_119/CO[3]
                         net (fo=1, routed)           0.000    34.613    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_119_n_0
    SLICE_X18Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.727 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_35/CO[3]
                         net (fo=1, routed)           0.000    34.727    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_35_n_0
    SLICE_X18Y39         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.884 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_4/CO[1]
                         net (fo=37, routed)          0.906    35.790    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_4_n_2
    SLICE_X19Y32         LUT3 (Prop_lut3_I0_O)        0.329    36.119 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1167/O
                         net (fo=1, routed)           0.000    36.119    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1167_n_0
    SLICE_X19Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    36.669 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1015/CO[3]
                         net (fo=1, routed)           0.000    36.669    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1015_n_0
    SLICE_X19Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.783 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_854/CO[3]
                         net (fo=1, routed)           0.000    36.783    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_854_n_0
    SLICE_X19Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.897 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_698/CO[3]
                         net (fo=1, routed)           0.000    36.897    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_698_n_0
    SLICE_X19Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.011 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_547/CO[3]
                         net (fo=1, routed)           0.000    37.011    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_547_n_0
    SLICE_X19Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.125 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_401/CO[3]
                         net (fo=1, routed)           0.000    37.125    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_401_n_0
    SLICE_X19Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.239 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_260/CO[3]
                         net (fo=1, routed)           0.000    37.239    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_260_n_0
    SLICE_X19Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.353 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_124/CO[3]
                         net (fo=1, routed)           0.000    37.353    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_124_n_0
    SLICE_X19Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.467 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_38/CO[3]
                         net (fo=1, routed)           0.000    37.467    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_38_n_0
    SLICE_X19Y40         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.624 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_5/CO[1]
                         net (fo=37, routed)          0.785    38.409    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_5_n_2
    SLICE_X20Y36         LUT3 (Prop_lut3_I0_O)        0.329    38.738 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1170/O
                         net (fo=1, routed)           0.000    38.738    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1170_n_0
    SLICE_X20Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    39.271 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1020/CO[3]
                         net (fo=1, routed)           0.000    39.271    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1020_n_0
    SLICE_X20Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.388 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_859/CO[3]
                         net (fo=1, routed)           0.000    39.388    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_859_n_0
    SLICE_X20Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.505 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_703/CO[3]
                         net (fo=1, routed)           0.000    39.505    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_703_n_0
    SLICE_X20Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.622 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_552/CO[3]
                         net (fo=1, routed)           0.000    39.622    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_552_n_0
    SLICE_X20Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.739 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_406/CO[3]
                         net (fo=1, routed)           0.000    39.739    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_406_n_0
    SLICE_X20Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.856 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_265/CO[3]
                         net (fo=1, routed)           0.000    39.856    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_265_n_0
    SLICE_X20Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.973 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_129/CO[3]
                         net (fo=1, routed)           0.000    39.973    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_129_n_0
    SLICE_X20Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.090 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_41/CO[3]
                         net (fo=1, routed)           0.000    40.090    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_41_n_0
    SLICE_X20Y44         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    40.247 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_6/CO[1]
                         net (fo=37, routed)          0.987    41.234    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_6_n_2
    SLICE_X12Y43         LUT3 (Prop_lut3_I0_O)        0.332    41.566 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1173/O
                         net (fo=1, routed)           0.000    41.566    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1173_n_0
    SLICE_X12Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    42.099 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1025/CO[3]
                         net (fo=1, routed)           0.000    42.099    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1025_n_0
    SLICE_X12Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.216 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_864/CO[3]
                         net (fo=1, routed)           0.000    42.216    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_864_n_0
    SLICE_X12Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.333 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_708/CO[3]
                         net (fo=1, routed)           0.000    42.333    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_708_n_0
    SLICE_X12Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.450 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_557/CO[3]
                         net (fo=1, routed)           0.000    42.450    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_557_n_0
    SLICE_X12Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.567 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_411/CO[3]
                         net (fo=1, routed)           0.000    42.567    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_411_n_0
    SLICE_X12Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.684 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_270/CO[3]
                         net (fo=1, routed)           0.000    42.684    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_270_n_0
    SLICE_X12Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.801 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_134/CO[3]
                         net (fo=1, routed)           0.001    42.802    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_134_n_0
    SLICE_X12Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.919 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_44/CO[3]
                         net (fo=1, routed)           0.000    42.919    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_44_n_0
    SLICE_X12Y51         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    43.076 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_7/CO[1]
                         net (fo=37, routed)          1.174    44.250    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_7_n_2
    SLICE_X7Y43          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    45.038 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1030/CO[3]
                         net (fo=1, routed)           0.000    45.038    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1030_n_0
    SLICE_X7Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.152 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_869/CO[3]
                         net (fo=1, routed)           0.000    45.152    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_869_n_0
    SLICE_X7Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.266 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_713/CO[3]
                         net (fo=1, routed)           0.000    45.266    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_713_n_0
    SLICE_X7Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.380 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_562/CO[3]
                         net (fo=1, routed)           0.000    45.380    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_562_n_0
    SLICE_X7Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.494 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_416/CO[3]
                         net (fo=1, routed)           0.000    45.494    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_416_n_0
    SLICE_X7Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.608 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_275/CO[3]
                         net (fo=1, routed)           0.000    45.608    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_275_n_0
    SLICE_X7Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.722 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_139/CO[3]
                         net (fo=1, routed)           0.001    45.723    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_139_n_0
    SLICE_X7Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.837 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_47/CO[3]
                         net (fo=1, routed)           0.000    45.837    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_47_n_0
    SLICE_X7Y51          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    45.994 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_8/CO[1]
                         net (fo=37, routed)          0.857    46.851    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_8_n_2
    SLICE_X6Y44          LUT3 (Prop_lut3_I0_O)        0.329    47.180 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1179/O
                         net (fo=1, routed)           0.000    47.180    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1179_n_0
    SLICE_X6Y44          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    47.713 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1035/CO[3]
                         net (fo=1, routed)           0.000    47.713    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1035_n_0
    SLICE_X6Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.830 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_874/CO[3]
                         net (fo=1, routed)           0.000    47.830    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_874_n_0
    SLICE_X6Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.947 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_718/CO[3]
                         net (fo=1, routed)           0.000    47.947    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_718_n_0
    SLICE_X6Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.064 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_567/CO[3]
                         net (fo=1, routed)           0.000    48.064    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_567_n_0
    SLICE_X6Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.181 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_421/CO[3]
                         net (fo=1, routed)           0.000    48.181    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_421_n_0
    SLICE_X6Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.298 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_280/CO[3]
                         net (fo=1, routed)           0.001    48.299    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_280_n_0
    SLICE_X6Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.416 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_144/CO[3]
                         net (fo=1, routed)           0.000    48.416    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_144_n_0
    SLICE_X6Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.533 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_50/CO[3]
                         net (fo=1, routed)           0.000    48.533    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_50_n_0
    SLICE_X6Y52          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    48.690 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_9/CO[1]
                         net (fo=37, routed)          0.851    49.541    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_9_n_2
    SLICE_X5Y45          LUT3 (Prop_lut3_I0_O)        0.332    49.873 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1182/O
                         net (fo=1, routed)           0.000    49.873    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1182_n_0
    SLICE_X5Y45          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    50.423 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1040/CO[3]
                         net (fo=1, routed)           0.000    50.423    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1040_n_0
    SLICE_X5Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.537 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_879/CO[3]
                         net (fo=1, routed)           0.000    50.537    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_879_n_0
    SLICE_X5Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.651 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_723/CO[3]
                         net (fo=1, routed)           0.000    50.651    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_723_n_0
    SLICE_X5Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.765 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_572/CO[3]
                         net (fo=1, routed)           0.000    50.765    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_572_n_0
    SLICE_X5Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.879 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_426/CO[3]
                         net (fo=1, routed)           0.001    50.880    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_426_n_0
    SLICE_X5Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.994 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_285/CO[3]
                         net (fo=1, routed)           0.000    50.994    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_285_n_0
    SLICE_X5Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.108 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_149/CO[3]
                         net (fo=1, routed)           0.000    51.108    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_149_n_0
    SLICE_X5Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.222 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_53/CO[3]
                         net (fo=1, routed)           0.000    51.222    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_53_n_0
    SLICE_X5Y53          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    51.379 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_10/CO[1]
                         net (fo=37, routed)          1.067    52.446    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_10_n_2
    SLICE_X4Y42          LUT3 (Prop_lut3_I0_O)        0.329    52.775 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1185/O
                         net (fo=1, routed)           0.000    52.775    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1185_n_0
    SLICE_X4Y42          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    53.308 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1045/CO[3]
                         net (fo=1, routed)           0.000    53.308    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1045_n_0
    SLICE_X4Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.425 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_884/CO[3]
                         net (fo=1, routed)           0.000    53.425    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_884_n_0
    SLICE_X4Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.542 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_728/CO[3]
                         net (fo=1, routed)           0.000    53.542    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_728_n_0
    SLICE_X4Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.659 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_577/CO[3]
                         net (fo=1, routed)           0.000    53.659    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_577_n_0
    SLICE_X4Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.776 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_431/CO[3]
                         net (fo=1, routed)           0.000    53.776    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_431_n_0
    SLICE_X4Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.893 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_290/CO[3]
                         net (fo=1, routed)           0.000    53.893    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_290_n_0
    SLICE_X4Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.010 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_154/CO[3]
                         net (fo=1, routed)           0.000    54.010    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_154_n_0
    SLICE_X4Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.127 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_56/CO[3]
                         net (fo=1, routed)           0.001    54.127    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_56_n_0
    SLICE_X4Y50          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    54.284 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_11/CO[1]
                         net (fo=37, routed)          1.095    55.379    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_11_n_2
    SLICE_X3Y37          LUT3 (Prop_lut3_I0_O)        0.332    55.711 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1188/O
                         net (fo=1, routed)           0.000    55.711    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1188_n_0
    SLICE_X3Y37          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    56.261 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1050/CO[3]
                         net (fo=1, routed)           0.000    56.261    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1050_n_0
    SLICE_X3Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.375 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_889/CO[3]
                         net (fo=1, routed)           0.000    56.375    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_889_n_0
    SLICE_X3Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.489 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_733/CO[3]
                         net (fo=1, routed)           0.000    56.489    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_733_n_0
    SLICE_X3Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.603 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_582/CO[3]
                         net (fo=1, routed)           0.000    56.603    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_582_n_0
    SLICE_X3Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.717 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_436/CO[3]
                         net (fo=1, routed)           0.000    56.717    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_436_n_0
    SLICE_X3Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.831 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_295/CO[3]
                         net (fo=1, routed)           0.000    56.831    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_295_n_0
    SLICE_X3Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.945 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_159/CO[3]
                         net (fo=1, routed)           0.000    56.945    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_159_n_0
    SLICE_X3Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.059 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_59/CO[3]
                         net (fo=1, routed)           0.000    57.059    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_59_n_0
    SLICE_X3Y45          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    57.216 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_12/CO[1]
                         net (fo=37, routed)          0.997    58.213    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_12_n_2
    SLICE_X0Y36          LUT3 (Prop_lut3_I0_O)        0.329    58.542 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1191/O
                         net (fo=1, routed)           0.000    58.542    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1191_n_0
    SLICE_X0Y36          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    59.075 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1055/CO[3]
                         net (fo=1, routed)           0.000    59.075    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1055_n_0
    SLICE_X0Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.192 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_894/CO[3]
                         net (fo=1, routed)           0.000    59.192    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_894_n_0
    SLICE_X0Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.309 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_738/CO[3]
                         net (fo=1, routed)           0.000    59.309    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_738_n_0
    SLICE_X0Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.426 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_587/CO[3]
                         net (fo=1, routed)           0.000    59.426    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_587_n_0
    SLICE_X0Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.543 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_441/CO[3]
                         net (fo=1, routed)           0.000    59.543    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_441_n_0
    SLICE_X0Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.660 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_300/CO[3]
                         net (fo=1, routed)           0.000    59.660    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_300_n_0
    SLICE_X0Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.777 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_164/CO[3]
                         net (fo=1, routed)           0.000    59.777    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_164_n_0
    SLICE_X0Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.894 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_62/CO[3]
                         net (fo=1, routed)           0.000    59.894    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_62_n_0
    SLICE_X0Y44          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    60.051 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_13/CO[1]
                         net (fo=37, routed)          1.102    61.152    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_13_n_2
    SLICE_X2Y34          LUT3 (Prop_lut3_I0_O)        0.332    61.484 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1194/O
                         net (fo=1, routed)           0.000    61.484    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1194_n_0
    SLICE_X2Y34          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    62.034 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1060/CO[3]
                         net (fo=1, routed)           0.000    62.034    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1060_n_0
    SLICE_X2Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.148 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_899/CO[3]
                         net (fo=1, routed)           0.000    62.148    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_899_n_0
    SLICE_X2Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.262 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_743/CO[3]
                         net (fo=1, routed)           0.000    62.262    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_743_n_0
    SLICE_X2Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.376 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_592/CO[3]
                         net (fo=1, routed)           0.000    62.376    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_592_n_0
    SLICE_X2Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.490 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_446/CO[3]
                         net (fo=1, routed)           0.000    62.490    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_446_n_0
    SLICE_X2Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.604 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_305/CO[3]
                         net (fo=1, routed)           0.000    62.604    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_305_n_0
    SLICE_X2Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.718 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_169/CO[3]
                         net (fo=1, routed)           0.000    62.718    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_169_n_0
    SLICE_X2Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.832 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_65/CO[3]
                         net (fo=1, routed)           0.000    62.832    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_65_n_0
    SLICE_X2Y42          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    62.989 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_14/CO[1]
                         net (fo=37, routed)          1.074    64.063    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_14_n_2
    SLICE_X4Y33          LUT3 (Prop_lut3_I0_O)        0.329    64.392 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1197/O
                         net (fo=1, routed)           0.000    64.392    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1197_n_0
    SLICE_X4Y33          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    64.925 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1065/CO[3]
                         net (fo=1, routed)           0.000    64.925    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1065_n_0
    SLICE_X4Y34          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.042 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_904/CO[3]
                         net (fo=1, routed)           0.000    65.042    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_904_n_0
    SLICE_X4Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.159 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_748/CO[3]
                         net (fo=1, routed)           0.000    65.159    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_748_n_0
    SLICE_X4Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.276 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_597/CO[3]
                         net (fo=1, routed)           0.000    65.276    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_597_n_0
    SLICE_X4Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.393 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_451/CO[3]
                         net (fo=1, routed)           0.000    65.393    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_451_n_0
    SLICE_X4Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.510 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_310/CO[3]
                         net (fo=1, routed)           0.000    65.510    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_310_n_0
    SLICE_X4Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.627 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_174/CO[3]
                         net (fo=1, routed)           0.000    65.627    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_174_n_0
    SLICE_X4Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.744 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_68/CO[3]
                         net (fo=1, routed)           0.000    65.744    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_68_n_0
    SLICE_X4Y41          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    65.901 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_15/CO[1]
                         net (fo=37, routed)          1.105    67.007    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_15_n_2
    SLICE_X7Y34          LUT3 (Prop_lut3_I0_O)        0.332    67.339 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1200/O
                         net (fo=1, routed)           0.000    67.339    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1200_n_0
    SLICE_X7Y34          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    67.889 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1070/CO[3]
                         net (fo=1, routed)           0.000    67.889    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1070_n_0
    SLICE_X7Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.003 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_909/CO[3]
                         net (fo=1, routed)           0.000    68.003    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_909_n_0
    SLICE_X7Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.117 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_753/CO[3]
                         net (fo=1, routed)           0.000    68.117    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_753_n_0
    SLICE_X7Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.231 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_602/CO[3]
                         net (fo=1, routed)           0.000    68.231    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_602_n_0
    SLICE_X7Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.345 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_456/CO[3]
                         net (fo=1, routed)           0.000    68.345    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_456_n_0
    SLICE_X7Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.459 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_315/CO[3]
                         net (fo=1, routed)           0.000    68.459    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_315_n_0
    SLICE_X7Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.573 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_179/CO[3]
                         net (fo=1, routed)           0.000    68.573    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_179_n_0
    SLICE_X7Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.687 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_71/CO[3]
                         net (fo=1, routed)           0.000    68.687    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_71_n_0
    SLICE_X7Y42          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    68.844 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_16/CO[1]
                         net (fo=37, routed)          0.939    69.783    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_16_n_2
    SLICE_X8Y35          LUT3 (Prop_lut3_I0_O)        0.329    70.112 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1203/O
                         net (fo=1, routed)           0.000    70.112    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1203_n_0
    SLICE_X8Y35          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    70.645 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1075/CO[3]
                         net (fo=1, routed)           0.000    70.645    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1075_n_0
    SLICE_X8Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.762 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_914/CO[3]
                         net (fo=1, routed)           0.000    70.762    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_914_n_0
    SLICE_X8Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.879 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_758/CO[3]
                         net (fo=1, routed)           0.000    70.879    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_758_n_0
    SLICE_X8Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.996 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_607/CO[3]
                         net (fo=1, routed)           0.000    70.996    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_607_n_0
    SLICE_X8Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.113 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_461/CO[3]
                         net (fo=1, routed)           0.000    71.113    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_461_n_0
    SLICE_X8Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.230 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_320/CO[3]
                         net (fo=1, routed)           0.000    71.230    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_320_n_0
    SLICE_X8Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.347 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_184/CO[3]
                         net (fo=1, routed)           0.000    71.347    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_184_n_0
    SLICE_X8Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.464 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_74/CO[3]
                         net (fo=1, routed)           0.000    71.464    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_74_n_0
    SLICE_X8Y43          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    71.621 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_17/CO[1]
                         net (fo=37, routed)          0.889    72.509    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_17_n_2
    SLICE_X9Y38          LUT3 (Prop_lut3_I0_O)        0.332    72.841 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1206/O
                         net (fo=1, routed)           0.000    72.841    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1206_n_0
    SLICE_X9Y38          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    73.391 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1080/CO[3]
                         net (fo=1, routed)           0.000    73.391    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1080_n_0
    SLICE_X9Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.505 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_919/CO[3]
                         net (fo=1, routed)           0.000    73.505    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_919_n_0
    SLICE_X9Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.619 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_763/CO[3]
                         net (fo=1, routed)           0.000    73.619    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_763_n_0
    SLICE_X9Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.733 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_612/CO[3]
                         net (fo=1, routed)           0.000    73.733    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_612_n_0
    SLICE_X9Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.847 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_466/CO[3]
                         net (fo=1, routed)           0.000    73.847    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_466_n_0
    SLICE_X9Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.961 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_325/CO[3]
                         net (fo=1, routed)           0.000    73.961    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_325_n_0
    SLICE_X9Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.075 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_189/CO[3]
                         net (fo=1, routed)           0.000    74.075    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_189_n_0
    SLICE_X9Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.189 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_77/CO[3]
                         net (fo=1, routed)           0.000    74.189    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_77_n_0
    SLICE_X9Y46          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    74.346 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_18/CO[1]
                         net (fo=37, routed)          1.241    75.587    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_18_n_2
    SLICE_X9Y29          LUT3 (Prop_lut3_I0_O)        0.329    75.916 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1088/O
                         net (fo=1, routed)           0.000    75.916    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1088_n_0
    SLICE_X9Y29          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    76.466 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_924/CO[3]
                         net (fo=1, routed)           0.000    76.466    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_924_n_0
    SLICE_X9Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.580 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_768/CO[3]
                         net (fo=1, routed)           0.000    76.580    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_768_n_0
    SLICE_X9Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.694 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_617/CO[3]
                         net (fo=1, routed)           0.000    76.694    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_617_n_0
    SLICE_X9Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.808 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_471/CO[3]
                         net (fo=1, routed)           0.000    76.808    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_471_n_0
    SLICE_X9Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.922 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_330/CO[3]
                         net (fo=1, routed)           0.000    76.922    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_330_n_0
    SLICE_X9Y34          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.036 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_194/CO[3]
                         net (fo=1, routed)           0.000    77.036    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_194_n_0
    SLICE_X9Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.150 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_80/CO[3]
                         net (fo=1, routed)           0.000    77.150    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_80_n_0
    SLICE_X9Y36          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    77.307 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_19/CO[1]
                         net (fo=37, routed)          0.714    78.021    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_19_n_2
    SLICE_X10Y34         LUT3 (Prop_lut3_I0_O)        0.329    78.350 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1212/O
                         net (fo=1, routed)           0.000    78.350    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1212_n_0
    SLICE_X10Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    78.883 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1090/CO[3]
                         net (fo=1, routed)           0.000    78.883    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1090_n_0
    SLICE_X10Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.000 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_929/CO[3]
                         net (fo=1, routed)           0.000    79.000    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_929_n_0
    SLICE_X10Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.117 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_773/CO[3]
                         net (fo=1, routed)           0.000    79.117    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_773_n_0
    SLICE_X10Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.234 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_622/CO[3]
                         net (fo=1, routed)           0.000    79.234    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_622_n_0
    SLICE_X10Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.351 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_476/CO[3]
                         net (fo=1, routed)           0.000    79.351    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_476_n_0
    SLICE_X10Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.468 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_335/CO[3]
                         net (fo=1, routed)           0.000    79.468    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_335_n_0
    SLICE_X10Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.585 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_199/CO[3]
                         net (fo=1, routed)           0.000    79.585    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_199_n_0
    SLICE_X10Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.702 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_83/CO[3]
                         net (fo=1, routed)           0.000    79.702    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_83_n_0
    SLICE_X10Y42         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    79.859 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_20/CO[1]
                         net (fo=37, routed)          0.938    80.797    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_20_n_2
    SLICE_X12Y34         LUT3 (Prop_lut3_I0_O)        0.332    81.129 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1215/O
                         net (fo=1, routed)           0.000    81.129    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1215_n_0
    SLICE_X12Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    81.662 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1095/CO[3]
                         net (fo=1, routed)           0.000    81.662    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1095_n_0
    SLICE_X12Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.779 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_934/CO[3]
                         net (fo=1, routed)           0.000    81.779    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_934_n_0
    SLICE_X12Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.896 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_778/CO[3]
                         net (fo=1, routed)           0.000    81.896    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_778_n_0
    SLICE_X12Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.013 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_627/CO[3]
                         net (fo=1, routed)           0.000    82.013    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_627_n_0
    SLICE_X12Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.130 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_481/CO[3]
                         net (fo=1, routed)           0.000    82.130    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_481_n_0
    SLICE_X12Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.247 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_340/CO[3]
                         net (fo=1, routed)           0.000    82.247    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_340_n_0
    SLICE_X12Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.364 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_204/CO[3]
                         net (fo=1, routed)           0.000    82.364    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_204_n_0
    SLICE_X12Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.481 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_86/CO[3]
                         net (fo=1, routed)           0.000    82.481    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_86_n_0
    SLICE_X12Y42         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    82.638 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_21/CO[1]
                         net (fo=37, routed)          0.934    83.572    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_21_n_2
    SLICE_X11Y36         LUT3 (Prop_lut3_I0_O)        0.332    83.904 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1218/O
                         net (fo=1, routed)           0.000    83.904    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1218_n_0
    SLICE_X11Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    84.454 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1100/CO[3]
                         net (fo=1, routed)           0.000    84.454    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1100_n_0
    SLICE_X11Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.568 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_939/CO[3]
                         net (fo=1, routed)           0.000    84.568    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_939_n_0
    SLICE_X11Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.682 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_783/CO[3]
                         net (fo=1, routed)           0.000    84.682    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_783_n_0
    SLICE_X11Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.796 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_632/CO[3]
                         net (fo=1, routed)           0.000    84.796    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_632_n_0
    SLICE_X11Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.910 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_486/CO[3]
                         net (fo=1, routed)           0.000    84.910    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_486_n_0
    SLICE_X11Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.024 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_345/CO[3]
                         net (fo=1, routed)           0.000    85.024    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_345_n_0
    SLICE_X11Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.138 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_209/CO[3]
                         net (fo=1, routed)           0.000    85.138    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_209_n_0
    SLICE_X11Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.252 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_89/CO[3]
                         net (fo=1, routed)           0.000    85.252    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_89_n_0
    SLICE_X11Y44         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    85.409 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_22/CO[1]
                         net (fo=37, routed)          1.107    86.516    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_22_n_2
    SLICE_X5Y36          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    87.301 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1105/CO[3]
                         net (fo=1, routed)           0.000    87.301    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1105_n_0
    SLICE_X5Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.415 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_944/CO[3]
                         net (fo=1, routed)           0.000    87.415    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_944_n_0
    SLICE_X5Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.529 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_788/CO[3]
                         net (fo=1, routed)           0.000    87.529    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_788_n_0
    SLICE_X5Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.643 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_637/CO[3]
                         net (fo=1, routed)           0.000    87.643    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_637_n_0
    SLICE_X5Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.757 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_491/CO[3]
                         net (fo=1, routed)           0.000    87.757    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_491_n_0
    SLICE_X5Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.871 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_350/CO[3]
                         net (fo=1, routed)           0.000    87.871    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_350_n_0
    SLICE_X5Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.985 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_214/CO[3]
                         net (fo=1, routed)           0.000    87.985    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_214_n_0
    SLICE_X5Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.099 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_92/CO[3]
                         net (fo=1, routed)           0.000    88.099    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_92_n_0
    SLICE_X5Y44          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    88.256 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_23/CO[1]
                         net (fo=37, routed)          0.724    88.980    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_23_n_2
    SLICE_X1Y43          LUT3 (Prop_lut3_I0_O)        0.329    89.309 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1224/O
                         net (fo=1, routed)           0.000    89.309    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1224_n_0
    SLICE_X1Y43          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    89.859 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1110/CO[3]
                         net (fo=1, routed)           0.000    89.859    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1110_n_0
    SLICE_X1Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.973 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_949/CO[3]
                         net (fo=1, routed)           0.000    89.973    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_949_n_0
    SLICE_X1Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.087 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_793/CO[3]
                         net (fo=1, routed)           0.000    90.087    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_793_n_0
    SLICE_X1Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.201 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_642/CO[3]
                         net (fo=1, routed)           0.000    90.201    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_642_n_0
    SLICE_X1Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.315 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_496/CO[3]
                         net (fo=1, routed)           0.000    90.315    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_496_n_0
    SLICE_X1Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.429 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_355/CO[3]
                         net (fo=1, routed)           0.000    90.429    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_355_n_0
    SLICE_X1Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.543 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_219/CO[3]
                         net (fo=1, routed)           0.001    90.543    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_219_n_0
    SLICE_X1Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.657 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_95/CO[3]
                         net (fo=1, routed)           0.000    90.657    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_95_n_0
    SLICE_X1Y51          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    90.814 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_24/CO[1]
                         net (fo=37, routed)          0.878    91.693    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_24_n_2
    SLICE_X2Y45          LUT3 (Prop_lut3_I0_O)        0.329    92.022 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1228/O
                         net (fo=1, routed)           0.000    92.022    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1228_n_0
    SLICE_X2Y45          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    92.554 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1115/CO[3]
                         net (fo=1, routed)           0.000    92.554    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_1115_n_0
    SLICE_X2Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.668 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_954/CO[3]
                         net (fo=1, routed)           0.000    92.668    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_954_n_0
    SLICE_X2Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.782 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_798/CO[3]
                         net (fo=1, routed)           0.000    92.782    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_798_n_0
    SLICE_X2Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.896 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_647/CO[3]
                         net (fo=1, routed)           0.000    92.896    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_647_n_0
    SLICE_X2Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.010 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_501/CO[3]
                         net (fo=1, routed)           0.001    93.010    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_501_n_0
    SLICE_X2Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.124 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_360/CO[3]
                         net (fo=1, routed)           0.000    93.124    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_360_n_0
    SLICE_X2Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.238 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_224/CO[3]
                         net (fo=1, routed)           0.000    93.238    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_224_n_0
    SLICE_X2Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.352 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_98/CO[3]
                         net (fo=1, routed)           0.000    93.352    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_98_n_0
    SLICE_X2Y53          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    93.623 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_25/CO[0]
                         net (fo=2, routed)           1.052    94.675    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/pwmBuf2_i_25_n_3
    SLICE_X8Y45          LUT6 (Prop_lut6_I1_O)        0.373    95.048 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/dtCnt1_carry_i_4/O
                         net (fo=1, routed)           0.000    95.048    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/dtCnt1_carry_i_4_n_0
    SLICE_X8Y45          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    95.561 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/dtCnt1_carry/CO[3]
                         net (fo=1, routed)           0.000    95.561    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/dtCnt1_carry_n_0
    SLICE_X8Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    95.678 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/dtCnt1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    95.678    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/dtCnt1_carry__0_n_0
    SLICE_X8Y47          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    95.907 f  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/dtCnt1_carry__1/CO[2]
                         net (fo=33, routed)          0.825    96.732    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/load
    SLICE_X10Y44         LUT2 (Prop_lut2_I1_O)        0.310    97.042 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/i__carry_i_5/O
                         net (fo=1, routed)           0.000    97.042    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/i__carry_i_5_n_0
    SLICE_X10Y44         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    97.555 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/i_/i_/i__carry/CO[3]
                         net (fo=1, routed)           0.000    97.555    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/i_/i_/i__carry_n_0
    SLICE_X10Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    97.672 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/i_/i_/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    97.672    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/i_/i_/i__carry__0_n_0
    SLICE_X10Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    97.789 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/i_/i_/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    97.789    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/i_/i_/i__carry__1_n_0
    SLICE_X10Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    97.906 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/i_/i_/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000    97.906    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/i_/i_/i__carry__2_n_0
    SLICE_X10Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.023 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/i_/i_/i__carry__3/CO[3]
                         net (fo=1, routed)           0.000    98.023    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/i_/i_/i__carry__3_n_0
    SLICE_X10Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.140 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/i_/i_/i__carry__4/CO[3]
                         net (fo=1, routed)           0.001    98.141    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/i_/i_/i__carry__4_n_0
    SLICE_X10Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    98.360 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/i_/i_/i__carry__5/O[0]
                         net (fo=1, routed)           0.000    98.360    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/i_/i_/i__carry__5_n_7
    SLICE_X10Y50         FDCE                                         r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/dtCnt_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.759    21.759    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.850 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=738, routed)         1.495    23.344    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/s00_axi_aclk
    SLICE_X10Y50         FDCE                                         r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/dtCnt_reg[24]/C
                         clock pessimism              0.282    23.626    
                         clock uncertainty           -0.302    23.324    
    SLICE_X10Y50         FDCE (Setup_fdce_C_D)        0.109    23.433    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/dtCnt_reg[24]
  -------------------------------------------------------------------
                         required time                         23.433    
                         arrival time                         -98.360    
  -------------------------------------------------------------------
                         slack                                -74.926    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/axi_rdata_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][8]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.511%)  route 0.113ns (44.489%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.883ns
    Source Clock Delay      (SCD):    1.499ns
    Clock Pessimism Removal (CPR):    0.370ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.894     0.894    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=738, routed)         0.580     1.499    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X5Y31          FDRE                                         r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/axi_rdata_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y31          FDRE (Prop_fdre_C_Q)         0.141     1.640 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/axi_rdata_reg[8]/Q
                         net (fo=1, routed)           0.113     1.753    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[8]
    SLICE_X4Y30          SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][8]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.009     1.009    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.038 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=738, routed)         0.845     1.883    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X4Y30          SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][8]_srl32/CLK
                         clock pessimism             -0.370     1.512    
    SLICE_X4Y30          SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.695    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][8]_srl32
  -------------------------------------------------------------------
                         required time                         -1.695    
                         arrival time                           1.753    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[4]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.141ns (36.150%)  route 0.249ns (63.850%))
  Logic Levels:           0  
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.933ns
    Source Clock Delay      (SCD):    1.498ns
    Clock Pessimism Removal (CPR):    0.118ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.894     0.894    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=738, routed)         0.579     1.498    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X1Y53          FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y53          FDRE (Prop_fdre_C_Q)         0.141     1.639 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[6]/Q
                         net (fo=1, routed)           0.249     1.889    design_1_i/processing_system7_0/inst/M_AXI_GP0_BID[4]
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.009     1.009    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.038 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=738, routed)         0.895     1.933    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.118     1.815    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BID[4])
                                                      0.000     1.815    design_1_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.815    
                         arrival time                           1.889    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[6]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.141ns (36.150%)  route 0.249ns (63.850%))
  Logic Levels:           0  
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.933ns
    Source Clock Delay      (SCD):    1.498ns
    Clock Pessimism Removal (CPR):    0.118ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.894     0.894    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=738, routed)         0.579     1.498    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X1Y53          FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y53          FDRE (Prop_fdre_C_Q)         0.141     1.639 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[8]/Q
                         net (fo=1, routed)           0.249     1.889    design_1_i/processing_system7_0/inst/M_AXI_GP0_BID[6]
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.009     1.009    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.038 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=738, routed)         0.895     1.933    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.118     1.815    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BID[6])
                                                      0.000     1.815    design_1_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.815    
                         arrival time                           1.889    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0BRESP[0]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.164ns (41.217%)  route 0.234ns (58.783%))
  Logic Levels:           0  
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.933ns
    Source Clock Delay      (SCD):    1.499ns
    Clock Pessimism Removal (CPR):    0.118ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.894     0.894    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=738, routed)         0.580     1.499    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X0Y50          FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y50          FDRE (Prop_fdre_C_Q)         0.164     1.663 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[0]/Q
                         net (fo=1, routed)           0.234     1.897    design_1_i/processing_system7_0/inst/M_AXI_GP0_BRESP[0]
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0BRESP[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.009     1.009    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.038 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=738, routed)         0.895     1.933    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.118     1.815    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BRESP[0])
                                                      0.000     1.815    design_1_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.815    
                         arrival time                           1.897    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][9]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.164ns (58.537%)  route 0.116ns (41.463%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.882ns
    Source Clock Delay      (SCD):    1.498ns
    Clock Pessimism Removal (CPR):    0.370ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.894     0.894    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=738, routed)         0.579     1.498    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X0Y32          FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y32          FDRE (Prop_fdre_C_Q)         0.164     1.662 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[8]/Q
                         net (fo=1, routed)           0.116     1.779    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[9]
    SLICE_X0Y31          SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][9]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.009     1.009    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.038 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=738, routed)         0.844     1.882    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X0Y31          SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][9]_srl32/CLK
                         clock pessimism             -0.370     1.511    
    SLICE_X0Y31          SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.694    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][9]_srl32
  -------------------------------------------------------------------
                         required time                         -1.694    
                         arrival time                           1.779    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/axi_rdata_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][31]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.141ns (45.484%)  route 0.169ns (54.516%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.861ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.351ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.894     0.894    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=738, routed)         0.556     1.475    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X15Y29         FDRE                                         r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/axi_rdata_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y29         FDRE (Prop_fdre_C_Q)         0.141     1.616 r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/axi_rdata_reg[31]/Q
                         net (fo=1, routed)           0.169     1.785    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[31]
    SLICE_X16Y30         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][31]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.009     1.009    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.038 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=738, routed)         0.823     1.861    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X16Y30         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][31]_srl32/CLK
                         clock pessimism             -0.351     1.509    
    SLICE_X16Y30         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.692    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][31]_srl32
  -------------------------------------------------------------------
                         required time                         -1.692    
                         arrival time                           1.785    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[0]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.412ns  (logic 0.141ns (34.263%)  route 0.271ns (65.737%))
  Logic Levels:           0  
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.933ns
    Source Clock Delay      (SCD):    1.499ns
    Clock Pessimism Removal (CPR):    0.118ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.894     0.894    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=738, routed)         0.580     1.499    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X1Y52          FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y52          FDRE (Prop_fdre_C_Q)         0.141     1.640 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[2]/Q
                         net (fo=1, routed)           0.271     1.911    design_1_i/processing_system7_0/inst/M_AXI_GP0_BID[0]
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.009     1.009    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.038 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=738, routed)         0.895     1.933    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.118     1.815    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BID[0])
                                                      0.000     1.815    design_1_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.815    
                         arrival time                           1.911    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][19]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.141ns (47.362%)  route 0.157ns (52.638%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.888ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.371ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.894     0.894    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=738, routed)         0.581     1.500    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X2Y54          FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y54          FDRE (Prop_fdre_C_Q)         0.141     1.641 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[11]/Q
                         net (fo=1, routed)           0.157     1.798    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[15]
    SLICE_X4Y54          SRL16E                                       r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][19]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.009     1.009    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.038 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=738, routed)         0.850     1.888    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X4Y54          SRL16E                                       r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][19]_srl4/CLK
                         clock pessimism             -0.371     1.516    
    SLICE_X4Y54          SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     1.699    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][19]_srl4
  -------------------------------------------------------------------
                         required time                         -1.699    
                         arrival time                           1.798    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[51]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.148ns (39.881%)  route 0.223ns (60.119%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.887ns
    Source Clock Delay      (SCD):    1.505ns
    Clock Pessimism Removal (CPR):    0.118ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.894     0.894    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=738, routed)         0.586     1.505    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X0Y49          FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[51]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y49          FDRE (Prop_fdre_C_Q)         0.148     1.653 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[51]/Q
                         net (fo=1, routed)           0.223     1.877    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/Q[21]
    SLICE_X1Y51          FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.009     1.009    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.038 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=738, routed)         0.849     1.887    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X1Y51          FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[1]/C
                         clock pessimism             -0.118     1.769    
    SLICE_X1Y51          FDRE (Hold_fdre_C_D)         0.008     1.777    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.777    
                         arrival time                           1.877    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[10]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.128ns (35.327%)  route 0.234ns (64.673%))
  Logic Levels:           0  
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.933ns
    Source Clock Delay      (SCD):    1.499ns
    Clock Pessimism Removal (CPR):    0.118ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.894     0.894    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=738, routed)         0.580     1.499    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X1Y52          FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y52          FDRE (Prop_fdre_C_Q)         0.128     1.627 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[12]/Q
                         net (fo=1, routed)           0.234     1.862    design_1_i/processing_system7_0/inst/M_AXI_GP0_BID[10]
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.009     1.009    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.038 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=738, routed)         0.895     1.933    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.118     1.815    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BID[10])
                                                     -0.054     1.761    design_1_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.761    
                         arrival time                           1.862    
  -------------------------------------------------------------------
                         slack                                  0.101    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I       n/a            2.155         20.000      17.845     BUFGCTRL_X0Y16  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDSE/C       n/a            1.000         20.000      19.000     SLICE_X5Y29     design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/axi_araddr_reg[2]/C
Min Period        n/a     FDSE/C       n/a            1.000         20.000      19.000     SLICE_X5Y29     design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/axi_araddr_reg[3]/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X4Y29     design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/axi_arready_reg/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X9Y47     design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/axi_awaddr_reg[2]/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X9Y47     design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/axi_awaddr_reg[3]/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X9Y47     design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/axi_awready_reg/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X8Y48     design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/axi_bvalid_reg/C
Min Period        n/a     FDSE/C       n/a            1.000         20.000      19.000     SLICE_X1Y31     design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read_reg[0]/C
Min Period        n/a     FDSE/C       n/a            1.000         20.000      19.000     SLICE_X1Y31     design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read_reg[0]_rep/C
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X6Y29     design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][2]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X6Y29     design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][3]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X6Y29     design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][4]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X6Y29     design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][5]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X16Y29    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][7]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X4Y30     design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][8]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X4Y32     design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][9]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X4Y32     design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][9]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X4Y31     design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][0]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X0Y34     design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][10]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X4Y30     design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][8]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X4Y32     design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][9]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X4Y31     design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X0Y34     design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][10]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X0Y34     design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][11]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X0Y34     design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][12]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X4Y31     design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][1]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X4Y31     design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][2]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X4Y31     design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][3]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X0Y33     design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][4]_srl32/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack       17.307ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.468ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             17.307ns  (required time - arrival time)
  Source:                 design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/slv_reg1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/dtCnt_reg[24]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.888ns  (logic 0.456ns (24.152%)  route 1.432ns (75.848%))
  Logic Levels:           0  
  Clock Path Skew:        -0.184ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.344ns = ( 23.344 - 20.000 ) 
    Source Clock Delay      (SCD):    3.811ns
    Clock Pessimism Removal (CPR):    0.282ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           2.031     2.031    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.132 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=738, routed)         1.679     3.811    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X11Y36         FDRE                                         r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/slv_reg1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y36         FDRE (Prop_fdre_C_Q)         0.456     4.267 f  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/slv_reg1_reg[0]/Q
                         net (fo=35, routed)          1.432     5.699    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/Q[0]
    SLICE_X10Y50         FDCE                                         f  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/dtCnt_reg[24]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.759    21.759    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.850 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=738, routed)         1.495    23.344    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/s00_axi_aclk
    SLICE_X10Y50         FDCE                                         r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/dtCnt_reg[24]/C
                         clock pessimism              0.282    23.626    
                         clock uncertainty           -0.302    23.324    
    SLICE_X10Y50         FDCE (Recov_fdce_C_CLR)     -0.319    23.005    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/dtCnt_reg[24]
  -------------------------------------------------------------------
                         required time                         23.005    
                         arrival time                          -5.699    
  -------------------------------------------------------------------
                         slack                                 17.307    

Slack (MET) :             17.307ns  (required time - arrival time)
  Source:                 design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/slv_reg1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/dtCnt_reg[25]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.888ns  (logic 0.456ns (24.152%)  route 1.432ns (75.848%))
  Logic Levels:           0  
  Clock Path Skew:        -0.184ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.344ns = ( 23.344 - 20.000 ) 
    Source Clock Delay      (SCD):    3.811ns
    Clock Pessimism Removal (CPR):    0.282ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           2.031     2.031    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.132 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=738, routed)         1.679     3.811    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X11Y36         FDRE                                         r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/slv_reg1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y36         FDRE (Prop_fdre_C_Q)         0.456     4.267 f  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/slv_reg1_reg[0]/Q
                         net (fo=35, routed)          1.432     5.699    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/Q[0]
    SLICE_X10Y50         FDCE                                         f  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/dtCnt_reg[25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.759    21.759    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.850 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=738, routed)         1.495    23.344    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/s00_axi_aclk
    SLICE_X10Y50         FDCE                                         r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/dtCnt_reg[25]/C
                         clock pessimism              0.282    23.626    
                         clock uncertainty           -0.302    23.324    
    SLICE_X10Y50         FDCE (Recov_fdce_C_CLR)     -0.319    23.005    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/dtCnt_reg[25]
  -------------------------------------------------------------------
                         required time                         23.005    
                         arrival time                          -5.699    
  -------------------------------------------------------------------
                         slack                                 17.307    

Slack (MET) :             17.307ns  (required time - arrival time)
  Source:                 design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/slv_reg1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/dtCnt_reg[26]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.888ns  (logic 0.456ns (24.152%)  route 1.432ns (75.848%))
  Logic Levels:           0  
  Clock Path Skew:        -0.184ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.344ns = ( 23.344 - 20.000 ) 
    Source Clock Delay      (SCD):    3.811ns
    Clock Pessimism Removal (CPR):    0.282ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           2.031     2.031    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.132 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=738, routed)         1.679     3.811    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X11Y36         FDRE                                         r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/slv_reg1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y36         FDRE (Prop_fdre_C_Q)         0.456     4.267 f  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/slv_reg1_reg[0]/Q
                         net (fo=35, routed)          1.432     5.699    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/Q[0]
    SLICE_X10Y50         FDCE                                         f  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/dtCnt_reg[26]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.759    21.759    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.850 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=738, routed)         1.495    23.344    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/s00_axi_aclk
    SLICE_X10Y50         FDCE                                         r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/dtCnt_reg[26]/C
                         clock pessimism              0.282    23.626    
                         clock uncertainty           -0.302    23.324    
    SLICE_X10Y50         FDCE (Recov_fdce_C_CLR)     -0.319    23.005    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/dtCnt_reg[26]
  -------------------------------------------------------------------
                         required time                         23.005    
                         arrival time                          -5.699    
  -------------------------------------------------------------------
                         slack                                 17.307    

Slack (MET) :             17.307ns  (required time - arrival time)
  Source:                 design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/slv_reg1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/dtCnt_reg[27]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.888ns  (logic 0.456ns (24.152%)  route 1.432ns (75.848%))
  Logic Levels:           0  
  Clock Path Skew:        -0.184ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.344ns = ( 23.344 - 20.000 ) 
    Source Clock Delay      (SCD):    3.811ns
    Clock Pessimism Removal (CPR):    0.282ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           2.031     2.031    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.132 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=738, routed)         1.679     3.811    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X11Y36         FDRE                                         r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/slv_reg1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y36         FDRE (Prop_fdre_C_Q)         0.456     4.267 f  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/slv_reg1_reg[0]/Q
                         net (fo=35, routed)          1.432     5.699    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/Q[0]
    SLICE_X10Y50         FDCE                                         f  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/dtCnt_reg[27]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.759    21.759    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.850 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=738, routed)         1.495    23.344    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/s00_axi_aclk
    SLICE_X10Y50         FDCE                                         r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/dtCnt_reg[27]/C
                         clock pessimism              0.282    23.626    
                         clock uncertainty           -0.302    23.324    
    SLICE_X10Y50         FDCE (Recov_fdce_C_CLR)     -0.319    23.005    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/dtCnt_reg[27]
  -------------------------------------------------------------------
                         required time                         23.005    
                         arrival time                          -5.699    
  -------------------------------------------------------------------
                         slack                                 17.307    

Slack (MET) :             17.361ns  (required time - arrival time)
  Source:                 design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/slv_reg1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/dtCnt_reg[0]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.998ns  (logic 0.456ns (22.827%)  route 1.542ns (77.173%))
  Logic Levels:           0  
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.360ns = ( 23.360 - 20.000 ) 
    Source Clock Delay      (SCD):    3.811ns
    Clock Pessimism Removal (CPR):    0.431ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           2.031     2.031    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.132 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=738, routed)         1.679     3.811    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X11Y36         FDRE                                         r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/slv_reg1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y36         FDRE (Prop_fdre_C_Q)         0.456     4.267 f  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/slv_reg1_reg[0]/Q
                         net (fo=35, routed)          1.542     5.808    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/Q[0]
    SLICE_X10Y44         FDCE                                         f  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/dtCnt_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.759    21.759    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.850 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=738, routed)         1.510    23.360    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/s00_axi_aclk
    SLICE_X10Y44         FDCE                                         r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/dtCnt_reg[0]/C
                         clock pessimism              0.431    23.791    
                         clock uncertainty           -0.302    23.489    
    SLICE_X10Y44         FDCE (Recov_fdce_C_CLR)     -0.319    23.170    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/dtCnt_reg[0]
  -------------------------------------------------------------------
                         required time                         23.170    
                         arrival time                          -5.808    
  -------------------------------------------------------------------
                         slack                                 17.361    

Slack (MET) :             17.361ns  (required time - arrival time)
  Source:                 design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/slv_reg1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/dtCnt_reg[1]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.998ns  (logic 0.456ns (22.827%)  route 1.542ns (77.173%))
  Logic Levels:           0  
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.360ns = ( 23.360 - 20.000 ) 
    Source Clock Delay      (SCD):    3.811ns
    Clock Pessimism Removal (CPR):    0.431ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           2.031     2.031    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.132 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=738, routed)         1.679     3.811    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X11Y36         FDRE                                         r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/slv_reg1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y36         FDRE (Prop_fdre_C_Q)         0.456     4.267 f  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/slv_reg1_reg[0]/Q
                         net (fo=35, routed)          1.542     5.808    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/Q[0]
    SLICE_X10Y44         FDCE                                         f  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/dtCnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.759    21.759    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.850 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=738, routed)         1.510    23.360    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/s00_axi_aclk
    SLICE_X10Y44         FDCE                                         r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/dtCnt_reg[1]/C
                         clock pessimism              0.431    23.791    
                         clock uncertainty           -0.302    23.489    
    SLICE_X10Y44         FDCE (Recov_fdce_C_CLR)     -0.319    23.170    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/dtCnt_reg[1]
  -------------------------------------------------------------------
                         required time                         23.170    
                         arrival time                          -5.808    
  -------------------------------------------------------------------
                         slack                                 17.361    

Slack (MET) :             17.361ns  (required time - arrival time)
  Source:                 design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/slv_reg1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/dtCnt_reg[2]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.998ns  (logic 0.456ns (22.827%)  route 1.542ns (77.173%))
  Logic Levels:           0  
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.360ns = ( 23.360 - 20.000 ) 
    Source Clock Delay      (SCD):    3.811ns
    Clock Pessimism Removal (CPR):    0.431ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           2.031     2.031    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.132 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=738, routed)         1.679     3.811    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X11Y36         FDRE                                         r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/slv_reg1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y36         FDRE (Prop_fdre_C_Q)         0.456     4.267 f  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/slv_reg1_reg[0]/Q
                         net (fo=35, routed)          1.542     5.808    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/Q[0]
    SLICE_X10Y44         FDCE                                         f  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/dtCnt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.759    21.759    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.850 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=738, routed)         1.510    23.360    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/s00_axi_aclk
    SLICE_X10Y44         FDCE                                         r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/dtCnt_reg[2]/C
                         clock pessimism              0.431    23.791    
                         clock uncertainty           -0.302    23.489    
    SLICE_X10Y44         FDCE (Recov_fdce_C_CLR)     -0.319    23.170    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/dtCnt_reg[2]
  -------------------------------------------------------------------
                         required time                         23.170    
                         arrival time                          -5.808    
  -------------------------------------------------------------------
                         slack                                 17.361    

Slack (MET) :             17.361ns  (required time - arrival time)
  Source:                 design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/slv_reg1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/dtCnt_reg[3]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.998ns  (logic 0.456ns (22.827%)  route 1.542ns (77.173%))
  Logic Levels:           0  
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.360ns = ( 23.360 - 20.000 ) 
    Source Clock Delay      (SCD):    3.811ns
    Clock Pessimism Removal (CPR):    0.431ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           2.031     2.031    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.132 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=738, routed)         1.679     3.811    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X11Y36         FDRE                                         r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/slv_reg1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y36         FDRE (Prop_fdre_C_Q)         0.456     4.267 f  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/slv_reg1_reg[0]/Q
                         net (fo=35, routed)          1.542     5.808    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/Q[0]
    SLICE_X10Y44         FDCE                                         f  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/dtCnt_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.759    21.759    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.850 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=738, routed)         1.510    23.360    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/s00_axi_aclk
    SLICE_X10Y44         FDCE                                         r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/dtCnt_reg[3]/C
                         clock pessimism              0.431    23.791    
                         clock uncertainty           -0.302    23.489    
    SLICE_X10Y44         FDCE (Recov_fdce_C_CLR)     -0.319    23.170    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/dtCnt_reg[3]
  -------------------------------------------------------------------
                         required time                         23.170    
                         arrival time                          -5.808    
  -------------------------------------------------------------------
                         slack                                 17.361    

Slack (MET) :             17.542ns  (required time - arrival time)
  Source:                 design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/slv_reg1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/dtCnt_reg[28]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.652ns  (logic 0.456ns (27.596%)  route 1.196ns (72.404%))
  Logic Levels:           0  
  Clock Path Skew:        -0.184ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.344ns = ( 23.344 - 20.000 ) 
    Source Clock Delay      (SCD):    3.811ns
    Clock Pessimism Removal (CPR):    0.282ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           2.031     2.031    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.132 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=738, routed)         1.679     3.811    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X11Y36         FDRE                                         r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/slv_reg1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y36         FDRE (Prop_fdre_C_Q)         0.456     4.267 f  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/slv_reg1_reg[0]/Q
                         net (fo=35, routed)          1.196     5.463    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/Q[0]
    SLICE_X10Y51         FDCE                                         f  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/dtCnt_reg[28]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.759    21.759    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.850 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=738, routed)         1.495    23.344    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/s00_axi_aclk
    SLICE_X10Y51         FDCE                                         r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/dtCnt_reg[28]/C
                         clock pessimism              0.282    23.626    
                         clock uncertainty           -0.302    23.324    
    SLICE_X10Y51         FDCE (Recov_fdce_C_CLR)     -0.319    23.005    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/dtCnt_reg[28]
  -------------------------------------------------------------------
                         required time                         23.005    
                         arrival time                          -5.463    
  -------------------------------------------------------------------
                         slack                                 17.542    

Slack (MET) :             17.542ns  (required time - arrival time)
  Source:                 design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/slv_reg1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/dtCnt_reg[29]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.652ns  (logic 0.456ns (27.596%)  route 1.196ns (72.404%))
  Logic Levels:           0  
  Clock Path Skew:        -0.184ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.344ns = ( 23.344 - 20.000 ) 
    Source Clock Delay      (SCD):    3.811ns
    Clock Pessimism Removal (CPR):    0.282ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           2.031     2.031    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.132 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=738, routed)         1.679     3.811    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X11Y36         FDRE                                         r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/slv_reg1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y36         FDRE (Prop_fdre_C_Q)         0.456     4.267 f  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/slv_reg1_reg[0]/Q
                         net (fo=35, routed)          1.196     5.463    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/Q[0]
    SLICE_X10Y51         FDCE                                         f  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/dtCnt_reg[29]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.759    21.759    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.850 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=738, routed)         1.495    23.344    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/s00_axi_aclk
    SLICE_X10Y51         FDCE                                         r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/dtCnt_reg[29]/C
                         clock pessimism              0.282    23.626    
                         clock uncertainty           -0.302    23.324    
    SLICE_X10Y51         FDCE (Recov_fdce_C_CLR)     -0.319    23.005    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/dtCnt_reg[29]
  -------------------------------------------------------------------
                         required time                         23.005    
                         arrival time                          -5.463    
  -------------------------------------------------------------------
                         slack                                 17.542    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.468ns  (arrival time - required time)
  Source:                 design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/slv_reg1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/dtCnt_reg[28]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.669ns  (logic 0.141ns (21.064%)  route 0.528ns (78.936%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.870ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.118ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.894     0.894    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=738, routed)         0.564     1.483    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X11Y36         FDRE                                         r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/slv_reg1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y36         FDRE (Prop_fdre_C_Q)         0.141     1.624 f  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/slv_reg1_reg[0]/Q
                         net (fo=35, routed)          0.528     2.153    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/Q[0]
    SLICE_X10Y51         FDCE                                         f  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/dtCnt_reg[28]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.009     1.009    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.038 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=738, routed)         0.832     1.870    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/s00_axi_aclk
    SLICE_X10Y51         FDCE                                         r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/dtCnt_reg[28]/C
                         clock pessimism             -0.118     1.752    
    SLICE_X10Y51         FDCE (Remov_fdce_C_CLR)     -0.067     1.685    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/dtCnt_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.685    
                         arrival time                           2.153    
  -------------------------------------------------------------------
                         slack                                  0.468    

Slack (MET) :             0.468ns  (arrival time - required time)
  Source:                 design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/slv_reg1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/dtCnt_reg[29]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.669ns  (logic 0.141ns (21.064%)  route 0.528ns (78.936%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.870ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.118ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.894     0.894    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=738, routed)         0.564     1.483    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X11Y36         FDRE                                         r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/slv_reg1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y36         FDRE (Prop_fdre_C_Q)         0.141     1.624 f  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/slv_reg1_reg[0]/Q
                         net (fo=35, routed)          0.528     2.153    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/Q[0]
    SLICE_X10Y51         FDCE                                         f  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/dtCnt_reg[29]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.009     1.009    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.038 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=738, routed)         0.832     1.870    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/s00_axi_aclk
    SLICE_X10Y51         FDCE                                         r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/dtCnt_reg[29]/C
                         clock pessimism             -0.118     1.752    
    SLICE_X10Y51         FDCE (Remov_fdce_C_CLR)     -0.067     1.685    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/dtCnt_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.685    
                         arrival time                           2.153    
  -------------------------------------------------------------------
                         slack                                  0.468    

Slack (MET) :             0.468ns  (arrival time - required time)
  Source:                 design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/slv_reg1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/dtCnt_reg[30]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.669ns  (logic 0.141ns (21.064%)  route 0.528ns (78.936%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.870ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.118ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.894     0.894    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=738, routed)         0.564     1.483    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X11Y36         FDRE                                         r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/slv_reg1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y36         FDRE (Prop_fdre_C_Q)         0.141     1.624 f  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/slv_reg1_reg[0]/Q
                         net (fo=35, routed)          0.528     2.153    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/Q[0]
    SLICE_X10Y51         FDCE                                         f  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/dtCnt_reg[30]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.009     1.009    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.038 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=738, routed)         0.832     1.870    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/s00_axi_aclk
    SLICE_X10Y51         FDCE                                         r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/dtCnt_reg[30]/C
                         clock pessimism             -0.118     1.752    
    SLICE_X10Y51         FDCE (Remov_fdce_C_CLR)     -0.067     1.685    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/dtCnt_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.685    
                         arrival time                           2.153    
  -------------------------------------------------------------------
                         slack                                  0.468    

Slack (MET) :             0.468ns  (arrival time - required time)
  Source:                 design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/slv_reg1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/dtCnt_reg[31]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.669ns  (logic 0.141ns (21.064%)  route 0.528ns (78.936%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.870ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.118ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.894     0.894    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=738, routed)         0.564     1.483    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X11Y36         FDRE                                         r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/slv_reg1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y36         FDRE (Prop_fdre_C_Q)         0.141     1.624 f  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/slv_reg1_reg[0]/Q
                         net (fo=35, routed)          0.528     2.153    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/Q[0]
    SLICE_X10Y51         FDCE                                         f  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/dtCnt_reg[31]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.009     1.009    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.038 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=738, routed)         0.832     1.870    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/s00_axi_aclk
    SLICE_X10Y51         FDCE                                         r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/dtCnt_reg[31]/C
                         clock pessimism             -0.118     1.752    
    SLICE_X10Y51         FDCE (Remov_fdce_C_CLR)     -0.067     1.685    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/dtCnt_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.685    
                         arrival time                           2.153    
  -------------------------------------------------------------------
                         slack                                  0.468    

Slack (MET) :             0.569ns  (arrival time - required time)
  Source:                 design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/slv_reg1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/dtCnt_reg[24]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.770ns  (logic 0.141ns (18.311%)  route 0.629ns (81.689%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.870ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.118ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.894     0.894    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=738, routed)         0.564     1.483    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X11Y36         FDRE                                         r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/slv_reg1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y36         FDRE (Prop_fdre_C_Q)         0.141     1.624 f  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/slv_reg1_reg[0]/Q
                         net (fo=35, routed)          0.629     2.253    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/Q[0]
    SLICE_X10Y50         FDCE                                         f  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/dtCnt_reg[24]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.009     1.009    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.038 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=738, routed)         0.832     1.870    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/s00_axi_aclk
    SLICE_X10Y50         FDCE                                         r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/dtCnt_reg[24]/C
                         clock pessimism             -0.118     1.752    
    SLICE_X10Y50         FDCE (Remov_fdce_C_CLR)     -0.067     1.685    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/dtCnt_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.685    
                         arrival time                           2.253    
  -------------------------------------------------------------------
                         slack                                  0.569    

Slack (MET) :             0.569ns  (arrival time - required time)
  Source:                 design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/slv_reg1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/dtCnt_reg[25]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.770ns  (logic 0.141ns (18.311%)  route 0.629ns (81.689%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.870ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.118ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.894     0.894    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=738, routed)         0.564     1.483    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X11Y36         FDRE                                         r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/slv_reg1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y36         FDRE (Prop_fdre_C_Q)         0.141     1.624 f  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/slv_reg1_reg[0]/Q
                         net (fo=35, routed)          0.629     2.253    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/Q[0]
    SLICE_X10Y50         FDCE                                         f  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/dtCnt_reg[25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.009     1.009    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.038 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=738, routed)         0.832     1.870    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/s00_axi_aclk
    SLICE_X10Y50         FDCE                                         r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/dtCnt_reg[25]/C
                         clock pessimism             -0.118     1.752    
    SLICE_X10Y50         FDCE (Remov_fdce_C_CLR)     -0.067     1.685    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/dtCnt_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.685    
                         arrival time                           2.253    
  -------------------------------------------------------------------
                         slack                                  0.569    

Slack (MET) :             0.569ns  (arrival time - required time)
  Source:                 design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/slv_reg1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/dtCnt_reg[26]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.770ns  (logic 0.141ns (18.311%)  route 0.629ns (81.689%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.870ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.118ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.894     0.894    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=738, routed)         0.564     1.483    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X11Y36         FDRE                                         r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/slv_reg1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y36         FDRE (Prop_fdre_C_Q)         0.141     1.624 f  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/slv_reg1_reg[0]/Q
                         net (fo=35, routed)          0.629     2.253    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/Q[0]
    SLICE_X10Y50         FDCE                                         f  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/dtCnt_reg[26]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.009     1.009    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.038 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=738, routed)         0.832     1.870    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/s00_axi_aclk
    SLICE_X10Y50         FDCE                                         r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/dtCnt_reg[26]/C
                         clock pessimism             -0.118     1.752    
    SLICE_X10Y50         FDCE (Remov_fdce_C_CLR)     -0.067     1.685    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/dtCnt_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.685    
                         arrival time                           2.253    
  -------------------------------------------------------------------
                         slack                                  0.569    

Slack (MET) :             0.569ns  (arrival time - required time)
  Source:                 design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/slv_reg1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/dtCnt_reg[27]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.770ns  (logic 0.141ns (18.311%)  route 0.629ns (81.689%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.870ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.118ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.894     0.894    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=738, routed)         0.564     1.483    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X11Y36         FDRE                                         r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/slv_reg1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y36         FDRE (Prop_fdre_C_Q)         0.141     1.624 f  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/slv_reg1_reg[0]/Q
                         net (fo=35, routed)          0.629     2.253    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/Q[0]
    SLICE_X10Y50         FDCE                                         f  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/dtCnt_reg[27]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.009     1.009    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.038 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=738, routed)         0.832     1.870    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/s00_axi_aclk
    SLICE_X10Y50         FDCE                                         r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/dtCnt_reg[27]/C
                         clock pessimism             -0.118     1.752    
    SLICE_X10Y50         FDCE (Remov_fdce_C_CLR)     -0.067     1.685    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/dtCnt_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.685    
                         arrival time                           2.253    
  -------------------------------------------------------------------
                         slack                                  0.569    

Slack (MET) :             0.578ns  (arrival time - required time)
  Source:                 design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/slv_reg1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/dtCnt_reg[10]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.531ns  (logic 0.141ns (26.559%)  route 0.390ns (73.441%))
  Logic Levels:           0  
  Clock Path Skew:        0.020ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.874ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.370ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.894     0.894    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=738, routed)         0.564     1.483    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X11Y36         FDRE                                         r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/slv_reg1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y36         FDRE (Prop_fdre_C_Q)         0.141     1.624 f  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/slv_reg1_reg[0]/Q
                         net (fo=35, routed)          0.390     2.014    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/Q[0]
    SLICE_X10Y46         FDCE                                         f  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/dtCnt_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.009     1.009    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.038 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=738, routed)         0.836     1.874    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/s00_axi_aclk
    SLICE_X10Y46         FDCE                                         r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/dtCnt_reg[10]/C
                         clock pessimism             -0.370     1.503    
    SLICE_X10Y46         FDCE (Remov_fdce_C_CLR)     -0.067     1.436    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/dtCnt_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.436    
                         arrival time                           2.014    
  -------------------------------------------------------------------
                         slack                                  0.578    

Slack (MET) :             0.578ns  (arrival time - required time)
  Source:                 design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/slv_reg1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/dtCnt_reg[11]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.531ns  (logic 0.141ns (26.559%)  route 0.390ns (73.441%))
  Logic Levels:           0  
  Clock Path Skew:        0.020ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.874ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.370ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.894     0.894    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=738, routed)         0.564     1.483    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X11Y36         FDRE                                         r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/slv_reg1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y36         FDRE (Prop_fdre_C_Q)         0.141     1.624 f  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/slv_reg1_reg[0]/Q
                         net (fo=35, routed)          0.390     2.014    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/Q[0]
    SLICE_X10Y46         FDCE                                         f  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/dtCnt_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.009     1.009    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.038 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=738, routed)         0.836     1.874    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/s00_axi_aclk
    SLICE_X10Y46         FDCE                                         r  design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/dtCnt_reg[11]/C
                         clock pessimism             -0.370     1.503    
    SLICE_X10Y46         FDCE (Remov_fdce_C_CLR)     -0.067     1.436    design_1_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/pwm_inst/dtCnt_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.436    
                         arrival time                           2.014    
  -------------------------------------------------------------------
                         slack                                  0.578    





