#@ # 
#@ # Running icc_shell Version F-2011.09 for amd64 -- Aug 22, 2011
#@ # Date:   Mon Apr 13 10:44:26 2015
#@ # Run by: aa2264@brg-01.ece.cornell.edu
#@ 

gui_start
set stdcells_home /home/student/aa2264/flicker/flicker/physical-design/toolflow
set_app_var search_path "$stdcells_home"
set_app_var target_library "cells.db"
set_app_var link_library "* $target_library"
set_tlu_plus_files -max_tluplus "$stdcells_home/max.tluplus" -min_tluplus "$stdcells_home/min.tluplus" -tech2itf_map "$stdcells_home/tech2itf.map"
create_mw_lib  -technology /home/student/aa2264/flicker/flicker/physical-design/toolflow/techfile.tf -mw_reference_library {/home/student/aa2264/flicker/flicker/physical-design/toolflow/milkyway.fr /home/student/aa2264/flicker/flicker/physical-design/milkyway/memory} -bus_naming_style {[%d]} "FABSCALAR_LIB"
open_mw_lib FABSCALAR_LIB
import_designs -format ddc -top FABSCALAR -cel FABSCALAR {/home/student/aa2264/flicker/flicker/physical-design/results/FABSCALAR_compiled.ddc}
win_set_filter -class cell -filter {cell_array }
win_set_filter -class placement_blockage -filter {wiring } -layer {}
win_set_filter -expand_cell_types {std io hard_macro soft_macro ilm other  }
win_set_select_class        {cell port plan_group group shape via placement_blockage }
gui_zoom -window [gui_get_current_window -view] -full
create_floorplan -core_utilization 0.45 -start_first_row -flip_first_row -left_io2core 10 -bottom_io2core 10 -right_io2core 10 -top_io2core 10
gui_zoom -window [gui_get_current_window -view] -full
create_fp_placement -effort High -congestion_driven
gui_zoom -window [gui_get_current_window -view] -full
derive_pg_connection -power_net "VDD" -power_pin "VDD" -ground_net "VSS" -ground_pin "VSS" -create_ports "top"
set_keepout_margin  -type hard -min_padding_per_macro 0 -max_padding_per_macro -1 -tracks_per_macro_pin 0.5
create_rectangular_rings  -nets  {VDD VSS}  -left_offset 0.2 -left_segment_layer M4 -right_offset 0.2 -right_segment_layer M4 -bottom_offset 0.2 -bottom_segment_layer M3 -extend_bh -top_offset 0.2 -top_segment_layer M3
create_power_straps  -direction horizontal  -nets  {VDD}  -layer M4 -configure groups_and_step  -num_groups 184 -step 10 -keep_floating_wire_pieces
create_power_straps  -direction horizontal  -start_at 1.5 -nets  {VSS}  -layer M4 -configure groups_and_step  -num_groups 184 -step 10 -keep_floating_wire_pieces
create_power_straps  -direction vertical  -nets  {VDD}  -layer M3 -configure groups_and_step  -num_groups 184 -step 10
create_power_straps  -direction vertical  -start_at 1.5 -nets  {VSS}  -layer M3 -configure groups_and_step  -num_groups 184 -step 10
clock_opt -only_cts -no_clock_route
route_zrt_group -all_clock_nets -reuse_existing_global_route true
route_opt -initial_route_only
route_opt -skip_initial_route -effort low
insert_stdcell_filler -cell_with_metal "SHFILL1 SHFILL2 SHFILL3" -connect_to_power "VDD" -connect_to_ground "VSS"
write_verilog "FABSCALAR.v"
write_sdf "FABSCALAR>.sdf"
write_sdc "FABSCALAR.sdc"
extract_rc -coupling_cap
write_parasitics -format SBPF -output "FABSCALAR.sbpf"
save_mw_cel
report_area
report_power
close_mw_cel
exit
